
MIDI_Synth_v2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000108bc  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002ce4  08010a6c  08010a6c  00011a6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08013750  08013750  000151fc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08013750  08013750  00014750  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08013758  08013758  000151fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08013758  08013758  00014758  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801375c  0801375c  0001475c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001fc  20000000  08013760  00015000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000151fc  2**0
                  CONTENTS
 10 .bss          00001344  200001fc  200001fc  000151fc  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20001540  20001540  000151fc  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000151fc  2**0
                  CONTENTS, READONLY
 13 .debug_info   00028dce  00000000  00000000  0001522c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00005e4f  00000000  00000000  0003dffa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002478  00000000  00000000  00043e50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001c2e  00000000  00000000  000462c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002cbb3  00000000  00000000  00047ef6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002d096  00000000  00000000  00074aa9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f322d  00000000  00000000  000a1b3f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00194d6c  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000a7f8  00000000  00000000  00194db0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000065  00000000  00000000  0019f5a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001fc 	.word	0x200001fc
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08010a54 	.word	0x08010a54

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000200 	.word	0x20000200
 80001ec:	08010a54 	.word	0x08010a54

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_dmul>:
 8000290:	b570      	push	{r4, r5, r6, lr}
 8000292:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000296:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800029a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800029e:	bf1d      	ittte	ne
 80002a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80002a4:	ea94 0f0c 	teqne	r4, ip
 80002a8:	ea95 0f0c 	teqne	r5, ip
 80002ac:	f000 f8de 	bleq	800046c <__aeabi_dmul+0x1dc>
 80002b0:	442c      	add	r4, r5
 80002b2:	ea81 0603 	eor.w	r6, r1, r3
 80002b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80002ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80002be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80002c2:	bf18      	it	ne
 80002c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80002c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80002cc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80002d0:	d038      	beq.n	8000344 <__aeabi_dmul+0xb4>
 80002d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80002d6:	f04f 0500 	mov.w	r5, #0
 80002da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80002de:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80002e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80002e6:	f04f 0600 	mov.w	r6, #0
 80002ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80002ee:	f09c 0f00 	teq	ip, #0
 80002f2:	bf18      	it	ne
 80002f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80002f8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80002fc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000300:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000304:	d204      	bcs.n	8000310 <__aeabi_dmul+0x80>
 8000306:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800030a:	416d      	adcs	r5, r5
 800030c:	eb46 0606 	adc.w	r6, r6, r6
 8000310:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000314:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000318:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800031c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000320:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000324:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000328:	bf88      	it	hi
 800032a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800032e:	d81e      	bhi.n	800036e <__aeabi_dmul+0xde>
 8000330:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	bd70      	pop	{r4, r5, r6, pc}
 8000344:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000348:	ea46 0101 	orr.w	r1, r6, r1
 800034c:	ea40 0002 	orr.w	r0, r0, r2
 8000350:	ea81 0103 	eor.w	r1, r1, r3
 8000354:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000358:	bfc2      	ittt	gt
 800035a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800035e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000362:	bd70      	popgt	{r4, r5, r6, pc}
 8000364:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000368:	f04f 0e00 	mov.w	lr, #0
 800036c:	3c01      	subs	r4, #1
 800036e:	f300 80ab 	bgt.w	80004c8 <__aeabi_dmul+0x238>
 8000372:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000376:	bfde      	ittt	le
 8000378:	2000      	movle	r0, #0
 800037a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800037e:	bd70      	pople	{r4, r5, r6, pc}
 8000380:	f1c4 0400 	rsb	r4, r4, #0
 8000384:	3c20      	subs	r4, #32
 8000386:	da35      	bge.n	80003f4 <__aeabi_dmul+0x164>
 8000388:	340c      	adds	r4, #12
 800038a:	dc1b      	bgt.n	80003c4 <__aeabi_dmul+0x134>
 800038c:	f104 0414 	add.w	r4, r4, #20
 8000390:	f1c4 0520 	rsb	r5, r4, #32
 8000394:	fa00 f305 	lsl.w	r3, r0, r5
 8000398:	fa20 f004 	lsr.w	r0, r0, r4
 800039c:	fa01 f205 	lsl.w	r2, r1, r5
 80003a0:	ea40 0002 	orr.w	r0, r0, r2
 80003a4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80003a8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80003ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003b0:	fa21 f604 	lsr.w	r6, r1, r4
 80003b4:	eb42 0106 	adc.w	r1, r2, r6
 80003b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003bc:	bf08      	it	eq
 80003be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003c2:	bd70      	pop	{r4, r5, r6, pc}
 80003c4:	f1c4 040c 	rsb	r4, r4, #12
 80003c8:	f1c4 0520 	rsb	r5, r4, #32
 80003cc:	fa00 f304 	lsl.w	r3, r0, r4
 80003d0:	fa20 f005 	lsr.w	r0, r0, r5
 80003d4:	fa01 f204 	lsl.w	r2, r1, r4
 80003d8:	ea40 0002 	orr.w	r0, r0, r2
 80003dc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003e4:	f141 0100 	adc.w	r1, r1, #0
 80003e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003ec:	bf08      	it	eq
 80003ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003f2:	bd70      	pop	{r4, r5, r6, pc}
 80003f4:	f1c4 0520 	rsb	r5, r4, #32
 80003f8:	fa00 f205 	lsl.w	r2, r0, r5
 80003fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000400:	fa20 f304 	lsr.w	r3, r0, r4
 8000404:	fa01 f205 	lsl.w	r2, r1, r5
 8000408:	ea43 0302 	orr.w	r3, r3, r2
 800040c:	fa21 f004 	lsr.w	r0, r1, r4
 8000410:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000414:	fa21 f204 	lsr.w	r2, r1, r4
 8000418:	ea20 0002 	bic.w	r0, r0, r2
 800041c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000420:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000424:	bf08      	it	eq
 8000426:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800042a:	bd70      	pop	{r4, r5, r6, pc}
 800042c:	f094 0f00 	teq	r4, #0
 8000430:	d10f      	bne.n	8000452 <__aeabi_dmul+0x1c2>
 8000432:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000436:	0040      	lsls	r0, r0, #1
 8000438:	eb41 0101 	adc.w	r1, r1, r1
 800043c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000440:	bf08      	it	eq
 8000442:	3c01      	subeq	r4, #1
 8000444:	d0f7      	beq.n	8000436 <__aeabi_dmul+0x1a6>
 8000446:	ea41 0106 	orr.w	r1, r1, r6
 800044a:	f095 0f00 	teq	r5, #0
 800044e:	bf18      	it	ne
 8000450:	4770      	bxne	lr
 8000452:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000456:	0052      	lsls	r2, r2, #1
 8000458:	eb43 0303 	adc.w	r3, r3, r3
 800045c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000460:	bf08      	it	eq
 8000462:	3d01      	subeq	r5, #1
 8000464:	d0f7      	beq.n	8000456 <__aeabi_dmul+0x1c6>
 8000466:	ea43 0306 	orr.w	r3, r3, r6
 800046a:	4770      	bx	lr
 800046c:	ea94 0f0c 	teq	r4, ip
 8000470:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000474:	bf18      	it	ne
 8000476:	ea95 0f0c 	teqne	r5, ip
 800047a:	d00c      	beq.n	8000496 <__aeabi_dmul+0x206>
 800047c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000480:	bf18      	it	ne
 8000482:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000486:	d1d1      	bne.n	800042c <__aeabi_dmul+0x19c>
 8000488:	ea81 0103 	eor.w	r1, r1, r3
 800048c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000490:	f04f 0000 	mov.w	r0, #0
 8000494:	bd70      	pop	{r4, r5, r6, pc}
 8000496:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800049a:	bf06      	itte	eq
 800049c:	4610      	moveq	r0, r2
 800049e:	4619      	moveq	r1, r3
 80004a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80004a4:	d019      	beq.n	80004da <__aeabi_dmul+0x24a>
 80004a6:	ea94 0f0c 	teq	r4, ip
 80004aa:	d102      	bne.n	80004b2 <__aeabi_dmul+0x222>
 80004ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80004b0:	d113      	bne.n	80004da <__aeabi_dmul+0x24a>
 80004b2:	ea95 0f0c 	teq	r5, ip
 80004b6:	d105      	bne.n	80004c4 <__aeabi_dmul+0x234>
 80004b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80004bc:	bf1c      	itt	ne
 80004be:	4610      	movne	r0, r2
 80004c0:	4619      	movne	r1, r3
 80004c2:	d10a      	bne.n	80004da <__aeabi_dmul+0x24a>
 80004c4:	ea81 0103 	eor.w	r1, r1, r3
 80004c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80004cc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd70      	pop	{r4, r5, r6, pc}
 80004da:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80004de:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80004e2:	bd70      	pop	{r4, r5, r6, pc}

080004e4 <__aeabi_drsub>:
 80004e4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80004e8:	e002      	b.n	80004f0 <__adddf3>
 80004ea:	bf00      	nop

080004ec <__aeabi_dsub>:
 80004ec:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080004f0 <__adddf3>:
 80004f0:	b530      	push	{r4, r5, lr}
 80004f2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80004f6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80004fa:	ea94 0f05 	teq	r4, r5
 80004fe:	bf08      	it	eq
 8000500:	ea90 0f02 	teqeq	r0, r2
 8000504:	bf1f      	itttt	ne
 8000506:	ea54 0c00 	orrsne.w	ip, r4, r0
 800050a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800050e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000512:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000516:	f000 80e2 	beq.w	80006de <__adddf3+0x1ee>
 800051a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800051e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000522:	bfb8      	it	lt
 8000524:	426d      	neglt	r5, r5
 8000526:	dd0c      	ble.n	8000542 <__adddf3+0x52>
 8000528:	442c      	add	r4, r5
 800052a:	ea80 0202 	eor.w	r2, r0, r2
 800052e:	ea81 0303 	eor.w	r3, r1, r3
 8000532:	ea82 0000 	eor.w	r0, r2, r0
 8000536:	ea83 0101 	eor.w	r1, r3, r1
 800053a:	ea80 0202 	eor.w	r2, r0, r2
 800053e:	ea81 0303 	eor.w	r3, r1, r3
 8000542:	2d36      	cmp	r5, #54	@ 0x36
 8000544:	bf88      	it	hi
 8000546:	bd30      	pophi	{r4, r5, pc}
 8000548:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800054c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000550:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000554:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000558:	d002      	beq.n	8000560 <__adddf3+0x70>
 800055a:	4240      	negs	r0, r0
 800055c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000560:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000564:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000568:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800056c:	d002      	beq.n	8000574 <__adddf3+0x84>
 800056e:	4252      	negs	r2, r2
 8000570:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000574:	ea94 0f05 	teq	r4, r5
 8000578:	f000 80a7 	beq.w	80006ca <__adddf3+0x1da>
 800057c:	f1a4 0401 	sub.w	r4, r4, #1
 8000580:	f1d5 0e20 	rsbs	lr, r5, #32
 8000584:	db0d      	blt.n	80005a2 <__adddf3+0xb2>
 8000586:	fa02 fc0e 	lsl.w	ip, r2, lr
 800058a:	fa22 f205 	lsr.w	r2, r2, r5
 800058e:	1880      	adds	r0, r0, r2
 8000590:	f141 0100 	adc.w	r1, r1, #0
 8000594:	fa03 f20e 	lsl.w	r2, r3, lr
 8000598:	1880      	adds	r0, r0, r2
 800059a:	fa43 f305 	asr.w	r3, r3, r5
 800059e:	4159      	adcs	r1, r3
 80005a0:	e00e      	b.n	80005c0 <__adddf3+0xd0>
 80005a2:	f1a5 0520 	sub.w	r5, r5, #32
 80005a6:	f10e 0e20 	add.w	lr, lr, #32
 80005aa:	2a01      	cmp	r2, #1
 80005ac:	fa03 fc0e 	lsl.w	ip, r3, lr
 80005b0:	bf28      	it	cs
 80005b2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80005b6:	fa43 f305 	asr.w	r3, r3, r5
 80005ba:	18c0      	adds	r0, r0, r3
 80005bc:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	d507      	bpl.n	80005d6 <__adddf3+0xe6>
 80005c6:	f04f 0e00 	mov.w	lr, #0
 80005ca:	f1dc 0c00 	rsbs	ip, ip, #0
 80005ce:	eb7e 0000 	sbcs.w	r0, lr, r0
 80005d2:	eb6e 0101 	sbc.w	r1, lr, r1
 80005d6:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80005da:	d31b      	bcc.n	8000614 <__adddf3+0x124>
 80005dc:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80005e0:	d30c      	bcc.n	80005fc <__adddf3+0x10c>
 80005e2:	0849      	lsrs	r1, r1, #1
 80005e4:	ea5f 0030 	movs.w	r0, r0, rrx
 80005e8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80005ec:	f104 0401 	add.w	r4, r4, #1
 80005f0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80005f4:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80005f8:	f080 809a 	bcs.w	8000730 <__adddf3+0x240>
 80005fc:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000600:	bf08      	it	eq
 8000602:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000606:	f150 0000 	adcs.w	r0, r0, #0
 800060a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800060e:	ea41 0105 	orr.w	r1, r1, r5
 8000612:	bd30      	pop	{r4, r5, pc}
 8000614:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000618:	4140      	adcs	r0, r0
 800061a:	eb41 0101 	adc.w	r1, r1, r1
 800061e:	3c01      	subs	r4, #1
 8000620:	bf28      	it	cs
 8000622:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000626:	d2e9      	bcs.n	80005fc <__adddf3+0x10c>
 8000628:	f091 0f00 	teq	r1, #0
 800062c:	bf04      	itt	eq
 800062e:	4601      	moveq	r1, r0
 8000630:	2000      	moveq	r0, #0
 8000632:	fab1 f381 	clz	r3, r1
 8000636:	bf08      	it	eq
 8000638:	3320      	addeq	r3, #32
 800063a:	f1a3 030b 	sub.w	r3, r3, #11
 800063e:	f1b3 0220 	subs.w	r2, r3, #32
 8000642:	da0c      	bge.n	800065e <__adddf3+0x16e>
 8000644:	320c      	adds	r2, #12
 8000646:	dd08      	ble.n	800065a <__adddf3+0x16a>
 8000648:	f102 0c14 	add.w	ip, r2, #20
 800064c:	f1c2 020c 	rsb	r2, r2, #12
 8000650:	fa01 f00c 	lsl.w	r0, r1, ip
 8000654:	fa21 f102 	lsr.w	r1, r1, r2
 8000658:	e00c      	b.n	8000674 <__adddf3+0x184>
 800065a:	f102 0214 	add.w	r2, r2, #20
 800065e:	bfd8      	it	le
 8000660:	f1c2 0c20 	rsble	ip, r2, #32
 8000664:	fa01 f102 	lsl.w	r1, r1, r2
 8000668:	fa20 fc0c 	lsr.w	ip, r0, ip
 800066c:	bfdc      	itt	le
 800066e:	ea41 010c 	orrle.w	r1, r1, ip
 8000672:	4090      	lslle	r0, r2
 8000674:	1ae4      	subs	r4, r4, r3
 8000676:	bfa2      	ittt	ge
 8000678:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800067c:	4329      	orrge	r1, r5
 800067e:	bd30      	popge	{r4, r5, pc}
 8000680:	ea6f 0404 	mvn.w	r4, r4
 8000684:	3c1f      	subs	r4, #31
 8000686:	da1c      	bge.n	80006c2 <__adddf3+0x1d2>
 8000688:	340c      	adds	r4, #12
 800068a:	dc0e      	bgt.n	80006aa <__adddf3+0x1ba>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0220 	rsb	r2, r4, #32
 8000694:	fa20 f004 	lsr.w	r0, r0, r4
 8000698:	fa01 f302 	lsl.w	r3, r1, r2
 800069c:	ea40 0003 	orr.w	r0, r0, r3
 80006a0:	fa21 f304 	lsr.w	r3, r1, r4
 80006a4:	ea45 0103 	orr.w	r1, r5, r3
 80006a8:	bd30      	pop	{r4, r5, pc}
 80006aa:	f1c4 040c 	rsb	r4, r4, #12
 80006ae:	f1c4 0220 	rsb	r2, r4, #32
 80006b2:	fa20 f002 	lsr.w	r0, r0, r2
 80006b6:	fa01 f304 	lsl.w	r3, r1, r4
 80006ba:	ea40 0003 	orr.w	r0, r0, r3
 80006be:	4629      	mov	r1, r5
 80006c0:	bd30      	pop	{r4, r5, pc}
 80006c2:	fa21 f004 	lsr.w	r0, r1, r4
 80006c6:	4629      	mov	r1, r5
 80006c8:	bd30      	pop	{r4, r5, pc}
 80006ca:	f094 0f00 	teq	r4, #0
 80006ce:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80006d2:	bf06      	itte	eq
 80006d4:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80006d8:	3401      	addeq	r4, #1
 80006da:	3d01      	subne	r5, #1
 80006dc:	e74e      	b.n	800057c <__adddf3+0x8c>
 80006de:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006e2:	bf18      	it	ne
 80006e4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80006e8:	d029      	beq.n	800073e <__adddf3+0x24e>
 80006ea:	ea94 0f05 	teq	r4, r5
 80006ee:	bf08      	it	eq
 80006f0:	ea90 0f02 	teqeq	r0, r2
 80006f4:	d005      	beq.n	8000702 <__adddf3+0x212>
 80006f6:	ea54 0c00 	orrs.w	ip, r4, r0
 80006fa:	bf04      	itt	eq
 80006fc:	4619      	moveq	r1, r3
 80006fe:	4610      	moveq	r0, r2
 8000700:	bd30      	pop	{r4, r5, pc}
 8000702:	ea91 0f03 	teq	r1, r3
 8000706:	bf1e      	ittt	ne
 8000708:	2100      	movne	r1, #0
 800070a:	2000      	movne	r0, #0
 800070c:	bd30      	popne	{r4, r5, pc}
 800070e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000712:	d105      	bne.n	8000720 <__adddf3+0x230>
 8000714:	0040      	lsls	r0, r0, #1
 8000716:	4149      	adcs	r1, r1
 8000718:	bf28      	it	cs
 800071a:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800071e:	bd30      	pop	{r4, r5, pc}
 8000720:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000724:	bf3c      	itt	cc
 8000726:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800072a:	bd30      	popcc	{r4, r5, pc}
 800072c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000730:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000734:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000738:	f04f 0000 	mov.w	r0, #0
 800073c:	bd30      	pop	{r4, r5, pc}
 800073e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000742:	bf1a      	itte	ne
 8000744:	4619      	movne	r1, r3
 8000746:	4610      	movne	r0, r2
 8000748:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800074c:	bf1c      	itt	ne
 800074e:	460b      	movne	r3, r1
 8000750:	4602      	movne	r2, r0
 8000752:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000756:	bf06      	itte	eq
 8000758:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800075c:	ea91 0f03 	teqeq	r1, r3
 8000760:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000764:	bd30      	pop	{r4, r5, pc}
 8000766:	bf00      	nop

08000768 <__aeabi_ui2d>:
 8000768:	f090 0f00 	teq	r0, #0
 800076c:	bf04      	itt	eq
 800076e:	2100      	moveq	r1, #0
 8000770:	4770      	bxeq	lr
 8000772:	b530      	push	{r4, r5, lr}
 8000774:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000778:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800077c:	f04f 0500 	mov.w	r5, #0
 8000780:	f04f 0100 	mov.w	r1, #0
 8000784:	e750      	b.n	8000628 <__adddf3+0x138>
 8000786:	bf00      	nop

08000788 <__aeabi_i2d>:
 8000788:	f090 0f00 	teq	r0, #0
 800078c:	bf04      	itt	eq
 800078e:	2100      	moveq	r1, #0
 8000790:	4770      	bxeq	lr
 8000792:	b530      	push	{r4, r5, lr}
 8000794:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000798:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800079c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80007a0:	bf48      	it	mi
 80007a2:	4240      	negmi	r0, r0
 80007a4:	f04f 0100 	mov.w	r1, #0
 80007a8:	e73e      	b.n	8000628 <__adddf3+0x138>
 80007aa:	bf00      	nop

080007ac <__aeabi_f2d>:
 80007ac:	0042      	lsls	r2, r0, #1
 80007ae:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80007b2:	ea4f 0131 	mov.w	r1, r1, rrx
 80007b6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80007ba:	bf1f      	itttt	ne
 80007bc:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80007c0:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80007c4:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80007c8:	4770      	bxne	lr
 80007ca:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80007ce:	bf08      	it	eq
 80007d0:	4770      	bxeq	lr
 80007d2:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80007d6:	bf04      	itt	eq
 80007d8:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80007dc:	4770      	bxeq	lr
 80007de:	b530      	push	{r4, r5, lr}
 80007e0:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80007e4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80007e8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80007ec:	e71c      	b.n	8000628 <__adddf3+0x138>
 80007ee:	bf00      	nop

080007f0 <__aeabi_ul2d>:
 80007f0:	ea50 0201 	orrs.w	r2, r0, r1
 80007f4:	bf08      	it	eq
 80007f6:	4770      	bxeq	lr
 80007f8:	b530      	push	{r4, r5, lr}
 80007fa:	f04f 0500 	mov.w	r5, #0
 80007fe:	e00a      	b.n	8000816 <__aeabi_l2d+0x16>

08000800 <__aeabi_l2d>:
 8000800:	ea50 0201 	orrs.w	r2, r0, r1
 8000804:	bf08      	it	eq
 8000806:	4770      	bxeq	lr
 8000808:	b530      	push	{r4, r5, lr}
 800080a:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800080e:	d502      	bpl.n	8000816 <__aeabi_l2d+0x16>
 8000810:	4240      	negs	r0, r0
 8000812:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000816:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800081a:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800081e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000822:	f43f aed8 	beq.w	80005d6 <__adddf3+0xe6>
 8000826:	f04f 0203 	mov.w	r2, #3
 800082a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800082e:	bf18      	it	ne
 8000830:	3203      	addne	r2, #3
 8000832:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000836:	bf18      	it	ne
 8000838:	3203      	addne	r2, #3
 800083a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800083e:	f1c2 0320 	rsb	r3, r2, #32
 8000842:	fa00 fc03 	lsl.w	ip, r0, r3
 8000846:	fa20 f002 	lsr.w	r0, r0, r2
 800084a:	fa01 fe03 	lsl.w	lr, r1, r3
 800084e:	ea40 000e 	orr.w	r0, r0, lr
 8000852:	fa21 f102 	lsr.w	r1, r1, r2
 8000856:	4414      	add	r4, r2
 8000858:	e6bd      	b.n	80005d6 <__adddf3+0xe6>
 800085a:	bf00      	nop

0800085c <__aeabi_d2f>:
 800085c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000860:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000864:	bf24      	itt	cs
 8000866:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 800086a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 800086e:	d90d      	bls.n	800088c <__aeabi_d2f+0x30>
 8000870:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000874:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000878:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 800087c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000880:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000884:	bf08      	it	eq
 8000886:	f020 0001 	biceq.w	r0, r0, #1
 800088a:	4770      	bx	lr
 800088c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000890:	d121      	bne.n	80008d6 <__aeabi_d2f+0x7a>
 8000892:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000896:	bfbc      	itt	lt
 8000898:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 800089c:	4770      	bxlt	lr
 800089e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008a2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80008a6:	f1c2 0218 	rsb	r2, r2, #24
 80008aa:	f1c2 0c20 	rsb	ip, r2, #32
 80008ae:	fa10 f30c 	lsls.w	r3, r0, ip
 80008b2:	fa20 f002 	lsr.w	r0, r0, r2
 80008b6:	bf18      	it	ne
 80008b8:	f040 0001 	orrne.w	r0, r0, #1
 80008bc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80008c0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80008c4:	fa03 fc0c 	lsl.w	ip, r3, ip
 80008c8:	ea40 000c 	orr.w	r0, r0, ip
 80008cc:	fa23 f302 	lsr.w	r3, r3, r2
 80008d0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80008d4:	e7cc      	b.n	8000870 <__aeabi_d2f+0x14>
 80008d6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80008da:	d107      	bne.n	80008ec <__aeabi_d2f+0x90>
 80008dc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80008e0:	bf1e      	ittt	ne
 80008e2:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 80008e6:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 80008ea:	4770      	bxne	lr
 80008ec:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 80008f0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80008f4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80008f8:	4770      	bx	lr
 80008fa:	bf00      	nop

080008fc <__aeabi_uldivmod>:
 80008fc:	b953      	cbnz	r3, 8000914 <__aeabi_uldivmod+0x18>
 80008fe:	b94a      	cbnz	r2, 8000914 <__aeabi_uldivmod+0x18>
 8000900:	2900      	cmp	r1, #0
 8000902:	bf08      	it	eq
 8000904:	2800      	cmpeq	r0, #0
 8000906:	bf1c      	itt	ne
 8000908:	f04f 31ff 	movne.w	r1, #4294967295
 800090c:	f04f 30ff 	movne.w	r0, #4294967295
 8000910:	f000 b988 	b.w	8000c24 <__aeabi_idiv0>
 8000914:	f1ad 0c08 	sub.w	ip, sp, #8
 8000918:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800091c:	f000 f806 	bl	800092c <__udivmoddi4>
 8000920:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000924:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000928:	b004      	add	sp, #16
 800092a:	4770      	bx	lr

0800092c <__udivmoddi4>:
 800092c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000930:	9d08      	ldr	r5, [sp, #32]
 8000932:	468e      	mov	lr, r1
 8000934:	4604      	mov	r4, r0
 8000936:	4688      	mov	r8, r1
 8000938:	2b00      	cmp	r3, #0
 800093a:	d14a      	bne.n	80009d2 <__udivmoddi4+0xa6>
 800093c:	428a      	cmp	r2, r1
 800093e:	4617      	mov	r7, r2
 8000940:	d962      	bls.n	8000a08 <__udivmoddi4+0xdc>
 8000942:	fab2 f682 	clz	r6, r2
 8000946:	b14e      	cbz	r6, 800095c <__udivmoddi4+0x30>
 8000948:	f1c6 0320 	rsb	r3, r6, #32
 800094c:	fa01 f806 	lsl.w	r8, r1, r6
 8000950:	fa20 f303 	lsr.w	r3, r0, r3
 8000954:	40b7      	lsls	r7, r6
 8000956:	ea43 0808 	orr.w	r8, r3, r8
 800095a:	40b4      	lsls	r4, r6
 800095c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000960:	fa1f fc87 	uxth.w	ip, r7
 8000964:	fbb8 f1fe 	udiv	r1, r8, lr
 8000968:	0c23      	lsrs	r3, r4, #16
 800096a:	fb0e 8811 	mls	r8, lr, r1, r8
 800096e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000972:	fb01 f20c 	mul.w	r2, r1, ip
 8000976:	429a      	cmp	r2, r3
 8000978:	d909      	bls.n	800098e <__udivmoddi4+0x62>
 800097a:	18fb      	adds	r3, r7, r3
 800097c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000980:	f080 80ea 	bcs.w	8000b58 <__udivmoddi4+0x22c>
 8000984:	429a      	cmp	r2, r3
 8000986:	f240 80e7 	bls.w	8000b58 <__udivmoddi4+0x22c>
 800098a:	3902      	subs	r1, #2
 800098c:	443b      	add	r3, r7
 800098e:	1a9a      	subs	r2, r3, r2
 8000990:	b2a3      	uxth	r3, r4
 8000992:	fbb2 f0fe 	udiv	r0, r2, lr
 8000996:	fb0e 2210 	mls	r2, lr, r0, r2
 800099a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800099e:	fb00 fc0c 	mul.w	ip, r0, ip
 80009a2:	459c      	cmp	ip, r3
 80009a4:	d909      	bls.n	80009ba <__udivmoddi4+0x8e>
 80009a6:	18fb      	adds	r3, r7, r3
 80009a8:	f100 32ff 	add.w	r2, r0, #4294967295
 80009ac:	f080 80d6 	bcs.w	8000b5c <__udivmoddi4+0x230>
 80009b0:	459c      	cmp	ip, r3
 80009b2:	f240 80d3 	bls.w	8000b5c <__udivmoddi4+0x230>
 80009b6:	443b      	add	r3, r7
 80009b8:	3802      	subs	r0, #2
 80009ba:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80009be:	eba3 030c 	sub.w	r3, r3, ip
 80009c2:	2100      	movs	r1, #0
 80009c4:	b11d      	cbz	r5, 80009ce <__udivmoddi4+0xa2>
 80009c6:	40f3      	lsrs	r3, r6
 80009c8:	2200      	movs	r2, #0
 80009ca:	e9c5 3200 	strd	r3, r2, [r5]
 80009ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80009d2:	428b      	cmp	r3, r1
 80009d4:	d905      	bls.n	80009e2 <__udivmoddi4+0xb6>
 80009d6:	b10d      	cbz	r5, 80009dc <__udivmoddi4+0xb0>
 80009d8:	e9c5 0100 	strd	r0, r1, [r5]
 80009dc:	2100      	movs	r1, #0
 80009de:	4608      	mov	r0, r1
 80009e0:	e7f5      	b.n	80009ce <__udivmoddi4+0xa2>
 80009e2:	fab3 f183 	clz	r1, r3
 80009e6:	2900      	cmp	r1, #0
 80009e8:	d146      	bne.n	8000a78 <__udivmoddi4+0x14c>
 80009ea:	4573      	cmp	r3, lr
 80009ec:	d302      	bcc.n	80009f4 <__udivmoddi4+0xc8>
 80009ee:	4282      	cmp	r2, r0
 80009f0:	f200 8105 	bhi.w	8000bfe <__udivmoddi4+0x2d2>
 80009f4:	1a84      	subs	r4, r0, r2
 80009f6:	eb6e 0203 	sbc.w	r2, lr, r3
 80009fa:	2001      	movs	r0, #1
 80009fc:	4690      	mov	r8, r2
 80009fe:	2d00      	cmp	r5, #0
 8000a00:	d0e5      	beq.n	80009ce <__udivmoddi4+0xa2>
 8000a02:	e9c5 4800 	strd	r4, r8, [r5]
 8000a06:	e7e2      	b.n	80009ce <__udivmoddi4+0xa2>
 8000a08:	2a00      	cmp	r2, #0
 8000a0a:	f000 8090 	beq.w	8000b2e <__udivmoddi4+0x202>
 8000a0e:	fab2 f682 	clz	r6, r2
 8000a12:	2e00      	cmp	r6, #0
 8000a14:	f040 80a4 	bne.w	8000b60 <__udivmoddi4+0x234>
 8000a18:	1a8a      	subs	r2, r1, r2
 8000a1a:	0c03      	lsrs	r3, r0, #16
 8000a1c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000a20:	b280      	uxth	r0, r0
 8000a22:	b2bc      	uxth	r4, r7
 8000a24:	2101      	movs	r1, #1
 8000a26:	fbb2 fcfe 	udiv	ip, r2, lr
 8000a2a:	fb0e 221c 	mls	r2, lr, ip, r2
 8000a2e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000a32:	fb04 f20c 	mul.w	r2, r4, ip
 8000a36:	429a      	cmp	r2, r3
 8000a38:	d907      	bls.n	8000a4a <__udivmoddi4+0x11e>
 8000a3a:	18fb      	adds	r3, r7, r3
 8000a3c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000a40:	d202      	bcs.n	8000a48 <__udivmoddi4+0x11c>
 8000a42:	429a      	cmp	r2, r3
 8000a44:	f200 80e0 	bhi.w	8000c08 <__udivmoddi4+0x2dc>
 8000a48:	46c4      	mov	ip, r8
 8000a4a:	1a9b      	subs	r3, r3, r2
 8000a4c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000a50:	fb0e 3312 	mls	r3, lr, r2, r3
 8000a54:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000a58:	fb02 f404 	mul.w	r4, r2, r4
 8000a5c:	429c      	cmp	r4, r3
 8000a5e:	d907      	bls.n	8000a70 <__udivmoddi4+0x144>
 8000a60:	18fb      	adds	r3, r7, r3
 8000a62:	f102 30ff 	add.w	r0, r2, #4294967295
 8000a66:	d202      	bcs.n	8000a6e <__udivmoddi4+0x142>
 8000a68:	429c      	cmp	r4, r3
 8000a6a:	f200 80ca 	bhi.w	8000c02 <__udivmoddi4+0x2d6>
 8000a6e:	4602      	mov	r2, r0
 8000a70:	1b1b      	subs	r3, r3, r4
 8000a72:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000a76:	e7a5      	b.n	80009c4 <__udivmoddi4+0x98>
 8000a78:	f1c1 0620 	rsb	r6, r1, #32
 8000a7c:	408b      	lsls	r3, r1
 8000a7e:	fa22 f706 	lsr.w	r7, r2, r6
 8000a82:	431f      	orrs	r7, r3
 8000a84:	fa0e f401 	lsl.w	r4, lr, r1
 8000a88:	fa20 f306 	lsr.w	r3, r0, r6
 8000a8c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000a90:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000a94:	4323      	orrs	r3, r4
 8000a96:	fa00 f801 	lsl.w	r8, r0, r1
 8000a9a:	fa1f fc87 	uxth.w	ip, r7
 8000a9e:	fbbe f0f9 	udiv	r0, lr, r9
 8000aa2:	0c1c      	lsrs	r4, r3, #16
 8000aa4:	fb09 ee10 	mls	lr, r9, r0, lr
 8000aa8:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000aac:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ab0:	45a6      	cmp	lr, r4
 8000ab2:	fa02 f201 	lsl.w	r2, r2, r1
 8000ab6:	d909      	bls.n	8000acc <__udivmoddi4+0x1a0>
 8000ab8:	193c      	adds	r4, r7, r4
 8000aba:	f100 3aff 	add.w	sl, r0, #4294967295
 8000abe:	f080 809c 	bcs.w	8000bfa <__udivmoddi4+0x2ce>
 8000ac2:	45a6      	cmp	lr, r4
 8000ac4:	f240 8099 	bls.w	8000bfa <__udivmoddi4+0x2ce>
 8000ac8:	3802      	subs	r0, #2
 8000aca:	443c      	add	r4, r7
 8000acc:	eba4 040e 	sub.w	r4, r4, lr
 8000ad0:	fa1f fe83 	uxth.w	lr, r3
 8000ad4:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ad8:	fb09 4413 	mls	r4, r9, r3, r4
 8000adc:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ae0:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ae4:	45a4      	cmp	ip, r4
 8000ae6:	d908      	bls.n	8000afa <__udivmoddi4+0x1ce>
 8000ae8:	193c      	adds	r4, r7, r4
 8000aea:	f103 3eff 	add.w	lr, r3, #4294967295
 8000aee:	f080 8082 	bcs.w	8000bf6 <__udivmoddi4+0x2ca>
 8000af2:	45a4      	cmp	ip, r4
 8000af4:	d97f      	bls.n	8000bf6 <__udivmoddi4+0x2ca>
 8000af6:	3b02      	subs	r3, #2
 8000af8:	443c      	add	r4, r7
 8000afa:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000afe:	eba4 040c 	sub.w	r4, r4, ip
 8000b02:	fba0 ec02 	umull	lr, ip, r0, r2
 8000b06:	4564      	cmp	r4, ip
 8000b08:	4673      	mov	r3, lr
 8000b0a:	46e1      	mov	r9, ip
 8000b0c:	d362      	bcc.n	8000bd4 <__udivmoddi4+0x2a8>
 8000b0e:	d05f      	beq.n	8000bd0 <__udivmoddi4+0x2a4>
 8000b10:	b15d      	cbz	r5, 8000b2a <__udivmoddi4+0x1fe>
 8000b12:	ebb8 0203 	subs.w	r2, r8, r3
 8000b16:	eb64 0409 	sbc.w	r4, r4, r9
 8000b1a:	fa04 f606 	lsl.w	r6, r4, r6
 8000b1e:	fa22 f301 	lsr.w	r3, r2, r1
 8000b22:	431e      	orrs	r6, r3
 8000b24:	40cc      	lsrs	r4, r1
 8000b26:	e9c5 6400 	strd	r6, r4, [r5]
 8000b2a:	2100      	movs	r1, #0
 8000b2c:	e74f      	b.n	80009ce <__udivmoddi4+0xa2>
 8000b2e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000b32:	0c01      	lsrs	r1, r0, #16
 8000b34:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000b38:	b280      	uxth	r0, r0
 8000b3a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000b3e:	463b      	mov	r3, r7
 8000b40:	4638      	mov	r0, r7
 8000b42:	463c      	mov	r4, r7
 8000b44:	46b8      	mov	r8, r7
 8000b46:	46be      	mov	lr, r7
 8000b48:	2620      	movs	r6, #32
 8000b4a:	fbb1 f1f7 	udiv	r1, r1, r7
 8000b4e:	eba2 0208 	sub.w	r2, r2, r8
 8000b52:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000b56:	e766      	b.n	8000a26 <__udivmoddi4+0xfa>
 8000b58:	4601      	mov	r1, r0
 8000b5a:	e718      	b.n	800098e <__udivmoddi4+0x62>
 8000b5c:	4610      	mov	r0, r2
 8000b5e:	e72c      	b.n	80009ba <__udivmoddi4+0x8e>
 8000b60:	f1c6 0220 	rsb	r2, r6, #32
 8000b64:	fa2e f302 	lsr.w	r3, lr, r2
 8000b68:	40b7      	lsls	r7, r6
 8000b6a:	40b1      	lsls	r1, r6
 8000b6c:	fa20 f202 	lsr.w	r2, r0, r2
 8000b70:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b74:	430a      	orrs	r2, r1
 8000b76:	fbb3 f8fe 	udiv	r8, r3, lr
 8000b7a:	b2bc      	uxth	r4, r7
 8000b7c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000b80:	0c11      	lsrs	r1, r2, #16
 8000b82:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000b86:	fb08 f904 	mul.w	r9, r8, r4
 8000b8a:	40b0      	lsls	r0, r6
 8000b8c:	4589      	cmp	r9, r1
 8000b8e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000b92:	b280      	uxth	r0, r0
 8000b94:	d93e      	bls.n	8000c14 <__udivmoddi4+0x2e8>
 8000b96:	1879      	adds	r1, r7, r1
 8000b98:	f108 3cff 	add.w	ip, r8, #4294967295
 8000b9c:	d201      	bcs.n	8000ba2 <__udivmoddi4+0x276>
 8000b9e:	4589      	cmp	r9, r1
 8000ba0:	d81f      	bhi.n	8000be2 <__udivmoddi4+0x2b6>
 8000ba2:	eba1 0109 	sub.w	r1, r1, r9
 8000ba6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000baa:	fb09 f804 	mul.w	r8, r9, r4
 8000bae:	fb0e 1119 	mls	r1, lr, r9, r1
 8000bb2:	b292      	uxth	r2, r2
 8000bb4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000bb8:	4542      	cmp	r2, r8
 8000bba:	d229      	bcs.n	8000c10 <__udivmoddi4+0x2e4>
 8000bbc:	18ba      	adds	r2, r7, r2
 8000bbe:	f109 31ff 	add.w	r1, r9, #4294967295
 8000bc2:	d2c4      	bcs.n	8000b4e <__udivmoddi4+0x222>
 8000bc4:	4542      	cmp	r2, r8
 8000bc6:	d2c2      	bcs.n	8000b4e <__udivmoddi4+0x222>
 8000bc8:	f1a9 0102 	sub.w	r1, r9, #2
 8000bcc:	443a      	add	r2, r7
 8000bce:	e7be      	b.n	8000b4e <__udivmoddi4+0x222>
 8000bd0:	45f0      	cmp	r8, lr
 8000bd2:	d29d      	bcs.n	8000b10 <__udivmoddi4+0x1e4>
 8000bd4:	ebbe 0302 	subs.w	r3, lr, r2
 8000bd8:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000bdc:	3801      	subs	r0, #1
 8000bde:	46e1      	mov	r9, ip
 8000be0:	e796      	b.n	8000b10 <__udivmoddi4+0x1e4>
 8000be2:	eba7 0909 	sub.w	r9, r7, r9
 8000be6:	4449      	add	r1, r9
 8000be8:	f1a8 0c02 	sub.w	ip, r8, #2
 8000bec:	fbb1 f9fe 	udiv	r9, r1, lr
 8000bf0:	fb09 f804 	mul.w	r8, r9, r4
 8000bf4:	e7db      	b.n	8000bae <__udivmoddi4+0x282>
 8000bf6:	4673      	mov	r3, lr
 8000bf8:	e77f      	b.n	8000afa <__udivmoddi4+0x1ce>
 8000bfa:	4650      	mov	r0, sl
 8000bfc:	e766      	b.n	8000acc <__udivmoddi4+0x1a0>
 8000bfe:	4608      	mov	r0, r1
 8000c00:	e6fd      	b.n	80009fe <__udivmoddi4+0xd2>
 8000c02:	443b      	add	r3, r7
 8000c04:	3a02      	subs	r2, #2
 8000c06:	e733      	b.n	8000a70 <__udivmoddi4+0x144>
 8000c08:	f1ac 0c02 	sub.w	ip, ip, #2
 8000c0c:	443b      	add	r3, r7
 8000c0e:	e71c      	b.n	8000a4a <__udivmoddi4+0x11e>
 8000c10:	4649      	mov	r1, r9
 8000c12:	e79c      	b.n	8000b4e <__udivmoddi4+0x222>
 8000c14:	eba1 0109 	sub.w	r1, r1, r9
 8000c18:	46c4      	mov	ip, r8
 8000c1a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000c1e:	fb09 f804 	mul.w	r8, r9, r4
 8000c22:	e7c4      	b.n	8000bae <__udivmoddi4+0x282>

08000c24 <__aeabi_idiv0>:
 8000c24:	4770      	bx	lr
 8000c26:	bf00      	nop

08000c28 <AudioEngine_Init>:
// Deklaracje zewnętrzne
extern DAC_HandleTypeDef hdac;
extern TIM_HandleTypeDef htim6;


void AudioEngine_Init(void){
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b084      	sub	sp, #16
 8000c2c:	af02      	add	r7, sp, #8
    // Clear voices
    memset(voices, 0, sizeof(voices));
 8000c2e:	2280      	movs	r2, #128	@ 0x80
 8000c30:	2100      	movs	r1, #0
 8000c32:	4826      	ldr	r0, [pc, #152]	@ (8000ccc <AudioEngine_Init+0xa4>)
 8000c34:	f00e ffd6 	bl	800fbe4 <memset>

    for(int i = 0; i < AUDIO_BUFFER_SIZE; i++){
 8000c38:	2300      	movs	r3, #0
 8000c3a:	607b      	str	r3, [r7, #4]
 8000c3c:	e008      	b.n	8000c50 <AudioEngine_Init+0x28>
        audio_buffer[i] = 2048; // Silence (middle point for 12-bit DAC)
 8000c3e:	4a24      	ldr	r2, [pc, #144]	@ (8000cd0 <AudioEngine_Init+0xa8>)
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000c46:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for(int i = 0; i < AUDIO_BUFFER_SIZE; i++){
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	3301      	adds	r3, #1
 8000c4e:	607b      	str	r3, [r7, #4]
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	2bff      	cmp	r3, #255	@ 0xff
 8000c54:	ddf3      	ble.n	8000c3e <AudioEngine_Init+0x16>
    }

    __HAL_DAC_ENABLE_IT(&hdac, DAC_IT_DMAUDR2);
 8000c56:	4b1f      	ldr	r3, [pc, #124]	@ (8000cd4 <AudioEngine_Init+0xac>)
 8000c58:	681b      	ldr	r3, [r3, #0]
 8000c5a:	681a      	ldr	r2, [r3, #0]
 8000c5c:	4b1d      	ldr	r3, [pc, #116]	@ (8000cd4 <AudioEngine_Init+0xac>)
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8000c64:	601a      	str	r2, [r3, #0]

    if (HAL_DAC_Start_DMA(&hdac, DAC_CHANNEL_2, (uint32_t*)audio_buffer, AUDIO_BUFFER_SIZE, DAC_ALIGN_12B_R) != HAL_OK)
 8000c66:	2300      	movs	r3, #0
 8000c68:	9300      	str	r3, [sp, #0]
 8000c6a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000c6e:	4a18      	ldr	r2, [pc, #96]	@ (8000cd0 <AudioEngine_Init+0xa8>)
 8000c70:	2110      	movs	r1, #16
 8000c72:	4818      	ldr	r0, [pc, #96]	@ (8000cd4 <AudioEngine_Init+0xac>)
 8000c74:	f003 fd16 	bl	80046a4 <HAL_DAC_Start_DMA>
 8000c78:	4603      	mov	r3, r0
 8000c7a:	2b00      	cmp	r3, #0
 8000c7c:	d009      	beq.n	8000c92 <AudioEngine_Init+0x6a>
    {
        HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, GPIO_PIN_SET);
 8000c7e:	2201      	movs	r2, #1
 8000c80:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000c84:	4814      	ldr	r0, [pc, #80]	@ (8000cd8 <AudioEngine_Init+0xb0>)
 8000c86:	f004 ffe5 	bl	8005c54 <HAL_GPIO_WritePin>
        printf("ERROR: DAC DMA Start failed!\r\n");
 8000c8a:	4814      	ldr	r0, [pc, #80]	@ (8000cdc <AudioEngine_Init+0xb4>)
 8000c8c:	f00e fea8 	bl	800f9e0 <puts>
 8000c90:	e002      	b.n	8000c98 <AudioEngine_Init+0x70>
    }
    else {
        printf("DAC DMA Started successfully\r\n");
 8000c92:	4813      	ldr	r0, [pc, #76]	@ (8000ce0 <AudioEngine_Init+0xb8>)
 8000c94:	f00e fea4 	bl	800f9e0 <puts>
    }

    printf("Adres bufora: %p\r\n", (void*)audio_buffer);
 8000c98:	490d      	ldr	r1, [pc, #52]	@ (8000cd0 <AudioEngine_Init+0xa8>)
 8000c9a:	4812      	ldr	r0, [pc, #72]	@ (8000ce4 <AudioEngine_Init+0xbc>)
 8000c9c:	f00e fe38 	bl	800f910 <iprintf>

    if ((uint32_t)audio_buffer < 0x20000000) {
 8000ca0:	4b0b      	ldr	r3, [pc, #44]	@ (8000cd0 <AudioEngine_Init+0xa8>)
 8000ca2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000ca6:	d203      	bcs.n	8000cb0 <AudioEngine_Init+0x88>
        printf("ERROR: Bufor jest w CCM RAM! DMA tego nie obsłuży!\r\n");
 8000ca8:	480f      	ldr	r0, [pc, #60]	@ (8000ce8 <AudioEngine_Init+0xc0>)
 8000caa:	f00e fe99 	bl	800f9e0 <puts>
 8000cae:	e002      	b.n	8000cb6 <AudioEngine_Init+0x8e>
    } else {
        printf("OK: Bufor jest w SRAM.\r\n");
 8000cb0:	480e      	ldr	r0, [pc, #56]	@ (8000cec <AudioEngine_Init+0xc4>)
 8000cb2:	f00e fe95 	bl	800f9e0 <puts>
    }

    HAL_TIM_Base_Start(&htim6);
 8000cb6:	480e      	ldr	r0, [pc, #56]	@ (8000cf0 <AudioEngine_Init+0xc8>)
 8000cb8:	f009 faaa 	bl	800a210 <HAL_TIM_Base_Start>
    printf("TIM6 Started\r\n");
 8000cbc:	480d      	ldr	r0, [pc, #52]	@ (8000cf4 <AudioEngine_Init+0xcc>)
 8000cbe:	f00e fe8f 	bl	800f9e0 <puts>
}
 8000cc2:	bf00      	nop
 8000cc4:	3708      	adds	r7, #8
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	bd80      	pop	{r7, pc}
 8000cca:	bf00      	nop
 8000ccc:	20000218 	.word	0x20000218
 8000cd0:	20000298 	.word	0x20000298
 8000cd4:	2000049c 	.word	0x2000049c
 8000cd8:	40021800 	.word	0x40021800
 8000cdc:	08010a6c 	.word	0x08010a6c
 8000ce0:	08010a8c 	.word	0x08010a8c
 8000ce4:	08010aac 	.word	0x08010aac
 8000ce8:	08010ac0 	.word	0x08010ac0
 8000cec:	08010af8 	.word	0x08010af8
 8000cf0:	200006a4 	.word	0x200006a4
 8000cf4:	08010b10 	.word	0x08010b10

08000cf8 <find_free_voice>:

static Voice* find_free_voice(uint8_t note){
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b08a      	sub	sp, #40	@ 0x28
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	4603      	mov	r3, r0
 8000d00:	71fb      	strb	r3, [r7, #7]
	Voice* free_voice = NULL;
 8000d02:	2300      	movs	r3, #0
 8000d04:	617b      	str	r3, [r7, #20]
	for(int i = 0; i < MAX_VOICES; ++i){
 8000d06:	2300      	movs	r3, #0
 8000d08:	627b      	str	r3, [r7, #36]	@ 0x24
 8000d0a:	e00e      	b.n	8000d2a <find_free_voice+0x32>
		if(!voices[i].active){
 8000d0c:	4a1d      	ldr	r2, [pc, #116]	@ (8000d84 <find_free_voice+0x8c>)
 8000d0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d10:	011b      	lsls	r3, r3, #4
 8000d12:	4413      	add	r3, r2
 8000d14:	781b      	ldrb	r3, [r3, #0]
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d104      	bne.n	8000d24 <find_free_voice+0x2c>
			return &voices[i];
 8000d1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d1c:	011b      	lsls	r3, r3, #4
 8000d1e:	4a19      	ldr	r2, [pc, #100]	@ (8000d84 <find_free_voice+0x8c>)
 8000d20:	4413      	add	r3, r2
 8000d22:	e02a      	b.n	8000d7a <find_free_voice+0x82>
	for(int i = 0; i < MAX_VOICES; ++i){
 8000d24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d26:	3301      	adds	r3, #1
 8000d28:	627b      	str	r3, [r7, #36]	@ 0x24
 8000d2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d2c:	2b07      	cmp	r3, #7
 8000d2e:	dded      	ble.n	8000d0c <find_free_voice+0x14>
		}
	}

	uint32_t current_time = HAL_GetTick();
 8000d30:	f003 fb54 	bl	80043dc <HAL_GetTick>
 8000d34:	6138      	str	r0, [r7, #16]
	uint32_t max_duration = 0;
 8000d36:	2300      	movs	r3, #0
 8000d38:	623b      	str	r3, [r7, #32]
	uint8_t oldest_voice_index = 0;
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	77fb      	strb	r3, [r7, #31]
	for(int j = 0; j < MAX_VOICES; ++j){
 8000d3e:	2300      	movs	r3, #0
 8000d40:	61bb      	str	r3, [r7, #24]
 8000d42:	e013      	b.n	8000d6c <find_free_voice+0x74>
		uint32_t duration = current_time - voices[j].start_time;
 8000d44:	4a0f      	ldr	r2, [pc, #60]	@ (8000d84 <find_free_voice+0x8c>)
 8000d46:	69bb      	ldr	r3, [r7, #24]
 8000d48:	011b      	lsls	r3, r3, #4
 8000d4a:	4413      	add	r3, r2
 8000d4c:	330c      	adds	r3, #12
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	693a      	ldr	r2, [r7, #16]
 8000d52:	1ad3      	subs	r3, r2, r3
 8000d54:	60fb      	str	r3, [r7, #12]
		if(duration > max_duration){
 8000d56:	68fa      	ldr	r2, [r7, #12]
 8000d58:	6a3b      	ldr	r3, [r7, #32]
 8000d5a:	429a      	cmp	r2, r3
 8000d5c:	d903      	bls.n	8000d66 <find_free_voice+0x6e>
			max_duration = duration;
 8000d5e:	68fb      	ldr	r3, [r7, #12]
 8000d60:	623b      	str	r3, [r7, #32]
			oldest_voice_index = j;
 8000d62:	69bb      	ldr	r3, [r7, #24]
 8000d64:	77fb      	strb	r3, [r7, #31]
	for(int j = 0; j < MAX_VOICES; ++j){
 8000d66:	69bb      	ldr	r3, [r7, #24]
 8000d68:	3301      	adds	r3, #1
 8000d6a:	61bb      	str	r3, [r7, #24]
 8000d6c:	69bb      	ldr	r3, [r7, #24]
 8000d6e:	2b07      	cmp	r3, #7
 8000d70:	dde8      	ble.n	8000d44 <find_free_voice+0x4c>
		}
	}

	return &voices[oldest_voice_index];
 8000d72:	7ffb      	ldrb	r3, [r7, #31]
 8000d74:	011b      	lsls	r3, r3, #4
 8000d76:	4a03      	ldr	r2, [pc, #12]	@ (8000d84 <find_free_voice+0x8c>)
 8000d78:	4413      	add	r3, r2
}
 8000d7a:	4618      	mov	r0, r3
 8000d7c:	3728      	adds	r7, #40	@ 0x28
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	bd80      	pop	{r7, pc}
 8000d82:	bf00      	nop
 8000d84:	20000218 	.word	0x20000218

08000d88 <AudioEngine_PlayNote>:


void AudioEngine_PlayNote(uint8_t note, float frequency){
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	b084      	sub	sp, #16
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	4603      	mov	r3, r0
 8000d90:	ed87 0a00 	vstr	s0, [r7]
 8000d94:	71fb      	strb	r3, [r7, #7]
    Voice* voice = find_free_voice(note);
 8000d96:	79fb      	ldrb	r3, [r7, #7]
 8000d98:	4618      	mov	r0, r3
 8000d9a:	f7ff ffad 	bl	8000cf8 <find_free_voice>
 8000d9e:	60f8      	str	r0, [r7, #12]
    voice->active = 1;
 8000da0:	68fb      	ldr	r3, [r7, #12]
 8000da2:	2201      	movs	r2, #1
 8000da4:	701a      	strb	r2, [r3, #0]
    voice->note = note;
 8000da6:	68fb      	ldr	r3, [r7, #12]
 8000da8:	79fa      	ldrb	r2, [r7, #7]
 8000daa:	705a      	strb	r2, [r3, #1]
    voice->phase = 0.0f;
 8000dac:	68fb      	ldr	r3, [r7, #12]
 8000dae:	f04f 0200 	mov.w	r2, #0
 8000db2:	605a      	str	r2, [r3, #4]
    voice->phase_step = frequency / (float)SAMPLE_RATE;
 8000db4:	ed97 7a00 	vldr	s14, [r7]
 8000db8:	eddf 6a07 	vldr	s13, [pc, #28]	@ 8000dd8 <AudioEngine_PlayNote+0x50>
 8000dbc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000dc0:	68fb      	ldr	r3, [r7, #12]
 8000dc2:	edc3 7a02 	vstr	s15, [r3, #8]
    voice->start_time = HAL_GetTick();
 8000dc6:	f003 fb09 	bl	80043dc <HAL_GetTick>
 8000dca:	4602      	mov	r2, r0
 8000dcc:	68fb      	ldr	r3, [r7, #12]
 8000dce:	60da      	str	r2, [r3, #12]
}
 8000dd0:	bf00      	nop
 8000dd2:	3710      	adds	r7, #16
 8000dd4:	46bd      	mov	sp, r7
 8000dd6:	bd80      	pop	{r7, pc}
 8000dd8:	472c4400 	.word	0x472c4400

08000ddc <AudioEngine_StopNote>:

void AudioEngine_StopNote(uint8_t note){
 8000ddc:	b480      	push	{r7}
 8000dde:	b085      	sub	sp, #20
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	4603      	mov	r3, r0
 8000de4:	71fb      	strb	r3, [r7, #7]
    for(int i = 0; i < MAX_VOICES; ++i){
 8000de6:	2300      	movs	r3, #0
 8000de8:	60fb      	str	r3, [r7, #12]
 8000dea:	e019      	b.n	8000e20 <AudioEngine_StopNote+0x44>
    	if(voices[i].active && voices[i].note == note){
 8000dec:	4a11      	ldr	r2, [pc, #68]	@ (8000e34 <AudioEngine_StopNote+0x58>)
 8000dee:	68fb      	ldr	r3, [r7, #12]
 8000df0:	011b      	lsls	r3, r3, #4
 8000df2:	4413      	add	r3, r2
 8000df4:	781b      	ldrb	r3, [r3, #0]
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d00f      	beq.n	8000e1a <AudioEngine_StopNote+0x3e>
 8000dfa:	4a0e      	ldr	r2, [pc, #56]	@ (8000e34 <AudioEngine_StopNote+0x58>)
 8000dfc:	68fb      	ldr	r3, [r7, #12]
 8000dfe:	011b      	lsls	r3, r3, #4
 8000e00:	4413      	add	r3, r2
 8000e02:	3301      	adds	r3, #1
 8000e04:	781b      	ldrb	r3, [r3, #0]
 8000e06:	79fa      	ldrb	r2, [r7, #7]
 8000e08:	429a      	cmp	r2, r3
 8000e0a:	d106      	bne.n	8000e1a <AudioEngine_StopNote+0x3e>
    		voices[i].active = 0;
 8000e0c:	4a09      	ldr	r2, [pc, #36]	@ (8000e34 <AudioEngine_StopNote+0x58>)
 8000e0e:	68fb      	ldr	r3, [r7, #12]
 8000e10:	011b      	lsls	r3, r3, #4
 8000e12:	4413      	add	r3, r2
 8000e14:	2200      	movs	r2, #0
 8000e16:	701a      	strb	r2, [r3, #0]
    		break;
 8000e18:	e006      	b.n	8000e28 <AudioEngine_StopNote+0x4c>
    for(int i = 0; i < MAX_VOICES; ++i){
 8000e1a:	68fb      	ldr	r3, [r7, #12]
 8000e1c:	3301      	adds	r3, #1
 8000e1e:	60fb      	str	r3, [r7, #12]
 8000e20:	68fb      	ldr	r3, [r7, #12]
 8000e22:	2b07      	cmp	r3, #7
 8000e24:	dde2      	ble.n	8000dec <AudioEngine_StopNote+0x10>
    	}
    }
}
 8000e26:	bf00      	nop
 8000e28:	bf00      	nop
 8000e2a:	3714      	adds	r7, #20
 8000e2c:	46bd      	mov	sp, r7
 8000e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e32:	4770      	bx	lr
 8000e34:	20000218 	.word	0x20000218

08000e38 <AudioEngine_SetWaveType>:

void AudioEngine_ProcessBuffer(void){
    fill_audio_buffer(audio_buffer, AUDIO_BUFFER_SIZE);
}

void AudioEngine_SetWaveType(WaveType type){
 8000e38:	b480      	push	{r7}
 8000e3a:	b083      	sub	sp, #12
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	4603      	mov	r3, r0
 8000e40:	71fb      	strb	r3, [r7, #7]
	current_wave_type = type;
 8000e42:	4a04      	ldr	r2, [pc, #16]	@ (8000e54 <AudioEngine_SetWaveType+0x1c>)
 8000e44:	79fb      	ldrb	r3, [r7, #7]
 8000e46:	7013      	strb	r3, [r2, #0]
}
 8000e48:	bf00      	nop
 8000e4a:	370c      	adds	r7, #12
 8000e4c:	46bd      	mov	sp, r7
 8000e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e52:	4770      	bx	lr
 8000e54:	20000498 	.word	0x20000498

08000e58 <fill_audio_buffer>:

/* Funkcja fill_audio_buffer zapełnia bufor danych wartościami spróbkowanej fali.
 * Wartość phase przyjmuje wartości od 0 do 1 (jeden pełen okres).
 *
 */
void fill_audio_buffer(uint16_t* buffer, uint16_t size){
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b088      	sub	sp, #32
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	6078      	str	r0, [r7, #4]
 8000e60:	460b      	mov	r3, r1
 8000e62:	807b      	strh	r3, [r7, #2]

	for(int i = 0; i < size; ++i){
 8000e64:	2300      	movs	r3, #0
 8000e66:	61fb      	str	r3, [r7, #28]
 8000e68:	e0e3      	b.n	8001032 <fill_audio_buffer+0x1da>
		float mixed_sample = 0.0f;
 8000e6a:	f04f 0300 	mov.w	r3, #0
 8000e6e:	61bb      	str	r3, [r7, #24]

		for(int j = 0; j < MAX_VOICES; ++j){
 8000e70:	2300      	movs	r3, #0
 8000e72:	617b      	str	r3, [r7, #20]
 8000e74:	e0bb      	b.n	8000fee <fill_audio_buffer+0x196>
			if(voices[j].active){
 8000e76:	4a76      	ldr	r2, [pc, #472]	@ (8001050 <fill_audio_buffer+0x1f8>)
 8000e78:	697b      	ldr	r3, [r7, #20]
 8000e7a:	011b      	lsls	r3, r3, #4
 8000e7c:	4413      	add	r3, r2
 8000e7e:	781b      	ldrb	r3, [r3, #0]
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	f000 80b1 	beq.w	8000fe8 <fill_audio_buffer+0x190>
				float phase = voices[j].phase;
 8000e86:	4a72      	ldr	r2, [pc, #456]	@ (8001050 <fill_audio_buffer+0x1f8>)
 8000e88:	697b      	ldr	r3, [r7, #20]
 8000e8a:	011b      	lsls	r3, r3, #4
 8000e8c:	4413      	add	r3, r2
 8000e8e:	3304      	adds	r3, #4
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	60fb      	str	r3, [r7, #12]
				float sample_val = 0.0f;
 8000e94:	f04f 0300 	mov.w	r3, #0
 8000e98:	613b      	str	r3, [r7, #16]

				switch(current_wave_type){
 8000e9a:	4b6e      	ldr	r3, [pc, #440]	@ (8001054 <fill_audio_buffer+0x1fc>)
 8000e9c:	781b      	ldrb	r3, [r3, #0]
 8000e9e:	2b03      	cmp	r3, #3
 8000ea0:	d863      	bhi.n	8000f6a <fill_audio_buffer+0x112>
 8000ea2:	a201      	add	r2, pc, #4	@ (adr r2, 8000ea8 <fill_audio_buffer+0x50>)
 8000ea4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ea8:	08000eb9 	.word	0x08000eb9
 8000eac:	08000ef1 	.word	0x08000ef1
 8000eb0:	08000f0f 	.word	0x08000f0f
 8000eb4:	08000f25 	.word	0x08000f25
				 case SIN_WAVE:
					 sample_val += sinf(2.0f * M_PI * phase);
 8000eb8:	68f8      	ldr	r0, [r7, #12]
 8000eba:	f7ff fc77 	bl	80007ac <__aeabi_f2d>
 8000ebe:	a362      	add	r3, pc, #392	@ (adr r3, 8001048 <fill_audio_buffer+0x1f0>)
 8000ec0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ec4:	f7ff f9e4 	bl	8000290 <__aeabi_dmul>
 8000ec8:	4602      	mov	r2, r0
 8000eca:	460b      	mov	r3, r1
 8000ecc:	4610      	mov	r0, r2
 8000ece:	4619      	mov	r1, r3
 8000ed0:	f7ff fcc4 	bl	800085c <__aeabi_d2f>
 8000ed4:	4603      	mov	r3, r0
 8000ed6:	ee00 3a10 	vmov	s0, r3
 8000eda:	f00d fc25 	bl	800e728 <sinf>
 8000ede:	eeb0 7a40 	vmov.f32	s14, s0
 8000ee2:	edd7 7a04 	vldr	s15, [r7, #16]
 8000ee6:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000eea:	edc7 7a04 	vstr	s15, [r7, #16]
					 break;
 8000eee:	e03c      	b.n	8000f6a <fill_audio_buffer+0x112>
				 case SQUARE_WAVE:
					 sample_val = (phase < 0.5f) ? 1.0f : -1.0f;
 8000ef0:	edd7 7a03 	vldr	s15, [r7, #12]
 8000ef4:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8000ef8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000efc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f00:	d502      	bpl.n	8000f08 <fill_audio_buffer+0xb0>
 8000f02:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8000f06:	e000      	b.n	8000f0a <fill_audio_buffer+0xb2>
 8000f08:	4b53      	ldr	r3, [pc, #332]	@ (8001058 <fill_audio_buffer+0x200>)
 8000f0a:	613b      	str	r3, [r7, #16]
					 break;
 8000f0c:	e02d      	b.n	8000f6a <fill_audio_buffer+0x112>
				 case SAWTOOTH_WAVE:
					 sample_val = (2.0f * phase) - 1.0f;
 8000f0e:	edd7 7a03 	vldr	s15, [r7, #12]
 8000f12:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8000f16:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000f1a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000f1e:	edc7 7a04 	vstr	s15, [r7, #16]
					 break;
 8000f22:	e022      	b.n	8000f6a <fill_audio_buffer+0x112>
				 case TRIANGLE_WAVE:
					 if(phase < 0.5f){
 8000f24:	edd7 7a03 	vldr	s15, [r7, #12]
 8000f28:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8000f2c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000f30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f34:	d50c      	bpl.n	8000f50 <fill_audio_buffer+0xf8>
						 sample_val = 4.0f*phase - 1.0f;
 8000f36:	edd7 7a03 	vldr	s15, [r7, #12]
 8000f3a:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8000f3e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f42:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000f46:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000f4a:	edc7 7a04 	vstr	s15, [r7, #16]
					 }
					 else{
						 sample_val = -4.0f*phase + 3.0f;
					 }
					 break;
 8000f4e:	e00b      	b.n	8000f68 <fill_audio_buffer+0x110>
						 sample_val = -4.0f*phase + 3.0f;
 8000f50:	edd7 7a03 	vldr	s15, [r7, #12]
 8000f54:	eeb9 7a00 	vmov.f32	s14, #144	@ 0xc0800000 -4.0
 8000f58:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f5c:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 8000f60:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000f64:	edc7 7a04 	vstr	s15, [r7, #16]
					 break;
 8000f68:	bf00      	nop
				}

				mixed_sample += sample_val;
 8000f6a:	ed97 7a06 	vldr	s14, [r7, #24]
 8000f6e:	edd7 7a04 	vldr	s15, [r7, #16]
 8000f72:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f76:	edc7 7a06 	vstr	s15, [r7, #24]
				voices[j].phase += voices[j].phase_step;
 8000f7a:	4a35      	ldr	r2, [pc, #212]	@ (8001050 <fill_audio_buffer+0x1f8>)
 8000f7c:	697b      	ldr	r3, [r7, #20]
 8000f7e:	011b      	lsls	r3, r3, #4
 8000f80:	4413      	add	r3, r2
 8000f82:	3304      	adds	r3, #4
 8000f84:	ed93 7a00 	vldr	s14, [r3]
 8000f88:	4a31      	ldr	r2, [pc, #196]	@ (8001050 <fill_audio_buffer+0x1f8>)
 8000f8a:	697b      	ldr	r3, [r7, #20]
 8000f8c:	011b      	lsls	r3, r3, #4
 8000f8e:	4413      	add	r3, r2
 8000f90:	3308      	adds	r3, #8
 8000f92:	edd3 7a00 	vldr	s15, [r3]
 8000f96:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f9a:	4a2d      	ldr	r2, [pc, #180]	@ (8001050 <fill_audio_buffer+0x1f8>)
 8000f9c:	697b      	ldr	r3, [r7, #20]
 8000f9e:	011b      	lsls	r3, r3, #4
 8000fa0:	4413      	add	r3, r2
 8000fa2:	3304      	adds	r3, #4
 8000fa4:	edc3 7a00 	vstr	s15, [r3]

				if(voices[j].phase >= 1.0f){
 8000fa8:	4a29      	ldr	r2, [pc, #164]	@ (8001050 <fill_audio_buffer+0x1f8>)
 8000faa:	697b      	ldr	r3, [r7, #20]
 8000fac:	011b      	lsls	r3, r3, #4
 8000fae:	4413      	add	r3, r2
 8000fb0:	3304      	adds	r3, #4
 8000fb2:	edd3 7a00 	vldr	s15, [r3]
 8000fb6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000fba:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000fbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fc2:	db11      	blt.n	8000fe8 <fill_audio_buffer+0x190>
					voices[j].phase -= 1.0f;
 8000fc4:	4a22      	ldr	r2, [pc, #136]	@ (8001050 <fill_audio_buffer+0x1f8>)
 8000fc6:	697b      	ldr	r3, [r7, #20]
 8000fc8:	011b      	lsls	r3, r3, #4
 8000fca:	4413      	add	r3, r2
 8000fcc:	3304      	adds	r3, #4
 8000fce:	edd3 7a00 	vldr	s15, [r3]
 8000fd2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000fd6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000fda:	4a1d      	ldr	r2, [pc, #116]	@ (8001050 <fill_audio_buffer+0x1f8>)
 8000fdc:	697b      	ldr	r3, [r7, #20]
 8000fde:	011b      	lsls	r3, r3, #4
 8000fe0:	4413      	add	r3, r2
 8000fe2:	3304      	adds	r3, #4
 8000fe4:	edc3 7a00 	vstr	s15, [r3]
		for(int j = 0; j < MAX_VOICES; ++j){
 8000fe8:	697b      	ldr	r3, [r7, #20]
 8000fea:	3301      	adds	r3, #1
 8000fec:	617b      	str	r3, [r7, #20]
 8000fee:	697b      	ldr	r3, [r7, #20]
 8000ff0:	2b07      	cmp	r3, #7
 8000ff2:	f77f af40 	ble.w	8000e76 <fill_audio_buffer+0x1e>
				}
			}
		}
		mixed_sample = (mixed_sample / MAX_VOICES) * MAX_AMPLITUDE;
 8000ff6:	ed97 7a06 	vldr	s14, [r7, #24]
 8000ffa:	eef2 6a00 	vmov.f32	s13, #32	@ 0x41000000  8.0
 8000ffe:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001002:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 800105c <fill_audio_buffer+0x204>
 8001006:	ee67 7a87 	vmul.f32	s15, s15, s14
 800100a:	edc7 7a06 	vstr	s15, [r7, #24]
		buffer[i] = 2048 + (uint16_t)(mixed_sample);
 800100e:	edd7 7a06 	vldr	s15, [r7, #24]
 8001012:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001016:	ee17 3a90 	vmov	r3, s15
 800101a:	b29a      	uxth	r2, r3
 800101c:	69fb      	ldr	r3, [r7, #28]
 800101e:	005b      	lsls	r3, r3, #1
 8001020:	6879      	ldr	r1, [r7, #4]
 8001022:	440b      	add	r3, r1
 8001024:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001028:	b292      	uxth	r2, r2
 800102a:	801a      	strh	r2, [r3, #0]
	for(int i = 0; i < size; ++i){
 800102c:	69fb      	ldr	r3, [r7, #28]
 800102e:	3301      	adds	r3, #1
 8001030:	61fb      	str	r3, [r7, #28]
 8001032:	887b      	ldrh	r3, [r7, #2]
 8001034:	69fa      	ldr	r2, [r7, #28]
 8001036:	429a      	cmp	r2, r3
 8001038:	f6ff af17 	blt.w	8000e6a <fill_audio_buffer+0x12>
	}
}
 800103c:	bf00      	nop
 800103e:	bf00      	nop
 8001040:	3720      	adds	r7, #32
 8001042:	46bd      	mov	sp, r7
 8001044:	bd80      	pop	{r7, pc}
 8001046:	bf00      	nop
 8001048:	54442d18 	.word	0x54442d18
 800104c:	401921fb 	.word	0x401921fb
 8001050:	20000218 	.word	0x20000218
 8001054:	20000498 	.word	0x20000498
 8001058:	bf800000 	.word	0xbf800000
 800105c:	44480000 	.word	0x44480000

08001060 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
//        fill_audio_buffer(&audio_buffer[AUDIO_BUFFER_SIZE / 2], AUDIO_BUFFER_SIZE / 2);
//    }
//}

void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b082      	sub	sp, #8
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
    HAL_GPIO_TogglePin(LD4_GPIO_Port, LD4_Pin);
 8001068:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800106c:	4805      	ldr	r0, [pc, #20]	@ (8001084 <HAL_DACEx_ConvHalfCpltCallbackCh2+0x24>)
 800106e:	f004 fe0a 	bl	8005c86 <HAL_GPIO_TogglePin>

    fill_audio_buffer(&audio_buffer[0], AUDIO_BUFFER_SIZE / 2);
 8001072:	2180      	movs	r1, #128	@ 0x80
 8001074:	4804      	ldr	r0, [pc, #16]	@ (8001088 <HAL_DACEx_ConvHalfCpltCallbackCh2+0x28>)
 8001076:	f7ff feef 	bl	8000e58 <fill_audio_buffer>
}
 800107a:	bf00      	nop
 800107c:	3708      	adds	r7, #8
 800107e:	46bd      	mov	sp, r7
 8001080:	bd80      	pop	{r7, pc}
 8001082:	bf00      	nop
 8001084:	40021800 	.word	0x40021800
 8001088:	20000298 	.word	0x20000298

0800108c <HAL_DACEx_ConvCpltCallbackCh2>:

void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b082      	sub	sp, #8
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
    fill_audio_buffer(&audio_buffer[AUDIO_BUFFER_SIZE / 2], AUDIO_BUFFER_SIZE / 2);
 8001094:	2180      	movs	r1, #128	@ 0x80
 8001096:	4803      	ldr	r0, [pc, #12]	@ (80010a4 <HAL_DACEx_ConvCpltCallbackCh2+0x18>)
 8001098:	f7ff fede 	bl	8000e58 <fill_audio_buffer>
}
 800109c:	bf00      	nop
 800109e:	3708      	adds	r7, #8
 80010a0:	46bd      	mov	sp, r7
 80010a2:	bd80      	pop	{r7, pc}
 80010a4:	20000398 	.word	0x20000398

080010a8 <GUI_Init>:
  * for the STM32F429I-Discovery board, including a workaround
  * to wake up the STMPE811 controller.
  * @param  None
  * @retval None
  */
void GUI_Init(void) {
 80010a8:	b580      	push	{r7, lr}
 80010aa:	af00      	add	r7, sp, #0
    /* Initialize LCD */
    BSP_LCD_Init();
 80010ac:	f002 f97a 	bl	80033a4 <BSP_LCD_Init>
    BSP_LCD_LayerDefaultInit(0, LCD_FRAME_BUFFER);
 80010b0:	f04f 4150 	mov.w	r1, #3489660928	@ 0xd0000000
 80010b4:	2000      	movs	r0, #0
 80010b6:	f002 f9f7 	bl	80034a8 <BSP_LCD_LayerDefaultInit>
    BSP_LCD_SelectLayer(0);
 80010ba:	2000      	movs	r0, #0
 80010bc:	f002 fa58 	bl	8003570 <BSP_LCD_SelectLayer>
    BSP_LCD_DisplayOn();
 80010c0:	f002 fce8 	bl	8003a94 <BSP_LCD_DisplayOn>

    /* Set default screen properties */
    BSP_LCD_Clear(LCD_COLOR_WHITE);
 80010c4:	f04f 30ff 	mov.w	r0, #4294967295
 80010c8:	f002 faae 	bl	8003628 <BSP_LCD_Clear>
    BSP_LCD_SetBackColor(LCD_COLOR_WHITE);
 80010cc:	f04f 30ff 	mov.w	r0, #4294967295
 80010d0:	f002 fa76 	bl	80035c0 <BSP_LCD_SetBackColor>
    BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 80010d4:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 80010d8:	f002 fa5a 	bl	8003590 <BSP_LCD_SetTextColor>
    BSP_LCD_SetFont(&Font16);
 80010dc:	4814      	ldr	r0, [pc, #80]	@ (8001130 <GUI_Init+0x88>)
 80010de:	f002 fa89 	bl	80035f4 <BSP_LCD_SetFont>

    /* Initialize Touch Screen Driver */
    HAL_Delay(100);
 80010e2:	2064      	movs	r0, #100	@ 0x64
 80010e4:	f003 f986 	bl	80043f4 <HAL_Delay>
    BSP_TS_Init(240, 320);
 80010e8:	f44f 71a0 	mov.w	r1, #320	@ 0x140
 80010ec:	20f0      	movs	r0, #240	@ 0xf0
 80010ee:	f003 f899 	bl	8004224 <BSP_TS_Init>

    /* STMPE811 Hardware Fix */
    I2Cx_Write(STMPE811_ADDR, 0x04, 0x00); // SYS_CTRL2: Enable Clocks
 80010f2:	2200      	movs	r2, #0
 80010f4:	2104      	movs	r1, #4
 80010f6:	2082      	movs	r0, #130	@ 0x82
 80010f8:	f000 ff66 	bl	8001fc8 <I2Cx_Write>
    HAL_Delay(10);
 80010fc:	200a      	movs	r0, #10
 80010fe:	f003 f979 	bl	80043f4 <HAL_Delay>
    I2Cx_Write(STMPE811_ADDR, 0x40, 0x01); // TSC_CTRL: Enable Touch Screen
 8001102:	2201      	movs	r2, #1
 8001104:	2140      	movs	r1, #64	@ 0x40
 8001106:	2082      	movs	r0, #130	@ 0x82
 8001108:	f000 ff5e 	bl	8001fc8 <I2Cx_Write>
    HAL_Delay(10);
 800110c:	200a      	movs	r0, #10
 800110e:	f003 f971 	bl	80043f4 <HAL_Delay>
    I2Cx_Write(STMPE811_ADDR, 0x4A, 0x01); // FIFO_STA: Reset FIFO
 8001112:	2201      	movs	r2, #1
 8001114:	214a      	movs	r1, #74	@ 0x4a
 8001116:	2082      	movs	r0, #130	@ 0x82
 8001118:	f000 ff56 	bl	8001fc8 <I2Cx_Write>
    I2Cx_Write(STMPE811_ADDR, 0x4A, 0x00); // FIFO_STA: Enable FIFO
 800111c:	2200      	movs	r2, #0
 800111e:	214a      	movs	r1, #74	@ 0x4a
 8001120:	2082      	movs	r0, #130	@ 0x82
 8001122:	f000 ff51 	bl	8001fc8 <I2Cx_Write>

    /* Draw the initial UI */
    GUI_DrawInterface();
 8001126:	f000 f805 	bl	8001134 <GUI_DrawInterface>
}
 800112a:	bf00      	nop
 800112c:	bd80      	pop	{r7, pc}
 800112e:	bf00      	nop
 8001130:	200000a4 	.word	0x200000a4

08001134 <GUI_DrawInterface>:
  * @brief  Redraws the graphical user interface elements.
  * Updates buttons colors based on the current state.
  * @param  None
  * @retval None
  */
void GUI_DrawInterface(void) {
 8001134:	b5b0      	push	{r4, r5, r7, lr}
 8001136:	b094      	sub	sp, #80	@ 0x50
 8001138:	af00      	add	r7, sp, #0

    char buf[20];
    const char* waves[] = {"SIN", "SQU", "SAW", "TRI"};
 800113a:	4b65      	ldr	r3, [pc, #404]	@ (80012d0 <GUI_DrawInterface+0x19c>)
 800113c:	f107 0420 	add.w	r4, r7, #32
 8001140:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001142:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

    for(int i = 0; i < 4; i++) {
 8001146:	2300      	movs	r3, #0
 8001148:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800114a:	e044      	b.n	80011d6 <GUI_DrawInterface+0xa2>
        /* Highlight the selected waveform */
        if(synth.current_waveform == i) {
 800114c:	4b61      	ldr	r3, [pc, #388]	@ (80012d4 <GUI_DrawInterface+0x1a0>)
 800114e:	785b      	ldrb	r3, [r3, #1]
 8001150:	461a      	mov	r2, r3
 8001152:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001154:	4293      	cmp	r3, r2
 8001156:	d104      	bne.n	8001162 <GUI_DrawInterface+0x2e>
            BSP_LCD_SetTextColor(LCD_COLOR_GREEN);
 8001158:	f04f 20ff 	mov.w	r0, #4278255360	@ 0xff00ff00
 800115c:	f002 fa18 	bl	8003590 <BSP_LCD_SetTextColor>
 8001160:	e002      	b.n	8001168 <GUI_DrawInterface+0x34>
        } else {
            BSP_LCD_SetTextColor(LCD_COLOR_LIGHTGRAY);
 8001162:	485d      	ldr	r0, [pc, #372]	@ (80012d8 <GUI_DrawInterface+0x1a4>)
 8001164:	f002 fa14 	bl	8003590 <BSP_LCD_SetTextColor>
        }

        /* Draw button rectangle */
        BSP_LCD_FillRect(10 + (i * 55), Y_WAVE_BTNS, 50, 40);
 8001168:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800116a:	b29b      	uxth	r3, r3
 800116c:	461a      	mov	r2, r3
 800116e:	00d2      	lsls	r2, r2, #3
 8001170:	1ad2      	subs	r2, r2, r3
 8001172:	00d2      	lsls	r2, r2, #3
 8001174:	1ad3      	subs	r3, r2, r3
 8001176:	b29b      	uxth	r3, r3
 8001178:	330a      	adds	r3, #10
 800117a:	b298      	uxth	r0, r3
 800117c:	2328      	movs	r3, #40	@ 0x28
 800117e:	2232      	movs	r2, #50	@ 0x32
 8001180:	2114      	movs	r1, #20
 8001182:	f002 fc2d 	bl	80039e0 <BSP_LCD_FillRect>

        /* Draw button text */
        BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8001186:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 800118a:	f002 fa01 	bl	8003590 <BSP_LCD_SetTextColor>
        BSP_LCD_SetBackColor(synth.current_waveform == i ? LCD_COLOR_GREEN : LCD_COLOR_LIGHTGRAY);
 800118e:	4b51      	ldr	r3, [pc, #324]	@ (80012d4 <GUI_DrawInterface+0x1a0>)
 8001190:	785b      	ldrb	r3, [r3, #1]
 8001192:	461a      	mov	r2, r3
 8001194:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001196:	4293      	cmp	r3, r2
 8001198:	d102      	bne.n	80011a0 <GUI_DrawInterface+0x6c>
 800119a:	f04f 23ff 	mov.w	r3, #4278255360	@ 0xff00ff00
 800119e:	e000      	b.n	80011a2 <GUI_DrawInterface+0x6e>
 80011a0:	4b4d      	ldr	r3, [pc, #308]	@ (80012d8 <GUI_DrawInterface+0x1a4>)
 80011a2:	4618      	mov	r0, r3
 80011a4:	f002 fa0c 	bl	80035c0 <BSP_LCD_SetBackColor>
        BSP_LCD_DisplayStringAt(20 + (i * 55), Y_WAVE_BTNS + 12, (uint8_t*)waves[i], LEFT_MODE);
 80011a8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80011aa:	b29b      	uxth	r3, r3
 80011ac:	461a      	mov	r2, r3
 80011ae:	00d2      	lsls	r2, r2, #3
 80011b0:	1ad2      	subs	r2, r2, r3
 80011b2:	00d2      	lsls	r2, r2, #3
 80011b4:	1ad3      	subs	r3, r2, r3
 80011b6:	b29b      	uxth	r3, r3
 80011b8:	3314      	adds	r3, #20
 80011ba:	b298      	uxth	r0, r3
 80011bc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80011be:	009b      	lsls	r3, r3, #2
 80011c0:	3350      	adds	r3, #80	@ 0x50
 80011c2:	443b      	add	r3, r7
 80011c4:	f853 2c30 	ldr.w	r2, [r3, #-48]
 80011c8:	2303      	movs	r3, #3
 80011ca:	2120      	movs	r1, #32
 80011cc:	f002 fa98 	bl	8003700 <BSP_LCD_DisplayStringAt>
    for(int i = 0; i < 4; i++) {
 80011d0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80011d2:	3301      	adds	r3, #1
 80011d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80011d6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80011d8:	2b03      	cmp	r3, #3
 80011da:	ddb7      	ble.n	800114c <GUI_DrawInterface+0x18>
    }

    /* Reset background color */
    BSP_LCD_SetBackColor(LCD_COLOR_WHITE);
 80011dc:	f04f 30ff 	mov.w	r0, #4294967295
 80011e0:	f002 f9ee 	bl	80035c0 <BSP_LCD_SetBackColor>

    /* Draw '-' and '+' buttons */
    BSP_LCD_SetTextColor(LCD_COLOR_LIGHTBLUE);
 80011e4:	483d      	ldr	r0, [pc, #244]	@ (80012dc <GUI_DrawInterface+0x1a8>)
 80011e6:	f002 f9d3 	bl	8003590 <BSP_LCD_SetTextColor>
    BSP_LCD_FillRect(10, Y_OCTAVE_BTNS, 60, 40);  // Minus button
 80011ea:	2328      	movs	r3, #40	@ 0x28
 80011ec:	223c      	movs	r2, #60	@ 0x3c
 80011ee:	2150      	movs	r1, #80	@ 0x50
 80011f0:	200a      	movs	r0, #10
 80011f2:	f002 fbf5 	bl	80039e0 <BSP_LCD_FillRect>
    BSP_LCD_FillRect(170, Y_OCTAVE_BTNS, 60, 40); // Plus button
 80011f6:	2328      	movs	r3, #40	@ 0x28
 80011f8:	223c      	movs	r2, #60	@ 0x3c
 80011fa:	2150      	movs	r1, #80	@ 0x50
 80011fc:	20aa      	movs	r0, #170	@ 0xaa
 80011fe:	f002 fbef 	bl	80039e0 <BSP_LCD_FillRect>

    BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8001202:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 8001206:	f002 f9c3 	bl	8003590 <BSP_LCD_SetTextColor>
    BSP_LCD_SetBackColor(LCD_COLOR_LIGHTBLUE);
 800120a:	4834      	ldr	r0, [pc, #208]	@ (80012dc <GUI_DrawInterface+0x1a8>)
 800120c:	f002 f9d8 	bl	80035c0 <BSP_LCD_SetBackColor>
    BSP_LCD_DisplayStringAt(30, Y_OCTAVE_BTNS + 10, (uint8_t*)"-", LEFT_MODE);
 8001210:	2303      	movs	r3, #3
 8001212:	4a33      	ldr	r2, [pc, #204]	@ (80012e0 <GUI_DrawInterface+0x1ac>)
 8001214:	215a      	movs	r1, #90	@ 0x5a
 8001216:	201e      	movs	r0, #30
 8001218:	f002 fa72 	bl	8003700 <BSP_LCD_DisplayStringAt>
    BSP_LCD_DisplayStringAt(190, Y_OCTAVE_BTNS + 10, (uint8_t*)"+", LEFT_MODE);
 800121c:	2303      	movs	r3, #3
 800121e:	4a31      	ldr	r2, [pc, #196]	@ (80012e4 <GUI_DrawInterface+0x1b0>)
 8001220:	215a      	movs	r1, #90	@ 0x5a
 8001222:	20be      	movs	r0, #190	@ 0xbe
 8001224:	f002 fa6c 	bl	8003700 <BSP_LCD_DisplayStringAt>

    /* Display current octave number */
    BSP_LCD_SetBackColor(LCD_COLOR_WHITE);
 8001228:	f04f 30ff 	mov.w	r0, #4294967295
 800122c:	f002 f9c8 	bl	80035c0 <BSP_LCD_SetBackColor>
    sprintf(buf, "OCTAVE: %d", synth.current_octave);
 8001230:	4b28      	ldr	r3, [pc, #160]	@ (80012d4 <GUI_DrawInterface+0x1a0>)
 8001232:	781b      	ldrb	r3, [r3, #0]
 8001234:	461a      	mov	r2, r3
 8001236:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800123a:	492b      	ldr	r1, [pc, #172]	@ (80012e8 <GUI_DrawInterface+0x1b4>)
 800123c:	4618      	mov	r0, r3
 800123e:	f00e fbd7 	bl	800f9f0 <siprintf>
    BSP_LCD_DisplayStringAt(0, Y_OCTAVE_BTNS + 12, (uint8_t*)buf, CENTER_MODE);
 8001242:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8001246:	2301      	movs	r3, #1
 8001248:	215c      	movs	r1, #92	@ 0x5c
 800124a:	2000      	movs	r0, #0
 800124c:	f002 fa58 	bl	8003700 <BSP_LCD_DisplayStringAt>

    /* Draw Piano Keys */
    const char* notes[] = {"C", "D", "E", "F", "G", "A", "H"};
 8001250:	4b26      	ldr	r3, [pc, #152]	@ (80012ec <GUI_DrawInterface+0x1b8>)
 8001252:	1d3c      	adds	r4, r7, #4
 8001254:	461d      	mov	r5, r3
 8001256:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001258:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800125a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800125e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    int key_width = 34;
 8001262:	2322      	movs	r3, #34	@ 0x22
 8001264:	647b      	str	r3, [r7, #68]	@ 0x44

    for(int i = 0; i < 7; i++) {
 8001266:	2300      	movs	r3, #0
 8001268:	64bb      	str	r3, [r7, #72]	@ 0x48
 800126a:	e029      	b.n	80012c0 <GUI_DrawInterface+0x18c>
        BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 800126c:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 8001270:	f002 f98e 	bl	8003590 <BSP_LCD_SetTextColor>
        /* Draw key outline */
        BSP_LCD_DrawRect(1 + (i * key_width), Y_PIANO_KEYS, key_width, H_PIANO_KEYS);
 8001274:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001276:	b29a      	uxth	r2, r3
 8001278:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800127a:	b29b      	uxth	r3, r3
 800127c:	fb12 f303 	smulbb	r3, r2, r3
 8001280:	b29b      	uxth	r3, r3
 8001282:	3301      	adds	r3, #1
 8001284:	b298      	uxth	r0, r3
 8001286:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001288:	b29a      	uxth	r2, r3
 800128a:	23aa      	movs	r3, #170	@ 0xaa
 800128c:	2196      	movs	r1, #150	@ 0x96
 800128e:	f002 fb75 	bl	800397c <BSP_LCD_DrawRect>
        /* Draw key label */
        BSP_LCD_DisplayStringAt(10 + (i * key_width), Y_PIANO_KEYS + 140, (uint8_t*)notes[i], LEFT_MODE);
 8001292:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001294:	b29a      	uxth	r2, r3
 8001296:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001298:	b29b      	uxth	r3, r3
 800129a:	fb12 f303 	smulbb	r3, r2, r3
 800129e:	b29b      	uxth	r3, r3
 80012a0:	330a      	adds	r3, #10
 80012a2:	b298      	uxth	r0, r3
 80012a4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80012a6:	009b      	lsls	r3, r3, #2
 80012a8:	3350      	adds	r3, #80	@ 0x50
 80012aa:	443b      	add	r3, r7
 80012ac:	f853 2c4c 	ldr.w	r2, [r3, #-76]
 80012b0:	2303      	movs	r3, #3
 80012b2:	f44f 7191 	mov.w	r1, #290	@ 0x122
 80012b6:	f002 fa23 	bl	8003700 <BSP_LCD_DisplayStringAt>
    for(int i = 0; i < 7; i++) {
 80012ba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80012bc:	3301      	adds	r3, #1
 80012be:	64bb      	str	r3, [r7, #72]	@ 0x48
 80012c0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80012c2:	2b06      	cmp	r3, #6
 80012c4:	ddd2      	ble.n	800126c <GUI_DrawInterface+0x138>
    }
}
 80012c6:	bf00      	nop
 80012c8:	bf00      	nop
 80012ca:	3750      	adds	r7, #80	@ 0x50
 80012cc:	46bd      	mov	sp, r7
 80012ce:	bdb0      	pop	{r4, r5, r7, pc}
 80012d0:	08010b44 	.word	0x08010b44
 80012d4:	20000000 	.word	0x20000000
 80012d8:	ffd3d3d3 	.word	0xffd3d3d3
 80012dc:	ff8080ff 	.word	0xff8080ff
 80012e0:	08010b20 	.word	0x08010b20
 80012e4:	08010b24 	.word	0x08010b24
 80012e8:	08010b28 	.word	0x08010b28
 80012ec:	08010b70 	.word	0x08010b70

080012f0 <GUI_HandleTouch>:
  * @brief  Polls the Touch Screen state and executes actions based on touch coordinates.
  * Manages button presses (Waveform/Octave) and piano key events.
  * @param  None
  * @retval None
  */
void GUI_HandleTouch(void) {
 80012f0:	b5b0      	push	{r4, r5, r7, lr}
 80012f2:	b090      	sub	sp, #64	@ 0x40
 80012f4:	af00      	add	r7, sp, #0

    TS_StateTypeDef TS_State;

    /*  Get current touch state */
    BSP_TS_GetState(&TS_State);
 80012f6:	f107 0320 	add.w	r3, r7, #32
 80012fa:	4618      	mov	r0, r3
 80012fc:	f002 ffcc 	bl	8004298 <BSP_TS_GetState>

    if (TS_State.TouchDetected) {
 8001300:	8c3b      	ldrh	r3, [r7, #32]
 8001302:	2b00      	cmp	r3, #0
 8001304:	f000 80cb 	beq.w	800149e <GUI_HandleTouch+0x1ae>
        uint16_t x = TS_State.X;
 8001308:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800130a:	877b      	strh	r3, [r7, #58]	@ 0x3a
        uint16_t y = TS_State.Y;
 800130c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800130e:	873b      	strh	r3, [r7, #56]	@ 0x38

        /* Waveforms */
        if (y >= Y_WAVE_BTNS && y <= Y_WAVE_BTNS + 40) {
 8001310:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8001312:	2b13      	cmp	r3, #19
 8001314:	d92a      	bls.n	800136c <GUI_HandleTouch+0x7c>
 8001316:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8001318:	2b3c      	cmp	r3, #60	@ 0x3c
 800131a:	d827      	bhi.n	800136c <GUI_HandleTouch+0x7c>
            for(int i = 0; i < 4; i++) {
 800131c:	2300      	movs	r3, #0
 800131e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001320:	e021      	b.n	8001366 <GUI_HandleTouch+0x76>
                /* Check X bounds for each button */
                if(x >= 10 + (i * 55) && x <= 60 + (i * 55)) {
 8001322:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001324:	4613      	mov	r3, r2
 8001326:	00db      	lsls	r3, r3, #3
 8001328:	1a9b      	subs	r3, r3, r2
 800132a:	00db      	lsls	r3, r3, #3
 800132c:	1a9b      	subs	r3, r3, r2
 800132e:	f103 0209 	add.w	r2, r3, #9
 8001332:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8001334:	429a      	cmp	r2, r3
 8001336:	da13      	bge.n	8001360 <GUI_HandleTouch+0x70>
 8001338:	8f79      	ldrh	r1, [r7, #58]	@ 0x3a
 800133a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800133c:	4613      	mov	r3, r2
 800133e:	00db      	lsls	r3, r3, #3
 8001340:	1a9b      	subs	r3, r3, r2
 8001342:	00db      	lsls	r3, r3, #3
 8001344:	1a9b      	subs	r3, r3, r2
 8001346:	333c      	adds	r3, #60	@ 0x3c
 8001348:	4299      	cmp	r1, r3
 800134a:	dc09      	bgt.n	8001360 <GUI_HandleTouch+0x70>
                    synth.current_waveform = i;
 800134c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800134e:	b2da      	uxtb	r2, r3
 8001350:	4b54      	ldr	r3, [pc, #336]	@ (80014a4 <GUI_HandleTouch+0x1b4>)
 8001352:	705a      	strb	r2, [r3, #1]

                    /* Audio Engine func */

                    /* Refresh UI to show selection */
                    GUI_DrawInterface();
 8001354:	f7ff feee 	bl	8001134 <GUI_DrawInterface>

                    /* Debounce delay */
                    HAL_Delay(150);
 8001358:	2096      	movs	r0, #150	@ 0x96
 800135a:	f003 f84b 	bl	80043f4 <HAL_Delay>
                    return;
 800135e:	e09e      	b.n	800149e <GUI_HandleTouch+0x1ae>
            for(int i = 0; i < 4; i++) {
 8001360:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001362:	3301      	adds	r3, #1
 8001364:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001366:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001368:	2b03      	cmp	r3, #3
 800136a:	ddda      	ble.n	8001322 <GUI_HandleTouch+0x32>
                }
            }
        }

        /* Octave */
        if (y >= Y_OCTAVE_BTNS && y <= Y_OCTAVE_BTNS + 40) {
 800136c:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800136e:	2b4f      	cmp	r3, #79	@ 0x4f
 8001370:	d929      	bls.n	80013c6 <GUI_HandleTouch+0xd6>
 8001372:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8001374:	2b78      	cmp	r3, #120	@ 0x78
 8001376:	d826      	bhi.n	80013c6 <GUI_HandleTouch+0xd6>
            /* Check Minus Button */
            if (x >= 10 && x <= 70) {
 8001378:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800137a:	2b09      	cmp	r3, #9
 800137c:	d90d      	bls.n	800139a <GUI_HandleTouch+0xaa>
 800137e:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8001380:	2b46      	cmp	r3, #70	@ 0x46
 8001382:	d80a      	bhi.n	800139a <GUI_HandleTouch+0xaa>
                if(synth.current_octave > 1) synth.current_octave--;
 8001384:	4b47      	ldr	r3, [pc, #284]	@ (80014a4 <GUI_HandleTouch+0x1b4>)
 8001386:	781b      	ldrb	r3, [r3, #0]
 8001388:	2b01      	cmp	r3, #1
 800138a:	d916      	bls.n	80013ba <GUI_HandleTouch+0xca>
 800138c:	4b45      	ldr	r3, [pc, #276]	@ (80014a4 <GUI_HandleTouch+0x1b4>)
 800138e:	781b      	ldrb	r3, [r3, #0]
 8001390:	3b01      	subs	r3, #1
 8001392:	b2da      	uxtb	r2, r3
 8001394:	4b43      	ldr	r3, [pc, #268]	@ (80014a4 <GUI_HandleTouch+0x1b4>)
 8001396:	701a      	strb	r2, [r3, #0]
 8001398:	e00f      	b.n	80013ba <GUI_HandleTouch+0xca>
            }
            /* Check Plus Button */
            else if (x >= 170 && x <= 230) {
 800139a:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800139c:	2ba9      	cmp	r3, #169	@ 0xa9
 800139e:	d90c      	bls.n	80013ba <GUI_HandleTouch+0xca>
 80013a0:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80013a2:	2be6      	cmp	r3, #230	@ 0xe6
 80013a4:	d809      	bhi.n	80013ba <GUI_HandleTouch+0xca>
                if(synth.current_octave < 7) synth.current_octave++;
 80013a6:	4b3f      	ldr	r3, [pc, #252]	@ (80014a4 <GUI_HandleTouch+0x1b4>)
 80013a8:	781b      	ldrb	r3, [r3, #0]
 80013aa:	2b06      	cmp	r3, #6
 80013ac:	d805      	bhi.n	80013ba <GUI_HandleTouch+0xca>
 80013ae:	4b3d      	ldr	r3, [pc, #244]	@ (80014a4 <GUI_HandleTouch+0x1b4>)
 80013b0:	781b      	ldrb	r3, [r3, #0]
 80013b2:	3301      	adds	r3, #1
 80013b4:	b2da      	uxtb	r2, r3
 80013b6:	4b3b      	ldr	r3, [pc, #236]	@ (80014a4 <GUI_HandleTouch+0x1b4>)
 80013b8:	701a      	strb	r2, [r3, #0]
            }

            GUI_DrawInterface();
 80013ba:	f7ff febb 	bl	8001134 <GUI_DrawInterface>
            HAL_Delay(150);
 80013be:	2096      	movs	r0, #150	@ 0x96
 80013c0:	f003 f818 	bl	80043f4 <HAL_Delay>
            return;
 80013c4:	e06b      	b.n	800149e <GUI_HandleTouch+0x1ae>
        }

        /* Piano Keys */
        if (y >= Y_PIANO_KEYS) {
 80013c6:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80013c8:	2b95      	cmp	r3, #149	@ 0x95
 80013ca:	d968      	bls.n	800149e <GUI_HandleTouch+0x1ae>
            int key_width = 34;
 80013cc:	2322      	movs	r3, #34	@ 0x22
 80013ce:	637b      	str	r3, [r7, #52]	@ 0x34
            int key_index = x / key_width; // Calculates index 0..6
 80013d0:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 80013d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80013d4:	fb92 f3f3 	sdiv	r3, r2, r3
 80013d8:	633b      	str	r3, [r7, #48]	@ 0x30

            if (key_index >= 0 && key_index <= 6) {
 80013da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80013dc:	2b00      	cmp	r3, #0
 80013de:	db5e      	blt.n	800149e <GUI_HandleTouch+0x1ae>
 80013e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80013e2:	2b06      	cmp	r3, #6
 80013e4:	dc5b      	bgt.n	800149e <GUI_HandleTouch+0x1ae>
                /* Adding semitones */
                int semitones[] = {0, 2, 4, 5, 7, 9, 11};
 80013e6:	4b30      	ldr	r3, [pc, #192]	@ (80014a8 <GUI_HandleTouch+0x1b8>)
 80013e8:	1d3c      	adds	r4, r7, #4
 80013ea:	461d      	mov	r5, r3
 80013ec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80013ee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80013f0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80013f4:	e884 0007 	stmia.w	r4, {r0, r1, r2}

                /* Calculate MIDI Note Number */
                uint8_t midi_note = ((synth.current_octave + 1) * 12) + semitones[key_index];
 80013f8:	4b2a      	ldr	r3, [pc, #168]	@ (80014a4 <GUI_HandleTouch+0x1b4>)
 80013fa:	781b      	ldrb	r3, [r3, #0]
 80013fc:	3301      	adds	r3, #1
 80013fe:	b2db      	uxtb	r3, r3
 8001400:	461a      	mov	r2, r3
 8001402:	0052      	lsls	r2, r2, #1
 8001404:	4413      	add	r3, r2
 8001406:	009b      	lsls	r3, r3, #2
 8001408:	b2da      	uxtb	r2, r3
 800140a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800140c:	009b      	lsls	r3, r3, #2
 800140e:	3340      	adds	r3, #64	@ 0x40
 8001410:	443b      	add	r3, r7
 8001412:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8001416:	b2db      	uxtb	r3, r3
 8001418:	4413      	add	r3, r2
 800141a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

                /* Calculate frequency and play note */
                float freq = MIDINoteToFrequency(midi_note);
 800141e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001422:	4618      	mov	r0, r3
 8001424:	f000 f842 	bl	80014ac <MIDINoteToFrequency>
 8001428:	ee07 0a90 	vmov	s15, r0
 800142c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001430:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
                /* Audio Enigne func */

                /* Highlight pressed key */
                BSP_LCD_SetTextColor(LCD_COLOR_YELLOW);
 8001434:	f06f 00ff 	mvn.w	r0, #255	@ 0xff
 8001438:	f002 f8aa 	bl	8003590 <BSP_LCD_SetTextColor>
                BSP_LCD_FillRect(1 + (key_index * key_width), Y_PIANO_KEYS, key_width, H_PIANO_KEYS);
 800143c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800143e:	b29a      	uxth	r2, r3
 8001440:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001442:	b29b      	uxth	r3, r3
 8001444:	fb12 f303 	smulbb	r3, r2, r3
 8001448:	b29b      	uxth	r3, r3
 800144a:	3301      	adds	r3, #1
 800144c:	b298      	uxth	r0, r3
 800144e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001450:	b29a      	uxth	r2, r3
 8001452:	23aa      	movs	r3, #170	@ 0xaa
 8001454:	2196      	movs	r1, #150	@ 0x96
 8001456:	f002 fac3 	bl	80039e0 <BSP_LCD_FillRect>

                /* Hold the note */
                do {
                    BSP_TS_GetState(&TS_State);
 800145a:	f107 0320 	add.w	r3, r7, #32
 800145e:	4618      	mov	r0, r3
 8001460:	f002 ff1a 	bl	8004298 <BSP_TS_GetState>
                    HAL_Delay(5);
 8001464:	2005      	movs	r0, #5
 8001466:	f002 ffc5 	bl	80043f4 <HAL_Delay>
                } while(TS_State.TouchDetected);
 800146a:	8c3b      	ldrh	r3, [r7, #32]
 800146c:	2b00      	cmp	r3, #0
 800146e:	d1f4      	bne.n	800145a <GUI_HandleTouch+0x16a>

                /* Stop the note */
                /* Audio Engine func */

                /* Remove visual highlight */
                BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 8001470:	f04f 30ff 	mov.w	r0, #4294967295
 8001474:	f002 f88c 	bl	8003590 <BSP_LCD_SetTextColor>
                BSP_LCD_FillRect(1 + (key_index * key_width) + 1, Y_PIANO_KEYS + 1, key_width - 2, H_PIANO_KEYS - 2);
 8001478:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800147a:	b29a      	uxth	r2, r3
 800147c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800147e:	b29b      	uxth	r3, r3
 8001480:	fb12 f303 	smulbb	r3, r2, r3
 8001484:	b29b      	uxth	r3, r3
 8001486:	3302      	adds	r3, #2
 8001488:	b298      	uxth	r0, r3
 800148a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800148c:	b29b      	uxth	r3, r3
 800148e:	3b02      	subs	r3, #2
 8001490:	b29a      	uxth	r2, r3
 8001492:	23a8      	movs	r3, #168	@ 0xa8
 8001494:	2197      	movs	r1, #151	@ 0x97
 8001496:	f002 faa3 	bl	80039e0 <BSP_LCD_FillRect>

                /* Restore grid */
                GUI_DrawInterface();
 800149a:	f7ff fe4b 	bl	8001134 <GUI_DrawInterface>
            }
        }
    }
}
 800149e:	3740      	adds	r7, #64	@ 0x40
 80014a0:	46bd      	mov	sp, r7
 80014a2:	bdb0      	pop	{r4, r5, r7, pc}
 80014a4:	20000000 	.word	0x20000000
 80014a8:	08010b8c 	.word	0x08010b8c

080014ac <MIDINoteToFrequency>:
void I2C3_ClearBusyFlagErratum(void);
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
float MIDINoteToFrequency(uint8_t note){
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b082      	sub	sp, #8
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	4603      	mov	r3, r0
 80014b4:	71fb      	strb	r3, [r7, #7]
	return 440.0f*powf(2.0f, (note - 69.0f)/12.0f);
 80014b6:	79fb      	ldrb	r3, [r7, #7]
 80014b8:	ee07 3a90 	vmov	s15, r3
 80014bc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014c0:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 80014f4 <MIDINoteToFrequency+0x48>
 80014c4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80014c8:	eef2 6a08 	vmov.f32	s13, #40	@ 0x41400000  12.0
 80014cc:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80014d0:	eef0 0a47 	vmov.f32	s1, s14
 80014d4:	eeb0 0a00 	vmov.f32	s0, #0	@ 0x40000000  2.0
 80014d8:	f00d f8ce 	bl	800e678 <powf>
 80014dc:	eef0 7a40 	vmov.f32	s15, s0
 80014e0:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 80014f8 <MIDINoteToFrequency+0x4c>
 80014e4:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 80014e8:	eeb0 0a67 	vmov.f32	s0, s15
 80014ec:	3708      	adds	r7, #8
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bd80      	pop	{r7, pc}
 80014f2:	bf00      	nop
 80014f4:	428a0000 	.word	0x428a0000
 80014f8:	43dc0000 	.word	0x43dc0000

080014fc <_write>:

int _write(int file, char *ptr, int len) {
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b084      	sub	sp, #16
 8001500:	af00      	add	r7, sp, #0
 8001502:	60f8      	str	r0, [r7, #12]
 8001504:	60b9      	str	r1, [r7, #8]
 8001506:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t *)ptr, len, HAL_MAX_DELAY);
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	b29a      	uxth	r2, r3
 800150c:	f04f 33ff 	mov.w	r3, #4294967295
 8001510:	68b9      	ldr	r1, [r7, #8]
 8001512:	4804      	ldr	r0, [pc, #16]	@ (8001524 <_write+0x28>)
 8001514:	f009 f856 	bl	800a5c4 <HAL_UART_Transmit>
    return len;
 8001518:	687b      	ldr	r3, [r7, #4]
}
 800151a:	4618      	mov	r0, r3
 800151c:	3710      	adds	r7, #16
 800151e:	46bd      	mov	sp, r7
 8001520:	bd80      	pop	{r7, pc}
 8001522:	bf00      	nop
 8001524:	200006ec 	.word	0x200006ec

08001528 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800152c:	f002 fef0 	bl	8004310 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001530:	f000 f824 	bl	800157c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001534:	f000 fab0 	bl	8001a98 <MX_GPIO_Init>
  MX_DMA_Init();
 8001538:	f000 fa3e 	bl	80019b8 <MX_DMA_Init>
  MX_DAC_Init();
 800153c:	f000 f888 	bl	8001650 <MX_DAC_Init>
  MX_TIM6_Init();
 8001540:	f000 f9da 	bl	80018f8 <MX_TIM6_Init>
  MX_USART1_UART_Init();
 8001544:	f000 fa0e 	bl	8001964 <MX_USART1_UART_Init>
  MX_DMA2D_Init();
 8001548:	f000 f8ac 	bl	80016a4 <MX_DMA2D_Init>
  MX_FMC_Init();
 800154c:	f000 fa54 	bl	80019f8 <MX_FMC_Init>
  MX_I2C3_Init();
 8001550:	f000 f8da 	bl	8001708 <MX_I2C3_Init>
  MX_LTDC_Init();
 8001554:	f000 f918 	bl	8001788 <MX_LTDC_Init>
  MX_USB_DEVICE_Init();
 8001558:	f00c fc46 	bl	800dde8 <MX_USB_DEVICE_Init>
  MX_SPI5_Init();
 800155c:	f000 f996 	bl	800188c <MX_SPI5_Init>
  /* USER CODE BEGIN 2 */
  AudioEngine_Init();
 8001560:	f7ff fb62 	bl	8000c28 <AudioEngine_Init>
  AudioEngine_SetWaveType(TRIANGLE_WAVE);
 8001564:	2003      	movs	r0, #3
 8001566:	f7ff fc67 	bl	8000e38 <AudioEngine_SetWaveType>
  GUI_Init();
 800156a:	f7ff fd9d 	bl	80010a8 <GUI_Init>
    while (1)
    {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    	GUI_HandleTouch();
 800156e:	f7ff febf 	bl	80012f0 <GUI_HandleTouch>
    	PlayDemo();
 8001572:	f000 fba1 	bl	8001cb8 <PlayDemo>
    {
 8001576:	bf00      	nop
 8001578:	e7f9      	b.n	800156e <main+0x46>
	...

0800157c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b094      	sub	sp, #80	@ 0x50
 8001580:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001582:	f107 0320 	add.w	r3, r7, #32
 8001586:	2230      	movs	r2, #48	@ 0x30
 8001588:	2100      	movs	r1, #0
 800158a:	4618      	mov	r0, r3
 800158c:	f00e fb2a 	bl	800fbe4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001590:	f107 030c 	add.w	r3, r7, #12
 8001594:	2200      	movs	r2, #0
 8001596:	601a      	str	r2, [r3, #0]
 8001598:	605a      	str	r2, [r3, #4]
 800159a:	609a      	str	r2, [r3, #8]
 800159c:	60da      	str	r2, [r3, #12]
 800159e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80015a0:	2300      	movs	r3, #0
 80015a2:	60bb      	str	r3, [r7, #8]
 80015a4:	4b28      	ldr	r3, [pc, #160]	@ (8001648 <SystemClock_Config+0xcc>)
 80015a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015a8:	4a27      	ldr	r2, [pc, #156]	@ (8001648 <SystemClock_Config+0xcc>)
 80015aa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80015ae:	6413      	str	r3, [r2, #64]	@ 0x40
 80015b0:	4b25      	ldr	r3, [pc, #148]	@ (8001648 <SystemClock_Config+0xcc>)
 80015b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015b8:	60bb      	str	r3, [r7, #8]
 80015ba:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80015bc:	2300      	movs	r3, #0
 80015be:	607b      	str	r3, [r7, #4]
 80015c0:	4b22      	ldr	r3, [pc, #136]	@ (800164c <SystemClock_Config+0xd0>)
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	4a21      	ldr	r2, [pc, #132]	@ (800164c <SystemClock_Config+0xd0>)
 80015c6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80015ca:	6013      	str	r3, [r2, #0]
 80015cc:	4b1f      	ldr	r3, [pc, #124]	@ (800164c <SystemClock_Config+0xd0>)
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80015d4:	607b      	str	r3, [r7, #4]
 80015d6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80015d8:	2301      	movs	r3, #1
 80015da:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80015dc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80015e0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80015e2:	2302      	movs	r3, #2
 80015e4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80015e6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80015ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80015ec:	2304      	movs	r3, #4
 80015ee:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80015f0:	23a8      	movs	r3, #168	@ 0xa8
 80015f2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80015f4:	2302      	movs	r3, #2
 80015f6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80015f8:	2307      	movs	r3, #7
 80015fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015fc:	f107 0320 	add.w	r3, r7, #32
 8001600:	4618      	mov	r0, r3
 8001602:	f007 f8c5 	bl	8008790 <HAL_RCC_OscConfig>
 8001606:	4603      	mov	r3, r0
 8001608:	2b00      	cmp	r3, #0
 800160a:	d001      	beq.n	8001610 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800160c:	f000 fd40 	bl	8002090 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001610:	230f      	movs	r3, #15
 8001612:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001614:	2302      	movs	r3, #2
 8001616:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001618:	2300      	movs	r3, #0
 800161a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800161c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001620:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001622:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001626:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001628:	f107 030c 	add.w	r3, r7, #12
 800162c:	2105      	movs	r1, #5
 800162e:	4618      	mov	r0, r3
 8001630:	f007 fb26 	bl	8008c80 <HAL_RCC_ClockConfig>
 8001634:	4603      	mov	r3, r0
 8001636:	2b00      	cmp	r3, #0
 8001638:	d001      	beq.n	800163e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800163a:	f000 fd29 	bl	8002090 <Error_Handler>
  }
}
 800163e:	bf00      	nop
 8001640:	3750      	adds	r7, #80	@ 0x50
 8001642:	46bd      	mov	sp, r7
 8001644:	bd80      	pop	{r7, pc}
 8001646:	bf00      	nop
 8001648:	40023800 	.word	0x40023800
 800164c:	40007000 	.word	0x40007000

08001650 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b082      	sub	sp, #8
 8001654:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001656:	463b      	mov	r3, r7
 8001658:	2200      	movs	r2, #0
 800165a:	601a      	str	r2, [r3, #0]
 800165c:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 800165e:	4b0f      	ldr	r3, [pc, #60]	@ (800169c <MX_DAC_Init+0x4c>)
 8001660:	4a0f      	ldr	r2, [pc, #60]	@ (80016a0 <MX_DAC_Init+0x50>)
 8001662:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8001664:	480d      	ldr	r0, [pc, #52]	@ (800169c <MX_DAC_Init+0x4c>)
 8001666:	f002 fffa 	bl	800465e <HAL_DAC_Init>
 800166a:	4603      	mov	r3, r0
 800166c:	2b00      	cmp	r3, #0
 800166e:	d001      	beq.n	8001674 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8001670:	f000 fd0e 	bl	8002090 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_T6_TRGO;
 8001674:	2304      	movs	r3, #4
 8001676:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001678:	2300      	movs	r3, #0
 800167a:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 800167c:	463b      	mov	r3, r7
 800167e:	2210      	movs	r2, #16
 8001680:	4619      	mov	r1, r3
 8001682:	4806      	ldr	r0, [pc, #24]	@ (800169c <MX_DAC_Init+0x4c>)
 8001684:	f003 f8ec 	bl	8004860 <HAL_DAC_ConfigChannel>
 8001688:	4603      	mov	r3, r0
 800168a:	2b00      	cmp	r3, #0
 800168c:	d001      	beq.n	8001692 <MX_DAC_Init+0x42>
  {
    Error_Handler();
 800168e:	f000 fcff 	bl	8002090 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8001692:	bf00      	nop
 8001694:	3708      	adds	r7, #8
 8001696:	46bd      	mov	sp, r7
 8001698:	bd80      	pop	{r7, pc}
 800169a:	bf00      	nop
 800169c:	2000049c 	.word	0x2000049c
 80016a0:	40007400 	.word	0x40007400

080016a4 <MX_DMA2D_Init>:
  * @brief DMA2D Initialization Function
  * @param None
  * @retval None
  */
static void MX_DMA2D_Init(void)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 80016a8:	4b15      	ldr	r3, [pc, #84]	@ (8001700 <MX_DMA2D_Init+0x5c>)
 80016aa:	4a16      	ldr	r2, [pc, #88]	@ (8001704 <MX_DMA2D_Init+0x60>)
 80016ac:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 80016ae:	4b14      	ldr	r3, [pc, #80]	@ (8001700 <MX_DMA2D_Init+0x5c>)
 80016b0:	2200      	movs	r2, #0
 80016b2:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 80016b4:	4b12      	ldr	r3, [pc, #72]	@ (8001700 <MX_DMA2D_Init+0x5c>)
 80016b6:	2200      	movs	r2, #0
 80016b8:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 80016ba:	4b11      	ldr	r3, [pc, #68]	@ (8001700 <MX_DMA2D_Init+0x5c>)
 80016bc:	2200      	movs	r2, #0
 80016be:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 80016c0:	4b0f      	ldr	r3, [pc, #60]	@ (8001700 <MX_DMA2D_Init+0x5c>)
 80016c2:	2200      	movs	r2, #0
 80016c4:	629a      	str	r2, [r3, #40]	@ 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 80016c6:	4b0e      	ldr	r3, [pc, #56]	@ (8001700 <MX_DMA2D_Init+0x5c>)
 80016c8:	2200      	movs	r2, #0
 80016ca:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 80016cc:	4b0c      	ldr	r3, [pc, #48]	@ (8001700 <MX_DMA2D_Init+0x5c>)
 80016ce:	2200      	movs	r2, #0
 80016d0:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 80016d2:	4b0b      	ldr	r3, [pc, #44]	@ (8001700 <MX_DMA2D_Init+0x5c>)
 80016d4:	2200      	movs	r2, #0
 80016d6:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 80016d8:	4809      	ldr	r0, [pc, #36]	@ (8001700 <MX_DMA2D_Init+0x5c>)
 80016da:	f003 fd5f 	bl	800519c <HAL_DMA2D_Init>
 80016de:	4603      	mov	r3, r0
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d001      	beq.n	80016e8 <MX_DMA2D_Init+0x44>
  {
    Error_Handler();
 80016e4:	f000 fcd4 	bl	8002090 <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 80016e8:	2101      	movs	r1, #1
 80016ea:	4805      	ldr	r0, [pc, #20]	@ (8001700 <MX_DMA2D_Init+0x5c>)
 80016ec:	f003 feb4 	bl	8005458 <HAL_DMA2D_ConfigLayer>
 80016f0:	4603      	mov	r3, r0
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d001      	beq.n	80016fa <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 80016f6:	f000 fccb 	bl	8002090 <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 80016fa:	bf00      	nop
 80016fc:	bd80      	pop	{r7, pc}
 80016fe:	bf00      	nop
 8001700:	20000510 	.word	0x20000510
 8001704:	4002b000 	.word	0x4002b000

08001708 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 800170c:	4b1b      	ldr	r3, [pc, #108]	@ (800177c <MX_I2C3_Init+0x74>)
 800170e:	4a1c      	ldr	r2, [pc, #112]	@ (8001780 <MX_I2C3_Init+0x78>)
 8001710:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8001712:	4b1a      	ldr	r3, [pc, #104]	@ (800177c <MX_I2C3_Init+0x74>)
 8001714:	4a1b      	ldr	r2, [pc, #108]	@ (8001784 <MX_I2C3_Init+0x7c>)
 8001716:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001718:	4b18      	ldr	r3, [pc, #96]	@ (800177c <MX_I2C3_Init+0x74>)
 800171a:	2200      	movs	r2, #0
 800171c:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 800171e:	4b17      	ldr	r3, [pc, #92]	@ (800177c <MX_I2C3_Init+0x74>)
 8001720:	2200      	movs	r2, #0
 8001722:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001724:	4b15      	ldr	r3, [pc, #84]	@ (800177c <MX_I2C3_Init+0x74>)
 8001726:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800172a:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800172c:	4b13      	ldr	r3, [pc, #76]	@ (800177c <MX_I2C3_Init+0x74>)
 800172e:	2200      	movs	r2, #0
 8001730:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8001732:	4b12      	ldr	r3, [pc, #72]	@ (800177c <MX_I2C3_Init+0x74>)
 8001734:	2200      	movs	r2, #0
 8001736:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001738:	4b10      	ldr	r3, [pc, #64]	@ (800177c <MX_I2C3_Init+0x74>)
 800173a:	2200      	movs	r2, #0
 800173c:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800173e:	4b0f      	ldr	r3, [pc, #60]	@ (800177c <MX_I2C3_Init+0x74>)
 8001740:	2200      	movs	r2, #0
 8001742:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001744:	480d      	ldr	r0, [pc, #52]	@ (800177c <MX_I2C3_Init+0x74>)
 8001746:	f004 fab9 	bl	8005cbc <HAL_I2C_Init>
 800174a:	4603      	mov	r3, r0
 800174c:	2b00      	cmp	r3, #0
 800174e:	d001      	beq.n	8001754 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8001750:	f000 fc9e 	bl	8002090 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001754:	2100      	movs	r1, #0
 8001756:	4809      	ldr	r0, [pc, #36]	@ (800177c <MX_I2C3_Init+0x74>)
 8001758:	f005 fad4 	bl	8006d04 <HAL_I2CEx_ConfigAnalogFilter>
 800175c:	4603      	mov	r3, r0
 800175e:	2b00      	cmp	r3, #0
 8001760:	d001      	beq.n	8001766 <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 8001762:	f000 fc95 	bl	8002090 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8001766:	2100      	movs	r1, #0
 8001768:	4804      	ldr	r0, [pc, #16]	@ (800177c <MX_I2C3_Init+0x74>)
 800176a:	f005 fb07 	bl	8006d7c <HAL_I2CEx_ConfigDigitalFilter>
 800176e:	4603      	mov	r3, r0
 8001770:	2b00      	cmp	r3, #0
 8001772:	d001      	beq.n	8001778 <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 8001774:	f000 fc8c 	bl	8002090 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001778:	bf00      	nop
 800177a:	bd80      	pop	{r7, pc}
 800177c:	20000550 	.word	0x20000550
 8001780:	40005c00 	.word	0x40005c00
 8001784:	000186a0 	.word	0x000186a0

08001788 <MX_LTDC_Init>:
  * @brief LTDC Initialization Function
  * @param None
  * @retval None
  */
static void MX_LTDC_Init(void)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	b08e      	sub	sp, #56	@ 0x38
 800178c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 800178e:	1d3b      	adds	r3, r7, #4
 8001790:	2234      	movs	r2, #52	@ 0x34
 8001792:	2100      	movs	r1, #0
 8001794:	4618      	mov	r0, r3
 8001796:	f00e fa25 	bl	800fbe4 <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 800179a:	4b3a      	ldr	r3, [pc, #232]	@ (8001884 <MX_LTDC_Init+0xfc>)
 800179c:	4a3a      	ldr	r2, [pc, #232]	@ (8001888 <MX_LTDC_Init+0x100>)
 800179e:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 80017a0:	4b38      	ldr	r3, [pc, #224]	@ (8001884 <MX_LTDC_Init+0xfc>)
 80017a2:	2200      	movs	r2, #0
 80017a4:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 80017a6:	4b37      	ldr	r3, [pc, #220]	@ (8001884 <MX_LTDC_Init+0xfc>)
 80017a8:	2200      	movs	r2, #0
 80017aa:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AH;
 80017ac:	4b35      	ldr	r3, [pc, #212]	@ (8001884 <MX_LTDC_Init+0xfc>)
 80017ae:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 80017b2:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 80017b4:	4b33      	ldr	r3, [pc, #204]	@ (8001884 <MX_LTDC_Init+0xfc>)
 80017b6:	2200      	movs	r2, #0
 80017b8:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 9;
 80017ba:	4b32      	ldr	r3, [pc, #200]	@ (8001884 <MX_LTDC_Init+0xfc>)
 80017bc:	2209      	movs	r2, #9
 80017be:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 2;
 80017c0:	4b30      	ldr	r3, [pc, #192]	@ (8001884 <MX_LTDC_Init+0xfc>)
 80017c2:	2202      	movs	r2, #2
 80017c4:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 30;
 80017c6:	4b2f      	ldr	r3, [pc, #188]	@ (8001884 <MX_LTDC_Init+0xfc>)
 80017c8:	221e      	movs	r2, #30
 80017ca:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 4;
 80017cc:	4b2d      	ldr	r3, [pc, #180]	@ (8001884 <MX_LTDC_Init+0xfc>)
 80017ce:	2204      	movs	r2, #4
 80017d0:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 280;
 80017d2:	4b2c      	ldr	r3, [pc, #176]	@ (8001884 <MX_LTDC_Init+0xfc>)
 80017d4:	f44f 728c 	mov.w	r2, #280	@ 0x118
 80017d8:	625a      	str	r2, [r3, #36]	@ 0x24
  hltdc.Init.AccumulatedActiveH = 328;
 80017da:	4b2a      	ldr	r3, [pc, #168]	@ (8001884 <MX_LTDC_Init+0xfc>)
 80017dc:	f44f 72a4 	mov.w	r2, #328	@ 0x148
 80017e0:	629a      	str	r2, [r3, #40]	@ 0x28
  hltdc.Init.TotalWidth = 280;
 80017e2:	4b28      	ldr	r3, [pc, #160]	@ (8001884 <MX_LTDC_Init+0xfc>)
 80017e4:	f44f 728c 	mov.w	r2, #280	@ 0x118
 80017e8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc.Init.TotalHeigh = 328;
 80017ea:	4b26      	ldr	r3, [pc, #152]	@ (8001884 <MX_LTDC_Init+0xfc>)
 80017ec:	f44f 72a4 	mov.w	r2, #328	@ 0x148
 80017f0:	631a      	str	r2, [r3, #48]	@ 0x30
  hltdc.Init.Backcolor.Blue = 0;
 80017f2:	4b24      	ldr	r3, [pc, #144]	@ (8001884 <MX_LTDC_Init+0xfc>)
 80017f4:	2200      	movs	r2, #0
 80017f6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hltdc.Init.Backcolor.Green = 0;
 80017fa:	4b22      	ldr	r3, [pc, #136]	@ (8001884 <MX_LTDC_Init+0xfc>)
 80017fc:	2200      	movs	r2, #0
 80017fe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  hltdc.Init.Backcolor.Red = 0;
 8001802:	4b20      	ldr	r3, [pc, #128]	@ (8001884 <MX_LTDC_Init+0xfc>)
 8001804:	2200      	movs	r2, #0
 8001806:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 800180a:	481e      	ldr	r0, [pc, #120]	@ (8001884 <MX_LTDC_Init+0xfc>)
 800180c:	f005 faf5 	bl	8006dfa <HAL_LTDC_Init>
 8001810:	4603      	mov	r3, r0
 8001812:	2b00      	cmp	r3, #0
 8001814:	d001      	beq.n	800181a <MX_LTDC_Init+0x92>
  {
    Error_Handler();
 8001816:	f000 fc3b 	bl	8002090 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 800181a:	2300      	movs	r3, #0
 800181c:	607b      	str	r3, [r7, #4]
  pLayerCfg.WindowX1 = 240;
 800181e:	23f0      	movs	r3, #240	@ 0xf0
 8001820:	60bb      	str	r3, [r7, #8]
  pLayerCfg.WindowY0 = 0;
 8001822:	2300      	movs	r3, #0
 8001824:	60fb      	str	r3, [r7, #12]
  pLayerCfg.WindowY1 = 320;
 8001826:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 800182a:	613b      	str	r3, [r7, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 800182c:	2302      	movs	r3, #2
 800182e:	617b      	str	r3, [r7, #20]
  pLayerCfg.Alpha = 255;
 8001830:	23ff      	movs	r3, #255	@ 0xff
 8001832:	61bb      	str	r3, [r7, #24]
  pLayerCfg.Alpha0 = 0;
 8001834:	2300      	movs	r3, #0
 8001836:	61fb      	str	r3, [r7, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8001838:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800183c:	623b      	str	r3, [r7, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 800183e:	2305      	movs	r3, #5
 8001840:	627b      	str	r3, [r7, #36]	@ 0x24
  pLayerCfg.FBStartAdress = 0xD0000000;
 8001842:	f04f 4350 	mov.w	r3, #3489660928	@ 0xd0000000
 8001846:	62bb      	str	r3, [r7, #40]	@ 0x28
  pLayerCfg.ImageWidth = 240;
 8001848:	23f0      	movs	r3, #240	@ 0xf0
 800184a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pLayerCfg.ImageHeight = 320;
 800184c:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8001850:	633b      	str	r3, [r7, #48]	@ 0x30
  pLayerCfg.Backcolor.Blue = 0;
 8001852:	2300      	movs	r3, #0
 8001854:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
  pLayerCfg.Backcolor.Green = 0;
 8001858:	2300      	movs	r3, #0
 800185a:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  pLayerCfg.Backcolor.Red = 0;
 800185e:	2300      	movs	r3, #0
 8001860:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8001864:	1d3b      	adds	r3, r7, #4
 8001866:	2200      	movs	r2, #0
 8001868:	4619      	mov	r1, r3
 800186a:	4806      	ldr	r0, [pc, #24]	@ (8001884 <MX_LTDC_Init+0xfc>)
 800186c:	f005 fb62 	bl	8006f34 <HAL_LTDC_ConfigLayer>
 8001870:	4603      	mov	r3, r0
 8001872:	2b00      	cmp	r3, #0
 8001874:	d001      	beq.n	800187a <MX_LTDC_Init+0xf2>
  {
    Error_Handler();
 8001876:	f000 fc0b 	bl	8002090 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 800187a:	bf00      	nop
 800187c:	3738      	adds	r7, #56	@ 0x38
 800187e:	46bd      	mov	sp, r7
 8001880:	bd80      	pop	{r7, pc}
 8001882:	bf00      	nop
 8001884:	200005a4 	.word	0x200005a4
 8001888:	40016800 	.word	0x40016800

0800188c <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 8001890:	4b17      	ldr	r3, [pc, #92]	@ (80018f0 <MX_SPI5_Init+0x64>)
 8001892:	4a18      	ldr	r2, [pc, #96]	@ (80018f4 <MX_SPI5_Init+0x68>)
 8001894:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8001896:	4b16      	ldr	r3, [pc, #88]	@ (80018f0 <MX_SPI5_Init+0x64>)
 8001898:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800189c:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 800189e:	4b14      	ldr	r3, [pc, #80]	@ (80018f0 <MX_SPI5_Init+0x64>)
 80018a0:	2200      	movs	r2, #0
 80018a2:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 80018a4:	4b12      	ldr	r3, [pc, #72]	@ (80018f0 <MX_SPI5_Init+0x64>)
 80018a6:	2200      	movs	r2, #0
 80018a8:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 80018aa:	4b11      	ldr	r3, [pc, #68]	@ (80018f0 <MX_SPI5_Init+0x64>)
 80018ac:	2200      	movs	r2, #0
 80018ae:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 80018b0:	4b0f      	ldr	r3, [pc, #60]	@ (80018f0 <MX_SPI5_Init+0x64>)
 80018b2:	2200      	movs	r2, #0
 80018b4:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 80018b6:	4b0e      	ldr	r3, [pc, #56]	@ (80018f0 <MX_SPI5_Init+0x64>)
 80018b8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80018bc:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80018be:	4b0c      	ldr	r3, [pc, #48]	@ (80018f0 <MX_SPI5_Init+0x64>)
 80018c0:	2218      	movs	r2, #24
 80018c2:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80018c4:	4b0a      	ldr	r3, [pc, #40]	@ (80018f0 <MX_SPI5_Init+0x64>)
 80018c6:	2200      	movs	r2, #0
 80018c8:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 80018ca:	4b09      	ldr	r3, [pc, #36]	@ (80018f0 <MX_SPI5_Init+0x64>)
 80018cc:	2200      	movs	r2, #0
 80018ce:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80018d0:	4b07      	ldr	r3, [pc, #28]	@ (80018f0 <MX_SPI5_Init+0x64>)
 80018d2:	2200      	movs	r2, #0
 80018d4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 10;
 80018d6:	4b06      	ldr	r3, [pc, #24]	@ (80018f0 <MX_SPI5_Init+0x64>)
 80018d8:	220a      	movs	r2, #10
 80018da:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 80018dc:	4804      	ldr	r0, [pc, #16]	@ (80018f0 <MX_SPI5_Init+0x64>)
 80018de:	f007 fe40 	bl	8009562 <HAL_SPI_Init>
 80018e2:	4603      	mov	r3, r0
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d001      	beq.n	80018ec <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 80018e8:	f000 fbd2 	bl	8002090 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 80018ec:	bf00      	nop
 80018ee:	bd80      	pop	{r7, pc}
 80018f0:	2000064c 	.word	0x2000064c
 80018f4:	40015000 	.word	0x40015000

080018f8 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b082      	sub	sp, #8
 80018fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018fe:	463b      	mov	r3, r7
 8001900:	2200      	movs	r2, #0
 8001902:	601a      	str	r2, [r3, #0]
 8001904:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001906:	4b15      	ldr	r3, [pc, #84]	@ (800195c <MX_TIM6_Init+0x64>)
 8001908:	4a15      	ldr	r2, [pc, #84]	@ (8001960 <MX_TIM6_Init+0x68>)
 800190a:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0;
 800190c:	4b13      	ldr	r3, [pc, #76]	@ (800195c <MX_TIM6_Init+0x64>)
 800190e:	2200      	movs	r2, #0
 8001910:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001912:	4b12      	ldr	r3, [pc, #72]	@ (800195c <MX_TIM6_Init+0x64>)
 8001914:	2200      	movs	r2, #0
 8001916:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1904;
 8001918:	4b10      	ldr	r3, [pc, #64]	@ (800195c <MX_TIM6_Init+0x64>)
 800191a:	f44f 62ee 	mov.w	r2, #1904	@ 0x770
 800191e:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001920:	4b0e      	ldr	r3, [pc, #56]	@ (800195c <MX_TIM6_Init+0x64>)
 8001922:	2200      	movs	r2, #0
 8001924:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001926:	480d      	ldr	r0, [pc, #52]	@ (800195c <MX_TIM6_Init+0x64>)
 8001928:	f008 fc22 	bl	800a170 <HAL_TIM_Base_Init>
 800192c:	4603      	mov	r3, r0
 800192e:	2b00      	cmp	r3, #0
 8001930:	d001      	beq.n	8001936 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8001932:	f000 fbad 	bl	8002090 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001936:	2320      	movs	r3, #32
 8001938:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800193a:	2300      	movs	r3, #0
 800193c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800193e:	463b      	mov	r3, r7
 8001940:	4619      	mov	r1, r3
 8001942:	4806      	ldr	r0, [pc, #24]	@ (800195c <MX_TIM6_Init+0x64>)
 8001944:	f008 fd72 	bl	800a42c <HAL_TIMEx_MasterConfigSynchronization>
 8001948:	4603      	mov	r3, r0
 800194a:	2b00      	cmp	r3, #0
 800194c:	d001      	beq.n	8001952 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 800194e:	f000 fb9f 	bl	8002090 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001952:	bf00      	nop
 8001954:	3708      	adds	r7, #8
 8001956:	46bd      	mov	sp, r7
 8001958:	bd80      	pop	{r7, pc}
 800195a:	bf00      	nop
 800195c:	200006a4 	.word	0x200006a4
 8001960:	40001000 	.word	0x40001000

08001964 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001968:	4b11      	ldr	r3, [pc, #68]	@ (80019b0 <MX_USART1_UART_Init+0x4c>)
 800196a:	4a12      	ldr	r2, [pc, #72]	@ (80019b4 <MX_USART1_UART_Init+0x50>)
 800196c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800196e:	4b10      	ldr	r3, [pc, #64]	@ (80019b0 <MX_USART1_UART_Init+0x4c>)
 8001970:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001974:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001976:	4b0e      	ldr	r3, [pc, #56]	@ (80019b0 <MX_USART1_UART_Init+0x4c>)
 8001978:	2200      	movs	r2, #0
 800197a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800197c:	4b0c      	ldr	r3, [pc, #48]	@ (80019b0 <MX_USART1_UART_Init+0x4c>)
 800197e:	2200      	movs	r2, #0
 8001980:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001982:	4b0b      	ldr	r3, [pc, #44]	@ (80019b0 <MX_USART1_UART_Init+0x4c>)
 8001984:	2200      	movs	r2, #0
 8001986:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001988:	4b09      	ldr	r3, [pc, #36]	@ (80019b0 <MX_USART1_UART_Init+0x4c>)
 800198a:	220c      	movs	r2, #12
 800198c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800198e:	4b08      	ldr	r3, [pc, #32]	@ (80019b0 <MX_USART1_UART_Init+0x4c>)
 8001990:	2200      	movs	r2, #0
 8001992:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001994:	4b06      	ldr	r3, [pc, #24]	@ (80019b0 <MX_USART1_UART_Init+0x4c>)
 8001996:	2200      	movs	r2, #0
 8001998:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800199a:	4805      	ldr	r0, [pc, #20]	@ (80019b0 <MX_USART1_UART_Init+0x4c>)
 800199c:	f008 fdc2 	bl	800a524 <HAL_UART_Init>
 80019a0:	4603      	mov	r3, r0
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d001      	beq.n	80019aa <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80019a6:	f000 fb73 	bl	8002090 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80019aa:	bf00      	nop
 80019ac:	bd80      	pop	{r7, pc}
 80019ae:	bf00      	nop
 80019b0:	200006ec 	.word	0x200006ec
 80019b4:	40011000 	.word	0x40011000

080019b8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b082      	sub	sp, #8
 80019bc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80019be:	2300      	movs	r3, #0
 80019c0:	607b      	str	r3, [r7, #4]
 80019c2:	4b0c      	ldr	r3, [pc, #48]	@ (80019f4 <MX_DMA_Init+0x3c>)
 80019c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019c6:	4a0b      	ldr	r2, [pc, #44]	@ (80019f4 <MX_DMA_Init+0x3c>)
 80019c8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80019cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80019ce:	4b09      	ldr	r3, [pc, #36]	@ (80019f4 <MX_DMA_Init+0x3c>)
 80019d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019d2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80019d6:	607b      	str	r3, [r7, #4]
 80019d8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 80019da:	2200      	movs	r2, #0
 80019dc:	2100      	movs	r1, #0
 80019de:	2011      	movs	r0, #17
 80019e0:	f002 fe07 	bl	80045f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 80019e4:	2011      	movs	r0, #17
 80019e6:	f002 fe20 	bl	800462a <HAL_NVIC_EnableIRQ>

}
 80019ea:	bf00      	nop
 80019ec:	3708      	adds	r7, #8
 80019ee:	46bd      	mov	sp, r7
 80019f0:	bd80      	pop	{r7, pc}
 80019f2:	bf00      	nop
 80019f4:	40023800 	.word	0x40023800

080019f8 <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b088      	sub	sp, #32
 80019fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 80019fe:	1d3b      	adds	r3, r7, #4
 8001a00:	2200      	movs	r2, #0
 8001a02:	601a      	str	r2, [r3, #0]
 8001a04:	605a      	str	r2, [r3, #4]
 8001a06:	609a      	str	r2, [r3, #8]
 8001a08:	60da      	str	r2, [r3, #12]
 8001a0a:	611a      	str	r2, [r3, #16]
 8001a0c:	615a      	str	r2, [r3, #20]
 8001a0e:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8001a10:	4b1f      	ldr	r3, [pc, #124]	@ (8001a90 <MX_FMC_Init+0x98>)
 8001a12:	4a20      	ldr	r2, [pc, #128]	@ (8001a94 <MX_FMC_Init+0x9c>)
 8001a14:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK2;
 8001a16:	4b1e      	ldr	r3, [pc, #120]	@ (8001a90 <MX_FMC_Init+0x98>)
 8001a18:	2201      	movs	r2, #1
 8001a1a:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8001a1c:	4b1c      	ldr	r3, [pc, #112]	@ (8001a90 <MX_FMC_Init+0x98>)
 8001a1e:	2200      	movs	r2, #0
 8001a20:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_13;
 8001a22:	4b1b      	ldr	r3, [pc, #108]	@ (8001a90 <MX_FMC_Init+0x98>)
 8001a24:	2208      	movs	r2, #8
 8001a26:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8001a28:	4b19      	ldr	r3, [pc, #100]	@ (8001a90 <MX_FMC_Init+0x98>)
 8001a2a:	2210      	movs	r2, #16
 8001a2c:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8001a2e:	4b18      	ldr	r3, [pc, #96]	@ (8001a90 <MX_FMC_Init+0x98>)
 8001a30:	2240      	movs	r2, #64	@ 0x40
 8001a32:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 8001a34:	4b16      	ldr	r3, [pc, #88]	@ (8001a90 <MX_FMC_Init+0x98>)
 8001a36:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8001a3a:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8001a3c:	4b14      	ldr	r3, [pc, #80]	@ (8001a90 <MX_FMC_Init+0x98>)
 8001a3e:	2200      	movs	r2, #0
 8001a40:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 8001a42:	4b13      	ldr	r3, [pc, #76]	@ (8001a90 <MX_FMC_Init+0x98>)
 8001a44:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001a48:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 8001a4a:	4b11      	ldr	r3, [pc, #68]	@ (8001a90 <MX_FMC_Init+0x98>)
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	625a      	str	r2, [r3, #36]	@ 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_1;
 8001a50:	4b0f      	ldr	r3, [pc, #60]	@ (8001a90 <MX_FMC_Init+0x98>)
 8001a52:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001a56:	629a      	str	r2, [r3, #40]	@ 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 8001a58:	2302      	movs	r3, #2
 8001a5a:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
 8001a5c:	2307      	movs	r3, #7
 8001a5e:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
 8001a60:	2304      	movs	r3, #4
 8001a62:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 7;
 8001a64:	2307      	movs	r3, #7
 8001a66:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 3;
 8001a68:	2303      	movs	r3, #3
 8001a6a:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 8001a6c:	2302      	movs	r3, #2
 8001a6e:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 8001a70:	2302      	movs	r3, #2
 8001a72:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8001a74:	1d3b      	adds	r3, r7, #4
 8001a76:	4619      	mov	r1, r3
 8001a78:	4805      	ldr	r0, [pc, #20]	@ (8001a90 <MX_FMC_Init+0x98>)
 8001a7a:	f007 fce1 	bl	8009440 <HAL_SDRAM_Init>
 8001a7e:	4603      	mov	r3, r0
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d001      	beq.n	8001a88 <MX_FMC_Init+0x90>
  {
    Error_Handler( );
 8001a84:	f000 fb04 	bl	8002090 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8001a88:	bf00      	nop
 8001a8a:	3720      	adds	r7, #32
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	bd80      	pop	{r7, pc}
 8001a90:	20000734 	.word	0x20000734
 8001a94:	a0000140 	.word	0xa0000140

08001a98 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b08e      	sub	sp, #56	@ 0x38
 8001a9c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a9e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	601a      	str	r2, [r3, #0]
 8001aa6:	605a      	str	r2, [r3, #4]
 8001aa8:	609a      	str	r2, [r3, #8]
 8001aaa:	60da      	str	r2, [r3, #12]
 8001aac:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001aae:	2300      	movs	r3, #0
 8001ab0:	623b      	str	r3, [r7, #32]
 8001ab2:	4b7b      	ldr	r3, [pc, #492]	@ (8001ca0 <MX_GPIO_Init+0x208>)
 8001ab4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ab6:	4a7a      	ldr	r2, [pc, #488]	@ (8001ca0 <MX_GPIO_Init+0x208>)
 8001ab8:	f043 0304 	orr.w	r3, r3, #4
 8001abc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001abe:	4b78      	ldr	r3, [pc, #480]	@ (8001ca0 <MX_GPIO_Init+0x208>)
 8001ac0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ac2:	f003 0304 	and.w	r3, r3, #4
 8001ac6:	623b      	str	r3, [r7, #32]
 8001ac8:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001aca:	2300      	movs	r3, #0
 8001acc:	61fb      	str	r3, [r7, #28]
 8001ace:	4b74      	ldr	r3, [pc, #464]	@ (8001ca0 <MX_GPIO_Init+0x208>)
 8001ad0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ad2:	4a73      	ldr	r2, [pc, #460]	@ (8001ca0 <MX_GPIO_Init+0x208>)
 8001ad4:	f043 0320 	orr.w	r3, r3, #32
 8001ad8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ada:	4b71      	ldr	r3, [pc, #452]	@ (8001ca0 <MX_GPIO_Init+0x208>)
 8001adc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ade:	f003 0320 	and.w	r3, r3, #32
 8001ae2:	61fb      	str	r3, [r7, #28]
 8001ae4:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	61bb      	str	r3, [r7, #24]
 8001aea:	4b6d      	ldr	r3, [pc, #436]	@ (8001ca0 <MX_GPIO_Init+0x208>)
 8001aec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aee:	4a6c      	ldr	r2, [pc, #432]	@ (8001ca0 <MX_GPIO_Init+0x208>)
 8001af0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001af4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001af6:	4b6a      	ldr	r3, [pc, #424]	@ (8001ca0 <MX_GPIO_Init+0x208>)
 8001af8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001afa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001afe:	61bb      	str	r3, [r7, #24]
 8001b00:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b02:	2300      	movs	r3, #0
 8001b04:	617b      	str	r3, [r7, #20]
 8001b06:	4b66      	ldr	r3, [pc, #408]	@ (8001ca0 <MX_GPIO_Init+0x208>)
 8001b08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b0a:	4a65      	ldr	r2, [pc, #404]	@ (8001ca0 <MX_GPIO_Init+0x208>)
 8001b0c:	f043 0301 	orr.w	r3, r3, #1
 8001b10:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b12:	4b63      	ldr	r3, [pc, #396]	@ (8001ca0 <MX_GPIO_Init+0x208>)
 8001b14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b16:	f003 0301 	and.w	r3, r3, #1
 8001b1a:	617b      	str	r3, [r7, #20]
 8001b1c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b1e:	2300      	movs	r3, #0
 8001b20:	613b      	str	r3, [r7, #16]
 8001b22:	4b5f      	ldr	r3, [pc, #380]	@ (8001ca0 <MX_GPIO_Init+0x208>)
 8001b24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b26:	4a5e      	ldr	r2, [pc, #376]	@ (8001ca0 <MX_GPIO_Init+0x208>)
 8001b28:	f043 0302 	orr.w	r3, r3, #2
 8001b2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b2e:	4b5c      	ldr	r3, [pc, #368]	@ (8001ca0 <MX_GPIO_Init+0x208>)
 8001b30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b32:	f003 0302 	and.w	r3, r3, #2
 8001b36:	613b      	str	r3, [r7, #16]
 8001b38:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	60fb      	str	r3, [r7, #12]
 8001b3e:	4b58      	ldr	r3, [pc, #352]	@ (8001ca0 <MX_GPIO_Init+0x208>)
 8001b40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b42:	4a57      	ldr	r2, [pc, #348]	@ (8001ca0 <MX_GPIO_Init+0x208>)
 8001b44:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001b48:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b4a:	4b55      	ldr	r3, [pc, #340]	@ (8001ca0 <MX_GPIO_Init+0x208>)
 8001b4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b4e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001b52:	60fb      	str	r3, [r7, #12]
 8001b54:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001b56:	2300      	movs	r3, #0
 8001b58:	60bb      	str	r3, [r7, #8]
 8001b5a:	4b51      	ldr	r3, [pc, #324]	@ (8001ca0 <MX_GPIO_Init+0x208>)
 8001b5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b5e:	4a50      	ldr	r2, [pc, #320]	@ (8001ca0 <MX_GPIO_Init+0x208>)
 8001b60:	f043 0310 	orr.w	r3, r3, #16
 8001b64:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b66:	4b4e      	ldr	r3, [pc, #312]	@ (8001ca0 <MX_GPIO_Init+0x208>)
 8001b68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b6a:	f003 0310 	and.w	r3, r3, #16
 8001b6e:	60bb      	str	r3, [r7, #8]
 8001b70:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001b72:	2300      	movs	r3, #0
 8001b74:	607b      	str	r3, [r7, #4]
 8001b76:	4b4a      	ldr	r3, [pc, #296]	@ (8001ca0 <MX_GPIO_Init+0x208>)
 8001b78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b7a:	4a49      	ldr	r2, [pc, #292]	@ (8001ca0 <MX_GPIO_Init+0x208>)
 8001b7c:	f043 0308 	orr.w	r3, r3, #8
 8001b80:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b82:	4b47      	ldr	r3, [pc, #284]	@ (8001ca0 <MX_GPIO_Init+0x208>)
 8001b84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b86:	f003 0308 	and.w	r3, r3, #8
 8001b8a:	607b      	str	r3, [r7, #4]
 8001b8c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin, GPIO_PIN_RESET);
 8001b8e:	2200      	movs	r2, #0
 8001b90:	2116      	movs	r1, #22
 8001b92:	4844      	ldr	r0, [pc, #272]	@ (8001ca4 <MX_GPIO_Init+0x20c>)
 8001b94:	f004 f85e 	bl	8005c54 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACP_RST_GPIO_Port, ACP_RST_Pin, GPIO_PIN_RESET);
 8001b98:	2200      	movs	r2, #0
 8001b9a:	2180      	movs	r1, #128	@ 0x80
 8001b9c:	4842      	ldr	r0, [pc, #264]	@ (8001ca8 <MX_GPIO_Init+0x210>)
 8001b9e:	f004 f859 	bl	8005c54 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RDX_Pin|WRX_DCX_Pin, GPIO_PIN_RESET);
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 8001ba8:	4840      	ldr	r0, [pc, #256]	@ (8001cac <MX_GPIO_Init+0x214>)
 8001baa:	f004 f853 	bl	8005c54 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD3_Pin|LD4_Pin, GPIO_PIN_RESET);
 8001bae:	2200      	movs	r2, #0
 8001bb0:	f44f 41c0 	mov.w	r1, #24576	@ 0x6000
 8001bb4:	483e      	ldr	r0, [pc, #248]	@ (8001cb0 <MX_GPIO_Init+0x218>)
 8001bb6:	f004 f84d 	bl	8005c54 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : NCS_MEMS_SPI_Pin CSX_Pin OTG_FS_PSO_Pin */
  GPIO_InitStruct.Pin = NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin;
 8001bba:	2316      	movs	r3, #22
 8001bbc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bbe:	2301      	movs	r3, #1
 8001bc0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bc6:	2303      	movs	r3, #3
 8001bc8:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001bca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001bce:	4619      	mov	r1, r3
 8001bd0:	4834      	ldr	r0, [pc, #208]	@ (8001ca4 <MX_GPIO_Init+0x20c>)
 8001bd2:	f003 fd6f 	bl	80056b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : B1_Pin MEMS_INT1_Pin MEMS_INT2_Pin TP_INT1_Pin */
  GPIO_InitStruct.Pin = B1_Pin|MEMS_INT1_Pin|MEMS_INT2_Pin|TP_INT1_Pin;
 8001bd6:	f248 0307 	movw	r3, #32775	@ 0x8007
 8001bda:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001bdc:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001be0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001be2:	2300      	movs	r3, #0
 8001be4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001be6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001bea:	4619      	mov	r1, r3
 8001bec:	482e      	ldr	r0, [pc, #184]	@ (8001ca8 <MX_GPIO_Init+0x210>)
 8001bee:	f003 fd61 	bl	80056b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : ACP_RST_Pin */
  GPIO_InitStruct.Pin = ACP_RST_Pin;
 8001bf2:	2380      	movs	r3, #128	@ 0x80
 8001bf4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bf6:	2301      	movs	r3, #1
 8001bf8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bfe:	2303      	movs	r3, #3
 8001c00:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(ACP_RST_GPIO_Port, &GPIO_InitStruct);
 8001c02:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c06:	4619      	mov	r1, r3
 8001c08:	4827      	ldr	r0, [pc, #156]	@ (8001ca8 <MX_GPIO_Init+0x210>)
 8001c0a:	f003 fd53 	bl	80056b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OC_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OC_Pin;
 8001c0e:	2320      	movs	r3, #32
 8001c10:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001c12:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001c16:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c18:	2300      	movs	r3, #0
 8001c1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(OTG_FS_OC_GPIO_Port, &GPIO_InitStruct);
 8001c1c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c20:	4619      	mov	r1, r3
 8001c22:	4820      	ldr	r0, [pc, #128]	@ (8001ca4 <MX_GPIO_Init+0x20c>)
 8001c24:	f003 fd46 	bl	80056b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8001c28:	2304      	movs	r3, #4
 8001c2a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c30:	2300      	movs	r3, #0
 8001c32:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8001c34:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c38:	4619      	mov	r1, r3
 8001c3a:	481e      	ldr	r0, [pc, #120]	@ (8001cb4 <MX_GPIO_Init+0x21c>)
 8001c3c:	f003 fd3a 	bl	80056b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : TE_Pin */
  GPIO_InitStruct.Pin = TE_Pin;
 8001c40:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001c44:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c46:	2300      	movs	r3, #0
 8001c48:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(TE_GPIO_Port, &GPIO_InitStruct);
 8001c4e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c52:	4619      	mov	r1, r3
 8001c54:	4815      	ldr	r0, [pc, #84]	@ (8001cac <MX_GPIO_Init+0x214>)
 8001c56:	f003 fd2d 	bl	80056b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : RDX_Pin WRX_DCX_Pin */
  GPIO_InitStruct.Pin = RDX_Pin|WRX_DCX_Pin;
 8001c5a:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8001c5e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c60:	2301      	movs	r3, #1
 8001c62:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c64:	2300      	movs	r3, #0
 8001c66:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c68:	2303      	movs	r3, #3
 8001c6a:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001c6c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c70:	4619      	mov	r1, r3
 8001c72:	480e      	ldr	r0, [pc, #56]	@ (8001cac <MX_GPIO_Init+0x214>)
 8001c74:	f003 fd1e 	bl	80056b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD4_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD4_Pin;
 8001c78:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8001c7c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c7e:	2301      	movs	r3, #1
 8001c80:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c82:	2300      	movs	r3, #0
 8001c84:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c86:	2303      	movs	r3, #3
 8001c88:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001c8a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c8e:	4619      	mov	r1, r3
 8001c90:	4807      	ldr	r0, [pc, #28]	@ (8001cb0 <MX_GPIO_Init+0x218>)
 8001c92:	f003 fd0f 	bl	80056b4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001c96:	bf00      	nop
 8001c98:	3738      	adds	r7, #56	@ 0x38
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	bd80      	pop	{r7, pc}
 8001c9e:	bf00      	nop
 8001ca0:	40023800 	.word	0x40023800
 8001ca4:	40020800 	.word	0x40020800
 8001ca8:	40020000 	.word	0x40020000
 8001cac:	40020c00 	.word	0x40020c00
 8001cb0:	40021800 	.word	0x40021800
 8001cb4:	40020400 	.word	0x40020400

08001cb8 <PlayDemo>:

/* USER CODE BEGIN 4 */

void PlayDemo(){
 8001cb8:	b590      	push	{r4, r7, lr}
 8001cba:	b087      	sub	sp, #28
 8001cbc:	af00      	add	r7, sp, #0
	if (HAL_GetTick() - last_button_check_time >= 20) {
 8001cbe:	f002 fb8d 	bl	80043dc <HAL_GetTick>
 8001cc2:	4602      	mov	r2, r0
 8001cc4:	4b72      	ldr	r3, [pc, #456]	@ (8001e90 <PlayDemo+0x1d8>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	1ad3      	subs	r3, r2, r3
 8001cca:	2b13      	cmp	r3, #19
 8001ccc:	d92d      	bls.n	8001d2a <PlayDemo+0x72>
	    last_button_check_time = HAL_GetTick();
 8001cce:	f002 fb85 	bl	80043dc <HAL_GetTick>
 8001cd2:	4603      	mov	r3, r0
 8001cd4:	4a6e      	ldr	r2, [pc, #440]	@ (8001e90 <PlayDemo+0x1d8>)
 8001cd6:	6013      	str	r3, [r2, #0]

	    if (HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == GPIO_PIN_SET) {
 8001cd8:	2101      	movs	r1, #1
 8001cda:	486e      	ldr	r0, [pc, #440]	@ (8001e94 <PlayDemo+0x1dc>)
 8001cdc:	f003 ffa2 	bl	8005c24 <HAL_GPIO_ReadPin>
 8001ce0:	4603      	mov	r3, r0
 8001ce2:	2b01      	cmp	r3, #1
 8001ce4:	d11e      	bne.n	8001d24 <PlayDemo+0x6c>
	        if (is_button_pressed == 0) {
 8001ce6:	4b6c      	ldr	r3, [pc, #432]	@ (8001e98 <PlayDemo+0x1e0>)
 8001ce8:	781b      	ldrb	r3, [r3, #0]
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d11d      	bne.n	8001d2a <PlayDemo+0x72>
	            is_button_pressed = 1;
 8001cee:	4b6a      	ldr	r3, [pc, #424]	@ (8001e98 <PlayDemo+0x1e0>)
 8001cf0:	2201      	movs	r2, #1
 8001cf2:	701a      	strb	r2, [r3, #0]
	            is_music_playing = !is_music_playing;
 8001cf4:	4b69      	ldr	r3, [pc, #420]	@ (8001e9c <PlayDemo+0x1e4>)
 8001cf6:	781b      	ldrb	r3, [r3, #0]
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	bf0c      	ite	eq
 8001cfc:	2301      	moveq	r3, #1
 8001cfe:	2300      	movne	r3, #0
 8001d00:	b2db      	uxtb	r3, r3
 8001d02:	461a      	mov	r2, r3
 8001d04:	4b65      	ldr	r3, [pc, #404]	@ (8001e9c <PlayDemo+0x1e4>)
 8001d06:	701a      	strb	r2, [r3, #0]

	            HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, is_music_playing ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8001d08:	4b64      	ldr	r3, [pc, #400]	@ (8001e9c <PlayDemo+0x1e4>)
 8001d0a:	781b      	ldrb	r3, [r3, #0]
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	bf14      	ite	ne
 8001d10:	2301      	movne	r3, #1
 8001d12:	2300      	moveq	r3, #0
 8001d14:	b2db      	uxtb	r3, r3
 8001d16:	461a      	mov	r2, r3
 8001d18:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001d1c:	4860      	ldr	r0, [pc, #384]	@ (8001ea0 <PlayDemo+0x1e8>)
 8001d1e:	f003 ff99 	bl	8005c54 <HAL_GPIO_WritePin>
 8001d22:	e002      	b.n	8001d2a <PlayDemo+0x72>
	        }
	    }
	    else {
	        is_button_pressed = 0;
 8001d24:	4b5c      	ldr	r3, [pc, #368]	@ (8001e98 <PlayDemo+0x1e0>)
 8001d26:	2200      	movs	r2, #0
 8001d28:	701a      	strb	r2, [r3, #0]
	    }
	}

	if (is_music_playing) {
 8001d2a:	4b5c      	ldr	r3, [pc, #368]	@ (8001e9c <PlayDemo+0x1e4>)
 8001d2c:	781b      	ldrb	r3, [r3, #0]
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	f000 80aa 	beq.w	8001e88 <PlayDemo+0x1d0>

	    uint8_t test_notes[] = {60, 62, 64, 65, 67, 69, 71, 72};
 8001d34:	4a5b      	ldr	r2, [pc, #364]	@ (8001ea4 <PlayDemo+0x1ec>)
 8001d36:	1d3b      	adds	r3, r7, #4
 8001d38:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001d3c:	e883 0003 	stmia.w	r3, {r0, r1}

	    for (int i = 0; i < 8; i++) {
 8001d40:	2300      	movs	r3, #0
 8001d42:	617b      	str	r3, [r7, #20]
 8001d44:	e089      	b.n	8001e5a <PlayDemo+0x1a2>

	        if (!is_music_playing) break;
 8001d46:	4b55      	ldr	r3, [pc, #340]	@ (8001e9c <PlayDemo+0x1e4>)
 8001d48:	781b      	ldrb	r3, [r3, #0]
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	f000 808a 	beq.w	8001e64 <PlayDemo+0x1ac>

	        AudioEngine_PlayNote(test_notes[i], MIDINoteToFrequency(test_notes[i]));
 8001d50:	1d3a      	adds	r2, r7, #4
 8001d52:	697b      	ldr	r3, [r7, #20]
 8001d54:	4413      	add	r3, r2
 8001d56:	781c      	ldrb	r4, [r3, #0]
 8001d58:	1d3a      	adds	r2, r7, #4
 8001d5a:	697b      	ldr	r3, [r7, #20]
 8001d5c:	4413      	add	r3, r2
 8001d5e:	781b      	ldrb	r3, [r3, #0]
 8001d60:	4618      	mov	r0, r3
 8001d62:	f7ff fba3 	bl	80014ac <MIDINoteToFrequency>
 8001d66:	eef0 7a40 	vmov.f32	s15, s0
 8001d6a:	eeb0 0a67 	vmov.f32	s0, s15
 8001d6e:	4620      	mov	r0, r4
 8001d70:	f7ff f80a 	bl	8000d88 <AudioEngine_PlayNote>

	        // Pętla trwania nuty
	        for(int k=0; k<50; k++) {
 8001d74:	2300      	movs	r3, #0
 8001d76:	613b      	str	r3, [r7, #16]
 8001d78:	e02b      	b.n	8001dd2 <PlayDemo+0x11a>
	            HAL_Delay(10);
 8001d7a:	200a      	movs	r0, #10
 8001d7c:	f002 fb3a 	bl	80043f4 <HAL_Delay>


	            if (HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == GPIO_PIN_SET) {
 8001d80:	2101      	movs	r1, #1
 8001d82:	4844      	ldr	r0, [pc, #272]	@ (8001e94 <PlayDemo+0x1dc>)
 8001d84:	f003 ff4e 	bl	8005c24 <HAL_GPIO_ReadPin>
 8001d88:	4603      	mov	r3, r0
 8001d8a:	2b01      	cmp	r3, #1
 8001d8c:	d117      	bne.n	8001dbe <PlayDemo+0x106>
	                if(is_button_pressed == 0) {
 8001d8e:	4b42      	ldr	r3, [pc, #264]	@ (8001e98 <PlayDemo+0x1e0>)
 8001d90:	781b      	ldrb	r3, [r3, #0]
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d116      	bne.n	8001dc4 <PlayDemo+0x10c>
	                    is_button_pressed = 1;
 8001d96:	4b40      	ldr	r3, [pc, #256]	@ (8001e98 <PlayDemo+0x1e0>)
 8001d98:	2201      	movs	r2, #1
 8001d9a:	701a      	strb	r2, [r3, #0]
	                    is_music_playing = 0;
 8001d9c:	4b3f      	ldr	r3, [pc, #252]	@ (8001e9c <PlayDemo+0x1e4>)
 8001d9e:	2200      	movs	r2, #0
 8001da0:	701a      	strb	r2, [r3, #0]

	                    HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8001da2:	2200      	movs	r2, #0
 8001da4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001da8:	483d      	ldr	r0, [pc, #244]	@ (8001ea0 <PlayDemo+0x1e8>)
 8001daa:	f003 ff53 	bl	8005c54 <HAL_GPIO_WritePin>
	                    AudioEngine_StopNote(test_notes[i]);
 8001dae:	1d3a      	adds	r2, r7, #4
 8001db0:	697b      	ldr	r3, [r7, #20]
 8001db2:	4413      	add	r3, r2
 8001db4:	781b      	ldrb	r3, [r3, #0]
 8001db6:	4618      	mov	r0, r3
 8001db8:	f7ff f810 	bl	8000ddc <AudioEngine_StopNote>
	                    break;
 8001dbc:	e00e      	b.n	8001ddc <PlayDemo+0x124>
	                }
	            } else {
	                 is_button_pressed = 0;
 8001dbe:	4b36      	ldr	r3, [pc, #216]	@ (8001e98 <PlayDemo+0x1e0>)
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	701a      	strb	r2, [r3, #0]
	            }

	            if (!is_music_playing) break;
 8001dc4:	4b35      	ldr	r3, [pc, #212]	@ (8001e9c <PlayDemo+0x1e4>)
 8001dc6:	781b      	ldrb	r3, [r3, #0]
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d006      	beq.n	8001dda <PlayDemo+0x122>
	        for(int k=0; k<50; k++) {
 8001dcc:	693b      	ldr	r3, [r7, #16]
 8001dce:	3301      	adds	r3, #1
 8001dd0:	613b      	str	r3, [r7, #16]
 8001dd2:	693b      	ldr	r3, [r7, #16]
 8001dd4:	2b31      	cmp	r3, #49	@ 0x31
 8001dd6:	ddd0      	ble.n	8001d7a <PlayDemo+0xc2>
 8001dd8:	e000      	b.n	8001ddc <PlayDemo+0x124>
	            if (!is_music_playing) break;
 8001dda:	bf00      	nop
	        }

	        AudioEngine_StopNote(test_notes[i]);
 8001ddc:	1d3a      	adds	r2, r7, #4
 8001dde:	697b      	ldr	r3, [r7, #20]
 8001de0:	4413      	add	r3, r2
 8001de2:	781b      	ldrb	r3, [r3, #0]
 8001de4:	4618      	mov	r0, r3
 8001de6:	f7fe fff9 	bl	8000ddc <AudioEngine_StopNote>
	        if (!is_music_playing) break;
 8001dea:	4b2c      	ldr	r3, [pc, #176]	@ (8001e9c <PlayDemo+0x1e4>)
 8001dec:	781b      	ldrb	r3, [r3, #0]
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d03a      	beq.n	8001e68 <PlayDemo+0x1b0>

	        for(int k=0; k<10; k++) {
 8001df2:	2300      	movs	r3, #0
 8001df4:	60fb      	str	r3, [r7, #12]
 8001df6:	e024      	b.n	8001e42 <PlayDemo+0x18a>
	            HAL_Delay(10);
 8001df8:	200a      	movs	r0, #10
 8001dfa:	f002 fafb 	bl	80043f4 <HAL_Delay>
	            if (HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == GPIO_PIN_SET) {
 8001dfe:	2101      	movs	r1, #1
 8001e00:	4824      	ldr	r0, [pc, #144]	@ (8001e94 <PlayDemo+0x1dc>)
 8001e02:	f003 ff0f 	bl	8005c24 <HAL_GPIO_ReadPin>
 8001e06:	4603      	mov	r3, r0
 8001e08:	2b01      	cmp	r3, #1
 8001e0a:	d110      	bne.n	8001e2e <PlayDemo+0x176>
	                 if(is_button_pressed == 0) {
 8001e0c:	4b22      	ldr	r3, [pc, #136]	@ (8001e98 <PlayDemo+0x1e0>)
 8001e0e:	781b      	ldrb	r3, [r3, #0]
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d10f      	bne.n	8001e34 <PlayDemo+0x17c>
	                    is_button_pressed = 1;
 8001e14:	4b20      	ldr	r3, [pc, #128]	@ (8001e98 <PlayDemo+0x1e0>)
 8001e16:	2201      	movs	r2, #1
 8001e18:	701a      	strb	r2, [r3, #0]
	                    is_music_playing = 0;
 8001e1a:	4b20      	ldr	r3, [pc, #128]	@ (8001e9c <PlayDemo+0x1e4>)
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	701a      	strb	r2, [r3, #0]
	                    HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8001e20:	2200      	movs	r2, #0
 8001e22:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001e26:	481e      	ldr	r0, [pc, #120]	@ (8001ea0 <PlayDemo+0x1e8>)
 8001e28:	f003 ff14 	bl	8005c54 <HAL_GPIO_WritePin>
	                    break;
 8001e2c:	e00e      	b.n	8001e4c <PlayDemo+0x194>
	                 }
	            } else {
	                 is_button_pressed = 0;
 8001e2e:	4b1a      	ldr	r3, [pc, #104]	@ (8001e98 <PlayDemo+0x1e0>)
 8001e30:	2200      	movs	r2, #0
 8001e32:	701a      	strb	r2, [r3, #0]
	            }

	            if (!is_music_playing) break;
 8001e34:	4b19      	ldr	r3, [pc, #100]	@ (8001e9c <PlayDemo+0x1e4>)
 8001e36:	781b      	ldrb	r3, [r3, #0]
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d006      	beq.n	8001e4a <PlayDemo+0x192>
	        for(int k=0; k<10; k++) {
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	3301      	adds	r3, #1
 8001e40:	60fb      	str	r3, [r7, #12]
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	2b09      	cmp	r3, #9
 8001e46:	ddd7      	ble.n	8001df8 <PlayDemo+0x140>
 8001e48:	e000      	b.n	8001e4c <PlayDemo+0x194>
	            if (!is_music_playing) break;
 8001e4a:	bf00      	nop
	        }

	        if (!is_music_playing) break;
 8001e4c:	4b13      	ldr	r3, [pc, #76]	@ (8001e9c <PlayDemo+0x1e4>)
 8001e4e:	781b      	ldrb	r3, [r3, #0]
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d00b      	beq.n	8001e6c <PlayDemo+0x1b4>
	    for (int i = 0; i < 8; i++) {
 8001e54:	697b      	ldr	r3, [r7, #20]
 8001e56:	3301      	adds	r3, #1
 8001e58:	617b      	str	r3, [r7, #20]
 8001e5a:	697b      	ldr	r3, [r7, #20]
 8001e5c:	2b07      	cmp	r3, #7
 8001e5e:	f77f af72 	ble.w	8001d46 <PlayDemo+0x8e>
 8001e62:	e004      	b.n	8001e6e <PlayDemo+0x1b6>
	        if (!is_music_playing) break;
 8001e64:	bf00      	nop
 8001e66:	e002      	b.n	8001e6e <PlayDemo+0x1b6>
	        if (!is_music_playing) break;
 8001e68:	bf00      	nop
 8001e6a:	e000      	b.n	8001e6e <PlayDemo+0x1b6>
	        if (!is_music_playing) break;
 8001e6c:	bf00      	nop
	    }

	    if(is_music_playing) HAL_Delay(500);
 8001e6e:	4b0b      	ldr	r3, [pc, #44]	@ (8001e9c <PlayDemo+0x1e4>)
 8001e70:	781b      	ldrb	r3, [r3, #0]
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d004      	beq.n	8001e80 <PlayDemo+0x1c8>
 8001e76:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001e7a:	f002 fabb 	bl	80043f4 <HAL_Delay>
	    else {
	        AudioEngine_StopNote(test_notes[0]);
	    }
	}
}
 8001e7e:	e003      	b.n	8001e88 <PlayDemo+0x1d0>
	        AudioEngine_StopNote(test_notes[0]);
 8001e80:	793b      	ldrb	r3, [r7, #4]
 8001e82:	4618      	mov	r0, r3
 8001e84:	f7fe ffaa 	bl	8000ddc <AudioEngine_StopNote>
}
 8001e88:	bf00      	nop
 8001e8a:	371c      	adds	r7, #28
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	bd90      	pop	{r4, r7, pc}
 8001e90:	2000076c 	.word	0x2000076c
 8001e94:	40020000 	.word	0x40020000
 8001e98:	20000768 	.word	0x20000768
 8001e9c:	20000770 	.word	0x20000770
 8001ea0:	40021800 	.word	0x40021800
 8001ea4:	08010bd8 	.word	0x08010bd8

08001ea8 <USBD_MIDI_OnPacketsReceived>:
  * Ta funkcja nadpisuje słabą definicję z usbd_midi.c
  * @param  data: wskaźnik do bufora z danymi
  * @param  len: długość danych w bajtach
  */
void USBD_MIDI_OnPacketsReceived(uint8_t *data, uint8_t len)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b08a      	sub	sp, #40	@ 0x28
 8001eac:	af02      	add	r7, sp, #8
 8001eae:	6078      	str	r0, [r7, #4]
 8001eb0:	460b      	mov	r3, r1
 8001eb2:	70fb      	strb	r3, [r7, #3]
  // Pakiet MIDI ma 4 bajty
  for (uint16_t i = 0; i < len; i += 4)
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	83fb      	strh	r3, [r7, #30]
 8001eb8:	e073      	b.n	8001fa2 <USBD_MIDI_OnPacketsReceived+0xfa>
  {
    uint8_t cable = data[i + 0] >> 4;     // Numer portu (kabla)
 8001eba:	8bfb      	ldrh	r3, [r7, #30]
 8001ebc:	687a      	ldr	r2, [r7, #4]
 8001ebe:	4413      	add	r3, r2
 8001ec0:	781b      	ldrb	r3, [r3, #0]
 8001ec2:	091b      	lsrs	r3, r3, #4
 8001ec4:	777b      	strb	r3, [r7, #29]
    uint8_t code = data[i + 0] & 0x0F;    // Code Index Number (CIN)
 8001ec6:	8bfb      	ldrh	r3, [r7, #30]
 8001ec8:	687a      	ldr	r2, [r7, #4]
 8001eca:	4413      	add	r3, r2
 8001ecc:	781b      	ldrb	r3, [r3, #0]
 8001ece:	f003 030f 	and.w	r3, r3, #15
 8001ed2:	773b      	strb	r3, [r7, #28]
    uint8_t message = data[i + 1] >> 4;   // Wiadomość (0x9 = Note On, 0x8 = Note Off)
 8001ed4:	8bfb      	ldrh	r3, [r7, #30]
 8001ed6:	3301      	adds	r3, #1
 8001ed8:	687a      	ldr	r2, [r7, #4]
 8001eda:	4413      	add	r3, r2
 8001edc:	781b      	ldrb	r3, [r3, #0]
 8001ede:	091b      	lsrs	r3, r3, #4
 8001ee0:	76fb      	strb	r3, [r7, #27]
    uint8_t channel = data[i + 1] & 0x0F; // Kanał MIDI
 8001ee2:	8bfb      	ldrh	r3, [r7, #30]
 8001ee4:	3301      	adds	r3, #1
 8001ee6:	687a      	ldr	r2, [r7, #4]
 8001ee8:	4413      	add	r3, r2
 8001eea:	781b      	ldrb	r3, [r3, #0]
 8001eec:	f003 030f 	and.w	r3, r3, #15
 8001ef0:	76bb      	strb	r3, [r7, #26]
    uint8_t note_num = data[i + 2];       // Pierwszy bajt danych (numer nuty)
 8001ef2:	8bfb      	ldrh	r3, [r7, #30]
 8001ef4:	3302      	adds	r3, #2
 8001ef6:	687a      	ldr	r2, [r7, #4]
 8001ef8:	4413      	add	r3, r2
 8001efa:	781b      	ldrb	r3, [r3, #0]
 8001efc:	767b      	strb	r3, [r7, #25]
    uint8_t vel = data[i + 3];         	  // Drugi bajt danych (velocity)
 8001efe:	8bfb      	ldrh	r3, [r7, #30]
 8001f00:	3303      	adds	r3, #3
 8001f02:	687a      	ldr	r2, [r7, #4]
 8001f04:	4413      	add	r3, r2
 8001f06:	781b      	ldrb	r3, [r3, #0]
 8001f08:	763b      	strb	r3, [r7, #24]

    const char* note_name =NOTE_NAMES[note_num % 12];
 8001f0a:	7e7a      	ldrb	r2, [r7, #25]
 8001f0c:	4b2a      	ldr	r3, [pc, #168]	@ (8001fb8 <USBD_MIDI_OnPacketsReceived+0x110>)
 8001f0e:	fba3 1302 	umull	r1, r3, r3, r2
 8001f12:	08d9      	lsrs	r1, r3, #3
 8001f14:	460b      	mov	r3, r1
 8001f16:	005b      	lsls	r3, r3, #1
 8001f18:	440b      	add	r3, r1
 8001f1a:	009b      	lsls	r3, r3, #2
 8001f1c:	1ad3      	subs	r3, r2, r3
 8001f1e:	b2db      	uxtb	r3, r3
 8001f20:	461a      	mov	r2, r3
 8001f22:	4b26      	ldr	r3, [pc, #152]	@ (8001fbc <USBD_MIDI_OnPacketsReceived+0x114>)
 8001f24:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f28:	617b      	str	r3, [r7, #20]
    int octave = (note_num / 12) - 1;
 8001f2a:	7e7b      	ldrb	r3, [r7, #25]
 8001f2c:	4a22      	ldr	r2, [pc, #136]	@ (8001fb8 <USBD_MIDI_OnPacketsReceived+0x110>)
 8001f2e:	fba2 2303 	umull	r2, r3, r2, r3
 8001f32:	08db      	lsrs	r3, r3, #3
 8001f34:	b2db      	uxtb	r3, r3
 8001f36:	3b01      	subs	r3, #1
 8001f38:	613b      	str	r3, [r7, #16]

    if (message == 0x09 && vel > 0) // Note On
 8001f3a:	7efb      	ldrb	r3, [r7, #27]
 8001f3c:	2b09      	cmp	r3, #9
 8001f3e:	d11a      	bne.n	8001f76 <USBD_MIDI_OnPacketsReceived+0xce>
 8001f40:	7e3b      	ldrb	r3, [r7, #24]
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d017      	beq.n	8001f76 <USBD_MIDI_OnPacketsReceived+0xce>
    {
    	float freq = MIDINoteToFrequency(note_num);
 8001f46:	7e7b      	ldrb	r3, [r7, #25]
 8001f48:	4618      	mov	r0, r3
 8001f4a:	f7ff faaf 	bl	80014ac <MIDINoteToFrequency>
 8001f4e:	ed87 0a03 	vstr	s0, [r7, #12]
    	AudioEngine_PlayNote(note_num, freq);
 8001f52:	7e7b      	ldrb	r3, [r7, #25]
 8001f54:	ed97 0a03 	vldr	s0, [r7, #12]
 8001f58:	4618      	mov	r0, r3
 8001f5a:	f7fe ff15 	bl	8000d88 <AudioEngine_PlayNote>
    	printf("[MIDI] Note On: %s%d (Note: %d) | Vel: %d | Ch: %d\r\n", note_name, octave, note_num, vel, channel);
 8001f5e:	7e79      	ldrb	r1, [r7, #25]
 8001f60:	7e3b      	ldrb	r3, [r7, #24]
 8001f62:	7eba      	ldrb	r2, [r7, #26]
 8001f64:	9201      	str	r2, [sp, #4]
 8001f66:	9300      	str	r3, [sp, #0]
 8001f68:	460b      	mov	r3, r1
 8001f6a:	693a      	ldr	r2, [r7, #16]
 8001f6c:	6979      	ldr	r1, [r7, #20]
 8001f6e:	4814      	ldr	r0, [pc, #80]	@ (8001fc0 <USBD_MIDI_OnPacketsReceived+0x118>)
 8001f70:	f00d fcce 	bl	800f910 <iprintf>
    {
 8001f74:	e012      	b.n	8001f9c <USBD_MIDI_OnPacketsReceived+0xf4>
    }
    else if (message == 0x08 || (message == 0x09 && vel == 0)) // Note Off or velocity = 0
 8001f76:	7efb      	ldrb	r3, [r7, #27]
 8001f78:	2b08      	cmp	r3, #8
 8001f7a:	d005      	beq.n	8001f88 <USBD_MIDI_OnPacketsReceived+0xe0>
 8001f7c:	7efb      	ldrb	r3, [r7, #27]
 8001f7e:	2b09      	cmp	r3, #9
 8001f80:	d10c      	bne.n	8001f9c <USBD_MIDI_OnPacketsReceived+0xf4>
 8001f82:	7e3b      	ldrb	r3, [r7, #24]
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d109      	bne.n	8001f9c <USBD_MIDI_OnPacketsReceived+0xf4>
    {
    	printf("[MIDI] Note OFF: %s%d (Note: %d)\r\n", note_name, octave, note_num);
 8001f88:	7e7b      	ldrb	r3, [r7, #25]
 8001f8a:	693a      	ldr	r2, [r7, #16]
 8001f8c:	6979      	ldr	r1, [r7, #20]
 8001f8e:	480d      	ldr	r0, [pc, #52]	@ (8001fc4 <USBD_MIDI_OnPacketsReceived+0x11c>)
 8001f90:	f00d fcbe 	bl	800f910 <iprintf>
    	AudioEngine_StopNote(note_num);
 8001f94:	7e7b      	ldrb	r3, [r7, #25]
 8001f96:	4618      	mov	r0, r3
 8001f98:	f7fe ff20 	bl	8000ddc <AudioEngine_StopNote>
  for (uint16_t i = 0; i < len; i += 4)
 8001f9c:	8bfb      	ldrh	r3, [r7, #30]
 8001f9e:	3304      	adds	r3, #4
 8001fa0:	83fb      	strh	r3, [r7, #30]
 8001fa2:	78fb      	ldrb	r3, [r7, #3]
 8001fa4:	b29b      	uxth	r3, r3
 8001fa6:	8bfa      	ldrh	r2, [r7, #30]
 8001fa8:	429a      	cmp	r2, r3
 8001faa:	d386      	bcc.n	8001eba <USBD_MIDI_OnPacketsReceived+0x12>
    }
  }
}
 8001fac:	bf00      	nop
 8001fae:	bf00      	nop
 8001fb0:	3720      	adds	r7, #32
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	bd80      	pop	{r7, pc}
 8001fb6:	bf00      	nop
 8001fb8:	aaaaaaab 	.word	0xaaaaaaab
 8001fbc:	2000003c 	.word	0x2000003c
 8001fc0:	08010be0 	.word	0x08010be0
 8001fc4:	08010c18 	.word	0x08010c18

08001fc8 <I2Cx_Write>:
  * @param  Addr: I2C device address (7-bit, left-aligned).
  * @param  Reg: Internal register address to write to.
  * @param  Value: Data value to write.
  * @retval None
  */
void I2Cx_Write(uint8_t Addr, uint8_t Reg, uint8_t Value) {
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b086      	sub	sp, #24
 8001fcc:	af04      	add	r7, sp, #16
 8001fce:	4603      	mov	r3, r0
 8001fd0:	71fb      	strb	r3, [r7, #7]
 8001fd2:	460b      	mov	r3, r1
 8001fd4:	71bb      	strb	r3, [r7, #6]
 8001fd6:	4613      	mov	r3, r2
 8001fd8:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Mem_Write(&hi2c3, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, 1000);
 8001fda:	79fb      	ldrb	r3, [r7, #7]
 8001fdc:	b299      	uxth	r1, r3
 8001fde:	79bb      	ldrb	r3, [r7, #6]
 8001fe0:	b29a      	uxth	r2, r3
 8001fe2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001fe6:	9302      	str	r3, [sp, #8]
 8001fe8:	2301      	movs	r3, #1
 8001fea:	9301      	str	r3, [sp, #4]
 8001fec:	1d7b      	adds	r3, r7, #5
 8001fee:	9300      	str	r3, [sp, #0]
 8001ff0:	2301      	movs	r3, #1
 8001ff2:	4803      	ldr	r0, [pc, #12]	@ (8002000 <I2Cx_Write+0x38>)
 8001ff4:	f003 ffa6 	bl	8005f44 <HAL_I2C_Mem_Write>
}
 8001ff8:	bf00      	nop
 8001ffa:	3708      	adds	r7, #8
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	bd80      	pop	{r7, pc}
 8002000:	20000550 	.word	0x20000550

08002004 <I2Cx_Read>:
  * @brief  Reads a single data byte from a specific register of an I2C device.
  * @param  Addr: I2C device address.
  * @param  Reg: Internal register address to read from.
  * @retval Read value (uint8_t). Returns 0 if a communication error occurs.
  */
uint8_t I2Cx_Read(uint8_t Addr, uint8_t Reg) {
 8002004:	b580      	push	{r7, lr}
 8002006:	b088      	sub	sp, #32
 8002008:	af04      	add	r7, sp, #16
 800200a:	4603      	mov	r3, r0
 800200c:	460a      	mov	r2, r1
 800200e:	71fb      	strb	r3, [r7, #7]
 8002010:	4613      	mov	r3, r2
 8002012:	71bb      	strb	r3, [r7, #6]
    uint8_t Value = 0;
 8002014:	2300      	movs	r3, #0
 8002016:	73fb      	strb	r3, [r7, #15]
    /* Check if the read operation is successful */
    if(HAL_I2C_Mem_Read(&hi2c3, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, 1000) != HAL_OK) return 0;
 8002018:	79fb      	ldrb	r3, [r7, #7]
 800201a:	b299      	uxth	r1, r3
 800201c:	79bb      	ldrb	r3, [r7, #6]
 800201e:	b29a      	uxth	r2, r3
 8002020:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002024:	9302      	str	r3, [sp, #8]
 8002026:	2301      	movs	r3, #1
 8002028:	9301      	str	r3, [sp, #4]
 800202a:	f107 030f 	add.w	r3, r7, #15
 800202e:	9300      	str	r3, [sp, #0]
 8002030:	2301      	movs	r3, #1
 8002032:	4806      	ldr	r0, [pc, #24]	@ (800204c <I2Cx_Read+0x48>)
 8002034:	f004 f880 	bl	8006138 <HAL_I2C_Mem_Read>
 8002038:	4603      	mov	r3, r0
 800203a:	2b00      	cmp	r3, #0
 800203c:	d001      	beq.n	8002042 <I2Cx_Read+0x3e>
 800203e:	2300      	movs	r3, #0
 8002040:	e000      	b.n	8002044 <I2Cx_Read+0x40>
    return Value;
 8002042:	7bfb      	ldrb	r3, [r7, #15]
}
 8002044:	4618      	mov	r0, r3
 8002046:	3710      	adds	r7, #16
 8002048:	46bd      	mov	sp, r7
 800204a:	bd80      	pop	{r7, pc}
 800204c:	20000550 	.word	0x20000550

08002050 <I2Cx_ReadBuffer>:
  * @param  Reg: Start register address to read from.
  * @param  pBuffer: Pointer to the buffer where the read data will be stored.
  * @param  Length: Number of bytes to read.
  * @retval None
  */
void I2Cx_ReadBuffer(uint8_t Addr, uint8_t Reg, uint8_t *pBuffer, uint16_t Length) {
 8002050:	b580      	push	{r7, lr}
 8002052:	b086      	sub	sp, #24
 8002054:	af04      	add	r7, sp, #16
 8002056:	603a      	str	r2, [r7, #0]
 8002058:	461a      	mov	r2, r3
 800205a:	4603      	mov	r3, r0
 800205c:	71fb      	strb	r3, [r7, #7]
 800205e:	460b      	mov	r3, r1
 8002060:	71bb      	strb	r3, [r7, #6]
 8002062:	4613      	mov	r3, r2
 8002064:	80bb      	strh	r3, [r7, #4]
    HAL_I2C_Mem_Read(&hi2c3, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, pBuffer, Length, 1000);
 8002066:	79fb      	ldrb	r3, [r7, #7]
 8002068:	b299      	uxth	r1, r3
 800206a:	79bb      	ldrb	r3, [r7, #6]
 800206c:	b29a      	uxth	r2, r3
 800206e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002072:	9302      	str	r3, [sp, #8]
 8002074:	88bb      	ldrh	r3, [r7, #4]
 8002076:	9301      	str	r3, [sp, #4]
 8002078:	683b      	ldr	r3, [r7, #0]
 800207a:	9300      	str	r3, [sp, #0]
 800207c:	2301      	movs	r3, #1
 800207e:	4803      	ldr	r0, [pc, #12]	@ (800208c <I2Cx_ReadBuffer+0x3c>)
 8002080:	f004 f85a 	bl	8006138 <HAL_I2C_Mem_Read>
}
 8002084:	bf00      	nop
 8002086:	3708      	adds	r7, #8
 8002088:	46bd      	mov	sp, r7
 800208a:	bd80      	pop	{r7, pc}
 800208c:	20000550 	.word	0x20000550

08002090 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002090:	b480      	push	{r7}
 8002092:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002094:	b672      	cpsid	i
}
 8002096:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002098:	bf00      	nop
 800209a:	e7fd      	b.n	8002098 <Error_Handler+0x8>

0800209c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	b082      	sub	sp, #8
 80020a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020a2:	2300      	movs	r3, #0
 80020a4:	607b      	str	r3, [r7, #4]
 80020a6:	4b10      	ldr	r3, [pc, #64]	@ (80020e8 <HAL_MspInit+0x4c>)
 80020a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020aa:	4a0f      	ldr	r2, [pc, #60]	@ (80020e8 <HAL_MspInit+0x4c>)
 80020ac:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80020b0:	6453      	str	r3, [r2, #68]	@ 0x44
 80020b2:	4b0d      	ldr	r3, [pc, #52]	@ (80020e8 <HAL_MspInit+0x4c>)
 80020b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020b6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80020ba:	607b      	str	r3, [r7, #4]
 80020bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80020be:	2300      	movs	r3, #0
 80020c0:	603b      	str	r3, [r7, #0]
 80020c2:	4b09      	ldr	r3, [pc, #36]	@ (80020e8 <HAL_MspInit+0x4c>)
 80020c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020c6:	4a08      	ldr	r2, [pc, #32]	@ (80020e8 <HAL_MspInit+0x4c>)
 80020c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80020cc:	6413      	str	r3, [r2, #64]	@ 0x40
 80020ce:	4b06      	ldr	r3, [pc, #24]	@ (80020e8 <HAL_MspInit+0x4c>)
 80020d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020d6:	603b      	str	r3, [r7, #0]
 80020d8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80020da:	2007      	movs	r0, #7
 80020dc:	f002 fa7e 	bl	80045dc <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80020e0:	bf00      	nop
 80020e2:	3708      	adds	r7, #8
 80020e4:	46bd      	mov	sp, r7
 80020e6:	bd80      	pop	{r7, pc}
 80020e8:	40023800 	.word	0x40023800

080020ec <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b08a      	sub	sp, #40	@ 0x28
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020f4:	f107 0314 	add.w	r3, r7, #20
 80020f8:	2200      	movs	r2, #0
 80020fa:	601a      	str	r2, [r3, #0]
 80020fc:	605a      	str	r2, [r3, #4]
 80020fe:	609a      	str	r2, [r3, #8]
 8002100:	60da      	str	r2, [r3, #12]
 8002102:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	4a30      	ldr	r2, [pc, #192]	@ (80021cc <HAL_DAC_MspInit+0xe0>)
 800210a:	4293      	cmp	r3, r2
 800210c:	d159      	bne.n	80021c2 <HAL_DAC_MspInit+0xd6>
  {
    /* USER CODE BEGIN DAC_MspInit 0 */

    /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 800210e:	2300      	movs	r3, #0
 8002110:	613b      	str	r3, [r7, #16]
 8002112:	4b2f      	ldr	r3, [pc, #188]	@ (80021d0 <HAL_DAC_MspInit+0xe4>)
 8002114:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002116:	4a2e      	ldr	r2, [pc, #184]	@ (80021d0 <HAL_DAC_MspInit+0xe4>)
 8002118:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800211c:	6413      	str	r3, [r2, #64]	@ 0x40
 800211e:	4b2c      	ldr	r3, [pc, #176]	@ (80021d0 <HAL_DAC_MspInit+0xe4>)
 8002120:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002122:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002126:	613b      	str	r3, [r7, #16]
 8002128:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800212a:	2300      	movs	r3, #0
 800212c:	60fb      	str	r3, [r7, #12]
 800212e:	4b28      	ldr	r3, [pc, #160]	@ (80021d0 <HAL_DAC_MspInit+0xe4>)
 8002130:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002132:	4a27      	ldr	r2, [pc, #156]	@ (80021d0 <HAL_DAC_MspInit+0xe4>)
 8002134:	f043 0301 	orr.w	r3, r3, #1
 8002138:	6313      	str	r3, [r2, #48]	@ 0x30
 800213a:	4b25      	ldr	r3, [pc, #148]	@ (80021d0 <HAL_DAC_MspInit+0xe4>)
 800213c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800213e:	f003 0301 	and.w	r3, r3, #1
 8002142:	60fb      	str	r3, [r7, #12]
 8002144:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA5     ------> DAC_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002146:	2320      	movs	r3, #32
 8002148:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800214a:	2303      	movs	r3, #3
 800214c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800214e:	2300      	movs	r3, #0
 8002150:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002152:	f107 0314 	add.w	r3, r7, #20
 8002156:	4619      	mov	r1, r3
 8002158:	481e      	ldr	r0, [pc, #120]	@ (80021d4 <HAL_DAC_MspInit+0xe8>)
 800215a:	f003 faab 	bl	80056b4 <HAL_GPIO_Init>

    /* DAC DMA Init */
    /* DAC2 Init */
    hdma_dac2.Instance = DMA1_Stream6;
 800215e:	4b1e      	ldr	r3, [pc, #120]	@ (80021d8 <HAL_DAC_MspInit+0xec>)
 8002160:	4a1e      	ldr	r2, [pc, #120]	@ (80021dc <HAL_DAC_MspInit+0xf0>)
 8002162:	601a      	str	r2, [r3, #0]
    hdma_dac2.Init.Channel = DMA_CHANNEL_7;
 8002164:	4b1c      	ldr	r3, [pc, #112]	@ (80021d8 <HAL_DAC_MspInit+0xec>)
 8002166:	f04f 6260 	mov.w	r2, #234881024	@ 0xe000000
 800216a:	605a      	str	r2, [r3, #4]
    hdma_dac2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800216c:	4b1a      	ldr	r3, [pc, #104]	@ (80021d8 <HAL_DAC_MspInit+0xec>)
 800216e:	2240      	movs	r2, #64	@ 0x40
 8002170:	609a      	str	r2, [r3, #8]
    hdma_dac2.Init.PeriphInc = DMA_PINC_DISABLE;
 8002172:	4b19      	ldr	r3, [pc, #100]	@ (80021d8 <HAL_DAC_MspInit+0xec>)
 8002174:	2200      	movs	r2, #0
 8002176:	60da      	str	r2, [r3, #12]
    hdma_dac2.Init.MemInc = DMA_MINC_ENABLE;
 8002178:	4b17      	ldr	r3, [pc, #92]	@ (80021d8 <HAL_DAC_MspInit+0xec>)
 800217a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800217e:	611a      	str	r2, [r3, #16]
    hdma_dac2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002180:	4b15      	ldr	r3, [pc, #84]	@ (80021d8 <HAL_DAC_MspInit+0xec>)
 8002182:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002186:	615a      	str	r2, [r3, #20]
    hdma_dac2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002188:	4b13      	ldr	r3, [pc, #76]	@ (80021d8 <HAL_DAC_MspInit+0xec>)
 800218a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800218e:	619a      	str	r2, [r3, #24]
    hdma_dac2.Init.Mode = DMA_CIRCULAR;
 8002190:	4b11      	ldr	r3, [pc, #68]	@ (80021d8 <HAL_DAC_MspInit+0xec>)
 8002192:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002196:	61da      	str	r2, [r3, #28]
    hdma_dac2.Init.Priority = DMA_PRIORITY_HIGH;
 8002198:	4b0f      	ldr	r3, [pc, #60]	@ (80021d8 <HAL_DAC_MspInit+0xec>)
 800219a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800219e:	621a      	str	r2, [r3, #32]
    hdma_dac2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80021a0:	4b0d      	ldr	r3, [pc, #52]	@ (80021d8 <HAL_DAC_MspInit+0xec>)
 80021a2:	2200      	movs	r2, #0
 80021a4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_dac2) != HAL_OK)
 80021a6:	480c      	ldr	r0, [pc, #48]	@ (80021d8 <HAL_DAC_MspInit+0xec>)
 80021a8:	f002 fc2a 	bl	8004a00 <HAL_DMA_Init>
 80021ac:	4603      	mov	r3, r0
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d001      	beq.n	80021b6 <HAL_DAC_MspInit+0xca>
    {
      Error_Handler();
 80021b2:	f7ff ff6d 	bl	8002090 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle2,hdma_dac2);
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	4a07      	ldr	r2, [pc, #28]	@ (80021d8 <HAL_DAC_MspInit+0xec>)
 80021ba:	60da      	str	r2, [r3, #12]
 80021bc:	4a06      	ldr	r2, [pc, #24]	@ (80021d8 <HAL_DAC_MspInit+0xec>)
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END DAC_MspInit 1 */

  }

}
 80021c2:	bf00      	nop
 80021c4:	3728      	adds	r7, #40	@ 0x28
 80021c6:	46bd      	mov	sp, r7
 80021c8:	bd80      	pop	{r7, pc}
 80021ca:	bf00      	nop
 80021cc:	40007400 	.word	0x40007400
 80021d0:	40023800 	.word	0x40023800
 80021d4:	40020000 	.word	0x40020000
 80021d8:	200004b0 	.word	0x200004b0
 80021dc:	400260a0 	.word	0x400260a0

080021e0 <HAL_DMA2D_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdma2d: DMA2D handle pointer
  * @retval None
  */
void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 80021e0:	b480      	push	{r7}
 80021e2:	b085      	sub	sp, #20
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
  if(hdma2d->Instance==DMA2D)
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	4a0b      	ldr	r2, [pc, #44]	@ (800221c <HAL_DMA2D_MspInit+0x3c>)
 80021ee:	4293      	cmp	r3, r2
 80021f0:	d10d      	bne.n	800220e <HAL_DMA2D_MspInit+0x2e>
  {
    /* USER CODE BEGIN DMA2D_MspInit 0 */

    /* USER CODE END DMA2D_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 80021f2:	2300      	movs	r3, #0
 80021f4:	60fb      	str	r3, [r7, #12]
 80021f6:	4b0a      	ldr	r3, [pc, #40]	@ (8002220 <HAL_DMA2D_MspInit+0x40>)
 80021f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021fa:	4a09      	ldr	r2, [pc, #36]	@ (8002220 <HAL_DMA2D_MspInit+0x40>)
 80021fc:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002200:	6313      	str	r3, [r2, #48]	@ 0x30
 8002202:	4b07      	ldr	r3, [pc, #28]	@ (8002220 <HAL_DMA2D_MspInit+0x40>)
 8002204:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002206:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800220a:	60fb      	str	r3, [r7, #12]
 800220c:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END DMA2D_MspInit 1 */

  }

}
 800220e:	bf00      	nop
 8002210:	3714      	adds	r7, #20
 8002212:	46bd      	mov	sp, r7
 8002214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002218:	4770      	bx	lr
 800221a:	bf00      	nop
 800221c:	4002b000 	.word	0x4002b000
 8002220:	40023800 	.word	0x40023800

08002224 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	b08a      	sub	sp, #40	@ 0x28
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800222c:	f107 0314 	add.w	r3, r7, #20
 8002230:	2200      	movs	r2, #0
 8002232:	601a      	str	r2, [r3, #0]
 8002234:	605a      	str	r2, [r3, #4]
 8002236:	609a      	str	r2, [r3, #8]
 8002238:	60da      	str	r2, [r3, #12]
 800223a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	4a29      	ldr	r2, [pc, #164]	@ (80022e8 <HAL_I2C_MspInit+0xc4>)
 8002242:	4293      	cmp	r3, r2
 8002244:	d14b      	bne.n	80022de <HAL_I2C_MspInit+0xba>
  {
    /* USER CODE BEGIN I2C3_MspInit 0 */

    /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002246:	2300      	movs	r3, #0
 8002248:	613b      	str	r3, [r7, #16]
 800224a:	4b28      	ldr	r3, [pc, #160]	@ (80022ec <HAL_I2C_MspInit+0xc8>)
 800224c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800224e:	4a27      	ldr	r2, [pc, #156]	@ (80022ec <HAL_I2C_MspInit+0xc8>)
 8002250:	f043 0304 	orr.w	r3, r3, #4
 8002254:	6313      	str	r3, [r2, #48]	@ 0x30
 8002256:	4b25      	ldr	r3, [pc, #148]	@ (80022ec <HAL_I2C_MspInit+0xc8>)
 8002258:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800225a:	f003 0304 	and.w	r3, r3, #4
 800225e:	613b      	str	r3, [r7, #16]
 8002260:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002262:	2300      	movs	r3, #0
 8002264:	60fb      	str	r3, [r7, #12]
 8002266:	4b21      	ldr	r3, [pc, #132]	@ (80022ec <HAL_I2C_MspInit+0xc8>)
 8002268:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800226a:	4a20      	ldr	r2, [pc, #128]	@ (80022ec <HAL_I2C_MspInit+0xc8>)
 800226c:	f043 0301 	orr.w	r3, r3, #1
 8002270:	6313      	str	r3, [r2, #48]	@ 0x30
 8002272:	4b1e      	ldr	r3, [pc, #120]	@ (80022ec <HAL_I2C_MspInit+0xc8>)
 8002274:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002276:	f003 0301 	and.w	r3, r3, #1
 800227a:	60fb      	str	r3, [r7, #12]
 800227c:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 800227e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002282:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002284:	2312      	movs	r3, #18
 8002286:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002288:	2300      	movs	r3, #0
 800228a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800228c:	2300      	movs	r3, #0
 800228e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002290:	2304      	movs	r3, #4
 8002292:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 8002294:	f107 0314 	add.w	r3, r7, #20
 8002298:	4619      	mov	r1, r3
 800229a:	4815      	ldr	r0, [pc, #84]	@ (80022f0 <HAL_I2C_MspInit+0xcc>)
 800229c:	f003 fa0a 	bl	80056b4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 80022a0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80022a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80022a6:	2312      	movs	r3, #18
 80022a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022aa:	2300      	movs	r3, #0
 80022ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022ae:	2300      	movs	r3, #0
 80022b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80022b2:	2304      	movs	r3, #4
 80022b4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 80022b6:	f107 0314 	add.w	r3, r7, #20
 80022ba:	4619      	mov	r1, r3
 80022bc:	480d      	ldr	r0, [pc, #52]	@ (80022f4 <HAL_I2C_MspInit+0xd0>)
 80022be:	f003 f9f9 	bl	80056b4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 80022c2:	2300      	movs	r3, #0
 80022c4:	60bb      	str	r3, [r7, #8]
 80022c6:	4b09      	ldr	r3, [pc, #36]	@ (80022ec <HAL_I2C_MspInit+0xc8>)
 80022c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022ca:	4a08      	ldr	r2, [pc, #32]	@ (80022ec <HAL_I2C_MspInit+0xc8>)
 80022cc:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80022d0:	6413      	str	r3, [r2, #64]	@ 0x40
 80022d2:	4b06      	ldr	r3, [pc, #24]	@ (80022ec <HAL_I2C_MspInit+0xc8>)
 80022d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022d6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80022da:	60bb      	str	r3, [r7, #8]
 80022dc:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C3_MspInit 1 */

  }

}
 80022de:	bf00      	nop
 80022e0:	3728      	adds	r7, #40	@ 0x28
 80022e2:	46bd      	mov	sp, r7
 80022e4:	bd80      	pop	{r7, pc}
 80022e6:	bf00      	nop
 80022e8:	40005c00 	.word	0x40005c00
 80022ec:	40023800 	.word	0x40023800
 80022f0:	40020800 	.word	0x40020800
 80022f4:	40020000 	.word	0x40020000

080022f8 <HAL_LTDC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hltdc: LTDC handle pointer
  * @retval None
  */
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b09a      	sub	sp, #104	@ 0x68
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002300:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002304:	2200      	movs	r2, #0
 8002306:	601a      	str	r2, [r3, #0]
 8002308:	605a      	str	r2, [r3, #4]
 800230a:	609a      	str	r2, [r3, #8]
 800230c:	60da      	str	r2, [r3, #12]
 800230e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002310:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002314:	2230      	movs	r2, #48	@ 0x30
 8002316:	2100      	movs	r1, #0
 8002318:	4618      	mov	r0, r3
 800231a:	f00d fc63 	bl	800fbe4 <memset>
  if(hltdc->Instance==LTDC)
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	4a81      	ldr	r2, [pc, #516]	@ (8002528 <HAL_LTDC_MspInit+0x230>)
 8002324:	4293      	cmp	r3, r2
 8002326:	f040 80fb 	bne.w	8002520 <HAL_LTDC_MspInit+0x228>

    /* USER CODE END LTDC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 800232a:	2308      	movs	r3, #8
 800232c:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 50;
 800232e:	2332      	movs	r3, #50	@ 0x32
 8002330:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 5;
 8002332:	2305      	movs	r3, #5
 8002334:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_4;
 8002336:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800233a:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800233c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002340:	4618      	mov	r0, r3
 8002342:	f006 febd 	bl	80090c0 <HAL_RCCEx_PeriphCLKConfig>
 8002346:	4603      	mov	r3, r0
 8002348:	2b00      	cmp	r3, #0
 800234a:	d001      	beq.n	8002350 <HAL_LTDC_MspInit+0x58>
    {
      Error_Handler();
 800234c:	f7ff fea0 	bl	8002090 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8002350:	2300      	movs	r3, #0
 8002352:	623b      	str	r3, [r7, #32]
 8002354:	4b75      	ldr	r3, [pc, #468]	@ (800252c <HAL_LTDC_MspInit+0x234>)
 8002356:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002358:	4a74      	ldr	r2, [pc, #464]	@ (800252c <HAL_LTDC_MspInit+0x234>)
 800235a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800235e:	6453      	str	r3, [r2, #68]	@ 0x44
 8002360:	4b72      	ldr	r3, [pc, #456]	@ (800252c <HAL_LTDC_MspInit+0x234>)
 8002362:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002364:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002368:	623b      	str	r3, [r7, #32]
 800236a:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 800236c:	2300      	movs	r3, #0
 800236e:	61fb      	str	r3, [r7, #28]
 8002370:	4b6e      	ldr	r3, [pc, #440]	@ (800252c <HAL_LTDC_MspInit+0x234>)
 8002372:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002374:	4a6d      	ldr	r2, [pc, #436]	@ (800252c <HAL_LTDC_MspInit+0x234>)
 8002376:	f043 0320 	orr.w	r3, r3, #32
 800237a:	6313      	str	r3, [r2, #48]	@ 0x30
 800237c:	4b6b      	ldr	r3, [pc, #428]	@ (800252c <HAL_LTDC_MspInit+0x234>)
 800237e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002380:	f003 0320 	and.w	r3, r3, #32
 8002384:	61fb      	str	r3, [r7, #28]
 8002386:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002388:	2300      	movs	r3, #0
 800238a:	61bb      	str	r3, [r7, #24]
 800238c:	4b67      	ldr	r3, [pc, #412]	@ (800252c <HAL_LTDC_MspInit+0x234>)
 800238e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002390:	4a66      	ldr	r2, [pc, #408]	@ (800252c <HAL_LTDC_MspInit+0x234>)
 8002392:	f043 0301 	orr.w	r3, r3, #1
 8002396:	6313      	str	r3, [r2, #48]	@ 0x30
 8002398:	4b64      	ldr	r3, [pc, #400]	@ (800252c <HAL_LTDC_MspInit+0x234>)
 800239a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800239c:	f003 0301 	and.w	r3, r3, #1
 80023a0:	61bb      	str	r3, [r7, #24]
 80023a2:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80023a4:	2300      	movs	r3, #0
 80023a6:	617b      	str	r3, [r7, #20]
 80023a8:	4b60      	ldr	r3, [pc, #384]	@ (800252c <HAL_LTDC_MspInit+0x234>)
 80023aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023ac:	4a5f      	ldr	r2, [pc, #380]	@ (800252c <HAL_LTDC_MspInit+0x234>)
 80023ae:	f043 0302 	orr.w	r3, r3, #2
 80023b2:	6313      	str	r3, [r2, #48]	@ 0x30
 80023b4:	4b5d      	ldr	r3, [pc, #372]	@ (800252c <HAL_LTDC_MspInit+0x234>)
 80023b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023b8:	f003 0302 	and.w	r3, r3, #2
 80023bc:	617b      	str	r3, [r7, #20]
 80023be:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80023c0:	2300      	movs	r3, #0
 80023c2:	613b      	str	r3, [r7, #16]
 80023c4:	4b59      	ldr	r3, [pc, #356]	@ (800252c <HAL_LTDC_MspInit+0x234>)
 80023c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023c8:	4a58      	ldr	r2, [pc, #352]	@ (800252c <HAL_LTDC_MspInit+0x234>)
 80023ca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80023ce:	6313      	str	r3, [r2, #48]	@ 0x30
 80023d0:	4b56      	ldr	r3, [pc, #344]	@ (800252c <HAL_LTDC_MspInit+0x234>)
 80023d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80023d8:	613b      	str	r3, [r7, #16]
 80023da:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80023dc:	2300      	movs	r3, #0
 80023de:	60fb      	str	r3, [r7, #12]
 80023e0:	4b52      	ldr	r3, [pc, #328]	@ (800252c <HAL_LTDC_MspInit+0x234>)
 80023e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023e4:	4a51      	ldr	r2, [pc, #324]	@ (800252c <HAL_LTDC_MspInit+0x234>)
 80023e6:	f043 0304 	orr.w	r3, r3, #4
 80023ea:	6313      	str	r3, [r2, #48]	@ 0x30
 80023ec:	4b4f      	ldr	r3, [pc, #316]	@ (800252c <HAL_LTDC_MspInit+0x234>)
 80023ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023f0:	f003 0304 	and.w	r3, r3, #4
 80023f4:	60fb      	str	r3, [r7, #12]
 80023f6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80023f8:	2300      	movs	r3, #0
 80023fa:	60bb      	str	r3, [r7, #8]
 80023fc:	4b4b      	ldr	r3, [pc, #300]	@ (800252c <HAL_LTDC_MspInit+0x234>)
 80023fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002400:	4a4a      	ldr	r2, [pc, #296]	@ (800252c <HAL_LTDC_MspInit+0x234>)
 8002402:	f043 0308 	orr.w	r3, r3, #8
 8002406:	6313      	str	r3, [r2, #48]	@ 0x30
 8002408:	4b48      	ldr	r3, [pc, #288]	@ (800252c <HAL_LTDC_MspInit+0x234>)
 800240a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800240c:	f003 0308 	and.w	r3, r3, #8
 8002410:	60bb      	str	r3, [r7, #8]
 8002412:	68bb      	ldr	r3, [r7, #8]
    PG11     ------> LTDC_B3
    PG12     ------> LTDC_B4
    PB8     ------> LTDC_B6
    PB9     ------> LTDC_B7
    */
    GPIO_InitStruct.Pin = ENABLE_Pin;
 8002414:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002418:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800241a:	2302      	movs	r3, #2
 800241c:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800241e:	2300      	movs	r3, #0
 8002420:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002422:	2300      	movs	r3, #0
 8002424:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002426:	230e      	movs	r3, #14
 8002428:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 800242a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800242e:	4619      	mov	r1, r3
 8002430:	483f      	ldr	r0, [pc, #252]	@ (8002530 <HAL_LTDC_MspInit+0x238>)
 8002432:	f003 f93f 	bl	80056b4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = B5_Pin|VSYNC_Pin|G2_Pin|R4_Pin
 8002436:	f641 0358 	movw	r3, #6232	@ 0x1858
 800243a:	657b      	str	r3, [r7, #84]	@ 0x54
                          |R5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800243c:	2302      	movs	r3, #2
 800243e:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002440:	2300      	movs	r3, #0
 8002442:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002444:	2300      	movs	r3, #0
 8002446:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002448:	230e      	movs	r3, #14
 800244a:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800244c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002450:	4619      	mov	r1, r3
 8002452:	4838      	ldr	r0, [pc, #224]	@ (8002534 <HAL_LTDC_MspInit+0x23c>)
 8002454:	f003 f92e 	bl	80056b4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R3_Pin|R6_Pin;
 8002458:	2303      	movs	r3, #3
 800245a:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800245c:	2302      	movs	r3, #2
 800245e:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002460:	2300      	movs	r3, #0
 8002462:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002464:	2300      	movs	r3, #0
 8002466:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8002468:	2309      	movs	r3, #9
 800246a:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800246c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002470:	4619      	mov	r1, r3
 8002472:	4831      	ldr	r0, [pc, #196]	@ (8002538 <HAL_LTDC_MspInit+0x240>)
 8002474:	f003 f91e 	bl	80056b4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G4_Pin|G5_Pin|B6_Pin|B7_Pin;
 8002478:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 800247c:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800247e:	2302      	movs	r3, #2
 8002480:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002482:	2300      	movs	r3, #0
 8002484:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002486:	2300      	movs	r3, #0
 8002488:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800248a:	230e      	movs	r3, #14
 800248c:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800248e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002492:	4619      	mov	r1, r3
 8002494:	4828      	ldr	r0, [pc, #160]	@ (8002538 <HAL_LTDC_MspInit+0x240>)
 8002496:	f003 f90d 	bl	80056b4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R7_Pin|DOTCLK_Pin|B3_Pin;
 800249a:	f44f 630c 	mov.w	r3, #2240	@ 0x8c0
 800249e:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024a0:	2302      	movs	r3, #2
 80024a2:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024a4:	2300      	movs	r3, #0
 80024a6:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024a8:	2300      	movs	r3, #0
 80024aa:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80024ac:	230e      	movs	r3, #14
 80024ae:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80024b0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80024b4:	4619      	mov	r1, r3
 80024b6:	4821      	ldr	r0, [pc, #132]	@ (800253c <HAL_LTDC_MspInit+0x244>)
 80024b8:	f003 f8fc 	bl	80056b4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = HSYNC_Pin|G6_Pin|R2_Pin;
 80024bc:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 80024c0:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024c2:	2302      	movs	r3, #2
 80024c4:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024c6:	2300      	movs	r3, #0
 80024c8:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024ca:	2300      	movs	r3, #0
 80024cc:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80024ce:	230e      	movs	r3, #14
 80024d0:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80024d2:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80024d6:	4619      	mov	r1, r3
 80024d8:	4819      	ldr	r0, [pc, #100]	@ (8002540 <HAL_LTDC_MspInit+0x248>)
 80024da:	f003 f8eb 	bl	80056b4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G7_Pin|B2_Pin;
 80024de:	2348      	movs	r3, #72	@ 0x48
 80024e0:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024e2:	2302      	movs	r3, #2
 80024e4:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024e6:	2300      	movs	r3, #0
 80024e8:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024ea:	2300      	movs	r3, #0
 80024ec:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80024ee:	230e      	movs	r3, #14
 80024f0:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80024f2:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80024f6:	4619      	mov	r1, r3
 80024f8:	4812      	ldr	r0, [pc, #72]	@ (8002544 <HAL_LTDC_MspInit+0x24c>)
 80024fa:	f003 f8db 	bl	80056b4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G3_Pin|B4_Pin;
 80024fe:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002502:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002504:	2302      	movs	r3, #2
 8002506:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002508:	2300      	movs	r3, #0
 800250a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800250c:	2300      	movs	r3, #0
 800250e:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8002510:	2309      	movs	r3, #9
 8002512:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002514:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002518:	4619      	mov	r1, r3
 800251a:	4808      	ldr	r0, [pc, #32]	@ (800253c <HAL_LTDC_MspInit+0x244>)
 800251c:	f003 f8ca 	bl	80056b4 <HAL_GPIO_Init>

    /* USER CODE END LTDC_MspInit 1 */

  }

}
 8002520:	bf00      	nop
 8002522:	3768      	adds	r7, #104	@ 0x68
 8002524:	46bd      	mov	sp, r7
 8002526:	bd80      	pop	{r7, pc}
 8002528:	40016800 	.word	0x40016800
 800252c:	40023800 	.word	0x40023800
 8002530:	40021400 	.word	0x40021400
 8002534:	40020000 	.word	0x40020000
 8002538:	40020400 	.word	0x40020400
 800253c:	40021800 	.word	0x40021800
 8002540:	40020800 	.word	0x40020800
 8002544:	40020c00 	.word	0x40020c00

08002548 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	b08a      	sub	sp, #40	@ 0x28
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002550:	f107 0314 	add.w	r3, r7, #20
 8002554:	2200      	movs	r2, #0
 8002556:	601a      	str	r2, [r3, #0]
 8002558:	605a      	str	r2, [r3, #4]
 800255a:	609a      	str	r2, [r3, #8]
 800255c:	60da      	str	r2, [r3, #12]
 800255e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI5)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	4a19      	ldr	r2, [pc, #100]	@ (80025cc <HAL_SPI_MspInit+0x84>)
 8002566:	4293      	cmp	r3, r2
 8002568:	d12c      	bne.n	80025c4 <HAL_SPI_MspInit+0x7c>
  {
    /* USER CODE BEGIN SPI5_MspInit 0 */

    /* USER CODE END SPI5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 800256a:	2300      	movs	r3, #0
 800256c:	613b      	str	r3, [r7, #16]
 800256e:	4b18      	ldr	r3, [pc, #96]	@ (80025d0 <HAL_SPI_MspInit+0x88>)
 8002570:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002572:	4a17      	ldr	r2, [pc, #92]	@ (80025d0 <HAL_SPI_MspInit+0x88>)
 8002574:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002578:	6453      	str	r3, [r2, #68]	@ 0x44
 800257a:	4b15      	ldr	r3, [pc, #84]	@ (80025d0 <HAL_SPI_MspInit+0x88>)
 800257c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800257e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002582:	613b      	str	r3, [r7, #16]
 8002584:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002586:	2300      	movs	r3, #0
 8002588:	60fb      	str	r3, [r7, #12]
 800258a:	4b11      	ldr	r3, [pc, #68]	@ (80025d0 <HAL_SPI_MspInit+0x88>)
 800258c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800258e:	4a10      	ldr	r2, [pc, #64]	@ (80025d0 <HAL_SPI_MspInit+0x88>)
 8002590:	f043 0320 	orr.w	r3, r3, #32
 8002594:	6313      	str	r3, [r2, #48]	@ 0x30
 8002596:	4b0e      	ldr	r3, [pc, #56]	@ (80025d0 <HAL_SPI_MspInit+0x88>)
 8002598:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800259a:	f003 0320 	and.w	r3, r3, #32
 800259e:	60fb      	str	r3, [r7, #12]
 80025a0:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin;
 80025a2:	f44f 7360 	mov.w	r3, #896	@ 0x380
 80025a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025a8:	2302      	movs	r3, #2
 80025aa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025ac:	2300      	movs	r3, #0
 80025ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025b0:	2300      	movs	r3, #0
 80025b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 80025b4:	2305      	movs	r3, #5
 80025b6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80025b8:	f107 0314 	add.w	r3, r7, #20
 80025bc:	4619      	mov	r1, r3
 80025be:	4805      	ldr	r0, [pc, #20]	@ (80025d4 <HAL_SPI_MspInit+0x8c>)
 80025c0:	f003 f878 	bl	80056b4 <HAL_GPIO_Init>

    /* USER CODE END SPI5_MspInit 1 */

  }

}
 80025c4:	bf00      	nop
 80025c6:	3728      	adds	r7, #40	@ 0x28
 80025c8:	46bd      	mov	sp, r7
 80025ca:	bd80      	pop	{r7, pc}
 80025cc:	40015000 	.word	0x40015000
 80025d0:	40023800 	.word	0x40023800
 80025d4:	40021400 	.word	0x40021400

080025d8 <HAL_SPI_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	b082      	sub	sp, #8
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI5)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	4a08      	ldr	r2, [pc, #32]	@ (8002608 <HAL_SPI_MspDeInit+0x30>)
 80025e6:	4293      	cmp	r3, r2
 80025e8:	d10a      	bne.n	8002600 <HAL_SPI_MspDeInit+0x28>
  {
    /* USER CODE BEGIN SPI5_MspDeInit 0 */

    /* USER CODE END SPI5_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI5_CLK_DISABLE();
 80025ea:	4b08      	ldr	r3, [pc, #32]	@ (800260c <HAL_SPI_MspDeInit+0x34>)
 80025ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025ee:	4a07      	ldr	r2, [pc, #28]	@ (800260c <HAL_SPI_MspDeInit+0x34>)
 80025f0:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80025f4:	6453      	str	r3, [r2, #68]	@ 0x44
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    HAL_GPIO_DeInit(GPIOF, SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin);
 80025f6:	f44f 7160 	mov.w	r1, #896	@ 0x380
 80025fa:	4805      	ldr	r0, [pc, #20]	@ (8002610 <HAL_SPI_MspDeInit+0x38>)
 80025fc:	f003 fa06 	bl	8005a0c <HAL_GPIO_DeInit>
    /* USER CODE BEGIN SPI5_MspDeInit 1 */

    /* USER CODE END SPI5_MspDeInit 1 */
  }

}
 8002600:	bf00      	nop
 8002602:	3708      	adds	r7, #8
 8002604:	46bd      	mov	sp, r7
 8002606:	bd80      	pop	{r7, pc}
 8002608:	40015000 	.word	0x40015000
 800260c:	40023800 	.word	0x40023800
 8002610:	40021400 	.word	0x40021400

08002614 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002614:	b480      	push	{r7}
 8002616:	b085      	sub	sp, #20
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	4a0b      	ldr	r2, [pc, #44]	@ (8002650 <HAL_TIM_Base_MspInit+0x3c>)
 8002622:	4293      	cmp	r3, r2
 8002624:	d10d      	bne.n	8002642 <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM6_MspInit 0 */

    /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002626:	2300      	movs	r3, #0
 8002628:	60fb      	str	r3, [r7, #12]
 800262a:	4b0a      	ldr	r3, [pc, #40]	@ (8002654 <HAL_TIM_Base_MspInit+0x40>)
 800262c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800262e:	4a09      	ldr	r2, [pc, #36]	@ (8002654 <HAL_TIM_Base_MspInit+0x40>)
 8002630:	f043 0310 	orr.w	r3, r3, #16
 8002634:	6413      	str	r3, [r2, #64]	@ 0x40
 8002636:	4b07      	ldr	r3, [pc, #28]	@ (8002654 <HAL_TIM_Base_MspInit+0x40>)
 8002638:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800263a:	f003 0310 	and.w	r3, r3, #16
 800263e:	60fb      	str	r3, [r7, #12]
 8002640:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM6_MspInit 1 */

  }

}
 8002642:	bf00      	nop
 8002644:	3714      	adds	r7, #20
 8002646:	46bd      	mov	sp, r7
 8002648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264c:	4770      	bx	lr
 800264e:	bf00      	nop
 8002650:	40001000 	.word	0x40001000
 8002654:	40023800 	.word	0x40023800

08002658 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002658:	b580      	push	{r7, lr}
 800265a:	b08a      	sub	sp, #40	@ 0x28
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002660:	f107 0314 	add.w	r3, r7, #20
 8002664:	2200      	movs	r2, #0
 8002666:	601a      	str	r2, [r3, #0]
 8002668:	605a      	str	r2, [r3, #4]
 800266a:	609a      	str	r2, [r3, #8]
 800266c:	60da      	str	r2, [r3, #12]
 800266e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	4a19      	ldr	r2, [pc, #100]	@ (80026dc <HAL_UART_MspInit+0x84>)
 8002676:	4293      	cmp	r3, r2
 8002678:	d12c      	bne.n	80026d4 <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800267a:	2300      	movs	r3, #0
 800267c:	613b      	str	r3, [r7, #16]
 800267e:	4b18      	ldr	r3, [pc, #96]	@ (80026e0 <HAL_UART_MspInit+0x88>)
 8002680:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002682:	4a17      	ldr	r2, [pc, #92]	@ (80026e0 <HAL_UART_MspInit+0x88>)
 8002684:	f043 0310 	orr.w	r3, r3, #16
 8002688:	6453      	str	r3, [r2, #68]	@ 0x44
 800268a:	4b15      	ldr	r3, [pc, #84]	@ (80026e0 <HAL_UART_MspInit+0x88>)
 800268c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800268e:	f003 0310 	and.w	r3, r3, #16
 8002692:	613b      	str	r3, [r7, #16]
 8002694:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002696:	2300      	movs	r3, #0
 8002698:	60fb      	str	r3, [r7, #12]
 800269a:	4b11      	ldr	r3, [pc, #68]	@ (80026e0 <HAL_UART_MspInit+0x88>)
 800269c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800269e:	4a10      	ldr	r2, [pc, #64]	@ (80026e0 <HAL_UART_MspInit+0x88>)
 80026a0:	f043 0301 	orr.w	r3, r3, #1
 80026a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80026a6:	4b0e      	ldr	r3, [pc, #56]	@ (80026e0 <HAL_UART_MspInit+0x88>)
 80026a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026aa:	f003 0301 	and.w	r3, r3, #1
 80026ae:	60fb      	str	r3, [r7, #12]
 80026b0:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 80026b2:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80026b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026b8:	2302      	movs	r3, #2
 80026ba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026bc:	2300      	movs	r3, #0
 80026be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026c0:	2303      	movs	r3, #3
 80026c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80026c4:	2307      	movs	r3, #7
 80026c6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026c8:	f107 0314 	add.w	r3, r7, #20
 80026cc:	4619      	mov	r1, r3
 80026ce:	4805      	ldr	r0, [pc, #20]	@ (80026e4 <HAL_UART_MspInit+0x8c>)
 80026d0:	f002 fff0 	bl	80056b4 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 80026d4:	bf00      	nop
 80026d6:	3728      	adds	r7, #40	@ 0x28
 80026d8:	46bd      	mov	sp, r7
 80026da:	bd80      	pop	{r7, pc}
 80026dc:	40011000 	.word	0x40011000
 80026e0:	40023800 	.word	0x40023800
 80026e4:	40020000 	.word	0x40020000

080026e8 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 80026e8:	b580      	push	{r7, lr}
 80026ea:	b086      	sub	sp, #24
 80026ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 80026ee:	1d3b      	adds	r3, r7, #4
 80026f0:	2200      	movs	r2, #0
 80026f2:	601a      	str	r2, [r3, #0]
 80026f4:	605a      	str	r2, [r3, #4]
 80026f6:	609a      	str	r2, [r3, #8]
 80026f8:	60da      	str	r2, [r3, #12]
 80026fa:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 80026fc:	4b3b      	ldr	r3, [pc, #236]	@ (80027ec <HAL_FMC_MspInit+0x104>)
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	2b00      	cmp	r3, #0
 8002702:	d16f      	bne.n	80027e4 <HAL_FMC_MspInit+0xfc>
    return;
  }
  FMC_Initialized = 1;
 8002704:	4b39      	ldr	r3, [pc, #228]	@ (80027ec <HAL_FMC_MspInit+0x104>)
 8002706:	2201      	movs	r2, #1
 8002708:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 800270a:	2300      	movs	r3, #0
 800270c:	603b      	str	r3, [r7, #0]
 800270e:	4b38      	ldr	r3, [pc, #224]	@ (80027f0 <HAL_FMC_MspInit+0x108>)
 8002710:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002712:	4a37      	ldr	r2, [pc, #220]	@ (80027f0 <HAL_FMC_MspInit+0x108>)
 8002714:	f043 0301 	orr.w	r3, r3, #1
 8002718:	6393      	str	r3, [r2, #56]	@ 0x38
 800271a:	4b35      	ldr	r3, [pc, #212]	@ (80027f0 <HAL_FMC_MspInit+0x108>)
 800271c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800271e:	f003 0301 	and.w	r3, r3, #1
 8002722:	603b      	str	r3, [r7, #0]
 8002724:	683b      	ldr	r3, [r7, #0]
  PB5   ------> FMC_SDCKE1
  PB6   ------> FMC_SDNE1
  PE0   ------> FMC_NBL0
  PE1   ------> FMC_NBL1
  */
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin|A3_Pin
 8002726:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 800272a:	607b      	str	r3, [r7, #4]
                          |A4_Pin|A5_Pin|SDNRAS_Pin|A6_Pin
                          |A7_Pin|A8_Pin|A9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800272c:	2302      	movs	r3, #2
 800272e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002730:	2300      	movs	r3, #0
 8002732:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002734:	2303      	movs	r3, #3
 8002736:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002738:	230c      	movs	r3, #12
 800273a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800273c:	1d3b      	adds	r3, r7, #4
 800273e:	4619      	mov	r1, r3
 8002740:	482c      	ldr	r0, [pc, #176]	@ (80027f4 <HAL_FMC_MspInit+0x10c>)
 8002742:	f002 ffb7 	bl	80056b4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = SDNWE_Pin;
 8002746:	2301      	movs	r3, #1
 8002748:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800274a:	2302      	movs	r3, #2
 800274c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800274e:	2300      	movs	r3, #0
 8002750:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002752:	2303      	movs	r3, #3
 8002754:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002756:	230c      	movs	r3, #12
 8002758:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(SDNWE_GPIO_Port, &GPIO_InitStruct);
 800275a:	1d3b      	adds	r3, r7, #4
 800275c:	4619      	mov	r1, r3
 800275e:	4826      	ldr	r0, [pc, #152]	@ (80027f8 <HAL_FMC_MspInit+0x110>)
 8002760:	f002 ffa8 	bl	80056b4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = A10_Pin|A11_Pin|GPIO_PIN_2|BA0_Pin
 8002764:	f248 1337 	movw	r3, #33079	@ 0x8137
 8002768:	607b      	str	r3, [r7, #4]
                          |BA1_Pin|SDCLK_Pin|SDNCAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800276a:	2302      	movs	r3, #2
 800276c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800276e:	2300      	movs	r3, #0
 8002770:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002772:	2303      	movs	r3, #3
 8002774:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002776:	230c      	movs	r3, #12
 8002778:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800277a:	1d3b      	adds	r3, r7, #4
 800277c:	4619      	mov	r1, r3
 800277e:	481f      	ldr	r0, [pc, #124]	@ (80027fc <HAL_FMC_MspInit+0x114>)
 8002780:	f002 ff98 	bl	80056b4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin
 8002784:	f64f 7383 	movw	r3, #65411	@ 0xff83
 8002788:	607b      	str	r3, [r7, #4]
                          |D8_Pin|D9_Pin|D10_Pin|D11_Pin
                          |D12_Pin|NBL0_Pin|NBL1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800278a:	2302      	movs	r3, #2
 800278c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800278e:	2300      	movs	r3, #0
 8002790:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002792:	2303      	movs	r3, #3
 8002794:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002796:	230c      	movs	r3, #12
 8002798:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800279a:	1d3b      	adds	r3, r7, #4
 800279c:	4619      	mov	r1, r3
 800279e:	4818      	ldr	r0, [pc, #96]	@ (8002800 <HAL_FMC_MspInit+0x118>)
 80027a0:	f002 ff88 	bl	80056b4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = D13_Pin|D14_Pin|D15_Pin|D0_Pin
 80027a4:	f24c 7303 	movw	r3, #50947	@ 0xc703
 80027a8:	607b      	str	r3, [r7, #4]
                          |D1_Pin|D2_Pin|D3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027aa:	2302      	movs	r3, #2
 80027ac:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027ae:	2300      	movs	r3, #0
 80027b0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027b2:	2303      	movs	r3, #3
 80027b4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80027b6:	230c      	movs	r3, #12
 80027b8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80027ba:	1d3b      	adds	r3, r7, #4
 80027bc:	4619      	mov	r1, r3
 80027be:	4811      	ldr	r0, [pc, #68]	@ (8002804 <HAL_FMC_MspInit+0x11c>)
 80027c0:	f002 ff78 	bl	80056b4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = SDCKE1_Pin|SDNE1_Pin;
 80027c4:	2360      	movs	r3, #96	@ 0x60
 80027c6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027c8:	2302      	movs	r3, #2
 80027ca:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027cc:	2300      	movs	r3, #0
 80027ce:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027d0:	2303      	movs	r3, #3
 80027d2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80027d4:	230c      	movs	r3, #12
 80027d6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027d8:	1d3b      	adds	r3, r7, #4
 80027da:	4619      	mov	r1, r3
 80027dc:	480a      	ldr	r0, [pc, #40]	@ (8002808 <HAL_FMC_MspInit+0x120>)
 80027de:	f002 ff69 	bl	80056b4 <HAL_GPIO_Init>
 80027e2:	e000      	b.n	80027e6 <HAL_FMC_MspInit+0xfe>
    return;
 80027e4:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 80027e6:	3718      	adds	r7, #24
 80027e8:	46bd      	mov	sp, r7
 80027ea:	bd80      	pop	{r7, pc}
 80027ec:	20000774 	.word	0x20000774
 80027f0:	40023800 	.word	0x40023800
 80027f4:	40021400 	.word	0x40021400
 80027f8:	40020800 	.word	0x40020800
 80027fc:	40021800 	.word	0x40021800
 8002800:	40021000 	.word	0x40021000
 8002804:	40020c00 	.word	0x40020c00
 8002808:	40020400 	.word	0x40020400

0800280c <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 800280c:	b580      	push	{r7, lr}
 800280e:	b082      	sub	sp, #8
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8002814:	f7ff ff68 	bl	80026e8 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8002818:	bf00      	nop
 800281a:	3708      	adds	r7, #8
 800281c:	46bd      	mov	sp, r7
 800281e:	bd80      	pop	{r7, pc}

08002820 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002820:	b480      	push	{r7}
 8002822:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002824:	bf00      	nop
 8002826:	e7fd      	b.n	8002824 <NMI_Handler+0x4>

08002828 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002828:	b480      	push	{r7}
 800282a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800282c:	bf00      	nop
 800282e:	e7fd      	b.n	800282c <HardFault_Handler+0x4>

08002830 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002830:	b480      	push	{r7}
 8002832:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002834:	bf00      	nop
 8002836:	e7fd      	b.n	8002834 <MemManage_Handler+0x4>

08002838 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002838:	b480      	push	{r7}
 800283a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800283c:	bf00      	nop
 800283e:	e7fd      	b.n	800283c <BusFault_Handler+0x4>

08002840 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002840:	b480      	push	{r7}
 8002842:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002844:	bf00      	nop
 8002846:	e7fd      	b.n	8002844 <UsageFault_Handler+0x4>

08002848 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002848:	b480      	push	{r7}
 800284a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800284c:	bf00      	nop
 800284e:	46bd      	mov	sp, r7
 8002850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002854:	4770      	bx	lr

08002856 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002856:	b480      	push	{r7}
 8002858:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800285a:	bf00      	nop
 800285c:	46bd      	mov	sp, r7
 800285e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002862:	4770      	bx	lr

08002864 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002864:	b480      	push	{r7}
 8002866:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002868:	bf00      	nop
 800286a:	46bd      	mov	sp, r7
 800286c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002870:	4770      	bx	lr

08002872 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002872:	b580      	push	{r7, lr}
 8002874:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002876:	f001 fd9d 	bl	80043b4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800287a:	bf00      	nop
 800287c:	bd80      	pop	{r7, pc}
	...

08002880 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8002880:	b580      	push	{r7, lr}
 8002882:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac2);
 8002884:	4802      	ldr	r0, [pc, #8]	@ (8002890 <DMA1_Stream6_IRQHandler+0x10>)
 8002886:	f002 fa1f 	bl	8004cc8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 800288a:	bf00      	nop
 800288c:	bd80      	pop	{r7, pc}
 800288e:	bf00      	nop
 8002890:	200004b0 	.word	0x200004b0

08002894 <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB On The Go HS global interrupt.
  */
void OTG_HS_IRQHandler(void)
{
 8002894:	b580      	push	{r7, lr}
 8002896:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_HS);
 8002898:	4802      	ldr	r0, [pc, #8]	@ (80028a4 <OTG_HS_IRQHandler+0x10>)
 800289a:	f004 fe6a 	bl	8007572 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
 800289e:	bf00      	nop
 80028a0:	bd80      	pop	{r7, pc}
 80028a2:	bf00      	nop
 80028a4:	20000efc 	.word	0x20000efc

080028a8 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b086      	sub	sp, #24
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	60f8      	str	r0, [r7, #12]
 80028b0:	60b9      	str	r1, [r7, #8]
 80028b2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80028b4:	2300      	movs	r3, #0
 80028b6:	617b      	str	r3, [r7, #20]
 80028b8:	e00a      	b.n	80028d0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80028ba:	f3af 8000 	nop.w
 80028be:	4601      	mov	r1, r0
 80028c0:	68bb      	ldr	r3, [r7, #8]
 80028c2:	1c5a      	adds	r2, r3, #1
 80028c4:	60ba      	str	r2, [r7, #8]
 80028c6:	b2ca      	uxtb	r2, r1
 80028c8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80028ca:	697b      	ldr	r3, [r7, #20]
 80028cc:	3301      	adds	r3, #1
 80028ce:	617b      	str	r3, [r7, #20]
 80028d0:	697a      	ldr	r2, [r7, #20]
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	429a      	cmp	r2, r3
 80028d6:	dbf0      	blt.n	80028ba <_read+0x12>
  }

  return len;
 80028d8:	687b      	ldr	r3, [r7, #4]
}
 80028da:	4618      	mov	r0, r3
 80028dc:	3718      	adds	r7, #24
 80028de:	46bd      	mov	sp, r7
 80028e0:	bd80      	pop	{r7, pc}

080028e2 <_close>:
  }
  return len;
}

int _close(int file)
{
 80028e2:	b480      	push	{r7}
 80028e4:	b083      	sub	sp, #12
 80028e6:	af00      	add	r7, sp, #0
 80028e8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80028ea:	f04f 33ff 	mov.w	r3, #4294967295
}
 80028ee:	4618      	mov	r0, r3
 80028f0:	370c      	adds	r7, #12
 80028f2:	46bd      	mov	sp, r7
 80028f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f8:	4770      	bx	lr

080028fa <_fstat>:


int _fstat(int file, struct stat *st)
{
 80028fa:	b480      	push	{r7}
 80028fc:	b083      	sub	sp, #12
 80028fe:	af00      	add	r7, sp, #0
 8002900:	6078      	str	r0, [r7, #4]
 8002902:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002904:	683b      	ldr	r3, [r7, #0]
 8002906:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800290a:	605a      	str	r2, [r3, #4]
  return 0;
 800290c:	2300      	movs	r3, #0
}
 800290e:	4618      	mov	r0, r3
 8002910:	370c      	adds	r7, #12
 8002912:	46bd      	mov	sp, r7
 8002914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002918:	4770      	bx	lr

0800291a <_isatty>:

int _isatty(int file)
{
 800291a:	b480      	push	{r7}
 800291c:	b083      	sub	sp, #12
 800291e:	af00      	add	r7, sp, #0
 8002920:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002922:	2301      	movs	r3, #1
}
 8002924:	4618      	mov	r0, r3
 8002926:	370c      	adds	r7, #12
 8002928:	46bd      	mov	sp, r7
 800292a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292e:	4770      	bx	lr

08002930 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002930:	b480      	push	{r7}
 8002932:	b085      	sub	sp, #20
 8002934:	af00      	add	r7, sp, #0
 8002936:	60f8      	str	r0, [r7, #12]
 8002938:	60b9      	str	r1, [r7, #8]
 800293a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800293c:	2300      	movs	r3, #0
}
 800293e:	4618      	mov	r0, r3
 8002940:	3714      	adds	r7, #20
 8002942:	46bd      	mov	sp, r7
 8002944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002948:	4770      	bx	lr
	...

0800294c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	b086      	sub	sp, #24
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002954:	4a14      	ldr	r2, [pc, #80]	@ (80029a8 <_sbrk+0x5c>)
 8002956:	4b15      	ldr	r3, [pc, #84]	@ (80029ac <_sbrk+0x60>)
 8002958:	1ad3      	subs	r3, r2, r3
 800295a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800295c:	697b      	ldr	r3, [r7, #20]
 800295e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002960:	4b13      	ldr	r3, [pc, #76]	@ (80029b0 <_sbrk+0x64>)
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	2b00      	cmp	r3, #0
 8002966:	d102      	bne.n	800296e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002968:	4b11      	ldr	r3, [pc, #68]	@ (80029b0 <_sbrk+0x64>)
 800296a:	4a12      	ldr	r2, [pc, #72]	@ (80029b4 <_sbrk+0x68>)
 800296c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800296e:	4b10      	ldr	r3, [pc, #64]	@ (80029b0 <_sbrk+0x64>)
 8002970:	681a      	ldr	r2, [r3, #0]
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	4413      	add	r3, r2
 8002976:	693a      	ldr	r2, [r7, #16]
 8002978:	429a      	cmp	r2, r3
 800297a:	d207      	bcs.n	800298c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800297c:	f00d f980 	bl	800fc80 <__errno>
 8002980:	4603      	mov	r3, r0
 8002982:	220c      	movs	r2, #12
 8002984:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002986:	f04f 33ff 	mov.w	r3, #4294967295
 800298a:	e009      	b.n	80029a0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800298c:	4b08      	ldr	r3, [pc, #32]	@ (80029b0 <_sbrk+0x64>)
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002992:	4b07      	ldr	r3, [pc, #28]	@ (80029b0 <_sbrk+0x64>)
 8002994:	681a      	ldr	r2, [r3, #0]
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	4413      	add	r3, r2
 800299a:	4a05      	ldr	r2, [pc, #20]	@ (80029b0 <_sbrk+0x64>)
 800299c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800299e:	68fb      	ldr	r3, [r7, #12]
}
 80029a0:	4618      	mov	r0, r3
 80029a2:	3718      	adds	r7, #24
 80029a4:	46bd      	mov	sp, r7
 80029a6:	bd80      	pop	{r7, pc}
 80029a8:	20030000 	.word	0x20030000
 80029ac:	00000400 	.word	0x00000400
 80029b0:	20000778 	.word	0x20000778
 80029b4:	20001540 	.word	0x20001540

080029b8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80029b8:	b480      	push	{r7}
 80029ba:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80029bc:	4b06      	ldr	r3, [pc, #24]	@ (80029d8 <SystemInit+0x20>)
 80029be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029c2:	4a05      	ldr	r2, [pc, #20]	@ (80029d8 <SystemInit+0x20>)
 80029c4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80029c8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80029cc:	bf00      	nop
 80029ce:	46bd      	mov	sp, r7
 80029d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d4:	4770      	bx	lr
 80029d6:	bf00      	nop
 80029d8:	e000ed00 	.word	0xe000ed00

080029dc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80029dc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002a14 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80029e0:	f7ff ffea 	bl	80029b8 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80029e4:	480c      	ldr	r0, [pc, #48]	@ (8002a18 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80029e6:	490d      	ldr	r1, [pc, #52]	@ (8002a1c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80029e8:	4a0d      	ldr	r2, [pc, #52]	@ (8002a20 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80029ea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80029ec:	e002      	b.n	80029f4 <LoopCopyDataInit>

080029ee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80029ee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80029f0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80029f2:	3304      	adds	r3, #4

080029f4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80029f4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80029f6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80029f8:	d3f9      	bcc.n	80029ee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80029fa:	4a0a      	ldr	r2, [pc, #40]	@ (8002a24 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80029fc:	4c0a      	ldr	r4, [pc, #40]	@ (8002a28 <LoopFillZerobss+0x22>)
  movs r3, #0
 80029fe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002a00:	e001      	b.n	8002a06 <LoopFillZerobss>

08002a02 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002a02:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002a04:	3204      	adds	r2, #4

08002a06 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002a06:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002a08:	d3fb      	bcc.n	8002a02 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8002a0a:	f00d f93f 	bl	800fc8c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002a0e:	f7fe fd8b 	bl	8001528 <main>
  bx  lr    
 8002a12:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8002a14:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8002a18:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002a1c:	200001fc 	.word	0x200001fc
  ldr r2, =_sidata
 8002a20:	08013760 	.word	0x08013760
  ldr r2, =_sbss
 8002a24:	200001fc 	.word	0x200001fc
  ldr r4, =_ebss
 8002a28:	20001540 	.word	0x20001540

08002a2c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002a2c:	e7fe      	b.n	8002a2c <ADC_IRQHandler>

08002a2e <ili9341_Init>:
  * @brief  Power on the LCD.
  * @param  None
  * @retval None
  */
void ili9341_Init(void)
{
 8002a2e:	b580      	push	{r7, lr}
 8002a30:	af00      	add	r7, sp, #0
  /* Initialize ILI9341 low level bus layer ----------------------------------*/
  LCD_IO_Init();
 8002a32:	f000 fbbd 	bl	80031b0 <LCD_IO_Init>
  
  /* Configure LCD */
  ili9341_WriteReg(0xCA);
 8002a36:	20ca      	movs	r0, #202	@ 0xca
 8002a38:	f000 f95d 	bl	8002cf6 <ili9341_WriteReg>
  ili9341_WriteData(0xC3);
 8002a3c:	20c3      	movs	r0, #195	@ 0xc3
 8002a3e:	f000 f967 	bl	8002d10 <ili9341_WriteData>
  ili9341_WriteData(0x08);
 8002a42:	2008      	movs	r0, #8
 8002a44:	f000 f964 	bl	8002d10 <ili9341_WriteData>
  ili9341_WriteData(0x50);
 8002a48:	2050      	movs	r0, #80	@ 0x50
 8002a4a:	f000 f961 	bl	8002d10 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWERB);
 8002a4e:	20cf      	movs	r0, #207	@ 0xcf
 8002a50:	f000 f951 	bl	8002cf6 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8002a54:	2000      	movs	r0, #0
 8002a56:	f000 f95b 	bl	8002d10 <ili9341_WriteData>
  ili9341_WriteData(0xC1);
 8002a5a:	20c1      	movs	r0, #193	@ 0xc1
 8002a5c:	f000 f958 	bl	8002d10 <ili9341_WriteData>
  ili9341_WriteData(0x30);
 8002a60:	2030      	movs	r0, #48	@ 0x30
 8002a62:	f000 f955 	bl	8002d10 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER_SEQ);
 8002a66:	20ed      	movs	r0, #237	@ 0xed
 8002a68:	f000 f945 	bl	8002cf6 <ili9341_WriteReg>
  ili9341_WriteData(0x64);
 8002a6c:	2064      	movs	r0, #100	@ 0x64
 8002a6e:	f000 f94f 	bl	8002d10 <ili9341_WriteData>
  ili9341_WriteData(0x03);
 8002a72:	2003      	movs	r0, #3
 8002a74:	f000 f94c 	bl	8002d10 <ili9341_WriteData>
  ili9341_WriteData(0x12);
 8002a78:	2012      	movs	r0, #18
 8002a7a:	f000 f949 	bl	8002d10 <ili9341_WriteData>
  ili9341_WriteData(0x81);
 8002a7e:	2081      	movs	r0, #129	@ 0x81
 8002a80:	f000 f946 	bl	8002d10 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DTCA);
 8002a84:	20e8      	movs	r0, #232	@ 0xe8
 8002a86:	f000 f936 	bl	8002cf6 <ili9341_WriteReg>
  ili9341_WriteData(0x85);
 8002a8a:	2085      	movs	r0, #133	@ 0x85
 8002a8c:	f000 f940 	bl	8002d10 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8002a90:	2000      	movs	r0, #0
 8002a92:	f000 f93d 	bl	8002d10 <ili9341_WriteData>
  ili9341_WriteData(0x78);
 8002a96:	2078      	movs	r0, #120	@ 0x78
 8002a98:	f000 f93a 	bl	8002d10 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWERA);
 8002a9c:	20cb      	movs	r0, #203	@ 0xcb
 8002a9e:	f000 f92a 	bl	8002cf6 <ili9341_WriteReg>
  ili9341_WriteData(0x39);
 8002aa2:	2039      	movs	r0, #57	@ 0x39
 8002aa4:	f000 f934 	bl	8002d10 <ili9341_WriteData>
  ili9341_WriteData(0x2C);
 8002aa8:	202c      	movs	r0, #44	@ 0x2c
 8002aaa:	f000 f931 	bl	8002d10 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8002aae:	2000      	movs	r0, #0
 8002ab0:	f000 f92e 	bl	8002d10 <ili9341_WriteData>
  ili9341_WriteData(0x34);
 8002ab4:	2034      	movs	r0, #52	@ 0x34
 8002ab6:	f000 f92b 	bl	8002d10 <ili9341_WriteData>
  ili9341_WriteData(0x02);
 8002aba:	2002      	movs	r0, #2
 8002abc:	f000 f928 	bl	8002d10 <ili9341_WriteData>
  ili9341_WriteReg(LCD_PRC);
 8002ac0:	20f7      	movs	r0, #247	@ 0xf7
 8002ac2:	f000 f918 	bl	8002cf6 <ili9341_WriteReg>
  ili9341_WriteData(0x20);
 8002ac6:	2020      	movs	r0, #32
 8002ac8:	f000 f922 	bl	8002d10 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DTCB);
 8002acc:	20ea      	movs	r0, #234	@ 0xea
 8002ace:	f000 f912 	bl	8002cf6 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8002ad2:	2000      	movs	r0, #0
 8002ad4:	f000 f91c 	bl	8002d10 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8002ad8:	2000      	movs	r0, #0
 8002ada:	f000 f919 	bl	8002d10 <ili9341_WriteData>
  ili9341_WriteReg(LCD_FRMCTR1);
 8002ade:	20b1      	movs	r0, #177	@ 0xb1
 8002ae0:	f000 f909 	bl	8002cf6 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8002ae4:	2000      	movs	r0, #0
 8002ae6:	f000 f913 	bl	8002d10 <ili9341_WriteData>
  ili9341_WriteData(0x1B);
 8002aea:	201b      	movs	r0, #27
 8002aec:	f000 f910 	bl	8002d10 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DFC);
 8002af0:	20b6      	movs	r0, #182	@ 0xb6
 8002af2:	f000 f900 	bl	8002cf6 <ili9341_WriteReg>
  ili9341_WriteData(0x0A);
 8002af6:	200a      	movs	r0, #10
 8002af8:	f000 f90a 	bl	8002d10 <ili9341_WriteData>
  ili9341_WriteData(0xA2);
 8002afc:	20a2      	movs	r0, #162	@ 0xa2
 8002afe:	f000 f907 	bl	8002d10 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER1);
 8002b02:	20c0      	movs	r0, #192	@ 0xc0
 8002b04:	f000 f8f7 	bl	8002cf6 <ili9341_WriteReg>
  ili9341_WriteData(0x10);
 8002b08:	2010      	movs	r0, #16
 8002b0a:	f000 f901 	bl	8002d10 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER2);
 8002b0e:	20c1      	movs	r0, #193	@ 0xc1
 8002b10:	f000 f8f1 	bl	8002cf6 <ili9341_WriteReg>
  ili9341_WriteData(0x10);
 8002b14:	2010      	movs	r0, #16
 8002b16:	f000 f8fb 	bl	8002d10 <ili9341_WriteData>
  ili9341_WriteReg(LCD_VCOM1);
 8002b1a:	20c5      	movs	r0, #197	@ 0xc5
 8002b1c:	f000 f8eb 	bl	8002cf6 <ili9341_WriteReg>
  ili9341_WriteData(0x45);
 8002b20:	2045      	movs	r0, #69	@ 0x45
 8002b22:	f000 f8f5 	bl	8002d10 <ili9341_WriteData>
  ili9341_WriteData(0x15);
 8002b26:	2015      	movs	r0, #21
 8002b28:	f000 f8f2 	bl	8002d10 <ili9341_WriteData>
  ili9341_WriteReg(LCD_VCOM2);
 8002b2c:	20c7      	movs	r0, #199	@ 0xc7
 8002b2e:	f000 f8e2 	bl	8002cf6 <ili9341_WriteReg>
  ili9341_WriteData(0x90);
 8002b32:	2090      	movs	r0, #144	@ 0x90
 8002b34:	f000 f8ec 	bl	8002d10 <ili9341_WriteData>
  ili9341_WriteReg(LCD_MAC);
 8002b38:	2036      	movs	r0, #54	@ 0x36
 8002b3a:	f000 f8dc 	bl	8002cf6 <ili9341_WriteReg>
  ili9341_WriteData(0xC8);
 8002b3e:	20c8      	movs	r0, #200	@ 0xc8
 8002b40:	f000 f8e6 	bl	8002d10 <ili9341_WriteData>
  ili9341_WriteReg(LCD_3GAMMA_EN);
 8002b44:	20f2      	movs	r0, #242	@ 0xf2
 8002b46:	f000 f8d6 	bl	8002cf6 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8002b4a:	2000      	movs	r0, #0
 8002b4c:	f000 f8e0 	bl	8002d10 <ili9341_WriteData>
  ili9341_WriteReg(LCD_RGB_INTERFACE);
 8002b50:	20b0      	movs	r0, #176	@ 0xb0
 8002b52:	f000 f8d0 	bl	8002cf6 <ili9341_WriteReg>
  ili9341_WriteData(0xC2);
 8002b56:	20c2      	movs	r0, #194	@ 0xc2
 8002b58:	f000 f8da 	bl	8002d10 <ili9341_WriteData>
  //ili9341_WriteReg(LCD_PIXEL_FORMAT); // added
  //ili9341_WriteData(0x55);
  ili9341_WriteReg(LCD_DFC);
 8002b5c:	20b6      	movs	r0, #182	@ 0xb6
 8002b5e:	f000 f8ca 	bl	8002cf6 <ili9341_WriteReg>
  ili9341_WriteData(0x0A);
 8002b62:	200a      	movs	r0, #10
 8002b64:	f000 f8d4 	bl	8002d10 <ili9341_WriteData>
  ili9341_WriteData(0xA7);
 8002b68:	20a7      	movs	r0, #167	@ 0xa7
 8002b6a:	f000 f8d1 	bl	8002d10 <ili9341_WriteData>
  ili9341_WriteData(0x27);
 8002b6e:	2027      	movs	r0, #39	@ 0x27
 8002b70:	f000 f8ce 	bl	8002d10 <ili9341_WriteData>
  ili9341_WriteData(0x04);
 8002b74:	2004      	movs	r0, #4
 8002b76:	f000 f8cb 	bl	8002d10 <ili9341_WriteData>
  
  /* Colomn address set */
  ili9341_WriteReg(LCD_COLUMN_ADDR);
 8002b7a:	202a      	movs	r0, #42	@ 0x2a
 8002b7c:	f000 f8bb 	bl	8002cf6 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8002b80:	2000      	movs	r0, #0
 8002b82:	f000 f8c5 	bl	8002d10 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8002b86:	2000      	movs	r0, #0
 8002b88:	f000 f8c2 	bl	8002d10 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8002b8c:	2000      	movs	r0, #0
 8002b8e:	f000 f8bf 	bl	8002d10 <ili9341_WriteData>
  ili9341_WriteData(0xEF);
 8002b92:	20ef      	movs	r0, #239	@ 0xef
 8002b94:	f000 f8bc 	bl	8002d10 <ili9341_WriteData>
  /* Page address set */
  ili9341_WriteReg(LCD_PAGE_ADDR);
 8002b98:	202b      	movs	r0, #43	@ 0x2b
 8002b9a:	f000 f8ac 	bl	8002cf6 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8002b9e:	2000      	movs	r0, #0
 8002ba0:	f000 f8b6 	bl	8002d10 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8002ba4:	2000      	movs	r0, #0
 8002ba6:	f000 f8b3 	bl	8002d10 <ili9341_WriteData>
  ili9341_WriteData(0x01);
 8002baa:	2001      	movs	r0, #1
 8002bac:	f000 f8b0 	bl	8002d10 <ili9341_WriteData>
  ili9341_WriteData(0x3F);
 8002bb0:	203f      	movs	r0, #63	@ 0x3f
 8002bb2:	f000 f8ad 	bl	8002d10 <ili9341_WriteData>
  ili9341_WriteReg(LCD_INTERFACE);
 8002bb6:	20f6      	movs	r0, #246	@ 0xf6
 8002bb8:	f000 f89d 	bl	8002cf6 <ili9341_WriteReg>
  ili9341_WriteData(0x01);
 8002bbc:	2001      	movs	r0, #1
 8002bbe:	f000 f8a7 	bl	8002d10 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8002bc2:	2000      	movs	r0, #0
 8002bc4:	f000 f8a4 	bl	8002d10 <ili9341_WriteData>
  ili9341_WriteData(0x06);
 8002bc8:	2006      	movs	r0, #6
 8002bca:	f000 f8a1 	bl	8002d10 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_GRAM);
 8002bce:	202c      	movs	r0, #44	@ 0x2c
 8002bd0:	f000 f891 	bl	8002cf6 <ili9341_WriteReg>
  LCD_Delay(200);
 8002bd4:	20c8      	movs	r0, #200	@ 0xc8
 8002bd6:	f000 fbd9 	bl	800338c <LCD_Delay>
  
  ili9341_WriteReg(LCD_GAMMA);
 8002bda:	2026      	movs	r0, #38	@ 0x26
 8002bdc:	f000 f88b 	bl	8002cf6 <ili9341_WriteReg>
  ili9341_WriteData(0x01);
 8002be0:	2001      	movs	r0, #1
 8002be2:	f000 f895 	bl	8002d10 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_PGAMMA);
 8002be6:	20e0      	movs	r0, #224	@ 0xe0
 8002be8:	f000 f885 	bl	8002cf6 <ili9341_WriteReg>
  ili9341_WriteData(0x0F);
 8002bec:	200f      	movs	r0, #15
 8002bee:	f000 f88f 	bl	8002d10 <ili9341_WriteData>
  ili9341_WriteData(0x29);
 8002bf2:	2029      	movs	r0, #41	@ 0x29
 8002bf4:	f000 f88c 	bl	8002d10 <ili9341_WriteData>
  ili9341_WriteData(0x24);
 8002bf8:	2024      	movs	r0, #36	@ 0x24
 8002bfa:	f000 f889 	bl	8002d10 <ili9341_WriteData>
  ili9341_WriteData(0x0C);
 8002bfe:	200c      	movs	r0, #12
 8002c00:	f000 f886 	bl	8002d10 <ili9341_WriteData>
  ili9341_WriteData(0x0E);
 8002c04:	200e      	movs	r0, #14
 8002c06:	f000 f883 	bl	8002d10 <ili9341_WriteData>
  ili9341_WriteData(0x09);
 8002c0a:	2009      	movs	r0, #9
 8002c0c:	f000 f880 	bl	8002d10 <ili9341_WriteData>
  ili9341_WriteData(0x4E);
 8002c10:	204e      	movs	r0, #78	@ 0x4e
 8002c12:	f000 f87d 	bl	8002d10 <ili9341_WriteData>
  ili9341_WriteData(0x78);
 8002c16:	2078      	movs	r0, #120	@ 0x78
 8002c18:	f000 f87a 	bl	8002d10 <ili9341_WriteData>
  ili9341_WriteData(0x3C);
 8002c1c:	203c      	movs	r0, #60	@ 0x3c
 8002c1e:	f000 f877 	bl	8002d10 <ili9341_WriteData>
  ili9341_WriteData(0x09);
 8002c22:	2009      	movs	r0, #9
 8002c24:	f000 f874 	bl	8002d10 <ili9341_WriteData>
  ili9341_WriteData(0x13);
 8002c28:	2013      	movs	r0, #19
 8002c2a:	f000 f871 	bl	8002d10 <ili9341_WriteData>
  ili9341_WriteData(0x05);
 8002c2e:	2005      	movs	r0, #5
 8002c30:	f000 f86e 	bl	8002d10 <ili9341_WriteData>
  ili9341_WriteData(0x17);
 8002c34:	2017      	movs	r0, #23
 8002c36:	f000 f86b 	bl	8002d10 <ili9341_WriteData>
  ili9341_WriteData(0x11);
 8002c3a:	2011      	movs	r0, #17
 8002c3c:	f000 f868 	bl	8002d10 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8002c40:	2000      	movs	r0, #0
 8002c42:	f000 f865 	bl	8002d10 <ili9341_WriteData>
  ili9341_WriteReg(LCD_NGAMMA);
 8002c46:	20e1      	movs	r0, #225	@ 0xe1
 8002c48:	f000 f855 	bl	8002cf6 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8002c4c:	2000      	movs	r0, #0
 8002c4e:	f000 f85f 	bl	8002d10 <ili9341_WriteData>
  ili9341_WriteData(0x16);
 8002c52:	2016      	movs	r0, #22
 8002c54:	f000 f85c 	bl	8002d10 <ili9341_WriteData>
  ili9341_WriteData(0x1B);
 8002c58:	201b      	movs	r0, #27
 8002c5a:	f000 f859 	bl	8002d10 <ili9341_WriteData>
  ili9341_WriteData(0x04);
 8002c5e:	2004      	movs	r0, #4
 8002c60:	f000 f856 	bl	8002d10 <ili9341_WriteData>
  ili9341_WriteData(0x11);
 8002c64:	2011      	movs	r0, #17
 8002c66:	f000 f853 	bl	8002d10 <ili9341_WriteData>
  ili9341_WriteData(0x07);
 8002c6a:	2007      	movs	r0, #7
 8002c6c:	f000 f850 	bl	8002d10 <ili9341_WriteData>
  ili9341_WriteData(0x31);
 8002c70:	2031      	movs	r0, #49	@ 0x31
 8002c72:	f000 f84d 	bl	8002d10 <ili9341_WriteData>
  ili9341_WriteData(0x33);
 8002c76:	2033      	movs	r0, #51	@ 0x33
 8002c78:	f000 f84a 	bl	8002d10 <ili9341_WriteData>
  ili9341_WriteData(0x42);
 8002c7c:	2042      	movs	r0, #66	@ 0x42
 8002c7e:	f000 f847 	bl	8002d10 <ili9341_WriteData>
  ili9341_WriteData(0x05);
 8002c82:	2005      	movs	r0, #5
 8002c84:	f000 f844 	bl	8002d10 <ili9341_WriteData>
  ili9341_WriteData(0x0C);
 8002c88:	200c      	movs	r0, #12
 8002c8a:	f000 f841 	bl	8002d10 <ili9341_WriteData>
  ili9341_WriteData(0x0A);
 8002c8e:	200a      	movs	r0, #10
 8002c90:	f000 f83e 	bl	8002d10 <ili9341_WriteData>
  ili9341_WriteData(0x28);
 8002c94:	2028      	movs	r0, #40	@ 0x28
 8002c96:	f000 f83b 	bl	8002d10 <ili9341_WriteData>
  ili9341_WriteData(0x2F);
 8002c9a:	202f      	movs	r0, #47	@ 0x2f
 8002c9c:	f000 f838 	bl	8002d10 <ili9341_WriteData>
  ili9341_WriteData(0x0F);
 8002ca0:	200f      	movs	r0, #15
 8002ca2:	f000 f835 	bl	8002d10 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_SLEEP_OUT);
 8002ca6:	2011      	movs	r0, #17
 8002ca8:	f000 f825 	bl	8002cf6 <ili9341_WriteReg>
  LCD_Delay(200);
 8002cac:	20c8      	movs	r0, #200	@ 0xc8
 8002cae:	f000 fb6d 	bl	800338c <LCD_Delay>
  ili9341_WriteReg(LCD_DISPLAY_ON);
 8002cb2:	2029      	movs	r0, #41	@ 0x29
 8002cb4:	f000 f81f 	bl	8002cf6 <ili9341_WriteReg>
  /* GRAM start writing */
  ili9341_WriteReg(LCD_GRAM);
 8002cb8:	202c      	movs	r0, #44	@ 0x2c
 8002cba:	f000 f81c 	bl	8002cf6 <ili9341_WriteReg>
}
 8002cbe:	bf00      	nop
 8002cc0:	bd80      	pop	{r7, pc}

08002cc2 <ili9341_ReadID>:
  * @brief  Disables the Display.
  * @param  None
  * @retval LCD Register Value.
  */
uint16_t ili9341_ReadID(void)
{
 8002cc2:	b580      	push	{r7, lr}
 8002cc4:	af00      	add	r7, sp, #0
  LCD_IO_Init();
 8002cc6:	f000 fa73 	bl	80031b0 <LCD_IO_Init>
  return ((uint16_t)ili9341_ReadData(LCD_READ_ID4, LCD_READ_ID4_SIZE));
 8002cca:	2103      	movs	r1, #3
 8002ccc:	20d3      	movs	r0, #211	@ 0xd3
 8002cce:	f000 f82c 	bl	8002d2a <ili9341_ReadData>
 8002cd2:	4603      	mov	r3, r0
 8002cd4:	b29b      	uxth	r3, r3
}
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	bd80      	pop	{r7, pc}

08002cda <ili9341_DisplayOn>:
  * @brief  Enables the Display.
  * @param  None
  * @retval None
  */
void ili9341_DisplayOn(void)
{
 8002cda:	b580      	push	{r7, lr}
 8002cdc:	af00      	add	r7, sp, #0
  /* Display On */
  ili9341_WriteReg(LCD_DISPLAY_ON);
 8002cde:	2029      	movs	r0, #41	@ 0x29
 8002ce0:	f000 f809 	bl	8002cf6 <ili9341_WriteReg>
}
 8002ce4:	bf00      	nop
 8002ce6:	bd80      	pop	{r7, pc}

08002ce8 <ili9341_DisplayOff>:
  * @brief  Disables the Display.
  * @param  None
  * @retval None
  */
void ili9341_DisplayOff(void)
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	af00      	add	r7, sp, #0
  /* Display Off */
  ili9341_WriteReg(LCD_DISPLAY_OFF);
 8002cec:	2028      	movs	r0, #40	@ 0x28
 8002cee:	f000 f802 	bl	8002cf6 <ili9341_WriteReg>
}
 8002cf2:	bf00      	nop
 8002cf4:	bd80      	pop	{r7, pc}

08002cf6 <ili9341_WriteReg>:
  * @brief  Writes  to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteReg(uint8_t LCD_Reg)
{
 8002cf6:	b580      	push	{r7, lr}
 8002cf8:	b082      	sub	sp, #8
 8002cfa:	af00      	add	r7, sp, #0
 8002cfc:	4603      	mov	r3, r0
 8002cfe:	71fb      	strb	r3, [r7, #7]
  LCD_IO_WriteReg(LCD_Reg);
 8002d00:	79fb      	ldrb	r3, [r7, #7]
 8002d02:	4618      	mov	r0, r3
 8002d04:	f000 faee 	bl	80032e4 <LCD_IO_WriteReg>
}
 8002d08:	bf00      	nop
 8002d0a:	3708      	adds	r7, #8
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	bd80      	pop	{r7, pc}

08002d10 <ili9341_WriteData>:
  * @brief  Writes data to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteData(uint16_t RegValue)
{
 8002d10:	b580      	push	{r7, lr}
 8002d12:	b082      	sub	sp, #8
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	4603      	mov	r3, r0
 8002d18:	80fb      	strh	r3, [r7, #6]
  LCD_IO_WriteData(RegValue);
 8002d1a:	88fb      	ldrh	r3, [r7, #6]
 8002d1c:	4618      	mov	r0, r3
 8002d1e:	f000 fabf 	bl	80032a0 <LCD_IO_WriteData>
}
 8002d22:	bf00      	nop
 8002d24:	3708      	adds	r7, #8
 8002d26:	46bd      	mov	sp, r7
 8002d28:	bd80      	pop	{r7, pc}

08002d2a <ili9341_ReadData>:
  * @param  RegValue: Address of the register to read
  * @param  ReadSize: Number of bytes to read
  * @retval LCD Register Value.
  */
uint32_t ili9341_ReadData(uint16_t RegValue, uint8_t ReadSize)
{
 8002d2a:	b580      	push	{r7, lr}
 8002d2c:	b082      	sub	sp, #8
 8002d2e:	af00      	add	r7, sp, #0
 8002d30:	4603      	mov	r3, r0
 8002d32:	460a      	mov	r2, r1
 8002d34:	80fb      	strh	r3, [r7, #6]
 8002d36:	4613      	mov	r3, r2
 8002d38:	717b      	strb	r3, [r7, #5]
  /* Read a max of 4 bytes */
  return (LCD_IO_ReadData(RegValue, ReadSize));
 8002d3a:	797a      	ldrb	r2, [r7, #5]
 8002d3c:	88fb      	ldrh	r3, [r7, #6]
 8002d3e:	4611      	mov	r1, r2
 8002d40:	4618      	mov	r0, r3
 8002d42:	f000 faf1 	bl	8003328 <LCD_IO_ReadData>
 8002d46:	4603      	mov	r3, r0
}
 8002d48:	4618      	mov	r0, r3
 8002d4a:	3708      	adds	r7, #8
 8002d4c:	46bd      	mov	sp, r7
 8002d4e:	bd80      	pop	{r7, pc}

08002d50 <ili9341_GetLcdPixelWidth>:
  * @brief  Get LCD PIXEL WIDTH.
  * @param  None
  * @retval LCD PIXEL WIDTH.
  */
uint16_t ili9341_GetLcdPixelWidth(void)
{
 8002d50:	b480      	push	{r7}
 8002d52:	af00      	add	r7, sp, #0
  /* Return LCD PIXEL WIDTH */
  return ILI9341_LCD_PIXEL_WIDTH;
 8002d54:	23f0      	movs	r3, #240	@ 0xf0
}
 8002d56:	4618      	mov	r0, r3
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d5e:	4770      	bx	lr

08002d60 <ili9341_GetLcdPixelHeight>:
  * @brief  Get LCD PIXEL HEIGHT.
  * @param  None
  * @retval LCD PIXEL HEIGHT.
  */
uint16_t ili9341_GetLcdPixelHeight(void)
{
 8002d60:	b480      	push	{r7}
 8002d62:	af00      	add	r7, sp, #0
  /* Return LCD PIXEL HEIGHT */
  return ILI9341_LCD_PIXEL_HEIGHT;
 8002d64:	f44f 73a0 	mov.w	r3, #320	@ 0x140
}
 8002d68:	4618      	mov	r0, r3
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d70:	4770      	bx	lr

08002d72 <stmpe811_WriteReg>:
extern uint8_t  I2Cx_Read(uint8_t Addr, uint8_t Reg);
extern void     I2Cx_Error(uint8_t Addr);

/* Helpery */
void stmpe811_WriteReg(uint16_t DeviceAddr, uint8_t Reg, uint8_t Value)
{
 8002d72:	b580      	push	{r7, lr}
 8002d74:	b082      	sub	sp, #8
 8002d76:	af00      	add	r7, sp, #0
 8002d78:	4603      	mov	r3, r0
 8002d7a:	80fb      	strh	r3, [r7, #6]
 8002d7c:	460b      	mov	r3, r1
 8002d7e:	717b      	strb	r3, [r7, #5]
 8002d80:	4613      	mov	r3, r2
 8002d82:	713b      	strb	r3, [r7, #4]
  I2Cx_Write((uint8_t)DeviceAddr, Reg, Value);
 8002d84:	88fb      	ldrh	r3, [r7, #6]
 8002d86:	b2db      	uxtb	r3, r3
 8002d88:	793a      	ldrb	r2, [r7, #4]
 8002d8a:	7979      	ldrb	r1, [r7, #5]
 8002d8c:	4618      	mov	r0, r3
 8002d8e:	f7ff f91b 	bl	8001fc8 <I2Cx_Write>
}
 8002d92:	bf00      	nop
 8002d94:	3708      	adds	r7, #8
 8002d96:	46bd      	mov	sp, r7
 8002d98:	bd80      	pop	{r7, pc}

08002d9a <stmpe811_ReadReg>:

uint8_t stmpe811_ReadReg(uint16_t DeviceAddr, uint8_t Reg)
{
 8002d9a:	b580      	push	{r7, lr}
 8002d9c:	b082      	sub	sp, #8
 8002d9e:	af00      	add	r7, sp, #0
 8002da0:	4603      	mov	r3, r0
 8002da2:	460a      	mov	r2, r1
 8002da4:	80fb      	strh	r3, [r7, #6]
 8002da6:	4613      	mov	r3, r2
 8002da8:	717b      	strb	r3, [r7, #5]
  return I2Cx_Read((uint8_t)DeviceAddr, Reg);
 8002daa:	88fb      	ldrh	r3, [r7, #6]
 8002dac:	b2db      	uxtb	r3, r3
 8002dae:	797a      	ldrb	r2, [r7, #5]
 8002db0:	4611      	mov	r1, r2
 8002db2:	4618      	mov	r0, r3
 8002db4:	f7ff f926 	bl	8002004 <I2Cx_Read>
 8002db8:	4603      	mov	r3, r0
}
 8002dba:	4618      	mov	r0, r3
 8002dbc:	3708      	adds	r7, #8
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	bd80      	pop	{r7, pc}

08002dc2 <stmpe811_Init>:

/* --- Touch Screen Functions --- */

void stmpe811_Init(uint16_t DeviceAddr)
{
 8002dc2:	b580      	push	{r7, lr}
 8002dc4:	b082      	sub	sp, #8
 8002dc6:	af00      	add	r7, sp, #0
 8002dc8:	4603      	mov	r3, r0
 8002dca:	80fb      	strh	r3, [r7, #6]
  stmpe811_Reset(DeviceAddr);
 8002dcc:	88fb      	ldrh	r3, [r7, #6]
 8002dce:	4618      	mov	r0, r3
 8002dd0:	f000 f804 	bl	8002ddc <stmpe811_Reset>
}
 8002dd4:	bf00      	nop
 8002dd6:	3708      	adds	r7, #8
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	bd80      	pop	{r7, pc}

08002ddc <stmpe811_Reset>:

void stmpe811_Reset(uint16_t DeviceAddr)
{
 8002ddc:	b580      	push	{r7, lr}
 8002dde:	b082      	sub	sp, #8
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	4603      	mov	r3, r0
 8002de4:	80fb      	strh	r3, [r7, #6]
  /* SYS_CTRL1: SOFT_RESET */
  stmpe811_WriteReg(DeviceAddr, STMPE811_SYS_CTRL1_REG, 0x02);
 8002de6:	88fb      	ldrh	r3, [r7, #6]
 8002de8:	2202      	movs	r2, #2
 8002dea:	2103      	movs	r1, #3
 8002dec:	4618      	mov	r0, r3
 8002dee:	f7ff ffc0 	bl	8002d72 <stmpe811_WriteReg>
  HAL_Delay(10);
 8002df2:	200a      	movs	r0, #10
 8002df4:	f001 fafe 	bl	80043f4 <HAL_Delay>
  /* Reset bitu resetu */
  stmpe811_WriteReg(DeviceAddr, STMPE811_SYS_CTRL1_REG, 0x00);
 8002df8:	88fb      	ldrh	r3, [r7, #6]
 8002dfa:	2200      	movs	r2, #0
 8002dfc:	2103      	movs	r1, #3
 8002dfe:	4618      	mov	r0, r3
 8002e00:	f7ff ffb7 	bl	8002d72 <stmpe811_WriteReg>
  HAL_Delay(2);
 8002e04:	2002      	movs	r0, #2
 8002e06:	f001 faf5 	bl	80043f4 <HAL_Delay>
}
 8002e0a:	bf00      	nop
 8002e0c:	3708      	adds	r7, #8
 8002e0e:	46bd      	mov	sp, r7
 8002e10:	bd80      	pop	{r7, pc}

08002e12 <stmpe811_ReadID>:

uint16_t stmpe811_ReadID(uint16_t DeviceAddr)
{
 8002e12:	b580      	push	{r7, lr}
 8002e14:	b084      	sub	sp, #16
 8002e16:	af00      	add	r7, sp, #0
 8002e18:	4603      	mov	r3, r0
 8002e1a:	80fb      	strh	r3, [r7, #6]
  uint16_t id = 0;
 8002e1c:	2300      	movs	r3, #0
 8002e1e:	81fb      	strh	r3, [r7, #14]
  /* Odczyt ID (MSB i LSB) - POPRAWNA KOLEJNOŚĆ */
  id = (stmpe811_ReadReg(DeviceAddr, STMPE811_CHP_ID_MSB_REG) << 8);
 8002e20:	88fb      	ldrh	r3, [r7, #6]
 8002e22:	2100      	movs	r1, #0
 8002e24:	4618      	mov	r0, r3
 8002e26:	f7ff ffb8 	bl	8002d9a <stmpe811_ReadReg>
 8002e2a:	4603      	mov	r3, r0
 8002e2c:	021b      	lsls	r3, r3, #8
 8002e2e:	81fb      	strh	r3, [r7, #14]
  id |= stmpe811_ReadReg(DeviceAddr, STMPE811_CHP_ID_LSB_REG);
 8002e30:	88fb      	ldrh	r3, [r7, #6]
 8002e32:	2101      	movs	r1, #1
 8002e34:	4618      	mov	r0, r3
 8002e36:	f7ff ffb0 	bl	8002d9a <stmpe811_ReadReg>
 8002e3a:	4603      	mov	r3, r0
 8002e3c:	461a      	mov	r2, r3
 8002e3e:	89fb      	ldrh	r3, [r7, #14]
 8002e40:	4313      	orrs	r3, r2
 8002e42:	81fb      	strh	r3, [r7, #14]
  return id;
 8002e44:	89fb      	ldrh	r3, [r7, #14]
}
 8002e46:	4618      	mov	r0, r3
 8002e48:	3710      	adds	r7, #16
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	bd80      	pop	{r7, pc}

08002e4e <stmpe811_TS_Start>:

void stmpe811_TS_Start(uint16_t DeviceAddr)
{
 8002e4e:	b580      	push	{r7, lr}
 8002e50:	b084      	sub	sp, #16
 8002e52:	af00      	add	r7, sp, #0
 8002e54:	4603      	mov	r3, r0
 8002e56:	80fb      	strh	r3, [r7, #6]
  uint8_t mode;

  /* 1. Włącz zegar ADC i TSC (SYS_CTRL2) */
  mode = stmpe811_ReadReg(DeviceAddr, STMPE811_SYS_CTRL2_REG);
 8002e58:	88fb      	ldrh	r3, [r7, #6]
 8002e5a:	2104      	movs	r1, #4
 8002e5c:	4618      	mov	r0, r3
 8002e5e:	f7ff ff9c 	bl	8002d9a <stmpe811_ReadReg>
 8002e62:	4603      	mov	r3, r0
 8002e64:	73fb      	strb	r3, [r7, #15]
  /* Zerujemy bity 0 (ADC_OFF) i 3 (TSC_OFF) */
  stmpe811_WriteReg(DeviceAddr, STMPE811_SYS_CTRL2_REG, mode & ~(0x01 | 0x08));
 8002e66:	7bfb      	ldrb	r3, [r7, #15]
 8002e68:	f023 0309 	bic.w	r3, r3, #9
 8002e6c:	b2da      	uxtb	r2, r3
 8002e6e:	88fb      	ldrh	r3, [r7, #6]
 8002e70:	2104      	movs	r1, #4
 8002e72:	4618      	mov	r0, r3
 8002e74:	f7ff ff7d 	bl	8002d72 <stmpe811_WriteReg>

  /* 2. Konfiguracja ADC */
  /* ADC_CTRL1: Sample time = 80, 12-bit mod */
  stmpe811_WriteReg(DeviceAddr, STMPE811_ADC_CTRL1_REG, 0x49);
 8002e78:	88fb      	ldrh	r3, [r7, #6]
 8002e7a:	2249      	movs	r2, #73	@ 0x49
 8002e7c:	2120      	movs	r1, #32
 8002e7e:	4618      	mov	r0, r3
 8002e80:	f7ff ff77 	bl	8002d72 <stmpe811_WriteReg>
  HAL_Delay(2);
 8002e84:	2002      	movs	r0, #2
 8002e86:	f001 fab5 	bl	80043f4 <HAL_Delay>
  /* ADC_CTRL2: ADC freq = 3.25 MHz */
  stmpe811_WriteReg(DeviceAddr, STMPE811_ADC_CTRL2_REG, 0x01);
 8002e8a:	88fb      	ldrh	r3, [r7, #6]
 8002e8c:	2201      	movs	r2, #1
 8002e8e:	2121      	movs	r1, #33	@ 0x21
 8002e90:	4618      	mov	r0, r3
 8002e92:	f7ff ff6e 	bl	8002d72 <stmpe811_WriteReg>

  /* 3. Konfiguracja Panelu Dotykowego (TSC) */
  /* TSC_CFG: Ave=4, Touch Delay=500us, Settling=500us */
  stmpe811_WriteReg(DeviceAddr, STMPE811_TSC_CFG_REG, 0x9A);
 8002e96:	88fb      	ldrh	r3, [r7, #6]
 8002e98:	229a      	movs	r2, #154	@ 0x9a
 8002e9a:	2141      	movs	r1, #65	@ 0x41
 8002e9c:	4618      	mov	r0, r3
 8002e9e:	f7ff ff68 	bl	8002d72 <stmpe811_WriteReg>

  /* TSC_FRACT_XYZ: Format danych */
  stmpe811_WriteReg(DeviceAddr, STMPE811_TSC_FRACT_XYZ_REG, 0x01);
 8002ea2:	88fb      	ldrh	r3, [r7, #6]
 8002ea4:	2201      	movs	r2, #1
 8002ea6:	2156      	movs	r1, #86	@ 0x56
 8002ea8:	4618      	mov	r0, r3
 8002eaa:	f7ff ff62 	bl	8002d72 <stmpe811_WriteReg>

  /* TSC_I_DRIVE: Prąd 50mA */
  stmpe811_WriteReg(DeviceAddr, STMPE811_TSC_I_DRIVE_REG, 0x01);
 8002eae:	88fb      	ldrh	r3, [r7, #6]
 8002eb0:	2201      	movs	r2, #1
 8002eb2:	2158      	movs	r1, #88	@ 0x58
 8002eb4:	4618      	mov	r0, r3
 8002eb6:	f7ff ff5c 	bl	8002d72 <stmpe811_WriteReg>

  /* 4. Konfiguracja FIFO */
  stmpe811_WriteReg(DeviceAddr, STMPE811_FIFO_TH_REG, 0x01);
 8002eba:	88fb      	ldrh	r3, [r7, #6]
 8002ebc:	2201      	movs	r2, #1
 8002ebe:	214a      	movs	r1, #74	@ 0x4a
 8002ec0:	4618      	mov	r0, r3
 8002ec2:	f7ff ff56 	bl	8002d72 <stmpe811_WriteReg>
  stmpe811_WriteReg(DeviceAddr, STMPE811_FIFO_STA_REG, 0x01); /* Reset FIFO */
 8002ec6:	88fb      	ldrh	r3, [r7, #6]
 8002ec8:	2201      	movs	r2, #1
 8002eca:	214b      	movs	r1, #75	@ 0x4b
 8002ecc:	4618      	mov	r0, r3
 8002ece:	f7ff ff50 	bl	8002d72 <stmpe811_WriteReg>
  stmpe811_WriteReg(DeviceAddr, STMPE811_FIFO_STA_REG, 0x00); /* Enable FIFO */
 8002ed2:	88fb      	ldrh	r3, [r7, #6]
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	214b      	movs	r1, #75	@ 0x4b
 8002ed8:	4618      	mov	r0, r3
 8002eda:	f7ff ff4a 	bl	8002d72 <stmpe811_WriteReg>

  /* 5. Włącz globalnie TS */
  /* TSC_CTRL: Enable TSC, Tryb XYZ */
  stmpe811_WriteReg(DeviceAddr, STMPE811_TSC_CTRL_REG, 0x01);
 8002ede:	88fb      	ldrh	r3, [r7, #6]
 8002ee0:	2201      	movs	r2, #1
 8002ee2:	2140      	movs	r1, #64	@ 0x40
 8002ee4:	4618      	mov	r0, r3
 8002ee6:	f7ff ff44 	bl	8002d72 <stmpe811_WriteReg>

  /* Wyczyść przerwania */
  stmpe811_WriteReg(DeviceAddr, STMPE811_INT_STA_REG, 0xFF);
 8002eea:	88fb      	ldrh	r3, [r7, #6]
 8002eec:	22ff      	movs	r2, #255	@ 0xff
 8002eee:	210b      	movs	r1, #11
 8002ef0:	4618      	mov	r0, r3
 8002ef2:	f7ff ff3e 	bl	8002d72 <stmpe811_WriteReg>
}
 8002ef6:	bf00      	nop
 8002ef8:	3710      	adds	r7, #16
 8002efa:	46bd      	mov	sp, r7
 8002efc:	bd80      	pop	{r7, pc}

08002efe <stmpe811_TS_DetectTouch>:

uint8_t stmpe811_TS_DetectTouch(uint16_t DeviceAddr)
{
 8002efe:	b580      	push	{r7, lr}
 8002f00:	b084      	sub	sp, #16
 8002f02:	af00      	add	r7, sp, #0
 8002f04:	4603      	mov	r3, r0
 8002f06:	80fb      	strh	r3, [r7, #6]
  uint8_t state;
  uint8_t fifo_size;

  /* Metoda 1: Sprawdź status w rejestrze kontrolnym (bit 7) */
  state = (stmpe811_ReadReg(DeviceAddr, STMPE811_TSC_CTRL_REG) & 0x80);
 8002f08:	88fb      	ldrh	r3, [r7, #6]
 8002f0a:	2140      	movs	r1, #64	@ 0x40
 8002f0c:	4618      	mov	r0, r3
 8002f0e:	f7ff ff44 	bl	8002d9a <stmpe811_ReadReg>
 8002f12:	4603      	mov	r3, r0
 8002f14:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8002f18:	73fb      	strb	r3, [r7, #15]

  /* Metoda 2 (Pewniejsza): Sprawdź czy jest coś w FIFO */
  fifo_size = stmpe811_ReadReg(DeviceAddr, STMPE811_FIFO_SIZE_REG);
 8002f1a:	88fb      	ldrh	r3, [r7, #6]
 8002f1c:	214c      	movs	r1, #76	@ 0x4c
 8002f1e:	4618      	mov	r0, r3
 8002f20:	f7ff ff3b 	bl	8002d9a <stmpe811_ReadReg>
 8002f24:	4603      	mov	r3, r0
 8002f26:	73bb      	strb	r3, [r7, #14]

  /* Uznajemy dotyk, jeśli flaga jest ustawiona LUB są dane w FIFO */
  if(state > 0 || fifo_size > 0)
 8002f28:	7bfb      	ldrb	r3, [r7, #15]
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d102      	bne.n	8002f34 <stmpe811_TS_DetectTouch+0x36>
 8002f2e:	7bbb      	ldrb	r3, [r7, #14]
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d001      	beq.n	8002f38 <stmpe811_TS_DetectTouch+0x3a>
  {
      return 1;
 8002f34:	2301      	movs	r3, #1
 8002f36:	e000      	b.n	8002f3a <stmpe811_TS_DetectTouch+0x3c>
  }
  return 0;
 8002f38:	2300      	movs	r3, #0
}
 8002f3a:	4618      	mov	r0, r3
 8002f3c:	3710      	adds	r7, #16
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	bd80      	pop	{r7, pc}

08002f42 <stmpe811_TS_GetXY>:

void stmpe811_TS_GetXY(uint16_t DeviceAddr, uint16_t *X, uint16_t *Y)
{
 8002f42:	b580      	push	{r7, lr}
 8002f44:	b088      	sub	sp, #32
 8002f46:	af00      	add	r7, sp, #0
 8002f48:	4603      	mov	r3, r0
 8002f4a:	60b9      	str	r1, [r7, #8]
 8002f4c:	607a      	str	r2, [r7, #4]
 8002f4e:	81fb      	strh	r3, [r7, #14]
  uint8_t dataXYZ[4];

  /* WAŻNE: Czytamy 4 bajty w JEDNEJ transakcji (Burst Read).
     Czytanie ich osobno (po 1 bajcie) powoduje błędy pozycji!
     Startujemy od rejestru 0x4D (TSC_DATA_X) */
  I2Cx_ReadBuffer(DeviceAddr, STMPE811_TSC_DATA_X_REG, dataXYZ, 4);
 8002f50:	89f8      	ldrh	r0, [r7, #14]
 8002f52:	f107 0214 	add.w	r2, r7, #20
 8002f56:	2304      	movs	r3, #4
 8002f58:	214d      	movs	r1, #77	@ 0x4d
 8002f5a:	f7ff f879 	bl	8002050 <I2Cx_ReadBuffer>
  /* Obliczenia:
     Byte 0: X [11:4]
     Byte 1: X [3:0] | Y [11:8]
     Byte 2: Y [7:0]
  */
  uint32_t valX = (dataXYZ[0] << 4) | ((dataXYZ[1] & 0xF0) >> 4);
 8002f5e:	7d3b      	ldrb	r3, [r7, #20]
 8002f60:	011b      	lsls	r3, r3, #4
 8002f62:	7d7a      	ldrb	r2, [r7, #21]
 8002f64:	0912      	lsrs	r2, r2, #4
 8002f66:	b2d2      	uxtb	r2, r2
 8002f68:	4313      	orrs	r3, r2
 8002f6a:	61fb      	str	r3, [r7, #28]
  uint32_t valY = ((dataXYZ[1] & 0x0F) << 8) | dataXYZ[2];
 8002f6c:	7d7b      	ldrb	r3, [r7, #21]
 8002f6e:	021b      	lsls	r3, r3, #8
 8002f70:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8002f74:	7dba      	ldrb	r2, [r7, #22]
 8002f76:	4313      	orrs	r3, r2
 8002f78:	61bb      	str	r3, [r7, #24]

  /* Przypisanie do wskaźników */
  *X = (uint16_t)valX;
 8002f7a:	69fb      	ldr	r3, [r7, #28]
 8002f7c:	b29a      	uxth	r2, r3
 8002f7e:	68bb      	ldr	r3, [r7, #8]
 8002f80:	801a      	strh	r2, [r3, #0]
  *Y = (uint16_t)valY;
 8002f82:	69bb      	ldr	r3, [r7, #24]
 8002f84:	b29a      	uxth	r2, r3
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	801a      	strh	r2, [r3, #0]

  /* Reset FIFO, aby przygotować układ na kolejny odczyt */
  stmpe811_WriteReg(DeviceAddr, STMPE811_FIFO_STA_REG, 0x01); /* Reset */
 8002f8a:	89fb      	ldrh	r3, [r7, #14]
 8002f8c:	2201      	movs	r2, #1
 8002f8e:	214b      	movs	r1, #75	@ 0x4b
 8002f90:	4618      	mov	r0, r3
 8002f92:	f7ff feee 	bl	8002d72 <stmpe811_WriteReg>
  stmpe811_WriteReg(DeviceAddr, STMPE811_FIFO_STA_REG, 0x00); /* Enable */
 8002f96:	89fb      	ldrh	r3, [r7, #14]
 8002f98:	2200      	movs	r2, #0
 8002f9a:	214b      	movs	r1, #75	@ 0x4b
 8002f9c:	4618      	mov	r0, r3
 8002f9e:	f7ff fee8 	bl	8002d72 <stmpe811_WriteReg>
}
 8002fa2:	bf00      	nop
 8002fa4:	3720      	adds	r7, #32
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	bd80      	pop	{r7, pc}

08002faa <stmpe811_TS_EnableIT>:

void stmpe811_TS_EnableIT(uint16_t DeviceAddr) {
 8002faa:	b580      	push	{r7, lr}
 8002fac:	b082      	sub	sp, #8
 8002fae:	af00      	add	r7, sp, #0
 8002fb0:	4603      	mov	r3, r0
 8002fb2:	80fb      	strh	r3, [r7, #6]
  stmpe811_WriteReg(DeviceAddr, STMPE811_INT_EN_REG, 0x01);
 8002fb4:	88fb      	ldrh	r3, [r7, #6]
 8002fb6:	2201      	movs	r2, #1
 8002fb8:	210a      	movs	r1, #10
 8002fba:	4618      	mov	r0, r3
 8002fbc:	f7ff fed9 	bl	8002d72 <stmpe811_WriteReg>
  stmpe811_WriteReg(DeviceAddr, STMPE811_INT_CTRL_REG, 0x01);
 8002fc0:	88fb      	ldrh	r3, [r7, #6]
 8002fc2:	2201      	movs	r2, #1
 8002fc4:	2109      	movs	r1, #9
 8002fc6:	4618      	mov	r0, r3
 8002fc8:	f7ff fed3 	bl	8002d72 <stmpe811_WriteReg>
}
 8002fcc:	bf00      	nop
 8002fce:	3708      	adds	r7, #8
 8002fd0:	46bd      	mov	sp, r7
 8002fd2:	bd80      	pop	{r7, pc}

08002fd4 <stmpe811_TS_DisableIT>:
void stmpe811_TS_DisableIT(uint16_t DeviceAddr) {
 8002fd4:	b580      	push	{r7, lr}
 8002fd6:	b082      	sub	sp, #8
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	4603      	mov	r3, r0
 8002fdc:	80fb      	strh	r3, [r7, #6]
  stmpe811_WriteReg(DeviceAddr, STMPE811_INT_EN_REG, 0x00);
 8002fde:	88fb      	ldrh	r3, [r7, #6]
 8002fe0:	2200      	movs	r2, #0
 8002fe2:	210a      	movs	r1, #10
 8002fe4:	4618      	mov	r0, r3
 8002fe6:	f7ff fec4 	bl	8002d72 <stmpe811_WriteReg>
}
 8002fea:	bf00      	nop
 8002fec:	3708      	adds	r7, #8
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	bd80      	pop	{r7, pc}

08002ff2 <stmpe811_TS_ITStatus>:
uint8_t stmpe811_TS_ITStatus(uint16_t DeviceAddr) {
 8002ff2:	b580      	push	{r7, lr}
 8002ff4:	b082      	sub	sp, #8
 8002ff6:	af00      	add	r7, sp, #0
 8002ff8:	4603      	mov	r3, r0
 8002ffa:	80fb      	strh	r3, [r7, #6]
  return (stmpe811_ReadReg(DeviceAddr, STMPE811_INT_STA_REG) & 0x01);
 8002ffc:	88fb      	ldrh	r3, [r7, #6]
 8002ffe:	210b      	movs	r1, #11
 8003000:	4618      	mov	r0, r3
 8003002:	f7ff feca 	bl	8002d9a <stmpe811_ReadReg>
 8003006:	4603      	mov	r3, r0
 8003008:	f003 0301 	and.w	r3, r3, #1
 800300c:	b2db      	uxtb	r3, r3
}
 800300e:	4618      	mov	r0, r3
 8003010:	3708      	adds	r7, #8
 8003012:	46bd      	mov	sp, r7
 8003014:	bd80      	pop	{r7, pc}

08003016 <stmpe811_TS_ClearIT>:
void stmpe811_TS_ClearIT(uint16_t DeviceAddr) {
 8003016:	b580      	push	{r7, lr}
 8003018:	b082      	sub	sp, #8
 800301a:	af00      	add	r7, sp, #0
 800301c:	4603      	mov	r3, r0
 800301e:	80fb      	strh	r3, [r7, #6]
  stmpe811_WriteReg(DeviceAddr, STMPE811_INT_STA_REG, 0xFF);
 8003020:	88fb      	ldrh	r3, [r7, #6]
 8003022:	22ff      	movs	r2, #255	@ 0xff
 8003024:	210b      	movs	r1, #11
 8003026:	4618      	mov	r0, r3
 8003028:	f7ff fea3 	bl	8002d72 <stmpe811_WriteReg>
}
 800302c:	bf00      	nop
 800302e:	3708      	adds	r7, #8
 8003030:	46bd      	mov	sp, r7
 8003032:	bd80      	pop	{r7, pc}

08003034 <SPIx_Init>:

/**
  * @brief  SPIx Bus initialization
  */
static void SPIx_Init(void)
{
 8003034:	b580      	push	{r7, lr}
 8003036:	af00      	add	r7, sp, #0
  if (HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 8003038:	4819      	ldr	r0, [pc, #100]	@ (80030a0 <SPIx_Init+0x6c>)
 800303a:	f006 ff49 	bl	8009ed0 <HAL_SPI_GetState>
 800303e:	4603      	mov	r3, r0
 8003040:	2b00      	cmp	r3, #0
 8003042:	d12b      	bne.n	800309c <SPIx_Init+0x68>
  {
    /* SPI configuration -----------------------------------------------------*/
    SpiHandle.Instance = DISCOVERY_SPIx;
 8003044:	4b16      	ldr	r3, [pc, #88]	@ (80030a0 <SPIx_Init+0x6c>)
 8003046:	4a17      	ldr	r2, [pc, #92]	@ (80030a4 <SPIx_Init+0x70>)
 8003048:	601a      	str	r2, [r3, #0]
       to verify these constraints:
       - ILI9341 LCD SPI interface max baudrate is 10MHz for write and 6.66MHz for read
       - l3gd20 SPI interface max baudrate is 10MHz for write/read
       - PCLK2 frequency is set to 90 MHz
    */
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800304a:	4b15      	ldr	r3, [pc, #84]	@ (80030a0 <SPIx_Init+0x6c>)
 800304c:	2218      	movs	r2, #24
 800304e:	61da      	str	r2, [r3, #28]

    /* On STM32F429I-Discovery, LCD ID cannot be read then keep a common configuration */
    /* for LCD and GYRO (SPI_DIRECTION_2LINES) */
    /* Note: To read a register a LCD, SPI_DIRECTION_1LINE should be set */
    SpiHandle.Init.Direction      = SPI_DIRECTION_2LINES;
 8003050:	4b13      	ldr	r3, [pc, #76]	@ (80030a0 <SPIx_Init+0x6c>)
 8003052:	2200      	movs	r2, #0
 8003054:	609a      	str	r2, [r3, #8]
    SpiHandle.Init.CLKPhase       = SPI_PHASE_1EDGE;
 8003056:	4b12      	ldr	r3, [pc, #72]	@ (80030a0 <SPIx_Init+0x6c>)
 8003058:	2200      	movs	r2, #0
 800305a:	615a      	str	r2, [r3, #20]
    SpiHandle.Init.CLKPolarity    = SPI_POLARITY_LOW;
 800305c:	4b10      	ldr	r3, [pc, #64]	@ (80030a0 <SPIx_Init+0x6c>)
 800305e:	2200      	movs	r2, #0
 8003060:	611a      	str	r2, [r3, #16]
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 8003062:	4b0f      	ldr	r3, [pc, #60]	@ (80030a0 <SPIx_Init+0x6c>)
 8003064:	2200      	movs	r2, #0
 8003066:	629a      	str	r2, [r3, #40]	@ 0x28
    SpiHandle.Init.CRCPolynomial  = 7;
 8003068:	4b0d      	ldr	r3, [pc, #52]	@ (80030a0 <SPIx_Init+0x6c>)
 800306a:	2207      	movs	r2, #7
 800306c:	62da      	str	r2, [r3, #44]	@ 0x2c
    SpiHandle.Init.DataSize       = SPI_DATASIZE_8BIT;
 800306e:	4b0c      	ldr	r3, [pc, #48]	@ (80030a0 <SPIx_Init+0x6c>)
 8003070:	2200      	movs	r2, #0
 8003072:	60da      	str	r2, [r3, #12]
    SpiHandle.Init.FirstBit       = SPI_FIRSTBIT_MSB;
 8003074:	4b0a      	ldr	r3, [pc, #40]	@ (80030a0 <SPIx_Init+0x6c>)
 8003076:	2200      	movs	r2, #0
 8003078:	621a      	str	r2, [r3, #32]
    SpiHandle.Init.NSS            = SPI_NSS_SOFT;
 800307a:	4b09      	ldr	r3, [pc, #36]	@ (80030a0 <SPIx_Init+0x6c>)
 800307c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003080:	619a      	str	r2, [r3, #24]
    SpiHandle.Init.TIMode         = SPI_TIMODE_DISABLED;
 8003082:	4b07      	ldr	r3, [pc, #28]	@ (80030a0 <SPIx_Init+0x6c>)
 8003084:	2200      	movs	r2, #0
 8003086:	625a      	str	r2, [r3, #36]	@ 0x24
    SpiHandle.Init.Mode           = SPI_MODE_MASTER;
 8003088:	4b05      	ldr	r3, [pc, #20]	@ (80030a0 <SPIx_Init+0x6c>)
 800308a:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800308e:	605a      	str	r2, [r3, #4]

    SPIx_MspInit(&SpiHandle);
 8003090:	4803      	ldr	r0, [pc, #12]	@ (80030a0 <SPIx_Init+0x6c>)
 8003092:	f000 f853 	bl	800313c <SPIx_MspInit>
    HAL_SPI_Init(&SpiHandle);
 8003096:	4802      	ldr	r0, [pc, #8]	@ (80030a0 <SPIx_Init+0x6c>)
 8003098:	f006 fa63 	bl	8009562 <HAL_SPI_Init>
  }
}
 800309c:	bf00      	nop
 800309e:	bd80      	pop	{r7, pc}
 80030a0:	2000077c 	.word	0x2000077c
 80030a4:	40015000 	.word	0x40015000

080030a8 <SPIx_Read>:
  * @brief  Reads 4 bytes from device.
  * @param  ReadSize: Number of bytes to read (max 4 bytes)
  * @retval Value read on the SPI
  */
static uint32_t SPIx_Read(uint8_t ReadSize)
{
 80030a8:	b580      	push	{r7, lr}
 80030aa:	b084      	sub	sp, #16
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	4603      	mov	r3, r0
 80030b0:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 80030b2:	2300      	movs	r3, #0
 80030b4:	73fb      	strb	r3, [r7, #15]
  uint32_t readvalue;

  status = HAL_SPI_Receive(&SpiHandle, (uint8_t *) &readvalue, ReadSize, SpixTimeout);
 80030b6:	79fb      	ldrb	r3, [r7, #7]
 80030b8:	b29a      	uxth	r2, r3
 80030ba:	4b09      	ldr	r3, [pc, #36]	@ (80030e0 <SPIx_Read+0x38>)
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	f107 0108 	add.w	r1, r7, #8
 80030c2:	4808      	ldr	r0, [pc, #32]	@ (80030e4 <SPIx_Read+0x3c>)
 80030c4:	f006 fc42 	bl	800994c <HAL_SPI_Receive>
 80030c8:	4603      	mov	r3, r0
 80030ca:	73fb      	strb	r3, [r7, #15]

  /* Check the communication status */
  if (status != HAL_OK)
 80030cc:	7bfb      	ldrb	r3, [r7, #15]
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d001      	beq.n	80030d6 <SPIx_Read+0x2e>
  {
    /* Re-Initialize the BUS */
    SPIx_Error();
 80030d2:	f000 f827 	bl	8003124 <SPIx_Error>
  }

  return readvalue;
 80030d6:	68bb      	ldr	r3, [r7, #8]
}
 80030d8:	4618      	mov	r0, r3
 80030da:	3710      	adds	r7, #16
 80030dc:	46bd      	mov	sp, r7
 80030de:	bd80      	pop	{r7, pc}
 80030e0:	20000098 	.word	0x20000098
 80030e4:	2000077c 	.word	0x2000077c

080030e8 <SPIx_Write>:
/**
  * @brief  Writes a byte to device.
  * @param  Value: value to be written
  */
static void SPIx_Write(uint16_t Value)
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	b084      	sub	sp, #16
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	4603      	mov	r3, r0
 80030f0:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 80030f2:	2300      	movs	r3, #0
 80030f4:	73fb      	strb	r3, [r7, #15]

  status = HAL_SPI_Transmit(&SpiHandle, (uint8_t *) &Value, 1, SpixTimeout);
 80030f6:	4b09      	ldr	r3, [pc, #36]	@ (800311c <SPIx_Write+0x34>)
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	1db9      	adds	r1, r7, #6
 80030fc:	2201      	movs	r2, #1
 80030fe:	4808      	ldr	r0, [pc, #32]	@ (8003120 <SPIx_Write+0x38>)
 8003100:	f006 fae0 	bl	80096c4 <HAL_SPI_Transmit>
 8003104:	4603      	mov	r3, r0
 8003106:	73fb      	strb	r3, [r7, #15]

  /* Check the communication status */
  if (status != HAL_OK)
 8003108:	7bfb      	ldrb	r3, [r7, #15]
 800310a:	2b00      	cmp	r3, #0
 800310c:	d001      	beq.n	8003112 <SPIx_Write+0x2a>
  {
    /* Re-Initialize the BUS */
    SPIx_Error();
 800310e:	f000 f809 	bl	8003124 <SPIx_Error>
  }
}
 8003112:	bf00      	nop
 8003114:	3710      	adds	r7, #16
 8003116:	46bd      	mov	sp, r7
 8003118:	bd80      	pop	{r7, pc}
 800311a:	bf00      	nop
 800311c:	20000098 	.word	0x20000098
 8003120:	2000077c 	.word	0x2000077c

08003124 <SPIx_Error>:

/**
  * @brief  SPIx error treatment function.
  */
static void SPIx_Error(void)
{
 8003124:	b580      	push	{r7, lr}
 8003126:	af00      	add	r7, sp, #0
  /* De-initialize the SPI communication BUS */
  HAL_SPI_DeInit(&SpiHandle);
 8003128:	4803      	ldr	r0, [pc, #12]	@ (8003138 <SPIx_Error+0x14>)
 800312a:	f006 faa3 	bl	8009674 <HAL_SPI_DeInit>

  /* Re- Initialize the SPI communication BUS */
  SPIx_Init();
 800312e:	f7ff ff81 	bl	8003034 <SPIx_Init>
}
 8003132:	bf00      	nop
 8003134:	bd80      	pop	{r7, pc}
 8003136:	bf00      	nop
 8003138:	2000077c 	.word	0x2000077c

0800313c <SPIx_MspInit>:
/**
  * @brief  SPI MSP Init.
  * @param  hspi: SPI handle
  */
static void SPIx_MspInit(SPI_HandleTypeDef *hspi)
{
 800313c:	b580      	push	{r7, lr}
 800313e:	b08a      	sub	sp, #40	@ 0x28
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPIx clock */
  DISCOVERY_SPIx_CLK_ENABLE();
 8003144:	2300      	movs	r3, #0
 8003146:	613b      	str	r3, [r7, #16]
 8003148:	4b17      	ldr	r3, [pc, #92]	@ (80031a8 <SPIx_MspInit+0x6c>)
 800314a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800314c:	4a16      	ldr	r2, [pc, #88]	@ (80031a8 <SPIx_MspInit+0x6c>)
 800314e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003152:	6453      	str	r3, [r2, #68]	@ 0x44
 8003154:	4b14      	ldr	r3, [pc, #80]	@ (80031a8 <SPIx_MspInit+0x6c>)
 8003156:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003158:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800315c:	613b      	str	r3, [r7, #16]
 800315e:	693b      	ldr	r3, [r7, #16]

  /* Enable DISCOVERY_SPI GPIO clock */
  DISCOVERY_SPIx_GPIO_CLK_ENABLE();
 8003160:	2300      	movs	r3, #0
 8003162:	60fb      	str	r3, [r7, #12]
 8003164:	4b10      	ldr	r3, [pc, #64]	@ (80031a8 <SPIx_MspInit+0x6c>)
 8003166:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003168:	4a0f      	ldr	r2, [pc, #60]	@ (80031a8 <SPIx_MspInit+0x6c>)
 800316a:	f043 0320 	orr.w	r3, r3, #32
 800316e:	6313      	str	r3, [r2, #48]	@ 0x30
 8003170:	4b0d      	ldr	r3, [pc, #52]	@ (80031a8 <SPIx_MspInit+0x6c>)
 8003172:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003174:	f003 0320 	and.w	r3, r3, #32
 8003178:	60fb      	str	r3, [r7, #12]
 800317a:	68fb      	ldr	r3, [r7, #12]

  /* configure SPI SCK, MOSI and MISO */
  GPIO_InitStructure.Pin    = (DISCOVERY_SPIx_SCK_PIN | DISCOVERY_SPIx_MOSI_PIN | DISCOVERY_SPIx_MISO_PIN);
 800317c:	f44f 7360 	mov.w	r3, #896	@ 0x380
 8003180:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode   = GPIO_MODE_AF_PP;
 8003182:	2302      	movs	r3, #2
 8003184:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull   = GPIO_PULLDOWN;
 8003186:	2302      	movs	r3, #2
 8003188:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed  = GPIO_SPEED_MEDIUM;
 800318a:	2301      	movs	r3, #1
 800318c:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = DISCOVERY_SPIx_AF;
 800318e:	2305      	movs	r3, #5
 8003190:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DISCOVERY_SPIx_GPIO_PORT, &GPIO_InitStructure);
 8003192:	f107 0314 	add.w	r3, r7, #20
 8003196:	4619      	mov	r1, r3
 8003198:	4804      	ldr	r0, [pc, #16]	@ (80031ac <SPIx_MspInit+0x70>)
 800319a:	f002 fa8b 	bl	80056b4 <HAL_GPIO_Init>
}
 800319e:	bf00      	nop
 80031a0:	3728      	adds	r7, #40	@ 0x28
 80031a2:	46bd      	mov	sp, r7
 80031a4:	bd80      	pop	{r7, pc}
 80031a6:	bf00      	nop
 80031a8:	40023800 	.word	0x40023800
 80031ac:	40021400 	.word	0x40021400

080031b0 <LCD_IO_Init>:

/**
  * @brief  Configures the LCD_SPI interface.
  */
void LCD_IO_Init(void)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	b088      	sub	sp, #32
 80031b4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  if (Is_LCD_IO_Initialized == 0)
 80031b6:	4b36      	ldr	r3, [pc, #216]	@ (8003290 <LCD_IO_Init+0xe0>)
 80031b8:	781b      	ldrb	r3, [r3, #0]
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d164      	bne.n	8003288 <LCD_IO_Init+0xd8>
  {
    Is_LCD_IO_Initialized = 1;
 80031be:	4b34      	ldr	r3, [pc, #208]	@ (8003290 <LCD_IO_Init+0xe0>)
 80031c0:	2201      	movs	r2, #1
 80031c2:	701a      	strb	r2, [r3, #0]

    /* Configure NCS in Output Push-Pull mode */
    LCD_WRX_GPIO_CLK_ENABLE();
 80031c4:	2300      	movs	r3, #0
 80031c6:	60bb      	str	r3, [r7, #8]
 80031c8:	4b32      	ldr	r3, [pc, #200]	@ (8003294 <LCD_IO_Init+0xe4>)
 80031ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031cc:	4a31      	ldr	r2, [pc, #196]	@ (8003294 <LCD_IO_Init+0xe4>)
 80031ce:	f043 0308 	orr.w	r3, r3, #8
 80031d2:	6313      	str	r3, [r2, #48]	@ 0x30
 80031d4:	4b2f      	ldr	r3, [pc, #188]	@ (8003294 <LCD_IO_Init+0xe4>)
 80031d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031d8:	f003 0308 	and.w	r3, r3, #8
 80031dc:	60bb      	str	r3, [r7, #8]
 80031de:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStructure.Pin     = LCD_WRX_PIN;
 80031e0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80031e4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 80031e6:	2301      	movs	r3, #1
 80031e8:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 80031ea:	2300      	movs	r3, #0
 80031ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 80031ee:	2302      	movs	r3, #2
 80031f0:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_WRX_GPIO_PORT, &GPIO_InitStructure);
 80031f2:	f107 030c 	add.w	r3, r7, #12
 80031f6:	4619      	mov	r1, r3
 80031f8:	4827      	ldr	r0, [pc, #156]	@ (8003298 <LCD_IO_Init+0xe8>)
 80031fa:	f002 fa5b 	bl	80056b4 <HAL_GPIO_Init>

    LCD_RDX_GPIO_CLK_ENABLE();
 80031fe:	2300      	movs	r3, #0
 8003200:	607b      	str	r3, [r7, #4]
 8003202:	4b24      	ldr	r3, [pc, #144]	@ (8003294 <LCD_IO_Init+0xe4>)
 8003204:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003206:	4a23      	ldr	r2, [pc, #140]	@ (8003294 <LCD_IO_Init+0xe4>)
 8003208:	f043 0308 	orr.w	r3, r3, #8
 800320c:	6313      	str	r3, [r2, #48]	@ 0x30
 800320e:	4b21      	ldr	r3, [pc, #132]	@ (8003294 <LCD_IO_Init+0xe4>)
 8003210:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003212:	f003 0308 	and.w	r3, r3, #8
 8003216:	607b      	str	r3, [r7, #4]
 8003218:	687b      	ldr	r3, [r7, #4]
    GPIO_InitStructure.Pin     = LCD_RDX_PIN;
 800321a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800321e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8003220:	2301      	movs	r3, #1
 8003222:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8003224:	2300      	movs	r3, #0
 8003226:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8003228:	2302      	movs	r3, #2
 800322a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_RDX_GPIO_PORT, &GPIO_InitStructure);
 800322c:	f107 030c 	add.w	r3, r7, #12
 8003230:	4619      	mov	r1, r3
 8003232:	4819      	ldr	r0, [pc, #100]	@ (8003298 <LCD_IO_Init+0xe8>)
 8003234:	f002 fa3e 	bl	80056b4 <HAL_GPIO_Init>

    /* Configure the LCD Control pins ----------------------------------------*/
    LCD_NCS_GPIO_CLK_ENABLE();
 8003238:	2300      	movs	r3, #0
 800323a:	603b      	str	r3, [r7, #0]
 800323c:	4b15      	ldr	r3, [pc, #84]	@ (8003294 <LCD_IO_Init+0xe4>)
 800323e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003240:	4a14      	ldr	r2, [pc, #80]	@ (8003294 <LCD_IO_Init+0xe4>)
 8003242:	f043 0304 	orr.w	r3, r3, #4
 8003246:	6313      	str	r3, [r2, #48]	@ 0x30
 8003248:	4b12      	ldr	r3, [pc, #72]	@ (8003294 <LCD_IO_Init+0xe4>)
 800324a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800324c:	f003 0304 	and.w	r3, r3, #4
 8003250:	603b      	str	r3, [r7, #0]
 8003252:	683b      	ldr	r3, [r7, #0]

    /* Configure NCS in Output Push-Pull mode */
    GPIO_InitStructure.Pin     = LCD_NCS_PIN;
 8003254:	2304      	movs	r3, #4
 8003256:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8003258:	2301      	movs	r3, #1
 800325a:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 800325c:	2300      	movs	r3, #0
 800325e:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8003260:	2302      	movs	r3, #2
 8003262:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_NCS_GPIO_PORT, &GPIO_InitStructure);
 8003264:	f107 030c 	add.w	r3, r7, #12
 8003268:	4619      	mov	r1, r3
 800326a:	480c      	ldr	r0, [pc, #48]	@ (800329c <LCD_IO_Init+0xec>)
 800326c:	f002 fa22 	bl	80056b4 <HAL_GPIO_Init>

    /* Set or Reset the control line */
    LCD_CS_LOW();
 8003270:	2200      	movs	r2, #0
 8003272:	2104      	movs	r1, #4
 8003274:	4809      	ldr	r0, [pc, #36]	@ (800329c <LCD_IO_Init+0xec>)
 8003276:	f002 fced 	bl	8005c54 <HAL_GPIO_WritePin>
    LCD_CS_HIGH();
 800327a:	2201      	movs	r2, #1
 800327c:	2104      	movs	r1, #4
 800327e:	4807      	ldr	r0, [pc, #28]	@ (800329c <LCD_IO_Init+0xec>)
 8003280:	f002 fce8 	bl	8005c54 <HAL_GPIO_WritePin>

    SPIx_Init();
 8003284:	f7ff fed6 	bl	8003034 <SPIx_Init>
  }
}
 8003288:	bf00      	nop
 800328a:	3720      	adds	r7, #32
 800328c:	46bd      	mov	sp, r7
 800328e:	bd80      	pop	{r7, pc}
 8003290:	200007d4 	.word	0x200007d4
 8003294:	40023800 	.word	0x40023800
 8003298:	40020c00 	.word	0x40020c00
 800329c:	40020800 	.word	0x40020800

080032a0 <LCD_IO_WriteData>:

/**
  * @brief  Writes register value.
  */
void LCD_IO_WriteData(uint16_t RegValue)
{
 80032a0:	b580      	push	{r7, lr}
 80032a2:	b082      	sub	sp, #8
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	4603      	mov	r3, r0
 80032a8:	80fb      	strh	r3, [r7, #6]
  /* Set WRX to send data */
  LCD_WRX_HIGH();
 80032aa:	2201      	movs	r2, #1
 80032ac:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80032b0:	480a      	ldr	r0, [pc, #40]	@ (80032dc <LCD_IO_WriteData+0x3c>)
 80032b2:	f002 fccf 	bl	8005c54 <HAL_GPIO_WritePin>

  /* Reset LCD control line(/CS) and Send data */
  LCD_CS_LOW();
 80032b6:	2200      	movs	r2, #0
 80032b8:	2104      	movs	r1, #4
 80032ba:	4809      	ldr	r0, [pc, #36]	@ (80032e0 <LCD_IO_WriteData+0x40>)
 80032bc:	f002 fcca 	bl	8005c54 <HAL_GPIO_WritePin>
  SPIx_Write(RegValue);
 80032c0:	88fb      	ldrh	r3, [r7, #6]
 80032c2:	4618      	mov	r0, r3
 80032c4:	f7ff ff10 	bl	80030e8 <SPIx_Write>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 80032c8:	2201      	movs	r2, #1
 80032ca:	2104      	movs	r1, #4
 80032cc:	4804      	ldr	r0, [pc, #16]	@ (80032e0 <LCD_IO_WriteData+0x40>)
 80032ce:	f002 fcc1 	bl	8005c54 <HAL_GPIO_WritePin>
}
 80032d2:	bf00      	nop
 80032d4:	3708      	adds	r7, #8
 80032d6:	46bd      	mov	sp, r7
 80032d8:	bd80      	pop	{r7, pc}
 80032da:	bf00      	nop
 80032dc:	40020c00 	.word	0x40020c00
 80032e0:	40020800 	.word	0x40020800

080032e4 <LCD_IO_WriteReg>:

/**
  * @brief  Writes register address.
  */
void LCD_IO_WriteReg(uint8_t Reg)
{
 80032e4:	b580      	push	{r7, lr}
 80032e6:	b082      	sub	sp, #8
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	4603      	mov	r3, r0
 80032ec:	71fb      	strb	r3, [r7, #7]
  /* Reset WRX to send command */
  LCD_WRX_LOW();
 80032ee:	2200      	movs	r2, #0
 80032f0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80032f4:	480a      	ldr	r0, [pc, #40]	@ (8003320 <LCD_IO_WriteReg+0x3c>)
 80032f6:	f002 fcad 	bl	8005c54 <HAL_GPIO_WritePin>

  /* Reset LCD control line(/CS) and Send command */
  LCD_CS_LOW();
 80032fa:	2200      	movs	r2, #0
 80032fc:	2104      	movs	r1, #4
 80032fe:	4809      	ldr	r0, [pc, #36]	@ (8003324 <LCD_IO_WriteReg+0x40>)
 8003300:	f002 fca8 	bl	8005c54 <HAL_GPIO_WritePin>
  SPIx_Write(Reg);
 8003304:	79fb      	ldrb	r3, [r7, #7]
 8003306:	b29b      	uxth	r3, r3
 8003308:	4618      	mov	r0, r3
 800330a:	f7ff feed 	bl	80030e8 <SPIx_Write>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 800330e:	2201      	movs	r2, #1
 8003310:	2104      	movs	r1, #4
 8003312:	4804      	ldr	r0, [pc, #16]	@ (8003324 <LCD_IO_WriteReg+0x40>)
 8003314:	f002 fc9e 	bl	8005c54 <HAL_GPIO_WritePin>
}
 8003318:	bf00      	nop
 800331a:	3708      	adds	r7, #8
 800331c:	46bd      	mov	sp, r7
 800331e:	bd80      	pop	{r7, pc}
 8003320:	40020c00 	.word	0x40020c00
 8003324:	40020800 	.word	0x40020800

08003328 <LCD_IO_ReadData>:
  * @param  RegValue Address of the register to read
  * @param  ReadSize Number of bytes to read
  * @retval Content of the register value
  */
uint32_t LCD_IO_ReadData(uint16_t RegValue, uint8_t ReadSize)
{
 8003328:	b580      	push	{r7, lr}
 800332a:	b084      	sub	sp, #16
 800332c:	af00      	add	r7, sp, #0
 800332e:	4603      	mov	r3, r0
 8003330:	460a      	mov	r2, r1
 8003332:	80fb      	strh	r3, [r7, #6]
 8003334:	4613      	mov	r3, r2
 8003336:	717b      	strb	r3, [r7, #5]
  uint32_t readvalue = 0;
 8003338:	2300      	movs	r3, #0
 800333a:	60fb      	str	r3, [r7, #12]

  /* Select: Chip Select low */
  LCD_CS_LOW();
 800333c:	2200      	movs	r2, #0
 800333e:	2104      	movs	r1, #4
 8003340:	4810      	ldr	r0, [pc, #64]	@ (8003384 <LCD_IO_ReadData+0x5c>)
 8003342:	f002 fc87 	bl	8005c54 <HAL_GPIO_WritePin>

  /* Reset WRX to send command */
  LCD_WRX_LOW();
 8003346:	2200      	movs	r2, #0
 8003348:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800334c:	480e      	ldr	r0, [pc, #56]	@ (8003388 <LCD_IO_ReadData+0x60>)
 800334e:	f002 fc81 	bl	8005c54 <HAL_GPIO_WritePin>

  SPIx_Write(RegValue);
 8003352:	88fb      	ldrh	r3, [r7, #6]
 8003354:	4618      	mov	r0, r3
 8003356:	f7ff fec7 	bl	80030e8 <SPIx_Write>

  readvalue = SPIx_Read(ReadSize);
 800335a:	797b      	ldrb	r3, [r7, #5]
 800335c:	4618      	mov	r0, r3
 800335e:	f7ff fea3 	bl	80030a8 <SPIx_Read>
 8003362:	60f8      	str	r0, [r7, #12]

  /* Set WRX to send data */
  LCD_WRX_HIGH();
 8003364:	2201      	movs	r2, #1
 8003366:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800336a:	4807      	ldr	r0, [pc, #28]	@ (8003388 <LCD_IO_ReadData+0x60>)
 800336c:	f002 fc72 	bl	8005c54 <HAL_GPIO_WritePin>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8003370:	2201      	movs	r2, #1
 8003372:	2104      	movs	r1, #4
 8003374:	4803      	ldr	r0, [pc, #12]	@ (8003384 <LCD_IO_ReadData+0x5c>)
 8003376:	f002 fc6d 	bl	8005c54 <HAL_GPIO_WritePin>

  return readvalue;
 800337a:	68fb      	ldr	r3, [r7, #12]
}
 800337c:	4618      	mov	r0, r3
 800337e:	3710      	adds	r7, #16
 8003380:	46bd      	mov	sp, r7
 8003382:	bd80      	pop	{r7, pc}
 8003384:	40020800 	.word	0x40020800
 8003388:	40020c00 	.word	0x40020c00

0800338c <LCD_Delay>:
/**
  * @brief  Wait for loop in ms.
  * @param  Delay in ms.
  */
void LCD_Delay(uint32_t Delay)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	b082      	sub	sp, #8
 8003390:	af00      	add	r7, sp, #0
 8003392:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8003394:	6878      	ldr	r0, [r7, #4]
 8003396:	f001 f82d 	bl	80043f4 <HAL_Delay>
}
 800339a:	bf00      	nop
 800339c:	3708      	adds	r7, #8
 800339e:	46bd      	mov	sp, r7
 80033a0:	bd80      	pop	{r7, pc}
	...

080033a4 <BSP_LCD_Init>:
/**
  * @brief  Initializes the LCD.
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	af00      	add	r7, sp, #0
  /* PIN EXTC is not connected to VDD and then LCD_READ_ID4 is not accessible. */
  /* In this case, ReadID function is bypassed.*/
  /*if(ili9341_drv.ReadID() == ILI9341_ID)*/

  /* LTDC Configuration ----------------------------------------------------*/
  LtdcHandler.Instance = LTDC;
 80033a8:	4b2d      	ldr	r3, [pc, #180]	@ (8003460 <BSP_LCD_Init+0xbc>)
 80033aa:	4a2e      	ldr	r2, [pc, #184]	@ (8003464 <BSP_LCD_Init+0xc0>)
 80033ac:	601a      	str	r2, [r3, #0]
        ActiveH=320 (323-2-2+1)
        VFP=4 (327-320-2-2+1)
    */

  /* Configure horizontal synchronization width */
  LtdcHandler.Init.HorizontalSync = ILI9341_HSYNC;
 80033ae:	4b2c      	ldr	r3, [pc, #176]	@ (8003460 <BSP_LCD_Init+0xbc>)
 80033b0:	2209      	movs	r2, #9
 80033b2:	615a      	str	r2, [r3, #20]
  /* Configure vertical synchronization height */
  LtdcHandler.Init.VerticalSync = ILI9341_VSYNC;
 80033b4:	4b2a      	ldr	r3, [pc, #168]	@ (8003460 <BSP_LCD_Init+0xbc>)
 80033b6:	2201      	movs	r2, #1
 80033b8:	619a      	str	r2, [r3, #24]
  /* Configure accumulated horizontal back porch */
  LtdcHandler.Init.AccumulatedHBP = ILI9341_HBP;
 80033ba:	4b29      	ldr	r3, [pc, #164]	@ (8003460 <BSP_LCD_Init+0xbc>)
 80033bc:	221d      	movs	r2, #29
 80033be:	61da      	str	r2, [r3, #28]
  /* Configure accumulated vertical back porch */
  LtdcHandler.Init.AccumulatedVBP = ILI9341_VBP;
 80033c0:	4b27      	ldr	r3, [pc, #156]	@ (8003460 <BSP_LCD_Init+0xbc>)
 80033c2:	2203      	movs	r2, #3
 80033c4:	621a      	str	r2, [r3, #32]
  /* Configure accumulated active width */
  LtdcHandler.Init.AccumulatedActiveW = 269;
 80033c6:	4b26      	ldr	r3, [pc, #152]	@ (8003460 <BSP_LCD_Init+0xbc>)
 80033c8:	f240 120d 	movw	r2, #269	@ 0x10d
 80033cc:	625a      	str	r2, [r3, #36]	@ 0x24
  /* Configure accumulated active height */
  LtdcHandler.Init.AccumulatedActiveH = 323;
 80033ce:	4b24      	ldr	r3, [pc, #144]	@ (8003460 <BSP_LCD_Init+0xbc>)
 80033d0:	f240 1243 	movw	r2, #323	@ 0x143
 80033d4:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Configure total width */
  LtdcHandler.Init.TotalWidth = 279;
 80033d6:	4b22      	ldr	r3, [pc, #136]	@ (8003460 <BSP_LCD_Init+0xbc>)
 80033d8:	f240 1217 	movw	r2, #279	@ 0x117
 80033dc:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Configure total height */
  LtdcHandler.Init.TotalHeigh = 327;
 80033de:	4b20      	ldr	r3, [pc, #128]	@ (8003460 <BSP_LCD_Init+0xbc>)
 80033e0:	f240 1247 	movw	r2, #327	@ 0x147
 80033e4:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Configure R,G,B component values for LCD background color */
  LtdcHandler.Init.Backcolor.Red = 0;
 80033e6:	4b1e      	ldr	r3, [pc, #120]	@ (8003460 <BSP_LCD_Init+0xbc>)
 80033e8:	2200      	movs	r2, #0
 80033ea:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  LtdcHandler.Init.Backcolor.Blue = 0;
 80033ee:	4b1c      	ldr	r3, [pc, #112]	@ (8003460 <BSP_LCD_Init+0xbc>)
 80033f0:	2200      	movs	r2, #0
 80033f2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  LtdcHandler.Init.Backcolor.Green = 0;
 80033f6:	4b1a      	ldr	r3, [pc, #104]	@ (8003460 <BSP_LCD_Init+0xbc>)
 80033f8:	2200      	movs	r2, #0
 80033fa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  /* LCD clock configuration */
  /* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
  /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
  /* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/4 = 48 Mhz */
  /* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_8 = 48/4 = 6Mhz */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 80033fe:	4b1a      	ldr	r3, [pc, #104]	@ (8003468 <BSP_LCD_Init+0xc4>)
 8003400:	2208      	movs	r2, #8
 8003402:	601a      	str	r2, [r3, #0]
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 8003404:	4b18      	ldr	r3, [pc, #96]	@ (8003468 <BSP_LCD_Init+0xc4>)
 8003406:	22c0      	movs	r2, #192	@ 0xc0
 8003408:	611a      	str	r2, [r3, #16]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
 800340a:	4b17      	ldr	r3, [pc, #92]	@ (8003468 <BSP_LCD_Init+0xc4>)
 800340c:	2204      	movs	r2, #4
 800340e:	619a      	str	r2, [r3, #24]
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 8003410:	4b15      	ldr	r3, [pc, #84]	@ (8003468 <BSP_LCD_Init+0xc4>)
 8003412:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003416:	625a      	str	r2, [r3, #36]	@ 0x24
  HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 8003418:	4813      	ldr	r0, [pc, #76]	@ (8003468 <BSP_LCD_Init+0xc4>)
 800341a:	f005 fe51 	bl	80090c0 <HAL_RCCEx_PeriphCLKConfig>

  /* Polarity */
  LtdcHandler.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 800341e:	4b10      	ldr	r3, [pc, #64]	@ (8003460 <BSP_LCD_Init+0xbc>)
 8003420:	2200      	movs	r2, #0
 8003422:	605a      	str	r2, [r3, #4]
  LtdcHandler.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8003424:	4b0e      	ldr	r3, [pc, #56]	@ (8003460 <BSP_LCD_Init+0xbc>)
 8003426:	2200      	movs	r2, #0
 8003428:	609a      	str	r2, [r3, #8]
  LtdcHandler.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 800342a:	4b0d      	ldr	r3, [pc, #52]	@ (8003460 <BSP_LCD_Init+0xbc>)
 800342c:	2200      	movs	r2, #0
 800342e:	60da      	str	r2, [r3, #12]
  LtdcHandler.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8003430:	4b0b      	ldr	r3, [pc, #44]	@ (8003460 <BSP_LCD_Init+0xbc>)
 8003432:	2200      	movs	r2, #0
 8003434:	611a      	str	r2, [r3, #16]

  BSP_LCD_MspInit();
 8003436:	f000 fb3d 	bl	8003ab4 <BSP_LCD_MspInit>
  HAL_LTDC_Init(&LtdcHandler);
 800343a:	4809      	ldr	r0, [pc, #36]	@ (8003460 <BSP_LCD_Init+0xbc>)
 800343c:	f003 fcdd 	bl	8006dfa <HAL_LTDC_Init>

  /* Select the device */
  LcdDrv = &ili9341_drv;
 8003440:	4b0a      	ldr	r3, [pc, #40]	@ (800346c <BSP_LCD_Init+0xc8>)
 8003442:	4a0b      	ldr	r2, [pc, #44]	@ (8003470 <BSP_LCD_Init+0xcc>)
 8003444:	601a      	str	r2, [r3, #0]

  /* LCD Init */
  LcdDrv->Init();
 8003446:	4b09      	ldr	r3, [pc, #36]	@ (800346c <BSP_LCD_Init+0xc8>)
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	4798      	blx	r3

  /* Initialize the SDRAM */
  BSP_SDRAM_Init();
 800344e:	f000 fd1f 	bl	8003e90 <BSP_SDRAM_Init>

  /* Initialize the font */
  BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 8003452:	4808      	ldr	r0, [pc, #32]	@ (8003474 <BSP_LCD_Init+0xd0>)
 8003454:	f000 f8ce 	bl	80035f4 <BSP_LCD_SetFont>

  return LCD_OK;
 8003458:	2300      	movs	r3, #0
}
 800345a:	4618      	mov	r0, r3
 800345c:	bd80      	pop	{r7, pc}
 800345e:	bf00      	nop
 8003460:	200007d8 	.word	0x200007d8
 8003464:	40016800 	.word	0x40016800
 8003468:	200008c0 	.word	0x200008c0
 800346c:	2000090c 	.word	0x2000090c
 8003470:	20000004 	.word	0x20000004
 8003474:	2000009c 	.word	0x2000009c

08003478 <BSP_LCD_GetXSize>:
/**
  * @brief  Gets the LCD X size.
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
 8003478:	b580      	push	{r7, lr}
 800347a:	af00      	add	r7, sp, #0
  return LcdDrv->GetLcdPixelWidth();
 800347c:	4b03      	ldr	r3, [pc, #12]	@ (800348c <BSP_LCD_GetXSize+0x14>)
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003482:	4798      	blx	r3
 8003484:	4603      	mov	r3, r0
}
 8003486:	4618      	mov	r0, r3
 8003488:	bd80      	pop	{r7, pc}
 800348a:	bf00      	nop
 800348c:	2000090c 	.word	0x2000090c

08003490 <BSP_LCD_GetYSize>:
/**
  * @brief  Gets the LCD Y size.
  * @retval The used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
 8003490:	b580      	push	{r7, lr}
 8003492:	af00      	add	r7, sp, #0
  return LcdDrv->GetLcdPixelHeight();
 8003494:	4b03      	ldr	r3, [pc, #12]	@ (80034a4 <BSP_LCD_GetYSize+0x14>)
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800349a:	4798      	blx	r3
 800349c:	4603      	mov	r3, r0
}
 800349e:	4618      	mov	r0, r3
 80034a0:	bd80      	pop	{r7, pc}
 80034a2:	bf00      	nop
 80034a4:	2000090c 	.word	0x2000090c

080034a8 <BSP_LCD_LayerDefaultInit>:
  * @brief  Initializes the LCD layers.
  * @param  LayerIndex: the layer foreground or background.
  * @param  FB_Address: the layer frame buffer.
  */
void BSP_LCD_LayerDefaultInit(uint16_t LayerIndex, uint32_t FB_Address)
{
 80034a8:	b580      	push	{r7, lr}
 80034aa:	b090      	sub	sp, #64	@ 0x40
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	4603      	mov	r3, r0
 80034b0:	6039      	str	r1, [r7, #0]
 80034b2:	80fb      	strh	r3, [r7, #6]
  LCD_LayerCfgTypeDef   Layercfg;

  /* Layer Init */
  Layercfg.WindowX0 = 0;
 80034b4:	2300      	movs	r3, #0
 80034b6:	60fb      	str	r3, [r7, #12]
  Layercfg.WindowX1 = BSP_LCD_GetXSize();
 80034b8:	f7ff ffde 	bl	8003478 <BSP_LCD_GetXSize>
 80034bc:	4603      	mov	r3, r0
 80034be:	613b      	str	r3, [r7, #16]
  Layercfg.WindowY0 = 0;
 80034c0:	2300      	movs	r3, #0
 80034c2:	617b      	str	r3, [r7, #20]
  Layercfg.WindowY1 = BSP_LCD_GetYSize();
 80034c4:	f7ff ffe4 	bl	8003490 <BSP_LCD_GetYSize>
 80034c8:	4603      	mov	r3, r0
 80034ca:	61bb      	str	r3, [r7, #24]
  Layercfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 80034cc:	2300      	movs	r3, #0
 80034ce:	61fb      	str	r3, [r7, #28]
  Layercfg.FBStartAdress = FB_Address;
 80034d0:	683b      	ldr	r3, [r7, #0]
 80034d2:	633b      	str	r3, [r7, #48]	@ 0x30
  Layercfg.Alpha = 255;
 80034d4:	23ff      	movs	r3, #255	@ 0xff
 80034d6:	623b      	str	r3, [r7, #32]
  Layercfg.Alpha0 = 0;
 80034d8:	2300      	movs	r3, #0
 80034da:	627b      	str	r3, [r7, #36]	@ 0x24
  Layercfg.Backcolor.Blue = 0;
 80034dc:	2300      	movs	r3, #0
 80034de:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
  Layercfg.Backcolor.Green = 0;
 80034e2:	2300      	movs	r3, #0
 80034e4:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  Layercfg.Backcolor.Red = 0;
 80034e8:	2300      	movs	r3, #0
 80034ea:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  Layercfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 80034ee:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80034f2:	62bb      	str	r3, [r7, #40]	@ 0x28
  Layercfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 80034f4:	2307      	movs	r3, #7
 80034f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  Layercfg.ImageWidth = BSP_LCD_GetXSize();
 80034f8:	f7ff ffbe 	bl	8003478 <BSP_LCD_GetXSize>
 80034fc:	4603      	mov	r3, r0
 80034fe:	637b      	str	r3, [r7, #52]	@ 0x34
  Layercfg.ImageHeight = BSP_LCD_GetYSize();
 8003500:	f7ff ffc6 	bl	8003490 <BSP_LCD_GetYSize>
 8003504:	4603      	mov	r3, r0
 8003506:	63bb      	str	r3, [r7, #56]	@ 0x38

  HAL_LTDC_ConfigLayer(&LtdcHandler, &Layercfg, LayerIndex);
 8003508:	88fa      	ldrh	r2, [r7, #6]
 800350a:	f107 030c 	add.w	r3, r7, #12
 800350e:	4619      	mov	r1, r3
 8003510:	4814      	ldr	r0, [pc, #80]	@ (8003564 <BSP_LCD_LayerDefaultInit+0xbc>)
 8003512:	f003 fd0f 	bl	8006f34 <HAL_LTDC_ConfigLayer>

  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 8003516:	88fa      	ldrh	r2, [r7, #6]
 8003518:	4913      	ldr	r1, [pc, #76]	@ (8003568 <BSP_LCD_LayerDefaultInit+0xc0>)
 800351a:	4613      	mov	r3, r2
 800351c:	005b      	lsls	r3, r3, #1
 800351e:	4413      	add	r3, r2
 8003520:	009b      	lsls	r3, r3, #2
 8003522:	440b      	add	r3, r1
 8003524:	3304      	adds	r3, #4
 8003526:	f04f 32ff 	mov.w	r2, #4294967295
 800352a:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].pFont     = &Font24;
 800352c:	88fa      	ldrh	r2, [r7, #6]
 800352e:	490e      	ldr	r1, [pc, #56]	@ (8003568 <BSP_LCD_LayerDefaultInit+0xc0>)
 8003530:	4613      	mov	r3, r2
 8003532:	005b      	lsls	r3, r3, #1
 8003534:	4413      	add	r3, r2
 8003536:	009b      	lsls	r3, r3, #2
 8003538:	440b      	add	r3, r1
 800353a:	3308      	adds	r3, #8
 800353c:	4a0b      	ldr	r2, [pc, #44]	@ (800356c <BSP_LCD_LayerDefaultInit+0xc4>)
 800353e:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK;
 8003540:	88fa      	ldrh	r2, [r7, #6]
 8003542:	4909      	ldr	r1, [pc, #36]	@ (8003568 <BSP_LCD_LayerDefaultInit+0xc0>)
 8003544:	4613      	mov	r3, r2
 8003546:	005b      	lsls	r3, r3, #1
 8003548:	4413      	add	r3, r2
 800354a:	009b      	lsls	r3, r3, #2
 800354c:	440b      	add	r3, r1
 800354e:	f04f 427f 	mov.w	r2, #4278190080	@ 0xff000000
 8003552:	601a      	str	r2, [r3, #0]

  /* Dithering activation */
  HAL_LTDC_EnableDither(&LtdcHandler);
 8003554:	4803      	ldr	r0, [pc, #12]	@ (8003564 <BSP_LCD_LayerDefaultInit+0xbc>)
 8003556:	f003 fd2b 	bl	8006fb0 <HAL_LTDC_EnableDither>
}
 800355a:	bf00      	nop
 800355c:	3740      	adds	r7, #64	@ 0x40
 800355e:	46bd      	mov	sp, r7
 8003560:	bd80      	pop	{r7, pc}
 8003562:	bf00      	nop
 8003564:	200007d8 	.word	0x200007d8
 8003568:	200008f4 	.word	0x200008f4
 800356c:	2000009c 	.word	0x2000009c

08003570 <BSP_LCD_SelectLayer>:
/**
  * @brief  Selects the LCD Layer.
  * @param  LayerIndex: the Layer foreground or background.
  */
void BSP_LCD_SelectLayer(uint32_t LayerIndex)
{
 8003570:	b480      	push	{r7}
 8003572:	b083      	sub	sp, #12
 8003574:	af00      	add	r7, sp, #0
 8003576:	6078      	str	r0, [r7, #4]
  ActiveLayer = LayerIndex;
 8003578:	4a04      	ldr	r2, [pc, #16]	@ (800358c <BSP_LCD_SelectLayer+0x1c>)
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	6013      	str	r3, [r2, #0]
}
 800357e:	bf00      	nop
 8003580:	370c      	adds	r7, #12
 8003582:	46bd      	mov	sp, r7
 8003584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003588:	4770      	bx	lr
 800358a:	bf00      	nop
 800358c:	200008f0 	.word	0x200008f0

08003590 <BSP_LCD_SetTextColor>:
/**
  * @brief  Sets the Text color.
  * @param  Color: the Text color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetTextColor(uint32_t Color)
{
 8003590:	b480      	push	{r7}
 8003592:	b083      	sub	sp, #12
 8003594:	af00      	add	r7, sp, #0
 8003596:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].TextColor = Color;
 8003598:	4b07      	ldr	r3, [pc, #28]	@ (80035b8 <BSP_LCD_SetTextColor+0x28>)
 800359a:	681a      	ldr	r2, [r3, #0]
 800359c:	4907      	ldr	r1, [pc, #28]	@ (80035bc <BSP_LCD_SetTextColor+0x2c>)
 800359e:	4613      	mov	r3, r2
 80035a0:	005b      	lsls	r3, r3, #1
 80035a2:	4413      	add	r3, r2
 80035a4:	009b      	lsls	r3, r3, #2
 80035a6:	440b      	add	r3, r1
 80035a8:	687a      	ldr	r2, [r7, #4]
 80035aa:	601a      	str	r2, [r3, #0]
}
 80035ac:	bf00      	nop
 80035ae:	370c      	adds	r7, #12
 80035b0:	46bd      	mov	sp, r7
 80035b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b6:	4770      	bx	lr
 80035b8:	200008f0 	.word	0x200008f0
 80035bc:	200008f4 	.word	0x200008f4

080035c0 <BSP_LCD_SetBackColor>:
/**
  * @brief  Sets the Background color.
  * @param  Color: the layer Background color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetBackColor(uint32_t Color)
{
 80035c0:	b480      	push	{r7}
 80035c2:	b083      	sub	sp, #12
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].BackColor = Color;
 80035c8:	4b08      	ldr	r3, [pc, #32]	@ (80035ec <BSP_LCD_SetBackColor+0x2c>)
 80035ca:	681a      	ldr	r2, [r3, #0]
 80035cc:	4908      	ldr	r1, [pc, #32]	@ (80035f0 <BSP_LCD_SetBackColor+0x30>)
 80035ce:	4613      	mov	r3, r2
 80035d0:	005b      	lsls	r3, r3, #1
 80035d2:	4413      	add	r3, r2
 80035d4:	009b      	lsls	r3, r3, #2
 80035d6:	440b      	add	r3, r1
 80035d8:	3304      	adds	r3, #4
 80035da:	687a      	ldr	r2, [r7, #4]
 80035dc:	601a      	str	r2, [r3, #0]
}
 80035de:	bf00      	nop
 80035e0:	370c      	adds	r7, #12
 80035e2:	46bd      	mov	sp, r7
 80035e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e8:	4770      	bx	lr
 80035ea:	bf00      	nop
 80035ec:	200008f0 	.word	0x200008f0
 80035f0:	200008f4 	.word	0x200008f4

080035f4 <BSP_LCD_SetFont>:
/**
  * @brief  Sets the Text Font.
  * @param  pFonts: the layer font to be used
  */
void BSP_LCD_SetFont(sFONT *pFonts)
{
 80035f4:	b480      	push	{r7}
 80035f6:	b083      	sub	sp, #12
 80035f8:	af00      	add	r7, sp, #0
 80035fa:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].pFont = pFonts;
 80035fc:	4b08      	ldr	r3, [pc, #32]	@ (8003620 <BSP_LCD_SetFont+0x2c>)
 80035fe:	681a      	ldr	r2, [r3, #0]
 8003600:	4908      	ldr	r1, [pc, #32]	@ (8003624 <BSP_LCD_SetFont+0x30>)
 8003602:	4613      	mov	r3, r2
 8003604:	005b      	lsls	r3, r3, #1
 8003606:	4413      	add	r3, r2
 8003608:	009b      	lsls	r3, r3, #2
 800360a:	440b      	add	r3, r1
 800360c:	3308      	adds	r3, #8
 800360e:	687a      	ldr	r2, [r7, #4]
 8003610:	601a      	str	r2, [r3, #0]
}
 8003612:	bf00      	nop
 8003614:	370c      	adds	r7, #12
 8003616:	46bd      	mov	sp, r7
 8003618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800361c:	4770      	bx	lr
 800361e:	bf00      	nop
 8003620:	200008f0 	.word	0x200008f0
 8003624:	200008f4 	.word	0x200008f4

08003628 <BSP_LCD_Clear>:
/**
  * @brief  Clears the hole LCD.
  * @param  Color: the color of the background
  */
void BSP_LCD_Clear(uint32_t Color)
{
 8003628:	b5f0      	push	{r4, r5, r6, r7, lr}
 800362a:	b085      	sub	sp, #20
 800362c:	af02      	add	r7, sp, #8
 800362e:	6078      	str	r0, [r7, #4]
  /* Clear the LCD */
  FillBuffer(ActiveLayer, (uint32_t *)(LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(),
 8003630:	4b0f      	ldr	r3, [pc, #60]	@ (8003670 <BSP_LCD_Clear+0x48>)
 8003632:	681c      	ldr	r4, [r3, #0]
 8003634:	4b0e      	ldr	r3, [pc, #56]	@ (8003670 <BSP_LCD_Clear+0x48>)
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	4a0e      	ldr	r2, [pc, #56]	@ (8003674 <BSP_LCD_Clear+0x4c>)
 800363a:	2134      	movs	r1, #52	@ 0x34
 800363c:	fb01 f303 	mul.w	r3, r1, r3
 8003640:	4413      	add	r3, r2
 8003642:	335c      	adds	r3, #92	@ 0x5c
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	461e      	mov	r6, r3
 8003648:	f7ff ff16 	bl	8003478 <BSP_LCD_GetXSize>
 800364c:	4605      	mov	r5, r0
 800364e:	f7ff ff1f 	bl	8003490 <BSP_LCD_GetYSize>
 8003652:	4602      	mov	r2, r0
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	9301      	str	r3, [sp, #4]
 8003658:	2300      	movs	r3, #0
 800365a:	9300      	str	r3, [sp, #0]
 800365c:	4613      	mov	r3, r2
 800365e:	462a      	mov	r2, r5
 8003660:	4631      	mov	r1, r6
 8003662:	4620      	mov	r0, r4
 8003664:	f000 fbdc 	bl	8003e20 <FillBuffer>
             BSP_LCD_GetYSize(), 0, Color);
}
 8003668:	bf00      	nop
 800366a:	370c      	adds	r7, #12
 800366c:	46bd      	mov	sp, r7
 800366e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003670:	200008f0 	.word	0x200008f0
 8003674:	200007d8 	.word	0x200007d8

08003678 <BSP_LCD_DisplayChar>:
  * @param  Xpos: start column address
  * @param  Ypos: the Line where to display the character shape
  * @param  Ascii: character ascii code, must be between 0x20 and 0x7E
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 8003678:	b590      	push	{r4, r7, lr}
 800367a:	b083      	sub	sp, #12
 800367c:	af00      	add	r7, sp, #0
 800367e:	4603      	mov	r3, r0
 8003680:	80fb      	strh	r3, [r7, #6]
 8003682:	460b      	mov	r3, r1
 8003684:	80bb      	strh	r3, [r7, #4]
 8003686:	4613      	mov	r3, r2
 8003688:	70fb      	strb	r3, [r7, #3]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii - ' ') *\
 800368a:	4b1b      	ldr	r3, [pc, #108]	@ (80036f8 <BSP_LCD_DisplayChar+0x80>)
 800368c:	681a      	ldr	r2, [r3, #0]
 800368e:	491b      	ldr	r1, [pc, #108]	@ (80036fc <BSP_LCD_DisplayChar+0x84>)
 8003690:	4613      	mov	r3, r2
 8003692:	005b      	lsls	r3, r3, #1
 8003694:	4413      	add	r3, r2
 8003696:	009b      	lsls	r3, r3, #2
 8003698:	440b      	add	r3, r1
 800369a:	3308      	adds	r3, #8
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	6819      	ldr	r1, [r3, #0]
 80036a0:	78fb      	ldrb	r3, [r7, #3]
 80036a2:	f1a3 0020 	sub.w	r0, r3, #32
                                                           DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 80036a6:	4b14      	ldr	r3, [pc, #80]	@ (80036f8 <BSP_LCD_DisplayChar+0x80>)
 80036a8:	681a      	ldr	r2, [r3, #0]
 80036aa:	4c14      	ldr	r4, [pc, #80]	@ (80036fc <BSP_LCD_DisplayChar+0x84>)
 80036ac:	4613      	mov	r3, r2
 80036ae:	005b      	lsls	r3, r3, #1
 80036b0:	4413      	add	r3, r2
 80036b2:	009b      	lsls	r3, r3, #2
 80036b4:	4423      	add	r3, r4
 80036b6:	3308      	adds	r3, #8
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	88db      	ldrh	r3, [r3, #6]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii - ' ') *\
 80036bc:	fb03 f000 	mul.w	r0, r3, r0
                                                           DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 80036c0:	4b0d      	ldr	r3, [pc, #52]	@ (80036f8 <BSP_LCD_DisplayChar+0x80>)
 80036c2:	681a      	ldr	r2, [r3, #0]
 80036c4:	4c0d      	ldr	r4, [pc, #52]	@ (80036fc <BSP_LCD_DisplayChar+0x84>)
 80036c6:	4613      	mov	r3, r2
 80036c8:	005b      	lsls	r3, r3, #1
 80036ca:	4413      	add	r3, r2
 80036cc:	009b      	lsls	r3, r3, #2
 80036ce:	4423      	add	r3, r4
 80036d0:	3308      	adds	r3, #8
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	889b      	ldrh	r3, [r3, #4]
 80036d6:	3307      	adds	r3, #7
 80036d8:	2b00      	cmp	r3, #0
 80036da:	da00      	bge.n	80036de <BSP_LCD_DisplayChar+0x66>
 80036dc:	3307      	adds	r3, #7
 80036de:	10db      	asrs	r3, r3, #3
 80036e0:	fb00 f303 	mul.w	r3, r0, r3
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii - ' ') *\
 80036e4:	18ca      	adds	r2, r1, r3
 80036e6:	88b9      	ldrh	r1, [r7, #4]
 80036e8:	88fb      	ldrh	r3, [r7, #6]
 80036ea:	4618      	mov	r0, r3
 80036ec:	f000 fade 	bl	8003cac <DrawChar>
}
 80036f0:	bf00      	nop
 80036f2:	370c      	adds	r7, #12
 80036f4:	46bd      	mov	sp, r7
 80036f6:	bd90      	pop	{r4, r7, pc}
 80036f8:	200008f0 	.word	0x200008f0
 80036fc:	200008f4 	.word	0x200008f4

08003700 <BSP_LCD_DisplayStringAt>:
  *                @arg CENTER_MODE
  *                @arg RIGHT_MODE
  *                @arg LEFT_MODE
  */
void BSP_LCD_DisplayStringAt(uint16_t X, uint16_t Y, uint8_t *pText, Text_AlignModeTypdef mode)
{
 8003700:	b5b0      	push	{r4, r5, r7, lr}
 8003702:	b088      	sub	sp, #32
 8003704:	af00      	add	r7, sp, #0
 8003706:	60ba      	str	r2, [r7, #8]
 8003708:	461a      	mov	r2, r3
 800370a:	4603      	mov	r3, r0
 800370c:	81fb      	strh	r3, [r7, #14]
 800370e:	460b      	mov	r3, r1
 8003710:	81bb      	strh	r3, [r7, #12]
 8003712:	4613      	mov	r3, r2
 8003714:	71fb      	strb	r3, [r7, #7]
  uint16_t refcolumn = 1, i = 0;
 8003716:	2301      	movs	r3, #1
 8003718:	83fb      	strh	r3, [r7, #30]
 800371a:	2300      	movs	r3, #0
 800371c:	83bb      	strh	r3, [r7, #28]
  uint32_t size = 0, xsize = 0;
 800371e:	2300      	movs	r3, #0
 8003720:	61bb      	str	r3, [r7, #24]
 8003722:	2300      	movs	r3, #0
 8003724:	613b      	str	r3, [r7, #16]
  uint8_t  *ptr = pText;
 8003726:	68bb      	ldr	r3, [r7, #8]
 8003728:	617b      	str	r3, [r7, #20]

  /* Get the text size */
  while (*ptr++) { size ++ ; }
 800372a:	e002      	b.n	8003732 <BSP_LCD_DisplayStringAt+0x32>
 800372c:	69bb      	ldr	r3, [r7, #24]
 800372e:	3301      	adds	r3, #1
 8003730:	61bb      	str	r3, [r7, #24]
 8003732:	697b      	ldr	r3, [r7, #20]
 8003734:	1c5a      	adds	r2, r3, #1
 8003736:	617a      	str	r2, [r7, #20]
 8003738:	781b      	ldrb	r3, [r3, #0]
 800373a:	2b00      	cmp	r3, #0
 800373c:	d1f6      	bne.n	800372c <BSP_LCD_DisplayStringAt+0x2c>

  /* Characters number per line */
  xsize = (BSP_LCD_GetXSize() / DrawProp[ActiveLayer].pFont->Width);
 800373e:	f7ff fe9b 	bl	8003478 <BSP_LCD_GetXSize>
 8003742:	4601      	mov	r1, r0
 8003744:	4b4b      	ldr	r3, [pc, #300]	@ (8003874 <BSP_LCD_DisplayStringAt+0x174>)
 8003746:	681a      	ldr	r2, [r3, #0]
 8003748:	484b      	ldr	r0, [pc, #300]	@ (8003878 <BSP_LCD_DisplayStringAt+0x178>)
 800374a:	4613      	mov	r3, r2
 800374c:	005b      	lsls	r3, r3, #1
 800374e:	4413      	add	r3, r2
 8003750:	009b      	lsls	r3, r3, #2
 8003752:	4403      	add	r3, r0
 8003754:	3308      	adds	r3, #8
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	889b      	ldrh	r3, [r3, #4]
 800375a:	fbb1 f3f3 	udiv	r3, r1, r3
 800375e:	613b      	str	r3, [r7, #16]

  switch (mode)
 8003760:	79fb      	ldrb	r3, [r7, #7]
 8003762:	2b03      	cmp	r3, #3
 8003764:	d01c      	beq.n	80037a0 <BSP_LCD_DisplayStringAt+0xa0>
 8003766:	2b03      	cmp	r3, #3
 8003768:	dc33      	bgt.n	80037d2 <BSP_LCD_DisplayStringAt+0xd2>
 800376a:	2b01      	cmp	r3, #1
 800376c:	d002      	beq.n	8003774 <BSP_LCD_DisplayStringAt+0x74>
 800376e:	2b02      	cmp	r3, #2
 8003770:	d019      	beq.n	80037a6 <BSP_LCD_DisplayStringAt+0xa6>
 8003772:	e02e      	b.n	80037d2 <BSP_LCD_DisplayStringAt+0xd2>
  {
    case CENTER_MODE:
    {
      refcolumn = X + ((xsize - size) * DrawProp[ActiveLayer].pFont->Width) / 2;
 8003774:	693a      	ldr	r2, [r7, #16]
 8003776:	69bb      	ldr	r3, [r7, #24]
 8003778:	1ad1      	subs	r1, r2, r3
 800377a:	4b3e      	ldr	r3, [pc, #248]	@ (8003874 <BSP_LCD_DisplayStringAt+0x174>)
 800377c:	681a      	ldr	r2, [r3, #0]
 800377e:	483e      	ldr	r0, [pc, #248]	@ (8003878 <BSP_LCD_DisplayStringAt+0x178>)
 8003780:	4613      	mov	r3, r2
 8003782:	005b      	lsls	r3, r3, #1
 8003784:	4413      	add	r3, r2
 8003786:	009b      	lsls	r3, r3, #2
 8003788:	4403      	add	r3, r0
 800378a:	3308      	adds	r3, #8
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	889b      	ldrh	r3, [r3, #4]
 8003790:	fb01 f303 	mul.w	r3, r1, r3
 8003794:	085b      	lsrs	r3, r3, #1
 8003796:	b29a      	uxth	r2, r3
 8003798:	89fb      	ldrh	r3, [r7, #14]
 800379a:	4413      	add	r3, r2
 800379c:	83fb      	strh	r3, [r7, #30]
      break;
 800379e:	e01b      	b.n	80037d8 <BSP_LCD_DisplayStringAt+0xd8>
    }
    case LEFT_MODE:
    {
      refcolumn = X;
 80037a0:	89fb      	ldrh	r3, [r7, #14]
 80037a2:	83fb      	strh	r3, [r7, #30]
      break;
 80037a4:	e018      	b.n	80037d8 <BSP_LCD_DisplayStringAt+0xd8>
    }
    case RIGHT_MODE:
    {
      refcolumn = X + ((xsize - size) * DrawProp[ActiveLayer].pFont->Width);
 80037a6:	693a      	ldr	r2, [r7, #16]
 80037a8:	69bb      	ldr	r3, [r7, #24]
 80037aa:	1ad3      	subs	r3, r2, r3
 80037ac:	b299      	uxth	r1, r3
 80037ae:	4b31      	ldr	r3, [pc, #196]	@ (8003874 <BSP_LCD_DisplayStringAt+0x174>)
 80037b0:	681a      	ldr	r2, [r3, #0]
 80037b2:	4831      	ldr	r0, [pc, #196]	@ (8003878 <BSP_LCD_DisplayStringAt+0x178>)
 80037b4:	4613      	mov	r3, r2
 80037b6:	005b      	lsls	r3, r3, #1
 80037b8:	4413      	add	r3, r2
 80037ba:	009b      	lsls	r3, r3, #2
 80037bc:	4403      	add	r3, r0
 80037be:	3308      	adds	r3, #8
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	889b      	ldrh	r3, [r3, #4]
 80037c4:	fb11 f303 	smulbb	r3, r1, r3
 80037c8:	b29a      	uxth	r2, r3
 80037ca:	89fb      	ldrh	r3, [r7, #14]
 80037cc:	4413      	add	r3, r2
 80037ce:	83fb      	strh	r3, [r7, #30]
      break;
 80037d0:	e002      	b.n	80037d8 <BSP_LCD_DisplayStringAt+0xd8>
    }
    default:
    {
      refcolumn = X;
 80037d2:	89fb      	ldrh	r3, [r7, #14]
 80037d4:	83fb      	strh	r3, [r7, #30]
      break;
 80037d6:	bf00      	nop
    }
  }

  /* Send the string character by character on LCD */
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i * DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >=
 80037d8:	e01a      	b.n	8003810 <BSP_LCD_DisplayStringAt+0x110>
                          DrawProp[ActiveLayer].pFont->Width))
  {
    /* Display one character on LCD */
    BSP_LCD_DisplayChar(refcolumn, Y, *pText);
 80037da:	68bb      	ldr	r3, [r7, #8]
 80037dc:	781a      	ldrb	r2, [r3, #0]
 80037de:	89b9      	ldrh	r1, [r7, #12]
 80037e0:	8bfb      	ldrh	r3, [r7, #30]
 80037e2:	4618      	mov	r0, r3
 80037e4:	f7ff ff48 	bl	8003678 <BSP_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    refcolumn += DrawProp[ActiveLayer].pFont->Width;
 80037e8:	4b22      	ldr	r3, [pc, #136]	@ (8003874 <BSP_LCD_DisplayStringAt+0x174>)
 80037ea:	681a      	ldr	r2, [r3, #0]
 80037ec:	4922      	ldr	r1, [pc, #136]	@ (8003878 <BSP_LCD_DisplayStringAt+0x178>)
 80037ee:	4613      	mov	r3, r2
 80037f0:	005b      	lsls	r3, r3, #1
 80037f2:	4413      	add	r3, r2
 80037f4:	009b      	lsls	r3, r3, #2
 80037f6:	440b      	add	r3, r1
 80037f8:	3308      	adds	r3, #8
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	889a      	ldrh	r2, [r3, #4]
 80037fe:	8bfb      	ldrh	r3, [r7, #30]
 8003800:	4413      	add	r3, r2
 8003802:	83fb      	strh	r3, [r7, #30]
    /* Point on the next character */
    pText++;
 8003804:	68bb      	ldr	r3, [r7, #8]
 8003806:	3301      	adds	r3, #1
 8003808:	60bb      	str	r3, [r7, #8]
    i++;
 800380a:	8bbb      	ldrh	r3, [r7, #28]
 800380c:	3301      	adds	r3, #1
 800380e:	83bb      	strh	r3, [r7, #28]
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i * DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >=
 8003810:	68bb      	ldr	r3, [r7, #8]
 8003812:	781b      	ldrb	r3, [r3, #0]
 8003814:	2b00      	cmp	r3, #0
 8003816:	bf14      	ite	ne
 8003818:	2301      	movne	r3, #1
 800381a:	2300      	moveq	r3, #0
 800381c:	b2dc      	uxtb	r4, r3
 800381e:	f7ff fe2b 	bl	8003478 <BSP_LCD_GetXSize>
 8003822:	8bb9      	ldrh	r1, [r7, #28]
 8003824:	4b13      	ldr	r3, [pc, #76]	@ (8003874 <BSP_LCD_DisplayStringAt+0x174>)
 8003826:	681a      	ldr	r2, [r3, #0]
 8003828:	4d13      	ldr	r5, [pc, #76]	@ (8003878 <BSP_LCD_DisplayStringAt+0x178>)
 800382a:	4613      	mov	r3, r2
 800382c:	005b      	lsls	r3, r3, #1
 800382e:	4413      	add	r3, r2
 8003830:	009b      	lsls	r3, r3, #2
 8003832:	442b      	add	r3, r5
 8003834:	3308      	adds	r3, #8
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	889b      	ldrh	r3, [r3, #4]
 800383a:	fb01 f303 	mul.w	r3, r1, r3
 800383e:	1ac3      	subs	r3, r0, r3
 8003840:	b299      	uxth	r1, r3
                          DrawProp[ActiveLayer].pFont->Width))
 8003842:	4b0c      	ldr	r3, [pc, #48]	@ (8003874 <BSP_LCD_DisplayStringAt+0x174>)
 8003844:	681a      	ldr	r2, [r3, #0]
 8003846:	480c      	ldr	r0, [pc, #48]	@ (8003878 <BSP_LCD_DisplayStringAt+0x178>)
 8003848:	4613      	mov	r3, r2
 800384a:	005b      	lsls	r3, r3, #1
 800384c:	4413      	add	r3, r2
 800384e:	009b      	lsls	r3, r3, #2
 8003850:	4403      	add	r3, r0
 8003852:	3308      	adds	r3, #8
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	889b      	ldrh	r3, [r3, #4]
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i * DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >=
 8003858:	4299      	cmp	r1, r3
 800385a:	bf2c      	ite	cs
 800385c:	2301      	movcs	r3, #1
 800385e:	2300      	movcc	r3, #0
 8003860:	b2db      	uxtb	r3, r3
 8003862:	4023      	ands	r3, r4
 8003864:	b2db      	uxtb	r3, r3
 8003866:	2b00      	cmp	r3, #0
 8003868:	d1b7      	bne.n	80037da <BSP_LCD_DisplayStringAt+0xda>
  }
}
 800386a:	bf00      	nop
 800386c:	bf00      	nop
 800386e:	3720      	adds	r7, #32
 8003870:	46bd      	mov	sp, r7
 8003872:	bdb0      	pop	{r4, r5, r7, pc}
 8003874:	200008f0 	.word	0x200008f0
 8003878:	200008f4 	.word	0x200008f4

0800387c <BSP_LCD_DrawHLine>:
  * @param  Xpos: the X position
  * @param  Ypos: the Y position
  * @param  Length: line length
  */
void BSP_LCD_DrawHLine(uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 800387c:	b5b0      	push	{r4, r5, r7, lr}
 800387e:	b086      	sub	sp, #24
 8003880:	af02      	add	r7, sp, #8
 8003882:	4603      	mov	r3, r0
 8003884:	80fb      	strh	r3, [r7, #6]
 8003886:	460b      	mov	r3, r1
 8003888:	80bb      	strh	r3, [r7, #4]
 800388a:	4613      	mov	r3, r2
 800388c:	807b      	strh	r3, [r7, #2]
  uint32_t xaddress = 0;
 800388e:	2300      	movs	r3, #0
 8003890:	60fb      	str	r3, [r7, #12]

  /* Get the line address */
  xaddress = (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4 * (BSP_LCD_GetXSize() * Ypos + Xpos);
 8003892:	4b16      	ldr	r3, [pc, #88]	@ (80038ec <BSP_LCD_DrawHLine+0x70>)
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	4a16      	ldr	r2, [pc, #88]	@ (80038f0 <BSP_LCD_DrawHLine+0x74>)
 8003898:	2134      	movs	r1, #52	@ 0x34
 800389a:	fb01 f303 	mul.w	r3, r1, r3
 800389e:	4413      	add	r3, r2
 80038a0:	335c      	adds	r3, #92	@ 0x5c
 80038a2:	681c      	ldr	r4, [r3, #0]
 80038a4:	f7ff fde8 	bl	8003478 <BSP_LCD_GetXSize>
 80038a8:	4602      	mov	r2, r0
 80038aa:	88bb      	ldrh	r3, [r7, #4]
 80038ac:	fb03 f202 	mul.w	r2, r3, r2
 80038b0:	88fb      	ldrh	r3, [r7, #6]
 80038b2:	4413      	add	r3, r2
 80038b4:	009b      	lsls	r3, r3, #2
 80038b6:	4423      	add	r3, r4
 80038b8:	60fb      	str	r3, [r7, #12]

  /* Write line */
  FillBuffer(ActiveLayer, (uint32_t *)xaddress, Length, 1, 0, DrawProp[ActiveLayer].TextColor);
 80038ba:	4b0c      	ldr	r3, [pc, #48]	@ (80038ec <BSP_LCD_DrawHLine+0x70>)
 80038bc:	6818      	ldr	r0, [r3, #0]
 80038be:	68f9      	ldr	r1, [r7, #12]
 80038c0:	887c      	ldrh	r4, [r7, #2]
 80038c2:	4b0a      	ldr	r3, [pc, #40]	@ (80038ec <BSP_LCD_DrawHLine+0x70>)
 80038c4:	681a      	ldr	r2, [r3, #0]
 80038c6:	4d0b      	ldr	r5, [pc, #44]	@ (80038f4 <BSP_LCD_DrawHLine+0x78>)
 80038c8:	4613      	mov	r3, r2
 80038ca:	005b      	lsls	r3, r3, #1
 80038cc:	4413      	add	r3, r2
 80038ce:	009b      	lsls	r3, r3, #2
 80038d0:	442b      	add	r3, r5
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	9301      	str	r3, [sp, #4]
 80038d6:	2300      	movs	r3, #0
 80038d8:	9300      	str	r3, [sp, #0]
 80038da:	2301      	movs	r3, #1
 80038dc:	4622      	mov	r2, r4
 80038de:	f000 fa9f 	bl	8003e20 <FillBuffer>
}
 80038e2:	bf00      	nop
 80038e4:	3710      	adds	r7, #16
 80038e6:	46bd      	mov	sp, r7
 80038e8:	bdb0      	pop	{r4, r5, r7, pc}
 80038ea:	bf00      	nop
 80038ec:	200008f0 	.word	0x200008f0
 80038f0:	200007d8 	.word	0x200007d8
 80038f4:	200008f4 	.word	0x200008f4

080038f8 <BSP_LCD_DrawVLine>:
  * @param  Xpos: the X position
  * @param  Ypos: the Y position
  * @param  Length: line length
  */
void BSP_LCD_DrawVLine(uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 80038f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80038fa:	b087      	sub	sp, #28
 80038fc:	af02      	add	r7, sp, #8
 80038fe:	4603      	mov	r3, r0
 8003900:	80fb      	strh	r3, [r7, #6]
 8003902:	460b      	mov	r3, r1
 8003904:	80bb      	strh	r3, [r7, #4]
 8003906:	4613      	mov	r3, r2
 8003908:	807b      	strh	r3, [r7, #2]
  uint32_t xaddress = 0;
 800390a:	2300      	movs	r3, #0
 800390c:	60fb      	str	r3, [r7, #12]

  /* Get the line address */
  xaddress = (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4 * (BSP_LCD_GetXSize() * Ypos + Xpos);
 800390e:	4b18      	ldr	r3, [pc, #96]	@ (8003970 <BSP_LCD_DrawVLine+0x78>)
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	4a18      	ldr	r2, [pc, #96]	@ (8003974 <BSP_LCD_DrawVLine+0x7c>)
 8003914:	2134      	movs	r1, #52	@ 0x34
 8003916:	fb01 f303 	mul.w	r3, r1, r3
 800391a:	4413      	add	r3, r2
 800391c:	335c      	adds	r3, #92	@ 0x5c
 800391e:	681c      	ldr	r4, [r3, #0]
 8003920:	f7ff fdaa 	bl	8003478 <BSP_LCD_GetXSize>
 8003924:	4602      	mov	r2, r0
 8003926:	88bb      	ldrh	r3, [r7, #4]
 8003928:	fb03 f202 	mul.w	r2, r3, r2
 800392c:	88fb      	ldrh	r3, [r7, #6]
 800392e:	4413      	add	r3, r2
 8003930:	009b      	lsls	r3, r3, #2
 8003932:	4423      	add	r3, r4
 8003934:	60fb      	str	r3, [r7, #12]

  /* Write line */
  FillBuffer(ActiveLayer, (uint32_t *)xaddress, 1, Length, (BSP_LCD_GetXSize() - 1), DrawProp[ActiveLayer].TextColor);
 8003936:	4b0e      	ldr	r3, [pc, #56]	@ (8003970 <BSP_LCD_DrawVLine+0x78>)
 8003938:	681c      	ldr	r4, [r3, #0]
 800393a:	68fd      	ldr	r5, [r7, #12]
 800393c:	887e      	ldrh	r6, [r7, #2]
 800393e:	f7ff fd9b 	bl	8003478 <BSP_LCD_GetXSize>
 8003942:	4603      	mov	r3, r0
 8003944:	1e59      	subs	r1, r3, #1
 8003946:	4b0a      	ldr	r3, [pc, #40]	@ (8003970 <BSP_LCD_DrawVLine+0x78>)
 8003948:	681a      	ldr	r2, [r3, #0]
 800394a:	480b      	ldr	r0, [pc, #44]	@ (8003978 <BSP_LCD_DrawVLine+0x80>)
 800394c:	4613      	mov	r3, r2
 800394e:	005b      	lsls	r3, r3, #1
 8003950:	4413      	add	r3, r2
 8003952:	009b      	lsls	r3, r3, #2
 8003954:	4403      	add	r3, r0
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	9301      	str	r3, [sp, #4]
 800395a:	9100      	str	r1, [sp, #0]
 800395c:	4633      	mov	r3, r6
 800395e:	2201      	movs	r2, #1
 8003960:	4629      	mov	r1, r5
 8003962:	4620      	mov	r0, r4
 8003964:	f000 fa5c 	bl	8003e20 <FillBuffer>
}
 8003968:	bf00      	nop
 800396a:	3714      	adds	r7, #20
 800396c:	46bd      	mov	sp, r7
 800396e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003970:	200008f0 	.word	0x200008f0
 8003974:	200007d8 	.word	0x200007d8
 8003978:	200008f4 	.word	0x200008f4

0800397c <BSP_LCD_DrawRect>:
  * @param  Ypos: the Y position
  * @param  Height: display rectangle height
  * @param  Width: display rectangle width
  */
void BSP_LCD_DrawRect(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 800397c:	b590      	push	{r4, r7, lr}
 800397e:	b083      	sub	sp, #12
 8003980:	af00      	add	r7, sp, #0
 8003982:	4604      	mov	r4, r0
 8003984:	4608      	mov	r0, r1
 8003986:	4611      	mov	r1, r2
 8003988:	461a      	mov	r2, r3
 800398a:	4623      	mov	r3, r4
 800398c:	80fb      	strh	r3, [r7, #6]
 800398e:	4603      	mov	r3, r0
 8003990:	80bb      	strh	r3, [r7, #4]
 8003992:	460b      	mov	r3, r1
 8003994:	807b      	strh	r3, [r7, #2]
 8003996:	4613      	mov	r3, r2
 8003998:	803b      	strh	r3, [r7, #0]
  /* Draw horizontal lines */
  BSP_LCD_DrawHLine(Xpos, Ypos, Width);
 800399a:	887a      	ldrh	r2, [r7, #2]
 800399c:	88b9      	ldrh	r1, [r7, #4]
 800399e:	88fb      	ldrh	r3, [r7, #6]
 80039a0:	4618      	mov	r0, r3
 80039a2:	f7ff ff6b 	bl	800387c <BSP_LCD_DrawHLine>
  BSP_LCD_DrawHLine(Xpos, (Ypos + Height), Width);
 80039a6:	88ba      	ldrh	r2, [r7, #4]
 80039a8:	883b      	ldrh	r3, [r7, #0]
 80039aa:	4413      	add	r3, r2
 80039ac:	b299      	uxth	r1, r3
 80039ae:	887a      	ldrh	r2, [r7, #2]
 80039b0:	88fb      	ldrh	r3, [r7, #6]
 80039b2:	4618      	mov	r0, r3
 80039b4:	f7ff ff62 	bl	800387c <BSP_LCD_DrawHLine>

  /* Draw vertical lines */
  BSP_LCD_DrawVLine(Xpos, Ypos, Height);
 80039b8:	883a      	ldrh	r2, [r7, #0]
 80039ba:	88b9      	ldrh	r1, [r7, #4]
 80039bc:	88fb      	ldrh	r3, [r7, #6]
 80039be:	4618      	mov	r0, r3
 80039c0:	f7ff ff9a 	bl	80038f8 <BSP_LCD_DrawVLine>
  BSP_LCD_DrawVLine((Xpos + Width), Ypos, Height);
 80039c4:	88fa      	ldrh	r2, [r7, #6]
 80039c6:	887b      	ldrh	r3, [r7, #2]
 80039c8:	4413      	add	r3, r2
 80039ca:	b29b      	uxth	r3, r3
 80039cc:	883a      	ldrh	r2, [r7, #0]
 80039ce:	88b9      	ldrh	r1, [r7, #4]
 80039d0:	4618      	mov	r0, r3
 80039d2:	f7ff ff91 	bl	80038f8 <BSP_LCD_DrawVLine>
}
 80039d6:	bf00      	nop
 80039d8:	370c      	adds	r7, #12
 80039da:	46bd      	mov	sp, r7
 80039dc:	bd90      	pop	{r4, r7, pc}
	...

080039e0 <BSP_LCD_FillRect>:
  * @param  Ypos: the Y position
  * @param  Height: rectangle height
  * @param  Width: rectangle width
  */
void BSP_LCD_FillRect(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 80039e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80039e4:	b086      	sub	sp, #24
 80039e6:	af02      	add	r7, sp, #8
 80039e8:	4604      	mov	r4, r0
 80039ea:	4608      	mov	r0, r1
 80039ec:	4611      	mov	r1, r2
 80039ee:	461a      	mov	r2, r3
 80039f0:	4623      	mov	r3, r4
 80039f2:	80fb      	strh	r3, [r7, #6]
 80039f4:	4603      	mov	r3, r0
 80039f6:	80bb      	strh	r3, [r7, #4]
 80039f8:	460b      	mov	r3, r1
 80039fa:	807b      	strh	r3, [r7, #2]
 80039fc:	4613      	mov	r3, r2
 80039fe:	803b      	strh	r3, [r7, #0]
  uint32_t xaddress = 0;
 8003a00:	2300      	movs	r3, #0
 8003a02:	60fb      	str	r3, [r7, #12]

  /* Set the text color */
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 8003a04:	4b20      	ldr	r3, [pc, #128]	@ (8003a88 <BSP_LCD_FillRect+0xa8>)
 8003a06:	681a      	ldr	r2, [r3, #0]
 8003a08:	4920      	ldr	r1, [pc, #128]	@ (8003a8c <BSP_LCD_FillRect+0xac>)
 8003a0a:	4613      	mov	r3, r2
 8003a0c:	005b      	lsls	r3, r3, #1
 8003a0e:	4413      	add	r3, r2
 8003a10:	009b      	lsls	r3, r3, #2
 8003a12:	440b      	add	r3, r1
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	4618      	mov	r0, r3
 8003a18:	f7ff fdba 	bl	8003590 <BSP_LCD_SetTextColor>

  /* Get the rectangle start address */
  xaddress = (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4 * (BSP_LCD_GetXSize() * Ypos + Xpos);
 8003a1c:	4b1a      	ldr	r3, [pc, #104]	@ (8003a88 <BSP_LCD_FillRect+0xa8>)
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	4a1b      	ldr	r2, [pc, #108]	@ (8003a90 <BSP_LCD_FillRect+0xb0>)
 8003a22:	2134      	movs	r1, #52	@ 0x34
 8003a24:	fb01 f303 	mul.w	r3, r1, r3
 8003a28:	4413      	add	r3, r2
 8003a2a:	335c      	adds	r3, #92	@ 0x5c
 8003a2c:	681c      	ldr	r4, [r3, #0]
 8003a2e:	f7ff fd23 	bl	8003478 <BSP_LCD_GetXSize>
 8003a32:	4602      	mov	r2, r0
 8003a34:	88bb      	ldrh	r3, [r7, #4]
 8003a36:	fb03 f202 	mul.w	r2, r3, r2
 8003a3a:	88fb      	ldrh	r3, [r7, #6]
 8003a3c:	4413      	add	r3, r2
 8003a3e:	009b      	lsls	r3, r3, #2
 8003a40:	4423      	add	r3, r4
 8003a42:	60fb      	str	r3, [r7, #12]

  /* Fill the rectangle */
  FillBuffer(ActiveLayer, (uint32_t *)xaddress, Width, Height, (BSP_LCD_GetXSize() - Width),
 8003a44:	4b10      	ldr	r3, [pc, #64]	@ (8003a88 <BSP_LCD_FillRect+0xa8>)
 8003a46:	681c      	ldr	r4, [r3, #0]
 8003a48:	68fd      	ldr	r5, [r7, #12]
 8003a4a:	887e      	ldrh	r6, [r7, #2]
 8003a4c:	f8b7 8000 	ldrh.w	r8, [r7]
 8003a50:	f7ff fd12 	bl	8003478 <BSP_LCD_GetXSize>
 8003a54:	4602      	mov	r2, r0
 8003a56:	887b      	ldrh	r3, [r7, #2]
 8003a58:	1ad1      	subs	r1, r2, r3
 8003a5a:	4b0b      	ldr	r3, [pc, #44]	@ (8003a88 <BSP_LCD_FillRect+0xa8>)
 8003a5c:	681a      	ldr	r2, [r3, #0]
 8003a5e:	480b      	ldr	r0, [pc, #44]	@ (8003a8c <BSP_LCD_FillRect+0xac>)
 8003a60:	4613      	mov	r3, r2
 8003a62:	005b      	lsls	r3, r3, #1
 8003a64:	4413      	add	r3, r2
 8003a66:	009b      	lsls	r3, r3, #2
 8003a68:	4403      	add	r3, r0
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	9301      	str	r3, [sp, #4]
 8003a6e:	9100      	str	r1, [sp, #0]
 8003a70:	4643      	mov	r3, r8
 8003a72:	4632      	mov	r2, r6
 8003a74:	4629      	mov	r1, r5
 8003a76:	4620      	mov	r0, r4
 8003a78:	f000 f9d2 	bl	8003e20 <FillBuffer>
             DrawProp[ActiveLayer].TextColor);
}
 8003a7c:	bf00      	nop
 8003a7e:	3710      	adds	r7, #16
 8003a80:	46bd      	mov	sp, r7
 8003a82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003a86:	bf00      	nop
 8003a88:	200008f0 	.word	0x200008f0
 8003a8c:	200008f4 	.word	0x200008f4
 8003a90:	200007d8 	.word	0x200007d8

08003a94 <BSP_LCD_DisplayOn>:

/**
  * @brief  Enables the Display.
  */
void BSP_LCD_DisplayOn(void)
{
 8003a94:	b580      	push	{r7, lr}
 8003a96:	af00      	add	r7, sp, #0
  if (LcdDrv->DisplayOn != NULL)
 8003a98:	4b05      	ldr	r3, [pc, #20]	@ (8003ab0 <BSP_LCD_DisplayOn+0x1c>)
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	689b      	ldr	r3, [r3, #8]
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d003      	beq.n	8003aaa <BSP_LCD_DisplayOn+0x16>
  {
    LcdDrv->DisplayOn();
 8003aa2:	4b03      	ldr	r3, [pc, #12]	@ (8003ab0 <BSP_LCD_DisplayOn+0x1c>)
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	689b      	ldr	r3, [r3, #8]
 8003aa8:	4798      	blx	r3
  }
}
 8003aaa:	bf00      	nop
 8003aac:	bd80      	pop	{r7, pc}
 8003aae:	bf00      	nop
 8003ab0:	2000090c 	.word	0x2000090c

08003ab4 <BSP_LCD_MspInit>:

/**
  * @brief  Initializes the LTDC MSP.
  */
__weak void BSP_LCD_MspInit(void)
{
 8003ab4:	b580      	push	{r7, lr}
 8003ab6:	b08e      	sub	sp, #56	@ 0x38
 8003ab8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  /* Enable the LTDC and DMA2D Clock */
  __HAL_RCC_LTDC_CLK_ENABLE();
 8003aba:	2300      	movs	r3, #0
 8003abc:	623b      	str	r3, [r7, #32]
 8003abe:	4b61      	ldr	r3, [pc, #388]	@ (8003c44 <BSP_LCD_MspInit+0x190>)
 8003ac0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ac2:	4a60      	ldr	r2, [pc, #384]	@ (8003c44 <BSP_LCD_MspInit+0x190>)
 8003ac4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003ac8:	6453      	str	r3, [r2, #68]	@ 0x44
 8003aca:	4b5e      	ldr	r3, [pc, #376]	@ (8003c44 <BSP_LCD_MspInit+0x190>)
 8003acc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ace:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003ad2:	623b      	str	r3, [r7, #32]
 8003ad4:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_DMA2D_CLK_ENABLE();
 8003ad6:	2300      	movs	r3, #0
 8003ad8:	61fb      	str	r3, [r7, #28]
 8003ada:	4b5a      	ldr	r3, [pc, #360]	@ (8003c44 <BSP_LCD_MspInit+0x190>)
 8003adc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ade:	4a59      	ldr	r2, [pc, #356]	@ (8003c44 <BSP_LCD_MspInit+0x190>)
 8003ae0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003ae4:	6313      	str	r3, [r2, #48]	@ 0x30
 8003ae6:	4b57      	ldr	r3, [pc, #348]	@ (8003c44 <BSP_LCD_MspInit+0x190>)
 8003ae8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003aea:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003aee:	61fb      	str	r3, [r7, #28]
 8003af0:	69fb      	ldr	r3, [r7, #28]

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003af2:	2300      	movs	r3, #0
 8003af4:	61bb      	str	r3, [r7, #24]
 8003af6:	4b53      	ldr	r3, [pc, #332]	@ (8003c44 <BSP_LCD_MspInit+0x190>)
 8003af8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003afa:	4a52      	ldr	r2, [pc, #328]	@ (8003c44 <BSP_LCD_MspInit+0x190>)
 8003afc:	f043 0301 	orr.w	r3, r3, #1
 8003b00:	6313      	str	r3, [r2, #48]	@ 0x30
 8003b02:	4b50      	ldr	r3, [pc, #320]	@ (8003c44 <BSP_LCD_MspInit+0x190>)
 8003b04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b06:	f003 0301 	and.w	r3, r3, #1
 8003b0a:	61bb      	str	r3, [r7, #24]
 8003b0c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003b0e:	2300      	movs	r3, #0
 8003b10:	617b      	str	r3, [r7, #20]
 8003b12:	4b4c      	ldr	r3, [pc, #304]	@ (8003c44 <BSP_LCD_MspInit+0x190>)
 8003b14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b16:	4a4b      	ldr	r2, [pc, #300]	@ (8003c44 <BSP_LCD_MspInit+0x190>)
 8003b18:	f043 0302 	orr.w	r3, r3, #2
 8003b1c:	6313      	str	r3, [r2, #48]	@ 0x30
 8003b1e:	4b49      	ldr	r3, [pc, #292]	@ (8003c44 <BSP_LCD_MspInit+0x190>)
 8003b20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b22:	f003 0302 	and.w	r3, r3, #2
 8003b26:	617b      	str	r3, [r7, #20]
 8003b28:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003b2a:	2300      	movs	r3, #0
 8003b2c:	613b      	str	r3, [r7, #16]
 8003b2e:	4b45      	ldr	r3, [pc, #276]	@ (8003c44 <BSP_LCD_MspInit+0x190>)
 8003b30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b32:	4a44      	ldr	r2, [pc, #272]	@ (8003c44 <BSP_LCD_MspInit+0x190>)
 8003b34:	f043 0304 	orr.w	r3, r3, #4
 8003b38:	6313      	str	r3, [r2, #48]	@ 0x30
 8003b3a:	4b42      	ldr	r3, [pc, #264]	@ (8003c44 <BSP_LCD_MspInit+0x190>)
 8003b3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b3e:	f003 0304 	and.w	r3, r3, #4
 8003b42:	613b      	str	r3, [r7, #16]
 8003b44:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003b46:	2300      	movs	r3, #0
 8003b48:	60fb      	str	r3, [r7, #12]
 8003b4a:	4b3e      	ldr	r3, [pc, #248]	@ (8003c44 <BSP_LCD_MspInit+0x190>)
 8003b4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b4e:	4a3d      	ldr	r2, [pc, #244]	@ (8003c44 <BSP_LCD_MspInit+0x190>)
 8003b50:	f043 0308 	orr.w	r3, r3, #8
 8003b54:	6313      	str	r3, [r2, #48]	@ 0x30
 8003b56:	4b3b      	ldr	r3, [pc, #236]	@ (8003c44 <BSP_LCD_MspInit+0x190>)
 8003b58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b5a:	f003 0308 	and.w	r3, r3, #8
 8003b5e:	60fb      	str	r3, [r7, #12]
 8003b60:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003b62:	2300      	movs	r3, #0
 8003b64:	60bb      	str	r3, [r7, #8]
 8003b66:	4b37      	ldr	r3, [pc, #220]	@ (8003c44 <BSP_LCD_MspInit+0x190>)
 8003b68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b6a:	4a36      	ldr	r2, [pc, #216]	@ (8003c44 <BSP_LCD_MspInit+0x190>)
 8003b6c:	f043 0320 	orr.w	r3, r3, #32
 8003b70:	6313      	str	r3, [r2, #48]	@ 0x30
 8003b72:	4b34      	ldr	r3, [pc, #208]	@ (8003c44 <BSP_LCD_MspInit+0x190>)
 8003b74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b76:	f003 0320 	and.w	r3, r3, #32
 8003b7a:	60bb      	str	r3, [r7, #8]
 8003b7c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8003b7e:	2300      	movs	r3, #0
 8003b80:	607b      	str	r3, [r7, #4]
 8003b82:	4b30      	ldr	r3, [pc, #192]	@ (8003c44 <BSP_LCD_MspInit+0x190>)
 8003b84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b86:	4a2f      	ldr	r2, [pc, #188]	@ (8003c44 <BSP_LCD_MspInit+0x190>)
 8003b88:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003b8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8003b8e:	4b2d      	ldr	r3, [pc, #180]	@ (8003c44 <BSP_LCD_MspInit+0x190>)
 8003b90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b96:	607b      	str	r3, [r7, #4]
 8003b98:	687b      	ldr	r3, [r7, #4]
            |  LCD_TFT CLK   <-> PG.07  | LCD_TFT DE   <->  PF.10 |
             -----------------------------------------------------
  */

  /* GPIOA configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_6 |
 8003b9a:	f641 0358 	movw	r3, #6232	@ 0x1858
 8003b9e:	627b      	str	r3, [r7, #36]	@ 0x24
                           GPIO_PIN_11 | GPIO_PIN_12;
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 8003ba0:	2302      	movs	r3, #2
 8003ba2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 8003ba4:	2300      	movs	r3, #0
 8003ba6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8003ba8:	2302      	movs	r3, #2
 8003baa:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStructure.Alternate = GPIO_AF14_LTDC;
 8003bac:	230e      	movs	r3, #14
 8003bae:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 8003bb0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003bb4:	4619      	mov	r1, r3
 8003bb6:	4824      	ldr	r0, [pc, #144]	@ (8003c48 <BSP_LCD_MspInit+0x194>)
 8003bb8:	f001 fd7c 	bl	80056b4 <HAL_GPIO_Init>

  /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_8 | \
 8003bbc:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8003bc0:	627b      	str	r3, [r7, #36]	@ 0x24
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8003bc2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003bc6:	4619      	mov	r1, r3
 8003bc8:	4820      	ldr	r0, [pc, #128]	@ (8003c4c <BSP_LCD_MspInit+0x198>)
 8003bca:	f001 fd73 	bl	80056b4 <HAL_GPIO_Init>

  /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_10;
 8003bce:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 8003bd2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 8003bd4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003bd8:	4619      	mov	r1, r3
 8003bda:	481d      	ldr	r0, [pc, #116]	@ (8003c50 <BSP_LCD_MspInit+0x19c>)
 8003bdc:	f001 fd6a 	bl	80056b4 <HAL_GPIO_Init>

  /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_6;
 8003be0:	2348      	movs	r3, #72	@ 0x48
 8003be2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 8003be4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003be8:	4619      	mov	r1, r3
 8003bea:	481a      	ldr	r0, [pc, #104]	@ (8003c54 <BSP_LCD_MspInit+0x1a0>)
 8003bec:	f001 fd62 	bl	80056b4 <HAL_GPIO_Init>

  /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10;
 8003bf0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003bf4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);
 8003bf6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003bfa:	4619      	mov	r1, r3
 8003bfc:	4816      	ldr	r0, [pc, #88]	@ (8003c58 <BSP_LCD_MspInit+0x1a4>)
 8003bfe:	f001 fd59 	bl	80056b4 <HAL_GPIO_Init>

  /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | \
 8003c02:	f44f 630c 	mov.w	r3, #2240	@ 0x8c0
 8003c06:	627b      	str	r3, [r7, #36]	@ 0x24
                           GPIO_PIN_11;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8003c08:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003c0c:	4619      	mov	r1, r3
 8003c0e:	4813      	ldr	r0, [pc, #76]	@ (8003c5c <BSP_LCD_MspInit+0x1a8>)
 8003c10:	f001 fd50 	bl	80056b4 <HAL_GPIO_Init>

  /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 8003c14:	2303      	movs	r3, #3
 8003c16:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStructure.Alternate = GPIO_AF9_LTDC;
 8003c18:	2309      	movs	r3, #9
 8003c1a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8003c1c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003c20:	4619      	mov	r1, r3
 8003c22:	480a      	ldr	r0, [pc, #40]	@ (8003c4c <BSP_LCD_MspInit+0x198>)
 8003c24:	f001 fd46 	bl	80056b4 <HAL_GPIO_Init>

  /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10 | GPIO_PIN_12;
 8003c28:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8003c2c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8003c2e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003c32:	4619      	mov	r1, r3
 8003c34:	4809      	ldr	r0, [pc, #36]	@ (8003c5c <BSP_LCD_MspInit+0x1a8>)
 8003c36:	f001 fd3d 	bl	80056b4 <HAL_GPIO_Init>
}
 8003c3a:	bf00      	nop
 8003c3c:	3738      	adds	r7, #56	@ 0x38
 8003c3e:	46bd      	mov	sp, r7
 8003c40:	bd80      	pop	{r7, pc}
 8003c42:	bf00      	nop
 8003c44:	40023800 	.word	0x40023800
 8003c48:	40020000 	.word	0x40020000
 8003c4c:	40020400 	.word	0x40020400
 8003c50:	40020800 	.word	0x40020800
 8003c54:	40020c00 	.word	0x40020c00
 8003c58:	40021400 	.word	0x40021400
 8003c5c:	40021800 	.word	0x40021800

08003c60 <BSP_LCD_DrawPixel>:
  * @param  Xpos: the X position
  * @param  Ypos: the Y position
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
 8003c60:	b5b0      	push	{r4, r5, r7, lr}
 8003c62:	b082      	sub	sp, #8
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	4603      	mov	r3, r0
 8003c68:	603a      	str	r2, [r7, #0]
 8003c6a:	80fb      	strh	r3, [r7, #6]
 8003c6c:	460b      	mov	r3, r1
 8003c6e:	80bb      	strh	r3, [r7, #4]
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t *)(LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4 * (Ypos * BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8003c70:	4b0c      	ldr	r3, [pc, #48]	@ (8003ca4 <BSP_LCD_DrawPixel+0x44>)
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	4a0c      	ldr	r2, [pc, #48]	@ (8003ca8 <BSP_LCD_DrawPixel+0x48>)
 8003c76:	2134      	movs	r1, #52	@ 0x34
 8003c78:	fb01 f303 	mul.w	r3, r1, r3
 8003c7c:	4413      	add	r3, r2
 8003c7e:	335c      	adds	r3, #92	@ 0x5c
 8003c80:	681c      	ldr	r4, [r3, #0]
 8003c82:	88bd      	ldrh	r5, [r7, #4]
 8003c84:	f7ff fbf8 	bl	8003478 <BSP_LCD_GetXSize>
 8003c88:	4603      	mov	r3, r0
 8003c8a:	fb03 f205 	mul.w	r2, r3, r5
 8003c8e:	88fb      	ldrh	r3, [r7, #6]
 8003c90:	4413      	add	r3, r2
 8003c92:	009b      	lsls	r3, r3, #2
 8003c94:	4423      	add	r3, r4
 8003c96:	461a      	mov	r2, r3
 8003c98:	683b      	ldr	r3, [r7, #0]
 8003c9a:	6013      	str	r3, [r2, #0]
}
 8003c9c:	bf00      	nop
 8003c9e:	3708      	adds	r7, #8
 8003ca0:	46bd      	mov	sp, r7
 8003ca2:	bdb0      	pop	{r4, r5, r7, pc}
 8003ca4:	200008f0 	.word	0x200008f0
 8003ca8:	200007d8 	.word	0x200007d8

08003cac <DrawChar>:
  * @param  Xpos: the Line where to display the character shape
  * @param  Ypos: start column address
  * @param  c: pointer to the character data
  */
static void DrawChar(uint16_t Xpos, uint16_t Ypos, const uint8_t *c)
{
 8003cac:	b580      	push	{r7, lr}
 8003cae:	b088      	sub	sp, #32
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	4603      	mov	r3, r0
 8003cb4:	603a      	str	r2, [r7, #0]
 8003cb6:	80fb      	strh	r3, [r7, #6]
 8003cb8:	460b      	mov	r3, r1
 8003cba:	80bb      	strh	r3, [r7, #4]
  uint32_t i = 0, j = 0;
 8003cbc:	2300      	movs	r3, #0
 8003cbe:	61fb      	str	r3, [r7, #28]
 8003cc0:	2300      	movs	r3, #0
 8003cc2:	61bb      	str	r3, [r7, #24]
  uint16_t height, width;
  uint8_t offset;
  uint8_t *pchar;
  uint32_t line = 0;
 8003cc4:	2300      	movs	r3, #0
 8003cc6:	617b      	str	r3, [r7, #20]

  height = DrawProp[ActiveLayer].pFont->Height;
 8003cc8:	4b53      	ldr	r3, [pc, #332]	@ (8003e18 <DrawChar+0x16c>)
 8003cca:	681a      	ldr	r2, [r3, #0]
 8003ccc:	4953      	ldr	r1, [pc, #332]	@ (8003e1c <DrawChar+0x170>)
 8003cce:	4613      	mov	r3, r2
 8003cd0:	005b      	lsls	r3, r3, #1
 8003cd2:	4413      	add	r3, r2
 8003cd4:	009b      	lsls	r3, r3, #2
 8003cd6:	440b      	add	r3, r1
 8003cd8:	3308      	adds	r3, #8
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	88db      	ldrh	r3, [r3, #6]
 8003cde:	827b      	strh	r3, [r7, #18]
  width  = DrawProp[ActiveLayer].pFont->Width;
 8003ce0:	4b4d      	ldr	r3, [pc, #308]	@ (8003e18 <DrawChar+0x16c>)
 8003ce2:	681a      	ldr	r2, [r3, #0]
 8003ce4:	494d      	ldr	r1, [pc, #308]	@ (8003e1c <DrawChar+0x170>)
 8003ce6:	4613      	mov	r3, r2
 8003ce8:	005b      	lsls	r3, r3, #1
 8003cea:	4413      	add	r3, r2
 8003cec:	009b      	lsls	r3, r3, #2
 8003cee:	440b      	add	r3, r1
 8003cf0:	3308      	adds	r3, #8
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	889b      	ldrh	r3, [r3, #4]
 8003cf6:	823b      	strh	r3, [r7, #16]

  offset = 8 * ((width + 7) / 8) -  width ;
 8003cf8:	8a3b      	ldrh	r3, [r7, #16]
 8003cfa:	3307      	adds	r3, #7
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	da00      	bge.n	8003d02 <DrawChar+0x56>
 8003d00:	3307      	adds	r3, #7
 8003d02:	10db      	asrs	r3, r3, #3
 8003d04:	b2db      	uxtb	r3, r3
 8003d06:	00db      	lsls	r3, r3, #3
 8003d08:	b2da      	uxtb	r2, r3
 8003d0a:	8a3b      	ldrh	r3, [r7, #16]
 8003d0c:	b2db      	uxtb	r3, r3
 8003d0e:	1ad3      	subs	r3, r2, r3
 8003d10:	73fb      	strb	r3, [r7, #15]

  for (i = 0; i < height; i++)
 8003d12:	2300      	movs	r3, #0
 8003d14:	61fb      	str	r3, [r7, #28]
 8003d16:	e076      	b.n	8003e06 <DrawChar+0x15a>
  {
    pchar = ((uint8_t *)c + (width + 7) / 8 * i);
 8003d18:	8a3b      	ldrh	r3, [r7, #16]
 8003d1a:	3307      	adds	r3, #7
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	da00      	bge.n	8003d22 <DrawChar+0x76>
 8003d20:	3307      	adds	r3, #7
 8003d22:	10db      	asrs	r3, r3, #3
 8003d24:	461a      	mov	r2, r3
 8003d26:	69fb      	ldr	r3, [r7, #28]
 8003d28:	fb02 f303 	mul.w	r3, r2, r3
 8003d2c:	683a      	ldr	r2, [r7, #0]
 8003d2e:	4413      	add	r3, r2
 8003d30:	60bb      	str	r3, [r7, #8]

    switch (((width + 7) / 8))
 8003d32:	8a3b      	ldrh	r3, [r7, #16]
 8003d34:	3307      	adds	r3, #7
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	da00      	bge.n	8003d3c <DrawChar+0x90>
 8003d3a:	3307      	adds	r3, #7
 8003d3c:	10db      	asrs	r3, r3, #3
 8003d3e:	2b01      	cmp	r3, #1
 8003d40:	d002      	beq.n	8003d48 <DrawChar+0x9c>
 8003d42:	2b02      	cmp	r3, #2
 8003d44:	d004      	beq.n	8003d50 <DrawChar+0xa4>
 8003d46:	e00c      	b.n	8003d62 <DrawChar+0xb6>
    {
      case 1:
        line =  pchar[0];
 8003d48:	68bb      	ldr	r3, [r7, #8]
 8003d4a:	781b      	ldrb	r3, [r3, #0]
 8003d4c:	617b      	str	r3, [r7, #20]
        break;
 8003d4e:	e016      	b.n	8003d7e <DrawChar+0xd2>

      case 2:
        line = (pchar[0] << 8) | pchar[1];
 8003d50:	68bb      	ldr	r3, [r7, #8]
 8003d52:	781b      	ldrb	r3, [r3, #0]
 8003d54:	021b      	lsls	r3, r3, #8
 8003d56:	68ba      	ldr	r2, [r7, #8]
 8003d58:	3201      	adds	r2, #1
 8003d5a:	7812      	ldrb	r2, [r2, #0]
 8003d5c:	4313      	orrs	r3, r2
 8003d5e:	617b      	str	r3, [r7, #20]
        break;
 8003d60:	e00d      	b.n	8003d7e <DrawChar+0xd2>

      case 3:
      default:
        line = (pchar[0] << 16) | (pchar[1] << 8) | pchar[2];
 8003d62:	68bb      	ldr	r3, [r7, #8]
 8003d64:	781b      	ldrb	r3, [r3, #0]
 8003d66:	041a      	lsls	r2, r3, #16
 8003d68:	68bb      	ldr	r3, [r7, #8]
 8003d6a:	3301      	adds	r3, #1
 8003d6c:	781b      	ldrb	r3, [r3, #0]
 8003d6e:	021b      	lsls	r3, r3, #8
 8003d70:	4313      	orrs	r3, r2
 8003d72:	68ba      	ldr	r2, [r7, #8]
 8003d74:	3202      	adds	r2, #2
 8003d76:	7812      	ldrb	r2, [r2, #0]
 8003d78:	4313      	orrs	r3, r2
 8003d7a:	617b      	str	r3, [r7, #20]
        break;
 8003d7c:	bf00      	nop
    }

    for (j = 0; j < width; j++)
 8003d7e:	2300      	movs	r3, #0
 8003d80:	61bb      	str	r3, [r7, #24]
 8003d82:	e036      	b.n	8003df2 <DrawChar+0x146>
    {
      if (line & (1 << (width - j + offset - 1)))
 8003d84:	8a3a      	ldrh	r2, [r7, #16]
 8003d86:	69bb      	ldr	r3, [r7, #24]
 8003d88:	1ad2      	subs	r2, r2, r3
 8003d8a:	7bfb      	ldrb	r3, [r7, #15]
 8003d8c:	4413      	add	r3, r2
 8003d8e:	3b01      	subs	r3, #1
 8003d90:	2201      	movs	r2, #1
 8003d92:	fa02 f303 	lsl.w	r3, r2, r3
 8003d96:	461a      	mov	r2, r3
 8003d98:	697b      	ldr	r3, [r7, #20]
 8003d9a:	4013      	ands	r3, r2
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d012      	beq.n	8003dc6 <DrawChar+0x11a>
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].TextColor);
 8003da0:	69bb      	ldr	r3, [r7, #24]
 8003da2:	b29a      	uxth	r2, r3
 8003da4:	88fb      	ldrh	r3, [r7, #6]
 8003da6:	4413      	add	r3, r2
 8003da8:	b298      	uxth	r0, r3
 8003daa:	4b1b      	ldr	r3, [pc, #108]	@ (8003e18 <DrawChar+0x16c>)
 8003dac:	681a      	ldr	r2, [r3, #0]
 8003dae:	491b      	ldr	r1, [pc, #108]	@ (8003e1c <DrawChar+0x170>)
 8003db0:	4613      	mov	r3, r2
 8003db2:	005b      	lsls	r3, r3, #1
 8003db4:	4413      	add	r3, r2
 8003db6:	009b      	lsls	r3, r3, #2
 8003db8:	440b      	add	r3, r1
 8003dba:	681a      	ldr	r2, [r3, #0]
 8003dbc:	88bb      	ldrh	r3, [r7, #4]
 8003dbe:	4619      	mov	r1, r3
 8003dc0:	f7ff ff4e 	bl	8003c60 <BSP_LCD_DrawPixel>
 8003dc4:	e012      	b.n	8003dec <DrawChar+0x140>
      }
      else
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].BackColor);
 8003dc6:	69bb      	ldr	r3, [r7, #24]
 8003dc8:	b29a      	uxth	r2, r3
 8003dca:	88fb      	ldrh	r3, [r7, #6]
 8003dcc:	4413      	add	r3, r2
 8003dce:	b298      	uxth	r0, r3
 8003dd0:	4b11      	ldr	r3, [pc, #68]	@ (8003e18 <DrawChar+0x16c>)
 8003dd2:	681a      	ldr	r2, [r3, #0]
 8003dd4:	4911      	ldr	r1, [pc, #68]	@ (8003e1c <DrawChar+0x170>)
 8003dd6:	4613      	mov	r3, r2
 8003dd8:	005b      	lsls	r3, r3, #1
 8003dda:	4413      	add	r3, r2
 8003ddc:	009b      	lsls	r3, r3, #2
 8003dde:	440b      	add	r3, r1
 8003de0:	3304      	adds	r3, #4
 8003de2:	681a      	ldr	r2, [r3, #0]
 8003de4:	88bb      	ldrh	r3, [r7, #4]
 8003de6:	4619      	mov	r1, r3
 8003de8:	f7ff ff3a 	bl	8003c60 <BSP_LCD_DrawPixel>
    for (j = 0; j < width; j++)
 8003dec:	69bb      	ldr	r3, [r7, #24]
 8003dee:	3301      	adds	r3, #1
 8003df0:	61bb      	str	r3, [r7, #24]
 8003df2:	8a3b      	ldrh	r3, [r7, #16]
 8003df4:	69ba      	ldr	r2, [r7, #24]
 8003df6:	429a      	cmp	r2, r3
 8003df8:	d3c4      	bcc.n	8003d84 <DrawChar+0xd8>
      }
    }
    Ypos++;
 8003dfa:	88bb      	ldrh	r3, [r7, #4]
 8003dfc:	3301      	adds	r3, #1
 8003dfe:	80bb      	strh	r3, [r7, #4]
  for (i = 0; i < height; i++)
 8003e00:	69fb      	ldr	r3, [r7, #28]
 8003e02:	3301      	adds	r3, #1
 8003e04:	61fb      	str	r3, [r7, #28]
 8003e06:	8a7b      	ldrh	r3, [r7, #18]
 8003e08:	69fa      	ldr	r2, [r7, #28]
 8003e0a:	429a      	cmp	r2, r3
 8003e0c:	d384      	bcc.n	8003d18 <DrawChar+0x6c>
  }
}
 8003e0e:	bf00      	nop
 8003e10:	bf00      	nop
 8003e12:	3720      	adds	r7, #32
 8003e14:	46bd      	mov	sp, r7
 8003e16:	bd80      	pop	{r7, pc}
 8003e18:	200008f0 	.word	0x200008f0
 8003e1c:	200008f4 	.word	0x200008f4

08003e20 <FillBuffer>:
  * @param  OffLine: offset
  * @param  ColorIndex: color Index
  */
static void FillBuffer(uint32_t LayerIndex, void *pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine,
                       uint32_t ColorIndex)
{
 8003e20:	b580      	push	{r7, lr}
 8003e22:	b086      	sub	sp, #24
 8003e24:	af02      	add	r7, sp, #8
 8003e26:	60f8      	str	r0, [r7, #12]
 8003e28:	60b9      	str	r1, [r7, #8]
 8003e2a:	607a      	str	r2, [r7, #4]
 8003e2c:	603b      	str	r3, [r7, #0]

  /* Register to memory mode with ARGB8888 as color Mode */
  Dma2dHandler.Init.Mode         = DMA2D_R2M;
 8003e2e:	4b16      	ldr	r3, [pc, #88]	@ (8003e88 <FillBuffer+0x68>)
 8003e30:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8003e34:	605a      	str	r2, [r3, #4]
  Dma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 8003e36:	4b14      	ldr	r3, [pc, #80]	@ (8003e88 <FillBuffer+0x68>)
 8003e38:	2200      	movs	r2, #0
 8003e3a:	609a      	str	r2, [r3, #8]
  Dma2dHandler.Init.OutputOffset = OffLine;
 8003e3c:	4a12      	ldr	r2, [pc, #72]	@ (8003e88 <FillBuffer+0x68>)
 8003e3e:	69bb      	ldr	r3, [r7, #24]
 8003e40:	60d3      	str	r3, [r2, #12]

  Dma2dHandler.Instance = DMA2D;
 8003e42:	4b11      	ldr	r3, [pc, #68]	@ (8003e88 <FillBuffer+0x68>)
 8003e44:	4a11      	ldr	r2, [pc, #68]	@ (8003e8c <FillBuffer+0x6c>)
 8003e46:	601a      	str	r2, [r3, #0]

  /* DMA2D Initialization */
  if (HAL_DMA2D_Init(&Dma2dHandler) == HAL_OK)
 8003e48:	480f      	ldr	r0, [pc, #60]	@ (8003e88 <FillBuffer+0x68>)
 8003e4a:	f001 f9a7 	bl	800519c <HAL_DMA2D_Init>
 8003e4e:	4603      	mov	r3, r0
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d115      	bne.n	8003e80 <FillBuffer+0x60>
  {
    if (HAL_DMA2D_ConfigLayer(&Dma2dHandler, LayerIndex) == HAL_OK)
 8003e54:	68f9      	ldr	r1, [r7, #12]
 8003e56:	480c      	ldr	r0, [pc, #48]	@ (8003e88 <FillBuffer+0x68>)
 8003e58:	f001 fafe 	bl	8005458 <HAL_DMA2D_ConfigLayer>
 8003e5c:	4603      	mov	r3, r0
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d10e      	bne.n	8003e80 <FillBuffer+0x60>
    {
      if (HAL_DMA2D_Start(&Dma2dHandler, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 8003e62:	68ba      	ldr	r2, [r7, #8]
 8003e64:	683b      	ldr	r3, [r7, #0]
 8003e66:	9300      	str	r3, [sp, #0]
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	69f9      	ldr	r1, [r7, #28]
 8003e6c:	4806      	ldr	r0, [pc, #24]	@ (8003e88 <FillBuffer+0x68>)
 8003e6e:	f001 f9de 	bl	800522e <HAL_DMA2D_Start>
 8003e72:	4603      	mov	r3, r0
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d103      	bne.n	8003e80 <FillBuffer+0x60>
      {
        /* Polling For DMA transfer */
        HAL_DMA2D_PollForTransfer(&Dma2dHandler, 10);
 8003e78:	210a      	movs	r1, #10
 8003e7a:	4803      	ldr	r0, [pc, #12]	@ (8003e88 <FillBuffer+0x68>)
 8003e7c:	f001 fa02 	bl	8005284 <HAL_DMA2D_PollForTransfer>
      }
    }
  }
}
 8003e80:	bf00      	nop
 8003e82:	3710      	adds	r7, #16
 8003e84:	46bd      	mov	sp, r7
 8003e86:	bd80      	pop	{r7, pc}
 8003e88:	20000880 	.word	0x20000880
 8003e8c:	4002b000 	.word	0x4002b000

08003e90 <BSP_SDRAM_Init>:

/**
  * @brief  Initializes the SDRAM device.
  */
uint8_t BSP_SDRAM_Init(void)
{
 8003e90:	b580      	push	{r7, lr}
 8003e92:	af00      	add	r7, sp, #0
  static uint8_t sdramstatus = SDRAM_ERROR;

  /* SDRAM device configuration */
  SdramHandle.Instance = FMC_SDRAM_DEVICE;
 8003e94:	4b29      	ldr	r3, [pc, #164]	@ (8003f3c <BSP_SDRAM_Init+0xac>)
 8003e96:	4a2a      	ldr	r2, [pc, #168]	@ (8003f40 <BSP_SDRAM_Init+0xb0>)
 8003e98:	601a      	str	r2, [r3, #0]

  /* FMC Configuration -------------------------------------------------------*/
  /* FMC SDRAM Bank configuration */
  /* Timing configuration for 90 Mhz of SD clock frequency (180Mhz/2) */
  /* TMRD: 2 Clock cycles */
  Timing.LoadToActiveDelay    = 2;
 8003e9a:	4b2a      	ldr	r3, [pc, #168]	@ (8003f44 <BSP_SDRAM_Init+0xb4>)
 8003e9c:	2202      	movs	r2, #2
 8003e9e:	601a      	str	r2, [r3, #0]
  /* TXSR: min=70ns (7x11.11ns) */
  Timing.ExitSelfRefreshDelay = 7;
 8003ea0:	4b28      	ldr	r3, [pc, #160]	@ (8003f44 <BSP_SDRAM_Init+0xb4>)
 8003ea2:	2207      	movs	r2, #7
 8003ea4:	605a      	str	r2, [r3, #4]
  /* TRAS: min=42ns (4x11.11ns) max=120k (ns) */
  Timing.SelfRefreshTime      = 4;
 8003ea6:	4b27      	ldr	r3, [pc, #156]	@ (8003f44 <BSP_SDRAM_Init+0xb4>)
 8003ea8:	2204      	movs	r2, #4
 8003eaa:	609a      	str	r2, [r3, #8]
  /* TRC:  min=70 (7x11.11ns) */
  Timing.RowCycleDelay        = 7;
 8003eac:	4b25      	ldr	r3, [pc, #148]	@ (8003f44 <BSP_SDRAM_Init+0xb4>)
 8003eae:	2207      	movs	r2, #7
 8003eb0:	60da      	str	r2, [r3, #12]
  /* TWR:  min=1+ 7ns (1+1x11.11ns) */
  Timing.WriteRecoveryTime    = 2;
 8003eb2:	4b24      	ldr	r3, [pc, #144]	@ (8003f44 <BSP_SDRAM_Init+0xb4>)
 8003eb4:	2202      	movs	r2, #2
 8003eb6:	611a      	str	r2, [r3, #16]
  /* TRP:  20ns => 2x11.11ns*/
  Timing.RPDelay              = 2;
 8003eb8:	4b22      	ldr	r3, [pc, #136]	@ (8003f44 <BSP_SDRAM_Init+0xb4>)
 8003eba:	2202      	movs	r2, #2
 8003ebc:	615a      	str	r2, [r3, #20]
  /* TRCD: 20ns => 2x11.11ns */
  Timing.RCDDelay             = 2;
 8003ebe:	4b21      	ldr	r3, [pc, #132]	@ (8003f44 <BSP_SDRAM_Init+0xb4>)
 8003ec0:	2202      	movs	r2, #2
 8003ec2:	619a      	str	r2, [r3, #24]

  /* FMC SDRAM control configuration */
  SdramHandle.Init.SDBank             = FMC_SDRAM_BANK2;
 8003ec4:	4b1d      	ldr	r3, [pc, #116]	@ (8003f3c <BSP_SDRAM_Init+0xac>)
 8003ec6:	2201      	movs	r2, #1
 8003ec8:	605a      	str	r2, [r3, #4]
  /* Row addressing: [7:0] */
  SdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8003eca:	4b1c      	ldr	r3, [pc, #112]	@ (8003f3c <BSP_SDRAM_Init+0xac>)
 8003ecc:	2200      	movs	r2, #0
 8003ece:	609a      	str	r2, [r3, #8]
  /* Column addressing: [11:0] */
  SdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 8003ed0:	4b1a      	ldr	r3, [pc, #104]	@ (8003f3c <BSP_SDRAM_Init+0xac>)
 8003ed2:	2204      	movs	r2, #4
 8003ed4:	60da      	str	r2, [r3, #12]
  SdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 8003ed6:	4b19      	ldr	r3, [pc, #100]	@ (8003f3c <BSP_SDRAM_Init+0xac>)
 8003ed8:	2210      	movs	r2, #16
 8003eda:	611a      	str	r2, [r3, #16]
  SdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8003edc:	4b17      	ldr	r3, [pc, #92]	@ (8003f3c <BSP_SDRAM_Init+0xac>)
 8003ede:	2240      	movs	r2, #64	@ 0x40
 8003ee0:	615a      	str	r2, [r3, #20]
  SdramHandle.Init.CASLatency         = SDRAM_CAS_LATENCY;
 8003ee2:	4b16      	ldr	r3, [pc, #88]	@ (8003f3c <BSP_SDRAM_Init+0xac>)
 8003ee4:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8003ee8:	619a      	str	r2, [r3, #24]
  SdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8003eea:	4b14      	ldr	r3, [pc, #80]	@ (8003f3c <BSP_SDRAM_Init+0xac>)
 8003eec:	2200      	movs	r2, #0
 8003eee:	61da      	str	r2, [r3, #28]
  SdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 8003ef0:	4b12      	ldr	r3, [pc, #72]	@ (8003f3c <BSP_SDRAM_Init+0xac>)
 8003ef2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003ef6:	621a      	str	r2, [r3, #32]
  SdramHandle.Init.ReadBurst          = SDRAM_READBURST;
 8003ef8:	4b10      	ldr	r3, [pc, #64]	@ (8003f3c <BSP_SDRAM_Init+0xac>)
 8003efa:	2200      	movs	r2, #0
 8003efc:	625a      	str	r2, [r3, #36]	@ 0x24
  SdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_1;
 8003efe:	4b0f      	ldr	r3, [pc, #60]	@ (8003f3c <BSP_SDRAM_Init+0xac>)
 8003f00:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003f04:	629a      	str	r2, [r3, #40]	@ 0x28

  /* SDRAM controller initialization */
  /* __weak function can be surcharged by the application code */
  BSP_SDRAM_MspInit(&SdramHandle, (void *)NULL);
 8003f06:	2100      	movs	r1, #0
 8003f08:	480c      	ldr	r0, [pc, #48]	@ (8003f3c <BSP_SDRAM_Init+0xac>)
 8003f0a:	f000 f87f 	bl	800400c <BSP_SDRAM_MspInit>
  if (HAL_SDRAM_Init(&SdramHandle, &Timing) != HAL_OK)
 8003f0e:	490d      	ldr	r1, [pc, #52]	@ (8003f44 <BSP_SDRAM_Init+0xb4>)
 8003f10:	480a      	ldr	r0, [pc, #40]	@ (8003f3c <BSP_SDRAM_Init+0xac>)
 8003f12:	f005 fa95 	bl	8009440 <HAL_SDRAM_Init>
 8003f16:	4603      	mov	r3, r0
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d003      	beq.n	8003f24 <BSP_SDRAM_Init+0x94>
  {
    sdramstatus = SDRAM_ERROR;
 8003f1c:	4b0a      	ldr	r3, [pc, #40]	@ (8003f48 <BSP_SDRAM_Init+0xb8>)
 8003f1e:	2201      	movs	r2, #1
 8003f20:	701a      	strb	r2, [r3, #0]
 8003f22:	e002      	b.n	8003f2a <BSP_SDRAM_Init+0x9a>
  }
  else
  {
    sdramstatus = SDRAM_OK;
 8003f24:	4b08      	ldr	r3, [pc, #32]	@ (8003f48 <BSP_SDRAM_Init+0xb8>)
 8003f26:	2200      	movs	r2, #0
 8003f28:	701a      	strb	r2, [r3, #0]
  }

  /* SDRAM initialization sequence */
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 8003f2a:	f240 506a 	movw	r0, #1386	@ 0x56a
 8003f2e:	f000 f80d 	bl	8003f4c <BSP_SDRAM_Initialization_sequence>

  return sdramstatus;
 8003f32:	4b05      	ldr	r3, [pc, #20]	@ (8003f48 <BSP_SDRAM_Init+0xb8>)
 8003f34:	781b      	ldrb	r3, [r3, #0]
}
 8003f36:	4618      	mov	r0, r3
 8003f38:	bd80      	pop	{r7, pc}
 8003f3a:	bf00      	nop
 8003f3c:	20000910 	.word	0x20000910
 8003f40:	a0000140 	.word	0xa0000140
 8003f44:	20000944 	.word	0x20000944
 8003f48:	200000ac 	.word	0x200000ac

08003f4c <BSP_SDRAM_Initialization_sequence>:
/**
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 8003f4c:	b580      	push	{r7, lr}
 8003f4e:	b084      	sub	sp, #16
 8003f50:	af00      	add	r7, sp, #0
 8003f52:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpmrd = 0;
 8003f54:	2300      	movs	r3, #0
 8003f56:	60fb      	str	r3, [r7, #12]

  /* Step 1:  Configure a clock configuration enable command */
  Command.CommandMode             = FMC_SDRAM_CMD_CLK_ENABLE;
 8003f58:	4b2a      	ldr	r3, [pc, #168]	@ (8004004 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003f5a:	2201      	movs	r2, #1
 8003f5c:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8003f5e:	4b29      	ldr	r3, [pc, #164]	@ (8004004 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003f60:	2208      	movs	r2, #8
 8003f62:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 8003f64:	4b27      	ldr	r3, [pc, #156]	@ (8004004 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003f66:	2201      	movs	r2, #1
 8003f68:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 8003f6a:	4b26      	ldr	r3, [pc, #152]	@ (8004004 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003f6c:	2200      	movs	r2, #0
 8003f6e:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8003f70:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003f74:	4923      	ldr	r1, [pc, #140]	@ (8004004 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003f76:	4824      	ldr	r0, [pc, #144]	@ (8004008 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003f78:	f005 fa96 	bl	80094a8 <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 8003f7c:	2001      	movs	r0, #1
 8003f7e:	f000 fa39 	bl	80043f4 <HAL_Delay>

  /* Step 3: Configure a PALL (precharge all) command */
  Command.CommandMode             = FMC_SDRAM_CMD_PALL;
 8003f82:	4b20      	ldr	r3, [pc, #128]	@ (8004004 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003f84:	2202      	movs	r2, #2
 8003f86:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8003f88:	4b1e      	ldr	r3, [pc, #120]	@ (8004004 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003f8a:	2208      	movs	r2, #8
 8003f8c:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 8003f8e:	4b1d      	ldr	r3, [pc, #116]	@ (8004004 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003f90:	2201      	movs	r2, #1
 8003f92:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 8003f94:	4b1b      	ldr	r3, [pc, #108]	@ (8004004 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003f96:	2200      	movs	r2, #0
 8003f98:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8003f9a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003f9e:	4919      	ldr	r1, [pc, #100]	@ (8004004 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003fa0:	4819      	ldr	r0, [pc, #100]	@ (8004008 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003fa2:	f005 fa81 	bl	80094a8 <HAL_SDRAM_SendCommand>

  /* Step 4: Configure an Auto Refresh command */
  Command.CommandMode             = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 8003fa6:	4b17      	ldr	r3, [pc, #92]	@ (8004004 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003fa8:	2203      	movs	r2, #3
 8003faa:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8003fac:	4b15      	ldr	r3, [pc, #84]	@ (8004004 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003fae:	2208      	movs	r2, #8
 8003fb0:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 4;
 8003fb2:	4b14      	ldr	r3, [pc, #80]	@ (8004004 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003fb4:	2204      	movs	r2, #4
 8003fb6:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 8003fb8:	4b12      	ldr	r3, [pc, #72]	@ (8004004 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003fba:	2200      	movs	r2, #0
 8003fbc:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8003fbe:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003fc2:	4910      	ldr	r1, [pc, #64]	@ (8004004 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003fc4:	4810      	ldr	r0, [pc, #64]	@ (8004008 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003fc6:	f005 fa6f 	bl	80094a8 <HAL_SDRAM_SendCommand>

  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |
 8003fca:	f44f 730c 	mov.w	r3, #560	@ 0x230
 8003fce:	60fb      	str	r3, [r7, #12]
           SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |
           SDRAM_MODEREG_CAS_LATENCY_3           |
           SDRAM_MODEREG_OPERATING_MODE_STANDARD |
           SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;

  Command.CommandMode             = FMC_SDRAM_CMD_LOAD_MODE;
 8003fd0:	4b0c      	ldr	r3, [pc, #48]	@ (8004004 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003fd2:	2204      	movs	r2, #4
 8003fd4:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8003fd6:	4b0b      	ldr	r3, [pc, #44]	@ (8004004 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003fd8:	2208      	movs	r2, #8
 8003fda:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 8003fdc:	4b09      	ldr	r3, [pc, #36]	@ (8004004 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003fde:	2201      	movs	r2, #1
 8003fe0:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = tmpmrd;
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	4a07      	ldr	r2, [pc, #28]	@ (8004004 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003fe6:	60d3      	str	r3, [r2, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8003fe8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003fec:	4905      	ldr	r1, [pc, #20]	@ (8004004 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003fee:	4806      	ldr	r0, [pc, #24]	@ (8004008 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003ff0:	f005 fa5a 	bl	80094a8 <HAL_SDRAM_SendCommand>

  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&SdramHandle, RefreshCount);
 8003ff4:	6879      	ldr	r1, [r7, #4]
 8003ff6:	4804      	ldr	r0, [pc, #16]	@ (8004008 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003ff8:	f005 fa8b 	bl	8009512 <HAL_SDRAM_ProgramRefreshRate>
}
 8003ffc:	bf00      	nop
 8003ffe:	3710      	adds	r7, #16
 8004000:	46bd      	mov	sp, r7
 8004002:	bd80      	pop	{r7, pc}
 8004004:	20000960 	.word	0x20000960
 8004008:	20000910 	.word	0x20000910

0800400c <BSP_SDRAM_MspInit>:
  * @note   This function can be surcharged by application code.
  * @param  hsdram: pointer on SDRAM handle
  * @param  Params: pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{
 800400c:	b580      	push	{r7, lr}
 800400e:	b090      	sub	sp, #64	@ 0x40
 8004010:	af00      	add	r7, sp, #0
 8004012:	6078      	str	r0, [r7, #4]
 8004014:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef dmaHandle;
  GPIO_InitTypeDef GPIO_InitStructure;

  if (hsdram != (SDRAM_HandleTypeDef *)NULL)
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	2b00      	cmp	r3, #0
 800401a:	f000 80ec 	beq.w	80041f6 <BSP_SDRAM_MspInit+0x1ea>
  {
    /* Enable FMC clock */
    __HAL_RCC_FMC_CLK_ENABLE();
 800401e:	2300      	movs	r3, #0
 8004020:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004022:	4b77      	ldr	r3, [pc, #476]	@ (8004200 <BSP_SDRAM_MspInit+0x1f4>)
 8004024:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004026:	4a76      	ldr	r2, [pc, #472]	@ (8004200 <BSP_SDRAM_MspInit+0x1f4>)
 8004028:	f043 0301 	orr.w	r3, r3, #1
 800402c:	6393      	str	r3, [r2, #56]	@ 0x38
 800402e:	4b74      	ldr	r3, [pc, #464]	@ (8004200 <BSP_SDRAM_MspInit+0x1f4>)
 8004030:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004032:	f003 0301 	and.w	r3, r3, #1
 8004036:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004038:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    /* Enable chosen DMAx clock */
    __DMAx_CLK_ENABLE();
 800403a:	2300      	movs	r3, #0
 800403c:	627b      	str	r3, [r7, #36]	@ 0x24
 800403e:	4b70      	ldr	r3, [pc, #448]	@ (8004200 <BSP_SDRAM_MspInit+0x1f4>)
 8004040:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004042:	4a6f      	ldr	r2, [pc, #444]	@ (8004200 <BSP_SDRAM_MspInit+0x1f4>)
 8004044:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004048:	6313      	str	r3, [r2, #48]	@ 0x30
 800404a:	4b6d      	ldr	r3, [pc, #436]	@ (8004200 <BSP_SDRAM_MspInit+0x1f4>)
 800404c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800404e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004052:	627b      	str	r3, [r7, #36]	@ 0x24
 8004054:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

    /* Enable GPIOs clock */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004056:	2300      	movs	r3, #0
 8004058:	623b      	str	r3, [r7, #32]
 800405a:	4b69      	ldr	r3, [pc, #420]	@ (8004200 <BSP_SDRAM_MspInit+0x1f4>)
 800405c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800405e:	4a68      	ldr	r2, [pc, #416]	@ (8004200 <BSP_SDRAM_MspInit+0x1f4>)
 8004060:	f043 0302 	orr.w	r3, r3, #2
 8004064:	6313      	str	r3, [r2, #48]	@ 0x30
 8004066:	4b66      	ldr	r3, [pc, #408]	@ (8004200 <BSP_SDRAM_MspInit+0x1f4>)
 8004068:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800406a:	f003 0302 	and.w	r3, r3, #2
 800406e:	623b      	str	r3, [r7, #32]
 8004070:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004072:	2300      	movs	r3, #0
 8004074:	61fb      	str	r3, [r7, #28]
 8004076:	4b62      	ldr	r3, [pc, #392]	@ (8004200 <BSP_SDRAM_MspInit+0x1f4>)
 8004078:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800407a:	4a61      	ldr	r2, [pc, #388]	@ (8004200 <BSP_SDRAM_MspInit+0x1f4>)
 800407c:	f043 0304 	orr.w	r3, r3, #4
 8004080:	6313      	str	r3, [r2, #48]	@ 0x30
 8004082:	4b5f      	ldr	r3, [pc, #380]	@ (8004200 <BSP_SDRAM_MspInit+0x1f4>)
 8004084:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004086:	f003 0304 	and.w	r3, r3, #4
 800408a:	61fb      	str	r3, [r7, #28]
 800408c:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800408e:	2300      	movs	r3, #0
 8004090:	61bb      	str	r3, [r7, #24]
 8004092:	4b5b      	ldr	r3, [pc, #364]	@ (8004200 <BSP_SDRAM_MspInit+0x1f4>)
 8004094:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004096:	4a5a      	ldr	r2, [pc, #360]	@ (8004200 <BSP_SDRAM_MspInit+0x1f4>)
 8004098:	f043 0308 	orr.w	r3, r3, #8
 800409c:	6313      	str	r3, [r2, #48]	@ 0x30
 800409e:	4b58      	ldr	r3, [pc, #352]	@ (8004200 <BSP_SDRAM_MspInit+0x1f4>)
 80040a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040a2:	f003 0308 	and.w	r3, r3, #8
 80040a6:	61bb      	str	r3, [r7, #24]
 80040a8:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80040aa:	2300      	movs	r3, #0
 80040ac:	617b      	str	r3, [r7, #20]
 80040ae:	4b54      	ldr	r3, [pc, #336]	@ (8004200 <BSP_SDRAM_MspInit+0x1f4>)
 80040b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040b2:	4a53      	ldr	r2, [pc, #332]	@ (8004200 <BSP_SDRAM_MspInit+0x1f4>)
 80040b4:	f043 0310 	orr.w	r3, r3, #16
 80040b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80040ba:	4b51      	ldr	r3, [pc, #324]	@ (8004200 <BSP_SDRAM_MspInit+0x1f4>)
 80040bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040be:	f003 0310 	and.w	r3, r3, #16
 80040c2:	617b      	str	r3, [r7, #20]
 80040c4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80040c6:	2300      	movs	r3, #0
 80040c8:	613b      	str	r3, [r7, #16]
 80040ca:	4b4d      	ldr	r3, [pc, #308]	@ (8004200 <BSP_SDRAM_MspInit+0x1f4>)
 80040cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040ce:	4a4c      	ldr	r2, [pc, #304]	@ (8004200 <BSP_SDRAM_MspInit+0x1f4>)
 80040d0:	f043 0320 	orr.w	r3, r3, #32
 80040d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80040d6:	4b4a      	ldr	r3, [pc, #296]	@ (8004200 <BSP_SDRAM_MspInit+0x1f4>)
 80040d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040da:	f003 0320 	and.w	r3, r3, #32
 80040de:	613b      	str	r3, [r7, #16]
 80040e0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80040e2:	2300      	movs	r3, #0
 80040e4:	60fb      	str	r3, [r7, #12]
 80040e6:	4b46      	ldr	r3, [pc, #280]	@ (8004200 <BSP_SDRAM_MspInit+0x1f4>)
 80040e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040ea:	4a45      	ldr	r2, [pc, #276]	@ (8004200 <BSP_SDRAM_MspInit+0x1f4>)
 80040ec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80040f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80040f2:	4b43      	ldr	r3, [pc, #268]	@ (8004200 <BSP_SDRAM_MspInit+0x1f4>)
 80040f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80040fa:	60fb      	str	r3, [r7, #12]
 80040fc:	68fb      	ldr	r3, [r7, #12]
     +-------------------+

    */

    /* Common GPIO configuration */
    GPIO_InitStructure.Mode  = GPIO_MODE_AF_PP;
 80040fe:	2302      	movs	r3, #2
 8004100:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8004102:	2302      	movs	r3, #2
 8004104:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStructure.Pull  = GPIO_NOPULL;
 8004106:	2300      	movs	r3, #0
 8004108:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStructure.Alternate = GPIO_AF12_FMC;
 800410a:	230c      	movs	r3, #12
 800410c:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* GPIOB configuration */
    GPIO_InitStructure.Pin = GPIO_PIN_5 | GPIO_PIN_6;
 800410e:	2360      	movs	r3, #96	@ 0x60
 8004110:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8004112:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004116:	4619      	mov	r1, r3
 8004118:	483a      	ldr	r0, [pc, #232]	@ (8004204 <BSP_SDRAM_MspInit+0x1f8>)
 800411a:	f001 facb 	bl	80056b4 <HAL_GPIO_Init>

    /* GPIOC configuration */
    GPIO_InitStructure.Pin = GPIO_PIN_0;
 800411e:	2301      	movs	r3, #1
 8004120:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 8004122:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004126:	4619      	mov	r1, r3
 8004128:	4837      	ldr	r0, [pc, #220]	@ (8004208 <BSP_SDRAM_MspInit+0x1fc>)
 800412a:	f001 fac3 	bl	80056b4 <HAL_GPIO_Init>

    /* GPIOD configuration */
    GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1  | GPIO_PIN_8 |
 800412e:	f24c 7303 	movw	r3, #50947	@ 0xc703
 8004132:	62fb      	str	r3, [r7, #44]	@ 0x2c
                             GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_14 |
                             GPIO_PIN_15;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 8004134:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004138:	4619      	mov	r1, r3
 800413a:	4834      	ldr	r0, [pc, #208]	@ (800420c <BSP_SDRAM_MspInit+0x200>)
 800413c:	f001 faba 	bl	80056b4 <HAL_GPIO_Init>

    /* GPIOE configuration */
    GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1  | GPIO_PIN_7 |
 8004140:	f64f 7383 	movw	r3, #65411	@ 0xff83
 8004144:	62fb      	str	r3, [r7, #44]	@ 0x2c
                             GPIO_PIN_8  | GPIO_PIN_9  | GPIO_PIN_10 |
                             GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                             GPIO_PIN_14 | GPIO_PIN_15;
    HAL_GPIO_Init(GPIOE, &GPIO_InitStructure);
 8004146:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800414a:	4619      	mov	r1, r3
 800414c:	4830      	ldr	r0, [pc, #192]	@ (8004210 <BSP_SDRAM_MspInit+0x204>)
 800414e:	f001 fab1 	bl	80056b4 <HAL_GPIO_Init>

    /* GPIOF configuration */
    GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1 | GPIO_PIN_2 |
 8004152:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 8004156:	62fb      	str	r3, [r7, #44]	@ 0x2c
                             GPIO_PIN_3  | GPIO_PIN_4 | GPIO_PIN_5 |
                             GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                             GPIO_PIN_14 | GPIO_PIN_15;
    HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);
 8004158:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800415c:	4619      	mov	r1, r3
 800415e:	482d      	ldr	r0, [pc, #180]	@ (8004214 <BSP_SDRAM_MspInit+0x208>)
 8004160:	f001 faa8 	bl	80056b4 <HAL_GPIO_Init>

    /* GPIOG configuration */
    GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4 |
 8004164:	f248 1333 	movw	r3, #33075	@ 0x8133
 8004168:	62fb      	str	r3, [r7, #44]	@ 0x2c
                             GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_15;
    HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 800416a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800416e:	4619      	mov	r1, r3
 8004170:	4829      	ldr	r0, [pc, #164]	@ (8004218 <BSP_SDRAM_MspInit+0x20c>)
 8004172:	f001 fa9f 	bl	80056b4 <HAL_GPIO_Init>

    /* Configure common DMA parameters */
    dmaHandle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 8004176:	4b29      	ldr	r3, [pc, #164]	@ (800421c <BSP_SDRAM_MspInit+0x210>)
 8004178:	2200      	movs	r2, #0
 800417a:	605a      	str	r2, [r3, #4]
    dmaHandle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 800417c:	4b27      	ldr	r3, [pc, #156]	@ (800421c <BSP_SDRAM_MspInit+0x210>)
 800417e:	2280      	movs	r2, #128	@ 0x80
 8004180:	609a      	str	r2, [r3, #8]
    dmaHandle.Init.PeriphInc           = DMA_PINC_ENABLE;
 8004182:	4b26      	ldr	r3, [pc, #152]	@ (800421c <BSP_SDRAM_MspInit+0x210>)
 8004184:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004188:	60da      	str	r2, [r3, #12]
    dmaHandle.Init.MemInc              = DMA_MINC_ENABLE;
 800418a:	4b24      	ldr	r3, [pc, #144]	@ (800421c <BSP_SDRAM_MspInit+0x210>)
 800418c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004190:	611a      	str	r2, [r3, #16]
    dmaHandle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8004192:	4b22      	ldr	r3, [pc, #136]	@ (800421c <BSP_SDRAM_MspInit+0x210>)
 8004194:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8004198:	615a      	str	r2, [r3, #20]
    dmaHandle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 800419a:	4b20      	ldr	r3, [pc, #128]	@ (800421c <BSP_SDRAM_MspInit+0x210>)
 800419c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80041a0:	619a      	str	r2, [r3, #24]
    dmaHandle.Init.Mode                = DMA_NORMAL;
 80041a2:	4b1e      	ldr	r3, [pc, #120]	@ (800421c <BSP_SDRAM_MspInit+0x210>)
 80041a4:	2200      	movs	r2, #0
 80041a6:	61da      	str	r2, [r3, #28]
    dmaHandle.Init.Priority            = DMA_PRIORITY_HIGH;
 80041a8:	4b1c      	ldr	r3, [pc, #112]	@ (800421c <BSP_SDRAM_MspInit+0x210>)
 80041aa:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80041ae:	621a      	str	r2, [r3, #32]
    dmaHandle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;
 80041b0:	4b1a      	ldr	r3, [pc, #104]	@ (800421c <BSP_SDRAM_MspInit+0x210>)
 80041b2:	2200      	movs	r2, #0
 80041b4:	625a      	str	r2, [r3, #36]	@ 0x24
    dmaHandle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 80041b6:	4b19      	ldr	r3, [pc, #100]	@ (800421c <BSP_SDRAM_MspInit+0x210>)
 80041b8:	2203      	movs	r2, #3
 80041ba:	629a      	str	r2, [r3, #40]	@ 0x28
    dmaHandle.Init.MemBurst            = DMA_MBURST_SINGLE;
 80041bc:	4b17      	ldr	r3, [pc, #92]	@ (800421c <BSP_SDRAM_MspInit+0x210>)
 80041be:	2200      	movs	r2, #0
 80041c0:	62da      	str	r2, [r3, #44]	@ 0x2c
    dmaHandle.Init.PeriphBurst         = DMA_PBURST_SINGLE;
 80041c2:	4b16      	ldr	r3, [pc, #88]	@ (800421c <BSP_SDRAM_MspInit+0x210>)
 80041c4:	2200      	movs	r2, #0
 80041c6:	631a      	str	r2, [r3, #48]	@ 0x30

    dmaHandle.Instance = SDRAM_DMAx_STREAM;
 80041c8:	4b14      	ldr	r3, [pc, #80]	@ (800421c <BSP_SDRAM_MspInit+0x210>)
 80041ca:	4a15      	ldr	r2, [pc, #84]	@ (8004220 <BSP_SDRAM_MspInit+0x214>)
 80041cc:	601a      	str	r2, [r3, #0]

    /* Associate the DMA handle */
    __HAL_LINKDMA(hsdram, hdma, dmaHandle);
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	4a12      	ldr	r2, [pc, #72]	@ (800421c <BSP_SDRAM_MspInit+0x210>)
 80041d2:	631a      	str	r2, [r3, #48]	@ 0x30
 80041d4:	4a11      	ldr	r2, [pc, #68]	@ (800421c <BSP_SDRAM_MspInit+0x210>)
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	6393      	str	r3, [r2, #56]	@ 0x38

    /* Deinitialize the stream for new transfer */
    HAL_DMA_DeInit(&dmaHandle);
 80041da:	4810      	ldr	r0, [pc, #64]	@ (800421c <BSP_SDRAM_MspInit+0x210>)
 80041dc:	f000 fcbe 	bl	8004b5c <HAL_DMA_DeInit>

    /* Configure the DMA stream */
    HAL_DMA_Init(&dmaHandle);
 80041e0:	480e      	ldr	r0, [pc, #56]	@ (800421c <BSP_SDRAM_MspInit+0x210>)
 80041e2:	f000 fc0d 	bl	8004a00 <HAL_DMA_Init>

    /* NVIC configuration for DMA transfer complete interrupt */
    HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
 80041e6:	2200      	movs	r2, #0
 80041e8:	210f      	movs	r1, #15
 80041ea:	2038      	movs	r0, #56	@ 0x38
 80041ec:	f000 fa01 	bl	80045f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 80041f0:	2038      	movs	r0, #56	@ 0x38
 80041f2:	f000 fa1a 	bl	800462a <HAL_NVIC_EnableIRQ>
  } /* of if(hsdram != (SDRAM_HandleTypeDef  *)NULL) */
}
 80041f6:	bf00      	nop
 80041f8:	3740      	adds	r7, #64	@ 0x40
 80041fa:	46bd      	mov	sp, r7
 80041fc:	bd80      	pop	{r7, pc}
 80041fe:	bf00      	nop
 8004200:	40023800 	.word	0x40023800
 8004204:	40020400 	.word	0x40020400
 8004208:	40020800 	.word	0x40020800
 800420c:	40020c00 	.word	0x40020c00
 8004210:	40021000 	.word	0x40021000
 8004214:	40021400 	.word	0x40021400
 8004218:	40021800 	.word	0x40021800
 800421c:	20000970 	.word	0x20000970
 8004220:	40026410 	.word	0x40026410

08004224 <BSP_TS_Init>:
  * @param  XSize: The maximum X size of the TS area on LCD
  * @param  YSize: The maximum Y size of the TS area on LCD
  * @retval TS_OK: if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_Init(uint16_t XSize, uint16_t YSize)
{
 8004224:	b580      	push	{r7, lr}
 8004226:	b084      	sub	sp, #16
 8004228:	af00      	add	r7, sp, #0
 800422a:	4603      	mov	r3, r0
 800422c:	460a      	mov	r2, r1
 800422e:	80fb      	strh	r3, [r7, #6]
 8004230:	4613      	mov	r3, r2
 8004232:	80bb      	strh	r3, [r7, #4]
  uint8_t ret = TS_ERROR;
 8004234:	2301      	movs	r3, #1
 8004236:	73fb      	strb	r3, [r7, #15]

  /* Initialize x and y positions boundaries */
  TsXBoundary = XSize;
 8004238:	4a13      	ldr	r2, [pc, #76]	@ (8004288 <BSP_TS_Init+0x64>)
 800423a:	88fb      	ldrh	r3, [r7, #6]
 800423c:	8013      	strh	r3, [r2, #0]
  TsYBoundary = YSize;
 800423e:	4a13      	ldr	r2, [pc, #76]	@ (800428c <BSP_TS_Init+0x68>)
 8004240:	88bb      	ldrh	r3, [r7, #4]
 8004242:	8013      	strh	r3, [r2, #0]

  /* Read ID and verify if the IO expander is ready */
  if (stmpe811_ts_drv.ReadID(TS_I2C_ADDRESS) == STMPE811_ID)
 8004244:	4b12      	ldr	r3, [pc, #72]	@ (8004290 <BSP_TS_Init+0x6c>)
 8004246:	685b      	ldr	r3, [r3, #4]
 8004248:	2082      	movs	r0, #130	@ 0x82
 800424a:	4798      	blx	r3
 800424c:	4603      	mov	r3, r0
 800424e:	461a      	mov	r2, r3
 8004250:	f640 0311 	movw	r3, #2065	@ 0x811
 8004254:	429a      	cmp	r2, r3
 8004256:	d104      	bne.n	8004262 <BSP_TS_Init+0x3e>
  {
    /* Initialize the TS driver structure */
    TsDrv = &stmpe811_ts_drv;
 8004258:	4b0e      	ldr	r3, [pc, #56]	@ (8004294 <BSP_TS_Init+0x70>)
 800425a:	4a0d      	ldr	r2, [pc, #52]	@ (8004290 <BSP_TS_Init+0x6c>)
 800425c:	601a      	str	r2, [r3, #0]

    ret = TS_OK;
 800425e:	2300      	movs	r3, #0
 8004260:	73fb      	strb	r3, [r7, #15]
  }

  if (ret == TS_OK)
 8004262:	7bfb      	ldrb	r3, [r7, #15]
 8004264:	2b00      	cmp	r3, #0
 8004266:	d109      	bne.n	800427c <BSP_TS_Init+0x58>
  {
    /* Initialize the LL TS Driver */
    TsDrv->Init(TS_I2C_ADDRESS);
 8004268:	4b0a      	ldr	r3, [pc, #40]	@ (8004294 <BSP_TS_Init+0x70>)
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	2082      	movs	r0, #130	@ 0x82
 8004270:	4798      	blx	r3
    TsDrv->Start(TS_I2C_ADDRESS);
 8004272:	4b08      	ldr	r3, [pc, #32]	@ (8004294 <BSP_TS_Init+0x70>)
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	68db      	ldr	r3, [r3, #12]
 8004278:	2082      	movs	r0, #130	@ 0x82
 800427a:	4798      	blx	r3
  }

  return ret;
 800427c:	7bfb      	ldrb	r3, [r7, #15]
}
 800427e:	4618      	mov	r0, r3
 8004280:	3710      	adds	r7, #16
 8004282:	46bd      	mov	sp, r7
 8004284:	bd80      	pop	{r7, pc}
 8004286:	bf00      	nop
 8004288:	200009d4 	.word	0x200009d4
 800428c:	200009d6 	.word	0x200009d6
 8004290:	20000070 	.word	0x20000070
 8004294:	200009d0 	.word	0x200009d0

08004298 <BSP_TS_GetState>:
/**
  * @brief  Returns status and positions of the touch screen.
  * @param  TsState: Pointer to touch screen current state structure
  */
void BSP_TS_GetState(TS_StateTypeDef *TsState)
{
 8004298:	b580      	push	{r7, lr}
 800429a:	b084      	sub	sp, #16
 800429c:	af00      	add	r7, sp, #0
 800429e:	6078      	str	r0, [r7, #4]
  uint16_t x_raw, y_raw;

  /* Chech if touched  */
  TsState->TouchDetected = TsDrv->DetectTouch(TS_I2C_ADDRESS);
 80042a0:	4b1a      	ldr	r3, [pc, #104]	@ (800430c <BSP_TS_GetState+0x74>)
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	691b      	ldr	r3, [r3, #16]
 80042a6:	2082      	movs	r0, #130	@ 0x82
 80042a8:	4798      	blx	r3
 80042aa:	4603      	mov	r3, r0
 80042ac:	461a      	mov	r2, r3
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	801a      	strh	r2, [r3, #0]

  if (TsState->TouchDetected)
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	881b      	ldrh	r3, [r3, #0]
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d01d      	beq.n	80042f6 <BSP_TS_GetState+0x5e>
  {
    /* Get raw data */
    TsDrv->GetXY(TS_I2C_ADDRESS, &x_raw, &y_raw);
 80042ba:	4b14      	ldr	r3, [pc, #80]	@ (800430c <BSP_TS_GetState+0x74>)
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	695b      	ldr	r3, [r3, #20]
 80042c0:	f107 020c 	add.w	r2, r7, #12
 80042c4:	f107 010e 	add.w	r1, r7, #14
 80042c8:	2082      	movs	r0, #130	@ 0x82
 80042ca:	4798      	blx	r3

    /* Convert data */
    TsState->X = (uint16_t)((uint32_t)x_raw * 240 / 4096);
 80042cc:	89fb      	ldrh	r3, [r7, #14]
 80042ce:	461a      	mov	r2, r3
 80042d0:	4613      	mov	r3, r2
 80042d2:	011b      	lsls	r3, r3, #4
 80042d4:	1a9b      	subs	r3, r3, r2
 80042d6:	011b      	lsls	r3, r3, #4
 80042d8:	0b1b      	lsrs	r3, r3, #12
 80042da:	b29a      	uxth	r2, r3
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	805a      	strh	r2, [r3, #2]
    TsState->Y = (uint16_t)((uint32_t)y_raw * 320 / 4096);
 80042e0:	89bb      	ldrh	r3, [r7, #12]
 80042e2:	461a      	mov	r2, r3
 80042e4:	4613      	mov	r3, r2
 80042e6:	009b      	lsls	r3, r3, #2
 80042e8:	4413      	add	r3, r2
 80042ea:	019b      	lsls	r3, r3, #6
 80042ec:	0b1b      	lsrs	r3, r3, #12
 80042ee:	b29a      	uxth	r2, r3
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	809a      	strh	r2, [r3, #4]
  {
	/* No touch */
    TsState->X = 0;
    TsState->Y = 0;
  }
}
 80042f4:	e005      	b.n	8004302 <BSP_TS_GetState+0x6a>
    TsState->X = 0;
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	2200      	movs	r2, #0
 80042fa:	805a      	strh	r2, [r3, #2]
    TsState->Y = 0;
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	2200      	movs	r2, #0
 8004300:	809a      	strh	r2, [r3, #4]
}
 8004302:	bf00      	nop
 8004304:	3710      	adds	r7, #16
 8004306:	46bd      	mov	sp, r7
 8004308:	bd80      	pop	{r7, pc}
 800430a:	bf00      	nop
 800430c:	200009d0 	.word	0x200009d0

08004310 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004310:	b580      	push	{r7, lr}
 8004312:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004314:	4b0e      	ldr	r3, [pc, #56]	@ (8004350 <HAL_Init+0x40>)
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	4a0d      	ldr	r2, [pc, #52]	@ (8004350 <HAL_Init+0x40>)
 800431a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800431e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004320:	4b0b      	ldr	r3, [pc, #44]	@ (8004350 <HAL_Init+0x40>)
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	4a0a      	ldr	r2, [pc, #40]	@ (8004350 <HAL_Init+0x40>)
 8004326:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800432a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800432c:	4b08      	ldr	r3, [pc, #32]	@ (8004350 <HAL_Init+0x40>)
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	4a07      	ldr	r2, [pc, #28]	@ (8004350 <HAL_Init+0x40>)
 8004332:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004336:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004338:	2003      	movs	r0, #3
 800433a:	f000 f94f 	bl	80045dc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800433e:	2000      	movs	r0, #0
 8004340:	f000 f808 	bl	8004354 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004344:	f7fd feaa 	bl	800209c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004348:	2300      	movs	r3, #0
}
 800434a:	4618      	mov	r0, r3
 800434c:	bd80      	pop	{r7, pc}
 800434e:	bf00      	nop
 8004350:	40023c00 	.word	0x40023c00

08004354 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004354:	b580      	push	{r7, lr}
 8004356:	b082      	sub	sp, #8
 8004358:	af00      	add	r7, sp, #0
 800435a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800435c:	4b12      	ldr	r3, [pc, #72]	@ (80043a8 <HAL_InitTick+0x54>)
 800435e:	681a      	ldr	r2, [r3, #0]
 8004360:	4b12      	ldr	r3, [pc, #72]	@ (80043ac <HAL_InitTick+0x58>)
 8004362:	781b      	ldrb	r3, [r3, #0]
 8004364:	4619      	mov	r1, r3
 8004366:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800436a:	fbb3 f3f1 	udiv	r3, r3, r1
 800436e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004372:	4618      	mov	r0, r3
 8004374:	f000 f967 	bl	8004646 <HAL_SYSTICK_Config>
 8004378:	4603      	mov	r3, r0
 800437a:	2b00      	cmp	r3, #0
 800437c:	d001      	beq.n	8004382 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800437e:	2301      	movs	r3, #1
 8004380:	e00e      	b.n	80043a0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	2b0f      	cmp	r3, #15
 8004386:	d80a      	bhi.n	800439e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004388:	2200      	movs	r2, #0
 800438a:	6879      	ldr	r1, [r7, #4]
 800438c:	f04f 30ff 	mov.w	r0, #4294967295
 8004390:	f000 f92f 	bl	80045f2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004394:	4a06      	ldr	r2, [pc, #24]	@ (80043b0 <HAL_InitTick+0x5c>)
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800439a:	2300      	movs	r3, #0
 800439c:	e000      	b.n	80043a0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800439e:	2301      	movs	r3, #1
}
 80043a0:	4618      	mov	r0, r3
 80043a2:	3708      	adds	r7, #8
 80043a4:	46bd      	mov	sp, r7
 80043a6:	bd80      	pop	{r7, pc}
 80043a8:	2000006c 	.word	0x2000006c
 80043ac:	200000b4 	.word	0x200000b4
 80043b0:	200000b0 	.word	0x200000b0

080043b4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80043b4:	b480      	push	{r7}
 80043b6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80043b8:	4b06      	ldr	r3, [pc, #24]	@ (80043d4 <HAL_IncTick+0x20>)
 80043ba:	781b      	ldrb	r3, [r3, #0]
 80043bc:	461a      	mov	r2, r3
 80043be:	4b06      	ldr	r3, [pc, #24]	@ (80043d8 <HAL_IncTick+0x24>)
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	4413      	add	r3, r2
 80043c4:	4a04      	ldr	r2, [pc, #16]	@ (80043d8 <HAL_IncTick+0x24>)
 80043c6:	6013      	str	r3, [r2, #0]
}
 80043c8:	bf00      	nop
 80043ca:	46bd      	mov	sp, r7
 80043cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d0:	4770      	bx	lr
 80043d2:	bf00      	nop
 80043d4:	200000b4 	.word	0x200000b4
 80043d8:	200009d8 	.word	0x200009d8

080043dc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80043dc:	b480      	push	{r7}
 80043de:	af00      	add	r7, sp, #0
  return uwTick;
 80043e0:	4b03      	ldr	r3, [pc, #12]	@ (80043f0 <HAL_GetTick+0x14>)
 80043e2:	681b      	ldr	r3, [r3, #0]
}
 80043e4:	4618      	mov	r0, r3
 80043e6:	46bd      	mov	sp, r7
 80043e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ec:	4770      	bx	lr
 80043ee:	bf00      	nop
 80043f0:	200009d8 	.word	0x200009d8

080043f4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80043f4:	b580      	push	{r7, lr}
 80043f6:	b084      	sub	sp, #16
 80043f8:	af00      	add	r7, sp, #0
 80043fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80043fc:	f7ff ffee 	bl	80043dc <HAL_GetTick>
 8004400:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	f1b3 3fff 	cmp.w	r3, #4294967295
 800440c:	d005      	beq.n	800441a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800440e:	4b0a      	ldr	r3, [pc, #40]	@ (8004438 <HAL_Delay+0x44>)
 8004410:	781b      	ldrb	r3, [r3, #0]
 8004412:	461a      	mov	r2, r3
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	4413      	add	r3, r2
 8004418:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800441a:	bf00      	nop
 800441c:	f7ff ffde 	bl	80043dc <HAL_GetTick>
 8004420:	4602      	mov	r2, r0
 8004422:	68bb      	ldr	r3, [r7, #8]
 8004424:	1ad3      	subs	r3, r2, r3
 8004426:	68fa      	ldr	r2, [r7, #12]
 8004428:	429a      	cmp	r2, r3
 800442a:	d8f7      	bhi.n	800441c <HAL_Delay+0x28>
  {
  }
}
 800442c:	bf00      	nop
 800442e:	bf00      	nop
 8004430:	3710      	adds	r7, #16
 8004432:	46bd      	mov	sp, r7
 8004434:	bd80      	pop	{r7, pc}
 8004436:	bf00      	nop
 8004438:	200000b4 	.word	0x200000b4

0800443c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800443c:	b480      	push	{r7}
 800443e:	b085      	sub	sp, #20
 8004440:	af00      	add	r7, sp, #0
 8004442:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	f003 0307 	and.w	r3, r3, #7
 800444a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800444c:	4b0c      	ldr	r3, [pc, #48]	@ (8004480 <__NVIC_SetPriorityGrouping+0x44>)
 800444e:	68db      	ldr	r3, [r3, #12]
 8004450:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004452:	68ba      	ldr	r2, [r7, #8]
 8004454:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004458:	4013      	ands	r3, r2
 800445a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004460:	68bb      	ldr	r3, [r7, #8]
 8004462:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004464:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004468:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800446c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800446e:	4a04      	ldr	r2, [pc, #16]	@ (8004480 <__NVIC_SetPriorityGrouping+0x44>)
 8004470:	68bb      	ldr	r3, [r7, #8]
 8004472:	60d3      	str	r3, [r2, #12]
}
 8004474:	bf00      	nop
 8004476:	3714      	adds	r7, #20
 8004478:	46bd      	mov	sp, r7
 800447a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800447e:	4770      	bx	lr
 8004480:	e000ed00 	.word	0xe000ed00

08004484 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004484:	b480      	push	{r7}
 8004486:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004488:	4b04      	ldr	r3, [pc, #16]	@ (800449c <__NVIC_GetPriorityGrouping+0x18>)
 800448a:	68db      	ldr	r3, [r3, #12]
 800448c:	0a1b      	lsrs	r3, r3, #8
 800448e:	f003 0307 	and.w	r3, r3, #7
}
 8004492:	4618      	mov	r0, r3
 8004494:	46bd      	mov	sp, r7
 8004496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800449a:	4770      	bx	lr
 800449c:	e000ed00 	.word	0xe000ed00

080044a0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80044a0:	b480      	push	{r7}
 80044a2:	b083      	sub	sp, #12
 80044a4:	af00      	add	r7, sp, #0
 80044a6:	4603      	mov	r3, r0
 80044a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80044aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	db0b      	blt.n	80044ca <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80044b2:	79fb      	ldrb	r3, [r7, #7]
 80044b4:	f003 021f 	and.w	r2, r3, #31
 80044b8:	4907      	ldr	r1, [pc, #28]	@ (80044d8 <__NVIC_EnableIRQ+0x38>)
 80044ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80044be:	095b      	lsrs	r3, r3, #5
 80044c0:	2001      	movs	r0, #1
 80044c2:	fa00 f202 	lsl.w	r2, r0, r2
 80044c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80044ca:	bf00      	nop
 80044cc:	370c      	adds	r7, #12
 80044ce:	46bd      	mov	sp, r7
 80044d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d4:	4770      	bx	lr
 80044d6:	bf00      	nop
 80044d8:	e000e100 	.word	0xe000e100

080044dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80044dc:	b480      	push	{r7}
 80044de:	b083      	sub	sp, #12
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	4603      	mov	r3, r0
 80044e4:	6039      	str	r1, [r7, #0]
 80044e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80044e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	db0a      	blt.n	8004506 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80044f0:	683b      	ldr	r3, [r7, #0]
 80044f2:	b2da      	uxtb	r2, r3
 80044f4:	490c      	ldr	r1, [pc, #48]	@ (8004528 <__NVIC_SetPriority+0x4c>)
 80044f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80044fa:	0112      	lsls	r2, r2, #4
 80044fc:	b2d2      	uxtb	r2, r2
 80044fe:	440b      	add	r3, r1
 8004500:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004504:	e00a      	b.n	800451c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004506:	683b      	ldr	r3, [r7, #0]
 8004508:	b2da      	uxtb	r2, r3
 800450a:	4908      	ldr	r1, [pc, #32]	@ (800452c <__NVIC_SetPriority+0x50>)
 800450c:	79fb      	ldrb	r3, [r7, #7]
 800450e:	f003 030f 	and.w	r3, r3, #15
 8004512:	3b04      	subs	r3, #4
 8004514:	0112      	lsls	r2, r2, #4
 8004516:	b2d2      	uxtb	r2, r2
 8004518:	440b      	add	r3, r1
 800451a:	761a      	strb	r2, [r3, #24]
}
 800451c:	bf00      	nop
 800451e:	370c      	adds	r7, #12
 8004520:	46bd      	mov	sp, r7
 8004522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004526:	4770      	bx	lr
 8004528:	e000e100 	.word	0xe000e100
 800452c:	e000ed00 	.word	0xe000ed00

08004530 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004530:	b480      	push	{r7}
 8004532:	b089      	sub	sp, #36	@ 0x24
 8004534:	af00      	add	r7, sp, #0
 8004536:	60f8      	str	r0, [r7, #12]
 8004538:	60b9      	str	r1, [r7, #8]
 800453a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	f003 0307 	and.w	r3, r3, #7
 8004542:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004544:	69fb      	ldr	r3, [r7, #28]
 8004546:	f1c3 0307 	rsb	r3, r3, #7
 800454a:	2b04      	cmp	r3, #4
 800454c:	bf28      	it	cs
 800454e:	2304      	movcs	r3, #4
 8004550:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004552:	69fb      	ldr	r3, [r7, #28]
 8004554:	3304      	adds	r3, #4
 8004556:	2b06      	cmp	r3, #6
 8004558:	d902      	bls.n	8004560 <NVIC_EncodePriority+0x30>
 800455a:	69fb      	ldr	r3, [r7, #28]
 800455c:	3b03      	subs	r3, #3
 800455e:	e000      	b.n	8004562 <NVIC_EncodePriority+0x32>
 8004560:	2300      	movs	r3, #0
 8004562:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004564:	f04f 32ff 	mov.w	r2, #4294967295
 8004568:	69bb      	ldr	r3, [r7, #24]
 800456a:	fa02 f303 	lsl.w	r3, r2, r3
 800456e:	43da      	mvns	r2, r3
 8004570:	68bb      	ldr	r3, [r7, #8]
 8004572:	401a      	ands	r2, r3
 8004574:	697b      	ldr	r3, [r7, #20]
 8004576:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004578:	f04f 31ff 	mov.w	r1, #4294967295
 800457c:	697b      	ldr	r3, [r7, #20]
 800457e:	fa01 f303 	lsl.w	r3, r1, r3
 8004582:	43d9      	mvns	r1, r3
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004588:	4313      	orrs	r3, r2
         );
}
 800458a:	4618      	mov	r0, r3
 800458c:	3724      	adds	r7, #36	@ 0x24
 800458e:	46bd      	mov	sp, r7
 8004590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004594:	4770      	bx	lr
	...

08004598 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004598:	b580      	push	{r7, lr}
 800459a:	b082      	sub	sp, #8
 800459c:	af00      	add	r7, sp, #0
 800459e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	3b01      	subs	r3, #1
 80045a4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80045a8:	d301      	bcc.n	80045ae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80045aa:	2301      	movs	r3, #1
 80045ac:	e00f      	b.n	80045ce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80045ae:	4a0a      	ldr	r2, [pc, #40]	@ (80045d8 <SysTick_Config+0x40>)
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	3b01      	subs	r3, #1
 80045b4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80045b6:	210f      	movs	r1, #15
 80045b8:	f04f 30ff 	mov.w	r0, #4294967295
 80045bc:	f7ff ff8e 	bl	80044dc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80045c0:	4b05      	ldr	r3, [pc, #20]	@ (80045d8 <SysTick_Config+0x40>)
 80045c2:	2200      	movs	r2, #0
 80045c4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80045c6:	4b04      	ldr	r3, [pc, #16]	@ (80045d8 <SysTick_Config+0x40>)
 80045c8:	2207      	movs	r2, #7
 80045ca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80045cc:	2300      	movs	r3, #0
}
 80045ce:	4618      	mov	r0, r3
 80045d0:	3708      	adds	r7, #8
 80045d2:	46bd      	mov	sp, r7
 80045d4:	bd80      	pop	{r7, pc}
 80045d6:	bf00      	nop
 80045d8:	e000e010 	.word	0xe000e010

080045dc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80045dc:	b580      	push	{r7, lr}
 80045de:	b082      	sub	sp, #8
 80045e0:	af00      	add	r7, sp, #0
 80045e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80045e4:	6878      	ldr	r0, [r7, #4]
 80045e6:	f7ff ff29 	bl	800443c <__NVIC_SetPriorityGrouping>
}
 80045ea:	bf00      	nop
 80045ec:	3708      	adds	r7, #8
 80045ee:	46bd      	mov	sp, r7
 80045f0:	bd80      	pop	{r7, pc}

080045f2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80045f2:	b580      	push	{r7, lr}
 80045f4:	b086      	sub	sp, #24
 80045f6:	af00      	add	r7, sp, #0
 80045f8:	4603      	mov	r3, r0
 80045fa:	60b9      	str	r1, [r7, #8]
 80045fc:	607a      	str	r2, [r7, #4]
 80045fe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004600:	2300      	movs	r3, #0
 8004602:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004604:	f7ff ff3e 	bl	8004484 <__NVIC_GetPriorityGrouping>
 8004608:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800460a:	687a      	ldr	r2, [r7, #4]
 800460c:	68b9      	ldr	r1, [r7, #8]
 800460e:	6978      	ldr	r0, [r7, #20]
 8004610:	f7ff ff8e 	bl	8004530 <NVIC_EncodePriority>
 8004614:	4602      	mov	r2, r0
 8004616:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800461a:	4611      	mov	r1, r2
 800461c:	4618      	mov	r0, r3
 800461e:	f7ff ff5d 	bl	80044dc <__NVIC_SetPriority>
}
 8004622:	bf00      	nop
 8004624:	3718      	adds	r7, #24
 8004626:	46bd      	mov	sp, r7
 8004628:	bd80      	pop	{r7, pc}

0800462a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800462a:	b580      	push	{r7, lr}
 800462c:	b082      	sub	sp, #8
 800462e:	af00      	add	r7, sp, #0
 8004630:	4603      	mov	r3, r0
 8004632:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004634:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004638:	4618      	mov	r0, r3
 800463a:	f7ff ff31 	bl	80044a0 <__NVIC_EnableIRQ>
}
 800463e:	bf00      	nop
 8004640:	3708      	adds	r7, #8
 8004642:	46bd      	mov	sp, r7
 8004644:	bd80      	pop	{r7, pc}

08004646 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004646:	b580      	push	{r7, lr}
 8004648:	b082      	sub	sp, #8
 800464a:	af00      	add	r7, sp, #0
 800464c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800464e:	6878      	ldr	r0, [r7, #4]
 8004650:	f7ff ffa2 	bl	8004598 <SysTick_Config>
 8004654:	4603      	mov	r3, r0
}
 8004656:	4618      	mov	r0, r3
 8004658:	3708      	adds	r7, #8
 800465a:	46bd      	mov	sp, r7
 800465c:	bd80      	pop	{r7, pc}

0800465e <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 800465e:	b580      	push	{r7, lr}
 8004660:	b082      	sub	sp, #8
 8004662:	af00      	add	r7, sp, #0
 8004664:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	2b00      	cmp	r3, #0
 800466a:	d101      	bne.n	8004670 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 800466c:	2301      	movs	r3, #1
 800466e:	e014      	b.n	800469a <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	791b      	ldrb	r3, [r3, #4]
 8004674:	b2db      	uxtb	r3, r3
 8004676:	2b00      	cmp	r3, #0
 8004678:	d105      	bne.n	8004686 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	2200      	movs	r2, #0
 800467e:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8004680:	6878      	ldr	r0, [r7, #4]
 8004682:	f7fd fd33 	bl	80020ec <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	2202      	movs	r2, #2
 800468a:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	2200      	movs	r2, #0
 8004690:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	2201      	movs	r2, #1
 8004696:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8004698:	2300      	movs	r3, #0
}
 800469a:	4618      	mov	r0, r3
 800469c:	3708      	adds	r7, #8
 800469e:	46bd      	mov	sp, r7
 80046a0:	bd80      	pop	{r7, pc}
	...

080046a4 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, const uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 80046a4:	b580      	push	{r7, lr}
 80046a6:	b086      	sub	sp, #24
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	60f8      	str	r0, [r7, #12]
 80046ac:	60b9      	str	r1, [r7, #8]
 80046ae:	607a      	str	r2, [r7, #4]
 80046b0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
#endif /* DAC_CHANNEL2_SUPPORT */
  uint32_t tmpreg;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d101      	bne.n	80046bc <HAL_DAC_Start_DMA+0x18>
  {
    return HAL_ERROR;
 80046b8:	2301      	movs	r3, #1
 80046ba:	e0a2      	b.n	8004802 <HAL_DAC_Start_DMA+0x15e>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	795b      	ldrb	r3, [r3, #5]
 80046c0:	2b01      	cmp	r3, #1
 80046c2:	d101      	bne.n	80046c8 <HAL_DAC_Start_DMA+0x24>
 80046c4:	2302      	movs	r3, #2
 80046c6:	e09c      	b.n	8004802 <HAL_DAC_Start_DMA+0x15e>
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	2201      	movs	r2, #1
 80046cc:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	2202      	movs	r2, #2
 80046d2:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 80046d4:	68bb      	ldr	r3, [r7, #8]
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d129      	bne.n	800472e <HAL_DAC_Start_DMA+0x8a>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	689b      	ldr	r3, [r3, #8]
 80046de:	4a4b      	ldr	r2, [pc, #300]	@ (800480c <HAL_DAC_Start_DMA+0x168>)
 80046e0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	689b      	ldr	r3, [r3, #8]
 80046e6:	4a4a      	ldr	r2, [pc, #296]	@ (8004810 <HAL_DAC_Start_DMA+0x16c>)
 80046e8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	689b      	ldr	r3, [r3, #8]
 80046ee:	4a49      	ldr	r2, [pc, #292]	@ (8004814 <HAL_DAC_Start_DMA+0x170>)
 80046f0:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	681a      	ldr	r2, [r3, #0]
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004700:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8004702:	6a3b      	ldr	r3, [r7, #32]
 8004704:	2b00      	cmp	r3, #0
 8004706:	d003      	beq.n	8004710 <HAL_DAC_Start_DMA+0x6c>
 8004708:	6a3b      	ldr	r3, [r7, #32]
 800470a:	2b04      	cmp	r3, #4
 800470c:	d005      	beq.n	800471a <HAL_DAC_Start_DMA+0x76>
 800470e:	e009      	b.n	8004724 <HAL_DAC_Start_DMA+0x80>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	3308      	adds	r3, #8
 8004716:	613b      	str	r3, [r7, #16]
        break;
 8004718:	e033      	b.n	8004782 <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	330c      	adds	r3, #12
 8004720:	613b      	str	r3, [r7, #16]
        break;
 8004722:	e02e      	b.n	8004782 <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	3310      	adds	r3, #16
 800472a:	613b      	str	r3, [r7, #16]
        break;
 800472c:	e029      	b.n	8004782 <HAL_DAC_Start_DMA+0xde>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	68db      	ldr	r3, [r3, #12]
 8004732:	4a39      	ldr	r2, [pc, #228]	@ (8004818 <HAL_DAC_Start_DMA+0x174>)
 8004734:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	68db      	ldr	r3, [r3, #12]
 800473a:	4a38      	ldr	r2, [pc, #224]	@ (800481c <HAL_DAC_Start_DMA+0x178>)
 800473c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	68db      	ldr	r3, [r3, #12]
 8004742:	4a37      	ldr	r2, [pc, #220]	@ (8004820 <HAL_DAC_Start_DMA+0x17c>)
 8004744:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	681a      	ldr	r2, [r3, #0]
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8004754:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8004756:	6a3b      	ldr	r3, [r7, #32]
 8004758:	2b00      	cmp	r3, #0
 800475a:	d003      	beq.n	8004764 <HAL_DAC_Start_DMA+0xc0>
 800475c:	6a3b      	ldr	r3, [r7, #32]
 800475e:	2b04      	cmp	r3, #4
 8004760:	d005      	beq.n	800476e <HAL_DAC_Start_DMA+0xca>
 8004762:	e009      	b.n	8004778 <HAL_DAC_Start_DMA+0xd4>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	3314      	adds	r3, #20
 800476a:	613b      	str	r3, [r7, #16]
        break;
 800476c:	e009      	b.n	8004782 <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	3318      	adds	r3, #24
 8004774:	613b      	str	r3, [r7, #16]
        break;
 8004776:	e004      	b.n	8004782 <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	331c      	adds	r3, #28
 800477e:	613b      	str	r3, [r7, #16]
        break;
 8004780:	bf00      	nop
    }
  }
#endif /* DAC_CHANNEL2_SUPPORT */
  if (Channel == DAC_CHANNEL_1)
 8004782:	68bb      	ldr	r3, [r7, #8]
 8004784:	2b00      	cmp	r3, #0
 8004786:	d111      	bne.n	80047ac <HAL_DAC_Start_DMA+0x108>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	681a      	ldr	r2, [r3, #0]
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004796:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	6898      	ldr	r0, [r3, #8]
 800479c:	6879      	ldr	r1, [r7, #4]
 800479e:	683b      	ldr	r3, [r7, #0]
 80047a0:	693a      	ldr	r2, [r7, #16]
 80047a2:	f000 fa39 	bl	8004c18 <HAL_DMA_Start_IT>
 80047a6:	4603      	mov	r3, r0
 80047a8:	75fb      	strb	r3, [r7, #23]
 80047aa:	e010      	b.n	80047ce <HAL_DAC_Start_DMA+0x12a>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	681a      	ldr	r2, [r3, #0]
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 80047ba:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	68d8      	ldr	r0, [r3, #12]
 80047c0:	6879      	ldr	r1, [r7, #4]
 80047c2:	683b      	ldr	r3, [r7, #0]
 80047c4:	693a      	ldr	r2, [r7, #16]
 80047c6:	f000 fa27 	bl	8004c18 <HAL_DMA_Start_IT>
 80047ca:	4603      	mov	r3, r0
 80047cc:	75fb      	strb	r3, [r7, #23]
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	2200      	movs	r2, #0
 80047d2:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 80047d4:	7dfb      	ldrb	r3, [r7, #23]
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d10c      	bne.n	80047f4 <HAL_DAC_Start_DMA+0x150>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	6819      	ldr	r1, [r3, #0]
 80047e0:	68bb      	ldr	r3, [r7, #8]
 80047e2:	f003 0310 	and.w	r3, r3, #16
 80047e6:	2201      	movs	r2, #1
 80047e8:	409a      	lsls	r2, r3
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	430a      	orrs	r2, r1
 80047f0:	601a      	str	r2, [r3, #0]
 80047f2:	e005      	b.n	8004800 <HAL_DAC_Start_DMA+0x15c>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	691b      	ldr	r3, [r3, #16]
 80047f8:	f043 0204 	orr.w	r2, r3, #4
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8004800:	7dfb      	ldrb	r3, [r7, #23]
}
 8004802:	4618      	mov	r0, r3
 8004804:	3718      	adds	r7, #24
 8004806:	46bd      	mov	sp, r7
 8004808:	bd80      	pop	{r7, pc}
 800480a:	bf00      	nop
 800480c:	08004913 	.word	0x08004913
 8004810:	08004935 	.word	0x08004935
 8004814:	08004951 	.word	0x08004951
 8004818:	08004993 	.word	0x08004993
 800481c:	080049b5 	.word	0x080049b5
 8004820:	080049d1 	.word	0x080049d1

08004824 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8004824:	b480      	push	{r7}
 8004826:	b083      	sub	sp, #12
 8004828:	af00      	add	r7, sp, #0
 800482a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 800482c:	bf00      	nop
 800482e:	370c      	adds	r7, #12
 8004830:	46bd      	mov	sp, r7
 8004832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004836:	4770      	bx	lr

08004838 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8004838:	b480      	push	{r7}
 800483a:	b083      	sub	sp, #12
 800483c:	af00      	add	r7, sp, #0
 800483e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8004840:	bf00      	nop
 8004842:	370c      	adds	r7, #12
 8004844:	46bd      	mov	sp, r7
 8004846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800484a:	4770      	bx	lr

0800484c <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800484c:	b480      	push	{r7}
 800484e:	b083      	sub	sp, #12
 8004850:	af00      	add	r7, sp, #0
 8004852:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8004854:	bf00      	nop
 8004856:	370c      	adds	r7, #12
 8004858:	46bd      	mov	sp, r7
 800485a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800485e:	4770      	bx	lr

08004860 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8004860:	b480      	push	{r7}
 8004862:	b089      	sub	sp, #36	@ 0x24
 8004864:	af00      	add	r7, sp, #0
 8004866:	60f8      	str	r0, [r7, #12]
 8004868:	60b9      	str	r1, [r7, #8]
 800486a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800486c:	2300      	movs	r3, #0
 800486e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpreg1;
  uint32_t tmpreg2;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	2b00      	cmp	r3, #0
 8004874:	d002      	beq.n	800487c <HAL_DAC_ConfigChannel+0x1c>
 8004876:	68bb      	ldr	r3, [r7, #8]
 8004878:	2b00      	cmp	r3, #0
 800487a:	d101      	bne.n	8004880 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 800487c:	2301      	movs	r3, #1
 800487e:	e042      	b.n	8004906 <HAL_DAC_ConfigChannel+0xa6>
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	795b      	ldrb	r3, [r3, #5]
 8004884:	2b01      	cmp	r3, #1
 8004886:	d101      	bne.n	800488c <HAL_DAC_ConfigChannel+0x2c>
 8004888:	2302      	movs	r3, #2
 800488a:	e03c      	b.n	8004906 <HAL_DAC_ConfigChannel+0xa6>
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	2201      	movs	r2, #1
 8004890:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	2202      	movs	r2, #2
 8004896:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	61bb      	str	r3, [r7, #24]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
               << (Channel & 0x10UL));
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	f003 0310 	and.w	r3, r3, #16
 80048a6:	f640 72fe 	movw	r2, #4094	@ 0xffe
 80048aa:	fa02 f303 	lsl.w	r3, r2, r3
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
 80048ae:	43db      	mvns	r3, r3
 80048b0:	69ba      	ldr	r2, [r7, #24]
 80048b2:	4013      	ands	r3, r2
 80048b4:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 80048b6:	68bb      	ldr	r3, [r7, #8]
 80048b8:	681a      	ldr	r2, [r3, #0]
 80048ba:	68bb      	ldr	r3, [r7, #8]
 80048bc:	685b      	ldr	r3, [r3, #4]
 80048be:	4313      	orrs	r3, r2
 80048c0:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	f003 0310 	and.w	r3, r3, #16
 80048c8:	697a      	ldr	r2, [r7, #20]
 80048ca:	fa02 f303 	lsl.w	r3, r2, r3
 80048ce:	69ba      	ldr	r2, [r7, #24]
 80048d0:	4313      	orrs	r3, r2
 80048d2:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	69ba      	ldr	r2, [r7, #24]
 80048da:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	6819      	ldr	r1, [r3, #0]
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	f003 0310 	and.w	r3, r3, #16
 80048e8:	22c0      	movs	r2, #192	@ 0xc0
 80048ea:	fa02 f303 	lsl.w	r3, r2, r3
 80048ee:	43da      	mvns	r2, r3
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	400a      	ands	r2, r1
 80048f6:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	2201      	movs	r2, #1
 80048fc:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	2200      	movs	r2, #0
 8004902:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8004904:	7ffb      	ldrb	r3, [r7, #31]
}
 8004906:	4618      	mov	r0, r3
 8004908:	3724      	adds	r7, #36	@ 0x24
 800490a:	46bd      	mov	sp, r7
 800490c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004910:	4770      	bx	lr

08004912 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8004912:	b580      	push	{r7, lr}
 8004914:	b084      	sub	sp, #16
 8004916:	af00      	add	r7, sp, #0
 8004918:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800491e:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8004920:	68f8      	ldr	r0, [r7, #12]
 8004922:	f7ff ff7f 	bl	8004824 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	2201      	movs	r2, #1
 800492a:	711a      	strb	r2, [r3, #4]
}
 800492c:	bf00      	nop
 800492e:	3710      	adds	r7, #16
 8004930:	46bd      	mov	sp, r7
 8004932:	bd80      	pop	{r7, pc}

08004934 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8004934:	b580      	push	{r7, lr}
 8004936:	b084      	sub	sp, #16
 8004938:	af00      	add	r7, sp, #0
 800493a:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004940:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8004942:	68f8      	ldr	r0, [r7, #12]
 8004944:	f7ff ff78 	bl	8004838 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8004948:	bf00      	nop
 800494a:	3710      	adds	r7, #16
 800494c:	46bd      	mov	sp, r7
 800494e:	bd80      	pop	{r7, pc}

08004950 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8004950:	b580      	push	{r7, lr}
 8004952:	b084      	sub	sp, #16
 8004954:	af00      	add	r7, sp, #0
 8004956:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800495c:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	691b      	ldr	r3, [r3, #16]
 8004962:	f043 0204 	orr.w	r2, r3, #4
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 800496a:	68f8      	ldr	r0, [r7, #12]
 800496c:	f7ff ff6e 	bl	800484c <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	2201      	movs	r2, #1
 8004974:	711a      	strb	r2, [r3, #4]
}
 8004976:	bf00      	nop
 8004978:	3710      	adds	r7, #16
 800497a:	46bd      	mov	sp, r7
 800497c:	bd80      	pop	{r7, pc}

0800497e <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800497e:	b480      	push	{r7}
 8004980:	b083      	sub	sp, #12
 8004982:	af00      	add	r7, sp, #0
 8004984:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8004986:	bf00      	nop
 8004988:	370c      	adds	r7, #12
 800498a:	46bd      	mov	sp, r7
 800498c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004990:	4770      	bx	lr

08004992 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8004992:	b580      	push	{r7, lr}
 8004994:	b084      	sub	sp, #16
 8004996:	af00      	add	r7, sp, #0
 8004998:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800499e:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 80049a0:	68f8      	ldr	r0, [r7, #12]
 80049a2:	f7fc fb73 	bl	800108c <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	2201      	movs	r2, #1
 80049aa:	711a      	strb	r2, [r3, #4]
}
 80049ac:	bf00      	nop
 80049ae:	3710      	adds	r7, #16
 80049b0:	46bd      	mov	sp, r7
 80049b2:	bd80      	pop	{r7, pc}

080049b4 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 80049b4:	b580      	push	{r7, lr}
 80049b6:	b084      	sub	sp, #16
 80049b8:	af00      	add	r7, sp, #0
 80049ba:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049c0:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 80049c2:	68f8      	ldr	r0, [r7, #12]
 80049c4:	f7fc fb4c 	bl	8001060 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 80049c8:	bf00      	nop
 80049ca:	3710      	adds	r7, #16
 80049cc:	46bd      	mov	sp, r7
 80049ce:	bd80      	pop	{r7, pc}

080049d0 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 80049d0:	b580      	push	{r7, lr}
 80049d2:	b084      	sub	sp, #16
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049dc:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	691b      	ldr	r3, [r3, #16]
 80049e2:	f043 0204 	orr.w	r2, r3, #4
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 80049ea:	68f8      	ldr	r0, [r7, #12]
 80049ec:	f7ff ffc7 	bl	800497e <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	2201      	movs	r2, #1
 80049f4:	711a      	strb	r2, [r3, #4]
}
 80049f6:	bf00      	nop
 80049f8:	3710      	adds	r7, #16
 80049fa:	46bd      	mov	sp, r7
 80049fc:	bd80      	pop	{r7, pc}
	...

08004a00 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004a00:	b580      	push	{r7, lr}
 8004a02:	b086      	sub	sp, #24
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004a08:	2300      	movs	r3, #0
 8004a0a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004a0c:	f7ff fce6 	bl	80043dc <HAL_GetTick>
 8004a10:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d101      	bne.n	8004a1c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004a18:	2301      	movs	r3, #1
 8004a1a:	e099      	b.n	8004b50 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	2202      	movs	r2, #2
 8004a20:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	2200      	movs	r2, #0
 8004a28:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	681a      	ldr	r2, [r3, #0]
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f022 0201 	bic.w	r2, r2, #1
 8004a3a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004a3c:	e00f      	b.n	8004a5e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004a3e:	f7ff fccd 	bl	80043dc <HAL_GetTick>
 8004a42:	4602      	mov	r2, r0
 8004a44:	693b      	ldr	r3, [r7, #16]
 8004a46:	1ad3      	subs	r3, r2, r3
 8004a48:	2b05      	cmp	r3, #5
 8004a4a:	d908      	bls.n	8004a5e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	2220      	movs	r2, #32
 8004a50:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	2203      	movs	r2, #3
 8004a56:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8004a5a:	2303      	movs	r3, #3
 8004a5c:	e078      	b.n	8004b50 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	f003 0301 	and.w	r3, r3, #1
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d1e8      	bne.n	8004a3e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004a74:	697a      	ldr	r2, [r7, #20]
 8004a76:	4b38      	ldr	r3, [pc, #224]	@ (8004b58 <HAL_DMA_Init+0x158>)
 8004a78:	4013      	ands	r3, r2
 8004a7a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	685a      	ldr	r2, [r3, #4]
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	689b      	ldr	r3, [r3, #8]
 8004a84:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004a8a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	691b      	ldr	r3, [r3, #16]
 8004a90:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004a96:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	699b      	ldr	r3, [r3, #24]
 8004a9c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004aa2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	6a1b      	ldr	r3, [r3, #32]
 8004aa8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004aaa:	697a      	ldr	r2, [r7, #20]
 8004aac:	4313      	orrs	r3, r2
 8004aae:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ab4:	2b04      	cmp	r3, #4
 8004ab6:	d107      	bne.n	8004ac8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ac0:	4313      	orrs	r3, r2
 8004ac2:	697a      	ldr	r2, [r7, #20]
 8004ac4:	4313      	orrs	r3, r2
 8004ac6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	697a      	ldr	r2, [r7, #20]
 8004ace:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	695b      	ldr	r3, [r3, #20]
 8004ad6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004ad8:	697b      	ldr	r3, [r7, #20]
 8004ada:	f023 0307 	bic.w	r3, r3, #7
 8004ade:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ae4:	697a      	ldr	r2, [r7, #20]
 8004ae6:	4313      	orrs	r3, r2
 8004ae8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004aee:	2b04      	cmp	r3, #4
 8004af0:	d117      	bne.n	8004b22 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004af6:	697a      	ldr	r2, [r7, #20]
 8004af8:	4313      	orrs	r3, r2
 8004afa:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d00e      	beq.n	8004b22 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004b04:	6878      	ldr	r0, [r7, #4]
 8004b06:	f000 facd 	bl	80050a4 <DMA_CheckFifoParam>
 8004b0a:	4603      	mov	r3, r0
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d008      	beq.n	8004b22 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	2240      	movs	r2, #64	@ 0x40
 8004b14:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	2201      	movs	r2, #1
 8004b1a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8004b1e:	2301      	movs	r3, #1
 8004b20:	e016      	b.n	8004b50 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	697a      	ldr	r2, [r7, #20]
 8004b28:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004b2a:	6878      	ldr	r0, [r7, #4]
 8004b2c:	f000 fa84 	bl	8005038 <DMA_CalcBaseAndBitshift>
 8004b30:	4603      	mov	r3, r0
 8004b32:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b38:	223f      	movs	r2, #63	@ 0x3f
 8004b3a:	409a      	lsls	r2, r3
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	2200      	movs	r2, #0
 8004b44:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	2201      	movs	r2, #1
 8004b4a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8004b4e:	2300      	movs	r3, #0
}
 8004b50:	4618      	mov	r0, r3
 8004b52:	3718      	adds	r7, #24
 8004b54:	46bd      	mov	sp, r7
 8004b56:	bd80      	pop	{r7, pc}
 8004b58:	f010803f 	.word	0xf010803f

08004b5c <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8004b5c:	b580      	push	{r7, lr}
 8004b5e:	b084      	sub	sp, #16
 8004b60:	af00      	add	r7, sp, #0
 8004b62:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d101      	bne.n	8004b6e <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8004b6a:	2301      	movs	r3, #1
 8004b6c:	e050      	b.n	8004c10 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004b74:	b2db      	uxtb	r3, r3
 8004b76:	2b02      	cmp	r3, #2
 8004b78:	d101      	bne.n	8004b7e <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8004b7a:	2302      	movs	r3, #2
 8004b7c:	e048      	b.n	8004c10 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	681a      	ldr	r2, [r3, #0]
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	f022 0201 	bic.w	r2, r2, #1
 8004b8c:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	2200      	movs	r2, #0
 8004b94:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	2200      	movs	r2, #0
 8004b9c:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	2200      	movs	r2, #0
 8004ba4:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	2200      	movs	r2, #0
 8004bac:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	2200      	movs	r2, #0
 8004bb4:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	2221      	movs	r2, #33	@ 0x21
 8004bbc:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004bbe:	6878      	ldr	r0, [r7, #4]
 8004bc0:	f000 fa3a 	bl	8005038 <DMA_CalcBaseAndBitshift>
 8004bc4:	4603      	mov	r3, r0
 8004bc6:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	2200      	movs	r2, #0
 8004bcc:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	2200      	movs	r2, #0
 8004bd2:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->XferM1CpltCallback = NULL;
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	2200      	movs	r2, #0
 8004bd8:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	2200      	movs	r2, #0
 8004bde:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->XferErrorCallback = NULL;
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	2200      	movs	r2, #0
 8004be4:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->XferAbortCallback = NULL;
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	2200      	movs	r2, #0
 8004bea:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004bf0:	223f      	movs	r2, #63	@ 0x3f
 8004bf2:	409a      	lsls	r2, r3
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	2200      	movs	r2, #0
 8004bfc:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	2200      	movs	r2, #0
 8004c02:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	2200      	movs	r2, #0
 8004c0a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004c0e:	2300      	movs	r3, #0
}
 8004c10:	4618      	mov	r0, r3
 8004c12:	3710      	adds	r7, #16
 8004c14:	46bd      	mov	sp, r7
 8004c16:	bd80      	pop	{r7, pc}

08004c18 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004c18:	b580      	push	{r7, lr}
 8004c1a:	b086      	sub	sp, #24
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	60f8      	str	r0, [r7, #12]
 8004c20:	60b9      	str	r1, [r7, #8]
 8004c22:	607a      	str	r2, [r7, #4]
 8004c24:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004c26:	2300      	movs	r3, #0
 8004c28:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c2e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8004c36:	2b01      	cmp	r3, #1
 8004c38:	d101      	bne.n	8004c3e <HAL_DMA_Start_IT+0x26>
 8004c3a:	2302      	movs	r3, #2
 8004c3c:	e040      	b.n	8004cc0 <HAL_DMA_Start_IT+0xa8>
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	2201      	movs	r2, #1
 8004c42:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004c4c:	b2db      	uxtb	r3, r3
 8004c4e:	2b01      	cmp	r3, #1
 8004c50:	d12f      	bne.n	8004cb2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	2202      	movs	r2, #2
 8004c56:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	2200      	movs	r2, #0
 8004c5e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004c60:	683b      	ldr	r3, [r7, #0]
 8004c62:	687a      	ldr	r2, [r7, #4]
 8004c64:	68b9      	ldr	r1, [r7, #8]
 8004c66:	68f8      	ldr	r0, [r7, #12]
 8004c68:	f000 f9b8 	bl	8004fdc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c70:	223f      	movs	r2, #63	@ 0x3f
 8004c72:	409a      	lsls	r2, r3
 8004c74:	693b      	ldr	r3, [r7, #16]
 8004c76:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	681a      	ldr	r2, [r3, #0]
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	f042 0216 	orr.w	r2, r2, #22
 8004c86:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d007      	beq.n	8004ca0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	681a      	ldr	r2, [r3, #0]
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	f042 0208 	orr.w	r2, r2, #8
 8004c9e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	681a      	ldr	r2, [r3, #0]
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f042 0201 	orr.w	r2, r2, #1
 8004cae:	601a      	str	r2, [r3, #0]
 8004cb0:	e005      	b.n	8004cbe <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	2200      	movs	r2, #0
 8004cb6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004cba:	2302      	movs	r3, #2
 8004cbc:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004cbe:	7dfb      	ldrb	r3, [r7, #23]
}
 8004cc0:	4618      	mov	r0, r3
 8004cc2:	3718      	adds	r7, #24
 8004cc4:	46bd      	mov	sp, r7
 8004cc6:	bd80      	pop	{r7, pc}

08004cc8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004cc8:	b580      	push	{r7, lr}
 8004cca:	b086      	sub	sp, #24
 8004ccc:	af00      	add	r7, sp, #0
 8004cce:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004cd0:	2300      	movs	r3, #0
 8004cd2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004cd4:	4b8e      	ldr	r3, [pc, #568]	@ (8004f10 <HAL_DMA_IRQHandler+0x248>)
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	4a8e      	ldr	r2, [pc, #568]	@ (8004f14 <HAL_DMA_IRQHandler+0x24c>)
 8004cda:	fba2 2303 	umull	r2, r3, r2, r3
 8004cde:	0a9b      	lsrs	r3, r3, #10
 8004ce0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ce6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004ce8:	693b      	ldr	r3, [r7, #16]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004cf2:	2208      	movs	r2, #8
 8004cf4:	409a      	lsls	r2, r3
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	4013      	ands	r3, r2
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d01a      	beq.n	8004d34 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	f003 0304 	and.w	r3, r3, #4
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d013      	beq.n	8004d34 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	681a      	ldr	r2, [r3, #0]
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	f022 0204 	bic.w	r2, r2, #4
 8004d1a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d20:	2208      	movs	r2, #8
 8004d22:	409a      	lsls	r2, r3
 8004d24:	693b      	ldr	r3, [r7, #16]
 8004d26:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d2c:	f043 0201 	orr.w	r2, r3, #1
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d38:	2201      	movs	r2, #1
 8004d3a:	409a      	lsls	r2, r3
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	4013      	ands	r3, r2
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d012      	beq.n	8004d6a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	695b      	ldr	r3, [r3, #20]
 8004d4a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d00b      	beq.n	8004d6a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d56:	2201      	movs	r2, #1
 8004d58:	409a      	lsls	r2, r3
 8004d5a:	693b      	ldr	r3, [r7, #16]
 8004d5c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d62:	f043 0202 	orr.w	r2, r3, #2
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d6e:	2204      	movs	r2, #4
 8004d70:	409a      	lsls	r2, r3
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	4013      	ands	r3, r2
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d012      	beq.n	8004da0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	f003 0302 	and.w	r3, r3, #2
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d00b      	beq.n	8004da0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d8c:	2204      	movs	r2, #4
 8004d8e:	409a      	lsls	r2, r3
 8004d90:	693b      	ldr	r3, [r7, #16]
 8004d92:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d98:	f043 0204 	orr.w	r2, r3, #4
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004da4:	2210      	movs	r2, #16
 8004da6:	409a      	lsls	r2, r3
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	4013      	ands	r3, r2
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d043      	beq.n	8004e38 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	f003 0308 	and.w	r3, r3, #8
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d03c      	beq.n	8004e38 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004dc2:	2210      	movs	r2, #16
 8004dc4:	409a      	lsls	r2, r3
 8004dc6:	693b      	ldr	r3, [r7, #16]
 8004dc8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d018      	beq.n	8004e0a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d108      	bne.n	8004df8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d024      	beq.n	8004e38 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004df2:	6878      	ldr	r0, [r7, #4]
 8004df4:	4798      	blx	r3
 8004df6:	e01f      	b.n	8004e38 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d01b      	beq.n	8004e38 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004e04:	6878      	ldr	r0, [r7, #4]
 8004e06:	4798      	blx	r3
 8004e08:	e016      	b.n	8004e38 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d107      	bne.n	8004e28 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	681a      	ldr	r2, [r3, #0]
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	f022 0208 	bic.w	r2, r2, #8
 8004e26:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d003      	beq.n	8004e38 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e34:	6878      	ldr	r0, [r7, #4]
 8004e36:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e3c:	2220      	movs	r2, #32
 8004e3e:	409a      	lsls	r2, r3
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	4013      	ands	r3, r2
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	f000 808f 	beq.w	8004f68 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	f003 0310 	and.w	r3, r3, #16
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	f000 8087 	beq.w	8004f68 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e5e:	2220      	movs	r2, #32
 8004e60:	409a      	lsls	r2, r3
 8004e62:	693b      	ldr	r3, [r7, #16]
 8004e64:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004e6c:	b2db      	uxtb	r3, r3
 8004e6e:	2b05      	cmp	r3, #5
 8004e70:	d136      	bne.n	8004ee0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	681a      	ldr	r2, [r3, #0]
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	f022 0216 	bic.w	r2, r2, #22
 8004e80:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	695a      	ldr	r2, [r3, #20]
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004e90:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d103      	bne.n	8004ea2 <HAL_DMA_IRQHandler+0x1da>
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d007      	beq.n	8004eb2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	681a      	ldr	r2, [r3, #0]
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	f022 0208 	bic.w	r2, r2, #8
 8004eb0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004eb6:	223f      	movs	r2, #63	@ 0x3f
 8004eb8:	409a      	lsls	r2, r3
 8004eba:	693b      	ldr	r3, [r7, #16]
 8004ebc:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	2201      	movs	r2, #1
 8004ec2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	2200      	movs	r2, #0
 8004eca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d07e      	beq.n	8004fd4 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004eda:	6878      	ldr	r0, [r7, #4]
 8004edc:	4798      	blx	r3
        }
        return;
 8004ede:	e079      	b.n	8004fd4 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d01d      	beq.n	8004f2a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d10d      	bne.n	8004f18 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d031      	beq.n	8004f68 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f08:	6878      	ldr	r0, [r7, #4]
 8004f0a:	4798      	blx	r3
 8004f0c:	e02c      	b.n	8004f68 <HAL_DMA_IRQHandler+0x2a0>
 8004f0e:	bf00      	nop
 8004f10:	2000006c 	.word	0x2000006c
 8004f14:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d023      	beq.n	8004f68 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f24:	6878      	ldr	r0, [r7, #4]
 8004f26:	4798      	blx	r3
 8004f28:	e01e      	b.n	8004f68 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d10f      	bne.n	8004f58 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	681a      	ldr	r2, [r3, #0]
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	f022 0210 	bic.w	r2, r2, #16
 8004f46:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	2201      	movs	r2, #1
 8004f4c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	2200      	movs	r2, #0
 8004f54:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d003      	beq.n	8004f68 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f64:	6878      	ldr	r0, [r7, #4]
 8004f66:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d032      	beq.n	8004fd6 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f74:	f003 0301 	and.w	r3, r3, #1
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d022      	beq.n	8004fc2 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	2205      	movs	r2, #5
 8004f80:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	681a      	ldr	r2, [r3, #0]
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	f022 0201 	bic.w	r2, r2, #1
 8004f92:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004f94:	68bb      	ldr	r3, [r7, #8]
 8004f96:	3301      	adds	r3, #1
 8004f98:	60bb      	str	r3, [r7, #8]
 8004f9a:	697a      	ldr	r2, [r7, #20]
 8004f9c:	429a      	cmp	r2, r3
 8004f9e:	d307      	bcc.n	8004fb0 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	f003 0301 	and.w	r3, r3, #1
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d1f2      	bne.n	8004f94 <HAL_DMA_IRQHandler+0x2cc>
 8004fae:	e000      	b.n	8004fb2 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004fb0:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	2201      	movs	r2, #1
 8004fb6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	2200      	movs	r2, #0
 8004fbe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d005      	beq.n	8004fd6 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004fce:	6878      	ldr	r0, [r7, #4]
 8004fd0:	4798      	blx	r3
 8004fd2:	e000      	b.n	8004fd6 <HAL_DMA_IRQHandler+0x30e>
        return;
 8004fd4:	bf00      	nop
    }
  }
}
 8004fd6:	3718      	adds	r7, #24
 8004fd8:	46bd      	mov	sp, r7
 8004fda:	bd80      	pop	{r7, pc}

08004fdc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004fdc:	b480      	push	{r7}
 8004fde:	b085      	sub	sp, #20
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	60f8      	str	r0, [r7, #12]
 8004fe4:	60b9      	str	r1, [r7, #8]
 8004fe6:	607a      	str	r2, [r7, #4]
 8004fe8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	681a      	ldr	r2, [r3, #0]
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004ff8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	683a      	ldr	r2, [r7, #0]
 8005000:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	689b      	ldr	r3, [r3, #8]
 8005006:	2b40      	cmp	r3, #64	@ 0x40
 8005008:	d108      	bne.n	800501c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	687a      	ldr	r2, [r7, #4]
 8005010:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	68ba      	ldr	r2, [r7, #8]
 8005018:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800501a:	e007      	b.n	800502c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	68ba      	ldr	r2, [r7, #8]
 8005022:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	687a      	ldr	r2, [r7, #4]
 800502a:	60da      	str	r2, [r3, #12]
}
 800502c:	bf00      	nop
 800502e:	3714      	adds	r7, #20
 8005030:	46bd      	mov	sp, r7
 8005032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005036:	4770      	bx	lr

08005038 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005038:	b480      	push	{r7}
 800503a:	b085      	sub	sp, #20
 800503c:	af00      	add	r7, sp, #0
 800503e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	b2db      	uxtb	r3, r3
 8005046:	3b10      	subs	r3, #16
 8005048:	4a14      	ldr	r2, [pc, #80]	@ (800509c <DMA_CalcBaseAndBitshift+0x64>)
 800504a:	fba2 2303 	umull	r2, r3, r2, r3
 800504e:	091b      	lsrs	r3, r3, #4
 8005050:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8005052:	4a13      	ldr	r2, [pc, #76]	@ (80050a0 <DMA_CalcBaseAndBitshift+0x68>)
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	4413      	add	r3, r2
 8005058:	781b      	ldrb	r3, [r3, #0]
 800505a:	461a      	mov	r2, r3
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	2b03      	cmp	r3, #3
 8005064:	d909      	bls.n	800507a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800506e:	f023 0303 	bic.w	r3, r3, #3
 8005072:	1d1a      	adds	r2, r3, #4
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	659a      	str	r2, [r3, #88]	@ 0x58
 8005078:	e007      	b.n	800508a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8005082:	f023 0303 	bic.w	r3, r3, #3
 8005086:	687a      	ldr	r2, [r7, #4]
 8005088:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800508e:	4618      	mov	r0, r3
 8005090:	3714      	adds	r7, #20
 8005092:	46bd      	mov	sp, r7
 8005094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005098:	4770      	bx	lr
 800509a:	bf00      	nop
 800509c:	aaaaaaab 	.word	0xaaaaaaab
 80050a0:	0801332c 	.word	0x0801332c

080050a4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80050a4:	b480      	push	{r7}
 80050a6:	b085      	sub	sp, #20
 80050a8:	af00      	add	r7, sp, #0
 80050aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80050ac:	2300      	movs	r3, #0
 80050ae:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050b4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	699b      	ldr	r3, [r3, #24]
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d11f      	bne.n	80050fe <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80050be:	68bb      	ldr	r3, [r7, #8]
 80050c0:	2b03      	cmp	r3, #3
 80050c2:	d856      	bhi.n	8005172 <DMA_CheckFifoParam+0xce>
 80050c4:	a201      	add	r2, pc, #4	@ (adr r2, 80050cc <DMA_CheckFifoParam+0x28>)
 80050c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050ca:	bf00      	nop
 80050cc:	080050dd 	.word	0x080050dd
 80050d0:	080050ef 	.word	0x080050ef
 80050d4:	080050dd 	.word	0x080050dd
 80050d8:	08005173 	.word	0x08005173
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050e0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d046      	beq.n	8005176 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80050e8:	2301      	movs	r3, #1
 80050ea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80050ec:	e043      	b.n	8005176 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050f2:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80050f6:	d140      	bne.n	800517a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80050f8:	2301      	movs	r3, #1
 80050fa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80050fc:	e03d      	b.n	800517a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	699b      	ldr	r3, [r3, #24]
 8005102:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005106:	d121      	bne.n	800514c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8005108:	68bb      	ldr	r3, [r7, #8]
 800510a:	2b03      	cmp	r3, #3
 800510c:	d837      	bhi.n	800517e <DMA_CheckFifoParam+0xda>
 800510e:	a201      	add	r2, pc, #4	@ (adr r2, 8005114 <DMA_CheckFifoParam+0x70>)
 8005110:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005114:	08005125 	.word	0x08005125
 8005118:	0800512b 	.word	0x0800512b
 800511c:	08005125 	.word	0x08005125
 8005120:	0800513d 	.word	0x0800513d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005124:	2301      	movs	r3, #1
 8005126:	73fb      	strb	r3, [r7, #15]
      break;
 8005128:	e030      	b.n	800518c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800512e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005132:	2b00      	cmp	r3, #0
 8005134:	d025      	beq.n	8005182 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8005136:	2301      	movs	r3, #1
 8005138:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800513a:	e022      	b.n	8005182 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005140:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8005144:	d11f      	bne.n	8005186 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8005146:	2301      	movs	r3, #1
 8005148:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800514a:	e01c      	b.n	8005186 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800514c:	68bb      	ldr	r3, [r7, #8]
 800514e:	2b02      	cmp	r3, #2
 8005150:	d903      	bls.n	800515a <DMA_CheckFifoParam+0xb6>
 8005152:	68bb      	ldr	r3, [r7, #8]
 8005154:	2b03      	cmp	r3, #3
 8005156:	d003      	beq.n	8005160 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8005158:	e018      	b.n	800518c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800515a:	2301      	movs	r3, #1
 800515c:	73fb      	strb	r3, [r7, #15]
      break;
 800515e:	e015      	b.n	800518c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005164:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005168:	2b00      	cmp	r3, #0
 800516a:	d00e      	beq.n	800518a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800516c:	2301      	movs	r3, #1
 800516e:	73fb      	strb	r3, [r7, #15]
      break;
 8005170:	e00b      	b.n	800518a <DMA_CheckFifoParam+0xe6>
      break;
 8005172:	bf00      	nop
 8005174:	e00a      	b.n	800518c <DMA_CheckFifoParam+0xe8>
      break;
 8005176:	bf00      	nop
 8005178:	e008      	b.n	800518c <DMA_CheckFifoParam+0xe8>
      break;
 800517a:	bf00      	nop
 800517c:	e006      	b.n	800518c <DMA_CheckFifoParam+0xe8>
      break;
 800517e:	bf00      	nop
 8005180:	e004      	b.n	800518c <DMA_CheckFifoParam+0xe8>
      break;
 8005182:	bf00      	nop
 8005184:	e002      	b.n	800518c <DMA_CheckFifoParam+0xe8>
      break;   
 8005186:	bf00      	nop
 8005188:	e000      	b.n	800518c <DMA_CheckFifoParam+0xe8>
      break;
 800518a:	bf00      	nop
    }
  } 
  
  return status; 
 800518c:	7bfb      	ldrb	r3, [r7, #15]
}
 800518e:	4618      	mov	r0, r3
 8005190:	3714      	adds	r7, #20
 8005192:	46bd      	mov	sp, r7
 8005194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005198:	4770      	bx	lr
 800519a:	bf00      	nop

0800519c <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 800519c:	b580      	push	{r7, lr}
 800519e:	b082      	sub	sp, #8
 80051a0:	af00      	add	r7, sp, #0
 80051a2:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d101      	bne.n	80051ae <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 80051aa:	2301      	movs	r3, #1
 80051ac:	e03b      	b.n	8005226 <HAL_DMA2D_Init+0x8a>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 80051b4:	b2db      	uxtb	r3, r3
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d106      	bne.n	80051c8 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	2200      	movs	r2, #0
 80051be:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 80051c2:	6878      	ldr	r0, [r7, #4]
 80051c4:	f7fd f80c 	bl	80021e0 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	2202      	movs	r2, #2
 80051cc:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	685a      	ldr	r2, [r3, #4]
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	430a      	orrs	r2, r1
 80051e4:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80051ec:	f023 0107 	bic.w	r1, r3, #7
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	689a      	ldr	r2, [r3, #8]
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	430a      	orrs	r2, r1
 80051fa:	635a      	str	r2, [r3, #52]	@ 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005202:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8005206:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800520a:	687a      	ldr	r2, [r7, #4]
 800520c:	68d1      	ldr	r1, [r2, #12]
 800520e:	687a      	ldr	r2, [r7, #4]
 8005210:	6812      	ldr	r2, [r2, #0]
 8005212:	430b      	orrs	r3, r1
 8005214:	6413      	str	r3, [r2, #64]	@ 0x40


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	2200      	movs	r2, #0
 800521a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	2201      	movs	r2, #1
 8005220:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  return HAL_OK;
 8005224:	2300      	movs	r3, #0
}
 8005226:	4618      	mov	r0, r3
 8005228:	3708      	adds	r7, #8
 800522a:	46bd      	mov	sp, r7
 800522c:	bd80      	pop	{r7, pc}

0800522e <HAL_DMA2D_Start>:
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                                  uint32_t Height)
{
 800522e:	b580      	push	{r7, lr}
 8005230:	b086      	sub	sp, #24
 8005232:	af02      	add	r7, sp, #8
 8005234:	60f8      	str	r0, [r7, #12]
 8005236:	60b9      	str	r1, [r7, #8]
 8005238:	607a      	str	r2, [r7, #4]
 800523a:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8005242:	2b01      	cmp	r3, #1
 8005244:	d101      	bne.n	800524a <HAL_DMA2D_Start+0x1c>
 8005246:	2302      	movs	r3, #2
 8005248:	e018      	b.n	800527c <HAL_DMA2D_Start+0x4e>
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	2201      	movs	r2, #1
 800524e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	2202      	movs	r2, #2
 8005256:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 800525a:	69bb      	ldr	r3, [r7, #24]
 800525c:	9300      	str	r3, [sp, #0]
 800525e:	683b      	ldr	r3, [r7, #0]
 8005260:	687a      	ldr	r2, [r7, #4]
 8005262:	68b9      	ldr	r1, [r7, #8]
 8005264:	68f8      	ldr	r0, [r7, #12]
 8005266:	f000 f989 	bl	800557c <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	681a      	ldr	r2, [r3, #0]
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	f042 0201 	orr.w	r2, r2, #1
 8005278:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800527a:	2300      	movs	r3, #0
}
 800527c:	4618      	mov	r0, r3
 800527e:	3710      	adds	r7, #16
 8005280:	46bd      	mov	sp, r7
 8005282:	bd80      	pop	{r7, pc}

08005284 <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 8005284:	b580      	push	{r7, lr}
 8005286:	b086      	sub	sp, #24
 8005288:	af00      	add	r7, sp, #0
 800528a:	6078      	str	r0, [r7, #4]
 800528c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 800528e:	2300      	movs	r3, #0
 8005290:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if ((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	f003 0301 	and.w	r3, r3, #1
 800529c:	2b00      	cmp	r3, #0
 800529e:	d056      	beq.n	800534e <HAL_DMA2D_PollForTransfer+0xca>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 80052a0:	f7ff f89c 	bl	80043dc <HAL_GetTick>
 80052a4:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 80052a6:	e04b      	b.n	8005340 <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	685b      	ldr	r3, [r3, #4]
 80052ae:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d023      	beq.n	8005302 <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	f003 0320 	and.w	r3, r3, #32
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d005      	beq.n	80052d0 <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80052c8:	f043 0202 	orr.w	r2, r3, #2
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	f003 0301 	and.w	r3, r3, #1
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d005      	beq.n	80052e6 <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80052de:	f043 0201 	orr.w	r2, r3, #1
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	2221      	movs	r2, #33	@ 0x21
 80052ec:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	2204      	movs	r2, #4
 80052f2:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	2200      	movs	r2, #0
 80052fa:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

        return HAL_ERROR;
 80052fe:	2301      	movs	r3, #1
 8005300:	e0a5      	b.n	800544e <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8005302:	683b      	ldr	r3, [r7, #0]
 8005304:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005308:	d01a      	beq.n	8005340 <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800530a:	f7ff f867 	bl	80043dc <HAL_GetTick>
 800530e:	4602      	mov	r2, r0
 8005310:	697b      	ldr	r3, [r7, #20]
 8005312:	1ad3      	subs	r3, r2, r3
 8005314:	683a      	ldr	r2, [r7, #0]
 8005316:	429a      	cmp	r2, r3
 8005318:	d302      	bcc.n	8005320 <HAL_DMA2D_PollForTransfer+0x9c>
 800531a:	683b      	ldr	r3, [r7, #0]
 800531c:	2b00      	cmp	r3, #0
 800531e:	d10f      	bne.n	8005340 <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005324:	f043 0220 	orr.w	r2, r3, #32
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	63da      	str	r2, [r3, #60]	@ 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	2203      	movs	r2, #3
 8005330:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	2200      	movs	r2, #0
 8005338:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

          return HAL_TIMEOUT;
 800533c:	2303      	movs	r3, #3
 800533e:	e086      	b.n	800544e <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	685b      	ldr	r3, [r3, #4]
 8005346:	f003 0302 	and.w	r3, r3, #2
 800534a:	2b00      	cmp	r3, #0
 800534c:	d0ac      	beq.n	80052a8 <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	69db      	ldr	r3, [r3, #28]
 8005354:	f003 0320 	and.w	r3, r3, #32
 8005358:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005360:	f003 0320 	and.w	r3, r3, #32
 8005364:	693a      	ldr	r2, [r7, #16]
 8005366:	4313      	orrs	r3, r2
 8005368:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 800536a:	693b      	ldr	r3, [r7, #16]
 800536c:	2b00      	cmp	r3, #0
 800536e:	d061      	beq.n	8005434 <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8005370:	f7ff f834 	bl	80043dc <HAL_GetTick>
 8005374:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8005376:	e056      	b.n	8005426 <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	685b      	ldr	r3, [r3, #4]
 800537e:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	f003 0329 	and.w	r3, r3, #41	@ 0x29
 8005386:	2b00      	cmp	r3, #0
 8005388:	d02e      	beq.n	80053e8 <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	f003 0308 	and.w	r3, r3, #8
 8005390:	2b00      	cmp	r3, #0
 8005392:	d005      	beq.n	80053a0 <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005398:	f043 0204 	orr.w	r2, r3, #4
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	f003 0320 	and.w	r3, r3, #32
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d005      	beq.n	80053b6 <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80053ae:	f043 0202 	orr.w	r2, r3, #2
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	f003 0301 	and.w	r3, r3, #1
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d005      	beq.n	80053cc <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80053c4:	f043 0201 	orr.w	r2, r3, #1
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	2229      	movs	r2, #41	@ 0x29
 80053d2:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	2204      	movs	r2, #4
 80053d8:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	2200      	movs	r2, #0
 80053e0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

        return HAL_ERROR;
 80053e4:	2301      	movs	r3, #1
 80053e6:	e032      	b.n	800544e <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80053e8:	683b      	ldr	r3, [r7, #0]
 80053ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053ee:	d01a      	beq.n	8005426 <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80053f0:	f7fe fff4 	bl	80043dc <HAL_GetTick>
 80053f4:	4602      	mov	r2, r0
 80053f6:	697b      	ldr	r3, [r7, #20]
 80053f8:	1ad3      	subs	r3, r2, r3
 80053fa:	683a      	ldr	r2, [r7, #0]
 80053fc:	429a      	cmp	r2, r3
 80053fe:	d302      	bcc.n	8005406 <HAL_DMA2D_PollForTransfer+0x182>
 8005400:	683b      	ldr	r3, [r7, #0]
 8005402:	2b00      	cmp	r3, #0
 8005404:	d10f      	bne.n	8005426 <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800540a:	f043 0220 	orr.w	r2, r3, #32
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	63da      	str	r2, [r3, #60]	@ 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	2203      	movs	r2, #3
 8005416:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	2200      	movs	r2, #0
 800541e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

          return HAL_TIMEOUT;
 8005422:	2303      	movs	r3, #3
 8005424:	e013      	b.n	800544e <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	685b      	ldr	r3, [r3, #4]
 800542c:	f003 0310 	and.w	r3, r3, #16
 8005430:	2b00      	cmp	r3, #0
 8005432:	d0a1      	beq.n	8005378 <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC | DMA2D_FLAG_CTC);
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	2212      	movs	r2, #18
 800543a:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	2201      	movs	r2, #1
 8005440:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	2200      	movs	r2, #0
 8005448:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return HAL_OK;
 800544c:	2300      	movs	r3, #0
}
 800544e:	4618      	mov	r0, r3
 8005450:	3718      	adds	r7, #24
 8005452:	46bd      	mov	sp, r7
 8005454:	bd80      	pop	{r7, pc}
	...

08005458 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8005458:	b480      	push	{r7}
 800545a:	b087      	sub	sp, #28
 800545c:	af00      	add	r7, sp, #0
 800545e:	6078      	str	r0, [r7, #4]
 8005460:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	685b      	ldr	r3, [r3, #4]
 8005466:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
      assert_param(IS_DMA2D_ALPHA_MODE(hdma2d->LayerCfg[LayerIdx].AlphaMode));
    }
  }

  /* Process locked */
  __HAL_LOCK(hdma2d);
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8005470:	2b01      	cmp	r3, #1
 8005472:	d101      	bne.n	8005478 <HAL_DMA2D_ConfigLayer+0x20>
 8005474:	2302      	movs	r3, #2
 8005476:	e079      	b.n	800556c <HAL_DMA2D_ConfigLayer+0x114>
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	2201      	movs	r2, #1
 800547c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	2202      	movs	r2, #2
 8005484:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8005488:	683b      	ldr	r3, [r7, #0]
 800548a:	011b      	lsls	r3, r3, #4
 800548c:	3318      	adds	r3, #24
 800548e:	687a      	ldr	r2, [r7, #4]
 8005490:	4413      	add	r3, r2
 8005492:	613b      	str	r3, [r7, #16]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8005494:	693b      	ldr	r3, [r7, #16]
 8005496:	685a      	ldr	r2, [r3, #4]
 8005498:	693b      	ldr	r3, [r7, #16]
 800549a:	689b      	ldr	r3, [r3, #8]
 800549c:	041b      	lsls	r3, r3, #16
 800549e:	4313      	orrs	r3, r2
 80054a0:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 80054a2:	4b35      	ldr	r3, [pc, #212]	@ (8005578 <HAL_DMA2D_ConfigLayer+0x120>)
 80054a4:	60fb      	str	r3, [r7, #12]


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80054a6:	693b      	ldr	r3, [r7, #16]
 80054a8:	685b      	ldr	r3, [r3, #4]
 80054aa:	2b0a      	cmp	r3, #10
 80054ac:	d003      	beq.n	80054b6 <HAL_DMA2D_ConfigLayer+0x5e>
 80054ae:	693b      	ldr	r3, [r7, #16]
 80054b0:	685b      	ldr	r3, [r3, #4]
 80054b2:	2b09      	cmp	r3, #9
 80054b4:	d107      	bne.n	80054c6 <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 80054b6:	693b      	ldr	r3, [r7, #16]
 80054b8:	68db      	ldr	r3, [r3, #12]
 80054ba:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 80054be:	697a      	ldr	r2, [r7, #20]
 80054c0:	4313      	orrs	r3, r2
 80054c2:	617b      	str	r3, [r7, #20]
 80054c4:	e005      	b.n	80054d2 <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 80054c6:	693b      	ldr	r3, [r7, #16]
 80054c8:	68db      	ldr	r3, [r3, #12]
 80054ca:	061b      	lsls	r3, r3, #24
 80054cc:	697a      	ldr	r2, [r7, #20]
 80054ce:	4313      	orrs	r3, r2
 80054d0:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 80054d2:	683b      	ldr	r3, [r7, #0]
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d120      	bne.n	800551a <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	43db      	mvns	r3, r3
 80054e2:	ea02 0103 	and.w	r1, r2, r3
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	697a      	ldr	r2, [r7, #20]
 80054ec:	430a      	orrs	r2, r1
 80054ee:	625a      	str	r2, [r3, #36]	@ 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	693a      	ldr	r2, [r7, #16]
 80054f6:	6812      	ldr	r2, [r2, #0]
 80054f8:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80054fa:	693b      	ldr	r3, [r7, #16]
 80054fc:	685b      	ldr	r3, [r3, #4]
 80054fe:	2b0a      	cmp	r3, #10
 8005500:	d003      	beq.n	800550a <HAL_DMA2D_ConfigLayer+0xb2>
 8005502:	693b      	ldr	r3, [r7, #16]
 8005504:	685b      	ldr	r3, [r3, #4]
 8005506:	2b09      	cmp	r3, #9
 8005508:	d127      	bne.n	800555a <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 800550a:	693b      	ldr	r3, [r7, #16]
 800550c:	68da      	ldr	r2, [r3, #12]
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 8005516:	629a      	str	r2, [r3, #40]	@ 0x28
 8005518:	e01f      	b.n	800555a <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	69da      	ldr	r2, [r3, #28]
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	43db      	mvns	r3, r3
 8005524:	ea02 0103 	and.w	r1, r2, r3
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	697a      	ldr	r2, [r7, #20]
 800552e:	430a      	orrs	r2, r1
 8005530:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	693a      	ldr	r2, [r7, #16]
 8005538:	6812      	ldr	r2, [r2, #0]
 800553a:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 800553c:	693b      	ldr	r3, [r7, #16]
 800553e:	685b      	ldr	r3, [r3, #4]
 8005540:	2b0a      	cmp	r3, #10
 8005542:	d003      	beq.n	800554c <HAL_DMA2D_ConfigLayer+0xf4>
 8005544:	693b      	ldr	r3, [r7, #16]
 8005546:	685b      	ldr	r3, [r3, #4]
 8005548:	2b09      	cmp	r3, #9
 800554a:	d106      	bne.n	800555a <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 800554c:	693b      	ldr	r3, [r7, #16]
 800554e:	68da      	ldr	r2, [r3, #12]
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 8005558:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	2201      	movs	r2, #1
 800555e:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	2200      	movs	r2, #0
 8005566:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return HAL_OK;
 800556a:	2300      	movs	r3, #0
}
 800556c:	4618      	mov	r0, r3
 800556e:	371c      	adds	r7, #28
 8005570:	46bd      	mov	sp, r7
 8005572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005576:	4770      	bx	lr
 8005578:	ff03000f 	.word	0xff03000f

0800557c <DMA2D_SetConfig>:
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                            uint32_t Height)
{
 800557c:	b480      	push	{r7}
 800557e:	b08b      	sub	sp, #44	@ 0x2c
 8005580:	af00      	add	r7, sp, #0
 8005582:	60f8      	str	r0, [r7, #12]
 8005584:	60b9      	str	r1, [r7, #8]
 8005586:	607a      	str	r2, [r7, #4]
 8005588:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL | DMA2D_NLR_PL), (Height | (Width << DMA2D_NLR_PL_Pos)));
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005590:	f003 4140 	and.w	r1, r3, #3221225472	@ 0xc0000000
 8005594:	683b      	ldr	r3, [r7, #0]
 8005596:	041a      	lsls	r2, r3, #16
 8005598:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800559a:	431a      	orrs	r2, r3
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	430a      	orrs	r2, r1
 80055a2:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	687a      	ldr	r2, [r7, #4]
 80055aa:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	685b      	ldr	r3, [r3, #4]
 80055b0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80055b4:	d174      	bne.n	80056a0 <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 80055b6:	68bb      	ldr	r3, [r7, #8]
 80055b8:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 80055bc:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 80055be:	68bb      	ldr	r3, [r7, #8]
 80055c0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80055c4:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 80055c6:	68bb      	ldr	r3, [r7, #8]
 80055c8:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 80055cc:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 80055ce:	68bb      	ldr	r3, [r7, #8]
 80055d0:	b2db      	uxtb	r3, r3
 80055d2:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	689b      	ldr	r3, [r3, #8]
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d108      	bne.n	80055ee <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1 | tmp4);
 80055dc:	69ba      	ldr	r2, [r7, #24]
 80055de:	69fb      	ldr	r3, [r7, #28]
 80055e0:	431a      	orrs	r2, r3
 80055e2:	6a3b      	ldr	r3, [r7, #32]
 80055e4:	4313      	orrs	r3, r2
 80055e6:	697a      	ldr	r2, [r7, #20]
 80055e8:	4313      	orrs	r3, r2
 80055ea:	627b      	str	r3, [r7, #36]	@ 0x24
 80055ec:	e053      	b.n	8005696 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	689b      	ldr	r3, [r3, #8]
 80055f2:	2b01      	cmp	r3, #1
 80055f4:	d106      	bne.n	8005604 <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 80055f6:	69ba      	ldr	r2, [r7, #24]
 80055f8:	69fb      	ldr	r3, [r7, #28]
 80055fa:	4313      	orrs	r3, r2
 80055fc:	697a      	ldr	r2, [r7, #20]
 80055fe:	4313      	orrs	r3, r2
 8005600:	627b      	str	r3, [r7, #36]	@ 0x24
 8005602:	e048      	b.n	8005696 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	689b      	ldr	r3, [r3, #8]
 8005608:	2b02      	cmp	r3, #2
 800560a:	d111      	bne.n	8005630 <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 800560c:	69fb      	ldr	r3, [r7, #28]
 800560e:	0cdb      	lsrs	r3, r3, #19
 8005610:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 8005612:	69bb      	ldr	r3, [r7, #24]
 8005614:	0a9b      	lsrs	r3, r3, #10
 8005616:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 8005618:	697b      	ldr	r3, [r7, #20]
 800561a:	08db      	lsrs	r3, r3, #3
 800561c:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 800561e:	69bb      	ldr	r3, [r7, #24]
 8005620:	015a      	lsls	r2, r3, #5
 8005622:	69fb      	ldr	r3, [r7, #28]
 8005624:	02db      	lsls	r3, r3, #11
 8005626:	4313      	orrs	r3, r2
 8005628:	697a      	ldr	r2, [r7, #20]
 800562a:	4313      	orrs	r3, r2
 800562c:	627b      	str	r3, [r7, #36]	@ 0x24
 800562e:	e032      	b.n	8005696 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	689b      	ldr	r3, [r3, #8]
 8005634:	2b03      	cmp	r3, #3
 8005636:	d117      	bne.n	8005668 <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 8005638:	6a3b      	ldr	r3, [r7, #32]
 800563a:	0fdb      	lsrs	r3, r3, #31
 800563c:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 800563e:	69fb      	ldr	r3, [r7, #28]
 8005640:	0cdb      	lsrs	r3, r3, #19
 8005642:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 8005644:	69bb      	ldr	r3, [r7, #24]
 8005646:	0adb      	lsrs	r3, r3, #11
 8005648:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 800564a:	697b      	ldr	r3, [r7, #20]
 800564c:	08db      	lsrs	r3, r3, #3
 800564e:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 8005650:	69bb      	ldr	r3, [r7, #24]
 8005652:	015a      	lsls	r2, r3, #5
 8005654:	69fb      	ldr	r3, [r7, #28]
 8005656:	029b      	lsls	r3, r3, #10
 8005658:	431a      	orrs	r2, r3
 800565a:	6a3b      	ldr	r3, [r7, #32]
 800565c:	03db      	lsls	r3, r3, #15
 800565e:	4313      	orrs	r3, r2
 8005660:	697a      	ldr	r2, [r7, #20]
 8005662:	4313      	orrs	r3, r2
 8005664:	627b      	str	r3, [r7, #36]	@ 0x24
 8005666:	e016      	b.n	8005696 <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 8005668:	6a3b      	ldr	r3, [r7, #32]
 800566a:	0f1b      	lsrs	r3, r3, #28
 800566c:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 800566e:	69fb      	ldr	r3, [r7, #28]
 8005670:	0d1b      	lsrs	r3, r3, #20
 8005672:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 8005674:	69bb      	ldr	r3, [r7, #24]
 8005676:	0b1b      	lsrs	r3, r3, #12
 8005678:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U);
 800567a:	697b      	ldr	r3, [r7, #20]
 800567c:	091b      	lsrs	r3, r3, #4
 800567e:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 8005680:	69bb      	ldr	r3, [r7, #24]
 8005682:	011a      	lsls	r2, r3, #4
 8005684:	69fb      	ldr	r3, [r7, #28]
 8005686:	021b      	lsls	r3, r3, #8
 8005688:	431a      	orrs	r2, r3
 800568a:	6a3b      	ldr	r3, [r7, #32]
 800568c:	031b      	lsls	r3, r3, #12
 800568e:	4313      	orrs	r3, r2
 8005690:	697a      	ldr	r2, [r7, #20]
 8005692:	4313      	orrs	r3, r2
 8005694:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800569c:	639a      	str	r2, [r3, #56]	@ 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 800569e:	e003      	b.n	80056a8 <DMA2D_SetConfig+0x12c>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	68ba      	ldr	r2, [r7, #8]
 80056a6:	60da      	str	r2, [r3, #12]
}
 80056a8:	bf00      	nop
 80056aa:	372c      	adds	r7, #44	@ 0x2c
 80056ac:	46bd      	mov	sp, r7
 80056ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b2:	4770      	bx	lr

080056b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80056b4:	b480      	push	{r7}
 80056b6:	b089      	sub	sp, #36	@ 0x24
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	6078      	str	r0, [r7, #4]
 80056bc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80056be:	2300      	movs	r3, #0
 80056c0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80056c2:	2300      	movs	r3, #0
 80056c4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80056c6:	2300      	movs	r3, #0
 80056c8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80056ca:	2300      	movs	r3, #0
 80056cc:	61fb      	str	r3, [r7, #28]
 80056ce:	e177      	b.n	80059c0 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80056d0:	2201      	movs	r2, #1
 80056d2:	69fb      	ldr	r3, [r7, #28]
 80056d4:	fa02 f303 	lsl.w	r3, r2, r3
 80056d8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80056da:	683b      	ldr	r3, [r7, #0]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	697a      	ldr	r2, [r7, #20]
 80056e0:	4013      	ands	r3, r2
 80056e2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80056e4:	693a      	ldr	r2, [r7, #16]
 80056e6:	697b      	ldr	r3, [r7, #20]
 80056e8:	429a      	cmp	r2, r3
 80056ea:	f040 8166 	bne.w	80059ba <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80056ee:	683b      	ldr	r3, [r7, #0]
 80056f0:	685b      	ldr	r3, [r3, #4]
 80056f2:	f003 0303 	and.w	r3, r3, #3
 80056f6:	2b01      	cmp	r3, #1
 80056f8:	d005      	beq.n	8005706 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80056fa:	683b      	ldr	r3, [r7, #0]
 80056fc:	685b      	ldr	r3, [r3, #4]
 80056fe:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005702:	2b02      	cmp	r3, #2
 8005704:	d130      	bne.n	8005768 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	689b      	ldr	r3, [r3, #8]
 800570a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800570c:	69fb      	ldr	r3, [r7, #28]
 800570e:	005b      	lsls	r3, r3, #1
 8005710:	2203      	movs	r2, #3
 8005712:	fa02 f303 	lsl.w	r3, r2, r3
 8005716:	43db      	mvns	r3, r3
 8005718:	69ba      	ldr	r2, [r7, #24]
 800571a:	4013      	ands	r3, r2
 800571c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800571e:	683b      	ldr	r3, [r7, #0]
 8005720:	68da      	ldr	r2, [r3, #12]
 8005722:	69fb      	ldr	r3, [r7, #28]
 8005724:	005b      	lsls	r3, r3, #1
 8005726:	fa02 f303 	lsl.w	r3, r2, r3
 800572a:	69ba      	ldr	r2, [r7, #24]
 800572c:	4313      	orrs	r3, r2
 800572e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	69ba      	ldr	r2, [r7, #24]
 8005734:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	685b      	ldr	r3, [r3, #4]
 800573a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800573c:	2201      	movs	r2, #1
 800573e:	69fb      	ldr	r3, [r7, #28]
 8005740:	fa02 f303 	lsl.w	r3, r2, r3
 8005744:	43db      	mvns	r3, r3
 8005746:	69ba      	ldr	r2, [r7, #24]
 8005748:	4013      	ands	r3, r2
 800574a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800574c:	683b      	ldr	r3, [r7, #0]
 800574e:	685b      	ldr	r3, [r3, #4]
 8005750:	091b      	lsrs	r3, r3, #4
 8005752:	f003 0201 	and.w	r2, r3, #1
 8005756:	69fb      	ldr	r3, [r7, #28]
 8005758:	fa02 f303 	lsl.w	r3, r2, r3
 800575c:	69ba      	ldr	r2, [r7, #24]
 800575e:	4313      	orrs	r3, r2
 8005760:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	69ba      	ldr	r2, [r7, #24]
 8005766:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005768:	683b      	ldr	r3, [r7, #0]
 800576a:	685b      	ldr	r3, [r3, #4]
 800576c:	f003 0303 	and.w	r3, r3, #3
 8005770:	2b03      	cmp	r3, #3
 8005772:	d017      	beq.n	80057a4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	68db      	ldr	r3, [r3, #12]
 8005778:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800577a:	69fb      	ldr	r3, [r7, #28]
 800577c:	005b      	lsls	r3, r3, #1
 800577e:	2203      	movs	r2, #3
 8005780:	fa02 f303 	lsl.w	r3, r2, r3
 8005784:	43db      	mvns	r3, r3
 8005786:	69ba      	ldr	r2, [r7, #24]
 8005788:	4013      	ands	r3, r2
 800578a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800578c:	683b      	ldr	r3, [r7, #0]
 800578e:	689a      	ldr	r2, [r3, #8]
 8005790:	69fb      	ldr	r3, [r7, #28]
 8005792:	005b      	lsls	r3, r3, #1
 8005794:	fa02 f303 	lsl.w	r3, r2, r3
 8005798:	69ba      	ldr	r2, [r7, #24]
 800579a:	4313      	orrs	r3, r2
 800579c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	69ba      	ldr	r2, [r7, #24]
 80057a2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80057a4:	683b      	ldr	r3, [r7, #0]
 80057a6:	685b      	ldr	r3, [r3, #4]
 80057a8:	f003 0303 	and.w	r3, r3, #3
 80057ac:	2b02      	cmp	r3, #2
 80057ae:	d123      	bne.n	80057f8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80057b0:	69fb      	ldr	r3, [r7, #28]
 80057b2:	08da      	lsrs	r2, r3, #3
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	3208      	adds	r2, #8
 80057b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80057bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80057be:	69fb      	ldr	r3, [r7, #28]
 80057c0:	f003 0307 	and.w	r3, r3, #7
 80057c4:	009b      	lsls	r3, r3, #2
 80057c6:	220f      	movs	r2, #15
 80057c8:	fa02 f303 	lsl.w	r3, r2, r3
 80057cc:	43db      	mvns	r3, r3
 80057ce:	69ba      	ldr	r2, [r7, #24]
 80057d0:	4013      	ands	r3, r2
 80057d2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80057d4:	683b      	ldr	r3, [r7, #0]
 80057d6:	691a      	ldr	r2, [r3, #16]
 80057d8:	69fb      	ldr	r3, [r7, #28]
 80057da:	f003 0307 	and.w	r3, r3, #7
 80057de:	009b      	lsls	r3, r3, #2
 80057e0:	fa02 f303 	lsl.w	r3, r2, r3
 80057e4:	69ba      	ldr	r2, [r7, #24]
 80057e6:	4313      	orrs	r3, r2
 80057e8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80057ea:	69fb      	ldr	r3, [r7, #28]
 80057ec:	08da      	lsrs	r2, r3, #3
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	3208      	adds	r2, #8
 80057f2:	69b9      	ldr	r1, [r7, #24]
 80057f4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80057fe:	69fb      	ldr	r3, [r7, #28]
 8005800:	005b      	lsls	r3, r3, #1
 8005802:	2203      	movs	r2, #3
 8005804:	fa02 f303 	lsl.w	r3, r2, r3
 8005808:	43db      	mvns	r3, r3
 800580a:	69ba      	ldr	r2, [r7, #24]
 800580c:	4013      	ands	r3, r2
 800580e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005810:	683b      	ldr	r3, [r7, #0]
 8005812:	685b      	ldr	r3, [r3, #4]
 8005814:	f003 0203 	and.w	r2, r3, #3
 8005818:	69fb      	ldr	r3, [r7, #28]
 800581a:	005b      	lsls	r3, r3, #1
 800581c:	fa02 f303 	lsl.w	r3, r2, r3
 8005820:	69ba      	ldr	r2, [r7, #24]
 8005822:	4313      	orrs	r3, r2
 8005824:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	69ba      	ldr	r2, [r7, #24]
 800582a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800582c:	683b      	ldr	r3, [r7, #0]
 800582e:	685b      	ldr	r3, [r3, #4]
 8005830:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005834:	2b00      	cmp	r3, #0
 8005836:	f000 80c0 	beq.w	80059ba <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800583a:	2300      	movs	r3, #0
 800583c:	60fb      	str	r3, [r7, #12]
 800583e:	4b66      	ldr	r3, [pc, #408]	@ (80059d8 <HAL_GPIO_Init+0x324>)
 8005840:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005842:	4a65      	ldr	r2, [pc, #404]	@ (80059d8 <HAL_GPIO_Init+0x324>)
 8005844:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005848:	6453      	str	r3, [r2, #68]	@ 0x44
 800584a:	4b63      	ldr	r3, [pc, #396]	@ (80059d8 <HAL_GPIO_Init+0x324>)
 800584c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800584e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005852:	60fb      	str	r3, [r7, #12]
 8005854:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005856:	4a61      	ldr	r2, [pc, #388]	@ (80059dc <HAL_GPIO_Init+0x328>)
 8005858:	69fb      	ldr	r3, [r7, #28]
 800585a:	089b      	lsrs	r3, r3, #2
 800585c:	3302      	adds	r3, #2
 800585e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005862:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005864:	69fb      	ldr	r3, [r7, #28]
 8005866:	f003 0303 	and.w	r3, r3, #3
 800586a:	009b      	lsls	r3, r3, #2
 800586c:	220f      	movs	r2, #15
 800586e:	fa02 f303 	lsl.w	r3, r2, r3
 8005872:	43db      	mvns	r3, r3
 8005874:	69ba      	ldr	r2, [r7, #24]
 8005876:	4013      	ands	r3, r2
 8005878:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	4a58      	ldr	r2, [pc, #352]	@ (80059e0 <HAL_GPIO_Init+0x32c>)
 800587e:	4293      	cmp	r3, r2
 8005880:	d037      	beq.n	80058f2 <HAL_GPIO_Init+0x23e>
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	4a57      	ldr	r2, [pc, #348]	@ (80059e4 <HAL_GPIO_Init+0x330>)
 8005886:	4293      	cmp	r3, r2
 8005888:	d031      	beq.n	80058ee <HAL_GPIO_Init+0x23a>
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	4a56      	ldr	r2, [pc, #344]	@ (80059e8 <HAL_GPIO_Init+0x334>)
 800588e:	4293      	cmp	r3, r2
 8005890:	d02b      	beq.n	80058ea <HAL_GPIO_Init+0x236>
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	4a55      	ldr	r2, [pc, #340]	@ (80059ec <HAL_GPIO_Init+0x338>)
 8005896:	4293      	cmp	r3, r2
 8005898:	d025      	beq.n	80058e6 <HAL_GPIO_Init+0x232>
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	4a54      	ldr	r2, [pc, #336]	@ (80059f0 <HAL_GPIO_Init+0x33c>)
 800589e:	4293      	cmp	r3, r2
 80058a0:	d01f      	beq.n	80058e2 <HAL_GPIO_Init+0x22e>
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	4a53      	ldr	r2, [pc, #332]	@ (80059f4 <HAL_GPIO_Init+0x340>)
 80058a6:	4293      	cmp	r3, r2
 80058a8:	d019      	beq.n	80058de <HAL_GPIO_Init+0x22a>
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	4a52      	ldr	r2, [pc, #328]	@ (80059f8 <HAL_GPIO_Init+0x344>)
 80058ae:	4293      	cmp	r3, r2
 80058b0:	d013      	beq.n	80058da <HAL_GPIO_Init+0x226>
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	4a51      	ldr	r2, [pc, #324]	@ (80059fc <HAL_GPIO_Init+0x348>)
 80058b6:	4293      	cmp	r3, r2
 80058b8:	d00d      	beq.n	80058d6 <HAL_GPIO_Init+0x222>
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	4a50      	ldr	r2, [pc, #320]	@ (8005a00 <HAL_GPIO_Init+0x34c>)
 80058be:	4293      	cmp	r3, r2
 80058c0:	d007      	beq.n	80058d2 <HAL_GPIO_Init+0x21e>
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	4a4f      	ldr	r2, [pc, #316]	@ (8005a04 <HAL_GPIO_Init+0x350>)
 80058c6:	4293      	cmp	r3, r2
 80058c8:	d101      	bne.n	80058ce <HAL_GPIO_Init+0x21a>
 80058ca:	2309      	movs	r3, #9
 80058cc:	e012      	b.n	80058f4 <HAL_GPIO_Init+0x240>
 80058ce:	230a      	movs	r3, #10
 80058d0:	e010      	b.n	80058f4 <HAL_GPIO_Init+0x240>
 80058d2:	2308      	movs	r3, #8
 80058d4:	e00e      	b.n	80058f4 <HAL_GPIO_Init+0x240>
 80058d6:	2307      	movs	r3, #7
 80058d8:	e00c      	b.n	80058f4 <HAL_GPIO_Init+0x240>
 80058da:	2306      	movs	r3, #6
 80058dc:	e00a      	b.n	80058f4 <HAL_GPIO_Init+0x240>
 80058de:	2305      	movs	r3, #5
 80058e0:	e008      	b.n	80058f4 <HAL_GPIO_Init+0x240>
 80058e2:	2304      	movs	r3, #4
 80058e4:	e006      	b.n	80058f4 <HAL_GPIO_Init+0x240>
 80058e6:	2303      	movs	r3, #3
 80058e8:	e004      	b.n	80058f4 <HAL_GPIO_Init+0x240>
 80058ea:	2302      	movs	r3, #2
 80058ec:	e002      	b.n	80058f4 <HAL_GPIO_Init+0x240>
 80058ee:	2301      	movs	r3, #1
 80058f0:	e000      	b.n	80058f4 <HAL_GPIO_Init+0x240>
 80058f2:	2300      	movs	r3, #0
 80058f4:	69fa      	ldr	r2, [r7, #28]
 80058f6:	f002 0203 	and.w	r2, r2, #3
 80058fa:	0092      	lsls	r2, r2, #2
 80058fc:	4093      	lsls	r3, r2
 80058fe:	69ba      	ldr	r2, [r7, #24]
 8005900:	4313      	orrs	r3, r2
 8005902:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005904:	4935      	ldr	r1, [pc, #212]	@ (80059dc <HAL_GPIO_Init+0x328>)
 8005906:	69fb      	ldr	r3, [r7, #28]
 8005908:	089b      	lsrs	r3, r3, #2
 800590a:	3302      	adds	r3, #2
 800590c:	69ba      	ldr	r2, [r7, #24]
 800590e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005912:	4b3d      	ldr	r3, [pc, #244]	@ (8005a08 <HAL_GPIO_Init+0x354>)
 8005914:	689b      	ldr	r3, [r3, #8]
 8005916:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005918:	693b      	ldr	r3, [r7, #16]
 800591a:	43db      	mvns	r3, r3
 800591c:	69ba      	ldr	r2, [r7, #24]
 800591e:	4013      	ands	r3, r2
 8005920:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005922:	683b      	ldr	r3, [r7, #0]
 8005924:	685b      	ldr	r3, [r3, #4]
 8005926:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800592a:	2b00      	cmp	r3, #0
 800592c:	d003      	beq.n	8005936 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800592e:	69ba      	ldr	r2, [r7, #24]
 8005930:	693b      	ldr	r3, [r7, #16]
 8005932:	4313      	orrs	r3, r2
 8005934:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005936:	4a34      	ldr	r2, [pc, #208]	@ (8005a08 <HAL_GPIO_Init+0x354>)
 8005938:	69bb      	ldr	r3, [r7, #24]
 800593a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800593c:	4b32      	ldr	r3, [pc, #200]	@ (8005a08 <HAL_GPIO_Init+0x354>)
 800593e:	68db      	ldr	r3, [r3, #12]
 8005940:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005942:	693b      	ldr	r3, [r7, #16]
 8005944:	43db      	mvns	r3, r3
 8005946:	69ba      	ldr	r2, [r7, #24]
 8005948:	4013      	ands	r3, r2
 800594a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800594c:	683b      	ldr	r3, [r7, #0]
 800594e:	685b      	ldr	r3, [r3, #4]
 8005950:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005954:	2b00      	cmp	r3, #0
 8005956:	d003      	beq.n	8005960 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8005958:	69ba      	ldr	r2, [r7, #24]
 800595a:	693b      	ldr	r3, [r7, #16]
 800595c:	4313      	orrs	r3, r2
 800595e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005960:	4a29      	ldr	r2, [pc, #164]	@ (8005a08 <HAL_GPIO_Init+0x354>)
 8005962:	69bb      	ldr	r3, [r7, #24]
 8005964:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005966:	4b28      	ldr	r3, [pc, #160]	@ (8005a08 <HAL_GPIO_Init+0x354>)
 8005968:	685b      	ldr	r3, [r3, #4]
 800596a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800596c:	693b      	ldr	r3, [r7, #16]
 800596e:	43db      	mvns	r3, r3
 8005970:	69ba      	ldr	r2, [r7, #24]
 8005972:	4013      	ands	r3, r2
 8005974:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005976:	683b      	ldr	r3, [r7, #0]
 8005978:	685b      	ldr	r3, [r3, #4]
 800597a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800597e:	2b00      	cmp	r3, #0
 8005980:	d003      	beq.n	800598a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8005982:	69ba      	ldr	r2, [r7, #24]
 8005984:	693b      	ldr	r3, [r7, #16]
 8005986:	4313      	orrs	r3, r2
 8005988:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800598a:	4a1f      	ldr	r2, [pc, #124]	@ (8005a08 <HAL_GPIO_Init+0x354>)
 800598c:	69bb      	ldr	r3, [r7, #24]
 800598e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005990:	4b1d      	ldr	r3, [pc, #116]	@ (8005a08 <HAL_GPIO_Init+0x354>)
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005996:	693b      	ldr	r3, [r7, #16]
 8005998:	43db      	mvns	r3, r3
 800599a:	69ba      	ldr	r2, [r7, #24]
 800599c:	4013      	ands	r3, r2
 800599e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80059a0:	683b      	ldr	r3, [r7, #0]
 80059a2:	685b      	ldr	r3, [r3, #4]
 80059a4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d003      	beq.n	80059b4 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80059ac:	69ba      	ldr	r2, [r7, #24]
 80059ae:	693b      	ldr	r3, [r7, #16]
 80059b0:	4313      	orrs	r3, r2
 80059b2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80059b4:	4a14      	ldr	r2, [pc, #80]	@ (8005a08 <HAL_GPIO_Init+0x354>)
 80059b6:	69bb      	ldr	r3, [r7, #24]
 80059b8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80059ba:	69fb      	ldr	r3, [r7, #28]
 80059bc:	3301      	adds	r3, #1
 80059be:	61fb      	str	r3, [r7, #28]
 80059c0:	69fb      	ldr	r3, [r7, #28]
 80059c2:	2b0f      	cmp	r3, #15
 80059c4:	f67f ae84 	bls.w	80056d0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80059c8:	bf00      	nop
 80059ca:	bf00      	nop
 80059cc:	3724      	adds	r7, #36	@ 0x24
 80059ce:	46bd      	mov	sp, r7
 80059d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d4:	4770      	bx	lr
 80059d6:	bf00      	nop
 80059d8:	40023800 	.word	0x40023800
 80059dc:	40013800 	.word	0x40013800
 80059e0:	40020000 	.word	0x40020000
 80059e4:	40020400 	.word	0x40020400
 80059e8:	40020800 	.word	0x40020800
 80059ec:	40020c00 	.word	0x40020c00
 80059f0:	40021000 	.word	0x40021000
 80059f4:	40021400 	.word	0x40021400
 80059f8:	40021800 	.word	0x40021800
 80059fc:	40021c00 	.word	0x40021c00
 8005a00:	40022000 	.word	0x40022000
 8005a04:	40022400 	.word	0x40022400
 8005a08:	40013c00 	.word	0x40013c00

08005a0c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8005a0c:	b480      	push	{r7}
 8005a0e:	b087      	sub	sp, #28
 8005a10:	af00      	add	r7, sp, #0
 8005a12:	6078      	str	r0, [r7, #4]
 8005a14:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005a16:	2300      	movs	r3, #0
 8005a18:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8005a1a:	2300      	movs	r3, #0
 8005a1c:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8005a1e:	2300      	movs	r3, #0
 8005a20:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005a22:	2300      	movs	r3, #0
 8005a24:	617b      	str	r3, [r7, #20]
 8005a26:	e0d9      	b.n	8005bdc <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005a28:	2201      	movs	r2, #1
 8005a2a:	697b      	ldr	r3, [r7, #20]
 8005a2c:	fa02 f303 	lsl.w	r3, r2, r3
 8005a30:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8005a32:	683a      	ldr	r2, [r7, #0]
 8005a34:	693b      	ldr	r3, [r7, #16]
 8005a36:	4013      	ands	r3, r2
 8005a38:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8005a3a:	68fa      	ldr	r2, [r7, #12]
 8005a3c:	693b      	ldr	r3, [r7, #16]
 8005a3e:	429a      	cmp	r2, r3
 8005a40:	f040 80c9 	bne.w	8005bd6 <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8005a44:	4a6b      	ldr	r2, [pc, #428]	@ (8005bf4 <HAL_GPIO_DeInit+0x1e8>)
 8005a46:	697b      	ldr	r3, [r7, #20]
 8005a48:	089b      	lsrs	r3, r3, #2
 8005a4a:	3302      	adds	r3, #2
 8005a4c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005a50:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8005a52:	697b      	ldr	r3, [r7, #20]
 8005a54:	f003 0303 	and.w	r3, r3, #3
 8005a58:	009b      	lsls	r3, r3, #2
 8005a5a:	220f      	movs	r2, #15
 8005a5c:	fa02 f303 	lsl.w	r3, r2, r3
 8005a60:	68ba      	ldr	r2, [r7, #8]
 8005a62:	4013      	ands	r3, r2
 8005a64:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	4a63      	ldr	r2, [pc, #396]	@ (8005bf8 <HAL_GPIO_DeInit+0x1ec>)
 8005a6a:	4293      	cmp	r3, r2
 8005a6c:	d037      	beq.n	8005ade <HAL_GPIO_DeInit+0xd2>
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	4a62      	ldr	r2, [pc, #392]	@ (8005bfc <HAL_GPIO_DeInit+0x1f0>)
 8005a72:	4293      	cmp	r3, r2
 8005a74:	d031      	beq.n	8005ada <HAL_GPIO_DeInit+0xce>
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	4a61      	ldr	r2, [pc, #388]	@ (8005c00 <HAL_GPIO_DeInit+0x1f4>)
 8005a7a:	4293      	cmp	r3, r2
 8005a7c:	d02b      	beq.n	8005ad6 <HAL_GPIO_DeInit+0xca>
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	4a60      	ldr	r2, [pc, #384]	@ (8005c04 <HAL_GPIO_DeInit+0x1f8>)
 8005a82:	4293      	cmp	r3, r2
 8005a84:	d025      	beq.n	8005ad2 <HAL_GPIO_DeInit+0xc6>
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	4a5f      	ldr	r2, [pc, #380]	@ (8005c08 <HAL_GPIO_DeInit+0x1fc>)
 8005a8a:	4293      	cmp	r3, r2
 8005a8c:	d01f      	beq.n	8005ace <HAL_GPIO_DeInit+0xc2>
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	4a5e      	ldr	r2, [pc, #376]	@ (8005c0c <HAL_GPIO_DeInit+0x200>)
 8005a92:	4293      	cmp	r3, r2
 8005a94:	d019      	beq.n	8005aca <HAL_GPIO_DeInit+0xbe>
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	4a5d      	ldr	r2, [pc, #372]	@ (8005c10 <HAL_GPIO_DeInit+0x204>)
 8005a9a:	4293      	cmp	r3, r2
 8005a9c:	d013      	beq.n	8005ac6 <HAL_GPIO_DeInit+0xba>
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	4a5c      	ldr	r2, [pc, #368]	@ (8005c14 <HAL_GPIO_DeInit+0x208>)
 8005aa2:	4293      	cmp	r3, r2
 8005aa4:	d00d      	beq.n	8005ac2 <HAL_GPIO_DeInit+0xb6>
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	4a5b      	ldr	r2, [pc, #364]	@ (8005c18 <HAL_GPIO_DeInit+0x20c>)
 8005aaa:	4293      	cmp	r3, r2
 8005aac:	d007      	beq.n	8005abe <HAL_GPIO_DeInit+0xb2>
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	4a5a      	ldr	r2, [pc, #360]	@ (8005c1c <HAL_GPIO_DeInit+0x210>)
 8005ab2:	4293      	cmp	r3, r2
 8005ab4:	d101      	bne.n	8005aba <HAL_GPIO_DeInit+0xae>
 8005ab6:	2309      	movs	r3, #9
 8005ab8:	e012      	b.n	8005ae0 <HAL_GPIO_DeInit+0xd4>
 8005aba:	230a      	movs	r3, #10
 8005abc:	e010      	b.n	8005ae0 <HAL_GPIO_DeInit+0xd4>
 8005abe:	2308      	movs	r3, #8
 8005ac0:	e00e      	b.n	8005ae0 <HAL_GPIO_DeInit+0xd4>
 8005ac2:	2307      	movs	r3, #7
 8005ac4:	e00c      	b.n	8005ae0 <HAL_GPIO_DeInit+0xd4>
 8005ac6:	2306      	movs	r3, #6
 8005ac8:	e00a      	b.n	8005ae0 <HAL_GPIO_DeInit+0xd4>
 8005aca:	2305      	movs	r3, #5
 8005acc:	e008      	b.n	8005ae0 <HAL_GPIO_DeInit+0xd4>
 8005ace:	2304      	movs	r3, #4
 8005ad0:	e006      	b.n	8005ae0 <HAL_GPIO_DeInit+0xd4>
 8005ad2:	2303      	movs	r3, #3
 8005ad4:	e004      	b.n	8005ae0 <HAL_GPIO_DeInit+0xd4>
 8005ad6:	2302      	movs	r3, #2
 8005ad8:	e002      	b.n	8005ae0 <HAL_GPIO_DeInit+0xd4>
 8005ada:	2301      	movs	r3, #1
 8005adc:	e000      	b.n	8005ae0 <HAL_GPIO_DeInit+0xd4>
 8005ade:	2300      	movs	r3, #0
 8005ae0:	697a      	ldr	r2, [r7, #20]
 8005ae2:	f002 0203 	and.w	r2, r2, #3
 8005ae6:	0092      	lsls	r2, r2, #2
 8005ae8:	4093      	lsls	r3, r2
 8005aea:	68ba      	ldr	r2, [r7, #8]
 8005aec:	429a      	cmp	r2, r3
 8005aee:	d132      	bne.n	8005b56 <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8005af0:	4b4b      	ldr	r3, [pc, #300]	@ (8005c20 <HAL_GPIO_DeInit+0x214>)
 8005af2:	681a      	ldr	r2, [r3, #0]
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	43db      	mvns	r3, r3
 8005af8:	4949      	ldr	r1, [pc, #292]	@ (8005c20 <HAL_GPIO_DeInit+0x214>)
 8005afa:	4013      	ands	r3, r2
 8005afc:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8005afe:	4b48      	ldr	r3, [pc, #288]	@ (8005c20 <HAL_GPIO_DeInit+0x214>)
 8005b00:	685a      	ldr	r2, [r3, #4]
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	43db      	mvns	r3, r3
 8005b06:	4946      	ldr	r1, [pc, #280]	@ (8005c20 <HAL_GPIO_DeInit+0x214>)
 8005b08:	4013      	ands	r3, r2
 8005b0a:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8005b0c:	4b44      	ldr	r3, [pc, #272]	@ (8005c20 <HAL_GPIO_DeInit+0x214>)
 8005b0e:	68da      	ldr	r2, [r3, #12]
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	43db      	mvns	r3, r3
 8005b14:	4942      	ldr	r1, [pc, #264]	@ (8005c20 <HAL_GPIO_DeInit+0x214>)
 8005b16:	4013      	ands	r3, r2
 8005b18:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8005b1a:	4b41      	ldr	r3, [pc, #260]	@ (8005c20 <HAL_GPIO_DeInit+0x214>)
 8005b1c:	689a      	ldr	r2, [r3, #8]
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	43db      	mvns	r3, r3
 8005b22:	493f      	ldr	r1, [pc, #252]	@ (8005c20 <HAL_GPIO_DeInit+0x214>)
 8005b24:	4013      	ands	r3, r2
 8005b26:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8005b28:	697b      	ldr	r3, [r7, #20]
 8005b2a:	f003 0303 	and.w	r3, r3, #3
 8005b2e:	009b      	lsls	r3, r3, #2
 8005b30:	220f      	movs	r2, #15
 8005b32:	fa02 f303 	lsl.w	r3, r2, r3
 8005b36:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8005b38:	4a2e      	ldr	r2, [pc, #184]	@ (8005bf4 <HAL_GPIO_DeInit+0x1e8>)
 8005b3a:	697b      	ldr	r3, [r7, #20]
 8005b3c:	089b      	lsrs	r3, r3, #2
 8005b3e:	3302      	adds	r3, #2
 8005b40:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8005b44:	68bb      	ldr	r3, [r7, #8]
 8005b46:	43da      	mvns	r2, r3
 8005b48:	482a      	ldr	r0, [pc, #168]	@ (8005bf4 <HAL_GPIO_DeInit+0x1e8>)
 8005b4a:	697b      	ldr	r3, [r7, #20]
 8005b4c:	089b      	lsrs	r3, r3, #2
 8005b4e:	400a      	ands	r2, r1
 8005b50:	3302      	adds	r3, #2
 8005b52:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681a      	ldr	r2, [r3, #0]
 8005b5a:	697b      	ldr	r3, [r7, #20]
 8005b5c:	005b      	lsls	r3, r3, #1
 8005b5e:	2103      	movs	r1, #3
 8005b60:	fa01 f303 	lsl.w	r3, r1, r3
 8005b64:	43db      	mvns	r3, r3
 8005b66:	401a      	ands	r2, r3
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005b6c:	697b      	ldr	r3, [r7, #20]
 8005b6e:	08da      	lsrs	r2, r3, #3
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	3208      	adds	r2, #8
 8005b74:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005b78:	697b      	ldr	r3, [r7, #20]
 8005b7a:	f003 0307 	and.w	r3, r3, #7
 8005b7e:	009b      	lsls	r3, r3, #2
 8005b80:	220f      	movs	r2, #15
 8005b82:	fa02 f303 	lsl.w	r3, r2, r3
 8005b86:	43db      	mvns	r3, r3
 8005b88:	697a      	ldr	r2, [r7, #20]
 8005b8a:	08d2      	lsrs	r2, r2, #3
 8005b8c:	4019      	ands	r1, r3
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	3208      	adds	r2, #8
 8005b92:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	68da      	ldr	r2, [r3, #12]
 8005b9a:	697b      	ldr	r3, [r7, #20]
 8005b9c:	005b      	lsls	r3, r3, #1
 8005b9e:	2103      	movs	r1, #3
 8005ba0:	fa01 f303 	lsl.w	r3, r1, r3
 8005ba4:	43db      	mvns	r3, r3
 8005ba6:	401a      	ands	r2, r3
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	685a      	ldr	r2, [r3, #4]
 8005bb0:	2101      	movs	r1, #1
 8005bb2:	697b      	ldr	r3, [r7, #20]
 8005bb4:	fa01 f303 	lsl.w	r3, r1, r3
 8005bb8:	43db      	mvns	r3, r3
 8005bba:	401a      	ands	r2, r3
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	689a      	ldr	r2, [r3, #8]
 8005bc4:	697b      	ldr	r3, [r7, #20]
 8005bc6:	005b      	lsls	r3, r3, #1
 8005bc8:	2103      	movs	r1, #3
 8005bca:	fa01 f303 	lsl.w	r3, r1, r3
 8005bce:	43db      	mvns	r3, r3
 8005bd0:	401a      	ands	r2, r3
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005bd6:	697b      	ldr	r3, [r7, #20]
 8005bd8:	3301      	adds	r3, #1
 8005bda:	617b      	str	r3, [r7, #20]
 8005bdc:	697b      	ldr	r3, [r7, #20]
 8005bde:	2b0f      	cmp	r3, #15
 8005be0:	f67f af22 	bls.w	8005a28 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8005be4:	bf00      	nop
 8005be6:	bf00      	nop
 8005be8:	371c      	adds	r7, #28
 8005bea:	46bd      	mov	sp, r7
 8005bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf0:	4770      	bx	lr
 8005bf2:	bf00      	nop
 8005bf4:	40013800 	.word	0x40013800
 8005bf8:	40020000 	.word	0x40020000
 8005bfc:	40020400 	.word	0x40020400
 8005c00:	40020800 	.word	0x40020800
 8005c04:	40020c00 	.word	0x40020c00
 8005c08:	40021000 	.word	0x40021000
 8005c0c:	40021400 	.word	0x40021400
 8005c10:	40021800 	.word	0x40021800
 8005c14:	40021c00 	.word	0x40021c00
 8005c18:	40022000 	.word	0x40022000
 8005c1c:	40022400 	.word	0x40022400
 8005c20:	40013c00 	.word	0x40013c00

08005c24 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005c24:	b480      	push	{r7}
 8005c26:	b085      	sub	sp, #20
 8005c28:	af00      	add	r7, sp, #0
 8005c2a:	6078      	str	r0, [r7, #4]
 8005c2c:	460b      	mov	r3, r1
 8005c2e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	691a      	ldr	r2, [r3, #16]
 8005c34:	887b      	ldrh	r3, [r7, #2]
 8005c36:	4013      	ands	r3, r2
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d002      	beq.n	8005c42 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005c3c:	2301      	movs	r3, #1
 8005c3e:	73fb      	strb	r3, [r7, #15]
 8005c40:	e001      	b.n	8005c46 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005c42:	2300      	movs	r3, #0
 8005c44:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005c46:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c48:	4618      	mov	r0, r3
 8005c4a:	3714      	adds	r7, #20
 8005c4c:	46bd      	mov	sp, r7
 8005c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c52:	4770      	bx	lr

08005c54 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005c54:	b480      	push	{r7}
 8005c56:	b083      	sub	sp, #12
 8005c58:	af00      	add	r7, sp, #0
 8005c5a:	6078      	str	r0, [r7, #4]
 8005c5c:	460b      	mov	r3, r1
 8005c5e:	807b      	strh	r3, [r7, #2]
 8005c60:	4613      	mov	r3, r2
 8005c62:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005c64:	787b      	ldrb	r3, [r7, #1]
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d003      	beq.n	8005c72 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005c6a:	887a      	ldrh	r2, [r7, #2]
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005c70:	e003      	b.n	8005c7a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005c72:	887b      	ldrh	r3, [r7, #2]
 8005c74:	041a      	lsls	r2, r3, #16
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	619a      	str	r2, [r3, #24]
}
 8005c7a:	bf00      	nop
 8005c7c:	370c      	adds	r7, #12
 8005c7e:	46bd      	mov	sp, r7
 8005c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c84:	4770      	bx	lr

08005c86 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005c86:	b480      	push	{r7}
 8005c88:	b085      	sub	sp, #20
 8005c8a:	af00      	add	r7, sp, #0
 8005c8c:	6078      	str	r0, [r7, #4]
 8005c8e:	460b      	mov	r3, r1
 8005c90:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	695b      	ldr	r3, [r3, #20]
 8005c96:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005c98:	887a      	ldrh	r2, [r7, #2]
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	4013      	ands	r3, r2
 8005c9e:	041a      	lsls	r2, r3, #16
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	43d9      	mvns	r1, r3
 8005ca4:	887b      	ldrh	r3, [r7, #2]
 8005ca6:	400b      	ands	r3, r1
 8005ca8:	431a      	orrs	r2, r3
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	619a      	str	r2, [r3, #24]
}
 8005cae:	bf00      	nop
 8005cb0:	3714      	adds	r7, #20
 8005cb2:	46bd      	mov	sp, r7
 8005cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb8:	4770      	bx	lr
	...

08005cbc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005cbc:	b580      	push	{r7, lr}
 8005cbe:	b084      	sub	sp, #16
 8005cc0:	af00      	add	r7, sp, #0
 8005cc2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d101      	bne.n	8005cce <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005cca:	2301      	movs	r3, #1
 8005ccc:	e12b      	b.n	8005f26 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005cd4:	b2db      	uxtb	r3, r3
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d106      	bne.n	8005ce8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	2200      	movs	r2, #0
 8005cde:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005ce2:	6878      	ldr	r0, [r7, #4]
 8005ce4:	f7fc fa9e 	bl	8002224 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	2224      	movs	r2, #36	@ 0x24
 8005cec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	681a      	ldr	r2, [r3, #0]
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	f022 0201 	bic.w	r2, r2, #1
 8005cfe:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	681a      	ldr	r2, [r3, #0]
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005d0e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	681a      	ldr	r2, [r3, #0]
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005d1e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005d20:	f003 f9a6 	bl	8009070 <HAL_RCC_GetPCLK1Freq>
 8005d24:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	685b      	ldr	r3, [r3, #4]
 8005d2a:	4a81      	ldr	r2, [pc, #516]	@ (8005f30 <HAL_I2C_Init+0x274>)
 8005d2c:	4293      	cmp	r3, r2
 8005d2e:	d807      	bhi.n	8005d40 <HAL_I2C_Init+0x84>
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	4a80      	ldr	r2, [pc, #512]	@ (8005f34 <HAL_I2C_Init+0x278>)
 8005d34:	4293      	cmp	r3, r2
 8005d36:	bf94      	ite	ls
 8005d38:	2301      	movls	r3, #1
 8005d3a:	2300      	movhi	r3, #0
 8005d3c:	b2db      	uxtb	r3, r3
 8005d3e:	e006      	b.n	8005d4e <HAL_I2C_Init+0x92>
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	4a7d      	ldr	r2, [pc, #500]	@ (8005f38 <HAL_I2C_Init+0x27c>)
 8005d44:	4293      	cmp	r3, r2
 8005d46:	bf94      	ite	ls
 8005d48:	2301      	movls	r3, #1
 8005d4a:	2300      	movhi	r3, #0
 8005d4c:	b2db      	uxtb	r3, r3
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d001      	beq.n	8005d56 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005d52:	2301      	movs	r3, #1
 8005d54:	e0e7      	b.n	8005f26 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	4a78      	ldr	r2, [pc, #480]	@ (8005f3c <HAL_I2C_Init+0x280>)
 8005d5a:	fba2 2303 	umull	r2, r3, r2, r3
 8005d5e:	0c9b      	lsrs	r3, r3, #18
 8005d60:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	685b      	ldr	r3, [r3, #4]
 8005d68:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	68ba      	ldr	r2, [r7, #8]
 8005d72:	430a      	orrs	r2, r1
 8005d74:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	6a1b      	ldr	r3, [r3, #32]
 8005d7c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	685b      	ldr	r3, [r3, #4]
 8005d84:	4a6a      	ldr	r2, [pc, #424]	@ (8005f30 <HAL_I2C_Init+0x274>)
 8005d86:	4293      	cmp	r3, r2
 8005d88:	d802      	bhi.n	8005d90 <HAL_I2C_Init+0xd4>
 8005d8a:	68bb      	ldr	r3, [r7, #8]
 8005d8c:	3301      	adds	r3, #1
 8005d8e:	e009      	b.n	8005da4 <HAL_I2C_Init+0xe8>
 8005d90:	68bb      	ldr	r3, [r7, #8]
 8005d92:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8005d96:	fb02 f303 	mul.w	r3, r2, r3
 8005d9a:	4a69      	ldr	r2, [pc, #420]	@ (8005f40 <HAL_I2C_Init+0x284>)
 8005d9c:	fba2 2303 	umull	r2, r3, r2, r3
 8005da0:	099b      	lsrs	r3, r3, #6
 8005da2:	3301      	adds	r3, #1
 8005da4:	687a      	ldr	r2, [r7, #4]
 8005da6:	6812      	ldr	r2, [r2, #0]
 8005da8:	430b      	orrs	r3, r1
 8005daa:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	69db      	ldr	r3, [r3, #28]
 8005db2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8005db6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	685b      	ldr	r3, [r3, #4]
 8005dbe:	495c      	ldr	r1, [pc, #368]	@ (8005f30 <HAL_I2C_Init+0x274>)
 8005dc0:	428b      	cmp	r3, r1
 8005dc2:	d819      	bhi.n	8005df8 <HAL_I2C_Init+0x13c>
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	1e59      	subs	r1, r3, #1
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	685b      	ldr	r3, [r3, #4]
 8005dcc:	005b      	lsls	r3, r3, #1
 8005dce:	fbb1 f3f3 	udiv	r3, r1, r3
 8005dd2:	1c59      	adds	r1, r3, #1
 8005dd4:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8005dd8:	400b      	ands	r3, r1
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d00a      	beq.n	8005df4 <HAL_I2C_Init+0x138>
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	1e59      	subs	r1, r3, #1
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	685b      	ldr	r3, [r3, #4]
 8005de6:	005b      	lsls	r3, r3, #1
 8005de8:	fbb1 f3f3 	udiv	r3, r1, r3
 8005dec:	3301      	adds	r3, #1
 8005dee:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005df2:	e051      	b.n	8005e98 <HAL_I2C_Init+0x1dc>
 8005df4:	2304      	movs	r3, #4
 8005df6:	e04f      	b.n	8005e98 <HAL_I2C_Init+0x1dc>
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	689b      	ldr	r3, [r3, #8]
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d111      	bne.n	8005e24 <HAL_I2C_Init+0x168>
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	1e58      	subs	r0, r3, #1
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	6859      	ldr	r1, [r3, #4]
 8005e08:	460b      	mov	r3, r1
 8005e0a:	005b      	lsls	r3, r3, #1
 8005e0c:	440b      	add	r3, r1
 8005e0e:	fbb0 f3f3 	udiv	r3, r0, r3
 8005e12:	3301      	adds	r3, #1
 8005e14:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	bf0c      	ite	eq
 8005e1c:	2301      	moveq	r3, #1
 8005e1e:	2300      	movne	r3, #0
 8005e20:	b2db      	uxtb	r3, r3
 8005e22:	e012      	b.n	8005e4a <HAL_I2C_Init+0x18e>
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	1e58      	subs	r0, r3, #1
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	6859      	ldr	r1, [r3, #4]
 8005e2c:	460b      	mov	r3, r1
 8005e2e:	009b      	lsls	r3, r3, #2
 8005e30:	440b      	add	r3, r1
 8005e32:	0099      	lsls	r1, r3, #2
 8005e34:	440b      	add	r3, r1
 8005e36:	fbb0 f3f3 	udiv	r3, r0, r3
 8005e3a:	3301      	adds	r3, #1
 8005e3c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	bf0c      	ite	eq
 8005e44:	2301      	moveq	r3, #1
 8005e46:	2300      	movne	r3, #0
 8005e48:	b2db      	uxtb	r3, r3
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d001      	beq.n	8005e52 <HAL_I2C_Init+0x196>
 8005e4e:	2301      	movs	r3, #1
 8005e50:	e022      	b.n	8005e98 <HAL_I2C_Init+0x1dc>
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	689b      	ldr	r3, [r3, #8]
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d10e      	bne.n	8005e78 <HAL_I2C_Init+0x1bc>
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	1e58      	subs	r0, r3, #1
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	6859      	ldr	r1, [r3, #4]
 8005e62:	460b      	mov	r3, r1
 8005e64:	005b      	lsls	r3, r3, #1
 8005e66:	440b      	add	r3, r1
 8005e68:	fbb0 f3f3 	udiv	r3, r0, r3
 8005e6c:	3301      	adds	r3, #1
 8005e6e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005e72:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005e76:	e00f      	b.n	8005e98 <HAL_I2C_Init+0x1dc>
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	1e58      	subs	r0, r3, #1
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	6859      	ldr	r1, [r3, #4]
 8005e80:	460b      	mov	r3, r1
 8005e82:	009b      	lsls	r3, r3, #2
 8005e84:	440b      	add	r3, r1
 8005e86:	0099      	lsls	r1, r3, #2
 8005e88:	440b      	add	r3, r1
 8005e8a:	fbb0 f3f3 	udiv	r3, r0, r3
 8005e8e:	3301      	adds	r3, #1
 8005e90:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005e94:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005e98:	6879      	ldr	r1, [r7, #4]
 8005e9a:	6809      	ldr	r1, [r1, #0]
 8005e9c:	4313      	orrs	r3, r2
 8005e9e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	69da      	ldr	r2, [r3, #28]
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	6a1b      	ldr	r3, [r3, #32]
 8005eb2:	431a      	orrs	r2, r3
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	430a      	orrs	r2, r1
 8005eba:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	689b      	ldr	r3, [r3, #8]
 8005ec2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8005ec6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8005eca:	687a      	ldr	r2, [r7, #4]
 8005ecc:	6911      	ldr	r1, [r2, #16]
 8005ece:	687a      	ldr	r2, [r7, #4]
 8005ed0:	68d2      	ldr	r2, [r2, #12]
 8005ed2:	4311      	orrs	r1, r2
 8005ed4:	687a      	ldr	r2, [r7, #4]
 8005ed6:	6812      	ldr	r2, [r2, #0]
 8005ed8:	430b      	orrs	r3, r1
 8005eda:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	68db      	ldr	r3, [r3, #12]
 8005ee2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	695a      	ldr	r2, [r3, #20]
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	699b      	ldr	r3, [r3, #24]
 8005eee:	431a      	orrs	r2, r3
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	430a      	orrs	r2, r1
 8005ef6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	681a      	ldr	r2, [r3, #0]
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	f042 0201 	orr.w	r2, r2, #1
 8005f06:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	2200      	movs	r2, #0
 8005f0c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	2220      	movs	r2, #32
 8005f12:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	2200      	movs	r2, #0
 8005f1a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	2200      	movs	r2, #0
 8005f20:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8005f24:	2300      	movs	r3, #0
}
 8005f26:	4618      	mov	r0, r3
 8005f28:	3710      	adds	r7, #16
 8005f2a:	46bd      	mov	sp, r7
 8005f2c:	bd80      	pop	{r7, pc}
 8005f2e:	bf00      	nop
 8005f30:	000186a0 	.word	0x000186a0
 8005f34:	001e847f 	.word	0x001e847f
 8005f38:	003d08ff 	.word	0x003d08ff
 8005f3c:	431bde83 	.word	0x431bde83
 8005f40:	10624dd3 	.word	0x10624dd3

08005f44 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005f44:	b580      	push	{r7, lr}
 8005f46:	b088      	sub	sp, #32
 8005f48:	af02      	add	r7, sp, #8
 8005f4a:	60f8      	str	r0, [r7, #12]
 8005f4c:	4608      	mov	r0, r1
 8005f4e:	4611      	mov	r1, r2
 8005f50:	461a      	mov	r2, r3
 8005f52:	4603      	mov	r3, r0
 8005f54:	817b      	strh	r3, [r7, #10]
 8005f56:	460b      	mov	r3, r1
 8005f58:	813b      	strh	r3, [r7, #8]
 8005f5a:	4613      	mov	r3, r2
 8005f5c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005f5e:	f7fe fa3d 	bl	80043dc <HAL_GetTick>
 8005f62:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005f6a:	b2db      	uxtb	r3, r3
 8005f6c:	2b20      	cmp	r3, #32
 8005f6e:	f040 80d9 	bne.w	8006124 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005f72:	697b      	ldr	r3, [r7, #20]
 8005f74:	9300      	str	r3, [sp, #0]
 8005f76:	2319      	movs	r3, #25
 8005f78:	2201      	movs	r2, #1
 8005f7a:	496d      	ldr	r1, [pc, #436]	@ (8006130 <HAL_I2C_Mem_Write+0x1ec>)
 8005f7c:	68f8      	ldr	r0, [r7, #12]
 8005f7e:	f000 fc8b 	bl	8006898 <I2C_WaitOnFlagUntilTimeout>
 8005f82:	4603      	mov	r3, r0
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d001      	beq.n	8005f8c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8005f88:	2302      	movs	r3, #2
 8005f8a:	e0cc      	b.n	8006126 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005f92:	2b01      	cmp	r3, #1
 8005f94:	d101      	bne.n	8005f9a <HAL_I2C_Mem_Write+0x56>
 8005f96:	2302      	movs	r3, #2
 8005f98:	e0c5      	b.n	8006126 <HAL_I2C_Mem_Write+0x1e2>
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	2201      	movs	r2, #1
 8005f9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	f003 0301 	and.w	r3, r3, #1
 8005fac:	2b01      	cmp	r3, #1
 8005fae:	d007      	beq.n	8005fc0 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	681a      	ldr	r2, [r3, #0]
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	f042 0201 	orr.w	r2, r2, #1
 8005fbe:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	681a      	ldr	r2, [r3, #0]
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005fce:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	2221      	movs	r2, #33	@ 0x21
 8005fd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	2240      	movs	r2, #64	@ 0x40
 8005fdc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	2200      	movs	r2, #0
 8005fe4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	6a3a      	ldr	r2, [r7, #32]
 8005fea:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005ff0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ff6:	b29a      	uxth	r2, r3
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	4a4d      	ldr	r2, [pc, #308]	@ (8006134 <HAL_I2C_Mem_Write+0x1f0>)
 8006000:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006002:	88f8      	ldrh	r0, [r7, #6]
 8006004:	893a      	ldrh	r2, [r7, #8]
 8006006:	8979      	ldrh	r1, [r7, #10]
 8006008:	697b      	ldr	r3, [r7, #20]
 800600a:	9301      	str	r3, [sp, #4]
 800600c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800600e:	9300      	str	r3, [sp, #0]
 8006010:	4603      	mov	r3, r0
 8006012:	68f8      	ldr	r0, [r7, #12]
 8006014:	f000 fac2 	bl	800659c <I2C_RequestMemoryWrite>
 8006018:	4603      	mov	r3, r0
 800601a:	2b00      	cmp	r3, #0
 800601c:	d052      	beq.n	80060c4 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800601e:	2301      	movs	r3, #1
 8006020:	e081      	b.n	8006126 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006022:	697a      	ldr	r2, [r7, #20]
 8006024:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006026:	68f8      	ldr	r0, [r7, #12]
 8006028:	f000 fd50 	bl	8006acc <I2C_WaitOnTXEFlagUntilTimeout>
 800602c:	4603      	mov	r3, r0
 800602e:	2b00      	cmp	r3, #0
 8006030:	d00d      	beq.n	800604e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006036:	2b04      	cmp	r3, #4
 8006038:	d107      	bne.n	800604a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	681a      	ldr	r2, [r3, #0]
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006048:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800604a:	2301      	movs	r3, #1
 800604c:	e06b      	b.n	8006126 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006052:	781a      	ldrb	r2, [r3, #0]
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800605e:	1c5a      	adds	r2, r3, #1
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006068:	3b01      	subs	r3, #1
 800606a:	b29a      	uxth	r2, r3
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006074:	b29b      	uxth	r3, r3
 8006076:	3b01      	subs	r3, #1
 8006078:	b29a      	uxth	r2, r3
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	695b      	ldr	r3, [r3, #20]
 8006084:	f003 0304 	and.w	r3, r3, #4
 8006088:	2b04      	cmp	r3, #4
 800608a:	d11b      	bne.n	80060c4 <HAL_I2C_Mem_Write+0x180>
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006090:	2b00      	cmp	r3, #0
 8006092:	d017      	beq.n	80060c4 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006098:	781a      	ldrb	r2, [r3, #0]
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060a4:	1c5a      	adds	r2, r3, #1
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80060ae:	3b01      	subs	r3, #1
 80060b0:	b29a      	uxth	r2, r3
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80060ba:	b29b      	uxth	r3, r3
 80060bc:	3b01      	subs	r3, #1
 80060be:	b29a      	uxth	r2, r3
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d1aa      	bne.n	8006022 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80060cc:	697a      	ldr	r2, [r7, #20]
 80060ce:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80060d0:	68f8      	ldr	r0, [r7, #12]
 80060d2:	f000 fd43 	bl	8006b5c <I2C_WaitOnBTFFlagUntilTimeout>
 80060d6:	4603      	mov	r3, r0
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d00d      	beq.n	80060f8 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060e0:	2b04      	cmp	r3, #4
 80060e2:	d107      	bne.n	80060f4 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	681a      	ldr	r2, [r3, #0]
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80060f2:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80060f4:	2301      	movs	r3, #1
 80060f6:	e016      	b.n	8006126 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	681a      	ldr	r2, [r3, #0]
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006106:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	2220      	movs	r2, #32
 800610c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	2200      	movs	r2, #0
 8006114:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	2200      	movs	r2, #0
 800611c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8006120:	2300      	movs	r3, #0
 8006122:	e000      	b.n	8006126 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8006124:	2302      	movs	r3, #2
  }
}
 8006126:	4618      	mov	r0, r3
 8006128:	3718      	adds	r7, #24
 800612a:	46bd      	mov	sp, r7
 800612c:	bd80      	pop	{r7, pc}
 800612e:	bf00      	nop
 8006130:	00100002 	.word	0x00100002
 8006134:	ffff0000 	.word	0xffff0000

08006138 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006138:	b580      	push	{r7, lr}
 800613a:	b08c      	sub	sp, #48	@ 0x30
 800613c:	af02      	add	r7, sp, #8
 800613e:	60f8      	str	r0, [r7, #12]
 8006140:	4608      	mov	r0, r1
 8006142:	4611      	mov	r1, r2
 8006144:	461a      	mov	r2, r3
 8006146:	4603      	mov	r3, r0
 8006148:	817b      	strh	r3, [r7, #10]
 800614a:	460b      	mov	r3, r1
 800614c:	813b      	strh	r3, [r7, #8]
 800614e:	4613      	mov	r3, r2
 8006150:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006152:	f7fe f943 	bl	80043dc <HAL_GetTick>
 8006156:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800615e:	b2db      	uxtb	r3, r3
 8006160:	2b20      	cmp	r3, #32
 8006162:	f040 8214 	bne.w	800658e <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006166:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006168:	9300      	str	r3, [sp, #0]
 800616a:	2319      	movs	r3, #25
 800616c:	2201      	movs	r2, #1
 800616e:	497b      	ldr	r1, [pc, #492]	@ (800635c <HAL_I2C_Mem_Read+0x224>)
 8006170:	68f8      	ldr	r0, [r7, #12]
 8006172:	f000 fb91 	bl	8006898 <I2C_WaitOnFlagUntilTimeout>
 8006176:	4603      	mov	r3, r0
 8006178:	2b00      	cmp	r3, #0
 800617a:	d001      	beq.n	8006180 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 800617c:	2302      	movs	r3, #2
 800617e:	e207      	b.n	8006590 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006186:	2b01      	cmp	r3, #1
 8006188:	d101      	bne.n	800618e <HAL_I2C_Mem_Read+0x56>
 800618a:	2302      	movs	r3, #2
 800618c:	e200      	b.n	8006590 <HAL_I2C_Mem_Read+0x458>
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	2201      	movs	r2, #1
 8006192:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	f003 0301 	and.w	r3, r3, #1
 80061a0:	2b01      	cmp	r3, #1
 80061a2:	d007      	beq.n	80061b4 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	681a      	ldr	r2, [r3, #0]
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	f042 0201 	orr.w	r2, r2, #1
 80061b2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	681a      	ldr	r2, [r3, #0]
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80061c2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	2222      	movs	r2, #34	@ 0x22
 80061c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	2240      	movs	r2, #64	@ 0x40
 80061d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	2200      	movs	r2, #0
 80061d8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80061de:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80061e4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80061ea:	b29a      	uxth	r2, r3
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	4a5b      	ldr	r2, [pc, #364]	@ (8006360 <HAL_I2C_Mem_Read+0x228>)
 80061f4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80061f6:	88f8      	ldrh	r0, [r7, #6]
 80061f8:	893a      	ldrh	r2, [r7, #8]
 80061fa:	8979      	ldrh	r1, [r7, #10]
 80061fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061fe:	9301      	str	r3, [sp, #4]
 8006200:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006202:	9300      	str	r3, [sp, #0]
 8006204:	4603      	mov	r3, r0
 8006206:	68f8      	ldr	r0, [r7, #12]
 8006208:	f000 fa5e 	bl	80066c8 <I2C_RequestMemoryRead>
 800620c:	4603      	mov	r3, r0
 800620e:	2b00      	cmp	r3, #0
 8006210:	d001      	beq.n	8006216 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8006212:	2301      	movs	r3, #1
 8006214:	e1bc      	b.n	8006590 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800621a:	2b00      	cmp	r3, #0
 800621c:	d113      	bne.n	8006246 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800621e:	2300      	movs	r3, #0
 8006220:	623b      	str	r3, [r7, #32]
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	695b      	ldr	r3, [r3, #20]
 8006228:	623b      	str	r3, [r7, #32]
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	699b      	ldr	r3, [r3, #24]
 8006230:	623b      	str	r3, [r7, #32]
 8006232:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	681a      	ldr	r2, [r3, #0]
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006242:	601a      	str	r2, [r3, #0]
 8006244:	e190      	b.n	8006568 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800624a:	2b01      	cmp	r3, #1
 800624c:	d11b      	bne.n	8006286 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	681a      	ldr	r2, [r3, #0]
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800625c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800625e:	2300      	movs	r3, #0
 8006260:	61fb      	str	r3, [r7, #28]
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	695b      	ldr	r3, [r3, #20]
 8006268:	61fb      	str	r3, [r7, #28]
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	699b      	ldr	r3, [r3, #24]
 8006270:	61fb      	str	r3, [r7, #28]
 8006272:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	681a      	ldr	r2, [r3, #0]
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006282:	601a      	str	r2, [r3, #0]
 8006284:	e170      	b.n	8006568 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800628a:	2b02      	cmp	r3, #2
 800628c:	d11b      	bne.n	80062c6 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	681a      	ldr	r2, [r3, #0]
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800629c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	681a      	ldr	r2, [r3, #0]
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80062ac:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80062ae:	2300      	movs	r3, #0
 80062b0:	61bb      	str	r3, [r7, #24]
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	695b      	ldr	r3, [r3, #20]
 80062b8:	61bb      	str	r3, [r7, #24]
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	699b      	ldr	r3, [r3, #24]
 80062c0:	61bb      	str	r3, [r7, #24]
 80062c2:	69bb      	ldr	r3, [r7, #24]
 80062c4:	e150      	b.n	8006568 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80062c6:	2300      	movs	r3, #0
 80062c8:	617b      	str	r3, [r7, #20]
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	695b      	ldr	r3, [r3, #20]
 80062d0:	617b      	str	r3, [r7, #20]
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	699b      	ldr	r3, [r3, #24]
 80062d8:	617b      	str	r3, [r7, #20]
 80062da:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80062dc:	e144      	b.n	8006568 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80062e2:	2b03      	cmp	r3, #3
 80062e4:	f200 80f1 	bhi.w	80064ca <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80062ec:	2b01      	cmp	r3, #1
 80062ee:	d123      	bne.n	8006338 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80062f0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80062f2:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80062f4:	68f8      	ldr	r0, [r7, #12]
 80062f6:	f000 fc79 	bl	8006bec <I2C_WaitOnRXNEFlagUntilTimeout>
 80062fa:	4603      	mov	r3, r0
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d001      	beq.n	8006304 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8006300:	2301      	movs	r3, #1
 8006302:	e145      	b.n	8006590 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	691a      	ldr	r2, [r3, #16]
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800630e:	b2d2      	uxtb	r2, r2
 8006310:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006316:	1c5a      	adds	r2, r3, #1
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006320:	3b01      	subs	r3, #1
 8006322:	b29a      	uxth	r2, r3
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800632c:	b29b      	uxth	r3, r3
 800632e:	3b01      	subs	r3, #1
 8006330:	b29a      	uxth	r2, r3
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006336:	e117      	b.n	8006568 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800633c:	2b02      	cmp	r3, #2
 800633e:	d14e      	bne.n	80063de <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006340:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006342:	9300      	str	r3, [sp, #0]
 8006344:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006346:	2200      	movs	r2, #0
 8006348:	4906      	ldr	r1, [pc, #24]	@ (8006364 <HAL_I2C_Mem_Read+0x22c>)
 800634a:	68f8      	ldr	r0, [r7, #12]
 800634c:	f000 faa4 	bl	8006898 <I2C_WaitOnFlagUntilTimeout>
 8006350:	4603      	mov	r3, r0
 8006352:	2b00      	cmp	r3, #0
 8006354:	d008      	beq.n	8006368 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8006356:	2301      	movs	r3, #1
 8006358:	e11a      	b.n	8006590 <HAL_I2C_Mem_Read+0x458>
 800635a:	bf00      	nop
 800635c:	00100002 	.word	0x00100002
 8006360:	ffff0000 	.word	0xffff0000
 8006364:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	681a      	ldr	r2, [r3, #0]
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006376:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	691a      	ldr	r2, [r3, #16]
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006382:	b2d2      	uxtb	r2, r2
 8006384:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800638a:	1c5a      	adds	r2, r3, #1
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006394:	3b01      	subs	r3, #1
 8006396:	b29a      	uxth	r2, r3
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80063a0:	b29b      	uxth	r3, r3
 80063a2:	3b01      	subs	r3, #1
 80063a4:	b29a      	uxth	r2, r3
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	691a      	ldr	r2, [r3, #16]
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063b4:	b2d2      	uxtb	r2, r2
 80063b6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063bc:	1c5a      	adds	r2, r3, #1
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80063c6:	3b01      	subs	r3, #1
 80063c8:	b29a      	uxth	r2, r3
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80063d2:	b29b      	uxth	r3, r3
 80063d4:	3b01      	subs	r3, #1
 80063d6:	b29a      	uxth	r2, r3
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80063dc:	e0c4      	b.n	8006568 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80063de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063e0:	9300      	str	r3, [sp, #0]
 80063e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063e4:	2200      	movs	r2, #0
 80063e6:	496c      	ldr	r1, [pc, #432]	@ (8006598 <HAL_I2C_Mem_Read+0x460>)
 80063e8:	68f8      	ldr	r0, [r7, #12]
 80063ea:	f000 fa55 	bl	8006898 <I2C_WaitOnFlagUntilTimeout>
 80063ee:	4603      	mov	r3, r0
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d001      	beq.n	80063f8 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80063f4:	2301      	movs	r3, #1
 80063f6:	e0cb      	b.n	8006590 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	681a      	ldr	r2, [r3, #0]
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006406:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	691a      	ldr	r2, [r3, #16]
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006412:	b2d2      	uxtb	r2, r2
 8006414:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800641a:	1c5a      	adds	r2, r3, #1
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006424:	3b01      	subs	r3, #1
 8006426:	b29a      	uxth	r2, r3
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006430:	b29b      	uxth	r3, r3
 8006432:	3b01      	subs	r3, #1
 8006434:	b29a      	uxth	r2, r3
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800643a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800643c:	9300      	str	r3, [sp, #0]
 800643e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006440:	2200      	movs	r2, #0
 8006442:	4955      	ldr	r1, [pc, #340]	@ (8006598 <HAL_I2C_Mem_Read+0x460>)
 8006444:	68f8      	ldr	r0, [r7, #12]
 8006446:	f000 fa27 	bl	8006898 <I2C_WaitOnFlagUntilTimeout>
 800644a:	4603      	mov	r3, r0
 800644c:	2b00      	cmp	r3, #0
 800644e:	d001      	beq.n	8006454 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8006450:	2301      	movs	r3, #1
 8006452:	e09d      	b.n	8006590 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	681a      	ldr	r2, [r3, #0]
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006462:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	691a      	ldr	r2, [r3, #16]
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800646e:	b2d2      	uxtb	r2, r2
 8006470:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006476:	1c5a      	adds	r2, r3, #1
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006480:	3b01      	subs	r3, #1
 8006482:	b29a      	uxth	r2, r3
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800648c:	b29b      	uxth	r3, r3
 800648e:	3b01      	subs	r3, #1
 8006490:	b29a      	uxth	r2, r3
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	691a      	ldr	r2, [r3, #16]
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064a0:	b2d2      	uxtb	r2, r2
 80064a2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064a8:	1c5a      	adds	r2, r3, #1
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80064b2:	3b01      	subs	r3, #1
 80064b4:	b29a      	uxth	r2, r3
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80064be:	b29b      	uxth	r3, r3
 80064c0:	3b01      	subs	r3, #1
 80064c2:	b29a      	uxth	r2, r3
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80064c8:	e04e      	b.n	8006568 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80064ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80064cc:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80064ce:	68f8      	ldr	r0, [r7, #12]
 80064d0:	f000 fb8c 	bl	8006bec <I2C_WaitOnRXNEFlagUntilTimeout>
 80064d4:	4603      	mov	r3, r0
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d001      	beq.n	80064de <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80064da:	2301      	movs	r3, #1
 80064dc:	e058      	b.n	8006590 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	691a      	ldr	r2, [r3, #16]
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064e8:	b2d2      	uxtb	r2, r2
 80064ea:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064f0:	1c5a      	adds	r2, r3, #1
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80064fa:	3b01      	subs	r3, #1
 80064fc:	b29a      	uxth	r2, r3
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006506:	b29b      	uxth	r3, r3
 8006508:	3b01      	subs	r3, #1
 800650a:	b29a      	uxth	r2, r3
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	695b      	ldr	r3, [r3, #20]
 8006516:	f003 0304 	and.w	r3, r3, #4
 800651a:	2b04      	cmp	r3, #4
 800651c:	d124      	bne.n	8006568 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006522:	2b03      	cmp	r3, #3
 8006524:	d107      	bne.n	8006536 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	681a      	ldr	r2, [r3, #0]
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006534:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	691a      	ldr	r2, [r3, #16]
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006540:	b2d2      	uxtb	r2, r2
 8006542:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006548:	1c5a      	adds	r2, r3, #1
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006552:	3b01      	subs	r3, #1
 8006554:	b29a      	uxth	r2, r3
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800655e:	b29b      	uxth	r3, r3
 8006560:	3b01      	subs	r3, #1
 8006562:	b29a      	uxth	r2, r3
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800656c:	2b00      	cmp	r3, #0
 800656e:	f47f aeb6 	bne.w	80062de <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	2220      	movs	r2, #32
 8006576:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	2200      	movs	r2, #0
 800657e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	2200      	movs	r2, #0
 8006586:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800658a:	2300      	movs	r3, #0
 800658c:	e000      	b.n	8006590 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 800658e:	2302      	movs	r3, #2
  }
}
 8006590:	4618      	mov	r0, r3
 8006592:	3728      	adds	r7, #40	@ 0x28
 8006594:	46bd      	mov	sp, r7
 8006596:	bd80      	pop	{r7, pc}
 8006598:	00010004 	.word	0x00010004

0800659c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800659c:	b580      	push	{r7, lr}
 800659e:	b088      	sub	sp, #32
 80065a0:	af02      	add	r7, sp, #8
 80065a2:	60f8      	str	r0, [r7, #12]
 80065a4:	4608      	mov	r0, r1
 80065a6:	4611      	mov	r1, r2
 80065a8:	461a      	mov	r2, r3
 80065aa:	4603      	mov	r3, r0
 80065ac:	817b      	strh	r3, [r7, #10]
 80065ae:	460b      	mov	r3, r1
 80065b0:	813b      	strh	r3, [r7, #8]
 80065b2:	4613      	mov	r3, r2
 80065b4:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	681a      	ldr	r2, [r3, #0]
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80065c4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80065c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065c8:	9300      	str	r3, [sp, #0]
 80065ca:	6a3b      	ldr	r3, [r7, #32]
 80065cc:	2200      	movs	r2, #0
 80065ce:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80065d2:	68f8      	ldr	r0, [r7, #12]
 80065d4:	f000 f960 	bl	8006898 <I2C_WaitOnFlagUntilTimeout>
 80065d8:	4603      	mov	r3, r0
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d00d      	beq.n	80065fa <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80065e8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80065ec:	d103      	bne.n	80065f6 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80065f4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80065f6:	2303      	movs	r3, #3
 80065f8:	e05f      	b.n	80066ba <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80065fa:	897b      	ldrh	r3, [r7, #10]
 80065fc:	b2db      	uxtb	r3, r3
 80065fe:	461a      	mov	r2, r3
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006608:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800660a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800660c:	6a3a      	ldr	r2, [r7, #32]
 800660e:	492d      	ldr	r1, [pc, #180]	@ (80066c4 <I2C_RequestMemoryWrite+0x128>)
 8006610:	68f8      	ldr	r0, [r7, #12]
 8006612:	f000 f9bb 	bl	800698c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006616:	4603      	mov	r3, r0
 8006618:	2b00      	cmp	r3, #0
 800661a:	d001      	beq.n	8006620 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 800661c:	2301      	movs	r3, #1
 800661e:	e04c      	b.n	80066ba <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006620:	2300      	movs	r3, #0
 8006622:	617b      	str	r3, [r7, #20]
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	695b      	ldr	r3, [r3, #20]
 800662a:	617b      	str	r3, [r7, #20]
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	699b      	ldr	r3, [r3, #24]
 8006632:	617b      	str	r3, [r7, #20]
 8006634:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006636:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006638:	6a39      	ldr	r1, [r7, #32]
 800663a:	68f8      	ldr	r0, [r7, #12]
 800663c:	f000 fa46 	bl	8006acc <I2C_WaitOnTXEFlagUntilTimeout>
 8006640:	4603      	mov	r3, r0
 8006642:	2b00      	cmp	r3, #0
 8006644:	d00d      	beq.n	8006662 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800664a:	2b04      	cmp	r3, #4
 800664c:	d107      	bne.n	800665e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	681a      	ldr	r2, [r3, #0]
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800665c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800665e:	2301      	movs	r3, #1
 8006660:	e02b      	b.n	80066ba <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006662:	88fb      	ldrh	r3, [r7, #6]
 8006664:	2b01      	cmp	r3, #1
 8006666:	d105      	bne.n	8006674 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006668:	893b      	ldrh	r3, [r7, #8]
 800666a:	b2da      	uxtb	r2, r3
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	611a      	str	r2, [r3, #16]
 8006672:	e021      	b.n	80066b8 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006674:	893b      	ldrh	r3, [r7, #8]
 8006676:	0a1b      	lsrs	r3, r3, #8
 8006678:	b29b      	uxth	r3, r3
 800667a:	b2da      	uxtb	r2, r3
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006682:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006684:	6a39      	ldr	r1, [r7, #32]
 8006686:	68f8      	ldr	r0, [r7, #12]
 8006688:	f000 fa20 	bl	8006acc <I2C_WaitOnTXEFlagUntilTimeout>
 800668c:	4603      	mov	r3, r0
 800668e:	2b00      	cmp	r3, #0
 8006690:	d00d      	beq.n	80066ae <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006696:	2b04      	cmp	r3, #4
 8006698:	d107      	bne.n	80066aa <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	681a      	ldr	r2, [r3, #0]
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80066a8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80066aa:	2301      	movs	r3, #1
 80066ac:	e005      	b.n	80066ba <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80066ae:	893b      	ldrh	r3, [r7, #8]
 80066b0:	b2da      	uxtb	r2, r3
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80066b8:	2300      	movs	r3, #0
}
 80066ba:	4618      	mov	r0, r3
 80066bc:	3718      	adds	r7, #24
 80066be:	46bd      	mov	sp, r7
 80066c0:	bd80      	pop	{r7, pc}
 80066c2:	bf00      	nop
 80066c4:	00010002 	.word	0x00010002

080066c8 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80066c8:	b580      	push	{r7, lr}
 80066ca:	b088      	sub	sp, #32
 80066cc:	af02      	add	r7, sp, #8
 80066ce:	60f8      	str	r0, [r7, #12]
 80066d0:	4608      	mov	r0, r1
 80066d2:	4611      	mov	r1, r2
 80066d4:	461a      	mov	r2, r3
 80066d6:	4603      	mov	r3, r0
 80066d8:	817b      	strh	r3, [r7, #10]
 80066da:	460b      	mov	r3, r1
 80066dc:	813b      	strh	r3, [r7, #8]
 80066de:	4613      	mov	r3, r2
 80066e0:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	681a      	ldr	r2, [r3, #0]
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80066f0:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	681a      	ldr	r2, [r3, #0]
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006700:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006702:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006704:	9300      	str	r3, [sp, #0]
 8006706:	6a3b      	ldr	r3, [r7, #32]
 8006708:	2200      	movs	r2, #0
 800670a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800670e:	68f8      	ldr	r0, [r7, #12]
 8006710:	f000 f8c2 	bl	8006898 <I2C_WaitOnFlagUntilTimeout>
 8006714:	4603      	mov	r3, r0
 8006716:	2b00      	cmp	r3, #0
 8006718:	d00d      	beq.n	8006736 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006724:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006728:	d103      	bne.n	8006732 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006730:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006732:	2303      	movs	r3, #3
 8006734:	e0aa      	b.n	800688c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006736:	897b      	ldrh	r3, [r7, #10]
 8006738:	b2db      	uxtb	r3, r3
 800673a:	461a      	mov	r2, r3
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006744:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006746:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006748:	6a3a      	ldr	r2, [r7, #32]
 800674a:	4952      	ldr	r1, [pc, #328]	@ (8006894 <I2C_RequestMemoryRead+0x1cc>)
 800674c:	68f8      	ldr	r0, [r7, #12]
 800674e:	f000 f91d 	bl	800698c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006752:	4603      	mov	r3, r0
 8006754:	2b00      	cmp	r3, #0
 8006756:	d001      	beq.n	800675c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8006758:	2301      	movs	r3, #1
 800675a:	e097      	b.n	800688c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800675c:	2300      	movs	r3, #0
 800675e:	617b      	str	r3, [r7, #20]
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	695b      	ldr	r3, [r3, #20]
 8006766:	617b      	str	r3, [r7, #20]
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	699b      	ldr	r3, [r3, #24]
 800676e:	617b      	str	r3, [r7, #20]
 8006770:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006772:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006774:	6a39      	ldr	r1, [r7, #32]
 8006776:	68f8      	ldr	r0, [r7, #12]
 8006778:	f000 f9a8 	bl	8006acc <I2C_WaitOnTXEFlagUntilTimeout>
 800677c:	4603      	mov	r3, r0
 800677e:	2b00      	cmp	r3, #0
 8006780:	d00d      	beq.n	800679e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006786:	2b04      	cmp	r3, #4
 8006788:	d107      	bne.n	800679a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	681a      	ldr	r2, [r3, #0]
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006798:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800679a:	2301      	movs	r3, #1
 800679c:	e076      	b.n	800688c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800679e:	88fb      	ldrh	r3, [r7, #6]
 80067a0:	2b01      	cmp	r3, #1
 80067a2:	d105      	bne.n	80067b0 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80067a4:	893b      	ldrh	r3, [r7, #8]
 80067a6:	b2da      	uxtb	r2, r3
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	611a      	str	r2, [r3, #16]
 80067ae:	e021      	b.n	80067f4 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80067b0:	893b      	ldrh	r3, [r7, #8]
 80067b2:	0a1b      	lsrs	r3, r3, #8
 80067b4:	b29b      	uxth	r3, r3
 80067b6:	b2da      	uxtb	r2, r3
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80067be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80067c0:	6a39      	ldr	r1, [r7, #32]
 80067c2:	68f8      	ldr	r0, [r7, #12]
 80067c4:	f000 f982 	bl	8006acc <I2C_WaitOnTXEFlagUntilTimeout>
 80067c8:	4603      	mov	r3, r0
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d00d      	beq.n	80067ea <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067d2:	2b04      	cmp	r3, #4
 80067d4:	d107      	bne.n	80067e6 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	681a      	ldr	r2, [r3, #0]
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80067e4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80067e6:	2301      	movs	r3, #1
 80067e8:	e050      	b.n	800688c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80067ea:	893b      	ldrh	r3, [r7, #8]
 80067ec:	b2da      	uxtb	r2, r3
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80067f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80067f6:	6a39      	ldr	r1, [r7, #32]
 80067f8:	68f8      	ldr	r0, [r7, #12]
 80067fa:	f000 f967 	bl	8006acc <I2C_WaitOnTXEFlagUntilTimeout>
 80067fe:	4603      	mov	r3, r0
 8006800:	2b00      	cmp	r3, #0
 8006802:	d00d      	beq.n	8006820 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006808:	2b04      	cmp	r3, #4
 800680a:	d107      	bne.n	800681c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	681a      	ldr	r2, [r3, #0]
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800681a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800681c:	2301      	movs	r3, #1
 800681e:	e035      	b.n	800688c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	681a      	ldr	r2, [r3, #0]
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800682e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006830:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006832:	9300      	str	r3, [sp, #0]
 8006834:	6a3b      	ldr	r3, [r7, #32]
 8006836:	2200      	movs	r2, #0
 8006838:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800683c:	68f8      	ldr	r0, [r7, #12]
 800683e:	f000 f82b 	bl	8006898 <I2C_WaitOnFlagUntilTimeout>
 8006842:	4603      	mov	r3, r0
 8006844:	2b00      	cmp	r3, #0
 8006846:	d00d      	beq.n	8006864 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006852:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006856:	d103      	bne.n	8006860 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800685e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006860:	2303      	movs	r3, #3
 8006862:	e013      	b.n	800688c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006864:	897b      	ldrh	r3, [r7, #10]
 8006866:	b2db      	uxtb	r3, r3
 8006868:	f043 0301 	orr.w	r3, r3, #1
 800686c:	b2da      	uxtb	r2, r3
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006874:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006876:	6a3a      	ldr	r2, [r7, #32]
 8006878:	4906      	ldr	r1, [pc, #24]	@ (8006894 <I2C_RequestMemoryRead+0x1cc>)
 800687a:	68f8      	ldr	r0, [r7, #12]
 800687c:	f000 f886 	bl	800698c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006880:	4603      	mov	r3, r0
 8006882:	2b00      	cmp	r3, #0
 8006884:	d001      	beq.n	800688a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8006886:	2301      	movs	r3, #1
 8006888:	e000      	b.n	800688c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800688a:	2300      	movs	r3, #0
}
 800688c:	4618      	mov	r0, r3
 800688e:	3718      	adds	r7, #24
 8006890:	46bd      	mov	sp, r7
 8006892:	bd80      	pop	{r7, pc}
 8006894:	00010002 	.word	0x00010002

08006898 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006898:	b580      	push	{r7, lr}
 800689a:	b084      	sub	sp, #16
 800689c:	af00      	add	r7, sp, #0
 800689e:	60f8      	str	r0, [r7, #12]
 80068a0:	60b9      	str	r1, [r7, #8]
 80068a2:	603b      	str	r3, [r7, #0]
 80068a4:	4613      	mov	r3, r2
 80068a6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80068a8:	e048      	b.n	800693c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80068aa:	683b      	ldr	r3, [r7, #0]
 80068ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068b0:	d044      	beq.n	800693c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80068b2:	f7fd fd93 	bl	80043dc <HAL_GetTick>
 80068b6:	4602      	mov	r2, r0
 80068b8:	69bb      	ldr	r3, [r7, #24]
 80068ba:	1ad3      	subs	r3, r2, r3
 80068bc:	683a      	ldr	r2, [r7, #0]
 80068be:	429a      	cmp	r2, r3
 80068c0:	d302      	bcc.n	80068c8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80068c2:	683b      	ldr	r3, [r7, #0]
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d139      	bne.n	800693c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80068c8:	68bb      	ldr	r3, [r7, #8]
 80068ca:	0c1b      	lsrs	r3, r3, #16
 80068cc:	b2db      	uxtb	r3, r3
 80068ce:	2b01      	cmp	r3, #1
 80068d0:	d10d      	bne.n	80068ee <I2C_WaitOnFlagUntilTimeout+0x56>
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	695b      	ldr	r3, [r3, #20]
 80068d8:	43da      	mvns	r2, r3
 80068da:	68bb      	ldr	r3, [r7, #8]
 80068dc:	4013      	ands	r3, r2
 80068de:	b29b      	uxth	r3, r3
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	bf0c      	ite	eq
 80068e4:	2301      	moveq	r3, #1
 80068e6:	2300      	movne	r3, #0
 80068e8:	b2db      	uxtb	r3, r3
 80068ea:	461a      	mov	r2, r3
 80068ec:	e00c      	b.n	8006908 <I2C_WaitOnFlagUntilTimeout+0x70>
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	699b      	ldr	r3, [r3, #24]
 80068f4:	43da      	mvns	r2, r3
 80068f6:	68bb      	ldr	r3, [r7, #8]
 80068f8:	4013      	ands	r3, r2
 80068fa:	b29b      	uxth	r3, r3
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	bf0c      	ite	eq
 8006900:	2301      	moveq	r3, #1
 8006902:	2300      	movne	r3, #0
 8006904:	b2db      	uxtb	r3, r3
 8006906:	461a      	mov	r2, r3
 8006908:	79fb      	ldrb	r3, [r7, #7]
 800690a:	429a      	cmp	r2, r3
 800690c:	d116      	bne.n	800693c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	2200      	movs	r2, #0
 8006912:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	2220      	movs	r2, #32
 8006918:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	2200      	movs	r2, #0
 8006920:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006928:	f043 0220 	orr.w	r2, r3, #32
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	2200      	movs	r2, #0
 8006934:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006938:	2301      	movs	r3, #1
 800693a:	e023      	b.n	8006984 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800693c:	68bb      	ldr	r3, [r7, #8]
 800693e:	0c1b      	lsrs	r3, r3, #16
 8006940:	b2db      	uxtb	r3, r3
 8006942:	2b01      	cmp	r3, #1
 8006944:	d10d      	bne.n	8006962 <I2C_WaitOnFlagUntilTimeout+0xca>
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	695b      	ldr	r3, [r3, #20]
 800694c:	43da      	mvns	r2, r3
 800694e:	68bb      	ldr	r3, [r7, #8]
 8006950:	4013      	ands	r3, r2
 8006952:	b29b      	uxth	r3, r3
 8006954:	2b00      	cmp	r3, #0
 8006956:	bf0c      	ite	eq
 8006958:	2301      	moveq	r3, #1
 800695a:	2300      	movne	r3, #0
 800695c:	b2db      	uxtb	r3, r3
 800695e:	461a      	mov	r2, r3
 8006960:	e00c      	b.n	800697c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	699b      	ldr	r3, [r3, #24]
 8006968:	43da      	mvns	r2, r3
 800696a:	68bb      	ldr	r3, [r7, #8]
 800696c:	4013      	ands	r3, r2
 800696e:	b29b      	uxth	r3, r3
 8006970:	2b00      	cmp	r3, #0
 8006972:	bf0c      	ite	eq
 8006974:	2301      	moveq	r3, #1
 8006976:	2300      	movne	r3, #0
 8006978:	b2db      	uxtb	r3, r3
 800697a:	461a      	mov	r2, r3
 800697c:	79fb      	ldrb	r3, [r7, #7]
 800697e:	429a      	cmp	r2, r3
 8006980:	d093      	beq.n	80068aa <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006982:	2300      	movs	r3, #0
}
 8006984:	4618      	mov	r0, r3
 8006986:	3710      	adds	r7, #16
 8006988:	46bd      	mov	sp, r7
 800698a:	bd80      	pop	{r7, pc}

0800698c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800698c:	b580      	push	{r7, lr}
 800698e:	b084      	sub	sp, #16
 8006990:	af00      	add	r7, sp, #0
 8006992:	60f8      	str	r0, [r7, #12]
 8006994:	60b9      	str	r1, [r7, #8]
 8006996:	607a      	str	r2, [r7, #4]
 8006998:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800699a:	e071      	b.n	8006a80 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	695b      	ldr	r3, [r3, #20]
 80069a2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80069a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80069aa:	d123      	bne.n	80069f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	681a      	ldr	r2, [r3, #0]
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80069ba:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80069c4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	2200      	movs	r2, #0
 80069ca:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	2220      	movs	r2, #32
 80069d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	2200      	movs	r2, #0
 80069d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069e0:	f043 0204 	orr.w	r2, r3, #4
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	2200      	movs	r2, #0
 80069ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80069f0:	2301      	movs	r3, #1
 80069f2:	e067      	b.n	8006ac4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069fa:	d041      	beq.n	8006a80 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80069fc:	f7fd fcee 	bl	80043dc <HAL_GetTick>
 8006a00:	4602      	mov	r2, r0
 8006a02:	683b      	ldr	r3, [r7, #0]
 8006a04:	1ad3      	subs	r3, r2, r3
 8006a06:	687a      	ldr	r2, [r7, #4]
 8006a08:	429a      	cmp	r2, r3
 8006a0a:	d302      	bcc.n	8006a12 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d136      	bne.n	8006a80 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8006a12:	68bb      	ldr	r3, [r7, #8]
 8006a14:	0c1b      	lsrs	r3, r3, #16
 8006a16:	b2db      	uxtb	r3, r3
 8006a18:	2b01      	cmp	r3, #1
 8006a1a:	d10c      	bne.n	8006a36 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	695b      	ldr	r3, [r3, #20]
 8006a22:	43da      	mvns	r2, r3
 8006a24:	68bb      	ldr	r3, [r7, #8]
 8006a26:	4013      	ands	r3, r2
 8006a28:	b29b      	uxth	r3, r3
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	bf14      	ite	ne
 8006a2e:	2301      	movne	r3, #1
 8006a30:	2300      	moveq	r3, #0
 8006a32:	b2db      	uxtb	r3, r3
 8006a34:	e00b      	b.n	8006a4e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	699b      	ldr	r3, [r3, #24]
 8006a3c:	43da      	mvns	r2, r3
 8006a3e:	68bb      	ldr	r3, [r7, #8]
 8006a40:	4013      	ands	r3, r2
 8006a42:	b29b      	uxth	r3, r3
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	bf14      	ite	ne
 8006a48:	2301      	movne	r3, #1
 8006a4a:	2300      	moveq	r3, #0
 8006a4c:	b2db      	uxtb	r3, r3
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d016      	beq.n	8006a80 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	2200      	movs	r2, #0
 8006a56:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	2220      	movs	r2, #32
 8006a5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	2200      	movs	r2, #0
 8006a64:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a6c:	f043 0220 	orr.w	r2, r3, #32
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	2200      	movs	r2, #0
 8006a78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006a7c:	2301      	movs	r3, #1
 8006a7e:	e021      	b.n	8006ac4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006a80:	68bb      	ldr	r3, [r7, #8]
 8006a82:	0c1b      	lsrs	r3, r3, #16
 8006a84:	b2db      	uxtb	r3, r3
 8006a86:	2b01      	cmp	r3, #1
 8006a88:	d10c      	bne.n	8006aa4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	695b      	ldr	r3, [r3, #20]
 8006a90:	43da      	mvns	r2, r3
 8006a92:	68bb      	ldr	r3, [r7, #8]
 8006a94:	4013      	ands	r3, r2
 8006a96:	b29b      	uxth	r3, r3
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	bf14      	ite	ne
 8006a9c:	2301      	movne	r3, #1
 8006a9e:	2300      	moveq	r3, #0
 8006aa0:	b2db      	uxtb	r3, r3
 8006aa2:	e00b      	b.n	8006abc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	699b      	ldr	r3, [r3, #24]
 8006aaa:	43da      	mvns	r2, r3
 8006aac:	68bb      	ldr	r3, [r7, #8]
 8006aae:	4013      	ands	r3, r2
 8006ab0:	b29b      	uxth	r3, r3
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	bf14      	ite	ne
 8006ab6:	2301      	movne	r3, #1
 8006ab8:	2300      	moveq	r3, #0
 8006aba:	b2db      	uxtb	r3, r3
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	f47f af6d 	bne.w	800699c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8006ac2:	2300      	movs	r3, #0
}
 8006ac4:	4618      	mov	r0, r3
 8006ac6:	3710      	adds	r7, #16
 8006ac8:	46bd      	mov	sp, r7
 8006aca:	bd80      	pop	{r7, pc}

08006acc <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006acc:	b580      	push	{r7, lr}
 8006ace:	b084      	sub	sp, #16
 8006ad0:	af00      	add	r7, sp, #0
 8006ad2:	60f8      	str	r0, [r7, #12]
 8006ad4:	60b9      	str	r1, [r7, #8]
 8006ad6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006ad8:	e034      	b.n	8006b44 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006ada:	68f8      	ldr	r0, [r7, #12]
 8006adc:	f000 f8e3 	bl	8006ca6 <I2C_IsAcknowledgeFailed>
 8006ae0:	4603      	mov	r3, r0
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d001      	beq.n	8006aea <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006ae6:	2301      	movs	r3, #1
 8006ae8:	e034      	b.n	8006b54 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006aea:	68bb      	ldr	r3, [r7, #8]
 8006aec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006af0:	d028      	beq.n	8006b44 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006af2:	f7fd fc73 	bl	80043dc <HAL_GetTick>
 8006af6:	4602      	mov	r2, r0
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	1ad3      	subs	r3, r2, r3
 8006afc:	68ba      	ldr	r2, [r7, #8]
 8006afe:	429a      	cmp	r2, r3
 8006b00:	d302      	bcc.n	8006b08 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8006b02:	68bb      	ldr	r3, [r7, #8]
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d11d      	bne.n	8006b44 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	695b      	ldr	r3, [r3, #20]
 8006b0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b12:	2b80      	cmp	r3, #128	@ 0x80
 8006b14:	d016      	beq.n	8006b44 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	2200      	movs	r2, #0
 8006b1a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	2220      	movs	r2, #32
 8006b20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	2200      	movs	r2, #0
 8006b28:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b30:	f043 0220 	orr.w	r2, r3, #32
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	2200      	movs	r2, #0
 8006b3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006b40:	2301      	movs	r3, #1
 8006b42:	e007      	b.n	8006b54 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	695b      	ldr	r3, [r3, #20]
 8006b4a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b4e:	2b80      	cmp	r3, #128	@ 0x80
 8006b50:	d1c3      	bne.n	8006ada <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006b52:	2300      	movs	r3, #0
}
 8006b54:	4618      	mov	r0, r3
 8006b56:	3710      	adds	r7, #16
 8006b58:	46bd      	mov	sp, r7
 8006b5a:	bd80      	pop	{r7, pc}

08006b5c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006b5c:	b580      	push	{r7, lr}
 8006b5e:	b084      	sub	sp, #16
 8006b60:	af00      	add	r7, sp, #0
 8006b62:	60f8      	str	r0, [r7, #12]
 8006b64:	60b9      	str	r1, [r7, #8]
 8006b66:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006b68:	e034      	b.n	8006bd4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006b6a:	68f8      	ldr	r0, [r7, #12]
 8006b6c:	f000 f89b 	bl	8006ca6 <I2C_IsAcknowledgeFailed>
 8006b70:	4603      	mov	r3, r0
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d001      	beq.n	8006b7a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006b76:	2301      	movs	r3, #1
 8006b78:	e034      	b.n	8006be4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006b7a:	68bb      	ldr	r3, [r7, #8]
 8006b7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b80:	d028      	beq.n	8006bd4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006b82:	f7fd fc2b 	bl	80043dc <HAL_GetTick>
 8006b86:	4602      	mov	r2, r0
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	1ad3      	subs	r3, r2, r3
 8006b8c:	68ba      	ldr	r2, [r7, #8]
 8006b8e:	429a      	cmp	r2, r3
 8006b90:	d302      	bcc.n	8006b98 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8006b92:	68bb      	ldr	r3, [r7, #8]
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d11d      	bne.n	8006bd4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	695b      	ldr	r3, [r3, #20]
 8006b9e:	f003 0304 	and.w	r3, r3, #4
 8006ba2:	2b04      	cmp	r3, #4
 8006ba4:	d016      	beq.n	8006bd4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	2200      	movs	r2, #0
 8006baa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	2220      	movs	r2, #32
 8006bb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	2200      	movs	r2, #0
 8006bb8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006bc0:	f043 0220 	orr.w	r2, r3, #32
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	2200      	movs	r2, #0
 8006bcc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006bd0:	2301      	movs	r3, #1
 8006bd2:	e007      	b.n	8006be4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	695b      	ldr	r3, [r3, #20]
 8006bda:	f003 0304 	and.w	r3, r3, #4
 8006bde:	2b04      	cmp	r3, #4
 8006be0:	d1c3      	bne.n	8006b6a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006be2:	2300      	movs	r3, #0
}
 8006be4:	4618      	mov	r0, r3
 8006be6:	3710      	adds	r7, #16
 8006be8:	46bd      	mov	sp, r7
 8006bea:	bd80      	pop	{r7, pc}

08006bec <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006bec:	b580      	push	{r7, lr}
 8006bee:	b084      	sub	sp, #16
 8006bf0:	af00      	add	r7, sp, #0
 8006bf2:	60f8      	str	r0, [r7, #12]
 8006bf4:	60b9      	str	r1, [r7, #8]
 8006bf6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006bf8:	e049      	b.n	8006c8e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	695b      	ldr	r3, [r3, #20]
 8006c00:	f003 0310 	and.w	r3, r3, #16
 8006c04:	2b10      	cmp	r3, #16
 8006c06:	d119      	bne.n	8006c3c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	f06f 0210 	mvn.w	r2, #16
 8006c10:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	2200      	movs	r2, #0
 8006c16:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	2220      	movs	r2, #32
 8006c1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	2200      	movs	r2, #0
 8006c24:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	2200      	movs	r2, #0
 8006c34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8006c38:	2301      	movs	r3, #1
 8006c3a:	e030      	b.n	8006c9e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006c3c:	f7fd fbce 	bl	80043dc <HAL_GetTick>
 8006c40:	4602      	mov	r2, r0
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	1ad3      	subs	r3, r2, r3
 8006c46:	68ba      	ldr	r2, [r7, #8]
 8006c48:	429a      	cmp	r2, r3
 8006c4a:	d302      	bcc.n	8006c52 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8006c4c:	68bb      	ldr	r3, [r7, #8]
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d11d      	bne.n	8006c8e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	695b      	ldr	r3, [r3, #20]
 8006c58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c5c:	2b40      	cmp	r3, #64	@ 0x40
 8006c5e:	d016      	beq.n	8006c8e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	2200      	movs	r2, #0
 8006c64:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	2220      	movs	r2, #32
 8006c6a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	2200      	movs	r2, #0
 8006c72:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c7a:	f043 0220 	orr.w	r2, r3, #32
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	2200      	movs	r2, #0
 8006c86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8006c8a:	2301      	movs	r3, #1
 8006c8c:	e007      	b.n	8006c9e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	695b      	ldr	r3, [r3, #20]
 8006c94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c98:	2b40      	cmp	r3, #64	@ 0x40
 8006c9a:	d1ae      	bne.n	8006bfa <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006c9c:	2300      	movs	r3, #0
}
 8006c9e:	4618      	mov	r0, r3
 8006ca0:	3710      	adds	r7, #16
 8006ca2:	46bd      	mov	sp, r7
 8006ca4:	bd80      	pop	{r7, pc}

08006ca6 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006ca6:	b480      	push	{r7}
 8006ca8:	b083      	sub	sp, #12
 8006caa:	af00      	add	r7, sp, #0
 8006cac:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	695b      	ldr	r3, [r3, #20]
 8006cb4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006cb8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006cbc:	d11b      	bne.n	8006cf6 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006cc6:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	2200      	movs	r2, #0
 8006ccc:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	2220      	movs	r2, #32
 8006cd2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	2200      	movs	r2, #0
 8006cda:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ce2:	f043 0204 	orr.w	r2, r3, #4
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	2200      	movs	r2, #0
 8006cee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8006cf2:	2301      	movs	r3, #1
 8006cf4:	e000      	b.n	8006cf8 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006cf6:	2300      	movs	r3, #0
}
 8006cf8:	4618      	mov	r0, r3
 8006cfa:	370c      	adds	r7, #12
 8006cfc:	46bd      	mov	sp, r7
 8006cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d02:	4770      	bx	lr

08006d04 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006d04:	b480      	push	{r7}
 8006d06:	b083      	sub	sp, #12
 8006d08:	af00      	add	r7, sp, #0
 8006d0a:	6078      	str	r0, [r7, #4]
 8006d0c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006d14:	b2db      	uxtb	r3, r3
 8006d16:	2b20      	cmp	r3, #32
 8006d18:	d129      	bne.n	8006d6e <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	2224      	movs	r2, #36	@ 0x24
 8006d1e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	681a      	ldr	r2, [r3, #0]
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	f022 0201 	bic.w	r2, r2, #1
 8006d30:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	f022 0210 	bic.w	r2, r2, #16
 8006d40:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	683a      	ldr	r2, [r7, #0]
 8006d4e:	430a      	orrs	r2, r1
 8006d50:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	681a      	ldr	r2, [r3, #0]
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	f042 0201 	orr.w	r2, r2, #1
 8006d60:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	2220      	movs	r2, #32
 8006d66:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8006d6a:	2300      	movs	r3, #0
 8006d6c:	e000      	b.n	8006d70 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8006d6e:	2302      	movs	r3, #2
  }
}
 8006d70:	4618      	mov	r0, r3
 8006d72:	370c      	adds	r7, #12
 8006d74:	46bd      	mov	sp, r7
 8006d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d7a:	4770      	bx	lr

08006d7c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006d7c:	b480      	push	{r7}
 8006d7e:	b085      	sub	sp, #20
 8006d80:	af00      	add	r7, sp, #0
 8006d82:	6078      	str	r0, [r7, #4]
 8006d84:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8006d86:	2300      	movs	r3, #0
 8006d88:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006d90:	b2db      	uxtb	r3, r3
 8006d92:	2b20      	cmp	r3, #32
 8006d94:	d12a      	bne.n	8006dec <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	2224      	movs	r2, #36	@ 0x24
 8006d9a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	681a      	ldr	r2, [r3, #0]
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	f022 0201 	bic.w	r2, r2, #1
 8006dac:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006db4:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8006db6:	89fb      	ldrh	r3, [r7, #14]
 8006db8:	f023 030f 	bic.w	r3, r3, #15
 8006dbc:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8006dbe:	683b      	ldr	r3, [r7, #0]
 8006dc0:	b29a      	uxth	r2, r3
 8006dc2:	89fb      	ldrh	r3, [r7, #14]
 8006dc4:	4313      	orrs	r3, r2
 8006dc6:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	89fa      	ldrh	r2, [r7, #14]
 8006dce:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	681a      	ldr	r2, [r3, #0]
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	f042 0201 	orr.w	r2, r2, #1
 8006dde:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	2220      	movs	r2, #32
 8006de4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8006de8:	2300      	movs	r3, #0
 8006dea:	e000      	b.n	8006dee <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8006dec:	2302      	movs	r3, #2
  }
}
 8006dee:	4618      	mov	r0, r3
 8006df0:	3714      	adds	r7, #20
 8006df2:	46bd      	mov	sp, r7
 8006df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df8:	4770      	bx	lr

08006dfa <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8006dfa:	b580      	push	{r7, lr}
 8006dfc:	b084      	sub	sp, #16
 8006dfe:	af00      	add	r7, sp, #0
 8006e00:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d101      	bne.n	8006e0c <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8006e08:	2301      	movs	r3, #1
 8006e0a:	e08f      	b.n	8006f2c <HAL_LTDC_Init+0x132>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 8006e12:	b2db      	uxtb	r3, r3
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d106      	bne.n	8006e26 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	2200      	movs	r2, #0
 8006e1c:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8006e20:	6878      	ldr	r0, [r7, #4]
 8006e22:	f7fb fa69 	bl	80022f8 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	2202      	movs	r2, #2
 8006e2a:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	699a      	ldr	r2, [r3, #24]
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 8006e3c:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	6999      	ldr	r1, [r3, #24]
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	685a      	ldr	r2, [r3, #4]
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	689b      	ldr	r3, [r3, #8]
 8006e4c:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8006e52:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	691b      	ldr	r3, [r3, #16]
 8006e58:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	430a      	orrs	r2, r1
 8006e60:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	695b      	ldr	r3, [r3, #20]
 8006e66:	041b      	lsls	r3, r3, #16
 8006e68:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->SSCR, (tmp | hltdc->Init.VerticalSync));
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	6999      	ldr	r1, [r3, #24]
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	68fa      	ldr	r2, [r7, #12]
 8006e74:	430a      	orrs	r2, r1
 8006e76:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	69db      	ldr	r3, [r3, #28]
 8006e7c:	041b      	lsls	r3, r3, #16
 8006e7e:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->BPCR, (tmp | hltdc->Init.AccumulatedVBP));
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	6a19      	ldr	r1, [r3, #32]
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	68fa      	ldr	r2, [r7, #12]
 8006e8a:	430a      	orrs	r2, r1
 8006e8c:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e92:	041b      	lsls	r3, r3, #16
 8006e94:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->AWCR, (tmp | hltdc->Init.AccumulatedActiveH));
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	68fa      	ldr	r2, [r7, #12]
 8006ea0:	430a      	orrs	r2, r1
 8006ea2:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  tmp = (hltdc->Init.TotalWidth << 16U);
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ea8:	041b      	lsls	r3, r3, #16
 8006eaa:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->TWCR, (tmp | hltdc->Init.TotalHeigh));
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	68fa      	ldr	r2, [r7, #12]
 8006eb6:	430a      	orrs	r2, r1
 8006eb8:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006ec0:	021b      	lsls	r3, r3, #8
 8006ec2:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8006eca:	041b      	lsls	r3, r3, #16
 8006ecc:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 8006edc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8006ee4:	68ba      	ldr	r2, [r7, #8]
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	4313      	orrs	r3, r2
 8006eea:	687a      	ldr	r2, [r7, #4]
 8006eec:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 8006ef0:	431a      	orrs	r2, r3
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	430a      	orrs	r2, r1
 8006ef8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	f042 0206 	orr.w	r2, r2, #6
 8006f08:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	699a      	ldr	r2, [r3, #24]
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	f042 0201 	orr.w	r2, r2, #1
 8006f18:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	2200      	movs	r2, #0
 8006f1e:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	2201      	movs	r2, #1
 8006f26:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
 8006f2a:	2300      	movs	r3, #0
}
 8006f2c:	4618      	mov	r0, r3
 8006f2e:	3710      	adds	r7, #16
 8006f30:	46bd      	mov	sp, r7
 8006f32:	bd80      	pop	{r7, pc}

08006f34 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8006f34:	b5b0      	push	{r4, r5, r7, lr}
 8006f36:	b084      	sub	sp, #16
 8006f38:	af00      	add	r7, sp, #0
 8006f3a:	60f8      	str	r0, [r7, #12]
 8006f3c:	60b9      	str	r1, [r7, #8]
 8006f3e:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 8006f46:	2b01      	cmp	r3, #1
 8006f48:	d101      	bne.n	8006f4e <HAL_LTDC_ConfigLayer+0x1a>
 8006f4a:	2302      	movs	r3, #2
 8006f4c:	e02c      	b.n	8006fa8 <HAL_LTDC_ConfigLayer+0x74>
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	2201      	movs	r2, #1
 8006f52:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	2202      	movs	r2, #2
 8006f5a:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8006f5e:	68fa      	ldr	r2, [r7, #12]
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	2134      	movs	r1, #52	@ 0x34
 8006f64:	fb01 f303 	mul.w	r3, r1, r3
 8006f68:	4413      	add	r3, r2
 8006f6a:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8006f6e:	68bb      	ldr	r3, [r7, #8]
 8006f70:	4614      	mov	r4, r2
 8006f72:	461d      	mov	r5, r3
 8006f74:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006f76:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006f78:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006f7a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006f7c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006f7e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006f80:	682b      	ldr	r3, [r5, #0]
 8006f82:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8006f84:	687a      	ldr	r2, [r7, #4]
 8006f86:	68b9      	ldr	r1, [r7, #8]
 8006f88:	68f8      	ldr	r0, [r7, #12]
 8006f8a:	f000 f83b 	bl	8007004 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	2201      	movs	r2, #1
 8006f94:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	2201      	movs	r2, #1
 8006f9a:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	2200      	movs	r2, #0
 8006fa2:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 8006fa6:	2300      	movs	r3, #0
}
 8006fa8:	4618      	mov	r0, r3
 8006faa:	3710      	adds	r7, #16
 8006fac:	46bd      	mov	sp, r7
 8006fae:	bdb0      	pop	{r4, r5, r7, pc}

08006fb0 <HAL_LTDC_EnableDither>:
  *                the configuration information for the LTDC.
  * @retval  HAL status
  */

HAL_StatusTypeDef HAL_LTDC_EnableDither(LTDC_HandleTypeDef *hltdc)
{
 8006fb0:	b480      	push	{r7}
 8006fb2:	b083      	sub	sp, #12
 8006fb4:	af00      	add	r7, sp, #0
 8006fb6:	6078      	str	r0, [r7, #4]
  /* Process locked */
  __HAL_LOCK(hltdc);
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 8006fbe:	2b01      	cmp	r3, #1
 8006fc0:	d101      	bne.n	8006fc6 <HAL_LTDC_EnableDither+0x16>
 8006fc2:	2302      	movs	r3, #2
 8006fc4:	e016      	b.n	8006ff4 <HAL_LTDC_EnableDither+0x44>
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	2201      	movs	r2, #1
 8006fca:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	2202      	movs	r2, #2
 8006fd2:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Enable Dither by setting DTEN bit */
  LTDC->GCR |= (uint32_t)LTDC_GCR_DEN;
 8006fd6:	4b0a      	ldr	r3, [pc, #40]	@ (8007000 <HAL_LTDC_EnableDither+0x50>)
 8006fd8:	699b      	ldr	r3, [r3, #24]
 8006fda:	4a09      	ldr	r2, [pc, #36]	@ (8007000 <HAL_LTDC_EnableDither+0x50>)
 8006fdc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006fe0:	6193      	str	r3, [r2, #24]

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	2201      	movs	r2, #1
 8006fe6:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	2200      	movs	r2, #0
 8006fee:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 8006ff2:	2300      	movs	r3, #0
}
 8006ff4:	4618      	mov	r0, r3
 8006ff6:	370c      	adds	r7, #12
 8006ff8:	46bd      	mov	sp, r7
 8006ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ffe:	4770      	bx	lr
 8007000:	40016800 	.word	0x40016800

08007004 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8007004:	b480      	push	{r7}
 8007006:	b089      	sub	sp, #36	@ 0x24
 8007008:	af00      	add	r7, sp, #0
 800700a:	60f8      	str	r0, [r7, #12]
 800700c:	60b9      	str	r1, [r7, #8]
 800700e:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8007010:	68bb      	ldr	r3, [r7, #8]
 8007012:	685a      	ldr	r2, [r3, #4]
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	68db      	ldr	r3, [r3, #12]
 800701a:	0c1b      	lsrs	r3, r3, #16
 800701c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007020:	4413      	add	r3, r2
 8007022:	041b      	lsls	r3, r3, #16
 8007024:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	461a      	mov	r2, r3
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	01db      	lsls	r3, r3, #7
 8007030:	4413      	add	r3, r2
 8007032:	3384      	adds	r3, #132	@ 0x84
 8007034:	685b      	ldr	r3, [r3, #4]
 8007036:	68fa      	ldr	r2, [r7, #12]
 8007038:	6812      	ldr	r2, [r2, #0]
 800703a:	4611      	mov	r1, r2
 800703c:	687a      	ldr	r2, [r7, #4]
 800703e:	01d2      	lsls	r2, r2, #7
 8007040:	440a      	add	r2, r1
 8007042:	3284      	adds	r2, #132	@ 0x84
 8007044:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8007048:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800704a:	68bb      	ldr	r3, [r7, #8]
 800704c:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	68db      	ldr	r3, [r3, #12]
 8007054:	0c1b      	lsrs	r3, r3, #16
 8007056:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800705a:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800705c:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	4619      	mov	r1, r3
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	01db      	lsls	r3, r3, #7
 8007068:	440b      	add	r3, r1
 800706a:	3384      	adds	r3, #132	@ 0x84
 800706c:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800706e:	69fb      	ldr	r3, [r7, #28]
 8007070:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8007072:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8007074:	68bb      	ldr	r3, [r7, #8]
 8007076:	68da      	ldr	r2, [r3, #12]
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	68db      	ldr	r3, [r3, #12]
 800707e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007082:	4413      	add	r3, r2
 8007084:	041b      	lsls	r3, r3, #16
 8007086:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	461a      	mov	r2, r3
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	01db      	lsls	r3, r3, #7
 8007092:	4413      	add	r3, r2
 8007094:	3384      	adds	r3, #132	@ 0x84
 8007096:	689b      	ldr	r3, [r3, #8]
 8007098:	68fa      	ldr	r2, [r7, #12]
 800709a:	6812      	ldr	r2, [r2, #0]
 800709c:	4611      	mov	r1, r2
 800709e:	687a      	ldr	r2, [r7, #4]
 80070a0:	01d2      	lsls	r2, r2, #7
 80070a2:	440a      	add	r2, r1
 80070a4:	3284      	adds	r2, #132	@ 0x84
 80070a6:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 80070aa:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 80070ac:	68bb      	ldr	r3, [r7, #8]
 80070ae:	689a      	ldr	r2, [r3, #8]
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	68db      	ldr	r3, [r3, #12]
 80070b6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80070ba:	4413      	add	r3, r2
 80070bc:	1c5a      	adds	r2, r3, #1
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	4619      	mov	r1, r3
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	01db      	lsls	r3, r3, #7
 80070c8:	440b      	add	r3, r1
 80070ca:	3384      	adds	r3, #132	@ 0x84
 80070cc:	4619      	mov	r1, r3
 80070ce:	69fb      	ldr	r3, [r7, #28]
 80070d0:	4313      	orrs	r3, r2
 80070d2:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	461a      	mov	r2, r3
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	01db      	lsls	r3, r3, #7
 80070de:	4413      	add	r3, r2
 80070e0:	3384      	adds	r3, #132	@ 0x84
 80070e2:	691b      	ldr	r3, [r3, #16]
 80070e4:	68fa      	ldr	r2, [r7, #12]
 80070e6:	6812      	ldr	r2, [r2, #0]
 80070e8:	4611      	mov	r1, r2
 80070ea:	687a      	ldr	r2, [r7, #4]
 80070ec:	01d2      	lsls	r2, r2, #7
 80070ee:	440a      	add	r2, r1
 80070f0:	3284      	adds	r2, #132	@ 0x84
 80070f2:	f023 0307 	bic.w	r3, r3, #7
 80070f6:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	461a      	mov	r2, r3
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	01db      	lsls	r3, r3, #7
 8007102:	4413      	add	r3, r2
 8007104:	3384      	adds	r3, #132	@ 0x84
 8007106:	461a      	mov	r2, r3
 8007108:	68bb      	ldr	r3, [r7, #8]
 800710a:	691b      	ldr	r3, [r3, #16]
 800710c:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 800710e:	68bb      	ldr	r3, [r7, #8]
 8007110:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8007114:	021b      	lsls	r3, r3, #8
 8007116:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8007118:	68bb      	ldr	r3, [r7, #8]
 800711a:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 800711e:	041b      	lsls	r3, r3, #16
 8007120:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 8007122:	68bb      	ldr	r3, [r7, #8]
 8007124:	699b      	ldr	r3, [r3, #24]
 8007126:	061b      	lsls	r3, r3, #24
 8007128:	617b      	str	r3, [r7, #20]
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->DCCR, (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2));
 800712a:	68bb      	ldr	r3, [r7, #8]
 800712c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8007130:	461a      	mov	r2, r3
 8007132:	69fb      	ldr	r3, [r7, #28]
 8007134:	431a      	orrs	r2, r3
 8007136:	69bb      	ldr	r3, [r7, #24]
 8007138:	431a      	orrs	r2, r3
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	4619      	mov	r1, r3
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	01db      	lsls	r3, r3, #7
 8007144:	440b      	add	r3, r1
 8007146:	3384      	adds	r3, #132	@ 0x84
 8007148:	4619      	mov	r1, r3
 800714a:	697b      	ldr	r3, [r7, #20]
 800714c:	4313      	orrs	r3, r2
 800714e:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	461a      	mov	r2, r3
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	01db      	lsls	r3, r3, #7
 800715a:	4413      	add	r3, r2
 800715c:	3384      	adds	r3, #132	@ 0x84
 800715e:	695b      	ldr	r3, [r3, #20]
 8007160:	68fa      	ldr	r2, [r7, #12]
 8007162:	6812      	ldr	r2, [r2, #0]
 8007164:	4611      	mov	r1, r2
 8007166:	687a      	ldr	r2, [r7, #4]
 8007168:	01d2      	lsls	r2, r2, #7
 800716a:	440a      	add	r2, r1
 800716c:	3284      	adds	r2, #132	@ 0x84
 800716e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8007172:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	461a      	mov	r2, r3
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	01db      	lsls	r3, r3, #7
 800717e:	4413      	add	r3, r2
 8007180:	3384      	adds	r3, #132	@ 0x84
 8007182:	461a      	mov	r2, r3
 8007184:	68bb      	ldr	r3, [r7, #8]
 8007186:	695b      	ldr	r3, [r3, #20]
 8007188:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	461a      	mov	r2, r3
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	01db      	lsls	r3, r3, #7
 8007194:	4413      	add	r3, r2
 8007196:	3384      	adds	r3, #132	@ 0x84
 8007198:	69db      	ldr	r3, [r3, #28]
 800719a:	68fa      	ldr	r2, [r7, #12]
 800719c:	6812      	ldr	r2, [r2, #0]
 800719e:	4611      	mov	r1, r2
 80071a0:	687a      	ldr	r2, [r7, #4]
 80071a2:	01d2      	lsls	r2, r2, #7
 80071a4:	440a      	add	r2, r1
 80071a6:	3284      	adds	r2, #132	@ 0x84
 80071a8:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80071ac:	f023 0307 	bic.w	r3, r3, #7
 80071b0:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 80071b2:	68bb      	ldr	r3, [r7, #8]
 80071b4:	69da      	ldr	r2, [r3, #28]
 80071b6:	68bb      	ldr	r3, [r7, #8]
 80071b8:	6a1b      	ldr	r3, [r3, #32]
 80071ba:	68f9      	ldr	r1, [r7, #12]
 80071bc:	6809      	ldr	r1, [r1, #0]
 80071be:	4608      	mov	r0, r1
 80071c0:	6879      	ldr	r1, [r7, #4]
 80071c2:	01c9      	lsls	r1, r1, #7
 80071c4:	4401      	add	r1, r0
 80071c6:	3184      	adds	r1, #132	@ 0x84
 80071c8:	4313      	orrs	r3, r2
 80071ca:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->CFBAR, pLayerCfg->FBStartAdress);
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	461a      	mov	r2, r3
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	01db      	lsls	r3, r3, #7
 80071d6:	4413      	add	r3, r2
 80071d8:	3384      	adds	r3, #132	@ 0x84
 80071da:	461a      	mov	r2, r3
 80071dc:	68bb      	ldr	r3, [r7, #8]
 80071de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071e0:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 80071e2:	68bb      	ldr	r3, [r7, #8]
 80071e4:	691b      	ldr	r3, [r3, #16]
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d102      	bne.n	80071f0 <LTDC_SetConfig+0x1ec>
  {
    tmp = 4U;
 80071ea:	2304      	movs	r3, #4
 80071ec:	61fb      	str	r3, [r7, #28]
 80071ee:	e01b      	b.n	8007228 <LTDC_SetConfig+0x224>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 80071f0:	68bb      	ldr	r3, [r7, #8]
 80071f2:	691b      	ldr	r3, [r3, #16]
 80071f4:	2b01      	cmp	r3, #1
 80071f6:	d102      	bne.n	80071fe <LTDC_SetConfig+0x1fa>
  {
    tmp = 3U;
 80071f8:	2303      	movs	r3, #3
 80071fa:	61fb      	str	r3, [r7, #28]
 80071fc:	e014      	b.n	8007228 <LTDC_SetConfig+0x224>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 80071fe:	68bb      	ldr	r3, [r7, #8]
 8007200:	691b      	ldr	r3, [r3, #16]
 8007202:	2b04      	cmp	r3, #4
 8007204:	d00b      	beq.n	800721e <LTDC_SetConfig+0x21a>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8007206:	68bb      	ldr	r3, [r7, #8]
 8007208:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800720a:	2b02      	cmp	r3, #2
 800720c:	d007      	beq.n	800721e <LTDC_SetConfig+0x21a>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800720e:	68bb      	ldr	r3, [r7, #8]
 8007210:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8007212:	2b03      	cmp	r3, #3
 8007214:	d003      	beq.n	800721e <LTDC_SetConfig+0x21a>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8007216:	68bb      	ldr	r3, [r7, #8]
 8007218:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800721a:	2b07      	cmp	r3, #7
 800721c:	d102      	bne.n	8007224 <LTDC_SetConfig+0x220>
  {
    tmp = 2U;
 800721e:	2302      	movs	r3, #2
 8007220:	61fb      	str	r3, [r7, #28]
 8007222:	e001      	b.n	8007228 <LTDC_SetConfig+0x224>
  }
  else
  {
    tmp = 1U;
 8007224:	2301      	movs	r3, #1
 8007226:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	461a      	mov	r2, r3
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	01db      	lsls	r3, r3, #7
 8007232:	4413      	add	r3, r2
 8007234:	3384      	adds	r3, #132	@ 0x84
 8007236:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007238:	68fa      	ldr	r2, [r7, #12]
 800723a:	6812      	ldr	r2, [r2, #0]
 800723c:	4611      	mov	r1, r2
 800723e:	687a      	ldr	r2, [r7, #4]
 8007240:	01d2      	lsls	r2, r2, #7
 8007242:	440a      	add	r2, r1
 8007244:	3284      	adds	r2, #132	@ 0x84
 8007246:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
 800724a:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 800724c:	68bb      	ldr	r3, [r7, #8]
 800724e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007250:	69fa      	ldr	r2, [r7, #28]
 8007252:	fb02 f303 	mul.w	r3, r2, r3
 8007256:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8007258:	68bb      	ldr	r3, [r7, #8]
 800725a:	6859      	ldr	r1, [r3, #4]
 800725c:	68bb      	ldr	r3, [r7, #8]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	1acb      	subs	r3, r1, r3
 8007262:	69f9      	ldr	r1, [r7, #28]
 8007264:	fb01 f303 	mul.w	r3, r1, r3
 8007268:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 800726a:	68f9      	ldr	r1, [r7, #12]
 800726c:	6809      	ldr	r1, [r1, #0]
 800726e:	4608      	mov	r0, r1
 8007270:	6879      	ldr	r1, [r7, #4]
 8007272:	01c9      	lsls	r1, r1, #7
 8007274:	4401      	add	r1, r0
 8007276:	3184      	adds	r1, #132	@ 0x84
 8007278:	4313      	orrs	r3, r2
 800727a:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	461a      	mov	r2, r3
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	01db      	lsls	r3, r3, #7
 8007286:	4413      	add	r3, r2
 8007288:	3384      	adds	r3, #132	@ 0x84
 800728a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800728c:	68fa      	ldr	r2, [r7, #12]
 800728e:	6812      	ldr	r2, [r2, #0]
 8007290:	4611      	mov	r1, r2
 8007292:	687a      	ldr	r2, [r7, #4]
 8007294:	01d2      	lsls	r2, r2, #7
 8007296:	440a      	add	r2, r1
 8007298:	3284      	adds	r2, #132	@ 0x84
 800729a:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800729e:	f023 0307 	bic.w	r3, r3, #7
 80072a2:	6313      	str	r3, [r2, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	461a      	mov	r2, r3
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	01db      	lsls	r3, r3, #7
 80072ae:	4413      	add	r3, r2
 80072b0:	3384      	adds	r3, #132	@ 0x84
 80072b2:	461a      	mov	r2, r3
 80072b4:	68bb      	ldr	r3, [r7, #8]
 80072b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072b8:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	461a      	mov	r2, r3
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	01db      	lsls	r3, r3, #7
 80072c4:	4413      	add	r3, r2
 80072c6:	3384      	adds	r3, #132	@ 0x84
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	68fa      	ldr	r2, [r7, #12]
 80072cc:	6812      	ldr	r2, [r2, #0]
 80072ce:	4611      	mov	r1, r2
 80072d0:	687a      	ldr	r2, [r7, #4]
 80072d2:	01d2      	lsls	r2, r2, #7
 80072d4:	440a      	add	r2, r1
 80072d6:	3284      	adds	r2, #132	@ 0x84
 80072d8:	f043 0301 	orr.w	r3, r3, #1
 80072dc:	6013      	str	r3, [r2, #0]
}
 80072de:	bf00      	nop
 80072e0:	3724      	adds	r7, #36	@ 0x24
 80072e2:	46bd      	mov	sp, r7
 80072e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072e8:	4770      	bx	lr

080072ea <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80072ea:	b580      	push	{r7, lr}
 80072ec:	b086      	sub	sp, #24
 80072ee:	af02      	add	r7, sp, #8
 80072f0:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	d101      	bne.n	80072fc <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80072f8:	2301      	movs	r3, #1
 80072fa:	e101      	b.n	8007500 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8007308:	b2db      	uxtb	r3, r3
 800730a:	2b00      	cmp	r3, #0
 800730c:	d106      	bne.n	800731c <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	2200      	movs	r2, #0
 8007312:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8007316:	6878      	ldr	r0, [r7, #4]
 8007318:	f006 fe9c 	bl	800e054 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	2203      	movs	r2, #3
 8007320:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8007324:	68bb      	ldr	r3, [r7, #8]
 8007326:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800732a:	d102      	bne.n	8007332 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	2200      	movs	r2, #0
 8007330:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	4618      	mov	r0, r3
 8007338:	f003 ff31 	bl	800b19e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	6818      	ldr	r0, [r3, #0]
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	7c1a      	ldrb	r2, [r3, #16]
 8007344:	f88d 2000 	strb.w	r2, [sp]
 8007348:	3304      	adds	r3, #4
 800734a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800734c:	f003 fe10 	bl	800af70 <USB_CoreInit>
 8007350:	4603      	mov	r3, r0
 8007352:	2b00      	cmp	r3, #0
 8007354:	d005      	beq.n	8007362 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	2202      	movs	r2, #2
 800735a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800735e:	2301      	movs	r3, #1
 8007360:	e0ce      	b.n	8007500 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	2100      	movs	r1, #0
 8007368:	4618      	mov	r0, r3
 800736a:	f003 ff29 	bl	800b1c0 <USB_SetCurrentMode>
 800736e:	4603      	mov	r3, r0
 8007370:	2b00      	cmp	r3, #0
 8007372:	d005      	beq.n	8007380 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	2202      	movs	r2, #2
 8007378:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800737c:	2301      	movs	r3, #1
 800737e:	e0bf      	b.n	8007500 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007380:	2300      	movs	r3, #0
 8007382:	73fb      	strb	r3, [r7, #15]
 8007384:	e04a      	b.n	800741c <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8007386:	7bfa      	ldrb	r2, [r7, #15]
 8007388:	6879      	ldr	r1, [r7, #4]
 800738a:	4613      	mov	r3, r2
 800738c:	00db      	lsls	r3, r3, #3
 800738e:	4413      	add	r3, r2
 8007390:	009b      	lsls	r3, r3, #2
 8007392:	440b      	add	r3, r1
 8007394:	3315      	adds	r3, #21
 8007396:	2201      	movs	r2, #1
 8007398:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800739a:	7bfa      	ldrb	r2, [r7, #15]
 800739c:	6879      	ldr	r1, [r7, #4]
 800739e:	4613      	mov	r3, r2
 80073a0:	00db      	lsls	r3, r3, #3
 80073a2:	4413      	add	r3, r2
 80073a4:	009b      	lsls	r3, r3, #2
 80073a6:	440b      	add	r3, r1
 80073a8:	3314      	adds	r3, #20
 80073aa:	7bfa      	ldrb	r2, [r7, #15]
 80073ac:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80073ae:	7bfa      	ldrb	r2, [r7, #15]
 80073b0:	7bfb      	ldrb	r3, [r7, #15]
 80073b2:	b298      	uxth	r0, r3
 80073b4:	6879      	ldr	r1, [r7, #4]
 80073b6:	4613      	mov	r3, r2
 80073b8:	00db      	lsls	r3, r3, #3
 80073ba:	4413      	add	r3, r2
 80073bc:	009b      	lsls	r3, r3, #2
 80073be:	440b      	add	r3, r1
 80073c0:	332e      	adds	r3, #46	@ 0x2e
 80073c2:	4602      	mov	r2, r0
 80073c4:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80073c6:	7bfa      	ldrb	r2, [r7, #15]
 80073c8:	6879      	ldr	r1, [r7, #4]
 80073ca:	4613      	mov	r3, r2
 80073cc:	00db      	lsls	r3, r3, #3
 80073ce:	4413      	add	r3, r2
 80073d0:	009b      	lsls	r3, r3, #2
 80073d2:	440b      	add	r3, r1
 80073d4:	3318      	adds	r3, #24
 80073d6:	2200      	movs	r2, #0
 80073d8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80073da:	7bfa      	ldrb	r2, [r7, #15]
 80073dc:	6879      	ldr	r1, [r7, #4]
 80073de:	4613      	mov	r3, r2
 80073e0:	00db      	lsls	r3, r3, #3
 80073e2:	4413      	add	r3, r2
 80073e4:	009b      	lsls	r3, r3, #2
 80073e6:	440b      	add	r3, r1
 80073e8:	331c      	adds	r3, #28
 80073ea:	2200      	movs	r2, #0
 80073ec:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80073ee:	7bfa      	ldrb	r2, [r7, #15]
 80073f0:	6879      	ldr	r1, [r7, #4]
 80073f2:	4613      	mov	r3, r2
 80073f4:	00db      	lsls	r3, r3, #3
 80073f6:	4413      	add	r3, r2
 80073f8:	009b      	lsls	r3, r3, #2
 80073fa:	440b      	add	r3, r1
 80073fc:	3320      	adds	r3, #32
 80073fe:	2200      	movs	r2, #0
 8007400:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8007402:	7bfa      	ldrb	r2, [r7, #15]
 8007404:	6879      	ldr	r1, [r7, #4]
 8007406:	4613      	mov	r3, r2
 8007408:	00db      	lsls	r3, r3, #3
 800740a:	4413      	add	r3, r2
 800740c:	009b      	lsls	r3, r3, #2
 800740e:	440b      	add	r3, r1
 8007410:	3324      	adds	r3, #36	@ 0x24
 8007412:	2200      	movs	r2, #0
 8007414:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007416:	7bfb      	ldrb	r3, [r7, #15]
 8007418:	3301      	adds	r3, #1
 800741a:	73fb      	strb	r3, [r7, #15]
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	791b      	ldrb	r3, [r3, #4]
 8007420:	7bfa      	ldrb	r2, [r7, #15]
 8007422:	429a      	cmp	r2, r3
 8007424:	d3af      	bcc.n	8007386 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007426:	2300      	movs	r3, #0
 8007428:	73fb      	strb	r3, [r7, #15]
 800742a:	e044      	b.n	80074b6 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800742c:	7bfa      	ldrb	r2, [r7, #15]
 800742e:	6879      	ldr	r1, [r7, #4]
 8007430:	4613      	mov	r3, r2
 8007432:	00db      	lsls	r3, r3, #3
 8007434:	4413      	add	r3, r2
 8007436:	009b      	lsls	r3, r3, #2
 8007438:	440b      	add	r3, r1
 800743a:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800743e:	2200      	movs	r2, #0
 8007440:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8007442:	7bfa      	ldrb	r2, [r7, #15]
 8007444:	6879      	ldr	r1, [r7, #4]
 8007446:	4613      	mov	r3, r2
 8007448:	00db      	lsls	r3, r3, #3
 800744a:	4413      	add	r3, r2
 800744c:	009b      	lsls	r3, r3, #2
 800744e:	440b      	add	r3, r1
 8007450:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8007454:	7bfa      	ldrb	r2, [r7, #15]
 8007456:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8007458:	7bfa      	ldrb	r2, [r7, #15]
 800745a:	6879      	ldr	r1, [r7, #4]
 800745c:	4613      	mov	r3, r2
 800745e:	00db      	lsls	r3, r3, #3
 8007460:	4413      	add	r3, r2
 8007462:	009b      	lsls	r3, r3, #2
 8007464:	440b      	add	r3, r1
 8007466:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800746a:	2200      	movs	r2, #0
 800746c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800746e:	7bfa      	ldrb	r2, [r7, #15]
 8007470:	6879      	ldr	r1, [r7, #4]
 8007472:	4613      	mov	r3, r2
 8007474:	00db      	lsls	r3, r3, #3
 8007476:	4413      	add	r3, r2
 8007478:	009b      	lsls	r3, r3, #2
 800747a:	440b      	add	r3, r1
 800747c:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8007480:	2200      	movs	r2, #0
 8007482:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8007484:	7bfa      	ldrb	r2, [r7, #15]
 8007486:	6879      	ldr	r1, [r7, #4]
 8007488:	4613      	mov	r3, r2
 800748a:	00db      	lsls	r3, r3, #3
 800748c:	4413      	add	r3, r2
 800748e:	009b      	lsls	r3, r3, #2
 8007490:	440b      	add	r3, r1
 8007492:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8007496:	2200      	movs	r2, #0
 8007498:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800749a:	7bfa      	ldrb	r2, [r7, #15]
 800749c:	6879      	ldr	r1, [r7, #4]
 800749e:	4613      	mov	r3, r2
 80074a0:	00db      	lsls	r3, r3, #3
 80074a2:	4413      	add	r3, r2
 80074a4:	009b      	lsls	r3, r3, #2
 80074a6:	440b      	add	r3, r1
 80074a8:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80074ac:	2200      	movs	r2, #0
 80074ae:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80074b0:	7bfb      	ldrb	r3, [r7, #15]
 80074b2:	3301      	adds	r3, #1
 80074b4:	73fb      	strb	r3, [r7, #15]
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	791b      	ldrb	r3, [r3, #4]
 80074ba:	7bfa      	ldrb	r2, [r7, #15]
 80074bc:	429a      	cmp	r2, r3
 80074be:	d3b5      	bcc.n	800742c <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	6818      	ldr	r0, [r3, #0]
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	7c1a      	ldrb	r2, [r3, #16]
 80074c8:	f88d 2000 	strb.w	r2, [sp]
 80074cc:	3304      	adds	r3, #4
 80074ce:	cb0e      	ldmia	r3, {r1, r2, r3}
 80074d0:	f003 fec2 	bl	800b258 <USB_DevInit>
 80074d4:	4603      	mov	r3, r0
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d005      	beq.n	80074e6 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	2202      	movs	r2, #2
 80074de:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80074e2:	2301      	movs	r3, #1
 80074e4:	e00c      	b.n	8007500 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	2200      	movs	r2, #0
 80074ea:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	2201      	movs	r2, #1
 80074f0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	4618      	mov	r0, r3
 80074fa:	f004 ff0c 	bl	800c316 <USB_DevDisconnect>

  return HAL_OK;
 80074fe:	2300      	movs	r3, #0
}
 8007500:	4618      	mov	r0, r3
 8007502:	3710      	adds	r7, #16
 8007504:	46bd      	mov	sp, r7
 8007506:	bd80      	pop	{r7, pc}

08007508 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8007508:	b580      	push	{r7, lr}
 800750a:	b084      	sub	sp, #16
 800750c:	af00      	add	r7, sp, #0
 800750e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800751c:	2b01      	cmp	r3, #1
 800751e:	d101      	bne.n	8007524 <HAL_PCD_Start+0x1c>
 8007520:	2302      	movs	r3, #2
 8007522:	e022      	b.n	800756a <HAL_PCD_Start+0x62>
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	2201      	movs	r2, #1
 8007528:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	68db      	ldr	r3, [r3, #12]
 8007530:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007534:	2b00      	cmp	r3, #0
 8007536:	d009      	beq.n	800754c <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800753c:	2b01      	cmp	r3, #1
 800753e:	d105      	bne.n	800754c <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007544:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	4618      	mov	r0, r3
 8007552:	f003 fe13 	bl	800b17c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	4618      	mov	r0, r3
 800755c:	f004 feba 	bl	800c2d4 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	2200      	movs	r2, #0
 8007564:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8007568:	2300      	movs	r3, #0
}
 800756a:	4618      	mov	r0, r3
 800756c:	3710      	adds	r7, #16
 800756e:	46bd      	mov	sp, r7
 8007570:	bd80      	pop	{r7, pc}

08007572 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8007572:	b590      	push	{r4, r7, lr}
 8007574:	b08d      	sub	sp, #52	@ 0x34
 8007576:	af00      	add	r7, sp, #0
 8007578:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007580:	6a3b      	ldr	r3, [r7, #32]
 8007582:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	4618      	mov	r0, r3
 800758a:	f004 ff78 	bl	800c47e <USB_GetMode>
 800758e:	4603      	mov	r3, r0
 8007590:	2b00      	cmp	r3, #0
 8007592:	f040 848c 	bne.w	8007eae <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	4618      	mov	r0, r3
 800759c:	f004 fedc 	bl	800c358 <USB_ReadInterrupts>
 80075a0:	4603      	mov	r3, r0
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	f000 8482 	beq.w	8007eac <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80075a8:	69fb      	ldr	r3, [r7, #28]
 80075aa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80075ae:	689b      	ldr	r3, [r3, #8]
 80075b0:	0a1b      	lsrs	r3, r3, #8
 80075b2:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	4618      	mov	r0, r3
 80075c2:	f004 fec9 	bl	800c358 <USB_ReadInterrupts>
 80075c6:	4603      	mov	r3, r0
 80075c8:	f003 0302 	and.w	r3, r3, #2
 80075cc:	2b02      	cmp	r3, #2
 80075ce:	d107      	bne.n	80075e0 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	695a      	ldr	r2, [r3, #20]
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	f002 0202 	and.w	r2, r2, #2
 80075de:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	4618      	mov	r0, r3
 80075e6:	f004 feb7 	bl	800c358 <USB_ReadInterrupts>
 80075ea:	4603      	mov	r3, r0
 80075ec:	f003 0310 	and.w	r3, r3, #16
 80075f0:	2b10      	cmp	r3, #16
 80075f2:	d161      	bne.n	80076b8 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	699a      	ldr	r2, [r3, #24]
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	f022 0210 	bic.w	r2, r2, #16
 8007602:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8007604:	6a3b      	ldr	r3, [r7, #32]
 8007606:	6a1b      	ldr	r3, [r3, #32]
 8007608:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800760a:	69bb      	ldr	r3, [r7, #24]
 800760c:	f003 020f 	and.w	r2, r3, #15
 8007610:	4613      	mov	r3, r2
 8007612:	00db      	lsls	r3, r3, #3
 8007614:	4413      	add	r3, r2
 8007616:	009b      	lsls	r3, r3, #2
 8007618:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800761c:	687a      	ldr	r2, [r7, #4]
 800761e:	4413      	add	r3, r2
 8007620:	3304      	adds	r3, #4
 8007622:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8007624:	69bb      	ldr	r3, [r7, #24]
 8007626:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800762a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800762e:	d124      	bne.n	800767a <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8007630:	69ba      	ldr	r2, [r7, #24]
 8007632:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8007636:	4013      	ands	r3, r2
 8007638:	2b00      	cmp	r3, #0
 800763a:	d035      	beq.n	80076a8 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800763c:	697b      	ldr	r3, [r7, #20]
 800763e:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8007640:	69bb      	ldr	r3, [r7, #24]
 8007642:	091b      	lsrs	r3, r3, #4
 8007644:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8007646:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800764a:	b29b      	uxth	r3, r3
 800764c:	461a      	mov	r2, r3
 800764e:	6a38      	ldr	r0, [r7, #32]
 8007650:	f004 fcee 	bl	800c030 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8007654:	697b      	ldr	r3, [r7, #20]
 8007656:	68da      	ldr	r2, [r3, #12]
 8007658:	69bb      	ldr	r3, [r7, #24]
 800765a:	091b      	lsrs	r3, r3, #4
 800765c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007660:	441a      	add	r2, r3
 8007662:	697b      	ldr	r3, [r7, #20]
 8007664:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8007666:	697b      	ldr	r3, [r7, #20]
 8007668:	695a      	ldr	r2, [r3, #20]
 800766a:	69bb      	ldr	r3, [r7, #24]
 800766c:	091b      	lsrs	r3, r3, #4
 800766e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007672:	441a      	add	r2, r3
 8007674:	697b      	ldr	r3, [r7, #20]
 8007676:	615a      	str	r2, [r3, #20]
 8007678:	e016      	b.n	80076a8 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800767a:	69bb      	ldr	r3, [r7, #24]
 800767c:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8007680:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8007684:	d110      	bne.n	80076a8 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800768c:	2208      	movs	r2, #8
 800768e:	4619      	mov	r1, r3
 8007690:	6a38      	ldr	r0, [r7, #32]
 8007692:	f004 fccd 	bl	800c030 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8007696:	697b      	ldr	r3, [r7, #20]
 8007698:	695a      	ldr	r2, [r3, #20]
 800769a:	69bb      	ldr	r3, [r7, #24]
 800769c:	091b      	lsrs	r3, r3, #4
 800769e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80076a2:	441a      	add	r2, r3
 80076a4:	697b      	ldr	r3, [r7, #20]
 80076a6:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	699a      	ldr	r2, [r3, #24]
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	f042 0210 	orr.w	r2, r2, #16
 80076b6:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	4618      	mov	r0, r3
 80076be:	f004 fe4b 	bl	800c358 <USB_ReadInterrupts>
 80076c2:	4603      	mov	r3, r0
 80076c4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80076c8:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80076cc:	f040 80a7 	bne.w	800781e <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80076d0:	2300      	movs	r3, #0
 80076d2:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	4618      	mov	r0, r3
 80076da:	f004 fe50 	bl	800c37e <USB_ReadDevAllOutEpInterrupt>
 80076de:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 80076e0:	e099      	b.n	8007816 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80076e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076e4:	f003 0301 	and.w	r3, r3, #1
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	f000 808e 	beq.w	800780a <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80076f4:	b2d2      	uxtb	r2, r2
 80076f6:	4611      	mov	r1, r2
 80076f8:	4618      	mov	r0, r3
 80076fa:	f004 fe74 	bl	800c3e6 <USB_ReadDevOutEPInterrupt>
 80076fe:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8007700:	693b      	ldr	r3, [r7, #16]
 8007702:	f003 0301 	and.w	r3, r3, #1
 8007706:	2b00      	cmp	r3, #0
 8007708:	d00c      	beq.n	8007724 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800770a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800770c:	015a      	lsls	r2, r3, #5
 800770e:	69fb      	ldr	r3, [r7, #28]
 8007710:	4413      	add	r3, r2
 8007712:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007716:	461a      	mov	r2, r3
 8007718:	2301      	movs	r3, #1
 800771a:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800771c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800771e:	6878      	ldr	r0, [r7, #4]
 8007720:	f000 fea4 	bl	800846c <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8007724:	693b      	ldr	r3, [r7, #16]
 8007726:	f003 0308 	and.w	r3, r3, #8
 800772a:	2b00      	cmp	r3, #0
 800772c:	d00c      	beq.n	8007748 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800772e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007730:	015a      	lsls	r2, r3, #5
 8007732:	69fb      	ldr	r3, [r7, #28]
 8007734:	4413      	add	r3, r2
 8007736:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800773a:	461a      	mov	r2, r3
 800773c:	2308      	movs	r3, #8
 800773e:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8007740:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007742:	6878      	ldr	r0, [r7, #4]
 8007744:	f000 ff7a 	bl	800863c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8007748:	693b      	ldr	r3, [r7, #16]
 800774a:	f003 0310 	and.w	r3, r3, #16
 800774e:	2b00      	cmp	r3, #0
 8007750:	d008      	beq.n	8007764 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8007752:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007754:	015a      	lsls	r2, r3, #5
 8007756:	69fb      	ldr	r3, [r7, #28]
 8007758:	4413      	add	r3, r2
 800775a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800775e:	461a      	mov	r2, r3
 8007760:	2310      	movs	r3, #16
 8007762:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8007764:	693b      	ldr	r3, [r7, #16]
 8007766:	f003 0302 	and.w	r3, r3, #2
 800776a:	2b00      	cmp	r3, #0
 800776c:	d030      	beq.n	80077d0 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800776e:	6a3b      	ldr	r3, [r7, #32]
 8007770:	695b      	ldr	r3, [r3, #20]
 8007772:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007776:	2b80      	cmp	r3, #128	@ 0x80
 8007778:	d109      	bne.n	800778e <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800777a:	69fb      	ldr	r3, [r7, #28]
 800777c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007780:	685b      	ldr	r3, [r3, #4]
 8007782:	69fa      	ldr	r2, [r7, #28]
 8007784:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007788:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800778c:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 800778e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007790:	4613      	mov	r3, r2
 8007792:	00db      	lsls	r3, r3, #3
 8007794:	4413      	add	r3, r2
 8007796:	009b      	lsls	r3, r3, #2
 8007798:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800779c:	687a      	ldr	r2, [r7, #4]
 800779e:	4413      	add	r3, r2
 80077a0:	3304      	adds	r3, #4
 80077a2:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80077a4:	697b      	ldr	r3, [r7, #20]
 80077a6:	78db      	ldrb	r3, [r3, #3]
 80077a8:	2b01      	cmp	r3, #1
 80077aa:	d108      	bne.n	80077be <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80077ac:	697b      	ldr	r3, [r7, #20]
 80077ae:	2200      	movs	r2, #0
 80077b0:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80077b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077b4:	b2db      	uxtb	r3, r3
 80077b6:	4619      	mov	r1, r3
 80077b8:	6878      	ldr	r0, [r7, #4]
 80077ba:	f006 fd5b 	bl	800e274 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80077be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077c0:	015a      	lsls	r2, r3, #5
 80077c2:	69fb      	ldr	r3, [r7, #28]
 80077c4:	4413      	add	r3, r2
 80077c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80077ca:	461a      	mov	r2, r3
 80077cc:	2302      	movs	r3, #2
 80077ce:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80077d0:	693b      	ldr	r3, [r7, #16]
 80077d2:	f003 0320 	and.w	r3, r3, #32
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d008      	beq.n	80077ec <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80077da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077dc:	015a      	lsls	r2, r3, #5
 80077de:	69fb      	ldr	r3, [r7, #28]
 80077e0:	4413      	add	r3, r2
 80077e2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80077e6:	461a      	mov	r2, r3
 80077e8:	2320      	movs	r3, #32
 80077ea:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80077ec:	693b      	ldr	r3, [r7, #16]
 80077ee:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d009      	beq.n	800780a <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80077f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077f8:	015a      	lsls	r2, r3, #5
 80077fa:	69fb      	ldr	r3, [r7, #28]
 80077fc:	4413      	add	r3, r2
 80077fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007802:	461a      	mov	r2, r3
 8007804:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8007808:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800780a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800780c:	3301      	adds	r3, #1
 800780e:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8007810:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007812:	085b      	lsrs	r3, r3, #1
 8007814:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8007816:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007818:	2b00      	cmp	r3, #0
 800781a:	f47f af62 	bne.w	80076e2 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	4618      	mov	r0, r3
 8007824:	f004 fd98 	bl	800c358 <USB_ReadInterrupts>
 8007828:	4603      	mov	r3, r0
 800782a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800782e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007832:	f040 80db 	bne.w	80079ec <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	4618      	mov	r0, r3
 800783c:	f004 fdb9 	bl	800c3b2 <USB_ReadDevAllInEpInterrupt>
 8007840:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8007842:	2300      	movs	r3, #0
 8007844:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8007846:	e0cd      	b.n	80079e4 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8007848:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800784a:	f003 0301 	and.w	r3, r3, #1
 800784e:	2b00      	cmp	r3, #0
 8007850:	f000 80c2 	beq.w	80079d8 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800785a:	b2d2      	uxtb	r2, r2
 800785c:	4611      	mov	r1, r2
 800785e:	4618      	mov	r0, r3
 8007860:	f004 fddf 	bl	800c422 <USB_ReadDevInEPInterrupt>
 8007864:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8007866:	693b      	ldr	r3, [r7, #16]
 8007868:	f003 0301 	and.w	r3, r3, #1
 800786c:	2b00      	cmp	r3, #0
 800786e:	d057      	beq.n	8007920 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8007870:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007872:	f003 030f 	and.w	r3, r3, #15
 8007876:	2201      	movs	r2, #1
 8007878:	fa02 f303 	lsl.w	r3, r2, r3
 800787c:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800787e:	69fb      	ldr	r3, [r7, #28]
 8007880:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007884:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	43db      	mvns	r3, r3
 800788a:	69f9      	ldr	r1, [r7, #28]
 800788c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007890:	4013      	ands	r3, r2
 8007892:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8007894:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007896:	015a      	lsls	r2, r3, #5
 8007898:	69fb      	ldr	r3, [r7, #28]
 800789a:	4413      	add	r3, r2
 800789c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80078a0:	461a      	mov	r2, r3
 80078a2:	2301      	movs	r3, #1
 80078a4:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	799b      	ldrb	r3, [r3, #6]
 80078aa:	2b01      	cmp	r3, #1
 80078ac:	d132      	bne.n	8007914 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80078ae:	6879      	ldr	r1, [r7, #4]
 80078b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80078b2:	4613      	mov	r3, r2
 80078b4:	00db      	lsls	r3, r3, #3
 80078b6:	4413      	add	r3, r2
 80078b8:	009b      	lsls	r3, r3, #2
 80078ba:	440b      	add	r3, r1
 80078bc:	3320      	adds	r3, #32
 80078be:	6819      	ldr	r1, [r3, #0]
 80078c0:	6878      	ldr	r0, [r7, #4]
 80078c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80078c4:	4613      	mov	r3, r2
 80078c6:	00db      	lsls	r3, r3, #3
 80078c8:	4413      	add	r3, r2
 80078ca:	009b      	lsls	r3, r3, #2
 80078cc:	4403      	add	r3, r0
 80078ce:	331c      	adds	r3, #28
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	4419      	add	r1, r3
 80078d4:	6878      	ldr	r0, [r7, #4]
 80078d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80078d8:	4613      	mov	r3, r2
 80078da:	00db      	lsls	r3, r3, #3
 80078dc:	4413      	add	r3, r2
 80078de:	009b      	lsls	r3, r3, #2
 80078e0:	4403      	add	r3, r0
 80078e2:	3320      	adds	r3, #32
 80078e4:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80078e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	d113      	bne.n	8007914 <HAL_PCD_IRQHandler+0x3a2>
 80078ec:	6879      	ldr	r1, [r7, #4]
 80078ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80078f0:	4613      	mov	r3, r2
 80078f2:	00db      	lsls	r3, r3, #3
 80078f4:	4413      	add	r3, r2
 80078f6:	009b      	lsls	r3, r3, #2
 80078f8:	440b      	add	r3, r1
 80078fa:	3324      	adds	r3, #36	@ 0x24
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d108      	bne.n	8007914 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	6818      	ldr	r0, [r3, #0]
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800790c:	461a      	mov	r2, r3
 800790e:	2101      	movs	r1, #1
 8007910:	f004 fde6 	bl	800c4e0 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8007914:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007916:	b2db      	uxtb	r3, r3
 8007918:	4619      	mov	r1, r3
 800791a:	6878      	ldr	r0, [r7, #4]
 800791c:	f006 fc25 	bl	800e16a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8007920:	693b      	ldr	r3, [r7, #16]
 8007922:	f003 0308 	and.w	r3, r3, #8
 8007926:	2b00      	cmp	r3, #0
 8007928:	d008      	beq.n	800793c <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800792a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800792c:	015a      	lsls	r2, r3, #5
 800792e:	69fb      	ldr	r3, [r7, #28]
 8007930:	4413      	add	r3, r2
 8007932:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007936:	461a      	mov	r2, r3
 8007938:	2308      	movs	r3, #8
 800793a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800793c:	693b      	ldr	r3, [r7, #16]
 800793e:	f003 0310 	and.w	r3, r3, #16
 8007942:	2b00      	cmp	r3, #0
 8007944:	d008      	beq.n	8007958 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8007946:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007948:	015a      	lsls	r2, r3, #5
 800794a:	69fb      	ldr	r3, [r7, #28]
 800794c:	4413      	add	r3, r2
 800794e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007952:	461a      	mov	r2, r3
 8007954:	2310      	movs	r3, #16
 8007956:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8007958:	693b      	ldr	r3, [r7, #16]
 800795a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800795e:	2b00      	cmp	r3, #0
 8007960:	d008      	beq.n	8007974 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8007962:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007964:	015a      	lsls	r2, r3, #5
 8007966:	69fb      	ldr	r3, [r7, #28]
 8007968:	4413      	add	r3, r2
 800796a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800796e:	461a      	mov	r2, r3
 8007970:	2340      	movs	r3, #64	@ 0x40
 8007972:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8007974:	693b      	ldr	r3, [r7, #16]
 8007976:	f003 0302 	and.w	r3, r3, #2
 800797a:	2b00      	cmp	r3, #0
 800797c:	d023      	beq.n	80079c6 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800797e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007980:	6a38      	ldr	r0, [r7, #32]
 8007982:	f003 fdcd 	bl	800b520 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8007986:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007988:	4613      	mov	r3, r2
 800798a:	00db      	lsls	r3, r3, #3
 800798c:	4413      	add	r3, r2
 800798e:	009b      	lsls	r3, r3, #2
 8007990:	3310      	adds	r3, #16
 8007992:	687a      	ldr	r2, [r7, #4]
 8007994:	4413      	add	r3, r2
 8007996:	3304      	adds	r3, #4
 8007998:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800799a:	697b      	ldr	r3, [r7, #20]
 800799c:	78db      	ldrb	r3, [r3, #3]
 800799e:	2b01      	cmp	r3, #1
 80079a0:	d108      	bne.n	80079b4 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 80079a2:	697b      	ldr	r3, [r7, #20]
 80079a4:	2200      	movs	r2, #0
 80079a6:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80079a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079aa:	b2db      	uxtb	r3, r3
 80079ac:	4619      	mov	r1, r3
 80079ae:	6878      	ldr	r0, [r7, #4]
 80079b0:	f006 fc72 	bl	800e298 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80079b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079b6:	015a      	lsls	r2, r3, #5
 80079b8:	69fb      	ldr	r3, [r7, #28]
 80079ba:	4413      	add	r3, r2
 80079bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80079c0:	461a      	mov	r2, r3
 80079c2:	2302      	movs	r3, #2
 80079c4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80079c6:	693b      	ldr	r3, [r7, #16]
 80079c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d003      	beq.n	80079d8 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80079d0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80079d2:	6878      	ldr	r0, [r7, #4]
 80079d4:	f000 fcbd 	bl	8008352 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80079d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079da:	3301      	adds	r3, #1
 80079dc:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80079de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079e0:	085b      	lsrs	r3, r3, #1
 80079e2:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80079e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	f47f af2e 	bne.w	8007848 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	4618      	mov	r0, r3
 80079f2:	f004 fcb1 	bl	800c358 <USB_ReadInterrupts>
 80079f6:	4603      	mov	r3, r0
 80079f8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80079fc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007a00:	d122      	bne.n	8007a48 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8007a02:	69fb      	ldr	r3, [r7, #28]
 8007a04:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007a08:	685b      	ldr	r3, [r3, #4]
 8007a0a:	69fa      	ldr	r2, [r7, #28]
 8007a0c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007a10:	f023 0301 	bic.w	r3, r3, #1
 8007a14:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8007a1c:	2b01      	cmp	r3, #1
 8007a1e:	d108      	bne.n	8007a32 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	2200      	movs	r2, #0
 8007a24:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8007a28:	2100      	movs	r1, #0
 8007a2a:	6878      	ldr	r0, [r7, #4]
 8007a2c:	f000 fea4 	bl	8008778 <HAL_PCDEx_LPM_Callback>
 8007a30:	e002      	b.n	8007a38 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8007a32:	6878      	ldr	r0, [r7, #4]
 8007a34:	f006 fc10 	bl	800e258 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	695a      	ldr	r2, [r3, #20]
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8007a46:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	4618      	mov	r0, r3
 8007a4e:	f004 fc83 	bl	800c358 <USB_ReadInterrupts>
 8007a52:	4603      	mov	r3, r0
 8007a54:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007a58:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007a5c:	d112      	bne.n	8007a84 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8007a5e:	69fb      	ldr	r3, [r7, #28]
 8007a60:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007a64:	689b      	ldr	r3, [r3, #8]
 8007a66:	f003 0301 	and.w	r3, r3, #1
 8007a6a:	2b01      	cmp	r3, #1
 8007a6c:	d102      	bne.n	8007a74 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8007a6e:	6878      	ldr	r0, [r7, #4]
 8007a70:	f006 fbcc 	bl	800e20c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	695a      	ldr	r2, [r3, #20]
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8007a82:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	4618      	mov	r0, r3
 8007a8a:	f004 fc65 	bl	800c358 <USB_ReadInterrupts>
 8007a8e:	4603      	mov	r3, r0
 8007a90:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007a94:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007a98:	f040 80b7 	bne.w	8007c0a <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8007a9c:	69fb      	ldr	r3, [r7, #28]
 8007a9e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007aa2:	685b      	ldr	r3, [r3, #4]
 8007aa4:	69fa      	ldr	r2, [r7, #28]
 8007aa6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007aaa:	f023 0301 	bic.w	r3, r3, #1
 8007aae:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	2110      	movs	r1, #16
 8007ab6:	4618      	mov	r0, r3
 8007ab8:	f003 fd32 	bl	800b520 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007abc:	2300      	movs	r3, #0
 8007abe:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007ac0:	e046      	b.n	8007b50 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8007ac2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ac4:	015a      	lsls	r2, r3, #5
 8007ac6:	69fb      	ldr	r3, [r7, #28]
 8007ac8:	4413      	add	r3, r2
 8007aca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007ace:	461a      	mov	r2, r3
 8007ad0:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007ad4:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8007ad6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ad8:	015a      	lsls	r2, r3, #5
 8007ada:	69fb      	ldr	r3, [r7, #28]
 8007adc:	4413      	add	r3, r2
 8007ade:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007ae6:	0151      	lsls	r1, r2, #5
 8007ae8:	69fa      	ldr	r2, [r7, #28]
 8007aea:	440a      	add	r2, r1
 8007aec:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007af0:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007af4:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8007af6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007af8:	015a      	lsls	r2, r3, #5
 8007afa:	69fb      	ldr	r3, [r7, #28]
 8007afc:	4413      	add	r3, r2
 8007afe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b02:	461a      	mov	r2, r3
 8007b04:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007b08:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8007b0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b0c:	015a      	lsls	r2, r3, #5
 8007b0e:	69fb      	ldr	r3, [r7, #28]
 8007b10:	4413      	add	r3, r2
 8007b12:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007b1a:	0151      	lsls	r1, r2, #5
 8007b1c:	69fa      	ldr	r2, [r7, #28]
 8007b1e:	440a      	add	r2, r1
 8007b20:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007b24:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007b28:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8007b2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b2c:	015a      	lsls	r2, r3, #5
 8007b2e:	69fb      	ldr	r3, [r7, #28]
 8007b30:	4413      	add	r3, r2
 8007b32:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007b3a:	0151      	lsls	r1, r2, #5
 8007b3c:	69fa      	ldr	r2, [r7, #28]
 8007b3e:	440a      	add	r2, r1
 8007b40:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007b44:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007b48:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007b4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b4c:	3301      	adds	r3, #1
 8007b4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	791b      	ldrb	r3, [r3, #4]
 8007b54:	461a      	mov	r2, r3
 8007b56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b58:	4293      	cmp	r3, r2
 8007b5a:	d3b2      	bcc.n	8007ac2 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8007b5c:	69fb      	ldr	r3, [r7, #28]
 8007b5e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007b62:	69db      	ldr	r3, [r3, #28]
 8007b64:	69fa      	ldr	r2, [r7, #28]
 8007b66:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007b6a:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8007b6e:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	7bdb      	ldrb	r3, [r3, #15]
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d016      	beq.n	8007ba6 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8007b78:	69fb      	ldr	r3, [r7, #28]
 8007b7a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007b7e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007b82:	69fa      	ldr	r2, [r7, #28]
 8007b84:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007b88:	f043 030b 	orr.w	r3, r3, #11
 8007b8c:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8007b90:	69fb      	ldr	r3, [r7, #28]
 8007b92:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007b96:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007b98:	69fa      	ldr	r2, [r7, #28]
 8007b9a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007b9e:	f043 030b 	orr.w	r3, r3, #11
 8007ba2:	6453      	str	r3, [r2, #68]	@ 0x44
 8007ba4:	e015      	b.n	8007bd2 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8007ba6:	69fb      	ldr	r3, [r7, #28]
 8007ba8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007bac:	695b      	ldr	r3, [r3, #20]
 8007bae:	69fa      	ldr	r2, [r7, #28]
 8007bb0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007bb4:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8007bb8:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8007bbc:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8007bbe:	69fb      	ldr	r3, [r7, #28]
 8007bc0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007bc4:	691b      	ldr	r3, [r3, #16]
 8007bc6:	69fa      	ldr	r2, [r7, #28]
 8007bc8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007bcc:	f043 030b 	orr.w	r3, r3, #11
 8007bd0:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8007bd2:	69fb      	ldr	r3, [r7, #28]
 8007bd4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	69fa      	ldr	r2, [r7, #28]
 8007bdc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007be0:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8007be4:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	6818      	ldr	r0, [r3, #0]
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8007bf4:	461a      	mov	r2, r3
 8007bf6:	f004 fc73 	bl	800c4e0 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	695a      	ldr	r2, [r3, #20]
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8007c08:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	4618      	mov	r0, r3
 8007c10:	f004 fba2 	bl	800c358 <USB_ReadInterrupts>
 8007c14:	4603      	mov	r3, r0
 8007c16:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007c1a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007c1e:	d123      	bne.n	8007c68 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	4618      	mov	r0, r3
 8007c26:	f004 fc38 	bl	800c49a <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	4618      	mov	r0, r3
 8007c30:	f003 fcef 	bl	800b612 <USB_GetDevSpeed>
 8007c34:	4603      	mov	r3, r0
 8007c36:	461a      	mov	r2, r3
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	681c      	ldr	r4, [r3, #0]
 8007c40:	f001 fa0a 	bl	8009058 <HAL_RCC_GetHCLKFreq>
 8007c44:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8007c4a:	461a      	mov	r2, r3
 8007c4c:	4620      	mov	r0, r4
 8007c4e:	f003 f9f3 	bl	800b038 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8007c52:	6878      	ldr	r0, [r7, #4]
 8007c54:	f006 fab1 	bl	800e1ba <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	695a      	ldr	r2, [r3, #20]
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8007c66:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	4618      	mov	r0, r3
 8007c6e:	f004 fb73 	bl	800c358 <USB_ReadInterrupts>
 8007c72:	4603      	mov	r3, r0
 8007c74:	f003 0308 	and.w	r3, r3, #8
 8007c78:	2b08      	cmp	r3, #8
 8007c7a:	d10a      	bne.n	8007c92 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8007c7c:	6878      	ldr	r0, [r7, #4]
 8007c7e:	f006 fa8e 	bl	800e19e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	695a      	ldr	r2, [r3, #20]
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	f002 0208 	and.w	r2, r2, #8
 8007c90:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	4618      	mov	r0, r3
 8007c98:	f004 fb5e 	bl	800c358 <USB_ReadInterrupts>
 8007c9c:	4603      	mov	r3, r0
 8007c9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007ca2:	2b80      	cmp	r3, #128	@ 0x80
 8007ca4:	d123      	bne.n	8007cee <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8007ca6:	6a3b      	ldr	r3, [r7, #32]
 8007ca8:	699b      	ldr	r3, [r3, #24]
 8007caa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007cae:	6a3b      	ldr	r3, [r7, #32]
 8007cb0:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8007cb2:	2301      	movs	r3, #1
 8007cb4:	627b      	str	r3, [r7, #36]	@ 0x24
 8007cb6:	e014      	b.n	8007ce2 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8007cb8:	6879      	ldr	r1, [r7, #4]
 8007cba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007cbc:	4613      	mov	r3, r2
 8007cbe:	00db      	lsls	r3, r3, #3
 8007cc0:	4413      	add	r3, r2
 8007cc2:	009b      	lsls	r3, r3, #2
 8007cc4:	440b      	add	r3, r1
 8007cc6:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8007cca:	781b      	ldrb	r3, [r3, #0]
 8007ccc:	2b01      	cmp	r3, #1
 8007cce:	d105      	bne.n	8007cdc <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8007cd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cd2:	b2db      	uxtb	r3, r3
 8007cd4:	4619      	mov	r1, r3
 8007cd6:	6878      	ldr	r0, [r7, #4]
 8007cd8:	f000 fb0a 	bl	80082f0 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8007cdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cde:	3301      	adds	r3, #1
 8007ce0:	627b      	str	r3, [r7, #36]	@ 0x24
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	791b      	ldrb	r3, [r3, #4]
 8007ce6:	461a      	mov	r2, r3
 8007ce8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cea:	4293      	cmp	r3, r2
 8007cec:	d3e4      	bcc.n	8007cb8 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	4618      	mov	r0, r3
 8007cf4:	f004 fb30 	bl	800c358 <USB_ReadInterrupts>
 8007cf8:	4603      	mov	r3, r0
 8007cfa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007cfe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007d02:	d13c      	bne.n	8007d7e <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8007d04:	2301      	movs	r3, #1
 8007d06:	627b      	str	r3, [r7, #36]	@ 0x24
 8007d08:	e02b      	b.n	8007d62 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8007d0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d0c:	015a      	lsls	r2, r3, #5
 8007d0e:	69fb      	ldr	r3, [r7, #28]
 8007d10:	4413      	add	r3, r2
 8007d12:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8007d1a:	6879      	ldr	r1, [r7, #4]
 8007d1c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007d1e:	4613      	mov	r3, r2
 8007d20:	00db      	lsls	r3, r3, #3
 8007d22:	4413      	add	r3, r2
 8007d24:	009b      	lsls	r3, r3, #2
 8007d26:	440b      	add	r3, r1
 8007d28:	3318      	adds	r3, #24
 8007d2a:	781b      	ldrb	r3, [r3, #0]
 8007d2c:	2b01      	cmp	r3, #1
 8007d2e:	d115      	bne.n	8007d5c <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8007d30:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	da12      	bge.n	8007d5c <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8007d36:	6879      	ldr	r1, [r7, #4]
 8007d38:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007d3a:	4613      	mov	r3, r2
 8007d3c:	00db      	lsls	r3, r3, #3
 8007d3e:	4413      	add	r3, r2
 8007d40:	009b      	lsls	r3, r3, #2
 8007d42:	440b      	add	r3, r1
 8007d44:	3317      	adds	r3, #23
 8007d46:	2201      	movs	r2, #1
 8007d48:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8007d4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d4c:	b2db      	uxtb	r3, r3
 8007d4e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007d52:	b2db      	uxtb	r3, r3
 8007d54:	4619      	mov	r1, r3
 8007d56:	6878      	ldr	r0, [r7, #4]
 8007d58:	f000 faca 	bl	80082f0 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8007d5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d5e:	3301      	adds	r3, #1
 8007d60:	627b      	str	r3, [r7, #36]	@ 0x24
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	791b      	ldrb	r3, [r3, #4]
 8007d66:	461a      	mov	r2, r3
 8007d68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d6a:	4293      	cmp	r3, r2
 8007d6c:	d3cd      	bcc.n	8007d0a <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	695a      	ldr	r2, [r3, #20]
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8007d7c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	4618      	mov	r0, r3
 8007d84:	f004 fae8 	bl	800c358 <USB_ReadInterrupts>
 8007d88:	4603      	mov	r3, r0
 8007d8a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007d8e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007d92:	d156      	bne.n	8007e42 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8007d94:	2301      	movs	r3, #1
 8007d96:	627b      	str	r3, [r7, #36]	@ 0x24
 8007d98:	e045      	b.n	8007e26 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8007d9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d9c:	015a      	lsls	r2, r3, #5
 8007d9e:	69fb      	ldr	r3, [r7, #28]
 8007da0:	4413      	add	r3, r2
 8007da2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8007daa:	6879      	ldr	r1, [r7, #4]
 8007dac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007dae:	4613      	mov	r3, r2
 8007db0:	00db      	lsls	r3, r3, #3
 8007db2:	4413      	add	r3, r2
 8007db4:	009b      	lsls	r3, r3, #2
 8007db6:	440b      	add	r3, r1
 8007db8:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8007dbc:	781b      	ldrb	r3, [r3, #0]
 8007dbe:	2b01      	cmp	r3, #1
 8007dc0:	d12e      	bne.n	8007e20 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8007dc2:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	da2b      	bge.n	8007e20 <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8007dc8:	69bb      	ldr	r3, [r7, #24]
 8007dca:	0c1a      	lsrs	r2, r3, #16
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8007dd2:	4053      	eors	r3, r2
 8007dd4:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	d121      	bne.n	8007e20 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8007ddc:	6879      	ldr	r1, [r7, #4]
 8007dde:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007de0:	4613      	mov	r3, r2
 8007de2:	00db      	lsls	r3, r3, #3
 8007de4:	4413      	add	r3, r2
 8007de6:	009b      	lsls	r3, r3, #2
 8007de8:	440b      	add	r3, r1
 8007dea:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8007dee:	2201      	movs	r2, #1
 8007df0:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8007df2:	6a3b      	ldr	r3, [r7, #32]
 8007df4:	699b      	ldr	r3, [r3, #24]
 8007df6:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8007dfa:	6a3b      	ldr	r3, [r7, #32]
 8007dfc:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8007dfe:	6a3b      	ldr	r3, [r7, #32]
 8007e00:	695b      	ldr	r3, [r3, #20]
 8007e02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	d10a      	bne.n	8007e20 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8007e0a:	69fb      	ldr	r3, [r7, #28]
 8007e0c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007e10:	685b      	ldr	r3, [r3, #4]
 8007e12:	69fa      	ldr	r2, [r7, #28]
 8007e14:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007e18:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8007e1c:	6053      	str	r3, [r2, #4]
            break;
 8007e1e:	e008      	b.n	8007e32 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8007e20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e22:	3301      	adds	r3, #1
 8007e24:	627b      	str	r3, [r7, #36]	@ 0x24
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	791b      	ldrb	r3, [r3, #4]
 8007e2a:	461a      	mov	r2, r3
 8007e2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e2e:	4293      	cmp	r3, r2
 8007e30:	d3b3      	bcc.n	8007d9a <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	695a      	ldr	r2, [r3, #20]
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8007e40:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	4618      	mov	r0, r3
 8007e48:	f004 fa86 	bl	800c358 <USB_ReadInterrupts>
 8007e4c:	4603      	mov	r3, r0
 8007e4e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8007e52:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007e56:	d10a      	bne.n	8007e6e <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8007e58:	6878      	ldr	r0, [r7, #4]
 8007e5a:	f006 fa2f 	bl	800e2bc <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	695a      	ldr	r2, [r3, #20]
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8007e6c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	4618      	mov	r0, r3
 8007e74:	f004 fa70 	bl	800c358 <USB_ReadInterrupts>
 8007e78:	4603      	mov	r3, r0
 8007e7a:	f003 0304 	and.w	r3, r3, #4
 8007e7e:	2b04      	cmp	r3, #4
 8007e80:	d115      	bne.n	8007eae <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	685b      	ldr	r3, [r3, #4]
 8007e88:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8007e8a:	69bb      	ldr	r3, [r7, #24]
 8007e8c:	f003 0304 	and.w	r3, r3, #4
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d002      	beq.n	8007e9a <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8007e94:	6878      	ldr	r0, [r7, #4]
 8007e96:	f006 fa1f 	bl	800e2d8 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	6859      	ldr	r1, [r3, #4]
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	69ba      	ldr	r2, [r7, #24]
 8007ea6:	430a      	orrs	r2, r1
 8007ea8:	605a      	str	r2, [r3, #4]
 8007eaa:	e000      	b.n	8007eae <HAL_PCD_IRQHandler+0x93c>
      return;
 8007eac:	bf00      	nop
    }
  }
}
 8007eae:	3734      	adds	r7, #52	@ 0x34
 8007eb0:	46bd      	mov	sp, r7
 8007eb2:	bd90      	pop	{r4, r7, pc}

08007eb4 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8007eb4:	b580      	push	{r7, lr}
 8007eb6:	b082      	sub	sp, #8
 8007eb8:	af00      	add	r7, sp, #0
 8007eba:	6078      	str	r0, [r7, #4]
 8007ebc:	460b      	mov	r3, r1
 8007ebe:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8007ec6:	2b01      	cmp	r3, #1
 8007ec8:	d101      	bne.n	8007ece <HAL_PCD_SetAddress+0x1a>
 8007eca:	2302      	movs	r3, #2
 8007ecc:	e012      	b.n	8007ef4 <HAL_PCD_SetAddress+0x40>
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	2201      	movs	r2, #1
 8007ed2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	78fa      	ldrb	r2, [r7, #3]
 8007eda:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	78fa      	ldrb	r2, [r7, #3]
 8007ee2:	4611      	mov	r1, r2
 8007ee4:	4618      	mov	r0, r3
 8007ee6:	f004 f9cf 	bl	800c288 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	2200      	movs	r2, #0
 8007eee:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8007ef2:	2300      	movs	r3, #0
}
 8007ef4:	4618      	mov	r0, r3
 8007ef6:	3708      	adds	r7, #8
 8007ef8:	46bd      	mov	sp, r7
 8007efa:	bd80      	pop	{r7, pc}

08007efc <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8007efc:	b580      	push	{r7, lr}
 8007efe:	b084      	sub	sp, #16
 8007f00:	af00      	add	r7, sp, #0
 8007f02:	6078      	str	r0, [r7, #4]
 8007f04:	4608      	mov	r0, r1
 8007f06:	4611      	mov	r1, r2
 8007f08:	461a      	mov	r2, r3
 8007f0a:	4603      	mov	r3, r0
 8007f0c:	70fb      	strb	r3, [r7, #3]
 8007f0e:	460b      	mov	r3, r1
 8007f10:	803b      	strh	r3, [r7, #0]
 8007f12:	4613      	mov	r3, r2
 8007f14:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8007f16:	2300      	movs	r3, #0
 8007f18:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8007f1a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	da0f      	bge.n	8007f42 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007f22:	78fb      	ldrb	r3, [r7, #3]
 8007f24:	f003 020f 	and.w	r2, r3, #15
 8007f28:	4613      	mov	r3, r2
 8007f2a:	00db      	lsls	r3, r3, #3
 8007f2c:	4413      	add	r3, r2
 8007f2e:	009b      	lsls	r3, r3, #2
 8007f30:	3310      	adds	r3, #16
 8007f32:	687a      	ldr	r2, [r7, #4]
 8007f34:	4413      	add	r3, r2
 8007f36:	3304      	adds	r3, #4
 8007f38:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	2201      	movs	r2, #1
 8007f3e:	705a      	strb	r2, [r3, #1]
 8007f40:	e00f      	b.n	8007f62 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007f42:	78fb      	ldrb	r3, [r7, #3]
 8007f44:	f003 020f 	and.w	r2, r3, #15
 8007f48:	4613      	mov	r3, r2
 8007f4a:	00db      	lsls	r3, r3, #3
 8007f4c:	4413      	add	r3, r2
 8007f4e:	009b      	lsls	r3, r3, #2
 8007f50:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8007f54:	687a      	ldr	r2, [r7, #4]
 8007f56:	4413      	add	r3, r2
 8007f58:	3304      	adds	r3, #4
 8007f5a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	2200      	movs	r2, #0
 8007f60:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8007f62:	78fb      	ldrb	r3, [r7, #3]
 8007f64:	f003 030f 	and.w	r3, r3, #15
 8007f68:	b2da      	uxtb	r2, r3
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8007f6e:	883b      	ldrh	r3, [r7, #0]
 8007f70:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	78ba      	ldrb	r2, [r7, #2]
 8007f7c:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	785b      	ldrb	r3, [r3, #1]
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d004      	beq.n	8007f90 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	781b      	ldrb	r3, [r3, #0]
 8007f8a:	461a      	mov	r2, r3
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8007f90:	78bb      	ldrb	r3, [r7, #2]
 8007f92:	2b02      	cmp	r3, #2
 8007f94:	d102      	bne.n	8007f9c <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	2200      	movs	r2, #0
 8007f9a:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8007fa2:	2b01      	cmp	r3, #1
 8007fa4:	d101      	bne.n	8007faa <HAL_PCD_EP_Open+0xae>
 8007fa6:	2302      	movs	r3, #2
 8007fa8:	e00e      	b.n	8007fc8 <HAL_PCD_EP_Open+0xcc>
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	2201      	movs	r2, #1
 8007fae:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	68f9      	ldr	r1, [r7, #12]
 8007fb8:	4618      	mov	r0, r3
 8007fba:	f003 fb4f 	bl	800b65c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	2200      	movs	r2, #0
 8007fc2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8007fc6:	7afb      	ldrb	r3, [r7, #11]
}
 8007fc8:	4618      	mov	r0, r3
 8007fca:	3710      	adds	r7, #16
 8007fcc:	46bd      	mov	sp, r7
 8007fce:	bd80      	pop	{r7, pc}

08007fd0 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007fd0:	b580      	push	{r7, lr}
 8007fd2:	b084      	sub	sp, #16
 8007fd4:	af00      	add	r7, sp, #0
 8007fd6:	6078      	str	r0, [r7, #4]
 8007fd8:	460b      	mov	r3, r1
 8007fda:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8007fdc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	da0f      	bge.n	8008004 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007fe4:	78fb      	ldrb	r3, [r7, #3]
 8007fe6:	f003 020f 	and.w	r2, r3, #15
 8007fea:	4613      	mov	r3, r2
 8007fec:	00db      	lsls	r3, r3, #3
 8007fee:	4413      	add	r3, r2
 8007ff0:	009b      	lsls	r3, r3, #2
 8007ff2:	3310      	adds	r3, #16
 8007ff4:	687a      	ldr	r2, [r7, #4]
 8007ff6:	4413      	add	r3, r2
 8007ff8:	3304      	adds	r3, #4
 8007ffa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	2201      	movs	r2, #1
 8008000:	705a      	strb	r2, [r3, #1]
 8008002:	e00f      	b.n	8008024 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008004:	78fb      	ldrb	r3, [r7, #3]
 8008006:	f003 020f 	and.w	r2, r3, #15
 800800a:	4613      	mov	r3, r2
 800800c:	00db      	lsls	r3, r3, #3
 800800e:	4413      	add	r3, r2
 8008010:	009b      	lsls	r3, r3, #2
 8008012:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8008016:	687a      	ldr	r2, [r7, #4]
 8008018:	4413      	add	r3, r2
 800801a:	3304      	adds	r3, #4
 800801c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	2200      	movs	r2, #0
 8008022:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8008024:	78fb      	ldrb	r3, [r7, #3]
 8008026:	f003 030f 	and.w	r3, r3, #15
 800802a:	b2da      	uxtb	r2, r3
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8008036:	2b01      	cmp	r3, #1
 8008038:	d101      	bne.n	800803e <HAL_PCD_EP_Close+0x6e>
 800803a:	2302      	movs	r3, #2
 800803c:	e00e      	b.n	800805c <HAL_PCD_EP_Close+0x8c>
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	2201      	movs	r2, #1
 8008042:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	68f9      	ldr	r1, [r7, #12]
 800804c:	4618      	mov	r0, r3
 800804e:	f003 fb8d 	bl	800b76c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	2200      	movs	r2, #0
 8008056:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 800805a:	2300      	movs	r3, #0
}
 800805c:	4618      	mov	r0, r3
 800805e:	3710      	adds	r7, #16
 8008060:	46bd      	mov	sp, r7
 8008062:	bd80      	pop	{r7, pc}

08008064 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8008064:	b580      	push	{r7, lr}
 8008066:	b086      	sub	sp, #24
 8008068:	af00      	add	r7, sp, #0
 800806a:	60f8      	str	r0, [r7, #12]
 800806c:	607a      	str	r2, [r7, #4]
 800806e:	603b      	str	r3, [r7, #0]
 8008070:	460b      	mov	r3, r1
 8008072:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008074:	7afb      	ldrb	r3, [r7, #11]
 8008076:	f003 020f 	and.w	r2, r3, #15
 800807a:	4613      	mov	r3, r2
 800807c:	00db      	lsls	r3, r3, #3
 800807e:	4413      	add	r3, r2
 8008080:	009b      	lsls	r3, r3, #2
 8008082:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8008086:	68fa      	ldr	r2, [r7, #12]
 8008088:	4413      	add	r3, r2
 800808a:	3304      	adds	r3, #4
 800808c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800808e:	697b      	ldr	r3, [r7, #20]
 8008090:	687a      	ldr	r2, [r7, #4]
 8008092:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8008094:	697b      	ldr	r3, [r7, #20]
 8008096:	683a      	ldr	r2, [r7, #0]
 8008098:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800809a:	697b      	ldr	r3, [r7, #20]
 800809c:	2200      	movs	r2, #0
 800809e:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 80080a0:	697b      	ldr	r3, [r7, #20]
 80080a2:	2200      	movs	r2, #0
 80080a4:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80080a6:	7afb      	ldrb	r3, [r7, #11]
 80080a8:	f003 030f 	and.w	r3, r3, #15
 80080ac:	b2da      	uxtb	r2, r3
 80080ae:	697b      	ldr	r3, [r7, #20]
 80080b0:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	799b      	ldrb	r3, [r3, #6]
 80080b6:	2b01      	cmp	r3, #1
 80080b8:	d102      	bne.n	80080c0 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80080ba:	687a      	ldr	r2, [r7, #4]
 80080bc:	697b      	ldr	r3, [r7, #20]
 80080be:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	6818      	ldr	r0, [r3, #0]
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	799b      	ldrb	r3, [r3, #6]
 80080c8:	461a      	mov	r2, r3
 80080ca:	6979      	ldr	r1, [r7, #20]
 80080cc:	f003 fc2a 	bl	800b924 <USB_EPStartXfer>

  return HAL_OK;
 80080d0:	2300      	movs	r3, #0
}
 80080d2:	4618      	mov	r0, r3
 80080d4:	3718      	adds	r7, #24
 80080d6:	46bd      	mov	sp, r7
 80080d8:	bd80      	pop	{r7, pc}

080080da <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80080da:	b480      	push	{r7}
 80080dc:	b083      	sub	sp, #12
 80080de:	af00      	add	r7, sp, #0
 80080e0:	6078      	str	r0, [r7, #4]
 80080e2:	460b      	mov	r3, r1
 80080e4:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80080e6:	78fb      	ldrb	r3, [r7, #3]
 80080e8:	f003 020f 	and.w	r2, r3, #15
 80080ec:	6879      	ldr	r1, [r7, #4]
 80080ee:	4613      	mov	r3, r2
 80080f0:	00db      	lsls	r3, r3, #3
 80080f2:	4413      	add	r3, r2
 80080f4:	009b      	lsls	r3, r3, #2
 80080f6:	440b      	add	r3, r1
 80080f8:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 80080fc:	681b      	ldr	r3, [r3, #0]
}
 80080fe:	4618      	mov	r0, r3
 8008100:	370c      	adds	r7, #12
 8008102:	46bd      	mov	sp, r7
 8008104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008108:	4770      	bx	lr

0800810a <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800810a:	b580      	push	{r7, lr}
 800810c:	b086      	sub	sp, #24
 800810e:	af00      	add	r7, sp, #0
 8008110:	60f8      	str	r0, [r7, #12]
 8008112:	607a      	str	r2, [r7, #4]
 8008114:	603b      	str	r3, [r7, #0]
 8008116:	460b      	mov	r3, r1
 8008118:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800811a:	7afb      	ldrb	r3, [r7, #11]
 800811c:	f003 020f 	and.w	r2, r3, #15
 8008120:	4613      	mov	r3, r2
 8008122:	00db      	lsls	r3, r3, #3
 8008124:	4413      	add	r3, r2
 8008126:	009b      	lsls	r3, r3, #2
 8008128:	3310      	adds	r3, #16
 800812a:	68fa      	ldr	r2, [r7, #12]
 800812c:	4413      	add	r3, r2
 800812e:	3304      	adds	r3, #4
 8008130:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8008132:	697b      	ldr	r3, [r7, #20]
 8008134:	687a      	ldr	r2, [r7, #4]
 8008136:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8008138:	697b      	ldr	r3, [r7, #20]
 800813a:	683a      	ldr	r2, [r7, #0]
 800813c:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800813e:	697b      	ldr	r3, [r7, #20]
 8008140:	2200      	movs	r2, #0
 8008142:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8008144:	697b      	ldr	r3, [r7, #20]
 8008146:	2201      	movs	r2, #1
 8008148:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800814a:	7afb      	ldrb	r3, [r7, #11]
 800814c:	f003 030f 	and.w	r3, r3, #15
 8008150:	b2da      	uxtb	r2, r3
 8008152:	697b      	ldr	r3, [r7, #20]
 8008154:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	799b      	ldrb	r3, [r3, #6]
 800815a:	2b01      	cmp	r3, #1
 800815c:	d102      	bne.n	8008164 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800815e:	687a      	ldr	r2, [r7, #4]
 8008160:	697b      	ldr	r3, [r7, #20]
 8008162:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	6818      	ldr	r0, [r3, #0]
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	799b      	ldrb	r3, [r3, #6]
 800816c:	461a      	mov	r2, r3
 800816e:	6979      	ldr	r1, [r7, #20]
 8008170:	f003 fbd8 	bl	800b924 <USB_EPStartXfer>

  return HAL_OK;
 8008174:	2300      	movs	r3, #0
}
 8008176:	4618      	mov	r0, r3
 8008178:	3718      	adds	r7, #24
 800817a:	46bd      	mov	sp, r7
 800817c:	bd80      	pop	{r7, pc}

0800817e <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800817e:	b580      	push	{r7, lr}
 8008180:	b084      	sub	sp, #16
 8008182:	af00      	add	r7, sp, #0
 8008184:	6078      	str	r0, [r7, #4]
 8008186:	460b      	mov	r3, r1
 8008188:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800818a:	78fb      	ldrb	r3, [r7, #3]
 800818c:	f003 030f 	and.w	r3, r3, #15
 8008190:	687a      	ldr	r2, [r7, #4]
 8008192:	7912      	ldrb	r2, [r2, #4]
 8008194:	4293      	cmp	r3, r2
 8008196:	d901      	bls.n	800819c <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8008198:	2301      	movs	r3, #1
 800819a:	e04f      	b.n	800823c <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800819c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	da0f      	bge.n	80081c4 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80081a4:	78fb      	ldrb	r3, [r7, #3]
 80081a6:	f003 020f 	and.w	r2, r3, #15
 80081aa:	4613      	mov	r3, r2
 80081ac:	00db      	lsls	r3, r3, #3
 80081ae:	4413      	add	r3, r2
 80081b0:	009b      	lsls	r3, r3, #2
 80081b2:	3310      	adds	r3, #16
 80081b4:	687a      	ldr	r2, [r7, #4]
 80081b6:	4413      	add	r3, r2
 80081b8:	3304      	adds	r3, #4
 80081ba:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	2201      	movs	r2, #1
 80081c0:	705a      	strb	r2, [r3, #1]
 80081c2:	e00d      	b.n	80081e0 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80081c4:	78fa      	ldrb	r2, [r7, #3]
 80081c6:	4613      	mov	r3, r2
 80081c8:	00db      	lsls	r3, r3, #3
 80081ca:	4413      	add	r3, r2
 80081cc:	009b      	lsls	r3, r3, #2
 80081ce:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80081d2:	687a      	ldr	r2, [r7, #4]
 80081d4:	4413      	add	r3, r2
 80081d6:	3304      	adds	r3, #4
 80081d8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	2200      	movs	r2, #0
 80081de:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	2201      	movs	r2, #1
 80081e4:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80081e6:	78fb      	ldrb	r3, [r7, #3]
 80081e8:	f003 030f 	and.w	r3, r3, #15
 80081ec:	b2da      	uxtb	r2, r3
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80081f8:	2b01      	cmp	r3, #1
 80081fa:	d101      	bne.n	8008200 <HAL_PCD_EP_SetStall+0x82>
 80081fc:	2302      	movs	r3, #2
 80081fe:	e01d      	b.n	800823c <HAL_PCD_EP_SetStall+0xbe>
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	2201      	movs	r2, #1
 8008204:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	68f9      	ldr	r1, [r7, #12]
 800820e:	4618      	mov	r0, r3
 8008210:	f003 ff66 	bl	800c0e0 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8008214:	78fb      	ldrb	r3, [r7, #3]
 8008216:	f003 030f 	and.w	r3, r3, #15
 800821a:	2b00      	cmp	r3, #0
 800821c:	d109      	bne.n	8008232 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	6818      	ldr	r0, [r3, #0]
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	7999      	ldrb	r1, [r3, #6]
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800822c:	461a      	mov	r2, r3
 800822e:	f004 f957 	bl	800c4e0 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	2200      	movs	r2, #0
 8008236:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800823a:	2300      	movs	r3, #0
}
 800823c:	4618      	mov	r0, r3
 800823e:	3710      	adds	r7, #16
 8008240:	46bd      	mov	sp, r7
 8008242:	bd80      	pop	{r7, pc}

08008244 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8008244:	b580      	push	{r7, lr}
 8008246:	b084      	sub	sp, #16
 8008248:	af00      	add	r7, sp, #0
 800824a:	6078      	str	r0, [r7, #4]
 800824c:	460b      	mov	r3, r1
 800824e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8008250:	78fb      	ldrb	r3, [r7, #3]
 8008252:	f003 030f 	and.w	r3, r3, #15
 8008256:	687a      	ldr	r2, [r7, #4]
 8008258:	7912      	ldrb	r2, [r2, #4]
 800825a:	4293      	cmp	r3, r2
 800825c:	d901      	bls.n	8008262 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800825e:	2301      	movs	r3, #1
 8008260:	e042      	b.n	80082e8 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8008262:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008266:	2b00      	cmp	r3, #0
 8008268:	da0f      	bge.n	800828a <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800826a:	78fb      	ldrb	r3, [r7, #3]
 800826c:	f003 020f 	and.w	r2, r3, #15
 8008270:	4613      	mov	r3, r2
 8008272:	00db      	lsls	r3, r3, #3
 8008274:	4413      	add	r3, r2
 8008276:	009b      	lsls	r3, r3, #2
 8008278:	3310      	adds	r3, #16
 800827a:	687a      	ldr	r2, [r7, #4]
 800827c:	4413      	add	r3, r2
 800827e:	3304      	adds	r3, #4
 8008280:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008282:	68fb      	ldr	r3, [r7, #12]
 8008284:	2201      	movs	r2, #1
 8008286:	705a      	strb	r2, [r3, #1]
 8008288:	e00f      	b.n	80082aa <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800828a:	78fb      	ldrb	r3, [r7, #3]
 800828c:	f003 020f 	and.w	r2, r3, #15
 8008290:	4613      	mov	r3, r2
 8008292:	00db      	lsls	r3, r3, #3
 8008294:	4413      	add	r3, r2
 8008296:	009b      	lsls	r3, r3, #2
 8008298:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800829c:	687a      	ldr	r2, [r7, #4]
 800829e:	4413      	add	r3, r2
 80082a0:	3304      	adds	r3, #4
 80082a2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	2200      	movs	r2, #0
 80082a8:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	2200      	movs	r2, #0
 80082ae:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80082b0:	78fb      	ldrb	r3, [r7, #3]
 80082b2:	f003 030f 	and.w	r3, r3, #15
 80082b6:	b2da      	uxtb	r2, r3
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80082c2:	2b01      	cmp	r3, #1
 80082c4:	d101      	bne.n	80082ca <HAL_PCD_EP_ClrStall+0x86>
 80082c6:	2302      	movs	r3, #2
 80082c8:	e00e      	b.n	80082e8 <HAL_PCD_EP_ClrStall+0xa4>
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	2201      	movs	r2, #1
 80082ce:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	68f9      	ldr	r1, [r7, #12]
 80082d8:	4618      	mov	r0, r3
 80082da:	f003 ff6f 	bl	800c1bc <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	2200      	movs	r2, #0
 80082e2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80082e6:	2300      	movs	r3, #0
}
 80082e8:	4618      	mov	r0, r3
 80082ea:	3710      	adds	r7, #16
 80082ec:	46bd      	mov	sp, r7
 80082ee:	bd80      	pop	{r7, pc}

080082f0 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80082f0:	b580      	push	{r7, lr}
 80082f2:	b084      	sub	sp, #16
 80082f4:	af00      	add	r7, sp, #0
 80082f6:	6078      	str	r0, [r7, #4]
 80082f8:	460b      	mov	r3, r1
 80082fa:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80082fc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008300:	2b00      	cmp	r3, #0
 8008302:	da0c      	bge.n	800831e <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008304:	78fb      	ldrb	r3, [r7, #3]
 8008306:	f003 020f 	and.w	r2, r3, #15
 800830a:	4613      	mov	r3, r2
 800830c:	00db      	lsls	r3, r3, #3
 800830e:	4413      	add	r3, r2
 8008310:	009b      	lsls	r3, r3, #2
 8008312:	3310      	adds	r3, #16
 8008314:	687a      	ldr	r2, [r7, #4]
 8008316:	4413      	add	r3, r2
 8008318:	3304      	adds	r3, #4
 800831a:	60fb      	str	r3, [r7, #12]
 800831c:	e00c      	b.n	8008338 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800831e:	78fb      	ldrb	r3, [r7, #3]
 8008320:	f003 020f 	and.w	r2, r3, #15
 8008324:	4613      	mov	r3, r2
 8008326:	00db      	lsls	r3, r3, #3
 8008328:	4413      	add	r3, r2
 800832a:	009b      	lsls	r3, r3, #2
 800832c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8008330:	687a      	ldr	r2, [r7, #4]
 8008332:	4413      	add	r3, r2
 8008334:	3304      	adds	r3, #4
 8008336:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	68f9      	ldr	r1, [r7, #12]
 800833e:	4618      	mov	r0, r3
 8008340:	f003 fd8e 	bl	800be60 <USB_EPStopXfer>
 8008344:	4603      	mov	r3, r0
 8008346:	72fb      	strb	r3, [r7, #11]

  return ret;
 8008348:	7afb      	ldrb	r3, [r7, #11]
}
 800834a:	4618      	mov	r0, r3
 800834c:	3710      	adds	r7, #16
 800834e:	46bd      	mov	sp, r7
 8008350:	bd80      	pop	{r7, pc}

08008352 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8008352:	b580      	push	{r7, lr}
 8008354:	b08a      	sub	sp, #40	@ 0x28
 8008356:	af02      	add	r7, sp, #8
 8008358:	6078      	str	r0, [r7, #4]
 800835a:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008362:	697b      	ldr	r3, [r7, #20]
 8008364:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8008366:	683a      	ldr	r2, [r7, #0]
 8008368:	4613      	mov	r3, r2
 800836a:	00db      	lsls	r3, r3, #3
 800836c:	4413      	add	r3, r2
 800836e:	009b      	lsls	r3, r3, #2
 8008370:	3310      	adds	r3, #16
 8008372:	687a      	ldr	r2, [r7, #4]
 8008374:	4413      	add	r3, r2
 8008376:	3304      	adds	r3, #4
 8008378:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800837a:	68fb      	ldr	r3, [r7, #12]
 800837c:	695a      	ldr	r2, [r3, #20]
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	691b      	ldr	r3, [r3, #16]
 8008382:	429a      	cmp	r2, r3
 8008384:	d901      	bls.n	800838a <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8008386:	2301      	movs	r3, #1
 8008388:	e06b      	b.n	8008462 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	691a      	ldr	r2, [r3, #16]
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	695b      	ldr	r3, [r3, #20]
 8008392:	1ad3      	subs	r3, r2, r3
 8008394:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	689b      	ldr	r3, [r3, #8]
 800839a:	69fa      	ldr	r2, [r7, #28]
 800839c:	429a      	cmp	r2, r3
 800839e:	d902      	bls.n	80083a6 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	689b      	ldr	r3, [r3, #8]
 80083a4:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80083a6:	69fb      	ldr	r3, [r7, #28]
 80083a8:	3303      	adds	r3, #3
 80083aa:	089b      	lsrs	r3, r3, #2
 80083ac:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80083ae:	e02a      	b.n	8008406 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	691a      	ldr	r2, [r3, #16]
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	695b      	ldr	r3, [r3, #20]
 80083b8:	1ad3      	subs	r3, r2, r3
 80083ba:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	689b      	ldr	r3, [r3, #8]
 80083c0:	69fa      	ldr	r2, [r7, #28]
 80083c2:	429a      	cmp	r2, r3
 80083c4:	d902      	bls.n	80083cc <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	689b      	ldr	r3, [r3, #8]
 80083ca:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80083cc:	69fb      	ldr	r3, [r7, #28]
 80083ce:	3303      	adds	r3, #3
 80083d0:	089b      	lsrs	r3, r3, #2
 80083d2:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	68d9      	ldr	r1, [r3, #12]
 80083d8:	683b      	ldr	r3, [r7, #0]
 80083da:	b2da      	uxtb	r2, r3
 80083dc:	69fb      	ldr	r3, [r7, #28]
 80083de:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80083e4:	9300      	str	r3, [sp, #0]
 80083e6:	4603      	mov	r3, r0
 80083e8:	6978      	ldr	r0, [r7, #20]
 80083ea:	f003 fde3 	bl	800bfb4 <USB_WritePacket>

    ep->xfer_buff  += len;
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	68da      	ldr	r2, [r3, #12]
 80083f2:	69fb      	ldr	r3, [r7, #28]
 80083f4:	441a      	add	r2, r3
 80083f6:	68fb      	ldr	r3, [r7, #12]
 80083f8:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	695a      	ldr	r2, [r3, #20]
 80083fe:	69fb      	ldr	r3, [r7, #28]
 8008400:	441a      	add	r2, r3
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8008406:	683b      	ldr	r3, [r7, #0]
 8008408:	015a      	lsls	r2, r3, #5
 800840a:	693b      	ldr	r3, [r7, #16]
 800840c:	4413      	add	r3, r2
 800840e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008412:	699b      	ldr	r3, [r3, #24]
 8008414:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8008416:	69ba      	ldr	r2, [r7, #24]
 8008418:	429a      	cmp	r2, r3
 800841a:	d809      	bhi.n	8008430 <PCD_WriteEmptyTxFifo+0xde>
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	695a      	ldr	r2, [r3, #20]
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8008424:	429a      	cmp	r2, r3
 8008426:	d203      	bcs.n	8008430 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	691b      	ldr	r3, [r3, #16]
 800842c:	2b00      	cmp	r3, #0
 800842e:	d1bf      	bne.n	80083b0 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	691a      	ldr	r2, [r3, #16]
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	695b      	ldr	r3, [r3, #20]
 8008438:	429a      	cmp	r2, r3
 800843a:	d811      	bhi.n	8008460 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800843c:	683b      	ldr	r3, [r7, #0]
 800843e:	f003 030f 	and.w	r3, r3, #15
 8008442:	2201      	movs	r2, #1
 8008444:	fa02 f303 	lsl.w	r3, r2, r3
 8008448:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800844a:	693b      	ldr	r3, [r7, #16]
 800844c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008450:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008452:	68bb      	ldr	r3, [r7, #8]
 8008454:	43db      	mvns	r3, r3
 8008456:	6939      	ldr	r1, [r7, #16]
 8008458:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800845c:	4013      	ands	r3, r2
 800845e:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8008460:	2300      	movs	r3, #0
}
 8008462:	4618      	mov	r0, r3
 8008464:	3720      	adds	r7, #32
 8008466:	46bd      	mov	sp, r7
 8008468:	bd80      	pop	{r7, pc}
	...

0800846c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800846c:	b580      	push	{r7, lr}
 800846e:	b088      	sub	sp, #32
 8008470:	af00      	add	r7, sp, #0
 8008472:	6078      	str	r0, [r7, #4]
 8008474:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800847c:	69fb      	ldr	r3, [r7, #28]
 800847e:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8008480:	69fb      	ldr	r3, [r7, #28]
 8008482:	333c      	adds	r3, #60	@ 0x3c
 8008484:	3304      	adds	r3, #4
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800848a:	683b      	ldr	r3, [r7, #0]
 800848c:	015a      	lsls	r2, r3, #5
 800848e:	69bb      	ldr	r3, [r7, #24]
 8008490:	4413      	add	r3, r2
 8008492:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008496:	689b      	ldr	r3, [r3, #8]
 8008498:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	799b      	ldrb	r3, [r3, #6]
 800849e:	2b01      	cmp	r3, #1
 80084a0:	d17b      	bne.n	800859a <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80084a2:	693b      	ldr	r3, [r7, #16]
 80084a4:	f003 0308 	and.w	r3, r3, #8
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	d015      	beq.n	80084d8 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80084ac:	697b      	ldr	r3, [r7, #20]
 80084ae:	4a61      	ldr	r2, [pc, #388]	@ (8008634 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80084b0:	4293      	cmp	r3, r2
 80084b2:	f240 80b9 	bls.w	8008628 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80084b6:	693b      	ldr	r3, [r7, #16]
 80084b8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80084bc:	2b00      	cmp	r3, #0
 80084be:	f000 80b3 	beq.w	8008628 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80084c2:	683b      	ldr	r3, [r7, #0]
 80084c4:	015a      	lsls	r2, r3, #5
 80084c6:	69bb      	ldr	r3, [r7, #24]
 80084c8:	4413      	add	r3, r2
 80084ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80084ce:	461a      	mov	r2, r3
 80084d0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80084d4:	6093      	str	r3, [r2, #8]
 80084d6:	e0a7      	b.n	8008628 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80084d8:	693b      	ldr	r3, [r7, #16]
 80084da:	f003 0320 	and.w	r3, r3, #32
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d009      	beq.n	80084f6 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80084e2:	683b      	ldr	r3, [r7, #0]
 80084e4:	015a      	lsls	r2, r3, #5
 80084e6:	69bb      	ldr	r3, [r7, #24]
 80084e8:	4413      	add	r3, r2
 80084ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80084ee:	461a      	mov	r2, r3
 80084f0:	2320      	movs	r3, #32
 80084f2:	6093      	str	r3, [r2, #8]
 80084f4:	e098      	b.n	8008628 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80084f6:	693b      	ldr	r3, [r7, #16]
 80084f8:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	f040 8093 	bne.w	8008628 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8008502:	697b      	ldr	r3, [r7, #20]
 8008504:	4a4b      	ldr	r2, [pc, #300]	@ (8008634 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8008506:	4293      	cmp	r3, r2
 8008508:	d90f      	bls.n	800852a <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800850a:	693b      	ldr	r3, [r7, #16]
 800850c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8008510:	2b00      	cmp	r3, #0
 8008512:	d00a      	beq.n	800852a <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8008514:	683b      	ldr	r3, [r7, #0]
 8008516:	015a      	lsls	r2, r3, #5
 8008518:	69bb      	ldr	r3, [r7, #24]
 800851a:	4413      	add	r3, r2
 800851c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008520:	461a      	mov	r2, r3
 8008522:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008526:	6093      	str	r3, [r2, #8]
 8008528:	e07e      	b.n	8008628 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800852a:	683a      	ldr	r2, [r7, #0]
 800852c:	4613      	mov	r3, r2
 800852e:	00db      	lsls	r3, r3, #3
 8008530:	4413      	add	r3, r2
 8008532:	009b      	lsls	r3, r3, #2
 8008534:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8008538:	687a      	ldr	r2, [r7, #4]
 800853a:	4413      	add	r3, r2
 800853c:	3304      	adds	r3, #4
 800853e:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	6a1a      	ldr	r2, [r3, #32]
 8008544:	683b      	ldr	r3, [r7, #0]
 8008546:	0159      	lsls	r1, r3, #5
 8008548:	69bb      	ldr	r3, [r7, #24]
 800854a:	440b      	add	r3, r1
 800854c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008550:	691b      	ldr	r3, [r3, #16]
 8008552:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008556:	1ad2      	subs	r2, r2, r3
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 800855c:	683b      	ldr	r3, [r7, #0]
 800855e:	2b00      	cmp	r3, #0
 8008560:	d114      	bne.n	800858c <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	691b      	ldr	r3, [r3, #16]
 8008566:	2b00      	cmp	r3, #0
 8008568:	d109      	bne.n	800857e <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	6818      	ldr	r0, [r3, #0]
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8008574:	461a      	mov	r2, r3
 8008576:	2101      	movs	r1, #1
 8008578:	f003 ffb2 	bl	800c4e0 <USB_EP0_OutStart>
 800857c:	e006      	b.n	800858c <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	68da      	ldr	r2, [r3, #12]
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	695b      	ldr	r3, [r3, #20]
 8008586:	441a      	add	r2, r3
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800858c:	683b      	ldr	r3, [r7, #0]
 800858e:	b2db      	uxtb	r3, r3
 8008590:	4619      	mov	r1, r3
 8008592:	6878      	ldr	r0, [r7, #4]
 8008594:	f005 fdce 	bl	800e134 <HAL_PCD_DataOutStageCallback>
 8008598:	e046      	b.n	8008628 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800859a:	697b      	ldr	r3, [r7, #20]
 800859c:	4a26      	ldr	r2, [pc, #152]	@ (8008638 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800859e:	4293      	cmp	r3, r2
 80085a0:	d124      	bne.n	80085ec <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80085a2:	693b      	ldr	r3, [r7, #16]
 80085a4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	d00a      	beq.n	80085c2 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80085ac:	683b      	ldr	r3, [r7, #0]
 80085ae:	015a      	lsls	r2, r3, #5
 80085b0:	69bb      	ldr	r3, [r7, #24]
 80085b2:	4413      	add	r3, r2
 80085b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80085b8:	461a      	mov	r2, r3
 80085ba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80085be:	6093      	str	r3, [r2, #8]
 80085c0:	e032      	b.n	8008628 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80085c2:	693b      	ldr	r3, [r7, #16]
 80085c4:	f003 0320 	and.w	r3, r3, #32
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	d008      	beq.n	80085de <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80085cc:	683b      	ldr	r3, [r7, #0]
 80085ce:	015a      	lsls	r2, r3, #5
 80085d0:	69bb      	ldr	r3, [r7, #24]
 80085d2:	4413      	add	r3, r2
 80085d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80085d8:	461a      	mov	r2, r3
 80085da:	2320      	movs	r3, #32
 80085dc:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80085de:	683b      	ldr	r3, [r7, #0]
 80085e0:	b2db      	uxtb	r3, r3
 80085e2:	4619      	mov	r1, r3
 80085e4:	6878      	ldr	r0, [r7, #4]
 80085e6:	f005 fda5 	bl	800e134 <HAL_PCD_DataOutStageCallback>
 80085ea:	e01d      	b.n	8008628 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80085ec:	683b      	ldr	r3, [r7, #0]
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d114      	bne.n	800861c <PCD_EP_OutXfrComplete_int+0x1b0>
 80085f2:	6879      	ldr	r1, [r7, #4]
 80085f4:	683a      	ldr	r2, [r7, #0]
 80085f6:	4613      	mov	r3, r2
 80085f8:	00db      	lsls	r3, r3, #3
 80085fa:	4413      	add	r3, r2
 80085fc:	009b      	lsls	r3, r3, #2
 80085fe:	440b      	add	r3, r1
 8008600:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	2b00      	cmp	r3, #0
 8008608:	d108      	bne.n	800861c <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	6818      	ldr	r0, [r3, #0]
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8008614:	461a      	mov	r2, r3
 8008616:	2100      	movs	r1, #0
 8008618:	f003 ff62 	bl	800c4e0 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800861c:	683b      	ldr	r3, [r7, #0]
 800861e:	b2db      	uxtb	r3, r3
 8008620:	4619      	mov	r1, r3
 8008622:	6878      	ldr	r0, [r7, #4]
 8008624:	f005 fd86 	bl	800e134 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8008628:	2300      	movs	r3, #0
}
 800862a:	4618      	mov	r0, r3
 800862c:	3720      	adds	r7, #32
 800862e:	46bd      	mov	sp, r7
 8008630:	bd80      	pop	{r7, pc}
 8008632:	bf00      	nop
 8008634:	4f54300a 	.word	0x4f54300a
 8008638:	4f54310a 	.word	0x4f54310a

0800863c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800863c:	b580      	push	{r7, lr}
 800863e:	b086      	sub	sp, #24
 8008640:	af00      	add	r7, sp, #0
 8008642:	6078      	str	r0, [r7, #4]
 8008644:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800864c:	697b      	ldr	r3, [r7, #20]
 800864e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8008650:	697b      	ldr	r3, [r7, #20]
 8008652:	333c      	adds	r3, #60	@ 0x3c
 8008654:	3304      	adds	r3, #4
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800865a:	683b      	ldr	r3, [r7, #0]
 800865c:	015a      	lsls	r2, r3, #5
 800865e:	693b      	ldr	r3, [r7, #16]
 8008660:	4413      	add	r3, r2
 8008662:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008666:	689b      	ldr	r3, [r3, #8]
 8008668:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	4a15      	ldr	r2, [pc, #84]	@ (80086c4 <PCD_EP_OutSetupPacket_int+0x88>)
 800866e:	4293      	cmp	r3, r2
 8008670:	d90e      	bls.n	8008690 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8008672:	68bb      	ldr	r3, [r7, #8]
 8008674:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8008678:	2b00      	cmp	r3, #0
 800867a:	d009      	beq.n	8008690 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800867c:	683b      	ldr	r3, [r7, #0]
 800867e:	015a      	lsls	r2, r3, #5
 8008680:	693b      	ldr	r3, [r7, #16]
 8008682:	4413      	add	r3, r2
 8008684:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008688:	461a      	mov	r2, r3
 800868a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800868e:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8008690:	6878      	ldr	r0, [r7, #4]
 8008692:	f005 fd3d 	bl	800e110 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	4a0a      	ldr	r2, [pc, #40]	@ (80086c4 <PCD_EP_OutSetupPacket_int+0x88>)
 800869a:	4293      	cmp	r3, r2
 800869c:	d90c      	bls.n	80086b8 <PCD_EP_OutSetupPacket_int+0x7c>
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	799b      	ldrb	r3, [r3, #6]
 80086a2:	2b01      	cmp	r3, #1
 80086a4:	d108      	bne.n	80086b8 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	6818      	ldr	r0, [r3, #0]
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80086b0:	461a      	mov	r2, r3
 80086b2:	2101      	movs	r1, #1
 80086b4:	f003 ff14 	bl	800c4e0 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80086b8:	2300      	movs	r3, #0
}
 80086ba:	4618      	mov	r0, r3
 80086bc:	3718      	adds	r7, #24
 80086be:	46bd      	mov	sp, r7
 80086c0:	bd80      	pop	{r7, pc}
 80086c2:	bf00      	nop
 80086c4:	4f54300a 	.word	0x4f54300a

080086c8 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80086c8:	b480      	push	{r7}
 80086ca:	b085      	sub	sp, #20
 80086cc:	af00      	add	r7, sp, #0
 80086ce:	6078      	str	r0, [r7, #4]
 80086d0:	460b      	mov	r3, r1
 80086d2:	70fb      	strb	r3, [r7, #3]
 80086d4:	4613      	mov	r3, r2
 80086d6:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80086de:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80086e0:	78fb      	ldrb	r3, [r7, #3]
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	d107      	bne.n	80086f6 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80086e6:	883b      	ldrh	r3, [r7, #0]
 80086e8:	0419      	lsls	r1, r3, #16
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	68ba      	ldr	r2, [r7, #8]
 80086f0:	430a      	orrs	r2, r1
 80086f2:	629a      	str	r2, [r3, #40]	@ 0x28
 80086f4:	e028      	b.n	8008748 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80086fc:	0c1b      	lsrs	r3, r3, #16
 80086fe:	68ba      	ldr	r2, [r7, #8]
 8008700:	4413      	add	r3, r2
 8008702:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8008704:	2300      	movs	r3, #0
 8008706:	73fb      	strb	r3, [r7, #15]
 8008708:	e00d      	b.n	8008726 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	681a      	ldr	r2, [r3, #0]
 800870e:	7bfb      	ldrb	r3, [r7, #15]
 8008710:	3340      	adds	r3, #64	@ 0x40
 8008712:	009b      	lsls	r3, r3, #2
 8008714:	4413      	add	r3, r2
 8008716:	685b      	ldr	r3, [r3, #4]
 8008718:	0c1b      	lsrs	r3, r3, #16
 800871a:	68ba      	ldr	r2, [r7, #8]
 800871c:	4413      	add	r3, r2
 800871e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8008720:	7bfb      	ldrb	r3, [r7, #15]
 8008722:	3301      	adds	r3, #1
 8008724:	73fb      	strb	r3, [r7, #15]
 8008726:	7bfa      	ldrb	r2, [r7, #15]
 8008728:	78fb      	ldrb	r3, [r7, #3]
 800872a:	3b01      	subs	r3, #1
 800872c:	429a      	cmp	r2, r3
 800872e:	d3ec      	bcc.n	800870a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8008730:	883b      	ldrh	r3, [r7, #0]
 8008732:	0418      	lsls	r0, r3, #16
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	6819      	ldr	r1, [r3, #0]
 8008738:	78fb      	ldrb	r3, [r7, #3]
 800873a:	3b01      	subs	r3, #1
 800873c:	68ba      	ldr	r2, [r7, #8]
 800873e:	4302      	orrs	r2, r0
 8008740:	3340      	adds	r3, #64	@ 0x40
 8008742:	009b      	lsls	r3, r3, #2
 8008744:	440b      	add	r3, r1
 8008746:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8008748:	2300      	movs	r3, #0
}
 800874a:	4618      	mov	r0, r3
 800874c:	3714      	adds	r7, #20
 800874e:	46bd      	mov	sp, r7
 8008750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008754:	4770      	bx	lr

08008756 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8008756:	b480      	push	{r7}
 8008758:	b083      	sub	sp, #12
 800875a:	af00      	add	r7, sp, #0
 800875c:	6078      	str	r0, [r7, #4]
 800875e:	460b      	mov	r3, r1
 8008760:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	887a      	ldrh	r2, [r7, #2]
 8008768:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800876a:	2300      	movs	r3, #0
}
 800876c:	4618      	mov	r0, r3
 800876e:	370c      	adds	r7, #12
 8008770:	46bd      	mov	sp, r7
 8008772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008776:	4770      	bx	lr

08008778 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8008778:	b480      	push	{r7}
 800877a:	b083      	sub	sp, #12
 800877c:	af00      	add	r7, sp, #0
 800877e:	6078      	str	r0, [r7, #4]
 8008780:	460b      	mov	r3, r1
 8008782:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8008784:	bf00      	nop
 8008786:	370c      	adds	r7, #12
 8008788:	46bd      	mov	sp, r7
 800878a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800878e:	4770      	bx	lr

08008790 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008790:	b580      	push	{r7, lr}
 8008792:	b086      	sub	sp, #24
 8008794:	af00      	add	r7, sp, #0
 8008796:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	2b00      	cmp	r3, #0
 800879c:	d101      	bne.n	80087a2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800879e:	2301      	movs	r3, #1
 80087a0:	e267      	b.n	8008c72 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	f003 0301 	and.w	r3, r3, #1
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	d075      	beq.n	800889a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80087ae:	4b88      	ldr	r3, [pc, #544]	@ (80089d0 <HAL_RCC_OscConfig+0x240>)
 80087b0:	689b      	ldr	r3, [r3, #8]
 80087b2:	f003 030c 	and.w	r3, r3, #12
 80087b6:	2b04      	cmp	r3, #4
 80087b8:	d00c      	beq.n	80087d4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80087ba:	4b85      	ldr	r3, [pc, #532]	@ (80089d0 <HAL_RCC_OscConfig+0x240>)
 80087bc:	689b      	ldr	r3, [r3, #8]
 80087be:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80087c2:	2b08      	cmp	r3, #8
 80087c4:	d112      	bne.n	80087ec <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80087c6:	4b82      	ldr	r3, [pc, #520]	@ (80089d0 <HAL_RCC_OscConfig+0x240>)
 80087c8:	685b      	ldr	r3, [r3, #4]
 80087ca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80087ce:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80087d2:	d10b      	bne.n	80087ec <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80087d4:	4b7e      	ldr	r3, [pc, #504]	@ (80089d0 <HAL_RCC_OscConfig+0x240>)
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d05b      	beq.n	8008898 <HAL_RCC_OscConfig+0x108>
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	685b      	ldr	r3, [r3, #4]
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	d157      	bne.n	8008898 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80087e8:	2301      	movs	r3, #1
 80087ea:	e242      	b.n	8008c72 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	685b      	ldr	r3, [r3, #4]
 80087f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80087f4:	d106      	bne.n	8008804 <HAL_RCC_OscConfig+0x74>
 80087f6:	4b76      	ldr	r3, [pc, #472]	@ (80089d0 <HAL_RCC_OscConfig+0x240>)
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	4a75      	ldr	r2, [pc, #468]	@ (80089d0 <HAL_RCC_OscConfig+0x240>)
 80087fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008800:	6013      	str	r3, [r2, #0]
 8008802:	e01d      	b.n	8008840 <HAL_RCC_OscConfig+0xb0>
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	685b      	ldr	r3, [r3, #4]
 8008808:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800880c:	d10c      	bne.n	8008828 <HAL_RCC_OscConfig+0x98>
 800880e:	4b70      	ldr	r3, [pc, #448]	@ (80089d0 <HAL_RCC_OscConfig+0x240>)
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	4a6f      	ldr	r2, [pc, #444]	@ (80089d0 <HAL_RCC_OscConfig+0x240>)
 8008814:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008818:	6013      	str	r3, [r2, #0]
 800881a:	4b6d      	ldr	r3, [pc, #436]	@ (80089d0 <HAL_RCC_OscConfig+0x240>)
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	4a6c      	ldr	r2, [pc, #432]	@ (80089d0 <HAL_RCC_OscConfig+0x240>)
 8008820:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008824:	6013      	str	r3, [r2, #0]
 8008826:	e00b      	b.n	8008840 <HAL_RCC_OscConfig+0xb0>
 8008828:	4b69      	ldr	r3, [pc, #420]	@ (80089d0 <HAL_RCC_OscConfig+0x240>)
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	4a68      	ldr	r2, [pc, #416]	@ (80089d0 <HAL_RCC_OscConfig+0x240>)
 800882e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008832:	6013      	str	r3, [r2, #0]
 8008834:	4b66      	ldr	r3, [pc, #408]	@ (80089d0 <HAL_RCC_OscConfig+0x240>)
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	4a65      	ldr	r2, [pc, #404]	@ (80089d0 <HAL_RCC_OscConfig+0x240>)
 800883a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800883e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	685b      	ldr	r3, [r3, #4]
 8008844:	2b00      	cmp	r3, #0
 8008846:	d013      	beq.n	8008870 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008848:	f7fb fdc8 	bl	80043dc <HAL_GetTick>
 800884c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800884e:	e008      	b.n	8008862 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008850:	f7fb fdc4 	bl	80043dc <HAL_GetTick>
 8008854:	4602      	mov	r2, r0
 8008856:	693b      	ldr	r3, [r7, #16]
 8008858:	1ad3      	subs	r3, r2, r3
 800885a:	2b64      	cmp	r3, #100	@ 0x64
 800885c:	d901      	bls.n	8008862 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800885e:	2303      	movs	r3, #3
 8008860:	e207      	b.n	8008c72 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008862:	4b5b      	ldr	r3, [pc, #364]	@ (80089d0 <HAL_RCC_OscConfig+0x240>)
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800886a:	2b00      	cmp	r3, #0
 800886c:	d0f0      	beq.n	8008850 <HAL_RCC_OscConfig+0xc0>
 800886e:	e014      	b.n	800889a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008870:	f7fb fdb4 	bl	80043dc <HAL_GetTick>
 8008874:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008876:	e008      	b.n	800888a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008878:	f7fb fdb0 	bl	80043dc <HAL_GetTick>
 800887c:	4602      	mov	r2, r0
 800887e:	693b      	ldr	r3, [r7, #16]
 8008880:	1ad3      	subs	r3, r2, r3
 8008882:	2b64      	cmp	r3, #100	@ 0x64
 8008884:	d901      	bls.n	800888a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8008886:	2303      	movs	r3, #3
 8008888:	e1f3      	b.n	8008c72 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800888a:	4b51      	ldr	r3, [pc, #324]	@ (80089d0 <HAL_RCC_OscConfig+0x240>)
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008892:	2b00      	cmp	r3, #0
 8008894:	d1f0      	bne.n	8008878 <HAL_RCC_OscConfig+0xe8>
 8008896:	e000      	b.n	800889a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008898:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	f003 0302 	and.w	r3, r3, #2
 80088a2:	2b00      	cmp	r3, #0
 80088a4:	d063      	beq.n	800896e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80088a6:	4b4a      	ldr	r3, [pc, #296]	@ (80089d0 <HAL_RCC_OscConfig+0x240>)
 80088a8:	689b      	ldr	r3, [r3, #8]
 80088aa:	f003 030c 	and.w	r3, r3, #12
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	d00b      	beq.n	80088ca <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80088b2:	4b47      	ldr	r3, [pc, #284]	@ (80089d0 <HAL_RCC_OscConfig+0x240>)
 80088b4:	689b      	ldr	r3, [r3, #8]
 80088b6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80088ba:	2b08      	cmp	r3, #8
 80088bc:	d11c      	bne.n	80088f8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80088be:	4b44      	ldr	r3, [pc, #272]	@ (80089d0 <HAL_RCC_OscConfig+0x240>)
 80088c0:	685b      	ldr	r3, [r3, #4]
 80088c2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	d116      	bne.n	80088f8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80088ca:	4b41      	ldr	r3, [pc, #260]	@ (80089d0 <HAL_RCC_OscConfig+0x240>)
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	f003 0302 	and.w	r3, r3, #2
 80088d2:	2b00      	cmp	r3, #0
 80088d4:	d005      	beq.n	80088e2 <HAL_RCC_OscConfig+0x152>
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	68db      	ldr	r3, [r3, #12]
 80088da:	2b01      	cmp	r3, #1
 80088dc:	d001      	beq.n	80088e2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80088de:	2301      	movs	r3, #1
 80088e0:	e1c7      	b.n	8008c72 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80088e2:	4b3b      	ldr	r3, [pc, #236]	@ (80089d0 <HAL_RCC_OscConfig+0x240>)
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	691b      	ldr	r3, [r3, #16]
 80088ee:	00db      	lsls	r3, r3, #3
 80088f0:	4937      	ldr	r1, [pc, #220]	@ (80089d0 <HAL_RCC_OscConfig+0x240>)
 80088f2:	4313      	orrs	r3, r2
 80088f4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80088f6:	e03a      	b.n	800896e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	68db      	ldr	r3, [r3, #12]
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d020      	beq.n	8008942 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008900:	4b34      	ldr	r3, [pc, #208]	@ (80089d4 <HAL_RCC_OscConfig+0x244>)
 8008902:	2201      	movs	r2, #1
 8008904:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008906:	f7fb fd69 	bl	80043dc <HAL_GetTick>
 800890a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800890c:	e008      	b.n	8008920 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800890e:	f7fb fd65 	bl	80043dc <HAL_GetTick>
 8008912:	4602      	mov	r2, r0
 8008914:	693b      	ldr	r3, [r7, #16]
 8008916:	1ad3      	subs	r3, r2, r3
 8008918:	2b02      	cmp	r3, #2
 800891a:	d901      	bls.n	8008920 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800891c:	2303      	movs	r3, #3
 800891e:	e1a8      	b.n	8008c72 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008920:	4b2b      	ldr	r3, [pc, #172]	@ (80089d0 <HAL_RCC_OscConfig+0x240>)
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	f003 0302 	and.w	r3, r3, #2
 8008928:	2b00      	cmp	r3, #0
 800892a:	d0f0      	beq.n	800890e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800892c:	4b28      	ldr	r3, [pc, #160]	@ (80089d0 <HAL_RCC_OscConfig+0x240>)
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	691b      	ldr	r3, [r3, #16]
 8008938:	00db      	lsls	r3, r3, #3
 800893a:	4925      	ldr	r1, [pc, #148]	@ (80089d0 <HAL_RCC_OscConfig+0x240>)
 800893c:	4313      	orrs	r3, r2
 800893e:	600b      	str	r3, [r1, #0]
 8008940:	e015      	b.n	800896e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008942:	4b24      	ldr	r3, [pc, #144]	@ (80089d4 <HAL_RCC_OscConfig+0x244>)
 8008944:	2200      	movs	r2, #0
 8008946:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008948:	f7fb fd48 	bl	80043dc <HAL_GetTick>
 800894c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800894e:	e008      	b.n	8008962 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008950:	f7fb fd44 	bl	80043dc <HAL_GetTick>
 8008954:	4602      	mov	r2, r0
 8008956:	693b      	ldr	r3, [r7, #16]
 8008958:	1ad3      	subs	r3, r2, r3
 800895a:	2b02      	cmp	r3, #2
 800895c:	d901      	bls.n	8008962 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800895e:	2303      	movs	r3, #3
 8008960:	e187      	b.n	8008c72 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008962:	4b1b      	ldr	r3, [pc, #108]	@ (80089d0 <HAL_RCC_OscConfig+0x240>)
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	f003 0302 	and.w	r3, r3, #2
 800896a:	2b00      	cmp	r3, #0
 800896c:	d1f0      	bne.n	8008950 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	f003 0308 	and.w	r3, r3, #8
 8008976:	2b00      	cmp	r3, #0
 8008978:	d036      	beq.n	80089e8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	695b      	ldr	r3, [r3, #20]
 800897e:	2b00      	cmp	r3, #0
 8008980:	d016      	beq.n	80089b0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008982:	4b15      	ldr	r3, [pc, #84]	@ (80089d8 <HAL_RCC_OscConfig+0x248>)
 8008984:	2201      	movs	r2, #1
 8008986:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008988:	f7fb fd28 	bl	80043dc <HAL_GetTick>
 800898c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800898e:	e008      	b.n	80089a2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008990:	f7fb fd24 	bl	80043dc <HAL_GetTick>
 8008994:	4602      	mov	r2, r0
 8008996:	693b      	ldr	r3, [r7, #16]
 8008998:	1ad3      	subs	r3, r2, r3
 800899a:	2b02      	cmp	r3, #2
 800899c:	d901      	bls.n	80089a2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800899e:	2303      	movs	r3, #3
 80089a0:	e167      	b.n	8008c72 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80089a2:	4b0b      	ldr	r3, [pc, #44]	@ (80089d0 <HAL_RCC_OscConfig+0x240>)
 80089a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80089a6:	f003 0302 	and.w	r3, r3, #2
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	d0f0      	beq.n	8008990 <HAL_RCC_OscConfig+0x200>
 80089ae:	e01b      	b.n	80089e8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80089b0:	4b09      	ldr	r3, [pc, #36]	@ (80089d8 <HAL_RCC_OscConfig+0x248>)
 80089b2:	2200      	movs	r2, #0
 80089b4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80089b6:	f7fb fd11 	bl	80043dc <HAL_GetTick>
 80089ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80089bc:	e00e      	b.n	80089dc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80089be:	f7fb fd0d 	bl	80043dc <HAL_GetTick>
 80089c2:	4602      	mov	r2, r0
 80089c4:	693b      	ldr	r3, [r7, #16]
 80089c6:	1ad3      	subs	r3, r2, r3
 80089c8:	2b02      	cmp	r3, #2
 80089ca:	d907      	bls.n	80089dc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80089cc:	2303      	movs	r3, #3
 80089ce:	e150      	b.n	8008c72 <HAL_RCC_OscConfig+0x4e2>
 80089d0:	40023800 	.word	0x40023800
 80089d4:	42470000 	.word	0x42470000
 80089d8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80089dc:	4b88      	ldr	r3, [pc, #544]	@ (8008c00 <HAL_RCC_OscConfig+0x470>)
 80089de:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80089e0:	f003 0302 	and.w	r3, r3, #2
 80089e4:	2b00      	cmp	r3, #0
 80089e6:	d1ea      	bne.n	80089be <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	f003 0304 	and.w	r3, r3, #4
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	f000 8097 	beq.w	8008b24 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80089f6:	2300      	movs	r3, #0
 80089f8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80089fa:	4b81      	ldr	r3, [pc, #516]	@ (8008c00 <HAL_RCC_OscConfig+0x470>)
 80089fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80089fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008a02:	2b00      	cmp	r3, #0
 8008a04:	d10f      	bne.n	8008a26 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008a06:	2300      	movs	r3, #0
 8008a08:	60bb      	str	r3, [r7, #8]
 8008a0a:	4b7d      	ldr	r3, [pc, #500]	@ (8008c00 <HAL_RCC_OscConfig+0x470>)
 8008a0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a0e:	4a7c      	ldr	r2, [pc, #496]	@ (8008c00 <HAL_RCC_OscConfig+0x470>)
 8008a10:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008a14:	6413      	str	r3, [r2, #64]	@ 0x40
 8008a16:	4b7a      	ldr	r3, [pc, #488]	@ (8008c00 <HAL_RCC_OscConfig+0x470>)
 8008a18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a1a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008a1e:	60bb      	str	r3, [r7, #8]
 8008a20:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008a22:	2301      	movs	r3, #1
 8008a24:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008a26:	4b77      	ldr	r3, [pc, #476]	@ (8008c04 <HAL_RCC_OscConfig+0x474>)
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	d118      	bne.n	8008a64 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008a32:	4b74      	ldr	r3, [pc, #464]	@ (8008c04 <HAL_RCC_OscConfig+0x474>)
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	4a73      	ldr	r2, [pc, #460]	@ (8008c04 <HAL_RCC_OscConfig+0x474>)
 8008a38:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008a3c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008a3e:	f7fb fccd 	bl	80043dc <HAL_GetTick>
 8008a42:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008a44:	e008      	b.n	8008a58 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008a46:	f7fb fcc9 	bl	80043dc <HAL_GetTick>
 8008a4a:	4602      	mov	r2, r0
 8008a4c:	693b      	ldr	r3, [r7, #16]
 8008a4e:	1ad3      	subs	r3, r2, r3
 8008a50:	2b02      	cmp	r3, #2
 8008a52:	d901      	bls.n	8008a58 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8008a54:	2303      	movs	r3, #3
 8008a56:	e10c      	b.n	8008c72 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008a58:	4b6a      	ldr	r3, [pc, #424]	@ (8008c04 <HAL_RCC_OscConfig+0x474>)
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008a60:	2b00      	cmp	r3, #0
 8008a62:	d0f0      	beq.n	8008a46 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	689b      	ldr	r3, [r3, #8]
 8008a68:	2b01      	cmp	r3, #1
 8008a6a:	d106      	bne.n	8008a7a <HAL_RCC_OscConfig+0x2ea>
 8008a6c:	4b64      	ldr	r3, [pc, #400]	@ (8008c00 <HAL_RCC_OscConfig+0x470>)
 8008a6e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008a70:	4a63      	ldr	r2, [pc, #396]	@ (8008c00 <HAL_RCC_OscConfig+0x470>)
 8008a72:	f043 0301 	orr.w	r3, r3, #1
 8008a76:	6713      	str	r3, [r2, #112]	@ 0x70
 8008a78:	e01c      	b.n	8008ab4 <HAL_RCC_OscConfig+0x324>
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	689b      	ldr	r3, [r3, #8]
 8008a7e:	2b05      	cmp	r3, #5
 8008a80:	d10c      	bne.n	8008a9c <HAL_RCC_OscConfig+0x30c>
 8008a82:	4b5f      	ldr	r3, [pc, #380]	@ (8008c00 <HAL_RCC_OscConfig+0x470>)
 8008a84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008a86:	4a5e      	ldr	r2, [pc, #376]	@ (8008c00 <HAL_RCC_OscConfig+0x470>)
 8008a88:	f043 0304 	orr.w	r3, r3, #4
 8008a8c:	6713      	str	r3, [r2, #112]	@ 0x70
 8008a8e:	4b5c      	ldr	r3, [pc, #368]	@ (8008c00 <HAL_RCC_OscConfig+0x470>)
 8008a90:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008a92:	4a5b      	ldr	r2, [pc, #364]	@ (8008c00 <HAL_RCC_OscConfig+0x470>)
 8008a94:	f043 0301 	orr.w	r3, r3, #1
 8008a98:	6713      	str	r3, [r2, #112]	@ 0x70
 8008a9a:	e00b      	b.n	8008ab4 <HAL_RCC_OscConfig+0x324>
 8008a9c:	4b58      	ldr	r3, [pc, #352]	@ (8008c00 <HAL_RCC_OscConfig+0x470>)
 8008a9e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008aa0:	4a57      	ldr	r2, [pc, #348]	@ (8008c00 <HAL_RCC_OscConfig+0x470>)
 8008aa2:	f023 0301 	bic.w	r3, r3, #1
 8008aa6:	6713      	str	r3, [r2, #112]	@ 0x70
 8008aa8:	4b55      	ldr	r3, [pc, #340]	@ (8008c00 <HAL_RCC_OscConfig+0x470>)
 8008aaa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008aac:	4a54      	ldr	r2, [pc, #336]	@ (8008c00 <HAL_RCC_OscConfig+0x470>)
 8008aae:	f023 0304 	bic.w	r3, r3, #4
 8008ab2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	689b      	ldr	r3, [r3, #8]
 8008ab8:	2b00      	cmp	r3, #0
 8008aba:	d015      	beq.n	8008ae8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008abc:	f7fb fc8e 	bl	80043dc <HAL_GetTick>
 8008ac0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008ac2:	e00a      	b.n	8008ada <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008ac4:	f7fb fc8a 	bl	80043dc <HAL_GetTick>
 8008ac8:	4602      	mov	r2, r0
 8008aca:	693b      	ldr	r3, [r7, #16]
 8008acc:	1ad3      	subs	r3, r2, r3
 8008ace:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008ad2:	4293      	cmp	r3, r2
 8008ad4:	d901      	bls.n	8008ada <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8008ad6:	2303      	movs	r3, #3
 8008ad8:	e0cb      	b.n	8008c72 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008ada:	4b49      	ldr	r3, [pc, #292]	@ (8008c00 <HAL_RCC_OscConfig+0x470>)
 8008adc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008ade:	f003 0302 	and.w	r3, r3, #2
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d0ee      	beq.n	8008ac4 <HAL_RCC_OscConfig+0x334>
 8008ae6:	e014      	b.n	8008b12 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008ae8:	f7fb fc78 	bl	80043dc <HAL_GetTick>
 8008aec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008aee:	e00a      	b.n	8008b06 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008af0:	f7fb fc74 	bl	80043dc <HAL_GetTick>
 8008af4:	4602      	mov	r2, r0
 8008af6:	693b      	ldr	r3, [r7, #16]
 8008af8:	1ad3      	subs	r3, r2, r3
 8008afa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008afe:	4293      	cmp	r3, r2
 8008b00:	d901      	bls.n	8008b06 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8008b02:	2303      	movs	r3, #3
 8008b04:	e0b5      	b.n	8008c72 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008b06:	4b3e      	ldr	r3, [pc, #248]	@ (8008c00 <HAL_RCC_OscConfig+0x470>)
 8008b08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008b0a:	f003 0302 	and.w	r3, r3, #2
 8008b0e:	2b00      	cmp	r3, #0
 8008b10:	d1ee      	bne.n	8008af0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8008b12:	7dfb      	ldrb	r3, [r7, #23]
 8008b14:	2b01      	cmp	r3, #1
 8008b16:	d105      	bne.n	8008b24 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008b18:	4b39      	ldr	r3, [pc, #228]	@ (8008c00 <HAL_RCC_OscConfig+0x470>)
 8008b1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b1c:	4a38      	ldr	r2, [pc, #224]	@ (8008c00 <HAL_RCC_OscConfig+0x470>)
 8008b1e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008b22:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	699b      	ldr	r3, [r3, #24]
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	f000 80a1 	beq.w	8008c70 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8008b2e:	4b34      	ldr	r3, [pc, #208]	@ (8008c00 <HAL_RCC_OscConfig+0x470>)
 8008b30:	689b      	ldr	r3, [r3, #8]
 8008b32:	f003 030c 	and.w	r3, r3, #12
 8008b36:	2b08      	cmp	r3, #8
 8008b38:	d05c      	beq.n	8008bf4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	699b      	ldr	r3, [r3, #24]
 8008b3e:	2b02      	cmp	r3, #2
 8008b40:	d141      	bne.n	8008bc6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008b42:	4b31      	ldr	r3, [pc, #196]	@ (8008c08 <HAL_RCC_OscConfig+0x478>)
 8008b44:	2200      	movs	r2, #0
 8008b46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008b48:	f7fb fc48 	bl	80043dc <HAL_GetTick>
 8008b4c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008b4e:	e008      	b.n	8008b62 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008b50:	f7fb fc44 	bl	80043dc <HAL_GetTick>
 8008b54:	4602      	mov	r2, r0
 8008b56:	693b      	ldr	r3, [r7, #16]
 8008b58:	1ad3      	subs	r3, r2, r3
 8008b5a:	2b02      	cmp	r3, #2
 8008b5c:	d901      	bls.n	8008b62 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8008b5e:	2303      	movs	r3, #3
 8008b60:	e087      	b.n	8008c72 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008b62:	4b27      	ldr	r3, [pc, #156]	@ (8008c00 <HAL_RCC_OscConfig+0x470>)
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	d1f0      	bne.n	8008b50 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	69da      	ldr	r2, [r3, #28]
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	6a1b      	ldr	r3, [r3, #32]
 8008b76:	431a      	orrs	r2, r3
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b7c:	019b      	lsls	r3, r3, #6
 8008b7e:	431a      	orrs	r2, r3
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b84:	085b      	lsrs	r3, r3, #1
 8008b86:	3b01      	subs	r3, #1
 8008b88:	041b      	lsls	r3, r3, #16
 8008b8a:	431a      	orrs	r2, r3
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b90:	061b      	lsls	r3, r3, #24
 8008b92:	491b      	ldr	r1, [pc, #108]	@ (8008c00 <HAL_RCC_OscConfig+0x470>)
 8008b94:	4313      	orrs	r3, r2
 8008b96:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008b98:	4b1b      	ldr	r3, [pc, #108]	@ (8008c08 <HAL_RCC_OscConfig+0x478>)
 8008b9a:	2201      	movs	r2, #1
 8008b9c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008b9e:	f7fb fc1d 	bl	80043dc <HAL_GetTick>
 8008ba2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008ba4:	e008      	b.n	8008bb8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008ba6:	f7fb fc19 	bl	80043dc <HAL_GetTick>
 8008baa:	4602      	mov	r2, r0
 8008bac:	693b      	ldr	r3, [r7, #16]
 8008bae:	1ad3      	subs	r3, r2, r3
 8008bb0:	2b02      	cmp	r3, #2
 8008bb2:	d901      	bls.n	8008bb8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8008bb4:	2303      	movs	r3, #3
 8008bb6:	e05c      	b.n	8008c72 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008bb8:	4b11      	ldr	r3, [pc, #68]	@ (8008c00 <HAL_RCC_OscConfig+0x470>)
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008bc0:	2b00      	cmp	r3, #0
 8008bc2:	d0f0      	beq.n	8008ba6 <HAL_RCC_OscConfig+0x416>
 8008bc4:	e054      	b.n	8008c70 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008bc6:	4b10      	ldr	r3, [pc, #64]	@ (8008c08 <HAL_RCC_OscConfig+0x478>)
 8008bc8:	2200      	movs	r2, #0
 8008bca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008bcc:	f7fb fc06 	bl	80043dc <HAL_GetTick>
 8008bd0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008bd2:	e008      	b.n	8008be6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008bd4:	f7fb fc02 	bl	80043dc <HAL_GetTick>
 8008bd8:	4602      	mov	r2, r0
 8008bda:	693b      	ldr	r3, [r7, #16]
 8008bdc:	1ad3      	subs	r3, r2, r3
 8008bde:	2b02      	cmp	r3, #2
 8008be0:	d901      	bls.n	8008be6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8008be2:	2303      	movs	r3, #3
 8008be4:	e045      	b.n	8008c72 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008be6:	4b06      	ldr	r3, [pc, #24]	@ (8008c00 <HAL_RCC_OscConfig+0x470>)
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	d1f0      	bne.n	8008bd4 <HAL_RCC_OscConfig+0x444>
 8008bf2:	e03d      	b.n	8008c70 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	699b      	ldr	r3, [r3, #24]
 8008bf8:	2b01      	cmp	r3, #1
 8008bfa:	d107      	bne.n	8008c0c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8008bfc:	2301      	movs	r3, #1
 8008bfe:	e038      	b.n	8008c72 <HAL_RCC_OscConfig+0x4e2>
 8008c00:	40023800 	.word	0x40023800
 8008c04:	40007000 	.word	0x40007000
 8008c08:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8008c0c:	4b1b      	ldr	r3, [pc, #108]	@ (8008c7c <HAL_RCC_OscConfig+0x4ec>)
 8008c0e:	685b      	ldr	r3, [r3, #4]
 8008c10:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	699b      	ldr	r3, [r3, #24]
 8008c16:	2b01      	cmp	r3, #1
 8008c18:	d028      	beq.n	8008c6c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008c1a:	68fb      	ldr	r3, [r7, #12]
 8008c1c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008c24:	429a      	cmp	r2, r3
 8008c26:	d121      	bne.n	8008c6c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008c32:	429a      	cmp	r2, r3
 8008c34:	d11a      	bne.n	8008c6c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8008c36:	68fa      	ldr	r2, [r7, #12]
 8008c38:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8008c3c:	4013      	ands	r3, r2
 8008c3e:	687a      	ldr	r2, [r7, #4]
 8008c40:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8008c42:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008c44:	4293      	cmp	r3, r2
 8008c46:	d111      	bne.n	8008c6c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c52:	085b      	lsrs	r3, r3, #1
 8008c54:	3b01      	subs	r3, #1
 8008c56:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8008c58:	429a      	cmp	r2, r3
 8008c5a:	d107      	bne.n	8008c6c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c66:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008c68:	429a      	cmp	r2, r3
 8008c6a:	d001      	beq.n	8008c70 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8008c6c:	2301      	movs	r3, #1
 8008c6e:	e000      	b.n	8008c72 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8008c70:	2300      	movs	r3, #0
}
 8008c72:	4618      	mov	r0, r3
 8008c74:	3718      	adds	r7, #24
 8008c76:	46bd      	mov	sp, r7
 8008c78:	bd80      	pop	{r7, pc}
 8008c7a:	bf00      	nop
 8008c7c:	40023800 	.word	0x40023800

08008c80 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008c80:	b580      	push	{r7, lr}
 8008c82:	b084      	sub	sp, #16
 8008c84:	af00      	add	r7, sp, #0
 8008c86:	6078      	str	r0, [r7, #4]
 8008c88:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	d101      	bne.n	8008c94 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008c90:	2301      	movs	r3, #1
 8008c92:	e0cc      	b.n	8008e2e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008c94:	4b68      	ldr	r3, [pc, #416]	@ (8008e38 <HAL_RCC_ClockConfig+0x1b8>)
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	f003 030f 	and.w	r3, r3, #15
 8008c9c:	683a      	ldr	r2, [r7, #0]
 8008c9e:	429a      	cmp	r2, r3
 8008ca0:	d90c      	bls.n	8008cbc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008ca2:	4b65      	ldr	r3, [pc, #404]	@ (8008e38 <HAL_RCC_ClockConfig+0x1b8>)
 8008ca4:	683a      	ldr	r2, [r7, #0]
 8008ca6:	b2d2      	uxtb	r2, r2
 8008ca8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008caa:	4b63      	ldr	r3, [pc, #396]	@ (8008e38 <HAL_RCC_ClockConfig+0x1b8>)
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	f003 030f 	and.w	r3, r3, #15
 8008cb2:	683a      	ldr	r2, [r7, #0]
 8008cb4:	429a      	cmp	r2, r3
 8008cb6:	d001      	beq.n	8008cbc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8008cb8:	2301      	movs	r3, #1
 8008cba:	e0b8      	b.n	8008e2e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	f003 0302 	and.w	r3, r3, #2
 8008cc4:	2b00      	cmp	r3, #0
 8008cc6:	d020      	beq.n	8008d0a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	f003 0304 	and.w	r3, r3, #4
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	d005      	beq.n	8008ce0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008cd4:	4b59      	ldr	r3, [pc, #356]	@ (8008e3c <HAL_RCC_ClockConfig+0x1bc>)
 8008cd6:	689b      	ldr	r3, [r3, #8]
 8008cd8:	4a58      	ldr	r2, [pc, #352]	@ (8008e3c <HAL_RCC_ClockConfig+0x1bc>)
 8008cda:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8008cde:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	f003 0308 	and.w	r3, r3, #8
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	d005      	beq.n	8008cf8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8008cec:	4b53      	ldr	r3, [pc, #332]	@ (8008e3c <HAL_RCC_ClockConfig+0x1bc>)
 8008cee:	689b      	ldr	r3, [r3, #8]
 8008cf0:	4a52      	ldr	r2, [pc, #328]	@ (8008e3c <HAL_RCC_ClockConfig+0x1bc>)
 8008cf2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8008cf6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008cf8:	4b50      	ldr	r3, [pc, #320]	@ (8008e3c <HAL_RCC_ClockConfig+0x1bc>)
 8008cfa:	689b      	ldr	r3, [r3, #8]
 8008cfc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	689b      	ldr	r3, [r3, #8]
 8008d04:	494d      	ldr	r1, [pc, #308]	@ (8008e3c <HAL_RCC_ClockConfig+0x1bc>)
 8008d06:	4313      	orrs	r3, r2
 8008d08:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	f003 0301 	and.w	r3, r3, #1
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	d044      	beq.n	8008da0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	685b      	ldr	r3, [r3, #4]
 8008d1a:	2b01      	cmp	r3, #1
 8008d1c:	d107      	bne.n	8008d2e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008d1e:	4b47      	ldr	r3, [pc, #284]	@ (8008e3c <HAL_RCC_ClockConfig+0x1bc>)
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	d119      	bne.n	8008d5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008d2a:	2301      	movs	r3, #1
 8008d2c:	e07f      	b.n	8008e2e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	685b      	ldr	r3, [r3, #4]
 8008d32:	2b02      	cmp	r3, #2
 8008d34:	d003      	beq.n	8008d3e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008d3a:	2b03      	cmp	r3, #3
 8008d3c:	d107      	bne.n	8008d4e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008d3e:	4b3f      	ldr	r3, [pc, #252]	@ (8008e3c <HAL_RCC_ClockConfig+0x1bc>)
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008d46:	2b00      	cmp	r3, #0
 8008d48:	d109      	bne.n	8008d5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008d4a:	2301      	movs	r3, #1
 8008d4c:	e06f      	b.n	8008e2e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008d4e:	4b3b      	ldr	r3, [pc, #236]	@ (8008e3c <HAL_RCC_ClockConfig+0x1bc>)
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	f003 0302 	and.w	r3, r3, #2
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	d101      	bne.n	8008d5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008d5a:	2301      	movs	r3, #1
 8008d5c:	e067      	b.n	8008e2e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8008d5e:	4b37      	ldr	r3, [pc, #220]	@ (8008e3c <HAL_RCC_ClockConfig+0x1bc>)
 8008d60:	689b      	ldr	r3, [r3, #8]
 8008d62:	f023 0203 	bic.w	r2, r3, #3
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	685b      	ldr	r3, [r3, #4]
 8008d6a:	4934      	ldr	r1, [pc, #208]	@ (8008e3c <HAL_RCC_ClockConfig+0x1bc>)
 8008d6c:	4313      	orrs	r3, r2
 8008d6e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8008d70:	f7fb fb34 	bl	80043dc <HAL_GetTick>
 8008d74:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008d76:	e00a      	b.n	8008d8e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008d78:	f7fb fb30 	bl	80043dc <HAL_GetTick>
 8008d7c:	4602      	mov	r2, r0
 8008d7e:	68fb      	ldr	r3, [r7, #12]
 8008d80:	1ad3      	subs	r3, r2, r3
 8008d82:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008d86:	4293      	cmp	r3, r2
 8008d88:	d901      	bls.n	8008d8e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8008d8a:	2303      	movs	r3, #3
 8008d8c:	e04f      	b.n	8008e2e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008d8e:	4b2b      	ldr	r3, [pc, #172]	@ (8008e3c <HAL_RCC_ClockConfig+0x1bc>)
 8008d90:	689b      	ldr	r3, [r3, #8]
 8008d92:	f003 020c 	and.w	r2, r3, #12
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	685b      	ldr	r3, [r3, #4]
 8008d9a:	009b      	lsls	r3, r3, #2
 8008d9c:	429a      	cmp	r2, r3
 8008d9e:	d1eb      	bne.n	8008d78 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008da0:	4b25      	ldr	r3, [pc, #148]	@ (8008e38 <HAL_RCC_ClockConfig+0x1b8>)
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	f003 030f 	and.w	r3, r3, #15
 8008da8:	683a      	ldr	r2, [r7, #0]
 8008daa:	429a      	cmp	r2, r3
 8008dac:	d20c      	bcs.n	8008dc8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008dae:	4b22      	ldr	r3, [pc, #136]	@ (8008e38 <HAL_RCC_ClockConfig+0x1b8>)
 8008db0:	683a      	ldr	r2, [r7, #0]
 8008db2:	b2d2      	uxtb	r2, r2
 8008db4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008db6:	4b20      	ldr	r3, [pc, #128]	@ (8008e38 <HAL_RCC_ClockConfig+0x1b8>)
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	f003 030f 	and.w	r3, r3, #15
 8008dbe:	683a      	ldr	r2, [r7, #0]
 8008dc0:	429a      	cmp	r2, r3
 8008dc2:	d001      	beq.n	8008dc8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8008dc4:	2301      	movs	r3, #1
 8008dc6:	e032      	b.n	8008e2e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	f003 0304 	and.w	r3, r3, #4
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d008      	beq.n	8008de6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008dd4:	4b19      	ldr	r3, [pc, #100]	@ (8008e3c <HAL_RCC_ClockConfig+0x1bc>)
 8008dd6:	689b      	ldr	r3, [r3, #8]
 8008dd8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	68db      	ldr	r3, [r3, #12]
 8008de0:	4916      	ldr	r1, [pc, #88]	@ (8008e3c <HAL_RCC_ClockConfig+0x1bc>)
 8008de2:	4313      	orrs	r3, r2
 8008de4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	f003 0308 	and.w	r3, r3, #8
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d009      	beq.n	8008e06 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008df2:	4b12      	ldr	r3, [pc, #72]	@ (8008e3c <HAL_RCC_ClockConfig+0x1bc>)
 8008df4:	689b      	ldr	r3, [r3, #8]
 8008df6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	691b      	ldr	r3, [r3, #16]
 8008dfe:	00db      	lsls	r3, r3, #3
 8008e00:	490e      	ldr	r1, [pc, #56]	@ (8008e3c <HAL_RCC_ClockConfig+0x1bc>)
 8008e02:	4313      	orrs	r3, r2
 8008e04:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8008e06:	f000 f821 	bl	8008e4c <HAL_RCC_GetSysClockFreq>
 8008e0a:	4602      	mov	r2, r0
 8008e0c:	4b0b      	ldr	r3, [pc, #44]	@ (8008e3c <HAL_RCC_ClockConfig+0x1bc>)
 8008e0e:	689b      	ldr	r3, [r3, #8]
 8008e10:	091b      	lsrs	r3, r3, #4
 8008e12:	f003 030f 	and.w	r3, r3, #15
 8008e16:	490a      	ldr	r1, [pc, #40]	@ (8008e40 <HAL_RCC_ClockConfig+0x1c0>)
 8008e18:	5ccb      	ldrb	r3, [r1, r3]
 8008e1a:	fa22 f303 	lsr.w	r3, r2, r3
 8008e1e:	4a09      	ldr	r2, [pc, #36]	@ (8008e44 <HAL_RCC_ClockConfig+0x1c4>)
 8008e20:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8008e22:	4b09      	ldr	r3, [pc, #36]	@ (8008e48 <HAL_RCC_ClockConfig+0x1c8>)
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	4618      	mov	r0, r3
 8008e28:	f7fb fa94 	bl	8004354 <HAL_InitTick>

  return HAL_OK;
 8008e2c:	2300      	movs	r3, #0
}
 8008e2e:	4618      	mov	r0, r3
 8008e30:	3710      	adds	r7, #16
 8008e32:	46bd      	mov	sp, r7
 8008e34:	bd80      	pop	{r7, pc}
 8008e36:	bf00      	nop
 8008e38:	40023c00 	.word	0x40023c00
 8008e3c:	40023800 	.word	0x40023800
 8008e40:	08010c7c 	.word	0x08010c7c
 8008e44:	2000006c 	.word	0x2000006c
 8008e48:	200000b0 	.word	0x200000b0

08008e4c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008e4c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008e50:	b094      	sub	sp, #80	@ 0x50
 8008e52:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8008e54:	2300      	movs	r3, #0
 8008e56:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8008e58:	2300      	movs	r3, #0
 8008e5a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8008e5c:	2300      	movs	r3, #0
 8008e5e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8008e60:	2300      	movs	r3, #0
 8008e62:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008e64:	4b79      	ldr	r3, [pc, #484]	@ (800904c <HAL_RCC_GetSysClockFreq+0x200>)
 8008e66:	689b      	ldr	r3, [r3, #8]
 8008e68:	f003 030c 	and.w	r3, r3, #12
 8008e6c:	2b08      	cmp	r3, #8
 8008e6e:	d00d      	beq.n	8008e8c <HAL_RCC_GetSysClockFreq+0x40>
 8008e70:	2b08      	cmp	r3, #8
 8008e72:	f200 80e1 	bhi.w	8009038 <HAL_RCC_GetSysClockFreq+0x1ec>
 8008e76:	2b00      	cmp	r3, #0
 8008e78:	d002      	beq.n	8008e80 <HAL_RCC_GetSysClockFreq+0x34>
 8008e7a:	2b04      	cmp	r3, #4
 8008e7c:	d003      	beq.n	8008e86 <HAL_RCC_GetSysClockFreq+0x3a>
 8008e7e:	e0db      	b.n	8009038 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8008e80:	4b73      	ldr	r3, [pc, #460]	@ (8009050 <HAL_RCC_GetSysClockFreq+0x204>)
 8008e82:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8008e84:	e0db      	b.n	800903e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8008e86:	4b73      	ldr	r3, [pc, #460]	@ (8009054 <HAL_RCC_GetSysClockFreq+0x208>)
 8008e88:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8008e8a:	e0d8      	b.n	800903e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008e8c:	4b6f      	ldr	r3, [pc, #444]	@ (800904c <HAL_RCC_GetSysClockFreq+0x200>)
 8008e8e:	685b      	ldr	r3, [r3, #4]
 8008e90:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008e94:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8008e96:	4b6d      	ldr	r3, [pc, #436]	@ (800904c <HAL_RCC_GetSysClockFreq+0x200>)
 8008e98:	685b      	ldr	r3, [r3, #4]
 8008e9a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008e9e:	2b00      	cmp	r3, #0
 8008ea0:	d063      	beq.n	8008f6a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008ea2:	4b6a      	ldr	r3, [pc, #424]	@ (800904c <HAL_RCC_GetSysClockFreq+0x200>)
 8008ea4:	685b      	ldr	r3, [r3, #4]
 8008ea6:	099b      	lsrs	r3, r3, #6
 8008ea8:	2200      	movs	r2, #0
 8008eaa:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008eac:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8008eae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008eb0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008eb4:	633b      	str	r3, [r7, #48]	@ 0x30
 8008eb6:	2300      	movs	r3, #0
 8008eb8:	637b      	str	r3, [r7, #52]	@ 0x34
 8008eba:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8008ebe:	4622      	mov	r2, r4
 8008ec0:	462b      	mov	r3, r5
 8008ec2:	f04f 0000 	mov.w	r0, #0
 8008ec6:	f04f 0100 	mov.w	r1, #0
 8008eca:	0159      	lsls	r1, r3, #5
 8008ecc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008ed0:	0150      	lsls	r0, r2, #5
 8008ed2:	4602      	mov	r2, r0
 8008ed4:	460b      	mov	r3, r1
 8008ed6:	4621      	mov	r1, r4
 8008ed8:	1a51      	subs	r1, r2, r1
 8008eda:	6139      	str	r1, [r7, #16]
 8008edc:	4629      	mov	r1, r5
 8008ede:	eb63 0301 	sbc.w	r3, r3, r1
 8008ee2:	617b      	str	r3, [r7, #20]
 8008ee4:	f04f 0200 	mov.w	r2, #0
 8008ee8:	f04f 0300 	mov.w	r3, #0
 8008eec:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008ef0:	4659      	mov	r1, fp
 8008ef2:	018b      	lsls	r3, r1, #6
 8008ef4:	4651      	mov	r1, sl
 8008ef6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8008efa:	4651      	mov	r1, sl
 8008efc:	018a      	lsls	r2, r1, #6
 8008efe:	4651      	mov	r1, sl
 8008f00:	ebb2 0801 	subs.w	r8, r2, r1
 8008f04:	4659      	mov	r1, fp
 8008f06:	eb63 0901 	sbc.w	r9, r3, r1
 8008f0a:	f04f 0200 	mov.w	r2, #0
 8008f0e:	f04f 0300 	mov.w	r3, #0
 8008f12:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008f16:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008f1a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008f1e:	4690      	mov	r8, r2
 8008f20:	4699      	mov	r9, r3
 8008f22:	4623      	mov	r3, r4
 8008f24:	eb18 0303 	adds.w	r3, r8, r3
 8008f28:	60bb      	str	r3, [r7, #8]
 8008f2a:	462b      	mov	r3, r5
 8008f2c:	eb49 0303 	adc.w	r3, r9, r3
 8008f30:	60fb      	str	r3, [r7, #12]
 8008f32:	f04f 0200 	mov.w	r2, #0
 8008f36:	f04f 0300 	mov.w	r3, #0
 8008f3a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8008f3e:	4629      	mov	r1, r5
 8008f40:	024b      	lsls	r3, r1, #9
 8008f42:	4621      	mov	r1, r4
 8008f44:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8008f48:	4621      	mov	r1, r4
 8008f4a:	024a      	lsls	r2, r1, #9
 8008f4c:	4610      	mov	r0, r2
 8008f4e:	4619      	mov	r1, r3
 8008f50:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008f52:	2200      	movs	r2, #0
 8008f54:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008f56:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008f58:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8008f5c:	f7f7 fcce 	bl	80008fc <__aeabi_uldivmod>
 8008f60:	4602      	mov	r2, r0
 8008f62:	460b      	mov	r3, r1
 8008f64:	4613      	mov	r3, r2
 8008f66:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008f68:	e058      	b.n	800901c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008f6a:	4b38      	ldr	r3, [pc, #224]	@ (800904c <HAL_RCC_GetSysClockFreq+0x200>)
 8008f6c:	685b      	ldr	r3, [r3, #4]
 8008f6e:	099b      	lsrs	r3, r3, #6
 8008f70:	2200      	movs	r2, #0
 8008f72:	4618      	mov	r0, r3
 8008f74:	4611      	mov	r1, r2
 8008f76:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8008f7a:	623b      	str	r3, [r7, #32]
 8008f7c:	2300      	movs	r3, #0
 8008f7e:	627b      	str	r3, [r7, #36]	@ 0x24
 8008f80:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8008f84:	4642      	mov	r2, r8
 8008f86:	464b      	mov	r3, r9
 8008f88:	f04f 0000 	mov.w	r0, #0
 8008f8c:	f04f 0100 	mov.w	r1, #0
 8008f90:	0159      	lsls	r1, r3, #5
 8008f92:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008f96:	0150      	lsls	r0, r2, #5
 8008f98:	4602      	mov	r2, r0
 8008f9a:	460b      	mov	r3, r1
 8008f9c:	4641      	mov	r1, r8
 8008f9e:	ebb2 0a01 	subs.w	sl, r2, r1
 8008fa2:	4649      	mov	r1, r9
 8008fa4:	eb63 0b01 	sbc.w	fp, r3, r1
 8008fa8:	f04f 0200 	mov.w	r2, #0
 8008fac:	f04f 0300 	mov.w	r3, #0
 8008fb0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8008fb4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8008fb8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8008fbc:	ebb2 040a 	subs.w	r4, r2, sl
 8008fc0:	eb63 050b 	sbc.w	r5, r3, fp
 8008fc4:	f04f 0200 	mov.w	r2, #0
 8008fc8:	f04f 0300 	mov.w	r3, #0
 8008fcc:	00eb      	lsls	r3, r5, #3
 8008fce:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008fd2:	00e2      	lsls	r2, r4, #3
 8008fd4:	4614      	mov	r4, r2
 8008fd6:	461d      	mov	r5, r3
 8008fd8:	4643      	mov	r3, r8
 8008fda:	18e3      	adds	r3, r4, r3
 8008fdc:	603b      	str	r3, [r7, #0]
 8008fde:	464b      	mov	r3, r9
 8008fe0:	eb45 0303 	adc.w	r3, r5, r3
 8008fe4:	607b      	str	r3, [r7, #4]
 8008fe6:	f04f 0200 	mov.w	r2, #0
 8008fea:	f04f 0300 	mov.w	r3, #0
 8008fee:	e9d7 4500 	ldrd	r4, r5, [r7]
 8008ff2:	4629      	mov	r1, r5
 8008ff4:	028b      	lsls	r3, r1, #10
 8008ff6:	4621      	mov	r1, r4
 8008ff8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8008ffc:	4621      	mov	r1, r4
 8008ffe:	028a      	lsls	r2, r1, #10
 8009000:	4610      	mov	r0, r2
 8009002:	4619      	mov	r1, r3
 8009004:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009006:	2200      	movs	r2, #0
 8009008:	61bb      	str	r3, [r7, #24]
 800900a:	61fa      	str	r2, [r7, #28]
 800900c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009010:	f7f7 fc74 	bl	80008fc <__aeabi_uldivmod>
 8009014:	4602      	mov	r2, r0
 8009016:	460b      	mov	r3, r1
 8009018:	4613      	mov	r3, r2
 800901a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800901c:	4b0b      	ldr	r3, [pc, #44]	@ (800904c <HAL_RCC_GetSysClockFreq+0x200>)
 800901e:	685b      	ldr	r3, [r3, #4]
 8009020:	0c1b      	lsrs	r3, r3, #16
 8009022:	f003 0303 	and.w	r3, r3, #3
 8009026:	3301      	adds	r3, #1
 8009028:	005b      	lsls	r3, r3, #1
 800902a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800902c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800902e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009030:	fbb2 f3f3 	udiv	r3, r2, r3
 8009034:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8009036:	e002      	b.n	800903e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8009038:	4b05      	ldr	r3, [pc, #20]	@ (8009050 <HAL_RCC_GetSysClockFreq+0x204>)
 800903a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800903c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800903e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8009040:	4618      	mov	r0, r3
 8009042:	3750      	adds	r7, #80	@ 0x50
 8009044:	46bd      	mov	sp, r7
 8009046:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800904a:	bf00      	nop
 800904c:	40023800 	.word	0x40023800
 8009050:	00f42400 	.word	0x00f42400
 8009054:	007a1200 	.word	0x007a1200

08009058 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009058:	b480      	push	{r7}
 800905a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800905c:	4b03      	ldr	r3, [pc, #12]	@ (800906c <HAL_RCC_GetHCLKFreq+0x14>)
 800905e:	681b      	ldr	r3, [r3, #0]
}
 8009060:	4618      	mov	r0, r3
 8009062:	46bd      	mov	sp, r7
 8009064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009068:	4770      	bx	lr
 800906a:	bf00      	nop
 800906c:	2000006c 	.word	0x2000006c

08009070 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009070:	b580      	push	{r7, lr}
 8009072:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8009074:	f7ff fff0 	bl	8009058 <HAL_RCC_GetHCLKFreq>
 8009078:	4602      	mov	r2, r0
 800907a:	4b05      	ldr	r3, [pc, #20]	@ (8009090 <HAL_RCC_GetPCLK1Freq+0x20>)
 800907c:	689b      	ldr	r3, [r3, #8]
 800907e:	0a9b      	lsrs	r3, r3, #10
 8009080:	f003 0307 	and.w	r3, r3, #7
 8009084:	4903      	ldr	r1, [pc, #12]	@ (8009094 <HAL_RCC_GetPCLK1Freq+0x24>)
 8009086:	5ccb      	ldrb	r3, [r1, r3]
 8009088:	fa22 f303 	lsr.w	r3, r2, r3
}
 800908c:	4618      	mov	r0, r3
 800908e:	bd80      	pop	{r7, pc}
 8009090:	40023800 	.word	0x40023800
 8009094:	08010c8c 	.word	0x08010c8c

08009098 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009098:	b580      	push	{r7, lr}
 800909a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800909c:	f7ff ffdc 	bl	8009058 <HAL_RCC_GetHCLKFreq>
 80090a0:	4602      	mov	r2, r0
 80090a2:	4b05      	ldr	r3, [pc, #20]	@ (80090b8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80090a4:	689b      	ldr	r3, [r3, #8]
 80090a6:	0b5b      	lsrs	r3, r3, #13
 80090a8:	f003 0307 	and.w	r3, r3, #7
 80090ac:	4903      	ldr	r1, [pc, #12]	@ (80090bc <HAL_RCC_GetPCLK2Freq+0x24>)
 80090ae:	5ccb      	ldrb	r3, [r1, r3]
 80090b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80090b4:	4618      	mov	r0, r3
 80090b6:	bd80      	pop	{r7, pc}
 80090b8:	40023800 	.word	0x40023800
 80090bc:	08010c8c 	.word	0x08010c8c

080090c0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80090c0:	b580      	push	{r7, lr}
 80090c2:	b086      	sub	sp, #24
 80090c4:	af00      	add	r7, sp, #0
 80090c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80090c8:	2300      	movs	r3, #0
 80090ca:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80090cc:	2300      	movs	r3, #0
 80090ce:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	f003 0301 	and.w	r3, r3, #1
 80090d8:	2b00      	cmp	r3, #0
 80090da:	d10b      	bne.n	80090f4 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	f003 0302 	and.w	r3, r3, #2
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	d105      	bne.n	80090f4 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	681b      	ldr	r3, [r3, #0]
 80090ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80090f0:	2b00      	cmp	r3, #0
 80090f2:	d075      	beq.n	80091e0 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80090f4:	4b91      	ldr	r3, [pc, #580]	@ (800933c <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80090f6:	2200      	movs	r2, #0
 80090f8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80090fa:	f7fb f96f 	bl	80043dc <HAL_GetTick>
 80090fe:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8009100:	e008      	b.n	8009114 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8009102:	f7fb f96b 	bl	80043dc <HAL_GetTick>
 8009106:	4602      	mov	r2, r0
 8009108:	697b      	ldr	r3, [r7, #20]
 800910a:	1ad3      	subs	r3, r2, r3
 800910c:	2b02      	cmp	r3, #2
 800910e:	d901      	bls.n	8009114 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8009110:	2303      	movs	r3, #3
 8009112:	e189      	b.n	8009428 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8009114:	4b8a      	ldr	r3, [pc, #552]	@ (8009340 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800911c:	2b00      	cmp	r3, #0
 800911e:	d1f0      	bne.n	8009102 <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	f003 0301 	and.w	r3, r3, #1
 8009128:	2b00      	cmp	r3, #0
 800912a:	d009      	beq.n	8009140 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	685b      	ldr	r3, [r3, #4]
 8009130:	019a      	lsls	r2, r3, #6
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	689b      	ldr	r3, [r3, #8]
 8009136:	071b      	lsls	r3, r3, #28
 8009138:	4981      	ldr	r1, [pc, #516]	@ (8009340 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800913a:	4313      	orrs	r3, r2
 800913c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	681b      	ldr	r3, [r3, #0]
 8009144:	f003 0302 	and.w	r3, r3, #2
 8009148:	2b00      	cmp	r3, #0
 800914a:	d01f      	beq.n	800918c <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800914c:	4b7c      	ldr	r3, [pc, #496]	@ (8009340 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800914e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009152:	0f1b      	lsrs	r3, r3, #28
 8009154:	f003 0307 	and.w	r3, r3, #7
 8009158:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	685b      	ldr	r3, [r3, #4]
 800915e:	019a      	lsls	r2, r3, #6
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	68db      	ldr	r3, [r3, #12]
 8009164:	061b      	lsls	r3, r3, #24
 8009166:	431a      	orrs	r2, r3
 8009168:	693b      	ldr	r3, [r7, #16]
 800916a:	071b      	lsls	r3, r3, #28
 800916c:	4974      	ldr	r1, [pc, #464]	@ (8009340 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800916e:	4313      	orrs	r3, r2
 8009170:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8009174:	4b72      	ldr	r3, [pc, #456]	@ (8009340 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8009176:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800917a:	f023 021f 	bic.w	r2, r3, #31
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	69db      	ldr	r3, [r3, #28]
 8009182:	3b01      	subs	r3, #1
 8009184:	496e      	ldr	r1, [pc, #440]	@ (8009340 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8009186:	4313      	orrs	r3, r2
 8009188:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009194:	2b00      	cmp	r3, #0
 8009196:	d00d      	beq.n	80091b4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	685b      	ldr	r3, [r3, #4]
 800919c:	019a      	lsls	r2, r3, #6
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	68db      	ldr	r3, [r3, #12]
 80091a2:	061b      	lsls	r3, r3, #24
 80091a4:	431a      	orrs	r2, r3
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	689b      	ldr	r3, [r3, #8]
 80091aa:	071b      	lsls	r3, r3, #28
 80091ac:	4964      	ldr	r1, [pc, #400]	@ (8009340 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80091ae:	4313      	orrs	r3, r2
 80091b0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                                     PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80091b4:	4b61      	ldr	r3, [pc, #388]	@ (800933c <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80091b6:	2201      	movs	r2, #1
 80091b8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80091ba:	f7fb f90f 	bl	80043dc <HAL_GetTick>
 80091be:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80091c0:	e008      	b.n	80091d4 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80091c2:	f7fb f90b 	bl	80043dc <HAL_GetTick>
 80091c6:	4602      	mov	r2, r0
 80091c8:	697b      	ldr	r3, [r7, #20]
 80091ca:	1ad3      	subs	r3, r2, r3
 80091cc:	2b02      	cmp	r3, #2
 80091ce:	d901      	bls.n	80091d4 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80091d0:	2303      	movs	r3, #3
 80091d2:	e129      	b.n	8009428 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80091d4:	4b5a      	ldr	r3, [pc, #360]	@ (8009340 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80091dc:	2b00      	cmp	r3, #0
 80091de:	d0f0      	beq.n	80091c2 <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	f003 0304 	and.w	r3, r3, #4
 80091e8:	2b00      	cmp	r3, #0
 80091ea:	d105      	bne.n	80091f8 <HAL_RCCEx_PeriphCLKConfig+0x138>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	f003 0308 	and.w	r3, r3, #8
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 80091f4:	2b00      	cmp	r3, #0
 80091f6:	d079      	beq.n	80092ec <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80091f8:	4b52      	ldr	r3, [pc, #328]	@ (8009344 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80091fa:	2200      	movs	r2, #0
 80091fc:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80091fe:	f7fb f8ed 	bl	80043dc <HAL_GetTick>
 8009202:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8009204:	e008      	b.n	8009218 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8009206:	f7fb f8e9 	bl	80043dc <HAL_GetTick>
 800920a:	4602      	mov	r2, r0
 800920c:	697b      	ldr	r3, [r7, #20]
 800920e:	1ad3      	subs	r3, r2, r3
 8009210:	2b02      	cmp	r3, #2
 8009212:	d901      	bls.n	8009218 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8009214:	2303      	movs	r3, #3
 8009216:	e107      	b.n	8009428 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8009218:	4b49      	ldr	r3, [pc, #292]	@ (8009340 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009220:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009224:	d0ef      	beq.n	8009206 <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	681b      	ldr	r3, [r3, #0]
 800922a:	f003 0304 	and.w	r3, r3, #4
 800922e:	2b00      	cmp	r3, #0
 8009230:	d020      	beq.n	8009274 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8009232:	4b43      	ldr	r3, [pc, #268]	@ (8009340 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8009234:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009238:	0f1b      	lsrs	r3, r3, #28
 800923a:	f003 0307 	and.w	r3, r3, #7
 800923e:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	691b      	ldr	r3, [r3, #16]
 8009244:	019a      	lsls	r2, r3, #6
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	695b      	ldr	r3, [r3, #20]
 800924a:	061b      	lsls	r3, r3, #24
 800924c:	431a      	orrs	r2, r3
 800924e:	693b      	ldr	r3, [r7, #16]
 8009250:	071b      	lsls	r3, r3, #28
 8009252:	493b      	ldr	r1, [pc, #236]	@ (8009340 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8009254:	4313      	orrs	r3, r2
 8009256:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800925a:	4b39      	ldr	r3, [pc, #228]	@ (8009340 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800925c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009260:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	6a1b      	ldr	r3, [r3, #32]
 8009268:	3b01      	subs	r3, #1
 800926a:	021b      	lsls	r3, r3, #8
 800926c:	4934      	ldr	r1, [pc, #208]	@ (8009340 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800926e:	4313      	orrs	r3, r2
 8009270:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	681b      	ldr	r3, [r3, #0]
 8009278:	f003 0308 	and.w	r3, r3, #8
 800927c:	2b00      	cmp	r3, #0
 800927e:	d01e      	beq.n	80092be <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8009280:	4b2f      	ldr	r3, [pc, #188]	@ (8009340 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8009282:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009286:	0e1b      	lsrs	r3, r3, #24
 8009288:	f003 030f 	and.w	r3, r3, #15
 800928c:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	691b      	ldr	r3, [r3, #16]
 8009292:	019a      	lsls	r2, r3, #6
 8009294:	693b      	ldr	r3, [r7, #16]
 8009296:	061b      	lsls	r3, r3, #24
 8009298:	431a      	orrs	r2, r3
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	699b      	ldr	r3, [r3, #24]
 800929e:	071b      	lsls	r3, r3, #28
 80092a0:	4927      	ldr	r1, [pc, #156]	@ (8009340 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80092a2:	4313      	orrs	r3, r2
 80092a4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80092a8:	4b25      	ldr	r3, [pc, #148]	@ (8009340 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80092aa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80092ae:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80092b6:	4922      	ldr	r1, [pc, #136]	@ (8009340 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80092b8:	4313      	orrs	r3, r2
 80092ba:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80092be:	4b21      	ldr	r3, [pc, #132]	@ (8009344 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80092c0:	2201      	movs	r2, #1
 80092c2:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80092c4:	f7fb f88a 	bl	80043dc <HAL_GetTick>
 80092c8:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80092ca:	e008      	b.n	80092de <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80092cc:	f7fb f886 	bl	80043dc <HAL_GetTick>
 80092d0:	4602      	mov	r2, r0
 80092d2:	697b      	ldr	r3, [r7, #20]
 80092d4:	1ad3      	subs	r3, r2, r3
 80092d6:	2b02      	cmp	r3, #2
 80092d8:	d901      	bls.n	80092de <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80092da:	2303      	movs	r3, #3
 80092dc:	e0a4      	b.n	8009428 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80092de:	4b18      	ldr	r3, [pc, #96]	@ (8009340 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80092e6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80092ea:	d1ef      	bne.n	80092cc <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	681b      	ldr	r3, [r3, #0]
 80092f0:	f003 0320 	and.w	r3, r3, #32
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	f000 808b 	beq.w	8009410 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80092fa:	2300      	movs	r3, #0
 80092fc:	60fb      	str	r3, [r7, #12]
 80092fe:	4b10      	ldr	r3, [pc, #64]	@ (8009340 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8009300:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009302:	4a0f      	ldr	r2, [pc, #60]	@ (8009340 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8009304:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009308:	6413      	str	r3, [r2, #64]	@ 0x40
 800930a:	4b0d      	ldr	r3, [pc, #52]	@ (8009340 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800930c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800930e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009312:	60fb      	str	r3, [r7, #12]
 8009314:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8009316:	4b0c      	ldr	r3, [pc, #48]	@ (8009348 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8009318:	681b      	ldr	r3, [r3, #0]
 800931a:	4a0b      	ldr	r2, [pc, #44]	@ (8009348 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 800931c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009320:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8009322:	f7fb f85b 	bl	80043dc <HAL_GetTick>
 8009326:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8009328:	e010      	b.n	800934c <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800932a:	f7fb f857 	bl	80043dc <HAL_GetTick>
 800932e:	4602      	mov	r2, r0
 8009330:	697b      	ldr	r3, [r7, #20]
 8009332:	1ad3      	subs	r3, r2, r3
 8009334:	2b02      	cmp	r3, #2
 8009336:	d909      	bls.n	800934c <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8009338:	2303      	movs	r3, #3
 800933a:	e075      	b.n	8009428 <HAL_RCCEx_PeriphCLKConfig+0x368>
 800933c:	42470068 	.word	0x42470068
 8009340:	40023800 	.word	0x40023800
 8009344:	42470070 	.word	0x42470070
 8009348:	40007000 	.word	0x40007000
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 800934c:	4b38      	ldr	r3, [pc, #224]	@ (8009430 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009354:	2b00      	cmp	r3, #0
 8009356:	d0e8      	beq.n	800932a <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8009358:	4b36      	ldr	r3, [pc, #216]	@ (8009434 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800935a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800935c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009360:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8009362:	693b      	ldr	r3, [r7, #16]
 8009364:	2b00      	cmp	r3, #0
 8009366:	d02f      	beq.n	80093c8 <HAL_RCCEx_PeriphCLKConfig+0x308>
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800936c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009370:	693a      	ldr	r2, [r7, #16]
 8009372:	429a      	cmp	r2, r3
 8009374:	d028      	beq.n	80093c8 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8009376:	4b2f      	ldr	r3, [pc, #188]	@ (8009434 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8009378:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800937a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800937e:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8009380:	4b2d      	ldr	r3, [pc, #180]	@ (8009438 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8009382:	2201      	movs	r2, #1
 8009384:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8009386:	4b2c      	ldr	r3, [pc, #176]	@ (8009438 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8009388:	2200      	movs	r2, #0
 800938a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800938c:	4a29      	ldr	r2, [pc, #164]	@ (8009434 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800938e:	693b      	ldr	r3, [r7, #16]
 8009390:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8009392:	4b28      	ldr	r3, [pc, #160]	@ (8009434 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8009394:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009396:	f003 0301 	and.w	r3, r3, #1
 800939a:	2b01      	cmp	r3, #1
 800939c:	d114      	bne.n	80093c8 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800939e:	f7fb f81d 	bl	80043dc <HAL_GetTick>
 80093a2:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80093a4:	e00a      	b.n	80093bc <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80093a6:	f7fb f819 	bl	80043dc <HAL_GetTick>
 80093aa:	4602      	mov	r2, r0
 80093ac:	697b      	ldr	r3, [r7, #20]
 80093ae:	1ad3      	subs	r3, r2, r3
 80093b0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80093b4:	4293      	cmp	r3, r2
 80093b6:	d901      	bls.n	80093bc <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 80093b8:	2303      	movs	r3, #3
 80093ba:	e035      	b.n	8009428 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80093bc:	4b1d      	ldr	r3, [pc, #116]	@ (8009434 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80093be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80093c0:	f003 0302 	and.w	r3, r3, #2
 80093c4:	2b00      	cmp	r3, #0
 80093c6:	d0ee      	beq.n	80093a6 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80093cc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80093d0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80093d4:	d10d      	bne.n	80093f2 <HAL_RCCEx_PeriphCLKConfig+0x332>
 80093d6:	4b17      	ldr	r3, [pc, #92]	@ (8009434 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80093d8:	689b      	ldr	r3, [r3, #8]
 80093da:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80093e2:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80093e6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80093ea:	4912      	ldr	r1, [pc, #72]	@ (8009434 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80093ec:	4313      	orrs	r3, r2
 80093ee:	608b      	str	r3, [r1, #8]
 80093f0:	e005      	b.n	80093fe <HAL_RCCEx_PeriphCLKConfig+0x33e>
 80093f2:	4b10      	ldr	r3, [pc, #64]	@ (8009434 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80093f4:	689b      	ldr	r3, [r3, #8]
 80093f6:	4a0f      	ldr	r2, [pc, #60]	@ (8009434 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80093f8:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80093fc:	6093      	str	r3, [r2, #8]
 80093fe:	4b0d      	ldr	r3, [pc, #52]	@ (8009434 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8009400:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009406:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800940a:	490a      	ldr	r1, [pc, #40]	@ (8009434 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800940c:	4313      	orrs	r3, r2
 800940e:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	f003 0310 	and.w	r3, r3, #16
 8009418:	2b00      	cmp	r3, #0
 800941a:	d004      	beq.n	8009426 <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 8009422:	4b06      	ldr	r3, [pc, #24]	@ (800943c <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8009424:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8009426:	2300      	movs	r3, #0
}
 8009428:	4618      	mov	r0, r3
 800942a:	3718      	adds	r7, #24
 800942c:	46bd      	mov	sp, r7
 800942e:	bd80      	pop	{r7, pc}
 8009430:	40007000 	.word	0x40007000
 8009434:	40023800 	.word	0x40023800
 8009438:	42470e40 	.word	0x42470e40
 800943c:	424711e0 	.word	0x424711e0

08009440 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 8009440:	b580      	push	{r7, lr}
 8009442:	b082      	sub	sp, #8
 8009444:	af00      	add	r7, sp, #0
 8009446:	6078      	str	r0, [r7, #4]
 8009448:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	2b00      	cmp	r3, #0
 800944e:	d101      	bne.n	8009454 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 8009450:	2301      	movs	r3, #1
 8009452:	e025      	b.n	80094a0 <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800945a:	b2db      	uxtb	r3, r3
 800945c:	2b00      	cmp	r3, #0
 800945e:	d106      	bne.n	800946e <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	2200      	movs	r2, #0
 8009464:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 8009468:	6878      	ldr	r0, [r7, #4]
 800946a:	f7f9 f9cf 	bl	800280c <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	2202      	movs	r2, #2
 8009472:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	681a      	ldr	r2, [r3, #0]
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	3304      	adds	r3, #4
 800947e:	4619      	mov	r1, r3
 8009480:	4610      	mov	r0, r2
 8009482:	f001 fc5b 	bl	800ad3c <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	6818      	ldr	r0, [r3, #0]
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	685b      	ldr	r3, [r3, #4]
 800948e:	461a      	mov	r2, r3
 8009490:	6839      	ldr	r1, [r7, #0]
 8009492:	f001 fcb0 	bl	800adf6 <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	2201      	movs	r2, #1
 800949a:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800949e:	2300      	movs	r3, #0
}
 80094a0:	4618      	mov	r0, r3
 80094a2:	3708      	adds	r7, #8
 80094a4:	46bd      	mov	sp, r7
 80094a6:	bd80      	pop	{r7, pc}

080094a8 <HAL_SDRAM_SendCommand>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command,
                                        uint32_t Timeout)
{
 80094a8:	b580      	push	{r7, lr}
 80094aa:	b086      	sub	sp, #24
 80094ac:	af00      	add	r7, sp, #0
 80094ae:	60f8      	str	r0, [r7, #12]
 80094b0:	60b9      	str	r1, [r7, #8]
 80094b2:	607a      	str	r2, [r7, #4]
  HAL_SDRAM_StateTypeDef state = hsdram->State;
 80094b4:	68fb      	ldr	r3, [r7, #12]
 80094b6:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80094ba:	75fb      	strb	r3, [r7, #23]

  /* Check the SDRAM controller state */
  if (state == HAL_SDRAM_STATE_BUSY)
 80094bc:	7dfb      	ldrb	r3, [r7, #23]
 80094be:	2b02      	cmp	r3, #2
 80094c0:	d101      	bne.n	80094c6 <HAL_SDRAM_SendCommand+0x1e>
  {
    return HAL_BUSY;
 80094c2:	2302      	movs	r3, #2
 80094c4:	e021      	b.n	800950a <HAL_SDRAM_SendCommand+0x62>
  }
  else if ((state == HAL_SDRAM_STATE_READY) || (state == HAL_SDRAM_STATE_PRECHARGED))
 80094c6:	7dfb      	ldrb	r3, [r7, #23]
 80094c8:	2b01      	cmp	r3, #1
 80094ca:	d002      	beq.n	80094d2 <HAL_SDRAM_SendCommand+0x2a>
 80094cc:	7dfb      	ldrb	r3, [r7, #23]
 80094ce:	2b05      	cmp	r3, #5
 80094d0:	d118      	bne.n	8009504 <HAL_SDRAM_SendCommand+0x5c>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	2202      	movs	r2, #2
 80094d6:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

    /* Send SDRAM command */
    (void)FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 80094da:	68fb      	ldr	r3, [r7, #12]
 80094dc:	681b      	ldr	r3, [r3, #0]
 80094de:	687a      	ldr	r2, [r7, #4]
 80094e0:	68b9      	ldr	r1, [r7, #8]
 80094e2:	4618      	mov	r0, r3
 80094e4:	f001 fcf0 	bl	800aec8 <FMC_SDRAM_SendCommand>

    /* Update the SDRAM controller state state */
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 80094e8:	68bb      	ldr	r3, [r7, #8]
 80094ea:	681b      	ldr	r3, [r3, #0]
 80094ec:	2b02      	cmp	r3, #2
 80094ee:	d104      	bne.n	80094fa <HAL_SDRAM_SendCommand+0x52>
    {
      hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 80094f0:	68fb      	ldr	r3, [r7, #12]
 80094f2:	2205      	movs	r2, #5
 80094f4:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 80094f8:	e006      	b.n	8009508 <HAL_SDRAM_SendCommand+0x60>
    }
    else
    {
      hsdram->State = HAL_SDRAM_STATE_READY;
 80094fa:	68fb      	ldr	r3, [r7, #12]
 80094fc:	2201      	movs	r2, #1
 80094fe:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8009502:	e001      	b.n	8009508 <HAL_SDRAM_SendCommand+0x60>
    }
  }
  else
  {
    return HAL_ERROR;
 8009504:	2301      	movs	r3, #1
 8009506:	e000      	b.n	800950a <HAL_SDRAM_SendCommand+0x62>
  }

  return HAL_OK;
 8009508:	2300      	movs	r3, #0
}
 800950a:	4618      	mov	r0, r3
 800950c:	3718      	adds	r7, #24
 800950e:	46bd      	mov	sp, r7
 8009510:	bd80      	pop	{r7, pc}

08009512 <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.
  * @param  RefreshRate The SDRAM refresh rate value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 8009512:	b580      	push	{r7, lr}
 8009514:	b082      	sub	sp, #8
 8009516:	af00      	add	r7, sp, #0
 8009518:	6078      	str	r0, [r7, #4]
 800951a:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if (hsdram->State == HAL_SDRAM_STATE_BUSY)
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8009522:	b2db      	uxtb	r3, r3
 8009524:	2b02      	cmp	r3, #2
 8009526:	d101      	bne.n	800952c <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 8009528:	2302      	movs	r3, #2
 800952a:	e016      	b.n	800955a <HAL_SDRAM_ProgramRefreshRate+0x48>
  }
  else if (hsdram->State == HAL_SDRAM_STATE_READY)
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8009532:	b2db      	uxtb	r3, r3
 8009534:	2b01      	cmp	r3, #1
 8009536:	d10f      	bne.n	8009558 <HAL_SDRAM_ProgramRefreshRate+0x46>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	2202      	movs	r2, #2
 800953c:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

    /* Program the refresh rate */
    (void)FMC_SDRAM_ProgramRefreshRate(hsdram->Instance, RefreshRate);
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	6839      	ldr	r1, [r7, #0]
 8009546:	4618      	mov	r0, r3
 8009548:	f001 fcfb 	bl	800af42 <FMC_SDRAM_ProgramRefreshRate>

    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_READY;
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	2201      	movs	r2, #1
 8009550:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 8009554:	2300      	movs	r3, #0
 8009556:	e000      	b.n	800955a <HAL_SDRAM_ProgramRefreshRate+0x48>
    return HAL_ERROR;
 8009558:	2301      	movs	r3, #1
}
 800955a:	4618      	mov	r0, r3
 800955c:	3708      	adds	r7, #8
 800955e:	46bd      	mov	sp, r7
 8009560:	bd80      	pop	{r7, pc}

08009562 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009562:	b580      	push	{r7, lr}
 8009564:	b082      	sub	sp, #8
 8009566:	af00      	add	r7, sp, #0
 8009568:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	2b00      	cmp	r3, #0
 800956e:	d101      	bne.n	8009574 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8009570:	2301      	movs	r3, #1
 8009572:	e07b      	b.n	800966c <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009578:	2b00      	cmp	r3, #0
 800957a:	d108      	bne.n	800958e <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	685b      	ldr	r3, [r3, #4]
 8009580:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009584:	d009      	beq.n	800959a <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	2200      	movs	r2, #0
 800958a:	61da      	str	r2, [r3, #28]
 800958c:	e005      	b.n	800959a <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	2200      	movs	r2, #0
 8009592:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	2200      	movs	r2, #0
 8009598:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	2200      	movs	r2, #0
 800959e:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80095a6:	b2db      	uxtb	r3, r3
 80095a8:	2b00      	cmp	r3, #0
 80095aa:	d106      	bne.n	80095ba <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	2200      	movs	r2, #0
 80095b0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80095b4:	6878      	ldr	r0, [r7, #4]
 80095b6:	f7f8 ffc7 	bl	8002548 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	2202      	movs	r2, #2
 80095be:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	681a      	ldr	r2, [r3, #0]
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80095d0:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	685b      	ldr	r3, [r3, #4]
 80095d6:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	689b      	ldr	r3, [r3, #8]
 80095de:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80095e2:	431a      	orrs	r2, r3
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	68db      	ldr	r3, [r3, #12]
 80095e8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80095ec:	431a      	orrs	r2, r3
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	691b      	ldr	r3, [r3, #16]
 80095f2:	f003 0302 	and.w	r3, r3, #2
 80095f6:	431a      	orrs	r2, r3
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	695b      	ldr	r3, [r3, #20]
 80095fc:	f003 0301 	and.w	r3, r3, #1
 8009600:	431a      	orrs	r2, r3
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	699b      	ldr	r3, [r3, #24]
 8009606:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800960a:	431a      	orrs	r2, r3
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	69db      	ldr	r3, [r3, #28]
 8009610:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009614:	431a      	orrs	r2, r3
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	6a1b      	ldr	r3, [r3, #32]
 800961a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800961e:	ea42 0103 	orr.w	r1, r2, r3
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009626:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	430a      	orrs	r2, r1
 8009630:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	699b      	ldr	r3, [r3, #24]
 8009636:	0c1b      	lsrs	r3, r3, #16
 8009638:	f003 0104 	and.w	r1, r3, #4
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009640:	f003 0210 	and.w	r2, r3, #16
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	681b      	ldr	r3, [r3, #0]
 8009648:	430a      	orrs	r2, r1
 800964a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	69da      	ldr	r2, [r3, #28]
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	681b      	ldr	r3, [r3, #0]
 8009656:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800965a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	2200      	movs	r2, #0
 8009660:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	2201      	movs	r2, #1
 8009666:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800966a:	2300      	movs	r3, #0
}
 800966c:	4618      	mov	r0, r3
 800966e:	3708      	adds	r7, #8
 8009670:	46bd      	mov	sp, r7
 8009672:	bd80      	pop	{r7, pc}

08009674 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8009674:	b580      	push	{r7, lr}
 8009676:	b082      	sub	sp, #8
 8009678:	af00      	add	r7, sp, #0
 800967a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	2b00      	cmp	r3, #0
 8009680:	d101      	bne.n	8009686 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8009682:	2301      	movs	r3, #1
 8009684:	e01a      	b.n	80096bc <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	2202      	movs	r2, #2
 800968a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	681b      	ldr	r3, [r3, #0]
 8009692:	681a      	ldr	r2, [r3, #0]
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	681b      	ldr	r3, [r3, #0]
 8009698:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800969c:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 800969e:	6878      	ldr	r0, [r7, #4]
 80096a0:	f7f8 ff9a 	bl	80025d8 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	2200      	movs	r2, #0
 80096a8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	2200      	movs	r2, #0
 80096ae:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	2200      	movs	r2, #0
 80096b6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 80096ba:	2300      	movs	r3, #0
}
 80096bc:	4618      	mov	r0, r3
 80096be:	3708      	adds	r7, #8
 80096c0:	46bd      	mov	sp, r7
 80096c2:	bd80      	pop	{r7, pc}

080096c4 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80096c4:	b580      	push	{r7, lr}
 80096c6:	b088      	sub	sp, #32
 80096c8:	af00      	add	r7, sp, #0
 80096ca:	60f8      	str	r0, [r7, #12]
 80096cc:	60b9      	str	r1, [r7, #8]
 80096ce:	603b      	str	r3, [r7, #0]
 80096d0:	4613      	mov	r3, r2
 80096d2:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80096d4:	f7fa fe82 	bl	80043dc <HAL_GetTick>
 80096d8:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80096da:	88fb      	ldrh	r3, [r7, #6]
 80096dc:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80096de:	68fb      	ldr	r3, [r7, #12]
 80096e0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80096e4:	b2db      	uxtb	r3, r3
 80096e6:	2b01      	cmp	r3, #1
 80096e8:	d001      	beq.n	80096ee <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80096ea:	2302      	movs	r3, #2
 80096ec:	e12a      	b.n	8009944 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80096ee:	68bb      	ldr	r3, [r7, #8]
 80096f0:	2b00      	cmp	r3, #0
 80096f2:	d002      	beq.n	80096fa <HAL_SPI_Transmit+0x36>
 80096f4:	88fb      	ldrh	r3, [r7, #6]
 80096f6:	2b00      	cmp	r3, #0
 80096f8:	d101      	bne.n	80096fe <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80096fa:	2301      	movs	r3, #1
 80096fc:	e122      	b.n	8009944 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8009704:	2b01      	cmp	r3, #1
 8009706:	d101      	bne.n	800970c <HAL_SPI_Transmit+0x48>
 8009708:	2302      	movs	r3, #2
 800970a:	e11b      	b.n	8009944 <HAL_SPI_Transmit+0x280>
 800970c:	68fb      	ldr	r3, [r7, #12]
 800970e:	2201      	movs	r2, #1
 8009710:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8009714:	68fb      	ldr	r3, [r7, #12]
 8009716:	2203      	movs	r2, #3
 8009718:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800971c:	68fb      	ldr	r3, [r7, #12]
 800971e:	2200      	movs	r2, #0
 8009720:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8009722:	68fb      	ldr	r3, [r7, #12]
 8009724:	68ba      	ldr	r2, [r7, #8]
 8009726:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	88fa      	ldrh	r2, [r7, #6]
 800972c:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800972e:	68fb      	ldr	r3, [r7, #12]
 8009730:	88fa      	ldrh	r2, [r7, #6]
 8009732:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8009734:	68fb      	ldr	r3, [r7, #12]
 8009736:	2200      	movs	r2, #0
 8009738:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800973a:	68fb      	ldr	r3, [r7, #12]
 800973c:	2200      	movs	r2, #0
 800973e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8009740:	68fb      	ldr	r3, [r7, #12]
 8009742:	2200      	movs	r2, #0
 8009744:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8009746:	68fb      	ldr	r3, [r7, #12]
 8009748:	2200      	movs	r2, #0
 800974a:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800974c:	68fb      	ldr	r3, [r7, #12]
 800974e:	2200      	movs	r2, #0
 8009750:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009752:	68fb      	ldr	r3, [r7, #12]
 8009754:	689b      	ldr	r3, [r3, #8]
 8009756:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800975a:	d10f      	bne.n	800977c <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800975c:	68fb      	ldr	r3, [r7, #12]
 800975e:	681b      	ldr	r3, [r3, #0]
 8009760:	681a      	ldr	r2, [r3, #0]
 8009762:	68fb      	ldr	r3, [r7, #12]
 8009764:	681b      	ldr	r3, [r3, #0]
 8009766:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800976a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800976c:	68fb      	ldr	r3, [r7, #12]
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	681a      	ldr	r2, [r3, #0]
 8009772:	68fb      	ldr	r3, [r7, #12]
 8009774:	681b      	ldr	r3, [r3, #0]
 8009776:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800977a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800977c:	68fb      	ldr	r3, [r7, #12]
 800977e:	681b      	ldr	r3, [r3, #0]
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009786:	2b40      	cmp	r3, #64	@ 0x40
 8009788:	d007      	beq.n	800979a <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800978a:	68fb      	ldr	r3, [r7, #12]
 800978c:	681b      	ldr	r3, [r3, #0]
 800978e:	681a      	ldr	r2, [r3, #0]
 8009790:	68fb      	ldr	r3, [r7, #12]
 8009792:	681b      	ldr	r3, [r3, #0]
 8009794:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009798:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800979a:	68fb      	ldr	r3, [r7, #12]
 800979c:	68db      	ldr	r3, [r3, #12]
 800979e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80097a2:	d152      	bne.n	800984a <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80097a4:	68fb      	ldr	r3, [r7, #12]
 80097a6:	685b      	ldr	r3, [r3, #4]
 80097a8:	2b00      	cmp	r3, #0
 80097aa:	d002      	beq.n	80097b2 <HAL_SPI_Transmit+0xee>
 80097ac:	8b7b      	ldrh	r3, [r7, #26]
 80097ae:	2b01      	cmp	r3, #1
 80097b0:	d145      	bne.n	800983e <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80097b2:	68fb      	ldr	r3, [r7, #12]
 80097b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80097b6:	881a      	ldrh	r2, [r3, #0]
 80097b8:	68fb      	ldr	r3, [r7, #12]
 80097ba:	681b      	ldr	r3, [r3, #0]
 80097bc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80097be:	68fb      	ldr	r3, [r7, #12]
 80097c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80097c2:	1c9a      	adds	r2, r3, #2
 80097c4:	68fb      	ldr	r3, [r7, #12]
 80097c6:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80097c8:	68fb      	ldr	r3, [r7, #12]
 80097ca:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80097cc:	b29b      	uxth	r3, r3
 80097ce:	3b01      	subs	r3, #1
 80097d0:	b29a      	uxth	r2, r3
 80097d2:	68fb      	ldr	r3, [r7, #12]
 80097d4:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80097d6:	e032      	b.n	800983e <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80097d8:	68fb      	ldr	r3, [r7, #12]
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	689b      	ldr	r3, [r3, #8]
 80097de:	f003 0302 	and.w	r3, r3, #2
 80097e2:	2b02      	cmp	r3, #2
 80097e4:	d112      	bne.n	800980c <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80097e6:	68fb      	ldr	r3, [r7, #12]
 80097e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80097ea:	881a      	ldrh	r2, [r3, #0]
 80097ec:	68fb      	ldr	r3, [r7, #12]
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80097f2:	68fb      	ldr	r3, [r7, #12]
 80097f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80097f6:	1c9a      	adds	r2, r3, #2
 80097f8:	68fb      	ldr	r3, [r7, #12]
 80097fa:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80097fc:	68fb      	ldr	r3, [r7, #12]
 80097fe:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009800:	b29b      	uxth	r3, r3
 8009802:	3b01      	subs	r3, #1
 8009804:	b29a      	uxth	r2, r3
 8009806:	68fb      	ldr	r3, [r7, #12]
 8009808:	86da      	strh	r2, [r3, #54]	@ 0x36
 800980a:	e018      	b.n	800983e <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800980c:	f7fa fde6 	bl	80043dc <HAL_GetTick>
 8009810:	4602      	mov	r2, r0
 8009812:	69fb      	ldr	r3, [r7, #28]
 8009814:	1ad3      	subs	r3, r2, r3
 8009816:	683a      	ldr	r2, [r7, #0]
 8009818:	429a      	cmp	r2, r3
 800981a:	d803      	bhi.n	8009824 <HAL_SPI_Transmit+0x160>
 800981c:	683b      	ldr	r3, [r7, #0]
 800981e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009822:	d102      	bne.n	800982a <HAL_SPI_Transmit+0x166>
 8009824:	683b      	ldr	r3, [r7, #0]
 8009826:	2b00      	cmp	r3, #0
 8009828:	d109      	bne.n	800983e <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800982a:	68fb      	ldr	r3, [r7, #12]
 800982c:	2201      	movs	r2, #1
 800982e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8009832:	68fb      	ldr	r3, [r7, #12]
 8009834:	2200      	movs	r2, #0
 8009836:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800983a:	2303      	movs	r3, #3
 800983c:	e082      	b.n	8009944 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800983e:	68fb      	ldr	r3, [r7, #12]
 8009840:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009842:	b29b      	uxth	r3, r3
 8009844:	2b00      	cmp	r3, #0
 8009846:	d1c7      	bne.n	80097d8 <HAL_SPI_Transmit+0x114>
 8009848:	e053      	b.n	80098f2 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800984a:	68fb      	ldr	r3, [r7, #12]
 800984c:	685b      	ldr	r3, [r3, #4]
 800984e:	2b00      	cmp	r3, #0
 8009850:	d002      	beq.n	8009858 <HAL_SPI_Transmit+0x194>
 8009852:	8b7b      	ldrh	r3, [r7, #26]
 8009854:	2b01      	cmp	r3, #1
 8009856:	d147      	bne.n	80098e8 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8009858:	68fb      	ldr	r3, [r7, #12]
 800985a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800985c:	68fb      	ldr	r3, [r7, #12]
 800985e:	681b      	ldr	r3, [r3, #0]
 8009860:	330c      	adds	r3, #12
 8009862:	7812      	ldrb	r2, [r2, #0]
 8009864:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8009866:	68fb      	ldr	r3, [r7, #12]
 8009868:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800986a:	1c5a      	adds	r2, r3, #1
 800986c:	68fb      	ldr	r3, [r7, #12]
 800986e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8009870:	68fb      	ldr	r3, [r7, #12]
 8009872:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009874:	b29b      	uxth	r3, r3
 8009876:	3b01      	subs	r3, #1
 8009878:	b29a      	uxth	r2, r3
 800987a:	68fb      	ldr	r3, [r7, #12]
 800987c:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800987e:	e033      	b.n	80098e8 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009880:	68fb      	ldr	r3, [r7, #12]
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	689b      	ldr	r3, [r3, #8]
 8009886:	f003 0302 	and.w	r3, r3, #2
 800988a:	2b02      	cmp	r3, #2
 800988c:	d113      	bne.n	80098b6 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800988e:	68fb      	ldr	r3, [r7, #12]
 8009890:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009892:	68fb      	ldr	r3, [r7, #12]
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	330c      	adds	r3, #12
 8009898:	7812      	ldrb	r2, [r2, #0]
 800989a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800989c:	68fb      	ldr	r3, [r7, #12]
 800989e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80098a0:	1c5a      	adds	r2, r3, #1
 80098a2:	68fb      	ldr	r3, [r7, #12]
 80098a4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80098a6:	68fb      	ldr	r3, [r7, #12]
 80098a8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80098aa:	b29b      	uxth	r3, r3
 80098ac:	3b01      	subs	r3, #1
 80098ae:	b29a      	uxth	r2, r3
 80098b0:	68fb      	ldr	r3, [r7, #12]
 80098b2:	86da      	strh	r2, [r3, #54]	@ 0x36
 80098b4:	e018      	b.n	80098e8 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80098b6:	f7fa fd91 	bl	80043dc <HAL_GetTick>
 80098ba:	4602      	mov	r2, r0
 80098bc:	69fb      	ldr	r3, [r7, #28]
 80098be:	1ad3      	subs	r3, r2, r3
 80098c0:	683a      	ldr	r2, [r7, #0]
 80098c2:	429a      	cmp	r2, r3
 80098c4:	d803      	bhi.n	80098ce <HAL_SPI_Transmit+0x20a>
 80098c6:	683b      	ldr	r3, [r7, #0]
 80098c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80098cc:	d102      	bne.n	80098d4 <HAL_SPI_Transmit+0x210>
 80098ce:	683b      	ldr	r3, [r7, #0]
 80098d0:	2b00      	cmp	r3, #0
 80098d2:	d109      	bne.n	80098e8 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80098d4:	68fb      	ldr	r3, [r7, #12]
 80098d6:	2201      	movs	r2, #1
 80098d8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80098dc:	68fb      	ldr	r3, [r7, #12]
 80098de:	2200      	movs	r2, #0
 80098e0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80098e4:	2303      	movs	r3, #3
 80098e6:	e02d      	b.n	8009944 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80098e8:	68fb      	ldr	r3, [r7, #12]
 80098ea:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80098ec:	b29b      	uxth	r3, r3
 80098ee:	2b00      	cmp	r3, #0
 80098f0:	d1c6      	bne.n	8009880 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80098f2:	69fa      	ldr	r2, [r7, #28]
 80098f4:	6839      	ldr	r1, [r7, #0]
 80098f6:	68f8      	ldr	r0, [r7, #12]
 80098f8:	f000 fbe6 	bl	800a0c8 <SPI_EndRxTxTransaction>
 80098fc:	4603      	mov	r3, r0
 80098fe:	2b00      	cmp	r3, #0
 8009900:	d002      	beq.n	8009908 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009902:	68fb      	ldr	r3, [r7, #12]
 8009904:	2220      	movs	r2, #32
 8009906:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8009908:	68fb      	ldr	r3, [r7, #12]
 800990a:	689b      	ldr	r3, [r3, #8]
 800990c:	2b00      	cmp	r3, #0
 800990e:	d10a      	bne.n	8009926 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009910:	2300      	movs	r3, #0
 8009912:	617b      	str	r3, [r7, #20]
 8009914:	68fb      	ldr	r3, [r7, #12]
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	68db      	ldr	r3, [r3, #12]
 800991a:	617b      	str	r3, [r7, #20]
 800991c:	68fb      	ldr	r3, [r7, #12]
 800991e:	681b      	ldr	r3, [r3, #0]
 8009920:	689b      	ldr	r3, [r3, #8]
 8009922:	617b      	str	r3, [r7, #20]
 8009924:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8009926:	68fb      	ldr	r3, [r7, #12]
 8009928:	2201      	movs	r2, #1
 800992a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800992e:	68fb      	ldr	r3, [r7, #12]
 8009930:	2200      	movs	r2, #0
 8009932:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009936:	68fb      	ldr	r3, [r7, #12]
 8009938:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800993a:	2b00      	cmp	r3, #0
 800993c:	d001      	beq.n	8009942 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 800993e:	2301      	movs	r3, #1
 8009940:	e000      	b.n	8009944 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8009942:	2300      	movs	r3, #0
  }
}
 8009944:	4618      	mov	r0, r3
 8009946:	3720      	adds	r7, #32
 8009948:	46bd      	mov	sp, r7
 800994a:	bd80      	pop	{r7, pc}

0800994c <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800994c:	b580      	push	{r7, lr}
 800994e:	b088      	sub	sp, #32
 8009950:	af02      	add	r7, sp, #8
 8009952:	60f8      	str	r0, [r7, #12]
 8009954:	60b9      	str	r1, [r7, #8]
 8009956:	603b      	str	r3, [r7, #0]
 8009958:	4613      	mov	r3, r2
 800995a:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 800995c:	68fb      	ldr	r3, [r7, #12]
 800995e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8009962:	b2db      	uxtb	r3, r3
 8009964:	2b01      	cmp	r3, #1
 8009966:	d001      	beq.n	800996c <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8009968:	2302      	movs	r3, #2
 800996a:	e104      	b.n	8009b76 <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 800996c:	68bb      	ldr	r3, [r7, #8]
 800996e:	2b00      	cmp	r3, #0
 8009970:	d002      	beq.n	8009978 <HAL_SPI_Receive+0x2c>
 8009972:	88fb      	ldrh	r3, [r7, #6]
 8009974:	2b00      	cmp	r3, #0
 8009976:	d101      	bne.n	800997c <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 8009978:	2301      	movs	r3, #1
 800997a:	e0fc      	b.n	8009b76 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800997c:	68fb      	ldr	r3, [r7, #12]
 800997e:	685b      	ldr	r3, [r3, #4]
 8009980:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009984:	d112      	bne.n	80099ac <HAL_SPI_Receive+0x60>
 8009986:	68fb      	ldr	r3, [r7, #12]
 8009988:	689b      	ldr	r3, [r3, #8]
 800998a:	2b00      	cmp	r3, #0
 800998c:	d10e      	bne.n	80099ac <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800998e:	68fb      	ldr	r3, [r7, #12]
 8009990:	2204      	movs	r2, #4
 8009992:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8009996:	88fa      	ldrh	r2, [r7, #6]
 8009998:	683b      	ldr	r3, [r7, #0]
 800999a:	9300      	str	r3, [sp, #0]
 800999c:	4613      	mov	r3, r2
 800999e:	68ba      	ldr	r2, [r7, #8]
 80099a0:	68b9      	ldr	r1, [r7, #8]
 80099a2:	68f8      	ldr	r0, [r7, #12]
 80099a4:	f000 f8eb 	bl	8009b7e <HAL_SPI_TransmitReceive>
 80099a8:	4603      	mov	r3, r0
 80099aa:	e0e4      	b.n	8009b76 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80099ac:	f7fa fd16 	bl	80043dc <HAL_GetTick>
 80099b0:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 80099b2:	68fb      	ldr	r3, [r7, #12]
 80099b4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80099b8:	2b01      	cmp	r3, #1
 80099ba:	d101      	bne.n	80099c0 <HAL_SPI_Receive+0x74>
 80099bc:	2302      	movs	r3, #2
 80099be:	e0da      	b.n	8009b76 <HAL_SPI_Receive+0x22a>
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	2201      	movs	r2, #1
 80099c4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80099c8:	68fb      	ldr	r3, [r7, #12]
 80099ca:	2204      	movs	r2, #4
 80099cc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80099d0:	68fb      	ldr	r3, [r7, #12]
 80099d2:	2200      	movs	r2, #0
 80099d4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80099d6:	68fb      	ldr	r3, [r7, #12]
 80099d8:	68ba      	ldr	r2, [r7, #8]
 80099da:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80099dc:	68fb      	ldr	r3, [r7, #12]
 80099de:	88fa      	ldrh	r2, [r7, #6]
 80099e0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80099e2:	68fb      	ldr	r3, [r7, #12]
 80099e4:	88fa      	ldrh	r2, [r7, #6]
 80099e6:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80099e8:	68fb      	ldr	r3, [r7, #12]
 80099ea:	2200      	movs	r2, #0
 80099ec:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 80099ee:	68fb      	ldr	r3, [r7, #12]
 80099f0:	2200      	movs	r2, #0
 80099f2:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 80099f4:	68fb      	ldr	r3, [r7, #12]
 80099f6:	2200      	movs	r2, #0
 80099f8:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 80099fa:	68fb      	ldr	r3, [r7, #12]
 80099fc:	2200      	movs	r2, #0
 80099fe:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8009a00:	68fb      	ldr	r3, [r7, #12]
 8009a02:	2200      	movs	r2, #0
 8009a04:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009a06:	68fb      	ldr	r3, [r7, #12]
 8009a08:	689b      	ldr	r3, [r3, #8]
 8009a0a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009a0e:	d10f      	bne.n	8009a30 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8009a10:	68fb      	ldr	r3, [r7, #12]
 8009a12:	681b      	ldr	r3, [r3, #0]
 8009a14:	681a      	ldr	r2, [r3, #0]
 8009a16:	68fb      	ldr	r3, [r7, #12]
 8009a18:	681b      	ldr	r3, [r3, #0]
 8009a1a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009a1e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8009a20:	68fb      	ldr	r3, [r7, #12]
 8009a22:	681b      	ldr	r3, [r3, #0]
 8009a24:	681a      	ldr	r2, [r3, #0]
 8009a26:	68fb      	ldr	r3, [r7, #12]
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8009a2e:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009a30:	68fb      	ldr	r3, [r7, #12]
 8009a32:	681b      	ldr	r3, [r3, #0]
 8009a34:	681b      	ldr	r3, [r3, #0]
 8009a36:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009a3a:	2b40      	cmp	r3, #64	@ 0x40
 8009a3c:	d007      	beq.n	8009a4e <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009a3e:	68fb      	ldr	r3, [r7, #12]
 8009a40:	681b      	ldr	r3, [r3, #0]
 8009a42:	681a      	ldr	r2, [r3, #0]
 8009a44:	68fb      	ldr	r3, [r7, #12]
 8009a46:	681b      	ldr	r3, [r3, #0]
 8009a48:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009a4c:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8009a4e:	68fb      	ldr	r3, [r7, #12]
 8009a50:	68db      	ldr	r3, [r3, #12]
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	d170      	bne.n	8009b38 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8009a56:	e035      	b.n	8009ac4 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8009a58:	68fb      	ldr	r3, [r7, #12]
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	689b      	ldr	r3, [r3, #8]
 8009a5e:	f003 0301 	and.w	r3, r3, #1
 8009a62:	2b01      	cmp	r3, #1
 8009a64:	d115      	bne.n	8009a92 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8009a66:	68fb      	ldr	r3, [r7, #12]
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	f103 020c 	add.w	r2, r3, #12
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009a72:	7812      	ldrb	r2, [r2, #0]
 8009a74:	b2d2      	uxtb	r2, r2
 8009a76:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8009a78:	68fb      	ldr	r3, [r7, #12]
 8009a7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009a7c:	1c5a      	adds	r2, r3, #1
 8009a7e:	68fb      	ldr	r3, [r7, #12]
 8009a80:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8009a82:	68fb      	ldr	r3, [r7, #12]
 8009a84:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009a86:	b29b      	uxth	r3, r3
 8009a88:	3b01      	subs	r3, #1
 8009a8a:	b29a      	uxth	r2, r3
 8009a8c:	68fb      	ldr	r3, [r7, #12]
 8009a8e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8009a90:	e018      	b.n	8009ac4 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009a92:	f7fa fca3 	bl	80043dc <HAL_GetTick>
 8009a96:	4602      	mov	r2, r0
 8009a98:	697b      	ldr	r3, [r7, #20]
 8009a9a:	1ad3      	subs	r3, r2, r3
 8009a9c:	683a      	ldr	r2, [r7, #0]
 8009a9e:	429a      	cmp	r2, r3
 8009aa0:	d803      	bhi.n	8009aaa <HAL_SPI_Receive+0x15e>
 8009aa2:	683b      	ldr	r3, [r7, #0]
 8009aa4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009aa8:	d102      	bne.n	8009ab0 <HAL_SPI_Receive+0x164>
 8009aaa:	683b      	ldr	r3, [r7, #0]
 8009aac:	2b00      	cmp	r3, #0
 8009aae:	d109      	bne.n	8009ac4 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8009ab0:	68fb      	ldr	r3, [r7, #12]
 8009ab2:	2201      	movs	r2, #1
 8009ab4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8009ab8:	68fb      	ldr	r3, [r7, #12]
 8009aba:	2200      	movs	r2, #0
 8009abc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8009ac0:	2303      	movs	r3, #3
 8009ac2:	e058      	b.n	8009b76 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8009ac4:	68fb      	ldr	r3, [r7, #12]
 8009ac6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009ac8:	b29b      	uxth	r3, r3
 8009aca:	2b00      	cmp	r3, #0
 8009acc:	d1c4      	bne.n	8009a58 <HAL_SPI_Receive+0x10c>
 8009ace:	e038      	b.n	8009b42 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8009ad0:	68fb      	ldr	r3, [r7, #12]
 8009ad2:	681b      	ldr	r3, [r3, #0]
 8009ad4:	689b      	ldr	r3, [r3, #8]
 8009ad6:	f003 0301 	and.w	r3, r3, #1
 8009ada:	2b01      	cmp	r3, #1
 8009adc:	d113      	bne.n	8009b06 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009ade:	68fb      	ldr	r3, [r7, #12]
 8009ae0:	681b      	ldr	r3, [r3, #0]
 8009ae2:	68da      	ldr	r2, [r3, #12]
 8009ae4:	68fb      	ldr	r3, [r7, #12]
 8009ae6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ae8:	b292      	uxth	r2, r2
 8009aea:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8009aec:	68fb      	ldr	r3, [r7, #12]
 8009aee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009af0:	1c9a      	adds	r2, r3, #2
 8009af2:	68fb      	ldr	r3, [r7, #12]
 8009af4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8009af6:	68fb      	ldr	r3, [r7, #12]
 8009af8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009afa:	b29b      	uxth	r3, r3
 8009afc:	3b01      	subs	r3, #1
 8009afe:	b29a      	uxth	r2, r3
 8009b00:	68fb      	ldr	r3, [r7, #12]
 8009b02:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8009b04:	e018      	b.n	8009b38 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009b06:	f7fa fc69 	bl	80043dc <HAL_GetTick>
 8009b0a:	4602      	mov	r2, r0
 8009b0c:	697b      	ldr	r3, [r7, #20]
 8009b0e:	1ad3      	subs	r3, r2, r3
 8009b10:	683a      	ldr	r2, [r7, #0]
 8009b12:	429a      	cmp	r2, r3
 8009b14:	d803      	bhi.n	8009b1e <HAL_SPI_Receive+0x1d2>
 8009b16:	683b      	ldr	r3, [r7, #0]
 8009b18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b1c:	d102      	bne.n	8009b24 <HAL_SPI_Receive+0x1d8>
 8009b1e:	683b      	ldr	r3, [r7, #0]
 8009b20:	2b00      	cmp	r3, #0
 8009b22:	d109      	bne.n	8009b38 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8009b24:	68fb      	ldr	r3, [r7, #12]
 8009b26:	2201      	movs	r2, #1
 8009b28:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	2200      	movs	r2, #0
 8009b30:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8009b34:	2303      	movs	r3, #3
 8009b36:	e01e      	b.n	8009b76 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8009b38:	68fb      	ldr	r3, [r7, #12]
 8009b3a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009b3c:	b29b      	uxth	r3, r3
 8009b3e:	2b00      	cmp	r3, #0
 8009b40:	d1c6      	bne.n	8009ad0 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009b42:	697a      	ldr	r2, [r7, #20]
 8009b44:	6839      	ldr	r1, [r7, #0]
 8009b46:	68f8      	ldr	r0, [r7, #12]
 8009b48:	f000 fa58 	bl	8009ffc <SPI_EndRxTransaction>
 8009b4c:	4603      	mov	r3, r0
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	d002      	beq.n	8009b58 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009b52:	68fb      	ldr	r3, [r7, #12]
 8009b54:	2220      	movs	r2, #32
 8009b56:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8009b58:	68fb      	ldr	r3, [r7, #12]
 8009b5a:	2201      	movs	r2, #1
 8009b5c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8009b60:	68fb      	ldr	r3, [r7, #12]
 8009b62:	2200      	movs	r2, #0
 8009b64:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009b68:	68fb      	ldr	r3, [r7, #12]
 8009b6a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009b6c:	2b00      	cmp	r3, #0
 8009b6e:	d001      	beq.n	8009b74 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8009b70:	2301      	movs	r3, #1
 8009b72:	e000      	b.n	8009b76 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8009b74:	2300      	movs	r3, #0
  }
}
 8009b76:	4618      	mov	r0, r3
 8009b78:	3718      	adds	r7, #24
 8009b7a:	46bd      	mov	sp, r7
 8009b7c:	bd80      	pop	{r7, pc}

08009b7e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8009b7e:	b580      	push	{r7, lr}
 8009b80:	b08a      	sub	sp, #40	@ 0x28
 8009b82:	af00      	add	r7, sp, #0
 8009b84:	60f8      	str	r0, [r7, #12]
 8009b86:	60b9      	str	r1, [r7, #8]
 8009b88:	607a      	str	r2, [r7, #4]
 8009b8a:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8009b8c:	2301      	movs	r3, #1
 8009b8e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009b90:	f7fa fc24 	bl	80043dc <HAL_GetTick>
 8009b94:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8009b96:	68fb      	ldr	r3, [r7, #12]
 8009b98:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8009b9c:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8009b9e:	68fb      	ldr	r3, [r7, #12]
 8009ba0:	685b      	ldr	r3, [r3, #4]
 8009ba2:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8009ba4:	887b      	ldrh	r3, [r7, #2]
 8009ba6:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8009ba8:	7ffb      	ldrb	r3, [r7, #31]
 8009baa:	2b01      	cmp	r3, #1
 8009bac:	d00c      	beq.n	8009bc8 <HAL_SPI_TransmitReceive+0x4a>
 8009bae:	69bb      	ldr	r3, [r7, #24]
 8009bb0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009bb4:	d106      	bne.n	8009bc4 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8009bb6:	68fb      	ldr	r3, [r7, #12]
 8009bb8:	689b      	ldr	r3, [r3, #8]
 8009bba:	2b00      	cmp	r3, #0
 8009bbc:	d102      	bne.n	8009bc4 <HAL_SPI_TransmitReceive+0x46>
 8009bbe:	7ffb      	ldrb	r3, [r7, #31]
 8009bc0:	2b04      	cmp	r3, #4
 8009bc2:	d001      	beq.n	8009bc8 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8009bc4:	2302      	movs	r3, #2
 8009bc6:	e17f      	b.n	8009ec8 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8009bc8:	68bb      	ldr	r3, [r7, #8]
 8009bca:	2b00      	cmp	r3, #0
 8009bcc:	d005      	beq.n	8009bda <HAL_SPI_TransmitReceive+0x5c>
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	2b00      	cmp	r3, #0
 8009bd2:	d002      	beq.n	8009bda <HAL_SPI_TransmitReceive+0x5c>
 8009bd4:	887b      	ldrh	r3, [r7, #2]
 8009bd6:	2b00      	cmp	r3, #0
 8009bd8:	d101      	bne.n	8009bde <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8009bda:	2301      	movs	r3, #1
 8009bdc:	e174      	b.n	8009ec8 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009bde:	68fb      	ldr	r3, [r7, #12]
 8009be0:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8009be4:	2b01      	cmp	r3, #1
 8009be6:	d101      	bne.n	8009bec <HAL_SPI_TransmitReceive+0x6e>
 8009be8:	2302      	movs	r3, #2
 8009bea:	e16d      	b.n	8009ec8 <HAL_SPI_TransmitReceive+0x34a>
 8009bec:	68fb      	ldr	r3, [r7, #12]
 8009bee:	2201      	movs	r2, #1
 8009bf0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8009bf4:	68fb      	ldr	r3, [r7, #12]
 8009bf6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8009bfa:	b2db      	uxtb	r3, r3
 8009bfc:	2b04      	cmp	r3, #4
 8009bfe:	d003      	beq.n	8009c08 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8009c00:	68fb      	ldr	r3, [r7, #12]
 8009c02:	2205      	movs	r2, #5
 8009c04:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009c08:	68fb      	ldr	r3, [r7, #12]
 8009c0a:	2200      	movs	r2, #0
 8009c0c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8009c0e:	68fb      	ldr	r3, [r7, #12]
 8009c10:	687a      	ldr	r2, [r7, #4]
 8009c12:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8009c14:	68fb      	ldr	r3, [r7, #12]
 8009c16:	887a      	ldrh	r2, [r7, #2]
 8009c18:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8009c1a:	68fb      	ldr	r3, [r7, #12]
 8009c1c:	887a      	ldrh	r2, [r7, #2]
 8009c1e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8009c20:	68fb      	ldr	r3, [r7, #12]
 8009c22:	68ba      	ldr	r2, [r7, #8]
 8009c24:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8009c26:	68fb      	ldr	r3, [r7, #12]
 8009c28:	887a      	ldrh	r2, [r7, #2]
 8009c2a:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8009c2c:	68fb      	ldr	r3, [r7, #12]
 8009c2e:	887a      	ldrh	r2, [r7, #2]
 8009c30:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8009c32:	68fb      	ldr	r3, [r7, #12]
 8009c34:	2200      	movs	r2, #0
 8009c36:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8009c38:	68fb      	ldr	r3, [r7, #12]
 8009c3a:	2200      	movs	r2, #0
 8009c3c:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009c3e:	68fb      	ldr	r3, [r7, #12]
 8009c40:	681b      	ldr	r3, [r3, #0]
 8009c42:	681b      	ldr	r3, [r3, #0]
 8009c44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009c48:	2b40      	cmp	r3, #64	@ 0x40
 8009c4a:	d007      	beq.n	8009c5c <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009c4c:	68fb      	ldr	r3, [r7, #12]
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	681a      	ldr	r2, [r3, #0]
 8009c52:	68fb      	ldr	r3, [r7, #12]
 8009c54:	681b      	ldr	r3, [r3, #0]
 8009c56:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009c5a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	68db      	ldr	r3, [r3, #12]
 8009c60:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009c64:	d17e      	bne.n	8009d64 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009c66:	68fb      	ldr	r3, [r7, #12]
 8009c68:	685b      	ldr	r3, [r3, #4]
 8009c6a:	2b00      	cmp	r3, #0
 8009c6c:	d002      	beq.n	8009c74 <HAL_SPI_TransmitReceive+0xf6>
 8009c6e:	8afb      	ldrh	r3, [r7, #22]
 8009c70:	2b01      	cmp	r3, #1
 8009c72:	d16c      	bne.n	8009d4e <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009c74:	68fb      	ldr	r3, [r7, #12]
 8009c76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009c78:	881a      	ldrh	r2, [r3, #0]
 8009c7a:	68fb      	ldr	r3, [r7, #12]
 8009c7c:	681b      	ldr	r3, [r3, #0]
 8009c7e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009c80:	68fb      	ldr	r3, [r7, #12]
 8009c82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009c84:	1c9a      	adds	r2, r3, #2
 8009c86:	68fb      	ldr	r3, [r7, #12]
 8009c88:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8009c8a:	68fb      	ldr	r3, [r7, #12]
 8009c8c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009c8e:	b29b      	uxth	r3, r3
 8009c90:	3b01      	subs	r3, #1
 8009c92:	b29a      	uxth	r2, r3
 8009c94:	68fb      	ldr	r3, [r7, #12]
 8009c96:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009c98:	e059      	b.n	8009d4e <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009c9a:	68fb      	ldr	r3, [r7, #12]
 8009c9c:	681b      	ldr	r3, [r3, #0]
 8009c9e:	689b      	ldr	r3, [r3, #8]
 8009ca0:	f003 0302 	and.w	r3, r3, #2
 8009ca4:	2b02      	cmp	r3, #2
 8009ca6:	d11b      	bne.n	8009ce0 <HAL_SPI_TransmitReceive+0x162>
 8009ca8:	68fb      	ldr	r3, [r7, #12]
 8009caa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009cac:	b29b      	uxth	r3, r3
 8009cae:	2b00      	cmp	r3, #0
 8009cb0:	d016      	beq.n	8009ce0 <HAL_SPI_TransmitReceive+0x162>
 8009cb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009cb4:	2b01      	cmp	r3, #1
 8009cb6:	d113      	bne.n	8009ce0 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009cb8:	68fb      	ldr	r3, [r7, #12]
 8009cba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009cbc:	881a      	ldrh	r2, [r3, #0]
 8009cbe:	68fb      	ldr	r3, [r7, #12]
 8009cc0:	681b      	ldr	r3, [r3, #0]
 8009cc2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009cc4:	68fb      	ldr	r3, [r7, #12]
 8009cc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009cc8:	1c9a      	adds	r2, r3, #2
 8009cca:	68fb      	ldr	r3, [r7, #12]
 8009ccc:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8009cce:	68fb      	ldr	r3, [r7, #12]
 8009cd0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009cd2:	b29b      	uxth	r3, r3
 8009cd4:	3b01      	subs	r3, #1
 8009cd6:	b29a      	uxth	r2, r3
 8009cd8:	68fb      	ldr	r3, [r7, #12]
 8009cda:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009cdc:	2300      	movs	r3, #0
 8009cde:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009ce0:	68fb      	ldr	r3, [r7, #12]
 8009ce2:	681b      	ldr	r3, [r3, #0]
 8009ce4:	689b      	ldr	r3, [r3, #8]
 8009ce6:	f003 0301 	and.w	r3, r3, #1
 8009cea:	2b01      	cmp	r3, #1
 8009cec:	d119      	bne.n	8009d22 <HAL_SPI_TransmitReceive+0x1a4>
 8009cee:	68fb      	ldr	r3, [r7, #12]
 8009cf0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009cf2:	b29b      	uxth	r3, r3
 8009cf4:	2b00      	cmp	r3, #0
 8009cf6:	d014      	beq.n	8009d22 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009cf8:	68fb      	ldr	r3, [r7, #12]
 8009cfa:	681b      	ldr	r3, [r3, #0]
 8009cfc:	68da      	ldr	r2, [r3, #12]
 8009cfe:	68fb      	ldr	r3, [r7, #12]
 8009d00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d02:	b292      	uxth	r2, r2
 8009d04:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8009d06:	68fb      	ldr	r3, [r7, #12]
 8009d08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d0a:	1c9a      	adds	r2, r3, #2
 8009d0c:	68fb      	ldr	r3, [r7, #12]
 8009d0e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8009d10:	68fb      	ldr	r3, [r7, #12]
 8009d12:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009d14:	b29b      	uxth	r3, r3
 8009d16:	3b01      	subs	r3, #1
 8009d18:	b29a      	uxth	r2, r3
 8009d1a:	68fb      	ldr	r3, [r7, #12]
 8009d1c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009d1e:	2301      	movs	r3, #1
 8009d20:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8009d22:	f7fa fb5b 	bl	80043dc <HAL_GetTick>
 8009d26:	4602      	mov	r2, r0
 8009d28:	6a3b      	ldr	r3, [r7, #32]
 8009d2a:	1ad3      	subs	r3, r2, r3
 8009d2c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009d2e:	429a      	cmp	r2, r3
 8009d30:	d80d      	bhi.n	8009d4e <HAL_SPI_TransmitReceive+0x1d0>
 8009d32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d38:	d009      	beq.n	8009d4e <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8009d3a:	68fb      	ldr	r3, [r7, #12]
 8009d3c:	2201      	movs	r2, #1
 8009d3e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8009d42:	68fb      	ldr	r3, [r7, #12]
 8009d44:	2200      	movs	r2, #0
 8009d46:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8009d4a:	2303      	movs	r3, #3
 8009d4c:	e0bc      	b.n	8009ec8 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009d4e:	68fb      	ldr	r3, [r7, #12]
 8009d50:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009d52:	b29b      	uxth	r3, r3
 8009d54:	2b00      	cmp	r3, #0
 8009d56:	d1a0      	bne.n	8009c9a <HAL_SPI_TransmitReceive+0x11c>
 8009d58:	68fb      	ldr	r3, [r7, #12]
 8009d5a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009d5c:	b29b      	uxth	r3, r3
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	d19b      	bne.n	8009c9a <HAL_SPI_TransmitReceive+0x11c>
 8009d62:	e082      	b.n	8009e6a <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009d64:	68fb      	ldr	r3, [r7, #12]
 8009d66:	685b      	ldr	r3, [r3, #4]
 8009d68:	2b00      	cmp	r3, #0
 8009d6a:	d002      	beq.n	8009d72 <HAL_SPI_TransmitReceive+0x1f4>
 8009d6c:	8afb      	ldrh	r3, [r7, #22]
 8009d6e:	2b01      	cmp	r3, #1
 8009d70:	d171      	bne.n	8009e56 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8009d72:	68fb      	ldr	r3, [r7, #12]
 8009d74:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009d76:	68fb      	ldr	r3, [r7, #12]
 8009d78:	681b      	ldr	r3, [r3, #0]
 8009d7a:	330c      	adds	r3, #12
 8009d7c:	7812      	ldrb	r2, [r2, #0]
 8009d7e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8009d80:	68fb      	ldr	r3, [r7, #12]
 8009d82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009d84:	1c5a      	adds	r2, r3, #1
 8009d86:	68fb      	ldr	r3, [r7, #12]
 8009d88:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8009d8a:	68fb      	ldr	r3, [r7, #12]
 8009d8c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009d8e:	b29b      	uxth	r3, r3
 8009d90:	3b01      	subs	r3, #1
 8009d92:	b29a      	uxth	r2, r3
 8009d94:	68fb      	ldr	r3, [r7, #12]
 8009d96:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009d98:	e05d      	b.n	8009e56 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009d9a:	68fb      	ldr	r3, [r7, #12]
 8009d9c:	681b      	ldr	r3, [r3, #0]
 8009d9e:	689b      	ldr	r3, [r3, #8]
 8009da0:	f003 0302 	and.w	r3, r3, #2
 8009da4:	2b02      	cmp	r3, #2
 8009da6:	d11c      	bne.n	8009de2 <HAL_SPI_TransmitReceive+0x264>
 8009da8:	68fb      	ldr	r3, [r7, #12]
 8009daa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009dac:	b29b      	uxth	r3, r3
 8009dae:	2b00      	cmp	r3, #0
 8009db0:	d017      	beq.n	8009de2 <HAL_SPI_TransmitReceive+0x264>
 8009db2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009db4:	2b01      	cmp	r3, #1
 8009db6:	d114      	bne.n	8009de2 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8009db8:	68fb      	ldr	r3, [r7, #12]
 8009dba:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009dbc:	68fb      	ldr	r3, [r7, #12]
 8009dbe:	681b      	ldr	r3, [r3, #0]
 8009dc0:	330c      	adds	r3, #12
 8009dc2:	7812      	ldrb	r2, [r2, #0]
 8009dc4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8009dc6:	68fb      	ldr	r3, [r7, #12]
 8009dc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009dca:	1c5a      	adds	r2, r3, #1
 8009dcc:	68fb      	ldr	r3, [r7, #12]
 8009dce:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8009dd0:	68fb      	ldr	r3, [r7, #12]
 8009dd2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009dd4:	b29b      	uxth	r3, r3
 8009dd6:	3b01      	subs	r3, #1
 8009dd8:	b29a      	uxth	r2, r3
 8009dda:	68fb      	ldr	r3, [r7, #12]
 8009ddc:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009dde:	2300      	movs	r3, #0
 8009de0:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009de2:	68fb      	ldr	r3, [r7, #12]
 8009de4:	681b      	ldr	r3, [r3, #0]
 8009de6:	689b      	ldr	r3, [r3, #8]
 8009de8:	f003 0301 	and.w	r3, r3, #1
 8009dec:	2b01      	cmp	r3, #1
 8009dee:	d119      	bne.n	8009e24 <HAL_SPI_TransmitReceive+0x2a6>
 8009df0:	68fb      	ldr	r3, [r7, #12]
 8009df2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009df4:	b29b      	uxth	r3, r3
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	d014      	beq.n	8009e24 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8009dfa:	68fb      	ldr	r3, [r7, #12]
 8009dfc:	681b      	ldr	r3, [r3, #0]
 8009dfe:	68da      	ldr	r2, [r3, #12]
 8009e00:	68fb      	ldr	r3, [r7, #12]
 8009e02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e04:	b2d2      	uxtb	r2, r2
 8009e06:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8009e08:	68fb      	ldr	r3, [r7, #12]
 8009e0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e0c:	1c5a      	adds	r2, r3, #1
 8009e0e:	68fb      	ldr	r3, [r7, #12]
 8009e10:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8009e12:	68fb      	ldr	r3, [r7, #12]
 8009e14:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009e16:	b29b      	uxth	r3, r3
 8009e18:	3b01      	subs	r3, #1
 8009e1a:	b29a      	uxth	r2, r3
 8009e1c:	68fb      	ldr	r3, [r7, #12]
 8009e1e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009e20:	2301      	movs	r3, #1
 8009e22:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8009e24:	f7fa fada 	bl	80043dc <HAL_GetTick>
 8009e28:	4602      	mov	r2, r0
 8009e2a:	6a3b      	ldr	r3, [r7, #32]
 8009e2c:	1ad3      	subs	r3, r2, r3
 8009e2e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009e30:	429a      	cmp	r2, r3
 8009e32:	d803      	bhi.n	8009e3c <HAL_SPI_TransmitReceive+0x2be>
 8009e34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e3a:	d102      	bne.n	8009e42 <HAL_SPI_TransmitReceive+0x2c4>
 8009e3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e3e:	2b00      	cmp	r3, #0
 8009e40:	d109      	bne.n	8009e56 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8009e42:	68fb      	ldr	r3, [r7, #12]
 8009e44:	2201      	movs	r2, #1
 8009e46:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8009e4a:	68fb      	ldr	r3, [r7, #12]
 8009e4c:	2200      	movs	r2, #0
 8009e4e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8009e52:	2303      	movs	r3, #3
 8009e54:	e038      	b.n	8009ec8 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009e56:	68fb      	ldr	r3, [r7, #12]
 8009e58:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009e5a:	b29b      	uxth	r3, r3
 8009e5c:	2b00      	cmp	r3, #0
 8009e5e:	d19c      	bne.n	8009d9a <HAL_SPI_TransmitReceive+0x21c>
 8009e60:	68fb      	ldr	r3, [r7, #12]
 8009e62:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009e64:	b29b      	uxth	r3, r3
 8009e66:	2b00      	cmp	r3, #0
 8009e68:	d197      	bne.n	8009d9a <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009e6a:	6a3a      	ldr	r2, [r7, #32]
 8009e6c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009e6e:	68f8      	ldr	r0, [r7, #12]
 8009e70:	f000 f92a 	bl	800a0c8 <SPI_EndRxTxTransaction>
 8009e74:	4603      	mov	r3, r0
 8009e76:	2b00      	cmp	r3, #0
 8009e78:	d008      	beq.n	8009e8c <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009e7a:	68fb      	ldr	r3, [r7, #12]
 8009e7c:	2220      	movs	r2, #32
 8009e7e:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8009e80:	68fb      	ldr	r3, [r7, #12]
 8009e82:	2200      	movs	r2, #0
 8009e84:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8009e88:	2301      	movs	r3, #1
 8009e8a:	e01d      	b.n	8009ec8 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8009e8c:	68fb      	ldr	r3, [r7, #12]
 8009e8e:	689b      	ldr	r3, [r3, #8]
 8009e90:	2b00      	cmp	r3, #0
 8009e92:	d10a      	bne.n	8009eaa <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009e94:	2300      	movs	r3, #0
 8009e96:	613b      	str	r3, [r7, #16]
 8009e98:	68fb      	ldr	r3, [r7, #12]
 8009e9a:	681b      	ldr	r3, [r3, #0]
 8009e9c:	68db      	ldr	r3, [r3, #12]
 8009e9e:	613b      	str	r3, [r7, #16]
 8009ea0:	68fb      	ldr	r3, [r7, #12]
 8009ea2:	681b      	ldr	r3, [r3, #0]
 8009ea4:	689b      	ldr	r3, [r3, #8]
 8009ea6:	613b      	str	r3, [r7, #16]
 8009ea8:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8009eaa:	68fb      	ldr	r3, [r7, #12]
 8009eac:	2201      	movs	r2, #1
 8009eae:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8009eb2:	68fb      	ldr	r3, [r7, #12]
 8009eb4:	2200      	movs	r2, #0
 8009eb6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009eba:	68fb      	ldr	r3, [r7, #12]
 8009ebc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009ebe:	2b00      	cmp	r3, #0
 8009ec0:	d001      	beq.n	8009ec6 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8009ec2:	2301      	movs	r3, #1
 8009ec4:	e000      	b.n	8009ec8 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8009ec6:	2300      	movs	r3, #0
  }
}
 8009ec8:	4618      	mov	r0, r3
 8009eca:	3728      	adds	r7, #40	@ 0x28
 8009ecc:	46bd      	mov	sp, r7
 8009ece:	bd80      	pop	{r7, pc}

08009ed0 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 8009ed0:	b480      	push	{r7}
 8009ed2:	b083      	sub	sp, #12
 8009ed4:	af00      	add	r7, sp, #0
 8009ed6:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8009ede:	b2db      	uxtb	r3, r3
}
 8009ee0:	4618      	mov	r0, r3
 8009ee2:	370c      	adds	r7, #12
 8009ee4:	46bd      	mov	sp, r7
 8009ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eea:	4770      	bx	lr

08009eec <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009eec:	b580      	push	{r7, lr}
 8009eee:	b088      	sub	sp, #32
 8009ef0:	af00      	add	r7, sp, #0
 8009ef2:	60f8      	str	r0, [r7, #12]
 8009ef4:	60b9      	str	r1, [r7, #8]
 8009ef6:	603b      	str	r3, [r7, #0]
 8009ef8:	4613      	mov	r3, r2
 8009efa:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8009efc:	f7fa fa6e 	bl	80043dc <HAL_GetTick>
 8009f00:	4602      	mov	r2, r0
 8009f02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f04:	1a9b      	subs	r3, r3, r2
 8009f06:	683a      	ldr	r2, [r7, #0]
 8009f08:	4413      	add	r3, r2
 8009f0a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8009f0c:	f7fa fa66 	bl	80043dc <HAL_GetTick>
 8009f10:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8009f12:	4b39      	ldr	r3, [pc, #228]	@ (8009ff8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	015b      	lsls	r3, r3, #5
 8009f18:	0d1b      	lsrs	r3, r3, #20
 8009f1a:	69fa      	ldr	r2, [r7, #28]
 8009f1c:	fb02 f303 	mul.w	r3, r2, r3
 8009f20:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009f22:	e055      	b.n	8009fd0 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8009f24:	683b      	ldr	r3, [r7, #0]
 8009f26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f2a:	d051      	beq.n	8009fd0 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8009f2c:	f7fa fa56 	bl	80043dc <HAL_GetTick>
 8009f30:	4602      	mov	r2, r0
 8009f32:	69bb      	ldr	r3, [r7, #24]
 8009f34:	1ad3      	subs	r3, r2, r3
 8009f36:	69fa      	ldr	r2, [r7, #28]
 8009f38:	429a      	cmp	r2, r3
 8009f3a:	d902      	bls.n	8009f42 <SPI_WaitFlagStateUntilTimeout+0x56>
 8009f3c:	69fb      	ldr	r3, [r7, #28]
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	d13d      	bne.n	8009fbe <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009f42:	68fb      	ldr	r3, [r7, #12]
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	685a      	ldr	r2, [r3, #4]
 8009f48:	68fb      	ldr	r3, [r7, #12]
 8009f4a:	681b      	ldr	r3, [r3, #0]
 8009f4c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8009f50:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009f52:	68fb      	ldr	r3, [r7, #12]
 8009f54:	685b      	ldr	r3, [r3, #4]
 8009f56:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009f5a:	d111      	bne.n	8009f80 <SPI_WaitFlagStateUntilTimeout+0x94>
 8009f5c:	68fb      	ldr	r3, [r7, #12]
 8009f5e:	689b      	ldr	r3, [r3, #8]
 8009f60:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009f64:	d004      	beq.n	8009f70 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009f66:	68fb      	ldr	r3, [r7, #12]
 8009f68:	689b      	ldr	r3, [r3, #8]
 8009f6a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009f6e:	d107      	bne.n	8009f80 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009f70:	68fb      	ldr	r3, [r7, #12]
 8009f72:	681b      	ldr	r3, [r3, #0]
 8009f74:	681a      	ldr	r2, [r3, #0]
 8009f76:	68fb      	ldr	r3, [r7, #12]
 8009f78:	681b      	ldr	r3, [r3, #0]
 8009f7a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009f7e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009f80:	68fb      	ldr	r3, [r7, #12]
 8009f82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f84:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009f88:	d10f      	bne.n	8009faa <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8009f8a:	68fb      	ldr	r3, [r7, #12]
 8009f8c:	681b      	ldr	r3, [r3, #0]
 8009f8e:	681a      	ldr	r2, [r3, #0]
 8009f90:	68fb      	ldr	r3, [r7, #12]
 8009f92:	681b      	ldr	r3, [r3, #0]
 8009f94:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8009f98:	601a      	str	r2, [r3, #0]
 8009f9a:	68fb      	ldr	r3, [r7, #12]
 8009f9c:	681b      	ldr	r3, [r3, #0]
 8009f9e:	681a      	ldr	r2, [r3, #0]
 8009fa0:	68fb      	ldr	r3, [r7, #12]
 8009fa2:	681b      	ldr	r3, [r3, #0]
 8009fa4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8009fa8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8009faa:	68fb      	ldr	r3, [r7, #12]
 8009fac:	2201      	movs	r2, #1
 8009fae:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009fb2:	68fb      	ldr	r3, [r7, #12]
 8009fb4:	2200      	movs	r2, #0
 8009fb6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8009fba:	2303      	movs	r3, #3
 8009fbc:	e018      	b.n	8009ff0 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8009fbe:	697b      	ldr	r3, [r7, #20]
 8009fc0:	2b00      	cmp	r3, #0
 8009fc2:	d102      	bne.n	8009fca <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8009fc4:	2300      	movs	r3, #0
 8009fc6:	61fb      	str	r3, [r7, #28]
 8009fc8:	e002      	b.n	8009fd0 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8009fca:	697b      	ldr	r3, [r7, #20]
 8009fcc:	3b01      	subs	r3, #1
 8009fce:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009fd0:	68fb      	ldr	r3, [r7, #12]
 8009fd2:	681b      	ldr	r3, [r3, #0]
 8009fd4:	689a      	ldr	r2, [r3, #8]
 8009fd6:	68bb      	ldr	r3, [r7, #8]
 8009fd8:	4013      	ands	r3, r2
 8009fda:	68ba      	ldr	r2, [r7, #8]
 8009fdc:	429a      	cmp	r2, r3
 8009fde:	bf0c      	ite	eq
 8009fe0:	2301      	moveq	r3, #1
 8009fe2:	2300      	movne	r3, #0
 8009fe4:	b2db      	uxtb	r3, r3
 8009fe6:	461a      	mov	r2, r3
 8009fe8:	79fb      	ldrb	r3, [r7, #7]
 8009fea:	429a      	cmp	r2, r3
 8009fec:	d19a      	bne.n	8009f24 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8009fee:	2300      	movs	r3, #0
}
 8009ff0:	4618      	mov	r0, r3
 8009ff2:	3720      	adds	r7, #32
 8009ff4:	46bd      	mov	sp, r7
 8009ff6:	bd80      	pop	{r7, pc}
 8009ff8:	2000006c 	.word	0x2000006c

08009ffc <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8009ffc:	b580      	push	{r7, lr}
 8009ffe:	b086      	sub	sp, #24
 800a000:	af02      	add	r7, sp, #8
 800a002:	60f8      	str	r0, [r7, #12]
 800a004:	60b9      	str	r1, [r7, #8]
 800a006:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a008:	68fb      	ldr	r3, [r7, #12]
 800a00a:	685b      	ldr	r3, [r3, #4]
 800a00c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a010:	d111      	bne.n	800a036 <SPI_EndRxTransaction+0x3a>
 800a012:	68fb      	ldr	r3, [r7, #12]
 800a014:	689b      	ldr	r3, [r3, #8]
 800a016:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a01a:	d004      	beq.n	800a026 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a01c:	68fb      	ldr	r3, [r7, #12]
 800a01e:	689b      	ldr	r3, [r3, #8]
 800a020:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a024:	d107      	bne.n	800a036 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800a026:	68fb      	ldr	r3, [r7, #12]
 800a028:	681b      	ldr	r3, [r3, #0]
 800a02a:	681a      	ldr	r2, [r3, #0]
 800a02c:	68fb      	ldr	r3, [r7, #12]
 800a02e:	681b      	ldr	r3, [r3, #0]
 800a030:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a034:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a036:	68fb      	ldr	r3, [r7, #12]
 800a038:	685b      	ldr	r3, [r3, #4]
 800a03a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a03e:	d12a      	bne.n	800a096 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800a040:	68fb      	ldr	r3, [r7, #12]
 800a042:	689b      	ldr	r3, [r3, #8]
 800a044:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a048:	d012      	beq.n	800a070 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	9300      	str	r3, [sp, #0]
 800a04e:	68bb      	ldr	r3, [r7, #8]
 800a050:	2200      	movs	r2, #0
 800a052:	2180      	movs	r1, #128	@ 0x80
 800a054:	68f8      	ldr	r0, [r7, #12]
 800a056:	f7ff ff49 	bl	8009eec <SPI_WaitFlagStateUntilTimeout>
 800a05a:	4603      	mov	r3, r0
 800a05c:	2b00      	cmp	r3, #0
 800a05e:	d02d      	beq.n	800a0bc <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a060:	68fb      	ldr	r3, [r7, #12]
 800a062:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a064:	f043 0220 	orr.w	r2, r3, #32
 800a068:	68fb      	ldr	r3, [r7, #12]
 800a06a:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800a06c:	2303      	movs	r3, #3
 800a06e:	e026      	b.n	800a0be <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	9300      	str	r3, [sp, #0]
 800a074:	68bb      	ldr	r3, [r7, #8]
 800a076:	2200      	movs	r2, #0
 800a078:	2101      	movs	r1, #1
 800a07a:	68f8      	ldr	r0, [r7, #12]
 800a07c:	f7ff ff36 	bl	8009eec <SPI_WaitFlagStateUntilTimeout>
 800a080:	4603      	mov	r3, r0
 800a082:	2b00      	cmp	r3, #0
 800a084:	d01a      	beq.n	800a0bc <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a086:	68fb      	ldr	r3, [r7, #12]
 800a088:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a08a:	f043 0220 	orr.w	r2, r3, #32
 800a08e:	68fb      	ldr	r3, [r7, #12]
 800a090:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800a092:	2303      	movs	r3, #3
 800a094:	e013      	b.n	800a0be <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	9300      	str	r3, [sp, #0]
 800a09a:	68bb      	ldr	r3, [r7, #8]
 800a09c:	2200      	movs	r2, #0
 800a09e:	2101      	movs	r1, #1
 800a0a0:	68f8      	ldr	r0, [r7, #12]
 800a0a2:	f7ff ff23 	bl	8009eec <SPI_WaitFlagStateUntilTimeout>
 800a0a6:	4603      	mov	r3, r0
 800a0a8:	2b00      	cmp	r3, #0
 800a0aa:	d007      	beq.n	800a0bc <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a0ac:	68fb      	ldr	r3, [r7, #12]
 800a0ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a0b0:	f043 0220 	orr.w	r2, r3, #32
 800a0b4:	68fb      	ldr	r3, [r7, #12]
 800a0b6:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800a0b8:	2303      	movs	r3, #3
 800a0ba:	e000      	b.n	800a0be <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800a0bc:	2300      	movs	r3, #0
}
 800a0be:	4618      	mov	r0, r3
 800a0c0:	3710      	adds	r7, #16
 800a0c2:	46bd      	mov	sp, r7
 800a0c4:	bd80      	pop	{r7, pc}
	...

0800a0c8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800a0c8:	b580      	push	{r7, lr}
 800a0ca:	b088      	sub	sp, #32
 800a0cc:	af02      	add	r7, sp, #8
 800a0ce:	60f8      	str	r0, [r7, #12]
 800a0d0:	60b9      	str	r1, [r7, #8]
 800a0d2:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	9300      	str	r3, [sp, #0]
 800a0d8:	68bb      	ldr	r3, [r7, #8]
 800a0da:	2201      	movs	r2, #1
 800a0dc:	2102      	movs	r1, #2
 800a0de:	68f8      	ldr	r0, [r7, #12]
 800a0e0:	f7ff ff04 	bl	8009eec <SPI_WaitFlagStateUntilTimeout>
 800a0e4:	4603      	mov	r3, r0
 800a0e6:	2b00      	cmp	r3, #0
 800a0e8:	d007      	beq.n	800a0fa <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a0ea:	68fb      	ldr	r3, [r7, #12]
 800a0ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a0ee:	f043 0220 	orr.w	r2, r3, #32
 800a0f2:	68fb      	ldr	r3, [r7, #12]
 800a0f4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800a0f6:	2303      	movs	r3, #3
 800a0f8:	e032      	b.n	800a160 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800a0fa:	4b1b      	ldr	r3, [pc, #108]	@ (800a168 <SPI_EndRxTxTransaction+0xa0>)
 800a0fc:	681b      	ldr	r3, [r3, #0]
 800a0fe:	4a1b      	ldr	r2, [pc, #108]	@ (800a16c <SPI_EndRxTxTransaction+0xa4>)
 800a100:	fba2 2303 	umull	r2, r3, r2, r3
 800a104:	0d5b      	lsrs	r3, r3, #21
 800a106:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800a10a:	fb02 f303 	mul.w	r3, r2, r3
 800a10e:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a110:	68fb      	ldr	r3, [r7, #12]
 800a112:	685b      	ldr	r3, [r3, #4]
 800a114:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a118:	d112      	bne.n	800a140 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	9300      	str	r3, [sp, #0]
 800a11e:	68bb      	ldr	r3, [r7, #8]
 800a120:	2200      	movs	r2, #0
 800a122:	2180      	movs	r1, #128	@ 0x80
 800a124:	68f8      	ldr	r0, [r7, #12]
 800a126:	f7ff fee1 	bl	8009eec <SPI_WaitFlagStateUntilTimeout>
 800a12a:	4603      	mov	r3, r0
 800a12c:	2b00      	cmp	r3, #0
 800a12e:	d016      	beq.n	800a15e <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a130:	68fb      	ldr	r3, [r7, #12]
 800a132:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a134:	f043 0220 	orr.w	r2, r3, #32
 800a138:	68fb      	ldr	r3, [r7, #12]
 800a13a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800a13c:	2303      	movs	r3, #3
 800a13e:	e00f      	b.n	800a160 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800a140:	697b      	ldr	r3, [r7, #20]
 800a142:	2b00      	cmp	r3, #0
 800a144:	d00a      	beq.n	800a15c <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800a146:	697b      	ldr	r3, [r7, #20]
 800a148:	3b01      	subs	r3, #1
 800a14a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800a14c:	68fb      	ldr	r3, [r7, #12]
 800a14e:	681b      	ldr	r3, [r3, #0]
 800a150:	689b      	ldr	r3, [r3, #8]
 800a152:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a156:	2b80      	cmp	r3, #128	@ 0x80
 800a158:	d0f2      	beq.n	800a140 <SPI_EndRxTxTransaction+0x78>
 800a15a:	e000      	b.n	800a15e <SPI_EndRxTxTransaction+0x96>
        break;
 800a15c:	bf00      	nop
  }

  return HAL_OK;
 800a15e:	2300      	movs	r3, #0
}
 800a160:	4618      	mov	r0, r3
 800a162:	3718      	adds	r7, #24
 800a164:	46bd      	mov	sp, r7
 800a166:	bd80      	pop	{r7, pc}
 800a168:	2000006c 	.word	0x2000006c
 800a16c:	165e9f81 	.word	0x165e9f81

0800a170 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a170:	b580      	push	{r7, lr}
 800a172:	b082      	sub	sp, #8
 800a174:	af00      	add	r7, sp, #0
 800a176:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	2b00      	cmp	r3, #0
 800a17c:	d101      	bne.n	800a182 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a17e:	2301      	movs	r3, #1
 800a180:	e041      	b.n	800a206 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a188:	b2db      	uxtb	r3, r3
 800a18a:	2b00      	cmp	r3, #0
 800a18c:	d106      	bne.n	800a19c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	2200      	movs	r2, #0
 800a192:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a196:	6878      	ldr	r0, [r7, #4]
 800a198:	f7f8 fa3c 	bl	8002614 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	2202      	movs	r2, #2
 800a1a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	681a      	ldr	r2, [r3, #0]
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	3304      	adds	r3, #4
 800a1ac:	4619      	mov	r1, r3
 800a1ae:	4610      	mov	r0, r2
 800a1b0:	f000 f896 	bl	800a2e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	2201      	movs	r2, #1
 800a1b8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	2201      	movs	r2, #1
 800a1c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	2201      	movs	r2, #1
 800a1c8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	2201      	movs	r2, #1
 800a1d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	2201      	movs	r2, #1
 800a1d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	2201      	movs	r2, #1
 800a1e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	2201      	movs	r2, #1
 800a1e8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	2201      	movs	r2, #1
 800a1f0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	2201      	movs	r2, #1
 800a1f8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	2201      	movs	r2, #1
 800a200:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a204:	2300      	movs	r3, #0
}
 800a206:	4618      	mov	r0, r3
 800a208:	3708      	adds	r7, #8
 800a20a:	46bd      	mov	sp, r7
 800a20c:	bd80      	pop	{r7, pc}
	...

0800a210 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800a210:	b480      	push	{r7}
 800a212:	b085      	sub	sp, #20
 800a214:	af00      	add	r7, sp, #0
 800a216:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a21e:	b2db      	uxtb	r3, r3
 800a220:	2b01      	cmp	r3, #1
 800a222:	d001      	beq.n	800a228 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800a224:	2301      	movs	r3, #1
 800a226:	e046      	b.n	800a2b6 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	2202      	movs	r2, #2
 800a22c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	681b      	ldr	r3, [r3, #0]
 800a234:	4a23      	ldr	r2, [pc, #140]	@ (800a2c4 <HAL_TIM_Base_Start+0xb4>)
 800a236:	4293      	cmp	r3, r2
 800a238:	d022      	beq.n	800a280 <HAL_TIM_Base_Start+0x70>
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	681b      	ldr	r3, [r3, #0]
 800a23e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a242:	d01d      	beq.n	800a280 <HAL_TIM_Base_Start+0x70>
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	681b      	ldr	r3, [r3, #0]
 800a248:	4a1f      	ldr	r2, [pc, #124]	@ (800a2c8 <HAL_TIM_Base_Start+0xb8>)
 800a24a:	4293      	cmp	r3, r2
 800a24c:	d018      	beq.n	800a280 <HAL_TIM_Base_Start+0x70>
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	681b      	ldr	r3, [r3, #0]
 800a252:	4a1e      	ldr	r2, [pc, #120]	@ (800a2cc <HAL_TIM_Base_Start+0xbc>)
 800a254:	4293      	cmp	r3, r2
 800a256:	d013      	beq.n	800a280 <HAL_TIM_Base_Start+0x70>
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	681b      	ldr	r3, [r3, #0]
 800a25c:	4a1c      	ldr	r2, [pc, #112]	@ (800a2d0 <HAL_TIM_Base_Start+0xc0>)
 800a25e:	4293      	cmp	r3, r2
 800a260:	d00e      	beq.n	800a280 <HAL_TIM_Base_Start+0x70>
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	681b      	ldr	r3, [r3, #0]
 800a266:	4a1b      	ldr	r2, [pc, #108]	@ (800a2d4 <HAL_TIM_Base_Start+0xc4>)
 800a268:	4293      	cmp	r3, r2
 800a26a:	d009      	beq.n	800a280 <HAL_TIM_Base_Start+0x70>
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	681b      	ldr	r3, [r3, #0]
 800a270:	4a19      	ldr	r2, [pc, #100]	@ (800a2d8 <HAL_TIM_Base_Start+0xc8>)
 800a272:	4293      	cmp	r3, r2
 800a274:	d004      	beq.n	800a280 <HAL_TIM_Base_Start+0x70>
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	681b      	ldr	r3, [r3, #0]
 800a27a:	4a18      	ldr	r2, [pc, #96]	@ (800a2dc <HAL_TIM_Base_Start+0xcc>)
 800a27c:	4293      	cmp	r3, r2
 800a27e:	d111      	bne.n	800a2a4 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	681b      	ldr	r3, [r3, #0]
 800a284:	689b      	ldr	r3, [r3, #8]
 800a286:	f003 0307 	and.w	r3, r3, #7
 800a28a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a28c:	68fb      	ldr	r3, [r7, #12]
 800a28e:	2b06      	cmp	r3, #6
 800a290:	d010      	beq.n	800a2b4 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	681b      	ldr	r3, [r3, #0]
 800a296:	681a      	ldr	r2, [r3, #0]
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	681b      	ldr	r3, [r3, #0]
 800a29c:	f042 0201 	orr.w	r2, r2, #1
 800a2a0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a2a2:	e007      	b.n	800a2b4 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	681b      	ldr	r3, [r3, #0]
 800a2a8:	681a      	ldr	r2, [r3, #0]
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	681b      	ldr	r3, [r3, #0]
 800a2ae:	f042 0201 	orr.w	r2, r2, #1
 800a2b2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800a2b4:	2300      	movs	r3, #0
}
 800a2b6:	4618      	mov	r0, r3
 800a2b8:	3714      	adds	r7, #20
 800a2ba:	46bd      	mov	sp, r7
 800a2bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2c0:	4770      	bx	lr
 800a2c2:	bf00      	nop
 800a2c4:	40010000 	.word	0x40010000
 800a2c8:	40000400 	.word	0x40000400
 800a2cc:	40000800 	.word	0x40000800
 800a2d0:	40000c00 	.word	0x40000c00
 800a2d4:	40010400 	.word	0x40010400
 800a2d8:	40014000 	.word	0x40014000
 800a2dc:	40001800 	.word	0x40001800

0800a2e0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800a2e0:	b480      	push	{r7}
 800a2e2:	b085      	sub	sp, #20
 800a2e4:	af00      	add	r7, sp, #0
 800a2e6:	6078      	str	r0, [r7, #4]
 800a2e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	681b      	ldr	r3, [r3, #0]
 800a2ee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	4a43      	ldr	r2, [pc, #268]	@ (800a400 <TIM_Base_SetConfig+0x120>)
 800a2f4:	4293      	cmp	r3, r2
 800a2f6:	d013      	beq.n	800a320 <TIM_Base_SetConfig+0x40>
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a2fe:	d00f      	beq.n	800a320 <TIM_Base_SetConfig+0x40>
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	4a40      	ldr	r2, [pc, #256]	@ (800a404 <TIM_Base_SetConfig+0x124>)
 800a304:	4293      	cmp	r3, r2
 800a306:	d00b      	beq.n	800a320 <TIM_Base_SetConfig+0x40>
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	4a3f      	ldr	r2, [pc, #252]	@ (800a408 <TIM_Base_SetConfig+0x128>)
 800a30c:	4293      	cmp	r3, r2
 800a30e:	d007      	beq.n	800a320 <TIM_Base_SetConfig+0x40>
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	4a3e      	ldr	r2, [pc, #248]	@ (800a40c <TIM_Base_SetConfig+0x12c>)
 800a314:	4293      	cmp	r3, r2
 800a316:	d003      	beq.n	800a320 <TIM_Base_SetConfig+0x40>
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	4a3d      	ldr	r2, [pc, #244]	@ (800a410 <TIM_Base_SetConfig+0x130>)
 800a31c:	4293      	cmp	r3, r2
 800a31e:	d108      	bne.n	800a332 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a320:	68fb      	ldr	r3, [r7, #12]
 800a322:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a326:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a328:	683b      	ldr	r3, [r7, #0]
 800a32a:	685b      	ldr	r3, [r3, #4]
 800a32c:	68fa      	ldr	r2, [r7, #12]
 800a32e:	4313      	orrs	r3, r2
 800a330:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	4a32      	ldr	r2, [pc, #200]	@ (800a400 <TIM_Base_SetConfig+0x120>)
 800a336:	4293      	cmp	r3, r2
 800a338:	d02b      	beq.n	800a392 <TIM_Base_SetConfig+0xb2>
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a340:	d027      	beq.n	800a392 <TIM_Base_SetConfig+0xb2>
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	4a2f      	ldr	r2, [pc, #188]	@ (800a404 <TIM_Base_SetConfig+0x124>)
 800a346:	4293      	cmp	r3, r2
 800a348:	d023      	beq.n	800a392 <TIM_Base_SetConfig+0xb2>
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	4a2e      	ldr	r2, [pc, #184]	@ (800a408 <TIM_Base_SetConfig+0x128>)
 800a34e:	4293      	cmp	r3, r2
 800a350:	d01f      	beq.n	800a392 <TIM_Base_SetConfig+0xb2>
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	4a2d      	ldr	r2, [pc, #180]	@ (800a40c <TIM_Base_SetConfig+0x12c>)
 800a356:	4293      	cmp	r3, r2
 800a358:	d01b      	beq.n	800a392 <TIM_Base_SetConfig+0xb2>
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	4a2c      	ldr	r2, [pc, #176]	@ (800a410 <TIM_Base_SetConfig+0x130>)
 800a35e:	4293      	cmp	r3, r2
 800a360:	d017      	beq.n	800a392 <TIM_Base_SetConfig+0xb2>
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	4a2b      	ldr	r2, [pc, #172]	@ (800a414 <TIM_Base_SetConfig+0x134>)
 800a366:	4293      	cmp	r3, r2
 800a368:	d013      	beq.n	800a392 <TIM_Base_SetConfig+0xb2>
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	4a2a      	ldr	r2, [pc, #168]	@ (800a418 <TIM_Base_SetConfig+0x138>)
 800a36e:	4293      	cmp	r3, r2
 800a370:	d00f      	beq.n	800a392 <TIM_Base_SetConfig+0xb2>
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	4a29      	ldr	r2, [pc, #164]	@ (800a41c <TIM_Base_SetConfig+0x13c>)
 800a376:	4293      	cmp	r3, r2
 800a378:	d00b      	beq.n	800a392 <TIM_Base_SetConfig+0xb2>
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	4a28      	ldr	r2, [pc, #160]	@ (800a420 <TIM_Base_SetConfig+0x140>)
 800a37e:	4293      	cmp	r3, r2
 800a380:	d007      	beq.n	800a392 <TIM_Base_SetConfig+0xb2>
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	4a27      	ldr	r2, [pc, #156]	@ (800a424 <TIM_Base_SetConfig+0x144>)
 800a386:	4293      	cmp	r3, r2
 800a388:	d003      	beq.n	800a392 <TIM_Base_SetConfig+0xb2>
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	4a26      	ldr	r2, [pc, #152]	@ (800a428 <TIM_Base_SetConfig+0x148>)
 800a38e:	4293      	cmp	r3, r2
 800a390:	d108      	bne.n	800a3a4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a392:	68fb      	ldr	r3, [r7, #12]
 800a394:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a398:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a39a:	683b      	ldr	r3, [r7, #0]
 800a39c:	68db      	ldr	r3, [r3, #12]
 800a39e:	68fa      	ldr	r2, [r7, #12]
 800a3a0:	4313      	orrs	r3, r2
 800a3a2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a3a4:	68fb      	ldr	r3, [r7, #12]
 800a3a6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800a3aa:	683b      	ldr	r3, [r7, #0]
 800a3ac:	695b      	ldr	r3, [r3, #20]
 800a3ae:	4313      	orrs	r3, r2
 800a3b0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a3b2:	683b      	ldr	r3, [r7, #0]
 800a3b4:	689a      	ldr	r2, [r3, #8]
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a3ba:	683b      	ldr	r3, [r7, #0]
 800a3bc:	681a      	ldr	r2, [r3, #0]
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	4a0e      	ldr	r2, [pc, #56]	@ (800a400 <TIM_Base_SetConfig+0x120>)
 800a3c6:	4293      	cmp	r3, r2
 800a3c8:	d003      	beq.n	800a3d2 <TIM_Base_SetConfig+0xf2>
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	4a10      	ldr	r2, [pc, #64]	@ (800a410 <TIM_Base_SetConfig+0x130>)
 800a3ce:	4293      	cmp	r3, r2
 800a3d0:	d103      	bne.n	800a3da <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a3d2:	683b      	ldr	r3, [r7, #0]
 800a3d4:	691a      	ldr	r2, [r3, #16]
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	681b      	ldr	r3, [r3, #0]
 800a3de:	f043 0204 	orr.w	r2, r3, #4
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	2201      	movs	r2, #1
 800a3ea:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	68fa      	ldr	r2, [r7, #12]
 800a3f0:	601a      	str	r2, [r3, #0]
}
 800a3f2:	bf00      	nop
 800a3f4:	3714      	adds	r7, #20
 800a3f6:	46bd      	mov	sp, r7
 800a3f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3fc:	4770      	bx	lr
 800a3fe:	bf00      	nop
 800a400:	40010000 	.word	0x40010000
 800a404:	40000400 	.word	0x40000400
 800a408:	40000800 	.word	0x40000800
 800a40c:	40000c00 	.word	0x40000c00
 800a410:	40010400 	.word	0x40010400
 800a414:	40014000 	.word	0x40014000
 800a418:	40014400 	.word	0x40014400
 800a41c:	40014800 	.word	0x40014800
 800a420:	40001800 	.word	0x40001800
 800a424:	40001c00 	.word	0x40001c00
 800a428:	40002000 	.word	0x40002000

0800a42c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a42c:	b480      	push	{r7}
 800a42e:	b085      	sub	sp, #20
 800a430:	af00      	add	r7, sp, #0
 800a432:	6078      	str	r0, [r7, #4]
 800a434:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a43c:	2b01      	cmp	r3, #1
 800a43e:	d101      	bne.n	800a444 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a440:	2302      	movs	r3, #2
 800a442:	e05a      	b.n	800a4fa <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	2201      	movs	r2, #1
 800a448:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	2202      	movs	r2, #2
 800a450:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	681b      	ldr	r3, [r3, #0]
 800a458:	685b      	ldr	r3, [r3, #4]
 800a45a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	681b      	ldr	r3, [r3, #0]
 800a460:	689b      	ldr	r3, [r3, #8]
 800a462:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a464:	68fb      	ldr	r3, [r7, #12]
 800a466:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a46a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a46c:	683b      	ldr	r3, [r7, #0]
 800a46e:	681b      	ldr	r3, [r3, #0]
 800a470:	68fa      	ldr	r2, [r7, #12]
 800a472:	4313      	orrs	r3, r2
 800a474:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	681b      	ldr	r3, [r3, #0]
 800a47a:	68fa      	ldr	r2, [r7, #12]
 800a47c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	681b      	ldr	r3, [r3, #0]
 800a482:	4a21      	ldr	r2, [pc, #132]	@ (800a508 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800a484:	4293      	cmp	r3, r2
 800a486:	d022      	beq.n	800a4ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	681b      	ldr	r3, [r3, #0]
 800a48c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a490:	d01d      	beq.n	800a4ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	681b      	ldr	r3, [r3, #0]
 800a496:	4a1d      	ldr	r2, [pc, #116]	@ (800a50c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800a498:	4293      	cmp	r3, r2
 800a49a:	d018      	beq.n	800a4ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	681b      	ldr	r3, [r3, #0]
 800a4a0:	4a1b      	ldr	r2, [pc, #108]	@ (800a510 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800a4a2:	4293      	cmp	r3, r2
 800a4a4:	d013      	beq.n	800a4ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	681b      	ldr	r3, [r3, #0]
 800a4aa:	4a1a      	ldr	r2, [pc, #104]	@ (800a514 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800a4ac:	4293      	cmp	r3, r2
 800a4ae:	d00e      	beq.n	800a4ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	681b      	ldr	r3, [r3, #0]
 800a4b4:	4a18      	ldr	r2, [pc, #96]	@ (800a518 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800a4b6:	4293      	cmp	r3, r2
 800a4b8:	d009      	beq.n	800a4ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	681b      	ldr	r3, [r3, #0]
 800a4be:	4a17      	ldr	r2, [pc, #92]	@ (800a51c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800a4c0:	4293      	cmp	r3, r2
 800a4c2:	d004      	beq.n	800a4ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	681b      	ldr	r3, [r3, #0]
 800a4c8:	4a15      	ldr	r2, [pc, #84]	@ (800a520 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800a4ca:	4293      	cmp	r3, r2
 800a4cc:	d10c      	bne.n	800a4e8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a4ce:	68bb      	ldr	r3, [r7, #8]
 800a4d0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a4d4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a4d6:	683b      	ldr	r3, [r7, #0]
 800a4d8:	685b      	ldr	r3, [r3, #4]
 800a4da:	68ba      	ldr	r2, [r7, #8]
 800a4dc:	4313      	orrs	r3, r2
 800a4de:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	681b      	ldr	r3, [r3, #0]
 800a4e4:	68ba      	ldr	r2, [r7, #8]
 800a4e6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	2201      	movs	r2, #1
 800a4ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	2200      	movs	r2, #0
 800a4f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800a4f8:	2300      	movs	r3, #0
}
 800a4fa:	4618      	mov	r0, r3
 800a4fc:	3714      	adds	r7, #20
 800a4fe:	46bd      	mov	sp, r7
 800a500:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a504:	4770      	bx	lr
 800a506:	bf00      	nop
 800a508:	40010000 	.word	0x40010000
 800a50c:	40000400 	.word	0x40000400
 800a510:	40000800 	.word	0x40000800
 800a514:	40000c00 	.word	0x40000c00
 800a518:	40010400 	.word	0x40010400
 800a51c:	40014000 	.word	0x40014000
 800a520:	40001800 	.word	0x40001800

0800a524 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a524:	b580      	push	{r7, lr}
 800a526:	b082      	sub	sp, #8
 800a528:	af00      	add	r7, sp, #0
 800a52a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	2b00      	cmp	r3, #0
 800a530:	d101      	bne.n	800a536 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a532:	2301      	movs	r3, #1
 800a534:	e042      	b.n	800a5bc <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a53c:	b2db      	uxtb	r3, r3
 800a53e:	2b00      	cmp	r3, #0
 800a540:	d106      	bne.n	800a550 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	2200      	movs	r2, #0
 800a546:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a54a:	6878      	ldr	r0, [r7, #4]
 800a54c:	f7f8 f884 	bl	8002658 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	2224      	movs	r2, #36	@ 0x24
 800a554:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	681b      	ldr	r3, [r3, #0]
 800a55c:	68da      	ldr	r2, [r3, #12]
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	681b      	ldr	r3, [r3, #0]
 800a562:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800a566:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800a568:	6878      	ldr	r0, [r7, #4]
 800a56a:	f000 f973 	bl	800a854 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	681b      	ldr	r3, [r3, #0]
 800a572:	691a      	ldr	r2, [r3, #16]
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	681b      	ldr	r3, [r3, #0]
 800a578:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800a57c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	681b      	ldr	r3, [r3, #0]
 800a582:	695a      	ldr	r2, [r3, #20]
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	681b      	ldr	r3, [r3, #0]
 800a588:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800a58c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	681b      	ldr	r3, [r3, #0]
 800a592:	68da      	ldr	r2, [r3, #12]
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	681b      	ldr	r3, [r3, #0]
 800a598:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800a59c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	2200      	movs	r2, #0
 800a5a2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	2220      	movs	r2, #32
 800a5a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	2220      	movs	r2, #32
 800a5b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	2200      	movs	r2, #0
 800a5b8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800a5ba:	2300      	movs	r3, #0
}
 800a5bc:	4618      	mov	r0, r3
 800a5be:	3708      	adds	r7, #8
 800a5c0:	46bd      	mov	sp, r7
 800a5c2:	bd80      	pop	{r7, pc}

0800a5c4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a5c4:	b580      	push	{r7, lr}
 800a5c6:	b08a      	sub	sp, #40	@ 0x28
 800a5c8:	af02      	add	r7, sp, #8
 800a5ca:	60f8      	str	r0, [r7, #12]
 800a5cc:	60b9      	str	r1, [r7, #8]
 800a5ce:	603b      	str	r3, [r7, #0]
 800a5d0:	4613      	mov	r3, r2
 800a5d2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800a5d4:	2300      	movs	r3, #0
 800a5d6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a5d8:	68fb      	ldr	r3, [r7, #12]
 800a5da:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a5de:	b2db      	uxtb	r3, r3
 800a5e0:	2b20      	cmp	r3, #32
 800a5e2:	d175      	bne.n	800a6d0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800a5e4:	68bb      	ldr	r3, [r7, #8]
 800a5e6:	2b00      	cmp	r3, #0
 800a5e8:	d002      	beq.n	800a5f0 <HAL_UART_Transmit+0x2c>
 800a5ea:	88fb      	ldrh	r3, [r7, #6]
 800a5ec:	2b00      	cmp	r3, #0
 800a5ee:	d101      	bne.n	800a5f4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800a5f0:	2301      	movs	r3, #1
 800a5f2:	e06e      	b.n	800a6d2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a5f4:	68fb      	ldr	r3, [r7, #12]
 800a5f6:	2200      	movs	r2, #0
 800a5f8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a5fa:	68fb      	ldr	r3, [r7, #12]
 800a5fc:	2221      	movs	r2, #33	@ 0x21
 800a5fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800a602:	f7f9 feeb 	bl	80043dc <HAL_GetTick>
 800a606:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800a608:	68fb      	ldr	r3, [r7, #12]
 800a60a:	88fa      	ldrh	r2, [r7, #6]
 800a60c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800a60e:	68fb      	ldr	r3, [r7, #12]
 800a610:	88fa      	ldrh	r2, [r7, #6]
 800a612:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a614:	68fb      	ldr	r3, [r7, #12]
 800a616:	689b      	ldr	r3, [r3, #8]
 800a618:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a61c:	d108      	bne.n	800a630 <HAL_UART_Transmit+0x6c>
 800a61e:	68fb      	ldr	r3, [r7, #12]
 800a620:	691b      	ldr	r3, [r3, #16]
 800a622:	2b00      	cmp	r3, #0
 800a624:	d104      	bne.n	800a630 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800a626:	2300      	movs	r3, #0
 800a628:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800a62a:	68bb      	ldr	r3, [r7, #8]
 800a62c:	61bb      	str	r3, [r7, #24]
 800a62e:	e003      	b.n	800a638 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800a630:	68bb      	ldr	r3, [r7, #8]
 800a632:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a634:	2300      	movs	r3, #0
 800a636:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800a638:	e02e      	b.n	800a698 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a63a:	683b      	ldr	r3, [r7, #0]
 800a63c:	9300      	str	r3, [sp, #0]
 800a63e:	697b      	ldr	r3, [r7, #20]
 800a640:	2200      	movs	r2, #0
 800a642:	2180      	movs	r1, #128	@ 0x80
 800a644:	68f8      	ldr	r0, [r7, #12]
 800a646:	f000 f848 	bl	800a6da <UART_WaitOnFlagUntilTimeout>
 800a64a:	4603      	mov	r3, r0
 800a64c:	2b00      	cmp	r3, #0
 800a64e:	d005      	beq.n	800a65c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800a650:	68fb      	ldr	r3, [r7, #12]
 800a652:	2220      	movs	r2, #32
 800a654:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800a658:	2303      	movs	r3, #3
 800a65a:	e03a      	b.n	800a6d2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800a65c:	69fb      	ldr	r3, [r7, #28]
 800a65e:	2b00      	cmp	r3, #0
 800a660:	d10b      	bne.n	800a67a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800a662:	69bb      	ldr	r3, [r7, #24]
 800a664:	881b      	ldrh	r3, [r3, #0]
 800a666:	461a      	mov	r2, r3
 800a668:	68fb      	ldr	r3, [r7, #12]
 800a66a:	681b      	ldr	r3, [r3, #0]
 800a66c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a670:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800a672:	69bb      	ldr	r3, [r7, #24]
 800a674:	3302      	adds	r3, #2
 800a676:	61bb      	str	r3, [r7, #24]
 800a678:	e007      	b.n	800a68a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800a67a:	69fb      	ldr	r3, [r7, #28]
 800a67c:	781a      	ldrb	r2, [r3, #0]
 800a67e:	68fb      	ldr	r3, [r7, #12]
 800a680:	681b      	ldr	r3, [r3, #0]
 800a682:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800a684:	69fb      	ldr	r3, [r7, #28]
 800a686:	3301      	adds	r3, #1
 800a688:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800a68a:	68fb      	ldr	r3, [r7, #12]
 800a68c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800a68e:	b29b      	uxth	r3, r3
 800a690:	3b01      	subs	r3, #1
 800a692:	b29a      	uxth	r2, r3
 800a694:	68fb      	ldr	r3, [r7, #12]
 800a696:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800a698:	68fb      	ldr	r3, [r7, #12]
 800a69a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800a69c:	b29b      	uxth	r3, r3
 800a69e:	2b00      	cmp	r3, #0
 800a6a0:	d1cb      	bne.n	800a63a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a6a2:	683b      	ldr	r3, [r7, #0]
 800a6a4:	9300      	str	r3, [sp, #0]
 800a6a6:	697b      	ldr	r3, [r7, #20]
 800a6a8:	2200      	movs	r2, #0
 800a6aa:	2140      	movs	r1, #64	@ 0x40
 800a6ac:	68f8      	ldr	r0, [r7, #12]
 800a6ae:	f000 f814 	bl	800a6da <UART_WaitOnFlagUntilTimeout>
 800a6b2:	4603      	mov	r3, r0
 800a6b4:	2b00      	cmp	r3, #0
 800a6b6:	d005      	beq.n	800a6c4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800a6b8:	68fb      	ldr	r3, [r7, #12]
 800a6ba:	2220      	movs	r2, #32
 800a6bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800a6c0:	2303      	movs	r3, #3
 800a6c2:	e006      	b.n	800a6d2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a6c4:	68fb      	ldr	r3, [r7, #12]
 800a6c6:	2220      	movs	r2, #32
 800a6c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800a6cc:	2300      	movs	r3, #0
 800a6ce:	e000      	b.n	800a6d2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800a6d0:	2302      	movs	r3, #2
  }
}
 800a6d2:	4618      	mov	r0, r3
 800a6d4:	3720      	adds	r7, #32
 800a6d6:	46bd      	mov	sp, r7
 800a6d8:	bd80      	pop	{r7, pc}

0800a6da <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800a6da:	b580      	push	{r7, lr}
 800a6dc:	b086      	sub	sp, #24
 800a6de:	af00      	add	r7, sp, #0
 800a6e0:	60f8      	str	r0, [r7, #12]
 800a6e2:	60b9      	str	r1, [r7, #8]
 800a6e4:	603b      	str	r3, [r7, #0]
 800a6e6:	4613      	mov	r3, r2
 800a6e8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a6ea:	e03b      	b.n	800a764 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a6ec:	6a3b      	ldr	r3, [r7, #32]
 800a6ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a6f2:	d037      	beq.n	800a764 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a6f4:	f7f9 fe72 	bl	80043dc <HAL_GetTick>
 800a6f8:	4602      	mov	r2, r0
 800a6fa:	683b      	ldr	r3, [r7, #0]
 800a6fc:	1ad3      	subs	r3, r2, r3
 800a6fe:	6a3a      	ldr	r2, [r7, #32]
 800a700:	429a      	cmp	r2, r3
 800a702:	d302      	bcc.n	800a70a <UART_WaitOnFlagUntilTimeout+0x30>
 800a704:	6a3b      	ldr	r3, [r7, #32]
 800a706:	2b00      	cmp	r3, #0
 800a708:	d101      	bne.n	800a70e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800a70a:	2303      	movs	r3, #3
 800a70c:	e03a      	b.n	800a784 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800a70e:	68fb      	ldr	r3, [r7, #12]
 800a710:	681b      	ldr	r3, [r3, #0]
 800a712:	68db      	ldr	r3, [r3, #12]
 800a714:	f003 0304 	and.w	r3, r3, #4
 800a718:	2b00      	cmp	r3, #0
 800a71a:	d023      	beq.n	800a764 <UART_WaitOnFlagUntilTimeout+0x8a>
 800a71c:	68bb      	ldr	r3, [r7, #8]
 800a71e:	2b80      	cmp	r3, #128	@ 0x80
 800a720:	d020      	beq.n	800a764 <UART_WaitOnFlagUntilTimeout+0x8a>
 800a722:	68bb      	ldr	r3, [r7, #8]
 800a724:	2b40      	cmp	r3, #64	@ 0x40
 800a726:	d01d      	beq.n	800a764 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a728:	68fb      	ldr	r3, [r7, #12]
 800a72a:	681b      	ldr	r3, [r3, #0]
 800a72c:	681b      	ldr	r3, [r3, #0]
 800a72e:	f003 0308 	and.w	r3, r3, #8
 800a732:	2b08      	cmp	r3, #8
 800a734:	d116      	bne.n	800a764 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800a736:	2300      	movs	r3, #0
 800a738:	617b      	str	r3, [r7, #20]
 800a73a:	68fb      	ldr	r3, [r7, #12]
 800a73c:	681b      	ldr	r3, [r3, #0]
 800a73e:	681b      	ldr	r3, [r3, #0]
 800a740:	617b      	str	r3, [r7, #20]
 800a742:	68fb      	ldr	r3, [r7, #12]
 800a744:	681b      	ldr	r3, [r3, #0]
 800a746:	685b      	ldr	r3, [r3, #4]
 800a748:	617b      	str	r3, [r7, #20]
 800a74a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a74c:	68f8      	ldr	r0, [r7, #12]
 800a74e:	f000 f81d 	bl	800a78c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a752:	68fb      	ldr	r3, [r7, #12]
 800a754:	2208      	movs	r2, #8
 800a756:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a758:	68fb      	ldr	r3, [r7, #12]
 800a75a:	2200      	movs	r2, #0
 800a75c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800a760:	2301      	movs	r3, #1
 800a762:	e00f      	b.n	800a784 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a764:	68fb      	ldr	r3, [r7, #12]
 800a766:	681b      	ldr	r3, [r3, #0]
 800a768:	681a      	ldr	r2, [r3, #0]
 800a76a:	68bb      	ldr	r3, [r7, #8]
 800a76c:	4013      	ands	r3, r2
 800a76e:	68ba      	ldr	r2, [r7, #8]
 800a770:	429a      	cmp	r2, r3
 800a772:	bf0c      	ite	eq
 800a774:	2301      	moveq	r3, #1
 800a776:	2300      	movne	r3, #0
 800a778:	b2db      	uxtb	r3, r3
 800a77a:	461a      	mov	r2, r3
 800a77c:	79fb      	ldrb	r3, [r7, #7]
 800a77e:	429a      	cmp	r2, r3
 800a780:	d0b4      	beq.n	800a6ec <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a782:	2300      	movs	r3, #0
}
 800a784:	4618      	mov	r0, r3
 800a786:	3718      	adds	r7, #24
 800a788:	46bd      	mov	sp, r7
 800a78a:	bd80      	pop	{r7, pc}

0800a78c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a78c:	b480      	push	{r7}
 800a78e:	b095      	sub	sp, #84	@ 0x54
 800a790:	af00      	add	r7, sp, #0
 800a792:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	681b      	ldr	r3, [r3, #0]
 800a798:	330c      	adds	r3, #12
 800a79a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a79c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a79e:	e853 3f00 	ldrex	r3, [r3]
 800a7a2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a7a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7a6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a7aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	681b      	ldr	r3, [r3, #0]
 800a7b0:	330c      	adds	r3, #12
 800a7b2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800a7b4:	643a      	str	r2, [r7, #64]	@ 0x40
 800a7b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a7b8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a7ba:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a7bc:	e841 2300 	strex	r3, r2, [r1]
 800a7c0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a7c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a7c4:	2b00      	cmp	r3, #0
 800a7c6:	d1e5      	bne.n	800a794 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	681b      	ldr	r3, [r3, #0]
 800a7cc:	3314      	adds	r3, #20
 800a7ce:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a7d0:	6a3b      	ldr	r3, [r7, #32]
 800a7d2:	e853 3f00 	ldrex	r3, [r3]
 800a7d6:	61fb      	str	r3, [r7, #28]
   return(result);
 800a7d8:	69fb      	ldr	r3, [r7, #28]
 800a7da:	f023 0301 	bic.w	r3, r3, #1
 800a7de:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a7e0:	687b      	ldr	r3, [r7, #4]
 800a7e2:	681b      	ldr	r3, [r3, #0]
 800a7e4:	3314      	adds	r3, #20
 800a7e6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a7e8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a7ea:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a7ec:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a7ee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a7f0:	e841 2300 	strex	r3, r2, [r1]
 800a7f4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a7f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7f8:	2b00      	cmp	r3, #0
 800a7fa:	d1e5      	bne.n	800a7c8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a800:	2b01      	cmp	r3, #1
 800a802:	d119      	bne.n	800a838 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	681b      	ldr	r3, [r3, #0]
 800a808:	330c      	adds	r3, #12
 800a80a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a80c:	68fb      	ldr	r3, [r7, #12]
 800a80e:	e853 3f00 	ldrex	r3, [r3]
 800a812:	60bb      	str	r3, [r7, #8]
   return(result);
 800a814:	68bb      	ldr	r3, [r7, #8]
 800a816:	f023 0310 	bic.w	r3, r3, #16
 800a81a:	647b      	str	r3, [r7, #68]	@ 0x44
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	681b      	ldr	r3, [r3, #0]
 800a820:	330c      	adds	r3, #12
 800a822:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a824:	61ba      	str	r2, [r7, #24]
 800a826:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a828:	6979      	ldr	r1, [r7, #20]
 800a82a:	69ba      	ldr	r2, [r7, #24]
 800a82c:	e841 2300 	strex	r3, r2, [r1]
 800a830:	613b      	str	r3, [r7, #16]
   return(result);
 800a832:	693b      	ldr	r3, [r7, #16]
 800a834:	2b00      	cmp	r3, #0
 800a836:	d1e5      	bne.n	800a804 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	2220      	movs	r2, #32
 800a83c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	2200      	movs	r2, #0
 800a844:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800a846:	bf00      	nop
 800a848:	3754      	adds	r7, #84	@ 0x54
 800a84a:	46bd      	mov	sp, r7
 800a84c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a850:	4770      	bx	lr
	...

0800a854 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a854:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a858:	b0c0      	sub	sp, #256	@ 0x100
 800a85a:	af00      	add	r7, sp, #0
 800a85c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a860:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a864:	681b      	ldr	r3, [r3, #0]
 800a866:	691b      	ldr	r3, [r3, #16]
 800a868:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800a86c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a870:	68d9      	ldr	r1, [r3, #12]
 800a872:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a876:	681a      	ldr	r2, [r3, #0]
 800a878:	ea40 0301 	orr.w	r3, r0, r1
 800a87c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800a87e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a882:	689a      	ldr	r2, [r3, #8]
 800a884:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a888:	691b      	ldr	r3, [r3, #16]
 800a88a:	431a      	orrs	r2, r3
 800a88c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a890:	695b      	ldr	r3, [r3, #20]
 800a892:	431a      	orrs	r2, r3
 800a894:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a898:	69db      	ldr	r3, [r3, #28]
 800a89a:	4313      	orrs	r3, r2
 800a89c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800a8a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a8a4:	681b      	ldr	r3, [r3, #0]
 800a8a6:	68db      	ldr	r3, [r3, #12]
 800a8a8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800a8ac:	f021 010c 	bic.w	r1, r1, #12
 800a8b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a8b4:	681a      	ldr	r2, [r3, #0]
 800a8b6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800a8ba:	430b      	orrs	r3, r1
 800a8bc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a8be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a8c2:	681b      	ldr	r3, [r3, #0]
 800a8c4:	695b      	ldr	r3, [r3, #20]
 800a8c6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800a8ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a8ce:	6999      	ldr	r1, [r3, #24]
 800a8d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a8d4:	681a      	ldr	r2, [r3, #0]
 800a8d6:	ea40 0301 	orr.w	r3, r0, r1
 800a8da:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a8dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a8e0:	681a      	ldr	r2, [r3, #0]
 800a8e2:	4b8f      	ldr	r3, [pc, #572]	@ (800ab20 <UART_SetConfig+0x2cc>)
 800a8e4:	429a      	cmp	r2, r3
 800a8e6:	d005      	beq.n	800a8f4 <UART_SetConfig+0xa0>
 800a8e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a8ec:	681a      	ldr	r2, [r3, #0]
 800a8ee:	4b8d      	ldr	r3, [pc, #564]	@ (800ab24 <UART_SetConfig+0x2d0>)
 800a8f0:	429a      	cmp	r2, r3
 800a8f2:	d104      	bne.n	800a8fe <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800a8f4:	f7fe fbd0 	bl	8009098 <HAL_RCC_GetPCLK2Freq>
 800a8f8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800a8fc:	e003      	b.n	800a906 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800a8fe:	f7fe fbb7 	bl	8009070 <HAL_RCC_GetPCLK1Freq>
 800a902:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a906:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a90a:	69db      	ldr	r3, [r3, #28]
 800a90c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a910:	f040 810c 	bne.w	800ab2c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a914:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a918:	2200      	movs	r2, #0
 800a91a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800a91e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800a922:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800a926:	4622      	mov	r2, r4
 800a928:	462b      	mov	r3, r5
 800a92a:	1891      	adds	r1, r2, r2
 800a92c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800a92e:	415b      	adcs	r3, r3
 800a930:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a932:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800a936:	4621      	mov	r1, r4
 800a938:	eb12 0801 	adds.w	r8, r2, r1
 800a93c:	4629      	mov	r1, r5
 800a93e:	eb43 0901 	adc.w	r9, r3, r1
 800a942:	f04f 0200 	mov.w	r2, #0
 800a946:	f04f 0300 	mov.w	r3, #0
 800a94a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800a94e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800a952:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800a956:	4690      	mov	r8, r2
 800a958:	4699      	mov	r9, r3
 800a95a:	4623      	mov	r3, r4
 800a95c:	eb18 0303 	adds.w	r3, r8, r3
 800a960:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800a964:	462b      	mov	r3, r5
 800a966:	eb49 0303 	adc.w	r3, r9, r3
 800a96a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800a96e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a972:	685b      	ldr	r3, [r3, #4]
 800a974:	2200      	movs	r2, #0
 800a976:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800a97a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800a97e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800a982:	460b      	mov	r3, r1
 800a984:	18db      	adds	r3, r3, r3
 800a986:	653b      	str	r3, [r7, #80]	@ 0x50
 800a988:	4613      	mov	r3, r2
 800a98a:	eb42 0303 	adc.w	r3, r2, r3
 800a98e:	657b      	str	r3, [r7, #84]	@ 0x54
 800a990:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800a994:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800a998:	f7f5 ffb0 	bl	80008fc <__aeabi_uldivmod>
 800a99c:	4602      	mov	r2, r0
 800a99e:	460b      	mov	r3, r1
 800a9a0:	4b61      	ldr	r3, [pc, #388]	@ (800ab28 <UART_SetConfig+0x2d4>)
 800a9a2:	fba3 2302 	umull	r2, r3, r3, r2
 800a9a6:	095b      	lsrs	r3, r3, #5
 800a9a8:	011c      	lsls	r4, r3, #4
 800a9aa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a9ae:	2200      	movs	r2, #0
 800a9b0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800a9b4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800a9b8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800a9bc:	4642      	mov	r2, r8
 800a9be:	464b      	mov	r3, r9
 800a9c0:	1891      	adds	r1, r2, r2
 800a9c2:	64b9      	str	r1, [r7, #72]	@ 0x48
 800a9c4:	415b      	adcs	r3, r3
 800a9c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a9c8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800a9cc:	4641      	mov	r1, r8
 800a9ce:	eb12 0a01 	adds.w	sl, r2, r1
 800a9d2:	4649      	mov	r1, r9
 800a9d4:	eb43 0b01 	adc.w	fp, r3, r1
 800a9d8:	f04f 0200 	mov.w	r2, #0
 800a9dc:	f04f 0300 	mov.w	r3, #0
 800a9e0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800a9e4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800a9e8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a9ec:	4692      	mov	sl, r2
 800a9ee:	469b      	mov	fp, r3
 800a9f0:	4643      	mov	r3, r8
 800a9f2:	eb1a 0303 	adds.w	r3, sl, r3
 800a9f6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800a9fa:	464b      	mov	r3, r9
 800a9fc:	eb4b 0303 	adc.w	r3, fp, r3
 800aa00:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800aa04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800aa08:	685b      	ldr	r3, [r3, #4]
 800aa0a:	2200      	movs	r2, #0
 800aa0c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800aa10:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800aa14:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800aa18:	460b      	mov	r3, r1
 800aa1a:	18db      	adds	r3, r3, r3
 800aa1c:	643b      	str	r3, [r7, #64]	@ 0x40
 800aa1e:	4613      	mov	r3, r2
 800aa20:	eb42 0303 	adc.w	r3, r2, r3
 800aa24:	647b      	str	r3, [r7, #68]	@ 0x44
 800aa26:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800aa2a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800aa2e:	f7f5 ff65 	bl	80008fc <__aeabi_uldivmod>
 800aa32:	4602      	mov	r2, r0
 800aa34:	460b      	mov	r3, r1
 800aa36:	4611      	mov	r1, r2
 800aa38:	4b3b      	ldr	r3, [pc, #236]	@ (800ab28 <UART_SetConfig+0x2d4>)
 800aa3a:	fba3 2301 	umull	r2, r3, r3, r1
 800aa3e:	095b      	lsrs	r3, r3, #5
 800aa40:	2264      	movs	r2, #100	@ 0x64
 800aa42:	fb02 f303 	mul.w	r3, r2, r3
 800aa46:	1acb      	subs	r3, r1, r3
 800aa48:	00db      	lsls	r3, r3, #3
 800aa4a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800aa4e:	4b36      	ldr	r3, [pc, #216]	@ (800ab28 <UART_SetConfig+0x2d4>)
 800aa50:	fba3 2302 	umull	r2, r3, r3, r2
 800aa54:	095b      	lsrs	r3, r3, #5
 800aa56:	005b      	lsls	r3, r3, #1
 800aa58:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800aa5c:	441c      	add	r4, r3
 800aa5e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800aa62:	2200      	movs	r2, #0
 800aa64:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800aa68:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800aa6c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800aa70:	4642      	mov	r2, r8
 800aa72:	464b      	mov	r3, r9
 800aa74:	1891      	adds	r1, r2, r2
 800aa76:	63b9      	str	r1, [r7, #56]	@ 0x38
 800aa78:	415b      	adcs	r3, r3
 800aa7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800aa7c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800aa80:	4641      	mov	r1, r8
 800aa82:	1851      	adds	r1, r2, r1
 800aa84:	6339      	str	r1, [r7, #48]	@ 0x30
 800aa86:	4649      	mov	r1, r9
 800aa88:	414b      	adcs	r3, r1
 800aa8a:	637b      	str	r3, [r7, #52]	@ 0x34
 800aa8c:	f04f 0200 	mov.w	r2, #0
 800aa90:	f04f 0300 	mov.w	r3, #0
 800aa94:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800aa98:	4659      	mov	r1, fp
 800aa9a:	00cb      	lsls	r3, r1, #3
 800aa9c:	4651      	mov	r1, sl
 800aa9e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800aaa2:	4651      	mov	r1, sl
 800aaa4:	00ca      	lsls	r2, r1, #3
 800aaa6:	4610      	mov	r0, r2
 800aaa8:	4619      	mov	r1, r3
 800aaaa:	4603      	mov	r3, r0
 800aaac:	4642      	mov	r2, r8
 800aaae:	189b      	adds	r3, r3, r2
 800aab0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800aab4:	464b      	mov	r3, r9
 800aab6:	460a      	mov	r2, r1
 800aab8:	eb42 0303 	adc.w	r3, r2, r3
 800aabc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800aac0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800aac4:	685b      	ldr	r3, [r3, #4]
 800aac6:	2200      	movs	r2, #0
 800aac8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800aacc:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800aad0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800aad4:	460b      	mov	r3, r1
 800aad6:	18db      	adds	r3, r3, r3
 800aad8:	62bb      	str	r3, [r7, #40]	@ 0x28
 800aada:	4613      	mov	r3, r2
 800aadc:	eb42 0303 	adc.w	r3, r2, r3
 800aae0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800aae2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800aae6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800aaea:	f7f5 ff07 	bl	80008fc <__aeabi_uldivmod>
 800aaee:	4602      	mov	r2, r0
 800aaf0:	460b      	mov	r3, r1
 800aaf2:	4b0d      	ldr	r3, [pc, #52]	@ (800ab28 <UART_SetConfig+0x2d4>)
 800aaf4:	fba3 1302 	umull	r1, r3, r3, r2
 800aaf8:	095b      	lsrs	r3, r3, #5
 800aafa:	2164      	movs	r1, #100	@ 0x64
 800aafc:	fb01 f303 	mul.w	r3, r1, r3
 800ab00:	1ad3      	subs	r3, r2, r3
 800ab02:	00db      	lsls	r3, r3, #3
 800ab04:	3332      	adds	r3, #50	@ 0x32
 800ab06:	4a08      	ldr	r2, [pc, #32]	@ (800ab28 <UART_SetConfig+0x2d4>)
 800ab08:	fba2 2303 	umull	r2, r3, r2, r3
 800ab0c:	095b      	lsrs	r3, r3, #5
 800ab0e:	f003 0207 	and.w	r2, r3, #7
 800ab12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ab16:	681b      	ldr	r3, [r3, #0]
 800ab18:	4422      	add	r2, r4
 800ab1a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800ab1c:	e106      	b.n	800ad2c <UART_SetConfig+0x4d8>
 800ab1e:	bf00      	nop
 800ab20:	40011000 	.word	0x40011000
 800ab24:	40011400 	.word	0x40011400
 800ab28:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800ab2c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800ab30:	2200      	movs	r2, #0
 800ab32:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800ab36:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800ab3a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800ab3e:	4642      	mov	r2, r8
 800ab40:	464b      	mov	r3, r9
 800ab42:	1891      	adds	r1, r2, r2
 800ab44:	6239      	str	r1, [r7, #32]
 800ab46:	415b      	adcs	r3, r3
 800ab48:	627b      	str	r3, [r7, #36]	@ 0x24
 800ab4a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800ab4e:	4641      	mov	r1, r8
 800ab50:	1854      	adds	r4, r2, r1
 800ab52:	4649      	mov	r1, r9
 800ab54:	eb43 0501 	adc.w	r5, r3, r1
 800ab58:	f04f 0200 	mov.w	r2, #0
 800ab5c:	f04f 0300 	mov.w	r3, #0
 800ab60:	00eb      	lsls	r3, r5, #3
 800ab62:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800ab66:	00e2      	lsls	r2, r4, #3
 800ab68:	4614      	mov	r4, r2
 800ab6a:	461d      	mov	r5, r3
 800ab6c:	4643      	mov	r3, r8
 800ab6e:	18e3      	adds	r3, r4, r3
 800ab70:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800ab74:	464b      	mov	r3, r9
 800ab76:	eb45 0303 	adc.w	r3, r5, r3
 800ab7a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800ab7e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ab82:	685b      	ldr	r3, [r3, #4]
 800ab84:	2200      	movs	r2, #0
 800ab86:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800ab8a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800ab8e:	f04f 0200 	mov.w	r2, #0
 800ab92:	f04f 0300 	mov.w	r3, #0
 800ab96:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800ab9a:	4629      	mov	r1, r5
 800ab9c:	008b      	lsls	r3, r1, #2
 800ab9e:	4621      	mov	r1, r4
 800aba0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800aba4:	4621      	mov	r1, r4
 800aba6:	008a      	lsls	r2, r1, #2
 800aba8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800abac:	f7f5 fea6 	bl	80008fc <__aeabi_uldivmod>
 800abb0:	4602      	mov	r2, r0
 800abb2:	460b      	mov	r3, r1
 800abb4:	4b60      	ldr	r3, [pc, #384]	@ (800ad38 <UART_SetConfig+0x4e4>)
 800abb6:	fba3 2302 	umull	r2, r3, r3, r2
 800abba:	095b      	lsrs	r3, r3, #5
 800abbc:	011c      	lsls	r4, r3, #4
 800abbe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800abc2:	2200      	movs	r2, #0
 800abc4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800abc8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800abcc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800abd0:	4642      	mov	r2, r8
 800abd2:	464b      	mov	r3, r9
 800abd4:	1891      	adds	r1, r2, r2
 800abd6:	61b9      	str	r1, [r7, #24]
 800abd8:	415b      	adcs	r3, r3
 800abda:	61fb      	str	r3, [r7, #28]
 800abdc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800abe0:	4641      	mov	r1, r8
 800abe2:	1851      	adds	r1, r2, r1
 800abe4:	6139      	str	r1, [r7, #16]
 800abe6:	4649      	mov	r1, r9
 800abe8:	414b      	adcs	r3, r1
 800abea:	617b      	str	r3, [r7, #20]
 800abec:	f04f 0200 	mov.w	r2, #0
 800abf0:	f04f 0300 	mov.w	r3, #0
 800abf4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800abf8:	4659      	mov	r1, fp
 800abfa:	00cb      	lsls	r3, r1, #3
 800abfc:	4651      	mov	r1, sl
 800abfe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800ac02:	4651      	mov	r1, sl
 800ac04:	00ca      	lsls	r2, r1, #3
 800ac06:	4610      	mov	r0, r2
 800ac08:	4619      	mov	r1, r3
 800ac0a:	4603      	mov	r3, r0
 800ac0c:	4642      	mov	r2, r8
 800ac0e:	189b      	adds	r3, r3, r2
 800ac10:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800ac14:	464b      	mov	r3, r9
 800ac16:	460a      	mov	r2, r1
 800ac18:	eb42 0303 	adc.w	r3, r2, r3
 800ac1c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800ac20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ac24:	685b      	ldr	r3, [r3, #4]
 800ac26:	2200      	movs	r2, #0
 800ac28:	67bb      	str	r3, [r7, #120]	@ 0x78
 800ac2a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800ac2c:	f04f 0200 	mov.w	r2, #0
 800ac30:	f04f 0300 	mov.w	r3, #0
 800ac34:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800ac38:	4649      	mov	r1, r9
 800ac3a:	008b      	lsls	r3, r1, #2
 800ac3c:	4641      	mov	r1, r8
 800ac3e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800ac42:	4641      	mov	r1, r8
 800ac44:	008a      	lsls	r2, r1, #2
 800ac46:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800ac4a:	f7f5 fe57 	bl	80008fc <__aeabi_uldivmod>
 800ac4e:	4602      	mov	r2, r0
 800ac50:	460b      	mov	r3, r1
 800ac52:	4611      	mov	r1, r2
 800ac54:	4b38      	ldr	r3, [pc, #224]	@ (800ad38 <UART_SetConfig+0x4e4>)
 800ac56:	fba3 2301 	umull	r2, r3, r3, r1
 800ac5a:	095b      	lsrs	r3, r3, #5
 800ac5c:	2264      	movs	r2, #100	@ 0x64
 800ac5e:	fb02 f303 	mul.w	r3, r2, r3
 800ac62:	1acb      	subs	r3, r1, r3
 800ac64:	011b      	lsls	r3, r3, #4
 800ac66:	3332      	adds	r3, #50	@ 0x32
 800ac68:	4a33      	ldr	r2, [pc, #204]	@ (800ad38 <UART_SetConfig+0x4e4>)
 800ac6a:	fba2 2303 	umull	r2, r3, r2, r3
 800ac6e:	095b      	lsrs	r3, r3, #5
 800ac70:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800ac74:	441c      	add	r4, r3
 800ac76:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800ac7a:	2200      	movs	r2, #0
 800ac7c:	673b      	str	r3, [r7, #112]	@ 0x70
 800ac7e:	677a      	str	r2, [r7, #116]	@ 0x74
 800ac80:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800ac84:	4642      	mov	r2, r8
 800ac86:	464b      	mov	r3, r9
 800ac88:	1891      	adds	r1, r2, r2
 800ac8a:	60b9      	str	r1, [r7, #8]
 800ac8c:	415b      	adcs	r3, r3
 800ac8e:	60fb      	str	r3, [r7, #12]
 800ac90:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800ac94:	4641      	mov	r1, r8
 800ac96:	1851      	adds	r1, r2, r1
 800ac98:	6039      	str	r1, [r7, #0]
 800ac9a:	4649      	mov	r1, r9
 800ac9c:	414b      	adcs	r3, r1
 800ac9e:	607b      	str	r3, [r7, #4]
 800aca0:	f04f 0200 	mov.w	r2, #0
 800aca4:	f04f 0300 	mov.w	r3, #0
 800aca8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800acac:	4659      	mov	r1, fp
 800acae:	00cb      	lsls	r3, r1, #3
 800acb0:	4651      	mov	r1, sl
 800acb2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800acb6:	4651      	mov	r1, sl
 800acb8:	00ca      	lsls	r2, r1, #3
 800acba:	4610      	mov	r0, r2
 800acbc:	4619      	mov	r1, r3
 800acbe:	4603      	mov	r3, r0
 800acc0:	4642      	mov	r2, r8
 800acc2:	189b      	adds	r3, r3, r2
 800acc4:	66bb      	str	r3, [r7, #104]	@ 0x68
 800acc6:	464b      	mov	r3, r9
 800acc8:	460a      	mov	r2, r1
 800acca:	eb42 0303 	adc.w	r3, r2, r3
 800acce:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800acd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800acd4:	685b      	ldr	r3, [r3, #4]
 800acd6:	2200      	movs	r2, #0
 800acd8:	663b      	str	r3, [r7, #96]	@ 0x60
 800acda:	667a      	str	r2, [r7, #100]	@ 0x64
 800acdc:	f04f 0200 	mov.w	r2, #0
 800ace0:	f04f 0300 	mov.w	r3, #0
 800ace4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800ace8:	4649      	mov	r1, r9
 800acea:	008b      	lsls	r3, r1, #2
 800acec:	4641      	mov	r1, r8
 800acee:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800acf2:	4641      	mov	r1, r8
 800acf4:	008a      	lsls	r2, r1, #2
 800acf6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800acfa:	f7f5 fdff 	bl	80008fc <__aeabi_uldivmod>
 800acfe:	4602      	mov	r2, r0
 800ad00:	460b      	mov	r3, r1
 800ad02:	4b0d      	ldr	r3, [pc, #52]	@ (800ad38 <UART_SetConfig+0x4e4>)
 800ad04:	fba3 1302 	umull	r1, r3, r3, r2
 800ad08:	095b      	lsrs	r3, r3, #5
 800ad0a:	2164      	movs	r1, #100	@ 0x64
 800ad0c:	fb01 f303 	mul.w	r3, r1, r3
 800ad10:	1ad3      	subs	r3, r2, r3
 800ad12:	011b      	lsls	r3, r3, #4
 800ad14:	3332      	adds	r3, #50	@ 0x32
 800ad16:	4a08      	ldr	r2, [pc, #32]	@ (800ad38 <UART_SetConfig+0x4e4>)
 800ad18:	fba2 2303 	umull	r2, r3, r2, r3
 800ad1c:	095b      	lsrs	r3, r3, #5
 800ad1e:	f003 020f 	and.w	r2, r3, #15
 800ad22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ad26:	681b      	ldr	r3, [r3, #0]
 800ad28:	4422      	add	r2, r4
 800ad2a:	609a      	str	r2, [r3, #8]
}
 800ad2c:	bf00      	nop
 800ad2e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800ad32:	46bd      	mov	sp, r7
 800ad34:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800ad38:	51eb851f 	.word	0x51eb851f

0800ad3c <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, const FMC_SDRAM_InitTypeDef *Init)
{
 800ad3c:	b480      	push	{r7}
 800ad3e:	b083      	sub	sp, #12
 800ad40:	af00      	add	r7, sp, #0
 800ad42:	6078      	str	r0, [r7, #4]
 800ad44:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 800ad46:	683b      	ldr	r3, [r7, #0]
 800ad48:	681b      	ldr	r3, [r3, #0]
 800ad4a:	2b00      	cmp	r3, #0
 800ad4c:	d123      	bne.n	800ad96 <FMC_SDRAM_Init+0x5a>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	681b      	ldr	r3, [r3, #0]
 800ad52:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800ad56:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800ad5a:	683a      	ldr	r2, [r7, #0]
 800ad5c:	6851      	ldr	r1, [r2, #4]
 800ad5e:	683a      	ldr	r2, [r7, #0]
 800ad60:	6892      	ldr	r2, [r2, #8]
 800ad62:	4311      	orrs	r1, r2
 800ad64:	683a      	ldr	r2, [r7, #0]
 800ad66:	68d2      	ldr	r2, [r2, #12]
 800ad68:	4311      	orrs	r1, r2
 800ad6a:	683a      	ldr	r2, [r7, #0]
 800ad6c:	6912      	ldr	r2, [r2, #16]
 800ad6e:	4311      	orrs	r1, r2
 800ad70:	683a      	ldr	r2, [r7, #0]
 800ad72:	6952      	ldr	r2, [r2, #20]
 800ad74:	4311      	orrs	r1, r2
 800ad76:	683a      	ldr	r2, [r7, #0]
 800ad78:	6992      	ldr	r2, [r2, #24]
 800ad7a:	4311      	orrs	r1, r2
 800ad7c:	683a      	ldr	r2, [r7, #0]
 800ad7e:	69d2      	ldr	r2, [r2, #28]
 800ad80:	4311      	orrs	r1, r2
 800ad82:	683a      	ldr	r2, [r7, #0]
 800ad84:	6a12      	ldr	r2, [r2, #32]
 800ad86:	4311      	orrs	r1, r2
 800ad88:	683a      	ldr	r2, [r7, #0]
 800ad8a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800ad8c:	430a      	orrs	r2, r1
 800ad8e:	431a      	orrs	r2, r3
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	601a      	str	r2, [r3, #0]
 800ad94:	e028      	b.n	800ade8 <FMC_SDRAM_Init+0xac>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	681b      	ldr	r3, [r3, #0]
 800ad9a:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 800ad9e:	683b      	ldr	r3, [r7, #0]
 800ada0:	69d9      	ldr	r1, [r3, #28]
 800ada2:	683b      	ldr	r3, [r7, #0]
 800ada4:	6a1b      	ldr	r3, [r3, #32]
 800ada6:	4319      	orrs	r1, r3
 800ada8:	683b      	ldr	r3, [r7, #0]
 800adaa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800adac:	430b      	orrs	r3, r1
 800adae:	431a      	orrs	r2, r3
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	685b      	ldr	r3, [r3, #4]
 800adb8:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800adbc:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800adc0:	683a      	ldr	r2, [r7, #0]
 800adc2:	6851      	ldr	r1, [r2, #4]
 800adc4:	683a      	ldr	r2, [r7, #0]
 800adc6:	6892      	ldr	r2, [r2, #8]
 800adc8:	4311      	orrs	r1, r2
 800adca:	683a      	ldr	r2, [r7, #0]
 800adcc:	68d2      	ldr	r2, [r2, #12]
 800adce:	4311      	orrs	r1, r2
 800add0:	683a      	ldr	r2, [r7, #0]
 800add2:	6912      	ldr	r2, [r2, #16]
 800add4:	4311      	orrs	r1, r2
 800add6:	683a      	ldr	r2, [r7, #0]
 800add8:	6952      	ldr	r2, [r2, #20]
 800adda:	4311      	orrs	r1, r2
 800addc:	683a      	ldr	r2, [r7, #0]
 800adde:	6992      	ldr	r2, [r2, #24]
 800ade0:	430a      	orrs	r2, r1
 800ade2:	431a      	orrs	r2, r3
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 800ade8:	2300      	movs	r3, #0
}
 800adea:	4618      	mov	r0, r3
 800adec:	370c      	adds	r7, #12
 800adee:	46bd      	mov	sp, r7
 800adf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adf4:	4770      	bx	lr

0800adf6 <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        const FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800adf6:	b480      	push	{r7}
 800adf8:	b085      	sub	sp, #20
 800adfa:	af00      	add	r7, sp, #0
 800adfc:	60f8      	str	r0, [r7, #12]
 800adfe:	60b9      	str	r1, [r7, #8]
 800ae00:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 800ae02:	687b      	ldr	r3, [r7, #4]
 800ae04:	2b00      	cmp	r3, #0
 800ae06:	d128      	bne.n	800ae5a <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800ae08:	68fb      	ldr	r3, [r7, #12]
 800ae0a:	689b      	ldr	r3, [r3, #8]
 800ae0c:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 800ae10:	68bb      	ldr	r3, [r7, #8]
 800ae12:	681b      	ldr	r3, [r3, #0]
 800ae14:	1e59      	subs	r1, r3, #1
 800ae16:	68bb      	ldr	r3, [r7, #8]
 800ae18:	685b      	ldr	r3, [r3, #4]
 800ae1a:	3b01      	subs	r3, #1
 800ae1c:	011b      	lsls	r3, r3, #4
 800ae1e:	4319      	orrs	r1, r3
 800ae20:	68bb      	ldr	r3, [r7, #8]
 800ae22:	689b      	ldr	r3, [r3, #8]
 800ae24:	3b01      	subs	r3, #1
 800ae26:	021b      	lsls	r3, r3, #8
 800ae28:	4319      	orrs	r1, r3
 800ae2a:	68bb      	ldr	r3, [r7, #8]
 800ae2c:	68db      	ldr	r3, [r3, #12]
 800ae2e:	3b01      	subs	r3, #1
 800ae30:	031b      	lsls	r3, r3, #12
 800ae32:	4319      	orrs	r1, r3
 800ae34:	68bb      	ldr	r3, [r7, #8]
 800ae36:	691b      	ldr	r3, [r3, #16]
 800ae38:	3b01      	subs	r3, #1
 800ae3a:	041b      	lsls	r3, r3, #16
 800ae3c:	4319      	orrs	r1, r3
 800ae3e:	68bb      	ldr	r3, [r7, #8]
 800ae40:	695b      	ldr	r3, [r3, #20]
 800ae42:	3b01      	subs	r3, #1
 800ae44:	051b      	lsls	r3, r3, #20
 800ae46:	4319      	orrs	r1, r3
 800ae48:	68bb      	ldr	r3, [r7, #8]
 800ae4a:	699b      	ldr	r3, [r3, #24]
 800ae4c:	3b01      	subs	r3, #1
 800ae4e:	061b      	lsls	r3, r3, #24
 800ae50:	430b      	orrs	r3, r1
 800ae52:	431a      	orrs	r2, r3
 800ae54:	68fb      	ldr	r3, [r7, #12]
 800ae56:	609a      	str	r2, [r3, #8]
 800ae58:	e02f      	b.n	800aeba <FMC_SDRAM_Timing_Init+0xc4>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800ae5a:	68fb      	ldr	r3, [r7, #12]
 800ae5c:	689b      	ldr	r3, [r3, #8]
 800ae5e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800ae62:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800ae66:	68ba      	ldr	r2, [r7, #8]
 800ae68:	68d2      	ldr	r2, [r2, #12]
 800ae6a:	3a01      	subs	r2, #1
 800ae6c:	0311      	lsls	r1, r2, #12
 800ae6e:	68ba      	ldr	r2, [r7, #8]
 800ae70:	6952      	ldr	r2, [r2, #20]
 800ae72:	3a01      	subs	r2, #1
 800ae74:	0512      	lsls	r2, r2, #20
 800ae76:	430a      	orrs	r2, r1
 800ae78:	431a      	orrs	r2, r3
 800ae7a:	68fb      	ldr	r3, [r7, #12]
 800ae7c:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 800ae7e:	68fb      	ldr	r3, [r7, #12]
 800ae80:	68db      	ldr	r3, [r3, #12]
 800ae82:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 800ae86:	68bb      	ldr	r3, [r7, #8]
 800ae88:	681b      	ldr	r3, [r3, #0]
 800ae8a:	1e59      	subs	r1, r3, #1
 800ae8c:	68bb      	ldr	r3, [r7, #8]
 800ae8e:	685b      	ldr	r3, [r3, #4]
 800ae90:	3b01      	subs	r3, #1
 800ae92:	011b      	lsls	r3, r3, #4
 800ae94:	4319      	orrs	r1, r3
 800ae96:	68bb      	ldr	r3, [r7, #8]
 800ae98:	689b      	ldr	r3, [r3, #8]
 800ae9a:	3b01      	subs	r3, #1
 800ae9c:	021b      	lsls	r3, r3, #8
 800ae9e:	4319      	orrs	r1, r3
 800aea0:	68bb      	ldr	r3, [r7, #8]
 800aea2:	691b      	ldr	r3, [r3, #16]
 800aea4:	3b01      	subs	r3, #1
 800aea6:	041b      	lsls	r3, r3, #16
 800aea8:	4319      	orrs	r1, r3
 800aeaa:	68bb      	ldr	r3, [r7, #8]
 800aeac:	699b      	ldr	r3, [r3, #24]
 800aeae:	3b01      	subs	r3, #1
 800aeb0:	061b      	lsls	r3, r3, #24
 800aeb2:	430b      	orrs	r3, r1
 800aeb4:	431a      	orrs	r2, r3
 800aeb6:	68fb      	ldr	r3, [r7, #12]
 800aeb8:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 800aeba:	2300      	movs	r3, #0
}
 800aebc:	4618      	mov	r0, r3
 800aebe:	3714      	adds	r7, #20
 800aec0:	46bd      	mov	sp, r7
 800aec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aec6:	4770      	bx	lr

0800aec8 <FMC_SDRAM_SendCommand>:
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device,
                                        const FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 800aec8:	b580      	push	{r7, lr}
 800aeca:	b086      	sub	sp, #24
 800aecc:	af00      	add	r7, sp, #0
 800aece:	60f8      	str	r0, [r7, #12]
 800aed0:	60b9      	str	r1, [r7, #8]
 800aed2:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0U;
 800aed4:	2300      	movs	r3, #0
 800aed6:	617b      	str	r3, [r7, #20]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));

  /* Set command register */
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | FMC_SDCMR_NRFS | FMC_SDCMR_MRD),
 800aed8:	68fb      	ldr	r3, [r7, #12]
 800aeda:	691b      	ldr	r3, [r3, #16]
 800aedc:	0d9b      	lsrs	r3, r3, #22
 800aede:	059b      	lsls	r3, r3, #22
 800aee0:	68ba      	ldr	r2, [r7, #8]
 800aee2:	6811      	ldr	r1, [r2, #0]
 800aee4:	68ba      	ldr	r2, [r7, #8]
 800aee6:	6852      	ldr	r2, [r2, #4]
 800aee8:	4311      	orrs	r1, r2
 800aeea:	68ba      	ldr	r2, [r7, #8]
 800aeec:	6892      	ldr	r2, [r2, #8]
 800aeee:	3a01      	subs	r2, #1
 800aef0:	0152      	lsls	r2, r2, #5
 800aef2:	4311      	orrs	r1, r2
 800aef4:	68ba      	ldr	r2, [r7, #8]
 800aef6:	68d2      	ldr	r2, [r2, #12]
 800aef8:	0252      	lsls	r2, r2, #9
 800aefa:	430a      	orrs	r2, r1
 800aefc:	431a      	orrs	r2, r3
 800aefe:	68fb      	ldr	r3, [r7, #12]
 800af00:	611a      	str	r2, [r3, #16]
             ((Command->CommandMode) | (Command->CommandTarget) |
              (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos) |
              ((Command->ModeRegisterDefinition) << FMC_SDCMR_MRD_Pos)));
  /* Get tick */
  tickstart = HAL_GetTick();
 800af02:	f7f9 fa6b 	bl	80043dc <HAL_GetTick>
 800af06:	6178      	str	r0, [r7, #20]

  /* wait until command is send */
  while (HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 800af08:	e010      	b.n	800af2c <FMC_SDRAM_SendCommand+0x64>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800af0a:	687b      	ldr	r3, [r7, #4]
 800af0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800af10:	d00c      	beq.n	800af2c <FMC_SDRAM_SendCommand+0x64>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	2b00      	cmp	r3, #0
 800af16:	d007      	beq.n	800af28 <FMC_SDRAM_SendCommand+0x60>
 800af18:	f7f9 fa60 	bl	80043dc <HAL_GetTick>
 800af1c:	4602      	mov	r2, r0
 800af1e:	697b      	ldr	r3, [r7, #20]
 800af20:	1ad3      	subs	r3, r2, r3
 800af22:	687a      	ldr	r2, [r7, #4]
 800af24:	429a      	cmp	r2, r3
 800af26:	d201      	bcs.n	800af2c <FMC_SDRAM_SendCommand+0x64>
      {
        return HAL_TIMEOUT;
 800af28:	2303      	movs	r3, #3
 800af2a:	e006      	b.n	800af3a <FMC_SDRAM_SendCommand+0x72>
  while (HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 800af2c:	68fb      	ldr	r3, [r7, #12]
 800af2e:	699b      	ldr	r3, [r3, #24]
 800af30:	f003 0320 	and.w	r3, r3, #32
 800af34:	2b20      	cmp	r3, #32
 800af36:	d0e8      	beq.n	800af0a <FMC_SDRAM_SendCommand+0x42>
      }
    }
  }
  return HAL_OK;
 800af38:	2300      	movs	r3, #0
}
 800af3a:	4618      	mov	r0, r3
 800af3c:	3718      	adds	r7, #24
 800af3e:	46bd      	mov	sp, r7
 800af40:	bd80      	pop	{r7, pc}

0800af42 <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 800af42:	b480      	push	{r7}
 800af44:	b083      	sub	sp, #12
 800af46:	af00      	add	r7, sp, #0
 800af48:	6078      	str	r0, [r7, #4]
 800af4a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));

  /* Set the refresh rate in command register */
  MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	695b      	ldr	r3, [r3, #20]
 800af50:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800af54:	f023 033e 	bic.w	r3, r3, #62	@ 0x3e
 800af58:	683a      	ldr	r2, [r7, #0]
 800af5a:	0052      	lsls	r2, r2, #1
 800af5c:	431a      	orrs	r2, r3
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 800af62:	2300      	movs	r3, #0
}
 800af64:	4618      	mov	r0, r3
 800af66:	370c      	adds	r7, #12
 800af68:	46bd      	mov	sp, r7
 800af6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af6e:	4770      	bx	lr

0800af70 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800af70:	b084      	sub	sp, #16
 800af72:	b580      	push	{r7, lr}
 800af74:	b084      	sub	sp, #16
 800af76:	af00      	add	r7, sp, #0
 800af78:	6078      	str	r0, [r7, #4]
 800af7a:	f107 001c 	add.w	r0, r7, #28
 800af7e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800af82:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800af86:	2b01      	cmp	r3, #1
 800af88:	d123      	bne.n	800afd2 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800af8e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	68db      	ldr	r3, [r3, #12]
 800af9a:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 800af9e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800afa2:	687a      	ldr	r2, [r7, #4]
 800afa4:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	68db      	ldr	r3, [r3, #12]
 800afaa:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800afb2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800afb6:	2b01      	cmp	r3, #1
 800afb8:	d105      	bne.n	800afc6 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800afba:	687b      	ldr	r3, [r7, #4]
 800afbc:	68db      	ldr	r3, [r3, #12]
 800afbe:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800afc2:	687b      	ldr	r3, [r7, #4]
 800afc4:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800afc6:	6878      	ldr	r0, [r7, #4]
 800afc8:	f001 fae8 	bl	800c59c <USB_CoreReset>
 800afcc:	4603      	mov	r3, r0
 800afce:	73fb      	strb	r3, [r7, #15]
 800afd0:	e01b      	b.n	800b00a <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	68db      	ldr	r3, [r3, #12]
 800afd6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800afde:	6878      	ldr	r0, [r7, #4]
 800afe0:	f001 fadc 	bl	800c59c <USB_CoreReset>
 800afe4:	4603      	mov	r3, r0
 800afe6:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800afe8:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800afec:	2b00      	cmp	r3, #0
 800afee:	d106      	bne.n	800affe <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aff4:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	639a      	str	r2, [r3, #56]	@ 0x38
 800affc:	e005      	b.n	800b00a <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800affe:	687b      	ldr	r3, [r7, #4]
 800b000:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b002:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800b006:	687b      	ldr	r3, [r7, #4]
 800b008:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800b00a:	7fbb      	ldrb	r3, [r7, #30]
 800b00c:	2b01      	cmp	r3, #1
 800b00e:	d10b      	bne.n	800b028 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	689b      	ldr	r3, [r3, #8]
 800b014:	f043 0206 	orr.w	r2, r3, #6
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	689b      	ldr	r3, [r3, #8]
 800b020:	f043 0220 	orr.w	r2, r3, #32
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800b028:	7bfb      	ldrb	r3, [r7, #15]
}
 800b02a:	4618      	mov	r0, r3
 800b02c:	3710      	adds	r7, #16
 800b02e:	46bd      	mov	sp, r7
 800b030:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800b034:	b004      	add	sp, #16
 800b036:	4770      	bx	lr

0800b038 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800b038:	b480      	push	{r7}
 800b03a:	b087      	sub	sp, #28
 800b03c:	af00      	add	r7, sp, #0
 800b03e:	60f8      	str	r0, [r7, #12]
 800b040:	60b9      	str	r1, [r7, #8]
 800b042:	4613      	mov	r3, r2
 800b044:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800b046:	79fb      	ldrb	r3, [r7, #7]
 800b048:	2b02      	cmp	r3, #2
 800b04a:	d165      	bne.n	800b118 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800b04c:	68bb      	ldr	r3, [r7, #8]
 800b04e:	4a41      	ldr	r2, [pc, #260]	@ (800b154 <USB_SetTurnaroundTime+0x11c>)
 800b050:	4293      	cmp	r3, r2
 800b052:	d906      	bls.n	800b062 <USB_SetTurnaroundTime+0x2a>
 800b054:	68bb      	ldr	r3, [r7, #8]
 800b056:	4a40      	ldr	r2, [pc, #256]	@ (800b158 <USB_SetTurnaroundTime+0x120>)
 800b058:	4293      	cmp	r3, r2
 800b05a:	d202      	bcs.n	800b062 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800b05c:	230f      	movs	r3, #15
 800b05e:	617b      	str	r3, [r7, #20]
 800b060:	e062      	b.n	800b128 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800b062:	68bb      	ldr	r3, [r7, #8]
 800b064:	4a3c      	ldr	r2, [pc, #240]	@ (800b158 <USB_SetTurnaroundTime+0x120>)
 800b066:	4293      	cmp	r3, r2
 800b068:	d306      	bcc.n	800b078 <USB_SetTurnaroundTime+0x40>
 800b06a:	68bb      	ldr	r3, [r7, #8]
 800b06c:	4a3b      	ldr	r2, [pc, #236]	@ (800b15c <USB_SetTurnaroundTime+0x124>)
 800b06e:	4293      	cmp	r3, r2
 800b070:	d202      	bcs.n	800b078 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800b072:	230e      	movs	r3, #14
 800b074:	617b      	str	r3, [r7, #20]
 800b076:	e057      	b.n	800b128 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800b078:	68bb      	ldr	r3, [r7, #8]
 800b07a:	4a38      	ldr	r2, [pc, #224]	@ (800b15c <USB_SetTurnaroundTime+0x124>)
 800b07c:	4293      	cmp	r3, r2
 800b07e:	d306      	bcc.n	800b08e <USB_SetTurnaroundTime+0x56>
 800b080:	68bb      	ldr	r3, [r7, #8]
 800b082:	4a37      	ldr	r2, [pc, #220]	@ (800b160 <USB_SetTurnaroundTime+0x128>)
 800b084:	4293      	cmp	r3, r2
 800b086:	d202      	bcs.n	800b08e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800b088:	230d      	movs	r3, #13
 800b08a:	617b      	str	r3, [r7, #20]
 800b08c:	e04c      	b.n	800b128 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800b08e:	68bb      	ldr	r3, [r7, #8]
 800b090:	4a33      	ldr	r2, [pc, #204]	@ (800b160 <USB_SetTurnaroundTime+0x128>)
 800b092:	4293      	cmp	r3, r2
 800b094:	d306      	bcc.n	800b0a4 <USB_SetTurnaroundTime+0x6c>
 800b096:	68bb      	ldr	r3, [r7, #8]
 800b098:	4a32      	ldr	r2, [pc, #200]	@ (800b164 <USB_SetTurnaroundTime+0x12c>)
 800b09a:	4293      	cmp	r3, r2
 800b09c:	d802      	bhi.n	800b0a4 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800b09e:	230c      	movs	r3, #12
 800b0a0:	617b      	str	r3, [r7, #20]
 800b0a2:	e041      	b.n	800b128 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800b0a4:	68bb      	ldr	r3, [r7, #8]
 800b0a6:	4a2f      	ldr	r2, [pc, #188]	@ (800b164 <USB_SetTurnaroundTime+0x12c>)
 800b0a8:	4293      	cmp	r3, r2
 800b0aa:	d906      	bls.n	800b0ba <USB_SetTurnaroundTime+0x82>
 800b0ac:	68bb      	ldr	r3, [r7, #8]
 800b0ae:	4a2e      	ldr	r2, [pc, #184]	@ (800b168 <USB_SetTurnaroundTime+0x130>)
 800b0b0:	4293      	cmp	r3, r2
 800b0b2:	d802      	bhi.n	800b0ba <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800b0b4:	230b      	movs	r3, #11
 800b0b6:	617b      	str	r3, [r7, #20]
 800b0b8:	e036      	b.n	800b128 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800b0ba:	68bb      	ldr	r3, [r7, #8]
 800b0bc:	4a2a      	ldr	r2, [pc, #168]	@ (800b168 <USB_SetTurnaroundTime+0x130>)
 800b0be:	4293      	cmp	r3, r2
 800b0c0:	d906      	bls.n	800b0d0 <USB_SetTurnaroundTime+0x98>
 800b0c2:	68bb      	ldr	r3, [r7, #8]
 800b0c4:	4a29      	ldr	r2, [pc, #164]	@ (800b16c <USB_SetTurnaroundTime+0x134>)
 800b0c6:	4293      	cmp	r3, r2
 800b0c8:	d802      	bhi.n	800b0d0 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800b0ca:	230a      	movs	r3, #10
 800b0cc:	617b      	str	r3, [r7, #20]
 800b0ce:	e02b      	b.n	800b128 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800b0d0:	68bb      	ldr	r3, [r7, #8]
 800b0d2:	4a26      	ldr	r2, [pc, #152]	@ (800b16c <USB_SetTurnaroundTime+0x134>)
 800b0d4:	4293      	cmp	r3, r2
 800b0d6:	d906      	bls.n	800b0e6 <USB_SetTurnaroundTime+0xae>
 800b0d8:	68bb      	ldr	r3, [r7, #8]
 800b0da:	4a25      	ldr	r2, [pc, #148]	@ (800b170 <USB_SetTurnaroundTime+0x138>)
 800b0dc:	4293      	cmp	r3, r2
 800b0de:	d202      	bcs.n	800b0e6 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800b0e0:	2309      	movs	r3, #9
 800b0e2:	617b      	str	r3, [r7, #20]
 800b0e4:	e020      	b.n	800b128 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800b0e6:	68bb      	ldr	r3, [r7, #8]
 800b0e8:	4a21      	ldr	r2, [pc, #132]	@ (800b170 <USB_SetTurnaroundTime+0x138>)
 800b0ea:	4293      	cmp	r3, r2
 800b0ec:	d306      	bcc.n	800b0fc <USB_SetTurnaroundTime+0xc4>
 800b0ee:	68bb      	ldr	r3, [r7, #8]
 800b0f0:	4a20      	ldr	r2, [pc, #128]	@ (800b174 <USB_SetTurnaroundTime+0x13c>)
 800b0f2:	4293      	cmp	r3, r2
 800b0f4:	d802      	bhi.n	800b0fc <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800b0f6:	2308      	movs	r3, #8
 800b0f8:	617b      	str	r3, [r7, #20]
 800b0fa:	e015      	b.n	800b128 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800b0fc:	68bb      	ldr	r3, [r7, #8]
 800b0fe:	4a1d      	ldr	r2, [pc, #116]	@ (800b174 <USB_SetTurnaroundTime+0x13c>)
 800b100:	4293      	cmp	r3, r2
 800b102:	d906      	bls.n	800b112 <USB_SetTurnaroundTime+0xda>
 800b104:	68bb      	ldr	r3, [r7, #8]
 800b106:	4a1c      	ldr	r2, [pc, #112]	@ (800b178 <USB_SetTurnaroundTime+0x140>)
 800b108:	4293      	cmp	r3, r2
 800b10a:	d202      	bcs.n	800b112 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800b10c:	2307      	movs	r3, #7
 800b10e:	617b      	str	r3, [r7, #20]
 800b110:	e00a      	b.n	800b128 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800b112:	2306      	movs	r3, #6
 800b114:	617b      	str	r3, [r7, #20]
 800b116:	e007      	b.n	800b128 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800b118:	79fb      	ldrb	r3, [r7, #7]
 800b11a:	2b00      	cmp	r3, #0
 800b11c:	d102      	bne.n	800b124 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800b11e:	2309      	movs	r3, #9
 800b120:	617b      	str	r3, [r7, #20]
 800b122:	e001      	b.n	800b128 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800b124:	2309      	movs	r3, #9
 800b126:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800b128:	68fb      	ldr	r3, [r7, #12]
 800b12a:	68db      	ldr	r3, [r3, #12]
 800b12c:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 800b130:	68fb      	ldr	r3, [r7, #12]
 800b132:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800b134:	68fb      	ldr	r3, [r7, #12]
 800b136:	68da      	ldr	r2, [r3, #12]
 800b138:	697b      	ldr	r3, [r7, #20]
 800b13a:	029b      	lsls	r3, r3, #10
 800b13c:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 800b140:	431a      	orrs	r2, r3
 800b142:	68fb      	ldr	r3, [r7, #12]
 800b144:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800b146:	2300      	movs	r3, #0
}
 800b148:	4618      	mov	r0, r3
 800b14a:	371c      	adds	r7, #28
 800b14c:	46bd      	mov	sp, r7
 800b14e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b152:	4770      	bx	lr
 800b154:	00d8acbf 	.word	0x00d8acbf
 800b158:	00e4e1c0 	.word	0x00e4e1c0
 800b15c:	00f42400 	.word	0x00f42400
 800b160:	01067380 	.word	0x01067380
 800b164:	011a499f 	.word	0x011a499f
 800b168:	01312cff 	.word	0x01312cff
 800b16c:	014ca43f 	.word	0x014ca43f
 800b170:	016e3600 	.word	0x016e3600
 800b174:	01a6ab1f 	.word	0x01a6ab1f
 800b178:	01e84800 	.word	0x01e84800

0800b17c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800b17c:	b480      	push	{r7}
 800b17e:	b083      	sub	sp, #12
 800b180:	af00      	add	r7, sp, #0
 800b182:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	689b      	ldr	r3, [r3, #8]
 800b188:	f043 0201 	orr.w	r2, r3, #1
 800b18c:	687b      	ldr	r3, [r7, #4]
 800b18e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800b190:	2300      	movs	r3, #0
}
 800b192:	4618      	mov	r0, r3
 800b194:	370c      	adds	r7, #12
 800b196:	46bd      	mov	sp, r7
 800b198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b19c:	4770      	bx	lr

0800b19e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800b19e:	b480      	push	{r7}
 800b1a0:	b083      	sub	sp, #12
 800b1a2:	af00      	add	r7, sp, #0
 800b1a4:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800b1a6:	687b      	ldr	r3, [r7, #4]
 800b1a8:	689b      	ldr	r3, [r3, #8]
 800b1aa:	f023 0201 	bic.w	r2, r3, #1
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800b1b2:	2300      	movs	r3, #0
}
 800b1b4:	4618      	mov	r0, r3
 800b1b6:	370c      	adds	r7, #12
 800b1b8:	46bd      	mov	sp, r7
 800b1ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1be:	4770      	bx	lr

0800b1c0 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800b1c0:	b580      	push	{r7, lr}
 800b1c2:	b084      	sub	sp, #16
 800b1c4:	af00      	add	r7, sp, #0
 800b1c6:	6078      	str	r0, [r7, #4]
 800b1c8:	460b      	mov	r3, r1
 800b1ca:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800b1cc:	2300      	movs	r3, #0
 800b1ce:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800b1d0:	687b      	ldr	r3, [r7, #4]
 800b1d2:	68db      	ldr	r3, [r3, #12]
 800b1d4:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800b1dc:	78fb      	ldrb	r3, [r7, #3]
 800b1de:	2b01      	cmp	r3, #1
 800b1e0:	d115      	bne.n	800b20e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	68db      	ldr	r3, [r3, #12]
 800b1e6:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800b1ee:	200a      	movs	r0, #10
 800b1f0:	f7f9 f900 	bl	80043f4 <HAL_Delay>
      ms += 10U;
 800b1f4:	68fb      	ldr	r3, [r7, #12]
 800b1f6:	330a      	adds	r3, #10
 800b1f8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800b1fa:	6878      	ldr	r0, [r7, #4]
 800b1fc:	f001 f93f 	bl	800c47e <USB_GetMode>
 800b200:	4603      	mov	r3, r0
 800b202:	2b01      	cmp	r3, #1
 800b204:	d01e      	beq.n	800b244 <USB_SetCurrentMode+0x84>
 800b206:	68fb      	ldr	r3, [r7, #12]
 800b208:	2bc7      	cmp	r3, #199	@ 0xc7
 800b20a:	d9f0      	bls.n	800b1ee <USB_SetCurrentMode+0x2e>
 800b20c:	e01a      	b.n	800b244 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800b20e:	78fb      	ldrb	r3, [r7, #3]
 800b210:	2b00      	cmp	r3, #0
 800b212:	d115      	bne.n	800b240 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	68db      	ldr	r3, [r3, #12]
 800b218:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800b220:	200a      	movs	r0, #10
 800b222:	f7f9 f8e7 	bl	80043f4 <HAL_Delay>
      ms += 10U;
 800b226:	68fb      	ldr	r3, [r7, #12]
 800b228:	330a      	adds	r3, #10
 800b22a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800b22c:	6878      	ldr	r0, [r7, #4]
 800b22e:	f001 f926 	bl	800c47e <USB_GetMode>
 800b232:	4603      	mov	r3, r0
 800b234:	2b00      	cmp	r3, #0
 800b236:	d005      	beq.n	800b244 <USB_SetCurrentMode+0x84>
 800b238:	68fb      	ldr	r3, [r7, #12]
 800b23a:	2bc7      	cmp	r3, #199	@ 0xc7
 800b23c:	d9f0      	bls.n	800b220 <USB_SetCurrentMode+0x60>
 800b23e:	e001      	b.n	800b244 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800b240:	2301      	movs	r3, #1
 800b242:	e005      	b.n	800b250 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800b244:	68fb      	ldr	r3, [r7, #12]
 800b246:	2bc8      	cmp	r3, #200	@ 0xc8
 800b248:	d101      	bne.n	800b24e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800b24a:	2301      	movs	r3, #1
 800b24c:	e000      	b.n	800b250 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800b24e:	2300      	movs	r3, #0
}
 800b250:	4618      	mov	r0, r3
 800b252:	3710      	adds	r7, #16
 800b254:	46bd      	mov	sp, r7
 800b256:	bd80      	pop	{r7, pc}

0800b258 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800b258:	b084      	sub	sp, #16
 800b25a:	b580      	push	{r7, lr}
 800b25c:	b086      	sub	sp, #24
 800b25e:	af00      	add	r7, sp, #0
 800b260:	6078      	str	r0, [r7, #4]
 800b262:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800b266:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800b26a:	2300      	movs	r3, #0
 800b26c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b26e:	687b      	ldr	r3, [r7, #4]
 800b270:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800b272:	2300      	movs	r3, #0
 800b274:	613b      	str	r3, [r7, #16]
 800b276:	e009      	b.n	800b28c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800b278:	687a      	ldr	r2, [r7, #4]
 800b27a:	693b      	ldr	r3, [r7, #16]
 800b27c:	3340      	adds	r3, #64	@ 0x40
 800b27e:	009b      	lsls	r3, r3, #2
 800b280:	4413      	add	r3, r2
 800b282:	2200      	movs	r2, #0
 800b284:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800b286:	693b      	ldr	r3, [r7, #16]
 800b288:	3301      	adds	r3, #1
 800b28a:	613b      	str	r3, [r7, #16]
 800b28c:	693b      	ldr	r3, [r7, #16]
 800b28e:	2b0e      	cmp	r3, #14
 800b290:	d9f2      	bls.n	800b278 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800b292:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800b296:	2b00      	cmp	r3, #0
 800b298:	d11c      	bne.n	800b2d4 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800b29a:	68fb      	ldr	r3, [r7, #12]
 800b29c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b2a0:	685b      	ldr	r3, [r3, #4]
 800b2a2:	68fa      	ldr	r2, [r7, #12]
 800b2a4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b2a8:	f043 0302 	orr.w	r3, r3, #2
 800b2ac:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800b2ae:	687b      	ldr	r3, [r7, #4]
 800b2b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b2b2:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b2be:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b2ca:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800b2ce:	687b      	ldr	r3, [r7, #4]
 800b2d0:	639a      	str	r2, [r3, #56]	@ 0x38
 800b2d2:	e00b      	b.n	800b2ec <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b2d8:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800b2dc:	687b      	ldr	r3, [r7, #4]
 800b2de:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b2e4:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800b2ec:	68fb      	ldr	r3, [r7, #12]
 800b2ee:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800b2f2:	461a      	mov	r2, r3
 800b2f4:	2300      	movs	r3, #0
 800b2f6:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800b2f8:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800b2fc:	2b01      	cmp	r3, #1
 800b2fe:	d10d      	bne.n	800b31c <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800b300:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b304:	2b00      	cmp	r3, #0
 800b306:	d104      	bne.n	800b312 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800b308:	2100      	movs	r1, #0
 800b30a:	6878      	ldr	r0, [r7, #4]
 800b30c:	f000 f968 	bl	800b5e0 <USB_SetDevSpeed>
 800b310:	e008      	b.n	800b324 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800b312:	2101      	movs	r1, #1
 800b314:	6878      	ldr	r0, [r7, #4]
 800b316:	f000 f963 	bl	800b5e0 <USB_SetDevSpeed>
 800b31a:	e003      	b.n	800b324 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800b31c:	2103      	movs	r1, #3
 800b31e:	6878      	ldr	r0, [r7, #4]
 800b320:	f000 f95e 	bl	800b5e0 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800b324:	2110      	movs	r1, #16
 800b326:	6878      	ldr	r0, [r7, #4]
 800b328:	f000 f8fa 	bl	800b520 <USB_FlushTxFifo>
 800b32c:	4603      	mov	r3, r0
 800b32e:	2b00      	cmp	r3, #0
 800b330:	d001      	beq.n	800b336 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 800b332:	2301      	movs	r3, #1
 800b334:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800b336:	6878      	ldr	r0, [r7, #4]
 800b338:	f000 f924 	bl	800b584 <USB_FlushRxFifo>
 800b33c:	4603      	mov	r3, r0
 800b33e:	2b00      	cmp	r3, #0
 800b340:	d001      	beq.n	800b346 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 800b342:	2301      	movs	r3, #1
 800b344:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800b346:	68fb      	ldr	r3, [r7, #12]
 800b348:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b34c:	461a      	mov	r2, r3
 800b34e:	2300      	movs	r3, #0
 800b350:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800b352:	68fb      	ldr	r3, [r7, #12]
 800b354:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b358:	461a      	mov	r2, r3
 800b35a:	2300      	movs	r3, #0
 800b35c:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800b35e:	68fb      	ldr	r3, [r7, #12]
 800b360:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b364:	461a      	mov	r2, r3
 800b366:	2300      	movs	r3, #0
 800b368:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b36a:	2300      	movs	r3, #0
 800b36c:	613b      	str	r3, [r7, #16]
 800b36e:	e043      	b.n	800b3f8 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800b370:	693b      	ldr	r3, [r7, #16]
 800b372:	015a      	lsls	r2, r3, #5
 800b374:	68fb      	ldr	r3, [r7, #12]
 800b376:	4413      	add	r3, r2
 800b378:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b37c:	681b      	ldr	r3, [r3, #0]
 800b37e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b382:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b386:	d118      	bne.n	800b3ba <USB_DevInit+0x162>
    {
      if (i == 0U)
 800b388:	693b      	ldr	r3, [r7, #16]
 800b38a:	2b00      	cmp	r3, #0
 800b38c:	d10a      	bne.n	800b3a4 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800b38e:	693b      	ldr	r3, [r7, #16]
 800b390:	015a      	lsls	r2, r3, #5
 800b392:	68fb      	ldr	r3, [r7, #12]
 800b394:	4413      	add	r3, r2
 800b396:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b39a:	461a      	mov	r2, r3
 800b39c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800b3a0:	6013      	str	r3, [r2, #0]
 800b3a2:	e013      	b.n	800b3cc <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800b3a4:	693b      	ldr	r3, [r7, #16]
 800b3a6:	015a      	lsls	r2, r3, #5
 800b3a8:	68fb      	ldr	r3, [r7, #12]
 800b3aa:	4413      	add	r3, r2
 800b3ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b3b0:	461a      	mov	r2, r3
 800b3b2:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800b3b6:	6013      	str	r3, [r2, #0]
 800b3b8:	e008      	b.n	800b3cc <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800b3ba:	693b      	ldr	r3, [r7, #16]
 800b3bc:	015a      	lsls	r2, r3, #5
 800b3be:	68fb      	ldr	r3, [r7, #12]
 800b3c0:	4413      	add	r3, r2
 800b3c2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b3c6:	461a      	mov	r2, r3
 800b3c8:	2300      	movs	r3, #0
 800b3ca:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800b3cc:	693b      	ldr	r3, [r7, #16]
 800b3ce:	015a      	lsls	r2, r3, #5
 800b3d0:	68fb      	ldr	r3, [r7, #12]
 800b3d2:	4413      	add	r3, r2
 800b3d4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b3d8:	461a      	mov	r2, r3
 800b3da:	2300      	movs	r3, #0
 800b3dc:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800b3de:	693b      	ldr	r3, [r7, #16]
 800b3e0:	015a      	lsls	r2, r3, #5
 800b3e2:	68fb      	ldr	r3, [r7, #12]
 800b3e4:	4413      	add	r3, r2
 800b3e6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b3ea:	461a      	mov	r2, r3
 800b3ec:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800b3f0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b3f2:	693b      	ldr	r3, [r7, #16]
 800b3f4:	3301      	adds	r3, #1
 800b3f6:	613b      	str	r3, [r7, #16]
 800b3f8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800b3fc:	461a      	mov	r2, r3
 800b3fe:	693b      	ldr	r3, [r7, #16]
 800b400:	4293      	cmp	r3, r2
 800b402:	d3b5      	bcc.n	800b370 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b404:	2300      	movs	r3, #0
 800b406:	613b      	str	r3, [r7, #16]
 800b408:	e043      	b.n	800b492 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800b40a:	693b      	ldr	r3, [r7, #16]
 800b40c:	015a      	lsls	r2, r3, #5
 800b40e:	68fb      	ldr	r3, [r7, #12]
 800b410:	4413      	add	r3, r2
 800b412:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b416:	681b      	ldr	r3, [r3, #0]
 800b418:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b41c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b420:	d118      	bne.n	800b454 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 800b422:	693b      	ldr	r3, [r7, #16]
 800b424:	2b00      	cmp	r3, #0
 800b426:	d10a      	bne.n	800b43e <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800b428:	693b      	ldr	r3, [r7, #16]
 800b42a:	015a      	lsls	r2, r3, #5
 800b42c:	68fb      	ldr	r3, [r7, #12]
 800b42e:	4413      	add	r3, r2
 800b430:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b434:	461a      	mov	r2, r3
 800b436:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800b43a:	6013      	str	r3, [r2, #0]
 800b43c:	e013      	b.n	800b466 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800b43e:	693b      	ldr	r3, [r7, #16]
 800b440:	015a      	lsls	r2, r3, #5
 800b442:	68fb      	ldr	r3, [r7, #12]
 800b444:	4413      	add	r3, r2
 800b446:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b44a:	461a      	mov	r2, r3
 800b44c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800b450:	6013      	str	r3, [r2, #0]
 800b452:	e008      	b.n	800b466 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800b454:	693b      	ldr	r3, [r7, #16]
 800b456:	015a      	lsls	r2, r3, #5
 800b458:	68fb      	ldr	r3, [r7, #12]
 800b45a:	4413      	add	r3, r2
 800b45c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b460:	461a      	mov	r2, r3
 800b462:	2300      	movs	r3, #0
 800b464:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800b466:	693b      	ldr	r3, [r7, #16]
 800b468:	015a      	lsls	r2, r3, #5
 800b46a:	68fb      	ldr	r3, [r7, #12]
 800b46c:	4413      	add	r3, r2
 800b46e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b472:	461a      	mov	r2, r3
 800b474:	2300      	movs	r3, #0
 800b476:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800b478:	693b      	ldr	r3, [r7, #16]
 800b47a:	015a      	lsls	r2, r3, #5
 800b47c:	68fb      	ldr	r3, [r7, #12]
 800b47e:	4413      	add	r3, r2
 800b480:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b484:	461a      	mov	r2, r3
 800b486:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800b48a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b48c:	693b      	ldr	r3, [r7, #16]
 800b48e:	3301      	adds	r3, #1
 800b490:	613b      	str	r3, [r7, #16]
 800b492:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800b496:	461a      	mov	r2, r3
 800b498:	693b      	ldr	r3, [r7, #16]
 800b49a:	4293      	cmp	r3, r2
 800b49c:	d3b5      	bcc.n	800b40a <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800b49e:	68fb      	ldr	r3, [r7, #12]
 800b4a0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b4a4:	691b      	ldr	r3, [r3, #16]
 800b4a6:	68fa      	ldr	r2, [r7, #12]
 800b4a8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b4ac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b4b0:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800b4b2:	687b      	ldr	r3, [r7, #4]
 800b4b4:	2200      	movs	r2, #0
 800b4b6:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800b4b8:	687b      	ldr	r3, [r7, #4]
 800b4ba:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800b4be:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800b4c0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b4c4:	2b00      	cmp	r3, #0
 800b4c6:	d105      	bne.n	800b4d4 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	699b      	ldr	r3, [r3, #24]
 800b4cc:	f043 0210 	orr.w	r2, r3, #16
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	699a      	ldr	r2, [r3, #24]
 800b4d8:	4b10      	ldr	r3, [pc, #64]	@ (800b51c <USB_DevInit+0x2c4>)
 800b4da:	4313      	orrs	r3, r2
 800b4dc:	687a      	ldr	r2, [r7, #4]
 800b4de:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800b4e0:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800b4e4:	2b00      	cmp	r3, #0
 800b4e6:	d005      	beq.n	800b4f4 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	699b      	ldr	r3, [r3, #24]
 800b4ec:	f043 0208 	orr.w	r2, r3, #8
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800b4f4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800b4f8:	2b01      	cmp	r3, #1
 800b4fa:	d107      	bne.n	800b50c <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	699b      	ldr	r3, [r3, #24]
 800b500:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800b504:	f043 0304 	orr.w	r3, r3, #4
 800b508:	687a      	ldr	r2, [r7, #4]
 800b50a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800b50c:	7dfb      	ldrb	r3, [r7, #23]
}
 800b50e:	4618      	mov	r0, r3
 800b510:	3718      	adds	r7, #24
 800b512:	46bd      	mov	sp, r7
 800b514:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800b518:	b004      	add	sp, #16
 800b51a:	4770      	bx	lr
 800b51c:	803c3800 	.word	0x803c3800

0800b520 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800b520:	b480      	push	{r7}
 800b522:	b085      	sub	sp, #20
 800b524:	af00      	add	r7, sp, #0
 800b526:	6078      	str	r0, [r7, #4]
 800b528:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800b52a:	2300      	movs	r3, #0
 800b52c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800b52e:	68fb      	ldr	r3, [r7, #12]
 800b530:	3301      	adds	r3, #1
 800b532:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b534:	68fb      	ldr	r3, [r7, #12]
 800b536:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b53a:	d901      	bls.n	800b540 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800b53c:	2303      	movs	r3, #3
 800b53e:	e01b      	b.n	800b578 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	691b      	ldr	r3, [r3, #16]
 800b544:	2b00      	cmp	r3, #0
 800b546:	daf2      	bge.n	800b52e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800b548:	2300      	movs	r3, #0
 800b54a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800b54c:	683b      	ldr	r3, [r7, #0]
 800b54e:	019b      	lsls	r3, r3, #6
 800b550:	f043 0220 	orr.w	r2, r3, #32
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800b558:	68fb      	ldr	r3, [r7, #12]
 800b55a:	3301      	adds	r3, #1
 800b55c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b55e:	68fb      	ldr	r3, [r7, #12]
 800b560:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b564:	d901      	bls.n	800b56a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800b566:	2303      	movs	r3, #3
 800b568:	e006      	b.n	800b578 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	691b      	ldr	r3, [r3, #16]
 800b56e:	f003 0320 	and.w	r3, r3, #32
 800b572:	2b20      	cmp	r3, #32
 800b574:	d0f0      	beq.n	800b558 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800b576:	2300      	movs	r3, #0
}
 800b578:	4618      	mov	r0, r3
 800b57a:	3714      	adds	r7, #20
 800b57c:	46bd      	mov	sp, r7
 800b57e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b582:	4770      	bx	lr

0800b584 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800b584:	b480      	push	{r7}
 800b586:	b085      	sub	sp, #20
 800b588:	af00      	add	r7, sp, #0
 800b58a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800b58c:	2300      	movs	r3, #0
 800b58e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800b590:	68fb      	ldr	r3, [r7, #12]
 800b592:	3301      	adds	r3, #1
 800b594:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b596:	68fb      	ldr	r3, [r7, #12]
 800b598:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b59c:	d901      	bls.n	800b5a2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800b59e:	2303      	movs	r3, #3
 800b5a0:	e018      	b.n	800b5d4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	691b      	ldr	r3, [r3, #16]
 800b5a6:	2b00      	cmp	r3, #0
 800b5a8:	daf2      	bge.n	800b590 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800b5aa:	2300      	movs	r3, #0
 800b5ac:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800b5ae:	687b      	ldr	r3, [r7, #4]
 800b5b0:	2210      	movs	r2, #16
 800b5b2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800b5b4:	68fb      	ldr	r3, [r7, #12]
 800b5b6:	3301      	adds	r3, #1
 800b5b8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b5ba:	68fb      	ldr	r3, [r7, #12]
 800b5bc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b5c0:	d901      	bls.n	800b5c6 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800b5c2:	2303      	movs	r3, #3
 800b5c4:	e006      	b.n	800b5d4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800b5c6:	687b      	ldr	r3, [r7, #4]
 800b5c8:	691b      	ldr	r3, [r3, #16]
 800b5ca:	f003 0310 	and.w	r3, r3, #16
 800b5ce:	2b10      	cmp	r3, #16
 800b5d0:	d0f0      	beq.n	800b5b4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800b5d2:	2300      	movs	r3, #0
}
 800b5d4:	4618      	mov	r0, r3
 800b5d6:	3714      	adds	r7, #20
 800b5d8:	46bd      	mov	sp, r7
 800b5da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5de:	4770      	bx	lr

0800b5e0 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800b5e0:	b480      	push	{r7}
 800b5e2:	b085      	sub	sp, #20
 800b5e4:	af00      	add	r7, sp, #0
 800b5e6:	6078      	str	r0, [r7, #4]
 800b5e8:	460b      	mov	r3, r1
 800b5ea:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b5ec:	687b      	ldr	r3, [r7, #4]
 800b5ee:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800b5f0:	68fb      	ldr	r3, [r7, #12]
 800b5f2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b5f6:	681a      	ldr	r2, [r3, #0]
 800b5f8:	78fb      	ldrb	r3, [r7, #3]
 800b5fa:	68f9      	ldr	r1, [r7, #12]
 800b5fc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b600:	4313      	orrs	r3, r2
 800b602:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800b604:	2300      	movs	r3, #0
}
 800b606:	4618      	mov	r0, r3
 800b608:	3714      	adds	r7, #20
 800b60a:	46bd      	mov	sp, r7
 800b60c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b610:	4770      	bx	lr

0800b612 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800b612:	b480      	push	{r7}
 800b614:	b087      	sub	sp, #28
 800b616:	af00      	add	r7, sp, #0
 800b618:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b61a:	687b      	ldr	r3, [r7, #4]
 800b61c:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800b61e:	693b      	ldr	r3, [r7, #16]
 800b620:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b624:	689b      	ldr	r3, [r3, #8]
 800b626:	f003 0306 	and.w	r3, r3, #6
 800b62a:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800b62c:	68fb      	ldr	r3, [r7, #12]
 800b62e:	2b00      	cmp	r3, #0
 800b630:	d102      	bne.n	800b638 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800b632:	2300      	movs	r3, #0
 800b634:	75fb      	strb	r3, [r7, #23]
 800b636:	e00a      	b.n	800b64e <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800b638:	68fb      	ldr	r3, [r7, #12]
 800b63a:	2b02      	cmp	r3, #2
 800b63c:	d002      	beq.n	800b644 <USB_GetDevSpeed+0x32>
 800b63e:	68fb      	ldr	r3, [r7, #12]
 800b640:	2b06      	cmp	r3, #6
 800b642:	d102      	bne.n	800b64a <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800b644:	2302      	movs	r3, #2
 800b646:	75fb      	strb	r3, [r7, #23]
 800b648:	e001      	b.n	800b64e <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800b64a:	230f      	movs	r3, #15
 800b64c:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800b64e:	7dfb      	ldrb	r3, [r7, #23]
}
 800b650:	4618      	mov	r0, r3
 800b652:	371c      	adds	r7, #28
 800b654:	46bd      	mov	sp, r7
 800b656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b65a:	4770      	bx	lr

0800b65c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800b65c:	b480      	push	{r7}
 800b65e:	b085      	sub	sp, #20
 800b660:	af00      	add	r7, sp, #0
 800b662:	6078      	str	r0, [r7, #4]
 800b664:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b666:	687b      	ldr	r3, [r7, #4]
 800b668:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b66a:	683b      	ldr	r3, [r7, #0]
 800b66c:	781b      	ldrb	r3, [r3, #0]
 800b66e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800b670:	683b      	ldr	r3, [r7, #0]
 800b672:	785b      	ldrb	r3, [r3, #1]
 800b674:	2b01      	cmp	r3, #1
 800b676:	d13a      	bne.n	800b6ee <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800b678:	68fb      	ldr	r3, [r7, #12]
 800b67a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b67e:	69da      	ldr	r2, [r3, #28]
 800b680:	683b      	ldr	r3, [r7, #0]
 800b682:	781b      	ldrb	r3, [r3, #0]
 800b684:	f003 030f 	and.w	r3, r3, #15
 800b688:	2101      	movs	r1, #1
 800b68a:	fa01 f303 	lsl.w	r3, r1, r3
 800b68e:	b29b      	uxth	r3, r3
 800b690:	68f9      	ldr	r1, [r7, #12]
 800b692:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b696:	4313      	orrs	r3, r2
 800b698:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800b69a:	68bb      	ldr	r3, [r7, #8]
 800b69c:	015a      	lsls	r2, r3, #5
 800b69e:	68fb      	ldr	r3, [r7, #12]
 800b6a0:	4413      	add	r3, r2
 800b6a2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b6a6:	681b      	ldr	r3, [r3, #0]
 800b6a8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b6ac:	2b00      	cmp	r3, #0
 800b6ae:	d155      	bne.n	800b75c <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800b6b0:	68bb      	ldr	r3, [r7, #8]
 800b6b2:	015a      	lsls	r2, r3, #5
 800b6b4:	68fb      	ldr	r3, [r7, #12]
 800b6b6:	4413      	add	r3, r2
 800b6b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b6bc:	681a      	ldr	r2, [r3, #0]
 800b6be:	683b      	ldr	r3, [r7, #0]
 800b6c0:	689b      	ldr	r3, [r3, #8]
 800b6c2:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800b6c6:	683b      	ldr	r3, [r7, #0]
 800b6c8:	791b      	ldrb	r3, [r3, #4]
 800b6ca:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800b6cc:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800b6ce:	68bb      	ldr	r3, [r7, #8]
 800b6d0:	059b      	lsls	r3, r3, #22
 800b6d2:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800b6d4:	4313      	orrs	r3, r2
 800b6d6:	68ba      	ldr	r2, [r7, #8]
 800b6d8:	0151      	lsls	r1, r2, #5
 800b6da:	68fa      	ldr	r2, [r7, #12]
 800b6dc:	440a      	add	r2, r1
 800b6de:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b6e2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b6e6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b6ea:	6013      	str	r3, [r2, #0]
 800b6ec:	e036      	b.n	800b75c <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800b6ee:	68fb      	ldr	r3, [r7, #12]
 800b6f0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b6f4:	69da      	ldr	r2, [r3, #28]
 800b6f6:	683b      	ldr	r3, [r7, #0]
 800b6f8:	781b      	ldrb	r3, [r3, #0]
 800b6fa:	f003 030f 	and.w	r3, r3, #15
 800b6fe:	2101      	movs	r1, #1
 800b700:	fa01 f303 	lsl.w	r3, r1, r3
 800b704:	041b      	lsls	r3, r3, #16
 800b706:	68f9      	ldr	r1, [r7, #12]
 800b708:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b70c:	4313      	orrs	r3, r2
 800b70e:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800b710:	68bb      	ldr	r3, [r7, #8]
 800b712:	015a      	lsls	r2, r3, #5
 800b714:	68fb      	ldr	r3, [r7, #12]
 800b716:	4413      	add	r3, r2
 800b718:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b71c:	681b      	ldr	r3, [r3, #0]
 800b71e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b722:	2b00      	cmp	r3, #0
 800b724:	d11a      	bne.n	800b75c <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800b726:	68bb      	ldr	r3, [r7, #8]
 800b728:	015a      	lsls	r2, r3, #5
 800b72a:	68fb      	ldr	r3, [r7, #12]
 800b72c:	4413      	add	r3, r2
 800b72e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b732:	681a      	ldr	r2, [r3, #0]
 800b734:	683b      	ldr	r3, [r7, #0]
 800b736:	689b      	ldr	r3, [r3, #8]
 800b738:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800b73c:	683b      	ldr	r3, [r7, #0]
 800b73e:	791b      	ldrb	r3, [r3, #4]
 800b740:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800b742:	430b      	orrs	r3, r1
 800b744:	4313      	orrs	r3, r2
 800b746:	68ba      	ldr	r2, [r7, #8]
 800b748:	0151      	lsls	r1, r2, #5
 800b74a:	68fa      	ldr	r2, [r7, #12]
 800b74c:	440a      	add	r2, r1
 800b74e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b752:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b756:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b75a:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800b75c:	2300      	movs	r3, #0
}
 800b75e:	4618      	mov	r0, r3
 800b760:	3714      	adds	r7, #20
 800b762:	46bd      	mov	sp, r7
 800b764:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b768:	4770      	bx	lr
	...

0800b76c <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800b76c:	b480      	push	{r7}
 800b76e:	b085      	sub	sp, #20
 800b770:	af00      	add	r7, sp, #0
 800b772:	6078      	str	r0, [r7, #4]
 800b774:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b77a:	683b      	ldr	r3, [r7, #0]
 800b77c:	781b      	ldrb	r3, [r3, #0]
 800b77e:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800b780:	683b      	ldr	r3, [r7, #0]
 800b782:	785b      	ldrb	r3, [r3, #1]
 800b784:	2b01      	cmp	r3, #1
 800b786:	d161      	bne.n	800b84c <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800b788:	68bb      	ldr	r3, [r7, #8]
 800b78a:	015a      	lsls	r2, r3, #5
 800b78c:	68fb      	ldr	r3, [r7, #12]
 800b78e:	4413      	add	r3, r2
 800b790:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b794:	681b      	ldr	r3, [r3, #0]
 800b796:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b79a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b79e:	d11f      	bne.n	800b7e0 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800b7a0:	68bb      	ldr	r3, [r7, #8]
 800b7a2:	015a      	lsls	r2, r3, #5
 800b7a4:	68fb      	ldr	r3, [r7, #12]
 800b7a6:	4413      	add	r3, r2
 800b7a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b7ac:	681b      	ldr	r3, [r3, #0]
 800b7ae:	68ba      	ldr	r2, [r7, #8]
 800b7b0:	0151      	lsls	r1, r2, #5
 800b7b2:	68fa      	ldr	r2, [r7, #12]
 800b7b4:	440a      	add	r2, r1
 800b7b6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b7ba:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800b7be:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800b7c0:	68bb      	ldr	r3, [r7, #8]
 800b7c2:	015a      	lsls	r2, r3, #5
 800b7c4:	68fb      	ldr	r3, [r7, #12]
 800b7c6:	4413      	add	r3, r2
 800b7c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b7cc:	681b      	ldr	r3, [r3, #0]
 800b7ce:	68ba      	ldr	r2, [r7, #8]
 800b7d0:	0151      	lsls	r1, r2, #5
 800b7d2:	68fa      	ldr	r2, [r7, #12]
 800b7d4:	440a      	add	r2, r1
 800b7d6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b7da:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800b7de:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800b7e0:	68fb      	ldr	r3, [r7, #12]
 800b7e2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b7e6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b7e8:	683b      	ldr	r3, [r7, #0]
 800b7ea:	781b      	ldrb	r3, [r3, #0]
 800b7ec:	f003 030f 	and.w	r3, r3, #15
 800b7f0:	2101      	movs	r1, #1
 800b7f2:	fa01 f303 	lsl.w	r3, r1, r3
 800b7f6:	b29b      	uxth	r3, r3
 800b7f8:	43db      	mvns	r3, r3
 800b7fa:	68f9      	ldr	r1, [r7, #12]
 800b7fc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b800:	4013      	ands	r3, r2
 800b802:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800b804:	68fb      	ldr	r3, [r7, #12]
 800b806:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b80a:	69da      	ldr	r2, [r3, #28]
 800b80c:	683b      	ldr	r3, [r7, #0]
 800b80e:	781b      	ldrb	r3, [r3, #0]
 800b810:	f003 030f 	and.w	r3, r3, #15
 800b814:	2101      	movs	r1, #1
 800b816:	fa01 f303 	lsl.w	r3, r1, r3
 800b81a:	b29b      	uxth	r3, r3
 800b81c:	43db      	mvns	r3, r3
 800b81e:	68f9      	ldr	r1, [r7, #12]
 800b820:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b824:	4013      	ands	r3, r2
 800b826:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800b828:	68bb      	ldr	r3, [r7, #8]
 800b82a:	015a      	lsls	r2, r3, #5
 800b82c:	68fb      	ldr	r3, [r7, #12]
 800b82e:	4413      	add	r3, r2
 800b830:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b834:	681a      	ldr	r2, [r3, #0]
 800b836:	68bb      	ldr	r3, [r7, #8]
 800b838:	0159      	lsls	r1, r3, #5
 800b83a:	68fb      	ldr	r3, [r7, #12]
 800b83c:	440b      	add	r3, r1
 800b83e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b842:	4619      	mov	r1, r3
 800b844:	4b35      	ldr	r3, [pc, #212]	@ (800b91c <USB_DeactivateEndpoint+0x1b0>)
 800b846:	4013      	ands	r3, r2
 800b848:	600b      	str	r3, [r1, #0]
 800b84a:	e060      	b.n	800b90e <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800b84c:	68bb      	ldr	r3, [r7, #8]
 800b84e:	015a      	lsls	r2, r3, #5
 800b850:	68fb      	ldr	r3, [r7, #12]
 800b852:	4413      	add	r3, r2
 800b854:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b858:	681b      	ldr	r3, [r3, #0]
 800b85a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b85e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b862:	d11f      	bne.n	800b8a4 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800b864:	68bb      	ldr	r3, [r7, #8]
 800b866:	015a      	lsls	r2, r3, #5
 800b868:	68fb      	ldr	r3, [r7, #12]
 800b86a:	4413      	add	r3, r2
 800b86c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b870:	681b      	ldr	r3, [r3, #0]
 800b872:	68ba      	ldr	r2, [r7, #8]
 800b874:	0151      	lsls	r1, r2, #5
 800b876:	68fa      	ldr	r2, [r7, #12]
 800b878:	440a      	add	r2, r1
 800b87a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b87e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800b882:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800b884:	68bb      	ldr	r3, [r7, #8]
 800b886:	015a      	lsls	r2, r3, #5
 800b888:	68fb      	ldr	r3, [r7, #12]
 800b88a:	4413      	add	r3, r2
 800b88c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b890:	681b      	ldr	r3, [r3, #0]
 800b892:	68ba      	ldr	r2, [r7, #8]
 800b894:	0151      	lsls	r1, r2, #5
 800b896:	68fa      	ldr	r2, [r7, #12]
 800b898:	440a      	add	r2, r1
 800b89a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b89e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800b8a2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800b8a4:	68fb      	ldr	r3, [r7, #12]
 800b8a6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b8aa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b8ac:	683b      	ldr	r3, [r7, #0]
 800b8ae:	781b      	ldrb	r3, [r3, #0]
 800b8b0:	f003 030f 	and.w	r3, r3, #15
 800b8b4:	2101      	movs	r1, #1
 800b8b6:	fa01 f303 	lsl.w	r3, r1, r3
 800b8ba:	041b      	lsls	r3, r3, #16
 800b8bc:	43db      	mvns	r3, r3
 800b8be:	68f9      	ldr	r1, [r7, #12]
 800b8c0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b8c4:	4013      	ands	r3, r2
 800b8c6:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800b8c8:	68fb      	ldr	r3, [r7, #12]
 800b8ca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b8ce:	69da      	ldr	r2, [r3, #28]
 800b8d0:	683b      	ldr	r3, [r7, #0]
 800b8d2:	781b      	ldrb	r3, [r3, #0]
 800b8d4:	f003 030f 	and.w	r3, r3, #15
 800b8d8:	2101      	movs	r1, #1
 800b8da:	fa01 f303 	lsl.w	r3, r1, r3
 800b8de:	041b      	lsls	r3, r3, #16
 800b8e0:	43db      	mvns	r3, r3
 800b8e2:	68f9      	ldr	r1, [r7, #12]
 800b8e4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b8e8:	4013      	ands	r3, r2
 800b8ea:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800b8ec:	68bb      	ldr	r3, [r7, #8]
 800b8ee:	015a      	lsls	r2, r3, #5
 800b8f0:	68fb      	ldr	r3, [r7, #12]
 800b8f2:	4413      	add	r3, r2
 800b8f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b8f8:	681a      	ldr	r2, [r3, #0]
 800b8fa:	68bb      	ldr	r3, [r7, #8]
 800b8fc:	0159      	lsls	r1, r3, #5
 800b8fe:	68fb      	ldr	r3, [r7, #12]
 800b900:	440b      	add	r3, r1
 800b902:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b906:	4619      	mov	r1, r3
 800b908:	4b05      	ldr	r3, [pc, #20]	@ (800b920 <USB_DeactivateEndpoint+0x1b4>)
 800b90a:	4013      	ands	r3, r2
 800b90c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800b90e:	2300      	movs	r3, #0
}
 800b910:	4618      	mov	r0, r3
 800b912:	3714      	adds	r7, #20
 800b914:	46bd      	mov	sp, r7
 800b916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b91a:	4770      	bx	lr
 800b91c:	ec337800 	.word	0xec337800
 800b920:	eff37800 	.word	0xeff37800

0800b924 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800b924:	b580      	push	{r7, lr}
 800b926:	b08a      	sub	sp, #40	@ 0x28
 800b928:	af02      	add	r7, sp, #8
 800b92a:	60f8      	str	r0, [r7, #12]
 800b92c:	60b9      	str	r1, [r7, #8]
 800b92e:	4613      	mov	r3, r2
 800b930:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b932:	68fb      	ldr	r3, [r7, #12]
 800b934:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800b936:	68bb      	ldr	r3, [r7, #8]
 800b938:	781b      	ldrb	r3, [r3, #0]
 800b93a:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800b93c:	68bb      	ldr	r3, [r7, #8]
 800b93e:	785b      	ldrb	r3, [r3, #1]
 800b940:	2b01      	cmp	r3, #1
 800b942:	f040 817f 	bne.w	800bc44 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800b946:	68bb      	ldr	r3, [r7, #8]
 800b948:	691b      	ldr	r3, [r3, #16]
 800b94a:	2b00      	cmp	r3, #0
 800b94c:	d132      	bne.n	800b9b4 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b94e:	69bb      	ldr	r3, [r7, #24]
 800b950:	015a      	lsls	r2, r3, #5
 800b952:	69fb      	ldr	r3, [r7, #28]
 800b954:	4413      	add	r3, r2
 800b956:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b95a:	691b      	ldr	r3, [r3, #16]
 800b95c:	69ba      	ldr	r2, [r7, #24]
 800b95e:	0151      	lsls	r1, r2, #5
 800b960:	69fa      	ldr	r2, [r7, #28]
 800b962:	440a      	add	r2, r1
 800b964:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b968:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800b96c:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800b970:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800b972:	69bb      	ldr	r3, [r7, #24]
 800b974:	015a      	lsls	r2, r3, #5
 800b976:	69fb      	ldr	r3, [r7, #28]
 800b978:	4413      	add	r3, r2
 800b97a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b97e:	691b      	ldr	r3, [r3, #16]
 800b980:	69ba      	ldr	r2, [r7, #24]
 800b982:	0151      	lsls	r1, r2, #5
 800b984:	69fa      	ldr	r2, [r7, #28]
 800b986:	440a      	add	r2, r1
 800b988:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b98c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800b990:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b992:	69bb      	ldr	r3, [r7, #24]
 800b994:	015a      	lsls	r2, r3, #5
 800b996:	69fb      	ldr	r3, [r7, #28]
 800b998:	4413      	add	r3, r2
 800b99a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b99e:	691b      	ldr	r3, [r3, #16]
 800b9a0:	69ba      	ldr	r2, [r7, #24]
 800b9a2:	0151      	lsls	r1, r2, #5
 800b9a4:	69fa      	ldr	r2, [r7, #28]
 800b9a6:	440a      	add	r2, r1
 800b9a8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b9ac:	0cdb      	lsrs	r3, r3, #19
 800b9ae:	04db      	lsls	r3, r3, #19
 800b9b0:	6113      	str	r3, [r2, #16]
 800b9b2:	e097      	b.n	800bae4 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b9b4:	69bb      	ldr	r3, [r7, #24]
 800b9b6:	015a      	lsls	r2, r3, #5
 800b9b8:	69fb      	ldr	r3, [r7, #28]
 800b9ba:	4413      	add	r3, r2
 800b9bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b9c0:	691b      	ldr	r3, [r3, #16]
 800b9c2:	69ba      	ldr	r2, [r7, #24]
 800b9c4:	0151      	lsls	r1, r2, #5
 800b9c6:	69fa      	ldr	r2, [r7, #28]
 800b9c8:	440a      	add	r2, r1
 800b9ca:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b9ce:	0cdb      	lsrs	r3, r3, #19
 800b9d0:	04db      	lsls	r3, r3, #19
 800b9d2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b9d4:	69bb      	ldr	r3, [r7, #24]
 800b9d6:	015a      	lsls	r2, r3, #5
 800b9d8:	69fb      	ldr	r3, [r7, #28]
 800b9da:	4413      	add	r3, r2
 800b9dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b9e0:	691b      	ldr	r3, [r3, #16]
 800b9e2:	69ba      	ldr	r2, [r7, #24]
 800b9e4:	0151      	lsls	r1, r2, #5
 800b9e6:	69fa      	ldr	r2, [r7, #28]
 800b9e8:	440a      	add	r2, r1
 800b9ea:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b9ee:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800b9f2:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800b9f6:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 800b9f8:	69bb      	ldr	r3, [r7, #24]
 800b9fa:	2b00      	cmp	r3, #0
 800b9fc:	d11a      	bne.n	800ba34 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800b9fe:	68bb      	ldr	r3, [r7, #8]
 800ba00:	691a      	ldr	r2, [r3, #16]
 800ba02:	68bb      	ldr	r3, [r7, #8]
 800ba04:	689b      	ldr	r3, [r3, #8]
 800ba06:	429a      	cmp	r2, r3
 800ba08:	d903      	bls.n	800ba12 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800ba0a:	68bb      	ldr	r3, [r7, #8]
 800ba0c:	689a      	ldr	r2, [r3, #8]
 800ba0e:	68bb      	ldr	r3, [r7, #8]
 800ba10:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800ba12:	69bb      	ldr	r3, [r7, #24]
 800ba14:	015a      	lsls	r2, r3, #5
 800ba16:	69fb      	ldr	r3, [r7, #28]
 800ba18:	4413      	add	r3, r2
 800ba1a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ba1e:	691b      	ldr	r3, [r3, #16]
 800ba20:	69ba      	ldr	r2, [r7, #24]
 800ba22:	0151      	lsls	r1, r2, #5
 800ba24:	69fa      	ldr	r2, [r7, #28]
 800ba26:	440a      	add	r2, r1
 800ba28:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ba2c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800ba30:	6113      	str	r3, [r2, #16]
 800ba32:	e044      	b.n	800babe <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800ba34:	68bb      	ldr	r3, [r7, #8]
 800ba36:	691a      	ldr	r2, [r3, #16]
 800ba38:	68bb      	ldr	r3, [r7, #8]
 800ba3a:	689b      	ldr	r3, [r3, #8]
 800ba3c:	4413      	add	r3, r2
 800ba3e:	1e5a      	subs	r2, r3, #1
 800ba40:	68bb      	ldr	r3, [r7, #8]
 800ba42:	689b      	ldr	r3, [r3, #8]
 800ba44:	fbb2 f3f3 	udiv	r3, r2, r3
 800ba48:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 800ba4a:	69bb      	ldr	r3, [r7, #24]
 800ba4c:	015a      	lsls	r2, r3, #5
 800ba4e:	69fb      	ldr	r3, [r7, #28]
 800ba50:	4413      	add	r3, r2
 800ba52:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ba56:	691a      	ldr	r2, [r3, #16]
 800ba58:	8afb      	ldrh	r3, [r7, #22]
 800ba5a:	04d9      	lsls	r1, r3, #19
 800ba5c:	4ba4      	ldr	r3, [pc, #656]	@ (800bcf0 <USB_EPStartXfer+0x3cc>)
 800ba5e:	400b      	ands	r3, r1
 800ba60:	69b9      	ldr	r1, [r7, #24]
 800ba62:	0148      	lsls	r0, r1, #5
 800ba64:	69f9      	ldr	r1, [r7, #28]
 800ba66:	4401      	add	r1, r0
 800ba68:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800ba6c:	4313      	orrs	r3, r2
 800ba6e:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 800ba70:	68bb      	ldr	r3, [r7, #8]
 800ba72:	791b      	ldrb	r3, [r3, #4]
 800ba74:	2b01      	cmp	r3, #1
 800ba76:	d122      	bne.n	800babe <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800ba78:	69bb      	ldr	r3, [r7, #24]
 800ba7a:	015a      	lsls	r2, r3, #5
 800ba7c:	69fb      	ldr	r3, [r7, #28]
 800ba7e:	4413      	add	r3, r2
 800ba80:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ba84:	691b      	ldr	r3, [r3, #16]
 800ba86:	69ba      	ldr	r2, [r7, #24]
 800ba88:	0151      	lsls	r1, r2, #5
 800ba8a:	69fa      	ldr	r2, [r7, #28]
 800ba8c:	440a      	add	r2, r1
 800ba8e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ba92:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800ba96:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 800ba98:	69bb      	ldr	r3, [r7, #24]
 800ba9a:	015a      	lsls	r2, r3, #5
 800ba9c:	69fb      	ldr	r3, [r7, #28]
 800ba9e:	4413      	add	r3, r2
 800baa0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800baa4:	691a      	ldr	r2, [r3, #16]
 800baa6:	8afb      	ldrh	r3, [r7, #22]
 800baa8:	075b      	lsls	r3, r3, #29
 800baaa:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 800baae:	69b9      	ldr	r1, [r7, #24]
 800bab0:	0148      	lsls	r0, r1, #5
 800bab2:	69f9      	ldr	r1, [r7, #28]
 800bab4:	4401      	add	r1, r0
 800bab6:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800baba:	4313      	orrs	r3, r2
 800babc:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800babe:	69bb      	ldr	r3, [r7, #24]
 800bac0:	015a      	lsls	r2, r3, #5
 800bac2:	69fb      	ldr	r3, [r7, #28]
 800bac4:	4413      	add	r3, r2
 800bac6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800baca:	691a      	ldr	r2, [r3, #16]
 800bacc:	68bb      	ldr	r3, [r7, #8]
 800bace:	691b      	ldr	r3, [r3, #16]
 800bad0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bad4:	69b9      	ldr	r1, [r7, #24]
 800bad6:	0148      	lsls	r0, r1, #5
 800bad8:	69f9      	ldr	r1, [r7, #28]
 800bada:	4401      	add	r1, r0
 800badc:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800bae0:	4313      	orrs	r3, r2
 800bae2:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800bae4:	79fb      	ldrb	r3, [r7, #7]
 800bae6:	2b01      	cmp	r3, #1
 800bae8:	d14b      	bne.n	800bb82 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800baea:	68bb      	ldr	r3, [r7, #8]
 800baec:	69db      	ldr	r3, [r3, #28]
 800baee:	2b00      	cmp	r3, #0
 800baf0:	d009      	beq.n	800bb06 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800baf2:	69bb      	ldr	r3, [r7, #24]
 800baf4:	015a      	lsls	r2, r3, #5
 800baf6:	69fb      	ldr	r3, [r7, #28]
 800baf8:	4413      	add	r3, r2
 800bafa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bafe:	461a      	mov	r2, r3
 800bb00:	68bb      	ldr	r3, [r7, #8]
 800bb02:	69db      	ldr	r3, [r3, #28]
 800bb04:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800bb06:	68bb      	ldr	r3, [r7, #8]
 800bb08:	791b      	ldrb	r3, [r3, #4]
 800bb0a:	2b01      	cmp	r3, #1
 800bb0c:	d128      	bne.n	800bb60 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800bb0e:	69fb      	ldr	r3, [r7, #28]
 800bb10:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bb14:	689b      	ldr	r3, [r3, #8]
 800bb16:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bb1a:	2b00      	cmp	r3, #0
 800bb1c:	d110      	bne.n	800bb40 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800bb1e:	69bb      	ldr	r3, [r7, #24]
 800bb20:	015a      	lsls	r2, r3, #5
 800bb22:	69fb      	ldr	r3, [r7, #28]
 800bb24:	4413      	add	r3, r2
 800bb26:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bb2a:	681b      	ldr	r3, [r3, #0]
 800bb2c:	69ba      	ldr	r2, [r7, #24]
 800bb2e:	0151      	lsls	r1, r2, #5
 800bb30:	69fa      	ldr	r2, [r7, #28]
 800bb32:	440a      	add	r2, r1
 800bb34:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bb38:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800bb3c:	6013      	str	r3, [r2, #0]
 800bb3e:	e00f      	b.n	800bb60 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800bb40:	69bb      	ldr	r3, [r7, #24]
 800bb42:	015a      	lsls	r2, r3, #5
 800bb44:	69fb      	ldr	r3, [r7, #28]
 800bb46:	4413      	add	r3, r2
 800bb48:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bb4c:	681b      	ldr	r3, [r3, #0]
 800bb4e:	69ba      	ldr	r2, [r7, #24]
 800bb50:	0151      	lsls	r1, r2, #5
 800bb52:	69fa      	ldr	r2, [r7, #28]
 800bb54:	440a      	add	r2, r1
 800bb56:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bb5a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800bb5e:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800bb60:	69bb      	ldr	r3, [r7, #24]
 800bb62:	015a      	lsls	r2, r3, #5
 800bb64:	69fb      	ldr	r3, [r7, #28]
 800bb66:	4413      	add	r3, r2
 800bb68:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bb6c:	681b      	ldr	r3, [r3, #0]
 800bb6e:	69ba      	ldr	r2, [r7, #24]
 800bb70:	0151      	lsls	r1, r2, #5
 800bb72:	69fa      	ldr	r2, [r7, #28]
 800bb74:	440a      	add	r2, r1
 800bb76:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bb7a:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800bb7e:	6013      	str	r3, [r2, #0]
 800bb80:	e166      	b.n	800be50 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800bb82:	69bb      	ldr	r3, [r7, #24]
 800bb84:	015a      	lsls	r2, r3, #5
 800bb86:	69fb      	ldr	r3, [r7, #28]
 800bb88:	4413      	add	r3, r2
 800bb8a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bb8e:	681b      	ldr	r3, [r3, #0]
 800bb90:	69ba      	ldr	r2, [r7, #24]
 800bb92:	0151      	lsls	r1, r2, #5
 800bb94:	69fa      	ldr	r2, [r7, #28]
 800bb96:	440a      	add	r2, r1
 800bb98:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bb9c:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800bba0:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800bba2:	68bb      	ldr	r3, [r7, #8]
 800bba4:	791b      	ldrb	r3, [r3, #4]
 800bba6:	2b01      	cmp	r3, #1
 800bba8:	d015      	beq.n	800bbd6 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800bbaa:	68bb      	ldr	r3, [r7, #8]
 800bbac:	691b      	ldr	r3, [r3, #16]
 800bbae:	2b00      	cmp	r3, #0
 800bbb0:	f000 814e 	beq.w	800be50 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800bbb4:	69fb      	ldr	r3, [r7, #28]
 800bbb6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bbba:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800bbbc:	68bb      	ldr	r3, [r7, #8]
 800bbbe:	781b      	ldrb	r3, [r3, #0]
 800bbc0:	f003 030f 	and.w	r3, r3, #15
 800bbc4:	2101      	movs	r1, #1
 800bbc6:	fa01 f303 	lsl.w	r3, r1, r3
 800bbca:	69f9      	ldr	r1, [r7, #28]
 800bbcc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800bbd0:	4313      	orrs	r3, r2
 800bbd2:	634b      	str	r3, [r1, #52]	@ 0x34
 800bbd4:	e13c      	b.n	800be50 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800bbd6:	69fb      	ldr	r3, [r7, #28]
 800bbd8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bbdc:	689b      	ldr	r3, [r3, #8]
 800bbde:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bbe2:	2b00      	cmp	r3, #0
 800bbe4:	d110      	bne.n	800bc08 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800bbe6:	69bb      	ldr	r3, [r7, #24]
 800bbe8:	015a      	lsls	r2, r3, #5
 800bbea:	69fb      	ldr	r3, [r7, #28]
 800bbec:	4413      	add	r3, r2
 800bbee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bbf2:	681b      	ldr	r3, [r3, #0]
 800bbf4:	69ba      	ldr	r2, [r7, #24]
 800bbf6:	0151      	lsls	r1, r2, #5
 800bbf8:	69fa      	ldr	r2, [r7, #28]
 800bbfa:	440a      	add	r2, r1
 800bbfc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bc00:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800bc04:	6013      	str	r3, [r2, #0]
 800bc06:	e00f      	b.n	800bc28 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800bc08:	69bb      	ldr	r3, [r7, #24]
 800bc0a:	015a      	lsls	r2, r3, #5
 800bc0c:	69fb      	ldr	r3, [r7, #28]
 800bc0e:	4413      	add	r3, r2
 800bc10:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bc14:	681b      	ldr	r3, [r3, #0]
 800bc16:	69ba      	ldr	r2, [r7, #24]
 800bc18:	0151      	lsls	r1, r2, #5
 800bc1a:	69fa      	ldr	r2, [r7, #28]
 800bc1c:	440a      	add	r2, r1
 800bc1e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bc22:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800bc26:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800bc28:	68bb      	ldr	r3, [r7, #8]
 800bc2a:	68d9      	ldr	r1, [r3, #12]
 800bc2c:	68bb      	ldr	r3, [r7, #8]
 800bc2e:	781a      	ldrb	r2, [r3, #0]
 800bc30:	68bb      	ldr	r3, [r7, #8]
 800bc32:	691b      	ldr	r3, [r3, #16]
 800bc34:	b298      	uxth	r0, r3
 800bc36:	79fb      	ldrb	r3, [r7, #7]
 800bc38:	9300      	str	r3, [sp, #0]
 800bc3a:	4603      	mov	r3, r0
 800bc3c:	68f8      	ldr	r0, [r7, #12]
 800bc3e:	f000 f9b9 	bl	800bfb4 <USB_WritePacket>
 800bc42:	e105      	b.n	800be50 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800bc44:	69bb      	ldr	r3, [r7, #24]
 800bc46:	015a      	lsls	r2, r3, #5
 800bc48:	69fb      	ldr	r3, [r7, #28]
 800bc4a:	4413      	add	r3, r2
 800bc4c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bc50:	691b      	ldr	r3, [r3, #16]
 800bc52:	69ba      	ldr	r2, [r7, #24]
 800bc54:	0151      	lsls	r1, r2, #5
 800bc56:	69fa      	ldr	r2, [r7, #28]
 800bc58:	440a      	add	r2, r1
 800bc5a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800bc5e:	0cdb      	lsrs	r3, r3, #19
 800bc60:	04db      	lsls	r3, r3, #19
 800bc62:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800bc64:	69bb      	ldr	r3, [r7, #24]
 800bc66:	015a      	lsls	r2, r3, #5
 800bc68:	69fb      	ldr	r3, [r7, #28]
 800bc6a:	4413      	add	r3, r2
 800bc6c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bc70:	691b      	ldr	r3, [r3, #16]
 800bc72:	69ba      	ldr	r2, [r7, #24]
 800bc74:	0151      	lsls	r1, r2, #5
 800bc76:	69fa      	ldr	r2, [r7, #28]
 800bc78:	440a      	add	r2, r1
 800bc7a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800bc7e:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800bc82:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800bc86:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 800bc88:	69bb      	ldr	r3, [r7, #24]
 800bc8a:	2b00      	cmp	r3, #0
 800bc8c:	d132      	bne.n	800bcf4 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 800bc8e:	68bb      	ldr	r3, [r7, #8]
 800bc90:	691b      	ldr	r3, [r3, #16]
 800bc92:	2b00      	cmp	r3, #0
 800bc94:	d003      	beq.n	800bc9e <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 800bc96:	68bb      	ldr	r3, [r7, #8]
 800bc98:	689a      	ldr	r2, [r3, #8]
 800bc9a:	68bb      	ldr	r3, [r7, #8]
 800bc9c:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800bc9e:	68bb      	ldr	r3, [r7, #8]
 800bca0:	689a      	ldr	r2, [r3, #8]
 800bca2:	68bb      	ldr	r3, [r7, #8]
 800bca4:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800bca6:	69bb      	ldr	r3, [r7, #24]
 800bca8:	015a      	lsls	r2, r3, #5
 800bcaa:	69fb      	ldr	r3, [r7, #28]
 800bcac:	4413      	add	r3, r2
 800bcae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bcb2:	691a      	ldr	r2, [r3, #16]
 800bcb4:	68bb      	ldr	r3, [r7, #8]
 800bcb6:	6a1b      	ldr	r3, [r3, #32]
 800bcb8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bcbc:	69b9      	ldr	r1, [r7, #24]
 800bcbe:	0148      	lsls	r0, r1, #5
 800bcc0:	69f9      	ldr	r1, [r7, #28]
 800bcc2:	4401      	add	r1, r0
 800bcc4:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800bcc8:	4313      	orrs	r3, r2
 800bcca:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800bccc:	69bb      	ldr	r3, [r7, #24]
 800bcce:	015a      	lsls	r2, r3, #5
 800bcd0:	69fb      	ldr	r3, [r7, #28]
 800bcd2:	4413      	add	r3, r2
 800bcd4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bcd8:	691b      	ldr	r3, [r3, #16]
 800bcda:	69ba      	ldr	r2, [r7, #24]
 800bcdc:	0151      	lsls	r1, r2, #5
 800bcde:	69fa      	ldr	r2, [r7, #28]
 800bce0:	440a      	add	r2, r1
 800bce2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800bce6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800bcea:	6113      	str	r3, [r2, #16]
 800bcec:	e062      	b.n	800bdb4 <USB_EPStartXfer+0x490>
 800bcee:	bf00      	nop
 800bcf0:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 800bcf4:	68bb      	ldr	r3, [r7, #8]
 800bcf6:	691b      	ldr	r3, [r3, #16]
 800bcf8:	2b00      	cmp	r3, #0
 800bcfa:	d123      	bne.n	800bd44 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800bcfc:	69bb      	ldr	r3, [r7, #24]
 800bcfe:	015a      	lsls	r2, r3, #5
 800bd00:	69fb      	ldr	r3, [r7, #28]
 800bd02:	4413      	add	r3, r2
 800bd04:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bd08:	691a      	ldr	r2, [r3, #16]
 800bd0a:	68bb      	ldr	r3, [r7, #8]
 800bd0c:	689b      	ldr	r3, [r3, #8]
 800bd0e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bd12:	69b9      	ldr	r1, [r7, #24]
 800bd14:	0148      	lsls	r0, r1, #5
 800bd16:	69f9      	ldr	r1, [r7, #28]
 800bd18:	4401      	add	r1, r0
 800bd1a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800bd1e:	4313      	orrs	r3, r2
 800bd20:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800bd22:	69bb      	ldr	r3, [r7, #24]
 800bd24:	015a      	lsls	r2, r3, #5
 800bd26:	69fb      	ldr	r3, [r7, #28]
 800bd28:	4413      	add	r3, r2
 800bd2a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bd2e:	691b      	ldr	r3, [r3, #16]
 800bd30:	69ba      	ldr	r2, [r7, #24]
 800bd32:	0151      	lsls	r1, r2, #5
 800bd34:	69fa      	ldr	r2, [r7, #28]
 800bd36:	440a      	add	r2, r1
 800bd38:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800bd3c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800bd40:	6113      	str	r3, [r2, #16]
 800bd42:	e037      	b.n	800bdb4 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800bd44:	68bb      	ldr	r3, [r7, #8]
 800bd46:	691a      	ldr	r2, [r3, #16]
 800bd48:	68bb      	ldr	r3, [r7, #8]
 800bd4a:	689b      	ldr	r3, [r3, #8]
 800bd4c:	4413      	add	r3, r2
 800bd4e:	1e5a      	subs	r2, r3, #1
 800bd50:	68bb      	ldr	r3, [r7, #8]
 800bd52:	689b      	ldr	r3, [r3, #8]
 800bd54:	fbb2 f3f3 	udiv	r3, r2, r3
 800bd58:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800bd5a:	68bb      	ldr	r3, [r7, #8]
 800bd5c:	689b      	ldr	r3, [r3, #8]
 800bd5e:	8afa      	ldrh	r2, [r7, #22]
 800bd60:	fb03 f202 	mul.w	r2, r3, r2
 800bd64:	68bb      	ldr	r3, [r7, #8]
 800bd66:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800bd68:	69bb      	ldr	r3, [r7, #24]
 800bd6a:	015a      	lsls	r2, r3, #5
 800bd6c:	69fb      	ldr	r3, [r7, #28]
 800bd6e:	4413      	add	r3, r2
 800bd70:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bd74:	691a      	ldr	r2, [r3, #16]
 800bd76:	8afb      	ldrh	r3, [r7, #22]
 800bd78:	04d9      	lsls	r1, r3, #19
 800bd7a:	4b38      	ldr	r3, [pc, #224]	@ (800be5c <USB_EPStartXfer+0x538>)
 800bd7c:	400b      	ands	r3, r1
 800bd7e:	69b9      	ldr	r1, [r7, #24]
 800bd80:	0148      	lsls	r0, r1, #5
 800bd82:	69f9      	ldr	r1, [r7, #28]
 800bd84:	4401      	add	r1, r0
 800bd86:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800bd8a:	4313      	orrs	r3, r2
 800bd8c:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800bd8e:	69bb      	ldr	r3, [r7, #24]
 800bd90:	015a      	lsls	r2, r3, #5
 800bd92:	69fb      	ldr	r3, [r7, #28]
 800bd94:	4413      	add	r3, r2
 800bd96:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bd9a:	691a      	ldr	r2, [r3, #16]
 800bd9c:	68bb      	ldr	r3, [r7, #8]
 800bd9e:	6a1b      	ldr	r3, [r3, #32]
 800bda0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bda4:	69b9      	ldr	r1, [r7, #24]
 800bda6:	0148      	lsls	r0, r1, #5
 800bda8:	69f9      	ldr	r1, [r7, #28]
 800bdaa:	4401      	add	r1, r0
 800bdac:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800bdb0:	4313      	orrs	r3, r2
 800bdb2:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 800bdb4:	79fb      	ldrb	r3, [r7, #7]
 800bdb6:	2b01      	cmp	r3, #1
 800bdb8:	d10d      	bne.n	800bdd6 <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800bdba:	68bb      	ldr	r3, [r7, #8]
 800bdbc:	68db      	ldr	r3, [r3, #12]
 800bdbe:	2b00      	cmp	r3, #0
 800bdc0:	d009      	beq.n	800bdd6 <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800bdc2:	68bb      	ldr	r3, [r7, #8]
 800bdc4:	68d9      	ldr	r1, [r3, #12]
 800bdc6:	69bb      	ldr	r3, [r7, #24]
 800bdc8:	015a      	lsls	r2, r3, #5
 800bdca:	69fb      	ldr	r3, [r7, #28]
 800bdcc:	4413      	add	r3, r2
 800bdce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bdd2:	460a      	mov	r2, r1
 800bdd4:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800bdd6:	68bb      	ldr	r3, [r7, #8]
 800bdd8:	791b      	ldrb	r3, [r3, #4]
 800bdda:	2b01      	cmp	r3, #1
 800bddc:	d128      	bne.n	800be30 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800bdde:	69fb      	ldr	r3, [r7, #28]
 800bde0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bde4:	689b      	ldr	r3, [r3, #8]
 800bde6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bdea:	2b00      	cmp	r3, #0
 800bdec:	d110      	bne.n	800be10 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800bdee:	69bb      	ldr	r3, [r7, #24]
 800bdf0:	015a      	lsls	r2, r3, #5
 800bdf2:	69fb      	ldr	r3, [r7, #28]
 800bdf4:	4413      	add	r3, r2
 800bdf6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bdfa:	681b      	ldr	r3, [r3, #0]
 800bdfc:	69ba      	ldr	r2, [r7, #24]
 800bdfe:	0151      	lsls	r1, r2, #5
 800be00:	69fa      	ldr	r2, [r7, #28]
 800be02:	440a      	add	r2, r1
 800be04:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800be08:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800be0c:	6013      	str	r3, [r2, #0]
 800be0e:	e00f      	b.n	800be30 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800be10:	69bb      	ldr	r3, [r7, #24]
 800be12:	015a      	lsls	r2, r3, #5
 800be14:	69fb      	ldr	r3, [r7, #28]
 800be16:	4413      	add	r3, r2
 800be18:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800be1c:	681b      	ldr	r3, [r3, #0]
 800be1e:	69ba      	ldr	r2, [r7, #24]
 800be20:	0151      	lsls	r1, r2, #5
 800be22:	69fa      	ldr	r2, [r7, #28]
 800be24:	440a      	add	r2, r1
 800be26:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800be2a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800be2e:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800be30:	69bb      	ldr	r3, [r7, #24]
 800be32:	015a      	lsls	r2, r3, #5
 800be34:	69fb      	ldr	r3, [r7, #28]
 800be36:	4413      	add	r3, r2
 800be38:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800be3c:	681b      	ldr	r3, [r3, #0]
 800be3e:	69ba      	ldr	r2, [r7, #24]
 800be40:	0151      	lsls	r1, r2, #5
 800be42:	69fa      	ldr	r2, [r7, #28]
 800be44:	440a      	add	r2, r1
 800be46:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800be4a:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800be4e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800be50:	2300      	movs	r3, #0
}
 800be52:	4618      	mov	r0, r3
 800be54:	3720      	adds	r7, #32
 800be56:	46bd      	mov	sp, r7
 800be58:	bd80      	pop	{r7, pc}
 800be5a:	bf00      	nop
 800be5c:	1ff80000 	.word	0x1ff80000

0800be60 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800be60:	b480      	push	{r7}
 800be62:	b087      	sub	sp, #28
 800be64:	af00      	add	r7, sp, #0
 800be66:	6078      	str	r0, [r7, #4]
 800be68:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800be6a:	2300      	movs	r3, #0
 800be6c:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800be6e:	2300      	movs	r3, #0
 800be70:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800be72:	687b      	ldr	r3, [r7, #4]
 800be74:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800be76:	683b      	ldr	r3, [r7, #0]
 800be78:	785b      	ldrb	r3, [r3, #1]
 800be7a:	2b01      	cmp	r3, #1
 800be7c:	d14a      	bne.n	800bf14 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800be7e:	683b      	ldr	r3, [r7, #0]
 800be80:	781b      	ldrb	r3, [r3, #0]
 800be82:	015a      	lsls	r2, r3, #5
 800be84:	693b      	ldr	r3, [r7, #16]
 800be86:	4413      	add	r3, r2
 800be88:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800be8c:	681b      	ldr	r3, [r3, #0]
 800be8e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800be92:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800be96:	f040 8086 	bne.w	800bfa6 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800be9a:	683b      	ldr	r3, [r7, #0]
 800be9c:	781b      	ldrb	r3, [r3, #0]
 800be9e:	015a      	lsls	r2, r3, #5
 800bea0:	693b      	ldr	r3, [r7, #16]
 800bea2:	4413      	add	r3, r2
 800bea4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bea8:	681b      	ldr	r3, [r3, #0]
 800beaa:	683a      	ldr	r2, [r7, #0]
 800beac:	7812      	ldrb	r2, [r2, #0]
 800beae:	0151      	lsls	r1, r2, #5
 800beb0:	693a      	ldr	r2, [r7, #16]
 800beb2:	440a      	add	r2, r1
 800beb4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800beb8:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800bebc:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800bebe:	683b      	ldr	r3, [r7, #0]
 800bec0:	781b      	ldrb	r3, [r3, #0]
 800bec2:	015a      	lsls	r2, r3, #5
 800bec4:	693b      	ldr	r3, [r7, #16]
 800bec6:	4413      	add	r3, r2
 800bec8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800becc:	681b      	ldr	r3, [r3, #0]
 800bece:	683a      	ldr	r2, [r7, #0]
 800bed0:	7812      	ldrb	r2, [r2, #0]
 800bed2:	0151      	lsls	r1, r2, #5
 800bed4:	693a      	ldr	r2, [r7, #16]
 800bed6:	440a      	add	r2, r1
 800bed8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bedc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800bee0:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800bee2:	68fb      	ldr	r3, [r7, #12]
 800bee4:	3301      	adds	r3, #1
 800bee6:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800bee8:	68fb      	ldr	r3, [r7, #12]
 800beea:	f242 7210 	movw	r2, #10000	@ 0x2710
 800beee:	4293      	cmp	r3, r2
 800bef0:	d902      	bls.n	800bef8 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800bef2:	2301      	movs	r3, #1
 800bef4:	75fb      	strb	r3, [r7, #23]
          break;
 800bef6:	e056      	b.n	800bfa6 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800bef8:	683b      	ldr	r3, [r7, #0]
 800befa:	781b      	ldrb	r3, [r3, #0]
 800befc:	015a      	lsls	r2, r3, #5
 800befe:	693b      	ldr	r3, [r7, #16]
 800bf00:	4413      	add	r3, r2
 800bf02:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bf06:	681b      	ldr	r3, [r3, #0]
 800bf08:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800bf0c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800bf10:	d0e7      	beq.n	800bee2 <USB_EPStopXfer+0x82>
 800bf12:	e048      	b.n	800bfa6 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800bf14:	683b      	ldr	r3, [r7, #0]
 800bf16:	781b      	ldrb	r3, [r3, #0]
 800bf18:	015a      	lsls	r2, r3, #5
 800bf1a:	693b      	ldr	r3, [r7, #16]
 800bf1c:	4413      	add	r3, r2
 800bf1e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bf22:	681b      	ldr	r3, [r3, #0]
 800bf24:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800bf28:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800bf2c:	d13b      	bne.n	800bfa6 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800bf2e:	683b      	ldr	r3, [r7, #0]
 800bf30:	781b      	ldrb	r3, [r3, #0]
 800bf32:	015a      	lsls	r2, r3, #5
 800bf34:	693b      	ldr	r3, [r7, #16]
 800bf36:	4413      	add	r3, r2
 800bf38:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bf3c:	681b      	ldr	r3, [r3, #0]
 800bf3e:	683a      	ldr	r2, [r7, #0]
 800bf40:	7812      	ldrb	r2, [r2, #0]
 800bf42:	0151      	lsls	r1, r2, #5
 800bf44:	693a      	ldr	r2, [r7, #16]
 800bf46:	440a      	add	r2, r1
 800bf48:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800bf4c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800bf50:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800bf52:	683b      	ldr	r3, [r7, #0]
 800bf54:	781b      	ldrb	r3, [r3, #0]
 800bf56:	015a      	lsls	r2, r3, #5
 800bf58:	693b      	ldr	r3, [r7, #16]
 800bf5a:	4413      	add	r3, r2
 800bf5c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bf60:	681b      	ldr	r3, [r3, #0]
 800bf62:	683a      	ldr	r2, [r7, #0]
 800bf64:	7812      	ldrb	r2, [r2, #0]
 800bf66:	0151      	lsls	r1, r2, #5
 800bf68:	693a      	ldr	r2, [r7, #16]
 800bf6a:	440a      	add	r2, r1
 800bf6c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800bf70:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800bf74:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800bf76:	68fb      	ldr	r3, [r7, #12]
 800bf78:	3301      	adds	r3, #1
 800bf7a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800bf7c:	68fb      	ldr	r3, [r7, #12]
 800bf7e:	f242 7210 	movw	r2, #10000	@ 0x2710
 800bf82:	4293      	cmp	r3, r2
 800bf84:	d902      	bls.n	800bf8c <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800bf86:	2301      	movs	r3, #1
 800bf88:	75fb      	strb	r3, [r7, #23]
          break;
 800bf8a:	e00c      	b.n	800bfa6 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800bf8c:	683b      	ldr	r3, [r7, #0]
 800bf8e:	781b      	ldrb	r3, [r3, #0]
 800bf90:	015a      	lsls	r2, r3, #5
 800bf92:	693b      	ldr	r3, [r7, #16]
 800bf94:	4413      	add	r3, r2
 800bf96:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bf9a:	681b      	ldr	r3, [r3, #0]
 800bf9c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800bfa0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800bfa4:	d0e7      	beq.n	800bf76 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800bfa6:	7dfb      	ldrb	r3, [r7, #23]
}
 800bfa8:	4618      	mov	r0, r3
 800bfaa:	371c      	adds	r7, #28
 800bfac:	46bd      	mov	sp, r7
 800bfae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfb2:	4770      	bx	lr

0800bfb4 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800bfb4:	b480      	push	{r7}
 800bfb6:	b089      	sub	sp, #36	@ 0x24
 800bfb8:	af00      	add	r7, sp, #0
 800bfba:	60f8      	str	r0, [r7, #12]
 800bfbc:	60b9      	str	r1, [r7, #8]
 800bfbe:	4611      	mov	r1, r2
 800bfc0:	461a      	mov	r2, r3
 800bfc2:	460b      	mov	r3, r1
 800bfc4:	71fb      	strb	r3, [r7, #7]
 800bfc6:	4613      	mov	r3, r2
 800bfc8:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bfca:	68fb      	ldr	r3, [r7, #12]
 800bfcc:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800bfce:	68bb      	ldr	r3, [r7, #8]
 800bfd0:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800bfd2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800bfd6:	2b00      	cmp	r3, #0
 800bfd8:	d123      	bne.n	800c022 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800bfda:	88bb      	ldrh	r3, [r7, #4]
 800bfdc:	3303      	adds	r3, #3
 800bfde:	089b      	lsrs	r3, r3, #2
 800bfe0:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800bfe2:	2300      	movs	r3, #0
 800bfe4:	61bb      	str	r3, [r7, #24]
 800bfe6:	e018      	b.n	800c01a <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800bfe8:	79fb      	ldrb	r3, [r7, #7]
 800bfea:	031a      	lsls	r2, r3, #12
 800bfec:	697b      	ldr	r3, [r7, #20]
 800bfee:	4413      	add	r3, r2
 800bff0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800bff4:	461a      	mov	r2, r3
 800bff6:	69fb      	ldr	r3, [r7, #28]
 800bff8:	681b      	ldr	r3, [r3, #0]
 800bffa:	6013      	str	r3, [r2, #0]
      pSrc++;
 800bffc:	69fb      	ldr	r3, [r7, #28]
 800bffe:	3301      	adds	r3, #1
 800c000:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800c002:	69fb      	ldr	r3, [r7, #28]
 800c004:	3301      	adds	r3, #1
 800c006:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800c008:	69fb      	ldr	r3, [r7, #28]
 800c00a:	3301      	adds	r3, #1
 800c00c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800c00e:	69fb      	ldr	r3, [r7, #28]
 800c010:	3301      	adds	r3, #1
 800c012:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800c014:	69bb      	ldr	r3, [r7, #24]
 800c016:	3301      	adds	r3, #1
 800c018:	61bb      	str	r3, [r7, #24]
 800c01a:	69ba      	ldr	r2, [r7, #24]
 800c01c:	693b      	ldr	r3, [r7, #16]
 800c01e:	429a      	cmp	r2, r3
 800c020:	d3e2      	bcc.n	800bfe8 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800c022:	2300      	movs	r3, #0
}
 800c024:	4618      	mov	r0, r3
 800c026:	3724      	adds	r7, #36	@ 0x24
 800c028:	46bd      	mov	sp, r7
 800c02a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c02e:	4770      	bx	lr

0800c030 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800c030:	b480      	push	{r7}
 800c032:	b08b      	sub	sp, #44	@ 0x2c
 800c034:	af00      	add	r7, sp, #0
 800c036:	60f8      	str	r0, [r7, #12]
 800c038:	60b9      	str	r1, [r7, #8]
 800c03a:	4613      	mov	r3, r2
 800c03c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c03e:	68fb      	ldr	r3, [r7, #12]
 800c040:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800c042:	68bb      	ldr	r3, [r7, #8]
 800c044:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800c046:	88fb      	ldrh	r3, [r7, #6]
 800c048:	089b      	lsrs	r3, r3, #2
 800c04a:	b29b      	uxth	r3, r3
 800c04c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800c04e:	88fb      	ldrh	r3, [r7, #6]
 800c050:	f003 0303 	and.w	r3, r3, #3
 800c054:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800c056:	2300      	movs	r3, #0
 800c058:	623b      	str	r3, [r7, #32]
 800c05a:	e014      	b.n	800c086 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800c05c:	69bb      	ldr	r3, [r7, #24]
 800c05e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c062:	681a      	ldr	r2, [r3, #0]
 800c064:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c066:	601a      	str	r2, [r3, #0]
    pDest++;
 800c068:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c06a:	3301      	adds	r3, #1
 800c06c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800c06e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c070:	3301      	adds	r3, #1
 800c072:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800c074:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c076:	3301      	adds	r3, #1
 800c078:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800c07a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c07c:	3301      	adds	r3, #1
 800c07e:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800c080:	6a3b      	ldr	r3, [r7, #32]
 800c082:	3301      	adds	r3, #1
 800c084:	623b      	str	r3, [r7, #32]
 800c086:	6a3a      	ldr	r2, [r7, #32]
 800c088:	697b      	ldr	r3, [r7, #20]
 800c08a:	429a      	cmp	r2, r3
 800c08c:	d3e6      	bcc.n	800c05c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800c08e:	8bfb      	ldrh	r3, [r7, #30]
 800c090:	2b00      	cmp	r3, #0
 800c092:	d01e      	beq.n	800c0d2 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800c094:	2300      	movs	r3, #0
 800c096:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800c098:	69bb      	ldr	r3, [r7, #24]
 800c09a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c09e:	461a      	mov	r2, r3
 800c0a0:	f107 0310 	add.w	r3, r7, #16
 800c0a4:	6812      	ldr	r2, [r2, #0]
 800c0a6:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800c0a8:	693a      	ldr	r2, [r7, #16]
 800c0aa:	6a3b      	ldr	r3, [r7, #32]
 800c0ac:	b2db      	uxtb	r3, r3
 800c0ae:	00db      	lsls	r3, r3, #3
 800c0b0:	fa22 f303 	lsr.w	r3, r2, r3
 800c0b4:	b2da      	uxtb	r2, r3
 800c0b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c0b8:	701a      	strb	r2, [r3, #0]
      i++;
 800c0ba:	6a3b      	ldr	r3, [r7, #32]
 800c0bc:	3301      	adds	r3, #1
 800c0be:	623b      	str	r3, [r7, #32]
      pDest++;
 800c0c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c0c2:	3301      	adds	r3, #1
 800c0c4:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800c0c6:	8bfb      	ldrh	r3, [r7, #30]
 800c0c8:	3b01      	subs	r3, #1
 800c0ca:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800c0cc:	8bfb      	ldrh	r3, [r7, #30]
 800c0ce:	2b00      	cmp	r3, #0
 800c0d0:	d1ea      	bne.n	800c0a8 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800c0d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800c0d4:	4618      	mov	r0, r3
 800c0d6:	372c      	adds	r7, #44	@ 0x2c
 800c0d8:	46bd      	mov	sp, r7
 800c0da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0de:	4770      	bx	lr

0800c0e0 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800c0e0:	b480      	push	{r7}
 800c0e2:	b085      	sub	sp, #20
 800c0e4:	af00      	add	r7, sp, #0
 800c0e6:	6078      	str	r0, [r7, #4]
 800c0e8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c0ea:	687b      	ldr	r3, [r7, #4]
 800c0ec:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800c0ee:	683b      	ldr	r3, [r7, #0]
 800c0f0:	781b      	ldrb	r3, [r3, #0]
 800c0f2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800c0f4:	683b      	ldr	r3, [r7, #0]
 800c0f6:	785b      	ldrb	r3, [r3, #1]
 800c0f8:	2b01      	cmp	r3, #1
 800c0fa:	d12c      	bne.n	800c156 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800c0fc:	68bb      	ldr	r3, [r7, #8]
 800c0fe:	015a      	lsls	r2, r3, #5
 800c100:	68fb      	ldr	r3, [r7, #12]
 800c102:	4413      	add	r3, r2
 800c104:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c108:	681b      	ldr	r3, [r3, #0]
 800c10a:	2b00      	cmp	r3, #0
 800c10c:	db12      	blt.n	800c134 <USB_EPSetStall+0x54>
 800c10e:	68bb      	ldr	r3, [r7, #8]
 800c110:	2b00      	cmp	r3, #0
 800c112:	d00f      	beq.n	800c134 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800c114:	68bb      	ldr	r3, [r7, #8]
 800c116:	015a      	lsls	r2, r3, #5
 800c118:	68fb      	ldr	r3, [r7, #12]
 800c11a:	4413      	add	r3, r2
 800c11c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c120:	681b      	ldr	r3, [r3, #0]
 800c122:	68ba      	ldr	r2, [r7, #8]
 800c124:	0151      	lsls	r1, r2, #5
 800c126:	68fa      	ldr	r2, [r7, #12]
 800c128:	440a      	add	r2, r1
 800c12a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c12e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800c132:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800c134:	68bb      	ldr	r3, [r7, #8]
 800c136:	015a      	lsls	r2, r3, #5
 800c138:	68fb      	ldr	r3, [r7, #12]
 800c13a:	4413      	add	r3, r2
 800c13c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c140:	681b      	ldr	r3, [r3, #0]
 800c142:	68ba      	ldr	r2, [r7, #8]
 800c144:	0151      	lsls	r1, r2, #5
 800c146:	68fa      	ldr	r2, [r7, #12]
 800c148:	440a      	add	r2, r1
 800c14a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c14e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800c152:	6013      	str	r3, [r2, #0]
 800c154:	e02b      	b.n	800c1ae <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800c156:	68bb      	ldr	r3, [r7, #8]
 800c158:	015a      	lsls	r2, r3, #5
 800c15a:	68fb      	ldr	r3, [r7, #12]
 800c15c:	4413      	add	r3, r2
 800c15e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c162:	681b      	ldr	r3, [r3, #0]
 800c164:	2b00      	cmp	r3, #0
 800c166:	db12      	blt.n	800c18e <USB_EPSetStall+0xae>
 800c168:	68bb      	ldr	r3, [r7, #8]
 800c16a:	2b00      	cmp	r3, #0
 800c16c:	d00f      	beq.n	800c18e <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800c16e:	68bb      	ldr	r3, [r7, #8]
 800c170:	015a      	lsls	r2, r3, #5
 800c172:	68fb      	ldr	r3, [r7, #12]
 800c174:	4413      	add	r3, r2
 800c176:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c17a:	681b      	ldr	r3, [r3, #0]
 800c17c:	68ba      	ldr	r2, [r7, #8]
 800c17e:	0151      	lsls	r1, r2, #5
 800c180:	68fa      	ldr	r2, [r7, #12]
 800c182:	440a      	add	r2, r1
 800c184:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c188:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800c18c:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800c18e:	68bb      	ldr	r3, [r7, #8]
 800c190:	015a      	lsls	r2, r3, #5
 800c192:	68fb      	ldr	r3, [r7, #12]
 800c194:	4413      	add	r3, r2
 800c196:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c19a:	681b      	ldr	r3, [r3, #0]
 800c19c:	68ba      	ldr	r2, [r7, #8]
 800c19e:	0151      	lsls	r1, r2, #5
 800c1a0:	68fa      	ldr	r2, [r7, #12]
 800c1a2:	440a      	add	r2, r1
 800c1a4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c1a8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800c1ac:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800c1ae:	2300      	movs	r3, #0
}
 800c1b0:	4618      	mov	r0, r3
 800c1b2:	3714      	adds	r7, #20
 800c1b4:	46bd      	mov	sp, r7
 800c1b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1ba:	4770      	bx	lr

0800c1bc <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800c1bc:	b480      	push	{r7}
 800c1be:	b085      	sub	sp, #20
 800c1c0:	af00      	add	r7, sp, #0
 800c1c2:	6078      	str	r0, [r7, #4]
 800c1c4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c1c6:	687b      	ldr	r3, [r7, #4]
 800c1c8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800c1ca:	683b      	ldr	r3, [r7, #0]
 800c1cc:	781b      	ldrb	r3, [r3, #0]
 800c1ce:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800c1d0:	683b      	ldr	r3, [r7, #0]
 800c1d2:	785b      	ldrb	r3, [r3, #1]
 800c1d4:	2b01      	cmp	r3, #1
 800c1d6:	d128      	bne.n	800c22a <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800c1d8:	68bb      	ldr	r3, [r7, #8]
 800c1da:	015a      	lsls	r2, r3, #5
 800c1dc:	68fb      	ldr	r3, [r7, #12]
 800c1de:	4413      	add	r3, r2
 800c1e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c1e4:	681b      	ldr	r3, [r3, #0]
 800c1e6:	68ba      	ldr	r2, [r7, #8]
 800c1e8:	0151      	lsls	r1, r2, #5
 800c1ea:	68fa      	ldr	r2, [r7, #12]
 800c1ec:	440a      	add	r2, r1
 800c1ee:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c1f2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800c1f6:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800c1f8:	683b      	ldr	r3, [r7, #0]
 800c1fa:	791b      	ldrb	r3, [r3, #4]
 800c1fc:	2b03      	cmp	r3, #3
 800c1fe:	d003      	beq.n	800c208 <USB_EPClearStall+0x4c>
 800c200:	683b      	ldr	r3, [r7, #0]
 800c202:	791b      	ldrb	r3, [r3, #4]
 800c204:	2b02      	cmp	r3, #2
 800c206:	d138      	bne.n	800c27a <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800c208:	68bb      	ldr	r3, [r7, #8]
 800c20a:	015a      	lsls	r2, r3, #5
 800c20c:	68fb      	ldr	r3, [r7, #12]
 800c20e:	4413      	add	r3, r2
 800c210:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c214:	681b      	ldr	r3, [r3, #0]
 800c216:	68ba      	ldr	r2, [r7, #8]
 800c218:	0151      	lsls	r1, r2, #5
 800c21a:	68fa      	ldr	r2, [r7, #12]
 800c21c:	440a      	add	r2, r1
 800c21e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c222:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c226:	6013      	str	r3, [r2, #0]
 800c228:	e027      	b.n	800c27a <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800c22a:	68bb      	ldr	r3, [r7, #8]
 800c22c:	015a      	lsls	r2, r3, #5
 800c22e:	68fb      	ldr	r3, [r7, #12]
 800c230:	4413      	add	r3, r2
 800c232:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c236:	681b      	ldr	r3, [r3, #0]
 800c238:	68ba      	ldr	r2, [r7, #8]
 800c23a:	0151      	lsls	r1, r2, #5
 800c23c:	68fa      	ldr	r2, [r7, #12]
 800c23e:	440a      	add	r2, r1
 800c240:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c244:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800c248:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800c24a:	683b      	ldr	r3, [r7, #0]
 800c24c:	791b      	ldrb	r3, [r3, #4]
 800c24e:	2b03      	cmp	r3, #3
 800c250:	d003      	beq.n	800c25a <USB_EPClearStall+0x9e>
 800c252:	683b      	ldr	r3, [r7, #0]
 800c254:	791b      	ldrb	r3, [r3, #4]
 800c256:	2b02      	cmp	r3, #2
 800c258:	d10f      	bne.n	800c27a <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800c25a:	68bb      	ldr	r3, [r7, #8]
 800c25c:	015a      	lsls	r2, r3, #5
 800c25e:	68fb      	ldr	r3, [r7, #12]
 800c260:	4413      	add	r3, r2
 800c262:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c266:	681b      	ldr	r3, [r3, #0]
 800c268:	68ba      	ldr	r2, [r7, #8]
 800c26a:	0151      	lsls	r1, r2, #5
 800c26c:	68fa      	ldr	r2, [r7, #12]
 800c26e:	440a      	add	r2, r1
 800c270:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c274:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c278:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800c27a:	2300      	movs	r3, #0
}
 800c27c:	4618      	mov	r0, r3
 800c27e:	3714      	adds	r7, #20
 800c280:	46bd      	mov	sp, r7
 800c282:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c286:	4770      	bx	lr

0800c288 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800c288:	b480      	push	{r7}
 800c28a:	b085      	sub	sp, #20
 800c28c:	af00      	add	r7, sp, #0
 800c28e:	6078      	str	r0, [r7, #4]
 800c290:	460b      	mov	r3, r1
 800c292:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c294:	687b      	ldr	r3, [r7, #4]
 800c296:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800c298:	68fb      	ldr	r3, [r7, #12]
 800c29a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c29e:	681b      	ldr	r3, [r3, #0]
 800c2a0:	68fa      	ldr	r2, [r7, #12]
 800c2a2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c2a6:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800c2aa:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800c2ac:	68fb      	ldr	r3, [r7, #12]
 800c2ae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c2b2:	681a      	ldr	r2, [r3, #0]
 800c2b4:	78fb      	ldrb	r3, [r7, #3]
 800c2b6:	011b      	lsls	r3, r3, #4
 800c2b8:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800c2bc:	68f9      	ldr	r1, [r7, #12]
 800c2be:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800c2c2:	4313      	orrs	r3, r2
 800c2c4:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800c2c6:	2300      	movs	r3, #0
}
 800c2c8:	4618      	mov	r0, r3
 800c2ca:	3714      	adds	r7, #20
 800c2cc:	46bd      	mov	sp, r7
 800c2ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2d2:	4770      	bx	lr

0800c2d4 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800c2d4:	b480      	push	{r7}
 800c2d6:	b085      	sub	sp, #20
 800c2d8:	af00      	add	r7, sp, #0
 800c2da:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c2dc:	687b      	ldr	r3, [r7, #4]
 800c2de:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800c2e0:	68fb      	ldr	r3, [r7, #12]
 800c2e2:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800c2e6:	681b      	ldr	r3, [r3, #0]
 800c2e8:	68fa      	ldr	r2, [r7, #12]
 800c2ea:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800c2ee:	f023 0303 	bic.w	r3, r3, #3
 800c2f2:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800c2f4:	68fb      	ldr	r3, [r7, #12]
 800c2f6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c2fa:	685b      	ldr	r3, [r3, #4]
 800c2fc:	68fa      	ldr	r2, [r7, #12]
 800c2fe:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c302:	f023 0302 	bic.w	r3, r3, #2
 800c306:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800c308:	2300      	movs	r3, #0
}
 800c30a:	4618      	mov	r0, r3
 800c30c:	3714      	adds	r7, #20
 800c30e:	46bd      	mov	sp, r7
 800c310:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c314:	4770      	bx	lr

0800c316 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800c316:	b480      	push	{r7}
 800c318:	b085      	sub	sp, #20
 800c31a:	af00      	add	r7, sp, #0
 800c31c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c31e:	687b      	ldr	r3, [r7, #4]
 800c320:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800c322:	68fb      	ldr	r3, [r7, #12]
 800c324:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800c328:	681b      	ldr	r3, [r3, #0]
 800c32a:	68fa      	ldr	r2, [r7, #12]
 800c32c:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800c330:	f023 0303 	bic.w	r3, r3, #3
 800c334:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800c336:	68fb      	ldr	r3, [r7, #12]
 800c338:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c33c:	685b      	ldr	r3, [r3, #4]
 800c33e:	68fa      	ldr	r2, [r7, #12]
 800c340:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c344:	f043 0302 	orr.w	r3, r3, #2
 800c348:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800c34a:	2300      	movs	r3, #0
}
 800c34c:	4618      	mov	r0, r3
 800c34e:	3714      	adds	r7, #20
 800c350:	46bd      	mov	sp, r7
 800c352:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c356:	4770      	bx	lr

0800c358 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800c358:	b480      	push	{r7}
 800c35a:	b085      	sub	sp, #20
 800c35c:	af00      	add	r7, sp, #0
 800c35e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800c360:	687b      	ldr	r3, [r7, #4]
 800c362:	695b      	ldr	r3, [r3, #20]
 800c364:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800c366:	687b      	ldr	r3, [r7, #4]
 800c368:	699b      	ldr	r3, [r3, #24]
 800c36a:	68fa      	ldr	r2, [r7, #12]
 800c36c:	4013      	ands	r3, r2
 800c36e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800c370:	68fb      	ldr	r3, [r7, #12]
}
 800c372:	4618      	mov	r0, r3
 800c374:	3714      	adds	r7, #20
 800c376:	46bd      	mov	sp, r7
 800c378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c37c:	4770      	bx	lr

0800c37e <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800c37e:	b480      	push	{r7}
 800c380:	b085      	sub	sp, #20
 800c382:	af00      	add	r7, sp, #0
 800c384:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c386:	687b      	ldr	r3, [r7, #4]
 800c388:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800c38a:	68fb      	ldr	r3, [r7, #12]
 800c38c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c390:	699b      	ldr	r3, [r3, #24]
 800c392:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800c394:	68fb      	ldr	r3, [r7, #12]
 800c396:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c39a:	69db      	ldr	r3, [r3, #28]
 800c39c:	68ba      	ldr	r2, [r7, #8]
 800c39e:	4013      	ands	r3, r2
 800c3a0:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800c3a2:	68bb      	ldr	r3, [r7, #8]
 800c3a4:	0c1b      	lsrs	r3, r3, #16
}
 800c3a6:	4618      	mov	r0, r3
 800c3a8:	3714      	adds	r7, #20
 800c3aa:	46bd      	mov	sp, r7
 800c3ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3b0:	4770      	bx	lr

0800c3b2 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800c3b2:	b480      	push	{r7}
 800c3b4:	b085      	sub	sp, #20
 800c3b6:	af00      	add	r7, sp, #0
 800c3b8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c3ba:	687b      	ldr	r3, [r7, #4]
 800c3bc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800c3be:	68fb      	ldr	r3, [r7, #12]
 800c3c0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c3c4:	699b      	ldr	r3, [r3, #24]
 800c3c6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800c3c8:	68fb      	ldr	r3, [r7, #12]
 800c3ca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c3ce:	69db      	ldr	r3, [r3, #28]
 800c3d0:	68ba      	ldr	r2, [r7, #8]
 800c3d2:	4013      	ands	r3, r2
 800c3d4:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800c3d6:	68bb      	ldr	r3, [r7, #8]
 800c3d8:	b29b      	uxth	r3, r3
}
 800c3da:	4618      	mov	r0, r3
 800c3dc:	3714      	adds	r7, #20
 800c3de:	46bd      	mov	sp, r7
 800c3e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3e4:	4770      	bx	lr

0800c3e6 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800c3e6:	b480      	push	{r7}
 800c3e8:	b085      	sub	sp, #20
 800c3ea:	af00      	add	r7, sp, #0
 800c3ec:	6078      	str	r0, [r7, #4]
 800c3ee:	460b      	mov	r3, r1
 800c3f0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c3f2:	687b      	ldr	r3, [r7, #4]
 800c3f4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800c3f6:	78fb      	ldrb	r3, [r7, #3]
 800c3f8:	015a      	lsls	r2, r3, #5
 800c3fa:	68fb      	ldr	r3, [r7, #12]
 800c3fc:	4413      	add	r3, r2
 800c3fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c402:	689b      	ldr	r3, [r3, #8]
 800c404:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800c406:	68fb      	ldr	r3, [r7, #12]
 800c408:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c40c:	695b      	ldr	r3, [r3, #20]
 800c40e:	68ba      	ldr	r2, [r7, #8]
 800c410:	4013      	ands	r3, r2
 800c412:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800c414:	68bb      	ldr	r3, [r7, #8]
}
 800c416:	4618      	mov	r0, r3
 800c418:	3714      	adds	r7, #20
 800c41a:	46bd      	mov	sp, r7
 800c41c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c420:	4770      	bx	lr

0800c422 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800c422:	b480      	push	{r7}
 800c424:	b087      	sub	sp, #28
 800c426:	af00      	add	r7, sp, #0
 800c428:	6078      	str	r0, [r7, #4]
 800c42a:	460b      	mov	r3, r1
 800c42c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c42e:	687b      	ldr	r3, [r7, #4]
 800c430:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800c432:	697b      	ldr	r3, [r7, #20]
 800c434:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c438:	691b      	ldr	r3, [r3, #16]
 800c43a:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800c43c:	697b      	ldr	r3, [r7, #20]
 800c43e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c442:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c444:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800c446:	78fb      	ldrb	r3, [r7, #3]
 800c448:	f003 030f 	and.w	r3, r3, #15
 800c44c:	68fa      	ldr	r2, [r7, #12]
 800c44e:	fa22 f303 	lsr.w	r3, r2, r3
 800c452:	01db      	lsls	r3, r3, #7
 800c454:	b2db      	uxtb	r3, r3
 800c456:	693a      	ldr	r2, [r7, #16]
 800c458:	4313      	orrs	r3, r2
 800c45a:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800c45c:	78fb      	ldrb	r3, [r7, #3]
 800c45e:	015a      	lsls	r2, r3, #5
 800c460:	697b      	ldr	r3, [r7, #20]
 800c462:	4413      	add	r3, r2
 800c464:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c468:	689b      	ldr	r3, [r3, #8]
 800c46a:	693a      	ldr	r2, [r7, #16]
 800c46c:	4013      	ands	r3, r2
 800c46e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800c470:	68bb      	ldr	r3, [r7, #8]
}
 800c472:	4618      	mov	r0, r3
 800c474:	371c      	adds	r7, #28
 800c476:	46bd      	mov	sp, r7
 800c478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c47c:	4770      	bx	lr

0800c47e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800c47e:	b480      	push	{r7}
 800c480:	b083      	sub	sp, #12
 800c482:	af00      	add	r7, sp, #0
 800c484:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800c486:	687b      	ldr	r3, [r7, #4]
 800c488:	695b      	ldr	r3, [r3, #20]
 800c48a:	f003 0301 	and.w	r3, r3, #1
}
 800c48e:	4618      	mov	r0, r3
 800c490:	370c      	adds	r7, #12
 800c492:	46bd      	mov	sp, r7
 800c494:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c498:	4770      	bx	lr

0800c49a <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800c49a:	b480      	push	{r7}
 800c49c:	b085      	sub	sp, #20
 800c49e:	af00      	add	r7, sp, #0
 800c4a0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c4a2:	687b      	ldr	r3, [r7, #4]
 800c4a4:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800c4a6:	68fb      	ldr	r3, [r7, #12]
 800c4a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c4ac:	681b      	ldr	r3, [r3, #0]
 800c4ae:	68fa      	ldr	r2, [r7, #12]
 800c4b0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c4b4:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800c4b8:	f023 0307 	bic.w	r3, r3, #7
 800c4bc:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800c4be:	68fb      	ldr	r3, [r7, #12]
 800c4c0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c4c4:	685b      	ldr	r3, [r3, #4]
 800c4c6:	68fa      	ldr	r2, [r7, #12]
 800c4c8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c4cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c4d0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800c4d2:	2300      	movs	r3, #0
}
 800c4d4:	4618      	mov	r0, r3
 800c4d6:	3714      	adds	r7, #20
 800c4d8:	46bd      	mov	sp, r7
 800c4da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4de:	4770      	bx	lr

0800c4e0 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800c4e0:	b480      	push	{r7}
 800c4e2:	b087      	sub	sp, #28
 800c4e4:	af00      	add	r7, sp, #0
 800c4e6:	60f8      	str	r0, [r7, #12]
 800c4e8:	460b      	mov	r3, r1
 800c4ea:	607a      	str	r2, [r7, #4]
 800c4ec:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c4ee:	68fb      	ldr	r3, [r7, #12]
 800c4f0:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800c4f2:	68fb      	ldr	r3, [r7, #12]
 800c4f4:	333c      	adds	r3, #60	@ 0x3c
 800c4f6:	3304      	adds	r3, #4
 800c4f8:	681b      	ldr	r3, [r3, #0]
 800c4fa:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800c4fc:	693b      	ldr	r3, [r7, #16]
 800c4fe:	4a26      	ldr	r2, [pc, #152]	@ (800c598 <USB_EP0_OutStart+0xb8>)
 800c500:	4293      	cmp	r3, r2
 800c502:	d90a      	bls.n	800c51a <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800c504:	697b      	ldr	r3, [r7, #20]
 800c506:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c50a:	681b      	ldr	r3, [r3, #0]
 800c50c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800c510:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800c514:	d101      	bne.n	800c51a <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800c516:	2300      	movs	r3, #0
 800c518:	e037      	b.n	800c58a <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800c51a:	697b      	ldr	r3, [r7, #20]
 800c51c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c520:	461a      	mov	r2, r3
 800c522:	2300      	movs	r3, #0
 800c524:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800c526:	697b      	ldr	r3, [r7, #20]
 800c528:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c52c:	691b      	ldr	r3, [r3, #16]
 800c52e:	697a      	ldr	r2, [r7, #20]
 800c530:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c534:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800c538:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800c53a:	697b      	ldr	r3, [r7, #20]
 800c53c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c540:	691b      	ldr	r3, [r3, #16]
 800c542:	697a      	ldr	r2, [r7, #20]
 800c544:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c548:	f043 0318 	orr.w	r3, r3, #24
 800c54c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800c54e:	697b      	ldr	r3, [r7, #20]
 800c550:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c554:	691b      	ldr	r3, [r3, #16]
 800c556:	697a      	ldr	r2, [r7, #20]
 800c558:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c55c:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800c560:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800c562:	7afb      	ldrb	r3, [r7, #11]
 800c564:	2b01      	cmp	r3, #1
 800c566:	d10f      	bne.n	800c588 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800c568:	697b      	ldr	r3, [r7, #20]
 800c56a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c56e:	461a      	mov	r2, r3
 800c570:	687b      	ldr	r3, [r7, #4]
 800c572:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800c574:	697b      	ldr	r3, [r7, #20]
 800c576:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c57a:	681b      	ldr	r3, [r3, #0]
 800c57c:	697a      	ldr	r2, [r7, #20]
 800c57e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c582:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800c586:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800c588:	2300      	movs	r3, #0
}
 800c58a:	4618      	mov	r0, r3
 800c58c:	371c      	adds	r7, #28
 800c58e:	46bd      	mov	sp, r7
 800c590:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c594:	4770      	bx	lr
 800c596:	bf00      	nop
 800c598:	4f54300a 	.word	0x4f54300a

0800c59c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800c59c:	b480      	push	{r7}
 800c59e:	b085      	sub	sp, #20
 800c5a0:	af00      	add	r7, sp, #0
 800c5a2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800c5a4:	2300      	movs	r3, #0
 800c5a6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800c5a8:	68fb      	ldr	r3, [r7, #12]
 800c5aa:	3301      	adds	r3, #1
 800c5ac:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800c5ae:	68fb      	ldr	r3, [r7, #12]
 800c5b0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800c5b4:	d901      	bls.n	800c5ba <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800c5b6:	2303      	movs	r3, #3
 800c5b8:	e022      	b.n	800c600 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800c5ba:	687b      	ldr	r3, [r7, #4]
 800c5bc:	691b      	ldr	r3, [r3, #16]
 800c5be:	2b00      	cmp	r3, #0
 800c5c0:	daf2      	bge.n	800c5a8 <USB_CoreReset+0xc>

  count = 10U;
 800c5c2:	230a      	movs	r3, #10
 800c5c4:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800c5c6:	e002      	b.n	800c5ce <USB_CoreReset+0x32>
  {
    count--;
 800c5c8:	68fb      	ldr	r3, [r7, #12]
 800c5ca:	3b01      	subs	r3, #1
 800c5cc:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800c5ce:	68fb      	ldr	r3, [r7, #12]
 800c5d0:	2b00      	cmp	r3, #0
 800c5d2:	d1f9      	bne.n	800c5c8 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800c5d4:	687b      	ldr	r3, [r7, #4]
 800c5d6:	691b      	ldr	r3, [r3, #16]
 800c5d8:	f043 0201 	orr.w	r2, r3, #1
 800c5dc:	687b      	ldr	r3, [r7, #4]
 800c5de:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800c5e0:	68fb      	ldr	r3, [r7, #12]
 800c5e2:	3301      	adds	r3, #1
 800c5e4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800c5e6:	68fb      	ldr	r3, [r7, #12]
 800c5e8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800c5ec:	d901      	bls.n	800c5f2 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800c5ee:	2303      	movs	r3, #3
 800c5f0:	e006      	b.n	800c600 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800c5f2:	687b      	ldr	r3, [r7, #4]
 800c5f4:	691b      	ldr	r3, [r3, #16]
 800c5f6:	f003 0301 	and.w	r3, r3, #1
 800c5fa:	2b01      	cmp	r3, #1
 800c5fc:	d0f0      	beq.n	800c5e0 <USB_CoreReset+0x44>

  return HAL_OK;
 800c5fe:	2300      	movs	r3, #0
}
 800c600:	4618      	mov	r0, r3
 800c602:	3714      	adds	r7, #20
 800c604:	46bd      	mov	sp, r7
 800c606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c60a:	4770      	bx	lr

0800c60c <USBD_MIDI_Init>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_MIDI_Init (USBD_HandleTypeDef *pdev,
                               uint8_t cfgidx)
{
 800c60c:	b580      	push	{r7, lr}
 800c60e:	b084      	sub	sp, #16
 800c610:	af00      	add	r7, sp, #0
 800c612:	6078      	str	r0, [r7, #4]
 800c614:	460b      	mov	r3, r1
 800c616:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0;
 800c618:	2300      	movs	r3, #0
 800c61a:	73fb      	strb	r3, [r7, #15]

  USBD_LL_OpenEP(pdev,
 800c61c:	2340      	movs	r3, #64	@ 0x40
 800c61e:	2202      	movs	r2, #2
 800c620:	2181      	movs	r1, #129	@ 0x81
 800c622:	6878      	ldr	r0, [r7, #4]
 800c624:	f001 fed3 	bl	800e3ce <USBD_LL_OpenEP>
                 MIDI_EPIN_ADDR,
                 USBD_EP_TYPE_BULK,
                 MIDI_EPIN_SIZE);

  USBD_LL_OpenEP(pdev,
 800c628:	2340      	movs	r3, #64	@ 0x40
 800c62a:	2202      	movs	r2, #2
 800c62c:	2101      	movs	r1, #1
 800c62e:	6878      	ldr	r0, [r7, #4]
 800c630:	f001 fecd 	bl	800e3ce <USBD_LL_OpenEP>
               MIDI_EPOUT_ADDR,
               USBD_EP_TYPE_BULK,
               MIDI_EPOUT_SIZE);

  USBD_LL_PrepareReceive(pdev,
 800c634:	2340      	movs	r3, #64	@ 0x40
 800c636:	4a0f      	ldr	r2, [pc, #60]	@ (800c674 <USBD_MIDI_Init+0x68>)
 800c638:	2101      	movs	r1, #1
 800c63a:	6878      	ldr	r0, [r7, #4]
 800c63c:	f001 ffb6 	bl	800e5ac <USBD_LL_PrepareReceive>
               MIDI_EPOUT_ADDR,
               usb_rx_buffer,
               MIDI_EPOUT_SIZE);

  pdev->pClassData = USBD_malloc(sizeof (USBD_MIDI_HandleTypeDef));
 800c640:	2010      	movs	r0, #16
 800c642:	f001 ffd5 	bl	800e5f0 <USBD_static_malloc>
 800c646:	4602      	mov	r2, r0
 800c648:	687b      	ldr	r3, [r7, #4]
 800c64a:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  if(pdev->pClassData == NULL)
 800c64e:	687b      	ldr	r3, [r7, #4]
 800c650:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c654:	2b00      	cmp	r3, #0
 800c656:	d102      	bne.n	800c65e <USBD_MIDI_Init+0x52>
  {
    ret = 1;
 800c658:	2301      	movs	r3, #1
 800c65a:	73fb      	strb	r3, [r7, #15]
 800c65c:	e004      	b.n	800c668 <USBD_MIDI_Init+0x5c>
  }
  else
  {
    ((USBD_MIDI_HandleTypeDef *)pdev->pClassData)->state = MIDI_IDLE;
 800c65e:	687b      	ldr	r3, [r7, #4]
 800c660:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c664:	2200      	movs	r2, #0
 800c666:	731a      	strb	r2, [r3, #12]
  }
  return ret;
 800c668:	7bfb      	ldrb	r3, [r7, #15]
}
 800c66a:	4618      	mov	r0, r3
 800c66c:	3710      	adds	r7, #16
 800c66e:	46bd      	mov	sp, r7
 800c670:	bd80      	pop	{r7, pc}
 800c672:	bf00      	nop
 800c674:	200009dc 	.word	0x200009dc

0800c678 <USBD_MIDI_DeInit>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_MIDI_DeInit (USBD_HandleTypeDef *pdev,
                                 uint8_t cfgidx)
{
 800c678:	b580      	push	{r7, lr}
 800c67a:	b082      	sub	sp, #8
 800c67c:	af00      	add	r7, sp, #0
 800c67e:	6078      	str	r0, [r7, #4]
 800c680:	460b      	mov	r3, r1
 800c682:	70fb      	strb	r3, [r7, #3]
  /* Close MIDI EPs */
  USBD_LL_CloseEP(pdev, MIDI_EPIN_SIZE);
 800c684:	2140      	movs	r1, #64	@ 0x40
 800c686:	6878      	ldr	r0, [r7, #4]
 800c688:	f001 fec7 	bl	800e41a <USBD_LL_CloseEP>

  /* FRee allocated memory */
  if(pdev->pClassData != NULL)
 800c68c:	687b      	ldr	r3, [r7, #4]
 800c68e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c692:	2b00      	cmp	r3, #0
 800c694:	d009      	beq.n	800c6aa <USBD_MIDI_DeInit+0x32>
  {
    USBD_free(pdev->pClassData);
 800c696:	687b      	ldr	r3, [r7, #4]
 800c698:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c69c:	4618      	mov	r0, r3
 800c69e:	f001 ffb5 	bl	800e60c <USBD_static_free>
    pdev->pClassData = NULL;
 800c6a2:	687b      	ldr	r3, [r7, #4]
 800c6a4:	2200      	movs	r2, #0
 800c6a6:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return USBD_OK;
 800c6aa:	2300      	movs	r3, #0
}
 800c6ac:	4618      	mov	r0, r3
 800c6ae:	3708      	adds	r7, #8
 800c6b0:	46bd      	mov	sp, r7
 800c6b2:	bd80      	pop	{r7, pc}

0800c6b4 <USBD_MIDI_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_MIDI_Setup (USBD_HandleTypeDef *pdev,
                                USBD_SetupReqTypedef *req)
{
 800c6b4:	b580      	push	{r7, lr}
 800c6b6:	b086      	sub	sp, #24
 800c6b8:	af00      	add	r7, sp, #0
 800c6ba:	6078      	str	r0, [r7, #4]
 800c6bc:	6039      	str	r1, [r7, #0]
  uint16_t len = 0;
 800c6be:	2300      	movs	r3, #0
 800c6c0:	82fb      	strh	r3, [r7, #22]
  uint8_t  *pbuf = NULL;
 800c6c2:	2300      	movs	r3, #0
 800c6c4:	613b      	str	r3, [r7, #16]
  USBD_MIDI_HandleTypeDef     *hmidi = pdev->pClassData;
 800c6c6:	687b      	ldr	r3, [r7, #4]
 800c6c8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c6cc:	60fb      	str	r3, [r7, #12]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c6ce:	683b      	ldr	r3, [r7, #0]
 800c6d0:	781b      	ldrb	r3, [r3, #0]
 800c6d2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800c6d6:	2b00      	cmp	r3, #0
 800c6d8:	d044      	beq.n	800c764 <USBD_MIDI_Setup+0xb0>
 800c6da:	2b20      	cmp	r3, #32
 800c6dc:	d171      	bne.n	800c7c2 <USBD_MIDI_Setup+0x10e>
  {
  case USB_REQ_TYPE_CLASS :
    switch (req->bRequest)
 800c6de:	683b      	ldr	r3, [r7, #0]
 800c6e0:	785b      	ldrb	r3, [r3, #1]
 800c6e2:	3b02      	subs	r3, #2
 800c6e4:	2b09      	cmp	r3, #9
 800c6e6:	d836      	bhi.n	800c756 <USBD_MIDI_Setup+0xa2>
 800c6e8:	a201      	add	r2, pc, #4	@ (adr r2, 800c6f0 <USBD_MIDI_Setup+0x3c>)
 800c6ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c6ee:	bf00      	nop
 800c6f0:	0800c747 	.word	0x0800c747
 800c6f4:	0800c727 	.word	0x0800c727
 800c6f8:	0800c757 	.word	0x0800c757
 800c6fc:	0800c757 	.word	0x0800c757
 800c700:	0800c757 	.word	0x0800c757
 800c704:	0800c757 	.word	0x0800c757
 800c708:	0800c757 	.word	0x0800c757
 800c70c:	0800c757 	.word	0x0800c757
 800c710:	0800c735 	.word	0x0800c735
 800c714:	0800c719 	.word	0x0800c719
    {
      case MIDI_REQ_SET_PROTOCOL:
        hmidi->Protocol = (uint8_t)(req->wValue);
 800c718:	683b      	ldr	r3, [r7, #0]
 800c71a:	885b      	ldrh	r3, [r3, #2]
 800c71c:	b2db      	uxtb	r3, r3
 800c71e:	461a      	mov	r2, r3
 800c720:	68fb      	ldr	r3, [r7, #12]
 800c722:	601a      	str	r2, [r3, #0]
        break;
 800c724:	e01d      	b.n	800c762 <USBD_MIDI_Setup+0xae>

      case MIDI_REQ_GET_PROTOCOL:
        USBD_CtlSendData (pdev,
                          (uint8_t *)&hmidi->Protocol,
 800c726:	68fb      	ldr	r3, [r7, #12]
        USBD_CtlSendData (pdev,
 800c728:	2201      	movs	r2, #1
 800c72a:	4619      	mov	r1, r3
 800c72c:	6878      	ldr	r0, [r7, #4]
 800c72e:	f001 faf5 	bl	800dd1c <USBD_CtlSendData>
                          1);
        break;
 800c732:	e016      	b.n	800c762 <USBD_MIDI_Setup+0xae>

      case MIDI_REQ_SET_IDLE:
        hmidi->IdleState = (uint8_t)(req->wValue >> 8);
 800c734:	683b      	ldr	r3, [r7, #0]
 800c736:	885b      	ldrh	r3, [r3, #2]
 800c738:	0a1b      	lsrs	r3, r3, #8
 800c73a:	b29b      	uxth	r3, r3
 800c73c:	b2db      	uxtb	r3, r3
 800c73e:	461a      	mov	r2, r3
 800c740:	68fb      	ldr	r3, [r7, #12]
 800c742:	605a      	str	r2, [r3, #4]
        break;
 800c744:	e00d      	b.n	800c762 <USBD_MIDI_Setup+0xae>

      case MIDI_REQ_GET_IDLE:
        USBD_CtlSendData (pdev,
                          (uint8_t *)&hmidi->IdleState,
 800c746:	68fb      	ldr	r3, [r7, #12]
 800c748:	3304      	adds	r3, #4
        USBD_CtlSendData (pdev,
 800c74a:	2201      	movs	r2, #1
 800c74c:	4619      	mov	r1, r3
 800c74e:	6878      	ldr	r0, [r7, #4]
 800c750:	f001 fae4 	bl	800dd1c <USBD_CtlSendData>
                          1);
        break;
 800c754:	e005      	b.n	800c762 <USBD_MIDI_Setup+0xae>

      default:
        USBD_CtlError (pdev, req);
 800c756:	6839      	ldr	r1, [r7, #0]
 800c758:	6878      	ldr	r0, [r7, #4]
 800c75a:	f001 fa62 	bl	800dc22 <USBD_CtlError>
        return USBD_FAIL;
 800c75e:	2303      	movs	r3, #3
 800c760:	e030      	b.n	800c7c4 <USBD_MIDI_Setup+0x110>
    }
    break;
 800c762:	e02e      	b.n	800c7c2 <USBD_MIDI_Setup+0x10e>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800c764:	683b      	ldr	r3, [r7, #0]
 800c766:	785b      	ldrb	r3, [r3, #1]
 800c768:	2b0b      	cmp	r3, #11
 800c76a:	d023      	beq.n	800c7b4 <USBD_MIDI_Setup+0x100>
 800c76c:	2b0b      	cmp	r3, #11
 800c76e:	dc28      	bgt.n	800c7c2 <USBD_MIDI_Setup+0x10e>
 800c770:	2b06      	cmp	r3, #6
 800c772:	d002      	beq.n	800c77a <USBD_MIDI_Setup+0xc6>
 800c774:	2b0a      	cmp	r3, #10
 800c776:	d015      	beq.n	800c7a4 <USBD_MIDI_Setup+0xf0>
 800c778:	e023      	b.n	800c7c2 <USBD_MIDI_Setup+0x10e>
    {
      case USB_REQ_GET_DESCRIPTOR:
        if( req->wValue >> 8 == MIDI_DESCRIPTOR_TYPE)
 800c77a:	683b      	ldr	r3, [r7, #0]
 800c77c:	885b      	ldrh	r3, [r3, #2]
 800c77e:	0a1b      	lsrs	r3, r3, #8
 800c780:	b29b      	uxth	r3, r3
 800c782:	2b21      	cmp	r3, #33	@ 0x21
 800c784:	d107      	bne.n	800c796 <USBD_MIDI_Setup+0xe2>
        {
          pbuf = USBD_MIDI_CfgDesc + USB_MIDI_CLASS_DESC_SHIFT;
 800c786:	4b11      	ldr	r3, [pc, #68]	@ (800c7cc <USBD_MIDI_Setup+0x118>)
 800c788:	613b      	str	r3, [r7, #16]
          len = MIN(USB_MIDI_DESC_SIZE , req->wLength);
 800c78a:	683b      	ldr	r3, [r7, #0]
 800c78c:	88db      	ldrh	r3, [r3, #6]
 800c78e:	2b07      	cmp	r3, #7
 800c790:	bf28      	it	cs
 800c792:	2307      	movcs	r3, #7
 800c794:	82fb      	strh	r3, [r7, #22]
        }

        USBD_CtlSendData (pdev, pbuf, len);
 800c796:	8afb      	ldrh	r3, [r7, #22]
 800c798:	461a      	mov	r2, r3
 800c79a:	6939      	ldr	r1, [r7, #16]
 800c79c:	6878      	ldr	r0, [r7, #4]
 800c79e:	f001 fabd 	bl	800dd1c <USBD_CtlSendData>
        break;
 800c7a2:	e00e      	b.n	800c7c2 <USBD_MIDI_Setup+0x10e>

      case USB_REQ_GET_INTERFACE :
        USBD_CtlSendData (pdev,
                          (uint8_t *)&hmidi->AltSetting,
 800c7a4:	68fb      	ldr	r3, [r7, #12]
 800c7a6:	3308      	adds	r3, #8
        USBD_CtlSendData (pdev,
 800c7a8:	2201      	movs	r2, #1
 800c7aa:	4619      	mov	r1, r3
 800c7ac:	6878      	ldr	r0, [r7, #4]
 800c7ae:	f001 fab5 	bl	800dd1c <USBD_CtlSendData>
                          1);
        break;
 800c7b2:	e006      	b.n	800c7c2 <USBD_MIDI_Setup+0x10e>

      case USB_REQ_SET_INTERFACE :
        hmidi->AltSetting = (uint8_t)(req->wValue);
 800c7b4:	683b      	ldr	r3, [r7, #0]
 800c7b6:	885b      	ldrh	r3, [r3, #2]
 800c7b8:	b2db      	uxtb	r3, r3
 800c7ba:	461a      	mov	r2, r3
 800c7bc:	68fb      	ldr	r3, [r7, #12]
 800c7be:	609a      	str	r2, [r3, #8]
        break;
 800c7c0:	bf00      	nop
    }
  }
  return USBD_OK;
 800c7c2:	2300      	movs	r3, #0
}
 800c7c4:	4618      	mov	r0, r3
 800c7c6:	3718      	adds	r7, #24
 800c7c8:	46bd      	mov	sp, r7
 800c7ca:	bd80      	pop	{r7, pc}
 800c7cc:	20000102 	.word	0x20000102

0800c7d0 <USBD_MIDI_GetCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_MIDI_GetCfgDesc (uint16_t *length)
{
 800c7d0:	b480      	push	{r7}
 800c7d2:	b083      	sub	sp, #12
 800c7d4:	af00      	add	r7, sp, #0
 800c7d6:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_MIDI_CfgDesc);
 800c7d8:	687b      	ldr	r3, [r7, #4]
 800c7da:	2253      	movs	r2, #83	@ 0x53
 800c7dc:	801a      	strh	r2, [r3, #0]
  return USBD_MIDI_CfgDesc;
 800c7de:	4b03      	ldr	r3, [pc, #12]	@ (800c7ec <USBD_MIDI_GetCfgDesc+0x1c>)
}
 800c7e0:	4618      	mov	r0, r3
 800c7e2:	370c      	adds	r7, #12
 800c7e4:	46bd      	mov	sp, r7
 800c7e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7ea:	4770      	bx	lr
 800c7ec:	200000f0 	.word	0x200000f0

0800c7f0 <USBD_MIDI_DataIn>:
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t  USBD_MIDI_DataIn (USBD_HandleTypeDef *pdev,
                              uint8_t epnum)
{
 800c7f0:	b580      	push	{r7, lr}
 800c7f2:	b082      	sub	sp, #8
 800c7f4:	af00      	add	r7, sp, #0
 800c7f6:	6078      	str	r0, [r7, #4]
 800c7f8:	460b      	mov	r3, r1
 800c7fa:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);
  /* Ensure that the FIFO is empty before a new transfer, this condition could
  be caused by  a new transfer before the end of the previous transfer */
  ((USBD_MIDI_HandleTypeDef *)pdev->pClassData)->state = MIDI_IDLE;
 800c7fc:	687b      	ldr	r3, [r7, #4]
 800c7fe:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c802:	2200      	movs	r2, #0
 800c804:	731a      	strb	r2, [r3, #12]

  USBD_MIDI_OnPacketsSent();
 800c806:	f000 f805 	bl	800c814 <USBD_MIDI_OnPacketsSent>

  return USBD_OK;
 800c80a:	2300      	movs	r3, #0
}
 800c80c:	4618      	mov	r0, r3
 800c80e:	3708      	adds	r7, #8
 800c810:	46bd      	mov	sp, r7
 800c812:	bd80      	pop	{r7, pc}

0800c814 <USBD_MIDI_OnPacketsSent>:
/**
  * @brief  USBD_MIDI_OnPacketsSent
  *         on usb midi packets sent to the host callback
  */
__weak extern void USBD_MIDI_OnPacketsSent(void)
{
 800c814:	b480      	push	{r7}
 800c816:	af00      	add	r7, sp, #0
}
 800c818:	bf00      	nop
 800c81a:	46bd      	mov	sp, r7
 800c81c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c820:	4770      	bx	lr
	...

0800c824 <USBD_MIDI_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t  USBD_MIDI_DataOut (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800c824:	b580      	push	{r7, lr}
 800c826:	b084      	sub	sp, #16
 800c828:	af00      	add	r7, sp, #0
 800c82a:	6078      	str	r0, [r7, #4]
 800c82c:	460b      	mov	r3, r1
 800c82e:	70fb      	strb	r3, [r7, #3]
  uint8_t len;

  if (epnum != (MIDI_EPOUT_ADDR & 0x0F)) return USBD_FAIL;
 800c830:	78fb      	ldrb	r3, [r7, #3]
 800c832:	2b01      	cmp	r3, #1
 800c834:	d001      	beq.n	800c83a <USBD_MIDI_DataOut+0x16>
 800c836:	2303      	movs	r3, #3
 800c838:	e015      	b.n	800c866 <USBD_MIDI_DataOut+0x42>

  len = (uint8_t)HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, epnum);
 800c83a:	687b      	ldr	r3, [r7, #4]
 800c83c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c840:	78fa      	ldrb	r2, [r7, #3]
 800c842:	4611      	mov	r1, r2
 800c844:	4618      	mov	r0, r3
 800c846:	f7fb fc48 	bl	80080da <HAL_PCD_EP_GetRxCount>
 800c84a:	4603      	mov	r3, r0
 800c84c:	73fb      	strb	r3, [r7, #15]

  USBD_MIDI_OnPacketsReceived(usb_rx_buffer, len);
 800c84e:	7bfb      	ldrb	r3, [r7, #15]
 800c850:	4619      	mov	r1, r3
 800c852:	4807      	ldr	r0, [pc, #28]	@ (800c870 <USBD_MIDI_DataOut+0x4c>)
 800c854:	f7f5 fb28 	bl	8001ea8 <USBD_MIDI_OnPacketsReceived>

  USBD_LL_PrepareReceive(pdev, MIDI_EPOUT_ADDR, usb_rx_buffer, MIDI_EPOUT_SIZE);
 800c858:	2340      	movs	r3, #64	@ 0x40
 800c85a:	4a05      	ldr	r2, [pc, #20]	@ (800c870 <USBD_MIDI_DataOut+0x4c>)
 800c85c:	2101      	movs	r1, #1
 800c85e:	6878      	ldr	r0, [r7, #4]
 800c860:	f001 fea4 	bl	800e5ac <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c864:	2300      	movs	r3, #0
}
 800c866:	4618      	mov	r0, r3
 800c868:	3710      	adds	r7, #16
 800c86a:	46bd      	mov	sp, r7
 800c86c:	bd80      	pop	{r7, pc}
 800c86e:	bf00      	nop
 800c870:	200009dc 	.word	0x200009dc

0800c874 <USBD_MIDI_GetDeviceQualifierDesc>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
static uint8_t  *USBD_MIDI_GetDeviceQualifierDesc (uint16_t *length)
{
 800c874:	b480      	push	{r7}
 800c876:	b083      	sub	sp, #12
 800c878:	af00      	add	r7, sp, #0
 800c87a:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_MIDI_DeviceQualifierDesc);
 800c87c:	687b      	ldr	r3, [r7, #4]
 800c87e:	220a      	movs	r2, #10
 800c880:	801a      	strh	r2, [r3, #0]
  return USBD_MIDI_DeviceQualifierDesc;
 800c882:	4b03      	ldr	r3, [pc, #12]	@ (800c890 <USBD_MIDI_GetDeviceQualifierDesc+0x1c>)
}
 800c884:	4618      	mov	r0, r3
 800c886:	370c      	adds	r7, #12
 800c888:	46bd      	mov	sp, r7
 800c88a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c88e:	4770      	bx	lr
 800c890:	20000144 	.word	0x20000144

0800c894 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800c894:	b580      	push	{r7, lr}
 800c896:	b086      	sub	sp, #24
 800c898:	af00      	add	r7, sp, #0
 800c89a:	60f8      	str	r0, [r7, #12]
 800c89c:	60b9      	str	r1, [r7, #8]
 800c89e:	4613      	mov	r3, r2
 800c8a0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800c8a2:	68fb      	ldr	r3, [r7, #12]
 800c8a4:	2b00      	cmp	r3, #0
 800c8a6:	d101      	bne.n	800c8ac <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800c8a8:	2303      	movs	r3, #3
 800c8aa:	e01f      	b.n	800c8ec <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800c8ac:	68fb      	ldr	r3, [r7, #12]
 800c8ae:	2200      	movs	r2, #0
 800c8b0:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800c8b4:	68fb      	ldr	r3, [r7, #12]
 800c8b6:	2200      	movs	r2, #0
 800c8b8:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800c8bc:	68fb      	ldr	r3, [r7, #12]
 800c8be:	2200      	movs	r2, #0
 800c8c0:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800c8c4:	68bb      	ldr	r3, [r7, #8]
 800c8c6:	2b00      	cmp	r3, #0
 800c8c8:	d003      	beq.n	800c8d2 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800c8ca:	68fb      	ldr	r3, [r7, #12]
 800c8cc:	68ba      	ldr	r2, [r7, #8]
 800c8ce:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c8d2:	68fb      	ldr	r3, [r7, #12]
 800c8d4:	2201      	movs	r2, #1
 800c8d6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800c8da:	68fb      	ldr	r3, [r7, #12]
 800c8dc:	79fa      	ldrb	r2, [r7, #7]
 800c8de:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800c8e0:	68f8      	ldr	r0, [r7, #12]
 800c8e2:	f001 fd07 	bl	800e2f4 <USBD_LL_Init>
 800c8e6:	4603      	mov	r3, r0
 800c8e8:	75fb      	strb	r3, [r7, #23]

  return ret;
 800c8ea:	7dfb      	ldrb	r3, [r7, #23]
}
 800c8ec:	4618      	mov	r0, r3
 800c8ee:	3718      	adds	r7, #24
 800c8f0:	46bd      	mov	sp, r7
 800c8f2:	bd80      	pop	{r7, pc}

0800c8f4 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800c8f4:	b580      	push	{r7, lr}
 800c8f6:	b084      	sub	sp, #16
 800c8f8:	af00      	add	r7, sp, #0
 800c8fa:	6078      	str	r0, [r7, #4]
 800c8fc:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800c8fe:	2300      	movs	r3, #0
 800c900:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800c902:	683b      	ldr	r3, [r7, #0]
 800c904:	2b00      	cmp	r3, #0
 800c906:	d101      	bne.n	800c90c <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800c908:	2303      	movs	r3, #3
 800c90a:	e025      	b.n	800c958 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800c90c:	687b      	ldr	r3, [r7, #4]
 800c90e:	683a      	ldr	r2, [r7, #0]
 800c910:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800c914:	687b      	ldr	r3, [r7, #4]
 800c916:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c91a:	687b      	ldr	r3, [r7, #4]
 800c91c:	32ae      	adds	r2, #174	@ 0xae
 800c91e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c922:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c924:	2b00      	cmp	r3, #0
 800c926:	d00f      	beq.n	800c948 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800c928:	687b      	ldr	r3, [r7, #4]
 800c92a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c92e:	687b      	ldr	r3, [r7, #4]
 800c930:	32ae      	adds	r2, #174	@ 0xae
 800c932:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c936:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c938:	f107 020e 	add.w	r2, r7, #14
 800c93c:	4610      	mov	r0, r2
 800c93e:	4798      	blx	r3
 800c940:	4602      	mov	r2, r0
 800c942:	687b      	ldr	r3, [r7, #4]
 800c944:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800c948:	687b      	ldr	r3, [r7, #4]
 800c94a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800c94e:	1c5a      	adds	r2, r3, #1
 800c950:	687b      	ldr	r3, [r7, #4]
 800c952:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800c956:	2300      	movs	r3, #0
}
 800c958:	4618      	mov	r0, r3
 800c95a:	3710      	adds	r7, #16
 800c95c:	46bd      	mov	sp, r7
 800c95e:	bd80      	pop	{r7, pc}

0800c960 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800c960:	b580      	push	{r7, lr}
 800c962:	b082      	sub	sp, #8
 800c964:	af00      	add	r7, sp, #0
 800c966:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800c968:	6878      	ldr	r0, [r7, #4]
 800c96a:	f001 fd15 	bl	800e398 <USBD_LL_Start>
 800c96e:	4603      	mov	r3, r0
}
 800c970:	4618      	mov	r0, r3
 800c972:	3708      	adds	r7, #8
 800c974:	46bd      	mov	sp, r7
 800c976:	bd80      	pop	{r7, pc}

0800c978 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800c978:	b480      	push	{r7}
 800c97a:	b083      	sub	sp, #12
 800c97c:	af00      	add	r7, sp, #0
 800c97e:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800c980:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800c982:	4618      	mov	r0, r3
 800c984:	370c      	adds	r7, #12
 800c986:	46bd      	mov	sp, r7
 800c988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c98c:	4770      	bx	lr

0800c98e <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c98e:	b580      	push	{r7, lr}
 800c990:	b084      	sub	sp, #16
 800c992:	af00      	add	r7, sp, #0
 800c994:	6078      	str	r0, [r7, #4]
 800c996:	460b      	mov	r3, r1
 800c998:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800c99a:	2300      	movs	r3, #0
 800c99c:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800c99e:	687b      	ldr	r3, [r7, #4]
 800c9a0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c9a4:	2b00      	cmp	r3, #0
 800c9a6:	d009      	beq.n	800c9bc <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800c9a8:	687b      	ldr	r3, [r7, #4]
 800c9aa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c9ae:	681b      	ldr	r3, [r3, #0]
 800c9b0:	78fa      	ldrb	r2, [r7, #3]
 800c9b2:	4611      	mov	r1, r2
 800c9b4:	6878      	ldr	r0, [r7, #4]
 800c9b6:	4798      	blx	r3
 800c9b8:	4603      	mov	r3, r0
 800c9ba:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800c9bc:	7bfb      	ldrb	r3, [r7, #15]
}
 800c9be:	4618      	mov	r0, r3
 800c9c0:	3710      	adds	r7, #16
 800c9c2:	46bd      	mov	sp, r7
 800c9c4:	bd80      	pop	{r7, pc}

0800c9c6 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c9c6:	b580      	push	{r7, lr}
 800c9c8:	b084      	sub	sp, #16
 800c9ca:	af00      	add	r7, sp, #0
 800c9cc:	6078      	str	r0, [r7, #4]
 800c9ce:	460b      	mov	r3, r1
 800c9d0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800c9d2:	2300      	movs	r3, #0
 800c9d4:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800c9d6:	687b      	ldr	r3, [r7, #4]
 800c9d8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c9dc:	685b      	ldr	r3, [r3, #4]
 800c9de:	78fa      	ldrb	r2, [r7, #3]
 800c9e0:	4611      	mov	r1, r2
 800c9e2:	6878      	ldr	r0, [r7, #4]
 800c9e4:	4798      	blx	r3
 800c9e6:	4603      	mov	r3, r0
 800c9e8:	2b00      	cmp	r3, #0
 800c9ea:	d001      	beq.n	800c9f0 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800c9ec:	2303      	movs	r3, #3
 800c9ee:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800c9f0:	7bfb      	ldrb	r3, [r7, #15]
}
 800c9f2:	4618      	mov	r0, r3
 800c9f4:	3710      	adds	r7, #16
 800c9f6:	46bd      	mov	sp, r7
 800c9f8:	bd80      	pop	{r7, pc}

0800c9fa <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800c9fa:	b580      	push	{r7, lr}
 800c9fc:	b084      	sub	sp, #16
 800c9fe:	af00      	add	r7, sp, #0
 800ca00:	6078      	str	r0, [r7, #4]
 800ca02:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800ca04:	687b      	ldr	r3, [r7, #4]
 800ca06:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800ca0a:	6839      	ldr	r1, [r7, #0]
 800ca0c:	4618      	mov	r0, r3
 800ca0e:	f001 f8ce 	bl	800dbae <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800ca12:	687b      	ldr	r3, [r7, #4]
 800ca14:	2201      	movs	r2, #1
 800ca16:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800ca1a:	687b      	ldr	r3, [r7, #4]
 800ca1c:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800ca20:	461a      	mov	r2, r3
 800ca22:	687b      	ldr	r3, [r7, #4]
 800ca24:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800ca28:	687b      	ldr	r3, [r7, #4]
 800ca2a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800ca2e:	f003 031f 	and.w	r3, r3, #31
 800ca32:	2b02      	cmp	r3, #2
 800ca34:	d01a      	beq.n	800ca6c <USBD_LL_SetupStage+0x72>
 800ca36:	2b02      	cmp	r3, #2
 800ca38:	d822      	bhi.n	800ca80 <USBD_LL_SetupStage+0x86>
 800ca3a:	2b00      	cmp	r3, #0
 800ca3c:	d002      	beq.n	800ca44 <USBD_LL_SetupStage+0x4a>
 800ca3e:	2b01      	cmp	r3, #1
 800ca40:	d00a      	beq.n	800ca58 <USBD_LL_SetupStage+0x5e>
 800ca42:	e01d      	b.n	800ca80 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800ca44:	687b      	ldr	r3, [r7, #4]
 800ca46:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800ca4a:	4619      	mov	r1, r3
 800ca4c:	6878      	ldr	r0, [r7, #4]
 800ca4e:	f000 fb23 	bl	800d098 <USBD_StdDevReq>
 800ca52:	4603      	mov	r3, r0
 800ca54:	73fb      	strb	r3, [r7, #15]
      break;
 800ca56:	e020      	b.n	800ca9a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800ca58:	687b      	ldr	r3, [r7, #4]
 800ca5a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800ca5e:	4619      	mov	r1, r3
 800ca60:	6878      	ldr	r0, [r7, #4]
 800ca62:	f000 fb8b 	bl	800d17c <USBD_StdItfReq>
 800ca66:	4603      	mov	r3, r0
 800ca68:	73fb      	strb	r3, [r7, #15]
      break;
 800ca6a:	e016      	b.n	800ca9a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800ca6c:	687b      	ldr	r3, [r7, #4]
 800ca6e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800ca72:	4619      	mov	r1, r3
 800ca74:	6878      	ldr	r0, [r7, #4]
 800ca76:	f000 fbed 	bl	800d254 <USBD_StdEPReq>
 800ca7a:	4603      	mov	r3, r0
 800ca7c:	73fb      	strb	r3, [r7, #15]
      break;
 800ca7e:	e00c      	b.n	800ca9a <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800ca80:	687b      	ldr	r3, [r7, #4]
 800ca82:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800ca86:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800ca8a:	b2db      	uxtb	r3, r3
 800ca8c:	4619      	mov	r1, r3
 800ca8e:	6878      	ldr	r0, [r7, #4]
 800ca90:	f001 fce2 	bl	800e458 <USBD_LL_StallEP>
 800ca94:	4603      	mov	r3, r0
 800ca96:	73fb      	strb	r3, [r7, #15]
      break;
 800ca98:	bf00      	nop
  }

  return ret;
 800ca9a:	7bfb      	ldrb	r3, [r7, #15]
}
 800ca9c:	4618      	mov	r0, r3
 800ca9e:	3710      	adds	r7, #16
 800caa0:	46bd      	mov	sp, r7
 800caa2:	bd80      	pop	{r7, pc}

0800caa4 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800caa4:	b580      	push	{r7, lr}
 800caa6:	b086      	sub	sp, #24
 800caa8:	af00      	add	r7, sp, #0
 800caaa:	60f8      	str	r0, [r7, #12]
 800caac:	460b      	mov	r3, r1
 800caae:	607a      	str	r2, [r7, #4]
 800cab0:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800cab2:	2300      	movs	r3, #0
 800cab4:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800cab6:	7afb      	ldrb	r3, [r7, #11]
 800cab8:	2b00      	cmp	r3, #0
 800caba:	d177      	bne.n	800cbac <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 800cabc:	68fb      	ldr	r3, [r7, #12]
 800cabe:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800cac2:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800cac4:	68fb      	ldr	r3, [r7, #12]
 800cac6:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800caca:	2b03      	cmp	r3, #3
 800cacc:	f040 80a1 	bne.w	800cc12 <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 800cad0:	693b      	ldr	r3, [r7, #16]
 800cad2:	685b      	ldr	r3, [r3, #4]
 800cad4:	693a      	ldr	r2, [r7, #16]
 800cad6:	8992      	ldrh	r2, [r2, #12]
 800cad8:	4293      	cmp	r3, r2
 800cada:	d91c      	bls.n	800cb16 <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 800cadc:	693b      	ldr	r3, [r7, #16]
 800cade:	685b      	ldr	r3, [r3, #4]
 800cae0:	693a      	ldr	r2, [r7, #16]
 800cae2:	8992      	ldrh	r2, [r2, #12]
 800cae4:	1a9a      	subs	r2, r3, r2
 800cae6:	693b      	ldr	r3, [r7, #16]
 800cae8:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800caea:	693b      	ldr	r3, [r7, #16]
 800caec:	691b      	ldr	r3, [r3, #16]
 800caee:	693a      	ldr	r2, [r7, #16]
 800caf0:	8992      	ldrh	r2, [r2, #12]
 800caf2:	441a      	add	r2, r3
 800caf4:	693b      	ldr	r3, [r7, #16]
 800caf6:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 800caf8:	693b      	ldr	r3, [r7, #16]
 800cafa:	6919      	ldr	r1, [r3, #16]
 800cafc:	693b      	ldr	r3, [r7, #16]
 800cafe:	899b      	ldrh	r3, [r3, #12]
 800cb00:	461a      	mov	r2, r3
 800cb02:	693b      	ldr	r3, [r7, #16]
 800cb04:	685b      	ldr	r3, [r3, #4]
 800cb06:	4293      	cmp	r3, r2
 800cb08:	bf38      	it	cc
 800cb0a:	4613      	movcc	r3, r2
 800cb0c:	461a      	mov	r2, r3
 800cb0e:	68f8      	ldr	r0, [r7, #12]
 800cb10:	f001 f933 	bl	800dd7a <USBD_CtlContinueRx>
 800cb14:	e07d      	b.n	800cc12 <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800cb16:	68fb      	ldr	r3, [r7, #12]
 800cb18:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800cb1c:	f003 031f 	and.w	r3, r3, #31
 800cb20:	2b02      	cmp	r3, #2
 800cb22:	d014      	beq.n	800cb4e <USBD_LL_DataOutStage+0xaa>
 800cb24:	2b02      	cmp	r3, #2
 800cb26:	d81d      	bhi.n	800cb64 <USBD_LL_DataOutStage+0xc0>
 800cb28:	2b00      	cmp	r3, #0
 800cb2a:	d002      	beq.n	800cb32 <USBD_LL_DataOutStage+0x8e>
 800cb2c:	2b01      	cmp	r3, #1
 800cb2e:	d003      	beq.n	800cb38 <USBD_LL_DataOutStage+0x94>
 800cb30:	e018      	b.n	800cb64 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800cb32:	2300      	movs	r3, #0
 800cb34:	75bb      	strb	r3, [r7, #22]
            break;
 800cb36:	e018      	b.n	800cb6a <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800cb38:	68fb      	ldr	r3, [r7, #12]
 800cb3a:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800cb3e:	b2db      	uxtb	r3, r3
 800cb40:	4619      	mov	r1, r3
 800cb42:	68f8      	ldr	r0, [r7, #12]
 800cb44:	f000 fa6e 	bl	800d024 <USBD_CoreFindIF>
 800cb48:	4603      	mov	r3, r0
 800cb4a:	75bb      	strb	r3, [r7, #22]
            break;
 800cb4c:	e00d      	b.n	800cb6a <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800cb4e:	68fb      	ldr	r3, [r7, #12]
 800cb50:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800cb54:	b2db      	uxtb	r3, r3
 800cb56:	4619      	mov	r1, r3
 800cb58:	68f8      	ldr	r0, [r7, #12]
 800cb5a:	f000 fa70 	bl	800d03e <USBD_CoreFindEP>
 800cb5e:	4603      	mov	r3, r0
 800cb60:	75bb      	strb	r3, [r7, #22]
            break;
 800cb62:	e002      	b.n	800cb6a <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800cb64:	2300      	movs	r3, #0
 800cb66:	75bb      	strb	r3, [r7, #22]
            break;
 800cb68:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800cb6a:	7dbb      	ldrb	r3, [r7, #22]
 800cb6c:	2b00      	cmp	r3, #0
 800cb6e:	d119      	bne.n	800cba4 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cb70:	68fb      	ldr	r3, [r7, #12]
 800cb72:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cb76:	b2db      	uxtb	r3, r3
 800cb78:	2b03      	cmp	r3, #3
 800cb7a:	d113      	bne.n	800cba4 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800cb7c:	7dba      	ldrb	r2, [r7, #22]
 800cb7e:	68fb      	ldr	r3, [r7, #12]
 800cb80:	32ae      	adds	r2, #174	@ 0xae
 800cb82:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cb86:	691b      	ldr	r3, [r3, #16]
 800cb88:	2b00      	cmp	r3, #0
 800cb8a:	d00b      	beq.n	800cba4 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 800cb8c:	7dba      	ldrb	r2, [r7, #22]
 800cb8e:	68fb      	ldr	r3, [r7, #12]
 800cb90:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800cb94:	7dba      	ldrb	r2, [r7, #22]
 800cb96:	68fb      	ldr	r3, [r7, #12]
 800cb98:	32ae      	adds	r2, #174	@ 0xae
 800cb9a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cb9e:	691b      	ldr	r3, [r3, #16]
 800cba0:	68f8      	ldr	r0, [r7, #12]
 800cba2:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800cba4:	68f8      	ldr	r0, [r7, #12]
 800cba6:	f001 f8f9 	bl	800dd9c <USBD_CtlSendStatus>
 800cbaa:	e032      	b.n	800cc12 <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800cbac:	7afb      	ldrb	r3, [r7, #11]
 800cbae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cbb2:	b2db      	uxtb	r3, r3
 800cbb4:	4619      	mov	r1, r3
 800cbb6:	68f8      	ldr	r0, [r7, #12]
 800cbb8:	f000 fa41 	bl	800d03e <USBD_CoreFindEP>
 800cbbc:	4603      	mov	r3, r0
 800cbbe:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800cbc0:	7dbb      	ldrb	r3, [r7, #22]
 800cbc2:	2bff      	cmp	r3, #255	@ 0xff
 800cbc4:	d025      	beq.n	800cc12 <USBD_LL_DataOutStage+0x16e>
 800cbc6:	7dbb      	ldrb	r3, [r7, #22]
 800cbc8:	2b00      	cmp	r3, #0
 800cbca:	d122      	bne.n	800cc12 <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cbcc:	68fb      	ldr	r3, [r7, #12]
 800cbce:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cbd2:	b2db      	uxtb	r3, r3
 800cbd4:	2b03      	cmp	r3, #3
 800cbd6:	d117      	bne.n	800cc08 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800cbd8:	7dba      	ldrb	r2, [r7, #22]
 800cbda:	68fb      	ldr	r3, [r7, #12]
 800cbdc:	32ae      	adds	r2, #174	@ 0xae
 800cbde:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cbe2:	699b      	ldr	r3, [r3, #24]
 800cbe4:	2b00      	cmp	r3, #0
 800cbe6:	d00f      	beq.n	800cc08 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 800cbe8:	7dba      	ldrb	r2, [r7, #22]
 800cbea:	68fb      	ldr	r3, [r7, #12]
 800cbec:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800cbf0:	7dba      	ldrb	r2, [r7, #22]
 800cbf2:	68fb      	ldr	r3, [r7, #12]
 800cbf4:	32ae      	adds	r2, #174	@ 0xae
 800cbf6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cbfa:	699b      	ldr	r3, [r3, #24]
 800cbfc:	7afa      	ldrb	r2, [r7, #11]
 800cbfe:	4611      	mov	r1, r2
 800cc00:	68f8      	ldr	r0, [r7, #12]
 800cc02:	4798      	blx	r3
 800cc04:	4603      	mov	r3, r0
 800cc06:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800cc08:	7dfb      	ldrb	r3, [r7, #23]
 800cc0a:	2b00      	cmp	r3, #0
 800cc0c:	d001      	beq.n	800cc12 <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 800cc0e:	7dfb      	ldrb	r3, [r7, #23]
 800cc10:	e000      	b.n	800cc14 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 800cc12:	2300      	movs	r3, #0
}
 800cc14:	4618      	mov	r0, r3
 800cc16:	3718      	adds	r7, #24
 800cc18:	46bd      	mov	sp, r7
 800cc1a:	bd80      	pop	{r7, pc}

0800cc1c <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800cc1c:	b580      	push	{r7, lr}
 800cc1e:	b086      	sub	sp, #24
 800cc20:	af00      	add	r7, sp, #0
 800cc22:	60f8      	str	r0, [r7, #12]
 800cc24:	460b      	mov	r3, r1
 800cc26:	607a      	str	r2, [r7, #4]
 800cc28:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800cc2a:	7afb      	ldrb	r3, [r7, #11]
 800cc2c:	2b00      	cmp	r3, #0
 800cc2e:	d178      	bne.n	800cd22 <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 800cc30:	68fb      	ldr	r3, [r7, #12]
 800cc32:	3314      	adds	r3, #20
 800cc34:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800cc36:	68fb      	ldr	r3, [r7, #12]
 800cc38:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800cc3c:	2b02      	cmp	r3, #2
 800cc3e:	d163      	bne.n	800cd08 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 800cc40:	693b      	ldr	r3, [r7, #16]
 800cc42:	685b      	ldr	r3, [r3, #4]
 800cc44:	693a      	ldr	r2, [r7, #16]
 800cc46:	8992      	ldrh	r2, [r2, #12]
 800cc48:	4293      	cmp	r3, r2
 800cc4a:	d91c      	bls.n	800cc86 <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 800cc4c:	693b      	ldr	r3, [r7, #16]
 800cc4e:	685b      	ldr	r3, [r3, #4]
 800cc50:	693a      	ldr	r2, [r7, #16]
 800cc52:	8992      	ldrh	r2, [r2, #12]
 800cc54:	1a9a      	subs	r2, r3, r2
 800cc56:	693b      	ldr	r3, [r7, #16]
 800cc58:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800cc5a:	693b      	ldr	r3, [r7, #16]
 800cc5c:	691b      	ldr	r3, [r3, #16]
 800cc5e:	693a      	ldr	r2, [r7, #16]
 800cc60:	8992      	ldrh	r2, [r2, #12]
 800cc62:	441a      	add	r2, r3
 800cc64:	693b      	ldr	r3, [r7, #16]
 800cc66:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 800cc68:	693b      	ldr	r3, [r7, #16]
 800cc6a:	6919      	ldr	r1, [r3, #16]
 800cc6c:	693b      	ldr	r3, [r7, #16]
 800cc6e:	685b      	ldr	r3, [r3, #4]
 800cc70:	461a      	mov	r2, r3
 800cc72:	68f8      	ldr	r0, [r7, #12]
 800cc74:	f001 f870 	bl	800dd58 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800cc78:	2300      	movs	r3, #0
 800cc7a:	2200      	movs	r2, #0
 800cc7c:	2100      	movs	r1, #0
 800cc7e:	68f8      	ldr	r0, [r7, #12]
 800cc80:	f001 fc94 	bl	800e5ac <USBD_LL_PrepareReceive>
 800cc84:	e040      	b.n	800cd08 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800cc86:	693b      	ldr	r3, [r7, #16]
 800cc88:	899b      	ldrh	r3, [r3, #12]
 800cc8a:	461a      	mov	r2, r3
 800cc8c:	693b      	ldr	r3, [r7, #16]
 800cc8e:	685b      	ldr	r3, [r3, #4]
 800cc90:	429a      	cmp	r2, r3
 800cc92:	d11c      	bne.n	800ccce <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 800cc94:	693b      	ldr	r3, [r7, #16]
 800cc96:	681b      	ldr	r3, [r3, #0]
 800cc98:	693a      	ldr	r2, [r7, #16]
 800cc9a:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800cc9c:	4293      	cmp	r3, r2
 800cc9e:	d316      	bcc.n	800ccce <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 800cca0:	693b      	ldr	r3, [r7, #16]
 800cca2:	681a      	ldr	r2, [r3, #0]
 800cca4:	68fb      	ldr	r3, [r7, #12]
 800cca6:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800ccaa:	429a      	cmp	r2, r3
 800ccac:	d20f      	bcs.n	800ccce <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800ccae:	2200      	movs	r2, #0
 800ccb0:	2100      	movs	r1, #0
 800ccb2:	68f8      	ldr	r0, [r7, #12]
 800ccb4:	f001 f850 	bl	800dd58 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800ccb8:	68fb      	ldr	r3, [r7, #12]
 800ccba:	2200      	movs	r2, #0
 800ccbc:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ccc0:	2300      	movs	r3, #0
 800ccc2:	2200      	movs	r2, #0
 800ccc4:	2100      	movs	r1, #0
 800ccc6:	68f8      	ldr	r0, [r7, #12]
 800ccc8:	f001 fc70 	bl	800e5ac <USBD_LL_PrepareReceive>
 800cccc:	e01c      	b.n	800cd08 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ccce:	68fb      	ldr	r3, [r7, #12]
 800ccd0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ccd4:	b2db      	uxtb	r3, r3
 800ccd6:	2b03      	cmp	r3, #3
 800ccd8:	d10f      	bne.n	800ccfa <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800ccda:	68fb      	ldr	r3, [r7, #12]
 800ccdc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cce0:	68db      	ldr	r3, [r3, #12]
 800cce2:	2b00      	cmp	r3, #0
 800cce4:	d009      	beq.n	800ccfa <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 800cce6:	68fb      	ldr	r3, [r7, #12]
 800cce8:	2200      	movs	r2, #0
 800ccea:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800ccee:	68fb      	ldr	r3, [r7, #12]
 800ccf0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ccf4:	68db      	ldr	r3, [r3, #12]
 800ccf6:	68f8      	ldr	r0, [r7, #12]
 800ccf8:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800ccfa:	2180      	movs	r1, #128	@ 0x80
 800ccfc:	68f8      	ldr	r0, [r7, #12]
 800ccfe:	f001 fbab 	bl	800e458 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800cd02:	68f8      	ldr	r0, [r7, #12]
 800cd04:	f001 f85d 	bl	800ddc2 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800cd08:	68fb      	ldr	r3, [r7, #12]
 800cd0a:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800cd0e:	2b00      	cmp	r3, #0
 800cd10:	d03a      	beq.n	800cd88 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 800cd12:	68f8      	ldr	r0, [r7, #12]
 800cd14:	f7ff fe30 	bl	800c978 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800cd18:	68fb      	ldr	r3, [r7, #12]
 800cd1a:	2200      	movs	r2, #0
 800cd1c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800cd20:	e032      	b.n	800cd88 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800cd22:	7afb      	ldrb	r3, [r7, #11]
 800cd24:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800cd28:	b2db      	uxtb	r3, r3
 800cd2a:	4619      	mov	r1, r3
 800cd2c:	68f8      	ldr	r0, [r7, #12]
 800cd2e:	f000 f986 	bl	800d03e <USBD_CoreFindEP>
 800cd32:	4603      	mov	r3, r0
 800cd34:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800cd36:	7dfb      	ldrb	r3, [r7, #23]
 800cd38:	2bff      	cmp	r3, #255	@ 0xff
 800cd3a:	d025      	beq.n	800cd88 <USBD_LL_DataInStage+0x16c>
 800cd3c:	7dfb      	ldrb	r3, [r7, #23]
 800cd3e:	2b00      	cmp	r3, #0
 800cd40:	d122      	bne.n	800cd88 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cd42:	68fb      	ldr	r3, [r7, #12]
 800cd44:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cd48:	b2db      	uxtb	r3, r3
 800cd4a:	2b03      	cmp	r3, #3
 800cd4c:	d11c      	bne.n	800cd88 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800cd4e:	7dfa      	ldrb	r2, [r7, #23]
 800cd50:	68fb      	ldr	r3, [r7, #12]
 800cd52:	32ae      	adds	r2, #174	@ 0xae
 800cd54:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cd58:	695b      	ldr	r3, [r3, #20]
 800cd5a:	2b00      	cmp	r3, #0
 800cd5c:	d014      	beq.n	800cd88 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 800cd5e:	7dfa      	ldrb	r2, [r7, #23]
 800cd60:	68fb      	ldr	r3, [r7, #12]
 800cd62:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800cd66:	7dfa      	ldrb	r2, [r7, #23]
 800cd68:	68fb      	ldr	r3, [r7, #12]
 800cd6a:	32ae      	adds	r2, #174	@ 0xae
 800cd6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cd70:	695b      	ldr	r3, [r3, #20]
 800cd72:	7afa      	ldrb	r2, [r7, #11]
 800cd74:	4611      	mov	r1, r2
 800cd76:	68f8      	ldr	r0, [r7, #12]
 800cd78:	4798      	blx	r3
 800cd7a:	4603      	mov	r3, r0
 800cd7c:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800cd7e:	7dbb      	ldrb	r3, [r7, #22]
 800cd80:	2b00      	cmp	r3, #0
 800cd82:	d001      	beq.n	800cd88 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 800cd84:	7dbb      	ldrb	r3, [r7, #22]
 800cd86:	e000      	b.n	800cd8a <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 800cd88:	2300      	movs	r3, #0
}
 800cd8a:	4618      	mov	r0, r3
 800cd8c:	3718      	adds	r7, #24
 800cd8e:	46bd      	mov	sp, r7
 800cd90:	bd80      	pop	{r7, pc}

0800cd92 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800cd92:	b580      	push	{r7, lr}
 800cd94:	b084      	sub	sp, #16
 800cd96:	af00      	add	r7, sp, #0
 800cd98:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800cd9a:	2300      	movs	r3, #0
 800cd9c:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800cd9e:	687b      	ldr	r3, [r7, #4]
 800cda0:	2201      	movs	r2, #1
 800cda2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800cda6:	687b      	ldr	r3, [r7, #4]
 800cda8:	2200      	movs	r2, #0
 800cdaa:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800cdae:	687b      	ldr	r3, [r7, #4]
 800cdb0:	2200      	movs	r2, #0
 800cdb2:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800cdb4:	687b      	ldr	r3, [r7, #4]
 800cdb6:	2200      	movs	r2, #0
 800cdb8:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800cdbc:	687b      	ldr	r3, [r7, #4]
 800cdbe:	2200      	movs	r2, #0
 800cdc0:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800cdc4:	687b      	ldr	r3, [r7, #4]
 800cdc6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cdca:	2b00      	cmp	r3, #0
 800cdcc:	d014      	beq.n	800cdf8 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800cdce:	687b      	ldr	r3, [r7, #4]
 800cdd0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cdd4:	685b      	ldr	r3, [r3, #4]
 800cdd6:	2b00      	cmp	r3, #0
 800cdd8:	d00e      	beq.n	800cdf8 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800cdda:	687b      	ldr	r3, [r7, #4]
 800cddc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cde0:	685b      	ldr	r3, [r3, #4]
 800cde2:	687a      	ldr	r2, [r7, #4]
 800cde4:	6852      	ldr	r2, [r2, #4]
 800cde6:	b2d2      	uxtb	r2, r2
 800cde8:	4611      	mov	r1, r2
 800cdea:	6878      	ldr	r0, [r7, #4]
 800cdec:	4798      	blx	r3
 800cdee:	4603      	mov	r3, r0
 800cdf0:	2b00      	cmp	r3, #0
 800cdf2:	d001      	beq.n	800cdf8 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800cdf4:	2303      	movs	r3, #3
 800cdf6:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800cdf8:	2340      	movs	r3, #64	@ 0x40
 800cdfa:	2200      	movs	r2, #0
 800cdfc:	2100      	movs	r1, #0
 800cdfe:	6878      	ldr	r0, [r7, #4]
 800ce00:	f001 fae5 	bl	800e3ce <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800ce04:	687b      	ldr	r3, [r7, #4]
 800ce06:	2201      	movs	r2, #1
 800ce08:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800ce0c:	687b      	ldr	r3, [r7, #4]
 800ce0e:	2240      	movs	r2, #64	@ 0x40
 800ce10:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800ce14:	2340      	movs	r3, #64	@ 0x40
 800ce16:	2200      	movs	r2, #0
 800ce18:	2180      	movs	r1, #128	@ 0x80
 800ce1a:	6878      	ldr	r0, [r7, #4]
 800ce1c:	f001 fad7 	bl	800e3ce <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800ce20:	687b      	ldr	r3, [r7, #4]
 800ce22:	2201      	movs	r2, #1
 800ce24:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800ce28:	687b      	ldr	r3, [r7, #4]
 800ce2a:	2240      	movs	r2, #64	@ 0x40
 800ce2c:	841a      	strh	r2, [r3, #32]

  return ret;
 800ce2e:	7bfb      	ldrb	r3, [r7, #15]
}
 800ce30:	4618      	mov	r0, r3
 800ce32:	3710      	adds	r7, #16
 800ce34:	46bd      	mov	sp, r7
 800ce36:	bd80      	pop	{r7, pc}

0800ce38 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800ce38:	b480      	push	{r7}
 800ce3a:	b083      	sub	sp, #12
 800ce3c:	af00      	add	r7, sp, #0
 800ce3e:	6078      	str	r0, [r7, #4]
 800ce40:	460b      	mov	r3, r1
 800ce42:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800ce44:	687b      	ldr	r3, [r7, #4]
 800ce46:	78fa      	ldrb	r2, [r7, #3]
 800ce48:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800ce4a:	2300      	movs	r3, #0
}
 800ce4c:	4618      	mov	r0, r3
 800ce4e:	370c      	adds	r7, #12
 800ce50:	46bd      	mov	sp, r7
 800ce52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce56:	4770      	bx	lr

0800ce58 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800ce58:	b480      	push	{r7}
 800ce5a:	b083      	sub	sp, #12
 800ce5c:	af00      	add	r7, sp, #0
 800ce5e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800ce60:	687b      	ldr	r3, [r7, #4]
 800ce62:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ce66:	b2db      	uxtb	r3, r3
 800ce68:	2b04      	cmp	r3, #4
 800ce6a:	d006      	beq.n	800ce7a <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800ce6c:	687b      	ldr	r3, [r7, #4]
 800ce6e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ce72:	b2da      	uxtb	r2, r3
 800ce74:	687b      	ldr	r3, [r7, #4]
 800ce76:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800ce7a:	687b      	ldr	r3, [r7, #4]
 800ce7c:	2204      	movs	r2, #4
 800ce7e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800ce82:	2300      	movs	r3, #0
}
 800ce84:	4618      	mov	r0, r3
 800ce86:	370c      	adds	r7, #12
 800ce88:	46bd      	mov	sp, r7
 800ce8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce8e:	4770      	bx	lr

0800ce90 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800ce90:	b480      	push	{r7}
 800ce92:	b083      	sub	sp, #12
 800ce94:	af00      	add	r7, sp, #0
 800ce96:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800ce98:	687b      	ldr	r3, [r7, #4]
 800ce9a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ce9e:	b2db      	uxtb	r3, r3
 800cea0:	2b04      	cmp	r3, #4
 800cea2:	d106      	bne.n	800ceb2 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800cea4:	687b      	ldr	r3, [r7, #4]
 800cea6:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800ceaa:	b2da      	uxtb	r2, r3
 800ceac:	687b      	ldr	r3, [r7, #4]
 800ceae:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800ceb2:	2300      	movs	r3, #0
}
 800ceb4:	4618      	mov	r0, r3
 800ceb6:	370c      	adds	r7, #12
 800ceb8:	46bd      	mov	sp, r7
 800ceba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cebe:	4770      	bx	lr

0800cec0 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800cec0:	b580      	push	{r7, lr}
 800cec2:	b082      	sub	sp, #8
 800cec4:	af00      	add	r7, sp, #0
 800cec6:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cec8:	687b      	ldr	r3, [r7, #4]
 800ceca:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cece:	b2db      	uxtb	r3, r3
 800ced0:	2b03      	cmp	r3, #3
 800ced2:	d110      	bne.n	800cef6 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800ced4:	687b      	ldr	r3, [r7, #4]
 800ced6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ceda:	2b00      	cmp	r3, #0
 800cedc:	d00b      	beq.n	800cef6 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800cede:	687b      	ldr	r3, [r7, #4]
 800cee0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cee4:	69db      	ldr	r3, [r3, #28]
 800cee6:	2b00      	cmp	r3, #0
 800cee8:	d005      	beq.n	800cef6 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800ceea:	687b      	ldr	r3, [r7, #4]
 800ceec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cef0:	69db      	ldr	r3, [r3, #28]
 800cef2:	6878      	ldr	r0, [r7, #4]
 800cef4:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800cef6:	2300      	movs	r3, #0
}
 800cef8:	4618      	mov	r0, r3
 800cefa:	3708      	adds	r7, #8
 800cefc:	46bd      	mov	sp, r7
 800cefe:	bd80      	pop	{r7, pc}

0800cf00 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800cf00:	b580      	push	{r7, lr}
 800cf02:	b082      	sub	sp, #8
 800cf04:	af00      	add	r7, sp, #0
 800cf06:	6078      	str	r0, [r7, #4]
 800cf08:	460b      	mov	r3, r1
 800cf0a:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800cf0c:	687b      	ldr	r3, [r7, #4]
 800cf0e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cf12:	687b      	ldr	r3, [r7, #4]
 800cf14:	32ae      	adds	r2, #174	@ 0xae
 800cf16:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cf1a:	2b00      	cmp	r3, #0
 800cf1c:	d101      	bne.n	800cf22 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800cf1e:	2303      	movs	r3, #3
 800cf20:	e01c      	b.n	800cf5c <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cf22:	687b      	ldr	r3, [r7, #4]
 800cf24:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cf28:	b2db      	uxtb	r3, r3
 800cf2a:	2b03      	cmp	r3, #3
 800cf2c:	d115      	bne.n	800cf5a <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800cf2e:	687b      	ldr	r3, [r7, #4]
 800cf30:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cf34:	687b      	ldr	r3, [r7, #4]
 800cf36:	32ae      	adds	r2, #174	@ 0xae
 800cf38:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cf3c:	6a1b      	ldr	r3, [r3, #32]
 800cf3e:	2b00      	cmp	r3, #0
 800cf40:	d00b      	beq.n	800cf5a <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800cf42:	687b      	ldr	r3, [r7, #4]
 800cf44:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cf48:	687b      	ldr	r3, [r7, #4]
 800cf4a:	32ae      	adds	r2, #174	@ 0xae
 800cf4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cf50:	6a1b      	ldr	r3, [r3, #32]
 800cf52:	78fa      	ldrb	r2, [r7, #3]
 800cf54:	4611      	mov	r1, r2
 800cf56:	6878      	ldr	r0, [r7, #4]
 800cf58:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800cf5a:	2300      	movs	r3, #0
}
 800cf5c:	4618      	mov	r0, r3
 800cf5e:	3708      	adds	r7, #8
 800cf60:	46bd      	mov	sp, r7
 800cf62:	bd80      	pop	{r7, pc}

0800cf64 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800cf64:	b580      	push	{r7, lr}
 800cf66:	b082      	sub	sp, #8
 800cf68:	af00      	add	r7, sp, #0
 800cf6a:	6078      	str	r0, [r7, #4]
 800cf6c:	460b      	mov	r3, r1
 800cf6e:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800cf70:	687b      	ldr	r3, [r7, #4]
 800cf72:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cf76:	687b      	ldr	r3, [r7, #4]
 800cf78:	32ae      	adds	r2, #174	@ 0xae
 800cf7a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cf7e:	2b00      	cmp	r3, #0
 800cf80:	d101      	bne.n	800cf86 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800cf82:	2303      	movs	r3, #3
 800cf84:	e01c      	b.n	800cfc0 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cf86:	687b      	ldr	r3, [r7, #4]
 800cf88:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cf8c:	b2db      	uxtb	r3, r3
 800cf8e:	2b03      	cmp	r3, #3
 800cf90:	d115      	bne.n	800cfbe <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800cf92:	687b      	ldr	r3, [r7, #4]
 800cf94:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cf98:	687b      	ldr	r3, [r7, #4]
 800cf9a:	32ae      	adds	r2, #174	@ 0xae
 800cf9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cfa0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cfa2:	2b00      	cmp	r3, #0
 800cfa4:	d00b      	beq.n	800cfbe <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800cfa6:	687b      	ldr	r3, [r7, #4]
 800cfa8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cfac:	687b      	ldr	r3, [r7, #4]
 800cfae:	32ae      	adds	r2, #174	@ 0xae
 800cfb0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cfb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cfb6:	78fa      	ldrb	r2, [r7, #3]
 800cfb8:	4611      	mov	r1, r2
 800cfba:	6878      	ldr	r0, [r7, #4]
 800cfbc:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800cfbe:	2300      	movs	r3, #0
}
 800cfc0:	4618      	mov	r0, r3
 800cfc2:	3708      	adds	r7, #8
 800cfc4:	46bd      	mov	sp, r7
 800cfc6:	bd80      	pop	{r7, pc}

0800cfc8 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800cfc8:	b480      	push	{r7}
 800cfca:	b083      	sub	sp, #12
 800cfcc:	af00      	add	r7, sp, #0
 800cfce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800cfd0:	2300      	movs	r3, #0
}
 800cfd2:	4618      	mov	r0, r3
 800cfd4:	370c      	adds	r7, #12
 800cfd6:	46bd      	mov	sp, r7
 800cfd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfdc:	4770      	bx	lr

0800cfde <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800cfde:	b580      	push	{r7, lr}
 800cfe0:	b084      	sub	sp, #16
 800cfe2:	af00      	add	r7, sp, #0
 800cfe4:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800cfe6:	2300      	movs	r3, #0
 800cfe8:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800cfea:	687b      	ldr	r3, [r7, #4]
 800cfec:	2201      	movs	r2, #1
 800cfee:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800cff2:	687b      	ldr	r3, [r7, #4]
 800cff4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cff8:	2b00      	cmp	r3, #0
 800cffa:	d00e      	beq.n	800d01a <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800cffc:	687b      	ldr	r3, [r7, #4]
 800cffe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d002:	685b      	ldr	r3, [r3, #4]
 800d004:	687a      	ldr	r2, [r7, #4]
 800d006:	6852      	ldr	r2, [r2, #4]
 800d008:	b2d2      	uxtb	r2, r2
 800d00a:	4611      	mov	r1, r2
 800d00c:	6878      	ldr	r0, [r7, #4]
 800d00e:	4798      	blx	r3
 800d010:	4603      	mov	r3, r0
 800d012:	2b00      	cmp	r3, #0
 800d014:	d001      	beq.n	800d01a <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800d016:	2303      	movs	r3, #3
 800d018:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800d01a:	7bfb      	ldrb	r3, [r7, #15]
}
 800d01c:	4618      	mov	r0, r3
 800d01e:	3710      	adds	r7, #16
 800d020:	46bd      	mov	sp, r7
 800d022:	bd80      	pop	{r7, pc}

0800d024 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800d024:	b480      	push	{r7}
 800d026:	b083      	sub	sp, #12
 800d028:	af00      	add	r7, sp, #0
 800d02a:	6078      	str	r0, [r7, #4]
 800d02c:	460b      	mov	r3, r1
 800d02e:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800d030:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800d032:	4618      	mov	r0, r3
 800d034:	370c      	adds	r7, #12
 800d036:	46bd      	mov	sp, r7
 800d038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d03c:	4770      	bx	lr

0800d03e <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800d03e:	b480      	push	{r7}
 800d040:	b083      	sub	sp, #12
 800d042:	af00      	add	r7, sp, #0
 800d044:	6078      	str	r0, [r7, #4]
 800d046:	460b      	mov	r3, r1
 800d048:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800d04a:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800d04c:	4618      	mov	r0, r3
 800d04e:	370c      	adds	r7, #12
 800d050:	46bd      	mov	sp, r7
 800d052:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d056:	4770      	bx	lr

0800d058 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800d058:	b480      	push	{r7}
 800d05a:	b087      	sub	sp, #28
 800d05c:	af00      	add	r7, sp, #0
 800d05e:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800d060:	687b      	ldr	r3, [r7, #4]
 800d062:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800d064:	697b      	ldr	r3, [r7, #20]
 800d066:	781b      	ldrb	r3, [r3, #0]
 800d068:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800d06a:	697b      	ldr	r3, [r7, #20]
 800d06c:	3301      	adds	r3, #1
 800d06e:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800d070:	697b      	ldr	r3, [r7, #20]
 800d072:	781b      	ldrb	r3, [r3, #0]
 800d074:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800d076:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800d07a:	021b      	lsls	r3, r3, #8
 800d07c:	b21a      	sxth	r2, r3
 800d07e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800d082:	4313      	orrs	r3, r2
 800d084:	b21b      	sxth	r3, r3
 800d086:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800d088:	89fb      	ldrh	r3, [r7, #14]
}
 800d08a:	4618      	mov	r0, r3
 800d08c:	371c      	adds	r7, #28
 800d08e:	46bd      	mov	sp, r7
 800d090:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d094:	4770      	bx	lr
	...

0800d098 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d098:	b580      	push	{r7, lr}
 800d09a:	b084      	sub	sp, #16
 800d09c:	af00      	add	r7, sp, #0
 800d09e:	6078      	str	r0, [r7, #4]
 800d0a0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800d0a2:	2300      	movs	r3, #0
 800d0a4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d0a6:	683b      	ldr	r3, [r7, #0]
 800d0a8:	781b      	ldrb	r3, [r3, #0]
 800d0aa:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800d0ae:	2b40      	cmp	r3, #64	@ 0x40
 800d0b0:	d005      	beq.n	800d0be <USBD_StdDevReq+0x26>
 800d0b2:	2b40      	cmp	r3, #64	@ 0x40
 800d0b4:	d857      	bhi.n	800d166 <USBD_StdDevReq+0xce>
 800d0b6:	2b00      	cmp	r3, #0
 800d0b8:	d00f      	beq.n	800d0da <USBD_StdDevReq+0x42>
 800d0ba:	2b20      	cmp	r3, #32
 800d0bc:	d153      	bne.n	800d166 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800d0be:	687b      	ldr	r3, [r7, #4]
 800d0c0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d0c4:	687b      	ldr	r3, [r7, #4]
 800d0c6:	32ae      	adds	r2, #174	@ 0xae
 800d0c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d0cc:	689b      	ldr	r3, [r3, #8]
 800d0ce:	6839      	ldr	r1, [r7, #0]
 800d0d0:	6878      	ldr	r0, [r7, #4]
 800d0d2:	4798      	blx	r3
 800d0d4:	4603      	mov	r3, r0
 800d0d6:	73fb      	strb	r3, [r7, #15]
      break;
 800d0d8:	e04a      	b.n	800d170 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800d0da:	683b      	ldr	r3, [r7, #0]
 800d0dc:	785b      	ldrb	r3, [r3, #1]
 800d0de:	2b09      	cmp	r3, #9
 800d0e0:	d83b      	bhi.n	800d15a <USBD_StdDevReq+0xc2>
 800d0e2:	a201      	add	r2, pc, #4	@ (adr r2, 800d0e8 <USBD_StdDevReq+0x50>)
 800d0e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d0e8:	0800d13d 	.word	0x0800d13d
 800d0ec:	0800d151 	.word	0x0800d151
 800d0f0:	0800d15b 	.word	0x0800d15b
 800d0f4:	0800d147 	.word	0x0800d147
 800d0f8:	0800d15b 	.word	0x0800d15b
 800d0fc:	0800d11b 	.word	0x0800d11b
 800d100:	0800d111 	.word	0x0800d111
 800d104:	0800d15b 	.word	0x0800d15b
 800d108:	0800d133 	.word	0x0800d133
 800d10c:	0800d125 	.word	0x0800d125
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800d110:	6839      	ldr	r1, [r7, #0]
 800d112:	6878      	ldr	r0, [r7, #4]
 800d114:	f000 fa3e 	bl	800d594 <USBD_GetDescriptor>
          break;
 800d118:	e024      	b.n	800d164 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800d11a:	6839      	ldr	r1, [r7, #0]
 800d11c:	6878      	ldr	r0, [r7, #4]
 800d11e:	f000 fba3 	bl	800d868 <USBD_SetAddress>
          break;
 800d122:	e01f      	b.n	800d164 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800d124:	6839      	ldr	r1, [r7, #0]
 800d126:	6878      	ldr	r0, [r7, #4]
 800d128:	f000 fbe2 	bl	800d8f0 <USBD_SetConfig>
 800d12c:	4603      	mov	r3, r0
 800d12e:	73fb      	strb	r3, [r7, #15]
          break;
 800d130:	e018      	b.n	800d164 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800d132:	6839      	ldr	r1, [r7, #0]
 800d134:	6878      	ldr	r0, [r7, #4]
 800d136:	f000 fc85 	bl	800da44 <USBD_GetConfig>
          break;
 800d13a:	e013      	b.n	800d164 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800d13c:	6839      	ldr	r1, [r7, #0]
 800d13e:	6878      	ldr	r0, [r7, #4]
 800d140:	f000 fcb6 	bl	800dab0 <USBD_GetStatus>
          break;
 800d144:	e00e      	b.n	800d164 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800d146:	6839      	ldr	r1, [r7, #0]
 800d148:	6878      	ldr	r0, [r7, #4]
 800d14a:	f000 fce5 	bl	800db18 <USBD_SetFeature>
          break;
 800d14e:	e009      	b.n	800d164 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800d150:	6839      	ldr	r1, [r7, #0]
 800d152:	6878      	ldr	r0, [r7, #4]
 800d154:	f000 fd09 	bl	800db6a <USBD_ClrFeature>
          break;
 800d158:	e004      	b.n	800d164 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800d15a:	6839      	ldr	r1, [r7, #0]
 800d15c:	6878      	ldr	r0, [r7, #4]
 800d15e:	f000 fd60 	bl	800dc22 <USBD_CtlError>
          break;
 800d162:	bf00      	nop
      }
      break;
 800d164:	e004      	b.n	800d170 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800d166:	6839      	ldr	r1, [r7, #0]
 800d168:	6878      	ldr	r0, [r7, #4]
 800d16a:	f000 fd5a 	bl	800dc22 <USBD_CtlError>
      break;
 800d16e:	bf00      	nop
  }

  return ret;
 800d170:	7bfb      	ldrb	r3, [r7, #15]
}
 800d172:	4618      	mov	r0, r3
 800d174:	3710      	adds	r7, #16
 800d176:	46bd      	mov	sp, r7
 800d178:	bd80      	pop	{r7, pc}
 800d17a:	bf00      	nop

0800d17c <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d17c:	b580      	push	{r7, lr}
 800d17e:	b084      	sub	sp, #16
 800d180:	af00      	add	r7, sp, #0
 800d182:	6078      	str	r0, [r7, #4]
 800d184:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800d186:	2300      	movs	r3, #0
 800d188:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d18a:	683b      	ldr	r3, [r7, #0]
 800d18c:	781b      	ldrb	r3, [r3, #0]
 800d18e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800d192:	2b40      	cmp	r3, #64	@ 0x40
 800d194:	d005      	beq.n	800d1a2 <USBD_StdItfReq+0x26>
 800d196:	2b40      	cmp	r3, #64	@ 0x40
 800d198:	d852      	bhi.n	800d240 <USBD_StdItfReq+0xc4>
 800d19a:	2b00      	cmp	r3, #0
 800d19c:	d001      	beq.n	800d1a2 <USBD_StdItfReq+0x26>
 800d19e:	2b20      	cmp	r3, #32
 800d1a0:	d14e      	bne.n	800d240 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800d1a2:	687b      	ldr	r3, [r7, #4]
 800d1a4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d1a8:	b2db      	uxtb	r3, r3
 800d1aa:	3b01      	subs	r3, #1
 800d1ac:	2b02      	cmp	r3, #2
 800d1ae:	d840      	bhi.n	800d232 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800d1b0:	683b      	ldr	r3, [r7, #0]
 800d1b2:	889b      	ldrh	r3, [r3, #4]
 800d1b4:	b2db      	uxtb	r3, r3
 800d1b6:	2b01      	cmp	r3, #1
 800d1b8:	d836      	bhi.n	800d228 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800d1ba:	683b      	ldr	r3, [r7, #0]
 800d1bc:	889b      	ldrh	r3, [r3, #4]
 800d1be:	b2db      	uxtb	r3, r3
 800d1c0:	4619      	mov	r1, r3
 800d1c2:	6878      	ldr	r0, [r7, #4]
 800d1c4:	f7ff ff2e 	bl	800d024 <USBD_CoreFindIF>
 800d1c8:	4603      	mov	r3, r0
 800d1ca:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800d1cc:	7bbb      	ldrb	r3, [r7, #14]
 800d1ce:	2bff      	cmp	r3, #255	@ 0xff
 800d1d0:	d01d      	beq.n	800d20e <USBD_StdItfReq+0x92>
 800d1d2:	7bbb      	ldrb	r3, [r7, #14]
 800d1d4:	2b00      	cmp	r3, #0
 800d1d6:	d11a      	bne.n	800d20e <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800d1d8:	7bba      	ldrb	r2, [r7, #14]
 800d1da:	687b      	ldr	r3, [r7, #4]
 800d1dc:	32ae      	adds	r2, #174	@ 0xae
 800d1de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d1e2:	689b      	ldr	r3, [r3, #8]
 800d1e4:	2b00      	cmp	r3, #0
 800d1e6:	d00f      	beq.n	800d208 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800d1e8:	7bba      	ldrb	r2, [r7, #14]
 800d1ea:	687b      	ldr	r3, [r7, #4]
 800d1ec:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800d1f0:	7bba      	ldrb	r2, [r7, #14]
 800d1f2:	687b      	ldr	r3, [r7, #4]
 800d1f4:	32ae      	adds	r2, #174	@ 0xae
 800d1f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d1fa:	689b      	ldr	r3, [r3, #8]
 800d1fc:	6839      	ldr	r1, [r7, #0]
 800d1fe:	6878      	ldr	r0, [r7, #4]
 800d200:	4798      	blx	r3
 800d202:	4603      	mov	r3, r0
 800d204:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800d206:	e004      	b.n	800d212 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800d208:	2303      	movs	r3, #3
 800d20a:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800d20c:	e001      	b.n	800d212 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800d20e:	2303      	movs	r3, #3
 800d210:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800d212:	683b      	ldr	r3, [r7, #0]
 800d214:	88db      	ldrh	r3, [r3, #6]
 800d216:	2b00      	cmp	r3, #0
 800d218:	d110      	bne.n	800d23c <USBD_StdItfReq+0xc0>
 800d21a:	7bfb      	ldrb	r3, [r7, #15]
 800d21c:	2b00      	cmp	r3, #0
 800d21e:	d10d      	bne.n	800d23c <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800d220:	6878      	ldr	r0, [r7, #4]
 800d222:	f000 fdbb 	bl	800dd9c <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800d226:	e009      	b.n	800d23c <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800d228:	6839      	ldr	r1, [r7, #0]
 800d22a:	6878      	ldr	r0, [r7, #4]
 800d22c:	f000 fcf9 	bl	800dc22 <USBD_CtlError>
          break;
 800d230:	e004      	b.n	800d23c <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800d232:	6839      	ldr	r1, [r7, #0]
 800d234:	6878      	ldr	r0, [r7, #4]
 800d236:	f000 fcf4 	bl	800dc22 <USBD_CtlError>
          break;
 800d23a:	e000      	b.n	800d23e <USBD_StdItfReq+0xc2>
          break;
 800d23c:	bf00      	nop
      }
      break;
 800d23e:	e004      	b.n	800d24a <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800d240:	6839      	ldr	r1, [r7, #0]
 800d242:	6878      	ldr	r0, [r7, #4]
 800d244:	f000 fced 	bl	800dc22 <USBD_CtlError>
      break;
 800d248:	bf00      	nop
  }

  return ret;
 800d24a:	7bfb      	ldrb	r3, [r7, #15]
}
 800d24c:	4618      	mov	r0, r3
 800d24e:	3710      	adds	r7, #16
 800d250:	46bd      	mov	sp, r7
 800d252:	bd80      	pop	{r7, pc}

0800d254 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d254:	b580      	push	{r7, lr}
 800d256:	b084      	sub	sp, #16
 800d258:	af00      	add	r7, sp, #0
 800d25a:	6078      	str	r0, [r7, #4]
 800d25c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800d25e:	2300      	movs	r3, #0
 800d260:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800d262:	683b      	ldr	r3, [r7, #0]
 800d264:	889b      	ldrh	r3, [r3, #4]
 800d266:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d268:	683b      	ldr	r3, [r7, #0]
 800d26a:	781b      	ldrb	r3, [r3, #0]
 800d26c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800d270:	2b40      	cmp	r3, #64	@ 0x40
 800d272:	d007      	beq.n	800d284 <USBD_StdEPReq+0x30>
 800d274:	2b40      	cmp	r3, #64	@ 0x40
 800d276:	f200 8181 	bhi.w	800d57c <USBD_StdEPReq+0x328>
 800d27a:	2b00      	cmp	r3, #0
 800d27c:	d02a      	beq.n	800d2d4 <USBD_StdEPReq+0x80>
 800d27e:	2b20      	cmp	r3, #32
 800d280:	f040 817c 	bne.w	800d57c <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800d284:	7bbb      	ldrb	r3, [r7, #14]
 800d286:	4619      	mov	r1, r3
 800d288:	6878      	ldr	r0, [r7, #4]
 800d28a:	f7ff fed8 	bl	800d03e <USBD_CoreFindEP>
 800d28e:	4603      	mov	r3, r0
 800d290:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800d292:	7b7b      	ldrb	r3, [r7, #13]
 800d294:	2bff      	cmp	r3, #255	@ 0xff
 800d296:	f000 8176 	beq.w	800d586 <USBD_StdEPReq+0x332>
 800d29a:	7b7b      	ldrb	r3, [r7, #13]
 800d29c:	2b00      	cmp	r3, #0
 800d29e:	f040 8172 	bne.w	800d586 <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 800d2a2:	7b7a      	ldrb	r2, [r7, #13]
 800d2a4:	687b      	ldr	r3, [r7, #4]
 800d2a6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800d2aa:	7b7a      	ldrb	r2, [r7, #13]
 800d2ac:	687b      	ldr	r3, [r7, #4]
 800d2ae:	32ae      	adds	r2, #174	@ 0xae
 800d2b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d2b4:	689b      	ldr	r3, [r3, #8]
 800d2b6:	2b00      	cmp	r3, #0
 800d2b8:	f000 8165 	beq.w	800d586 <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800d2bc:	7b7a      	ldrb	r2, [r7, #13]
 800d2be:	687b      	ldr	r3, [r7, #4]
 800d2c0:	32ae      	adds	r2, #174	@ 0xae
 800d2c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d2c6:	689b      	ldr	r3, [r3, #8]
 800d2c8:	6839      	ldr	r1, [r7, #0]
 800d2ca:	6878      	ldr	r0, [r7, #4]
 800d2cc:	4798      	blx	r3
 800d2ce:	4603      	mov	r3, r0
 800d2d0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800d2d2:	e158      	b.n	800d586 <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800d2d4:	683b      	ldr	r3, [r7, #0]
 800d2d6:	785b      	ldrb	r3, [r3, #1]
 800d2d8:	2b03      	cmp	r3, #3
 800d2da:	d008      	beq.n	800d2ee <USBD_StdEPReq+0x9a>
 800d2dc:	2b03      	cmp	r3, #3
 800d2de:	f300 8147 	bgt.w	800d570 <USBD_StdEPReq+0x31c>
 800d2e2:	2b00      	cmp	r3, #0
 800d2e4:	f000 809b 	beq.w	800d41e <USBD_StdEPReq+0x1ca>
 800d2e8:	2b01      	cmp	r3, #1
 800d2ea:	d03c      	beq.n	800d366 <USBD_StdEPReq+0x112>
 800d2ec:	e140      	b.n	800d570 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800d2ee:	687b      	ldr	r3, [r7, #4]
 800d2f0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d2f4:	b2db      	uxtb	r3, r3
 800d2f6:	2b02      	cmp	r3, #2
 800d2f8:	d002      	beq.n	800d300 <USBD_StdEPReq+0xac>
 800d2fa:	2b03      	cmp	r3, #3
 800d2fc:	d016      	beq.n	800d32c <USBD_StdEPReq+0xd8>
 800d2fe:	e02c      	b.n	800d35a <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800d300:	7bbb      	ldrb	r3, [r7, #14]
 800d302:	2b00      	cmp	r3, #0
 800d304:	d00d      	beq.n	800d322 <USBD_StdEPReq+0xce>
 800d306:	7bbb      	ldrb	r3, [r7, #14]
 800d308:	2b80      	cmp	r3, #128	@ 0x80
 800d30a:	d00a      	beq.n	800d322 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800d30c:	7bbb      	ldrb	r3, [r7, #14]
 800d30e:	4619      	mov	r1, r3
 800d310:	6878      	ldr	r0, [r7, #4]
 800d312:	f001 f8a1 	bl	800e458 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800d316:	2180      	movs	r1, #128	@ 0x80
 800d318:	6878      	ldr	r0, [r7, #4]
 800d31a:	f001 f89d 	bl	800e458 <USBD_LL_StallEP>
 800d31e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800d320:	e020      	b.n	800d364 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800d322:	6839      	ldr	r1, [r7, #0]
 800d324:	6878      	ldr	r0, [r7, #4]
 800d326:	f000 fc7c 	bl	800dc22 <USBD_CtlError>
              break;
 800d32a:	e01b      	b.n	800d364 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800d32c:	683b      	ldr	r3, [r7, #0]
 800d32e:	885b      	ldrh	r3, [r3, #2]
 800d330:	2b00      	cmp	r3, #0
 800d332:	d10e      	bne.n	800d352 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800d334:	7bbb      	ldrb	r3, [r7, #14]
 800d336:	2b00      	cmp	r3, #0
 800d338:	d00b      	beq.n	800d352 <USBD_StdEPReq+0xfe>
 800d33a:	7bbb      	ldrb	r3, [r7, #14]
 800d33c:	2b80      	cmp	r3, #128	@ 0x80
 800d33e:	d008      	beq.n	800d352 <USBD_StdEPReq+0xfe>
 800d340:	683b      	ldr	r3, [r7, #0]
 800d342:	88db      	ldrh	r3, [r3, #6]
 800d344:	2b00      	cmp	r3, #0
 800d346:	d104      	bne.n	800d352 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800d348:	7bbb      	ldrb	r3, [r7, #14]
 800d34a:	4619      	mov	r1, r3
 800d34c:	6878      	ldr	r0, [r7, #4]
 800d34e:	f001 f883 	bl	800e458 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800d352:	6878      	ldr	r0, [r7, #4]
 800d354:	f000 fd22 	bl	800dd9c <USBD_CtlSendStatus>

              break;
 800d358:	e004      	b.n	800d364 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800d35a:	6839      	ldr	r1, [r7, #0]
 800d35c:	6878      	ldr	r0, [r7, #4]
 800d35e:	f000 fc60 	bl	800dc22 <USBD_CtlError>
              break;
 800d362:	bf00      	nop
          }
          break;
 800d364:	e109      	b.n	800d57a <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800d366:	687b      	ldr	r3, [r7, #4]
 800d368:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d36c:	b2db      	uxtb	r3, r3
 800d36e:	2b02      	cmp	r3, #2
 800d370:	d002      	beq.n	800d378 <USBD_StdEPReq+0x124>
 800d372:	2b03      	cmp	r3, #3
 800d374:	d016      	beq.n	800d3a4 <USBD_StdEPReq+0x150>
 800d376:	e04b      	b.n	800d410 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800d378:	7bbb      	ldrb	r3, [r7, #14]
 800d37a:	2b00      	cmp	r3, #0
 800d37c:	d00d      	beq.n	800d39a <USBD_StdEPReq+0x146>
 800d37e:	7bbb      	ldrb	r3, [r7, #14]
 800d380:	2b80      	cmp	r3, #128	@ 0x80
 800d382:	d00a      	beq.n	800d39a <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800d384:	7bbb      	ldrb	r3, [r7, #14]
 800d386:	4619      	mov	r1, r3
 800d388:	6878      	ldr	r0, [r7, #4]
 800d38a:	f001 f865 	bl	800e458 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800d38e:	2180      	movs	r1, #128	@ 0x80
 800d390:	6878      	ldr	r0, [r7, #4]
 800d392:	f001 f861 	bl	800e458 <USBD_LL_StallEP>
 800d396:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800d398:	e040      	b.n	800d41c <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800d39a:	6839      	ldr	r1, [r7, #0]
 800d39c:	6878      	ldr	r0, [r7, #4]
 800d39e:	f000 fc40 	bl	800dc22 <USBD_CtlError>
              break;
 800d3a2:	e03b      	b.n	800d41c <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800d3a4:	683b      	ldr	r3, [r7, #0]
 800d3a6:	885b      	ldrh	r3, [r3, #2]
 800d3a8:	2b00      	cmp	r3, #0
 800d3aa:	d136      	bne.n	800d41a <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800d3ac:	7bbb      	ldrb	r3, [r7, #14]
 800d3ae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d3b2:	2b00      	cmp	r3, #0
 800d3b4:	d004      	beq.n	800d3c0 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800d3b6:	7bbb      	ldrb	r3, [r7, #14]
 800d3b8:	4619      	mov	r1, r3
 800d3ba:	6878      	ldr	r0, [r7, #4]
 800d3bc:	f001 f86b 	bl	800e496 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800d3c0:	6878      	ldr	r0, [r7, #4]
 800d3c2:	f000 fceb 	bl	800dd9c <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800d3c6:	7bbb      	ldrb	r3, [r7, #14]
 800d3c8:	4619      	mov	r1, r3
 800d3ca:	6878      	ldr	r0, [r7, #4]
 800d3cc:	f7ff fe37 	bl	800d03e <USBD_CoreFindEP>
 800d3d0:	4603      	mov	r3, r0
 800d3d2:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800d3d4:	7b7b      	ldrb	r3, [r7, #13]
 800d3d6:	2bff      	cmp	r3, #255	@ 0xff
 800d3d8:	d01f      	beq.n	800d41a <USBD_StdEPReq+0x1c6>
 800d3da:	7b7b      	ldrb	r3, [r7, #13]
 800d3dc:	2b00      	cmp	r3, #0
 800d3de:	d11c      	bne.n	800d41a <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800d3e0:	7b7a      	ldrb	r2, [r7, #13]
 800d3e2:	687b      	ldr	r3, [r7, #4]
 800d3e4:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800d3e8:	7b7a      	ldrb	r2, [r7, #13]
 800d3ea:	687b      	ldr	r3, [r7, #4]
 800d3ec:	32ae      	adds	r2, #174	@ 0xae
 800d3ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d3f2:	689b      	ldr	r3, [r3, #8]
 800d3f4:	2b00      	cmp	r3, #0
 800d3f6:	d010      	beq.n	800d41a <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800d3f8:	7b7a      	ldrb	r2, [r7, #13]
 800d3fa:	687b      	ldr	r3, [r7, #4]
 800d3fc:	32ae      	adds	r2, #174	@ 0xae
 800d3fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d402:	689b      	ldr	r3, [r3, #8]
 800d404:	6839      	ldr	r1, [r7, #0]
 800d406:	6878      	ldr	r0, [r7, #4]
 800d408:	4798      	blx	r3
 800d40a:	4603      	mov	r3, r0
 800d40c:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800d40e:	e004      	b.n	800d41a <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800d410:	6839      	ldr	r1, [r7, #0]
 800d412:	6878      	ldr	r0, [r7, #4]
 800d414:	f000 fc05 	bl	800dc22 <USBD_CtlError>
              break;
 800d418:	e000      	b.n	800d41c <USBD_StdEPReq+0x1c8>
              break;
 800d41a:	bf00      	nop
          }
          break;
 800d41c:	e0ad      	b.n	800d57a <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800d41e:	687b      	ldr	r3, [r7, #4]
 800d420:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d424:	b2db      	uxtb	r3, r3
 800d426:	2b02      	cmp	r3, #2
 800d428:	d002      	beq.n	800d430 <USBD_StdEPReq+0x1dc>
 800d42a:	2b03      	cmp	r3, #3
 800d42c:	d033      	beq.n	800d496 <USBD_StdEPReq+0x242>
 800d42e:	e099      	b.n	800d564 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800d430:	7bbb      	ldrb	r3, [r7, #14]
 800d432:	2b00      	cmp	r3, #0
 800d434:	d007      	beq.n	800d446 <USBD_StdEPReq+0x1f2>
 800d436:	7bbb      	ldrb	r3, [r7, #14]
 800d438:	2b80      	cmp	r3, #128	@ 0x80
 800d43a:	d004      	beq.n	800d446 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800d43c:	6839      	ldr	r1, [r7, #0]
 800d43e:	6878      	ldr	r0, [r7, #4]
 800d440:	f000 fbef 	bl	800dc22 <USBD_CtlError>
                break;
 800d444:	e093      	b.n	800d56e <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d446:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d44a:	2b00      	cmp	r3, #0
 800d44c:	da0b      	bge.n	800d466 <USBD_StdEPReq+0x212>
 800d44e:	7bbb      	ldrb	r3, [r7, #14]
 800d450:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d454:	4613      	mov	r3, r2
 800d456:	009b      	lsls	r3, r3, #2
 800d458:	4413      	add	r3, r2
 800d45a:	009b      	lsls	r3, r3, #2
 800d45c:	3310      	adds	r3, #16
 800d45e:	687a      	ldr	r2, [r7, #4]
 800d460:	4413      	add	r3, r2
 800d462:	3304      	adds	r3, #4
 800d464:	e00b      	b.n	800d47e <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800d466:	7bbb      	ldrb	r3, [r7, #14]
 800d468:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d46c:	4613      	mov	r3, r2
 800d46e:	009b      	lsls	r3, r3, #2
 800d470:	4413      	add	r3, r2
 800d472:	009b      	lsls	r3, r3, #2
 800d474:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800d478:	687a      	ldr	r2, [r7, #4]
 800d47a:	4413      	add	r3, r2
 800d47c:	3304      	adds	r3, #4
 800d47e:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800d480:	68bb      	ldr	r3, [r7, #8]
 800d482:	2200      	movs	r2, #0
 800d484:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800d486:	68bb      	ldr	r3, [r7, #8]
 800d488:	330e      	adds	r3, #14
 800d48a:	2202      	movs	r2, #2
 800d48c:	4619      	mov	r1, r3
 800d48e:	6878      	ldr	r0, [r7, #4]
 800d490:	f000 fc44 	bl	800dd1c <USBD_CtlSendData>
              break;
 800d494:	e06b      	b.n	800d56e <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800d496:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d49a:	2b00      	cmp	r3, #0
 800d49c:	da11      	bge.n	800d4c2 <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800d49e:	7bbb      	ldrb	r3, [r7, #14]
 800d4a0:	f003 020f 	and.w	r2, r3, #15
 800d4a4:	6879      	ldr	r1, [r7, #4]
 800d4a6:	4613      	mov	r3, r2
 800d4a8:	009b      	lsls	r3, r3, #2
 800d4aa:	4413      	add	r3, r2
 800d4ac:	009b      	lsls	r3, r3, #2
 800d4ae:	440b      	add	r3, r1
 800d4b0:	3323      	adds	r3, #35	@ 0x23
 800d4b2:	781b      	ldrb	r3, [r3, #0]
 800d4b4:	2b00      	cmp	r3, #0
 800d4b6:	d117      	bne.n	800d4e8 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800d4b8:	6839      	ldr	r1, [r7, #0]
 800d4ba:	6878      	ldr	r0, [r7, #4]
 800d4bc:	f000 fbb1 	bl	800dc22 <USBD_CtlError>
                  break;
 800d4c0:	e055      	b.n	800d56e <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800d4c2:	7bbb      	ldrb	r3, [r7, #14]
 800d4c4:	f003 020f 	and.w	r2, r3, #15
 800d4c8:	6879      	ldr	r1, [r7, #4]
 800d4ca:	4613      	mov	r3, r2
 800d4cc:	009b      	lsls	r3, r3, #2
 800d4ce:	4413      	add	r3, r2
 800d4d0:	009b      	lsls	r3, r3, #2
 800d4d2:	440b      	add	r3, r1
 800d4d4:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800d4d8:	781b      	ldrb	r3, [r3, #0]
 800d4da:	2b00      	cmp	r3, #0
 800d4dc:	d104      	bne.n	800d4e8 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800d4de:	6839      	ldr	r1, [r7, #0]
 800d4e0:	6878      	ldr	r0, [r7, #4]
 800d4e2:	f000 fb9e 	bl	800dc22 <USBD_CtlError>
                  break;
 800d4e6:	e042      	b.n	800d56e <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d4e8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d4ec:	2b00      	cmp	r3, #0
 800d4ee:	da0b      	bge.n	800d508 <USBD_StdEPReq+0x2b4>
 800d4f0:	7bbb      	ldrb	r3, [r7, #14]
 800d4f2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d4f6:	4613      	mov	r3, r2
 800d4f8:	009b      	lsls	r3, r3, #2
 800d4fa:	4413      	add	r3, r2
 800d4fc:	009b      	lsls	r3, r3, #2
 800d4fe:	3310      	adds	r3, #16
 800d500:	687a      	ldr	r2, [r7, #4]
 800d502:	4413      	add	r3, r2
 800d504:	3304      	adds	r3, #4
 800d506:	e00b      	b.n	800d520 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800d508:	7bbb      	ldrb	r3, [r7, #14]
 800d50a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d50e:	4613      	mov	r3, r2
 800d510:	009b      	lsls	r3, r3, #2
 800d512:	4413      	add	r3, r2
 800d514:	009b      	lsls	r3, r3, #2
 800d516:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800d51a:	687a      	ldr	r2, [r7, #4]
 800d51c:	4413      	add	r3, r2
 800d51e:	3304      	adds	r3, #4
 800d520:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800d522:	7bbb      	ldrb	r3, [r7, #14]
 800d524:	2b00      	cmp	r3, #0
 800d526:	d002      	beq.n	800d52e <USBD_StdEPReq+0x2da>
 800d528:	7bbb      	ldrb	r3, [r7, #14]
 800d52a:	2b80      	cmp	r3, #128	@ 0x80
 800d52c:	d103      	bne.n	800d536 <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 800d52e:	68bb      	ldr	r3, [r7, #8]
 800d530:	2200      	movs	r2, #0
 800d532:	739a      	strb	r2, [r3, #14]
 800d534:	e00e      	b.n	800d554 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800d536:	7bbb      	ldrb	r3, [r7, #14]
 800d538:	4619      	mov	r1, r3
 800d53a:	6878      	ldr	r0, [r7, #4]
 800d53c:	f000 ffca 	bl	800e4d4 <USBD_LL_IsStallEP>
 800d540:	4603      	mov	r3, r0
 800d542:	2b00      	cmp	r3, #0
 800d544:	d003      	beq.n	800d54e <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 800d546:	68bb      	ldr	r3, [r7, #8]
 800d548:	2201      	movs	r2, #1
 800d54a:	739a      	strb	r2, [r3, #14]
 800d54c:	e002      	b.n	800d554 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 800d54e:	68bb      	ldr	r3, [r7, #8]
 800d550:	2200      	movs	r2, #0
 800d552:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800d554:	68bb      	ldr	r3, [r7, #8]
 800d556:	330e      	adds	r3, #14
 800d558:	2202      	movs	r2, #2
 800d55a:	4619      	mov	r1, r3
 800d55c:	6878      	ldr	r0, [r7, #4]
 800d55e:	f000 fbdd 	bl	800dd1c <USBD_CtlSendData>
              break;
 800d562:	e004      	b.n	800d56e <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 800d564:	6839      	ldr	r1, [r7, #0]
 800d566:	6878      	ldr	r0, [r7, #4]
 800d568:	f000 fb5b 	bl	800dc22 <USBD_CtlError>
              break;
 800d56c:	bf00      	nop
          }
          break;
 800d56e:	e004      	b.n	800d57a <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 800d570:	6839      	ldr	r1, [r7, #0]
 800d572:	6878      	ldr	r0, [r7, #4]
 800d574:	f000 fb55 	bl	800dc22 <USBD_CtlError>
          break;
 800d578:	bf00      	nop
      }
      break;
 800d57a:	e005      	b.n	800d588 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 800d57c:	6839      	ldr	r1, [r7, #0]
 800d57e:	6878      	ldr	r0, [r7, #4]
 800d580:	f000 fb4f 	bl	800dc22 <USBD_CtlError>
      break;
 800d584:	e000      	b.n	800d588 <USBD_StdEPReq+0x334>
      break;
 800d586:	bf00      	nop
  }

  return ret;
 800d588:	7bfb      	ldrb	r3, [r7, #15]
}
 800d58a:	4618      	mov	r0, r3
 800d58c:	3710      	adds	r7, #16
 800d58e:	46bd      	mov	sp, r7
 800d590:	bd80      	pop	{r7, pc}
	...

0800d594 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d594:	b580      	push	{r7, lr}
 800d596:	b084      	sub	sp, #16
 800d598:	af00      	add	r7, sp, #0
 800d59a:	6078      	str	r0, [r7, #4]
 800d59c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800d59e:	2300      	movs	r3, #0
 800d5a0:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800d5a2:	2300      	movs	r3, #0
 800d5a4:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800d5a6:	2300      	movs	r3, #0
 800d5a8:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800d5aa:	683b      	ldr	r3, [r7, #0]
 800d5ac:	885b      	ldrh	r3, [r3, #2]
 800d5ae:	0a1b      	lsrs	r3, r3, #8
 800d5b0:	b29b      	uxth	r3, r3
 800d5b2:	3b01      	subs	r3, #1
 800d5b4:	2b06      	cmp	r3, #6
 800d5b6:	f200 8128 	bhi.w	800d80a <USBD_GetDescriptor+0x276>
 800d5ba:	a201      	add	r2, pc, #4	@ (adr r2, 800d5c0 <USBD_GetDescriptor+0x2c>)
 800d5bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d5c0:	0800d5dd 	.word	0x0800d5dd
 800d5c4:	0800d5f5 	.word	0x0800d5f5
 800d5c8:	0800d635 	.word	0x0800d635
 800d5cc:	0800d80b 	.word	0x0800d80b
 800d5d0:	0800d80b 	.word	0x0800d80b
 800d5d4:	0800d7ab 	.word	0x0800d7ab
 800d5d8:	0800d7d7 	.word	0x0800d7d7
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800d5dc:	687b      	ldr	r3, [r7, #4]
 800d5de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d5e2:	681b      	ldr	r3, [r3, #0]
 800d5e4:	687a      	ldr	r2, [r7, #4]
 800d5e6:	7c12      	ldrb	r2, [r2, #16]
 800d5e8:	f107 0108 	add.w	r1, r7, #8
 800d5ec:	4610      	mov	r0, r2
 800d5ee:	4798      	blx	r3
 800d5f0:	60f8      	str	r0, [r7, #12]
      break;
 800d5f2:	e112      	b.n	800d81a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d5f4:	687b      	ldr	r3, [r7, #4]
 800d5f6:	7c1b      	ldrb	r3, [r3, #16]
 800d5f8:	2b00      	cmp	r3, #0
 800d5fa:	d10d      	bne.n	800d618 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800d5fc:	687b      	ldr	r3, [r7, #4]
 800d5fe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d602:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d604:	f107 0208 	add.w	r2, r7, #8
 800d608:	4610      	mov	r0, r2
 800d60a:	4798      	blx	r3
 800d60c:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800d60e:	68fb      	ldr	r3, [r7, #12]
 800d610:	3301      	adds	r3, #1
 800d612:	2202      	movs	r2, #2
 800d614:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800d616:	e100      	b.n	800d81a <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800d618:	687b      	ldr	r3, [r7, #4]
 800d61a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d61e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d620:	f107 0208 	add.w	r2, r7, #8
 800d624:	4610      	mov	r0, r2
 800d626:	4798      	blx	r3
 800d628:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800d62a:	68fb      	ldr	r3, [r7, #12]
 800d62c:	3301      	adds	r3, #1
 800d62e:	2202      	movs	r2, #2
 800d630:	701a      	strb	r2, [r3, #0]
      break;
 800d632:	e0f2      	b.n	800d81a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800d634:	683b      	ldr	r3, [r7, #0]
 800d636:	885b      	ldrh	r3, [r3, #2]
 800d638:	b2db      	uxtb	r3, r3
 800d63a:	2b05      	cmp	r3, #5
 800d63c:	f200 80ac 	bhi.w	800d798 <USBD_GetDescriptor+0x204>
 800d640:	a201      	add	r2, pc, #4	@ (adr r2, 800d648 <USBD_GetDescriptor+0xb4>)
 800d642:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d646:	bf00      	nop
 800d648:	0800d661 	.word	0x0800d661
 800d64c:	0800d695 	.word	0x0800d695
 800d650:	0800d6c9 	.word	0x0800d6c9
 800d654:	0800d6fd 	.word	0x0800d6fd
 800d658:	0800d731 	.word	0x0800d731
 800d65c:	0800d765 	.word	0x0800d765
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800d660:	687b      	ldr	r3, [r7, #4]
 800d662:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d666:	685b      	ldr	r3, [r3, #4]
 800d668:	2b00      	cmp	r3, #0
 800d66a:	d00b      	beq.n	800d684 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800d66c:	687b      	ldr	r3, [r7, #4]
 800d66e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d672:	685b      	ldr	r3, [r3, #4]
 800d674:	687a      	ldr	r2, [r7, #4]
 800d676:	7c12      	ldrb	r2, [r2, #16]
 800d678:	f107 0108 	add.w	r1, r7, #8
 800d67c:	4610      	mov	r0, r2
 800d67e:	4798      	blx	r3
 800d680:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d682:	e091      	b.n	800d7a8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800d684:	6839      	ldr	r1, [r7, #0]
 800d686:	6878      	ldr	r0, [r7, #4]
 800d688:	f000 facb 	bl	800dc22 <USBD_CtlError>
            err++;
 800d68c:	7afb      	ldrb	r3, [r7, #11]
 800d68e:	3301      	adds	r3, #1
 800d690:	72fb      	strb	r3, [r7, #11]
          break;
 800d692:	e089      	b.n	800d7a8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800d694:	687b      	ldr	r3, [r7, #4]
 800d696:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d69a:	689b      	ldr	r3, [r3, #8]
 800d69c:	2b00      	cmp	r3, #0
 800d69e:	d00b      	beq.n	800d6b8 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800d6a0:	687b      	ldr	r3, [r7, #4]
 800d6a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d6a6:	689b      	ldr	r3, [r3, #8]
 800d6a8:	687a      	ldr	r2, [r7, #4]
 800d6aa:	7c12      	ldrb	r2, [r2, #16]
 800d6ac:	f107 0108 	add.w	r1, r7, #8
 800d6b0:	4610      	mov	r0, r2
 800d6b2:	4798      	blx	r3
 800d6b4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d6b6:	e077      	b.n	800d7a8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800d6b8:	6839      	ldr	r1, [r7, #0]
 800d6ba:	6878      	ldr	r0, [r7, #4]
 800d6bc:	f000 fab1 	bl	800dc22 <USBD_CtlError>
            err++;
 800d6c0:	7afb      	ldrb	r3, [r7, #11]
 800d6c2:	3301      	adds	r3, #1
 800d6c4:	72fb      	strb	r3, [r7, #11]
          break;
 800d6c6:	e06f      	b.n	800d7a8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800d6c8:	687b      	ldr	r3, [r7, #4]
 800d6ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d6ce:	68db      	ldr	r3, [r3, #12]
 800d6d0:	2b00      	cmp	r3, #0
 800d6d2:	d00b      	beq.n	800d6ec <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800d6d4:	687b      	ldr	r3, [r7, #4]
 800d6d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d6da:	68db      	ldr	r3, [r3, #12]
 800d6dc:	687a      	ldr	r2, [r7, #4]
 800d6de:	7c12      	ldrb	r2, [r2, #16]
 800d6e0:	f107 0108 	add.w	r1, r7, #8
 800d6e4:	4610      	mov	r0, r2
 800d6e6:	4798      	blx	r3
 800d6e8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d6ea:	e05d      	b.n	800d7a8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800d6ec:	6839      	ldr	r1, [r7, #0]
 800d6ee:	6878      	ldr	r0, [r7, #4]
 800d6f0:	f000 fa97 	bl	800dc22 <USBD_CtlError>
            err++;
 800d6f4:	7afb      	ldrb	r3, [r7, #11]
 800d6f6:	3301      	adds	r3, #1
 800d6f8:	72fb      	strb	r3, [r7, #11]
          break;
 800d6fa:	e055      	b.n	800d7a8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800d6fc:	687b      	ldr	r3, [r7, #4]
 800d6fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d702:	691b      	ldr	r3, [r3, #16]
 800d704:	2b00      	cmp	r3, #0
 800d706:	d00b      	beq.n	800d720 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800d708:	687b      	ldr	r3, [r7, #4]
 800d70a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d70e:	691b      	ldr	r3, [r3, #16]
 800d710:	687a      	ldr	r2, [r7, #4]
 800d712:	7c12      	ldrb	r2, [r2, #16]
 800d714:	f107 0108 	add.w	r1, r7, #8
 800d718:	4610      	mov	r0, r2
 800d71a:	4798      	blx	r3
 800d71c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d71e:	e043      	b.n	800d7a8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800d720:	6839      	ldr	r1, [r7, #0]
 800d722:	6878      	ldr	r0, [r7, #4]
 800d724:	f000 fa7d 	bl	800dc22 <USBD_CtlError>
            err++;
 800d728:	7afb      	ldrb	r3, [r7, #11]
 800d72a:	3301      	adds	r3, #1
 800d72c:	72fb      	strb	r3, [r7, #11]
          break;
 800d72e:	e03b      	b.n	800d7a8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800d730:	687b      	ldr	r3, [r7, #4]
 800d732:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d736:	695b      	ldr	r3, [r3, #20]
 800d738:	2b00      	cmp	r3, #0
 800d73a:	d00b      	beq.n	800d754 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800d73c:	687b      	ldr	r3, [r7, #4]
 800d73e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d742:	695b      	ldr	r3, [r3, #20]
 800d744:	687a      	ldr	r2, [r7, #4]
 800d746:	7c12      	ldrb	r2, [r2, #16]
 800d748:	f107 0108 	add.w	r1, r7, #8
 800d74c:	4610      	mov	r0, r2
 800d74e:	4798      	blx	r3
 800d750:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d752:	e029      	b.n	800d7a8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800d754:	6839      	ldr	r1, [r7, #0]
 800d756:	6878      	ldr	r0, [r7, #4]
 800d758:	f000 fa63 	bl	800dc22 <USBD_CtlError>
            err++;
 800d75c:	7afb      	ldrb	r3, [r7, #11]
 800d75e:	3301      	adds	r3, #1
 800d760:	72fb      	strb	r3, [r7, #11]
          break;
 800d762:	e021      	b.n	800d7a8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800d764:	687b      	ldr	r3, [r7, #4]
 800d766:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d76a:	699b      	ldr	r3, [r3, #24]
 800d76c:	2b00      	cmp	r3, #0
 800d76e:	d00b      	beq.n	800d788 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800d770:	687b      	ldr	r3, [r7, #4]
 800d772:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d776:	699b      	ldr	r3, [r3, #24]
 800d778:	687a      	ldr	r2, [r7, #4]
 800d77a:	7c12      	ldrb	r2, [r2, #16]
 800d77c:	f107 0108 	add.w	r1, r7, #8
 800d780:	4610      	mov	r0, r2
 800d782:	4798      	blx	r3
 800d784:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d786:	e00f      	b.n	800d7a8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800d788:	6839      	ldr	r1, [r7, #0]
 800d78a:	6878      	ldr	r0, [r7, #4]
 800d78c:	f000 fa49 	bl	800dc22 <USBD_CtlError>
            err++;
 800d790:	7afb      	ldrb	r3, [r7, #11]
 800d792:	3301      	adds	r3, #1
 800d794:	72fb      	strb	r3, [r7, #11]
          break;
 800d796:	e007      	b.n	800d7a8 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800d798:	6839      	ldr	r1, [r7, #0]
 800d79a:	6878      	ldr	r0, [r7, #4]
 800d79c:	f000 fa41 	bl	800dc22 <USBD_CtlError>
          err++;
 800d7a0:	7afb      	ldrb	r3, [r7, #11]
 800d7a2:	3301      	adds	r3, #1
 800d7a4:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800d7a6:	bf00      	nop
      }
      break;
 800d7a8:	e037      	b.n	800d81a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d7aa:	687b      	ldr	r3, [r7, #4]
 800d7ac:	7c1b      	ldrb	r3, [r3, #16]
 800d7ae:	2b00      	cmp	r3, #0
 800d7b0:	d109      	bne.n	800d7c6 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800d7b2:	687b      	ldr	r3, [r7, #4]
 800d7b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d7b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d7ba:	f107 0208 	add.w	r2, r7, #8
 800d7be:	4610      	mov	r0, r2
 800d7c0:	4798      	blx	r3
 800d7c2:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800d7c4:	e029      	b.n	800d81a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800d7c6:	6839      	ldr	r1, [r7, #0]
 800d7c8:	6878      	ldr	r0, [r7, #4]
 800d7ca:	f000 fa2a 	bl	800dc22 <USBD_CtlError>
        err++;
 800d7ce:	7afb      	ldrb	r3, [r7, #11]
 800d7d0:	3301      	adds	r3, #1
 800d7d2:	72fb      	strb	r3, [r7, #11]
      break;
 800d7d4:	e021      	b.n	800d81a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d7d6:	687b      	ldr	r3, [r7, #4]
 800d7d8:	7c1b      	ldrb	r3, [r3, #16]
 800d7da:	2b00      	cmp	r3, #0
 800d7dc:	d10d      	bne.n	800d7fa <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800d7de:	687b      	ldr	r3, [r7, #4]
 800d7e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d7e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d7e6:	f107 0208 	add.w	r2, r7, #8
 800d7ea:	4610      	mov	r0, r2
 800d7ec:	4798      	blx	r3
 800d7ee:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800d7f0:	68fb      	ldr	r3, [r7, #12]
 800d7f2:	3301      	adds	r3, #1
 800d7f4:	2207      	movs	r2, #7
 800d7f6:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800d7f8:	e00f      	b.n	800d81a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800d7fa:	6839      	ldr	r1, [r7, #0]
 800d7fc:	6878      	ldr	r0, [r7, #4]
 800d7fe:	f000 fa10 	bl	800dc22 <USBD_CtlError>
        err++;
 800d802:	7afb      	ldrb	r3, [r7, #11]
 800d804:	3301      	adds	r3, #1
 800d806:	72fb      	strb	r3, [r7, #11]
      break;
 800d808:	e007      	b.n	800d81a <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800d80a:	6839      	ldr	r1, [r7, #0]
 800d80c:	6878      	ldr	r0, [r7, #4]
 800d80e:	f000 fa08 	bl	800dc22 <USBD_CtlError>
      err++;
 800d812:	7afb      	ldrb	r3, [r7, #11]
 800d814:	3301      	adds	r3, #1
 800d816:	72fb      	strb	r3, [r7, #11]
      break;
 800d818:	bf00      	nop
  }

  if (err != 0U)
 800d81a:	7afb      	ldrb	r3, [r7, #11]
 800d81c:	2b00      	cmp	r3, #0
 800d81e:	d11e      	bne.n	800d85e <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800d820:	683b      	ldr	r3, [r7, #0]
 800d822:	88db      	ldrh	r3, [r3, #6]
 800d824:	2b00      	cmp	r3, #0
 800d826:	d016      	beq.n	800d856 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800d828:	893b      	ldrh	r3, [r7, #8]
 800d82a:	2b00      	cmp	r3, #0
 800d82c:	d00e      	beq.n	800d84c <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800d82e:	683b      	ldr	r3, [r7, #0]
 800d830:	88da      	ldrh	r2, [r3, #6]
 800d832:	893b      	ldrh	r3, [r7, #8]
 800d834:	4293      	cmp	r3, r2
 800d836:	bf28      	it	cs
 800d838:	4613      	movcs	r3, r2
 800d83a:	b29b      	uxth	r3, r3
 800d83c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800d83e:	893b      	ldrh	r3, [r7, #8]
 800d840:	461a      	mov	r2, r3
 800d842:	68f9      	ldr	r1, [r7, #12]
 800d844:	6878      	ldr	r0, [r7, #4]
 800d846:	f000 fa69 	bl	800dd1c <USBD_CtlSendData>
 800d84a:	e009      	b.n	800d860 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800d84c:	6839      	ldr	r1, [r7, #0]
 800d84e:	6878      	ldr	r0, [r7, #4]
 800d850:	f000 f9e7 	bl	800dc22 <USBD_CtlError>
 800d854:	e004      	b.n	800d860 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800d856:	6878      	ldr	r0, [r7, #4]
 800d858:	f000 faa0 	bl	800dd9c <USBD_CtlSendStatus>
 800d85c:	e000      	b.n	800d860 <USBD_GetDescriptor+0x2cc>
    return;
 800d85e:	bf00      	nop
  }
}
 800d860:	3710      	adds	r7, #16
 800d862:	46bd      	mov	sp, r7
 800d864:	bd80      	pop	{r7, pc}
 800d866:	bf00      	nop

0800d868 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d868:	b580      	push	{r7, lr}
 800d86a:	b084      	sub	sp, #16
 800d86c:	af00      	add	r7, sp, #0
 800d86e:	6078      	str	r0, [r7, #4]
 800d870:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800d872:	683b      	ldr	r3, [r7, #0]
 800d874:	889b      	ldrh	r3, [r3, #4]
 800d876:	2b00      	cmp	r3, #0
 800d878:	d131      	bne.n	800d8de <USBD_SetAddress+0x76>
 800d87a:	683b      	ldr	r3, [r7, #0]
 800d87c:	88db      	ldrh	r3, [r3, #6]
 800d87e:	2b00      	cmp	r3, #0
 800d880:	d12d      	bne.n	800d8de <USBD_SetAddress+0x76>
 800d882:	683b      	ldr	r3, [r7, #0]
 800d884:	885b      	ldrh	r3, [r3, #2]
 800d886:	2b7f      	cmp	r3, #127	@ 0x7f
 800d888:	d829      	bhi.n	800d8de <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800d88a:	683b      	ldr	r3, [r7, #0]
 800d88c:	885b      	ldrh	r3, [r3, #2]
 800d88e:	b2db      	uxtb	r3, r3
 800d890:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d894:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d896:	687b      	ldr	r3, [r7, #4]
 800d898:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d89c:	b2db      	uxtb	r3, r3
 800d89e:	2b03      	cmp	r3, #3
 800d8a0:	d104      	bne.n	800d8ac <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800d8a2:	6839      	ldr	r1, [r7, #0]
 800d8a4:	6878      	ldr	r0, [r7, #4]
 800d8a6:	f000 f9bc 	bl	800dc22 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d8aa:	e01d      	b.n	800d8e8 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800d8ac:	687b      	ldr	r3, [r7, #4]
 800d8ae:	7bfa      	ldrb	r2, [r7, #15]
 800d8b0:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800d8b4:	7bfb      	ldrb	r3, [r7, #15]
 800d8b6:	4619      	mov	r1, r3
 800d8b8:	6878      	ldr	r0, [r7, #4]
 800d8ba:	f000 fe37 	bl	800e52c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800d8be:	6878      	ldr	r0, [r7, #4]
 800d8c0:	f000 fa6c 	bl	800dd9c <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800d8c4:	7bfb      	ldrb	r3, [r7, #15]
 800d8c6:	2b00      	cmp	r3, #0
 800d8c8:	d004      	beq.n	800d8d4 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800d8ca:	687b      	ldr	r3, [r7, #4]
 800d8cc:	2202      	movs	r2, #2
 800d8ce:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d8d2:	e009      	b.n	800d8e8 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800d8d4:	687b      	ldr	r3, [r7, #4]
 800d8d6:	2201      	movs	r2, #1
 800d8d8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d8dc:	e004      	b.n	800d8e8 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800d8de:	6839      	ldr	r1, [r7, #0]
 800d8e0:	6878      	ldr	r0, [r7, #4]
 800d8e2:	f000 f99e 	bl	800dc22 <USBD_CtlError>
  }
}
 800d8e6:	bf00      	nop
 800d8e8:	bf00      	nop
 800d8ea:	3710      	adds	r7, #16
 800d8ec:	46bd      	mov	sp, r7
 800d8ee:	bd80      	pop	{r7, pc}

0800d8f0 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d8f0:	b580      	push	{r7, lr}
 800d8f2:	b084      	sub	sp, #16
 800d8f4:	af00      	add	r7, sp, #0
 800d8f6:	6078      	str	r0, [r7, #4]
 800d8f8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800d8fa:	2300      	movs	r3, #0
 800d8fc:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800d8fe:	683b      	ldr	r3, [r7, #0]
 800d900:	885b      	ldrh	r3, [r3, #2]
 800d902:	b2da      	uxtb	r2, r3
 800d904:	4b4e      	ldr	r3, [pc, #312]	@ (800da40 <USBD_SetConfig+0x150>)
 800d906:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800d908:	4b4d      	ldr	r3, [pc, #308]	@ (800da40 <USBD_SetConfig+0x150>)
 800d90a:	781b      	ldrb	r3, [r3, #0]
 800d90c:	2b01      	cmp	r3, #1
 800d90e:	d905      	bls.n	800d91c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800d910:	6839      	ldr	r1, [r7, #0]
 800d912:	6878      	ldr	r0, [r7, #4]
 800d914:	f000 f985 	bl	800dc22 <USBD_CtlError>
    return USBD_FAIL;
 800d918:	2303      	movs	r3, #3
 800d91a:	e08c      	b.n	800da36 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800d91c:	687b      	ldr	r3, [r7, #4]
 800d91e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d922:	b2db      	uxtb	r3, r3
 800d924:	2b02      	cmp	r3, #2
 800d926:	d002      	beq.n	800d92e <USBD_SetConfig+0x3e>
 800d928:	2b03      	cmp	r3, #3
 800d92a:	d029      	beq.n	800d980 <USBD_SetConfig+0x90>
 800d92c:	e075      	b.n	800da1a <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800d92e:	4b44      	ldr	r3, [pc, #272]	@ (800da40 <USBD_SetConfig+0x150>)
 800d930:	781b      	ldrb	r3, [r3, #0]
 800d932:	2b00      	cmp	r3, #0
 800d934:	d020      	beq.n	800d978 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800d936:	4b42      	ldr	r3, [pc, #264]	@ (800da40 <USBD_SetConfig+0x150>)
 800d938:	781b      	ldrb	r3, [r3, #0]
 800d93a:	461a      	mov	r2, r3
 800d93c:	687b      	ldr	r3, [r7, #4]
 800d93e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800d940:	4b3f      	ldr	r3, [pc, #252]	@ (800da40 <USBD_SetConfig+0x150>)
 800d942:	781b      	ldrb	r3, [r3, #0]
 800d944:	4619      	mov	r1, r3
 800d946:	6878      	ldr	r0, [r7, #4]
 800d948:	f7ff f821 	bl	800c98e <USBD_SetClassConfig>
 800d94c:	4603      	mov	r3, r0
 800d94e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800d950:	7bfb      	ldrb	r3, [r7, #15]
 800d952:	2b00      	cmp	r3, #0
 800d954:	d008      	beq.n	800d968 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800d956:	6839      	ldr	r1, [r7, #0]
 800d958:	6878      	ldr	r0, [r7, #4]
 800d95a:	f000 f962 	bl	800dc22 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800d95e:	687b      	ldr	r3, [r7, #4]
 800d960:	2202      	movs	r2, #2
 800d962:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800d966:	e065      	b.n	800da34 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800d968:	6878      	ldr	r0, [r7, #4]
 800d96a:	f000 fa17 	bl	800dd9c <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800d96e:	687b      	ldr	r3, [r7, #4]
 800d970:	2203      	movs	r2, #3
 800d972:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800d976:	e05d      	b.n	800da34 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800d978:	6878      	ldr	r0, [r7, #4]
 800d97a:	f000 fa0f 	bl	800dd9c <USBD_CtlSendStatus>
      break;
 800d97e:	e059      	b.n	800da34 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800d980:	4b2f      	ldr	r3, [pc, #188]	@ (800da40 <USBD_SetConfig+0x150>)
 800d982:	781b      	ldrb	r3, [r3, #0]
 800d984:	2b00      	cmp	r3, #0
 800d986:	d112      	bne.n	800d9ae <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800d988:	687b      	ldr	r3, [r7, #4]
 800d98a:	2202      	movs	r2, #2
 800d98c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800d990:	4b2b      	ldr	r3, [pc, #172]	@ (800da40 <USBD_SetConfig+0x150>)
 800d992:	781b      	ldrb	r3, [r3, #0]
 800d994:	461a      	mov	r2, r3
 800d996:	687b      	ldr	r3, [r7, #4]
 800d998:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800d99a:	4b29      	ldr	r3, [pc, #164]	@ (800da40 <USBD_SetConfig+0x150>)
 800d99c:	781b      	ldrb	r3, [r3, #0]
 800d99e:	4619      	mov	r1, r3
 800d9a0:	6878      	ldr	r0, [r7, #4]
 800d9a2:	f7ff f810 	bl	800c9c6 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800d9a6:	6878      	ldr	r0, [r7, #4]
 800d9a8:	f000 f9f8 	bl	800dd9c <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800d9ac:	e042      	b.n	800da34 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800d9ae:	4b24      	ldr	r3, [pc, #144]	@ (800da40 <USBD_SetConfig+0x150>)
 800d9b0:	781b      	ldrb	r3, [r3, #0]
 800d9b2:	461a      	mov	r2, r3
 800d9b4:	687b      	ldr	r3, [r7, #4]
 800d9b6:	685b      	ldr	r3, [r3, #4]
 800d9b8:	429a      	cmp	r2, r3
 800d9ba:	d02a      	beq.n	800da12 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800d9bc:	687b      	ldr	r3, [r7, #4]
 800d9be:	685b      	ldr	r3, [r3, #4]
 800d9c0:	b2db      	uxtb	r3, r3
 800d9c2:	4619      	mov	r1, r3
 800d9c4:	6878      	ldr	r0, [r7, #4]
 800d9c6:	f7fe fffe 	bl	800c9c6 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800d9ca:	4b1d      	ldr	r3, [pc, #116]	@ (800da40 <USBD_SetConfig+0x150>)
 800d9cc:	781b      	ldrb	r3, [r3, #0]
 800d9ce:	461a      	mov	r2, r3
 800d9d0:	687b      	ldr	r3, [r7, #4]
 800d9d2:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800d9d4:	4b1a      	ldr	r3, [pc, #104]	@ (800da40 <USBD_SetConfig+0x150>)
 800d9d6:	781b      	ldrb	r3, [r3, #0]
 800d9d8:	4619      	mov	r1, r3
 800d9da:	6878      	ldr	r0, [r7, #4]
 800d9dc:	f7fe ffd7 	bl	800c98e <USBD_SetClassConfig>
 800d9e0:	4603      	mov	r3, r0
 800d9e2:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800d9e4:	7bfb      	ldrb	r3, [r7, #15]
 800d9e6:	2b00      	cmp	r3, #0
 800d9e8:	d00f      	beq.n	800da0a <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800d9ea:	6839      	ldr	r1, [r7, #0]
 800d9ec:	6878      	ldr	r0, [r7, #4]
 800d9ee:	f000 f918 	bl	800dc22 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800d9f2:	687b      	ldr	r3, [r7, #4]
 800d9f4:	685b      	ldr	r3, [r3, #4]
 800d9f6:	b2db      	uxtb	r3, r3
 800d9f8:	4619      	mov	r1, r3
 800d9fa:	6878      	ldr	r0, [r7, #4]
 800d9fc:	f7fe ffe3 	bl	800c9c6 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800da00:	687b      	ldr	r3, [r7, #4]
 800da02:	2202      	movs	r2, #2
 800da04:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800da08:	e014      	b.n	800da34 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800da0a:	6878      	ldr	r0, [r7, #4]
 800da0c:	f000 f9c6 	bl	800dd9c <USBD_CtlSendStatus>
      break;
 800da10:	e010      	b.n	800da34 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800da12:	6878      	ldr	r0, [r7, #4]
 800da14:	f000 f9c2 	bl	800dd9c <USBD_CtlSendStatus>
      break;
 800da18:	e00c      	b.n	800da34 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800da1a:	6839      	ldr	r1, [r7, #0]
 800da1c:	6878      	ldr	r0, [r7, #4]
 800da1e:	f000 f900 	bl	800dc22 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800da22:	4b07      	ldr	r3, [pc, #28]	@ (800da40 <USBD_SetConfig+0x150>)
 800da24:	781b      	ldrb	r3, [r3, #0]
 800da26:	4619      	mov	r1, r3
 800da28:	6878      	ldr	r0, [r7, #4]
 800da2a:	f7fe ffcc 	bl	800c9c6 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800da2e:	2303      	movs	r3, #3
 800da30:	73fb      	strb	r3, [r7, #15]
      break;
 800da32:	bf00      	nop
  }

  return ret;
 800da34:	7bfb      	ldrb	r3, [r7, #15]
}
 800da36:	4618      	mov	r0, r3
 800da38:	3710      	adds	r7, #16
 800da3a:	46bd      	mov	sp, r7
 800da3c:	bd80      	pop	{r7, pc}
 800da3e:	bf00      	nop
 800da40:	20000a1c 	.word	0x20000a1c

0800da44 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800da44:	b580      	push	{r7, lr}
 800da46:	b082      	sub	sp, #8
 800da48:	af00      	add	r7, sp, #0
 800da4a:	6078      	str	r0, [r7, #4]
 800da4c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800da4e:	683b      	ldr	r3, [r7, #0]
 800da50:	88db      	ldrh	r3, [r3, #6]
 800da52:	2b01      	cmp	r3, #1
 800da54:	d004      	beq.n	800da60 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800da56:	6839      	ldr	r1, [r7, #0]
 800da58:	6878      	ldr	r0, [r7, #4]
 800da5a:	f000 f8e2 	bl	800dc22 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800da5e:	e023      	b.n	800daa8 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800da60:	687b      	ldr	r3, [r7, #4]
 800da62:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800da66:	b2db      	uxtb	r3, r3
 800da68:	2b02      	cmp	r3, #2
 800da6a:	dc02      	bgt.n	800da72 <USBD_GetConfig+0x2e>
 800da6c:	2b00      	cmp	r3, #0
 800da6e:	dc03      	bgt.n	800da78 <USBD_GetConfig+0x34>
 800da70:	e015      	b.n	800da9e <USBD_GetConfig+0x5a>
 800da72:	2b03      	cmp	r3, #3
 800da74:	d00b      	beq.n	800da8e <USBD_GetConfig+0x4a>
 800da76:	e012      	b.n	800da9e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800da78:	687b      	ldr	r3, [r7, #4]
 800da7a:	2200      	movs	r2, #0
 800da7c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800da7e:	687b      	ldr	r3, [r7, #4]
 800da80:	3308      	adds	r3, #8
 800da82:	2201      	movs	r2, #1
 800da84:	4619      	mov	r1, r3
 800da86:	6878      	ldr	r0, [r7, #4]
 800da88:	f000 f948 	bl	800dd1c <USBD_CtlSendData>
        break;
 800da8c:	e00c      	b.n	800daa8 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800da8e:	687b      	ldr	r3, [r7, #4]
 800da90:	3304      	adds	r3, #4
 800da92:	2201      	movs	r2, #1
 800da94:	4619      	mov	r1, r3
 800da96:	6878      	ldr	r0, [r7, #4]
 800da98:	f000 f940 	bl	800dd1c <USBD_CtlSendData>
        break;
 800da9c:	e004      	b.n	800daa8 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800da9e:	6839      	ldr	r1, [r7, #0]
 800daa0:	6878      	ldr	r0, [r7, #4]
 800daa2:	f000 f8be 	bl	800dc22 <USBD_CtlError>
        break;
 800daa6:	bf00      	nop
}
 800daa8:	bf00      	nop
 800daaa:	3708      	adds	r7, #8
 800daac:	46bd      	mov	sp, r7
 800daae:	bd80      	pop	{r7, pc}

0800dab0 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800dab0:	b580      	push	{r7, lr}
 800dab2:	b082      	sub	sp, #8
 800dab4:	af00      	add	r7, sp, #0
 800dab6:	6078      	str	r0, [r7, #4]
 800dab8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800daba:	687b      	ldr	r3, [r7, #4]
 800dabc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dac0:	b2db      	uxtb	r3, r3
 800dac2:	3b01      	subs	r3, #1
 800dac4:	2b02      	cmp	r3, #2
 800dac6:	d81e      	bhi.n	800db06 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800dac8:	683b      	ldr	r3, [r7, #0]
 800daca:	88db      	ldrh	r3, [r3, #6]
 800dacc:	2b02      	cmp	r3, #2
 800dace:	d004      	beq.n	800dada <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800dad0:	6839      	ldr	r1, [r7, #0]
 800dad2:	6878      	ldr	r0, [r7, #4]
 800dad4:	f000 f8a5 	bl	800dc22 <USBD_CtlError>
        break;
 800dad8:	e01a      	b.n	800db10 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800dada:	687b      	ldr	r3, [r7, #4]
 800dadc:	2201      	movs	r2, #1
 800dade:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800dae0:	687b      	ldr	r3, [r7, #4]
 800dae2:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800dae6:	2b00      	cmp	r3, #0
 800dae8:	d005      	beq.n	800daf6 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800daea:	687b      	ldr	r3, [r7, #4]
 800daec:	68db      	ldr	r3, [r3, #12]
 800daee:	f043 0202 	orr.w	r2, r3, #2
 800daf2:	687b      	ldr	r3, [r7, #4]
 800daf4:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800daf6:	687b      	ldr	r3, [r7, #4]
 800daf8:	330c      	adds	r3, #12
 800dafa:	2202      	movs	r2, #2
 800dafc:	4619      	mov	r1, r3
 800dafe:	6878      	ldr	r0, [r7, #4]
 800db00:	f000 f90c 	bl	800dd1c <USBD_CtlSendData>
      break;
 800db04:	e004      	b.n	800db10 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800db06:	6839      	ldr	r1, [r7, #0]
 800db08:	6878      	ldr	r0, [r7, #4]
 800db0a:	f000 f88a 	bl	800dc22 <USBD_CtlError>
      break;
 800db0e:	bf00      	nop
  }
}
 800db10:	bf00      	nop
 800db12:	3708      	adds	r7, #8
 800db14:	46bd      	mov	sp, r7
 800db16:	bd80      	pop	{r7, pc}

0800db18 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800db18:	b580      	push	{r7, lr}
 800db1a:	b082      	sub	sp, #8
 800db1c:	af00      	add	r7, sp, #0
 800db1e:	6078      	str	r0, [r7, #4]
 800db20:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800db22:	683b      	ldr	r3, [r7, #0]
 800db24:	885b      	ldrh	r3, [r3, #2]
 800db26:	2b01      	cmp	r3, #1
 800db28:	d107      	bne.n	800db3a <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800db2a:	687b      	ldr	r3, [r7, #4]
 800db2c:	2201      	movs	r2, #1
 800db2e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800db32:	6878      	ldr	r0, [r7, #4]
 800db34:	f000 f932 	bl	800dd9c <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800db38:	e013      	b.n	800db62 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800db3a:	683b      	ldr	r3, [r7, #0]
 800db3c:	885b      	ldrh	r3, [r3, #2]
 800db3e:	2b02      	cmp	r3, #2
 800db40:	d10b      	bne.n	800db5a <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800db42:	683b      	ldr	r3, [r7, #0]
 800db44:	889b      	ldrh	r3, [r3, #4]
 800db46:	0a1b      	lsrs	r3, r3, #8
 800db48:	b29b      	uxth	r3, r3
 800db4a:	b2da      	uxtb	r2, r3
 800db4c:	687b      	ldr	r3, [r7, #4]
 800db4e:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800db52:	6878      	ldr	r0, [r7, #4]
 800db54:	f000 f922 	bl	800dd9c <USBD_CtlSendStatus>
}
 800db58:	e003      	b.n	800db62 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800db5a:	6839      	ldr	r1, [r7, #0]
 800db5c:	6878      	ldr	r0, [r7, #4]
 800db5e:	f000 f860 	bl	800dc22 <USBD_CtlError>
}
 800db62:	bf00      	nop
 800db64:	3708      	adds	r7, #8
 800db66:	46bd      	mov	sp, r7
 800db68:	bd80      	pop	{r7, pc}

0800db6a <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800db6a:	b580      	push	{r7, lr}
 800db6c:	b082      	sub	sp, #8
 800db6e:	af00      	add	r7, sp, #0
 800db70:	6078      	str	r0, [r7, #4]
 800db72:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800db74:	687b      	ldr	r3, [r7, #4]
 800db76:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800db7a:	b2db      	uxtb	r3, r3
 800db7c:	3b01      	subs	r3, #1
 800db7e:	2b02      	cmp	r3, #2
 800db80:	d80b      	bhi.n	800db9a <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800db82:	683b      	ldr	r3, [r7, #0]
 800db84:	885b      	ldrh	r3, [r3, #2]
 800db86:	2b01      	cmp	r3, #1
 800db88:	d10c      	bne.n	800dba4 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800db8a:	687b      	ldr	r3, [r7, #4]
 800db8c:	2200      	movs	r2, #0
 800db8e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800db92:	6878      	ldr	r0, [r7, #4]
 800db94:	f000 f902 	bl	800dd9c <USBD_CtlSendStatus>
      }
      break;
 800db98:	e004      	b.n	800dba4 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800db9a:	6839      	ldr	r1, [r7, #0]
 800db9c:	6878      	ldr	r0, [r7, #4]
 800db9e:	f000 f840 	bl	800dc22 <USBD_CtlError>
      break;
 800dba2:	e000      	b.n	800dba6 <USBD_ClrFeature+0x3c>
      break;
 800dba4:	bf00      	nop
  }
}
 800dba6:	bf00      	nop
 800dba8:	3708      	adds	r7, #8
 800dbaa:	46bd      	mov	sp, r7
 800dbac:	bd80      	pop	{r7, pc}

0800dbae <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800dbae:	b580      	push	{r7, lr}
 800dbb0:	b084      	sub	sp, #16
 800dbb2:	af00      	add	r7, sp, #0
 800dbb4:	6078      	str	r0, [r7, #4]
 800dbb6:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800dbb8:	683b      	ldr	r3, [r7, #0]
 800dbba:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800dbbc:	68fb      	ldr	r3, [r7, #12]
 800dbbe:	781a      	ldrb	r2, [r3, #0]
 800dbc0:	687b      	ldr	r3, [r7, #4]
 800dbc2:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800dbc4:	68fb      	ldr	r3, [r7, #12]
 800dbc6:	3301      	adds	r3, #1
 800dbc8:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800dbca:	68fb      	ldr	r3, [r7, #12]
 800dbcc:	781a      	ldrb	r2, [r3, #0]
 800dbce:	687b      	ldr	r3, [r7, #4]
 800dbd0:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800dbd2:	68fb      	ldr	r3, [r7, #12]
 800dbd4:	3301      	adds	r3, #1
 800dbd6:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800dbd8:	68f8      	ldr	r0, [r7, #12]
 800dbda:	f7ff fa3d 	bl	800d058 <SWAPBYTE>
 800dbde:	4603      	mov	r3, r0
 800dbe0:	461a      	mov	r2, r3
 800dbe2:	687b      	ldr	r3, [r7, #4]
 800dbe4:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800dbe6:	68fb      	ldr	r3, [r7, #12]
 800dbe8:	3301      	adds	r3, #1
 800dbea:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800dbec:	68fb      	ldr	r3, [r7, #12]
 800dbee:	3301      	adds	r3, #1
 800dbf0:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800dbf2:	68f8      	ldr	r0, [r7, #12]
 800dbf4:	f7ff fa30 	bl	800d058 <SWAPBYTE>
 800dbf8:	4603      	mov	r3, r0
 800dbfa:	461a      	mov	r2, r3
 800dbfc:	687b      	ldr	r3, [r7, #4]
 800dbfe:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800dc00:	68fb      	ldr	r3, [r7, #12]
 800dc02:	3301      	adds	r3, #1
 800dc04:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800dc06:	68fb      	ldr	r3, [r7, #12]
 800dc08:	3301      	adds	r3, #1
 800dc0a:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800dc0c:	68f8      	ldr	r0, [r7, #12]
 800dc0e:	f7ff fa23 	bl	800d058 <SWAPBYTE>
 800dc12:	4603      	mov	r3, r0
 800dc14:	461a      	mov	r2, r3
 800dc16:	687b      	ldr	r3, [r7, #4]
 800dc18:	80da      	strh	r2, [r3, #6]
}
 800dc1a:	bf00      	nop
 800dc1c:	3710      	adds	r7, #16
 800dc1e:	46bd      	mov	sp, r7
 800dc20:	bd80      	pop	{r7, pc}

0800dc22 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800dc22:	b580      	push	{r7, lr}
 800dc24:	b082      	sub	sp, #8
 800dc26:	af00      	add	r7, sp, #0
 800dc28:	6078      	str	r0, [r7, #4]
 800dc2a:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800dc2c:	2180      	movs	r1, #128	@ 0x80
 800dc2e:	6878      	ldr	r0, [r7, #4]
 800dc30:	f000 fc12 	bl	800e458 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800dc34:	2100      	movs	r1, #0
 800dc36:	6878      	ldr	r0, [r7, #4]
 800dc38:	f000 fc0e 	bl	800e458 <USBD_LL_StallEP>
}
 800dc3c:	bf00      	nop
 800dc3e:	3708      	adds	r7, #8
 800dc40:	46bd      	mov	sp, r7
 800dc42:	bd80      	pop	{r7, pc}

0800dc44 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800dc44:	b580      	push	{r7, lr}
 800dc46:	b086      	sub	sp, #24
 800dc48:	af00      	add	r7, sp, #0
 800dc4a:	60f8      	str	r0, [r7, #12]
 800dc4c:	60b9      	str	r1, [r7, #8]
 800dc4e:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800dc50:	2300      	movs	r3, #0
 800dc52:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800dc54:	68fb      	ldr	r3, [r7, #12]
 800dc56:	2b00      	cmp	r3, #0
 800dc58:	d042      	beq.n	800dce0 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800dc5a:	68fb      	ldr	r3, [r7, #12]
 800dc5c:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800dc5e:	6938      	ldr	r0, [r7, #16]
 800dc60:	f000 f842 	bl	800dce8 <USBD_GetLen>
 800dc64:	4603      	mov	r3, r0
 800dc66:	3301      	adds	r3, #1
 800dc68:	005b      	lsls	r3, r3, #1
 800dc6a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800dc6e:	d808      	bhi.n	800dc82 <USBD_GetString+0x3e>
 800dc70:	6938      	ldr	r0, [r7, #16]
 800dc72:	f000 f839 	bl	800dce8 <USBD_GetLen>
 800dc76:	4603      	mov	r3, r0
 800dc78:	3301      	adds	r3, #1
 800dc7a:	b29b      	uxth	r3, r3
 800dc7c:	005b      	lsls	r3, r3, #1
 800dc7e:	b29a      	uxth	r2, r3
 800dc80:	e001      	b.n	800dc86 <USBD_GetString+0x42>
 800dc82:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800dc86:	687b      	ldr	r3, [r7, #4]
 800dc88:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800dc8a:	7dfb      	ldrb	r3, [r7, #23]
 800dc8c:	68ba      	ldr	r2, [r7, #8]
 800dc8e:	4413      	add	r3, r2
 800dc90:	687a      	ldr	r2, [r7, #4]
 800dc92:	7812      	ldrb	r2, [r2, #0]
 800dc94:	701a      	strb	r2, [r3, #0]
  idx++;
 800dc96:	7dfb      	ldrb	r3, [r7, #23]
 800dc98:	3301      	adds	r3, #1
 800dc9a:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800dc9c:	7dfb      	ldrb	r3, [r7, #23]
 800dc9e:	68ba      	ldr	r2, [r7, #8]
 800dca0:	4413      	add	r3, r2
 800dca2:	2203      	movs	r2, #3
 800dca4:	701a      	strb	r2, [r3, #0]
  idx++;
 800dca6:	7dfb      	ldrb	r3, [r7, #23]
 800dca8:	3301      	adds	r3, #1
 800dcaa:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800dcac:	e013      	b.n	800dcd6 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800dcae:	7dfb      	ldrb	r3, [r7, #23]
 800dcb0:	68ba      	ldr	r2, [r7, #8]
 800dcb2:	4413      	add	r3, r2
 800dcb4:	693a      	ldr	r2, [r7, #16]
 800dcb6:	7812      	ldrb	r2, [r2, #0]
 800dcb8:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800dcba:	693b      	ldr	r3, [r7, #16]
 800dcbc:	3301      	adds	r3, #1
 800dcbe:	613b      	str	r3, [r7, #16]
    idx++;
 800dcc0:	7dfb      	ldrb	r3, [r7, #23]
 800dcc2:	3301      	adds	r3, #1
 800dcc4:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800dcc6:	7dfb      	ldrb	r3, [r7, #23]
 800dcc8:	68ba      	ldr	r2, [r7, #8]
 800dcca:	4413      	add	r3, r2
 800dccc:	2200      	movs	r2, #0
 800dcce:	701a      	strb	r2, [r3, #0]
    idx++;
 800dcd0:	7dfb      	ldrb	r3, [r7, #23]
 800dcd2:	3301      	adds	r3, #1
 800dcd4:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800dcd6:	693b      	ldr	r3, [r7, #16]
 800dcd8:	781b      	ldrb	r3, [r3, #0]
 800dcda:	2b00      	cmp	r3, #0
 800dcdc:	d1e7      	bne.n	800dcae <USBD_GetString+0x6a>
 800dcde:	e000      	b.n	800dce2 <USBD_GetString+0x9e>
    return;
 800dce0:	bf00      	nop
  }
}
 800dce2:	3718      	adds	r7, #24
 800dce4:	46bd      	mov	sp, r7
 800dce6:	bd80      	pop	{r7, pc}

0800dce8 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800dce8:	b480      	push	{r7}
 800dcea:	b085      	sub	sp, #20
 800dcec:	af00      	add	r7, sp, #0
 800dcee:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800dcf0:	2300      	movs	r3, #0
 800dcf2:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800dcf4:	687b      	ldr	r3, [r7, #4]
 800dcf6:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800dcf8:	e005      	b.n	800dd06 <USBD_GetLen+0x1e>
  {
    len++;
 800dcfa:	7bfb      	ldrb	r3, [r7, #15]
 800dcfc:	3301      	adds	r3, #1
 800dcfe:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800dd00:	68bb      	ldr	r3, [r7, #8]
 800dd02:	3301      	adds	r3, #1
 800dd04:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800dd06:	68bb      	ldr	r3, [r7, #8]
 800dd08:	781b      	ldrb	r3, [r3, #0]
 800dd0a:	2b00      	cmp	r3, #0
 800dd0c:	d1f5      	bne.n	800dcfa <USBD_GetLen+0x12>
  }

  return len;
 800dd0e:	7bfb      	ldrb	r3, [r7, #15]
}
 800dd10:	4618      	mov	r0, r3
 800dd12:	3714      	adds	r7, #20
 800dd14:	46bd      	mov	sp, r7
 800dd16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd1a:	4770      	bx	lr

0800dd1c <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800dd1c:	b580      	push	{r7, lr}
 800dd1e:	b084      	sub	sp, #16
 800dd20:	af00      	add	r7, sp, #0
 800dd22:	60f8      	str	r0, [r7, #12]
 800dd24:	60b9      	str	r1, [r7, #8]
 800dd26:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800dd28:	68fb      	ldr	r3, [r7, #12]
 800dd2a:	2202      	movs	r2, #2
 800dd2c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800dd30:	68fb      	ldr	r3, [r7, #12]
 800dd32:	687a      	ldr	r2, [r7, #4]
 800dd34:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 800dd36:	68fb      	ldr	r3, [r7, #12]
 800dd38:	68ba      	ldr	r2, [r7, #8]
 800dd3a:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800dd3c:	68fb      	ldr	r3, [r7, #12]
 800dd3e:	687a      	ldr	r2, [r7, #4]
 800dd40:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800dd42:	687b      	ldr	r3, [r7, #4]
 800dd44:	68ba      	ldr	r2, [r7, #8]
 800dd46:	2100      	movs	r1, #0
 800dd48:	68f8      	ldr	r0, [r7, #12]
 800dd4a:	f000 fc0e 	bl	800e56a <USBD_LL_Transmit>

  return USBD_OK;
 800dd4e:	2300      	movs	r3, #0
}
 800dd50:	4618      	mov	r0, r3
 800dd52:	3710      	adds	r7, #16
 800dd54:	46bd      	mov	sp, r7
 800dd56:	bd80      	pop	{r7, pc}

0800dd58 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800dd58:	b580      	push	{r7, lr}
 800dd5a:	b084      	sub	sp, #16
 800dd5c:	af00      	add	r7, sp, #0
 800dd5e:	60f8      	str	r0, [r7, #12]
 800dd60:	60b9      	str	r1, [r7, #8]
 800dd62:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800dd64:	687b      	ldr	r3, [r7, #4]
 800dd66:	68ba      	ldr	r2, [r7, #8]
 800dd68:	2100      	movs	r1, #0
 800dd6a:	68f8      	ldr	r0, [r7, #12]
 800dd6c:	f000 fbfd 	bl	800e56a <USBD_LL_Transmit>

  return USBD_OK;
 800dd70:	2300      	movs	r3, #0
}
 800dd72:	4618      	mov	r0, r3
 800dd74:	3710      	adds	r7, #16
 800dd76:	46bd      	mov	sp, r7
 800dd78:	bd80      	pop	{r7, pc}

0800dd7a <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800dd7a:	b580      	push	{r7, lr}
 800dd7c:	b084      	sub	sp, #16
 800dd7e:	af00      	add	r7, sp, #0
 800dd80:	60f8      	str	r0, [r7, #12]
 800dd82:	60b9      	str	r1, [r7, #8]
 800dd84:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800dd86:	687b      	ldr	r3, [r7, #4]
 800dd88:	68ba      	ldr	r2, [r7, #8]
 800dd8a:	2100      	movs	r1, #0
 800dd8c:	68f8      	ldr	r0, [r7, #12]
 800dd8e:	f000 fc0d 	bl	800e5ac <USBD_LL_PrepareReceive>

  return USBD_OK;
 800dd92:	2300      	movs	r3, #0
}
 800dd94:	4618      	mov	r0, r3
 800dd96:	3710      	adds	r7, #16
 800dd98:	46bd      	mov	sp, r7
 800dd9a:	bd80      	pop	{r7, pc}

0800dd9c <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800dd9c:	b580      	push	{r7, lr}
 800dd9e:	b082      	sub	sp, #8
 800dda0:	af00      	add	r7, sp, #0
 800dda2:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800dda4:	687b      	ldr	r3, [r7, #4]
 800dda6:	2204      	movs	r2, #4
 800dda8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800ddac:	2300      	movs	r3, #0
 800ddae:	2200      	movs	r2, #0
 800ddb0:	2100      	movs	r1, #0
 800ddb2:	6878      	ldr	r0, [r7, #4]
 800ddb4:	f000 fbd9 	bl	800e56a <USBD_LL_Transmit>

  return USBD_OK;
 800ddb8:	2300      	movs	r3, #0
}
 800ddba:	4618      	mov	r0, r3
 800ddbc:	3708      	adds	r7, #8
 800ddbe:	46bd      	mov	sp, r7
 800ddc0:	bd80      	pop	{r7, pc}

0800ddc2 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800ddc2:	b580      	push	{r7, lr}
 800ddc4:	b082      	sub	sp, #8
 800ddc6:	af00      	add	r7, sp, #0
 800ddc8:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800ddca:	687b      	ldr	r3, [r7, #4]
 800ddcc:	2205      	movs	r2, #5
 800ddce:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ddd2:	2300      	movs	r3, #0
 800ddd4:	2200      	movs	r2, #0
 800ddd6:	2100      	movs	r1, #0
 800ddd8:	6878      	ldr	r0, [r7, #4]
 800ddda:	f000 fbe7 	bl	800e5ac <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ddde:	2300      	movs	r3, #0
}
 800dde0:	4618      	mov	r0, r3
 800dde2:	3708      	adds	r7, #8
 800dde4:	46bd      	mov	sp, r7
 800dde6:	bd80      	pop	{r7, pc}

0800dde8 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800dde8:	b580      	push	{r7, lr}
 800ddea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceHS, &HS_Desc, DEVICE_HS) != USBD_OK)
 800ddec:	2201      	movs	r2, #1
 800ddee:	490e      	ldr	r1, [pc, #56]	@ (800de28 <MX_USB_DEVICE_Init+0x40>)
 800ddf0:	480e      	ldr	r0, [pc, #56]	@ (800de2c <MX_USB_DEVICE_Init+0x44>)
 800ddf2:	f7fe fd4f 	bl	800c894 <USBD_Init>
 800ddf6:	4603      	mov	r3, r0
 800ddf8:	2b00      	cmp	r3, #0
 800ddfa:	d001      	beq.n	800de00 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800ddfc:	f7f4 f948 	bl	8002090 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceHS, &USBD_MIDI) != USBD_OK)
 800de00:	490b      	ldr	r1, [pc, #44]	@ (800de30 <MX_USB_DEVICE_Init+0x48>)
 800de02:	480a      	ldr	r0, [pc, #40]	@ (800de2c <MX_USB_DEVICE_Init+0x44>)
 800de04:	f7fe fd76 	bl	800c8f4 <USBD_RegisterClass>
 800de08:	4603      	mov	r3, r0
 800de0a:	2b00      	cmp	r3, #0
 800de0c:	d001      	beq.n	800de12 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800de0e:	f7f4 f93f 	bl	8002090 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceHS) != USBD_OK)
 800de12:	4806      	ldr	r0, [pc, #24]	@ (800de2c <MX_USB_DEVICE_Init+0x44>)
 800de14:	f7fe fda4 	bl	800c960 <USBD_Start>
 800de18:	4603      	mov	r3, r0
 800de1a:	2b00      	cmp	r3, #0
 800de1c:	d001      	beq.n	800de22 <MX_USB_DEVICE_Init+0x3a>
  {
    Error_Handler();
 800de1e:	f7f4 f937 	bl	8002090 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800de22:	bf00      	nop
 800de24:	bd80      	pop	{r7, pc}
 800de26:	bf00      	nop
 800de28:	20000150 	.word	0x20000150
 800de2c:	20000a20 	.word	0x20000a20
 800de30:	200000b8 	.word	0x200000b8

0800de34 <USBD_HS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800de34:	b480      	push	{r7}
 800de36:	b083      	sub	sp, #12
 800de38:	af00      	add	r7, sp, #0
 800de3a:	4603      	mov	r3, r0
 800de3c:	6039      	str	r1, [r7, #0]
 800de3e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_HS_DeviceDesc);
 800de40:	683b      	ldr	r3, [r7, #0]
 800de42:	2212      	movs	r2, #18
 800de44:	801a      	strh	r2, [r3, #0]
  return USBD_HS_DeviceDesc;
 800de46:	4b03      	ldr	r3, [pc, #12]	@ (800de54 <USBD_HS_DeviceDescriptor+0x20>)
}
 800de48:	4618      	mov	r0, r3
 800de4a:	370c      	adds	r7, #12
 800de4c:	46bd      	mov	sp, r7
 800de4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de52:	4770      	bx	lr
 800de54:	2000016c 	.word	0x2000016c

0800de58 <USBD_HS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800de58:	b480      	push	{r7}
 800de5a:	b083      	sub	sp, #12
 800de5c:	af00      	add	r7, sp, #0
 800de5e:	4603      	mov	r3, r0
 800de60:	6039      	str	r1, [r7, #0]
 800de62:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800de64:	683b      	ldr	r3, [r7, #0]
 800de66:	2204      	movs	r2, #4
 800de68:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800de6a:	4b03      	ldr	r3, [pc, #12]	@ (800de78 <USBD_HS_LangIDStrDescriptor+0x20>)
}
 800de6c:	4618      	mov	r0, r3
 800de6e:	370c      	adds	r7, #12
 800de70:	46bd      	mov	sp, r7
 800de72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de76:	4770      	bx	lr
 800de78:	20000180 	.word	0x20000180

0800de7c <USBD_HS_ProductStrDescriptor>:
  * @param  speed : current device speed
  * @param  length : pointer to data length variable
  * @retval pointer to descriptor buffer
  */
uint8_t * USBD_HS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800de7c:	b580      	push	{r7, lr}
 800de7e:	b082      	sub	sp, #8
 800de80:	af00      	add	r7, sp, #0
 800de82:	4603      	mov	r3, r0
 800de84:	6039      	str	r1, [r7, #0]
 800de86:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800de88:	79fb      	ldrb	r3, [r7, #7]
 800de8a:	2b00      	cmp	r3, #0
 800de8c:	d105      	bne.n	800de9a <USBD_HS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 800de8e:	683a      	ldr	r2, [r7, #0]
 800de90:	4907      	ldr	r1, [pc, #28]	@ (800deb0 <USBD_HS_ProductStrDescriptor+0x34>)
 800de92:	4808      	ldr	r0, [pc, #32]	@ (800deb4 <USBD_HS_ProductStrDescriptor+0x38>)
 800de94:	f7ff fed6 	bl	800dc44 <USBD_GetString>
 800de98:	e004      	b.n	800dea4 <USBD_HS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 800de9a:	683a      	ldr	r2, [r7, #0]
 800de9c:	4904      	ldr	r1, [pc, #16]	@ (800deb0 <USBD_HS_ProductStrDescriptor+0x34>)
 800de9e:	4805      	ldr	r0, [pc, #20]	@ (800deb4 <USBD_HS_ProductStrDescriptor+0x38>)
 800dea0:	f7ff fed0 	bl	800dc44 <USBD_GetString>
  }
  return USBD_StrDesc;
 800dea4:	4b02      	ldr	r3, [pc, #8]	@ (800deb0 <USBD_HS_ProductStrDescriptor+0x34>)
}
 800dea6:	4618      	mov	r0, r3
 800dea8:	3708      	adds	r7, #8
 800deaa:	46bd      	mov	sp, r7
 800deac:	bd80      	pop	{r7, pc}
 800deae:	bf00      	nop
 800deb0:	20000cfc 	.word	0x20000cfc
 800deb4:	08010c3c 	.word	0x08010c3c

0800deb8 <USBD_HS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800deb8:	b580      	push	{r7, lr}
 800deba:	b082      	sub	sp, #8
 800debc:	af00      	add	r7, sp, #0
 800debe:	4603      	mov	r3, r0
 800dec0:	6039      	str	r1, [r7, #0]
 800dec2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800dec4:	683a      	ldr	r2, [r7, #0]
 800dec6:	4904      	ldr	r1, [pc, #16]	@ (800ded8 <USBD_HS_ManufacturerStrDescriptor+0x20>)
 800dec8:	4804      	ldr	r0, [pc, #16]	@ (800dedc <USBD_HS_ManufacturerStrDescriptor+0x24>)
 800deca:	f7ff febb 	bl	800dc44 <USBD_GetString>
  return USBD_StrDesc;
 800dece:	4b02      	ldr	r3, [pc, #8]	@ (800ded8 <USBD_HS_ManufacturerStrDescriptor+0x20>)
}
 800ded0:	4618      	mov	r0, r3
 800ded2:	3708      	adds	r7, #8
 800ded4:	46bd      	mov	sp, r7
 800ded6:	bd80      	pop	{r7, pc}
 800ded8:	20000cfc 	.word	0x20000cfc
 800dedc:	08010c50 	.word	0x08010c50

0800dee0 <USBD_HS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dee0:	b580      	push	{r7, lr}
 800dee2:	b082      	sub	sp, #8
 800dee4:	af00      	add	r7, sp, #0
 800dee6:	4603      	mov	r3, r0
 800dee8:	6039      	str	r1, [r7, #0]
 800deea:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800deec:	683b      	ldr	r3, [r7, #0]
 800deee:	221a      	movs	r2, #26
 800def0:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800def2:	f000 f843 	bl	800df7c <Get_SerialNum>
  /* USER CODE BEGIN USBD_HS_SerialStrDescriptor */

  /* USER CODE END USBD_HS_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 800def6:	4b02      	ldr	r3, [pc, #8]	@ (800df00 <USBD_HS_SerialStrDescriptor+0x20>)
}
 800def8:	4618      	mov	r0, r3
 800defa:	3708      	adds	r7, #8
 800defc:	46bd      	mov	sp, r7
 800defe:	bd80      	pop	{r7, pc}
 800df00:	20000184 	.word	0x20000184

0800df04 <USBD_HS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800df04:	b580      	push	{r7, lr}
 800df06:	b082      	sub	sp, #8
 800df08:	af00      	add	r7, sp, #0
 800df0a:	4603      	mov	r3, r0
 800df0c:	6039      	str	r1, [r7, #0]
 800df0e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800df10:	79fb      	ldrb	r3, [r7, #7]
 800df12:	2b00      	cmp	r3, #0
 800df14:	d105      	bne.n	800df22 <USBD_HS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 800df16:	683a      	ldr	r2, [r7, #0]
 800df18:	4907      	ldr	r1, [pc, #28]	@ (800df38 <USBD_HS_ConfigStrDescriptor+0x34>)
 800df1a:	4808      	ldr	r0, [pc, #32]	@ (800df3c <USBD_HS_ConfigStrDescriptor+0x38>)
 800df1c:	f7ff fe92 	bl	800dc44 <USBD_GetString>
 800df20:	e004      	b.n	800df2c <USBD_HS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 800df22:	683a      	ldr	r2, [r7, #0]
 800df24:	4904      	ldr	r1, [pc, #16]	@ (800df38 <USBD_HS_ConfigStrDescriptor+0x34>)
 800df26:	4805      	ldr	r0, [pc, #20]	@ (800df3c <USBD_HS_ConfigStrDescriptor+0x38>)
 800df28:	f7ff fe8c 	bl	800dc44 <USBD_GetString>
  }
  return USBD_StrDesc;
 800df2c:	4b02      	ldr	r3, [pc, #8]	@ (800df38 <USBD_HS_ConfigStrDescriptor+0x34>)
}
 800df2e:	4618      	mov	r0, r3
 800df30:	3708      	adds	r7, #8
 800df32:	46bd      	mov	sp, r7
 800df34:	bd80      	pop	{r7, pc}
 800df36:	bf00      	nop
 800df38:	20000cfc 	.word	0x20000cfc
 800df3c:	08010c64 	.word	0x08010c64

0800df40 <USBD_HS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800df40:	b580      	push	{r7, lr}
 800df42:	b082      	sub	sp, #8
 800df44:	af00      	add	r7, sp, #0
 800df46:	4603      	mov	r3, r0
 800df48:	6039      	str	r1, [r7, #0]
 800df4a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800df4c:	79fb      	ldrb	r3, [r7, #7]
 800df4e:	2b00      	cmp	r3, #0
 800df50:	d105      	bne.n	800df5e <USBD_HS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 800df52:	683a      	ldr	r2, [r7, #0]
 800df54:	4907      	ldr	r1, [pc, #28]	@ (800df74 <USBD_HS_InterfaceStrDescriptor+0x34>)
 800df56:	4808      	ldr	r0, [pc, #32]	@ (800df78 <USBD_HS_InterfaceStrDescriptor+0x38>)
 800df58:	f7ff fe74 	bl	800dc44 <USBD_GetString>
 800df5c:	e004      	b.n	800df68 <USBD_HS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 800df5e:	683a      	ldr	r2, [r7, #0]
 800df60:	4904      	ldr	r1, [pc, #16]	@ (800df74 <USBD_HS_InterfaceStrDescriptor+0x34>)
 800df62:	4805      	ldr	r0, [pc, #20]	@ (800df78 <USBD_HS_InterfaceStrDescriptor+0x38>)
 800df64:	f7ff fe6e 	bl	800dc44 <USBD_GetString>
  }
  return USBD_StrDesc;
 800df68:	4b02      	ldr	r3, [pc, #8]	@ (800df74 <USBD_HS_InterfaceStrDescriptor+0x34>)
}
 800df6a:	4618      	mov	r0, r3
 800df6c:	3708      	adds	r7, #8
 800df6e:	46bd      	mov	sp, r7
 800df70:	bd80      	pop	{r7, pc}
 800df72:	bf00      	nop
 800df74:	20000cfc 	.word	0x20000cfc
 800df78:	08010c70 	.word	0x08010c70

0800df7c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800df7c:	b580      	push	{r7, lr}
 800df7e:	b084      	sub	sp, #16
 800df80:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800df82:	4b0f      	ldr	r3, [pc, #60]	@ (800dfc0 <Get_SerialNum+0x44>)
 800df84:	681b      	ldr	r3, [r3, #0]
 800df86:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800df88:	4b0e      	ldr	r3, [pc, #56]	@ (800dfc4 <Get_SerialNum+0x48>)
 800df8a:	681b      	ldr	r3, [r3, #0]
 800df8c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800df8e:	4b0e      	ldr	r3, [pc, #56]	@ (800dfc8 <Get_SerialNum+0x4c>)
 800df90:	681b      	ldr	r3, [r3, #0]
 800df92:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800df94:	68fa      	ldr	r2, [r7, #12]
 800df96:	687b      	ldr	r3, [r7, #4]
 800df98:	4413      	add	r3, r2
 800df9a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800df9c:	68fb      	ldr	r3, [r7, #12]
 800df9e:	2b00      	cmp	r3, #0
 800dfa0:	d009      	beq.n	800dfb6 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800dfa2:	2208      	movs	r2, #8
 800dfa4:	4909      	ldr	r1, [pc, #36]	@ (800dfcc <Get_SerialNum+0x50>)
 800dfa6:	68f8      	ldr	r0, [r7, #12]
 800dfa8:	f000 f814 	bl	800dfd4 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800dfac:	2204      	movs	r2, #4
 800dfae:	4908      	ldr	r1, [pc, #32]	@ (800dfd0 <Get_SerialNum+0x54>)
 800dfb0:	68b8      	ldr	r0, [r7, #8]
 800dfb2:	f000 f80f 	bl	800dfd4 <IntToUnicode>
  }
}
 800dfb6:	bf00      	nop
 800dfb8:	3710      	adds	r7, #16
 800dfba:	46bd      	mov	sp, r7
 800dfbc:	bd80      	pop	{r7, pc}
 800dfbe:	bf00      	nop
 800dfc0:	1fff7a10 	.word	0x1fff7a10
 800dfc4:	1fff7a14 	.word	0x1fff7a14
 800dfc8:	1fff7a18 	.word	0x1fff7a18
 800dfcc:	20000186 	.word	0x20000186
 800dfd0:	20000196 	.word	0x20000196

0800dfd4 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800dfd4:	b480      	push	{r7}
 800dfd6:	b087      	sub	sp, #28
 800dfd8:	af00      	add	r7, sp, #0
 800dfda:	60f8      	str	r0, [r7, #12]
 800dfdc:	60b9      	str	r1, [r7, #8]
 800dfde:	4613      	mov	r3, r2
 800dfe0:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800dfe2:	2300      	movs	r3, #0
 800dfe4:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800dfe6:	2300      	movs	r3, #0
 800dfe8:	75fb      	strb	r3, [r7, #23]
 800dfea:	e027      	b.n	800e03c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800dfec:	68fb      	ldr	r3, [r7, #12]
 800dfee:	0f1b      	lsrs	r3, r3, #28
 800dff0:	2b09      	cmp	r3, #9
 800dff2:	d80b      	bhi.n	800e00c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800dff4:	68fb      	ldr	r3, [r7, #12]
 800dff6:	0f1b      	lsrs	r3, r3, #28
 800dff8:	b2da      	uxtb	r2, r3
 800dffa:	7dfb      	ldrb	r3, [r7, #23]
 800dffc:	005b      	lsls	r3, r3, #1
 800dffe:	4619      	mov	r1, r3
 800e000:	68bb      	ldr	r3, [r7, #8]
 800e002:	440b      	add	r3, r1
 800e004:	3230      	adds	r2, #48	@ 0x30
 800e006:	b2d2      	uxtb	r2, r2
 800e008:	701a      	strb	r2, [r3, #0]
 800e00a:	e00a      	b.n	800e022 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800e00c:	68fb      	ldr	r3, [r7, #12]
 800e00e:	0f1b      	lsrs	r3, r3, #28
 800e010:	b2da      	uxtb	r2, r3
 800e012:	7dfb      	ldrb	r3, [r7, #23]
 800e014:	005b      	lsls	r3, r3, #1
 800e016:	4619      	mov	r1, r3
 800e018:	68bb      	ldr	r3, [r7, #8]
 800e01a:	440b      	add	r3, r1
 800e01c:	3237      	adds	r2, #55	@ 0x37
 800e01e:	b2d2      	uxtb	r2, r2
 800e020:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800e022:	68fb      	ldr	r3, [r7, #12]
 800e024:	011b      	lsls	r3, r3, #4
 800e026:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800e028:	7dfb      	ldrb	r3, [r7, #23]
 800e02a:	005b      	lsls	r3, r3, #1
 800e02c:	3301      	adds	r3, #1
 800e02e:	68ba      	ldr	r2, [r7, #8]
 800e030:	4413      	add	r3, r2
 800e032:	2200      	movs	r2, #0
 800e034:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800e036:	7dfb      	ldrb	r3, [r7, #23]
 800e038:	3301      	adds	r3, #1
 800e03a:	75fb      	strb	r3, [r7, #23]
 800e03c:	7dfa      	ldrb	r2, [r7, #23]
 800e03e:	79fb      	ldrb	r3, [r7, #7]
 800e040:	429a      	cmp	r2, r3
 800e042:	d3d3      	bcc.n	800dfec <IntToUnicode+0x18>
  }
}
 800e044:	bf00      	nop
 800e046:	bf00      	nop
 800e048:	371c      	adds	r7, #28
 800e04a:	46bd      	mov	sp, r7
 800e04c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e050:	4770      	bx	lr
	...

0800e054 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800e054:	b580      	push	{r7, lr}
 800e056:	b08a      	sub	sp, #40	@ 0x28
 800e058:	af00      	add	r7, sp, #0
 800e05a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e05c:	f107 0314 	add.w	r3, r7, #20
 800e060:	2200      	movs	r2, #0
 800e062:	601a      	str	r2, [r3, #0]
 800e064:	605a      	str	r2, [r3, #4]
 800e066:	609a      	str	r2, [r3, #8]
 800e068:	60da      	str	r2, [r3, #12]
 800e06a:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_HS)
 800e06c:	687b      	ldr	r3, [r7, #4]
 800e06e:	681b      	ldr	r3, [r3, #0]
 800e070:	4a24      	ldr	r2, [pc, #144]	@ (800e104 <HAL_PCD_MspInit+0xb0>)
 800e072:	4293      	cmp	r3, r2
 800e074:	d141      	bne.n	800e0fa <HAL_PCD_MspInit+0xa6>
  {
  /* USER CODE BEGIN USB_OTG_HS_MspInit 0 */

  /* USER CODE END USB_OTG_HS_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800e076:	2300      	movs	r3, #0
 800e078:	613b      	str	r3, [r7, #16]
 800e07a:	4b23      	ldr	r3, [pc, #140]	@ (800e108 <HAL_PCD_MspInit+0xb4>)
 800e07c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e07e:	4a22      	ldr	r2, [pc, #136]	@ (800e108 <HAL_PCD_MspInit+0xb4>)
 800e080:	f043 0302 	orr.w	r3, r3, #2
 800e084:	6313      	str	r3, [r2, #48]	@ 0x30
 800e086:	4b20      	ldr	r3, [pc, #128]	@ (800e108 <HAL_PCD_MspInit+0xb4>)
 800e088:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e08a:	f003 0302 	and.w	r3, r3, #2
 800e08e:	613b      	str	r3, [r7, #16]
 800e090:	693b      	ldr	r3, [r7, #16]
    PB12     ------> USB_OTG_HS_ID
    PB13     ------> USB_OTG_HS_VBUS
    PB14     ------> USB_OTG_HS_DM
    PB15     ------> USB_OTG_HS_DP
    */
    GPIO_InitStruct.Pin = OTG_HS_ID_Pin|OTG_HS_DM_Pin|OTG_HS_DP_Pin;
 800e092:	f44f 4350 	mov.w	r3, #53248	@ 0xd000
 800e096:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e098:	2302      	movs	r3, #2
 800e09a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e09c:	2300      	movs	r3, #0
 800e09e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e0a0:	2300      	movs	r3, #0
 800e0a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_OTG_HS_FS;
 800e0a4:	230c      	movs	r3, #12
 800e0a6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800e0a8:	f107 0314 	add.w	r3, r7, #20
 800e0ac:	4619      	mov	r1, r3
 800e0ae:	4817      	ldr	r0, [pc, #92]	@ (800e10c <HAL_PCD_MspInit+0xb8>)
 800e0b0:	f7f7 fb00 	bl	80056b4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VBUS_HS_Pin;
 800e0b4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800e0b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800e0ba:	2300      	movs	r3, #0
 800e0bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e0be:	2300      	movs	r3, #0
 800e0c0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_HS_GPIO_Port, &GPIO_InitStruct);
 800e0c2:	f107 0314 	add.w	r3, r7, #20
 800e0c6:	4619      	mov	r1, r3
 800e0c8:	4810      	ldr	r0, [pc, #64]	@ (800e10c <HAL_PCD_MspInit+0xb8>)
 800e0ca:	f7f7 faf3 	bl	80056b4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 800e0ce:	2300      	movs	r3, #0
 800e0d0:	60fb      	str	r3, [r7, #12]
 800e0d2:	4b0d      	ldr	r3, [pc, #52]	@ (800e108 <HAL_PCD_MspInit+0xb4>)
 800e0d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e0d6:	4a0c      	ldr	r2, [pc, #48]	@ (800e108 <HAL_PCD_MspInit+0xb4>)
 800e0d8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800e0dc:	6313      	str	r3, [r2, #48]	@ 0x30
 800e0de:	4b0a      	ldr	r3, [pc, #40]	@ (800e108 <HAL_PCD_MspInit+0xb4>)
 800e0e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e0e2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800e0e6:	60fb      	str	r3, [r7, #12]
 800e0e8:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_HS_IRQn, 0, 0);
 800e0ea:	2200      	movs	r2, #0
 800e0ec:	2100      	movs	r1, #0
 800e0ee:	204d      	movs	r0, #77	@ 0x4d
 800e0f0:	f7f6 fa7f 	bl	80045f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_HS_IRQn);
 800e0f4:	204d      	movs	r0, #77	@ 0x4d
 800e0f6:	f7f6 fa98 	bl	800462a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */

  /* USER CODE END USB_OTG_HS_MspInit 1 */
  }
}
 800e0fa:	bf00      	nop
 800e0fc:	3728      	adds	r7, #40	@ 0x28
 800e0fe:	46bd      	mov	sp, r7
 800e100:	bd80      	pop	{r7, pc}
 800e102:	bf00      	nop
 800e104:	40040000 	.word	0x40040000
 800e108:	40023800 	.word	0x40023800
 800e10c:	40020400 	.word	0x40020400

0800e110 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e110:	b580      	push	{r7, lr}
 800e112:	b082      	sub	sp, #8
 800e114:	af00      	add	r7, sp, #0
 800e116:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800e118:	687b      	ldr	r3, [r7, #4]
 800e11a:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800e11e:	687b      	ldr	r3, [r7, #4]
 800e120:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800e124:	4619      	mov	r1, r3
 800e126:	4610      	mov	r0, r2
 800e128:	f7fe fc67 	bl	800c9fa <USBD_LL_SetupStage>
}
 800e12c:	bf00      	nop
 800e12e:	3708      	adds	r7, #8
 800e130:	46bd      	mov	sp, r7
 800e132:	bd80      	pop	{r7, pc}

0800e134 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e134:	b580      	push	{r7, lr}
 800e136:	b082      	sub	sp, #8
 800e138:	af00      	add	r7, sp, #0
 800e13a:	6078      	str	r0, [r7, #4]
 800e13c:	460b      	mov	r3, r1
 800e13e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800e140:	687b      	ldr	r3, [r7, #4]
 800e142:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800e146:	78fa      	ldrb	r2, [r7, #3]
 800e148:	6879      	ldr	r1, [r7, #4]
 800e14a:	4613      	mov	r3, r2
 800e14c:	00db      	lsls	r3, r3, #3
 800e14e:	4413      	add	r3, r2
 800e150:	009b      	lsls	r3, r3, #2
 800e152:	440b      	add	r3, r1
 800e154:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800e158:	681a      	ldr	r2, [r3, #0]
 800e15a:	78fb      	ldrb	r3, [r7, #3]
 800e15c:	4619      	mov	r1, r3
 800e15e:	f7fe fca1 	bl	800caa4 <USBD_LL_DataOutStage>
}
 800e162:	bf00      	nop
 800e164:	3708      	adds	r7, #8
 800e166:	46bd      	mov	sp, r7
 800e168:	bd80      	pop	{r7, pc}

0800e16a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e16a:	b580      	push	{r7, lr}
 800e16c:	b082      	sub	sp, #8
 800e16e:	af00      	add	r7, sp, #0
 800e170:	6078      	str	r0, [r7, #4]
 800e172:	460b      	mov	r3, r1
 800e174:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800e176:	687b      	ldr	r3, [r7, #4]
 800e178:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800e17c:	78fa      	ldrb	r2, [r7, #3]
 800e17e:	6879      	ldr	r1, [r7, #4]
 800e180:	4613      	mov	r3, r2
 800e182:	00db      	lsls	r3, r3, #3
 800e184:	4413      	add	r3, r2
 800e186:	009b      	lsls	r3, r3, #2
 800e188:	440b      	add	r3, r1
 800e18a:	3320      	adds	r3, #32
 800e18c:	681a      	ldr	r2, [r3, #0]
 800e18e:	78fb      	ldrb	r3, [r7, #3]
 800e190:	4619      	mov	r1, r3
 800e192:	f7fe fd43 	bl	800cc1c <USBD_LL_DataInStage>
}
 800e196:	bf00      	nop
 800e198:	3708      	adds	r7, #8
 800e19a:	46bd      	mov	sp, r7
 800e19c:	bd80      	pop	{r7, pc}

0800e19e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e19e:	b580      	push	{r7, lr}
 800e1a0:	b082      	sub	sp, #8
 800e1a2:	af00      	add	r7, sp, #0
 800e1a4:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800e1a6:	687b      	ldr	r3, [r7, #4]
 800e1a8:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e1ac:	4618      	mov	r0, r3
 800e1ae:	f7fe fe87 	bl	800cec0 <USBD_LL_SOF>
}
 800e1b2:	bf00      	nop
 800e1b4:	3708      	adds	r7, #8
 800e1b6:	46bd      	mov	sp, r7
 800e1b8:	bd80      	pop	{r7, pc}

0800e1ba <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e1ba:	b580      	push	{r7, lr}
 800e1bc:	b084      	sub	sp, #16
 800e1be:	af00      	add	r7, sp, #0
 800e1c0:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800e1c2:	2301      	movs	r3, #1
 800e1c4:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800e1c6:	687b      	ldr	r3, [r7, #4]
 800e1c8:	79db      	ldrb	r3, [r3, #7]
 800e1ca:	2b00      	cmp	r3, #0
 800e1cc:	d102      	bne.n	800e1d4 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800e1ce:	2300      	movs	r3, #0
 800e1d0:	73fb      	strb	r3, [r7, #15]
 800e1d2:	e008      	b.n	800e1e6 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800e1d4:	687b      	ldr	r3, [r7, #4]
 800e1d6:	79db      	ldrb	r3, [r3, #7]
 800e1d8:	2b02      	cmp	r3, #2
 800e1da:	d102      	bne.n	800e1e2 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800e1dc:	2301      	movs	r3, #1
 800e1de:	73fb      	strb	r3, [r7, #15]
 800e1e0:	e001      	b.n	800e1e6 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800e1e2:	f7f3 ff55 	bl	8002090 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800e1e6:	687b      	ldr	r3, [r7, #4]
 800e1e8:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e1ec:	7bfa      	ldrb	r2, [r7, #15]
 800e1ee:	4611      	mov	r1, r2
 800e1f0:	4618      	mov	r0, r3
 800e1f2:	f7fe fe21 	bl	800ce38 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800e1f6:	687b      	ldr	r3, [r7, #4]
 800e1f8:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e1fc:	4618      	mov	r0, r3
 800e1fe:	f7fe fdc8 	bl	800cd92 <USBD_LL_Reset>
}
 800e202:	bf00      	nop
 800e204:	3710      	adds	r7, #16
 800e206:	46bd      	mov	sp, r7
 800e208:	bd80      	pop	{r7, pc}
	...

0800e20c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e20c:	b580      	push	{r7, lr}
 800e20e:	b082      	sub	sp, #8
 800e210:	af00      	add	r7, sp, #0
 800e212:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800e214:	687b      	ldr	r3, [r7, #4]
 800e216:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e21a:	4618      	mov	r0, r3
 800e21c:	f7fe fe1c 	bl	800ce58 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800e220:	687b      	ldr	r3, [r7, #4]
 800e222:	681b      	ldr	r3, [r3, #0]
 800e224:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800e228:	681b      	ldr	r3, [r3, #0]
 800e22a:	687a      	ldr	r2, [r7, #4]
 800e22c:	6812      	ldr	r2, [r2, #0]
 800e22e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800e232:	f043 0301 	orr.w	r3, r3, #1
 800e236:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800e238:	687b      	ldr	r3, [r7, #4]
 800e23a:	7adb      	ldrb	r3, [r3, #11]
 800e23c:	2b00      	cmp	r3, #0
 800e23e:	d005      	beq.n	800e24c <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800e240:	4b04      	ldr	r3, [pc, #16]	@ (800e254 <HAL_PCD_SuspendCallback+0x48>)
 800e242:	691b      	ldr	r3, [r3, #16]
 800e244:	4a03      	ldr	r2, [pc, #12]	@ (800e254 <HAL_PCD_SuspendCallback+0x48>)
 800e246:	f043 0306 	orr.w	r3, r3, #6
 800e24a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800e24c:	bf00      	nop
 800e24e:	3708      	adds	r7, #8
 800e250:	46bd      	mov	sp, r7
 800e252:	bd80      	pop	{r7, pc}
 800e254:	e000ed00 	.word	0xe000ed00

0800e258 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e258:	b580      	push	{r7, lr}
 800e25a:	b082      	sub	sp, #8
 800e25c:	af00      	add	r7, sp, #0
 800e25e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800e260:	687b      	ldr	r3, [r7, #4]
 800e262:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e266:	4618      	mov	r0, r3
 800e268:	f7fe fe12 	bl	800ce90 <USBD_LL_Resume>
}
 800e26c:	bf00      	nop
 800e26e:	3708      	adds	r7, #8
 800e270:	46bd      	mov	sp, r7
 800e272:	bd80      	pop	{r7, pc}

0800e274 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e274:	b580      	push	{r7, lr}
 800e276:	b082      	sub	sp, #8
 800e278:	af00      	add	r7, sp, #0
 800e27a:	6078      	str	r0, [r7, #4]
 800e27c:	460b      	mov	r3, r1
 800e27e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800e280:	687b      	ldr	r3, [r7, #4]
 800e282:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e286:	78fa      	ldrb	r2, [r7, #3]
 800e288:	4611      	mov	r1, r2
 800e28a:	4618      	mov	r0, r3
 800e28c:	f7fe fe6a 	bl	800cf64 <USBD_LL_IsoOUTIncomplete>
}
 800e290:	bf00      	nop
 800e292:	3708      	adds	r7, #8
 800e294:	46bd      	mov	sp, r7
 800e296:	bd80      	pop	{r7, pc}

0800e298 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e298:	b580      	push	{r7, lr}
 800e29a:	b082      	sub	sp, #8
 800e29c:	af00      	add	r7, sp, #0
 800e29e:	6078      	str	r0, [r7, #4]
 800e2a0:	460b      	mov	r3, r1
 800e2a2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800e2a4:	687b      	ldr	r3, [r7, #4]
 800e2a6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e2aa:	78fa      	ldrb	r2, [r7, #3]
 800e2ac:	4611      	mov	r1, r2
 800e2ae:	4618      	mov	r0, r3
 800e2b0:	f7fe fe26 	bl	800cf00 <USBD_LL_IsoINIncomplete>
}
 800e2b4:	bf00      	nop
 800e2b6:	3708      	adds	r7, #8
 800e2b8:	46bd      	mov	sp, r7
 800e2ba:	bd80      	pop	{r7, pc}

0800e2bc <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e2bc:	b580      	push	{r7, lr}
 800e2be:	b082      	sub	sp, #8
 800e2c0:	af00      	add	r7, sp, #0
 800e2c2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800e2c4:	687b      	ldr	r3, [r7, #4]
 800e2c6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e2ca:	4618      	mov	r0, r3
 800e2cc:	f7fe fe7c 	bl	800cfc8 <USBD_LL_DevConnected>
}
 800e2d0:	bf00      	nop
 800e2d2:	3708      	adds	r7, #8
 800e2d4:	46bd      	mov	sp, r7
 800e2d6:	bd80      	pop	{r7, pc}

0800e2d8 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e2d8:	b580      	push	{r7, lr}
 800e2da:	b082      	sub	sp, #8
 800e2dc:	af00      	add	r7, sp, #0
 800e2de:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800e2e0:	687b      	ldr	r3, [r7, #4]
 800e2e2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e2e6:	4618      	mov	r0, r3
 800e2e8:	f7fe fe79 	bl	800cfde <USBD_LL_DevDisconnected>
}
 800e2ec:	bf00      	nop
 800e2ee:	3708      	adds	r7, #8
 800e2f0:	46bd      	mov	sp, r7
 800e2f2:	bd80      	pop	{r7, pc}

0800e2f4 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800e2f4:	b580      	push	{r7, lr}
 800e2f6:	b082      	sub	sp, #8
 800e2f8:	af00      	add	r7, sp, #0
 800e2fa:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_HS) {
 800e2fc:	687b      	ldr	r3, [r7, #4]
 800e2fe:	781b      	ldrb	r3, [r3, #0]
 800e300:	2b01      	cmp	r3, #1
 800e302:	d140      	bne.n	800e386 <USBD_LL_Init+0x92>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_HS.pData = pdev;
 800e304:	4a22      	ldr	r2, [pc, #136]	@ (800e390 <USBD_LL_Init+0x9c>)
 800e306:	687b      	ldr	r3, [r7, #4]
 800e308:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_HS;
 800e30c:	687b      	ldr	r3, [r7, #4]
 800e30e:	4a20      	ldr	r2, [pc, #128]	@ (800e390 <USBD_LL_Init+0x9c>)
 800e310:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_HS.Instance = USB_OTG_HS;
 800e314:	4b1e      	ldr	r3, [pc, #120]	@ (800e390 <USBD_LL_Init+0x9c>)
 800e316:	4a1f      	ldr	r2, [pc, #124]	@ (800e394 <USBD_LL_Init+0xa0>)
 800e318:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_HS.Init.dev_endpoints = 6;
 800e31a:	4b1d      	ldr	r3, [pc, #116]	@ (800e390 <USBD_LL_Init+0x9c>)
 800e31c:	2206      	movs	r2, #6
 800e31e:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_HS.Init.speed = PCD_SPEED_FULL;
 800e320:	4b1b      	ldr	r3, [pc, #108]	@ (800e390 <USBD_LL_Init+0x9c>)
 800e322:	2202      	movs	r2, #2
 800e324:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 800e326:	4b1a      	ldr	r3, [pc, #104]	@ (800e390 <USBD_LL_Init+0x9c>)
 800e328:	2200      	movs	r2, #0
 800e32a:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_HS.Init.phy_itface = USB_OTG_EMBEDDED_PHY;
 800e32c:	4b18      	ldr	r3, [pc, #96]	@ (800e390 <USBD_LL_Init+0x9c>)
 800e32e:	2202      	movs	r2, #2
 800e330:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_HS.Init.Sof_enable = DISABLE;
 800e332:	4b17      	ldr	r3, [pc, #92]	@ (800e390 <USBD_LL_Init+0x9c>)
 800e334:	2200      	movs	r2, #0
 800e336:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 800e338:	4b15      	ldr	r3, [pc, #84]	@ (800e390 <USBD_LL_Init+0x9c>)
 800e33a:	2200      	movs	r2, #0
 800e33c:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_HS.Init.lpm_enable = DISABLE;
 800e33e:	4b14      	ldr	r3, [pc, #80]	@ (800e390 <USBD_LL_Init+0x9c>)
 800e340:	2200      	movs	r2, #0
 800e342:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_HS.Init.vbus_sensing_enable = DISABLE;
 800e344:	4b12      	ldr	r3, [pc, #72]	@ (800e390 <USBD_LL_Init+0x9c>)
 800e346:	2200      	movs	r2, #0
 800e348:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_HS.Init.use_dedicated_ep1 = DISABLE;
 800e34a:	4b11      	ldr	r3, [pc, #68]	@ (800e390 <USBD_LL_Init+0x9c>)
 800e34c:	2200      	movs	r2, #0
 800e34e:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 800e350:	4b0f      	ldr	r3, [pc, #60]	@ (800e390 <USBD_LL_Init+0x9c>)
 800e352:	2200      	movs	r2, #0
 800e354:	741a      	strb	r2, [r3, #16]
  if (HAL_PCD_Init(&hpcd_USB_OTG_HS) != HAL_OK)
 800e356:	480e      	ldr	r0, [pc, #56]	@ (800e390 <USBD_LL_Init+0x9c>)
 800e358:	f7f8 ffc7 	bl	80072ea <HAL_PCD_Init>
 800e35c:	4603      	mov	r3, r0
 800e35e:	2b00      	cmp	r3, #0
 800e360:	d001      	beq.n	800e366 <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 800e362:	f7f3 fe95 	bl	8002090 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_HS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_HS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_HS, 0x200);
 800e366:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800e36a:	4809      	ldr	r0, [pc, #36]	@ (800e390 <USBD_LL_Init+0x9c>)
 800e36c:	f7fa f9f3 	bl	8008756 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 0, 0x80);
 800e370:	2280      	movs	r2, #128	@ 0x80
 800e372:	2100      	movs	r1, #0
 800e374:	4806      	ldr	r0, [pc, #24]	@ (800e390 <USBD_LL_Init+0x9c>)
 800e376:	f7fa f9a7 	bl	80086c8 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 1, 0x174);
 800e37a:	f44f 72ba 	mov.w	r2, #372	@ 0x174
 800e37e:	2101      	movs	r1, #1
 800e380:	4803      	ldr	r0, [pc, #12]	@ (800e390 <USBD_LL_Init+0x9c>)
 800e382:	f7fa f9a1 	bl	80086c8 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800e386:	2300      	movs	r3, #0
}
 800e388:	4618      	mov	r0, r3
 800e38a:	3708      	adds	r7, #8
 800e38c:	46bd      	mov	sp, r7
 800e38e:	bd80      	pop	{r7, pc}
 800e390:	20000efc 	.word	0x20000efc
 800e394:	40040000 	.word	0x40040000

0800e398 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800e398:	b580      	push	{r7, lr}
 800e39a:	b084      	sub	sp, #16
 800e39c:	af00      	add	r7, sp, #0
 800e39e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e3a0:	2300      	movs	r3, #0
 800e3a2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e3a4:	2300      	movs	r3, #0
 800e3a6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800e3a8:	687b      	ldr	r3, [r7, #4]
 800e3aa:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e3ae:	4618      	mov	r0, r3
 800e3b0:	f7f9 f8aa 	bl	8007508 <HAL_PCD_Start>
 800e3b4:	4603      	mov	r3, r0
 800e3b6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e3b8:	7bfb      	ldrb	r3, [r7, #15]
 800e3ba:	4618      	mov	r0, r3
 800e3bc:	f000 f930 	bl	800e620 <USBD_Get_USB_Status>
 800e3c0:	4603      	mov	r3, r0
 800e3c2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e3c4:	7bbb      	ldrb	r3, [r7, #14]
}
 800e3c6:	4618      	mov	r0, r3
 800e3c8:	3710      	adds	r7, #16
 800e3ca:	46bd      	mov	sp, r7
 800e3cc:	bd80      	pop	{r7, pc}

0800e3ce <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800e3ce:	b580      	push	{r7, lr}
 800e3d0:	b084      	sub	sp, #16
 800e3d2:	af00      	add	r7, sp, #0
 800e3d4:	6078      	str	r0, [r7, #4]
 800e3d6:	4608      	mov	r0, r1
 800e3d8:	4611      	mov	r1, r2
 800e3da:	461a      	mov	r2, r3
 800e3dc:	4603      	mov	r3, r0
 800e3de:	70fb      	strb	r3, [r7, #3]
 800e3e0:	460b      	mov	r3, r1
 800e3e2:	70bb      	strb	r3, [r7, #2]
 800e3e4:	4613      	mov	r3, r2
 800e3e6:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e3e8:	2300      	movs	r3, #0
 800e3ea:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e3ec:	2300      	movs	r3, #0
 800e3ee:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800e3f0:	687b      	ldr	r3, [r7, #4]
 800e3f2:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800e3f6:	78bb      	ldrb	r3, [r7, #2]
 800e3f8:	883a      	ldrh	r2, [r7, #0]
 800e3fa:	78f9      	ldrb	r1, [r7, #3]
 800e3fc:	f7f9 fd7e 	bl	8007efc <HAL_PCD_EP_Open>
 800e400:	4603      	mov	r3, r0
 800e402:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e404:	7bfb      	ldrb	r3, [r7, #15]
 800e406:	4618      	mov	r0, r3
 800e408:	f000 f90a 	bl	800e620 <USBD_Get_USB_Status>
 800e40c:	4603      	mov	r3, r0
 800e40e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e410:	7bbb      	ldrb	r3, [r7, #14]
}
 800e412:	4618      	mov	r0, r3
 800e414:	3710      	adds	r7, #16
 800e416:	46bd      	mov	sp, r7
 800e418:	bd80      	pop	{r7, pc}

0800e41a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e41a:	b580      	push	{r7, lr}
 800e41c:	b084      	sub	sp, #16
 800e41e:	af00      	add	r7, sp, #0
 800e420:	6078      	str	r0, [r7, #4]
 800e422:	460b      	mov	r3, r1
 800e424:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e426:	2300      	movs	r3, #0
 800e428:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e42a:	2300      	movs	r3, #0
 800e42c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800e42e:	687b      	ldr	r3, [r7, #4]
 800e430:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e434:	78fa      	ldrb	r2, [r7, #3]
 800e436:	4611      	mov	r1, r2
 800e438:	4618      	mov	r0, r3
 800e43a:	f7f9 fdc9 	bl	8007fd0 <HAL_PCD_EP_Close>
 800e43e:	4603      	mov	r3, r0
 800e440:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e442:	7bfb      	ldrb	r3, [r7, #15]
 800e444:	4618      	mov	r0, r3
 800e446:	f000 f8eb 	bl	800e620 <USBD_Get_USB_Status>
 800e44a:	4603      	mov	r3, r0
 800e44c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e44e:	7bbb      	ldrb	r3, [r7, #14]
}
 800e450:	4618      	mov	r0, r3
 800e452:	3710      	adds	r7, #16
 800e454:	46bd      	mov	sp, r7
 800e456:	bd80      	pop	{r7, pc}

0800e458 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e458:	b580      	push	{r7, lr}
 800e45a:	b084      	sub	sp, #16
 800e45c:	af00      	add	r7, sp, #0
 800e45e:	6078      	str	r0, [r7, #4]
 800e460:	460b      	mov	r3, r1
 800e462:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e464:	2300      	movs	r3, #0
 800e466:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e468:	2300      	movs	r3, #0
 800e46a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800e46c:	687b      	ldr	r3, [r7, #4]
 800e46e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e472:	78fa      	ldrb	r2, [r7, #3]
 800e474:	4611      	mov	r1, r2
 800e476:	4618      	mov	r0, r3
 800e478:	f7f9 fe81 	bl	800817e <HAL_PCD_EP_SetStall>
 800e47c:	4603      	mov	r3, r0
 800e47e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e480:	7bfb      	ldrb	r3, [r7, #15]
 800e482:	4618      	mov	r0, r3
 800e484:	f000 f8cc 	bl	800e620 <USBD_Get_USB_Status>
 800e488:	4603      	mov	r3, r0
 800e48a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e48c:	7bbb      	ldrb	r3, [r7, #14]
}
 800e48e:	4618      	mov	r0, r3
 800e490:	3710      	adds	r7, #16
 800e492:	46bd      	mov	sp, r7
 800e494:	bd80      	pop	{r7, pc}

0800e496 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e496:	b580      	push	{r7, lr}
 800e498:	b084      	sub	sp, #16
 800e49a:	af00      	add	r7, sp, #0
 800e49c:	6078      	str	r0, [r7, #4]
 800e49e:	460b      	mov	r3, r1
 800e4a0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e4a2:	2300      	movs	r3, #0
 800e4a4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e4a6:	2300      	movs	r3, #0
 800e4a8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800e4aa:	687b      	ldr	r3, [r7, #4]
 800e4ac:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e4b0:	78fa      	ldrb	r2, [r7, #3]
 800e4b2:	4611      	mov	r1, r2
 800e4b4:	4618      	mov	r0, r3
 800e4b6:	f7f9 fec5 	bl	8008244 <HAL_PCD_EP_ClrStall>
 800e4ba:	4603      	mov	r3, r0
 800e4bc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e4be:	7bfb      	ldrb	r3, [r7, #15]
 800e4c0:	4618      	mov	r0, r3
 800e4c2:	f000 f8ad 	bl	800e620 <USBD_Get_USB_Status>
 800e4c6:	4603      	mov	r3, r0
 800e4c8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e4ca:	7bbb      	ldrb	r3, [r7, #14]
}
 800e4cc:	4618      	mov	r0, r3
 800e4ce:	3710      	adds	r7, #16
 800e4d0:	46bd      	mov	sp, r7
 800e4d2:	bd80      	pop	{r7, pc}

0800e4d4 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e4d4:	b480      	push	{r7}
 800e4d6:	b085      	sub	sp, #20
 800e4d8:	af00      	add	r7, sp, #0
 800e4da:	6078      	str	r0, [r7, #4]
 800e4dc:	460b      	mov	r3, r1
 800e4de:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800e4e0:	687b      	ldr	r3, [r7, #4]
 800e4e2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e4e6:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800e4e8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800e4ec:	2b00      	cmp	r3, #0
 800e4ee:	da0b      	bge.n	800e508 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800e4f0:	78fb      	ldrb	r3, [r7, #3]
 800e4f2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800e4f6:	68f9      	ldr	r1, [r7, #12]
 800e4f8:	4613      	mov	r3, r2
 800e4fa:	00db      	lsls	r3, r3, #3
 800e4fc:	4413      	add	r3, r2
 800e4fe:	009b      	lsls	r3, r3, #2
 800e500:	440b      	add	r3, r1
 800e502:	3316      	adds	r3, #22
 800e504:	781b      	ldrb	r3, [r3, #0]
 800e506:	e00b      	b.n	800e520 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800e508:	78fb      	ldrb	r3, [r7, #3]
 800e50a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800e50e:	68f9      	ldr	r1, [r7, #12]
 800e510:	4613      	mov	r3, r2
 800e512:	00db      	lsls	r3, r3, #3
 800e514:	4413      	add	r3, r2
 800e516:	009b      	lsls	r3, r3, #2
 800e518:	440b      	add	r3, r1
 800e51a:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800e51e:	781b      	ldrb	r3, [r3, #0]
  }
}
 800e520:	4618      	mov	r0, r3
 800e522:	3714      	adds	r7, #20
 800e524:	46bd      	mov	sp, r7
 800e526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e52a:	4770      	bx	lr

0800e52c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800e52c:	b580      	push	{r7, lr}
 800e52e:	b084      	sub	sp, #16
 800e530:	af00      	add	r7, sp, #0
 800e532:	6078      	str	r0, [r7, #4]
 800e534:	460b      	mov	r3, r1
 800e536:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e538:	2300      	movs	r3, #0
 800e53a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e53c:	2300      	movs	r3, #0
 800e53e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800e540:	687b      	ldr	r3, [r7, #4]
 800e542:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e546:	78fa      	ldrb	r2, [r7, #3]
 800e548:	4611      	mov	r1, r2
 800e54a:	4618      	mov	r0, r3
 800e54c:	f7f9 fcb2 	bl	8007eb4 <HAL_PCD_SetAddress>
 800e550:	4603      	mov	r3, r0
 800e552:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e554:	7bfb      	ldrb	r3, [r7, #15]
 800e556:	4618      	mov	r0, r3
 800e558:	f000 f862 	bl	800e620 <USBD_Get_USB_Status>
 800e55c:	4603      	mov	r3, r0
 800e55e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e560:	7bbb      	ldrb	r3, [r7, #14]
}
 800e562:	4618      	mov	r0, r3
 800e564:	3710      	adds	r7, #16
 800e566:	46bd      	mov	sp, r7
 800e568:	bd80      	pop	{r7, pc}

0800e56a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800e56a:	b580      	push	{r7, lr}
 800e56c:	b086      	sub	sp, #24
 800e56e:	af00      	add	r7, sp, #0
 800e570:	60f8      	str	r0, [r7, #12]
 800e572:	607a      	str	r2, [r7, #4]
 800e574:	603b      	str	r3, [r7, #0]
 800e576:	460b      	mov	r3, r1
 800e578:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e57a:	2300      	movs	r3, #0
 800e57c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e57e:	2300      	movs	r3, #0
 800e580:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800e582:	68fb      	ldr	r3, [r7, #12]
 800e584:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800e588:	7af9      	ldrb	r1, [r7, #11]
 800e58a:	683b      	ldr	r3, [r7, #0]
 800e58c:	687a      	ldr	r2, [r7, #4]
 800e58e:	f7f9 fdbc 	bl	800810a <HAL_PCD_EP_Transmit>
 800e592:	4603      	mov	r3, r0
 800e594:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e596:	7dfb      	ldrb	r3, [r7, #23]
 800e598:	4618      	mov	r0, r3
 800e59a:	f000 f841 	bl	800e620 <USBD_Get_USB_Status>
 800e59e:	4603      	mov	r3, r0
 800e5a0:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800e5a2:	7dbb      	ldrb	r3, [r7, #22]
}
 800e5a4:	4618      	mov	r0, r3
 800e5a6:	3718      	adds	r7, #24
 800e5a8:	46bd      	mov	sp, r7
 800e5aa:	bd80      	pop	{r7, pc}

0800e5ac <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800e5ac:	b580      	push	{r7, lr}
 800e5ae:	b086      	sub	sp, #24
 800e5b0:	af00      	add	r7, sp, #0
 800e5b2:	60f8      	str	r0, [r7, #12]
 800e5b4:	607a      	str	r2, [r7, #4]
 800e5b6:	603b      	str	r3, [r7, #0]
 800e5b8:	460b      	mov	r3, r1
 800e5ba:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e5bc:	2300      	movs	r3, #0
 800e5be:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e5c0:	2300      	movs	r3, #0
 800e5c2:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800e5c4:	68fb      	ldr	r3, [r7, #12]
 800e5c6:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800e5ca:	7af9      	ldrb	r1, [r7, #11]
 800e5cc:	683b      	ldr	r3, [r7, #0]
 800e5ce:	687a      	ldr	r2, [r7, #4]
 800e5d0:	f7f9 fd48 	bl	8008064 <HAL_PCD_EP_Receive>
 800e5d4:	4603      	mov	r3, r0
 800e5d6:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e5d8:	7dfb      	ldrb	r3, [r7, #23]
 800e5da:	4618      	mov	r0, r3
 800e5dc:	f000 f820 	bl	800e620 <USBD_Get_USB_Status>
 800e5e0:	4603      	mov	r3, r0
 800e5e2:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800e5e4:	7dbb      	ldrb	r3, [r7, #22]
}
 800e5e6:	4618      	mov	r0, r3
 800e5e8:	3718      	adds	r7, #24
 800e5ea:	46bd      	mov	sp, r7
 800e5ec:	bd80      	pop	{r7, pc}
	...

0800e5f0 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800e5f0:	b480      	push	{r7}
 800e5f2:	b083      	sub	sp, #12
 800e5f4:	af00      	add	r7, sp, #0
 800e5f6:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_MIDI_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800e5f8:	4b03      	ldr	r3, [pc, #12]	@ (800e608 <USBD_static_malloc+0x18>)
}
 800e5fa:	4618      	mov	r0, r3
 800e5fc:	370c      	adds	r7, #12
 800e5fe:	46bd      	mov	sp, r7
 800e600:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e604:	4770      	bx	lr
 800e606:	bf00      	nop
 800e608:	200013e0 	.word	0x200013e0

0800e60c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800e60c:	b480      	push	{r7}
 800e60e:	b083      	sub	sp, #12
 800e610:	af00      	add	r7, sp, #0
 800e612:	6078      	str	r0, [r7, #4]

}
 800e614:	bf00      	nop
 800e616:	370c      	adds	r7, #12
 800e618:	46bd      	mov	sp, r7
 800e61a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e61e:	4770      	bx	lr

0800e620 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800e620:	b480      	push	{r7}
 800e622:	b085      	sub	sp, #20
 800e624:	af00      	add	r7, sp, #0
 800e626:	4603      	mov	r3, r0
 800e628:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e62a:	2300      	movs	r3, #0
 800e62c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800e62e:	79fb      	ldrb	r3, [r7, #7]
 800e630:	2b03      	cmp	r3, #3
 800e632:	d817      	bhi.n	800e664 <USBD_Get_USB_Status+0x44>
 800e634:	a201      	add	r2, pc, #4	@ (adr r2, 800e63c <USBD_Get_USB_Status+0x1c>)
 800e636:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e63a:	bf00      	nop
 800e63c:	0800e64d 	.word	0x0800e64d
 800e640:	0800e653 	.word	0x0800e653
 800e644:	0800e659 	.word	0x0800e659
 800e648:	0800e65f 	.word	0x0800e65f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800e64c:	2300      	movs	r3, #0
 800e64e:	73fb      	strb	r3, [r7, #15]
    break;
 800e650:	e00b      	b.n	800e66a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800e652:	2303      	movs	r3, #3
 800e654:	73fb      	strb	r3, [r7, #15]
    break;
 800e656:	e008      	b.n	800e66a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800e658:	2301      	movs	r3, #1
 800e65a:	73fb      	strb	r3, [r7, #15]
    break;
 800e65c:	e005      	b.n	800e66a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800e65e:	2303      	movs	r3, #3
 800e660:	73fb      	strb	r3, [r7, #15]
    break;
 800e662:	e002      	b.n	800e66a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800e664:	2303      	movs	r3, #3
 800e666:	73fb      	strb	r3, [r7, #15]
    break;
 800e668:	bf00      	nop
  }
  return usb_status;
 800e66a:	7bfb      	ldrb	r3, [r7, #15]
}
 800e66c:	4618      	mov	r0, r3
 800e66e:	3714      	adds	r7, #20
 800e670:	46bd      	mov	sp, r7
 800e672:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e676:	4770      	bx	lr

0800e678 <powf>:
 800e678:	b508      	push	{r3, lr}
 800e67a:	ed2d 8b04 	vpush	{d8-d9}
 800e67e:	eeb0 8a60 	vmov.f32	s16, s1
 800e682:	eeb0 9a40 	vmov.f32	s18, s0
 800e686:	f000 f93f 	bl	800e908 <__ieee754_powf>
 800e68a:	eeb4 8a48 	vcmp.f32	s16, s16
 800e68e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e692:	eef0 8a40 	vmov.f32	s17, s0
 800e696:	d63e      	bvs.n	800e716 <powf+0x9e>
 800e698:	eeb5 9a40 	vcmp.f32	s18, #0.0
 800e69c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e6a0:	d112      	bne.n	800e6c8 <powf+0x50>
 800e6a2:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800e6a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e6aa:	d039      	beq.n	800e720 <powf+0xa8>
 800e6ac:	eeb0 0a48 	vmov.f32	s0, s16
 800e6b0:	f000 f880 	bl	800e7b4 <finitef>
 800e6b4:	b378      	cbz	r0, 800e716 <powf+0x9e>
 800e6b6:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800e6ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e6be:	d52a      	bpl.n	800e716 <powf+0x9e>
 800e6c0:	f001 fade 	bl	800fc80 <__errno>
 800e6c4:	2322      	movs	r3, #34	@ 0x22
 800e6c6:	e014      	b.n	800e6f2 <powf+0x7a>
 800e6c8:	f000 f874 	bl	800e7b4 <finitef>
 800e6cc:	b998      	cbnz	r0, 800e6f6 <powf+0x7e>
 800e6ce:	eeb0 0a49 	vmov.f32	s0, s18
 800e6d2:	f000 f86f 	bl	800e7b4 <finitef>
 800e6d6:	b170      	cbz	r0, 800e6f6 <powf+0x7e>
 800e6d8:	eeb0 0a48 	vmov.f32	s0, s16
 800e6dc:	f000 f86a 	bl	800e7b4 <finitef>
 800e6e0:	b148      	cbz	r0, 800e6f6 <powf+0x7e>
 800e6e2:	eef4 8a68 	vcmp.f32	s17, s17
 800e6e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e6ea:	d7e9      	bvc.n	800e6c0 <powf+0x48>
 800e6ec:	f001 fac8 	bl	800fc80 <__errno>
 800e6f0:	2321      	movs	r3, #33	@ 0x21
 800e6f2:	6003      	str	r3, [r0, #0]
 800e6f4:	e00f      	b.n	800e716 <powf+0x9e>
 800e6f6:	eef5 8a40 	vcmp.f32	s17, #0.0
 800e6fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e6fe:	d10a      	bne.n	800e716 <powf+0x9e>
 800e700:	eeb0 0a49 	vmov.f32	s0, s18
 800e704:	f000 f856 	bl	800e7b4 <finitef>
 800e708:	b128      	cbz	r0, 800e716 <powf+0x9e>
 800e70a:	eeb0 0a48 	vmov.f32	s0, s16
 800e70e:	f000 f851 	bl	800e7b4 <finitef>
 800e712:	2800      	cmp	r0, #0
 800e714:	d1d4      	bne.n	800e6c0 <powf+0x48>
 800e716:	eeb0 0a68 	vmov.f32	s0, s17
 800e71a:	ecbd 8b04 	vpop	{d8-d9}
 800e71e:	bd08      	pop	{r3, pc}
 800e720:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 800e724:	e7f7      	b.n	800e716 <powf+0x9e>
	...

0800e728 <sinf>:
 800e728:	ee10 3a10 	vmov	r3, s0
 800e72c:	b507      	push	{r0, r1, r2, lr}
 800e72e:	4a1f      	ldr	r2, [pc, #124]	@ (800e7ac <sinf+0x84>)
 800e730:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800e734:	4293      	cmp	r3, r2
 800e736:	d807      	bhi.n	800e748 <sinf+0x20>
 800e738:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 800e7b0 <sinf+0x88>
 800e73c:	2000      	movs	r0, #0
 800e73e:	b003      	add	sp, #12
 800e740:	f85d eb04 	ldr.w	lr, [sp], #4
 800e744:	f000 b898 	b.w	800e878 <__kernel_sinf>
 800e748:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800e74c:	d304      	bcc.n	800e758 <sinf+0x30>
 800e74e:	ee30 0a40 	vsub.f32	s0, s0, s0
 800e752:	b003      	add	sp, #12
 800e754:	f85d fb04 	ldr.w	pc, [sp], #4
 800e758:	4668      	mov	r0, sp
 800e75a:	f000 fba3 	bl	800eea4 <__ieee754_rem_pio2f>
 800e75e:	f000 0003 	and.w	r0, r0, #3
 800e762:	2801      	cmp	r0, #1
 800e764:	d00a      	beq.n	800e77c <sinf+0x54>
 800e766:	2802      	cmp	r0, #2
 800e768:	d00f      	beq.n	800e78a <sinf+0x62>
 800e76a:	b9c0      	cbnz	r0, 800e79e <sinf+0x76>
 800e76c:	eddd 0a01 	vldr	s1, [sp, #4]
 800e770:	ed9d 0a00 	vldr	s0, [sp]
 800e774:	2001      	movs	r0, #1
 800e776:	f000 f87f 	bl	800e878 <__kernel_sinf>
 800e77a:	e7ea      	b.n	800e752 <sinf+0x2a>
 800e77c:	eddd 0a01 	vldr	s1, [sp, #4]
 800e780:	ed9d 0a00 	vldr	s0, [sp]
 800e784:	f000 f820 	bl	800e7c8 <__kernel_cosf>
 800e788:	e7e3      	b.n	800e752 <sinf+0x2a>
 800e78a:	eddd 0a01 	vldr	s1, [sp, #4]
 800e78e:	ed9d 0a00 	vldr	s0, [sp]
 800e792:	2001      	movs	r0, #1
 800e794:	f000 f870 	bl	800e878 <__kernel_sinf>
 800e798:	eeb1 0a40 	vneg.f32	s0, s0
 800e79c:	e7d9      	b.n	800e752 <sinf+0x2a>
 800e79e:	eddd 0a01 	vldr	s1, [sp, #4]
 800e7a2:	ed9d 0a00 	vldr	s0, [sp]
 800e7a6:	f000 f80f 	bl	800e7c8 <__kernel_cosf>
 800e7aa:	e7f5      	b.n	800e798 <sinf+0x70>
 800e7ac:	3f490fd8 	.word	0x3f490fd8
 800e7b0:	00000000 	.word	0x00000000

0800e7b4 <finitef>:
 800e7b4:	ee10 3a10 	vmov	r3, s0
 800e7b8:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 800e7bc:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 800e7c0:	bfac      	ite	ge
 800e7c2:	2000      	movge	r0, #0
 800e7c4:	2001      	movlt	r0, #1
 800e7c6:	4770      	bx	lr

0800e7c8 <__kernel_cosf>:
 800e7c8:	ee10 3a10 	vmov	r3, s0
 800e7cc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800e7d0:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800e7d4:	eef0 6a40 	vmov.f32	s13, s0
 800e7d8:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800e7dc:	d204      	bcs.n	800e7e8 <__kernel_cosf+0x20>
 800e7de:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 800e7e2:	ee17 2a90 	vmov	r2, s15
 800e7e6:	b342      	cbz	r2, 800e83a <__kernel_cosf+0x72>
 800e7e8:	ee26 7aa6 	vmul.f32	s14, s13, s13
 800e7ec:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 800e858 <__kernel_cosf+0x90>
 800e7f0:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 800e85c <__kernel_cosf+0x94>
 800e7f4:	4a1a      	ldr	r2, [pc, #104]	@ (800e860 <__kernel_cosf+0x98>)
 800e7f6:	eea7 6a27 	vfma.f32	s12, s14, s15
 800e7fa:	4293      	cmp	r3, r2
 800e7fc:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800e864 <__kernel_cosf+0x9c>
 800e800:	eee6 7a07 	vfma.f32	s15, s12, s14
 800e804:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 800e868 <__kernel_cosf+0xa0>
 800e808:	eea7 6a87 	vfma.f32	s12, s15, s14
 800e80c:	eddf 7a17 	vldr	s15, [pc, #92]	@ 800e86c <__kernel_cosf+0xa4>
 800e810:	eee6 7a07 	vfma.f32	s15, s12, s14
 800e814:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 800e870 <__kernel_cosf+0xa8>
 800e818:	eea7 6a87 	vfma.f32	s12, s15, s14
 800e81c:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 800e820:	ee26 6a07 	vmul.f32	s12, s12, s14
 800e824:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800e828:	eee7 0a06 	vfma.f32	s1, s14, s12
 800e82c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e830:	d804      	bhi.n	800e83c <__kernel_cosf+0x74>
 800e832:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800e836:	ee30 0a67 	vsub.f32	s0, s0, s15
 800e83a:	4770      	bx	lr
 800e83c:	4a0d      	ldr	r2, [pc, #52]	@ (800e874 <__kernel_cosf+0xac>)
 800e83e:	4293      	cmp	r3, r2
 800e840:	bf9a      	itte	ls
 800e842:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 800e846:	ee07 3a10 	vmovls	s14, r3
 800e84a:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 800e84e:	ee30 0a47 	vsub.f32	s0, s0, s14
 800e852:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e856:	e7ec      	b.n	800e832 <__kernel_cosf+0x6a>
 800e858:	ad47d74e 	.word	0xad47d74e
 800e85c:	310f74f6 	.word	0x310f74f6
 800e860:	3e999999 	.word	0x3e999999
 800e864:	b493f27c 	.word	0xb493f27c
 800e868:	37d00d01 	.word	0x37d00d01
 800e86c:	bab60b61 	.word	0xbab60b61
 800e870:	3d2aaaab 	.word	0x3d2aaaab
 800e874:	3f480000 	.word	0x3f480000

0800e878 <__kernel_sinf>:
 800e878:	ee10 3a10 	vmov	r3, s0
 800e87c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800e880:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800e884:	d204      	bcs.n	800e890 <__kernel_sinf+0x18>
 800e886:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800e88a:	ee17 3a90 	vmov	r3, s15
 800e88e:	b35b      	cbz	r3, 800e8e8 <__kernel_sinf+0x70>
 800e890:	ee20 7a00 	vmul.f32	s14, s0, s0
 800e894:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800e8ec <__kernel_sinf+0x74>
 800e898:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 800e8f0 <__kernel_sinf+0x78>
 800e89c:	eea7 6a27 	vfma.f32	s12, s14, s15
 800e8a0:	eddf 7a14 	vldr	s15, [pc, #80]	@ 800e8f4 <__kernel_sinf+0x7c>
 800e8a4:	eee6 7a07 	vfma.f32	s15, s12, s14
 800e8a8:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 800e8f8 <__kernel_sinf+0x80>
 800e8ac:	eea7 6a87 	vfma.f32	s12, s15, s14
 800e8b0:	eddf 7a12 	vldr	s15, [pc, #72]	@ 800e8fc <__kernel_sinf+0x84>
 800e8b4:	ee60 6a07 	vmul.f32	s13, s0, s14
 800e8b8:	eee6 7a07 	vfma.f32	s15, s12, s14
 800e8bc:	b930      	cbnz	r0, 800e8cc <__kernel_sinf+0x54>
 800e8be:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 800e900 <__kernel_sinf+0x88>
 800e8c2:	eea7 6a27 	vfma.f32	s12, s14, s15
 800e8c6:	eea6 0a26 	vfma.f32	s0, s12, s13
 800e8ca:	4770      	bx	lr
 800e8cc:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800e8d0:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 800e8d4:	eee0 7a86 	vfma.f32	s15, s1, s12
 800e8d8:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800e8dc:	eddf 7a09 	vldr	s15, [pc, #36]	@ 800e904 <__kernel_sinf+0x8c>
 800e8e0:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800e8e4:	ee30 0a60 	vsub.f32	s0, s0, s1
 800e8e8:	4770      	bx	lr
 800e8ea:	bf00      	nop
 800e8ec:	2f2ec9d3 	.word	0x2f2ec9d3
 800e8f0:	b2d72f34 	.word	0xb2d72f34
 800e8f4:	3638ef1b 	.word	0x3638ef1b
 800e8f8:	b9500d01 	.word	0xb9500d01
 800e8fc:	3c088889 	.word	0x3c088889
 800e900:	be2aaaab 	.word	0xbe2aaaab
 800e904:	3e2aaaab 	.word	0x3e2aaaab

0800e908 <__ieee754_powf>:
 800e908:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e90c:	ee10 4a90 	vmov	r4, s1
 800e910:	f034 4900 	bics.w	r9, r4, #2147483648	@ 0x80000000
 800e914:	ed2d 8b02 	vpush	{d8}
 800e918:	ee10 6a10 	vmov	r6, s0
 800e91c:	eeb0 8a40 	vmov.f32	s16, s0
 800e920:	eef0 8a60 	vmov.f32	s17, s1
 800e924:	d10c      	bne.n	800e940 <__ieee754_powf+0x38>
 800e926:	f486 0680 	eor.w	r6, r6, #4194304	@ 0x400000
 800e92a:	0076      	lsls	r6, r6, #1
 800e92c:	f516 0f00 	cmn.w	r6, #8388608	@ 0x800000
 800e930:	f240 8274 	bls.w	800ee1c <__ieee754_powf+0x514>
 800e934:	ee38 0a28 	vadd.f32	s0, s16, s17
 800e938:	ecbd 8b02 	vpop	{d8}
 800e93c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e940:	f026 4800 	bic.w	r8, r6, #2147483648	@ 0x80000000
 800e944:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 800e948:	d802      	bhi.n	800e950 <__ieee754_powf+0x48>
 800e94a:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 800e94e:	d908      	bls.n	800e962 <__ieee754_powf+0x5a>
 800e950:	f1b6 5f7e 	cmp.w	r6, #1065353216	@ 0x3f800000
 800e954:	d1ee      	bne.n	800e934 <__ieee754_powf+0x2c>
 800e956:	f484 0480 	eor.w	r4, r4, #4194304	@ 0x400000
 800e95a:	0064      	lsls	r4, r4, #1
 800e95c:	f514 0f00 	cmn.w	r4, #8388608	@ 0x800000
 800e960:	e7e6      	b.n	800e930 <__ieee754_powf+0x28>
 800e962:	2e00      	cmp	r6, #0
 800e964:	da1f      	bge.n	800e9a6 <__ieee754_powf+0x9e>
 800e966:	f1b9 4f97 	cmp.w	r9, #1266679808	@ 0x4b800000
 800e96a:	f080 8260 	bcs.w	800ee2e <__ieee754_powf+0x526>
 800e96e:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 800e972:	d32f      	bcc.n	800e9d4 <__ieee754_powf+0xcc>
 800e974:	ea4f 53e9 	mov.w	r3, r9, asr #23
 800e978:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 800e97c:	fa49 f503 	asr.w	r5, r9, r3
 800e980:	fa05 f303 	lsl.w	r3, r5, r3
 800e984:	454b      	cmp	r3, r9
 800e986:	d123      	bne.n	800e9d0 <__ieee754_powf+0xc8>
 800e988:	f005 0501 	and.w	r5, r5, #1
 800e98c:	f1c5 0502 	rsb	r5, r5, #2
 800e990:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 800e994:	d11f      	bne.n	800e9d6 <__ieee754_powf+0xce>
 800e996:	2c00      	cmp	r4, #0
 800e998:	f280 8246 	bge.w	800ee28 <__ieee754_powf+0x520>
 800e99c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800e9a0:	ee87 0a88 	vdiv.f32	s0, s15, s16
 800e9a4:	e7c8      	b.n	800e938 <__ieee754_powf+0x30>
 800e9a6:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 800e9aa:	d111      	bne.n	800e9d0 <__ieee754_powf+0xc8>
 800e9ac:	f1b8 5f7e 	cmp.w	r8, #1065353216	@ 0x3f800000
 800e9b0:	f000 8234 	beq.w	800ee1c <__ieee754_powf+0x514>
 800e9b4:	d906      	bls.n	800e9c4 <__ieee754_powf+0xbc>
 800e9b6:	ed9f 0ac5 	vldr	s0, [pc, #788]	@ 800eccc <__ieee754_powf+0x3c4>
 800e9ba:	2c00      	cmp	r4, #0
 800e9bc:	bfa8      	it	ge
 800e9be:	eeb0 0a68 	vmovge.f32	s0, s17
 800e9c2:	e7b9      	b.n	800e938 <__ieee754_powf+0x30>
 800e9c4:	2c00      	cmp	r4, #0
 800e9c6:	f280 822c 	bge.w	800ee22 <__ieee754_powf+0x51a>
 800e9ca:	eeb1 0a68 	vneg.f32	s0, s17
 800e9ce:	e7b3      	b.n	800e938 <__ieee754_powf+0x30>
 800e9d0:	2500      	movs	r5, #0
 800e9d2:	e7dd      	b.n	800e990 <__ieee754_powf+0x88>
 800e9d4:	2500      	movs	r5, #0
 800e9d6:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 800e9da:	d102      	bne.n	800e9e2 <__ieee754_powf+0xda>
 800e9dc:	ee28 0a08 	vmul.f32	s0, s16, s16
 800e9e0:	e7aa      	b.n	800e938 <__ieee754_powf+0x30>
 800e9e2:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 800e9e6:	f040 8227 	bne.w	800ee38 <__ieee754_powf+0x530>
 800e9ea:	2e00      	cmp	r6, #0
 800e9ec:	f2c0 8224 	blt.w	800ee38 <__ieee754_powf+0x530>
 800e9f0:	eeb0 0a48 	vmov.f32	s0, s16
 800e9f4:	ecbd 8b02 	vpop	{d8}
 800e9f8:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e9fc:	f000 bc16 	b.w	800f22c <__ieee754_sqrtf>
 800ea00:	2d01      	cmp	r5, #1
 800ea02:	d199      	bne.n	800e938 <__ieee754_powf+0x30>
 800ea04:	eeb1 0a40 	vneg.f32	s0, s0
 800ea08:	e796      	b.n	800e938 <__ieee754_powf+0x30>
 800ea0a:	0ff0      	lsrs	r0, r6, #31
 800ea0c:	3801      	subs	r0, #1
 800ea0e:	ea55 0300 	orrs.w	r3, r5, r0
 800ea12:	d104      	bne.n	800ea1e <__ieee754_powf+0x116>
 800ea14:	ee38 8a48 	vsub.f32	s16, s16, s16
 800ea18:	ee88 0a08 	vdiv.f32	s0, s16, s16
 800ea1c:	e78c      	b.n	800e938 <__ieee754_powf+0x30>
 800ea1e:	f1b9 4f9a 	cmp.w	r9, #1291845632	@ 0x4d000000
 800ea22:	d96d      	bls.n	800eb00 <__ieee754_powf+0x1f8>
 800ea24:	4baa      	ldr	r3, [pc, #680]	@ (800ecd0 <__ieee754_powf+0x3c8>)
 800ea26:	4598      	cmp	r8, r3
 800ea28:	d808      	bhi.n	800ea3c <__ieee754_powf+0x134>
 800ea2a:	2c00      	cmp	r4, #0
 800ea2c:	da0b      	bge.n	800ea46 <__ieee754_powf+0x13e>
 800ea2e:	2000      	movs	r0, #0
 800ea30:	ecbd 8b02 	vpop	{d8}
 800ea34:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ea38:	f000 bbf2 	b.w	800f220 <__math_oflowf>
 800ea3c:	4ba5      	ldr	r3, [pc, #660]	@ (800ecd4 <__ieee754_powf+0x3cc>)
 800ea3e:	4598      	cmp	r8, r3
 800ea40:	d908      	bls.n	800ea54 <__ieee754_powf+0x14c>
 800ea42:	2c00      	cmp	r4, #0
 800ea44:	dcf3      	bgt.n	800ea2e <__ieee754_powf+0x126>
 800ea46:	2000      	movs	r0, #0
 800ea48:	ecbd 8b02 	vpop	{d8}
 800ea4c:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ea50:	f000 bbe0 	b.w	800f214 <__math_uflowf>
 800ea54:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800ea58:	ee30 0a67 	vsub.f32	s0, s0, s15
 800ea5c:	eddf 6a9e 	vldr	s13, [pc, #632]	@ 800ecd8 <__ieee754_powf+0x3d0>
 800ea60:	eef5 7a00 	vmov.f32	s15, #80	@ 0x3e800000  0.250
 800ea64:	eee0 6a67 	vfms.f32	s13, s0, s15
 800ea68:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800ea6c:	eee6 7ac0 	vfms.f32	s15, s13, s0
 800ea70:	ee20 7a00 	vmul.f32	s14, s0, s0
 800ea74:	eddf 6a99 	vldr	s13, [pc, #612]	@ 800ecdc <__ieee754_powf+0x3d4>
 800ea78:	ee27 7a27 	vmul.f32	s14, s14, s15
 800ea7c:	eddf 7a98 	vldr	s15, [pc, #608]	@ 800ece0 <__ieee754_powf+0x3d8>
 800ea80:	ee67 7ac7 	vnmul.f32	s15, s15, s14
 800ea84:	ed9f 7a97 	vldr	s14, [pc, #604]	@ 800ece4 <__ieee754_powf+0x3dc>
 800ea88:	eee0 7a07 	vfma.f32	s15, s0, s14
 800ea8c:	eeb0 7a67 	vmov.f32	s14, s15
 800ea90:	eea0 7a26 	vfma.f32	s14, s0, s13
 800ea94:	ee17 3a10 	vmov	r3, s14
 800ea98:	f36f 030b 	bfc	r3, #0, #12
 800ea9c:	ee07 3a10 	vmov	s14, r3
 800eaa0:	eeb0 6a47 	vmov.f32	s12, s14
 800eaa4:	eea0 6a66 	vfms.f32	s12, s0, s13
 800eaa8:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800eaac:	3d01      	subs	r5, #1
 800eaae:	4305      	orrs	r5, r0
 800eab0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800eab4:	eebf 8a00 	vmov.f32	s16, #240	@ 0xbf800000 -1.0
 800eab8:	f36f 040b 	bfc	r4, #0, #12
 800eabc:	bf18      	it	ne
 800eabe:	eeb0 8a66 	vmovne.f32	s16, s13
 800eac2:	ee06 4a90 	vmov	s13, r4
 800eac6:	ee67 0aa8 	vmul.f32	s1, s15, s17
 800eaca:	ee38 6ae6 	vsub.f32	s12, s17, s13
 800eace:	ee67 7a26 	vmul.f32	s15, s14, s13
 800ead2:	eee6 0a07 	vfma.f32	s1, s12, s14
 800ead6:	ee30 7aa7 	vadd.f32	s14, s1, s15
 800eada:	ee17 1a10 	vmov	r1, s14
 800eade:	2900      	cmp	r1, #0
 800eae0:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800eae4:	f340 80dd 	ble.w	800eca2 <__ieee754_powf+0x39a>
 800eae8:	f1b3 4f86 	cmp.w	r3, #1124073472	@ 0x43000000
 800eaec:	f240 80ca 	bls.w	800ec84 <__ieee754_powf+0x37c>
 800eaf0:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800eaf4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eaf8:	bf4c      	ite	mi
 800eafa:	2001      	movmi	r0, #1
 800eafc:	2000      	movpl	r0, #0
 800eafe:	e797      	b.n	800ea30 <__ieee754_powf+0x128>
 800eb00:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 800eb04:	bf01      	itttt	eq
 800eb06:	eddf 7a78 	vldreq	s15, [pc, #480]	@ 800ece8 <__ieee754_powf+0x3e0>
 800eb0a:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 800eb0e:	f06f 0317 	mvneq.w	r3, #23
 800eb12:	ee17 7a90 	vmoveq	r7, s15
 800eb16:	ea4f 52e7 	mov.w	r2, r7, asr #23
 800eb1a:	bf18      	it	ne
 800eb1c:	2300      	movne	r3, #0
 800eb1e:	3a7f      	subs	r2, #127	@ 0x7f
 800eb20:	441a      	add	r2, r3
 800eb22:	4b72      	ldr	r3, [pc, #456]	@ (800ecec <__ieee754_powf+0x3e4>)
 800eb24:	f3c7 0716 	ubfx	r7, r7, #0, #23
 800eb28:	429f      	cmp	r7, r3
 800eb2a:	f047 517e 	orr.w	r1, r7, #1065353216	@ 0x3f800000
 800eb2e:	dd06      	ble.n	800eb3e <__ieee754_powf+0x236>
 800eb30:	4b6f      	ldr	r3, [pc, #444]	@ (800ecf0 <__ieee754_powf+0x3e8>)
 800eb32:	429f      	cmp	r7, r3
 800eb34:	f340 80a4 	ble.w	800ec80 <__ieee754_powf+0x378>
 800eb38:	3201      	adds	r2, #1
 800eb3a:	f5a1 0100 	sub.w	r1, r1, #8388608	@ 0x800000
 800eb3e:	2600      	movs	r6, #0
 800eb40:	4b6c      	ldr	r3, [pc, #432]	@ (800ecf4 <__ieee754_powf+0x3ec>)
 800eb42:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 800eb46:	ee07 1a10 	vmov	s14, r1
 800eb4a:	edd3 5a00 	vldr	s11, [r3]
 800eb4e:	4b6a      	ldr	r3, [pc, #424]	@ (800ecf8 <__ieee754_powf+0x3f0>)
 800eb50:	ee75 7a87 	vadd.f32	s15, s11, s14
 800eb54:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800eb58:	eec6 4aa7 	vdiv.f32	s9, s13, s15
 800eb5c:	1049      	asrs	r1, r1, #1
 800eb5e:	f041 5100 	orr.w	r1, r1, #536870912	@ 0x20000000
 800eb62:	f501 2180 	add.w	r1, r1, #262144	@ 0x40000
 800eb66:	eb01 5146 	add.w	r1, r1, r6, lsl #21
 800eb6a:	ee37 6a65 	vsub.f32	s12, s14, s11
 800eb6e:	ee07 1a90 	vmov	s15, r1
 800eb72:	ee26 5a24 	vmul.f32	s10, s12, s9
 800eb76:	ee77 5ae5 	vsub.f32	s11, s15, s11
 800eb7a:	ee15 7a10 	vmov	r7, s10
 800eb7e:	401f      	ands	r7, r3
 800eb80:	ee06 7a90 	vmov	s13, r7
 800eb84:	eea6 6ae7 	vfms.f32	s12, s13, s15
 800eb88:	ee37 7a65 	vsub.f32	s14, s14, s11
 800eb8c:	ee65 7a05 	vmul.f32	s15, s10, s10
 800eb90:	eea6 6ac7 	vfms.f32	s12, s13, s14
 800eb94:	eddf 5a59 	vldr	s11, [pc, #356]	@ 800ecfc <__ieee754_powf+0x3f4>
 800eb98:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 800ed00 <__ieee754_powf+0x3f8>
 800eb9c:	eee7 5a87 	vfma.f32	s11, s15, s14
 800eba0:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 800ed04 <__ieee754_powf+0x3fc>
 800eba4:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800eba8:	eddf 5a4b 	vldr	s11, [pc, #300]	@ 800ecd8 <__ieee754_powf+0x3d0>
 800ebac:	eee7 5a27 	vfma.f32	s11, s14, s15
 800ebb0:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 800ed08 <__ieee754_powf+0x400>
 800ebb4:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800ebb8:	eddf 5a54 	vldr	s11, [pc, #336]	@ 800ed0c <__ieee754_powf+0x404>
 800ebbc:	ee26 6a24 	vmul.f32	s12, s12, s9
 800ebc0:	eee7 5a27 	vfma.f32	s11, s14, s15
 800ebc4:	ee35 7a26 	vadd.f32	s14, s10, s13
 800ebc8:	ee67 4aa7 	vmul.f32	s9, s15, s15
 800ebcc:	ee27 7a06 	vmul.f32	s14, s14, s12
 800ebd0:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 800ebd4:	eea4 7aa5 	vfma.f32	s14, s9, s11
 800ebd8:	eef0 5a67 	vmov.f32	s11, s15
 800ebdc:	eee6 5aa6 	vfma.f32	s11, s13, s13
 800ebe0:	ee75 5a87 	vadd.f32	s11, s11, s14
 800ebe4:	ee15 1a90 	vmov	r1, s11
 800ebe8:	4019      	ands	r1, r3
 800ebea:	ee05 1a90 	vmov	s11, r1
 800ebee:	ee75 7ae7 	vsub.f32	s15, s11, s15
 800ebf2:	eee6 7ae6 	vfms.f32	s15, s13, s13
 800ebf6:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ebfa:	ee67 7a85 	vmul.f32	s15, s15, s10
 800ebfe:	eee6 7a25 	vfma.f32	s15, s12, s11
 800ec02:	eeb0 6a67 	vmov.f32	s12, s15
 800ec06:	eea6 6aa5 	vfma.f32	s12, s13, s11
 800ec0a:	ee16 1a10 	vmov	r1, s12
 800ec0e:	4019      	ands	r1, r3
 800ec10:	ee06 1a10 	vmov	s12, r1
 800ec14:	eeb0 7a46 	vmov.f32	s14, s12
 800ec18:	eea6 7ae5 	vfms.f32	s14, s13, s11
 800ec1c:	493c      	ldr	r1, [pc, #240]	@ (800ed10 <__ieee754_powf+0x408>)
 800ec1e:	eb01 0186 	add.w	r1, r1, r6, lsl #2
 800ec22:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ec26:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 800ed14 <__ieee754_powf+0x40c>
 800ec2a:	eddf 5a3b 	vldr	s11, [pc, #236]	@ 800ed18 <__ieee754_powf+0x410>
 800ec2e:	ee67 7a87 	vmul.f32	s15, s15, s14
 800ec32:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 800ed1c <__ieee754_powf+0x414>
 800ec36:	eee6 7a07 	vfma.f32	s15, s12, s14
 800ec3a:	ed91 7a00 	vldr	s14, [r1]
 800ec3e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ec42:	ee07 2a10 	vmov	s14, r2
 800ec46:	4a36      	ldr	r2, [pc, #216]	@ (800ed20 <__ieee754_powf+0x418>)
 800ec48:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 800ec4c:	eeb0 7a67 	vmov.f32	s14, s15
 800ec50:	eea6 7a25 	vfma.f32	s14, s12, s11
 800ec54:	eb02 0286 	add.w	r2, r2, r6, lsl #2
 800ec58:	ed92 5a00 	vldr	s10, [r2]
 800ec5c:	ee37 7a05 	vadd.f32	s14, s14, s10
 800ec60:	ee37 7a26 	vadd.f32	s14, s14, s13
 800ec64:	ee17 2a10 	vmov	r2, s14
 800ec68:	401a      	ands	r2, r3
 800ec6a:	ee07 2a10 	vmov	s14, r2
 800ec6e:	ee77 6a66 	vsub.f32	s13, s14, s13
 800ec72:	ee76 6ac5 	vsub.f32	s13, s13, s10
 800ec76:	eee6 6a65 	vfms.f32	s13, s12, s11
 800ec7a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800ec7e:	e715      	b.n	800eaac <__ieee754_powf+0x1a4>
 800ec80:	2601      	movs	r6, #1
 800ec82:	e75d      	b.n	800eb40 <__ieee754_powf+0x238>
 800ec84:	d152      	bne.n	800ed2c <__ieee754_powf+0x424>
 800ec86:	eddf 6a27 	vldr	s13, [pc, #156]	@ 800ed24 <__ieee754_powf+0x41c>
 800ec8a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800ec8e:	ee70 6aa6 	vadd.f32	s13, s1, s13
 800ec92:	eef4 6ac7 	vcmpe.f32	s13, s14
 800ec96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ec9a:	f73f af29 	bgt.w	800eaf0 <__ieee754_powf+0x1e8>
 800ec9e:	2386      	movs	r3, #134	@ 0x86
 800eca0:	e048      	b.n	800ed34 <__ieee754_powf+0x42c>
 800eca2:	4a21      	ldr	r2, [pc, #132]	@ (800ed28 <__ieee754_powf+0x420>)
 800eca4:	4293      	cmp	r3, r2
 800eca6:	d907      	bls.n	800ecb8 <__ieee754_powf+0x3b0>
 800eca8:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800ecac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ecb0:	bf4c      	ite	mi
 800ecb2:	2001      	movmi	r0, #1
 800ecb4:	2000      	movpl	r0, #0
 800ecb6:	e6c7      	b.n	800ea48 <__ieee754_powf+0x140>
 800ecb8:	d138      	bne.n	800ed2c <__ieee754_powf+0x424>
 800ecba:	ee37 7a67 	vsub.f32	s14, s14, s15
 800ecbe:	eeb4 7ae0 	vcmpe.f32	s14, s1
 800ecc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ecc6:	dbea      	blt.n	800ec9e <__ieee754_powf+0x396>
 800ecc8:	e7ee      	b.n	800eca8 <__ieee754_powf+0x3a0>
 800ecca:	bf00      	nop
 800eccc:	00000000 	.word	0x00000000
 800ecd0:	3f7ffff3 	.word	0x3f7ffff3
 800ecd4:	3f800007 	.word	0x3f800007
 800ecd8:	3eaaaaab 	.word	0x3eaaaaab
 800ecdc:	3fb8aa00 	.word	0x3fb8aa00
 800ece0:	3fb8aa3b 	.word	0x3fb8aa3b
 800ece4:	36eca570 	.word	0x36eca570
 800ece8:	4b800000 	.word	0x4b800000
 800ecec:	001cc471 	.word	0x001cc471
 800ecf0:	005db3d6 	.word	0x005db3d6
 800ecf4:	08013344 	.word	0x08013344
 800ecf8:	fffff000 	.word	0xfffff000
 800ecfc:	3e6c3255 	.word	0x3e6c3255
 800ed00:	3e53f142 	.word	0x3e53f142
 800ed04:	3e8ba305 	.word	0x3e8ba305
 800ed08:	3edb6db7 	.word	0x3edb6db7
 800ed0c:	3f19999a 	.word	0x3f19999a
 800ed10:	08013334 	.word	0x08013334
 800ed14:	3f76384f 	.word	0x3f76384f
 800ed18:	3f763800 	.word	0x3f763800
 800ed1c:	369dc3a0 	.word	0x369dc3a0
 800ed20:	0801333c 	.word	0x0801333c
 800ed24:	3338aa3c 	.word	0x3338aa3c
 800ed28:	43160000 	.word	0x43160000
 800ed2c:	f1b3 5f7c 	cmp.w	r3, #1056964608	@ 0x3f000000
 800ed30:	d96f      	bls.n	800ee12 <__ieee754_powf+0x50a>
 800ed32:	15db      	asrs	r3, r3, #23
 800ed34:	3b7e      	subs	r3, #126	@ 0x7e
 800ed36:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 800ed3a:	4118      	asrs	r0, r3
 800ed3c:	4408      	add	r0, r1
 800ed3e:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800ed42:	4a4e      	ldr	r2, [pc, #312]	@ (800ee7c <__ieee754_powf+0x574>)
 800ed44:	3b7f      	subs	r3, #127	@ 0x7f
 800ed46:	411a      	asrs	r2, r3
 800ed48:	4002      	ands	r2, r0
 800ed4a:	ee07 2a10 	vmov	s14, r2
 800ed4e:	f3c0 0016 	ubfx	r0, r0, #0, #23
 800ed52:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800ed56:	f1c3 0317 	rsb	r3, r3, #23
 800ed5a:	4118      	asrs	r0, r3
 800ed5c:	2900      	cmp	r1, #0
 800ed5e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ed62:	bfb8      	it	lt
 800ed64:	4240      	neglt	r0, r0
 800ed66:	ee77 6aa0 	vadd.f32	s13, s15, s1
 800ed6a:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 800ee80 <__ieee754_powf+0x578>
 800ed6e:	ed9f 6a45 	vldr	s12, [pc, #276]	@ 800ee84 <__ieee754_powf+0x57c>
 800ed72:	ee16 3a90 	vmov	r3, s13
 800ed76:	f36f 030b 	bfc	r3, #0, #12
 800ed7a:	ee06 3a90 	vmov	s13, r3
 800ed7e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800ed82:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800ed86:	ee70 0ae7 	vsub.f32	s1, s1, s15
 800ed8a:	eddf 7a3f 	vldr	s15, [pc, #252]	@ 800ee88 <__ieee754_powf+0x580>
 800ed8e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800ed92:	eee0 7a87 	vfma.f32	s15, s1, s14
 800ed96:	eeb0 7a67 	vmov.f32	s14, s15
 800ed9a:	eea6 7a86 	vfma.f32	s14, s13, s12
 800ed9e:	eef0 5a47 	vmov.f32	s11, s14
 800eda2:	eee6 5ac6 	vfms.f32	s11, s13, s12
 800eda6:	ee67 6a07 	vmul.f32	s13, s14, s14
 800edaa:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800edae:	ed9f 6a37 	vldr	s12, [pc, #220]	@ 800ee8c <__ieee754_powf+0x584>
 800edb2:	eddf 5a37 	vldr	s11, [pc, #220]	@ 800ee90 <__ieee754_powf+0x588>
 800edb6:	eea6 6aa5 	vfma.f32	s12, s13, s11
 800edba:	eddf 5a36 	vldr	s11, [pc, #216]	@ 800ee94 <__ieee754_powf+0x58c>
 800edbe:	eee6 5a26 	vfma.f32	s11, s12, s13
 800edc2:	ed9f 6a35 	vldr	s12, [pc, #212]	@ 800ee98 <__ieee754_powf+0x590>
 800edc6:	eea5 6aa6 	vfma.f32	s12, s11, s13
 800edca:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800ee9c <__ieee754_powf+0x594>
 800edce:	eee6 5a26 	vfma.f32	s11, s12, s13
 800edd2:	eeb0 6a47 	vmov.f32	s12, s14
 800edd6:	eea5 6ae6 	vfms.f32	s12, s11, s13
 800edda:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800edde:	ee67 5a06 	vmul.f32	s11, s14, s12
 800ede2:	ee36 6a66 	vsub.f32	s12, s12, s13
 800ede6:	eee7 7a27 	vfma.f32	s15, s14, s15
 800edea:	eec5 6a86 	vdiv.f32	s13, s11, s12
 800edee:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800edf2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800edf6:	ee30 0a67 	vsub.f32	s0, s0, s15
 800edfa:	ee10 3a10 	vmov	r3, s0
 800edfe:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 800ee02:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800ee06:	da06      	bge.n	800ee16 <__ieee754_powf+0x50e>
 800ee08:	f000 f984 	bl	800f114 <scalbnf>
 800ee0c:	ee20 0a08 	vmul.f32	s0, s0, s16
 800ee10:	e592      	b.n	800e938 <__ieee754_powf+0x30>
 800ee12:	2000      	movs	r0, #0
 800ee14:	e7a7      	b.n	800ed66 <__ieee754_powf+0x45e>
 800ee16:	ee00 3a10 	vmov	s0, r3
 800ee1a:	e7f7      	b.n	800ee0c <__ieee754_powf+0x504>
 800ee1c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800ee20:	e58a      	b.n	800e938 <__ieee754_powf+0x30>
 800ee22:	ed9f 0a1f 	vldr	s0, [pc, #124]	@ 800eea0 <__ieee754_powf+0x598>
 800ee26:	e587      	b.n	800e938 <__ieee754_powf+0x30>
 800ee28:	eeb0 0a48 	vmov.f32	s0, s16
 800ee2c:	e584      	b.n	800e938 <__ieee754_powf+0x30>
 800ee2e:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 800ee32:	f43f adbb 	beq.w	800e9ac <__ieee754_powf+0xa4>
 800ee36:	2502      	movs	r5, #2
 800ee38:	eeb0 0a48 	vmov.f32	s0, s16
 800ee3c:	f000 f962 	bl	800f104 <fabsf>
 800ee40:	f026 4340 	bic.w	r3, r6, #3221225472	@ 0xc0000000
 800ee44:	f1b3 5f7e 	cmp.w	r3, #1065353216	@ 0x3f800000
 800ee48:	4647      	mov	r7, r8
 800ee4a:	d003      	beq.n	800ee54 <__ieee754_powf+0x54c>
 800ee4c:	f1b8 0f00 	cmp.w	r8, #0
 800ee50:	f47f addb 	bne.w	800ea0a <__ieee754_powf+0x102>
 800ee54:	2c00      	cmp	r4, #0
 800ee56:	bfbc      	itt	lt
 800ee58:	eef7 7a00 	vmovlt.f32	s15, #112	@ 0x3f800000  1.0
 800ee5c:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 800ee60:	2e00      	cmp	r6, #0
 800ee62:	f6bf ad69 	bge.w	800e938 <__ieee754_powf+0x30>
 800ee66:	f1a8 587e 	sub.w	r8, r8, #1065353216	@ 0x3f800000
 800ee6a:	ea58 0805 	orrs.w	r8, r8, r5
 800ee6e:	f47f adc7 	bne.w	800ea00 <__ieee754_powf+0xf8>
 800ee72:	ee70 7a40 	vsub.f32	s15, s0, s0
 800ee76:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 800ee7a:	e55d      	b.n	800e938 <__ieee754_powf+0x30>
 800ee7c:	ff800000 	.word	0xff800000
 800ee80:	3f317218 	.word	0x3f317218
 800ee84:	3f317200 	.word	0x3f317200
 800ee88:	35bfbe8c 	.word	0x35bfbe8c
 800ee8c:	b5ddea0e 	.word	0xb5ddea0e
 800ee90:	3331bb4c 	.word	0x3331bb4c
 800ee94:	388ab355 	.word	0x388ab355
 800ee98:	bb360b61 	.word	0xbb360b61
 800ee9c:	3e2aaaab 	.word	0x3e2aaaab
 800eea0:	00000000 	.word	0x00000000

0800eea4 <__ieee754_rem_pio2f>:
 800eea4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800eea6:	ee10 6a10 	vmov	r6, s0
 800eeaa:	4b88      	ldr	r3, [pc, #544]	@ (800f0cc <__ieee754_rem_pio2f+0x228>)
 800eeac:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 800eeb0:	429d      	cmp	r5, r3
 800eeb2:	b087      	sub	sp, #28
 800eeb4:	4604      	mov	r4, r0
 800eeb6:	d805      	bhi.n	800eec4 <__ieee754_rem_pio2f+0x20>
 800eeb8:	2300      	movs	r3, #0
 800eeba:	ed80 0a00 	vstr	s0, [r0]
 800eebe:	6043      	str	r3, [r0, #4]
 800eec0:	2000      	movs	r0, #0
 800eec2:	e022      	b.n	800ef0a <__ieee754_rem_pio2f+0x66>
 800eec4:	4b82      	ldr	r3, [pc, #520]	@ (800f0d0 <__ieee754_rem_pio2f+0x22c>)
 800eec6:	429d      	cmp	r5, r3
 800eec8:	d83a      	bhi.n	800ef40 <__ieee754_rem_pio2f+0x9c>
 800eeca:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800eece:	2e00      	cmp	r6, #0
 800eed0:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 800f0d4 <__ieee754_rem_pio2f+0x230>
 800eed4:	4a80      	ldr	r2, [pc, #512]	@ (800f0d8 <__ieee754_rem_pio2f+0x234>)
 800eed6:	f023 030f 	bic.w	r3, r3, #15
 800eeda:	dd18      	ble.n	800ef0e <__ieee754_rem_pio2f+0x6a>
 800eedc:	4293      	cmp	r3, r2
 800eede:	ee70 7a47 	vsub.f32	s15, s0, s14
 800eee2:	bf09      	itett	eq
 800eee4:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 800f0dc <__ieee754_rem_pio2f+0x238>
 800eee8:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 800f0e0 <__ieee754_rem_pio2f+0x23c>
 800eeec:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 800f0e4 <__ieee754_rem_pio2f+0x240>
 800eef0:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 800eef4:	ee37 7ae6 	vsub.f32	s14, s15, s13
 800eef8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800eefc:	ed80 7a00 	vstr	s14, [r0]
 800ef00:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800ef04:	edc0 7a01 	vstr	s15, [r0, #4]
 800ef08:	2001      	movs	r0, #1
 800ef0a:	b007      	add	sp, #28
 800ef0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ef0e:	4293      	cmp	r3, r2
 800ef10:	ee70 7a07 	vadd.f32	s15, s0, s14
 800ef14:	bf09      	itett	eq
 800ef16:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 800f0dc <__ieee754_rem_pio2f+0x238>
 800ef1a:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 800f0e0 <__ieee754_rem_pio2f+0x23c>
 800ef1e:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 800f0e4 <__ieee754_rem_pio2f+0x240>
 800ef22:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 800ef26:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800ef2a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ef2e:	ed80 7a00 	vstr	s14, [r0]
 800ef32:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ef36:	edc0 7a01 	vstr	s15, [r0, #4]
 800ef3a:	f04f 30ff 	mov.w	r0, #4294967295
 800ef3e:	e7e4      	b.n	800ef0a <__ieee754_rem_pio2f+0x66>
 800ef40:	4b69      	ldr	r3, [pc, #420]	@ (800f0e8 <__ieee754_rem_pio2f+0x244>)
 800ef42:	429d      	cmp	r5, r3
 800ef44:	d873      	bhi.n	800f02e <__ieee754_rem_pio2f+0x18a>
 800ef46:	f000 f8dd 	bl	800f104 <fabsf>
 800ef4a:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 800f0ec <__ieee754_rem_pio2f+0x248>
 800ef4e:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800ef52:	eee0 7a07 	vfma.f32	s15, s0, s14
 800ef56:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800ef5a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800ef5e:	ee17 0a90 	vmov	r0, s15
 800ef62:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800f0d4 <__ieee754_rem_pio2f+0x230>
 800ef66:	eea7 0a67 	vfms.f32	s0, s14, s15
 800ef6a:	281f      	cmp	r0, #31
 800ef6c:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800f0e0 <__ieee754_rem_pio2f+0x23c>
 800ef70:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ef74:	eeb1 6a47 	vneg.f32	s12, s14
 800ef78:	ee70 6a67 	vsub.f32	s13, s0, s15
 800ef7c:	ee16 1a90 	vmov	r1, s13
 800ef80:	dc09      	bgt.n	800ef96 <__ieee754_rem_pio2f+0xf2>
 800ef82:	4a5b      	ldr	r2, [pc, #364]	@ (800f0f0 <__ieee754_rem_pio2f+0x24c>)
 800ef84:	1e47      	subs	r7, r0, #1
 800ef86:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800ef8a:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 800ef8e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800ef92:	4293      	cmp	r3, r2
 800ef94:	d107      	bne.n	800efa6 <__ieee754_rem_pio2f+0x102>
 800ef96:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 800ef9a:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 800ef9e:	2a08      	cmp	r2, #8
 800efa0:	ea4f 53e5 	mov.w	r3, r5, asr #23
 800efa4:	dc14      	bgt.n	800efd0 <__ieee754_rem_pio2f+0x12c>
 800efa6:	6021      	str	r1, [r4, #0]
 800efa8:	ed94 7a00 	vldr	s14, [r4]
 800efac:	ee30 0a47 	vsub.f32	s0, s0, s14
 800efb0:	2e00      	cmp	r6, #0
 800efb2:	ee30 0a67 	vsub.f32	s0, s0, s15
 800efb6:	ed84 0a01 	vstr	s0, [r4, #4]
 800efba:	daa6      	bge.n	800ef0a <__ieee754_rem_pio2f+0x66>
 800efbc:	eeb1 7a47 	vneg.f32	s14, s14
 800efc0:	eeb1 0a40 	vneg.f32	s0, s0
 800efc4:	ed84 7a00 	vstr	s14, [r4]
 800efc8:	ed84 0a01 	vstr	s0, [r4, #4]
 800efcc:	4240      	negs	r0, r0
 800efce:	e79c      	b.n	800ef0a <__ieee754_rem_pio2f+0x66>
 800efd0:	eddf 5a42 	vldr	s11, [pc, #264]	@ 800f0dc <__ieee754_rem_pio2f+0x238>
 800efd4:	eef0 6a40 	vmov.f32	s13, s0
 800efd8:	eee6 6a25 	vfma.f32	s13, s12, s11
 800efdc:	ee70 7a66 	vsub.f32	s15, s0, s13
 800efe0:	eee6 7a25 	vfma.f32	s15, s12, s11
 800efe4:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800f0e4 <__ieee754_rem_pio2f+0x240>
 800efe8:	eed7 7a25 	vfnms.f32	s15, s14, s11
 800efec:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800eff0:	ee15 2a90 	vmov	r2, s11
 800eff4:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800eff8:	1a5b      	subs	r3, r3, r1
 800effa:	2b19      	cmp	r3, #25
 800effc:	dc04      	bgt.n	800f008 <__ieee754_rem_pio2f+0x164>
 800effe:	edc4 5a00 	vstr	s11, [r4]
 800f002:	eeb0 0a66 	vmov.f32	s0, s13
 800f006:	e7cf      	b.n	800efa8 <__ieee754_rem_pio2f+0x104>
 800f008:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 800f0f4 <__ieee754_rem_pio2f+0x250>
 800f00c:	eeb0 0a66 	vmov.f32	s0, s13
 800f010:	eea6 0a25 	vfma.f32	s0, s12, s11
 800f014:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800f018:	eddf 6a37 	vldr	s13, [pc, #220]	@ 800f0f8 <__ieee754_rem_pio2f+0x254>
 800f01c:	eee6 7a25 	vfma.f32	s15, s12, s11
 800f020:	eed7 7a26 	vfnms.f32	s15, s14, s13
 800f024:	ee30 7a67 	vsub.f32	s14, s0, s15
 800f028:	ed84 7a00 	vstr	s14, [r4]
 800f02c:	e7bc      	b.n	800efa8 <__ieee754_rem_pio2f+0x104>
 800f02e:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 800f032:	d306      	bcc.n	800f042 <__ieee754_rem_pio2f+0x19e>
 800f034:	ee70 7a40 	vsub.f32	s15, s0, s0
 800f038:	edc0 7a01 	vstr	s15, [r0, #4]
 800f03c:	edc0 7a00 	vstr	s15, [r0]
 800f040:	e73e      	b.n	800eec0 <__ieee754_rem_pio2f+0x1c>
 800f042:	15ea      	asrs	r2, r5, #23
 800f044:	3a86      	subs	r2, #134	@ 0x86
 800f046:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 800f04a:	ee07 3a90 	vmov	s15, r3
 800f04e:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800f052:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 800f0fc <__ieee754_rem_pio2f+0x258>
 800f056:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800f05a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f05e:	ed8d 7a03 	vstr	s14, [sp, #12]
 800f062:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800f066:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800f06a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800f06e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f072:	ed8d 7a04 	vstr	s14, [sp, #16]
 800f076:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800f07a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800f07e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f082:	edcd 7a05 	vstr	s15, [sp, #20]
 800f086:	d11e      	bne.n	800f0c6 <__ieee754_rem_pio2f+0x222>
 800f088:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800f08c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f090:	bf0c      	ite	eq
 800f092:	2301      	moveq	r3, #1
 800f094:	2302      	movne	r3, #2
 800f096:	491a      	ldr	r1, [pc, #104]	@ (800f100 <__ieee754_rem_pio2f+0x25c>)
 800f098:	9101      	str	r1, [sp, #4]
 800f09a:	2102      	movs	r1, #2
 800f09c:	9100      	str	r1, [sp, #0]
 800f09e:	a803      	add	r0, sp, #12
 800f0a0:	4621      	mov	r1, r4
 800f0a2:	f000 f8c7 	bl	800f234 <__kernel_rem_pio2f>
 800f0a6:	2e00      	cmp	r6, #0
 800f0a8:	f6bf af2f 	bge.w	800ef0a <__ieee754_rem_pio2f+0x66>
 800f0ac:	edd4 7a00 	vldr	s15, [r4]
 800f0b0:	eef1 7a67 	vneg.f32	s15, s15
 800f0b4:	edc4 7a00 	vstr	s15, [r4]
 800f0b8:	edd4 7a01 	vldr	s15, [r4, #4]
 800f0bc:	eef1 7a67 	vneg.f32	s15, s15
 800f0c0:	edc4 7a01 	vstr	s15, [r4, #4]
 800f0c4:	e782      	b.n	800efcc <__ieee754_rem_pio2f+0x128>
 800f0c6:	2303      	movs	r3, #3
 800f0c8:	e7e5      	b.n	800f096 <__ieee754_rem_pio2f+0x1f2>
 800f0ca:	bf00      	nop
 800f0cc:	3f490fd8 	.word	0x3f490fd8
 800f0d0:	4016cbe3 	.word	0x4016cbe3
 800f0d4:	3fc90f80 	.word	0x3fc90f80
 800f0d8:	3fc90fd0 	.word	0x3fc90fd0
 800f0dc:	37354400 	.word	0x37354400
 800f0e0:	37354443 	.word	0x37354443
 800f0e4:	2e85a308 	.word	0x2e85a308
 800f0e8:	43490f80 	.word	0x43490f80
 800f0ec:	3f22f984 	.word	0x3f22f984
 800f0f0:	0801334c 	.word	0x0801334c
 800f0f4:	2e85a300 	.word	0x2e85a300
 800f0f8:	248d3132 	.word	0x248d3132
 800f0fc:	43800000 	.word	0x43800000
 800f100:	080133cc 	.word	0x080133cc

0800f104 <fabsf>:
 800f104:	ee10 3a10 	vmov	r3, s0
 800f108:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800f10c:	ee00 3a10 	vmov	s0, r3
 800f110:	4770      	bx	lr
	...

0800f114 <scalbnf>:
 800f114:	ee10 3a10 	vmov	r3, s0
 800f118:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800f11c:	d02b      	beq.n	800f176 <scalbnf+0x62>
 800f11e:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800f122:	d302      	bcc.n	800f12a <scalbnf+0x16>
 800f124:	ee30 0a00 	vadd.f32	s0, s0, s0
 800f128:	4770      	bx	lr
 800f12a:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800f12e:	d123      	bne.n	800f178 <scalbnf+0x64>
 800f130:	4b24      	ldr	r3, [pc, #144]	@ (800f1c4 <scalbnf+0xb0>)
 800f132:	eddf 7a25 	vldr	s15, [pc, #148]	@ 800f1c8 <scalbnf+0xb4>
 800f136:	4298      	cmp	r0, r3
 800f138:	ee20 0a27 	vmul.f32	s0, s0, s15
 800f13c:	db17      	blt.n	800f16e <scalbnf+0x5a>
 800f13e:	ee10 3a10 	vmov	r3, s0
 800f142:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800f146:	3a19      	subs	r2, #25
 800f148:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800f14c:	4288      	cmp	r0, r1
 800f14e:	dd15      	ble.n	800f17c <scalbnf+0x68>
 800f150:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800f1cc <scalbnf+0xb8>
 800f154:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 800f1d0 <scalbnf+0xbc>
 800f158:	ee10 3a10 	vmov	r3, s0
 800f15c:	eeb0 7a67 	vmov.f32	s14, s15
 800f160:	2b00      	cmp	r3, #0
 800f162:	bfb8      	it	lt
 800f164:	eef0 7a66 	vmovlt.f32	s15, s13
 800f168:	ee27 0a87 	vmul.f32	s0, s15, s14
 800f16c:	4770      	bx	lr
 800f16e:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800f1d4 <scalbnf+0xc0>
 800f172:	ee27 0a80 	vmul.f32	s0, s15, s0
 800f176:	4770      	bx	lr
 800f178:	0dd2      	lsrs	r2, r2, #23
 800f17a:	e7e5      	b.n	800f148 <scalbnf+0x34>
 800f17c:	4410      	add	r0, r2
 800f17e:	28fe      	cmp	r0, #254	@ 0xfe
 800f180:	dce6      	bgt.n	800f150 <scalbnf+0x3c>
 800f182:	2800      	cmp	r0, #0
 800f184:	dd06      	ble.n	800f194 <scalbnf+0x80>
 800f186:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800f18a:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800f18e:	ee00 3a10 	vmov	s0, r3
 800f192:	4770      	bx	lr
 800f194:	f110 0f16 	cmn.w	r0, #22
 800f198:	da09      	bge.n	800f1ae <scalbnf+0x9a>
 800f19a:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 800f1d4 <scalbnf+0xc0>
 800f19e:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 800f1d8 <scalbnf+0xc4>
 800f1a2:	ee10 3a10 	vmov	r3, s0
 800f1a6:	eeb0 7a67 	vmov.f32	s14, s15
 800f1aa:	2b00      	cmp	r3, #0
 800f1ac:	e7d9      	b.n	800f162 <scalbnf+0x4e>
 800f1ae:	3019      	adds	r0, #25
 800f1b0:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800f1b4:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800f1b8:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800f1dc <scalbnf+0xc8>
 800f1bc:	ee07 3a90 	vmov	s15, r3
 800f1c0:	e7d7      	b.n	800f172 <scalbnf+0x5e>
 800f1c2:	bf00      	nop
 800f1c4:	ffff3cb0 	.word	0xffff3cb0
 800f1c8:	4c000000 	.word	0x4c000000
 800f1cc:	7149f2ca 	.word	0x7149f2ca
 800f1d0:	f149f2ca 	.word	0xf149f2ca
 800f1d4:	0da24260 	.word	0x0da24260
 800f1d8:	8da24260 	.word	0x8da24260
 800f1dc:	33000000 	.word	0x33000000

0800f1e0 <with_errnof>:
 800f1e0:	b510      	push	{r4, lr}
 800f1e2:	ed2d 8b02 	vpush	{d8}
 800f1e6:	eeb0 8a40 	vmov.f32	s16, s0
 800f1ea:	4604      	mov	r4, r0
 800f1ec:	f000 fd48 	bl	800fc80 <__errno>
 800f1f0:	eeb0 0a48 	vmov.f32	s0, s16
 800f1f4:	ecbd 8b02 	vpop	{d8}
 800f1f8:	6004      	str	r4, [r0, #0]
 800f1fa:	bd10      	pop	{r4, pc}

0800f1fc <xflowf>:
 800f1fc:	b130      	cbz	r0, 800f20c <xflowf+0x10>
 800f1fe:	eef1 7a40 	vneg.f32	s15, s0
 800f202:	ee27 0a80 	vmul.f32	s0, s15, s0
 800f206:	2022      	movs	r0, #34	@ 0x22
 800f208:	f7ff bfea 	b.w	800f1e0 <with_errnof>
 800f20c:	eef0 7a40 	vmov.f32	s15, s0
 800f210:	e7f7      	b.n	800f202 <xflowf+0x6>
	...

0800f214 <__math_uflowf>:
 800f214:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800f21c <__math_uflowf+0x8>
 800f218:	f7ff bff0 	b.w	800f1fc <xflowf>
 800f21c:	10000000 	.word	0x10000000

0800f220 <__math_oflowf>:
 800f220:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800f228 <__math_oflowf+0x8>
 800f224:	f7ff bfea 	b.w	800f1fc <xflowf>
 800f228:	70000000 	.word	0x70000000

0800f22c <__ieee754_sqrtf>:
 800f22c:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800f230:	4770      	bx	lr
	...

0800f234 <__kernel_rem_pio2f>:
 800f234:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f238:	ed2d 8b04 	vpush	{d8-d9}
 800f23c:	b0d9      	sub	sp, #356	@ 0x164
 800f23e:	4690      	mov	r8, r2
 800f240:	9001      	str	r0, [sp, #4]
 800f242:	4ab6      	ldr	r2, [pc, #728]	@ (800f51c <__kernel_rem_pio2f+0x2e8>)
 800f244:	9866      	ldr	r0, [sp, #408]	@ 0x198
 800f246:	f118 0f04 	cmn.w	r8, #4
 800f24a:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 800f24e:	460f      	mov	r7, r1
 800f250:	f103 3bff 	add.w	fp, r3, #4294967295
 800f254:	db26      	blt.n	800f2a4 <__kernel_rem_pio2f+0x70>
 800f256:	f1b8 0203 	subs.w	r2, r8, #3
 800f25a:	bf48      	it	mi
 800f25c:	f108 0204 	addmi.w	r2, r8, #4
 800f260:	10d2      	asrs	r2, r2, #3
 800f262:	1c55      	adds	r5, r2, #1
 800f264:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800f266:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 800f52c <__kernel_rem_pio2f+0x2f8>
 800f26a:	00e8      	lsls	r0, r5, #3
 800f26c:	eba2 060b 	sub.w	r6, r2, fp
 800f270:	9002      	str	r0, [sp, #8]
 800f272:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 800f276:	eb0a 0c0b 	add.w	ip, sl, fp
 800f27a:	ac1c      	add	r4, sp, #112	@ 0x70
 800f27c:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 800f280:	2000      	movs	r0, #0
 800f282:	4560      	cmp	r0, ip
 800f284:	dd10      	ble.n	800f2a8 <__kernel_rem_pio2f+0x74>
 800f286:	a91c      	add	r1, sp, #112	@ 0x70
 800f288:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 800f28c:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 800f290:	2600      	movs	r6, #0
 800f292:	4556      	cmp	r6, sl
 800f294:	dc24      	bgt.n	800f2e0 <__kernel_rem_pio2f+0xac>
 800f296:	f8dd e004 	ldr.w	lr, [sp, #4]
 800f29a:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 800f52c <__kernel_rem_pio2f+0x2f8>
 800f29e:	4684      	mov	ip, r0
 800f2a0:	2400      	movs	r4, #0
 800f2a2:	e016      	b.n	800f2d2 <__kernel_rem_pio2f+0x9e>
 800f2a4:	2200      	movs	r2, #0
 800f2a6:	e7dc      	b.n	800f262 <__kernel_rem_pio2f+0x2e>
 800f2a8:	42c6      	cmn	r6, r0
 800f2aa:	bf5d      	ittte	pl
 800f2ac:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 800f2b0:	ee07 1a90 	vmovpl	s15, r1
 800f2b4:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800f2b8:	eef0 7a47 	vmovmi.f32	s15, s14
 800f2bc:	ece4 7a01 	vstmia	r4!, {s15}
 800f2c0:	3001      	adds	r0, #1
 800f2c2:	e7de      	b.n	800f282 <__kernel_rem_pio2f+0x4e>
 800f2c4:	ecfe 6a01 	vldmia	lr!, {s13}
 800f2c8:	ed3c 7a01 	vldmdb	ip!, {s14}
 800f2cc:	eee6 7a87 	vfma.f32	s15, s13, s14
 800f2d0:	3401      	adds	r4, #1
 800f2d2:	455c      	cmp	r4, fp
 800f2d4:	ddf6      	ble.n	800f2c4 <__kernel_rem_pio2f+0x90>
 800f2d6:	ece9 7a01 	vstmia	r9!, {s15}
 800f2da:	3601      	adds	r6, #1
 800f2dc:	3004      	adds	r0, #4
 800f2de:	e7d8      	b.n	800f292 <__kernel_rem_pio2f+0x5e>
 800f2e0:	a908      	add	r1, sp, #32
 800f2e2:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800f2e6:	9104      	str	r1, [sp, #16]
 800f2e8:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800f2ea:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 800f528 <__kernel_rem_pio2f+0x2f4>
 800f2ee:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 800f524 <__kernel_rem_pio2f+0x2f0>
 800f2f2:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 800f2f6:	9203      	str	r2, [sp, #12]
 800f2f8:	4654      	mov	r4, sl
 800f2fa:	00a2      	lsls	r2, r4, #2
 800f2fc:	9205      	str	r2, [sp, #20]
 800f2fe:	aa58      	add	r2, sp, #352	@ 0x160
 800f300:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 800f304:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 800f308:	a944      	add	r1, sp, #272	@ 0x110
 800f30a:	aa08      	add	r2, sp, #32
 800f30c:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 800f310:	4694      	mov	ip, r2
 800f312:	4626      	mov	r6, r4
 800f314:	2e00      	cmp	r6, #0
 800f316:	dc4c      	bgt.n	800f3b2 <__kernel_rem_pio2f+0x17e>
 800f318:	4628      	mov	r0, r5
 800f31a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800f31e:	f7ff fef9 	bl	800f114 <scalbnf>
 800f322:	eeb0 8a40 	vmov.f32	s16, s0
 800f326:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 800f32a:	ee28 0a00 	vmul.f32	s0, s16, s0
 800f32e:	f000 f9e9 	bl	800f704 <floorf>
 800f332:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 800f336:	eea0 8a67 	vfms.f32	s16, s0, s15
 800f33a:	2d00      	cmp	r5, #0
 800f33c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f340:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800f344:	ee17 9a90 	vmov	r9, s15
 800f348:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f34c:	ee38 8a67 	vsub.f32	s16, s16, s15
 800f350:	dd41      	ble.n	800f3d6 <__kernel_rem_pio2f+0x1a2>
 800f352:	f104 3cff 	add.w	ip, r4, #4294967295
 800f356:	a908      	add	r1, sp, #32
 800f358:	f1c5 0e08 	rsb	lr, r5, #8
 800f35c:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 800f360:	fa46 f00e 	asr.w	r0, r6, lr
 800f364:	4481      	add	r9, r0
 800f366:	fa00 f00e 	lsl.w	r0, r0, lr
 800f36a:	1a36      	subs	r6, r6, r0
 800f36c:	f1c5 0007 	rsb	r0, r5, #7
 800f370:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 800f374:	4106      	asrs	r6, r0
 800f376:	2e00      	cmp	r6, #0
 800f378:	dd3c      	ble.n	800f3f4 <__kernel_rem_pio2f+0x1c0>
 800f37a:	f04f 0e00 	mov.w	lr, #0
 800f37e:	f109 0901 	add.w	r9, r9, #1
 800f382:	4670      	mov	r0, lr
 800f384:	4574      	cmp	r4, lr
 800f386:	dc68      	bgt.n	800f45a <__kernel_rem_pio2f+0x226>
 800f388:	2d00      	cmp	r5, #0
 800f38a:	dd03      	ble.n	800f394 <__kernel_rem_pio2f+0x160>
 800f38c:	2d01      	cmp	r5, #1
 800f38e:	d074      	beq.n	800f47a <__kernel_rem_pio2f+0x246>
 800f390:	2d02      	cmp	r5, #2
 800f392:	d07d      	beq.n	800f490 <__kernel_rem_pio2f+0x25c>
 800f394:	2e02      	cmp	r6, #2
 800f396:	d12d      	bne.n	800f3f4 <__kernel_rem_pio2f+0x1c0>
 800f398:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800f39c:	ee30 8a48 	vsub.f32	s16, s0, s16
 800f3a0:	b340      	cbz	r0, 800f3f4 <__kernel_rem_pio2f+0x1c0>
 800f3a2:	4628      	mov	r0, r5
 800f3a4:	9306      	str	r3, [sp, #24]
 800f3a6:	f7ff feb5 	bl	800f114 <scalbnf>
 800f3aa:	9b06      	ldr	r3, [sp, #24]
 800f3ac:	ee38 8a40 	vsub.f32	s16, s16, s0
 800f3b0:	e020      	b.n	800f3f4 <__kernel_rem_pio2f+0x1c0>
 800f3b2:	ee60 7a28 	vmul.f32	s15, s0, s17
 800f3b6:	3e01      	subs	r6, #1
 800f3b8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800f3bc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f3c0:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800f3c4:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800f3c8:	ecac 0a01 	vstmia	ip!, {s0}
 800f3cc:	ed30 0a01 	vldmdb	r0!, {s0}
 800f3d0:	ee37 0a80 	vadd.f32	s0, s15, s0
 800f3d4:	e79e      	b.n	800f314 <__kernel_rem_pio2f+0xe0>
 800f3d6:	d105      	bne.n	800f3e4 <__kernel_rem_pio2f+0x1b0>
 800f3d8:	1e60      	subs	r0, r4, #1
 800f3da:	a908      	add	r1, sp, #32
 800f3dc:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 800f3e0:	11f6      	asrs	r6, r6, #7
 800f3e2:	e7c8      	b.n	800f376 <__kernel_rem_pio2f+0x142>
 800f3e4:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800f3e8:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800f3ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f3f0:	da31      	bge.n	800f456 <__kernel_rem_pio2f+0x222>
 800f3f2:	2600      	movs	r6, #0
 800f3f4:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800f3f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f3fc:	f040 8098 	bne.w	800f530 <__kernel_rem_pio2f+0x2fc>
 800f400:	1e60      	subs	r0, r4, #1
 800f402:	2200      	movs	r2, #0
 800f404:	4550      	cmp	r0, sl
 800f406:	da4b      	bge.n	800f4a0 <__kernel_rem_pio2f+0x26c>
 800f408:	2a00      	cmp	r2, #0
 800f40a:	d065      	beq.n	800f4d8 <__kernel_rem_pio2f+0x2a4>
 800f40c:	3c01      	subs	r4, #1
 800f40e:	ab08      	add	r3, sp, #32
 800f410:	3d08      	subs	r5, #8
 800f412:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800f416:	2b00      	cmp	r3, #0
 800f418:	d0f8      	beq.n	800f40c <__kernel_rem_pio2f+0x1d8>
 800f41a:	4628      	mov	r0, r5
 800f41c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800f420:	f7ff fe78 	bl	800f114 <scalbnf>
 800f424:	1c63      	adds	r3, r4, #1
 800f426:	aa44      	add	r2, sp, #272	@ 0x110
 800f428:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 800f528 <__kernel_rem_pio2f+0x2f4>
 800f42c:	0099      	lsls	r1, r3, #2
 800f42e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800f432:	4623      	mov	r3, r4
 800f434:	2b00      	cmp	r3, #0
 800f436:	f280 80a9 	bge.w	800f58c <__kernel_rem_pio2f+0x358>
 800f43a:	4623      	mov	r3, r4
 800f43c:	2b00      	cmp	r3, #0
 800f43e:	f2c0 80c7 	blt.w	800f5d0 <__kernel_rem_pio2f+0x39c>
 800f442:	aa44      	add	r2, sp, #272	@ 0x110
 800f444:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 800f448:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 800f520 <__kernel_rem_pio2f+0x2ec>
 800f44c:	eddf 7a37 	vldr	s15, [pc, #220]	@ 800f52c <__kernel_rem_pio2f+0x2f8>
 800f450:	2000      	movs	r0, #0
 800f452:	1ae2      	subs	r2, r4, r3
 800f454:	e0b1      	b.n	800f5ba <__kernel_rem_pio2f+0x386>
 800f456:	2602      	movs	r6, #2
 800f458:	e78f      	b.n	800f37a <__kernel_rem_pio2f+0x146>
 800f45a:	f852 1b04 	ldr.w	r1, [r2], #4
 800f45e:	b948      	cbnz	r0, 800f474 <__kernel_rem_pio2f+0x240>
 800f460:	b121      	cbz	r1, 800f46c <__kernel_rem_pio2f+0x238>
 800f462:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 800f466:	f842 1c04 	str.w	r1, [r2, #-4]
 800f46a:	2101      	movs	r1, #1
 800f46c:	f10e 0e01 	add.w	lr, lr, #1
 800f470:	4608      	mov	r0, r1
 800f472:	e787      	b.n	800f384 <__kernel_rem_pio2f+0x150>
 800f474:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 800f478:	e7f5      	b.n	800f466 <__kernel_rem_pio2f+0x232>
 800f47a:	f104 3cff 	add.w	ip, r4, #4294967295
 800f47e:	aa08      	add	r2, sp, #32
 800f480:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800f484:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800f488:	a908      	add	r1, sp, #32
 800f48a:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 800f48e:	e781      	b.n	800f394 <__kernel_rem_pio2f+0x160>
 800f490:	f104 3cff 	add.w	ip, r4, #4294967295
 800f494:	aa08      	add	r2, sp, #32
 800f496:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800f49a:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800f49e:	e7f3      	b.n	800f488 <__kernel_rem_pio2f+0x254>
 800f4a0:	a908      	add	r1, sp, #32
 800f4a2:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800f4a6:	3801      	subs	r0, #1
 800f4a8:	430a      	orrs	r2, r1
 800f4aa:	e7ab      	b.n	800f404 <__kernel_rem_pio2f+0x1d0>
 800f4ac:	3201      	adds	r2, #1
 800f4ae:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 800f4b2:	2e00      	cmp	r6, #0
 800f4b4:	d0fa      	beq.n	800f4ac <__kernel_rem_pio2f+0x278>
 800f4b6:	9905      	ldr	r1, [sp, #20]
 800f4b8:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 800f4bc:	eb0d 0001 	add.w	r0, sp, r1
 800f4c0:	18e6      	adds	r6, r4, r3
 800f4c2:	a91c      	add	r1, sp, #112	@ 0x70
 800f4c4:	f104 0c01 	add.w	ip, r4, #1
 800f4c8:	384c      	subs	r0, #76	@ 0x4c
 800f4ca:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 800f4ce:	4422      	add	r2, r4
 800f4d0:	4562      	cmp	r2, ip
 800f4d2:	da04      	bge.n	800f4de <__kernel_rem_pio2f+0x2aa>
 800f4d4:	4614      	mov	r4, r2
 800f4d6:	e710      	b.n	800f2fa <__kernel_rem_pio2f+0xc6>
 800f4d8:	9804      	ldr	r0, [sp, #16]
 800f4da:	2201      	movs	r2, #1
 800f4dc:	e7e7      	b.n	800f4ae <__kernel_rem_pio2f+0x27a>
 800f4de:	9903      	ldr	r1, [sp, #12]
 800f4e0:	f8dd e004 	ldr.w	lr, [sp, #4]
 800f4e4:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 800f4e8:	9105      	str	r1, [sp, #20]
 800f4ea:	ee07 1a90 	vmov	s15, r1
 800f4ee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f4f2:	2400      	movs	r4, #0
 800f4f4:	ece6 7a01 	vstmia	r6!, {s15}
 800f4f8:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 800f52c <__kernel_rem_pio2f+0x2f8>
 800f4fc:	46b1      	mov	r9, r6
 800f4fe:	455c      	cmp	r4, fp
 800f500:	dd04      	ble.n	800f50c <__kernel_rem_pio2f+0x2d8>
 800f502:	ece0 7a01 	vstmia	r0!, {s15}
 800f506:	f10c 0c01 	add.w	ip, ip, #1
 800f50a:	e7e1      	b.n	800f4d0 <__kernel_rem_pio2f+0x29c>
 800f50c:	ecfe 6a01 	vldmia	lr!, {s13}
 800f510:	ed39 7a01 	vldmdb	r9!, {s14}
 800f514:	3401      	adds	r4, #1
 800f516:	eee6 7a87 	vfma.f32	s15, s13, s14
 800f51a:	e7f0      	b.n	800f4fe <__kernel_rem_pio2f+0x2ca>
 800f51c:	08013710 	.word	0x08013710
 800f520:	080136e4 	.word	0x080136e4
 800f524:	43800000 	.word	0x43800000
 800f528:	3b800000 	.word	0x3b800000
 800f52c:	00000000 	.word	0x00000000
 800f530:	9b02      	ldr	r3, [sp, #8]
 800f532:	eeb0 0a48 	vmov.f32	s0, s16
 800f536:	eba3 0008 	sub.w	r0, r3, r8
 800f53a:	f7ff fdeb 	bl	800f114 <scalbnf>
 800f53e:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 800f524 <__kernel_rem_pio2f+0x2f0>
 800f542:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800f546:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f54a:	db19      	blt.n	800f580 <__kernel_rem_pio2f+0x34c>
 800f54c:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 800f528 <__kernel_rem_pio2f+0x2f4>
 800f550:	ee60 7a27 	vmul.f32	s15, s0, s15
 800f554:	aa08      	add	r2, sp, #32
 800f556:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800f55a:	3508      	adds	r5, #8
 800f55c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f560:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800f564:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800f568:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800f56c:	ee10 3a10 	vmov	r3, s0
 800f570:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800f574:	ee17 3a90 	vmov	r3, s15
 800f578:	3401      	adds	r4, #1
 800f57a:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800f57e:	e74c      	b.n	800f41a <__kernel_rem_pio2f+0x1e6>
 800f580:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800f584:	aa08      	add	r2, sp, #32
 800f586:	ee10 3a10 	vmov	r3, s0
 800f58a:	e7f6      	b.n	800f57a <__kernel_rem_pio2f+0x346>
 800f58c:	a808      	add	r0, sp, #32
 800f58e:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 800f592:	9001      	str	r0, [sp, #4]
 800f594:	ee07 0a90 	vmov	s15, r0
 800f598:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f59c:	3b01      	subs	r3, #1
 800f59e:	ee67 7a80 	vmul.f32	s15, s15, s0
 800f5a2:	ee20 0a07 	vmul.f32	s0, s0, s14
 800f5a6:	ed62 7a01 	vstmdb	r2!, {s15}
 800f5aa:	e743      	b.n	800f434 <__kernel_rem_pio2f+0x200>
 800f5ac:	ecfc 6a01 	vldmia	ip!, {s13}
 800f5b0:	ecb5 7a01 	vldmia	r5!, {s14}
 800f5b4:	eee6 7a87 	vfma.f32	s15, s13, s14
 800f5b8:	3001      	adds	r0, #1
 800f5ba:	4550      	cmp	r0, sl
 800f5bc:	dc01      	bgt.n	800f5c2 <__kernel_rem_pio2f+0x38e>
 800f5be:	4290      	cmp	r0, r2
 800f5c0:	ddf4      	ble.n	800f5ac <__kernel_rem_pio2f+0x378>
 800f5c2:	a858      	add	r0, sp, #352	@ 0x160
 800f5c4:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800f5c8:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 800f5cc:	3b01      	subs	r3, #1
 800f5ce:	e735      	b.n	800f43c <__kernel_rem_pio2f+0x208>
 800f5d0:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800f5d2:	2b02      	cmp	r3, #2
 800f5d4:	dc09      	bgt.n	800f5ea <__kernel_rem_pio2f+0x3b6>
 800f5d6:	2b00      	cmp	r3, #0
 800f5d8:	dc27      	bgt.n	800f62a <__kernel_rem_pio2f+0x3f6>
 800f5da:	d040      	beq.n	800f65e <__kernel_rem_pio2f+0x42a>
 800f5dc:	f009 0007 	and.w	r0, r9, #7
 800f5e0:	b059      	add	sp, #356	@ 0x164
 800f5e2:	ecbd 8b04 	vpop	{d8-d9}
 800f5e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f5ea:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800f5ec:	2b03      	cmp	r3, #3
 800f5ee:	d1f5      	bne.n	800f5dc <__kernel_rem_pio2f+0x3a8>
 800f5f0:	aa30      	add	r2, sp, #192	@ 0xc0
 800f5f2:	1f0b      	subs	r3, r1, #4
 800f5f4:	4413      	add	r3, r2
 800f5f6:	461a      	mov	r2, r3
 800f5f8:	4620      	mov	r0, r4
 800f5fa:	2800      	cmp	r0, #0
 800f5fc:	dc50      	bgt.n	800f6a0 <__kernel_rem_pio2f+0x46c>
 800f5fe:	4622      	mov	r2, r4
 800f600:	2a01      	cmp	r2, #1
 800f602:	dc5d      	bgt.n	800f6c0 <__kernel_rem_pio2f+0x48c>
 800f604:	ab30      	add	r3, sp, #192	@ 0xc0
 800f606:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 800f52c <__kernel_rem_pio2f+0x2f8>
 800f60a:	440b      	add	r3, r1
 800f60c:	2c01      	cmp	r4, #1
 800f60e:	dc67      	bgt.n	800f6e0 <__kernel_rem_pio2f+0x4ac>
 800f610:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 800f614:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 800f618:	2e00      	cmp	r6, #0
 800f61a:	d167      	bne.n	800f6ec <__kernel_rem_pio2f+0x4b8>
 800f61c:	edc7 6a00 	vstr	s13, [r7]
 800f620:	ed87 7a01 	vstr	s14, [r7, #4]
 800f624:	edc7 7a02 	vstr	s15, [r7, #8]
 800f628:	e7d8      	b.n	800f5dc <__kernel_rem_pio2f+0x3a8>
 800f62a:	ab30      	add	r3, sp, #192	@ 0xc0
 800f62c:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 800f52c <__kernel_rem_pio2f+0x2f8>
 800f630:	440b      	add	r3, r1
 800f632:	4622      	mov	r2, r4
 800f634:	2a00      	cmp	r2, #0
 800f636:	da24      	bge.n	800f682 <__kernel_rem_pio2f+0x44e>
 800f638:	b34e      	cbz	r6, 800f68e <__kernel_rem_pio2f+0x45a>
 800f63a:	eef1 7a47 	vneg.f32	s15, s14
 800f63e:	edc7 7a00 	vstr	s15, [r7]
 800f642:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 800f646:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f64a:	aa31      	add	r2, sp, #196	@ 0xc4
 800f64c:	2301      	movs	r3, #1
 800f64e:	429c      	cmp	r4, r3
 800f650:	da20      	bge.n	800f694 <__kernel_rem_pio2f+0x460>
 800f652:	b10e      	cbz	r6, 800f658 <__kernel_rem_pio2f+0x424>
 800f654:	eef1 7a67 	vneg.f32	s15, s15
 800f658:	edc7 7a01 	vstr	s15, [r7, #4]
 800f65c:	e7be      	b.n	800f5dc <__kernel_rem_pio2f+0x3a8>
 800f65e:	ab30      	add	r3, sp, #192	@ 0xc0
 800f660:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 800f52c <__kernel_rem_pio2f+0x2f8>
 800f664:	440b      	add	r3, r1
 800f666:	2c00      	cmp	r4, #0
 800f668:	da05      	bge.n	800f676 <__kernel_rem_pio2f+0x442>
 800f66a:	b10e      	cbz	r6, 800f670 <__kernel_rem_pio2f+0x43c>
 800f66c:	eef1 7a67 	vneg.f32	s15, s15
 800f670:	edc7 7a00 	vstr	s15, [r7]
 800f674:	e7b2      	b.n	800f5dc <__kernel_rem_pio2f+0x3a8>
 800f676:	ed33 7a01 	vldmdb	r3!, {s14}
 800f67a:	3c01      	subs	r4, #1
 800f67c:	ee77 7a87 	vadd.f32	s15, s15, s14
 800f680:	e7f1      	b.n	800f666 <__kernel_rem_pio2f+0x432>
 800f682:	ed73 7a01 	vldmdb	r3!, {s15}
 800f686:	3a01      	subs	r2, #1
 800f688:	ee37 7a27 	vadd.f32	s14, s14, s15
 800f68c:	e7d2      	b.n	800f634 <__kernel_rem_pio2f+0x400>
 800f68e:	eef0 7a47 	vmov.f32	s15, s14
 800f692:	e7d4      	b.n	800f63e <__kernel_rem_pio2f+0x40a>
 800f694:	ecb2 7a01 	vldmia	r2!, {s14}
 800f698:	3301      	adds	r3, #1
 800f69a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800f69e:	e7d6      	b.n	800f64e <__kernel_rem_pio2f+0x41a>
 800f6a0:	ed72 7a01 	vldmdb	r2!, {s15}
 800f6a4:	edd2 6a01 	vldr	s13, [r2, #4]
 800f6a8:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800f6ac:	3801      	subs	r0, #1
 800f6ae:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f6b2:	ed82 7a00 	vstr	s14, [r2]
 800f6b6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f6ba:	edc2 7a01 	vstr	s15, [r2, #4]
 800f6be:	e79c      	b.n	800f5fa <__kernel_rem_pio2f+0x3c6>
 800f6c0:	ed73 7a01 	vldmdb	r3!, {s15}
 800f6c4:	edd3 6a01 	vldr	s13, [r3, #4]
 800f6c8:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800f6cc:	3a01      	subs	r2, #1
 800f6ce:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f6d2:	ed83 7a00 	vstr	s14, [r3]
 800f6d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f6da:	edc3 7a01 	vstr	s15, [r3, #4]
 800f6de:	e78f      	b.n	800f600 <__kernel_rem_pio2f+0x3cc>
 800f6e0:	ed33 7a01 	vldmdb	r3!, {s14}
 800f6e4:	3c01      	subs	r4, #1
 800f6e6:	ee77 7a87 	vadd.f32	s15, s15, s14
 800f6ea:	e78f      	b.n	800f60c <__kernel_rem_pio2f+0x3d8>
 800f6ec:	eef1 6a66 	vneg.f32	s13, s13
 800f6f0:	eeb1 7a47 	vneg.f32	s14, s14
 800f6f4:	edc7 6a00 	vstr	s13, [r7]
 800f6f8:	ed87 7a01 	vstr	s14, [r7, #4]
 800f6fc:	eef1 7a67 	vneg.f32	s15, s15
 800f700:	e790      	b.n	800f624 <__kernel_rem_pio2f+0x3f0>
 800f702:	bf00      	nop

0800f704 <floorf>:
 800f704:	ee10 3a10 	vmov	r3, s0
 800f708:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800f70c:	3a7f      	subs	r2, #127	@ 0x7f
 800f70e:	2a16      	cmp	r2, #22
 800f710:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800f714:	dc2b      	bgt.n	800f76e <floorf+0x6a>
 800f716:	2a00      	cmp	r2, #0
 800f718:	da12      	bge.n	800f740 <floorf+0x3c>
 800f71a:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800f780 <floorf+0x7c>
 800f71e:	ee30 0a27 	vadd.f32	s0, s0, s15
 800f722:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800f726:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f72a:	dd06      	ble.n	800f73a <floorf+0x36>
 800f72c:	2b00      	cmp	r3, #0
 800f72e:	da24      	bge.n	800f77a <floorf+0x76>
 800f730:	2900      	cmp	r1, #0
 800f732:	4b14      	ldr	r3, [pc, #80]	@ (800f784 <floorf+0x80>)
 800f734:	bf08      	it	eq
 800f736:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 800f73a:	ee00 3a10 	vmov	s0, r3
 800f73e:	4770      	bx	lr
 800f740:	4911      	ldr	r1, [pc, #68]	@ (800f788 <floorf+0x84>)
 800f742:	4111      	asrs	r1, r2
 800f744:	420b      	tst	r3, r1
 800f746:	d0fa      	beq.n	800f73e <floorf+0x3a>
 800f748:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 800f780 <floorf+0x7c>
 800f74c:	ee30 0a27 	vadd.f32	s0, s0, s15
 800f750:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800f754:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f758:	ddef      	ble.n	800f73a <floorf+0x36>
 800f75a:	2b00      	cmp	r3, #0
 800f75c:	bfbe      	ittt	lt
 800f75e:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 800f762:	fa40 f202 	asrlt.w	r2, r0, r2
 800f766:	189b      	addlt	r3, r3, r2
 800f768:	ea23 0301 	bic.w	r3, r3, r1
 800f76c:	e7e5      	b.n	800f73a <floorf+0x36>
 800f76e:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800f772:	d3e4      	bcc.n	800f73e <floorf+0x3a>
 800f774:	ee30 0a00 	vadd.f32	s0, s0, s0
 800f778:	4770      	bx	lr
 800f77a:	2300      	movs	r3, #0
 800f77c:	e7dd      	b.n	800f73a <floorf+0x36>
 800f77e:	bf00      	nop
 800f780:	7149f2ca 	.word	0x7149f2ca
 800f784:	bf800000 	.word	0xbf800000
 800f788:	007fffff 	.word	0x007fffff

0800f78c <std>:
 800f78c:	2300      	movs	r3, #0
 800f78e:	b510      	push	{r4, lr}
 800f790:	4604      	mov	r4, r0
 800f792:	e9c0 3300 	strd	r3, r3, [r0]
 800f796:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800f79a:	6083      	str	r3, [r0, #8]
 800f79c:	8181      	strh	r1, [r0, #12]
 800f79e:	6643      	str	r3, [r0, #100]	@ 0x64
 800f7a0:	81c2      	strh	r2, [r0, #14]
 800f7a2:	6183      	str	r3, [r0, #24]
 800f7a4:	4619      	mov	r1, r3
 800f7a6:	2208      	movs	r2, #8
 800f7a8:	305c      	adds	r0, #92	@ 0x5c
 800f7aa:	f000 fa1b 	bl	800fbe4 <memset>
 800f7ae:	4b0d      	ldr	r3, [pc, #52]	@ (800f7e4 <std+0x58>)
 800f7b0:	6263      	str	r3, [r4, #36]	@ 0x24
 800f7b2:	4b0d      	ldr	r3, [pc, #52]	@ (800f7e8 <std+0x5c>)
 800f7b4:	62a3      	str	r3, [r4, #40]	@ 0x28
 800f7b6:	4b0d      	ldr	r3, [pc, #52]	@ (800f7ec <std+0x60>)
 800f7b8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800f7ba:	4b0d      	ldr	r3, [pc, #52]	@ (800f7f0 <std+0x64>)
 800f7bc:	6323      	str	r3, [r4, #48]	@ 0x30
 800f7be:	4b0d      	ldr	r3, [pc, #52]	@ (800f7f4 <std+0x68>)
 800f7c0:	6224      	str	r4, [r4, #32]
 800f7c2:	429c      	cmp	r4, r3
 800f7c4:	d006      	beq.n	800f7d4 <std+0x48>
 800f7c6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800f7ca:	4294      	cmp	r4, r2
 800f7cc:	d002      	beq.n	800f7d4 <std+0x48>
 800f7ce:	33d0      	adds	r3, #208	@ 0xd0
 800f7d0:	429c      	cmp	r4, r3
 800f7d2:	d105      	bne.n	800f7e0 <std+0x54>
 800f7d4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800f7d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f7dc:	f000 ba7a 	b.w	800fcd4 <__retarget_lock_init_recursive>
 800f7e0:	bd10      	pop	{r4, pc}
 800f7e2:	bf00      	nop
 800f7e4:	0800fa35 	.word	0x0800fa35
 800f7e8:	0800fa57 	.word	0x0800fa57
 800f7ec:	0800fa8f 	.word	0x0800fa8f
 800f7f0:	0800fab3 	.word	0x0800fab3
 800f7f4:	200013f4 	.word	0x200013f4

0800f7f8 <stdio_exit_handler>:
 800f7f8:	4a02      	ldr	r2, [pc, #8]	@ (800f804 <stdio_exit_handler+0xc>)
 800f7fa:	4903      	ldr	r1, [pc, #12]	@ (800f808 <stdio_exit_handler+0x10>)
 800f7fc:	4803      	ldr	r0, [pc, #12]	@ (800f80c <stdio_exit_handler+0x14>)
 800f7fe:	f000 b869 	b.w	800f8d4 <_fwalk_sglue>
 800f802:	bf00      	nop
 800f804:	200001a0 	.word	0x200001a0
 800f808:	08010821 	.word	0x08010821
 800f80c:	200001b0 	.word	0x200001b0

0800f810 <cleanup_stdio>:
 800f810:	6841      	ldr	r1, [r0, #4]
 800f812:	4b0c      	ldr	r3, [pc, #48]	@ (800f844 <cleanup_stdio+0x34>)
 800f814:	4299      	cmp	r1, r3
 800f816:	b510      	push	{r4, lr}
 800f818:	4604      	mov	r4, r0
 800f81a:	d001      	beq.n	800f820 <cleanup_stdio+0x10>
 800f81c:	f001 f800 	bl	8010820 <_fflush_r>
 800f820:	68a1      	ldr	r1, [r4, #8]
 800f822:	4b09      	ldr	r3, [pc, #36]	@ (800f848 <cleanup_stdio+0x38>)
 800f824:	4299      	cmp	r1, r3
 800f826:	d002      	beq.n	800f82e <cleanup_stdio+0x1e>
 800f828:	4620      	mov	r0, r4
 800f82a:	f000 fff9 	bl	8010820 <_fflush_r>
 800f82e:	68e1      	ldr	r1, [r4, #12]
 800f830:	4b06      	ldr	r3, [pc, #24]	@ (800f84c <cleanup_stdio+0x3c>)
 800f832:	4299      	cmp	r1, r3
 800f834:	d004      	beq.n	800f840 <cleanup_stdio+0x30>
 800f836:	4620      	mov	r0, r4
 800f838:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f83c:	f000 bff0 	b.w	8010820 <_fflush_r>
 800f840:	bd10      	pop	{r4, pc}
 800f842:	bf00      	nop
 800f844:	200013f4 	.word	0x200013f4
 800f848:	2000145c 	.word	0x2000145c
 800f84c:	200014c4 	.word	0x200014c4

0800f850 <global_stdio_init.part.0>:
 800f850:	b510      	push	{r4, lr}
 800f852:	4b0b      	ldr	r3, [pc, #44]	@ (800f880 <global_stdio_init.part.0+0x30>)
 800f854:	4c0b      	ldr	r4, [pc, #44]	@ (800f884 <global_stdio_init.part.0+0x34>)
 800f856:	4a0c      	ldr	r2, [pc, #48]	@ (800f888 <global_stdio_init.part.0+0x38>)
 800f858:	601a      	str	r2, [r3, #0]
 800f85a:	4620      	mov	r0, r4
 800f85c:	2200      	movs	r2, #0
 800f85e:	2104      	movs	r1, #4
 800f860:	f7ff ff94 	bl	800f78c <std>
 800f864:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800f868:	2201      	movs	r2, #1
 800f86a:	2109      	movs	r1, #9
 800f86c:	f7ff ff8e 	bl	800f78c <std>
 800f870:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800f874:	2202      	movs	r2, #2
 800f876:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f87a:	2112      	movs	r1, #18
 800f87c:	f7ff bf86 	b.w	800f78c <std>
 800f880:	2000152c 	.word	0x2000152c
 800f884:	200013f4 	.word	0x200013f4
 800f888:	0800f7f9 	.word	0x0800f7f9

0800f88c <__sfp_lock_acquire>:
 800f88c:	4801      	ldr	r0, [pc, #4]	@ (800f894 <__sfp_lock_acquire+0x8>)
 800f88e:	f000 ba22 	b.w	800fcd6 <__retarget_lock_acquire_recursive>
 800f892:	bf00      	nop
 800f894:	20001535 	.word	0x20001535

0800f898 <__sfp_lock_release>:
 800f898:	4801      	ldr	r0, [pc, #4]	@ (800f8a0 <__sfp_lock_release+0x8>)
 800f89a:	f000 ba1d 	b.w	800fcd8 <__retarget_lock_release_recursive>
 800f89e:	bf00      	nop
 800f8a0:	20001535 	.word	0x20001535

0800f8a4 <__sinit>:
 800f8a4:	b510      	push	{r4, lr}
 800f8a6:	4604      	mov	r4, r0
 800f8a8:	f7ff fff0 	bl	800f88c <__sfp_lock_acquire>
 800f8ac:	6a23      	ldr	r3, [r4, #32]
 800f8ae:	b11b      	cbz	r3, 800f8b8 <__sinit+0x14>
 800f8b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f8b4:	f7ff bff0 	b.w	800f898 <__sfp_lock_release>
 800f8b8:	4b04      	ldr	r3, [pc, #16]	@ (800f8cc <__sinit+0x28>)
 800f8ba:	6223      	str	r3, [r4, #32]
 800f8bc:	4b04      	ldr	r3, [pc, #16]	@ (800f8d0 <__sinit+0x2c>)
 800f8be:	681b      	ldr	r3, [r3, #0]
 800f8c0:	2b00      	cmp	r3, #0
 800f8c2:	d1f5      	bne.n	800f8b0 <__sinit+0xc>
 800f8c4:	f7ff ffc4 	bl	800f850 <global_stdio_init.part.0>
 800f8c8:	e7f2      	b.n	800f8b0 <__sinit+0xc>
 800f8ca:	bf00      	nop
 800f8cc:	0800f811 	.word	0x0800f811
 800f8d0:	2000152c 	.word	0x2000152c

0800f8d4 <_fwalk_sglue>:
 800f8d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f8d8:	4607      	mov	r7, r0
 800f8da:	4688      	mov	r8, r1
 800f8dc:	4614      	mov	r4, r2
 800f8de:	2600      	movs	r6, #0
 800f8e0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800f8e4:	f1b9 0901 	subs.w	r9, r9, #1
 800f8e8:	d505      	bpl.n	800f8f6 <_fwalk_sglue+0x22>
 800f8ea:	6824      	ldr	r4, [r4, #0]
 800f8ec:	2c00      	cmp	r4, #0
 800f8ee:	d1f7      	bne.n	800f8e0 <_fwalk_sglue+0xc>
 800f8f0:	4630      	mov	r0, r6
 800f8f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f8f6:	89ab      	ldrh	r3, [r5, #12]
 800f8f8:	2b01      	cmp	r3, #1
 800f8fa:	d907      	bls.n	800f90c <_fwalk_sglue+0x38>
 800f8fc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800f900:	3301      	adds	r3, #1
 800f902:	d003      	beq.n	800f90c <_fwalk_sglue+0x38>
 800f904:	4629      	mov	r1, r5
 800f906:	4638      	mov	r0, r7
 800f908:	47c0      	blx	r8
 800f90a:	4306      	orrs	r6, r0
 800f90c:	3568      	adds	r5, #104	@ 0x68
 800f90e:	e7e9      	b.n	800f8e4 <_fwalk_sglue+0x10>

0800f910 <iprintf>:
 800f910:	b40f      	push	{r0, r1, r2, r3}
 800f912:	b507      	push	{r0, r1, r2, lr}
 800f914:	4906      	ldr	r1, [pc, #24]	@ (800f930 <iprintf+0x20>)
 800f916:	ab04      	add	r3, sp, #16
 800f918:	6808      	ldr	r0, [r1, #0]
 800f91a:	f853 2b04 	ldr.w	r2, [r3], #4
 800f91e:	6881      	ldr	r1, [r0, #8]
 800f920:	9301      	str	r3, [sp, #4]
 800f922:	f000 fc55 	bl	80101d0 <_vfiprintf_r>
 800f926:	b003      	add	sp, #12
 800f928:	f85d eb04 	ldr.w	lr, [sp], #4
 800f92c:	b004      	add	sp, #16
 800f92e:	4770      	bx	lr
 800f930:	200001ac 	.word	0x200001ac

0800f934 <_puts_r>:
 800f934:	6a03      	ldr	r3, [r0, #32]
 800f936:	b570      	push	{r4, r5, r6, lr}
 800f938:	6884      	ldr	r4, [r0, #8]
 800f93a:	4605      	mov	r5, r0
 800f93c:	460e      	mov	r6, r1
 800f93e:	b90b      	cbnz	r3, 800f944 <_puts_r+0x10>
 800f940:	f7ff ffb0 	bl	800f8a4 <__sinit>
 800f944:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f946:	07db      	lsls	r3, r3, #31
 800f948:	d405      	bmi.n	800f956 <_puts_r+0x22>
 800f94a:	89a3      	ldrh	r3, [r4, #12]
 800f94c:	0598      	lsls	r0, r3, #22
 800f94e:	d402      	bmi.n	800f956 <_puts_r+0x22>
 800f950:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f952:	f000 f9c0 	bl	800fcd6 <__retarget_lock_acquire_recursive>
 800f956:	89a3      	ldrh	r3, [r4, #12]
 800f958:	0719      	lsls	r1, r3, #28
 800f95a:	d502      	bpl.n	800f962 <_puts_r+0x2e>
 800f95c:	6923      	ldr	r3, [r4, #16]
 800f95e:	2b00      	cmp	r3, #0
 800f960:	d135      	bne.n	800f9ce <_puts_r+0x9a>
 800f962:	4621      	mov	r1, r4
 800f964:	4628      	mov	r0, r5
 800f966:	f000 f8e7 	bl	800fb38 <__swsetup_r>
 800f96a:	b380      	cbz	r0, 800f9ce <_puts_r+0x9a>
 800f96c:	f04f 35ff 	mov.w	r5, #4294967295
 800f970:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f972:	07da      	lsls	r2, r3, #31
 800f974:	d405      	bmi.n	800f982 <_puts_r+0x4e>
 800f976:	89a3      	ldrh	r3, [r4, #12]
 800f978:	059b      	lsls	r3, r3, #22
 800f97a:	d402      	bmi.n	800f982 <_puts_r+0x4e>
 800f97c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f97e:	f000 f9ab 	bl	800fcd8 <__retarget_lock_release_recursive>
 800f982:	4628      	mov	r0, r5
 800f984:	bd70      	pop	{r4, r5, r6, pc}
 800f986:	2b00      	cmp	r3, #0
 800f988:	da04      	bge.n	800f994 <_puts_r+0x60>
 800f98a:	69a2      	ldr	r2, [r4, #24]
 800f98c:	429a      	cmp	r2, r3
 800f98e:	dc17      	bgt.n	800f9c0 <_puts_r+0x8c>
 800f990:	290a      	cmp	r1, #10
 800f992:	d015      	beq.n	800f9c0 <_puts_r+0x8c>
 800f994:	6823      	ldr	r3, [r4, #0]
 800f996:	1c5a      	adds	r2, r3, #1
 800f998:	6022      	str	r2, [r4, #0]
 800f99a:	7019      	strb	r1, [r3, #0]
 800f99c:	68a3      	ldr	r3, [r4, #8]
 800f99e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800f9a2:	3b01      	subs	r3, #1
 800f9a4:	60a3      	str	r3, [r4, #8]
 800f9a6:	2900      	cmp	r1, #0
 800f9a8:	d1ed      	bne.n	800f986 <_puts_r+0x52>
 800f9aa:	2b00      	cmp	r3, #0
 800f9ac:	da11      	bge.n	800f9d2 <_puts_r+0x9e>
 800f9ae:	4622      	mov	r2, r4
 800f9b0:	210a      	movs	r1, #10
 800f9b2:	4628      	mov	r0, r5
 800f9b4:	f000 f881 	bl	800faba <__swbuf_r>
 800f9b8:	3001      	adds	r0, #1
 800f9ba:	d0d7      	beq.n	800f96c <_puts_r+0x38>
 800f9bc:	250a      	movs	r5, #10
 800f9be:	e7d7      	b.n	800f970 <_puts_r+0x3c>
 800f9c0:	4622      	mov	r2, r4
 800f9c2:	4628      	mov	r0, r5
 800f9c4:	f000 f879 	bl	800faba <__swbuf_r>
 800f9c8:	3001      	adds	r0, #1
 800f9ca:	d1e7      	bne.n	800f99c <_puts_r+0x68>
 800f9cc:	e7ce      	b.n	800f96c <_puts_r+0x38>
 800f9ce:	3e01      	subs	r6, #1
 800f9d0:	e7e4      	b.n	800f99c <_puts_r+0x68>
 800f9d2:	6823      	ldr	r3, [r4, #0]
 800f9d4:	1c5a      	adds	r2, r3, #1
 800f9d6:	6022      	str	r2, [r4, #0]
 800f9d8:	220a      	movs	r2, #10
 800f9da:	701a      	strb	r2, [r3, #0]
 800f9dc:	e7ee      	b.n	800f9bc <_puts_r+0x88>
	...

0800f9e0 <puts>:
 800f9e0:	4b02      	ldr	r3, [pc, #8]	@ (800f9ec <puts+0xc>)
 800f9e2:	4601      	mov	r1, r0
 800f9e4:	6818      	ldr	r0, [r3, #0]
 800f9e6:	f7ff bfa5 	b.w	800f934 <_puts_r>
 800f9ea:	bf00      	nop
 800f9ec:	200001ac 	.word	0x200001ac

0800f9f0 <siprintf>:
 800f9f0:	b40e      	push	{r1, r2, r3}
 800f9f2:	b510      	push	{r4, lr}
 800f9f4:	b09d      	sub	sp, #116	@ 0x74
 800f9f6:	ab1f      	add	r3, sp, #124	@ 0x7c
 800f9f8:	9002      	str	r0, [sp, #8]
 800f9fa:	9006      	str	r0, [sp, #24]
 800f9fc:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800fa00:	480a      	ldr	r0, [pc, #40]	@ (800fa2c <siprintf+0x3c>)
 800fa02:	9107      	str	r1, [sp, #28]
 800fa04:	9104      	str	r1, [sp, #16]
 800fa06:	490a      	ldr	r1, [pc, #40]	@ (800fa30 <siprintf+0x40>)
 800fa08:	f853 2b04 	ldr.w	r2, [r3], #4
 800fa0c:	9105      	str	r1, [sp, #20]
 800fa0e:	2400      	movs	r4, #0
 800fa10:	a902      	add	r1, sp, #8
 800fa12:	6800      	ldr	r0, [r0, #0]
 800fa14:	9301      	str	r3, [sp, #4]
 800fa16:	941b      	str	r4, [sp, #108]	@ 0x6c
 800fa18:	f000 fab4 	bl	800ff84 <_svfiprintf_r>
 800fa1c:	9b02      	ldr	r3, [sp, #8]
 800fa1e:	701c      	strb	r4, [r3, #0]
 800fa20:	b01d      	add	sp, #116	@ 0x74
 800fa22:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fa26:	b003      	add	sp, #12
 800fa28:	4770      	bx	lr
 800fa2a:	bf00      	nop
 800fa2c:	200001ac 	.word	0x200001ac
 800fa30:	ffff0208 	.word	0xffff0208

0800fa34 <__sread>:
 800fa34:	b510      	push	{r4, lr}
 800fa36:	460c      	mov	r4, r1
 800fa38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fa3c:	f000 f8fc 	bl	800fc38 <_read_r>
 800fa40:	2800      	cmp	r0, #0
 800fa42:	bfab      	itete	ge
 800fa44:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800fa46:	89a3      	ldrhlt	r3, [r4, #12]
 800fa48:	181b      	addge	r3, r3, r0
 800fa4a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800fa4e:	bfac      	ite	ge
 800fa50:	6563      	strge	r3, [r4, #84]	@ 0x54
 800fa52:	81a3      	strhlt	r3, [r4, #12]
 800fa54:	bd10      	pop	{r4, pc}

0800fa56 <__swrite>:
 800fa56:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fa5a:	461f      	mov	r7, r3
 800fa5c:	898b      	ldrh	r3, [r1, #12]
 800fa5e:	05db      	lsls	r3, r3, #23
 800fa60:	4605      	mov	r5, r0
 800fa62:	460c      	mov	r4, r1
 800fa64:	4616      	mov	r6, r2
 800fa66:	d505      	bpl.n	800fa74 <__swrite+0x1e>
 800fa68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fa6c:	2302      	movs	r3, #2
 800fa6e:	2200      	movs	r2, #0
 800fa70:	f000 f8d0 	bl	800fc14 <_lseek_r>
 800fa74:	89a3      	ldrh	r3, [r4, #12]
 800fa76:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fa7a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800fa7e:	81a3      	strh	r3, [r4, #12]
 800fa80:	4632      	mov	r2, r6
 800fa82:	463b      	mov	r3, r7
 800fa84:	4628      	mov	r0, r5
 800fa86:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fa8a:	f000 b8e7 	b.w	800fc5c <_write_r>

0800fa8e <__sseek>:
 800fa8e:	b510      	push	{r4, lr}
 800fa90:	460c      	mov	r4, r1
 800fa92:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fa96:	f000 f8bd 	bl	800fc14 <_lseek_r>
 800fa9a:	1c43      	adds	r3, r0, #1
 800fa9c:	89a3      	ldrh	r3, [r4, #12]
 800fa9e:	bf15      	itete	ne
 800faa0:	6560      	strne	r0, [r4, #84]	@ 0x54
 800faa2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800faa6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800faaa:	81a3      	strheq	r3, [r4, #12]
 800faac:	bf18      	it	ne
 800faae:	81a3      	strhne	r3, [r4, #12]
 800fab0:	bd10      	pop	{r4, pc}

0800fab2 <__sclose>:
 800fab2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fab6:	f000 b89d 	b.w	800fbf4 <_close_r>

0800faba <__swbuf_r>:
 800faba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fabc:	460e      	mov	r6, r1
 800fabe:	4614      	mov	r4, r2
 800fac0:	4605      	mov	r5, r0
 800fac2:	b118      	cbz	r0, 800facc <__swbuf_r+0x12>
 800fac4:	6a03      	ldr	r3, [r0, #32]
 800fac6:	b90b      	cbnz	r3, 800facc <__swbuf_r+0x12>
 800fac8:	f7ff feec 	bl	800f8a4 <__sinit>
 800facc:	69a3      	ldr	r3, [r4, #24]
 800face:	60a3      	str	r3, [r4, #8]
 800fad0:	89a3      	ldrh	r3, [r4, #12]
 800fad2:	071a      	lsls	r2, r3, #28
 800fad4:	d501      	bpl.n	800fada <__swbuf_r+0x20>
 800fad6:	6923      	ldr	r3, [r4, #16]
 800fad8:	b943      	cbnz	r3, 800faec <__swbuf_r+0x32>
 800fada:	4621      	mov	r1, r4
 800fadc:	4628      	mov	r0, r5
 800fade:	f000 f82b 	bl	800fb38 <__swsetup_r>
 800fae2:	b118      	cbz	r0, 800faec <__swbuf_r+0x32>
 800fae4:	f04f 37ff 	mov.w	r7, #4294967295
 800fae8:	4638      	mov	r0, r7
 800faea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800faec:	6823      	ldr	r3, [r4, #0]
 800faee:	6922      	ldr	r2, [r4, #16]
 800faf0:	1a98      	subs	r0, r3, r2
 800faf2:	6963      	ldr	r3, [r4, #20]
 800faf4:	b2f6      	uxtb	r6, r6
 800faf6:	4283      	cmp	r3, r0
 800faf8:	4637      	mov	r7, r6
 800fafa:	dc05      	bgt.n	800fb08 <__swbuf_r+0x4e>
 800fafc:	4621      	mov	r1, r4
 800fafe:	4628      	mov	r0, r5
 800fb00:	f000 fe8e 	bl	8010820 <_fflush_r>
 800fb04:	2800      	cmp	r0, #0
 800fb06:	d1ed      	bne.n	800fae4 <__swbuf_r+0x2a>
 800fb08:	68a3      	ldr	r3, [r4, #8]
 800fb0a:	3b01      	subs	r3, #1
 800fb0c:	60a3      	str	r3, [r4, #8]
 800fb0e:	6823      	ldr	r3, [r4, #0]
 800fb10:	1c5a      	adds	r2, r3, #1
 800fb12:	6022      	str	r2, [r4, #0]
 800fb14:	701e      	strb	r6, [r3, #0]
 800fb16:	6962      	ldr	r2, [r4, #20]
 800fb18:	1c43      	adds	r3, r0, #1
 800fb1a:	429a      	cmp	r2, r3
 800fb1c:	d004      	beq.n	800fb28 <__swbuf_r+0x6e>
 800fb1e:	89a3      	ldrh	r3, [r4, #12]
 800fb20:	07db      	lsls	r3, r3, #31
 800fb22:	d5e1      	bpl.n	800fae8 <__swbuf_r+0x2e>
 800fb24:	2e0a      	cmp	r6, #10
 800fb26:	d1df      	bne.n	800fae8 <__swbuf_r+0x2e>
 800fb28:	4621      	mov	r1, r4
 800fb2a:	4628      	mov	r0, r5
 800fb2c:	f000 fe78 	bl	8010820 <_fflush_r>
 800fb30:	2800      	cmp	r0, #0
 800fb32:	d0d9      	beq.n	800fae8 <__swbuf_r+0x2e>
 800fb34:	e7d6      	b.n	800fae4 <__swbuf_r+0x2a>
	...

0800fb38 <__swsetup_r>:
 800fb38:	b538      	push	{r3, r4, r5, lr}
 800fb3a:	4b29      	ldr	r3, [pc, #164]	@ (800fbe0 <__swsetup_r+0xa8>)
 800fb3c:	4605      	mov	r5, r0
 800fb3e:	6818      	ldr	r0, [r3, #0]
 800fb40:	460c      	mov	r4, r1
 800fb42:	b118      	cbz	r0, 800fb4c <__swsetup_r+0x14>
 800fb44:	6a03      	ldr	r3, [r0, #32]
 800fb46:	b90b      	cbnz	r3, 800fb4c <__swsetup_r+0x14>
 800fb48:	f7ff feac 	bl	800f8a4 <__sinit>
 800fb4c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fb50:	0719      	lsls	r1, r3, #28
 800fb52:	d422      	bmi.n	800fb9a <__swsetup_r+0x62>
 800fb54:	06da      	lsls	r2, r3, #27
 800fb56:	d407      	bmi.n	800fb68 <__swsetup_r+0x30>
 800fb58:	2209      	movs	r2, #9
 800fb5a:	602a      	str	r2, [r5, #0]
 800fb5c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fb60:	81a3      	strh	r3, [r4, #12]
 800fb62:	f04f 30ff 	mov.w	r0, #4294967295
 800fb66:	e033      	b.n	800fbd0 <__swsetup_r+0x98>
 800fb68:	0758      	lsls	r0, r3, #29
 800fb6a:	d512      	bpl.n	800fb92 <__swsetup_r+0x5a>
 800fb6c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800fb6e:	b141      	cbz	r1, 800fb82 <__swsetup_r+0x4a>
 800fb70:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800fb74:	4299      	cmp	r1, r3
 800fb76:	d002      	beq.n	800fb7e <__swsetup_r+0x46>
 800fb78:	4628      	mov	r0, r5
 800fb7a:	f000 f8af 	bl	800fcdc <_free_r>
 800fb7e:	2300      	movs	r3, #0
 800fb80:	6363      	str	r3, [r4, #52]	@ 0x34
 800fb82:	89a3      	ldrh	r3, [r4, #12]
 800fb84:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800fb88:	81a3      	strh	r3, [r4, #12]
 800fb8a:	2300      	movs	r3, #0
 800fb8c:	6063      	str	r3, [r4, #4]
 800fb8e:	6923      	ldr	r3, [r4, #16]
 800fb90:	6023      	str	r3, [r4, #0]
 800fb92:	89a3      	ldrh	r3, [r4, #12]
 800fb94:	f043 0308 	orr.w	r3, r3, #8
 800fb98:	81a3      	strh	r3, [r4, #12]
 800fb9a:	6923      	ldr	r3, [r4, #16]
 800fb9c:	b94b      	cbnz	r3, 800fbb2 <__swsetup_r+0x7a>
 800fb9e:	89a3      	ldrh	r3, [r4, #12]
 800fba0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800fba4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800fba8:	d003      	beq.n	800fbb2 <__swsetup_r+0x7a>
 800fbaa:	4621      	mov	r1, r4
 800fbac:	4628      	mov	r0, r5
 800fbae:	f000 fe85 	bl	80108bc <__smakebuf_r>
 800fbb2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fbb6:	f013 0201 	ands.w	r2, r3, #1
 800fbba:	d00a      	beq.n	800fbd2 <__swsetup_r+0x9a>
 800fbbc:	2200      	movs	r2, #0
 800fbbe:	60a2      	str	r2, [r4, #8]
 800fbc0:	6962      	ldr	r2, [r4, #20]
 800fbc2:	4252      	negs	r2, r2
 800fbc4:	61a2      	str	r2, [r4, #24]
 800fbc6:	6922      	ldr	r2, [r4, #16]
 800fbc8:	b942      	cbnz	r2, 800fbdc <__swsetup_r+0xa4>
 800fbca:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800fbce:	d1c5      	bne.n	800fb5c <__swsetup_r+0x24>
 800fbd0:	bd38      	pop	{r3, r4, r5, pc}
 800fbd2:	0799      	lsls	r1, r3, #30
 800fbd4:	bf58      	it	pl
 800fbd6:	6962      	ldrpl	r2, [r4, #20]
 800fbd8:	60a2      	str	r2, [r4, #8]
 800fbda:	e7f4      	b.n	800fbc6 <__swsetup_r+0x8e>
 800fbdc:	2000      	movs	r0, #0
 800fbde:	e7f7      	b.n	800fbd0 <__swsetup_r+0x98>
 800fbe0:	200001ac 	.word	0x200001ac

0800fbe4 <memset>:
 800fbe4:	4402      	add	r2, r0
 800fbe6:	4603      	mov	r3, r0
 800fbe8:	4293      	cmp	r3, r2
 800fbea:	d100      	bne.n	800fbee <memset+0xa>
 800fbec:	4770      	bx	lr
 800fbee:	f803 1b01 	strb.w	r1, [r3], #1
 800fbf2:	e7f9      	b.n	800fbe8 <memset+0x4>

0800fbf4 <_close_r>:
 800fbf4:	b538      	push	{r3, r4, r5, lr}
 800fbf6:	4d06      	ldr	r5, [pc, #24]	@ (800fc10 <_close_r+0x1c>)
 800fbf8:	2300      	movs	r3, #0
 800fbfa:	4604      	mov	r4, r0
 800fbfc:	4608      	mov	r0, r1
 800fbfe:	602b      	str	r3, [r5, #0]
 800fc00:	f7f2 fe6f 	bl	80028e2 <_close>
 800fc04:	1c43      	adds	r3, r0, #1
 800fc06:	d102      	bne.n	800fc0e <_close_r+0x1a>
 800fc08:	682b      	ldr	r3, [r5, #0]
 800fc0a:	b103      	cbz	r3, 800fc0e <_close_r+0x1a>
 800fc0c:	6023      	str	r3, [r4, #0]
 800fc0e:	bd38      	pop	{r3, r4, r5, pc}
 800fc10:	20001530 	.word	0x20001530

0800fc14 <_lseek_r>:
 800fc14:	b538      	push	{r3, r4, r5, lr}
 800fc16:	4d07      	ldr	r5, [pc, #28]	@ (800fc34 <_lseek_r+0x20>)
 800fc18:	4604      	mov	r4, r0
 800fc1a:	4608      	mov	r0, r1
 800fc1c:	4611      	mov	r1, r2
 800fc1e:	2200      	movs	r2, #0
 800fc20:	602a      	str	r2, [r5, #0]
 800fc22:	461a      	mov	r2, r3
 800fc24:	f7f2 fe84 	bl	8002930 <_lseek>
 800fc28:	1c43      	adds	r3, r0, #1
 800fc2a:	d102      	bne.n	800fc32 <_lseek_r+0x1e>
 800fc2c:	682b      	ldr	r3, [r5, #0]
 800fc2e:	b103      	cbz	r3, 800fc32 <_lseek_r+0x1e>
 800fc30:	6023      	str	r3, [r4, #0]
 800fc32:	bd38      	pop	{r3, r4, r5, pc}
 800fc34:	20001530 	.word	0x20001530

0800fc38 <_read_r>:
 800fc38:	b538      	push	{r3, r4, r5, lr}
 800fc3a:	4d07      	ldr	r5, [pc, #28]	@ (800fc58 <_read_r+0x20>)
 800fc3c:	4604      	mov	r4, r0
 800fc3e:	4608      	mov	r0, r1
 800fc40:	4611      	mov	r1, r2
 800fc42:	2200      	movs	r2, #0
 800fc44:	602a      	str	r2, [r5, #0]
 800fc46:	461a      	mov	r2, r3
 800fc48:	f7f2 fe2e 	bl	80028a8 <_read>
 800fc4c:	1c43      	adds	r3, r0, #1
 800fc4e:	d102      	bne.n	800fc56 <_read_r+0x1e>
 800fc50:	682b      	ldr	r3, [r5, #0]
 800fc52:	b103      	cbz	r3, 800fc56 <_read_r+0x1e>
 800fc54:	6023      	str	r3, [r4, #0]
 800fc56:	bd38      	pop	{r3, r4, r5, pc}
 800fc58:	20001530 	.word	0x20001530

0800fc5c <_write_r>:
 800fc5c:	b538      	push	{r3, r4, r5, lr}
 800fc5e:	4d07      	ldr	r5, [pc, #28]	@ (800fc7c <_write_r+0x20>)
 800fc60:	4604      	mov	r4, r0
 800fc62:	4608      	mov	r0, r1
 800fc64:	4611      	mov	r1, r2
 800fc66:	2200      	movs	r2, #0
 800fc68:	602a      	str	r2, [r5, #0]
 800fc6a:	461a      	mov	r2, r3
 800fc6c:	f7f1 fc46 	bl	80014fc <_write>
 800fc70:	1c43      	adds	r3, r0, #1
 800fc72:	d102      	bne.n	800fc7a <_write_r+0x1e>
 800fc74:	682b      	ldr	r3, [r5, #0]
 800fc76:	b103      	cbz	r3, 800fc7a <_write_r+0x1e>
 800fc78:	6023      	str	r3, [r4, #0]
 800fc7a:	bd38      	pop	{r3, r4, r5, pc}
 800fc7c:	20001530 	.word	0x20001530

0800fc80 <__errno>:
 800fc80:	4b01      	ldr	r3, [pc, #4]	@ (800fc88 <__errno+0x8>)
 800fc82:	6818      	ldr	r0, [r3, #0]
 800fc84:	4770      	bx	lr
 800fc86:	bf00      	nop
 800fc88:	200001ac 	.word	0x200001ac

0800fc8c <__libc_init_array>:
 800fc8c:	b570      	push	{r4, r5, r6, lr}
 800fc8e:	4d0d      	ldr	r5, [pc, #52]	@ (800fcc4 <__libc_init_array+0x38>)
 800fc90:	4c0d      	ldr	r4, [pc, #52]	@ (800fcc8 <__libc_init_array+0x3c>)
 800fc92:	1b64      	subs	r4, r4, r5
 800fc94:	10a4      	asrs	r4, r4, #2
 800fc96:	2600      	movs	r6, #0
 800fc98:	42a6      	cmp	r6, r4
 800fc9a:	d109      	bne.n	800fcb0 <__libc_init_array+0x24>
 800fc9c:	4d0b      	ldr	r5, [pc, #44]	@ (800fccc <__libc_init_array+0x40>)
 800fc9e:	4c0c      	ldr	r4, [pc, #48]	@ (800fcd0 <__libc_init_array+0x44>)
 800fca0:	f000 fed8 	bl	8010a54 <_init>
 800fca4:	1b64      	subs	r4, r4, r5
 800fca6:	10a4      	asrs	r4, r4, #2
 800fca8:	2600      	movs	r6, #0
 800fcaa:	42a6      	cmp	r6, r4
 800fcac:	d105      	bne.n	800fcba <__libc_init_array+0x2e>
 800fcae:	bd70      	pop	{r4, r5, r6, pc}
 800fcb0:	f855 3b04 	ldr.w	r3, [r5], #4
 800fcb4:	4798      	blx	r3
 800fcb6:	3601      	adds	r6, #1
 800fcb8:	e7ee      	b.n	800fc98 <__libc_init_array+0xc>
 800fcba:	f855 3b04 	ldr.w	r3, [r5], #4
 800fcbe:	4798      	blx	r3
 800fcc0:	3601      	adds	r6, #1
 800fcc2:	e7f2      	b.n	800fcaa <__libc_init_array+0x1e>
 800fcc4:	08013758 	.word	0x08013758
 800fcc8:	08013758 	.word	0x08013758
 800fccc:	08013758 	.word	0x08013758
 800fcd0:	0801375c 	.word	0x0801375c

0800fcd4 <__retarget_lock_init_recursive>:
 800fcd4:	4770      	bx	lr

0800fcd6 <__retarget_lock_acquire_recursive>:
 800fcd6:	4770      	bx	lr

0800fcd8 <__retarget_lock_release_recursive>:
 800fcd8:	4770      	bx	lr
	...

0800fcdc <_free_r>:
 800fcdc:	b538      	push	{r3, r4, r5, lr}
 800fcde:	4605      	mov	r5, r0
 800fce0:	2900      	cmp	r1, #0
 800fce2:	d041      	beq.n	800fd68 <_free_r+0x8c>
 800fce4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fce8:	1f0c      	subs	r4, r1, #4
 800fcea:	2b00      	cmp	r3, #0
 800fcec:	bfb8      	it	lt
 800fcee:	18e4      	addlt	r4, r4, r3
 800fcf0:	f000 f8e0 	bl	800feb4 <__malloc_lock>
 800fcf4:	4a1d      	ldr	r2, [pc, #116]	@ (800fd6c <_free_r+0x90>)
 800fcf6:	6813      	ldr	r3, [r2, #0]
 800fcf8:	b933      	cbnz	r3, 800fd08 <_free_r+0x2c>
 800fcfa:	6063      	str	r3, [r4, #4]
 800fcfc:	6014      	str	r4, [r2, #0]
 800fcfe:	4628      	mov	r0, r5
 800fd00:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fd04:	f000 b8dc 	b.w	800fec0 <__malloc_unlock>
 800fd08:	42a3      	cmp	r3, r4
 800fd0a:	d908      	bls.n	800fd1e <_free_r+0x42>
 800fd0c:	6820      	ldr	r0, [r4, #0]
 800fd0e:	1821      	adds	r1, r4, r0
 800fd10:	428b      	cmp	r3, r1
 800fd12:	bf01      	itttt	eq
 800fd14:	6819      	ldreq	r1, [r3, #0]
 800fd16:	685b      	ldreq	r3, [r3, #4]
 800fd18:	1809      	addeq	r1, r1, r0
 800fd1a:	6021      	streq	r1, [r4, #0]
 800fd1c:	e7ed      	b.n	800fcfa <_free_r+0x1e>
 800fd1e:	461a      	mov	r2, r3
 800fd20:	685b      	ldr	r3, [r3, #4]
 800fd22:	b10b      	cbz	r3, 800fd28 <_free_r+0x4c>
 800fd24:	42a3      	cmp	r3, r4
 800fd26:	d9fa      	bls.n	800fd1e <_free_r+0x42>
 800fd28:	6811      	ldr	r1, [r2, #0]
 800fd2a:	1850      	adds	r0, r2, r1
 800fd2c:	42a0      	cmp	r0, r4
 800fd2e:	d10b      	bne.n	800fd48 <_free_r+0x6c>
 800fd30:	6820      	ldr	r0, [r4, #0]
 800fd32:	4401      	add	r1, r0
 800fd34:	1850      	adds	r0, r2, r1
 800fd36:	4283      	cmp	r3, r0
 800fd38:	6011      	str	r1, [r2, #0]
 800fd3a:	d1e0      	bne.n	800fcfe <_free_r+0x22>
 800fd3c:	6818      	ldr	r0, [r3, #0]
 800fd3e:	685b      	ldr	r3, [r3, #4]
 800fd40:	6053      	str	r3, [r2, #4]
 800fd42:	4408      	add	r0, r1
 800fd44:	6010      	str	r0, [r2, #0]
 800fd46:	e7da      	b.n	800fcfe <_free_r+0x22>
 800fd48:	d902      	bls.n	800fd50 <_free_r+0x74>
 800fd4a:	230c      	movs	r3, #12
 800fd4c:	602b      	str	r3, [r5, #0]
 800fd4e:	e7d6      	b.n	800fcfe <_free_r+0x22>
 800fd50:	6820      	ldr	r0, [r4, #0]
 800fd52:	1821      	adds	r1, r4, r0
 800fd54:	428b      	cmp	r3, r1
 800fd56:	bf04      	itt	eq
 800fd58:	6819      	ldreq	r1, [r3, #0]
 800fd5a:	685b      	ldreq	r3, [r3, #4]
 800fd5c:	6063      	str	r3, [r4, #4]
 800fd5e:	bf04      	itt	eq
 800fd60:	1809      	addeq	r1, r1, r0
 800fd62:	6021      	streq	r1, [r4, #0]
 800fd64:	6054      	str	r4, [r2, #4]
 800fd66:	e7ca      	b.n	800fcfe <_free_r+0x22>
 800fd68:	bd38      	pop	{r3, r4, r5, pc}
 800fd6a:	bf00      	nop
 800fd6c:	2000153c 	.word	0x2000153c

0800fd70 <sbrk_aligned>:
 800fd70:	b570      	push	{r4, r5, r6, lr}
 800fd72:	4e0f      	ldr	r6, [pc, #60]	@ (800fdb0 <sbrk_aligned+0x40>)
 800fd74:	460c      	mov	r4, r1
 800fd76:	6831      	ldr	r1, [r6, #0]
 800fd78:	4605      	mov	r5, r0
 800fd7a:	b911      	cbnz	r1, 800fd82 <sbrk_aligned+0x12>
 800fd7c:	f000 fe16 	bl	80109ac <_sbrk_r>
 800fd80:	6030      	str	r0, [r6, #0]
 800fd82:	4621      	mov	r1, r4
 800fd84:	4628      	mov	r0, r5
 800fd86:	f000 fe11 	bl	80109ac <_sbrk_r>
 800fd8a:	1c43      	adds	r3, r0, #1
 800fd8c:	d103      	bne.n	800fd96 <sbrk_aligned+0x26>
 800fd8e:	f04f 34ff 	mov.w	r4, #4294967295
 800fd92:	4620      	mov	r0, r4
 800fd94:	bd70      	pop	{r4, r5, r6, pc}
 800fd96:	1cc4      	adds	r4, r0, #3
 800fd98:	f024 0403 	bic.w	r4, r4, #3
 800fd9c:	42a0      	cmp	r0, r4
 800fd9e:	d0f8      	beq.n	800fd92 <sbrk_aligned+0x22>
 800fda0:	1a21      	subs	r1, r4, r0
 800fda2:	4628      	mov	r0, r5
 800fda4:	f000 fe02 	bl	80109ac <_sbrk_r>
 800fda8:	3001      	adds	r0, #1
 800fdaa:	d1f2      	bne.n	800fd92 <sbrk_aligned+0x22>
 800fdac:	e7ef      	b.n	800fd8e <sbrk_aligned+0x1e>
 800fdae:	bf00      	nop
 800fdb0:	20001538 	.word	0x20001538

0800fdb4 <_malloc_r>:
 800fdb4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fdb8:	1ccd      	adds	r5, r1, #3
 800fdba:	f025 0503 	bic.w	r5, r5, #3
 800fdbe:	3508      	adds	r5, #8
 800fdc0:	2d0c      	cmp	r5, #12
 800fdc2:	bf38      	it	cc
 800fdc4:	250c      	movcc	r5, #12
 800fdc6:	2d00      	cmp	r5, #0
 800fdc8:	4606      	mov	r6, r0
 800fdca:	db01      	blt.n	800fdd0 <_malloc_r+0x1c>
 800fdcc:	42a9      	cmp	r1, r5
 800fdce:	d904      	bls.n	800fdda <_malloc_r+0x26>
 800fdd0:	230c      	movs	r3, #12
 800fdd2:	6033      	str	r3, [r6, #0]
 800fdd4:	2000      	movs	r0, #0
 800fdd6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fdda:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800feb0 <_malloc_r+0xfc>
 800fdde:	f000 f869 	bl	800feb4 <__malloc_lock>
 800fde2:	f8d8 3000 	ldr.w	r3, [r8]
 800fde6:	461c      	mov	r4, r3
 800fde8:	bb44      	cbnz	r4, 800fe3c <_malloc_r+0x88>
 800fdea:	4629      	mov	r1, r5
 800fdec:	4630      	mov	r0, r6
 800fdee:	f7ff ffbf 	bl	800fd70 <sbrk_aligned>
 800fdf2:	1c43      	adds	r3, r0, #1
 800fdf4:	4604      	mov	r4, r0
 800fdf6:	d158      	bne.n	800feaa <_malloc_r+0xf6>
 800fdf8:	f8d8 4000 	ldr.w	r4, [r8]
 800fdfc:	4627      	mov	r7, r4
 800fdfe:	2f00      	cmp	r7, #0
 800fe00:	d143      	bne.n	800fe8a <_malloc_r+0xd6>
 800fe02:	2c00      	cmp	r4, #0
 800fe04:	d04b      	beq.n	800fe9e <_malloc_r+0xea>
 800fe06:	6823      	ldr	r3, [r4, #0]
 800fe08:	4639      	mov	r1, r7
 800fe0a:	4630      	mov	r0, r6
 800fe0c:	eb04 0903 	add.w	r9, r4, r3
 800fe10:	f000 fdcc 	bl	80109ac <_sbrk_r>
 800fe14:	4581      	cmp	r9, r0
 800fe16:	d142      	bne.n	800fe9e <_malloc_r+0xea>
 800fe18:	6821      	ldr	r1, [r4, #0]
 800fe1a:	1a6d      	subs	r5, r5, r1
 800fe1c:	4629      	mov	r1, r5
 800fe1e:	4630      	mov	r0, r6
 800fe20:	f7ff ffa6 	bl	800fd70 <sbrk_aligned>
 800fe24:	3001      	adds	r0, #1
 800fe26:	d03a      	beq.n	800fe9e <_malloc_r+0xea>
 800fe28:	6823      	ldr	r3, [r4, #0]
 800fe2a:	442b      	add	r3, r5
 800fe2c:	6023      	str	r3, [r4, #0]
 800fe2e:	f8d8 3000 	ldr.w	r3, [r8]
 800fe32:	685a      	ldr	r2, [r3, #4]
 800fe34:	bb62      	cbnz	r2, 800fe90 <_malloc_r+0xdc>
 800fe36:	f8c8 7000 	str.w	r7, [r8]
 800fe3a:	e00f      	b.n	800fe5c <_malloc_r+0xa8>
 800fe3c:	6822      	ldr	r2, [r4, #0]
 800fe3e:	1b52      	subs	r2, r2, r5
 800fe40:	d420      	bmi.n	800fe84 <_malloc_r+0xd0>
 800fe42:	2a0b      	cmp	r2, #11
 800fe44:	d917      	bls.n	800fe76 <_malloc_r+0xc2>
 800fe46:	1961      	adds	r1, r4, r5
 800fe48:	42a3      	cmp	r3, r4
 800fe4a:	6025      	str	r5, [r4, #0]
 800fe4c:	bf18      	it	ne
 800fe4e:	6059      	strne	r1, [r3, #4]
 800fe50:	6863      	ldr	r3, [r4, #4]
 800fe52:	bf08      	it	eq
 800fe54:	f8c8 1000 	streq.w	r1, [r8]
 800fe58:	5162      	str	r2, [r4, r5]
 800fe5a:	604b      	str	r3, [r1, #4]
 800fe5c:	4630      	mov	r0, r6
 800fe5e:	f000 f82f 	bl	800fec0 <__malloc_unlock>
 800fe62:	f104 000b 	add.w	r0, r4, #11
 800fe66:	1d23      	adds	r3, r4, #4
 800fe68:	f020 0007 	bic.w	r0, r0, #7
 800fe6c:	1ac2      	subs	r2, r0, r3
 800fe6e:	bf1c      	itt	ne
 800fe70:	1a1b      	subne	r3, r3, r0
 800fe72:	50a3      	strne	r3, [r4, r2]
 800fe74:	e7af      	b.n	800fdd6 <_malloc_r+0x22>
 800fe76:	6862      	ldr	r2, [r4, #4]
 800fe78:	42a3      	cmp	r3, r4
 800fe7a:	bf0c      	ite	eq
 800fe7c:	f8c8 2000 	streq.w	r2, [r8]
 800fe80:	605a      	strne	r2, [r3, #4]
 800fe82:	e7eb      	b.n	800fe5c <_malloc_r+0xa8>
 800fe84:	4623      	mov	r3, r4
 800fe86:	6864      	ldr	r4, [r4, #4]
 800fe88:	e7ae      	b.n	800fde8 <_malloc_r+0x34>
 800fe8a:	463c      	mov	r4, r7
 800fe8c:	687f      	ldr	r7, [r7, #4]
 800fe8e:	e7b6      	b.n	800fdfe <_malloc_r+0x4a>
 800fe90:	461a      	mov	r2, r3
 800fe92:	685b      	ldr	r3, [r3, #4]
 800fe94:	42a3      	cmp	r3, r4
 800fe96:	d1fb      	bne.n	800fe90 <_malloc_r+0xdc>
 800fe98:	2300      	movs	r3, #0
 800fe9a:	6053      	str	r3, [r2, #4]
 800fe9c:	e7de      	b.n	800fe5c <_malloc_r+0xa8>
 800fe9e:	230c      	movs	r3, #12
 800fea0:	6033      	str	r3, [r6, #0]
 800fea2:	4630      	mov	r0, r6
 800fea4:	f000 f80c 	bl	800fec0 <__malloc_unlock>
 800fea8:	e794      	b.n	800fdd4 <_malloc_r+0x20>
 800feaa:	6005      	str	r5, [r0, #0]
 800feac:	e7d6      	b.n	800fe5c <_malloc_r+0xa8>
 800feae:	bf00      	nop
 800feb0:	2000153c 	.word	0x2000153c

0800feb4 <__malloc_lock>:
 800feb4:	4801      	ldr	r0, [pc, #4]	@ (800febc <__malloc_lock+0x8>)
 800feb6:	f7ff bf0e 	b.w	800fcd6 <__retarget_lock_acquire_recursive>
 800feba:	bf00      	nop
 800febc:	20001534 	.word	0x20001534

0800fec0 <__malloc_unlock>:
 800fec0:	4801      	ldr	r0, [pc, #4]	@ (800fec8 <__malloc_unlock+0x8>)
 800fec2:	f7ff bf09 	b.w	800fcd8 <__retarget_lock_release_recursive>
 800fec6:	bf00      	nop
 800fec8:	20001534 	.word	0x20001534

0800fecc <__ssputs_r>:
 800fecc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fed0:	688e      	ldr	r6, [r1, #8]
 800fed2:	461f      	mov	r7, r3
 800fed4:	42be      	cmp	r6, r7
 800fed6:	680b      	ldr	r3, [r1, #0]
 800fed8:	4682      	mov	sl, r0
 800feda:	460c      	mov	r4, r1
 800fedc:	4690      	mov	r8, r2
 800fede:	d82d      	bhi.n	800ff3c <__ssputs_r+0x70>
 800fee0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800fee4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800fee8:	d026      	beq.n	800ff38 <__ssputs_r+0x6c>
 800feea:	6965      	ldr	r5, [r4, #20]
 800feec:	6909      	ldr	r1, [r1, #16]
 800feee:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800fef2:	eba3 0901 	sub.w	r9, r3, r1
 800fef6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800fefa:	1c7b      	adds	r3, r7, #1
 800fefc:	444b      	add	r3, r9
 800fefe:	106d      	asrs	r5, r5, #1
 800ff00:	429d      	cmp	r5, r3
 800ff02:	bf38      	it	cc
 800ff04:	461d      	movcc	r5, r3
 800ff06:	0553      	lsls	r3, r2, #21
 800ff08:	d527      	bpl.n	800ff5a <__ssputs_r+0x8e>
 800ff0a:	4629      	mov	r1, r5
 800ff0c:	f7ff ff52 	bl	800fdb4 <_malloc_r>
 800ff10:	4606      	mov	r6, r0
 800ff12:	b360      	cbz	r0, 800ff6e <__ssputs_r+0xa2>
 800ff14:	6921      	ldr	r1, [r4, #16]
 800ff16:	464a      	mov	r2, r9
 800ff18:	f000 fd58 	bl	80109cc <memcpy>
 800ff1c:	89a3      	ldrh	r3, [r4, #12]
 800ff1e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800ff22:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ff26:	81a3      	strh	r3, [r4, #12]
 800ff28:	6126      	str	r6, [r4, #16]
 800ff2a:	6165      	str	r5, [r4, #20]
 800ff2c:	444e      	add	r6, r9
 800ff2e:	eba5 0509 	sub.w	r5, r5, r9
 800ff32:	6026      	str	r6, [r4, #0]
 800ff34:	60a5      	str	r5, [r4, #8]
 800ff36:	463e      	mov	r6, r7
 800ff38:	42be      	cmp	r6, r7
 800ff3a:	d900      	bls.n	800ff3e <__ssputs_r+0x72>
 800ff3c:	463e      	mov	r6, r7
 800ff3e:	6820      	ldr	r0, [r4, #0]
 800ff40:	4632      	mov	r2, r6
 800ff42:	4641      	mov	r1, r8
 800ff44:	f000 fcf6 	bl	8010934 <memmove>
 800ff48:	68a3      	ldr	r3, [r4, #8]
 800ff4a:	1b9b      	subs	r3, r3, r6
 800ff4c:	60a3      	str	r3, [r4, #8]
 800ff4e:	6823      	ldr	r3, [r4, #0]
 800ff50:	4433      	add	r3, r6
 800ff52:	6023      	str	r3, [r4, #0]
 800ff54:	2000      	movs	r0, #0
 800ff56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ff5a:	462a      	mov	r2, r5
 800ff5c:	f000 fd44 	bl	80109e8 <_realloc_r>
 800ff60:	4606      	mov	r6, r0
 800ff62:	2800      	cmp	r0, #0
 800ff64:	d1e0      	bne.n	800ff28 <__ssputs_r+0x5c>
 800ff66:	6921      	ldr	r1, [r4, #16]
 800ff68:	4650      	mov	r0, sl
 800ff6a:	f7ff feb7 	bl	800fcdc <_free_r>
 800ff6e:	230c      	movs	r3, #12
 800ff70:	f8ca 3000 	str.w	r3, [sl]
 800ff74:	89a3      	ldrh	r3, [r4, #12]
 800ff76:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ff7a:	81a3      	strh	r3, [r4, #12]
 800ff7c:	f04f 30ff 	mov.w	r0, #4294967295
 800ff80:	e7e9      	b.n	800ff56 <__ssputs_r+0x8a>
	...

0800ff84 <_svfiprintf_r>:
 800ff84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ff88:	4698      	mov	r8, r3
 800ff8a:	898b      	ldrh	r3, [r1, #12]
 800ff8c:	061b      	lsls	r3, r3, #24
 800ff8e:	b09d      	sub	sp, #116	@ 0x74
 800ff90:	4607      	mov	r7, r0
 800ff92:	460d      	mov	r5, r1
 800ff94:	4614      	mov	r4, r2
 800ff96:	d510      	bpl.n	800ffba <_svfiprintf_r+0x36>
 800ff98:	690b      	ldr	r3, [r1, #16]
 800ff9a:	b973      	cbnz	r3, 800ffba <_svfiprintf_r+0x36>
 800ff9c:	2140      	movs	r1, #64	@ 0x40
 800ff9e:	f7ff ff09 	bl	800fdb4 <_malloc_r>
 800ffa2:	6028      	str	r0, [r5, #0]
 800ffa4:	6128      	str	r0, [r5, #16]
 800ffa6:	b930      	cbnz	r0, 800ffb6 <_svfiprintf_r+0x32>
 800ffa8:	230c      	movs	r3, #12
 800ffaa:	603b      	str	r3, [r7, #0]
 800ffac:	f04f 30ff 	mov.w	r0, #4294967295
 800ffb0:	b01d      	add	sp, #116	@ 0x74
 800ffb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ffb6:	2340      	movs	r3, #64	@ 0x40
 800ffb8:	616b      	str	r3, [r5, #20]
 800ffba:	2300      	movs	r3, #0
 800ffbc:	9309      	str	r3, [sp, #36]	@ 0x24
 800ffbe:	2320      	movs	r3, #32
 800ffc0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ffc4:	f8cd 800c 	str.w	r8, [sp, #12]
 800ffc8:	2330      	movs	r3, #48	@ 0x30
 800ffca:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8010168 <_svfiprintf_r+0x1e4>
 800ffce:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ffd2:	f04f 0901 	mov.w	r9, #1
 800ffd6:	4623      	mov	r3, r4
 800ffd8:	469a      	mov	sl, r3
 800ffda:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ffde:	b10a      	cbz	r2, 800ffe4 <_svfiprintf_r+0x60>
 800ffe0:	2a25      	cmp	r2, #37	@ 0x25
 800ffe2:	d1f9      	bne.n	800ffd8 <_svfiprintf_r+0x54>
 800ffe4:	ebba 0b04 	subs.w	fp, sl, r4
 800ffe8:	d00b      	beq.n	8010002 <_svfiprintf_r+0x7e>
 800ffea:	465b      	mov	r3, fp
 800ffec:	4622      	mov	r2, r4
 800ffee:	4629      	mov	r1, r5
 800fff0:	4638      	mov	r0, r7
 800fff2:	f7ff ff6b 	bl	800fecc <__ssputs_r>
 800fff6:	3001      	adds	r0, #1
 800fff8:	f000 80a7 	beq.w	801014a <_svfiprintf_r+0x1c6>
 800fffc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800fffe:	445a      	add	r2, fp
 8010000:	9209      	str	r2, [sp, #36]	@ 0x24
 8010002:	f89a 3000 	ldrb.w	r3, [sl]
 8010006:	2b00      	cmp	r3, #0
 8010008:	f000 809f 	beq.w	801014a <_svfiprintf_r+0x1c6>
 801000c:	2300      	movs	r3, #0
 801000e:	f04f 32ff 	mov.w	r2, #4294967295
 8010012:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010016:	f10a 0a01 	add.w	sl, sl, #1
 801001a:	9304      	str	r3, [sp, #16]
 801001c:	9307      	str	r3, [sp, #28]
 801001e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8010022:	931a      	str	r3, [sp, #104]	@ 0x68
 8010024:	4654      	mov	r4, sl
 8010026:	2205      	movs	r2, #5
 8010028:	f814 1b01 	ldrb.w	r1, [r4], #1
 801002c:	484e      	ldr	r0, [pc, #312]	@ (8010168 <_svfiprintf_r+0x1e4>)
 801002e:	f7f0 f8df 	bl	80001f0 <memchr>
 8010032:	9a04      	ldr	r2, [sp, #16]
 8010034:	b9d8      	cbnz	r0, 801006e <_svfiprintf_r+0xea>
 8010036:	06d0      	lsls	r0, r2, #27
 8010038:	bf44      	itt	mi
 801003a:	2320      	movmi	r3, #32
 801003c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010040:	0711      	lsls	r1, r2, #28
 8010042:	bf44      	itt	mi
 8010044:	232b      	movmi	r3, #43	@ 0x2b
 8010046:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801004a:	f89a 3000 	ldrb.w	r3, [sl]
 801004e:	2b2a      	cmp	r3, #42	@ 0x2a
 8010050:	d015      	beq.n	801007e <_svfiprintf_r+0xfa>
 8010052:	9a07      	ldr	r2, [sp, #28]
 8010054:	4654      	mov	r4, sl
 8010056:	2000      	movs	r0, #0
 8010058:	f04f 0c0a 	mov.w	ip, #10
 801005c:	4621      	mov	r1, r4
 801005e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010062:	3b30      	subs	r3, #48	@ 0x30
 8010064:	2b09      	cmp	r3, #9
 8010066:	d94b      	bls.n	8010100 <_svfiprintf_r+0x17c>
 8010068:	b1b0      	cbz	r0, 8010098 <_svfiprintf_r+0x114>
 801006a:	9207      	str	r2, [sp, #28]
 801006c:	e014      	b.n	8010098 <_svfiprintf_r+0x114>
 801006e:	eba0 0308 	sub.w	r3, r0, r8
 8010072:	fa09 f303 	lsl.w	r3, r9, r3
 8010076:	4313      	orrs	r3, r2
 8010078:	9304      	str	r3, [sp, #16]
 801007a:	46a2      	mov	sl, r4
 801007c:	e7d2      	b.n	8010024 <_svfiprintf_r+0xa0>
 801007e:	9b03      	ldr	r3, [sp, #12]
 8010080:	1d19      	adds	r1, r3, #4
 8010082:	681b      	ldr	r3, [r3, #0]
 8010084:	9103      	str	r1, [sp, #12]
 8010086:	2b00      	cmp	r3, #0
 8010088:	bfbb      	ittet	lt
 801008a:	425b      	neglt	r3, r3
 801008c:	f042 0202 	orrlt.w	r2, r2, #2
 8010090:	9307      	strge	r3, [sp, #28]
 8010092:	9307      	strlt	r3, [sp, #28]
 8010094:	bfb8      	it	lt
 8010096:	9204      	strlt	r2, [sp, #16]
 8010098:	7823      	ldrb	r3, [r4, #0]
 801009a:	2b2e      	cmp	r3, #46	@ 0x2e
 801009c:	d10a      	bne.n	80100b4 <_svfiprintf_r+0x130>
 801009e:	7863      	ldrb	r3, [r4, #1]
 80100a0:	2b2a      	cmp	r3, #42	@ 0x2a
 80100a2:	d132      	bne.n	801010a <_svfiprintf_r+0x186>
 80100a4:	9b03      	ldr	r3, [sp, #12]
 80100a6:	1d1a      	adds	r2, r3, #4
 80100a8:	681b      	ldr	r3, [r3, #0]
 80100aa:	9203      	str	r2, [sp, #12]
 80100ac:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80100b0:	3402      	adds	r4, #2
 80100b2:	9305      	str	r3, [sp, #20]
 80100b4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8010178 <_svfiprintf_r+0x1f4>
 80100b8:	7821      	ldrb	r1, [r4, #0]
 80100ba:	2203      	movs	r2, #3
 80100bc:	4650      	mov	r0, sl
 80100be:	f7f0 f897 	bl	80001f0 <memchr>
 80100c2:	b138      	cbz	r0, 80100d4 <_svfiprintf_r+0x150>
 80100c4:	9b04      	ldr	r3, [sp, #16]
 80100c6:	eba0 000a 	sub.w	r0, r0, sl
 80100ca:	2240      	movs	r2, #64	@ 0x40
 80100cc:	4082      	lsls	r2, r0
 80100ce:	4313      	orrs	r3, r2
 80100d0:	3401      	adds	r4, #1
 80100d2:	9304      	str	r3, [sp, #16]
 80100d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80100d8:	4824      	ldr	r0, [pc, #144]	@ (801016c <_svfiprintf_r+0x1e8>)
 80100da:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80100de:	2206      	movs	r2, #6
 80100e0:	f7f0 f886 	bl	80001f0 <memchr>
 80100e4:	2800      	cmp	r0, #0
 80100e6:	d036      	beq.n	8010156 <_svfiprintf_r+0x1d2>
 80100e8:	4b21      	ldr	r3, [pc, #132]	@ (8010170 <_svfiprintf_r+0x1ec>)
 80100ea:	bb1b      	cbnz	r3, 8010134 <_svfiprintf_r+0x1b0>
 80100ec:	9b03      	ldr	r3, [sp, #12]
 80100ee:	3307      	adds	r3, #7
 80100f0:	f023 0307 	bic.w	r3, r3, #7
 80100f4:	3308      	adds	r3, #8
 80100f6:	9303      	str	r3, [sp, #12]
 80100f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80100fa:	4433      	add	r3, r6
 80100fc:	9309      	str	r3, [sp, #36]	@ 0x24
 80100fe:	e76a      	b.n	800ffd6 <_svfiprintf_r+0x52>
 8010100:	fb0c 3202 	mla	r2, ip, r2, r3
 8010104:	460c      	mov	r4, r1
 8010106:	2001      	movs	r0, #1
 8010108:	e7a8      	b.n	801005c <_svfiprintf_r+0xd8>
 801010a:	2300      	movs	r3, #0
 801010c:	3401      	adds	r4, #1
 801010e:	9305      	str	r3, [sp, #20]
 8010110:	4619      	mov	r1, r3
 8010112:	f04f 0c0a 	mov.w	ip, #10
 8010116:	4620      	mov	r0, r4
 8010118:	f810 2b01 	ldrb.w	r2, [r0], #1
 801011c:	3a30      	subs	r2, #48	@ 0x30
 801011e:	2a09      	cmp	r2, #9
 8010120:	d903      	bls.n	801012a <_svfiprintf_r+0x1a6>
 8010122:	2b00      	cmp	r3, #0
 8010124:	d0c6      	beq.n	80100b4 <_svfiprintf_r+0x130>
 8010126:	9105      	str	r1, [sp, #20]
 8010128:	e7c4      	b.n	80100b4 <_svfiprintf_r+0x130>
 801012a:	fb0c 2101 	mla	r1, ip, r1, r2
 801012e:	4604      	mov	r4, r0
 8010130:	2301      	movs	r3, #1
 8010132:	e7f0      	b.n	8010116 <_svfiprintf_r+0x192>
 8010134:	ab03      	add	r3, sp, #12
 8010136:	9300      	str	r3, [sp, #0]
 8010138:	462a      	mov	r2, r5
 801013a:	4b0e      	ldr	r3, [pc, #56]	@ (8010174 <_svfiprintf_r+0x1f0>)
 801013c:	a904      	add	r1, sp, #16
 801013e:	4638      	mov	r0, r7
 8010140:	f3af 8000 	nop.w
 8010144:	1c42      	adds	r2, r0, #1
 8010146:	4606      	mov	r6, r0
 8010148:	d1d6      	bne.n	80100f8 <_svfiprintf_r+0x174>
 801014a:	89ab      	ldrh	r3, [r5, #12]
 801014c:	065b      	lsls	r3, r3, #25
 801014e:	f53f af2d 	bmi.w	800ffac <_svfiprintf_r+0x28>
 8010152:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010154:	e72c      	b.n	800ffb0 <_svfiprintf_r+0x2c>
 8010156:	ab03      	add	r3, sp, #12
 8010158:	9300      	str	r3, [sp, #0]
 801015a:	462a      	mov	r2, r5
 801015c:	4b05      	ldr	r3, [pc, #20]	@ (8010174 <_svfiprintf_r+0x1f0>)
 801015e:	a904      	add	r1, sp, #16
 8010160:	4638      	mov	r0, r7
 8010162:	f000 f9bb 	bl	80104dc <_printf_i>
 8010166:	e7ed      	b.n	8010144 <_svfiprintf_r+0x1c0>
 8010168:	0801371c 	.word	0x0801371c
 801016c:	08013726 	.word	0x08013726
 8010170:	00000000 	.word	0x00000000
 8010174:	0800fecd 	.word	0x0800fecd
 8010178:	08013722 	.word	0x08013722

0801017c <__sfputc_r>:
 801017c:	6893      	ldr	r3, [r2, #8]
 801017e:	3b01      	subs	r3, #1
 8010180:	2b00      	cmp	r3, #0
 8010182:	b410      	push	{r4}
 8010184:	6093      	str	r3, [r2, #8]
 8010186:	da08      	bge.n	801019a <__sfputc_r+0x1e>
 8010188:	6994      	ldr	r4, [r2, #24]
 801018a:	42a3      	cmp	r3, r4
 801018c:	db01      	blt.n	8010192 <__sfputc_r+0x16>
 801018e:	290a      	cmp	r1, #10
 8010190:	d103      	bne.n	801019a <__sfputc_r+0x1e>
 8010192:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010196:	f7ff bc90 	b.w	800faba <__swbuf_r>
 801019a:	6813      	ldr	r3, [r2, #0]
 801019c:	1c58      	adds	r0, r3, #1
 801019e:	6010      	str	r0, [r2, #0]
 80101a0:	7019      	strb	r1, [r3, #0]
 80101a2:	4608      	mov	r0, r1
 80101a4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80101a8:	4770      	bx	lr

080101aa <__sfputs_r>:
 80101aa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80101ac:	4606      	mov	r6, r0
 80101ae:	460f      	mov	r7, r1
 80101b0:	4614      	mov	r4, r2
 80101b2:	18d5      	adds	r5, r2, r3
 80101b4:	42ac      	cmp	r4, r5
 80101b6:	d101      	bne.n	80101bc <__sfputs_r+0x12>
 80101b8:	2000      	movs	r0, #0
 80101ba:	e007      	b.n	80101cc <__sfputs_r+0x22>
 80101bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80101c0:	463a      	mov	r2, r7
 80101c2:	4630      	mov	r0, r6
 80101c4:	f7ff ffda 	bl	801017c <__sfputc_r>
 80101c8:	1c43      	adds	r3, r0, #1
 80101ca:	d1f3      	bne.n	80101b4 <__sfputs_r+0xa>
 80101cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080101d0 <_vfiprintf_r>:
 80101d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80101d4:	460d      	mov	r5, r1
 80101d6:	b09d      	sub	sp, #116	@ 0x74
 80101d8:	4614      	mov	r4, r2
 80101da:	4698      	mov	r8, r3
 80101dc:	4606      	mov	r6, r0
 80101de:	b118      	cbz	r0, 80101e8 <_vfiprintf_r+0x18>
 80101e0:	6a03      	ldr	r3, [r0, #32]
 80101e2:	b90b      	cbnz	r3, 80101e8 <_vfiprintf_r+0x18>
 80101e4:	f7ff fb5e 	bl	800f8a4 <__sinit>
 80101e8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80101ea:	07d9      	lsls	r1, r3, #31
 80101ec:	d405      	bmi.n	80101fa <_vfiprintf_r+0x2a>
 80101ee:	89ab      	ldrh	r3, [r5, #12]
 80101f0:	059a      	lsls	r2, r3, #22
 80101f2:	d402      	bmi.n	80101fa <_vfiprintf_r+0x2a>
 80101f4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80101f6:	f7ff fd6e 	bl	800fcd6 <__retarget_lock_acquire_recursive>
 80101fa:	89ab      	ldrh	r3, [r5, #12]
 80101fc:	071b      	lsls	r3, r3, #28
 80101fe:	d501      	bpl.n	8010204 <_vfiprintf_r+0x34>
 8010200:	692b      	ldr	r3, [r5, #16]
 8010202:	b99b      	cbnz	r3, 801022c <_vfiprintf_r+0x5c>
 8010204:	4629      	mov	r1, r5
 8010206:	4630      	mov	r0, r6
 8010208:	f7ff fc96 	bl	800fb38 <__swsetup_r>
 801020c:	b170      	cbz	r0, 801022c <_vfiprintf_r+0x5c>
 801020e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010210:	07dc      	lsls	r4, r3, #31
 8010212:	d504      	bpl.n	801021e <_vfiprintf_r+0x4e>
 8010214:	f04f 30ff 	mov.w	r0, #4294967295
 8010218:	b01d      	add	sp, #116	@ 0x74
 801021a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801021e:	89ab      	ldrh	r3, [r5, #12]
 8010220:	0598      	lsls	r0, r3, #22
 8010222:	d4f7      	bmi.n	8010214 <_vfiprintf_r+0x44>
 8010224:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010226:	f7ff fd57 	bl	800fcd8 <__retarget_lock_release_recursive>
 801022a:	e7f3      	b.n	8010214 <_vfiprintf_r+0x44>
 801022c:	2300      	movs	r3, #0
 801022e:	9309      	str	r3, [sp, #36]	@ 0x24
 8010230:	2320      	movs	r3, #32
 8010232:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8010236:	f8cd 800c 	str.w	r8, [sp, #12]
 801023a:	2330      	movs	r3, #48	@ 0x30
 801023c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80103ec <_vfiprintf_r+0x21c>
 8010240:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8010244:	f04f 0901 	mov.w	r9, #1
 8010248:	4623      	mov	r3, r4
 801024a:	469a      	mov	sl, r3
 801024c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010250:	b10a      	cbz	r2, 8010256 <_vfiprintf_r+0x86>
 8010252:	2a25      	cmp	r2, #37	@ 0x25
 8010254:	d1f9      	bne.n	801024a <_vfiprintf_r+0x7a>
 8010256:	ebba 0b04 	subs.w	fp, sl, r4
 801025a:	d00b      	beq.n	8010274 <_vfiprintf_r+0xa4>
 801025c:	465b      	mov	r3, fp
 801025e:	4622      	mov	r2, r4
 8010260:	4629      	mov	r1, r5
 8010262:	4630      	mov	r0, r6
 8010264:	f7ff ffa1 	bl	80101aa <__sfputs_r>
 8010268:	3001      	adds	r0, #1
 801026a:	f000 80a7 	beq.w	80103bc <_vfiprintf_r+0x1ec>
 801026e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010270:	445a      	add	r2, fp
 8010272:	9209      	str	r2, [sp, #36]	@ 0x24
 8010274:	f89a 3000 	ldrb.w	r3, [sl]
 8010278:	2b00      	cmp	r3, #0
 801027a:	f000 809f 	beq.w	80103bc <_vfiprintf_r+0x1ec>
 801027e:	2300      	movs	r3, #0
 8010280:	f04f 32ff 	mov.w	r2, #4294967295
 8010284:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010288:	f10a 0a01 	add.w	sl, sl, #1
 801028c:	9304      	str	r3, [sp, #16]
 801028e:	9307      	str	r3, [sp, #28]
 8010290:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8010294:	931a      	str	r3, [sp, #104]	@ 0x68
 8010296:	4654      	mov	r4, sl
 8010298:	2205      	movs	r2, #5
 801029a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801029e:	4853      	ldr	r0, [pc, #332]	@ (80103ec <_vfiprintf_r+0x21c>)
 80102a0:	f7ef ffa6 	bl	80001f0 <memchr>
 80102a4:	9a04      	ldr	r2, [sp, #16]
 80102a6:	b9d8      	cbnz	r0, 80102e0 <_vfiprintf_r+0x110>
 80102a8:	06d1      	lsls	r1, r2, #27
 80102aa:	bf44      	itt	mi
 80102ac:	2320      	movmi	r3, #32
 80102ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80102b2:	0713      	lsls	r3, r2, #28
 80102b4:	bf44      	itt	mi
 80102b6:	232b      	movmi	r3, #43	@ 0x2b
 80102b8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80102bc:	f89a 3000 	ldrb.w	r3, [sl]
 80102c0:	2b2a      	cmp	r3, #42	@ 0x2a
 80102c2:	d015      	beq.n	80102f0 <_vfiprintf_r+0x120>
 80102c4:	9a07      	ldr	r2, [sp, #28]
 80102c6:	4654      	mov	r4, sl
 80102c8:	2000      	movs	r0, #0
 80102ca:	f04f 0c0a 	mov.w	ip, #10
 80102ce:	4621      	mov	r1, r4
 80102d0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80102d4:	3b30      	subs	r3, #48	@ 0x30
 80102d6:	2b09      	cmp	r3, #9
 80102d8:	d94b      	bls.n	8010372 <_vfiprintf_r+0x1a2>
 80102da:	b1b0      	cbz	r0, 801030a <_vfiprintf_r+0x13a>
 80102dc:	9207      	str	r2, [sp, #28]
 80102de:	e014      	b.n	801030a <_vfiprintf_r+0x13a>
 80102e0:	eba0 0308 	sub.w	r3, r0, r8
 80102e4:	fa09 f303 	lsl.w	r3, r9, r3
 80102e8:	4313      	orrs	r3, r2
 80102ea:	9304      	str	r3, [sp, #16]
 80102ec:	46a2      	mov	sl, r4
 80102ee:	e7d2      	b.n	8010296 <_vfiprintf_r+0xc6>
 80102f0:	9b03      	ldr	r3, [sp, #12]
 80102f2:	1d19      	adds	r1, r3, #4
 80102f4:	681b      	ldr	r3, [r3, #0]
 80102f6:	9103      	str	r1, [sp, #12]
 80102f8:	2b00      	cmp	r3, #0
 80102fa:	bfbb      	ittet	lt
 80102fc:	425b      	neglt	r3, r3
 80102fe:	f042 0202 	orrlt.w	r2, r2, #2
 8010302:	9307      	strge	r3, [sp, #28]
 8010304:	9307      	strlt	r3, [sp, #28]
 8010306:	bfb8      	it	lt
 8010308:	9204      	strlt	r2, [sp, #16]
 801030a:	7823      	ldrb	r3, [r4, #0]
 801030c:	2b2e      	cmp	r3, #46	@ 0x2e
 801030e:	d10a      	bne.n	8010326 <_vfiprintf_r+0x156>
 8010310:	7863      	ldrb	r3, [r4, #1]
 8010312:	2b2a      	cmp	r3, #42	@ 0x2a
 8010314:	d132      	bne.n	801037c <_vfiprintf_r+0x1ac>
 8010316:	9b03      	ldr	r3, [sp, #12]
 8010318:	1d1a      	adds	r2, r3, #4
 801031a:	681b      	ldr	r3, [r3, #0]
 801031c:	9203      	str	r2, [sp, #12]
 801031e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8010322:	3402      	adds	r4, #2
 8010324:	9305      	str	r3, [sp, #20]
 8010326:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80103fc <_vfiprintf_r+0x22c>
 801032a:	7821      	ldrb	r1, [r4, #0]
 801032c:	2203      	movs	r2, #3
 801032e:	4650      	mov	r0, sl
 8010330:	f7ef ff5e 	bl	80001f0 <memchr>
 8010334:	b138      	cbz	r0, 8010346 <_vfiprintf_r+0x176>
 8010336:	9b04      	ldr	r3, [sp, #16]
 8010338:	eba0 000a 	sub.w	r0, r0, sl
 801033c:	2240      	movs	r2, #64	@ 0x40
 801033e:	4082      	lsls	r2, r0
 8010340:	4313      	orrs	r3, r2
 8010342:	3401      	adds	r4, #1
 8010344:	9304      	str	r3, [sp, #16]
 8010346:	f814 1b01 	ldrb.w	r1, [r4], #1
 801034a:	4829      	ldr	r0, [pc, #164]	@ (80103f0 <_vfiprintf_r+0x220>)
 801034c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8010350:	2206      	movs	r2, #6
 8010352:	f7ef ff4d 	bl	80001f0 <memchr>
 8010356:	2800      	cmp	r0, #0
 8010358:	d03f      	beq.n	80103da <_vfiprintf_r+0x20a>
 801035a:	4b26      	ldr	r3, [pc, #152]	@ (80103f4 <_vfiprintf_r+0x224>)
 801035c:	bb1b      	cbnz	r3, 80103a6 <_vfiprintf_r+0x1d6>
 801035e:	9b03      	ldr	r3, [sp, #12]
 8010360:	3307      	adds	r3, #7
 8010362:	f023 0307 	bic.w	r3, r3, #7
 8010366:	3308      	adds	r3, #8
 8010368:	9303      	str	r3, [sp, #12]
 801036a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801036c:	443b      	add	r3, r7
 801036e:	9309      	str	r3, [sp, #36]	@ 0x24
 8010370:	e76a      	b.n	8010248 <_vfiprintf_r+0x78>
 8010372:	fb0c 3202 	mla	r2, ip, r2, r3
 8010376:	460c      	mov	r4, r1
 8010378:	2001      	movs	r0, #1
 801037a:	e7a8      	b.n	80102ce <_vfiprintf_r+0xfe>
 801037c:	2300      	movs	r3, #0
 801037e:	3401      	adds	r4, #1
 8010380:	9305      	str	r3, [sp, #20]
 8010382:	4619      	mov	r1, r3
 8010384:	f04f 0c0a 	mov.w	ip, #10
 8010388:	4620      	mov	r0, r4
 801038a:	f810 2b01 	ldrb.w	r2, [r0], #1
 801038e:	3a30      	subs	r2, #48	@ 0x30
 8010390:	2a09      	cmp	r2, #9
 8010392:	d903      	bls.n	801039c <_vfiprintf_r+0x1cc>
 8010394:	2b00      	cmp	r3, #0
 8010396:	d0c6      	beq.n	8010326 <_vfiprintf_r+0x156>
 8010398:	9105      	str	r1, [sp, #20]
 801039a:	e7c4      	b.n	8010326 <_vfiprintf_r+0x156>
 801039c:	fb0c 2101 	mla	r1, ip, r1, r2
 80103a0:	4604      	mov	r4, r0
 80103a2:	2301      	movs	r3, #1
 80103a4:	e7f0      	b.n	8010388 <_vfiprintf_r+0x1b8>
 80103a6:	ab03      	add	r3, sp, #12
 80103a8:	9300      	str	r3, [sp, #0]
 80103aa:	462a      	mov	r2, r5
 80103ac:	4b12      	ldr	r3, [pc, #72]	@ (80103f8 <_vfiprintf_r+0x228>)
 80103ae:	a904      	add	r1, sp, #16
 80103b0:	4630      	mov	r0, r6
 80103b2:	f3af 8000 	nop.w
 80103b6:	4607      	mov	r7, r0
 80103b8:	1c78      	adds	r0, r7, #1
 80103ba:	d1d6      	bne.n	801036a <_vfiprintf_r+0x19a>
 80103bc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80103be:	07d9      	lsls	r1, r3, #31
 80103c0:	d405      	bmi.n	80103ce <_vfiprintf_r+0x1fe>
 80103c2:	89ab      	ldrh	r3, [r5, #12]
 80103c4:	059a      	lsls	r2, r3, #22
 80103c6:	d402      	bmi.n	80103ce <_vfiprintf_r+0x1fe>
 80103c8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80103ca:	f7ff fc85 	bl	800fcd8 <__retarget_lock_release_recursive>
 80103ce:	89ab      	ldrh	r3, [r5, #12]
 80103d0:	065b      	lsls	r3, r3, #25
 80103d2:	f53f af1f 	bmi.w	8010214 <_vfiprintf_r+0x44>
 80103d6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80103d8:	e71e      	b.n	8010218 <_vfiprintf_r+0x48>
 80103da:	ab03      	add	r3, sp, #12
 80103dc:	9300      	str	r3, [sp, #0]
 80103de:	462a      	mov	r2, r5
 80103e0:	4b05      	ldr	r3, [pc, #20]	@ (80103f8 <_vfiprintf_r+0x228>)
 80103e2:	a904      	add	r1, sp, #16
 80103e4:	4630      	mov	r0, r6
 80103e6:	f000 f879 	bl	80104dc <_printf_i>
 80103ea:	e7e4      	b.n	80103b6 <_vfiprintf_r+0x1e6>
 80103ec:	0801371c 	.word	0x0801371c
 80103f0:	08013726 	.word	0x08013726
 80103f4:	00000000 	.word	0x00000000
 80103f8:	080101ab 	.word	0x080101ab
 80103fc:	08013722 	.word	0x08013722

08010400 <_printf_common>:
 8010400:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010404:	4616      	mov	r6, r2
 8010406:	4698      	mov	r8, r3
 8010408:	688a      	ldr	r2, [r1, #8]
 801040a:	690b      	ldr	r3, [r1, #16]
 801040c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8010410:	4293      	cmp	r3, r2
 8010412:	bfb8      	it	lt
 8010414:	4613      	movlt	r3, r2
 8010416:	6033      	str	r3, [r6, #0]
 8010418:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 801041c:	4607      	mov	r7, r0
 801041e:	460c      	mov	r4, r1
 8010420:	b10a      	cbz	r2, 8010426 <_printf_common+0x26>
 8010422:	3301      	adds	r3, #1
 8010424:	6033      	str	r3, [r6, #0]
 8010426:	6823      	ldr	r3, [r4, #0]
 8010428:	0699      	lsls	r1, r3, #26
 801042a:	bf42      	ittt	mi
 801042c:	6833      	ldrmi	r3, [r6, #0]
 801042e:	3302      	addmi	r3, #2
 8010430:	6033      	strmi	r3, [r6, #0]
 8010432:	6825      	ldr	r5, [r4, #0]
 8010434:	f015 0506 	ands.w	r5, r5, #6
 8010438:	d106      	bne.n	8010448 <_printf_common+0x48>
 801043a:	f104 0a19 	add.w	sl, r4, #25
 801043e:	68e3      	ldr	r3, [r4, #12]
 8010440:	6832      	ldr	r2, [r6, #0]
 8010442:	1a9b      	subs	r3, r3, r2
 8010444:	42ab      	cmp	r3, r5
 8010446:	dc26      	bgt.n	8010496 <_printf_common+0x96>
 8010448:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 801044c:	6822      	ldr	r2, [r4, #0]
 801044e:	3b00      	subs	r3, #0
 8010450:	bf18      	it	ne
 8010452:	2301      	movne	r3, #1
 8010454:	0692      	lsls	r2, r2, #26
 8010456:	d42b      	bmi.n	80104b0 <_printf_common+0xb0>
 8010458:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 801045c:	4641      	mov	r1, r8
 801045e:	4638      	mov	r0, r7
 8010460:	47c8      	blx	r9
 8010462:	3001      	adds	r0, #1
 8010464:	d01e      	beq.n	80104a4 <_printf_common+0xa4>
 8010466:	6823      	ldr	r3, [r4, #0]
 8010468:	6922      	ldr	r2, [r4, #16]
 801046a:	f003 0306 	and.w	r3, r3, #6
 801046e:	2b04      	cmp	r3, #4
 8010470:	bf02      	ittt	eq
 8010472:	68e5      	ldreq	r5, [r4, #12]
 8010474:	6833      	ldreq	r3, [r6, #0]
 8010476:	1aed      	subeq	r5, r5, r3
 8010478:	68a3      	ldr	r3, [r4, #8]
 801047a:	bf0c      	ite	eq
 801047c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8010480:	2500      	movne	r5, #0
 8010482:	4293      	cmp	r3, r2
 8010484:	bfc4      	itt	gt
 8010486:	1a9b      	subgt	r3, r3, r2
 8010488:	18ed      	addgt	r5, r5, r3
 801048a:	2600      	movs	r6, #0
 801048c:	341a      	adds	r4, #26
 801048e:	42b5      	cmp	r5, r6
 8010490:	d11a      	bne.n	80104c8 <_printf_common+0xc8>
 8010492:	2000      	movs	r0, #0
 8010494:	e008      	b.n	80104a8 <_printf_common+0xa8>
 8010496:	2301      	movs	r3, #1
 8010498:	4652      	mov	r2, sl
 801049a:	4641      	mov	r1, r8
 801049c:	4638      	mov	r0, r7
 801049e:	47c8      	blx	r9
 80104a0:	3001      	adds	r0, #1
 80104a2:	d103      	bne.n	80104ac <_printf_common+0xac>
 80104a4:	f04f 30ff 	mov.w	r0, #4294967295
 80104a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80104ac:	3501      	adds	r5, #1
 80104ae:	e7c6      	b.n	801043e <_printf_common+0x3e>
 80104b0:	18e1      	adds	r1, r4, r3
 80104b2:	1c5a      	adds	r2, r3, #1
 80104b4:	2030      	movs	r0, #48	@ 0x30
 80104b6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80104ba:	4422      	add	r2, r4
 80104bc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80104c0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80104c4:	3302      	adds	r3, #2
 80104c6:	e7c7      	b.n	8010458 <_printf_common+0x58>
 80104c8:	2301      	movs	r3, #1
 80104ca:	4622      	mov	r2, r4
 80104cc:	4641      	mov	r1, r8
 80104ce:	4638      	mov	r0, r7
 80104d0:	47c8      	blx	r9
 80104d2:	3001      	adds	r0, #1
 80104d4:	d0e6      	beq.n	80104a4 <_printf_common+0xa4>
 80104d6:	3601      	adds	r6, #1
 80104d8:	e7d9      	b.n	801048e <_printf_common+0x8e>
	...

080104dc <_printf_i>:
 80104dc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80104e0:	7e0f      	ldrb	r7, [r1, #24]
 80104e2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80104e4:	2f78      	cmp	r7, #120	@ 0x78
 80104e6:	4691      	mov	r9, r2
 80104e8:	4680      	mov	r8, r0
 80104ea:	460c      	mov	r4, r1
 80104ec:	469a      	mov	sl, r3
 80104ee:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80104f2:	d807      	bhi.n	8010504 <_printf_i+0x28>
 80104f4:	2f62      	cmp	r7, #98	@ 0x62
 80104f6:	d80a      	bhi.n	801050e <_printf_i+0x32>
 80104f8:	2f00      	cmp	r7, #0
 80104fa:	f000 80d1 	beq.w	80106a0 <_printf_i+0x1c4>
 80104fe:	2f58      	cmp	r7, #88	@ 0x58
 8010500:	f000 80b8 	beq.w	8010674 <_printf_i+0x198>
 8010504:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8010508:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 801050c:	e03a      	b.n	8010584 <_printf_i+0xa8>
 801050e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8010512:	2b15      	cmp	r3, #21
 8010514:	d8f6      	bhi.n	8010504 <_printf_i+0x28>
 8010516:	a101      	add	r1, pc, #4	@ (adr r1, 801051c <_printf_i+0x40>)
 8010518:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801051c:	08010575 	.word	0x08010575
 8010520:	08010589 	.word	0x08010589
 8010524:	08010505 	.word	0x08010505
 8010528:	08010505 	.word	0x08010505
 801052c:	08010505 	.word	0x08010505
 8010530:	08010505 	.word	0x08010505
 8010534:	08010589 	.word	0x08010589
 8010538:	08010505 	.word	0x08010505
 801053c:	08010505 	.word	0x08010505
 8010540:	08010505 	.word	0x08010505
 8010544:	08010505 	.word	0x08010505
 8010548:	08010687 	.word	0x08010687
 801054c:	080105b3 	.word	0x080105b3
 8010550:	08010641 	.word	0x08010641
 8010554:	08010505 	.word	0x08010505
 8010558:	08010505 	.word	0x08010505
 801055c:	080106a9 	.word	0x080106a9
 8010560:	08010505 	.word	0x08010505
 8010564:	080105b3 	.word	0x080105b3
 8010568:	08010505 	.word	0x08010505
 801056c:	08010505 	.word	0x08010505
 8010570:	08010649 	.word	0x08010649
 8010574:	6833      	ldr	r3, [r6, #0]
 8010576:	1d1a      	adds	r2, r3, #4
 8010578:	681b      	ldr	r3, [r3, #0]
 801057a:	6032      	str	r2, [r6, #0]
 801057c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8010580:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8010584:	2301      	movs	r3, #1
 8010586:	e09c      	b.n	80106c2 <_printf_i+0x1e6>
 8010588:	6833      	ldr	r3, [r6, #0]
 801058a:	6820      	ldr	r0, [r4, #0]
 801058c:	1d19      	adds	r1, r3, #4
 801058e:	6031      	str	r1, [r6, #0]
 8010590:	0606      	lsls	r6, r0, #24
 8010592:	d501      	bpl.n	8010598 <_printf_i+0xbc>
 8010594:	681d      	ldr	r5, [r3, #0]
 8010596:	e003      	b.n	80105a0 <_printf_i+0xc4>
 8010598:	0645      	lsls	r5, r0, #25
 801059a:	d5fb      	bpl.n	8010594 <_printf_i+0xb8>
 801059c:	f9b3 5000 	ldrsh.w	r5, [r3]
 80105a0:	2d00      	cmp	r5, #0
 80105a2:	da03      	bge.n	80105ac <_printf_i+0xd0>
 80105a4:	232d      	movs	r3, #45	@ 0x2d
 80105a6:	426d      	negs	r5, r5
 80105a8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80105ac:	4858      	ldr	r0, [pc, #352]	@ (8010710 <_printf_i+0x234>)
 80105ae:	230a      	movs	r3, #10
 80105b0:	e011      	b.n	80105d6 <_printf_i+0xfa>
 80105b2:	6821      	ldr	r1, [r4, #0]
 80105b4:	6833      	ldr	r3, [r6, #0]
 80105b6:	0608      	lsls	r0, r1, #24
 80105b8:	f853 5b04 	ldr.w	r5, [r3], #4
 80105bc:	d402      	bmi.n	80105c4 <_printf_i+0xe8>
 80105be:	0649      	lsls	r1, r1, #25
 80105c0:	bf48      	it	mi
 80105c2:	b2ad      	uxthmi	r5, r5
 80105c4:	2f6f      	cmp	r7, #111	@ 0x6f
 80105c6:	4852      	ldr	r0, [pc, #328]	@ (8010710 <_printf_i+0x234>)
 80105c8:	6033      	str	r3, [r6, #0]
 80105ca:	bf14      	ite	ne
 80105cc:	230a      	movne	r3, #10
 80105ce:	2308      	moveq	r3, #8
 80105d0:	2100      	movs	r1, #0
 80105d2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80105d6:	6866      	ldr	r6, [r4, #4]
 80105d8:	60a6      	str	r6, [r4, #8]
 80105da:	2e00      	cmp	r6, #0
 80105dc:	db05      	blt.n	80105ea <_printf_i+0x10e>
 80105de:	6821      	ldr	r1, [r4, #0]
 80105e0:	432e      	orrs	r6, r5
 80105e2:	f021 0104 	bic.w	r1, r1, #4
 80105e6:	6021      	str	r1, [r4, #0]
 80105e8:	d04b      	beq.n	8010682 <_printf_i+0x1a6>
 80105ea:	4616      	mov	r6, r2
 80105ec:	fbb5 f1f3 	udiv	r1, r5, r3
 80105f0:	fb03 5711 	mls	r7, r3, r1, r5
 80105f4:	5dc7      	ldrb	r7, [r0, r7]
 80105f6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80105fa:	462f      	mov	r7, r5
 80105fc:	42bb      	cmp	r3, r7
 80105fe:	460d      	mov	r5, r1
 8010600:	d9f4      	bls.n	80105ec <_printf_i+0x110>
 8010602:	2b08      	cmp	r3, #8
 8010604:	d10b      	bne.n	801061e <_printf_i+0x142>
 8010606:	6823      	ldr	r3, [r4, #0]
 8010608:	07df      	lsls	r7, r3, #31
 801060a:	d508      	bpl.n	801061e <_printf_i+0x142>
 801060c:	6923      	ldr	r3, [r4, #16]
 801060e:	6861      	ldr	r1, [r4, #4]
 8010610:	4299      	cmp	r1, r3
 8010612:	bfde      	ittt	le
 8010614:	2330      	movle	r3, #48	@ 0x30
 8010616:	f806 3c01 	strble.w	r3, [r6, #-1]
 801061a:	f106 36ff 	addle.w	r6, r6, #4294967295
 801061e:	1b92      	subs	r2, r2, r6
 8010620:	6122      	str	r2, [r4, #16]
 8010622:	f8cd a000 	str.w	sl, [sp]
 8010626:	464b      	mov	r3, r9
 8010628:	aa03      	add	r2, sp, #12
 801062a:	4621      	mov	r1, r4
 801062c:	4640      	mov	r0, r8
 801062e:	f7ff fee7 	bl	8010400 <_printf_common>
 8010632:	3001      	adds	r0, #1
 8010634:	d14a      	bne.n	80106cc <_printf_i+0x1f0>
 8010636:	f04f 30ff 	mov.w	r0, #4294967295
 801063a:	b004      	add	sp, #16
 801063c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010640:	6823      	ldr	r3, [r4, #0]
 8010642:	f043 0320 	orr.w	r3, r3, #32
 8010646:	6023      	str	r3, [r4, #0]
 8010648:	4832      	ldr	r0, [pc, #200]	@ (8010714 <_printf_i+0x238>)
 801064a:	2778      	movs	r7, #120	@ 0x78
 801064c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8010650:	6823      	ldr	r3, [r4, #0]
 8010652:	6831      	ldr	r1, [r6, #0]
 8010654:	061f      	lsls	r7, r3, #24
 8010656:	f851 5b04 	ldr.w	r5, [r1], #4
 801065a:	d402      	bmi.n	8010662 <_printf_i+0x186>
 801065c:	065f      	lsls	r7, r3, #25
 801065e:	bf48      	it	mi
 8010660:	b2ad      	uxthmi	r5, r5
 8010662:	6031      	str	r1, [r6, #0]
 8010664:	07d9      	lsls	r1, r3, #31
 8010666:	bf44      	itt	mi
 8010668:	f043 0320 	orrmi.w	r3, r3, #32
 801066c:	6023      	strmi	r3, [r4, #0]
 801066e:	b11d      	cbz	r5, 8010678 <_printf_i+0x19c>
 8010670:	2310      	movs	r3, #16
 8010672:	e7ad      	b.n	80105d0 <_printf_i+0xf4>
 8010674:	4826      	ldr	r0, [pc, #152]	@ (8010710 <_printf_i+0x234>)
 8010676:	e7e9      	b.n	801064c <_printf_i+0x170>
 8010678:	6823      	ldr	r3, [r4, #0]
 801067a:	f023 0320 	bic.w	r3, r3, #32
 801067e:	6023      	str	r3, [r4, #0]
 8010680:	e7f6      	b.n	8010670 <_printf_i+0x194>
 8010682:	4616      	mov	r6, r2
 8010684:	e7bd      	b.n	8010602 <_printf_i+0x126>
 8010686:	6833      	ldr	r3, [r6, #0]
 8010688:	6825      	ldr	r5, [r4, #0]
 801068a:	6961      	ldr	r1, [r4, #20]
 801068c:	1d18      	adds	r0, r3, #4
 801068e:	6030      	str	r0, [r6, #0]
 8010690:	062e      	lsls	r6, r5, #24
 8010692:	681b      	ldr	r3, [r3, #0]
 8010694:	d501      	bpl.n	801069a <_printf_i+0x1be>
 8010696:	6019      	str	r1, [r3, #0]
 8010698:	e002      	b.n	80106a0 <_printf_i+0x1c4>
 801069a:	0668      	lsls	r0, r5, #25
 801069c:	d5fb      	bpl.n	8010696 <_printf_i+0x1ba>
 801069e:	8019      	strh	r1, [r3, #0]
 80106a0:	2300      	movs	r3, #0
 80106a2:	6123      	str	r3, [r4, #16]
 80106a4:	4616      	mov	r6, r2
 80106a6:	e7bc      	b.n	8010622 <_printf_i+0x146>
 80106a8:	6833      	ldr	r3, [r6, #0]
 80106aa:	1d1a      	adds	r2, r3, #4
 80106ac:	6032      	str	r2, [r6, #0]
 80106ae:	681e      	ldr	r6, [r3, #0]
 80106b0:	6862      	ldr	r2, [r4, #4]
 80106b2:	2100      	movs	r1, #0
 80106b4:	4630      	mov	r0, r6
 80106b6:	f7ef fd9b 	bl	80001f0 <memchr>
 80106ba:	b108      	cbz	r0, 80106c0 <_printf_i+0x1e4>
 80106bc:	1b80      	subs	r0, r0, r6
 80106be:	6060      	str	r0, [r4, #4]
 80106c0:	6863      	ldr	r3, [r4, #4]
 80106c2:	6123      	str	r3, [r4, #16]
 80106c4:	2300      	movs	r3, #0
 80106c6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80106ca:	e7aa      	b.n	8010622 <_printf_i+0x146>
 80106cc:	6923      	ldr	r3, [r4, #16]
 80106ce:	4632      	mov	r2, r6
 80106d0:	4649      	mov	r1, r9
 80106d2:	4640      	mov	r0, r8
 80106d4:	47d0      	blx	sl
 80106d6:	3001      	adds	r0, #1
 80106d8:	d0ad      	beq.n	8010636 <_printf_i+0x15a>
 80106da:	6823      	ldr	r3, [r4, #0]
 80106dc:	079b      	lsls	r3, r3, #30
 80106de:	d413      	bmi.n	8010708 <_printf_i+0x22c>
 80106e0:	68e0      	ldr	r0, [r4, #12]
 80106e2:	9b03      	ldr	r3, [sp, #12]
 80106e4:	4298      	cmp	r0, r3
 80106e6:	bfb8      	it	lt
 80106e8:	4618      	movlt	r0, r3
 80106ea:	e7a6      	b.n	801063a <_printf_i+0x15e>
 80106ec:	2301      	movs	r3, #1
 80106ee:	4632      	mov	r2, r6
 80106f0:	4649      	mov	r1, r9
 80106f2:	4640      	mov	r0, r8
 80106f4:	47d0      	blx	sl
 80106f6:	3001      	adds	r0, #1
 80106f8:	d09d      	beq.n	8010636 <_printf_i+0x15a>
 80106fa:	3501      	adds	r5, #1
 80106fc:	68e3      	ldr	r3, [r4, #12]
 80106fe:	9903      	ldr	r1, [sp, #12]
 8010700:	1a5b      	subs	r3, r3, r1
 8010702:	42ab      	cmp	r3, r5
 8010704:	dcf2      	bgt.n	80106ec <_printf_i+0x210>
 8010706:	e7eb      	b.n	80106e0 <_printf_i+0x204>
 8010708:	2500      	movs	r5, #0
 801070a:	f104 0619 	add.w	r6, r4, #25
 801070e:	e7f5      	b.n	80106fc <_printf_i+0x220>
 8010710:	0801372d 	.word	0x0801372d
 8010714:	0801373e 	.word	0x0801373e

08010718 <__sflush_r>:
 8010718:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801071c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010720:	0716      	lsls	r6, r2, #28
 8010722:	4605      	mov	r5, r0
 8010724:	460c      	mov	r4, r1
 8010726:	d454      	bmi.n	80107d2 <__sflush_r+0xba>
 8010728:	684b      	ldr	r3, [r1, #4]
 801072a:	2b00      	cmp	r3, #0
 801072c:	dc02      	bgt.n	8010734 <__sflush_r+0x1c>
 801072e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8010730:	2b00      	cmp	r3, #0
 8010732:	dd48      	ble.n	80107c6 <__sflush_r+0xae>
 8010734:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8010736:	2e00      	cmp	r6, #0
 8010738:	d045      	beq.n	80107c6 <__sflush_r+0xae>
 801073a:	2300      	movs	r3, #0
 801073c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8010740:	682f      	ldr	r7, [r5, #0]
 8010742:	6a21      	ldr	r1, [r4, #32]
 8010744:	602b      	str	r3, [r5, #0]
 8010746:	d030      	beq.n	80107aa <__sflush_r+0x92>
 8010748:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801074a:	89a3      	ldrh	r3, [r4, #12]
 801074c:	0759      	lsls	r1, r3, #29
 801074e:	d505      	bpl.n	801075c <__sflush_r+0x44>
 8010750:	6863      	ldr	r3, [r4, #4]
 8010752:	1ad2      	subs	r2, r2, r3
 8010754:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8010756:	b10b      	cbz	r3, 801075c <__sflush_r+0x44>
 8010758:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801075a:	1ad2      	subs	r2, r2, r3
 801075c:	2300      	movs	r3, #0
 801075e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8010760:	6a21      	ldr	r1, [r4, #32]
 8010762:	4628      	mov	r0, r5
 8010764:	47b0      	blx	r6
 8010766:	1c43      	adds	r3, r0, #1
 8010768:	89a3      	ldrh	r3, [r4, #12]
 801076a:	d106      	bne.n	801077a <__sflush_r+0x62>
 801076c:	6829      	ldr	r1, [r5, #0]
 801076e:	291d      	cmp	r1, #29
 8010770:	d82b      	bhi.n	80107ca <__sflush_r+0xb2>
 8010772:	4a2a      	ldr	r2, [pc, #168]	@ (801081c <__sflush_r+0x104>)
 8010774:	40ca      	lsrs	r2, r1
 8010776:	07d6      	lsls	r6, r2, #31
 8010778:	d527      	bpl.n	80107ca <__sflush_r+0xb2>
 801077a:	2200      	movs	r2, #0
 801077c:	6062      	str	r2, [r4, #4]
 801077e:	04d9      	lsls	r1, r3, #19
 8010780:	6922      	ldr	r2, [r4, #16]
 8010782:	6022      	str	r2, [r4, #0]
 8010784:	d504      	bpl.n	8010790 <__sflush_r+0x78>
 8010786:	1c42      	adds	r2, r0, #1
 8010788:	d101      	bne.n	801078e <__sflush_r+0x76>
 801078a:	682b      	ldr	r3, [r5, #0]
 801078c:	b903      	cbnz	r3, 8010790 <__sflush_r+0x78>
 801078e:	6560      	str	r0, [r4, #84]	@ 0x54
 8010790:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010792:	602f      	str	r7, [r5, #0]
 8010794:	b1b9      	cbz	r1, 80107c6 <__sflush_r+0xae>
 8010796:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801079a:	4299      	cmp	r1, r3
 801079c:	d002      	beq.n	80107a4 <__sflush_r+0x8c>
 801079e:	4628      	mov	r0, r5
 80107a0:	f7ff fa9c 	bl	800fcdc <_free_r>
 80107a4:	2300      	movs	r3, #0
 80107a6:	6363      	str	r3, [r4, #52]	@ 0x34
 80107a8:	e00d      	b.n	80107c6 <__sflush_r+0xae>
 80107aa:	2301      	movs	r3, #1
 80107ac:	4628      	mov	r0, r5
 80107ae:	47b0      	blx	r6
 80107b0:	4602      	mov	r2, r0
 80107b2:	1c50      	adds	r0, r2, #1
 80107b4:	d1c9      	bne.n	801074a <__sflush_r+0x32>
 80107b6:	682b      	ldr	r3, [r5, #0]
 80107b8:	2b00      	cmp	r3, #0
 80107ba:	d0c6      	beq.n	801074a <__sflush_r+0x32>
 80107bc:	2b1d      	cmp	r3, #29
 80107be:	d001      	beq.n	80107c4 <__sflush_r+0xac>
 80107c0:	2b16      	cmp	r3, #22
 80107c2:	d11e      	bne.n	8010802 <__sflush_r+0xea>
 80107c4:	602f      	str	r7, [r5, #0]
 80107c6:	2000      	movs	r0, #0
 80107c8:	e022      	b.n	8010810 <__sflush_r+0xf8>
 80107ca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80107ce:	b21b      	sxth	r3, r3
 80107d0:	e01b      	b.n	801080a <__sflush_r+0xf2>
 80107d2:	690f      	ldr	r7, [r1, #16]
 80107d4:	2f00      	cmp	r7, #0
 80107d6:	d0f6      	beq.n	80107c6 <__sflush_r+0xae>
 80107d8:	0793      	lsls	r3, r2, #30
 80107da:	680e      	ldr	r6, [r1, #0]
 80107dc:	bf08      	it	eq
 80107de:	694b      	ldreq	r3, [r1, #20]
 80107e0:	600f      	str	r7, [r1, #0]
 80107e2:	bf18      	it	ne
 80107e4:	2300      	movne	r3, #0
 80107e6:	eba6 0807 	sub.w	r8, r6, r7
 80107ea:	608b      	str	r3, [r1, #8]
 80107ec:	f1b8 0f00 	cmp.w	r8, #0
 80107f0:	dde9      	ble.n	80107c6 <__sflush_r+0xae>
 80107f2:	6a21      	ldr	r1, [r4, #32]
 80107f4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80107f6:	4643      	mov	r3, r8
 80107f8:	463a      	mov	r2, r7
 80107fa:	4628      	mov	r0, r5
 80107fc:	47b0      	blx	r6
 80107fe:	2800      	cmp	r0, #0
 8010800:	dc08      	bgt.n	8010814 <__sflush_r+0xfc>
 8010802:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010806:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801080a:	81a3      	strh	r3, [r4, #12]
 801080c:	f04f 30ff 	mov.w	r0, #4294967295
 8010810:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010814:	4407      	add	r7, r0
 8010816:	eba8 0800 	sub.w	r8, r8, r0
 801081a:	e7e7      	b.n	80107ec <__sflush_r+0xd4>
 801081c:	20400001 	.word	0x20400001

08010820 <_fflush_r>:
 8010820:	b538      	push	{r3, r4, r5, lr}
 8010822:	690b      	ldr	r3, [r1, #16]
 8010824:	4605      	mov	r5, r0
 8010826:	460c      	mov	r4, r1
 8010828:	b913      	cbnz	r3, 8010830 <_fflush_r+0x10>
 801082a:	2500      	movs	r5, #0
 801082c:	4628      	mov	r0, r5
 801082e:	bd38      	pop	{r3, r4, r5, pc}
 8010830:	b118      	cbz	r0, 801083a <_fflush_r+0x1a>
 8010832:	6a03      	ldr	r3, [r0, #32]
 8010834:	b90b      	cbnz	r3, 801083a <_fflush_r+0x1a>
 8010836:	f7ff f835 	bl	800f8a4 <__sinit>
 801083a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801083e:	2b00      	cmp	r3, #0
 8010840:	d0f3      	beq.n	801082a <_fflush_r+0xa>
 8010842:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8010844:	07d0      	lsls	r0, r2, #31
 8010846:	d404      	bmi.n	8010852 <_fflush_r+0x32>
 8010848:	0599      	lsls	r1, r3, #22
 801084a:	d402      	bmi.n	8010852 <_fflush_r+0x32>
 801084c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801084e:	f7ff fa42 	bl	800fcd6 <__retarget_lock_acquire_recursive>
 8010852:	4628      	mov	r0, r5
 8010854:	4621      	mov	r1, r4
 8010856:	f7ff ff5f 	bl	8010718 <__sflush_r>
 801085a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801085c:	07da      	lsls	r2, r3, #31
 801085e:	4605      	mov	r5, r0
 8010860:	d4e4      	bmi.n	801082c <_fflush_r+0xc>
 8010862:	89a3      	ldrh	r3, [r4, #12]
 8010864:	059b      	lsls	r3, r3, #22
 8010866:	d4e1      	bmi.n	801082c <_fflush_r+0xc>
 8010868:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801086a:	f7ff fa35 	bl	800fcd8 <__retarget_lock_release_recursive>
 801086e:	e7dd      	b.n	801082c <_fflush_r+0xc>

08010870 <__swhatbuf_r>:
 8010870:	b570      	push	{r4, r5, r6, lr}
 8010872:	460c      	mov	r4, r1
 8010874:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010878:	2900      	cmp	r1, #0
 801087a:	b096      	sub	sp, #88	@ 0x58
 801087c:	4615      	mov	r5, r2
 801087e:	461e      	mov	r6, r3
 8010880:	da0d      	bge.n	801089e <__swhatbuf_r+0x2e>
 8010882:	89a3      	ldrh	r3, [r4, #12]
 8010884:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8010888:	f04f 0100 	mov.w	r1, #0
 801088c:	bf14      	ite	ne
 801088e:	2340      	movne	r3, #64	@ 0x40
 8010890:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8010894:	2000      	movs	r0, #0
 8010896:	6031      	str	r1, [r6, #0]
 8010898:	602b      	str	r3, [r5, #0]
 801089a:	b016      	add	sp, #88	@ 0x58
 801089c:	bd70      	pop	{r4, r5, r6, pc}
 801089e:	466a      	mov	r2, sp
 80108a0:	f000 f862 	bl	8010968 <_fstat_r>
 80108a4:	2800      	cmp	r0, #0
 80108a6:	dbec      	blt.n	8010882 <__swhatbuf_r+0x12>
 80108a8:	9901      	ldr	r1, [sp, #4]
 80108aa:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80108ae:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80108b2:	4259      	negs	r1, r3
 80108b4:	4159      	adcs	r1, r3
 80108b6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80108ba:	e7eb      	b.n	8010894 <__swhatbuf_r+0x24>

080108bc <__smakebuf_r>:
 80108bc:	898b      	ldrh	r3, [r1, #12]
 80108be:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80108c0:	079d      	lsls	r5, r3, #30
 80108c2:	4606      	mov	r6, r0
 80108c4:	460c      	mov	r4, r1
 80108c6:	d507      	bpl.n	80108d8 <__smakebuf_r+0x1c>
 80108c8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80108cc:	6023      	str	r3, [r4, #0]
 80108ce:	6123      	str	r3, [r4, #16]
 80108d0:	2301      	movs	r3, #1
 80108d2:	6163      	str	r3, [r4, #20]
 80108d4:	b003      	add	sp, #12
 80108d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80108d8:	ab01      	add	r3, sp, #4
 80108da:	466a      	mov	r2, sp
 80108dc:	f7ff ffc8 	bl	8010870 <__swhatbuf_r>
 80108e0:	9f00      	ldr	r7, [sp, #0]
 80108e2:	4605      	mov	r5, r0
 80108e4:	4639      	mov	r1, r7
 80108e6:	4630      	mov	r0, r6
 80108e8:	f7ff fa64 	bl	800fdb4 <_malloc_r>
 80108ec:	b948      	cbnz	r0, 8010902 <__smakebuf_r+0x46>
 80108ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80108f2:	059a      	lsls	r2, r3, #22
 80108f4:	d4ee      	bmi.n	80108d4 <__smakebuf_r+0x18>
 80108f6:	f023 0303 	bic.w	r3, r3, #3
 80108fa:	f043 0302 	orr.w	r3, r3, #2
 80108fe:	81a3      	strh	r3, [r4, #12]
 8010900:	e7e2      	b.n	80108c8 <__smakebuf_r+0xc>
 8010902:	89a3      	ldrh	r3, [r4, #12]
 8010904:	6020      	str	r0, [r4, #0]
 8010906:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801090a:	81a3      	strh	r3, [r4, #12]
 801090c:	9b01      	ldr	r3, [sp, #4]
 801090e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8010912:	b15b      	cbz	r3, 801092c <__smakebuf_r+0x70>
 8010914:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010918:	4630      	mov	r0, r6
 801091a:	f000 f837 	bl	801098c <_isatty_r>
 801091e:	b128      	cbz	r0, 801092c <__smakebuf_r+0x70>
 8010920:	89a3      	ldrh	r3, [r4, #12]
 8010922:	f023 0303 	bic.w	r3, r3, #3
 8010926:	f043 0301 	orr.w	r3, r3, #1
 801092a:	81a3      	strh	r3, [r4, #12]
 801092c:	89a3      	ldrh	r3, [r4, #12]
 801092e:	431d      	orrs	r5, r3
 8010930:	81a5      	strh	r5, [r4, #12]
 8010932:	e7cf      	b.n	80108d4 <__smakebuf_r+0x18>

08010934 <memmove>:
 8010934:	4288      	cmp	r0, r1
 8010936:	b510      	push	{r4, lr}
 8010938:	eb01 0402 	add.w	r4, r1, r2
 801093c:	d902      	bls.n	8010944 <memmove+0x10>
 801093e:	4284      	cmp	r4, r0
 8010940:	4623      	mov	r3, r4
 8010942:	d807      	bhi.n	8010954 <memmove+0x20>
 8010944:	1e43      	subs	r3, r0, #1
 8010946:	42a1      	cmp	r1, r4
 8010948:	d008      	beq.n	801095c <memmove+0x28>
 801094a:	f811 2b01 	ldrb.w	r2, [r1], #1
 801094e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8010952:	e7f8      	b.n	8010946 <memmove+0x12>
 8010954:	4402      	add	r2, r0
 8010956:	4601      	mov	r1, r0
 8010958:	428a      	cmp	r2, r1
 801095a:	d100      	bne.n	801095e <memmove+0x2a>
 801095c:	bd10      	pop	{r4, pc}
 801095e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8010962:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8010966:	e7f7      	b.n	8010958 <memmove+0x24>

08010968 <_fstat_r>:
 8010968:	b538      	push	{r3, r4, r5, lr}
 801096a:	4d07      	ldr	r5, [pc, #28]	@ (8010988 <_fstat_r+0x20>)
 801096c:	2300      	movs	r3, #0
 801096e:	4604      	mov	r4, r0
 8010970:	4608      	mov	r0, r1
 8010972:	4611      	mov	r1, r2
 8010974:	602b      	str	r3, [r5, #0]
 8010976:	f7f1 ffc0 	bl	80028fa <_fstat>
 801097a:	1c43      	adds	r3, r0, #1
 801097c:	d102      	bne.n	8010984 <_fstat_r+0x1c>
 801097e:	682b      	ldr	r3, [r5, #0]
 8010980:	b103      	cbz	r3, 8010984 <_fstat_r+0x1c>
 8010982:	6023      	str	r3, [r4, #0]
 8010984:	bd38      	pop	{r3, r4, r5, pc}
 8010986:	bf00      	nop
 8010988:	20001530 	.word	0x20001530

0801098c <_isatty_r>:
 801098c:	b538      	push	{r3, r4, r5, lr}
 801098e:	4d06      	ldr	r5, [pc, #24]	@ (80109a8 <_isatty_r+0x1c>)
 8010990:	2300      	movs	r3, #0
 8010992:	4604      	mov	r4, r0
 8010994:	4608      	mov	r0, r1
 8010996:	602b      	str	r3, [r5, #0]
 8010998:	f7f1 ffbf 	bl	800291a <_isatty>
 801099c:	1c43      	adds	r3, r0, #1
 801099e:	d102      	bne.n	80109a6 <_isatty_r+0x1a>
 80109a0:	682b      	ldr	r3, [r5, #0]
 80109a2:	b103      	cbz	r3, 80109a6 <_isatty_r+0x1a>
 80109a4:	6023      	str	r3, [r4, #0]
 80109a6:	bd38      	pop	{r3, r4, r5, pc}
 80109a8:	20001530 	.word	0x20001530

080109ac <_sbrk_r>:
 80109ac:	b538      	push	{r3, r4, r5, lr}
 80109ae:	4d06      	ldr	r5, [pc, #24]	@ (80109c8 <_sbrk_r+0x1c>)
 80109b0:	2300      	movs	r3, #0
 80109b2:	4604      	mov	r4, r0
 80109b4:	4608      	mov	r0, r1
 80109b6:	602b      	str	r3, [r5, #0]
 80109b8:	f7f1 ffc8 	bl	800294c <_sbrk>
 80109bc:	1c43      	adds	r3, r0, #1
 80109be:	d102      	bne.n	80109c6 <_sbrk_r+0x1a>
 80109c0:	682b      	ldr	r3, [r5, #0]
 80109c2:	b103      	cbz	r3, 80109c6 <_sbrk_r+0x1a>
 80109c4:	6023      	str	r3, [r4, #0]
 80109c6:	bd38      	pop	{r3, r4, r5, pc}
 80109c8:	20001530 	.word	0x20001530

080109cc <memcpy>:
 80109cc:	440a      	add	r2, r1
 80109ce:	4291      	cmp	r1, r2
 80109d0:	f100 33ff 	add.w	r3, r0, #4294967295
 80109d4:	d100      	bne.n	80109d8 <memcpy+0xc>
 80109d6:	4770      	bx	lr
 80109d8:	b510      	push	{r4, lr}
 80109da:	f811 4b01 	ldrb.w	r4, [r1], #1
 80109de:	f803 4f01 	strb.w	r4, [r3, #1]!
 80109e2:	4291      	cmp	r1, r2
 80109e4:	d1f9      	bne.n	80109da <memcpy+0xe>
 80109e6:	bd10      	pop	{r4, pc}

080109e8 <_realloc_r>:
 80109e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80109ec:	4607      	mov	r7, r0
 80109ee:	4614      	mov	r4, r2
 80109f0:	460d      	mov	r5, r1
 80109f2:	b921      	cbnz	r1, 80109fe <_realloc_r+0x16>
 80109f4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80109f8:	4611      	mov	r1, r2
 80109fa:	f7ff b9db 	b.w	800fdb4 <_malloc_r>
 80109fe:	b92a      	cbnz	r2, 8010a0c <_realloc_r+0x24>
 8010a00:	f7ff f96c 	bl	800fcdc <_free_r>
 8010a04:	4625      	mov	r5, r4
 8010a06:	4628      	mov	r0, r5
 8010a08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010a0c:	f000 f81a 	bl	8010a44 <_malloc_usable_size_r>
 8010a10:	4284      	cmp	r4, r0
 8010a12:	4606      	mov	r6, r0
 8010a14:	d802      	bhi.n	8010a1c <_realloc_r+0x34>
 8010a16:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8010a1a:	d8f4      	bhi.n	8010a06 <_realloc_r+0x1e>
 8010a1c:	4621      	mov	r1, r4
 8010a1e:	4638      	mov	r0, r7
 8010a20:	f7ff f9c8 	bl	800fdb4 <_malloc_r>
 8010a24:	4680      	mov	r8, r0
 8010a26:	b908      	cbnz	r0, 8010a2c <_realloc_r+0x44>
 8010a28:	4645      	mov	r5, r8
 8010a2a:	e7ec      	b.n	8010a06 <_realloc_r+0x1e>
 8010a2c:	42b4      	cmp	r4, r6
 8010a2e:	4622      	mov	r2, r4
 8010a30:	4629      	mov	r1, r5
 8010a32:	bf28      	it	cs
 8010a34:	4632      	movcs	r2, r6
 8010a36:	f7ff ffc9 	bl	80109cc <memcpy>
 8010a3a:	4629      	mov	r1, r5
 8010a3c:	4638      	mov	r0, r7
 8010a3e:	f7ff f94d 	bl	800fcdc <_free_r>
 8010a42:	e7f1      	b.n	8010a28 <_realloc_r+0x40>

08010a44 <_malloc_usable_size_r>:
 8010a44:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010a48:	1f18      	subs	r0, r3, #4
 8010a4a:	2b00      	cmp	r3, #0
 8010a4c:	bfbc      	itt	lt
 8010a4e:	580b      	ldrlt	r3, [r1, r0]
 8010a50:	18c0      	addlt	r0, r0, r3
 8010a52:	4770      	bx	lr

08010a54 <_init>:
 8010a54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010a56:	bf00      	nop
 8010a58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010a5a:	bc08      	pop	{r3}
 8010a5c:	469e      	mov	lr, r3
 8010a5e:	4770      	bx	lr

08010a60 <_fini>:
 8010a60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010a62:	bf00      	nop
 8010a64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010a66:	bc08      	pop	{r3}
 8010a68:	469e      	mov	lr, r3
 8010a6a:	4770      	bx	lr
