// Seed: 1242522823
module module_0;
  wire id_1;
  module_3 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign module_1.type_5 = 0;
  assign id_2 = 1;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1
);
  assign id_3 = id_0;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output wand id_0,
    input  tri0 id_1,
    output wand id_2,
    input  tri0 id_3,
    input  wor  id_4
);
  assign id_0 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  wire id_6;
  assign id_2 = id_4;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  inout wire id_18;
  output wire id_17;
  input wire id_16;
  input wire id_15;
  input wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_19, id_20;
  assign id_8 = -1'b0;
endmodule
