---
name: Bug report
about: Report a bug (incorrect behaviors) of XiangShan Processor Cores.
title: ''
labels: 'bug report'
assignees: ''

---

#### Before start
PLEASE MAKE SURE you have done these: 
- [x] (Select what you have done like this)
- [ ] I have read the [RISC-V ISA Manual](https://github.com/riscv/riscv-isa-manual) and this is not a RISC-V ISA question.
- [ ] I have read the [XiangShan Documents](https://xiangshan-doc.readthedocs.io/zh_CN/latest).
- [ ] I have searched the previous issues and did not find anything relevant.
- [ ] I have reviewed the commit messages from the relevant commit history.

#### Describe the bug
A clear and concise description of what the bug is.

#### Screenshots
If applicable, add screenshots to help explain your problem.

#### Expected behavior
A clear and concise description of what you expected to happen.

#### To Reproduce
Steps to reproduce the bug. Also a corresponding minimal workload (source code and bin) along with a description.

#### Environment (please complete the following information):
 - XiangShan branch: [paste branch name here if applicable]
 - XiangShan commit id: [paste commit id here if applicable]
 - NEMU commit id: [paste commit id here if applicable]
 - SPIKE commit id: [paste commit id here if applicable]

#### Additional context
Add any other context about the problem here.
