{"coursehistories": {"path": "/coursehistories/2818"}, "description": "Explores the design aspects involved in the realization of an integrated circuit from device up to the register/subsystem level. It addresses major design methodologies with emphasis placed on the structured design. The course includes the study of MOS device characteristics, the critical interconnect and gate characteristics which determine the performance of VLSI circuits, and NMOS and CMOS logic design. Students will use state-of-the-art CAD tools to verify designs and develop efficient circuit layouts. \n\n", "semester": "2007A", "name": "DIG INTEG CIRC&VLSI-FUND", "reviews": {"path": "/courses/14464/reviews", "values": [{"ratings": {"rAmountLearned": "2.79", "rDifficulty": "3.14", "rStimulateInterest": "2.43", "rRecommendMajor": "2.93", "rCourseQuality": "2.50", "rWorkRequired": "3.71", "rInstructorAccess": "3.00", "rReadingsValue": "2.64", "rRecommendNonMajor": "1.46", "rCommAbility": "3.21", "rInstructorQuality": "3.00"}, "section": {"name": "DIG INTEG CIRC&VLSI-FUND", "sectionnum": "001", "primary_alias": "ESE-570-001", "path": "/courses/14464/sections/001", "id": "14464-001", "aliases": ["ESE-570-001"]}, "comments": "", "num_students": 30, "path": "/courses/14464/sections/001/reviews/4166-JOHN-A-CARELLI", "instructor": {"path": "/instructors/4166-JOHN-A-CARELLI", "first_name": "JOHN A", "last_name": "CARELLI", "id": "4166-JOHN-A-CARELLI", "name": "JOHN A CARELLI"}, "num_reviewers": 16, "id": "14464-001-4166-JOHN-A-CARELLI"}]}, "credits": null, "primary_alias": "ESE-570", "path": "/courses/14464", "sections": {"path": "/courses/14464/sections", "values": [{"name": "DIG INTEG CIRC&VLSI-FUND", "sectionnum": "001", "primary_alias": "ESE-570-001", "path": "/courses/14464/sections/001", "id": "14464-001", "aliases": ["ESE-570-001"]}]}, "id": 14464, "aliases": ["ESE-570"]}