// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module lz4CompressEngineRun_lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_compress (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        arrayidx48_promoted172_reload,
        arrayidx42_3_promoted170_reload,
        arrayidx71_promoted168_reload,
        arrayidx61_promoted166_reload,
        arrayidx54_promoted164_reload,
        sub27,
        compressdStream_din,
        compressdStream_full_n,
        compressdStream_write,
        compressdStream_num_data_valid,
        compressdStream_fifo_cap,
        dict_1_address0,
        dict_1_ce0,
        dict_1_we0,
        dict_1_d0,
        dict_1_q0,
        dict_address0,
        dict_ce0,
        dict_we0,
        dict_d0,
        dict_q0,
        inStream_dout,
        inStream_empty_n,
        inStream_read,
        present_window_15_out,
        present_window_15_out_ap_vld,
        present_window_14_out,
        present_window_14_out_ap_vld,
        present_window_13_out,
        present_window_13_out_ap_vld,
        present_window_12_out,
        present_window_12_out_ap_vld,
        present_window_11_out,
        present_window_11_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 3'd1;
parameter    ap_ST_fsm_pp0_stage1 = 3'd2;
parameter    ap_ST_fsm_pp0_stage2 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] arrayidx48_promoted172_reload;
input  [7:0] arrayidx42_3_promoted170_reload;
input  [7:0] arrayidx71_promoted168_reload;
input  [7:0] arrayidx61_promoted166_reload;
input  [7:0] arrayidx54_promoted164_reload;
input  [31:0] sub27;
output  [31:0] compressdStream_din;
input   compressdStream_full_n;
output   compressdStream_write;
input  [3:0] compressdStream_num_data_valid;
input  [3:0] compressdStream_fifo_cap;
output  [10:0] dict_1_address0;
output   dict_1_ce0;
output   dict_1_we0;
output  [431:0] dict_1_d0;
input  [431:0] dict_1_q0;
output  [10:0] dict_address0;
output   dict_ce0;
output   dict_we0;
output  [431:0] dict_d0;
input  [431:0] dict_q0;
input  [7:0] inStream_dout;
input   inStream_empty_n;
output   inStream_read;
output  [7:0] present_window_15_out;
output   present_window_15_out_ap_vld;
output  [7:0] present_window_14_out;
output   present_window_14_out_ap_vld;
output  [7:0] present_window_13_out;
output   present_window_13_out_ap_vld;
output  [7:0] present_window_12_out;
output   present_window_12_out_ap_vld;
output  [7:0] present_window_11_out;
output   present_window_11_out_ap_vld;

reg ap_idle;
reg compressdStream_write;
reg inStream_read;
reg present_window_15_out_ap_vld;
reg present_window_14_out_ap_vld;
reg present_window_13_out_ap_vld;
reg present_window_12_out_ap_vld;
reg present_window_11_out_ap_vld;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2_subdone;
reg    ap_enable_reg_pp0_iter0_reg;
reg   [0:0] icmp_ln93_reg_2749;
reg    ap_condition_exit_pp0_iter0_stage2;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    compressdStream_blk_n;
wire    ap_block_pp0_stage0_grp1;
reg    inStream_blk_n;
wire    ap_block_pp0_stage0_11001_grp0;
reg    ap_block_pp0_stage0_subdone_grp0_done_reg;
wire    ap_block_pp0_stage0_subdone_grp0;
reg    ap_block_pp0_stage0_subdone;
reg   [31:0] i_1_reg_2716;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_11001;
reg   [7:0] present_window_12_load_reg_2722;
reg   [7:0] present_window_14_load_reg_2736;
wire   [0:0] icmp_ln93_fu_461_p2;
wire   [8:0] present_window_14_cast6_fu_470_p1;
reg   [8:0] present_window_14_cast6_reg_2753;
wire   [8:0] add_ln123_fu_474_p2;
reg   [8:0] add_ln123_reg_2758;
reg   [7:0] present_window_11_load_reg_2763;
wire    ap_block_pp0_stage2_11001;
reg   [7:0] present_window_11_load_reg_2763_pp0_iter1_reg;
reg   [7:0] present_window_13_load_reg_2776;
reg   [7:0] present_window_15_load_reg_2789;
wire   [0:0] trunc_ln111_fu_586_p1;
reg   [0:0] trunc_ln111_reg_2802;
reg   [10:0] dict_addr_reg_2807;
reg   [10:0] dict_1_addr_reg_2812;
wire   [31:0] currIdx_reg_fu_606_p2;
reg   [31:0] currIdx_reg_reg_2817;
reg    ap_block_state4_pp0_stage0_iter1_grp1;
reg    ap_block_pp0_stage0_11001_grp1;
reg   [23:0] compareIdx_reg_2833;
wire   [2:0] zext_ln165_fu_744_p1;
reg   [2:0] zext_ln165_reg_2838;
wire   [0:0] done_3_fu_763_p2;
reg   [0:0] done_3_reg_2843;
wire   [2:0] len_5_fu_769_p2;
reg   [2:0] len_5_reg_2849;
wire   [0:0] icmp_ln168_3_fu_785_p2;
reg   [0:0] icmp_ln168_3_reg_2854;
wire   [0:0] icmp_ln168_4_fu_800_p2;
reg   [0:0] icmp_ln168_4_reg_2859;
reg   [23:0] compareIdx_1_reg_2864;
wire   [1:0] len_15_fu_905_p3;
reg   [1:0] len_15_reg_2869;
wire   [0:0] done_8_fu_928_p2;
reg   [0:0] done_8_reg_2874;
wire   [0:0] icmp_ln168_9_fu_944_p2;
reg   [0:0] icmp_ln168_9_reg_2880;
wire   [0:0] icmp_ln168_10_fu_959_p2;
reg   [0:0] icmp_ln168_10_reg_2885;
reg   [23:0] compareIdx_2_reg_2890;
wire   [1:0] len_26_fu_1064_p3;
reg   [1:0] len_26_reg_2895;
wire   [0:0] done_13_fu_1087_p2;
reg   [0:0] done_13_reg_2900;
wire   [0:0] icmp_ln168_15_fu_1103_p2;
reg   [0:0] icmp_ln168_15_reg_2906;
wire   [0:0] icmp_ln168_16_fu_1118_p2;
reg   [0:0] icmp_ln168_16_reg_2911;
reg   [23:0] compareIdx_3_reg_2916;
wire   [1:0] len_37_fu_1223_p3;
reg   [1:0] len_37_reg_2921;
wire   [0:0] done_18_fu_1246_p2;
reg   [0:0] done_18_reg_2926;
wire   [0:0] icmp_ln168_21_fu_1262_p2;
reg   [0:0] icmp_ln168_21_reg_2932;
wire   [0:0] icmp_ln168_22_fu_1277_p2;
reg   [0:0] icmp_ln168_22_reg_2937;
reg   [23:0] compareIdx_4_reg_2942;
wire   [1:0] len_48_fu_1382_p3;
reg   [1:0] len_48_reg_2947;
wire   [0:0] done_23_fu_1405_p2;
reg   [0:0] done_23_reg_2952;
wire   [0:0] icmp_ln168_27_fu_1421_p2;
reg   [0:0] icmp_ln168_27_reg_2958;
wire   [0:0] icmp_ln168_28_fu_1436_p2;
reg   [0:0] icmp_ln168_28_reg_2963;
reg   [23:0] compareIdx_5_reg_2968;
wire   [1:0] len_59_fu_1541_p3;
reg   [1:0] len_59_reg_2973;
wire   [0:0] done_28_fu_1564_p2;
reg   [0:0] done_28_reg_2978;
wire   [0:0] icmp_ln168_33_fu_1580_p2;
reg   [0:0] icmp_ln168_33_reg_2984;
wire   [0:0] icmp_ln168_34_fu_1595_p2;
reg   [0:0] icmp_ln168_34_reg_2989;
wire   [0:0] done_14_fu_1872_p2;
reg   [0:0] done_14_reg_2994;
wire   [2:0] len_30_fu_1882_p3;
reg   [2:0] len_30_reg_2999;
wire   [2:0] len_31_fu_1890_p2;
reg   [2:0] len_31_reg_3004;
wire   [0:0] icmp_ln178_2_fu_1896_p2;
reg   [0:0] icmp_ln178_2_reg_3009;
wire   [0:0] icmp_ln179_2_fu_1916_p2;
reg   [0:0] icmp_ln179_2_reg_3014;
wire   [31:0] match_offset_2_fu_1922_p2;
reg   [31:0] match_offset_2_reg_3019;
wire   [2:0] len_39_fu_1940_p3;
reg   [2:0] len_39_reg_3026;
wire   [0:0] done_19_fu_1947_p2;
reg   [0:0] done_19_reg_3032;
wire   [0:0] icmp_ln178_3_fu_1951_p2;
reg   [0:0] icmp_ln178_3_reg_3038;
wire   [31:0] sub_ln179_3_fu_1956_p2;
reg   [31:0] sub_ln179_3_reg_3043;
wire   [0:0] icmp_ln179_3_fu_1971_p2;
reg   [0:0] icmp_ln179_3_reg_3048;
wire   [0:0] icmp_ln178_4_fu_1980_p2;
reg   [0:0] icmp_ln178_4_reg_3053;
wire   [31:0] sub_ln179_4_fu_1985_p2;
reg   [31:0] sub_ln179_4_reg_3058;
wire   [0:0] icmp_ln179_4_fu_2000_p2;
reg   [0:0] icmp_ln179_4_reg_3063;
wire   [0:0] icmp_ln178_5_fu_2009_p2;
reg   [0:0] icmp_ln178_5_reg_3068;
wire   [31:0] sub_ln179_5_fu_2014_p2;
reg   [31:0] sub_ln179_5_reg_3073;
wire   [0:0] icmp_ln179_5_fu_2029_p2;
reg   [0:0] icmp_ln179_5_reg_3078;
wire   [2:0] match_length_3_fu_2111_p3;
reg   [2:0] match_length_3_reg_3083;
wire   [15:0] select_ln191_4_fu_2141_p3;
reg   [15:0] select_ln191_4_reg_3089;
wire   [31:0] match_offset_4_fu_2316_p2;
reg   [31:0] match_offset_4_reg_3094;
wire   [0:0] done_29_fu_2361_p2;
reg   [0:0] done_29_reg_3099;
wire   [2:0] len_63_fu_2371_p3;
reg   [2:0] len_63_reg_3104;
wire   [0:0] and_ln191_2_fu_2406_p2;
reg   [0:0] and_ln191_2_reg_3110;
wire   [0:0] and_ln191_3_fu_2447_p2;
reg   [0:0] and_ln191_3_reg_3115;
wire   [0:0] and_ln191_4_fu_2489_p2;
reg   [0:0] and_ln191_4_reg_3120;
wire   [2:0] match_length_9_fu_2495_p3;
reg   [2:0] match_length_9_reg_3125;
wire   [15:0] select_ln191_2_fu_2510_p3;
reg   [15:0] select_ln191_2_reg_3131;
wire   [63:0] zext_ln111_fu_600_p1;
wire    ap_block_pp0_stage2;
reg   [31:0] i_fu_288;
wire   [31:0] i_2_fu_1601_p2;
wire    ap_loop_init;
wire    ap_block_pp0_stage1;
reg   [7:0] present_window_11_fu_292;
reg   [7:0] present_window_12_fu_296;
reg   [7:0] present_window_13_fu_300;
reg   [7:0] present_window_14_fu_304;
reg   [7:0] present_window_15_fu_308;
reg    ap_block_pp0_stage0_01001_grp1;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter1_stage0;
reg    ap_idle_pp0_0to0;
wire    ap_block_pp0_stage0_01001_grp0;
reg    dict_ce0_local;
reg   [10:0] dict_address0_local;
reg    dict_we0_local;
wire   [431:0] dictWriteValue_fu_626_p9;
reg    dict_1_ce0_local;
reg   [10:0] dict_1_address0_local;
reg    dict_1_we0_local;
wire   [8:0] zext_ln119_fu_466_p1;
wire   [10:0] shl_ln1_fu_501_p3;
wire   [8:0] zext_ln121_fu_512_p1;
wire   [8:0] tmp1_fu_516_p2;
wire   [10:0] tmp2_fu_521_p3;
wire   [8:0] factor_fu_533_p3;
wire   [9:0] zext_ln123_1_fu_545_p1;
wire   [9:0] zext_ln123_fu_541_p1;
wire   [9:0] add_ln123_1_fu_548_p2;
wire   [11:0] shl_ln_fu_493_p3;
wire   [11:0] tmp19_cast_fu_529_p1;
wire   [10:0] zext_ln123_2_fu_554_p1;
wire   [10:0] zext_ln118_fu_489_p1;
wire   [10:0] add_ln123_3_fu_564_p2;
wire   [11:0] zext_ln123_3_fu_570_p1;
wire   [11:0] zext_ln120_fu_508_p1;
wire   [11:0] add_ln123_4_fu_574_p2;
wire   [11:0] add_ln123_2_fu_558_p2;
wire   [11:0] add_ln123_5_fu_580_p2;
wire   [10:0] lshr_ln1_fu_590_p4;
wire   [431:0] dictReadValue_reg_fu_611_p3;
wire   [359:0] trunc_ln127_fu_618_p1;
wire   [23:0] trunc_ln132_fu_622_p1;
wire   [7:0] trunc_ln168_fu_653_p1;
wire   [0:0] len_fu_657_p2;
wire   [7:0] tmp_2_fu_672_p4;
wire   [0:0] icmp_ln168_fu_682_p2;
wire   [0:0] done_fu_666_p2;
wire   [0:0] done_1_fu_687_p2;
wire   [1:0] zext_ln168_fu_662_p1;
wire   [1:0] len_1_fu_693_p3;
wire   [7:0] tmp_3_fu_709_p4;
wire   [0:0] icmp_ln168_1_fu_719_p2;
wire   [1:0] len_2_fu_701_p3;
wire   [0:0] done_2_fu_724_p2;
wire   [1:0] len_3_fu_730_p2;
wire   [1:0] len_4_fu_736_p3;
wire   [7:0] tmp_4_fu_748_p4;
wire   [0:0] icmp_ln168_2_fu_758_p2;
wire   [7:0] tmp_5_fu_775_p4;
wire   [7:0] tmp_6_fu_790_p4;
wire   [7:0] tmp_8_fu_816_p4;
wire   [0:0] len_11_fu_826_p2;
wire   [7:0] tmp_9_fu_841_p4;
wire   [0:0] icmp_ln168_6_fu_851_p2;
wire   [0:0] done_5_fu_835_p2;
wire   [0:0] done_6_fu_856_p2;
wire   [1:0] zext_ln168_1_fu_831_p1;
wire   [1:0] len_12_fu_862_p3;
wire   [7:0] tmp_s_fu_878_p4;
wire   [0:0] icmp_ln168_7_fu_888_p2;
wire   [1:0] len_13_fu_870_p3;
wire   [0:0] done_7_fu_893_p2;
wire   [1:0] len_14_fu_899_p2;
wire   [7:0] tmp_7_fu_913_p4;
wire   [0:0] icmp_ln168_8_fu_923_p2;
wire   [7:0] tmp_1_fu_934_p4;
wire   [7:0] tmp_10_fu_949_p4;
wire   [7:0] tmp_12_fu_975_p4;
wire   [0:0] len_22_fu_985_p2;
wire   [7:0] tmp_13_fu_1000_p4;
wire   [0:0] icmp_ln168_12_fu_1010_p2;
wire   [0:0] done_10_fu_994_p2;
wire   [0:0] done_11_fu_1015_p2;
wire   [1:0] zext_ln168_2_fu_990_p1;
wire   [1:0] len_23_fu_1021_p3;
wire   [7:0] tmp_14_fu_1037_p4;
wire   [0:0] icmp_ln168_13_fu_1047_p2;
wire   [1:0] len_24_fu_1029_p3;
wire   [0:0] done_12_fu_1052_p2;
wire   [1:0] len_25_fu_1058_p2;
wire   [7:0] tmp_15_fu_1072_p4;
wire   [0:0] icmp_ln168_14_fu_1082_p2;
wire   [7:0] tmp_16_fu_1093_p4;
wire   [7:0] tmp_17_fu_1108_p4;
wire   [7:0] tmp_18_fu_1134_p4;
wire   [0:0] len_33_fu_1144_p2;
wire   [7:0] tmp_19_fu_1159_p4;
wire   [0:0] icmp_ln168_18_fu_1169_p2;
wire   [0:0] done_15_fu_1153_p2;
wire   [0:0] done_16_fu_1174_p2;
wire   [1:0] zext_ln168_3_fu_1149_p1;
wire   [1:0] len_34_fu_1180_p3;
wire   [7:0] tmp_20_fu_1196_p4;
wire   [0:0] icmp_ln168_19_fu_1206_p2;
wire   [1:0] len_35_fu_1188_p3;
wire   [0:0] done_17_fu_1211_p2;
wire   [1:0] len_36_fu_1217_p2;
wire   [7:0] tmp_21_fu_1231_p4;
wire   [0:0] icmp_ln168_20_fu_1241_p2;
wire   [7:0] tmp_22_fu_1252_p4;
wire   [7:0] tmp_23_fu_1267_p4;
wire   [7:0] tmp_24_fu_1293_p4;
wire   [0:0] len_44_fu_1303_p2;
wire   [7:0] tmp_25_fu_1318_p4;
wire   [0:0] icmp_ln168_24_fu_1328_p2;
wire   [0:0] done_20_fu_1312_p2;
wire   [0:0] done_21_fu_1333_p2;
wire   [1:0] zext_ln168_4_fu_1308_p1;
wire   [1:0] len_45_fu_1339_p3;
wire   [7:0] tmp_26_fu_1355_p4;
wire   [0:0] icmp_ln168_25_fu_1365_p2;
wire   [1:0] len_46_fu_1347_p3;
wire   [0:0] done_22_fu_1370_p2;
wire   [1:0] len_47_fu_1376_p2;
wire   [7:0] tmp_27_fu_1390_p4;
wire   [0:0] icmp_ln168_26_fu_1400_p2;
wire   [7:0] tmp_28_fu_1411_p4;
wire   [7:0] tmp_29_fu_1426_p4;
wire   [7:0] tmp_30_fu_1452_p4;
wire   [0:0] len_55_fu_1462_p2;
wire   [7:0] tmp_31_fu_1477_p4;
wire   [0:0] icmp_ln168_30_fu_1487_p2;
wire   [0:0] done_25_fu_1471_p2;
wire   [0:0] done_26_fu_1492_p2;
wire   [1:0] zext_ln168_5_fu_1467_p1;
wire   [1:0] len_56_fu_1498_p3;
wire   [7:0] tmp_32_fu_1514_p4;
wire   [0:0] icmp_ln168_31_fu_1524_p2;
wire   [1:0] len_57_fu_1506_p3;
wire   [0:0] done_27_fu_1529_p2;
wire   [1:0] len_58_fu_1535_p2;
wire   [7:0] tmp_33_fu_1549_p4;
wire   [0:0] icmp_ln168_32_fu_1559_p2;
wire   [7:0] tmp_34_fu_1570_p4;
wire   [7:0] tmp_35_fu_1585_p4;
wire    ap_block_pp0_stage0_grp0;
wire   [2:0] len_6_fu_1635_p3;
wire   [0:0] done_4_fu_1640_p2;
wire   [2:0] len_7_fu_1644_p2;
wire   [2:0] len_8_fu_1650_p3;
wire   [0:0] or_ln168_fu_1658_p2;
wire   [2:0] len_9_fu_1663_p2;
wire   [31:0] zext_ln161_fu_1632_p1;
wire   [31:0] sub_ln179_fu_1682_p2;
wire   [15:0] tmp_fu_1687_p4;
wire   [31:0] match_offset_fu_1703_p2;
wire   [2:0] len_66_fu_1669_p3;
wire   [0:0] icmp_ln185_1_fu_1721_p2;
wire   [0:0] icmp_ln185_fu_1715_p2;
wire   [2:0] zext_ln165_1_fu_1736_p1;
wire   [2:0] len_16_fu_1739_p2;
wire   [2:0] len_17_fu_1745_p3;
wire   [0:0] done_9_fu_1752_p2;
wire   [2:0] len_18_fu_1756_p2;
wire   [2:0] len_19_fu_1762_p3;
wire   [0:0] or_ln168_5_fu_1770_p2;
wire   [2:0] len_20_fu_1775_p2;
wire   [2:0] len_67_fu_1781_p3;
wire   [31:0] zext_ln161_1_fu_1733_p1;
wire   [31:0] sub_ln179_1_fu_1802_p2;
wire   [15:0] tmp_36_fu_1807_p4;
wire   [31:0] match_offset_1_fu_1823_p2;
wire   [0:0] icmp_ln185_3_fu_1841_p2;
wire   [0:0] icmp_ln185_2_fu_1835_p2;
wire   [2:0] zext_ln165_2_fu_1856_p1;
wire   [2:0] len_27_fu_1859_p2;
wire   [2:0] len_28_fu_1865_p3;
wire   [2:0] len_29_fu_1876_p2;
wire   [31:0] zext_ln161_2_fu_1853_p1;
wire   [31:0] sub_ln179_2_fu_1901_p2;
wire   [15:0] tmp_38_fu_1906_p4;
wire   [2:0] zext_ln165_3_fu_1931_p1;
wire   [2:0] len_38_fu_1934_p2;
wire   [31:0] zext_ln161_3_fu_1928_p1;
wire   [15:0] tmp_40_fu_1961_p4;
wire   [31:0] zext_ln161_4_fu_1977_p1;
wire   [15:0] tmp_42_fu_1990_p4;
wire   [31:0] zext_ln161_5_fu_2006_p1;
wire   [15:0] tmp_44_fu_2019_p4;
wire   [0:0] or_ln185_fu_1727_p2;
wire   [0:0] icmp_ln179_fu_1697_p2;
wire   [0:0] and_ln191_6_fu_2035_p2;
wire   [0:0] icmp_ln180_fu_1709_p2;
wire   [0:0] tmp_45_fu_2047_p3;
wire   [0:0] icmp_ln178_fu_1677_p2;
wire   [0:0] and_ln191_8_fu_2055_p2;
wire   [0:0] and_ln191_7_fu_2041_p2;
wire   [0:0] and_ln191_fu_2061_p2;
wire   [2:0] match_length_1_fu_2067_p3;
wire   [0:0] or_ln185_1_fu_1847_p2;
wire   [0:0] icmp_ln179_1_fu_1817_p2;
wire   [0:0] and_ln191_9_fu_2081_p2;
wire   [0:0] icmp_ln180_1_fu_1829_p2;
wire   [0:0] tmp_11_fu_1789_p3;
wire   [0:0] icmp_ln191_fu_2075_p2;
wire   [0:0] and_ln191_11_fu_2093_p2;
wire   [0:0] icmp_ln178_1_fu_1797_p2;
wire   [0:0] and_ln191_12_fu_2099_p2;
wire   [0:0] and_ln191_10_fu_2087_p2;
wire   [0:0] and_ln191_1_fu_2105_p2;
wire   [15:0] trunc_ln191_fu_2119_p1;
wire   [15:0] trunc_ln191_1_fu_2123_p1;
wire   [0:0] or_ln191_2_fu_2135_p2;
wire   [15:0] select_ln191_fu_2127_p3;
wire   [0:0] or_ln168_10_fu_2149_p2;
wire   [2:0] len_68_fu_2153_p3;
wire   [0:0] icmp_ln185_5_fu_2178_p2;
wire   [0:0] icmp_ln185_4_fu_2172_p2;
wire   [2:0] len_40_fu_2189_p2;
wire   [2:0] len_41_fu_2194_p3;
wire   [0:0] or_ln168_15_fu_2200_p2;
wire   [2:0] len_42_fu_2204_p2;
wire   [2:0] len_69_fu_2210_p3;
wire   [31:0] match_offset_3_fu_2226_p2;
wire   [0:0] icmp_ln185_7_fu_2243_p2;
wire   [0:0] icmp_ln185_6_fu_2237_p2;
wire   [2:0] zext_ln165_4_fu_2255_p1;
wire   [2:0] len_49_fu_2258_p2;
wire   [2:0] len_50_fu_2264_p3;
wire   [0:0] done_24_fu_2271_p2;
wire   [2:0] len_51_fu_2275_p2;
wire   [2:0] len_52_fu_2281_p3;
wire   [0:0] or_ln168_20_fu_2289_p2;
wire   [2:0] len_53_fu_2294_p2;
wire   [2:0] len_70_fu_2300_p3;
wire   [0:0] icmp_ln185_9_fu_2333_p2;
wire   [0:0] icmp_ln185_8_fu_2327_p2;
wire   [2:0] zext_ln165_5_fu_2345_p1;
wire   [2:0] len_60_fu_2348_p2;
wire   [2:0] len_61_fu_2354_p3;
wire   [2:0] len_62_fu_2365_p2;
wire   [0:0] or_ln185_2_fu_2183_p2;
wire   [0:0] and_ln191_13_fu_2384_p2;
wire   [0:0] icmp_ln180_2_fu_2167_p2;
wire   [0:0] tmp_37_fu_2159_p3;
wire   [0:0] icmp_ln191_1_fu_2379_p2;
wire   [0:0] and_ln191_15_fu_2395_p2;
wire   [0:0] and_ln191_16_fu_2401_p2;
wire   [0:0] and_ln191_14_fu_2389_p2;
wire   [2:0] match_length_5_fu_2412_p3;
wire   [0:0] or_ln185_3_fu_2249_p2;
wire   [0:0] and_ln191_17_fu_2425_p2;
wire   [0:0] icmp_ln180_3_fu_2231_p2;
wire   [0:0] tmp_39_fu_2218_p3;
wire   [0:0] icmp_ln191_2_fu_2419_p2;
wire   [0:0] and_ln191_19_fu_2436_p2;
wire   [0:0] and_ln191_20_fu_2442_p2;
wire   [0:0] and_ln191_18_fu_2430_p2;
wire   [2:0] match_length_7_fu_2453_p3;
wire   [0:0] or_ln185_4_fu_2339_p2;
wire   [0:0] and_ln191_21_fu_2467_p2;
wire   [0:0] icmp_ln180_4_fu_2321_p2;
wire   [0:0] tmp_41_fu_2308_p3;
wire   [0:0] icmp_ln191_3_fu_2461_p2;
wire   [0:0] and_ln191_23_fu_2478_p2;
wire   [0:0] and_ln191_24_fu_2484_p2;
wire   [0:0] and_ln191_22_fu_2472_p2;
wire   [15:0] trunc_ln191_4_fu_2503_p1;
wire   [15:0] trunc_ln191_5_fu_2507_p1;
wire   [0:0] or_ln168_25_fu_2518_p2;
wire   [2:0] len_64_fu_2522_p2;
wire   [2:0] len_71_fu_2527_p3;
wire   [31:0] match_offset_5_fu_2542_p2;
wire   [0:0] icmp_ln185_11_fu_2559_p2;
wire   [0:0] icmp_ln185_10_fu_2553_p2;
wire   [0:0] or_ln185_5_fu_2565_p2;
wire   [0:0] and_ln191_25_fu_2576_p2;
wire   [0:0] icmp_ln180_5_fu_2547_p2;
wire   [0:0] tmp_43_fu_2534_p3;
wire   [0:0] icmp_ln191_4_fu_2571_p2;
wire   [0:0] and_ln191_27_fu_2587_p2;
wire   [0:0] and_ln191_28_fu_2593_p2;
wire   [0:0] and_ln191_26_fu_2581_p2;
wire   [0:0] and_ln191_5_fu_2598_p2;
wire   [15:0] trunc_ln191_2_fu_2613_p1;
wire   [15:0] trunc_ln191_3_fu_2617_p1;
wire   [0:0] or_ln191_fu_2604_p2;
wire   [15:0] select_ln191_1_fu_2620_p3;
wire   [0:0] or_ln191_1_fu_2609_p2;
wire   [0:0] or_ln191_3_fu_2635_p2;
wire   [15:0] select_ln191_3_fu_2628_p3;
wire   [2:0] match_length_11_fu_2648_p3;
wire   [15:0] select_ln191_5_fu_2641_p3;
wire   [7:0] zext_ln148_fu_2655_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0_1to2;
reg    ap_done_pending_pp0;
wire    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0;
reg    ap_enable_operation_67;
reg    ap_enable_state3_pp0_iter0_stage2;
reg    ap_enable_operation_74;
reg    ap_enable_state4_pp0_iter1_stage0;
reg    ap_predicate_op80_store_state4;
reg    ap_enable_operation_80;
reg    ap_enable_operation_68;
reg    ap_enable_operation_75;
reg    ap_predicate_op82_store_state4;
reg    ap_enable_operation_82;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
reg    ap_condition_124;
reg    ap_condition_1941;
reg    ap_condition_1945;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp0_done_reg = 1'b0;
#0 i_fu_288 = 32'd0;
#0 present_window_11_fu_292 = 8'd0;
#0 present_window_12_fu_296 = 8'd0;
#0 present_window_13_fu_300 = 8'd0;
#0 present_window_14_fu_304 = 8'd0;
#0 present_window_15_fu_308 = 8'd0;
#0 ap_done_reg = 1'b0;
end

lz4CompressEngineRun_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage2),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp0)) begin
                ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage2)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to0 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter1_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_124)) begin
        if ((ap_loop_init == 1'b1)) begin
            i_fu_288 <= 32'd5;
        end else if (((icmp_ln93_reg_2749 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            i_fu_288 <= i_2_fu_1601_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_124)) begin
        if ((ap_loop_init == 1'b1)) begin
            present_window_11_fu_292 <= arrayidx54_promoted164_reload;
        end else if (((icmp_ln93_reg_2749 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            present_window_11_fu_292 <= present_window_12_load_reg_2722;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_124)) begin
        if ((ap_loop_init == 1'b1)) begin
            present_window_12_fu_296 <= arrayidx61_promoted166_reload;
        end else if (((icmp_ln93_reg_2749 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            present_window_12_fu_296 <= present_window_13_load_reg_2776;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_124)) begin
        if ((ap_loop_init == 1'b1)) begin
            present_window_13_fu_300 <= arrayidx71_promoted168_reload;
        end else if (((icmp_ln93_reg_2749 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            present_window_13_fu_300 <= present_window_14_load_reg_2736;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_124)) begin
        if ((ap_loop_init == 1'b1)) begin
            present_window_14_fu_304 <= arrayidx42_3_promoted170_reload;
        end else if (((icmp_ln93_reg_2749 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            present_window_14_fu_304 <= present_window_15_load_reg_2789;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        if ((1'b1 == ap_condition_1945)) begin
            present_window_15_fu_308 <= arrayidx48_promoted172_reload;
        end else if ((1'b1 == ap_condition_1941)) begin
            present_window_15_fu_308 <= inStream_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln123_reg_2758 <= add_ln123_fu_474_p2;
        done_14_reg_2994 <= done_14_fu_1872_p2;
        done_19_reg_3032 <= done_19_fu_1947_p2;
        i_1_reg_2716 <= i_fu_288;
        icmp_ln178_2_reg_3009 <= icmp_ln178_2_fu_1896_p2;
        icmp_ln178_3_reg_3038 <= icmp_ln178_3_fu_1951_p2;
        icmp_ln178_4_reg_3053 <= icmp_ln178_4_fu_1980_p2;
        icmp_ln178_5_reg_3068 <= icmp_ln178_5_fu_2009_p2;
        icmp_ln179_2_reg_3014 <= icmp_ln179_2_fu_1916_p2;
        icmp_ln179_3_reg_3048 <= icmp_ln179_3_fu_1971_p2;
        icmp_ln179_4_reg_3063 <= icmp_ln179_4_fu_2000_p2;
        icmp_ln179_5_reg_3078 <= icmp_ln179_5_fu_2029_p2;
        icmp_ln93_reg_2749 <= icmp_ln93_fu_461_p2;
        len_30_reg_2999 <= len_30_fu_1882_p3;
        len_31_reg_3004 <= len_31_fu_1890_p2;
        len_39_reg_3026 <= len_39_fu_1940_p3;
        match_length_3_reg_3083 <= match_length_3_fu_2111_p3;
        match_offset_2_reg_3019 <= match_offset_2_fu_1922_p2;
        present_window_14_cast6_reg_2753[7 : 0] <= present_window_14_cast6_fu_470_p1[7 : 0];
        select_ln191_4_reg_3089 <= select_ln191_4_fu_2141_p3;
        sub_ln179_3_reg_3043 <= sub_ln179_3_fu_1956_p2;
        sub_ln179_4_reg_3058 <= sub_ln179_4_fu_1985_p2;
        sub_ln179_5_reg_3073 <= sub_ln179_5_fu_2014_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        and_ln191_2_reg_3110 <= and_ln191_2_fu_2406_p2;
        and_ln191_3_reg_3115 <= and_ln191_3_fu_2447_p2;
        and_ln191_4_reg_3120 <= and_ln191_4_fu_2489_p2;
        dict_1_addr_reg_2812 <= zext_ln111_fu_600_p1;
        dict_addr_reg_2807 <= zext_ln111_fu_600_p1;
        done_29_reg_3099 <= done_29_fu_2361_p2;
        len_63_reg_3104 <= len_63_fu_2371_p3;
        match_length_9_reg_3125 <= match_length_9_fu_2495_p3;
        match_offset_4_reg_3094 <= match_offset_4_fu_2316_p2;
        present_window_11_load_reg_2763_pp0_iter1_reg <= present_window_11_load_reg_2763;
        select_ln191_2_reg_3131 <= select_ln191_2_fu_2510_p3;
        trunc_ln111_reg_2802 <= trunc_ln111_fu_586_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        compareIdx_1_reg_2864 <= {{dictReadValue_reg_fu_611_p3[143:120]}};
        compareIdx_2_reg_2890 <= {{dictReadValue_reg_fu_611_p3[215:192]}};
        compareIdx_3_reg_2916 <= {{dictReadValue_reg_fu_611_p3[287:264]}};
        compareIdx_4_reg_2942 <= {{dictReadValue_reg_fu_611_p3[359:336]}};
        compareIdx_5_reg_2968 <= {{dictReadValue_reg_fu_611_p3[431:408]}};
        compareIdx_reg_2833 <= {{dictReadValue_reg_fu_611_p3[71:48]}};
        currIdx_reg_reg_2817 <= currIdx_reg_fu_606_p2;
        done_13_reg_2900 <= done_13_fu_1087_p2;
        done_18_reg_2926 <= done_18_fu_1246_p2;
        done_23_reg_2952 <= done_23_fu_1405_p2;
        done_28_reg_2978 <= done_28_fu_1564_p2;
        done_3_reg_2843 <= done_3_fu_763_p2;
        done_8_reg_2874 <= done_8_fu_928_p2;
        icmp_ln168_10_reg_2885 <= icmp_ln168_10_fu_959_p2;
        icmp_ln168_15_reg_2906 <= icmp_ln168_15_fu_1103_p2;
        icmp_ln168_16_reg_2911 <= icmp_ln168_16_fu_1118_p2;
        icmp_ln168_21_reg_2932 <= icmp_ln168_21_fu_1262_p2;
        icmp_ln168_22_reg_2937 <= icmp_ln168_22_fu_1277_p2;
        icmp_ln168_27_reg_2958 <= icmp_ln168_27_fu_1421_p2;
        icmp_ln168_28_reg_2963 <= icmp_ln168_28_fu_1436_p2;
        icmp_ln168_33_reg_2984 <= icmp_ln168_33_fu_1580_p2;
        icmp_ln168_34_reg_2989 <= icmp_ln168_34_fu_1595_p2;
        icmp_ln168_3_reg_2854 <= icmp_ln168_3_fu_785_p2;
        icmp_ln168_4_reg_2859 <= icmp_ln168_4_fu_800_p2;
        icmp_ln168_9_reg_2880 <= icmp_ln168_9_fu_944_p2;
        len_15_reg_2869 <= len_15_fu_905_p3;
        len_26_reg_2895 <= len_26_fu_1064_p3;
        len_37_reg_2921 <= len_37_fu_1223_p3;
        len_48_reg_2947 <= len_48_fu_1382_p3;
        len_59_reg_2973 <= len_59_fu_1541_p3;
        len_5_reg_2849 <= len_5_fu_769_p2;
        zext_ln165_reg_2838[1 : 0] <= zext_ln165_fu_744_p1[1 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        present_window_11_load_reg_2763 <= present_window_11_fu_292;
        present_window_13_load_reg_2776 <= present_window_13_fu_300;
        present_window_15_load_reg_2789 <= present_window_15_fu_308;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        present_window_12_load_reg_2722 <= present_window_12_fu_296;
        present_window_14_load_reg_2736 <= present_window_14_fu_304;
    end
end

always @ (*) begin
    if (((icmp_ln93_reg_2749 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_reg_2749 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (~((ap_loop_exit_ready == 1'b0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b0))) begin
        ap_done_pending_pp0 = 1'b1;
    end else begin
        ap_done_pending_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to2 = 1'b1;
    end else begin
        ap_idle_pp0_1to2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        compressdStream_blk_n = compressdStream_full_n;
    end else begin
        compressdStream_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        compressdStream_write = 1'b1;
    end else begin
        compressdStream_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dict_1_address0_local = dict_1_addr_reg_2812;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        dict_1_address0_local = zext_ln111_fu_600_p1;
    end else begin
        dict_1_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        dict_1_ce0_local = 1'b1;
    end else begin
        dict_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_reg_2749 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln111_reg_2802 == 1'd1))) begin
        dict_1_we0_local = 1'b1;
    end else begin
        dict_1_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dict_address0_local = dict_addr_reg_2807;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        dict_address0_local = zext_ln111_fu_600_p1;
    end else begin
        dict_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        dict_ce0_local = 1'b1;
    end else begin
        dict_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_reg_2749 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln111_reg_2802 == 1'd0))) begin
        dict_we0_local = 1'b1;
    end else begin
        dict_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_reg_2749 == 1'd1) & (1'b0 == ap_block_pp0_stage0_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inStream_blk_n = inStream_empty_n;
    end else begin
        inStream_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln93_reg_2749 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inStream_read = 1'b1;
    end else begin
        inStream_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_reg_2749 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        present_window_11_out_ap_vld = 1'b1;
    end else begin
        present_window_11_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_reg_2749 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        present_window_12_out_ap_vld = 1'b1;
    end else begin
        present_window_12_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_reg_2749 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        present_window_13_out_ap_vld = 1'b1;
    end else begin
        present_window_13_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_reg_2749 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        present_window_14_out_ap_vld = 1'b1;
    end else begin
        present_window_14_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_reg_2749 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        present_window_15_out_ap_vld = 1'b1;
    end else begin
        present_window_15_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if (((ap_idle_pp0_0to0 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter1_stage0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((~((ap_start_int == 1'b0) & (ap_done_pending_pp0 == 1'b0) & (ap_idle_pp0_1to2 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln123_1_fu_548_p2 = (zext_ln123_1_fu_545_p1 + zext_ln123_fu_541_p1);

assign add_ln123_2_fu_558_p2 = (shl_ln_fu_493_p3 + tmp19_cast_fu_529_p1);

assign add_ln123_3_fu_564_p2 = (zext_ln123_2_fu_554_p1 + zext_ln118_fu_489_p1);

assign add_ln123_4_fu_574_p2 = (zext_ln123_3_fu_570_p1 + zext_ln120_fu_508_p1);

assign add_ln123_5_fu_580_p2 = (add_ln123_4_fu_574_p2 + add_ln123_2_fu_558_p2);

assign add_ln123_fu_474_p2 = (zext_ln119_fu_466_p1 + present_window_14_cast6_fu_470_p1);

assign and_ln191_10_fu_2087_p2 = (icmp_ln180_1_fu_1829_p2 & and_ln191_9_fu_2081_p2);

assign and_ln191_11_fu_2093_p2 = (tmp_11_fu_1789_p3 & icmp_ln191_fu_2075_p2);

assign and_ln191_12_fu_2099_p2 = (icmp_ln178_1_fu_1797_p2 & and_ln191_11_fu_2093_p2);

assign and_ln191_13_fu_2384_p2 = (or_ln185_2_fu_2183_p2 & icmp_ln179_2_reg_3014);

assign and_ln191_14_fu_2389_p2 = (icmp_ln180_2_fu_2167_p2 & and_ln191_13_fu_2384_p2);

assign and_ln191_15_fu_2395_p2 = (tmp_37_fu_2159_p3 & icmp_ln191_1_fu_2379_p2);

assign and_ln191_16_fu_2401_p2 = (icmp_ln178_2_reg_3009 & and_ln191_15_fu_2395_p2);

assign and_ln191_17_fu_2425_p2 = (or_ln185_3_fu_2249_p2 & icmp_ln179_3_reg_3048);

assign and_ln191_18_fu_2430_p2 = (icmp_ln180_3_fu_2231_p2 & and_ln191_17_fu_2425_p2);

assign and_ln191_19_fu_2436_p2 = (tmp_39_fu_2218_p3 & icmp_ln191_2_fu_2419_p2);

assign and_ln191_1_fu_2105_p2 = (and_ln191_12_fu_2099_p2 & and_ln191_10_fu_2087_p2);

assign and_ln191_20_fu_2442_p2 = (icmp_ln178_3_reg_3038 & and_ln191_19_fu_2436_p2);

assign and_ln191_21_fu_2467_p2 = (or_ln185_4_fu_2339_p2 & icmp_ln179_4_reg_3063);

assign and_ln191_22_fu_2472_p2 = (icmp_ln180_4_fu_2321_p2 & and_ln191_21_fu_2467_p2);

assign and_ln191_23_fu_2478_p2 = (tmp_41_fu_2308_p3 & icmp_ln191_3_fu_2461_p2);

assign and_ln191_24_fu_2484_p2 = (icmp_ln178_4_reg_3053 & and_ln191_23_fu_2478_p2);

assign and_ln191_25_fu_2576_p2 = (or_ln185_5_fu_2565_p2 & icmp_ln179_5_reg_3078);

assign and_ln191_26_fu_2581_p2 = (icmp_ln180_5_fu_2547_p2 & and_ln191_25_fu_2576_p2);

assign and_ln191_27_fu_2587_p2 = (tmp_43_fu_2534_p3 & icmp_ln191_4_fu_2571_p2);

assign and_ln191_28_fu_2593_p2 = (icmp_ln178_5_reg_3068 & and_ln191_27_fu_2587_p2);

assign and_ln191_2_fu_2406_p2 = (and_ln191_16_fu_2401_p2 & and_ln191_14_fu_2389_p2);

assign and_ln191_3_fu_2447_p2 = (and_ln191_20_fu_2442_p2 & and_ln191_18_fu_2430_p2);

assign and_ln191_4_fu_2489_p2 = (and_ln191_24_fu_2484_p2 & and_ln191_22_fu_2472_p2);

assign and_ln191_5_fu_2598_p2 = (and_ln191_28_fu_2593_p2 & and_ln191_26_fu_2581_p2);

assign and_ln191_6_fu_2035_p2 = (or_ln185_fu_1727_p2 & icmp_ln179_fu_1697_p2);

assign and_ln191_7_fu_2041_p2 = (icmp_ln180_fu_1709_p2 & and_ln191_6_fu_2035_p2);

assign and_ln191_8_fu_2055_p2 = (tmp_45_fu_2047_p3 & icmp_ln178_fu_1677_p2);

assign and_ln191_9_fu_2081_p2 = (or_ln185_1_fu_1847_p2 & icmp_ln179_1_fu_1817_p2);

assign and_ln191_fu_2061_p2 = (and_ln191_8_fu_2055_p2 & and_ln191_7_fu_2041_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

always @ (*) begin
    ap_block_pp0 = (((ap_ST_fsm_pp0_stage2 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage2_subdone)) | ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone)) | ((ap_ST_fsm_pp0_stage1 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage1_subdone)));
end

assign ap_block_pp0_stage0_01001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001_grp1 = (((compressdStream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state4_pp0_stage0_iter1_grp1)));
end

assign ap_block_pp0_stage0_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001_grp1 = (((compressdStream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state4_pp0_stage0_iter1_grp1)));
end

assign ap_block_pp0_stage0_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((compressdStream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state4_pp0_stage0_iter1_grp1)));
end

assign ap_block_pp0_stage0_subdone_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_grp1 = ((inStream_empty_n == 1'b0) & (icmp_ln93_reg_2749 == 1'd1));
end

always @ (*) begin
    ap_condition_124 = ((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_1941 = ((icmp_ln93_reg_2749 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_1945 = ((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_init == 1'b1));
end

assign ap_done = ap_done_sig;

always @ (*) begin
    ap_enable_operation_67 = (icmp_ln93_reg_2749 == 1'd1);
end

always @ (*) begin
    ap_enable_operation_68 = (icmp_ln93_reg_2749 == 1'd1);
end

always @ (*) begin
    ap_enable_operation_74 = (icmp_ln93_reg_2749 == 1'd1);
end

always @ (*) begin
    ap_enable_operation_75 = (icmp_ln93_reg_2749 == 1'd1);
end

always @ (*) begin
    ap_enable_operation_80 = (ap_predicate_op80_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_82 = (ap_predicate_op82_store_state4 == 1'b1);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_enable_state3_pp0_iter0_stage2 = ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_enable_state4_pp0_iter1_stage0 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage2;

always @ (*) begin
    ap_predicate_op80_store_state4 = ((icmp_ln93_reg_2749 == 1'd1) & (trunc_ln111_reg_2802 == 1'd0));
end

always @ (*) begin
    ap_predicate_op82_store_state4 = ((icmp_ln93_reg_2749 == 1'd1) & (trunc_ln111_reg_2802 == 1'd1));
end

assign ap_ready = ap_ready_sig;

assign compressdStream_din = {{{select_ln191_5_fu_2641_p3}, {zext_ln148_fu_2655_p1}}, {present_window_11_load_reg_2763_pp0_iter1_reg}};

assign currIdx_reg_fu_606_p2 = ($signed(i_1_reg_2716) + $signed(32'd4294967291));

assign dictReadValue_reg_fu_611_p3 = ((trunc_ln111_reg_2802[0:0] == 1'b1) ? dict_1_q0 : dict_q0);

assign dictWriteValue_fu_626_p9 = {{{{{{{{trunc_ln127_fu_618_p1}, {trunc_ln132_fu_622_p1}}, {inStream_dout}}, {present_window_15_load_reg_2789}}, {present_window_14_load_reg_2736}}, {present_window_13_load_reg_2776}}, {present_window_12_load_reg_2722}}, {present_window_11_load_reg_2763}};

assign dict_1_address0 = dict_1_address0_local;

assign dict_1_ce0 = dict_1_ce0_local;

assign dict_1_d0 = dictWriteValue_fu_626_p9;

assign dict_1_we0 = dict_1_we0_local;

assign dict_address0 = dict_address0_local;

assign dict_ce0 = dict_ce0_local;

assign dict_d0 = dictWriteValue_fu_626_p9;

assign dict_we0 = dict_we0_local;

assign done_10_fu_994_p2 = (len_22_fu_985_p2 ^ 1'd1);

assign done_11_fu_1015_p2 = (icmp_ln168_12_fu_1010_p2 | done_10_fu_994_p2);

assign done_12_fu_1052_p2 = (icmp_ln168_13_fu_1047_p2 | done_11_fu_1015_p2);

assign done_13_fu_1087_p2 = (icmp_ln168_14_fu_1082_p2 | done_12_fu_1052_p2);

assign done_14_fu_1872_p2 = (icmp_ln168_15_reg_2906 | done_13_reg_2900);

assign done_15_fu_1153_p2 = (len_33_fu_1144_p2 ^ 1'd1);

assign done_16_fu_1174_p2 = (icmp_ln168_18_fu_1169_p2 | done_15_fu_1153_p2);

assign done_17_fu_1211_p2 = (icmp_ln168_19_fu_1206_p2 | done_16_fu_1174_p2);

assign done_18_fu_1246_p2 = (icmp_ln168_20_fu_1241_p2 | done_17_fu_1211_p2);

assign done_19_fu_1947_p2 = (icmp_ln168_21_reg_2932 | done_18_reg_2926);

assign done_1_fu_687_p2 = (icmp_ln168_fu_682_p2 | done_fu_666_p2);

assign done_20_fu_1312_p2 = (len_44_fu_1303_p2 ^ 1'd1);

assign done_21_fu_1333_p2 = (icmp_ln168_24_fu_1328_p2 | done_20_fu_1312_p2);

assign done_22_fu_1370_p2 = (icmp_ln168_25_fu_1365_p2 | done_21_fu_1333_p2);

assign done_23_fu_1405_p2 = (icmp_ln168_26_fu_1400_p2 | done_22_fu_1370_p2);

assign done_24_fu_2271_p2 = (icmp_ln168_27_reg_2958 | done_23_reg_2952);

assign done_25_fu_1471_p2 = (len_55_fu_1462_p2 ^ 1'd1);

assign done_26_fu_1492_p2 = (icmp_ln168_30_fu_1487_p2 | done_25_fu_1471_p2);

assign done_27_fu_1529_p2 = (icmp_ln168_31_fu_1524_p2 | done_26_fu_1492_p2);

assign done_28_fu_1564_p2 = (icmp_ln168_32_fu_1559_p2 | done_27_fu_1529_p2);

assign done_29_fu_2361_p2 = (icmp_ln168_33_reg_2984 | done_28_reg_2978);

assign done_2_fu_724_p2 = (icmp_ln168_1_fu_719_p2 | done_1_fu_687_p2);

assign done_3_fu_763_p2 = (icmp_ln168_2_fu_758_p2 | done_2_fu_724_p2);

assign done_4_fu_1640_p2 = (icmp_ln168_3_reg_2854 | done_3_reg_2843);

assign done_5_fu_835_p2 = (len_11_fu_826_p2 ^ 1'd1);

assign done_6_fu_856_p2 = (icmp_ln168_6_fu_851_p2 | done_5_fu_835_p2);

assign done_7_fu_893_p2 = (icmp_ln168_7_fu_888_p2 | done_6_fu_856_p2);

assign done_8_fu_928_p2 = (icmp_ln168_8_fu_923_p2 | done_7_fu_893_p2);

assign done_9_fu_1752_p2 = (icmp_ln168_9_reg_2880 | done_8_reg_2874);

assign done_fu_666_p2 = (len_fu_657_p2 ^ 1'd1);

assign factor_fu_533_p3 = {{present_window_13_fu_300}, {1'd0}};

assign i_2_fu_1601_p2 = (i_1_reg_2716 + 32'd1);

assign icmp_ln168_10_fu_959_p2 = ((tmp_10_fu_949_p4 != inStream_dout) ? 1'b1 : 1'b0);

assign icmp_ln168_12_fu_1010_p2 = ((tmp_13_fu_1000_p4 != present_window_12_load_reg_2722) ? 1'b1 : 1'b0);

assign icmp_ln168_13_fu_1047_p2 = ((tmp_14_fu_1037_p4 != present_window_13_load_reg_2776) ? 1'b1 : 1'b0);

assign icmp_ln168_14_fu_1082_p2 = ((tmp_15_fu_1072_p4 != present_window_14_load_reg_2736) ? 1'b1 : 1'b0);

assign icmp_ln168_15_fu_1103_p2 = ((tmp_16_fu_1093_p4 != present_window_15_load_reg_2789) ? 1'b1 : 1'b0);

assign icmp_ln168_16_fu_1118_p2 = ((tmp_17_fu_1108_p4 != inStream_dout) ? 1'b1 : 1'b0);

assign icmp_ln168_18_fu_1169_p2 = ((tmp_19_fu_1159_p4 != present_window_12_load_reg_2722) ? 1'b1 : 1'b0);

assign icmp_ln168_19_fu_1206_p2 = ((tmp_20_fu_1196_p4 != present_window_13_load_reg_2776) ? 1'b1 : 1'b0);

assign icmp_ln168_1_fu_719_p2 = ((tmp_3_fu_709_p4 != present_window_13_load_reg_2776) ? 1'b1 : 1'b0);

assign icmp_ln168_20_fu_1241_p2 = ((tmp_21_fu_1231_p4 != present_window_14_load_reg_2736) ? 1'b1 : 1'b0);

assign icmp_ln168_21_fu_1262_p2 = ((tmp_22_fu_1252_p4 != present_window_15_load_reg_2789) ? 1'b1 : 1'b0);

assign icmp_ln168_22_fu_1277_p2 = ((tmp_23_fu_1267_p4 != inStream_dout) ? 1'b1 : 1'b0);

assign icmp_ln168_24_fu_1328_p2 = ((tmp_25_fu_1318_p4 != present_window_12_load_reg_2722) ? 1'b1 : 1'b0);

assign icmp_ln168_25_fu_1365_p2 = ((tmp_26_fu_1355_p4 != present_window_13_load_reg_2776) ? 1'b1 : 1'b0);

assign icmp_ln168_26_fu_1400_p2 = ((tmp_27_fu_1390_p4 != present_window_14_load_reg_2736) ? 1'b1 : 1'b0);

assign icmp_ln168_27_fu_1421_p2 = ((tmp_28_fu_1411_p4 != present_window_15_load_reg_2789) ? 1'b1 : 1'b0);

assign icmp_ln168_28_fu_1436_p2 = ((tmp_29_fu_1426_p4 != inStream_dout) ? 1'b1 : 1'b0);

assign icmp_ln168_2_fu_758_p2 = ((tmp_4_fu_748_p4 != present_window_14_load_reg_2736) ? 1'b1 : 1'b0);

assign icmp_ln168_30_fu_1487_p2 = ((tmp_31_fu_1477_p4 != present_window_12_load_reg_2722) ? 1'b1 : 1'b0);

assign icmp_ln168_31_fu_1524_p2 = ((tmp_32_fu_1514_p4 != present_window_13_load_reg_2776) ? 1'b1 : 1'b0);

assign icmp_ln168_32_fu_1559_p2 = ((tmp_33_fu_1549_p4 != present_window_14_load_reg_2736) ? 1'b1 : 1'b0);

assign icmp_ln168_33_fu_1580_p2 = ((tmp_34_fu_1570_p4 != present_window_15_load_reg_2789) ? 1'b1 : 1'b0);

assign icmp_ln168_34_fu_1595_p2 = ((tmp_35_fu_1585_p4 != inStream_dout) ? 1'b1 : 1'b0);

assign icmp_ln168_3_fu_785_p2 = ((tmp_5_fu_775_p4 != present_window_15_load_reg_2789) ? 1'b1 : 1'b0);

assign icmp_ln168_4_fu_800_p2 = ((tmp_6_fu_790_p4 != inStream_dout) ? 1'b1 : 1'b0);

assign icmp_ln168_6_fu_851_p2 = ((tmp_9_fu_841_p4 != present_window_12_load_reg_2722) ? 1'b1 : 1'b0);

assign icmp_ln168_7_fu_888_p2 = ((tmp_s_fu_878_p4 != present_window_13_load_reg_2776) ? 1'b1 : 1'b0);

assign icmp_ln168_8_fu_923_p2 = ((tmp_7_fu_913_p4 != present_window_14_load_reg_2736) ? 1'b1 : 1'b0);

assign icmp_ln168_9_fu_944_p2 = ((tmp_1_fu_934_p4 != present_window_15_load_reg_2789) ? 1'b1 : 1'b0);

assign icmp_ln168_fu_682_p2 = ((tmp_2_fu_672_p4 != present_window_12_load_reg_2722) ? 1'b1 : 1'b0);

assign icmp_ln178_1_fu_1797_p2 = ((currIdx_reg_reg_2817 > zext_ln161_1_fu_1733_p1) ? 1'b1 : 1'b0);

assign icmp_ln178_2_fu_1896_p2 = ((currIdx_reg_reg_2817 > zext_ln161_2_fu_1853_p1) ? 1'b1 : 1'b0);

assign icmp_ln178_3_fu_1951_p2 = ((currIdx_reg_reg_2817 > zext_ln161_3_fu_1928_p1) ? 1'b1 : 1'b0);

assign icmp_ln178_4_fu_1980_p2 = ((currIdx_reg_reg_2817 > zext_ln161_4_fu_1977_p1) ? 1'b1 : 1'b0);

assign icmp_ln178_5_fu_2009_p2 = ((currIdx_reg_reg_2817 > zext_ln161_5_fu_2006_p1) ? 1'b1 : 1'b0);

assign icmp_ln178_fu_1677_p2 = ((currIdx_reg_reg_2817 > zext_ln161_fu_1632_p1) ? 1'b1 : 1'b0);

assign icmp_ln179_1_fu_1817_p2 = ((tmp_36_fu_1807_p4 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln179_2_fu_1916_p2 = ((tmp_38_fu_1906_p4 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln179_3_fu_1971_p2 = ((tmp_40_fu_1961_p4 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln179_4_fu_2000_p2 = ((tmp_42_fu_1990_p4 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln179_5_fu_2029_p2 = ((tmp_44_fu_2019_p4 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln179_fu_1697_p2 = ((tmp_fu_1687_p4 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln180_1_fu_1829_p2 = ((match_offset_1_fu_1823_p2 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln180_2_fu_2167_p2 = ((match_offset_2_reg_3019 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln180_3_fu_2231_p2 = ((match_offset_3_fu_2226_p2 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln180_4_fu_2321_p2 = ((match_offset_4_fu_2316_p2 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln180_5_fu_2547_p2 = ((match_offset_5_fu_2542_p2 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln180_fu_1709_p2 = ((match_offset_fu_1703_p2 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln185_10_fu_2553_p2 = ((len_71_fu_2527_p3 != 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln185_11_fu_2559_p2 = ((match_offset_5_fu_2542_p2 < 32'd4097) ? 1'b1 : 1'b0);

assign icmp_ln185_1_fu_1721_p2 = ((match_offset_fu_1703_p2 < 32'd4097) ? 1'b1 : 1'b0);

assign icmp_ln185_2_fu_1835_p2 = ((len_67_fu_1781_p3 != 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln185_3_fu_1841_p2 = ((match_offset_1_fu_1823_p2 < 32'd4097) ? 1'b1 : 1'b0);

assign icmp_ln185_4_fu_2172_p2 = ((len_68_fu_2153_p3 != 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln185_5_fu_2178_p2 = ((match_offset_2_reg_3019 < 32'd4097) ? 1'b1 : 1'b0);

assign icmp_ln185_6_fu_2237_p2 = ((len_69_fu_2210_p3 != 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln185_7_fu_2243_p2 = ((match_offset_3_fu_2226_p2 < 32'd4097) ? 1'b1 : 1'b0);

assign icmp_ln185_8_fu_2327_p2 = ((len_70_fu_2300_p3 != 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln185_9_fu_2333_p2 = ((match_offset_4_fu_2316_p2 < 32'd4097) ? 1'b1 : 1'b0);

assign icmp_ln185_fu_1715_p2 = ((len_66_fu_1669_p3 != 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln191_1_fu_2379_p2 = ((len_68_fu_2153_p3 > match_length_3_reg_3083) ? 1'b1 : 1'b0);

assign icmp_ln191_2_fu_2419_p2 = ((len_69_fu_2210_p3 > match_length_5_fu_2412_p3) ? 1'b1 : 1'b0);

assign icmp_ln191_3_fu_2461_p2 = ((len_70_fu_2300_p3 > match_length_7_fu_2453_p3) ? 1'b1 : 1'b0);

assign icmp_ln191_4_fu_2571_p2 = ((len_71_fu_2527_p3 > match_length_9_reg_3125) ? 1'b1 : 1'b0);

assign icmp_ln191_fu_2075_p2 = ((len_67_fu_1781_p3 > match_length_1_fu_2067_p3) ? 1'b1 : 1'b0);

assign icmp_ln93_fu_461_p2 = ((i_fu_288 < sub27) ? 1'b1 : 1'b0);

assign len_11_fu_826_p2 = ((tmp_8_fu_816_p4 == present_window_11_load_reg_2763) ? 1'b1 : 1'b0);

assign len_12_fu_862_p3 = ((len_11_fu_826_p2[0:0] == 1'b1) ? 2'd2 : 2'd1);

assign len_13_fu_870_p3 = ((done_6_fu_856_p2[0:0] == 1'b1) ? zext_ln168_1_fu_831_p1 : len_12_fu_862_p3);

assign len_14_fu_899_p2 = (len_13_fu_870_p3 + 2'd1);

assign len_15_fu_905_p3 = ((done_7_fu_893_p2[0:0] == 1'b1) ? len_13_fu_870_p3 : len_14_fu_899_p2);

assign len_16_fu_1739_p2 = (zext_ln165_1_fu_1736_p1 + 3'd1);

assign len_17_fu_1745_p3 = ((done_8_reg_2874[0:0] == 1'b1) ? zext_ln165_1_fu_1736_p1 : len_16_fu_1739_p2);

assign len_18_fu_1756_p2 = (len_17_fu_1745_p3 + 3'd1);

assign len_19_fu_1762_p3 = ((done_9_fu_1752_p2[0:0] == 1'b1) ? len_17_fu_1745_p3 : len_18_fu_1756_p2);

assign len_1_fu_693_p3 = ((len_fu_657_p2[0:0] == 1'b1) ? 2'd2 : 2'd1);

assign len_20_fu_1775_p2 = (len_19_fu_1762_p3 + 3'd1);

assign len_22_fu_985_p2 = ((tmp_12_fu_975_p4 == present_window_11_load_reg_2763) ? 1'b1 : 1'b0);

assign len_23_fu_1021_p3 = ((len_22_fu_985_p2[0:0] == 1'b1) ? 2'd2 : 2'd1);

assign len_24_fu_1029_p3 = ((done_11_fu_1015_p2[0:0] == 1'b1) ? zext_ln168_2_fu_990_p1 : len_23_fu_1021_p3);

assign len_25_fu_1058_p2 = (len_24_fu_1029_p3 + 2'd1);

assign len_26_fu_1064_p3 = ((done_12_fu_1052_p2[0:0] == 1'b1) ? len_24_fu_1029_p3 : len_25_fu_1058_p2);

assign len_27_fu_1859_p2 = (zext_ln165_2_fu_1856_p1 + 3'd1);

assign len_28_fu_1865_p3 = ((done_13_reg_2900[0:0] == 1'b1) ? zext_ln165_2_fu_1856_p1 : len_27_fu_1859_p2);

assign len_29_fu_1876_p2 = (len_28_fu_1865_p3 + 3'd1);

assign len_2_fu_701_p3 = ((done_1_fu_687_p2[0:0] == 1'b1) ? zext_ln168_fu_662_p1 : len_1_fu_693_p3);

assign len_30_fu_1882_p3 = ((done_14_fu_1872_p2[0:0] == 1'b1) ? len_28_fu_1865_p3 : len_29_fu_1876_p2);

assign len_31_fu_1890_p2 = (len_30_fu_1882_p3 + 3'd1);

assign len_33_fu_1144_p2 = ((tmp_18_fu_1134_p4 == present_window_11_load_reg_2763) ? 1'b1 : 1'b0);

assign len_34_fu_1180_p3 = ((len_33_fu_1144_p2[0:0] == 1'b1) ? 2'd2 : 2'd1);

assign len_35_fu_1188_p3 = ((done_16_fu_1174_p2[0:0] == 1'b1) ? zext_ln168_3_fu_1149_p1 : len_34_fu_1180_p3);

assign len_36_fu_1217_p2 = (len_35_fu_1188_p3 + 2'd1);

assign len_37_fu_1223_p3 = ((done_17_fu_1211_p2[0:0] == 1'b1) ? len_35_fu_1188_p3 : len_36_fu_1217_p2);

assign len_38_fu_1934_p2 = (zext_ln165_3_fu_1931_p1 + 3'd1);

assign len_39_fu_1940_p3 = ((done_18_reg_2926[0:0] == 1'b1) ? zext_ln165_3_fu_1931_p1 : len_38_fu_1934_p2);

assign len_3_fu_730_p2 = (len_2_fu_701_p3 + 2'd1);

assign len_40_fu_2189_p2 = (len_39_reg_3026 + 3'd1);

assign len_41_fu_2194_p3 = ((done_19_reg_3032[0:0] == 1'b1) ? len_39_reg_3026 : len_40_fu_2189_p2);

assign len_42_fu_2204_p2 = (len_41_fu_2194_p3 + 3'd1);

assign len_44_fu_1303_p2 = ((tmp_24_fu_1293_p4 == present_window_11_load_reg_2763) ? 1'b1 : 1'b0);

assign len_45_fu_1339_p3 = ((len_44_fu_1303_p2[0:0] == 1'b1) ? 2'd2 : 2'd1);

assign len_46_fu_1347_p3 = ((done_21_fu_1333_p2[0:0] == 1'b1) ? zext_ln168_4_fu_1308_p1 : len_45_fu_1339_p3);

assign len_47_fu_1376_p2 = (len_46_fu_1347_p3 + 2'd1);

assign len_48_fu_1382_p3 = ((done_22_fu_1370_p2[0:0] == 1'b1) ? len_46_fu_1347_p3 : len_47_fu_1376_p2);

assign len_49_fu_2258_p2 = (zext_ln165_4_fu_2255_p1 + 3'd1);

assign len_4_fu_736_p3 = ((done_2_fu_724_p2[0:0] == 1'b1) ? len_2_fu_701_p3 : len_3_fu_730_p2);

assign len_50_fu_2264_p3 = ((done_23_reg_2952[0:0] == 1'b1) ? zext_ln165_4_fu_2255_p1 : len_49_fu_2258_p2);

assign len_51_fu_2275_p2 = (len_50_fu_2264_p3 + 3'd1);

assign len_52_fu_2281_p3 = ((done_24_fu_2271_p2[0:0] == 1'b1) ? len_50_fu_2264_p3 : len_51_fu_2275_p2);

assign len_53_fu_2294_p2 = (len_52_fu_2281_p3 + 3'd1);

assign len_55_fu_1462_p2 = ((tmp_30_fu_1452_p4 == present_window_11_load_reg_2763) ? 1'b1 : 1'b0);

assign len_56_fu_1498_p3 = ((len_55_fu_1462_p2[0:0] == 1'b1) ? 2'd2 : 2'd1);

assign len_57_fu_1506_p3 = ((done_26_fu_1492_p2[0:0] == 1'b1) ? zext_ln168_5_fu_1467_p1 : len_56_fu_1498_p3);

assign len_58_fu_1535_p2 = (len_57_fu_1506_p3 + 2'd1);

assign len_59_fu_1541_p3 = ((done_27_fu_1529_p2[0:0] == 1'b1) ? len_57_fu_1506_p3 : len_58_fu_1535_p2);

assign len_5_fu_769_p2 = (zext_ln165_fu_744_p1 + 3'd1);

assign len_60_fu_2348_p2 = (zext_ln165_5_fu_2345_p1 + 3'd1);

assign len_61_fu_2354_p3 = ((done_28_reg_2978[0:0] == 1'b1) ? zext_ln165_5_fu_2345_p1 : len_60_fu_2348_p2);

assign len_62_fu_2365_p2 = (len_61_fu_2354_p3 + 3'd1);

assign len_63_fu_2371_p3 = ((done_29_fu_2361_p2[0:0] == 1'b1) ? len_61_fu_2354_p3 : len_62_fu_2365_p2);

assign len_64_fu_2522_p2 = (len_63_reg_3104 + 3'd1);

assign len_66_fu_1669_p3 = ((or_ln168_fu_1658_p2[0:0] == 1'b1) ? len_8_fu_1650_p3 : len_9_fu_1663_p2);

assign len_67_fu_1781_p3 = ((or_ln168_5_fu_1770_p2[0:0] == 1'b1) ? len_19_fu_1762_p3 : len_20_fu_1775_p2);

assign len_68_fu_2153_p3 = ((or_ln168_10_fu_2149_p2[0:0] == 1'b1) ? len_30_reg_2999 : len_31_reg_3004);

assign len_69_fu_2210_p3 = ((or_ln168_15_fu_2200_p2[0:0] == 1'b1) ? len_41_fu_2194_p3 : len_42_fu_2204_p2);

assign len_6_fu_1635_p3 = ((done_3_reg_2843[0:0] == 1'b1) ? zext_ln165_reg_2838 : len_5_reg_2849);

assign len_70_fu_2300_p3 = ((or_ln168_20_fu_2289_p2[0:0] == 1'b1) ? len_52_fu_2281_p3 : len_53_fu_2294_p2);

assign len_71_fu_2527_p3 = ((or_ln168_25_fu_2518_p2[0:0] == 1'b1) ? len_63_reg_3104 : len_64_fu_2522_p2);

assign len_7_fu_1644_p2 = (len_6_fu_1635_p3 + 3'd1);

assign len_8_fu_1650_p3 = ((done_4_fu_1640_p2[0:0] == 1'b1) ? len_6_fu_1635_p3 : len_7_fu_1644_p2);

assign len_9_fu_1663_p2 = (len_8_fu_1650_p3 + 3'd1);

assign len_fu_657_p2 = ((trunc_ln168_fu_653_p1 == present_window_11_load_reg_2763) ? 1'b1 : 1'b0);

assign lshr_ln1_fu_590_p4 = {{add_ln123_5_fu_580_p2[11:1]}};

assign match_length_11_fu_2648_p3 = ((and_ln191_5_fu_2598_p2[0:0] == 1'b1) ? len_71_fu_2527_p3 : match_length_9_reg_3125);

assign match_length_1_fu_2067_p3 = ((and_ln191_fu_2061_p2[0:0] == 1'b1) ? len_66_fu_1669_p3 : 3'd0);

assign match_length_3_fu_2111_p3 = ((and_ln191_1_fu_2105_p2[0:0] == 1'b1) ? len_67_fu_1781_p3 : match_length_1_fu_2067_p3);

assign match_length_5_fu_2412_p3 = ((and_ln191_2_fu_2406_p2[0:0] == 1'b1) ? len_68_fu_2153_p3 : match_length_3_reg_3083);

assign match_length_7_fu_2453_p3 = ((and_ln191_3_fu_2447_p2[0:0] == 1'b1) ? len_69_fu_2210_p3 : match_length_5_fu_2412_p3);

assign match_length_9_fu_2495_p3 = ((and_ln191_4_fu_2489_p2[0:0] == 1'b1) ? len_70_fu_2300_p3 : match_length_7_fu_2453_p3);

assign match_offset_1_fu_1823_p2 = ($signed(sub_ln179_1_fu_1802_p2) + $signed(32'd4294967295));

assign match_offset_2_fu_1922_p2 = ($signed(sub_ln179_2_fu_1901_p2) + $signed(32'd4294967295));

assign match_offset_3_fu_2226_p2 = ($signed(sub_ln179_3_reg_3043) + $signed(32'd4294967295));

assign match_offset_4_fu_2316_p2 = ($signed(sub_ln179_4_reg_3058) + $signed(32'd4294967295));

assign match_offset_5_fu_2542_p2 = ($signed(sub_ln179_5_reg_3073) + $signed(32'd4294967295));

assign match_offset_fu_1703_p2 = ($signed(sub_ln179_fu_1682_p2) + $signed(32'd4294967295));

assign or_ln168_10_fu_2149_p2 = (icmp_ln168_16_reg_2911 | done_14_reg_2994);

assign or_ln168_15_fu_2200_p2 = (icmp_ln168_22_reg_2937 | done_19_reg_3032);

assign or_ln168_20_fu_2289_p2 = (icmp_ln168_28_reg_2963 | done_24_fu_2271_p2);

assign or_ln168_25_fu_2518_p2 = (icmp_ln168_34_reg_2989 | done_29_reg_3099);

assign or_ln168_5_fu_1770_p2 = (icmp_ln168_10_reg_2885 | done_9_fu_1752_p2);

assign or_ln168_fu_1658_p2 = (icmp_ln168_4_reg_2859 | done_4_fu_1640_p2);

assign or_ln185_1_fu_1847_p2 = (icmp_ln185_3_fu_1841_p2 | icmp_ln185_2_fu_1835_p2);

assign or_ln185_2_fu_2183_p2 = (icmp_ln185_5_fu_2178_p2 | icmp_ln185_4_fu_2172_p2);

assign or_ln185_3_fu_2249_p2 = (icmp_ln185_7_fu_2243_p2 | icmp_ln185_6_fu_2237_p2);

assign or_ln185_4_fu_2339_p2 = (icmp_ln185_9_fu_2333_p2 | icmp_ln185_8_fu_2327_p2);

assign or_ln185_5_fu_2565_p2 = (icmp_ln185_11_fu_2559_p2 | icmp_ln185_10_fu_2553_p2);

assign or_ln185_fu_1727_p2 = (icmp_ln185_fu_1715_p2 | icmp_ln185_1_fu_1721_p2);

assign or_ln191_1_fu_2609_p2 = (and_ln191_3_reg_3115 | and_ln191_2_reg_3110);

assign or_ln191_2_fu_2135_p2 = (and_ln191_fu_2061_p2 | and_ln191_1_fu_2105_p2);

assign or_ln191_3_fu_2635_p2 = (or_ln191_fu_2604_p2 | or_ln191_1_fu_2609_p2);

assign or_ln191_fu_2604_p2 = (and_ln191_5_fu_2598_p2 | and_ln191_4_reg_3120);

assign present_window_11_out = present_window_11_load_reg_2763;

assign present_window_12_out = present_window_12_load_reg_2722;

assign present_window_13_out = present_window_13_load_reg_2776;

assign present_window_14_cast6_fu_470_p1 = present_window_14_fu_304;

assign present_window_14_out = present_window_14_load_reg_2736;

assign present_window_15_out = present_window_15_load_reg_2789;

assign select_ln191_1_fu_2620_p3 = ((and_ln191_5_fu_2598_p2[0:0] == 1'b1) ? trunc_ln191_2_fu_2613_p1 : trunc_ln191_3_fu_2617_p1);

assign select_ln191_2_fu_2510_p3 = ((and_ln191_3_fu_2447_p2[0:0] == 1'b1) ? trunc_ln191_4_fu_2503_p1 : trunc_ln191_5_fu_2507_p1);

assign select_ln191_3_fu_2628_p3 = ((or_ln191_fu_2604_p2[0:0] == 1'b1) ? select_ln191_1_fu_2620_p3 : select_ln191_2_reg_3131);

assign select_ln191_4_fu_2141_p3 = ((or_ln191_2_fu_2135_p2[0:0] == 1'b1) ? select_ln191_fu_2127_p3 : 16'd0);

assign select_ln191_5_fu_2641_p3 = ((or_ln191_3_fu_2635_p2[0:0] == 1'b1) ? select_ln191_3_fu_2628_p3 : select_ln191_4_reg_3089);

assign select_ln191_fu_2127_p3 = ((and_ln191_1_fu_2105_p2[0:0] == 1'b1) ? trunc_ln191_fu_2119_p1 : trunc_ln191_1_fu_2123_p1);

assign shl_ln1_fu_501_p3 = {{present_window_12_load_reg_2722}, {3'd0}};

assign shl_ln_fu_493_p3 = {{present_window_11_fu_292}, {4'd0}};

assign sub_ln179_1_fu_1802_p2 = (currIdx_reg_reg_2817 - zext_ln161_1_fu_1733_p1);

assign sub_ln179_2_fu_1901_p2 = (currIdx_reg_reg_2817 - zext_ln161_2_fu_1853_p1);

assign sub_ln179_3_fu_1956_p2 = (currIdx_reg_reg_2817 - zext_ln161_3_fu_1928_p1);

assign sub_ln179_4_fu_1985_p2 = (currIdx_reg_reg_2817 - zext_ln161_4_fu_1977_p1);

assign sub_ln179_5_fu_2014_p2 = (currIdx_reg_reg_2817 - zext_ln161_5_fu_2006_p1);

assign sub_ln179_fu_1682_p2 = (currIdx_reg_reg_2817 - zext_ln161_fu_1632_p1);

assign tmp19_cast_fu_529_p1 = tmp2_fu_521_p3;

assign tmp1_fu_516_p2 = (zext_ln121_fu_512_p1 + present_window_14_cast6_reg_2753);

assign tmp2_fu_521_p3 = {{tmp1_fu_516_p2}, {2'd0}};

assign tmp_10_fu_949_p4 = {{dictReadValue_reg_fu_611_p3[119:112]}};

assign tmp_11_fu_1789_p3 = len_67_fu_1781_p3[32'd2];

assign tmp_12_fu_975_p4 = {{dictReadValue_reg_fu_611_p3[151:144]}};

assign tmp_13_fu_1000_p4 = {{dictReadValue_reg_fu_611_p3[159:152]}};

assign tmp_14_fu_1037_p4 = {{dictReadValue_reg_fu_611_p3[167:160]}};

assign tmp_15_fu_1072_p4 = {{dictReadValue_reg_fu_611_p3[175:168]}};

assign tmp_16_fu_1093_p4 = {{dictReadValue_reg_fu_611_p3[183:176]}};

assign tmp_17_fu_1108_p4 = {{dictReadValue_reg_fu_611_p3[191:184]}};

assign tmp_18_fu_1134_p4 = {{dictReadValue_reg_fu_611_p3[223:216]}};

assign tmp_19_fu_1159_p4 = {{dictReadValue_reg_fu_611_p3[231:224]}};

assign tmp_1_fu_934_p4 = {{dictReadValue_reg_fu_611_p3[111:104]}};

assign tmp_20_fu_1196_p4 = {{dictReadValue_reg_fu_611_p3[239:232]}};

assign tmp_21_fu_1231_p4 = {{dictReadValue_reg_fu_611_p3[247:240]}};

assign tmp_22_fu_1252_p4 = {{dictReadValue_reg_fu_611_p3[255:248]}};

assign tmp_23_fu_1267_p4 = {{dictReadValue_reg_fu_611_p3[263:256]}};

assign tmp_24_fu_1293_p4 = {{dictReadValue_reg_fu_611_p3[295:288]}};

assign tmp_25_fu_1318_p4 = {{dictReadValue_reg_fu_611_p3[303:296]}};

assign tmp_26_fu_1355_p4 = {{dictReadValue_reg_fu_611_p3[311:304]}};

assign tmp_27_fu_1390_p4 = {{dictReadValue_reg_fu_611_p3[319:312]}};

assign tmp_28_fu_1411_p4 = {{dictReadValue_reg_fu_611_p3[327:320]}};

assign tmp_29_fu_1426_p4 = {{dictReadValue_reg_fu_611_p3[335:328]}};

assign tmp_2_fu_672_p4 = {{dictReadValue_reg_fu_611_p3[15:8]}};

assign tmp_30_fu_1452_p4 = {{dictReadValue_reg_fu_611_p3[367:360]}};

assign tmp_31_fu_1477_p4 = {{dictReadValue_reg_fu_611_p3[375:368]}};

assign tmp_32_fu_1514_p4 = {{dictReadValue_reg_fu_611_p3[383:376]}};

assign tmp_33_fu_1549_p4 = {{dictReadValue_reg_fu_611_p3[391:384]}};

assign tmp_34_fu_1570_p4 = {{dictReadValue_reg_fu_611_p3[399:392]}};

assign tmp_35_fu_1585_p4 = {{dictReadValue_reg_fu_611_p3[407:400]}};

assign tmp_36_fu_1807_p4 = {{sub_ln179_1_fu_1802_p2[31:16]}};

assign tmp_37_fu_2159_p3 = len_68_fu_2153_p3[32'd2];

assign tmp_38_fu_1906_p4 = {{sub_ln179_2_fu_1901_p2[31:16]}};

assign tmp_39_fu_2218_p3 = len_69_fu_2210_p3[32'd2];

assign tmp_3_fu_709_p4 = {{dictReadValue_reg_fu_611_p3[23:16]}};

assign tmp_40_fu_1961_p4 = {{sub_ln179_3_fu_1956_p2[31:16]}};

assign tmp_41_fu_2308_p3 = len_70_fu_2300_p3[32'd2];

assign tmp_42_fu_1990_p4 = {{sub_ln179_4_fu_1985_p2[31:16]}};

assign tmp_43_fu_2534_p3 = len_71_fu_2527_p3[32'd2];

assign tmp_44_fu_2019_p4 = {{sub_ln179_5_fu_2014_p2[31:16]}};

assign tmp_45_fu_2047_p3 = len_66_fu_1669_p3[32'd2];

assign tmp_4_fu_748_p4 = {{dictReadValue_reg_fu_611_p3[31:24]}};

assign tmp_5_fu_775_p4 = {{dictReadValue_reg_fu_611_p3[39:32]}};

assign tmp_6_fu_790_p4 = {{dictReadValue_reg_fu_611_p3[47:40]}};

assign tmp_7_fu_913_p4 = {{dictReadValue_reg_fu_611_p3[103:96]}};

assign tmp_8_fu_816_p4 = {{dictReadValue_reg_fu_611_p3[79:72]}};

assign tmp_9_fu_841_p4 = {{dictReadValue_reg_fu_611_p3[87:80]}};

assign tmp_fu_1687_p4 = {{sub_ln179_fu_1682_p2[31:16]}};

assign tmp_s_fu_878_p4 = {{dictReadValue_reg_fu_611_p3[95:88]}};

assign trunc_ln111_fu_586_p1 = add_ln123_5_fu_580_p2[0:0];

assign trunc_ln127_fu_618_p1 = dictReadValue_reg_fu_611_p3[359:0];

assign trunc_ln132_fu_622_p1 = currIdx_reg_fu_606_p2[23:0];

assign trunc_ln168_fu_653_p1 = dictReadValue_reg_fu_611_p3[7:0];

assign trunc_ln191_1_fu_2123_p1 = match_offset_fu_1703_p2[15:0];

assign trunc_ln191_2_fu_2613_p1 = match_offset_5_fu_2542_p2[15:0];

assign trunc_ln191_3_fu_2617_p1 = match_offset_4_reg_3094[15:0];

assign trunc_ln191_4_fu_2503_p1 = match_offset_3_fu_2226_p2[15:0];

assign trunc_ln191_5_fu_2507_p1 = match_offset_2_reg_3019[15:0];

assign trunc_ln191_fu_2119_p1 = match_offset_1_fu_1823_p2[15:0];

assign zext_ln111_fu_600_p1 = lshr_ln1_fu_590_p4;

assign zext_ln118_fu_489_p1 = present_window_11_fu_292;

assign zext_ln119_fu_466_p1 = present_window_12_fu_296;

assign zext_ln120_fu_508_p1 = shl_ln1_fu_501_p3;

assign zext_ln121_fu_512_p1 = present_window_13_fu_300;

assign zext_ln123_1_fu_545_p1 = add_ln123_reg_2758;

assign zext_ln123_2_fu_554_p1 = add_ln123_1_fu_548_p2;

assign zext_ln123_3_fu_570_p1 = add_ln123_3_fu_564_p2;

assign zext_ln123_fu_541_p1 = factor_fu_533_p3;

assign zext_ln148_fu_2655_p1 = match_length_11_fu_2648_p3;

assign zext_ln161_1_fu_1733_p1 = compareIdx_1_reg_2864;

assign zext_ln161_2_fu_1853_p1 = compareIdx_2_reg_2890;

assign zext_ln161_3_fu_1928_p1 = compareIdx_3_reg_2916;

assign zext_ln161_4_fu_1977_p1 = compareIdx_4_reg_2942;

assign zext_ln161_5_fu_2006_p1 = compareIdx_5_reg_2968;

assign zext_ln161_fu_1632_p1 = compareIdx_reg_2833;

assign zext_ln165_1_fu_1736_p1 = len_15_reg_2869;

assign zext_ln165_2_fu_1856_p1 = len_26_reg_2895;

assign zext_ln165_3_fu_1931_p1 = len_37_reg_2921;

assign zext_ln165_4_fu_2255_p1 = len_48_reg_2947;

assign zext_ln165_5_fu_2345_p1 = len_59_reg_2973;

assign zext_ln165_fu_744_p1 = len_4_fu_736_p3;

assign zext_ln168_1_fu_831_p1 = len_11_fu_826_p2;

assign zext_ln168_2_fu_990_p1 = len_22_fu_985_p2;

assign zext_ln168_3_fu_1149_p1 = len_33_fu_1144_p2;

assign zext_ln168_4_fu_1308_p1 = len_44_fu_1303_p2;

assign zext_ln168_5_fu_1467_p1 = len_55_fu_1462_p2;

assign zext_ln168_fu_662_p1 = len_fu_657_p2;

always @ (posedge ap_clk) begin
    present_window_14_cast6_reg_2753[8] <= 1'b0;
    zext_ln165_reg_2838[2] <= 1'b0;
end

endmodule //lz4CompressEngineRun_lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_compress
