0.7
2020.2
May  7 2023
15:24:31
C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/sim/ila_0.v,1702357841,verilog,,C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sim_1/new/top_tb.v,,ila_0,,,,,,,,
C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,,,,,,,
C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sim_1/new/neuron_tb.v,1701188428,verilog,,,,neuron_tb,,,,,,,,
C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sim_1/new/test_bench.v,1701188421,verilog,,C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sim_1/new/neuron_tb.v,,test_bench,,,,,,,,
C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sim_1/new/top_tb.v,1702355890,verilog,,C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sim_1/new/test_bench.v,,top_tb,,,,,,,,
C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/LED.v,1702275206,verilog,,C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/sim/ila_0.v,,LED,,,,,,,,
C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/clk_divider.v,1702362889,verilog,,C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/sim/ila_0.v,,clk_divider,,,,,,,,
C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/dec7seg.v,1702263946,verilog,,C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/clk_divider.v,,dec7seg,,,,,,,,
C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/neuron.v,1702428667,verilog,,C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/relu.v,,neuron,,,,,,,,
C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/neuron2.v,1701704121,verilog,,C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/dec7seg.v,,neuron2,,,,,,,,
C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/relu.v,1701187052,verilog,,C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v,,relu,,,,,,,,
C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v,1702443327,verilog,,C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/neuron2.v,,top,,,,,,,,
