-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
-- Date        : Fri May  2 21:41:09 2025
-- Host        : younas-Latitude-7280 running 64-bit Ubuntu 20.04.6 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_noc_tg_pmon_2_0_sim_netlist.vhdl
-- Design      : design_1_noc_tg_pmon_2_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xcvh1582-vsva3697-2MP-e-S
-- --------------------------------------------------------------------------------
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2024.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
UyCWWcMezmLAHpDowUNzu8tDr1s2ab0s49TUFbL1lpEtvmNPp6uq+zCN3Tn3KVczEQlMw1A8PNRS
ev2uqjZkSqDHePQqB41rCtl1M1McR5CPkHG6XoWkMsWLiI+PN40edf2jhyIxONv98TrVRe1mZqkX
l/eJ+JfwN5CpKKrr4NA=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
JefitVZlZ3FMNOdBu+lkVLKkuOMazacq/FalI+qX0wZjAGV3uGWiofDy9tfoJvN5cMSBTt9kcML7
uC+XiLwp4h8uc8ymCk6l0F/X+011w+J0yNNXxgzyqjsXqjvBHXX9b4et4zL8Rt8mT/W5nHKmjPeo
kK0b6I3K8V4cc5atIrvzju90y/SgYsL0uJQQbEeWhGjZgqHKNfMKvau0tdR6CEWBPAqSyvRYJs3D
n4SOn1fTGd4UmL+a0DvCDpOZCkNyShcqUNv7m59MZaCPjQa6EUxNqzVA+d+gnl6qGRoyA4NWQfQH
YabbSPWMT138KuK2LYdJI4Mc5x1Y/LRI2nWFFA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
IeA2bHpz/yvqkYoFNvXWOe5uvdev9J8O3zO1PsxGaqZc2IJIN74eUhjRj/Q+iNCyLiM2vY4lgODF
bLAxBx/KvRqlnozEW7e8hQkwLQKUAIQebfzeyPoL7rekWu04wsMmBj/eMnNJeK2TgBqxteUYZj5f
kDuocp6vKrORpv1SBBQ=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
lleqt/VHBikST6NzZF4T4LbzTyAbZUtWAnX3UHvpoPFxlc1vM/hdVQA7oeA4rC853V+aDISX0REA
XwgKdw9/CnSGPj428JavD68zMnu/23PNsn7jT/3Obe8ZAXeBbGsM4Wosk1cSMcQysrrGbkd3iP78
yFat15NZyU8Iq4NL6KNynZ9qoCr9MC50DVu6n3RcxIcA9X1qAv267Sky+hUbFvXN2j9jCpnNy5Yk
Crh/x+jDBzHDvHDJLvo2X8NULJ791J+kEyzPIgfHKM9Z5Win3Isw8Ubih1CrBxyhnLIzRgxRt+QP
+Cyu4wvo0Ge56EAXM8nLKZbTfUc8SEmkU5VgAg==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
BiqZbVBvc9yXZl7x8uA8caz135KKQbLLZUfUnl9D/s11P7mIk70iOGJCTYORTZrFQEpBwlgwDNsb
MvJBNh5JS4je2z5kbol10YKpOYwAJ5b3JAqW46NIIJ6QhY95gF+aXoxXC2a0W1i064JGQDHZPSb5
lDBDHUPe+leJLFSAC0FFDcCUPVjxyOPzcFeRFZTkCng6qI1dXN09fB1QCDGeQ23tGkWNe4I7XVNy
3LRlrPue2dJH6gdLooCLKfekhMzEa5holt/WLlKJfQsA8MoMnQ8wcPvEubxtSOUbDgmgKc9VlNO0
tYQnr1FYvieocKspDF3FW0usTAKsyk5R8ji42A==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
gVMeYwpF9Zcj2ley5PIP34tE/OCAbIacjeV+GrM1tLsgDTfY7yPkJHnC5JqEzPK5qtBjyw4wwyAU
IGnTjI2JN1TgzldC+jZTHfy0VveSJb/vcETCSwhS2QCkgl1KYniF7XPKODeQzvpMsvlUGM9Txrcp
LfkS03QH/VWiMnqnHK1poG8lslfvQ2Soe4DCiTME7/x//aaGFDn7R0RGabXS2xSl0kND4urDptvx
KZG6gl0oPsiZc9s+0aaMFnRIz0sI/y6dtYNCbw+VZ1MalbbNvE5+a0Coq561mhnEd08epPYxLeET
FV1l86LBfo9vQ+58wUvLUS0UMcn0YqPgrpTidQ==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2023_11", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
CcfVRR2xHAGKwG67D3vTmTxbsm4j++MDzGSAoN/BW8BKhS9tbpEyEPBFveR5Px6J/bS7c6BkA5Pl
0jsQyYNRHu16ci9dQ2cURBR3onQxCmPC7d9PMOL+94kr73DNTy2u1Y6y9C+SaRnqbqcC20eXCzFP
xCWPRBMyDd8plLXYAynYTDfH3Aik2BbroecM81J/sQ7m916hwE69AVAQsGrpKipx/pOfrgvNwECl
1YW2gvYfLcMvEl60m7qKU2fJB0bi8OF1SH/OUL6S1Z5X2UuCtNW1S3x4GWczHCxKMJ47TA4n9l6m
guxr2JHiCUyZqZ73HKsZmEn9NaddWWEBDQjUqg==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
iIZ70GOFfV68mmvcgMcObCVqTosSmuXAhdl1W5Za0aQ4ehwCLGaJT5M91JQiAoKgJAKFjCCstkOB
aPfaIA3jGRZOXbZnJBrjm+/wNsXTIv+SkQpNBOXF0oLAf+skRvIHjypAFZ7NLk+ibApPHSCL1ZI2
KIuFgbVunUJXopL7u72fQvjReIGUxtZ9IOhqi52gr65EJUjYq4sbdhtKxfUBG93ewjy/gT5o278z
ET8m2m4e2l1Mb7Q7+VPS7cmK/lzyxjddOix/3y+gPIY22mtT+KE7Un3HDC0ijXxPfng4n3gwAbCu
VTM7N8A3zFEd9A6qRhis8N+2aPkjFk4Uv3HdD4PaqUNQYJKVH4hvZ7Xzx3hHX4TbBm1hkV6Y7rzG
9oZfF7mXGD91rW7/dFImuTr3ClHMdIF6XCauiri8O+UKgVnaSBKXubvmybUW82hc2x5rJlO2gHn2
lQUnYyLCqeb8ENH5E26U07iEzacN7TJivIDorY7mgxVG99ykiFvhu8W9

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
p65I5fz6JWwL8uPg7/EhUdUns+WRNGw894FcSG86VqqsFUoeolUaXow2mOg1w7G0i4pv+XWxTUZ9
10fx5xV2h6F/NuMmzJy2tX27UqwlOOZbi8M+E802vbcaGotGVZ544aLmn60teU9p4VhoX43ru5nl
yloC7lYpRAkLi7PJs1UTaOb/w2Crw0NUouvJRRzp2XrB+jvHP7v9dNEkOqKIaUcbybbO7abC1No0
y2C5am2mfdLenZMo/8cCNMpj+ST/nUL6fWODXyalXLD9pGGa4pV8fueAYW9qD1ipSrq9eUG2RuBX
OywcyulXtEYcJiIBmlsx4it5K9UvBmOwa0Nzbw==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 4720)
`protect data_block
loCrOO46olST1Tx4Y8yWT60NDL/sQE+ZNUkEGAE8ZXKDH80FF0lUutMi3OoCGfmbgfaaIG7ChEWg
fSuAPTio5t5KVulrjpOeKzWsE3Gd1d79zg+B/wFIMezL7Og6A62ZerVitYCF1F9ge8EBZAXW99QW
UDz/+nLvzxKwf7N4/xsU7YEKQ/FBlddubKRALHi8rD+jP31lVsXRxgzOVzvCQjrxXm2GJqWNw6ZT
KsxWejeiL5pvXhcdiZgsnzlDsp7CeJ39ZggeV2Zmf43wV4FhWGFWNxBtVK9ZvuNnlFo01XLuXLg5
0PZOFTDsJqdjLsJsI4/JhmACbCN2KqeKINLDL01YzzTiskPoI7V41ERXq2KBKycxWC3cMqYlv7GM
9r2t6YMn/I/HTyf62ka20kbbAL9p7wD4rauY+Q/jeXb1Ikmp3bgAqQcdW3Oj/DbI/Q2Sma8fsRm4
zzKk//tRWVzD5+MeEqCU0ld/8MAufQiFDiwpJ/12+uMb5AYRnm0rVGZ/Y4YAPyoLRIvvpbiNek6H
2NIX1LD/xWKvpVKFc8cJZA+lqQz2gIk/9n+Vejkb1hk0WZqY8gK87Jb6EUkg6zL7mIl8MDUWRKWx
bFiTOXuDkI5BbsLreSOIj0Wh6JmY0/yA058LxsnzRWbUgH2YWoIwCwSTCuzVleeV23Guw3Pl+Mif
tDNNgzLGw9UEDOIy1t6+ZlaDbtydRS35+xBwRBBIQQqAglIxIjNtFa+zdSNeSkgY8Ng/5or37o2p
uNVj+kfV8DhW7U/xAZcS+PWlWK9ERkk4mZg8KcDoxPncuW5NDg+wxDdStLekvxiZ981wxCDuSrXy
d1Kqj2M3vvRGKY5WwzCbaUbbjYtjFIdTck8Ynzn2T1UxfkWAlv5VsjhoiX1OCpcn0qAhWwLOPND/
4Yy875owvqFZ5sy0ark1bylMGKoi36MHvpO5dQp4py5yPY6IVmAD79Yq86LHKRNk/H8dnXYhUiS0
fb72jqHOvmSN1zJJ0IhB8l7sP0ZAPU9Rooa92gNm01Px1SezNNV5lmfxfpdxmW3z+YhGxj4s+lfG
MoVOCMC+cWUnO1jBWNO/ItUrKBMSRaKIEg5fwYOM7NLgVr9uxWQ25/zTb0/VBvhlWvhyCUcwOzUY
h1+OaEryIeq7O7DABM5MwZHK0ATBhJss1oZxvC03FuRKtHsmjdT9b4BIehB8PN6E7Z2CvDkRKsis
yWVJ+Af4YLNN0uBTOwIIeTraz291msg660QnGwjB9xAG81G19wMf3s5HxF6Z4NA8VvuIMjbCAnnw
1h3VY482OU8kW1PW2qThRnw49q2DUMLGho0MKBZGke5JyUaqQgCMB2E6YBMXkDa8gDJHebch52lx
Sk1MR06dcxKJgMRBVi+0RnBgUxHCxtWc+xkkQU+8aJu3gr5d0ys/BSpp74w6xZGB1Bzc0CCmeskt
kVVlEEk1qyWtBOPqthKxmGM6Tnnbd6Qt6PvxVErI9eoLGQEfZWYseavspA2fzSXX9wz+UTmxwarG
38jnptF24Z00cR7Z/AIIMgpqolXt9/bzzxAxu476b+x19QXh+gpsqAU6e2kOBijoMWOtp/2zwGB+
MlBD8dsZd+Q0oYSIGNK1eviCCCCOORCX9ztv77lI35MAqc8+aAf1TPHsV5JOklepJjNIfA/zePWp
vB7BtXgmuqukk+n3KQsD0xDdBuSSf6lIDXTbZ/uDQOzUqMnN+N3fZvGqhE0NrJQvsVDfkXIxqMZX
b/54vmXcJnZopBG6p7mN2cYjPxYWnjYSo752JHErTBjWut0ZkyT9jQumDKN9GwNgctWOXh0l6myD
XzYk6oFWEDE1WuAEzcAOk4lSWaOuRfYtsYNoJEyraGcfIj17NE5/42AndEipCBuLnsP9FQhlqEd4
Tlu7drZyIUzrm71Ut/G6cC2HagzEnQOxyqc0+7w2Q4X/ZMUTQUBgyYWxUhUnEwrDlg1YxPX2R9ma
bMkEGt39zgenWdKr1Ag4zzDfCdju5cN43S1K+LsokQDlhdSF7lpvKaGW/K7FHA4ndcsl3W0Kwe0y
lHr7Xnj87u5ciFiuSpGK1RV4f0RMLhaXvVZO3N91MpF7DUAckA/Tl5sfevH7ZwYV2nBKFi/ZL5r5
F1+7rKu11dg2z/w59Alctr9VY51rKoQ4YesJNHfwDRtT1ve6xFwfUGNQAcqHiKJNvfYahVhuWG/Q
SiVMgmoxykpepuaa/MYRixLajfIl0Ib9qPvyno5O9yrVT0l7EXmm4U0MA0C/EotVudz5ph0I+l6J
f+NEwocBGlI5uzjY/trOKllSA+U8ZMonRuVTKGY61kVNQd0wN8tE0IoSjm3bet/q5xU6k3d7lOsp
HZEzJlF/ZqlFEn4B9lwSHPz0/QP6zDZSZHv8sJ1lZeGrYfTM94Bxsc4f0SuHXe9uC4mPs/M8I6RQ
TlBx7LGM/pDFZBUKONRDbO33w2kABF9y77gliM18KjLzEHetIMBE6bNQCXdXjCHqTFEfAc/+sSSD
/7B8ARyYHnTxNzfhW9roHw0HzV+9M2Atu6A19NC218zLbmemBbb96Kalvpkotd7AVVNmuD8RCsGO
m5t3tgFTptKU8iJltlWgR6bNV9rUAsW+BYVCo3Cs6iNGv4GSak1hyOLquJAb7FLpKrcV+F4iGIIS
hxz9PFnKK1PB7CuTUBgLrbaBj/fza7JHQ3RhPk4EL0ShWpYHhJDHGyvWbsDnlySSQGyYsq0yF6ro
wyqtpI819lznV9RTkZVL/RvG+TvQf4jdsjoYJQr7gjns0Hg0eDAx4e3S77yWaS6IzPsb4xuunApk
sBqxq9HlH/edBXMyp3jZJOGF3pv/TWjDwwRldEDZNDfzDeUqyc2ENkYaDt6mptLni1EYAmfFdWud
9CsoQ33rvT8AMaBwmZOTjpwlCMAN1MaPQk+xhPshJvfIRGyhG7ANb6U6unXz6FmJjtmEJ2ib4m1p
Mr9crmwNG9ayvOJDQ5WJaQ2NgcfSIHC6/S2MChYDuYn7rFKoulu1FJFuZ89z6mBW29VB0SWpuFs1
/h4jKCwu/CpJmvnnCk0Tl1zJi64mcaMuzTtW/HA5Y34EXVFpo+4ohNkTCaBGL3DmUlrjSmig8MLj
zL/DpB+nESI+aeT3s6OeauvbCwNXrUGe+rgfwMgVy8ldDcZrpsrtlFoZqNFvr1lNjBeg+vOiy/a/
wuhGz7NzVUGIvtfCjMtUvjz2f4gNO+YvwrgD173VZftiIz3jxdPvte0U2EeUDrcszxXSS5GdWdqf
vZEfOYyXI70EoElIhz+i1Kt1oaFWXmKF74xbK6s3FbVl0AU2t2J9kE/lhGyGY+jps+hPVdBwTC8s
+2cfrRGVUIDWFNMqfPon7i/9Qvma1HIGMjYhbFKsTXsaicC1cq1xqGjpncT7fet07RxSqGdyKRtD
rsm83OZ3otAhIxT4i1Wd8MSPJuTglUlmUVk07bSX+n34YKHFAhe3nvMxgbZZGSEGTrS+2CoboMMy
ngNg6vjHmm9gQqHYCjy3/RVWvHuOT8OfrlZlwi2nsruuKGe1/tnKIAdepUPzLmjXi+LwA8Ps++a8
OpSlw0ADrODrSD0gb2WiTIxdYhplTOem0niq/+uD2vvIuP/5xzielLtrp7noh1YE/LuR/qliWX3W
KCCsh5Z2O7MGGf39fkUDHeZ5BoM2YYynFiVsL4nVuUiKHJhWEdZkC9iI57P67eNoPTLOoNyPuIAp
km56L+3nQqlefN8ORkrL2oIxQGtxRB0qyet/ypJtYi3Ax3/7YVN5d2m71LUt94QPeor47w7+szgk
ZqtlxHYZejKFr36aYu6jUA4MyFuTRxfZCr9t1MW+Xd52tUcMoh2XuElJEhPx7QBe2qoGyfooGntP
67TREq081IfV8ucJ/YWxpfCMrX7xDEQWqwv5f+FOvPdsqbKTVEJ8QC3rS58Is9xl9SsWUqOSaS6m
vOBcBm/sxfAKourFPO+p6+Kg1rg9S4S5GagBk6rPo/YqUWRiI7pf/IMgyANiVHmHjlGyCehXu5oe
uBQsZmckbAH/MgfFBikVv17BkdYLr3DeM8MY1dTMiJ7TSWhXWD3D05OIzcutu+PHjhWACigFgMor
20+bWmIGKRjwE2meetvEuZFIIoNsbJ1Ef3JJaAGRIbi6ypgao+5s5HMtThgiyS7Q6JV3lFzyeTq8
k9nOb0IkmLf6SDUIDO1YU1Ph2Q/t3inZuYrmgcOSomPWoYHWB1Bfyysec+pOuh4izBR8S8osHl+V
67gjJ2caTpGqqiHEOrVgsVL/3+FX6EsrYQKgxAKXX1/VCJ8taW/beIH8bO1RbWw06TxE5Q0yplE+
lM9wPid7WPx1D48pbqAiv8NAfKIEBM2wyCvMfTt39DVIlpGxrAYFXe/C0p0fBuLDPlXGmWD2c8WE
fBeMLbcIY9XzfdEdVRAb6jyOuzVgNDtxUR+LIkmF5NL0enD7d2HZLJwRilKnMks75P7NQSCENiuV
2E8cEDdxLMYNASGfsDTpXA4i84JZepnE5EDNTNBG8OrEJcleOVq8/gLZq7KRf34e/L+Z7QMpBNz2
gOf+a1bBYoqfjeLXwmvMoEj7kV7Y7BU7JED+uxA6/+R9oQx0INukKOb0uv4r1Jq5XIbdkdK4gVmQ
15qjR+X+yYpiN0S+NXZg6H/hu7DYJaRdk7JBR3uNg4pyVqpdGJYN2UTYB6PwfVKIFOVoqn6G/AEH
MNxYCRIZ+NgMp8PsTjNmNKAmEA3eB7Vbc5vJAfWyHmmWQ6nNHHz/Rwzzp4pYDTCpokJiIzoUfRIM
xAgNIMuC61LFfUgbgRalZUadKvkkY0u6gjBqqIBrQjK9PGCN8uahcjQbPxozzUYoGrC3kxMvh7Ix
+ajOGAvE2iuEsEHj+7ng9LooPWyorpLySjQ7/eEgBbkuDJBPTkVwky/yYaiUfFpv+TMuUojHK6Lp
HlatQwj7StneWnvKJW0tIHyD2LfI8D52IrW5uFCvB7fKX6MxtQt5astWY76Vhc0gjI3f1g5WvrtT
b+mCFxcrB7liuELlugga9sU7R+TPVJh1s8D8ugFauhzIoqNBcB8TrVn6sHEJsvWBzbPyb1gPlG5H
QboCIUmvUIUuQ+c+KhOC0agT8tjrk+Hf3aBM/PgBYFh2BZgm34sawxtdHxKMHOdBDhvixCoxrWM5
QWUc4e2TcaWLHm5uxHOAPPKB0gLoBLn+SN/kdXkJ/cGV9gBK9ixEc2YCs0axDYNBNeizv9D8DQ1Q
YugjSnXNsk4IMbmYOFvVW9Pb8SK/T8mTpf1vtOxyHiDi4WpZL9VmKbMZ9ckQ0bXoGMrZtQ3SMr6q
N/dzogGZd/rwUz7tVVluLjwaw7IjlGJO2elgxm0VX0NVBr83JwU9uL2wu8xeAIvorgf7WQqa5e2i
Y8MTEz/zjDUj/so/SUZIRjhiFKFWvXV3YOMy5YlnVj+75NQuWv47XOIRzhgP0CI27XO9uCguT1lf
h/W4XFxk43/j6RENJmRqzlsKhJ220rsjrbKzTpIBJ2PYPXk8eFqjDi6KCmFLyLnCquRMXPonsHP9
3stlhqzkAVAm27MP710zrC9NqS5H6umpHdzV4Cm9PdOiriy2qqPlSzhWwjEpnsBTxFkpuFlAthLl
biRrHAB5Zb3gbCd0is2SCDW7yVmqwFqJ5YGbjgLGrMxBKbV6Km/sY2snwnXJZoeAaY+tT+VhwbEq
Kbzq81+fGM2OCxLUF4WSLLDsg7rZ5hBWfJH7Cb7tB04iPuiP+/183Ujy1SnBXrUWypCzz2b2830T
ex2HYoUETgg6EJB6f2sW9/QPCmxvjtdJaB9ejJdv/OR7vyurNjNpRDiftyFroRtkiPo3gyYAnAWG
+uulVQWvck6I3YwOkKx1RME+Ly8w5JkFEgLzIphZLEbvpe7MFZqfsGH+Fc80w7mgEGk5QDmhoZEu
iNSgPL2ezUL200Y8t045xDgVW5aKHnDOh/79Z3P8sp7eOuMGVvgXN2K7uDLtR4viPmexIAlxRPZh
bJcabm4e0Sg3dXu/o0yApKvyvlK7RxyYwt7qV6qyJc9UAiXpL/mLSmBUKbw6vsW4O0u2ZIuUTi6l
kq4fLUH4H58KuIAlzAu6clkuNyWHmKz8DdVLd41LxeBUgBeLWeK84sAi8XvAV2OUVxzhvV8ay6Ch
Oq442ZUmIgZ/TWsTg+3o5WPF3o9QkpPrKUTDwp5PPztimBE3lo7H/CKvw7yvV0gA960adohxRRSL
lSgkd8ayqIWBb8CSXsmQmP4vFyH0XucKOjhOkPCD1ld169PpOxCjdozjiAjSYA==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    axi_arst_n : in STD_LOGIC;
    axi_aclk : in STD_LOGIC;
    axi_awid : in STD_LOGIC_VECTOR ( 6 downto 0 );
    axi_awaddr : in STD_LOGIC_VECTOR ( 63 downto 0 );
    axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_awvalid : in STD_LOGIC;
    axi_awready : in STD_LOGIC;
    axi_wdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    axi_wstrb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_wlast : in STD_LOGIC;
    axi_wvalid : in STD_LOGIC;
    axi_wready : in STD_LOGIC;
    axi_bready : in STD_LOGIC;
    axi_bid : in STD_LOGIC_VECTOR ( 6 downto 0 );
    axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_bvalid : in STD_LOGIC;
    axi_arid : in STD_LOGIC_VECTOR ( 6 downto 0 );
    axi_araddr : in STD_LOGIC_VECTOR ( 63 downto 0 );
    axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_arvalid : in STD_LOGIC;
    axi_arready : in STD_LOGIC;
    axi_rready : in STD_LOGIC;
    axi_rid : in STD_LOGIC_VECTOR ( 6 downto 0 );
    axi_rdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_rlast : in STD_LOGIC;
    axi_rvalid : in STD_LOGIC;
    dummy_out : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_noc_tg_pmon_2_0,axi_pmon_v1_0_2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "axi_pmon_v1_0_2,Vivado 2024.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of inst : label is 512;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of inst : label is 12;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of inst : label is 16;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of inst : label is 64;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of inst : label is 64;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of inst : label is 64;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of inst : label is 64;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of inst : label is 256;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of inst : label is 7;
  attribute C_AXI_PROTOCOL : string;
  attribute C_AXI_PROTOCOL of inst : label is "AXI4";
  attribute PARAM_AXI_TG_ID : integer;
  attribute PARAM_AXI_TG_ID of inst : label is 2;
  attribute PRINT_LATENCIES : string;
  attribute PRINT_LATENCIES of inst : label is "OFF";
  attribute SIMULATION : string;
  attribute SIMULATION of inst : label is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of inst : label is "true";
  attribute tCK : integer;
  attribute tCK of inst : label is 3333;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of axi_aclk : signal is "xilinx.com:signal:clock:1.0 CLK CLK";
  attribute X_INTERFACE_MODE : string;
  attribute X_INTERFACE_MODE of axi_aclk : signal is "slave";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of axi_aclk : signal is "XIL_INTERFACENAME CLK, ASSOCIATED_BUSIF S_AXI:S_AXIS, ASSOCIATED_RESET axi_arst_n, FREQ_HZ 300000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_noc_clk_gen_0_axi_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axi_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARREADY";
  attribute X_INTERFACE_INFO of axi_arst_n : signal is "xilinx.com:signal:reset:1.0 RST_N RST";
  attribute X_INTERFACE_MODE of axi_arst_n : signal is "slave";
  attribute X_INTERFACE_PARAMETER of axi_arst_n : signal is "XIL_INTERFACENAME RST_N, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARVALID";
  attribute X_INTERFACE_INFO of axi_awready : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWREADY";
  attribute X_INTERFACE_INFO of axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWVALID";
  attribute X_INTERFACE_INFO of axi_bready : signal is "xilinx.com:interface:aximm:1.0 S_AXI BREADY";
  attribute X_INTERFACE_INFO of axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BVALID";
  attribute X_INTERFACE_INFO of axi_rlast : signal is "xilinx.com:interface:aximm:1.0 S_AXI RLAST";
  attribute X_INTERFACE_INFO of axi_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI RREADY";
  attribute X_INTERFACE_INFO of axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RVALID";
  attribute X_INTERFACE_INFO of axi_wlast : signal is "xilinx.com:interface:aximm:1.0 S_AXI WLAST";
  attribute X_INTERFACE_INFO of axi_wready : signal is "xilinx.com:interface:aximm:1.0 S_AXI WREADY";
  attribute X_INTERFACE_INFO of axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI WVALID";
  attribute X_INTERFACE_INFO of axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARADDR";
  attribute X_INTERFACE_INFO of axi_arburst : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARBURST";
  attribute X_INTERFACE_INFO of axi_arcache : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARCACHE";
  attribute X_INTERFACE_INFO of axi_arid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARID";
  attribute X_INTERFACE_INFO of axi_arlen : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARLEN";
  attribute X_INTERFACE_INFO of axi_arsize : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARSIZE";
  attribute X_INTERFACE_INFO of axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWADDR";
  attribute X_INTERFACE_INFO of axi_awburst : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWBURST";
  attribute X_INTERFACE_INFO of axi_awcache : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWCACHE";
  attribute X_INTERFACE_INFO of axi_awid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWID";
  attribute X_INTERFACE_MODE of axi_awid : signal is "monitor slave";
  attribute X_INTERFACE_PARAMETER of axi_awid : signal is "XIL_INTERFACENAME S_AXI, DATA_WIDTH 256, PROTOCOL AXI4, FREQ_HZ 300000000, ID_WIDTH 7, ADDR_WIDTH 64, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0.0, CLK_DOMAIN design_1_noc_clk_gen_0_axi_clk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axi_awlen : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWLEN";
  attribute X_INTERFACE_INFO of axi_awprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWPROT";
  attribute X_INTERFACE_INFO of axi_awsize : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWSIZE";
  attribute X_INTERFACE_INFO of axi_bid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BID";
  attribute X_INTERFACE_INFO of axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI BRESP";
  attribute X_INTERFACE_INFO of axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI RDATA";
  attribute X_INTERFACE_INFO of axi_rid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RID";
  attribute X_INTERFACE_INFO of axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI RRESP";
  attribute X_INTERFACE_INFO of axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI WDATA";
  attribute X_INTERFACE_INFO of axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S_AXI WSTRB";
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_pmon_v1_0_2
     port map (
      axi_aclk => '0',
      axi_araddr(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      axi_arburst(1 downto 0) => B"00",
      axi_arcache(3 downto 0) => B"0000",
      axi_arid(6 downto 0) => B"0000000",
      axi_arlen(7 downto 0) => B"00000000",
      axi_arready => '0',
      axi_arsize(2 downto 0) => B"000",
      axi_arst_n => axi_arst_n,
      axi_arvalid => '0',
      axi_awaddr(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      axi_awburst(1 downto 0) => B"00",
      axi_awcache(3 downto 0) => B"0000",
      axi_awid(6 downto 0) => B"0000000",
      axi_awlen(7 downto 0) => B"00000000",
      axi_awprot(2 downto 0) => B"000",
      axi_awready => '0',
      axi_awsize(2 downto 0) => B"000",
      axi_awvalid => '0',
      axi_bid(6 downto 0) => B"0000000",
      axi_bready => '0',
      axi_bresp(1 downto 0) => B"00",
      axi_bvalid => '0',
      axi_rdata(255 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      axi_rid(6 downto 0) => B"0000000",
      axi_rlast => '0',
      axi_rready => '0',
      axi_rresp(1 downto 0) => B"00",
      axi_rvalid => '0',
      axi_wdata(255 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      axi_wlast => '0',
      axi_wready => '0',
      axi_wstrb(31 downto 0) => B"00000000000000000000000000000000",
      axi_wvalid => '0',
      axis_tdata(511 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      axis_tdest(11 downto 0) => B"000000000000",
      axis_tid(15 downto 0) => B"0000000000000000",
      axis_tkeep(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      axis_tlast => '0',
      axis_tready => '0',
      axis_tstrb(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      axis_tuser(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      axis_tvalid => '0',
      dummy_out => dummy_out
    );
end STRUCTURE;
