/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [3:0] _01_;
  reg [8:0] _02_;
  wire [8:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [6:0] celloutsig_0_11z;
  wire [4:0] celloutsig_0_13z;
  wire [15:0] celloutsig_0_14z;
  wire [12:0] celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire [8:0] celloutsig_0_1z;
  wire [4:0] celloutsig_0_20z;
  wire celloutsig_0_23z;
  wire [10:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [2:0] celloutsig_0_28z;
  wire [2:0] celloutsig_0_29z;
  wire [16:0] celloutsig_0_2z;
  wire [8:0] celloutsig_0_30z;
  wire [8:0] celloutsig_0_33z;
  wire [13:0] celloutsig_0_34z;
  wire celloutsig_0_3z;
  wire [9:0] celloutsig_0_44z;
  wire [11:0] celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire [3:0] celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire celloutsig_0_5z;
  wire [15:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [7:0] celloutsig_1_0z;
  wire [17:0] celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [14:0] celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire [13:0] celloutsig_1_7z;
  wire [6:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = ~(celloutsig_0_6z[7] & celloutsig_0_6z[0]);
  assign celloutsig_0_53z = !(celloutsig_0_44z[4] ? celloutsig_0_1z[3] : celloutsig_0_7z);
  assign celloutsig_0_23z = !(celloutsig_0_0z[4] ? celloutsig_0_10z : celloutsig_0_10z);
  assign celloutsig_0_51z = ~(_00_ | celloutsig_0_33z[8]);
  assign celloutsig_0_10z = celloutsig_0_3z | ~(celloutsig_0_2z[12]);
  assign celloutsig_0_26z = celloutsig_0_1z[4] | ~(celloutsig_0_1z[3]);
  reg [3:0] _09_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _09_ <= 4'h0;
    else _09_ <= { celloutsig_0_1z[3:2], celloutsig_0_3z, celloutsig_0_3z };
  assign { _01_[3], _00_, _01_[1:0] } = _09_;
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _02_ <= 9'h000;
    else _02_ <= { celloutsig_0_2z[10:3], celloutsig_0_7z };
  assign celloutsig_0_17z = { celloutsig_0_4z[11:3], celloutsig_0_2z, celloutsig_0_2z, _01_[3], _00_, _01_[1:0], celloutsig_0_11z, celloutsig_0_7z } > { in_data[51:13], celloutsig_0_6z };
  assign celloutsig_0_3z = in_data[78:75] > celloutsig_0_1z[8:5];
  assign celloutsig_1_1z = ! in_data[187:158];
  assign celloutsig_0_5z = celloutsig_0_4z[0] & ~(celloutsig_0_0z[4]);
  assign celloutsig_1_5z = celloutsig_1_4z[8:4] % { 1'h1, in_data[121:118] };
  assign celloutsig_0_4z = celloutsig_0_2z[6] ? { celloutsig_0_1z[2:0], celloutsig_0_1z } : { celloutsig_0_2z[16:7], 1'h0, celloutsig_0_2z[5] };
  assign celloutsig_1_3z = - in_data[158:144];
  assign celloutsig_1_7z = - { celloutsig_1_3z[13:1], celloutsig_1_1z };
  assign celloutsig_1_18z = - { celloutsig_1_7z[13:3], celloutsig_1_8z };
  assign celloutsig_1_19z = - celloutsig_1_0z[5:0];
  assign celloutsig_0_11z = - celloutsig_0_1z[8:2];
  assign celloutsig_0_1z = - in_data[73:65];
  assign celloutsig_0_13z = - celloutsig_0_6z[9:5];
  assign celloutsig_0_25z = - { in_data[86:85], _02_ };
  assign celloutsig_0_0z = in_data[51:43] >> in_data[79:71];
  assign celloutsig_0_33z = { celloutsig_0_30z[7:0], celloutsig_0_23z } >> { _00_, celloutsig_0_17z, celloutsig_0_20z[4:2], 1'h1, celloutsig_0_20z[0], celloutsig_0_17z, celloutsig_0_7z };
  assign celloutsig_0_44z = { celloutsig_0_6z[15:13], _01_[3], _00_, _01_[1:0], celloutsig_0_29z } >> celloutsig_0_34z[9:0];
  assign celloutsig_1_0z = in_data[188:181] >> in_data[177:170];
  assign celloutsig_0_14z = { celloutsig_0_1z[6:3], celloutsig_0_4z } >> { celloutsig_0_2z[14:13], _01_[3], _00_, _01_[1:0], celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_15z = { celloutsig_0_14z[11:0], celloutsig_0_5z } >> { celloutsig_0_1z[8:2], celloutsig_0_7z, _01_[3], _00_, _01_[1:0], celloutsig_0_10z };
  assign celloutsig_0_29z = celloutsig_0_4z[4:2] >> celloutsig_0_13z[3:1];
  assign celloutsig_0_30z = celloutsig_0_25z[10:2] >> { _02_[7:2], celloutsig_0_28z };
  assign celloutsig_0_52z = celloutsig_0_11z[3:0] >>> { in_data[15:13], celloutsig_0_51z };
  assign celloutsig_1_2z = in_data[163:161] - { in_data[185:184], celloutsig_1_1z };
  assign celloutsig_0_6z = { celloutsig_0_0z[7:1], celloutsig_0_0z } - celloutsig_0_2z[15:0];
  assign celloutsig_1_8z = { celloutsig_1_7z[5:1], celloutsig_1_1z, celloutsig_1_1z } - { celloutsig_1_7z[1:0], celloutsig_1_5z };
  assign celloutsig_0_2z = { celloutsig_0_1z[7:0], celloutsig_0_1z } - in_data[86:70];
  assign celloutsig_0_34z = { celloutsig_0_6z[13:1], celloutsig_0_26z } ~^ { celloutsig_0_25z[5:4], celloutsig_0_23z, celloutsig_0_25z };
  assign celloutsig_1_4z = { in_data[100:96], celloutsig_1_1z, celloutsig_1_2z } ~^ celloutsig_1_3z[8:0];
  assign celloutsig_0_28z = celloutsig_0_15z[2:0] ~^ celloutsig_0_4z[5:3];
  assign { celloutsig_0_20z[0], celloutsig_0_20z[4:2] } = { celloutsig_0_10z, celloutsig_0_4z[3:1] } ~^ { celloutsig_0_7z, celloutsig_0_4z[9:7] };
  assign _01_[2] = _00_;
  assign celloutsig_0_20z[1] = 1'h1;
  assign { out_data[145:128], out_data[101:96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_52z, celloutsig_0_53z };
endmodule
