// Seed: 746994031
module module_0 (
    input  tri   id_0,
    output wire  id_1,
    output tri   id_2,
    input  tri0  id_3,
    input  uwire id_4
);
  initial begin : LABEL_0
    assert (id_4);
    $signed(12);
    ;
  end
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1,
    input supply1 id_2,
    output logic id_3,
    output wand id_4,
    input wire id_5,
    output wire id_6,
    input uwire id_7,
    input wire id_8,
    input wand id_9,
    input tri0 id_10,
    input supply1 id_11,
    output supply1 id_12
);
  always @(posedge id_1) begin : LABEL_0
    id_3 = 1;
  end
  module_0 modCall_1 (
      id_11,
      id_12,
      id_6,
      id_5,
      id_11
  );
endmodule
