
*** Running vivado
    with args -log riscv_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source riscv_top.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.1.1 (64-bit)
  **** SW Build 3900603 on Fri Jun 16 19:31:24 MDT 2023
  **** IP Build 3900379 on Sat Jun 17 05:28:05 MDT 2023
  **** SharedData Build 3899622 on Fri Jun 16 03:34:24 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source riscv_top.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Users/JoeyD/riscv/riscv.srcs/utils_1/imports/synth_1/riscv_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/JoeyD/riscv/riscv.srcs/utils_1/imports/synth_1/riscv_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top riscv_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11776
INFO: [Synth 8-11241] undeclared symbol 'N_addr_valid', assumed default net type 'wire' [C:/Users/JoeyD/riscv/riscv.srcs/sources_1/new/riscv_MEM.sv:36]
INFO: [Synth 8-11241] undeclared symbol 'curr_state_o', assumed default net type 'wire' [C:/Users/JoeyD/riscv/riscv.srcs/sources_1/new/riscv_top.sv:44]
INFO: [Synth 8-11241] undeclared symbol 'PC_o', assumed default net type 'wire' [C:/Users/JoeyD/riscv/riscv.srcs/sources_1/new/riscv_top.sv:148]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1290.789 ; gain = 410.219
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'riscv_top' [C:/Users/JoeyD/riscv/riscv.srcs/sources_1/new/riscv_top.sv:3]
INFO: [Synth 8-6157] synthesizing module 'riscv_IF' [C:/Users/JoeyD/riscv/riscv.srcs/sources_1/new/riscv_IF.sv:3]
	Parameter IMEM_PATH bound to: rc5.mem - type: string 
INFO: [Synth 8-6157] synthesizing module 'bram' [C:/Users/JoeyD/riscv/riscv.srcs/sources_1/new/bram.sv:9]
	Parameter IMEM_INIT bound to: 1 - type: integer 
	Parameter IMEM_PATH bound to: rc5.mem - type: string 
INFO: [Synth 8-251] initializing memory [C:/Users/JoeyD/riscv/riscv.srcs/sources_1/new/bram.sv:45]
INFO: [Synth 8-3876] $readmem data file 'rc5.mem' is read successfully [C:/Users/JoeyD/riscv/riscv.srcs/sources_1/new/bram.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'bram' (0#1) [C:/Users/JoeyD/riscv/riscv.srcs/sources_1/new/bram.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'riscv_IF' (0#1) [C:/Users/JoeyD/riscv/riscv.srcs/sources_1/new/riscv_IF.sv:3]
INFO: [Synth 8-6157] synthesizing module 'riscv_ID' [C:/Users/JoeyD/riscv/riscv.srcs/sources_1/new/riscv_ID.sv:3]
INFO: [Synth 8-6157] synthesizing module 'riscv_regFile' [C:/Users/JoeyD/riscv/riscv.srcs/sources_1/new/riscv_regFile.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'riscv_regFile' (0#1) [C:/Users/JoeyD/riscv/riscv.srcs/sources_1/new/riscv_regFile.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'riscv_ID' (0#1) [C:/Users/JoeyD/riscv/riscv.srcs/sources_1/new/riscv_ID.sv:3]
INFO: [Synth 8-6157] synthesizing module 'riscv_EX' [C:/Users/JoeyD/riscv/riscv.srcs/sources_1/new/riscv_EX.sv:3]
INFO: [Synth 8-6157] synthesizing module 'riscv_alu' [C:/Users/JoeyD/riscv/riscv.srcs/sources_1/new/riscv_alu.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'riscv_alu' (0#1) [C:/Users/JoeyD/riscv/riscv.srcs/sources_1/new/riscv_alu.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'riscv_EX' (0#1) [C:/Users/JoeyD/riscv/riscv.srcs/sources_1/new/riscv_EX.sv:3]
INFO: [Synth 8-6157] synthesizing module 'riscv_MEM' [C:/Users/JoeyD/riscv/riscv.srcs/sources_1/new/riscv_MEM.sv:3]
INFO: [Synth 8-6157] synthesizing module 'bram__parameterized0' [C:/Users/JoeyD/riscv/riscv.srcs/sources_1/new/bram.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'bram__parameterized0' (0#1) [C:/Users/JoeyD/riscv/riscv.srcs/sources_1/new/bram.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'riscv_MEM' (0#1) [C:/Users/JoeyD/riscv/riscv.srcs/sources_1/new/riscv_MEM.sv:3]
INFO: [Synth 8-6157] synthesizing module 'riscv_WB' [C:/Users/JoeyD/riscv/riscv.srcs/sources_1/new/riscv_WB.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'riscv_WB' (0#1) [C:/Users/JoeyD/riscv/riscv.srcs/sources_1/new/riscv_WB.sv:3]
INFO: [Synth 8-6157] synthesizing module 'riscv_ctrl' [C:/Users/JoeyD/riscv/riscv.srcs/sources_1/new/riscv_ctrl.sv:3]
INFO: [Synth 8-226] default block is never used [C:/Users/JoeyD/riscv/riscv.srcs/sources_1/new/riscv_ctrl.sv:155]
INFO: [Synth 8-226] default block is never used [C:/Users/JoeyD/riscv/riscv.srcs/sources_1/new/riscv_ctrl.sv:184]
INFO: [Synth 8-6155] done synthesizing module 'riscv_ctrl' (0#1) [C:/Users/JoeyD/riscv/riscv.srcs/sources_1/new/riscv_ctrl.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'riscv_top' (0#1) [C:/Users/JoeyD/riscv/riscv.srcs/sources_1/new/riscv_top.sv:3]
WARNING: [Synth 8-7129] Port instr_i[24] in module riscv_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr_i[23] in module riscv_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr_i[22] in module riscv_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr_i[21] in module riscv_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr_i[19] in module riscv_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr_i[18] in module riscv_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr_i[17] in module riscv_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr_i[16] in module riscv_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr_i[15] in module riscv_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr_i[11] in module riscv_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr_i[10] in module riscv_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr_i[9] in module riscv_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr_i[8] in module riscv_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr_i[7] in module riscv_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr_i[6] in module riscv_ID is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr_i[5] in module riscv_ID is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr_i[4] in module riscv_ID is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr_i[3] in module riscv_ID is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr_i[2] in module riscv_ID is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr_i[1] in module riscv_ID is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr_i[0] in module riscv_ID is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1388.801 ; gain = 508.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1388.801 ; gain = 508.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1388.801 ; gain = 508.230
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1388.801 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/JoeyD/riscv/riscv.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [C:/Users/JoeyD/riscv/riscv.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JoeyD/riscv/riscv.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [C:/Users/JoeyD/riscv/riscv.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JoeyD/riscv/riscv.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [C:/Users/JoeyD/riscv/riscv.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JoeyD/riscv/riscv.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [C:/Users/JoeyD/riscv/riscv.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JoeyD/riscv/riscv.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [C:/Users/JoeyD/riscv/riscv.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JoeyD/riscv/riscv.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [C:/Users/JoeyD/riscv/riscv.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JoeyD/riscv/riscv.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [C:/Users/JoeyD/riscv/riscv.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JoeyD/riscv/riscv.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [C:/Users/JoeyD/riscv/riscv.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JoeyD/riscv/riscv.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [C:/Users/JoeyD/riscv/riscv.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JoeyD/riscv/riscv.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [C:/Users/JoeyD/riscv/riscv.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JoeyD/riscv/riscv.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [C:/Users/JoeyD/riscv/riscv.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JoeyD/riscv/riscv.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [C:/Users/JoeyD/riscv/riscv.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JoeyD/riscv/riscv.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [C:/Users/JoeyD/riscv/riscv.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JoeyD/riscv/riscv.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [C:/Users/JoeyD/riscv/riscv.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JoeyD/riscv/riscv.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dp'. [C:/Users/JoeyD/riscv/riscv.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JoeyD/riscv/riscv.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dp'. [C:/Users/JoeyD/riscv/riscv.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JoeyD/riscv/riscv.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [C:/Users/JoeyD/riscv/riscv.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JoeyD/riscv/riscv.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [C:/Users/JoeyD/riscv/riscv.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JoeyD/riscv/riscv.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [C:/Users/JoeyD/riscv/riscv.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JoeyD/riscv/riscv.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [C:/Users/JoeyD/riscv/riscv.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JoeyD/riscv/riscv.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [C:/Users/JoeyD/riscv/riscv.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JoeyD/riscv/riscv.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [C:/Users/JoeyD/riscv/riscv.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JoeyD/riscv/riscv.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [C:/Users/JoeyD/riscv/riscv.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JoeyD/riscv/riscv.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [C:/Users/JoeyD/riscv/riscv.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JoeyD/riscv/riscv.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxp6'. [C:/Users/JoeyD/riscv/riscv.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:209]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JoeyD/riscv/riscv.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:209]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxp6'. [C:/Users/JoeyD/riscv/riscv.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:210]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JoeyD/riscv/riscv.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:210]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxp14'. [C:/Users/JoeyD/riscv/riscv.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:212]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JoeyD/riscv/riscv.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:212]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxp14'. [C:/Users/JoeyD/riscv/riscv.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:213]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JoeyD/riscv/riscv.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:213]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxp7'. [C:/Users/JoeyD/riscv/riscv.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:215]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JoeyD/riscv/riscv.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:215]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxp7'. [C:/Users/JoeyD/riscv/riscv.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:216]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JoeyD/riscv/riscv.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:216]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxp15'. [C:/Users/JoeyD/riscv/riscv.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:218]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JoeyD/riscv/riscv.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:218]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxp15'. [C:/Users/JoeyD/riscv/riscv.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:219]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JoeyD/riscv/riscv.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:219]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn6'. [C:/Users/JoeyD/riscv/riscv.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:221]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JoeyD/riscv/riscv.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:221]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn6'. [C:/Users/JoeyD/riscv/riscv.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:222]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JoeyD/riscv/riscv.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:222]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn14'. [C:/Users/JoeyD/riscv/riscv.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:224]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JoeyD/riscv/riscv.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:224]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn14'. [C:/Users/JoeyD/riscv/riscv.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:225]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JoeyD/riscv/riscv.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:225]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn7'. [C:/Users/JoeyD/riscv/riscv.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:227]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JoeyD/riscv/riscv.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:227]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn7'. [C:/Users/JoeyD/riscv/riscv.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:228]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JoeyD/riscv/riscv.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:228]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn15'. [C:/Users/JoeyD/riscv/riscv.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:230]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JoeyD/riscv/riscv.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:230]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn15'. [C:/Users/JoeyD/riscv/riscv.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:231]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JoeyD/riscv/riscv.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:231]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/JoeyD/riscv/riscv.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/JoeyD/riscv/riscv.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1442.730 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1442.730 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1442.730 ; gain = 562.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1442.730 ; gain = 562.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1442.730 ; gain = 562.160
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'riscv_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   FETCH |              0000000000000000001 |                            00001
                  DECODE |              0000000000000000010 |                            00010
                    R_EX |              0000000000000000100 |                            00011
                    I_EX |              0000000000000001000 |                            00100
                MEM_ADDR |              0000000000000010000 |                            01000
               MEM_WRITE |              0000000000000100000 |                            01011
                MEM_READ |              0000000000001000000 |                            01001
                  MEM_WB |              0000000000010000000 |                            01010
              BEQ_BNE_EX |              0000000000100000000 |                            01100
           BEQ_BNE_CHECK |              0000000001000000000 |                            01111
              BLT_BGE_EX |              0000000010000000000 |                            01101
            BLTU_BGEU_EX |              0000000100000000000 |                            01110
           BLT_BGE_CHECK |              0000001000000000000 |                            10000
                 JUMP_EX |              0000010000000000000 |                            10001
                AUIPC_EX |              0000100000000000000 |                            00101
                  LUI_EX |              0001000000000000000 |                            00110
                  alu_WB |              0010000000000000000 |                            00111
               UPDATE_PC |              0100000000000000000 |                            00000
                    HALT |              1000000000000000000 |                            10010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'one-hot' in module 'riscv_ctrl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1442.730 ; gain = 562.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 3     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 40    
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---RAMs : 
	              32K Bit	(1024 X 32 bit)          RAMs := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 9     
	   6 Input   32 Bit        Muxes := 2     
	   4 Input   32 Bit        Muxes := 3     
	  19 Input   19 Bit        Muxes := 1     
	  13 Input   19 Bit        Muxes := 1     
	   7 Input   19 Bit        Muxes := 1     
	   2 Input   19 Bit        Muxes := 1     
	   3 Input   16 Bit        Muxes := 1     
	   4 Input   16 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	  19 Input    5 Bit        Muxes := 1     
	  12 Input    4 Bit        Muxes := 1     
	  10 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   8 Input    4 Bit        Muxes := 1     
	  19 Input    4 Bit        Muxes := 1     
	   9 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	  19 Input    3 Bit        Muxes := 1     
	  19 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 36    
	   9 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 3     
	  19 Input    1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port instr_i[24] in module riscv_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr_i[23] in module riscv_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr_i[22] in module riscv_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr_i[21] in module riscv_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr_i[19] in module riscv_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr_i[18] in module riscv_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr_i[17] in module riscv_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr_i[16] in module riscv_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr_i[15] in module riscv_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr_i[11] in module riscv_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr_i[10] in module riscv_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr_i[9] in module riscv_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr_i[8] in module riscv_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr_i[7] in module riscv_ctrl is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1442.730 ; gain = 562.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|IF          | imem/mem_reg | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|MEM         | dmem/mem_reg | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 1442.730 ; gain = 562.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 1442.730 ; gain = 562.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|IF          | imem/mem_reg | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|MEM         | dmem/mem_reg | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance IF/imem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance MEM/dmem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 1442.730 ; gain = 562.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 1450.605 ; gain = 570.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 1450.605 ; gain = 570.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 1450.605 ; gain = 570.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 1450.605 ; gain = 570.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 1450.605 ; gain = 570.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 1450.605 ; gain = 570.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    28|
|3     |LUT1     |     2|
|4     |LUT2     |    31|
|5     |LUT3     |   118|
|6     |LUT4     |   111|
|7     |LUT5     |   303|
|8     |LUT6     |   942|
|9     |MUXF7    |   256|
|10    |RAMB36E1 |     2|
|12    |FDRE     |  1231|
|13    |FDSE     |     1|
|14    |IBUF     |    18|
|15    |OBUF     |    16|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 1450.605 ; gain = 570.035
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 1450.605 ; gain = 516.105
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 1450.605 ; gain = 570.035
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1462.664 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 286 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1466.305 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 134ced65
INFO: [Common 17-83] Releasing license: Synthesis
54 Infos, 76 Warnings, 40 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 1466.305 ; gain = 963.711
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/JoeyD/riscv/riscv.runs/synth_1/riscv_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file riscv_top_utilization_synth.rpt -pb riscv_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec 18 10:39:08 2023...
