CMSPAR	,	V_89
XUARTPS_CR_STOPBRK	,	V_62
spin_lock_init	,	F_43
xuartps_console_wait_tx	,	F_44
XUARTPS_NAME	,	V_97
platform_driver_unregister	,	F_77
dev	,	V_114
"ref_clk clock not found.\n"	,	L_6
TTY_PARITY	,	V_24
uart_circ_chars_pending	,	F_10
ctl	,	V_60
release_mem_region	,	F_35
state	,	V_30
register_console	,	F_55
PORT_UNKNOWN	,	V_104
iotype	,	V_123
old	,	V_65
uart_parse_options	,	F_52
"ref_clk"	,	L_5
XUARTPS_ISR_OFFSET	,	V_12
request_irq	,	F_26
XUARTPS_SR_RXEMPTY	,	V_19
XUARTPS_IXR_PARITY	,	V_14
uart_get_baud_rate	,	F_21
TIOCM_CAR	,	V_118
XUARTPS_MR_STOPMODE_2_BIT	,	V_86
rc	,	V_146
uart_unregister_driver	,	F_75
XUARTPS_MR_OFFSET	,	V_48
GFP_KERNEL	,	V_152
err_out_clk_dis_aper	,	V_158
TIOCM_DSR	,	V_117
xuartps_set_mctrl	,	F_40
tty_flip_buffer_push	,	F_6
xuartps_start_tx	,	F_14
xuartps_init	,	F_72
regval	,	V_57
rx	,	V_22
free_irq	,	F_28
xuartps_set_termios	,	F_20
XUARTPS_RXWM_OFFSET	,	V_99
fifosize	,	V_34
xuartps_exit	,	F_76
XUARTPS_IER_OFFSET	,	V_56
XUARTPS_RXTOUT_OFFSET	,	V_73
"aper_clk"	,	L_3
sel_clk	,	V_42
XUARTPS_SR_OFFSET	,	V_18
xuartps_console	,	V_143
PORT_XUARTPS	,	V_101
ser	,	V_103
brdiv_val	,	V_45
ch	,	V_130
tail	,	V_36
err_out_free	,	V_154
irq	,	V_1
co	,	V_132
buf	,	V_35
request_mem_region	,	F_32
xuartps_console_setup	,	F_50
xuartps_enable_ms	,	F_41
s	,	V_133
XUARTPS_IMR_OFFSET	,	V_100
XUARTPS_IXR_RXTRIG	,	V_15
mctrl	,	V_119
err_out_clk_disable	,	V_160
xuartps_type	,	F_29
platform_device	,	V_144
tty_termios_baud_rate	,	F_22
uart_insert_char	,	F_4
tx	,	V_37
XUARTPS_MR_PARITY_SPACE	,	V_92
icount	,	V_21
xuartps_platform_driver	,	V_165
UPIO_MEM32	,	V_124
aperclk	,	V_153
xuartps_stop_rx	,	F_17
uart_circ_empty	,	F_8
"aper_clk clock not found.\n"	,	L_4
res	,	V_148
"Unable to map registers\n"	,	L_1
XUARTPS_MR_STOPMODE_1_BIT	,	V_87
PARENB	,	V_88
uart_add_one_port	,	F_65
membase	,	V_113
count	,	V_134
XUARTPS_FIFO_OFFSET	,	V_20
ioremap	,	F_33
retval	,	V_96
UPF_BOOT_AUTOCONF	,	V_125
xuartps_port	,	V_122
clk_get_rate	,	F_63
spin_unlock_irqrestore	,	F_12
ops	,	V_126
XUARTPS_MR_CHARLEN_8_BIT	,	V_84
port	,	V_4
xuartps_release_port	,	F_36
platform_get_resource	,	F_62
XUARTPS_CR_TX_DIS	,	V_53
frame	,	V_26
iounmap	,	F_37
XUARTPS_MR_PARITY_ODD	,	V_93
xuartps_uart_driver	,	V_164
parity	,	V_23
XUARTPS_CR_STARTBRK	,	V_61
xuartps_break_ctl	,	F_19
dev_err	,	F_34
PARODD	,	V_90
TTY_NORMAL	,	V_10
TIOCM_CTS	,	V_116
kzalloc	,	F_57
xuartps_ops	,	V_127
xmit	,	V_32
xuartps_readl	,	F_3
xuartps_stop_tx	,	F_16
xuartps_probe	,	F_56
XUARTPS_CR_TXRST	,	V_70
uart_register_driver	,	F_73
start	,	V_162
spin_unlock	,	F_5
clk_disable_unprepare	,	F_66
mode_reg	,	V_68
brgr_val	,	V_44
uart_update_timeout	,	F_24
xuartps_shutdown	,	F_27
xuartps_writel	,	F_9
xuartps_startup	,	F_25
xuartps_isr	,	F_1
calc_baud	,	V_43
XUARTPS_CR_RX_EN	,	V_72
pr_debug	,	F_51
ENOMEM	,	V_112
termios	,	V_64
"Unable to enable APER clock.\n"	,	L_7
XUARTPS_IXR_OVERRUN	,	V_28
XUARTPS_IXR_TOUT	,	V_16
IGNPAR	,	V_76
err_out_clk_put_aper	,	V_156
CSTOPB	,	V_85
ignore_status_mask	,	V_13
CSIZE	,	V_78
ktermios	,	V_63
XUARTPS_IDR_OFFSET	,	V_33
clk_put	,	F_67
options	,	V_139
lock	,	V_11
TTY_FRAME	,	V_27
uart_remove_one_port	,	F_71
id	,	V_120
"uart_add_one_port() failed; err=%i\n"	,	L_10
UART_CONFIG_TYPE	,	V_115
flow	,	V_141
xuartps_console_init	,	F_54
baud	,	V_41
xuartps_console_putchar	,	F_46
bits	,	V_140
XUARTPS_MR_CHARLEN_7_BIT	,	V_82
index	,	V_135
xuartps_console_write	,	F_47
IRQ_HANDLED	,	V_40
XUARTPS_BAUDDIV_OFFSET	,	V_51
XUARTPS_MR_PARITY_NONE	,	V_95
numbytes	,	V_7
status	,	V_9
ENODEV	,	V_142
XUARTPS_MR_CHMODE_NORM	,	V_98
private_data	,	V_163
kfree	,	F_68
xuartps_tx_empty	,	F_18
"console on ttyPS%i not present\n"	,	L_2
flags	,	V_5
XUARTPS_CR_RX_DIS	,	V_58
xuartps_get_port	,	F_42
uart_console_write	,	F_49
IORESOURCE_IRQ	,	V_161
xuartps_request_port	,	F_31
XUARTPS_SR_TXFULL	,	V_55
uart_write_wakeup	,	F_11
INPCK	,	V_75
clk_prepare_enable	,	F_61
XUARTPS_SR_TXEMPTY	,	V_129
c_iflag	,	V_74
spin_trylock_irqsave	,	F_48
EINVAL	,	V_105
"Cannot get uart_port structure\n"	,	L_9
UART_XMIT_SIZE	,	V_38
read_status_mask	,	V_17
__init	,	T_2
__exit	,	T_3
xuartps_get_mctrl	,	F_39
uart_set_options	,	F_53
XUARTPS_IXR_TXEMPTY	,	V_31
iobase	,	V_108
uart_tx_stopped	,	F_15
data	,	V_8
XUARTPS_CR_RXRST	,	V_71
XUARTPS_BAUDGEN_OFFSET	,	V_50
XUARTPS_CR_OFFSET	,	V_52
CREAD	,	V_77
pdev	,	V_145
barrier	,	F_45
tty_termios_encode_baud_rate	,	F_23
XUARTPS_MR_CHARLEN_6_BIT	,	V_80
XUARTPS_CR_TX_EN	,	V_54
serial_struct	,	V_102
locked	,	V_137
bauderror	,	V_46
xuartps_set_baud_rate	,	F_13
XUARTPS_MR_PARITY_MARK	,	V_91
xuartps_remove	,	F_69
resource	,	V_147
res2	,	V_149
platform_driver_register	,	F_74
PTR_ERR	,	F_60
uartclk	,	V_47
spin_lock_irqsave	,	F_2
WAKEUP_CHARS	,	V_39
UPIO_MEM	,	V_107
c_cflag	,	V_69
platform_set_drvdata	,	F_64
overrun	,	V_29
platform_get_drvdata	,	F_70
CS7	,	V_81
CS6	,	V_79
mapbase	,	V_110
CS8	,	V_83
xuartps_config_port	,	F_38
XUARTPS_NR_PORTS	,	V_121
ctrl_reg	,	V_67
imr	,	V_136
hub6	,	V_109
uart_port	,	V_3
XUARTPS_REGISTER_SPACE	,	V_111
xuartps	,	V_150
spin_lock	,	F_7
IORESOURCE_MEM	,	V_159
clk_get	,	F_58
XUARTPS_MR_PARITY_EVEN	,	V_94
console	,	V_131
xuartps_data	,	V_151
oops_in_progress	,	V_138
XUARTPS_IXR_FRAMING	,	V_25
irqreturn_t	,	T_1
xuartps_verify_port	,	F_30
refclk	,	V_155
err_out_clk_put	,	V_157
dev_id	,	V_2
cval	,	V_66
TIOCSER_TEMT	,	V_59
XUARTPS_FIFO_SIZE	,	V_128
"Unable to enable device clock.\n"	,	L_8
XUARTPS_MR_CLKSEL	,	V_49
isrstatus	,	V_6
io_type	,	V_106
IS_ERR	,	F_59
