

================================================================
== Synthesis Summary Report of 'real_matmul'
================================================================
+ General Information: 
    * Date:           Sat Sep 28 17:16:38 2024
    * Version:        2024.1 (Build 5069499 on May 21 2024)
    * Project:        build_hls
    * Solution:       hls (Vitis Kernel Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu250-figd2104-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------------------------------------------+------+------+---------+-----------+----------+---------+---------+----------+---------+---------+------------+------------+-----+
    |                           Modules                           | Issue|      | Latency |  Latency  | Iteration|         |   Trip  |          |         |         |            |            |     |
    |                           & Loops                           | Type | Slack| (cycles)|    (ns)   |  Latency | Interval|  Count  | Pipelined|  BRAM   |   DSP   |     FF     |     LUT    | URAM|
    +-------------------------------------------------------------+------+------+---------+-----------+----------+---------+---------+----------+---------+---------+------------+------------+-----+
    |+ real_matmul                                                |     -|  0.00|  3070168|  2.456e+07|         -|  3070169|        -|        no|  72 (1%)|  8 (~0%)|  3774 (~0%)|  5115 (~0%)|    -|
    | + real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS                |     -|  0.00|    15077|  1.206e+05|         -|    15077|        -|        no|        -|  2 (~0%)|   743 (~0%)|   896 (~0%)|    -|
    |  o MAT_A_ROWS_MAT_A_COLS                                    |     -|  7.04|    15075|  1.206e+05|        77|        1|    15000|       yes|        -|        -|           -|           -|    -|
    | + real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT      |     -|  4.55|    20004|  1.600e+05|         -|    20004|        -|        no|        -|  1 (~0%)|    53 (~0%)|   177 (~0%)|    -|
    |  o MAT_C_ROWS_INIT_MAT_C_COLS_INIT                          |     -|  7.04|    20002|  1.600e+05|         4|        1|    20000|       yes|        -|        -|           -|           -|    -|
    | + real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS                |     -|  0.00|    30004|  2.400e+05|         -|    30004|        -|        no|        -|  1 (~0%)|   489 (~0%)|   431 (~0%)|    -|
    |  o MAT_B_ROWS_MAT_B_COLS                                    |     -|  7.04|    30002|  2.400e+05|         4|        1|    30000|       yes|        -|        -|           -|           -|    -|
    | + real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL  |     -|  3.80|  3000008|  2.400e+07|         -|  3000008|        -|        no|        -|  3 (~0%)|   303 (~0%)|   477 (~0%)|    -|
    |  o OUTER_ROWS_OUTER_COLS_INNER_ROW_COL                      |     -|  7.04|  3000006|  2.400e+07|         8|        1|  3000000|       yes|        -|        -|           -|           -|    -|
    | + real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS                |     -|  0.00|    20006|  1.600e+05|         -|    20006|        -|        no|        -|  1 (~0%)|   427 (~0%)|   489 (~0%)|    -|
    |  o MAT_C_ROWS_MAT_C_COLS                                    |     -|  7.04|    20004|  1.600e+05|         6|        1|    20000|       yes|        -|        -|           -|           -|    -|
    +-------------------------------------------------------------+------+------+---------+-----------+----------+---------+---------+----------+---------+---------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-----------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface | Read/Write | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|           |            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+-----------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_mem | READ_WRITE | 16 -> 128  | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
+-----------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+-------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| Interface     | Register    | Offset | Width | Access | Description                      | Bit Fields                                                                         |
+---------------+-------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| s_axi_control | CTRL        | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER        | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                                           |
| s_axi_control | IP_IER      | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                                      |
| s_axi_control | IP_ISR      | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                                      |
| s_axi_control | MatA_DRAM_1 | 0x10   | 32    | W      | Data signal of MatA_DRAM         |                                                                                    |
| s_axi_control | MatA_DRAM_2 | 0x14   | 32    | W      | Data signal of MatA_DRAM         |                                                                                    |
| s_axi_control | MatB_DRAM_1 | 0x1c   | 32    | W      | Data signal of MatB_DRAM         |                                                                                    |
| s_axi_control | MatB_DRAM_2 | 0x20   | 32    | W      | Data signal of MatB_DRAM         |                                                                                    |
| s_axi_control | MatC_DRAM_1 | 0x28   | 32    | W      | Data signal of MatC_DRAM         |                                                                                    |
| s_axi_control | MatC_DRAM_2 | 0x2c   | 32    | W      | Data signal of MatC_DRAM         |                                                                                    |
+---------------+-------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+---------------+-----------+
| Interface | Type          | Ports     |
+-----------+---------------+-----------+
| ap_clk    | clock         | ap_clk    |
| ap_rst_n  | reset         | ap_rst_n  |
| interrupt | interrupt     | interrupt |
| ap_ctrl   | ap_ctrl_chain |           |
+-----------+---------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-----------+-----------+-------------+
| Argument  | Direction | Datatype    |
+-----------+-----------+-------------+
| MatA_DRAM | inout     | ap_int<16>* |
| MatB_DRAM | inout     | ap_int<16>* |
| MatC_DRAM | inout     | ap_int<16>* |
+-----------+-----------+-------------+

* SW-to-HW Mapping
+-----------+---------------+-----------+----------+---------------------------------------+
| Argument  | HW Interface  | HW Type   | HW Usage | HW Info                               |
+-----------+---------------+-----------+----------+---------------------------------------+
| MatA_DRAM | m_axi_mem     | interface |          | channel=0                             |
| MatA_DRAM | s_axi_control | register  | offset   | name=MatA_DRAM_1 offset=0x10 range=32 |
| MatA_DRAM | s_axi_control | register  | offset   | name=MatA_DRAM_2 offset=0x14 range=32 |
| MatB_DRAM | m_axi_mem     | interface |          | channel=0                             |
| MatB_DRAM | s_axi_control | register  | offset   | name=MatB_DRAM_1 offset=0x1c range=32 |
| MatB_DRAM | s_axi_control | register  | offset   | name=MatB_DRAM_2 offset=0x20 range=32 |
| MatC_DRAM | m_axi_mem     | interface |          | channel=0                             |
| MatC_DRAM | s_axi_control | register  | offset   | name=MatC_DRAM_1 offset=0x28 range=32 |
| MatC_DRAM | s_axi_control | register  | offset   | name=MatC_DRAM_2 offset=0x2c range=32 |
+-----------+---------------+-----------+----------+---------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+
| HW Interface | Direction | Length | Width |
+--------------+-----------+--------+-------+
| m_axi_mem    | read      | 3750   | 128   |
| m_axi_mem    | write     | 2500   | 128   |
+--------------+-----------+--------+-------+

* All M_AXI Variable Accesses
+--------------+-----------+---------------------------+-----------+--------------+--------+------------+--------------------------+
| HW Interface | Variable  | Access Location           | Direction | Burst Status | Length | Loop       | Loop Location            |
+--------------+-----------+---------------------------+-----------+--------------+--------+------------+--------------------------+
| m_axi_mem    | MatA_DRAM | src/real_matmul.cpp:30:24 | read      | Widened      | 7500   | MAT_A_COLS | src/real_matmul.cpp:29:9 |
| m_axi_mem    | MatA_DRAM | src/real_matmul.cpp:30:24 | read      | Inferred     | 15000  | MAT_A_ROWS | src/real_matmul.cpp:27:5 |
| m_axi_mem    | MatB_DRAM | src/real_matmul.cpp:39:24 | read      | Widened      | 3750   | MAT_B_COLS | src/real_matmul.cpp:38:9 |
| m_axi_mem    | MatB_DRAM | src/real_matmul.cpp:39:24 | read      | Inferred     | 30000  | MAT_B_ROWS | src/real_matmul.cpp:36:5 |
| m_axi_mem    | MatC_DRAM | src/real_matmul.cpp:70:29 | write     | Widened      | 2500   | MAT_C_COLS | src/real_matmul.cpp:69:9 |
| m_axi_mem    | MatC_DRAM | src/real_matmul.cpp:70:29 | write     | Inferred     | 20000  | MAT_C_ROWS | src/real_matmul.cpp:67:5 |
+--------------+-----------+---------------------------+-----------+--------------+--------+------------+--------------------------+


================================================================
== Bind Op Report
================================================================
+-------------------------------------------------------------+-----+--------+---------------+--------+-----------+---------+
| Name                                                        | DSP | Pragma | Variable      | Op     | Impl      | Latency |
+-------------------------------------------------------------+-----+--------+---------------+--------+-----------+---------+
| + real_matmul                                               | 8   |        |               |        |           |         |
|  + real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS               | 2   |        |               |        |           |         |
|    icmp_ln27_fu_169_p2                                      |     |        | icmp_ln27     | seteq  | auto      | 0       |
|    add_ln27_1_fu_175_p2                                     |     |        | add_ln27_1    | add    | fabric    | 0       |
|    add_ln27_fu_187_p2                                       |     |        | add_ln27      | add    | fabric    | 0       |
|    icmp_ln29_fu_193_p2                                      |     |        | icmp_ln29     | seteq  | auto      | 0       |
|    select_ln27_fu_199_p3                                    |     |        | select_ln27   | select | auto_sel  | 0       |
|    select_ln27_1_fu_303_p3                                  |     |        | select_ln27_1 | select | auto_sel  | 0       |
|    select_ln27_2_fu_207_p3                                  |     |        | select_ln27_2 | select | auto_sel  | 0       |
|    mac_muladd_8ns_7ns_8ns_14_4_1_U1                         | 1   |        | mul_ln29_1    | mul    | dsp_slice | 3       |
|    mac_muladd_8ns_7ns_8ns_14_4_1_U2                         | 1   |        | mul_ln29      | mul    | dsp_slice | 3       |
|    mac_muladd_8ns_7ns_8ns_14_4_1_U1                         | 1   |        | add_ln30_2    | add    | dsp_slice | 3       |
|    mac_muladd_8ns_7ns_8ns_14_4_1_U2                         | 1   |        | add_ln30      | add    | dsp_slice | 3       |
|    add_ln30_1_fu_271_p2                                     |     |        | add_ln30_1    | add    | fabric    | 0       |
|    lshr_ln30_fu_330_p2                                      |     |        | lshr_ln30     | lshr   | auto_pipe | 0       |
|    add_ln29_fu_223_p2                                       |     |        | add_ln29      | add    | fabric    | 0       |
|  + real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT     | 1   |        |               |        |           |         |
|    icmp_ln45_fu_86_p2                                       |     |        | icmp_ln45     | seteq  | auto      | 0       |
|    add_ln45_1_fu_92_p2                                      |     |        | add_ln45_1    | add    | fabric    | 0       |
|    add_ln45_fu_104_p2                                       |     |        | add_ln45      | add    | fabric    | 0       |
|    icmp_ln47_fu_110_p2                                      |     |        | icmp_ln47     | seteq  | auto      | 0       |
|    select_ln45_fu_116_p3                                    |     |        | select_ln45   | select | auto_sel  | 0       |
|    select_ln45_1_fu_124_p3                                  |     |        | select_ln45_1 | select | auto_sel  | 0       |
|    mac_muladd_8ns_7ns_8ns_15_4_1_U12                        | 1   |        | mul_ln48      | mul    | dsp_slice | 3       |
|    mac_muladd_8ns_7ns_8ns_15_4_1_U12                        | 1   |        | add_ln48      | add    | dsp_slice | 3       |
|    add_ln47_fu_136_p2                                       |     |        | add_ln47      | add    | fabric    | 0       |
|  + real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS               | 1   |        |               |        |           |         |
|    icmp_ln36_fu_142_p2                                      |     |        | icmp_ln36     | seteq  | auto      | 0       |
|    add_ln36_1_fu_148_p2                                     |     |        | add_ln36_1    | add    | fabric    | 0       |
|    add_ln36_fu_160_p2                                       |     |        | add_ln36      | add    | fabric    | 0       |
|    icmp_ln38_fu_166_p2                                      |     |        | icmp_ln38     | seteq  | auto      | 0       |
|    select_ln36_fu_172_p3                                    |     |        | select_ln36   | select | auto_sel  | 0       |
|    select_ln36_1_fu_235_p3                                  |     |        | select_ln36_1 | select | auto_sel  | 0       |
|    select_ln36_2_fu_180_p3                                  |     |        | select_ln36_2 | select | auto_sel  | 0       |
|    mac_muladd_8ns_8ns_8ns_15_4_1_U7                         | 1   |        | mul_ln38      | mul    | dsp_slice | 3       |
|    mac_muladd_8ns_8ns_8ns_15_4_1_U7                         | 1   |        | add_ln39      | add    | dsp_slice | 3       |
|    icmp_ln39_fu_196_p2                                      |     |        | icmp_ln39     | seteq  | auto      | 0       |
|    add_ln38_fu_202_p2                                       |     |        | add_ln38      | add    | fabric    | 0       |
|  + real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL | 3   |        |               |        |           |         |
|    icmp_ln54_fu_152_p2                                      |     |        | icmp_ln54     | seteq  | auto      | 0       |
|    add_ln54_1_fu_158_p2                                     |     |        | add_ln54_1    | add    | fabric    | 0       |
|    add_ln54_fu_262_p2                                       |     |        | add_ln54      | add    | fabric    | 0       |
|    icmp_ln56_fu_167_p2                                      |     |        | icmp_ln56     | seteq  | auto      | 0       |
|    select_ln54_fu_268_p3                                    |     |        | select_ln54   | select | auto_sel  | 0       |
|    xor_ln54_fu_173_p2                                       |     |        | xor_ln54      | xor    | auto      | 0       |
|    icmp_ln58_fu_179_p2                                      |     |        | icmp_ln58     | seteq  | auto      | 0       |
|    and_ln54_fu_185_p2                                       |     |        | and_ln54      | and    | auto      | 0       |
|    select_ln54_1_fu_275_p3                                  |     |        | select_ln54_1 | select | auto_sel  | 0       |
|    add_ln56_fu_282_p2                                       |     |        | add_ln56      | add    | fabric    | 0       |
|    empty_fu_191_p2                                          |     |        | empty         | or     | auto      | 0       |
|    p_mid2_fu_197_p3                                         |     |        | p_mid2        | select | auto_sel  | 0       |
|    select_ln56_fu_288_p3                                    |     |        | select_ln56   | select | auto_sel  | 0       |
|    first_iter_3_fu_205_p2                                   |     |        | first_iter_3  | seteq  | auto      | 0       |
|    mul_7ns_9ns_14_1_1_U15                                   |     |        | mul_ln59_1    | mul    | auto      | 0       |
|    mac_muladd_8ns_7ns_8ns_15_4_1_U17                        | 1   |        | empty_23      | mul    | dsp_slice | 3       |
|    mac_muladd_8ns_7ns_8ns_15_4_1_U17                        | 1   |        | empty_24      | add    | dsp_slice | 3       |
|    add_ln59_1_fu_316_p2                                     |     |        | add_ln59_1    | add    | fabric    | 0       |
|    mac_muladd_8ns_8ns_8ns_15_4_1_U16                        | 1   |        | mul_ln59_2    | mul    | dsp_slice | 3       |
|    mac_muladd_8ns_8ns_8ns_15_4_1_U16                        | 1   |        | add_ln59_2    | add    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U18                       | 1   |        | mul_ln59      | mul    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U18                       | 1   |        | add_ln59      | add    | dsp_slice | 3       |
|    add_ln58_fu_215_p2                                       |     |        | add_ln58      | add    | fabric    | 0       |
|    icmp_ln58_1_fu_221_p2                                    |     |        | icmp_ln58_1   | seteq  | auto      | 0       |
|    add_ln56_1_fu_227_p2                                     |     |        | add_ln56_1    | add    | fabric    | 0       |
|    select_ln56_1_fu_233_p3                                  |     |        | select_ln56_1 | select | auto_sel  | 0       |
|  + real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS               | 1   |        |               |        |           |         |
|    icmp_ln67_fu_146_p2                                      |     |        | icmp_ln67     | seteq  | auto      | 0       |
|    add_ln67_1_fu_152_p2                                     |     |        | add_ln67_1    | add    | fabric    | 0       |
|    add_ln67_fu_164_p2                                       |     |        | add_ln67      | add    | fabric    | 0       |
|    icmp_ln69_fu_170_p2                                      |     |        | icmp_ln69     | seteq  | auto      | 0       |
|    select_ln67_fu_176_p3                                    |     |        | select_ln67   | select | auto_sel  | 0       |
|    select_ln67_1_fu_237_p3                                  |     |        | select_ln67_1 | select | auto_sel  | 0       |
|    select_ln67_2_fu_184_p3                                  |     |        | select_ln67_2 | select | auto_sel  | 0       |
|    mac_muladd_8ns_7ns_8ns_15_4_1_U24                        | 1   |        | mul_ln70      | mul    | dsp_slice | 3       |
|    mac_muladd_8ns_7ns_8ns_15_4_1_U24                        | 1   |        | add_ln70      | add    | dsp_slice | 3       |
|    icmp_ln70_fu_200_p2                                      |     |        | icmp_ln70     | seteq  | auto      | 0       |
|    add_ln69_fu_206_p2                                       |     |        | add_ln69      | add    | fabric    | 0       |
|    select_ln70_fu_262_p3                                    |     |        | select_ln70   | select | auto_sel  | 0       |
+-------------------------------------------------------------+-----+--------+---------------+--------+-----------+---------+


================================================================
== Storage Report
================================================================
+-------------------+---------------+-----------+------+------+--------+----------+------+---------+------------------+
| Name              | Usage         | Type      | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                   |               |           |      |      |        |          |      |         | Banks            |
+-------------------+---------------+-----------+------+------+--------+----------+------+---------+------------------+
| + real_matmul     |               |           | 72   | 0    |        |          |      |         |                  |
|   control_s_axi_U | interface     | s_axilite |      |      |        |          |      |         |                  |
|   mem_m_axi_U     | interface     | m_axi     | 8    |      |        |          |      |         |                  |
|   MatA_U          | ram_1p array  |           | 15   |      |        | MatA     | auto | 1       | 16, 15000, 1     |
|   MatB_U          | ram_1p array  |           | 29   |      |        | MatB     | auto | 1       | 16, 30000, 1     |
|   MatC_U          | ram_s2p array |           | 20   |      |        | MatC     | auto | 1       | 16, 20000, 1     |
+-------------------+---------------+-----------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+------------------------------------------------------+--------------------------------------------------+
| Type      | Options                                              | Location                                         |
+-----------+------------------------------------------------------+--------------------------------------------------+
| interface | m_axi depth=1 port=MatA_DRAM offset=slave bundle=mem | src/real_matmul.cpp:15 in real_matmul, MatA_DRAM |
| interface | m_axi depth=1 port=MatB_DRAM offset=slave bundle=mem | src/real_matmul.cpp:16 in real_matmul, MatB_DRAM |
| interface | m_axi depth=1 port=MatC_DRAM offset=slave bundle=mem | src/real_matmul.cpp:17 in real_matmul, MatC_DRAM |
| interface | s_axilite port=return                                | src/real_matmul.cpp:19 in real_matmul, return    |
+-----------+------------------------------------------------------+--------------------------------------------------+


