// Seed: 2165194624
module module_0 (
    input  tri0 id_0,
    input  wand id_1,
    output tri  id_2
);
  wire [1 : 1] id_4;
  assign module_1.id_0 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd11
) (
    input  uwire id_0,
    output wor   id_1,
    output wor   _id_2,
    output uwire id_3,
    input  uwire id_4
);
  logic id_6[id_2 : -1];
  parameter [1 'b0 : 1 'b0] id_7 = 1;
  assign id_3 = -1 & id_0 & id_4 && id_4;
  localparam id_8 = id_7;
  wire id_9;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_1
  );
  logic [-1 : id_2] id_10;
  id_11 :
  assert property (@(posedge id_9) id_7)
  else $signed(58);
  ;
endmodule
