// Seed: 1440383851
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input id_14;
  input id_13;
  inout id_12;
  inout id_11;
  inout id_10;
  inout id_9;
  inout id_8;
  input id_7;
  inout id_6;
  inout id_5;
  output id_4;
  output id_3;
  input id_2;
  input id_1;
  always @(negedge 1) begin
    id_6 = 1;
  end
  logic id_14;
  uwire id_15;
  assign id_8 = id_15[1 : 1];
  type_17(
      id_9, id_13
  );
endmodule
