#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Sat Nov 21 15:06:14 2015
# Process ID: 12620
# Log file: C:/Users/Nathaniel2/Desktop/TOM/SinglePE/SinglePE.runs/impl_1/design_1_wrapper.vdi
# Journal file: C:/Users/Nathaniel2/Desktop/TOM/SinglePE/SinglePE.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 1305 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Nathaniel2/Desktop/TOM/SinglePE/SinglePE.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/Nathaniel2/Desktop/TOM/SinglePE/SinglePE.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/Nathaniel2/Desktop/TOM/SinglePE/SinglePE.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [c:/Users/Nathaniel2/Desktop/TOM/SinglePE/SinglePE.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Parsing XDC File [c:/Users/Nathaniel2/Desktop/TOM/SinglePE/SinglePE.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [c:/Users/Nathaniel2/Desktop/TOM/SinglePE/SinglePE.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Parsing XDC File [c:/Users/Nathaniel2/Desktop/TOM/SinglePE/SinglePE.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Users/Nathaniel2/Desktop/TOM/SinglePE/SinglePE.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [c:/Users/Nathaniel2/Desktop/TOM/SinglePE/SinglePE.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Users/Nathaniel2/Desktop/TOM/SinglePE/SinglePE.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [c:/Users/Nathaniel2/Desktop/TOM/SinglePE/SinglePE.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Users/Nathaniel2/Desktop/TOM/SinglePE/SinglePE.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

link_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 588.141 ; gain = 367.277
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.821 . Memory (MB): peak = 588.141 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 20 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 14d2138a6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1087.844 ; gain = 0.035

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 5 inverter(s) to 8 load pin(s).
INFO: [Opt 31-10] Eliminated 236 cells.
Phase 2 Constant Propagation | Checksum: 1497aa6d3

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1087.844 ; gain = 0.035

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 4633 unconnected nets.
INFO: [Opt 31-11] Eliminated 812 unconnected cells.
Phase 3 Sweep | Checksum: 19ecb1b5c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1087.844 ; gain = 0.035

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.118 . Memory (MB): peak = 1087.844 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 19ecb1b5c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1087.844 ; gain = 0.035
Implement Debug Cores | Checksum: ea04f404
Logic Optimization | Checksum: ea04f404

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.13 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 0 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 114958251

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1183.195 ; gain = 0.000
Ending Power Optimization Task | Checksum: 114958251

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1183.195 ; gain = 95.352
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 1183.195 ; gain = 595.055
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.127 . Memory (MB): peak = 1183.195 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1183.195 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Nathaniel2/Desktop/TOM/SinglePE/SinglePE.runs/impl_1/design_1_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: e8f10716

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.556 . Memory (MB): peak = 1183.195 ; gain = 0.000

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1183.195 ; gain = 0.000
INFO: [Opt 31-138] Pushed 2 inverter(s) to 3 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1183.195 ; gain = 0.000

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: 4589089f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1183.195 ; gain = 0.000
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: 4589089f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1183.195 ; gain = 0.000

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: 4589089f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1183.195 ; gain = 0.000

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: da62e959

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1183.195 ; gain = 0.000
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 127a9e5f3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1183.195 ; gain = 0.000

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design

Phase 2.2.1.1 Init Lut Pin Assignment
Phase 2.2.1.1 Init Lut Pin Assignment | Checksum: 1b5628c7c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1183.195 ; gain = 0.000
Phase 2.2.1 Place Init Design | Checksum: 11524e6cf

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1301.344 ; gain = 118.148
Phase 2.2 Build Placer Netlist Model | Checksum: 11524e6cf

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1301.344 ; gain = 118.148

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: 11524e6cf

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1301.344 ; gain = 118.148
Phase 2.3 Constrain Clocks/Macros | Checksum: 11524e6cf

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1301.344 ; gain = 118.148
Phase 2 Placer Initialization | Checksum: 11524e6cf

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1301.344 ; gain = 118.148

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 18d4f1076

Time (s): cpu = 00:01:22 ; elapsed = 00:01:00 . Memory (MB): peak = 1343.813 ; gain = 160.617

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 18d4f1076

Time (s): cpu = 00:01:22 ; elapsed = 00:01:00 . Memory (MB): peak = 1343.813 ; gain = 160.617

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 8a0bf8a1

Time (s): cpu = 00:01:37 ; elapsed = 00:01:09 . Memory (MB): peak = 1343.813 ; gain = 160.617

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 473b81ab

Time (s): cpu = 00:01:38 ; elapsed = 00:01:10 . Memory (MB): peak = 1343.813 ; gain = 160.617

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 473b81ab

Time (s): cpu = 00:01:38 ; elapsed = 00:01:10 . Memory (MB): peak = 1343.813 ; gain = 160.617

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 4a422946

Time (s): cpu = 00:01:43 ; elapsed = 00:01:12 . Memory (MB): peak = 1343.813 ; gain = 160.617

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: cf0c28e3

Time (s): cpu = 00:01:43 ; elapsed = 00:01:13 . Memory (MB): peak = 1343.813 ; gain = 160.617

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 115812647

Time (s): cpu = 00:01:57 ; elapsed = 00:01:25 . Memory (MB): peak = 1343.813 ; gain = 160.617
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 115812647

Time (s): cpu = 00:01:57 ; elapsed = 00:01:25 . Memory (MB): peak = 1343.813 ; gain = 160.617

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 115812647

Time (s): cpu = 00:01:57 ; elapsed = 00:01:26 . Memory (MB): peak = 1343.813 ; gain = 160.617

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 115812647

Time (s): cpu = 00:01:58 ; elapsed = 00:01:26 . Memory (MB): peak = 1343.813 ; gain = 160.617
Phase 4.6 Small Shape Detail Placement | Checksum: 115812647

Time (s): cpu = 00:01:58 ; elapsed = 00:01:26 . Memory (MB): peak = 1343.813 ; gain = 160.617

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 115812647

Time (s): cpu = 00:02:00 ; elapsed = 00:01:28 . Memory (MB): peak = 1343.813 ; gain = 160.617
Phase 4 Detail Placement | Checksum: 115812647

Time (s): cpu = 00:02:00 ; elapsed = 00:01:28 . Memory (MB): peak = 1343.813 ; gain = 160.617

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: f7f3c2c0

Time (s): cpu = 00:02:00 ; elapsed = 00:01:29 . Memory (MB): peak = 1343.813 ; gain = 160.617

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: f7f3c2c0

Time (s): cpu = 00:02:01 ; elapsed = 00:01:29 . Memory (MB): peak = 1343.813 ; gain = 160.617

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization

Phase 5.2.2.1.1 Restore Best Placement
Phase 5.2.2.1.1 Restore Best Placement | Checksum: 219a5254a

Time (s): cpu = 00:02:12 ; elapsed = 00:01:36 . Memory (MB): peak = 1343.813 ; gain = 160.617
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.662. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 219a5254a

Time (s): cpu = 00:02:13 ; elapsed = 00:01:36 . Memory (MB): peak = 1343.813 ; gain = 160.617
Phase 5.2.2 Post Placement Optimization | Checksum: 219a5254a

Time (s): cpu = 00:02:13 ; elapsed = 00:01:36 . Memory (MB): peak = 1343.813 ; gain = 160.617
Phase 5.2 Post Commit Optimization | Checksum: 219a5254a

Time (s): cpu = 00:02:13 ; elapsed = 00:01:36 . Memory (MB): peak = 1343.813 ; gain = 160.617

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 219a5254a

Time (s): cpu = 00:02:13 ; elapsed = 00:01:36 . Memory (MB): peak = 1343.813 ; gain = 160.617

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 219a5254a

Time (s): cpu = 00:02:13 ; elapsed = 00:01:36 . Memory (MB): peak = 1343.813 ; gain = 160.617

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 219a5254a

Time (s): cpu = 00:02:13 ; elapsed = 00:01:36 . Memory (MB): peak = 1343.813 ; gain = 160.617
Phase 5.5 Placer Reporting | Checksum: 219a5254a

Time (s): cpu = 00:02:13 ; elapsed = 00:01:37 . Memory (MB): peak = 1343.813 ; gain = 160.617

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 1964603bb

Time (s): cpu = 00:02:13 ; elapsed = 00:01:37 . Memory (MB): peak = 1343.813 ; gain = 160.617
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 1964603bb

Time (s): cpu = 00:02:13 ; elapsed = 00:01:37 . Memory (MB): peak = 1343.813 ; gain = 160.617
Ending Placer Task | Checksum: b7af7e79

Time (s): cpu = 00:02:14 ; elapsed = 00:01:37 . Memory (MB): peak = 1343.813 ; gain = 160.617
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:20 ; elapsed = 00:01:42 . Memory (MB): peak = 1343.813 ; gain = 160.617
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 1343.813 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 1343.813 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.083 . Memory (MB): peak = 1343.813 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.715 . Memory (MB): peak = 1343.813 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.095 . Memory (MB): peak = 1343.813 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are:  FIXED_IO_mio[53] of IOStandard LVCMOS18; FIXED_IO_mio[52] of IOStandard LVCMOS18; FIXED_IO_mio[51] of IOStandard LVCMOS18; FIXED_IO_mio[50] of IOStandard LVCMOS18; FIXED_IO_mio[49] of IOStandard LVCMOS18; FIXED_IO_mio[48] of IOStandard LVCMOS18; FIXED_IO_mio[47] of IOStandard LVCMOS18; FIXED_IO_mio[46] of IOStandard LVCMOS18; FIXED_IO_mio[45] of IOStandard LVCMOS18; FIXED_IO_mio[44] of IOStandard LVCMOS18; FIXED_IO_mio[43] of IOStandard LVCMOS18; FIXED_IO_mio[42] of IOStandard LVCMOS18; FIXED_IO_mio[41] of IOStandard LVCMOS18; FIXED_IO_mio[40] of IOStandard LVCMOS18; FIXED_IO_mio[39] of IOStandard LVCMOS18; FIXED_IO_mio[38] of IOStandard LVCMOS18; FIXED_IO_mio[37] of IOStandard LVCMOS18; FIXED_IO_mio[36] of IOStandard LVCMOS18; FIXED_IO_mio[35] of IOStandard LVCMOS18; FIXED_IO_mio[34] of IOStandard LVCMOS18; FIXED_IO_mio[33] of IOStandard LVCMOS18; FIXED_IO_mio[32] of IOStandard LVCMOS18; FIXED_IO_mio[31] of IOStandard LVCMOS18; FIXED_IO_mio[30] of IOStandard LVCMOS18; FIXED_IO_mio[29] of IOStandard LVCMOS18; FIXED_IO_mio[28] of IOStandard LVCMOS18; FIXED_IO_mio[27] of IOStandard LVCMOS18; FIXED_IO_mio[26] of IOStandard LVCMOS18; FIXED_IO_mio[25] of IOStandard LVCMOS18; FIXED_IO_mio[24] of IOStandard LVCMOS18; FIXED_IO_mio[23] of IOStandard LVCMOS18; FIXED_IO_mio[22] of IOStandard LVCMOS18; FIXED_IO_mio[21] of IOStandard LVCMOS18; FIXED_IO_mio[20] of IOStandard LVCMOS18; FIXED_IO_mio[19] of IOStandard LVCMOS18; FIXED_IO_mio[18] of IOStandard LVCMOS18; FIXED_IO_mio[17] of IOStandard LVCMOS18; FIXED_IO_mio[16] of IOStandard LVCMOS18; FIXED_IO_mio[15] of IOStandard LVCMOS33; FIXED_IO_mio[14] of IOStandard LVCMOS33; FIXED_IO_mio[13] of IOStandard LVCMOS33; FIXED_IO_mio[12] of IOStandard LVCMOS33; FIXED_IO_mio[11] of IOStandard LVCMOS33; FIXED_IO_mio[10] of IOStandard LVCMOS33; FIXED_IO_mio[9] of IOStandard LVCMOS33; FIXED_IO_mio[8] of IOStandard LVCMOS33; FIXED_IO_mio[7] of IOStandard LVCMOS33; FIXED_IO_mio[6] of IOStandard LVCMOS33; FIXED_IO_mio[5] of IOStandard LVCMOS33; FIXED_IO_mio[4] of IOStandard LVCMOS33; FIXED_IO_mio[3] of IOStandard LVCMOS33; FIXED_IO_mio[2] of IOStandard LVCMOS33; FIXED_IO_mio[1] of IOStandard LVCMOS33; FIXED_IO_mio[0] of IOStandard LVCMOS33;
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: dd208c08

Time (s): cpu = 00:00:41 ; elapsed = 00:00:32 . Memory (MB): peak = 1343.813 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: dd208c08

Time (s): cpu = 00:00:42 ; elapsed = 00:00:33 . Memory (MB): peak = 1343.813 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: dd208c08

Time (s): cpu = 00:00:42 ; elapsed = 00:00:34 . Memory (MB): peak = 1343.813 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 117c3766c

Time (s): cpu = 00:01:02 ; elapsed = 00:00:46 . Memory (MB): peak = 1382.414 ; gain = 38.602
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.690  | TNS=0.000  | WHS=-0.355 | THS=-308.613|

Phase 2 Router Initialization | Checksum: 5b1b20ca

Time (s): cpu = 00:01:09 ; elapsed = 00:00:50 . Memory (MB): peak = 1382.414 ; gain = 38.602

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 11123f2e4

Time (s): cpu = 00:01:18 ; elapsed = 00:00:55 . Memory (MB): peak = 1382.414 ; gain = 38.602

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 9284
 Number of Nodes with overlaps = 1762
 Number of Nodes with overlaps = 497
 Number of Nodes with overlaps = 142
 Number of Nodes with overlaps = 60
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 17d29489c

Time (s): cpu = 00:02:38 ; elapsed = 00:01:45 . Memory (MB): peak = 1382.414 ; gain = 38.602
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.454  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1a074c881

Time (s): cpu = 00:02:38 ; elapsed = 00:01:45 . Memory (MB): peak = 1382.414 ; gain = 38.602

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 60
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 8
INFO: [Route 35-325] The following overlapped nodes exist in the design and there is low overall congestion. 
1. INT_R_X41Y61/IMUX20
Overlapping nets: 2
	design_1_i/needlemanWunsch_0/inst/orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_584__0_n_0
	design_1_i/needlemanWunsch_0/inst/orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_679__0_n_0
2. INT_R_X41Y74/IMUX43
Overlapping nets: 2
	design_1_i/needlemanWunsch_0/inst/orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_284__0_n_0
	design_1_i/needlemanWunsch_0/inst/orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_283__0_n_0
3. INT_R_X41Y60/IMUX27
Overlapping nets: 2
	design_1_i/needlemanWunsch_0/inst/orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_583__0_n_0
	design_1_i/needlemanWunsch_0/inst/orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_726__0_n_0
4. INT_R_X43Y72/IMUX6
Overlapping nets: 2
	design_1_i/needlemanWunsch_0/inst/ap_sig_bdd_324
	design_1_i/needlemanWunsch_0/inst/score1_U/needlemanWunsch_score1_ram_U/ram_reg_6
5. INT_L_X40Y61/IMUX_L14
Overlapping nets: 2
	design_1_i/needlemanWunsch_0/inst/orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_716__0_n_0
	design_1_i/needlemanWunsch_0/inst/orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_715__0_n_0
6. INT_L_X42Y71/IMUX_L15
Overlapping nets: 2
	design_1_i/needlemanWunsch_0/inst/score1_U/needlemanWunsch_score1_ram_U/we159
	design_1_i/needlemanWunsch_0/inst/score1_U/needlemanWunsch_score1_ram_U/we161
7. INT_L_X40Y74/SL1BEG1
Overlapping nets: 2
	design_1_i/needlemanWunsch_0/inst/orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_17
	design_1_i/needlemanWunsch_0/inst/orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_234__0_n_0
8. INT_R_X41Y78/SE2BEG1
Overlapping nets: 2
	design_1_i/needlemanWunsch_0/inst/orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_737__0_n_0
	design_1_i/needlemanWunsch_0/inst/orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_658__0_n_0

 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 179eb1724

Time (s): cpu = 00:02:55 ; elapsed = 00:01:57 . Memory (MB): peak = 1382.414 ; gain = 38.602
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.623  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: cb47c69a

Time (s): cpu = 00:02:56 ; elapsed = 00:01:57 . Memory (MB): peak = 1382.414 ; gain = 38.602
Phase 4 Rip-up And Reroute | Checksum: cb47c69a

Time (s): cpu = 00:02:56 ; elapsed = 00:01:58 . Memory (MB): peak = 1382.414 ; gain = 38.602

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1b1ead48b

Time (s): cpu = 00:02:58 ; elapsed = 00:01:59 . Memory (MB): peak = 1382.414 ; gain = 38.602
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.623  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1b1ead48b

Time (s): cpu = 00:02:58 ; elapsed = 00:01:59 . Memory (MB): peak = 1382.414 ; gain = 38.602

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1b1ead48b

Time (s): cpu = 00:02:58 ; elapsed = 00:01:59 . Memory (MB): peak = 1382.414 ; gain = 38.602
Phase 5 Delay and Skew Optimization | Checksum: 1b1ead48b

Time (s): cpu = 00:02:58 ; elapsed = 00:01:59 . Memory (MB): peak = 1382.414 ; gain = 38.602

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 144be7827

Time (s): cpu = 00:03:02 ; elapsed = 00:02:01 . Memory (MB): peak = 1382.414 ; gain = 38.602
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.623  | TNS=0.000  | WHS=0.039  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: ef0864f6

Time (s): cpu = 00:03:02 ; elapsed = 00:02:01 . Memory (MB): peak = 1382.414 ; gain = 38.602

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 10.663 %
  Global Horizontal Routing Utilization  = 11.7629 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1713a8eb1

Time (s): cpu = 00:03:02 ; elapsed = 00:02:02 . Memory (MB): peak = 1382.414 ; gain = 38.602

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1713a8eb1

Time (s): cpu = 00:03:02 ; elapsed = 00:02:02 . Memory (MB): peak = 1382.414 ; gain = 38.602

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 247b7f34e

Time (s): cpu = 00:03:06 ; elapsed = 00:02:05 . Memory (MB): peak = 1382.414 ; gain = 38.602

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.623  | TNS=0.000  | WHS=0.039  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 247b7f34e

Time (s): cpu = 00:03:06 ; elapsed = 00:02:05 . Memory (MB): peak = 1382.414 ; gain = 38.602
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:06 ; elapsed = 00:02:05 . Memory (MB): peak = 1382.414 ; gain = 38.602

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:11 ; elapsed = 00:02:09 . Memory (MB): peak = 1382.414 ; gain = 38.602
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 1382.414 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 1382.414 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Nathaniel2/Desktop/TOM/SinglePE/SinglePE.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1399.344 ; gain = 16.930
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 1399.344 ; gain = 0.000
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1421.785 ; gain = 22.441
INFO: [Common 17-206] Exiting Vivado at Sat Nov 21 15:12:03 2015...
