% ------------------------------------------------------------------------------------
% N. Burgess - Implementation of recursive Ling adders in CMOS VLSI
% ------------------------------------------------------------------------------------
@INPROCEEDINGS{5470204,
author={N. Burgess},
booktitle={2009 Conference Record of the Forty-Third Asilomar Conference on Signals, Systems and Computers},
title={Implementation of recursive Ling adders in CMOS VLSI},
year={2009},
volume={},
number={},
pages={1777-1781},
keywords={CMOS digital integrated circuits;VLSI;adders;deep-submicron CMOS VLSI;recursive Ling adders;Very large scale integration},
doi={10.1109/ACSSC.2009.5470204},
ISSN={1058-6393},
month={Nov},}


% ------------------------------------------------------------------------------------
% JACKSON - High speed binary addition
% ------------------------------------------------------------------------------------
@INPROCEEDINGS{1399373,
author={R. Jackson and S. Talwar},
booktitle={Conference Record of the Thirty-Eighth Asilomar Conference on Signals, Systems and Computers, 2004.},
title={High speed binary addition},
year={2004},
volume={2},
number={},
pages={1350-1353 Vol.2},
keywords={adders;carry logic;computational complexity;floating point arithmetic;parallel architectures;Ling architectures;adder architectures;address generation;arithmetic logic unit;complexity reduction;electronic circuits;floating-point operations;high speed binary addition;parallel prefix method;Added delay;Adders;Binary trees;Computer architecture;Concurrent computing;Counting circuits;Electronic circuits;Equations;Floating-point arithmetic;Logic functions},
doi={10.1109/ACSSC.2004.1399373},
ISSN={},
month={Nov},}


% ------------------------------------------------------------------------------------
% High-speed parallel-prefix module 2n-1 adders
% ------------------------------------------------------------------------------------
@ARTICLE{863036, 
author={L. Kalampoukas and D. Nikolos and C. Efstathiou and H. T. Vergos and J. Kalamatianos}, 
journal={IEEE Transactions on Computers}, 
title={High-speed parallel-prefix module 2n-1 adders}, 
year={2000}, 
volume={49}, 
number={7}, 
pages={673-680}, 
keywords={adders;digital arithmetic;CMOS implementations;carry look-ahead structures;high-speed parallel-prefix module 2n-1 adders;parallel-prefix architecture;Adders;Application software;Circuits;Computer architecture;Concurrent computing;Delay;Fault tolerant systems;Logic;Signal generators;Very large scale integration}, 
doi={10.1109/12.863036}, 
ISSN={0018-9340}, 
month={Jul},}


% @Article{vergos,
% author = {G.Dimitrakopoulos and D. G. Nikolos and H. T. Vergos and D. Nikolos and C. Efstathiou},
% title = {New Architectures For Module $2^n-1$ Adders}
% }


% ------------------------------------------------------------------------------------
% LING - High-Speed Binary Adder
% ------------------------------------------------------------------------------------
@ARTICLE{5390638,
author={H. Ling},
journal={IBM Journal of Research and Development},
title={High-Speed Binary Adder},
year={1981},
volume={25},
number={3},
pages={156-166},
keywords={},
doi={10.1147/rd.252.0156},
ISSN={0018-8646},
month={March},}

@Article{Sparseness_ling,
author = {Giorgos Dimitrakopoulos and Dimitris Nikolos},
title = {High-Speed Parallel-Prefix VLSI Ling Adders},
year = {2005}
}



% ------------------------------------------------------------------------------------
%  - Implementation of a 64-bit Jackson adder
% ------------------------------------------------------------------------------------
@INPROCEEDINGS{6810474, 
author={T. McAuley and W. Koven and A. Carter and P. Ning and D. M. Harris}, 
booktitle={2013 Asilomar Conference on Signals, Systems and Computers}, 
title={Implementation of a 64-bit Jackson adder}, 
year={2013}, 
volume={}, 
number={}, 
pages={1149-1154}, 
keywords={adders;Design Compiler;DesignWare adder;Jackson adder;Sklansky architecture;binary prefix addition decomposition;parallel prefix adders;Adders;Complexity theory;Computer architecture;Delays;Inverters;Logic gates;Microprocessors}, 
doi={10.1109/ACSSC.2013.6810474}, 
ISSN={}, 
month={Nov},}


% ------------------------------------------------------------------------------------
%  - Implementation of 32-bit Ling and Jackson adders
% ------------------------------------------------------------------------------------
@INPROCEEDINGS{6189978, 
author={M. Keeter and D. M. Harris and A. Macrae and R. Glick and M. Ong and J. Schauer}, 
booktitle={2011 Conference Record of the Forty Fifth Asilomar Conference on Signals, Systems and Computers (ASILOMAR)}, 
title={Implementation of 32-bit Ling and Jackson adders}, 
year={2011}, 
volume={}, 
number={}, 
pages={170-175}, 
keywords={adders;circuit complexity;32-bit Jackson adders;32-bit Ling adders;Ling adder factor complexity;critical path complexity;propagate logic complexity;Adders;Complexity theory;Computer architecture;Delay;Inverters;Logic gates;Microprocessors}, 
doi={10.1109/ACSSC.2011.6189978}, 
ISSN={1058-6393}, 
month={Nov},}