<HTML>
<HEAD><TITLE>Synthesis and Ngdbuild Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Syn"></A><B><U><big>Synthesis and Ngdbuild  Report</big></U></B>
synthesis:  version Diamond (64-bit) 3.8.0.115.3

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.
Sun Jan 31 13:38:52 2021


Command Line:  synthesis -f SPI_impl1_lattice.synproj -gui 

Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is CSBGA132.
The -d option is LCMXO2-4000HC.
Using package CSBGA132.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-4000HC

### Package : CSBGA132

### Speed   : 4

##########################################################

                                                          

Optimization goal = Balanced
Top-level module name = top_mod.
Target frequency = 1.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Argon/Downloads/step/Proj/6.SPI (searchpath added)
-p C:/lscc/diamond/3.8_x64/ispfpga/xo2c00/data (searchpath added)
-p C:/Users/Argon/Downloads/step/Proj/6.SPI/impl1 (searchpath added)
-p C:/Users/Argon/Downloads/step/Proj/6.SPI (searchpath added)
Verilog design file = C:/Users/Argon/Downloads/step/Proj/6.SPI/spi.v
Verilog design file = C:/Users/Argon/Downloads/step/Proj/6.SPI/clock.v
Verilog design file = C:/Users/Argon/Downloads/step/Proj/6.SPI/led.v
NGD file = SPI_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file c:/users/argon/downloads/step/proj/6.spi/spi.v. VERI-1482
Analyzing Verilog file c:/users/argon/downloads/step/proj/6.spi/clock.v. VERI-1482
Analyzing Verilog file c:/users/argon/downloads/step/proj/6.spi/led.v. VERI-1482
Analyzing Verilog file C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Top module name (Verilog): top_mod
INFO - synthesis: c:/users/argon/downloads/step/proj/6.spi/spi.v(1): compiling module top_mod. VERI-1018
INFO - synthesis: c:/users/argon/downloads/step/proj/6.spi/led.v(1): compiling module blink. VERI-1018
INFO - synthesis: c:/users/argon/downloads/step/proj/6.spi/clock.v(1): compiling module clock_1s. VERI-1018
INFO - synthesis: c:/users/argon/downloads/step/proj/6.spi/clock.v(29): compiling module clock_1ms. VERI-1018
INFO - synthesis: c:/users/argon/downloads/step/proj/6.spi/clock.v(58): compiling module clock_1us. VERI-1018
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.8_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Top-level module name = top_mod.
WARNING - synthesis: c:/users/argon/downloads/step/proj/6.spi/spi.v(309): Removing unused instance u_clock_1ms. VDB-5034
WARNING - synthesis: c:/users/argon/downloads/step/proj/6.spi/spi.v(317): Removing unused instance u_clock_1us. VDB-5034



WARNING - synthesis: c:/users/argon/downloads/step/proj/6.spi/spi.v(280): Register state_back_i2 is stuck at Zero. VDB-5013
GSR instance connected to net sys_rst_c.
Duplicate register/latch removal. state_back_i0 is a one-to-one match with state_back_i1.
Applying 1.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in top_mod_drc.log.
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/or5g00/data/orc5glib.ngl'...
All blocks are expanded and NGD expansion is successful.
Writing NGD file SPI_impl1.ngd.

################### Begin Area Report (top_mod)######################
Number of register bits => 92 of 4635 (1 % )
CCU2D => 59
FD1P3AX => 25
FD1P3AY => 1
FD1P3IX => 31
FD1S3AX => 1
FD1S3AY => 2
FD1S3IX => 32
GSR => 1
IB => 2
L6MUX21 => 1
LUT4 => 157
OB => 6
PFUMX => 6
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : sys_clk_c, loads : 92
Clock Enable Nets
Number of Clock Enables: 9
Top 9 highest fanout Clock Enables:
  Net : sys_clk_c_enable_57, loads : 20
  Net : sys_clk_c_enable_56, loads : 19
  Net : sys_clk_c_enable_49, loads : 9
  Net : sys_clk_c_enable_28, loads : 6
  Net : sys_clk_c_enable_31, loads : 3
  Net : sys_clk_c_enable_9, loads : 1
  Net : sys_clk_c_enable_12, loads : 1
  Net : sys_clk_c_enable_4, loads : 1
  Net : sys_clk_c_enable_32, loads : 1
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : comm_cnt_4, loads : 35
  Net : u_clock_1s/clk_cnt_31__N_324, loads : 33
  Net : comm_cnt_3, loads : 30
  Net : n5036, loads : 30
  Net : comm_cnt_2, loads : 25
  Net : comm_cnt_5, loads : 24
  Net : comm_cnt_1, loads : 20
  Net : sys_clk_c_enable_57, loads : 20
  Net : n2932, loads : 20
  Net : sys_clk_c_enable_56, loads : 19
################### End Clock Report ##################

<A name="lse_trs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets sys_clk_c]               |    1.000 MHz|   45.662 MHz|    13  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 69.258  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.203  secs
--------------------------------------------------------------



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
