;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; ADC
ADC_cy_psoc4_sar__CLOCK_DIV_ID EQU 0x00000043
ADC_cy_psoc4_sar__SAR_ANA_TRIM EQU CYREG_SAR_ANA_TRIM
ADC_cy_psoc4_sar__SAR_AVG_STAT EQU CYREG_SAR_AVG_STAT
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG0
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG1
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG2
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG3
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG4
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG5
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG6
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG7
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG08 EQU CYREG_SAR_CHAN_CONFIG8
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG09 EQU CYREG_SAR_CHAN_CONFIG9
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG10 EQU CYREG_SAR_CHAN_CONFIG10
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG11 EQU CYREG_SAR_CHAN_CONFIG11
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG12 EQU CYREG_SAR_CHAN_CONFIG12
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG13 EQU CYREG_SAR_CHAN_CONFIG13
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG14 EQU CYREG_SAR_CHAN_CONFIG14
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG15 EQU CYREG_SAR_CHAN_CONFIG15
ADC_cy_psoc4_sar__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_cy_psoc4_sar__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_cy_psoc4_sar__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT0
ADC_cy_psoc4_sar__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT1
ADC_cy_psoc4_sar__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT2
ADC_cy_psoc4_sar__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT3
ADC_cy_psoc4_sar__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT4
ADC_cy_psoc4_sar__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT5
ADC_cy_psoc4_sar__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT6
ADC_cy_psoc4_sar__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT7
ADC_cy_psoc4_sar__SAR_CHAN_RESULT08 EQU CYREG_SAR_CHAN_RESULT8
ADC_cy_psoc4_sar__SAR_CHAN_RESULT09 EQU CYREG_SAR_CHAN_RESULT9
ADC_cy_psoc4_sar__SAR_CHAN_RESULT10 EQU CYREG_SAR_CHAN_RESULT10
ADC_cy_psoc4_sar__SAR_CHAN_RESULT11 EQU CYREG_SAR_CHAN_RESULT11
ADC_cy_psoc4_sar__SAR_CHAN_RESULT12 EQU CYREG_SAR_CHAN_RESULT12
ADC_cy_psoc4_sar__SAR_CHAN_RESULT13 EQU CYREG_SAR_CHAN_RESULT13
ADC_cy_psoc4_sar__SAR_CHAN_RESULT14 EQU CYREG_SAR_CHAN_RESULT14
ADC_cy_psoc4_sar__SAR_CHAN_RESULT15 EQU CYREG_SAR_CHAN_RESULT15
ADC_cy_psoc4_sar__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_cy_psoc4_sar__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK0
ADC_cy_psoc4_sar__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK1
ADC_cy_psoc4_sar__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK2
ADC_cy_psoc4_sar__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK3
ADC_cy_psoc4_sar__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK4
ADC_cy_psoc4_sar__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK5
ADC_cy_psoc4_sar__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK6
ADC_cy_psoc4_sar__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK7
ADC_cy_psoc4_sar__SAR_CHAN_WORK08 EQU CYREG_SAR_CHAN_WORK8
ADC_cy_psoc4_sar__SAR_CHAN_WORK09 EQU CYREG_SAR_CHAN_WORK9
ADC_cy_psoc4_sar__SAR_CHAN_WORK10 EQU CYREG_SAR_CHAN_WORK10
ADC_cy_psoc4_sar__SAR_CHAN_WORK11 EQU CYREG_SAR_CHAN_WORK11
ADC_cy_psoc4_sar__SAR_CHAN_WORK12 EQU CYREG_SAR_CHAN_WORK12
ADC_cy_psoc4_sar__SAR_CHAN_WORK13 EQU CYREG_SAR_CHAN_WORK13
ADC_cy_psoc4_sar__SAR_CHAN_WORK14 EQU CYREG_SAR_CHAN_WORK14
ADC_cy_psoc4_sar__SAR_CHAN_WORK15 EQU CYREG_SAR_CHAN_WORK15
ADC_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
ADC_cy_psoc4_sar__SAR_DFT_CTRL EQU CYREG_SAR_DFT_CTRL
ADC_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
ADC_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR0 EQU CYREG_SAR_MUX_SWITCH_CLEAR0
ADC_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR1 EQU CYREG_SAR_MUX_SWITCH_CLEAR1
ADC_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
ADC_cy_psoc4_sar__SAR_MUX_SWITCH_STATUS EQU CYREG_SAR_MUX_SWITCH_STATUS
ADC_cy_psoc4_sar__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
ADC_cy_psoc4_sar__SAR_MUX_SWITCH1 EQU CYREG_SAR_MUX_SWITCH1
ADC_cy_psoc4_sar__SAR_NUMBER EQU 0
ADC_cy_psoc4_sar__SAR_PUMP_CTRL EQU CYREG_SAR_PUMP_CTRL
ADC_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC_cy_psoc4_sar__SAR_RANGE_INTR EQU CYREG_SAR_RANGE_INTR
ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC_cy_psoc4_sar__SAR_SATURATE_INTR EQU CYREG_SAR_SATURATE_INTR
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
ADC_cy_psoc4_sar__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
ADC_cy_psoc4_sar__SAR_STATUS EQU CYREG_SAR_STATUS
ADC_cy_psoc4_sar__SAR_WOUNDING EQU CYREG_SAR_WOUNDING
ADC_intClock__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL10
ADC_intClock__DIV_ID EQU 0x00000043
ADC_intClock__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL3
ADC_intClock__PA_DIV_ID EQU 0x000000FF
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ADC_IRQ__INTC_MASK EQU 0x10000
ADC_IRQ__INTC_NUMBER EQU 16
ADC_IRQ__INTC_PRIOR_MASK EQU 0xC0
ADC_IRQ__INTC_PRIOR_NUM EQU 2
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; PWM
PWM__0__DR EQU CYREG_GPIO_PRT0_DR
PWM__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
PWM__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
PWM__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
PWM__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
PWM__0__HSIOM_MASK EQU 0x0000000F
PWM__0__HSIOM_SHIFT EQU 0
PWM__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
PWM__0__INTR EQU CYREG_GPIO_PRT0_INTR
PWM__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
PWM__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
PWM__0__MASK EQU 0x01
PWM__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
PWM__0__OUT_SEL_SHIFT EQU 0
PWM__0__OUT_SEL_VAL EQU 0
PWM__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
PWM__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
PWM__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
PWM__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
PWM__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
PWM__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
PWM__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
PWM__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
PWM__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
PWM__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
PWM__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
PWM__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
PWM__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
PWM__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
PWM__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
PWM__0__PC EQU CYREG_GPIO_PRT0_PC
PWM__0__PC2 EQU CYREG_GPIO_PRT0_PC2
PWM__0__PORT EQU 0
PWM__0__PS EQU CYREG_GPIO_PRT0_PS
PWM__0__SHIFT EQU 0
PWM__1__DR EQU CYREG_GPIO_PRT0_DR
PWM__1__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
PWM__1__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
PWM__1__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
PWM__1__HSIOM EQU CYREG_HSIOM_PORT_SEL0
PWM__1__HSIOM_MASK EQU 0x000000F0
PWM__1__HSIOM_SHIFT EQU 4
PWM__1__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
PWM__1__INTR EQU CYREG_GPIO_PRT0_INTR
PWM__1__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
PWM__1__INTSTAT EQU CYREG_GPIO_PRT0_INTR
PWM__1__MASK EQU 0x02
PWM__1__OUT_SEL EQU CYREG_UDB_PA0_CFG10
PWM__1__OUT_SEL_SHIFT EQU 2
PWM__1__OUT_SEL_VAL EQU 0
PWM__1__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
PWM__1__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
PWM__1__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
PWM__1__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
PWM__1__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
PWM__1__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
PWM__1__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
PWM__1__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
PWM__1__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
PWM__1__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
PWM__1__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
PWM__1__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
PWM__1__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
PWM__1__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
PWM__1__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
PWM__1__PC EQU CYREG_GPIO_PRT0_PC
PWM__1__PC2 EQU CYREG_GPIO_PRT0_PC2
PWM__1__PORT EQU 0
PWM__1__PS EQU CYREG_GPIO_PRT0_PS
PWM__1__SHIFT EQU 1
PWM__2__DR EQU CYREG_GPIO_PRT0_DR
PWM__2__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
PWM__2__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
PWM__2__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
PWM__2__HSIOM EQU CYREG_HSIOM_PORT_SEL0
PWM__2__HSIOM_MASK EQU 0x00000F00
PWM__2__HSIOM_SHIFT EQU 8
PWM__2__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
PWM__2__INTR EQU CYREG_GPIO_PRT0_INTR
PWM__2__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
PWM__2__INTSTAT EQU CYREG_GPIO_PRT0_INTR
PWM__2__MASK EQU 0x04
PWM__2__OUT_SEL EQU CYREG_UDB_PA0_CFG10
PWM__2__OUT_SEL_SHIFT EQU 4
PWM__2__OUT_SEL_VAL EQU 0
PWM__2__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
PWM__2__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
PWM__2__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
PWM__2__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
PWM__2__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
PWM__2__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
PWM__2__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
PWM__2__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
PWM__2__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
PWM__2__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
PWM__2__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
PWM__2__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
PWM__2__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
PWM__2__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
PWM__2__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
PWM__2__PC EQU CYREG_GPIO_PRT0_PC
PWM__2__PC2 EQU CYREG_GPIO_PRT0_PC2
PWM__2__PORT EQU 0
PWM__2__PS EQU CYREG_GPIO_PRT0_PS
PWM__2__SHIFT EQU 2
PWM__3__DR EQU CYREG_GPIO_PRT0_DR
PWM__3__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
PWM__3__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
PWM__3__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
PWM__3__HSIOM EQU CYREG_HSIOM_PORT_SEL0
PWM__3__HSIOM_MASK EQU 0x0000F000
PWM__3__HSIOM_SHIFT EQU 12
PWM__3__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
PWM__3__INTR EQU CYREG_GPIO_PRT0_INTR
PWM__3__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
PWM__3__INTSTAT EQU CYREG_GPIO_PRT0_INTR
PWM__3__MASK EQU 0x08
PWM__3__OUT_SEL EQU CYREG_UDB_PA0_CFG10
PWM__3__OUT_SEL_SHIFT EQU 6
PWM__3__OUT_SEL_VAL EQU 0
PWM__3__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
PWM__3__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
PWM__3__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
PWM__3__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
PWM__3__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
PWM__3__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
PWM__3__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
PWM__3__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
PWM__3__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
PWM__3__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
PWM__3__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
PWM__3__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
PWM__3__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
PWM__3__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
PWM__3__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
PWM__3__PC EQU CYREG_GPIO_PRT0_PC
PWM__3__PC2 EQU CYREG_GPIO_PRT0_PC2
PWM__3__PORT EQU 0
PWM__3__PS EQU CYREG_GPIO_PRT0_PS
PWM__3__SHIFT EQU 3
PWM__4__DR EQU CYREG_GPIO_PRT0_DR
PWM__4__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
PWM__4__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
PWM__4__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
PWM__4__HSIOM EQU CYREG_HSIOM_PORT_SEL0
PWM__4__HSIOM_MASK EQU 0x000F0000
PWM__4__HSIOM_SHIFT EQU 16
PWM__4__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
PWM__4__INTR EQU CYREG_GPIO_PRT0_INTR
PWM__4__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
PWM__4__INTSTAT EQU CYREG_GPIO_PRT0_INTR
PWM__4__MASK EQU 0x10
PWM__4__OUT_SEL EQU CYREG_UDB_PA0_CFG11
PWM__4__OUT_SEL_SHIFT EQU 8
PWM__4__OUT_SEL_VAL EQU 2
PWM__4__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
PWM__4__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
PWM__4__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
PWM__4__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
PWM__4__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
PWM__4__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
PWM__4__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
PWM__4__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
PWM__4__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
PWM__4__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
PWM__4__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
PWM__4__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
PWM__4__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
PWM__4__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
PWM__4__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
PWM__4__PC EQU CYREG_GPIO_PRT0_PC
PWM__4__PC2 EQU CYREG_GPIO_PRT0_PC2
PWM__4__PORT EQU 0
PWM__4__PS EQU CYREG_GPIO_PRT0_PS
PWM__4__SHIFT EQU 4
PWM__5__DR EQU CYREG_GPIO_PRT0_DR
PWM__5__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
PWM__5__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
PWM__5__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
PWM__5__HSIOM EQU CYREG_HSIOM_PORT_SEL0
PWM__5__HSIOM_MASK EQU 0x00F00000
PWM__5__HSIOM_SHIFT EQU 20
PWM__5__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
PWM__5__INTR EQU CYREG_GPIO_PRT0_INTR
PWM__5__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
PWM__5__INTSTAT EQU CYREG_GPIO_PRT0_INTR
PWM__5__MASK EQU 0x20
PWM__5__OUT_SEL EQU CYREG_UDB_PA0_CFG11
PWM__5__OUT_SEL_SHIFT EQU 10
PWM__5__OUT_SEL_VAL EQU 2
PWM__5__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
PWM__5__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
PWM__5__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
PWM__5__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
PWM__5__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
PWM__5__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
PWM__5__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
PWM__5__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
PWM__5__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
PWM__5__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
PWM__5__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
PWM__5__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
PWM__5__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
PWM__5__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
PWM__5__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
PWM__5__PC EQU CYREG_GPIO_PRT0_PC
PWM__5__PC2 EQU CYREG_GPIO_PRT0_PC2
PWM__5__PORT EQU 0
PWM__5__PS EQU CYREG_GPIO_PRT0_PS
PWM__5__SHIFT EQU 5
PWM__6__DR EQU CYREG_GPIO_PRT0_DR
PWM__6__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
PWM__6__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
PWM__6__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
PWM__6__HSIOM EQU CYREG_HSIOM_PORT_SEL0
PWM__6__HSIOM_MASK EQU 0x0F000000
PWM__6__HSIOM_SHIFT EQU 24
PWM__6__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
PWM__6__INTR EQU CYREG_GPIO_PRT0_INTR
PWM__6__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
PWM__6__INTSTAT EQU CYREG_GPIO_PRT0_INTR
PWM__6__MASK EQU 0x40
PWM__6__OUT_SEL EQU CYREG_UDB_PA0_CFG11
PWM__6__OUT_SEL_SHIFT EQU 12
PWM__6__OUT_SEL_VAL EQU 2
PWM__6__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
PWM__6__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
PWM__6__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
PWM__6__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
PWM__6__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
PWM__6__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
PWM__6__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
PWM__6__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
PWM__6__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
PWM__6__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
PWM__6__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
PWM__6__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
PWM__6__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
PWM__6__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
PWM__6__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
PWM__6__PC EQU CYREG_GPIO_PRT0_PC
PWM__6__PC2 EQU CYREG_GPIO_PRT0_PC2
PWM__6__PORT EQU 0
PWM__6__PS EQU CYREG_GPIO_PRT0_PS
PWM__6__SHIFT EQU 6
PWM__7__DR EQU CYREG_GPIO_PRT0_DR
PWM__7__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
PWM__7__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
PWM__7__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
PWM__7__HSIOM EQU CYREG_HSIOM_PORT_SEL0
PWM__7__HSIOM_MASK EQU 0xF0000000
PWM__7__HSIOM_SHIFT EQU 28
PWM__7__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
PWM__7__INTR EQU CYREG_GPIO_PRT0_INTR
PWM__7__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
PWM__7__INTSTAT EQU CYREG_GPIO_PRT0_INTR
PWM__7__MASK EQU 0x80
PWM__7__OUT_SEL EQU CYREG_UDB_PA0_CFG11
PWM__7__OUT_SEL_SHIFT EQU 14
PWM__7__OUT_SEL_VAL EQU 2
PWM__7__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
PWM__7__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
PWM__7__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
PWM__7__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
PWM__7__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
PWM__7__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
PWM__7__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
PWM__7__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
PWM__7__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
PWM__7__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
PWM__7__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
PWM__7__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
PWM__7__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
PWM__7__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
PWM__7__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
PWM__7__PC EQU CYREG_GPIO_PRT0_PC
PWM__7__PC2 EQU CYREG_GPIO_PRT0_PC2
PWM__7__PORT EQU 0
PWM__7__PS EQU CYREG_GPIO_PRT0_PS
PWM__7__SHIFT EQU 7
PWM__DR EQU CYREG_GPIO_PRT0_DR
PWM__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
PWM__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
PWM__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
PWM__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
PWM__INTR EQU CYREG_GPIO_PRT0_INTR
PWM__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
PWM__INTSTAT EQU CYREG_GPIO_PRT0_INTR
PWM__MASK EQU 0xFF
PWM__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
PWM__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
PWM__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
PWM__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
PWM__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
PWM__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
PWM__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
PWM__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
PWM__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
PWM__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
PWM__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
PWM__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
PWM__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
PWM__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
PWM__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
PWM__PC EQU CYREG_GPIO_PRT0_PC
PWM__PC2 EQU CYREG_GPIO_PRT0_PC2
PWM__PORT EQU 0
PWM__PS EQU CYREG_GPIO_PRT0_PS
PWM__SHIFT EQU 0
PWM_CHARGE_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
PWM_CHARGE_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
PWM_CHARGE_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
PWM_CHARGE_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
PWM_CHARGE_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
PWM_CHARGE_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
PWM_CHARGE_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
PWM_CHARGE_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
PWM_CHARGE_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
PWM_CHARGE_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
PWM_CHARGE_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
PWM_CHARGE_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_CHARGE_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
PWM_CHARGE_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
PWM_CHARGE_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
PWM_CHARGE_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
PWM_CHARGE_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
PWM_CHARGE_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
PWM_CHARGE_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
PWM_CHARGE_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
PWM_CHARGE_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_CHARGE_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
PWM_CHARGE_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
PWM_CHARGE_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_CHARGE_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
PWM_CHARGE_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
PWM_CHARGE_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
PWM_CHARGE_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
PWM_CHARGE_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
PWM_CHARGE_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

; VFB
VFB__0__DR EQU CYREG_GPIO_PRT2_DR
VFB__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
VFB__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
VFB__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
VFB__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
VFB__0__HSIOM_MASK EQU 0x000F0000
VFB__0__HSIOM_SHIFT EQU 16
VFB__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
VFB__0__INTR EQU CYREG_GPIO_PRT2_INTR
VFB__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
VFB__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
VFB__0__MASK EQU 0x10
VFB__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
VFB__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
VFB__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
VFB__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
VFB__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
VFB__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
VFB__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
VFB__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
VFB__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
VFB__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
VFB__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
VFB__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
VFB__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
VFB__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
VFB__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
VFB__0__PC EQU CYREG_GPIO_PRT2_PC
VFB__0__PC2 EQU CYREG_GPIO_PRT2_PC2
VFB__0__PORT EQU 2
VFB__0__PS EQU CYREG_GPIO_PRT2_PS
VFB__0__SHIFT EQU 4
VFB__DR EQU CYREG_GPIO_PRT2_DR
VFB__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
VFB__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
VFB__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
VFB__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
VFB__INTR EQU CYREG_GPIO_PRT2_INTR
VFB__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
VFB__INTSTAT EQU CYREG_GPIO_PRT2_INTR
VFB__MASK EQU 0x10
VFB__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
VFB__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
VFB__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
VFB__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
VFB__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
VFB__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
VFB__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
VFB__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
VFB__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
VFB__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
VFB__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
VFB__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
VFB__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
VFB__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
VFB__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
VFB__PC EQU CYREG_GPIO_PRT2_PC
VFB__PC2 EQU CYREG_GPIO_PRT2_PC2
VFB__PORT EQU 2
VFB__PS EQU CYREG_GPIO_PRT2_PS
VFB__SHIFT EQU 4

; EN_A
EN_A__0__DR EQU CYREG_GPIO_PRT1_DR
EN_A__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
EN_A__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
EN_A__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
EN_A__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
EN_A__0__HSIOM_MASK EQU 0x000000F0
EN_A__0__HSIOM_SHIFT EQU 4
EN_A__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
EN_A__0__INTR EQU CYREG_GPIO_PRT1_INTR
EN_A__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
EN_A__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
EN_A__0__MASK EQU 0x02
EN_A__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
EN_A__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
EN_A__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
EN_A__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
EN_A__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
EN_A__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
EN_A__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
EN_A__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
EN_A__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
EN_A__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
EN_A__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
EN_A__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
EN_A__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
EN_A__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
EN_A__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
EN_A__0__PC EQU CYREG_GPIO_PRT1_PC
EN_A__0__PC2 EQU CYREG_GPIO_PRT1_PC2
EN_A__0__PORT EQU 1
EN_A__0__PS EQU CYREG_GPIO_PRT1_PS
EN_A__0__SHIFT EQU 1
EN_A__DR EQU CYREG_GPIO_PRT1_DR
EN_A__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
EN_A__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
EN_A__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
EN_A__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
EN_A__INTR EQU CYREG_GPIO_PRT1_INTR
EN_A__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
EN_A__INTSTAT EQU CYREG_GPIO_PRT1_INTR
EN_A__MASK EQU 0x02
EN_A__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
EN_A__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
EN_A__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
EN_A__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
EN_A__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
EN_A__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
EN_A__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
EN_A__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
EN_A__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
EN_A__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
EN_A__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
EN_A__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
EN_A__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
EN_A__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
EN_A__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
EN_A__PC EQU CYREG_GPIO_PRT1_PC
EN_A__PC2 EQU CYREG_GPIO_PRT1_PC2
EN_A__PORT EQU 1
EN_A__PS EQU CYREG_GPIO_PRT1_PS
EN_A__SHIFT EQU 1

; EN_B
EN_B__0__DR EQU CYREG_GPIO_PRT5_DR
EN_B__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
EN_B__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
EN_B__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
EN_B__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
EN_B__0__HSIOM_MASK EQU 0x000F0000
EN_B__0__HSIOM_SHIFT EQU 16
EN_B__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
EN_B__0__INTR EQU CYREG_GPIO_PRT5_INTR
EN_B__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
EN_B__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
EN_B__0__MASK EQU 0x10
EN_B__0__PC EQU CYREG_GPIO_PRT5_PC
EN_B__0__PC2 EQU CYREG_GPIO_PRT5_PC2
EN_B__0__PORT EQU 5
EN_B__0__PS EQU CYREG_GPIO_PRT5_PS
EN_B__0__SHIFT EQU 4
EN_B__DR EQU CYREG_GPIO_PRT5_DR
EN_B__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
EN_B__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
EN_B__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
EN_B__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
EN_B__INTR EQU CYREG_GPIO_PRT5_INTR
EN_B__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
EN_B__INTSTAT EQU CYREG_GPIO_PRT5_INTR
EN_B__MASK EQU 0x10
EN_B__PC EQU CYREG_GPIO_PRT5_PC
EN_B__PC2 EQU CYREG_GPIO_PRT5_PC2
EN_B__PORT EQU 5
EN_B__PS EQU CYREG_GPIO_PRT5_PS
EN_B__SHIFT EQU 4

; EN_C
EN_C__0__DR EQU CYREG_GPIO_PRT5_DR
EN_C__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
EN_C__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
EN_C__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
EN_C__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
EN_C__0__HSIOM_MASK EQU 0x000000F0
EN_C__0__HSIOM_SHIFT EQU 4
EN_C__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
EN_C__0__INTR EQU CYREG_GPIO_PRT5_INTR
EN_C__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
EN_C__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
EN_C__0__MASK EQU 0x02
EN_C__0__PC EQU CYREG_GPIO_PRT5_PC
EN_C__0__PC2 EQU CYREG_GPIO_PRT5_PC2
EN_C__0__PORT EQU 5
EN_C__0__PS EQU CYREG_GPIO_PRT5_PS
EN_C__0__SHIFT EQU 1
EN_C__DR EQU CYREG_GPIO_PRT5_DR
EN_C__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
EN_C__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
EN_C__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
EN_C__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
EN_C__INTR EQU CYREG_GPIO_PRT5_INTR
EN_C__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
EN_C__INTSTAT EQU CYREG_GPIO_PRT5_INTR
EN_C__MASK EQU 0x02
EN_C__PC EQU CYREG_GPIO_PRT5_PC
EN_C__PC2 EQU CYREG_GPIO_PRT5_PC2
EN_C__PORT EQU 5
EN_C__PS EQU CYREG_GPIO_PRT5_PS
EN_C__SHIFT EQU 1

; EZI2C
EZI2C_SCB__CTRL EQU CYREG_SCB1_CTRL
EZI2C_SCB__EZ_DATA0 EQU CYREG_SCB1_EZ_DATA0
EZI2C_SCB__EZ_DATA1 EQU CYREG_SCB1_EZ_DATA1
EZI2C_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
EZI2C_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
EZI2C_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
EZI2C_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
EZI2C_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
EZI2C_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
EZI2C_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
EZI2C_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
EZI2C_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
EZI2C_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
EZI2C_SCB__EZ_DATA2 EQU CYREG_SCB1_EZ_DATA2
EZI2C_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
EZI2C_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
EZI2C_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
EZI2C_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
EZI2C_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
EZI2C_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
EZI2C_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
EZI2C_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
EZI2C_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
EZI2C_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
EZI2C_SCB__EZ_DATA3 EQU CYREG_SCB1_EZ_DATA3
EZI2C_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
EZI2C_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
EZI2C_SCB__EZ_DATA4 EQU CYREG_SCB1_EZ_DATA4
EZI2C_SCB__EZ_DATA5 EQU CYREG_SCB1_EZ_DATA5
EZI2C_SCB__EZ_DATA6 EQU CYREG_SCB1_EZ_DATA6
EZI2C_SCB__EZ_DATA7 EQU CYREG_SCB1_EZ_DATA7
EZI2C_SCB__EZ_DATA8 EQU CYREG_SCB1_EZ_DATA8
EZI2C_SCB__EZ_DATA9 EQU CYREG_SCB1_EZ_DATA9
EZI2C_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
EZI2C_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
EZI2C_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
EZI2C_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
EZI2C_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
EZI2C_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
EZI2C_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
EZI2C_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
EZI2C_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
EZI2C_SCB__INTR_M EQU CYREG_SCB1_INTR_M
EZI2C_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
EZI2C_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
EZI2C_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
EZI2C_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
EZI2C_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
EZI2C_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
EZI2C_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
EZI2C_SCB__INTR_S EQU CYREG_SCB1_INTR_S
EZI2C_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
EZI2C_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
EZI2C_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
EZI2C_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
EZI2C_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
EZI2C_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
EZI2C_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
EZI2C_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
EZI2C_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
EZI2C_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
EZI2C_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
EZI2C_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
EZI2C_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
EZI2C_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
EZI2C_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
EZI2C_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
EZI2C_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
EZI2C_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
EZI2C_SCB__SS0_POSISTION EQU 0
EZI2C_SCB__SS1_POSISTION EQU 1
EZI2C_SCB__SS2_POSISTION EQU 2
EZI2C_SCB__SS3_POSISTION EQU 3
EZI2C_SCB__STATUS EQU CYREG_SCB1_STATUS
EZI2C_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
EZI2C_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
EZI2C_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
EZI2C_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
EZI2C_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
EZI2C_SCB__UART_FLOW_CTRL EQU CYREG_SCB1_UART_FLOW_CTRL
EZI2C_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
EZI2C_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
EZI2C_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL
EZI2C_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
EZI2C_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
EZI2C_SCB_IRQ__INTC_MASK EQU 0x200
EZI2C_SCB_IRQ__INTC_NUMBER EQU 9
EZI2C_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC000
EZI2C_SCB_IRQ__INTC_PRIOR_NUM EQU 3
EZI2C_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
EZI2C_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
EZI2C_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
EZI2C_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL3
EZI2C_SCBCLK__DIV_ID EQU 0x00000042
EZI2C_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL2
EZI2C_SCBCLK__PA_DIV_ID EQU 0x000000FF
EZI2C_scl__0__DR EQU CYREG_GPIO_PRT3_DR
EZI2C_scl__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
EZI2C_scl__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
EZI2C_scl__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
EZI2C_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
EZI2C_scl__0__HSIOM_GPIO EQU 0
EZI2C_scl__0__HSIOM_I2C EQU 14
EZI2C_scl__0__HSIOM_I2C_SCL EQU 14
EZI2C_scl__0__HSIOM_MASK EQU 0x0000000F
EZI2C_scl__0__HSIOM_SHIFT EQU 0
EZI2C_scl__0__HSIOM_SPI EQU 15
EZI2C_scl__0__HSIOM_SPI_MOSI EQU 15
EZI2C_scl__0__HSIOM_UART EQU 9
EZI2C_scl__0__HSIOM_UART_RX EQU 9
EZI2C_scl__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
EZI2C_scl__0__INTR EQU CYREG_GPIO_PRT3_INTR
EZI2C_scl__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
EZI2C_scl__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
EZI2C_scl__0__MASK EQU 0x01
EZI2C_scl__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
EZI2C_scl__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
EZI2C_scl__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
EZI2C_scl__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
EZI2C_scl__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
EZI2C_scl__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
EZI2C_scl__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
EZI2C_scl__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
EZI2C_scl__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
EZI2C_scl__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
EZI2C_scl__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
EZI2C_scl__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
EZI2C_scl__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
EZI2C_scl__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
EZI2C_scl__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
EZI2C_scl__0__PC EQU CYREG_GPIO_PRT3_PC
EZI2C_scl__0__PC2 EQU CYREG_GPIO_PRT3_PC2
EZI2C_scl__0__PORT EQU 3
EZI2C_scl__0__PS EQU CYREG_GPIO_PRT3_PS
EZI2C_scl__0__SHIFT EQU 0
EZI2C_scl__DR EQU CYREG_GPIO_PRT3_DR
EZI2C_scl__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
EZI2C_scl__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
EZI2C_scl__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
EZI2C_scl__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
EZI2C_scl__INTR EQU CYREG_GPIO_PRT3_INTR
EZI2C_scl__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
EZI2C_scl__INTSTAT EQU CYREG_GPIO_PRT3_INTR
EZI2C_scl__MASK EQU 0x01
EZI2C_scl__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
EZI2C_scl__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
EZI2C_scl__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
EZI2C_scl__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
EZI2C_scl__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
EZI2C_scl__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
EZI2C_scl__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
EZI2C_scl__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
EZI2C_scl__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
EZI2C_scl__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
EZI2C_scl__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
EZI2C_scl__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
EZI2C_scl__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
EZI2C_scl__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
EZI2C_scl__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
EZI2C_scl__PC EQU CYREG_GPIO_PRT3_PC
EZI2C_scl__PC2 EQU CYREG_GPIO_PRT3_PC2
EZI2C_scl__PORT EQU 3
EZI2C_scl__PS EQU CYREG_GPIO_PRT3_PS
EZI2C_scl__SHIFT EQU 0
EZI2C_sda__0__DR EQU CYREG_GPIO_PRT3_DR
EZI2C_sda__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
EZI2C_sda__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
EZI2C_sda__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
EZI2C_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
EZI2C_sda__0__HSIOM_GPIO EQU 0
EZI2C_sda__0__HSIOM_I2C EQU 14
EZI2C_sda__0__HSIOM_I2C_SDA EQU 14
EZI2C_sda__0__HSIOM_MASK EQU 0x000000F0
EZI2C_sda__0__HSIOM_SHIFT EQU 4
EZI2C_sda__0__HSIOM_SPI EQU 15
EZI2C_sda__0__HSIOM_SPI_MISO EQU 15
EZI2C_sda__0__HSIOM_UART EQU 9
EZI2C_sda__0__HSIOM_UART_TX EQU 9
EZI2C_sda__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
EZI2C_sda__0__INTR EQU CYREG_GPIO_PRT3_INTR
EZI2C_sda__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
EZI2C_sda__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
EZI2C_sda__0__MASK EQU 0x02
EZI2C_sda__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
EZI2C_sda__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
EZI2C_sda__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
EZI2C_sda__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
EZI2C_sda__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
EZI2C_sda__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
EZI2C_sda__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
EZI2C_sda__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
EZI2C_sda__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
EZI2C_sda__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
EZI2C_sda__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
EZI2C_sda__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
EZI2C_sda__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
EZI2C_sda__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
EZI2C_sda__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
EZI2C_sda__0__PC EQU CYREG_GPIO_PRT3_PC
EZI2C_sda__0__PC2 EQU CYREG_GPIO_PRT3_PC2
EZI2C_sda__0__PORT EQU 3
EZI2C_sda__0__PS EQU CYREG_GPIO_PRT3_PS
EZI2C_sda__0__SHIFT EQU 1
EZI2C_sda__DR EQU CYREG_GPIO_PRT3_DR
EZI2C_sda__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
EZI2C_sda__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
EZI2C_sda__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
EZI2C_sda__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
EZI2C_sda__INTR EQU CYREG_GPIO_PRT3_INTR
EZI2C_sda__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
EZI2C_sda__INTSTAT EQU CYREG_GPIO_PRT3_INTR
EZI2C_sda__MASK EQU 0x02
EZI2C_sda__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
EZI2C_sda__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
EZI2C_sda__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
EZI2C_sda__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
EZI2C_sda__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
EZI2C_sda__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
EZI2C_sda__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
EZI2C_sda__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
EZI2C_sda__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
EZI2C_sda__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
EZI2C_sda__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
EZI2C_sda__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
EZI2C_sda__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
EZI2C_sda__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
EZI2C_sda__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
EZI2C_sda__PC EQU CYREG_GPIO_PRT3_PC
EZI2C_sda__PC2 EQU CYREG_GPIO_PRT3_PC2
EZI2C_sda__PORT EQU 3
EZI2C_sda__PS EQU CYREG_GPIO_PRT3_PS
EZI2C_sda__SHIFT EQU 1

; TIMER
TIMER_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT1_CC
TIMER_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT1_CC_BUFF
TIMER_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT1_COUNTER
TIMER_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT1_CTRL
TIMER_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT1_INTR
TIMER_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT1_INTR_MASK
TIMER_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT1_INTR_MASKED
TIMER_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT1_INTR_SET
TIMER_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT1_PERIOD
TIMER_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT1_PERIOD_BUFF
TIMER_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT1_STATUS
TIMER_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
TIMER_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x02
TIMER_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 1
TIMER_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x200
TIMER_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 9
TIMER_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x2000000
TIMER_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 25
TIMER_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x20000
TIMER_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 17
TIMER_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
TIMER_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x02
TIMER_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 1
TIMER_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
TIMER_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x02
TIMER_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 1
TIMER_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 1
TIMER_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT1_TR_CTRL0
TIMER_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT1_TR_CTRL1
TIMER_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT1_TR_CTRL2

; Comp_1
Comp_1_cy_psoc4_abuf__COMP_STAT EQU CYREG_CTBM0_COMP_STAT
Comp_1_cy_psoc4_abuf__COMP_STAT_SHIFT EQU 16
Comp_1_cy_psoc4_abuf__CTBM_CTB_CTRL EQU CYREG_CTBM0_CTB_CTRL
Comp_1_cy_psoc4_abuf__INTR EQU CYREG_CTBM0_INTR
Comp_1_cy_psoc4_abuf__INTR_MASK EQU CYREG_CTBM0_INTR_MASK
Comp_1_cy_psoc4_abuf__INTR_MASK_SHIFT EQU 1
Comp_1_cy_psoc4_abuf__INTR_MASKED EQU CYREG_CTBM0_INTR_MASKED
Comp_1_cy_psoc4_abuf__INTR_MASKED_SHIFT EQU 1
Comp_1_cy_psoc4_abuf__INTR_SET EQU CYREG_CTBM0_INTR_SET
Comp_1_cy_psoc4_abuf__INTR_SET_SHIFT EQU 1
Comp_1_cy_psoc4_abuf__INTR_SHIFT EQU 1
Comp_1_cy_psoc4_abuf__OA_COMP_TRIM EQU CYREG_CTBM0_OA1_COMP_TRIM
Comp_1_cy_psoc4_abuf__OA_NUMBER EQU 1
Comp_1_cy_psoc4_abuf__OA_OFFSET_TRIM EQU CYREG_CTBM0_OA1_OFFSET_TRIM
Comp_1_cy_psoc4_abuf__OA_RES_CTRL EQU CYREG_CTBM0_OA_RES1_CTRL
Comp_1_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM EQU CYREG_CTBM0_OA1_SLOPE_OFFSET_TRIM
Comp_1_cy_psoc4_abuf__OA_SW EQU CYREG_CTBM0_OA1_SW
Comp_1_cy_psoc4_abuf__OA_SW_CLEAR EQU CYREG_CTBM0_OA1_SW_CLEAR

; IDAC_1
IDAC_1_cy_psoc4_idac__CONTROL EQU CYREG_CSD0_CONFIG
IDAC_1_cy_psoc4_idac__CSD_IDAC EQU CYREG_CSD0_IDAC
IDAC_1_cy_psoc4_idac__CSD_IDAC_SHIFT EQU 0
IDAC_1_cy_psoc4_idac__CSD_TRIM1 EQU CYREG_CSD0_TRIM1
IDAC_1_cy_psoc4_idac__CSD_TRIM1_SHIFT EQU 0
IDAC_1_cy_psoc4_idac__CSD_TRIM2 EQU CYREG_CSD0_TRIM2
IDAC_1_cy_psoc4_idac__CSD_TRIM2_SHIFT EQU 0
IDAC_1_cy_psoc4_idac__IDAC_NUMBER EQU 1
IDAC_1_cy_psoc4_idac__POLARITY EQU CYREG_CSD0_CONFIG
IDAC_1_cy_psoc4_idac__POLARITY_SHIFT EQU 16

; IDAC_2
IDAC_2_cy_psoc4_idac__CONTROL EQU CYREG_CSD1_CONFIG
IDAC_2_cy_psoc4_idac__CSD_IDAC EQU CYREG_CSD1_IDAC
IDAC_2_cy_psoc4_idac__CSD_IDAC_SHIFT EQU 0
IDAC_2_cy_psoc4_idac__CSD_TRIM1 EQU CYREG_CSD1_TRIM1
IDAC_2_cy_psoc4_idac__CSD_TRIM1_SHIFT EQU 0
IDAC_2_cy_psoc4_idac__CSD_TRIM2 EQU CYREG_CSD1_TRIM2
IDAC_2_cy_psoc4_idac__CSD_TRIM2_SHIFT EQU 0
IDAC_2_cy_psoc4_idac__IDAC_NUMBER EQU 3
IDAC_2_cy_psoc4_idac__POLARITY EQU CYREG_CSD1_CONFIG
IDAC_2_cy_psoc4_idac__POLARITY_SHIFT EQU 16

; RESIST
RESIST__0__DR EQU CYREG_GPIO_PRT4_DR
RESIST__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
RESIST__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
RESIST__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
RESIST__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
RESIST__0__HSIOM_MASK EQU 0xF0000000
RESIST__0__HSIOM_SHIFT EQU 28
RESIST__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
RESIST__0__INTR EQU CYREG_GPIO_PRT4_INTR
RESIST__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
RESIST__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
RESIST__0__MASK EQU 0x80
RESIST__0__PC EQU CYREG_GPIO_PRT4_PC
RESIST__0__PC2 EQU CYREG_GPIO_PRT4_PC2
RESIST__0__PORT EQU 4
RESIST__0__PS EQU CYREG_GPIO_PRT4_PS
RESIST__0__SHIFT EQU 7
RESIST__DR EQU CYREG_GPIO_PRT4_DR
RESIST__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
RESIST__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
RESIST__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
RESIST__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
RESIST__INTR EQU CYREG_GPIO_PRT4_INTR
RESIST__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
RESIST__INTSTAT EQU CYREG_GPIO_PRT4_INTR
RESIST__MASK EQU 0x80
RESIST__PC EQU CYREG_GPIO_PRT4_PC
RESIST__PC2 EQU CYREG_GPIO_PRT4_PC2
RESIST__PORT EQU 4
RESIST__PS EQU CYREG_GPIO_PRT4_PS
RESIST__SHIFT EQU 7
RESIST_1__0__DR EQU CYREG_GPIO_PRT1_DR
RESIST_1__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
RESIST_1__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
RESIST_1__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
RESIST_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
RESIST_1__0__HSIOM_MASK EQU 0x00F00000
RESIST_1__0__HSIOM_SHIFT EQU 20
RESIST_1__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
RESIST_1__0__INTR EQU CYREG_GPIO_PRT1_INTR
RESIST_1__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
RESIST_1__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
RESIST_1__0__MASK EQU 0x20
RESIST_1__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
RESIST_1__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
RESIST_1__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
RESIST_1__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
RESIST_1__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
RESIST_1__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
RESIST_1__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
RESIST_1__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
RESIST_1__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
RESIST_1__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
RESIST_1__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
RESIST_1__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
RESIST_1__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
RESIST_1__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
RESIST_1__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
RESIST_1__0__PC EQU CYREG_GPIO_PRT1_PC
RESIST_1__0__PC2 EQU CYREG_GPIO_PRT1_PC2
RESIST_1__0__PORT EQU 1
RESIST_1__0__PS EQU CYREG_GPIO_PRT1_PS
RESIST_1__0__SHIFT EQU 5
RESIST_1__DR EQU CYREG_GPIO_PRT1_DR
RESIST_1__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
RESIST_1__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
RESIST_1__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
RESIST_1__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
RESIST_1__INTR EQU CYREG_GPIO_PRT1_INTR
RESIST_1__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
RESIST_1__INTSTAT EQU CYREG_GPIO_PRT1_INTR
RESIST_1__MASK EQU 0x20
RESIST_1__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
RESIST_1__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
RESIST_1__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
RESIST_1__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
RESIST_1__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
RESIST_1__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
RESIST_1__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
RESIST_1__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
RESIST_1__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
RESIST_1__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
RESIST_1__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
RESIST_1__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
RESIST_1__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
RESIST_1__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
RESIST_1__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
RESIST_1__PC EQU CYREG_GPIO_PRT1_PC
RESIST_1__PC2 EQU CYREG_GPIO_PRT1_PC2
RESIST_1__PORT EQU 1
RESIST_1__PS EQU CYREG_GPIO_PRT1_PS
RESIST_1__SHIFT EQU 5
RESIST_2__0__DR EQU CYREG_GPIO_PRT1_DR
RESIST_2__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
RESIST_2__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
RESIST_2__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
RESIST_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
RESIST_2__0__HSIOM_MASK EQU 0x000F0000
RESIST_2__0__HSIOM_SHIFT EQU 16
RESIST_2__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
RESIST_2__0__INTR EQU CYREG_GPIO_PRT1_INTR
RESIST_2__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
RESIST_2__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
RESIST_2__0__MASK EQU 0x10
RESIST_2__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
RESIST_2__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
RESIST_2__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
RESIST_2__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
RESIST_2__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
RESIST_2__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
RESIST_2__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
RESIST_2__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
RESIST_2__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
RESIST_2__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
RESIST_2__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
RESIST_2__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
RESIST_2__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
RESIST_2__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
RESIST_2__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
RESIST_2__0__PC EQU CYREG_GPIO_PRT1_PC
RESIST_2__0__PC2 EQU CYREG_GPIO_PRT1_PC2
RESIST_2__0__PORT EQU 1
RESIST_2__0__PS EQU CYREG_GPIO_PRT1_PS
RESIST_2__0__SHIFT EQU 4
RESIST_2__DR EQU CYREG_GPIO_PRT1_DR
RESIST_2__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
RESIST_2__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
RESIST_2__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
RESIST_2__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
RESIST_2__INTR EQU CYREG_GPIO_PRT1_INTR
RESIST_2__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
RESIST_2__INTSTAT EQU CYREG_GPIO_PRT1_INTR
RESIST_2__MASK EQU 0x10
RESIST_2__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
RESIST_2__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
RESIST_2__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
RESIST_2__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
RESIST_2__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
RESIST_2__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
RESIST_2__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
RESIST_2__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
RESIST_2__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
RESIST_2__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
RESIST_2__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
RESIST_2__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
RESIST_2__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
RESIST_2__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
RESIST_2__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
RESIST_2__PC EQU CYREG_GPIO_PRT1_PC
RESIST_2__PC2 EQU CYREG_GPIO_PRT1_PC2
RESIST_2__PORT EQU 1
RESIST_2__PS EQU CYREG_GPIO_PRT1_PS
RESIST_2__SHIFT EQU 4

; VREF_A
VREF_A__0__DR EQU CYREG_GPIO_PRT1_DR
VREF_A__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
VREF_A__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
VREF_A__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
VREF_A__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
VREF_A__0__HSIOM_MASK EQU 0x00000F00
VREF_A__0__HSIOM_SHIFT EQU 8
VREF_A__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
VREF_A__0__INTR EQU CYREG_GPIO_PRT1_INTR
VREF_A__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
VREF_A__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
VREF_A__0__MASK EQU 0x04
VREF_A__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
VREF_A__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
VREF_A__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
VREF_A__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
VREF_A__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
VREF_A__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
VREF_A__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
VREF_A__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
VREF_A__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
VREF_A__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
VREF_A__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
VREF_A__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
VREF_A__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
VREF_A__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
VREF_A__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
VREF_A__0__PC EQU CYREG_GPIO_PRT1_PC
VREF_A__0__PC2 EQU CYREG_GPIO_PRT1_PC2
VREF_A__0__PORT EQU 1
VREF_A__0__PS EQU CYREG_GPIO_PRT1_PS
VREF_A__0__SHIFT EQU 2
VREF_A__DR EQU CYREG_GPIO_PRT1_DR
VREF_A__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
VREF_A__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
VREF_A__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
VREF_A__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
VREF_A__INTR EQU CYREG_GPIO_PRT1_INTR
VREF_A__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
VREF_A__INTSTAT EQU CYREG_GPIO_PRT1_INTR
VREF_A__MASK EQU 0x04
VREF_A__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
VREF_A__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
VREF_A__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
VREF_A__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
VREF_A__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
VREF_A__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
VREF_A__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
VREF_A__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
VREF_A__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
VREF_A__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
VREF_A__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
VREF_A__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
VREF_A__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
VREF_A__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
VREF_A__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
VREF_A__PC EQU CYREG_GPIO_PRT1_PC
VREF_A__PC2 EQU CYREG_GPIO_PRT1_PC2
VREF_A__PORT EQU 1
VREF_A__PS EQU CYREG_GPIO_PRT1_PS
VREF_A__SHIFT EQU 2

; VREF_B
VREF_B__0__DR EQU CYREG_GPIO_PRT5_DR
VREF_B__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
VREF_B__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
VREF_B__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
VREF_B__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
VREF_B__0__HSIOM_MASK EQU 0x0000F000
VREF_B__0__HSIOM_SHIFT EQU 12
VREF_B__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
VREF_B__0__INTR EQU CYREG_GPIO_PRT5_INTR
VREF_B__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
VREF_B__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
VREF_B__0__MASK EQU 0x08
VREF_B__0__PC EQU CYREG_GPIO_PRT5_PC
VREF_B__0__PC2 EQU CYREG_GPIO_PRT5_PC2
VREF_B__0__PORT EQU 5
VREF_B__0__PS EQU CYREG_GPIO_PRT5_PS
VREF_B__0__SHIFT EQU 3
VREF_B__DR EQU CYREG_GPIO_PRT5_DR
VREF_B__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
VREF_B__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
VREF_B__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
VREF_B__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
VREF_B__INTR EQU CYREG_GPIO_PRT5_INTR
VREF_B__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
VREF_B__INTSTAT EQU CYREG_GPIO_PRT5_INTR
VREF_B__MASK EQU 0x08
VREF_B__PC EQU CYREG_GPIO_PRT5_PC
VREF_B__PC2 EQU CYREG_GPIO_PRT5_PC2
VREF_B__PORT EQU 5
VREF_B__PS EQU CYREG_GPIO_PRT5_PS
VREF_B__SHIFT EQU 3

; VREF_C
VREF_C__0__DR EQU CYREG_GPIO_PRT5_DR
VREF_C__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
VREF_C__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
VREF_C__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
VREF_C__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
VREF_C__0__HSIOM_MASK EQU 0x00000F00
VREF_C__0__HSIOM_SHIFT EQU 8
VREF_C__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
VREF_C__0__INTR EQU CYREG_GPIO_PRT5_INTR
VREF_C__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
VREF_C__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
VREF_C__0__MASK EQU 0x04
VREF_C__0__PC EQU CYREG_GPIO_PRT5_PC
VREF_C__0__PC2 EQU CYREG_GPIO_PRT5_PC2
VREF_C__0__PORT EQU 5
VREF_C__0__PS EQU CYREG_GPIO_PRT5_PS
VREF_C__0__SHIFT EQU 2
VREF_C__DR EQU CYREG_GPIO_PRT5_DR
VREF_C__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
VREF_C__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
VREF_C__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
VREF_C__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
VREF_C__INTR EQU CYREG_GPIO_PRT5_INTR
VREF_C__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
VREF_C__INTSTAT EQU CYREG_GPIO_PRT5_INTR
VREF_C__MASK EQU 0x04
VREF_C__PC EQU CYREG_GPIO_PRT5_PC
VREF_C__PC2 EQU CYREG_GPIO_PRT5_PC2
VREF_C__PORT EQU 5
VREF_C__PS EQU CYREG_GPIO_PRT5_PS
VREF_C__SHIFT EQU 2

; Clock_1
Clock_1__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL11
Clock_1__DIV_ID EQU 0x00000040
Clock_1__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
Clock_1__PA_DIV_ID EQU 0x000000FF

; Clock_2
Clock_2__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL12
Clock_2__DIV_ID EQU 0x00000041
Clock_2__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
Clock_2__PA_DIV_ID EQU 0x000000FF

; Opamp_1
Opamp_1_cy_psoc4_abuf__COMP_STAT EQU CYREG_CTBM0_COMP_STAT
Opamp_1_cy_psoc4_abuf__COMP_STAT_SHIFT EQU 0
Opamp_1_cy_psoc4_abuf__CTBM_CTB_CTRL EQU CYREG_CTBM0_CTB_CTRL
Opamp_1_cy_psoc4_abuf__INTR EQU CYREG_CTBM0_INTR
Opamp_1_cy_psoc4_abuf__INTR_MASK EQU CYREG_CTBM0_INTR_MASK
Opamp_1_cy_psoc4_abuf__INTR_MASK_SHIFT EQU 0
Opamp_1_cy_psoc4_abuf__INTR_MASKED EQU CYREG_CTBM0_INTR_MASKED
Opamp_1_cy_psoc4_abuf__INTR_MASKED_SHIFT EQU 0
Opamp_1_cy_psoc4_abuf__INTR_SET EQU CYREG_CTBM0_INTR_SET
Opamp_1_cy_psoc4_abuf__INTR_SET_SHIFT EQU 0
Opamp_1_cy_psoc4_abuf__INTR_SHIFT EQU 0
Opamp_1_cy_psoc4_abuf__OA_COMP_TRIM EQU CYREG_CTBM0_OA0_COMP_TRIM
Opamp_1_cy_psoc4_abuf__OA_NUMBER EQU 0
Opamp_1_cy_psoc4_abuf__OA_OFFSET_TRIM EQU CYREG_CTBM0_OA0_OFFSET_TRIM
Opamp_1_cy_psoc4_abuf__OA_RES_CTRL EQU CYREG_CTBM0_OA_RES0_CTRL
Opamp_1_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM EQU CYREG_CTBM0_OA0_SLOPE_OFFSET_TRIM
Opamp_1_cy_psoc4_abuf__OA_SW EQU CYREG_CTBM0_OA0_SW
Opamp_1_cy_psoc4_abuf__OA_SW_CLEAR EQU CYREG_CTBM0_OA0_SW_CLEAR

; Opamp_2
Opamp_2_cy_psoc4_abuf__COMP_STAT EQU CYREG_CTBM1_COMP_STAT
Opamp_2_cy_psoc4_abuf__COMP_STAT_SHIFT EQU 16
Opamp_2_cy_psoc4_abuf__CTBM_CTB_CTRL EQU CYREG_CTBM1_CTB_CTRL
Opamp_2_cy_psoc4_abuf__INTR EQU CYREG_CTBM1_INTR
Opamp_2_cy_psoc4_abuf__INTR_MASK EQU CYREG_CTBM1_INTR_MASK
Opamp_2_cy_psoc4_abuf__INTR_MASK_SHIFT EQU 1
Opamp_2_cy_psoc4_abuf__INTR_MASKED EQU CYREG_CTBM1_INTR_MASKED
Opamp_2_cy_psoc4_abuf__INTR_MASKED_SHIFT EQU 1
Opamp_2_cy_psoc4_abuf__INTR_SET EQU CYREG_CTBM1_INTR_SET
Opamp_2_cy_psoc4_abuf__INTR_SET_SHIFT EQU 1
Opamp_2_cy_psoc4_abuf__INTR_SHIFT EQU 1
Opamp_2_cy_psoc4_abuf__OA_COMP_TRIM EQU CYREG_CTBM1_OA1_COMP_TRIM
Opamp_2_cy_psoc4_abuf__OA_NUMBER EQU 1
Opamp_2_cy_psoc4_abuf__OA_OFFSET_TRIM EQU CYREG_CTBM1_OA1_OFFSET_TRIM
Opamp_2_cy_psoc4_abuf__OA_RES_CTRL EQU CYREG_CTBM1_OA_RES1_CTRL
Opamp_2_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM EQU CYREG_CTBM1_OA1_SLOPE_OFFSET_TRIM
Opamp_2_cy_psoc4_abuf__OA_SW EQU CYREG_CTBM1_OA1_SW
Opamp_2_cy_psoc4_abuf__OA_SW_CLEAR EQU CYREG_CTBM1_OA1_SW_CLEAR

; TRIG_FACE
TRIG_FACE__0__DR EQU CYREG_GPIO_PRT2_DR
TRIG_FACE__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
TRIG_FACE__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
TRIG_FACE__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
TRIG_FACE__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
TRIG_FACE__0__HSIOM_MASK EQU 0x00000F00
TRIG_FACE__0__HSIOM_SHIFT EQU 8
TRIG_FACE__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
TRIG_FACE__0__INTR EQU CYREG_GPIO_PRT2_INTR
TRIG_FACE__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
TRIG_FACE__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
TRIG_FACE__0__MASK EQU 0x04
TRIG_FACE__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
TRIG_FACE__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
TRIG_FACE__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
TRIG_FACE__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
TRIG_FACE__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
TRIG_FACE__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
TRIG_FACE__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
TRIG_FACE__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
TRIG_FACE__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
TRIG_FACE__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
TRIG_FACE__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
TRIG_FACE__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
TRIG_FACE__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
TRIG_FACE__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
TRIG_FACE__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
TRIG_FACE__0__PC EQU CYREG_GPIO_PRT2_PC
TRIG_FACE__0__PC2 EQU CYREG_GPIO_PRT2_PC2
TRIG_FACE__0__PORT EQU 2
TRIG_FACE__0__PS EQU CYREG_GPIO_PRT2_PS
TRIG_FACE__0__SHIFT EQU 2
TRIG_FACE__DR EQU CYREG_GPIO_PRT2_DR
TRIG_FACE__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
TRIG_FACE__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
TRIG_FACE__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
TRIG_FACE__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
TRIG_FACE__INTR EQU CYREG_GPIO_PRT2_INTR
TRIG_FACE__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
TRIG_FACE__INTSTAT EQU CYREG_GPIO_PRT2_INTR
TRIG_FACE__MASK EQU 0x04
TRIG_FACE__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
TRIG_FACE__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
TRIG_FACE__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
TRIG_FACE__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
TRIG_FACE__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
TRIG_FACE__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
TRIG_FACE__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
TRIG_FACE__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
TRIG_FACE__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
TRIG_FACE__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
TRIG_FACE__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
TRIG_FACE__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
TRIG_FACE__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
TRIG_FACE__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
TRIG_FACE__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
TRIG_FACE__PC EQU CYREG_GPIO_PRT2_PC
TRIG_FACE__PC2 EQU CYREG_GPIO_PRT2_PC2
TRIG_FACE__PORT EQU 2
TRIG_FACE__PS EQU CYREG_GPIO_PRT2_PS
TRIG_FACE__SHIFT EQU 2

; TRIG_LEFT
TRIG_LEFT__0__DR EQU CYREG_GPIO_PRT2_DR
TRIG_LEFT__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
TRIG_LEFT__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
TRIG_LEFT__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
TRIG_LEFT__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
TRIG_LEFT__0__HSIOM_MASK EQU 0x0000000F
TRIG_LEFT__0__HSIOM_SHIFT EQU 0
TRIG_LEFT__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
TRIG_LEFT__0__INTR EQU CYREG_GPIO_PRT2_INTR
TRIG_LEFT__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
TRIG_LEFT__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
TRIG_LEFT__0__MASK EQU 0x01
TRIG_LEFT__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
TRIG_LEFT__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
TRIG_LEFT__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
TRIG_LEFT__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
TRIG_LEFT__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
TRIG_LEFT__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
TRIG_LEFT__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
TRIG_LEFT__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
TRIG_LEFT__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
TRIG_LEFT__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
TRIG_LEFT__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
TRIG_LEFT__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
TRIG_LEFT__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
TRIG_LEFT__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
TRIG_LEFT__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
TRIG_LEFT__0__PC EQU CYREG_GPIO_PRT2_PC
TRIG_LEFT__0__PC2 EQU CYREG_GPIO_PRT2_PC2
TRIG_LEFT__0__PORT EQU 2
TRIG_LEFT__0__PS EQU CYREG_GPIO_PRT2_PS
TRIG_LEFT__0__SHIFT EQU 0
TRIG_LEFT__DR EQU CYREG_GPIO_PRT2_DR
TRIG_LEFT__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
TRIG_LEFT__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
TRIG_LEFT__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
TRIG_LEFT__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
TRIG_LEFT__INTR EQU CYREG_GPIO_PRT2_INTR
TRIG_LEFT__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
TRIG_LEFT__INTSTAT EQU CYREG_GPIO_PRT2_INTR
TRIG_LEFT__MASK EQU 0x01
TRIG_LEFT__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
TRIG_LEFT__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
TRIG_LEFT__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
TRIG_LEFT__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
TRIG_LEFT__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
TRIG_LEFT__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
TRIG_LEFT__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
TRIG_LEFT__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
TRIG_LEFT__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
TRIG_LEFT__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
TRIG_LEFT__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
TRIG_LEFT__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
TRIG_LEFT__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
TRIG_LEFT__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
TRIG_LEFT__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
TRIG_LEFT__PC EQU CYREG_GPIO_PRT2_PC
TRIG_LEFT__PC2 EQU CYREG_GPIO_PRT2_PC2
TRIG_LEFT__PORT EQU 2
TRIG_LEFT__PS EQU CYREG_GPIO_PRT2_PS
TRIG_LEFT__SHIFT EQU 0

; isr_TIMER
isr_TIMER__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_TIMER__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_TIMER__INTC_MASK EQU 0x100000
isr_TIMER__INTC_NUMBER EQU 20
isr_TIMER__INTC_PRIOR_MASK EQU 0xC0
isr_TIMER__INTC_PRIOR_NUM EQU 2
isr_TIMER__INTC_PRIOR_REG EQU CYREG_CM0_IPR5
isr_TIMER__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_TIMER__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; isr_bbi2c
isr_bbi2c__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_bbi2c__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_bbi2c__INTC_MASK EQU 0x01
isr_bbi2c__INTC_NUMBER EQU 0
isr_bbi2c__INTC_PRIOR_MASK EQU 0xC0
isr_bbi2c__INTC_PRIOR_NUM EQU 0
isr_bbi2c__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
isr_bbi2c__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_bbi2c__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; Opamp_FACE
Opamp_FACE_cy_psoc4_abuf__COMP_STAT EQU CYREG_CTBM1_COMP_STAT
Opamp_FACE_cy_psoc4_abuf__COMP_STAT_SHIFT EQU 0
Opamp_FACE_cy_psoc4_abuf__CTBM_CTB_CTRL EQU CYREG_CTBM1_CTB_CTRL
Opamp_FACE_cy_psoc4_abuf__INTR EQU CYREG_CTBM1_INTR
Opamp_FACE_cy_psoc4_abuf__INTR_MASK EQU CYREG_CTBM1_INTR_MASK
Opamp_FACE_cy_psoc4_abuf__INTR_MASK_SHIFT EQU 0
Opamp_FACE_cy_psoc4_abuf__INTR_MASKED EQU CYREG_CTBM1_INTR_MASKED
Opamp_FACE_cy_psoc4_abuf__INTR_MASKED_SHIFT EQU 0
Opamp_FACE_cy_psoc4_abuf__INTR_SET EQU CYREG_CTBM1_INTR_SET
Opamp_FACE_cy_psoc4_abuf__INTR_SET_SHIFT EQU 0
Opamp_FACE_cy_psoc4_abuf__INTR_SHIFT EQU 0
Opamp_FACE_cy_psoc4_abuf__OA_COMP_TRIM EQU CYREG_CTBM1_OA0_COMP_TRIM
Opamp_FACE_cy_psoc4_abuf__OA_NUMBER EQU 0
Opamp_FACE_cy_psoc4_abuf__OA_OFFSET_TRIM EQU CYREG_CTBM1_OA0_OFFSET_TRIM
Opamp_FACE_cy_psoc4_abuf__OA_RES_CTRL EQU CYREG_CTBM1_OA_RES0_CTRL
Opamp_FACE_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM EQU CYREG_CTBM1_OA0_SLOPE_OFFSET_TRIM
Opamp_FACE_cy_psoc4_abuf__OA_SW EQU CYREG_CTBM1_OA0_SW
Opamp_FACE_cy_psoc4_abuf__OA_SW_CLEAR EQU CYREG_CTBM1_OA0_SW_CLEAR

; TRIG_RIGHT
TRIG_RIGHT__0__DR EQU CYREG_GPIO_PRT2_DR
TRIG_RIGHT__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
TRIG_RIGHT__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
TRIG_RIGHT__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
TRIG_RIGHT__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
TRIG_RIGHT__0__HSIOM_MASK EQU 0x000000F0
TRIG_RIGHT__0__HSIOM_SHIFT EQU 4
TRIG_RIGHT__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
TRIG_RIGHT__0__INTR EQU CYREG_GPIO_PRT2_INTR
TRIG_RIGHT__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
TRIG_RIGHT__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
TRIG_RIGHT__0__MASK EQU 0x02
TRIG_RIGHT__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
TRIG_RIGHT__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
TRIG_RIGHT__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
TRIG_RIGHT__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
TRIG_RIGHT__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
TRIG_RIGHT__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
TRIG_RIGHT__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
TRIG_RIGHT__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
TRIG_RIGHT__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
TRIG_RIGHT__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
TRIG_RIGHT__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
TRIG_RIGHT__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
TRIG_RIGHT__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
TRIG_RIGHT__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
TRIG_RIGHT__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
TRIG_RIGHT__0__PC EQU CYREG_GPIO_PRT2_PC
TRIG_RIGHT__0__PC2 EQU CYREG_GPIO_PRT2_PC2
TRIG_RIGHT__0__PORT EQU 2
TRIG_RIGHT__0__PS EQU CYREG_GPIO_PRT2_PS
TRIG_RIGHT__0__SHIFT EQU 1
TRIG_RIGHT__DR EQU CYREG_GPIO_PRT2_DR
TRIG_RIGHT__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
TRIG_RIGHT__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
TRIG_RIGHT__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
TRIG_RIGHT__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
TRIG_RIGHT__INTR EQU CYREG_GPIO_PRT2_INTR
TRIG_RIGHT__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
TRIG_RIGHT__INTSTAT EQU CYREG_GPIO_PRT2_INTR
TRIG_RIGHT__MASK EQU 0x02
TRIG_RIGHT__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
TRIG_RIGHT__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
TRIG_RIGHT__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
TRIG_RIGHT__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
TRIG_RIGHT__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
TRIG_RIGHT__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
TRIG_RIGHT__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
TRIG_RIGHT__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
TRIG_RIGHT__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
TRIG_RIGHT__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
TRIG_RIGHT__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
TRIG_RIGHT__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
TRIG_RIGHT__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
TRIG_RIGHT__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
TRIG_RIGHT__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
TRIG_RIGHT__PC EQU CYREG_GPIO_PRT2_PC
TRIG_RIGHT__PC2 EQU CYREG_GPIO_PRT2_PC2
TRIG_RIGHT__PORT EQU 2
TRIG_RIGHT__PS EQU CYREG_GPIO_PRT2_PS
TRIG_RIGHT__SHIFT EQU 1

; Control_Trig
Control_Trig_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Trig_Sync_ctrl_reg__0__POS EQU 0
Control_Trig_Sync_ctrl_reg__1__MASK EQU 0x02
Control_Trig_Sync_ctrl_reg__1__POS EQU 1
Control_Trig_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL0
Control_Trig_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL0
Control_Trig_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL0
Control_Trig_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL0
Control_Trig_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL0
Control_Trig_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK0
Control_Trig_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK0
Control_Trig_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK0
Control_Trig_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK0
Control_Trig_Sync_ctrl_reg__2__MASK EQU 0x04
Control_Trig_Sync_ctrl_reg__2__POS EQU 2
Control_Trig_Sync_ctrl_reg__32BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL
Control_Trig_Sync_ctrl_reg__32BIT_CONTROL_REG EQU CYREG_UDB_W32_CTL
Control_Trig_Sync_ctrl_reg__32BIT_COUNT_REG EQU CYREG_UDB_W32_CTL
Control_Trig_Sync_ctrl_reg__32BIT_PERIOD_REG EQU CYREG_UDB_W32_MSK
Control_Trig_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL0
Control_Trig_Sync_ctrl_reg__CONTROL_REG EQU CYREG_UDB_W8_CTL0
Control_Trig_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST0
Control_Trig_Sync_ctrl_reg__COUNT_REG EQU CYREG_UDB_W8_CTL0
Control_Trig_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST0
Control_Trig_Sync_ctrl_reg__MASK EQU 0x07
Control_Trig_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
Control_Trig_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
Control_Trig_Sync_ctrl_reg__PERIOD_REG EQU CYREG_UDB_W8_MSK0

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x112B11A1
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4M
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4M_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_DMA_CHANNELS_AVAILABLE EQU 8
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_INTR_NUMBER_DMA EQU 13
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDIO_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_m0s8wco_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
DMA_CHANNELS_USED__MASK EQU 0
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
