Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Sep  8 00:32:17 2025
| Host         : LAPTOP-PPEH9OE5 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file GuitarSep_Top_control_sets_placed.rpt
| Design       : GuitarSep_Top
| Device       : xc7z010
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    45 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            4 |
| No           | No                    | Yes                    |               7 |            4 |
| No           | Yes                   | No                     |              54 |           14 |
| Yes          | No                    | No                     |               2 |            1 |
| Yes          | No                    | Yes                    |              64 |           18 |
| Yes          | Yes                   | No                     |               7 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------+----------------------------------+-----------------------------------+------------------+----------------+--------------+
|             Clock Signal             |           Enable Signal          |          Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------+----------------------------------+-----------------------------------+------------------+----------------+--------------+
|  u_ScoreDisplay/clk_div_inst/clk_mux |                                  | reset_IBUF                        |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                       |                                  | reset_IBUF                        |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                       | u_MemSeq/sel_reg_reg[1]          | reset_IBUF                        |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                       | u_GameSM/sel_reg                 |                                   |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                       |                                  |                                   |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG                       | u_MemSeq/E[0]                    | reset_IBUF                        |                2 |              5 |         2.50 |
|  clk_game_BUFG                       |                                  | reset_IBUF                        |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                       |                                  | u_ScoreDisplay/clk_div_inst/clear |                7 |             27 |         3.86 |
|  clk_IBUF_BUFG                       |                                  | u_ClkDiv/clear                    |                7 |             27 |         3.86 |
|  clk_game_BUFG                       | u_MemSeq/counter_clk[31]_i_1_n_0 | reset_IBUF                        |               10 |             32 |         3.20 |
|  clk_game_BUFG                       | u_MemSeq/freq_reg[0]_i_1_n_0     | reset_IBUF                        |                8 |             32 |         4.00 |
+--------------------------------------+----------------------------------+-----------------------------------+------------------+----------------+--------------+


