<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="compute_arcitucture_project.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="InstructionMemory.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="InstructionMemory.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="InstructionMemory.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="InstructionMemory.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cache.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="cache.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="cache.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="cache.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="memory.tfi"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test1_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test1_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test1_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1497634187" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1497634186">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1497808312" xil_pn:in_ck="-5173314412178706143" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1497808312">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../MIPS CPU/9232210/ALU.v"/>
      <outfile xil_pn:name="../MIPS CPU/9232210/ALUResLatch.v"/>
      <outfile xil_pn:name="../MIPS CPU/9232210/BranchAnd.v"/>
      <outfile xil_pn:name="../MIPS CPU/9232210/ControlUnit.v"/>
      <outfile xil_pn:name="../MIPS CPU/9232210/DataLatch.v"/>
      <outfile xil_pn:name="../MIPS CPU/9232210/InstructionMemory.v"/>
      <outfile xil_pn:name="../MIPS CPU/9232210/Main.v"/>
      <outfile xil_pn:name="../MIPS CPU/9232210/Mux2_1_32bit.v"/>
      <outfile xil_pn:name="../MIPS CPU/9232210/Mux2_1_4bit.v"/>
      <outfile xil_pn:name="../MIPS CPU/9232210/Mux3_1_32bit.v"/>
      <outfile xil_pn:name="../MIPS CPU/9232210/Mux4_1_32bit.v"/>
      <outfile xil_pn:name="../MIPS CPU/9232210/PC.v"/>
      <outfile xil_pn:name="../MIPS CPU/9232210/PcJumpConcatenator.v"/>
      <outfile xil_pn:name="../MIPS CPU/9232210/PcOr.v"/>
      <outfile xil_pn:name="../MIPS CPU/9232210/RegisterFile.v"/>
      <outfile xil_pn:name="../MIPS CPU/9232210/SignExtender16to32.v"/>
      <outfile xil_pn:name="../MIPS CPU/9232210/TowBitShifter_28bit.v"/>
      <outfile xil_pn:name="../MIPS CPU/9232210/TwoBitShifter_32bit.v"/>
      <outfile xil_pn:name="../MIPS CPU/9232210/WriteEnabledLatch.v"/>
      <outfile xil_pn:name="cache.v"/>
      <outfile xil_pn:name="memory.v"/>
      <outfile xil_pn:name="test1.v"/>
    </transform>
    <transform xil_pn:end_ts="1497634187" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="3200935682419546408" xil_pn:start_ts="1497634187">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1497634187" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="2805474573584001248" xil_pn:start_ts="1497634187">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1497634187" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="8700428551640906578" xil_pn:start_ts="1497634187">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1497808312" xil_pn:in_ck="-5173314412178706143" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1497808312">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../MIPS CPU/9232210/ALU.v"/>
      <outfile xil_pn:name="../MIPS CPU/9232210/ALUResLatch.v"/>
      <outfile xil_pn:name="../MIPS CPU/9232210/BranchAnd.v"/>
      <outfile xil_pn:name="../MIPS CPU/9232210/ControlUnit.v"/>
      <outfile xil_pn:name="../MIPS CPU/9232210/DataLatch.v"/>
      <outfile xil_pn:name="../MIPS CPU/9232210/InstructionMemory.v"/>
      <outfile xil_pn:name="../MIPS CPU/9232210/Main.v"/>
      <outfile xil_pn:name="../MIPS CPU/9232210/Mux2_1_32bit.v"/>
      <outfile xil_pn:name="../MIPS CPU/9232210/Mux2_1_4bit.v"/>
      <outfile xil_pn:name="../MIPS CPU/9232210/Mux3_1_32bit.v"/>
      <outfile xil_pn:name="../MIPS CPU/9232210/Mux4_1_32bit.v"/>
      <outfile xil_pn:name="../MIPS CPU/9232210/PC.v"/>
      <outfile xil_pn:name="../MIPS CPU/9232210/PcJumpConcatenator.v"/>
      <outfile xil_pn:name="../MIPS CPU/9232210/PcOr.v"/>
      <outfile xil_pn:name="../MIPS CPU/9232210/RegisterFile.v"/>
      <outfile xil_pn:name="../MIPS CPU/9232210/SignExtender16to32.v"/>
      <outfile xil_pn:name="../MIPS CPU/9232210/TowBitShifter_28bit.v"/>
      <outfile xil_pn:name="../MIPS CPU/9232210/TwoBitShifter_32bit.v"/>
      <outfile xil_pn:name="../MIPS CPU/9232210/WriteEnabledLatch.v"/>
      <outfile xil_pn:name="cache.v"/>
      <outfile xil_pn:name="memory.v"/>
      <outfile xil_pn:name="test1.v"/>
    </transform>
    <transform xil_pn:end_ts="1497808317" xil_pn:in_ck="-5173314412178706143" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-8092978378847697652" xil_pn:start_ts="1497808312">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test1_beh.prj"/>
      <outfile xil_pn:name="test1_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1497808317" xil_pn:in_ck="4133374165507539136" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-7237014643917299697" xil_pn:start_ts="1497808317">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test1_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
