{
  "nbformat": 4,
  "nbformat_minor": 0,
  "metadata": {
    "colab": {
      "provenance": []
    },
    "kernelspec": {
      "name": "python3",
      "display_name": "Python 3"
    },
    "language_info": {
      "name": "python"
    }
  },
  "cells": [
    {
      "cell_type": "markdown",
      "source": [
        "# AutoChip Tutorial Assignment — example1.ipynb (ChipChat Example 1)\n",
        "\n",
        "## Example 1: binary_to_bcd (Binary → BCD Converter)\n",
        "\n",
        "This notebook is self-contained and includes:\n",
        "- `config.json` (full content printed + saved)\n",
        "- Initial module function description + module template used by AutoChip\n",
        "- Testbench code (included verbatim from ChipChat source; printed + saved locally)\n",
        "- Full AutoChip generation trajectory for final correct RTL (saved to `trajectory.log`)\n",
        "- Exact `iverilog/vvp` command and the passing output\n",
        "\n",
        "All generated Verilog, logs, and copied configuration/testbench content are saved inside `/content/example1/`."
      ],
      "metadata": {
        "id": "u-WWHHJsVhXg"
      }
    },
    {
      "cell_type": "markdown",
      "source": [
        "## Install dependencies\n"
      ],
      "metadata": {
        "id": "f0Clev8ePpH6"
      }
    },
    {
      "cell_type": "code",
      "execution_count": 17,
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "EK5vp9-DO3tB",
        "outputId": "b874e2ff-0277-4389-f9a8-6342bf5297bf"
      },
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "W: Skipping acquire of configured file 'main/source/Sources' as repository 'https://r2u.stat.illinois.edu/ubuntu jammy InRelease' does not seem to provide it (sources.list entry misspelt?)\n",
            " Dependencies installed.\n"
          ]
        }
      ],
      "source": [
        "!pip -q install anthropic\n",
        "!apt-get -qq update\n",
        "!apt-get -qq install -y iverilog\n",
        "\n",
        "import os, textwrap, json, subprocess, re, sys, time\n",
        "print(\" Dependencies installed.\")"
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "##Load  API key from Secrets"
      ],
      "metadata": {
        "id": "YlTk6roEQSBF"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "from google.colab import userdata\n",
        "import os\n",
        "\n",
        "ANTHROPIC_API_KEY = userdata.get(\"LLM4ChipDesign\")\n",
        "if not ANTHROPIC_API_KEY:\n",
        "    raise RuntimeError(\"Missing secret 'LLM4ChipDesign' in Colab Secrets (or not enabled for this notebook).\")\n",
        "\n",
        "os.environ[\"ANTHROPIC_API_KEY\"] = ANTHROPIC_API_KEY\n",
        "print(\" Anthropic API key loaded from Colab Secrets.\")"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "MSn5j5M-QY1B",
        "outputId": "3cb74736-c509-4f70-95f0-23f24b274fa7"
      },
      "execution_count": 18,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            " Anthropic API key loaded from Colab Secrets.\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "ROOT = \"/content/example1\"\n",
        "os.makedirs(ROOT, exist_ok=True)\n",
        "os.chdir(ROOT)\n",
        "\n",
        "print(\" Working directory:\", os.getcwd())\n",
        "!ls -la"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "-I53sQdmQfIA",
        "outputId": "7f67f339-025e-4bad-a0e0-5c0c08f87e32"
      },
      "execution_count": 20,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            " Working directory: /content/example1\n",
            "total 12\n",
            "drwxr-xr-x 3 root root 4096 Feb 13 23:30 .\n",
            "drwxr-xr-x 1 root root 4096 Feb 13 23:07 ..\n",
            "drwxr-xr-x 2 root root 4096 Feb 13 23:30 .ipynb_checkpoints\n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "## Fetch the ChipChat testbench and PRINT it"
      ],
      "metadata": {
        "id": "8yjDLnW6Qjn9"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "TB_URL = \"https://raw.githubusercontent.com/FCHXWH823/LLM4ChipDesign/fe806e8f8b7cb8442ce161f452d070cfcf953656/VerilogGenBenchmark/TestBench/binary_to_bcd_tb.v\"\n",
        "\n",
        "!curl -L -o binary_to_bcd_tb.v \"$TB_URL\"\n",
        "\n",
        "print(\" Downloaded testbench from ChipChat source URL:\")\n",
        "print(TB_URL)\n",
        "\n",
        "print(\"\\n binary_to_bcd_tb.v \")\n",
        "with open(\"binary_to_bcd_tb.v\", \"r\") as f:\n",
        "    tb_text = f.read()\n",
        "print(tb_text)\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "xMYgJQ9XQk7r",
        "outputId": "d94da0ef-6f83-457a-e5d2-df22dc5d3b87"
      },
      "execution_count": 21,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "  % Total    % Received % Xferd  Average Speed   Time    Time     Time  Current\n",
            "                                 Dload  Upload   Total   Spent    Left  Speed\n",
            "\r  0     0    0     0    0     0      0      0 --:--:-- --:--:-- --:--:--     0\r100  1078  100  1078    0     0   6198      0 --:--:-- --:--:-- --:--:--  6231\n",
            " Downloaded testbench from ChipChat source URL:\n",
            "https://raw.githubusercontent.com/FCHXWH823/LLM4ChipDesign/fe806e8f8b7cb8442ce161f452d070cfcf953656/VerilogGenBenchmark/TestBench/binary_to_bcd_tb.v\n",
            "\n",
            " binary_to_bcd_tb.v \n",
            "`timescale 1ns / 1ps\n",
            "\n",
            "module tb_binary_to_bcd_converter;\n",
            "\n",
            "reg [4:0] binary_input;\n",
            "wire [7:0] bcd_output;\n",
            "\n",
            "binary_to_bcd_converter uut (\n",
            "    .binary_input(binary_input),\n",
            "    .bcd_output(bcd_output)\n",
            ");\n",
            "\n",
            "integer i;\n",
            "reg [4:0] test_binary;\n",
            "reg [7:0] expected_bcd;\n",
            "\n",
            "initial begin\n",
            "    $display(\"Testing Binary-to-BCD Converter...\");\n",
            "\n",
            "    for (i = 0; i < 32; i++) begin\n",
            "        test_binary = i;\n",
            "        binary_input = test_binary;\n",
            "\n",
            "        // Calculate expected BCD output\n",
            "        expected_bcd[3:0] = test_binary % 10;\n",
            "        expected_bcd[7:4] = test_binary / 10;\n",
            "\n",
            "        #10; // Wait for the results\n",
            "\n",
            "        if (bcd_output !== expected_bcd) begin\n",
            "            $display(\"Error: Test case %0d failed. Expected BCD: 8'b%0b, Got: 8'b%0b\",\n",
            "                     test_binary, expected_bcd, bcd_output);\n",
            "            $finish;\n",
            "        end\n",
            "    end\n",
            "\n",
            "    $display(\"All test cases passed!\");\n",
            "    $finish;\n",
            "end\n",
            "\n",
            "reg vcd_clk;\n",
            "initial begin\n",
            "    $dumpfile(\"my_design.vcd\");\n",
            "    $dumpvars(0, tb_binary_to_bcd_converter);\n",
            "end\n",
            "\n",
            "always #5 vcd_clk = ~vcd_clk; // Toggle clock every 5 time units\n",
            "\n",
            "endmodule\n",
            "\n",
            "\n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "## Testbench notes (commented explanation) + invocation\n",
        "\n",
        "- The testbench file is `binary_to_bcd_tb.v` (downloaded from the ChipChat notebook’s source URL).\n",
        "- It instantiates the DUT and checks whether the BCD output matches the expected tens/ones encoding for all relevant inputs.\n",
        "- We invoke it exactly using:\n",
        "\n",
        "```bash\n",
        "iverilog -g2012 -o sim.out out/binary_to_bcd.sv binary_to_bcd_tb.v\n",
        "vvp sim.out\n"
      ],
      "metadata": {
        "id": "vobnGXYeRIU4"
      }
    },
    {
      "cell_type": "markdown",
      "source": [
        "## Write config.json"
      ],
      "metadata": {
        "id": "AAmhs2vpROrZ"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "config = {\n",
        "  \"general\": {\n",
        "    \"name\": \"binary_to_bcd\",                 # generated RTL saved as out/binary_to_bcd.sv\n",
        "    \"prompt\": \"prompt.txt\",\n",
        "    \"testbench\": \"binary_to_bcd_tb.v\",\n",
        "    \"iterations\": 8,\n",
        "    \"num_candidates\": 3,\n",
        "    \"outdir\": \"out\",\n",
        "    \"log\": \"trajectory.log\",\n",
        "    \"model_family\": \"Anthropic\",\n",
        "    \"model_id\": \"claude-3-5-haiku-latest\"\n",
        "  }\n",
        "}\n",
        "\n",
        "with open(\"config.json\", \"w\") as f:\n",
        "    json.dump(config, f, indent=2)\n",
        "\n",
        "print(\"config.json\")\n",
        "print(json.dumps(config, indent=2))"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "VnbQUFTKRJ5_",
        "outputId": "1fc80ebb-1921-4ba6-bd30-d0fec8c744ad"
      },
      "execution_count": 22,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "config.json\n",
            "{\n",
            "  \"general\": {\n",
            "    \"name\": \"binary_to_bcd\",\n",
            "    \"prompt\": \"prompt.txt\",\n",
            "    \"testbench\": \"binary_to_bcd_tb.v\",\n",
            "    \"iterations\": 8,\n",
            "    \"num_candidates\": 3,\n",
            "    \"outdir\": \"out\",\n",
            "    \"log\": \"trajectory.log\",\n",
            "    \"model_family\": \"Anthropic\",\n",
            "    \"model_id\": \"claude-3-5-haiku-latest\"\n",
            "  }\n",
            "}\n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "## Initial module function description + module template (used by AutoChip)\n",
        "\n",
        "### Function description\n",
        "Implement a synthesizable Verilog module that converts:\n",
        "- **Input:** 5-bit binary value (`binary_input`), representing 0–31\n",
        "- **Output:** 8-bit BCD (`bcd_output`)\n",
        "  - `bcd_output[7:4]` = tens digit (0–3)\n",
        "  - `bcd_output[3:0]` = ones digit (0–9)\n",
        "\n",
        "### Interface (must match exactly)\n",
        "```verilog\n",
        "module binary_to_bcd_converter (\n",
        "    input  wire [4:0] binary_input,\n",
        "    output reg  [7:0] bcd_output\n",
        ");\n"
      ],
      "metadata": {
        "id": "ad1WpLtKWXXj"
      }
    },
    {
      "cell_type": "markdown",
      "source": [
        "## Save + print the initial module template"
      ],
      "metadata": {
        "id": "S30q1dCBRU3H"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "module_template = textwrap.dedent(r\"\"\"\n",
        "`timescale 1ns/1ps\n",
        "// binary_to_bcd_converter: 5-bit binary (0..31) -> 8-bit BCD (tens in [7:4], ones in [3:0])\n",
        "module binary_to_bcd_converter (\n",
        "    input  wire [4:0] binary_input,\n",
        "    output reg  [7:0] bcd_output\n",
        ");\n",
        "    // TODO: implement conversion (synthesizable)\n",
        "endmodule\n",
        "\"\"\").strip() + \"\\n\"\n",
        "\n",
        "with open(\"binary_to_bcd_template.sv\", \"w\") as f:\n",
        "    f.write(module_template)\n",
        "\n",
        "print(\"Initial module template: binary_to_bcd_template.sv \")\n",
        "print(module_template)"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "cej7BVE1RV1i",
        "outputId": "a9f8f771-2b69-4cac-deac-87060378fcb2"
      },
      "execution_count": 23,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Initial module template: binary_to_bcd_template.sv \n",
            "`timescale 1ns/1ps\n",
            "// binary_to_bcd_converter: 5-bit binary (0..31) -> 8-bit BCD (tens in [7:4], ones in [3:0])\n",
            "module binary_to_bcd_converter (\n",
            "    input  wire [4:0] binary_input,\n",
            "    output reg  [7:0] bcd_output\n",
            ");\n",
            "    // TODO: implement conversion (synthesizable)\n",
            "endmodule\n",
            "\n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "## Save + print the AutoChip prompt"
      ],
      "metadata": {
        "id": "G98ZT4PNSSwS"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "prompt = textwrap.dedent(r\"\"\"\n",
        "You are an autocomplete engine for synthesizable Verilog.\n",
        "\n",
        "Goal:\n",
        "Write a synthesizable Verilog module that converts a 5-bit binary input (0..31)\n",
        "into an 8-bit BCD output:\n",
        "- bcd_output[7:4] = tens digit (0..3)\n",
        "- bcd_output[3:0] = ones digit (0..9)\n",
        "\n",
        "The module interface MUST match exactly:\n",
        "\n",
        "module binary_to_bcd_converter (\n",
        "    input  wire [4:0] binary_input,\n",
        "    output reg  [7:0] bcd_output\n",
        ");\n",
        "\n",
        "Rules:\n",
        "- Synthesizable RTL only (no delays #, no initial blocks, no $display).\n",
        "- Combinational logic is acceptable (always @* or continuous assigns).\n",
        "- Ensure correct BCD encoding for all inputs 0..31.\n",
        "- Return ONLY the Verilog module in a single ```verilog``` code block.\n",
        "- Do NOT output a testbench.\n",
        "\n",
        "Use/complete this template:\n",
        "\n",
        "```verilog\n",
        "`timescale 1ns/1ps\n",
        "module binary_to_bcd_converter (\n",
        "    input  wire [4:0] binary_input,\n",
        "    output reg  [7:0] bcd_output\n",
        ");\n",
        "    // TODO: implement conversion (synthesizable)\n",
        "endmodule\n",
        "\"\"\").strip() + \"\\n\"\n",
        "\n",
        "with open(\"prompt.txt\", \"w\") as f:\n",
        "    f.write(prompt)\n",
        "\n",
        "print(\"prompt.txt\")\n",
        "print(prompt)\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "PXwBoq2vSUEB",
        "outputId": "b91fb504-6383-4a76-fbfc-310821ac3dfc"
      },
      "execution_count": 24,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "prompt.txt\n",
            "You are an autocomplete engine for synthesizable Verilog.\n",
            "\n",
            "Goal:\n",
            "Write a synthesizable Verilog module that converts a 5-bit binary input (0..31)\n",
            "into an 8-bit BCD output:\n",
            "- bcd_output[7:4] = tens digit (0..3)\n",
            "- bcd_output[3:0] = ones digit (0..9)\n",
            "\n",
            "The module interface MUST match exactly:\n",
            "\n",
            "module binary_to_bcd_converter (\n",
            "    input  wire [4:0] binary_input,\n",
            "    output reg  [7:0] bcd_output\n",
            ");\n",
            "\n",
            "Rules:\n",
            "- Synthesizable RTL only (no delays #, no initial blocks, no $display).\n",
            "- Combinational logic is acceptable (always @* or continuous assigns).\n",
            "- Ensure correct BCD encoding for all inputs 0..31.\n",
            "- Return ONLY the Verilog module in a single ```verilog``` code block.\n",
            "- Do NOT output a testbench.\n",
            "\n",
            "Use/complete this template:\n",
            "\n",
            "```verilog\n",
            "`timescale 1ns/1ps\n",
            "module binary_to_bcd_converter (\n",
            "    input  wire [4:0] binary_input,\n",
            "    output reg  [7:0] bcd_output\n",
            ");\n",
            "    // TODO: implement conversion (synthesizable)\n",
            "endmodule\n",
            "\n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "## AutoChip loop (Anthropic Claude) + compile/sim helpers"
      ],
      "metadata": {
        "id": "YVyCW8g4TqmZ"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "import anthropic\n",
        "from abc import ABC, abstractmethod\n",
        "\n",
        "class Conversation:\n",
        "    def __init__(self, log_file=None):\n",
        "        self.messages = []\n",
        "        self.log_file = log_file\n",
        "        if self.log_file:\n",
        "            open(self.log_file, 'w').close()\n",
        "\n",
        "    def add_message(self, role, content):\n",
        "        self.messages.append({'role': role, 'content': content})\n",
        "        if self.log_file:\n",
        "            with open(self.log_file, 'a') as f:\n",
        "                f.write(f\"{role}: {content}\\n\")\n",
        "\n",
        "    def get_messages(self):\n",
        "        return self.messages\n",
        "\n",
        "class AbstractLLM(ABC):\n",
        "    @abstractmethod\n",
        "    def generate(self, conversation: Conversation, num_candidates=1):\n",
        "        pass\n",
        "\n",
        "class ClaudeLLM(AbstractLLM):\n",
        "    def __init__(self, model_id=\"claude-3-5-haiku-latest\"):\n",
        "        self.client = anthropic.Anthropic(api_key=os.environ[\"ANTHROPIC_API_KEY\"])\n",
        "        self.model_id = model_id\n",
        "\n",
        "    def generate(self, conversation: Conversation, num_candidates=1):\n",
        "        system_prompt = \"\"\n",
        "        msg_list = []\n",
        "        for m in conversation.get_messages():\n",
        "            if m[\"role\"] == \"system\":\n",
        "                system_prompt = m[\"content\"]\n",
        "            elif m[\"role\"] in (\"user\", \"assistant\"):\n",
        "                msg_list.append({\"role\": m[\"role\"], \"content\": m[\"content\"]})\n",
        "\n",
        "        outputs = []\n",
        "        for _ in range(num_candidates):\n",
        "            resp = self.client.messages.create(\n",
        "                model=self.model_id,\n",
        "                max_tokens=2200,\n",
        "                temperature=0.2,\n",
        "                system=system_prompt,\n",
        "                messages=msg_list\n",
        "            )\n",
        "            outputs.append(resp.content[0].text)\n",
        "        return outputs\n",
        "\n",
        "def extract_first_verilog_codeblock(text):\n",
        "    m = re.search(r\"```verilog(.*?)```\", text, re.S)\n",
        "    if m:\n",
        "        return m.group(1).strip() + \"\\n\"\n",
        "    m2 = re.search(r\"```(.*?)```\", text, re.S)\n",
        "    if m2:\n",
        "        return m2.group(1).strip() + \"\\n\"\n",
        "    return text.strip() + \"\\n\"\n",
        "\n",
        "def write_text(path, s):\n",
        "    with open(path, \"w\") as f:\n",
        "        f.write(s)\n",
        "\n",
        "def compile_and_sim(outdir, sv_file, tb_file):\n",
        "    os.makedirs(outdir, exist_ok=True)\n",
        "    exe_file = os.path.join(outdir, \"sim.out\")\n",
        "\n",
        "    compile_cmd = f\"iverilog -g2012 -o {exe_file} {sv_file} {tb_file}\"\n",
        "    sim_cmd = f\"vvp {exe_file}\"\n",
        "\n",
        "    comp = subprocess.run(compile_cmd, shell=True, capture_output=True, text=True)\n",
        "    if comp.returncode != 0:\n",
        "        return False, compile_cmd, sim_cmd, comp.stdout, comp.stderr, \"\", \"\"\n",
        "\n",
        "    sim = subprocess.run(sim_cmd, shell=True, capture_output=True, text=True)\n",
        "    ok = (sim.returncode == 0) and ((\"PASS\" in sim.stdout) or (\"pass\" in sim.stdout))\n",
        "    return ok, compile_cmd, sim_cmd, comp.stdout, comp.stderr, sim.stdout, sim.stderr\n",
        "\n",
        "def verilog_loop(design_prompt, out_sv_path, tb_file, max_iterations,\n",
        "                 model_id=\"claude-3-5-haiku-latest\", num_candidates=3, log=\"trajectory.log\"):\n",
        "\n",
        "    conv = Conversation(log_file=log)\n",
        "    conv.add_message(\"system\",\n",
        "        \"You generate synthesizable Verilog. Return ONLY the requested module in a single ```verilog``` code block.\"\n",
        "    )\n",
        "    conv.add_message(\"user\", design_prompt)\n",
        "\n",
        "    model = ClaudeLLM(model_id=model_id)\n",
        "\n",
        "    for it in range(1, max_iterations + 1):\n",
        "        print(f\"\\n Iteration {it}/{max_iterations}\")\n",
        "        candidates = model.generate(conv, num_candidates=num_candidates)\n",
        "\n",
        "        for k, txt in enumerate(candidates, start=1):\n",
        "            parsed = extract_first_verilog_codeblock(txt)\n",
        "            write_text(out_sv_path, parsed)\n",
        "\n",
        "            ok, compile_cmd, sim_cmd, c_out, c_err, s_out, s_err = compile_and_sim(\n",
        "                outdir=os.path.dirname(out_sv_path),\n",
        "                sv_file=out_sv_path,\n",
        "                tb_file=tb_file\n",
        "            )\n",
        "\n",
        "            print(f\"\\n--- Candidate {k} ---\")\n",
        "            print(\"Compile cmd:\", compile_cmd)\n",
        "            if c_err.strip():\n",
        "                print(\"Compile stderr:\\n\", c_err)\n",
        "            if s_out.strip():\n",
        "                print(\"Sim stdout:\\n\", s_out)\n",
        "\n",
        "            if ok:\n",
        "                print(f\"✅ PASS on iteration {it}, candidate {k}\")\n",
        "                return parsed\n",
        "\n",
        "            feedback = \"Compilation or simulation failed.\\n\"\n",
        "            if c_err.strip():\n",
        "                feedback += \"Compiler error:\\n\" + c_err + \"\\n\"\n",
        "            if s_out.strip():\n",
        "                feedback += \"Simulator output:\\n\" + s_out + \"\\n\"\n",
        "            if s_err.strip():\n",
        "                feedback += \"Simulator stderr:\\n\" + s_err + \"\\n\"\n",
        "\n",
        "            conv.add_message(\"assistant\", txt)\n",
        "            conv.add_message(\"user\",\n",
        "                \"Fix the Verilog module to satisfy the testbench. \"\n",
        "                \"Do NOT write a testbench. \"\n",
        "                \"Return ONLY the corrected module in a single ```verilog``` code block.\\n\\n\" + feedback\n",
        "            )\n",
        "\n",
        "    raise RuntimeError(\"AutoChip loop ended without a passing solution.\")\n",
        "\n",
        "print(\"✅ AutoChip utilities loaded (Anthropic / Haiku).\")"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "9-Dy7feMTrxA",
        "outputId": "845fbd09-9294-42e2-a849-9ffd60cf6daa"
      },
      "execution_count": 25,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "✅ AutoChip utilities loaded (Anthropic / Haiku).\n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "## Run AutoChip + save final RTL + show PASS run"
      ],
      "metadata": {
        "id": "wz44h2hyW2Wj"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "with open(\"config.json\", \"r\") as f:\n",
        "    cfg = json.load(f)[\"general\"]\n",
        "\n",
        "module_base = cfg[\"name\"]                  # binary_to_bcd\n",
        "tb_file = cfg[\"testbench\"]                 # binary_to_bcd_tb.v\n",
        "iterations = int(cfg[\"iterations\"])\n",
        "num_candidates = int(cfg[\"num_candidates\"])\n",
        "outdir = cfg[\"outdir\"]\n",
        "logfile = cfg[\"log\"]\n",
        "model_id = cfg[\"model_id\"]\n",
        "\n",
        "with open(cfg[\"prompt\"], \"r\") as f:\n",
        "    design_prompt = f.read()\n",
        "\n",
        "os.makedirs(outdir, exist_ok=True)\n",
        "out_sv_path = os.path.join(outdir, f\"{module_base}.sv\")\n",
        "\n",
        "start = time.time()\n",
        "final_sv = verilog_loop(\n",
        "    design_prompt=design_prompt,\n",
        "    out_sv_path=out_sv_path,\n",
        "    tb_file=tb_file,\n",
        "    max_iterations=iterations,\n",
        "    model_id=model_id,\n",
        "    num_candidates=num_candidates,\n",
        "    log=logfile\n",
        ")\n",
        "elapsed = time.time() - start\n",
        "print(f\"\\nDone. Time elapsed: {elapsed:.2f}s\")\n",
        "\n",
        "# Save a copy in root folder too (extra self-contained evidence)\n",
        "with open(f\"{module_base}_FINAL.sv\", \"w\") as f:\n",
        "    f.write(final_sv)\n",
        "\n",
        "print(f\" Final RTL saved to: {out_sv_path}\")\n",
        "print(f\" Final RTL copied to: {module_base}_FINAL.sv\")"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "5NJo2uT4W35D",
        "outputId": "d34077fa-7491-45a8-a704-aaa8a86495f6"
      },
      "execution_count": 26,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "\n",
            " Iteration 1/8\n"
          ]
        },
        {
          "output_type": "stream",
          "name": "stderr",
          "text": [
            "/tmp/ipython-input-3034649060.py:41: DeprecationWarning: The model 'claude-3-5-haiku-latest' is deprecated and will reach end-of-life on February 19th, 2026.\n",
            "Please migrate to a newer model. Visit https://docs.anthropic.com/en/docs/resources/model-deprecations for more information.\n",
            "  resp = self.client.messages.create(\n"
          ]
        },
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "\n",
            "--- Candidate 1 ---\n",
            "Compile cmd: iverilog -g2012 -o out/sim.out out/binary_to_bcd.sv binary_to_bcd_tb.v\n",
            "Sim stdout:\n",
            " Testing Binary-to-BCD Converter...\n",
            "VCD info: dumpfile my_design.vcd opened for output.\n",
            "All test cases passed!\n",
            "\n",
            "✅ PASS on iteration 1, candidate 1\n",
            "\n",
            "Done. Time elapsed: 27.51s\n",
            " Final RTL saved to: out/binary_to_bcd.sv\n",
            " Final RTL copied to: binary_to_bcd_FINAL.sv\n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "## exact iverilog/vvp command + passing output"
      ],
      "metadata": {
        "id": "9x5ibaF_W_6D"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "exe_file = os.path.join(outdir, \"sim_final.out\")\n",
        "compile_cmd = f\"iverilog -g2012 -o {exe_file} {out_sv_path} {tb_file}\"\n",
        "sim_cmd = f\"vvp {exe_file}\"\n",
        "\n",
        "print(\"REQUIRED SIM COMMANDS \")\n",
        "print(\"iverilog command:\\n\", compile_cmd)\n",
        "print(\"\\nvvp command:\\n\", sim_cmd)\n",
        "\n",
        "comp = subprocess.run(compile_cmd, shell=True, capture_output=True, text=True)\n",
        "print(\"\\n compile stdout \\n\", comp.stdout)\n",
        "print(\"\\n compile stderr \\n\", comp.stderr)\n",
        "assert comp.returncode == 0, \"Compile failed — see stderr above.\"\n",
        "\n",
        "sim = subprocess.run(sim_cmd, shell=True, capture_output=True, text=True)\n",
        "print(\"\\n sim stdout \\n\", sim.stdout)\n",
        "print(\"\\n sim stderr \\n\", sim.stderr)\n",
        "assert sim.returncode == 0 and ((\"PASS\" in sim.stdout) or (\"pass\" in sim.stdout)), \"Simulation did not PASS.\"\n",
        "print(\"\\n✅ PASS evidence captured above.\")\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "9Cmi4MB0XCDt",
        "outputId": "c47eaecb-c40f-439a-bdb7-53b272fa05d8"
      },
      "execution_count": 27,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "REQUIRED SIM COMMANDS \n",
            "iverilog command:\n",
            " iverilog -g2012 -o out/sim_final.out out/binary_to_bcd.sv binary_to_bcd_tb.v\n",
            "\n",
            "vvp command:\n",
            " vvp out/sim_final.out\n",
            "\n",
            " compile stdout \n",
            " \n",
            "\n",
            " compile stderr \n",
            " \n",
            "\n",
            " sim stdout \n",
            " Testing Binary-to-BCD Converter...\n",
            "VCD info: dumpfile my_design.vcd opened for output.\n",
            "All test cases passed!\n",
            "\n",
            "\n",
            " sim stderr \n",
            " \n",
            "\n",
            "✅ PASS evidence captured above.\n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "## show trajectory log (saved fully) + key notes"
      ],
      "metadata": {
        "id": "z97D4nLIXSS_"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "print(\" REQUIRED: FULL TRAJECTORY LOG \")\n",
        "with open(logfile, \"r\") as f:\n",
        "    traj = f.read()\n",
        "\n",
        "print(traj[:12000])\n",
        "if len(traj) > 12000:\n",
        "    print(\"\\n... (log truncated in display; full log saved to trajectory.log) ...\\n\")\n",
        "    print(traj[-4000:])\n",
        "\n",
        "print(\"\\nKey notes:\")\n",
        "print(\"- trajectory.log contains system prompt, user prompt, model outputs, and feedback across iterations.\")\n",
        "print(f\"- Final passing RTL is: {out_sv_path}\")\n",
        "print(f\"- Copy of final RTL is: {module_base}_FINAL.sv\")\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "WIK1O_s5XT0h",
        "outputId": "785b59ee-77d0-4ccc-d414-d0d2af582f6d"
      },
      "execution_count": 28,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            " REQUIRED: FULL TRAJECTORY LOG \n",
            "system: You generate synthesizable Verilog. Return ONLY the requested module in a single ```verilog``` code block.\n",
            "user: You are an autocomplete engine for synthesizable Verilog.\n",
            "\n",
            "Goal:\n",
            "Write a synthesizable Verilog module that converts a 5-bit binary input (0..31)\n",
            "into an 8-bit BCD output:\n",
            "- bcd_output[7:4] = tens digit (0..3)\n",
            "- bcd_output[3:0] = ones digit (0..9)\n",
            "\n",
            "The module interface MUST match exactly:\n",
            "\n",
            "module binary_to_bcd_converter (\n",
            "    input  wire [4:0] binary_input,\n",
            "    output reg  [7:0] bcd_output\n",
            ");\n",
            "\n",
            "Rules:\n",
            "- Synthesizable RTL only (no delays #, no initial blocks, no $display).\n",
            "- Combinational logic is acceptable (always @* or continuous assigns).\n",
            "- Ensure correct BCD encoding for all inputs 0..31.\n",
            "- Return ONLY the Verilog module in a single ```verilog``` code block.\n",
            "- Do NOT output a testbench.\n",
            "\n",
            "Use/complete this template:\n",
            "\n",
            "```verilog\n",
            "`timescale 1ns/1ps\n",
            "module binary_to_bcd_converter (\n",
            "    input  wire [4:0] binary_input,\n",
            "    output reg  [7:0] bcd_output\n",
            ");\n",
            "    // TODO: implement conversion (synthesizable)\n",
            "endmodule\n",
            "\n",
            "\n",
            "\n",
            "Key notes:\n",
            "- trajectory.log contains system prompt, user prompt, model outputs, and feedback across iterations.\n",
            "- Final passing RTL is: out/binary_to_bcd.sv\n",
            "- Copy of final RTL is: binary_to_bcd_FINAL.sv\n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "## Show folder contents"
      ],
      "metadata": {
        "id": "nIFgpSPoXZXP"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "print(\" Folder contents:\")\n",
        "!find /content/example1 -maxdepth 2 -type f -print"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "j9EwNHHrXbqi",
        "outputId": "45a00cdb-40b4-4cd5-d520-e2098ad98ed9"
      },
      "execution_count": 29,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            " Folder contents:\n",
            "/content/example1/config.json\n",
            "/content/example1/my_design.vcd\n",
            "/content/example1/trajectory.log\n",
            "/content/example1/out/binary_to_bcd.sv\n",
            "/content/example1/out/sim.out\n",
            "/content/example1/out/sim_final.out\n",
            "/content/example1/binary_to_bcd_template.sv\n",
            "/content/example1/binary_to_bcd_tb.v\n",
            "/content/example1/binary_to_bcd_FINAL.sv\n",
            "/content/example1/prompt.txt\n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "### Testbench code (commented)"
      ],
      "metadata": {
        "id": "aSkqu_RvYQtS"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "with open(\"binary_to_bcd_tb.v\",\"r\") as f:\n",
        "    orig = f.read()\n",
        "\n",
        "header = \"\"\"`timescale 1ns/1ps\n",
        "// NOTE: This testbench is sourced from the ChipChat notebook example.\n",
        "// It instantiates binary_to_bcd_converter and checks output BCD for test vectors.\n",
        "// We compile and run it with:\n",
        "//   iverilog -g2012 -o sim.out out/binary_to_bcd.sv binary_to_bcd_tb_commented.v\n",
        "//   vvp sim.out\n",
        "\"\"\"\n",
        "with open(\"binary_to_bcd_tb_commented.v\",\"w\") as f:\n",
        "    f.write(header + \"\\n\" + orig)\n",
        "\n",
        "print(orig[:500])\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "Cn9E3TWGYIIA",
        "outputId": "e2714747-ad55-4393-a25a-1c36fe9040ee"
      },
      "execution_count": 30,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "`timescale 1ns / 1ps\n",
            "\n",
            "module tb_binary_to_bcd_converter;\n",
            "\n",
            "reg [4:0] binary_input;\n",
            "wire [7:0] bcd_output;\n",
            "\n",
            "binary_to_bcd_converter uut (\n",
            "    .binary_input(binary_input),\n",
            "    .bcd_output(bcd_output)\n",
            ");\n",
            "\n",
            "integer i;\n",
            "reg [4:0] test_binary;\n",
            "reg [7:0] expected_bcd;\n",
            "\n",
            "initial begin\n",
            "    $display(\"Testing Binary-to-BCD Converter...\");\n",
            "\n",
            "    for (i = 0; i < 32; i++) begin\n",
            "        test_binary = i;\n",
            "        binary_input = test_binary;\n",
            "\n",
            "        // Calculate expected BCD output\n",
            "        expected_bcd[3:0] = test_bi\n"
          ]
        }
      ]
    }
  ]
}