library ieee;
use ieee.std_logic_1164.all;

entity contador_0_9_MEF_tb is
	-- port ();
end contador_0_9_MEF_tb;

architecture Behavioral of contador_0_9_MEF_tb is

signal clk_tb : std_logic := '0';

begin

	clk_tb <= not clk_tb after 100ps;

	xxx: entity work.contador_0_9_MEF
	port map (
	
	);

end Behavioral;
