

================================================================
== Vivado HLS Report for 'awgn_top'
================================================================
* Date:           Mon Aug 07 09:05:29 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        sty_awgn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.95|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   54|   54|   55|   55|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------+------------+-----+-----+-----+-----+---------+
        |                      |            |  Latency  |  Interval | Pipeline|
        |       Instance       |   Module   | min | max | min | max |   Type  |
        +----------------------+------------+-----+-----+-----+-----+---------+
        |grp_operator_s_fu_49  |operator_s  |   52|   52|   52|   52|   none  |
        +----------------------+------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        3|      3|     750|    1953|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       3|
|Register         |        -|      -|      28|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        3|      3|     778|    1956|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +----------------------+------------+---------+-------+-----+------+
    |       Instance       |   Module   | BRAM_18K| DSP48E|  FF |  LUT |
    +----------------------+------------+---------+-------+-----+------+
    |grp_operator_s_fu_49  |operator_s  |        3|      3|  750|  1953|
    +----------------------+------------+---------+-------+-----+------+
    |Total                 |            |        3|      3|  750|  1953|
    +----------------------+------------+---------+-------+-----+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |   1|          4|    1|          4|
    |noise_V_V_blk_n  |   1|          2|    1|          2|
    |snr_V_V_blk_n    |   1|          2|    1|          2|
    +-----------------+----+-----------+-----+-----------+
    |Total            |   3|          8|    3|          8|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                             |   3|   0|    3|          0|
    |ap_reg_grp_operator_s_fu_49_ap_start  |   1|   0|    1|          0|
    |noiseSample_V_reg_68                  |  16|   0|   16|          0|
    |tmp_V_1_reg_63                        |   8|   0|    8|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 |  28|   0|   28|          0|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |   awgn_top   | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |   awgn_top   | return value |
|ap_start          |  in |    1| ap_ctrl_hs |   awgn_top   | return value |
|ap_done           | out |    1| ap_ctrl_hs |   awgn_top   | return value |
|ap_idle           | out |    1| ap_ctrl_hs |   awgn_top   | return value |
|ap_ready          | out |    1| ap_ctrl_hs |   awgn_top   | return value |
|snr_V_V_dout      |  in |    8|   ap_fifo  |    snr_V_V   |    pointer   |
|snr_V_V_empty_n   |  in |    1|   ap_fifo  |    snr_V_V   |    pointer   |
|snr_V_V_read      | out |    1|   ap_fifo  |    snr_V_V   |    pointer   |
|noise_V_V_din     | out |   16|   ap_fifo  |   noise_V_V  |    pointer   |
|noise_V_V_full_n  |  in |    1|   ap_fifo  |   noise_V_V  |    pointer   |
|noise_V_V_write   | out |    1|   ap_fifo  |   noise_V_V  |    pointer   |
+------------------+-----+-----+------------+--------------+--------------+

