
Example_Any_Frequency.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b564  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000043c  0800b6f4  0800b6f4  0000c6f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bb30  0800bb30  0000d124  2**0
                  CONTENTS
  4 .ARM          00000008  0800bb30  0800bb30  0000cb30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bb38  0800bb38  0000d124  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bb38  0800bb38  0000cb38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800bb3c  0800bb3c  0000cb3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000124  20000000  0800bb40  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001d28  20000128  0800bc64  0000d128  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20001e50  0800bc64  0000de50  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d124  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002316c  00000000  00000000  0000d154  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000569b  00000000  00000000  000302c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001e58  00000000  00000000  00035960  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000173d  00000000  00000000  000377b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002d7a0  00000000  00000000  00038ef5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00026c2a  00000000  00000000  00066695  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00105363  00000000  00000000  0008d2bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00192622  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000089f0  00000000  00000000  00192668  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000bd  00000000  00000000  0019b058  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000128 	.word	0x20000128
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b6dc 	.word	0x0800b6dc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000012c 	.word	0x2000012c
 80001cc:	0800b6dc 	.word	0x0800b6dc

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_d2uiz>:
 8000618:	004a      	lsls	r2, r1, #1
 800061a:	d211      	bcs.n	8000640 <__aeabi_d2uiz+0x28>
 800061c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000620:	d211      	bcs.n	8000646 <__aeabi_d2uiz+0x2e>
 8000622:	d50d      	bpl.n	8000640 <__aeabi_d2uiz+0x28>
 8000624:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000628:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 800062c:	d40e      	bmi.n	800064c <__aeabi_d2uiz+0x34>
 800062e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000632:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000636:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800063a:	fa23 f002 	lsr.w	r0, r3, r2
 800063e:	4770      	bx	lr
 8000640:	f04f 0000 	mov.w	r0, #0
 8000644:	4770      	bx	lr
 8000646:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800064a:	d102      	bne.n	8000652 <__aeabi_d2uiz+0x3a>
 800064c:	f04f 30ff 	mov.w	r0, #4294967295
 8000650:	4770      	bx	lr
 8000652:	f04f 0000 	mov.w	r0, #0
 8000656:	4770      	bx	lr

08000658 <__aeabi_uldivmod>:
 8000658:	b953      	cbnz	r3, 8000670 <__aeabi_uldivmod+0x18>
 800065a:	b94a      	cbnz	r2, 8000670 <__aeabi_uldivmod+0x18>
 800065c:	2900      	cmp	r1, #0
 800065e:	bf08      	it	eq
 8000660:	2800      	cmpeq	r0, #0
 8000662:	bf1c      	itt	ne
 8000664:	f04f 31ff 	movne.w	r1, #4294967295
 8000668:	f04f 30ff 	movne.w	r0, #4294967295
 800066c:	f000 b96a 	b.w	8000944 <__aeabi_idiv0>
 8000670:	f1ad 0c08 	sub.w	ip, sp, #8
 8000674:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000678:	f000 f806 	bl	8000688 <__udivmoddi4>
 800067c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000680:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000684:	b004      	add	sp, #16
 8000686:	4770      	bx	lr

08000688 <__udivmoddi4>:
 8000688:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800068c:	9d08      	ldr	r5, [sp, #32]
 800068e:	460c      	mov	r4, r1
 8000690:	2b00      	cmp	r3, #0
 8000692:	d14e      	bne.n	8000732 <__udivmoddi4+0xaa>
 8000694:	4694      	mov	ip, r2
 8000696:	458c      	cmp	ip, r1
 8000698:	4686      	mov	lr, r0
 800069a:	fab2 f282 	clz	r2, r2
 800069e:	d962      	bls.n	8000766 <__udivmoddi4+0xde>
 80006a0:	b14a      	cbz	r2, 80006b6 <__udivmoddi4+0x2e>
 80006a2:	f1c2 0320 	rsb	r3, r2, #32
 80006a6:	4091      	lsls	r1, r2
 80006a8:	fa20 f303 	lsr.w	r3, r0, r3
 80006ac:	fa0c fc02 	lsl.w	ip, ip, r2
 80006b0:	4319      	orrs	r1, r3
 80006b2:	fa00 fe02 	lsl.w	lr, r0, r2
 80006b6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80006ba:	fa1f f68c 	uxth.w	r6, ip
 80006be:	fbb1 f4f7 	udiv	r4, r1, r7
 80006c2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80006c6:	fb07 1114 	mls	r1, r7, r4, r1
 80006ca:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80006ce:	fb04 f106 	mul.w	r1, r4, r6
 80006d2:	4299      	cmp	r1, r3
 80006d4:	d90a      	bls.n	80006ec <__udivmoddi4+0x64>
 80006d6:	eb1c 0303 	adds.w	r3, ip, r3
 80006da:	f104 30ff 	add.w	r0, r4, #4294967295
 80006de:	f080 8112 	bcs.w	8000906 <__udivmoddi4+0x27e>
 80006e2:	4299      	cmp	r1, r3
 80006e4:	f240 810f 	bls.w	8000906 <__udivmoddi4+0x27e>
 80006e8:	3c02      	subs	r4, #2
 80006ea:	4463      	add	r3, ip
 80006ec:	1a59      	subs	r1, r3, r1
 80006ee:	fa1f f38e 	uxth.w	r3, lr
 80006f2:	fbb1 f0f7 	udiv	r0, r1, r7
 80006f6:	fb07 1110 	mls	r1, r7, r0, r1
 80006fa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80006fe:	fb00 f606 	mul.w	r6, r0, r6
 8000702:	429e      	cmp	r6, r3
 8000704:	d90a      	bls.n	800071c <__udivmoddi4+0x94>
 8000706:	eb1c 0303 	adds.w	r3, ip, r3
 800070a:	f100 31ff 	add.w	r1, r0, #4294967295
 800070e:	f080 80fc 	bcs.w	800090a <__udivmoddi4+0x282>
 8000712:	429e      	cmp	r6, r3
 8000714:	f240 80f9 	bls.w	800090a <__udivmoddi4+0x282>
 8000718:	4463      	add	r3, ip
 800071a:	3802      	subs	r0, #2
 800071c:	1b9b      	subs	r3, r3, r6
 800071e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000722:	2100      	movs	r1, #0
 8000724:	b11d      	cbz	r5, 800072e <__udivmoddi4+0xa6>
 8000726:	40d3      	lsrs	r3, r2
 8000728:	2200      	movs	r2, #0
 800072a:	e9c5 3200 	strd	r3, r2, [r5]
 800072e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000732:	428b      	cmp	r3, r1
 8000734:	d905      	bls.n	8000742 <__udivmoddi4+0xba>
 8000736:	b10d      	cbz	r5, 800073c <__udivmoddi4+0xb4>
 8000738:	e9c5 0100 	strd	r0, r1, [r5]
 800073c:	2100      	movs	r1, #0
 800073e:	4608      	mov	r0, r1
 8000740:	e7f5      	b.n	800072e <__udivmoddi4+0xa6>
 8000742:	fab3 f183 	clz	r1, r3
 8000746:	2900      	cmp	r1, #0
 8000748:	d146      	bne.n	80007d8 <__udivmoddi4+0x150>
 800074a:	42a3      	cmp	r3, r4
 800074c:	d302      	bcc.n	8000754 <__udivmoddi4+0xcc>
 800074e:	4290      	cmp	r0, r2
 8000750:	f0c0 80f0 	bcc.w	8000934 <__udivmoddi4+0x2ac>
 8000754:	1a86      	subs	r6, r0, r2
 8000756:	eb64 0303 	sbc.w	r3, r4, r3
 800075a:	2001      	movs	r0, #1
 800075c:	2d00      	cmp	r5, #0
 800075e:	d0e6      	beq.n	800072e <__udivmoddi4+0xa6>
 8000760:	e9c5 6300 	strd	r6, r3, [r5]
 8000764:	e7e3      	b.n	800072e <__udivmoddi4+0xa6>
 8000766:	2a00      	cmp	r2, #0
 8000768:	f040 8090 	bne.w	800088c <__udivmoddi4+0x204>
 800076c:	eba1 040c 	sub.w	r4, r1, ip
 8000770:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000774:	fa1f f78c 	uxth.w	r7, ip
 8000778:	2101      	movs	r1, #1
 800077a:	fbb4 f6f8 	udiv	r6, r4, r8
 800077e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000782:	fb08 4416 	mls	r4, r8, r6, r4
 8000786:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800078a:	fb07 f006 	mul.w	r0, r7, r6
 800078e:	4298      	cmp	r0, r3
 8000790:	d908      	bls.n	80007a4 <__udivmoddi4+0x11c>
 8000792:	eb1c 0303 	adds.w	r3, ip, r3
 8000796:	f106 34ff 	add.w	r4, r6, #4294967295
 800079a:	d202      	bcs.n	80007a2 <__udivmoddi4+0x11a>
 800079c:	4298      	cmp	r0, r3
 800079e:	f200 80cd 	bhi.w	800093c <__udivmoddi4+0x2b4>
 80007a2:	4626      	mov	r6, r4
 80007a4:	1a1c      	subs	r4, r3, r0
 80007a6:	fa1f f38e 	uxth.w	r3, lr
 80007aa:	fbb4 f0f8 	udiv	r0, r4, r8
 80007ae:	fb08 4410 	mls	r4, r8, r0, r4
 80007b2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80007b6:	fb00 f707 	mul.w	r7, r0, r7
 80007ba:	429f      	cmp	r7, r3
 80007bc:	d908      	bls.n	80007d0 <__udivmoddi4+0x148>
 80007be:	eb1c 0303 	adds.w	r3, ip, r3
 80007c2:	f100 34ff 	add.w	r4, r0, #4294967295
 80007c6:	d202      	bcs.n	80007ce <__udivmoddi4+0x146>
 80007c8:	429f      	cmp	r7, r3
 80007ca:	f200 80b0 	bhi.w	800092e <__udivmoddi4+0x2a6>
 80007ce:	4620      	mov	r0, r4
 80007d0:	1bdb      	subs	r3, r3, r7
 80007d2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80007d6:	e7a5      	b.n	8000724 <__udivmoddi4+0x9c>
 80007d8:	f1c1 0620 	rsb	r6, r1, #32
 80007dc:	408b      	lsls	r3, r1
 80007de:	fa22 f706 	lsr.w	r7, r2, r6
 80007e2:	431f      	orrs	r7, r3
 80007e4:	fa20 fc06 	lsr.w	ip, r0, r6
 80007e8:	fa04 f301 	lsl.w	r3, r4, r1
 80007ec:	ea43 030c 	orr.w	r3, r3, ip
 80007f0:	40f4      	lsrs	r4, r6
 80007f2:	fa00 f801 	lsl.w	r8, r0, r1
 80007f6:	0c38      	lsrs	r0, r7, #16
 80007f8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80007fc:	fbb4 fef0 	udiv	lr, r4, r0
 8000800:	fa1f fc87 	uxth.w	ip, r7
 8000804:	fb00 441e 	mls	r4, r0, lr, r4
 8000808:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800080c:	fb0e f90c 	mul.w	r9, lr, ip
 8000810:	45a1      	cmp	r9, r4
 8000812:	fa02 f201 	lsl.w	r2, r2, r1
 8000816:	d90a      	bls.n	800082e <__udivmoddi4+0x1a6>
 8000818:	193c      	adds	r4, r7, r4
 800081a:	f10e 3aff 	add.w	sl, lr, #4294967295
 800081e:	f080 8084 	bcs.w	800092a <__udivmoddi4+0x2a2>
 8000822:	45a1      	cmp	r9, r4
 8000824:	f240 8081 	bls.w	800092a <__udivmoddi4+0x2a2>
 8000828:	f1ae 0e02 	sub.w	lr, lr, #2
 800082c:	443c      	add	r4, r7
 800082e:	eba4 0409 	sub.w	r4, r4, r9
 8000832:	fa1f f983 	uxth.w	r9, r3
 8000836:	fbb4 f3f0 	udiv	r3, r4, r0
 800083a:	fb00 4413 	mls	r4, r0, r3, r4
 800083e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000842:	fb03 fc0c 	mul.w	ip, r3, ip
 8000846:	45a4      	cmp	ip, r4
 8000848:	d907      	bls.n	800085a <__udivmoddi4+0x1d2>
 800084a:	193c      	adds	r4, r7, r4
 800084c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000850:	d267      	bcs.n	8000922 <__udivmoddi4+0x29a>
 8000852:	45a4      	cmp	ip, r4
 8000854:	d965      	bls.n	8000922 <__udivmoddi4+0x29a>
 8000856:	3b02      	subs	r3, #2
 8000858:	443c      	add	r4, r7
 800085a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800085e:	fba0 9302 	umull	r9, r3, r0, r2
 8000862:	eba4 040c 	sub.w	r4, r4, ip
 8000866:	429c      	cmp	r4, r3
 8000868:	46ce      	mov	lr, r9
 800086a:	469c      	mov	ip, r3
 800086c:	d351      	bcc.n	8000912 <__udivmoddi4+0x28a>
 800086e:	d04e      	beq.n	800090e <__udivmoddi4+0x286>
 8000870:	b155      	cbz	r5, 8000888 <__udivmoddi4+0x200>
 8000872:	ebb8 030e 	subs.w	r3, r8, lr
 8000876:	eb64 040c 	sbc.w	r4, r4, ip
 800087a:	fa04 f606 	lsl.w	r6, r4, r6
 800087e:	40cb      	lsrs	r3, r1
 8000880:	431e      	orrs	r6, r3
 8000882:	40cc      	lsrs	r4, r1
 8000884:	e9c5 6400 	strd	r6, r4, [r5]
 8000888:	2100      	movs	r1, #0
 800088a:	e750      	b.n	800072e <__udivmoddi4+0xa6>
 800088c:	f1c2 0320 	rsb	r3, r2, #32
 8000890:	fa20 f103 	lsr.w	r1, r0, r3
 8000894:	fa0c fc02 	lsl.w	ip, ip, r2
 8000898:	fa24 f303 	lsr.w	r3, r4, r3
 800089c:	4094      	lsls	r4, r2
 800089e:	430c      	orrs	r4, r1
 80008a0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80008a4:	fa00 fe02 	lsl.w	lr, r0, r2
 80008a8:	fa1f f78c 	uxth.w	r7, ip
 80008ac:	fbb3 f0f8 	udiv	r0, r3, r8
 80008b0:	fb08 3110 	mls	r1, r8, r0, r3
 80008b4:	0c23      	lsrs	r3, r4, #16
 80008b6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80008ba:	fb00 f107 	mul.w	r1, r0, r7
 80008be:	4299      	cmp	r1, r3
 80008c0:	d908      	bls.n	80008d4 <__udivmoddi4+0x24c>
 80008c2:	eb1c 0303 	adds.w	r3, ip, r3
 80008c6:	f100 36ff 	add.w	r6, r0, #4294967295
 80008ca:	d22c      	bcs.n	8000926 <__udivmoddi4+0x29e>
 80008cc:	4299      	cmp	r1, r3
 80008ce:	d92a      	bls.n	8000926 <__udivmoddi4+0x29e>
 80008d0:	3802      	subs	r0, #2
 80008d2:	4463      	add	r3, ip
 80008d4:	1a5b      	subs	r3, r3, r1
 80008d6:	b2a4      	uxth	r4, r4
 80008d8:	fbb3 f1f8 	udiv	r1, r3, r8
 80008dc:	fb08 3311 	mls	r3, r8, r1, r3
 80008e0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80008e4:	fb01 f307 	mul.w	r3, r1, r7
 80008e8:	42a3      	cmp	r3, r4
 80008ea:	d908      	bls.n	80008fe <__udivmoddi4+0x276>
 80008ec:	eb1c 0404 	adds.w	r4, ip, r4
 80008f0:	f101 36ff 	add.w	r6, r1, #4294967295
 80008f4:	d213      	bcs.n	800091e <__udivmoddi4+0x296>
 80008f6:	42a3      	cmp	r3, r4
 80008f8:	d911      	bls.n	800091e <__udivmoddi4+0x296>
 80008fa:	3902      	subs	r1, #2
 80008fc:	4464      	add	r4, ip
 80008fe:	1ae4      	subs	r4, r4, r3
 8000900:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000904:	e739      	b.n	800077a <__udivmoddi4+0xf2>
 8000906:	4604      	mov	r4, r0
 8000908:	e6f0      	b.n	80006ec <__udivmoddi4+0x64>
 800090a:	4608      	mov	r0, r1
 800090c:	e706      	b.n	800071c <__udivmoddi4+0x94>
 800090e:	45c8      	cmp	r8, r9
 8000910:	d2ae      	bcs.n	8000870 <__udivmoddi4+0x1e8>
 8000912:	ebb9 0e02 	subs.w	lr, r9, r2
 8000916:	eb63 0c07 	sbc.w	ip, r3, r7
 800091a:	3801      	subs	r0, #1
 800091c:	e7a8      	b.n	8000870 <__udivmoddi4+0x1e8>
 800091e:	4631      	mov	r1, r6
 8000920:	e7ed      	b.n	80008fe <__udivmoddi4+0x276>
 8000922:	4603      	mov	r3, r0
 8000924:	e799      	b.n	800085a <__udivmoddi4+0x1d2>
 8000926:	4630      	mov	r0, r6
 8000928:	e7d4      	b.n	80008d4 <__udivmoddi4+0x24c>
 800092a:	46d6      	mov	lr, sl
 800092c:	e77f      	b.n	800082e <__udivmoddi4+0x1a6>
 800092e:	4463      	add	r3, ip
 8000930:	3802      	subs	r0, #2
 8000932:	e74d      	b.n	80007d0 <__udivmoddi4+0x148>
 8000934:	4606      	mov	r6, r0
 8000936:	4623      	mov	r3, r4
 8000938:	4608      	mov	r0, r1
 800093a:	e70f      	b.n	800075c <__udivmoddi4+0xd4>
 800093c:	3e02      	subs	r6, #2
 800093e:	4463      	add	r3, ip
 8000940:	e730      	b.n	80007a4 <__udivmoddi4+0x11c>
 8000942:	bf00      	nop

08000944 <__aeabi_idiv0>:
 8000944:	4770      	bx	lr
 8000946:	bf00      	nop

08000948 <Initialize_Delay>:
/******************************************************************************/
/************************** Functions Implementation **************************/
/******************************************************************************/

HAL_StatusTypeDef Initialize_Delay()
{
 8000948:	b580      	push	{r7, lr}
 800094a:	af00      	add	r7, sp, #0
	return HAL_TIM_Base_Start(&htim6);
 800094c:	4802      	ldr	r0, [pc, #8]	@ (8000958 <Initialize_Delay+0x10>)
 800094e:	f004 fd4d 	bl	80053ec <HAL_TIM_Base_Start>
 8000952:	4603      	mov	r3, r0
}
 8000954:	4618      	mov	r0, r3
 8000956:	bd80      	pop	{r7, pc}
 8000958:	20000254 	.word	0x20000254

0800095c <delay_us>:

void delay_us(uint32_t us)
{
 800095c:	b580      	push	{r7, lr}
 800095e:	b084      	sub	sp, #16
 8000960:	af00      	add	r7, sp, #0
 8000962:	6078      	str	r0, [r7, #4]
//	if (us > 999)
//	{
//		adf5355_delay_ms(ceil(us/1000));
//		return;
//	}
	taskENTER_CRITICAL();
 8000964:	f009 f938 	bl	8009bd8 <vPortEnterCritical>
	int timer_val_start = __HAL_TIM_GET_COUNTER(&s_TimerInstance);
 8000968:	4b0d      	ldr	r3, [pc, #52]	@ (80009a0 <delay_us+0x44>)
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800096e:	60bb      	str	r3, [r7, #8]
	int timer_val = timer_val_start;
 8000970:	68bb      	ldr	r3, [r7, #8]
 8000972:	60fb      	str	r3, [r7, #12]
	while(abs(timer_val - timer_val_start) < us){
 8000974:	e003      	b.n	800097e <delay_us+0x22>
		timer_val = __HAL_TIM_GET_COUNTER(&s_TimerInstance);
 8000976:	4b0a      	ldr	r3, [pc, #40]	@ (80009a0 <delay_us+0x44>)
 8000978:	681b      	ldr	r3, [r3, #0]
 800097a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800097c:	60fb      	str	r3, [r7, #12]
	while(abs(timer_val - timer_val_start) < us){
 800097e:	68fa      	ldr	r2, [r7, #12]
 8000980:	68bb      	ldr	r3, [r7, #8]
 8000982:	1ad3      	subs	r3, r2, r3
 8000984:	2b00      	cmp	r3, #0
 8000986:	bfb8      	it	lt
 8000988:	425b      	neglt	r3, r3
 800098a:	461a      	mov	r2, r3
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	4293      	cmp	r3, r2
 8000990:	d8f1      	bhi.n	8000976 <delay_us+0x1a>
	}
	taskEXIT_CRITICAL();
 8000992:	f009 f953 	bl	8009c3c <vPortExitCritical>
}
 8000996:	bf00      	nop
 8000998:	3710      	adds	r7, #16
 800099a:	46bd      	mov	sp, r7
 800099c:	bd80      	pop	{r7, pc}
 800099e:	bf00      	nop
 80009a0:	20000000 	.word	0x20000000

080009a4 <delay_ms>:

void delay_ms(uint32_t ms)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b082      	sub	sp, #8
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	6078      	str	r0, [r7, #4]
	HAL_Delay(ms);
 80009ac:	6878      	ldr	r0, [r7, #4]
 80009ae:	f001 ff83 	bl	80028b8 <HAL_Delay>
}
 80009b2:	bf00      	nop
 80009b4:	3708      	adds	r7, #8
 80009b6:	46bd      	mov	sp, r7
 80009b8:	bd80      	pop	{r7, pc}
	...

080009bc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80009bc:	b480      	push	{r7}
 80009be:	b083      	sub	sp, #12
 80009c0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80009c2:	4b09      	ldr	r3, [pc, #36]	@ (80009e8 <MX_DMA_Init+0x2c>)
 80009c4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80009c6:	4a08      	ldr	r2, [pc, #32]	@ (80009e8 <MX_DMA_Init+0x2c>)
 80009c8:	f043 0301 	orr.w	r3, r3, #1
 80009cc:	6493      	str	r3, [r2, #72]	@ 0x48
 80009ce:	4b06      	ldr	r3, [pc, #24]	@ (80009e8 <MX_DMA_Init+0x2c>)
 80009d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80009d2:	f003 0301 	and.w	r3, r3, #1
 80009d6:	607b      	str	r3, [r7, #4]
 80009d8:	687b      	ldr	r3, [r7, #4]

}
 80009da:	bf00      	nop
 80009dc:	370c      	adds	r7, #12
 80009de:	46bd      	mov	sp, r7
 80009e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e4:	4770      	bx	lr
 80009e6:	bf00      	nop
 80009e8:	40021000 	.word	0x40021000

080009ec <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80009ec:	b580      	push	{r7, lr}
 80009ee:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80009f0:	4a10      	ldr	r2, [pc, #64]	@ (8000a34 <MX_FREERTOS_Init+0x48>)
 80009f2:	2100      	movs	r1, #0
 80009f4:	4810      	ldr	r0, [pc, #64]	@ (8000a38 <MX_FREERTOS_Init+0x4c>)
 80009f6:	f006 fc03 	bl	8007200 <osThreadNew>
 80009fa:	4603      	mov	r3, r0
 80009fc:	4a0f      	ldr	r2, [pc, #60]	@ (8000a3c <MX_FREERTOS_Init+0x50>)
 80009fe:	6013      	str	r3, [r2, #0]

  /* creation of adc_handler */
  adc_handlerHandle = osThreadNew(StartADC, NULL, &adc_handler_attributes);
 8000a00:	4a0f      	ldr	r2, [pc, #60]	@ (8000a40 <MX_FREERTOS_Init+0x54>)
 8000a02:	2100      	movs	r1, #0
 8000a04:	480f      	ldr	r0, [pc, #60]	@ (8000a44 <MX_FREERTOS_Init+0x58>)
 8000a06:	f006 fbfb 	bl	8007200 <osThreadNew>
 8000a0a:	4603      	mov	r3, r0
 8000a0c:	4a0e      	ldr	r2, [pc, #56]	@ (8000a48 <MX_FREERTOS_Init+0x5c>)
 8000a0e:	6013      	str	r3, [r2, #0]

  /* creation of pll_handler */
  pll_handlerHandle = osThreadNew(StartPLL, NULL, &pll_handler_attributes);
 8000a10:	4a0e      	ldr	r2, [pc, #56]	@ (8000a4c <MX_FREERTOS_Init+0x60>)
 8000a12:	2100      	movs	r1, #0
 8000a14:	480e      	ldr	r0, [pc, #56]	@ (8000a50 <MX_FREERTOS_Init+0x64>)
 8000a16:	f006 fbf3 	bl	8007200 <osThreadNew>
 8000a1a:	4603      	mov	r3, r0
 8000a1c:	4a0d      	ldr	r2, [pc, #52]	@ (8000a54 <MX_FREERTOS_Init+0x68>)
 8000a1e:	6013      	str	r3, [r2, #0]

  /* creation of at_cmds_handler */
  at_cmds_handlerHandle = osThreadNew(StartATCmds, NULL, &at_cmds_handler_attributes);
 8000a20:	4a0d      	ldr	r2, [pc, #52]	@ (8000a58 <MX_FREERTOS_Init+0x6c>)
 8000a22:	2100      	movs	r1, #0
 8000a24:	480d      	ldr	r0, [pc, #52]	@ (8000a5c <MX_FREERTOS_Init+0x70>)
 8000a26:	f006 fbeb 	bl	8007200 <osThreadNew>
 8000a2a:	4603      	mov	r3, r0
 8000a2c:	4a0c      	ldr	r2, [pc, #48]	@ (8000a60 <MX_FREERTOS_Init+0x74>)
 8000a2e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000a30:	bf00      	nop
 8000a32:	bd80      	pop	{r7, pc}
 8000a34:	0800b874 	.word	0x0800b874
 8000a38:	08000a65 	.word	0x08000a65
 8000a3c:	20000190 	.word	0x20000190
 8000a40:	0800b898 	.word	0x0800b898
 8000a44:	08000a71 	.word	0x08000a71
 8000a48:	20000194 	.word	0x20000194
 8000a4c:	0800b8bc 	.word	0x0800b8bc
 8000a50:	08000a8d 	.word	0x08000a8d
 8000a54:	20000198 	.word	0x20000198
 8000a58:	0800b8e0 	.word	0x0800b8e0
 8000a5c:	08000a9d 	.word	0x08000a9d
 8000a60:	2000019c 	.word	0x2000019c

08000a64 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000a64:	b480      	push	{r7}
 8000a66:	b089      	sub	sp, #36	@ 0x24
 8000a68:	af00      	add	r7, sp, #0
 8000a6a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
	uint8_t tmp_buf[20];
	uint8_t len;
  /* Infinite loop */
	for(;;)
 8000a6c:	bf00      	nop
 8000a6e:	e7fd      	b.n	8000a6c <StartDefaultTask+0x8>

08000a70 <StartADC>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartADC */
void StartADC(void *argument)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b082      	sub	sp, #8
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartADC */
  /* Infinite loop */
	for(;;)
	{
	//	  UARTLog("Hello World\n\r");
		osThreadFlagsWait(0x01, osFlagsWaitAll, osWaitForever);
 8000a78:	f04f 32ff 	mov.w	r2, #4294967295
 8000a7c:	2101      	movs	r1, #1
 8000a7e:	2001      	movs	r0, #1
 8000a80:	f006 fc9e 	bl	80073c0 <osThreadFlagsWait>
		ad7676_start_conversion();
 8000a84:	f000 ff8e 	bl	80019a4 <ad7676_start_conversion>
		osThreadFlagsWait(0x01, osFlagsWaitAll, osWaitForever);
 8000a88:	bf00      	nop
 8000a8a:	e7f5      	b.n	8000a78 <StartADC+0x8>

08000a8c <StartPLL>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartPLL */
void StartPLL(void *argument)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b082      	sub	sp, #8
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	6078      	str	r0, [r7, #4]
//	ADF5355_Param_Init();
//	basic_example_main(&hadf5355);
  /* Infinite loop */
	for(;;)
	{
		osDelay(1);
 8000a94:	2001      	movs	r0, #1
 8000a96:	f006 fd14 	bl	80074c2 <osDelay>
 8000a9a:	e7fb      	b.n	8000a94 <StartPLL+0x8>

08000a9c <StartATCmds>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartATCmds */
void StartATCmds(void *argument)
{
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	b08a      	sub	sp, #40	@ 0x28
 8000aa0:	af00      	add	r7, sp, #0
 8000aa2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartATCmds */
	uint8_t received_data[32];
	//	HAL_UART_Receive_IT(&huart2, &receive_tmp, 1);
	HAL_UARTEx_ReceiveToIdle_DMA(&huart2, receive_tmp, 32);
 8000aa4:	2220      	movs	r2, #32
 8000aa6:	490d      	ldr	r1, [pc, #52]	@ (8000adc <StartATCmds+0x40>)
 8000aa8:	480d      	ldr	r0, [pc, #52]	@ (8000ae0 <StartATCmds+0x44>)
 8000aaa:	f006 fac7 	bl	800703c <HAL_UARTEx_ReceiveToIdle_DMA>
  /* Infinite loop */
	for(;;)
	{
		if(received_lines > 0){
 8000aae:	4b0d      	ldr	r3, [pc, #52]	@ (8000ae4 <StartATCmds+0x48>)
 8000ab0:	781b      	ldrb	r3, [r3, #0]
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d0fb      	beq.n	8000aae <StartATCmds+0x12>
		  ParserTakeLine(&buffer, received_data);
 8000ab6:	f107 0308 	add.w	r3, r7, #8
 8000aba:	4619      	mov	r1, r3
 8000abc:	480a      	ldr	r0, [pc, #40]	@ (8000ae8 <StartATCmds+0x4c>)
 8000abe:	f000 f9d9 	bl	8000e74 <ParserTakeLine>
		  ParserParse((char*)received_data);
 8000ac2:	f107 0308 	add.w	r3, r7, #8
 8000ac6:	4618      	mov	r0, r3
 8000ac8:	f000 f9fa 	bl	8000ec0 <ParserParse>
		  received_lines--;
 8000acc:	4b05      	ldr	r3, [pc, #20]	@ (8000ae4 <StartATCmds+0x48>)
 8000ace:	781b      	ldrb	r3, [r3, #0]
 8000ad0:	3b01      	subs	r3, #1
 8000ad2:	b2da      	uxtb	r2, r3
 8000ad4:	4b03      	ldr	r3, [pc, #12]	@ (8000ae4 <StartATCmds+0x48>)
 8000ad6:	701a      	strb	r2, [r3, #0]
		if(received_lines > 0){
 8000ad8:	e7e9      	b.n	8000aae <StartATCmds+0x12>
 8000ada:	bf00      	nop
 8000adc:	2000016c 	.word	0x2000016c
 8000ae0:	200002a0 	.word	0x200002a0
 8000ae4:	2000018c 	.word	0x2000018c
 8000ae8:	20000148 	.word	0x20000148

08000aec <HAL_UARTEx_RxEventCallback>:
}

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b082      	sub	sp, #8
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	6078      	str	r0, [r7, #4]
 8000af4:	460b      	mov	r3, r1
 8000af6:	807b      	strh	r3, [r7, #2]
  /* Prevent unused argument(s) compilation warning */
	if(huart->Instance == USART2){
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	4a12      	ldr	r2, [pc, #72]	@ (8000b48 <HAL_UARTEx_RxEventCallback+0x5c>)
 8000afe:	4293      	cmp	r3, r2
 8000b00:	d11e      	bne.n	8000b40 <HAL_UARTEx_RxEventCallback+0x54>
		if(RB_OK == WriteToBuffer(&buffer, receive_tmp, Size)){
 8000b02:	887b      	ldrh	r3, [r7, #2]
 8000b04:	b2db      	uxtb	r3, r3
 8000b06:	461a      	mov	r2, r3
 8000b08:	4910      	ldr	r1, [pc, #64]	@ (8000b4c <HAL_UARTEx_RxEventCallback+0x60>)
 8000b0a:	4811      	ldr	r0, [pc, #68]	@ (8000b50 <HAL_UARTEx_RxEventCallback+0x64>)
 8000b0c:	f000 fa68 	bl	8000fe0 <WriteToBuffer>
 8000b10:	4603      	mov	r3, r0
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	d10c      	bne.n	8000b30 <HAL_UARTEx_RxEventCallback+0x44>
			if(receive_tmp[Size-1] == ENDLINE){
 8000b16:	887b      	ldrh	r3, [r7, #2]
 8000b18:	3b01      	subs	r3, #1
 8000b1a:	4a0c      	ldr	r2, [pc, #48]	@ (8000b4c <HAL_UARTEx_RxEventCallback+0x60>)
 8000b1c:	5cd3      	ldrb	r3, [r2, r3]
 8000b1e:	2b0a      	cmp	r3, #10
 8000b20:	d109      	bne.n	8000b36 <HAL_UARTEx_RxEventCallback+0x4a>
				received_lines++;
 8000b22:	4b0c      	ldr	r3, [pc, #48]	@ (8000b54 <HAL_UARTEx_RxEventCallback+0x68>)
 8000b24:	781b      	ldrb	r3, [r3, #0]
 8000b26:	3301      	adds	r3, #1
 8000b28:	b2da      	uxtb	r2, r3
 8000b2a:	4b0a      	ldr	r3, [pc, #40]	@ (8000b54 <HAL_UARTEx_RxEventCallback+0x68>)
 8000b2c:	701a      	strb	r2, [r3, #0]
 8000b2e:	e002      	b.n	8000b36 <HAL_UARTEx_RxEventCallback+0x4a>
			}
		}
		else FlushBuffer(&buffer);
 8000b30:	4807      	ldr	r0, [pc, #28]	@ (8000b50 <HAL_UARTEx_RxEventCallback+0x64>)
 8000b32:	f000 fabd 	bl	80010b0 <FlushBuffer>
		HAL_UARTEx_ReceiveToIdle_DMA(&huart2, receive_tmp, 32);
 8000b36:	2220      	movs	r2, #32
 8000b38:	4904      	ldr	r1, [pc, #16]	@ (8000b4c <HAL_UARTEx_RxEventCallback+0x60>)
 8000b3a:	4807      	ldr	r0, [pc, #28]	@ (8000b58 <HAL_UARTEx_RxEventCallback+0x6c>)
 8000b3c:	f006 fa7e 	bl	800703c <HAL_UARTEx_ReceiveToIdle_DMA>
	}

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8000b40:	bf00      	nop
 8000b42:	3708      	adds	r7, #8
 8000b44:	46bd      	mov	sp, r7
 8000b46:	bd80      	pop	{r7, pc}
 8000b48:	40004400 	.word	0x40004400
 8000b4c:	2000016c 	.word	0x2000016c
 8000b50:	20000148 	.word	0x20000148
 8000b54:	2000018c 	.word	0x2000018c
 8000b58:	200002a0 	.word	0x200002a0

08000b5c <HAL_UART_TxCpltCallback>:
//		HAL_UART_Receive_IT(&huart2, &receive_tmp, 1);
//	}
//}

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8000b5c:	b480      	push	{r7}
 8000b5e:	b083      	sub	sp, #12
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  if (huart->Instance == USART2){

  }
}
 8000b64:	bf00      	nop
 8000b66:	370c      	adds	r7, #12
 8000b68:	46bd      	mov	sp, r7
 8000b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b6e:	4770      	bx	lr

08000b70 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	b082      	sub	sp, #8
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	4603      	mov	r3, r0
 8000b78:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == AD_BUSY_Pin){
 8000b7a:	88fb      	ldrh	r3, [r7, #6]
 8000b7c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000b80:	d107      	bne.n	8000b92 <HAL_GPIO_EXTI_Callback+0x22>
		ad7676_read_one_sample();
 8000b82:	f000 fee5 	bl	8001950 <ad7676_read_one_sample>
		osThreadFlagsSet(adc_handlerHandle, 0x01);
 8000b86:	4b05      	ldr	r3, [pc, #20]	@ (8000b9c <HAL_GPIO_EXTI_Callback+0x2c>)
 8000b88:	681b      	ldr	r3, [r3, #0]
 8000b8a:	2101      	movs	r1, #1
 8000b8c:	4618      	mov	r0, r3
 8000b8e:	f006 fbc9 	bl	8007324 <osThreadFlagsSet>
	}
}
 8000b92:	bf00      	nop
 8000b94:	3708      	adds	r7, #8
 8000b96:	46bd      	mov	sp, r7
 8000b98:	bd80      	pop	{r7, pc}
 8000b9a:	bf00      	nop
 8000b9c:	20000194 	.word	0x20000194

08000ba0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	b08a      	sub	sp, #40	@ 0x28
 8000ba4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ba6:	f107 0314 	add.w	r3, r7, #20
 8000baa:	2200      	movs	r2, #0
 8000bac:	601a      	str	r2, [r3, #0]
 8000bae:	605a      	str	r2, [r3, #4]
 8000bb0:	609a      	str	r2, [r3, #8]
 8000bb2:	60da      	str	r2, [r3, #12]
 8000bb4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bb6:	4b57      	ldr	r3, [pc, #348]	@ (8000d14 <MX_GPIO_Init+0x174>)
 8000bb8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bba:	4a56      	ldr	r2, [pc, #344]	@ (8000d14 <MX_GPIO_Init+0x174>)
 8000bbc:	f043 0304 	orr.w	r3, r3, #4
 8000bc0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000bc2:	4b54      	ldr	r3, [pc, #336]	@ (8000d14 <MX_GPIO_Init+0x174>)
 8000bc4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bc6:	f003 0304 	and.w	r3, r3, #4
 8000bca:	613b      	str	r3, [r7, #16]
 8000bcc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000bce:	4b51      	ldr	r3, [pc, #324]	@ (8000d14 <MX_GPIO_Init+0x174>)
 8000bd0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bd2:	4a50      	ldr	r2, [pc, #320]	@ (8000d14 <MX_GPIO_Init+0x174>)
 8000bd4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000bd8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000bda:	4b4e      	ldr	r3, [pc, #312]	@ (8000d14 <MX_GPIO_Init+0x174>)
 8000bdc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bde:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000be2:	60fb      	str	r3, [r7, #12]
 8000be4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000be6:	4b4b      	ldr	r3, [pc, #300]	@ (8000d14 <MX_GPIO_Init+0x174>)
 8000be8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bea:	4a4a      	ldr	r2, [pc, #296]	@ (8000d14 <MX_GPIO_Init+0x174>)
 8000bec:	f043 0301 	orr.w	r3, r3, #1
 8000bf0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000bf2:	4b48      	ldr	r3, [pc, #288]	@ (8000d14 <MX_GPIO_Init+0x174>)
 8000bf4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bf6:	f003 0301 	and.w	r3, r3, #1
 8000bfa:	60bb      	str	r3, [r7, #8]
 8000bfc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bfe:	4b45      	ldr	r3, [pc, #276]	@ (8000d14 <MX_GPIO_Init+0x174>)
 8000c00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c02:	4a44      	ldr	r2, [pc, #272]	@ (8000d14 <MX_GPIO_Init+0x174>)
 8000c04:	f043 0302 	orr.w	r3, r3, #2
 8000c08:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c0a:	4b42      	ldr	r3, [pc, #264]	@ (8000d14 <MX_GPIO_Init+0x174>)
 8000c0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c0e:	f003 0302 	and.w	r3, r3, #2
 8000c12:	607b      	str	r3, [r7, #4]
 8000c14:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000c16:	2200      	movs	r2, #0
 8000c18:	2120      	movs	r1, #32
 8000c1a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c1e:	f002 fc65 	bl	80034ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(D0_GPIO_Port, D0_Pin, GPIO_PIN_RESET);
 8000c22:	2200      	movs	r2, #0
 8000c24:	2101      	movs	r1, #1
 8000c26:	483c      	ldr	r0, [pc, #240]	@ (8000d18 <MX_GPIO_Init+0x178>)
 8000c28:	f002 fc60 	bl	80034ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(AD_CNVST_GPIO_Port, AD_CNVST_Pin, GPIO_PIN_RESET);
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000c32:	483a      	ldr	r0, [pc, #232]	@ (8000d1c <MX_GPIO_Init+0x17c>)
 8000c34:	f002 fc5a 	bl	80034ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ADF_CS_GPIO_Port, ADF_CS_Pin, GPIO_PIN_SET);
 8000c38:	2201      	movs	r2, #1
 8000c3a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000c3e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c42:	f002 fc53 	bl	80034ec <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = B1_Pin|AD_BUSY_Pin;
 8000c46:	f44f 5304 	mov.w	r3, #8448	@ 0x2100
 8000c4a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000c4c:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000c50:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c52:	2300      	movs	r3, #0
 8000c54:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c56:	f107 0314 	add.w	r3, r7, #20
 8000c5a:	4619      	mov	r1, r3
 8000c5c:	482f      	ldr	r0, [pc, #188]	@ (8000d1c <MX_GPIO_Init+0x17c>)
 8000c5e:	f002 f9a7 	bl	8002fb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = D15_Pin;
 8000c62:	2301      	movs	r3, #1
 8000c64:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c66:	2300      	movs	r3, #0
 8000c68:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(D15_GPIO_Port, &GPIO_InitStruct);
 8000c6e:	f107 0314 	add.w	r3, r7, #20
 8000c72:	4619      	mov	r1, r3
 8000c74:	4829      	ldr	r0, [pc, #164]	@ (8000d1c <MX_GPIO_Init+0x17c>)
 8000c76:	f002 f99b 	bl	8002fb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000c7a:	2320      	movs	r3, #32
 8000c7c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c7e:	2301      	movs	r3, #1
 8000c80:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c82:	2300      	movs	r3, #0
 8000c84:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c86:	2300      	movs	r3, #0
 8000c88:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000c8a:	f107 0314 	add.w	r3, r7, #20
 8000c8e:	4619      	mov	r1, r3
 8000c90:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c94:	f002 f98c 	bl	8002fb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = D0_Pin;
 8000c98:	2301      	movs	r3, #1
 8000c9a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c9c:	2301      	movs	r3, #1
 8000c9e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(D0_GPIO_Port, &GPIO_InitStruct);
 8000ca8:	f107 0314 	add.w	r3, r7, #20
 8000cac:	4619      	mov	r1, r3
 8000cae:	481a      	ldr	r0, [pc, #104]	@ (8000d18 <MX_GPIO_Init+0x178>)
 8000cb0:	f002 f97e 	bl	8002fb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin PBPin PBPin
                           PBPin PBPin PBPin PBPin
                           PBPin PBPin */
  GPIO_InitStruct.Pin = D1_Pin|D2_Pin|D9_Pin|D10_Pin
 8000cb4:	f64f 73f6 	movw	r3, #65526	@ 0xfff6
 8000cb8:	617b      	str	r3, [r7, #20]
                          |D11_Pin|D12_Pin|D13_Pin|D14_Pin
                          |D3_Pin|D4_Pin|D5_Pin|D6_Pin
                          |D7_Pin|D8_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000cba:	2300      	movs	r3, #0
 8000cbc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cc2:	f107 0314 	add.w	r3, r7, #20
 8000cc6:	4619      	mov	r1, r3
 8000cc8:	4813      	ldr	r0, [pc, #76]	@ (8000d18 <MX_GPIO_Init+0x178>)
 8000cca:	f002 f971 	bl	8002fb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = AD_CNVST_Pin;
 8000cce:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000cd2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cd4:	2301      	movs	r3, #1
 8000cd6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd8:	2300      	movs	r3, #0
 8000cda:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cdc:	2300      	movs	r3, #0
 8000cde:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(AD_CNVST_GPIO_Port, &GPIO_InitStruct);
 8000ce0:	f107 0314 	add.w	r3, r7, #20
 8000ce4:	4619      	mov	r1, r3
 8000ce6:	480d      	ldr	r0, [pc, #52]	@ (8000d1c <MX_GPIO_Init+0x17c>)
 8000ce8:	f002 f962 	bl	8002fb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ADF_CS_Pin;
 8000cec:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000cf0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cf2:	2301      	movs	r3, #1
 8000cf4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000cf6:	2301      	movs	r3, #1
 8000cf8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(ADF_CS_GPIO_Port, &GPIO_InitStruct);
 8000cfe:	f107 0314 	add.w	r3, r7, #20
 8000d02:	4619      	mov	r1, r3
 8000d04:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d08:	f002 f952 	bl	8002fb0 <HAL_GPIO_Init>

}
 8000d0c:	bf00      	nop
 8000d0e:	3728      	adds	r7, #40	@ 0x28
 8000d10:	46bd      	mov	sp, r7
 8000d12:	bd80      	pop	{r7, pc}
 8000d14:	40021000 	.word	0x40021000
 8000d18:	48000400 	.word	0x48000400
 8000d1c:	48000800 	.word	0x48000800

08000d20 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d24:	f001 fd88 	bl	8002838 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d28:	f000 f816 	bl	8000d58 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d2c:	f7ff ff38 	bl	8000ba0 <MX_GPIO_Init>
  MX_DMA_Init();
 8000d30:	f7ff fe44 	bl	80009bc <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000d34:	f000 fc88 	bl	8001648 <MX_USART2_UART_Init>
  MX_TIM6_Init();
 8000d38:	f000 fc30 	bl	800159c <MX_TIM6_Init>
  MX_SPI3_Init();
 8000d3c:	f000 f9c8 	bl	80010d0 <MX_SPI3_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8000d40:	f000 f85b 	bl	8000dfa <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
  Initialize_Delay();
 8000d44:	f7ff fe00 	bl	8000948 <Initialize_Delay>
//	  ReadFromBuffer(&rb, test_val+i);
//  }
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000d48:	f006 fa10 	bl	800716c <osKernelInitialize>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8000d4c:	f7ff fe4e 	bl	80009ec <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000d50:	f006 fa30 	bl	80071b4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000d54:	bf00      	nop
 8000d56:	e7fd      	b.n	8000d54 <main+0x34>

08000d58 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	b096      	sub	sp, #88	@ 0x58
 8000d5c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d5e:	f107 0314 	add.w	r3, r7, #20
 8000d62:	2244      	movs	r2, #68	@ 0x44
 8000d64:	2100      	movs	r1, #0
 8000d66:	4618      	mov	r0, r3
 8000d68:	f009 fcc1 	bl	800a6ee <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d6c:	463b      	mov	r3, r7
 8000d6e:	2200      	movs	r2, #0
 8000d70:	601a      	str	r2, [r3, #0]
 8000d72:	605a      	str	r2, [r3, #4]
 8000d74:	609a      	str	r2, [r3, #8]
 8000d76:	60da      	str	r2, [r3, #12]
 8000d78:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000d7a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000d7e:	f002 fbf3 	bl	8003568 <HAL_PWREx_ControlVoltageScaling>
 8000d82:	4603      	mov	r3, r0
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	d001      	beq.n	8000d8c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000d88:	f000 f86e 	bl	8000e68 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000d8c:	2302      	movs	r3, #2
 8000d8e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000d90:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000d94:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000d96:	2310      	movs	r3, #16
 8000d98:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d9a:	2302      	movs	r3, #2
 8000d9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000d9e:	2302      	movs	r3, #2
 8000da0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000da2:	2301      	movs	r3, #1
 8000da4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000da6:	230a      	movs	r3, #10
 8000da8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000daa:	2307      	movs	r3, #7
 8000dac:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000dae:	2302      	movs	r3, #2
 8000db0:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000db2:	2302      	movs	r3, #2
 8000db4:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000db6:	f107 0314 	add.w	r3, r7, #20
 8000dba:	4618      	mov	r0, r3
 8000dbc:	f002 fc2a 	bl	8003614 <HAL_RCC_OscConfig>
 8000dc0:	4603      	mov	r3, r0
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d001      	beq.n	8000dca <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000dc6:	f000 f84f 	bl	8000e68 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000dca:	230f      	movs	r3, #15
 8000dcc:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000dce:	2303      	movs	r3, #3
 8000dd0:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000dda:	2300      	movs	r3, #0
 8000ddc:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000dde:	463b      	mov	r3, r7
 8000de0:	2104      	movs	r1, #4
 8000de2:	4618      	mov	r0, r3
 8000de4:	f002 fff2 	bl	8003dcc <HAL_RCC_ClockConfig>
 8000de8:	4603      	mov	r3, r0
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d001      	beq.n	8000df2 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000dee:	f000 f83b 	bl	8000e68 <Error_Handler>
  }
}
 8000df2:	bf00      	nop
 8000df4:	3758      	adds	r7, #88	@ 0x58
 8000df6:	46bd      	mov	sp, r7
 8000df8:	bd80      	pop	{r7, pc}

08000dfa <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8000dfa:	b580      	push	{r7, lr}
 8000dfc:	af00      	add	r7, sp, #0
  /* EXTI9_5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8000dfe:	2200      	movs	r2, #0
 8000e00:	2105      	movs	r1, #5
 8000e02:	2017      	movs	r0, #23
 8000e04:	f001 fe34 	bl	8002a70 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000e08:	2017      	movs	r0, #23
 8000e0a:	f001 fe4d 	bl	8002aa8 <HAL_NVIC_EnableIRQ>
  /* USART2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8000e0e:	2200      	movs	r2, #0
 8000e10:	2105      	movs	r1, #5
 8000e12:	2026      	movs	r0, #38	@ 0x26
 8000e14:	f001 fe2c 	bl	8002a70 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000e18:	2026      	movs	r0, #38	@ 0x26
 8000e1a:	f001 fe45 	bl	8002aa8 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 5, 0);
 8000e1e:	2200      	movs	r2, #0
 8000e20:	2105      	movs	r1, #5
 8000e22:	2011      	movs	r0, #17
 8000e24:	f001 fe24 	bl	8002a70 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8000e28:	2011      	movs	r0, #17
 8000e2a:	f001 fe3d 	bl	8002aa8 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 5, 0);
 8000e2e:	2200      	movs	r2, #0
 8000e30:	2105      	movs	r1, #5
 8000e32:	2010      	movs	r0, #16
 8000e34:	f001 fe1c 	bl	8002a70 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8000e38:	2010      	movs	r0, #16
 8000e3a:	f001 fe35 	bl	8002aa8 <HAL_NVIC_EnableIRQ>
}
 8000e3e:	bf00      	nop
 8000e40:	bd80      	pop	{r7, pc}
	...

08000e44 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b082      	sub	sp, #8
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM5) {
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	681b      	ldr	r3, [r3, #0]
 8000e50:	4a04      	ldr	r2, [pc, #16]	@ (8000e64 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000e52:	4293      	cmp	r3, r2
 8000e54:	d101      	bne.n	8000e5a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000e56:	f001 fd0f 	bl	8002878 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000e5a:	bf00      	nop
 8000e5c:	3708      	adds	r7, #8
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	bd80      	pop	{r7, pc}
 8000e62:	bf00      	nop
 8000e64:	40000c00 	.word	0x40000c00

08000e68 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e68:	b480      	push	{r7}
 8000e6a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e6c:	b672      	cpsid	i
}
 8000e6e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e70:	bf00      	nop
 8000e72:	e7fd      	b.n	8000e70 <Error_Handler+0x8>

08000e74 <ParserTakeLine>:
	{"POW", "POW set to %ld\n\r", "Type POW between -10 and 10 in dBm\n\r", ADF5355_SetPower, 0},
	{"EN", "EN set to %ld\n\r", "Type EN 0 or 1\n\r", ADF5355_Enable, 0},
	{"RUN", "Configuration succeed\n\r", "Configuration failed\n\r", LoadADF5355, 1},
};

void ParserTakeLine(RingBuffer* buffer, uint8_t* destination){
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b084      	sub	sp, #16
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
 8000e7c:	6039      	str	r1, [r7, #0]
	uint8_t i = 0;
 8000e7e:	2300      	movs	r3, #0
 8000e80:	73fb      	strb	r3, [r7, #15]
	uint8_t tmp;
	  do{
		  ReadFromBuffer(buffer, &tmp);
 8000e82:	f107 030e 	add.w	r3, r7, #14
 8000e86:	4619      	mov	r1, r3
 8000e88:	6878      	ldr	r0, [r7, #4]
 8000e8a:	f000 f8e9 	bl	8001060 <ReadFromBuffer>
		  if(tmp == ENDLINE){
 8000e8e:	7bbb      	ldrb	r3, [r7, #14]
 8000e90:	2b0a      	cmp	r3, #10
 8000e92:	d105      	bne.n	8000ea0 <ParserTakeLine+0x2c>
			  destination[i] = 0;
 8000e94:	7bfb      	ldrb	r3, [r7, #15]
 8000e96:	683a      	ldr	r2, [r7, #0]
 8000e98:	4413      	add	r3, r2
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	701a      	strb	r2, [r3, #0]
 8000e9e:	e004      	b.n	8000eaa <ParserTakeLine+0x36>
		  }
		  else{
			  destination[i] = tmp;
 8000ea0:	7bfb      	ldrb	r3, [r7, #15]
 8000ea2:	683a      	ldr	r2, [r7, #0]
 8000ea4:	4413      	add	r3, r2
 8000ea6:	7bba      	ldrb	r2, [r7, #14]
 8000ea8:	701a      	strb	r2, [r3, #0]
		  }
		  i++;
 8000eaa:	7bfb      	ldrb	r3, [r7, #15]
 8000eac:	3301      	adds	r3, #1
 8000eae:	73fb      	strb	r3, [r7, #15]
	  }while(tmp != ENDLINE);
 8000eb0:	7bbb      	ldrb	r3, [r7, #14]
 8000eb2:	2b0a      	cmp	r3, #10
 8000eb4:	d1e5      	bne.n	8000e82 <ParserTakeLine+0xe>
}
 8000eb6:	bf00      	nop
 8000eb8:	bf00      	nop
 8000eba:	3710      	adds	r7, #16
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	bd80      	pop	{r7, pc}

08000ec0 <ParserParse>:

void ParserParse(char* received_string){
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b096      	sub	sp, #88	@ 0x58
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	6078      	str	r0, [r7, #4]
	char* endptr;
	char* parse_pointer = strtok(received_string, "=");
 8000ec8:	4941      	ldr	r1, [pc, #260]	@ (8000fd0 <ParserParse+0x110>)
 8000eca:	6878      	ldr	r0, [r7, #4]
 8000ecc:	f009 fc18 	bl	800a700 <strtok>
 8000ed0:	64f8      	str	r0, [r7, #76]	@ 0x4c
	int32_t value = strtol(strtok(NULL,","), &endptr, 10);
 8000ed2:	4940      	ldr	r1, [pc, #256]	@ (8000fd4 <ParserParse+0x114>)
 8000ed4:	2000      	movs	r0, #0
 8000ed6:	f009 fc13 	bl	800a700 <strtok>
 8000eda:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000ede:	220a      	movs	r2, #10
 8000ee0:	4619      	mov	r1, r3
 8000ee2:	f009 fad5 	bl	800a490 <strtol>
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	643b      	str	r3, [r7, #64]	@ 0x40
	char buffer[54];
	bool cmd_matched = false;
 8000eea:	2300      	movs	r3, #0
 8000eec:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	for (int i=0; i<sizeof(at_cmds)/sizeof(at_Commands_TypeDef); i++){
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	653b      	str	r3, [r7, #80]	@ 0x50
 8000ef4:	e053      	b.n	8000f9e <ParserParse+0xde>
		if(strcmp(at_cmds[i].command, parse_pointer) == 0){
 8000ef6:	4938      	ldr	r1, [pc, #224]	@ (8000fd8 <ParserParse+0x118>)
 8000ef8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8000efa:	4613      	mov	r3, r2
 8000efc:	009b      	lsls	r3, r3, #2
 8000efe:	4413      	add	r3, r2
 8000f00:	009b      	lsls	r3, r3, #2
 8000f02:	440b      	add	r3, r1
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8000f08:	4618      	mov	r0, r3
 8000f0a:	f7ff f961 	bl	80001d0 <strcmp>
 8000f0e:	4603      	mov	r3, r0
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d141      	bne.n	8000f98 <ParserParse+0xd8>
			bool* result = at_cmds[i].function(&value);
 8000f14:	4930      	ldr	r1, [pc, #192]	@ (8000fd8 <ParserParse+0x118>)
 8000f16:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8000f18:	4613      	mov	r3, r2
 8000f1a:	009b      	lsls	r3, r3, #2
 8000f1c:	4413      	add	r3, r2
 8000f1e:	009b      	lsls	r3, r3, #2
 8000f20:	440b      	add	r3, r1
 8000f22:	330c      	adds	r3, #12
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 8000f2a:	4610      	mov	r0, r2
 8000f2c:	4798      	blx	r3
 8000f2e:	64b8      	str	r0, [r7, #72]	@ 0x48
			if (*result == true && (endptr != 0x00 || at_cmds[i].optional_argument == 1)){
 8000f30:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000f32:	781b      	ldrb	r3, [r3, #0]
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	d01d      	beq.n	8000f74 <ParserParse+0xb4>
 8000f38:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d10a      	bne.n	8000f54 <ParserParse+0x94>
 8000f3e:	4926      	ldr	r1, [pc, #152]	@ (8000fd8 <ParserParse+0x118>)
 8000f40:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8000f42:	4613      	mov	r3, r2
 8000f44:	009b      	lsls	r3, r3, #2
 8000f46:	4413      	add	r3, r2
 8000f48:	009b      	lsls	r3, r3, #2
 8000f4a:	440b      	add	r3, r1
 8000f4c:	3310      	adds	r3, #16
 8000f4e:	781b      	ldrb	r3, [r3, #0]
 8000f50:	2b01      	cmp	r3, #1
 8000f52:	d10f      	bne.n	8000f74 <ParserParse+0xb4>
				sprintf(buffer, at_cmds[i].responsePositive, value);
 8000f54:	4920      	ldr	r1, [pc, #128]	@ (8000fd8 <ParserParse+0x118>)
 8000f56:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8000f58:	4613      	mov	r3, r2
 8000f5a:	009b      	lsls	r3, r3, #2
 8000f5c:	4413      	add	r3, r2
 8000f5e:	009b      	lsls	r3, r3, #2
 8000f60:	440b      	add	r3, r1
 8000f62:	3304      	adds	r3, #4
 8000f64:	6819      	ldr	r1, [r3, #0]
 8000f66:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8000f68:	f107 0308 	add.w	r3, r7, #8
 8000f6c:	4618      	mov	r0, r3
 8000f6e:	f009 fb5b 	bl	800a628 <siprintf>
 8000f72:	e00e      	b.n	8000f92 <ParserParse+0xd2>
			}
			else {
				sprintf(buffer, at_cmds[i].responseNegative, value);
 8000f74:	4918      	ldr	r1, [pc, #96]	@ (8000fd8 <ParserParse+0x118>)
 8000f76:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8000f78:	4613      	mov	r3, r2
 8000f7a:	009b      	lsls	r3, r3, #2
 8000f7c:	4413      	add	r3, r2
 8000f7e:	009b      	lsls	r3, r3, #2
 8000f80:	440b      	add	r3, r1
 8000f82:	3308      	adds	r3, #8
 8000f84:	6819      	ldr	r1, [r3, #0]
 8000f86:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8000f88:	f107 0308 	add.w	r3, r7, #8
 8000f8c:	4618      	mov	r0, r3
 8000f8e:	f009 fb4b 	bl	800a628 <siprintf>
			}
			cmd_matched = true;
 8000f92:	2301      	movs	r3, #1
 8000f94:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	for (int i=0; i<sizeof(at_cmds)/sizeof(at_Commands_TypeDef); i++){
 8000f98:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000f9a:	3301      	adds	r3, #1
 8000f9c:	653b      	str	r3, [r7, #80]	@ 0x50
 8000f9e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000fa0:	2b04      	cmp	r3, #4
 8000fa2:	d9a8      	bls.n	8000ef6 <ParserParse+0x36>
		}
	}
	if (!cmd_matched){
 8000fa4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8000fa8:	f083 0301 	eor.w	r3, r3, #1
 8000fac:	b2db      	uxtb	r3, r3
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d005      	beq.n	8000fbe <ParserParse+0xfe>
		sprintf(buffer, "Available commands are LED, FREQ, POW, EN and RUN\n\r");
 8000fb2:	f107 0308 	add.w	r3, r7, #8
 8000fb6:	4909      	ldr	r1, [pc, #36]	@ (8000fdc <ParserParse+0x11c>)
 8000fb8:	4618      	mov	r0, r3
 8000fba:	f009 fb35 	bl	800a628 <siprintf>
	}
	UARTLog(buffer);
 8000fbe:	f107 0308 	add.w	r3, r7, #8
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	f000 fc28 	bl	8001818 <UARTLog>
}
 8000fc8:	bf00      	nop
 8000fca:	3758      	adds	r7, #88	@ 0x58
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	bd80      	pop	{r7, pc}
 8000fd0:	0800b820 	.word	0x0800b820
 8000fd4:	0800b824 	.word	0x0800b824
 8000fd8:	2000004c 	.word	0x2000004c
 8000fdc:	0800b828 	.word	0x0800b828

08000fe0 <WriteToBuffer>:
 */

#include "ring_buffer.h"

uint8_t WriteToBuffer(RingBuffer *Buffer, uint8_t *Data, uint8_t Len)
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	b087      	sub	sp, #28
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	60f8      	str	r0, [r7, #12]
 8000fe8:	60b9      	str	r1, [r7, #8]
 8000fea:	4613      	mov	r3, r2
 8000fec:	71fb      	strb	r3, [r7, #7]
	uint8_t TempHead;

	for(int i=0; i<Len; i++){
 8000fee:	2300      	movs	r3, #0
 8000ff0:	617b      	str	r3, [r7, #20]
 8000ff2:	e02a      	b.n	800104a <WriteToBuffer+0x6a>
		TempHead = (Buffer->Head + 1) % BUFFER_SIZE;
 8000ff4:	68fb      	ldr	r3, [r7, #12]
 8000ff6:	8c1b      	ldrh	r3, [r3, #32]
 8000ff8:	3301      	adds	r3, #1
 8000ffa:	425a      	negs	r2, r3
 8000ffc:	f003 031f 	and.w	r3, r3, #31
 8001000:	f002 021f 	and.w	r2, r2, #31
 8001004:	bf58      	it	pl
 8001006:	4253      	negpl	r3, r2
 8001008:	74fb      	strb	r3, [r7, #19]

		if( TempHead == Buffer->Tail) // No room for new data
 800100a:	7cfb      	ldrb	r3, [r7, #19]
 800100c:	b29a      	uxth	r2, r3
 800100e:	68fb      	ldr	r3, [r7, #12]
 8001010:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8001012:	429a      	cmp	r2, r3
 8001014:	d101      	bne.n	800101a <WriteToBuffer+0x3a>
		{
			return RB_ERROR;
 8001016:	2301      	movs	r3, #1
 8001018:	e01c      	b.n	8001054 <WriteToBuffer+0x74>
		}
		else
		{
			Buffer->Buffer[Buffer->Head] = *(Data+i);
 800101a:	697b      	ldr	r3, [r7, #20]
 800101c:	68ba      	ldr	r2, [r7, #8]
 800101e:	4413      	add	r3, r2
 8001020:	68fa      	ldr	r2, [r7, #12]
 8001022:	8c12      	ldrh	r2, [r2, #32]
 8001024:	7819      	ldrb	r1, [r3, #0]
 8001026:	68fb      	ldr	r3, [r7, #12]
 8001028:	5499      	strb	r1, [r3, r2]

			Buffer->Head++;
 800102a:	68fb      	ldr	r3, [r7, #12]
 800102c:	8c1b      	ldrh	r3, [r3, #32]
 800102e:	3301      	adds	r3, #1
 8001030:	b29a      	uxth	r2, r3
 8001032:	68fb      	ldr	r3, [r7, #12]
 8001034:	841a      	strh	r2, [r3, #32]
			Buffer->Head %= BUFFER_SIZE;
 8001036:	68fb      	ldr	r3, [r7, #12]
 8001038:	8c1b      	ldrh	r3, [r3, #32]
 800103a:	f003 031f 	and.w	r3, r3, #31
 800103e:	b29a      	uxth	r2, r3
 8001040:	68fb      	ldr	r3, [r7, #12]
 8001042:	841a      	strh	r2, [r3, #32]
	for(int i=0; i<Len; i++){
 8001044:	697b      	ldr	r3, [r7, #20]
 8001046:	3301      	adds	r3, #1
 8001048:	617b      	str	r3, [r7, #20]
 800104a:	79fb      	ldrb	r3, [r7, #7]
 800104c:	697a      	ldr	r2, [r7, #20]
 800104e:	429a      	cmp	r2, r3
 8001050:	dbd0      	blt.n	8000ff4 <WriteToBuffer+0x14>
		}
	}
	return RB_OK;
 8001052:	2300      	movs	r3, #0
}
 8001054:	4618      	mov	r0, r3
 8001056:	371c      	adds	r7, #28
 8001058:	46bd      	mov	sp, r7
 800105a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105e:	4770      	bx	lr

08001060 <ReadFromBuffer>:

uint8_t ReadFromBuffer(RingBuffer *Buffer, uint8_t *Data)
{
 8001060:	b480      	push	{r7}
 8001062:	b083      	sub	sp, #12
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
 8001068:	6039      	str	r1, [r7, #0]
	if( Buffer->Tail == Buffer->Head) // No data to read
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	8c5a      	ldrh	r2, [r3, #34]	@ 0x22
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	8c1b      	ldrh	r3, [r3, #32]
 8001072:	429a      	cmp	r2, r3
 8001074:	d101      	bne.n	800107a <ReadFromBuffer+0x1a>
	{
		return RB_ERROR;
 8001076:	2301      	movs	r3, #1
 8001078:	e014      	b.n	80010a4 <ReadFromBuffer+0x44>
	}
	else
	{
		*Data = Buffer->Buffer[Buffer->Tail];
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 800107e:	461a      	mov	r2, r3
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	5c9a      	ldrb	r2, [r3, r2]
 8001084:	683b      	ldr	r3, [r7, #0]
 8001086:	701a      	strb	r2, [r3, #0]

		Buffer->Tail++;
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 800108c:	3301      	adds	r3, #1
 800108e:	b29a      	uxth	r2, r3
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	845a      	strh	r2, [r3, #34]	@ 0x22
		Buffer->Tail %= BUFFER_SIZE;
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8001098:	f003 031f 	and.w	r3, r3, #31
 800109c:	b29a      	uxth	r2, r3
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	845a      	strh	r2, [r3, #34]	@ 0x22
	}
	return RB_OK;
 80010a2:	2300      	movs	r3, #0
}
 80010a4:	4618      	mov	r0, r3
 80010a6:	370c      	adds	r7, #12
 80010a8:	46bd      	mov	sp, r7
 80010aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ae:	4770      	bx	lr

080010b0 <FlushBuffer>:

void FlushBuffer(RingBuffer *Buffer)
{
 80010b0:	b480      	push	{r7}
 80010b2:	b083      	sub	sp, #12
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
	Buffer->Tail = 0;
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	2200      	movs	r2, #0
 80010bc:	845a      	strh	r2, [r3, #34]	@ 0x22
	Buffer->Head = 0;
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	2200      	movs	r2, #0
 80010c2:	841a      	strh	r2, [r3, #32]
}
 80010c4:	bf00      	nop
 80010c6:	370c      	adds	r7, #12
 80010c8:	46bd      	mov	sp, r7
 80010ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ce:	4770      	bx	lr

080010d0 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 80010d4:	4b1b      	ldr	r3, [pc, #108]	@ (8001144 <MX_SPI3_Init+0x74>)
 80010d6:	4a1c      	ldr	r2, [pc, #112]	@ (8001148 <MX_SPI3_Init+0x78>)
 80010d8:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80010da:	4b1a      	ldr	r3, [pc, #104]	@ (8001144 <MX_SPI3_Init+0x74>)
 80010dc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80010e0:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80010e2:	4b18      	ldr	r3, [pc, #96]	@ (8001144 <MX_SPI3_Init+0x74>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80010e8:	4b16      	ldr	r3, [pc, #88]	@ (8001144 <MX_SPI3_Init+0x74>)
 80010ea:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80010ee:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80010f0:	4b14      	ldr	r3, [pc, #80]	@ (8001144 <MX_SPI3_Init+0x74>)
 80010f2:	2200      	movs	r2, #0
 80010f4:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80010f6:	4b13      	ldr	r3, [pc, #76]	@ (8001144 <MX_SPI3_Init+0x74>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80010fc:	4b11      	ldr	r3, [pc, #68]	@ (8001144 <MX_SPI3_Init+0x74>)
 80010fe:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001102:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001104:	4b0f      	ldr	r3, [pc, #60]	@ (8001144 <MX_SPI3_Init+0x74>)
 8001106:	2220      	movs	r2, #32
 8001108:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800110a:	4b0e      	ldr	r3, [pc, #56]	@ (8001144 <MX_SPI3_Init+0x74>)
 800110c:	2200      	movs	r2, #0
 800110e:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001110:	4b0c      	ldr	r3, [pc, #48]	@ (8001144 <MX_SPI3_Init+0x74>)
 8001112:	2200      	movs	r2, #0
 8001114:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001116:	4b0b      	ldr	r3, [pc, #44]	@ (8001144 <MX_SPI3_Init+0x74>)
 8001118:	2200      	movs	r2, #0
 800111a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 800111c:	4b09      	ldr	r3, [pc, #36]	@ (8001144 <MX_SPI3_Init+0x74>)
 800111e:	2207      	movs	r2, #7
 8001120:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001122:	4b08      	ldr	r3, [pc, #32]	@ (8001144 <MX_SPI3_Init+0x74>)
 8001124:	2200      	movs	r2, #0
 8001126:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001128:	4b06      	ldr	r3, [pc, #24]	@ (8001144 <MX_SPI3_Init+0x74>)
 800112a:	2208      	movs	r2, #8
 800112c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800112e:	4805      	ldr	r0, [pc, #20]	@ (8001144 <MX_SPI3_Init+0x74>)
 8001130:	f003 fd5e 	bl	8004bf0 <HAL_SPI_Init>
 8001134:	4603      	mov	r3, r0
 8001136:	2b00      	cmp	r3, #0
 8001138:	d001      	beq.n	800113e <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 800113a:	f7ff fe95 	bl	8000e68 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800113e:	bf00      	nop
 8001140:	bd80      	pop	{r7, pc}
 8001142:	bf00      	nop
 8001144:	200001a0 	.word	0x200001a0
 8001148:	40003c00 	.word	0x40003c00

0800114c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	b08a      	sub	sp, #40	@ 0x28
 8001150:	af00      	add	r7, sp, #0
 8001152:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001154:	f107 0314 	add.w	r3, r7, #20
 8001158:	2200      	movs	r2, #0
 800115a:	601a      	str	r2, [r3, #0]
 800115c:	605a      	str	r2, [r3, #4]
 800115e:	609a      	str	r2, [r3, #8]
 8001160:	60da      	str	r2, [r3, #12]
 8001162:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	4a17      	ldr	r2, [pc, #92]	@ (80011c8 <HAL_SPI_MspInit+0x7c>)
 800116a:	4293      	cmp	r3, r2
 800116c:	d128      	bne.n	80011c0 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800116e:	4b17      	ldr	r3, [pc, #92]	@ (80011cc <HAL_SPI_MspInit+0x80>)
 8001170:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001172:	4a16      	ldr	r2, [pc, #88]	@ (80011cc <HAL_SPI_MspInit+0x80>)
 8001174:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001178:	6593      	str	r3, [r2, #88]	@ 0x58
 800117a:	4b14      	ldr	r3, [pc, #80]	@ (80011cc <HAL_SPI_MspInit+0x80>)
 800117c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800117e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001182:	613b      	str	r3, [r7, #16]
 8001184:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001186:	4b11      	ldr	r3, [pc, #68]	@ (80011cc <HAL_SPI_MspInit+0x80>)
 8001188:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800118a:	4a10      	ldr	r2, [pc, #64]	@ (80011cc <HAL_SPI_MspInit+0x80>)
 800118c:	f043 0304 	orr.w	r3, r3, #4
 8001190:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001192:	4b0e      	ldr	r3, [pc, #56]	@ (80011cc <HAL_SPI_MspInit+0x80>)
 8001194:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001196:	f003 0304 	and.w	r3, r3, #4
 800119a:	60fb      	str	r3, [r7, #12]
 800119c:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 800119e:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 80011a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011a4:	2302      	movs	r3, #2
 80011a6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011a8:	2300      	movs	r3, #0
 80011aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011ac:	2303      	movs	r3, #3
 80011ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80011b0:	2306      	movs	r3, #6
 80011b2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011b4:	f107 0314 	add.w	r3, r7, #20
 80011b8:	4619      	mov	r1, r3
 80011ba:	4805      	ldr	r0, [pc, #20]	@ (80011d0 <HAL_SPI_MspInit+0x84>)
 80011bc:	f001 fef8 	bl	8002fb0 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 80011c0:	bf00      	nop
 80011c2:	3728      	adds	r7, #40	@ 0x28
 80011c4:	46bd      	mov	sp, r7
 80011c6:	bd80      	pop	{r7, pc}
 80011c8:	40003c00 	.word	0x40003c00
 80011cc:	40021000 	.word	0x40021000
 80011d0:	48000800 	.word	0x48000800

080011d4 <HAL_SPI_MspDeInit>:

void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b082      	sub	sp, #8
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]

  if(spiHandle->Instance==SPI3)
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	4a08      	ldr	r2, [pc, #32]	@ (8001204 <HAL_SPI_MspDeInit+0x30>)
 80011e2:	4293      	cmp	r3, r2
 80011e4:	d10a      	bne.n	80011fc <HAL_SPI_MspDeInit+0x28>
  {
  /* USER CODE BEGIN SPI3_MspDeInit 0 */

  /* USER CODE END SPI3_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI3_CLK_DISABLE();
 80011e6:	4b08      	ldr	r3, [pc, #32]	@ (8001208 <HAL_SPI_MspDeInit+0x34>)
 80011e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011ea:	4a07      	ldr	r2, [pc, #28]	@ (8001208 <HAL_SPI_MspDeInit+0x34>)
 80011ec:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80011f0:	6593      	str	r3, [r2, #88]	@ 0x58
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12);
 80011f2:	f44f 51e0 	mov.w	r1, #7168	@ 0x1c00
 80011f6:	4805      	ldr	r0, [pc, #20]	@ (800120c <HAL_SPI_MspDeInit+0x38>)
 80011f8:	f002 f884 	bl	8003304 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN SPI3_MspDeInit 1 */

  /* USER CODE END SPI3_MspDeInit 1 */
  }
}
 80011fc:	bf00      	nop
 80011fe:	3708      	adds	r7, #8
 8001200:	46bd      	mov	sp, r7
 8001202:	bd80      	pop	{r7, pc}
 8001204:	40003c00 	.word	0x40003c00
 8001208:	40021000 	.word	0x40021000
 800120c:	48000800 	.word	0x48000800

08001210 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b082      	sub	sp, #8
 8001214:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001216:	4b11      	ldr	r3, [pc, #68]	@ (800125c <HAL_MspInit+0x4c>)
 8001218:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800121a:	4a10      	ldr	r2, [pc, #64]	@ (800125c <HAL_MspInit+0x4c>)
 800121c:	f043 0301 	orr.w	r3, r3, #1
 8001220:	6613      	str	r3, [r2, #96]	@ 0x60
 8001222:	4b0e      	ldr	r3, [pc, #56]	@ (800125c <HAL_MspInit+0x4c>)
 8001224:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001226:	f003 0301 	and.w	r3, r3, #1
 800122a:	607b      	str	r3, [r7, #4]
 800122c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800122e:	4b0b      	ldr	r3, [pc, #44]	@ (800125c <HAL_MspInit+0x4c>)
 8001230:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001232:	4a0a      	ldr	r2, [pc, #40]	@ (800125c <HAL_MspInit+0x4c>)
 8001234:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001238:	6593      	str	r3, [r2, #88]	@ 0x58
 800123a:	4b08      	ldr	r3, [pc, #32]	@ (800125c <HAL_MspInit+0x4c>)
 800123c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800123e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001242:	603b      	str	r3, [r7, #0]
 8001244:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001246:	2200      	movs	r2, #0
 8001248:	210f      	movs	r1, #15
 800124a:	f06f 0001 	mvn.w	r0, #1
 800124e:	f001 fc0f 	bl	8002a70 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001252:	bf00      	nop
 8001254:	3708      	adds	r7, #8
 8001256:	46bd      	mov	sp, r7
 8001258:	bd80      	pop	{r7, pc}
 800125a:	bf00      	nop
 800125c:	40021000 	.word	0x40021000

08001260 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b08e      	sub	sp, #56	@ 0x38
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8001268:	2300      	movs	r3, #0
 800126a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM5 clock */
  __HAL_RCC_TIM5_CLK_ENABLE();
 800126e:	4b34      	ldr	r3, [pc, #208]	@ (8001340 <HAL_InitTick+0xe0>)
 8001270:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001272:	4a33      	ldr	r2, [pc, #204]	@ (8001340 <HAL_InitTick+0xe0>)
 8001274:	f043 0308 	orr.w	r3, r3, #8
 8001278:	6593      	str	r3, [r2, #88]	@ 0x58
 800127a:	4b31      	ldr	r3, [pc, #196]	@ (8001340 <HAL_InitTick+0xe0>)
 800127c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800127e:	f003 0308 	and.w	r3, r3, #8
 8001282:	60fb      	str	r3, [r7, #12]
 8001284:	68fb      	ldr	r3, [r7, #12]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001286:	f107 0210 	add.w	r2, r7, #16
 800128a:	f107 0314 	add.w	r3, r7, #20
 800128e:	4611      	mov	r1, r2
 8001290:	4618      	mov	r0, r3
 8001292:	f002 ff5f 	bl	8004154 <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001296:	6a3b      	ldr	r3, [r7, #32]
 8001298:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM5 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800129a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800129c:	2b00      	cmp	r3, #0
 800129e:	d103      	bne.n	80012a8 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80012a0:	f002 ff2c 	bl	80040fc <HAL_RCC_GetPCLK1Freq>
 80012a4:	6378      	str	r0, [r7, #52]	@ 0x34
 80012a6:	e004      	b.n	80012b2 <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80012a8:	f002 ff28 	bl	80040fc <HAL_RCC_GetPCLK1Freq>
 80012ac:	4603      	mov	r3, r0
 80012ae:	005b      	lsls	r3, r3, #1
 80012b0:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM5 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80012b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80012b4:	4a23      	ldr	r2, [pc, #140]	@ (8001344 <HAL_InitTick+0xe4>)
 80012b6:	fba2 2303 	umull	r2, r3, r2, r3
 80012ba:	0c9b      	lsrs	r3, r3, #18
 80012bc:	3b01      	subs	r3, #1
 80012be:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM5 */
  htim5.Instance = TIM5;
 80012c0:	4b21      	ldr	r3, [pc, #132]	@ (8001348 <HAL_InitTick+0xe8>)
 80012c2:	4a22      	ldr	r2, [pc, #136]	@ (800134c <HAL_InitTick+0xec>)
 80012c4:	601a      	str	r2, [r3, #0]
  + Period = [(TIM5CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim5.Init.Period = (1000000U / 1000U) - 1U;
 80012c6:	4b20      	ldr	r3, [pc, #128]	@ (8001348 <HAL_InitTick+0xe8>)
 80012c8:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80012cc:	60da      	str	r2, [r3, #12]
  htim5.Init.Prescaler = uwPrescalerValue;
 80012ce:	4a1e      	ldr	r2, [pc, #120]	@ (8001348 <HAL_InitTick+0xe8>)
 80012d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80012d2:	6053      	str	r3, [r2, #4]
  htim5.Init.ClockDivision = 0;
 80012d4:	4b1c      	ldr	r3, [pc, #112]	@ (8001348 <HAL_InitTick+0xe8>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	611a      	str	r2, [r3, #16]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012da:	4b1b      	ldr	r3, [pc, #108]	@ (8001348 <HAL_InitTick+0xe8>)
 80012dc:	2200      	movs	r2, #0
 80012de:	609a      	str	r2, [r3, #8]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012e0:	4b19      	ldr	r3, [pc, #100]	@ (8001348 <HAL_InitTick+0xe8>)
 80012e2:	2200      	movs	r2, #0
 80012e4:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim5);
 80012e6:	4818      	ldr	r0, [pc, #96]	@ (8001348 <HAL_InitTick+0xe8>)
 80012e8:	f004 f828 	bl	800533c <HAL_TIM_Base_Init>
 80012ec:	4603      	mov	r3, r0
 80012ee:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 80012f2:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d11b      	bne.n	8001332 <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim5);
 80012fa:	4813      	ldr	r0, [pc, #76]	@ (8001348 <HAL_InitTick+0xe8>)
 80012fc:	f004 f8de 	bl	80054bc <HAL_TIM_Base_Start_IT>
 8001300:	4603      	mov	r3, r0
 8001302:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001306:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800130a:	2b00      	cmp	r3, #0
 800130c:	d111      	bne.n	8001332 <HAL_InitTick+0xd2>
    {
    /* Enable the TIM5 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM5_IRQn);
 800130e:	2032      	movs	r0, #50	@ 0x32
 8001310:	f001 fbca 	bl	8002aa8 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	2b0f      	cmp	r3, #15
 8001318:	d808      	bhi.n	800132c <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM5_IRQn, TickPriority, 0U);
 800131a:	2200      	movs	r2, #0
 800131c:	6879      	ldr	r1, [r7, #4]
 800131e:	2032      	movs	r0, #50	@ 0x32
 8001320:	f001 fba6 	bl	8002a70 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001324:	4a0a      	ldr	r2, [pc, #40]	@ (8001350 <HAL_InitTick+0xf0>)
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	6013      	str	r3, [r2, #0]
 800132a:	e002      	b.n	8001332 <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 800132c:	2301      	movs	r3, #1
 800132e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001332:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001336:	4618      	mov	r0, r3
 8001338:	3738      	adds	r7, #56	@ 0x38
 800133a:	46bd      	mov	sp, r7
 800133c:	bd80      	pop	{r7, pc}
 800133e:	bf00      	nop
 8001340:	40021000 	.word	0x40021000
 8001344:	431bde83 	.word	0x431bde83
 8001348:	20000204 	.word	0x20000204
 800134c:	40000c00 	.word	0x40000c00
 8001350:	200000bc 	.word	0x200000bc

08001354 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001354:	b480      	push	{r7}
 8001356:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001358:	bf00      	nop
 800135a:	e7fd      	b.n	8001358 <NMI_Handler+0x4>

0800135c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800135c:	b480      	push	{r7}
 800135e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001360:	bf00      	nop
 8001362:	e7fd      	b.n	8001360 <HardFault_Handler+0x4>

08001364 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001364:	b480      	push	{r7}
 8001366:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001368:	bf00      	nop
 800136a:	e7fd      	b.n	8001368 <MemManage_Handler+0x4>

0800136c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800136c:	b480      	push	{r7}
 800136e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001370:	bf00      	nop
 8001372:	e7fd      	b.n	8001370 <BusFault_Handler+0x4>

08001374 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001374:	b480      	push	{r7}
 8001376:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001378:	bf00      	nop
 800137a:	e7fd      	b.n	8001378 <UsageFault_Handler+0x4>

0800137c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800137c:	b480      	push	{r7}
 800137e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001380:	bf00      	nop
 8001382:	46bd      	mov	sp, r7
 8001384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001388:	4770      	bx	lr
	...

0800138c <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001390:	4802      	ldr	r0, [pc, #8]	@ (800139c <DMA1_Channel6_IRQHandler+0x10>)
 8001392:	f001 fd2e 	bl	8002df2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8001396:	bf00      	nop
 8001398:	bd80      	pop	{r7, pc}
 800139a:	bf00      	nop
 800139c:	20000328 	.word	0x20000328

080013a0 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80013a4:	4802      	ldr	r0, [pc, #8]	@ (80013b0 <DMA1_Channel7_IRQHandler+0x10>)
 80013a6:	f001 fd24 	bl	8002df2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 80013aa:	bf00      	nop
 80013ac:	bd80      	pop	{r7, pc}
 80013ae:	bf00      	nop
 80013b0:	20000370 	.word	0x20000370

080013b4 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(AD_BUSY_Pin);
 80013b8:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80013bc:	f002 f8ae 	bl	800351c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80013c0:	bf00      	nop
 80013c2:	bd80      	pop	{r7, pc}

080013c4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80013c8:	4802      	ldr	r0, [pc, #8]	@ (80013d4 <USART2_IRQHandler+0x10>)
 80013ca:	f004 fc3b 	bl	8005c44 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80013ce:	bf00      	nop
 80013d0:	bd80      	pop	{r7, pc}
 80013d2:	bf00      	nop
 80013d4:	200002a0 	.word	0x200002a0

080013d8 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 80013dc:	4802      	ldr	r0, [pc, #8]	@ (80013e8 <TIM5_IRQHandler+0x10>)
 80013de:	f004 f8dd 	bl	800559c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 80013e2:	bf00      	nop
 80013e4:	bd80      	pop	{r7, pc}
 80013e6:	bf00      	nop
 80013e8:	20000204 	.word	0x20000204

080013ec <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80013ec:	b480      	push	{r7}
 80013ee:	af00      	add	r7, sp, #0
  return 1;
 80013f0:	2301      	movs	r3, #1
}
 80013f2:	4618      	mov	r0, r3
 80013f4:	46bd      	mov	sp, r7
 80013f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fa:	4770      	bx	lr

080013fc <_kill>:

int _kill(int pid, int sig)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b082      	sub	sp, #8
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
 8001404:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001406:	f009 fa2d 	bl	800a864 <__errno>
 800140a:	4603      	mov	r3, r0
 800140c:	2216      	movs	r2, #22
 800140e:	601a      	str	r2, [r3, #0]
  return -1;
 8001410:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001414:	4618      	mov	r0, r3
 8001416:	3708      	adds	r7, #8
 8001418:	46bd      	mov	sp, r7
 800141a:	bd80      	pop	{r7, pc}

0800141c <_exit>:

void _exit (int status)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b082      	sub	sp, #8
 8001420:	af00      	add	r7, sp, #0
 8001422:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001424:	f04f 31ff 	mov.w	r1, #4294967295
 8001428:	6878      	ldr	r0, [r7, #4]
 800142a:	f7ff ffe7 	bl	80013fc <_kill>
  while (1) {}    /* Make sure we hang here */
 800142e:	bf00      	nop
 8001430:	e7fd      	b.n	800142e <_exit+0x12>

08001432 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001432:	b580      	push	{r7, lr}
 8001434:	b086      	sub	sp, #24
 8001436:	af00      	add	r7, sp, #0
 8001438:	60f8      	str	r0, [r7, #12]
 800143a:	60b9      	str	r1, [r7, #8]
 800143c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800143e:	2300      	movs	r3, #0
 8001440:	617b      	str	r3, [r7, #20]
 8001442:	e00a      	b.n	800145a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001444:	f3af 8000 	nop.w
 8001448:	4601      	mov	r1, r0
 800144a:	68bb      	ldr	r3, [r7, #8]
 800144c:	1c5a      	adds	r2, r3, #1
 800144e:	60ba      	str	r2, [r7, #8]
 8001450:	b2ca      	uxtb	r2, r1
 8001452:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001454:	697b      	ldr	r3, [r7, #20]
 8001456:	3301      	adds	r3, #1
 8001458:	617b      	str	r3, [r7, #20]
 800145a:	697a      	ldr	r2, [r7, #20]
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	429a      	cmp	r2, r3
 8001460:	dbf0      	blt.n	8001444 <_read+0x12>
  }

  return len;
 8001462:	687b      	ldr	r3, [r7, #4]
}
 8001464:	4618      	mov	r0, r3
 8001466:	3718      	adds	r7, #24
 8001468:	46bd      	mov	sp, r7
 800146a:	bd80      	pop	{r7, pc}

0800146c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	b086      	sub	sp, #24
 8001470:	af00      	add	r7, sp, #0
 8001472:	60f8      	str	r0, [r7, #12]
 8001474:	60b9      	str	r1, [r7, #8]
 8001476:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001478:	2300      	movs	r3, #0
 800147a:	617b      	str	r3, [r7, #20]
 800147c:	e009      	b.n	8001492 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800147e:	68bb      	ldr	r3, [r7, #8]
 8001480:	1c5a      	adds	r2, r3, #1
 8001482:	60ba      	str	r2, [r7, #8]
 8001484:	781b      	ldrb	r3, [r3, #0]
 8001486:	4618      	mov	r0, r3
 8001488:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800148c:	697b      	ldr	r3, [r7, #20]
 800148e:	3301      	adds	r3, #1
 8001490:	617b      	str	r3, [r7, #20]
 8001492:	697a      	ldr	r2, [r7, #20]
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	429a      	cmp	r2, r3
 8001498:	dbf1      	blt.n	800147e <_write+0x12>
  }
  return len;
 800149a:	687b      	ldr	r3, [r7, #4]
}
 800149c:	4618      	mov	r0, r3
 800149e:	3718      	adds	r7, #24
 80014a0:	46bd      	mov	sp, r7
 80014a2:	bd80      	pop	{r7, pc}

080014a4 <_close>:

int _close(int file)
{
 80014a4:	b480      	push	{r7}
 80014a6:	b083      	sub	sp, #12
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80014ac:	f04f 33ff 	mov.w	r3, #4294967295
}
 80014b0:	4618      	mov	r0, r3
 80014b2:	370c      	adds	r7, #12
 80014b4:	46bd      	mov	sp, r7
 80014b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ba:	4770      	bx	lr

080014bc <_fstat>:


int _fstat(int file, struct stat *st)
{
 80014bc:	b480      	push	{r7}
 80014be:	b083      	sub	sp, #12
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]
 80014c4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80014c6:	683b      	ldr	r3, [r7, #0]
 80014c8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80014cc:	605a      	str	r2, [r3, #4]
  return 0;
 80014ce:	2300      	movs	r3, #0
}
 80014d0:	4618      	mov	r0, r3
 80014d2:	370c      	adds	r7, #12
 80014d4:	46bd      	mov	sp, r7
 80014d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014da:	4770      	bx	lr

080014dc <_isatty>:

int _isatty(int file)
{
 80014dc:	b480      	push	{r7}
 80014de:	b083      	sub	sp, #12
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80014e4:	2301      	movs	r3, #1
}
 80014e6:	4618      	mov	r0, r3
 80014e8:	370c      	adds	r7, #12
 80014ea:	46bd      	mov	sp, r7
 80014ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f0:	4770      	bx	lr

080014f2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80014f2:	b480      	push	{r7}
 80014f4:	b085      	sub	sp, #20
 80014f6:	af00      	add	r7, sp, #0
 80014f8:	60f8      	str	r0, [r7, #12]
 80014fa:	60b9      	str	r1, [r7, #8]
 80014fc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80014fe:	2300      	movs	r3, #0
}
 8001500:	4618      	mov	r0, r3
 8001502:	3714      	adds	r7, #20
 8001504:	46bd      	mov	sp, r7
 8001506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150a:	4770      	bx	lr

0800150c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b086      	sub	sp, #24
 8001510:	af00      	add	r7, sp, #0
 8001512:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001514:	4a14      	ldr	r2, [pc, #80]	@ (8001568 <_sbrk+0x5c>)
 8001516:	4b15      	ldr	r3, [pc, #84]	@ (800156c <_sbrk+0x60>)
 8001518:	1ad3      	subs	r3, r2, r3
 800151a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800151c:	697b      	ldr	r3, [r7, #20]
 800151e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001520:	4b13      	ldr	r3, [pc, #76]	@ (8001570 <_sbrk+0x64>)
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	2b00      	cmp	r3, #0
 8001526:	d102      	bne.n	800152e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001528:	4b11      	ldr	r3, [pc, #68]	@ (8001570 <_sbrk+0x64>)
 800152a:	4a12      	ldr	r2, [pc, #72]	@ (8001574 <_sbrk+0x68>)
 800152c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800152e:	4b10      	ldr	r3, [pc, #64]	@ (8001570 <_sbrk+0x64>)
 8001530:	681a      	ldr	r2, [r3, #0]
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	4413      	add	r3, r2
 8001536:	693a      	ldr	r2, [r7, #16]
 8001538:	429a      	cmp	r2, r3
 800153a:	d207      	bcs.n	800154c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800153c:	f009 f992 	bl	800a864 <__errno>
 8001540:	4603      	mov	r3, r0
 8001542:	220c      	movs	r2, #12
 8001544:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001546:	f04f 33ff 	mov.w	r3, #4294967295
 800154a:	e009      	b.n	8001560 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800154c:	4b08      	ldr	r3, [pc, #32]	@ (8001570 <_sbrk+0x64>)
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001552:	4b07      	ldr	r3, [pc, #28]	@ (8001570 <_sbrk+0x64>)
 8001554:	681a      	ldr	r2, [r3, #0]
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	4413      	add	r3, r2
 800155a:	4a05      	ldr	r2, [pc, #20]	@ (8001570 <_sbrk+0x64>)
 800155c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800155e:	68fb      	ldr	r3, [r7, #12]
}
 8001560:	4618      	mov	r0, r3
 8001562:	3718      	adds	r7, #24
 8001564:	46bd      	mov	sp, r7
 8001566:	bd80      	pop	{r7, pc}
 8001568:	20018000 	.word	0x20018000
 800156c:	00000400 	.word	0x00000400
 8001570:	20000250 	.word	0x20000250
 8001574:	20001e50 	.word	0x20001e50

08001578 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001578:	b480      	push	{r7}
 800157a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800157c:	4b06      	ldr	r3, [pc, #24]	@ (8001598 <SystemInit+0x20>)
 800157e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001582:	4a05      	ldr	r2, [pc, #20]	@ (8001598 <SystemInit+0x20>)
 8001584:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001588:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 800158c:	bf00      	nop
 800158e:	46bd      	mov	sp, r7
 8001590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001594:	4770      	bx	lr
 8001596:	bf00      	nop
 8001598:	e000ed00 	.word	0xe000ed00

0800159c <MX_TIM6_Init>:

TIM_HandleTypeDef htim6;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b084      	sub	sp, #16
 80015a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015a2:	1d3b      	adds	r3, r7, #4
 80015a4:	2200      	movs	r2, #0
 80015a6:	601a      	str	r2, [r3, #0]
 80015a8:	605a      	str	r2, [r3, #4]
 80015aa:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80015ac:	4b14      	ldr	r3, [pc, #80]	@ (8001600 <MX_TIM6_Init+0x64>)
 80015ae:	4a15      	ldr	r2, [pc, #84]	@ (8001604 <MX_TIM6_Init+0x68>)
 80015b0:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 80-1;
 80015b2:	4b13      	ldr	r3, [pc, #76]	@ (8001600 <MX_TIM6_Init+0x64>)
 80015b4:	224f      	movs	r2, #79	@ 0x4f
 80015b6:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015b8:	4b11      	ldr	r3, [pc, #68]	@ (8001600 <MX_TIM6_Init+0x64>)
 80015ba:	2200      	movs	r2, #0
 80015bc:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1000-1;
 80015be:	4b10      	ldr	r3, [pc, #64]	@ (8001600 <MX_TIM6_Init+0x64>)
 80015c0:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80015c4:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015c6:	4b0e      	ldr	r3, [pc, #56]	@ (8001600 <MX_TIM6_Init+0x64>)
 80015c8:	2200      	movs	r2, #0
 80015ca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80015cc:	480c      	ldr	r0, [pc, #48]	@ (8001600 <MX_TIM6_Init+0x64>)
 80015ce:	f003 feb5 	bl	800533c <HAL_TIM_Base_Init>
 80015d2:	4603      	mov	r3, r0
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d001      	beq.n	80015dc <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 80015d8:	f7ff fc46 	bl	8000e68 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015dc:	2300      	movs	r3, #0
 80015de:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015e0:	2300      	movs	r3, #0
 80015e2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80015e4:	1d3b      	adds	r3, r7, #4
 80015e6:	4619      	mov	r1, r3
 80015e8:	4805      	ldr	r0, [pc, #20]	@ (8001600 <MX_TIM6_Init+0x64>)
 80015ea:	f004 f9ad 	bl	8005948 <HAL_TIMEx_MasterConfigSynchronization>
 80015ee:	4603      	mov	r3, r0
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d001      	beq.n	80015f8 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 80015f4:	f7ff fc38 	bl	8000e68 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80015f8:	bf00      	nop
 80015fa:	3710      	adds	r7, #16
 80015fc:	46bd      	mov	sp, r7
 80015fe:	bd80      	pop	{r7, pc}
 8001600:	20000254 	.word	0x20000254
 8001604:	40001000 	.word	0x40001000

08001608 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001608:	b480      	push	{r7}
 800160a:	b085      	sub	sp, #20
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	4a0a      	ldr	r2, [pc, #40]	@ (8001640 <HAL_TIM_Base_MspInit+0x38>)
 8001616:	4293      	cmp	r3, r2
 8001618:	d10b      	bne.n	8001632 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 800161a:	4b0a      	ldr	r3, [pc, #40]	@ (8001644 <HAL_TIM_Base_MspInit+0x3c>)
 800161c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800161e:	4a09      	ldr	r2, [pc, #36]	@ (8001644 <HAL_TIM_Base_MspInit+0x3c>)
 8001620:	f043 0310 	orr.w	r3, r3, #16
 8001624:	6593      	str	r3, [r2, #88]	@ 0x58
 8001626:	4b07      	ldr	r3, [pc, #28]	@ (8001644 <HAL_TIM_Base_MspInit+0x3c>)
 8001628:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800162a:	f003 0310 	and.w	r3, r3, #16
 800162e:	60fb      	str	r3, [r7, #12]
 8001630:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8001632:	bf00      	nop
 8001634:	3714      	adds	r7, #20
 8001636:	46bd      	mov	sp, r7
 8001638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163c:	4770      	bx	lr
 800163e:	bf00      	nop
 8001640:	40001000 	.word	0x40001000
 8001644:	40021000 	.word	0x40021000

08001648 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800164c:	4b14      	ldr	r3, [pc, #80]	@ (80016a0 <MX_USART2_UART_Init+0x58>)
 800164e:	4a15      	ldr	r2, [pc, #84]	@ (80016a4 <MX_USART2_UART_Init+0x5c>)
 8001650:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001652:	4b13      	ldr	r3, [pc, #76]	@ (80016a0 <MX_USART2_UART_Init+0x58>)
 8001654:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001658:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800165a:	4b11      	ldr	r3, [pc, #68]	@ (80016a0 <MX_USART2_UART_Init+0x58>)
 800165c:	2200      	movs	r2, #0
 800165e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001660:	4b0f      	ldr	r3, [pc, #60]	@ (80016a0 <MX_USART2_UART_Init+0x58>)
 8001662:	2200      	movs	r2, #0
 8001664:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001666:	4b0e      	ldr	r3, [pc, #56]	@ (80016a0 <MX_USART2_UART_Init+0x58>)
 8001668:	2200      	movs	r2, #0
 800166a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800166c:	4b0c      	ldr	r3, [pc, #48]	@ (80016a0 <MX_USART2_UART_Init+0x58>)
 800166e:	220c      	movs	r2, #12
 8001670:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001672:	4b0b      	ldr	r3, [pc, #44]	@ (80016a0 <MX_USART2_UART_Init+0x58>)
 8001674:	2200      	movs	r2, #0
 8001676:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001678:	4b09      	ldr	r3, [pc, #36]	@ (80016a0 <MX_USART2_UART_Init+0x58>)
 800167a:	2200      	movs	r2, #0
 800167c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800167e:	4b08      	ldr	r3, [pc, #32]	@ (80016a0 <MX_USART2_UART_Init+0x58>)
 8001680:	2200      	movs	r2, #0
 8001682:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001684:	4b06      	ldr	r3, [pc, #24]	@ (80016a0 <MX_USART2_UART_Init+0x58>)
 8001686:	2200      	movs	r2, #0
 8001688:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800168a:	4805      	ldr	r0, [pc, #20]	@ (80016a0 <MX_USART2_UART_Init+0x58>)
 800168c:	f004 fa02 	bl	8005a94 <HAL_UART_Init>
 8001690:	4603      	mov	r3, r0
 8001692:	2b00      	cmp	r3, #0
 8001694:	d001      	beq.n	800169a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001696:	f7ff fbe7 	bl	8000e68 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800169a:	bf00      	nop
 800169c:	bd80      	pop	{r7, pc}
 800169e:	bf00      	nop
 80016a0:	200002a0 	.word	0x200002a0
 80016a4:	40004400 	.word	0x40004400

080016a8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b0ac      	sub	sp, #176	@ 0xb0
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016b0:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80016b4:	2200      	movs	r2, #0
 80016b6:	601a      	str	r2, [r3, #0]
 80016b8:	605a      	str	r2, [r3, #4]
 80016ba:	609a      	str	r2, [r3, #8]
 80016bc:	60da      	str	r2, [r3, #12]
 80016be:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80016c0:	f107 0314 	add.w	r3, r7, #20
 80016c4:	2288      	movs	r2, #136	@ 0x88
 80016c6:	2100      	movs	r1, #0
 80016c8:	4618      	mov	r0, r3
 80016ca:	f009 f810 	bl	800a6ee <memset>
  if(uartHandle->Instance==USART2)
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	4a4b      	ldr	r2, [pc, #300]	@ (8001800 <HAL_UART_MspInit+0x158>)
 80016d4:	4293      	cmp	r3, r2
 80016d6:	f040 808e 	bne.w	80017f6 <HAL_UART_MspInit+0x14e>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80016da:	2302      	movs	r3, #2
 80016dc:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80016de:	2300      	movs	r3, #0
 80016e0:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80016e2:	f107 0314 	add.w	r3, r7, #20
 80016e6:	4618      	mov	r0, r3
 80016e8:	f002 fdc6 	bl	8004278 <HAL_RCCEx_PeriphCLKConfig>
 80016ec:	4603      	mov	r3, r0
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d001      	beq.n	80016f6 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80016f2:	f7ff fbb9 	bl	8000e68 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80016f6:	4b43      	ldr	r3, [pc, #268]	@ (8001804 <HAL_UART_MspInit+0x15c>)
 80016f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016fa:	4a42      	ldr	r2, [pc, #264]	@ (8001804 <HAL_UART_MspInit+0x15c>)
 80016fc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001700:	6593      	str	r3, [r2, #88]	@ 0x58
 8001702:	4b40      	ldr	r3, [pc, #256]	@ (8001804 <HAL_UART_MspInit+0x15c>)
 8001704:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001706:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800170a:	613b      	str	r3, [r7, #16]
 800170c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800170e:	4b3d      	ldr	r3, [pc, #244]	@ (8001804 <HAL_UART_MspInit+0x15c>)
 8001710:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001712:	4a3c      	ldr	r2, [pc, #240]	@ (8001804 <HAL_UART_MspInit+0x15c>)
 8001714:	f043 0301 	orr.w	r3, r3, #1
 8001718:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800171a:	4b3a      	ldr	r3, [pc, #232]	@ (8001804 <HAL_UART_MspInit+0x15c>)
 800171c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800171e:	f003 0301 	and.w	r3, r3, #1
 8001722:	60fb      	str	r3, [r7, #12]
 8001724:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001726:	230c      	movs	r3, #12
 8001728:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800172c:	2302      	movs	r3, #2
 800172e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001732:	2300      	movs	r3, #0
 8001734:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001738:	2303      	movs	r3, #3
 800173a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800173e:	2307      	movs	r3, #7
 8001740:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001744:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001748:	4619      	mov	r1, r3
 800174a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800174e:	f001 fc2f 	bl	8002fb0 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8001752:	4b2d      	ldr	r3, [pc, #180]	@ (8001808 <HAL_UART_MspInit+0x160>)
 8001754:	4a2d      	ldr	r2, [pc, #180]	@ (800180c <HAL_UART_MspInit+0x164>)
 8001756:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_2;
 8001758:	4b2b      	ldr	r3, [pc, #172]	@ (8001808 <HAL_UART_MspInit+0x160>)
 800175a:	2202      	movs	r2, #2
 800175c:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800175e:	4b2a      	ldr	r3, [pc, #168]	@ (8001808 <HAL_UART_MspInit+0x160>)
 8001760:	2200      	movs	r2, #0
 8001762:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001764:	4b28      	ldr	r3, [pc, #160]	@ (8001808 <HAL_UART_MspInit+0x160>)
 8001766:	2200      	movs	r2, #0
 8001768:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800176a:	4b27      	ldr	r3, [pc, #156]	@ (8001808 <HAL_UART_MspInit+0x160>)
 800176c:	2280      	movs	r2, #128	@ 0x80
 800176e:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001770:	4b25      	ldr	r3, [pc, #148]	@ (8001808 <HAL_UART_MspInit+0x160>)
 8001772:	2200      	movs	r2, #0
 8001774:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001776:	4b24      	ldr	r3, [pc, #144]	@ (8001808 <HAL_UART_MspInit+0x160>)
 8001778:	2200      	movs	r2, #0
 800177a:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 800177c:	4b22      	ldr	r3, [pc, #136]	@ (8001808 <HAL_UART_MspInit+0x160>)
 800177e:	2200      	movs	r2, #0
 8001780:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001782:	4b21      	ldr	r3, [pc, #132]	@ (8001808 <HAL_UART_MspInit+0x160>)
 8001784:	2200      	movs	r2, #0
 8001786:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8001788:	481f      	ldr	r0, [pc, #124]	@ (8001808 <HAL_UART_MspInit+0x160>)
 800178a:	f001 f99b 	bl	8002ac4 <HAL_DMA_Init>
 800178e:	4603      	mov	r3, r0
 8001790:	2b00      	cmp	r3, #0
 8001792:	d001      	beq.n	8001798 <HAL_UART_MspInit+0xf0>
    {
      Error_Handler();
 8001794:	f7ff fb68 	bl	8000e68 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	4a1b      	ldr	r2, [pc, #108]	@ (8001808 <HAL_UART_MspInit+0x160>)
 800179c:	675a      	str	r2, [r3, #116]	@ 0x74
 800179e:	4a1a      	ldr	r2, [pc, #104]	@ (8001808 <HAL_UART_MspInit+0x160>)
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel7;
 80017a4:	4b1a      	ldr	r3, [pc, #104]	@ (8001810 <HAL_UART_MspInit+0x168>)
 80017a6:	4a1b      	ldr	r2, [pc, #108]	@ (8001814 <HAL_UART_MspInit+0x16c>)
 80017a8:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_2;
 80017aa:	4b19      	ldr	r3, [pc, #100]	@ (8001810 <HAL_UART_MspInit+0x168>)
 80017ac:	2202      	movs	r2, #2
 80017ae:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80017b0:	4b17      	ldr	r3, [pc, #92]	@ (8001810 <HAL_UART_MspInit+0x168>)
 80017b2:	2210      	movs	r2, #16
 80017b4:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80017b6:	4b16      	ldr	r3, [pc, #88]	@ (8001810 <HAL_UART_MspInit+0x168>)
 80017b8:	2200      	movs	r2, #0
 80017ba:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80017bc:	4b14      	ldr	r3, [pc, #80]	@ (8001810 <HAL_UART_MspInit+0x168>)
 80017be:	2280      	movs	r2, #128	@ 0x80
 80017c0:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80017c2:	4b13      	ldr	r3, [pc, #76]	@ (8001810 <HAL_UART_MspInit+0x168>)
 80017c4:	2200      	movs	r2, #0
 80017c6:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80017c8:	4b11      	ldr	r3, [pc, #68]	@ (8001810 <HAL_UART_MspInit+0x168>)
 80017ca:	2200      	movs	r2, #0
 80017cc:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80017ce:	4b10      	ldr	r3, [pc, #64]	@ (8001810 <HAL_UART_MspInit+0x168>)
 80017d0:	2200      	movs	r2, #0
 80017d2:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80017d4:	4b0e      	ldr	r3, [pc, #56]	@ (8001810 <HAL_UART_MspInit+0x168>)
 80017d6:	2200      	movs	r2, #0
 80017d8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80017da:	480d      	ldr	r0, [pc, #52]	@ (8001810 <HAL_UART_MspInit+0x168>)
 80017dc:	f001 f972 	bl	8002ac4 <HAL_DMA_Init>
 80017e0:	4603      	mov	r3, r0
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d001      	beq.n	80017ea <HAL_UART_MspInit+0x142>
    {
      Error_Handler();
 80017e6:	f7ff fb3f 	bl	8000e68 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	4a08      	ldr	r2, [pc, #32]	@ (8001810 <HAL_UART_MspInit+0x168>)
 80017ee:	671a      	str	r2, [r3, #112]	@ 0x70
 80017f0:	4a07      	ldr	r2, [pc, #28]	@ (8001810 <HAL_UART_MspInit+0x168>)
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80017f6:	bf00      	nop
 80017f8:	37b0      	adds	r7, #176	@ 0xb0
 80017fa:	46bd      	mov	sp, r7
 80017fc:	bd80      	pop	{r7, pc}
 80017fe:	bf00      	nop
 8001800:	40004400 	.word	0x40004400
 8001804:	40021000 	.word	0x40021000
 8001808:	20000328 	.word	0x20000328
 800180c:	4002006c 	.word	0x4002006c
 8001810:	20000370 	.word	0x20000370
 8001814:	40020080 	.word	0x40020080

08001818 <UARTLog>:

extern struct adf5355_init_param hadf5355;
extern struct adf5355_dev* dev;

void UARTLog(char* message)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	b082      	sub	sp, #8
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)message, strlen(message), 1000);
 8001820:	6878      	ldr	r0, [r7, #4]
 8001822:	f7fe fcdf 	bl	80001e4 <strlen>
 8001826:	4603      	mov	r3, r0
 8001828:	b29a      	uxth	r2, r3
 800182a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800182e:	6879      	ldr	r1, [r7, #4]
 8001830:	4803      	ldr	r0, [pc, #12]	@ (8001840 <UARTLog+0x28>)
 8001832:	f004 f97d 	bl	8005b30 <HAL_UART_Transmit>
}
 8001836:	bf00      	nop
 8001838:	3708      	adds	r7, #8
 800183a:	46bd      	mov	sp, r7
 800183c:	bd80      	pop	{r7, pc}
 800183e:	bf00      	nop
 8001840:	200002a0 	.word	0x200002a0

08001844 <LightLED>:

void* LightLED(void* state){
 8001844:	b580      	push	{r7, lr}
 8001846:	b084      	sub	sp, #16
 8001848:	af00      	add	r7, sp, #0
 800184a:	6078      	str	r0, [r7, #4]
	static bool ret;
	uint8_t* value = (uint8_t*)state;
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	60fb      	str	r3, [r7, #12]
	if (*value != 0 && *value != 1) ret = false;
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	781b      	ldrb	r3, [r3, #0]
 8001854:	2b00      	cmp	r3, #0
 8001856:	d007      	beq.n	8001868 <LightLED+0x24>
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	781b      	ldrb	r3, [r3, #0]
 800185c:	2b01      	cmp	r3, #1
 800185e:	d003      	beq.n	8001868 <LightLED+0x24>
 8001860:	4b09      	ldr	r3, [pc, #36]	@ (8001888 <LightLED+0x44>)
 8001862:	2200      	movs	r2, #0
 8001864:	701a      	strb	r2, [r3, #0]
 8001866:	e00a      	b.n	800187e <LightLED+0x3a>
	else {
		HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, *value);
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	781b      	ldrb	r3, [r3, #0]
 800186c:	461a      	mov	r2, r3
 800186e:	2120      	movs	r1, #32
 8001870:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001874:	f001 fe3a 	bl	80034ec <HAL_GPIO_WritePin>
		ret = true;
 8001878:	4b03      	ldr	r3, [pc, #12]	@ (8001888 <LightLED+0x44>)
 800187a:	2201      	movs	r2, #1
 800187c:	701a      	strb	r2, [r3, #0]
	}
	return &ret;
 800187e:	4b02      	ldr	r3, [pc, #8]	@ (8001888 <LightLED+0x44>)
}
 8001880:	4618      	mov	r0, r3
 8001882:	3710      	adds	r7, #16
 8001884:	46bd      	mov	sp, r7
 8001886:	bd80      	pop	{r7, pc}
 8001888:	200003b8 	.word	0x200003b8

0800188c <LoadADF5355>:

void* LoadADF5355(void* arg){
 800188c:	b580      	push	{r7, lr}
 800188e:	b084      	sub	sp, #16
 8001890:	af00      	add	r7, sp, #0
 8001892:	6078      	str	r0, [r7, #4]
	ADF5355_Param_Init();
 8001894:	f000 f90a 	bl	8001aac <ADF5355_Param_Init>
	static bool ret = false;
	int32_t response = adf5355_init(&dev, &hadf5355);
 8001898:	4907      	ldr	r1, [pc, #28]	@ (80018b8 <LoadADF5355+0x2c>)
 800189a:	4808      	ldr	r0, [pc, #32]	@ (80018bc <LoadADF5355+0x30>)
 800189c:	f000 fe50 	bl	8002540 <adf5355_init>
 80018a0:	60f8      	str	r0, [r7, #12]
	if (response == 0) ret = true;
 80018a2:	68fb      	ldr	r3, [r7, #12]
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d102      	bne.n	80018ae <LoadADF5355+0x22>
 80018a8:	4b05      	ldr	r3, [pc, #20]	@ (80018c0 <LoadADF5355+0x34>)
 80018aa:	2201      	movs	r2, #1
 80018ac:	701a      	strb	r2, [r3, #0]
	return &ret;
 80018ae:	4b04      	ldr	r3, [pc, #16]	@ (80018c0 <LoadADF5355+0x34>)

}
 80018b0:	4618      	mov	r0, r3
 80018b2:	3710      	adds	r7, #16
 80018b4:	46bd      	mov	sp, r7
 80018b6:	bd80      	pop	{r7, pc}
 80018b8:	200003c0 	.word	0x200003c0
 80018bc:	200003f0 	.word	0x200003f0
 80018c0:	200003b9 	.word	0x200003b9

080018c4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80018c4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80018fc <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80018c8:	f7ff fe56 	bl	8001578 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80018cc:	480c      	ldr	r0, [pc, #48]	@ (8001900 <LoopForever+0x6>)
  ldr r1, =_edata
 80018ce:	490d      	ldr	r1, [pc, #52]	@ (8001904 <LoopForever+0xa>)
  ldr r2, =_sidata
 80018d0:	4a0d      	ldr	r2, [pc, #52]	@ (8001908 <LoopForever+0xe>)
  movs r3, #0
 80018d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80018d4:	e002      	b.n	80018dc <LoopCopyDataInit>

080018d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80018d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80018d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80018da:	3304      	adds	r3, #4

080018dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80018dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80018de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80018e0:	d3f9      	bcc.n	80018d6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80018e2:	4a0a      	ldr	r2, [pc, #40]	@ (800190c <LoopForever+0x12>)
  ldr r4, =_ebss
 80018e4:	4c0a      	ldr	r4, [pc, #40]	@ (8001910 <LoopForever+0x16>)
  movs r3, #0
 80018e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80018e8:	e001      	b.n	80018ee <LoopFillZerobss>

080018ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80018ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80018ec:	3204      	adds	r2, #4

080018ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80018ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80018f0:	d3fb      	bcc.n	80018ea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80018f2:	f008 ffbd 	bl	800a870 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80018f6:	f7ff fa13 	bl	8000d20 <main>

080018fa <LoopForever>:

LoopForever:
    b LoopForever
 80018fa:	e7fe      	b.n	80018fa <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80018fc:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001900:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001904:	20000124 	.word	0x20000124
  ldr r2, =_sidata
 8001908:	0800bb40 	.word	0x0800bb40
  ldr r2, =_sbss
 800190c:	20000128 	.word	0x20000128
  ldr r4, =_ebss
 8001910:	20001e50 	.word	0x20001e50

08001914 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001914:	e7fe      	b.n	8001914 <ADC1_2_IRQHandler>

08001916 <ad7676_acquire_data>:

	*ad7676_data = init_data;
}

void ad7676_acquire_data(data_Collector_TypeDef* ad7676_data, int16_t sample)
{
 8001916:	b480      	push	{r7}
 8001918:	b083      	sub	sp, #12
 800191a:	af00      	add	r7, sp, #0
 800191c:	6078      	str	r0, [r7, #4]
 800191e:	460b      	mov	r3, r1
 8001920:	807b      	strh	r3, [r7, #2]
	ad7676_data->data_buf[ad7676_data->data_ptr++] = sample;
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	f503 33f8 	add.w	r3, r3, #126976	@ 0x1f000
 8001928:	f8b3 3ffe 	ldrh.w	r3, [r3, #4094]	@ 0xffe
 800192c:	1c5a      	adds	r2, r3, #1
 800192e:	b291      	uxth	r1, r2
 8001930:	687a      	ldr	r2, [r7, #4]
 8001932:	f502 32f8 	add.w	r2, r2, #126976	@ 0x1f000
 8001936:	f8a2 1ffe 	strh.w	r1, [r2, #4094]	@ 0xffe
 800193a:	461a      	mov	r2, r3
 800193c:	8879      	ldrh	r1, [r7, #2]
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
}
 8001944:	bf00      	nop
 8001946:	370c      	adds	r7, #12
 8001948:	46bd      	mov	sp, r7
 800194a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194e:	4770      	bx	lr

08001950 <ad7676_read_one_sample>:

void ad7676_read_one_sample()
{
 8001950:	b580      	push	{r7, lr}
 8001952:	b082      	sub	sp, #8
 8001954:	af00      	add	r7, sp, #0

//	(GPIOx->IDR & GPIO_Pin);
//	GPIO_TypeDef GPIOB, D0_GPIO_Port, D15_GPIO_Port
//	Pin PB3 reserved for SWD
	int16_t sample = (GPIOB->IDR & AD7676_GPIOB_MASK) | ((GPIOC->IDR & AD7676_GPIOC_MASK) << 15);
 8001956:	4b10      	ldr	r3, [pc, #64]	@ (8001998 <ad7676_read_one_sample+0x48>)
 8001958:	691b      	ldr	r3, [r3, #16]
 800195a:	b29b      	uxth	r3, r3
 800195c:	f023 030c 	bic.w	r3, r3, #12
 8001960:	b29a      	uxth	r2, r3
 8001962:	4b0e      	ldr	r3, [pc, #56]	@ (800199c <ad7676_read_one_sample+0x4c>)
 8001964:	691b      	ldr	r3, [r3, #16]
 8001966:	b29b      	uxth	r3, r3
 8001968:	03db      	lsls	r3, r3, #15
 800196a:	b29b      	uxth	r3, r3
 800196c:	4313      	orrs	r3, r2
 800196e:	b29b      	uxth	r3, r3
 8001970:	80fb      	strh	r3, [r7, #6]
	ad7676_acquire_data(ad7676_data, sample);
 8001972:	4b0b      	ldr	r3, [pc, #44]	@ (80019a0 <ad7676_read_one_sample+0x50>)
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800197a:	4611      	mov	r1, r2
 800197c:	4618      	mov	r0, r3
 800197e:	f7ff ffca 	bl	8001916 <ad7676_acquire_data>
	AD7676_CNVST_ON;
 8001982:	2201      	movs	r2, #1
 8001984:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001988:	4804      	ldr	r0, [pc, #16]	@ (800199c <ad7676_read_one_sample+0x4c>)
 800198a:	f001 fdaf 	bl	80034ec <HAL_GPIO_WritePin>
}
 800198e:	bf00      	nop
 8001990:	3708      	adds	r7, #8
 8001992:	46bd      	mov	sp, r7
 8001994:	bd80      	pop	{r7, pc}
 8001996:	bf00      	nop
 8001998:	48000400 	.word	0x48000400
 800199c:	48000800 	.word	0x48000800
 80019a0:	20000144 	.word	0x20000144

080019a4 <ad7676_start_conversion>:
	}
	ad7676_data->data_ptr = 0;
}

void ad7676_start_conversion()
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	af00      	add	r7, sp, #0
	AD7676_CNVST_OFF;
 80019a8:	2200      	movs	r2, #0
 80019aa:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80019ae:	4802      	ldr	r0, [pc, #8]	@ (80019b8 <ad7676_start_conversion+0x14>)
 80019b0:	f001 fd9c 	bl	80034ec <HAL_GPIO_WritePin>
}
 80019b4:	bf00      	nop
 80019b6:	bd80      	pop	{r7, pc}
 80019b8:	48000800 	.word	0x48000800

080019bc <ADF5355_SetFrequency>:

/******************************************************************************/
/************************** Functions Implementation **************************/
/******************************************************************************/

void* ADF5355_SetFrequency(void* new_freq){
 80019bc:	b480      	push	{r7}
 80019be:	b085      	sub	sp, #20
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
	static bool ret;
	uint32_t* value = (uint32_t*)new_freq;
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	60fb      	str	r3, [r7, #12]
	if (*value > 15000 || *value < 100) ret = false;
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	f643 2298 	movw	r2, #15000	@ 0x3a98
 80019d0:	4293      	cmp	r3, r2
 80019d2:	d803      	bhi.n	80019dc <ADF5355_SetFrequency+0x20>
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	2b63      	cmp	r3, #99	@ 0x63
 80019da:	d803      	bhi.n	80019e4 <ADF5355_SetFrequency+0x28>
 80019dc:	4b08      	ldr	r3, [pc, #32]	@ (8001a00 <ADF5355_SetFrequency+0x44>)
 80019de:	2200      	movs	r2, #0
 80019e0:	701a      	strb	r2, [r3, #0]
 80019e2:	e006      	b.n	80019f2 <ADF5355_SetFrequency+0x36>
	else {
		freq = *value;
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	4a06      	ldr	r2, [pc, #24]	@ (8001a04 <ADF5355_SetFrequency+0x48>)
 80019ea:	6013      	str	r3, [r2, #0]
		ret = true;
 80019ec:	4b04      	ldr	r3, [pc, #16]	@ (8001a00 <ADF5355_SetFrequency+0x44>)
 80019ee:	2201      	movs	r2, #1
 80019f0:	701a      	strb	r2, [r3, #0]
	}
	return &ret;
 80019f2:	4b03      	ldr	r3, [pc, #12]	@ (8001a00 <ADF5355_SetFrequency+0x44>)
}
 80019f4:	4618      	mov	r0, r3
 80019f6:	3714      	adds	r7, #20
 80019f8:	46bd      	mov	sp, r7
 80019fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fe:	4770      	bx	lr
 8001a00:	200003f4 	.word	0x200003f4
 8001a04:	200000b4 	.word	0x200000b4

08001a08 <ADF5355_SetPower>:

void* ADF5355_SetPower(void* new_pow){
 8001a08:	b480      	push	{r7}
 8001a0a:	b085      	sub	sp, #20
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]
	static bool ret;
	int8_t* value = (int8_t*)new_pow;
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	60fb      	str	r3, [r7, #12]
	if (*value > 10 || *value < -10) ret = false;
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	f993 3000 	ldrsb.w	r3, [r3]
 8001a1a:	2b0a      	cmp	r3, #10
 8001a1c:	dc05      	bgt.n	8001a2a <ADF5355_SetPower+0x22>
 8001a1e:	68fb      	ldr	r3, [r7, #12]
 8001a20:	f993 3000 	ldrsb.w	r3, [r3]
 8001a24:	f113 0f0a 	cmn.w	r3, #10
 8001a28:	da03      	bge.n	8001a32 <ADF5355_SetPower+0x2a>
 8001a2a:	4b09      	ldr	r3, [pc, #36]	@ (8001a50 <ADF5355_SetPower+0x48>)
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	701a      	strb	r2, [r3, #0]
 8001a30:	e007      	b.n	8001a42 <ADF5355_SetPower+0x3a>
	else {
		outa_power = *value;
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	f993 2000 	ldrsb.w	r2, [r3]
 8001a38:	4b06      	ldr	r3, [pc, #24]	@ (8001a54 <ADF5355_SetPower+0x4c>)
 8001a3a:	701a      	strb	r2, [r3, #0]
		ret = true;
 8001a3c:	4b04      	ldr	r3, [pc, #16]	@ (8001a50 <ADF5355_SetPower+0x48>)
 8001a3e:	2201      	movs	r2, #1
 8001a40:	701a      	strb	r2, [r3, #0]
	}
	return &ret;
 8001a42:	4b03      	ldr	r3, [pc, #12]	@ (8001a50 <ADF5355_SetPower+0x48>)
}
 8001a44:	4618      	mov	r0, r3
 8001a46:	3714      	adds	r7, #20
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4e:	4770      	bx	lr
 8001a50:	200003f5 	.word	0x200003f5
 8001a54:	200000b9 	.word	0x200000b9

08001a58 <ADF5355_Enable>:

void* ADF5355_Enable(void* state){
 8001a58:	b480      	push	{r7}
 8001a5a:	b085      	sub	sp, #20
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]
	static bool ret;
	uint8_t* value = (uint8_t*)state;
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	60fb      	str	r3, [r7, #12]
	if (*value != 0 && *value != 1) ret = false;
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	781b      	ldrb	r3, [r3, #0]
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d007      	beq.n	8001a7c <ADF5355_Enable+0x24>
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	781b      	ldrb	r3, [r3, #0]
 8001a70:	2b01      	cmp	r3, #1
 8001a72:	d003      	beq.n	8001a7c <ADF5355_Enable+0x24>
 8001a74:	4b0b      	ldr	r3, [pc, #44]	@ (8001aa4 <ADF5355_Enable+0x4c>)
 8001a76:	2200      	movs	r2, #0
 8001a78:	701a      	strb	r2, [r3, #0]
 8001a7a:	e00b      	b.n	8001a94 <ADF5355_Enable+0x3c>
	else {
		outa_en = *value;
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	781b      	ldrb	r3, [r3, #0]
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	bf14      	ite	ne
 8001a84:	2301      	movne	r3, #1
 8001a86:	2300      	moveq	r3, #0
 8001a88:	b2da      	uxtb	r2, r3
 8001a8a:	4b07      	ldr	r3, [pc, #28]	@ (8001aa8 <ADF5355_Enable+0x50>)
 8001a8c:	701a      	strb	r2, [r3, #0]
		ret = true;
 8001a8e:	4b05      	ldr	r3, [pc, #20]	@ (8001aa4 <ADF5355_Enable+0x4c>)
 8001a90:	2201      	movs	r2, #1
 8001a92:	701a      	strb	r2, [r3, #0]
	}
	return &ret;
 8001a94:	4b03      	ldr	r3, [pc, #12]	@ (8001aa4 <ADF5355_Enable+0x4c>)
}
 8001a96:	4618      	mov	r0, r3
 8001a98:	3714      	adds	r7, #20
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa0:	4770      	bx	lr
 8001aa2:	bf00      	nop
 8001aa4:	200003f6 	.word	0x200003f6
 8001aa8:	200000b8 	.word	0x200000b8

08001aac <ADF5355_Param_Init>:

void ADF5355_Param_Init(void){
 8001aac:	b480      	push	{r7}
 8001aae:	af00      	add	r7, sp, #0
	hadf5355.spi_init = &hspi3; // Wskaźnik do struktury SPI init
 8001ab0:	492d      	ldr	r1, [pc, #180]	@ (8001b68 <ADF5355_Param_Init+0xbc>)
 8001ab2:	482e      	ldr	r0, [pc, #184]	@ (8001b6c <ADF5355_Param_Init+0xc0>)
 8001ab4:	6008      	str	r0, [r1, #0]
	hadf5355.dev_id = 1; // Identyfikator urządzenia ADF5355
 8001ab6:	492c      	ldr	r1, [pc, #176]	@ (8001b68 <ADF5355_Param_Init+0xbc>)
 8001ab8:	2001      	movs	r0, #1
 8001aba:	7108      	strb	r0, [r1, #4]
	hadf5355.freq_req = freq*1000000; // Żądana częstotliwość wyjściowa w Hz
 8001abc:	492c      	ldr	r1, [pc, #176]	@ (8001b70 <ADF5355_Param_Init+0xc4>)
 8001abe:	6809      	ldr	r1, [r1, #0]
 8001ac0:	482c      	ldr	r0, [pc, #176]	@ (8001b74 <ADF5355_Param_Init+0xc8>)
 8001ac2:	fb00 f101 	mul.w	r1, r0, r1
 8001ac6:	2000      	movs	r0, #0
 8001ac8:	460a      	mov	r2, r1
 8001aca:	4603      	mov	r3, r0
 8001acc:	4926      	ldr	r1, [pc, #152]	@ (8001b68 <ADF5355_Param_Init+0xbc>)
 8001ace:	e9c1 2302 	strd	r2, r3, [r1, #8]
	hadf5355.freq_req_chan = 0; // Kanał częstotliwości
 8001ad2:	4b25      	ldr	r3, [pc, #148]	@ (8001b68 <ADF5355_Param_Init+0xbc>)
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	741a      	strb	r2, [r3, #16]
	hadf5355.clkin_freq = 120000000; // Częstotliwość zegara wejściowego w Hz
 8001ad8:	4b23      	ldr	r3, [pc, #140]	@ (8001b68 <ADF5355_Param_Init+0xbc>)
 8001ada:	4a27      	ldr	r2, [pc, #156]	@ (8001b78 <ADF5355_Param_Init+0xcc>)
 8001adc:	615a      	str	r2, [r3, #20]
	hadf5355.cp_ua = 1000; // Prąd pompy ładunkowej w mikroamperach
 8001ade:	4b22      	ldr	r3, [pc, #136]	@ (8001b68 <ADF5355_Param_Init+0xbc>)
 8001ae0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001ae4:	619a      	str	r2, [r3, #24]
	hadf5355.cp_neg_bleed_en = false; // Flaga aktywacji negatywnego prądu wycieku
 8001ae6:	4b20      	ldr	r3, [pc, #128]	@ (8001b68 <ADF5355_Param_Init+0xbc>)
 8001ae8:	2200      	movs	r2, #0
 8001aea:	771a      	strb	r2, [r3, #28]
	hadf5355.cp_gated_bleed_en = false;  // Flaga aktywacji bramkowania prądu wycieku
 8001aec:	4b1e      	ldr	r3, [pc, #120]	@ (8001b68 <ADF5355_Param_Init+0xbc>)
 8001aee:	2200      	movs	r2, #0
 8001af0:	775a      	strb	r2, [r3, #29]
	hadf5355.cp_bleed_current_polarity_en = false;  // Flaga aktywacji biegunowości prądu wycieku
 8001af2:	4b1d      	ldr	r3, [pc, #116]	@ (8001b68 <ADF5355_Param_Init+0xbc>)
 8001af4:	2200      	movs	r2, #0
 8001af6:	779a      	strb	r2, [r3, #30]
	hadf5355.mute_till_lock_en = false; // Flaga aktywacji funkcji mute till lock
 8001af8:	4b1b      	ldr	r3, [pc, #108]	@ (8001b68 <ADF5355_Param_Init+0xbc>)
 8001afa:	2200      	movs	r2, #0
 8001afc:	77da      	strb	r2, [r3, #31]
	hadf5355.outa_en = outa_en;  // Flaga aktywacji wyjścia A
 8001afe:	4b1f      	ldr	r3, [pc, #124]	@ (8001b7c <ADF5355_Param_Init+0xd0>)
 8001b00:	781a      	ldrb	r2, [r3, #0]
 8001b02:	4b19      	ldr	r3, [pc, #100]	@ (8001b68 <ADF5355_Param_Init+0xbc>)
 8001b04:	f883 2020 	strb.w	r2, [r3, #32]
	hadf5355.outb_en = false;  // Flaga aktywacji wyjścia B
 8001b08:	4b17      	ldr	r3, [pc, #92]	@ (8001b68 <ADF5355_Param_Init+0xbc>)
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
	hadf5355.outa_power = outa_power;  // Moc wyjścia A
 8001b10:	4b1b      	ldr	r3, [pc, #108]	@ (8001b80 <ADF5355_Param_Init+0xd4>)
 8001b12:	f993 3000 	ldrsb.w	r3, [r3]
 8001b16:	b2da      	uxtb	r2, r3
 8001b18:	4b13      	ldr	r3, [pc, #76]	@ (8001b68 <ADF5355_Param_Init+0xbc>)
 8001b1a:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
	hadf5355.outb_power = 0;  // Moc wyjścia B
 8001b1e:	4b12      	ldr	r3, [pc, #72]	@ (8001b68 <ADF5355_Param_Init+0xbc>)
 8001b20:	2200      	movs	r2, #0
 8001b22:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
	hadf5355.phase_detector_polarity_neg = true;  // Flaga aktywacji negatywnej polaryzacji detektora fazy
 8001b26:	4b10      	ldr	r3, [pc, #64]	@ (8001b68 <ADF5355_Param_Init+0xbc>)
 8001b28:	2201      	movs	r2, #1
 8001b2a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
	hadf5355.ref_diff_en = false;  // Flaga aktywacji różnicowego wejścia referencyjnego
 8001b2e:	4b0e      	ldr	r3, [pc, #56]	@ (8001b68 <ADF5355_Param_Init+0xbc>)
 8001b30:	2200      	movs	r2, #0
 8001b32:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
	hadf5355.mux_out_3v3_en = true;  // Flaga aktywacji wyjścia mux na 3,3V
 8001b36:	4b0c      	ldr	r3, [pc, #48]	@ (8001b68 <ADF5355_Param_Init+0xbc>)
 8001b38:	2201      	movs	r2, #1
 8001b3a:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
	hadf5355.ref_doubler_en = false;  // Flaga aktywacji podwajacza częstotliwości referencyjnej
 8001b3e:	4b0a      	ldr	r3, [pc, #40]	@ (8001b68 <ADF5355_Param_Init+0xbc>)
 8001b40:	2200      	movs	r2, #0
 8001b42:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
	hadf5355.ref_div2_en = false;  // Flaga aktywacji podzielnika przez 2
 8001b46:	4b08      	ldr	r3, [pc, #32]	@ (8001b68 <ADF5355_Param_Init+0xbc>)
 8001b48:	2200      	movs	r2, #0
 8001b4a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
	hadf5355.mux_out_sel = 0;  // Wybór wyjścia mux
 8001b4e:	4b06      	ldr	r3, [pc, #24]	@ (8001b68 <ADF5355_Param_Init+0xbc>)
 8001b50:	2200      	movs	r2, #0
 8001b52:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
	hadf5355.outb_sel_fund = false;  // Flaga wyboru częstotliwości podstawowej na wyjściu B
 8001b56:	4b04      	ldr	r3, [pc, #16]	@ (8001b68 <ADF5355_Param_Init+0xbc>)
 8001b58:	2200      	movs	r2, #0
 8001b5a:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
}
 8001b5e:	bf00      	nop
 8001b60:	46bd      	mov	sp, r7
 8001b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b66:	4770      	bx	lr
 8001b68:	200003c0 	.word	0x200003c0
 8001b6c:	200001a0 	.word	0x200001a0
 8001b70:	200000b4 	.word	0x200000b4
 8001b74:	000f4240 	.word	0x000f4240
 8001b78:	07270e00 	.word	0x07270e00
 8001b7c:	200000b8 	.word	0x200000b8
 8001b80:	200000b9 	.word	0x200000b9

08001b84 <adf5355_write>:
 * @return 0 in case of success, negative error code otherwise.
 */
static int32_t adf5355_write(struct adf5355_dev *dev,
			     uint8_t reg_addr,
			     uint32_t data)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b086      	sub	sp, #24
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	60f8      	str	r0, [r7, #12]
 8001b8c:	460b      	mov	r3, r1
 8001b8e:	607a      	str	r2, [r7, #4]
 8001b90:	72fb      	strb	r3, [r7, #11]
	uint8_t buf[ADF5355_SPI_NO_BYTES];
	uint8_t ret;
	data = data | reg_addr;
 8001b92:	7afb      	ldrb	r3, [r7, #11]
 8001b94:	687a      	ldr	r2, [r7, #4]
 8001b96:	4313      	orrs	r3, r2
 8001b98:	607b      	str	r3, [r7, #4]

	buf[0] = data >> 24;
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	0e1b      	lsrs	r3, r3, #24
 8001b9e:	b2db      	uxtb	r3, r3
 8001ba0:	743b      	strb	r3, [r7, #16]
	buf[1] = data >> 16;
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	0c1b      	lsrs	r3, r3, #16
 8001ba6:	b2db      	uxtb	r3, r3
 8001ba8:	747b      	strb	r3, [r7, #17]
	buf[2] = data >> 8;
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	0a1b      	lsrs	r3, r3, #8
 8001bae:	b2db      	uxtb	r3, r3
 8001bb0:	74bb      	strb	r3, [r7, #18]
	buf[3] = data;
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	b2db      	uxtb	r3, r3
 8001bb6:	74fb      	strb	r3, [r7, #19]

	ADF5355_CS_OFF;
 8001bb8:	2200      	movs	r2, #0
 8001bba:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001bbe:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001bc2:	f001 fc93 	bl	80034ec <HAL_GPIO_WritePin>
	ret = HAL_SPI_Transmit(dev->spi_desc, buf, NO_OS_ARRAY_SIZE(buf), HAL_MAX_DELAY);
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	6818      	ldr	r0, [r3, #0]
 8001bca:	f107 0110 	add.w	r1, r7, #16
 8001bce:	f04f 33ff 	mov.w	r3, #4294967295
 8001bd2:	2204      	movs	r2, #4
 8001bd4:	f003 f8d7 	bl	8004d86 <HAL_SPI_Transmit>
 8001bd8:	4603      	mov	r3, r0
 8001bda:	75fb      	strb	r3, [r7, #23]
	ADF5355_CS_ON;
 8001bdc:	2201      	movs	r2, #1
 8001bde:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001be2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001be6:	f001 fc81 	bl	80034ec <HAL_GPIO_WritePin>

	return ret;
 8001bea:	7dfb      	ldrb	r3, [r7, #23]
}
 8001bec:	4618      	mov	r0, r3
 8001bee:	3718      	adds	r7, #24
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	bd80      	pop	{r7, pc}

08001bf4 <adf5355_pll_fract_n_compute>:
					uint32_t *integer,
					uint32_t *fract1,
					uint32_t *fract2,
					uint32_t *mod2,
					uint32_t max_modulus2)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b088      	sub	sp, #32
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8001bfe:	e9c7 2300 	strd	r2, r3, [r7]
	uint64_t tmp;
	uint32_t gcd_div;

	tmp = no_os_do_div(&vco, pfd);
 8001c02:	f107 0108 	add.w	r1, r7, #8
 8001c06:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001c0a:	4608      	mov	r0, r1
 8001c0c:	f000 fdec 	bl	80027e8 <no_os_do_div>
 8001c10:	4602      	mov	r2, r0
 8001c12:	460b      	mov	r3, r1
 8001c14:	e9c7 2304 	strd	r2, r3, [r7, #16]
	tmp = tmp * ADF5355_MODULUS1;
 8001c18:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001c1c:	f04f 0200 	mov.w	r2, #0
 8001c20:	f04f 0300 	mov.w	r3, #0
 8001c24:	060b      	lsls	r3, r1, #24
 8001c26:	ea43 2310 	orr.w	r3, r3, r0, lsr #8
 8001c2a:	0602      	lsls	r2, r0, #24
 8001c2c:	e9c7 2304 	strd	r2, r3, [r7, #16]
	*fract2 = no_os_do_div(&tmp, pfd);
 8001c30:	f107 0110 	add.w	r1, r7, #16
 8001c34:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001c38:	4608      	mov	r0, r1
 8001c3a:	f000 fdd5 	bl	80027e8 <no_os_do_div>
 8001c3e:	4602      	mov	r2, r0
 8001c40:	460b      	mov	r3, r1
 8001c42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001c44:	601a      	str	r2, [r3, #0]

	*integer = vco;
 8001c46:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001c4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c4c:	601a      	str	r2, [r3, #0]
	*fract1 = tmp;
 8001c4e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001c52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c54:	601a      	str	r2, [r3, #0]

	*mod2 = pfd;
 8001c56:	683a      	ldr	r2, [r7, #0]
 8001c58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001c5a:	601a      	str	r2, [r3, #0]

	while (*mod2 > max_modulus2) {
 8001c5c:	e009      	b.n	8001c72 <adf5355_pll_fract_n_compute+0x7e>
		*mod2 >>= 1;
 8001c5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	085a      	lsrs	r2, r3, #1
 8001c64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001c66:	601a      	str	r2, [r3, #0]
		*fract2 >>= 1;
 8001c68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	085a      	lsrs	r2, r3, #1
 8001c6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001c70:	601a      	str	r2, [r3, #0]
	while (*mod2 > max_modulus2) {
 8001c72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001c78:	429a      	cmp	r2, r3
 8001c7a:	d3f0      	bcc.n	8001c5e <adf5355_pll_fract_n_compute+0x6a>
	}

	gcd_div = no_os_greatest_common_divisor(*fract2, *mod2);
 8001c7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001c7e:	681a      	ldr	r2, [r3, #0]
 8001c80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	4619      	mov	r1, r3
 8001c86:	4610      	mov	r0, r2
 8001c88:	f000 fd86 	bl	8002798 <no_os_greatest_common_divisor>
 8001c8c:	61f8      	str	r0, [r7, #28]
	*mod2 /= gcd_div;
 8001c8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001c90:	681a      	ldr	r2, [r3, #0]
 8001c92:	69fb      	ldr	r3, [r7, #28]
 8001c94:	fbb2 f2f3 	udiv	r2, r2, r3
 8001c98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001c9a:	601a      	str	r2, [r3, #0]
	*fract2 /= gcd_div;
 8001c9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001c9e:	681a      	ldr	r2, [r3, #0]
 8001ca0:	69fb      	ldr	r3, [r7, #28]
 8001ca2:	fbb2 f2f3 	udiv	r2, r2, r3
 8001ca6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001ca8:	601a      	str	r2, [r3, #0]
}
 8001caa:	bf00      	nop
 8001cac:	3720      	adds	r7, #32
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	bd80      	pop	{r7, pc}
	...

08001cb4 <adf5355_reg_config>:
 * @param dev - The device structure.
 * @param sync_all - Enable/diable full register synchronization.
 * @return 0 in case of success, negative error code otherwise.
 */
static int32_t adf5355_reg_config(struct adf5355_dev *dev, bool sync_all)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b086      	sub	sp, #24
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
 8001cbc:	460b      	mov	r3, r1
 8001cbe:	70fb      	strb	r3, [r7, #3]
	int32_t ret;
	uint32_t max_reg, i;

	max_reg = ((dev->dev_id == ADF4356)
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	791b      	ldrb	r3, [r3, #4]
		   || (dev->dev_id == ADF5356)) ? ADF5355_REG(13) : ADF5355_REG(12);
 8001cc4:	2b04      	cmp	r3, #4
 8001cc6:	d003      	beq.n	8001cd0 <adf5355_reg_config+0x1c>
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	791b      	ldrb	r3, [r3, #4]
 8001ccc:	2b05      	cmp	r3, #5
 8001cce:	d101      	bne.n	8001cd4 <adf5355_reg_config+0x20>
 8001cd0:	230d      	movs	r3, #13
 8001cd2:	e000      	b.n	8001cd6 <adf5355_reg_config+0x22>
 8001cd4:	230c      	movs	r3, #12
	max_reg = ((dev->dev_id == ADF4356)
 8001cd6:	613b      	str	r3, [r7, #16]

	if (sync_all || !dev->all_synced) {
 8001cd8:	78fb      	ldrb	r3, [r7, #3]
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d106      	bne.n	8001cec <adf5355_reg_config+0x38>
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	795b      	ldrb	r3, [r3, #5]
 8001ce2:	f083 0301 	eor.w	r3, r3, #1
 8001ce6:	b2db      	uxtb	r3, r3
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d01d      	beq.n	8001d28 <adf5355_reg_config+0x74>
		for (i = max_reg; i >= ADF5355_REG(1); i--) {
 8001cec:	693b      	ldr	r3, [r7, #16]
 8001cee:	617b      	str	r3, [r7, #20]
 8001cf0:	e013      	b.n	8001d1a <adf5355_reg_config+0x66>
			ret = adf5355_write(dev, ADF5355_REG(i), dev->regs[i]);
 8001cf2:	697b      	ldr	r3, [r7, #20]
 8001cf4:	b2d9      	uxtb	r1, r3
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	697a      	ldr	r2, [r7, #20]
 8001cfa:	3202      	adds	r2, #2
 8001cfc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001d00:	461a      	mov	r2, r3
 8001d02:	6878      	ldr	r0, [r7, #4]
 8001d04:	f7ff ff3e 	bl	8001b84 <adf5355_write>
 8001d08:	60f8      	str	r0, [r7, #12]
			if (ret != 0)
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d001      	beq.n	8001d14 <adf5355_reg_config+0x60>
				return ret;
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	e0a6      	b.n	8001e62 <adf5355_reg_config+0x1ae>
		for (i = max_reg; i >= ADF5355_REG(1); i--) {
 8001d14:	697b      	ldr	r3, [r7, #20]
 8001d16:	3b01      	subs	r3, #1
 8001d18:	617b      	str	r3, [r7, #20]
 8001d1a:	697b      	ldr	r3, [r7, #20]
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d1e8      	bne.n	8001cf2 <adf5355_reg_config+0x3e>
		}

		dev->all_synced = true;
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	2201      	movs	r2, #1
 8001d24:	715a      	strb	r2, [r3, #5]
 8001d26:	e073      	b.n	8001e10 <adf5355_reg_config+0x15c>

	} else {
		if((dev->dev_id == ADF4356) || (dev->dev_id == ADF5356)) {
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	791b      	ldrb	r3, [r3, #4]
 8001d2c:	2b04      	cmp	r3, #4
 8001d2e:	d003      	beq.n	8001d38 <adf5355_reg_config+0x84>
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	791b      	ldrb	r3, [r3, #4]
 8001d34:	2b05      	cmp	r3, #5
 8001d36:	d10c      	bne.n	8001d52 <adf5355_reg_config+0x9e>
			ret = adf5355_write(dev, ADF5355_REG(13), dev->regs[ADF5355_REG(13)]);
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001d3c:	461a      	mov	r2, r3
 8001d3e:	210d      	movs	r1, #13
 8001d40:	6878      	ldr	r0, [r7, #4]
 8001d42:	f7ff ff1f 	bl	8001b84 <adf5355_write>
 8001d46:	60f8      	str	r0, [r7, #12]
			if (ret != 0)
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d001      	beq.n	8001d52 <adf5355_reg_config+0x9e>
				return ret;
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	e087      	b.n	8001e62 <adf5355_reg_config+0x1ae>
		}

		ret = adf5355_write(dev, ADF5355_REG(10), dev->regs[ADF5355_REG(10)]);
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d56:	461a      	mov	r2, r3
 8001d58:	210a      	movs	r1, #10
 8001d5a:	6878      	ldr	r0, [r7, #4]
 8001d5c:	f7ff ff12 	bl	8001b84 <adf5355_write>
 8001d60:	60f8      	str	r0, [r7, #12]
		if (ret != 0)
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d001      	beq.n	8001d6c <adf5355_reg_config+0xb8>
			return ret;
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	e07a      	b.n	8001e62 <adf5355_reg_config+0x1ae>

		ret = adf5355_write(dev, ADF5355_REG(6), dev->regs[ADF5355_REG(6)]);
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	6a1b      	ldr	r3, [r3, #32]
 8001d70:	461a      	mov	r2, r3
 8001d72:	2106      	movs	r1, #6
 8001d74:	6878      	ldr	r0, [r7, #4]
 8001d76:	f7ff ff05 	bl	8001b84 <adf5355_write>
 8001d7a:	60f8      	str	r0, [r7, #12]
		if (ret != 0)
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d001      	beq.n	8001d86 <adf5355_reg_config+0xd2>
			return ret;
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	e06d      	b.n	8001e62 <adf5355_reg_config+0x1ae>

		ret = adf5355_write(dev, ADF5355_REG(4),
				    dev->regs[ADF5355_REG(4)] | ADF5355_REG4_COUNTER_RESET_EN(1));
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	699b      	ldr	r3, [r3, #24]
		ret = adf5355_write(dev, ADF5355_REG(4),
 8001d8a:	f043 0310 	orr.w	r3, r3, #16
 8001d8e:	461a      	mov	r2, r3
 8001d90:	2104      	movs	r1, #4
 8001d92:	6878      	ldr	r0, [r7, #4]
 8001d94:	f7ff fef6 	bl	8001b84 <adf5355_write>
 8001d98:	60f8      	str	r0, [r7, #12]
		if (ret != 0)
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d001      	beq.n	8001da4 <adf5355_reg_config+0xf0>
			return ret;
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	e05e      	b.n	8001e62 <adf5355_reg_config+0x1ae>

		ret = adf5355_write(dev, ADF5355_REG(2), dev->regs[ADF5355_REG(2)]);
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	691b      	ldr	r3, [r3, #16]
 8001da8:	461a      	mov	r2, r3
 8001daa:	2102      	movs	r1, #2
 8001dac:	6878      	ldr	r0, [r7, #4]
 8001dae:	f7ff fee9 	bl	8001b84 <adf5355_write>
 8001db2:	60f8      	str	r0, [r7, #12]
		if (ret != 0)
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d001      	beq.n	8001dbe <adf5355_reg_config+0x10a>
			return ret;
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	e051      	b.n	8001e62 <adf5355_reg_config+0x1ae>

		ret = adf5355_write(dev, ADF5355_REG(1), dev->regs[ADF5355_REG(1)]);
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	68db      	ldr	r3, [r3, #12]
 8001dc2:	461a      	mov	r2, r3
 8001dc4:	2101      	movs	r1, #1
 8001dc6:	6878      	ldr	r0, [r7, #4]
 8001dc8:	f7ff fedc 	bl	8001b84 <adf5355_write>
 8001dcc:	60f8      	str	r0, [r7, #12]
		if (ret != 0)
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d001      	beq.n	8001dd8 <adf5355_reg_config+0x124>
			return ret;
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	e044      	b.n	8001e62 <adf5355_reg_config+0x1ae>

		ret = adf5355_write(dev, ADF5355_REG(0),
				    dev->regs[ADF5355_REG(0)] & ~ADF5355_REG0_AUTOCAL(1));
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	689b      	ldr	r3, [r3, #8]
		ret = adf5355_write(dev, ADF5355_REG(0),
 8001ddc:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8001de0:	461a      	mov	r2, r3
 8001de2:	2100      	movs	r1, #0
 8001de4:	6878      	ldr	r0, [r7, #4]
 8001de6:	f7ff fecd 	bl	8001b84 <adf5355_write>
 8001dea:	60f8      	str	r0, [r7, #12]
		if (ret != 0)
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d001      	beq.n	8001df6 <adf5355_reg_config+0x142>
			return ret;
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	e035      	b.n	8001e62 <adf5355_reg_config+0x1ae>

		ret = adf5355_write(dev, ADF5355_REG(4), dev->regs[ADF5355_REG(4)]);
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	699b      	ldr	r3, [r3, #24]
 8001dfa:	461a      	mov	r2, r3
 8001dfc:	2104      	movs	r1, #4
 8001dfe:	6878      	ldr	r0, [r7, #4]
 8001e00:	f7ff fec0 	bl	8001b84 <adf5355_write>
 8001e04:	60f8      	str	r0, [r7, #12]
		if (ret != 0)
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d001      	beq.n	8001e10 <adf5355_reg_config+0x15c>
			return ret;
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	e028      	b.n	8001e62 <adf5355_reg_config+0x1ae>
	}

	if (dev->delay_us > 999)
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001e16:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001e1a:	d314      	bcc.n	8001e46 <adf5355_reg_config+0x192>
	{
		delay_ms(ceil(dev->delay_us/1000));
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001e22:	4a12      	ldr	r2, [pc, #72]	@ (8001e6c <adf5355_reg_config+0x1b8>)
 8001e24:	fba2 2303 	umull	r2, r3, r2, r3
 8001e28:	099b      	lsrs	r3, r3, #6
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	f7fe fb7a 	bl	8000524 <__aeabi_ui2d>
 8001e30:	4602      	mov	r2, r0
 8001e32:	460b      	mov	r3, r1
 8001e34:	4610      	mov	r0, r2
 8001e36:	4619      	mov	r1, r3
 8001e38:	f7fe fbee 	bl	8000618 <__aeabi_d2uiz>
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	4618      	mov	r0, r3
 8001e40:	f7fe fdb0 	bl	80009a4 <delay_ms>
 8001e44:	e005      	b.n	8001e52 <adf5355_reg_config+0x19e>
	}
	else
	{
		delay_us(dev->delay_us);
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	f7fe fd85 	bl	800095c <delay_us>
	}

	return adf5355_write(dev, ADF5355_REG(0), dev->regs[0]);
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	689b      	ldr	r3, [r3, #8]
 8001e56:	461a      	mov	r2, r3
 8001e58:	2100      	movs	r1, #0
 8001e5a:	6878      	ldr	r0, [r7, #4]
 8001e5c:	f7ff fe92 	bl	8001b84 <adf5355_write>
 8001e60:	4603      	mov	r3, r0
}
 8001e62:	4618      	mov	r0, r3
 8001e64:	3718      	adds	r7, #24
 8001e66:	46bd      	mov	sp, r7
 8001e68:	bd80      	pop	{r7, pc}
 8001e6a:	bf00      	nop
 8001e6c:	10624dd3 	.word	0x10624dd3

08001e70 <adf5355_set_freq>:
 * @return 0 in case of success, negative error code otherwise.
 */
static int32_t adf5355_set_freq(struct adf5355_dev *dev,
				uint64_t freq,
				uint8_t chan)
{
 8001e70:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001e74:	b08c      	sub	sp, #48	@ 0x30
 8001e76:	af06      	add	r7, sp, #24
 8001e78:	60f8      	str	r0, [r7, #12]
 8001e7a:	e9c7 2300 	strd	r2, r3, [r7]
	uint32_t cp_bleed;
	bool prescaler, cp_neg_bleed_en;

	if (chan > dev->num_channels)
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 8001e84:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8001e88:	429a      	cmp	r2, r3
 8001e8a:	d902      	bls.n	8001e92 <adf5355_set_freq+0x22>
		return -1;
 8001e8c:	f04f 33ff 	mov.w	r3, #4294967295
 8001e90:	e1d6      	b.n	8002240 <adf5355_set_freq+0x3d0>

	if (chan == 0) {
 8001e92:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d13c      	bne.n	8001f14 <adf5355_set_freq+0xa4>
		if ((freq > dev->max_out_freq) || (freq < dev->min_out_freq))
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 8001ea0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001ea4:	4290      	cmp	r0, r2
 8001ea6:	eb71 0303 	sbcs.w	r3, r1, r3
 8001eaa:	d308      	bcc.n	8001ebe <adf5355_set_freq+0x4e>
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	@ 0x58
 8001eb2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001eb6:	4290      	cmp	r0, r2
 8001eb8:	eb71 0303 	sbcs.w	r3, r1, r3
 8001ebc:	d202      	bcs.n	8001ec4 <adf5355_set_freq+0x54>
			return -EINVAL;
 8001ebe:	f06f 0315 	mvn.w	r3, #21
 8001ec2:	e1bd      	b.n	8002240 <adf5355_set_freq+0x3d0>

		dev->rf_div_sel = 0;
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	f883 208e 	strb.w	r2, [r3, #142]	@ 0x8e

		dev->regs[ADF5355_REG(6)] = dev->regs[ADF5355_REG(6)] |
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	6a1a      	ldr	r2, [r3, #32]
					    ADF5355_REG6_RF_OUT_EN(dev->outa_en);
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8001ed6:	019b      	lsls	r3, r3, #6
		dev->regs[ADF5355_REG(6)] = dev->regs[ADF5355_REG(6)] |
 8001ed8:	431a      	orrs	r2, r3
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	621a      	str	r2, [r3, #32]

		while (freq < dev->min_vco_freq) {
 8001ede:	e00f      	b.n	8001f00 <adf5355_set_freq+0x90>
			freq <<= 1;
 8001ee0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001ee4:	eb12 0802 	adds.w	r8, r2, r2
 8001ee8:	eb43 0903 	adc.w	r9, r3, r3
 8001eec:	e9c7 8900 	strd	r8, r9, [r7]
			dev->rf_div_sel++;
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	f893 308e 	ldrb.w	r3, [r3, #142]	@ 0x8e
 8001ef6:	3301      	adds	r3, #1
 8001ef8:	b2da      	uxtb	r2, r3
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	f883 208e 	strb.w	r2, [r3, #142]	@ 0x8e
		while (freq < dev->min_vco_freq) {
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 8001f06:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001f0a:	4290      	cmp	r0, r2
 8001f0c:	eb71 0303 	sbcs.w	r3, r1, r3
 8001f10:	d3e6      	bcc.n	8001ee0 <adf5355_set_freq+0x70>
 8001f12:	e074      	b.n	8001ffe <adf5355_set_freq+0x18e>
		}
	} else if (dev->dev_id == ADF4356) {
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	791b      	ldrb	r3, [r3, #4]
 8001f18:	2b04      	cmp	r3, #4
 8001f1a:	d14a      	bne.n	8001fb2 <adf5355_set_freq+0x142>
		if ((freq > dev->max_out_freq) || (freq < dev->min_out_freq)
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 8001f22:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001f26:	4290      	cmp	r0, r2
 8001f28:	eb71 0303 	sbcs.w	r3, r1, r3
 8001f2c:	d310      	bcc.n	8001f50 <adf5355_set_freq+0xe0>
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	@ 0x58
 8001f34:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001f38:	4290      	cmp	r0, r2
 8001f3a:	eb71 0303 	sbcs.w	r3, r1, r3
 8001f3e:	d307      	bcc.n	8001f50 <adf5355_set_freq+0xe0>
		    || (!dev->outb_sel_fund))
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	f893 308b 	ldrb.w	r3, [r3, #139]	@ 0x8b
 8001f46:	f083 0301 	eor.w	r3, r3, #1
 8001f4a:	b2db      	uxtb	r3, r3
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d002      	beq.n	8001f56 <adf5355_set_freq+0xe6>
			return -EINVAL;
 8001f50:	f06f 0315 	mvn.w	r3, #21
 8001f54:	e174      	b.n	8002240 <adf5355_set_freq+0x3d0>

		dev->rf_div_sel = 0;
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	2200      	movs	r2, #0
 8001f5a:	f883 208e 	strb.w	r2, [r3, #142]	@ 0x8e

		dev->regs[ADF5355_REG(6)] = dev->regs[ADF5355_REG(6)] |
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	6a1a      	ldr	r2, [r3, #32]
					    ADF4355_REG6_RF_OUTB_EN(dev->outb_en) |
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	f893 3085 	ldrb.w	r3, [r3, #133]	@ 0x85
 8001f68:	025b      	lsls	r3, r3, #9
		dev->regs[ADF5355_REG(6)] = dev->regs[ADF5355_REG(6)] |
 8001f6a:	431a      	orrs	r2, r3
					    ADF4355_REG6_OUTPUTB_PWR(dev->outb_power);
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	f893 3087 	ldrb.w	r3, [r3, #135]	@ 0x87
 8001f72:	01db      	lsls	r3, r3, #7
 8001f74:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
					    ADF4355_REG6_RF_OUTB_EN(dev->outb_en) |
 8001f78:	431a      	orrs	r2, r3
		dev->regs[ADF5355_REG(6)] = dev->regs[ADF5355_REG(6)] |
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	621a      	str	r2, [r3, #32]

		while (freq < dev->min_vco_freq) {
 8001f7e:	e00e      	b.n	8001f9e <adf5355_set_freq+0x12e>
			freq <<= 1;
 8001f80:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001f84:	1894      	adds	r4, r2, r2
 8001f86:	eb43 0503 	adc.w	r5, r3, r3
 8001f8a:	e9c7 4500 	strd	r4, r5, [r7]
			dev->rf_div_sel++;
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	f893 308e 	ldrb.w	r3, [r3, #142]	@ 0x8e
 8001f94:	3301      	adds	r3, #1
 8001f96:	b2da      	uxtb	r2, r3
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	f883 208e 	strb.w	r2, [r3, #142]	@ 0x8e
		while (freq < dev->min_vco_freq) {
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 8001fa4:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001fa8:	4290      	cmp	r0, r2
 8001faa:	eb71 0303 	sbcs.w	r3, r1, r3
 8001fae:	d3e7      	bcc.n	8001f80 <adf5355_set_freq+0x110>
 8001fb0:	e025      	b.n	8001ffe <adf5355_set_freq+0x18e>
		}
	} else {
		/* ADF5355 RFoutB 6800...13600 MHz */
		if ((freq > ADF5355_MAX_OUTB_FREQ) || (freq < ADF5355_MIN_OUTB_FREQ))
 8001fb2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001fb6:	49a5      	ldr	r1, [pc, #660]	@ (800224c <adf5355_set_freq+0x3dc>)
 8001fb8:	428a      	cmp	r2, r1
 8001fba:	f173 0303 	sbcs.w	r3, r3, #3
 8001fbe:	d206      	bcs.n	8001fce <adf5355_set_freq+0x15e>
 8001fc0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001fc4:	49a2      	ldr	r1, [pc, #648]	@ (8002250 <adf5355_set_freq+0x3e0>)
 8001fc6:	428a      	cmp	r2, r1
 8001fc8:	f173 0301 	sbcs.w	r3, r3, #1
 8001fcc:	d202      	bcs.n	8001fd4 <adf5355_set_freq+0x164>
			return -EINVAL;
 8001fce:	f06f 0315 	mvn.w	r3, #21
 8001fd2:	e135      	b.n	8002240 <adf5355_set_freq+0x3d0>

		dev->regs[ADF5355_REG(6)] = dev->regs[ADF5355_REG(6)] |
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	6a1a      	ldr	r2, [r3, #32]
					    ADF5355_REG6_RF_OUTB_EN(dev->outb_en);
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	f893 3085 	ldrb.w	r3, [r3, #133]	@ 0x85
 8001fde:	029b      	lsls	r3, r3, #10
		dev->regs[ADF5355_REG(6)] = dev->regs[ADF5355_REG(6)] |
 8001fe0:	431a      	orrs	r2, r3
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	621a      	str	r2, [r3, #32]

		freq >>= 1;
 8001fe6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001fea:	f04f 0200 	mov.w	r2, #0
 8001fee:	f04f 0300 	mov.w	r3, #0
 8001ff2:	0842      	lsrs	r2, r0, #1
 8001ff4:	ea42 72c1 	orr.w	r2, r2, r1, lsl #31
 8001ff8:	084b      	lsrs	r3, r1, #1
 8001ffa:	e9c7 2300 	strd	r2, r3, [r7]
	}

	adf5355_pll_fract_n_compute(freq, dev->fpfd, &dev->integer, &dev->fract1,
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002002:	2200      	movs	r2, #0
 8002004:	469a      	mov	sl, r3
 8002006:	4693      	mov	fp, r2
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	336c      	adds	r3, #108	@ 0x6c
 800200c:	68fa      	ldr	r2, [r7, #12]
 800200e:	3270      	adds	r2, #112	@ 0x70
 8002010:	68f9      	ldr	r1, [r7, #12]
 8002012:	3174      	adds	r1, #116	@ 0x74
 8002014:	68f8      	ldr	r0, [r7, #12]
 8002016:	3078      	adds	r0, #120	@ 0x78
				    &dev->fract2, &dev->mod2,
				    ((dev->dev_id == ADF4356)
 8002018:	68fc      	ldr	r4, [r7, #12]
 800201a:	7924      	ldrb	r4, [r4, #4]
	adf5355_pll_fract_n_compute(freq, dev->fpfd, &dev->integer, &dev->fract1,
 800201c:	2c04      	cmp	r4, #4
 800201e:	d003      	beq.n	8002028 <adf5355_set_freq+0x1b8>
				     || (dev->dev_id == ADF5356)) ? ADF5356_MAX_MODULUS2 : ADF5355_MAX_MODULUS2);
 8002020:	68fc      	ldr	r4, [r7, #12]
 8002022:	7924      	ldrb	r4, [r4, #4]
 8002024:	2c05      	cmp	r4, #5
 8002026:	d102      	bne.n	800202e <adf5355_set_freq+0x1be>
	adf5355_pll_fract_n_compute(freq, dev->fpfd, &dev->integer, &dev->fract1,
 8002028:	f04f 5480 	mov.w	r4, #268435456	@ 0x10000000
 800202c:	e001      	b.n	8002032 <adf5355_set_freq+0x1c2>
 800202e:	f44f 4480 	mov.w	r4, #16384	@ 0x4000
 8002032:	9404      	str	r4, [sp, #16]
 8002034:	9003      	str	r0, [sp, #12]
 8002036:	9102      	str	r1, [sp, #8]
 8002038:	9201      	str	r2, [sp, #4]
 800203a:	9300      	str	r3, [sp, #0]
 800203c:	4652      	mov	r2, sl
 800203e:	465b      	mov	r3, fp
 8002040:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002044:	f7ff fdd6 	bl	8001bf4 <adf5355_pll_fract_n_compute>

	prescaler = (dev->integer >= ADF5355_MIN_INT_PRESCALER_89);
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800204c:	2b4a      	cmp	r3, #74	@ 0x4a
 800204e:	bf8c      	ite	hi
 8002050:	2301      	movhi	r3, #1
 8002052:	2300      	movls	r3, #0
 8002054:	74fb      	strb	r3, [r7, #19]

	if (dev->fpfd > 100000000UL || ((dev->fract1 == 0) && (dev->fract2 == 0)))
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800205a:	4a7e      	ldr	r2, [pc, #504]	@ (8002254 <adf5355_set_freq+0x3e4>)
 800205c:	4293      	cmp	r3, r2
 800205e:	d807      	bhi.n	8002070 <adf5355_set_freq+0x200>
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002064:	2b00      	cmp	r3, #0
 8002066:	d106      	bne.n	8002076 <adf5355_set_freq+0x206>
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800206c:	2b00      	cmp	r3, #0
 800206e:	d102      	bne.n	8002076 <adf5355_set_freq+0x206>
		cp_neg_bleed_en = false;
 8002070:	2300      	movs	r3, #0
 8002072:	74bb      	strb	r3, [r7, #18]
 8002074:	e003      	b.n	800207e <adf5355_set_freq+0x20e>
	else
		cp_neg_bleed_en = dev->cp_neg_bleed_en;
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800207c:	74bb      	strb	r3, [r7, #18]

	if ((dev->dev_id == ADF4356) || (dev->dev_id == ADF5356)) {
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	791b      	ldrb	r3, [r3, #4]
 8002082:	2b04      	cmp	r3, #4
 8002084:	d003      	beq.n	800208e <adf5355_set_freq+0x21e>
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	791b      	ldrb	r3, [r3, #4]
 800208a:	2b05      	cmp	r3, #5
 800208c:	d113      	bne.n	80020b6 <adf5355_set_freq+0x246>
		cp_bleed = (24U * (dev->fpfd / 1000) * dev->cp_ua) / (61440 * 900);
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002092:	4a71      	ldr	r2, [pc, #452]	@ (8002258 <adf5355_set_freq+0x3e8>)
 8002094:	fba2 2303 	umull	r2, r3, r2, r3
 8002098:	099b      	lsrs	r3, r3, #6
 800209a:	68fa      	ldr	r2, [r7, #12]
 800209c:	6fd2      	ldr	r2, [r2, #124]	@ 0x7c
 800209e:	fb03 f202 	mul.w	r2, r3, r2
 80020a2:	4613      	mov	r3, r2
 80020a4:	005b      	lsls	r3, r3, #1
 80020a6:	4413      	add	r3, r2
 80020a8:	00db      	lsls	r3, r3, #3
 80020aa:	0b9b      	lsrs	r3, r3, #14
 80020ac:	4a6b      	ldr	r2, [pc, #428]	@ (800225c <adf5355_set_freq+0x3ec>)
 80020ae:	fba2 2303 	umull	r2, r3, r2, r3
 80020b2:	617b      	str	r3, [r7, #20]
 80020b4:	e016      	b.n	80020e4 <adf5355_set_freq+0x274>
	} else {
		cp_bleed = NO_OS_DIV_ROUND_UP(400 * dev->cp_ua, dev->integer * 375);
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80020ba:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 80020be:	fb03 f202 	mul.w	r2, r3, r2
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80020c6:	f240 1177 	movw	r1, #375	@ 0x177
 80020ca:	fb01 f303 	mul.w	r3, r1, r3
 80020ce:	4413      	add	r3, r2
 80020d0:	1e5a      	subs	r2, r3, #1
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80020d6:	f240 1177 	movw	r1, #375	@ 0x177
 80020da:	fb01 f303 	mul.w	r3, r1, r3
 80020de:	fbb2 f3f3 	udiv	r3, r2, r3
 80020e2:	617b      	str	r3, [r7, #20]
	}

	cp_bleed = no_os_clamp(cp_bleed, 1U, 255U);
 80020e4:	697b      	ldr	r3, [r7, #20]
 80020e6:	2b01      	cmp	r3, #1
 80020e8:	d904      	bls.n	80020f4 <adf5355_set_freq+0x284>
 80020ea:	697b      	ldr	r3, [r7, #20]
 80020ec:	2bff      	cmp	r3, #255	@ 0xff
 80020ee:	bf28      	it	cs
 80020f0:	23ff      	movcs	r3, #255	@ 0xff
 80020f2:	e000      	b.n	80020f6 <adf5355_set_freq+0x286>
 80020f4:	2301      	movs	r3, #1
 80020f6:	617b      	str	r3, [r7, #20]

	dev->regs[ADF5355_REG(0)] = ADF5355_REG0_INT(dev->integer) |
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80020fc:	011a      	lsls	r2, r3, #4
 80020fe:	4b58      	ldr	r3, [pc, #352]	@ (8002260 <adf5355_set_freq+0x3f0>)
 8002100:	4013      	ands	r3, r2
				    ADF5355_REG0_PRESCALER(prescaler) |
 8002102:	7cfa      	ldrb	r2, [r7, #19]
 8002104:	0512      	lsls	r2, r2, #20
	dev->regs[ADF5355_REG(0)] = ADF5355_REG0_INT(dev->integer) |
 8002106:	4313      	orrs	r3, r2
				    ADF5355_REG0_PRESCALER(prescaler) |
 8002108:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
	dev->regs[ADF5355_REG(0)] = ADF5355_REG0_INT(dev->integer) |
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	609a      	str	r2, [r3, #8]
				    ADF5355_REG0_AUTOCAL(1);

	dev->regs[ADF5355_REG(1)] = ADF5355_REG1_FRACT(dev->fract1);
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002114:	011b      	lsls	r3, r3, #4
 8002116:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800211a:	f023 030f 	bic.w	r3, r3, #15
 800211e:	68fa      	ldr	r2, [r7, #12]
 8002120:	60d3      	str	r3, [r2, #12]

	dev->regs[ADF5355_REG(2)] = ADF5355_REG2_MOD2(dev->mod2) |
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002126:	011a      	lsls	r2, r3, #4
 8002128:	4b4e      	ldr	r3, [pc, #312]	@ (8002264 <adf5355_set_freq+0x3f4>)
 800212a:	4013      	ands	r3, r2
				    ADF5355_REG2_FRAC2(dev->fract2);
 800212c:	68fa      	ldr	r2, [r7, #12]
 800212e:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8002130:	0492      	lsls	r2, r2, #18
	dev->regs[ADF5355_REG(2)] = ADF5355_REG2_MOD2(dev->mod2) |
 8002132:	431a      	orrs	r2, r3
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	611a      	str	r2, [r3, #16]

	if ((dev->dev_id == ADF4356) || (dev->dev_id == ADF5356))
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	791b      	ldrb	r3, [r3, #4]
 800213c:	2b04      	cmp	r3, #4
 800213e:	d003      	beq.n	8002148 <adf5355_set_freq+0x2d8>
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	791b      	ldrb	r3, [r3, #4]
 8002144:	2b05      	cmp	r3, #5
 8002146:	d10c      	bne.n	8002162 <adf5355_set_freq+0x2f2>
		dev->regs[ADF5355_REG(13)] = ADF5356_REG13_MOD2_MSB(dev->mod2 >> 14) |
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800214c:	0b9b      	lsrs	r3, r3, #14
 800214e:	011a      	lsls	r2, r3, #4
 8002150:	4b44      	ldr	r3, [pc, #272]	@ (8002264 <adf5355_set_freq+0x3f4>)
 8002152:	4013      	ands	r3, r2
					     ADF5356_REG13_FRAC2_MSB(dev->fract2 >> 14);
 8002154:	68fa      	ldr	r2, [r7, #12]
 8002156:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8002158:	0b92      	lsrs	r2, r2, #14
 800215a:	0492      	lsls	r2, r2, #18
		dev->regs[ADF5355_REG(13)] = ADF5356_REG13_MOD2_MSB(dev->mod2 >> 14) |
 800215c:	431a      	orrs	r2, r3
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	63da      	str	r2, [r3, #60]	@ 0x3c

	dev->regs[ADF5355_REG(6)] = ADF5355_REG6_OUTPUT_PWR(dev->outa_power) |
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	f893 3086 	ldrb.w	r3, [r3, #134]	@ 0x86
 8002168:	011b      	lsls	r3, r3, #4
 800216a:	f003 0230 	and.w	r2, r3, #48	@ 0x30
				    ADF5355_REG6_RF_OUT_EN(dev->outa_en) |
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8002174:	019b      	lsls	r3, r3, #6
	dev->regs[ADF5355_REG(6)] = ADF5355_REG6_OUTPUT_PWR(dev->outa_power) |
 8002176:	431a      	orrs	r2, r3
				    (((dev->dev_id == ADF5355)
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	791b      	ldrb	r3, [r3, #4]
				      || (dev->dev_id == ADF5356)) ? ADF5355_REG6_RF_OUTB_EN(!dev->outb_en) :
 800217c:	2b00      	cmp	r3, #0
 800217e:	d003      	beq.n	8002188 <adf5355_set_freq+0x318>
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	791b      	ldrb	r3, [r3, #4]
 8002184:	2b05      	cmp	r3, #5
 8002186:	d107      	bne.n	8002198 <adf5355_set_freq+0x328>
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	f893 3085 	ldrb.w	r3, [r3, #133]	@ 0x85
 800218e:	f083 0301 	eor.w	r3, r3, #1
 8002192:	b2db      	uxtb	r3, r3
 8002194:	029b      	lsls	r3, r3, #10
 8002196:	e00a      	b.n	80021ae <adf5355_set_freq+0x33e>
				     ADF4355_REG6_OUTPUTB_PWR(dev->outb_power) |
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	f893 3087 	ldrb.w	r3, [r3, #135]	@ 0x87
 800219e:	01db      	lsls	r3, r3, #7
 80021a0:	f403 71c0 	and.w	r1, r3, #384	@ 0x180
				     ADF4355_REG6_RF_OUTB_EN(dev->outb_en)) |
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	f893 3085 	ldrb.w	r3, [r3, #133]	@ 0x85
 80021aa:	025b      	lsls	r3, r3, #9
				      || (dev->dev_id == ADF5356)) ? ADF5355_REG6_RF_OUTB_EN(!dev->outb_en) :
 80021ac:	430b      	orrs	r3, r1
				    ADF5355_REG6_RF_OUT_EN(dev->outa_en) |
 80021ae:	431a      	orrs	r2, r3
				    ADF5355_REG6_MUTE_TILL_LOCK_EN(dev->mute_till_lock_en) |
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	f893 3083 	ldrb.w	r3, [r3, #131]	@ 0x83
 80021b6:	02db      	lsls	r3, r3, #11
				     ADF4355_REG6_RF_OUTB_EN(dev->outb_en)) |
 80021b8:	4313      	orrs	r3, r2
 80021ba:	461a      	mov	r2, r3
				    ADF5355_REG6_CP_BLEED_CURR(cp_bleed) |
 80021bc:	697b      	ldr	r3, [r7, #20]
 80021be:	035b      	lsls	r3, r3, #13
 80021c0:	f403 13ff 	and.w	r3, r3, #2088960	@ 0x1fe000
				    ADF5355_REG6_MUTE_TILL_LOCK_EN(dev->mute_till_lock_en) |
 80021c4:	431a      	orrs	r2, r3
				    ADF5355_REG6_RF_DIV_SEL(dev->rf_div_sel) |
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	f893 308e 	ldrb.w	r3, [r3, #142]	@ 0x8e
 80021cc:	055b      	lsls	r3, r3, #21
 80021ce:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
				    ADF5355_REG6_CP_BLEED_CURR(cp_bleed) |
 80021d2:	431a      	orrs	r2, r3
				    ADF5355_REG6_FEEDBACK_FUND(1) |
				    ADF4356_REG6_RF_OUTB_SEL((dev->dev_id == ADF4356) ?
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	791b      	ldrb	r3, [r3, #4]
 80021d8:	2b04      	cmp	r3, #4
 80021da:	d104      	bne.n	80021e6 <adf5355_set_freq+0x376>
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	f893 308b 	ldrb.w	r3, [r3, #139]	@ 0x8b
 80021e2:	065b      	lsls	r3, r3, #25
 80021e4:	e000      	b.n	80021e8 <adf5355_set_freq+0x378>
 80021e6:	2300      	movs	r3, #0
				    ADF5355_REG6_FEEDBACK_FUND(1) |
 80021e8:	431a      	orrs	r2, r3
						    dev->outb_sel_fund : 0) |
				    ADF5355_REG6_NEG_BLEED_EN(dev->cp_neg_bleed_en) |
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80021f0:	075b      	lsls	r3, r3, #29
						    dev->outb_sel_fund : 0) |
 80021f2:	431a      	orrs	r2, r3
				    ADF5355_REG6_GATED_BLEED_EN(dev->cp_gated_bleed_en) |
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80021fa:	079b      	lsls	r3, r3, #30
				    ADF5355_REG6_NEG_BLEED_EN(dev->cp_neg_bleed_en) |
 80021fc:	431a      	orrs	r2, r3
				    ADF5356_REG6_BLEED_POLARITY(((dev->dev_id == ADF4356)
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	791b      	ldrb	r3, [r3, #4]
 8002202:	2b04      	cmp	r3, #4
 8002204:	d003      	beq.n	800220e <adf5355_set_freq+0x39e>
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	791b      	ldrb	r3, [r3, #4]
 800220a:	2b05      	cmp	r3, #5
 800220c:	d104      	bne.n	8002218 <adf5355_set_freq+0x3a8>
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	f893 3082 	ldrb.w	r3, [r3, #130]	@ 0x82
 8002214:	07db      	lsls	r3, r3, #31
 8002216:	e000      	b.n	800221a <adf5355_set_freq+0x3aa>
 8002218:	2300      	movs	r3, #0
				    ADF5355_REG6_GATED_BLEED_EN(dev->cp_gated_bleed_en) |
 800221a:	4313      	orrs	r3, r2
						    || (dev->dev_id == ADF5356)) ?
						    dev->cp_bleed_current_polarity_en : 0) |
 800221c:	f043 53a8 	orr.w	r3, r3, #352321536	@ 0x15000000
 8002220:	f043 0306 	orr.w	r3, r3, #6
	dev->regs[ADF5355_REG(6)] = ADF5355_REG6_OUTPUT_PWR(dev->outa_power) |
 8002224:	68fa      	ldr	r2, [r7, #12]
 8002226:	6213      	str	r3, [r2, #32]
				    ADF5355_REG6_DEFAULT;

	dev->freq_req = freq;
 8002228:	68f9      	ldr	r1, [r7, #12]
 800222a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800222e:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40

	return adf5355_reg_config(dev, dev->all_synced);
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	795b      	ldrb	r3, [r3, #5]
 8002236:	4619      	mov	r1, r3
 8002238:	68f8      	ldr	r0, [r7, #12]
 800223a:	f7ff fd3b 	bl	8001cb4 <adf5355_reg_config>
 800223e:	4603      	mov	r3, r0
}
 8002240:	4618      	mov	r0, r3
 8002242:	3718      	adds	r7, #24
 8002244:	46bd      	mov	sp, r7
 8002246:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800224a:	bf00      	nop
 800224c:	2a9f8801 	.word	0x2a9f8801
 8002250:	954fc400 	.word	0x954fc400
 8002254:	05f5e100 	.word	0x05f5e100
 8002258:	10624dd3 	.word	0x10624dd3
 800225c:	00136b0b 	.word	0x00136b0b
 8002260:	000ffff0 	.word	0x000ffff0
 8002264:	0003fff0 	.word	0x0003fff0

08002268 <adf5355_setup>:
 * Setup the device.
 * @param dev - The device structure.
 * @return 0 in case of success, negative error code otherwise.
 */
static int32_t adf5355_setup(struct adf5355_dev *dev)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	b086      	sub	sp, #24
 800226c:	af02      	add	r7, sp, #8
 800226e:	6078      	str	r0, [r7, #4]
	uint32_t tmp;

	dev->ref_div_factor = 0;
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	2200      	movs	r2, #0
 8002274:	f8a3 2090 	strh.w	r2, [r3, #144]	@ 0x90

	/* Calculate and maximize PFD frequency */
	do {
		dev->ref_div_factor++;
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	f8b3 3090 	ldrh.w	r3, [r3, #144]	@ 0x90
 800227e:	3301      	adds	r3, #1
 8002280:	b29a      	uxth	r2, r3
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	f8a3 2090 	strh.w	r2, [r3, #144]	@ 0x90
		dev->fpfd = (dev->clkin_freq * (dev->ref_doubler_en ? 2 : 1)) /
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	f893 308c 	ldrb.w	r3, [r3, #140]	@ 0x8c
 8002292:	2b00      	cmp	r3, #0
 8002294:	d001      	beq.n	800229a <adf5355_setup+0x32>
 8002296:	2302      	movs	r3, #2
 8002298:	e000      	b.n	800229c <adf5355_setup+0x34>
 800229a:	2301      	movs	r3, #1
 800229c:	fb02 f303 	mul.w	r3, r2, r3
			    (dev->ref_div_factor * (dev->ref_div2_en ? 2 : 1));
 80022a0:	687a      	ldr	r2, [r7, #4]
 80022a2:	f8b2 2090 	ldrh.w	r2, [r2, #144]	@ 0x90
 80022a6:	4611      	mov	r1, r2
 80022a8:	687a      	ldr	r2, [r7, #4]
 80022aa:	f892 208d 	ldrb.w	r2, [r2, #141]	@ 0x8d
 80022ae:	2a00      	cmp	r2, #0
 80022b0:	d001      	beq.n	80022b6 <adf5355_setup+0x4e>
 80022b2:	2202      	movs	r2, #2
 80022b4:	e000      	b.n	80022b8 <adf5355_setup+0x50>
 80022b6:	2201      	movs	r2, #1
 80022b8:	fb01 f202 	mul.w	r2, r1, r2
		dev->fpfd = (dev->clkin_freq * (dev->ref_doubler_en ? 2 : 1)) /
 80022bc:	fbb3 f2f2 	udiv	r2, r3, r2
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	669a      	str	r2, [r3, #104]	@ 0x68
	} while (dev->fpfd > ADF5355_MAX_FREQ_PFD);
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80022c8:	4a8d      	ldr	r2, [pc, #564]	@ (8002500 <adf5355_setup+0x298>)
 80022ca:	4293      	cmp	r3, r2
 80022cc:	d8d4      	bhi.n	8002278 <adf5355_setup+0x10>

	tmp = NO_OS_DIV_ROUND_CLOSEST(dev->cp_ua - 315, 315U);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80022d2:	f1a3 029e 	sub.w	r2, r3, #158	@ 0x9e
 80022d6:	4b8b      	ldr	r3, [pc, #556]	@ (8002504 <adf5355_setup+0x29c>)
 80022d8:	fba3 1302 	umull	r1, r3, r3, r2
 80022dc:	1ad2      	subs	r2, r2, r3
 80022de:	0852      	lsrs	r2, r2, #1
 80022e0:	4413      	add	r3, r2
 80022e2:	0a1b      	lsrs	r3, r3, #8
 80022e4:	60fb      	str	r3, [r7, #12]
	tmp = no_os_clamp(tmp, 0U, 15U);
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d004      	beq.n	80022f6 <adf5355_setup+0x8e>
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	2b0f      	cmp	r3, #15
 80022f0:	bf28      	it	cs
 80022f2:	230f      	movcs	r3, #15
 80022f4:	e000      	b.n	80022f8 <adf5355_setup+0x90>
 80022f6:	2300      	movs	r3, #0
 80022f8:	60fb      	str	r3, [r7, #12]

	dev->regs[ADF5355_REG(4)] = ADF5355_REG4_COUNTER_RESET_EN(0) |
				    ADF5355_REG4_CP_THREESTATE_EN(0) |
				    ADF5355_REG4_POWER_DOWN_EN(0) |
				    ADF5355_REG4_PD_POLARITY_POS(!dev->phase_detector_polarity_neg) |
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
				    ADF5355_REG4_POWER_DOWN_EN(0) |
 8002300:	2b00      	cmp	r3, #0
 8002302:	d101      	bne.n	8002308 <adf5355_setup+0xa0>
 8002304:	2280      	movs	r2, #128	@ 0x80
 8002306:	e000      	b.n	800230a <adf5355_setup+0xa2>
 8002308:	2200      	movs	r2, #0
				    ADF5355_REG4_MUX_LOGIC(dev->mux_out_3v3_en) |
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	f893 308a 	ldrb.w	r3, [r3, #138]	@ 0x8a
 8002310:	021b      	lsls	r3, r3, #8
				    ADF5355_REG4_PD_POLARITY_POS(!dev->phase_detector_polarity_neg) |
 8002312:	431a      	orrs	r2, r3
				    ADF5355_REG4_REFIN_MODE_DIFF(dev->ref_diff_en) |
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 800231a:	025b      	lsls	r3, r3, #9
				    ADF5355_REG4_MUX_LOGIC(dev->mux_out_3v3_en) |
 800231c:	4313      	orrs	r3, r2
 800231e:	461a      	mov	r2, r3
				    ADF5355_REG4_CHARGE_PUMP_CURR(tmp) |
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	029b      	lsls	r3, r3, #10
 8002324:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
				    ADF5355_REG4_REFIN_MODE_DIFF(dev->ref_diff_en) |
 8002328:	431a      	orrs	r2, r3
				    ADF5355_REG4_DOUBLE_BUFF_EN(1) |
				    ADF5355_REG4_10BIT_R_CNT(dev->ref_div_factor) |
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	f8b3 3090 	ldrh.w	r3, [r3, #144]	@ 0x90
 8002330:	03d9      	lsls	r1, r3, #15
 8002332:	4b75      	ldr	r3, [pc, #468]	@ (8002508 <adf5355_setup+0x2a0>)
 8002334:	400b      	ands	r3, r1
				    ADF5355_REG4_DOUBLE_BUFF_EN(1) |
 8002336:	431a      	orrs	r2, r3
				    ADF5355_REG4_RDIV2_EN(dev->ref_div2_en) |
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	f893 308d 	ldrb.w	r3, [r3, #141]	@ 0x8d
 800233e:	065b      	lsls	r3, r3, #25
				    ADF5355_REG4_10BIT_R_CNT(dev->ref_div_factor) |
 8002340:	431a      	orrs	r2, r3
				    ADF5355_REG4_RMULT2_EN(dev->ref_doubler_en) |
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	f893 308c 	ldrb.w	r3, [r3, #140]	@ 0x8c
 8002348:	069b      	lsls	r3, r3, #26
				    ADF5355_REG4_RDIV2_EN(dev->ref_div2_en) |
 800234a:	431a      	orrs	r2, r3
				    ADF5355_REG4_MUXOUT(dev->mux_out_sel);
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	f893 3092 	ldrb.w	r3, [r3, #146]	@ 0x92
 8002352:	06db      	lsls	r3, r3, #27
 8002354:	f003 5360 	and.w	r3, r3, #939524096	@ 0x38000000
				    ADF5355_REG4_RMULT2_EN(dev->ref_doubler_en) |
 8002358:	4313      	orrs	r3, r2
 800235a:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
	dev->regs[ADF5355_REG(4)] = ADF5355_REG4_COUNTER_RESET_EN(0) |
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	619a      	str	r2, [r3, #24]

	dev->regs[ADF5355_REG(5)] = ADF5355_REG5_DEFAULT;
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	4a69      	ldr	r2, [pc, #420]	@ (800250c <adf5355_setup+0x2a4>)
 8002366:	61da      	str	r2, [r3, #28]

	dev->regs[ADF5355_REG(7)] = ADF5355_REG7_LD_MODE_INT_N_EN(0) |
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	4a69      	ldr	r2, [pc, #420]	@ (8002510 <adf5355_setup+0x2a8>)
 800236c:	625a      	str	r2, [r3, #36]	@ 0x24
				    ADF5355_REG7_LD_CYCLE_CNT(0) |
				    ADF5355_REG7_LE_SYNCED_REFIN_EN(1) |
				    ADF5356_REG7_LE_SYNCE_EDGE_RISING_EN(0) |
				    (dev->dev_id == ADF5356) ? ADF5356_REG7_DEFAULT : ADF5355_REG7_DEFAULT;

	dev->regs[ADF5355_REG(8)] = ((dev->dev_id == ADF4356)
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	791b      	ldrb	r3, [r3, #4]
				     || (dev->dev_id == ADF5356)) ? ADF5356_REG8_DEFAULT :
 8002372:	2b04      	cmp	r3, #4
 8002374:	d003      	beq.n	800237e <adf5355_setup+0x116>
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	791b      	ldrb	r3, [r3, #4]
 800237a:	2b05      	cmp	r3, #5
 800237c:	d101      	bne.n	8002382 <adf5355_setup+0x11a>
 800237e:	4a65      	ldr	r2, [pc, #404]	@ (8002514 <adf5355_setup+0x2ac>)
 8002380:	e000      	b.n	8002384 <adf5355_setup+0x11c>
 8002382:	4a65      	ldr	r2, [pc, #404]	@ (8002518 <adf5355_setup+0x2b0>)
	dev->regs[ADF5355_REG(8)] = ((dev->dev_id == ADF4356)
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	629a      	str	r2, [r3, #40]	@ 0x28
				    ADF5355_REG8_DEFAULT;

	/* Calculate Timeouts */
	tmp = NO_OS_DIV_ROUND_UP(dev->fpfd, 20000U * 30U);
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800238c:	f503 2312 	add.w	r3, r3, #598016	@ 0x92000
 8002390:	f203 73bf 	addw	r3, r3, #1983	@ 0x7bf
 8002394:	4a61      	ldr	r2, [pc, #388]	@ (800251c <adf5355_setup+0x2b4>)
 8002396:	fba2 2303 	umull	r2, r3, r2, r3
 800239a:	0c9b      	lsrs	r3, r3, #18
 800239c:	60fb      	str	r3, [r7, #12]
	tmp = no_os_clamp(tmp, 1U, 1023U);
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	2b01      	cmp	r3, #1
 80023a2:	d906      	bls.n	80023b2 <adf5355_setup+0x14a>
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	f240 32ff 	movw	r2, #1023	@ 0x3ff
 80023aa:	4293      	cmp	r3, r2
 80023ac:	bf28      	it	cs
 80023ae:	4613      	movcs	r3, r2
 80023b0:	e000      	b.n	80023b4 <adf5355_setup+0x14c>
 80023b2:	2301      	movs	r3, #1
 80023b4:	60fb      	str	r3, [r7, #12]

	dev->regs[ADF5355_REG(9)] = ADF5355_REG9_TIMEOUT(tmp) |
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	039a      	lsls	r2, r3, #14
 80023ba:	4b59      	ldr	r3, [pc, #356]	@ (8002520 <adf5355_setup+0x2b8>)
 80023bc:	4013      	ands	r3, r2
				    ADF5355_REG9_SYNTH_LOCK_TIMEOUT(NO_OS_DIV_ROUND_UP(dev->fpfd * 2U,
 80023be:	687a      	ldr	r2, [r7, #4]
 80023c0:	6e91      	ldr	r1, [r2, #104]	@ 0x68
 80023c2:	68fa      	ldr	r2, [r7, #12]
 80023c4:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80023c8:	fb00 f202 	mul.w	r2, r0, r2
 80023cc:	440a      	add	r2, r1
 80023ce:	0052      	lsls	r2, r2, #1
 80023d0:	1e51      	subs	r1, r2, #1
 80023d2:	68fa      	ldr	r2, [r7, #12]
 80023d4:	4853      	ldr	r0, [pc, #332]	@ (8002524 <adf5355_setup+0x2bc>)
 80023d6:	fb00 f202 	mul.w	r2, r0, r2
 80023da:	fbb1 f2f2 	udiv	r2, r1, r2
 80023de:	0112      	lsls	r2, r2, #4
 80023e0:	f402 72f8 	and.w	r2, r2, #496	@ 0x1f0
	dev->regs[ADF5355_REG(9)] = ADF5355_REG9_TIMEOUT(tmp) |
 80023e4:	ea43 0102 	orr.w	r1, r3, r2
						    100000U * tmp)) |
				    ADF5355_REG9_ALC_TIMEOUT(NO_OS_DIV_ROUND_UP(dev->fpfd * 5U, 100000U * tmp)) |
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 80023ec:	4613      	mov	r3, r2
 80023ee:	009b      	lsls	r3, r3, #2
 80023f0:	441a      	add	r2, r3
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	484b      	ldr	r0, [pc, #300]	@ (8002524 <adf5355_setup+0x2bc>)
 80023f6:	fb00 f303 	mul.w	r3, r0, r3
 80023fa:	4413      	add	r3, r2
 80023fc:	1e5a      	subs	r2, r3, #1
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	4848      	ldr	r0, [pc, #288]	@ (8002524 <adf5355_setup+0x2bc>)
 8002402:	fb00 f303 	mul.w	r3, r0, r3
 8002406:	fbb2 f3f3 	udiv	r3, r2, r3
 800240a:	025b      	lsls	r3, r3, #9
 800240c:	f403 5378 	and.w	r3, r3, #15872	@ 0x3e00
						    100000U * tmp)) |
 8002410:	ea41 0203 	orr.w	r2, r1, r3
				    ADF5355_REG9_VCO_BAND_DIV(NO_OS_DIV_ROUND_UP(dev->fpfd,
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002418:	6879      	ldr	r1, [r7, #4]
 800241a:	7909      	ldrb	r1, [r1, #4]
 800241c:	2904      	cmp	r1, #4
 800241e:	d003      	beq.n	8002428 <adf5355_setup+0x1c0>
 8002420:	6879      	ldr	r1, [r7, #4]
 8002422:	7909      	ldrb	r1, [r1, #4]
 8002424:	2905      	cmp	r1, #5
 8002426:	d101      	bne.n	800242c <adf5355_setup+0x1c4>
 8002428:	493f      	ldr	r1, [pc, #252]	@ (8002528 <adf5355_setup+0x2c0>)
 800242a:	e000      	b.n	800242e <adf5355_setup+0x1c6>
 800242c:	493f      	ldr	r1, [pc, #252]	@ (800252c <adf5355_setup+0x2c4>)
 800242e:	440b      	add	r3, r1
 8002430:	1e59      	subs	r1, r3, #1
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	791b      	ldrb	r3, [r3, #4]
 8002436:	2b04      	cmp	r3, #4
 8002438:	d003      	beq.n	8002442 <adf5355_setup+0x1da>
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	791b      	ldrb	r3, [r3, #4]
 800243e:	2b05      	cmp	r3, #5
 8002440:	d101      	bne.n	8002446 <adf5355_setup+0x1de>
 8002442:	4b39      	ldr	r3, [pc, #228]	@ (8002528 <adf5355_setup+0x2c0>)
 8002444:	e000      	b.n	8002448 <adf5355_setup+0x1e0>
 8002446:	4b39      	ldr	r3, [pc, #228]	@ (800252c <adf5355_setup+0x2c4>)
 8002448:	fbb1 f3f3 	udiv	r3, r1, r3
 800244c:	061b      	lsls	r3, r3, #24
				    ADF5355_REG9_ALC_TIMEOUT(NO_OS_DIV_ROUND_UP(dev->fpfd * 5U, 100000U * tmp)) |
 800244e:	431a      	orrs	r2, r3
	dev->regs[ADF5355_REG(9)] = ADF5355_REG9_TIMEOUT(tmp) |
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	62da      	str	r2, [r3, #44]	@ 0x2c
						    ((dev->dev_id == ADF4356) || (dev->dev_id == ADF5356)) ? 1600000U : 2400000U));

	tmp = NO_OS_DIV_ROUND_UP(dev->fpfd / 100000U - 2, 4);
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002458:	095b      	lsrs	r3, r3, #5
 800245a:	4a35      	ldr	r2, [pc, #212]	@ (8002530 <adf5355_setup+0x2c8>)
 800245c:	fba2 2303 	umull	r2, r3, r2, r3
 8002460:	09db      	lsrs	r3, r3, #7
 8002462:	3301      	adds	r3, #1
 8002464:	089b      	lsrs	r3, r3, #2
 8002466:	60fb      	str	r3, [r7, #12]
	tmp = no_os_clamp(tmp, 1U, 255U);
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	2b01      	cmp	r3, #1
 800246c:	d904      	bls.n	8002478 <adf5355_setup+0x210>
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	2bff      	cmp	r3, #255	@ 0xff
 8002472:	bf28      	it	cs
 8002474:	23ff      	movcs	r3, #255	@ 0xff
 8002476:	e000      	b.n	800247a <adf5355_setup+0x212>
 8002478:	2301      	movs	r3, #1
 800247a:	60fb      	str	r3, [r7, #12]

	/* Delay > 16 ADC_CLK cycles */
	dev->delay_us = NO_OS_DIV_ROUND_UP(16000000UL, dev->fpfd / (4 * tmp + 2));
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	009b      	lsls	r3, r3, #2
 8002484:	3302      	adds	r3, #2
 8002486:	fbb2 f2f3 	udiv	r2, r2, r3
 800248a:	4b2a      	ldr	r3, [pc, #168]	@ (8002534 <adf5355_setup+0x2cc>)
 800248c:	4413      	add	r3, r2
 800248e:	687a      	ldr	r2, [r7, #4]
 8002490:	6e91      	ldr	r1, [r2, #104]	@ 0x68
 8002492:	68fa      	ldr	r2, [r7, #12]
 8002494:	0092      	lsls	r2, r2, #2
 8002496:	3202      	adds	r2, #2
 8002498:	fbb1 f2f2 	udiv	r2, r1, r2
 800249c:	fbb3 f2f2 	udiv	r2, r3, r2
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

	dev->regs[ADF5355_REG(10)] = ADF5355_REG10_ADC_EN(1) |
				     ADF5355_REG10_ADC_CONV_EN(1) |
				     ADF5355_REG10_ADC_CLK_DIV(tmp) |
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	019b      	lsls	r3, r3, #6
 80024aa:	f403 537f 	and.w	r3, r3, #16320	@ 0x3fc0
 80024ae:	f443 0340 	orr.w	r3, r3, #12582912	@ 0xc00000
 80024b2:	f043 033a 	orr.w	r3, r3, #58	@ 0x3a
	dev->regs[ADF5355_REG(10)] = ADF5355_REG10_ADC_EN(1) |
 80024b6:	687a      	ldr	r2, [r7, #4]
 80024b8:	6313      	str	r3, [r2, #48]	@ 0x30
				     ADF5355_REG10_DEFAULT;

	dev->regs[ADF5355_REG(11)] = ADF5355_REG11_DEFAULT;
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	4a1e      	ldr	r2, [pc, #120]	@ (8002538 <adf5355_setup+0x2d0>)
 80024be:	635a      	str	r2, [r3, #52]	@ 0x34

	dev->regs[ADF5355_REG(12)] = ((dev->dev_id == ADF4356)
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	791b      	ldrb	r3, [r3, #4]
				      || (dev->dev_id == ADF5356))?
				     ADF5356_REG12_PHASE_RESYNC_CLK_DIV(1) | ADF5356_REG12_DEFAULT :
 80024c4:	2b04      	cmp	r3, #4
 80024c6:	d003      	beq.n	80024d0 <adf5355_setup+0x268>
				      || (dev->dev_id == ADF5356))?
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	791b      	ldrb	r3, [r3, #4]
 80024cc:	2b05      	cmp	r3, #5
 80024ce:	d102      	bne.n	80024d6 <adf5355_setup+0x26e>
				     ADF5356_REG12_PHASE_RESYNC_CLK_DIV(1) | ADF5356_REG12_DEFAULT :
 80024d0:	f241 52fc 	movw	r2, #5628	@ 0x15fc
 80024d4:	e000      	b.n	80024d8 <adf5355_setup+0x270>
 80024d6:	4a19      	ldr	r2, [pc, #100]	@ (800253c <adf5355_setup+0x2d4>)
	dev->regs[ADF5355_REG(12)] = ((dev->dev_id == ADF4356)
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	639a      	str	r2, [r3, #56]	@ 0x38
				     ADF5355_REG12_PHASE_RESYNC_CLK_DIV(1) | ADF5355_REG12_DEFAULT;

	dev->all_synced = false;
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	2200      	movs	r2, #0
 80024e0:	715a      	strb	r2, [r3, #5]

	return adf5355_set_freq(dev, dev->freq_req, dev->freq_req_chan);
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 80024e8:	6879      	ldr	r1, [r7, #4]
 80024ea:	f891 1048 	ldrb.w	r1, [r1, #72]	@ 0x48
 80024ee:	9100      	str	r1, [sp, #0]
 80024f0:	6878      	ldr	r0, [r7, #4]
 80024f2:	f7ff fcbd 	bl	8001e70 <adf5355_set_freq>
 80024f6:	4603      	mov	r3, r0
}
 80024f8:	4618      	mov	r0, r3
 80024fa:	3710      	adds	r7, #16
 80024fc:	46bd      	mov	sp, r7
 80024fe:	bd80      	pop	{r7, pc}
 8002500:	047868c0 	.word	0x047868c0
 8002504:	a01a01a1 	.word	0xa01a01a1
 8002508:	01ff8000 	.word	0x01ff8000
 800250c:	00800025 	.word	0x00800025
 8002510:	04000007 	.word	0x04000007
 8002514:	15596568 	.word	0x15596568
 8002518:	102d0428 	.word	0x102d0428
 800251c:	6fd91d85 	.word	0x6fd91d85
 8002520:	00ffc000 	.word	0x00ffc000
 8002524:	000186a0 	.word	0x000186a0
 8002528:	00186a00 	.word	0x00186a00
 800252c:	00249f00 	.word	0x00249f00
 8002530:	0a7c5ac5 	.word	0x0a7c5ac5
 8002534:	00f423ff 	.word	0x00f423ff
 8002538:	0061300b 	.word	0x0061300b
 800253c:	0001041c 	.word	0x0001041c

08002540 <adf5355_init>:
 * @param init_param - The structure containing the device initial parameters.
 * @return Returns 0 in case of success or negative error code.
 */
int32_t adf5355_init(struct adf5355_dev **device,
		     const struct adf5355_init_param *init_param)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b084      	sub	sp, #16
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
 8002548:	6039      	str	r1, [r7, #0]
	int32_t ret;
	struct adf5355_dev *dev;

	dev = (struct adf5355_dev *)no_os_calloc(1, sizeof(*dev));
 800254a:	2198      	movs	r1, #152	@ 0x98
 800254c:	2001      	movs	r0, #1
 800254e:	f000 f915 	bl	800277c <no_os_calloc>
 8002552:	60f8      	str	r0, [r7, #12]
	if (!dev)
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	2b00      	cmp	r3, #0
 8002558:	d102      	bne.n	8002560 <adf5355_init+0x20>
		return -ENOMEM;
 800255a:	f06f 030b 	mvn.w	r3, #11
 800255e:	e0e8      	b.n	8002732 <adf5355_init+0x1f2>

	dev->spi_desc = init_param->spi_init;
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	681a      	ldr	r2, [r3, #0]
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	601a      	str	r2, [r3, #0]
	dev->dev_id = init_param->dev_id;
 8002568:	683b      	ldr	r3, [r7, #0]
 800256a:	791a      	ldrb	r2, [r3, #4]
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	711a      	strb	r2, [r3, #4]
	dev->freq_req = init_param->freq_req;
 8002570:	683b      	ldr	r3, [r7, #0]
 8002572:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8002576:	68f9      	ldr	r1, [r7, #12]
 8002578:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40
	dev->freq_req_chan = init_param->freq_req_chan;
 800257c:	683b      	ldr	r3, [r7, #0]
 800257e:	7c1a      	ldrb	r2, [r3, #16]
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
	dev->clkin_freq = init_param->clkin_freq;
 8002586:	683b      	ldr	r3, [r7, #0]
 8002588:	695a      	ldr	r2, [r3, #20]
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	64da      	str	r2, [r3, #76]	@ 0x4c
	dev->cp_ua = init_param->cp_ua;
 800258e:	683b      	ldr	r3, [r7, #0]
 8002590:	699a      	ldr	r2, [r3, #24]
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	67da      	str	r2, [r3, #124]	@ 0x7c
	dev->cp_neg_bleed_en = init_param->cp_neg_bleed_en;
 8002596:	683b      	ldr	r3, [r7, #0]
 8002598:	7f1a      	ldrb	r2, [r3, #28]
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
	dev->cp_gated_bleed_en = init_param->cp_gated_bleed_en;
 80025a0:	683b      	ldr	r3, [r7, #0]
 80025a2:	7f5a      	ldrb	r2, [r3, #29]
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
	dev->cp_bleed_current_polarity_en = init_param->cp_bleed_current_polarity_en;
 80025aa:	683b      	ldr	r3, [r7, #0]
 80025ac:	7f9a      	ldrb	r2, [r3, #30]
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	f883 2082 	strb.w	r2, [r3, #130]	@ 0x82
	dev->mute_till_lock_en = init_param->mute_till_lock_en;
 80025b4:	683b      	ldr	r3, [r7, #0]
 80025b6:	7fda      	ldrb	r2, [r3, #31]
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	f883 2083 	strb.w	r2, [r3, #131]	@ 0x83
	dev->outa_en = init_param->outa_en;
 80025be:	683b      	ldr	r3, [r7, #0]
 80025c0:	f893 2020 	ldrb.w	r2, [r3, #32]
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
	dev->outb_en = init_param->outb_en;
 80025ca:	683b      	ldr	r3, [r7, #0]
 80025cc:	f893 2021 	ldrb.w	r2, [r3, #33]	@ 0x21
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	f883 2085 	strb.w	r2, [r3, #133]	@ 0x85
	dev->outa_power = init_param->outa_power;
 80025d6:	683b      	ldr	r3, [r7, #0]
 80025d8:	f893 2022 	ldrb.w	r2, [r3, #34]	@ 0x22
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	f883 2086 	strb.w	r2, [r3, #134]	@ 0x86
	dev->outb_power = init_param->outb_power;
 80025e2:	683b      	ldr	r3, [r7, #0]
 80025e4:	f893 2023 	ldrb.w	r2, [r3, #35]	@ 0x23
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	f883 2087 	strb.w	r2, [r3, #135]	@ 0x87
	dev->phase_detector_polarity_neg = init_param->phase_detector_polarity_neg;
 80025ee:	683b      	ldr	r3, [r7, #0]
 80025f0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80025f4:	461a      	mov	r2, r3
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
	dev->ref_diff_en = init_param->ref_diff_en;
 80025fc:	683b      	ldr	r3, [r7, #0]
 80025fe:	f893 2025 	ldrb.w	r2, [r3, #37]	@ 0x25
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
	dev->mux_out_3v3_en = init_param->mux_out_3v3_en;
 8002608:	683b      	ldr	r3, [r7, #0]
 800260a:	f893 2026 	ldrb.w	r2, [r3, #38]	@ 0x26
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	f883 208a 	strb.w	r2, [r3, #138]	@ 0x8a
	dev->ref_doubler_en = init_param->ref_doubler_en;
 8002614:	683b      	ldr	r3, [r7, #0]
 8002616:	f893 2027 	ldrb.w	r2, [r3, #39]	@ 0x27
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
	dev->ref_div2_en = init_param->ref_div2_en;
 8002620:	683b      	ldr	r3, [r7, #0]
 8002622:	f893 2028 	ldrb.w	r2, [r3, #40]	@ 0x28
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	f883 208d 	strb.w	r2, [r3, #141]	@ 0x8d
	dev->mux_out_sel = init_param->mux_out_sel;
 800262c:	683b      	ldr	r3, [r7, #0]
 800262e:	f893 2029 	ldrb.w	r2, [r3, #41]	@ 0x29
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
	dev->outb_sel_fund = init_param->outb_sel_fund;
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	f893 202a 	ldrb.w	r2, [r3, #42]	@ 0x2a
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	f883 208b 	strb.w	r2, [r3, #139]	@ 0x8b
	dev->num_channels = 2;
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	2202      	movs	r2, #2
 8002648:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49

	switch (dev->dev_id) {
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	791b      	ldrb	r3, [r3, #4]
 8002650:	2b05      	cmp	r3, #5
 8002652:	d85b      	bhi.n	800270c <adf5355_init+0x1cc>
 8002654:	a201      	add	r2, pc, #4	@ (adr r2, 800265c <adf5355_init+0x11c>)
 8002656:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800265a:	bf00      	nop
 800265c:	08002675 	.word	0x08002675
 8002660:	0800269b 	.word	0x0800269b
 8002664:	080026c1 	.word	0x080026c1
 8002668:	080026e7 	.word	0x080026e7
 800266c:	08002675 	.word	0x08002675
 8002670:	08002675 	.word	0x08002675
	case ADF4356:
	case ADF5356:
	case ADF5355:
		dev->max_out_freq = ADF5355_MAX_OUT_FREQ;
 8002674:	68f9      	ldr	r1, [r7, #12]
 8002676:	a33d      	add	r3, pc, #244	@ (adr r3, 800276c <adf5355_init+0x22c>)
 8002678:	e9d3 2300 	ldrd	r2, r3, [r3]
 800267c:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
		dev->min_out_freq = ADF5355_MIN_OUT_FREQ;
 8002680:	68f9      	ldr	r1, [r7, #12]
 8002682:	a32f      	add	r3, pc, #188	@ (adr r3, 8002740 <adf5355_init+0x200>)
 8002684:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002688:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58
		dev->min_vco_freq = ADF5355_MIN_VCO_FREQ;
 800268c:	68f9      	ldr	r1, [r7, #12]
 800268e:	a32e      	add	r3, pc, #184	@ (adr r3, 8002748 <adf5355_init+0x208>)
 8002690:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002694:	e9c1 2318 	strd	r2, r3, [r1, #96]	@ 0x60
		break;
 8002698:	e038      	b.n	800270c <adf5355_init+0x1cc>
	case ADF4355:
		dev->max_out_freq = ADF4355_MAX_OUT_FREQ;
 800269a:	68f9      	ldr	r1, [r7, #12]
 800269c:	a335      	add	r3, pc, #212	@ (adr r3, 8002774 <adf5355_init+0x234>)
 800269e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026a2:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
		dev->min_out_freq = ADF4355_MIN_OUT_FREQ;
 80026a6:	68f9      	ldr	r1, [r7, #12]
 80026a8:	a325      	add	r3, pc, #148	@ (adr r3, 8002740 <adf5355_init+0x200>)
 80026aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026ae:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58
		dev->min_vco_freq = ADF4355_MIN_VCO_FREQ;
 80026b2:	68f9      	ldr	r1, [r7, #12]
 80026b4:	a324      	add	r3, pc, #144	@ (adr r3, 8002748 <adf5355_init+0x208>)
 80026b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026ba:	e9c1 2318 	strd	r2, r3, [r1, #96]	@ 0x60
		break;
 80026be:	e025      	b.n	800270c <adf5355_init+0x1cc>
	case ADF4355_2:
		dev->max_out_freq = ADF4355_2_MAX_OUT_FREQ;
 80026c0:	68f9      	ldr	r1, [r7, #12]
 80026c2:	4a29      	ldr	r2, [pc, #164]	@ (8002768 <adf5355_init+0x228>)
 80026c4:	f04f 0301 	mov.w	r3, #1
 80026c8:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
		dev->min_out_freq = ADF4355_2_MIN_OUT_FREQ;
 80026cc:	68f9      	ldr	r1, [r7, #12]
 80026ce:	a31c      	add	r3, pc, #112	@ (adr r3, 8002740 <adf5355_init+0x200>)
 80026d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026d4:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58
		dev->min_vco_freq = ADF4355_2_MIN_VCO_FREQ;
 80026d8:	68f9      	ldr	r1, [r7, #12]
 80026da:	a31b      	add	r3, pc, #108	@ (adr r3, 8002748 <adf5355_init+0x208>)
 80026dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026e0:	e9c1 2318 	strd	r2, r3, [r1, #96]	@ 0x60
		break;
 80026e4:	e012      	b.n	800270c <adf5355_init+0x1cc>
	case ADF4355_3:
		dev->max_out_freq = ADF4355_3_MAX_OUT_FREQ;
 80026e6:	68f9      	ldr	r1, [r7, #12]
 80026e8:	a319      	add	r3, pc, #100	@ (adr r3, 8002750 <adf5355_init+0x210>)
 80026ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026ee:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
		dev->min_out_freq = ADF4355_3_MIN_OUT_FREQ;
 80026f2:	68f9      	ldr	r1, [r7, #12]
 80026f4:	a318      	add	r3, pc, #96	@ (adr r3, 8002758 <adf5355_init+0x218>)
 80026f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026fa:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58
		dev->min_vco_freq = ADF4355_3_MIN_VCO_FREQ;
 80026fe:	68f9      	ldr	r1, [r7, #12]
 8002700:	a317      	add	r3, pc, #92	@ (adr r3, 8002760 <adf5355_init+0x220>)
 8002702:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002706:	e9c1 2318 	strd	r2, r3, [r1, #96]	@ 0x60
		break;
 800270a:	bf00      	nop
	}

	ret = adf5355_setup(dev);
 800270c:	68f8      	ldr	r0, [r7, #12]
 800270e:	f7ff fdab 	bl	8002268 <adf5355_setup>
 8002712:	60b8      	str	r0, [r7, #8]
	if (ret != 0)
 8002714:	68bb      	ldr	r3, [r7, #8]
 8002716:	2b00      	cmp	r3, #0
 8002718:	d104      	bne.n	8002724 <adf5355_init+0x1e4>
		goto error_spi;

	*device = dev;
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	68fa      	ldr	r2, [r7, #12]
 800271e:	601a      	str	r2, [r3, #0]

	return ret;
 8002720:	68bb      	ldr	r3, [r7, #8]
 8002722:	e006      	b.n	8002732 <adf5355_init+0x1f2>
		goto error_spi;
 8002724:	bf00      	nop

error_spi:
	HAL_SPI_DeInit(dev->spi_desc);
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	4618      	mov	r0, r3
 800272c:	f002 fb03 	bl	8004d36 <HAL_SPI_DeInit>

	return ret;
 8002730:	68bb      	ldr	r3, [r7, #8]
}
 8002732:	4618      	mov	r0, r3
 8002734:	3710      	adds	r7, #16
 8002736:	46bd      	mov	sp, r7
 8002738:	bd80      	pop	{r7, pc}
 800273a:	bf00      	nop
 800273c:	f3af 8000 	nop.w
 8002740:	032a9f88 	.word	0x032a9f88
 8002744:	00000000 	.word	0x00000000
 8002748:	caa7e200 	.word	0xcaa7e200
 800274c:	00000000 	.word	0x00000000
 8002750:	89640200 	.word	0x89640200
 8002754:	00000001 	.word	0x00000001
 8002758:	0312c804 	.word	0x0312c804
 800275c:	00000000 	.word	0x00000000
 8002760:	c4b20100 	.word	0xc4b20100
 8002764:	00000000 	.word	0x00000000
 8002768:	0642ac00 	.word	0x0642ac00
 800276c:	954fc400 	.word	0x954fc400
 8002770:	00000001 	.word	0x00000001
 8002774:	2a9f8800 	.word	0x2a9f8800
 8002778:	00000003 	.word	0x00000003

0800277c <no_os_calloc>:
 * @param nitems - Number of elements to be allocated.
 * @param size - Size of elements.
 * @return Pointer to the allocated memory, or NULL if the request fails.
 */
__attribute__((weak)) void *no_os_calloc(size_t nitems, size_t size)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	b082      	sub	sp, #8
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]
 8002784:	6039      	str	r1, [r7, #0]
	return calloc(nitems, size);
 8002786:	6839      	ldr	r1, [r7, #0]
 8002788:	6878      	ldr	r0, [r7, #4]
 800278a:	f007 fd35 	bl	800a1f8 <calloc>
 800278e:	4603      	mov	r3, r0
}
 8002790:	4618      	mov	r0, r3
 8002792:	3708      	adds	r7, #8
 8002794:	46bd      	mov	sp, r7
 8002796:	bd80      	pop	{r7, pc}

08002798 <no_os_greatest_common_divisor>:
/**
 * Find greatest common divisor of the given two numbers.
 */
uint32_t no_os_greatest_common_divisor(uint32_t a,
				       uint32_t b)
{
 8002798:	b480      	push	{r7}
 800279a:	b085      	sub	sp, #20
 800279c:	af00      	add	r7, sp, #0
 800279e:	6078      	str	r0, [r7, #4]
 80027a0:	6039      	str	r1, [r7, #0]
	uint32_t div;

	if ((a == 0) || (b == 0))
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d002      	beq.n	80027ae <no_os_greatest_common_divisor+0x16>
 80027a8:	683b      	ldr	r3, [r7, #0]
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d112      	bne.n	80027d4 <no_os_greatest_common_divisor+0x3c>
		return no_os_max(a, b);
 80027ae:	683a      	ldr	r2, [r7, #0]
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	4293      	cmp	r3, r2
 80027b4:	bf38      	it	cc
 80027b6:	4613      	movcc	r3, r2
 80027b8:	e010      	b.n	80027dc <no_os_greatest_common_divisor+0x44>

	while (b != 0) {
		div = a % b;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	683a      	ldr	r2, [r7, #0]
 80027be:	fbb3 f2f2 	udiv	r2, r3, r2
 80027c2:	6839      	ldr	r1, [r7, #0]
 80027c4:	fb01 f202 	mul.w	r2, r1, r2
 80027c8:	1a9b      	subs	r3, r3, r2
 80027ca:	60fb      	str	r3, [r7, #12]
		a = b;
 80027cc:	683b      	ldr	r3, [r7, #0]
 80027ce:	607b      	str	r3, [r7, #4]
		b = div;
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	603b      	str	r3, [r7, #0]
	while (b != 0) {
 80027d4:	683b      	ldr	r3, [r7, #0]
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d1ef      	bne.n	80027ba <no_os_greatest_common_divisor+0x22>
	}

	return a;
 80027da:	687b      	ldr	r3, [r7, #4]
}
 80027dc:	4618      	mov	r0, r3
 80027de:	3714      	adds	r7, #20
 80027e0:	46bd      	mov	sp, r7
 80027e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e6:	4770      	bx	lr

080027e8 <no_os_do_div>:
/**
 * Calculate the quotient and the remainder of an integer division.
 */
uint64_t no_os_do_div(uint64_t* n,
		      uint64_t base)
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	b086      	sub	sp, #24
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	60f8      	str	r0, [r7, #12]
 80027f0:	e9c7 2300 	strd	r2, r3, [r7]
	uint64_t mod = 0;
 80027f4:	f04f 0200 	mov.w	r2, #0
 80027f8:	f04f 0300 	mov.w	r3, #0
 80027fc:	e9c7 2304 	strd	r2, r3, [r7, #16]

	mod = *n % base;
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002806:	e9d7 2300 	ldrd	r2, r3, [r7]
 800280a:	f7fd ff25 	bl	8000658 <__aeabi_uldivmod>
 800280e:	e9c7 2304 	strd	r2, r3, [r7, #16]
	*n = *n / base;
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002818:	e9d7 2300 	ldrd	r2, r3, [r7]
 800281c:	f7fd ff1c 	bl	8000658 <__aeabi_uldivmod>
 8002820:	4602      	mov	r2, r0
 8002822:	460b      	mov	r3, r1
 8002824:	68f9      	ldr	r1, [r7, #12]
 8002826:	e9c1 2300 	strd	r2, r3, [r1]

	return mod;
 800282a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
}
 800282e:	4610      	mov	r0, r2
 8002830:	4619      	mov	r1, r3
 8002832:	3718      	adds	r7, #24
 8002834:	46bd      	mov	sp, r7
 8002836:	bd80      	pop	{r7, pc}

08002838 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	b082      	sub	sp, #8
 800283c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800283e:	2300      	movs	r3, #0
 8002840:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002842:	4b0c      	ldr	r3, [pc, #48]	@ (8002874 <HAL_Init+0x3c>)
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	4a0b      	ldr	r2, [pc, #44]	@ (8002874 <HAL_Init+0x3c>)
 8002848:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800284c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800284e:	2003      	movs	r0, #3
 8002850:	f000 f903 	bl	8002a5a <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002854:	200f      	movs	r0, #15
 8002856:	f7fe fd03 	bl	8001260 <HAL_InitTick>
 800285a:	4603      	mov	r3, r0
 800285c:	2b00      	cmp	r3, #0
 800285e:	d002      	beq.n	8002866 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8002860:	2301      	movs	r3, #1
 8002862:	71fb      	strb	r3, [r7, #7]
 8002864:	e001      	b.n	800286a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002866:	f7fe fcd3 	bl	8001210 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800286a:	79fb      	ldrb	r3, [r7, #7]
}
 800286c:	4618      	mov	r0, r3
 800286e:	3708      	adds	r7, #8
 8002870:	46bd      	mov	sp, r7
 8002872:	bd80      	pop	{r7, pc}
 8002874:	40022000 	.word	0x40022000

08002878 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002878:	b480      	push	{r7}
 800287a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800287c:	4b06      	ldr	r3, [pc, #24]	@ (8002898 <HAL_IncTick+0x20>)
 800287e:	781b      	ldrb	r3, [r3, #0]
 8002880:	461a      	mov	r2, r3
 8002882:	4b06      	ldr	r3, [pc, #24]	@ (800289c <HAL_IncTick+0x24>)
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	4413      	add	r3, r2
 8002888:	4a04      	ldr	r2, [pc, #16]	@ (800289c <HAL_IncTick+0x24>)
 800288a:	6013      	str	r3, [r2, #0]
}
 800288c:	bf00      	nop
 800288e:	46bd      	mov	sp, r7
 8002890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002894:	4770      	bx	lr
 8002896:	bf00      	nop
 8002898:	200000c0 	.word	0x200000c0
 800289c:	200003f8 	.word	0x200003f8

080028a0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80028a0:	b480      	push	{r7}
 80028a2:	af00      	add	r7, sp, #0
  return uwTick;
 80028a4:	4b03      	ldr	r3, [pc, #12]	@ (80028b4 <HAL_GetTick+0x14>)
 80028a6:	681b      	ldr	r3, [r3, #0]
}
 80028a8:	4618      	mov	r0, r3
 80028aa:	46bd      	mov	sp, r7
 80028ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b0:	4770      	bx	lr
 80028b2:	bf00      	nop
 80028b4:	200003f8 	.word	0x200003f8

080028b8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b084      	sub	sp, #16
 80028bc:	af00      	add	r7, sp, #0
 80028be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80028c0:	f7ff ffee 	bl	80028a0 <HAL_GetTick>
 80028c4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028d0:	d005      	beq.n	80028de <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80028d2:	4b0a      	ldr	r3, [pc, #40]	@ (80028fc <HAL_Delay+0x44>)
 80028d4:	781b      	ldrb	r3, [r3, #0]
 80028d6:	461a      	mov	r2, r3
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	4413      	add	r3, r2
 80028dc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80028de:	bf00      	nop
 80028e0:	f7ff ffde 	bl	80028a0 <HAL_GetTick>
 80028e4:	4602      	mov	r2, r0
 80028e6:	68bb      	ldr	r3, [r7, #8]
 80028e8:	1ad3      	subs	r3, r2, r3
 80028ea:	68fa      	ldr	r2, [r7, #12]
 80028ec:	429a      	cmp	r2, r3
 80028ee:	d8f7      	bhi.n	80028e0 <HAL_Delay+0x28>
  {
  }
}
 80028f0:	bf00      	nop
 80028f2:	bf00      	nop
 80028f4:	3710      	adds	r7, #16
 80028f6:	46bd      	mov	sp, r7
 80028f8:	bd80      	pop	{r7, pc}
 80028fa:	bf00      	nop
 80028fc:	200000c0 	.word	0x200000c0

08002900 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002900:	b480      	push	{r7}
 8002902:	b085      	sub	sp, #20
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	f003 0307 	and.w	r3, r3, #7
 800290e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002910:	4b0c      	ldr	r3, [pc, #48]	@ (8002944 <__NVIC_SetPriorityGrouping+0x44>)
 8002912:	68db      	ldr	r3, [r3, #12]
 8002914:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002916:	68ba      	ldr	r2, [r7, #8]
 8002918:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800291c:	4013      	ands	r3, r2
 800291e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002924:	68bb      	ldr	r3, [r7, #8]
 8002926:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002928:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800292c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002930:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002932:	4a04      	ldr	r2, [pc, #16]	@ (8002944 <__NVIC_SetPriorityGrouping+0x44>)
 8002934:	68bb      	ldr	r3, [r7, #8]
 8002936:	60d3      	str	r3, [r2, #12]
}
 8002938:	bf00      	nop
 800293a:	3714      	adds	r7, #20
 800293c:	46bd      	mov	sp, r7
 800293e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002942:	4770      	bx	lr
 8002944:	e000ed00 	.word	0xe000ed00

08002948 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002948:	b480      	push	{r7}
 800294a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800294c:	4b04      	ldr	r3, [pc, #16]	@ (8002960 <__NVIC_GetPriorityGrouping+0x18>)
 800294e:	68db      	ldr	r3, [r3, #12]
 8002950:	0a1b      	lsrs	r3, r3, #8
 8002952:	f003 0307 	and.w	r3, r3, #7
}
 8002956:	4618      	mov	r0, r3
 8002958:	46bd      	mov	sp, r7
 800295a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295e:	4770      	bx	lr
 8002960:	e000ed00 	.word	0xe000ed00

08002964 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002964:	b480      	push	{r7}
 8002966:	b083      	sub	sp, #12
 8002968:	af00      	add	r7, sp, #0
 800296a:	4603      	mov	r3, r0
 800296c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800296e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002972:	2b00      	cmp	r3, #0
 8002974:	db0b      	blt.n	800298e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002976:	79fb      	ldrb	r3, [r7, #7]
 8002978:	f003 021f 	and.w	r2, r3, #31
 800297c:	4907      	ldr	r1, [pc, #28]	@ (800299c <__NVIC_EnableIRQ+0x38>)
 800297e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002982:	095b      	lsrs	r3, r3, #5
 8002984:	2001      	movs	r0, #1
 8002986:	fa00 f202 	lsl.w	r2, r0, r2
 800298a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800298e:	bf00      	nop
 8002990:	370c      	adds	r7, #12
 8002992:	46bd      	mov	sp, r7
 8002994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002998:	4770      	bx	lr
 800299a:	bf00      	nop
 800299c:	e000e100 	.word	0xe000e100

080029a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80029a0:	b480      	push	{r7}
 80029a2:	b083      	sub	sp, #12
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	4603      	mov	r3, r0
 80029a8:	6039      	str	r1, [r7, #0]
 80029aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80029ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	db0a      	blt.n	80029ca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029b4:	683b      	ldr	r3, [r7, #0]
 80029b6:	b2da      	uxtb	r2, r3
 80029b8:	490c      	ldr	r1, [pc, #48]	@ (80029ec <__NVIC_SetPriority+0x4c>)
 80029ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029be:	0112      	lsls	r2, r2, #4
 80029c0:	b2d2      	uxtb	r2, r2
 80029c2:	440b      	add	r3, r1
 80029c4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80029c8:	e00a      	b.n	80029e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029ca:	683b      	ldr	r3, [r7, #0]
 80029cc:	b2da      	uxtb	r2, r3
 80029ce:	4908      	ldr	r1, [pc, #32]	@ (80029f0 <__NVIC_SetPriority+0x50>)
 80029d0:	79fb      	ldrb	r3, [r7, #7]
 80029d2:	f003 030f 	and.w	r3, r3, #15
 80029d6:	3b04      	subs	r3, #4
 80029d8:	0112      	lsls	r2, r2, #4
 80029da:	b2d2      	uxtb	r2, r2
 80029dc:	440b      	add	r3, r1
 80029de:	761a      	strb	r2, [r3, #24]
}
 80029e0:	bf00      	nop
 80029e2:	370c      	adds	r7, #12
 80029e4:	46bd      	mov	sp, r7
 80029e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ea:	4770      	bx	lr
 80029ec:	e000e100 	.word	0xe000e100
 80029f0:	e000ed00 	.word	0xe000ed00

080029f4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80029f4:	b480      	push	{r7}
 80029f6:	b089      	sub	sp, #36	@ 0x24
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	60f8      	str	r0, [r7, #12]
 80029fc:	60b9      	str	r1, [r7, #8]
 80029fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	f003 0307 	and.w	r3, r3, #7
 8002a06:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002a08:	69fb      	ldr	r3, [r7, #28]
 8002a0a:	f1c3 0307 	rsb	r3, r3, #7
 8002a0e:	2b04      	cmp	r3, #4
 8002a10:	bf28      	it	cs
 8002a12:	2304      	movcs	r3, #4
 8002a14:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a16:	69fb      	ldr	r3, [r7, #28]
 8002a18:	3304      	adds	r3, #4
 8002a1a:	2b06      	cmp	r3, #6
 8002a1c:	d902      	bls.n	8002a24 <NVIC_EncodePriority+0x30>
 8002a1e:	69fb      	ldr	r3, [r7, #28]
 8002a20:	3b03      	subs	r3, #3
 8002a22:	e000      	b.n	8002a26 <NVIC_EncodePriority+0x32>
 8002a24:	2300      	movs	r3, #0
 8002a26:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a28:	f04f 32ff 	mov.w	r2, #4294967295
 8002a2c:	69bb      	ldr	r3, [r7, #24]
 8002a2e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a32:	43da      	mvns	r2, r3
 8002a34:	68bb      	ldr	r3, [r7, #8]
 8002a36:	401a      	ands	r2, r3
 8002a38:	697b      	ldr	r3, [r7, #20]
 8002a3a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002a3c:	f04f 31ff 	mov.w	r1, #4294967295
 8002a40:	697b      	ldr	r3, [r7, #20]
 8002a42:	fa01 f303 	lsl.w	r3, r1, r3
 8002a46:	43d9      	mvns	r1, r3
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a4c:	4313      	orrs	r3, r2
         );
}
 8002a4e:	4618      	mov	r0, r3
 8002a50:	3724      	adds	r7, #36	@ 0x24
 8002a52:	46bd      	mov	sp, r7
 8002a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a58:	4770      	bx	lr

08002a5a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a5a:	b580      	push	{r7, lr}
 8002a5c:	b082      	sub	sp, #8
 8002a5e:	af00      	add	r7, sp, #0
 8002a60:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002a62:	6878      	ldr	r0, [r7, #4]
 8002a64:	f7ff ff4c 	bl	8002900 <__NVIC_SetPriorityGrouping>
}
 8002a68:	bf00      	nop
 8002a6a:	3708      	adds	r7, #8
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	bd80      	pop	{r7, pc}

08002a70 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	b086      	sub	sp, #24
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	4603      	mov	r3, r0
 8002a78:	60b9      	str	r1, [r7, #8]
 8002a7a:	607a      	str	r2, [r7, #4]
 8002a7c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002a7e:	2300      	movs	r3, #0
 8002a80:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002a82:	f7ff ff61 	bl	8002948 <__NVIC_GetPriorityGrouping>
 8002a86:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a88:	687a      	ldr	r2, [r7, #4]
 8002a8a:	68b9      	ldr	r1, [r7, #8]
 8002a8c:	6978      	ldr	r0, [r7, #20]
 8002a8e:	f7ff ffb1 	bl	80029f4 <NVIC_EncodePriority>
 8002a92:	4602      	mov	r2, r0
 8002a94:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a98:	4611      	mov	r1, r2
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	f7ff ff80 	bl	80029a0 <__NVIC_SetPriority>
}
 8002aa0:	bf00      	nop
 8002aa2:	3718      	adds	r7, #24
 8002aa4:	46bd      	mov	sp, r7
 8002aa6:	bd80      	pop	{r7, pc}

08002aa8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	b082      	sub	sp, #8
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	4603      	mov	r3, r0
 8002ab0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002ab2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	f7ff ff54 	bl	8002964 <__NVIC_EnableIRQ>
}
 8002abc:	bf00      	nop
 8002abe:	3708      	adds	r7, #8
 8002ac0:	46bd      	mov	sp, r7
 8002ac2:	bd80      	pop	{r7, pc}

08002ac4 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002ac4:	b480      	push	{r7}
 8002ac6:	b085      	sub	sp, #20
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d101      	bne.n	8002ad6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8002ad2:	2301      	movs	r3, #1
 8002ad4:	e098      	b.n	8002c08 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	461a      	mov	r2, r3
 8002adc:	4b4d      	ldr	r3, [pc, #308]	@ (8002c14 <HAL_DMA_Init+0x150>)
 8002ade:	429a      	cmp	r2, r3
 8002ae0:	d80f      	bhi.n	8002b02 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	461a      	mov	r2, r3
 8002ae8:	4b4b      	ldr	r3, [pc, #300]	@ (8002c18 <HAL_DMA_Init+0x154>)
 8002aea:	4413      	add	r3, r2
 8002aec:	4a4b      	ldr	r2, [pc, #300]	@ (8002c1c <HAL_DMA_Init+0x158>)
 8002aee:	fba2 2303 	umull	r2, r3, r2, r3
 8002af2:	091b      	lsrs	r3, r3, #4
 8002af4:	009a      	lsls	r2, r3, #2
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	4a48      	ldr	r2, [pc, #288]	@ (8002c20 <HAL_DMA_Init+0x15c>)
 8002afe:	641a      	str	r2, [r3, #64]	@ 0x40
 8002b00:	e00e      	b.n	8002b20 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	461a      	mov	r2, r3
 8002b08:	4b46      	ldr	r3, [pc, #280]	@ (8002c24 <HAL_DMA_Init+0x160>)
 8002b0a:	4413      	add	r3, r2
 8002b0c:	4a43      	ldr	r2, [pc, #268]	@ (8002c1c <HAL_DMA_Init+0x158>)
 8002b0e:	fba2 2303 	umull	r2, r3, r2, r3
 8002b12:	091b      	lsrs	r3, r3, #4
 8002b14:	009a      	lsls	r2, r3, #2
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	4a42      	ldr	r2, [pc, #264]	@ (8002c28 <HAL_DMA_Init+0x164>)
 8002b1e:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	2202      	movs	r2, #2
 8002b24:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8002b36:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002b3a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8002b44:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	691b      	ldr	r3, [r3, #16]
 8002b4a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b50:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	699b      	ldr	r3, [r3, #24]
 8002b56:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b5c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	6a1b      	ldr	r3, [r3, #32]
 8002b62:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002b64:	68fa      	ldr	r2, [r7, #12]
 8002b66:	4313      	orrs	r3, r2
 8002b68:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	68fa      	ldr	r2, [r7, #12]
 8002b70:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	689b      	ldr	r3, [r3, #8]
 8002b76:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002b7a:	d039      	beq.n	8002bf0 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b80:	4a27      	ldr	r2, [pc, #156]	@ (8002c20 <HAL_DMA_Init+0x15c>)
 8002b82:	4293      	cmp	r3, r2
 8002b84:	d11a      	bne.n	8002bbc <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8002b86:	4b29      	ldr	r3, [pc, #164]	@ (8002c2c <HAL_DMA_Init+0x168>)
 8002b88:	681a      	ldr	r2, [r3, #0]
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b8e:	f003 031c 	and.w	r3, r3, #28
 8002b92:	210f      	movs	r1, #15
 8002b94:	fa01 f303 	lsl.w	r3, r1, r3
 8002b98:	43db      	mvns	r3, r3
 8002b9a:	4924      	ldr	r1, [pc, #144]	@ (8002c2c <HAL_DMA_Init+0x168>)
 8002b9c:	4013      	ands	r3, r2
 8002b9e:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8002ba0:	4b22      	ldr	r3, [pc, #136]	@ (8002c2c <HAL_DMA_Init+0x168>)
 8002ba2:	681a      	ldr	r2, [r3, #0]
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	6859      	ldr	r1, [r3, #4]
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bac:	f003 031c 	and.w	r3, r3, #28
 8002bb0:	fa01 f303 	lsl.w	r3, r1, r3
 8002bb4:	491d      	ldr	r1, [pc, #116]	@ (8002c2c <HAL_DMA_Init+0x168>)
 8002bb6:	4313      	orrs	r3, r2
 8002bb8:	600b      	str	r3, [r1, #0]
 8002bba:	e019      	b.n	8002bf0 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8002bbc:	4b1c      	ldr	r3, [pc, #112]	@ (8002c30 <HAL_DMA_Init+0x16c>)
 8002bbe:	681a      	ldr	r2, [r3, #0]
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bc4:	f003 031c 	and.w	r3, r3, #28
 8002bc8:	210f      	movs	r1, #15
 8002bca:	fa01 f303 	lsl.w	r3, r1, r3
 8002bce:	43db      	mvns	r3, r3
 8002bd0:	4917      	ldr	r1, [pc, #92]	@ (8002c30 <HAL_DMA_Init+0x16c>)
 8002bd2:	4013      	ands	r3, r2
 8002bd4:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8002bd6:	4b16      	ldr	r3, [pc, #88]	@ (8002c30 <HAL_DMA_Init+0x16c>)
 8002bd8:	681a      	ldr	r2, [r3, #0]
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	6859      	ldr	r1, [r3, #4]
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002be2:	f003 031c 	and.w	r3, r3, #28
 8002be6:	fa01 f303 	lsl.w	r3, r1, r3
 8002bea:	4911      	ldr	r1, [pc, #68]	@ (8002c30 <HAL_DMA_Init+0x16c>)
 8002bec:	4313      	orrs	r3, r2
 8002bee:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	2201      	movs	r2, #1
 8002bfa:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	2200      	movs	r2, #0
 8002c02:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8002c06:	2300      	movs	r3, #0
}
 8002c08:	4618      	mov	r0, r3
 8002c0a:	3714      	adds	r7, #20
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c12:	4770      	bx	lr
 8002c14:	40020407 	.word	0x40020407
 8002c18:	bffdfff8 	.word	0xbffdfff8
 8002c1c:	cccccccd 	.word	0xcccccccd
 8002c20:	40020000 	.word	0x40020000
 8002c24:	bffdfbf8 	.word	0xbffdfbf8
 8002c28:	40020400 	.word	0x40020400
 8002c2c:	400200a8 	.word	0x400200a8
 8002c30:	400204a8 	.word	0x400204a8

08002c34 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002c34:	b580      	push	{r7, lr}
 8002c36:	b086      	sub	sp, #24
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	60f8      	str	r0, [r7, #12]
 8002c3c:	60b9      	str	r1, [r7, #8]
 8002c3e:	607a      	str	r2, [r7, #4]
 8002c40:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002c42:	2300      	movs	r3, #0
 8002c44:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002c4c:	2b01      	cmp	r3, #1
 8002c4e:	d101      	bne.n	8002c54 <HAL_DMA_Start_IT+0x20>
 8002c50:	2302      	movs	r3, #2
 8002c52:	e04b      	b.n	8002cec <HAL_DMA_Start_IT+0xb8>
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	2201      	movs	r2, #1
 8002c58:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002c62:	b2db      	uxtb	r3, r3
 8002c64:	2b01      	cmp	r3, #1
 8002c66:	d13a      	bne.n	8002cde <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	2202      	movs	r2, #2
 8002c6c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	2200      	movs	r2, #0
 8002c74:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	681a      	ldr	r2, [r3, #0]
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	f022 0201 	bic.w	r2, r2, #1
 8002c84:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002c86:	683b      	ldr	r3, [r7, #0]
 8002c88:	687a      	ldr	r2, [r7, #4]
 8002c8a:	68b9      	ldr	r1, [r7, #8]
 8002c8c:	68f8      	ldr	r0, [r7, #12]
 8002c8e:	f000 f95f 	bl	8002f50 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d008      	beq.n	8002cac <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	681a      	ldr	r2, [r3, #0]
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f042 020e 	orr.w	r2, r2, #14
 8002ca8:	601a      	str	r2, [r3, #0]
 8002caa:	e00f      	b.n	8002ccc <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	681a      	ldr	r2, [r3, #0]
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f022 0204 	bic.w	r2, r2, #4
 8002cba:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	681a      	ldr	r2, [r3, #0]
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f042 020a 	orr.w	r2, r2, #10
 8002cca:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	681a      	ldr	r2, [r3, #0]
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f042 0201 	orr.w	r2, r2, #1
 8002cda:	601a      	str	r2, [r3, #0]
 8002cdc:	e005      	b.n	8002cea <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	2200      	movs	r2, #0
 8002ce2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8002ce6:	2302      	movs	r3, #2
 8002ce8:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8002cea:	7dfb      	ldrb	r3, [r7, #23]
}
 8002cec:	4618      	mov	r0, r3
 8002cee:	3718      	adds	r7, #24
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	bd80      	pop	{r7, pc}

08002cf4 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002cf4:	b480      	push	{r7}
 8002cf6:	b085      	sub	sp, #20
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002cfc:	2300      	movs	r3, #0
 8002cfe:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002d06:	b2db      	uxtb	r3, r3
 8002d08:	2b02      	cmp	r3, #2
 8002d0a:	d008      	beq.n	8002d1e <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	2204      	movs	r2, #4
 8002d10:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	2200      	movs	r2, #0
 8002d16:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002d1a:	2301      	movs	r3, #1
 8002d1c:	e022      	b.n	8002d64 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	681a      	ldr	r2, [r3, #0]
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f022 020e 	bic.w	r2, r2, #14
 8002d2c:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	681a      	ldr	r2, [r3, #0]
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f022 0201 	bic.w	r2, r2, #1
 8002d3c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d42:	f003 021c 	and.w	r2, r3, #28
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d4a:	2101      	movs	r1, #1
 8002d4c:	fa01 f202 	lsl.w	r2, r1, r2
 8002d50:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	2201      	movs	r2, #1
 8002d56:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8002d62:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8002d64:	4618      	mov	r0, r3
 8002d66:	3714      	adds	r7, #20
 8002d68:	46bd      	mov	sp, r7
 8002d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d6e:	4770      	bx	lr

08002d70 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	b084      	sub	sp, #16
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002d78:	2300      	movs	r3, #0
 8002d7a:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002d82:	b2db      	uxtb	r3, r3
 8002d84:	2b02      	cmp	r3, #2
 8002d86:	d005      	beq.n	8002d94 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	2204      	movs	r2, #4
 8002d8c:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8002d8e:	2301      	movs	r3, #1
 8002d90:	73fb      	strb	r3, [r7, #15]
 8002d92:	e029      	b.n	8002de8 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	681a      	ldr	r2, [r3, #0]
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f022 020e 	bic.w	r2, r2, #14
 8002da2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	681a      	ldr	r2, [r3, #0]
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f022 0201 	bic.w	r2, r2, #1
 8002db2:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002db8:	f003 021c 	and.w	r2, r3, #28
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dc0:	2101      	movs	r1, #1
 8002dc2:	fa01 f202 	lsl.w	r2, r1, r2
 8002dc6:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	2201      	movs	r2, #1
 8002dcc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	2200      	movs	r2, #0
 8002dd4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d003      	beq.n	8002de8 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002de4:	6878      	ldr	r0, [r7, #4]
 8002de6:	4798      	blx	r3
    }
  }
  return status;
 8002de8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002dea:	4618      	mov	r0, r3
 8002dec:	3710      	adds	r7, #16
 8002dee:	46bd      	mov	sp, r7
 8002df0:	bd80      	pop	{r7, pc}

08002df2 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002df2:	b580      	push	{r7, lr}
 8002df4:	b084      	sub	sp, #16
 8002df6:	af00      	add	r7, sp, #0
 8002df8:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e0e:	f003 031c 	and.w	r3, r3, #28
 8002e12:	2204      	movs	r2, #4
 8002e14:	409a      	lsls	r2, r3
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	4013      	ands	r3, r2
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d026      	beq.n	8002e6c <HAL_DMA_IRQHandler+0x7a>
 8002e1e:	68bb      	ldr	r3, [r7, #8]
 8002e20:	f003 0304 	and.w	r3, r3, #4
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d021      	beq.n	8002e6c <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	f003 0320 	and.w	r3, r3, #32
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d107      	bne.n	8002e46 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	681a      	ldr	r2, [r3, #0]
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f022 0204 	bic.w	r2, r2, #4
 8002e44:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e4a:	f003 021c 	and.w	r2, r3, #28
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e52:	2104      	movs	r1, #4
 8002e54:	fa01 f202 	lsl.w	r2, r1, r2
 8002e58:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d071      	beq.n	8002f46 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e66:	6878      	ldr	r0, [r7, #4]
 8002e68:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8002e6a:	e06c      	b.n	8002f46 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e70:	f003 031c 	and.w	r3, r3, #28
 8002e74:	2202      	movs	r2, #2
 8002e76:	409a      	lsls	r2, r3
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	4013      	ands	r3, r2
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d02e      	beq.n	8002ede <HAL_DMA_IRQHandler+0xec>
 8002e80:	68bb      	ldr	r3, [r7, #8]
 8002e82:	f003 0302 	and.w	r3, r3, #2
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d029      	beq.n	8002ede <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f003 0320 	and.w	r3, r3, #32
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d10b      	bne.n	8002eb0 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	681a      	ldr	r2, [r3, #0]
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f022 020a 	bic.w	r2, r2, #10
 8002ea6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	2201      	movs	r2, #1
 8002eac:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002eb4:	f003 021c 	and.w	r2, r3, #28
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ebc:	2102      	movs	r1, #2
 8002ebe:	fa01 f202 	lsl.w	r2, r1, r2
 8002ec2:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d038      	beq.n	8002f46 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ed8:	6878      	ldr	r0, [r7, #4]
 8002eda:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8002edc:	e033      	b.n	8002f46 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ee2:	f003 031c 	and.w	r3, r3, #28
 8002ee6:	2208      	movs	r2, #8
 8002ee8:	409a      	lsls	r2, r3
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	4013      	ands	r3, r2
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d02a      	beq.n	8002f48 <HAL_DMA_IRQHandler+0x156>
 8002ef2:	68bb      	ldr	r3, [r7, #8]
 8002ef4:	f003 0308 	and.w	r3, r3, #8
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d025      	beq.n	8002f48 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	681a      	ldr	r2, [r3, #0]
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f022 020e 	bic.w	r2, r2, #14
 8002f0a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f10:	f003 021c 	and.w	r2, r3, #28
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f18:	2101      	movs	r1, #1
 8002f1a:	fa01 f202 	lsl.w	r2, r1, r2
 8002f1e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	2201      	movs	r2, #1
 8002f24:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	2201      	movs	r2, #1
 8002f2a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	2200      	movs	r2, #0
 8002f32:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d004      	beq.n	8002f48 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f42:	6878      	ldr	r0, [r7, #4]
 8002f44:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002f46:	bf00      	nop
 8002f48:	bf00      	nop
}
 8002f4a:	3710      	adds	r7, #16
 8002f4c:	46bd      	mov	sp, r7
 8002f4e:	bd80      	pop	{r7, pc}

08002f50 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002f50:	b480      	push	{r7}
 8002f52:	b085      	sub	sp, #20
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	60f8      	str	r0, [r7, #12]
 8002f58:	60b9      	str	r1, [r7, #8]
 8002f5a:	607a      	str	r2, [r7, #4]
 8002f5c:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f62:	f003 021c 	and.w	r2, r3, #28
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f6a:	2101      	movs	r1, #1
 8002f6c:	fa01 f202 	lsl.w	r2, r1, r2
 8002f70:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	683a      	ldr	r2, [r7, #0]
 8002f78:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	689b      	ldr	r3, [r3, #8]
 8002f7e:	2b10      	cmp	r3, #16
 8002f80:	d108      	bne.n	8002f94 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	687a      	ldr	r2, [r7, #4]
 8002f88:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	68ba      	ldr	r2, [r7, #8]
 8002f90:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002f92:	e007      	b.n	8002fa4 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	68ba      	ldr	r2, [r7, #8]
 8002f9a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	687a      	ldr	r2, [r7, #4]
 8002fa2:	60da      	str	r2, [r3, #12]
}
 8002fa4:	bf00      	nop
 8002fa6:	3714      	adds	r7, #20
 8002fa8:	46bd      	mov	sp, r7
 8002faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fae:	4770      	bx	lr

08002fb0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002fb0:	b480      	push	{r7}
 8002fb2:	b087      	sub	sp, #28
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	6078      	str	r0, [r7, #4]
 8002fb8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002fba:	2300      	movs	r3, #0
 8002fbc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002fbe:	e17f      	b.n	80032c0 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002fc0:	683b      	ldr	r3, [r7, #0]
 8002fc2:	681a      	ldr	r2, [r3, #0]
 8002fc4:	2101      	movs	r1, #1
 8002fc6:	697b      	ldr	r3, [r7, #20]
 8002fc8:	fa01 f303 	lsl.w	r3, r1, r3
 8002fcc:	4013      	ands	r3, r2
 8002fce:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	f000 8171 	beq.w	80032ba <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002fd8:	683b      	ldr	r3, [r7, #0]
 8002fda:	685b      	ldr	r3, [r3, #4]
 8002fdc:	f003 0303 	and.w	r3, r3, #3
 8002fe0:	2b01      	cmp	r3, #1
 8002fe2:	d005      	beq.n	8002ff0 <HAL_GPIO_Init+0x40>
 8002fe4:	683b      	ldr	r3, [r7, #0]
 8002fe6:	685b      	ldr	r3, [r3, #4]
 8002fe8:	f003 0303 	and.w	r3, r3, #3
 8002fec:	2b02      	cmp	r3, #2
 8002fee:	d130      	bne.n	8003052 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	689b      	ldr	r3, [r3, #8]
 8002ff4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002ff6:	697b      	ldr	r3, [r7, #20]
 8002ff8:	005b      	lsls	r3, r3, #1
 8002ffa:	2203      	movs	r2, #3
 8002ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8003000:	43db      	mvns	r3, r3
 8003002:	693a      	ldr	r2, [r7, #16]
 8003004:	4013      	ands	r3, r2
 8003006:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003008:	683b      	ldr	r3, [r7, #0]
 800300a:	68da      	ldr	r2, [r3, #12]
 800300c:	697b      	ldr	r3, [r7, #20]
 800300e:	005b      	lsls	r3, r3, #1
 8003010:	fa02 f303 	lsl.w	r3, r2, r3
 8003014:	693a      	ldr	r2, [r7, #16]
 8003016:	4313      	orrs	r3, r2
 8003018:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	693a      	ldr	r2, [r7, #16]
 800301e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	685b      	ldr	r3, [r3, #4]
 8003024:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003026:	2201      	movs	r2, #1
 8003028:	697b      	ldr	r3, [r7, #20]
 800302a:	fa02 f303 	lsl.w	r3, r2, r3
 800302e:	43db      	mvns	r3, r3
 8003030:	693a      	ldr	r2, [r7, #16]
 8003032:	4013      	ands	r3, r2
 8003034:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003036:	683b      	ldr	r3, [r7, #0]
 8003038:	685b      	ldr	r3, [r3, #4]
 800303a:	091b      	lsrs	r3, r3, #4
 800303c:	f003 0201 	and.w	r2, r3, #1
 8003040:	697b      	ldr	r3, [r7, #20]
 8003042:	fa02 f303 	lsl.w	r3, r2, r3
 8003046:	693a      	ldr	r2, [r7, #16]
 8003048:	4313      	orrs	r3, r2
 800304a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	693a      	ldr	r2, [r7, #16]
 8003050:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8003052:	683b      	ldr	r3, [r7, #0]
 8003054:	685b      	ldr	r3, [r3, #4]
 8003056:	f003 0303 	and.w	r3, r3, #3
 800305a:	2b03      	cmp	r3, #3
 800305c:	d118      	bne.n	8003090 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003062:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8003064:	2201      	movs	r2, #1
 8003066:	697b      	ldr	r3, [r7, #20]
 8003068:	fa02 f303 	lsl.w	r3, r2, r3
 800306c:	43db      	mvns	r3, r3
 800306e:	693a      	ldr	r2, [r7, #16]
 8003070:	4013      	ands	r3, r2
 8003072:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8003074:	683b      	ldr	r3, [r7, #0]
 8003076:	685b      	ldr	r3, [r3, #4]
 8003078:	08db      	lsrs	r3, r3, #3
 800307a:	f003 0201 	and.w	r2, r3, #1
 800307e:	697b      	ldr	r3, [r7, #20]
 8003080:	fa02 f303 	lsl.w	r3, r2, r3
 8003084:	693a      	ldr	r2, [r7, #16]
 8003086:	4313      	orrs	r3, r2
 8003088:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	693a      	ldr	r2, [r7, #16]
 800308e:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003090:	683b      	ldr	r3, [r7, #0]
 8003092:	685b      	ldr	r3, [r3, #4]
 8003094:	f003 0303 	and.w	r3, r3, #3
 8003098:	2b03      	cmp	r3, #3
 800309a:	d017      	beq.n	80030cc <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	68db      	ldr	r3, [r3, #12]
 80030a0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80030a2:	697b      	ldr	r3, [r7, #20]
 80030a4:	005b      	lsls	r3, r3, #1
 80030a6:	2203      	movs	r2, #3
 80030a8:	fa02 f303 	lsl.w	r3, r2, r3
 80030ac:	43db      	mvns	r3, r3
 80030ae:	693a      	ldr	r2, [r7, #16]
 80030b0:	4013      	ands	r3, r2
 80030b2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80030b4:	683b      	ldr	r3, [r7, #0]
 80030b6:	689a      	ldr	r2, [r3, #8]
 80030b8:	697b      	ldr	r3, [r7, #20]
 80030ba:	005b      	lsls	r3, r3, #1
 80030bc:	fa02 f303 	lsl.w	r3, r2, r3
 80030c0:	693a      	ldr	r2, [r7, #16]
 80030c2:	4313      	orrs	r3, r2
 80030c4:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	693a      	ldr	r2, [r7, #16]
 80030ca:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80030cc:	683b      	ldr	r3, [r7, #0]
 80030ce:	685b      	ldr	r3, [r3, #4]
 80030d0:	f003 0303 	and.w	r3, r3, #3
 80030d4:	2b02      	cmp	r3, #2
 80030d6:	d123      	bne.n	8003120 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80030d8:	697b      	ldr	r3, [r7, #20]
 80030da:	08da      	lsrs	r2, r3, #3
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	3208      	adds	r2, #8
 80030e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80030e4:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80030e6:	697b      	ldr	r3, [r7, #20]
 80030e8:	f003 0307 	and.w	r3, r3, #7
 80030ec:	009b      	lsls	r3, r3, #2
 80030ee:	220f      	movs	r2, #15
 80030f0:	fa02 f303 	lsl.w	r3, r2, r3
 80030f4:	43db      	mvns	r3, r3
 80030f6:	693a      	ldr	r2, [r7, #16]
 80030f8:	4013      	ands	r3, r2
 80030fa:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80030fc:	683b      	ldr	r3, [r7, #0]
 80030fe:	691a      	ldr	r2, [r3, #16]
 8003100:	697b      	ldr	r3, [r7, #20]
 8003102:	f003 0307 	and.w	r3, r3, #7
 8003106:	009b      	lsls	r3, r3, #2
 8003108:	fa02 f303 	lsl.w	r3, r2, r3
 800310c:	693a      	ldr	r2, [r7, #16]
 800310e:	4313      	orrs	r3, r2
 8003110:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003112:	697b      	ldr	r3, [r7, #20]
 8003114:	08da      	lsrs	r2, r3, #3
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	3208      	adds	r2, #8
 800311a:	6939      	ldr	r1, [r7, #16]
 800311c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003126:	697b      	ldr	r3, [r7, #20]
 8003128:	005b      	lsls	r3, r3, #1
 800312a:	2203      	movs	r2, #3
 800312c:	fa02 f303 	lsl.w	r3, r2, r3
 8003130:	43db      	mvns	r3, r3
 8003132:	693a      	ldr	r2, [r7, #16]
 8003134:	4013      	ands	r3, r2
 8003136:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003138:	683b      	ldr	r3, [r7, #0]
 800313a:	685b      	ldr	r3, [r3, #4]
 800313c:	f003 0203 	and.w	r2, r3, #3
 8003140:	697b      	ldr	r3, [r7, #20]
 8003142:	005b      	lsls	r3, r3, #1
 8003144:	fa02 f303 	lsl.w	r3, r2, r3
 8003148:	693a      	ldr	r2, [r7, #16]
 800314a:	4313      	orrs	r3, r2
 800314c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	693a      	ldr	r2, [r7, #16]
 8003152:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003154:	683b      	ldr	r3, [r7, #0]
 8003156:	685b      	ldr	r3, [r3, #4]
 8003158:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800315c:	2b00      	cmp	r3, #0
 800315e:	f000 80ac 	beq.w	80032ba <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003162:	4b5f      	ldr	r3, [pc, #380]	@ (80032e0 <HAL_GPIO_Init+0x330>)
 8003164:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003166:	4a5e      	ldr	r2, [pc, #376]	@ (80032e0 <HAL_GPIO_Init+0x330>)
 8003168:	f043 0301 	orr.w	r3, r3, #1
 800316c:	6613      	str	r3, [r2, #96]	@ 0x60
 800316e:	4b5c      	ldr	r3, [pc, #368]	@ (80032e0 <HAL_GPIO_Init+0x330>)
 8003170:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003172:	f003 0301 	and.w	r3, r3, #1
 8003176:	60bb      	str	r3, [r7, #8]
 8003178:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800317a:	4a5a      	ldr	r2, [pc, #360]	@ (80032e4 <HAL_GPIO_Init+0x334>)
 800317c:	697b      	ldr	r3, [r7, #20]
 800317e:	089b      	lsrs	r3, r3, #2
 8003180:	3302      	adds	r3, #2
 8003182:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003186:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003188:	697b      	ldr	r3, [r7, #20]
 800318a:	f003 0303 	and.w	r3, r3, #3
 800318e:	009b      	lsls	r3, r3, #2
 8003190:	220f      	movs	r2, #15
 8003192:	fa02 f303 	lsl.w	r3, r2, r3
 8003196:	43db      	mvns	r3, r3
 8003198:	693a      	ldr	r2, [r7, #16]
 800319a:	4013      	ands	r3, r2
 800319c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80031a4:	d025      	beq.n	80031f2 <HAL_GPIO_Init+0x242>
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	4a4f      	ldr	r2, [pc, #316]	@ (80032e8 <HAL_GPIO_Init+0x338>)
 80031aa:	4293      	cmp	r3, r2
 80031ac:	d01f      	beq.n	80031ee <HAL_GPIO_Init+0x23e>
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	4a4e      	ldr	r2, [pc, #312]	@ (80032ec <HAL_GPIO_Init+0x33c>)
 80031b2:	4293      	cmp	r3, r2
 80031b4:	d019      	beq.n	80031ea <HAL_GPIO_Init+0x23a>
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	4a4d      	ldr	r2, [pc, #308]	@ (80032f0 <HAL_GPIO_Init+0x340>)
 80031ba:	4293      	cmp	r3, r2
 80031bc:	d013      	beq.n	80031e6 <HAL_GPIO_Init+0x236>
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	4a4c      	ldr	r2, [pc, #304]	@ (80032f4 <HAL_GPIO_Init+0x344>)
 80031c2:	4293      	cmp	r3, r2
 80031c4:	d00d      	beq.n	80031e2 <HAL_GPIO_Init+0x232>
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	4a4b      	ldr	r2, [pc, #300]	@ (80032f8 <HAL_GPIO_Init+0x348>)
 80031ca:	4293      	cmp	r3, r2
 80031cc:	d007      	beq.n	80031de <HAL_GPIO_Init+0x22e>
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	4a4a      	ldr	r2, [pc, #296]	@ (80032fc <HAL_GPIO_Init+0x34c>)
 80031d2:	4293      	cmp	r3, r2
 80031d4:	d101      	bne.n	80031da <HAL_GPIO_Init+0x22a>
 80031d6:	2306      	movs	r3, #6
 80031d8:	e00c      	b.n	80031f4 <HAL_GPIO_Init+0x244>
 80031da:	2307      	movs	r3, #7
 80031dc:	e00a      	b.n	80031f4 <HAL_GPIO_Init+0x244>
 80031de:	2305      	movs	r3, #5
 80031e0:	e008      	b.n	80031f4 <HAL_GPIO_Init+0x244>
 80031e2:	2304      	movs	r3, #4
 80031e4:	e006      	b.n	80031f4 <HAL_GPIO_Init+0x244>
 80031e6:	2303      	movs	r3, #3
 80031e8:	e004      	b.n	80031f4 <HAL_GPIO_Init+0x244>
 80031ea:	2302      	movs	r3, #2
 80031ec:	e002      	b.n	80031f4 <HAL_GPIO_Init+0x244>
 80031ee:	2301      	movs	r3, #1
 80031f0:	e000      	b.n	80031f4 <HAL_GPIO_Init+0x244>
 80031f2:	2300      	movs	r3, #0
 80031f4:	697a      	ldr	r2, [r7, #20]
 80031f6:	f002 0203 	and.w	r2, r2, #3
 80031fa:	0092      	lsls	r2, r2, #2
 80031fc:	4093      	lsls	r3, r2
 80031fe:	693a      	ldr	r2, [r7, #16]
 8003200:	4313      	orrs	r3, r2
 8003202:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003204:	4937      	ldr	r1, [pc, #220]	@ (80032e4 <HAL_GPIO_Init+0x334>)
 8003206:	697b      	ldr	r3, [r7, #20]
 8003208:	089b      	lsrs	r3, r3, #2
 800320a:	3302      	adds	r3, #2
 800320c:	693a      	ldr	r2, [r7, #16]
 800320e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003212:	4b3b      	ldr	r3, [pc, #236]	@ (8003300 <HAL_GPIO_Init+0x350>)
 8003214:	689b      	ldr	r3, [r3, #8]
 8003216:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	43db      	mvns	r3, r3
 800321c:	693a      	ldr	r2, [r7, #16]
 800321e:	4013      	ands	r3, r2
 8003220:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003222:	683b      	ldr	r3, [r7, #0]
 8003224:	685b      	ldr	r3, [r3, #4]
 8003226:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800322a:	2b00      	cmp	r3, #0
 800322c:	d003      	beq.n	8003236 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800322e:	693a      	ldr	r2, [r7, #16]
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	4313      	orrs	r3, r2
 8003234:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003236:	4a32      	ldr	r2, [pc, #200]	@ (8003300 <HAL_GPIO_Init+0x350>)
 8003238:	693b      	ldr	r3, [r7, #16]
 800323a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800323c:	4b30      	ldr	r3, [pc, #192]	@ (8003300 <HAL_GPIO_Init+0x350>)
 800323e:	68db      	ldr	r3, [r3, #12]
 8003240:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	43db      	mvns	r3, r3
 8003246:	693a      	ldr	r2, [r7, #16]
 8003248:	4013      	ands	r3, r2
 800324a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800324c:	683b      	ldr	r3, [r7, #0]
 800324e:	685b      	ldr	r3, [r3, #4]
 8003250:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003254:	2b00      	cmp	r3, #0
 8003256:	d003      	beq.n	8003260 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8003258:	693a      	ldr	r2, [r7, #16]
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	4313      	orrs	r3, r2
 800325e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003260:	4a27      	ldr	r2, [pc, #156]	@ (8003300 <HAL_GPIO_Init+0x350>)
 8003262:	693b      	ldr	r3, [r7, #16]
 8003264:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003266:	4b26      	ldr	r3, [pc, #152]	@ (8003300 <HAL_GPIO_Init+0x350>)
 8003268:	685b      	ldr	r3, [r3, #4]
 800326a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	43db      	mvns	r3, r3
 8003270:	693a      	ldr	r2, [r7, #16]
 8003272:	4013      	ands	r3, r2
 8003274:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003276:	683b      	ldr	r3, [r7, #0]
 8003278:	685b      	ldr	r3, [r3, #4]
 800327a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800327e:	2b00      	cmp	r3, #0
 8003280:	d003      	beq.n	800328a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8003282:	693a      	ldr	r2, [r7, #16]
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	4313      	orrs	r3, r2
 8003288:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800328a:	4a1d      	ldr	r2, [pc, #116]	@ (8003300 <HAL_GPIO_Init+0x350>)
 800328c:	693b      	ldr	r3, [r7, #16]
 800328e:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003290:	4b1b      	ldr	r3, [pc, #108]	@ (8003300 <HAL_GPIO_Init+0x350>)
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	43db      	mvns	r3, r3
 800329a:	693a      	ldr	r2, [r7, #16]
 800329c:	4013      	ands	r3, r2
 800329e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80032a0:	683b      	ldr	r3, [r7, #0]
 80032a2:	685b      	ldr	r3, [r3, #4]
 80032a4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d003      	beq.n	80032b4 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80032ac:	693a      	ldr	r2, [r7, #16]
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	4313      	orrs	r3, r2
 80032b2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80032b4:	4a12      	ldr	r2, [pc, #72]	@ (8003300 <HAL_GPIO_Init+0x350>)
 80032b6:	693b      	ldr	r3, [r7, #16]
 80032b8:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80032ba:	697b      	ldr	r3, [r7, #20]
 80032bc:	3301      	adds	r3, #1
 80032be:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80032c0:	683b      	ldr	r3, [r7, #0]
 80032c2:	681a      	ldr	r2, [r3, #0]
 80032c4:	697b      	ldr	r3, [r7, #20]
 80032c6:	fa22 f303 	lsr.w	r3, r2, r3
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	f47f ae78 	bne.w	8002fc0 <HAL_GPIO_Init+0x10>
  }
}
 80032d0:	bf00      	nop
 80032d2:	bf00      	nop
 80032d4:	371c      	adds	r7, #28
 80032d6:	46bd      	mov	sp, r7
 80032d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032dc:	4770      	bx	lr
 80032de:	bf00      	nop
 80032e0:	40021000 	.word	0x40021000
 80032e4:	40010000 	.word	0x40010000
 80032e8:	48000400 	.word	0x48000400
 80032ec:	48000800 	.word	0x48000800
 80032f0:	48000c00 	.word	0x48000c00
 80032f4:	48001000 	.word	0x48001000
 80032f8:	48001400 	.word	0x48001400
 80032fc:	48001800 	.word	0x48001800
 8003300:	40010400 	.word	0x40010400

08003304 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003304:	b480      	push	{r7}
 8003306:	b087      	sub	sp, #28
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
 800330c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800330e:	2300      	movs	r3, #0
 8003310:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8003312:	e0cd      	b.n	80034b0 <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8003314:	2201      	movs	r2, #1
 8003316:	697b      	ldr	r3, [r7, #20]
 8003318:	fa02 f303 	lsl.w	r3, r2, r3
 800331c:	683a      	ldr	r2, [r7, #0]
 800331e:	4013      	ands	r3, r2
 8003320:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8003322:	693b      	ldr	r3, [r7, #16]
 8003324:	2b00      	cmp	r3, #0
 8003326:	f000 80c0 	beq.w	80034aa <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 800332a:	4a68      	ldr	r2, [pc, #416]	@ (80034cc <HAL_GPIO_DeInit+0x1c8>)
 800332c:	697b      	ldr	r3, [r7, #20]
 800332e:	089b      	lsrs	r3, r3, #2
 8003330:	3302      	adds	r3, #2
 8003332:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003336:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8003338:	697b      	ldr	r3, [r7, #20]
 800333a:	f003 0303 	and.w	r3, r3, #3
 800333e:	009b      	lsls	r3, r3, #2
 8003340:	220f      	movs	r2, #15
 8003342:	fa02 f303 	lsl.w	r3, r2, r3
 8003346:	68fa      	ldr	r2, [r7, #12]
 8003348:	4013      	ands	r3, r2
 800334a:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003352:	d025      	beq.n	80033a0 <HAL_GPIO_DeInit+0x9c>
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	4a5e      	ldr	r2, [pc, #376]	@ (80034d0 <HAL_GPIO_DeInit+0x1cc>)
 8003358:	4293      	cmp	r3, r2
 800335a:	d01f      	beq.n	800339c <HAL_GPIO_DeInit+0x98>
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	4a5d      	ldr	r2, [pc, #372]	@ (80034d4 <HAL_GPIO_DeInit+0x1d0>)
 8003360:	4293      	cmp	r3, r2
 8003362:	d019      	beq.n	8003398 <HAL_GPIO_DeInit+0x94>
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	4a5c      	ldr	r2, [pc, #368]	@ (80034d8 <HAL_GPIO_DeInit+0x1d4>)
 8003368:	4293      	cmp	r3, r2
 800336a:	d013      	beq.n	8003394 <HAL_GPIO_DeInit+0x90>
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	4a5b      	ldr	r2, [pc, #364]	@ (80034dc <HAL_GPIO_DeInit+0x1d8>)
 8003370:	4293      	cmp	r3, r2
 8003372:	d00d      	beq.n	8003390 <HAL_GPIO_DeInit+0x8c>
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	4a5a      	ldr	r2, [pc, #360]	@ (80034e0 <HAL_GPIO_DeInit+0x1dc>)
 8003378:	4293      	cmp	r3, r2
 800337a:	d007      	beq.n	800338c <HAL_GPIO_DeInit+0x88>
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	4a59      	ldr	r2, [pc, #356]	@ (80034e4 <HAL_GPIO_DeInit+0x1e0>)
 8003380:	4293      	cmp	r3, r2
 8003382:	d101      	bne.n	8003388 <HAL_GPIO_DeInit+0x84>
 8003384:	2306      	movs	r3, #6
 8003386:	e00c      	b.n	80033a2 <HAL_GPIO_DeInit+0x9e>
 8003388:	2307      	movs	r3, #7
 800338a:	e00a      	b.n	80033a2 <HAL_GPIO_DeInit+0x9e>
 800338c:	2305      	movs	r3, #5
 800338e:	e008      	b.n	80033a2 <HAL_GPIO_DeInit+0x9e>
 8003390:	2304      	movs	r3, #4
 8003392:	e006      	b.n	80033a2 <HAL_GPIO_DeInit+0x9e>
 8003394:	2303      	movs	r3, #3
 8003396:	e004      	b.n	80033a2 <HAL_GPIO_DeInit+0x9e>
 8003398:	2302      	movs	r3, #2
 800339a:	e002      	b.n	80033a2 <HAL_GPIO_DeInit+0x9e>
 800339c:	2301      	movs	r3, #1
 800339e:	e000      	b.n	80033a2 <HAL_GPIO_DeInit+0x9e>
 80033a0:	2300      	movs	r3, #0
 80033a2:	697a      	ldr	r2, [r7, #20]
 80033a4:	f002 0203 	and.w	r2, r2, #3
 80033a8:	0092      	lsls	r2, r2, #2
 80033aa:	4093      	lsls	r3, r2
 80033ac:	68fa      	ldr	r2, [r7, #12]
 80033ae:	429a      	cmp	r2, r3
 80033b0:	d132      	bne.n	8003418 <HAL_GPIO_DeInit+0x114>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 80033b2:	4b4d      	ldr	r3, [pc, #308]	@ (80034e8 <HAL_GPIO_DeInit+0x1e4>)
 80033b4:	681a      	ldr	r2, [r3, #0]
 80033b6:	693b      	ldr	r3, [r7, #16]
 80033b8:	43db      	mvns	r3, r3
 80033ba:	494b      	ldr	r1, [pc, #300]	@ (80034e8 <HAL_GPIO_DeInit+0x1e4>)
 80033bc:	4013      	ands	r3, r2
 80033be:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 80033c0:	4b49      	ldr	r3, [pc, #292]	@ (80034e8 <HAL_GPIO_DeInit+0x1e4>)
 80033c2:	685a      	ldr	r2, [r3, #4]
 80033c4:	693b      	ldr	r3, [r7, #16]
 80033c6:	43db      	mvns	r3, r3
 80033c8:	4947      	ldr	r1, [pc, #284]	@ (80034e8 <HAL_GPIO_DeInit+0x1e4>)
 80033ca:	4013      	ands	r3, r2
 80033cc:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 80033ce:	4b46      	ldr	r3, [pc, #280]	@ (80034e8 <HAL_GPIO_DeInit+0x1e4>)
 80033d0:	68da      	ldr	r2, [r3, #12]
 80033d2:	693b      	ldr	r3, [r7, #16]
 80033d4:	43db      	mvns	r3, r3
 80033d6:	4944      	ldr	r1, [pc, #272]	@ (80034e8 <HAL_GPIO_DeInit+0x1e4>)
 80033d8:	4013      	ands	r3, r2
 80033da:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 80033dc:	4b42      	ldr	r3, [pc, #264]	@ (80034e8 <HAL_GPIO_DeInit+0x1e4>)
 80033de:	689a      	ldr	r2, [r3, #8]
 80033e0:	693b      	ldr	r3, [r7, #16]
 80033e2:	43db      	mvns	r3, r3
 80033e4:	4940      	ldr	r1, [pc, #256]	@ (80034e8 <HAL_GPIO_DeInit+0x1e4>)
 80033e6:	4013      	ands	r3, r2
 80033e8:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 80033ea:	697b      	ldr	r3, [r7, #20]
 80033ec:	f003 0303 	and.w	r3, r3, #3
 80033f0:	009b      	lsls	r3, r3, #2
 80033f2:	220f      	movs	r2, #15
 80033f4:	fa02 f303 	lsl.w	r3, r2, r3
 80033f8:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 80033fa:	4a34      	ldr	r2, [pc, #208]	@ (80034cc <HAL_GPIO_DeInit+0x1c8>)
 80033fc:	697b      	ldr	r3, [r7, #20]
 80033fe:	089b      	lsrs	r3, r3, #2
 8003400:	3302      	adds	r3, #2
 8003402:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	43da      	mvns	r2, r3
 800340a:	4830      	ldr	r0, [pc, #192]	@ (80034cc <HAL_GPIO_DeInit+0x1c8>)
 800340c:	697b      	ldr	r3, [r7, #20]
 800340e:	089b      	lsrs	r3, r3, #2
 8003410:	400a      	ands	r2, r1
 8003412:	3302      	adds	r3, #2
 8003414:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681a      	ldr	r2, [r3, #0]
 800341c:	697b      	ldr	r3, [r7, #20]
 800341e:	005b      	lsls	r3, r3, #1
 8003420:	2103      	movs	r1, #3
 8003422:	fa01 f303 	lsl.w	r3, r1, r3
 8003426:	431a      	orrs	r2, r3
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 800342c:	697b      	ldr	r3, [r7, #20]
 800342e:	08da      	lsrs	r2, r3, #3
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	3208      	adds	r2, #8
 8003434:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003438:	697b      	ldr	r3, [r7, #20]
 800343a:	f003 0307 	and.w	r3, r3, #7
 800343e:	009b      	lsls	r3, r3, #2
 8003440:	220f      	movs	r2, #15
 8003442:	fa02 f303 	lsl.w	r3, r2, r3
 8003446:	43db      	mvns	r3, r3
 8003448:	697a      	ldr	r2, [r7, #20]
 800344a:	08d2      	lsrs	r2, r2, #3
 800344c:	4019      	ands	r1, r3
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	3208      	adds	r2, #8
 8003452:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	689a      	ldr	r2, [r3, #8]
 800345a:	697b      	ldr	r3, [r7, #20]
 800345c:	005b      	lsls	r3, r3, #1
 800345e:	2103      	movs	r1, #3
 8003460:	fa01 f303 	lsl.w	r3, r1, r3
 8003464:	43db      	mvns	r3, r3
 8003466:	401a      	ands	r2, r3
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	685a      	ldr	r2, [r3, #4]
 8003470:	2101      	movs	r1, #1
 8003472:	697b      	ldr	r3, [r7, #20]
 8003474:	fa01 f303 	lsl.w	r3, r1, r3
 8003478:	43db      	mvns	r3, r3
 800347a:	401a      	ands	r2, r3
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	68da      	ldr	r2, [r3, #12]
 8003484:	697b      	ldr	r3, [r7, #20]
 8003486:	005b      	lsls	r3, r3, #1
 8003488:	2103      	movs	r1, #3
 800348a:	fa01 f303 	lsl.w	r3, r1, r3
 800348e:	43db      	mvns	r3, r3
 8003490:	401a      	ands	r2, r3
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800349a:	2101      	movs	r1, #1
 800349c:	697b      	ldr	r3, [r7, #20]
 800349e:	fa01 f303 	lsl.w	r3, r1, r3
 80034a2:	43db      	mvns	r3, r3
 80034a4:	401a      	ands	r2, r3
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 80034aa:	697b      	ldr	r3, [r7, #20]
 80034ac:	3301      	adds	r3, #1
 80034ae:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 80034b0:	683a      	ldr	r2, [r7, #0]
 80034b2:	697b      	ldr	r3, [r7, #20]
 80034b4:	fa22 f303 	lsr.w	r3, r2, r3
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	f47f af2b 	bne.w	8003314 <HAL_GPIO_DeInit+0x10>
  }
}
 80034be:	bf00      	nop
 80034c0:	bf00      	nop
 80034c2:	371c      	adds	r7, #28
 80034c4:	46bd      	mov	sp, r7
 80034c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ca:	4770      	bx	lr
 80034cc:	40010000 	.word	0x40010000
 80034d0:	48000400 	.word	0x48000400
 80034d4:	48000800 	.word	0x48000800
 80034d8:	48000c00 	.word	0x48000c00
 80034dc:	48001000 	.word	0x48001000
 80034e0:	48001400 	.word	0x48001400
 80034e4:	48001800 	.word	0x48001800
 80034e8:	40010400 	.word	0x40010400

080034ec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80034ec:	b480      	push	{r7}
 80034ee:	b083      	sub	sp, #12
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	6078      	str	r0, [r7, #4]
 80034f4:	460b      	mov	r3, r1
 80034f6:	807b      	strh	r3, [r7, #2]
 80034f8:	4613      	mov	r3, r2
 80034fa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80034fc:	787b      	ldrb	r3, [r7, #1]
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d003      	beq.n	800350a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003502:	887a      	ldrh	r2, [r7, #2]
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003508:	e002      	b.n	8003510 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800350a:	887a      	ldrh	r2, [r7, #2]
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003510:	bf00      	nop
 8003512:	370c      	adds	r7, #12
 8003514:	46bd      	mov	sp, r7
 8003516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351a:	4770      	bx	lr

0800351c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800351c:	b580      	push	{r7, lr}
 800351e:	b082      	sub	sp, #8
 8003520:	af00      	add	r7, sp, #0
 8003522:	4603      	mov	r3, r0
 8003524:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003526:	4b08      	ldr	r3, [pc, #32]	@ (8003548 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003528:	695a      	ldr	r2, [r3, #20]
 800352a:	88fb      	ldrh	r3, [r7, #6]
 800352c:	4013      	ands	r3, r2
 800352e:	2b00      	cmp	r3, #0
 8003530:	d006      	beq.n	8003540 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003532:	4a05      	ldr	r2, [pc, #20]	@ (8003548 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003534:	88fb      	ldrh	r3, [r7, #6]
 8003536:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003538:	88fb      	ldrh	r3, [r7, #6]
 800353a:	4618      	mov	r0, r3
 800353c:	f7fd fb18 	bl	8000b70 <HAL_GPIO_EXTI_Callback>
  }
}
 8003540:	bf00      	nop
 8003542:	3708      	adds	r7, #8
 8003544:	46bd      	mov	sp, r7
 8003546:	bd80      	pop	{r7, pc}
 8003548:	40010400 	.word	0x40010400

0800354c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800354c:	b480      	push	{r7}
 800354e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003550:	4b04      	ldr	r3, [pc, #16]	@ (8003564 <HAL_PWREx_GetVoltageRange+0x18>)
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8003558:	4618      	mov	r0, r3
 800355a:	46bd      	mov	sp, r7
 800355c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003560:	4770      	bx	lr
 8003562:	bf00      	nop
 8003564:	40007000 	.word	0x40007000

08003568 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003568:	b480      	push	{r7}
 800356a:	b085      	sub	sp, #20
 800356c:	af00      	add	r7, sp, #0
 800356e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003576:	d130      	bne.n	80035da <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003578:	4b23      	ldr	r3, [pc, #140]	@ (8003608 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003580:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003584:	d038      	beq.n	80035f8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003586:	4b20      	ldr	r3, [pc, #128]	@ (8003608 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800358e:	4a1e      	ldr	r2, [pc, #120]	@ (8003608 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003590:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003594:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003596:	4b1d      	ldr	r3, [pc, #116]	@ (800360c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	2232      	movs	r2, #50	@ 0x32
 800359c:	fb02 f303 	mul.w	r3, r2, r3
 80035a0:	4a1b      	ldr	r2, [pc, #108]	@ (8003610 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80035a2:	fba2 2303 	umull	r2, r3, r2, r3
 80035a6:	0c9b      	lsrs	r3, r3, #18
 80035a8:	3301      	adds	r3, #1
 80035aa:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80035ac:	e002      	b.n	80035b4 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	3b01      	subs	r3, #1
 80035b2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80035b4:	4b14      	ldr	r3, [pc, #80]	@ (8003608 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80035b6:	695b      	ldr	r3, [r3, #20]
 80035b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80035bc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80035c0:	d102      	bne.n	80035c8 <HAL_PWREx_ControlVoltageScaling+0x60>
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d1f2      	bne.n	80035ae <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80035c8:	4b0f      	ldr	r3, [pc, #60]	@ (8003608 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80035ca:	695b      	ldr	r3, [r3, #20]
 80035cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80035d0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80035d4:	d110      	bne.n	80035f8 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80035d6:	2303      	movs	r3, #3
 80035d8:	e00f      	b.n	80035fa <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80035da:	4b0b      	ldr	r3, [pc, #44]	@ (8003608 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80035e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80035e6:	d007      	beq.n	80035f8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80035e8:	4b07      	ldr	r3, [pc, #28]	@ (8003608 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80035f0:	4a05      	ldr	r2, [pc, #20]	@ (8003608 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80035f2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80035f6:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80035f8:	2300      	movs	r3, #0
}
 80035fa:	4618      	mov	r0, r3
 80035fc:	3714      	adds	r7, #20
 80035fe:	46bd      	mov	sp, r7
 8003600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003604:	4770      	bx	lr
 8003606:	bf00      	nop
 8003608:	40007000 	.word	0x40007000
 800360c:	200000b0 	.word	0x200000b0
 8003610:	431bde83 	.word	0x431bde83

08003614 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003614:	b580      	push	{r7, lr}
 8003616:	b088      	sub	sp, #32
 8003618:	af00      	add	r7, sp, #0
 800361a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	2b00      	cmp	r3, #0
 8003620:	d101      	bne.n	8003626 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003622:	2301      	movs	r3, #1
 8003624:	e3ca      	b.n	8003dbc <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003626:	4b97      	ldr	r3, [pc, #604]	@ (8003884 <HAL_RCC_OscConfig+0x270>)
 8003628:	689b      	ldr	r3, [r3, #8]
 800362a:	f003 030c 	and.w	r3, r3, #12
 800362e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003630:	4b94      	ldr	r3, [pc, #592]	@ (8003884 <HAL_RCC_OscConfig+0x270>)
 8003632:	68db      	ldr	r3, [r3, #12]
 8003634:	f003 0303 	and.w	r3, r3, #3
 8003638:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	f003 0310 	and.w	r3, r3, #16
 8003642:	2b00      	cmp	r3, #0
 8003644:	f000 80e4 	beq.w	8003810 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003648:	69bb      	ldr	r3, [r7, #24]
 800364a:	2b00      	cmp	r3, #0
 800364c:	d007      	beq.n	800365e <HAL_RCC_OscConfig+0x4a>
 800364e:	69bb      	ldr	r3, [r7, #24]
 8003650:	2b0c      	cmp	r3, #12
 8003652:	f040 808b 	bne.w	800376c <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003656:	697b      	ldr	r3, [r7, #20]
 8003658:	2b01      	cmp	r3, #1
 800365a:	f040 8087 	bne.w	800376c <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800365e:	4b89      	ldr	r3, [pc, #548]	@ (8003884 <HAL_RCC_OscConfig+0x270>)
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	f003 0302 	and.w	r3, r3, #2
 8003666:	2b00      	cmp	r3, #0
 8003668:	d005      	beq.n	8003676 <HAL_RCC_OscConfig+0x62>
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	699b      	ldr	r3, [r3, #24]
 800366e:	2b00      	cmp	r3, #0
 8003670:	d101      	bne.n	8003676 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8003672:	2301      	movs	r3, #1
 8003674:	e3a2      	b.n	8003dbc <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	6a1a      	ldr	r2, [r3, #32]
 800367a:	4b82      	ldr	r3, [pc, #520]	@ (8003884 <HAL_RCC_OscConfig+0x270>)
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	f003 0308 	and.w	r3, r3, #8
 8003682:	2b00      	cmp	r3, #0
 8003684:	d004      	beq.n	8003690 <HAL_RCC_OscConfig+0x7c>
 8003686:	4b7f      	ldr	r3, [pc, #508]	@ (8003884 <HAL_RCC_OscConfig+0x270>)
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800368e:	e005      	b.n	800369c <HAL_RCC_OscConfig+0x88>
 8003690:	4b7c      	ldr	r3, [pc, #496]	@ (8003884 <HAL_RCC_OscConfig+0x270>)
 8003692:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003696:	091b      	lsrs	r3, r3, #4
 8003698:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800369c:	4293      	cmp	r3, r2
 800369e:	d223      	bcs.n	80036e8 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	6a1b      	ldr	r3, [r3, #32]
 80036a4:	4618      	mov	r0, r3
 80036a6:	f000 fd87 	bl	80041b8 <RCC_SetFlashLatencyFromMSIRange>
 80036aa:	4603      	mov	r3, r0
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d001      	beq.n	80036b4 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80036b0:	2301      	movs	r3, #1
 80036b2:	e383      	b.n	8003dbc <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80036b4:	4b73      	ldr	r3, [pc, #460]	@ (8003884 <HAL_RCC_OscConfig+0x270>)
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	4a72      	ldr	r2, [pc, #456]	@ (8003884 <HAL_RCC_OscConfig+0x270>)
 80036ba:	f043 0308 	orr.w	r3, r3, #8
 80036be:	6013      	str	r3, [r2, #0]
 80036c0:	4b70      	ldr	r3, [pc, #448]	@ (8003884 <HAL_RCC_OscConfig+0x270>)
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	6a1b      	ldr	r3, [r3, #32]
 80036cc:	496d      	ldr	r1, [pc, #436]	@ (8003884 <HAL_RCC_OscConfig+0x270>)
 80036ce:	4313      	orrs	r3, r2
 80036d0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80036d2:	4b6c      	ldr	r3, [pc, #432]	@ (8003884 <HAL_RCC_OscConfig+0x270>)
 80036d4:	685b      	ldr	r3, [r3, #4]
 80036d6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	69db      	ldr	r3, [r3, #28]
 80036de:	021b      	lsls	r3, r3, #8
 80036e0:	4968      	ldr	r1, [pc, #416]	@ (8003884 <HAL_RCC_OscConfig+0x270>)
 80036e2:	4313      	orrs	r3, r2
 80036e4:	604b      	str	r3, [r1, #4]
 80036e6:	e025      	b.n	8003734 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80036e8:	4b66      	ldr	r3, [pc, #408]	@ (8003884 <HAL_RCC_OscConfig+0x270>)
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	4a65      	ldr	r2, [pc, #404]	@ (8003884 <HAL_RCC_OscConfig+0x270>)
 80036ee:	f043 0308 	orr.w	r3, r3, #8
 80036f2:	6013      	str	r3, [r2, #0]
 80036f4:	4b63      	ldr	r3, [pc, #396]	@ (8003884 <HAL_RCC_OscConfig+0x270>)
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	6a1b      	ldr	r3, [r3, #32]
 8003700:	4960      	ldr	r1, [pc, #384]	@ (8003884 <HAL_RCC_OscConfig+0x270>)
 8003702:	4313      	orrs	r3, r2
 8003704:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003706:	4b5f      	ldr	r3, [pc, #380]	@ (8003884 <HAL_RCC_OscConfig+0x270>)
 8003708:	685b      	ldr	r3, [r3, #4]
 800370a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	69db      	ldr	r3, [r3, #28]
 8003712:	021b      	lsls	r3, r3, #8
 8003714:	495b      	ldr	r1, [pc, #364]	@ (8003884 <HAL_RCC_OscConfig+0x270>)
 8003716:	4313      	orrs	r3, r2
 8003718:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800371a:	69bb      	ldr	r3, [r7, #24]
 800371c:	2b00      	cmp	r3, #0
 800371e:	d109      	bne.n	8003734 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	6a1b      	ldr	r3, [r3, #32]
 8003724:	4618      	mov	r0, r3
 8003726:	f000 fd47 	bl	80041b8 <RCC_SetFlashLatencyFromMSIRange>
 800372a:	4603      	mov	r3, r0
 800372c:	2b00      	cmp	r3, #0
 800372e:	d001      	beq.n	8003734 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003730:	2301      	movs	r3, #1
 8003732:	e343      	b.n	8003dbc <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003734:	f000 fc4a 	bl	8003fcc <HAL_RCC_GetSysClockFreq>
 8003738:	4602      	mov	r2, r0
 800373a:	4b52      	ldr	r3, [pc, #328]	@ (8003884 <HAL_RCC_OscConfig+0x270>)
 800373c:	689b      	ldr	r3, [r3, #8]
 800373e:	091b      	lsrs	r3, r3, #4
 8003740:	f003 030f 	and.w	r3, r3, #15
 8003744:	4950      	ldr	r1, [pc, #320]	@ (8003888 <HAL_RCC_OscConfig+0x274>)
 8003746:	5ccb      	ldrb	r3, [r1, r3]
 8003748:	f003 031f 	and.w	r3, r3, #31
 800374c:	fa22 f303 	lsr.w	r3, r2, r3
 8003750:	4a4e      	ldr	r2, [pc, #312]	@ (800388c <HAL_RCC_OscConfig+0x278>)
 8003752:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003754:	4b4e      	ldr	r3, [pc, #312]	@ (8003890 <HAL_RCC_OscConfig+0x27c>)
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	4618      	mov	r0, r3
 800375a:	f7fd fd81 	bl	8001260 <HAL_InitTick>
 800375e:	4603      	mov	r3, r0
 8003760:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003762:	7bfb      	ldrb	r3, [r7, #15]
 8003764:	2b00      	cmp	r3, #0
 8003766:	d052      	beq.n	800380e <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8003768:	7bfb      	ldrb	r3, [r7, #15]
 800376a:	e327      	b.n	8003dbc <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	699b      	ldr	r3, [r3, #24]
 8003770:	2b00      	cmp	r3, #0
 8003772:	d032      	beq.n	80037da <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003774:	4b43      	ldr	r3, [pc, #268]	@ (8003884 <HAL_RCC_OscConfig+0x270>)
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	4a42      	ldr	r2, [pc, #264]	@ (8003884 <HAL_RCC_OscConfig+0x270>)
 800377a:	f043 0301 	orr.w	r3, r3, #1
 800377e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003780:	f7ff f88e 	bl	80028a0 <HAL_GetTick>
 8003784:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003786:	e008      	b.n	800379a <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003788:	f7ff f88a 	bl	80028a0 <HAL_GetTick>
 800378c:	4602      	mov	r2, r0
 800378e:	693b      	ldr	r3, [r7, #16]
 8003790:	1ad3      	subs	r3, r2, r3
 8003792:	2b02      	cmp	r3, #2
 8003794:	d901      	bls.n	800379a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8003796:	2303      	movs	r3, #3
 8003798:	e310      	b.n	8003dbc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800379a:	4b3a      	ldr	r3, [pc, #232]	@ (8003884 <HAL_RCC_OscConfig+0x270>)
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f003 0302 	and.w	r3, r3, #2
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d0f0      	beq.n	8003788 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80037a6:	4b37      	ldr	r3, [pc, #220]	@ (8003884 <HAL_RCC_OscConfig+0x270>)
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	4a36      	ldr	r2, [pc, #216]	@ (8003884 <HAL_RCC_OscConfig+0x270>)
 80037ac:	f043 0308 	orr.w	r3, r3, #8
 80037b0:	6013      	str	r3, [r2, #0]
 80037b2:	4b34      	ldr	r3, [pc, #208]	@ (8003884 <HAL_RCC_OscConfig+0x270>)
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	6a1b      	ldr	r3, [r3, #32]
 80037be:	4931      	ldr	r1, [pc, #196]	@ (8003884 <HAL_RCC_OscConfig+0x270>)
 80037c0:	4313      	orrs	r3, r2
 80037c2:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80037c4:	4b2f      	ldr	r3, [pc, #188]	@ (8003884 <HAL_RCC_OscConfig+0x270>)
 80037c6:	685b      	ldr	r3, [r3, #4]
 80037c8:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	69db      	ldr	r3, [r3, #28]
 80037d0:	021b      	lsls	r3, r3, #8
 80037d2:	492c      	ldr	r1, [pc, #176]	@ (8003884 <HAL_RCC_OscConfig+0x270>)
 80037d4:	4313      	orrs	r3, r2
 80037d6:	604b      	str	r3, [r1, #4]
 80037d8:	e01a      	b.n	8003810 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80037da:	4b2a      	ldr	r3, [pc, #168]	@ (8003884 <HAL_RCC_OscConfig+0x270>)
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	4a29      	ldr	r2, [pc, #164]	@ (8003884 <HAL_RCC_OscConfig+0x270>)
 80037e0:	f023 0301 	bic.w	r3, r3, #1
 80037e4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80037e6:	f7ff f85b 	bl	80028a0 <HAL_GetTick>
 80037ea:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80037ec:	e008      	b.n	8003800 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80037ee:	f7ff f857 	bl	80028a0 <HAL_GetTick>
 80037f2:	4602      	mov	r2, r0
 80037f4:	693b      	ldr	r3, [r7, #16]
 80037f6:	1ad3      	subs	r3, r2, r3
 80037f8:	2b02      	cmp	r3, #2
 80037fa:	d901      	bls.n	8003800 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80037fc:	2303      	movs	r3, #3
 80037fe:	e2dd      	b.n	8003dbc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003800:	4b20      	ldr	r3, [pc, #128]	@ (8003884 <HAL_RCC_OscConfig+0x270>)
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f003 0302 	and.w	r3, r3, #2
 8003808:	2b00      	cmp	r3, #0
 800380a:	d1f0      	bne.n	80037ee <HAL_RCC_OscConfig+0x1da>
 800380c:	e000      	b.n	8003810 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800380e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f003 0301 	and.w	r3, r3, #1
 8003818:	2b00      	cmp	r3, #0
 800381a:	d074      	beq.n	8003906 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800381c:	69bb      	ldr	r3, [r7, #24]
 800381e:	2b08      	cmp	r3, #8
 8003820:	d005      	beq.n	800382e <HAL_RCC_OscConfig+0x21a>
 8003822:	69bb      	ldr	r3, [r7, #24]
 8003824:	2b0c      	cmp	r3, #12
 8003826:	d10e      	bne.n	8003846 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003828:	697b      	ldr	r3, [r7, #20]
 800382a:	2b03      	cmp	r3, #3
 800382c:	d10b      	bne.n	8003846 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800382e:	4b15      	ldr	r3, [pc, #84]	@ (8003884 <HAL_RCC_OscConfig+0x270>)
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003836:	2b00      	cmp	r3, #0
 8003838:	d064      	beq.n	8003904 <HAL_RCC_OscConfig+0x2f0>
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	685b      	ldr	r3, [r3, #4]
 800383e:	2b00      	cmp	r3, #0
 8003840:	d160      	bne.n	8003904 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003842:	2301      	movs	r3, #1
 8003844:	e2ba      	b.n	8003dbc <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	685b      	ldr	r3, [r3, #4]
 800384a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800384e:	d106      	bne.n	800385e <HAL_RCC_OscConfig+0x24a>
 8003850:	4b0c      	ldr	r3, [pc, #48]	@ (8003884 <HAL_RCC_OscConfig+0x270>)
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	4a0b      	ldr	r2, [pc, #44]	@ (8003884 <HAL_RCC_OscConfig+0x270>)
 8003856:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800385a:	6013      	str	r3, [r2, #0]
 800385c:	e026      	b.n	80038ac <HAL_RCC_OscConfig+0x298>
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	685b      	ldr	r3, [r3, #4]
 8003862:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003866:	d115      	bne.n	8003894 <HAL_RCC_OscConfig+0x280>
 8003868:	4b06      	ldr	r3, [pc, #24]	@ (8003884 <HAL_RCC_OscConfig+0x270>)
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	4a05      	ldr	r2, [pc, #20]	@ (8003884 <HAL_RCC_OscConfig+0x270>)
 800386e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003872:	6013      	str	r3, [r2, #0]
 8003874:	4b03      	ldr	r3, [pc, #12]	@ (8003884 <HAL_RCC_OscConfig+0x270>)
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	4a02      	ldr	r2, [pc, #8]	@ (8003884 <HAL_RCC_OscConfig+0x270>)
 800387a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800387e:	6013      	str	r3, [r2, #0]
 8003880:	e014      	b.n	80038ac <HAL_RCC_OscConfig+0x298>
 8003882:	bf00      	nop
 8003884:	40021000 	.word	0x40021000
 8003888:	0800b904 	.word	0x0800b904
 800388c:	200000b0 	.word	0x200000b0
 8003890:	200000bc 	.word	0x200000bc
 8003894:	4ba0      	ldr	r3, [pc, #640]	@ (8003b18 <HAL_RCC_OscConfig+0x504>)
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	4a9f      	ldr	r2, [pc, #636]	@ (8003b18 <HAL_RCC_OscConfig+0x504>)
 800389a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800389e:	6013      	str	r3, [r2, #0]
 80038a0:	4b9d      	ldr	r3, [pc, #628]	@ (8003b18 <HAL_RCC_OscConfig+0x504>)
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	4a9c      	ldr	r2, [pc, #624]	@ (8003b18 <HAL_RCC_OscConfig+0x504>)
 80038a6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80038aa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	685b      	ldr	r3, [r3, #4]
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d013      	beq.n	80038dc <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038b4:	f7fe fff4 	bl	80028a0 <HAL_GetTick>
 80038b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80038ba:	e008      	b.n	80038ce <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80038bc:	f7fe fff0 	bl	80028a0 <HAL_GetTick>
 80038c0:	4602      	mov	r2, r0
 80038c2:	693b      	ldr	r3, [r7, #16]
 80038c4:	1ad3      	subs	r3, r2, r3
 80038c6:	2b64      	cmp	r3, #100	@ 0x64
 80038c8:	d901      	bls.n	80038ce <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80038ca:	2303      	movs	r3, #3
 80038cc:	e276      	b.n	8003dbc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80038ce:	4b92      	ldr	r3, [pc, #584]	@ (8003b18 <HAL_RCC_OscConfig+0x504>)
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d0f0      	beq.n	80038bc <HAL_RCC_OscConfig+0x2a8>
 80038da:	e014      	b.n	8003906 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038dc:	f7fe ffe0 	bl	80028a0 <HAL_GetTick>
 80038e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80038e2:	e008      	b.n	80038f6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80038e4:	f7fe ffdc 	bl	80028a0 <HAL_GetTick>
 80038e8:	4602      	mov	r2, r0
 80038ea:	693b      	ldr	r3, [r7, #16]
 80038ec:	1ad3      	subs	r3, r2, r3
 80038ee:	2b64      	cmp	r3, #100	@ 0x64
 80038f0:	d901      	bls.n	80038f6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80038f2:	2303      	movs	r3, #3
 80038f4:	e262      	b.n	8003dbc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80038f6:	4b88      	ldr	r3, [pc, #544]	@ (8003b18 <HAL_RCC_OscConfig+0x504>)
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d1f0      	bne.n	80038e4 <HAL_RCC_OscConfig+0x2d0>
 8003902:	e000      	b.n	8003906 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003904:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f003 0302 	and.w	r3, r3, #2
 800390e:	2b00      	cmp	r3, #0
 8003910:	d060      	beq.n	80039d4 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003912:	69bb      	ldr	r3, [r7, #24]
 8003914:	2b04      	cmp	r3, #4
 8003916:	d005      	beq.n	8003924 <HAL_RCC_OscConfig+0x310>
 8003918:	69bb      	ldr	r3, [r7, #24]
 800391a:	2b0c      	cmp	r3, #12
 800391c:	d119      	bne.n	8003952 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800391e:	697b      	ldr	r3, [r7, #20]
 8003920:	2b02      	cmp	r3, #2
 8003922:	d116      	bne.n	8003952 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003924:	4b7c      	ldr	r3, [pc, #496]	@ (8003b18 <HAL_RCC_OscConfig+0x504>)
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800392c:	2b00      	cmp	r3, #0
 800392e:	d005      	beq.n	800393c <HAL_RCC_OscConfig+0x328>
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	68db      	ldr	r3, [r3, #12]
 8003934:	2b00      	cmp	r3, #0
 8003936:	d101      	bne.n	800393c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003938:	2301      	movs	r3, #1
 800393a:	e23f      	b.n	8003dbc <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800393c:	4b76      	ldr	r3, [pc, #472]	@ (8003b18 <HAL_RCC_OscConfig+0x504>)
 800393e:	685b      	ldr	r3, [r3, #4]
 8003940:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	691b      	ldr	r3, [r3, #16]
 8003948:	061b      	lsls	r3, r3, #24
 800394a:	4973      	ldr	r1, [pc, #460]	@ (8003b18 <HAL_RCC_OscConfig+0x504>)
 800394c:	4313      	orrs	r3, r2
 800394e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003950:	e040      	b.n	80039d4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	68db      	ldr	r3, [r3, #12]
 8003956:	2b00      	cmp	r3, #0
 8003958:	d023      	beq.n	80039a2 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800395a:	4b6f      	ldr	r3, [pc, #444]	@ (8003b18 <HAL_RCC_OscConfig+0x504>)
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	4a6e      	ldr	r2, [pc, #440]	@ (8003b18 <HAL_RCC_OscConfig+0x504>)
 8003960:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003964:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003966:	f7fe ff9b 	bl	80028a0 <HAL_GetTick>
 800396a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800396c:	e008      	b.n	8003980 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800396e:	f7fe ff97 	bl	80028a0 <HAL_GetTick>
 8003972:	4602      	mov	r2, r0
 8003974:	693b      	ldr	r3, [r7, #16]
 8003976:	1ad3      	subs	r3, r2, r3
 8003978:	2b02      	cmp	r3, #2
 800397a:	d901      	bls.n	8003980 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800397c:	2303      	movs	r3, #3
 800397e:	e21d      	b.n	8003dbc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003980:	4b65      	ldr	r3, [pc, #404]	@ (8003b18 <HAL_RCC_OscConfig+0x504>)
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003988:	2b00      	cmp	r3, #0
 800398a:	d0f0      	beq.n	800396e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800398c:	4b62      	ldr	r3, [pc, #392]	@ (8003b18 <HAL_RCC_OscConfig+0x504>)
 800398e:	685b      	ldr	r3, [r3, #4]
 8003990:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	691b      	ldr	r3, [r3, #16]
 8003998:	061b      	lsls	r3, r3, #24
 800399a:	495f      	ldr	r1, [pc, #380]	@ (8003b18 <HAL_RCC_OscConfig+0x504>)
 800399c:	4313      	orrs	r3, r2
 800399e:	604b      	str	r3, [r1, #4]
 80039a0:	e018      	b.n	80039d4 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80039a2:	4b5d      	ldr	r3, [pc, #372]	@ (8003b18 <HAL_RCC_OscConfig+0x504>)
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	4a5c      	ldr	r2, [pc, #368]	@ (8003b18 <HAL_RCC_OscConfig+0x504>)
 80039a8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80039ac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039ae:	f7fe ff77 	bl	80028a0 <HAL_GetTick>
 80039b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80039b4:	e008      	b.n	80039c8 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80039b6:	f7fe ff73 	bl	80028a0 <HAL_GetTick>
 80039ba:	4602      	mov	r2, r0
 80039bc:	693b      	ldr	r3, [r7, #16]
 80039be:	1ad3      	subs	r3, r2, r3
 80039c0:	2b02      	cmp	r3, #2
 80039c2:	d901      	bls.n	80039c8 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80039c4:	2303      	movs	r3, #3
 80039c6:	e1f9      	b.n	8003dbc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80039c8:	4b53      	ldr	r3, [pc, #332]	@ (8003b18 <HAL_RCC_OscConfig+0x504>)
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d1f0      	bne.n	80039b6 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f003 0308 	and.w	r3, r3, #8
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d03c      	beq.n	8003a5a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	695b      	ldr	r3, [r3, #20]
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d01c      	beq.n	8003a22 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80039e8:	4b4b      	ldr	r3, [pc, #300]	@ (8003b18 <HAL_RCC_OscConfig+0x504>)
 80039ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80039ee:	4a4a      	ldr	r2, [pc, #296]	@ (8003b18 <HAL_RCC_OscConfig+0x504>)
 80039f0:	f043 0301 	orr.w	r3, r3, #1
 80039f4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039f8:	f7fe ff52 	bl	80028a0 <HAL_GetTick>
 80039fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80039fe:	e008      	b.n	8003a12 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a00:	f7fe ff4e 	bl	80028a0 <HAL_GetTick>
 8003a04:	4602      	mov	r2, r0
 8003a06:	693b      	ldr	r3, [r7, #16]
 8003a08:	1ad3      	subs	r3, r2, r3
 8003a0a:	2b02      	cmp	r3, #2
 8003a0c:	d901      	bls.n	8003a12 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003a0e:	2303      	movs	r3, #3
 8003a10:	e1d4      	b.n	8003dbc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003a12:	4b41      	ldr	r3, [pc, #260]	@ (8003b18 <HAL_RCC_OscConfig+0x504>)
 8003a14:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003a18:	f003 0302 	and.w	r3, r3, #2
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d0ef      	beq.n	8003a00 <HAL_RCC_OscConfig+0x3ec>
 8003a20:	e01b      	b.n	8003a5a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003a22:	4b3d      	ldr	r3, [pc, #244]	@ (8003b18 <HAL_RCC_OscConfig+0x504>)
 8003a24:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003a28:	4a3b      	ldr	r2, [pc, #236]	@ (8003b18 <HAL_RCC_OscConfig+0x504>)
 8003a2a:	f023 0301 	bic.w	r3, r3, #1
 8003a2e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a32:	f7fe ff35 	bl	80028a0 <HAL_GetTick>
 8003a36:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003a38:	e008      	b.n	8003a4c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a3a:	f7fe ff31 	bl	80028a0 <HAL_GetTick>
 8003a3e:	4602      	mov	r2, r0
 8003a40:	693b      	ldr	r3, [r7, #16]
 8003a42:	1ad3      	subs	r3, r2, r3
 8003a44:	2b02      	cmp	r3, #2
 8003a46:	d901      	bls.n	8003a4c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003a48:	2303      	movs	r3, #3
 8003a4a:	e1b7      	b.n	8003dbc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003a4c:	4b32      	ldr	r3, [pc, #200]	@ (8003b18 <HAL_RCC_OscConfig+0x504>)
 8003a4e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003a52:	f003 0302 	and.w	r3, r3, #2
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d1ef      	bne.n	8003a3a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	f003 0304 	and.w	r3, r3, #4
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	f000 80a6 	beq.w	8003bb4 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003a68:	2300      	movs	r3, #0
 8003a6a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003a6c:	4b2a      	ldr	r3, [pc, #168]	@ (8003b18 <HAL_RCC_OscConfig+0x504>)
 8003a6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a70:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d10d      	bne.n	8003a94 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003a78:	4b27      	ldr	r3, [pc, #156]	@ (8003b18 <HAL_RCC_OscConfig+0x504>)
 8003a7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a7c:	4a26      	ldr	r2, [pc, #152]	@ (8003b18 <HAL_RCC_OscConfig+0x504>)
 8003a7e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003a82:	6593      	str	r3, [r2, #88]	@ 0x58
 8003a84:	4b24      	ldr	r3, [pc, #144]	@ (8003b18 <HAL_RCC_OscConfig+0x504>)
 8003a86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a88:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a8c:	60bb      	str	r3, [r7, #8]
 8003a8e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003a90:	2301      	movs	r3, #1
 8003a92:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003a94:	4b21      	ldr	r3, [pc, #132]	@ (8003b1c <HAL_RCC_OscConfig+0x508>)
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d118      	bne.n	8003ad2 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003aa0:	4b1e      	ldr	r3, [pc, #120]	@ (8003b1c <HAL_RCC_OscConfig+0x508>)
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	4a1d      	ldr	r2, [pc, #116]	@ (8003b1c <HAL_RCC_OscConfig+0x508>)
 8003aa6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003aaa:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003aac:	f7fe fef8 	bl	80028a0 <HAL_GetTick>
 8003ab0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003ab2:	e008      	b.n	8003ac6 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ab4:	f7fe fef4 	bl	80028a0 <HAL_GetTick>
 8003ab8:	4602      	mov	r2, r0
 8003aba:	693b      	ldr	r3, [r7, #16]
 8003abc:	1ad3      	subs	r3, r2, r3
 8003abe:	2b02      	cmp	r3, #2
 8003ac0:	d901      	bls.n	8003ac6 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003ac2:	2303      	movs	r3, #3
 8003ac4:	e17a      	b.n	8003dbc <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003ac6:	4b15      	ldr	r3, [pc, #84]	@ (8003b1c <HAL_RCC_OscConfig+0x508>)
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d0f0      	beq.n	8003ab4 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	689b      	ldr	r3, [r3, #8]
 8003ad6:	2b01      	cmp	r3, #1
 8003ad8:	d108      	bne.n	8003aec <HAL_RCC_OscConfig+0x4d8>
 8003ada:	4b0f      	ldr	r3, [pc, #60]	@ (8003b18 <HAL_RCC_OscConfig+0x504>)
 8003adc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ae0:	4a0d      	ldr	r2, [pc, #52]	@ (8003b18 <HAL_RCC_OscConfig+0x504>)
 8003ae2:	f043 0301 	orr.w	r3, r3, #1
 8003ae6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003aea:	e029      	b.n	8003b40 <HAL_RCC_OscConfig+0x52c>
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	689b      	ldr	r3, [r3, #8]
 8003af0:	2b05      	cmp	r3, #5
 8003af2:	d115      	bne.n	8003b20 <HAL_RCC_OscConfig+0x50c>
 8003af4:	4b08      	ldr	r3, [pc, #32]	@ (8003b18 <HAL_RCC_OscConfig+0x504>)
 8003af6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003afa:	4a07      	ldr	r2, [pc, #28]	@ (8003b18 <HAL_RCC_OscConfig+0x504>)
 8003afc:	f043 0304 	orr.w	r3, r3, #4
 8003b00:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003b04:	4b04      	ldr	r3, [pc, #16]	@ (8003b18 <HAL_RCC_OscConfig+0x504>)
 8003b06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b0a:	4a03      	ldr	r2, [pc, #12]	@ (8003b18 <HAL_RCC_OscConfig+0x504>)
 8003b0c:	f043 0301 	orr.w	r3, r3, #1
 8003b10:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003b14:	e014      	b.n	8003b40 <HAL_RCC_OscConfig+0x52c>
 8003b16:	bf00      	nop
 8003b18:	40021000 	.word	0x40021000
 8003b1c:	40007000 	.word	0x40007000
 8003b20:	4b9c      	ldr	r3, [pc, #624]	@ (8003d94 <HAL_RCC_OscConfig+0x780>)
 8003b22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b26:	4a9b      	ldr	r2, [pc, #620]	@ (8003d94 <HAL_RCC_OscConfig+0x780>)
 8003b28:	f023 0301 	bic.w	r3, r3, #1
 8003b2c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003b30:	4b98      	ldr	r3, [pc, #608]	@ (8003d94 <HAL_RCC_OscConfig+0x780>)
 8003b32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b36:	4a97      	ldr	r2, [pc, #604]	@ (8003d94 <HAL_RCC_OscConfig+0x780>)
 8003b38:	f023 0304 	bic.w	r3, r3, #4
 8003b3c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	689b      	ldr	r3, [r3, #8]
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d016      	beq.n	8003b76 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b48:	f7fe feaa 	bl	80028a0 <HAL_GetTick>
 8003b4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003b4e:	e00a      	b.n	8003b66 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b50:	f7fe fea6 	bl	80028a0 <HAL_GetTick>
 8003b54:	4602      	mov	r2, r0
 8003b56:	693b      	ldr	r3, [r7, #16]
 8003b58:	1ad3      	subs	r3, r2, r3
 8003b5a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b5e:	4293      	cmp	r3, r2
 8003b60:	d901      	bls.n	8003b66 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003b62:	2303      	movs	r3, #3
 8003b64:	e12a      	b.n	8003dbc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003b66:	4b8b      	ldr	r3, [pc, #556]	@ (8003d94 <HAL_RCC_OscConfig+0x780>)
 8003b68:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b6c:	f003 0302 	and.w	r3, r3, #2
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d0ed      	beq.n	8003b50 <HAL_RCC_OscConfig+0x53c>
 8003b74:	e015      	b.n	8003ba2 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b76:	f7fe fe93 	bl	80028a0 <HAL_GetTick>
 8003b7a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003b7c:	e00a      	b.n	8003b94 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b7e:	f7fe fe8f 	bl	80028a0 <HAL_GetTick>
 8003b82:	4602      	mov	r2, r0
 8003b84:	693b      	ldr	r3, [r7, #16]
 8003b86:	1ad3      	subs	r3, r2, r3
 8003b88:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b8c:	4293      	cmp	r3, r2
 8003b8e:	d901      	bls.n	8003b94 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003b90:	2303      	movs	r3, #3
 8003b92:	e113      	b.n	8003dbc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003b94:	4b7f      	ldr	r3, [pc, #508]	@ (8003d94 <HAL_RCC_OscConfig+0x780>)
 8003b96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b9a:	f003 0302 	and.w	r3, r3, #2
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d1ed      	bne.n	8003b7e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003ba2:	7ffb      	ldrb	r3, [r7, #31]
 8003ba4:	2b01      	cmp	r3, #1
 8003ba6:	d105      	bne.n	8003bb4 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ba8:	4b7a      	ldr	r3, [pc, #488]	@ (8003d94 <HAL_RCC_OscConfig+0x780>)
 8003baa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bac:	4a79      	ldr	r2, [pc, #484]	@ (8003d94 <HAL_RCC_OscConfig+0x780>)
 8003bae:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003bb2:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	f000 80fe 	beq.w	8003dba <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bc2:	2b02      	cmp	r3, #2
 8003bc4:	f040 80d0 	bne.w	8003d68 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003bc8:	4b72      	ldr	r3, [pc, #456]	@ (8003d94 <HAL_RCC_OscConfig+0x780>)
 8003bca:	68db      	ldr	r3, [r3, #12]
 8003bcc:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003bce:	697b      	ldr	r3, [r7, #20]
 8003bd0:	f003 0203 	and.w	r2, r3, #3
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bd8:	429a      	cmp	r2, r3
 8003bda:	d130      	bne.n	8003c3e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003bdc:	697b      	ldr	r3, [r7, #20]
 8003bde:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003be6:	3b01      	subs	r3, #1
 8003be8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003bea:	429a      	cmp	r2, r3
 8003bec:	d127      	bne.n	8003c3e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003bee:	697b      	ldr	r3, [r7, #20]
 8003bf0:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003bf8:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003bfa:	429a      	cmp	r2, r3
 8003bfc:	d11f      	bne.n	8003c3e <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003bfe:	697b      	ldr	r3, [r7, #20]
 8003c00:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c04:	687a      	ldr	r2, [r7, #4]
 8003c06:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003c08:	2a07      	cmp	r2, #7
 8003c0a:	bf14      	ite	ne
 8003c0c:	2201      	movne	r2, #1
 8003c0e:	2200      	moveq	r2, #0
 8003c10:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003c12:	4293      	cmp	r3, r2
 8003c14:	d113      	bne.n	8003c3e <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003c16:	697b      	ldr	r3, [r7, #20]
 8003c18:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c20:	085b      	lsrs	r3, r3, #1
 8003c22:	3b01      	subs	r3, #1
 8003c24:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003c26:	429a      	cmp	r2, r3
 8003c28:	d109      	bne.n	8003c3e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003c2a:	697b      	ldr	r3, [r7, #20]
 8003c2c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c34:	085b      	lsrs	r3, r3, #1
 8003c36:	3b01      	subs	r3, #1
 8003c38:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003c3a:	429a      	cmp	r2, r3
 8003c3c:	d06e      	beq.n	8003d1c <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003c3e:	69bb      	ldr	r3, [r7, #24]
 8003c40:	2b0c      	cmp	r3, #12
 8003c42:	d069      	beq.n	8003d18 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003c44:	4b53      	ldr	r3, [pc, #332]	@ (8003d94 <HAL_RCC_OscConfig+0x780>)
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d105      	bne.n	8003c5c <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003c50:	4b50      	ldr	r3, [pc, #320]	@ (8003d94 <HAL_RCC_OscConfig+0x780>)
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d001      	beq.n	8003c60 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003c5c:	2301      	movs	r3, #1
 8003c5e:	e0ad      	b.n	8003dbc <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003c60:	4b4c      	ldr	r3, [pc, #304]	@ (8003d94 <HAL_RCC_OscConfig+0x780>)
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	4a4b      	ldr	r2, [pc, #300]	@ (8003d94 <HAL_RCC_OscConfig+0x780>)
 8003c66:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003c6a:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003c6c:	f7fe fe18 	bl	80028a0 <HAL_GetTick>
 8003c70:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003c72:	e008      	b.n	8003c86 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c74:	f7fe fe14 	bl	80028a0 <HAL_GetTick>
 8003c78:	4602      	mov	r2, r0
 8003c7a:	693b      	ldr	r3, [r7, #16]
 8003c7c:	1ad3      	subs	r3, r2, r3
 8003c7e:	2b02      	cmp	r3, #2
 8003c80:	d901      	bls.n	8003c86 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8003c82:	2303      	movs	r3, #3
 8003c84:	e09a      	b.n	8003dbc <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003c86:	4b43      	ldr	r3, [pc, #268]	@ (8003d94 <HAL_RCC_OscConfig+0x780>)
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d1f0      	bne.n	8003c74 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003c92:	4b40      	ldr	r3, [pc, #256]	@ (8003d94 <HAL_RCC_OscConfig+0x780>)
 8003c94:	68da      	ldr	r2, [r3, #12]
 8003c96:	4b40      	ldr	r3, [pc, #256]	@ (8003d98 <HAL_RCC_OscConfig+0x784>)
 8003c98:	4013      	ands	r3, r2
 8003c9a:	687a      	ldr	r2, [r7, #4]
 8003c9c:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003c9e:	687a      	ldr	r2, [r7, #4]
 8003ca0:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003ca2:	3a01      	subs	r2, #1
 8003ca4:	0112      	lsls	r2, r2, #4
 8003ca6:	4311      	orrs	r1, r2
 8003ca8:	687a      	ldr	r2, [r7, #4]
 8003caa:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003cac:	0212      	lsls	r2, r2, #8
 8003cae:	4311      	orrs	r1, r2
 8003cb0:	687a      	ldr	r2, [r7, #4]
 8003cb2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003cb4:	0852      	lsrs	r2, r2, #1
 8003cb6:	3a01      	subs	r2, #1
 8003cb8:	0552      	lsls	r2, r2, #21
 8003cba:	4311      	orrs	r1, r2
 8003cbc:	687a      	ldr	r2, [r7, #4]
 8003cbe:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003cc0:	0852      	lsrs	r2, r2, #1
 8003cc2:	3a01      	subs	r2, #1
 8003cc4:	0652      	lsls	r2, r2, #25
 8003cc6:	4311      	orrs	r1, r2
 8003cc8:	687a      	ldr	r2, [r7, #4]
 8003cca:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003ccc:	0912      	lsrs	r2, r2, #4
 8003cce:	0452      	lsls	r2, r2, #17
 8003cd0:	430a      	orrs	r2, r1
 8003cd2:	4930      	ldr	r1, [pc, #192]	@ (8003d94 <HAL_RCC_OscConfig+0x780>)
 8003cd4:	4313      	orrs	r3, r2
 8003cd6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003cd8:	4b2e      	ldr	r3, [pc, #184]	@ (8003d94 <HAL_RCC_OscConfig+0x780>)
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	4a2d      	ldr	r2, [pc, #180]	@ (8003d94 <HAL_RCC_OscConfig+0x780>)
 8003cde:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003ce2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003ce4:	4b2b      	ldr	r3, [pc, #172]	@ (8003d94 <HAL_RCC_OscConfig+0x780>)
 8003ce6:	68db      	ldr	r3, [r3, #12]
 8003ce8:	4a2a      	ldr	r2, [pc, #168]	@ (8003d94 <HAL_RCC_OscConfig+0x780>)
 8003cea:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003cee:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003cf0:	f7fe fdd6 	bl	80028a0 <HAL_GetTick>
 8003cf4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003cf6:	e008      	b.n	8003d0a <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003cf8:	f7fe fdd2 	bl	80028a0 <HAL_GetTick>
 8003cfc:	4602      	mov	r2, r0
 8003cfe:	693b      	ldr	r3, [r7, #16]
 8003d00:	1ad3      	subs	r3, r2, r3
 8003d02:	2b02      	cmp	r3, #2
 8003d04:	d901      	bls.n	8003d0a <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8003d06:	2303      	movs	r3, #3
 8003d08:	e058      	b.n	8003dbc <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d0a:	4b22      	ldr	r3, [pc, #136]	@ (8003d94 <HAL_RCC_OscConfig+0x780>)
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d0f0      	beq.n	8003cf8 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003d16:	e050      	b.n	8003dba <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003d18:	2301      	movs	r3, #1
 8003d1a:	e04f      	b.n	8003dbc <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d1c:	4b1d      	ldr	r3, [pc, #116]	@ (8003d94 <HAL_RCC_OscConfig+0x780>)
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d148      	bne.n	8003dba <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003d28:	4b1a      	ldr	r3, [pc, #104]	@ (8003d94 <HAL_RCC_OscConfig+0x780>)
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	4a19      	ldr	r2, [pc, #100]	@ (8003d94 <HAL_RCC_OscConfig+0x780>)
 8003d2e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003d32:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003d34:	4b17      	ldr	r3, [pc, #92]	@ (8003d94 <HAL_RCC_OscConfig+0x780>)
 8003d36:	68db      	ldr	r3, [r3, #12]
 8003d38:	4a16      	ldr	r2, [pc, #88]	@ (8003d94 <HAL_RCC_OscConfig+0x780>)
 8003d3a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003d3e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003d40:	f7fe fdae 	bl	80028a0 <HAL_GetTick>
 8003d44:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d46:	e008      	b.n	8003d5a <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d48:	f7fe fdaa 	bl	80028a0 <HAL_GetTick>
 8003d4c:	4602      	mov	r2, r0
 8003d4e:	693b      	ldr	r3, [r7, #16]
 8003d50:	1ad3      	subs	r3, r2, r3
 8003d52:	2b02      	cmp	r3, #2
 8003d54:	d901      	bls.n	8003d5a <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8003d56:	2303      	movs	r3, #3
 8003d58:	e030      	b.n	8003dbc <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d5a:	4b0e      	ldr	r3, [pc, #56]	@ (8003d94 <HAL_RCC_OscConfig+0x780>)
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d0f0      	beq.n	8003d48 <HAL_RCC_OscConfig+0x734>
 8003d66:	e028      	b.n	8003dba <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003d68:	69bb      	ldr	r3, [r7, #24]
 8003d6a:	2b0c      	cmp	r3, #12
 8003d6c:	d023      	beq.n	8003db6 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d6e:	4b09      	ldr	r3, [pc, #36]	@ (8003d94 <HAL_RCC_OscConfig+0x780>)
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	4a08      	ldr	r2, [pc, #32]	@ (8003d94 <HAL_RCC_OscConfig+0x780>)
 8003d74:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003d78:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d7a:	f7fe fd91 	bl	80028a0 <HAL_GetTick>
 8003d7e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003d80:	e00c      	b.n	8003d9c <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d82:	f7fe fd8d 	bl	80028a0 <HAL_GetTick>
 8003d86:	4602      	mov	r2, r0
 8003d88:	693b      	ldr	r3, [r7, #16]
 8003d8a:	1ad3      	subs	r3, r2, r3
 8003d8c:	2b02      	cmp	r3, #2
 8003d8e:	d905      	bls.n	8003d9c <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8003d90:	2303      	movs	r3, #3
 8003d92:	e013      	b.n	8003dbc <HAL_RCC_OscConfig+0x7a8>
 8003d94:	40021000 	.word	0x40021000
 8003d98:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003d9c:	4b09      	ldr	r3, [pc, #36]	@ (8003dc4 <HAL_RCC_OscConfig+0x7b0>)
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d1ec      	bne.n	8003d82 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003da8:	4b06      	ldr	r3, [pc, #24]	@ (8003dc4 <HAL_RCC_OscConfig+0x7b0>)
 8003daa:	68da      	ldr	r2, [r3, #12]
 8003dac:	4905      	ldr	r1, [pc, #20]	@ (8003dc4 <HAL_RCC_OscConfig+0x7b0>)
 8003dae:	4b06      	ldr	r3, [pc, #24]	@ (8003dc8 <HAL_RCC_OscConfig+0x7b4>)
 8003db0:	4013      	ands	r3, r2
 8003db2:	60cb      	str	r3, [r1, #12]
 8003db4:	e001      	b.n	8003dba <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003db6:	2301      	movs	r3, #1
 8003db8:	e000      	b.n	8003dbc <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8003dba:	2300      	movs	r3, #0
}
 8003dbc:	4618      	mov	r0, r3
 8003dbe:	3720      	adds	r7, #32
 8003dc0:	46bd      	mov	sp, r7
 8003dc2:	bd80      	pop	{r7, pc}
 8003dc4:	40021000 	.word	0x40021000
 8003dc8:	feeefffc 	.word	0xfeeefffc

08003dcc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003dcc:	b580      	push	{r7, lr}
 8003dce:	b084      	sub	sp, #16
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	6078      	str	r0, [r7, #4]
 8003dd4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d101      	bne.n	8003de0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003ddc:	2301      	movs	r3, #1
 8003dde:	e0e7      	b.n	8003fb0 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003de0:	4b75      	ldr	r3, [pc, #468]	@ (8003fb8 <HAL_RCC_ClockConfig+0x1ec>)
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f003 0307 	and.w	r3, r3, #7
 8003de8:	683a      	ldr	r2, [r7, #0]
 8003dea:	429a      	cmp	r2, r3
 8003dec:	d910      	bls.n	8003e10 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003dee:	4b72      	ldr	r3, [pc, #456]	@ (8003fb8 <HAL_RCC_ClockConfig+0x1ec>)
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	f023 0207 	bic.w	r2, r3, #7
 8003df6:	4970      	ldr	r1, [pc, #448]	@ (8003fb8 <HAL_RCC_ClockConfig+0x1ec>)
 8003df8:	683b      	ldr	r3, [r7, #0]
 8003dfa:	4313      	orrs	r3, r2
 8003dfc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003dfe:	4b6e      	ldr	r3, [pc, #440]	@ (8003fb8 <HAL_RCC_ClockConfig+0x1ec>)
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f003 0307 	and.w	r3, r3, #7
 8003e06:	683a      	ldr	r2, [r7, #0]
 8003e08:	429a      	cmp	r2, r3
 8003e0a:	d001      	beq.n	8003e10 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003e0c:	2301      	movs	r3, #1
 8003e0e:	e0cf      	b.n	8003fb0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	f003 0302 	and.w	r3, r3, #2
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d010      	beq.n	8003e3e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	689a      	ldr	r2, [r3, #8]
 8003e20:	4b66      	ldr	r3, [pc, #408]	@ (8003fbc <HAL_RCC_ClockConfig+0x1f0>)
 8003e22:	689b      	ldr	r3, [r3, #8]
 8003e24:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003e28:	429a      	cmp	r2, r3
 8003e2a:	d908      	bls.n	8003e3e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003e2c:	4b63      	ldr	r3, [pc, #396]	@ (8003fbc <HAL_RCC_ClockConfig+0x1f0>)
 8003e2e:	689b      	ldr	r3, [r3, #8]
 8003e30:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	689b      	ldr	r3, [r3, #8]
 8003e38:	4960      	ldr	r1, [pc, #384]	@ (8003fbc <HAL_RCC_ClockConfig+0x1f0>)
 8003e3a:	4313      	orrs	r3, r2
 8003e3c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f003 0301 	and.w	r3, r3, #1
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d04c      	beq.n	8003ee4 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	685b      	ldr	r3, [r3, #4]
 8003e4e:	2b03      	cmp	r3, #3
 8003e50:	d107      	bne.n	8003e62 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003e52:	4b5a      	ldr	r3, [pc, #360]	@ (8003fbc <HAL_RCC_ClockConfig+0x1f0>)
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d121      	bne.n	8003ea2 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003e5e:	2301      	movs	r3, #1
 8003e60:	e0a6      	b.n	8003fb0 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	685b      	ldr	r3, [r3, #4]
 8003e66:	2b02      	cmp	r3, #2
 8003e68:	d107      	bne.n	8003e7a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003e6a:	4b54      	ldr	r3, [pc, #336]	@ (8003fbc <HAL_RCC_ClockConfig+0x1f0>)
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d115      	bne.n	8003ea2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003e76:	2301      	movs	r3, #1
 8003e78:	e09a      	b.n	8003fb0 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	685b      	ldr	r3, [r3, #4]
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d107      	bne.n	8003e92 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003e82:	4b4e      	ldr	r3, [pc, #312]	@ (8003fbc <HAL_RCC_ClockConfig+0x1f0>)
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f003 0302 	and.w	r3, r3, #2
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d109      	bne.n	8003ea2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003e8e:	2301      	movs	r3, #1
 8003e90:	e08e      	b.n	8003fb0 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003e92:	4b4a      	ldr	r3, [pc, #296]	@ (8003fbc <HAL_RCC_ClockConfig+0x1f0>)
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d101      	bne.n	8003ea2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003e9e:	2301      	movs	r3, #1
 8003ea0:	e086      	b.n	8003fb0 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003ea2:	4b46      	ldr	r3, [pc, #280]	@ (8003fbc <HAL_RCC_ClockConfig+0x1f0>)
 8003ea4:	689b      	ldr	r3, [r3, #8]
 8003ea6:	f023 0203 	bic.w	r2, r3, #3
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	685b      	ldr	r3, [r3, #4]
 8003eae:	4943      	ldr	r1, [pc, #268]	@ (8003fbc <HAL_RCC_ClockConfig+0x1f0>)
 8003eb0:	4313      	orrs	r3, r2
 8003eb2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003eb4:	f7fe fcf4 	bl	80028a0 <HAL_GetTick>
 8003eb8:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003eba:	e00a      	b.n	8003ed2 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ebc:	f7fe fcf0 	bl	80028a0 <HAL_GetTick>
 8003ec0:	4602      	mov	r2, r0
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	1ad3      	subs	r3, r2, r3
 8003ec6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003eca:	4293      	cmp	r3, r2
 8003ecc:	d901      	bls.n	8003ed2 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8003ece:	2303      	movs	r3, #3
 8003ed0:	e06e      	b.n	8003fb0 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ed2:	4b3a      	ldr	r3, [pc, #232]	@ (8003fbc <HAL_RCC_ClockConfig+0x1f0>)
 8003ed4:	689b      	ldr	r3, [r3, #8]
 8003ed6:	f003 020c 	and.w	r2, r3, #12
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	685b      	ldr	r3, [r3, #4]
 8003ede:	009b      	lsls	r3, r3, #2
 8003ee0:	429a      	cmp	r2, r3
 8003ee2:	d1eb      	bne.n	8003ebc <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	f003 0302 	and.w	r3, r3, #2
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d010      	beq.n	8003f12 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	689a      	ldr	r2, [r3, #8]
 8003ef4:	4b31      	ldr	r3, [pc, #196]	@ (8003fbc <HAL_RCC_ClockConfig+0x1f0>)
 8003ef6:	689b      	ldr	r3, [r3, #8]
 8003ef8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003efc:	429a      	cmp	r2, r3
 8003efe:	d208      	bcs.n	8003f12 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f00:	4b2e      	ldr	r3, [pc, #184]	@ (8003fbc <HAL_RCC_ClockConfig+0x1f0>)
 8003f02:	689b      	ldr	r3, [r3, #8]
 8003f04:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	689b      	ldr	r3, [r3, #8]
 8003f0c:	492b      	ldr	r1, [pc, #172]	@ (8003fbc <HAL_RCC_ClockConfig+0x1f0>)
 8003f0e:	4313      	orrs	r3, r2
 8003f10:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003f12:	4b29      	ldr	r3, [pc, #164]	@ (8003fb8 <HAL_RCC_ClockConfig+0x1ec>)
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	f003 0307 	and.w	r3, r3, #7
 8003f1a:	683a      	ldr	r2, [r7, #0]
 8003f1c:	429a      	cmp	r2, r3
 8003f1e:	d210      	bcs.n	8003f42 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f20:	4b25      	ldr	r3, [pc, #148]	@ (8003fb8 <HAL_RCC_ClockConfig+0x1ec>)
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	f023 0207 	bic.w	r2, r3, #7
 8003f28:	4923      	ldr	r1, [pc, #140]	@ (8003fb8 <HAL_RCC_ClockConfig+0x1ec>)
 8003f2a:	683b      	ldr	r3, [r7, #0]
 8003f2c:	4313      	orrs	r3, r2
 8003f2e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f30:	4b21      	ldr	r3, [pc, #132]	@ (8003fb8 <HAL_RCC_ClockConfig+0x1ec>)
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	f003 0307 	and.w	r3, r3, #7
 8003f38:	683a      	ldr	r2, [r7, #0]
 8003f3a:	429a      	cmp	r2, r3
 8003f3c:	d001      	beq.n	8003f42 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003f3e:	2301      	movs	r3, #1
 8003f40:	e036      	b.n	8003fb0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	f003 0304 	and.w	r3, r3, #4
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d008      	beq.n	8003f60 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003f4e:	4b1b      	ldr	r3, [pc, #108]	@ (8003fbc <HAL_RCC_ClockConfig+0x1f0>)
 8003f50:	689b      	ldr	r3, [r3, #8]
 8003f52:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	68db      	ldr	r3, [r3, #12]
 8003f5a:	4918      	ldr	r1, [pc, #96]	@ (8003fbc <HAL_RCC_ClockConfig+0x1f0>)
 8003f5c:	4313      	orrs	r3, r2
 8003f5e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f003 0308 	and.w	r3, r3, #8
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d009      	beq.n	8003f80 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003f6c:	4b13      	ldr	r3, [pc, #76]	@ (8003fbc <HAL_RCC_ClockConfig+0x1f0>)
 8003f6e:	689b      	ldr	r3, [r3, #8]
 8003f70:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	691b      	ldr	r3, [r3, #16]
 8003f78:	00db      	lsls	r3, r3, #3
 8003f7a:	4910      	ldr	r1, [pc, #64]	@ (8003fbc <HAL_RCC_ClockConfig+0x1f0>)
 8003f7c:	4313      	orrs	r3, r2
 8003f7e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003f80:	f000 f824 	bl	8003fcc <HAL_RCC_GetSysClockFreq>
 8003f84:	4602      	mov	r2, r0
 8003f86:	4b0d      	ldr	r3, [pc, #52]	@ (8003fbc <HAL_RCC_ClockConfig+0x1f0>)
 8003f88:	689b      	ldr	r3, [r3, #8]
 8003f8a:	091b      	lsrs	r3, r3, #4
 8003f8c:	f003 030f 	and.w	r3, r3, #15
 8003f90:	490b      	ldr	r1, [pc, #44]	@ (8003fc0 <HAL_RCC_ClockConfig+0x1f4>)
 8003f92:	5ccb      	ldrb	r3, [r1, r3]
 8003f94:	f003 031f 	and.w	r3, r3, #31
 8003f98:	fa22 f303 	lsr.w	r3, r2, r3
 8003f9c:	4a09      	ldr	r2, [pc, #36]	@ (8003fc4 <HAL_RCC_ClockConfig+0x1f8>)
 8003f9e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003fa0:	4b09      	ldr	r3, [pc, #36]	@ (8003fc8 <HAL_RCC_ClockConfig+0x1fc>)
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	4618      	mov	r0, r3
 8003fa6:	f7fd f95b 	bl	8001260 <HAL_InitTick>
 8003faa:	4603      	mov	r3, r0
 8003fac:	72fb      	strb	r3, [r7, #11]

  return status;
 8003fae:	7afb      	ldrb	r3, [r7, #11]
}
 8003fb0:	4618      	mov	r0, r3
 8003fb2:	3710      	adds	r7, #16
 8003fb4:	46bd      	mov	sp, r7
 8003fb6:	bd80      	pop	{r7, pc}
 8003fb8:	40022000 	.word	0x40022000
 8003fbc:	40021000 	.word	0x40021000
 8003fc0:	0800b904 	.word	0x0800b904
 8003fc4:	200000b0 	.word	0x200000b0
 8003fc8:	200000bc 	.word	0x200000bc

08003fcc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003fcc:	b480      	push	{r7}
 8003fce:	b089      	sub	sp, #36	@ 0x24
 8003fd0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003fd2:	2300      	movs	r3, #0
 8003fd4:	61fb      	str	r3, [r7, #28]
 8003fd6:	2300      	movs	r3, #0
 8003fd8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003fda:	4b3e      	ldr	r3, [pc, #248]	@ (80040d4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003fdc:	689b      	ldr	r3, [r3, #8]
 8003fde:	f003 030c 	and.w	r3, r3, #12
 8003fe2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003fe4:	4b3b      	ldr	r3, [pc, #236]	@ (80040d4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003fe6:	68db      	ldr	r3, [r3, #12]
 8003fe8:	f003 0303 	and.w	r3, r3, #3
 8003fec:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003fee:	693b      	ldr	r3, [r7, #16]
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d005      	beq.n	8004000 <HAL_RCC_GetSysClockFreq+0x34>
 8003ff4:	693b      	ldr	r3, [r7, #16]
 8003ff6:	2b0c      	cmp	r3, #12
 8003ff8:	d121      	bne.n	800403e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	2b01      	cmp	r3, #1
 8003ffe:	d11e      	bne.n	800403e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004000:	4b34      	ldr	r3, [pc, #208]	@ (80040d4 <HAL_RCC_GetSysClockFreq+0x108>)
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	f003 0308 	and.w	r3, r3, #8
 8004008:	2b00      	cmp	r3, #0
 800400a:	d107      	bne.n	800401c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800400c:	4b31      	ldr	r3, [pc, #196]	@ (80040d4 <HAL_RCC_GetSysClockFreq+0x108>)
 800400e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004012:	0a1b      	lsrs	r3, r3, #8
 8004014:	f003 030f 	and.w	r3, r3, #15
 8004018:	61fb      	str	r3, [r7, #28]
 800401a:	e005      	b.n	8004028 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800401c:	4b2d      	ldr	r3, [pc, #180]	@ (80040d4 <HAL_RCC_GetSysClockFreq+0x108>)
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	091b      	lsrs	r3, r3, #4
 8004022:	f003 030f 	and.w	r3, r3, #15
 8004026:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004028:	4a2b      	ldr	r2, [pc, #172]	@ (80040d8 <HAL_RCC_GetSysClockFreq+0x10c>)
 800402a:	69fb      	ldr	r3, [r7, #28]
 800402c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004030:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004032:	693b      	ldr	r3, [r7, #16]
 8004034:	2b00      	cmp	r3, #0
 8004036:	d10d      	bne.n	8004054 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004038:	69fb      	ldr	r3, [r7, #28]
 800403a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800403c:	e00a      	b.n	8004054 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800403e:	693b      	ldr	r3, [r7, #16]
 8004040:	2b04      	cmp	r3, #4
 8004042:	d102      	bne.n	800404a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004044:	4b25      	ldr	r3, [pc, #148]	@ (80040dc <HAL_RCC_GetSysClockFreq+0x110>)
 8004046:	61bb      	str	r3, [r7, #24]
 8004048:	e004      	b.n	8004054 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800404a:	693b      	ldr	r3, [r7, #16]
 800404c:	2b08      	cmp	r3, #8
 800404e:	d101      	bne.n	8004054 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004050:	4b23      	ldr	r3, [pc, #140]	@ (80040e0 <HAL_RCC_GetSysClockFreq+0x114>)
 8004052:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004054:	693b      	ldr	r3, [r7, #16]
 8004056:	2b0c      	cmp	r3, #12
 8004058:	d134      	bne.n	80040c4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800405a:	4b1e      	ldr	r3, [pc, #120]	@ (80040d4 <HAL_RCC_GetSysClockFreq+0x108>)
 800405c:	68db      	ldr	r3, [r3, #12]
 800405e:	f003 0303 	and.w	r3, r3, #3
 8004062:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004064:	68bb      	ldr	r3, [r7, #8]
 8004066:	2b02      	cmp	r3, #2
 8004068:	d003      	beq.n	8004072 <HAL_RCC_GetSysClockFreq+0xa6>
 800406a:	68bb      	ldr	r3, [r7, #8]
 800406c:	2b03      	cmp	r3, #3
 800406e:	d003      	beq.n	8004078 <HAL_RCC_GetSysClockFreq+0xac>
 8004070:	e005      	b.n	800407e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004072:	4b1a      	ldr	r3, [pc, #104]	@ (80040dc <HAL_RCC_GetSysClockFreq+0x110>)
 8004074:	617b      	str	r3, [r7, #20]
      break;
 8004076:	e005      	b.n	8004084 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004078:	4b19      	ldr	r3, [pc, #100]	@ (80040e0 <HAL_RCC_GetSysClockFreq+0x114>)
 800407a:	617b      	str	r3, [r7, #20]
      break;
 800407c:	e002      	b.n	8004084 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800407e:	69fb      	ldr	r3, [r7, #28]
 8004080:	617b      	str	r3, [r7, #20]
      break;
 8004082:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004084:	4b13      	ldr	r3, [pc, #76]	@ (80040d4 <HAL_RCC_GetSysClockFreq+0x108>)
 8004086:	68db      	ldr	r3, [r3, #12]
 8004088:	091b      	lsrs	r3, r3, #4
 800408a:	f003 0307 	and.w	r3, r3, #7
 800408e:	3301      	adds	r3, #1
 8004090:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004092:	4b10      	ldr	r3, [pc, #64]	@ (80040d4 <HAL_RCC_GetSysClockFreq+0x108>)
 8004094:	68db      	ldr	r3, [r3, #12]
 8004096:	0a1b      	lsrs	r3, r3, #8
 8004098:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800409c:	697a      	ldr	r2, [r7, #20]
 800409e:	fb03 f202 	mul.w	r2, r3, r2
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80040a8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80040aa:	4b0a      	ldr	r3, [pc, #40]	@ (80040d4 <HAL_RCC_GetSysClockFreq+0x108>)
 80040ac:	68db      	ldr	r3, [r3, #12]
 80040ae:	0e5b      	lsrs	r3, r3, #25
 80040b0:	f003 0303 	and.w	r3, r3, #3
 80040b4:	3301      	adds	r3, #1
 80040b6:	005b      	lsls	r3, r3, #1
 80040b8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80040ba:	697a      	ldr	r2, [r7, #20]
 80040bc:	683b      	ldr	r3, [r7, #0]
 80040be:	fbb2 f3f3 	udiv	r3, r2, r3
 80040c2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80040c4:	69bb      	ldr	r3, [r7, #24]
}
 80040c6:	4618      	mov	r0, r3
 80040c8:	3724      	adds	r7, #36	@ 0x24
 80040ca:	46bd      	mov	sp, r7
 80040cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d0:	4770      	bx	lr
 80040d2:	bf00      	nop
 80040d4:	40021000 	.word	0x40021000
 80040d8:	0800b91c 	.word	0x0800b91c
 80040dc:	00f42400 	.word	0x00f42400
 80040e0:	007a1200 	.word	0x007a1200

080040e4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80040e4:	b480      	push	{r7}
 80040e6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80040e8:	4b03      	ldr	r3, [pc, #12]	@ (80040f8 <HAL_RCC_GetHCLKFreq+0x14>)
 80040ea:	681b      	ldr	r3, [r3, #0]
}
 80040ec:	4618      	mov	r0, r3
 80040ee:	46bd      	mov	sp, r7
 80040f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f4:	4770      	bx	lr
 80040f6:	bf00      	nop
 80040f8:	200000b0 	.word	0x200000b0

080040fc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80040fc:	b580      	push	{r7, lr}
 80040fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004100:	f7ff fff0 	bl	80040e4 <HAL_RCC_GetHCLKFreq>
 8004104:	4602      	mov	r2, r0
 8004106:	4b06      	ldr	r3, [pc, #24]	@ (8004120 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004108:	689b      	ldr	r3, [r3, #8]
 800410a:	0a1b      	lsrs	r3, r3, #8
 800410c:	f003 0307 	and.w	r3, r3, #7
 8004110:	4904      	ldr	r1, [pc, #16]	@ (8004124 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004112:	5ccb      	ldrb	r3, [r1, r3]
 8004114:	f003 031f 	and.w	r3, r3, #31
 8004118:	fa22 f303 	lsr.w	r3, r2, r3
}
 800411c:	4618      	mov	r0, r3
 800411e:	bd80      	pop	{r7, pc}
 8004120:	40021000 	.word	0x40021000
 8004124:	0800b914 	.word	0x0800b914

08004128 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004128:	b580      	push	{r7, lr}
 800412a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800412c:	f7ff ffda 	bl	80040e4 <HAL_RCC_GetHCLKFreq>
 8004130:	4602      	mov	r2, r0
 8004132:	4b06      	ldr	r3, [pc, #24]	@ (800414c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004134:	689b      	ldr	r3, [r3, #8]
 8004136:	0adb      	lsrs	r3, r3, #11
 8004138:	f003 0307 	and.w	r3, r3, #7
 800413c:	4904      	ldr	r1, [pc, #16]	@ (8004150 <HAL_RCC_GetPCLK2Freq+0x28>)
 800413e:	5ccb      	ldrb	r3, [r1, r3]
 8004140:	f003 031f 	and.w	r3, r3, #31
 8004144:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004148:	4618      	mov	r0, r3
 800414a:	bd80      	pop	{r7, pc}
 800414c:	40021000 	.word	0x40021000
 8004150:	0800b914 	.word	0x0800b914

08004154 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004154:	b480      	push	{r7}
 8004156:	b083      	sub	sp, #12
 8004158:	af00      	add	r7, sp, #0
 800415a:	6078      	str	r0, [r7, #4]
 800415c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	220f      	movs	r2, #15
 8004162:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8004164:	4b12      	ldr	r3, [pc, #72]	@ (80041b0 <HAL_RCC_GetClockConfig+0x5c>)
 8004166:	689b      	ldr	r3, [r3, #8]
 8004168:	f003 0203 	and.w	r2, r3, #3
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8004170:	4b0f      	ldr	r3, [pc, #60]	@ (80041b0 <HAL_RCC_GetClockConfig+0x5c>)
 8004172:	689b      	ldr	r3, [r3, #8]
 8004174:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 800417c:	4b0c      	ldr	r3, [pc, #48]	@ (80041b0 <HAL_RCC_GetClockConfig+0x5c>)
 800417e:	689b      	ldr	r3, [r3, #8]
 8004180:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8004188:	4b09      	ldr	r3, [pc, #36]	@ (80041b0 <HAL_RCC_GetClockConfig+0x5c>)
 800418a:	689b      	ldr	r3, [r3, #8]
 800418c:	08db      	lsrs	r3, r3, #3
 800418e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8004196:	4b07      	ldr	r3, [pc, #28]	@ (80041b4 <HAL_RCC_GetClockConfig+0x60>)
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f003 0207 	and.w	r2, r3, #7
 800419e:	683b      	ldr	r3, [r7, #0]
 80041a0:	601a      	str	r2, [r3, #0]
}
 80041a2:	bf00      	nop
 80041a4:	370c      	adds	r7, #12
 80041a6:	46bd      	mov	sp, r7
 80041a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ac:	4770      	bx	lr
 80041ae:	bf00      	nop
 80041b0:	40021000 	.word	0x40021000
 80041b4:	40022000 	.word	0x40022000

080041b8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80041b8:	b580      	push	{r7, lr}
 80041ba:	b086      	sub	sp, #24
 80041bc:	af00      	add	r7, sp, #0
 80041be:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80041c0:	2300      	movs	r3, #0
 80041c2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80041c4:	4b2a      	ldr	r3, [pc, #168]	@ (8004270 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80041c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041c8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d003      	beq.n	80041d8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80041d0:	f7ff f9bc 	bl	800354c <HAL_PWREx_GetVoltageRange>
 80041d4:	6178      	str	r0, [r7, #20]
 80041d6:	e014      	b.n	8004202 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80041d8:	4b25      	ldr	r3, [pc, #148]	@ (8004270 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80041da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041dc:	4a24      	ldr	r2, [pc, #144]	@ (8004270 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80041de:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80041e2:	6593      	str	r3, [r2, #88]	@ 0x58
 80041e4:	4b22      	ldr	r3, [pc, #136]	@ (8004270 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80041e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80041ec:	60fb      	str	r3, [r7, #12]
 80041ee:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80041f0:	f7ff f9ac 	bl	800354c <HAL_PWREx_GetVoltageRange>
 80041f4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80041f6:	4b1e      	ldr	r3, [pc, #120]	@ (8004270 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80041f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041fa:	4a1d      	ldr	r2, [pc, #116]	@ (8004270 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80041fc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004200:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004202:	697b      	ldr	r3, [r7, #20]
 8004204:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004208:	d10b      	bne.n	8004222 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	2b80      	cmp	r3, #128	@ 0x80
 800420e:	d919      	bls.n	8004244 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	2ba0      	cmp	r3, #160	@ 0xa0
 8004214:	d902      	bls.n	800421c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004216:	2302      	movs	r3, #2
 8004218:	613b      	str	r3, [r7, #16]
 800421a:	e013      	b.n	8004244 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800421c:	2301      	movs	r3, #1
 800421e:	613b      	str	r3, [r7, #16]
 8004220:	e010      	b.n	8004244 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	2b80      	cmp	r3, #128	@ 0x80
 8004226:	d902      	bls.n	800422e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004228:	2303      	movs	r3, #3
 800422a:	613b      	str	r3, [r7, #16]
 800422c:	e00a      	b.n	8004244 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	2b80      	cmp	r3, #128	@ 0x80
 8004232:	d102      	bne.n	800423a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004234:	2302      	movs	r3, #2
 8004236:	613b      	str	r3, [r7, #16]
 8004238:	e004      	b.n	8004244 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	2b70      	cmp	r3, #112	@ 0x70
 800423e:	d101      	bne.n	8004244 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004240:	2301      	movs	r3, #1
 8004242:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004244:	4b0b      	ldr	r3, [pc, #44]	@ (8004274 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	f023 0207 	bic.w	r2, r3, #7
 800424c:	4909      	ldr	r1, [pc, #36]	@ (8004274 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800424e:	693b      	ldr	r3, [r7, #16]
 8004250:	4313      	orrs	r3, r2
 8004252:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004254:	4b07      	ldr	r3, [pc, #28]	@ (8004274 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	f003 0307 	and.w	r3, r3, #7
 800425c:	693a      	ldr	r2, [r7, #16]
 800425e:	429a      	cmp	r2, r3
 8004260:	d001      	beq.n	8004266 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8004262:	2301      	movs	r3, #1
 8004264:	e000      	b.n	8004268 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8004266:	2300      	movs	r3, #0
}
 8004268:	4618      	mov	r0, r3
 800426a:	3718      	adds	r7, #24
 800426c:	46bd      	mov	sp, r7
 800426e:	bd80      	pop	{r7, pc}
 8004270:	40021000 	.word	0x40021000
 8004274:	40022000 	.word	0x40022000

08004278 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004278:	b580      	push	{r7, lr}
 800427a:	b086      	sub	sp, #24
 800427c:	af00      	add	r7, sp, #0
 800427e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004280:	2300      	movs	r3, #0
 8004282:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004284:	2300      	movs	r3, #0
 8004286:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004290:	2b00      	cmp	r3, #0
 8004292:	d041      	beq.n	8004318 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004298:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800429c:	d02a      	beq.n	80042f4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800429e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80042a2:	d824      	bhi.n	80042ee <HAL_RCCEx_PeriphCLKConfig+0x76>
 80042a4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80042a8:	d008      	beq.n	80042bc <HAL_RCCEx_PeriphCLKConfig+0x44>
 80042aa:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80042ae:	d81e      	bhi.n	80042ee <HAL_RCCEx_PeriphCLKConfig+0x76>
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d00a      	beq.n	80042ca <HAL_RCCEx_PeriphCLKConfig+0x52>
 80042b4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80042b8:	d010      	beq.n	80042dc <HAL_RCCEx_PeriphCLKConfig+0x64>
 80042ba:	e018      	b.n	80042ee <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80042bc:	4b86      	ldr	r3, [pc, #536]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80042be:	68db      	ldr	r3, [r3, #12]
 80042c0:	4a85      	ldr	r2, [pc, #532]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80042c2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80042c6:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80042c8:	e015      	b.n	80042f6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	3304      	adds	r3, #4
 80042ce:	2100      	movs	r1, #0
 80042d0:	4618      	mov	r0, r3
 80042d2:	f000 fabb 	bl	800484c <RCCEx_PLLSAI1_Config>
 80042d6:	4603      	mov	r3, r0
 80042d8:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80042da:	e00c      	b.n	80042f6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	3320      	adds	r3, #32
 80042e0:	2100      	movs	r1, #0
 80042e2:	4618      	mov	r0, r3
 80042e4:	f000 fba6 	bl	8004a34 <RCCEx_PLLSAI2_Config>
 80042e8:	4603      	mov	r3, r0
 80042ea:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80042ec:	e003      	b.n	80042f6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80042ee:	2301      	movs	r3, #1
 80042f0:	74fb      	strb	r3, [r7, #19]
      break;
 80042f2:	e000      	b.n	80042f6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80042f4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80042f6:	7cfb      	ldrb	r3, [r7, #19]
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d10b      	bne.n	8004314 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80042fc:	4b76      	ldr	r3, [pc, #472]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80042fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004302:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800430a:	4973      	ldr	r1, [pc, #460]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800430c:	4313      	orrs	r3, r2
 800430e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004312:	e001      	b.n	8004318 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004314:	7cfb      	ldrb	r3, [r7, #19]
 8004316:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004320:	2b00      	cmp	r3, #0
 8004322:	d041      	beq.n	80043a8 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004328:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800432c:	d02a      	beq.n	8004384 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800432e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004332:	d824      	bhi.n	800437e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004334:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004338:	d008      	beq.n	800434c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800433a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800433e:	d81e      	bhi.n	800437e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004340:	2b00      	cmp	r3, #0
 8004342:	d00a      	beq.n	800435a <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8004344:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004348:	d010      	beq.n	800436c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800434a:	e018      	b.n	800437e <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800434c:	4b62      	ldr	r3, [pc, #392]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800434e:	68db      	ldr	r3, [r3, #12]
 8004350:	4a61      	ldr	r2, [pc, #388]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004352:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004356:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004358:	e015      	b.n	8004386 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	3304      	adds	r3, #4
 800435e:	2100      	movs	r1, #0
 8004360:	4618      	mov	r0, r3
 8004362:	f000 fa73 	bl	800484c <RCCEx_PLLSAI1_Config>
 8004366:	4603      	mov	r3, r0
 8004368:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800436a:	e00c      	b.n	8004386 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	3320      	adds	r3, #32
 8004370:	2100      	movs	r1, #0
 8004372:	4618      	mov	r0, r3
 8004374:	f000 fb5e 	bl	8004a34 <RCCEx_PLLSAI2_Config>
 8004378:	4603      	mov	r3, r0
 800437a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800437c:	e003      	b.n	8004386 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800437e:	2301      	movs	r3, #1
 8004380:	74fb      	strb	r3, [r7, #19]
      break;
 8004382:	e000      	b.n	8004386 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8004384:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004386:	7cfb      	ldrb	r3, [r7, #19]
 8004388:	2b00      	cmp	r3, #0
 800438a:	d10b      	bne.n	80043a4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800438c:	4b52      	ldr	r3, [pc, #328]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800438e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004392:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800439a:	494f      	ldr	r1, [pc, #316]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800439c:	4313      	orrs	r3, r2
 800439e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80043a2:	e001      	b.n	80043a8 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043a4:	7cfb      	ldrb	r3, [r7, #19]
 80043a6:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	f000 80a0 	beq.w	80044f6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80043b6:	2300      	movs	r3, #0
 80043b8:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80043ba:	4b47      	ldr	r3, [pc, #284]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80043bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d101      	bne.n	80043ca <HAL_RCCEx_PeriphCLKConfig+0x152>
 80043c6:	2301      	movs	r3, #1
 80043c8:	e000      	b.n	80043cc <HAL_RCCEx_PeriphCLKConfig+0x154>
 80043ca:	2300      	movs	r3, #0
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d00d      	beq.n	80043ec <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80043d0:	4b41      	ldr	r3, [pc, #260]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80043d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043d4:	4a40      	ldr	r2, [pc, #256]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80043d6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80043da:	6593      	str	r3, [r2, #88]	@ 0x58
 80043dc:	4b3e      	ldr	r3, [pc, #248]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80043de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80043e4:	60bb      	str	r3, [r7, #8]
 80043e6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80043e8:	2301      	movs	r3, #1
 80043ea:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80043ec:	4b3b      	ldr	r3, [pc, #236]	@ (80044dc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	4a3a      	ldr	r2, [pc, #232]	@ (80044dc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80043f2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80043f6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80043f8:	f7fe fa52 	bl	80028a0 <HAL_GetTick>
 80043fc:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80043fe:	e009      	b.n	8004414 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004400:	f7fe fa4e 	bl	80028a0 <HAL_GetTick>
 8004404:	4602      	mov	r2, r0
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	1ad3      	subs	r3, r2, r3
 800440a:	2b02      	cmp	r3, #2
 800440c:	d902      	bls.n	8004414 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800440e:	2303      	movs	r3, #3
 8004410:	74fb      	strb	r3, [r7, #19]
        break;
 8004412:	e005      	b.n	8004420 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004414:	4b31      	ldr	r3, [pc, #196]	@ (80044dc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800441c:	2b00      	cmp	r3, #0
 800441e:	d0ef      	beq.n	8004400 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8004420:	7cfb      	ldrb	r3, [r7, #19]
 8004422:	2b00      	cmp	r3, #0
 8004424:	d15c      	bne.n	80044e0 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004426:	4b2c      	ldr	r3, [pc, #176]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004428:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800442c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004430:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004432:	697b      	ldr	r3, [r7, #20]
 8004434:	2b00      	cmp	r3, #0
 8004436:	d01f      	beq.n	8004478 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800443e:	697a      	ldr	r2, [r7, #20]
 8004440:	429a      	cmp	r2, r3
 8004442:	d019      	beq.n	8004478 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004444:	4b24      	ldr	r3, [pc, #144]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004446:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800444a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800444e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004450:	4b21      	ldr	r3, [pc, #132]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004452:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004456:	4a20      	ldr	r2, [pc, #128]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004458:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800445c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004460:	4b1d      	ldr	r3, [pc, #116]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004462:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004466:	4a1c      	ldr	r2, [pc, #112]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004468:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800446c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004470:	4a19      	ldr	r2, [pc, #100]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004472:	697b      	ldr	r3, [r7, #20]
 8004474:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004478:	697b      	ldr	r3, [r7, #20]
 800447a:	f003 0301 	and.w	r3, r3, #1
 800447e:	2b00      	cmp	r3, #0
 8004480:	d016      	beq.n	80044b0 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004482:	f7fe fa0d 	bl	80028a0 <HAL_GetTick>
 8004486:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004488:	e00b      	b.n	80044a2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800448a:	f7fe fa09 	bl	80028a0 <HAL_GetTick>
 800448e:	4602      	mov	r2, r0
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	1ad3      	subs	r3, r2, r3
 8004494:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004498:	4293      	cmp	r3, r2
 800449a:	d902      	bls.n	80044a2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 800449c:	2303      	movs	r3, #3
 800449e:	74fb      	strb	r3, [r7, #19]
            break;
 80044a0:	e006      	b.n	80044b0 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80044a2:	4b0d      	ldr	r3, [pc, #52]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80044a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80044a8:	f003 0302 	and.w	r3, r3, #2
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d0ec      	beq.n	800448a <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80044b0:	7cfb      	ldrb	r3, [r7, #19]
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d10c      	bne.n	80044d0 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80044b6:	4b08      	ldr	r3, [pc, #32]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80044b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80044bc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80044c6:	4904      	ldr	r1, [pc, #16]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80044c8:	4313      	orrs	r3, r2
 80044ca:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80044ce:	e009      	b.n	80044e4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80044d0:	7cfb      	ldrb	r3, [r7, #19]
 80044d2:	74bb      	strb	r3, [r7, #18]
 80044d4:	e006      	b.n	80044e4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80044d6:	bf00      	nop
 80044d8:	40021000 	.word	0x40021000
 80044dc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80044e0:	7cfb      	ldrb	r3, [r7, #19]
 80044e2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80044e4:	7c7b      	ldrb	r3, [r7, #17]
 80044e6:	2b01      	cmp	r3, #1
 80044e8:	d105      	bne.n	80044f6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80044ea:	4b9e      	ldr	r3, [pc, #632]	@ (8004764 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80044ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044ee:	4a9d      	ldr	r2, [pc, #628]	@ (8004764 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80044f0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80044f4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f003 0301 	and.w	r3, r3, #1
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d00a      	beq.n	8004518 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004502:	4b98      	ldr	r3, [pc, #608]	@ (8004764 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004504:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004508:	f023 0203 	bic.w	r2, r3, #3
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004510:	4994      	ldr	r1, [pc, #592]	@ (8004764 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004512:	4313      	orrs	r3, r2
 8004514:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	f003 0302 	and.w	r3, r3, #2
 8004520:	2b00      	cmp	r3, #0
 8004522:	d00a      	beq.n	800453a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004524:	4b8f      	ldr	r3, [pc, #572]	@ (8004764 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004526:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800452a:	f023 020c 	bic.w	r2, r3, #12
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004532:	498c      	ldr	r1, [pc, #560]	@ (8004764 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004534:	4313      	orrs	r3, r2
 8004536:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	f003 0304 	and.w	r3, r3, #4
 8004542:	2b00      	cmp	r3, #0
 8004544:	d00a      	beq.n	800455c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004546:	4b87      	ldr	r3, [pc, #540]	@ (8004764 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004548:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800454c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004554:	4983      	ldr	r1, [pc, #524]	@ (8004764 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004556:	4313      	orrs	r3, r2
 8004558:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	f003 0308 	and.w	r3, r3, #8
 8004564:	2b00      	cmp	r3, #0
 8004566:	d00a      	beq.n	800457e <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004568:	4b7e      	ldr	r3, [pc, #504]	@ (8004764 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800456a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800456e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004576:	497b      	ldr	r1, [pc, #492]	@ (8004764 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004578:	4313      	orrs	r3, r2
 800457a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	f003 0310 	and.w	r3, r3, #16
 8004586:	2b00      	cmp	r3, #0
 8004588:	d00a      	beq.n	80045a0 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800458a:	4b76      	ldr	r3, [pc, #472]	@ (8004764 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800458c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004590:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004598:	4972      	ldr	r1, [pc, #456]	@ (8004764 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800459a:	4313      	orrs	r3, r2
 800459c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	f003 0320 	and.w	r3, r3, #32
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d00a      	beq.n	80045c2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80045ac:	4b6d      	ldr	r3, [pc, #436]	@ (8004764 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80045ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045b2:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045ba:	496a      	ldr	r1, [pc, #424]	@ (8004764 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80045bc:	4313      	orrs	r3, r2
 80045be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d00a      	beq.n	80045e4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80045ce:	4b65      	ldr	r3, [pc, #404]	@ (8004764 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80045d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045d4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80045dc:	4961      	ldr	r1, [pc, #388]	@ (8004764 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80045de:	4313      	orrs	r3, r2
 80045e0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d00a      	beq.n	8004606 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80045f0:	4b5c      	ldr	r3, [pc, #368]	@ (8004764 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80045f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045f6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80045fe:	4959      	ldr	r1, [pc, #356]	@ (8004764 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004600:	4313      	orrs	r3, r2
 8004602:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800460e:	2b00      	cmp	r3, #0
 8004610:	d00a      	beq.n	8004628 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004612:	4b54      	ldr	r3, [pc, #336]	@ (8004764 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004614:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004618:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004620:	4950      	ldr	r1, [pc, #320]	@ (8004764 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004622:	4313      	orrs	r3, r2
 8004624:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004630:	2b00      	cmp	r3, #0
 8004632:	d00a      	beq.n	800464a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004634:	4b4b      	ldr	r3, [pc, #300]	@ (8004764 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004636:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800463a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004642:	4948      	ldr	r1, [pc, #288]	@ (8004764 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004644:	4313      	orrs	r3, r2
 8004646:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004652:	2b00      	cmp	r3, #0
 8004654:	d00a      	beq.n	800466c <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004656:	4b43      	ldr	r3, [pc, #268]	@ (8004764 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004658:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800465c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004664:	493f      	ldr	r1, [pc, #252]	@ (8004764 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004666:	4313      	orrs	r3, r2
 8004668:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004674:	2b00      	cmp	r3, #0
 8004676:	d028      	beq.n	80046ca <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004678:	4b3a      	ldr	r3, [pc, #232]	@ (8004764 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800467a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800467e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004686:	4937      	ldr	r1, [pc, #220]	@ (8004764 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004688:	4313      	orrs	r3, r2
 800468a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004692:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004696:	d106      	bne.n	80046a6 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004698:	4b32      	ldr	r3, [pc, #200]	@ (8004764 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800469a:	68db      	ldr	r3, [r3, #12]
 800469c:	4a31      	ldr	r2, [pc, #196]	@ (8004764 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800469e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80046a2:	60d3      	str	r3, [r2, #12]
 80046a4:	e011      	b.n	80046ca <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80046aa:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80046ae:	d10c      	bne.n	80046ca <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	3304      	adds	r3, #4
 80046b4:	2101      	movs	r1, #1
 80046b6:	4618      	mov	r0, r3
 80046b8:	f000 f8c8 	bl	800484c <RCCEx_PLLSAI1_Config>
 80046bc:	4603      	mov	r3, r0
 80046be:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80046c0:	7cfb      	ldrb	r3, [r7, #19]
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d001      	beq.n	80046ca <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80046c6:	7cfb      	ldrb	r3, [r7, #19]
 80046c8:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d028      	beq.n	8004728 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80046d6:	4b23      	ldr	r3, [pc, #140]	@ (8004764 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80046d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046dc:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046e4:	491f      	ldr	r1, [pc, #124]	@ (8004764 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80046e6:	4313      	orrs	r3, r2
 80046e8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046f0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80046f4:	d106      	bne.n	8004704 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80046f6:	4b1b      	ldr	r3, [pc, #108]	@ (8004764 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80046f8:	68db      	ldr	r3, [r3, #12]
 80046fa:	4a1a      	ldr	r2, [pc, #104]	@ (8004764 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80046fc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004700:	60d3      	str	r3, [r2, #12]
 8004702:	e011      	b.n	8004728 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004708:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800470c:	d10c      	bne.n	8004728 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	3304      	adds	r3, #4
 8004712:	2101      	movs	r1, #1
 8004714:	4618      	mov	r0, r3
 8004716:	f000 f899 	bl	800484c <RCCEx_PLLSAI1_Config>
 800471a:	4603      	mov	r3, r0
 800471c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800471e:	7cfb      	ldrb	r3, [r7, #19]
 8004720:	2b00      	cmp	r3, #0
 8004722:	d001      	beq.n	8004728 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8004724:	7cfb      	ldrb	r3, [r7, #19]
 8004726:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004730:	2b00      	cmp	r3, #0
 8004732:	d02b      	beq.n	800478c <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004734:	4b0b      	ldr	r3, [pc, #44]	@ (8004764 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004736:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800473a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004742:	4908      	ldr	r1, [pc, #32]	@ (8004764 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004744:	4313      	orrs	r3, r2
 8004746:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800474e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004752:	d109      	bne.n	8004768 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004754:	4b03      	ldr	r3, [pc, #12]	@ (8004764 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004756:	68db      	ldr	r3, [r3, #12]
 8004758:	4a02      	ldr	r2, [pc, #8]	@ (8004764 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800475a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800475e:	60d3      	str	r3, [r2, #12]
 8004760:	e014      	b.n	800478c <HAL_RCCEx_PeriphCLKConfig+0x514>
 8004762:	bf00      	nop
 8004764:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800476c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004770:	d10c      	bne.n	800478c <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	3304      	adds	r3, #4
 8004776:	2101      	movs	r1, #1
 8004778:	4618      	mov	r0, r3
 800477a:	f000 f867 	bl	800484c <RCCEx_PLLSAI1_Config>
 800477e:	4603      	mov	r3, r0
 8004780:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004782:	7cfb      	ldrb	r3, [r7, #19]
 8004784:	2b00      	cmp	r3, #0
 8004786:	d001      	beq.n	800478c <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8004788:	7cfb      	ldrb	r3, [r7, #19]
 800478a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004794:	2b00      	cmp	r3, #0
 8004796:	d02f      	beq.n	80047f8 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004798:	4b2b      	ldr	r3, [pc, #172]	@ (8004848 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800479a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800479e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80047a6:	4928      	ldr	r1, [pc, #160]	@ (8004848 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80047a8:	4313      	orrs	r3, r2
 80047aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80047b2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80047b6:	d10d      	bne.n	80047d4 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	3304      	adds	r3, #4
 80047bc:	2102      	movs	r1, #2
 80047be:	4618      	mov	r0, r3
 80047c0:	f000 f844 	bl	800484c <RCCEx_PLLSAI1_Config>
 80047c4:	4603      	mov	r3, r0
 80047c6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80047c8:	7cfb      	ldrb	r3, [r7, #19]
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d014      	beq.n	80047f8 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80047ce:	7cfb      	ldrb	r3, [r7, #19]
 80047d0:	74bb      	strb	r3, [r7, #18]
 80047d2:	e011      	b.n	80047f8 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80047d8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80047dc:	d10c      	bne.n	80047f8 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	3320      	adds	r3, #32
 80047e2:	2102      	movs	r1, #2
 80047e4:	4618      	mov	r0, r3
 80047e6:	f000 f925 	bl	8004a34 <RCCEx_PLLSAI2_Config>
 80047ea:	4603      	mov	r3, r0
 80047ec:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80047ee:	7cfb      	ldrb	r3, [r7, #19]
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d001      	beq.n	80047f8 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80047f4:	7cfb      	ldrb	r3, [r7, #19]
 80047f6:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004800:	2b00      	cmp	r3, #0
 8004802:	d00a      	beq.n	800481a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004804:	4b10      	ldr	r3, [pc, #64]	@ (8004848 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004806:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800480a:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004812:	490d      	ldr	r1, [pc, #52]	@ (8004848 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004814:	4313      	orrs	r3, r2
 8004816:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004822:	2b00      	cmp	r3, #0
 8004824:	d00b      	beq.n	800483e <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004826:	4b08      	ldr	r3, [pc, #32]	@ (8004848 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004828:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800482c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004836:	4904      	ldr	r1, [pc, #16]	@ (8004848 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004838:	4313      	orrs	r3, r2
 800483a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800483e:	7cbb      	ldrb	r3, [r7, #18]
}
 8004840:	4618      	mov	r0, r3
 8004842:	3718      	adds	r7, #24
 8004844:	46bd      	mov	sp, r7
 8004846:	bd80      	pop	{r7, pc}
 8004848:	40021000 	.word	0x40021000

0800484c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800484c:	b580      	push	{r7, lr}
 800484e:	b084      	sub	sp, #16
 8004850:	af00      	add	r7, sp, #0
 8004852:	6078      	str	r0, [r7, #4]
 8004854:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004856:	2300      	movs	r3, #0
 8004858:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800485a:	4b75      	ldr	r3, [pc, #468]	@ (8004a30 <RCCEx_PLLSAI1_Config+0x1e4>)
 800485c:	68db      	ldr	r3, [r3, #12]
 800485e:	f003 0303 	and.w	r3, r3, #3
 8004862:	2b00      	cmp	r3, #0
 8004864:	d018      	beq.n	8004898 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004866:	4b72      	ldr	r3, [pc, #456]	@ (8004a30 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004868:	68db      	ldr	r3, [r3, #12]
 800486a:	f003 0203 	and.w	r2, r3, #3
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	429a      	cmp	r2, r3
 8004874:	d10d      	bne.n	8004892 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
       ||
 800487a:	2b00      	cmp	r3, #0
 800487c:	d009      	beq.n	8004892 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800487e:	4b6c      	ldr	r3, [pc, #432]	@ (8004a30 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004880:	68db      	ldr	r3, [r3, #12]
 8004882:	091b      	lsrs	r3, r3, #4
 8004884:	f003 0307 	and.w	r3, r3, #7
 8004888:	1c5a      	adds	r2, r3, #1
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	685b      	ldr	r3, [r3, #4]
       ||
 800488e:	429a      	cmp	r2, r3
 8004890:	d047      	beq.n	8004922 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004892:	2301      	movs	r3, #1
 8004894:	73fb      	strb	r3, [r7, #15]
 8004896:	e044      	b.n	8004922 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	2b03      	cmp	r3, #3
 800489e:	d018      	beq.n	80048d2 <RCCEx_PLLSAI1_Config+0x86>
 80048a0:	2b03      	cmp	r3, #3
 80048a2:	d825      	bhi.n	80048f0 <RCCEx_PLLSAI1_Config+0xa4>
 80048a4:	2b01      	cmp	r3, #1
 80048a6:	d002      	beq.n	80048ae <RCCEx_PLLSAI1_Config+0x62>
 80048a8:	2b02      	cmp	r3, #2
 80048aa:	d009      	beq.n	80048c0 <RCCEx_PLLSAI1_Config+0x74>
 80048ac:	e020      	b.n	80048f0 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80048ae:	4b60      	ldr	r3, [pc, #384]	@ (8004a30 <RCCEx_PLLSAI1_Config+0x1e4>)
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	f003 0302 	and.w	r3, r3, #2
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d11d      	bne.n	80048f6 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80048ba:	2301      	movs	r3, #1
 80048bc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80048be:	e01a      	b.n	80048f6 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80048c0:	4b5b      	ldr	r3, [pc, #364]	@ (8004a30 <RCCEx_PLLSAI1_Config+0x1e4>)
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d116      	bne.n	80048fa <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80048cc:	2301      	movs	r3, #1
 80048ce:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80048d0:	e013      	b.n	80048fa <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80048d2:	4b57      	ldr	r3, [pc, #348]	@ (8004a30 <RCCEx_PLLSAI1_Config+0x1e4>)
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d10f      	bne.n	80048fe <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80048de:	4b54      	ldr	r3, [pc, #336]	@ (8004a30 <RCCEx_PLLSAI1_Config+0x1e4>)
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d109      	bne.n	80048fe <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80048ea:	2301      	movs	r3, #1
 80048ec:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80048ee:	e006      	b.n	80048fe <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80048f0:	2301      	movs	r3, #1
 80048f2:	73fb      	strb	r3, [r7, #15]
      break;
 80048f4:	e004      	b.n	8004900 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80048f6:	bf00      	nop
 80048f8:	e002      	b.n	8004900 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80048fa:	bf00      	nop
 80048fc:	e000      	b.n	8004900 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80048fe:	bf00      	nop
    }

    if(status == HAL_OK)
 8004900:	7bfb      	ldrb	r3, [r7, #15]
 8004902:	2b00      	cmp	r3, #0
 8004904:	d10d      	bne.n	8004922 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004906:	4b4a      	ldr	r3, [pc, #296]	@ (8004a30 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004908:	68db      	ldr	r3, [r3, #12]
 800490a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	6819      	ldr	r1, [r3, #0]
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	685b      	ldr	r3, [r3, #4]
 8004916:	3b01      	subs	r3, #1
 8004918:	011b      	lsls	r3, r3, #4
 800491a:	430b      	orrs	r3, r1
 800491c:	4944      	ldr	r1, [pc, #272]	@ (8004a30 <RCCEx_PLLSAI1_Config+0x1e4>)
 800491e:	4313      	orrs	r3, r2
 8004920:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004922:	7bfb      	ldrb	r3, [r7, #15]
 8004924:	2b00      	cmp	r3, #0
 8004926:	d17d      	bne.n	8004a24 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004928:	4b41      	ldr	r3, [pc, #260]	@ (8004a30 <RCCEx_PLLSAI1_Config+0x1e4>)
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	4a40      	ldr	r2, [pc, #256]	@ (8004a30 <RCCEx_PLLSAI1_Config+0x1e4>)
 800492e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004932:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004934:	f7fd ffb4 	bl	80028a0 <HAL_GetTick>
 8004938:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800493a:	e009      	b.n	8004950 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800493c:	f7fd ffb0 	bl	80028a0 <HAL_GetTick>
 8004940:	4602      	mov	r2, r0
 8004942:	68bb      	ldr	r3, [r7, #8]
 8004944:	1ad3      	subs	r3, r2, r3
 8004946:	2b02      	cmp	r3, #2
 8004948:	d902      	bls.n	8004950 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800494a:	2303      	movs	r3, #3
 800494c:	73fb      	strb	r3, [r7, #15]
        break;
 800494e:	e005      	b.n	800495c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004950:	4b37      	ldr	r3, [pc, #220]	@ (8004a30 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004958:	2b00      	cmp	r3, #0
 800495a:	d1ef      	bne.n	800493c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800495c:	7bfb      	ldrb	r3, [r7, #15]
 800495e:	2b00      	cmp	r3, #0
 8004960:	d160      	bne.n	8004a24 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004962:	683b      	ldr	r3, [r7, #0]
 8004964:	2b00      	cmp	r3, #0
 8004966:	d111      	bne.n	800498c <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004968:	4b31      	ldr	r3, [pc, #196]	@ (8004a30 <RCCEx_PLLSAI1_Config+0x1e4>)
 800496a:	691b      	ldr	r3, [r3, #16]
 800496c:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004970:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004974:	687a      	ldr	r2, [r7, #4]
 8004976:	6892      	ldr	r2, [r2, #8]
 8004978:	0211      	lsls	r1, r2, #8
 800497a:	687a      	ldr	r2, [r7, #4]
 800497c:	68d2      	ldr	r2, [r2, #12]
 800497e:	0912      	lsrs	r2, r2, #4
 8004980:	0452      	lsls	r2, r2, #17
 8004982:	430a      	orrs	r2, r1
 8004984:	492a      	ldr	r1, [pc, #168]	@ (8004a30 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004986:	4313      	orrs	r3, r2
 8004988:	610b      	str	r3, [r1, #16]
 800498a:	e027      	b.n	80049dc <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800498c:	683b      	ldr	r3, [r7, #0]
 800498e:	2b01      	cmp	r3, #1
 8004990:	d112      	bne.n	80049b8 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004992:	4b27      	ldr	r3, [pc, #156]	@ (8004a30 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004994:	691b      	ldr	r3, [r3, #16]
 8004996:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800499a:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800499e:	687a      	ldr	r2, [r7, #4]
 80049a0:	6892      	ldr	r2, [r2, #8]
 80049a2:	0211      	lsls	r1, r2, #8
 80049a4:	687a      	ldr	r2, [r7, #4]
 80049a6:	6912      	ldr	r2, [r2, #16]
 80049a8:	0852      	lsrs	r2, r2, #1
 80049aa:	3a01      	subs	r2, #1
 80049ac:	0552      	lsls	r2, r2, #21
 80049ae:	430a      	orrs	r2, r1
 80049b0:	491f      	ldr	r1, [pc, #124]	@ (8004a30 <RCCEx_PLLSAI1_Config+0x1e4>)
 80049b2:	4313      	orrs	r3, r2
 80049b4:	610b      	str	r3, [r1, #16]
 80049b6:	e011      	b.n	80049dc <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80049b8:	4b1d      	ldr	r3, [pc, #116]	@ (8004a30 <RCCEx_PLLSAI1_Config+0x1e4>)
 80049ba:	691b      	ldr	r3, [r3, #16]
 80049bc:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80049c0:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80049c4:	687a      	ldr	r2, [r7, #4]
 80049c6:	6892      	ldr	r2, [r2, #8]
 80049c8:	0211      	lsls	r1, r2, #8
 80049ca:	687a      	ldr	r2, [r7, #4]
 80049cc:	6952      	ldr	r2, [r2, #20]
 80049ce:	0852      	lsrs	r2, r2, #1
 80049d0:	3a01      	subs	r2, #1
 80049d2:	0652      	lsls	r2, r2, #25
 80049d4:	430a      	orrs	r2, r1
 80049d6:	4916      	ldr	r1, [pc, #88]	@ (8004a30 <RCCEx_PLLSAI1_Config+0x1e4>)
 80049d8:	4313      	orrs	r3, r2
 80049da:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80049dc:	4b14      	ldr	r3, [pc, #80]	@ (8004a30 <RCCEx_PLLSAI1_Config+0x1e4>)
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	4a13      	ldr	r2, [pc, #76]	@ (8004a30 <RCCEx_PLLSAI1_Config+0x1e4>)
 80049e2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80049e6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049e8:	f7fd ff5a 	bl	80028a0 <HAL_GetTick>
 80049ec:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80049ee:	e009      	b.n	8004a04 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80049f0:	f7fd ff56 	bl	80028a0 <HAL_GetTick>
 80049f4:	4602      	mov	r2, r0
 80049f6:	68bb      	ldr	r3, [r7, #8]
 80049f8:	1ad3      	subs	r3, r2, r3
 80049fa:	2b02      	cmp	r3, #2
 80049fc:	d902      	bls.n	8004a04 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80049fe:	2303      	movs	r3, #3
 8004a00:	73fb      	strb	r3, [r7, #15]
          break;
 8004a02:	e005      	b.n	8004a10 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004a04:	4b0a      	ldr	r3, [pc, #40]	@ (8004a30 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d0ef      	beq.n	80049f0 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8004a10:	7bfb      	ldrb	r3, [r7, #15]
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d106      	bne.n	8004a24 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004a16:	4b06      	ldr	r3, [pc, #24]	@ (8004a30 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004a18:	691a      	ldr	r2, [r3, #16]
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	699b      	ldr	r3, [r3, #24]
 8004a1e:	4904      	ldr	r1, [pc, #16]	@ (8004a30 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004a20:	4313      	orrs	r3, r2
 8004a22:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004a24:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a26:	4618      	mov	r0, r3
 8004a28:	3710      	adds	r7, #16
 8004a2a:	46bd      	mov	sp, r7
 8004a2c:	bd80      	pop	{r7, pc}
 8004a2e:	bf00      	nop
 8004a30:	40021000 	.word	0x40021000

08004a34 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004a34:	b580      	push	{r7, lr}
 8004a36:	b084      	sub	sp, #16
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	6078      	str	r0, [r7, #4]
 8004a3c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004a3e:	2300      	movs	r3, #0
 8004a40:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004a42:	4b6a      	ldr	r3, [pc, #424]	@ (8004bec <RCCEx_PLLSAI2_Config+0x1b8>)
 8004a44:	68db      	ldr	r3, [r3, #12]
 8004a46:	f003 0303 	and.w	r3, r3, #3
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d018      	beq.n	8004a80 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004a4e:	4b67      	ldr	r3, [pc, #412]	@ (8004bec <RCCEx_PLLSAI2_Config+0x1b8>)
 8004a50:	68db      	ldr	r3, [r3, #12]
 8004a52:	f003 0203 	and.w	r2, r3, #3
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	429a      	cmp	r2, r3
 8004a5c:	d10d      	bne.n	8004a7a <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
       ||
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d009      	beq.n	8004a7a <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8004a66:	4b61      	ldr	r3, [pc, #388]	@ (8004bec <RCCEx_PLLSAI2_Config+0x1b8>)
 8004a68:	68db      	ldr	r3, [r3, #12]
 8004a6a:	091b      	lsrs	r3, r3, #4
 8004a6c:	f003 0307 	and.w	r3, r3, #7
 8004a70:	1c5a      	adds	r2, r3, #1
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	685b      	ldr	r3, [r3, #4]
       ||
 8004a76:	429a      	cmp	r2, r3
 8004a78:	d047      	beq.n	8004b0a <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004a7a:	2301      	movs	r3, #1
 8004a7c:	73fb      	strb	r3, [r7, #15]
 8004a7e:	e044      	b.n	8004b0a <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	2b03      	cmp	r3, #3
 8004a86:	d018      	beq.n	8004aba <RCCEx_PLLSAI2_Config+0x86>
 8004a88:	2b03      	cmp	r3, #3
 8004a8a:	d825      	bhi.n	8004ad8 <RCCEx_PLLSAI2_Config+0xa4>
 8004a8c:	2b01      	cmp	r3, #1
 8004a8e:	d002      	beq.n	8004a96 <RCCEx_PLLSAI2_Config+0x62>
 8004a90:	2b02      	cmp	r3, #2
 8004a92:	d009      	beq.n	8004aa8 <RCCEx_PLLSAI2_Config+0x74>
 8004a94:	e020      	b.n	8004ad8 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004a96:	4b55      	ldr	r3, [pc, #340]	@ (8004bec <RCCEx_PLLSAI2_Config+0x1b8>)
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f003 0302 	and.w	r3, r3, #2
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d11d      	bne.n	8004ade <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8004aa2:	2301      	movs	r3, #1
 8004aa4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004aa6:	e01a      	b.n	8004ade <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004aa8:	4b50      	ldr	r3, [pc, #320]	@ (8004bec <RCCEx_PLLSAI2_Config+0x1b8>)
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d116      	bne.n	8004ae2 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004ab4:	2301      	movs	r3, #1
 8004ab6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004ab8:	e013      	b.n	8004ae2 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004aba:	4b4c      	ldr	r3, [pc, #304]	@ (8004bec <RCCEx_PLLSAI2_Config+0x1b8>)
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d10f      	bne.n	8004ae6 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004ac6:	4b49      	ldr	r3, [pc, #292]	@ (8004bec <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d109      	bne.n	8004ae6 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8004ad2:	2301      	movs	r3, #1
 8004ad4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004ad6:	e006      	b.n	8004ae6 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004ad8:	2301      	movs	r3, #1
 8004ada:	73fb      	strb	r3, [r7, #15]
      break;
 8004adc:	e004      	b.n	8004ae8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004ade:	bf00      	nop
 8004ae0:	e002      	b.n	8004ae8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004ae2:	bf00      	nop
 8004ae4:	e000      	b.n	8004ae8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004ae6:	bf00      	nop
    }

    if(status == HAL_OK)
 8004ae8:	7bfb      	ldrb	r3, [r7, #15]
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d10d      	bne.n	8004b0a <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004aee:	4b3f      	ldr	r3, [pc, #252]	@ (8004bec <RCCEx_PLLSAI2_Config+0x1b8>)
 8004af0:	68db      	ldr	r3, [r3, #12]
 8004af2:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	6819      	ldr	r1, [r3, #0]
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	685b      	ldr	r3, [r3, #4]
 8004afe:	3b01      	subs	r3, #1
 8004b00:	011b      	lsls	r3, r3, #4
 8004b02:	430b      	orrs	r3, r1
 8004b04:	4939      	ldr	r1, [pc, #228]	@ (8004bec <RCCEx_PLLSAI2_Config+0x1b8>)
 8004b06:	4313      	orrs	r3, r2
 8004b08:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004b0a:	7bfb      	ldrb	r3, [r7, #15]
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d167      	bne.n	8004be0 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004b10:	4b36      	ldr	r3, [pc, #216]	@ (8004bec <RCCEx_PLLSAI2_Config+0x1b8>)
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	4a35      	ldr	r2, [pc, #212]	@ (8004bec <RCCEx_PLLSAI2_Config+0x1b8>)
 8004b16:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004b1a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004b1c:	f7fd fec0 	bl	80028a0 <HAL_GetTick>
 8004b20:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004b22:	e009      	b.n	8004b38 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004b24:	f7fd febc 	bl	80028a0 <HAL_GetTick>
 8004b28:	4602      	mov	r2, r0
 8004b2a:	68bb      	ldr	r3, [r7, #8]
 8004b2c:	1ad3      	subs	r3, r2, r3
 8004b2e:	2b02      	cmp	r3, #2
 8004b30:	d902      	bls.n	8004b38 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004b32:	2303      	movs	r3, #3
 8004b34:	73fb      	strb	r3, [r7, #15]
        break;
 8004b36:	e005      	b.n	8004b44 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004b38:	4b2c      	ldr	r3, [pc, #176]	@ (8004bec <RCCEx_PLLSAI2_Config+0x1b8>)
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d1ef      	bne.n	8004b24 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004b44:	7bfb      	ldrb	r3, [r7, #15]
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d14a      	bne.n	8004be0 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004b4a:	683b      	ldr	r3, [r7, #0]
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d111      	bne.n	8004b74 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004b50:	4b26      	ldr	r3, [pc, #152]	@ (8004bec <RCCEx_PLLSAI2_Config+0x1b8>)
 8004b52:	695b      	ldr	r3, [r3, #20]
 8004b54:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004b58:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004b5c:	687a      	ldr	r2, [r7, #4]
 8004b5e:	6892      	ldr	r2, [r2, #8]
 8004b60:	0211      	lsls	r1, r2, #8
 8004b62:	687a      	ldr	r2, [r7, #4]
 8004b64:	68d2      	ldr	r2, [r2, #12]
 8004b66:	0912      	lsrs	r2, r2, #4
 8004b68:	0452      	lsls	r2, r2, #17
 8004b6a:	430a      	orrs	r2, r1
 8004b6c:	491f      	ldr	r1, [pc, #124]	@ (8004bec <RCCEx_PLLSAI2_Config+0x1b8>)
 8004b6e:	4313      	orrs	r3, r2
 8004b70:	614b      	str	r3, [r1, #20]
 8004b72:	e011      	b.n	8004b98 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004b74:	4b1d      	ldr	r3, [pc, #116]	@ (8004bec <RCCEx_PLLSAI2_Config+0x1b8>)
 8004b76:	695b      	ldr	r3, [r3, #20]
 8004b78:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004b7c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004b80:	687a      	ldr	r2, [r7, #4]
 8004b82:	6892      	ldr	r2, [r2, #8]
 8004b84:	0211      	lsls	r1, r2, #8
 8004b86:	687a      	ldr	r2, [r7, #4]
 8004b88:	6912      	ldr	r2, [r2, #16]
 8004b8a:	0852      	lsrs	r2, r2, #1
 8004b8c:	3a01      	subs	r2, #1
 8004b8e:	0652      	lsls	r2, r2, #25
 8004b90:	430a      	orrs	r2, r1
 8004b92:	4916      	ldr	r1, [pc, #88]	@ (8004bec <RCCEx_PLLSAI2_Config+0x1b8>)
 8004b94:	4313      	orrs	r3, r2
 8004b96:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004b98:	4b14      	ldr	r3, [pc, #80]	@ (8004bec <RCCEx_PLLSAI2_Config+0x1b8>)
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	4a13      	ldr	r2, [pc, #76]	@ (8004bec <RCCEx_PLLSAI2_Config+0x1b8>)
 8004b9e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004ba2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ba4:	f7fd fe7c 	bl	80028a0 <HAL_GetTick>
 8004ba8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004baa:	e009      	b.n	8004bc0 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004bac:	f7fd fe78 	bl	80028a0 <HAL_GetTick>
 8004bb0:	4602      	mov	r2, r0
 8004bb2:	68bb      	ldr	r3, [r7, #8]
 8004bb4:	1ad3      	subs	r3, r2, r3
 8004bb6:	2b02      	cmp	r3, #2
 8004bb8:	d902      	bls.n	8004bc0 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8004bba:	2303      	movs	r3, #3
 8004bbc:	73fb      	strb	r3, [r7, #15]
          break;
 8004bbe:	e005      	b.n	8004bcc <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004bc0:	4b0a      	ldr	r3, [pc, #40]	@ (8004bec <RCCEx_PLLSAI2_Config+0x1b8>)
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d0ef      	beq.n	8004bac <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8004bcc:	7bfb      	ldrb	r3, [r7, #15]
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d106      	bne.n	8004be0 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004bd2:	4b06      	ldr	r3, [pc, #24]	@ (8004bec <RCCEx_PLLSAI2_Config+0x1b8>)
 8004bd4:	695a      	ldr	r2, [r3, #20]
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	695b      	ldr	r3, [r3, #20]
 8004bda:	4904      	ldr	r1, [pc, #16]	@ (8004bec <RCCEx_PLLSAI2_Config+0x1b8>)
 8004bdc:	4313      	orrs	r3, r2
 8004bde:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004be0:	7bfb      	ldrb	r3, [r7, #15]
}
 8004be2:	4618      	mov	r0, r3
 8004be4:	3710      	adds	r7, #16
 8004be6:	46bd      	mov	sp, r7
 8004be8:	bd80      	pop	{r7, pc}
 8004bea:	bf00      	nop
 8004bec:	40021000 	.word	0x40021000

08004bf0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004bf0:	b580      	push	{r7, lr}
 8004bf2:	b084      	sub	sp, #16
 8004bf4:	af00      	add	r7, sp, #0
 8004bf6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d101      	bne.n	8004c02 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004bfe:	2301      	movs	r3, #1
 8004c00:	e095      	b.n	8004d2e <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d108      	bne.n	8004c1c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	685b      	ldr	r3, [r3, #4]
 8004c0e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004c12:	d009      	beq.n	8004c28 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	2200      	movs	r2, #0
 8004c18:	61da      	str	r2, [r3, #28]
 8004c1a:	e005      	b.n	8004c28 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	2200      	movs	r2, #0
 8004c20:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	2200      	movs	r2, #0
 8004c26:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	2200      	movs	r2, #0
 8004c2c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004c34:	b2db      	uxtb	r3, r3
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d106      	bne.n	8004c48 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	2200      	movs	r2, #0
 8004c3e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004c42:	6878      	ldr	r0, [r7, #4]
 8004c44:	f7fc fa82 	bl	800114c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	2202      	movs	r2, #2
 8004c4c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	681a      	ldr	r2, [r3, #0]
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004c5e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	68db      	ldr	r3, [r3, #12]
 8004c64:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004c68:	d902      	bls.n	8004c70 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004c6a:	2300      	movs	r3, #0
 8004c6c:	60fb      	str	r3, [r7, #12]
 8004c6e:	e002      	b.n	8004c76 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004c70:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004c74:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	68db      	ldr	r3, [r3, #12]
 8004c7a:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8004c7e:	d007      	beq.n	8004c90 <HAL_SPI_Init+0xa0>
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	68db      	ldr	r3, [r3, #12]
 8004c84:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004c88:	d002      	beq.n	8004c90 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	2200      	movs	r2, #0
 8004c8e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	685b      	ldr	r3, [r3, #4]
 8004c94:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	689b      	ldr	r3, [r3, #8]
 8004c9c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004ca0:	431a      	orrs	r2, r3
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	691b      	ldr	r3, [r3, #16]
 8004ca6:	f003 0302 	and.w	r3, r3, #2
 8004caa:	431a      	orrs	r2, r3
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	695b      	ldr	r3, [r3, #20]
 8004cb0:	f003 0301 	and.w	r3, r3, #1
 8004cb4:	431a      	orrs	r2, r3
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	699b      	ldr	r3, [r3, #24]
 8004cba:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004cbe:	431a      	orrs	r2, r3
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	69db      	ldr	r3, [r3, #28]
 8004cc4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004cc8:	431a      	orrs	r2, r3
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	6a1b      	ldr	r3, [r3, #32]
 8004cce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004cd2:	ea42 0103 	orr.w	r1, r2, r3
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cda:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	430a      	orrs	r2, r1
 8004ce4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	699b      	ldr	r3, [r3, #24]
 8004cea:	0c1b      	lsrs	r3, r3, #16
 8004cec:	f003 0204 	and.w	r2, r3, #4
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cf4:	f003 0310 	and.w	r3, r3, #16
 8004cf8:	431a      	orrs	r2, r3
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004cfe:	f003 0308 	and.w	r3, r3, #8
 8004d02:	431a      	orrs	r2, r3
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	68db      	ldr	r3, [r3, #12]
 8004d08:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8004d0c:	ea42 0103 	orr.w	r1, r2, r3
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	430a      	orrs	r2, r1
 8004d1c:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	2200      	movs	r2, #0
 8004d22:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	2201      	movs	r2, #1
 8004d28:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8004d2c:	2300      	movs	r3, #0
}
 8004d2e:	4618      	mov	r0, r3
 8004d30:	3710      	adds	r7, #16
 8004d32:	46bd      	mov	sp, r7
 8004d34:	bd80      	pop	{r7, pc}

08004d36 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8004d36:	b580      	push	{r7, lr}
 8004d38:	b082      	sub	sp, #8
 8004d3a:	af00      	add	r7, sp, #0
 8004d3c:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d101      	bne.n	8004d48 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8004d44:	2301      	movs	r3, #1
 8004d46:	e01a      	b.n	8004d7e <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	2202      	movs	r2, #2
 8004d4c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	681a      	ldr	r2, [r3, #0]
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004d5e:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8004d60:	6878      	ldr	r0, [r7, #4]
 8004d62:	f7fc fa37 	bl	80011d4 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	2200      	movs	r2, #0
 8004d6a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_RESET;
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	2200      	movs	r2, #0
 8004d70:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	2200      	movs	r2, #0
 8004d78:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  return HAL_OK;
 8004d7c:	2300      	movs	r3, #0
}
 8004d7e:	4618      	mov	r0, r3
 8004d80:	3708      	adds	r7, #8
 8004d82:	46bd      	mov	sp, r7
 8004d84:	bd80      	pop	{r7, pc}

08004d86 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d86:	b580      	push	{r7, lr}
 8004d88:	b088      	sub	sp, #32
 8004d8a:	af00      	add	r7, sp, #0
 8004d8c:	60f8      	str	r0, [r7, #12]
 8004d8e:	60b9      	str	r1, [r7, #8]
 8004d90:	603b      	str	r3, [r7, #0]
 8004d92:	4613      	mov	r3, r2
 8004d94:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004d96:	f7fd fd83 	bl	80028a0 <HAL_GetTick>
 8004d9a:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004d9c:	88fb      	ldrh	r3, [r7, #6]
 8004d9e:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004da6:	b2db      	uxtb	r3, r3
 8004da8:	2b01      	cmp	r3, #1
 8004daa:	d001      	beq.n	8004db0 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004dac:	2302      	movs	r3, #2
 8004dae:	e15c      	b.n	800506a <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8004db0:	68bb      	ldr	r3, [r7, #8]
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d002      	beq.n	8004dbc <HAL_SPI_Transmit+0x36>
 8004db6:	88fb      	ldrh	r3, [r7, #6]
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d101      	bne.n	8004dc0 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004dbc:	2301      	movs	r3, #1
 8004dbe:	e154      	b.n	800506a <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004dc6:	2b01      	cmp	r3, #1
 8004dc8:	d101      	bne.n	8004dce <HAL_SPI_Transmit+0x48>
 8004dca:	2302      	movs	r3, #2
 8004dcc:	e14d      	b.n	800506a <HAL_SPI_Transmit+0x2e4>
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	2201      	movs	r2, #1
 8004dd2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	2203      	movs	r2, #3
 8004dda:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	2200      	movs	r2, #0
 8004de2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	68ba      	ldr	r2, [r7, #8]
 8004de8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	88fa      	ldrh	r2, [r7, #6]
 8004dee:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	88fa      	ldrh	r2, [r7, #6]
 8004df4:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	2200      	movs	r2, #0
 8004dfa:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	2200      	movs	r2, #0
 8004e00:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	2200      	movs	r2, #0
 8004e08:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	2200      	movs	r2, #0
 8004e10:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	2200      	movs	r2, #0
 8004e16:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	689b      	ldr	r3, [r3, #8]
 8004e1c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004e20:	d10f      	bne.n	8004e42 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	681a      	ldr	r2, [r3, #0]
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004e30:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	681a      	ldr	r2, [r3, #0]
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004e40:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e4c:	2b40      	cmp	r3, #64	@ 0x40
 8004e4e:	d007      	beq.n	8004e60 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	681a      	ldr	r2, [r3, #0]
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004e5e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	68db      	ldr	r3, [r3, #12]
 8004e64:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004e68:	d952      	bls.n	8004f10 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	685b      	ldr	r3, [r3, #4]
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d002      	beq.n	8004e78 <HAL_SPI_Transmit+0xf2>
 8004e72:	8b7b      	ldrh	r3, [r7, #26]
 8004e74:	2b01      	cmp	r3, #1
 8004e76:	d145      	bne.n	8004f04 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e7c:	881a      	ldrh	r2, [r3, #0]
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e88:	1c9a      	adds	r2, r3, #2
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004e92:	b29b      	uxth	r3, r3
 8004e94:	3b01      	subs	r3, #1
 8004e96:	b29a      	uxth	r2, r3
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004e9c:	e032      	b.n	8004f04 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	689b      	ldr	r3, [r3, #8]
 8004ea4:	f003 0302 	and.w	r3, r3, #2
 8004ea8:	2b02      	cmp	r3, #2
 8004eaa:	d112      	bne.n	8004ed2 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004eb0:	881a      	ldrh	r2, [r3, #0]
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ebc:	1c9a      	adds	r2, r3, #2
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004ec6:	b29b      	uxth	r3, r3
 8004ec8:	3b01      	subs	r3, #1
 8004eca:	b29a      	uxth	r2, r3
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004ed0:	e018      	b.n	8004f04 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004ed2:	f7fd fce5 	bl	80028a0 <HAL_GetTick>
 8004ed6:	4602      	mov	r2, r0
 8004ed8:	69fb      	ldr	r3, [r7, #28]
 8004eda:	1ad3      	subs	r3, r2, r3
 8004edc:	683a      	ldr	r2, [r7, #0]
 8004ede:	429a      	cmp	r2, r3
 8004ee0:	d803      	bhi.n	8004eea <HAL_SPI_Transmit+0x164>
 8004ee2:	683b      	ldr	r3, [r7, #0]
 8004ee4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ee8:	d102      	bne.n	8004ef0 <HAL_SPI_Transmit+0x16a>
 8004eea:	683b      	ldr	r3, [r7, #0]
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d109      	bne.n	8004f04 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	2201      	movs	r2, #1
 8004ef4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	2200      	movs	r2, #0
 8004efc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004f00:	2303      	movs	r3, #3
 8004f02:	e0b2      	b.n	800506a <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f08:	b29b      	uxth	r3, r3
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d1c7      	bne.n	8004e9e <HAL_SPI_Transmit+0x118>
 8004f0e:	e083      	b.n	8005018 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	685b      	ldr	r3, [r3, #4]
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d002      	beq.n	8004f1e <HAL_SPI_Transmit+0x198>
 8004f18:	8b7b      	ldrh	r3, [r7, #26]
 8004f1a:	2b01      	cmp	r3, #1
 8004f1c:	d177      	bne.n	800500e <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f22:	b29b      	uxth	r3, r3
 8004f24:	2b01      	cmp	r3, #1
 8004f26:	d912      	bls.n	8004f4e <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f2c:	881a      	ldrh	r2, [r3, #0]
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f38:	1c9a      	adds	r2, r3, #2
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f42:	b29b      	uxth	r3, r3
 8004f44:	3b02      	subs	r3, #2
 8004f46:	b29a      	uxth	r2, r3
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004f4c:	e05f      	b.n	800500e <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	330c      	adds	r3, #12
 8004f58:	7812      	ldrb	r2, [r2, #0]
 8004f5a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f60:	1c5a      	adds	r2, r3, #1
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f6a:	b29b      	uxth	r3, r3
 8004f6c:	3b01      	subs	r3, #1
 8004f6e:	b29a      	uxth	r2, r3
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8004f74:	e04b      	b.n	800500e <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	689b      	ldr	r3, [r3, #8]
 8004f7c:	f003 0302 	and.w	r3, r3, #2
 8004f80:	2b02      	cmp	r3, #2
 8004f82:	d12b      	bne.n	8004fdc <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f88:	b29b      	uxth	r3, r3
 8004f8a:	2b01      	cmp	r3, #1
 8004f8c:	d912      	bls.n	8004fb4 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f92:	881a      	ldrh	r2, [r3, #0]
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f9e:	1c9a      	adds	r2, r3, #2
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004fa8:	b29b      	uxth	r3, r3
 8004faa:	3b02      	subs	r3, #2
 8004fac:	b29a      	uxth	r2, r3
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004fb2:	e02c      	b.n	800500e <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	330c      	adds	r3, #12
 8004fbe:	7812      	ldrb	r2, [r2, #0]
 8004fc0:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fc6:	1c5a      	adds	r2, r3, #1
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004fd0:	b29b      	uxth	r3, r3
 8004fd2:	3b01      	subs	r3, #1
 8004fd4:	b29a      	uxth	r2, r3
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004fda:	e018      	b.n	800500e <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004fdc:	f7fd fc60 	bl	80028a0 <HAL_GetTick>
 8004fe0:	4602      	mov	r2, r0
 8004fe2:	69fb      	ldr	r3, [r7, #28]
 8004fe4:	1ad3      	subs	r3, r2, r3
 8004fe6:	683a      	ldr	r2, [r7, #0]
 8004fe8:	429a      	cmp	r2, r3
 8004fea:	d803      	bhi.n	8004ff4 <HAL_SPI_Transmit+0x26e>
 8004fec:	683b      	ldr	r3, [r7, #0]
 8004fee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ff2:	d102      	bne.n	8004ffa <HAL_SPI_Transmit+0x274>
 8004ff4:	683b      	ldr	r3, [r7, #0]
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d109      	bne.n	800500e <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	2201      	movs	r2, #1
 8004ffe:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	2200      	movs	r2, #0
 8005006:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800500a:	2303      	movs	r3, #3
 800500c:	e02d      	b.n	800506a <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005012:	b29b      	uxth	r3, r3
 8005014:	2b00      	cmp	r3, #0
 8005016:	d1ae      	bne.n	8004f76 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005018:	69fa      	ldr	r2, [r7, #28]
 800501a:	6839      	ldr	r1, [r7, #0]
 800501c:	68f8      	ldr	r0, [r7, #12]
 800501e:	f000 f947 	bl	80052b0 <SPI_EndRxTxTransaction>
 8005022:	4603      	mov	r3, r0
 8005024:	2b00      	cmp	r3, #0
 8005026:	d002      	beq.n	800502e <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	2220      	movs	r2, #32
 800502c:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	689b      	ldr	r3, [r3, #8]
 8005032:	2b00      	cmp	r3, #0
 8005034:	d10a      	bne.n	800504c <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005036:	2300      	movs	r3, #0
 8005038:	617b      	str	r3, [r7, #20]
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	68db      	ldr	r3, [r3, #12]
 8005040:	617b      	str	r3, [r7, #20]
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	689b      	ldr	r3, [r3, #8]
 8005048:	617b      	str	r3, [r7, #20]
 800504a:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	2201      	movs	r2, #1
 8005050:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	2200      	movs	r2, #0
 8005058:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005060:	2b00      	cmp	r3, #0
 8005062:	d001      	beq.n	8005068 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8005064:	2301      	movs	r3, #1
 8005066:	e000      	b.n	800506a <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8005068:	2300      	movs	r3, #0
  }
}
 800506a:	4618      	mov	r0, r3
 800506c:	3720      	adds	r7, #32
 800506e:	46bd      	mov	sp, r7
 8005070:	bd80      	pop	{r7, pc}
	...

08005074 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005074:	b580      	push	{r7, lr}
 8005076:	b088      	sub	sp, #32
 8005078:	af00      	add	r7, sp, #0
 800507a:	60f8      	str	r0, [r7, #12]
 800507c:	60b9      	str	r1, [r7, #8]
 800507e:	603b      	str	r3, [r7, #0]
 8005080:	4613      	mov	r3, r2
 8005082:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005084:	f7fd fc0c 	bl	80028a0 <HAL_GetTick>
 8005088:	4602      	mov	r2, r0
 800508a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800508c:	1a9b      	subs	r3, r3, r2
 800508e:	683a      	ldr	r2, [r7, #0]
 8005090:	4413      	add	r3, r2
 8005092:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005094:	f7fd fc04 	bl	80028a0 <HAL_GetTick>
 8005098:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800509a:	4b39      	ldr	r3, [pc, #228]	@ (8005180 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	015b      	lsls	r3, r3, #5
 80050a0:	0d1b      	lsrs	r3, r3, #20
 80050a2:	69fa      	ldr	r2, [r7, #28]
 80050a4:	fb02 f303 	mul.w	r3, r2, r3
 80050a8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80050aa:	e054      	b.n	8005156 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80050ac:	683b      	ldr	r3, [r7, #0]
 80050ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050b2:	d050      	beq.n	8005156 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80050b4:	f7fd fbf4 	bl	80028a0 <HAL_GetTick>
 80050b8:	4602      	mov	r2, r0
 80050ba:	69bb      	ldr	r3, [r7, #24]
 80050bc:	1ad3      	subs	r3, r2, r3
 80050be:	69fa      	ldr	r2, [r7, #28]
 80050c0:	429a      	cmp	r2, r3
 80050c2:	d902      	bls.n	80050ca <SPI_WaitFlagStateUntilTimeout+0x56>
 80050c4:	69fb      	ldr	r3, [r7, #28]
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d13d      	bne.n	8005146 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	685a      	ldr	r2, [r3, #4]
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80050d8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	685b      	ldr	r3, [r3, #4]
 80050de:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80050e2:	d111      	bne.n	8005108 <SPI_WaitFlagStateUntilTimeout+0x94>
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	689b      	ldr	r3, [r3, #8]
 80050e8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80050ec:	d004      	beq.n	80050f8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	689b      	ldr	r3, [r3, #8]
 80050f2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80050f6:	d107      	bne.n	8005108 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	681a      	ldr	r2, [r3, #0]
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005106:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800510c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005110:	d10f      	bne.n	8005132 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	681a      	ldr	r2, [r3, #0]
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005120:	601a      	str	r2, [r3, #0]
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	681a      	ldr	r2, [r3, #0]
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005130:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	2201      	movs	r2, #1
 8005136:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	2200      	movs	r2, #0
 800513e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8005142:	2303      	movs	r3, #3
 8005144:	e017      	b.n	8005176 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005146:	697b      	ldr	r3, [r7, #20]
 8005148:	2b00      	cmp	r3, #0
 800514a:	d101      	bne.n	8005150 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800514c:	2300      	movs	r3, #0
 800514e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005150:	697b      	ldr	r3, [r7, #20]
 8005152:	3b01      	subs	r3, #1
 8005154:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	689a      	ldr	r2, [r3, #8]
 800515c:	68bb      	ldr	r3, [r7, #8]
 800515e:	4013      	ands	r3, r2
 8005160:	68ba      	ldr	r2, [r7, #8]
 8005162:	429a      	cmp	r2, r3
 8005164:	bf0c      	ite	eq
 8005166:	2301      	moveq	r3, #1
 8005168:	2300      	movne	r3, #0
 800516a:	b2db      	uxtb	r3, r3
 800516c:	461a      	mov	r2, r3
 800516e:	79fb      	ldrb	r3, [r7, #7]
 8005170:	429a      	cmp	r2, r3
 8005172:	d19b      	bne.n	80050ac <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005174:	2300      	movs	r3, #0
}
 8005176:	4618      	mov	r0, r3
 8005178:	3720      	adds	r7, #32
 800517a:	46bd      	mov	sp, r7
 800517c:	bd80      	pop	{r7, pc}
 800517e:	bf00      	nop
 8005180:	200000b0 	.word	0x200000b0

08005184 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005184:	b580      	push	{r7, lr}
 8005186:	b08a      	sub	sp, #40	@ 0x28
 8005188:	af00      	add	r7, sp, #0
 800518a:	60f8      	str	r0, [r7, #12]
 800518c:	60b9      	str	r1, [r7, #8]
 800518e:	607a      	str	r2, [r7, #4]
 8005190:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8005192:	2300      	movs	r3, #0
 8005194:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8005196:	f7fd fb83 	bl	80028a0 <HAL_GetTick>
 800519a:	4602      	mov	r2, r0
 800519c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800519e:	1a9b      	subs	r3, r3, r2
 80051a0:	683a      	ldr	r2, [r7, #0]
 80051a2:	4413      	add	r3, r2
 80051a4:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80051a6:	f7fd fb7b 	bl	80028a0 <HAL_GetTick>
 80051aa:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	330c      	adds	r3, #12
 80051b2:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80051b4:	4b3d      	ldr	r3, [pc, #244]	@ (80052ac <SPI_WaitFifoStateUntilTimeout+0x128>)
 80051b6:	681a      	ldr	r2, [r3, #0]
 80051b8:	4613      	mov	r3, r2
 80051ba:	009b      	lsls	r3, r3, #2
 80051bc:	4413      	add	r3, r2
 80051be:	00da      	lsls	r2, r3, #3
 80051c0:	1ad3      	subs	r3, r2, r3
 80051c2:	0d1b      	lsrs	r3, r3, #20
 80051c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80051c6:	fb02 f303 	mul.w	r3, r2, r3
 80051ca:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80051cc:	e060      	b.n	8005290 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80051ce:	68bb      	ldr	r3, [r7, #8]
 80051d0:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80051d4:	d107      	bne.n	80051e6 <SPI_WaitFifoStateUntilTimeout+0x62>
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d104      	bne.n	80051e6 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80051dc:	69fb      	ldr	r3, [r7, #28]
 80051de:	781b      	ldrb	r3, [r3, #0]
 80051e0:	b2db      	uxtb	r3, r3
 80051e2:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80051e4:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80051e6:	683b      	ldr	r3, [r7, #0]
 80051e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051ec:	d050      	beq.n	8005290 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80051ee:	f7fd fb57 	bl	80028a0 <HAL_GetTick>
 80051f2:	4602      	mov	r2, r0
 80051f4:	6a3b      	ldr	r3, [r7, #32]
 80051f6:	1ad3      	subs	r3, r2, r3
 80051f8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80051fa:	429a      	cmp	r2, r3
 80051fc:	d902      	bls.n	8005204 <SPI_WaitFifoStateUntilTimeout+0x80>
 80051fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005200:	2b00      	cmp	r3, #0
 8005202:	d13d      	bne.n	8005280 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	685a      	ldr	r2, [r3, #4]
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005212:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	685b      	ldr	r3, [r3, #4]
 8005218:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800521c:	d111      	bne.n	8005242 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	689b      	ldr	r3, [r3, #8]
 8005222:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005226:	d004      	beq.n	8005232 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	689b      	ldr	r3, [r3, #8]
 800522c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005230:	d107      	bne.n	8005242 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	681a      	ldr	r2, [r3, #0]
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005240:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005246:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800524a:	d10f      	bne.n	800526c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	681a      	ldr	r2, [r3, #0]
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800525a:	601a      	str	r2, [r3, #0]
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	681a      	ldr	r2, [r3, #0]
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800526a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	2201      	movs	r2, #1
 8005270:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	2200      	movs	r2, #0
 8005278:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800527c:	2303      	movs	r3, #3
 800527e:	e010      	b.n	80052a2 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005280:	69bb      	ldr	r3, [r7, #24]
 8005282:	2b00      	cmp	r3, #0
 8005284:	d101      	bne.n	800528a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8005286:	2300      	movs	r3, #0
 8005288:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800528a:	69bb      	ldr	r3, [r7, #24]
 800528c:	3b01      	subs	r3, #1
 800528e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	689a      	ldr	r2, [r3, #8]
 8005296:	68bb      	ldr	r3, [r7, #8]
 8005298:	4013      	ands	r3, r2
 800529a:	687a      	ldr	r2, [r7, #4]
 800529c:	429a      	cmp	r2, r3
 800529e:	d196      	bne.n	80051ce <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80052a0:	2300      	movs	r3, #0
}
 80052a2:	4618      	mov	r0, r3
 80052a4:	3728      	adds	r7, #40	@ 0x28
 80052a6:	46bd      	mov	sp, r7
 80052a8:	bd80      	pop	{r7, pc}
 80052aa:	bf00      	nop
 80052ac:	200000b0 	.word	0x200000b0

080052b0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80052b0:	b580      	push	{r7, lr}
 80052b2:	b086      	sub	sp, #24
 80052b4:	af02      	add	r7, sp, #8
 80052b6:	60f8      	str	r0, [r7, #12]
 80052b8:	60b9      	str	r1, [r7, #8]
 80052ba:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	9300      	str	r3, [sp, #0]
 80052c0:	68bb      	ldr	r3, [r7, #8]
 80052c2:	2200      	movs	r2, #0
 80052c4:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80052c8:	68f8      	ldr	r0, [r7, #12]
 80052ca:	f7ff ff5b 	bl	8005184 <SPI_WaitFifoStateUntilTimeout>
 80052ce:	4603      	mov	r3, r0
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d007      	beq.n	80052e4 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80052d8:	f043 0220 	orr.w	r2, r3, #32
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80052e0:	2303      	movs	r3, #3
 80052e2:	e027      	b.n	8005334 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	9300      	str	r3, [sp, #0]
 80052e8:	68bb      	ldr	r3, [r7, #8]
 80052ea:	2200      	movs	r2, #0
 80052ec:	2180      	movs	r1, #128	@ 0x80
 80052ee:	68f8      	ldr	r0, [r7, #12]
 80052f0:	f7ff fec0 	bl	8005074 <SPI_WaitFlagStateUntilTimeout>
 80052f4:	4603      	mov	r3, r0
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d007      	beq.n	800530a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80052fe:	f043 0220 	orr.w	r2, r3, #32
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005306:	2303      	movs	r3, #3
 8005308:	e014      	b.n	8005334 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	9300      	str	r3, [sp, #0]
 800530e:	68bb      	ldr	r3, [r7, #8]
 8005310:	2200      	movs	r2, #0
 8005312:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8005316:	68f8      	ldr	r0, [r7, #12]
 8005318:	f7ff ff34 	bl	8005184 <SPI_WaitFifoStateUntilTimeout>
 800531c:	4603      	mov	r3, r0
 800531e:	2b00      	cmp	r3, #0
 8005320:	d007      	beq.n	8005332 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005326:	f043 0220 	orr.w	r2, r3, #32
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800532e:	2303      	movs	r3, #3
 8005330:	e000      	b.n	8005334 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8005332:	2300      	movs	r3, #0
}
 8005334:	4618      	mov	r0, r3
 8005336:	3710      	adds	r7, #16
 8005338:	46bd      	mov	sp, r7
 800533a:	bd80      	pop	{r7, pc}

0800533c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800533c:	b580      	push	{r7, lr}
 800533e:	b082      	sub	sp, #8
 8005340:	af00      	add	r7, sp, #0
 8005342:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	2b00      	cmp	r3, #0
 8005348:	d101      	bne.n	800534e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800534a:	2301      	movs	r3, #1
 800534c:	e049      	b.n	80053e2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005354:	b2db      	uxtb	r3, r3
 8005356:	2b00      	cmp	r3, #0
 8005358:	d106      	bne.n	8005368 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	2200      	movs	r2, #0
 800535e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005362:	6878      	ldr	r0, [r7, #4]
 8005364:	f7fc f950 	bl	8001608 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	2202      	movs	r2, #2
 800536c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681a      	ldr	r2, [r3, #0]
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	3304      	adds	r3, #4
 8005378:	4619      	mov	r1, r3
 800537a:	4610      	mov	r0, r2
 800537c:	f000 fa3e 	bl	80057fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	2201      	movs	r2, #1
 8005384:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	2201      	movs	r2, #1
 800538c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	2201      	movs	r2, #1
 8005394:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	2201      	movs	r2, #1
 800539c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	2201      	movs	r2, #1
 80053a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	2201      	movs	r2, #1
 80053ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	2201      	movs	r2, #1
 80053b4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	2201      	movs	r2, #1
 80053bc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	2201      	movs	r2, #1
 80053c4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	2201      	movs	r2, #1
 80053cc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	2201      	movs	r2, #1
 80053d4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	2201      	movs	r2, #1
 80053dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80053e0:	2300      	movs	r3, #0
}
 80053e2:	4618      	mov	r0, r3
 80053e4:	3708      	adds	r7, #8
 80053e6:	46bd      	mov	sp, r7
 80053e8:	bd80      	pop	{r7, pc}
	...

080053ec <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80053ec:	b480      	push	{r7}
 80053ee:	b085      	sub	sp, #20
 80053f0:	af00      	add	r7, sp, #0
 80053f2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80053fa:	b2db      	uxtb	r3, r3
 80053fc:	2b01      	cmp	r3, #1
 80053fe:	d001      	beq.n	8005404 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005400:	2301      	movs	r3, #1
 8005402:	e047      	b.n	8005494 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	2202      	movs	r2, #2
 8005408:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	4a23      	ldr	r2, [pc, #140]	@ (80054a0 <HAL_TIM_Base_Start+0xb4>)
 8005412:	4293      	cmp	r3, r2
 8005414:	d01d      	beq.n	8005452 <HAL_TIM_Base_Start+0x66>
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800541e:	d018      	beq.n	8005452 <HAL_TIM_Base_Start+0x66>
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	4a1f      	ldr	r2, [pc, #124]	@ (80054a4 <HAL_TIM_Base_Start+0xb8>)
 8005426:	4293      	cmp	r3, r2
 8005428:	d013      	beq.n	8005452 <HAL_TIM_Base_Start+0x66>
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	4a1e      	ldr	r2, [pc, #120]	@ (80054a8 <HAL_TIM_Base_Start+0xbc>)
 8005430:	4293      	cmp	r3, r2
 8005432:	d00e      	beq.n	8005452 <HAL_TIM_Base_Start+0x66>
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	4a1c      	ldr	r2, [pc, #112]	@ (80054ac <HAL_TIM_Base_Start+0xc0>)
 800543a:	4293      	cmp	r3, r2
 800543c:	d009      	beq.n	8005452 <HAL_TIM_Base_Start+0x66>
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	4a1b      	ldr	r2, [pc, #108]	@ (80054b0 <HAL_TIM_Base_Start+0xc4>)
 8005444:	4293      	cmp	r3, r2
 8005446:	d004      	beq.n	8005452 <HAL_TIM_Base_Start+0x66>
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	4a19      	ldr	r2, [pc, #100]	@ (80054b4 <HAL_TIM_Base_Start+0xc8>)
 800544e:	4293      	cmp	r3, r2
 8005450:	d115      	bne.n	800547e <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	689a      	ldr	r2, [r3, #8]
 8005458:	4b17      	ldr	r3, [pc, #92]	@ (80054b8 <HAL_TIM_Base_Start+0xcc>)
 800545a:	4013      	ands	r3, r2
 800545c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	2b06      	cmp	r3, #6
 8005462:	d015      	beq.n	8005490 <HAL_TIM_Base_Start+0xa4>
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800546a:	d011      	beq.n	8005490 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	681a      	ldr	r2, [r3, #0]
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	f042 0201 	orr.w	r2, r2, #1
 800547a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800547c:	e008      	b.n	8005490 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	681a      	ldr	r2, [r3, #0]
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	f042 0201 	orr.w	r2, r2, #1
 800548c:	601a      	str	r2, [r3, #0]
 800548e:	e000      	b.n	8005492 <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005490:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005492:	2300      	movs	r3, #0
}
 8005494:	4618      	mov	r0, r3
 8005496:	3714      	adds	r7, #20
 8005498:	46bd      	mov	sp, r7
 800549a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800549e:	4770      	bx	lr
 80054a0:	40012c00 	.word	0x40012c00
 80054a4:	40000400 	.word	0x40000400
 80054a8:	40000800 	.word	0x40000800
 80054ac:	40000c00 	.word	0x40000c00
 80054b0:	40013400 	.word	0x40013400
 80054b4:	40014000 	.word	0x40014000
 80054b8:	00010007 	.word	0x00010007

080054bc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80054bc:	b480      	push	{r7}
 80054be:	b085      	sub	sp, #20
 80054c0:	af00      	add	r7, sp, #0
 80054c2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80054ca:	b2db      	uxtb	r3, r3
 80054cc:	2b01      	cmp	r3, #1
 80054ce:	d001      	beq.n	80054d4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80054d0:	2301      	movs	r3, #1
 80054d2:	e04f      	b.n	8005574 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	2202      	movs	r2, #2
 80054d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	68da      	ldr	r2, [r3, #12]
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	f042 0201 	orr.w	r2, r2, #1
 80054ea:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	4a23      	ldr	r2, [pc, #140]	@ (8005580 <HAL_TIM_Base_Start_IT+0xc4>)
 80054f2:	4293      	cmp	r3, r2
 80054f4:	d01d      	beq.n	8005532 <HAL_TIM_Base_Start_IT+0x76>
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80054fe:	d018      	beq.n	8005532 <HAL_TIM_Base_Start_IT+0x76>
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	4a1f      	ldr	r2, [pc, #124]	@ (8005584 <HAL_TIM_Base_Start_IT+0xc8>)
 8005506:	4293      	cmp	r3, r2
 8005508:	d013      	beq.n	8005532 <HAL_TIM_Base_Start_IT+0x76>
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	4a1e      	ldr	r2, [pc, #120]	@ (8005588 <HAL_TIM_Base_Start_IT+0xcc>)
 8005510:	4293      	cmp	r3, r2
 8005512:	d00e      	beq.n	8005532 <HAL_TIM_Base_Start_IT+0x76>
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	4a1c      	ldr	r2, [pc, #112]	@ (800558c <HAL_TIM_Base_Start_IT+0xd0>)
 800551a:	4293      	cmp	r3, r2
 800551c:	d009      	beq.n	8005532 <HAL_TIM_Base_Start_IT+0x76>
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	4a1b      	ldr	r2, [pc, #108]	@ (8005590 <HAL_TIM_Base_Start_IT+0xd4>)
 8005524:	4293      	cmp	r3, r2
 8005526:	d004      	beq.n	8005532 <HAL_TIM_Base_Start_IT+0x76>
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	4a19      	ldr	r2, [pc, #100]	@ (8005594 <HAL_TIM_Base_Start_IT+0xd8>)
 800552e:	4293      	cmp	r3, r2
 8005530:	d115      	bne.n	800555e <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	689a      	ldr	r2, [r3, #8]
 8005538:	4b17      	ldr	r3, [pc, #92]	@ (8005598 <HAL_TIM_Base_Start_IT+0xdc>)
 800553a:	4013      	ands	r3, r2
 800553c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	2b06      	cmp	r3, #6
 8005542:	d015      	beq.n	8005570 <HAL_TIM_Base_Start_IT+0xb4>
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800554a:	d011      	beq.n	8005570 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	681a      	ldr	r2, [r3, #0]
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	f042 0201 	orr.w	r2, r2, #1
 800555a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800555c:	e008      	b.n	8005570 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	681a      	ldr	r2, [r3, #0]
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	f042 0201 	orr.w	r2, r2, #1
 800556c:	601a      	str	r2, [r3, #0]
 800556e:	e000      	b.n	8005572 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005570:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005572:	2300      	movs	r3, #0
}
 8005574:	4618      	mov	r0, r3
 8005576:	3714      	adds	r7, #20
 8005578:	46bd      	mov	sp, r7
 800557a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800557e:	4770      	bx	lr
 8005580:	40012c00 	.word	0x40012c00
 8005584:	40000400 	.word	0x40000400
 8005588:	40000800 	.word	0x40000800
 800558c:	40000c00 	.word	0x40000c00
 8005590:	40013400 	.word	0x40013400
 8005594:	40014000 	.word	0x40014000
 8005598:	00010007 	.word	0x00010007

0800559c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800559c:	b580      	push	{r7, lr}
 800559e:	b084      	sub	sp, #16
 80055a0:	af00      	add	r7, sp, #0
 80055a2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	68db      	ldr	r3, [r3, #12]
 80055aa:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	691b      	ldr	r3, [r3, #16]
 80055b2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80055b4:	68bb      	ldr	r3, [r7, #8]
 80055b6:	f003 0302 	and.w	r3, r3, #2
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d020      	beq.n	8005600 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	f003 0302 	and.w	r3, r3, #2
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d01b      	beq.n	8005600 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	f06f 0202 	mvn.w	r2, #2
 80055d0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	2201      	movs	r2, #1
 80055d6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	699b      	ldr	r3, [r3, #24]
 80055de:	f003 0303 	and.w	r3, r3, #3
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d003      	beq.n	80055ee <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80055e6:	6878      	ldr	r0, [r7, #4]
 80055e8:	f000 f8e9 	bl	80057be <HAL_TIM_IC_CaptureCallback>
 80055ec:	e005      	b.n	80055fa <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80055ee:	6878      	ldr	r0, [r7, #4]
 80055f0:	f000 f8db 	bl	80057aa <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80055f4:	6878      	ldr	r0, [r7, #4]
 80055f6:	f000 f8ec 	bl	80057d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	2200      	movs	r2, #0
 80055fe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005600:	68bb      	ldr	r3, [r7, #8]
 8005602:	f003 0304 	and.w	r3, r3, #4
 8005606:	2b00      	cmp	r3, #0
 8005608:	d020      	beq.n	800564c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	f003 0304 	and.w	r3, r3, #4
 8005610:	2b00      	cmp	r3, #0
 8005612:	d01b      	beq.n	800564c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	f06f 0204 	mvn.w	r2, #4
 800561c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	2202      	movs	r2, #2
 8005622:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	699b      	ldr	r3, [r3, #24]
 800562a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800562e:	2b00      	cmp	r3, #0
 8005630:	d003      	beq.n	800563a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005632:	6878      	ldr	r0, [r7, #4]
 8005634:	f000 f8c3 	bl	80057be <HAL_TIM_IC_CaptureCallback>
 8005638:	e005      	b.n	8005646 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800563a:	6878      	ldr	r0, [r7, #4]
 800563c:	f000 f8b5 	bl	80057aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005640:	6878      	ldr	r0, [r7, #4]
 8005642:	f000 f8c6 	bl	80057d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	2200      	movs	r2, #0
 800564a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800564c:	68bb      	ldr	r3, [r7, #8]
 800564e:	f003 0308 	and.w	r3, r3, #8
 8005652:	2b00      	cmp	r3, #0
 8005654:	d020      	beq.n	8005698 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	f003 0308 	and.w	r3, r3, #8
 800565c:	2b00      	cmp	r3, #0
 800565e:	d01b      	beq.n	8005698 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	f06f 0208 	mvn.w	r2, #8
 8005668:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	2204      	movs	r2, #4
 800566e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	69db      	ldr	r3, [r3, #28]
 8005676:	f003 0303 	and.w	r3, r3, #3
 800567a:	2b00      	cmp	r3, #0
 800567c:	d003      	beq.n	8005686 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800567e:	6878      	ldr	r0, [r7, #4]
 8005680:	f000 f89d 	bl	80057be <HAL_TIM_IC_CaptureCallback>
 8005684:	e005      	b.n	8005692 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005686:	6878      	ldr	r0, [r7, #4]
 8005688:	f000 f88f 	bl	80057aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800568c:	6878      	ldr	r0, [r7, #4]
 800568e:	f000 f8a0 	bl	80057d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	2200      	movs	r2, #0
 8005696:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005698:	68bb      	ldr	r3, [r7, #8]
 800569a:	f003 0310 	and.w	r3, r3, #16
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d020      	beq.n	80056e4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	f003 0310 	and.w	r3, r3, #16
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d01b      	beq.n	80056e4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	f06f 0210 	mvn.w	r2, #16
 80056b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	2208      	movs	r2, #8
 80056ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	69db      	ldr	r3, [r3, #28]
 80056c2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d003      	beq.n	80056d2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80056ca:	6878      	ldr	r0, [r7, #4]
 80056cc:	f000 f877 	bl	80057be <HAL_TIM_IC_CaptureCallback>
 80056d0:	e005      	b.n	80056de <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80056d2:	6878      	ldr	r0, [r7, #4]
 80056d4:	f000 f869 	bl	80057aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80056d8:	6878      	ldr	r0, [r7, #4]
 80056da:	f000 f87a 	bl	80057d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	2200      	movs	r2, #0
 80056e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80056e4:	68bb      	ldr	r3, [r7, #8]
 80056e6:	f003 0301 	and.w	r3, r3, #1
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d00c      	beq.n	8005708 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	f003 0301 	and.w	r3, r3, #1
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d007      	beq.n	8005708 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	f06f 0201 	mvn.w	r2, #1
 8005700:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005702:	6878      	ldr	r0, [r7, #4]
 8005704:	f7fb fb9e 	bl	8000e44 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005708:	68bb      	ldr	r3, [r7, #8]
 800570a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800570e:	2b00      	cmp	r3, #0
 8005710:	d104      	bne.n	800571c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8005712:	68bb      	ldr	r3, [r7, #8]
 8005714:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005718:	2b00      	cmp	r3, #0
 800571a:	d00c      	beq.n	8005736 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005722:	2b00      	cmp	r3, #0
 8005724:	d007      	beq.n	8005736 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800572e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005730:	6878      	ldr	r0, [r7, #4]
 8005732:	f000 f99b 	bl	8005a6c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005736:	68bb      	ldr	r3, [r7, #8]
 8005738:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800573c:	2b00      	cmp	r3, #0
 800573e:	d00c      	beq.n	800575a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005746:	2b00      	cmp	r3, #0
 8005748:	d007      	beq.n	800575a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8005752:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005754:	6878      	ldr	r0, [r7, #4]
 8005756:	f000 f993 	bl	8005a80 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800575a:	68bb      	ldr	r3, [r7, #8]
 800575c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005760:	2b00      	cmp	r3, #0
 8005762:	d00c      	beq.n	800577e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800576a:	2b00      	cmp	r3, #0
 800576c:	d007      	beq.n	800577e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005776:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005778:	6878      	ldr	r0, [r7, #4]
 800577a:	f000 f834 	bl	80057e6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800577e:	68bb      	ldr	r3, [r7, #8]
 8005780:	f003 0320 	and.w	r3, r3, #32
 8005784:	2b00      	cmp	r3, #0
 8005786:	d00c      	beq.n	80057a2 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	f003 0320 	and.w	r3, r3, #32
 800578e:	2b00      	cmp	r3, #0
 8005790:	d007      	beq.n	80057a2 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	f06f 0220 	mvn.w	r2, #32
 800579a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800579c:	6878      	ldr	r0, [r7, #4]
 800579e:	f000 f95b 	bl	8005a58 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80057a2:	bf00      	nop
 80057a4:	3710      	adds	r7, #16
 80057a6:	46bd      	mov	sp, r7
 80057a8:	bd80      	pop	{r7, pc}

080057aa <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80057aa:	b480      	push	{r7}
 80057ac:	b083      	sub	sp, #12
 80057ae:	af00      	add	r7, sp, #0
 80057b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80057b2:	bf00      	nop
 80057b4:	370c      	adds	r7, #12
 80057b6:	46bd      	mov	sp, r7
 80057b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057bc:	4770      	bx	lr

080057be <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80057be:	b480      	push	{r7}
 80057c0:	b083      	sub	sp, #12
 80057c2:	af00      	add	r7, sp, #0
 80057c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80057c6:	bf00      	nop
 80057c8:	370c      	adds	r7, #12
 80057ca:	46bd      	mov	sp, r7
 80057cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d0:	4770      	bx	lr

080057d2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80057d2:	b480      	push	{r7}
 80057d4:	b083      	sub	sp, #12
 80057d6:	af00      	add	r7, sp, #0
 80057d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80057da:	bf00      	nop
 80057dc:	370c      	adds	r7, #12
 80057de:	46bd      	mov	sp, r7
 80057e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e4:	4770      	bx	lr

080057e6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80057e6:	b480      	push	{r7}
 80057e8:	b083      	sub	sp, #12
 80057ea:	af00      	add	r7, sp, #0
 80057ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80057ee:	bf00      	nop
 80057f0:	370c      	adds	r7, #12
 80057f2:	46bd      	mov	sp, r7
 80057f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f8:	4770      	bx	lr
	...

080057fc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80057fc:	b480      	push	{r7}
 80057fe:	b085      	sub	sp, #20
 8005800:	af00      	add	r7, sp, #0
 8005802:	6078      	str	r0, [r7, #4]
 8005804:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	4a46      	ldr	r2, [pc, #280]	@ (8005928 <TIM_Base_SetConfig+0x12c>)
 8005810:	4293      	cmp	r3, r2
 8005812:	d013      	beq.n	800583c <TIM_Base_SetConfig+0x40>
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800581a:	d00f      	beq.n	800583c <TIM_Base_SetConfig+0x40>
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	4a43      	ldr	r2, [pc, #268]	@ (800592c <TIM_Base_SetConfig+0x130>)
 8005820:	4293      	cmp	r3, r2
 8005822:	d00b      	beq.n	800583c <TIM_Base_SetConfig+0x40>
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	4a42      	ldr	r2, [pc, #264]	@ (8005930 <TIM_Base_SetConfig+0x134>)
 8005828:	4293      	cmp	r3, r2
 800582a:	d007      	beq.n	800583c <TIM_Base_SetConfig+0x40>
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	4a41      	ldr	r2, [pc, #260]	@ (8005934 <TIM_Base_SetConfig+0x138>)
 8005830:	4293      	cmp	r3, r2
 8005832:	d003      	beq.n	800583c <TIM_Base_SetConfig+0x40>
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	4a40      	ldr	r2, [pc, #256]	@ (8005938 <TIM_Base_SetConfig+0x13c>)
 8005838:	4293      	cmp	r3, r2
 800583a:	d108      	bne.n	800584e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005842:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005844:	683b      	ldr	r3, [r7, #0]
 8005846:	685b      	ldr	r3, [r3, #4]
 8005848:	68fa      	ldr	r2, [r7, #12]
 800584a:	4313      	orrs	r3, r2
 800584c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	4a35      	ldr	r2, [pc, #212]	@ (8005928 <TIM_Base_SetConfig+0x12c>)
 8005852:	4293      	cmp	r3, r2
 8005854:	d01f      	beq.n	8005896 <TIM_Base_SetConfig+0x9a>
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800585c:	d01b      	beq.n	8005896 <TIM_Base_SetConfig+0x9a>
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	4a32      	ldr	r2, [pc, #200]	@ (800592c <TIM_Base_SetConfig+0x130>)
 8005862:	4293      	cmp	r3, r2
 8005864:	d017      	beq.n	8005896 <TIM_Base_SetConfig+0x9a>
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	4a31      	ldr	r2, [pc, #196]	@ (8005930 <TIM_Base_SetConfig+0x134>)
 800586a:	4293      	cmp	r3, r2
 800586c:	d013      	beq.n	8005896 <TIM_Base_SetConfig+0x9a>
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	4a30      	ldr	r2, [pc, #192]	@ (8005934 <TIM_Base_SetConfig+0x138>)
 8005872:	4293      	cmp	r3, r2
 8005874:	d00f      	beq.n	8005896 <TIM_Base_SetConfig+0x9a>
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	4a2f      	ldr	r2, [pc, #188]	@ (8005938 <TIM_Base_SetConfig+0x13c>)
 800587a:	4293      	cmp	r3, r2
 800587c:	d00b      	beq.n	8005896 <TIM_Base_SetConfig+0x9a>
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	4a2e      	ldr	r2, [pc, #184]	@ (800593c <TIM_Base_SetConfig+0x140>)
 8005882:	4293      	cmp	r3, r2
 8005884:	d007      	beq.n	8005896 <TIM_Base_SetConfig+0x9a>
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	4a2d      	ldr	r2, [pc, #180]	@ (8005940 <TIM_Base_SetConfig+0x144>)
 800588a:	4293      	cmp	r3, r2
 800588c:	d003      	beq.n	8005896 <TIM_Base_SetConfig+0x9a>
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	4a2c      	ldr	r2, [pc, #176]	@ (8005944 <TIM_Base_SetConfig+0x148>)
 8005892:	4293      	cmp	r3, r2
 8005894:	d108      	bne.n	80058a8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800589c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800589e:	683b      	ldr	r3, [r7, #0]
 80058a0:	68db      	ldr	r3, [r3, #12]
 80058a2:	68fa      	ldr	r2, [r7, #12]
 80058a4:	4313      	orrs	r3, r2
 80058a6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80058ae:	683b      	ldr	r3, [r7, #0]
 80058b0:	695b      	ldr	r3, [r3, #20]
 80058b2:	4313      	orrs	r3, r2
 80058b4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	68fa      	ldr	r2, [r7, #12]
 80058ba:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80058bc:	683b      	ldr	r3, [r7, #0]
 80058be:	689a      	ldr	r2, [r3, #8]
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80058c4:	683b      	ldr	r3, [r7, #0]
 80058c6:	681a      	ldr	r2, [r3, #0]
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	4a16      	ldr	r2, [pc, #88]	@ (8005928 <TIM_Base_SetConfig+0x12c>)
 80058d0:	4293      	cmp	r3, r2
 80058d2:	d00f      	beq.n	80058f4 <TIM_Base_SetConfig+0xf8>
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	4a18      	ldr	r2, [pc, #96]	@ (8005938 <TIM_Base_SetConfig+0x13c>)
 80058d8:	4293      	cmp	r3, r2
 80058da:	d00b      	beq.n	80058f4 <TIM_Base_SetConfig+0xf8>
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	4a17      	ldr	r2, [pc, #92]	@ (800593c <TIM_Base_SetConfig+0x140>)
 80058e0:	4293      	cmp	r3, r2
 80058e2:	d007      	beq.n	80058f4 <TIM_Base_SetConfig+0xf8>
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	4a16      	ldr	r2, [pc, #88]	@ (8005940 <TIM_Base_SetConfig+0x144>)
 80058e8:	4293      	cmp	r3, r2
 80058ea:	d003      	beq.n	80058f4 <TIM_Base_SetConfig+0xf8>
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	4a15      	ldr	r2, [pc, #84]	@ (8005944 <TIM_Base_SetConfig+0x148>)
 80058f0:	4293      	cmp	r3, r2
 80058f2:	d103      	bne.n	80058fc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80058f4:	683b      	ldr	r3, [r7, #0]
 80058f6:	691a      	ldr	r2, [r3, #16]
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	2201      	movs	r2, #1
 8005900:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	691b      	ldr	r3, [r3, #16]
 8005906:	f003 0301 	and.w	r3, r3, #1
 800590a:	2b01      	cmp	r3, #1
 800590c:	d105      	bne.n	800591a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	691b      	ldr	r3, [r3, #16]
 8005912:	f023 0201 	bic.w	r2, r3, #1
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	611a      	str	r2, [r3, #16]
  }
}
 800591a:	bf00      	nop
 800591c:	3714      	adds	r7, #20
 800591e:	46bd      	mov	sp, r7
 8005920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005924:	4770      	bx	lr
 8005926:	bf00      	nop
 8005928:	40012c00 	.word	0x40012c00
 800592c:	40000400 	.word	0x40000400
 8005930:	40000800 	.word	0x40000800
 8005934:	40000c00 	.word	0x40000c00
 8005938:	40013400 	.word	0x40013400
 800593c:	40014000 	.word	0x40014000
 8005940:	40014400 	.word	0x40014400
 8005944:	40014800 	.word	0x40014800

08005948 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005948:	b480      	push	{r7}
 800594a:	b085      	sub	sp, #20
 800594c:	af00      	add	r7, sp, #0
 800594e:	6078      	str	r0, [r7, #4]
 8005950:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005958:	2b01      	cmp	r3, #1
 800595a:	d101      	bne.n	8005960 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800595c:	2302      	movs	r3, #2
 800595e:	e068      	b.n	8005a32 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	2201      	movs	r2, #1
 8005964:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	2202      	movs	r2, #2
 800596c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	685b      	ldr	r3, [r3, #4]
 8005976:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	689b      	ldr	r3, [r3, #8]
 800597e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	4a2e      	ldr	r2, [pc, #184]	@ (8005a40 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005986:	4293      	cmp	r3, r2
 8005988:	d004      	beq.n	8005994 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	4a2d      	ldr	r2, [pc, #180]	@ (8005a44 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005990:	4293      	cmp	r3, r2
 8005992:	d108      	bne.n	80059a6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800599a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800599c:	683b      	ldr	r3, [r7, #0]
 800599e:	685b      	ldr	r3, [r3, #4]
 80059a0:	68fa      	ldr	r2, [r7, #12]
 80059a2:	4313      	orrs	r3, r2
 80059a4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80059ac:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80059ae:	683b      	ldr	r3, [r7, #0]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	68fa      	ldr	r2, [r7, #12]
 80059b4:	4313      	orrs	r3, r2
 80059b6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	68fa      	ldr	r2, [r7, #12]
 80059be:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	4a1e      	ldr	r2, [pc, #120]	@ (8005a40 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80059c6:	4293      	cmp	r3, r2
 80059c8:	d01d      	beq.n	8005a06 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80059d2:	d018      	beq.n	8005a06 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	4a1b      	ldr	r2, [pc, #108]	@ (8005a48 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80059da:	4293      	cmp	r3, r2
 80059dc:	d013      	beq.n	8005a06 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	4a1a      	ldr	r2, [pc, #104]	@ (8005a4c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80059e4:	4293      	cmp	r3, r2
 80059e6:	d00e      	beq.n	8005a06 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	4a18      	ldr	r2, [pc, #96]	@ (8005a50 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80059ee:	4293      	cmp	r3, r2
 80059f0:	d009      	beq.n	8005a06 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	4a13      	ldr	r2, [pc, #76]	@ (8005a44 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80059f8:	4293      	cmp	r3, r2
 80059fa:	d004      	beq.n	8005a06 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	4a14      	ldr	r2, [pc, #80]	@ (8005a54 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005a02:	4293      	cmp	r3, r2
 8005a04:	d10c      	bne.n	8005a20 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005a06:	68bb      	ldr	r3, [r7, #8]
 8005a08:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005a0c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005a0e:	683b      	ldr	r3, [r7, #0]
 8005a10:	689b      	ldr	r3, [r3, #8]
 8005a12:	68ba      	ldr	r2, [r7, #8]
 8005a14:	4313      	orrs	r3, r2
 8005a16:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	68ba      	ldr	r2, [r7, #8]
 8005a1e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	2201      	movs	r2, #1
 8005a24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	2200      	movs	r2, #0
 8005a2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005a30:	2300      	movs	r3, #0
}
 8005a32:	4618      	mov	r0, r3
 8005a34:	3714      	adds	r7, #20
 8005a36:	46bd      	mov	sp, r7
 8005a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a3c:	4770      	bx	lr
 8005a3e:	bf00      	nop
 8005a40:	40012c00 	.word	0x40012c00
 8005a44:	40013400 	.word	0x40013400
 8005a48:	40000400 	.word	0x40000400
 8005a4c:	40000800 	.word	0x40000800
 8005a50:	40000c00 	.word	0x40000c00
 8005a54:	40014000 	.word	0x40014000

08005a58 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005a58:	b480      	push	{r7}
 8005a5a:	b083      	sub	sp, #12
 8005a5c:	af00      	add	r7, sp, #0
 8005a5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005a60:	bf00      	nop
 8005a62:	370c      	adds	r7, #12
 8005a64:	46bd      	mov	sp, r7
 8005a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a6a:	4770      	bx	lr

08005a6c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005a6c:	b480      	push	{r7}
 8005a6e:	b083      	sub	sp, #12
 8005a70:	af00      	add	r7, sp, #0
 8005a72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005a74:	bf00      	nop
 8005a76:	370c      	adds	r7, #12
 8005a78:	46bd      	mov	sp, r7
 8005a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a7e:	4770      	bx	lr

08005a80 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005a80:	b480      	push	{r7}
 8005a82:	b083      	sub	sp, #12
 8005a84:	af00      	add	r7, sp, #0
 8005a86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005a88:	bf00      	nop
 8005a8a:	370c      	adds	r7, #12
 8005a8c:	46bd      	mov	sp, r7
 8005a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a92:	4770      	bx	lr

08005a94 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005a94:	b580      	push	{r7, lr}
 8005a96:	b082      	sub	sp, #8
 8005a98:	af00      	add	r7, sp, #0
 8005a9a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d101      	bne.n	8005aa6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005aa2:	2301      	movs	r3, #1
 8005aa4:	e040      	b.n	8005b28 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d106      	bne.n	8005abc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	2200      	movs	r2, #0
 8005ab2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005ab6:	6878      	ldr	r0, [r7, #4]
 8005ab8:	f7fb fdf6 	bl	80016a8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	2224      	movs	r2, #36	@ 0x24
 8005ac0:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	681a      	ldr	r2, [r3, #0]
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	f022 0201 	bic.w	r2, r2, #1
 8005ad0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d002      	beq.n	8005ae0 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8005ada:	6878      	ldr	r0, [r7, #4]
 8005adc:	f000 fe8e 	bl	80067fc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005ae0:	6878      	ldr	r0, [r7, #4]
 8005ae2:	f000 fbd3 	bl	800628c <UART_SetConfig>
 8005ae6:	4603      	mov	r3, r0
 8005ae8:	2b01      	cmp	r3, #1
 8005aea:	d101      	bne.n	8005af0 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8005aec:	2301      	movs	r3, #1
 8005aee:	e01b      	b.n	8005b28 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	685a      	ldr	r2, [r3, #4]
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005afe:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	689a      	ldr	r2, [r3, #8]
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005b0e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	681a      	ldr	r2, [r3, #0]
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	f042 0201 	orr.w	r2, r2, #1
 8005b1e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005b20:	6878      	ldr	r0, [r7, #4]
 8005b22:	f000 ff0d 	bl	8006940 <UART_CheckIdleState>
 8005b26:	4603      	mov	r3, r0
}
 8005b28:	4618      	mov	r0, r3
 8005b2a:	3708      	adds	r7, #8
 8005b2c:	46bd      	mov	sp, r7
 8005b2e:	bd80      	pop	{r7, pc}

08005b30 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005b30:	b580      	push	{r7, lr}
 8005b32:	b08a      	sub	sp, #40	@ 0x28
 8005b34:	af02      	add	r7, sp, #8
 8005b36:	60f8      	str	r0, [r7, #12]
 8005b38:	60b9      	str	r1, [r7, #8]
 8005b3a:	603b      	str	r3, [r7, #0]
 8005b3c:	4613      	mov	r3, r2
 8005b3e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005b44:	2b20      	cmp	r3, #32
 8005b46:	d177      	bne.n	8005c38 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8005b48:	68bb      	ldr	r3, [r7, #8]
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d002      	beq.n	8005b54 <HAL_UART_Transmit+0x24>
 8005b4e:	88fb      	ldrh	r3, [r7, #6]
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d101      	bne.n	8005b58 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8005b54:	2301      	movs	r3, #1
 8005b56:	e070      	b.n	8005c3a <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	2200      	movs	r2, #0
 8005b5c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	2221      	movs	r2, #33	@ 0x21
 8005b64:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005b66:	f7fc fe9b 	bl	80028a0 <HAL_GetTick>
 8005b6a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	88fa      	ldrh	r2, [r7, #6]
 8005b70:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	88fa      	ldrh	r2, [r7, #6]
 8005b78:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	689b      	ldr	r3, [r3, #8]
 8005b80:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005b84:	d108      	bne.n	8005b98 <HAL_UART_Transmit+0x68>
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	691b      	ldr	r3, [r3, #16]
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d104      	bne.n	8005b98 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8005b8e:	2300      	movs	r3, #0
 8005b90:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005b92:	68bb      	ldr	r3, [r7, #8]
 8005b94:	61bb      	str	r3, [r7, #24]
 8005b96:	e003      	b.n	8005ba0 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8005b98:	68bb      	ldr	r3, [r7, #8]
 8005b9a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005b9c:	2300      	movs	r3, #0
 8005b9e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005ba0:	e02f      	b.n	8005c02 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005ba2:	683b      	ldr	r3, [r7, #0]
 8005ba4:	9300      	str	r3, [sp, #0]
 8005ba6:	697b      	ldr	r3, [r7, #20]
 8005ba8:	2200      	movs	r2, #0
 8005baa:	2180      	movs	r1, #128	@ 0x80
 8005bac:	68f8      	ldr	r0, [r7, #12]
 8005bae:	f000 ff6f 	bl	8006a90 <UART_WaitOnFlagUntilTimeout>
 8005bb2:	4603      	mov	r3, r0
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d004      	beq.n	8005bc2 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	2220      	movs	r2, #32
 8005bbc:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8005bbe:	2303      	movs	r3, #3
 8005bc0:	e03b      	b.n	8005c3a <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8005bc2:	69fb      	ldr	r3, [r7, #28]
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d10b      	bne.n	8005be0 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005bc8:	69bb      	ldr	r3, [r7, #24]
 8005bca:	881a      	ldrh	r2, [r3, #0]
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005bd4:	b292      	uxth	r2, r2
 8005bd6:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005bd8:	69bb      	ldr	r3, [r7, #24]
 8005bda:	3302      	adds	r3, #2
 8005bdc:	61bb      	str	r3, [r7, #24]
 8005bde:	e007      	b.n	8005bf0 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005be0:	69fb      	ldr	r3, [r7, #28]
 8005be2:	781a      	ldrb	r2, [r3, #0]
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005bea:	69fb      	ldr	r3, [r7, #28]
 8005bec:	3301      	adds	r3, #1
 8005bee:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005bf6:	b29b      	uxth	r3, r3
 8005bf8:	3b01      	subs	r3, #1
 8005bfa:	b29a      	uxth	r2, r3
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005c08:	b29b      	uxth	r3, r3
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d1c9      	bne.n	8005ba2 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005c0e:	683b      	ldr	r3, [r7, #0]
 8005c10:	9300      	str	r3, [sp, #0]
 8005c12:	697b      	ldr	r3, [r7, #20]
 8005c14:	2200      	movs	r2, #0
 8005c16:	2140      	movs	r1, #64	@ 0x40
 8005c18:	68f8      	ldr	r0, [r7, #12]
 8005c1a:	f000 ff39 	bl	8006a90 <UART_WaitOnFlagUntilTimeout>
 8005c1e:	4603      	mov	r3, r0
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d004      	beq.n	8005c2e <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	2220      	movs	r2, #32
 8005c28:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8005c2a:	2303      	movs	r3, #3
 8005c2c:	e005      	b.n	8005c3a <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	2220      	movs	r2, #32
 8005c32:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8005c34:	2300      	movs	r3, #0
 8005c36:	e000      	b.n	8005c3a <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8005c38:	2302      	movs	r3, #2
  }
}
 8005c3a:	4618      	mov	r0, r3
 8005c3c:	3720      	adds	r7, #32
 8005c3e:	46bd      	mov	sp, r7
 8005c40:	bd80      	pop	{r7, pc}
	...

08005c44 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005c44:	b580      	push	{r7, lr}
 8005c46:	b0ba      	sub	sp, #232	@ 0xe8
 8005c48:	af00      	add	r7, sp, #0
 8005c4a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	69db      	ldr	r3, [r3, #28]
 8005c52:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	689b      	ldr	r3, [r3, #8]
 8005c66:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8005c6a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8005c6e:	f640 030f 	movw	r3, #2063	@ 0x80f
 8005c72:	4013      	ands	r3, r2
 8005c74:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8005c78:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d115      	bne.n	8005cac <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8005c80:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005c84:	f003 0320 	and.w	r3, r3, #32
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d00f      	beq.n	8005cac <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005c8c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005c90:	f003 0320 	and.w	r3, r3, #32
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d009      	beq.n	8005cac <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	f000 82ca 	beq.w	8006236 <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005ca6:	6878      	ldr	r0, [r7, #4]
 8005ca8:	4798      	blx	r3
      }
      return;
 8005caa:	e2c4      	b.n	8006236 <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8005cac:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	f000 8117 	beq.w	8005ee4 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8005cb6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005cba:	f003 0301 	and.w	r3, r3, #1
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d106      	bne.n	8005cd0 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8005cc2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8005cc6:	4b85      	ldr	r3, [pc, #532]	@ (8005edc <HAL_UART_IRQHandler+0x298>)
 8005cc8:	4013      	ands	r3, r2
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	f000 810a 	beq.w	8005ee4 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005cd0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005cd4:	f003 0301 	and.w	r3, r3, #1
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d011      	beq.n	8005d00 <HAL_UART_IRQHandler+0xbc>
 8005cdc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005ce0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d00b      	beq.n	8005d00 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	2201      	movs	r2, #1
 8005cee:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005cf6:	f043 0201 	orr.w	r2, r3, #1
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005d00:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005d04:	f003 0302 	and.w	r3, r3, #2
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d011      	beq.n	8005d30 <HAL_UART_IRQHandler+0xec>
 8005d0c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005d10:	f003 0301 	and.w	r3, r3, #1
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d00b      	beq.n	8005d30 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	2202      	movs	r2, #2
 8005d1e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005d26:	f043 0204 	orr.w	r2, r3, #4
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005d30:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005d34:	f003 0304 	and.w	r3, r3, #4
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d011      	beq.n	8005d60 <HAL_UART_IRQHandler+0x11c>
 8005d3c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005d40:	f003 0301 	and.w	r3, r3, #1
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d00b      	beq.n	8005d60 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	2204      	movs	r2, #4
 8005d4e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005d56:	f043 0202 	orr.w	r2, r3, #2
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005d60:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005d64:	f003 0308 	and.w	r3, r3, #8
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d017      	beq.n	8005d9c <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005d6c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005d70:	f003 0320 	and.w	r3, r3, #32
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d105      	bne.n	8005d84 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8005d78:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005d7c:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d00b      	beq.n	8005d9c <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	2208      	movs	r2, #8
 8005d8a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005d92:	f043 0208 	orr.w	r2, r3, #8
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005d9c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005da0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d012      	beq.n	8005dce <HAL_UART_IRQHandler+0x18a>
 8005da8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005dac:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d00c      	beq.n	8005dce <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005dbc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005dc4:	f043 0220 	orr.w	r2, r3, #32
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	f000 8230 	beq.w	800623a <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8005dda:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005dde:	f003 0320 	and.w	r3, r3, #32
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d00d      	beq.n	8005e02 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005de6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005dea:	f003 0320 	and.w	r3, r3, #32
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d007      	beq.n	8005e02 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d003      	beq.n	8005e02 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005dfe:	6878      	ldr	r0, [r7, #4]
 8005e00:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005e08:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	689b      	ldr	r3, [r3, #8]
 8005e12:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e16:	2b40      	cmp	r3, #64	@ 0x40
 8005e18:	d005      	beq.n	8005e26 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005e1a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005e1e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d04f      	beq.n	8005ec6 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005e26:	6878      	ldr	r0, [r7, #4]
 8005e28:	f000 ff66 	bl	8006cf8 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	689b      	ldr	r3, [r3, #8]
 8005e32:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e36:	2b40      	cmp	r3, #64	@ 0x40
 8005e38:	d141      	bne.n	8005ebe <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	3308      	adds	r3, #8
 8005e40:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e44:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005e48:	e853 3f00 	ldrex	r3, [r3]
 8005e4c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005e50:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005e54:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005e58:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	3308      	adds	r3, #8
 8005e62:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005e66:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005e6a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e6e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005e72:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005e76:	e841 2300 	strex	r3, r2, [r1]
 8005e7a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005e7e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d1d9      	bne.n	8005e3a <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d013      	beq.n	8005eb6 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005e92:	4a13      	ldr	r2, [pc, #76]	@ (8005ee0 <HAL_UART_IRQHandler+0x29c>)
 8005e94:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005e9a:	4618      	mov	r0, r3
 8005e9c:	f7fc ff68 	bl	8002d70 <HAL_DMA_Abort_IT>
 8005ea0:	4603      	mov	r3, r0
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d017      	beq.n	8005ed6 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005eaa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005eac:	687a      	ldr	r2, [r7, #4]
 8005eae:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8005eb0:	4610      	mov	r0, r2
 8005eb2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005eb4:	e00f      	b.n	8005ed6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005eb6:	6878      	ldr	r0, [r7, #4]
 8005eb8:	f000 f9de 	bl	8006278 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ebc:	e00b      	b.n	8005ed6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005ebe:	6878      	ldr	r0, [r7, #4]
 8005ec0:	f000 f9da 	bl	8006278 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ec4:	e007      	b.n	8005ed6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005ec6:	6878      	ldr	r0, [r7, #4]
 8005ec8:	f000 f9d6 	bl	8006278 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	2200      	movs	r2, #0
 8005ed0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8005ed4:	e1b1      	b.n	800623a <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ed6:	bf00      	nop
    return;
 8005ed8:	e1af      	b.n	800623a <HAL_UART_IRQHandler+0x5f6>
 8005eda:	bf00      	nop
 8005edc:	04000120 	.word	0x04000120
 8005ee0:	08006fa9 	.word	0x08006fa9

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005ee8:	2b01      	cmp	r3, #1
 8005eea:	f040 816a 	bne.w	80061c2 <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005eee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005ef2:	f003 0310 	and.w	r3, r3, #16
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	f000 8163 	beq.w	80061c2 <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005efc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005f00:	f003 0310 	and.w	r3, r3, #16
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	f000 815c 	beq.w	80061c2 <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	2210      	movs	r2, #16
 8005f10:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	689b      	ldr	r3, [r3, #8]
 8005f18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f1c:	2b40      	cmp	r3, #64	@ 0x40
 8005f1e:	f040 80d4 	bne.w	80060ca <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	685b      	ldr	r3, [r3, #4]
 8005f2a:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005f2e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	f000 80ad 	beq.w	8006092 <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005f3e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005f42:	429a      	cmp	r2, r3
 8005f44:	f080 80a5 	bcs.w	8006092 <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005f4e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	f003 0320 	and.w	r3, r3, #32
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	f040 8086 	bne.w	8006070 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f6c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005f70:	e853 3f00 	ldrex	r3, [r3]
 8005f74:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005f78:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005f7c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005f80:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	461a      	mov	r2, r3
 8005f8a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005f8e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005f92:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f96:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005f9a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005f9e:	e841 2300 	strex	r3, r2, [r1]
 8005fa2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005fa6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d1da      	bne.n	8005f64 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	3308      	adds	r3, #8
 8005fb4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fb6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005fb8:	e853 3f00 	ldrex	r3, [r3]
 8005fbc:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005fbe:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005fc0:	f023 0301 	bic.w	r3, r3, #1
 8005fc4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	3308      	adds	r3, #8
 8005fce:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005fd2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005fd6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fd8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005fda:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005fde:	e841 2300 	strex	r3, r2, [r1]
 8005fe2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005fe4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d1e1      	bne.n	8005fae <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	3308      	adds	r3, #8
 8005ff0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ff2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005ff4:	e853 3f00 	ldrex	r3, [r3]
 8005ff8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005ffa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005ffc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006000:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	3308      	adds	r3, #8
 800600a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800600e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006010:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006012:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006014:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006016:	e841 2300 	strex	r3, r2, [r1]
 800601a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800601c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800601e:	2b00      	cmp	r3, #0
 8006020:	d1e3      	bne.n	8005fea <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	2220      	movs	r2, #32
 8006026:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	2200      	movs	r2, #0
 800602e:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006036:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006038:	e853 3f00 	ldrex	r3, [r3]
 800603c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800603e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006040:	f023 0310 	bic.w	r3, r3, #16
 8006044:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	461a      	mov	r2, r3
 800604e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006052:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006054:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006056:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006058:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800605a:	e841 2300 	strex	r3, r2, [r1]
 800605e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006060:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006062:	2b00      	cmp	r3, #0
 8006064:	d1e4      	bne.n	8006030 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800606a:	4618      	mov	r0, r3
 800606c:	f7fc fe42 	bl	8002cf4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	2202      	movs	r2, #2
 8006074:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006082:	b29b      	uxth	r3, r3
 8006084:	1ad3      	subs	r3, r2, r3
 8006086:	b29b      	uxth	r3, r3
 8006088:	4619      	mov	r1, r3
 800608a:	6878      	ldr	r0, [r7, #4]
 800608c:	f7fa fd2e 	bl	8000aec <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8006090:	e0d5      	b.n	800623e <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006098:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800609c:	429a      	cmp	r2, r3
 800609e:	f040 80ce 	bne.w	800623e <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	f003 0320 	and.w	r3, r3, #32
 80060ae:	2b20      	cmp	r3, #32
 80060b0:	f040 80c5 	bne.w	800623e <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	2202      	movs	r2, #2
 80060b8:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80060c0:	4619      	mov	r1, r3
 80060c2:	6878      	ldr	r0, [r7, #4]
 80060c4:	f7fa fd12 	bl	8000aec <HAL_UARTEx_RxEventCallback>
      return;
 80060c8:	e0b9      	b.n	800623e <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80060d6:	b29b      	uxth	r3, r3
 80060d8:	1ad3      	subs	r3, r2, r3
 80060da:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80060e4:	b29b      	uxth	r3, r3
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	f000 80ab 	beq.w	8006242 <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 80060ec:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	f000 80a6 	beq.w	8006242 <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80060fe:	e853 3f00 	ldrex	r3, [r3]
 8006102:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006104:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006106:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800610a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	461a      	mov	r2, r3
 8006114:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006118:	647b      	str	r3, [r7, #68]	@ 0x44
 800611a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800611c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800611e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006120:	e841 2300 	strex	r3, r2, [r1]
 8006124:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006126:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006128:	2b00      	cmp	r3, #0
 800612a:	d1e4      	bne.n	80060f6 <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	3308      	adds	r3, #8
 8006132:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006134:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006136:	e853 3f00 	ldrex	r3, [r3]
 800613a:	623b      	str	r3, [r7, #32]
   return(result);
 800613c:	6a3b      	ldr	r3, [r7, #32]
 800613e:	f023 0301 	bic.w	r3, r3, #1
 8006142:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	3308      	adds	r3, #8
 800614c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006150:	633a      	str	r2, [r7, #48]	@ 0x30
 8006152:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006154:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006156:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006158:	e841 2300 	strex	r3, r2, [r1]
 800615c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800615e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006160:	2b00      	cmp	r3, #0
 8006162:	d1e3      	bne.n	800612c <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	2220      	movs	r2, #32
 8006168:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	2200      	movs	r2, #0
 8006170:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	2200      	movs	r2, #0
 8006176:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800617e:	693b      	ldr	r3, [r7, #16]
 8006180:	e853 3f00 	ldrex	r3, [r3]
 8006184:	60fb      	str	r3, [r7, #12]
   return(result);
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	f023 0310 	bic.w	r3, r3, #16
 800618c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	461a      	mov	r2, r3
 8006196:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800619a:	61fb      	str	r3, [r7, #28]
 800619c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800619e:	69b9      	ldr	r1, [r7, #24]
 80061a0:	69fa      	ldr	r2, [r7, #28]
 80061a2:	e841 2300 	strex	r3, r2, [r1]
 80061a6:	617b      	str	r3, [r7, #20]
   return(result);
 80061a8:	697b      	ldr	r3, [r7, #20]
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d1e4      	bne.n	8006178 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	2202      	movs	r2, #2
 80061b2:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80061b4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80061b8:	4619      	mov	r1, r3
 80061ba:	6878      	ldr	r0, [r7, #4]
 80061bc:	f7fa fc96 	bl	8000aec <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80061c0:	e03f      	b.n	8006242 <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80061c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80061c6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d00e      	beq.n	80061ec <HAL_UART_IRQHandler+0x5a8>
 80061ce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80061d2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d008      	beq.n	80061ec <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80061e2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80061e4:	6878      	ldr	r0, [r7, #4]
 80061e6:	f000 ff1f 	bl	8007028 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80061ea:	e02d      	b.n	8006248 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 80061ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80061f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d00e      	beq.n	8006216 <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80061f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80061fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006200:	2b00      	cmp	r3, #0
 8006202:	d008      	beq.n	8006216 <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006208:	2b00      	cmp	r3, #0
 800620a:	d01c      	beq.n	8006246 <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006210:	6878      	ldr	r0, [r7, #4]
 8006212:	4798      	blx	r3
    }
    return;
 8006214:	e017      	b.n	8006246 <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006216:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800621a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800621e:	2b00      	cmp	r3, #0
 8006220:	d012      	beq.n	8006248 <HAL_UART_IRQHandler+0x604>
 8006222:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006226:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800622a:	2b00      	cmp	r3, #0
 800622c:	d00c      	beq.n	8006248 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 800622e:	6878      	ldr	r0, [r7, #4]
 8006230:	f000 fed0 	bl	8006fd4 <UART_EndTransmit_IT>
    return;
 8006234:	e008      	b.n	8006248 <HAL_UART_IRQHandler+0x604>
      return;
 8006236:	bf00      	nop
 8006238:	e006      	b.n	8006248 <HAL_UART_IRQHandler+0x604>
    return;
 800623a:	bf00      	nop
 800623c:	e004      	b.n	8006248 <HAL_UART_IRQHandler+0x604>
      return;
 800623e:	bf00      	nop
 8006240:	e002      	b.n	8006248 <HAL_UART_IRQHandler+0x604>
      return;
 8006242:	bf00      	nop
 8006244:	e000      	b.n	8006248 <HAL_UART_IRQHandler+0x604>
    return;
 8006246:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8006248:	37e8      	adds	r7, #232	@ 0xe8
 800624a:	46bd      	mov	sp, r7
 800624c:	bd80      	pop	{r7, pc}
 800624e:	bf00      	nop

08006250 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006250:	b480      	push	{r7}
 8006252:	b083      	sub	sp, #12
 8006254:	af00      	add	r7, sp, #0
 8006256:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8006258:	bf00      	nop
 800625a:	370c      	adds	r7, #12
 800625c:	46bd      	mov	sp, r7
 800625e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006262:	4770      	bx	lr

08006264 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006264:	b480      	push	{r7}
 8006266:	b083      	sub	sp, #12
 8006268:	af00      	add	r7, sp, #0
 800626a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800626c:	bf00      	nop
 800626e:	370c      	adds	r7, #12
 8006270:	46bd      	mov	sp, r7
 8006272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006276:	4770      	bx	lr

08006278 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006278:	b480      	push	{r7}
 800627a:	b083      	sub	sp, #12
 800627c:	af00      	add	r7, sp, #0
 800627e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006280:	bf00      	nop
 8006282:	370c      	adds	r7, #12
 8006284:	46bd      	mov	sp, r7
 8006286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800628a:	4770      	bx	lr

0800628c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800628c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006290:	b08a      	sub	sp, #40	@ 0x28
 8006292:	af00      	add	r7, sp, #0
 8006294:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006296:	2300      	movs	r3, #0
 8006298:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	689a      	ldr	r2, [r3, #8]
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	691b      	ldr	r3, [r3, #16]
 80062a4:	431a      	orrs	r2, r3
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	695b      	ldr	r3, [r3, #20]
 80062aa:	431a      	orrs	r2, r3
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	69db      	ldr	r3, [r3, #28]
 80062b0:	4313      	orrs	r3, r2
 80062b2:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	681a      	ldr	r2, [r3, #0]
 80062ba:	4ba4      	ldr	r3, [pc, #656]	@ (800654c <UART_SetConfig+0x2c0>)
 80062bc:	4013      	ands	r3, r2
 80062be:	68fa      	ldr	r2, [r7, #12]
 80062c0:	6812      	ldr	r2, [r2, #0]
 80062c2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80062c4:	430b      	orrs	r3, r1
 80062c6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	685b      	ldr	r3, [r3, #4]
 80062ce:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	68da      	ldr	r2, [r3, #12]
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	430a      	orrs	r2, r1
 80062dc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	699b      	ldr	r3, [r3, #24]
 80062e2:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	4a99      	ldr	r2, [pc, #612]	@ (8006550 <UART_SetConfig+0x2c4>)
 80062ea:	4293      	cmp	r3, r2
 80062ec:	d004      	beq.n	80062f8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	6a1b      	ldr	r3, [r3, #32]
 80062f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80062f4:	4313      	orrs	r3, r2
 80062f6:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	689b      	ldr	r3, [r3, #8]
 80062fe:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006308:	430a      	orrs	r2, r1
 800630a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	4a90      	ldr	r2, [pc, #576]	@ (8006554 <UART_SetConfig+0x2c8>)
 8006312:	4293      	cmp	r3, r2
 8006314:	d126      	bne.n	8006364 <UART_SetConfig+0xd8>
 8006316:	4b90      	ldr	r3, [pc, #576]	@ (8006558 <UART_SetConfig+0x2cc>)
 8006318:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800631c:	f003 0303 	and.w	r3, r3, #3
 8006320:	2b03      	cmp	r3, #3
 8006322:	d81b      	bhi.n	800635c <UART_SetConfig+0xd0>
 8006324:	a201      	add	r2, pc, #4	@ (adr r2, 800632c <UART_SetConfig+0xa0>)
 8006326:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800632a:	bf00      	nop
 800632c:	0800633d 	.word	0x0800633d
 8006330:	0800634d 	.word	0x0800634d
 8006334:	08006345 	.word	0x08006345
 8006338:	08006355 	.word	0x08006355
 800633c:	2301      	movs	r3, #1
 800633e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006342:	e116      	b.n	8006572 <UART_SetConfig+0x2e6>
 8006344:	2302      	movs	r3, #2
 8006346:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800634a:	e112      	b.n	8006572 <UART_SetConfig+0x2e6>
 800634c:	2304      	movs	r3, #4
 800634e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006352:	e10e      	b.n	8006572 <UART_SetConfig+0x2e6>
 8006354:	2308      	movs	r3, #8
 8006356:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800635a:	e10a      	b.n	8006572 <UART_SetConfig+0x2e6>
 800635c:	2310      	movs	r3, #16
 800635e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006362:	e106      	b.n	8006572 <UART_SetConfig+0x2e6>
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	4a7c      	ldr	r2, [pc, #496]	@ (800655c <UART_SetConfig+0x2d0>)
 800636a:	4293      	cmp	r3, r2
 800636c:	d138      	bne.n	80063e0 <UART_SetConfig+0x154>
 800636e:	4b7a      	ldr	r3, [pc, #488]	@ (8006558 <UART_SetConfig+0x2cc>)
 8006370:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006374:	f003 030c 	and.w	r3, r3, #12
 8006378:	2b0c      	cmp	r3, #12
 800637a:	d82d      	bhi.n	80063d8 <UART_SetConfig+0x14c>
 800637c:	a201      	add	r2, pc, #4	@ (adr r2, 8006384 <UART_SetConfig+0xf8>)
 800637e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006382:	bf00      	nop
 8006384:	080063b9 	.word	0x080063b9
 8006388:	080063d9 	.word	0x080063d9
 800638c:	080063d9 	.word	0x080063d9
 8006390:	080063d9 	.word	0x080063d9
 8006394:	080063c9 	.word	0x080063c9
 8006398:	080063d9 	.word	0x080063d9
 800639c:	080063d9 	.word	0x080063d9
 80063a0:	080063d9 	.word	0x080063d9
 80063a4:	080063c1 	.word	0x080063c1
 80063a8:	080063d9 	.word	0x080063d9
 80063ac:	080063d9 	.word	0x080063d9
 80063b0:	080063d9 	.word	0x080063d9
 80063b4:	080063d1 	.word	0x080063d1
 80063b8:	2300      	movs	r3, #0
 80063ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80063be:	e0d8      	b.n	8006572 <UART_SetConfig+0x2e6>
 80063c0:	2302      	movs	r3, #2
 80063c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80063c6:	e0d4      	b.n	8006572 <UART_SetConfig+0x2e6>
 80063c8:	2304      	movs	r3, #4
 80063ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80063ce:	e0d0      	b.n	8006572 <UART_SetConfig+0x2e6>
 80063d0:	2308      	movs	r3, #8
 80063d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80063d6:	e0cc      	b.n	8006572 <UART_SetConfig+0x2e6>
 80063d8:	2310      	movs	r3, #16
 80063da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80063de:	e0c8      	b.n	8006572 <UART_SetConfig+0x2e6>
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	4a5e      	ldr	r2, [pc, #376]	@ (8006560 <UART_SetConfig+0x2d4>)
 80063e6:	4293      	cmp	r3, r2
 80063e8:	d125      	bne.n	8006436 <UART_SetConfig+0x1aa>
 80063ea:	4b5b      	ldr	r3, [pc, #364]	@ (8006558 <UART_SetConfig+0x2cc>)
 80063ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80063f0:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80063f4:	2b30      	cmp	r3, #48	@ 0x30
 80063f6:	d016      	beq.n	8006426 <UART_SetConfig+0x19a>
 80063f8:	2b30      	cmp	r3, #48	@ 0x30
 80063fa:	d818      	bhi.n	800642e <UART_SetConfig+0x1a2>
 80063fc:	2b20      	cmp	r3, #32
 80063fe:	d00a      	beq.n	8006416 <UART_SetConfig+0x18a>
 8006400:	2b20      	cmp	r3, #32
 8006402:	d814      	bhi.n	800642e <UART_SetConfig+0x1a2>
 8006404:	2b00      	cmp	r3, #0
 8006406:	d002      	beq.n	800640e <UART_SetConfig+0x182>
 8006408:	2b10      	cmp	r3, #16
 800640a:	d008      	beq.n	800641e <UART_SetConfig+0x192>
 800640c:	e00f      	b.n	800642e <UART_SetConfig+0x1a2>
 800640e:	2300      	movs	r3, #0
 8006410:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006414:	e0ad      	b.n	8006572 <UART_SetConfig+0x2e6>
 8006416:	2302      	movs	r3, #2
 8006418:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800641c:	e0a9      	b.n	8006572 <UART_SetConfig+0x2e6>
 800641e:	2304      	movs	r3, #4
 8006420:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006424:	e0a5      	b.n	8006572 <UART_SetConfig+0x2e6>
 8006426:	2308      	movs	r3, #8
 8006428:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800642c:	e0a1      	b.n	8006572 <UART_SetConfig+0x2e6>
 800642e:	2310      	movs	r3, #16
 8006430:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006434:	e09d      	b.n	8006572 <UART_SetConfig+0x2e6>
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	4a4a      	ldr	r2, [pc, #296]	@ (8006564 <UART_SetConfig+0x2d8>)
 800643c:	4293      	cmp	r3, r2
 800643e:	d125      	bne.n	800648c <UART_SetConfig+0x200>
 8006440:	4b45      	ldr	r3, [pc, #276]	@ (8006558 <UART_SetConfig+0x2cc>)
 8006442:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006446:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800644a:	2bc0      	cmp	r3, #192	@ 0xc0
 800644c:	d016      	beq.n	800647c <UART_SetConfig+0x1f0>
 800644e:	2bc0      	cmp	r3, #192	@ 0xc0
 8006450:	d818      	bhi.n	8006484 <UART_SetConfig+0x1f8>
 8006452:	2b80      	cmp	r3, #128	@ 0x80
 8006454:	d00a      	beq.n	800646c <UART_SetConfig+0x1e0>
 8006456:	2b80      	cmp	r3, #128	@ 0x80
 8006458:	d814      	bhi.n	8006484 <UART_SetConfig+0x1f8>
 800645a:	2b00      	cmp	r3, #0
 800645c:	d002      	beq.n	8006464 <UART_SetConfig+0x1d8>
 800645e:	2b40      	cmp	r3, #64	@ 0x40
 8006460:	d008      	beq.n	8006474 <UART_SetConfig+0x1e8>
 8006462:	e00f      	b.n	8006484 <UART_SetConfig+0x1f8>
 8006464:	2300      	movs	r3, #0
 8006466:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800646a:	e082      	b.n	8006572 <UART_SetConfig+0x2e6>
 800646c:	2302      	movs	r3, #2
 800646e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006472:	e07e      	b.n	8006572 <UART_SetConfig+0x2e6>
 8006474:	2304      	movs	r3, #4
 8006476:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800647a:	e07a      	b.n	8006572 <UART_SetConfig+0x2e6>
 800647c:	2308      	movs	r3, #8
 800647e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006482:	e076      	b.n	8006572 <UART_SetConfig+0x2e6>
 8006484:	2310      	movs	r3, #16
 8006486:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800648a:	e072      	b.n	8006572 <UART_SetConfig+0x2e6>
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	4a35      	ldr	r2, [pc, #212]	@ (8006568 <UART_SetConfig+0x2dc>)
 8006492:	4293      	cmp	r3, r2
 8006494:	d12a      	bne.n	80064ec <UART_SetConfig+0x260>
 8006496:	4b30      	ldr	r3, [pc, #192]	@ (8006558 <UART_SetConfig+0x2cc>)
 8006498:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800649c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80064a0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80064a4:	d01a      	beq.n	80064dc <UART_SetConfig+0x250>
 80064a6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80064aa:	d81b      	bhi.n	80064e4 <UART_SetConfig+0x258>
 80064ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80064b0:	d00c      	beq.n	80064cc <UART_SetConfig+0x240>
 80064b2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80064b6:	d815      	bhi.n	80064e4 <UART_SetConfig+0x258>
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d003      	beq.n	80064c4 <UART_SetConfig+0x238>
 80064bc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80064c0:	d008      	beq.n	80064d4 <UART_SetConfig+0x248>
 80064c2:	e00f      	b.n	80064e4 <UART_SetConfig+0x258>
 80064c4:	2300      	movs	r3, #0
 80064c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80064ca:	e052      	b.n	8006572 <UART_SetConfig+0x2e6>
 80064cc:	2302      	movs	r3, #2
 80064ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80064d2:	e04e      	b.n	8006572 <UART_SetConfig+0x2e6>
 80064d4:	2304      	movs	r3, #4
 80064d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80064da:	e04a      	b.n	8006572 <UART_SetConfig+0x2e6>
 80064dc:	2308      	movs	r3, #8
 80064de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80064e2:	e046      	b.n	8006572 <UART_SetConfig+0x2e6>
 80064e4:	2310      	movs	r3, #16
 80064e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80064ea:	e042      	b.n	8006572 <UART_SetConfig+0x2e6>
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	4a17      	ldr	r2, [pc, #92]	@ (8006550 <UART_SetConfig+0x2c4>)
 80064f2:	4293      	cmp	r3, r2
 80064f4:	d13a      	bne.n	800656c <UART_SetConfig+0x2e0>
 80064f6:	4b18      	ldr	r3, [pc, #96]	@ (8006558 <UART_SetConfig+0x2cc>)
 80064f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80064fc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006500:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006504:	d01a      	beq.n	800653c <UART_SetConfig+0x2b0>
 8006506:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800650a:	d81b      	bhi.n	8006544 <UART_SetConfig+0x2b8>
 800650c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006510:	d00c      	beq.n	800652c <UART_SetConfig+0x2a0>
 8006512:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006516:	d815      	bhi.n	8006544 <UART_SetConfig+0x2b8>
 8006518:	2b00      	cmp	r3, #0
 800651a:	d003      	beq.n	8006524 <UART_SetConfig+0x298>
 800651c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006520:	d008      	beq.n	8006534 <UART_SetConfig+0x2a8>
 8006522:	e00f      	b.n	8006544 <UART_SetConfig+0x2b8>
 8006524:	2300      	movs	r3, #0
 8006526:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800652a:	e022      	b.n	8006572 <UART_SetConfig+0x2e6>
 800652c:	2302      	movs	r3, #2
 800652e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006532:	e01e      	b.n	8006572 <UART_SetConfig+0x2e6>
 8006534:	2304      	movs	r3, #4
 8006536:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800653a:	e01a      	b.n	8006572 <UART_SetConfig+0x2e6>
 800653c:	2308      	movs	r3, #8
 800653e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006542:	e016      	b.n	8006572 <UART_SetConfig+0x2e6>
 8006544:	2310      	movs	r3, #16
 8006546:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800654a:	e012      	b.n	8006572 <UART_SetConfig+0x2e6>
 800654c:	efff69f3 	.word	0xefff69f3
 8006550:	40008000 	.word	0x40008000
 8006554:	40013800 	.word	0x40013800
 8006558:	40021000 	.word	0x40021000
 800655c:	40004400 	.word	0x40004400
 8006560:	40004800 	.word	0x40004800
 8006564:	40004c00 	.word	0x40004c00
 8006568:	40005000 	.word	0x40005000
 800656c:	2310      	movs	r3, #16
 800656e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	4a9f      	ldr	r2, [pc, #636]	@ (80067f4 <UART_SetConfig+0x568>)
 8006578:	4293      	cmp	r3, r2
 800657a:	d17a      	bne.n	8006672 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800657c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006580:	2b08      	cmp	r3, #8
 8006582:	d824      	bhi.n	80065ce <UART_SetConfig+0x342>
 8006584:	a201      	add	r2, pc, #4	@ (adr r2, 800658c <UART_SetConfig+0x300>)
 8006586:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800658a:	bf00      	nop
 800658c:	080065b1 	.word	0x080065b1
 8006590:	080065cf 	.word	0x080065cf
 8006594:	080065b9 	.word	0x080065b9
 8006598:	080065cf 	.word	0x080065cf
 800659c:	080065bf 	.word	0x080065bf
 80065a0:	080065cf 	.word	0x080065cf
 80065a4:	080065cf 	.word	0x080065cf
 80065a8:	080065cf 	.word	0x080065cf
 80065ac:	080065c7 	.word	0x080065c7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80065b0:	f7fd fda4 	bl	80040fc <HAL_RCC_GetPCLK1Freq>
 80065b4:	61f8      	str	r0, [r7, #28]
        break;
 80065b6:	e010      	b.n	80065da <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80065b8:	4b8f      	ldr	r3, [pc, #572]	@ (80067f8 <UART_SetConfig+0x56c>)
 80065ba:	61fb      	str	r3, [r7, #28]
        break;
 80065bc:	e00d      	b.n	80065da <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80065be:	f7fd fd05 	bl	8003fcc <HAL_RCC_GetSysClockFreq>
 80065c2:	61f8      	str	r0, [r7, #28]
        break;
 80065c4:	e009      	b.n	80065da <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80065c6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80065ca:	61fb      	str	r3, [r7, #28]
        break;
 80065cc:	e005      	b.n	80065da <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80065ce:	2300      	movs	r3, #0
 80065d0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80065d2:	2301      	movs	r3, #1
 80065d4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80065d8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80065da:	69fb      	ldr	r3, [r7, #28]
 80065dc:	2b00      	cmp	r3, #0
 80065de:	f000 80fb 	beq.w	80067d8 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	685a      	ldr	r2, [r3, #4]
 80065e6:	4613      	mov	r3, r2
 80065e8:	005b      	lsls	r3, r3, #1
 80065ea:	4413      	add	r3, r2
 80065ec:	69fa      	ldr	r2, [r7, #28]
 80065ee:	429a      	cmp	r2, r3
 80065f0:	d305      	bcc.n	80065fe <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	685b      	ldr	r3, [r3, #4]
 80065f6:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80065f8:	69fa      	ldr	r2, [r7, #28]
 80065fa:	429a      	cmp	r2, r3
 80065fc:	d903      	bls.n	8006606 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80065fe:	2301      	movs	r3, #1
 8006600:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006604:	e0e8      	b.n	80067d8 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8006606:	69fb      	ldr	r3, [r7, #28]
 8006608:	2200      	movs	r2, #0
 800660a:	461c      	mov	r4, r3
 800660c:	4615      	mov	r5, r2
 800660e:	f04f 0200 	mov.w	r2, #0
 8006612:	f04f 0300 	mov.w	r3, #0
 8006616:	022b      	lsls	r3, r5, #8
 8006618:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800661c:	0222      	lsls	r2, r4, #8
 800661e:	68f9      	ldr	r1, [r7, #12]
 8006620:	6849      	ldr	r1, [r1, #4]
 8006622:	0849      	lsrs	r1, r1, #1
 8006624:	2000      	movs	r0, #0
 8006626:	4688      	mov	r8, r1
 8006628:	4681      	mov	r9, r0
 800662a:	eb12 0a08 	adds.w	sl, r2, r8
 800662e:	eb43 0b09 	adc.w	fp, r3, r9
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	685b      	ldr	r3, [r3, #4]
 8006636:	2200      	movs	r2, #0
 8006638:	603b      	str	r3, [r7, #0]
 800663a:	607a      	str	r2, [r7, #4]
 800663c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006640:	4650      	mov	r0, sl
 8006642:	4659      	mov	r1, fp
 8006644:	f7fa f808 	bl	8000658 <__aeabi_uldivmod>
 8006648:	4602      	mov	r2, r0
 800664a:	460b      	mov	r3, r1
 800664c:	4613      	mov	r3, r2
 800664e:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006650:	69bb      	ldr	r3, [r7, #24]
 8006652:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006656:	d308      	bcc.n	800666a <UART_SetConfig+0x3de>
 8006658:	69bb      	ldr	r3, [r7, #24]
 800665a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800665e:	d204      	bcs.n	800666a <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	69ba      	ldr	r2, [r7, #24]
 8006666:	60da      	str	r2, [r3, #12]
 8006668:	e0b6      	b.n	80067d8 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800666a:	2301      	movs	r3, #1
 800666c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006670:	e0b2      	b.n	80067d8 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	69db      	ldr	r3, [r3, #28]
 8006676:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800667a:	d15e      	bne.n	800673a <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 800667c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006680:	2b08      	cmp	r3, #8
 8006682:	d828      	bhi.n	80066d6 <UART_SetConfig+0x44a>
 8006684:	a201      	add	r2, pc, #4	@ (adr r2, 800668c <UART_SetConfig+0x400>)
 8006686:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800668a:	bf00      	nop
 800668c:	080066b1 	.word	0x080066b1
 8006690:	080066b9 	.word	0x080066b9
 8006694:	080066c1 	.word	0x080066c1
 8006698:	080066d7 	.word	0x080066d7
 800669c:	080066c7 	.word	0x080066c7
 80066a0:	080066d7 	.word	0x080066d7
 80066a4:	080066d7 	.word	0x080066d7
 80066a8:	080066d7 	.word	0x080066d7
 80066ac:	080066cf 	.word	0x080066cf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80066b0:	f7fd fd24 	bl	80040fc <HAL_RCC_GetPCLK1Freq>
 80066b4:	61f8      	str	r0, [r7, #28]
        break;
 80066b6:	e014      	b.n	80066e2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80066b8:	f7fd fd36 	bl	8004128 <HAL_RCC_GetPCLK2Freq>
 80066bc:	61f8      	str	r0, [r7, #28]
        break;
 80066be:	e010      	b.n	80066e2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80066c0:	4b4d      	ldr	r3, [pc, #308]	@ (80067f8 <UART_SetConfig+0x56c>)
 80066c2:	61fb      	str	r3, [r7, #28]
        break;
 80066c4:	e00d      	b.n	80066e2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80066c6:	f7fd fc81 	bl	8003fcc <HAL_RCC_GetSysClockFreq>
 80066ca:	61f8      	str	r0, [r7, #28]
        break;
 80066cc:	e009      	b.n	80066e2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80066ce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80066d2:	61fb      	str	r3, [r7, #28]
        break;
 80066d4:	e005      	b.n	80066e2 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80066d6:	2300      	movs	r3, #0
 80066d8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80066da:	2301      	movs	r3, #1
 80066dc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80066e0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80066e2:	69fb      	ldr	r3, [r7, #28]
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d077      	beq.n	80067d8 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80066e8:	69fb      	ldr	r3, [r7, #28]
 80066ea:	005a      	lsls	r2, r3, #1
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	685b      	ldr	r3, [r3, #4]
 80066f0:	085b      	lsrs	r3, r3, #1
 80066f2:	441a      	add	r2, r3
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	685b      	ldr	r3, [r3, #4]
 80066f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80066fc:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80066fe:	69bb      	ldr	r3, [r7, #24]
 8006700:	2b0f      	cmp	r3, #15
 8006702:	d916      	bls.n	8006732 <UART_SetConfig+0x4a6>
 8006704:	69bb      	ldr	r3, [r7, #24]
 8006706:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800670a:	d212      	bcs.n	8006732 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800670c:	69bb      	ldr	r3, [r7, #24]
 800670e:	b29b      	uxth	r3, r3
 8006710:	f023 030f 	bic.w	r3, r3, #15
 8006714:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006716:	69bb      	ldr	r3, [r7, #24]
 8006718:	085b      	lsrs	r3, r3, #1
 800671a:	b29b      	uxth	r3, r3
 800671c:	f003 0307 	and.w	r3, r3, #7
 8006720:	b29a      	uxth	r2, r3
 8006722:	8afb      	ldrh	r3, [r7, #22]
 8006724:	4313      	orrs	r3, r2
 8006726:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	8afa      	ldrh	r2, [r7, #22]
 800672e:	60da      	str	r2, [r3, #12]
 8006730:	e052      	b.n	80067d8 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8006732:	2301      	movs	r3, #1
 8006734:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006738:	e04e      	b.n	80067d8 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800673a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800673e:	2b08      	cmp	r3, #8
 8006740:	d827      	bhi.n	8006792 <UART_SetConfig+0x506>
 8006742:	a201      	add	r2, pc, #4	@ (adr r2, 8006748 <UART_SetConfig+0x4bc>)
 8006744:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006748:	0800676d 	.word	0x0800676d
 800674c:	08006775 	.word	0x08006775
 8006750:	0800677d 	.word	0x0800677d
 8006754:	08006793 	.word	0x08006793
 8006758:	08006783 	.word	0x08006783
 800675c:	08006793 	.word	0x08006793
 8006760:	08006793 	.word	0x08006793
 8006764:	08006793 	.word	0x08006793
 8006768:	0800678b 	.word	0x0800678b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800676c:	f7fd fcc6 	bl	80040fc <HAL_RCC_GetPCLK1Freq>
 8006770:	61f8      	str	r0, [r7, #28]
        break;
 8006772:	e014      	b.n	800679e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006774:	f7fd fcd8 	bl	8004128 <HAL_RCC_GetPCLK2Freq>
 8006778:	61f8      	str	r0, [r7, #28]
        break;
 800677a:	e010      	b.n	800679e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800677c:	4b1e      	ldr	r3, [pc, #120]	@ (80067f8 <UART_SetConfig+0x56c>)
 800677e:	61fb      	str	r3, [r7, #28]
        break;
 8006780:	e00d      	b.n	800679e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006782:	f7fd fc23 	bl	8003fcc <HAL_RCC_GetSysClockFreq>
 8006786:	61f8      	str	r0, [r7, #28]
        break;
 8006788:	e009      	b.n	800679e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800678a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800678e:	61fb      	str	r3, [r7, #28]
        break;
 8006790:	e005      	b.n	800679e <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8006792:	2300      	movs	r3, #0
 8006794:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006796:	2301      	movs	r3, #1
 8006798:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800679c:	bf00      	nop
    }

    if (pclk != 0U)
 800679e:	69fb      	ldr	r3, [r7, #28]
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d019      	beq.n	80067d8 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	685b      	ldr	r3, [r3, #4]
 80067a8:	085a      	lsrs	r2, r3, #1
 80067aa:	69fb      	ldr	r3, [r7, #28]
 80067ac:	441a      	add	r2, r3
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	685b      	ldr	r3, [r3, #4]
 80067b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80067b6:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80067b8:	69bb      	ldr	r3, [r7, #24]
 80067ba:	2b0f      	cmp	r3, #15
 80067bc:	d909      	bls.n	80067d2 <UART_SetConfig+0x546>
 80067be:	69bb      	ldr	r3, [r7, #24]
 80067c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80067c4:	d205      	bcs.n	80067d2 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80067c6:	69bb      	ldr	r3, [r7, #24]
 80067c8:	b29a      	uxth	r2, r3
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	60da      	str	r2, [r3, #12]
 80067d0:	e002      	b.n	80067d8 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80067d2:	2301      	movs	r3, #1
 80067d4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	2200      	movs	r2, #0
 80067dc:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	2200      	movs	r2, #0
 80067e2:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80067e4:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 80067e8:	4618      	mov	r0, r3
 80067ea:	3728      	adds	r7, #40	@ 0x28
 80067ec:	46bd      	mov	sp, r7
 80067ee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80067f2:	bf00      	nop
 80067f4:	40008000 	.word	0x40008000
 80067f8:	00f42400 	.word	0x00f42400

080067fc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80067fc:	b480      	push	{r7}
 80067fe:	b083      	sub	sp, #12
 8006800:	af00      	add	r7, sp, #0
 8006802:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006808:	f003 0308 	and.w	r3, r3, #8
 800680c:	2b00      	cmp	r3, #0
 800680e:	d00a      	beq.n	8006826 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	685b      	ldr	r3, [r3, #4]
 8006816:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	430a      	orrs	r2, r1
 8006824:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800682a:	f003 0301 	and.w	r3, r3, #1
 800682e:	2b00      	cmp	r3, #0
 8006830:	d00a      	beq.n	8006848 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	685b      	ldr	r3, [r3, #4]
 8006838:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	430a      	orrs	r2, r1
 8006846:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800684c:	f003 0302 	and.w	r3, r3, #2
 8006850:	2b00      	cmp	r3, #0
 8006852:	d00a      	beq.n	800686a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	685b      	ldr	r3, [r3, #4]
 800685a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	430a      	orrs	r2, r1
 8006868:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800686e:	f003 0304 	and.w	r3, r3, #4
 8006872:	2b00      	cmp	r3, #0
 8006874:	d00a      	beq.n	800688c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	685b      	ldr	r3, [r3, #4]
 800687c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	430a      	orrs	r2, r1
 800688a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006890:	f003 0310 	and.w	r3, r3, #16
 8006894:	2b00      	cmp	r3, #0
 8006896:	d00a      	beq.n	80068ae <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	689b      	ldr	r3, [r3, #8]
 800689e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	430a      	orrs	r2, r1
 80068ac:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068b2:	f003 0320 	and.w	r3, r3, #32
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d00a      	beq.n	80068d0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	689b      	ldr	r3, [r3, #8]
 80068c0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	430a      	orrs	r2, r1
 80068ce:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d01a      	beq.n	8006912 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	685b      	ldr	r3, [r3, #4]
 80068e2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	430a      	orrs	r2, r1
 80068f0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068f6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80068fa:	d10a      	bne.n	8006912 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	685b      	ldr	r3, [r3, #4]
 8006902:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	430a      	orrs	r2, r1
 8006910:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006916:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800691a:	2b00      	cmp	r3, #0
 800691c:	d00a      	beq.n	8006934 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	685b      	ldr	r3, [r3, #4]
 8006924:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	430a      	orrs	r2, r1
 8006932:	605a      	str	r2, [r3, #4]
  }
}
 8006934:	bf00      	nop
 8006936:	370c      	adds	r7, #12
 8006938:	46bd      	mov	sp, r7
 800693a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800693e:	4770      	bx	lr

08006940 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006940:	b580      	push	{r7, lr}
 8006942:	b098      	sub	sp, #96	@ 0x60
 8006944:	af02      	add	r7, sp, #8
 8006946:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	2200      	movs	r2, #0
 800694c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006950:	f7fb ffa6 	bl	80028a0 <HAL_GetTick>
 8006954:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	f003 0308 	and.w	r3, r3, #8
 8006960:	2b08      	cmp	r3, #8
 8006962:	d12e      	bne.n	80069c2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006964:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006968:	9300      	str	r3, [sp, #0]
 800696a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800696c:	2200      	movs	r2, #0
 800696e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006972:	6878      	ldr	r0, [r7, #4]
 8006974:	f000 f88c 	bl	8006a90 <UART_WaitOnFlagUntilTimeout>
 8006978:	4603      	mov	r3, r0
 800697a:	2b00      	cmp	r3, #0
 800697c:	d021      	beq.n	80069c2 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006984:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006986:	e853 3f00 	ldrex	r3, [r3]
 800698a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800698c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800698e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006992:	653b      	str	r3, [r7, #80]	@ 0x50
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	461a      	mov	r2, r3
 800699a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800699c:	647b      	str	r3, [r7, #68]	@ 0x44
 800699e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069a0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80069a2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80069a4:	e841 2300 	strex	r3, r2, [r1]
 80069a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80069aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d1e6      	bne.n	800697e <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	2220      	movs	r2, #32
 80069b4:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	2200      	movs	r2, #0
 80069ba:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80069be:	2303      	movs	r3, #3
 80069c0:	e062      	b.n	8006a88 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	f003 0304 	and.w	r3, r3, #4
 80069cc:	2b04      	cmp	r3, #4
 80069ce:	d149      	bne.n	8006a64 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80069d0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80069d4:	9300      	str	r3, [sp, #0]
 80069d6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80069d8:	2200      	movs	r2, #0
 80069da:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80069de:	6878      	ldr	r0, [r7, #4]
 80069e0:	f000 f856 	bl	8006a90 <UART_WaitOnFlagUntilTimeout>
 80069e4:	4603      	mov	r3, r0
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d03c      	beq.n	8006a64 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069f2:	e853 3f00 	ldrex	r3, [r3]
 80069f6:	623b      	str	r3, [r7, #32]
   return(result);
 80069f8:	6a3b      	ldr	r3, [r7, #32]
 80069fa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80069fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	461a      	mov	r2, r3
 8006a06:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006a08:	633b      	str	r3, [r7, #48]	@ 0x30
 8006a0a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a0c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006a0e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006a10:	e841 2300 	strex	r3, r2, [r1]
 8006a14:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006a16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d1e6      	bne.n	80069ea <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	3308      	adds	r3, #8
 8006a22:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a24:	693b      	ldr	r3, [r7, #16]
 8006a26:	e853 3f00 	ldrex	r3, [r3]
 8006a2a:	60fb      	str	r3, [r7, #12]
   return(result);
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	f023 0301 	bic.w	r3, r3, #1
 8006a32:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	3308      	adds	r3, #8
 8006a3a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006a3c:	61fa      	str	r2, [r7, #28]
 8006a3e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a40:	69b9      	ldr	r1, [r7, #24]
 8006a42:	69fa      	ldr	r2, [r7, #28]
 8006a44:	e841 2300 	strex	r3, r2, [r1]
 8006a48:	617b      	str	r3, [r7, #20]
   return(result);
 8006a4a:	697b      	ldr	r3, [r7, #20]
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d1e5      	bne.n	8006a1c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	2220      	movs	r2, #32
 8006a54:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	2200      	movs	r2, #0
 8006a5c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006a60:	2303      	movs	r3, #3
 8006a62:	e011      	b.n	8006a88 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	2220      	movs	r2, #32
 8006a68:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	2220      	movs	r2, #32
 8006a6e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	2200      	movs	r2, #0
 8006a76:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	2200      	movs	r2, #0
 8006a7c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	2200      	movs	r2, #0
 8006a82:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8006a86:	2300      	movs	r3, #0
}
 8006a88:	4618      	mov	r0, r3
 8006a8a:	3758      	adds	r7, #88	@ 0x58
 8006a8c:	46bd      	mov	sp, r7
 8006a8e:	bd80      	pop	{r7, pc}

08006a90 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006a90:	b580      	push	{r7, lr}
 8006a92:	b084      	sub	sp, #16
 8006a94:	af00      	add	r7, sp, #0
 8006a96:	60f8      	str	r0, [r7, #12]
 8006a98:	60b9      	str	r1, [r7, #8]
 8006a9a:	603b      	str	r3, [r7, #0]
 8006a9c:	4613      	mov	r3, r2
 8006a9e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006aa0:	e04f      	b.n	8006b42 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006aa2:	69bb      	ldr	r3, [r7, #24]
 8006aa4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006aa8:	d04b      	beq.n	8006b42 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006aaa:	f7fb fef9 	bl	80028a0 <HAL_GetTick>
 8006aae:	4602      	mov	r2, r0
 8006ab0:	683b      	ldr	r3, [r7, #0]
 8006ab2:	1ad3      	subs	r3, r2, r3
 8006ab4:	69ba      	ldr	r2, [r7, #24]
 8006ab6:	429a      	cmp	r2, r3
 8006ab8:	d302      	bcc.n	8006ac0 <UART_WaitOnFlagUntilTimeout+0x30>
 8006aba:	69bb      	ldr	r3, [r7, #24]
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d101      	bne.n	8006ac4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006ac0:	2303      	movs	r3, #3
 8006ac2:	e04e      	b.n	8006b62 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	f003 0304 	and.w	r3, r3, #4
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d037      	beq.n	8006b42 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006ad2:	68bb      	ldr	r3, [r7, #8]
 8006ad4:	2b80      	cmp	r3, #128	@ 0x80
 8006ad6:	d034      	beq.n	8006b42 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006ad8:	68bb      	ldr	r3, [r7, #8]
 8006ada:	2b40      	cmp	r3, #64	@ 0x40
 8006adc:	d031      	beq.n	8006b42 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	69db      	ldr	r3, [r3, #28]
 8006ae4:	f003 0308 	and.w	r3, r3, #8
 8006ae8:	2b08      	cmp	r3, #8
 8006aea:	d110      	bne.n	8006b0e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	2208      	movs	r2, #8
 8006af2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006af4:	68f8      	ldr	r0, [r7, #12]
 8006af6:	f000 f8ff 	bl	8006cf8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	2208      	movs	r2, #8
 8006afe:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	2200      	movs	r2, #0
 8006b06:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8006b0a:	2301      	movs	r3, #1
 8006b0c:	e029      	b.n	8006b62 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	69db      	ldr	r3, [r3, #28]
 8006b14:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006b18:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006b1c:	d111      	bne.n	8006b42 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006b26:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006b28:	68f8      	ldr	r0, [r7, #12]
 8006b2a:	f000 f8e5 	bl	8006cf8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	2220      	movs	r2, #32
 8006b32:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	2200      	movs	r2, #0
 8006b3a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8006b3e:	2303      	movs	r3, #3
 8006b40:	e00f      	b.n	8006b62 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	69da      	ldr	r2, [r3, #28]
 8006b48:	68bb      	ldr	r3, [r7, #8]
 8006b4a:	4013      	ands	r3, r2
 8006b4c:	68ba      	ldr	r2, [r7, #8]
 8006b4e:	429a      	cmp	r2, r3
 8006b50:	bf0c      	ite	eq
 8006b52:	2301      	moveq	r3, #1
 8006b54:	2300      	movne	r3, #0
 8006b56:	b2db      	uxtb	r3, r3
 8006b58:	461a      	mov	r2, r3
 8006b5a:	79fb      	ldrb	r3, [r7, #7]
 8006b5c:	429a      	cmp	r2, r3
 8006b5e:	d0a0      	beq.n	8006aa2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006b60:	2300      	movs	r3, #0
}
 8006b62:	4618      	mov	r0, r3
 8006b64:	3710      	adds	r7, #16
 8006b66:	46bd      	mov	sp, r7
 8006b68:	bd80      	pop	{r7, pc}
	...

08006b6c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006b6c:	b580      	push	{r7, lr}
 8006b6e:	b096      	sub	sp, #88	@ 0x58
 8006b70:	af00      	add	r7, sp, #0
 8006b72:	60f8      	str	r0, [r7, #12]
 8006b74:	60b9      	str	r1, [r7, #8]
 8006b76:	4613      	mov	r3, r2
 8006b78:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	68ba      	ldr	r2, [r7, #8]
 8006b7e:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize = Size;
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	88fa      	ldrh	r2, [r7, #6]
 8006b84:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	2200      	movs	r2, #0
 8006b8c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	2222      	movs	r2, #34	@ 0x22
 8006b94:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  if (huart->hdmarx != NULL)
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d028      	beq.n	8006bf2 <UART_Start_Receive_DMA+0x86>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006ba4:	4a3e      	ldr	r2, [pc, #248]	@ (8006ca0 <UART_Start_Receive_DMA+0x134>)
 8006ba6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006bac:	4a3d      	ldr	r2, [pc, #244]	@ (8006ca4 <UART_Start_Receive_DMA+0x138>)
 8006bae:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006bb4:	4a3c      	ldr	r2, [pc, #240]	@ (8006ca8 <UART_Start_Receive_DMA+0x13c>)
 8006bb6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006bbc:	2200      	movs	r2, #0
 8006bbe:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	3324      	adds	r3, #36	@ 0x24
 8006bca:	4619      	mov	r1, r3
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006bd0:	461a      	mov	r2, r3
 8006bd2:	88fb      	ldrh	r3, [r7, #6]
 8006bd4:	f7fc f82e 	bl	8002c34 <HAL_DMA_Start_IT>
 8006bd8:	4603      	mov	r3, r0
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d009      	beq.n	8006bf2 <UART_Start_Receive_DMA+0x86>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	2210      	movs	r2, #16
 8006be2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	2220      	movs	r2, #32
 8006bea:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      return HAL_ERROR;
 8006bee:	2301      	movs	r3, #1
 8006bf0:	e051      	b.n	8006c96 <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	691b      	ldr	r3, [r3, #16]
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d018      	beq.n	8006c2c <UART_Start_Receive_DMA+0xc0>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c00:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006c02:	e853 3f00 	ldrex	r3, [r3]
 8006c06:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006c08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c0a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006c0e:	657b      	str	r3, [r7, #84]	@ 0x54
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	461a      	mov	r2, r3
 8006c16:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006c18:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006c1a:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c1c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006c1e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006c20:	e841 2300 	strex	r3, r2, [r1]
 8006c24:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8006c26:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d1e6      	bne.n	8006bfa <UART_Start_Receive_DMA+0x8e>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	3308      	adds	r3, #8
 8006c32:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c36:	e853 3f00 	ldrex	r3, [r3]
 8006c3a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006c3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c3e:	f043 0301 	orr.w	r3, r3, #1
 8006c42:	653b      	str	r3, [r7, #80]	@ 0x50
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	3308      	adds	r3, #8
 8006c4a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006c4c:	637a      	str	r2, [r7, #52]	@ 0x34
 8006c4e:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c50:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006c52:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006c54:	e841 2300 	strex	r3, r2, [r1]
 8006c58:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8006c5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d1e5      	bne.n	8006c2c <UART_Start_Receive_DMA+0xc0>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	3308      	adds	r3, #8
 8006c66:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c68:	697b      	ldr	r3, [r7, #20]
 8006c6a:	e853 3f00 	ldrex	r3, [r3]
 8006c6e:	613b      	str	r3, [r7, #16]
   return(result);
 8006c70:	693b      	ldr	r3, [r7, #16]
 8006c72:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006c76:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	3308      	adds	r3, #8
 8006c7e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006c80:	623a      	str	r2, [r7, #32]
 8006c82:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c84:	69f9      	ldr	r1, [r7, #28]
 8006c86:	6a3a      	ldr	r2, [r7, #32]
 8006c88:	e841 2300 	strex	r3, r2, [r1]
 8006c8c:	61bb      	str	r3, [r7, #24]
   return(result);
 8006c8e:	69bb      	ldr	r3, [r7, #24]
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d1e5      	bne.n	8006c60 <UART_Start_Receive_DMA+0xf4>

  return HAL_OK;
 8006c94:	2300      	movs	r3, #0
}
 8006c96:	4618      	mov	r0, r3
 8006c98:	3758      	adds	r7, #88	@ 0x58
 8006c9a:	46bd      	mov	sp, r7
 8006c9c:	bd80      	pop	{r7, pc}
 8006c9e:	bf00      	nop
 8006ca0:	08006dc1 	.word	0x08006dc1
 8006ca4:	08006eed 	.word	0x08006eed
 8006ca8:	08006f2b 	.word	0x08006f2b

08006cac <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006cac:	b480      	push	{r7}
 8006cae:	b089      	sub	sp, #36	@ 0x24
 8006cb0:	af00      	add	r7, sp, #0
 8006cb2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
#else
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	e853 3f00 	ldrex	r3, [r3]
 8006cc0:	60bb      	str	r3, [r7, #8]
   return(result);
 8006cc2:	68bb      	ldr	r3, [r7, #8]
 8006cc4:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8006cc8:	61fb      	str	r3, [r7, #28]
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	461a      	mov	r2, r3
 8006cd0:	69fb      	ldr	r3, [r7, #28]
 8006cd2:	61bb      	str	r3, [r7, #24]
 8006cd4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cd6:	6979      	ldr	r1, [r7, #20]
 8006cd8:	69ba      	ldr	r2, [r7, #24]
 8006cda:	e841 2300 	strex	r3, r2, [r1]
 8006cde:	613b      	str	r3, [r7, #16]
   return(result);
 8006ce0:	693b      	ldr	r3, [r7, #16]
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d1e6      	bne.n	8006cb4 <UART_EndTxTransfer+0x8>
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	2220      	movs	r2, #32
 8006cea:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 8006cec:	bf00      	nop
 8006cee:	3724      	adds	r7, #36	@ 0x24
 8006cf0:	46bd      	mov	sp, r7
 8006cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf6:	4770      	bx	lr

08006cf8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006cf8:	b480      	push	{r7}
 8006cfa:	b095      	sub	sp, #84	@ 0x54
 8006cfc:	af00      	add	r7, sp, #0
 8006cfe:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006d08:	e853 3f00 	ldrex	r3, [r3]
 8006d0c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006d0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d10:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006d14:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	461a      	mov	r2, r3
 8006d1c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006d1e:	643b      	str	r3, [r7, #64]	@ 0x40
 8006d20:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d22:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006d24:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006d26:	e841 2300 	strex	r3, r2, [r1]
 8006d2a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006d2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d1e6      	bne.n	8006d00 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	3308      	adds	r3, #8
 8006d38:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d3a:	6a3b      	ldr	r3, [r7, #32]
 8006d3c:	e853 3f00 	ldrex	r3, [r3]
 8006d40:	61fb      	str	r3, [r7, #28]
   return(result);
 8006d42:	69fb      	ldr	r3, [r7, #28]
 8006d44:	f023 0301 	bic.w	r3, r3, #1
 8006d48:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	3308      	adds	r3, #8
 8006d50:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006d52:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006d54:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d56:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006d58:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006d5a:	e841 2300 	strex	r3, r2, [r1]
 8006d5e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006d60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d1e5      	bne.n	8006d32 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006d6a:	2b01      	cmp	r3, #1
 8006d6c:	d118      	bne.n	8006da0 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	e853 3f00 	ldrex	r3, [r3]
 8006d7a:	60bb      	str	r3, [r7, #8]
   return(result);
 8006d7c:	68bb      	ldr	r3, [r7, #8]
 8006d7e:	f023 0310 	bic.w	r3, r3, #16
 8006d82:	647b      	str	r3, [r7, #68]	@ 0x44
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	461a      	mov	r2, r3
 8006d8a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006d8c:	61bb      	str	r3, [r7, #24]
 8006d8e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d90:	6979      	ldr	r1, [r7, #20]
 8006d92:	69ba      	ldr	r2, [r7, #24]
 8006d94:	e841 2300 	strex	r3, r2, [r1]
 8006d98:	613b      	str	r3, [r7, #16]
   return(result);
 8006d9a:	693b      	ldr	r3, [r7, #16]
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d1e6      	bne.n	8006d6e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	2220      	movs	r2, #32
 8006da4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	2200      	movs	r2, #0
 8006dac:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	2200      	movs	r2, #0
 8006db2:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8006db4:	bf00      	nop
 8006db6:	3754      	adds	r7, #84	@ 0x54
 8006db8:	46bd      	mov	sp, r7
 8006dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dbe:	4770      	bx	lr

08006dc0 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006dc0:	b580      	push	{r7, lr}
 8006dc2:	b09c      	sub	sp, #112	@ 0x70
 8006dc4:	af00      	add	r7, sp, #0
 8006dc6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006dcc:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	f003 0320 	and.w	r3, r3, #32
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	d171      	bne.n	8006ec0 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 8006ddc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006dde:	2200      	movs	r2, #0
 8006de0:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006de4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006dec:	e853 3f00 	ldrex	r3, [r3]
 8006df0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006df2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006df4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006df8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006dfa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	461a      	mov	r2, r3
 8006e00:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006e02:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006e04:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e06:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006e08:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006e0a:	e841 2300 	strex	r3, r2, [r1]
 8006e0e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006e10:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d1e6      	bne.n	8006de4 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e16:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	3308      	adds	r3, #8
 8006e1c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e20:	e853 3f00 	ldrex	r3, [r3]
 8006e24:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006e26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e28:	f023 0301 	bic.w	r3, r3, #1
 8006e2c:	667b      	str	r3, [r7, #100]	@ 0x64
 8006e2e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	3308      	adds	r3, #8
 8006e34:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8006e36:	647a      	str	r2, [r7, #68]	@ 0x44
 8006e38:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e3a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006e3c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006e3e:	e841 2300 	strex	r3, r2, [r1]
 8006e42:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006e44:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d1e5      	bne.n	8006e16 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006e4a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	3308      	adds	r3, #8
 8006e50:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e54:	e853 3f00 	ldrex	r3, [r3]
 8006e58:	623b      	str	r3, [r7, #32]
   return(result);
 8006e5a:	6a3b      	ldr	r3, [r7, #32]
 8006e5c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006e60:	663b      	str	r3, [r7, #96]	@ 0x60
 8006e62:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	3308      	adds	r3, #8
 8006e68:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8006e6a:	633a      	str	r2, [r7, #48]	@ 0x30
 8006e6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e6e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006e70:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006e72:	e841 2300 	strex	r3, r2, [r1]
 8006e76:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006e78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d1e5      	bne.n	8006e4a <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006e7e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006e80:	2220      	movs	r2, #32
 8006e82:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006e86:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006e88:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006e8a:	2b01      	cmp	r3, #1
 8006e8c:	d118      	bne.n	8006ec0 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006e8e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e94:	693b      	ldr	r3, [r7, #16]
 8006e96:	e853 3f00 	ldrex	r3, [r3]
 8006e9a:	60fb      	str	r3, [r7, #12]
   return(result);
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	f023 0310 	bic.w	r3, r3, #16
 8006ea2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006ea4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	461a      	mov	r2, r3
 8006eaa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006eac:	61fb      	str	r3, [r7, #28]
 8006eae:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006eb0:	69b9      	ldr	r1, [r7, #24]
 8006eb2:	69fa      	ldr	r2, [r7, #28]
 8006eb4:	e841 2300 	strex	r3, r2, [r1]
 8006eb8:	617b      	str	r3, [r7, #20]
   return(result);
 8006eba:	697b      	ldr	r3, [r7, #20]
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d1e6      	bne.n	8006e8e <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006ec0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006ec2:	2200      	movs	r2, #0
 8006ec4:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006ec6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006ec8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006eca:	2b01      	cmp	r3, #1
 8006ecc:	d107      	bne.n	8006ede <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006ece:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006ed0:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006ed4:	4619      	mov	r1, r3
 8006ed6:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006ed8:	f7f9 fe08 	bl	8000aec <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006edc:	e002      	b.n	8006ee4 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8006ede:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006ee0:	f7ff f9b6 	bl	8006250 <HAL_UART_RxCpltCallback>
}
 8006ee4:	bf00      	nop
 8006ee6:	3770      	adds	r7, #112	@ 0x70
 8006ee8:	46bd      	mov	sp, r7
 8006eea:	bd80      	pop	{r7, pc}

08006eec <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006eec:	b580      	push	{r7, lr}
 8006eee:	b084      	sub	sp, #16
 8006ef0:	af00      	add	r7, sp, #0
 8006ef2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ef8:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	2201      	movs	r2, #1
 8006efe:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006f04:	2b01      	cmp	r3, #1
 8006f06:	d109      	bne.n	8006f1c <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006f0e:	085b      	lsrs	r3, r3, #1
 8006f10:	b29b      	uxth	r3, r3
 8006f12:	4619      	mov	r1, r3
 8006f14:	68f8      	ldr	r0, [r7, #12]
 8006f16:	f7f9 fde9 	bl	8000aec <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006f1a:	e002      	b.n	8006f22 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8006f1c:	68f8      	ldr	r0, [r7, #12]
 8006f1e:	f7ff f9a1 	bl	8006264 <HAL_UART_RxHalfCpltCallback>
}
 8006f22:	bf00      	nop
 8006f24:	3710      	adds	r7, #16
 8006f26:	46bd      	mov	sp, r7
 8006f28:	bd80      	pop	{r7, pc}

08006f2a <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006f2a:	b580      	push	{r7, lr}
 8006f2c:	b086      	sub	sp, #24
 8006f2e:	af00      	add	r7, sp, #0
 8006f30:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f36:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8006f38:	697b      	ldr	r3, [r7, #20]
 8006f3a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006f3c:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8006f3e:	697b      	ldr	r3, [r7, #20]
 8006f40:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006f44:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8006f46:	697b      	ldr	r3, [r7, #20]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	689b      	ldr	r3, [r3, #8]
 8006f4c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006f50:	2b80      	cmp	r3, #128	@ 0x80
 8006f52:	d109      	bne.n	8006f68 <UART_DMAError+0x3e>
 8006f54:	693b      	ldr	r3, [r7, #16]
 8006f56:	2b21      	cmp	r3, #33	@ 0x21
 8006f58:	d106      	bne.n	8006f68 <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8006f5a:	697b      	ldr	r3, [r7, #20]
 8006f5c:	2200      	movs	r2, #0
 8006f5e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    UART_EndTxTransfer(huart);
 8006f62:	6978      	ldr	r0, [r7, #20]
 8006f64:	f7ff fea2 	bl	8006cac <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8006f68:	697b      	ldr	r3, [r7, #20]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	689b      	ldr	r3, [r3, #8]
 8006f6e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f72:	2b40      	cmp	r3, #64	@ 0x40
 8006f74:	d109      	bne.n	8006f8a <UART_DMAError+0x60>
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	2b22      	cmp	r3, #34	@ 0x22
 8006f7a:	d106      	bne.n	8006f8a <UART_DMAError+0x60>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8006f7c:	697b      	ldr	r3, [r7, #20]
 8006f7e:	2200      	movs	r2, #0
 8006f80:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    UART_EndRxTransfer(huart);
 8006f84:	6978      	ldr	r0, [r7, #20]
 8006f86:	f7ff feb7 	bl	8006cf8 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006f8a:	697b      	ldr	r3, [r7, #20]
 8006f8c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006f90:	f043 0210 	orr.w	r2, r3, #16
 8006f94:	697b      	ldr	r3, [r7, #20]
 8006f96:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006f9a:	6978      	ldr	r0, [r7, #20]
 8006f9c:	f7ff f96c 	bl	8006278 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006fa0:	bf00      	nop
 8006fa2:	3718      	adds	r7, #24
 8006fa4:	46bd      	mov	sp, r7
 8006fa6:	bd80      	pop	{r7, pc}

08006fa8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006fa8:	b580      	push	{r7, lr}
 8006faa:	b084      	sub	sp, #16
 8006fac:	af00      	add	r7, sp, #0
 8006fae:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006fb4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	2200      	movs	r2, #0
 8006fba:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	2200      	movs	r2, #0
 8006fc2:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006fc6:	68f8      	ldr	r0, [r7, #12]
 8006fc8:	f7ff f956 	bl	8006278 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006fcc:	bf00      	nop
 8006fce:	3710      	adds	r7, #16
 8006fd0:	46bd      	mov	sp, r7
 8006fd2:	bd80      	pop	{r7, pc}

08006fd4 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006fd4:	b580      	push	{r7, lr}
 8006fd6:	b088      	sub	sp, #32
 8006fd8:	af00      	add	r7, sp, #0
 8006fda:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	e853 3f00 	ldrex	r3, [r3]
 8006fe8:	60bb      	str	r3, [r7, #8]
   return(result);
 8006fea:	68bb      	ldr	r3, [r7, #8]
 8006fec:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006ff0:	61fb      	str	r3, [r7, #28]
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	461a      	mov	r2, r3
 8006ff8:	69fb      	ldr	r3, [r7, #28]
 8006ffa:	61bb      	str	r3, [r7, #24]
 8006ffc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ffe:	6979      	ldr	r1, [r7, #20]
 8007000:	69ba      	ldr	r2, [r7, #24]
 8007002:	e841 2300 	strex	r3, r2, [r1]
 8007006:	613b      	str	r3, [r7, #16]
   return(result);
 8007008:	693b      	ldr	r3, [r7, #16]
 800700a:	2b00      	cmp	r3, #0
 800700c:	d1e6      	bne.n	8006fdc <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	2220      	movs	r2, #32
 8007012:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	2200      	movs	r2, #0
 8007018:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800701a:	6878      	ldr	r0, [r7, #4]
 800701c:	f7f9 fd9e 	bl	8000b5c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007020:	bf00      	nop
 8007022:	3720      	adds	r7, #32
 8007024:	46bd      	mov	sp, r7
 8007026:	bd80      	pop	{r7, pc}

08007028 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007028:	b480      	push	{r7}
 800702a:	b083      	sub	sp, #12
 800702c:	af00      	add	r7, sp, #0
 800702e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007030:	bf00      	nop
 8007032:	370c      	adds	r7, #12
 8007034:	46bd      	mov	sp, r7
 8007036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800703a:	4770      	bx	lr

0800703c <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800703c:	b580      	push	{r7, lr}
 800703e:	b08c      	sub	sp, #48	@ 0x30
 8007040:	af00      	add	r7, sp, #0
 8007042:	60f8      	str	r0, [r7, #12]
 8007044:	60b9      	str	r1, [r7, #8]
 8007046:	4613      	mov	r3, r2
 8007048:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007050:	2b20      	cmp	r3, #32
 8007052:	d142      	bne.n	80070da <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 8007054:	68bb      	ldr	r3, [r7, #8]
 8007056:	2b00      	cmp	r3, #0
 8007058:	d002      	beq.n	8007060 <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 800705a:	88fb      	ldrh	r3, [r7, #6]
 800705c:	2b00      	cmp	r3, #0
 800705e:	d101      	bne.n	8007064 <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 8007060:	2301      	movs	r3, #1
 8007062:	e03b      	b.n	80070dc <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	2201      	movs	r2, #1
 8007068:	661a      	str	r2, [r3, #96]	@ 0x60
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	2200      	movs	r2, #0
 800706e:	665a      	str	r2, [r3, #100]	@ 0x64

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8007070:	88fb      	ldrh	r3, [r7, #6]
 8007072:	461a      	mov	r2, r3
 8007074:	68b9      	ldr	r1, [r7, #8]
 8007076:	68f8      	ldr	r0, [r7, #12]
 8007078:	f7ff fd78 	bl	8006b6c <UART_Start_Receive_DMA>
 800707c:	4603      	mov	r3, r0
 800707e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8007082:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007086:	2b00      	cmp	r3, #0
 8007088:	d124      	bne.n	80070d4 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800708e:	2b01      	cmp	r3, #1
 8007090:	d11d      	bne.n	80070ce <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	2210      	movs	r2, #16
 8007098:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070a0:	69bb      	ldr	r3, [r7, #24]
 80070a2:	e853 3f00 	ldrex	r3, [r3]
 80070a6:	617b      	str	r3, [r7, #20]
   return(result);
 80070a8:	697b      	ldr	r3, [r7, #20]
 80070aa:	f043 0310 	orr.w	r3, r3, #16
 80070ae:	62bb      	str	r3, [r7, #40]	@ 0x28
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	461a      	mov	r2, r3
 80070b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070b8:	627b      	str	r3, [r7, #36]	@ 0x24
 80070ba:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070bc:	6a39      	ldr	r1, [r7, #32]
 80070be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80070c0:	e841 2300 	strex	r3, r2, [r1]
 80070c4:	61fb      	str	r3, [r7, #28]
   return(result);
 80070c6:	69fb      	ldr	r3, [r7, #28]
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d1e6      	bne.n	800709a <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 80070cc:	e002      	b.n	80070d4 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 80070ce:	2301      	movs	r3, #1
 80070d0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 80070d4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80070d8:	e000      	b.n	80070dc <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80070da:	2302      	movs	r3, #2
  }
}
 80070dc:	4618      	mov	r0, r3
 80070de:	3730      	adds	r7, #48	@ 0x30
 80070e0:	46bd      	mov	sp, r7
 80070e2:	bd80      	pop	{r7, pc}

080070e4 <__NVIC_SetPriority>:
{
 80070e4:	b480      	push	{r7}
 80070e6:	b083      	sub	sp, #12
 80070e8:	af00      	add	r7, sp, #0
 80070ea:	4603      	mov	r3, r0
 80070ec:	6039      	str	r1, [r7, #0]
 80070ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80070f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	db0a      	blt.n	800710e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80070f8:	683b      	ldr	r3, [r7, #0]
 80070fa:	b2da      	uxtb	r2, r3
 80070fc:	490c      	ldr	r1, [pc, #48]	@ (8007130 <__NVIC_SetPriority+0x4c>)
 80070fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007102:	0112      	lsls	r2, r2, #4
 8007104:	b2d2      	uxtb	r2, r2
 8007106:	440b      	add	r3, r1
 8007108:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800710c:	e00a      	b.n	8007124 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800710e:	683b      	ldr	r3, [r7, #0]
 8007110:	b2da      	uxtb	r2, r3
 8007112:	4908      	ldr	r1, [pc, #32]	@ (8007134 <__NVIC_SetPriority+0x50>)
 8007114:	79fb      	ldrb	r3, [r7, #7]
 8007116:	f003 030f 	and.w	r3, r3, #15
 800711a:	3b04      	subs	r3, #4
 800711c:	0112      	lsls	r2, r2, #4
 800711e:	b2d2      	uxtb	r2, r2
 8007120:	440b      	add	r3, r1
 8007122:	761a      	strb	r2, [r3, #24]
}
 8007124:	bf00      	nop
 8007126:	370c      	adds	r7, #12
 8007128:	46bd      	mov	sp, r7
 800712a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800712e:	4770      	bx	lr
 8007130:	e000e100 	.word	0xe000e100
 8007134:	e000ed00 	.word	0xe000ed00

08007138 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8007138:	b580      	push	{r7, lr}
 800713a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800713c:	4b05      	ldr	r3, [pc, #20]	@ (8007154 <SysTick_Handler+0x1c>)
 800713e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8007140:	f001 fde6 	bl	8008d10 <xTaskGetSchedulerState>
 8007144:	4603      	mov	r3, r0
 8007146:	2b01      	cmp	r3, #1
 8007148:	d001      	beq.n	800714e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800714a:	f002 fdd5 	bl	8009cf8 <xPortSysTickHandler>
  }
}
 800714e:	bf00      	nop
 8007150:	bd80      	pop	{r7, pc}
 8007152:	bf00      	nop
 8007154:	e000e010 	.word	0xe000e010

08007158 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8007158:	b580      	push	{r7, lr}
 800715a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800715c:	2100      	movs	r1, #0
 800715e:	f06f 0004 	mvn.w	r0, #4
 8007162:	f7ff ffbf 	bl	80070e4 <__NVIC_SetPriority>
#endif
}
 8007166:	bf00      	nop
 8007168:	bd80      	pop	{r7, pc}
	...

0800716c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800716c:	b480      	push	{r7}
 800716e:	b083      	sub	sp, #12
 8007170:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007172:	f3ef 8305 	mrs	r3, IPSR
 8007176:	603b      	str	r3, [r7, #0]
  return(result);
 8007178:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800717a:	2b00      	cmp	r3, #0
 800717c:	d003      	beq.n	8007186 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800717e:	f06f 0305 	mvn.w	r3, #5
 8007182:	607b      	str	r3, [r7, #4]
 8007184:	e00c      	b.n	80071a0 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8007186:	4b0a      	ldr	r3, [pc, #40]	@ (80071b0 <osKernelInitialize+0x44>)
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	2b00      	cmp	r3, #0
 800718c:	d105      	bne.n	800719a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800718e:	4b08      	ldr	r3, [pc, #32]	@ (80071b0 <osKernelInitialize+0x44>)
 8007190:	2201      	movs	r2, #1
 8007192:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8007194:	2300      	movs	r3, #0
 8007196:	607b      	str	r3, [r7, #4]
 8007198:	e002      	b.n	80071a0 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800719a:	f04f 33ff 	mov.w	r3, #4294967295
 800719e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80071a0:	687b      	ldr	r3, [r7, #4]
}
 80071a2:	4618      	mov	r0, r3
 80071a4:	370c      	adds	r7, #12
 80071a6:	46bd      	mov	sp, r7
 80071a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ac:	4770      	bx	lr
 80071ae:	bf00      	nop
 80071b0:	200003fc 	.word	0x200003fc

080071b4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80071b4:	b580      	push	{r7, lr}
 80071b6:	b082      	sub	sp, #8
 80071b8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80071ba:	f3ef 8305 	mrs	r3, IPSR
 80071be:	603b      	str	r3, [r7, #0]
  return(result);
 80071c0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d003      	beq.n	80071ce <osKernelStart+0x1a>
    stat = osErrorISR;
 80071c6:	f06f 0305 	mvn.w	r3, #5
 80071ca:	607b      	str	r3, [r7, #4]
 80071cc:	e010      	b.n	80071f0 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80071ce:	4b0b      	ldr	r3, [pc, #44]	@ (80071fc <osKernelStart+0x48>)
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	2b01      	cmp	r3, #1
 80071d4:	d109      	bne.n	80071ea <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80071d6:	f7ff ffbf 	bl	8007158 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80071da:	4b08      	ldr	r3, [pc, #32]	@ (80071fc <osKernelStart+0x48>)
 80071dc:	2202      	movs	r2, #2
 80071de:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80071e0:	f001 f948 	bl	8008474 <vTaskStartScheduler>
      stat = osOK;
 80071e4:	2300      	movs	r3, #0
 80071e6:	607b      	str	r3, [r7, #4]
 80071e8:	e002      	b.n	80071f0 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80071ea:	f04f 33ff 	mov.w	r3, #4294967295
 80071ee:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80071f0:	687b      	ldr	r3, [r7, #4]
}
 80071f2:	4618      	mov	r0, r3
 80071f4:	3708      	adds	r7, #8
 80071f6:	46bd      	mov	sp, r7
 80071f8:	bd80      	pop	{r7, pc}
 80071fa:	bf00      	nop
 80071fc:	200003fc 	.word	0x200003fc

08007200 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8007200:	b580      	push	{r7, lr}
 8007202:	b08e      	sub	sp, #56	@ 0x38
 8007204:	af04      	add	r7, sp, #16
 8007206:	60f8      	str	r0, [r7, #12]
 8007208:	60b9      	str	r1, [r7, #8]
 800720a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800720c:	2300      	movs	r3, #0
 800720e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007210:	f3ef 8305 	mrs	r3, IPSR
 8007214:	617b      	str	r3, [r7, #20]
  return(result);
 8007216:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8007218:	2b00      	cmp	r3, #0
 800721a:	d17e      	bne.n	800731a <osThreadNew+0x11a>
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	2b00      	cmp	r3, #0
 8007220:	d07b      	beq.n	800731a <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8007222:	2380      	movs	r3, #128	@ 0x80
 8007224:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8007226:	2318      	movs	r3, #24
 8007228:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800722a:	2300      	movs	r3, #0
 800722c:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800722e:	f04f 33ff 	mov.w	r3, #4294967295
 8007232:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	2b00      	cmp	r3, #0
 8007238:	d045      	beq.n	80072c6 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	2b00      	cmp	r3, #0
 8007240:	d002      	beq.n	8007248 <osThreadNew+0x48>
        name = attr->name;
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	699b      	ldr	r3, [r3, #24]
 800724c:	2b00      	cmp	r3, #0
 800724e:	d002      	beq.n	8007256 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	699b      	ldr	r3, [r3, #24]
 8007254:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8007256:	69fb      	ldr	r3, [r7, #28]
 8007258:	2b00      	cmp	r3, #0
 800725a:	d008      	beq.n	800726e <osThreadNew+0x6e>
 800725c:	69fb      	ldr	r3, [r7, #28]
 800725e:	2b38      	cmp	r3, #56	@ 0x38
 8007260:	d805      	bhi.n	800726e <osThreadNew+0x6e>
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	685b      	ldr	r3, [r3, #4]
 8007266:	f003 0301 	and.w	r3, r3, #1
 800726a:	2b00      	cmp	r3, #0
 800726c:	d001      	beq.n	8007272 <osThreadNew+0x72>
        return (NULL);
 800726e:	2300      	movs	r3, #0
 8007270:	e054      	b.n	800731c <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	695b      	ldr	r3, [r3, #20]
 8007276:	2b00      	cmp	r3, #0
 8007278:	d003      	beq.n	8007282 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	695b      	ldr	r3, [r3, #20]
 800727e:	089b      	lsrs	r3, r3, #2
 8007280:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	689b      	ldr	r3, [r3, #8]
 8007286:	2b00      	cmp	r3, #0
 8007288:	d00e      	beq.n	80072a8 <osThreadNew+0xa8>
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	68db      	ldr	r3, [r3, #12]
 800728e:	2b5b      	cmp	r3, #91	@ 0x5b
 8007290:	d90a      	bls.n	80072a8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007296:	2b00      	cmp	r3, #0
 8007298:	d006      	beq.n	80072a8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	695b      	ldr	r3, [r3, #20]
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d002      	beq.n	80072a8 <osThreadNew+0xa8>
        mem = 1;
 80072a2:	2301      	movs	r3, #1
 80072a4:	61bb      	str	r3, [r7, #24]
 80072a6:	e010      	b.n	80072ca <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	689b      	ldr	r3, [r3, #8]
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d10c      	bne.n	80072ca <osThreadNew+0xca>
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	68db      	ldr	r3, [r3, #12]
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d108      	bne.n	80072ca <osThreadNew+0xca>
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	691b      	ldr	r3, [r3, #16]
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d104      	bne.n	80072ca <osThreadNew+0xca>
          mem = 0;
 80072c0:	2300      	movs	r3, #0
 80072c2:	61bb      	str	r3, [r7, #24]
 80072c4:	e001      	b.n	80072ca <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80072c6:	2300      	movs	r3, #0
 80072c8:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80072ca:	69bb      	ldr	r3, [r7, #24]
 80072cc:	2b01      	cmp	r3, #1
 80072ce:	d110      	bne.n	80072f2 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80072d4:	687a      	ldr	r2, [r7, #4]
 80072d6:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80072d8:	9202      	str	r2, [sp, #8]
 80072da:	9301      	str	r3, [sp, #4]
 80072dc:	69fb      	ldr	r3, [r7, #28]
 80072de:	9300      	str	r3, [sp, #0]
 80072e0:	68bb      	ldr	r3, [r7, #8]
 80072e2:	6a3a      	ldr	r2, [r7, #32]
 80072e4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80072e6:	68f8      	ldr	r0, [r7, #12]
 80072e8:	f000 fee8 	bl	80080bc <xTaskCreateStatic>
 80072ec:	4603      	mov	r3, r0
 80072ee:	613b      	str	r3, [r7, #16]
 80072f0:	e013      	b.n	800731a <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80072f2:	69bb      	ldr	r3, [r7, #24]
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	d110      	bne.n	800731a <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80072f8:	6a3b      	ldr	r3, [r7, #32]
 80072fa:	b29a      	uxth	r2, r3
 80072fc:	f107 0310 	add.w	r3, r7, #16
 8007300:	9301      	str	r3, [sp, #4]
 8007302:	69fb      	ldr	r3, [r7, #28]
 8007304:	9300      	str	r3, [sp, #0]
 8007306:	68bb      	ldr	r3, [r7, #8]
 8007308:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800730a:	68f8      	ldr	r0, [r7, #12]
 800730c:	f000 ff36 	bl	800817c <xTaskCreate>
 8007310:	4603      	mov	r3, r0
 8007312:	2b01      	cmp	r3, #1
 8007314:	d001      	beq.n	800731a <osThreadNew+0x11a>
            hTask = NULL;
 8007316:	2300      	movs	r3, #0
 8007318:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800731a:	693b      	ldr	r3, [r7, #16]
}
 800731c:	4618      	mov	r0, r3
 800731e:	3728      	adds	r7, #40	@ 0x28
 8007320:	46bd      	mov	sp, r7
 8007322:	bd80      	pop	{r7, pc}

08007324 <osThreadFlagsSet>:
  return (count);
}
#endif /* (configUSE_OS2_THREAD_ENUMERATE == 1) */

#if (configUSE_OS2_THREAD_FLAGS == 1)
uint32_t osThreadFlagsSet (osThreadId_t thread_id, uint32_t flags) {
 8007324:	b580      	push	{r7, lr}
 8007326:	b088      	sub	sp, #32
 8007328:	af02      	add	r7, sp, #8
 800732a:	6078      	str	r0, [r7, #4]
 800732c:	6039      	str	r1, [r7, #0]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	617b      	str	r3, [r7, #20]
  uint32_t rflags;
  BaseType_t yield;

  if ((hTask == NULL) || ((flags & THREAD_FLAGS_INVALID_BITS) != 0U)) {
 8007332:	697b      	ldr	r3, [r7, #20]
 8007334:	2b00      	cmp	r3, #0
 8007336:	d002      	beq.n	800733e <osThreadFlagsSet+0x1a>
 8007338:	683b      	ldr	r3, [r7, #0]
 800733a:	2b00      	cmp	r3, #0
 800733c:	da03      	bge.n	8007346 <osThreadFlagsSet+0x22>
    rflags = (uint32_t)osErrorParameter;
 800733e:	f06f 0303 	mvn.w	r3, #3
 8007342:	60fb      	str	r3, [r7, #12]
 8007344:	e035      	b.n	80073b2 <osThreadFlagsSet+0x8e>
  }
  else {
    rflags = (uint32_t)osError;
 8007346:	f04f 33ff 	mov.w	r3, #4294967295
 800734a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800734c:	f3ef 8305 	mrs	r3, IPSR
 8007350:	613b      	str	r3, [r7, #16]
  return(result);
 8007352:	693b      	ldr	r3, [r7, #16]

    if (IS_IRQ()) {
 8007354:	2b00      	cmp	r3, #0
 8007356:	d01f      	beq.n	8007398 <osThreadFlagsSet+0x74>
      yield = pdFALSE;
 8007358:	2300      	movs	r3, #0
 800735a:	60bb      	str	r3, [r7, #8]

      (void)xTaskNotifyFromISR (hTask, flags, eSetBits, &yield);
 800735c:	f107 0308 	add.w	r3, r7, #8
 8007360:	9300      	str	r3, [sp, #0]
 8007362:	2300      	movs	r3, #0
 8007364:	2201      	movs	r2, #1
 8007366:	6839      	ldr	r1, [r7, #0]
 8007368:	6978      	ldr	r0, [r7, #20]
 800736a:	f001 fe73 	bl	8009054 <xTaskGenericNotifyFromISR>
      (void)xTaskNotifyAndQueryFromISR (hTask, 0, eNoAction, &rflags, NULL);
 800736e:	f107 030c 	add.w	r3, r7, #12
 8007372:	2200      	movs	r2, #0
 8007374:	9200      	str	r2, [sp, #0]
 8007376:	2200      	movs	r2, #0
 8007378:	2100      	movs	r1, #0
 800737a:	6978      	ldr	r0, [r7, #20]
 800737c:	f001 fe6a 	bl	8009054 <xTaskGenericNotifyFromISR>

      portYIELD_FROM_ISR (yield);
 8007380:	68bb      	ldr	r3, [r7, #8]
 8007382:	2b00      	cmp	r3, #0
 8007384:	d015      	beq.n	80073b2 <osThreadFlagsSet+0x8e>
 8007386:	4b0d      	ldr	r3, [pc, #52]	@ (80073bc <osThreadFlagsSet+0x98>)
 8007388:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800738c:	601a      	str	r2, [r3, #0]
 800738e:	f3bf 8f4f 	dsb	sy
 8007392:	f3bf 8f6f 	isb	sy
 8007396:	e00c      	b.n	80073b2 <osThreadFlagsSet+0x8e>
    }
    else {
      (void)xTaskNotify (hTask, flags, eSetBits);
 8007398:	2300      	movs	r3, #0
 800739a:	2201      	movs	r2, #1
 800739c:	6839      	ldr	r1, [r7, #0]
 800739e:	6978      	ldr	r0, [r7, #20]
 80073a0:	f001 fd9e 	bl	8008ee0 <xTaskGenericNotify>
      (void)xTaskNotifyAndQuery (hTask, 0, eNoAction, &rflags);
 80073a4:	f107 030c 	add.w	r3, r7, #12
 80073a8:	2200      	movs	r2, #0
 80073aa:	2100      	movs	r1, #0
 80073ac:	6978      	ldr	r0, [r7, #20]
 80073ae:	f001 fd97 	bl	8008ee0 <xTaskGenericNotify>
    }
  }
  /* Return flags after setting */
  return (rflags);
 80073b2:	68fb      	ldr	r3, [r7, #12]
}
 80073b4:	4618      	mov	r0, r3
 80073b6:	3718      	adds	r7, #24
 80073b8:	46bd      	mov	sp, r7
 80073ba:	bd80      	pop	{r7, pc}
 80073bc:	e000ed04 	.word	0xe000ed04

080073c0 <osThreadFlagsWait>:
  }

  return (rflags);
}

uint32_t osThreadFlagsWait (uint32_t flags, uint32_t options, uint32_t timeout) {
 80073c0:	b580      	push	{r7, lr}
 80073c2:	b08c      	sub	sp, #48	@ 0x30
 80073c4:	af00      	add	r7, sp, #0
 80073c6:	60f8      	str	r0, [r7, #12]
 80073c8:	60b9      	str	r1, [r7, #8]
 80073ca:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80073cc:	f3ef 8305 	mrs	r3, IPSR
 80073d0:	617b      	str	r3, [r7, #20]
  return(result);
 80073d2:	697b      	ldr	r3, [r7, #20]
  uint32_t rflags, nval;
  uint32_t clear;
  TickType_t t0, td, tout;
  BaseType_t rval;

  if (IS_IRQ()) {
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d003      	beq.n	80073e0 <osThreadFlagsWait+0x20>
    rflags = (uint32_t)osErrorISR;
 80073d8:	f06f 0305 	mvn.w	r3, #5
 80073dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80073de:	e06b      	b.n	80074b8 <osThreadFlagsWait+0xf8>
  }
  else if ((flags & THREAD_FLAGS_INVALID_BITS) != 0U) {
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	da03      	bge.n	80073ee <osThreadFlagsWait+0x2e>
    rflags = (uint32_t)osErrorParameter;
 80073e6:	f06f 0303 	mvn.w	r3, #3
 80073ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80073ec:	e064      	b.n	80074b8 <osThreadFlagsWait+0xf8>
  }
  else {
    if ((options & osFlagsNoClear) == osFlagsNoClear) {
 80073ee:	68bb      	ldr	r3, [r7, #8]
 80073f0:	f003 0302 	and.w	r3, r3, #2
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d002      	beq.n	80073fe <osThreadFlagsWait+0x3e>
      clear = 0U;
 80073f8:	2300      	movs	r3, #0
 80073fa:	62bb      	str	r3, [r7, #40]	@ 0x28
 80073fc:	e001      	b.n	8007402 <osThreadFlagsWait+0x42>
    } else {
      clear = flags;
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    rflags = 0U;
 8007402:	2300      	movs	r3, #0
 8007404:	62fb      	str	r3, [r7, #44]	@ 0x2c
    tout   = timeout;
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	627b      	str	r3, [r7, #36]	@ 0x24

    t0 = xTaskGetTickCount();
 800740a:	f001 f947 	bl	800869c <xTaskGetTickCount>
 800740e:	6238      	str	r0, [r7, #32]
    do {
      rval = xTaskNotifyWait (0, clear, &nval, tout);
 8007410:	f107 0210 	add.w	r2, r7, #16
 8007414:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007416:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007418:	2000      	movs	r0, #0
 800741a:	f001 fd07 	bl	8008e2c <xTaskNotifyWait>
 800741e:	61f8      	str	r0, [r7, #28]

      if (rval == pdPASS) {
 8007420:	69fb      	ldr	r3, [r7, #28]
 8007422:	2b01      	cmp	r3, #1
 8007424:	d137      	bne.n	8007496 <osThreadFlagsWait+0xd6>
        rflags &= flags;
 8007426:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	4013      	ands	r3, r2
 800742c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        rflags |= nval;
 800742e:	693b      	ldr	r3, [r7, #16]
 8007430:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007432:	4313      	orrs	r3, r2
 8007434:	62fb      	str	r3, [r7, #44]	@ 0x2c

        if ((options & osFlagsWaitAll) == osFlagsWaitAll) {
 8007436:	68bb      	ldr	r3, [r7, #8]
 8007438:	f003 0301 	and.w	r3, r3, #1
 800743c:	2b00      	cmp	r3, #0
 800743e:	d00c      	beq.n	800745a <osThreadFlagsWait+0x9a>
          if ((flags & rflags) == flags) {
 8007440:	68fa      	ldr	r2, [r7, #12]
 8007442:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007444:	4013      	ands	r3, r2
 8007446:	68fa      	ldr	r2, [r7, #12]
 8007448:	429a      	cmp	r2, r3
 800744a:	d032      	beq.n	80074b2 <osThreadFlagsWait+0xf2>
            break;
          } else {
            if (timeout == 0U) {
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	2b00      	cmp	r3, #0
 8007450:	d10f      	bne.n	8007472 <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 8007452:	f06f 0302 	mvn.w	r3, #2
 8007456:	62fb      	str	r3, [r7, #44]	@ 0x2c
              break;
 8007458:	e02e      	b.n	80074b8 <osThreadFlagsWait+0xf8>
            }
          }
        }
        else {
          if ((flags & rflags) != 0) {
 800745a:	68fa      	ldr	r2, [r7, #12]
 800745c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800745e:	4013      	ands	r3, r2
 8007460:	2b00      	cmp	r3, #0
 8007462:	d128      	bne.n	80074b6 <osThreadFlagsWait+0xf6>
            break;
          } else {
            if (timeout == 0U) {
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	2b00      	cmp	r3, #0
 8007468:	d103      	bne.n	8007472 <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 800746a:	f06f 0302 	mvn.w	r3, #2
 800746e:	62fb      	str	r3, [r7, #44]	@ 0x2c
              break;
 8007470:	e022      	b.n	80074b8 <osThreadFlagsWait+0xf8>
            }
          }
        }

        /* Update timeout */
        td = xTaskGetTickCount() - t0;
 8007472:	f001 f913 	bl	800869c <xTaskGetTickCount>
 8007476:	4602      	mov	r2, r0
 8007478:	6a3b      	ldr	r3, [r7, #32]
 800747a:	1ad3      	subs	r3, r2, r3
 800747c:	61bb      	str	r3, [r7, #24]

        if (td > tout) {
 800747e:	69ba      	ldr	r2, [r7, #24]
 8007480:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007482:	429a      	cmp	r2, r3
 8007484:	d902      	bls.n	800748c <osThreadFlagsWait+0xcc>
          tout  = 0;
 8007486:	2300      	movs	r3, #0
 8007488:	627b      	str	r3, [r7, #36]	@ 0x24
 800748a:	e00e      	b.n	80074aa <osThreadFlagsWait+0xea>
        } else {
          tout -= td;
 800748c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800748e:	69bb      	ldr	r3, [r7, #24]
 8007490:	1ad3      	subs	r3, r2, r3
 8007492:	627b      	str	r3, [r7, #36]	@ 0x24
 8007494:	e009      	b.n	80074aa <osThreadFlagsWait+0xea>
        }
      }
      else {
        if (timeout == 0) {
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	2b00      	cmp	r3, #0
 800749a:	d103      	bne.n	80074a4 <osThreadFlagsWait+0xe4>
          rflags = (uint32_t)osErrorResource;
 800749c:	f06f 0302 	mvn.w	r3, #2
 80074a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80074a2:	e002      	b.n	80074aa <osThreadFlagsWait+0xea>
        } else {
          rflags = (uint32_t)osErrorTimeout;
 80074a4:	f06f 0301 	mvn.w	r3, #1
 80074a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
      }
    }
    while (rval != pdFAIL);
 80074aa:	69fb      	ldr	r3, [r7, #28]
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d1af      	bne.n	8007410 <osThreadFlagsWait+0x50>
 80074b0:	e002      	b.n	80074b8 <osThreadFlagsWait+0xf8>
            break;
 80074b2:	bf00      	nop
 80074b4:	e000      	b.n	80074b8 <osThreadFlagsWait+0xf8>
            break;
 80074b6:	bf00      	nop
  }

  /* Return flags before clearing */
  return (rflags);
 80074b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 80074ba:	4618      	mov	r0, r3
 80074bc:	3730      	adds	r7, #48	@ 0x30
 80074be:	46bd      	mov	sp, r7
 80074c0:	bd80      	pop	{r7, pc}

080074c2 <osDelay>:
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80074c2:	b580      	push	{r7, lr}
 80074c4:	b084      	sub	sp, #16
 80074c6:	af00      	add	r7, sp, #0
 80074c8:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80074ca:	f3ef 8305 	mrs	r3, IPSR
 80074ce:	60bb      	str	r3, [r7, #8]
  return(result);
 80074d0:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d003      	beq.n	80074de <osDelay+0x1c>
    stat = osErrorISR;
 80074d6:	f06f 0305 	mvn.w	r3, #5
 80074da:	60fb      	str	r3, [r7, #12]
 80074dc:	e007      	b.n	80074ee <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80074de:	2300      	movs	r3, #0
 80074e0:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d002      	beq.n	80074ee <osDelay+0x2c>
      vTaskDelay(ticks);
 80074e8:	6878      	ldr	r0, [r7, #4]
 80074ea:	f000 ff8d 	bl	8008408 <vTaskDelay>
    }
  }

  return (stat);
 80074ee:	68fb      	ldr	r3, [r7, #12]
}
 80074f0:	4618      	mov	r0, r3
 80074f2:	3710      	adds	r7, #16
 80074f4:	46bd      	mov	sp, r7
 80074f6:	bd80      	pop	{r7, pc}

080074f8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80074f8:	b480      	push	{r7}
 80074fa:	b085      	sub	sp, #20
 80074fc:	af00      	add	r7, sp, #0
 80074fe:	60f8      	str	r0, [r7, #12]
 8007500:	60b9      	str	r1, [r7, #8]
 8007502:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	4a07      	ldr	r2, [pc, #28]	@ (8007524 <vApplicationGetIdleTaskMemory+0x2c>)
 8007508:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800750a:	68bb      	ldr	r3, [r7, #8]
 800750c:	4a06      	ldr	r2, [pc, #24]	@ (8007528 <vApplicationGetIdleTaskMemory+0x30>)
 800750e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	2280      	movs	r2, #128	@ 0x80
 8007514:	601a      	str	r2, [r3, #0]
}
 8007516:	bf00      	nop
 8007518:	3714      	adds	r7, #20
 800751a:	46bd      	mov	sp, r7
 800751c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007520:	4770      	bx	lr
 8007522:	bf00      	nop
 8007524:	20000400 	.word	0x20000400
 8007528:	2000045c 	.word	0x2000045c

0800752c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800752c:	b480      	push	{r7}
 800752e:	b085      	sub	sp, #20
 8007530:	af00      	add	r7, sp, #0
 8007532:	60f8      	str	r0, [r7, #12]
 8007534:	60b9      	str	r1, [r7, #8]
 8007536:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	4a07      	ldr	r2, [pc, #28]	@ (8007558 <vApplicationGetTimerTaskMemory+0x2c>)
 800753c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800753e:	68bb      	ldr	r3, [r7, #8]
 8007540:	4a06      	ldr	r2, [pc, #24]	@ (800755c <vApplicationGetTimerTaskMemory+0x30>)
 8007542:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800754a:	601a      	str	r2, [r3, #0]
}
 800754c:	bf00      	nop
 800754e:	3714      	adds	r7, #20
 8007550:	46bd      	mov	sp, r7
 8007552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007556:	4770      	bx	lr
 8007558:	2000065c 	.word	0x2000065c
 800755c:	200006b8 	.word	0x200006b8

08007560 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007560:	b480      	push	{r7}
 8007562:	b083      	sub	sp, #12
 8007564:	af00      	add	r7, sp, #0
 8007566:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	f103 0208 	add.w	r2, r3, #8
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	f04f 32ff 	mov.w	r2, #4294967295
 8007578:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	f103 0208 	add.w	r2, r3, #8
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	f103 0208 	add.w	r2, r3, #8
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	2200      	movs	r2, #0
 8007592:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007594:	bf00      	nop
 8007596:	370c      	adds	r7, #12
 8007598:	46bd      	mov	sp, r7
 800759a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800759e:	4770      	bx	lr

080075a0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80075a0:	b480      	push	{r7}
 80075a2:	b083      	sub	sp, #12
 80075a4:	af00      	add	r7, sp, #0
 80075a6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	2200      	movs	r2, #0
 80075ac:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80075ae:	bf00      	nop
 80075b0:	370c      	adds	r7, #12
 80075b2:	46bd      	mov	sp, r7
 80075b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075b8:	4770      	bx	lr

080075ba <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80075ba:	b480      	push	{r7}
 80075bc:	b085      	sub	sp, #20
 80075be:	af00      	add	r7, sp, #0
 80075c0:	6078      	str	r0, [r7, #4]
 80075c2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	685b      	ldr	r3, [r3, #4]
 80075c8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80075ca:	683b      	ldr	r3, [r7, #0]
 80075cc:	68fa      	ldr	r2, [r7, #12]
 80075ce:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	689a      	ldr	r2, [r3, #8]
 80075d4:	683b      	ldr	r3, [r7, #0]
 80075d6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	689b      	ldr	r3, [r3, #8]
 80075dc:	683a      	ldr	r2, [r7, #0]
 80075de:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	683a      	ldr	r2, [r7, #0]
 80075e4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80075e6:	683b      	ldr	r3, [r7, #0]
 80075e8:	687a      	ldr	r2, [r7, #4]
 80075ea:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	1c5a      	adds	r2, r3, #1
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	601a      	str	r2, [r3, #0]
}
 80075f6:	bf00      	nop
 80075f8:	3714      	adds	r7, #20
 80075fa:	46bd      	mov	sp, r7
 80075fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007600:	4770      	bx	lr

08007602 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007602:	b480      	push	{r7}
 8007604:	b085      	sub	sp, #20
 8007606:	af00      	add	r7, sp, #0
 8007608:	6078      	str	r0, [r7, #4]
 800760a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800760c:	683b      	ldr	r3, [r7, #0]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007612:	68bb      	ldr	r3, [r7, #8]
 8007614:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007618:	d103      	bne.n	8007622 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	691b      	ldr	r3, [r3, #16]
 800761e:	60fb      	str	r3, [r7, #12]
 8007620:	e00c      	b.n	800763c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	3308      	adds	r3, #8
 8007626:	60fb      	str	r3, [r7, #12]
 8007628:	e002      	b.n	8007630 <vListInsert+0x2e>
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	685b      	ldr	r3, [r3, #4]
 800762e:	60fb      	str	r3, [r7, #12]
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	685b      	ldr	r3, [r3, #4]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	68ba      	ldr	r2, [r7, #8]
 8007638:	429a      	cmp	r2, r3
 800763a:	d2f6      	bcs.n	800762a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	685a      	ldr	r2, [r3, #4]
 8007640:	683b      	ldr	r3, [r7, #0]
 8007642:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007644:	683b      	ldr	r3, [r7, #0]
 8007646:	685b      	ldr	r3, [r3, #4]
 8007648:	683a      	ldr	r2, [r7, #0]
 800764a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800764c:	683b      	ldr	r3, [r7, #0]
 800764e:	68fa      	ldr	r2, [r7, #12]
 8007650:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	683a      	ldr	r2, [r7, #0]
 8007656:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007658:	683b      	ldr	r3, [r7, #0]
 800765a:	687a      	ldr	r2, [r7, #4]
 800765c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	1c5a      	adds	r2, r3, #1
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	601a      	str	r2, [r3, #0]
}
 8007668:	bf00      	nop
 800766a:	3714      	adds	r7, #20
 800766c:	46bd      	mov	sp, r7
 800766e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007672:	4770      	bx	lr

08007674 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007674:	b480      	push	{r7}
 8007676:	b085      	sub	sp, #20
 8007678:	af00      	add	r7, sp, #0
 800767a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	691b      	ldr	r3, [r3, #16]
 8007680:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	685b      	ldr	r3, [r3, #4]
 8007686:	687a      	ldr	r2, [r7, #4]
 8007688:	6892      	ldr	r2, [r2, #8]
 800768a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	689b      	ldr	r3, [r3, #8]
 8007690:	687a      	ldr	r2, [r7, #4]
 8007692:	6852      	ldr	r2, [r2, #4]
 8007694:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	685b      	ldr	r3, [r3, #4]
 800769a:	687a      	ldr	r2, [r7, #4]
 800769c:	429a      	cmp	r2, r3
 800769e:	d103      	bne.n	80076a8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	689a      	ldr	r2, [r3, #8]
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	2200      	movs	r2, #0
 80076ac:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	1e5a      	subs	r2, r3, #1
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	681b      	ldr	r3, [r3, #0]
}
 80076bc:	4618      	mov	r0, r3
 80076be:	3714      	adds	r7, #20
 80076c0:	46bd      	mov	sp, r7
 80076c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076c6:	4770      	bx	lr

080076c8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80076c8:	b580      	push	{r7, lr}
 80076ca:	b084      	sub	sp, #16
 80076cc:	af00      	add	r7, sp, #0
 80076ce:	6078      	str	r0, [r7, #4]
 80076d0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d10b      	bne.n	80076f4 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80076dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076e0:	f383 8811 	msr	BASEPRI, r3
 80076e4:	f3bf 8f6f 	isb	sy
 80076e8:	f3bf 8f4f 	dsb	sy
 80076ec:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80076ee:	bf00      	nop
 80076f0:	bf00      	nop
 80076f2:	e7fd      	b.n	80076f0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80076f4:	f002 fa70 	bl	8009bd8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	681a      	ldr	r2, [r3, #0]
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007700:	68f9      	ldr	r1, [r7, #12]
 8007702:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8007704:	fb01 f303 	mul.w	r3, r1, r3
 8007708:	441a      	add	r2, r3
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	2200      	movs	r2, #0
 8007712:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	681a      	ldr	r2, [r3, #0]
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	681a      	ldr	r2, [r3, #0]
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007724:	3b01      	subs	r3, #1
 8007726:	68f9      	ldr	r1, [r7, #12]
 8007728:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800772a:	fb01 f303 	mul.w	r3, r1, r3
 800772e:	441a      	add	r2, r3
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	22ff      	movs	r2, #255	@ 0xff
 8007738:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	22ff      	movs	r2, #255	@ 0xff
 8007740:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8007744:	683b      	ldr	r3, [r7, #0]
 8007746:	2b00      	cmp	r3, #0
 8007748:	d114      	bne.n	8007774 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	691b      	ldr	r3, [r3, #16]
 800774e:	2b00      	cmp	r3, #0
 8007750:	d01a      	beq.n	8007788 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	3310      	adds	r3, #16
 8007756:	4618      	mov	r0, r3
 8007758:	f001 f91a 	bl	8008990 <xTaskRemoveFromEventList>
 800775c:	4603      	mov	r3, r0
 800775e:	2b00      	cmp	r3, #0
 8007760:	d012      	beq.n	8007788 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8007762:	4b0d      	ldr	r3, [pc, #52]	@ (8007798 <xQueueGenericReset+0xd0>)
 8007764:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007768:	601a      	str	r2, [r3, #0]
 800776a:	f3bf 8f4f 	dsb	sy
 800776e:	f3bf 8f6f 	isb	sy
 8007772:	e009      	b.n	8007788 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	3310      	adds	r3, #16
 8007778:	4618      	mov	r0, r3
 800777a:	f7ff fef1 	bl	8007560 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	3324      	adds	r3, #36	@ 0x24
 8007782:	4618      	mov	r0, r3
 8007784:	f7ff feec 	bl	8007560 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8007788:	f002 fa58 	bl	8009c3c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800778c:	2301      	movs	r3, #1
}
 800778e:	4618      	mov	r0, r3
 8007790:	3710      	adds	r7, #16
 8007792:	46bd      	mov	sp, r7
 8007794:	bd80      	pop	{r7, pc}
 8007796:	bf00      	nop
 8007798:	e000ed04 	.word	0xe000ed04

0800779c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800779c:	b580      	push	{r7, lr}
 800779e:	b08e      	sub	sp, #56	@ 0x38
 80077a0:	af02      	add	r7, sp, #8
 80077a2:	60f8      	str	r0, [r7, #12]
 80077a4:	60b9      	str	r1, [r7, #8]
 80077a6:	607a      	str	r2, [r7, #4]
 80077a8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d10b      	bne.n	80077c8 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80077b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077b4:	f383 8811 	msr	BASEPRI, r3
 80077b8:	f3bf 8f6f 	isb	sy
 80077bc:	f3bf 8f4f 	dsb	sy
 80077c0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80077c2:	bf00      	nop
 80077c4:	bf00      	nop
 80077c6:	e7fd      	b.n	80077c4 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80077c8:	683b      	ldr	r3, [r7, #0]
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d10b      	bne.n	80077e6 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80077ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077d2:	f383 8811 	msr	BASEPRI, r3
 80077d6:	f3bf 8f6f 	isb	sy
 80077da:	f3bf 8f4f 	dsb	sy
 80077de:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80077e0:	bf00      	nop
 80077e2:	bf00      	nop
 80077e4:	e7fd      	b.n	80077e2 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d002      	beq.n	80077f2 <xQueueGenericCreateStatic+0x56>
 80077ec:	68bb      	ldr	r3, [r7, #8]
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d001      	beq.n	80077f6 <xQueueGenericCreateStatic+0x5a>
 80077f2:	2301      	movs	r3, #1
 80077f4:	e000      	b.n	80077f8 <xQueueGenericCreateStatic+0x5c>
 80077f6:	2300      	movs	r3, #0
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d10b      	bne.n	8007814 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80077fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007800:	f383 8811 	msr	BASEPRI, r3
 8007804:	f3bf 8f6f 	isb	sy
 8007808:	f3bf 8f4f 	dsb	sy
 800780c:	623b      	str	r3, [r7, #32]
}
 800780e:	bf00      	nop
 8007810:	bf00      	nop
 8007812:	e7fd      	b.n	8007810 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	2b00      	cmp	r3, #0
 8007818:	d102      	bne.n	8007820 <xQueueGenericCreateStatic+0x84>
 800781a:	68bb      	ldr	r3, [r7, #8]
 800781c:	2b00      	cmp	r3, #0
 800781e:	d101      	bne.n	8007824 <xQueueGenericCreateStatic+0x88>
 8007820:	2301      	movs	r3, #1
 8007822:	e000      	b.n	8007826 <xQueueGenericCreateStatic+0x8a>
 8007824:	2300      	movs	r3, #0
 8007826:	2b00      	cmp	r3, #0
 8007828:	d10b      	bne.n	8007842 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800782a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800782e:	f383 8811 	msr	BASEPRI, r3
 8007832:	f3bf 8f6f 	isb	sy
 8007836:	f3bf 8f4f 	dsb	sy
 800783a:	61fb      	str	r3, [r7, #28]
}
 800783c:	bf00      	nop
 800783e:	bf00      	nop
 8007840:	e7fd      	b.n	800783e <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8007842:	2350      	movs	r3, #80	@ 0x50
 8007844:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8007846:	697b      	ldr	r3, [r7, #20]
 8007848:	2b50      	cmp	r3, #80	@ 0x50
 800784a:	d00b      	beq.n	8007864 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800784c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007850:	f383 8811 	msr	BASEPRI, r3
 8007854:	f3bf 8f6f 	isb	sy
 8007858:	f3bf 8f4f 	dsb	sy
 800785c:	61bb      	str	r3, [r7, #24]
}
 800785e:	bf00      	nop
 8007860:	bf00      	nop
 8007862:	e7fd      	b.n	8007860 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8007864:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007866:	683b      	ldr	r3, [r7, #0]
 8007868:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800786a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800786c:	2b00      	cmp	r3, #0
 800786e:	d00d      	beq.n	800788c <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8007870:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007872:	2201      	movs	r2, #1
 8007874:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007878:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800787c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800787e:	9300      	str	r3, [sp, #0]
 8007880:	4613      	mov	r3, r2
 8007882:	687a      	ldr	r2, [r7, #4]
 8007884:	68b9      	ldr	r1, [r7, #8]
 8007886:	68f8      	ldr	r0, [r7, #12]
 8007888:	f000 f805 	bl	8007896 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800788c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800788e:	4618      	mov	r0, r3
 8007890:	3730      	adds	r7, #48	@ 0x30
 8007892:	46bd      	mov	sp, r7
 8007894:	bd80      	pop	{r7, pc}

08007896 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8007896:	b580      	push	{r7, lr}
 8007898:	b084      	sub	sp, #16
 800789a:	af00      	add	r7, sp, #0
 800789c:	60f8      	str	r0, [r7, #12]
 800789e:	60b9      	str	r1, [r7, #8]
 80078a0:	607a      	str	r2, [r7, #4]
 80078a2:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80078a4:	68bb      	ldr	r3, [r7, #8]
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d103      	bne.n	80078b2 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80078aa:	69bb      	ldr	r3, [r7, #24]
 80078ac:	69ba      	ldr	r2, [r7, #24]
 80078ae:	601a      	str	r2, [r3, #0]
 80078b0:	e002      	b.n	80078b8 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80078b2:	69bb      	ldr	r3, [r7, #24]
 80078b4:	687a      	ldr	r2, [r7, #4]
 80078b6:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80078b8:	69bb      	ldr	r3, [r7, #24]
 80078ba:	68fa      	ldr	r2, [r7, #12]
 80078bc:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80078be:	69bb      	ldr	r3, [r7, #24]
 80078c0:	68ba      	ldr	r2, [r7, #8]
 80078c2:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80078c4:	2101      	movs	r1, #1
 80078c6:	69b8      	ldr	r0, [r7, #24]
 80078c8:	f7ff fefe 	bl	80076c8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80078cc:	69bb      	ldr	r3, [r7, #24]
 80078ce:	78fa      	ldrb	r2, [r7, #3]
 80078d0:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80078d4:	bf00      	nop
 80078d6:	3710      	adds	r7, #16
 80078d8:	46bd      	mov	sp, r7
 80078da:	bd80      	pop	{r7, pc}

080078dc <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80078dc:	b580      	push	{r7, lr}
 80078de:	b08e      	sub	sp, #56	@ 0x38
 80078e0:	af00      	add	r7, sp, #0
 80078e2:	60f8      	str	r0, [r7, #12]
 80078e4:	60b9      	str	r1, [r7, #8]
 80078e6:	607a      	str	r2, [r7, #4]
 80078e8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80078ea:	2300      	movs	r3, #0
 80078ec:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80078f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d10b      	bne.n	8007910 <xQueueGenericSend+0x34>
	__asm volatile
 80078f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078fc:	f383 8811 	msr	BASEPRI, r3
 8007900:	f3bf 8f6f 	isb	sy
 8007904:	f3bf 8f4f 	dsb	sy
 8007908:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800790a:	bf00      	nop
 800790c:	bf00      	nop
 800790e:	e7fd      	b.n	800790c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007910:	68bb      	ldr	r3, [r7, #8]
 8007912:	2b00      	cmp	r3, #0
 8007914:	d103      	bne.n	800791e <xQueueGenericSend+0x42>
 8007916:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007918:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800791a:	2b00      	cmp	r3, #0
 800791c:	d101      	bne.n	8007922 <xQueueGenericSend+0x46>
 800791e:	2301      	movs	r3, #1
 8007920:	e000      	b.n	8007924 <xQueueGenericSend+0x48>
 8007922:	2300      	movs	r3, #0
 8007924:	2b00      	cmp	r3, #0
 8007926:	d10b      	bne.n	8007940 <xQueueGenericSend+0x64>
	__asm volatile
 8007928:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800792c:	f383 8811 	msr	BASEPRI, r3
 8007930:	f3bf 8f6f 	isb	sy
 8007934:	f3bf 8f4f 	dsb	sy
 8007938:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800793a:	bf00      	nop
 800793c:	bf00      	nop
 800793e:	e7fd      	b.n	800793c <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007940:	683b      	ldr	r3, [r7, #0]
 8007942:	2b02      	cmp	r3, #2
 8007944:	d103      	bne.n	800794e <xQueueGenericSend+0x72>
 8007946:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007948:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800794a:	2b01      	cmp	r3, #1
 800794c:	d101      	bne.n	8007952 <xQueueGenericSend+0x76>
 800794e:	2301      	movs	r3, #1
 8007950:	e000      	b.n	8007954 <xQueueGenericSend+0x78>
 8007952:	2300      	movs	r3, #0
 8007954:	2b00      	cmp	r3, #0
 8007956:	d10b      	bne.n	8007970 <xQueueGenericSend+0x94>
	__asm volatile
 8007958:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800795c:	f383 8811 	msr	BASEPRI, r3
 8007960:	f3bf 8f6f 	isb	sy
 8007964:	f3bf 8f4f 	dsb	sy
 8007968:	623b      	str	r3, [r7, #32]
}
 800796a:	bf00      	nop
 800796c:	bf00      	nop
 800796e:	e7fd      	b.n	800796c <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007970:	f001 f9ce 	bl	8008d10 <xTaskGetSchedulerState>
 8007974:	4603      	mov	r3, r0
 8007976:	2b00      	cmp	r3, #0
 8007978:	d102      	bne.n	8007980 <xQueueGenericSend+0xa4>
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	2b00      	cmp	r3, #0
 800797e:	d101      	bne.n	8007984 <xQueueGenericSend+0xa8>
 8007980:	2301      	movs	r3, #1
 8007982:	e000      	b.n	8007986 <xQueueGenericSend+0xaa>
 8007984:	2300      	movs	r3, #0
 8007986:	2b00      	cmp	r3, #0
 8007988:	d10b      	bne.n	80079a2 <xQueueGenericSend+0xc6>
	__asm volatile
 800798a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800798e:	f383 8811 	msr	BASEPRI, r3
 8007992:	f3bf 8f6f 	isb	sy
 8007996:	f3bf 8f4f 	dsb	sy
 800799a:	61fb      	str	r3, [r7, #28]
}
 800799c:	bf00      	nop
 800799e:	bf00      	nop
 80079a0:	e7fd      	b.n	800799e <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80079a2:	f002 f919 	bl	8009bd8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80079a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079a8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80079aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80079ae:	429a      	cmp	r2, r3
 80079b0:	d302      	bcc.n	80079b8 <xQueueGenericSend+0xdc>
 80079b2:	683b      	ldr	r3, [r7, #0]
 80079b4:	2b02      	cmp	r3, #2
 80079b6:	d129      	bne.n	8007a0c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80079b8:	683a      	ldr	r2, [r7, #0]
 80079ba:	68b9      	ldr	r1, [r7, #8]
 80079bc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80079be:	f000 fa0f 	bl	8007de0 <prvCopyDataToQueue>
 80079c2:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80079c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	d010      	beq.n	80079ee <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80079cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079ce:	3324      	adds	r3, #36	@ 0x24
 80079d0:	4618      	mov	r0, r3
 80079d2:	f000 ffdd 	bl	8008990 <xTaskRemoveFromEventList>
 80079d6:	4603      	mov	r3, r0
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d013      	beq.n	8007a04 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80079dc:	4b3f      	ldr	r3, [pc, #252]	@ (8007adc <xQueueGenericSend+0x200>)
 80079de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80079e2:	601a      	str	r2, [r3, #0]
 80079e4:	f3bf 8f4f 	dsb	sy
 80079e8:	f3bf 8f6f 	isb	sy
 80079ec:	e00a      	b.n	8007a04 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80079ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d007      	beq.n	8007a04 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80079f4:	4b39      	ldr	r3, [pc, #228]	@ (8007adc <xQueueGenericSend+0x200>)
 80079f6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80079fa:	601a      	str	r2, [r3, #0]
 80079fc:	f3bf 8f4f 	dsb	sy
 8007a00:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007a04:	f002 f91a 	bl	8009c3c <vPortExitCritical>
				return pdPASS;
 8007a08:	2301      	movs	r3, #1
 8007a0a:	e063      	b.n	8007ad4 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d103      	bne.n	8007a1a <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007a12:	f002 f913 	bl	8009c3c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007a16:	2300      	movs	r3, #0
 8007a18:	e05c      	b.n	8007ad4 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007a1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d106      	bne.n	8007a2e <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007a20:	f107 0314 	add.w	r3, r7, #20
 8007a24:	4618      	mov	r0, r3
 8007a26:	f001 f817 	bl	8008a58 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007a2a:	2301      	movs	r3, #1
 8007a2c:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007a2e:	f002 f905 	bl	8009c3c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007a32:	f000 fd87 	bl	8008544 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007a36:	f002 f8cf 	bl	8009bd8 <vPortEnterCritical>
 8007a3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a3c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007a40:	b25b      	sxtb	r3, r3
 8007a42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a46:	d103      	bne.n	8007a50 <xQueueGenericSend+0x174>
 8007a48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a4a:	2200      	movs	r2, #0
 8007a4c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007a50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a52:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007a56:	b25b      	sxtb	r3, r3
 8007a58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a5c:	d103      	bne.n	8007a66 <xQueueGenericSend+0x18a>
 8007a5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a60:	2200      	movs	r2, #0
 8007a62:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007a66:	f002 f8e9 	bl	8009c3c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007a6a:	1d3a      	adds	r2, r7, #4
 8007a6c:	f107 0314 	add.w	r3, r7, #20
 8007a70:	4611      	mov	r1, r2
 8007a72:	4618      	mov	r0, r3
 8007a74:	f001 f806 	bl	8008a84 <xTaskCheckForTimeOut>
 8007a78:	4603      	mov	r3, r0
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d124      	bne.n	8007ac8 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8007a7e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007a80:	f000 faa6 	bl	8007fd0 <prvIsQueueFull>
 8007a84:	4603      	mov	r3, r0
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d018      	beq.n	8007abc <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007a8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a8c:	3310      	adds	r3, #16
 8007a8e:	687a      	ldr	r2, [r7, #4]
 8007a90:	4611      	mov	r1, r2
 8007a92:	4618      	mov	r0, r3
 8007a94:	f000 ff2a 	bl	80088ec <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007a98:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007a9a:	f000 fa31 	bl	8007f00 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8007a9e:	f000 fd5f 	bl	8008560 <xTaskResumeAll>
 8007aa2:	4603      	mov	r3, r0
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	f47f af7c 	bne.w	80079a2 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8007aaa:	4b0c      	ldr	r3, [pc, #48]	@ (8007adc <xQueueGenericSend+0x200>)
 8007aac:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007ab0:	601a      	str	r2, [r3, #0]
 8007ab2:	f3bf 8f4f 	dsb	sy
 8007ab6:	f3bf 8f6f 	isb	sy
 8007aba:	e772      	b.n	80079a2 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007abc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007abe:	f000 fa1f 	bl	8007f00 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007ac2:	f000 fd4d 	bl	8008560 <xTaskResumeAll>
 8007ac6:	e76c      	b.n	80079a2 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007ac8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007aca:	f000 fa19 	bl	8007f00 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007ace:	f000 fd47 	bl	8008560 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8007ad2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8007ad4:	4618      	mov	r0, r3
 8007ad6:	3738      	adds	r7, #56	@ 0x38
 8007ad8:	46bd      	mov	sp, r7
 8007ada:	bd80      	pop	{r7, pc}
 8007adc:	e000ed04 	.word	0xe000ed04

08007ae0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007ae0:	b580      	push	{r7, lr}
 8007ae2:	b090      	sub	sp, #64	@ 0x40
 8007ae4:	af00      	add	r7, sp, #0
 8007ae6:	60f8      	str	r0, [r7, #12]
 8007ae8:	60b9      	str	r1, [r7, #8]
 8007aea:	607a      	str	r2, [r7, #4]
 8007aec:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8007af2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d10b      	bne.n	8007b10 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8007af8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007afc:	f383 8811 	msr	BASEPRI, r3
 8007b00:	f3bf 8f6f 	isb	sy
 8007b04:	f3bf 8f4f 	dsb	sy
 8007b08:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007b0a:	bf00      	nop
 8007b0c:	bf00      	nop
 8007b0e:	e7fd      	b.n	8007b0c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007b10:	68bb      	ldr	r3, [r7, #8]
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	d103      	bne.n	8007b1e <xQueueGenericSendFromISR+0x3e>
 8007b16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d101      	bne.n	8007b22 <xQueueGenericSendFromISR+0x42>
 8007b1e:	2301      	movs	r3, #1
 8007b20:	e000      	b.n	8007b24 <xQueueGenericSendFromISR+0x44>
 8007b22:	2300      	movs	r3, #0
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	d10b      	bne.n	8007b40 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8007b28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b2c:	f383 8811 	msr	BASEPRI, r3
 8007b30:	f3bf 8f6f 	isb	sy
 8007b34:	f3bf 8f4f 	dsb	sy
 8007b38:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007b3a:	bf00      	nop
 8007b3c:	bf00      	nop
 8007b3e:	e7fd      	b.n	8007b3c <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007b40:	683b      	ldr	r3, [r7, #0]
 8007b42:	2b02      	cmp	r3, #2
 8007b44:	d103      	bne.n	8007b4e <xQueueGenericSendFromISR+0x6e>
 8007b46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b48:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b4a:	2b01      	cmp	r3, #1
 8007b4c:	d101      	bne.n	8007b52 <xQueueGenericSendFromISR+0x72>
 8007b4e:	2301      	movs	r3, #1
 8007b50:	e000      	b.n	8007b54 <xQueueGenericSendFromISR+0x74>
 8007b52:	2300      	movs	r3, #0
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d10b      	bne.n	8007b70 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8007b58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b5c:	f383 8811 	msr	BASEPRI, r3
 8007b60:	f3bf 8f6f 	isb	sy
 8007b64:	f3bf 8f4f 	dsb	sy
 8007b68:	623b      	str	r3, [r7, #32]
}
 8007b6a:	bf00      	nop
 8007b6c:	bf00      	nop
 8007b6e:	e7fd      	b.n	8007b6c <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007b70:	f002 f912 	bl	8009d98 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007b74:	f3ef 8211 	mrs	r2, BASEPRI
 8007b78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b7c:	f383 8811 	msr	BASEPRI, r3
 8007b80:	f3bf 8f6f 	isb	sy
 8007b84:	f3bf 8f4f 	dsb	sy
 8007b88:	61fa      	str	r2, [r7, #28]
 8007b8a:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007b8c:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007b8e:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007b90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b92:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007b94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b98:	429a      	cmp	r2, r3
 8007b9a:	d302      	bcc.n	8007ba2 <xQueueGenericSendFromISR+0xc2>
 8007b9c:	683b      	ldr	r3, [r7, #0]
 8007b9e:	2b02      	cmp	r3, #2
 8007ba0:	d12f      	bne.n	8007c02 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007ba2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ba4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007ba8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007bac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007bae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007bb0:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007bb2:	683a      	ldr	r2, [r7, #0]
 8007bb4:	68b9      	ldr	r1, [r7, #8]
 8007bb6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8007bb8:	f000 f912 	bl	8007de0 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007bbc:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8007bc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007bc4:	d112      	bne.n	8007bec <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007bc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007bc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	d016      	beq.n	8007bfc <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007bce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007bd0:	3324      	adds	r3, #36	@ 0x24
 8007bd2:	4618      	mov	r0, r3
 8007bd4:	f000 fedc 	bl	8008990 <xTaskRemoveFromEventList>
 8007bd8:	4603      	mov	r3, r0
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d00e      	beq.n	8007bfc <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	d00b      	beq.n	8007bfc <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	2201      	movs	r2, #1
 8007be8:	601a      	str	r2, [r3, #0]
 8007bea:	e007      	b.n	8007bfc <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007bec:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8007bf0:	3301      	adds	r3, #1
 8007bf2:	b2db      	uxtb	r3, r3
 8007bf4:	b25a      	sxtb	r2, r3
 8007bf6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007bf8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8007bfc:	2301      	movs	r3, #1
 8007bfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8007c00:	e001      	b.n	8007c06 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007c02:	2300      	movs	r3, #0
 8007c04:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007c06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c08:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007c0a:	697b      	ldr	r3, [r7, #20]
 8007c0c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007c10:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007c12:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8007c14:	4618      	mov	r0, r3
 8007c16:	3740      	adds	r7, #64	@ 0x40
 8007c18:	46bd      	mov	sp, r7
 8007c1a:	bd80      	pop	{r7, pc}

08007c1c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8007c1c:	b580      	push	{r7, lr}
 8007c1e:	b08c      	sub	sp, #48	@ 0x30
 8007c20:	af00      	add	r7, sp, #0
 8007c22:	60f8      	str	r0, [r7, #12]
 8007c24:	60b9      	str	r1, [r7, #8]
 8007c26:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007c28:	2300      	movs	r3, #0
 8007c2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007c30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d10b      	bne.n	8007c4e <xQueueReceive+0x32>
	__asm volatile
 8007c36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c3a:	f383 8811 	msr	BASEPRI, r3
 8007c3e:	f3bf 8f6f 	isb	sy
 8007c42:	f3bf 8f4f 	dsb	sy
 8007c46:	623b      	str	r3, [r7, #32]
}
 8007c48:	bf00      	nop
 8007c4a:	bf00      	nop
 8007c4c:	e7fd      	b.n	8007c4a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007c4e:	68bb      	ldr	r3, [r7, #8]
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	d103      	bne.n	8007c5c <xQueueReceive+0x40>
 8007c54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	d101      	bne.n	8007c60 <xQueueReceive+0x44>
 8007c5c:	2301      	movs	r3, #1
 8007c5e:	e000      	b.n	8007c62 <xQueueReceive+0x46>
 8007c60:	2300      	movs	r3, #0
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d10b      	bne.n	8007c7e <xQueueReceive+0x62>
	__asm volatile
 8007c66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c6a:	f383 8811 	msr	BASEPRI, r3
 8007c6e:	f3bf 8f6f 	isb	sy
 8007c72:	f3bf 8f4f 	dsb	sy
 8007c76:	61fb      	str	r3, [r7, #28]
}
 8007c78:	bf00      	nop
 8007c7a:	bf00      	nop
 8007c7c:	e7fd      	b.n	8007c7a <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007c7e:	f001 f847 	bl	8008d10 <xTaskGetSchedulerState>
 8007c82:	4603      	mov	r3, r0
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d102      	bne.n	8007c8e <xQueueReceive+0x72>
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d101      	bne.n	8007c92 <xQueueReceive+0x76>
 8007c8e:	2301      	movs	r3, #1
 8007c90:	e000      	b.n	8007c94 <xQueueReceive+0x78>
 8007c92:	2300      	movs	r3, #0
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	d10b      	bne.n	8007cb0 <xQueueReceive+0x94>
	__asm volatile
 8007c98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c9c:	f383 8811 	msr	BASEPRI, r3
 8007ca0:	f3bf 8f6f 	isb	sy
 8007ca4:	f3bf 8f4f 	dsb	sy
 8007ca8:	61bb      	str	r3, [r7, #24]
}
 8007caa:	bf00      	nop
 8007cac:	bf00      	nop
 8007cae:	e7fd      	b.n	8007cac <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007cb0:	f001 ff92 	bl	8009bd8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007cb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007cb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007cb8:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007cba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d01f      	beq.n	8007d00 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007cc0:	68b9      	ldr	r1, [r7, #8]
 8007cc2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007cc4:	f000 f8f6 	bl	8007eb4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007cc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cca:	1e5a      	subs	r2, r3, #1
 8007ccc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007cce:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007cd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007cd2:	691b      	ldr	r3, [r3, #16]
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d00f      	beq.n	8007cf8 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007cd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007cda:	3310      	adds	r3, #16
 8007cdc:	4618      	mov	r0, r3
 8007cde:	f000 fe57 	bl	8008990 <xTaskRemoveFromEventList>
 8007ce2:	4603      	mov	r3, r0
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d007      	beq.n	8007cf8 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007ce8:	4b3c      	ldr	r3, [pc, #240]	@ (8007ddc <xQueueReceive+0x1c0>)
 8007cea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007cee:	601a      	str	r2, [r3, #0]
 8007cf0:	f3bf 8f4f 	dsb	sy
 8007cf4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007cf8:	f001 ffa0 	bl	8009c3c <vPortExitCritical>
				return pdPASS;
 8007cfc:	2301      	movs	r3, #1
 8007cfe:	e069      	b.n	8007dd4 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	d103      	bne.n	8007d0e <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007d06:	f001 ff99 	bl	8009c3c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007d0a:	2300      	movs	r3, #0
 8007d0c:	e062      	b.n	8007dd4 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007d0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d106      	bne.n	8007d22 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007d14:	f107 0310 	add.w	r3, r7, #16
 8007d18:	4618      	mov	r0, r3
 8007d1a:	f000 fe9d 	bl	8008a58 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007d1e:	2301      	movs	r3, #1
 8007d20:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007d22:	f001 ff8b 	bl	8009c3c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007d26:	f000 fc0d 	bl	8008544 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007d2a:	f001 ff55 	bl	8009bd8 <vPortEnterCritical>
 8007d2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d30:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007d34:	b25b      	sxtb	r3, r3
 8007d36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d3a:	d103      	bne.n	8007d44 <xQueueReceive+0x128>
 8007d3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d3e:	2200      	movs	r2, #0
 8007d40:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007d44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d46:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007d4a:	b25b      	sxtb	r3, r3
 8007d4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d50:	d103      	bne.n	8007d5a <xQueueReceive+0x13e>
 8007d52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d54:	2200      	movs	r2, #0
 8007d56:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007d5a:	f001 ff6f 	bl	8009c3c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007d5e:	1d3a      	adds	r2, r7, #4
 8007d60:	f107 0310 	add.w	r3, r7, #16
 8007d64:	4611      	mov	r1, r2
 8007d66:	4618      	mov	r0, r3
 8007d68:	f000 fe8c 	bl	8008a84 <xTaskCheckForTimeOut>
 8007d6c:	4603      	mov	r3, r0
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d123      	bne.n	8007dba <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007d72:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007d74:	f000 f916 	bl	8007fa4 <prvIsQueueEmpty>
 8007d78:	4603      	mov	r3, r0
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	d017      	beq.n	8007dae <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007d7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d80:	3324      	adds	r3, #36	@ 0x24
 8007d82:	687a      	ldr	r2, [r7, #4]
 8007d84:	4611      	mov	r1, r2
 8007d86:	4618      	mov	r0, r3
 8007d88:	f000 fdb0 	bl	80088ec <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007d8c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007d8e:	f000 f8b7 	bl	8007f00 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007d92:	f000 fbe5 	bl	8008560 <xTaskResumeAll>
 8007d96:	4603      	mov	r3, r0
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d189      	bne.n	8007cb0 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8007d9c:	4b0f      	ldr	r3, [pc, #60]	@ (8007ddc <xQueueReceive+0x1c0>)
 8007d9e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007da2:	601a      	str	r2, [r3, #0]
 8007da4:	f3bf 8f4f 	dsb	sy
 8007da8:	f3bf 8f6f 	isb	sy
 8007dac:	e780      	b.n	8007cb0 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8007dae:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007db0:	f000 f8a6 	bl	8007f00 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007db4:	f000 fbd4 	bl	8008560 <xTaskResumeAll>
 8007db8:	e77a      	b.n	8007cb0 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8007dba:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007dbc:	f000 f8a0 	bl	8007f00 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007dc0:	f000 fbce 	bl	8008560 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007dc4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007dc6:	f000 f8ed 	bl	8007fa4 <prvIsQueueEmpty>
 8007dca:	4603      	mov	r3, r0
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	f43f af6f 	beq.w	8007cb0 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007dd2:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007dd4:	4618      	mov	r0, r3
 8007dd6:	3730      	adds	r7, #48	@ 0x30
 8007dd8:	46bd      	mov	sp, r7
 8007dda:	bd80      	pop	{r7, pc}
 8007ddc:	e000ed04 	.word	0xe000ed04

08007de0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8007de0:	b580      	push	{r7, lr}
 8007de2:	b086      	sub	sp, #24
 8007de4:	af00      	add	r7, sp, #0
 8007de6:	60f8      	str	r0, [r7, #12]
 8007de8:	60b9      	str	r1, [r7, #8]
 8007dea:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8007dec:	2300      	movs	r3, #0
 8007dee:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007df4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d10d      	bne.n	8007e1a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d14d      	bne.n	8007ea2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	689b      	ldr	r3, [r3, #8]
 8007e0a:	4618      	mov	r0, r3
 8007e0c:	f000 ff9e 	bl	8008d4c <xTaskPriorityDisinherit>
 8007e10:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	2200      	movs	r2, #0
 8007e16:	609a      	str	r2, [r3, #8]
 8007e18:	e043      	b.n	8007ea2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	d119      	bne.n	8007e54 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	6858      	ldr	r0, [r3, #4]
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e28:	461a      	mov	r2, r3
 8007e2a:	68b9      	ldr	r1, [r7, #8]
 8007e2c:	f002 fd47 	bl	800a8be <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	685a      	ldr	r2, [r3, #4]
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e38:	441a      	add	r2, r3
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	685a      	ldr	r2, [r3, #4]
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	689b      	ldr	r3, [r3, #8]
 8007e46:	429a      	cmp	r2, r3
 8007e48:	d32b      	bcc.n	8007ea2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	681a      	ldr	r2, [r3, #0]
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	605a      	str	r2, [r3, #4]
 8007e52:	e026      	b.n	8007ea2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	68d8      	ldr	r0, [r3, #12]
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e5c:	461a      	mov	r2, r3
 8007e5e:	68b9      	ldr	r1, [r7, #8]
 8007e60:	f002 fd2d 	bl	800a8be <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	68da      	ldr	r2, [r3, #12]
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e6c:	425b      	negs	r3, r3
 8007e6e:	441a      	add	r2, r3
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	68da      	ldr	r2, [r3, #12]
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	429a      	cmp	r2, r3
 8007e7e:	d207      	bcs.n	8007e90 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	689a      	ldr	r2, [r3, #8]
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e88:	425b      	negs	r3, r3
 8007e8a:	441a      	add	r2, r3
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	2b02      	cmp	r3, #2
 8007e94:	d105      	bne.n	8007ea2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007e96:	693b      	ldr	r3, [r7, #16]
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	d002      	beq.n	8007ea2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8007e9c:	693b      	ldr	r3, [r7, #16]
 8007e9e:	3b01      	subs	r3, #1
 8007ea0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007ea2:	693b      	ldr	r3, [r7, #16]
 8007ea4:	1c5a      	adds	r2, r3, #1
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8007eaa:	697b      	ldr	r3, [r7, #20]
}
 8007eac:	4618      	mov	r0, r3
 8007eae:	3718      	adds	r7, #24
 8007eb0:	46bd      	mov	sp, r7
 8007eb2:	bd80      	pop	{r7, pc}

08007eb4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8007eb4:	b580      	push	{r7, lr}
 8007eb6:	b082      	sub	sp, #8
 8007eb8:	af00      	add	r7, sp, #0
 8007eba:	6078      	str	r0, [r7, #4]
 8007ebc:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d018      	beq.n	8007ef8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	68da      	ldr	r2, [r3, #12]
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ece:	441a      	add	r2, r3
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	68da      	ldr	r2, [r3, #12]
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	689b      	ldr	r3, [r3, #8]
 8007edc:	429a      	cmp	r2, r3
 8007ede:	d303      	bcc.n	8007ee8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	681a      	ldr	r2, [r3, #0]
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	68d9      	ldr	r1, [r3, #12]
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ef0:	461a      	mov	r2, r3
 8007ef2:	6838      	ldr	r0, [r7, #0]
 8007ef4:	f002 fce3 	bl	800a8be <memcpy>
	}
}
 8007ef8:	bf00      	nop
 8007efa:	3708      	adds	r7, #8
 8007efc:	46bd      	mov	sp, r7
 8007efe:	bd80      	pop	{r7, pc}

08007f00 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007f00:	b580      	push	{r7, lr}
 8007f02:	b084      	sub	sp, #16
 8007f04:	af00      	add	r7, sp, #0
 8007f06:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8007f08:	f001 fe66 	bl	8009bd8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007f12:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007f14:	e011      	b.n	8007f3a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	d012      	beq.n	8007f44 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	3324      	adds	r3, #36	@ 0x24
 8007f22:	4618      	mov	r0, r3
 8007f24:	f000 fd34 	bl	8008990 <xTaskRemoveFromEventList>
 8007f28:	4603      	mov	r3, r0
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d001      	beq.n	8007f32 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8007f2e:	f000 fe0d 	bl	8008b4c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8007f32:	7bfb      	ldrb	r3, [r7, #15]
 8007f34:	3b01      	subs	r3, #1
 8007f36:	b2db      	uxtb	r3, r3
 8007f38:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007f3a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	dce9      	bgt.n	8007f16 <prvUnlockQueue+0x16>
 8007f42:	e000      	b.n	8007f46 <prvUnlockQueue+0x46>
					break;
 8007f44:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	22ff      	movs	r2, #255	@ 0xff
 8007f4a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8007f4e:	f001 fe75 	bl	8009c3c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8007f52:	f001 fe41 	bl	8009bd8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007f5c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007f5e:	e011      	b.n	8007f84 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	691b      	ldr	r3, [r3, #16]
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	d012      	beq.n	8007f8e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	3310      	adds	r3, #16
 8007f6c:	4618      	mov	r0, r3
 8007f6e:	f000 fd0f 	bl	8008990 <xTaskRemoveFromEventList>
 8007f72:	4603      	mov	r3, r0
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d001      	beq.n	8007f7c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8007f78:	f000 fde8 	bl	8008b4c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8007f7c:	7bbb      	ldrb	r3, [r7, #14]
 8007f7e:	3b01      	subs	r3, #1
 8007f80:	b2db      	uxtb	r3, r3
 8007f82:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007f84:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	dce9      	bgt.n	8007f60 <prvUnlockQueue+0x60>
 8007f8c:	e000      	b.n	8007f90 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8007f8e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	22ff      	movs	r2, #255	@ 0xff
 8007f94:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8007f98:	f001 fe50 	bl	8009c3c <vPortExitCritical>
}
 8007f9c:	bf00      	nop
 8007f9e:	3710      	adds	r7, #16
 8007fa0:	46bd      	mov	sp, r7
 8007fa2:	bd80      	pop	{r7, pc}

08007fa4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8007fa4:	b580      	push	{r7, lr}
 8007fa6:	b084      	sub	sp, #16
 8007fa8:	af00      	add	r7, sp, #0
 8007faa:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007fac:	f001 fe14 	bl	8009bd8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d102      	bne.n	8007fbe <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8007fb8:	2301      	movs	r3, #1
 8007fba:	60fb      	str	r3, [r7, #12]
 8007fbc:	e001      	b.n	8007fc2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8007fbe:	2300      	movs	r3, #0
 8007fc0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007fc2:	f001 fe3b 	bl	8009c3c <vPortExitCritical>

	return xReturn;
 8007fc6:	68fb      	ldr	r3, [r7, #12]
}
 8007fc8:	4618      	mov	r0, r3
 8007fca:	3710      	adds	r7, #16
 8007fcc:	46bd      	mov	sp, r7
 8007fce:	bd80      	pop	{r7, pc}

08007fd0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007fd0:	b580      	push	{r7, lr}
 8007fd2:	b084      	sub	sp, #16
 8007fd4:	af00      	add	r7, sp, #0
 8007fd6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007fd8:	f001 fdfe 	bl	8009bd8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007fe4:	429a      	cmp	r2, r3
 8007fe6:	d102      	bne.n	8007fee <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007fe8:	2301      	movs	r3, #1
 8007fea:	60fb      	str	r3, [r7, #12]
 8007fec:	e001      	b.n	8007ff2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8007fee:	2300      	movs	r3, #0
 8007ff0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007ff2:	f001 fe23 	bl	8009c3c <vPortExitCritical>

	return xReturn;
 8007ff6:	68fb      	ldr	r3, [r7, #12]
}
 8007ff8:	4618      	mov	r0, r3
 8007ffa:	3710      	adds	r7, #16
 8007ffc:	46bd      	mov	sp, r7
 8007ffe:	bd80      	pop	{r7, pc}

08008000 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8008000:	b480      	push	{r7}
 8008002:	b085      	sub	sp, #20
 8008004:	af00      	add	r7, sp, #0
 8008006:	6078      	str	r0, [r7, #4]
 8008008:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800800a:	2300      	movs	r3, #0
 800800c:	60fb      	str	r3, [r7, #12]
 800800e:	e014      	b.n	800803a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8008010:	4a0f      	ldr	r2, [pc, #60]	@ (8008050 <vQueueAddToRegistry+0x50>)
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8008018:	2b00      	cmp	r3, #0
 800801a:	d10b      	bne.n	8008034 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800801c:	490c      	ldr	r1, [pc, #48]	@ (8008050 <vQueueAddToRegistry+0x50>)
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	683a      	ldr	r2, [r7, #0]
 8008022:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8008026:	4a0a      	ldr	r2, [pc, #40]	@ (8008050 <vQueueAddToRegistry+0x50>)
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	00db      	lsls	r3, r3, #3
 800802c:	4413      	add	r3, r2
 800802e:	687a      	ldr	r2, [r7, #4]
 8008030:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8008032:	e006      	b.n	8008042 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	3301      	adds	r3, #1
 8008038:	60fb      	str	r3, [r7, #12]
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	2b07      	cmp	r3, #7
 800803e:	d9e7      	bls.n	8008010 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8008040:	bf00      	nop
 8008042:	bf00      	nop
 8008044:	3714      	adds	r7, #20
 8008046:	46bd      	mov	sp, r7
 8008048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800804c:	4770      	bx	lr
 800804e:	bf00      	nop
 8008050:	20000ab8 	.word	0x20000ab8

08008054 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008054:	b580      	push	{r7, lr}
 8008056:	b086      	sub	sp, #24
 8008058:	af00      	add	r7, sp, #0
 800805a:	60f8      	str	r0, [r7, #12]
 800805c:	60b9      	str	r1, [r7, #8]
 800805e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8008064:	f001 fdb8 	bl	8009bd8 <vPortEnterCritical>
 8008068:	697b      	ldr	r3, [r7, #20]
 800806a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800806e:	b25b      	sxtb	r3, r3
 8008070:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008074:	d103      	bne.n	800807e <vQueueWaitForMessageRestricted+0x2a>
 8008076:	697b      	ldr	r3, [r7, #20]
 8008078:	2200      	movs	r2, #0
 800807a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800807e:	697b      	ldr	r3, [r7, #20]
 8008080:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008084:	b25b      	sxtb	r3, r3
 8008086:	f1b3 3fff 	cmp.w	r3, #4294967295
 800808a:	d103      	bne.n	8008094 <vQueueWaitForMessageRestricted+0x40>
 800808c:	697b      	ldr	r3, [r7, #20]
 800808e:	2200      	movs	r2, #0
 8008090:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008094:	f001 fdd2 	bl	8009c3c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8008098:	697b      	ldr	r3, [r7, #20]
 800809a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800809c:	2b00      	cmp	r3, #0
 800809e:	d106      	bne.n	80080ae <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80080a0:	697b      	ldr	r3, [r7, #20]
 80080a2:	3324      	adds	r3, #36	@ 0x24
 80080a4:	687a      	ldr	r2, [r7, #4]
 80080a6:	68b9      	ldr	r1, [r7, #8]
 80080a8:	4618      	mov	r0, r3
 80080aa:	f000 fc45 	bl	8008938 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80080ae:	6978      	ldr	r0, [r7, #20]
 80080b0:	f7ff ff26 	bl	8007f00 <prvUnlockQueue>
	}
 80080b4:	bf00      	nop
 80080b6:	3718      	adds	r7, #24
 80080b8:	46bd      	mov	sp, r7
 80080ba:	bd80      	pop	{r7, pc}

080080bc <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80080bc:	b580      	push	{r7, lr}
 80080be:	b08e      	sub	sp, #56	@ 0x38
 80080c0:	af04      	add	r7, sp, #16
 80080c2:	60f8      	str	r0, [r7, #12]
 80080c4:	60b9      	str	r1, [r7, #8]
 80080c6:	607a      	str	r2, [r7, #4]
 80080c8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80080ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d10b      	bne.n	80080e8 <xTaskCreateStatic+0x2c>
	__asm volatile
 80080d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080d4:	f383 8811 	msr	BASEPRI, r3
 80080d8:	f3bf 8f6f 	isb	sy
 80080dc:	f3bf 8f4f 	dsb	sy
 80080e0:	623b      	str	r3, [r7, #32]
}
 80080e2:	bf00      	nop
 80080e4:	bf00      	nop
 80080e6:	e7fd      	b.n	80080e4 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80080e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d10b      	bne.n	8008106 <xTaskCreateStatic+0x4a>
	__asm volatile
 80080ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080f2:	f383 8811 	msr	BASEPRI, r3
 80080f6:	f3bf 8f6f 	isb	sy
 80080fa:	f3bf 8f4f 	dsb	sy
 80080fe:	61fb      	str	r3, [r7, #28]
}
 8008100:	bf00      	nop
 8008102:	bf00      	nop
 8008104:	e7fd      	b.n	8008102 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8008106:	235c      	movs	r3, #92	@ 0x5c
 8008108:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800810a:	693b      	ldr	r3, [r7, #16]
 800810c:	2b5c      	cmp	r3, #92	@ 0x5c
 800810e:	d00b      	beq.n	8008128 <xTaskCreateStatic+0x6c>
	__asm volatile
 8008110:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008114:	f383 8811 	msr	BASEPRI, r3
 8008118:	f3bf 8f6f 	isb	sy
 800811c:	f3bf 8f4f 	dsb	sy
 8008120:	61bb      	str	r3, [r7, #24]
}
 8008122:	bf00      	nop
 8008124:	bf00      	nop
 8008126:	e7fd      	b.n	8008124 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8008128:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800812a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800812c:	2b00      	cmp	r3, #0
 800812e:	d01e      	beq.n	800816e <xTaskCreateStatic+0xb2>
 8008130:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008132:	2b00      	cmp	r3, #0
 8008134:	d01b      	beq.n	800816e <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008136:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008138:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800813a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800813c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800813e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008140:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008142:	2202      	movs	r2, #2
 8008144:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008148:	2300      	movs	r3, #0
 800814a:	9303      	str	r3, [sp, #12]
 800814c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800814e:	9302      	str	r3, [sp, #8]
 8008150:	f107 0314 	add.w	r3, r7, #20
 8008154:	9301      	str	r3, [sp, #4]
 8008156:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008158:	9300      	str	r3, [sp, #0]
 800815a:	683b      	ldr	r3, [r7, #0]
 800815c:	687a      	ldr	r2, [r7, #4]
 800815e:	68b9      	ldr	r1, [r7, #8]
 8008160:	68f8      	ldr	r0, [r7, #12]
 8008162:	f000 f850 	bl	8008206 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008166:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008168:	f000 f8de 	bl	8008328 <prvAddNewTaskToReadyList>
 800816c:	e001      	b.n	8008172 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800816e:	2300      	movs	r3, #0
 8008170:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8008172:	697b      	ldr	r3, [r7, #20]
	}
 8008174:	4618      	mov	r0, r3
 8008176:	3728      	adds	r7, #40	@ 0x28
 8008178:	46bd      	mov	sp, r7
 800817a:	bd80      	pop	{r7, pc}

0800817c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800817c:	b580      	push	{r7, lr}
 800817e:	b08c      	sub	sp, #48	@ 0x30
 8008180:	af04      	add	r7, sp, #16
 8008182:	60f8      	str	r0, [r7, #12]
 8008184:	60b9      	str	r1, [r7, #8]
 8008186:	603b      	str	r3, [r7, #0]
 8008188:	4613      	mov	r3, r2
 800818a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800818c:	88fb      	ldrh	r3, [r7, #6]
 800818e:	009b      	lsls	r3, r3, #2
 8008190:	4618      	mov	r0, r3
 8008192:	f001 fe43 	bl	8009e1c <pvPortMalloc>
 8008196:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8008198:	697b      	ldr	r3, [r7, #20]
 800819a:	2b00      	cmp	r3, #0
 800819c:	d00e      	beq.n	80081bc <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800819e:	205c      	movs	r0, #92	@ 0x5c
 80081a0:	f001 fe3c 	bl	8009e1c <pvPortMalloc>
 80081a4:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80081a6:	69fb      	ldr	r3, [r7, #28]
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	d003      	beq.n	80081b4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80081ac:	69fb      	ldr	r3, [r7, #28]
 80081ae:	697a      	ldr	r2, [r7, #20]
 80081b0:	631a      	str	r2, [r3, #48]	@ 0x30
 80081b2:	e005      	b.n	80081c0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80081b4:	6978      	ldr	r0, [r7, #20]
 80081b6:	f001 feff 	bl	8009fb8 <vPortFree>
 80081ba:	e001      	b.n	80081c0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80081bc:	2300      	movs	r3, #0
 80081be:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80081c0:	69fb      	ldr	r3, [r7, #28]
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d017      	beq.n	80081f6 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80081c6:	69fb      	ldr	r3, [r7, #28]
 80081c8:	2200      	movs	r2, #0
 80081ca:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80081ce:	88fa      	ldrh	r2, [r7, #6]
 80081d0:	2300      	movs	r3, #0
 80081d2:	9303      	str	r3, [sp, #12]
 80081d4:	69fb      	ldr	r3, [r7, #28]
 80081d6:	9302      	str	r3, [sp, #8]
 80081d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081da:	9301      	str	r3, [sp, #4]
 80081dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081de:	9300      	str	r3, [sp, #0]
 80081e0:	683b      	ldr	r3, [r7, #0]
 80081e2:	68b9      	ldr	r1, [r7, #8]
 80081e4:	68f8      	ldr	r0, [r7, #12]
 80081e6:	f000 f80e 	bl	8008206 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80081ea:	69f8      	ldr	r0, [r7, #28]
 80081ec:	f000 f89c 	bl	8008328 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80081f0:	2301      	movs	r3, #1
 80081f2:	61bb      	str	r3, [r7, #24]
 80081f4:	e002      	b.n	80081fc <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80081f6:	f04f 33ff 	mov.w	r3, #4294967295
 80081fa:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80081fc:	69bb      	ldr	r3, [r7, #24]
	}
 80081fe:	4618      	mov	r0, r3
 8008200:	3720      	adds	r7, #32
 8008202:	46bd      	mov	sp, r7
 8008204:	bd80      	pop	{r7, pc}

08008206 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008206:	b580      	push	{r7, lr}
 8008208:	b088      	sub	sp, #32
 800820a:	af00      	add	r7, sp, #0
 800820c:	60f8      	str	r0, [r7, #12]
 800820e:	60b9      	str	r1, [r7, #8]
 8008210:	607a      	str	r2, [r7, #4]
 8008212:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8008214:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008216:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	009b      	lsls	r3, r3, #2
 800821c:	461a      	mov	r2, r3
 800821e:	21a5      	movs	r1, #165	@ 0xa5
 8008220:	f002 fa65 	bl	800a6ee <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8008224:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008226:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800822e:	3b01      	subs	r3, #1
 8008230:	009b      	lsls	r3, r3, #2
 8008232:	4413      	add	r3, r2
 8008234:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8008236:	69bb      	ldr	r3, [r7, #24]
 8008238:	f023 0307 	bic.w	r3, r3, #7
 800823c:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800823e:	69bb      	ldr	r3, [r7, #24]
 8008240:	f003 0307 	and.w	r3, r3, #7
 8008244:	2b00      	cmp	r3, #0
 8008246:	d00b      	beq.n	8008260 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8008248:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800824c:	f383 8811 	msr	BASEPRI, r3
 8008250:	f3bf 8f6f 	isb	sy
 8008254:	f3bf 8f4f 	dsb	sy
 8008258:	617b      	str	r3, [r7, #20]
}
 800825a:	bf00      	nop
 800825c:	bf00      	nop
 800825e:	e7fd      	b.n	800825c <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008260:	68bb      	ldr	r3, [r7, #8]
 8008262:	2b00      	cmp	r3, #0
 8008264:	d01f      	beq.n	80082a6 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008266:	2300      	movs	r3, #0
 8008268:	61fb      	str	r3, [r7, #28]
 800826a:	e012      	b.n	8008292 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800826c:	68ba      	ldr	r2, [r7, #8]
 800826e:	69fb      	ldr	r3, [r7, #28]
 8008270:	4413      	add	r3, r2
 8008272:	7819      	ldrb	r1, [r3, #0]
 8008274:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008276:	69fb      	ldr	r3, [r7, #28]
 8008278:	4413      	add	r3, r2
 800827a:	3334      	adds	r3, #52	@ 0x34
 800827c:	460a      	mov	r2, r1
 800827e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8008280:	68ba      	ldr	r2, [r7, #8]
 8008282:	69fb      	ldr	r3, [r7, #28]
 8008284:	4413      	add	r3, r2
 8008286:	781b      	ldrb	r3, [r3, #0]
 8008288:	2b00      	cmp	r3, #0
 800828a:	d006      	beq.n	800829a <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800828c:	69fb      	ldr	r3, [r7, #28]
 800828e:	3301      	adds	r3, #1
 8008290:	61fb      	str	r3, [r7, #28]
 8008292:	69fb      	ldr	r3, [r7, #28]
 8008294:	2b0f      	cmp	r3, #15
 8008296:	d9e9      	bls.n	800826c <prvInitialiseNewTask+0x66>
 8008298:	e000      	b.n	800829c <prvInitialiseNewTask+0x96>
			{
				break;
 800829a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800829c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800829e:	2200      	movs	r2, #0
 80082a0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80082a4:	e003      	b.n	80082ae <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80082a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082a8:	2200      	movs	r2, #0
 80082aa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80082ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80082b0:	2b37      	cmp	r3, #55	@ 0x37
 80082b2:	d901      	bls.n	80082b8 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80082b4:	2337      	movs	r3, #55	@ 0x37
 80082b6:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80082b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082ba:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80082bc:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80082be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082c0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80082c2:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80082c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082c6:	2200      	movs	r2, #0
 80082c8:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80082ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082cc:	3304      	adds	r3, #4
 80082ce:	4618      	mov	r0, r3
 80082d0:	f7ff f966 	bl	80075a0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80082d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082d6:	3318      	adds	r3, #24
 80082d8:	4618      	mov	r0, r3
 80082da:	f7ff f961 	bl	80075a0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80082de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082e0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80082e2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80082e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80082e6:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80082ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082ec:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80082ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082f0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80082f2:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80082f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082f6:	2200      	movs	r2, #0
 80082f8:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80082fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082fc:	2200      	movs	r2, #0
 80082fe:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008302:	683a      	ldr	r2, [r7, #0]
 8008304:	68f9      	ldr	r1, [r7, #12]
 8008306:	69b8      	ldr	r0, [r7, #24]
 8008308:	f001 fb32 	bl	8009970 <pxPortInitialiseStack>
 800830c:	4602      	mov	r2, r0
 800830e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008310:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8008312:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008314:	2b00      	cmp	r3, #0
 8008316:	d002      	beq.n	800831e <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008318:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800831a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800831c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800831e:	bf00      	nop
 8008320:	3720      	adds	r7, #32
 8008322:	46bd      	mov	sp, r7
 8008324:	bd80      	pop	{r7, pc}
	...

08008328 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008328:	b580      	push	{r7, lr}
 800832a:	b082      	sub	sp, #8
 800832c:	af00      	add	r7, sp, #0
 800832e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008330:	f001 fc52 	bl	8009bd8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008334:	4b2d      	ldr	r3, [pc, #180]	@ (80083ec <prvAddNewTaskToReadyList+0xc4>)
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	3301      	adds	r3, #1
 800833a:	4a2c      	ldr	r2, [pc, #176]	@ (80083ec <prvAddNewTaskToReadyList+0xc4>)
 800833c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800833e:	4b2c      	ldr	r3, [pc, #176]	@ (80083f0 <prvAddNewTaskToReadyList+0xc8>)
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	2b00      	cmp	r3, #0
 8008344:	d109      	bne.n	800835a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8008346:	4a2a      	ldr	r2, [pc, #168]	@ (80083f0 <prvAddNewTaskToReadyList+0xc8>)
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800834c:	4b27      	ldr	r3, [pc, #156]	@ (80083ec <prvAddNewTaskToReadyList+0xc4>)
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	2b01      	cmp	r3, #1
 8008352:	d110      	bne.n	8008376 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008354:	f000 fc1e 	bl	8008b94 <prvInitialiseTaskLists>
 8008358:	e00d      	b.n	8008376 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800835a:	4b26      	ldr	r3, [pc, #152]	@ (80083f4 <prvAddNewTaskToReadyList+0xcc>)
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	2b00      	cmp	r3, #0
 8008360:	d109      	bne.n	8008376 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008362:	4b23      	ldr	r3, [pc, #140]	@ (80083f0 <prvAddNewTaskToReadyList+0xc8>)
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800836c:	429a      	cmp	r2, r3
 800836e:	d802      	bhi.n	8008376 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008370:	4a1f      	ldr	r2, [pc, #124]	@ (80083f0 <prvAddNewTaskToReadyList+0xc8>)
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8008376:	4b20      	ldr	r3, [pc, #128]	@ (80083f8 <prvAddNewTaskToReadyList+0xd0>)
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	3301      	adds	r3, #1
 800837c:	4a1e      	ldr	r2, [pc, #120]	@ (80083f8 <prvAddNewTaskToReadyList+0xd0>)
 800837e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8008380:	4b1d      	ldr	r3, [pc, #116]	@ (80083f8 <prvAddNewTaskToReadyList+0xd0>)
 8008382:	681a      	ldr	r2, [r3, #0]
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800838c:	4b1b      	ldr	r3, [pc, #108]	@ (80083fc <prvAddNewTaskToReadyList+0xd4>)
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	429a      	cmp	r2, r3
 8008392:	d903      	bls.n	800839c <prvAddNewTaskToReadyList+0x74>
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008398:	4a18      	ldr	r2, [pc, #96]	@ (80083fc <prvAddNewTaskToReadyList+0xd4>)
 800839a:	6013      	str	r3, [r2, #0]
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80083a0:	4613      	mov	r3, r2
 80083a2:	009b      	lsls	r3, r3, #2
 80083a4:	4413      	add	r3, r2
 80083a6:	009b      	lsls	r3, r3, #2
 80083a8:	4a15      	ldr	r2, [pc, #84]	@ (8008400 <prvAddNewTaskToReadyList+0xd8>)
 80083aa:	441a      	add	r2, r3
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	3304      	adds	r3, #4
 80083b0:	4619      	mov	r1, r3
 80083b2:	4610      	mov	r0, r2
 80083b4:	f7ff f901 	bl	80075ba <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80083b8:	f001 fc40 	bl	8009c3c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80083bc:	4b0d      	ldr	r3, [pc, #52]	@ (80083f4 <prvAddNewTaskToReadyList+0xcc>)
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d00e      	beq.n	80083e2 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80083c4:	4b0a      	ldr	r3, [pc, #40]	@ (80083f0 <prvAddNewTaskToReadyList+0xc8>)
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80083ce:	429a      	cmp	r2, r3
 80083d0:	d207      	bcs.n	80083e2 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80083d2:	4b0c      	ldr	r3, [pc, #48]	@ (8008404 <prvAddNewTaskToReadyList+0xdc>)
 80083d4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80083d8:	601a      	str	r2, [r3, #0]
 80083da:	f3bf 8f4f 	dsb	sy
 80083de:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80083e2:	bf00      	nop
 80083e4:	3708      	adds	r7, #8
 80083e6:	46bd      	mov	sp, r7
 80083e8:	bd80      	pop	{r7, pc}
 80083ea:	bf00      	nop
 80083ec:	20000fcc 	.word	0x20000fcc
 80083f0:	20000af8 	.word	0x20000af8
 80083f4:	20000fd8 	.word	0x20000fd8
 80083f8:	20000fe8 	.word	0x20000fe8
 80083fc:	20000fd4 	.word	0x20000fd4
 8008400:	20000afc 	.word	0x20000afc
 8008404:	e000ed04 	.word	0xe000ed04

08008408 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008408:	b580      	push	{r7, lr}
 800840a:	b084      	sub	sp, #16
 800840c:	af00      	add	r7, sp, #0
 800840e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008410:	2300      	movs	r3, #0
 8008412:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	2b00      	cmp	r3, #0
 8008418:	d018      	beq.n	800844c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800841a:	4b14      	ldr	r3, [pc, #80]	@ (800846c <vTaskDelay+0x64>)
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	2b00      	cmp	r3, #0
 8008420:	d00b      	beq.n	800843a <vTaskDelay+0x32>
	__asm volatile
 8008422:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008426:	f383 8811 	msr	BASEPRI, r3
 800842a:	f3bf 8f6f 	isb	sy
 800842e:	f3bf 8f4f 	dsb	sy
 8008432:	60bb      	str	r3, [r7, #8]
}
 8008434:	bf00      	nop
 8008436:	bf00      	nop
 8008438:	e7fd      	b.n	8008436 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800843a:	f000 f883 	bl	8008544 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800843e:	2100      	movs	r1, #0
 8008440:	6878      	ldr	r0, [r7, #4]
 8008442:	f000 fee7 	bl	8009214 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8008446:	f000 f88b 	bl	8008560 <xTaskResumeAll>
 800844a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	2b00      	cmp	r3, #0
 8008450:	d107      	bne.n	8008462 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8008452:	4b07      	ldr	r3, [pc, #28]	@ (8008470 <vTaskDelay+0x68>)
 8008454:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008458:	601a      	str	r2, [r3, #0]
 800845a:	f3bf 8f4f 	dsb	sy
 800845e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008462:	bf00      	nop
 8008464:	3710      	adds	r7, #16
 8008466:	46bd      	mov	sp, r7
 8008468:	bd80      	pop	{r7, pc}
 800846a:	bf00      	nop
 800846c:	20000ff4 	.word	0x20000ff4
 8008470:	e000ed04 	.word	0xe000ed04

08008474 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008474:	b580      	push	{r7, lr}
 8008476:	b08a      	sub	sp, #40	@ 0x28
 8008478:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800847a:	2300      	movs	r3, #0
 800847c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800847e:	2300      	movs	r3, #0
 8008480:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008482:	463a      	mov	r2, r7
 8008484:	1d39      	adds	r1, r7, #4
 8008486:	f107 0308 	add.w	r3, r7, #8
 800848a:	4618      	mov	r0, r3
 800848c:	f7ff f834 	bl	80074f8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008490:	6839      	ldr	r1, [r7, #0]
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	68ba      	ldr	r2, [r7, #8]
 8008496:	9202      	str	r2, [sp, #8]
 8008498:	9301      	str	r3, [sp, #4]
 800849a:	2300      	movs	r3, #0
 800849c:	9300      	str	r3, [sp, #0]
 800849e:	2300      	movs	r3, #0
 80084a0:	460a      	mov	r2, r1
 80084a2:	4922      	ldr	r1, [pc, #136]	@ (800852c <vTaskStartScheduler+0xb8>)
 80084a4:	4822      	ldr	r0, [pc, #136]	@ (8008530 <vTaskStartScheduler+0xbc>)
 80084a6:	f7ff fe09 	bl	80080bc <xTaskCreateStatic>
 80084aa:	4603      	mov	r3, r0
 80084ac:	4a21      	ldr	r2, [pc, #132]	@ (8008534 <vTaskStartScheduler+0xc0>)
 80084ae:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80084b0:	4b20      	ldr	r3, [pc, #128]	@ (8008534 <vTaskStartScheduler+0xc0>)
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	d002      	beq.n	80084be <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80084b8:	2301      	movs	r3, #1
 80084ba:	617b      	str	r3, [r7, #20]
 80084bc:	e001      	b.n	80084c2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80084be:	2300      	movs	r3, #0
 80084c0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80084c2:	697b      	ldr	r3, [r7, #20]
 80084c4:	2b01      	cmp	r3, #1
 80084c6:	d102      	bne.n	80084ce <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80084c8:	f000 fef8 	bl	80092bc <xTimerCreateTimerTask>
 80084cc:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80084ce:	697b      	ldr	r3, [r7, #20]
 80084d0:	2b01      	cmp	r3, #1
 80084d2:	d116      	bne.n	8008502 <vTaskStartScheduler+0x8e>
	__asm volatile
 80084d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084d8:	f383 8811 	msr	BASEPRI, r3
 80084dc:	f3bf 8f6f 	isb	sy
 80084e0:	f3bf 8f4f 	dsb	sy
 80084e4:	613b      	str	r3, [r7, #16]
}
 80084e6:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80084e8:	4b13      	ldr	r3, [pc, #76]	@ (8008538 <vTaskStartScheduler+0xc4>)
 80084ea:	f04f 32ff 	mov.w	r2, #4294967295
 80084ee:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80084f0:	4b12      	ldr	r3, [pc, #72]	@ (800853c <vTaskStartScheduler+0xc8>)
 80084f2:	2201      	movs	r2, #1
 80084f4:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80084f6:	4b12      	ldr	r3, [pc, #72]	@ (8008540 <vTaskStartScheduler+0xcc>)
 80084f8:	2200      	movs	r2, #0
 80084fa:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80084fc:	f001 fac8 	bl	8009a90 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008500:	e00f      	b.n	8008522 <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008502:	697b      	ldr	r3, [r7, #20]
 8008504:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008508:	d10b      	bne.n	8008522 <vTaskStartScheduler+0xae>
	__asm volatile
 800850a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800850e:	f383 8811 	msr	BASEPRI, r3
 8008512:	f3bf 8f6f 	isb	sy
 8008516:	f3bf 8f4f 	dsb	sy
 800851a:	60fb      	str	r3, [r7, #12]
}
 800851c:	bf00      	nop
 800851e:	bf00      	nop
 8008520:	e7fd      	b.n	800851e <vTaskStartScheduler+0xaa>
}
 8008522:	bf00      	nop
 8008524:	3718      	adds	r7, #24
 8008526:	46bd      	mov	sp, r7
 8008528:	bd80      	pop	{r7, pc}
 800852a:	bf00      	nop
 800852c:	0800b85c 	.word	0x0800b85c
 8008530:	08008b65 	.word	0x08008b65
 8008534:	20000ff0 	.word	0x20000ff0
 8008538:	20000fec 	.word	0x20000fec
 800853c:	20000fd8 	.word	0x20000fd8
 8008540:	20000fd0 	.word	0x20000fd0

08008544 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008544:	b480      	push	{r7}
 8008546:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8008548:	4b04      	ldr	r3, [pc, #16]	@ (800855c <vTaskSuspendAll+0x18>)
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	3301      	adds	r3, #1
 800854e:	4a03      	ldr	r2, [pc, #12]	@ (800855c <vTaskSuspendAll+0x18>)
 8008550:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8008552:	bf00      	nop
 8008554:	46bd      	mov	sp, r7
 8008556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800855a:	4770      	bx	lr
 800855c:	20000ff4 	.word	0x20000ff4

08008560 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008560:	b580      	push	{r7, lr}
 8008562:	b084      	sub	sp, #16
 8008564:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008566:	2300      	movs	r3, #0
 8008568:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800856a:	2300      	movs	r3, #0
 800856c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800856e:	4b42      	ldr	r3, [pc, #264]	@ (8008678 <xTaskResumeAll+0x118>)
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	2b00      	cmp	r3, #0
 8008574:	d10b      	bne.n	800858e <xTaskResumeAll+0x2e>
	__asm volatile
 8008576:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800857a:	f383 8811 	msr	BASEPRI, r3
 800857e:	f3bf 8f6f 	isb	sy
 8008582:	f3bf 8f4f 	dsb	sy
 8008586:	603b      	str	r3, [r7, #0]
}
 8008588:	bf00      	nop
 800858a:	bf00      	nop
 800858c:	e7fd      	b.n	800858a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800858e:	f001 fb23 	bl	8009bd8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008592:	4b39      	ldr	r3, [pc, #228]	@ (8008678 <xTaskResumeAll+0x118>)
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	3b01      	subs	r3, #1
 8008598:	4a37      	ldr	r2, [pc, #220]	@ (8008678 <xTaskResumeAll+0x118>)
 800859a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800859c:	4b36      	ldr	r3, [pc, #216]	@ (8008678 <xTaskResumeAll+0x118>)
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	2b00      	cmp	r3, #0
 80085a2:	d162      	bne.n	800866a <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80085a4:	4b35      	ldr	r3, [pc, #212]	@ (800867c <xTaskResumeAll+0x11c>)
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	d05e      	beq.n	800866a <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80085ac:	e02f      	b.n	800860e <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80085ae:	4b34      	ldr	r3, [pc, #208]	@ (8008680 <xTaskResumeAll+0x120>)
 80085b0:	68db      	ldr	r3, [r3, #12]
 80085b2:	68db      	ldr	r3, [r3, #12]
 80085b4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	3318      	adds	r3, #24
 80085ba:	4618      	mov	r0, r3
 80085bc:	f7ff f85a 	bl	8007674 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	3304      	adds	r3, #4
 80085c4:	4618      	mov	r0, r3
 80085c6:	f7ff f855 	bl	8007674 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80085ce:	4b2d      	ldr	r3, [pc, #180]	@ (8008684 <xTaskResumeAll+0x124>)
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	429a      	cmp	r2, r3
 80085d4:	d903      	bls.n	80085de <xTaskResumeAll+0x7e>
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80085da:	4a2a      	ldr	r2, [pc, #168]	@ (8008684 <xTaskResumeAll+0x124>)
 80085dc:	6013      	str	r3, [r2, #0]
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80085e2:	4613      	mov	r3, r2
 80085e4:	009b      	lsls	r3, r3, #2
 80085e6:	4413      	add	r3, r2
 80085e8:	009b      	lsls	r3, r3, #2
 80085ea:	4a27      	ldr	r2, [pc, #156]	@ (8008688 <xTaskResumeAll+0x128>)
 80085ec:	441a      	add	r2, r3
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	3304      	adds	r3, #4
 80085f2:	4619      	mov	r1, r3
 80085f4:	4610      	mov	r0, r2
 80085f6:	f7fe ffe0 	bl	80075ba <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80085fe:	4b23      	ldr	r3, [pc, #140]	@ (800868c <xTaskResumeAll+0x12c>)
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008604:	429a      	cmp	r2, r3
 8008606:	d302      	bcc.n	800860e <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8008608:	4b21      	ldr	r3, [pc, #132]	@ (8008690 <xTaskResumeAll+0x130>)
 800860a:	2201      	movs	r2, #1
 800860c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800860e:	4b1c      	ldr	r3, [pc, #112]	@ (8008680 <xTaskResumeAll+0x120>)
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	2b00      	cmp	r3, #0
 8008614:	d1cb      	bne.n	80085ae <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	2b00      	cmp	r3, #0
 800861a:	d001      	beq.n	8008620 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800861c:	f000 fb58 	bl	8008cd0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8008620:	4b1c      	ldr	r3, [pc, #112]	@ (8008694 <xTaskResumeAll+0x134>)
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	2b00      	cmp	r3, #0
 800862a:	d010      	beq.n	800864e <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800862c:	f000 f846 	bl	80086bc <xTaskIncrementTick>
 8008630:	4603      	mov	r3, r0
 8008632:	2b00      	cmp	r3, #0
 8008634:	d002      	beq.n	800863c <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8008636:	4b16      	ldr	r3, [pc, #88]	@ (8008690 <xTaskResumeAll+0x130>)
 8008638:	2201      	movs	r2, #1
 800863a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	3b01      	subs	r3, #1
 8008640:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	2b00      	cmp	r3, #0
 8008646:	d1f1      	bne.n	800862c <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8008648:	4b12      	ldr	r3, [pc, #72]	@ (8008694 <xTaskResumeAll+0x134>)
 800864a:	2200      	movs	r2, #0
 800864c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800864e:	4b10      	ldr	r3, [pc, #64]	@ (8008690 <xTaskResumeAll+0x130>)
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	2b00      	cmp	r3, #0
 8008654:	d009      	beq.n	800866a <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008656:	2301      	movs	r3, #1
 8008658:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800865a:	4b0f      	ldr	r3, [pc, #60]	@ (8008698 <xTaskResumeAll+0x138>)
 800865c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008660:	601a      	str	r2, [r3, #0]
 8008662:	f3bf 8f4f 	dsb	sy
 8008666:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800866a:	f001 fae7 	bl	8009c3c <vPortExitCritical>

	return xAlreadyYielded;
 800866e:	68bb      	ldr	r3, [r7, #8]
}
 8008670:	4618      	mov	r0, r3
 8008672:	3710      	adds	r7, #16
 8008674:	46bd      	mov	sp, r7
 8008676:	bd80      	pop	{r7, pc}
 8008678:	20000ff4 	.word	0x20000ff4
 800867c:	20000fcc 	.word	0x20000fcc
 8008680:	20000f8c 	.word	0x20000f8c
 8008684:	20000fd4 	.word	0x20000fd4
 8008688:	20000afc 	.word	0x20000afc
 800868c:	20000af8 	.word	0x20000af8
 8008690:	20000fe0 	.word	0x20000fe0
 8008694:	20000fdc 	.word	0x20000fdc
 8008698:	e000ed04 	.word	0xe000ed04

0800869c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800869c:	b480      	push	{r7}
 800869e:	b083      	sub	sp, #12
 80086a0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80086a2:	4b05      	ldr	r3, [pc, #20]	@ (80086b8 <xTaskGetTickCount+0x1c>)
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80086a8:	687b      	ldr	r3, [r7, #4]
}
 80086aa:	4618      	mov	r0, r3
 80086ac:	370c      	adds	r7, #12
 80086ae:	46bd      	mov	sp, r7
 80086b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086b4:	4770      	bx	lr
 80086b6:	bf00      	nop
 80086b8:	20000fd0 	.word	0x20000fd0

080086bc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80086bc:	b580      	push	{r7, lr}
 80086be:	b086      	sub	sp, #24
 80086c0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80086c2:	2300      	movs	r3, #0
 80086c4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80086c6:	4b4f      	ldr	r3, [pc, #316]	@ (8008804 <xTaskIncrementTick+0x148>)
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	f040 8090 	bne.w	80087f0 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80086d0:	4b4d      	ldr	r3, [pc, #308]	@ (8008808 <xTaskIncrementTick+0x14c>)
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	3301      	adds	r3, #1
 80086d6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80086d8:	4a4b      	ldr	r2, [pc, #300]	@ (8008808 <xTaskIncrementTick+0x14c>)
 80086da:	693b      	ldr	r3, [r7, #16]
 80086dc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80086de:	693b      	ldr	r3, [r7, #16]
 80086e0:	2b00      	cmp	r3, #0
 80086e2:	d121      	bne.n	8008728 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80086e4:	4b49      	ldr	r3, [pc, #292]	@ (800880c <xTaskIncrementTick+0x150>)
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	d00b      	beq.n	8008706 <xTaskIncrementTick+0x4a>
	__asm volatile
 80086ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086f2:	f383 8811 	msr	BASEPRI, r3
 80086f6:	f3bf 8f6f 	isb	sy
 80086fa:	f3bf 8f4f 	dsb	sy
 80086fe:	603b      	str	r3, [r7, #0]
}
 8008700:	bf00      	nop
 8008702:	bf00      	nop
 8008704:	e7fd      	b.n	8008702 <xTaskIncrementTick+0x46>
 8008706:	4b41      	ldr	r3, [pc, #260]	@ (800880c <xTaskIncrementTick+0x150>)
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	60fb      	str	r3, [r7, #12]
 800870c:	4b40      	ldr	r3, [pc, #256]	@ (8008810 <xTaskIncrementTick+0x154>)
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	4a3e      	ldr	r2, [pc, #248]	@ (800880c <xTaskIncrementTick+0x150>)
 8008712:	6013      	str	r3, [r2, #0]
 8008714:	4a3e      	ldr	r2, [pc, #248]	@ (8008810 <xTaskIncrementTick+0x154>)
 8008716:	68fb      	ldr	r3, [r7, #12]
 8008718:	6013      	str	r3, [r2, #0]
 800871a:	4b3e      	ldr	r3, [pc, #248]	@ (8008814 <xTaskIncrementTick+0x158>)
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	3301      	adds	r3, #1
 8008720:	4a3c      	ldr	r2, [pc, #240]	@ (8008814 <xTaskIncrementTick+0x158>)
 8008722:	6013      	str	r3, [r2, #0]
 8008724:	f000 fad4 	bl	8008cd0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008728:	4b3b      	ldr	r3, [pc, #236]	@ (8008818 <xTaskIncrementTick+0x15c>)
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	693a      	ldr	r2, [r7, #16]
 800872e:	429a      	cmp	r2, r3
 8008730:	d349      	bcc.n	80087c6 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008732:	4b36      	ldr	r3, [pc, #216]	@ (800880c <xTaskIncrementTick+0x150>)
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	2b00      	cmp	r3, #0
 800873a:	d104      	bne.n	8008746 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800873c:	4b36      	ldr	r3, [pc, #216]	@ (8008818 <xTaskIncrementTick+0x15c>)
 800873e:	f04f 32ff 	mov.w	r2, #4294967295
 8008742:	601a      	str	r2, [r3, #0]
					break;
 8008744:	e03f      	b.n	80087c6 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008746:	4b31      	ldr	r3, [pc, #196]	@ (800880c <xTaskIncrementTick+0x150>)
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	68db      	ldr	r3, [r3, #12]
 800874c:	68db      	ldr	r3, [r3, #12]
 800874e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008750:	68bb      	ldr	r3, [r7, #8]
 8008752:	685b      	ldr	r3, [r3, #4]
 8008754:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008756:	693a      	ldr	r2, [r7, #16]
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	429a      	cmp	r2, r3
 800875c:	d203      	bcs.n	8008766 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800875e:	4a2e      	ldr	r2, [pc, #184]	@ (8008818 <xTaskIncrementTick+0x15c>)
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008764:	e02f      	b.n	80087c6 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008766:	68bb      	ldr	r3, [r7, #8]
 8008768:	3304      	adds	r3, #4
 800876a:	4618      	mov	r0, r3
 800876c:	f7fe ff82 	bl	8007674 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008770:	68bb      	ldr	r3, [r7, #8]
 8008772:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008774:	2b00      	cmp	r3, #0
 8008776:	d004      	beq.n	8008782 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008778:	68bb      	ldr	r3, [r7, #8]
 800877a:	3318      	adds	r3, #24
 800877c:	4618      	mov	r0, r3
 800877e:	f7fe ff79 	bl	8007674 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008782:	68bb      	ldr	r3, [r7, #8]
 8008784:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008786:	4b25      	ldr	r3, [pc, #148]	@ (800881c <xTaskIncrementTick+0x160>)
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	429a      	cmp	r2, r3
 800878c:	d903      	bls.n	8008796 <xTaskIncrementTick+0xda>
 800878e:	68bb      	ldr	r3, [r7, #8]
 8008790:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008792:	4a22      	ldr	r2, [pc, #136]	@ (800881c <xTaskIncrementTick+0x160>)
 8008794:	6013      	str	r3, [r2, #0]
 8008796:	68bb      	ldr	r3, [r7, #8]
 8008798:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800879a:	4613      	mov	r3, r2
 800879c:	009b      	lsls	r3, r3, #2
 800879e:	4413      	add	r3, r2
 80087a0:	009b      	lsls	r3, r3, #2
 80087a2:	4a1f      	ldr	r2, [pc, #124]	@ (8008820 <xTaskIncrementTick+0x164>)
 80087a4:	441a      	add	r2, r3
 80087a6:	68bb      	ldr	r3, [r7, #8]
 80087a8:	3304      	adds	r3, #4
 80087aa:	4619      	mov	r1, r3
 80087ac:	4610      	mov	r0, r2
 80087ae:	f7fe ff04 	bl	80075ba <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80087b2:	68bb      	ldr	r3, [r7, #8]
 80087b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80087b6:	4b1b      	ldr	r3, [pc, #108]	@ (8008824 <xTaskIncrementTick+0x168>)
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80087bc:	429a      	cmp	r2, r3
 80087be:	d3b8      	bcc.n	8008732 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80087c0:	2301      	movs	r3, #1
 80087c2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80087c4:	e7b5      	b.n	8008732 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80087c6:	4b17      	ldr	r3, [pc, #92]	@ (8008824 <xTaskIncrementTick+0x168>)
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80087cc:	4914      	ldr	r1, [pc, #80]	@ (8008820 <xTaskIncrementTick+0x164>)
 80087ce:	4613      	mov	r3, r2
 80087d0:	009b      	lsls	r3, r3, #2
 80087d2:	4413      	add	r3, r2
 80087d4:	009b      	lsls	r3, r3, #2
 80087d6:	440b      	add	r3, r1
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	2b01      	cmp	r3, #1
 80087dc:	d901      	bls.n	80087e2 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 80087de:	2301      	movs	r3, #1
 80087e0:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80087e2:	4b11      	ldr	r3, [pc, #68]	@ (8008828 <xTaskIncrementTick+0x16c>)
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	2b00      	cmp	r3, #0
 80087e8:	d007      	beq.n	80087fa <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 80087ea:	2301      	movs	r3, #1
 80087ec:	617b      	str	r3, [r7, #20]
 80087ee:	e004      	b.n	80087fa <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80087f0:	4b0e      	ldr	r3, [pc, #56]	@ (800882c <xTaskIncrementTick+0x170>)
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	3301      	adds	r3, #1
 80087f6:	4a0d      	ldr	r2, [pc, #52]	@ (800882c <xTaskIncrementTick+0x170>)
 80087f8:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80087fa:	697b      	ldr	r3, [r7, #20]
}
 80087fc:	4618      	mov	r0, r3
 80087fe:	3718      	adds	r7, #24
 8008800:	46bd      	mov	sp, r7
 8008802:	bd80      	pop	{r7, pc}
 8008804:	20000ff4 	.word	0x20000ff4
 8008808:	20000fd0 	.word	0x20000fd0
 800880c:	20000f84 	.word	0x20000f84
 8008810:	20000f88 	.word	0x20000f88
 8008814:	20000fe4 	.word	0x20000fe4
 8008818:	20000fec 	.word	0x20000fec
 800881c:	20000fd4 	.word	0x20000fd4
 8008820:	20000afc 	.word	0x20000afc
 8008824:	20000af8 	.word	0x20000af8
 8008828:	20000fe0 	.word	0x20000fe0
 800882c:	20000fdc 	.word	0x20000fdc

08008830 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008830:	b480      	push	{r7}
 8008832:	b085      	sub	sp, #20
 8008834:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008836:	4b28      	ldr	r3, [pc, #160]	@ (80088d8 <vTaskSwitchContext+0xa8>)
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	2b00      	cmp	r3, #0
 800883c:	d003      	beq.n	8008846 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800883e:	4b27      	ldr	r3, [pc, #156]	@ (80088dc <vTaskSwitchContext+0xac>)
 8008840:	2201      	movs	r2, #1
 8008842:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008844:	e042      	b.n	80088cc <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8008846:	4b25      	ldr	r3, [pc, #148]	@ (80088dc <vTaskSwitchContext+0xac>)
 8008848:	2200      	movs	r2, #0
 800884a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800884c:	4b24      	ldr	r3, [pc, #144]	@ (80088e0 <vTaskSwitchContext+0xb0>)
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	60fb      	str	r3, [r7, #12]
 8008852:	e011      	b.n	8008878 <vTaskSwitchContext+0x48>
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	2b00      	cmp	r3, #0
 8008858:	d10b      	bne.n	8008872 <vTaskSwitchContext+0x42>
	__asm volatile
 800885a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800885e:	f383 8811 	msr	BASEPRI, r3
 8008862:	f3bf 8f6f 	isb	sy
 8008866:	f3bf 8f4f 	dsb	sy
 800886a:	607b      	str	r3, [r7, #4]
}
 800886c:	bf00      	nop
 800886e:	bf00      	nop
 8008870:	e7fd      	b.n	800886e <vTaskSwitchContext+0x3e>
 8008872:	68fb      	ldr	r3, [r7, #12]
 8008874:	3b01      	subs	r3, #1
 8008876:	60fb      	str	r3, [r7, #12]
 8008878:	491a      	ldr	r1, [pc, #104]	@ (80088e4 <vTaskSwitchContext+0xb4>)
 800887a:	68fa      	ldr	r2, [r7, #12]
 800887c:	4613      	mov	r3, r2
 800887e:	009b      	lsls	r3, r3, #2
 8008880:	4413      	add	r3, r2
 8008882:	009b      	lsls	r3, r3, #2
 8008884:	440b      	add	r3, r1
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	2b00      	cmp	r3, #0
 800888a:	d0e3      	beq.n	8008854 <vTaskSwitchContext+0x24>
 800888c:	68fa      	ldr	r2, [r7, #12]
 800888e:	4613      	mov	r3, r2
 8008890:	009b      	lsls	r3, r3, #2
 8008892:	4413      	add	r3, r2
 8008894:	009b      	lsls	r3, r3, #2
 8008896:	4a13      	ldr	r2, [pc, #76]	@ (80088e4 <vTaskSwitchContext+0xb4>)
 8008898:	4413      	add	r3, r2
 800889a:	60bb      	str	r3, [r7, #8]
 800889c:	68bb      	ldr	r3, [r7, #8]
 800889e:	685b      	ldr	r3, [r3, #4]
 80088a0:	685a      	ldr	r2, [r3, #4]
 80088a2:	68bb      	ldr	r3, [r7, #8]
 80088a4:	605a      	str	r2, [r3, #4]
 80088a6:	68bb      	ldr	r3, [r7, #8]
 80088a8:	685a      	ldr	r2, [r3, #4]
 80088aa:	68bb      	ldr	r3, [r7, #8]
 80088ac:	3308      	adds	r3, #8
 80088ae:	429a      	cmp	r2, r3
 80088b0:	d104      	bne.n	80088bc <vTaskSwitchContext+0x8c>
 80088b2:	68bb      	ldr	r3, [r7, #8]
 80088b4:	685b      	ldr	r3, [r3, #4]
 80088b6:	685a      	ldr	r2, [r3, #4]
 80088b8:	68bb      	ldr	r3, [r7, #8]
 80088ba:	605a      	str	r2, [r3, #4]
 80088bc:	68bb      	ldr	r3, [r7, #8]
 80088be:	685b      	ldr	r3, [r3, #4]
 80088c0:	68db      	ldr	r3, [r3, #12]
 80088c2:	4a09      	ldr	r2, [pc, #36]	@ (80088e8 <vTaskSwitchContext+0xb8>)
 80088c4:	6013      	str	r3, [r2, #0]
 80088c6:	4a06      	ldr	r2, [pc, #24]	@ (80088e0 <vTaskSwitchContext+0xb0>)
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	6013      	str	r3, [r2, #0]
}
 80088cc:	bf00      	nop
 80088ce:	3714      	adds	r7, #20
 80088d0:	46bd      	mov	sp, r7
 80088d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088d6:	4770      	bx	lr
 80088d8:	20000ff4 	.word	0x20000ff4
 80088dc:	20000fe0 	.word	0x20000fe0
 80088e0:	20000fd4 	.word	0x20000fd4
 80088e4:	20000afc 	.word	0x20000afc
 80088e8:	20000af8 	.word	0x20000af8

080088ec <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80088ec:	b580      	push	{r7, lr}
 80088ee:	b084      	sub	sp, #16
 80088f0:	af00      	add	r7, sp, #0
 80088f2:	6078      	str	r0, [r7, #4]
 80088f4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d10b      	bne.n	8008914 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80088fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008900:	f383 8811 	msr	BASEPRI, r3
 8008904:	f3bf 8f6f 	isb	sy
 8008908:	f3bf 8f4f 	dsb	sy
 800890c:	60fb      	str	r3, [r7, #12]
}
 800890e:	bf00      	nop
 8008910:	bf00      	nop
 8008912:	e7fd      	b.n	8008910 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008914:	4b07      	ldr	r3, [pc, #28]	@ (8008934 <vTaskPlaceOnEventList+0x48>)
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	3318      	adds	r3, #24
 800891a:	4619      	mov	r1, r3
 800891c:	6878      	ldr	r0, [r7, #4]
 800891e:	f7fe fe70 	bl	8007602 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008922:	2101      	movs	r1, #1
 8008924:	6838      	ldr	r0, [r7, #0]
 8008926:	f000 fc75 	bl	8009214 <prvAddCurrentTaskToDelayedList>
}
 800892a:	bf00      	nop
 800892c:	3710      	adds	r7, #16
 800892e:	46bd      	mov	sp, r7
 8008930:	bd80      	pop	{r7, pc}
 8008932:	bf00      	nop
 8008934:	20000af8 	.word	0x20000af8

08008938 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008938:	b580      	push	{r7, lr}
 800893a:	b086      	sub	sp, #24
 800893c:	af00      	add	r7, sp, #0
 800893e:	60f8      	str	r0, [r7, #12]
 8008940:	60b9      	str	r1, [r7, #8]
 8008942:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	2b00      	cmp	r3, #0
 8008948:	d10b      	bne.n	8008962 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800894a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800894e:	f383 8811 	msr	BASEPRI, r3
 8008952:	f3bf 8f6f 	isb	sy
 8008956:	f3bf 8f4f 	dsb	sy
 800895a:	617b      	str	r3, [r7, #20]
}
 800895c:	bf00      	nop
 800895e:	bf00      	nop
 8008960:	e7fd      	b.n	800895e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008962:	4b0a      	ldr	r3, [pc, #40]	@ (800898c <vTaskPlaceOnEventListRestricted+0x54>)
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	3318      	adds	r3, #24
 8008968:	4619      	mov	r1, r3
 800896a:	68f8      	ldr	r0, [r7, #12]
 800896c:	f7fe fe25 	bl	80075ba <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	2b00      	cmp	r3, #0
 8008974:	d002      	beq.n	800897c <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8008976:	f04f 33ff 	mov.w	r3, #4294967295
 800897a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800897c:	6879      	ldr	r1, [r7, #4]
 800897e:	68b8      	ldr	r0, [r7, #8]
 8008980:	f000 fc48 	bl	8009214 <prvAddCurrentTaskToDelayedList>
	}
 8008984:	bf00      	nop
 8008986:	3718      	adds	r7, #24
 8008988:	46bd      	mov	sp, r7
 800898a:	bd80      	pop	{r7, pc}
 800898c:	20000af8 	.word	0x20000af8

08008990 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008990:	b580      	push	{r7, lr}
 8008992:	b086      	sub	sp, #24
 8008994:	af00      	add	r7, sp, #0
 8008996:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	68db      	ldr	r3, [r3, #12]
 800899c:	68db      	ldr	r3, [r3, #12]
 800899e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80089a0:	693b      	ldr	r3, [r7, #16]
 80089a2:	2b00      	cmp	r3, #0
 80089a4:	d10b      	bne.n	80089be <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80089a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089aa:	f383 8811 	msr	BASEPRI, r3
 80089ae:	f3bf 8f6f 	isb	sy
 80089b2:	f3bf 8f4f 	dsb	sy
 80089b6:	60fb      	str	r3, [r7, #12]
}
 80089b8:	bf00      	nop
 80089ba:	bf00      	nop
 80089bc:	e7fd      	b.n	80089ba <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80089be:	693b      	ldr	r3, [r7, #16]
 80089c0:	3318      	adds	r3, #24
 80089c2:	4618      	mov	r0, r3
 80089c4:	f7fe fe56 	bl	8007674 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80089c8:	4b1d      	ldr	r3, [pc, #116]	@ (8008a40 <xTaskRemoveFromEventList+0xb0>)
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	d11d      	bne.n	8008a0c <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80089d0:	693b      	ldr	r3, [r7, #16]
 80089d2:	3304      	adds	r3, #4
 80089d4:	4618      	mov	r0, r3
 80089d6:	f7fe fe4d 	bl	8007674 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80089da:	693b      	ldr	r3, [r7, #16]
 80089dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80089de:	4b19      	ldr	r3, [pc, #100]	@ (8008a44 <xTaskRemoveFromEventList+0xb4>)
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	429a      	cmp	r2, r3
 80089e4:	d903      	bls.n	80089ee <xTaskRemoveFromEventList+0x5e>
 80089e6:	693b      	ldr	r3, [r7, #16]
 80089e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089ea:	4a16      	ldr	r2, [pc, #88]	@ (8008a44 <xTaskRemoveFromEventList+0xb4>)
 80089ec:	6013      	str	r3, [r2, #0]
 80089ee:	693b      	ldr	r3, [r7, #16]
 80089f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80089f2:	4613      	mov	r3, r2
 80089f4:	009b      	lsls	r3, r3, #2
 80089f6:	4413      	add	r3, r2
 80089f8:	009b      	lsls	r3, r3, #2
 80089fa:	4a13      	ldr	r2, [pc, #76]	@ (8008a48 <xTaskRemoveFromEventList+0xb8>)
 80089fc:	441a      	add	r2, r3
 80089fe:	693b      	ldr	r3, [r7, #16]
 8008a00:	3304      	adds	r3, #4
 8008a02:	4619      	mov	r1, r3
 8008a04:	4610      	mov	r0, r2
 8008a06:	f7fe fdd8 	bl	80075ba <vListInsertEnd>
 8008a0a:	e005      	b.n	8008a18 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008a0c:	693b      	ldr	r3, [r7, #16]
 8008a0e:	3318      	adds	r3, #24
 8008a10:	4619      	mov	r1, r3
 8008a12:	480e      	ldr	r0, [pc, #56]	@ (8008a4c <xTaskRemoveFromEventList+0xbc>)
 8008a14:	f7fe fdd1 	bl	80075ba <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008a18:	693b      	ldr	r3, [r7, #16]
 8008a1a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008a1c:	4b0c      	ldr	r3, [pc, #48]	@ (8008a50 <xTaskRemoveFromEventList+0xc0>)
 8008a1e:	681b      	ldr	r3, [r3, #0]
 8008a20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a22:	429a      	cmp	r2, r3
 8008a24:	d905      	bls.n	8008a32 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8008a26:	2301      	movs	r3, #1
 8008a28:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8008a2a:	4b0a      	ldr	r3, [pc, #40]	@ (8008a54 <xTaskRemoveFromEventList+0xc4>)
 8008a2c:	2201      	movs	r2, #1
 8008a2e:	601a      	str	r2, [r3, #0]
 8008a30:	e001      	b.n	8008a36 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8008a32:	2300      	movs	r3, #0
 8008a34:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8008a36:	697b      	ldr	r3, [r7, #20]
}
 8008a38:	4618      	mov	r0, r3
 8008a3a:	3718      	adds	r7, #24
 8008a3c:	46bd      	mov	sp, r7
 8008a3e:	bd80      	pop	{r7, pc}
 8008a40:	20000ff4 	.word	0x20000ff4
 8008a44:	20000fd4 	.word	0x20000fd4
 8008a48:	20000afc 	.word	0x20000afc
 8008a4c:	20000f8c 	.word	0x20000f8c
 8008a50:	20000af8 	.word	0x20000af8
 8008a54:	20000fe0 	.word	0x20000fe0

08008a58 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008a58:	b480      	push	{r7}
 8008a5a:	b083      	sub	sp, #12
 8008a5c:	af00      	add	r7, sp, #0
 8008a5e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008a60:	4b06      	ldr	r3, [pc, #24]	@ (8008a7c <vTaskInternalSetTimeOutState+0x24>)
 8008a62:	681a      	ldr	r2, [r3, #0]
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008a68:	4b05      	ldr	r3, [pc, #20]	@ (8008a80 <vTaskInternalSetTimeOutState+0x28>)
 8008a6a:	681a      	ldr	r2, [r3, #0]
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	605a      	str	r2, [r3, #4]
}
 8008a70:	bf00      	nop
 8008a72:	370c      	adds	r7, #12
 8008a74:	46bd      	mov	sp, r7
 8008a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a7a:	4770      	bx	lr
 8008a7c:	20000fe4 	.word	0x20000fe4
 8008a80:	20000fd0 	.word	0x20000fd0

08008a84 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008a84:	b580      	push	{r7, lr}
 8008a86:	b088      	sub	sp, #32
 8008a88:	af00      	add	r7, sp, #0
 8008a8a:	6078      	str	r0, [r7, #4]
 8008a8c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	d10b      	bne.n	8008aac <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8008a94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a98:	f383 8811 	msr	BASEPRI, r3
 8008a9c:	f3bf 8f6f 	isb	sy
 8008aa0:	f3bf 8f4f 	dsb	sy
 8008aa4:	613b      	str	r3, [r7, #16]
}
 8008aa6:	bf00      	nop
 8008aa8:	bf00      	nop
 8008aaa:	e7fd      	b.n	8008aa8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8008aac:	683b      	ldr	r3, [r7, #0]
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	d10b      	bne.n	8008aca <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8008ab2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ab6:	f383 8811 	msr	BASEPRI, r3
 8008aba:	f3bf 8f6f 	isb	sy
 8008abe:	f3bf 8f4f 	dsb	sy
 8008ac2:	60fb      	str	r3, [r7, #12]
}
 8008ac4:	bf00      	nop
 8008ac6:	bf00      	nop
 8008ac8:	e7fd      	b.n	8008ac6 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8008aca:	f001 f885 	bl	8009bd8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8008ace:	4b1d      	ldr	r3, [pc, #116]	@ (8008b44 <xTaskCheckForTimeOut+0xc0>)
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	685b      	ldr	r3, [r3, #4]
 8008ad8:	69ba      	ldr	r2, [r7, #24]
 8008ada:	1ad3      	subs	r3, r2, r3
 8008adc:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8008ade:	683b      	ldr	r3, [r7, #0]
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ae6:	d102      	bne.n	8008aee <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8008ae8:	2300      	movs	r3, #0
 8008aea:	61fb      	str	r3, [r7, #28]
 8008aec:	e023      	b.n	8008b36 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	681a      	ldr	r2, [r3, #0]
 8008af2:	4b15      	ldr	r3, [pc, #84]	@ (8008b48 <xTaskCheckForTimeOut+0xc4>)
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	429a      	cmp	r2, r3
 8008af8:	d007      	beq.n	8008b0a <xTaskCheckForTimeOut+0x86>
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	685b      	ldr	r3, [r3, #4]
 8008afe:	69ba      	ldr	r2, [r7, #24]
 8008b00:	429a      	cmp	r2, r3
 8008b02:	d302      	bcc.n	8008b0a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8008b04:	2301      	movs	r3, #1
 8008b06:	61fb      	str	r3, [r7, #28]
 8008b08:	e015      	b.n	8008b36 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8008b0a:	683b      	ldr	r3, [r7, #0]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	697a      	ldr	r2, [r7, #20]
 8008b10:	429a      	cmp	r2, r3
 8008b12:	d20b      	bcs.n	8008b2c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8008b14:	683b      	ldr	r3, [r7, #0]
 8008b16:	681a      	ldr	r2, [r3, #0]
 8008b18:	697b      	ldr	r3, [r7, #20]
 8008b1a:	1ad2      	subs	r2, r2, r3
 8008b1c:	683b      	ldr	r3, [r7, #0]
 8008b1e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008b20:	6878      	ldr	r0, [r7, #4]
 8008b22:	f7ff ff99 	bl	8008a58 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8008b26:	2300      	movs	r3, #0
 8008b28:	61fb      	str	r3, [r7, #28]
 8008b2a:	e004      	b.n	8008b36 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8008b2c:	683b      	ldr	r3, [r7, #0]
 8008b2e:	2200      	movs	r2, #0
 8008b30:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8008b32:	2301      	movs	r3, #1
 8008b34:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8008b36:	f001 f881 	bl	8009c3c <vPortExitCritical>

	return xReturn;
 8008b3a:	69fb      	ldr	r3, [r7, #28]
}
 8008b3c:	4618      	mov	r0, r3
 8008b3e:	3720      	adds	r7, #32
 8008b40:	46bd      	mov	sp, r7
 8008b42:	bd80      	pop	{r7, pc}
 8008b44:	20000fd0 	.word	0x20000fd0
 8008b48:	20000fe4 	.word	0x20000fe4

08008b4c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8008b4c:	b480      	push	{r7}
 8008b4e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8008b50:	4b03      	ldr	r3, [pc, #12]	@ (8008b60 <vTaskMissedYield+0x14>)
 8008b52:	2201      	movs	r2, #1
 8008b54:	601a      	str	r2, [r3, #0]
}
 8008b56:	bf00      	nop
 8008b58:	46bd      	mov	sp, r7
 8008b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b5e:	4770      	bx	lr
 8008b60:	20000fe0 	.word	0x20000fe0

08008b64 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008b64:	b580      	push	{r7, lr}
 8008b66:	b082      	sub	sp, #8
 8008b68:	af00      	add	r7, sp, #0
 8008b6a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008b6c:	f000 f852 	bl	8008c14 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008b70:	4b06      	ldr	r3, [pc, #24]	@ (8008b8c <prvIdleTask+0x28>)
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	2b01      	cmp	r3, #1
 8008b76:	d9f9      	bls.n	8008b6c <prvIdleTask+0x8>
			{
				taskYIELD();
 8008b78:	4b05      	ldr	r3, [pc, #20]	@ (8008b90 <prvIdleTask+0x2c>)
 8008b7a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008b7e:	601a      	str	r2, [r3, #0]
 8008b80:	f3bf 8f4f 	dsb	sy
 8008b84:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008b88:	e7f0      	b.n	8008b6c <prvIdleTask+0x8>
 8008b8a:	bf00      	nop
 8008b8c:	20000afc 	.word	0x20000afc
 8008b90:	e000ed04 	.word	0xe000ed04

08008b94 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008b94:	b580      	push	{r7, lr}
 8008b96:	b082      	sub	sp, #8
 8008b98:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008b9a:	2300      	movs	r3, #0
 8008b9c:	607b      	str	r3, [r7, #4]
 8008b9e:	e00c      	b.n	8008bba <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008ba0:	687a      	ldr	r2, [r7, #4]
 8008ba2:	4613      	mov	r3, r2
 8008ba4:	009b      	lsls	r3, r3, #2
 8008ba6:	4413      	add	r3, r2
 8008ba8:	009b      	lsls	r3, r3, #2
 8008baa:	4a12      	ldr	r2, [pc, #72]	@ (8008bf4 <prvInitialiseTaskLists+0x60>)
 8008bac:	4413      	add	r3, r2
 8008bae:	4618      	mov	r0, r3
 8008bb0:	f7fe fcd6 	bl	8007560 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	3301      	adds	r3, #1
 8008bb8:	607b      	str	r3, [r7, #4]
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	2b37      	cmp	r3, #55	@ 0x37
 8008bbe:	d9ef      	bls.n	8008ba0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008bc0:	480d      	ldr	r0, [pc, #52]	@ (8008bf8 <prvInitialiseTaskLists+0x64>)
 8008bc2:	f7fe fccd 	bl	8007560 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8008bc6:	480d      	ldr	r0, [pc, #52]	@ (8008bfc <prvInitialiseTaskLists+0x68>)
 8008bc8:	f7fe fcca 	bl	8007560 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008bcc:	480c      	ldr	r0, [pc, #48]	@ (8008c00 <prvInitialiseTaskLists+0x6c>)
 8008bce:	f7fe fcc7 	bl	8007560 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8008bd2:	480c      	ldr	r0, [pc, #48]	@ (8008c04 <prvInitialiseTaskLists+0x70>)
 8008bd4:	f7fe fcc4 	bl	8007560 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008bd8:	480b      	ldr	r0, [pc, #44]	@ (8008c08 <prvInitialiseTaskLists+0x74>)
 8008bda:	f7fe fcc1 	bl	8007560 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8008bde:	4b0b      	ldr	r3, [pc, #44]	@ (8008c0c <prvInitialiseTaskLists+0x78>)
 8008be0:	4a05      	ldr	r2, [pc, #20]	@ (8008bf8 <prvInitialiseTaskLists+0x64>)
 8008be2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008be4:	4b0a      	ldr	r3, [pc, #40]	@ (8008c10 <prvInitialiseTaskLists+0x7c>)
 8008be6:	4a05      	ldr	r2, [pc, #20]	@ (8008bfc <prvInitialiseTaskLists+0x68>)
 8008be8:	601a      	str	r2, [r3, #0]
}
 8008bea:	bf00      	nop
 8008bec:	3708      	adds	r7, #8
 8008bee:	46bd      	mov	sp, r7
 8008bf0:	bd80      	pop	{r7, pc}
 8008bf2:	bf00      	nop
 8008bf4:	20000afc 	.word	0x20000afc
 8008bf8:	20000f5c 	.word	0x20000f5c
 8008bfc:	20000f70 	.word	0x20000f70
 8008c00:	20000f8c 	.word	0x20000f8c
 8008c04:	20000fa0 	.word	0x20000fa0
 8008c08:	20000fb8 	.word	0x20000fb8
 8008c0c:	20000f84 	.word	0x20000f84
 8008c10:	20000f88 	.word	0x20000f88

08008c14 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008c14:	b580      	push	{r7, lr}
 8008c16:	b082      	sub	sp, #8
 8008c18:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008c1a:	e019      	b.n	8008c50 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008c1c:	f000 ffdc 	bl	8009bd8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008c20:	4b10      	ldr	r3, [pc, #64]	@ (8008c64 <prvCheckTasksWaitingTermination+0x50>)
 8008c22:	68db      	ldr	r3, [r3, #12]
 8008c24:	68db      	ldr	r3, [r3, #12]
 8008c26:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	3304      	adds	r3, #4
 8008c2c:	4618      	mov	r0, r3
 8008c2e:	f7fe fd21 	bl	8007674 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008c32:	4b0d      	ldr	r3, [pc, #52]	@ (8008c68 <prvCheckTasksWaitingTermination+0x54>)
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	3b01      	subs	r3, #1
 8008c38:	4a0b      	ldr	r2, [pc, #44]	@ (8008c68 <prvCheckTasksWaitingTermination+0x54>)
 8008c3a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008c3c:	4b0b      	ldr	r3, [pc, #44]	@ (8008c6c <prvCheckTasksWaitingTermination+0x58>)
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	3b01      	subs	r3, #1
 8008c42:	4a0a      	ldr	r2, [pc, #40]	@ (8008c6c <prvCheckTasksWaitingTermination+0x58>)
 8008c44:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8008c46:	f000 fff9 	bl	8009c3c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8008c4a:	6878      	ldr	r0, [r7, #4]
 8008c4c:	f000 f810 	bl	8008c70 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008c50:	4b06      	ldr	r3, [pc, #24]	@ (8008c6c <prvCheckTasksWaitingTermination+0x58>)
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	2b00      	cmp	r3, #0
 8008c56:	d1e1      	bne.n	8008c1c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008c58:	bf00      	nop
 8008c5a:	bf00      	nop
 8008c5c:	3708      	adds	r7, #8
 8008c5e:	46bd      	mov	sp, r7
 8008c60:	bd80      	pop	{r7, pc}
 8008c62:	bf00      	nop
 8008c64:	20000fa0 	.word	0x20000fa0
 8008c68:	20000fcc 	.word	0x20000fcc
 8008c6c:	20000fb4 	.word	0x20000fb4

08008c70 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008c70:	b580      	push	{r7, lr}
 8008c72:	b084      	sub	sp, #16
 8008c74:	af00      	add	r7, sp, #0
 8008c76:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	d108      	bne.n	8008c94 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008c86:	4618      	mov	r0, r3
 8008c88:	f001 f996 	bl	8009fb8 <vPortFree>
				vPortFree( pxTCB );
 8008c8c:	6878      	ldr	r0, [r7, #4]
 8008c8e:	f001 f993 	bl	8009fb8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8008c92:	e019      	b.n	8008cc8 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8008c9a:	2b01      	cmp	r3, #1
 8008c9c:	d103      	bne.n	8008ca6 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8008c9e:	6878      	ldr	r0, [r7, #4]
 8008ca0:	f001 f98a 	bl	8009fb8 <vPortFree>
	}
 8008ca4:	e010      	b.n	8008cc8 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8008cac:	2b02      	cmp	r3, #2
 8008cae:	d00b      	beq.n	8008cc8 <prvDeleteTCB+0x58>
	__asm volatile
 8008cb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008cb4:	f383 8811 	msr	BASEPRI, r3
 8008cb8:	f3bf 8f6f 	isb	sy
 8008cbc:	f3bf 8f4f 	dsb	sy
 8008cc0:	60fb      	str	r3, [r7, #12]
}
 8008cc2:	bf00      	nop
 8008cc4:	bf00      	nop
 8008cc6:	e7fd      	b.n	8008cc4 <prvDeleteTCB+0x54>
	}
 8008cc8:	bf00      	nop
 8008cca:	3710      	adds	r7, #16
 8008ccc:	46bd      	mov	sp, r7
 8008cce:	bd80      	pop	{r7, pc}

08008cd0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008cd0:	b480      	push	{r7}
 8008cd2:	b083      	sub	sp, #12
 8008cd4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008cd6:	4b0c      	ldr	r3, [pc, #48]	@ (8008d08 <prvResetNextTaskUnblockTime+0x38>)
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	2b00      	cmp	r3, #0
 8008cde:	d104      	bne.n	8008cea <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008ce0:	4b0a      	ldr	r3, [pc, #40]	@ (8008d0c <prvResetNextTaskUnblockTime+0x3c>)
 8008ce2:	f04f 32ff 	mov.w	r2, #4294967295
 8008ce6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008ce8:	e008      	b.n	8008cfc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008cea:	4b07      	ldr	r3, [pc, #28]	@ (8008d08 <prvResetNextTaskUnblockTime+0x38>)
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	68db      	ldr	r3, [r3, #12]
 8008cf0:	68db      	ldr	r3, [r3, #12]
 8008cf2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	685b      	ldr	r3, [r3, #4]
 8008cf8:	4a04      	ldr	r2, [pc, #16]	@ (8008d0c <prvResetNextTaskUnblockTime+0x3c>)
 8008cfa:	6013      	str	r3, [r2, #0]
}
 8008cfc:	bf00      	nop
 8008cfe:	370c      	adds	r7, #12
 8008d00:	46bd      	mov	sp, r7
 8008d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d06:	4770      	bx	lr
 8008d08:	20000f84 	.word	0x20000f84
 8008d0c:	20000fec 	.word	0x20000fec

08008d10 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008d10:	b480      	push	{r7}
 8008d12:	b083      	sub	sp, #12
 8008d14:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8008d16:	4b0b      	ldr	r3, [pc, #44]	@ (8008d44 <xTaskGetSchedulerState+0x34>)
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	2b00      	cmp	r3, #0
 8008d1c:	d102      	bne.n	8008d24 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8008d1e:	2301      	movs	r3, #1
 8008d20:	607b      	str	r3, [r7, #4]
 8008d22:	e008      	b.n	8008d36 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008d24:	4b08      	ldr	r3, [pc, #32]	@ (8008d48 <xTaskGetSchedulerState+0x38>)
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	d102      	bne.n	8008d32 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008d2c:	2302      	movs	r3, #2
 8008d2e:	607b      	str	r3, [r7, #4]
 8008d30:	e001      	b.n	8008d36 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8008d32:	2300      	movs	r3, #0
 8008d34:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8008d36:	687b      	ldr	r3, [r7, #4]
	}
 8008d38:	4618      	mov	r0, r3
 8008d3a:	370c      	adds	r7, #12
 8008d3c:	46bd      	mov	sp, r7
 8008d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d42:	4770      	bx	lr
 8008d44:	20000fd8 	.word	0x20000fd8
 8008d48:	20000ff4 	.word	0x20000ff4

08008d4c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8008d4c:	b580      	push	{r7, lr}
 8008d4e:	b086      	sub	sp, #24
 8008d50:	af00      	add	r7, sp, #0
 8008d52:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008d58:	2300      	movs	r3, #0
 8008d5a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	2b00      	cmp	r3, #0
 8008d60:	d058      	beq.n	8008e14 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8008d62:	4b2f      	ldr	r3, [pc, #188]	@ (8008e20 <xTaskPriorityDisinherit+0xd4>)
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	693a      	ldr	r2, [r7, #16]
 8008d68:	429a      	cmp	r2, r3
 8008d6a:	d00b      	beq.n	8008d84 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8008d6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d70:	f383 8811 	msr	BASEPRI, r3
 8008d74:	f3bf 8f6f 	isb	sy
 8008d78:	f3bf 8f4f 	dsb	sy
 8008d7c:	60fb      	str	r3, [r7, #12]
}
 8008d7e:	bf00      	nop
 8008d80:	bf00      	nop
 8008d82:	e7fd      	b.n	8008d80 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8008d84:	693b      	ldr	r3, [r7, #16]
 8008d86:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	d10b      	bne.n	8008da4 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8008d8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d90:	f383 8811 	msr	BASEPRI, r3
 8008d94:	f3bf 8f6f 	isb	sy
 8008d98:	f3bf 8f4f 	dsb	sy
 8008d9c:	60bb      	str	r3, [r7, #8]
}
 8008d9e:	bf00      	nop
 8008da0:	bf00      	nop
 8008da2:	e7fd      	b.n	8008da0 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8008da4:	693b      	ldr	r3, [r7, #16]
 8008da6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008da8:	1e5a      	subs	r2, r3, #1
 8008daa:	693b      	ldr	r3, [r7, #16]
 8008dac:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8008dae:	693b      	ldr	r3, [r7, #16]
 8008db0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008db2:	693b      	ldr	r3, [r7, #16]
 8008db4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008db6:	429a      	cmp	r2, r3
 8008db8:	d02c      	beq.n	8008e14 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8008dba:	693b      	ldr	r3, [r7, #16]
 8008dbc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	d128      	bne.n	8008e14 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008dc2:	693b      	ldr	r3, [r7, #16]
 8008dc4:	3304      	adds	r3, #4
 8008dc6:	4618      	mov	r0, r3
 8008dc8:	f7fe fc54 	bl	8007674 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8008dcc:	693b      	ldr	r3, [r7, #16]
 8008dce:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008dd0:	693b      	ldr	r3, [r7, #16]
 8008dd2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008dd4:	693b      	ldr	r3, [r7, #16]
 8008dd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008dd8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8008ddc:	693b      	ldr	r3, [r7, #16]
 8008dde:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8008de0:	693b      	ldr	r3, [r7, #16]
 8008de2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008de4:	4b0f      	ldr	r3, [pc, #60]	@ (8008e24 <xTaskPriorityDisinherit+0xd8>)
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	429a      	cmp	r2, r3
 8008dea:	d903      	bls.n	8008df4 <xTaskPriorityDisinherit+0xa8>
 8008dec:	693b      	ldr	r3, [r7, #16]
 8008dee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008df0:	4a0c      	ldr	r2, [pc, #48]	@ (8008e24 <xTaskPriorityDisinherit+0xd8>)
 8008df2:	6013      	str	r3, [r2, #0]
 8008df4:	693b      	ldr	r3, [r7, #16]
 8008df6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008df8:	4613      	mov	r3, r2
 8008dfa:	009b      	lsls	r3, r3, #2
 8008dfc:	4413      	add	r3, r2
 8008dfe:	009b      	lsls	r3, r3, #2
 8008e00:	4a09      	ldr	r2, [pc, #36]	@ (8008e28 <xTaskPriorityDisinherit+0xdc>)
 8008e02:	441a      	add	r2, r3
 8008e04:	693b      	ldr	r3, [r7, #16]
 8008e06:	3304      	adds	r3, #4
 8008e08:	4619      	mov	r1, r3
 8008e0a:	4610      	mov	r0, r2
 8008e0c:	f7fe fbd5 	bl	80075ba <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008e10:	2301      	movs	r3, #1
 8008e12:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008e14:	697b      	ldr	r3, [r7, #20]
	}
 8008e16:	4618      	mov	r0, r3
 8008e18:	3718      	adds	r7, #24
 8008e1a:	46bd      	mov	sp, r7
 8008e1c:	bd80      	pop	{r7, pc}
 8008e1e:	bf00      	nop
 8008e20:	20000af8 	.word	0x20000af8
 8008e24:	20000fd4 	.word	0x20000fd4
 8008e28:	20000afc 	.word	0x20000afc

08008e2c <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 8008e2c:	b580      	push	{r7, lr}
 8008e2e:	b086      	sub	sp, #24
 8008e30:	af00      	add	r7, sp, #0
 8008e32:	60f8      	str	r0, [r7, #12]
 8008e34:	60b9      	str	r1, [r7, #8]
 8008e36:	607a      	str	r2, [r7, #4]
 8008e38:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 8008e3a:	f000 fecd 	bl	8009bd8 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8008e3e:	4b26      	ldr	r3, [pc, #152]	@ (8008ed8 <xTaskNotifyWait+0xac>)
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8008e46:	b2db      	uxtb	r3, r3
 8008e48:	2b02      	cmp	r3, #2
 8008e4a:	d01a      	beq.n	8008e82 <xTaskNotifyWait+0x56>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 8008e4c:	4b22      	ldr	r3, [pc, #136]	@ (8008ed8 <xTaskNotifyWait+0xac>)
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8008e52:	68fa      	ldr	r2, [r7, #12]
 8008e54:	43d2      	mvns	r2, r2
 8008e56:	400a      	ands	r2, r1
 8008e58:	655a      	str	r2, [r3, #84]	@ 0x54

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8008e5a:	4b1f      	ldr	r3, [pc, #124]	@ (8008ed8 <xTaskNotifyWait+0xac>)
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	2201      	movs	r2, #1
 8008e60:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

				if( xTicksToWait > ( TickType_t ) 0 )
 8008e64:	683b      	ldr	r3, [r7, #0]
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	d00b      	beq.n	8008e82 <xTaskNotifyWait+0x56>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008e6a:	2101      	movs	r1, #1
 8008e6c:	6838      	ldr	r0, [r7, #0]
 8008e6e:	f000 f9d1 	bl	8009214 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8008e72:	4b1a      	ldr	r3, [pc, #104]	@ (8008edc <xTaskNotifyWait+0xb0>)
 8008e74:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008e78:	601a      	str	r2, [r3, #0]
 8008e7a:	f3bf 8f4f 	dsb	sy
 8008e7e:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8008e82:	f000 fedb 	bl	8009c3c <vPortExitCritical>

		taskENTER_CRITICAL();
 8008e86:	f000 fea7 	bl	8009bd8 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	2b00      	cmp	r3, #0
 8008e8e:	d004      	beq.n	8008e9a <xTaskNotifyWait+0x6e>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 8008e90:	4b11      	ldr	r3, [pc, #68]	@ (8008ed8 <xTaskNotifyWait+0xac>)
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8008e9a:	4b0f      	ldr	r3, [pc, #60]	@ (8008ed8 <xTaskNotifyWait+0xac>)
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8008ea2:	b2db      	uxtb	r3, r3
 8008ea4:	2b02      	cmp	r3, #2
 8008ea6:	d002      	beq.n	8008eae <xTaskNotifyWait+0x82>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 8008ea8:	2300      	movs	r3, #0
 8008eaa:	617b      	str	r3, [r7, #20]
 8008eac:	e008      	b.n	8008ec0 <xTaskNotifyWait+0x94>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 8008eae:	4b0a      	ldr	r3, [pc, #40]	@ (8008ed8 <xTaskNotifyWait+0xac>)
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8008eb4:	68ba      	ldr	r2, [r7, #8]
 8008eb6:	43d2      	mvns	r2, r2
 8008eb8:	400a      	ands	r2, r1
 8008eba:	655a      	str	r2, [r3, #84]	@ 0x54
				xReturn = pdTRUE;
 8008ebc:	2301      	movs	r3, #1
 8008ebe:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008ec0:	4b05      	ldr	r3, [pc, #20]	@ (8008ed8 <xTaskNotifyWait+0xac>)
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	2200      	movs	r2, #0
 8008ec6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
		}
		taskEXIT_CRITICAL();
 8008eca:	f000 feb7 	bl	8009c3c <vPortExitCritical>

		return xReturn;
 8008ece:	697b      	ldr	r3, [r7, #20]
	}
 8008ed0:	4618      	mov	r0, r3
 8008ed2:	3718      	adds	r7, #24
 8008ed4:	46bd      	mov	sp, r7
 8008ed6:	bd80      	pop	{r7, pc}
 8008ed8:	20000af8 	.word	0x20000af8
 8008edc:	e000ed04 	.word	0xe000ed04

08008ee0 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 8008ee0:	b580      	push	{r7, lr}
 8008ee2:	b08a      	sub	sp, #40	@ 0x28
 8008ee4:	af00      	add	r7, sp, #0
 8008ee6:	60f8      	str	r0, [r7, #12]
 8008ee8:	60b9      	str	r1, [r7, #8]
 8008eea:	603b      	str	r3, [r7, #0]
 8008eec:	4613      	mov	r3, r2
 8008eee:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 8008ef0:	2301      	movs	r3, #1
 8008ef2:	627b      	str	r3, [r7, #36]	@ 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	d10b      	bne.n	8008f12 <xTaskGenericNotify+0x32>
	__asm volatile
 8008efa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008efe:	f383 8811 	msr	BASEPRI, r3
 8008f02:	f3bf 8f6f 	isb	sy
 8008f06:	f3bf 8f4f 	dsb	sy
 8008f0a:	61bb      	str	r3, [r7, #24]
}
 8008f0c:	bf00      	nop
 8008f0e:	bf00      	nop
 8008f10:	e7fd      	b.n	8008f0e <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 8008f12:	68fb      	ldr	r3, [r7, #12]
 8008f14:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 8008f16:	f000 fe5f 	bl	8009bd8 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 8008f1a:	683b      	ldr	r3, [r7, #0]
 8008f1c:	2b00      	cmp	r3, #0
 8008f1e:	d003      	beq.n	8008f28 <xTaskGenericNotify+0x48>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8008f20:	6a3b      	ldr	r3, [r7, #32]
 8008f22:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008f24:	683b      	ldr	r3, [r7, #0]
 8008f26:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8008f28:	6a3b      	ldr	r3, [r7, #32]
 8008f2a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8008f2e:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8008f30:	6a3b      	ldr	r3, [r7, #32]
 8008f32:	2202      	movs	r2, #2
 8008f34:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

			switch( eAction )
 8008f38:	79fb      	ldrb	r3, [r7, #7]
 8008f3a:	2b04      	cmp	r3, #4
 8008f3c:	d827      	bhi.n	8008f8e <xTaskGenericNotify+0xae>
 8008f3e:	a201      	add	r2, pc, #4	@ (adr r2, 8008f44 <xTaskGenericNotify+0x64>)
 8008f40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f44:	08008fb1 	.word	0x08008fb1
 8008f48:	08008f59 	.word	0x08008f59
 8008f4c:	08008f67 	.word	0x08008f67
 8008f50:	08008f73 	.word	0x08008f73
 8008f54:	08008f7b 	.word	0x08008f7b
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8008f58:	6a3b      	ldr	r3, [r7, #32]
 8008f5a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008f5c:	68bb      	ldr	r3, [r7, #8]
 8008f5e:	431a      	orrs	r2, r3
 8008f60:	6a3b      	ldr	r3, [r7, #32]
 8008f62:	655a      	str	r2, [r3, #84]	@ 0x54
					break;
 8008f64:	e027      	b.n	8008fb6 <xTaskGenericNotify+0xd6>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8008f66:	6a3b      	ldr	r3, [r7, #32]
 8008f68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008f6a:	1c5a      	adds	r2, r3, #1
 8008f6c:	6a3b      	ldr	r3, [r7, #32]
 8008f6e:	655a      	str	r2, [r3, #84]	@ 0x54
					break;
 8008f70:	e021      	b.n	8008fb6 <xTaskGenericNotify+0xd6>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8008f72:	6a3b      	ldr	r3, [r7, #32]
 8008f74:	68ba      	ldr	r2, [r7, #8]
 8008f76:	655a      	str	r2, [r3, #84]	@ 0x54
					break;
 8008f78:	e01d      	b.n	8008fb6 <xTaskGenericNotify+0xd6>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8008f7a:	7ffb      	ldrb	r3, [r7, #31]
 8008f7c:	2b02      	cmp	r3, #2
 8008f7e:	d003      	beq.n	8008f88 <xTaskGenericNotify+0xa8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8008f80:	6a3b      	ldr	r3, [r7, #32]
 8008f82:	68ba      	ldr	r2, [r7, #8]
 8008f84:	655a      	str	r2, [r3, #84]	@ 0x54
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8008f86:	e016      	b.n	8008fb6 <xTaskGenericNotify+0xd6>
						xReturn = pdFAIL;
 8008f88:	2300      	movs	r3, #0
 8008f8a:	627b      	str	r3, [r7, #36]	@ 0x24
					break;
 8008f8c:	e013      	b.n	8008fb6 <xTaskGenericNotify+0xd6>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8008f8e:	6a3b      	ldr	r3, [r7, #32]
 8008f90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008f92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f96:	d00d      	beq.n	8008fb4 <xTaskGenericNotify+0xd4>
	__asm volatile
 8008f98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f9c:	f383 8811 	msr	BASEPRI, r3
 8008fa0:	f3bf 8f6f 	isb	sy
 8008fa4:	f3bf 8f4f 	dsb	sy
 8008fa8:	617b      	str	r3, [r7, #20]
}
 8008faa:	bf00      	nop
 8008fac:	bf00      	nop
 8008fae:	e7fd      	b.n	8008fac <xTaskGenericNotify+0xcc>
					break;
 8008fb0:	bf00      	nop
 8008fb2:	e000      	b.n	8008fb6 <xTaskGenericNotify+0xd6>

					break;
 8008fb4:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8008fb6:	7ffb      	ldrb	r3, [r7, #31]
 8008fb8:	2b01      	cmp	r3, #1
 8008fba:	d13b      	bne.n	8009034 <xTaskGenericNotify+0x154>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008fbc:	6a3b      	ldr	r3, [r7, #32]
 8008fbe:	3304      	adds	r3, #4
 8008fc0:	4618      	mov	r0, r3
 8008fc2:	f7fe fb57 	bl	8007674 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 8008fc6:	6a3b      	ldr	r3, [r7, #32]
 8008fc8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008fca:	4b1e      	ldr	r3, [pc, #120]	@ (8009044 <xTaskGenericNotify+0x164>)
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	429a      	cmp	r2, r3
 8008fd0:	d903      	bls.n	8008fda <xTaskGenericNotify+0xfa>
 8008fd2:	6a3b      	ldr	r3, [r7, #32]
 8008fd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008fd6:	4a1b      	ldr	r2, [pc, #108]	@ (8009044 <xTaskGenericNotify+0x164>)
 8008fd8:	6013      	str	r3, [r2, #0]
 8008fda:	6a3b      	ldr	r3, [r7, #32]
 8008fdc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008fde:	4613      	mov	r3, r2
 8008fe0:	009b      	lsls	r3, r3, #2
 8008fe2:	4413      	add	r3, r2
 8008fe4:	009b      	lsls	r3, r3, #2
 8008fe6:	4a18      	ldr	r2, [pc, #96]	@ (8009048 <xTaskGenericNotify+0x168>)
 8008fe8:	441a      	add	r2, r3
 8008fea:	6a3b      	ldr	r3, [r7, #32]
 8008fec:	3304      	adds	r3, #4
 8008fee:	4619      	mov	r1, r3
 8008ff0:	4610      	mov	r0, r2
 8008ff2:	f7fe fae2 	bl	80075ba <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8008ff6:	6a3b      	ldr	r3, [r7, #32]
 8008ff8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ffa:	2b00      	cmp	r3, #0
 8008ffc:	d00b      	beq.n	8009016 <xTaskGenericNotify+0x136>
	__asm volatile
 8008ffe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009002:	f383 8811 	msr	BASEPRI, r3
 8009006:	f3bf 8f6f 	isb	sy
 800900a:	f3bf 8f4f 	dsb	sy
 800900e:	613b      	str	r3, [r7, #16]
}
 8009010:	bf00      	nop
 8009012:	bf00      	nop
 8009014:	e7fd      	b.n	8009012 <xTaskGenericNotify+0x132>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009016:	6a3b      	ldr	r3, [r7, #32]
 8009018:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800901a:	4b0c      	ldr	r3, [pc, #48]	@ (800904c <xTaskGenericNotify+0x16c>)
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009020:	429a      	cmp	r2, r3
 8009022:	d907      	bls.n	8009034 <xTaskGenericNotify+0x154>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 8009024:	4b0a      	ldr	r3, [pc, #40]	@ (8009050 <xTaskGenericNotify+0x170>)
 8009026:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800902a:	601a      	str	r2, [r3, #0]
 800902c:	f3bf 8f4f 	dsb	sy
 8009030:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8009034:	f000 fe02 	bl	8009c3c <vPortExitCritical>

		return xReturn;
 8009038:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 800903a:	4618      	mov	r0, r3
 800903c:	3728      	adds	r7, #40	@ 0x28
 800903e:	46bd      	mov	sp, r7
 8009040:	bd80      	pop	{r7, pc}
 8009042:	bf00      	nop
 8009044:	20000fd4 	.word	0x20000fd4
 8009048:	20000afc 	.word	0x20000afc
 800904c:	20000af8 	.word	0x20000af8
 8009050:	e000ed04 	.word	0xe000ed04

08009054 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8009054:	b580      	push	{r7, lr}
 8009056:	b08e      	sub	sp, #56	@ 0x38
 8009058:	af00      	add	r7, sp, #0
 800905a:	60f8      	str	r0, [r7, #12]
 800905c:	60b9      	str	r1, [r7, #8]
 800905e:	603b      	str	r3, [r7, #0]
 8009060:	4613      	mov	r3, r2
 8009062:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 8009064:	2301      	movs	r3, #1
 8009066:	637b      	str	r3, [r7, #52]	@ 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8009068:	68fb      	ldr	r3, [r7, #12]
 800906a:	2b00      	cmp	r3, #0
 800906c:	d10b      	bne.n	8009086 <xTaskGenericNotifyFromISR+0x32>
	__asm volatile
 800906e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009072:	f383 8811 	msr	BASEPRI, r3
 8009076:	f3bf 8f6f 	isb	sy
 800907a:	f3bf 8f4f 	dsb	sy
 800907e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8009080:	bf00      	nop
 8009082:	bf00      	nop
 8009084:	e7fd      	b.n	8009082 <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009086:	f000 fe87 	bl	8009d98 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 800908a:	68fb      	ldr	r3, [r7, #12]
 800908c:	633b      	str	r3, [r7, #48]	@ 0x30
	__asm volatile
 800908e:	f3ef 8211 	mrs	r2, BASEPRI
 8009092:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009096:	f383 8811 	msr	BASEPRI, r3
 800909a:	f3bf 8f6f 	isb	sy
 800909e:	f3bf 8f4f 	dsb	sy
 80090a2:	623a      	str	r2, [r7, #32]
 80090a4:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 80090a6:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80090a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 80090aa:	683b      	ldr	r3, [r7, #0]
 80090ac:	2b00      	cmp	r3, #0
 80090ae:	d003      	beq.n	80090b8 <xTaskGenericNotifyFromISR+0x64>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 80090b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090b2:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80090b4:	683b      	ldr	r3, [r7, #0]
 80090b6:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 80090b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090ba:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80090be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 80090c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090c4:	2202      	movs	r2, #2
 80090c6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

			switch( eAction )
 80090ca:	79fb      	ldrb	r3, [r7, #7]
 80090cc:	2b04      	cmp	r3, #4
 80090ce:	d829      	bhi.n	8009124 <xTaskGenericNotifyFromISR+0xd0>
 80090d0:	a201      	add	r2, pc, #4	@ (adr r2, 80090d8 <xTaskGenericNotifyFromISR+0x84>)
 80090d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090d6:	bf00      	nop
 80090d8:	08009147 	.word	0x08009147
 80090dc:	080090ed 	.word	0x080090ed
 80090e0:	080090fb 	.word	0x080090fb
 80090e4:	08009107 	.word	0x08009107
 80090e8:	0800910f 	.word	0x0800910f
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 80090ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090ee:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80090f0:	68bb      	ldr	r3, [r7, #8]
 80090f2:	431a      	orrs	r2, r3
 80090f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090f6:	655a      	str	r2, [r3, #84]	@ 0x54
					break;
 80090f8:	e028      	b.n	800914c <xTaskGenericNotifyFromISR+0xf8>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 80090fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80090fe:	1c5a      	adds	r2, r3, #1
 8009100:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009102:	655a      	str	r2, [r3, #84]	@ 0x54
					break;
 8009104:	e022      	b.n	800914c <xTaskGenericNotifyFromISR+0xf8>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8009106:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009108:	68ba      	ldr	r2, [r7, #8]
 800910a:	655a      	str	r2, [r3, #84]	@ 0x54
					break;
 800910c:	e01e      	b.n	800914c <xTaskGenericNotifyFromISR+0xf8>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800910e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009112:	2b02      	cmp	r3, #2
 8009114:	d003      	beq.n	800911e <xTaskGenericNotifyFromISR+0xca>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8009116:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009118:	68ba      	ldr	r2, [r7, #8]
 800911a:	655a      	str	r2, [r3, #84]	@ 0x54
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800911c:	e016      	b.n	800914c <xTaskGenericNotifyFromISR+0xf8>
						xReturn = pdFAIL;
 800911e:	2300      	movs	r3, #0
 8009120:	637b      	str	r3, [r7, #52]	@ 0x34
					break;
 8009122:	e013      	b.n	800914c <xTaskGenericNotifyFromISR+0xf8>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8009124:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009126:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009128:	f1b3 3fff 	cmp.w	r3, #4294967295
 800912c:	d00d      	beq.n	800914a <xTaskGenericNotifyFromISR+0xf6>
	__asm volatile
 800912e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009132:	f383 8811 	msr	BASEPRI, r3
 8009136:	f3bf 8f6f 	isb	sy
 800913a:	f3bf 8f4f 	dsb	sy
 800913e:	61bb      	str	r3, [r7, #24]
}
 8009140:	bf00      	nop
 8009142:	bf00      	nop
 8009144:	e7fd      	b.n	8009142 <xTaskGenericNotifyFromISR+0xee>
					break;
 8009146:	bf00      	nop
 8009148:	e000      	b.n	800914c <xTaskGenericNotifyFromISR+0xf8>
					break;
 800914a:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800914c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009150:	2b01      	cmp	r3, #1
 8009152:	d147      	bne.n	80091e4 <xTaskGenericNotifyFromISR+0x190>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8009154:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009156:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009158:	2b00      	cmp	r3, #0
 800915a:	d00b      	beq.n	8009174 <xTaskGenericNotifyFromISR+0x120>
	__asm volatile
 800915c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009160:	f383 8811 	msr	BASEPRI, r3
 8009164:	f3bf 8f6f 	isb	sy
 8009168:	f3bf 8f4f 	dsb	sy
 800916c:	617b      	str	r3, [r7, #20]
}
 800916e:	bf00      	nop
 8009170:	bf00      	nop
 8009172:	e7fd      	b.n	8009170 <xTaskGenericNotifyFromISR+0x11c>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009174:	4b21      	ldr	r3, [pc, #132]	@ (80091fc <xTaskGenericNotifyFromISR+0x1a8>)
 8009176:	681b      	ldr	r3, [r3, #0]
 8009178:	2b00      	cmp	r3, #0
 800917a:	d11d      	bne.n	80091b8 <xTaskGenericNotifyFromISR+0x164>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800917c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800917e:	3304      	adds	r3, #4
 8009180:	4618      	mov	r0, r3
 8009182:	f7fe fa77 	bl	8007674 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009186:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009188:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800918a:	4b1d      	ldr	r3, [pc, #116]	@ (8009200 <xTaskGenericNotifyFromISR+0x1ac>)
 800918c:	681b      	ldr	r3, [r3, #0]
 800918e:	429a      	cmp	r2, r3
 8009190:	d903      	bls.n	800919a <xTaskGenericNotifyFromISR+0x146>
 8009192:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009194:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009196:	4a1a      	ldr	r2, [pc, #104]	@ (8009200 <xTaskGenericNotifyFromISR+0x1ac>)
 8009198:	6013      	str	r3, [r2, #0]
 800919a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800919c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800919e:	4613      	mov	r3, r2
 80091a0:	009b      	lsls	r3, r3, #2
 80091a2:	4413      	add	r3, r2
 80091a4:	009b      	lsls	r3, r3, #2
 80091a6:	4a17      	ldr	r2, [pc, #92]	@ (8009204 <xTaskGenericNotifyFromISR+0x1b0>)
 80091a8:	441a      	add	r2, r3
 80091aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091ac:	3304      	adds	r3, #4
 80091ae:	4619      	mov	r1, r3
 80091b0:	4610      	mov	r0, r2
 80091b2:	f7fe fa02 	bl	80075ba <vListInsertEnd>
 80091b6:	e005      	b.n	80091c4 <xTaskGenericNotifyFromISR+0x170>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 80091b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091ba:	3318      	adds	r3, #24
 80091bc:	4619      	mov	r1, r3
 80091be:	4812      	ldr	r0, [pc, #72]	@ (8009208 <xTaskGenericNotifyFromISR+0x1b4>)
 80091c0:	f7fe f9fb 	bl	80075ba <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80091c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80091c8:	4b10      	ldr	r3, [pc, #64]	@ (800920c <xTaskGenericNotifyFromISR+0x1b8>)
 80091ca:	681b      	ldr	r3, [r3, #0]
 80091cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80091ce:	429a      	cmp	r2, r3
 80091d0:	d908      	bls.n	80091e4 <xTaskGenericNotifyFromISR+0x190>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 80091d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	d002      	beq.n	80091de <xTaskGenericNotifyFromISR+0x18a>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 80091d8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80091da:	2201      	movs	r2, #1
 80091dc:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 80091de:	4b0c      	ldr	r3, [pc, #48]	@ (8009210 <xTaskGenericNotifyFromISR+0x1bc>)
 80091e0:	2201      	movs	r2, #1
 80091e2:	601a      	str	r2, [r3, #0]
 80091e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80091e6:	613b      	str	r3, [r7, #16]
	__asm volatile
 80091e8:	693b      	ldr	r3, [r7, #16]
 80091ea:	f383 8811 	msr	BASEPRI, r3
}
 80091ee:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 80091f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
	}
 80091f2:	4618      	mov	r0, r3
 80091f4:	3738      	adds	r7, #56	@ 0x38
 80091f6:	46bd      	mov	sp, r7
 80091f8:	bd80      	pop	{r7, pc}
 80091fa:	bf00      	nop
 80091fc:	20000ff4 	.word	0x20000ff4
 8009200:	20000fd4 	.word	0x20000fd4
 8009204:	20000afc 	.word	0x20000afc
 8009208:	20000f8c 	.word	0x20000f8c
 800920c:	20000af8 	.word	0x20000af8
 8009210:	20000fe0 	.word	0x20000fe0

08009214 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009214:	b580      	push	{r7, lr}
 8009216:	b084      	sub	sp, #16
 8009218:	af00      	add	r7, sp, #0
 800921a:	6078      	str	r0, [r7, #4]
 800921c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800921e:	4b21      	ldr	r3, [pc, #132]	@ (80092a4 <prvAddCurrentTaskToDelayedList+0x90>)
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009224:	4b20      	ldr	r3, [pc, #128]	@ (80092a8 <prvAddCurrentTaskToDelayedList+0x94>)
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	3304      	adds	r3, #4
 800922a:	4618      	mov	r0, r3
 800922c:	f7fe fa22 	bl	8007674 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009236:	d10a      	bne.n	800924e <prvAddCurrentTaskToDelayedList+0x3a>
 8009238:	683b      	ldr	r3, [r7, #0]
 800923a:	2b00      	cmp	r3, #0
 800923c:	d007      	beq.n	800924e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800923e:	4b1a      	ldr	r3, [pc, #104]	@ (80092a8 <prvAddCurrentTaskToDelayedList+0x94>)
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	3304      	adds	r3, #4
 8009244:	4619      	mov	r1, r3
 8009246:	4819      	ldr	r0, [pc, #100]	@ (80092ac <prvAddCurrentTaskToDelayedList+0x98>)
 8009248:	f7fe f9b7 	bl	80075ba <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800924c:	e026      	b.n	800929c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800924e:	68fa      	ldr	r2, [r7, #12]
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	4413      	add	r3, r2
 8009254:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009256:	4b14      	ldr	r3, [pc, #80]	@ (80092a8 <prvAddCurrentTaskToDelayedList+0x94>)
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	68ba      	ldr	r2, [r7, #8]
 800925c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800925e:	68ba      	ldr	r2, [r7, #8]
 8009260:	68fb      	ldr	r3, [r7, #12]
 8009262:	429a      	cmp	r2, r3
 8009264:	d209      	bcs.n	800927a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009266:	4b12      	ldr	r3, [pc, #72]	@ (80092b0 <prvAddCurrentTaskToDelayedList+0x9c>)
 8009268:	681a      	ldr	r2, [r3, #0]
 800926a:	4b0f      	ldr	r3, [pc, #60]	@ (80092a8 <prvAddCurrentTaskToDelayedList+0x94>)
 800926c:	681b      	ldr	r3, [r3, #0]
 800926e:	3304      	adds	r3, #4
 8009270:	4619      	mov	r1, r3
 8009272:	4610      	mov	r0, r2
 8009274:	f7fe f9c5 	bl	8007602 <vListInsert>
}
 8009278:	e010      	b.n	800929c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800927a:	4b0e      	ldr	r3, [pc, #56]	@ (80092b4 <prvAddCurrentTaskToDelayedList+0xa0>)
 800927c:	681a      	ldr	r2, [r3, #0]
 800927e:	4b0a      	ldr	r3, [pc, #40]	@ (80092a8 <prvAddCurrentTaskToDelayedList+0x94>)
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	3304      	adds	r3, #4
 8009284:	4619      	mov	r1, r3
 8009286:	4610      	mov	r0, r2
 8009288:	f7fe f9bb 	bl	8007602 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800928c:	4b0a      	ldr	r3, [pc, #40]	@ (80092b8 <prvAddCurrentTaskToDelayedList+0xa4>)
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	68ba      	ldr	r2, [r7, #8]
 8009292:	429a      	cmp	r2, r3
 8009294:	d202      	bcs.n	800929c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8009296:	4a08      	ldr	r2, [pc, #32]	@ (80092b8 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009298:	68bb      	ldr	r3, [r7, #8]
 800929a:	6013      	str	r3, [r2, #0]
}
 800929c:	bf00      	nop
 800929e:	3710      	adds	r7, #16
 80092a0:	46bd      	mov	sp, r7
 80092a2:	bd80      	pop	{r7, pc}
 80092a4:	20000fd0 	.word	0x20000fd0
 80092a8:	20000af8 	.word	0x20000af8
 80092ac:	20000fb8 	.word	0x20000fb8
 80092b0:	20000f88 	.word	0x20000f88
 80092b4:	20000f84 	.word	0x20000f84
 80092b8:	20000fec 	.word	0x20000fec

080092bc <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80092bc:	b580      	push	{r7, lr}
 80092be:	b08a      	sub	sp, #40	@ 0x28
 80092c0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80092c2:	2300      	movs	r3, #0
 80092c4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80092c6:	f000 fb13 	bl	80098f0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80092ca:	4b1d      	ldr	r3, [pc, #116]	@ (8009340 <xTimerCreateTimerTask+0x84>)
 80092cc:	681b      	ldr	r3, [r3, #0]
 80092ce:	2b00      	cmp	r3, #0
 80092d0:	d021      	beq.n	8009316 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80092d2:	2300      	movs	r3, #0
 80092d4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80092d6:	2300      	movs	r3, #0
 80092d8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80092da:	1d3a      	adds	r2, r7, #4
 80092dc:	f107 0108 	add.w	r1, r7, #8
 80092e0:	f107 030c 	add.w	r3, r7, #12
 80092e4:	4618      	mov	r0, r3
 80092e6:	f7fe f921 	bl	800752c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80092ea:	6879      	ldr	r1, [r7, #4]
 80092ec:	68bb      	ldr	r3, [r7, #8]
 80092ee:	68fa      	ldr	r2, [r7, #12]
 80092f0:	9202      	str	r2, [sp, #8]
 80092f2:	9301      	str	r3, [sp, #4]
 80092f4:	2302      	movs	r3, #2
 80092f6:	9300      	str	r3, [sp, #0]
 80092f8:	2300      	movs	r3, #0
 80092fa:	460a      	mov	r2, r1
 80092fc:	4911      	ldr	r1, [pc, #68]	@ (8009344 <xTimerCreateTimerTask+0x88>)
 80092fe:	4812      	ldr	r0, [pc, #72]	@ (8009348 <xTimerCreateTimerTask+0x8c>)
 8009300:	f7fe fedc 	bl	80080bc <xTaskCreateStatic>
 8009304:	4603      	mov	r3, r0
 8009306:	4a11      	ldr	r2, [pc, #68]	@ (800934c <xTimerCreateTimerTask+0x90>)
 8009308:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800930a:	4b10      	ldr	r3, [pc, #64]	@ (800934c <xTimerCreateTimerTask+0x90>)
 800930c:	681b      	ldr	r3, [r3, #0]
 800930e:	2b00      	cmp	r3, #0
 8009310:	d001      	beq.n	8009316 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8009312:	2301      	movs	r3, #1
 8009314:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8009316:	697b      	ldr	r3, [r7, #20]
 8009318:	2b00      	cmp	r3, #0
 800931a:	d10b      	bne.n	8009334 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800931c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009320:	f383 8811 	msr	BASEPRI, r3
 8009324:	f3bf 8f6f 	isb	sy
 8009328:	f3bf 8f4f 	dsb	sy
 800932c:	613b      	str	r3, [r7, #16]
}
 800932e:	bf00      	nop
 8009330:	bf00      	nop
 8009332:	e7fd      	b.n	8009330 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8009334:	697b      	ldr	r3, [r7, #20]
}
 8009336:	4618      	mov	r0, r3
 8009338:	3718      	adds	r7, #24
 800933a:	46bd      	mov	sp, r7
 800933c:	bd80      	pop	{r7, pc}
 800933e:	bf00      	nop
 8009340:	20001028 	.word	0x20001028
 8009344:	0800b864 	.word	0x0800b864
 8009348:	08009489 	.word	0x08009489
 800934c:	2000102c 	.word	0x2000102c

08009350 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8009350:	b580      	push	{r7, lr}
 8009352:	b08a      	sub	sp, #40	@ 0x28
 8009354:	af00      	add	r7, sp, #0
 8009356:	60f8      	str	r0, [r7, #12]
 8009358:	60b9      	str	r1, [r7, #8]
 800935a:	607a      	str	r2, [r7, #4]
 800935c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800935e:	2300      	movs	r3, #0
 8009360:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8009362:	68fb      	ldr	r3, [r7, #12]
 8009364:	2b00      	cmp	r3, #0
 8009366:	d10b      	bne.n	8009380 <xTimerGenericCommand+0x30>
	__asm volatile
 8009368:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800936c:	f383 8811 	msr	BASEPRI, r3
 8009370:	f3bf 8f6f 	isb	sy
 8009374:	f3bf 8f4f 	dsb	sy
 8009378:	623b      	str	r3, [r7, #32]
}
 800937a:	bf00      	nop
 800937c:	bf00      	nop
 800937e:	e7fd      	b.n	800937c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8009380:	4b19      	ldr	r3, [pc, #100]	@ (80093e8 <xTimerGenericCommand+0x98>)
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	2b00      	cmp	r3, #0
 8009386:	d02a      	beq.n	80093de <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8009388:	68bb      	ldr	r3, [r7, #8]
 800938a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8009394:	68bb      	ldr	r3, [r7, #8]
 8009396:	2b05      	cmp	r3, #5
 8009398:	dc18      	bgt.n	80093cc <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800939a:	f7ff fcb9 	bl	8008d10 <xTaskGetSchedulerState>
 800939e:	4603      	mov	r3, r0
 80093a0:	2b02      	cmp	r3, #2
 80093a2:	d109      	bne.n	80093b8 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80093a4:	4b10      	ldr	r3, [pc, #64]	@ (80093e8 <xTimerGenericCommand+0x98>)
 80093a6:	6818      	ldr	r0, [r3, #0]
 80093a8:	f107 0110 	add.w	r1, r7, #16
 80093ac:	2300      	movs	r3, #0
 80093ae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80093b0:	f7fe fa94 	bl	80078dc <xQueueGenericSend>
 80093b4:	6278      	str	r0, [r7, #36]	@ 0x24
 80093b6:	e012      	b.n	80093de <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80093b8:	4b0b      	ldr	r3, [pc, #44]	@ (80093e8 <xTimerGenericCommand+0x98>)
 80093ba:	6818      	ldr	r0, [r3, #0]
 80093bc:	f107 0110 	add.w	r1, r7, #16
 80093c0:	2300      	movs	r3, #0
 80093c2:	2200      	movs	r2, #0
 80093c4:	f7fe fa8a 	bl	80078dc <xQueueGenericSend>
 80093c8:	6278      	str	r0, [r7, #36]	@ 0x24
 80093ca:	e008      	b.n	80093de <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80093cc:	4b06      	ldr	r3, [pc, #24]	@ (80093e8 <xTimerGenericCommand+0x98>)
 80093ce:	6818      	ldr	r0, [r3, #0]
 80093d0:	f107 0110 	add.w	r1, r7, #16
 80093d4:	2300      	movs	r3, #0
 80093d6:	683a      	ldr	r2, [r7, #0]
 80093d8:	f7fe fb82 	bl	8007ae0 <xQueueGenericSendFromISR>
 80093dc:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80093de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80093e0:	4618      	mov	r0, r3
 80093e2:	3728      	adds	r7, #40	@ 0x28
 80093e4:	46bd      	mov	sp, r7
 80093e6:	bd80      	pop	{r7, pc}
 80093e8:	20001028 	.word	0x20001028

080093ec <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80093ec:	b580      	push	{r7, lr}
 80093ee:	b088      	sub	sp, #32
 80093f0:	af02      	add	r7, sp, #8
 80093f2:	6078      	str	r0, [r7, #4]
 80093f4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80093f6:	4b23      	ldr	r3, [pc, #140]	@ (8009484 <prvProcessExpiredTimer+0x98>)
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	68db      	ldr	r3, [r3, #12]
 80093fc:	68db      	ldr	r3, [r3, #12]
 80093fe:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009400:	697b      	ldr	r3, [r7, #20]
 8009402:	3304      	adds	r3, #4
 8009404:	4618      	mov	r0, r3
 8009406:	f7fe f935 	bl	8007674 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800940a:	697b      	ldr	r3, [r7, #20]
 800940c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009410:	f003 0304 	and.w	r3, r3, #4
 8009414:	2b00      	cmp	r3, #0
 8009416:	d023      	beq.n	8009460 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8009418:	697b      	ldr	r3, [r7, #20]
 800941a:	699a      	ldr	r2, [r3, #24]
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	18d1      	adds	r1, r2, r3
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	683a      	ldr	r2, [r7, #0]
 8009424:	6978      	ldr	r0, [r7, #20]
 8009426:	f000 f8d5 	bl	80095d4 <prvInsertTimerInActiveList>
 800942a:	4603      	mov	r3, r0
 800942c:	2b00      	cmp	r3, #0
 800942e:	d020      	beq.n	8009472 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009430:	2300      	movs	r3, #0
 8009432:	9300      	str	r3, [sp, #0]
 8009434:	2300      	movs	r3, #0
 8009436:	687a      	ldr	r2, [r7, #4]
 8009438:	2100      	movs	r1, #0
 800943a:	6978      	ldr	r0, [r7, #20]
 800943c:	f7ff ff88 	bl	8009350 <xTimerGenericCommand>
 8009440:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8009442:	693b      	ldr	r3, [r7, #16]
 8009444:	2b00      	cmp	r3, #0
 8009446:	d114      	bne.n	8009472 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8009448:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800944c:	f383 8811 	msr	BASEPRI, r3
 8009450:	f3bf 8f6f 	isb	sy
 8009454:	f3bf 8f4f 	dsb	sy
 8009458:	60fb      	str	r3, [r7, #12]
}
 800945a:	bf00      	nop
 800945c:	bf00      	nop
 800945e:	e7fd      	b.n	800945c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009460:	697b      	ldr	r3, [r7, #20]
 8009462:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009466:	f023 0301 	bic.w	r3, r3, #1
 800946a:	b2da      	uxtb	r2, r3
 800946c:	697b      	ldr	r3, [r7, #20]
 800946e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009472:	697b      	ldr	r3, [r7, #20]
 8009474:	6a1b      	ldr	r3, [r3, #32]
 8009476:	6978      	ldr	r0, [r7, #20]
 8009478:	4798      	blx	r3
}
 800947a:	bf00      	nop
 800947c:	3718      	adds	r7, #24
 800947e:	46bd      	mov	sp, r7
 8009480:	bd80      	pop	{r7, pc}
 8009482:	bf00      	nop
 8009484:	20001020 	.word	0x20001020

08009488 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8009488:	b580      	push	{r7, lr}
 800948a:	b084      	sub	sp, #16
 800948c:	af00      	add	r7, sp, #0
 800948e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009490:	f107 0308 	add.w	r3, r7, #8
 8009494:	4618      	mov	r0, r3
 8009496:	f000 f859 	bl	800954c <prvGetNextExpireTime>
 800949a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800949c:	68bb      	ldr	r3, [r7, #8]
 800949e:	4619      	mov	r1, r3
 80094a0:	68f8      	ldr	r0, [r7, #12]
 80094a2:	f000 f805 	bl	80094b0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80094a6:	f000 f8d7 	bl	8009658 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80094aa:	bf00      	nop
 80094ac:	e7f0      	b.n	8009490 <prvTimerTask+0x8>
	...

080094b0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80094b0:	b580      	push	{r7, lr}
 80094b2:	b084      	sub	sp, #16
 80094b4:	af00      	add	r7, sp, #0
 80094b6:	6078      	str	r0, [r7, #4]
 80094b8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80094ba:	f7ff f843 	bl	8008544 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80094be:	f107 0308 	add.w	r3, r7, #8
 80094c2:	4618      	mov	r0, r3
 80094c4:	f000 f866 	bl	8009594 <prvSampleTimeNow>
 80094c8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80094ca:	68bb      	ldr	r3, [r7, #8]
 80094cc:	2b00      	cmp	r3, #0
 80094ce:	d130      	bne.n	8009532 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80094d0:	683b      	ldr	r3, [r7, #0]
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	d10a      	bne.n	80094ec <prvProcessTimerOrBlockTask+0x3c>
 80094d6:	687a      	ldr	r2, [r7, #4]
 80094d8:	68fb      	ldr	r3, [r7, #12]
 80094da:	429a      	cmp	r2, r3
 80094dc:	d806      	bhi.n	80094ec <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80094de:	f7ff f83f 	bl	8008560 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80094e2:	68f9      	ldr	r1, [r7, #12]
 80094e4:	6878      	ldr	r0, [r7, #4]
 80094e6:	f7ff ff81 	bl	80093ec <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80094ea:	e024      	b.n	8009536 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80094ec:	683b      	ldr	r3, [r7, #0]
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	d008      	beq.n	8009504 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80094f2:	4b13      	ldr	r3, [pc, #76]	@ (8009540 <prvProcessTimerOrBlockTask+0x90>)
 80094f4:	681b      	ldr	r3, [r3, #0]
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	d101      	bne.n	8009500 <prvProcessTimerOrBlockTask+0x50>
 80094fc:	2301      	movs	r3, #1
 80094fe:	e000      	b.n	8009502 <prvProcessTimerOrBlockTask+0x52>
 8009500:	2300      	movs	r3, #0
 8009502:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8009504:	4b0f      	ldr	r3, [pc, #60]	@ (8009544 <prvProcessTimerOrBlockTask+0x94>)
 8009506:	6818      	ldr	r0, [r3, #0]
 8009508:	687a      	ldr	r2, [r7, #4]
 800950a:	68fb      	ldr	r3, [r7, #12]
 800950c:	1ad3      	subs	r3, r2, r3
 800950e:	683a      	ldr	r2, [r7, #0]
 8009510:	4619      	mov	r1, r3
 8009512:	f7fe fd9f 	bl	8008054 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8009516:	f7ff f823 	bl	8008560 <xTaskResumeAll>
 800951a:	4603      	mov	r3, r0
 800951c:	2b00      	cmp	r3, #0
 800951e:	d10a      	bne.n	8009536 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8009520:	4b09      	ldr	r3, [pc, #36]	@ (8009548 <prvProcessTimerOrBlockTask+0x98>)
 8009522:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009526:	601a      	str	r2, [r3, #0]
 8009528:	f3bf 8f4f 	dsb	sy
 800952c:	f3bf 8f6f 	isb	sy
}
 8009530:	e001      	b.n	8009536 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8009532:	f7ff f815 	bl	8008560 <xTaskResumeAll>
}
 8009536:	bf00      	nop
 8009538:	3710      	adds	r7, #16
 800953a:	46bd      	mov	sp, r7
 800953c:	bd80      	pop	{r7, pc}
 800953e:	bf00      	nop
 8009540:	20001024 	.word	0x20001024
 8009544:	20001028 	.word	0x20001028
 8009548:	e000ed04 	.word	0xe000ed04

0800954c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800954c:	b480      	push	{r7}
 800954e:	b085      	sub	sp, #20
 8009550:	af00      	add	r7, sp, #0
 8009552:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8009554:	4b0e      	ldr	r3, [pc, #56]	@ (8009590 <prvGetNextExpireTime+0x44>)
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	2b00      	cmp	r3, #0
 800955c:	d101      	bne.n	8009562 <prvGetNextExpireTime+0x16>
 800955e:	2201      	movs	r2, #1
 8009560:	e000      	b.n	8009564 <prvGetNextExpireTime+0x18>
 8009562:	2200      	movs	r2, #0
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	681b      	ldr	r3, [r3, #0]
 800956c:	2b00      	cmp	r3, #0
 800956e:	d105      	bne.n	800957c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009570:	4b07      	ldr	r3, [pc, #28]	@ (8009590 <prvGetNextExpireTime+0x44>)
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	68db      	ldr	r3, [r3, #12]
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	60fb      	str	r3, [r7, #12]
 800957a:	e001      	b.n	8009580 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800957c:	2300      	movs	r3, #0
 800957e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8009580:	68fb      	ldr	r3, [r7, #12]
}
 8009582:	4618      	mov	r0, r3
 8009584:	3714      	adds	r7, #20
 8009586:	46bd      	mov	sp, r7
 8009588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800958c:	4770      	bx	lr
 800958e:	bf00      	nop
 8009590:	20001020 	.word	0x20001020

08009594 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8009594:	b580      	push	{r7, lr}
 8009596:	b084      	sub	sp, #16
 8009598:	af00      	add	r7, sp, #0
 800959a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800959c:	f7ff f87e 	bl	800869c <xTaskGetTickCount>
 80095a0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80095a2:	4b0b      	ldr	r3, [pc, #44]	@ (80095d0 <prvSampleTimeNow+0x3c>)
 80095a4:	681b      	ldr	r3, [r3, #0]
 80095a6:	68fa      	ldr	r2, [r7, #12]
 80095a8:	429a      	cmp	r2, r3
 80095aa:	d205      	bcs.n	80095b8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80095ac:	f000 f93a 	bl	8009824 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	2201      	movs	r2, #1
 80095b4:	601a      	str	r2, [r3, #0]
 80095b6:	e002      	b.n	80095be <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	2200      	movs	r2, #0
 80095bc:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80095be:	4a04      	ldr	r2, [pc, #16]	@ (80095d0 <prvSampleTimeNow+0x3c>)
 80095c0:	68fb      	ldr	r3, [r7, #12]
 80095c2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80095c4:	68fb      	ldr	r3, [r7, #12]
}
 80095c6:	4618      	mov	r0, r3
 80095c8:	3710      	adds	r7, #16
 80095ca:	46bd      	mov	sp, r7
 80095cc:	bd80      	pop	{r7, pc}
 80095ce:	bf00      	nop
 80095d0:	20001030 	.word	0x20001030

080095d4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80095d4:	b580      	push	{r7, lr}
 80095d6:	b086      	sub	sp, #24
 80095d8:	af00      	add	r7, sp, #0
 80095da:	60f8      	str	r0, [r7, #12]
 80095dc:	60b9      	str	r1, [r7, #8]
 80095de:	607a      	str	r2, [r7, #4]
 80095e0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80095e2:	2300      	movs	r3, #0
 80095e4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80095e6:	68fb      	ldr	r3, [r7, #12]
 80095e8:	68ba      	ldr	r2, [r7, #8]
 80095ea:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80095ec:	68fb      	ldr	r3, [r7, #12]
 80095ee:	68fa      	ldr	r2, [r7, #12]
 80095f0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80095f2:	68ba      	ldr	r2, [r7, #8]
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	429a      	cmp	r2, r3
 80095f8:	d812      	bhi.n	8009620 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80095fa:	687a      	ldr	r2, [r7, #4]
 80095fc:	683b      	ldr	r3, [r7, #0]
 80095fe:	1ad2      	subs	r2, r2, r3
 8009600:	68fb      	ldr	r3, [r7, #12]
 8009602:	699b      	ldr	r3, [r3, #24]
 8009604:	429a      	cmp	r2, r3
 8009606:	d302      	bcc.n	800960e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8009608:	2301      	movs	r3, #1
 800960a:	617b      	str	r3, [r7, #20]
 800960c:	e01b      	b.n	8009646 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800960e:	4b10      	ldr	r3, [pc, #64]	@ (8009650 <prvInsertTimerInActiveList+0x7c>)
 8009610:	681a      	ldr	r2, [r3, #0]
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	3304      	adds	r3, #4
 8009616:	4619      	mov	r1, r3
 8009618:	4610      	mov	r0, r2
 800961a:	f7fd fff2 	bl	8007602 <vListInsert>
 800961e:	e012      	b.n	8009646 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8009620:	687a      	ldr	r2, [r7, #4]
 8009622:	683b      	ldr	r3, [r7, #0]
 8009624:	429a      	cmp	r2, r3
 8009626:	d206      	bcs.n	8009636 <prvInsertTimerInActiveList+0x62>
 8009628:	68ba      	ldr	r2, [r7, #8]
 800962a:	683b      	ldr	r3, [r7, #0]
 800962c:	429a      	cmp	r2, r3
 800962e:	d302      	bcc.n	8009636 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8009630:	2301      	movs	r3, #1
 8009632:	617b      	str	r3, [r7, #20]
 8009634:	e007      	b.n	8009646 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009636:	4b07      	ldr	r3, [pc, #28]	@ (8009654 <prvInsertTimerInActiveList+0x80>)
 8009638:	681a      	ldr	r2, [r3, #0]
 800963a:	68fb      	ldr	r3, [r7, #12]
 800963c:	3304      	adds	r3, #4
 800963e:	4619      	mov	r1, r3
 8009640:	4610      	mov	r0, r2
 8009642:	f7fd ffde 	bl	8007602 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8009646:	697b      	ldr	r3, [r7, #20]
}
 8009648:	4618      	mov	r0, r3
 800964a:	3718      	adds	r7, #24
 800964c:	46bd      	mov	sp, r7
 800964e:	bd80      	pop	{r7, pc}
 8009650:	20001024 	.word	0x20001024
 8009654:	20001020 	.word	0x20001020

08009658 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8009658:	b580      	push	{r7, lr}
 800965a:	b08e      	sub	sp, #56	@ 0x38
 800965c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800965e:	e0ce      	b.n	80097fe <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	2b00      	cmp	r3, #0
 8009664:	da19      	bge.n	800969a <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8009666:	1d3b      	adds	r3, r7, #4
 8009668:	3304      	adds	r3, #4
 800966a:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800966c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800966e:	2b00      	cmp	r3, #0
 8009670:	d10b      	bne.n	800968a <prvProcessReceivedCommands+0x32>
	__asm volatile
 8009672:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009676:	f383 8811 	msr	BASEPRI, r3
 800967a:	f3bf 8f6f 	isb	sy
 800967e:	f3bf 8f4f 	dsb	sy
 8009682:	61fb      	str	r3, [r7, #28]
}
 8009684:	bf00      	nop
 8009686:	bf00      	nop
 8009688:	e7fd      	b.n	8009686 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800968a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800968c:	681b      	ldr	r3, [r3, #0]
 800968e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009690:	6850      	ldr	r0, [r2, #4]
 8009692:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009694:	6892      	ldr	r2, [r2, #8]
 8009696:	4611      	mov	r1, r2
 8009698:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	2b00      	cmp	r3, #0
 800969e:	f2c0 80ae 	blt.w	80097fe <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80096a2:	68fb      	ldr	r3, [r7, #12]
 80096a4:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80096a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096a8:	695b      	ldr	r3, [r3, #20]
 80096aa:	2b00      	cmp	r3, #0
 80096ac:	d004      	beq.n	80096b8 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80096ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096b0:	3304      	adds	r3, #4
 80096b2:	4618      	mov	r0, r3
 80096b4:	f7fd ffde 	bl	8007674 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80096b8:	463b      	mov	r3, r7
 80096ba:	4618      	mov	r0, r3
 80096bc:	f7ff ff6a 	bl	8009594 <prvSampleTimeNow>
 80096c0:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	2b09      	cmp	r3, #9
 80096c6:	f200 8097 	bhi.w	80097f8 <prvProcessReceivedCommands+0x1a0>
 80096ca:	a201      	add	r2, pc, #4	@ (adr r2, 80096d0 <prvProcessReceivedCommands+0x78>)
 80096cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80096d0:	080096f9 	.word	0x080096f9
 80096d4:	080096f9 	.word	0x080096f9
 80096d8:	080096f9 	.word	0x080096f9
 80096dc:	0800976f 	.word	0x0800976f
 80096e0:	08009783 	.word	0x08009783
 80096e4:	080097cf 	.word	0x080097cf
 80096e8:	080096f9 	.word	0x080096f9
 80096ec:	080096f9 	.word	0x080096f9
 80096f0:	0800976f 	.word	0x0800976f
 80096f4:	08009783 	.word	0x08009783
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80096f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096fa:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80096fe:	f043 0301 	orr.w	r3, r3, #1
 8009702:	b2da      	uxtb	r2, r3
 8009704:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009706:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800970a:	68ba      	ldr	r2, [r7, #8]
 800970c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800970e:	699b      	ldr	r3, [r3, #24]
 8009710:	18d1      	adds	r1, r2, r3
 8009712:	68bb      	ldr	r3, [r7, #8]
 8009714:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009716:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009718:	f7ff ff5c 	bl	80095d4 <prvInsertTimerInActiveList>
 800971c:	4603      	mov	r3, r0
 800971e:	2b00      	cmp	r3, #0
 8009720:	d06c      	beq.n	80097fc <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009722:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009724:	6a1b      	ldr	r3, [r3, #32]
 8009726:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009728:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800972a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800972c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009730:	f003 0304 	and.w	r3, r3, #4
 8009734:	2b00      	cmp	r3, #0
 8009736:	d061      	beq.n	80097fc <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8009738:	68ba      	ldr	r2, [r7, #8]
 800973a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800973c:	699b      	ldr	r3, [r3, #24]
 800973e:	441a      	add	r2, r3
 8009740:	2300      	movs	r3, #0
 8009742:	9300      	str	r3, [sp, #0]
 8009744:	2300      	movs	r3, #0
 8009746:	2100      	movs	r1, #0
 8009748:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800974a:	f7ff fe01 	bl	8009350 <xTimerGenericCommand>
 800974e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8009750:	6a3b      	ldr	r3, [r7, #32]
 8009752:	2b00      	cmp	r3, #0
 8009754:	d152      	bne.n	80097fc <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8009756:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800975a:	f383 8811 	msr	BASEPRI, r3
 800975e:	f3bf 8f6f 	isb	sy
 8009762:	f3bf 8f4f 	dsb	sy
 8009766:	61bb      	str	r3, [r7, #24]
}
 8009768:	bf00      	nop
 800976a:	bf00      	nop
 800976c:	e7fd      	b.n	800976a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800976e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009770:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009774:	f023 0301 	bic.w	r3, r3, #1
 8009778:	b2da      	uxtb	r2, r3
 800977a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800977c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8009780:	e03d      	b.n	80097fe <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009782:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009784:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009788:	f043 0301 	orr.w	r3, r3, #1
 800978c:	b2da      	uxtb	r2, r3
 800978e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009790:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8009794:	68ba      	ldr	r2, [r7, #8]
 8009796:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009798:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800979a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800979c:	699b      	ldr	r3, [r3, #24]
 800979e:	2b00      	cmp	r3, #0
 80097a0:	d10b      	bne.n	80097ba <prvProcessReceivedCommands+0x162>
	__asm volatile
 80097a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097a6:	f383 8811 	msr	BASEPRI, r3
 80097aa:	f3bf 8f6f 	isb	sy
 80097ae:	f3bf 8f4f 	dsb	sy
 80097b2:	617b      	str	r3, [r7, #20]
}
 80097b4:	bf00      	nop
 80097b6:	bf00      	nop
 80097b8:	e7fd      	b.n	80097b6 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80097ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097bc:	699a      	ldr	r2, [r3, #24]
 80097be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097c0:	18d1      	adds	r1, r2, r3
 80097c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80097c6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80097c8:	f7ff ff04 	bl	80095d4 <prvInsertTimerInActiveList>
					break;
 80097cc:	e017      	b.n	80097fe <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80097ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097d0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80097d4:	f003 0302 	and.w	r3, r3, #2
 80097d8:	2b00      	cmp	r3, #0
 80097da:	d103      	bne.n	80097e4 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 80097dc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80097de:	f000 fbeb 	bl	8009fb8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80097e2:	e00c      	b.n	80097fe <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80097e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097e6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80097ea:	f023 0301 	bic.w	r3, r3, #1
 80097ee:	b2da      	uxtb	r2, r3
 80097f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097f2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80097f6:	e002      	b.n	80097fe <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 80097f8:	bf00      	nop
 80097fa:	e000      	b.n	80097fe <prvProcessReceivedCommands+0x1a6>
					break;
 80097fc:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80097fe:	4b08      	ldr	r3, [pc, #32]	@ (8009820 <prvProcessReceivedCommands+0x1c8>)
 8009800:	681b      	ldr	r3, [r3, #0]
 8009802:	1d39      	adds	r1, r7, #4
 8009804:	2200      	movs	r2, #0
 8009806:	4618      	mov	r0, r3
 8009808:	f7fe fa08 	bl	8007c1c <xQueueReceive>
 800980c:	4603      	mov	r3, r0
 800980e:	2b00      	cmp	r3, #0
 8009810:	f47f af26 	bne.w	8009660 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8009814:	bf00      	nop
 8009816:	bf00      	nop
 8009818:	3730      	adds	r7, #48	@ 0x30
 800981a:	46bd      	mov	sp, r7
 800981c:	bd80      	pop	{r7, pc}
 800981e:	bf00      	nop
 8009820:	20001028 	.word	0x20001028

08009824 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8009824:	b580      	push	{r7, lr}
 8009826:	b088      	sub	sp, #32
 8009828:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800982a:	e049      	b.n	80098c0 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800982c:	4b2e      	ldr	r3, [pc, #184]	@ (80098e8 <prvSwitchTimerLists+0xc4>)
 800982e:	681b      	ldr	r3, [r3, #0]
 8009830:	68db      	ldr	r3, [r3, #12]
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009836:	4b2c      	ldr	r3, [pc, #176]	@ (80098e8 <prvSwitchTimerLists+0xc4>)
 8009838:	681b      	ldr	r3, [r3, #0]
 800983a:	68db      	ldr	r3, [r3, #12]
 800983c:	68db      	ldr	r3, [r3, #12]
 800983e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009840:	68fb      	ldr	r3, [r7, #12]
 8009842:	3304      	adds	r3, #4
 8009844:	4618      	mov	r0, r3
 8009846:	f7fd ff15 	bl	8007674 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800984a:	68fb      	ldr	r3, [r7, #12]
 800984c:	6a1b      	ldr	r3, [r3, #32]
 800984e:	68f8      	ldr	r0, [r7, #12]
 8009850:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009852:	68fb      	ldr	r3, [r7, #12]
 8009854:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009858:	f003 0304 	and.w	r3, r3, #4
 800985c:	2b00      	cmp	r3, #0
 800985e:	d02f      	beq.n	80098c0 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8009860:	68fb      	ldr	r3, [r7, #12]
 8009862:	699b      	ldr	r3, [r3, #24]
 8009864:	693a      	ldr	r2, [r7, #16]
 8009866:	4413      	add	r3, r2
 8009868:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800986a:	68ba      	ldr	r2, [r7, #8]
 800986c:	693b      	ldr	r3, [r7, #16]
 800986e:	429a      	cmp	r2, r3
 8009870:	d90e      	bls.n	8009890 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8009872:	68fb      	ldr	r3, [r7, #12]
 8009874:	68ba      	ldr	r2, [r7, #8]
 8009876:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009878:	68fb      	ldr	r3, [r7, #12]
 800987a:	68fa      	ldr	r2, [r7, #12]
 800987c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800987e:	4b1a      	ldr	r3, [pc, #104]	@ (80098e8 <prvSwitchTimerLists+0xc4>)
 8009880:	681a      	ldr	r2, [r3, #0]
 8009882:	68fb      	ldr	r3, [r7, #12]
 8009884:	3304      	adds	r3, #4
 8009886:	4619      	mov	r1, r3
 8009888:	4610      	mov	r0, r2
 800988a:	f7fd feba 	bl	8007602 <vListInsert>
 800988e:	e017      	b.n	80098c0 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009890:	2300      	movs	r3, #0
 8009892:	9300      	str	r3, [sp, #0]
 8009894:	2300      	movs	r3, #0
 8009896:	693a      	ldr	r2, [r7, #16]
 8009898:	2100      	movs	r1, #0
 800989a:	68f8      	ldr	r0, [r7, #12]
 800989c:	f7ff fd58 	bl	8009350 <xTimerGenericCommand>
 80098a0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	2b00      	cmp	r3, #0
 80098a6:	d10b      	bne.n	80098c0 <prvSwitchTimerLists+0x9c>
	__asm volatile
 80098a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098ac:	f383 8811 	msr	BASEPRI, r3
 80098b0:	f3bf 8f6f 	isb	sy
 80098b4:	f3bf 8f4f 	dsb	sy
 80098b8:	603b      	str	r3, [r7, #0]
}
 80098ba:	bf00      	nop
 80098bc:	bf00      	nop
 80098be:	e7fd      	b.n	80098bc <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80098c0:	4b09      	ldr	r3, [pc, #36]	@ (80098e8 <prvSwitchTimerLists+0xc4>)
 80098c2:	681b      	ldr	r3, [r3, #0]
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	2b00      	cmp	r3, #0
 80098c8:	d1b0      	bne.n	800982c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80098ca:	4b07      	ldr	r3, [pc, #28]	@ (80098e8 <prvSwitchTimerLists+0xc4>)
 80098cc:	681b      	ldr	r3, [r3, #0]
 80098ce:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80098d0:	4b06      	ldr	r3, [pc, #24]	@ (80098ec <prvSwitchTimerLists+0xc8>)
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	4a04      	ldr	r2, [pc, #16]	@ (80098e8 <prvSwitchTimerLists+0xc4>)
 80098d6:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80098d8:	4a04      	ldr	r2, [pc, #16]	@ (80098ec <prvSwitchTimerLists+0xc8>)
 80098da:	697b      	ldr	r3, [r7, #20]
 80098dc:	6013      	str	r3, [r2, #0]
}
 80098de:	bf00      	nop
 80098e0:	3718      	adds	r7, #24
 80098e2:	46bd      	mov	sp, r7
 80098e4:	bd80      	pop	{r7, pc}
 80098e6:	bf00      	nop
 80098e8:	20001020 	.word	0x20001020
 80098ec:	20001024 	.word	0x20001024

080098f0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80098f0:	b580      	push	{r7, lr}
 80098f2:	b082      	sub	sp, #8
 80098f4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80098f6:	f000 f96f 	bl	8009bd8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80098fa:	4b15      	ldr	r3, [pc, #84]	@ (8009950 <prvCheckForValidListAndQueue+0x60>)
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	2b00      	cmp	r3, #0
 8009900:	d120      	bne.n	8009944 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8009902:	4814      	ldr	r0, [pc, #80]	@ (8009954 <prvCheckForValidListAndQueue+0x64>)
 8009904:	f7fd fe2c 	bl	8007560 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8009908:	4813      	ldr	r0, [pc, #76]	@ (8009958 <prvCheckForValidListAndQueue+0x68>)
 800990a:	f7fd fe29 	bl	8007560 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800990e:	4b13      	ldr	r3, [pc, #76]	@ (800995c <prvCheckForValidListAndQueue+0x6c>)
 8009910:	4a10      	ldr	r2, [pc, #64]	@ (8009954 <prvCheckForValidListAndQueue+0x64>)
 8009912:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8009914:	4b12      	ldr	r3, [pc, #72]	@ (8009960 <prvCheckForValidListAndQueue+0x70>)
 8009916:	4a10      	ldr	r2, [pc, #64]	@ (8009958 <prvCheckForValidListAndQueue+0x68>)
 8009918:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800991a:	2300      	movs	r3, #0
 800991c:	9300      	str	r3, [sp, #0]
 800991e:	4b11      	ldr	r3, [pc, #68]	@ (8009964 <prvCheckForValidListAndQueue+0x74>)
 8009920:	4a11      	ldr	r2, [pc, #68]	@ (8009968 <prvCheckForValidListAndQueue+0x78>)
 8009922:	2110      	movs	r1, #16
 8009924:	200a      	movs	r0, #10
 8009926:	f7fd ff39 	bl	800779c <xQueueGenericCreateStatic>
 800992a:	4603      	mov	r3, r0
 800992c:	4a08      	ldr	r2, [pc, #32]	@ (8009950 <prvCheckForValidListAndQueue+0x60>)
 800992e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8009930:	4b07      	ldr	r3, [pc, #28]	@ (8009950 <prvCheckForValidListAndQueue+0x60>)
 8009932:	681b      	ldr	r3, [r3, #0]
 8009934:	2b00      	cmp	r3, #0
 8009936:	d005      	beq.n	8009944 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8009938:	4b05      	ldr	r3, [pc, #20]	@ (8009950 <prvCheckForValidListAndQueue+0x60>)
 800993a:	681b      	ldr	r3, [r3, #0]
 800993c:	490b      	ldr	r1, [pc, #44]	@ (800996c <prvCheckForValidListAndQueue+0x7c>)
 800993e:	4618      	mov	r0, r3
 8009940:	f7fe fb5e 	bl	8008000 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009944:	f000 f97a 	bl	8009c3c <vPortExitCritical>
}
 8009948:	bf00      	nop
 800994a:	46bd      	mov	sp, r7
 800994c:	bd80      	pop	{r7, pc}
 800994e:	bf00      	nop
 8009950:	20001028 	.word	0x20001028
 8009954:	20000ff8 	.word	0x20000ff8
 8009958:	2000100c 	.word	0x2000100c
 800995c:	20001020 	.word	0x20001020
 8009960:	20001024 	.word	0x20001024
 8009964:	200010d4 	.word	0x200010d4
 8009968:	20001034 	.word	0x20001034
 800996c:	0800b86c 	.word	0x0800b86c

08009970 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009970:	b480      	push	{r7}
 8009972:	b085      	sub	sp, #20
 8009974:	af00      	add	r7, sp, #0
 8009976:	60f8      	str	r0, [r7, #12]
 8009978:	60b9      	str	r1, [r7, #8]
 800997a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800997c:	68fb      	ldr	r3, [r7, #12]
 800997e:	3b04      	subs	r3, #4
 8009980:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8009982:	68fb      	ldr	r3, [r7, #12]
 8009984:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8009988:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800998a:	68fb      	ldr	r3, [r7, #12]
 800998c:	3b04      	subs	r3, #4
 800998e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009990:	68bb      	ldr	r3, [r7, #8]
 8009992:	f023 0201 	bic.w	r2, r3, #1
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800999a:	68fb      	ldr	r3, [r7, #12]
 800999c:	3b04      	subs	r3, #4
 800999e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80099a0:	4a0c      	ldr	r2, [pc, #48]	@ (80099d4 <pxPortInitialiseStack+0x64>)
 80099a2:	68fb      	ldr	r3, [r7, #12]
 80099a4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80099a6:	68fb      	ldr	r3, [r7, #12]
 80099a8:	3b14      	subs	r3, #20
 80099aa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80099ac:	687a      	ldr	r2, [r7, #4]
 80099ae:	68fb      	ldr	r3, [r7, #12]
 80099b0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80099b2:	68fb      	ldr	r3, [r7, #12]
 80099b4:	3b04      	subs	r3, #4
 80099b6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80099b8:	68fb      	ldr	r3, [r7, #12]
 80099ba:	f06f 0202 	mvn.w	r2, #2
 80099be:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	3b20      	subs	r3, #32
 80099c4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80099c6:	68fb      	ldr	r3, [r7, #12]
}
 80099c8:	4618      	mov	r0, r3
 80099ca:	3714      	adds	r7, #20
 80099cc:	46bd      	mov	sp, r7
 80099ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099d2:	4770      	bx	lr
 80099d4:	080099d9 	.word	0x080099d9

080099d8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80099d8:	b480      	push	{r7}
 80099da:	b085      	sub	sp, #20
 80099dc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80099de:	2300      	movs	r3, #0
 80099e0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80099e2:	4b13      	ldr	r3, [pc, #76]	@ (8009a30 <prvTaskExitError+0x58>)
 80099e4:	681b      	ldr	r3, [r3, #0]
 80099e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80099ea:	d00b      	beq.n	8009a04 <prvTaskExitError+0x2c>
	__asm volatile
 80099ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099f0:	f383 8811 	msr	BASEPRI, r3
 80099f4:	f3bf 8f6f 	isb	sy
 80099f8:	f3bf 8f4f 	dsb	sy
 80099fc:	60fb      	str	r3, [r7, #12]
}
 80099fe:	bf00      	nop
 8009a00:	bf00      	nop
 8009a02:	e7fd      	b.n	8009a00 <prvTaskExitError+0x28>
	__asm volatile
 8009a04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a08:	f383 8811 	msr	BASEPRI, r3
 8009a0c:	f3bf 8f6f 	isb	sy
 8009a10:	f3bf 8f4f 	dsb	sy
 8009a14:	60bb      	str	r3, [r7, #8]
}
 8009a16:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009a18:	bf00      	nop
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	2b00      	cmp	r3, #0
 8009a1e:	d0fc      	beq.n	8009a1a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009a20:	bf00      	nop
 8009a22:	bf00      	nop
 8009a24:	3714      	adds	r7, #20
 8009a26:	46bd      	mov	sp, r7
 8009a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a2c:	4770      	bx	lr
 8009a2e:	bf00      	nop
 8009a30:	200000c4 	.word	0x200000c4
	...

08009a40 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009a40:	4b07      	ldr	r3, [pc, #28]	@ (8009a60 <pxCurrentTCBConst2>)
 8009a42:	6819      	ldr	r1, [r3, #0]
 8009a44:	6808      	ldr	r0, [r1, #0]
 8009a46:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a4a:	f380 8809 	msr	PSP, r0
 8009a4e:	f3bf 8f6f 	isb	sy
 8009a52:	f04f 0000 	mov.w	r0, #0
 8009a56:	f380 8811 	msr	BASEPRI, r0
 8009a5a:	4770      	bx	lr
 8009a5c:	f3af 8000 	nop.w

08009a60 <pxCurrentTCBConst2>:
 8009a60:	20000af8 	.word	0x20000af8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009a64:	bf00      	nop
 8009a66:	bf00      	nop

08009a68 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009a68:	4808      	ldr	r0, [pc, #32]	@ (8009a8c <prvPortStartFirstTask+0x24>)
 8009a6a:	6800      	ldr	r0, [r0, #0]
 8009a6c:	6800      	ldr	r0, [r0, #0]
 8009a6e:	f380 8808 	msr	MSP, r0
 8009a72:	f04f 0000 	mov.w	r0, #0
 8009a76:	f380 8814 	msr	CONTROL, r0
 8009a7a:	b662      	cpsie	i
 8009a7c:	b661      	cpsie	f
 8009a7e:	f3bf 8f4f 	dsb	sy
 8009a82:	f3bf 8f6f 	isb	sy
 8009a86:	df00      	svc	0
 8009a88:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8009a8a:	bf00      	nop
 8009a8c:	e000ed08 	.word	0xe000ed08

08009a90 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009a90:	b580      	push	{r7, lr}
 8009a92:	b086      	sub	sp, #24
 8009a94:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8009a96:	4b47      	ldr	r3, [pc, #284]	@ (8009bb4 <xPortStartScheduler+0x124>)
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	4a47      	ldr	r2, [pc, #284]	@ (8009bb8 <xPortStartScheduler+0x128>)
 8009a9c:	4293      	cmp	r3, r2
 8009a9e:	d10b      	bne.n	8009ab8 <xPortStartScheduler+0x28>
	__asm volatile
 8009aa0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009aa4:	f383 8811 	msr	BASEPRI, r3
 8009aa8:	f3bf 8f6f 	isb	sy
 8009aac:	f3bf 8f4f 	dsb	sy
 8009ab0:	613b      	str	r3, [r7, #16]
}
 8009ab2:	bf00      	nop
 8009ab4:	bf00      	nop
 8009ab6:	e7fd      	b.n	8009ab4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8009ab8:	4b3e      	ldr	r3, [pc, #248]	@ (8009bb4 <xPortStartScheduler+0x124>)
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	4a3f      	ldr	r2, [pc, #252]	@ (8009bbc <xPortStartScheduler+0x12c>)
 8009abe:	4293      	cmp	r3, r2
 8009ac0:	d10b      	bne.n	8009ada <xPortStartScheduler+0x4a>
	__asm volatile
 8009ac2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ac6:	f383 8811 	msr	BASEPRI, r3
 8009aca:	f3bf 8f6f 	isb	sy
 8009ace:	f3bf 8f4f 	dsb	sy
 8009ad2:	60fb      	str	r3, [r7, #12]
}
 8009ad4:	bf00      	nop
 8009ad6:	bf00      	nop
 8009ad8:	e7fd      	b.n	8009ad6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8009ada:	4b39      	ldr	r3, [pc, #228]	@ (8009bc0 <xPortStartScheduler+0x130>)
 8009adc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8009ade:	697b      	ldr	r3, [r7, #20]
 8009ae0:	781b      	ldrb	r3, [r3, #0]
 8009ae2:	b2db      	uxtb	r3, r3
 8009ae4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009ae6:	697b      	ldr	r3, [r7, #20]
 8009ae8:	22ff      	movs	r2, #255	@ 0xff
 8009aea:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8009aec:	697b      	ldr	r3, [r7, #20]
 8009aee:	781b      	ldrb	r3, [r3, #0]
 8009af0:	b2db      	uxtb	r3, r3
 8009af2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009af4:	78fb      	ldrb	r3, [r7, #3]
 8009af6:	b2db      	uxtb	r3, r3
 8009af8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8009afc:	b2da      	uxtb	r2, r3
 8009afe:	4b31      	ldr	r3, [pc, #196]	@ (8009bc4 <xPortStartScheduler+0x134>)
 8009b00:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8009b02:	4b31      	ldr	r3, [pc, #196]	@ (8009bc8 <xPortStartScheduler+0x138>)
 8009b04:	2207      	movs	r2, #7
 8009b06:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009b08:	e009      	b.n	8009b1e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8009b0a:	4b2f      	ldr	r3, [pc, #188]	@ (8009bc8 <xPortStartScheduler+0x138>)
 8009b0c:	681b      	ldr	r3, [r3, #0]
 8009b0e:	3b01      	subs	r3, #1
 8009b10:	4a2d      	ldr	r2, [pc, #180]	@ (8009bc8 <xPortStartScheduler+0x138>)
 8009b12:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009b14:	78fb      	ldrb	r3, [r7, #3]
 8009b16:	b2db      	uxtb	r3, r3
 8009b18:	005b      	lsls	r3, r3, #1
 8009b1a:	b2db      	uxtb	r3, r3
 8009b1c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009b1e:	78fb      	ldrb	r3, [r7, #3]
 8009b20:	b2db      	uxtb	r3, r3
 8009b22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009b26:	2b80      	cmp	r3, #128	@ 0x80
 8009b28:	d0ef      	beq.n	8009b0a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8009b2a:	4b27      	ldr	r3, [pc, #156]	@ (8009bc8 <xPortStartScheduler+0x138>)
 8009b2c:	681b      	ldr	r3, [r3, #0]
 8009b2e:	f1c3 0307 	rsb	r3, r3, #7
 8009b32:	2b04      	cmp	r3, #4
 8009b34:	d00b      	beq.n	8009b4e <xPortStartScheduler+0xbe>
	__asm volatile
 8009b36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b3a:	f383 8811 	msr	BASEPRI, r3
 8009b3e:	f3bf 8f6f 	isb	sy
 8009b42:	f3bf 8f4f 	dsb	sy
 8009b46:	60bb      	str	r3, [r7, #8]
}
 8009b48:	bf00      	nop
 8009b4a:	bf00      	nop
 8009b4c:	e7fd      	b.n	8009b4a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8009b4e:	4b1e      	ldr	r3, [pc, #120]	@ (8009bc8 <xPortStartScheduler+0x138>)
 8009b50:	681b      	ldr	r3, [r3, #0]
 8009b52:	021b      	lsls	r3, r3, #8
 8009b54:	4a1c      	ldr	r2, [pc, #112]	@ (8009bc8 <xPortStartScheduler+0x138>)
 8009b56:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009b58:	4b1b      	ldr	r3, [pc, #108]	@ (8009bc8 <xPortStartScheduler+0x138>)
 8009b5a:	681b      	ldr	r3, [r3, #0]
 8009b5c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009b60:	4a19      	ldr	r2, [pc, #100]	@ (8009bc8 <xPortStartScheduler+0x138>)
 8009b62:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	b2da      	uxtb	r2, r3
 8009b68:	697b      	ldr	r3, [r7, #20]
 8009b6a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8009b6c:	4b17      	ldr	r3, [pc, #92]	@ (8009bcc <xPortStartScheduler+0x13c>)
 8009b6e:	681b      	ldr	r3, [r3, #0]
 8009b70:	4a16      	ldr	r2, [pc, #88]	@ (8009bcc <xPortStartScheduler+0x13c>)
 8009b72:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8009b76:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009b78:	4b14      	ldr	r3, [pc, #80]	@ (8009bcc <xPortStartScheduler+0x13c>)
 8009b7a:	681b      	ldr	r3, [r3, #0]
 8009b7c:	4a13      	ldr	r2, [pc, #76]	@ (8009bcc <xPortStartScheduler+0x13c>)
 8009b7e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8009b82:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009b84:	f000 f8da 	bl	8009d3c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009b88:	4b11      	ldr	r3, [pc, #68]	@ (8009bd0 <xPortStartScheduler+0x140>)
 8009b8a:	2200      	movs	r2, #0
 8009b8c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8009b8e:	f000 f8f9 	bl	8009d84 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8009b92:	4b10      	ldr	r3, [pc, #64]	@ (8009bd4 <xPortStartScheduler+0x144>)
 8009b94:	681b      	ldr	r3, [r3, #0]
 8009b96:	4a0f      	ldr	r2, [pc, #60]	@ (8009bd4 <xPortStartScheduler+0x144>)
 8009b98:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8009b9c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8009b9e:	f7ff ff63 	bl	8009a68 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009ba2:	f7fe fe45 	bl	8008830 <vTaskSwitchContext>
	prvTaskExitError();
 8009ba6:	f7ff ff17 	bl	80099d8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8009baa:	2300      	movs	r3, #0
}
 8009bac:	4618      	mov	r0, r3
 8009bae:	3718      	adds	r7, #24
 8009bb0:	46bd      	mov	sp, r7
 8009bb2:	bd80      	pop	{r7, pc}
 8009bb4:	e000ed00 	.word	0xe000ed00
 8009bb8:	410fc271 	.word	0x410fc271
 8009bbc:	410fc270 	.word	0x410fc270
 8009bc0:	e000e400 	.word	0xe000e400
 8009bc4:	20001124 	.word	0x20001124
 8009bc8:	20001128 	.word	0x20001128
 8009bcc:	e000ed20 	.word	0xe000ed20
 8009bd0:	200000c4 	.word	0x200000c4
 8009bd4:	e000ef34 	.word	0xe000ef34

08009bd8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009bd8:	b480      	push	{r7}
 8009bda:	b083      	sub	sp, #12
 8009bdc:	af00      	add	r7, sp, #0
	__asm volatile
 8009bde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009be2:	f383 8811 	msr	BASEPRI, r3
 8009be6:	f3bf 8f6f 	isb	sy
 8009bea:	f3bf 8f4f 	dsb	sy
 8009bee:	607b      	str	r3, [r7, #4]
}
 8009bf0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8009bf2:	4b10      	ldr	r3, [pc, #64]	@ (8009c34 <vPortEnterCritical+0x5c>)
 8009bf4:	681b      	ldr	r3, [r3, #0]
 8009bf6:	3301      	adds	r3, #1
 8009bf8:	4a0e      	ldr	r2, [pc, #56]	@ (8009c34 <vPortEnterCritical+0x5c>)
 8009bfa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8009bfc:	4b0d      	ldr	r3, [pc, #52]	@ (8009c34 <vPortEnterCritical+0x5c>)
 8009bfe:	681b      	ldr	r3, [r3, #0]
 8009c00:	2b01      	cmp	r3, #1
 8009c02:	d110      	bne.n	8009c26 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009c04:	4b0c      	ldr	r3, [pc, #48]	@ (8009c38 <vPortEnterCritical+0x60>)
 8009c06:	681b      	ldr	r3, [r3, #0]
 8009c08:	b2db      	uxtb	r3, r3
 8009c0a:	2b00      	cmp	r3, #0
 8009c0c:	d00b      	beq.n	8009c26 <vPortEnterCritical+0x4e>
	__asm volatile
 8009c0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c12:	f383 8811 	msr	BASEPRI, r3
 8009c16:	f3bf 8f6f 	isb	sy
 8009c1a:	f3bf 8f4f 	dsb	sy
 8009c1e:	603b      	str	r3, [r7, #0]
}
 8009c20:	bf00      	nop
 8009c22:	bf00      	nop
 8009c24:	e7fd      	b.n	8009c22 <vPortEnterCritical+0x4a>
	}
}
 8009c26:	bf00      	nop
 8009c28:	370c      	adds	r7, #12
 8009c2a:	46bd      	mov	sp, r7
 8009c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c30:	4770      	bx	lr
 8009c32:	bf00      	nop
 8009c34:	200000c4 	.word	0x200000c4
 8009c38:	e000ed04 	.word	0xe000ed04

08009c3c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8009c3c:	b480      	push	{r7}
 8009c3e:	b083      	sub	sp, #12
 8009c40:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8009c42:	4b12      	ldr	r3, [pc, #72]	@ (8009c8c <vPortExitCritical+0x50>)
 8009c44:	681b      	ldr	r3, [r3, #0]
 8009c46:	2b00      	cmp	r3, #0
 8009c48:	d10b      	bne.n	8009c62 <vPortExitCritical+0x26>
	__asm volatile
 8009c4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c4e:	f383 8811 	msr	BASEPRI, r3
 8009c52:	f3bf 8f6f 	isb	sy
 8009c56:	f3bf 8f4f 	dsb	sy
 8009c5a:	607b      	str	r3, [r7, #4]
}
 8009c5c:	bf00      	nop
 8009c5e:	bf00      	nop
 8009c60:	e7fd      	b.n	8009c5e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8009c62:	4b0a      	ldr	r3, [pc, #40]	@ (8009c8c <vPortExitCritical+0x50>)
 8009c64:	681b      	ldr	r3, [r3, #0]
 8009c66:	3b01      	subs	r3, #1
 8009c68:	4a08      	ldr	r2, [pc, #32]	@ (8009c8c <vPortExitCritical+0x50>)
 8009c6a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8009c6c:	4b07      	ldr	r3, [pc, #28]	@ (8009c8c <vPortExitCritical+0x50>)
 8009c6e:	681b      	ldr	r3, [r3, #0]
 8009c70:	2b00      	cmp	r3, #0
 8009c72:	d105      	bne.n	8009c80 <vPortExitCritical+0x44>
 8009c74:	2300      	movs	r3, #0
 8009c76:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009c78:	683b      	ldr	r3, [r7, #0]
 8009c7a:	f383 8811 	msr	BASEPRI, r3
}
 8009c7e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8009c80:	bf00      	nop
 8009c82:	370c      	adds	r7, #12
 8009c84:	46bd      	mov	sp, r7
 8009c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c8a:	4770      	bx	lr
 8009c8c:	200000c4 	.word	0x200000c4

08009c90 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009c90:	f3ef 8009 	mrs	r0, PSP
 8009c94:	f3bf 8f6f 	isb	sy
 8009c98:	4b15      	ldr	r3, [pc, #84]	@ (8009cf0 <pxCurrentTCBConst>)
 8009c9a:	681a      	ldr	r2, [r3, #0]
 8009c9c:	f01e 0f10 	tst.w	lr, #16
 8009ca0:	bf08      	it	eq
 8009ca2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009ca6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009caa:	6010      	str	r0, [r2, #0]
 8009cac:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009cb0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8009cb4:	f380 8811 	msr	BASEPRI, r0
 8009cb8:	f3bf 8f4f 	dsb	sy
 8009cbc:	f3bf 8f6f 	isb	sy
 8009cc0:	f7fe fdb6 	bl	8008830 <vTaskSwitchContext>
 8009cc4:	f04f 0000 	mov.w	r0, #0
 8009cc8:	f380 8811 	msr	BASEPRI, r0
 8009ccc:	bc09      	pop	{r0, r3}
 8009cce:	6819      	ldr	r1, [r3, #0]
 8009cd0:	6808      	ldr	r0, [r1, #0]
 8009cd2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009cd6:	f01e 0f10 	tst.w	lr, #16
 8009cda:	bf08      	it	eq
 8009cdc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8009ce0:	f380 8809 	msr	PSP, r0
 8009ce4:	f3bf 8f6f 	isb	sy
 8009ce8:	4770      	bx	lr
 8009cea:	bf00      	nop
 8009cec:	f3af 8000 	nop.w

08009cf0 <pxCurrentTCBConst>:
 8009cf0:	20000af8 	.word	0x20000af8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009cf4:	bf00      	nop
 8009cf6:	bf00      	nop

08009cf8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009cf8:	b580      	push	{r7, lr}
 8009cfa:	b082      	sub	sp, #8
 8009cfc:	af00      	add	r7, sp, #0
	__asm volatile
 8009cfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d02:	f383 8811 	msr	BASEPRI, r3
 8009d06:	f3bf 8f6f 	isb	sy
 8009d0a:	f3bf 8f4f 	dsb	sy
 8009d0e:	607b      	str	r3, [r7, #4]
}
 8009d10:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009d12:	f7fe fcd3 	bl	80086bc <xTaskIncrementTick>
 8009d16:	4603      	mov	r3, r0
 8009d18:	2b00      	cmp	r3, #0
 8009d1a:	d003      	beq.n	8009d24 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8009d1c:	4b06      	ldr	r3, [pc, #24]	@ (8009d38 <xPortSysTickHandler+0x40>)
 8009d1e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009d22:	601a      	str	r2, [r3, #0]
 8009d24:	2300      	movs	r3, #0
 8009d26:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009d28:	683b      	ldr	r3, [r7, #0]
 8009d2a:	f383 8811 	msr	BASEPRI, r3
}
 8009d2e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8009d30:	bf00      	nop
 8009d32:	3708      	adds	r7, #8
 8009d34:	46bd      	mov	sp, r7
 8009d36:	bd80      	pop	{r7, pc}
 8009d38:	e000ed04 	.word	0xe000ed04

08009d3c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8009d3c:	b480      	push	{r7}
 8009d3e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009d40:	4b0b      	ldr	r3, [pc, #44]	@ (8009d70 <vPortSetupTimerInterrupt+0x34>)
 8009d42:	2200      	movs	r2, #0
 8009d44:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009d46:	4b0b      	ldr	r3, [pc, #44]	@ (8009d74 <vPortSetupTimerInterrupt+0x38>)
 8009d48:	2200      	movs	r2, #0
 8009d4a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8009d4c:	4b0a      	ldr	r3, [pc, #40]	@ (8009d78 <vPortSetupTimerInterrupt+0x3c>)
 8009d4e:	681b      	ldr	r3, [r3, #0]
 8009d50:	4a0a      	ldr	r2, [pc, #40]	@ (8009d7c <vPortSetupTimerInterrupt+0x40>)
 8009d52:	fba2 2303 	umull	r2, r3, r2, r3
 8009d56:	099b      	lsrs	r3, r3, #6
 8009d58:	4a09      	ldr	r2, [pc, #36]	@ (8009d80 <vPortSetupTimerInterrupt+0x44>)
 8009d5a:	3b01      	subs	r3, #1
 8009d5c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8009d5e:	4b04      	ldr	r3, [pc, #16]	@ (8009d70 <vPortSetupTimerInterrupt+0x34>)
 8009d60:	2207      	movs	r2, #7
 8009d62:	601a      	str	r2, [r3, #0]
}
 8009d64:	bf00      	nop
 8009d66:	46bd      	mov	sp, r7
 8009d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d6c:	4770      	bx	lr
 8009d6e:	bf00      	nop
 8009d70:	e000e010 	.word	0xe000e010
 8009d74:	e000e018 	.word	0xe000e018
 8009d78:	200000b0 	.word	0x200000b0
 8009d7c:	10624dd3 	.word	0x10624dd3
 8009d80:	e000e014 	.word	0xe000e014

08009d84 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009d84:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8009d94 <vPortEnableVFP+0x10>
 8009d88:	6801      	ldr	r1, [r0, #0]
 8009d8a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8009d8e:	6001      	str	r1, [r0, #0]
 8009d90:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009d92:	bf00      	nop
 8009d94:	e000ed88 	.word	0xe000ed88

08009d98 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8009d98:	b480      	push	{r7}
 8009d9a:	b085      	sub	sp, #20
 8009d9c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8009d9e:	f3ef 8305 	mrs	r3, IPSR
 8009da2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8009da4:	68fb      	ldr	r3, [r7, #12]
 8009da6:	2b0f      	cmp	r3, #15
 8009da8:	d915      	bls.n	8009dd6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8009daa:	4a18      	ldr	r2, [pc, #96]	@ (8009e0c <vPortValidateInterruptPriority+0x74>)
 8009dac:	68fb      	ldr	r3, [r7, #12]
 8009dae:	4413      	add	r3, r2
 8009db0:	781b      	ldrb	r3, [r3, #0]
 8009db2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8009db4:	4b16      	ldr	r3, [pc, #88]	@ (8009e10 <vPortValidateInterruptPriority+0x78>)
 8009db6:	781b      	ldrb	r3, [r3, #0]
 8009db8:	7afa      	ldrb	r2, [r7, #11]
 8009dba:	429a      	cmp	r2, r3
 8009dbc:	d20b      	bcs.n	8009dd6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8009dbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009dc2:	f383 8811 	msr	BASEPRI, r3
 8009dc6:	f3bf 8f6f 	isb	sy
 8009dca:	f3bf 8f4f 	dsb	sy
 8009dce:	607b      	str	r3, [r7, #4]
}
 8009dd0:	bf00      	nop
 8009dd2:	bf00      	nop
 8009dd4:	e7fd      	b.n	8009dd2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8009dd6:	4b0f      	ldr	r3, [pc, #60]	@ (8009e14 <vPortValidateInterruptPriority+0x7c>)
 8009dd8:	681b      	ldr	r3, [r3, #0]
 8009dda:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8009dde:	4b0e      	ldr	r3, [pc, #56]	@ (8009e18 <vPortValidateInterruptPriority+0x80>)
 8009de0:	681b      	ldr	r3, [r3, #0]
 8009de2:	429a      	cmp	r2, r3
 8009de4:	d90b      	bls.n	8009dfe <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8009de6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009dea:	f383 8811 	msr	BASEPRI, r3
 8009dee:	f3bf 8f6f 	isb	sy
 8009df2:	f3bf 8f4f 	dsb	sy
 8009df6:	603b      	str	r3, [r7, #0]
}
 8009df8:	bf00      	nop
 8009dfa:	bf00      	nop
 8009dfc:	e7fd      	b.n	8009dfa <vPortValidateInterruptPriority+0x62>
	}
 8009dfe:	bf00      	nop
 8009e00:	3714      	adds	r7, #20
 8009e02:	46bd      	mov	sp, r7
 8009e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e08:	4770      	bx	lr
 8009e0a:	bf00      	nop
 8009e0c:	e000e3f0 	.word	0xe000e3f0
 8009e10:	20001124 	.word	0x20001124
 8009e14:	e000ed0c 	.word	0xe000ed0c
 8009e18:	20001128 	.word	0x20001128

08009e1c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8009e1c:	b580      	push	{r7, lr}
 8009e1e:	b08a      	sub	sp, #40	@ 0x28
 8009e20:	af00      	add	r7, sp, #0
 8009e22:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009e24:	2300      	movs	r3, #0
 8009e26:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009e28:	f7fe fb8c 	bl	8008544 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8009e2c:	4b5c      	ldr	r3, [pc, #368]	@ (8009fa0 <pvPortMalloc+0x184>)
 8009e2e:	681b      	ldr	r3, [r3, #0]
 8009e30:	2b00      	cmp	r3, #0
 8009e32:	d101      	bne.n	8009e38 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009e34:	f000 f924 	bl	800a080 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009e38:	4b5a      	ldr	r3, [pc, #360]	@ (8009fa4 <pvPortMalloc+0x188>)
 8009e3a:	681a      	ldr	r2, [r3, #0]
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	4013      	ands	r3, r2
 8009e40:	2b00      	cmp	r3, #0
 8009e42:	f040 8095 	bne.w	8009f70 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	2b00      	cmp	r3, #0
 8009e4a:	d01e      	beq.n	8009e8a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8009e4c:	2208      	movs	r2, #8
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	4413      	add	r3, r2
 8009e52:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	f003 0307 	and.w	r3, r3, #7
 8009e5a:	2b00      	cmp	r3, #0
 8009e5c:	d015      	beq.n	8009e8a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	f023 0307 	bic.w	r3, r3, #7
 8009e64:	3308      	adds	r3, #8
 8009e66:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	f003 0307 	and.w	r3, r3, #7
 8009e6e:	2b00      	cmp	r3, #0
 8009e70:	d00b      	beq.n	8009e8a <pvPortMalloc+0x6e>
	__asm volatile
 8009e72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e76:	f383 8811 	msr	BASEPRI, r3
 8009e7a:	f3bf 8f6f 	isb	sy
 8009e7e:	f3bf 8f4f 	dsb	sy
 8009e82:	617b      	str	r3, [r7, #20]
}
 8009e84:	bf00      	nop
 8009e86:	bf00      	nop
 8009e88:	e7fd      	b.n	8009e86 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	2b00      	cmp	r3, #0
 8009e8e:	d06f      	beq.n	8009f70 <pvPortMalloc+0x154>
 8009e90:	4b45      	ldr	r3, [pc, #276]	@ (8009fa8 <pvPortMalloc+0x18c>)
 8009e92:	681b      	ldr	r3, [r3, #0]
 8009e94:	687a      	ldr	r2, [r7, #4]
 8009e96:	429a      	cmp	r2, r3
 8009e98:	d86a      	bhi.n	8009f70 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8009e9a:	4b44      	ldr	r3, [pc, #272]	@ (8009fac <pvPortMalloc+0x190>)
 8009e9c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8009e9e:	4b43      	ldr	r3, [pc, #268]	@ (8009fac <pvPortMalloc+0x190>)
 8009ea0:	681b      	ldr	r3, [r3, #0]
 8009ea2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009ea4:	e004      	b.n	8009eb0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8009ea6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ea8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8009eaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009eac:	681b      	ldr	r3, [r3, #0]
 8009eae:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009eb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009eb2:	685b      	ldr	r3, [r3, #4]
 8009eb4:	687a      	ldr	r2, [r7, #4]
 8009eb6:	429a      	cmp	r2, r3
 8009eb8:	d903      	bls.n	8009ec2 <pvPortMalloc+0xa6>
 8009eba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ebc:	681b      	ldr	r3, [r3, #0]
 8009ebe:	2b00      	cmp	r3, #0
 8009ec0:	d1f1      	bne.n	8009ea6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8009ec2:	4b37      	ldr	r3, [pc, #220]	@ (8009fa0 <pvPortMalloc+0x184>)
 8009ec4:	681b      	ldr	r3, [r3, #0]
 8009ec6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009ec8:	429a      	cmp	r2, r3
 8009eca:	d051      	beq.n	8009f70 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8009ecc:	6a3b      	ldr	r3, [r7, #32]
 8009ece:	681b      	ldr	r3, [r3, #0]
 8009ed0:	2208      	movs	r2, #8
 8009ed2:	4413      	add	r3, r2
 8009ed4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009ed6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ed8:	681a      	ldr	r2, [r3, #0]
 8009eda:	6a3b      	ldr	r3, [r7, #32]
 8009edc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8009ede:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ee0:	685a      	ldr	r2, [r3, #4]
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	1ad2      	subs	r2, r2, r3
 8009ee6:	2308      	movs	r3, #8
 8009ee8:	005b      	lsls	r3, r3, #1
 8009eea:	429a      	cmp	r2, r3
 8009eec:	d920      	bls.n	8009f30 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8009eee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	4413      	add	r3, r2
 8009ef4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009ef6:	69bb      	ldr	r3, [r7, #24]
 8009ef8:	f003 0307 	and.w	r3, r3, #7
 8009efc:	2b00      	cmp	r3, #0
 8009efe:	d00b      	beq.n	8009f18 <pvPortMalloc+0xfc>
	__asm volatile
 8009f00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f04:	f383 8811 	msr	BASEPRI, r3
 8009f08:	f3bf 8f6f 	isb	sy
 8009f0c:	f3bf 8f4f 	dsb	sy
 8009f10:	613b      	str	r3, [r7, #16]
}
 8009f12:	bf00      	nop
 8009f14:	bf00      	nop
 8009f16:	e7fd      	b.n	8009f14 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009f18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f1a:	685a      	ldr	r2, [r3, #4]
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	1ad2      	subs	r2, r2, r3
 8009f20:	69bb      	ldr	r3, [r7, #24]
 8009f22:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009f24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f26:	687a      	ldr	r2, [r7, #4]
 8009f28:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8009f2a:	69b8      	ldr	r0, [r7, #24]
 8009f2c:	f000 f90a 	bl	800a144 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009f30:	4b1d      	ldr	r3, [pc, #116]	@ (8009fa8 <pvPortMalloc+0x18c>)
 8009f32:	681a      	ldr	r2, [r3, #0]
 8009f34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f36:	685b      	ldr	r3, [r3, #4]
 8009f38:	1ad3      	subs	r3, r2, r3
 8009f3a:	4a1b      	ldr	r2, [pc, #108]	@ (8009fa8 <pvPortMalloc+0x18c>)
 8009f3c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009f3e:	4b1a      	ldr	r3, [pc, #104]	@ (8009fa8 <pvPortMalloc+0x18c>)
 8009f40:	681a      	ldr	r2, [r3, #0]
 8009f42:	4b1b      	ldr	r3, [pc, #108]	@ (8009fb0 <pvPortMalloc+0x194>)
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	429a      	cmp	r2, r3
 8009f48:	d203      	bcs.n	8009f52 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009f4a:	4b17      	ldr	r3, [pc, #92]	@ (8009fa8 <pvPortMalloc+0x18c>)
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	4a18      	ldr	r2, [pc, #96]	@ (8009fb0 <pvPortMalloc+0x194>)
 8009f50:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8009f52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f54:	685a      	ldr	r2, [r3, #4]
 8009f56:	4b13      	ldr	r3, [pc, #76]	@ (8009fa4 <pvPortMalloc+0x188>)
 8009f58:	681b      	ldr	r3, [r3, #0]
 8009f5a:	431a      	orrs	r2, r3
 8009f5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f5e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009f60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f62:	2200      	movs	r2, #0
 8009f64:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8009f66:	4b13      	ldr	r3, [pc, #76]	@ (8009fb4 <pvPortMalloc+0x198>)
 8009f68:	681b      	ldr	r3, [r3, #0]
 8009f6a:	3301      	adds	r3, #1
 8009f6c:	4a11      	ldr	r2, [pc, #68]	@ (8009fb4 <pvPortMalloc+0x198>)
 8009f6e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009f70:	f7fe faf6 	bl	8008560 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009f74:	69fb      	ldr	r3, [r7, #28]
 8009f76:	f003 0307 	and.w	r3, r3, #7
 8009f7a:	2b00      	cmp	r3, #0
 8009f7c:	d00b      	beq.n	8009f96 <pvPortMalloc+0x17a>
	__asm volatile
 8009f7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f82:	f383 8811 	msr	BASEPRI, r3
 8009f86:	f3bf 8f6f 	isb	sy
 8009f8a:	f3bf 8f4f 	dsb	sy
 8009f8e:	60fb      	str	r3, [r7, #12]
}
 8009f90:	bf00      	nop
 8009f92:	bf00      	nop
 8009f94:	e7fd      	b.n	8009f92 <pvPortMalloc+0x176>
	return pvReturn;
 8009f96:	69fb      	ldr	r3, [r7, #28]
}
 8009f98:	4618      	mov	r0, r3
 8009f9a:	3728      	adds	r7, #40	@ 0x28
 8009f9c:	46bd      	mov	sp, r7
 8009f9e:	bd80      	pop	{r7, pc}
 8009fa0:	20001cec 	.word	0x20001cec
 8009fa4:	20001d00 	.word	0x20001d00
 8009fa8:	20001cf0 	.word	0x20001cf0
 8009fac:	20001ce4 	.word	0x20001ce4
 8009fb0:	20001cf4 	.word	0x20001cf4
 8009fb4:	20001cf8 	.word	0x20001cf8

08009fb8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009fb8:	b580      	push	{r7, lr}
 8009fba:	b086      	sub	sp, #24
 8009fbc:	af00      	add	r7, sp, #0
 8009fbe:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	2b00      	cmp	r3, #0
 8009fc8:	d04f      	beq.n	800a06a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8009fca:	2308      	movs	r3, #8
 8009fcc:	425b      	negs	r3, r3
 8009fce:	697a      	ldr	r2, [r7, #20]
 8009fd0:	4413      	add	r3, r2
 8009fd2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009fd4:	697b      	ldr	r3, [r7, #20]
 8009fd6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009fd8:	693b      	ldr	r3, [r7, #16]
 8009fda:	685a      	ldr	r2, [r3, #4]
 8009fdc:	4b25      	ldr	r3, [pc, #148]	@ (800a074 <vPortFree+0xbc>)
 8009fde:	681b      	ldr	r3, [r3, #0]
 8009fe0:	4013      	ands	r3, r2
 8009fe2:	2b00      	cmp	r3, #0
 8009fe4:	d10b      	bne.n	8009ffe <vPortFree+0x46>
	__asm volatile
 8009fe6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009fea:	f383 8811 	msr	BASEPRI, r3
 8009fee:	f3bf 8f6f 	isb	sy
 8009ff2:	f3bf 8f4f 	dsb	sy
 8009ff6:	60fb      	str	r3, [r7, #12]
}
 8009ff8:	bf00      	nop
 8009ffa:	bf00      	nop
 8009ffc:	e7fd      	b.n	8009ffa <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8009ffe:	693b      	ldr	r3, [r7, #16]
 800a000:	681b      	ldr	r3, [r3, #0]
 800a002:	2b00      	cmp	r3, #0
 800a004:	d00b      	beq.n	800a01e <vPortFree+0x66>
	__asm volatile
 800a006:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a00a:	f383 8811 	msr	BASEPRI, r3
 800a00e:	f3bf 8f6f 	isb	sy
 800a012:	f3bf 8f4f 	dsb	sy
 800a016:	60bb      	str	r3, [r7, #8]
}
 800a018:	bf00      	nop
 800a01a:	bf00      	nop
 800a01c:	e7fd      	b.n	800a01a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a01e:	693b      	ldr	r3, [r7, #16]
 800a020:	685a      	ldr	r2, [r3, #4]
 800a022:	4b14      	ldr	r3, [pc, #80]	@ (800a074 <vPortFree+0xbc>)
 800a024:	681b      	ldr	r3, [r3, #0]
 800a026:	4013      	ands	r3, r2
 800a028:	2b00      	cmp	r3, #0
 800a02a:	d01e      	beq.n	800a06a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a02c:	693b      	ldr	r3, [r7, #16]
 800a02e:	681b      	ldr	r3, [r3, #0]
 800a030:	2b00      	cmp	r3, #0
 800a032:	d11a      	bne.n	800a06a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a034:	693b      	ldr	r3, [r7, #16]
 800a036:	685a      	ldr	r2, [r3, #4]
 800a038:	4b0e      	ldr	r3, [pc, #56]	@ (800a074 <vPortFree+0xbc>)
 800a03a:	681b      	ldr	r3, [r3, #0]
 800a03c:	43db      	mvns	r3, r3
 800a03e:	401a      	ands	r2, r3
 800a040:	693b      	ldr	r3, [r7, #16]
 800a042:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a044:	f7fe fa7e 	bl	8008544 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a048:	693b      	ldr	r3, [r7, #16]
 800a04a:	685a      	ldr	r2, [r3, #4]
 800a04c:	4b0a      	ldr	r3, [pc, #40]	@ (800a078 <vPortFree+0xc0>)
 800a04e:	681b      	ldr	r3, [r3, #0]
 800a050:	4413      	add	r3, r2
 800a052:	4a09      	ldr	r2, [pc, #36]	@ (800a078 <vPortFree+0xc0>)
 800a054:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a056:	6938      	ldr	r0, [r7, #16]
 800a058:	f000 f874 	bl	800a144 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800a05c:	4b07      	ldr	r3, [pc, #28]	@ (800a07c <vPortFree+0xc4>)
 800a05e:	681b      	ldr	r3, [r3, #0]
 800a060:	3301      	adds	r3, #1
 800a062:	4a06      	ldr	r2, [pc, #24]	@ (800a07c <vPortFree+0xc4>)
 800a064:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800a066:	f7fe fa7b 	bl	8008560 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a06a:	bf00      	nop
 800a06c:	3718      	adds	r7, #24
 800a06e:	46bd      	mov	sp, r7
 800a070:	bd80      	pop	{r7, pc}
 800a072:	bf00      	nop
 800a074:	20001d00 	.word	0x20001d00
 800a078:	20001cf0 	.word	0x20001cf0
 800a07c:	20001cfc 	.word	0x20001cfc

0800a080 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a080:	b480      	push	{r7}
 800a082:	b085      	sub	sp, #20
 800a084:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a086:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 800a08a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a08c:	4b27      	ldr	r3, [pc, #156]	@ (800a12c <prvHeapInit+0xac>)
 800a08e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a090:	68fb      	ldr	r3, [r7, #12]
 800a092:	f003 0307 	and.w	r3, r3, #7
 800a096:	2b00      	cmp	r3, #0
 800a098:	d00c      	beq.n	800a0b4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a09a:	68fb      	ldr	r3, [r7, #12]
 800a09c:	3307      	adds	r3, #7
 800a09e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a0a0:	68fb      	ldr	r3, [r7, #12]
 800a0a2:	f023 0307 	bic.w	r3, r3, #7
 800a0a6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a0a8:	68ba      	ldr	r2, [r7, #8]
 800a0aa:	68fb      	ldr	r3, [r7, #12]
 800a0ac:	1ad3      	subs	r3, r2, r3
 800a0ae:	4a1f      	ldr	r2, [pc, #124]	@ (800a12c <prvHeapInit+0xac>)
 800a0b0:	4413      	add	r3, r2
 800a0b2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a0b4:	68fb      	ldr	r3, [r7, #12]
 800a0b6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a0b8:	4a1d      	ldr	r2, [pc, #116]	@ (800a130 <prvHeapInit+0xb0>)
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a0be:	4b1c      	ldr	r3, [pc, #112]	@ (800a130 <prvHeapInit+0xb0>)
 800a0c0:	2200      	movs	r2, #0
 800a0c2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	68ba      	ldr	r2, [r7, #8]
 800a0c8:	4413      	add	r3, r2
 800a0ca:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a0cc:	2208      	movs	r2, #8
 800a0ce:	68fb      	ldr	r3, [r7, #12]
 800a0d0:	1a9b      	subs	r3, r3, r2
 800a0d2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a0d4:	68fb      	ldr	r3, [r7, #12]
 800a0d6:	f023 0307 	bic.w	r3, r3, #7
 800a0da:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a0dc:	68fb      	ldr	r3, [r7, #12]
 800a0de:	4a15      	ldr	r2, [pc, #84]	@ (800a134 <prvHeapInit+0xb4>)
 800a0e0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800a0e2:	4b14      	ldr	r3, [pc, #80]	@ (800a134 <prvHeapInit+0xb4>)
 800a0e4:	681b      	ldr	r3, [r3, #0]
 800a0e6:	2200      	movs	r2, #0
 800a0e8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a0ea:	4b12      	ldr	r3, [pc, #72]	@ (800a134 <prvHeapInit+0xb4>)
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	2200      	movs	r2, #0
 800a0f0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a0f6:	683b      	ldr	r3, [r7, #0]
 800a0f8:	68fa      	ldr	r2, [r7, #12]
 800a0fa:	1ad2      	subs	r2, r2, r3
 800a0fc:	683b      	ldr	r3, [r7, #0]
 800a0fe:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a100:	4b0c      	ldr	r3, [pc, #48]	@ (800a134 <prvHeapInit+0xb4>)
 800a102:	681a      	ldr	r2, [r3, #0]
 800a104:	683b      	ldr	r3, [r7, #0]
 800a106:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a108:	683b      	ldr	r3, [r7, #0]
 800a10a:	685b      	ldr	r3, [r3, #4]
 800a10c:	4a0a      	ldr	r2, [pc, #40]	@ (800a138 <prvHeapInit+0xb8>)
 800a10e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a110:	683b      	ldr	r3, [r7, #0]
 800a112:	685b      	ldr	r3, [r3, #4]
 800a114:	4a09      	ldr	r2, [pc, #36]	@ (800a13c <prvHeapInit+0xbc>)
 800a116:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a118:	4b09      	ldr	r3, [pc, #36]	@ (800a140 <prvHeapInit+0xc0>)
 800a11a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800a11e:	601a      	str	r2, [r3, #0]
}
 800a120:	bf00      	nop
 800a122:	3714      	adds	r7, #20
 800a124:	46bd      	mov	sp, r7
 800a126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a12a:	4770      	bx	lr
 800a12c:	2000112c 	.word	0x2000112c
 800a130:	20001ce4 	.word	0x20001ce4
 800a134:	20001cec 	.word	0x20001cec
 800a138:	20001cf4 	.word	0x20001cf4
 800a13c:	20001cf0 	.word	0x20001cf0
 800a140:	20001d00 	.word	0x20001d00

0800a144 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a144:	b480      	push	{r7}
 800a146:	b085      	sub	sp, #20
 800a148:	af00      	add	r7, sp, #0
 800a14a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a14c:	4b28      	ldr	r3, [pc, #160]	@ (800a1f0 <prvInsertBlockIntoFreeList+0xac>)
 800a14e:	60fb      	str	r3, [r7, #12]
 800a150:	e002      	b.n	800a158 <prvInsertBlockIntoFreeList+0x14>
 800a152:	68fb      	ldr	r3, [r7, #12]
 800a154:	681b      	ldr	r3, [r3, #0]
 800a156:	60fb      	str	r3, [r7, #12]
 800a158:	68fb      	ldr	r3, [r7, #12]
 800a15a:	681b      	ldr	r3, [r3, #0]
 800a15c:	687a      	ldr	r2, [r7, #4]
 800a15e:	429a      	cmp	r2, r3
 800a160:	d8f7      	bhi.n	800a152 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800a162:	68fb      	ldr	r3, [r7, #12]
 800a164:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a166:	68fb      	ldr	r3, [r7, #12]
 800a168:	685b      	ldr	r3, [r3, #4]
 800a16a:	68ba      	ldr	r2, [r7, #8]
 800a16c:	4413      	add	r3, r2
 800a16e:	687a      	ldr	r2, [r7, #4]
 800a170:	429a      	cmp	r2, r3
 800a172:	d108      	bne.n	800a186 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	685a      	ldr	r2, [r3, #4]
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	685b      	ldr	r3, [r3, #4]
 800a17c:	441a      	add	r2, r3
 800a17e:	68fb      	ldr	r3, [r7, #12]
 800a180:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800a182:	68fb      	ldr	r3, [r7, #12]
 800a184:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	685b      	ldr	r3, [r3, #4]
 800a18e:	68ba      	ldr	r2, [r7, #8]
 800a190:	441a      	add	r2, r3
 800a192:	68fb      	ldr	r3, [r7, #12]
 800a194:	681b      	ldr	r3, [r3, #0]
 800a196:	429a      	cmp	r2, r3
 800a198:	d118      	bne.n	800a1cc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a19a:	68fb      	ldr	r3, [r7, #12]
 800a19c:	681a      	ldr	r2, [r3, #0]
 800a19e:	4b15      	ldr	r3, [pc, #84]	@ (800a1f4 <prvInsertBlockIntoFreeList+0xb0>)
 800a1a0:	681b      	ldr	r3, [r3, #0]
 800a1a2:	429a      	cmp	r2, r3
 800a1a4:	d00d      	beq.n	800a1c2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	685a      	ldr	r2, [r3, #4]
 800a1aa:	68fb      	ldr	r3, [r7, #12]
 800a1ac:	681b      	ldr	r3, [r3, #0]
 800a1ae:	685b      	ldr	r3, [r3, #4]
 800a1b0:	441a      	add	r2, r3
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a1b6:	68fb      	ldr	r3, [r7, #12]
 800a1b8:	681b      	ldr	r3, [r3, #0]
 800a1ba:	681a      	ldr	r2, [r3, #0]
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	601a      	str	r2, [r3, #0]
 800a1c0:	e008      	b.n	800a1d4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a1c2:	4b0c      	ldr	r3, [pc, #48]	@ (800a1f4 <prvInsertBlockIntoFreeList+0xb0>)
 800a1c4:	681a      	ldr	r2, [r3, #0]
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	601a      	str	r2, [r3, #0]
 800a1ca:	e003      	b.n	800a1d4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a1cc:	68fb      	ldr	r3, [r7, #12]
 800a1ce:	681a      	ldr	r2, [r3, #0]
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a1d4:	68fa      	ldr	r2, [r7, #12]
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	429a      	cmp	r2, r3
 800a1da:	d002      	beq.n	800a1e2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a1dc:	68fb      	ldr	r3, [r7, #12]
 800a1de:	687a      	ldr	r2, [r7, #4]
 800a1e0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a1e2:	bf00      	nop
 800a1e4:	3714      	adds	r7, #20
 800a1e6:	46bd      	mov	sp, r7
 800a1e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1ec:	4770      	bx	lr
 800a1ee:	bf00      	nop
 800a1f0:	20001ce4 	.word	0x20001ce4
 800a1f4:	20001cec 	.word	0x20001cec

0800a1f8 <calloc>:
 800a1f8:	4b02      	ldr	r3, [pc, #8]	@ (800a204 <calloc+0xc>)
 800a1fa:	460a      	mov	r2, r1
 800a1fc:	4601      	mov	r1, r0
 800a1fe:	6818      	ldr	r0, [r3, #0]
 800a200:	f000 b802 	b.w	800a208 <_calloc_r>
 800a204:	200000d4 	.word	0x200000d4

0800a208 <_calloc_r>:
 800a208:	b570      	push	{r4, r5, r6, lr}
 800a20a:	fba1 5402 	umull	r5, r4, r1, r2
 800a20e:	b93c      	cbnz	r4, 800a220 <_calloc_r+0x18>
 800a210:	4629      	mov	r1, r5
 800a212:	f000 f837 	bl	800a284 <_malloc_r>
 800a216:	4606      	mov	r6, r0
 800a218:	b928      	cbnz	r0, 800a226 <_calloc_r+0x1e>
 800a21a:	2600      	movs	r6, #0
 800a21c:	4630      	mov	r0, r6
 800a21e:	bd70      	pop	{r4, r5, r6, pc}
 800a220:	220c      	movs	r2, #12
 800a222:	6002      	str	r2, [r0, #0]
 800a224:	e7f9      	b.n	800a21a <_calloc_r+0x12>
 800a226:	462a      	mov	r2, r5
 800a228:	4621      	mov	r1, r4
 800a22a:	f000 fa60 	bl	800a6ee <memset>
 800a22e:	e7f5      	b.n	800a21c <_calloc_r+0x14>

0800a230 <malloc>:
 800a230:	4b02      	ldr	r3, [pc, #8]	@ (800a23c <malloc+0xc>)
 800a232:	4601      	mov	r1, r0
 800a234:	6818      	ldr	r0, [r3, #0]
 800a236:	f000 b825 	b.w	800a284 <_malloc_r>
 800a23a:	bf00      	nop
 800a23c:	200000d4 	.word	0x200000d4

0800a240 <sbrk_aligned>:
 800a240:	b570      	push	{r4, r5, r6, lr}
 800a242:	4e0f      	ldr	r6, [pc, #60]	@ (800a280 <sbrk_aligned+0x40>)
 800a244:	460c      	mov	r4, r1
 800a246:	6831      	ldr	r1, [r6, #0]
 800a248:	4605      	mov	r5, r0
 800a24a:	b911      	cbnz	r1, 800a252 <sbrk_aligned+0x12>
 800a24c:	f000 fae8 	bl	800a820 <_sbrk_r>
 800a250:	6030      	str	r0, [r6, #0]
 800a252:	4621      	mov	r1, r4
 800a254:	4628      	mov	r0, r5
 800a256:	f000 fae3 	bl	800a820 <_sbrk_r>
 800a25a:	1c43      	adds	r3, r0, #1
 800a25c:	d103      	bne.n	800a266 <sbrk_aligned+0x26>
 800a25e:	f04f 34ff 	mov.w	r4, #4294967295
 800a262:	4620      	mov	r0, r4
 800a264:	bd70      	pop	{r4, r5, r6, pc}
 800a266:	1cc4      	adds	r4, r0, #3
 800a268:	f024 0403 	bic.w	r4, r4, #3
 800a26c:	42a0      	cmp	r0, r4
 800a26e:	d0f8      	beq.n	800a262 <sbrk_aligned+0x22>
 800a270:	1a21      	subs	r1, r4, r0
 800a272:	4628      	mov	r0, r5
 800a274:	f000 fad4 	bl	800a820 <_sbrk_r>
 800a278:	3001      	adds	r0, #1
 800a27a:	d1f2      	bne.n	800a262 <sbrk_aligned+0x22>
 800a27c:	e7ef      	b.n	800a25e <sbrk_aligned+0x1e>
 800a27e:	bf00      	nop
 800a280:	20001d04 	.word	0x20001d04

0800a284 <_malloc_r>:
 800a284:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a288:	1ccd      	adds	r5, r1, #3
 800a28a:	f025 0503 	bic.w	r5, r5, #3
 800a28e:	3508      	adds	r5, #8
 800a290:	2d0c      	cmp	r5, #12
 800a292:	bf38      	it	cc
 800a294:	250c      	movcc	r5, #12
 800a296:	2d00      	cmp	r5, #0
 800a298:	4606      	mov	r6, r0
 800a29a:	db01      	blt.n	800a2a0 <_malloc_r+0x1c>
 800a29c:	42a9      	cmp	r1, r5
 800a29e:	d904      	bls.n	800a2aa <_malloc_r+0x26>
 800a2a0:	230c      	movs	r3, #12
 800a2a2:	6033      	str	r3, [r6, #0]
 800a2a4:	2000      	movs	r0, #0
 800a2a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a2aa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a380 <_malloc_r+0xfc>
 800a2ae:	f000 f869 	bl	800a384 <__malloc_lock>
 800a2b2:	f8d8 3000 	ldr.w	r3, [r8]
 800a2b6:	461c      	mov	r4, r3
 800a2b8:	bb44      	cbnz	r4, 800a30c <_malloc_r+0x88>
 800a2ba:	4629      	mov	r1, r5
 800a2bc:	4630      	mov	r0, r6
 800a2be:	f7ff ffbf 	bl	800a240 <sbrk_aligned>
 800a2c2:	1c43      	adds	r3, r0, #1
 800a2c4:	4604      	mov	r4, r0
 800a2c6:	d158      	bne.n	800a37a <_malloc_r+0xf6>
 800a2c8:	f8d8 4000 	ldr.w	r4, [r8]
 800a2cc:	4627      	mov	r7, r4
 800a2ce:	2f00      	cmp	r7, #0
 800a2d0:	d143      	bne.n	800a35a <_malloc_r+0xd6>
 800a2d2:	2c00      	cmp	r4, #0
 800a2d4:	d04b      	beq.n	800a36e <_malloc_r+0xea>
 800a2d6:	6823      	ldr	r3, [r4, #0]
 800a2d8:	4639      	mov	r1, r7
 800a2da:	4630      	mov	r0, r6
 800a2dc:	eb04 0903 	add.w	r9, r4, r3
 800a2e0:	f000 fa9e 	bl	800a820 <_sbrk_r>
 800a2e4:	4581      	cmp	r9, r0
 800a2e6:	d142      	bne.n	800a36e <_malloc_r+0xea>
 800a2e8:	6821      	ldr	r1, [r4, #0]
 800a2ea:	1a6d      	subs	r5, r5, r1
 800a2ec:	4629      	mov	r1, r5
 800a2ee:	4630      	mov	r0, r6
 800a2f0:	f7ff ffa6 	bl	800a240 <sbrk_aligned>
 800a2f4:	3001      	adds	r0, #1
 800a2f6:	d03a      	beq.n	800a36e <_malloc_r+0xea>
 800a2f8:	6823      	ldr	r3, [r4, #0]
 800a2fa:	442b      	add	r3, r5
 800a2fc:	6023      	str	r3, [r4, #0]
 800a2fe:	f8d8 3000 	ldr.w	r3, [r8]
 800a302:	685a      	ldr	r2, [r3, #4]
 800a304:	bb62      	cbnz	r2, 800a360 <_malloc_r+0xdc>
 800a306:	f8c8 7000 	str.w	r7, [r8]
 800a30a:	e00f      	b.n	800a32c <_malloc_r+0xa8>
 800a30c:	6822      	ldr	r2, [r4, #0]
 800a30e:	1b52      	subs	r2, r2, r5
 800a310:	d420      	bmi.n	800a354 <_malloc_r+0xd0>
 800a312:	2a0b      	cmp	r2, #11
 800a314:	d917      	bls.n	800a346 <_malloc_r+0xc2>
 800a316:	1961      	adds	r1, r4, r5
 800a318:	42a3      	cmp	r3, r4
 800a31a:	6025      	str	r5, [r4, #0]
 800a31c:	bf18      	it	ne
 800a31e:	6059      	strne	r1, [r3, #4]
 800a320:	6863      	ldr	r3, [r4, #4]
 800a322:	bf08      	it	eq
 800a324:	f8c8 1000 	streq.w	r1, [r8]
 800a328:	5162      	str	r2, [r4, r5]
 800a32a:	604b      	str	r3, [r1, #4]
 800a32c:	4630      	mov	r0, r6
 800a32e:	f000 f82f 	bl	800a390 <__malloc_unlock>
 800a332:	f104 000b 	add.w	r0, r4, #11
 800a336:	1d23      	adds	r3, r4, #4
 800a338:	f020 0007 	bic.w	r0, r0, #7
 800a33c:	1ac2      	subs	r2, r0, r3
 800a33e:	bf1c      	itt	ne
 800a340:	1a1b      	subne	r3, r3, r0
 800a342:	50a3      	strne	r3, [r4, r2]
 800a344:	e7af      	b.n	800a2a6 <_malloc_r+0x22>
 800a346:	6862      	ldr	r2, [r4, #4]
 800a348:	42a3      	cmp	r3, r4
 800a34a:	bf0c      	ite	eq
 800a34c:	f8c8 2000 	streq.w	r2, [r8]
 800a350:	605a      	strne	r2, [r3, #4]
 800a352:	e7eb      	b.n	800a32c <_malloc_r+0xa8>
 800a354:	4623      	mov	r3, r4
 800a356:	6864      	ldr	r4, [r4, #4]
 800a358:	e7ae      	b.n	800a2b8 <_malloc_r+0x34>
 800a35a:	463c      	mov	r4, r7
 800a35c:	687f      	ldr	r7, [r7, #4]
 800a35e:	e7b6      	b.n	800a2ce <_malloc_r+0x4a>
 800a360:	461a      	mov	r2, r3
 800a362:	685b      	ldr	r3, [r3, #4]
 800a364:	42a3      	cmp	r3, r4
 800a366:	d1fb      	bne.n	800a360 <_malloc_r+0xdc>
 800a368:	2300      	movs	r3, #0
 800a36a:	6053      	str	r3, [r2, #4]
 800a36c:	e7de      	b.n	800a32c <_malloc_r+0xa8>
 800a36e:	230c      	movs	r3, #12
 800a370:	6033      	str	r3, [r6, #0]
 800a372:	4630      	mov	r0, r6
 800a374:	f000 f80c 	bl	800a390 <__malloc_unlock>
 800a378:	e794      	b.n	800a2a4 <_malloc_r+0x20>
 800a37a:	6005      	str	r5, [r0, #0]
 800a37c:	e7d6      	b.n	800a32c <_malloc_r+0xa8>
 800a37e:	bf00      	nop
 800a380:	20001d08 	.word	0x20001d08

0800a384 <__malloc_lock>:
 800a384:	4801      	ldr	r0, [pc, #4]	@ (800a38c <__malloc_lock+0x8>)
 800a386:	f000 ba98 	b.w	800a8ba <__retarget_lock_acquire_recursive>
 800a38a:	bf00      	nop
 800a38c:	20001e4c 	.word	0x20001e4c

0800a390 <__malloc_unlock>:
 800a390:	4801      	ldr	r0, [pc, #4]	@ (800a398 <__malloc_unlock+0x8>)
 800a392:	f000 ba93 	b.w	800a8bc <__retarget_lock_release_recursive>
 800a396:	bf00      	nop
 800a398:	20001e4c 	.word	0x20001e4c

0800a39c <_strtol_l.constprop.0>:
 800a39c:	2b24      	cmp	r3, #36	@ 0x24
 800a39e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a3a2:	4686      	mov	lr, r0
 800a3a4:	4690      	mov	r8, r2
 800a3a6:	d801      	bhi.n	800a3ac <_strtol_l.constprop.0+0x10>
 800a3a8:	2b01      	cmp	r3, #1
 800a3aa:	d106      	bne.n	800a3ba <_strtol_l.constprop.0+0x1e>
 800a3ac:	f000 fa5a 	bl	800a864 <__errno>
 800a3b0:	2316      	movs	r3, #22
 800a3b2:	6003      	str	r3, [r0, #0]
 800a3b4:	2000      	movs	r0, #0
 800a3b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a3ba:	4834      	ldr	r0, [pc, #208]	@ (800a48c <_strtol_l.constprop.0+0xf0>)
 800a3bc:	460d      	mov	r5, r1
 800a3be:	462a      	mov	r2, r5
 800a3c0:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a3c4:	5d06      	ldrb	r6, [r0, r4]
 800a3c6:	f016 0608 	ands.w	r6, r6, #8
 800a3ca:	d1f8      	bne.n	800a3be <_strtol_l.constprop.0+0x22>
 800a3cc:	2c2d      	cmp	r4, #45	@ 0x2d
 800a3ce:	d12d      	bne.n	800a42c <_strtol_l.constprop.0+0x90>
 800a3d0:	782c      	ldrb	r4, [r5, #0]
 800a3d2:	2601      	movs	r6, #1
 800a3d4:	1c95      	adds	r5, r2, #2
 800a3d6:	f033 0210 	bics.w	r2, r3, #16
 800a3da:	d109      	bne.n	800a3f0 <_strtol_l.constprop.0+0x54>
 800a3dc:	2c30      	cmp	r4, #48	@ 0x30
 800a3de:	d12a      	bne.n	800a436 <_strtol_l.constprop.0+0x9a>
 800a3e0:	782a      	ldrb	r2, [r5, #0]
 800a3e2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800a3e6:	2a58      	cmp	r2, #88	@ 0x58
 800a3e8:	d125      	bne.n	800a436 <_strtol_l.constprop.0+0x9a>
 800a3ea:	786c      	ldrb	r4, [r5, #1]
 800a3ec:	2310      	movs	r3, #16
 800a3ee:	3502      	adds	r5, #2
 800a3f0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800a3f4:	f10c 3cff 	add.w	ip, ip, #4294967295
 800a3f8:	2200      	movs	r2, #0
 800a3fa:	fbbc f9f3 	udiv	r9, ip, r3
 800a3fe:	4610      	mov	r0, r2
 800a400:	fb03 ca19 	mls	sl, r3, r9, ip
 800a404:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800a408:	2f09      	cmp	r7, #9
 800a40a:	d81b      	bhi.n	800a444 <_strtol_l.constprop.0+0xa8>
 800a40c:	463c      	mov	r4, r7
 800a40e:	42a3      	cmp	r3, r4
 800a410:	dd27      	ble.n	800a462 <_strtol_l.constprop.0+0xc6>
 800a412:	1c57      	adds	r7, r2, #1
 800a414:	d007      	beq.n	800a426 <_strtol_l.constprop.0+0x8a>
 800a416:	4581      	cmp	r9, r0
 800a418:	d320      	bcc.n	800a45c <_strtol_l.constprop.0+0xc0>
 800a41a:	d101      	bne.n	800a420 <_strtol_l.constprop.0+0x84>
 800a41c:	45a2      	cmp	sl, r4
 800a41e:	db1d      	blt.n	800a45c <_strtol_l.constprop.0+0xc0>
 800a420:	fb00 4003 	mla	r0, r0, r3, r4
 800a424:	2201      	movs	r2, #1
 800a426:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a42a:	e7eb      	b.n	800a404 <_strtol_l.constprop.0+0x68>
 800a42c:	2c2b      	cmp	r4, #43	@ 0x2b
 800a42e:	bf04      	itt	eq
 800a430:	782c      	ldrbeq	r4, [r5, #0]
 800a432:	1c95      	addeq	r5, r2, #2
 800a434:	e7cf      	b.n	800a3d6 <_strtol_l.constprop.0+0x3a>
 800a436:	2b00      	cmp	r3, #0
 800a438:	d1da      	bne.n	800a3f0 <_strtol_l.constprop.0+0x54>
 800a43a:	2c30      	cmp	r4, #48	@ 0x30
 800a43c:	bf0c      	ite	eq
 800a43e:	2308      	moveq	r3, #8
 800a440:	230a      	movne	r3, #10
 800a442:	e7d5      	b.n	800a3f0 <_strtol_l.constprop.0+0x54>
 800a444:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800a448:	2f19      	cmp	r7, #25
 800a44a:	d801      	bhi.n	800a450 <_strtol_l.constprop.0+0xb4>
 800a44c:	3c37      	subs	r4, #55	@ 0x37
 800a44e:	e7de      	b.n	800a40e <_strtol_l.constprop.0+0x72>
 800a450:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800a454:	2f19      	cmp	r7, #25
 800a456:	d804      	bhi.n	800a462 <_strtol_l.constprop.0+0xc6>
 800a458:	3c57      	subs	r4, #87	@ 0x57
 800a45a:	e7d8      	b.n	800a40e <_strtol_l.constprop.0+0x72>
 800a45c:	f04f 32ff 	mov.w	r2, #4294967295
 800a460:	e7e1      	b.n	800a426 <_strtol_l.constprop.0+0x8a>
 800a462:	1c53      	adds	r3, r2, #1
 800a464:	d108      	bne.n	800a478 <_strtol_l.constprop.0+0xdc>
 800a466:	2322      	movs	r3, #34	@ 0x22
 800a468:	f8ce 3000 	str.w	r3, [lr]
 800a46c:	4660      	mov	r0, ip
 800a46e:	f1b8 0f00 	cmp.w	r8, #0
 800a472:	d0a0      	beq.n	800a3b6 <_strtol_l.constprop.0+0x1a>
 800a474:	1e69      	subs	r1, r5, #1
 800a476:	e006      	b.n	800a486 <_strtol_l.constprop.0+0xea>
 800a478:	b106      	cbz	r6, 800a47c <_strtol_l.constprop.0+0xe0>
 800a47a:	4240      	negs	r0, r0
 800a47c:	f1b8 0f00 	cmp.w	r8, #0
 800a480:	d099      	beq.n	800a3b6 <_strtol_l.constprop.0+0x1a>
 800a482:	2a00      	cmp	r2, #0
 800a484:	d1f6      	bne.n	800a474 <_strtol_l.constprop.0+0xd8>
 800a486:	f8c8 1000 	str.w	r1, [r8]
 800a48a:	e794      	b.n	800a3b6 <_strtol_l.constprop.0+0x1a>
 800a48c:	0800b94d 	.word	0x0800b94d

0800a490 <strtol>:
 800a490:	4613      	mov	r3, r2
 800a492:	460a      	mov	r2, r1
 800a494:	4601      	mov	r1, r0
 800a496:	4802      	ldr	r0, [pc, #8]	@ (800a4a0 <strtol+0x10>)
 800a498:	6800      	ldr	r0, [r0, #0]
 800a49a:	f7ff bf7f 	b.w	800a39c <_strtol_l.constprop.0>
 800a49e:	bf00      	nop
 800a4a0:	200000d4 	.word	0x200000d4

0800a4a4 <std>:
 800a4a4:	2300      	movs	r3, #0
 800a4a6:	b510      	push	{r4, lr}
 800a4a8:	4604      	mov	r4, r0
 800a4aa:	e9c0 3300 	strd	r3, r3, [r0]
 800a4ae:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a4b2:	6083      	str	r3, [r0, #8]
 800a4b4:	8181      	strh	r1, [r0, #12]
 800a4b6:	6643      	str	r3, [r0, #100]	@ 0x64
 800a4b8:	81c2      	strh	r2, [r0, #14]
 800a4ba:	6183      	str	r3, [r0, #24]
 800a4bc:	4619      	mov	r1, r3
 800a4be:	2208      	movs	r2, #8
 800a4c0:	305c      	adds	r0, #92	@ 0x5c
 800a4c2:	f000 f914 	bl	800a6ee <memset>
 800a4c6:	4b0d      	ldr	r3, [pc, #52]	@ (800a4fc <std+0x58>)
 800a4c8:	6263      	str	r3, [r4, #36]	@ 0x24
 800a4ca:	4b0d      	ldr	r3, [pc, #52]	@ (800a500 <std+0x5c>)
 800a4cc:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a4ce:	4b0d      	ldr	r3, [pc, #52]	@ (800a504 <std+0x60>)
 800a4d0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a4d2:	4b0d      	ldr	r3, [pc, #52]	@ (800a508 <std+0x64>)
 800a4d4:	6323      	str	r3, [r4, #48]	@ 0x30
 800a4d6:	4b0d      	ldr	r3, [pc, #52]	@ (800a50c <std+0x68>)
 800a4d8:	6224      	str	r4, [r4, #32]
 800a4da:	429c      	cmp	r4, r3
 800a4dc:	d006      	beq.n	800a4ec <std+0x48>
 800a4de:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a4e2:	4294      	cmp	r4, r2
 800a4e4:	d002      	beq.n	800a4ec <std+0x48>
 800a4e6:	33d0      	adds	r3, #208	@ 0xd0
 800a4e8:	429c      	cmp	r4, r3
 800a4ea:	d105      	bne.n	800a4f8 <std+0x54>
 800a4ec:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a4f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a4f4:	f000 b9e0 	b.w	800a8b8 <__retarget_lock_init_recursive>
 800a4f8:	bd10      	pop	{r4, pc}
 800a4fa:	bf00      	nop
 800a4fc:	0800a669 	.word	0x0800a669
 800a500:	0800a68b 	.word	0x0800a68b
 800a504:	0800a6c3 	.word	0x0800a6c3
 800a508:	0800a6e7 	.word	0x0800a6e7
 800a50c:	20001d0c 	.word	0x20001d0c

0800a510 <stdio_exit_handler>:
 800a510:	4a02      	ldr	r2, [pc, #8]	@ (800a51c <stdio_exit_handler+0xc>)
 800a512:	4903      	ldr	r1, [pc, #12]	@ (800a520 <stdio_exit_handler+0x10>)
 800a514:	4803      	ldr	r0, [pc, #12]	@ (800a524 <stdio_exit_handler+0x14>)
 800a516:	f000 b869 	b.w	800a5ec <_fwalk_sglue>
 800a51a:	bf00      	nop
 800a51c:	200000c8 	.word	0x200000c8
 800a520:	0800b081 	.word	0x0800b081
 800a524:	200000d8 	.word	0x200000d8

0800a528 <cleanup_stdio>:
 800a528:	6841      	ldr	r1, [r0, #4]
 800a52a:	4b0c      	ldr	r3, [pc, #48]	@ (800a55c <cleanup_stdio+0x34>)
 800a52c:	4299      	cmp	r1, r3
 800a52e:	b510      	push	{r4, lr}
 800a530:	4604      	mov	r4, r0
 800a532:	d001      	beq.n	800a538 <cleanup_stdio+0x10>
 800a534:	f000 fda4 	bl	800b080 <_fflush_r>
 800a538:	68a1      	ldr	r1, [r4, #8]
 800a53a:	4b09      	ldr	r3, [pc, #36]	@ (800a560 <cleanup_stdio+0x38>)
 800a53c:	4299      	cmp	r1, r3
 800a53e:	d002      	beq.n	800a546 <cleanup_stdio+0x1e>
 800a540:	4620      	mov	r0, r4
 800a542:	f000 fd9d 	bl	800b080 <_fflush_r>
 800a546:	68e1      	ldr	r1, [r4, #12]
 800a548:	4b06      	ldr	r3, [pc, #24]	@ (800a564 <cleanup_stdio+0x3c>)
 800a54a:	4299      	cmp	r1, r3
 800a54c:	d004      	beq.n	800a558 <cleanup_stdio+0x30>
 800a54e:	4620      	mov	r0, r4
 800a550:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a554:	f000 bd94 	b.w	800b080 <_fflush_r>
 800a558:	bd10      	pop	{r4, pc}
 800a55a:	bf00      	nop
 800a55c:	20001d0c 	.word	0x20001d0c
 800a560:	20001d74 	.word	0x20001d74
 800a564:	20001ddc 	.word	0x20001ddc

0800a568 <global_stdio_init.part.0>:
 800a568:	b510      	push	{r4, lr}
 800a56a:	4b0b      	ldr	r3, [pc, #44]	@ (800a598 <global_stdio_init.part.0+0x30>)
 800a56c:	4c0b      	ldr	r4, [pc, #44]	@ (800a59c <global_stdio_init.part.0+0x34>)
 800a56e:	4a0c      	ldr	r2, [pc, #48]	@ (800a5a0 <global_stdio_init.part.0+0x38>)
 800a570:	601a      	str	r2, [r3, #0]
 800a572:	4620      	mov	r0, r4
 800a574:	2200      	movs	r2, #0
 800a576:	2104      	movs	r1, #4
 800a578:	f7ff ff94 	bl	800a4a4 <std>
 800a57c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a580:	2201      	movs	r2, #1
 800a582:	2109      	movs	r1, #9
 800a584:	f7ff ff8e 	bl	800a4a4 <std>
 800a588:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a58c:	2202      	movs	r2, #2
 800a58e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a592:	2112      	movs	r1, #18
 800a594:	f7ff bf86 	b.w	800a4a4 <std>
 800a598:	20001e44 	.word	0x20001e44
 800a59c:	20001d0c 	.word	0x20001d0c
 800a5a0:	0800a511 	.word	0x0800a511

0800a5a4 <__sfp_lock_acquire>:
 800a5a4:	4801      	ldr	r0, [pc, #4]	@ (800a5ac <__sfp_lock_acquire+0x8>)
 800a5a6:	f000 b988 	b.w	800a8ba <__retarget_lock_acquire_recursive>
 800a5aa:	bf00      	nop
 800a5ac:	20001e4d 	.word	0x20001e4d

0800a5b0 <__sfp_lock_release>:
 800a5b0:	4801      	ldr	r0, [pc, #4]	@ (800a5b8 <__sfp_lock_release+0x8>)
 800a5b2:	f000 b983 	b.w	800a8bc <__retarget_lock_release_recursive>
 800a5b6:	bf00      	nop
 800a5b8:	20001e4d 	.word	0x20001e4d

0800a5bc <__sinit>:
 800a5bc:	b510      	push	{r4, lr}
 800a5be:	4604      	mov	r4, r0
 800a5c0:	f7ff fff0 	bl	800a5a4 <__sfp_lock_acquire>
 800a5c4:	6a23      	ldr	r3, [r4, #32]
 800a5c6:	b11b      	cbz	r3, 800a5d0 <__sinit+0x14>
 800a5c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a5cc:	f7ff bff0 	b.w	800a5b0 <__sfp_lock_release>
 800a5d0:	4b04      	ldr	r3, [pc, #16]	@ (800a5e4 <__sinit+0x28>)
 800a5d2:	6223      	str	r3, [r4, #32]
 800a5d4:	4b04      	ldr	r3, [pc, #16]	@ (800a5e8 <__sinit+0x2c>)
 800a5d6:	681b      	ldr	r3, [r3, #0]
 800a5d8:	2b00      	cmp	r3, #0
 800a5da:	d1f5      	bne.n	800a5c8 <__sinit+0xc>
 800a5dc:	f7ff ffc4 	bl	800a568 <global_stdio_init.part.0>
 800a5e0:	e7f2      	b.n	800a5c8 <__sinit+0xc>
 800a5e2:	bf00      	nop
 800a5e4:	0800a529 	.word	0x0800a529
 800a5e8:	20001e44 	.word	0x20001e44

0800a5ec <_fwalk_sglue>:
 800a5ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a5f0:	4607      	mov	r7, r0
 800a5f2:	4688      	mov	r8, r1
 800a5f4:	4614      	mov	r4, r2
 800a5f6:	2600      	movs	r6, #0
 800a5f8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a5fc:	f1b9 0901 	subs.w	r9, r9, #1
 800a600:	d505      	bpl.n	800a60e <_fwalk_sglue+0x22>
 800a602:	6824      	ldr	r4, [r4, #0]
 800a604:	2c00      	cmp	r4, #0
 800a606:	d1f7      	bne.n	800a5f8 <_fwalk_sglue+0xc>
 800a608:	4630      	mov	r0, r6
 800a60a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a60e:	89ab      	ldrh	r3, [r5, #12]
 800a610:	2b01      	cmp	r3, #1
 800a612:	d907      	bls.n	800a624 <_fwalk_sglue+0x38>
 800a614:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a618:	3301      	adds	r3, #1
 800a61a:	d003      	beq.n	800a624 <_fwalk_sglue+0x38>
 800a61c:	4629      	mov	r1, r5
 800a61e:	4638      	mov	r0, r7
 800a620:	47c0      	blx	r8
 800a622:	4306      	orrs	r6, r0
 800a624:	3568      	adds	r5, #104	@ 0x68
 800a626:	e7e9      	b.n	800a5fc <_fwalk_sglue+0x10>

0800a628 <siprintf>:
 800a628:	b40e      	push	{r1, r2, r3}
 800a62a:	b500      	push	{lr}
 800a62c:	b09c      	sub	sp, #112	@ 0x70
 800a62e:	ab1d      	add	r3, sp, #116	@ 0x74
 800a630:	9002      	str	r0, [sp, #8]
 800a632:	9006      	str	r0, [sp, #24]
 800a634:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800a638:	4809      	ldr	r0, [pc, #36]	@ (800a660 <siprintf+0x38>)
 800a63a:	9107      	str	r1, [sp, #28]
 800a63c:	9104      	str	r1, [sp, #16]
 800a63e:	4909      	ldr	r1, [pc, #36]	@ (800a664 <siprintf+0x3c>)
 800a640:	f853 2b04 	ldr.w	r2, [r3], #4
 800a644:	9105      	str	r1, [sp, #20]
 800a646:	6800      	ldr	r0, [r0, #0]
 800a648:	9301      	str	r3, [sp, #4]
 800a64a:	a902      	add	r1, sp, #8
 800a64c:	f000 fa0a 	bl	800aa64 <_svfiprintf_r>
 800a650:	9b02      	ldr	r3, [sp, #8]
 800a652:	2200      	movs	r2, #0
 800a654:	701a      	strb	r2, [r3, #0]
 800a656:	b01c      	add	sp, #112	@ 0x70
 800a658:	f85d eb04 	ldr.w	lr, [sp], #4
 800a65c:	b003      	add	sp, #12
 800a65e:	4770      	bx	lr
 800a660:	200000d4 	.word	0x200000d4
 800a664:	ffff0208 	.word	0xffff0208

0800a668 <__sread>:
 800a668:	b510      	push	{r4, lr}
 800a66a:	460c      	mov	r4, r1
 800a66c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a670:	f000 f8c4 	bl	800a7fc <_read_r>
 800a674:	2800      	cmp	r0, #0
 800a676:	bfab      	itete	ge
 800a678:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a67a:	89a3      	ldrhlt	r3, [r4, #12]
 800a67c:	181b      	addge	r3, r3, r0
 800a67e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a682:	bfac      	ite	ge
 800a684:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a686:	81a3      	strhlt	r3, [r4, #12]
 800a688:	bd10      	pop	{r4, pc}

0800a68a <__swrite>:
 800a68a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a68e:	461f      	mov	r7, r3
 800a690:	898b      	ldrh	r3, [r1, #12]
 800a692:	05db      	lsls	r3, r3, #23
 800a694:	4605      	mov	r5, r0
 800a696:	460c      	mov	r4, r1
 800a698:	4616      	mov	r6, r2
 800a69a:	d505      	bpl.n	800a6a8 <__swrite+0x1e>
 800a69c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a6a0:	2302      	movs	r3, #2
 800a6a2:	2200      	movs	r2, #0
 800a6a4:	f000 f898 	bl	800a7d8 <_lseek_r>
 800a6a8:	89a3      	ldrh	r3, [r4, #12]
 800a6aa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a6ae:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a6b2:	81a3      	strh	r3, [r4, #12]
 800a6b4:	4632      	mov	r2, r6
 800a6b6:	463b      	mov	r3, r7
 800a6b8:	4628      	mov	r0, r5
 800a6ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a6be:	f000 b8bf 	b.w	800a840 <_write_r>

0800a6c2 <__sseek>:
 800a6c2:	b510      	push	{r4, lr}
 800a6c4:	460c      	mov	r4, r1
 800a6c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a6ca:	f000 f885 	bl	800a7d8 <_lseek_r>
 800a6ce:	1c43      	adds	r3, r0, #1
 800a6d0:	89a3      	ldrh	r3, [r4, #12]
 800a6d2:	bf15      	itete	ne
 800a6d4:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a6d6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a6da:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a6de:	81a3      	strheq	r3, [r4, #12]
 800a6e0:	bf18      	it	ne
 800a6e2:	81a3      	strhne	r3, [r4, #12]
 800a6e4:	bd10      	pop	{r4, pc}

0800a6e6 <__sclose>:
 800a6e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a6ea:	f000 b865 	b.w	800a7b8 <_close_r>

0800a6ee <memset>:
 800a6ee:	4402      	add	r2, r0
 800a6f0:	4603      	mov	r3, r0
 800a6f2:	4293      	cmp	r3, r2
 800a6f4:	d100      	bne.n	800a6f8 <memset+0xa>
 800a6f6:	4770      	bx	lr
 800a6f8:	f803 1b01 	strb.w	r1, [r3], #1
 800a6fc:	e7f9      	b.n	800a6f2 <memset+0x4>
	...

0800a700 <strtok>:
 800a700:	4b16      	ldr	r3, [pc, #88]	@ (800a75c <strtok+0x5c>)
 800a702:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a706:	681f      	ldr	r7, [r3, #0]
 800a708:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 800a70a:	4605      	mov	r5, r0
 800a70c:	460e      	mov	r6, r1
 800a70e:	b9ec      	cbnz	r4, 800a74c <strtok+0x4c>
 800a710:	2050      	movs	r0, #80	@ 0x50
 800a712:	f7ff fd8d 	bl	800a230 <malloc>
 800a716:	4602      	mov	r2, r0
 800a718:	6478      	str	r0, [r7, #68]	@ 0x44
 800a71a:	b920      	cbnz	r0, 800a726 <strtok+0x26>
 800a71c:	4b10      	ldr	r3, [pc, #64]	@ (800a760 <strtok+0x60>)
 800a71e:	4811      	ldr	r0, [pc, #68]	@ (800a764 <strtok+0x64>)
 800a720:	215b      	movs	r1, #91	@ 0x5b
 800a722:	f000 f8db 	bl	800a8dc <__assert_func>
 800a726:	e9c0 4400 	strd	r4, r4, [r0]
 800a72a:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800a72e:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800a732:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 800a736:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 800a73a:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 800a73e:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 800a742:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 800a746:	6184      	str	r4, [r0, #24]
 800a748:	7704      	strb	r4, [r0, #28]
 800a74a:	6244      	str	r4, [r0, #36]	@ 0x24
 800a74c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a74e:	4631      	mov	r1, r6
 800a750:	4628      	mov	r0, r5
 800a752:	2301      	movs	r3, #1
 800a754:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a758:	f000 b806 	b.w	800a768 <__strtok_r>
 800a75c:	200000d4 	.word	0x200000d4
 800a760:	0800ba4d 	.word	0x0800ba4d
 800a764:	0800ba64 	.word	0x0800ba64

0800a768 <__strtok_r>:
 800a768:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a76a:	4604      	mov	r4, r0
 800a76c:	b908      	cbnz	r0, 800a772 <__strtok_r+0xa>
 800a76e:	6814      	ldr	r4, [r2, #0]
 800a770:	b144      	cbz	r4, 800a784 <__strtok_r+0x1c>
 800a772:	4620      	mov	r0, r4
 800a774:	f814 5b01 	ldrb.w	r5, [r4], #1
 800a778:	460f      	mov	r7, r1
 800a77a:	f817 6b01 	ldrb.w	r6, [r7], #1
 800a77e:	b91e      	cbnz	r6, 800a788 <__strtok_r+0x20>
 800a780:	b965      	cbnz	r5, 800a79c <__strtok_r+0x34>
 800a782:	6015      	str	r5, [r2, #0]
 800a784:	2000      	movs	r0, #0
 800a786:	e005      	b.n	800a794 <__strtok_r+0x2c>
 800a788:	42b5      	cmp	r5, r6
 800a78a:	d1f6      	bne.n	800a77a <__strtok_r+0x12>
 800a78c:	2b00      	cmp	r3, #0
 800a78e:	d1f0      	bne.n	800a772 <__strtok_r+0xa>
 800a790:	6014      	str	r4, [r2, #0]
 800a792:	7003      	strb	r3, [r0, #0]
 800a794:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a796:	461c      	mov	r4, r3
 800a798:	e00c      	b.n	800a7b4 <__strtok_r+0x4c>
 800a79a:	b915      	cbnz	r5, 800a7a2 <__strtok_r+0x3a>
 800a79c:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a7a0:	460e      	mov	r6, r1
 800a7a2:	f816 5b01 	ldrb.w	r5, [r6], #1
 800a7a6:	42ab      	cmp	r3, r5
 800a7a8:	d1f7      	bne.n	800a79a <__strtok_r+0x32>
 800a7aa:	2b00      	cmp	r3, #0
 800a7ac:	d0f3      	beq.n	800a796 <__strtok_r+0x2e>
 800a7ae:	2300      	movs	r3, #0
 800a7b0:	f804 3c01 	strb.w	r3, [r4, #-1]
 800a7b4:	6014      	str	r4, [r2, #0]
 800a7b6:	e7ed      	b.n	800a794 <__strtok_r+0x2c>

0800a7b8 <_close_r>:
 800a7b8:	b538      	push	{r3, r4, r5, lr}
 800a7ba:	4d06      	ldr	r5, [pc, #24]	@ (800a7d4 <_close_r+0x1c>)
 800a7bc:	2300      	movs	r3, #0
 800a7be:	4604      	mov	r4, r0
 800a7c0:	4608      	mov	r0, r1
 800a7c2:	602b      	str	r3, [r5, #0]
 800a7c4:	f7f6 fe6e 	bl	80014a4 <_close>
 800a7c8:	1c43      	adds	r3, r0, #1
 800a7ca:	d102      	bne.n	800a7d2 <_close_r+0x1a>
 800a7cc:	682b      	ldr	r3, [r5, #0]
 800a7ce:	b103      	cbz	r3, 800a7d2 <_close_r+0x1a>
 800a7d0:	6023      	str	r3, [r4, #0]
 800a7d2:	bd38      	pop	{r3, r4, r5, pc}
 800a7d4:	20001e48 	.word	0x20001e48

0800a7d8 <_lseek_r>:
 800a7d8:	b538      	push	{r3, r4, r5, lr}
 800a7da:	4d07      	ldr	r5, [pc, #28]	@ (800a7f8 <_lseek_r+0x20>)
 800a7dc:	4604      	mov	r4, r0
 800a7de:	4608      	mov	r0, r1
 800a7e0:	4611      	mov	r1, r2
 800a7e2:	2200      	movs	r2, #0
 800a7e4:	602a      	str	r2, [r5, #0]
 800a7e6:	461a      	mov	r2, r3
 800a7e8:	f7f6 fe83 	bl	80014f2 <_lseek>
 800a7ec:	1c43      	adds	r3, r0, #1
 800a7ee:	d102      	bne.n	800a7f6 <_lseek_r+0x1e>
 800a7f0:	682b      	ldr	r3, [r5, #0]
 800a7f2:	b103      	cbz	r3, 800a7f6 <_lseek_r+0x1e>
 800a7f4:	6023      	str	r3, [r4, #0]
 800a7f6:	bd38      	pop	{r3, r4, r5, pc}
 800a7f8:	20001e48 	.word	0x20001e48

0800a7fc <_read_r>:
 800a7fc:	b538      	push	{r3, r4, r5, lr}
 800a7fe:	4d07      	ldr	r5, [pc, #28]	@ (800a81c <_read_r+0x20>)
 800a800:	4604      	mov	r4, r0
 800a802:	4608      	mov	r0, r1
 800a804:	4611      	mov	r1, r2
 800a806:	2200      	movs	r2, #0
 800a808:	602a      	str	r2, [r5, #0]
 800a80a:	461a      	mov	r2, r3
 800a80c:	f7f6 fe11 	bl	8001432 <_read>
 800a810:	1c43      	adds	r3, r0, #1
 800a812:	d102      	bne.n	800a81a <_read_r+0x1e>
 800a814:	682b      	ldr	r3, [r5, #0]
 800a816:	b103      	cbz	r3, 800a81a <_read_r+0x1e>
 800a818:	6023      	str	r3, [r4, #0]
 800a81a:	bd38      	pop	{r3, r4, r5, pc}
 800a81c:	20001e48 	.word	0x20001e48

0800a820 <_sbrk_r>:
 800a820:	b538      	push	{r3, r4, r5, lr}
 800a822:	4d06      	ldr	r5, [pc, #24]	@ (800a83c <_sbrk_r+0x1c>)
 800a824:	2300      	movs	r3, #0
 800a826:	4604      	mov	r4, r0
 800a828:	4608      	mov	r0, r1
 800a82a:	602b      	str	r3, [r5, #0]
 800a82c:	f7f6 fe6e 	bl	800150c <_sbrk>
 800a830:	1c43      	adds	r3, r0, #1
 800a832:	d102      	bne.n	800a83a <_sbrk_r+0x1a>
 800a834:	682b      	ldr	r3, [r5, #0]
 800a836:	b103      	cbz	r3, 800a83a <_sbrk_r+0x1a>
 800a838:	6023      	str	r3, [r4, #0]
 800a83a:	bd38      	pop	{r3, r4, r5, pc}
 800a83c:	20001e48 	.word	0x20001e48

0800a840 <_write_r>:
 800a840:	b538      	push	{r3, r4, r5, lr}
 800a842:	4d07      	ldr	r5, [pc, #28]	@ (800a860 <_write_r+0x20>)
 800a844:	4604      	mov	r4, r0
 800a846:	4608      	mov	r0, r1
 800a848:	4611      	mov	r1, r2
 800a84a:	2200      	movs	r2, #0
 800a84c:	602a      	str	r2, [r5, #0]
 800a84e:	461a      	mov	r2, r3
 800a850:	f7f6 fe0c 	bl	800146c <_write>
 800a854:	1c43      	adds	r3, r0, #1
 800a856:	d102      	bne.n	800a85e <_write_r+0x1e>
 800a858:	682b      	ldr	r3, [r5, #0]
 800a85a:	b103      	cbz	r3, 800a85e <_write_r+0x1e>
 800a85c:	6023      	str	r3, [r4, #0]
 800a85e:	bd38      	pop	{r3, r4, r5, pc}
 800a860:	20001e48 	.word	0x20001e48

0800a864 <__errno>:
 800a864:	4b01      	ldr	r3, [pc, #4]	@ (800a86c <__errno+0x8>)
 800a866:	6818      	ldr	r0, [r3, #0]
 800a868:	4770      	bx	lr
 800a86a:	bf00      	nop
 800a86c:	200000d4 	.word	0x200000d4

0800a870 <__libc_init_array>:
 800a870:	b570      	push	{r4, r5, r6, lr}
 800a872:	4d0d      	ldr	r5, [pc, #52]	@ (800a8a8 <__libc_init_array+0x38>)
 800a874:	4c0d      	ldr	r4, [pc, #52]	@ (800a8ac <__libc_init_array+0x3c>)
 800a876:	1b64      	subs	r4, r4, r5
 800a878:	10a4      	asrs	r4, r4, #2
 800a87a:	2600      	movs	r6, #0
 800a87c:	42a6      	cmp	r6, r4
 800a87e:	d109      	bne.n	800a894 <__libc_init_array+0x24>
 800a880:	4d0b      	ldr	r5, [pc, #44]	@ (800a8b0 <__libc_init_array+0x40>)
 800a882:	4c0c      	ldr	r4, [pc, #48]	@ (800a8b4 <__libc_init_array+0x44>)
 800a884:	f000 ff2a 	bl	800b6dc <_init>
 800a888:	1b64      	subs	r4, r4, r5
 800a88a:	10a4      	asrs	r4, r4, #2
 800a88c:	2600      	movs	r6, #0
 800a88e:	42a6      	cmp	r6, r4
 800a890:	d105      	bne.n	800a89e <__libc_init_array+0x2e>
 800a892:	bd70      	pop	{r4, r5, r6, pc}
 800a894:	f855 3b04 	ldr.w	r3, [r5], #4
 800a898:	4798      	blx	r3
 800a89a:	3601      	adds	r6, #1
 800a89c:	e7ee      	b.n	800a87c <__libc_init_array+0xc>
 800a89e:	f855 3b04 	ldr.w	r3, [r5], #4
 800a8a2:	4798      	blx	r3
 800a8a4:	3601      	adds	r6, #1
 800a8a6:	e7f2      	b.n	800a88e <__libc_init_array+0x1e>
 800a8a8:	0800bb38 	.word	0x0800bb38
 800a8ac:	0800bb38 	.word	0x0800bb38
 800a8b0:	0800bb38 	.word	0x0800bb38
 800a8b4:	0800bb3c 	.word	0x0800bb3c

0800a8b8 <__retarget_lock_init_recursive>:
 800a8b8:	4770      	bx	lr

0800a8ba <__retarget_lock_acquire_recursive>:
 800a8ba:	4770      	bx	lr

0800a8bc <__retarget_lock_release_recursive>:
 800a8bc:	4770      	bx	lr

0800a8be <memcpy>:
 800a8be:	440a      	add	r2, r1
 800a8c0:	4291      	cmp	r1, r2
 800a8c2:	f100 33ff 	add.w	r3, r0, #4294967295
 800a8c6:	d100      	bne.n	800a8ca <memcpy+0xc>
 800a8c8:	4770      	bx	lr
 800a8ca:	b510      	push	{r4, lr}
 800a8cc:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a8d0:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a8d4:	4291      	cmp	r1, r2
 800a8d6:	d1f9      	bne.n	800a8cc <memcpy+0xe>
 800a8d8:	bd10      	pop	{r4, pc}
	...

0800a8dc <__assert_func>:
 800a8dc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a8de:	4614      	mov	r4, r2
 800a8e0:	461a      	mov	r2, r3
 800a8e2:	4b09      	ldr	r3, [pc, #36]	@ (800a908 <__assert_func+0x2c>)
 800a8e4:	681b      	ldr	r3, [r3, #0]
 800a8e6:	4605      	mov	r5, r0
 800a8e8:	68d8      	ldr	r0, [r3, #12]
 800a8ea:	b954      	cbnz	r4, 800a902 <__assert_func+0x26>
 800a8ec:	4b07      	ldr	r3, [pc, #28]	@ (800a90c <__assert_func+0x30>)
 800a8ee:	461c      	mov	r4, r3
 800a8f0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a8f4:	9100      	str	r1, [sp, #0]
 800a8f6:	462b      	mov	r3, r5
 800a8f8:	4905      	ldr	r1, [pc, #20]	@ (800a910 <__assert_func+0x34>)
 800a8fa:	f000 fbe9 	bl	800b0d0 <fiprintf>
 800a8fe:	f000 fc13 	bl	800b128 <abort>
 800a902:	4b04      	ldr	r3, [pc, #16]	@ (800a914 <__assert_func+0x38>)
 800a904:	e7f4      	b.n	800a8f0 <__assert_func+0x14>
 800a906:	bf00      	nop
 800a908:	200000d4 	.word	0x200000d4
 800a90c:	0800baf9 	.word	0x0800baf9
 800a910:	0800bacb 	.word	0x0800bacb
 800a914:	0800babe 	.word	0x0800babe

0800a918 <_free_r>:
 800a918:	b538      	push	{r3, r4, r5, lr}
 800a91a:	4605      	mov	r5, r0
 800a91c:	2900      	cmp	r1, #0
 800a91e:	d041      	beq.n	800a9a4 <_free_r+0x8c>
 800a920:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a924:	1f0c      	subs	r4, r1, #4
 800a926:	2b00      	cmp	r3, #0
 800a928:	bfb8      	it	lt
 800a92a:	18e4      	addlt	r4, r4, r3
 800a92c:	f7ff fd2a 	bl	800a384 <__malloc_lock>
 800a930:	4a1d      	ldr	r2, [pc, #116]	@ (800a9a8 <_free_r+0x90>)
 800a932:	6813      	ldr	r3, [r2, #0]
 800a934:	b933      	cbnz	r3, 800a944 <_free_r+0x2c>
 800a936:	6063      	str	r3, [r4, #4]
 800a938:	6014      	str	r4, [r2, #0]
 800a93a:	4628      	mov	r0, r5
 800a93c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a940:	f7ff bd26 	b.w	800a390 <__malloc_unlock>
 800a944:	42a3      	cmp	r3, r4
 800a946:	d908      	bls.n	800a95a <_free_r+0x42>
 800a948:	6820      	ldr	r0, [r4, #0]
 800a94a:	1821      	adds	r1, r4, r0
 800a94c:	428b      	cmp	r3, r1
 800a94e:	bf01      	itttt	eq
 800a950:	6819      	ldreq	r1, [r3, #0]
 800a952:	685b      	ldreq	r3, [r3, #4]
 800a954:	1809      	addeq	r1, r1, r0
 800a956:	6021      	streq	r1, [r4, #0]
 800a958:	e7ed      	b.n	800a936 <_free_r+0x1e>
 800a95a:	461a      	mov	r2, r3
 800a95c:	685b      	ldr	r3, [r3, #4]
 800a95e:	b10b      	cbz	r3, 800a964 <_free_r+0x4c>
 800a960:	42a3      	cmp	r3, r4
 800a962:	d9fa      	bls.n	800a95a <_free_r+0x42>
 800a964:	6811      	ldr	r1, [r2, #0]
 800a966:	1850      	adds	r0, r2, r1
 800a968:	42a0      	cmp	r0, r4
 800a96a:	d10b      	bne.n	800a984 <_free_r+0x6c>
 800a96c:	6820      	ldr	r0, [r4, #0]
 800a96e:	4401      	add	r1, r0
 800a970:	1850      	adds	r0, r2, r1
 800a972:	4283      	cmp	r3, r0
 800a974:	6011      	str	r1, [r2, #0]
 800a976:	d1e0      	bne.n	800a93a <_free_r+0x22>
 800a978:	6818      	ldr	r0, [r3, #0]
 800a97a:	685b      	ldr	r3, [r3, #4]
 800a97c:	6053      	str	r3, [r2, #4]
 800a97e:	4408      	add	r0, r1
 800a980:	6010      	str	r0, [r2, #0]
 800a982:	e7da      	b.n	800a93a <_free_r+0x22>
 800a984:	d902      	bls.n	800a98c <_free_r+0x74>
 800a986:	230c      	movs	r3, #12
 800a988:	602b      	str	r3, [r5, #0]
 800a98a:	e7d6      	b.n	800a93a <_free_r+0x22>
 800a98c:	6820      	ldr	r0, [r4, #0]
 800a98e:	1821      	adds	r1, r4, r0
 800a990:	428b      	cmp	r3, r1
 800a992:	bf04      	itt	eq
 800a994:	6819      	ldreq	r1, [r3, #0]
 800a996:	685b      	ldreq	r3, [r3, #4]
 800a998:	6063      	str	r3, [r4, #4]
 800a99a:	bf04      	itt	eq
 800a99c:	1809      	addeq	r1, r1, r0
 800a99e:	6021      	streq	r1, [r4, #0]
 800a9a0:	6054      	str	r4, [r2, #4]
 800a9a2:	e7ca      	b.n	800a93a <_free_r+0x22>
 800a9a4:	bd38      	pop	{r3, r4, r5, pc}
 800a9a6:	bf00      	nop
 800a9a8:	20001d08 	.word	0x20001d08

0800a9ac <__ssputs_r>:
 800a9ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a9b0:	688e      	ldr	r6, [r1, #8]
 800a9b2:	461f      	mov	r7, r3
 800a9b4:	42be      	cmp	r6, r7
 800a9b6:	680b      	ldr	r3, [r1, #0]
 800a9b8:	4682      	mov	sl, r0
 800a9ba:	460c      	mov	r4, r1
 800a9bc:	4690      	mov	r8, r2
 800a9be:	d82d      	bhi.n	800aa1c <__ssputs_r+0x70>
 800a9c0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a9c4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a9c8:	d026      	beq.n	800aa18 <__ssputs_r+0x6c>
 800a9ca:	6965      	ldr	r5, [r4, #20]
 800a9cc:	6909      	ldr	r1, [r1, #16]
 800a9ce:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a9d2:	eba3 0901 	sub.w	r9, r3, r1
 800a9d6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a9da:	1c7b      	adds	r3, r7, #1
 800a9dc:	444b      	add	r3, r9
 800a9de:	106d      	asrs	r5, r5, #1
 800a9e0:	429d      	cmp	r5, r3
 800a9e2:	bf38      	it	cc
 800a9e4:	461d      	movcc	r5, r3
 800a9e6:	0553      	lsls	r3, r2, #21
 800a9e8:	d527      	bpl.n	800aa3a <__ssputs_r+0x8e>
 800a9ea:	4629      	mov	r1, r5
 800a9ec:	f7ff fc4a 	bl	800a284 <_malloc_r>
 800a9f0:	4606      	mov	r6, r0
 800a9f2:	b360      	cbz	r0, 800aa4e <__ssputs_r+0xa2>
 800a9f4:	6921      	ldr	r1, [r4, #16]
 800a9f6:	464a      	mov	r2, r9
 800a9f8:	f7ff ff61 	bl	800a8be <memcpy>
 800a9fc:	89a3      	ldrh	r3, [r4, #12]
 800a9fe:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800aa02:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aa06:	81a3      	strh	r3, [r4, #12]
 800aa08:	6126      	str	r6, [r4, #16]
 800aa0a:	6165      	str	r5, [r4, #20]
 800aa0c:	444e      	add	r6, r9
 800aa0e:	eba5 0509 	sub.w	r5, r5, r9
 800aa12:	6026      	str	r6, [r4, #0]
 800aa14:	60a5      	str	r5, [r4, #8]
 800aa16:	463e      	mov	r6, r7
 800aa18:	42be      	cmp	r6, r7
 800aa1a:	d900      	bls.n	800aa1e <__ssputs_r+0x72>
 800aa1c:	463e      	mov	r6, r7
 800aa1e:	6820      	ldr	r0, [r4, #0]
 800aa20:	4632      	mov	r2, r6
 800aa22:	4641      	mov	r1, r8
 800aa24:	f000 fb66 	bl	800b0f4 <memmove>
 800aa28:	68a3      	ldr	r3, [r4, #8]
 800aa2a:	1b9b      	subs	r3, r3, r6
 800aa2c:	60a3      	str	r3, [r4, #8]
 800aa2e:	6823      	ldr	r3, [r4, #0]
 800aa30:	4433      	add	r3, r6
 800aa32:	6023      	str	r3, [r4, #0]
 800aa34:	2000      	movs	r0, #0
 800aa36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aa3a:	462a      	mov	r2, r5
 800aa3c:	f000 fb7b 	bl	800b136 <_realloc_r>
 800aa40:	4606      	mov	r6, r0
 800aa42:	2800      	cmp	r0, #0
 800aa44:	d1e0      	bne.n	800aa08 <__ssputs_r+0x5c>
 800aa46:	6921      	ldr	r1, [r4, #16]
 800aa48:	4650      	mov	r0, sl
 800aa4a:	f7ff ff65 	bl	800a918 <_free_r>
 800aa4e:	230c      	movs	r3, #12
 800aa50:	f8ca 3000 	str.w	r3, [sl]
 800aa54:	89a3      	ldrh	r3, [r4, #12]
 800aa56:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800aa5a:	81a3      	strh	r3, [r4, #12]
 800aa5c:	f04f 30ff 	mov.w	r0, #4294967295
 800aa60:	e7e9      	b.n	800aa36 <__ssputs_r+0x8a>
	...

0800aa64 <_svfiprintf_r>:
 800aa64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa68:	4698      	mov	r8, r3
 800aa6a:	898b      	ldrh	r3, [r1, #12]
 800aa6c:	061b      	lsls	r3, r3, #24
 800aa6e:	b09d      	sub	sp, #116	@ 0x74
 800aa70:	4607      	mov	r7, r0
 800aa72:	460d      	mov	r5, r1
 800aa74:	4614      	mov	r4, r2
 800aa76:	d510      	bpl.n	800aa9a <_svfiprintf_r+0x36>
 800aa78:	690b      	ldr	r3, [r1, #16]
 800aa7a:	b973      	cbnz	r3, 800aa9a <_svfiprintf_r+0x36>
 800aa7c:	2140      	movs	r1, #64	@ 0x40
 800aa7e:	f7ff fc01 	bl	800a284 <_malloc_r>
 800aa82:	6028      	str	r0, [r5, #0]
 800aa84:	6128      	str	r0, [r5, #16]
 800aa86:	b930      	cbnz	r0, 800aa96 <_svfiprintf_r+0x32>
 800aa88:	230c      	movs	r3, #12
 800aa8a:	603b      	str	r3, [r7, #0]
 800aa8c:	f04f 30ff 	mov.w	r0, #4294967295
 800aa90:	b01d      	add	sp, #116	@ 0x74
 800aa92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa96:	2340      	movs	r3, #64	@ 0x40
 800aa98:	616b      	str	r3, [r5, #20]
 800aa9a:	2300      	movs	r3, #0
 800aa9c:	9309      	str	r3, [sp, #36]	@ 0x24
 800aa9e:	2320      	movs	r3, #32
 800aaa0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800aaa4:	f8cd 800c 	str.w	r8, [sp, #12]
 800aaa8:	2330      	movs	r3, #48	@ 0x30
 800aaaa:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800ac48 <_svfiprintf_r+0x1e4>
 800aaae:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800aab2:	f04f 0901 	mov.w	r9, #1
 800aab6:	4623      	mov	r3, r4
 800aab8:	469a      	mov	sl, r3
 800aaba:	f813 2b01 	ldrb.w	r2, [r3], #1
 800aabe:	b10a      	cbz	r2, 800aac4 <_svfiprintf_r+0x60>
 800aac0:	2a25      	cmp	r2, #37	@ 0x25
 800aac2:	d1f9      	bne.n	800aab8 <_svfiprintf_r+0x54>
 800aac4:	ebba 0b04 	subs.w	fp, sl, r4
 800aac8:	d00b      	beq.n	800aae2 <_svfiprintf_r+0x7e>
 800aaca:	465b      	mov	r3, fp
 800aacc:	4622      	mov	r2, r4
 800aace:	4629      	mov	r1, r5
 800aad0:	4638      	mov	r0, r7
 800aad2:	f7ff ff6b 	bl	800a9ac <__ssputs_r>
 800aad6:	3001      	adds	r0, #1
 800aad8:	f000 80a7 	beq.w	800ac2a <_svfiprintf_r+0x1c6>
 800aadc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800aade:	445a      	add	r2, fp
 800aae0:	9209      	str	r2, [sp, #36]	@ 0x24
 800aae2:	f89a 3000 	ldrb.w	r3, [sl]
 800aae6:	2b00      	cmp	r3, #0
 800aae8:	f000 809f 	beq.w	800ac2a <_svfiprintf_r+0x1c6>
 800aaec:	2300      	movs	r3, #0
 800aaee:	f04f 32ff 	mov.w	r2, #4294967295
 800aaf2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800aaf6:	f10a 0a01 	add.w	sl, sl, #1
 800aafa:	9304      	str	r3, [sp, #16]
 800aafc:	9307      	str	r3, [sp, #28]
 800aafe:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ab02:	931a      	str	r3, [sp, #104]	@ 0x68
 800ab04:	4654      	mov	r4, sl
 800ab06:	2205      	movs	r2, #5
 800ab08:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ab0c:	484e      	ldr	r0, [pc, #312]	@ (800ac48 <_svfiprintf_r+0x1e4>)
 800ab0e:	f7f5 fb77 	bl	8000200 <memchr>
 800ab12:	9a04      	ldr	r2, [sp, #16]
 800ab14:	b9d8      	cbnz	r0, 800ab4e <_svfiprintf_r+0xea>
 800ab16:	06d0      	lsls	r0, r2, #27
 800ab18:	bf44      	itt	mi
 800ab1a:	2320      	movmi	r3, #32
 800ab1c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ab20:	0711      	lsls	r1, r2, #28
 800ab22:	bf44      	itt	mi
 800ab24:	232b      	movmi	r3, #43	@ 0x2b
 800ab26:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ab2a:	f89a 3000 	ldrb.w	r3, [sl]
 800ab2e:	2b2a      	cmp	r3, #42	@ 0x2a
 800ab30:	d015      	beq.n	800ab5e <_svfiprintf_r+0xfa>
 800ab32:	9a07      	ldr	r2, [sp, #28]
 800ab34:	4654      	mov	r4, sl
 800ab36:	2000      	movs	r0, #0
 800ab38:	f04f 0c0a 	mov.w	ip, #10
 800ab3c:	4621      	mov	r1, r4
 800ab3e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ab42:	3b30      	subs	r3, #48	@ 0x30
 800ab44:	2b09      	cmp	r3, #9
 800ab46:	d94b      	bls.n	800abe0 <_svfiprintf_r+0x17c>
 800ab48:	b1b0      	cbz	r0, 800ab78 <_svfiprintf_r+0x114>
 800ab4a:	9207      	str	r2, [sp, #28]
 800ab4c:	e014      	b.n	800ab78 <_svfiprintf_r+0x114>
 800ab4e:	eba0 0308 	sub.w	r3, r0, r8
 800ab52:	fa09 f303 	lsl.w	r3, r9, r3
 800ab56:	4313      	orrs	r3, r2
 800ab58:	9304      	str	r3, [sp, #16]
 800ab5a:	46a2      	mov	sl, r4
 800ab5c:	e7d2      	b.n	800ab04 <_svfiprintf_r+0xa0>
 800ab5e:	9b03      	ldr	r3, [sp, #12]
 800ab60:	1d19      	adds	r1, r3, #4
 800ab62:	681b      	ldr	r3, [r3, #0]
 800ab64:	9103      	str	r1, [sp, #12]
 800ab66:	2b00      	cmp	r3, #0
 800ab68:	bfbb      	ittet	lt
 800ab6a:	425b      	neglt	r3, r3
 800ab6c:	f042 0202 	orrlt.w	r2, r2, #2
 800ab70:	9307      	strge	r3, [sp, #28]
 800ab72:	9307      	strlt	r3, [sp, #28]
 800ab74:	bfb8      	it	lt
 800ab76:	9204      	strlt	r2, [sp, #16]
 800ab78:	7823      	ldrb	r3, [r4, #0]
 800ab7a:	2b2e      	cmp	r3, #46	@ 0x2e
 800ab7c:	d10a      	bne.n	800ab94 <_svfiprintf_r+0x130>
 800ab7e:	7863      	ldrb	r3, [r4, #1]
 800ab80:	2b2a      	cmp	r3, #42	@ 0x2a
 800ab82:	d132      	bne.n	800abea <_svfiprintf_r+0x186>
 800ab84:	9b03      	ldr	r3, [sp, #12]
 800ab86:	1d1a      	adds	r2, r3, #4
 800ab88:	681b      	ldr	r3, [r3, #0]
 800ab8a:	9203      	str	r2, [sp, #12]
 800ab8c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ab90:	3402      	adds	r4, #2
 800ab92:	9305      	str	r3, [sp, #20]
 800ab94:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800ac58 <_svfiprintf_r+0x1f4>
 800ab98:	7821      	ldrb	r1, [r4, #0]
 800ab9a:	2203      	movs	r2, #3
 800ab9c:	4650      	mov	r0, sl
 800ab9e:	f7f5 fb2f 	bl	8000200 <memchr>
 800aba2:	b138      	cbz	r0, 800abb4 <_svfiprintf_r+0x150>
 800aba4:	9b04      	ldr	r3, [sp, #16]
 800aba6:	eba0 000a 	sub.w	r0, r0, sl
 800abaa:	2240      	movs	r2, #64	@ 0x40
 800abac:	4082      	lsls	r2, r0
 800abae:	4313      	orrs	r3, r2
 800abb0:	3401      	adds	r4, #1
 800abb2:	9304      	str	r3, [sp, #16]
 800abb4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800abb8:	4824      	ldr	r0, [pc, #144]	@ (800ac4c <_svfiprintf_r+0x1e8>)
 800abba:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800abbe:	2206      	movs	r2, #6
 800abc0:	f7f5 fb1e 	bl	8000200 <memchr>
 800abc4:	2800      	cmp	r0, #0
 800abc6:	d036      	beq.n	800ac36 <_svfiprintf_r+0x1d2>
 800abc8:	4b21      	ldr	r3, [pc, #132]	@ (800ac50 <_svfiprintf_r+0x1ec>)
 800abca:	bb1b      	cbnz	r3, 800ac14 <_svfiprintf_r+0x1b0>
 800abcc:	9b03      	ldr	r3, [sp, #12]
 800abce:	3307      	adds	r3, #7
 800abd0:	f023 0307 	bic.w	r3, r3, #7
 800abd4:	3308      	adds	r3, #8
 800abd6:	9303      	str	r3, [sp, #12]
 800abd8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800abda:	4433      	add	r3, r6
 800abdc:	9309      	str	r3, [sp, #36]	@ 0x24
 800abde:	e76a      	b.n	800aab6 <_svfiprintf_r+0x52>
 800abe0:	fb0c 3202 	mla	r2, ip, r2, r3
 800abe4:	460c      	mov	r4, r1
 800abe6:	2001      	movs	r0, #1
 800abe8:	e7a8      	b.n	800ab3c <_svfiprintf_r+0xd8>
 800abea:	2300      	movs	r3, #0
 800abec:	3401      	adds	r4, #1
 800abee:	9305      	str	r3, [sp, #20]
 800abf0:	4619      	mov	r1, r3
 800abf2:	f04f 0c0a 	mov.w	ip, #10
 800abf6:	4620      	mov	r0, r4
 800abf8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800abfc:	3a30      	subs	r2, #48	@ 0x30
 800abfe:	2a09      	cmp	r2, #9
 800ac00:	d903      	bls.n	800ac0a <_svfiprintf_r+0x1a6>
 800ac02:	2b00      	cmp	r3, #0
 800ac04:	d0c6      	beq.n	800ab94 <_svfiprintf_r+0x130>
 800ac06:	9105      	str	r1, [sp, #20]
 800ac08:	e7c4      	b.n	800ab94 <_svfiprintf_r+0x130>
 800ac0a:	fb0c 2101 	mla	r1, ip, r1, r2
 800ac0e:	4604      	mov	r4, r0
 800ac10:	2301      	movs	r3, #1
 800ac12:	e7f0      	b.n	800abf6 <_svfiprintf_r+0x192>
 800ac14:	ab03      	add	r3, sp, #12
 800ac16:	9300      	str	r3, [sp, #0]
 800ac18:	462a      	mov	r2, r5
 800ac1a:	4b0e      	ldr	r3, [pc, #56]	@ (800ac54 <_svfiprintf_r+0x1f0>)
 800ac1c:	a904      	add	r1, sp, #16
 800ac1e:	4638      	mov	r0, r7
 800ac20:	f3af 8000 	nop.w
 800ac24:	1c42      	adds	r2, r0, #1
 800ac26:	4606      	mov	r6, r0
 800ac28:	d1d6      	bne.n	800abd8 <_svfiprintf_r+0x174>
 800ac2a:	89ab      	ldrh	r3, [r5, #12]
 800ac2c:	065b      	lsls	r3, r3, #25
 800ac2e:	f53f af2d 	bmi.w	800aa8c <_svfiprintf_r+0x28>
 800ac32:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ac34:	e72c      	b.n	800aa90 <_svfiprintf_r+0x2c>
 800ac36:	ab03      	add	r3, sp, #12
 800ac38:	9300      	str	r3, [sp, #0]
 800ac3a:	462a      	mov	r2, r5
 800ac3c:	4b05      	ldr	r3, [pc, #20]	@ (800ac54 <_svfiprintf_r+0x1f0>)
 800ac3e:	a904      	add	r1, sp, #16
 800ac40:	4638      	mov	r0, r7
 800ac42:	f000 f879 	bl	800ad38 <_printf_i>
 800ac46:	e7ed      	b.n	800ac24 <_svfiprintf_r+0x1c0>
 800ac48:	0800bafa 	.word	0x0800bafa
 800ac4c:	0800bb04 	.word	0x0800bb04
 800ac50:	00000000 	.word	0x00000000
 800ac54:	0800a9ad 	.word	0x0800a9ad
 800ac58:	0800bb00 	.word	0x0800bb00

0800ac5c <_printf_common>:
 800ac5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ac60:	4616      	mov	r6, r2
 800ac62:	4698      	mov	r8, r3
 800ac64:	688a      	ldr	r2, [r1, #8]
 800ac66:	690b      	ldr	r3, [r1, #16]
 800ac68:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800ac6c:	4293      	cmp	r3, r2
 800ac6e:	bfb8      	it	lt
 800ac70:	4613      	movlt	r3, r2
 800ac72:	6033      	str	r3, [r6, #0]
 800ac74:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800ac78:	4607      	mov	r7, r0
 800ac7a:	460c      	mov	r4, r1
 800ac7c:	b10a      	cbz	r2, 800ac82 <_printf_common+0x26>
 800ac7e:	3301      	adds	r3, #1
 800ac80:	6033      	str	r3, [r6, #0]
 800ac82:	6823      	ldr	r3, [r4, #0]
 800ac84:	0699      	lsls	r1, r3, #26
 800ac86:	bf42      	ittt	mi
 800ac88:	6833      	ldrmi	r3, [r6, #0]
 800ac8a:	3302      	addmi	r3, #2
 800ac8c:	6033      	strmi	r3, [r6, #0]
 800ac8e:	6825      	ldr	r5, [r4, #0]
 800ac90:	f015 0506 	ands.w	r5, r5, #6
 800ac94:	d106      	bne.n	800aca4 <_printf_common+0x48>
 800ac96:	f104 0a19 	add.w	sl, r4, #25
 800ac9a:	68e3      	ldr	r3, [r4, #12]
 800ac9c:	6832      	ldr	r2, [r6, #0]
 800ac9e:	1a9b      	subs	r3, r3, r2
 800aca0:	42ab      	cmp	r3, r5
 800aca2:	dc26      	bgt.n	800acf2 <_printf_common+0x96>
 800aca4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800aca8:	6822      	ldr	r2, [r4, #0]
 800acaa:	3b00      	subs	r3, #0
 800acac:	bf18      	it	ne
 800acae:	2301      	movne	r3, #1
 800acb0:	0692      	lsls	r2, r2, #26
 800acb2:	d42b      	bmi.n	800ad0c <_printf_common+0xb0>
 800acb4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800acb8:	4641      	mov	r1, r8
 800acba:	4638      	mov	r0, r7
 800acbc:	47c8      	blx	r9
 800acbe:	3001      	adds	r0, #1
 800acc0:	d01e      	beq.n	800ad00 <_printf_common+0xa4>
 800acc2:	6823      	ldr	r3, [r4, #0]
 800acc4:	6922      	ldr	r2, [r4, #16]
 800acc6:	f003 0306 	and.w	r3, r3, #6
 800acca:	2b04      	cmp	r3, #4
 800accc:	bf02      	ittt	eq
 800acce:	68e5      	ldreq	r5, [r4, #12]
 800acd0:	6833      	ldreq	r3, [r6, #0]
 800acd2:	1aed      	subeq	r5, r5, r3
 800acd4:	68a3      	ldr	r3, [r4, #8]
 800acd6:	bf0c      	ite	eq
 800acd8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800acdc:	2500      	movne	r5, #0
 800acde:	4293      	cmp	r3, r2
 800ace0:	bfc4      	itt	gt
 800ace2:	1a9b      	subgt	r3, r3, r2
 800ace4:	18ed      	addgt	r5, r5, r3
 800ace6:	2600      	movs	r6, #0
 800ace8:	341a      	adds	r4, #26
 800acea:	42b5      	cmp	r5, r6
 800acec:	d11a      	bne.n	800ad24 <_printf_common+0xc8>
 800acee:	2000      	movs	r0, #0
 800acf0:	e008      	b.n	800ad04 <_printf_common+0xa8>
 800acf2:	2301      	movs	r3, #1
 800acf4:	4652      	mov	r2, sl
 800acf6:	4641      	mov	r1, r8
 800acf8:	4638      	mov	r0, r7
 800acfa:	47c8      	blx	r9
 800acfc:	3001      	adds	r0, #1
 800acfe:	d103      	bne.n	800ad08 <_printf_common+0xac>
 800ad00:	f04f 30ff 	mov.w	r0, #4294967295
 800ad04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ad08:	3501      	adds	r5, #1
 800ad0a:	e7c6      	b.n	800ac9a <_printf_common+0x3e>
 800ad0c:	18e1      	adds	r1, r4, r3
 800ad0e:	1c5a      	adds	r2, r3, #1
 800ad10:	2030      	movs	r0, #48	@ 0x30
 800ad12:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800ad16:	4422      	add	r2, r4
 800ad18:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800ad1c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800ad20:	3302      	adds	r3, #2
 800ad22:	e7c7      	b.n	800acb4 <_printf_common+0x58>
 800ad24:	2301      	movs	r3, #1
 800ad26:	4622      	mov	r2, r4
 800ad28:	4641      	mov	r1, r8
 800ad2a:	4638      	mov	r0, r7
 800ad2c:	47c8      	blx	r9
 800ad2e:	3001      	adds	r0, #1
 800ad30:	d0e6      	beq.n	800ad00 <_printf_common+0xa4>
 800ad32:	3601      	adds	r6, #1
 800ad34:	e7d9      	b.n	800acea <_printf_common+0x8e>
	...

0800ad38 <_printf_i>:
 800ad38:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ad3c:	7e0f      	ldrb	r7, [r1, #24]
 800ad3e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800ad40:	2f78      	cmp	r7, #120	@ 0x78
 800ad42:	4691      	mov	r9, r2
 800ad44:	4680      	mov	r8, r0
 800ad46:	460c      	mov	r4, r1
 800ad48:	469a      	mov	sl, r3
 800ad4a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800ad4e:	d807      	bhi.n	800ad60 <_printf_i+0x28>
 800ad50:	2f62      	cmp	r7, #98	@ 0x62
 800ad52:	d80a      	bhi.n	800ad6a <_printf_i+0x32>
 800ad54:	2f00      	cmp	r7, #0
 800ad56:	f000 80d2 	beq.w	800aefe <_printf_i+0x1c6>
 800ad5a:	2f58      	cmp	r7, #88	@ 0x58
 800ad5c:	f000 80b9 	beq.w	800aed2 <_printf_i+0x19a>
 800ad60:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ad64:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800ad68:	e03a      	b.n	800ade0 <_printf_i+0xa8>
 800ad6a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800ad6e:	2b15      	cmp	r3, #21
 800ad70:	d8f6      	bhi.n	800ad60 <_printf_i+0x28>
 800ad72:	a101      	add	r1, pc, #4	@ (adr r1, 800ad78 <_printf_i+0x40>)
 800ad74:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ad78:	0800add1 	.word	0x0800add1
 800ad7c:	0800ade5 	.word	0x0800ade5
 800ad80:	0800ad61 	.word	0x0800ad61
 800ad84:	0800ad61 	.word	0x0800ad61
 800ad88:	0800ad61 	.word	0x0800ad61
 800ad8c:	0800ad61 	.word	0x0800ad61
 800ad90:	0800ade5 	.word	0x0800ade5
 800ad94:	0800ad61 	.word	0x0800ad61
 800ad98:	0800ad61 	.word	0x0800ad61
 800ad9c:	0800ad61 	.word	0x0800ad61
 800ada0:	0800ad61 	.word	0x0800ad61
 800ada4:	0800aee5 	.word	0x0800aee5
 800ada8:	0800ae0f 	.word	0x0800ae0f
 800adac:	0800ae9f 	.word	0x0800ae9f
 800adb0:	0800ad61 	.word	0x0800ad61
 800adb4:	0800ad61 	.word	0x0800ad61
 800adb8:	0800af07 	.word	0x0800af07
 800adbc:	0800ad61 	.word	0x0800ad61
 800adc0:	0800ae0f 	.word	0x0800ae0f
 800adc4:	0800ad61 	.word	0x0800ad61
 800adc8:	0800ad61 	.word	0x0800ad61
 800adcc:	0800aea7 	.word	0x0800aea7
 800add0:	6833      	ldr	r3, [r6, #0]
 800add2:	1d1a      	adds	r2, r3, #4
 800add4:	681b      	ldr	r3, [r3, #0]
 800add6:	6032      	str	r2, [r6, #0]
 800add8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800addc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800ade0:	2301      	movs	r3, #1
 800ade2:	e09d      	b.n	800af20 <_printf_i+0x1e8>
 800ade4:	6833      	ldr	r3, [r6, #0]
 800ade6:	6820      	ldr	r0, [r4, #0]
 800ade8:	1d19      	adds	r1, r3, #4
 800adea:	6031      	str	r1, [r6, #0]
 800adec:	0606      	lsls	r6, r0, #24
 800adee:	d501      	bpl.n	800adf4 <_printf_i+0xbc>
 800adf0:	681d      	ldr	r5, [r3, #0]
 800adf2:	e003      	b.n	800adfc <_printf_i+0xc4>
 800adf4:	0645      	lsls	r5, r0, #25
 800adf6:	d5fb      	bpl.n	800adf0 <_printf_i+0xb8>
 800adf8:	f9b3 5000 	ldrsh.w	r5, [r3]
 800adfc:	2d00      	cmp	r5, #0
 800adfe:	da03      	bge.n	800ae08 <_printf_i+0xd0>
 800ae00:	232d      	movs	r3, #45	@ 0x2d
 800ae02:	426d      	negs	r5, r5
 800ae04:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ae08:	4859      	ldr	r0, [pc, #356]	@ (800af70 <_printf_i+0x238>)
 800ae0a:	230a      	movs	r3, #10
 800ae0c:	e011      	b.n	800ae32 <_printf_i+0xfa>
 800ae0e:	6821      	ldr	r1, [r4, #0]
 800ae10:	6833      	ldr	r3, [r6, #0]
 800ae12:	0608      	lsls	r0, r1, #24
 800ae14:	f853 5b04 	ldr.w	r5, [r3], #4
 800ae18:	d402      	bmi.n	800ae20 <_printf_i+0xe8>
 800ae1a:	0649      	lsls	r1, r1, #25
 800ae1c:	bf48      	it	mi
 800ae1e:	b2ad      	uxthmi	r5, r5
 800ae20:	2f6f      	cmp	r7, #111	@ 0x6f
 800ae22:	4853      	ldr	r0, [pc, #332]	@ (800af70 <_printf_i+0x238>)
 800ae24:	6033      	str	r3, [r6, #0]
 800ae26:	bf14      	ite	ne
 800ae28:	230a      	movne	r3, #10
 800ae2a:	2308      	moveq	r3, #8
 800ae2c:	2100      	movs	r1, #0
 800ae2e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800ae32:	6866      	ldr	r6, [r4, #4]
 800ae34:	60a6      	str	r6, [r4, #8]
 800ae36:	2e00      	cmp	r6, #0
 800ae38:	bfa2      	ittt	ge
 800ae3a:	6821      	ldrge	r1, [r4, #0]
 800ae3c:	f021 0104 	bicge.w	r1, r1, #4
 800ae40:	6021      	strge	r1, [r4, #0]
 800ae42:	b90d      	cbnz	r5, 800ae48 <_printf_i+0x110>
 800ae44:	2e00      	cmp	r6, #0
 800ae46:	d04b      	beq.n	800aee0 <_printf_i+0x1a8>
 800ae48:	4616      	mov	r6, r2
 800ae4a:	fbb5 f1f3 	udiv	r1, r5, r3
 800ae4e:	fb03 5711 	mls	r7, r3, r1, r5
 800ae52:	5dc7      	ldrb	r7, [r0, r7]
 800ae54:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800ae58:	462f      	mov	r7, r5
 800ae5a:	42bb      	cmp	r3, r7
 800ae5c:	460d      	mov	r5, r1
 800ae5e:	d9f4      	bls.n	800ae4a <_printf_i+0x112>
 800ae60:	2b08      	cmp	r3, #8
 800ae62:	d10b      	bne.n	800ae7c <_printf_i+0x144>
 800ae64:	6823      	ldr	r3, [r4, #0]
 800ae66:	07df      	lsls	r7, r3, #31
 800ae68:	d508      	bpl.n	800ae7c <_printf_i+0x144>
 800ae6a:	6923      	ldr	r3, [r4, #16]
 800ae6c:	6861      	ldr	r1, [r4, #4]
 800ae6e:	4299      	cmp	r1, r3
 800ae70:	bfde      	ittt	le
 800ae72:	2330      	movle	r3, #48	@ 0x30
 800ae74:	f806 3c01 	strble.w	r3, [r6, #-1]
 800ae78:	f106 36ff 	addle.w	r6, r6, #4294967295
 800ae7c:	1b92      	subs	r2, r2, r6
 800ae7e:	6122      	str	r2, [r4, #16]
 800ae80:	f8cd a000 	str.w	sl, [sp]
 800ae84:	464b      	mov	r3, r9
 800ae86:	aa03      	add	r2, sp, #12
 800ae88:	4621      	mov	r1, r4
 800ae8a:	4640      	mov	r0, r8
 800ae8c:	f7ff fee6 	bl	800ac5c <_printf_common>
 800ae90:	3001      	adds	r0, #1
 800ae92:	d14a      	bne.n	800af2a <_printf_i+0x1f2>
 800ae94:	f04f 30ff 	mov.w	r0, #4294967295
 800ae98:	b004      	add	sp, #16
 800ae9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ae9e:	6823      	ldr	r3, [r4, #0]
 800aea0:	f043 0320 	orr.w	r3, r3, #32
 800aea4:	6023      	str	r3, [r4, #0]
 800aea6:	4833      	ldr	r0, [pc, #204]	@ (800af74 <_printf_i+0x23c>)
 800aea8:	2778      	movs	r7, #120	@ 0x78
 800aeaa:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800aeae:	6823      	ldr	r3, [r4, #0]
 800aeb0:	6831      	ldr	r1, [r6, #0]
 800aeb2:	061f      	lsls	r7, r3, #24
 800aeb4:	f851 5b04 	ldr.w	r5, [r1], #4
 800aeb8:	d402      	bmi.n	800aec0 <_printf_i+0x188>
 800aeba:	065f      	lsls	r7, r3, #25
 800aebc:	bf48      	it	mi
 800aebe:	b2ad      	uxthmi	r5, r5
 800aec0:	6031      	str	r1, [r6, #0]
 800aec2:	07d9      	lsls	r1, r3, #31
 800aec4:	bf44      	itt	mi
 800aec6:	f043 0320 	orrmi.w	r3, r3, #32
 800aeca:	6023      	strmi	r3, [r4, #0]
 800aecc:	b11d      	cbz	r5, 800aed6 <_printf_i+0x19e>
 800aece:	2310      	movs	r3, #16
 800aed0:	e7ac      	b.n	800ae2c <_printf_i+0xf4>
 800aed2:	4827      	ldr	r0, [pc, #156]	@ (800af70 <_printf_i+0x238>)
 800aed4:	e7e9      	b.n	800aeaa <_printf_i+0x172>
 800aed6:	6823      	ldr	r3, [r4, #0]
 800aed8:	f023 0320 	bic.w	r3, r3, #32
 800aedc:	6023      	str	r3, [r4, #0]
 800aede:	e7f6      	b.n	800aece <_printf_i+0x196>
 800aee0:	4616      	mov	r6, r2
 800aee2:	e7bd      	b.n	800ae60 <_printf_i+0x128>
 800aee4:	6833      	ldr	r3, [r6, #0]
 800aee6:	6825      	ldr	r5, [r4, #0]
 800aee8:	6961      	ldr	r1, [r4, #20]
 800aeea:	1d18      	adds	r0, r3, #4
 800aeec:	6030      	str	r0, [r6, #0]
 800aeee:	062e      	lsls	r6, r5, #24
 800aef0:	681b      	ldr	r3, [r3, #0]
 800aef2:	d501      	bpl.n	800aef8 <_printf_i+0x1c0>
 800aef4:	6019      	str	r1, [r3, #0]
 800aef6:	e002      	b.n	800aefe <_printf_i+0x1c6>
 800aef8:	0668      	lsls	r0, r5, #25
 800aefa:	d5fb      	bpl.n	800aef4 <_printf_i+0x1bc>
 800aefc:	8019      	strh	r1, [r3, #0]
 800aefe:	2300      	movs	r3, #0
 800af00:	6123      	str	r3, [r4, #16]
 800af02:	4616      	mov	r6, r2
 800af04:	e7bc      	b.n	800ae80 <_printf_i+0x148>
 800af06:	6833      	ldr	r3, [r6, #0]
 800af08:	1d1a      	adds	r2, r3, #4
 800af0a:	6032      	str	r2, [r6, #0]
 800af0c:	681e      	ldr	r6, [r3, #0]
 800af0e:	6862      	ldr	r2, [r4, #4]
 800af10:	2100      	movs	r1, #0
 800af12:	4630      	mov	r0, r6
 800af14:	f7f5 f974 	bl	8000200 <memchr>
 800af18:	b108      	cbz	r0, 800af1e <_printf_i+0x1e6>
 800af1a:	1b80      	subs	r0, r0, r6
 800af1c:	6060      	str	r0, [r4, #4]
 800af1e:	6863      	ldr	r3, [r4, #4]
 800af20:	6123      	str	r3, [r4, #16]
 800af22:	2300      	movs	r3, #0
 800af24:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800af28:	e7aa      	b.n	800ae80 <_printf_i+0x148>
 800af2a:	6923      	ldr	r3, [r4, #16]
 800af2c:	4632      	mov	r2, r6
 800af2e:	4649      	mov	r1, r9
 800af30:	4640      	mov	r0, r8
 800af32:	47d0      	blx	sl
 800af34:	3001      	adds	r0, #1
 800af36:	d0ad      	beq.n	800ae94 <_printf_i+0x15c>
 800af38:	6823      	ldr	r3, [r4, #0]
 800af3a:	079b      	lsls	r3, r3, #30
 800af3c:	d413      	bmi.n	800af66 <_printf_i+0x22e>
 800af3e:	68e0      	ldr	r0, [r4, #12]
 800af40:	9b03      	ldr	r3, [sp, #12]
 800af42:	4298      	cmp	r0, r3
 800af44:	bfb8      	it	lt
 800af46:	4618      	movlt	r0, r3
 800af48:	e7a6      	b.n	800ae98 <_printf_i+0x160>
 800af4a:	2301      	movs	r3, #1
 800af4c:	4632      	mov	r2, r6
 800af4e:	4649      	mov	r1, r9
 800af50:	4640      	mov	r0, r8
 800af52:	47d0      	blx	sl
 800af54:	3001      	adds	r0, #1
 800af56:	d09d      	beq.n	800ae94 <_printf_i+0x15c>
 800af58:	3501      	adds	r5, #1
 800af5a:	68e3      	ldr	r3, [r4, #12]
 800af5c:	9903      	ldr	r1, [sp, #12]
 800af5e:	1a5b      	subs	r3, r3, r1
 800af60:	42ab      	cmp	r3, r5
 800af62:	dcf2      	bgt.n	800af4a <_printf_i+0x212>
 800af64:	e7eb      	b.n	800af3e <_printf_i+0x206>
 800af66:	2500      	movs	r5, #0
 800af68:	f104 0619 	add.w	r6, r4, #25
 800af6c:	e7f5      	b.n	800af5a <_printf_i+0x222>
 800af6e:	bf00      	nop
 800af70:	0800bb0b 	.word	0x0800bb0b
 800af74:	0800bb1c 	.word	0x0800bb1c

0800af78 <__sflush_r>:
 800af78:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800af7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800af80:	0716      	lsls	r6, r2, #28
 800af82:	4605      	mov	r5, r0
 800af84:	460c      	mov	r4, r1
 800af86:	d454      	bmi.n	800b032 <__sflush_r+0xba>
 800af88:	684b      	ldr	r3, [r1, #4]
 800af8a:	2b00      	cmp	r3, #0
 800af8c:	dc02      	bgt.n	800af94 <__sflush_r+0x1c>
 800af8e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800af90:	2b00      	cmp	r3, #0
 800af92:	dd48      	ble.n	800b026 <__sflush_r+0xae>
 800af94:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800af96:	2e00      	cmp	r6, #0
 800af98:	d045      	beq.n	800b026 <__sflush_r+0xae>
 800af9a:	2300      	movs	r3, #0
 800af9c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800afa0:	682f      	ldr	r7, [r5, #0]
 800afa2:	6a21      	ldr	r1, [r4, #32]
 800afa4:	602b      	str	r3, [r5, #0]
 800afa6:	d030      	beq.n	800b00a <__sflush_r+0x92>
 800afa8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800afaa:	89a3      	ldrh	r3, [r4, #12]
 800afac:	0759      	lsls	r1, r3, #29
 800afae:	d505      	bpl.n	800afbc <__sflush_r+0x44>
 800afb0:	6863      	ldr	r3, [r4, #4]
 800afb2:	1ad2      	subs	r2, r2, r3
 800afb4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800afb6:	b10b      	cbz	r3, 800afbc <__sflush_r+0x44>
 800afb8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800afba:	1ad2      	subs	r2, r2, r3
 800afbc:	2300      	movs	r3, #0
 800afbe:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800afc0:	6a21      	ldr	r1, [r4, #32]
 800afc2:	4628      	mov	r0, r5
 800afc4:	47b0      	blx	r6
 800afc6:	1c43      	adds	r3, r0, #1
 800afc8:	89a3      	ldrh	r3, [r4, #12]
 800afca:	d106      	bne.n	800afda <__sflush_r+0x62>
 800afcc:	6829      	ldr	r1, [r5, #0]
 800afce:	291d      	cmp	r1, #29
 800afd0:	d82b      	bhi.n	800b02a <__sflush_r+0xb2>
 800afd2:	4a2a      	ldr	r2, [pc, #168]	@ (800b07c <__sflush_r+0x104>)
 800afd4:	410a      	asrs	r2, r1
 800afd6:	07d6      	lsls	r6, r2, #31
 800afd8:	d427      	bmi.n	800b02a <__sflush_r+0xb2>
 800afda:	2200      	movs	r2, #0
 800afdc:	6062      	str	r2, [r4, #4]
 800afde:	04d9      	lsls	r1, r3, #19
 800afe0:	6922      	ldr	r2, [r4, #16]
 800afe2:	6022      	str	r2, [r4, #0]
 800afe4:	d504      	bpl.n	800aff0 <__sflush_r+0x78>
 800afe6:	1c42      	adds	r2, r0, #1
 800afe8:	d101      	bne.n	800afee <__sflush_r+0x76>
 800afea:	682b      	ldr	r3, [r5, #0]
 800afec:	b903      	cbnz	r3, 800aff0 <__sflush_r+0x78>
 800afee:	6560      	str	r0, [r4, #84]	@ 0x54
 800aff0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800aff2:	602f      	str	r7, [r5, #0]
 800aff4:	b1b9      	cbz	r1, 800b026 <__sflush_r+0xae>
 800aff6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800affa:	4299      	cmp	r1, r3
 800affc:	d002      	beq.n	800b004 <__sflush_r+0x8c>
 800affe:	4628      	mov	r0, r5
 800b000:	f7ff fc8a 	bl	800a918 <_free_r>
 800b004:	2300      	movs	r3, #0
 800b006:	6363      	str	r3, [r4, #52]	@ 0x34
 800b008:	e00d      	b.n	800b026 <__sflush_r+0xae>
 800b00a:	2301      	movs	r3, #1
 800b00c:	4628      	mov	r0, r5
 800b00e:	47b0      	blx	r6
 800b010:	4602      	mov	r2, r0
 800b012:	1c50      	adds	r0, r2, #1
 800b014:	d1c9      	bne.n	800afaa <__sflush_r+0x32>
 800b016:	682b      	ldr	r3, [r5, #0]
 800b018:	2b00      	cmp	r3, #0
 800b01a:	d0c6      	beq.n	800afaa <__sflush_r+0x32>
 800b01c:	2b1d      	cmp	r3, #29
 800b01e:	d001      	beq.n	800b024 <__sflush_r+0xac>
 800b020:	2b16      	cmp	r3, #22
 800b022:	d11e      	bne.n	800b062 <__sflush_r+0xea>
 800b024:	602f      	str	r7, [r5, #0]
 800b026:	2000      	movs	r0, #0
 800b028:	e022      	b.n	800b070 <__sflush_r+0xf8>
 800b02a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b02e:	b21b      	sxth	r3, r3
 800b030:	e01b      	b.n	800b06a <__sflush_r+0xf2>
 800b032:	690f      	ldr	r7, [r1, #16]
 800b034:	2f00      	cmp	r7, #0
 800b036:	d0f6      	beq.n	800b026 <__sflush_r+0xae>
 800b038:	0793      	lsls	r3, r2, #30
 800b03a:	680e      	ldr	r6, [r1, #0]
 800b03c:	bf08      	it	eq
 800b03e:	694b      	ldreq	r3, [r1, #20]
 800b040:	600f      	str	r7, [r1, #0]
 800b042:	bf18      	it	ne
 800b044:	2300      	movne	r3, #0
 800b046:	eba6 0807 	sub.w	r8, r6, r7
 800b04a:	608b      	str	r3, [r1, #8]
 800b04c:	f1b8 0f00 	cmp.w	r8, #0
 800b050:	dde9      	ble.n	800b026 <__sflush_r+0xae>
 800b052:	6a21      	ldr	r1, [r4, #32]
 800b054:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b056:	4643      	mov	r3, r8
 800b058:	463a      	mov	r2, r7
 800b05a:	4628      	mov	r0, r5
 800b05c:	47b0      	blx	r6
 800b05e:	2800      	cmp	r0, #0
 800b060:	dc08      	bgt.n	800b074 <__sflush_r+0xfc>
 800b062:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b066:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b06a:	81a3      	strh	r3, [r4, #12]
 800b06c:	f04f 30ff 	mov.w	r0, #4294967295
 800b070:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b074:	4407      	add	r7, r0
 800b076:	eba8 0800 	sub.w	r8, r8, r0
 800b07a:	e7e7      	b.n	800b04c <__sflush_r+0xd4>
 800b07c:	dfbffffe 	.word	0xdfbffffe

0800b080 <_fflush_r>:
 800b080:	b538      	push	{r3, r4, r5, lr}
 800b082:	690b      	ldr	r3, [r1, #16]
 800b084:	4605      	mov	r5, r0
 800b086:	460c      	mov	r4, r1
 800b088:	b913      	cbnz	r3, 800b090 <_fflush_r+0x10>
 800b08a:	2500      	movs	r5, #0
 800b08c:	4628      	mov	r0, r5
 800b08e:	bd38      	pop	{r3, r4, r5, pc}
 800b090:	b118      	cbz	r0, 800b09a <_fflush_r+0x1a>
 800b092:	6a03      	ldr	r3, [r0, #32]
 800b094:	b90b      	cbnz	r3, 800b09a <_fflush_r+0x1a>
 800b096:	f7ff fa91 	bl	800a5bc <__sinit>
 800b09a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b09e:	2b00      	cmp	r3, #0
 800b0a0:	d0f3      	beq.n	800b08a <_fflush_r+0xa>
 800b0a2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b0a4:	07d0      	lsls	r0, r2, #31
 800b0a6:	d404      	bmi.n	800b0b2 <_fflush_r+0x32>
 800b0a8:	0599      	lsls	r1, r3, #22
 800b0aa:	d402      	bmi.n	800b0b2 <_fflush_r+0x32>
 800b0ac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b0ae:	f7ff fc04 	bl	800a8ba <__retarget_lock_acquire_recursive>
 800b0b2:	4628      	mov	r0, r5
 800b0b4:	4621      	mov	r1, r4
 800b0b6:	f7ff ff5f 	bl	800af78 <__sflush_r>
 800b0ba:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b0bc:	07da      	lsls	r2, r3, #31
 800b0be:	4605      	mov	r5, r0
 800b0c0:	d4e4      	bmi.n	800b08c <_fflush_r+0xc>
 800b0c2:	89a3      	ldrh	r3, [r4, #12]
 800b0c4:	059b      	lsls	r3, r3, #22
 800b0c6:	d4e1      	bmi.n	800b08c <_fflush_r+0xc>
 800b0c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b0ca:	f7ff fbf7 	bl	800a8bc <__retarget_lock_release_recursive>
 800b0ce:	e7dd      	b.n	800b08c <_fflush_r+0xc>

0800b0d0 <fiprintf>:
 800b0d0:	b40e      	push	{r1, r2, r3}
 800b0d2:	b503      	push	{r0, r1, lr}
 800b0d4:	4601      	mov	r1, r0
 800b0d6:	ab03      	add	r3, sp, #12
 800b0d8:	4805      	ldr	r0, [pc, #20]	@ (800b0f0 <fiprintf+0x20>)
 800b0da:	f853 2b04 	ldr.w	r2, [r3], #4
 800b0de:	6800      	ldr	r0, [r0, #0]
 800b0e0:	9301      	str	r3, [sp, #4]
 800b0e2:	f000 f87f 	bl	800b1e4 <_vfiprintf_r>
 800b0e6:	b002      	add	sp, #8
 800b0e8:	f85d eb04 	ldr.w	lr, [sp], #4
 800b0ec:	b003      	add	sp, #12
 800b0ee:	4770      	bx	lr
 800b0f0:	200000d4 	.word	0x200000d4

0800b0f4 <memmove>:
 800b0f4:	4288      	cmp	r0, r1
 800b0f6:	b510      	push	{r4, lr}
 800b0f8:	eb01 0402 	add.w	r4, r1, r2
 800b0fc:	d902      	bls.n	800b104 <memmove+0x10>
 800b0fe:	4284      	cmp	r4, r0
 800b100:	4623      	mov	r3, r4
 800b102:	d807      	bhi.n	800b114 <memmove+0x20>
 800b104:	1e43      	subs	r3, r0, #1
 800b106:	42a1      	cmp	r1, r4
 800b108:	d008      	beq.n	800b11c <memmove+0x28>
 800b10a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b10e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b112:	e7f8      	b.n	800b106 <memmove+0x12>
 800b114:	4402      	add	r2, r0
 800b116:	4601      	mov	r1, r0
 800b118:	428a      	cmp	r2, r1
 800b11a:	d100      	bne.n	800b11e <memmove+0x2a>
 800b11c:	bd10      	pop	{r4, pc}
 800b11e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b122:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b126:	e7f7      	b.n	800b118 <memmove+0x24>

0800b128 <abort>:
 800b128:	b508      	push	{r3, lr}
 800b12a:	2006      	movs	r0, #6
 800b12c:	f000 fa2e 	bl	800b58c <raise>
 800b130:	2001      	movs	r0, #1
 800b132:	f7f6 f973 	bl	800141c <_exit>

0800b136 <_realloc_r>:
 800b136:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b13a:	4680      	mov	r8, r0
 800b13c:	4615      	mov	r5, r2
 800b13e:	460c      	mov	r4, r1
 800b140:	b921      	cbnz	r1, 800b14c <_realloc_r+0x16>
 800b142:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b146:	4611      	mov	r1, r2
 800b148:	f7ff b89c 	b.w	800a284 <_malloc_r>
 800b14c:	b92a      	cbnz	r2, 800b15a <_realloc_r+0x24>
 800b14e:	f7ff fbe3 	bl	800a918 <_free_r>
 800b152:	2400      	movs	r4, #0
 800b154:	4620      	mov	r0, r4
 800b156:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b15a:	f000 fa33 	bl	800b5c4 <_malloc_usable_size_r>
 800b15e:	4285      	cmp	r5, r0
 800b160:	4606      	mov	r6, r0
 800b162:	d802      	bhi.n	800b16a <_realloc_r+0x34>
 800b164:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800b168:	d8f4      	bhi.n	800b154 <_realloc_r+0x1e>
 800b16a:	4629      	mov	r1, r5
 800b16c:	4640      	mov	r0, r8
 800b16e:	f7ff f889 	bl	800a284 <_malloc_r>
 800b172:	4607      	mov	r7, r0
 800b174:	2800      	cmp	r0, #0
 800b176:	d0ec      	beq.n	800b152 <_realloc_r+0x1c>
 800b178:	42b5      	cmp	r5, r6
 800b17a:	462a      	mov	r2, r5
 800b17c:	4621      	mov	r1, r4
 800b17e:	bf28      	it	cs
 800b180:	4632      	movcs	r2, r6
 800b182:	f7ff fb9c 	bl	800a8be <memcpy>
 800b186:	4621      	mov	r1, r4
 800b188:	4640      	mov	r0, r8
 800b18a:	f7ff fbc5 	bl	800a918 <_free_r>
 800b18e:	463c      	mov	r4, r7
 800b190:	e7e0      	b.n	800b154 <_realloc_r+0x1e>

0800b192 <__sfputc_r>:
 800b192:	6893      	ldr	r3, [r2, #8]
 800b194:	3b01      	subs	r3, #1
 800b196:	2b00      	cmp	r3, #0
 800b198:	b410      	push	{r4}
 800b19a:	6093      	str	r3, [r2, #8]
 800b19c:	da08      	bge.n	800b1b0 <__sfputc_r+0x1e>
 800b19e:	6994      	ldr	r4, [r2, #24]
 800b1a0:	42a3      	cmp	r3, r4
 800b1a2:	db01      	blt.n	800b1a8 <__sfputc_r+0x16>
 800b1a4:	290a      	cmp	r1, #10
 800b1a6:	d103      	bne.n	800b1b0 <__sfputc_r+0x1e>
 800b1a8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b1ac:	f000 b932 	b.w	800b414 <__swbuf_r>
 800b1b0:	6813      	ldr	r3, [r2, #0]
 800b1b2:	1c58      	adds	r0, r3, #1
 800b1b4:	6010      	str	r0, [r2, #0]
 800b1b6:	7019      	strb	r1, [r3, #0]
 800b1b8:	4608      	mov	r0, r1
 800b1ba:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b1be:	4770      	bx	lr

0800b1c0 <__sfputs_r>:
 800b1c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b1c2:	4606      	mov	r6, r0
 800b1c4:	460f      	mov	r7, r1
 800b1c6:	4614      	mov	r4, r2
 800b1c8:	18d5      	adds	r5, r2, r3
 800b1ca:	42ac      	cmp	r4, r5
 800b1cc:	d101      	bne.n	800b1d2 <__sfputs_r+0x12>
 800b1ce:	2000      	movs	r0, #0
 800b1d0:	e007      	b.n	800b1e2 <__sfputs_r+0x22>
 800b1d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b1d6:	463a      	mov	r2, r7
 800b1d8:	4630      	mov	r0, r6
 800b1da:	f7ff ffda 	bl	800b192 <__sfputc_r>
 800b1de:	1c43      	adds	r3, r0, #1
 800b1e0:	d1f3      	bne.n	800b1ca <__sfputs_r+0xa>
 800b1e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b1e4 <_vfiprintf_r>:
 800b1e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b1e8:	460d      	mov	r5, r1
 800b1ea:	b09d      	sub	sp, #116	@ 0x74
 800b1ec:	4614      	mov	r4, r2
 800b1ee:	4698      	mov	r8, r3
 800b1f0:	4606      	mov	r6, r0
 800b1f2:	b118      	cbz	r0, 800b1fc <_vfiprintf_r+0x18>
 800b1f4:	6a03      	ldr	r3, [r0, #32]
 800b1f6:	b90b      	cbnz	r3, 800b1fc <_vfiprintf_r+0x18>
 800b1f8:	f7ff f9e0 	bl	800a5bc <__sinit>
 800b1fc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b1fe:	07d9      	lsls	r1, r3, #31
 800b200:	d405      	bmi.n	800b20e <_vfiprintf_r+0x2a>
 800b202:	89ab      	ldrh	r3, [r5, #12]
 800b204:	059a      	lsls	r2, r3, #22
 800b206:	d402      	bmi.n	800b20e <_vfiprintf_r+0x2a>
 800b208:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b20a:	f7ff fb56 	bl	800a8ba <__retarget_lock_acquire_recursive>
 800b20e:	89ab      	ldrh	r3, [r5, #12]
 800b210:	071b      	lsls	r3, r3, #28
 800b212:	d501      	bpl.n	800b218 <_vfiprintf_r+0x34>
 800b214:	692b      	ldr	r3, [r5, #16]
 800b216:	b99b      	cbnz	r3, 800b240 <_vfiprintf_r+0x5c>
 800b218:	4629      	mov	r1, r5
 800b21a:	4630      	mov	r0, r6
 800b21c:	f000 f938 	bl	800b490 <__swsetup_r>
 800b220:	b170      	cbz	r0, 800b240 <_vfiprintf_r+0x5c>
 800b222:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b224:	07dc      	lsls	r4, r3, #31
 800b226:	d504      	bpl.n	800b232 <_vfiprintf_r+0x4e>
 800b228:	f04f 30ff 	mov.w	r0, #4294967295
 800b22c:	b01d      	add	sp, #116	@ 0x74
 800b22e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b232:	89ab      	ldrh	r3, [r5, #12]
 800b234:	0598      	lsls	r0, r3, #22
 800b236:	d4f7      	bmi.n	800b228 <_vfiprintf_r+0x44>
 800b238:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b23a:	f7ff fb3f 	bl	800a8bc <__retarget_lock_release_recursive>
 800b23e:	e7f3      	b.n	800b228 <_vfiprintf_r+0x44>
 800b240:	2300      	movs	r3, #0
 800b242:	9309      	str	r3, [sp, #36]	@ 0x24
 800b244:	2320      	movs	r3, #32
 800b246:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b24a:	f8cd 800c 	str.w	r8, [sp, #12]
 800b24e:	2330      	movs	r3, #48	@ 0x30
 800b250:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800b400 <_vfiprintf_r+0x21c>
 800b254:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b258:	f04f 0901 	mov.w	r9, #1
 800b25c:	4623      	mov	r3, r4
 800b25e:	469a      	mov	sl, r3
 800b260:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b264:	b10a      	cbz	r2, 800b26a <_vfiprintf_r+0x86>
 800b266:	2a25      	cmp	r2, #37	@ 0x25
 800b268:	d1f9      	bne.n	800b25e <_vfiprintf_r+0x7a>
 800b26a:	ebba 0b04 	subs.w	fp, sl, r4
 800b26e:	d00b      	beq.n	800b288 <_vfiprintf_r+0xa4>
 800b270:	465b      	mov	r3, fp
 800b272:	4622      	mov	r2, r4
 800b274:	4629      	mov	r1, r5
 800b276:	4630      	mov	r0, r6
 800b278:	f7ff ffa2 	bl	800b1c0 <__sfputs_r>
 800b27c:	3001      	adds	r0, #1
 800b27e:	f000 80a7 	beq.w	800b3d0 <_vfiprintf_r+0x1ec>
 800b282:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b284:	445a      	add	r2, fp
 800b286:	9209      	str	r2, [sp, #36]	@ 0x24
 800b288:	f89a 3000 	ldrb.w	r3, [sl]
 800b28c:	2b00      	cmp	r3, #0
 800b28e:	f000 809f 	beq.w	800b3d0 <_vfiprintf_r+0x1ec>
 800b292:	2300      	movs	r3, #0
 800b294:	f04f 32ff 	mov.w	r2, #4294967295
 800b298:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b29c:	f10a 0a01 	add.w	sl, sl, #1
 800b2a0:	9304      	str	r3, [sp, #16]
 800b2a2:	9307      	str	r3, [sp, #28]
 800b2a4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b2a8:	931a      	str	r3, [sp, #104]	@ 0x68
 800b2aa:	4654      	mov	r4, sl
 800b2ac:	2205      	movs	r2, #5
 800b2ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b2b2:	4853      	ldr	r0, [pc, #332]	@ (800b400 <_vfiprintf_r+0x21c>)
 800b2b4:	f7f4 ffa4 	bl	8000200 <memchr>
 800b2b8:	9a04      	ldr	r2, [sp, #16]
 800b2ba:	b9d8      	cbnz	r0, 800b2f4 <_vfiprintf_r+0x110>
 800b2bc:	06d1      	lsls	r1, r2, #27
 800b2be:	bf44      	itt	mi
 800b2c0:	2320      	movmi	r3, #32
 800b2c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b2c6:	0713      	lsls	r3, r2, #28
 800b2c8:	bf44      	itt	mi
 800b2ca:	232b      	movmi	r3, #43	@ 0x2b
 800b2cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b2d0:	f89a 3000 	ldrb.w	r3, [sl]
 800b2d4:	2b2a      	cmp	r3, #42	@ 0x2a
 800b2d6:	d015      	beq.n	800b304 <_vfiprintf_r+0x120>
 800b2d8:	9a07      	ldr	r2, [sp, #28]
 800b2da:	4654      	mov	r4, sl
 800b2dc:	2000      	movs	r0, #0
 800b2de:	f04f 0c0a 	mov.w	ip, #10
 800b2e2:	4621      	mov	r1, r4
 800b2e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b2e8:	3b30      	subs	r3, #48	@ 0x30
 800b2ea:	2b09      	cmp	r3, #9
 800b2ec:	d94b      	bls.n	800b386 <_vfiprintf_r+0x1a2>
 800b2ee:	b1b0      	cbz	r0, 800b31e <_vfiprintf_r+0x13a>
 800b2f0:	9207      	str	r2, [sp, #28]
 800b2f2:	e014      	b.n	800b31e <_vfiprintf_r+0x13a>
 800b2f4:	eba0 0308 	sub.w	r3, r0, r8
 800b2f8:	fa09 f303 	lsl.w	r3, r9, r3
 800b2fc:	4313      	orrs	r3, r2
 800b2fe:	9304      	str	r3, [sp, #16]
 800b300:	46a2      	mov	sl, r4
 800b302:	e7d2      	b.n	800b2aa <_vfiprintf_r+0xc6>
 800b304:	9b03      	ldr	r3, [sp, #12]
 800b306:	1d19      	adds	r1, r3, #4
 800b308:	681b      	ldr	r3, [r3, #0]
 800b30a:	9103      	str	r1, [sp, #12]
 800b30c:	2b00      	cmp	r3, #0
 800b30e:	bfbb      	ittet	lt
 800b310:	425b      	neglt	r3, r3
 800b312:	f042 0202 	orrlt.w	r2, r2, #2
 800b316:	9307      	strge	r3, [sp, #28]
 800b318:	9307      	strlt	r3, [sp, #28]
 800b31a:	bfb8      	it	lt
 800b31c:	9204      	strlt	r2, [sp, #16]
 800b31e:	7823      	ldrb	r3, [r4, #0]
 800b320:	2b2e      	cmp	r3, #46	@ 0x2e
 800b322:	d10a      	bne.n	800b33a <_vfiprintf_r+0x156>
 800b324:	7863      	ldrb	r3, [r4, #1]
 800b326:	2b2a      	cmp	r3, #42	@ 0x2a
 800b328:	d132      	bne.n	800b390 <_vfiprintf_r+0x1ac>
 800b32a:	9b03      	ldr	r3, [sp, #12]
 800b32c:	1d1a      	adds	r2, r3, #4
 800b32e:	681b      	ldr	r3, [r3, #0]
 800b330:	9203      	str	r2, [sp, #12]
 800b332:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b336:	3402      	adds	r4, #2
 800b338:	9305      	str	r3, [sp, #20]
 800b33a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800b410 <_vfiprintf_r+0x22c>
 800b33e:	7821      	ldrb	r1, [r4, #0]
 800b340:	2203      	movs	r2, #3
 800b342:	4650      	mov	r0, sl
 800b344:	f7f4 ff5c 	bl	8000200 <memchr>
 800b348:	b138      	cbz	r0, 800b35a <_vfiprintf_r+0x176>
 800b34a:	9b04      	ldr	r3, [sp, #16]
 800b34c:	eba0 000a 	sub.w	r0, r0, sl
 800b350:	2240      	movs	r2, #64	@ 0x40
 800b352:	4082      	lsls	r2, r0
 800b354:	4313      	orrs	r3, r2
 800b356:	3401      	adds	r4, #1
 800b358:	9304      	str	r3, [sp, #16]
 800b35a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b35e:	4829      	ldr	r0, [pc, #164]	@ (800b404 <_vfiprintf_r+0x220>)
 800b360:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b364:	2206      	movs	r2, #6
 800b366:	f7f4 ff4b 	bl	8000200 <memchr>
 800b36a:	2800      	cmp	r0, #0
 800b36c:	d03f      	beq.n	800b3ee <_vfiprintf_r+0x20a>
 800b36e:	4b26      	ldr	r3, [pc, #152]	@ (800b408 <_vfiprintf_r+0x224>)
 800b370:	bb1b      	cbnz	r3, 800b3ba <_vfiprintf_r+0x1d6>
 800b372:	9b03      	ldr	r3, [sp, #12]
 800b374:	3307      	adds	r3, #7
 800b376:	f023 0307 	bic.w	r3, r3, #7
 800b37a:	3308      	adds	r3, #8
 800b37c:	9303      	str	r3, [sp, #12]
 800b37e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b380:	443b      	add	r3, r7
 800b382:	9309      	str	r3, [sp, #36]	@ 0x24
 800b384:	e76a      	b.n	800b25c <_vfiprintf_r+0x78>
 800b386:	fb0c 3202 	mla	r2, ip, r2, r3
 800b38a:	460c      	mov	r4, r1
 800b38c:	2001      	movs	r0, #1
 800b38e:	e7a8      	b.n	800b2e2 <_vfiprintf_r+0xfe>
 800b390:	2300      	movs	r3, #0
 800b392:	3401      	adds	r4, #1
 800b394:	9305      	str	r3, [sp, #20]
 800b396:	4619      	mov	r1, r3
 800b398:	f04f 0c0a 	mov.w	ip, #10
 800b39c:	4620      	mov	r0, r4
 800b39e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b3a2:	3a30      	subs	r2, #48	@ 0x30
 800b3a4:	2a09      	cmp	r2, #9
 800b3a6:	d903      	bls.n	800b3b0 <_vfiprintf_r+0x1cc>
 800b3a8:	2b00      	cmp	r3, #0
 800b3aa:	d0c6      	beq.n	800b33a <_vfiprintf_r+0x156>
 800b3ac:	9105      	str	r1, [sp, #20]
 800b3ae:	e7c4      	b.n	800b33a <_vfiprintf_r+0x156>
 800b3b0:	fb0c 2101 	mla	r1, ip, r1, r2
 800b3b4:	4604      	mov	r4, r0
 800b3b6:	2301      	movs	r3, #1
 800b3b8:	e7f0      	b.n	800b39c <_vfiprintf_r+0x1b8>
 800b3ba:	ab03      	add	r3, sp, #12
 800b3bc:	9300      	str	r3, [sp, #0]
 800b3be:	462a      	mov	r2, r5
 800b3c0:	4b12      	ldr	r3, [pc, #72]	@ (800b40c <_vfiprintf_r+0x228>)
 800b3c2:	a904      	add	r1, sp, #16
 800b3c4:	4630      	mov	r0, r6
 800b3c6:	f3af 8000 	nop.w
 800b3ca:	4607      	mov	r7, r0
 800b3cc:	1c78      	adds	r0, r7, #1
 800b3ce:	d1d6      	bne.n	800b37e <_vfiprintf_r+0x19a>
 800b3d0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b3d2:	07d9      	lsls	r1, r3, #31
 800b3d4:	d405      	bmi.n	800b3e2 <_vfiprintf_r+0x1fe>
 800b3d6:	89ab      	ldrh	r3, [r5, #12]
 800b3d8:	059a      	lsls	r2, r3, #22
 800b3da:	d402      	bmi.n	800b3e2 <_vfiprintf_r+0x1fe>
 800b3dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b3de:	f7ff fa6d 	bl	800a8bc <__retarget_lock_release_recursive>
 800b3e2:	89ab      	ldrh	r3, [r5, #12]
 800b3e4:	065b      	lsls	r3, r3, #25
 800b3e6:	f53f af1f 	bmi.w	800b228 <_vfiprintf_r+0x44>
 800b3ea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b3ec:	e71e      	b.n	800b22c <_vfiprintf_r+0x48>
 800b3ee:	ab03      	add	r3, sp, #12
 800b3f0:	9300      	str	r3, [sp, #0]
 800b3f2:	462a      	mov	r2, r5
 800b3f4:	4b05      	ldr	r3, [pc, #20]	@ (800b40c <_vfiprintf_r+0x228>)
 800b3f6:	a904      	add	r1, sp, #16
 800b3f8:	4630      	mov	r0, r6
 800b3fa:	f7ff fc9d 	bl	800ad38 <_printf_i>
 800b3fe:	e7e4      	b.n	800b3ca <_vfiprintf_r+0x1e6>
 800b400:	0800bafa 	.word	0x0800bafa
 800b404:	0800bb04 	.word	0x0800bb04
 800b408:	00000000 	.word	0x00000000
 800b40c:	0800b1c1 	.word	0x0800b1c1
 800b410:	0800bb00 	.word	0x0800bb00

0800b414 <__swbuf_r>:
 800b414:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b416:	460e      	mov	r6, r1
 800b418:	4614      	mov	r4, r2
 800b41a:	4605      	mov	r5, r0
 800b41c:	b118      	cbz	r0, 800b426 <__swbuf_r+0x12>
 800b41e:	6a03      	ldr	r3, [r0, #32]
 800b420:	b90b      	cbnz	r3, 800b426 <__swbuf_r+0x12>
 800b422:	f7ff f8cb 	bl	800a5bc <__sinit>
 800b426:	69a3      	ldr	r3, [r4, #24]
 800b428:	60a3      	str	r3, [r4, #8]
 800b42a:	89a3      	ldrh	r3, [r4, #12]
 800b42c:	071a      	lsls	r2, r3, #28
 800b42e:	d501      	bpl.n	800b434 <__swbuf_r+0x20>
 800b430:	6923      	ldr	r3, [r4, #16]
 800b432:	b943      	cbnz	r3, 800b446 <__swbuf_r+0x32>
 800b434:	4621      	mov	r1, r4
 800b436:	4628      	mov	r0, r5
 800b438:	f000 f82a 	bl	800b490 <__swsetup_r>
 800b43c:	b118      	cbz	r0, 800b446 <__swbuf_r+0x32>
 800b43e:	f04f 37ff 	mov.w	r7, #4294967295
 800b442:	4638      	mov	r0, r7
 800b444:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b446:	6823      	ldr	r3, [r4, #0]
 800b448:	6922      	ldr	r2, [r4, #16]
 800b44a:	1a98      	subs	r0, r3, r2
 800b44c:	6963      	ldr	r3, [r4, #20]
 800b44e:	b2f6      	uxtb	r6, r6
 800b450:	4283      	cmp	r3, r0
 800b452:	4637      	mov	r7, r6
 800b454:	dc05      	bgt.n	800b462 <__swbuf_r+0x4e>
 800b456:	4621      	mov	r1, r4
 800b458:	4628      	mov	r0, r5
 800b45a:	f7ff fe11 	bl	800b080 <_fflush_r>
 800b45e:	2800      	cmp	r0, #0
 800b460:	d1ed      	bne.n	800b43e <__swbuf_r+0x2a>
 800b462:	68a3      	ldr	r3, [r4, #8]
 800b464:	3b01      	subs	r3, #1
 800b466:	60a3      	str	r3, [r4, #8]
 800b468:	6823      	ldr	r3, [r4, #0]
 800b46a:	1c5a      	adds	r2, r3, #1
 800b46c:	6022      	str	r2, [r4, #0]
 800b46e:	701e      	strb	r6, [r3, #0]
 800b470:	6962      	ldr	r2, [r4, #20]
 800b472:	1c43      	adds	r3, r0, #1
 800b474:	429a      	cmp	r2, r3
 800b476:	d004      	beq.n	800b482 <__swbuf_r+0x6e>
 800b478:	89a3      	ldrh	r3, [r4, #12]
 800b47a:	07db      	lsls	r3, r3, #31
 800b47c:	d5e1      	bpl.n	800b442 <__swbuf_r+0x2e>
 800b47e:	2e0a      	cmp	r6, #10
 800b480:	d1df      	bne.n	800b442 <__swbuf_r+0x2e>
 800b482:	4621      	mov	r1, r4
 800b484:	4628      	mov	r0, r5
 800b486:	f7ff fdfb 	bl	800b080 <_fflush_r>
 800b48a:	2800      	cmp	r0, #0
 800b48c:	d0d9      	beq.n	800b442 <__swbuf_r+0x2e>
 800b48e:	e7d6      	b.n	800b43e <__swbuf_r+0x2a>

0800b490 <__swsetup_r>:
 800b490:	b538      	push	{r3, r4, r5, lr}
 800b492:	4b29      	ldr	r3, [pc, #164]	@ (800b538 <__swsetup_r+0xa8>)
 800b494:	4605      	mov	r5, r0
 800b496:	6818      	ldr	r0, [r3, #0]
 800b498:	460c      	mov	r4, r1
 800b49a:	b118      	cbz	r0, 800b4a4 <__swsetup_r+0x14>
 800b49c:	6a03      	ldr	r3, [r0, #32]
 800b49e:	b90b      	cbnz	r3, 800b4a4 <__swsetup_r+0x14>
 800b4a0:	f7ff f88c 	bl	800a5bc <__sinit>
 800b4a4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b4a8:	0719      	lsls	r1, r3, #28
 800b4aa:	d422      	bmi.n	800b4f2 <__swsetup_r+0x62>
 800b4ac:	06da      	lsls	r2, r3, #27
 800b4ae:	d407      	bmi.n	800b4c0 <__swsetup_r+0x30>
 800b4b0:	2209      	movs	r2, #9
 800b4b2:	602a      	str	r2, [r5, #0]
 800b4b4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b4b8:	81a3      	strh	r3, [r4, #12]
 800b4ba:	f04f 30ff 	mov.w	r0, #4294967295
 800b4be:	e033      	b.n	800b528 <__swsetup_r+0x98>
 800b4c0:	0758      	lsls	r0, r3, #29
 800b4c2:	d512      	bpl.n	800b4ea <__swsetup_r+0x5a>
 800b4c4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b4c6:	b141      	cbz	r1, 800b4da <__swsetup_r+0x4a>
 800b4c8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b4cc:	4299      	cmp	r1, r3
 800b4ce:	d002      	beq.n	800b4d6 <__swsetup_r+0x46>
 800b4d0:	4628      	mov	r0, r5
 800b4d2:	f7ff fa21 	bl	800a918 <_free_r>
 800b4d6:	2300      	movs	r3, #0
 800b4d8:	6363      	str	r3, [r4, #52]	@ 0x34
 800b4da:	89a3      	ldrh	r3, [r4, #12]
 800b4dc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800b4e0:	81a3      	strh	r3, [r4, #12]
 800b4e2:	2300      	movs	r3, #0
 800b4e4:	6063      	str	r3, [r4, #4]
 800b4e6:	6923      	ldr	r3, [r4, #16]
 800b4e8:	6023      	str	r3, [r4, #0]
 800b4ea:	89a3      	ldrh	r3, [r4, #12]
 800b4ec:	f043 0308 	orr.w	r3, r3, #8
 800b4f0:	81a3      	strh	r3, [r4, #12]
 800b4f2:	6923      	ldr	r3, [r4, #16]
 800b4f4:	b94b      	cbnz	r3, 800b50a <__swsetup_r+0x7a>
 800b4f6:	89a3      	ldrh	r3, [r4, #12]
 800b4f8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800b4fc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b500:	d003      	beq.n	800b50a <__swsetup_r+0x7a>
 800b502:	4621      	mov	r1, r4
 800b504:	4628      	mov	r0, r5
 800b506:	f000 f88b 	bl	800b620 <__smakebuf_r>
 800b50a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b50e:	f013 0201 	ands.w	r2, r3, #1
 800b512:	d00a      	beq.n	800b52a <__swsetup_r+0x9a>
 800b514:	2200      	movs	r2, #0
 800b516:	60a2      	str	r2, [r4, #8]
 800b518:	6962      	ldr	r2, [r4, #20]
 800b51a:	4252      	negs	r2, r2
 800b51c:	61a2      	str	r2, [r4, #24]
 800b51e:	6922      	ldr	r2, [r4, #16]
 800b520:	b942      	cbnz	r2, 800b534 <__swsetup_r+0xa4>
 800b522:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800b526:	d1c5      	bne.n	800b4b4 <__swsetup_r+0x24>
 800b528:	bd38      	pop	{r3, r4, r5, pc}
 800b52a:	0799      	lsls	r1, r3, #30
 800b52c:	bf58      	it	pl
 800b52e:	6962      	ldrpl	r2, [r4, #20]
 800b530:	60a2      	str	r2, [r4, #8]
 800b532:	e7f4      	b.n	800b51e <__swsetup_r+0x8e>
 800b534:	2000      	movs	r0, #0
 800b536:	e7f7      	b.n	800b528 <__swsetup_r+0x98>
 800b538:	200000d4 	.word	0x200000d4

0800b53c <_raise_r>:
 800b53c:	291f      	cmp	r1, #31
 800b53e:	b538      	push	{r3, r4, r5, lr}
 800b540:	4605      	mov	r5, r0
 800b542:	460c      	mov	r4, r1
 800b544:	d904      	bls.n	800b550 <_raise_r+0x14>
 800b546:	2316      	movs	r3, #22
 800b548:	6003      	str	r3, [r0, #0]
 800b54a:	f04f 30ff 	mov.w	r0, #4294967295
 800b54e:	bd38      	pop	{r3, r4, r5, pc}
 800b550:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800b552:	b112      	cbz	r2, 800b55a <_raise_r+0x1e>
 800b554:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b558:	b94b      	cbnz	r3, 800b56e <_raise_r+0x32>
 800b55a:	4628      	mov	r0, r5
 800b55c:	f000 f830 	bl	800b5c0 <_getpid_r>
 800b560:	4622      	mov	r2, r4
 800b562:	4601      	mov	r1, r0
 800b564:	4628      	mov	r0, r5
 800b566:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b56a:	f000 b817 	b.w	800b59c <_kill_r>
 800b56e:	2b01      	cmp	r3, #1
 800b570:	d00a      	beq.n	800b588 <_raise_r+0x4c>
 800b572:	1c59      	adds	r1, r3, #1
 800b574:	d103      	bne.n	800b57e <_raise_r+0x42>
 800b576:	2316      	movs	r3, #22
 800b578:	6003      	str	r3, [r0, #0]
 800b57a:	2001      	movs	r0, #1
 800b57c:	e7e7      	b.n	800b54e <_raise_r+0x12>
 800b57e:	2100      	movs	r1, #0
 800b580:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800b584:	4620      	mov	r0, r4
 800b586:	4798      	blx	r3
 800b588:	2000      	movs	r0, #0
 800b58a:	e7e0      	b.n	800b54e <_raise_r+0x12>

0800b58c <raise>:
 800b58c:	4b02      	ldr	r3, [pc, #8]	@ (800b598 <raise+0xc>)
 800b58e:	4601      	mov	r1, r0
 800b590:	6818      	ldr	r0, [r3, #0]
 800b592:	f7ff bfd3 	b.w	800b53c <_raise_r>
 800b596:	bf00      	nop
 800b598:	200000d4 	.word	0x200000d4

0800b59c <_kill_r>:
 800b59c:	b538      	push	{r3, r4, r5, lr}
 800b59e:	4d07      	ldr	r5, [pc, #28]	@ (800b5bc <_kill_r+0x20>)
 800b5a0:	2300      	movs	r3, #0
 800b5a2:	4604      	mov	r4, r0
 800b5a4:	4608      	mov	r0, r1
 800b5a6:	4611      	mov	r1, r2
 800b5a8:	602b      	str	r3, [r5, #0]
 800b5aa:	f7f5 ff27 	bl	80013fc <_kill>
 800b5ae:	1c43      	adds	r3, r0, #1
 800b5b0:	d102      	bne.n	800b5b8 <_kill_r+0x1c>
 800b5b2:	682b      	ldr	r3, [r5, #0]
 800b5b4:	b103      	cbz	r3, 800b5b8 <_kill_r+0x1c>
 800b5b6:	6023      	str	r3, [r4, #0]
 800b5b8:	bd38      	pop	{r3, r4, r5, pc}
 800b5ba:	bf00      	nop
 800b5bc:	20001e48 	.word	0x20001e48

0800b5c0 <_getpid_r>:
 800b5c0:	f7f5 bf14 	b.w	80013ec <_getpid>

0800b5c4 <_malloc_usable_size_r>:
 800b5c4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b5c8:	1f18      	subs	r0, r3, #4
 800b5ca:	2b00      	cmp	r3, #0
 800b5cc:	bfbc      	itt	lt
 800b5ce:	580b      	ldrlt	r3, [r1, r0]
 800b5d0:	18c0      	addlt	r0, r0, r3
 800b5d2:	4770      	bx	lr

0800b5d4 <__swhatbuf_r>:
 800b5d4:	b570      	push	{r4, r5, r6, lr}
 800b5d6:	460c      	mov	r4, r1
 800b5d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b5dc:	2900      	cmp	r1, #0
 800b5de:	b096      	sub	sp, #88	@ 0x58
 800b5e0:	4615      	mov	r5, r2
 800b5e2:	461e      	mov	r6, r3
 800b5e4:	da0d      	bge.n	800b602 <__swhatbuf_r+0x2e>
 800b5e6:	89a3      	ldrh	r3, [r4, #12]
 800b5e8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b5ec:	f04f 0100 	mov.w	r1, #0
 800b5f0:	bf14      	ite	ne
 800b5f2:	2340      	movne	r3, #64	@ 0x40
 800b5f4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b5f8:	2000      	movs	r0, #0
 800b5fa:	6031      	str	r1, [r6, #0]
 800b5fc:	602b      	str	r3, [r5, #0]
 800b5fe:	b016      	add	sp, #88	@ 0x58
 800b600:	bd70      	pop	{r4, r5, r6, pc}
 800b602:	466a      	mov	r2, sp
 800b604:	f000 f848 	bl	800b698 <_fstat_r>
 800b608:	2800      	cmp	r0, #0
 800b60a:	dbec      	blt.n	800b5e6 <__swhatbuf_r+0x12>
 800b60c:	9901      	ldr	r1, [sp, #4]
 800b60e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b612:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b616:	4259      	negs	r1, r3
 800b618:	4159      	adcs	r1, r3
 800b61a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b61e:	e7eb      	b.n	800b5f8 <__swhatbuf_r+0x24>

0800b620 <__smakebuf_r>:
 800b620:	898b      	ldrh	r3, [r1, #12]
 800b622:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b624:	079d      	lsls	r5, r3, #30
 800b626:	4606      	mov	r6, r0
 800b628:	460c      	mov	r4, r1
 800b62a:	d507      	bpl.n	800b63c <__smakebuf_r+0x1c>
 800b62c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b630:	6023      	str	r3, [r4, #0]
 800b632:	6123      	str	r3, [r4, #16]
 800b634:	2301      	movs	r3, #1
 800b636:	6163      	str	r3, [r4, #20]
 800b638:	b003      	add	sp, #12
 800b63a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b63c:	ab01      	add	r3, sp, #4
 800b63e:	466a      	mov	r2, sp
 800b640:	f7ff ffc8 	bl	800b5d4 <__swhatbuf_r>
 800b644:	9f00      	ldr	r7, [sp, #0]
 800b646:	4605      	mov	r5, r0
 800b648:	4639      	mov	r1, r7
 800b64a:	4630      	mov	r0, r6
 800b64c:	f7fe fe1a 	bl	800a284 <_malloc_r>
 800b650:	b948      	cbnz	r0, 800b666 <__smakebuf_r+0x46>
 800b652:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b656:	059a      	lsls	r2, r3, #22
 800b658:	d4ee      	bmi.n	800b638 <__smakebuf_r+0x18>
 800b65a:	f023 0303 	bic.w	r3, r3, #3
 800b65e:	f043 0302 	orr.w	r3, r3, #2
 800b662:	81a3      	strh	r3, [r4, #12]
 800b664:	e7e2      	b.n	800b62c <__smakebuf_r+0xc>
 800b666:	89a3      	ldrh	r3, [r4, #12]
 800b668:	6020      	str	r0, [r4, #0]
 800b66a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b66e:	81a3      	strh	r3, [r4, #12]
 800b670:	9b01      	ldr	r3, [sp, #4]
 800b672:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b676:	b15b      	cbz	r3, 800b690 <__smakebuf_r+0x70>
 800b678:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b67c:	4630      	mov	r0, r6
 800b67e:	f000 f81d 	bl	800b6bc <_isatty_r>
 800b682:	b128      	cbz	r0, 800b690 <__smakebuf_r+0x70>
 800b684:	89a3      	ldrh	r3, [r4, #12]
 800b686:	f023 0303 	bic.w	r3, r3, #3
 800b68a:	f043 0301 	orr.w	r3, r3, #1
 800b68e:	81a3      	strh	r3, [r4, #12]
 800b690:	89a3      	ldrh	r3, [r4, #12]
 800b692:	431d      	orrs	r5, r3
 800b694:	81a5      	strh	r5, [r4, #12]
 800b696:	e7cf      	b.n	800b638 <__smakebuf_r+0x18>

0800b698 <_fstat_r>:
 800b698:	b538      	push	{r3, r4, r5, lr}
 800b69a:	4d07      	ldr	r5, [pc, #28]	@ (800b6b8 <_fstat_r+0x20>)
 800b69c:	2300      	movs	r3, #0
 800b69e:	4604      	mov	r4, r0
 800b6a0:	4608      	mov	r0, r1
 800b6a2:	4611      	mov	r1, r2
 800b6a4:	602b      	str	r3, [r5, #0]
 800b6a6:	f7f5 ff09 	bl	80014bc <_fstat>
 800b6aa:	1c43      	adds	r3, r0, #1
 800b6ac:	d102      	bne.n	800b6b4 <_fstat_r+0x1c>
 800b6ae:	682b      	ldr	r3, [r5, #0]
 800b6b0:	b103      	cbz	r3, 800b6b4 <_fstat_r+0x1c>
 800b6b2:	6023      	str	r3, [r4, #0]
 800b6b4:	bd38      	pop	{r3, r4, r5, pc}
 800b6b6:	bf00      	nop
 800b6b8:	20001e48 	.word	0x20001e48

0800b6bc <_isatty_r>:
 800b6bc:	b538      	push	{r3, r4, r5, lr}
 800b6be:	4d06      	ldr	r5, [pc, #24]	@ (800b6d8 <_isatty_r+0x1c>)
 800b6c0:	2300      	movs	r3, #0
 800b6c2:	4604      	mov	r4, r0
 800b6c4:	4608      	mov	r0, r1
 800b6c6:	602b      	str	r3, [r5, #0]
 800b6c8:	f7f5 ff08 	bl	80014dc <_isatty>
 800b6cc:	1c43      	adds	r3, r0, #1
 800b6ce:	d102      	bne.n	800b6d6 <_isatty_r+0x1a>
 800b6d0:	682b      	ldr	r3, [r5, #0]
 800b6d2:	b103      	cbz	r3, 800b6d6 <_isatty_r+0x1a>
 800b6d4:	6023      	str	r3, [r4, #0]
 800b6d6:	bd38      	pop	{r3, r4, r5, pc}
 800b6d8:	20001e48 	.word	0x20001e48

0800b6dc <_init>:
 800b6dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b6de:	bf00      	nop
 800b6e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b6e2:	bc08      	pop	{r3}
 800b6e4:	469e      	mov	lr, r3
 800b6e6:	4770      	bx	lr

0800b6e8 <_fini>:
 800b6e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b6ea:	bf00      	nop
 800b6ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b6ee:	bc08      	pop	{r3}
 800b6f0:	469e      	mov	lr, r3
 800b6f2:	4770      	bx	lr
