<?xml version="1.0" encoding="UTF-8"?>
<xd:component xmlns:xd="http://www.xilinx.com/xd" xd:vendor="xilinx.com" xd:library="xd" xd:name="dr" xd:version="1.00" xd:type="design">
  <xd:repository>
    <xd:file xd:name="xd_ip_db.xml"/>
  </xd:repository>
  <xd:instance xd:componentVdr="xilinx" xd:componentLib="aws-vu9p-f1" xd:componentVer="201920.1" xd:componentType="platform" xd:name="shell-v04261818" xd:componentRef="shell-v04261818">
    <xd:parameter xd:name="NUM_SI" xd:value="1" xd:instanceRef="slr0/interconnect_axilite_user_0"/>
    <xd:parameter xd:name="NUM_MI" xd:value="1" xd:instanceRef="slr0/interconnect_axilite_user_0"/>
    <xd:parameter xd:name="NUM_SI" xd:value="1" xd:instanceRef="slr1/interconnect_axilite_user_1"/>
    <xd:parameter xd:name="NUM_MI" xd:value="3" xd:instanceRef="slr1/interconnect_axilite_user_1"/>
    <xd:parameter xd:name="M01_HAS_REGSLICE" xd:value="1" xd:instanceRef="slr1/interconnect_axilite_user_1"/>
    <xd:parameter xd:name="M02_HAS_REGSLICE" xd:value="1" xd:instanceRef="slr1/interconnect_axilite_user_1"/>
    <xd:parameter xd:name="NUM_SI" xd:value="1" xd:instanceRef="slr2/interconnect_axilite_user_2"/>
    <xd:parameter xd:name="NUM_MI" xd:value="1" xd:instanceRef="slr2/interconnect_axilite_user_2"/>
  </xd:instance>
  <xd:instance xd:componentVdr="xilinx.com" xd:componentLib="hls" xd:componentVer="1.0" xd:componentType="accelerator" xd:name="matmul_naive_1" xd:componentRef="matmul_naive"/>
  <xd:instance xd:componentVdr="xilinx.com" xd:componentLib="hls" xd:componentVer="1.0" xd:componentType="accelerator" xd:name="matmul_partition_1" xd:componentRef="matmul_partition"/>
  <xd:connection>
    <xd:busInterface xd:name="slr1/interconnect_axilite_user_1_M01_AXI" xd:instanceRef="shell-v04261818" xd:componentRef="axi_interconnect"/>
    <xd:busInterface xd:name="s_axi_control" xd:instanceRef="matmul_naive_1"/>
  </xd:connection>
  <xd:connection>
    <xd:busInterface xd:name="m_axi_gmem" xd:instanceRef="matmul_naive_1"/>
    <xd:busInterface xd:name="memory_subsystem" xd:instanceRef="shell-v04261818" xd:memssSegments="M01_AXI_MEM00" xd:componentRef="sdx_memory_subsystem"/>
  </xd:connection>
  <xd:connection>
    <xd:busInterface xd:name="slr1/interconnect_axilite_user_1_M02_AXI" xd:instanceRef="shell-v04261818" xd:componentRef="axi_interconnect"/>
    <xd:busInterface xd:name="s_axi_control" xd:instanceRef="matmul_partition_1"/>
  </xd:connection>
  <xd:connection>
    <xd:busInterface xd:name="m_axi_gmem" xd:instanceRef="matmul_partition_1"/>
    <xd:busInterface xd:name="memory_subsystem" xd:instanceRef="shell-v04261818" xd:memssSegments="M01_AXI_MEM00" xd:componentRef="sdx_memory_subsystem"/>
  </xd:connection>
  <xd:connection>
    <xd:port xd:name="kernel_clk_clk" xd:instanceRef="shell-v04261818"/>
    <xd:port xd:name="slr1/interconnect_axilite_user_1_M01_ACLK" xd:instanceRef="shell-v04261818"/>
    <xd:port xd:name="slr1/interconnect_axilite_user_1_M02_ACLK" xd:instanceRef="shell-v04261818"/>
    <xd:port xd:name="ap_clk" xd:instanceRef="matmul_naive_1"/>
    <xd:port xd:name="ap_clk" xd:instanceRef="matmul_partition_1"/>
  </xd:connection>
  <xd:connection>
    <xd:port xd:name="slr1/psr_kernel_clk_1_interconnect_aresetn" xd:instanceRef="shell-v04261818"/>
    <xd:port xd:name="slr1/interconnect_axilite_user_1_M01_ARESETN" xd:instanceRef="shell-v04261818"/>
    <xd:port xd:name="slr1/interconnect_axilite_user_1_M02_ARESETN" xd:instanceRef="shell-v04261818"/>
  </xd:connection>
  <xd:connection>
    <xd:port xd:name="slr1/psr_kernel_clk_1_peripheral_aresetn" xd:instanceRef="shell-v04261818"/>
    <xd:port xd:name="ap_rst_n" xd:instanceRef="matmul_naive_1"/>
    <xd:port xd:name="ap_rst_n" xd:instanceRef="matmul_partition_1"/>
  </xd:connection>
</xd:component>
