[View]
Entity=mig_dataproc_top_tb
Architecture=tb_architecture
TopLevelType=1
[file:D:\Telops\Common_HDL\DDR_Ctrl\src\DDR_interface\compile_DDR_Interface_full.do]
File Time Lo=-1520390144
File Time Hi=29997388
Enabled=1
State=Modified
[file:D:\Telops\Common_HDL\DDR_Ctrl\src\MIG_dataproc\compile_MIG_dataproc_full.do]
File Time Lo=1490553344
File Time Hi=29909661
Enabled=1
State=Modified
[file:D:\Telops\Common_HDL\DDR_Ctrl\src\Model\compile_ddr_model.do]
File Time Lo=1410553344
File Time Hi=29909661
Enabled=1
State=Modified
[file:D:\Telops\Common_HDL\DDR_Ctrl\src\Model\mt46v128m4.vhd]
File Time Lo=1410553344
File Time Hi=29909661
Enabled=1
State=Compiled
[file:D:\Telops\Common_HDL\DDR_Ctrl\src\Model\DDR_Command_Decoder.vhd]
File Time Lo=1410553344
File Time Hi=29909661
Enabled=1
State=Compiled
[file:D:\Telops\Common_HDL\DDR_Ctrl\src\Model\DDR_define.vhd]
File Time Lo=1410553344
File Time Hi=29909661
Enabled=1
State=Compiled
[file:D:\Telops\Common_HDL\DDR_Ctrl\src\Model\DDR_Registers.vhd]
File Time Lo=1410553344
File Time Hi=29909661
Enabled=1
State=Compiled
[file:D:\Telops\Common_HDL\DDR_Ctrl\src\Model\MT36VDDF25672G.bde]
File Time Lo=1410553344
File Time Hi=29909661
Enabled=1
State=Compiled
[file:D:\Telops\Common_HDL\DDR_Ctrl\src\MIG_dataproc\MIG_dataproc_top.bde]
File Time Lo=-842421504
File Time Hi=29997173
Enabled=1
State=Compiled
[file:D:\Telops\Common_HDL\DDR_Ctrl\src\MIG_dataproc\ddr_dcm.vhd]
File Time Lo=884896256
File Time Hi=29910864
Enabled=1
State=Compiled
[file:D:\Telops\Common_HDL\DDR_Ctrl\src\MIG_dataproc\intf_acces_gen.vhd]
File Time Lo=-534964992
File Time Hi=29997401
Enabled=1
State=Compiled
[file:D:\Telops\Common_HDL\DDR_Ctrl\src\MIG_dataproc\main_dcm.vhd]
File Time Lo=664896256
File Time Hi=29910864
Enabled=1
State=Compiled
[file:.\compile\MT36VDDF25672G.vhd]
Generated=TRUE
File Time Lo=-1813629952
File Time Hi=29993161
Enabled=1
State=Compiled
[file:.\compile\MIG_dataproc_top.vhd]
Generated=TRUE
File Time Lo=-822421504
File Time Hi=29997173
Enabled=1
State=Compiled
[file:.\src\Testbench\mig_dataproc_top_TB.vhd]
File Time Lo=-1679489792
File Time Hi=29988701
Enabled=1
State=Compiled
[file:.\src\Testbench\Waveform.awf]
File Time Lo=-833629952
File Time Hi=29993161
Enabled=1
State=Modified
[file:D:\Telops\Common_HDL\DDR_Ctrl\src\DDR_tester\adr_gen.vhd]
File Time Lo=1350553344
File Time Hi=29909661
Enabled=1
State=Compiled
[file:D:\Telops\Common_HDL\DDR_Ctrl\src\DDR_tester\compile_tester.do]
File Time Lo=-1868105984
File Time Hi=29994553
Enabled=1
State=Modified
[file:D:\Telops\Common_HDL\DDR_Ctrl\src\DDR_tester\dat_gen.vhd]
File Time Lo=1350553344
File Time Hi=29909661
Enabled=1
State=Compiled
[file:D:\Telops\Common_HDL\DDR_Ctrl\src\DDR_tester\dat_path.vhd]
File Time Lo=1350553344
File Time Hi=29909661
Enabled=1
State=Compiled
[file:D:\Telops\Common_HDL\DDR_Ctrl\src\DDR_tester\ddr_tester.bde]
File Time Lo=1835608320
File Time Hi=29988705
Enabled=1
State=Compiled
[file:D:\Telops\Common_HDL\DDR_Ctrl\src\DDR_tester\mctrl_iface.vhd]
File Time Lo=-1809755136
File Time Hi=29988540
Enabled=1
State=Compiled
[file:.\compile\ddr_tester.vhd]
Generated=TRUE
File Time Lo=1001337344
File Time Hi=29993161
Enabled=1
State=Compiled
[file:D:\Telops\Common_HDL\DDR_Ctrl\ddr_wrapper_128d_27a_r1\compile_complete.do]
File Time Lo=1170553344
File Time Hi=29909661
Enabled=1
State=Modified
[file:D:\Telops\Common_HDL\DDR_Ctrl\ddr_wrapper_128d_27a_r1\ddr_wrapper_128d_27a_r1.vhd]
File Time Lo=1892545792
File Time Hi=29997173
Enabled=1
State=Compiled
[file:D:\Telops\Common_HDL\DDR_Ctrl\src\DDR_interface\DDR_Interface_FSM.vhd]
File Time Lo=1450553344
File Time Hi=29909661
Enabled=1
State=Compiled
[file:D:\Telops\Common_HDL\DDR_Ctrl\src\DDR_interface\ddr_top.bde]
File Time Lo=-1087454208
File Time Hi=29997172
Enabled=1
State=Compiled
[file:D:\Telops\Common_HDL\DDR_Ctrl\src\DDR_interface\mig_adapt.vhd]
File Time Lo=-979997696
File Time Hi=29997400
Enabled=1
State=Compiled
[file:D:\Telops\Common_HDL\DDR_Ctrl\src\DDR_interface\DDR_Interface.vhd]
File Time Lo=1906269440
File Time Hi=29924360
Enabled=1
State=Compiled
[file:D:\Telops\Common_HDL\DDR_Ctrl\src\UCF\IFTIRS processing\EFP-00186_DIMM.ucf]
File Time Lo=1224896256
File Time Hi=29910864
Enabled=1
State=Modified
[file:.\compile\ddr_top.vhd]
Generated=TRUE
File Time Lo=1232545792
File Time Hi=29997173
Enabled=1
State=Compiled
[file:D:\Telops\Common_HDL\Utilities\wiredly.vhd]
File Time Lo=-96984832
File Time Hi=29906066
Enabled=1
State=Compiled
[file:D:\Telops\Common_HDL\DDR_Ctrl\src\DDR_tester\ddr_test_sm.asf]
File Time Lo=1886269440
File Time Hi=29924360
Enabled=1
State=Compiled
[file:.\compile\ddr_test_sm.vhd]
Generated=TRUE
File Time Lo=1291856128
File Time Hi=29941807
Enabled=1
State=Compiled
[file:D:\Telops\Common_HDL\DDR_Ctrl\src\MIG\compile_MIG.do]
File Time Lo=1490553344
File Time Hi=29909661
Enabled=1
State=Modified
[file:D:\Telops\Common_HDL\DDR_Ctrl\src\MIG\mem_interface_top.vhd]
File Time Lo=434121472
File Time Hi=29973218
Enabled=1
State=Compiled
[file:D:\Telops\Common_HDL\DDR_Ctrl\src\MIG\mem_interface_top_backend_fifos_0.vhd]
File Time Lo=-855380224
File Time Hi=29910243
Enabled=1
State=Compiled
[file:D:\Telops\Common_HDL\DDR_Ctrl\src\MIG\mem_interface_top_controller_iobs_0.vhd]
File Time Lo=-855380224
File Time Hi=29910243
Enabled=1
State=Compiled
[file:D:\Telops\Common_HDL\DDR_Ctrl\src\MIG\mem_interface_top_data_path_0.vhd]
File Time Lo=-977325312
File Time Hi=29986321
Enabled=1
State=Compiled
[file:D:\Telops\Common_HDL\DDR_Ctrl\src\MIG\mem_interface_top_data_path_iobs_0.vhd]
File Time Lo=-855380224
File Time Hi=29910243
Enabled=1
State=Compiled
[file:D:\Telops\Common_HDL\DDR_Ctrl\src\MIG\mem_interface_top_data_tap_inc.vhd]
File Time Lo=-855380224
File Time Hi=29910243
Enabled=1
State=Compiled
[file:D:\Telops\Common_HDL\DDR_Ctrl\src\MIG\mem_interface_top_data_write_0.vhd]
File Time Lo=-855380224
File Time Hi=29910243
Enabled=1
State=Compiled
[file:D:\Telops\Common_HDL\DDR_Ctrl\src\MIG\mem_interface_top_ddr_controller_0.vhd]
File Time Lo=-977325312
File Time Hi=29986321
Enabled=1
State=Compiled
[file:D:\Telops\Common_HDL\DDR_Ctrl\src\MIG\mem_interface_top_idelay_ctrl.vhd]
File Time Lo=1559609856
File Time Hi=29997389
Enabled=1
State=Compiled
[file:D:\Telops\Common_HDL\DDR_Ctrl\src\MIG\mem_interface_top_infrastructure.vhd]
File Time Lo=-855380224
File Time Hi=29910243
Enabled=1
State=Compiled
[file:D:\Telops\Common_HDL\DDR_Ctrl\src\MIG\mem_interface_top_infrastructure_iobs_0.vhd]
File Time Lo=-855380224
File Time Hi=29910243
Enabled=1
State=Compiled
[file:D:\Telops\Common_HDL\DDR_Ctrl\src\MIG\mem_interface_top_iobs_0.vhd]
File Time Lo=-855380224
File Time Hi=29910243
Enabled=1
State=Compiled
[file:D:\Telops\Common_HDL\DDR_Ctrl\src\MIG\mem_interface_top_parameters_0.vhd]
File Time Lo=-1867585024
File Time Hi=29997168
Enabled=1
State=Compiled
[file:D:\Telops\Common_HDL\DDR_Ctrl\src\MIG\mem_interface_top_pattern_compare4.vhd]
File Time Lo=-855380224
File Time Hi=29910243
Enabled=1
State=Compiled
[file:D:\Telops\Common_HDL\DDR_Ctrl\src\MIG\mem_interface_top_RAM_D_0.vhd]
File Time Lo=-855380224
File Time Hi=29910243
Enabled=1
State=Compiled
[file:D:\Telops\Common_HDL\DDR_Ctrl\src\MIG\mem_interface_top_rd_data_0.vhd]
File Time Lo=-855380224
File Time Hi=29910243
Enabled=1
State=Compiled
[file:D:\Telops\Common_HDL\DDR_Ctrl\src\MIG\mem_interface_top_rd_data_fifo_0.vhd]
File Time Lo=-855380224
File Time Hi=29910243
Enabled=1
State=Compiled
[file:D:\Telops\Common_HDL\DDR_Ctrl\src\MIG\mem_interface_top_rd_wr_addr_fifo_0.vhd]
File Time Lo=-855380224
File Time Hi=29910243
Enabled=1
State=Compiled
[file:D:\Telops\Common_HDL\DDR_Ctrl\src\MIG\mem_interface_top_tap_ctrl_0.vhd]
File Time Lo=2060959744
File Time Hi=29993761
Enabled=1
State=Compiled
[file:D:\Telops\Common_HDL\DDR_Ctrl\src\MIG\mem_interface_top_tap_logic_0.vhd]
File Time Lo=-855380224
File Time Hi=29910243
Enabled=1
State=Compiled
[file:D:\Telops\Common_HDL\DDR_Ctrl\src\MIG\mem_interface_top_top_0.vhd]
File Time Lo=-1283144704
File Time Hi=29996998
Enabled=1
State=Compiled
[file:D:\Telops\Common_HDL\DDR_Ctrl\src\MIG\mem_interface_top_user_interface_0.vhd]
File Time Lo=-855380224
File Time Hi=29910243
Enabled=1
State=Compiled
[file:D:\Telops\Common_HDL\DDR_Ctrl\src\MIG\mem_interface_top_v4_dq_iob.vhd]
File Time Lo=-855380224
File Time Hi=29910243
Enabled=1
State=Compiled
[file:D:\Telops\Common_HDL\DDR_Ctrl\src\MIG\mem_interface_top_v4_dqs_iob.vhd]
File Time Lo=-855380224
File Time Hi=29910243
Enabled=1
State=Compiled
[file:D:\Telops\Common_HDL\DDR_Ctrl\src\MIG\mem_interface_top_wr_data_fifo_8.vhd]
File Time Lo=-855380224
File Time Hi=29910243
Enabled=1
State=Compiled
[file:D:\Telops\Common_HDL\DDR_Ctrl\src\MIG\mem_interface_top_wr_data_fifo_16.vhd]
File Time Lo=-855380224
File Time Hi=29910243
Enabled=1
State=Compiled
[file:D:\Telops\Common_HDL\DDR_Ctrl\ddr_wrapper_128d_27a_r1\make_ngc.do]
File Time Lo=-977325312
File Time Hi=29986321
Enabled=1
State=Modified
[file:.\src\.svn\format]
File Time Lo=576008192
File Time Hi=29910898
Enabled=1
[file:.\src\.svn\entries]
File Time Lo=-1948105984
File Time Hi=29994553
Enabled=1
[file:.\src\MIG\.svn\format]
File Time Lo=576008192
File Time Hi=29910898
Enabled=1
[file:.\src\MIG\.svn\entries]
File Time Lo=-1868105984
File Time Hi=29994553
Enabled=1
[file:.\src\Model\.svn\format]
File Time Lo=576008192
File Time Hi=29910898
Enabled=1
[file:.\src\Model\.svn\entries]
File Time Lo=-1868105984
File Time Hi=29994553
Enabled=1
[file:.\src\Top\.svn\format]
File Time Lo=576008192
File Time Hi=29910898
Enabled=1
[file:.\src\Top\.svn\entries]
File Time Lo=-1868105984
File Time Hi=29994553
Enabled=1
[file:.\src\Testbench\.svn\format]
File Time Lo=576008192
File Time Hi=29910898
Enabled=1
[file:.\src\Testbench\.svn\entries]
File Time Lo=-1868105984
File Time Hi=29994553
Enabled=1
[file:.\src\Testbench\.svn\props\mig_dataproc_top_TB.vhd.svn-work]
File Time Lo=0
File Time Hi=0
Enabled=1
[file:.\src\Testbench\.svn\props\Waveform.awf.svn-work]
File Time Lo=0
File Time Hi=0
Enabled=1
[file:.\src\Tester\.svn\format]
File Time Lo=576008192
File Time Hi=29910898
Enabled=1
[file:.\src\Tester\.svn\entries]
File Time Lo=-1868105984
File Time Hi=29994553
Enabled=1
[file:.\src\NGC\.svn\format]
File Time Lo=576008192
File Time Hi=29910898
Enabled=1
[file:.\src\NGC\.svn\entries]
File Time Lo=-1868105984
File Time Hi=29994553
Enabled=1
[file:.\src\DDR_Interface\.svn\format]
File Time Lo=576008192
File Time Hi=29910898
Enabled=1
[file:.\src\DDR_Interface\.svn\entries]
File Time Lo=-1868105984
File Time Hi=29994553
Enabled=1
[file:.\src\UCF\.svn\format]
File Time Lo=576008192
File Time Hi=29910898
Enabled=1
[file:.\src\UCF\.svn\entries]
File Time Lo=-1868105984
File Time Hi=29994553
Enabled=1
[file:D:\Telops\Common_HDL\DDR_Ctrl\src\DDR_interface\ddr_watchdog.vhd]
File Time Lo=711986944
File Time Hi=29941811
Enabled=1
State=Compiled
[file:.\synthesis\MIG_dataproc_top.vhd]
File Time Lo=1514556416
File Time Hi=29942654
Enabled=1
State=Modified
LIB=MIG_tests_post_synthesis
SIM.POST.INCLUDED=1
SIM.FUNC.INCLUDED=0
SIM.POST.AUTO=1
SIM.POST.INDEX=0
[file:D:\Telops\Common_HDL\DDR_Ctrl\src\DDR_tester\mem_test.vhd]
File Time Lo=-43433728
File Time Hi=29993167
Enabled=1
State=Compiled
[file:.\src\Testbench\Waveform_memtest.awf]
File Time Lo=-774964992
File Time Hi=29997401
Enabled=1
State=Modified
[file:D:\Telops\Common_HDL\DDR_Ctrl\src\MIG2\mig_ram_d_0.vhd]
File Time Lo=-977519616
File Time Hi=29997170
Enabled=1
State=Compiled
[file:D:\Telops\Common_HDL\DDR_Ctrl\src\MIG2\mig_rd_data_0.vhd]
File Time Lo=-977519616
File Time Hi=29997170
Enabled=1
State=Compiled
[file:D:\Telops\Common_HDL\DDR_Ctrl\src\MIG2\mig_rd_data_fifo_0.vhd]
File Time Lo=-977519616
File Time Hi=29997170
Enabled=1
State=Compiled
[file:D:\Telops\Common_HDL\DDR_Ctrl\src\MIG2\mig_rd_wr_addr_fifo_0.vhd]
File Time Lo=-977519616
File Time Hi=29997170
Enabled=1
State=Compiled
[file:D:\Telops\Common_HDL\DDR_Ctrl\src\MIG2\mig_tap_ctrl_0.vhd]
File Time Lo=-977519616
File Time Hi=29997170
Enabled=1
State=Compiled
[file:D:\Telops\Common_HDL\DDR_Ctrl\src\MIG2\mig_tap_logic_0.vhd]
File Time Lo=-977519616
File Time Hi=29997170
Enabled=1
State=Compiled
[file:D:\Telops\Common_HDL\DDR_Ctrl\src\MIG2\mig_top_0.vhd]
File Time Lo=-977519616
File Time Hi=29997170
Enabled=1
State=Compiled
[file:D:\Telops\Common_HDL\DDR_Ctrl\src\MIG2\mig_user_interface_0.vhd]
File Time Lo=-977519616
File Time Hi=29997170
Enabled=1
State=Compiled
[file:D:\Telops\Common_HDL\DDR_Ctrl\src\MIG2\mig_v4_dm_iob.vhd]
File Time Lo=-977519616
File Time Hi=29997170
Enabled=1
State=Compiled
[file:D:\Telops\Common_HDL\DDR_Ctrl\src\MIG2\mig_v4_dq_iob.vhd]
File Time Lo=-977519616
File Time Hi=29997170
Enabled=1
State=Compiled
[file:D:\Telops\Common_HDL\DDR_Ctrl\src\MIG2\mig_v4_dqs_iob.vhd]
File Time Lo=-977519616
File Time Hi=29997170
Enabled=1
State=Compiled
[file:D:\Telops\Common_HDL\DDR_Ctrl\src\MIG2\mig_wr_data_fifo_8.vhd]
File Time Lo=-977519616
File Time Hi=29997170
Enabled=1
State=Compiled
[file:D:\Telops\Common_HDL\DDR_Ctrl\src\MIG2\mig_wr_data_fifo_16.vhd]
File Time Lo=-977519616
File Time Hi=29997170
Enabled=1
State=Compiled
[file:D:\Telops\Common_HDL\DDR_Ctrl\src\MIG2\mig.vhd]
File Time Lo=-977519616
File Time Hi=29997170
Enabled=1
State=Compiled
[file:D:\Telops\Common_HDL\DDR_Ctrl\src\MIG2\mig_backend_fifos_0.vhd]
File Time Lo=-977519616
File Time Hi=29997170
Enabled=1
State=Compiled
[file:D:\Telops\Common_HDL\DDR_Ctrl\src\MIG2\mig_controller_iobs_0.vhd]
File Time Lo=-977519616
File Time Hi=29997170
Enabled=1
State=Compiled
[file:D:\Telops\Common_HDL\DDR_Ctrl\src\MIG2\mig_data_path_0.vhd]
File Time Lo=-977519616
File Time Hi=29997170
Enabled=1
State=Compiled
[file:D:\Telops\Common_HDL\DDR_Ctrl\src\MIG2\mig_data_path_iobs_0.vhd]
File Time Lo=-977519616
File Time Hi=29997170
Enabled=1
State=Compiled
[file:D:\Telops\Common_HDL\DDR_Ctrl\src\MIG2\mig_data_tap_inc_0.vhd]
File Time Lo=-977519616
File Time Hi=29997170
Enabled=1
State=Compiled
[file:D:\Telops\Common_HDL\DDR_Ctrl\src\MIG2\mig_data_write_0.vhd]
File Time Lo=-977519616
File Time Hi=29997170
Enabled=1
State=Compiled
[file:D:\Telops\Common_HDL\DDR_Ctrl\src\MIG2\mig_ddr_controller_0.vhd]
File Time Lo=-977519616
File Time Hi=29997170
Enabled=1
State=Compiled
[file:D:\Telops\Common_HDL\DDR_Ctrl\src\MIG2\mig_idelay_ctrl.vhd]
File Time Lo=-977519616
File Time Hi=29997170
Enabled=1
State=Compiled
[file:D:\Telops\Common_HDL\DDR_Ctrl\src\MIG2\mig_infrastructure.vhd]
File Time Lo=-977519616
File Time Hi=29997170
Enabled=1
State=Compiled
[file:D:\Telops\Common_HDL\DDR_Ctrl\src\MIG2\mig_infrastructure_iobs_0.vhd]
File Time Lo=-977519616
File Time Hi=29997170
Enabled=1
State=Compiled
[file:D:\Telops\Common_HDL\DDR_Ctrl\src\MIG2\mig_iobs_0.vhd]
File Time Lo=-977519616
File Time Hi=29997170
Enabled=1
State=Compiled
[file:D:\Telops\Common_HDL\DDR_Ctrl\src\MIG2\mig_parameters_0.vhd]
File Time Lo=-1239997696
File Time Hi=29997400
Enabled=1
State=Compiled
[file:D:\Telops\Common_HDL\DDR_Ctrl\src\MIG2\mig_pattern_compare4.vhd]
File Time Lo=-977519616
File Time Hi=29997170
Enabled=1
State=Compiled
[file:D:\Telops\Common_HDL\DDR_Ctrl\src\MIG2\compile_MIG.do]
File Time Lo=-1212486912
File Time Hi=29997171
Enabled=1
State=Modified
