# 0 "arch/arm/dts/.mt7988-fpga.dtb.pre.tmp"
# 0 "<built-in>"
# 0 "<command-line>"
# 1 "././include/linux/kconfig.h" 1



# 1 "include/generated/autoconf.h" 1
# 5 "././include/linux/kconfig.h" 2
# 0 "<command-line>" 2
# 1 "arch/arm/dts/.mt7988-fpga.dtb.pre.tmp"






/dts-v1/;
# 1 "arch/arm/dts/mt7988-fpga.dtsi" 1






# 1 "./arch/arm/dts/include/dt-bindings/interrupt-controller/irq.h" 1
# 8 "arch/arm/dts/mt7988-fpga.dtsi" 2
# 1 "./arch/arm/dts/include/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "arch/arm/dts/mt7988-fpga.dtsi" 2
# 1 "./arch/arm/dts/include/dt-bindings/clock/mt7986-clk.h" 1
# 10 "arch/arm/dts/mt7988-fpga.dtsi" 2
# 1 "./arch/arm/dts/include/dt-bindings/reset/mt7629-reset.h" 1
# 11 "arch/arm/dts/mt7988-fpga.dtsi" 2
# 1 "./arch/arm/dts/include/dt-bindings/gpio/gpio.h" 1
# 12 "arch/arm/dts/mt7988-fpga.dtsi" 2

/ {
 compatible = "mediatek,mt7988-fpga";
 interrupt-parent = <&gic>;
 #address-cells = <1>;
 #size-cells = <1>;
 cpus {
  #address-cells = <1>;
  #size-cells = <0>;
  cpu0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x0>;
  };
  cpu1: cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x1>;
  };
  cpu2: cpu@2 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x2>;
  };
  cpu3: cpu@3 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x3>;
  };
 };

 dummy_clk: dummy12m {
  compatible = "fixed-clock";
  clock-frequency = <12000000>;
  #clock-cells = <0>;

  u-boot,dm-pre-reloc;
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupt-parent = <&gic>;
  clock-frequency = <12000000>;
  interrupts = <1 13 8>,
        <1 14 8>,
        <1 11 8>,
        <1 10 8>;
  arm,cpu-registers-not-fw-configured;
 };

 gic: interrupt-controller@c000000 {
  compatible = "arm,gic-v3";
  #interrupt-cells = <3>;
  interrupt-parent = <&gic>;
  interrupt-controller;
  reg = <0x0c000000 0x40000>,
        <0x0c080000 0x200000>;

  interrupts = <1 9 4>;
 };

 apmixedsys: apmixedsys@1001e000 {
  compatible = "mediatek,mt7988-apmixedsys",
        "syscon";
  reg = <0x1001e000 0x1000>;
  #clock-cells = <1>;
 };

 topckgen: topckgen@1001b000 {
  compatible = "mediatek,mt7988-topckgen",
        "syscon";
  reg = <0x1001b000 0x1000>;
  #clock-cells = <1>;
 };

 infrasys: infrasys@10001000 {
  compatible = "mediatek,mt7988-infrasys",
        "syscon";
  reg = <0x10001000 0x1000>;
  clock-parent = <&topckgen>;
  #clock-cells = <1>;
 };

 infracfg: infracg@10001000 {
  compatible = "mediatek,mt7988-infrasys-cg",
        "syscon";
  reg = <0x10001000 0x1000>;
  clock-parent = <&infrasys>;
  #clock-cells = <1>;
 };

 uart0: serial@11002000 {
  compatible = "mediatek,hsuart";
  reg = <0x11002000 0x400>;
  interrupts = <0 123 4>;
  clocks = <&dummy_clk>;
  status = "disabled";
  u-boot,dm-pre-reloc;
 };

 uart1: serial@11003000 {
  compatible = "mediatek,hsuart";
  reg = <0x11003000 0x400>;
  interrupts = <0 124 4>;
  clocks = <&dummy_clk>;
  status = "disabled";
  u-boot,dm-pre-reloc;
 };

 uart2: serial@11004000 {
  compatible = "mediatek,hsuart";
  reg = <0x11004000 0x400>;
  interrupts = <0 125 4>;
  clocks = <&dummy_clk>;
  status = "disabled";
  u-boot,dm-pre-reloc;
 };

 snand: snand@11005000 {
  compatible = "mediatek,mt7988-snand";
  reg = <0x11005000 0x1000>,
        <0x11006000 0x1000>;
  reg-names = "nfi", "ecc";

  clocks = <&dummy_clk>,
    <&dummy_clk>,
    <&dummy_clk>;
  clock-names = "nfi_clk", "pad_clk", "ecc_clk";

  status = "disabled";
 };

 mmc0: mmc@11230000 {
  compatible = "mediatek,mt7988-mmc";
  reg = <0x11230000 0x1000>,
        <0x11C20000 0x1000>;
  interrupts = <0 143 4>;
  clocks = <&dummy_clk>,
    <&dummy_clk>,
    <&dummy_clk>;
  clock-names = "source", "hclk", "source_cg";
  status = "disabled";
 };

 ethsys: syscon@15000000 {
  compatible = "mediatek,mt7988-ethsys", "syscon";
  reg = <0x15000000 0x1000>;
  clock-parent = <&topckgen>;
  #clock-cells = <1>;
  #reset-cells = <1>;
 };

 eth: ethernet@15100000 {
  compatible = "mediatek,mt7988-eth", "syscon";
  reg = <0x15100000 0x20000>;
  mediatek,ethsys = <&ethsys>;
  resets = <&ethsys 6>;
  reset-names = "fe";
  #address-cells = <1>;
  #size-cells = <0>;
  status = "disabled";
 };

 spi0: spi@1100a000 {
  compatible = "mediatek,ipm-spi";
  reg = <0x1100a000 0x100>;
  clocks = <&dummy_clk>,
    <&dummy_clk>;
  clock-names = "sel-clk", "spi-clk";
  interrupts = <0 140 4>;
  status = "disabled";
 };

 spi1: spi@1100b000 {
  compatible = "mediatek,ipm-spi";
  reg = <0x1100b000 0x100>;
  interrupts = <0 141 4>;
  status = "disabled";
 };

 spi2: spi@11009000 {
  compatible = "mediatek,ipm-spi";
  reg = <0x11009000 0x100>;
  clocks = <&dummy_clk>,
    <&dummy_clk>;
  clock-names = "sel-clk", "spi-clk";
  interrupts = <0 142 4>;
  status = "disabled";
 };
};
# 9 "arch/arm/dts/.mt7988-fpga.dtb.pre.tmp" 2


/ {
 #address-cells = <1>;
 #size-cells = <1>;
 model = "mt7988-fpga";
 compatible = "mediatek,mt7988-fpga", "mediatek,mt7988";
 chosen {
  stdout-path = &uart0;
 };

 memory@40000000 {
  device_type = "memory";
  reg = <0x40000000 0x10000000>;
 };
};

&uart0 {
 status = "okay";
};

&eth {
 status = "okay";
 mediatek,gmac-id = <0>;
 phy-mode = "rgmii";
 phy-handle = <&phy0>;

 phy0: ethernet-phy@0 {
  reg = <1>;
 };
};

&spi0 {
 #address-cells = <1>;
 #size-cells = <0>;
 status = "okay";
 must_tx;
 enhance_timing;
 dma_ext;
 ipm_design;
 support_quad;
 tick_dly = <0>;
 sample_sel = <0>;

 spi_nand@0 {
  compatible = "spi-nand";
  reg = <0>;
  spi-max-frequency = <3000000>;
 };
};
