// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "12/03/2020 19:06:29"

// 
// Device: Altera 5CEBA4F23C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module TopLevel (
	clock,
	SW,
	KEY,
	LEDR,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5);
input 	clock;
input 	[9:0] SW;
input 	[3:0] KEY;
output 	[9:0] LEDR;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;

// Design Ports Information
// SW[2]	=>  Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[1]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[2]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[3]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[4]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[5]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[6]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[7]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[8]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[9]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[0]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[2]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[3]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[4]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[5]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[6]	=>  Location: PIN_AA22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[0]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[1]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[2]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[3]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[4]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[5]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[6]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[0]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[1]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[2]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[3]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[4]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[5]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[6]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[0]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[1]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[2]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[3]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[4]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[5]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[6]	=>  Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[0]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[1]	=>  Location: PIN_Y20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[2]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[3]	=>  Location: PIN_U16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[4]	=>  Location: PIN_U15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[5]	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[6]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[0]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[1]	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[2]	=>  Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[3]	=>  Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[4]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[5]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[6]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SW[0]	=>  Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clock	=>  Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \KEY[0]~input_o ;
wire \clock~input_o ;
wire \edges|saidaQ~0_combout ;
wire \edges|saidaQ~q ;
wire \edges|saida~combout ;
wire \processador|FD|SOMA|Add0~13_sumout ;
wire \processador|FD|fetchInstruction|ROM|memROM~0_combout ;
wire \KEY[1]~input_o ;
wire \processador|FD|fetchInstruction|ROM|memROM~4_combout ;
wire \processador|FD|fetchInstruction|ROM|memROM~5_combout ;
wire \processador|FD|BancoReg|saidaA[24]~0_combout ;
wire \processador|FD|fetchInstruction|ROM|memROM~9_combout ;
wire \processador|FD|fetchInstruction|ROM|memROM~10_combout ;
wire \processador|FD|fetchInstruction|ROM|memROM~3_combout ;
wire \processador|FD|BancoReg|saidaA[24]~1_combout ;
wire \processador|FD|BancoReg|Equal0~0_combout ;
wire \processador|FD|BancoReg|registrador~299_q ;
wire \processador|FD|fetchInstruction|ROM|memROM~15_combout ;
wire \processador|FD|fetchInstruction|ROM|memROM~16_combout ;
wire \processador|UC|Equal1~1_combout ;
wire \processador|FD|BancoReg|registrador~1066_combout ;
wire \processador|FD|BancoReg|registrador~43_q ;
wire \processador|FD|BancoReg|registrador~1268_combout ;
wire \processador|FD|BancoReg|registrador~1140_combout ;
wire \processador|FD|BancoReg|saidaB[5]~19_combout ;
wire \processador|UC|Equal1~0_combout ;
wire \processador|UC|UC_ULA|comb~4_combout ;
wire \processador|UC|UC_ULA|Functcrtl~1_combout ;
wire \processador|FD|fetchInstruction|ROM|memROM~14_combout ;
wire \processador|UC|UC_ULA|comb~0_combout ;
wire \processador|UC|UC_ULA|Functcrtl~0_combout ;
wire \processador|UC|UC_ULA|comb~1_combout ;
wire \processador|UC|UC_ULA|ULActrl[1]~0_combout ;
wire \processador|UC|UC_ULA|ULActrl[0]~1_combout ;
wire \processador|UC|UC_ULA|comb~2_combout ;
wire \processador|FD|ULA_bit17|Muxao|Equal1~0_combout ;
wire \processador|UC|palavraControle[1]~0_combout ;
wire \processador|FD|BancoReg|registrador~294_q ;
wire \processador|FD|BancoReg|registrador~1288_combout ;
wire \processador|FD|BancoReg|registrador~1160_combout ;
wire \processador|FD|BancoReg|saidaB[0]~15_combout ;
wire \processador|FD|BancoReg|saidaA[23]~2_combout ;
wire \processador|FD|BancoReg|registrador~69_q ;
wire \processador|FD|BancoReg|registrador~1292_combout ;
wire \processador|FD|BancoReg|registrador~1164_combout ;
wire \processador|FD|BancoReg|saidaB[31]~8_combout ;
wire \processador|FD|memRAM|ram~97_q ;
wire \processador|FD|memRAM|ram~65_q ;
wire \processador|UC|Equal1~3_combout ;
wire \processador|UC|UC_ULA|comb~3_combout ;
wire \processador|UC|UC_ULA|ULActrl[2]~2_combout ;
wire \processador|UC|Equal1~2_combout ;
wire \processador|FD|mux_RTimed|saida_MUX[31]~25_combout ;
wire \processador|FD|memRAM|ram~96_q ;
wire \processador|FD|memRAM|ram~64_q ;
wire \processador|FD|BancoReg|saidaA[30]~42_combout ;
wire \processador|FD|BancoReg|registrador~67_q ;
wire \processador|FD|BancoReg|registrador~1300_combout ;
wire \processador|FD|BancoReg|registrador~1172_combout ;
wire \processador|FD|BancoReg|saidaB[29]~10_combout ;
wire \processador|FD|memRAM|ram~95_q ;
wire \processador|FD|memRAM|ram~63_q ;
wire \processador|FD|muxULAram|saida_MUX[24]~0_combout ;
wire \processador|FD|mux_RTimed|saida_MUX[29]~27_combout ;
wire \processador|FD|memRAM|ram~62_q ;
wire \processador|FD|memRAM|ram~94_q ;
wire \processador|FD|memRAM|ram~61_q ;
wire \processador|FD|BancoReg|saidaA[27]~45_combout ;
wire \processador|FD|memRAM|ram~92_q ;
wire \processador|FD|memRAM|ram~60_q ;
wire \processador|FD|memRAM|ram~59_q ;
wire \processador|FD|memRAM|ram~91_q ;
wire \processador|FD|memRAM|ram~58_q ;
wire \processador|FD|memRAM|ram~90_q ;
wire \processador|FD|BancoReg|saidaA[24]~3_combout ;
wire \processador|FD|memRAM|ram~57_q ;
wire \processador|FD|memRAM|ram~89_q ;
wire \processador|FD|memRAM|ram~56_q ;
wire \processador|FD|memRAM|ram~88_q ;
wire \processador|FD|BancoReg|saidaA[22]~5_combout ;
wire \processador|FD|memRAM|ram~55_q ;
wire \processador|FD|memRAM|ram~87_q ;
wire \processador|FD|memRAM|ram~86_q ;
wire \processador|FD|BancoReg|saidaA[20]~7_combout ;
wire \processador|FD|memRAM|ram~53_q ;
wire \processador|FD|memRAM|ram~85_q ;
wire \processador|FD|memRAM|ram~52_q ;
wire \processador|FD|memRAM|ram~84_q ;
wire \processador|FD|BancoReg|registrador~312_q ;
wire \processador|FD|BancoReg|saidaA[18]~9_combout ;
wire \processador|FD|memRAM|ram~51_q ;
wire \processador|FD|memRAM|ram~83_q ;
wire \processador|FD|BancoReg|registrador~311_q ;
wire \processador|FD|BancoReg|saidaA[17]~10_combout ;
wire \processador|FD|BancoReg|registrador~54_q ;
wire \processador|FD|BancoReg|registrador~1224_combout ;
wire \processador|FD|BancoReg|registrador~1096_combout ;
wire \processador|FD|BancoReg|saidaB[16]~31_combout ;
wire \processador|FD|memRAM|ram~50_q ;
wire \processador|FD|memRAM|ram~82_q ;
wire \processador|FD|ULA_bit22|Muxao|Equal2~0_combout ;
wire \processador|FD|mux_RTimed|saida_MUX[16]~8_combout ;
wire \processador|FD|BancoReg|saidaB[15]~29_combout ;
wire \processador|FD|memRAM|ram~49_q ;
wire \processador|FD|memRAM|ram~81_q ;
wire \processador|FD|BancoReg|saidaA[15]~12_combout ;
wire \processador|FD|BancoReg|saidaB[14]~30_combout ;
wire \processador|FD|memRAM|ram~80_q ;
wire \processador|FD|memRAM|ram~48_q ;
wire \processador|FD|BancoReg|registrador~308_q ;
wire \processador|FD|BancoReg|saidaA[14]~13_combout ;
wire \processador|FD|BancoReg|saidaB[13]~27_combout ;
wire \processador|FD|memRAM|ram~47_q ;
wire \processador|FD|memRAM|ram~79_q ;
wire \processador|FD|BancoReg|registrador~307DUPLICATE_q ;
wire \processador|FD|BancoReg|saidaA[13]~14_combout ;
wire \processador|FD|BancoReg|saidaB[12]~28_combout ;
wire \processador|FD|memRAM|ram~46_q ;
wire \processador|FD|memRAM|ram~78_q ;
wire \processador|FD|BancoReg|registrador~306_q ;
wire \processador|FD|BancoReg|saidaA[12]~15_combout ;
wire \processador|FD|BancoReg|saidaB[11]~25_combout ;
wire \processador|FD|memRAM|ram~45_q ;
wire \processador|FD|memRAM|ram~77_q ;
wire \processador|FD|BancoReg|saidaB[10]~26_combout ;
wire \processador|FD|memRAM|ram~76_q ;
wire \processador|FD|memRAM|ram~44_q ;
wire \processador|FD|BancoReg|saidaB[9]~23_combout ;
wire \processador|FD|memRAM|ram~43_q ;
wire \processador|FD|memRAM|ram~75_q ;
wire \processador|FD|BancoReg|saidaA[9]~18_combout ;
wire \processador|FD|BancoReg|saidaB[8]~24_combout ;
wire \processador|FD|memRAM|ram~74_q ;
wire \processador|FD|memRAM|ram~42_q ;
wire \processador|FD|BancoReg|saidaB[7]~21_combout ;
wire \processador|FD|memRAM|ram~41_q ;
wire \processador|FD|memRAM|ram~73_q ;
wire \processador|FD|BancoReg|saidaB[6]~22_combout ;
wire \processador|FD|memRAM|ram~72_q ;
wire \processador|FD|memRAM|ram~40_q ;
wire \processador|FD|BancoReg|registrador~298_q ;
wire \processador|FD|BancoReg|registrador~1272_combout ;
wire \processador|FD|BancoReg|registrador~1144_combout ;
wire \processador|FD|BancoReg|saidaB[4]~20_combout ;
wire \processador|FD|memRAM|ram~70_q ;
wire \processador|FD|memRAM|ram~38_q ;
wire \processador|FD|BancoReg|registrador~296_q ;
wire \processador|FD|BancoReg|registrador~40_q ;
wire \processador|FD|BancoReg|registrador~1280_combout ;
wire \processador|FD|BancoReg|registrador~1152_combout ;
wire \processador|FD|BancoReg|saidaB[2]~16_combout ;
wire \processador|FD|memRAM|ram~68_q ;
wire \processador|FD|memRAM|ram~36_q ;
wire \processador|FD|mux_RTimed|saida_MUX[2]~22_combout ;
wire \processador|FD|BancoReg|saidaB[1]~18_combout ;
wire \processador|FD|memRAM|ram~67_q ;
wire \processador|FD|memRAM|ram~35_q ;
wire \processador|FD|BancoReg|registrador~39_q ;
wire \processador|FD|BancoReg|saidaA[1]~35_combout ;
wire \processador|FD|BancoReg|saidaA[1]~36_combout ;
wire \processador|FD|BancoReg|saidaA[1]~37_combout ;
wire \processador|FD|mux_RTimed|saida_MUX[0]~24_combout ;
wire \processador|FD|soma1inv|Add0~97_sumout ;
wire \processador|FD|soma1inv|Add0~98 ;
wire \processador|FD|soma1inv|Add0~93_sumout ;
wire \processador|FD|ULA_bit1|Muxao|saida_MUX~0_combout ;
wire \processador|FD|muxULAram|saida_MUX[1]~83_combout ;
wire \processador|FD|BancoReg|registrador~295_q ;
wire \processador|FD|BancoReg|registrador~1284_combout ;
wire \processador|FD|BancoReg|registrador~1156_combout ;
wire \processador|FD|mux_RTimed|saida_MUX[1]~23_combout ;
wire \processador|FD|soma1inv|Add0~94 ;
wire \processador|FD|soma1inv|Add0~89_sumout ;
wire \processador|FD|ULA_bit1|soma|Add1~0_combout ;
wire \processador|FD|ULA_bit2|Muxao|saida_MUX~0_combout ;
wire \processador|FD|muxULAram|saida_MUX[2]~87_combout ;
wire \processador|FD|BancoReg|registrador~40DUPLICATE_q ;
wire \processador|FD|BancoReg|saidaA[2]~32_combout ;
wire \processador|FD|BancoReg|saidaA[2]~33_combout ;
wire \processador|FD|BancoReg|saidaA[2]~34_combout ;
wire \processador|UC|UC_ULA|Functcrtl~2_combout ;
wire \processador|FD|mux_RTimed|saida_MUX[3]~21_combout ;
wire \processador|FD|soma1inv|Add0~90 ;
wire \processador|FD|soma1inv|Add0~85_sumout ;
wire \processador|FD|ULA_bit3|soma|Add1~0_combout ;
wire \processador|FD|mux_RTimed|saida_MUX[4]~20_combout ;
wire \processador|FD|soma1inv|Add0~86 ;
wire \processador|FD|soma1inv|Add0~81_sumout ;
wire \processador|FD|ULA_bit4|Muxao|saida_MUX~0_combout ;
wire \processador|FD|muxULAram|saida_MUX[4]~95_combout ;
wire \processador|FD|BancoReg|registrador~42_q ;
wire \processador|FD|BancoReg|saidaA[4]~26_combout ;
wire \processador|FD|BancoReg|saidaA[4]~27_combout ;
wire \processador|FD|BancoReg|saidaA[4]~28_combout ;
wire \processador|FD|ULA_bit2|soma|Add1~0_combout ;
wire \processador|FD|mux_RTimed|saida_MUX[5]~19_combout ;
wire \processador|FD|soma1inv|Add0~82 ;
wire \processador|FD|soma1inv|Add0~77_sumout ;
wire \processador|FD|ULA_bit5|soma|Add0~0_combout ;
wire \processador|FD|ULA_bit5|soma|Add1~0_combout ;
wire \processador|FD|ULA_bit5|Muxao|saida_MUX~0_combout ;
wire \processador|FD|ULA_bit6|Muxao|saida_MUX~1_combout ;
wire \processador|FD|muxULAram|saida_MUX[6]~103_combout ;
wire \processador|FD|BancoReg|registrador~300_q ;
wire \processador|FD|BancoReg|registrador~44_q ;
wire \processador|FD|BancoReg|registrador~1264_combout ;
wire \processador|FD|BancoReg|registrador~1136_combout ;
wire \processador|FD|mux_RTimed|saida_MUX[6]~18_combout ;
wire \processador|FD|soma1inv|Add0~78 ;
wire \processador|FD|soma1inv|Add0~73_sumout ;
wire \processador|FD|ULA_bit6|Muxao|saida_MUX~0_combout ;
wire \processador|FD|BancoReg|registrador~45_q ;
wire \processador|FD|BancoReg|saidaA[7]~20_combout ;
wire \processador|FD|BancoReg|saidaA[7]~21_combout ;
wire \processador|FD|BancoReg|saidaA[7]~22_combout ;
wire \processador|FD|ULA_bit6|soma|Add0~0_combout ;
wire \processador|FD|ULA_bit6|soma|Add1~0_combout ;
wire \processador|FD|soma1inv|Add0~74 ;
wire \processador|FD|soma1inv|Add0~69_sumout ;
wire \processador|FD|ULA_bit7|Muxao|saida_MUX~1_combout ;
wire \processador|FD|muxULAram|saida_MUX[7]~107_combout ;
wire \processador|FD|BancoReg|registrador~301_q ;
wire \processador|FD|BancoReg|registrador~1260_combout ;
wire \processador|FD|BancoReg|registrador~1132_combout ;
wire \processador|FD|mux_RTimed|saida_MUX[7]~17_combout ;
wire \processador|FD|soma1inv|Add0~70 ;
wire \processador|FD|soma1inv|Add0~65_sumout ;
wire \processador|FD|BancoReg|saidaA[8]~19_combout ;
wire \processador|FD|ULA_bit7|soma|Add1~0_combout ;
wire \processador|FD|ULA_bit8|Muxao|saida_MUX~0_combout ;
wire \processador|FD|muxULAram|saida_MUX[8]~111_combout ;
wire \processador|FD|BancoReg|registrador~302_q ;
wire \processador|FD|BancoReg|registrador~46_q ;
wire \processador|FD|BancoReg|registrador~1256_combout ;
wire \processador|FD|BancoReg|registrador~1128_combout ;
wire \processador|FD|mux_RTimed|saida_MUX[8]~16_combout ;
wire \processador|FD|soma1inv|Add0~66 ;
wire \processador|FD|soma1inv|Add0~61_sumout ;
wire \processador|FD|ULA_bit8|soma|Add1~0_combout ;
wire \processador|FD|ULA_bit9|Muxao|saida_MUX~0_combout ;
wire \processador|FD|muxULAram|saida_MUX[9]~115_combout ;
wire \processador|FD|BancoReg|registrador~303_q ;
wire \processador|FD|BancoReg|registrador~47_q ;
wire \processador|FD|BancoReg|registrador~1252_combout ;
wire \processador|FD|BancoReg|registrador~1124_combout ;
wire \processador|FD|mux_RTimed|saida_MUX[9]~15_combout ;
wire \processador|FD|soma1inv|Add0~62 ;
wire \processador|FD|soma1inv|Add0~57_sumout ;
wire \processador|FD|BancoReg|saidaA[10]~17_combout ;
wire \processador|FD|ULA_bit7|Muxao|saida_MUX~0_combout ;
wire \processador|FD|ULA_bit4|soma|Add1~0_combout ;
wire \processador|FD|ULA_bit7|soma|Add0~0_combout ;
wire \processador|FD|ULA_bit7|soma|Add1~1_combout ;
wire \processador|FD|ULA_bit9|soma|Add1~0_combout ;
wire \processador|FD|ULA_bit10|Muxao|saida_MUX~1_combout ;
wire \processador|FD|muxULAram|saida_MUX[10]~119_combout ;
wire \processador|FD|BancoReg|registrador~304_q ;
wire \processador|FD|BancoReg|registrador~48_q ;
wire \processador|FD|BancoReg|registrador~1248_combout ;
wire \processador|FD|BancoReg|registrador~1120_combout ;
wire \processador|FD|mux_RTimed|saida_MUX[10]~14_combout ;
wire \processador|FD|soma1inv|Add0~58 ;
wire \processador|FD|soma1inv|Add0~53_sumout ;
wire \processador|FD|BancoReg|saidaA[11]~16_combout ;
wire \processador|FD|ULA_bit11|Muxao|saida_MUX~0_combout ;
wire \processador|FD|ULA_bit10|Muxao|saida_MUX~0_combout ;
wire \processador|FD|ULA_bit10|soma|Add0~0_combout ;
wire \processador|FD|ULA_bit10|soma|Add1~0_combout ;
wire \processador|FD|ULA_bit11|Muxao|saida_MUX~1_combout ;
wire \processador|FD|ULA_bit11|Muxao|saida_MUX~2_combout ;
wire \processador|FD|muxULAram|saida_MUX[11]~123_combout ;
wire \processador|FD|BancoReg|registrador~305_q ;
wire \processador|FD|BancoReg|registrador~49_q ;
wire \processador|FD|BancoReg|registrador~1244_combout ;
wire \processador|FD|BancoReg|registrador~1116_combout ;
wire \processador|FD|mux_RTimed|saida_MUX[11]~13_combout ;
wire \processador|FD|soma1inv|Add0~54 ;
wire \processador|FD|soma1inv|Add0~49_sumout ;
wire \processador|FD|ULA_bit12|Muxao|saida_MUX~0_combout ;
wire \processador|FD|ULA_bit11|soma|Add0~0_combout ;
wire \processador|FD|ULA_bit11|soma|Add1~0_combout ;
wire \processador|FD|ULA_bit12|Muxao|saida_MUX~1_combout ;
wire \processador|FD|ULA_bit12|Muxao|saida_MUX~2_combout ;
wire \processador|FD|muxULAram|saida_MUX[12]~127_combout ;
wire \processador|FD|BancoReg|registrador~306DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~50_q ;
wire \processador|FD|BancoReg|registrador~1240_combout ;
wire \processador|FD|BancoReg|registrador~1112_combout ;
wire \processador|FD|mux_RTimed|saida_MUX[12]~12_combout ;
wire \processador|FD|soma1inv|Add0~50 ;
wire \processador|FD|soma1inv|Add0~45_sumout ;
wire \processador|FD|ULA_bit13|Muxao|saida_MUX~0_combout ;
wire \processador|FD|ULA_bit12|soma|Add1~0_combout ;
wire \processador|FD|ULA_bit13|Muxao|saida_MUX~1_combout ;
wire \processador|FD|ULA_bit13|Muxao|saida_MUX~2_combout ;
wire \processador|FD|muxULAram|saida_MUX[13]~131_combout ;
wire \processador|FD|BancoReg|registrador~307_q ;
wire \processador|FD|BancoReg|registrador~51_q ;
wire \processador|FD|BancoReg|registrador~1236_combout ;
wire \processador|FD|BancoReg|registrador~1108_combout ;
wire \processador|FD|mux_RTimed|saida_MUX[13]~11_combout ;
wire \processador|FD|soma1inv|Add0~46 ;
wire \processador|FD|soma1inv|Add0~41_sumout ;
wire \processador|FD|ULA_bit13|soma|Add1~0_combout ;
wire \processador|FD|ULA_bit14|Muxao|saida_MUX~0_combout ;
wire \processador|FD|muxULAram|saida_MUX[14]~135_combout ;
wire \processador|FD|BancoReg|registrador~52_q ;
wire \processador|FD|BancoReg|registrador~1232_combout ;
wire \processador|FD|BancoReg|registrador~1104_combout ;
wire \processador|FD|mux_RTimed|saida_MUX[14]~10_combout ;
wire \processador|FD|soma1inv|Add0~42 ;
wire \processador|FD|soma1inv|Add0~37_sumout ;
wire \processador|FD|ULA_bit12|soma|Add0~0_combout ;
wire \processador|FD|ULA_bit12|soma|Add1~1_combout ;
wire \processador|FD|ULA_bit14|soma|Add1~0_combout ;
wire \processador|FD|ULA_bit15|Muxao|saida_MUX~1_combout ;
wire \processador|FD|muxULAram|saida_MUX[15]~139_combout ;
wire \processador|FD|BancoReg|registrador~309_q ;
wire \processador|FD|BancoReg|registrador~53_q ;
wire \processador|FD|BancoReg|registrador~1228_combout ;
wire \processador|FD|BancoReg|registrador~1100_combout ;
wire \processador|FD|mux_RTimed|saida_MUX[15]~9_combout ;
wire \processador|FD|soma1inv|Add0~38 ;
wire \processador|FD|soma1inv|Add0~33_sumout ;
wire \processador|FD|ULA_bit16|Muxao|saida_MUX~0_combout ;
wire \processador|FD|ULA_bit16|Muxao|saida_MUX~1_combout ;
wire \processador|FD|ULA_bit15|Muxao|saida_MUX~0_combout ;
wire \processador|FD|ULA_bit15|soma|Add0~0_combout ;
wire \processador|FD|ULA_bit15|soma|Add1~0_combout ;
wire \processador|FD|ULA_bit16|Muxao|saida_MUX~2_combout ;
wire \processador|FD|muxULAram|saida_MUX[16]~73_combout ;
wire \processador|FD|muxULAram|saida_MUX[16]~74_combout ;
wire \processador|FD|BancoReg|registrador~310_q ;
wire \processador|FD|BancoReg|saidaA[16]~11_combout ;
wire \processador|FD|ULA_bit16|soma|Add1~1_combout ;
wire \processador|FD|soma1inv|Add0~34 ;
wire \processador|FD|soma1inv|Add0~29_sumout ;
wire \processador|FD|muxULAram|saida_MUX[17]~71_combout ;
wire \processador|FD|muxULAram|saida_MUX[17]~72_combout ;
wire \processador|FD|BancoReg|registrador~55_q ;
wire \processador|FD|BancoReg|registrador~1220_combout ;
wire \processador|FD|BancoReg|registrador~1092_combout ;
wire \processador|FD|BancoReg|saidaB[17]~7_combout ;
wire \processador|FD|mux_RTimed|saida_MUX[17]~7_combout ;
wire \processador|FD|soma1inv|Add0~30 ;
wire \processador|FD|soma1inv|Add0~25_sumout ;
wire \processador|FD|ULA_bit17|soma|Add1~0_combout ;
wire \processador|FD|muxULAram|saida_MUX[18]~69_combout ;
wire \processador|FD|muxULAram|saida_MUX[18]~70_combout ;
wire \processador|FD|BancoReg|registrador~312DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~56_q ;
wire \processador|FD|BancoReg|registrador~1216_combout ;
wire \processador|FD|BancoReg|registrador~1088_combout ;
wire \processador|FD|BancoReg|saidaB[18]~6_combout ;
wire \processador|FD|mux_RTimed|saida_MUX[18]~6_combout ;
wire \processador|FD|soma1inv|Add0~26 ;
wire \processador|FD|soma1inv|Add0~21_sumout ;
wire \processador|FD|BancoReg|saidaA[19]~8_combout ;
wire \processador|FD|ULA_bit16|soma|Add0~0_combout ;
wire \processador|FD|ULA_bit16|soma|Add1~0_combout ;
wire \processador|FD|ULA_bit18|soma|Add1~0_combout ;
wire \processador|FD|muxULAram|saida_MUX[19]~67_combout ;
wire \processador|FD|muxULAram|saida_MUX[19]~68_combout ;
wire \processador|FD|BancoReg|registrador~313_q ;
wire \processador|FD|BancoReg|registrador~57_q ;
wire \processador|FD|BancoReg|registrador~1212_combout ;
wire \processador|FD|BancoReg|registrador~1084_combout ;
wire \processador|FD|BancoReg|saidaB[19]~5_combout ;
wire \processador|FD|mux_RTimed|saida_MUX[19]~5_combout ;
wire \processador|FD|soma1inv|Add0~22 ;
wire \processador|FD|soma1inv|Add0~17_sumout ;
wire \processador|FD|ULA_bit17|Muxao|saida_MUX~0_combout ;
wire \processador|FD|ULA_bit17|soma|Add0~0_combout ;
wire \processador|FD|ULA_bit17|soma|Add1~1_combout ;
wire \processador|FD|ULA_bit19|soma|Add1~0_combout ;
wire \processador|FD|muxULAram|saida_MUX[20]~65_combout ;
wire \processador|FD|memRAM|ram~54_q ;
wire \processador|FD|muxULAram|saida_MUX[20]~66_combout ;
wire \processador|FD|BancoReg|registrador~314_q ;
wire \processador|FD|BancoReg|registrador~58_q ;
wire \processador|FD|BancoReg|registrador~1208_combout ;
wire \processador|FD|BancoReg|registrador~1080_combout ;
wire \processador|FD|BancoReg|saidaB[20]~4_combout ;
wire \processador|FD|mux_RTimed|saida_MUX[20]~4_combout ;
wire \processador|FD|soma1inv|Add0~18 ;
wire \processador|FD|soma1inv|Add0~13_sumout ;
wire \processador|FD|BancoReg|saidaA[21]~6_combout ;
wire \processador|FD|ULA_bit20|soma|Add1~1_combout ;
wire \processador|FD|muxULAram|saida_MUX[21]~63_combout ;
wire \processador|FD|muxULAram|saida_MUX[21]~64_combout ;
wire \processador|FD|BancoReg|registrador~315_q ;
wire \processador|FD|BancoReg|registrador~59_q ;
wire \processador|FD|BancoReg|registrador~1204_combout ;
wire \processador|FD|BancoReg|registrador~1076_combout ;
wire \processador|FD|BancoReg|saidaB[21]~3_combout ;
wire \processador|FD|mux_RTimed|saida_MUX[21]~3_combout ;
wire \processador|FD|soma1inv|Add0~14 ;
wire \processador|FD|soma1inv|Add0~9_sumout ;
wire \processador|FD|ULA_bit21|soma|Add1~1_combout ;
wire \processador|FD|muxULAram|saida_MUX[22]~61_combout ;
wire \processador|FD|muxULAram|saida_MUX[22]~62_combout ;
wire \processador|FD|BancoReg|registrador~316_q ;
wire \processador|FD|BancoReg|registrador~60_q ;
wire \processador|FD|BancoReg|registrador~1200_combout ;
wire \processador|FD|BancoReg|registrador~1072_combout ;
wire \processador|FD|BancoReg|saidaB[22]~2_combout ;
wire \processador|FD|mux_RTimed|saida_MUX[22]~2_combout ;
wire \processador|FD|soma1inv|Add0~10 ;
wire \processador|FD|soma1inv|Add0~5_sumout ;
wire \processador|FD|BancoReg|registrador~317_q ;
wire \processador|FD|BancoReg|saidaA[23]~4_combout ;
wire \processador|FD|ULA_bit20|Muxao|saida_MUX~0_combout ;
wire \processador|FD|ULA_bit20|soma|Add0~0_combout ;
wire \processador|FD|ULA_bit20|soma|Add1~0_combout ;
wire \processador|FD|ULA_bit22|soma|Add1~0_combout ;
wire \processador|FD|muxULAram|saida_MUX[23]~59_combout ;
wire \processador|FD|muxULAram|saida_MUX[23]~60_combout ;
wire \processador|FD|BancoReg|registrador~317DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~61_q ;
wire \processador|FD|BancoReg|registrador~1196_combout ;
wire \processador|FD|BancoReg|registrador~1068_combout ;
wire \processador|FD|BancoReg|saidaB[23]~1_combout ;
wire \processador|FD|mux_RTimed|saida_MUX[23]~1_combout ;
wire \processador|FD|soma1inv|Add0~6 ;
wire \processador|FD|soma1inv|Add0~1_sumout ;
wire \processador|FD|ULA_bit21|Muxao|saida_MUX~0_combout ;
wire \processador|FD|ULA_bit21|soma|Add0~0_combout ;
wire \processador|FD|ULA_bit21|soma|Add1~0_combout ;
wire \processador|FD|ULA_bit23|soma|Add1~0_combout ;
wire \processador|FD|muxULAram|saida_MUX[24]~1_combout ;
wire \processador|FD|muxULAram|saida_MUX[24]~58_combout ;
wire \processador|FD|BancoReg|registrador~318_q ;
wire \processador|FD|BancoReg|registrador~62_q ;
wire \processador|FD|BancoReg|registrador~1192_combout ;
wire \processador|FD|BancoReg|registrador~1062_combout ;
wire \processador|FD|BancoReg|saidaB[24]~0_combout ;
wire \processador|FD|mux_RTimed|saida_MUX[24]~0_combout ;
wire \processador|FD|soma1inv|Add0~2 ;
wire \processador|FD|soma1inv|Add0~125_sumout ;
wire \processador|FD|ULA_bit22|Muxao|saida_MUX~0_combout ;
wire \processador|FD|ULA_bit22|soma|Add0~0_combout ;
wire \processador|FD|ULA_bit22|soma|Add1~1_combout ;
wire \processador|FD|ULA_bit24|soma|Add1~0_combout ;
wire \processador|FD|BancoReg|saidaA[25]~47_combout ;
wire \processador|FD|muxULAram|saida_MUX[25]~3_combout ;
wire \processador|FD|muxULAram|saida_MUX[25]~82_combout ;
wire \processador|FD|BancoReg|registrador~319_q ;
wire \processador|FD|BancoReg|registrador~63_q ;
wire \processador|FD|BancoReg|registrador~1316_combout ;
wire \processador|FD|BancoReg|registrador~1188_combout ;
wire \processador|FD|BancoReg|saidaB[25]~14_combout ;
wire \processador|FD|mux_RTimed|saida_MUX[25]~31_combout ;
wire \processador|FD|soma1inv|Add0~126 ;
wire \processador|FD|soma1inv|Add0~121_sumout ;
wire \processador|FD|BancoReg|registrador~320_q ;
wire \processador|FD|BancoReg|saidaA[26]~46_combout ;
wire \processador|FD|ULA_bit25|soma|Add1~1_combout ;
wire \processador|FD|muxULAram|saida_MUX[26]~5_combout ;
wire \processador|FD|muxULAram|saida_MUX[26]~81_combout ;
wire \processador|FD|BancoReg|registrador~64_q ;
wire \processador|FD|BancoReg|registrador~1312_combout ;
wire \processador|FD|BancoReg|registrador~320DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~1184_combout ;
wire \processador|FD|BancoReg|saidaB[26]~13_combout ;
wire \processador|FD|mux_RTimed|saida_MUX[26]~30_combout ;
wire \processador|FD|soma1inv|Add0~122 ;
wire \processador|FD|soma1inv|Add0~117_sumout ;
wire \processador|FD|ULA_bit26|soma|Add1~0_combout ;
wire \processador|FD|muxULAram|saida_MUX[27]~7_combout ;
wire \processador|FD|memRAM|ram~93_q ;
wire \processador|FD|muxULAram|saida_MUX[27]~80_combout ;
wire \processador|FD|BancoReg|registrador~321_q ;
wire \processador|FD|BancoReg|registrador~65_q ;
wire \processador|FD|BancoReg|registrador~1308_combout ;
wire \processador|FD|BancoReg|registrador~1180_combout ;
wire \processador|FD|BancoReg|saidaB[27]~12_combout ;
wire \processador|FD|mux_RTimed|saida_MUX[27]~29_combout ;
wire \processador|FD|soma1inv|Add0~118 ;
wire \processador|FD|soma1inv|Add0~113_sumout ;
wire \processador|FD|BancoReg|registrador~322_q ;
wire \processador|FD|BancoReg|saidaA[28]~44_combout ;
wire \processador|FD|ULA_bit25|Muxao|saida_MUX~0_combout ;
wire \processador|FD|ULA_bit25|soma|Add0~0_combout ;
wire \processador|FD|ULA_bit25|soma|Add1~0_combout ;
wire \processador|FD|ULA_bit27|soma|Add1~0_combout ;
wire \processador|FD|muxULAram|saida_MUX[28]~9_combout ;
wire \processador|FD|muxULAram|saida_MUX[28]~79_combout ;
wire \processador|FD|BancoReg|registrador~66_q ;
wire \processador|FD|BancoReg|registrador~1304_combout ;
wire \processador|FD|BancoReg|registrador~1176_combout ;
wire \processador|FD|BancoReg|saidaB[28]~11_combout ;
wire \processador|FD|mux_RTimed|saida_MUX[28]~28_combout ;
wire \processador|FD|soma1inv|Add0~114 ;
wire \processador|FD|soma1inv|Add0~109_sumout ;
wire \processador|FD|ULA_bit26|Muxao|saida_MUX~0_combout ;
wire \processador|FD|ULA_bit26|soma|Add0~0_combout ;
wire \processador|FD|ULA_bit26|soma|Add1~1_combout ;
wire \processador|FD|ULA_bit28|soma|Add1~0_combout ;
wire \processador|FD|muxULAram|saida_MUX[29]~11_combout ;
wire \processador|FD|muxULAram|saida_MUX[29]~78_combout ;
wire \processador|FD|BancoReg|registrador~323_q ;
wire \processador|FD|BancoReg|saidaA[29]~43_combout ;
wire \processador|FD|soma1inv|Add0~110 ;
wire \processador|FD|soma1inv|Add0~105_sumout ;
wire \processador|FD|ULA_bit30|soma|Add1~1_combout ;
wire \processador|FD|saidaULA_final[0]~2_combout ;
wire \processador|FD|ULA_bit27|Muxao|saida_MUX~0_combout ;
wire \processador|FD|ULA_bit27|soma|Add0~0_combout ;
wire \processador|FD|ULA_bit27|soma|Add1~1_combout ;
wire \processador|FD|ULA_bit29|soma|Add1~0_combout ;
wire \processador|FD|muxULAram|saida_MUX[30]~13_combout ;
wire \processador|FD|muxULAram|saida_MUX[30]~77_combout ;
wire \processador|FD|BancoReg|registrador~324_q ;
wire \processador|FD|BancoReg|registrador~68_q ;
wire \processador|FD|BancoReg|registrador~1296_combout ;
wire \processador|FD|BancoReg|registrador~1168_combout ;
wire \processador|FD|BancoReg|saidaB[30]~9_combout ;
wire \processador|FD|mux_RTimed|saida_MUX[30]~26_combout ;
wire \processador|FD|soma1inv|Add0~106 ;
wire \processador|FD|soma1inv|Add0~101_sumout ;
wire \processador|FD|muxULAram|saida_MUX[31]~15_combout ;
wire \processador|FD|muxULAram|saida_MUX[31]~76_combout ;
wire \processador|FD|BancoReg|registrador~325_q ;
wire \processador|FD|BancoReg|saidaA[31]~41_combout ;
wire \processador|FD|ULA_bit30|Muxao|saida_MUX~0_combout ;
wire \processador|FD|ULA_bit30|soma|Add0~0_combout ;
wire \processador|FD|ULA_bit30|soma|Add1~0_combout ;
wire \processador|FD|memRAM|ram~98_combout ;
wire \processador|FD|memRAM|ram~66_q ;
wire \processador|FD|memRAM|ram~34_q ;
wire \processador|FD|muxULAram|saida_MUX[0]~75_combout ;
wire \processador|FD|BancoReg|registrador~38_q ;
wire \processador|FD|BancoReg|saidaA[0]~38_combout ;
wire \processador|FD|BancoReg|saidaA[0]~39_combout ;
wire \processador|FD|BancoReg|saidaA[0]~40_combout ;
wire \processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout ;
wire \processador|FD|saidaULA_final[0]~1_combout ;
wire \processador|FD|memRAM|ram~99_combout ;
wire \processador|FD|memRAM|ram~39_q ;
wire \processador|FD|memRAM|ram~71_q ;
wire \processador|FD|ULA_bit5|Muxao|saida_MUX~1_combout ;
wire \processador|FD|muxULAram|saida_MUX[5]~99_combout ;
wire \processador|FD|BancoReg|registrador~43DUPLICATE_q ;
wire \processador|FD|BancoReg|saidaA[5]~23_combout ;
wire \processador|FD|BancoReg|saidaA[5]~24_combout ;
wire \processador|FD|BancoReg|saidaA[5]~25_combout ;
wire \processador|FD|SOMA|Add0~14 ;
wire \processador|FD|SOMA|Add0~18 ;
wire \processador|FD|SOMA|Add0~22 ;
wire \processador|FD|SOMA|Add0~25_sumout ;
wire \processador|FD|SOMA|Add0~21_sumout ;
wire \processador|FD|SOMA|Add0~17_sumout ;
wire \processador|FD|fetchInstruction|ROM|memROM~8_combout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~14 ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~18 ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~22 ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~25_sumout ;
wire \processador|FD|BancoReg|saidaA[24]~48_combout ;
wire \processador|FD|ULA_bit31|Muxao|saida_MUX~2_combout ;
wire \processador|FD|ULA_bit30|Muxao|saida_MUX~1_combout ;
wire \processador|FD|ULA_bit29|Muxao|saida_MUX~0_combout ;
wire \processador|FD|ULA_bit22|Muxao|saida_MUX~1_combout ;
wire \processador|FD|ULA_bit24|Muxao|saida_MUX~0_combout ;
wire \processador|FD|ULA_bit23|Muxao|saida_MUX~0_combout ;
wire \processador|FD|ULA_bit25|Muxao|saida_MUX~1_combout ;
wire \processador|FD|ULA_bit18|Muxao|saida_MUX~0_combout ;
wire \processador|FD|ULA_bit21|Muxao|saida_MUX~1_combout ;
wire \processador|FD|ULA_bit20|Muxao|saida_MUX~1_combout ;
wire \processador|FD|ULA_bit19|Muxao|saida_MUX~0_combout ;
wire \processador|FD|ULA_bit17|Muxao|saida_MUX~1_combout ;
wire \processador|FD|ULA_bit16|Muxao|saida_MUX~3_combout ;
wire \processador|FD|ULA_bit3|Muxao|saida_MUX~0_combout ;
wire \processador|FD|Equal0~0_combout ;
wire \processador|FD|Equal0~1_combout ;
wire \processador|FD|Equal0~2_combout ;
wire \processador|FD|Equal0~3_combout ;
wire \processador|FD|Equal0~4_combout ;
wire \processador|FD|Equal0~5_combout ;
wire \processador|FD|Equal0~6_combout ;
wire \processador|FD|ULA_bit27|Muxao|saida_MUX~1_combout ;
wire \processador|FD|ULA_bit28|Muxao|saida_MUX~0_combout ;
wire \processador|FD|ULA_bit26|Muxao|saida_MUX~1_combout ;
wire \processador|FD|Equal0~7_combout ;
wire \processador|FD|fetchInstruction|PC|DOUT[20]~0_combout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[5]~6_combout ;
wire \processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q ;
wire \processador|FD|fetchInstruction|ROM|memROM~1_combout ;
wire \processador|FD|fetchInstruction|ROM|memROM~13_combout ;
wire \processador|UC|habEscritaReg~0_combout ;
wire \processador|FD|BancoReg|registrador~1067_combout ;
wire \processador|FD|BancoReg|registrador~297_q ;
wire \processador|FD|BancoReg|registrador~1276_combout ;
wire \processador|FD|BancoReg|registrador~1148_combout ;
wire \processador|FD|BancoReg|saidaB[3]~17_combout ;
wire \processador|FD|memRAM|ram~37_q ;
wire \processador|FD|memRAM|ram~69_q ;
wire \processador|FD|muxULAram|saida_MUX[3]~91_combout ;
wire \processador|FD|BancoReg|registrador~41_q ;
wire \processador|FD|BancoReg|saidaA[3]~29_combout ;
wire \processador|FD|BancoReg|saidaA[3]~30_combout ;
wire \processador|FD|BancoReg|saidaA[3]~31_combout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~17_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[3]~4_combout ;
wire \processador|FD|fetchInstruction|ROM|memROM~7_combout ;
wire \processador|FD|SOMA|Add0~26 ;
wire \processador|FD|SOMA|Add0~10 ;
wire \processador|FD|SOMA|Add0~5_sumout ;
wire \processador|FD|fetchInstruction|ROM|memROM~6_combout ;
wire \processador|FD|SOMA|Add0~9_sumout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~26 ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~10 ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~5_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[7]~1_combout ;
wire \processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ;
wire \processador|FD|BancoReg|saidaA[6]~49_combout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~9_sumout ;
wire \processador|FD|ULA_bit31|Muxao|saida_MUX~1_combout ;
wire \processador|FD|ULA_bit6|Muxao|Equal0~0_combout ;
wire \processador|FD|ULA_bit31|Muxao|saida_MUX~0_combout ;
wire \processador|FD|Equal0~8_combout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[6]~2_combout ;
wire \processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q ;
wire \processador|FD|fetchInstruction|ROM|memROM~2_combout ;
wire \processador|UC|palavraControle[11]~1_combout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~21_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[4]~5_combout ;
wire \processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q ;
wire \processador|FD|fetchInstruction|ROM|memROM~11_combout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~13_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[2]~3_combout ;
wire \processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q ;
wire \processador|FD|fetchInstruction|ROM|memROM~12_combout ;
wire \processador|FD|saidaULA_final~0_combout ;
wire \processador|FD|muxULAram|saida_MUX[24]~2_combout ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \MUX|saida_MUX[1]~0_combout ;
wire \MUX|saida_MUX[24]~1_combout ;
wire \processador|FD|fetchInstruction|PC|DOUT[24]~DUPLICATE_q ;
wire \processador|FD|SOMA|Add0~6 ;
wire \processador|FD|SOMA|Add0~61_sumout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~6 ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~61_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[8]~15_combout ;
wire \processador|FD|SOMA|Add0~62 ;
wire \processador|FD|SOMA|Add0~57_sumout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~62 ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~57_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[9]~14_combout ;
wire \processador|FD|SOMA|Add0~58 ;
wire \processador|FD|SOMA|Add0~69_sumout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~58 ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~69_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[10]~17_combout ;
wire \processador|FD|SOMA|Add0~70 ;
wire \processador|FD|SOMA|Add0~65_sumout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~70 ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~65_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[11]~16_combout ;
wire \processador|FD|SOMA|Add0~66 ;
wire \processador|FD|SOMA|Add0~77_sumout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~66 ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~77_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[12]~19_combout ;
wire \processador|FD|SOMA|Add0~78 ;
wire \processador|FD|SOMA|Add0~73_sumout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~78 ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~73_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[13]~18_combout ;
wire \processador|FD|fetchInstruction|PC|DOUT[13]~DUPLICATE_q ;
wire \processador|FD|SOMA|Add0~74 ;
wire \processador|FD|SOMA|Add0~85_sumout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~74 ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~85_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[14]~21_combout ;
wire \processador|FD|SOMA|Add0~86 ;
wire \processador|FD|SOMA|Add0~81_sumout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~86 ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~81_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[15]~20_combout ;
wire \processador|FD|SOMA|Add0~82 ;
wire \processador|FD|SOMA|Add0~93_sumout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~82 ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~93_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[16]~23_combout ;
wire \processador|FD|SOMA|Add0~94 ;
wire \processador|FD|SOMA|Add0~89_sumout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~94 ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~89_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[17]~22_combout ;
wire \processador|FD|SOMA|Add0~90 ;
wire \processador|FD|SOMA|Add0~101_sumout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~90 ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~101_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[18]~25_combout ;
wire \processador|FD|SOMA|Add0~102 ;
wire \processador|FD|SOMA|Add0~97_sumout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~102 ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~97_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[19]~24_combout ;
wire \processador|FD|SOMA|Add0~98 ;
wire \processador|FD|SOMA|Add0~109_sumout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~98 ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~109_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[20]~27_combout ;
wire \processador|FD|SOMA|Add0~110 ;
wire \processador|FD|SOMA|Add0~105_sumout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~110 ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~105_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[21]~26_combout ;
wire \processador|FD|SOMA|Add0~106 ;
wire \processador|FD|SOMA|Add0~117_sumout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~106 ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~117_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~29_combout ;
wire \processador|FD|SOMA|Add0~118 ;
wire \processador|FD|SOMA|Add0~113_sumout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~118 ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~113_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[23]~28_combout ;
wire \processador|FD|SOMA|Add0~114 ;
wire \processador|FD|SOMA|Add0~1_sumout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~114 ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~1_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[24]~0_combout ;
wire \MUX|saida_MUX[24]~2_combout ;
wire \processador|FD|muxULAram|saida_MUX[25]~4_combout ;
wire \processador|FD|SOMA|Add0~2 ;
wire \processador|FD|SOMA|Add0~29_sumout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~2 ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~29_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[25]~7_combout ;
wire \MUX|saida_MUX[25]~3_combout ;
wire \MUX|saida_MUX[25]~4_combout ;
wire \processador|FD|muxULAram|saida_MUX[26]~6_combout ;
wire \processador|FD|SOMA|Add0~30 ;
wire \processador|FD|SOMA|Add0~33_sumout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~30 ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~33_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[26]~8_combout ;
wire \MUX|saida_MUX[26]~5_combout ;
wire \MUX|saida_MUX[26]~6_combout ;
wire \processador|FD|muxULAram|saida_MUX[27]~8_combout ;
wire \MUX|saida_MUX[27]~7_combout ;
wire \processador|FD|SOMA|Add0~34 ;
wire \processador|FD|SOMA|Add0~37_sumout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~34 ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~37_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[27]~9_combout ;
wire \MUX|saida_MUX[27]~8_combout ;
wire \MUX|saida_MUX[28]~9_combout ;
wire \processador|FD|fetchInstruction|PROX_PC|Equal2~0_combout ;
wire \processador|FD|SOMA|Add0~38 ;
wire \processador|FD|SOMA|Add0~41_sumout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~38 ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~41_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[28]~10_combout ;
wire \processador|FD|muxULAram|saida_MUX[28]~10_combout ;
wire \MUX|saida_MUX[28]~10_combout ;
wire \MUX|saida_MUX[29]~11_combout ;
wire \processador|FD|SOMA|Add0~42 ;
wire \processador|FD|SOMA|Add0~45_sumout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~42 ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~45_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[29]~11_combout ;
wire \processador|FD|muxULAram|saida_MUX[29]~12_combout ;
wire \MUX|saida_MUX[29]~12_combout ;
wire \MUX|saida_MUX[30]~13_combout ;
wire \processador|FD|SOMA|Add0~46 ;
wire \processador|FD|SOMA|Add0~49_sumout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~46 ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~49_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[30]~12_combout ;
wire \processador|FD|muxULAram|saida_MUX[30]~14_combout ;
wire \MUX|saida_MUX[30]~14_combout ;
wire \processador|FD|muxULAram|saida_MUX[31]~16_combout ;
wire \processador|FD|SOMA|Add0~50 ;
wire \processador|FD|SOMA|Add0~53_sumout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~50 ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~53_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[31]~13_combout ;
wire \MUX|saida_MUX[31]~15_combout ;
wire \MUX|saida_MUX[31]~16_combout ;
wire \processador|FD|muxULAram|saida_MUX[3]~19_combout ;
wire \processador|FD|muxULAram|saida_MUX[3]~20_combout ;
wire \MUX|saida_MUX[3]~99_combout ;
wire \processador|FD|muxULAram|saida_MUX[1]~21_combout ;
wire \processador|FD|muxULAram|saida_MUX[1]~22_combout ;
wire \MUX|saida_MUX[1]~20_combout ;
wire \processador|FD|muxULAram|saida_MUX[1]~17_combout ;
wire \MUX|saida_MUX[2]~18_combout ;
wire \processador|FD|muxULAram|saida_MUX[2]~18_combout ;
wire \MUX|saida_MUX[2]~19_combout ;
wire \MUX|Equal2~0_combout ;
wire \MUX|Equal1~0_combout ;
wire \MUX|saida_MUX[0]~17_combout ;
wire \showHEX0|saida7seg[0]~0_combout ;
wire \MUX|saida_MUX[1]~22_combout ;
wire \processador|FD|result_slt[0]~0_combout ;
wire \processador|FD|saidaULA_final[0]~3_combout ;
wire \MUX|saida_MUX[0]~21_combout ;
wire \showHEX0|saida7seg[1]~1_combout ;
wire \showHEX0|saida7seg[2]~2_combout ;
wire \showHEX0|saida7seg[3]~3_combout ;
wire \showHEX0|saida7seg[4]~4_combout ;
wire \MUX|saida_MUX[3]~23_combout ;
wire \showHEX0|saida7seg[5]~5_combout ;
wire \showHEX0|saida7seg[6]~6_combout ;
wire \processador|FD|muxULAram|saida_MUX[7]~27_combout ;
wire \processador|FD|muxULAram|saida_MUX[7]~28_combout ;
wire \MUX|saida_MUX[7]~91_combout ;
wire \processador|FD|muxULAram|saida_MUX[6]~29_combout ;
wire \MUX|saida_MUX[6]~25_combout ;
wire \MUX|saida_MUX[6]~26_combout ;
wire \processador|FD|muxULAram|saida_MUX[4]~26_combout ;
wire \processador|FD|muxULAram|saida_MUX[4]~25_combout ;
wire \MUX|saida_MUX[4]~95_combout ;
wire \processador|FD|muxULAram|saida_MUX[5]~23_combout ;
wire \processador|FD|muxULAram|saida_MUX[5]~24_combout ;
wire \MUX|saida_MUX[5]~24_combout ;
wire \showHEX1|saida7seg[0]~0_combout ;
wire \MUX|saida_MUX[5]~87_combout ;
wire \showHEX1|saida7seg[1]~1_combout ;
wire \showHEX1|saida7seg[2]~2_combout ;
wire \showHEX1|saida7seg[3]~3_combout ;
wire \MUX|saida_MUX[4]~27_combout ;
wire \showHEX1|saida7seg[4]~4_combout ;
wire \MUX|saida_MUX[7]~28_combout ;
wire \showHEX1|saida7seg[5]~5_combout ;
wire \showHEX1|saida7seg[6]~6_combout ;
wire \processador|FD|muxULAram|saida_MUX[11]~35_combout ;
wire \processador|FD|muxULAram|saida_MUX[11]~34_combout ;
wire \MUX|saida_MUX[11]~30_combout ;
wire \MUX|saida_MUX[11]~31_combout ;
wire \MUX|saida_MUX[10]~32_combout ;
wire \processador|FD|muxULAram|saida_MUX[10]~36_combout ;
wire \MUX|saida_MUX[10]~33_combout ;
wire \processador|FD|muxULAram|saida_MUX[9]~31_combout ;
wire \processador|FD|muxULAram|saida_MUX[9]~30_combout ;
wire \MUX|saida_MUX[9]~29_combout ;
wire \processador|FD|muxULAram|saida_MUX[8]~33_combout ;
wire \processador|FD|muxULAram|saida_MUX[8]~32_combout ;
wire \MUX|saida_MUX[8]~83_combout ;
wire \showHEX2|saida7seg[0]~0_combout ;
wire \MUX|saida_MUX[9]~79_combout ;
wire \showHEX2|saida7seg[1]~1_combout ;
wire \showHEX2|saida7seg[2]~2_combout ;
wire \showHEX2|saida7seg[3]~3_combout ;
wire \MUX|saida_MUX[8]~34_combout ;
wire \showHEX2|saida7seg[4]~4_combout ;
wire \MUX|saida_MUX[11]~35_combout ;
wire \showHEX2|saida7seg[5]~5_combout ;
wire \showHEX2|saida7seg[6]~6_combout ;
wire \processador|FD|muxULAram|saida_MUX[13]~37_combout ;
wire \processador|FD|muxULAram|saida_MUX[13]~38_combout ;
wire \MUX|saida_MUX[13]~36_combout ;
wire \processador|FD|muxULAram|saida_MUX[15]~41_combout ;
wire \processador|FD|muxULAram|saida_MUX[15]~42_combout ;
wire \MUX|saida_MUX[15]~75_combout ;
wire \processador|FD|muxULAram|saida_MUX[12]~40_combout ;
wire \processador|FD|muxULAram|saida_MUX[12]~39_combout ;
wire \MUX|saida_MUX[12]~37_combout ;
wire \MUX|saida_MUX[12]~38_combout ;
wire \MUX|saida_MUX[14]~39_combout ;
wire \processador|FD|muxULAram|saida_MUX[14]~43_combout ;
wire \MUX|saida_MUX[14]~40_combout ;
wire \showHEX3|saida7seg[0]~0_combout ;
wire \MUX|saida_MUX[13]~41_combout ;
wire \MUX|saida_MUX[13]~42_combout ;
wire \showHEX3|saida7seg[1]~1_combout ;
wire \showHEX3|saida7seg[2]~2_combout ;
wire \showHEX3|saida7seg[3]~3_combout ;
wire \MUX|saida_MUX[12]~43_combout ;
wire \showHEX3|saida7seg[4]~4_combout ;
wire \MUX|saida_MUX[15]~44_combout ;
wire \showHEX3|saida7seg[5]~5_combout ;
wire \showHEX3|saida7seg[6]~6_combout ;
wire \processador|FD|muxULAram|saida_MUX[19]~48_combout ;
wire \processador|FD|muxULAram|saida_MUX[19]~49_combout ;
wire \MUX|saida_MUX[19]~71_combout ;
wire \MUX|saida_MUX[18]~48_combout ;
wire \processador|FD|muxULAram|saida_MUX[18]~50_combout ;
wire \MUX|saida_MUX[18]~49_combout ;
wire \processador|FD|muxULAram|saida_MUX[16]~46_combout ;
wire \MUX|saida_MUX[16]~46_combout ;
wire \processador|FD|memRAM|ram~82DUPLICATE_q ;
wire \processador|FD|muxULAram|saida_MUX[16]~47_combout ;
wire \MUX|saida_MUX[16]~47_combout ;
wire \processador|FD|muxULAram|saida_MUX[17]~44_combout ;
wire \processador|FD|muxULAram|saida_MUX[17]~45_combout ;
wire \MUX|saida_MUX[17]~45_combout ;
wire \showHEX4|saida7seg[0]~0_combout ;
wire \processador|FD|ULA_bit17|Muxao|saida_MUX~2_combout ;
wire \MUX|saida_MUX[17]~50_combout ;
wire \MUX|saida_MUX[17]~51_combout ;
wire \showHEX4|saida7seg[1]~1_combout ;
wire \showHEX4|saida7seg[2]~2_combout ;
wire \showHEX4|saida7seg[3]~3_combout ;
wire \MUX|saida_MUX[16]~52_combout ;
wire \showHEX4|saida7seg[4]~4_combout ;
wire \MUX|saida_MUX[19]~53_combout ;
wire \showHEX4|saida7seg[5]~5_combout ;
wire \showHEX4|saida7seg[6]~6_combout ;
wire \processador|FD|muxULAram|saida_MUX[23]~56_combout ;
wire \processador|FD|muxULAram|saida_MUX[23]~55_combout ;
wire \MUX|saida_MUX[23]~63_combout ;
wire \processador|FD|muxULAram|saida_MUX[22]~57_combout ;
wire \MUX|saida_MUX[22]~55_combout ;
wire \MUX|saida_MUX[22]~56_combout ;
wire \processador|FD|muxULAram|saida_MUX[21]~51_combout ;
wire \processador|FD|muxULAram|saida_MUX[21]~52_combout ;
wire \MUX|saida_MUX[21]~54_combout ;
wire \processador|FD|muxULAram|saida_MUX[20]~53_combout ;
wire \processador|FD|muxULAram|saida_MUX[20]~54_combout ;
wire \MUX|saida_MUX[20]~67_combout ;
wire \showHEX5|saida7seg[0]~0_combout ;
wire \MUX|saida_MUX[21]~59_combout ;
wire \showHEX5|saida7seg[1]~1_combout ;
wire \showHEX5|saida7seg[2]~2_combout ;
wire \showHEX5|saida7seg[3]~3_combout ;
wire \MUX|saida_MUX[20]~57_combout ;
wire \showHEX5|saida7seg[4]~4_combout ;
wire \MUX|saida_MUX[23]~58_combout ;
wire \showHEX5|saida7seg[5]~5_combout ;
wire \showHEX5|saida7seg[6]~6_combout ;
wire [2:0] \processador|UC|UC_ULA|Functcrtl ;
wire [31:0] \processador|FD|result_slt ;
wire [31:0] \processador|FD|fetchInstruction|PC|DOUT ;


// Location: IOOBUF_X0_Y18_N79
cyclonev_io_obuf \LEDR[0]~output (
	.i(\MUX|saida_MUX[24]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N96
cyclonev_io_obuf \LEDR[1]~output (
	.i(\MUX|saida_MUX[25]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N62
cyclonev_io_obuf \LEDR[2]~output (
	.i(\MUX|saida_MUX[26]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N45
cyclonev_io_obuf \LEDR[3]~output (
	.i(\MUX|saida_MUX[27]~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N39
cyclonev_io_obuf \LEDR[4]~output (
	.i(\MUX|saida_MUX[28]~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N56
cyclonev_io_obuf \LEDR[5]~output (
	.i(\MUX|saida_MUX[29]~12_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N5
cyclonev_io_obuf \LEDR[6]~output (
	.i(\MUX|saida_MUX[30]~14_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N22
cyclonev_io_obuf \LEDR[7]~output (
	.i(\MUX|saida_MUX[31]~16_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N39
cyclonev_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N56
cyclonev_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \HEX0[0]~output (
	.i(\showHEX0|saida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N36
cyclonev_io_obuf \HEX0[1]~output (
	.i(\showHEX0|saida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N76
cyclonev_io_obuf \HEX0[2]~output (
	.i(\showHEX0|saida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N36
cyclonev_io_obuf \HEX0[3]~output (
	.i(\showHEX0|saida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N93
cyclonev_io_obuf \HEX0[4]~output (
	.i(\showHEX0|saida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N53
cyclonev_io_obuf \HEX0[5]~output (
	.i(\showHEX0|saida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N36
cyclonev_io_obuf \HEX0[6]~output (
	.i(\showHEX0|saida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N36
cyclonev_io_obuf \HEX1[0]~output (
	.i(\showHEX1|saida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N93
cyclonev_io_obuf \HEX1[1]~output (
	.i(\showHEX1|saida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N53
cyclonev_io_obuf \HEX1[2]~output (
	.i(\showHEX1|saida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N36
cyclonev_io_obuf \HEX1[3]~output (
	.i(\showHEX1|saida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \HEX1[4]~output (
	.i(\showHEX1|saida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N53
cyclonev_io_obuf \HEX1[5]~output (
	.i(\showHEX1|saida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N53
cyclonev_io_obuf \HEX1[6]~output (
	.i(\showHEX1|saida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N42
cyclonev_io_obuf \HEX2[0]~output (
	.i(\showHEX2|saida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \HEX2[1]~output (
	.i(\showHEX2|saida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \HEX2[2]~output (
	.i(\showHEX2|saida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \HEX2[3]~output (
	.i(\showHEX2|saida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \HEX2[4]~output (
	.i(\showHEX2|saida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N53
cyclonev_io_obuf \HEX2[5]~output (
	.i(\showHEX2|saida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N76
cyclonev_io_obuf \HEX2[6]~output (
	.i(\showHEX2|saida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N59
cyclonev_io_obuf \HEX3[0]~output (
	.i(\showHEX3|saida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
cyclonev_io_obuf \HEX3[1]~output (
	.i(\showHEX3|saida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N42
cyclonev_io_obuf \HEX3[2]~output (
	.i(\showHEX3|saida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N19
cyclonev_io_obuf \HEX3[3]~output (
	.i(\showHEX3|saida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \HEX3[4]~output (
	.i(\showHEX3|saida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N2
cyclonev_io_obuf \HEX3[5]~output (
	.i(\showHEX3|saida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N19
cyclonev_io_obuf \HEX3[6]~output (
	.i(\showHEX3|saida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \HEX4[0]~output (
	.i(\showHEX4|saida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N59
cyclonev_io_obuf \HEX4[1]~output (
	.i(\showHEX4|saida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N19
cyclonev_io_obuf \HEX4[2]~output (
	.i(\showHEX4|saida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \HEX4[3]~output (
	.i(\showHEX4|saida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N2
cyclonev_io_obuf \HEX4[4]~output (
	.i(\showHEX4|saida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \HEX4[5]~output (
	.i(\showHEX4|saida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N19
cyclonev_io_obuf \HEX4[6]~output (
	.i(\showHEX4|saida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cyclonev_io_obuf \HEX5[0]~output (
	.i(\showHEX5|saida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \HEX5[1]~output (
	.i(\showHEX5|saida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N19
cyclonev_io_obuf \HEX5[2]~output (
	.i(\showHEX5|saida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N19
cyclonev_io_obuf \HEX5[3]~output (
	.i(\showHEX5|saida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(\showHEX5|saida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N39
cyclonev_io_obuf \HEX5[5]~output (
	.i(\showHEX5|saida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N2
cyclonev_io_obuf \HEX5[6]~output (
	.i(\showHEX5|saida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N92
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cyclonev_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N54
cyclonev_lcell_comb \edges|saidaQ~0 (
// Equation(s):
// \edges|saidaQ~0_combout  = ( !\KEY[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\edges|saidaQ~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \edges|saidaQ~0 .extended_lut = "off";
defparam \edges|saidaQ~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \edges|saidaQ~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y2_N55
dffeas \edges|saidaQ (
	.clk(\clock~input_o ),
	.d(\edges|saidaQ~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edges|saidaQ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edges|saidaQ .is_wysiwyg = "true";
defparam \edges|saidaQ .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N12
cyclonev_lcell_comb \edges|saida (
// Equation(s):
// \edges|saida~combout  = LCELL(( !\edges|saidaQ~q  & ( !\KEY[0]~input_o  ) ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\edges|saidaQ~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\edges|saida~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \edges|saida .extended_lut = "off";
defparam \edges|saida .lut_mask = 64'hF0F0F0F000000000;
defparam \edges|saida .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N0
cyclonev_lcell_comb \processador|FD|SOMA|Add0~13 (
// Equation(s):
// \processador|FD|SOMA|Add0~13_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \processador|FD|SOMA|Add0~14  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|SOMA|Add0~13_sumout ),
	.cout(\processador|FD|SOMA|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|SOMA|Add0~13 .extended_lut = "off";
defparam \processador|FD|SOMA|Add0~13 .lut_mask = 64'h0000000000000F0F;
defparam \processador|FD|SOMA|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N3
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~0 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~0_combout  = ( !\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & ( !\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~0 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~0 .lut_mask = 64'hFF00FF0000000000;
defparam \processador|FD|fetchInstruction|ROM|memROM~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N35
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X36_Y7_N25
dffeas \processador|FD|fetchInstruction|PC|DOUT[2] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[2]~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[2] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y7_N49
dffeas \processador|FD|fetchInstruction|PC|DOUT[7] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[7]~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[7] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y7_N43
dffeas \processador|FD|fetchInstruction|PC|DOUT[4] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[4]~5_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[4] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y7_N55
dffeas \processador|FD|fetchInstruction|PC|DOUT[5] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[5]~6_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[5] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y7_N37
dffeas \processador|FD|fetchInstruction|PC|DOUT[6] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[6]~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[6] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N33
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~4 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~4_combout  = ( !\processador|FD|fetchInstruction|PC|DOUT [6] & ( (!\processador|FD|fetchInstruction|PC|DOUT [5] & (!\processador|FD|fetchInstruction|PC|DOUT [4] $ (!\processador|FD|fetchInstruction|PC|DOUT 
// [3]))) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [4]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [3]),
	.datac(gnd),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [5]),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~4 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~4 .lut_mask = 64'h6600660000000000;
defparam \processador|FD|fetchInstruction|ROM|memROM~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N24
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~5 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~5_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~4_combout  & ( !\processador|FD|fetchInstruction|PC|DOUT [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~5 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~5 .lut_mask = 64'h00000000FF00FF00;
defparam \processador|FD|fetchInstruction|ROM|memROM~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N6
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[24]~0 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[24]~0_combout  = ( !\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q  & ( \processador|FD|fetchInstruction|PC|DOUT [2] & ( (!\processador|FD|fetchInstruction|PC|DOUT [7] & 
// (!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  & ((!\processador|FD|fetchInstruction|PC|DOUT [3]) # (\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q )))) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q  & ( 
// !\processador|FD|fetchInstruction|PC|DOUT [2] & ( (!\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q  & (!\processador|FD|fetchInstruction|PC|DOUT [7] & ((!\processador|FD|fetchInstruction|PC|DOUT [3]) # 
// (!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q )))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [3]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q ),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q ),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[24]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[24]~0 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[24]~0 .lut_mask = 64'hC0800000B0000000;
defparam \processador|FD|BancoReg|saidaA[24]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N33
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~9 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~9_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [3] & ( (!\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q ) # ((!\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q ) # 
// (\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q )) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [3] & ( ((!\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q  & \processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q )) # 
// (\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q ) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~9 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~9 .lut_mask = 64'h0AFF0AFFFAFFFAFF;
defparam \processador|FD|fetchInstruction|ROM|memROM~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N30
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~10 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~10_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [2] & ( (!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  & \processador|FD|fetchInstruction|PC|DOUT [3]) ) ) # ( 
// !\processador|FD|fetchInstruction|PC|DOUT [2] & ( (!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  & (\processador|FD|fetchInstruction|PC|DOUT [4] & !\processador|FD|fetchInstruction|PC|DOUT [3])) ) )

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [4]),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [3]),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~10 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~10 .lut_mask = 64'h0C000C0000CC00CC;
defparam \processador|FD|fetchInstruction|ROM|memROM~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N48
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~3 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~3_combout  = ( !\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q  & ( !\processador|FD|fetchInstruction|PC|DOUT [7] & ( (\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q  & 
// (!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  & (\processador|FD|fetchInstruction|PC|DOUT [3] & \processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q ))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q ),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [3]),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q ),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q ),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~3 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~3 .lut_mask = 64'h0004000000000000;
defparam \processador|FD|fetchInstruction|ROM|memROM~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N54
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[24]~1 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[24]~1_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~10_combout  & 
// (!\processador|FD|fetchInstruction|ROM|memROM~3_combout  & \processador|FD|fetchInstruction|ROM|memROM~0_combout ))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~10_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~3_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[24]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[24]~1 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[24]~1 .lut_mask = 64'h0080008000000000;
defparam \processador|FD|BancoReg|saidaA[24]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N33
cyclonev_lcell_comb \processador|FD|BancoReg|Equal0~0 (
// Equation(s):
// \processador|FD|BancoReg|Equal0~0_combout  = ( !\processador|FD|fetchInstruction|PC|DOUT [6] & ( (!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  & !\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|Equal0~0 .extended_lut = "off";
defparam \processador|FD|BancoReg|Equal0~0 .lut_mask = 64'hF000F00000000000;
defparam \processador|FD|BancoReg|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N14
dffeas \processador|FD|BancoReg|registrador~299 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[5]~99_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1067_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~299_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~299 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~299 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N21
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~15 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~15_combout  = ( !\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & ( (!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  & !\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q ) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~15 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~15 .lut_mask = 64'hAA00AA0000000000;
defparam \processador|FD|fetchInstruction|ROM|memROM~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N30
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~16 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~16_combout  = ( \processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q  & ( \processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q  ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q  & ( 
// \processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q  & ( ((!\processador|FD|fetchInstruction|PC|DOUT [3]) # ((!\processador|FD|fetchInstruction|PC|DOUT [2]) # (\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ))) # 
// (\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q ) ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q  & ( !\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q  ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q  & 
// ( !\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q  & ( (((\processador|FD|fetchInstruction|PC|DOUT [2]) # (\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q )) # (\processador|FD|fetchInstruction|PC|DOUT [3])) # 
// (\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q ) ) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q ),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [3]),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [2]),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q ),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~16 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~16 .lut_mask = 64'h7FFFFFFFFFDFFFFF;
defparam \processador|FD|fetchInstruction|ROM|memROM~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N42
cyclonev_lcell_comb \processador|UC|Equal1~1 (
// Equation(s):
// \processador|UC|Equal1~1_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [3] & ( \processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q  & ( (!\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q  & 
// (!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  & (\processador|FD|fetchInstruction|PC|DOUT [4] & !\processador|FD|fetchInstruction|PC|DOUT [7]))) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [3] & ( 
// \processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q  & ( (!\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q  & (!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  & (!\processador|FD|fetchInstruction|PC|DOUT [4] & 
// !\processador|FD|fetchInstruction|PC|DOUT [7]))) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [3] & ( !\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q  & ( (!\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q  & 
// (!\processador|FD|fetchInstruction|PC|DOUT [4] & !\processador|FD|fetchInstruction|PC|DOUT [7])) ) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q ),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [4]),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT [3]),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|Equal1~1 .extended_lut = "off";
defparam \processador|UC|Equal1~1 .lut_mask = 64'hA000000080000800;
defparam \processador|UC|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1066 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1066_combout  = ( \processador|UC|Equal1~1_combout  & ( (\processador|UC|habEscritaReg~0_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~7_combout  & (\processador|FD|fetchInstruction|ROM|memROM~16_combout  & 
// !\processador|FD|fetchInstruction|ROM|memROM~15_combout ))) ) ) # ( !\processador|UC|Equal1~1_combout  & ( (\processador|UC|habEscritaReg~0_combout  & !\processador|FD|fetchInstruction|ROM|memROM~7_combout ) ) )

	.dataa(!\processador|UC|habEscritaReg~0_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~16_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datae(gnd),
	.dataf(!\processador|UC|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1066_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1066 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1066 .lut_mask = 64'h4444444404000400;
defparam \processador|FD|BancoReg|registrador~1066 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N5
dffeas \processador|FD|BancoReg|registrador~43 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[5]~99_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1066_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~43 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~43 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N15
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1268 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1268_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~15_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~16_combout  & ( (\processador|FD|BancoReg|registrador~43_q  & 
// !\processador|FD|fetchInstruction|ROM|memROM~7_combout ) ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~15_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~16_combout  ) )

	.dataa(!\processador|FD|BancoReg|registrador~43_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1268_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1268 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1268 .lut_mask = 64'h0000FFFF55000000;
defparam \processador|FD|BancoReg|registrador~1268 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N51
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1140 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1140_combout  = ( \processador|FD|BancoReg|registrador~1268_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~15_combout  ) ) # ( !\processador|FD|BancoReg|registrador~1268_combout  & ( 
// (\processador|FD|BancoReg|registrador~299_q  & (!\processador|FD|fetchInstruction|ROM|memROM~7_combout  & \processador|FD|fetchInstruction|ROM|memROM~15_combout )) ) )

	.dataa(gnd),
	.datab(!\processador|FD|BancoReg|registrador~299_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1268_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1140 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1140 .lut_mask = 64'h00300030FF00FF00;
defparam \processador|FD|BancoReg|registrador~1140 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N24
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[5]~19 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[5]~19_combout  = ( \processador|FD|BancoReg|registrador~1140_combout  & ( \processador|FD|BancoReg|Equal0~0_combout  ) )

	.dataa(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1140_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[5]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[5]~19 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaB[5]~19 .lut_mask = 64'h0000000055555555;
defparam \processador|FD|BancoReg|saidaB[5]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N51
cyclonev_lcell_comb \processador|UC|Equal1~0 (
// Equation(s):
// \processador|UC|Equal1~0_combout  = ( !\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q  & ( !\processador|FD|fetchInstruction|PC|DOUT [7] & ( (\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q  & 
// (!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  & (\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q  & \processador|FD|fetchInstruction|PC|DOUT [3]))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q ),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [3]),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q ),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|Equal1~0 .extended_lut = "off";
defparam \processador|UC|Equal1~0 .lut_mask = 64'h0004000000000000;
defparam \processador|UC|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N0
cyclonev_lcell_comb \processador|UC|UC_ULA|comb~4 (
// Equation(s):
// \processador|UC|UC_ULA|comb~4_combout  = ( \processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  & ( \processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q  ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  & ( 
// \processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q  & ( ((!\processador|FD|fetchInstruction|PC|DOUT [4]) # (\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q )) # (\processador|FD|fetchInstruction|PC|DOUT [7]) ) ) ) # ( 
// \processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  & ( !\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q  ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  & ( !\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q  & ( 
// (!\processador|FD|fetchInstruction|PC|DOUT [3]) # ((\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q ) # (\processador|FD|fetchInstruction|PC|DOUT [7])) ) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [3]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [4]),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q ),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|UC_ULA|comb~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|UC_ULA|comb~4 .extended_lut = "off";
defparam \processador|UC|UC_ULA|comb~4 .lut_mask = 64'hBFBFFFFFFF3FFFFF;
defparam \processador|UC|UC_ULA|comb~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N42
cyclonev_lcell_comb \processador|UC|UC_ULA|Functcrtl~1 (
// Equation(s):
// \processador|UC|UC_ULA|Functcrtl~1_combout  = ( !\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & ( \processador|FD|fetchInstruction|PC|DOUT [3] & ( (!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  & 
// (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT [4] $ (!\processador|FD|fetchInstruction|PC|DOUT [2])))) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & ( 
// !\processador|FD|fetchInstruction|PC|DOUT [3] & ( (!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  & (\processador|FD|fetchInstruction|PC|DOUT [4] & (!\processador|FD|fetchInstruction|PC|DOUT [6] & !\processador|FD|fetchInstruction|PC|DOUT 
// [2]))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q ),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [4]),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [2]),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|UC_ULA|Functcrtl~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|UC_ULA|Functcrtl~1 .extended_lut = "off";
defparam \processador|UC|UC_ULA|Functcrtl~1 .lut_mask = 64'h2000000020800000;
defparam \processador|UC|UC_ULA|Functcrtl~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N36
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~14 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~14_combout  = ( !\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  & ( !\processador|FD|fetchInstruction|PC|DOUT [7] & ( (!\processador|FD|fetchInstruction|PC|DOUT [6] & 
// ((!\processador|FD|fetchInstruction|PC|DOUT [3] & (!\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q  & \processador|FD|fetchInstruction|PC|DOUT [4])) # (\processador|FD|fetchInstruction|PC|DOUT [3] & 
// (\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q )))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [3]),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [4]),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q ),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~14 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~14 .lut_mask = 64'h0282000000000000;
defparam \processador|FD|fetchInstruction|ROM|memROM~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N15
cyclonev_lcell_comb \processador|UC|UC_ULA|comb~0 (
// Equation(s):
// \processador|UC|UC_ULA|comb~0_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~14_combout  & ( (!\processador|UC|UC_ULA|comb~4_combout ) # ((\processador|UC|UC_ULA|Functcrtl~1_combout  & !\processador|FD|fetchInstruction|ROM|memROM~11_combout )) ) 
// ) # ( !\processador|FD|fetchInstruction|ROM|memROM~14_combout  & ( !\processador|UC|UC_ULA|comb~4_combout  ) )

	.dataa(!\processador|UC|UC_ULA|comb~4_combout ),
	.datab(gnd),
	.datac(!\processador|UC|UC_ULA|Functcrtl~1_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|UC_ULA|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|UC_ULA|comb~0 .extended_lut = "off";
defparam \processador|UC|UC_ULA|comb~0 .lut_mask = 64'hAAAAAAAAAFAAAFAA;
defparam \processador|UC|UC_ULA|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N24
cyclonev_lcell_comb \processador|UC|UC_ULA|Functcrtl~0 (
// Equation(s):
// \processador|UC|UC_ULA|Functcrtl~0_combout  = ( !\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  & ( \processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q  & ( (\processador|FD|fetchInstruction|PC|DOUT [3] & 
// (!\processador|FD|fetchInstruction|PC|DOUT [7] & (!\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q  & !\processador|FD|fetchInstruction|PC|DOUT [4]))) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  & ( 
// !\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q  & ( (!\processador|FD|fetchInstruction|PC|DOUT [7] & (!\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q  & ((\processador|FD|fetchInstruction|PC|DOUT [4]) # 
// (\processador|FD|fetchInstruction|PC|DOUT [3])))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [3]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [4]),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q ),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|UC_ULA|Functcrtl~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|UC_ULA|Functcrtl~0 .extended_lut = "off";
defparam \processador|UC|UC_ULA|Functcrtl~0 .lut_mask = 64'h40C0000040000000;
defparam \processador|UC|UC_ULA|Functcrtl~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N36
cyclonev_lcell_comb \processador|UC|UC_ULA|comb~1 (
// Equation(s):
// \processador|UC|UC_ULA|comb~1_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~12_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~14_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & 
// (!\processador|UC|Equal1~0_combout  & (\processador|UC|UC_ULA|Functcrtl~0_combout  & !\processador|UC|Equal1~1_combout ))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datab(!\processador|UC|Equal1~0_combout ),
	.datac(!\processador|UC|UC_ULA|Functcrtl~0_combout ),
	.datad(!\processador|UC|Equal1~1_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~12_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|UC_ULA|comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|UC_ULA|comb~1 .extended_lut = "off";
defparam \processador|UC|UC_ULA|comb~1 .lut_mask = 64'h0000000004000000;
defparam \processador|UC|UC_ULA|comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N33
cyclonev_lcell_comb \processador|UC|UC_ULA|Functcrtl[0] (
// Equation(s):
// \processador|UC|UC_ULA|Functcrtl [0] = ( \processador|UC|UC_ULA|Functcrtl [0] & ( !\processador|UC|UC_ULA|comb~0_combout  ) ) # ( !\processador|UC|UC_ULA|Functcrtl [0] & ( (!\processador|UC|UC_ULA|comb~0_combout  & \processador|UC|UC_ULA|comb~1_combout ) 
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|UC|UC_ULA|comb~0_combout ),
	.datad(!\processador|UC|UC_ULA|comb~1_combout ),
	.datae(gnd),
	.dataf(!\processador|UC|UC_ULA|Functcrtl [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|UC_ULA|Functcrtl [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|UC_ULA|Functcrtl[0] .extended_lut = "off";
defparam \processador|UC|UC_ULA|Functcrtl[0] .lut_mask = 64'h00F000F0F0F0F0F0;
defparam \processador|UC|UC_ULA|Functcrtl[0] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N12
cyclonev_lcell_comb \processador|UC|UC_ULA|ULActrl[1]~0 (
// Equation(s):
// \processador|UC|UC_ULA|ULActrl[1]~0_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~2_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~0_combout  & \processador|FD|fetchInstruction|ROM|memROM~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~0_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~1_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|UC_ULA|ULActrl[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|UC_ULA|ULActrl[1]~0 .extended_lut = "off";
defparam \processador|UC|UC_ULA|ULActrl[1]~0 .lut_mask = 64'h00000000000F000F;
defparam \processador|UC|UC_ULA|ULActrl[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N12
cyclonev_lcell_comb \processador|UC|UC_ULA|ULActrl[0]~1 (
// Equation(s):
// \processador|UC|UC_ULA|ULActrl[0]~1_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~3_combout  & ( (!\processador|UC|Equal1~0_combout  & \processador|UC|UC_ULA|Functcrtl [0]) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~3_combout  & ( 
// (!\processador|UC|Equal1~0_combout  & (\processador|UC|UC_ULA|Functcrtl [0] & !\processador|UC|UC_ULA|ULActrl[1]~0_combout )) ) )

	.dataa(gnd),
	.datab(!\processador|UC|Equal1~0_combout ),
	.datac(!\processador|UC|UC_ULA|Functcrtl [0]),
	.datad(!\processador|UC|UC_ULA|ULActrl[1]~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|UC_ULA|ULActrl[0]~1 .extended_lut = "off";
defparam \processador|UC|UC_ULA|ULActrl[0]~1 .lut_mask = 64'h0C000C000C0C0C0C;
defparam \processador|UC|UC_ULA|ULActrl[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N18
cyclonev_lcell_comb \processador|UC|UC_ULA|comb~2 (
// Equation(s):
// \processador|UC|UC_ULA|comb~2_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~14_combout  & ( (\processador|UC|UC_ULA|comb~4_combout  & \processador|UC|UC_ULA|Functcrtl~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|UC|UC_ULA|comb~4_combout ),
	.datad(!\processador|UC|UC_ULA|Functcrtl~1_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|UC_ULA|comb~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|UC_ULA|comb~2 .extended_lut = "off";
defparam \processador|UC|UC_ULA|comb~2 .lut_mask = 64'h00000000000F000F;
defparam \processador|UC|UC_ULA|comb~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N9
cyclonev_lcell_comb \processador|UC|UC_ULA|Functcrtl[1] (
// Equation(s):
// \processador|UC|UC_ULA|Functcrtl [1] = ( \processador|UC|UC_ULA|comb~4_combout  & ( \processador|UC|UC_ULA|Functcrtl [1] & ( !\processador|UC|UC_ULA|comb~2_combout  ) ) ) # ( !\processador|UC|UC_ULA|comb~4_combout  & ( \processador|UC|UC_ULA|Functcrtl [1] 
// & ( !\processador|UC|UC_ULA|comb~2_combout  ) ) ) # ( !\processador|UC|UC_ULA|comb~4_combout  & ( !\processador|UC|UC_ULA|Functcrtl [1] & ( !\processador|UC|UC_ULA|comb~2_combout  ) ) )

	.dataa(!\processador|UC|UC_ULA|comb~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processador|UC|UC_ULA|comb~4_combout ),
	.dataf(!\processador|UC|UC_ULA|Functcrtl [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|UC_ULA|Functcrtl [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|UC_ULA|Functcrtl[1] .extended_lut = "off";
defparam \processador|UC|UC_ULA|Functcrtl[1] .lut_mask = 64'hAAAA0000AAAAAAAA;
defparam \processador|UC|UC_ULA|Functcrtl[1] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N21
cyclonev_lcell_comb \processador|FD|ULA_bit17|Muxao|Equal1~0 (
// Equation(s):
// \processador|FD|ULA_bit17|Muxao|Equal1~0_combout  = (!\processador|UC|Equal1~0_combout  & (!\processador|UC|UC_ULA|Functcrtl [1] & !\processador|UC|UC_ULA|ULActrl[1]~0_combout ))

	.dataa(gnd),
	.datab(!\processador|UC|Equal1~0_combout ),
	.datac(!\processador|UC|UC_ULA|Functcrtl [1]),
	.datad(!\processador|UC|UC_ULA|ULActrl[1]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit17|Muxao|Equal1~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit17|Muxao|Equal1~0 .lut_mask = 64'hC000C000C000C000;
defparam \processador|FD|ULA_bit17|Muxao|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N45
cyclonev_lcell_comb \processador|UC|palavraControle[1]~0 (
// Equation(s):
// \processador|UC|palavraControle[1]~0_combout  = ( \processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q  & ( \processador|UC|UC_ULA|ULActrl[1]~0_combout  ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q  & ( 
// (\processador|UC|UC_ULA|ULActrl[1]~0_combout  & !\processador|FD|fetchInstruction|ROM|memROM~2_combout ) ) )

	.dataa(gnd),
	.datab(!\processador|UC|UC_ULA|ULActrl[1]~0_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|palavraControle[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|palavraControle[1]~0 .extended_lut = "off";
defparam \processador|UC|palavraControle[1]~0 .lut_mask = 64'h3030303033333333;
defparam \processador|UC|palavraControle[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N23
dffeas \processador|FD|BancoReg|registrador~294 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[0]~75_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1067_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~294_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~294 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~294 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1288 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1288_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~16_combout  & ( (\processador|FD|BancoReg|registrador~38_q  & (!\processador|FD|fetchInstruction|ROM|memROM~15_combout  & 
// !\processador|FD|fetchInstruction|ROM|memROM~7_combout )) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~16_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~15_combout  ) )

	.dataa(!\processador|FD|BancoReg|registrador~38_q ),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1288_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1288 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1288 .lut_mask = 64'h0F0F0F0F50005000;
defparam \processador|FD|BancoReg|registrador~1288 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1160 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1160_combout  = ( \processador|FD|BancoReg|registrador~1288_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~15_combout  ) ) # ( !\processador|FD|BancoReg|registrador~1288_combout  & ( 
// (\processador|FD|fetchInstruction|ROM|memROM~15_combout  & ((\processador|FD|fetchInstruction|ROM|memROM~7_combout ) # (\processador|FD|BancoReg|registrador~294_q ))) ) )

	.dataa(gnd),
	.datab(!\processador|FD|BancoReg|registrador~294_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1288_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1160_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1160 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1160 .lut_mask = 64'h003F003FFF00FF00;
defparam \processador|FD|BancoReg|registrador~1160 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N42
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[0]~15 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[0]~15_combout  = ( \processador|FD|BancoReg|registrador~1160_combout  & ( \processador|FD|BancoReg|Equal0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1160_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[0]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[0]~15 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaB[0]~15 .lut_mask = 64'h0000000000FF00FF;
defparam \processador|FD|BancoReg|saidaB[0]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N36
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[23]~2 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[23]~2_combout  = ( \processador|FD|BancoReg|saidaA[24]~0_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~7_combout  ) ) # ( !\processador|FD|BancoReg|saidaA[24]~0_combout  & ( 
// (!\processador|FD|fetchInstruction|ROM|memROM~7_combout  & !\processador|FD|BancoReg|saidaA[24]~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datad(!\processador|FD|BancoReg|saidaA[24]~1_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaA[24]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[23]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[23]~2 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[23]~2 .lut_mask = 64'hF000F000F0F0F0F0;
defparam \processador|FD|BancoReg|saidaA[23]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N11
dffeas \processador|FD|BancoReg|registrador~69 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[31]~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1066_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~69 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~69 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N9
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1292 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1292_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~16_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~7_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~15_combout  & 
// \processador|FD|BancoReg|registrador~69_q )) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~16_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~15_combout  ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datad(!\processador|FD|BancoReg|registrador~69_q ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1292_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1292 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1292 .lut_mask = 64'h0F0F0F0F00A000A0;
defparam \processador|FD|BancoReg|registrador~1292 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1164 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1164_combout  = ( \processador|FD|BancoReg|registrador~1292_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~15_combout  ) ) # ( !\processador|FD|BancoReg|registrador~1292_combout  & ( 
// (\processador|FD|fetchInstruction|ROM|memROM~15_combout  & (\processador|FD|BancoReg|registrador~325_q  & !\processador|FD|fetchInstruction|ROM|memROM~7_combout )) ) )

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datac(!\processador|FD|BancoReg|registrador~325_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1292_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1164_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1164 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1164 .lut_mask = 64'h03000300CCCCCCCC;
defparam \processador|FD|BancoReg|registrador~1164 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N48
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[31]~8 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[31]~8_combout  = ( \processador|FD|BancoReg|registrador~1164_combout  & ( \processador|FD|BancoReg|Equal0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1164_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[31]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[31]~8 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaB[31]~8 .lut_mask = 64'h0000000000FF00FF;
defparam \processador|FD|BancoReg|saidaB[31]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y3_N8
dffeas \processador|FD|memRAM|ram~97 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[31]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~97 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~97 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N14
dffeas \processador|FD|memRAM|ram~65 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[31]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~65 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~65 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N21
cyclonev_lcell_comb \processador|UC|Equal1~3 (
// Equation(s):
// \processador|UC|Equal1~3_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~3_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~1_combout  & (\processador|FD|fetchInstruction|PC|DOUT [2] & 
// (\processador|FD|fetchInstruction|ROM|memROM~0_combout  & \processador|FD|fetchInstruction|ROM|memROM~2_combout ))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~1_combout ),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [2]),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~0_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~2_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|Equal1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|Equal1~3 .extended_lut = "off";
defparam \processador|UC|Equal1~3 .lut_mask = 64'h0001000100000000;
defparam \processador|UC|Equal1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N54
cyclonev_lcell_comb \processador|UC|UC_ULA|comb~3 (
// Equation(s):
// \processador|UC|UC_ULA|comb~3_combout  = ( !\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  & ( \processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q  & ( (\processador|FD|fetchInstruction|PC|DOUT [3] & 
// (!\processador|FD|fetchInstruction|PC|DOUT [7] & (!\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q  & !\processador|FD|fetchInstruction|PC|DOUT [4]))) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  & ( 
// !\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q  & ( (!\processador|FD|fetchInstruction|PC|DOUT [7] & (!\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q  & \processador|FD|fetchInstruction|PC|DOUT [4])) ) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [3]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [4]),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q ),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|UC_ULA|comb~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|UC_ULA|comb~3 .extended_lut = "off";
defparam \processador|UC|UC_ULA|comb~3 .lut_mask = 64'h00C0000040000000;
defparam \processador|UC|UC_ULA|comb~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N51
cyclonev_lcell_comb \processador|UC|UC_ULA|Functcrtl[2] (
// Equation(s):
// \processador|UC|UC_ULA|Functcrtl [2] = ( \processador|UC|UC_ULA|Functcrtl [2] & ( !\processador|UC|UC_ULA|comb~3_combout  ) ) # ( !\processador|UC|UC_ULA|Functcrtl [2] & ( (\processador|FD|fetchInstruction|ROM|memROM~12_combout  & 
// !\processador|UC|UC_ULA|comb~3_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~12_combout ),
	.datad(!\processador|UC|UC_ULA|comb~3_combout ),
	.datae(gnd),
	.dataf(!\processador|UC|UC_ULA|Functcrtl [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|UC_ULA|Functcrtl [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|UC_ULA|Functcrtl[2] .extended_lut = "off";
defparam \processador|UC|UC_ULA|Functcrtl[2] .lut_mask = 64'h0F000F00FF00FF00;
defparam \processador|UC|UC_ULA|Functcrtl[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N39
cyclonev_lcell_comb \processador|UC|UC_ULA|ULActrl[2]~2 (
// Equation(s):
// \processador|UC|UC_ULA|ULActrl[2]~2_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~3_combout  & ( ((!\processador|FD|fetchInstruction|ROM|memROM~2_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~1_combout ) # 
// (!\processador|FD|fetchInstruction|ROM|memROM~0_combout )))) # (\processador|UC|UC_ULA|Functcrtl [2]) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~3_combout  & ( \processador|UC|UC_ULA|Functcrtl [2] ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~2_combout ),
	.datab(!\processador|UC|UC_ULA|Functcrtl [2]),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~1_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|UC_ULA|ULActrl[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|UC_ULA|ULActrl[2]~2 .extended_lut = "off";
defparam \processador|UC|UC_ULA|ULActrl[2]~2 .lut_mask = 64'h33333333BBB3BBB3;
defparam \processador|UC|UC_ULA|ULActrl[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N45
cyclonev_lcell_comb \processador|UC|Equal1~2 (
// Equation(s):
// \processador|UC|Equal1~2_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~3_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~0_combout  & (\processador|FD|fetchInstruction|ROM|memROM~1_combout  & 
// (!\processador|FD|fetchInstruction|PC|DOUT [2] & \processador|FD|fetchInstruction|ROM|memROM~2_combout ))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~0_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~1_combout ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [2]),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~2_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|Equal1~2 .extended_lut = "off";
defparam \processador|UC|Equal1~2 .lut_mask = 64'h0010001000000000;
defparam \processador|UC|Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N27
cyclonev_lcell_comb \processador|FD|mux_RTimed|saida_MUX[31]~25 (
// Equation(s):
// \processador|FD|mux_RTimed|saida_MUX[31]~25_combout  = ( \processador|FD|BancoReg|saidaB[31]~8_combout  & ( !\processador|UC|UC_ULA|ULActrl[1]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|UC|UC_ULA|ULActrl[1]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaB[31]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|mux_RTimed|saida_MUX[31]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|mux_RTimed|saida_MUX[31]~25 .extended_lut = "off";
defparam \processador|FD|mux_RTimed|saida_MUX[31]~25 .lut_mask = 64'h00000000F0F0F0F0;
defparam \processador|FD|mux_RTimed|saida_MUX[31]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y3_N10
dffeas \processador|FD|memRAM|ram~96 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[30]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~96 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~96 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y4_N52
dffeas \processador|FD|memRAM|ram~64 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[30]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~64 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~64 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N12
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[30]~42 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[30]~42_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~5_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~7_combout  & (\processador|FD|BancoReg|registrador~324_q  & 
// !\processador|FD|BancoReg|saidaA[23]~2_combout )) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|registrador~324_q ),
	.datad(!\processador|FD|BancoReg|saidaA[23]~2_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[30]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[30]~42 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[30]~42 .lut_mask = 64'h0500050000000000;
defparam \processador|FD|BancoReg|saidaA[30]~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N32
dffeas \processador|FD|BancoReg|registrador~67 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[29]~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1066_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~67 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~67 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N57
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1300 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1300_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~15_combout  & !\processador|FD|fetchInstruction|ROM|memROM~16_combout ) ) ) # ( 
// !\processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~15_combout  & (\processador|FD|BancoReg|registrador~67_q  & \processador|FD|fetchInstruction|ROM|memROM~16_combout )) # 
// (\processador|FD|fetchInstruction|ROM|memROM~15_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~16_combout ))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|registrador~67_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~16_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1300_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1300 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1300 .lut_mask = 64'h550A550A55005500;
defparam \processador|FD|BancoReg|registrador~1300 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1172 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1172_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~15_combout  & \processador|FD|BancoReg|registrador~1300_combout ) ) ) # ( 
// !\processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~15_combout  & ((\processador|FD|BancoReg|registrador~1300_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~15_combout  & 
// (\processador|FD|BancoReg|registrador~323_q  & !\processador|FD|BancoReg|registrador~1300_combout )) ) )

	.dataa(!\processador|FD|BancoReg|registrador~323_q ),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datad(!\processador|FD|BancoReg|registrador~1300_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1172_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1172 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1172 .lut_mask = 64'h05F005F000F000F0;
defparam \processador|FD|BancoReg|registrador~1172 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N39
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[29]~10 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[29]~10_combout  = ( \processador|FD|BancoReg|registrador~1172_combout  & ( \processador|FD|BancoReg|Equal0~0_combout  ) )

	.dataa(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1172_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[29]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[29]~10 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaB[29]~10 .lut_mask = 64'h0000000055555555;
defparam \processador|FD|BancoReg|saidaB[29]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y3_N13
dffeas \processador|FD|memRAM|ram~95 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[29]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~95 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~95 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y4_N13
dffeas \processador|FD|memRAM|ram~63 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[29]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~63 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~63 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N24
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[24]~0 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[24]~0_combout  = ( !\processador|UC|palavraControle[1]~0_combout  & ( !\processador|FD|saidaULA_final~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processador|UC|palavraControle[1]~0_combout ),
	.dataf(!\processador|FD|saidaULA_final~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[24]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[24]~0 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[24]~0 .lut_mask = 64'hFFFF000000000000;
defparam \processador|FD|muxULAram|saida_MUX[24]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N54
cyclonev_lcell_comb \processador|FD|mux_RTimed|saida_MUX[29]~27 (
// Equation(s):
// \processador|FD|mux_RTimed|saida_MUX[29]~27_combout  = ( \processador|FD|BancoReg|saidaB[29]~10_combout  & ( !\processador|UC|UC_ULA|ULActrl[1]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|UC|UC_ULA|ULActrl[1]~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaB[29]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|mux_RTimed|saida_MUX[29]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|mux_RTimed|saida_MUX[29]~27 .extended_lut = "off";
defparam \processador|FD|mux_RTimed|saida_MUX[29]~27 .lut_mask = 64'h00000000FF00FF00;
defparam \processador|FD|mux_RTimed|saida_MUX[29]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N17
dffeas \processador|FD|memRAM|ram~62 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[28]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~62 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~62 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y7_N59
dffeas \processador|FD|memRAM|ram~94 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[28]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~94 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~94 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N28
dffeas \processador|FD|memRAM|ram~61 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[27]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~61 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~61 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N21
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[27]~45 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[27]~45_combout  = ( !\processador|FD|BancoReg|saidaA[23]~2_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~5_combout  & (\processador|FD|BancoReg|registrador~321_q  & 
// \processador|FD|fetchInstruction|ROM|memROM~7_combout )) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~5_combout ),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|registrador~321_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaA[23]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[27]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[27]~45 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[27]~45 .lut_mask = 64'h000A000A00000000;
defparam \processador|FD|BancoReg|saidaA[27]~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y3_N59
dffeas \processador|FD|memRAM|ram~92 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[26]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~92 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~92 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y7_N11
dffeas \processador|FD|memRAM|ram~60 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[26]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~60 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~60 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y3_N53
dffeas \processador|FD|memRAM|ram~59 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[25]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~59 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~59 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y3_N56
dffeas \processador|FD|memRAM|ram~91 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[25]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~91 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~91 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y4_N46
dffeas \processador|FD|memRAM|ram~58 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[24]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~58 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~58 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y3_N4
dffeas \processador|FD|memRAM|ram~90 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[24]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~90 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~90 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N3
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[24]~3 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[24]~3_combout  = ( !\processador|FD|BancoReg|saidaA[23]~2_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~7_combout  & (\processador|FD|BancoReg|registrador~318_q  & 
// !\processador|FD|fetchInstruction|ROM|memROM~5_combout )) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datab(!\processador|FD|BancoReg|registrador~318_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaA[23]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[24]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[24]~3 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[24]~3 .lut_mask = 64'h1010101000000000;
defparam \processador|FD|BancoReg|saidaA[24]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N55
dffeas \processador|FD|memRAM|ram~57 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[23]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~57 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~57 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y5_N49
dffeas \processador|FD|memRAM|ram~89 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[23]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~89 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~89 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y4_N23
dffeas \processador|FD|memRAM|ram~56 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[22]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~56 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~56 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y5_N31
dffeas \processador|FD|memRAM|ram~88 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[22]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~88 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~88 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N51
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[22]~5 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[22]~5_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~5_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~7_combout  & (!\processador|FD|BancoReg|saidaA[23]~2_combout  & 
// \processador|FD|BancoReg|registrador~316_q )) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|saidaA[23]~2_combout ),
	.datad(!\processador|FD|BancoReg|registrador~316_q ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[22]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[22]~5 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[22]~5 .lut_mask = 64'h0050005000000000;
defparam \processador|FD|BancoReg|saidaA[22]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N34
dffeas \processador|FD|memRAM|ram~55 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[21]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~55 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~55 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y3_N35
dffeas \processador|FD|memRAM|ram~87 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[21]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~87 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~87 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y5_N53
dffeas \processador|FD|memRAM|ram~86 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[20]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~86 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~86 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N27
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[20]~7 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[20]~7_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~5_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~7_combout  & (!\processador|FD|BancoReg|saidaA[23]~2_combout  & 
// \processador|FD|BancoReg|registrador~314_q )) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|saidaA[23]~2_combout ),
	.datad(!\processador|FD|BancoReg|registrador~314_q ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[20]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[20]~7 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[20]~7 .lut_mask = 64'h0050005000000000;
defparam \processador|FD|BancoReg|saidaA[20]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N20
dffeas \processador|FD|memRAM|ram~53 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[19]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~53 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~53 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y5_N46
dffeas \processador|FD|memRAM|ram~85 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[19]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~85 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~85 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y4_N43
dffeas \processador|FD|memRAM|ram~52 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[18]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~52 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~52 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y4_N31
dffeas \processador|FD|memRAM|ram~84 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[18]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~84 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~84 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y7_N17
dffeas \processador|FD|BancoReg|registrador~312 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[18]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1067_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~312_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~312 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~312 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N33
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[18]~9 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[18]~9_combout  = ( \processador|FD|BancoReg|registrador~312_q  & ( (\processador|FD|fetchInstruction|ROM|memROM~7_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~5_combout  & 
// !\processador|FD|BancoReg|saidaA[23]~2_combout )) ) )

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~5_combout ),
	.datad(!\processador|FD|BancoReg|saidaA[23]~2_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~312_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[18]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[18]~9 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[18]~9 .lut_mask = 64'h0000000030003000;
defparam \processador|FD|BancoReg|saidaA[18]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N25
dffeas \processador|FD|memRAM|ram~51 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[17]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~51 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~51 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y3_N59
dffeas \processador|FD|memRAM|ram~83 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[17]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~83 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~83 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y3_N50
dffeas \processador|FD|BancoReg|registrador~311 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[17]~72_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1067_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~311_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~311 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~311 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N21
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[17]~10 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[17]~10_combout  = ( \processador|FD|BancoReg|registrador~311_q  & ( (!\processador|FD|BancoReg|saidaA[23]~2_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~5_combout  & 
// \processador|FD|fetchInstruction|ROM|memROM~7_combout )) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[23]~2_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~5_combout ),
	.datac(gnd),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~311_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[17]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[17]~10 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[17]~10 .lut_mask = 64'h0000000000880088;
defparam \processador|FD|BancoReg|saidaA[17]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N17
dffeas \processador|FD|BancoReg|registrador~54 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[16]~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1066_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~54 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~54 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N57
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1224 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1224_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~15_combout  & !\processador|FD|fetchInstruction|ROM|memROM~16_combout ) ) ) # ( 
// !\processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~15_combout  & (\processador|FD|BancoReg|registrador~54_q  & \processador|FD|fetchInstruction|ROM|memROM~16_combout )) # 
// (\processador|FD|fetchInstruction|ROM|memROM~15_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~16_combout ))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datab(!\processador|FD|BancoReg|registrador~54_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~16_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1224_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1224 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1224 .lut_mask = 64'h5252525250505050;
defparam \processador|FD|BancoReg|registrador~1224 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1096 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1096_combout  = ( \processador|FD|BancoReg|registrador~1224_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~15_combout  ) ) # ( !\processador|FD|BancoReg|registrador~1224_combout  & ( 
// (\processador|FD|BancoReg|registrador~310_q  & (!\processador|FD|fetchInstruction|ROM|memROM~7_combout  & \processador|FD|fetchInstruction|ROM|memROM~15_combout )) ) )

	.dataa(!\processador|FD|BancoReg|registrador~310_q ),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1224_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1096_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1096 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1096 .lut_mask = 64'h00500050FF00FF00;
defparam \processador|FD|BancoReg|registrador~1096 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N30
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[16]~31 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[16]~31_combout  = ( \processador|FD|BancoReg|registrador~1096_combout  & ( \processador|FD|BancoReg|Equal0~0_combout  ) )

	.dataa(gnd),
	.datab(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1096_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[16]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[16]~31 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaB[16]~31 .lut_mask = 64'h0000000033333333;
defparam \processador|FD|BancoReg|saidaB[16]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N4
dffeas \processador|FD|memRAM|ram~50 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[16]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~50 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~50 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y3_N41
dffeas \processador|FD|memRAM|ram~82 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[16]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~82 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~82 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N51
cyclonev_lcell_comb \processador|FD|ULA_bit22|Muxao|Equal2~0 (
// Equation(s):
// \processador|FD|ULA_bit22|Muxao|Equal2~0_combout  = ( !\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ( \processador|FD|ULA_bit17|Muxao|Equal1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit22|Muxao|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit22|Muxao|Equal2~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit22|Muxao|Equal2~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \processador|FD|ULA_bit22|Muxao|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N9
cyclonev_lcell_comb \processador|FD|mux_RTimed|saida_MUX[16]~8 (
// Equation(s):
// \processador|FD|mux_RTimed|saida_MUX[16]~8_combout  = ( \processador|FD|BancoReg|registrador~1096_combout  & ( (\processador|FD|BancoReg|Equal0~0_combout  & !\processador|UC|UC_ULA|ULActrl[1]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datad(!\processador|UC|UC_ULA|ULActrl[1]~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1096_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|mux_RTimed|saida_MUX[16]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|mux_RTimed|saida_MUX[16]~8 .extended_lut = "off";
defparam \processador|FD|mux_RTimed|saida_MUX[16]~8 .lut_mask = 64'h000000000F000F00;
defparam \processador|FD|mux_RTimed|saida_MUX[16]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N18
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[15]~29 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[15]~29_combout  = (\processador|FD|BancoReg|Equal0~0_combout  & \processador|FD|BancoReg|registrador~1100_combout )

	.dataa(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datab(!\processador|FD|BancoReg|registrador~1100_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[15]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[15]~29 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaB[15]~29 .lut_mask = 64'h1111111111111111;
defparam \processador|FD|BancoReg|saidaB[15]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N37
dffeas \processador|FD|memRAM|ram~49 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[15]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~49 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~49 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y3_N20
dffeas \processador|FD|memRAM|ram~81 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|saidaB[15]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|memRAM|ram~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~81 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~81 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N30
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[15]~12 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[15]~12_combout  = ( !\processador|FD|BancoReg|saidaA[23]~2_combout  & ( (\processador|FD|BancoReg|registrador~309_q  & (!\processador|FD|fetchInstruction|ROM|memROM~5_combout  & 
// \processador|FD|fetchInstruction|ROM|memROM~7_combout )) ) )

	.dataa(gnd),
	.datab(!\processador|FD|BancoReg|registrador~309_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~5_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaA[23]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[15]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[15]~12 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[15]~12 .lut_mask = 64'h0030003000000000;
defparam \processador|FD|BancoReg|saidaA[15]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N21
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[14]~30 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[14]~30_combout  = ( \processador|FD|BancoReg|registrador~1104_combout  & ( \processador|FD|BancoReg|Equal0~0_combout  ) )

	.dataa(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[14]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[14]~30 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaB[14]~30 .lut_mask = 64'h0000000055555555;
defparam \processador|FD|BancoReg|saidaB[14]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y3_N23
dffeas \processador|FD|memRAM|ram~80 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|saidaB[14]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|memRAM|ram~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~80 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~80 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y4_N52
dffeas \processador|FD|memRAM|ram~48 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[14]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~48 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~48 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N47
dffeas \processador|FD|BancoReg|registrador~308 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[14]~135_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1067_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~308_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~308 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~308 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N36
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[14]~13 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[14]~13_combout  = ( !\processador|FD|BancoReg|saidaA[23]~2_combout  & ( (\processador|FD|BancoReg|registrador~308_q  & (\processador|FD|fetchInstruction|ROM|memROM~7_combout  & 
// !\processador|FD|fetchInstruction|ROM|memROM~5_combout )) ) )

	.dataa(!\processador|FD|BancoReg|registrador~308_q ),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~5_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaA[23]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[14]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[14]~13 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[14]~13 .lut_mask = 64'h0500050000000000;
defparam \processador|FD|BancoReg|saidaA[14]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N18
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[13]~27 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[13]~27_combout  = ( \processador|FD|BancoReg|registrador~1108_combout  & ( \processador|FD|BancoReg|Equal0~0_combout  ) )

	.dataa(gnd),
	.datab(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1108_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[13]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[13]~27 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaB[13]~27 .lut_mask = 64'h0000000033333333;
defparam \processador|FD|BancoReg|saidaB[13]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N34
dffeas \processador|FD|memRAM|ram~47 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[13]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~47 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~47 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y5_N20
dffeas \processador|FD|memRAM|ram~79 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|saidaB[13]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|memRAM|ram~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~79 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~79 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y5_N28
dffeas \processador|FD|BancoReg|registrador~307DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[13]~131_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1067_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~307DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~307DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~307DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N30
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[13]~14 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[13]~14_combout  = ( \processador|FD|BancoReg|registrador~307DUPLICATE_q  & ( (\processador|FD|fetchInstruction|ROM|memROM~7_combout  & (!\processador|FD|BancoReg|saidaA[23]~2_combout  & 
// !\processador|FD|fetchInstruction|ROM|memROM~5_combout )) ) )

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datac(!\processador|FD|BancoReg|saidaA[23]~2_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~5_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~307DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[13]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[13]~14 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[13]~14 .lut_mask = 64'h0000000030003000;
defparam \processador|FD|BancoReg|saidaA[13]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N15
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[12]~28 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[12]~28_combout  = ( \processador|FD|BancoReg|registrador~1112_combout  & ( \processador|FD|BancoReg|Equal0~0_combout  ) )

	.dataa(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1112_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[12]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[12]~28 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaB[12]~28 .lut_mask = 64'h0000000055555555;
defparam \processador|FD|BancoReg|saidaB[12]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N22
dffeas \processador|FD|memRAM|ram~46 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[12]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~46 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~46 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y3_N17
dffeas \processador|FD|memRAM|ram~78 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|saidaB[12]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|memRAM|ram~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~78 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~78 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y9_N46
dffeas \processador|FD|BancoReg|registrador~306 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[12]~127_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1067_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~306_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~306 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~306 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N24
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[12]~15 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[12]~15_combout  = ( !\processador|FD|BancoReg|saidaA[23]~2_combout  & ( (\processador|FD|BancoReg|registrador~306_q  & (\processador|FD|fetchInstruction|ROM|memROM~7_combout  & 
// !\processador|FD|fetchInstruction|ROM|memROM~5_combout )) ) )

	.dataa(gnd),
	.datab(!\processador|FD|BancoReg|registrador~306_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~5_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaA[23]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[12]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[12]~15 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[12]~15 .lut_mask = 64'h0300030000000000;
defparam \processador|FD|BancoReg|saidaA[12]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N15
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[11]~25 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[11]~25_combout  = ( \processador|FD|BancoReg|registrador~1116_combout  & ( \processador|FD|BancoReg|Equal0~0_combout  ) )

	.dataa(gnd),
	.datab(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1116_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[11]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[11]~25 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaB[11]~25 .lut_mask = 64'h0000000033333333;
defparam \processador|FD|BancoReg|saidaB[11]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N7
dffeas \processador|FD|memRAM|ram~45 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[11]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~45 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~45 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y5_N46
dffeas \processador|FD|memRAM|ram~77 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[11]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~77 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~77 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N42
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[10]~26 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[10]~26_combout  = ( \processador|FD|BancoReg|registrador~1120_combout  & ( \processador|FD|BancoReg|Equal0~0_combout  ) )

	.dataa(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1120_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[10]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[10]~26 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaB[10]~26 .lut_mask = 64'h0000000055555555;
defparam \processador|FD|BancoReg|saidaB[10]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y3_N44
dffeas \processador|FD|memRAM|ram~76 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|saidaB[10]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|memRAM|ram~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~76 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~76 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y4_N46
dffeas \processador|FD|memRAM|ram~44 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[10]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~44 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~44 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N48
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[9]~23 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[9]~23_combout  = (\processador|FD|BancoReg|registrador~1124_combout  & \processador|FD|BancoReg|Equal0~0_combout )

	.dataa(gnd),
	.datab(!\processador|FD|BancoReg|registrador~1124_combout ),
	.datac(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[9]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[9]~23 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaB[9]~23 .lut_mask = 64'h0303030303030303;
defparam \processador|FD|BancoReg|saidaB[9]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N16
dffeas \processador|FD|memRAM|ram~43 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[9]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~43 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~43 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y3_N50
dffeas \processador|FD|memRAM|ram~75 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|saidaB[9]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|memRAM|ram~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~75 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~75 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N42
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[9]~18 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[9]~18_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~5_combout  & ( (\processador|FD|BancoReg|registrador~303_q  & (\processador|FD|fetchInstruction|ROM|memROM~7_combout  & 
// !\processador|FD|BancoReg|saidaA[23]~2_combout )) ) )

	.dataa(gnd),
	.datab(!\processador|FD|BancoReg|registrador~303_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datad(!\processador|FD|BancoReg|saidaA[23]~2_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[9]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[9]~18 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[9]~18 .lut_mask = 64'h0300030000000000;
defparam \processador|FD|BancoReg|saidaA[9]~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N6
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[8]~24 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[8]~24_combout  = ( \processador|FD|BancoReg|registrador~1128_combout  & ( \processador|FD|BancoReg|Equal0~0_combout  ) )

	.dataa(gnd),
	.datab(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1128_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[8]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[8]~24 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaB[8]~24 .lut_mask = 64'h0000000033333333;
defparam \processador|FD|BancoReg|saidaB[8]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y3_N53
dffeas \processador|FD|memRAM|ram~74 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[8]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~74 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~74 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y8_N56
dffeas \processador|FD|memRAM|ram~42 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[8]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~42 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~42 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N30
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[7]~21 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[7]~21_combout  = (\processador|FD|BancoReg|Equal0~0_combout  & \processador|FD|BancoReg|registrador~1132_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datad(!\processador|FD|BancoReg|registrador~1132_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[7]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[7]~21 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaB[7]~21 .lut_mask = 64'h000F000F000F000F;
defparam \processador|FD|BancoReg|saidaB[7]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N55
dffeas \processador|FD|memRAM|ram~41 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[7]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~41 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~41 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y3_N32
dffeas \processador|FD|memRAM|ram~73 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|saidaB[7]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|memRAM|ram~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~73 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~73 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N36
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[6]~22 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[6]~22_combout  = (\processador|FD|BancoReg|Equal0~0_combout  & \processador|FD|BancoReg|registrador~1136_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datad(!\processador|FD|BancoReg|registrador~1136_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[6]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[6]~22 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaB[6]~22 .lut_mask = 64'h000F000F000F000F;
defparam \processador|FD|BancoReg|saidaB[6]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y3_N38
dffeas \processador|FD|memRAM|ram~72 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|saidaB[6]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|memRAM|ram~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~72 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~72 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y4_N49
dffeas \processador|FD|memRAM|ram~40 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[6]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~40 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~40 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y8_N35
dffeas \processador|FD|BancoReg|registrador~298 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[4]~95_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1067_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~298_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~298 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~298 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1272 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1272_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~16_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~7_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~15_combout  & 
// \processador|FD|BancoReg|registrador~42_q )) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~16_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~15_combout  ) )

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datad(!\processador|FD|BancoReg|registrador~42_q ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1272_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1272 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1272 .lut_mask = 64'h0F0F0F0F00C000C0;
defparam \processador|FD|BancoReg|registrador~1272 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N51
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1144 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1144_combout  = ( \processador|FD|BancoReg|registrador~1272_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~15_combout  ) ) # ( !\processador|FD|BancoReg|registrador~1272_combout  & ( 
// (\processador|FD|BancoReg|registrador~298_q  & (!\processador|FD|fetchInstruction|ROM|memROM~7_combout  & \processador|FD|fetchInstruction|ROM|memROM~15_combout )) ) )

	.dataa(!\processador|FD|BancoReg|registrador~298_q ),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1272_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1144 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1144 .lut_mask = 64'h00500050FF00FF00;
defparam \processador|FD|BancoReg|registrador~1144 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N27
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[4]~20 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[4]~20_combout  = ( \processador|FD|BancoReg|Equal0~0_combout  & ( \processador|FD|BancoReg|registrador~1144_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|registrador~1144_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[4]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[4]~20 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaB[4]~20 .lut_mask = 64'h000000000F0F0F0F;
defparam \processador|FD|BancoReg|saidaB[4]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y3_N29
dffeas \processador|FD|memRAM|ram~70 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|saidaB[4]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|memRAM|ram~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~70 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~70 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y4_N10
dffeas \processador|FD|memRAM|ram~38 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[4]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~38 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~38 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N44
dffeas \processador|FD|BancoReg|registrador~296 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[2]~87_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1067_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~296_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~296 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~296 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N29
dffeas \processador|FD|BancoReg|registrador~40 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[2]~87_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1066_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~40 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~40 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1280 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1280_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~16_combout  & ( (\processador|FD|BancoReg|registrador~40_q  & (!\processador|FD|fetchInstruction|ROM|memROM~7_combout  & 
// !\processador|FD|fetchInstruction|ROM|memROM~15_combout )) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~16_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~15_combout  ) )

	.dataa(!\processador|FD|BancoReg|registrador~40_q ),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1280_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1280 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1280 .lut_mask = 64'h00FF00FF50005000;
defparam \processador|FD|BancoReg|registrador~1280 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N51
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1152 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1152_combout  = ( \processador|FD|BancoReg|registrador~1280_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~15_combout ) # (\processador|FD|fetchInstruction|ROM|memROM~7_combout ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~1280_combout  & ( (\processador|FD|BancoReg|registrador~296_q  & (\processador|FD|fetchInstruction|ROM|memROM~15_combout  & !\processador|FD|fetchInstruction|ROM|memROM~7_combout )) ) )

	.dataa(gnd),
	.datab(!\processador|FD|BancoReg|registrador~296_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1280_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1152 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1152 .lut_mask = 64'h03000300F0FFF0FF;
defparam \processador|FD|BancoReg|registrador~1152 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N21
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[2]~16 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[2]~16_combout  = (\processador|FD|BancoReg|Equal0~0_combout  & \processador|FD|BancoReg|registrador~1152_combout )

	.dataa(gnd),
	.datab(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1152_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[2]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[2]~16 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaB[2]~16 .lut_mask = 64'h0303030303030303;
defparam \processador|FD|BancoReg|saidaB[2]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y3_N41
dffeas \processador|FD|memRAM|ram~68 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[2]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~68 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~68 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y4_N19
dffeas \processador|FD|memRAM|ram~36 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[2]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~36 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~36 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N0
cyclonev_lcell_comb \processador|FD|mux_RTimed|saida_MUX[2]~22 (
// Equation(s):
// \processador|FD|mux_RTimed|saida_MUX[2]~22_combout  = ( \processador|FD|BancoReg|registrador~1152_combout  & ( (!\processador|UC|UC_ULA|ULActrl[1]~0_combout  & (\processador|FD|BancoReg|Equal0~0_combout )) # (\processador|UC|UC_ULA|ULActrl[1]~0_combout  & 
// ((\processador|FD|fetchInstruction|ROM|memROM~14_combout ))) ) ) # ( !\processador|FD|BancoReg|registrador~1152_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~14_combout  & \processador|UC|UC_ULA|ULActrl[1]~0_combout ) ) )

	.dataa(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~14_combout ),
	.datad(!\processador|UC|UC_ULA|ULActrl[1]~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1152_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|mux_RTimed|saida_MUX[2]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|mux_RTimed|saida_MUX[2]~22 .extended_lut = "off";
defparam \processador|FD|mux_RTimed|saida_MUX[2]~22 .lut_mask = 64'h000F000F550F550F;
defparam \processador|FD|mux_RTimed|saida_MUX[2]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N21
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[1]~18 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[1]~18_combout  = (\processador|FD|BancoReg|registrador~1156_combout  & \processador|FD|BancoReg|Equal0~0_combout )

	.dataa(gnd),
	.datab(!\processador|FD|BancoReg|registrador~1156_combout ),
	.datac(gnd),
	.datad(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[1]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[1]~18 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaB[1]~18 .lut_mask = 64'h0033003300330033;
defparam \processador|FD|BancoReg|saidaB[1]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N23
dffeas \processador|FD|memRAM|ram~67 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|saidaB[1]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|memRAM|ram~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~67 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~67 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y4_N31
dffeas \processador|FD|memRAM|ram~35 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[1]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~35 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~35 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y7_N5
dffeas \processador|FD|BancoReg|registrador~39 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[1]~83_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1066_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~39 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~39 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N33
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[1]~35 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[1]~35_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [7] & ( \processador|FD|BancoReg|registrador~39_q  ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [7] & ( 
// (!\processador|FD|fetchInstruction|ROM|memROM~4_combout  & \processador|FD|BancoReg|registrador~39_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~4_combout ),
	.datad(!\processador|FD|BancoReg|registrador~39_q ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[1]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[1]~35 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[1]~35 .lut_mask = 64'h00F000F000FF00FF;
defparam \processador|FD|BancoReg|saidaA[1]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N51
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[1]~36 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[1]~36_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [7] & ( !\processador|FD|BancoReg|registrador~295_q  ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [7] & ( (!\processador|FD|BancoReg|registrador~295_q  & 
// !\processador|FD|fetchInstruction|ROM|memROM~4_combout ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~295_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~4_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[1]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[1]~36 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[1]~36 .lut_mask = 64'hAA00AA00AAAAAAAA;
defparam \processador|FD|BancoReg|saidaA[1]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N12
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[1]~37 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[1]~37_combout  = ( \processador|FD|BancoReg|saidaA[24]~1_combout  & ( \processador|FD|BancoReg|saidaA[1]~36_combout  & ( (\processador|FD|BancoReg|saidaA[24]~0_combout  & 
// (!\processador|FD|fetchInstruction|ROM|memROM~7_combout  & (\processador|FD|BancoReg|saidaA[1]~35_combout  & \processador|FD|fetchInstruction|ROM|memROM~5_combout ))) ) ) ) # ( !\processador|FD|BancoReg|saidaA[24]~1_combout  & ( 
// \processador|FD|BancoReg|saidaA[1]~36_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~7_combout  & (\processador|FD|BancoReg|saidaA[1]~35_combout  & \processador|FD|fetchInstruction|ROM|memROM~5_combout )) ) ) ) # ( 
// \processador|FD|BancoReg|saidaA[24]~1_combout  & ( !\processador|FD|BancoReg|saidaA[1]~36_combout  & ( ((\processador|FD|BancoReg|saidaA[24]~0_combout  & (\processador|FD|BancoReg|saidaA[1]~35_combout  & 
// \processador|FD|fetchInstruction|ROM|memROM~5_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~7_combout ) ) ) ) # ( !\processador|FD|BancoReg|saidaA[24]~1_combout  & ( !\processador|FD|BancoReg|saidaA[1]~36_combout  & ( 
// ((\processador|FD|BancoReg|saidaA[1]~35_combout  & \processador|FD|fetchInstruction|ROM|memROM~5_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~7_combout ) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[24]~0_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datac(!\processador|FD|BancoReg|saidaA[1]~35_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~5_combout ),
	.datae(!\processador|FD|BancoReg|saidaA[24]~1_combout ),
	.dataf(!\processador|FD|BancoReg|saidaA[1]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[1]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[1]~37 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[1]~37 .lut_mask = 64'h333F3337000C0004;
defparam \processador|FD|BancoReg|saidaA[1]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N18
cyclonev_lcell_comb \processador|FD|mux_RTimed|saida_MUX[0]~24 (
// Equation(s):
// \processador|FD|mux_RTimed|saida_MUX[0]~24_combout  = ( \processador|FD|BancoReg|registrador~1160_combout  & ( (\processador|FD|BancoReg|Equal0~0_combout  & !\processador|UC|UC_ULA|ULActrl[1]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datad(!\processador|UC|UC_ULA|ULActrl[1]~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1160_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|mux_RTimed|saida_MUX[0]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|mux_RTimed|saida_MUX[0]~24 .extended_lut = "off";
defparam \processador|FD|mux_RTimed|saida_MUX[0]~24 .lut_mask = 64'h000000000F000F00;
defparam \processador|FD|mux_RTimed|saida_MUX[0]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N0
cyclonev_lcell_comb \processador|FD|soma1inv|Add0~97 (
// Equation(s):
// \processador|FD|soma1inv|Add0~97_sumout  = SUM(( !\processador|FD|mux_RTimed|saida_MUX[0]~24_combout  $ (((!\processador|UC|UC_ULA|ULActrl[2]~2_combout ) # ((\processador|UC|Equal1~2_combout ) # (\processador|UC|Equal1~3_combout )))) ) + ( 
// (\processador|UC|UC_ULA|ULActrl[2]~2_combout  & (!\processador|UC|Equal1~3_combout  & !\processador|UC|Equal1~2_combout )) ) + ( !VCC ))
// \processador|FD|soma1inv|Add0~98  = CARRY(( !\processador|FD|mux_RTimed|saida_MUX[0]~24_combout  $ (((!\processador|UC|UC_ULA|ULActrl[2]~2_combout ) # ((\processador|UC|Equal1~2_combout ) # (\processador|UC|Equal1~3_combout )))) ) + ( 
// (\processador|UC|UC_ULA|ULActrl[2]~2_combout  & (!\processador|UC|Equal1~3_combout  & !\processador|UC|Equal1~2_combout )) ) + ( !VCC ))

	.dataa(!\processador|UC|UC_ULA|ULActrl[2]~2_combout ),
	.datab(!\processador|UC|Equal1~3_combout ),
	.datac(!\processador|UC|Equal1~2_combout ),
	.datad(!\processador|FD|mux_RTimed|saida_MUX[0]~24_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|soma1inv|Add0~97_sumout ),
	.cout(\processador|FD|soma1inv|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|soma1inv|Add0~97 .extended_lut = "off";
defparam \processador|FD|soma1inv|Add0~97 .lut_mask = 64'h0000BFBF000040BF;
defparam \processador|FD|soma1inv|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N3
cyclonev_lcell_comb \processador|FD|soma1inv|Add0~93 (
// Equation(s):
// \processador|FD|soma1inv|Add0~93_sumout  = SUM(( !\processador|FD|mux_RTimed|saida_MUX[1]~23_combout  $ (((!\processador|UC|UC_ULA|ULActrl[2]~2_combout ) # ((\processador|UC|Equal1~2_combout ) # (\processador|UC|Equal1~3_combout )))) ) + ( GND ) + ( 
// \processador|FD|soma1inv|Add0~98  ))
// \processador|FD|soma1inv|Add0~94  = CARRY(( !\processador|FD|mux_RTimed|saida_MUX[1]~23_combout  $ (((!\processador|UC|UC_ULA|ULActrl[2]~2_combout ) # ((\processador|UC|Equal1~2_combout ) # (\processador|UC|Equal1~3_combout )))) ) + ( GND ) + ( 
// \processador|FD|soma1inv|Add0~98  ))

	.dataa(!\processador|UC|UC_ULA|ULActrl[2]~2_combout ),
	.datab(!\processador|UC|Equal1~3_combout ),
	.datac(!\processador|UC|Equal1~2_combout ),
	.datad(!\processador|FD|mux_RTimed|saida_MUX[1]~23_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|soma1inv|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|soma1inv|Add0~93_sumout ),
	.cout(\processador|FD|soma1inv|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|soma1inv|Add0~93 .extended_lut = "off";
defparam \processador|FD|soma1inv|Add0~93 .lut_mask = 64'h0000FFFF000040BF;
defparam \processador|FD|soma1inv|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N36
cyclonev_lcell_comb \processador|FD|ULA_bit1|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit1|Muxao|saida_MUX~0_combout  = ( \processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & ( \processador|FD|soma1inv|Add0~93_sumout  & ( (\processador|UC|UC_ULA|ULActrl[0]~1_combout ) # (\processador|FD|BancoReg|saidaA[1]~37_combout ) ) 
// ) ) # ( !\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & ( \processador|FD|soma1inv|Add0~93_sumout  & ( (!\processador|FD|BancoReg|saidaA[1]~37_combout  & (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & 
// ((!\processador|FD|BancoReg|saidaA[0]~40_combout ) # (!\processador|FD|soma1inv|Add0~97_sumout )))) # (\processador|FD|BancoReg|saidaA[1]~37_combout  & (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  $ (((!\processador|FD|BancoReg|saidaA[0]~40_combout ) # 
// (!\processador|FD|soma1inv|Add0~97_sumout ))))) ) ) ) # ( \processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & ( !\processador|FD|soma1inv|Add0~93_sumout  & ( (\processador|FD|BancoReg|saidaA[1]~37_combout  & \processador|UC|UC_ULA|ULActrl[0]~1_combout ) ) 
// ) ) # ( !\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & ( !\processador|FD|soma1inv|Add0~93_sumout  & ( (!\processador|FD|BancoReg|saidaA[1]~37_combout  & (\processador|FD|BancoReg|saidaA[0]~40_combout  & ((\processador|FD|soma1inv|Add0~97_sumout 
// )))) # (\processador|FD|BancoReg|saidaA[1]~37_combout  & (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((!\processador|FD|BancoReg|saidaA[0]~40_combout ) # (!\processador|FD|soma1inv|Add0~97_sumout )))) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[0]~40_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[1]~37_combout ),
	.datac(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.datad(!\processador|FD|soma1inv|Add0~97_sumout ),
	.datae(!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ),
	.dataf(!\processador|FD|soma1inv|Add0~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit1|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit1|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit1|Muxao|saida_MUX~0 .lut_mask = 64'h30640303C3923F3F;
defparam \processador|FD|ULA_bit1|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N57
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[1]~83 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[1]~83_combout  = ( !\processador|UC|palavraControle[1]~0_combout  & ( (!\processador|FD|saidaULA_final~0_combout  & (((\processador|FD|ULA_bit1|Muxao|saida_MUX~0_combout )))) ) ) # ( 
// \processador|UC|palavraControle[1]~0_combout  & ( (!\processador|FD|saidaULA_final[0]~2_combout  & ((!\processador|FD|saidaULA_final~0_combout  & ((!\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  & ((\processador|FD|memRAM|ram~35_q ))) # 
// (\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  & (\processador|FD|memRAM|ram~67_q )))) # (\processador|FD|saidaULA_final~0_combout  & (((\processador|FD|memRAM|ram~35_q )))))) # (\processador|FD|saidaULA_final[0]~2_combout  & 
// (((\processador|FD|memRAM|ram~67_q )))) ) )

	.dataa(!\processador|FD|saidaULA_final~0_combout ),
	.datab(!\processador|FD|memRAM|ram~67_q ),
	.datac(!\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout ),
	.datad(!\processador|FD|memRAM|ram~35_q ),
	.datae(!\processador|UC|palavraControle[1]~0_combout ),
	.dataf(!\processador|FD|saidaULA_final[0]~2_combout ),
	.datag(!\processador|FD|ULA_bit1|Muxao|saida_MUX~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[1]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[1]~83 .extended_lut = "on";
defparam \processador|FD|muxULAram|saida_MUX[1]~83 .lut_mask = 64'h0A0A02F70A0A3333;
defparam \processador|FD|muxULAram|saida_MUX[1]~83 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N26
dffeas \processador|FD|BancoReg|registrador~295 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[1]~83_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1067_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~295_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~295 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~295 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1284 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1284_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~16_combout  & ( (\processador|FD|BancoReg|registrador~39_q  & (!\processador|FD|fetchInstruction|ROM|memROM~15_combout  & 
// !\processador|FD|fetchInstruction|ROM|memROM~7_combout )) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~16_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~15_combout  ) )

	.dataa(!\processador|FD|BancoReg|registrador~39_q ),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1284_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1284 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1284 .lut_mask = 64'h0F0F0F0F50005000;
defparam \processador|FD|BancoReg|registrador~1284 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1156 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1156_combout  = ( \processador|FD|BancoReg|registrador~1284_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~15_combout ) # (!\processador|FD|fetchInstruction|ROM|memROM~7_combout ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~1284_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~15_combout  & ((\processador|FD|fetchInstruction|ROM|memROM~7_combout ) # (\processador|FD|BancoReg|registrador~295_q ))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~295_q ),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1284_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1156 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1156 .lut_mask = 64'h050F050FFFF0FFF0;
defparam \processador|FD|BancoReg|registrador~1156 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N30
cyclonev_lcell_comb \processador|FD|mux_RTimed|saida_MUX[1]~23 (
// Equation(s):
// \processador|FD|mux_RTimed|saida_MUX[1]~23_combout  = ( \processador|FD|BancoReg|registrador~1156_combout  & ( (!\processador|UC|UC_ULA|ULActrl[1]~0_combout  & ((\processador|FD|BancoReg|Equal0~0_combout ))) # (\processador|UC|UC_ULA|ULActrl[1]~0_combout  
// & (\processador|FD|fetchInstruction|ROM|memROM~12_combout )) ) ) # ( !\processador|FD|BancoReg|registrador~1156_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~12_combout  & \processador|UC|UC_ULA|ULActrl[1]~0_combout ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~12_combout ),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datad(!\processador|UC|UC_ULA|ULActrl[1]~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1156_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|mux_RTimed|saida_MUX[1]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|mux_RTimed|saida_MUX[1]~23 .extended_lut = "off";
defparam \processador|FD|mux_RTimed|saida_MUX[1]~23 .lut_mask = 64'h005500550F550F55;
defparam \processador|FD|mux_RTimed|saida_MUX[1]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N6
cyclonev_lcell_comb \processador|FD|soma1inv|Add0~89 (
// Equation(s):
// \processador|FD|soma1inv|Add0~89_sumout  = SUM(( !\processador|FD|mux_RTimed|saida_MUX[2]~22_combout  $ (((!\processador|UC|UC_ULA|ULActrl[2]~2_combout ) # ((\processador|UC|Equal1~3_combout ) # (\processador|UC|Equal1~2_combout )))) ) + ( GND ) + ( 
// \processador|FD|soma1inv|Add0~94  ))
// \processador|FD|soma1inv|Add0~90  = CARRY(( !\processador|FD|mux_RTimed|saida_MUX[2]~22_combout  $ (((!\processador|UC|UC_ULA|ULActrl[2]~2_combout ) # ((\processador|UC|Equal1~3_combout ) # (\processador|UC|Equal1~2_combout )))) ) + ( GND ) + ( 
// \processador|FD|soma1inv|Add0~94  ))

	.dataa(!\processador|UC|UC_ULA|ULActrl[2]~2_combout ),
	.datab(!\processador|UC|Equal1~2_combout ),
	.datac(!\processador|UC|Equal1~3_combout ),
	.datad(!\processador|FD|mux_RTimed|saida_MUX[2]~22_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|soma1inv|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|soma1inv|Add0~89_sumout ),
	.cout(\processador|FD|soma1inv|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|soma1inv|Add0~89 .extended_lut = "off";
defparam \processador|FD|soma1inv|Add0~89 .lut_mask = 64'h0000FFFF000040BF;
defparam \processador|FD|soma1inv|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N6
cyclonev_lcell_comb \processador|FD|ULA_bit1|soma|Add1~0 (
// Equation(s):
// \processador|FD|ULA_bit1|soma|Add1~0_combout  = ( \processador|FD|soma1inv|Add0~93_sumout  & ( ((\processador|FD|BancoReg|saidaA[0]~40_combout  & \processador|FD|soma1inv|Add0~97_sumout )) # (\processador|FD|BancoReg|saidaA[1]~37_combout ) ) ) # ( 
// !\processador|FD|soma1inv|Add0~93_sumout  & ( (\processador|FD|BancoReg|saidaA[0]~40_combout  & (\processador|FD|soma1inv|Add0~97_sumout  & \processador|FD|BancoReg|saidaA[1]~37_combout )) ) )

	.dataa(gnd),
	.datab(!\processador|FD|BancoReg|saidaA[0]~40_combout ),
	.datac(!\processador|FD|soma1inv|Add0~97_sumout ),
	.datad(!\processador|FD|BancoReg|saidaA[1]~37_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|soma1inv|Add0~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit1|soma|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit1|soma|Add1~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit1|soma|Add1~0 .lut_mask = 64'h0003000303FF03FF;
defparam \processador|FD|ULA_bit1|soma|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N21
cyclonev_lcell_comb \processador|FD|ULA_bit2|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit2|Muxao|saida_MUX~0_combout  = ( \processador|FD|ULA_bit1|soma|Add1~0_combout  & ( (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((!\processador|FD|BancoReg|saidaA[2]~34_combout  & 
// (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & !\processador|FD|soma1inv|Add0~89_sumout )) # (\processador|FD|BancoReg|saidaA[2]~34_combout  & ((\processador|FD|soma1inv|Add0~89_sumout ))))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & 
// (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  $ (((\processador|FD|soma1inv|Add0~89_sumout ) # (\processador|FD|BancoReg|saidaA[2]~34_combout ))))) ) ) # ( !\processador|FD|ULA_bit1|soma|Add1~0_combout  & ( 
// (!\processador|FD|BancoReg|saidaA[2]~34_combout  & (\processador|FD|soma1inv|Add0~89_sumout  & (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  $ (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout )))) # (\processador|FD|BancoReg|saidaA[2]~34_combout  & 
// ((!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  $ (\processador|FD|soma1inv|Add0~89_sumout ))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((\processador|FD|soma1inv|Add0~89_sumout ) # 
// (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ))))) ) )

	.dataa(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[2]~34_combout ),
	.datac(!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ),
	.datad(!\processador|FD|soma1inv|Add0~89_sumout ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit1|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit2|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit2|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit2|Muxao|saida_MUX~0 .lut_mask = 64'h21972197C127C127;
defparam \processador|FD|ULA_bit2|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N18
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[2]~87 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[2]~87_combout  = ( !\processador|UC|palavraControle[1]~0_combout  & ( (((\processador|FD|ULA_bit2|Muxao|saida_MUX~0_combout  & (!\processador|FD|saidaULA_final~0_combout )))) ) ) # ( 
// \processador|UC|palavraControle[1]~0_combout  & ( (!\processador|FD|saidaULA_final[0]~2_combout  & ((!\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  & (((\processador|FD|memRAM|ram~36_q )))) # (\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  & 
// ((!\processador|FD|saidaULA_final~0_combout  & (\processador|FD|memRAM|ram~68_q )) # (\processador|FD|saidaULA_final~0_combout  & ((\processador|FD|memRAM|ram~36_q ))))))) # (\processador|FD|saidaULA_final[0]~2_combout  & (\processador|FD|memRAM|ram~68_q 
// )) ) )

	.dataa(!\processador|FD|memRAM|ram~68_q ),
	.datab(!\processador|FD|memRAM|ram~36_q ),
	.datac(!\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout ),
	.datad(!\processador|FD|saidaULA_final~0_combout ),
	.datae(!\processador|UC|palavraControle[1]~0_combout ),
	.dataf(!\processador|FD|saidaULA_final[0]~2_combout ),
	.datag(!\processador|FD|ULA_bit2|Muxao|saida_MUX~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[2]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[2]~87 .extended_lut = "on";
defparam \processador|FD|muxULAram|saida_MUX[2]~87 .lut_mask = 64'h0F0035330F005555;
defparam \processador|FD|muxULAram|saida_MUX[2]~87 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N28
dffeas \processador|FD|BancoReg|registrador~40DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[2]~87_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1066_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~40DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~40DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~40DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N15
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[2]~32 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[2]~32_combout  = ( \processador|FD|BancoReg|registrador~40DUPLICATE_q  & ( \processador|FD|fetchInstruction|ROM|memROM~4_combout  & ( \processador|FD|fetchInstruction|PC|DOUT [7] ) ) ) # ( 
// \processador|FD|BancoReg|registrador~40DUPLICATE_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datae(!\processador|FD|BancoReg|registrador~40DUPLICATE_q ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[2]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[2]~32 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[2]~32 .lut_mask = 64'h0000FFFF000000FF;
defparam \processador|FD|BancoReg|saidaA[2]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N57
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[2]~33 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[2]~33_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~4_combout  & ( (\processador|FD|BancoReg|registrador~296_q  & \processador|FD|fetchInstruction|PC|DOUT [7]) ) ) # ( 
// !\processador|FD|fetchInstruction|ROM|memROM~4_combout  & ( \processador|FD|BancoReg|registrador~296_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|registrador~296_q ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[2]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[2]~33 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[2]~33 .lut_mask = 64'h0F0F0F0F000F000F;
defparam \processador|FD|BancoReg|saidaA[2]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N24
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[2]~34 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[2]~34_combout  = ( \processador|FD|BancoReg|saidaA[24]~1_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~5_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~7_combout  & 
// (\processador|FD|BancoReg|saidaA[2]~32_combout  & (\processador|FD|BancoReg|saidaA[24]~0_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~7_combout  & (((\processador|FD|BancoReg|saidaA[2]~33_combout )))) ) ) ) # ( 
// !\processador|FD|BancoReg|saidaA[24]~1_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~5_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~7_combout  & (\processador|FD|BancoReg|saidaA[2]~32_combout )) # 
// (\processador|FD|fetchInstruction|ROM|memROM~7_combout  & ((\processador|FD|BancoReg|saidaA[2]~33_combout ))) ) ) ) # ( \processador|FD|BancoReg|saidaA[24]~1_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~5_combout  & ( 
// (\processador|FD|fetchInstruction|ROM|memROM~7_combout  & \processador|FD|BancoReg|saidaA[2]~33_combout ) ) ) ) # ( !\processador|FD|BancoReg|saidaA[24]~1_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~5_combout  & ( 
// (\processador|FD|fetchInstruction|ROM|memROM~7_combout  & \processador|FD|BancoReg|saidaA[2]~33_combout ) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[2]~32_combout ),
	.datac(!\processador|FD|BancoReg|saidaA[24]~0_combout ),
	.datad(!\processador|FD|BancoReg|saidaA[2]~33_combout ),
	.datae(!\processador|FD|BancoReg|saidaA[24]~1_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[2]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[2]~34 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[2]~34 .lut_mask = 64'h0055005522770257;
defparam \processador|FD|BancoReg|saidaA[2]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N57
cyclonev_lcell_comb \processador|UC|UC_ULA|Functcrtl~2 (
// Equation(s):
// \processador|UC|UC_ULA|Functcrtl~2_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|UC_ULA|Functcrtl~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|UC_ULA|Functcrtl~2 .extended_lut = "off";
defparam \processador|UC|UC_ULA|Functcrtl~2 .lut_mask = 64'h00FF00FF00000000;
defparam \processador|UC|UC_ULA|Functcrtl~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N9
cyclonev_lcell_comb \processador|FD|mux_RTimed|saida_MUX[3]~21 (
// Equation(s):
// \processador|FD|mux_RTimed|saida_MUX[3]~21_combout  = ( \processador|FD|BancoReg|registrador~1148_combout  & ( (!\processador|UC|UC_ULA|ULActrl[1]~0_combout  & ((\processador|FD|BancoReg|Equal0~0_combout ))) # (\processador|UC|UC_ULA|ULActrl[1]~0_combout  
// & (\processador|UC|UC_ULA|Functcrtl~2_combout )) ) ) # ( !\processador|FD|BancoReg|registrador~1148_combout  & ( (\processador|UC|UC_ULA|Functcrtl~2_combout  & \processador|UC|UC_ULA|ULActrl[1]~0_combout ) ) )

	.dataa(!\processador|UC|UC_ULA|Functcrtl~2_combout ),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datad(!\processador|UC|UC_ULA|ULActrl[1]~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1148_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|mux_RTimed|saida_MUX[3]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|mux_RTimed|saida_MUX[3]~21 .extended_lut = "off";
defparam \processador|FD|mux_RTimed|saida_MUX[3]~21 .lut_mask = 64'h005500550F550F55;
defparam \processador|FD|mux_RTimed|saida_MUX[3]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N9
cyclonev_lcell_comb \processador|FD|soma1inv|Add0~85 (
// Equation(s):
// \processador|FD|soma1inv|Add0~85_sumout  = SUM(( !\processador|FD|mux_RTimed|saida_MUX[3]~21_combout  $ (((!\processador|UC|UC_ULA|ULActrl[2]~2_combout ) # ((\processador|UC|Equal1~3_combout ) # (\processador|UC|Equal1~2_combout )))) ) + ( GND ) + ( 
// \processador|FD|soma1inv|Add0~90  ))
// \processador|FD|soma1inv|Add0~86  = CARRY(( !\processador|FD|mux_RTimed|saida_MUX[3]~21_combout  $ (((!\processador|UC|UC_ULA|ULActrl[2]~2_combout ) # ((\processador|UC|Equal1~3_combout ) # (\processador|UC|Equal1~2_combout )))) ) + ( GND ) + ( 
// \processador|FD|soma1inv|Add0~90  ))

	.dataa(!\processador|UC|UC_ULA|ULActrl[2]~2_combout ),
	.datab(!\processador|UC|Equal1~2_combout ),
	.datac(!\processador|UC|Equal1~3_combout ),
	.datad(!\processador|FD|mux_RTimed|saida_MUX[3]~21_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|soma1inv|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|soma1inv|Add0~85_sumout ),
	.cout(\processador|FD|soma1inv|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|soma1inv|Add0~85 .extended_lut = "off";
defparam \processador|FD|soma1inv|Add0~85 .lut_mask = 64'h0000FFFF000040BF;
defparam \processador|FD|soma1inv|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N18
cyclonev_lcell_comb \processador|FD|ULA_bit3|soma|Add1~0 (
// Equation(s):
// \processador|FD|ULA_bit3|soma|Add1~0_combout  = ( \processador|FD|ULA_bit1|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[3]~31_combout  & (\processador|FD|soma1inv|Add0~85_sumout  & ((\processador|FD|soma1inv|Add0~89_sumout ) # 
// (\processador|FD|BancoReg|saidaA[2]~34_combout )))) # (\processador|FD|BancoReg|saidaA[3]~31_combout  & (((\processador|FD|soma1inv|Add0~85_sumout ) # (\processador|FD|soma1inv|Add0~89_sumout )) # (\processador|FD|BancoReg|saidaA[2]~34_combout ))) ) ) # ( 
// !\processador|FD|ULA_bit1|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[3]~31_combout  & (\processador|FD|BancoReg|saidaA[2]~34_combout  & (\processador|FD|soma1inv|Add0~89_sumout  & \processador|FD|soma1inv|Add0~85_sumout ))) # 
// (\processador|FD|BancoReg|saidaA[3]~31_combout  & (((\processador|FD|BancoReg|saidaA[2]~34_combout  & \processador|FD|soma1inv|Add0~89_sumout )) # (\processador|FD|soma1inv|Add0~85_sumout ))) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[3]~31_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[2]~34_combout ),
	.datac(!\processador|FD|soma1inv|Add0~89_sumout ),
	.datad(!\processador|FD|soma1inv|Add0~85_sumout ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit1|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit3|soma|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit3|soma|Add1~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit3|soma|Add1~0 .lut_mask = 64'h01570157157F157F;
defparam \processador|FD|ULA_bit3|soma|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N39
cyclonev_lcell_comb \processador|FD|mux_RTimed|saida_MUX[4]~20 (
// Equation(s):
// \processador|FD|mux_RTimed|saida_MUX[4]~20_combout  = ( \processador|FD|BancoReg|registrador~1144_combout  & ( (!\processador|UC|UC_ULA|ULActrl[1]~0_combout  & \processador|FD|BancoReg|Equal0~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|UC|UC_ULA|ULActrl[1]~0_combout ),
	.datad(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1144_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|mux_RTimed|saida_MUX[4]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|mux_RTimed|saida_MUX[4]~20 .extended_lut = "off";
defparam \processador|FD|mux_RTimed|saida_MUX[4]~20 .lut_mask = 64'h0000000000F000F0;
defparam \processador|FD|mux_RTimed|saida_MUX[4]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N12
cyclonev_lcell_comb \processador|FD|soma1inv|Add0~81 (
// Equation(s):
// \processador|FD|soma1inv|Add0~81_sumout  = SUM(( !\processador|FD|mux_RTimed|saida_MUX[4]~20_combout  $ ((((!\processador|UC|UC_ULA|ULActrl[2]~2_combout ) # (\processador|UC|Equal1~3_combout )) # (\processador|UC|Equal1~2_combout ))) ) + ( GND ) + ( 
// \processador|FD|soma1inv|Add0~86  ))
// \processador|FD|soma1inv|Add0~82  = CARRY(( !\processador|FD|mux_RTimed|saida_MUX[4]~20_combout  $ ((((!\processador|UC|UC_ULA|ULActrl[2]~2_combout ) # (\processador|UC|Equal1~3_combout )) # (\processador|UC|Equal1~2_combout ))) ) + ( GND ) + ( 
// \processador|FD|soma1inv|Add0~86  ))

	.dataa(!\processador|UC|Equal1~2_combout ),
	.datab(!\processador|UC|Equal1~3_combout ),
	.datac(!\processador|UC|UC_ULA|ULActrl[2]~2_combout ),
	.datad(!\processador|FD|mux_RTimed|saida_MUX[4]~20_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|soma1inv|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|soma1inv|Add0~81_sumout ),
	.cout(\processador|FD|soma1inv|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|soma1inv|Add0~81 .extended_lut = "off";
defparam \processador|FD|soma1inv|Add0~81 .lut_mask = 64'h0000FFFF000008F7;
defparam \processador|FD|soma1inv|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N54
cyclonev_lcell_comb \processador|FD|ULA_bit4|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit4|Muxao|saida_MUX~0_combout  = ( \processador|FD|soma1inv|Add0~81_sumout  & ( (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (!\processador|FD|BancoReg|saidaA[4]~28_combout  $ (((\processador|FD|ULA_bit3|soma|Add1~0_combout ) # 
// (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ))))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (((!\processador|FD|ULA_bit3|soma|Add1~0_combout  & \processador|FD|BancoReg|saidaA[4]~28_combout )) # 
// (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ))) ) ) # ( !\processador|FD|soma1inv|Add0~81_sumout  & ( (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & ((!\processador|FD|ULA_bit3|soma|Add1~0_combout  & 
// (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & \processador|FD|BancoReg|saidaA[4]~28_combout )) # (\processador|FD|ULA_bit3|soma|Add1~0_combout  & ((!\processador|FD|BancoReg|saidaA[4]~28_combout ))))) # (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout 
//  & (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((\processador|FD|BancoReg|saidaA[4]~28_combout )))) ) )

	.dataa(!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ),
	.datab(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.datac(!\processador|FD|ULA_bit3|soma|Add1~0_combout ),
	.datad(!\processador|FD|BancoReg|saidaA[4]~28_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|soma1inv|Add0~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit4|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit4|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit4|Muxao|saida_MUX~0 .lut_mask = 64'h0A910A91917D917D;
defparam \processador|FD|ULA_bit4|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N54
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[4]~95 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[4]~95_combout  = ( !\processador|UC|palavraControle[1]~0_combout  & ( (((\processador|FD|ULA_bit4|Muxao|saida_MUX~0_combout  & (!\processador|FD|saidaULA_final~0_combout )))) ) ) # ( 
// \processador|UC|palavraControle[1]~0_combout  & ( (!\processador|FD|saidaULA_final[0]~2_combout  & ((!\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  & (((\processador|FD|memRAM|ram~38_q )))) # (\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  & 
// ((!\processador|FD|saidaULA_final~0_combout  & (\processador|FD|memRAM|ram~70_q )) # (\processador|FD|saidaULA_final~0_combout  & ((\processador|FD|memRAM|ram~38_q ))))))) # (\processador|FD|saidaULA_final[0]~2_combout  & (\processador|FD|memRAM|ram~70_q 
// )) ) )

	.dataa(!\processador|FD|memRAM|ram~70_q ),
	.datab(!\processador|FD|memRAM|ram~38_q ),
	.datac(!\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout ),
	.datad(!\processador|FD|saidaULA_final~0_combout ),
	.datae(!\processador|UC|palavraControle[1]~0_combout ),
	.dataf(!\processador|FD|saidaULA_final[0]~2_combout ),
	.datag(!\processador|FD|ULA_bit4|Muxao|saida_MUX~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[4]~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[4]~95 .extended_lut = "on";
defparam \processador|FD|muxULAram|saida_MUX[4]~95 .lut_mask = 64'h0F0035330F005555;
defparam \processador|FD|muxULAram|saida_MUX[4]~95 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N8
dffeas \processador|FD|BancoReg|registrador~42 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[4]~95_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1066_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~42 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~42 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N0
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[4]~26 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[4]~26_combout  = ( \processador|FD|BancoReg|registrador~42_q  & ( \processador|FD|fetchInstruction|ROM|memROM~4_combout  & ( \processador|FD|fetchInstruction|PC|DOUT [7] ) ) ) # ( \processador|FD|BancoReg|registrador~42_q  
// & ( !\processador|FD|fetchInstruction|ROM|memROM~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|registrador~42_q ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[4]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[4]~26 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[4]~26 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|BancoReg|saidaA[4]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N18
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[4]~27 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[4]~27_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~4_combout  & ( (\processador|FD|BancoReg|registrador~298_q  & \processador|FD|fetchInstruction|PC|DOUT [7]) ) ) # ( 
// !\processador|FD|fetchInstruction|ROM|memROM~4_combout  & ( \processador|FD|BancoReg|registrador~298_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|registrador~298_q ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[4]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[4]~27 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[4]~27 .lut_mask = 64'h0F0F0F0F000F000F;
defparam \processador|FD|BancoReg|saidaA[4]~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N12
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[4]~28 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[4]~28_combout  = ( \processador|FD|BancoReg|saidaA[4]~26_combout  & ( \processador|FD|BancoReg|saidaA[4]~27_combout  & ( ((\processador|FD|fetchInstruction|ROM|memROM~5_combout  & 
// ((!\processador|FD|BancoReg|saidaA[24]~1_combout ) # (\processador|FD|BancoReg|saidaA[24]~0_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~7_combout ) ) ) ) # ( !\processador|FD|BancoReg|saidaA[4]~26_combout  & ( 
// \processador|FD|BancoReg|saidaA[4]~27_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~7_combout  ) ) ) # ( \processador|FD|BancoReg|saidaA[4]~26_combout  & ( !\processador|FD|BancoReg|saidaA[4]~27_combout  & ( 
// (\processador|FD|fetchInstruction|ROM|memROM~5_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~7_combout  & ((!\processador|FD|BancoReg|saidaA[24]~1_combout ) # (\processador|FD|BancoReg|saidaA[24]~0_combout )))) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[24]~1_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~5_combout ),
	.datac(!\processador|FD|BancoReg|saidaA[24]~0_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datae(!\processador|FD|BancoReg|saidaA[4]~26_combout ),
	.dataf(!\processador|FD|BancoReg|saidaA[4]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[4]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[4]~28 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[4]~28 .lut_mask = 64'h0000230000FF23FF;
defparam \processador|FD|BancoReg|saidaA[4]~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N54
cyclonev_lcell_comb \processador|FD|ULA_bit2|soma|Add1~0 (
// Equation(s):
// \processador|FD|ULA_bit2|soma|Add1~0_combout  = ( \processador|FD|soma1inv|Add0~97_sumout  & ( \processador|FD|soma1inv|Add0~93_sumout  & ( (!\processador|FD|BancoReg|saidaA[2]~34_combout  & (\processador|FD|soma1inv|Add0~89_sumout  & 
// ((\processador|FD|BancoReg|saidaA[0]~40_combout ) # (\processador|FD|BancoReg|saidaA[1]~37_combout )))) # (\processador|FD|BancoReg|saidaA[2]~34_combout  & (((\processador|FD|BancoReg|saidaA[0]~40_combout ) # (\processador|FD|soma1inv|Add0~89_sumout )) # 
// (\processador|FD|BancoReg|saidaA[1]~37_combout ))) ) ) ) # ( !\processador|FD|soma1inv|Add0~97_sumout  & ( \processador|FD|soma1inv|Add0~93_sumout  & ( (!\processador|FD|BancoReg|saidaA[2]~34_combout  & (\processador|FD|BancoReg|saidaA[1]~37_combout  & 
// \processador|FD|soma1inv|Add0~89_sumout )) # (\processador|FD|BancoReg|saidaA[2]~34_combout  & ((\processador|FD|soma1inv|Add0~89_sumout ) # (\processador|FD|BancoReg|saidaA[1]~37_combout ))) ) ) ) # ( \processador|FD|soma1inv|Add0~97_sumout  & ( 
// !\processador|FD|soma1inv|Add0~93_sumout  & ( (!\processador|FD|BancoReg|saidaA[2]~34_combout  & (\processador|FD|BancoReg|saidaA[1]~37_combout  & (\processador|FD|soma1inv|Add0~89_sumout  & \processador|FD|BancoReg|saidaA[0]~40_combout ))) # 
// (\processador|FD|BancoReg|saidaA[2]~34_combout  & (((\processador|FD|BancoReg|saidaA[1]~37_combout  & \processador|FD|BancoReg|saidaA[0]~40_combout )) # (\processador|FD|soma1inv|Add0~89_sumout ))) ) ) ) # ( !\processador|FD|soma1inv|Add0~97_sumout  & ( 
// !\processador|FD|soma1inv|Add0~93_sumout  & ( (\processador|FD|BancoReg|saidaA[2]~34_combout  & \processador|FD|soma1inv|Add0~89_sumout ) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[2]~34_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[1]~37_combout ),
	.datac(!\processador|FD|soma1inv|Add0~89_sumout ),
	.datad(!\processador|FD|BancoReg|saidaA[0]~40_combout ),
	.datae(!\processador|FD|soma1inv|Add0~97_sumout ),
	.dataf(!\processador|FD|soma1inv|Add0~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit2|soma|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit2|soma|Add1~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit2|soma|Add1~0 .lut_mask = 64'h050505171717175F;
defparam \processador|FD|ULA_bit2|soma|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N6
cyclonev_lcell_comb \processador|FD|mux_RTimed|saida_MUX[5]~19 (
// Equation(s):
// \processador|FD|mux_RTimed|saida_MUX[5]~19_combout  = ( \processador|UC|UC_ULA|ULActrl[1]~0_combout  & ( \processador|FD|BancoReg|registrador~1140_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~7_combout  ) ) ) # ( 
// !\processador|UC|UC_ULA|ULActrl[1]~0_combout  & ( \processador|FD|BancoReg|registrador~1140_combout  & ( \processador|FD|BancoReg|Equal0~0_combout  ) ) ) # ( \processador|UC|UC_ULA|ULActrl[1]~0_combout  & ( 
// !\processador|FD|BancoReg|registrador~1140_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~7_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datae(!\processador|UC|UC_ULA|ULActrl[1]~0_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1140_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|mux_RTimed|saida_MUX[5]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|mux_RTimed|saida_MUX[5]~19 .extended_lut = "off";
defparam \processador|FD|mux_RTimed|saida_MUX[5]~19 .lut_mask = 64'h000000FF0F0F00FF;
defparam \processador|FD|mux_RTimed|saida_MUX[5]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N15
cyclonev_lcell_comb \processador|FD|soma1inv|Add0~77 (
// Equation(s):
// \processador|FD|soma1inv|Add0~77_sumout  = SUM(( !\processador|FD|mux_RTimed|saida_MUX[5]~19_combout  $ ((((!\processador|UC|UC_ULA|ULActrl[2]~2_combout ) # (\processador|UC|Equal1~3_combout )) # (\processador|UC|Equal1~2_combout ))) ) + ( GND ) + ( 
// \processador|FD|soma1inv|Add0~82  ))
// \processador|FD|soma1inv|Add0~78  = CARRY(( !\processador|FD|mux_RTimed|saida_MUX[5]~19_combout  $ ((((!\processador|UC|UC_ULA|ULActrl[2]~2_combout ) # (\processador|UC|Equal1~3_combout )) # (\processador|UC|Equal1~2_combout ))) ) + ( GND ) + ( 
// \processador|FD|soma1inv|Add0~82  ))

	.dataa(!\processador|UC|Equal1~2_combout ),
	.datab(!\processador|UC|Equal1~3_combout ),
	.datac(!\processador|UC|UC_ULA|ULActrl[2]~2_combout ),
	.datad(!\processador|FD|mux_RTimed|saida_MUX[5]~19_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|soma1inv|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|soma1inv|Add0~77_sumout ),
	.cout(\processador|FD|soma1inv|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|soma1inv|Add0~77 .extended_lut = "off";
defparam \processador|FD|soma1inv|Add0~77 .lut_mask = 64'h0000FFFF000008F7;
defparam \processador|FD|soma1inv|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N39
cyclonev_lcell_comb \processador|FD|ULA_bit5|soma|Add0~0 (
// Equation(s):
// \processador|FD|ULA_bit5|soma|Add0~0_combout  = ( \processador|FD|soma1inv|Add0~77_sumout  & ( !\processador|FD|BancoReg|saidaA[5]~25_combout  ) ) # ( !\processador|FD|soma1inv|Add0~77_sumout  & ( \processador|FD|BancoReg|saidaA[5]~25_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|BancoReg|saidaA[5]~25_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|soma1inv|Add0~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit5|soma|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit5|soma|Add0~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit5|soma|Add0~0 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \processador|FD|ULA_bit5|soma|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N48
cyclonev_lcell_comb \processador|FD|ULA_bit5|soma|Add1~0 (
// Equation(s):
// \processador|FD|ULA_bit5|soma|Add1~0_combout  = ( \processador|FD|ULA_bit2|soma|Add1~0_combout  & ( \processador|FD|ULA_bit5|soma|Add0~0_combout  & ( (!\processador|FD|BancoReg|saidaA[4]~28_combout  & (\processador|FD|soma1inv|Add0~81_sumout  & 
// ((\processador|FD|soma1inv|Add0~85_sumout ) # (\processador|FD|BancoReg|saidaA[3]~31_combout )))) # (\processador|FD|BancoReg|saidaA[4]~28_combout  & (((\processador|FD|soma1inv|Add0~81_sumout ) # (\processador|FD|soma1inv|Add0~85_sumout )) # 
// (\processador|FD|BancoReg|saidaA[3]~31_combout ))) ) ) ) # ( !\processador|FD|ULA_bit2|soma|Add1~0_combout  & ( \processador|FD|ULA_bit5|soma|Add0~0_combout  & ( (!\processador|FD|BancoReg|saidaA[4]~28_combout  & 
// (\processador|FD|BancoReg|saidaA[3]~31_combout  & (\processador|FD|soma1inv|Add0~85_sumout  & \processador|FD|soma1inv|Add0~81_sumout ))) # (\processador|FD|BancoReg|saidaA[4]~28_combout  & (((\processador|FD|BancoReg|saidaA[3]~31_combout  & 
// \processador|FD|soma1inv|Add0~85_sumout )) # (\processador|FD|soma1inv|Add0~81_sumout ))) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[3]~31_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[4]~28_combout ),
	.datac(!\processador|FD|soma1inv|Add0~85_sumout ),
	.datad(!\processador|FD|soma1inv|Add0~81_sumout ),
	.datae(!\processador|FD|ULA_bit2|soma|Add1~0_combout ),
	.dataf(!\processador|FD|ULA_bit5|soma|Add0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit5|soma|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit5|soma|Add1~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit5|soma|Add1~0 .lut_mask = 64'h000000000137137F;
defparam \processador|FD|ULA_bit5|soma|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N21
cyclonev_lcell_comb \processador|FD|ULA_bit5|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit5|Muxao|saida_MUX~0_combout  = ( \processador|FD|soma1inv|Add0~77_sumout  & ( \processador|FD|BancoReg|saidaA[5]~25_combout  ) )

	.dataa(!\processador|FD|BancoReg|saidaA[5]~25_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|soma1inv|Add0~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit5|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit5|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit5|Muxao|saida_MUX~0 .lut_mask = 64'h0000000055555555;
defparam \processador|FD|ULA_bit5|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N12
cyclonev_lcell_comb \processador|FD|ULA_bit6|Muxao|saida_MUX~1 (
// Equation(s):
// \processador|FD|ULA_bit6|Muxao|saida_MUX~1_combout  = ( \processador|FD|ULA_bit5|soma|Add1~0_combout  & ( \processador|FD|ULA_bit5|Muxao|saida_MUX~0_combout  & ( (!\processador|FD|BancoReg|saidaA[6]~49_combout  & 
// ((!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & (!\processador|FD|soma1inv|Add0~73_sumout )) # (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & (\processador|FD|soma1inv|Add0~73_sumout  & \processador|UC|UC_ULA|ULActrl[0]~1_combout )))) # 
// (\processador|FD|BancoReg|saidaA[6]~49_combout  & ((!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((\processador|FD|soma1inv|Add0~73_sumout ))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout )))) ) ) 
// ) # ( !\processador|FD|ULA_bit5|soma|Add1~0_combout  & ( \processador|FD|ULA_bit5|Muxao|saida_MUX~0_combout  & ( (!\processador|FD|BancoReg|saidaA[6]~49_combout  & ((!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & 
// (!\processador|FD|soma1inv|Add0~73_sumout )) # (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & (\processador|FD|soma1inv|Add0~73_sumout  & \processador|UC|UC_ULA|ULActrl[0]~1_combout )))) # (\processador|FD|BancoReg|saidaA[6]~49_combout  & 
// ((!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((\processador|FD|soma1inv|Add0~73_sumout ))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout )))) ) ) ) # ( \processador|FD|ULA_bit5|soma|Add1~0_combout 
//  & ( !\processador|FD|ULA_bit5|Muxao|saida_MUX~0_combout  & ( (!\processador|FD|BancoReg|saidaA[6]~49_combout  & ((!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & (!\processador|FD|soma1inv|Add0~73_sumout )) # 
// (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & (\processador|FD|soma1inv|Add0~73_sumout  & \processador|UC|UC_ULA|ULActrl[0]~1_combout )))) # (\processador|FD|BancoReg|saidaA[6]~49_combout  & ((!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & 
// ((\processador|FD|soma1inv|Add0~73_sumout ))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout )))) ) ) ) # ( !\processador|FD|ULA_bit5|soma|Add1~0_combout  & ( 
// !\processador|FD|ULA_bit5|Muxao|saida_MUX~0_combout  & ( (!\processador|FD|BancoReg|saidaA[6]~49_combout  & (\processador|FD|soma1inv|Add0~73_sumout  & (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  $ (\processador|UC|UC_ULA|ULActrl[0]~1_combout )))) 
// # (\processador|FD|BancoReg|saidaA[6]~49_combout  & ((!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & (!\processador|FD|soma1inv|Add0~73_sumout  $ (\processador|UC|UC_ULA|ULActrl[0]~1_combout ))) # (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & 
// ((\processador|UC|UC_ULA|ULActrl[0]~1_combout ) # (\processador|FD|soma1inv|Add0~73_sumout ))))) ) ) )

	.dataa(!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[6]~49_combout ),
	.datac(!\processador|FD|soma1inv|Add0~73_sumout ),
	.datad(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.datae(!\processador|FD|ULA_bit5|soma|Add1~0_combout ),
	.dataf(!\processador|FD|ULA_bit5|Muxao|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit6|Muxao|saida_MUX~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit6|Muxao|saida_MUX~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit6|Muxao|saida_MUX~1 .lut_mask = 64'h2917839583958395;
defparam \processador|FD|ULA_bit6|Muxao|saida_MUX~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N36
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[6]~103 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[6]~103_combout  = ( !\processador|UC|palavraControle[1]~0_combout  & ( (((\processador|FD|ULA_bit6|Muxao|saida_MUX~1_combout  & (!\processador|FD|saidaULA_final~0_combout )))) ) ) # ( 
// \processador|UC|palavraControle[1]~0_combout  & ( (!\processador|FD|saidaULA_final[0]~2_combout  & ((!\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  & (((\processador|FD|memRAM|ram~40_q )))) # (\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  & 
// ((!\processador|FD|saidaULA_final~0_combout  & (\processador|FD|memRAM|ram~72_q )) # (\processador|FD|saidaULA_final~0_combout  & ((\processador|FD|memRAM|ram~40_q ))))))) # (\processador|FD|saidaULA_final[0]~2_combout  & (\processador|FD|memRAM|ram~72_q 
// )) ) )

	.dataa(!\processador|FD|memRAM|ram~72_q ),
	.datab(!\processador|FD|memRAM|ram~40_q ),
	.datac(!\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout ),
	.datad(!\processador|FD|saidaULA_final~0_combout ),
	.datae(!\processador|UC|palavraControle[1]~0_combout ),
	.dataf(!\processador|FD|saidaULA_final[0]~2_combout ),
	.datag(!\processador|FD|ULA_bit6|Muxao|saida_MUX~1_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[6]~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[6]~103 .extended_lut = "on";
defparam \processador|FD|muxULAram|saida_MUX[6]~103 .lut_mask = 64'h0F0035330F005555;
defparam \processador|FD|muxULAram|saida_MUX[6]~103 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N23
dffeas \processador|FD|BancoReg|registrador~300 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[6]~103_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1067_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~300_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~300 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~300 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y6_N44
dffeas \processador|FD|BancoReg|registrador~44 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[6]~103_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1066_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~44 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~44 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1264 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1264_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~16_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~15_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~7_combout  & 
// \processador|FD|BancoReg|registrador~44_q )) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~16_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~15_combout  ) )

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datad(!\processador|FD|BancoReg|registrador~44_q ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1264_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1264 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1264 .lut_mask = 64'h3333333300C000C0;
defparam \processador|FD|BancoReg|registrador~1264 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N51
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1136 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1136_combout  = ( \processador|FD|BancoReg|registrador~1264_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~15_combout  ) ) # ( !\processador|FD|BancoReg|registrador~1264_combout  & ( 
// (!\processador|FD|fetchInstruction|ROM|memROM~7_combout  & (\processador|FD|fetchInstruction|ROM|memROM~15_combout  & \processador|FD|BancoReg|registrador~300_q )) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datad(!\processador|FD|BancoReg|registrador~300_q ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1264_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1136 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1136 .lut_mask = 64'h000A000AF0F0F0F0;
defparam \processador|FD|BancoReg|registrador~1136 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N0
cyclonev_lcell_comb \processador|FD|mux_RTimed|saida_MUX[6]~18 (
// Equation(s):
// \processador|FD|mux_RTimed|saida_MUX[6]~18_combout  = ( \processador|FD|BancoReg|registrador~1136_combout  & ( (!\processador|UC|UC_ULA|ULActrl[1]~0_combout  & \processador|FD|BancoReg|Equal0~0_combout ) ) )

	.dataa(gnd),
	.datab(!\processador|UC|UC_ULA|ULActrl[1]~0_combout ),
	.datac(gnd),
	.datad(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1136_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|mux_RTimed|saida_MUX[6]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|mux_RTimed|saida_MUX[6]~18 .extended_lut = "off";
defparam \processador|FD|mux_RTimed|saida_MUX[6]~18 .lut_mask = 64'h0000000000CC00CC;
defparam \processador|FD|mux_RTimed|saida_MUX[6]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N18
cyclonev_lcell_comb \processador|FD|soma1inv|Add0~73 (
// Equation(s):
// \processador|FD|soma1inv|Add0~73_sumout  = SUM(( !\processador|FD|mux_RTimed|saida_MUX[6]~18_combout  $ (((!\processador|UC|UC_ULA|ULActrl[2]~2_combout ) # ((\processador|UC|Equal1~2_combout ) # (\processador|UC|Equal1~3_combout )))) ) + ( GND ) + ( 
// \processador|FD|soma1inv|Add0~78  ))
// \processador|FD|soma1inv|Add0~74  = CARRY(( !\processador|FD|mux_RTimed|saida_MUX[6]~18_combout  $ (((!\processador|UC|UC_ULA|ULActrl[2]~2_combout ) # ((\processador|UC|Equal1~2_combout ) # (\processador|UC|Equal1~3_combout )))) ) + ( GND ) + ( 
// \processador|FD|soma1inv|Add0~78  ))

	.dataa(!\processador|UC|UC_ULA|ULActrl[2]~2_combout ),
	.datab(!\processador|UC|Equal1~3_combout ),
	.datac(!\processador|UC|Equal1~2_combout ),
	.datad(!\processador|FD|mux_RTimed|saida_MUX[6]~18_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|soma1inv|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|soma1inv|Add0~73_sumout ),
	.cout(\processador|FD|soma1inv|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|soma1inv|Add0~73 .extended_lut = "off";
defparam \processador|FD|soma1inv|Add0~73 .lut_mask = 64'h0000FFFF000040BF;
defparam \processador|FD|soma1inv|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N3
cyclonev_lcell_comb \processador|FD|ULA_bit6|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit6|Muxao|saida_MUX~0_combout  = ( \processador|FD|BancoReg|saidaA[6]~49_combout  & ( \processador|FD|soma1inv|Add0~73_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|saidaA[6]~49_combout ),
	.dataf(!\processador|FD|soma1inv|Add0~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit6|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit6|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit6|Muxao|saida_MUX~0 .lut_mask = 64'h000000000000FFFF;
defparam \processador|FD|ULA_bit6|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N17
dffeas \processador|FD|BancoReg|registrador~45 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[7]~107_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1066_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~45 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~45 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N27
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[7]~20 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[7]~20_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~4_combout  & ( (\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & \processador|FD|BancoReg|registrador~45_q ) ) ) # ( 
// !\processador|FD|fetchInstruction|ROM|memROM~4_combout  & ( \processador|FD|BancoReg|registrador~45_q  ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|registrador~45_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[7]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[7]~20 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[7]~20 .lut_mask = 64'h0F0F0F0F05050505;
defparam \processador|FD|BancoReg|saidaA[7]~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N18
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[7]~21 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[7]~21_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~4_combout  & ( (\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & \processador|FD|BancoReg|registrador~301_q ) ) ) # ( 
// !\processador|FD|fetchInstruction|ROM|memROM~4_combout  & ( \processador|FD|BancoReg|registrador~301_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ),
	.datad(!\processador|FD|BancoReg|registrador~301_q ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[7]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[7]~21 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[7]~21 .lut_mask = 64'h00FF00FF000F000F;
defparam \processador|FD|BancoReg|saidaA[7]~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N15
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[7]~22 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[7]~22_combout  = ( \processador|FD|BancoReg|saidaA[7]~20_combout  & ( \processador|FD|BancoReg|saidaA[7]~21_combout  & ( ((\processador|FD|fetchInstruction|ROM|memROM~5_combout  & 
// ((!\processador|FD|BancoReg|saidaA[24]~1_combout ) # (\processador|FD|BancoReg|saidaA[24]~0_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~7_combout ) ) ) ) # ( !\processador|FD|BancoReg|saidaA[7]~20_combout  & ( 
// \processador|FD|BancoReg|saidaA[7]~21_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~7_combout  ) ) ) # ( \processador|FD|BancoReg|saidaA[7]~20_combout  & ( !\processador|FD|BancoReg|saidaA[7]~21_combout  & ( 
// (\processador|FD|fetchInstruction|ROM|memROM~5_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~7_combout  & ((!\processador|FD|BancoReg|saidaA[24]~1_combout ) # (\processador|FD|BancoReg|saidaA[24]~0_combout )))) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[24]~1_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~5_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datad(!\processador|FD|BancoReg|saidaA[24]~0_combout ),
	.datae(!\processador|FD|BancoReg|saidaA[7]~20_combout ),
	.dataf(!\processador|FD|BancoReg|saidaA[7]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[7]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[7]~22 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[7]~22 .lut_mask = 64'h000020300F0F2F3F;
defparam \processador|FD|BancoReg|saidaA[7]~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N21
cyclonev_lcell_comb \processador|FD|ULA_bit6|soma|Add0~0 (
// Equation(s):
// \processador|FD|ULA_bit6|soma|Add0~0_combout  = ( \processador|FD|soma1inv|Add0~73_sumout  & ( !\processador|FD|BancoReg|saidaA[6]~49_combout  ) ) # ( !\processador|FD|soma1inv|Add0~73_sumout  & ( \processador|FD|BancoReg|saidaA[6]~49_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|BancoReg|saidaA[6]~49_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|soma1inv|Add0~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit6|soma|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit6|soma|Add0~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit6|soma|Add0~0 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \processador|FD|ULA_bit6|soma|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N36
cyclonev_lcell_comb \processador|FD|ULA_bit6|soma|Add1~0 (
// Equation(s):
// \processador|FD|ULA_bit6|soma|Add1~0_combout  = ( \processador|FD|ULA_bit6|soma|Add0~0_combout  & ( \processador|FD|ULA_bit3|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[5]~25_combout  & (\processador|FD|soma1inv|Add0~77_sumout  & 
// ((\processador|FD|soma1inv|Add0~81_sumout ) # (\processador|FD|BancoReg|saidaA[4]~28_combout )))) # (\processador|FD|BancoReg|saidaA[5]~25_combout  & (((\processador|FD|soma1inv|Add0~81_sumout ) # (\processador|FD|soma1inv|Add0~77_sumout )) # 
// (\processador|FD|BancoReg|saidaA[4]~28_combout ))) ) ) ) # ( \processador|FD|ULA_bit6|soma|Add0~0_combout  & ( !\processador|FD|ULA_bit3|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[5]~25_combout  & 
// (\processador|FD|BancoReg|saidaA[4]~28_combout  & (\processador|FD|soma1inv|Add0~77_sumout  & \processador|FD|soma1inv|Add0~81_sumout ))) # (\processador|FD|BancoReg|saidaA[5]~25_combout  & (((\processador|FD|BancoReg|saidaA[4]~28_combout  & 
// \processador|FD|soma1inv|Add0~81_sumout )) # (\processador|FD|soma1inv|Add0~77_sumout ))) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[5]~25_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[4]~28_combout ),
	.datac(!\processador|FD|soma1inv|Add0~77_sumout ),
	.datad(!\processador|FD|soma1inv|Add0~81_sumout ),
	.datae(!\processador|FD|ULA_bit6|soma|Add0~0_combout ),
	.dataf(!\processador|FD|ULA_bit3|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit6|soma|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit6|soma|Add1~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit6|soma|Add1~0 .lut_mask = 64'h000005170000175F;
defparam \processador|FD|ULA_bit6|soma|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N21
cyclonev_lcell_comb \processador|FD|soma1inv|Add0~69 (
// Equation(s):
// \processador|FD|soma1inv|Add0~69_sumout  = SUM(( !\processador|FD|mux_RTimed|saida_MUX[7]~17_combout  $ (((!\processador|UC|UC_ULA|ULActrl[2]~2_combout ) # ((\processador|UC|Equal1~2_combout ) # (\processador|UC|Equal1~3_combout )))) ) + ( GND ) + ( 
// \processador|FD|soma1inv|Add0~74  ))
// \processador|FD|soma1inv|Add0~70  = CARRY(( !\processador|FD|mux_RTimed|saida_MUX[7]~17_combout  $ (((!\processador|UC|UC_ULA|ULActrl[2]~2_combout ) # ((\processador|UC|Equal1~2_combout ) # (\processador|UC|Equal1~3_combout )))) ) + ( GND ) + ( 
// \processador|FD|soma1inv|Add0~74  ))

	.dataa(!\processador|UC|UC_ULA|ULActrl[2]~2_combout ),
	.datab(!\processador|UC|Equal1~3_combout ),
	.datac(!\processador|UC|Equal1~2_combout ),
	.datad(!\processador|FD|mux_RTimed|saida_MUX[7]~17_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|soma1inv|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|soma1inv|Add0~69_sumout ),
	.cout(\processador|FD|soma1inv|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|soma1inv|Add0~69 .extended_lut = "off";
defparam \processador|FD|soma1inv|Add0~69 .lut_mask = 64'h0000FFFF000040BF;
defparam \processador|FD|soma1inv|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N30
cyclonev_lcell_comb \processador|FD|ULA_bit7|Muxao|saida_MUX~1 (
// Equation(s):
// \processador|FD|ULA_bit7|Muxao|saida_MUX~1_combout  = ( \processador|FD|ULA_bit6|soma|Add1~0_combout  & ( \processador|FD|soma1inv|Add0~69_sumout  & ( (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((\processador|FD|BancoReg|saidaA[7]~22_combout ))) # 
// (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout )) ) ) ) # ( !\processador|FD|ULA_bit6|soma|Add1~0_combout  & ( \processador|FD|soma1inv|Add0~69_sumout  & ( (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & 
// (!\processador|FD|BancoReg|saidaA[7]~22_combout  $ (((\processador|FD|ULA_bit6|Muxao|saida_MUX~0_combout ) # (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ))))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & 
// (((!\processador|FD|ULA_bit6|Muxao|saida_MUX~0_combout  & \processador|FD|BancoReg|saidaA[7]~22_combout )) # (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ))) ) ) ) # ( \processador|FD|ULA_bit6|soma|Add1~0_combout  & ( 
// !\processador|FD|soma1inv|Add0~69_sumout  & ( (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & ((!\processador|FD|BancoReg|saidaA[7]~22_combout ))) # (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & 
// \processador|FD|BancoReg|saidaA[7]~22_combout )) ) ) ) # ( !\processador|FD|ULA_bit6|soma|Add1~0_combout  & ( !\processador|FD|soma1inv|Add0~69_sumout  & ( (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & 
// ((!\processador|FD|ULA_bit6|Muxao|saida_MUX~0_combout  & (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & \processador|FD|BancoReg|saidaA[7]~22_combout )) # (\processador|FD|ULA_bit6|Muxao|saida_MUX~0_combout  & 
// ((!\processador|FD|BancoReg|saidaA[7]~22_combout ))))) # (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((\processador|FD|BancoReg|saidaA[7]~22_combout )))) ) ) )

	.dataa(!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ),
	.datab(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.datac(!\processador|FD|ULA_bit6|Muxao|saida_MUX~0_combout ),
	.datad(!\processador|FD|BancoReg|saidaA[7]~22_combout ),
	.datae(!\processador|FD|ULA_bit6|soma|Add1~0_combout ),
	.dataf(!\processador|FD|soma1inv|Add0~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit7|Muxao|saida_MUX~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit7|Muxao|saida_MUX~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit7|Muxao|saida_MUX~1 .lut_mask = 64'h0A91AA11917D11DD;
defparam \processador|FD|ULA_bit7|Muxao|saida_MUX~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N0
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[7]~107 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[7]~107_combout  = ( !\processador|UC|palavraControle[1]~0_combout  & ( (((\processador|FD|ULA_bit7|Muxao|saida_MUX~1_combout  & (!\processador|FD|saidaULA_final~0_combout )))) ) ) # ( 
// \processador|UC|palavraControle[1]~0_combout  & ( (!\processador|FD|saidaULA_final[0]~2_combout  & ((!\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  & (\processador|FD|memRAM|ram~41_q )) # (\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  & 
// ((!\processador|FD|saidaULA_final~0_combout  & ((\processador|FD|memRAM|ram~73_q ))) # (\processador|FD|saidaULA_final~0_combout  & (\processador|FD|memRAM|ram~41_q )))))) # (\processador|FD|saidaULA_final[0]~2_combout  & 
// (((\processador|FD|memRAM|ram~73_q )))) ) )

	.dataa(!\processador|FD|memRAM|ram~41_q ),
	.datab(!\processador|FD|memRAM|ram~73_q ),
	.datac(!\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout ),
	.datad(!\processador|FD|saidaULA_final~0_combout ),
	.datae(!\processador|UC|palavraControle[1]~0_combout ),
	.dataf(!\processador|FD|saidaULA_final[0]~2_combout ),
	.datag(!\processador|FD|ULA_bit7|Muxao|saida_MUX~1_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[7]~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[7]~107 .extended_lut = "on";
defparam \processador|FD|muxULAram|saida_MUX[7]~107 .lut_mask = 64'h0F0053550F003333;
defparam \processador|FD|muxULAram|saida_MUX[7]~107 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N2
dffeas \processador|FD|BancoReg|registrador~301 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|muxULAram|saida_MUX[7]~107_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~1067_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~301_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~301 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~301 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N21
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1260 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1260_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~15_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~16_combout  ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~15_combout  & ( 
// (!\processador|FD|fetchInstruction|ROM|memROM~7_combout  & (\processador|FD|BancoReg|registrador~45_q  & \processador|FD|fetchInstruction|ROM|memROM~16_combout )) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datab(!\processador|FD|BancoReg|registrador~45_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~16_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1260_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1260 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1260 .lut_mask = 64'h02020202F0F0F0F0;
defparam \processador|FD|BancoReg|registrador~1260 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1132 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1132_combout  = ( \processador|FD|BancoReg|registrador~1260_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~15_combout  ) ) # ( !\processador|FD|BancoReg|registrador~1260_combout  & ( 
// (\processador|FD|fetchInstruction|ROM|memROM~15_combout  & (\processador|FD|BancoReg|registrador~301_q  & !\processador|FD|fetchInstruction|ROM|memROM~7_combout )) ) )

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datac(!\processador|FD|BancoReg|registrador~301_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1260_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1132 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1132 .lut_mask = 64'h03000300CCCCCCCC;
defparam \processador|FD|BancoReg|registrador~1132 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N12
cyclonev_lcell_comb \processador|FD|mux_RTimed|saida_MUX[7]~17 (
// Equation(s):
// \processador|FD|mux_RTimed|saida_MUX[7]~17_combout  = ( \processador|FD|BancoReg|registrador~1132_combout  & ( (\processador|FD|BancoReg|Equal0~0_combout  & !\processador|UC|UC_ULA|ULActrl[1]~0_combout ) ) )

	.dataa(gnd),
	.datab(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datac(!\processador|UC|UC_ULA|ULActrl[1]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1132_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|mux_RTimed|saida_MUX[7]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|mux_RTimed|saida_MUX[7]~17 .extended_lut = "off";
defparam \processador|FD|mux_RTimed|saida_MUX[7]~17 .lut_mask = 64'h0000000030303030;
defparam \processador|FD|mux_RTimed|saida_MUX[7]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N24
cyclonev_lcell_comb \processador|FD|soma1inv|Add0~65 (
// Equation(s):
// \processador|FD|soma1inv|Add0~65_sumout  = SUM(( !\processador|FD|mux_RTimed|saida_MUX[8]~16_combout  $ (((!\processador|UC|UC_ULA|ULActrl[2]~2_combout ) # ((\processador|UC|Equal1~2_combout ) # (\processador|UC|Equal1~3_combout )))) ) + ( GND ) + ( 
// \processador|FD|soma1inv|Add0~70  ))
// \processador|FD|soma1inv|Add0~66  = CARRY(( !\processador|FD|mux_RTimed|saida_MUX[8]~16_combout  $ (((!\processador|UC|UC_ULA|ULActrl[2]~2_combout ) # ((\processador|UC|Equal1~2_combout ) # (\processador|UC|Equal1~3_combout )))) ) + ( GND ) + ( 
// \processador|FD|soma1inv|Add0~70  ))

	.dataa(!\processador|UC|UC_ULA|ULActrl[2]~2_combout ),
	.datab(!\processador|UC|Equal1~3_combout ),
	.datac(!\processador|UC|Equal1~2_combout ),
	.datad(!\processador|FD|mux_RTimed|saida_MUX[8]~16_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|soma1inv|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|soma1inv|Add0~65_sumout ),
	.cout(\processador|FD|soma1inv|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|soma1inv|Add0~65 .extended_lut = "off";
defparam \processador|FD|soma1inv|Add0~65 .lut_mask = 64'h0000FFFF000040BF;
defparam \processador|FD|soma1inv|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N24
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[8]~19 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[8]~19_combout  = ( !\processador|FD|BancoReg|saidaA[23]~2_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~5_combout  & (\processador|FD|fetchInstruction|ROM|memROM~7_combout  & 
// \processador|FD|BancoReg|registrador~302_q )) ) )

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~5_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datad(!\processador|FD|BancoReg|registrador~302_q ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaA[23]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[8]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[8]~19 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[8]~19 .lut_mask = 64'h000C000C00000000;
defparam \processador|FD|BancoReg|saidaA[8]~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N30
cyclonev_lcell_comb \processador|FD|ULA_bit7|soma|Add1~0 (
// Equation(s):
// \processador|FD|ULA_bit7|soma|Add1~0_combout  = ( \processador|FD|ULA_bit5|soma|Add1~0_combout  & ( \processador|FD|ULA_bit5|Muxao|saida_MUX~0_combout  & ( (!\processador|FD|soma1inv|Add0~69_sumout  & ((!\processador|FD|BancoReg|saidaA[7]~22_combout ) # 
// ((!\processador|FD|soma1inv|Add0~73_sumout  & !\processador|FD|BancoReg|saidaA[6]~49_combout )))) # (\processador|FD|soma1inv|Add0~69_sumout  & (!\processador|FD|BancoReg|saidaA[7]~22_combout  & (!\processador|FD|soma1inv|Add0~73_sumout  & 
// !\processador|FD|BancoReg|saidaA[6]~49_combout ))) ) ) ) # ( !\processador|FD|ULA_bit5|soma|Add1~0_combout  & ( \processador|FD|ULA_bit5|Muxao|saida_MUX~0_combout  & ( (!\processador|FD|soma1inv|Add0~69_sumout  & 
// ((!\processador|FD|BancoReg|saidaA[7]~22_combout ) # ((!\processador|FD|soma1inv|Add0~73_sumout  & !\processador|FD|BancoReg|saidaA[6]~49_combout )))) # (\processador|FD|soma1inv|Add0~69_sumout  & (!\processador|FD|BancoReg|saidaA[7]~22_combout  & 
// (!\processador|FD|soma1inv|Add0~73_sumout  & !\processador|FD|BancoReg|saidaA[6]~49_combout ))) ) ) ) # ( \processador|FD|ULA_bit5|soma|Add1~0_combout  & ( !\processador|FD|ULA_bit5|Muxao|saida_MUX~0_combout  & ( (!\processador|FD|soma1inv|Add0~69_sumout  
// & ((!\processador|FD|BancoReg|saidaA[7]~22_combout ) # ((!\processador|FD|soma1inv|Add0~73_sumout  & !\processador|FD|BancoReg|saidaA[6]~49_combout )))) # (\processador|FD|soma1inv|Add0~69_sumout  & (!\processador|FD|BancoReg|saidaA[7]~22_combout  & 
// (!\processador|FD|soma1inv|Add0~73_sumout  & !\processador|FD|BancoReg|saidaA[6]~49_combout ))) ) ) ) # ( !\processador|FD|ULA_bit5|soma|Add1~0_combout  & ( !\processador|FD|ULA_bit5|Muxao|saida_MUX~0_combout  & ( (!\processador|FD|soma1inv|Add0~69_sumout 
//  & ((!\processador|FD|BancoReg|saidaA[7]~22_combout ) # ((!\processador|FD|soma1inv|Add0~73_sumout ) # (!\processador|FD|BancoReg|saidaA[6]~49_combout )))) # (\processador|FD|soma1inv|Add0~69_sumout  & (!\processador|FD|BancoReg|saidaA[7]~22_combout  & 
// ((!\processador|FD|soma1inv|Add0~73_sumout ) # (!\processador|FD|BancoReg|saidaA[6]~49_combout )))) ) ) )

	.dataa(!\processador|FD|soma1inv|Add0~69_sumout ),
	.datab(!\processador|FD|BancoReg|saidaA[7]~22_combout ),
	.datac(!\processador|FD|soma1inv|Add0~73_sumout ),
	.datad(!\processador|FD|BancoReg|saidaA[6]~49_combout ),
	.datae(!\processador|FD|ULA_bit5|soma|Add1~0_combout ),
	.dataf(!\processador|FD|ULA_bit5|Muxao|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit7|soma|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit7|soma|Add1~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit7|soma|Add1~0 .lut_mask = 64'hEEE8E888E888E888;
defparam \processador|FD|ULA_bit7|soma|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N57
cyclonev_lcell_comb \processador|FD|ULA_bit8|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit8|Muxao|saida_MUX~0_combout  = ( \processador|FD|ULA_bit7|soma|Add1~0_combout  & ( (!\processador|FD|soma1inv|Add0~65_sumout  & (\processador|FD|BancoReg|saidaA[8]~19_combout  & (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  $ 
// (\processador|UC|UC_ULA|ULActrl[0]~1_combout )))) # (\processador|FD|soma1inv|Add0~65_sumout  & ((!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  $ (\processador|FD|BancoReg|saidaA[8]~19_combout ))) # 
// (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & ((\processador|FD|BancoReg|saidaA[8]~19_combout ) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout ))))) ) ) # ( !\processador|FD|ULA_bit7|soma|Add1~0_combout  & ( 
// (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((!\processador|FD|soma1inv|Add0~65_sumout  & (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & !\processador|FD|BancoReg|saidaA[8]~19_combout )) # (\processador|FD|soma1inv|Add0~65_sumout  & 
// ((\processador|FD|BancoReg|saidaA[8]~19_combout ))))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  $ (((\processador|FD|BancoReg|saidaA[8]~19_combout ) # (\processador|FD|soma1inv|Add0~65_sumout 
// ))))) ) )

	.dataa(!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ),
	.datab(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.datac(!\processador|FD|soma1inv|Add0~65_sumout ),
	.datad(!\processador|FD|BancoReg|saidaA[8]~19_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit7|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit8|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit8|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit8|Muxao|saida_MUX~0 .lut_mask = 64'hA11DA11D09970997;
defparam \processador|FD|ULA_bit8|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N18
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[8]~111 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[8]~111_combout  = ( !\processador|UC|palavraControle[1]~0_combout  & ( ((!\processador|FD|saidaULA_final~0_combout  & (\processador|FD|ULA_bit8|Muxao|saida_MUX~0_combout ))) ) ) # ( 
// \processador|UC|palavraControle[1]~0_combout  & ( (!\processador|FD|saidaULA_final[0]~2_combout  & ((!\processador|FD|saidaULA_final~0_combout  & ((!\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  & ((\processador|FD|memRAM|ram~42_q ))) # 
// (\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  & (\processador|FD|memRAM|ram~74_q )))) # (\processador|FD|saidaULA_final~0_combout  & (((\processador|FD|memRAM|ram~42_q )))))) # (\processador|FD|saidaULA_final[0]~2_combout  & 
// (\processador|FD|memRAM|ram~74_q )) ) )

	.dataa(!\processador|FD|memRAM|ram~74_q ),
	.datab(!\processador|FD|saidaULA_final~0_combout ),
	.datac(!\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout ),
	.datad(!\processador|FD|memRAM|ram~42_q ),
	.datae(!\processador|UC|palavraControle[1]~0_combout ),
	.dataf(!\processador|FD|saidaULA_final[0]~2_combout ),
	.datag(!\processador|FD|ULA_bit8|Muxao|saida_MUX~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[8]~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[8]~111 .extended_lut = "on";
defparam \processador|FD|muxULAram|saida_MUX[8]~111 .lut_mask = 64'h0C0C04F70C0C5555;
defparam \processador|FD|muxULAram|saida_MUX[8]~111 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N32
dffeas \processador|FD|BancoReg|registrador~302 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[8]~111_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1067_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~302_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~302 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~302 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y8_N44
dffeas \processador|FD|BancoReg|registrador~46 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[8]~111_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1066_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~46 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~46 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1256 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1256_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~16_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~7_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~15_combout  & 
// \processador|FD|BancoReg|registrador~46_q )) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~16_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~15_combout  ) )

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datad(!\processador|FD|BancoReg|registrador~46_q ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1256_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1256 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1256 .lut_mask = 64'h0F0F0F0F00C000C0;
defparam \processador|FD|BancoReg|registrador~1256 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N15
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1128 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1128_combout  = ( \processador|FD|BancoReg|registrador~1256_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~15_combout  ) ) # ( !\processador|FD|BancoReg|registrador~1256_combout  & ( 
// (\processador|FD|fetchInstruction|ROM|memROM~15_combout  & (\processador|FD|BancoReg|registrador~302_q  & !\processador|FD|fetchInstruction|ROM|memROM~7_combout )) ) )

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datac(!\processador|FD|BancoReg|registrador~302_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1256_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1128 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1128 .lut_mask = 64'h03000300CCCCCCCC;
defparam \processador|FD|BancoReg|registrador~1128 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N27
cyclonev_lcell_comb \processador|FD|mux_RTimed|saida_MUX[8]~16 (
// Equation(s):
// \processador|FD|mux_RTimed|saida_MUX[8]~16_combout  = ( \processador|FD|BancoReg|registrador~1128_combout  & ( (!\processador|UC|UC_ULA|ULActrl[1]~0_combout  & \processador|FD|BancoReg|Equal0~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|UC|UC_ULA|ULActrl[1]~0_combout ),
	.datad(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1128_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|mux_RTimed|saida_MUX[8]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|mux_RTimed|saida_MUX[8]~16 .extended_lut = "off";
defparam \processador|FD|mux_RTimed|saida_MUX[8]~16 .lut_mask = 64'h0000000000F000F0;
defparam \processador|FD|mux_RTimed|saida_MUX[8]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N27
cyclonev_lcell_comb \processador|FD|soma1inv|Add0~61 (
// Equation(s):
// \processador|FD|soma1inv|Add0~61_sumout  = SUM(( !\processador|FD|mux_RTimed|saida_MUX[9]~15_combout  $ (((!\processador|UC|UC_ULA|ULActrl[2]~2_combout ) # ((\processador|UC|Equal1~2_combout ) # (\processador|UC|Equal1~3_combout )))) ) + ( GND ) + ( 
// \processador|FD|soma1inv|Add0~66  ))
// \processador|FD|soma1inv|Add0~62  = CARRY(( !\processador|FD|mux_RTimed|saida_MUX[9]~15_combout  $ (((!\processador|UC|UC_ULA|ULActrl[2]~2_combout ) # ((\processador|UC|Equal1~2_combout ) # (\processador|UC|Equal1~3_combout )))) ) + ( GND ) + ( 
// \processador|FD|soma1inv|Add0~66  ))

	.dataa(!\processador|UC|UC_ULA|ULActrl[2]~2_combout ),
	.datab(!\processador|UC|Equal1~3_combout ),
	.datac(!\processador|UC|Equal1~2_combout ),
	.datad(!\processador|FD|mux_RTimed|saida_MUX[9]~15_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|soma1inv|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|soma1inv|Add0~61_sumout ),
	.cout(\processador|FD|soma1inv|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|soma1inv|Add0~61 .extended_lut = "off";
defparam \processador|FD|soma1inv|Add0~61 .lut_mask = 64'h0000FFFF000040BF;
defparam \processador|FD|soma1inv|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N48
cyclonev_lcell_comb \processador|FD|ULA_bit8|soma|Add1~0 (
// Equation(s):
// \processador|FD|ULA_bit8|soma|Add1~0_combout  = ( \processador|FD|ULA_bit6|soma|Add1~0_combout  & ( \processador|FD|ULA_bit6|Muxao|saida_MUX~0_combout  & ( (!\processador|FD|BancoReg|saidaA[8]~19_combout  & ((!\processador|FD|soma1inv|Add0~65_sumout ) # 
// ((!\processador|FD|BancoReg|saidaA[7]~22_combout  & !\processador|FD|soma1inv|Add0~69_sumout )))) # (\processador|FD|BancoReg|saidaA[8]~19_combout  & (!\processador|FD|BancoReg|saidaA[7]~22_combout  & (!\processador|FD|soma1inv|Add0~69_sumout  & 
// !\processador|FD|soma1inv|Add0~65_sumout ))) ) ) ) # ( !\processador|FD|ULA_bit6|soma|Add1~0_combout  & ( \processador|FD|ULA_bit6|Muxao|saida_MUX~0_combout  & ( (!\processador|FD|BancoReg|saidaA[8]~19_combout  & ((!\processador|FD|soma1inv|Add0~65_sumout 
// ) # ((!\processador|FD|BancoReg|saidaA[7]~22_combout  & !\processador|FD|soma1inv|Add0~69_sumout )))) # (\processador|FD|BancoReg|saidaA[8]~19_combout  & (!\processador|FD|BancoReg|saidaA[7]~22_combout  & (!\processador|FD|soma1inv|Add0~69_sumout  & 
// !\processador|FD|soma1inv|Add0~65_sumout ))) ) ) ) # ( \processador|FD|ULA_bit6|soma|Add1~0_combout  & ( !\processador|FD|ULA_bit6|Muxao|saida_MUX~0_combout  & ( (!\processador|FD|BancoReg|saidaA[8]~19_combout  & ((!\processador|FD|soma1inv|Add0~65_sumout 
// ) # ((!\processador|FD|BancoReg|saidaA[7]~22_combout  & !\processador|FD|soma1inv|Add0~69_sumout )))) # (\processador|FD|BancoReg|saidaA[8]~19_combout  & (!\processador|FD|BancoReg|saidaA[7]~22_combout  & (!\processador|FD|soma1inv|Add0~69_sumout  & 
// !\processador|FD|soma1inv|Add0~65_sumout ))) ) ) ) # ( !\processador|FD|ULA_bit6|soma|Add1~0_combout  & ( !\processador|FD|ULA_bit6|Muxao|saida_MUX~0_combout  & ( (!\processador|FD|BancoReg|saidaA[8]~19_combout  & 
// ((!\processador|FD|BancoReg|saidaA[7]~22_combout ) # ((!\processador|FD|soma1inv|Add0~69_sumout ) # (!\processador|FD|soma1inv|Add0~65_sumout )))) # (\processador|FD|BancoReg|saidaA[8]~19_combout  & (!\processador|FD|soma1inv|Add0~65_sumout  & 
// ((!\processador|FD|BancoReg|saidaA[7]~22_combout ) # (!\processador|FD|soma1inv|Add0~69_sumout )))) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[8]~19_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[7]~22_combout ),
	.datac(!\processador|FD|soma1inv|Add0~69_sumout ),
	.datad(!\processador|FD|soma1inv|Add0~65_sumout ),
	.datae(!\processador|FD|ULA_bit6|soma|Add1~0_combout ),
	.dataf(!\processador|FD|ULA_bit6|Muxao|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit8|soma|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit8|soma|Add1~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit8|soma|Add1~0 .lut_mask = 64'hFEA8EA80EA80EA80;
defparam \processador|FD|ULA_bit8|soma|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N0
cyclonev_lcell_comb \processador|FD|ULA_bit9|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit9|Muxao|saida_MUX~0_combout  = ( \processador|FD|ULA_bit8|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[9]~18_combout  & (\processador|FD|soma1inv|Add0~61_sumout  & (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  $ 
// (\processador|UC|UC_ULA|ULActrl[0]~1_combout )))) # (\processador|FD|BancoReg|saidaA[9]~18_combout  & ((!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  $ (\processador|FD|soma1inv|Add0~61_sumout ))) # 
// (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & ((\processador|FD|soma1inv|Add0~61_sumout ) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout ))))) ) ) # ( !\processador|FD|ULA_bit8|soma|Add1~0_combout  & ( (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  
// & ((!\processador|FD|BancoReg|saidaA[9]~18_combout  & (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & !\processador|FD|soma1inv|Add0~61_sumout )) # (\processador|FD|BancoReg|saidaA[9]~18_combout  & ((\processador|FD|soma1inv|Add0~61_sumout ))))) # 
// (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  $ (((\processador|FD|soma1inv|Add0~61_sumout ) # (\processador|FD|BancoReg|saidaA[9]~18_combout ))))) ) )

	.dataa(!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ),
	.datab(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.datac(!\processador|FD|BancoReg|saidaA[9]~18_combout ),
	.datad(!\processador|FD|soma1inv|Add0~61_sumout ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit8|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit9|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit9|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit9|Muxao|saida_MUX~0 .lut_mask = 64'hA11DA11D09970997;
defparam \processador|FD|ULA_bit9|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N0
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[9]~115 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[9]~115_combout  = ( !\processador|UC|palavraControle[1]~0_combout  & ( ((!\processador|FD|saidaULA_final~0_combout  & (\processador|FD|ULA_bit9|Muxao|saida_MUX~0_combout ))) ) ) # ( 
// \processador|UC|palavraControle[1]~0_combout  & ( (!\processador|FD|saidaULA_final[0]~2_combout  & ((!\processador|FD|saidaULA_final~0_combout  & ((!\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  & (\processador|FD|memRAM|ram~43_q )) # 
// (\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  & ((\processador|FD|memRAM|ram~75_q ))))) # (\processador|FD|saidaULA_final~0_combout  & (\processador|FD|memRAM|ram~43_q )))) # (\processador|FD|saidaULA_final[0]~2_combout  & 
// ((((\processador|FD|memRAM|ram~75_q ))))) ) )

	.dataa(!\processador|FD|memRAM|ram~43_q ),
	.datab(!\processador|FD|saidaULA_final~0_combout ),
	.datac(!\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout ),
	.datad(!\processador|FD|memRAM|ram~75_q ),
	.datae(!\processador|UC|palavraControle[1]~0_combout ),
	.dataf(!\processador|FD|saidaULA_final[0]~2_combout ),
	.datag(!\processador|FD|ULA_bit9|Muxao|saida_MUX~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[9]~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[9]~115 .extended_lut = "on";
defparam \processador|FD|muxULAram|saida_MUX[9]~115 .lut_mask = 64'h0C0C515D0C0C00FF;
defparam \processador|FD|muxULAram|saida_MUX[9]~115 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N2
dffeas \processador|FD|BancoReg|registrador~303 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|muxULAram|saida_MUX[9]~115_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~1067_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~303_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~303 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~303 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y8_N26
dffeas \processador|FD|BancoReg|registrador~47 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[9]~115_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1066_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~47 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~47 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1252 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1252_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~16_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~7_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~15_combout  & 
// \processador|FD|BancoReg|registrador~47_q )) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~16_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~15_combout  ) )

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datad(!\processador|FD|BancoReg|registrador~47_q ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1252_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1252 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1252 .lut_mask = 64'h0F0F0F0F00C000C0;
defparam \processador|FD|BancoReg|registrador~1252 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1124 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1124_combout  = ( \processador|FD|BancoReg|registrador~1252_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~15_combout  ) ) # ( !\processador|FD|BancoReg|registrador~1252_combout  & ( 
// (\processador|FD|fetchInstruction|ROM|memROM~15_combout  & (\processador|FD|BancoReg|registrador~303_q  & !\processador|FD|fetchInstruction|ROM|memROM~7_combout )) ) )

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datac(!\processador|FD|BancoReg|registrador~303_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1252_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1124 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1124 .lut_mask = 64'h03000300CCCCCCCC;
defparam \processador|FD|BancoReg|registrador~1124 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N45
cyclonev_lcell_comb \processador|FD|mux_RTimed|saida_MUX[9]~15 (
// Equation(s):
// \processador|FD|mux_RTimed|saida_MUX[9]~15_combout  = ( \processador|FD|BancoReg|registrador~1124_combout  & ( (!\processador|UC|UC_ULA|ULActrl[1]~0_combout  & \processador|FD|BancoReg|Equal0~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|UC|UC_ULA|ULActrl[1]~0_combout ),
	.datad(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1124_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|mux_RTimed|saida_MUX[9]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|mux_RTimed|saida_MUX[9]~15 .extended_lut = "off";
defparam \processador|FD|mux_RTimed|saida_MUX[9]~15 .lut_mask = 64'h0000000000F000F0;
defparam \processador|FD|mux_RTimed|saida_MUX[9]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N30
cyclonev_lcell_comb \processador|FD|soma1inv|Add0~57 (
// Equation(s):
// \processador|FD|soma1inv|Add0~57_sumout  = SUM(( !\processador|FD|mux_RTimed|saida_MUX[10]~14_combout  $ (((!\processador|UC|UC_ULA|ULActrl[2]~2_combout ) # ((\processador|UC|Equal1~2_combout ) # (\processador|UC|Equal1~3_combout )))) ) + ( GND ) + ( 
// \processador|FD|soma1inv|Add0~62  ))
// \processador|FD|soma1inv|Add0~58  = CARRY(( !\processador|FD|mux_RTimed|saida_MUX[10]~14_combout  $ (((!\processador|UC|UC_ULA|ULActrl[2]~2_combout ) # ((\processador|UC|Equal1~2_combout ) # (\processador|UC|Equal1~3_combout )))) ) + ( GND ) + ( 
// \processador|FD|soma1inv|Add0~62  ))

	.dataa(!\processador|UC|UC_ULA|ULActrl[2]~2_combout ),
	.datab(!\processador|UC|Equal1~3_combout ),
	.datac(!\processador|UC|Equal1~2_combout ),
	.datad(!\processador|FD|mux_RTimed|saida_MUX[10]~14_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|soma1inv|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|soma1inv|Add0~57_sumout ),
	.cout(\processador|FD|soma1inv|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|soma1inv|Add0~57 .extended_lut = "off";
defparam \processador|FD|soma1inv|Add0~57 .lut_mask = 64'h0000FFFF000040BF;
defparam \processador|FD|soma1inv|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N48
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[10]~17 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[10]~17_combout  = ( !\processador|FD|BancoReg|saidaA[23]~2_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~7_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~5_combout  & 
// \processador|FD|BancoReg|registrador~304_q )) ) )

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~5_combout ),
	.datad(!\processador|FD|BancoReg|registrador~304_q ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaA[23]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[10]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[10]~17 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[10]~17 .lut_mask = 64'h0030003000000000;
defparam \processador|FD|BancoReg|saidaA[10]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N45
cyclonev_lcell_comb \processador|FD|ULA_bit7|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit7|Muxao|saida_MUX~0_combout  = ( \processador|FD|soma1inv|Add0~69_sumout  & ( \processador|FD|BancoReg|saidaA[7]~22_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|saidaA[7]~22_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|soma1inv|Add0~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit7|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit7|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit7|Muxao|saida_MUX~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \processador|FD|ULA_bit7|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N36
cyclonev_lcell_comb \processador|FD|ULA_bit4|soma|Add1~0 (
// Equation(s):
// \processador|FD|ULA_bit4|soma|Add1~0_combout  = ( \processador|FD|soma1inv|Add0~85_sumout  & ( (!\processador|FD|BancoReg|saidaA[4]~28_combout  & (\processador|FD|soma1inv|Add0~81_sumout  & ((\processador|FD|ULA_bit2|soma|Add1~0_combout ) # 
// (\processador|FD|BancoReg|saidaA[3]~31_combout )))) # (\processador|FD|BancoReg|saidaA[4]~28_combout  & (((\processador|FD|ULA_bit2|soma|Add1~0_combout ) # (\processador|FD|soma1inv|Add0~81_sumout )) # (\processador|FD|BancoReg|saidaA[3]~31_combout ))) ) 
// ) # ( !\processador|FD|soma1inv|Add0~85_sumout  & ( (!\processador|FD|BancoReg|saidaA[4]~28_combout  & (\processador|FD|BancoReg|saidaA[3]~31_combout  & (\processador|FD|soma1inv|Add0~81_sumout  & \processador|FD|ULA_bit2|soma|Add1~0_combout ))) # 
// (\processador|FD|BancoReg|saidaA[4]~28_combout  & (((\processador|FD|BancoReg|saidaA[3]~31_combout  & \processador|FD|ULA_bit2|soma|Add1~0_combout )) # (\processador|FD|soma1inv|Add0~81_sumout ))) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[3]~31_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[4]~28_combout ),
	.datac(!\processador|FD|soma1inv|Add0~81_sumout ),
	.datad(!\processador|FD|ULA_bit2|soma|Add1~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|soma1inv|Add0~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit4|soma|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit4|soma|Add1~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit4|soma|Add1~0 .lut_mask = 64'h03170317173F173F;
defparam \processador|FD|ULA_bit4|soma|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N9
cyclonev_lcell_comb \processador|FD|ULA_bit7|soma|Add0~0 (
// Equation(s):
// \processador|FD|ULA_bit7|soma|Add0~0_combout  = ( \processador|FD|soma1inv|Add0~69_sumout  & ( !\processador|FD|BancoReg|saidaA[7]~22_combout  ) ) # ( !\processador|FD|soma1inv|Add0~69_sumout  & ( \processador|FD|BancoReg|saidaA[7]~22_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|saidaA[7]~22_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|soma1inv|Add0~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit7|soma|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit7|soma|Add0~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit7|soma|Add0~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \processador|FD|ULA_bit7|soma|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N24
cyclonev_lcell_comb \processador|FD|ULA_bit7|soma|Add1~1 (
// Equation(s):
// \processador|FD|ULA_bit7|soma|Add1~1_combout  = ( \processador|FD|ULA_bit4|soma|Add1~0_combout  & ( \processador|FD|ULA_bit7|soma|Add0~0_combout  & ( (!\processador|FD|BancoReg|saidaA[6]~49_combout  & (\processador|FD|soma1inv|Add0~73_sumout  & 
// ((\processador|FD|BancoReg|saidaA[5]~25_combout ) # (\processador|FD|soma1inv|Add0~77_sumout )))) # (\processador|FD|BancoReg|saidaA[6]~49_combout  & (((\processador|FD|BancoReg|saidaA[5]~25_combout ) # (\processador|FD|soma1inv|Add0~73_sumout )) # 
// (\processador|FD|soma1inv|Add0~77_sumout ))) ) ) ) # ( !\processador|FD|ULA_bit4|soma|Add1~0_combout  & ( \processador|FD|ULA_bit7|soma|Add0~0_combout  & ( (!\processador|FD|BancoReg|saidaA[6]~49_combout  & (\processador|FD|soma1inv|Add0~77_sumout  & 
// (\processador|FD|soma1inv|Add0~73_sumout  & \processador|FD|BancoReg|saidaA[5]~25_combout ))) # (\processador|FD|BancoReg|saidaA[6]~49_combout  & (((\processador|FD|soma1inv|Add0~77_sumout  & \processador|FD|BancoReg|saidaA[5]~25_combout )) # 
// (\processador|FD|soma1inv|Add0~73_sumout ))) ) ) )

	.dataa(!\processador|FD|soma1inv|Add0~77_sumout ),
	.datab(!\processador|FD|BancoReg|saidaA[6]~49_combout ),
	.datac(!\processador|FD|soma1inv|Add0~73_sumout ),
	.datad(!\processador|FD|BancoReg|saidaA[5]~25_combout ),
	.datae(!\processador|FD|ULA_bit4|soma|Add1~0_combout ),
	.dataf(!\processador|FD|ULA_bit7|soma|Add0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit7|soma|Add1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit7|soma|Add1~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit7|soma|Add1~1 .lut_mask = 64'h000000000317173F;
defparam \processador|FD|ULA_bit7|soma|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N6
cyclonev_lcell_comb \processador|FD|ULA_bit9|soma|Add1~0 (
// Equation(s):
// \processador|FD|ULA_bit9|soma|Add1~0_combout  = ( \processador|FD|soma1inv|Add0~61_sumout  & ( \processador|FD|ULA_bit7|soma|Add1~1_combout  & ( (!\processador|FD|BancoReg|saidaA[8]~19_combout  & (!\processador|FD|BancoReg|saidaA[9]~18_combout  & 
// !\processador|FD|soma1inv|Add0~65_sumout )) ) ) ) # ( !\processador|FD|soma1inv|Add0~61_sumout  & ( \processador|FD|ULA_bit7|soma|Add1~1_combout  & ( (!\processador|FD|BancoReg|saidaA[9]~18_combout ) # ((!\processador|FD|BancoReg|saidaA[8]~19_combout  & 
// !\processador|FD|soma1inv|Add0~65_sumout )) ) ) ) # ( \processador|FD|soma1inv|Add0~61_sumout  & ( !\processador|FD|ULA_bit7|soma|Add1~1_combout  & ( (!\processador|FD|BancoReg|saidaA[9]~18_combout  & ((!\processador|FD|BancoReg|saidaA[8]~19_combout  & 
// ((!\processador|FD|soma1inv|Add0~65_sumout ) # (!\processador|FD|ULA_bit7|Muxao|saida_MUX~0_combout ))) # (\processador|FD|BancoReg|saidaA[8]~19_combout  & (!\processador|FD|soma1inv|Add0~65_sumout  & !\processador|FD|ULA_bit7|Muxao|saida_MUX~0_combout 
// )))) ) ) ) # ( !\processador|FD|soma1inv|Add0~61_sumout  & ( !\processador|FD|ULA_bit7|soma|Add1~1_combout  & ( (!\processador|FD|BancoReg|saidaA[9]~18_combout ) # ((!\processador|FD|BancoReg|saidaA[8]~19_combout  & 
// ((!\processador|FD|soma1inv|Add0~65_sumout ) # (!\processador|FD|ULA_bit7|Muxao|saida_MUX~0_combout ))) # (\processador|FD|BancoReg|saidaA[8]~19_combout  & (!\processador|FD|soma1inv|Add0~65_sumout  & !\processador|FD|ULA_bit7|Muxao|saida_MUX~0_combout 
// ))) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[8]~19_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[9]~18_combout ),
	.datac(!\processador|FD|soma1inv|Add0~65_sumout ),
	.datad(!\processador|FD|ULA_bit7|Muxao|saida_MUX~0_combout ),
	.datae(!\processador|FD|soma1inv|Add0~61_sumout ),
	.dataf(!\processador|FD|ULA_bit7|soma|Add1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit9|soma|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit9|soma|Add1~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit9|soma|Add1~0 .lut_mask = 64'hFEECC880ECEC8080;
defparam \processador|FD|ULA_bit9|soma|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N54
cyclonev_lcell_comb \processador|FD|ULA_bit10|Muxao|saida_MUX~1 (
// Equation(s):
// \processador|FD|ULA_bit10|Muxao|saida_MUX~1_combout  = ( \processador|FD|ULA_bit9|soma|Add1~0_combout  & ( (!\processador|FD|soma1inv|Add0~57_sumout  & (\processador|FD|BancoReg|saidaA[10]~17_combout  & (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  
// $ (\processador|UC|UC_ULA|ULActrl[0]~1_combout )))) # (\processador|FD|soma1inv|Add0~57_sumout  & ((!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  $ (\processador|FD|BancoReg|saidaA[10]~17_combout ))) # 
// (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & ((\processador|FD|BancoReg|saidaA[10]~17_combout ) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout ))))) ) ) # ( !\processador|FD|ULA_bit9|soma|Add1~0_combout  & ( 
// (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((!\processador|FD|soma1inv|Add0~57_sumout  & (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & !\processador|FD|BancoReg|saidaA[10]~17_combout )) # (\processador|FD|soma1inv|Add0~57_sumout  & 
// ((\processador|FD|BancoReg|saidaA[10]~17_combout ))))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  $ (((\processador|FD|BancoReg|saidaA[10]~17_combout ) # (\processador|FD|soma1inv|Add0~57_sumout 
// ))))) ) )

	.dataa(!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ),
	.datab(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.datac(!\processador|FD|soma1inv|Add0~57_sumout ),
	.datad(!\processador|FD|BancoReg|saidaA[10]~17_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit9|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit10|Muxao|saida_MUX~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit10|Muxao|saida_MUX~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit10|Muxao|saida_MUX~1 .lut_mask = 64'hA11DA11D09970997;
defparam \processador|FD|ULA_bit10|Muxao|saida_MUX~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N3
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[10]~119 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[10]~119_combout  = ( !\processador|UC|palavraControle[1]~0_combout  & ( (((\processador|FD|ULA_bit10|Muxao|saida_MUX~1_combout  & (!\processador|FD|saidaULA_final~0_combout )))) ) ) # ( 
// \processador|UC|palavraControle[1]~0_combout  & ( (!\processador|FD|saidaULA_final[0]~2_combout  & ((!\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  & (((\processador|FD|memRAM|ram~44_q )))) # (\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  & 
// ((!\processador|FD|saidaULA_final~0_combout  & (\processador|FD|memRAM|ram~76_q )) # (\processador|FD|saidaULA_final~0_combout  & ((\processador|FD|memRAM|ram~44_q ))))))) # (\processador|FD|saidaULA_final[0]~2_combout  & (\processador|FD|memRAM|ram~76_q 
// )) ) )

	.dataa(!\processador|FD|memRAM|ram~76_q ),
	.datab(!\processador|FD|memRAM|ram~44_q ),
	.datac(!\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout ),
	.datad(!\processador|FD|saidaULA_final~0_combout ),
	.datae(!\processador|UC|palavraControle[1]~0_combout ),
	.dataf(!\processador|FD|saidaULA_final[0]~2_combout ),
	.datag(!\processador|FD|ULA_bit10|Muxao|saida_MUX~1_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[10]~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[10]~119 .extended_lut = "on";
defparam \processador|FD|muxULAram|saida_MUX[10]~119 .lut_mask = 64'h0F0035330F005555;
defparam \processador|FD|muxULAram|saida_MUX[10]~119 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N8
dffeas \processador|FD|BancoReg|registrador~304 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[10]~119_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1067_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~304_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~304 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~304 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y7_N29
dffeas \processador|FD|BancoReg|registrador~48 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[10]~119_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1066_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~48 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~48 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N51
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1248 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1248_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~15_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~16_combout  ) ) ) # ( 
// \processador|FD|fetchInstruction|ROM|memROM~15_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~16_combout  ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~15_combout  & ( 
// !\processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~16_combout  & \processador|FD|BancoReg|registrador~48_q ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~16_combout ),
	.datad(!\processador|FD|BancoReg|registrador~48_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1248_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1248 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1248 .lut_mask = 64'h000FF0F00000F0F0;
defparam \processador|FD|BancoReg|registrador~1248 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1120 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1120_combout  = ( \processador|FD|BancoReg|registrador~1248_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~15_combout  ) ) # ( !\processador|FD|BancoReg|registrador~1248_combout  & ( 
// (!\processador|FD|fetchInstruction|ROM|memROM~7_combout  & (\processador|FD|BancoReg|registrador~304_q  & \processador|FD|fetchInstruction|ROM|memROM~15_combout )) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|registrador~304_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1248_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1120 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1120 .lut_mask = 64'h000A000AFF00FF00;
defparam \processador|FD|BancoReg|registrador~1120 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N0
cyclonev_lcell_comb \processador|FD|mux_RTimed|saida_MUX[10]~14 (
// Equation(s):
// \processador|FD|mux_RTimed|saida_MUX[10]~14_combout  = ( \processador|FD|BancoReg|Equal0~0_combout  & ( \processador|FD|BancoReg|registrador~1120_combout  & ( !\processador|UC|UC_ULA|ULActrl[1]~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|UC|UC_ULA|ULActrl[1]~0_combout ),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|Equal0~0_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1120_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|mux_RTimed|saida_MUX[10]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|mux_RTimed|saida_MUX[10]~14 .extended_lut = "off";
defparam \processador|FD|mux_RTimed|saida_MUX[10]~14 .lut_mask = 64'h000000000000F0F0;
defparam \processador|FD|mux_RTimed|saida_MUX[10]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N33
cyclonev_lcell_comb \processador|FD|soma1inv|Add0~53 (
// Equation(s):
// \processador|FD|soma1inv|Add0~53_sumout  = SUM(( !\processador|FD|mux_RTimed|saida_MUX[11]~13_combout  $ (((!\processador|UC|UC_ULA|ULActrl[2]~2_combout ) # ((\processador|UC|Equal1~2_combout ) # (\processador|UC|Equal1~3_combout )))) ) + ( GND ) + ( 
// \processador|FD|soma1inv|Add0~58  ))
// \processador|FD|soma1inv|Add0~54  = CARRY(( !\processador|FD|mux_RTimed|saida_MUX[11]~13_combout  $ (((!\processador|UC|UC_ULA|ULActrl[2]~2_combout ) # ((\processador|UC|Equal1~2_combout ) # (\processador|UC|Equal1~3_combout )))) ) + ( GND ) + ( 
// \processador|FD|soma1inv|Add0~58  ))

	.dataa(!\processador|UC|UC_ULA|ULActrl[2]~2_combout ),
	.datab(!\processador|UC|Equal1~3_combout ),
	.datac(!\processador|UC|Equal1~2_combout ),
	.datad(!\processador|FD|mux_RTimed|saida_MUX[11]~13_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|soma1inv|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|soma1inv|Add0~53_sumout ),
	.cout(\processador|FD|soma1inv|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|soma1inv|Add0~53 .extended_lut = "off";
defparam \processador|FD|soma1inv|Add0~53 .lut_mask = 64'h0000FFFF000040BF;
defparam \processador|FD|soma1inv|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N48
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[11]~16 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[11]~16_combout  = ( !\processador|FD|BancoReg|saidaA[23]~2_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~5_combout  & (\processador|FD|BancoReg|registrador~305_q  & 
// \processador|FD|fetchInstruction|ROM|memROM~7_combout )) ) )

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~5_combout ),
	.datac(!\processador|FD|BancoReg|registrador~305_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaA[23]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[11]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[11]~16 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[11]~16 .lut_mask = 64'h000C000C00000000;
defparam \processador|FD|BancoReg|saidaA[11]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N39
cyclonev_lcell_comb \processador|FD|ULA_bit11|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit11|Muxao|saida_MUX~0_combout  = ( \processador|FD|BancoReg|saidaA[11]~16_combout  & ( \processador|FD|soma1inv|Add0~53_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|soma1inv|Add0~53_sumout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaA[11]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit11|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit11|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit11|Muxao|saida_MUX~0 .lut_mask = 64'h0000000000FF00FF;
defparam \processador|FD|ULA_bit11|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N48
cyclonev_lcell_comb \processador|FD|ULA_bit10|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit10|Muxao|saida_MUX~0_combout  = ( \processador|FD|soma1inv|Add0~57_sumout  & ( \processador|FD|BancoReg|saidaA[10]~17_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|saidaA[10]~17_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|soma1inv|Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit10|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit10|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit10|Muxao|saida_MUX~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \processador|FD|ULA_bit10|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N39
cyclonev_lcell_comb \processador|FD|ULA_bit10|soma|Add0~0 (
// Equation(s):
// \processador|FD|ULA_bit10|soma|Add0~0_combout  = ( \processador|FD|soma1inv|Add0~57_sumout  & ( !\processador|FD|BancoReg|saidaA[10]~17_combout  ) ) # ( !\processador|FD|soma1inv|Add0~57_sumout  & ( \processador|FD|BancoReg|saidaA[10]~17_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|BancoReg|saidaA[10]~17_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|soma1inv|Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit10|soma|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit10|soma|Add0~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit10|soma|Add0~0 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \processador|FD|ULA_bit10|soma|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N42
cyclonev_lcell_comb \processador|FD|ULA_bit10|soma|Add1~0 (
// Equation(s):
// \processador|FD|ULA_bit10|soma|Add1~0_combout  = ( \processador|FD|soma1inv|Add0~61_sumout  & ( \processador|FD|ULA_bit10|soma|Add0~0_combout  & ( ((!\processador|FD|BancoReg|saidaA[8]~19_combout  & (\processador|FD|soma1inv|Add0~65_sumout  & 
// !\processador|FD|ULA_bit7|soma|Add1~0_combout )) # (\processador|FD|BancoReg|saidaA[8]~19_combout  & ((!\processador|FD|ULA_bit7|soma|Add1~0_combout ) # (\processador|FD|soma1inv|Add0~65_sumout )))) # (\processador|FD|BancoReg|saidaA[9]~18_combout ) ) ) ) 
// # ( !\processador|FD|soma1inv|Add0~61_sumout  & ( \processador|FD|ULA_bit10|soma|Add0~0_combout  & ( (\processador|FD|BancoReg|saidaA[9]~18_combout  & ((!\processador|FD|BancoReg|saidaA[8]~19_combout  & (\processador|FD|soma1inv|Add0~65_sumout  & 
// !\processador|FD|ULA_bit7|soma|Add1~0_combout )) # (\processador|FD|BancoReg|saidaA[8]~19_combout  & ((!\processador|FD|ULA_bit7|soma|Add1~0_combout ) # (\processador|FD|soma1inv|Add0~65_sumout ))))) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[8]~19_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[9]~18_combout ),
	.datac(!\processador|FD|soma1inv|Add0~65_sumout ),
	.datad(!\processador|FD|ULA_bit7|soma|Add1~0_combout ),
	.datae(!\processador|FD|soma1inv|Add0~61_sumout ),
	.dataf(!\processador|FD|ULA_bit10|soma|Add0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit10|soma|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit10|soma|Add1~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit10|soma|Add1~0 .lut_mask = 64'h0000000013017F37;
defparam \processador|FD|ULA_bit10|soma|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N24
cyclonev_lcell_comb \processador|FD|ULA_bit11|Muxao|saida_MUX~1 (
// Equation(s):
// \processador|FD|ULA_bit11|Muxao|saida_MUX~1_combout  = ( \processador|FD|soma1inv|Add0~53_sumout  & ( \processador|FD|ULA_bit10|soma|Add1~0_combout  & ( (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & (\processador|FD|BancoReg|saidaA[11]~16_combout  
// & !\processador|UC|UC_ULA|ULActrl[0]~1_combout )) # (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & ((\processador|UC|UC_ULA|ULActrl[0]~1_combout ))) ) ) ) # ( !\processador|FD|soma1inv|Add0~53_sumout  & ( 
// \processador|FD|ULA_bit10|soma|Add1~0_combout  & ( !\processador|FD|BancoReg|saidaA[11]~16_combout  $ (((\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & \processador|UC|UC_ULA|ULActrl[0]~1_combout ))) ) ) ) # ( \processador|FD|soma1inv|Add0~53_sumout  
// & ( !\processador|FD|ULA_bit10|soma|Add1~0_combout  & ( (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & ((!\processador|FD|BancoReg|saidaA[11]~16_combout  & (!\processador|FD|ULA_bit10|Muxao|saida_MUX~0_combout  & 
// !\processador|UC|UC_ULA|ULActrl[0]~1_combout )) # (\processador|FD|BancoReg|saidaA[11]~16_combout  & (!\processador|FD|ULA_bit10|Muxao|saida_MUX~0_combout  $ (!\processador|UC|UC_ULA|ULActrl[0]~1_combout ))))) # 
// (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & (((\processador|FD|BancoReg|saidaA[11]~16_combout  & !\processador|FD|ULA_bit10|Muxao|saida_MUX~0_combout )) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout ))) ) ) ) # ( 
// !\processador|FD|soma1inv|Add0~53_sumout  & ( !\processador|FD|ULA_bit10|soma|Add1~0_combout  & ( (!\processador|FD|ULA_bit10|Muxao|saida_MUX~0_combout  & (\processador|FD|BancoReg|saidaA[11]~16_combout  & 
// (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  $ (\processador|UC|UC_ULA|ULActrl[0]~1_combout )))) # (\processador|FD|ULA_bit10|Muxao|saida_MUX~0_combout  & (!\processador|FD|BancoReg|saidaA[11]~16_combout  $ 
// (((\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & \processador|UC|UC_ULA|ULActrl[0]~1_combout ))))) ) ) )

	.dataa(!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[11]~16_combout ),
	.datac(!\processador|FD|ULA_bit10|Muxao|saida_MUX~0_combout ),
	.datad(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.datae(!\processador|FD|soma1inv|Add0~53_sumout ),
	.dataf(!\processador|FD|ULA_bit10|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit11|Muxao|saida_MUX~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit11|Muxao|saida_MUX~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit11|Muxao|saida_MUX~1 .lut_mask = 64'h2C199275CC992255;
defparam \processador|FD|ULA_bit11|Muxao|saida_MUX~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N42
cyclonev_lcell_comb \processador|FD|ULA_bit11|Muxao|saida_MUX~2 (
// Equation(s):
// \processador|FD|ULA_bit11|Muxao|saida_MUX~2_combout  = ( \processador|FD|ULA_bit11|Muxao|saida_MUX~0_combout  & ( \processador|FD|ULA_bit11|Muxao|saida_MUX~1_combout  ) ) # ( !\processador|FD|ULA_bit11|Muxao|saida_MUX~0_combout  & ( 
// \processador|FD|ULA_bit11|Muxao|saida_MUX~1_combout  & ( !\processador|FD|ULA_bit22|Muxao|Equal2~0_combout  ) ) ) # ( \processador|FD|ULA_bit11|Muxao|saida_MUX~0_combout  & ( !\processador|FD|ULA_bit11|Muxao|saida_MUX~1_combout  & ( 
// \processador|FD|ULA_bit22|Muxao|Equal2~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\processador|FD|ULA_bit22|Muxao|Equal2~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processador|FD|ULA_bit11|Muxao|saida_MUX~0_combout ),
	.dataf(!\processador|FD|ULA_bit11|Muxao|saida_MUX~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit11|Muxao|saida_MUX~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit11|Muxao|saida_MUX~2 .extended_lut = "off";
defparam \processador|FD|ULA_bit11|Muxao|saida_MUX~2 .lut_mask = 64'h00003333CCCCFFFF;
defparam \processador|FD|ULA_bit11|Muxao|saida_MUX~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N54
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[11]~123 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[11]~123_combout  = ( !\processador|UC|palavraControle[1]~0_combout  & ( (((\processador|FD|ULA_bit11|Muxao|saida_MUX~2_combout  & (!\processador|FD|saidaULA_final~0_combout )))) ) ) # ( 
// \processador|UC|palavraControle[1]~0_combout  & ( (!\processador|FD|saidaULA_final[0]~2_combout  & ((!\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  & (\processador|FD|memRAM|ram~45_q )) # (\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  & 
// ((!\processador|FD|saidaULA_final~0_combout  & ((\processador|FD|memRAM|ram~77_q ))) # (\processador|FD|saidaULA_final~0_combout  & (\processador|FD|memRAM|ram~45_q )))))) # (\processador|FD|saidaULA_final[0]~2_combout  & 
// (((\processador|FD|memRAM|ram~77_q )))) ) )

	.dataa(!\processador|FD|memRAM|ram~45_q ),
	.datab(!\processador|FD|memRAM|ram~77_q ),
	.datac(!\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout ),
	.datad(!\processador|FD|saidaULA_final~0_combout ),
	.datae(!\processador|UC|palavraControle[1]~0_combout ),
	.dataf(!\processador|FD|saidaULA_final[0]~2_combout ),
	.datag(!\processador|FD|ULA_bit11|Muxao|saida_MUX~2_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[11]~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[11]~123 .extended_lut = "on";
defparam \processador|FD|muxULAram|saida_MUX[11]~123 .lut_mask = 64'h0F0053550F003333;
defparam \processador|FD|muxULAram|saida_MUX[11]~123 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N56
dffeas \processador|FD|BancoReg|registrador~305 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|muxULAram|saida_MUX[11]~123_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~1067_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~305_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~305 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~305 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y6_N8
dffeas \processador|FD|BancoReg|registrador~49 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[11]~123_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1066_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~49 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~49 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1244 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1244_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~15_combout  & !\processador|FD|fetchInstruction|ROM|memROM~16_combout ) ) ) # ( 
// !\processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~15_combout  & (\processador|FD|fetchInstruction|ROM|memROM~16_combout  & \processador|FD|BancoReg|registrador~49_q )) # 
// (\processador|FD|fetchInstruction|ROM|memROM~15_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~16_combout )) ) )

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~16_combout ),
	.datad(!\processador|FD|BancoReg|registrador~49_q ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1244_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1244 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1244 .lut_mask = 64'h303C303C30303030;
defparam \processador|FD|BancoReg|registrador~1244 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1116 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1116_combout  = ( \processador|FD|BancoReg|registrador~1244_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~15_combout  ) ) # ( !\processador|FD|BancoReg|registrador~1244_combout  & ( 
// (!\processador|FD|fetchInstruction|ROM|memROM~7_combout  & (\processador|FD|fetchInstruction|ROM|memROM~15_combout  & \processador|FD|BancoReg|registrador~305_q )) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datac(gnd),
	.datad(!\processador|FD|BancoReg|registrador~305_q ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1244_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1116 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1116 .lut_mask = 64'h00220022CCCCCCCC;
defparam \processador|FD|BancoReg|registrador~1116 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N9
cyclonev_lcell_comb \processador|FD|mux_RTimed|saida_MUX[11]~13 (
// Equation(s):
// \processador|FD|mux_RTimed|saida_MUX[11]~13_combout  = ( \processador|FD|BancoReg|registrador~1116_combout  & ( (!\processador|UC|UC_ULA|ULActrl[1]~0_combout  & \processador|FD|BancoReg|Equal0~0_combout ) ) )

	.dataa(!\processador|UC|UC_ULA|ULActrl[1]~0_combout ),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1116_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|mux_RTimed|saida_MUX[11]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|mux_RTimed|saida_MUX[11]~13 .extended_lut = "off";
defparam \processador|FD|mux_RTimed|saida_MUX[11]~13 .lut_mask = 64'h000000000A0A0A0A;
defparam \processador|FD|mux_RTimed|saida_MUX[11]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N36
cyclonev_lcell_comb \processador|FD|soma1inv|Add0~49 (
// Equation(s):
// \processador|FD|soma1inv|Add0~49_sumout  = SUM(( !\processador|FD|mux_RTimed|saida_MUX[12]~12_combout  $ ((((!\processador|UC|UC_ULA|ULActrl[2]~2_combout ) # (\processador|UC|Equal1~3_combout )) # (\processador|UC|Equal1~2_combout ))) ) + ( GND ) + ( 
// \processador|FD|soma1inv|Add0~54  ))
// \processador|FD|soma1inv|Add0~50  = CARRY(( !\processador|FD|mux_RTimed|saida_MUX[12]~12_combout  $ ((((!\processador|UC|UC_ULA|ULActrl[2]~2_combout ) # (\processador|UC|Equal1~3_combout )) # (\processador|UC|Equal1~2_combout ))) ) + ( GND ) + ( 
// \processador|FD|soma1inv|Add0~54  ))

	.dataa(!\processador|UC|Equal1~2_combout ),
	.datab(!\processador|UC|Equal1~3_combout ),
	.datac(!\processador|UC|UC_ULA|ULActrl[2]~2_combout ),
	.datad(!\processador|FD|mux_RTimed|saida_MUX[12]~12_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|soma1inv|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|soma1inv|Add0~49_sumout ),
	.cout(\processador|FD|soma1inv|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|soma1inv|Add0~49 .extended_lut = "off";
defparam \processador|FD|soma1inv|Add0~49 .lut_mask = 64'h0000FFFF000008F7;
defparam \processador|FD|soma1inv|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N0
cyclonev_lcell_comb \processador|FD|ULA_bit12|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit12|Muxao|saida_MUX~0_combout  = ( \processador|FD|soma1inv|Add0~49_sumout  & ( \processador|FD|BancoReg|saidaA[12]~15_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|saidaA[12]~15_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|soma1inv|Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit12|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit12|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit12|Muxao|saida_MUX~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \processador|FD|ULA_bit12|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N3
cyclonev_lcell_comb \processador|FD|ULA_bit11|soma|Add0~0 (
// Equation(s):
// \processador|FD|ULA_bit11|soma|Add0~0_combout  = ( \processador|FD|BancoReg|saidaA[11]~16_combout  & ( !\processador|FD|soma1inv|Add0~53_sumout  ) ) # ( !\processador|FD|BancoReg|saidaA[11]~16_combout  & ( \processador|FD|soma1inv|Add0~53_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|soma1inv|Add0~53_sumout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaA[11]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit11|soma|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit11|soma|Add0~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit11|soma|Add0~0 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \processador|FD|ULA_bit11|soma|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N48
cyclonev_lcell_comb \processador|FD|ULA_bit11|soma|Add1~0 (
// Equation(s):
// \processador|FD|ULA_bit11|soma|Add1~0_combout  = ( \processador|FD|ULA_bit11|soma|Add0~0_combout  & ( \processador|FD|ULA_bit8|soma|Add1~0_combout  & ( (!\processador|FD|soma1inv|Add0~57_sumout  & (\processador|FD|soma1inv|Add0~61_sumout  & 
// (\processador|FD|BancoReg|saidaA[9]~18_combout  & \processador|FD|BancoReg|saidaA[10]~17_combout ))) # (\processador|FD|soma1inv|Add0~57_sumout  & (((\processador|FD|soma1inv|Add0~61_sumout  & \processador|FD|BancoReg|saidaA[9]~18_combout )) # 
// (\processador|FD|BancoReg|saidaA[10]~17_combout ))) ) ) ) # ( \processador|FD|ULA_bit11|soma|Add0~0_combout  & ( !\processador|FD|ULA_bit8|soma|Add1~0_combout  & ( (!\processador|FD|soma1inv|Add0~57_sumout  & 
// (\processador|FD|BancoReg|saidaA[10]~17_combout  & ((\processador|FD|BancoReg|saidaA[9]~18_combout ) # (\processador|FD|soma1inv|Add0~61_sumout )))) # (\processador|FD|soma1inv|Add0~57_sumout  & (((\processador|FD|BancoReg|saidaA[10]~17_combout ) # 
// (\processador|FD|BancoReg|saidaA[9]~18_combout )) # (\processador|FD|soma1inv|Add0~61_sumout ))) ) ) )

	.dataa(!\processador|FD|soma1inv|Add0~61_sumout ),
	.datab(!\processador|FD|BancoReg|saidaA[9]~18_combout ),
	.datac(!\processador|FD|soma1inv|Add0~57_sumout ),
	.datad(!\processador|FD|BancoReg|saidaA[10]~17_combout ),
	.datae(!\processador|FD|ULA_bit11|soma|Add0~0_combout ),
	.dataf(!\processador|FD|ULA_bit8|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit11|soma|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit11|soma|Add1~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit11|soma|Add1~0 .lut_mask = 64'h0000077F0000011F;
defparam \processador|FD|ULA_bit11|soma|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N12
cyclonev_lcell_comb \processador|FD|ULA_bit12|Muxao|saida_MUX~1 (
// Equation(s):
// \processador|FD|ULA_bit12|Muxao|saida_MUX~1_combout  = ( \processador|UC|UC_ULA|ULActrl[0]~1_combout  & ( \processador|FD|ULA_bit11|soma|Add1~0_combout  & ( !\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  $ 
// (((\processador|FD|BancoReg|saidaA[12]~15_combout ) # (\processador|FD|soma1inv|Add0~49_sumout ))) ) ) ) # ( !\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ( \processador|FD|ULA_bit11|soma|Add1~0_combout  & ( (!\processador|FD|soma1inv|Add0~49_sumout  & 
// ((!\processador|FD|BancoReg|saidaA[12]~15_combout ))) # (\processador|FD|soma1inv|Add0~49_sumout  & (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & \processador|FD|BancoReg|saidaA[12]~15_combout )) ) ) ) # ( 
// \processador|UC|UC_ULA|ULActrl[0]~1_combout  & ( !\processador|FD|ULA_bit11|soma|Add1~0_combout  & ( (!\processador|FD|soma1inv|Add0~49_sumout  & ((!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & (\processador|FD|ULA_bit11|Muxao|saida_MUX~0_combout  
// & !\processador|FD|BancoReg|saidaA[12]~15_combout )) # (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & ((\processador|FD|BancoReg|saidaA[12]~15_combout ))))) # (\processador|FD|soma1inv|Add0~49_sumout  & 
// (((!\processador|FD|ULA_bit11|Muxao|saida_MUX~0_combout  & \processador|FD|BancoReg|saidaA[12]~15_combout )) # (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ))) ) ) ) # ( !\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ( 
// !\processador|FD|ULA_bit11|soma|Add1~0_combout  & ( (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & (!\processador|FD|soma1inv|Add0~49_sumout  $ (!\processador|FD|ULA_bit11|Muxao|saida_MUX~0_combout  $ (\processador|FD|BancoReg|saidaA[12]~15_combout 
// )))) # (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & ((!\processador|FD|soma1inv|Add0~49_sumout  & (\processador|FD|ULA_bit11|Muxao|saida_MUX~0_combout  & !\processador|FD|BancoReg|saidaA[12]~15_combout )) # (\processador|FD|soma1inv|Add0~49_sumout 
//  & (!\processador|FD|ULA_bit11|Muxao|saida_MUX~0_combout  & \processador|FD|BancoReg|saidaA[12]~15_combout )))) ) ) )

	.dataa(!\processador|FD|soma1inv|Add0~49_sumout ),
	.datab(!\processador|FD|ULA_bit11|Muxao|saida_MUX~0_combout ),
	.datac(!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ),
	.datad(!\processador|FD|BancoReg|saidaA[12]~15_combout ),
	.datae(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.dataf(!\processador|FD|ULA_bit11|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit12|Muxao|saida_MUX~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit12|Muxao|saida_MUX~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit12|Muxao|saida_MUX~1 .lut_mask = 64'h6294254FAA50A50F;
defparam \processador|FD|ULA_bit12|Muxao|saida_MUX~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N57
cyclonev_lcell_comb \processador|FD|ULA_bit12|Muxao|saida_MUX~2 (
// Equation(s):
// \processador|FD|ULA_bit12|Muxao|saida_MUX~2_combout  = ( \processador|FD|ULA_bit12|Muxao|saida_MUX~1_combout  & ( (!\processador|FD|ULA_bit22|Muxao|Equal2~0_combout ) # (\processador|FD|ULA_bit12|Muxao|saida_MUX~0_combout ) ) ) # ( 
// !\processador|FD|ULA_bit12|Muxao|saida_MUX~1_combout  & ( (\processador|FD|ULA_bit12|Muxao|saida_MUX~0_combout  & \processador|FD|ULA_bit22|Muxao|Equal2~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_bit12|Muxao|saida_MUX~0_combout ),
	.datad(!\processador|FD|ULA_bit22|Muxao|Equal2~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit12|Muxao|saida_MUX~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit12|Muxao|saida_MUX~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit12|Muxao|saida_MUX~2 .extended_lut = "off";
defparam \processador|FD|ULA_bit12|Muxao|saida_MUX~2 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \processador|FD|ULA_bit12|Muxao|saida_MUX~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N54
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[12]~127 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[12]~127_combout  = ( !\processador|UC|palavraControle[1]~0_combout  & ( (!\processador|FD|saidaULA_final~0_combout  & (((\processador|FD|ULA_bit12|Muxao|saida_MUX~2_combout )))) ) ) # ( 
// \processador|UC|palavraControle[1]~0_combout  & ( (!\processador|FD|saidaULA_final[0]~2_combout  & ((!\processador|FD|saidaULA_final~0_combout  & ((!\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  & (\processador|FD|memRAM|ram~46_q )) # 
// (\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  & ((\processador|FD|memRAM|ram~78_q ))))) # (\processador|FD|saidaULA_final~0_combout  & (\processador|FD|memRAM|ram~46_q )))) # (\processador|FD|saidaULA_final[0]~2_combout  & 
// ((((\processador|FD|memRAM|ram~78_q ))))) ) )

	.dataa(!\processador|FD|saidaULA_final~0_combout ),
	.datab(!\processador|FD|memRAM|ram~46_q ),
	.datac(!\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout ),
	.datad(!\processador|FD|memRAM|ram~78_q ),
	.datae(!\processador|UC|palavraControle[1]~0_combout ),
	.dataf(!\processador|FD|saidaULA_final[0]~2_combout ),
	.datag(!\processador|FD|ULA_bit12|Muxao|saida_MUX~2_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[12]~127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[12]~127 .extended_lut = "on";
defparam \processador|FD|muxULAram|saida_MUX[12]~127 .lut_mask = 64'h0A0A313B0A0A00FF;
defparam \processador|FD|muxULAram|saida_MUX[12]~127 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N47
dffeas \processador|FD|BancoReg|registrador~306DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[12]~127_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1067_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~306DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~306DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~306DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y9_N20
dffeas \processador|FD|BancoReg|registrador~50 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[12]~127_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1066_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~50 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~50 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1240 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1240_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~15_combout  & !\processador|FD|fetchInstruction|ROM|memROM~16_combout ) ) ) # ( 
// !\processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~15_combout  & (\processador|FD|BancoReg|registrador~50_q  & \processador|FD|fetchInstruction|ROM|memROM~16_combout )) # 
// (\processador|FD|fetchInstruction|ROM|memROM~15_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~16_combout ))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~50_q ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~16_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1240_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1240 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1240 .lut_mask = 64'h3434343430303030;
defparam \processador|FD|BancoReg|registrador~1240 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1112 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1112_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( \processador|FD|BancoReg|registrador~1240_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~15_combout  ) ) ) # ( 
// !\processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( \processador|FD|BancoReg|registrador~1240_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~15_combout  ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( 
// !\processador|FD|BancoReg|registrador~1240_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~15_combout  & \processador|FD|BancoReg|registrador~306DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datad(!\processador|FD|BancoReg|registrador~306DUPLICATE_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1240_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1112 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1112 .lut_mask = 64'h000F0000F0F0F0F0;
defparam \processador|FD|BancoReg|registrador~1112 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N24
cyclonev_lcell_comb \processador|FD|mux_RTimed|saida_MUX[12]~12 (
// Equation(s):
// \processador|FD|mux_RTimed|saida_MUX[12]~12_combout  = ( \processador|FD|BancoReg|registrador~1112_combout  & ( (\processador|FD|BancoReg|Equal0~0_combout  & !\processador|UC|UC_ULA|ULActrl[1]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datad(!\processador|UC|UC_ULA|ULActrl[1]~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1112_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|mux_RTimed|saida_MUX[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|mux_RTimed|saida_MUX[12]~12 .extended_lut = "off";
defparam \processador|FD|mux_RTimed|saida_MUX[12]~12 .lut_mask = 64'h000000000F000F00;
defparam \processador|FD|mux_RTimed|saida_MUX[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N39
cyclonev_lcell_comb \processador|FD|soma1inv|Add0~45 (
// Equation(s):
// \processador|FD|soma1inv|Add0~45_sumout  = SUM(( !\processador|FD|mux_RTimed|saida_MUX[13]~11_combout  $ ((((!\processador|UC|UC_ULA|ULActrl[2]~2_combout ) # (\processador|UC|Equal1~3_combout )) # (\processador|UC|Equal1~2_combout ))) ) + ( GND ) + ( 
// \processador|FD|soma1inv|Add0~50  ))
// \processador|FD|soma1inv|Add0~46  = CARRY(( !\processador|FD|mux_RTimed|saida_MUX[13]~11_combout  $ ((((!\processador|UC|UC_ULA|ULActrl[2]~2_combout ) # (\processador|UC|Equal1~3_combout )) # (\processador|UC|Equal1~2_combout ))) ) + ( GND ) + ( 
// \processador|FD|soma1inv|Add0~50  ))

	.dataa(!\processador|UC|Equal1~2_combout ),
	.datab(!\processador|UC|Equal1~3_combout ),
	.datac(!\processador|UC|UC_ULA|ULActrl[2]~2_combout ),
	.datad(!\processador|FD|mux_RTimed|saida_MUX[13]~11_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|soma1inv|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|soma1inv|Add0~45_sumout ),
	.cout(\processador|FD|soma1inv|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|soma1inv|Add0~45 .extended_lut = "off";
defparam \processador|FD|soma1inv|Add0~45 .lut_mask = 64'h0000FFFF000008F7;
defparam \processador|FD|soma1inv|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N6
cyclonev_lcell_comb \processador|FD|ULA_bit13|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit13|Muxao|saida_MUX~0_combout  = ( \processador|FD|soma1inv|Add0~45_sumout  & ( \processador|FD|BancoReg|saidaA[13]~14_combout  ) )

	.dataa(gnd),
	.datab(!\processador|FD|BancoReg|saidaA[13]~14_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|soma1inv|Add0~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit13|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit13|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit13|Muxao|saida_MUX~0 .lut_mask = 64'h0000000033333333;
defparam \processador|FD|ULA_bit13|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N18
cyclonev_lcell_comb \processador|FD|ULA_bit12|soma|Add1~0 (
// Equation(s):
// \processador|FD|ULA_bit12|soma|Add1~0_combout  = ( \processador|FD|ULA_bit10|Muxao|saida_MUX~0_combout  & ( \processador|FD|ULA_bit10|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[12]~15_combout  & ((!\processador|FD|soma1inv|Add0~49_sumout ) 
// # ((!\processador|FD|BancoReg|saidaA[11]~16_combout  & !\processador|FD|soma1inv|Add0~53_sumout )))) # (\processador|FD|BancoReg|saidaA[12]~15_combout  & (!\processador|FD|soma1inv|Add0~49_sumout  & (!\processador|FD|BancoReg|saidaA[11]~16_combout  & 
// !\processador|FD|soma1inv|Add0~53_sumout ))) ) ) ) # ( !\processador|FD|ULA_bit10|Muxao|saida_MUX~0_combout  & ( \processador|FD|ULA_bit10|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[12]~15_combout  & 
// ((!\processador|FD|soma1inv|Add0~49_sumout ) # ((!\processador|FD|BancoReg|saidaA[11]~16_combout  & !\processador|FD|soma1inv|Add0~53_sumout )))) # (\processador|FD|BancoReg|saidaA[12]~15_combout  & (!\processador|FD|soma1inv|Add0~49_sumout  & 
// (!\processador|FD|BancoReg|saidaA[11]~16_combout  & !\processador|FD|soma1inv|Add0~53_sumout ))) ) ) ) # ( \processador|FD|ULA_bit10|Muxao|saida_MUX~0_combout  & ( !\processador|FD|ULA_bit10|soma|Add1~0_combout  & ( 
// (!\processador|FD|BancoReg|saidaA[12]~15_combout  & ((!\processador|FD|soma1inv|Add0~49_sumout ) # ((!\processador|FD|BancoReg|saidaA[11]~16_combout  & !\processador|FD|soma1inv|Add0~53_sumout )))) # (\processador|FD|BancoReg|saidaA[12]~15_combout  & 
// (!\processador|FD|soma1inv|Add0~49_sumout  & (!\processador|FD|BancoReg|saidaA[11]~16_combout  & !\processador|FD|soma1inv|Add0~53_sumout ))) ) ) ) # ( !\processador|FD|ULA_bit10|Muxao|saida_MUX~0_combout  & ( 
// !\processador|FD|ULA_bit10|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[12]~15_combout  & ((!\processador|FD|soma1inv|Add0~49_sumout ) # ((!\processador|FD|BancoReg|saidaA[11]~16_combout ) # (!\processador|FD|soma1inv|Add0~53_sumout )))) # 
// (\processador|FD|BancoReg|saidaA[12]~15_combout  & (!\processador|FD|soma1inv|Add0~49_sumout  & ((!\processador|FD|BancoReg|saidaA[11]~16_combout ) # (!\processador|FD|soma1inv|Add0~53_sumout )))) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[12]~15_combout ),
	.datab(!\processador|FD|soma1inv|Add0~49_sumout ),
	.datac(!\processador|FD|BancoReg|saidaA[11]~16_combout ),
	.datad(!\processador|FD|soma1inv|Add0~53_sumout ),
	.datae(!\processador|FD|ULA_bit10|Muxao|saida_MUX~0_combout ),
	.dataf(!\processador|FD|ULA_bit10|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit12|soma|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit12|soma|Add1~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit12|soma|Add1~0 .lut_mask = 64'hEEE8E888E888E888;
defparam \processador|FD|ULA_bit12|soma|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N42
cyclonev_lcell_comb \processador|FD|ULA_bit13|Muxao|saida_MUX~1 (
// Equation(s):
// \processador|FD|ULA_bit13|Muxao|saida_MUX~1_combout  = ( \processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & ( \processador|FD|ULA_bit12|soma|Add1~0_combout  & ( (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & 
// (\processador|FD|BancoReg|saidaA[13]~14_combout  & \processador|FD|soma1inv|Add0~45_sumout )) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((\processador|FD|soma1inv|Add0~45_sumout ) # (\processador|FD|BancoReg|saidaA[13]~14_combout ))) ) ) ) # ( 
// !\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & ( \processador|FD|ULA_bit12|soma|Add1~0_combout  & ( (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (!\processador|FD|BancoReg|saidaA[13]~14_combout  $ (!\processador|FD|soma1inv|Add0~45_sumout ))) # 
// (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (\processador|FD|BancoReg|saidaA[13]~14_combout  & \processador|FD|soma1inv|Add0~45_sumout )) ) ) ) # ( \processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & ( !\processador|FD|ULA_bit12|soma|Add1~0_combout  & 
// ( !\processador|UC|UC_ULA|ULActrl[0]~1_combout  $ (((\processador|FD|soma1inv|Add0~45_sumout ) # (\processador|FD|BancoReg|saidaA[13]~14_combout ))) ) ) ) # ( !\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & ( 
// !\processador|FD|ULA_bit12|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[13]~14_combout  & ((!\processador|FD|soma1inv|Add0~45_sumout ))) # (\processador|FD|BancoReg|saidaA[13]~14_combout  & (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & 
// \processador|FD|soma1inv|Add0~45_sumout )) ) ) )

	.dataa(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[13]~14_combout ),
	.datac(!\processador|FD|soma1inv|Add0~45_sumout ),
	.datad(gnd),
	.datae(!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ),
	.dataf(!\processador|FD|ULA_bit12|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit13|Muxao|saida_MUX~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit13|Muxao|saida_MUX~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit13|Muxao|saida_MUX~1 .lut_mask = 64'hC2C2959529291717;
defparam \processador|FD|ULA_bit13|Muxao|saida_MUX~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N21
cyclonev_lcell_comb \processador|FD|ULA_bit13|Muxao|saida_MUX~2 (
// Equation(s):
// \processador|FD|ULA_bit13|Muxao|saida_MUX~2_combout  = ( \processador|FD|ULA_bit13|Muxao|saida_MUX~1_combout  & ( (!\processador|FD|ULA_bit22|Muxao|Equal2~0_combout ) # (\processador|FD|ULA_bit13|Muxao|saida_MUX~0_combout ) ) ) # ( 
// !\processador|FD|ULA_bit13|Muxao|saida_MUX~1_combout  & ( (\processador|FD|ULA_bit22|Muxao|Equal2~0_combout  & \processador|FD|ULA_bit13|Muxao|saida_MUX~0_combout ) ) )

	.dataa(!\processador|FD|ULA_bit22|Muxao|Equal2~0_combout ),
	.datab(gnd),
	.datac(!\processador|FD|ULA_bit13|Muxao|saida_MUX~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit13|Muxao|saida_MUX~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit13|Muxao|saida_MUX~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit13|Muxao|saida_MUX~2 .extended_lut = "off";
defparam \processador|FD|ULA_bit13|Muxao|saida_MUX~2 .lut_mask = 64'h05050505AFAFAFAF;
defparam \processador|FD|ULA_bit13|Muxao|saida_MUX~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N54
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[13]~131 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[13]~131_combout  = ( !\processador|UC|palavraControle[1]~0_combout  & ( (!\processador|FD|saidaULA_final~0_combout  & (((\processador|FD|ULA_bit13|Muxao|saida_MUX~2_combout )))) ) ) # ( 
// \processador|UC|palavraControle[1]~0_combout  & ( (!\processador|FD|saidaULA_final[0]~2_combout  & ((!\processador|FD|saidaULA_final~0_combout  & ((!\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  & (\processador|FD|memRAM|ram~47_q )) # 
// (\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  & ((\processador|FD|memRAM|ram~79_q ))))) # (\processador|FD|saidaULA_final~0_combout  & (\processador|FD|memRAM|ram~47_q )))) # (\processador|FD|saidaULA_final[0]~2_combout  & 
// ((((\processador|FD|memRAM|ram~79_q ))))) ) )

	.dataa(!\processador|FD|saidaULA_final~0_combout ),
	.datab(!\processador|FD|memRAM|ram~47_q ),
	.datac(!\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout ),
	.datad(!\processador|FD|memRAM|ram~79_q ),
	.datae(!\processador|UC|palavraControle[1]~0_combout ),
	.dataf(!\processador|FD|saidaULA_final[0]~2_combout ),
	.datag(!\processador|FD|ULA_bit13|Muxao|saida_MUX~2_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[13]~131_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[13]~131 .extended_lut = "on";
defparam \processador|FD|muxULAram|saida_MUX[13]~131 .lut_mask = 64'h0A0A313B0A0A00FF;
defparam \processador|FD|muxULAram|saida_MUX[13]~131 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y5_N29
dffeas \processador|FD|BancoReg|registrador~307 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[13]~131_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1067_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~307_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~307 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~307 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y5_N38
dffeas \processador|FD|BancoReg|registrador~51 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[13]~131_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1066_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~51 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~51 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N9
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1236 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1236_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~15_combout  & !\processador|FD|fetchInstruction|ROM|memROM~16_combout ) ) ) # ( 
// !\processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~15_combout  & (\processador|FD|BancoReg|registrador~51_q  & \processador|FD|fetchInstruction|ROM|memROM~16_combout )) # 
// (\processador|FD|fetchInstruction|ROM|memROM~15_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~16_combout ))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~51_q ),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~16_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1236_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1236 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1236 .lut_mask = 64'h0F500F500F000F00;
defparam \processador|FD|BancoReg|registrador~1236 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1108 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1108_combout  = ( \processador|FD|BancoReg|registrador~1236_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~15_combout  ) ) # ( !\processador|FD|BancoReg|registrador~1236_combout  & ( 
// (!\processador|FD|fetchInstruction|ROM|memROM~7_combout  & (\processador|FD|BancoReg|registrador~307_q  & \processador|FD|fetchInstruction|ROM|memROM~15_combout )) ) )

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datac(!\processador|FD|BancoReg|registrador~307_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1236_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1108 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1108 .lut_mask = 64'h000C000CFF00FF00;
defparam \processador|FD|BancoReg|registrador~1108 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N33
cyclonev_lcell_comb \processador|FD|mux_RTimed|saida_MUX[13]~11 (
// Equation(s):
// \processador|FD|mux_RTimed|saida_MUX[13]~11_combout  = ( \processador|FD|BancoReg|registrador~1108_combout  & ( (\processador|FD|BancoReg|Equal0~0_combout  & !\processador|UC|UC_ULA|ULActrl[1]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datad(!\processador|UC|UC_ULA|ULActrl[1]~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1108_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|mux_RTimed|saida_MUX[13]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|mux_RTimed|saida_MUX[13]~11 .extended_lut = "off";
defparam \processador|FD|mux_RTimed|saida_MUX[13]~11 .lut_mask = 64'h000000000F000F00;
defparam \processador|FD|mux_RTimed|saida_MUX[13]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N42
cyclonev_lcell_comb \processador|FD|soma1inv|Add0~41 (
// Equation(s):
// \processador|FD|soma1inv|Add0~41_sumout  = SUM(( !\processador|FD|mux_RTimed|saida_MUX[14]~10_combout  $ ((((!\processador|UC|UC_ULA|ULActrl[2]~2_combout ) # (\processador|UC|Equal1~2_combout )) # (\processador|UC|Equal1~3_combout ))) ) + ( GND ) + ( 
// \processador|FD|soma1inv|Add0~46  ))
// \processador|FD|soma1inv|Add0~42  = CARRY(( !\processador|FD|mux_RTimed|saida_MUX[14]~10_combout  $ ((((!\processador|UC|UC_ULA|ULActrl[2]~2_combout ) # (\processador|UC|Equal1~2_combout )) # (\processador|UC|Equal1~3_combout ))) ) + ( GND ) + ( 
// \processador|FD|soma1inv|Add0~46  ))

	.dataa(!\processador|UC|Equal1~3_combout ),
	.datab(!\processador|UC|UC_ULA|ULActrl[2]~2_combout ),
	.datac(!\processador|UC|Equal1~2_combout ),
	.datad(!\processador|FD|mux_RTimed|saida_MUX[14]~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|soma1inv|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|soma1inv|Add0~41_sumout ),
	.cout(\processador|FD|soma1inv|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|soma1inv|Add0~41 .extended_lut = "off";
defparam \processador|FD|soma1inv|Add0~41 .lut_mask = 64'h0000FFFF000020DF;
defparam \processador|FD|soma1inv|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N30
cyclonev_lcell_comb \processador|FD|ULA_bit13|soma|Add1~0 (
// Equation(s):
// \processador|FD|ULA_bit13|soma|Add1~0_combout  = ( \processador|FD|BancoReg|saidaA[13]~14_combout  & ( \processador|FD|ULA_bit11|soma|Add1~0_combout  & ( (!\processador|FD|soma1inv|Add0~49_sumout  & (!\processador|FD|BancoReg|saidaA[12]~15_combout  & 
// !\processador|FD|soma1inv|Add0~45_sumout )) ) ) ) # ( !\processador|FD|BancoReg|saidaA[13]~14_combout  & ( \processador|FD|ULA_bit11|soma|Add1~0_combout  & ( (!\processador|FD|soma1inv|Add0~45_sumout ) # ((!\processador|FD|soma1inv|Add0~49_sumout  & 
// !\processador|FD|BancoReg|saidaA[12]~15_combout )) ) ) ) # ( \processador|FD|BancoReg|saidaA[13]~14_combout  & ( !\processador|FD|ULA_bit11|soma|Add1~0_combout  & ( (!\processador|FD|soma1inv|Add0~45_sumout  & ((!\processador|FD|soma1inv|Add0~49_sumout  & 
// ((!\processador|FD|BancoReg|saidaA[12]~15_combout ) # (!\processador|FD|ULA_bit11|Muxao|saida_MUX~0_combout ))) # (\processador|FD|soma1inv|Add0~49_sumout  & (!\processador|FD|BancoReg|saidaA[12]~15_combout  & 
// !\processador|FD|ULA_bit11|Muxao|saida_MUX~0_combout )))) ) ) ) # ( !\processador|FD|BancoReg|saidaA[13]~14_combout  & ( !\processador|FD|ULA_bit11|soma|Add1~0_combout  & ( (!\processador|FD|soma1inv|Add0~45_sumout ) # 
// ((!\processador|FD|soma1inv|Add0~49_sumout  & ((!\processador|FD|BancoReg|saidaA[12]~15_combout ) # (!\processador|FD|ULA_bit11|Muxao|saida_MUX~0_combout ))) # (\processador|FD|soma1inv|Add0~49_sumout  & (!\processador|FD|BancoReg|saidaA[12]~15_combout  & 
// !\processador|FD|ULA_bit11|Muxao|saida_MUX~0_combout ))) ) ) )

	.dataa(!\processador|FD|soma1inv|Add0~49_sumout ),
	.datab(!\processador|FD|BancoReg|saidaA[12]~15_combout ),
	.datac(!\processador|FD|soma1inv|Add0~45_sumout ),
	.datad(!\processador|FD|ULA_bit11|Muxao|saida_MUX~0_combout ),
	.datae(!\processador|FD|BancoReg|saidaA[13]~14_combout ),
	.dataf(!\processador|FD|ULA_bit11|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit13|soma|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit13|soma|Add1~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit13|soma|Add1~0 .lut_mask = 64'hFEF8E080F8F88080;
defparam \processador|FD|ULA_bit13|soma|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N0
cyclonev_lcell_comb \processador|FD|ULA_bit14|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit14|Muxao|saida_MUX~0_combout  = ( \processador|UC|UC_ULA|ULActrl[0]~1_combout  & ( \processador|FD|ULA_bit13|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[14]~13_combout  & 
// (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & \processador|FD|soma1inv|Add0~41_sumout )) # (\processador|FD|BancoReg|saidaA[14]~13_combout  & ((\processador|FD|soma1inv|Add0~41_sumout ) # (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ))) ) ) ) 
// # ( !\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ( \processador|FD|ULA_bit13|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[14]~13_combout  & (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & \processador|FD|soma1inv|Add0~41_sumout )) # 
// (\processador|FD|BancoReg|saidaA[14]~13_combout  & (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  $ (\processador|FD|soma1inv|Add0~41_sumout ))) ) ) ) # ( \processador|UC|UC_ULA|ULActrl[0]~1_combout  & ( !\processador|FD|ULA_bit13|soma|Add1~0_combout 
//  & ( !\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  $ (((\processador|FD|soma1inv|Add0~41_sumout ) # (\processador|FD|BancoReg|saidaA[14]~13_combout ))) ) ) ) # ( !\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ( 
// !\processador|FD|ULA_bit13|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[14]~13_combout  & (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & !\processador|FD|soma1inv|Add0~41_sumout )) # (\processador|FD|BancoReg|saidaA[14]~13_combout  & 
// ((\processador|FD|soma1inv|Add0~41_sumout ))) ) ) )

	.dataa(gnd),
	.datab(!\processador|FD|BancoReg|saidaA[14]~13_combout ),
	.datac(!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ),
	.datad(!\processador|FD|soma1inv|Add0~41_sumout ),
	.datae(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.dataf(!\processador|FD|ULA_bit13|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit14|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit14|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit14|Muxao|saida_MUX~0 .lut_mask = 64'hC033C30F30C3033F;
defparam \processador|FD|ULA_bit14|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N54
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[14]~135 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[14]~135_combout  = ( !\processador|UC|palavraControle[1]~0_combout  & ( ((!\processador|FD|saidaULA_final~0_combout  & (\processador|FD|ULA_bit14|Muxao|saida_MUX~0_combout ))) ) ) # ( 
// \processador|UC|palavraControle[1]~0_combout  & ( (!\processador|FD|saidaULA_final[0]~2_combout  & ((!\processador|FD|saidaULA_final~0_combout  & ((!\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  & ((\processador|FD|memRAM|ram~48_q ))) # 
// (\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  & (\processador|FD|memRAM|ram~80_q )))) # (\processador|FD|saidaULA_final~0_combout  & (((\processador|FD|memRAM|ram~48_q )))))) # (\processador|FD|saidaULA_final[0]~2_combout  & 
// (\processador|FD|memRAM|ram~80_q )) ) )

	.dataa(!\processador|FD|memRAM|ram~80_q ),
	.datab(!\processador|FD|saidaULA_final~0_combout ),
	.datac(!\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout ),
	.datad(!\processador|FD|memRAM|ram~48_q ),
	.datae(!\processador|UC|palavraControle[1]~0_combout ),
	.dataf(!\processador|FD|saidaULA_final[0]~2_combout ),
	.datag(!\processador|FD|ULA_bit14|Muxao|saida_MUX~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[14]~135_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[14]~135 .extended_lut = "on";
defparam \processador|FD|muxULAram|saida_MUX[14]~135 .lut_mask = 64'h0C0C04F70C0C5555;
defparam \processador|FD|muxULAram|saida_MUX[14]~135 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N17
dffeas \processador|FD|BancoReg|registrador~52 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[14]~135_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1066_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~52 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~52 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N3
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1232 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1232_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~16_combout  & ( (\processador|FD|BancoReg|registrador~52_q  & (!\processador|FD|fetchInstruction|ROM|memROM~15_combout  & 
// !\processador|FD|fetchInstruction|ROM|memROM~7_combout )) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~16_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~15_combout  ) )

	.dataa(gnd),
	.datab(!\processador|FD|BancoReg|registrador~52_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1232_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1232 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1232 .lut_mask = 64'h0F0F0F0F30003000;
defparam \processador|FD|BancoReg|registrador~1232 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1104 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1104_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~15_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~7_combout  & (!\processador|FD|BancoReg|registrador~1232_combout  & 
// \processador|FD|BancoReg|registrador~308_q )) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~15_combout  & ( \processador|FD|BancoReg|registrador~1232_combout  ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|registrador~1232_combout ),
	.datad(!\processador|FD|BancoReg|registrador~308_q ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1104 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1104 .lut_mask = 64'h0F0F0F0F00A000A0;
defparam \processador|FD|BancoReg|registrador~1104 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N9
cyclonev_lcell_comb \processador|FD|mux_RTimed|saida_MUX[14]~10 (
// Equation(s):
// \processador|FD|mux_RTimed|saida_MUX[14]~10_combout  = ( \processador|FD|BancoReg|registrador~1104_combout  & ( (!\processador|UC|UC_ULA|ULActrl[1]~0_combout  & (\processador|FD|BancoReg|Equal0~0_combout )) # (\processador|UC|UC_ULA|ULActrl[1]~0_combout  
// & ((\processador|FD|fetchInstruction|ROM|memROM~7_combout ))) ) ) # ( !\processador|FD|BancoReg|registrador~1104_combout  & ( (\processador|UC|UC_ULA|ULActrl[1]~0_combout  & \processador|FD|fetchInstruction|ROM|memROM~7_combout ) ) )

	.dataa(gnd),
	.datab(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datac(!\processador|UC|UC_ULA|ULActrl[1]~0_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|mux_RTimed|saida_MUX[14]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|mux_RTimed|saida_MUX[14]~10 .extended_lut = "off";
defparam \processador|FD|mux_RTimed|saida_MUX[14]~10 .lut_mask = 64'h000F000F303F303F;
defparam \processador|FD|mux_RTimed|saida_MUX[14]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N45
cyclonev_lcell_comb \processador|FD|soma1inv|Add0~37 (
// Equation(s):
// \processador|FD|soma1inv|Add0~37_sumout  = SUM(( !\processador|FD|mux_RTimed|saida_MUX[15]~9_combout  $ ((((!\processador|UC|UC_ULA|ULActrl[2]~2_combout ) # (\processador|UC|Equal1~2_combout )) # (\processador|UC|Equal1~3_combout ))) ) + ( GND ) + ( 
// \processador|FD|soma1inv|Add0~42  ))
// \processador|FD|soma1inv|Add0~38  = CARRY(( !\processador|FD|mux_RTimed|saida_MUX[15]~9_combout  $ ((((!\processador|UC|UC_ULA|ULActrl[2]~2_combout ) # (\processador|UC|Equal1~2_combout )) # (\processador|UC|Equal1~3_combout ))) ) + ( GND ) + ( 
// \processador|FD|soma1inv|Add0~42  ))

	.dataa(!\processador|UC|Equal1~3_combout ),
	.datab(!\processador|UC|UC_ULA|ULActrl[2]~2_combout ),
	.datac(!\processador|UC|Equal1~2_combout ),
	.datad(!\processador|FD|mux_RTimed|saida_MUX[15]~9_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|soma1inv|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|soma1inv|Add0~37_sumout ),
	.cout(\processador|FD|soma1inv|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|soma1inv|Add0~37 .extended_lut = "off";
defparam \processador|FD|soma1inv|Add0~37 .lut_mask = 64'h0000FFFF000020DF;
defparam \processador|FD|soma1inv|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N27
cyclonev_lcell_comb \processador|FD|ULA_bit12|soma|Add0~0 (
// Equation(s):
// \processador|FD|ULA_bit12|soma|Add0~0_combout  = ( \processador|FD|soma1inv|Add0~49_sumout  & ( !\processador|FD|BancoReg|saidaA[12]~15_combout  ) ) # ( !\processador|FD|soma1inv|Add0~49_sumout  & ( \processador|FD|BancoReg|saidaA[12]~15_combout  ) )

	.dataa(!\processador|FD|BancoReg|saidaA[12]~15_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|soma1inv|Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit12|soma|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit12|soma|Add0~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit12|soma|Add0~0 .lut_mask = 64'h55555555AAAAAAAA;
defparam \processador|FD|ULA_bit12|soma|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N42
cyclonev_lcell_comb \processador|FD|ULA_bit12|soma|Add1~1 (
// Equation(s):
// \processador|FD|ULA_bit12|soma|Add1~1_combout  = ( \processador|FD|ULA_bit12|soma|Add0~0_combout  & ( \processador|FD|ULA_bit9|soma|Add1~0_combout  & ( (!\processador|FD|soma1inv|Add0~53_sumout  & (\processador|FD|soma1inv|Add0~57_sumout  & 
// (\processador|FD|BancoReg|saidaA[10]~17_combout  & \processador|FD|BancoReg|saidaA[11]~16_combout ))) # (\processador|FD|soma1inv|Add0~53_sumout  & (((\processador|FD|soma1inv|Add0~57_sumout  & \processador|FD|BancoReg|saidaA[10]~17_combout )) # 
// (\processador|FD|BancoReg|saidaA[11]~16_combout ))) ) ) ) # ( \processador|FD|ULA_bit12|soma|Add0~0_combout  & ( !\processador|FD|ULA_bit9|soma|Add1~0_combout  & ( (!\processador|FD|soma1inv|Add0~53_sumout  & 
// (\processador|FD|BancoReg|saidaA[11]~16_combout  & ((\processador|FD|BancoReg|saidaA[10]~17_combout ) # (\processador|FD|soma1inv|Add0~57_sumout )))) # (\processador|FD|soma1inv|Add0~53_sumout  & (((\processador|FD|BancoReg|saidaA[11]~16_combout ) # 
// (\processador|FD|BancoReg|saidaA[10]~17_combout )) # (\processador|FD|soma1inv|Add0~57_sumout ))) ) ) )

	.dataa(!\processador|FD|soma1inv|Add0~57_sumout ),
	.datab(!\processador|FD|BancoReg|saidaA[10]~17_combout ),
	.datac(!\processador|FD|soma1inv|Add0~53_sumout ),
	.datad(!\processador|FD|BancoReg|saidaA[11]~16_combout ),
	.datae(!\processador|FD|ULA_bit12|soma|Add0~0_combout ),
	.dataf(!\processador|FD|ULA_bit9|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit12|soma|Add1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit12|soma|Add1~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit12|soma|Add1~1 .lut_mask = 64'h0000077F0000011F;
defparam \processador|FD|ULA_bit12|soma|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N6
cyclonev_lcell_comb \processador|FD|ULA_bit14|soma|Add1~0 (
// Equation(s):
// \processador|FD|ULA_bit14|soma|Add1~0_combout  = ( \processador|FD|ULA_bit12|Muxao|saida_MUX~0_combout  & ( \processador|FD|ULA_bit12|soma|Add1~1_combout  & ( (!\processador|FD|BancoReg|saidaA[14]~13_combout  & ((!\processador|FD|soma1inv|Add0~41_sumout ) 
// # ((!\processador|FD|BancoReg|saidaA[13]~14_combout  & !\processador|FD|soma1inv|Add0~45_sumout )))) # (\processador|FD|BancoReg|saidaA[14]~13_combout  & (!\processador|FD|BancoReg|saidaA[13]~14_combout  & (!\processador|FD|soma1inv|Add0~45_sumout  & 
// !\processador|FD|soma1inv|Add0~41_sumout ))) ) ) ) # ( !\processador|FD|ULA_bit12|Muxao|saida_MUX~0_combout  & ( \processador|FD|ULA_bit12|soma|Add1~1_combout  & ( (!\processador|FD|BancoReg|saidaA[14]~13_combout  & 
// ((!\processador|FD|soma1inv|Add0~41_sumout ) # ((!\processador|FD|BancoReg|saidaA[13]~14_combout  & !\processador|FD|soma1inv|Add0~45_sumout )))) # (\processador|FD|BancoReg|saidaA[14]~13_combout  & (!\processador|FD|BancoReg|saidaA[13]~14_combout  & 
// (!\processador|FD|soma1inv|Add0~45_sumout  & !\processador|FD|soma1inv|Add0~41_sumout ))) ) ) ) # ( \processador|FD|ULA_bit12|Muxao|saida_MUX~0_combout  & ( !\processador|FD|ULA_bit12|soma|Add1~1_combout  & ( 
// (!\processador|FD|BancoReg|saidaA[14]~13_combout  & ((!\processador|FD|soma1inv|Add0~41_sumout ) # ((!\processador|FD|BancoReg|saidaA[13]~14_combout  & !\processador|FD|soma1inv|Add0~45_sumout )))) # (\processador|FD|BancoReg|saidaA[14]~13_combout  & 
// (!\processador|FD|BancoReg|saidaA[13]~14_combout  & (!\processador|FD|soma1inv|Add0~45_sumout  & !\processador|FD|soma1inv|Add0~41_sumout ))) ) ) ) # ( !\processador|FD|ULA_bit12|Muxao|saida_MUX~0_combout  & ( 
// !\processador|FD|ULA_bit12|soma|Add1~1_combout  & ( (!\processador|FD|BancoReg|saidaA[14]~13_combout  & ((!\processador|FD|BancoReg|saidaA[13]~14_combout ) # ((!\processador|FD|soma1inv|Add0~45_sumout ) # (!\processador|FD|soma1inv|Add0~41_sumout )))) # 
// (\processador|FD|BancoReg|saidaA[14]~13_combout  & (!\processador|FD|soma1inv|Add0~41_sumout  & ((!\processador|FD|BancoReg|saidaA[13]~14_combout ) # (!\processador|FD|soma1inv|Add0~45_sumout )))) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[14]~13_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[13]~14_combout ),
	.datac(!\processador|FD|soma1inv|Add0~45_sumout ),
	.datad(!\processador|FD|soma1inv|Add0~41_sumout ),
	.datae(!\processador|FD|ULA_bit12|Muxao|saida_MUX~0_combout ),
	.dataf(!\processador|FD|ULA_bit12|soma|Add1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit14|soma|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit14|soma|Add1~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit14|soma|Add1~0 .lut_mask = 64'hFEA8EA80EA80EA80;
defparam \processador|FD|ULA_bit14|soma|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N3
cyclonev_lcell_comb \processador|FD|ULA_bit15|Muxao|saida_MUX~1 (
// Equation(s):
// \processador|FD|ULA_bit15|Muxao|saida_MUX~1_combout  = ( \processador|FD|ULA_bit14|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[15]~12_combout  & (\processador|FD|soma1inv|Add0~37_sumout  & (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  $ 
// (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout )))) # (\processador|FD|BancoReg|saidaA[15]~12_combout  & ((!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  $ (\processador|FD|soma1inv|Add0~37_sumout 
// ))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((\processador|FD|soma1inv|Add0~37_sumout ) # (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ))))) ) ) # ( !\processador|FD|ULA_bit14|soma|Add1~0_combout  & ( 
// (!\processador|FD|BancoReg|saidaA[15]~12_combout  & ((!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & ((!\processador|FD|soma1inv|Add0~37_sumout ))) # (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & (\processador|UC|UC_ULA|ULActrl[0]~1_combout  
// & \processador|FD|soma1inv|Add0~37_sumout )))) # (\processador|FD|BancoReg|saidaA[15]~12_combout  & ((!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((\processador|FD|soma1inv|Add0~37_sumout ))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & 
// (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout )))) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[15]~12_combout ),
	.datab(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.datac(!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ),
	.datad(!\processador|FD|soma1inv|Add0~37_sumout ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit14|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit15|Muxao|saida_MUX~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit15|Muxao|saida_MUX~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit15|Muxao|saida_MUX~1 .lut_mask = 64'hA147A14741974197;
defparam \processador|FD|ULA_bit15|Muxao|saida_MUX~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N54
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[15]~139 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[15]~139_combout  = ( !\processador|UC|palavraControle[1]~0_combout  & ( (!\processador|FD|saidaULA_final~0_combout  & (((\processador|FD|ULA_bit15|Muxao|saida_MUX~1_combout )))) ) ) # ( 
// \processador|UC|palavraControle[1]~0_combout  & ( (!\processador|FD|saidaULA_final[0]~2_combout  & ((!\processador|FD|saidaULA_final~0_combout  & ((!\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  & (\processador|FD|memRAM|ram~49_q )) # 
// (\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  & ((\processador|FD|memRAM|ram~81_q ))))) # (\processador|FD|saidaULA_final~0_combout  & (\processador|FD|memRAM|ram~49_q )))) # (\processador|FD|saidaULA_final[0]~2_combout  & 
// ((((\processador|FD|memRAM|ram~81_q ))))) ) )

	.dataa(!\processador|FD|saidaULA_final~0_combout ),
	.datab(!\processador|FD|memRAM|ram~49_q ),
	.datac(!\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout ),
	.datad(!\processador|FD|memRAM|ram~81_q ),
	.datae(!\processador|UC|palavraControle[1]~0_combout ),
	.dataf(!\processador|FD|saidaULA_final[0]~2_combout ),
	.datag(!\processador|FD|ULA_bit15|Muxao|saida_MUX~1_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[15]~139_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[15]~139 .extended_lut = "on";
defparam \processador|FD|muxULAram|saida_MUX[15]~139 .lut_mask = 64'h0A0A313B0A0A00FF;
defparam \processador|FD|muxULAram|saida_MUX[15]~139 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N14
dffeas \processador|FD|BancoReg|registrador~309 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[15]~139_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1067_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~309_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~309 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~309 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y3_N11
dffeas \processador|FD|BancoReg|registrador~53 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[15]~139_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1066_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~53 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~53 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1228 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1228_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~15_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~16_combout  ) ) ) # ( 
// !\processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~15_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~16_combout  ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( 
// !\processador|FD|fetchInstruction|ROM|memROM~15_combout  & ( (\processador|FD|BancoReg|registrador~53_q  & \processador|FD|fetchInstruction|ROM|memROM~16_combout ) ) ) )

	.dataa(gnd),
	.datab(!\processador|FD|BancoReg|registrador~53_q ),
	.datac(gnd),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~16_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1228_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1228 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1228 .lut_mask = 64'h00330000FF00FF00;
defparam \processador|FD|BancoReg|registrador~1228 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N33
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1100 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1100_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~15_combout  & ( (\processador|FD|BancoReg|registrador~309_q  & (!\processador|FD|BancoReg|registrador~1228_combout  & 
// !\processador|FD|fetchInstruction|ROM|memROM~7_combout )) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~15_combout  & ( \processador|FD|BancoReg|registrador~1228_combout  ) )

	.dataa(gnd),
	.datab(!\processador|FD|BancoReg|registrador~309_q ),
	.datac(!\processador|FD|BancoReg|registrador~1228_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1100 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1100 .lut_mask = 64'h0F0F0F0F30003000;
defparam \processador|FD|BancoReg|registrador~1100 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N39
cyclonev_lcell_comb \processador|FD|mux_RTimed|saida_MUX[15]~9 (
// Equation(s):
// \processador|FD|mux_RTimed|saida_MUX[15]~9_combout  = ( \processador|FD|BancoReg|registrador~1100_combout  & ( (\processador|FD|BancoReg|Equal0~0_combout  & !\processador|UC|UC_ULA|ULActrl[1]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datad(!\processador|UC|UC_ULA|ULActrl[1]~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|mux_RTimed|saida_MUX[15]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|mux_RTimed|saida_MUX[15]~9 .extended_lut = "off";
defparam \processador|FD|mux_RTimed|saida_MUX[15]~9 .lut_mask = 64'h000000000F000F00;
defparam \processador|FD|mux_RTimed|saida_MUX[15]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N48
cyclonev_lcell_comb \processador|FD|soma1inv|Add0~33 (
// Equation(s):
// \processador|FD|soma1inv|Add0~33_sumout  = SUM(( !\processador|FD|mux_RTimed|saida_MUX[16]~8_combout  $ ((((!\processador|UC|UC_ULA|ULActrl[2]~2_combout ) # (\processador|UC|Equal1~3_combout )) # (\processador|UC|Equal1~2_combout ))) ) + ( GND ) + ( 
// \processador|FD|soma1inv|Add0~38  ))
// \processador|FD|soma1inv|Add0~34  = CARRY(( !\processador|FD|mux_RTimed|saida_MUX[16]~8_combout  $ ((((!\processador|UC|UC_ULA|ULActrl[2]~2_combout ) # (\processador|UC|Equal1~3_combout )) # (\processador|UC|Equal1~2_combout ))) ) + ( GND ) + ( 
// \processador|FD|soma1inv|Add0~38  ))

	.dataa(!\processador|UC|Equal1~2_combout ),
	.datab(!\processador|UC|Equal1~3_combout ),
	.datac(!\processador|UC|UC_ULA|ULActrl[2]~2_combout ),
	.datad(!\processador|FD|mux_RTimed|saida_MUX[16]~8_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|soma1inv|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|soma1inv|Add0~33_sumout ),
	.cout(\processador|FD|soma1inv|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|soma1inv|Add0~33 .extended_lut = "off";
defparam \processador|FD|soma1inv|Add0~33 .lut_mask = 64'h0000FFFF000008F7;
defparam \processador|FD|soma1inv|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N36
cyclonev_lcell_comb \processador|FD|ULA_bit16|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit16|Muxao|saida_MUX~0_combout  = ( \processador|FD|soma1inv|Add0~33_sumout  & ( \processador|FD|BancoReg|saidaA[16]~11_combout  ) )

	.dataa(gnd),
	.datab(!\processador|FD|BancoReg|saidaA[16]~11_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|soma1inv|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit16|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit16|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit16|Muxao|saida_MUX~0 .lut_mask = 64'h0000000033333333;
defparam \processador|FD|ULA_bit16|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N27
cyclonev_lcell_comb \processador|FD|ULA_bit16|Muxao|saida_MUX~1 (
// Equation(s):
// \processador|FD|ULA_bit16|Muxao|saida_MUX~1_combout  = ( \processador|FD|ULA_bit16|Muxao|saida_MUX~0_combout  & ( \processador|FD|ULA_bit22|Muxao|Equal2~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_bit22|Muxao|Equal2~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit16|Muxao|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit16|Muxao|saida_MUX~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit16|Muxao|saida_MUX~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit16|Muxao|saida_MUX~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \processador|FD|ULA_bit16|Muxao|saida_MUX~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N3
cyclonev_lcell_comb \processador|FD|ULA_bit15|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit15|Muxao|saida_MUX~0_combout  = ( \processador|FD|soma1inv|Add0~37_sumout  & ( \processador|FD|BancoReg|saidaA[15]~12_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|saidaA[15]~12_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|soma1inv|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit15|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit15|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit15|Muxao|saida_MUX~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \processador|FD|ULA_bit15|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N30
cyclonev_lcell_comb \processador|FD|ULA_bit15|soma|Add0~0 (
// Equation(s):
// \processador|FD|ULA_bit15|soma|Add0~0_combout  = ( \processador|FD|soma1inv|Add0~37_sumout  & ( !\processador|FD|BancoReg|saidaA[15]~12_combout  ) ) # ( !\processador|FD|soma1inv|Add0~37_sumout  & ( \processador|FD|BancoReg|saidaA[15]~12_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|BancoReg|saidaA[15]~12_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|soma1inv|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit15|soma|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit15|soma|Add0~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit15|soma|Add0~0 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \processador|FD|ULA_bit15|soma|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N12
cyclonev_lcell_comb \processador|FD|ULA_bit15|soma|Add1~0 (
// Equation(s):
// \processador|FD|ULA_bit15|soma|Add1~0_combout  = ( \processador|FD|ULA_bit15|soma|Add0~0_combout  & ( \processador|FD|ULA_bit12|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[14]~13_combout  & (\processador|FD|soma1inv|Add0~45_sumout  & 
// (\processador|FD|BancoReg|saidaA[13]~14_combout  & \processador|FD|soma1inv|Add0~41_sumout ))) # (\processador|FD|BancoReg|saidaA[14]~13_combout  & (((\processador|FD|soma1inv|Add0~45_sumout  & \processador|FD|BancoReg|saidaA[13]~14_combout )) # 
// (\processador|FD|soma1inv|Add0~41_sumout ))) ) ) ) # ( \processador|FD|ULA_bit15|soma|Add0~0_combout  & ( !\processador|FD|ULA_bit12|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[14]~13_combout  & (\processador|FD|soma1inv|Add0~41_sumout  & 
// ((\processador|FD|BancoReg|saidaA[13]~14_combout ) # (\processador|FD|soma1inv|Add0~45_sumout )))) # (\processador|FD|BancoReg|saidaA[14]~13_combout  & (((\processador|FD|soma1inv|Add0~41_sumout ) # (\processador|FD|BancoReg|saidaA[13]~14_combout )) # 
// (\processador|FD|soma1inv|Add0~45_sumout ))) ) ) )

	.dataa(!\processador|FD|soma1inv|Add0~45_sumout ),
	.datab(!\processador|FD|BancoReg|saidaA[14]~13_combout ),
	.datac(!\processador|FD|BancoReg|saidaA[13]~14_combout ),
	.datad(!\processador|FD|soma1inv|Add0~41_sumout ),
	.datae(!\processador|FD|ULA_bit15|soma|Add0~0_combout ),
	.dataf(!\processador|FD|ULA_bit12|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit15|soma|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit15|soma|Add1~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit15|soma|Add1~0 .lut_mask = 64'h0000137F00000137;
defparam \processador|FD|ULA_bit15|soma|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N51
cyclonev_lcell_comb \processador|FD|ULA_bit16|Muxao|saida_MUX~2 (
// Equation(s):
// \processador|FD|ULA_bit16|Muxao|saida_MUX~2_combout  = ( \processador|FD|ULA_bit15|Muxao|saida_MUX~0_combout  & ( \processador|FD|ULA_bit15|soma|Add1~0_combout  & ( (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & 
// (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & (!\processador|FD|soma1inv|Add0~33_sumout  $ (\processador|FD|BancoReg|saidaA[16]~11_combout )))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  $ 
// (((\processador|FD|BancoReg|saidaA[16]~11_combout ) # (\processador|FD|soma1inv|Add0~33_sumout ))))) ) ) ) # ( !\processador|FD|ULA_bit15|Muxao|saida_MUX~0_combout  & ( \processador|FD|ULA_bit15|soma|Add1~0_combout  & ( 
// (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & (!\processador|FD|soma1inv|Add0~33_sumout  $ (\processador|FD|BancoReg|saidaA[16]~11_combout )))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & 
// (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  $ (((\processador|FD|BancoReg|saidaA[16]~11_combout ) # (\processador|FD|soma1inv|Add0~33_sumout ))))) ) ) ) # ( \processador|FD|ULA_bit15|Muxao|saida_MUX~0_combout  & ( 
// !\processador|FD|ULA_bit15|soma|Add1~0_combout  & ( (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & (!\processador|FD|soma1inv|Add0~33_sumout  $ (\processador|FD|BancoReg|saidaA[16]~11_combout )))) # 
// (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  $ (((\processador|FD|BancoReg|saidaA[16]~11_combout ) # (\processador|FD|soma1inv|Add0~33_sumout ))))) ) ) ) # ( 
// !\processador|FD|ULA_bit15|Muxao|saida_MUX~0_combout  & ( !\processador|FD|ULA_bit15|soma|Add1~0_combout  & ( (!\processador|FD|soma1inv|Add0~33_sumout  & (\processador|FD|BancoReg|saidaA[16]~11_combout  & (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  $ 
// (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout )))) # (\processador|FD|soma1inv|Add0~33_sumout  & (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  $ (((\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ) # (\processador|FD|BancoReg|saidaA[16]~11_combout 
// ))))) ) ) )

	.dataa(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.datab(!\processador|FD|soma1inv|Add0~33_sumout ),
	.datac(!\processador|FD|BancoReg|saidaA[16]~11_combout ),
	.datad(!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ),
	.datae(!\processador|FD|ULA_bit15|Muxao|saida_MUX~0_combout ),
	.dataf(!\processador|FD|ULA_bit15|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit16|Muxao|saida_MUX~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit16|Muxao|saida_MUX~2 .extended_lut = "off";
defparam \processador|FD|ULA_bit16|Muxao|saida_MUX~2 .lut_mask = 64'h2915C215C215C215;
defparam \processador|FD|ULA_bit16|Muxao|saida_MUX~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N33
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[16]~73 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[16]~73_combout  = ( \processador|FD|ULA_bit16|Muxao|saida_MUX~2_combout  & ( \processador|FD|muxULAram|saida_MUX[24]~0_combout  ) ) # ( !\processador|FD|ULA_bit16|Muxao|saida_MUX~2_combout  & ( 
// (\processador|FD|muxULAram|saida_MUX[24]~0_combout  & \processador|FD|ULA_bit16|Muxao|saida_MUX~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|muxULAram|saida_MUX[24]~0_combout ),
	.datad(!\processador|FD|ULA_bit16|Muxao|saida_MUX~1_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit16|Muxao|saida_MUX~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[16]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[16]~73 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[16]~73 .lut_mask = 64'h000F000F0F0F0F0F;
defparam \processador|FD|muxULAram|saida_MUX[16]~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N27
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[16]~74 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[16]~74_combout  = ( \processador|FD|muxULAram|saida_MUX[16]~73_combout  & ( \processador|FD|saidaULA_final[0]~2_combout  ) ) # ( !\processador|FD|muxULAram|saida_MUX[16]~73_combout  & ( 
// \processador|FD|saidaULA_final[0]~2_combout  & ( (\processador|FD|memRAM|ram~82_q  & \processador|UC|palavraControle[1]~0_combout ) ) ) ) # ( \processador|FD|muxULAram|saida_MUX[16]~73_combout  & ( !\processador|FD|saidaULA_final[0]~2_combout  ) ) # ( 
// !\processador|FD|muxULAram|saida_MUX[16]~73_combout  & ( !\processador|FD|saidaULA_final[0]~2_combout  & ( (\processador|UC|palavraControle[1]~0_combout  & ((!\processador|FD|saidaULA_final[0]~1_combout  & (\processador|FD|memRAM|ram~50_q )) # 
// (\processador|FD|saidaULA_final[0]~1_combout  & ((\processador|FD|memRAM|ram~82_q ))))) ) ) )

	.dataa(!\processador|FD|memRAM|ram~50_q ),
	.datab(!\processador|FD|memRAM|ram~82_q ),
	.datac(!\processador|FD|saidaULA_final[0]~1_combout ),
	.datad(!\processador|UC|palavraControle[1]~0_combout ),
	.datae(!\processador|FD|muxULAram|saida_MUX[16]~73_combout ),
	.dataf(!\processador|FD|saidaULA_final[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[16]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[16]~74 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[16]~74 .lut_mask = 64'h0053FFFF0033FFFF;
defparam \processador|FD|muxULAram|saida_MUX[16]~74 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N26
dffeas \processador|FD|BancoReg|registrador~310 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[16]~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1067_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~310_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~310 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~310 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N12
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[16]~11 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[16]~11_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~5_combout  & (!\processador|FD|BancoReg|saidaA[23]~2_combout  & 
// \processador|FD|BancoReg|registrador~310_q )) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~5_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[23]~2_combout ),
	.datac(!\processador|FD|BancoReg|registrador~310_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[16]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[16]~11 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[16]~11 .lut_mask = 64'h0000000008080808;
defparam \processador|FD|BancoReg|saidaA[16]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N18
cyclonev_lcell_comb \processador|FD|ULA_bit16|soma|Add1~1 (
// Equation(s):
// \processador|FD|ULA_bit16|soma|Add1~1_combout  = ( \processador|FD|ULA_bit14|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[16]~11_combout  & (\processador|FD|BancoReg|saidaA[15]~12_combout  & (\processador|FD|soma1inv|Add0~37_sumout  & 
// \processador|FD|soma1inv|Add0~33_sumout ))) # (\processador|FD|BancoReg|saidaA[16]~11_combout  & (((\processador|FD|BancoReg|saidaA[15]~12_combout  & \processador|FD|soma1inv|Add0~37_sumout )) # (\processador|FD|soma1inv|Add0~33_sumout ))) ) ) # ( 
// !\processador|FD|ULA_bit14|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[16]~11_combout  & (\processador|FD|soma1inv|Add0~33_sumout  & ((\processador|FD|soma1inv|Add0~37_sumout ) # (\processador|FD|BancoReg|saidaA[15]~12_combout )))) # 
// (\processador|FD|BancoReg|saidaA[16]~11_combout  & (((\processador|FD|soma1inv|Add0~33_sumout ) # (\processador|FD|soma1inv|Add0~37_sumout )) # (\processador|FD|BancoReg|saidaA[15]~12_combout ))) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[16]~11_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[15]~12_combout ),
	.datac(!\processador|FD|soma1inv|Add0~37_sumout ),
	.datad(!\processador|FD|soma1inv|Add0~33_sumout ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit14|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit16|soma|Add1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit16|soma|Add1~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit16|soma|Add1~1 .lut_mask = 64'h157F157F01570157;
defparam \processador|FD|ULA_bit16|soma|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N51
cyclonev_lcell_comb \processador|FD|soma1inv|Add0~29 (
// Equation(s):
// \processador|FD|soma1inv|Add0~29_sumout  = SUM(( !\processador|FD|mux_RTimed|saida_MUX[17]~7_combout  $ ((((!\processador|UC|UC_ULA|ULActrl[2]~2_combout ) # (\processador|UC|Equal1~3_combout )) # (\processador|UC|Equal1~2_combout ))) ) + ( GND ) + ( 
// \processador|FD|soma1inv|Add0~34  ))
// \processador|FD|soma1inv|Add0~30  = CARRY(( !\processador|FD|mux_RTimed|saida_MUX[17]~7_combout  $ ((((!\processador|UC|UC_ULA|ULActrl[2]~2_combout ) # (\processador|UC|Equal1~3_combout )) # (\processador|UC|Equal1~2_combout ))) ) + ( GND ) + ( 
// \processador|FD|soma1inv|Add0~34  ))

	.dataa(!\processador|UC|Equal1~2_combout ),
	.datab(!\processador|UC|Equal1~3_combout ),
	.datac(!\processador|UC|UC_ULA|ULActrl[2]~2_combout ),
	.datad(!\processador|FD|mux_RTimed|saida_MUX[17]~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|soma1inv|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|soma1inv|Add0~29_sumout ),
	.cout(\processador|FD|soma1inv|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|soma1inv|Add0~29 .extended_lut = "off";
defparam \processador|FD|soma1inv|Add0~29 .lut_mask = 64'h0000FFFF000008F7;
defparam \processador|FD|soma1inv|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N36
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[17]~71 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[17]~71_combout  = ( \processador|FD|ULA_bit16|soma|Add1~1_combout  & ( \processador|FD|soma1inv|Add0~29_sumout  & ( (\processador|FD|muxULAram|saida_MUX[24]~0_combout  & ((!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & 
// (\processador|FD|BancoReg|saidaA[17]~10_combout )) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ))))) ) ) ) # ( !\processador|FD|ULA_bit16|soma|Add1~1_combout  & ( 
// \processador|FD|soma1inv|Add0~29_sumout  & ( (\processador|FD|muxULAram|saida_MUX[24]~0_combout  & ((!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (!\processador|FD|BancoReg|saidaA[17]~10_combout  $ (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ))) 
// # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ) # (\processador|FD|BancoReg|saidaA[17]~10_combout ))))) ) ) ) # ( \processador|FD|ULA_bit16|soma|Add1~1_combout  & ( 
// !\processador|FD|soma1inv|Add0~29_sumout  & ( (\processador|FD|muxULAram|saida_MUX[24]~0_combout  & ((!\processador|FD|BancoReg|saidaA[17]~10_combout  & ((!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ))) # 
// (\processador|FD|BancoReg|saidaA[17]~10_combout  & (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & \processador|FD|ULA_bit17|Muxao|Equal1~0_combout )))) ) ) ) # ( !\processador|FD|ULA_bit16|soma|Add1~1_combout  & ( !\processador|FD|soma1inv|Add0~29_sumout 
//  & ( (\processador|FD|muxULAram|saida_MUX[24]~0_combout  & (\processador|FD|BancoReg|saidaA[17]~10_combout  & (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  $ (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout )))) ) ) )

	.dataa(!\processador|FD|muxULAram|saida_MUX[24]~0_combout ),
	.datab(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.datac(!\processador|FD|BancoReg|saidaA[17]~10_combout ),
	.datad(!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ),
	.datae(!\processador|FD|ULA_bit16|soma|Add1~1_combout ),
	.dataf(!\processador|FD|soma1inv|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[17]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[17]~71 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[17]~71 .lut_mask = 64'h0401500141150415;
defparam \processador|FD|muxULAram|saida_MUX[17]~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N51
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[17]~72 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[17]~72_combout  = ( \processador|FD|muxULAram|saida_MUX[17]~71_combout  & ( \processador|FD|saidaULA_final[0]~2_combout  ) ) # ( !\processador|FD|muxULAram|saida_MUX[17]~71_combout  & ( 
// \processador|FD|saidaULA_final[0]~2_combout  & ( (\processador|FD|memRAM|ram~83_q  & \processador|UC|palavraControle[1]~0_combout ) ) ) ) # ( \processador|FD|muxULAram|saida_MUX[17]~71_combout  & ( !\processador|FD|saidaULA_final[0]~2_combout  ) ) # ( 
// !\processador|FD|muxULAram|saida_MUX[17]~71_combout  & ( !\processador|FD|saidaULA_final[0]~2_combout  & ( (\processador|UC|palavraControle[1]~0_combout  & ((!\processador|FD|saidaULA_final[0]~1_combout  & (\processador|FD|memRAM|ram~51_q )) # 
// (\processador|FD|saidaULA_final[0]~1_combout  & ((\processador|FD|memRAM|ram~83_q ))))) ) ) )

	.dataa(!\processador|FD|memRAM|ram~51_q ),
	.datab(!\processador|FD|memRAM|ram~83_q ),
	.datac(!\processador|FD|saidaULA_final[0]~1_combout ),
	.datad(!\processador|UC|palavraControle[1]~0_combout ),
	.datae(!\processador|FD|muxULAram|saida_MUX[17]~71_combout ),
	.dataf(!\processador|FD|saidaULA_final[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[17]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[17]~72 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[17]~72 .lut_mask = 64'h0053FFFF0033FFFF;
defparam \processador|FD|muxULAram|saida_MUX[17]~72 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N14
dffeas \processador|FD|BancoReg|registrador~55 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[17]~72_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1066_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~55 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~55 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N45
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1220 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1220_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~16_combout  & \processador|FD|fetchInstruction|ROM|memROM~15_combout ) ) ) # ( 
// !\processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~16_combout  & ((\processador|FD|fetchInstruction|ROM|memROM~15_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~16_combout  & 
// (\processador|FD|BancoReg|registrador~55_q  & !\processador|FD|fetchInstruction|ROM|memROM~15_combout )) ) )

	.dataa(gnd),
	.datab(!\processador|FD|BancoReg|registrador~55_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~16_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1220_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1220 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1220 .lut_mask = 64'h03F003F000F000F0;
defparam \processador|FD|BancoReg|registrador~1220 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1092 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1092_combout  = ( \processador|FD|BancoReg|registrador~311_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~15_combout  & ((\processador|FD|BancoReg|registrador~1220_combout ))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~15_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~7_combout  & !\processador|FD|BancoReg|registrador~1220_combout )) ) ) # ( !\processador|FD|BancoReg|registrador~311_q  & ( 
// (!\processador|FD|fetchInstruction|ROM|memROM~15_combout  & \processador|FD|BancoReg|registrador~1220_combout ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datad(!\processador|FD|BancoReg|registrador~1220_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~311_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1092_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1092 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1092 .lut_mask = 64'h00F000F00AF00AF0;
defparam \processador|FD|BancoReg|registrador~1092 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N18
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[17]~7 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[17]~7_combout  = ( \processador|FD|BancoReg|registrador~1092_combout  & ( \processador|FD|BancoReg|Equal0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1092_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[17]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[17]~7 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaB[17]~7 .lut_mask = 64'h0000000000FF00FF;
defparam \processador|FD|BancoReg|saidaB[17]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N42
cyclonev_lcell_comb \processador|FD|mux_RTimed|saida_MUX[17]~7 (
// Equation(s):
// \processador|FD|mux_RTimed|saida_MUX[17]~7_combout  = ( \processador|FD|BancoReg|saidaB[17]~7_combout  & ( !\processador|UC|UC_ULA|ULActrl[1]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|UC|UC_ULA|ULActrl[1]~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaB[17]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|mux_RTimed|saida_MUX[17]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|mux_RTimed|saida_MUX[17]~7 .extended_lut = "off";
defparam \processador|FD|mux_RTimed|saida_MUX[17]~7 .lut_mask = 64'h00000000FF00FF00;
defparam \processador|FD|mux_RTimed|saida_MUX[17]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N54
cyclonev_lcell_comb \processador|FD|soma1inv|Add0~25 (
// Equation(s):
// \processador|FD|soma1inv|Add0~25_sumout  = SUM(( GND ) + ( !\processador|FD|mux_RTimed|saida_MUX[18]~6_combout  $ ((((!\processador|UC|UC_ULA|ULActrl[2]~2_combout ) # (\processador|UC|Equal1~2_combout )) # (\processador|UC|Equal1~3_combout ))) ) + ( 
// \processador|FD|soma1inv|Add0~30  ))
// \processador|FD|soma1inv|Add0~26  = CARRY(( GND ) + ( !\processador|FD|mux_RTimed|saida_MUX[18]~6_combout  $ ((((!\processador|UC|UC_ULA|ULActrl[2]~2_combout ) # (\processador|UC|Equal1~2_combout )) # (\processador|UC|Equal1~3_combout ))) ) + ( 
// \processador|FD|soma1inv|Add0~30  ))

	.dataa(!\processador|UC|Equal1~3_combout ),
	.datab(!\processador|UC|UC_ULA|ULActrl[2]~2_combout ),
	.datac(!\processador|UC|Equal1~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|mux_RTimed|saida_MUX[18]~6_combout ),
	.datag(gnd),
	.cin(\processador|FD|soma1inv|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|soma1inv|Add0~25_sumout ),
	.cout(\processador|FD|soma1inv|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|soma1inv|Add0~25 .extended_lut = "off";
defparam \processador|FD|soma1inv|Add0~25 .lut_mask = 64'h0000DF2000000000;
defparam \processador|FD|soma1inv|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N0
cyclonev_lcell_comb \processador|FD|ULA_bit17|soma|Add1~0 (
// Equation(s):
// \processador|FD|ULA_bit17|soma|Add1~0_combout  = ( \processador|FD|soma1inv|Add0~29_sumout  & ( \processador|FD|ULA_bit15|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[16]~11_combout  & (!\processador|FD|BancoReg|saidaA[17]~10_combout  & 
// !\processador|FD|soma1inv|Add0~33_sumout )) ) ) ) # ( !\processador|FD|soma1inv|Add0~29_sumout  & ( \processador|FD|ULA_bit15|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[17]~10_combout ) # ((!\processador|FD|BancoReg|saidaA[16]~11_combout  
// & !\processador|FD|soma1inv|Add0~33_sumout )) ) ) ) # ( \processador|FD|soma1inv|Add0~29_sumout  & ( !\processador|FD|ULA_bit15|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[17]~10_combout  & ((!\processador|FD|BancoReg|saidaA[16]~11_combout  
// & ((!\processador|FD|soma1inv|Add0~33_sumout ) # (!\processador|FD|ULA_bit15|Muxao|saida_MUX~0_combout ))) # (\processador|FD|BancoReg|saidaA[16]~11_combout  & (!\processador|FD|soma1inv|Add0~33_sumout  & 
// !\processador|FD|ULA_bit15|Muxao|saida_MUX~0_combout )))) ) ) ) # ( !\processador|FD|soma1inv|Add0~29_sumout  & ( !\processador|FD|ULA_bit15|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[17]~10_combout ) # 
// ((!\processador|FD|BancoReg|saidaA[16]~11_combout  & ((!\processador|FD|soma1inv|Add0~33_sumout ) # (!\processador|FD|ULA_bit15|Muxao|saida_MUX~0_combout ))) # (\processador|FD|BancoReg|saidaA[16]~11_combout  & (!\processador|FD|soma1inv|Add0~33_sumout  & 
// !\processador|FD|ULA_bit15|Muxao|saida_MUX~0_combout ))) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[16]~11_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[17]~10_combout ),
	.datac(!\processador|FD|soma1inv|Add0~33_sumout ),
	.datad(!\processador|FD|ULA_bit15|Muxao|saida_MUX~0_combout ),
	.datae(!\processador|FD|soma1inv|Add0~29_sumout ),
	.dataf(!\processador|FD|ULA_bit15|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit17|soma|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit17|soma|Add1~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit17|soma|Add1~0 .lut_mask = 64'hFEECC880ECEC8080;
defparam \processador|FD|ULA_bit17|soma|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N36
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[18]~69 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[18]~69_combout  = ( \processador|FD|soma1inv|Add0~25_sumout  & ( \processador|FD|ULA_bit17|soma|Add1~0_combout  & ( (\processador|FD|muxULAram|saida_MUX[24]~0_combout  & 
// ((!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  $ (\processador|FD|BancoReg|saidaA[18]~9_combout ))) # (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & 
// ((\processador|FD|BancoReg|saidaA[18]~9_combout ) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout ))))) ) ) ) # ( !\processador|FD|soma1inv|Add0~25_sumout  & ( \processador|FD|ULA_bit17|soma|Add1~0_combout  & ( 
// (\processador|FD|muxULAram|saida_MUX[24]~0_combout  & (\processador|FD|BancoReg|saidaA[18]~9_combout  & (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  $ (\processador|UC|UC_ULA|ULActrl[0]~1_combout )))) ) ) ) # ( 
// \processador|FD|soma1inv|Add0~25_sumout  & ( !\processador|FD|ULA_bit17|soma|Add1~0_combout  & ( (\processador|FD|muxULAram|saida_MUX[24]~0_combout  & ((!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((\processador|FD|BancoReg|saidaA[18]~9_combout ))) # 
// (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout )))) ) ) ) # ( !\processador|FD|soma1inv|Add0~25_sumout  & ( !\processador|FD|ULA_bit17|soma|Add1~0_combout  & ( 
// (\processador|FD|muxULAram|saida_MUX[24]~0_combout  & ((!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & ((!\processador|FD|BancoReg|saidaA[18]~9_combout ))) # (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & 
// (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & \processador|FD|BancoReg|saidaA[18]~9_combout )))) ) ) )

	.dataa(!\processador|FD|muxULAram|saida_MUX[24]~0_combout ),
	.datab(!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ),
	.datac(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.datad(!\processador|FD|BancoReg|saidaA[18]~9_combout ),
	.datae(!\processador|FD|soma1inv|Add0~25_sumout ),
	.dataf(!\processador|FD|ULA_bit17|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[18]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[18]~69 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[18]~69 .lut_mask = 64'h4401015100414115;
defparam \processador|FD|muxULAram|saida_MUX[18]~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N45
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[18]~70 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[18]~70_combout  = ( \processador|FD|muxULAram|saida_MUX[18]~69_combout  & ( \processador|FD|saidaULA_final[0]~2_combout  ) ) # ( !\processador|FD|muxULAram|saida_MUX[18]~69_combout  & ( 
// \processador|FD|saidaULA_final[0]~2_combout  & ( (\processador|FD|memRAM|ram~84_q  & \processador|UC|palavraControle[1]~0_combout ) ) ) ) # ( \processador|FD|muxULAram|saida_MUX[18]~69_combout  & ( !\processador|FD|saidaULA_final[0]~2_combout  ) ) # ( 
// !\processador|FD|muxULAram|saida_MUX[18]~69_combout  & ( !\processador|FD|saidaULA_final[0]~2_combout  & ( (\processador|UC|palavraControle[1]~0_combout  & ((!\processador|FD|saidaULA_final[0]~1_combout  & (\processador|FD|memRAM|ram~52_q )) # 
// (\processador|FD|saidaULA_final[0]~1_combout  & ((\processador|FD|memRAM|ram~84_q ))))) ) ) )

	.dataa(!\processador|FD|memRAM|ram~52_q ),
	.datab(!\processador|FD|saidaULA_final[0]~1_combout ),
	.datac(!\processador|FD|memRAM|ram~84_q ),
	.datad(!\processador|UC|palavraControle[1]~0_combout ),
	.datae(!\processador|FD|muxULAram|saida_MUX[18]~69_combout ),
	.dataf(!\processador|FD|saidaULA_final[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[18]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[18]~70 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[18]~70 .lut_mask = 64'h0047FFFF000FFFFF;
defparam \processador|FD|muxULAram|saida_MUX[18]~70 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N16
dffeas \processador|FD|BancoReg|registrador~312DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[18]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1067_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~312DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~312DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~312DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y5_N2
dffeas \processador|FD|BancoReg|registrador~56 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[18]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1066_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~56 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~56 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N15
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1216 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1216_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~16_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~7_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~15_combout  & 
// \processador|FD|BancoReg|registrador~56_q )) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~16_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~15_combout  ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datad(!\processador|FD|BancoReg|registrador~56_q ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1216_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1216 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1216 .lut_mask = 64'h0F0F0F0F00A000A0;
defparam \processador|FD|BancoReg|registrador~1216 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1088 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1088_combout  = ( \processador|FD|BancoReg|registrador~1216_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~15_combout  ) ) # ( !\processador|FD|BancoReg|registrador~1216_combout  & ( 
// (\processador|FD|fetchInstruction|ROM|memROM~15_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~7_combout  & \processador|FD|BancoReg|registrador~312DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datad(!\processador|FD|BancoReg|registrador~312DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1216_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1088_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1088 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1088 .lut_mask = 64'h00300030CCCCCCCC;
defparam \processador|FD|BancoReg|registrador~1088 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N9
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[18]~6 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[18]~6_combout  = ( \processador|FD|BancoReg|Equal0~0_combout  & ( \processador|FD|BancoReg|registrador~1088_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|Equal0~0_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1088_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[18]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[18]~6 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaB[18]~6 .lut_mask = 64'h000000000000FFFF;
defparam \processador|FD|BancoReg|saidaB[18]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N3
cyclonev_lcell_comb \processador|FD|mux_RTimed|saida_MUX[18]~6 (
// Equation(s):
// \processador|FD|mux_RTimed|saida_MUX[18]~6_combout  = ( \processador|FD|BancoReg|saidaB[18]~6_combout  & ( !\processador|UC|UC_ULA|ULActrl[1]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|UC|UC_ULA|ULActrl[1]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaB[18]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|mux_RTimed|saida_MUX[18]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|mux_RTimed|saida_MUX[18]~6 .extended_lut = "off";
defparam \processador|FD|mux_RTimed|saida_MUX[18]~6 .lut_mask = 64'h00000000F0F0F0F0;
defparam \processador|FD|mux_RTimed|saida_MUX[18]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N57
cyclonev_lcell_comb \processador|FD|soma1inv|Add0~21 (
// Equation(s):
// \processador|FD|soma1inv|Add0~21_sumout  = SUM(( !\processador|FD|mux_RTimed|saida_MUX[19]~5_combout  $ ((((!\processador|UC|UC_ULA|ULActrl[2]~2_combout ) # (\processador|UC|Equal1~2_combout )) # (\processador|UC|Equal1~3_combout ))) ) + ( GND ) + ( 
// \processador|FD|soma1inv|Add0~26  ))
// \processador|FD|soma1inv|Add0~22  = CARRY(( !\processador|FD|mux_RTimed|saida_MUX[19]~5_combout  $ ((((!\processador|UC|UC_ULA|ULActrl[2]~2_combout ) # (\processador|UC|Equal1~2_combout )) # (\processador|UC|Equal1~3_combout ))) ) + ( GND ) + ( 
// \processador|FD|soma1inv|Add0~26  ))

	.dataa(!\processador|UC|Equal1~3_combout ),
	.datab(!\processador|UC|UC_ULA|ULActrl[2]~2_combout ),
	.datac(!\processador|UC|Equal1~2_combout ),
	.datad(!\processador|FD|mux_RTimed|saida_MUX[19]~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|soma1inv|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|soma1inv|Add0~21_sumout ),
	.cout(\processador|FD|soma1inv|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|soma1inv|Add0~21 .extended_lut = "off";
defparam \processador|FD|soma1inv|Add0~21 .lut_mask = 64'h0000FFFF000020DF;
defparam \processador|FD|soma1inv|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N57
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[19]~8 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[19]~8_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~5_combout  & ( (!\processador|FD|BancoReg|saidaA[23]~2_combout  & (\processador|FD|BancoReg|registrador~313_q  & 
// \processador|FD|fetchInstruction|ROM|memROM~7_combout )) ) )

	.dataa(gnd),
	.datab(!\processador|FD|BancoReg|saidaA[23]~2_combout ),
	.datac(!\processador|FD|BancoReg|registrador~313_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[19]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[19]~8 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[19]~8 .lut_mask = 64'h000C000C00000000;
defparam \processador|FD|BancoReg|saidaA[19]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N36
cyclonev_lcell_comb \processador|FD|ULA_bit16|soma|Add0~0 (
// Equation(s):
// \processador|FD|ULA_bit16|soma|Add0~0_combout  = ( \processador|FD|soma1inv|Add0~33_sumout  & ( !\processador|FD|BancoReg|saidaA[16]~11_combout  ) ) # ( !\processador|FD|soma1inv|Add0~33_sumout  & ( \processador|FD|BancoReg|saidaA[16]~11_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|BancoReg|saidaA[16]~11_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|soma1inv|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit16|soma|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit16|soma|Add0~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit16|soma|Add0~0 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \processador|FD|ULA_bit16|soma|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N6
cyclonev_lcell_comb \processador|FD|ULA_bit16|soma|Add1~0 (
// Equation(s):
// \processador|FD|ULA_bit16|soma|Add1~0_combout  = ( \processador|FD|ULA_bit16|soma|Add0~0_combout  & ( \processador|FD|ULA_bit13|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[15]~12_combout  & (\processador|FD|BancoReg|saidaA[14]~13_combout  & 
// (\processador|FD|soma1inv|Add0~41_sumout  & \processador|FD|soma1inv|Add0~37_sumout ))) # (\processador|FD|BancoReg|saidaA[15]~12_combout  & (((\processador|FD|BancoReg|saidaA[14]~13_combout  & \processador|FD|soma1inv|Add0~41_sumout )) # 
// (\processador|FD|soma1inv|Add0~37_sumout ))) ) ) ) # ( \processador|FD|ULA_bit16|soma|Add0~0_combout  & ( !\processador|FD|ULA_bit13|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[15]~12_combout  & (\processador|FD|soma1inv|Add0~37_sumout  & 
// ((\processador|FD|soma1inv|Add0~41_sumout ) # (\processador|FD|BancoReg|saidaA[14]~13_combout )))) # (\processador|FD|BancoReg|saidaA[15]~12_combout  & (((\processador|FD|soma1inv|Add0~37_sumout ) # (\processador|FD|soma1inv|Add0~41_sumout )) # 
// (\processador|FD|BancoReg|saidaA[14]~13_combout ))) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[14]~13_combout ),
	.datab(!\processador|FD|soma1inv|Add0~41_sumout ),
	.datac(!\processador|FD|BancoReg|saidaA[15]~12_combout ),
	.datad(!\processador|FD|soma1inv|Add0~37_sumout ),
	.datae(!\processador|FD|ULA_bit16|soma|Add0~0_combout ),
	.dataf(!\processador|FD|ULA_bit13|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit16|soma|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit16|soma|Add1~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit16|soma|Add1~0 .lut_mask = 64'h0000077F0000011F;
defparam \processador|FD|ULA_bit16|soma|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N24
cyclonev_lcell_comb \processador|FD|ULA_bit18|soma|Add1~0 (
// Equation(s):
// \processador|FD|ULA_bit18|soma|Add1~0_combout  = ( \processador|FD|ULA_bit16|Muxao|saida_MUX~0_combout  & ( \processador|FD|ULA_bit16|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[18]~9_combout  & ((!\processador|FD|soma1inv|Add0~25_sumout ) 
// # ((!\processador|FD|BancoReg|saidaA[17]~10_combout  & !\processador|FD|soma1inv|Add0~29_sumout )))) # (\processador|FD|BancoReg|saidaA[18]~9_combout  & (!\processador|FD|soma1inv|Add0~25_sumout  & (!\processador|FD|BancoReg|saidaA[17]~10_combout  & 
// !\processador|FD|soma1inv|Add0~29_sumout ))) ) ) ) # ( !\processador|FD|ULA_bit16|Muxao|saida_MUX~0_combout  & ( \processador|FD|ULA_bit16|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[18]~9_combout  & 
// ((!\processador|FD|soma1inv|Add0~25_sumout ) # ((!\processador|FD|BancoReg|saidaA[17]~10_combout  & !\processador|FD|soma1inv|Add0~29_sumout )))) # (\processador|FD|BancoReg|saidaA[18]~9_combout  & (!\processador|FD|soma1inv|Add0~25_sumout  & 
// (!\processador|FD|BancoReg|saidaA[17]~10_combout  & !\processador|FD|soma1inv|Add0~29_sumout ))) ) ) ) # ( \processador|FD|ULA_bit16|Muxao|saida_MUX~0_combout  & ( !\processador|FD|ULA_bit16|soma|Add1~0_combout  & ( 
// (!\processador|FD|BancoReg|saidaA[18]~9_combout  & ((!\processador|FD|soma1inv|Add0~25_sumout ) # ((!\processador|FD|BancoReg|saidaA[17]~10_combout  & !\processador|FD|soma1inv|Add0~29_sumout )))) # (\processador|FD|BancoReg|saidaA[18]~9_combout  & 
// (!\processador|FD|soma1inv|Add0~25_sumout  & (!\processador|FD|BancoReg|saidaA[17]~10_combout  & !\processador|FD|soma1inv|Add0~29_sumout ))) ) ) ) # ( !\processador|FD|ULA_bit16|Muxao|saida_MUX~0_combout  & ( 
// !\processador|FD|ULA_bit16|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[18]~9_combout  & ((!\processador|FD|soma1inv|Add0~25_sumout ) # ((!\processador|FD|BancoReg|saidaA[17]~10_combout ) # (!\processador|FD|soma1inv|Add0~29_sumout )))) # 
// (\processador|FD|BancoReg|saidaA[18]~9_combout  & (!\processador|FD|soma1inv|Add0~25_sumout  & ((!\processador|FD|BancoReg|saidaA[17]~10_combout ) # (!\processador|FD|soma1inv|Add0~29_sumout )))) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[18]~9_combout ),
	.datab(!\processador|FD|soma1inv|Add0~25_sumout ),
	.datac(!\processador|FD|BancoReg|saidaA[17]~10_combout ),
	.datad(!\processador|FD|soma1inv|Add0~29_sumout ),
	.datae(!\processador|FD|ULA_bit16|Muxao|saida_MUX~0_combout ),
	.dataf(!\processador|FD|ULA_bit16|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit18|soma|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit18|soma|Add1~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit18|soma|Add1~0 .lut_mask = 64'hEEE8E888E888E888;
defparam \processador|FD|ULA_bit18|soma|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N15
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[19]~67 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[19]~67_combout  = ( \processador|FD|muxULAram|saida_MUX[24]~0_combout  & ( \processador|FD|ULA_bit18|soma|Add1~0_combout  & ( (!\processador|FD|soma1inv|Add0~21_sumout  & (\processador|FD|BancoReg|saidaA[19]~8_combout  
// & (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  $ (\processador|UC|UC_ULA|ULActrl[0]~1_combout )))) # (\processador|FD|soma1inv|Add0~21_sumout  & ((!\processador|FD|BancoReg|saidaA[19]~8_combout  & (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  
// $ (\processador|UC|UC_ULA|ULActrl[0]~1_combout ))) # (\processador|FD|BancoReg|saidaA[19]~8_combout  & ((\processador|UC|UC_ULA|ULActrl[0]~1_combout ) # (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ))))) ) ) ) # ( 
// \processador|FD|muxULAram|saida_MUX[24]~0_combout  & ( !\processador|FD|ULA_bit18|soma|Add1~0_combout  & ( (!\processador|FD|soma1inv|Add0~21_sumout  & ((!\processador|FD|BancoReg|saidaA[19]~8_combout  & (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout 
// )) # (\processador|FD|BancoReg|saidaA[19]~8_combout  & (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & \processador|UC|UC_ULA|ULActrl[0]~1_combout )))) # (\processador|FD|soma1inv|Add0~21_sumout  & ((!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & 
// (\processador|FD|BancoReg|saidaA[19]~8_combout )) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ))))) ) ) )

	.dataa(!\processador|FD|soma1inv|Add0~21_sumout ),
	.datab(!\processador|FD|BancoReg|saidaA[19]~8_combout ),
	.datac(!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ),
	.datad(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.datae(!\processador|FD|muxULAram|saida_MUX[24]~0_combout ),
	.dataf(!\processador|FD|ULA_bit18|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[19]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[19]~67 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[19]~67 .lut_mask = 64'h0000918700006117;
defparam \processador|FD|muxULAram|saida_MUX[19]~67 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N33
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[19]~68 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[19]~68_combout  = ( \processador|FD|muxULAram|saida_MUX[19]~67_combout  & ( \processador|FD|saidaULA_final[0]~2_combout  ) ) # ( !\processador|FD|muxULAram|saida_MUX[19]~67_combout  & ( 
// \processador|FD|saidaULA_final[0]~2_combout  & ( (\processador|UC|palavraControle[1]~0_combout  & \processador|FD|memRAM|ram~85_q ) ) ) ) # ( \processador|FD|muxULAram|saida_MUX[19]~67_combout  & ( !\processador|FD|saidaULA_final[0]~2_combout  ) ) # ( 
// !\processador|FD|muxULAram|saida_MUX[19]~67_combout  & ( !\processador|FD|saidaULA_final[0]~2_combout  & ( (\processador|UC|palavraControle[1]~0_combout  & ((!\processador|FD|saidaULA_final[0]~1_combout  & (\processador|FD|memRAM|ram~53_q )) # 
// (\processador|FD|saidaULA_final[0]~1_combout  & ((\processador|FD|memRAM|ram~85_q ))))) ) ) )

	.dataa(!\processador|FD|memRAM|ram~53_q ),
	.datab(!\processador|FD|saidaULA_final[0]~1_combout ),
	.datac(!\processador|UC|palavraControle[1]~0_combout ),
	.datad(!\processador|FD|memRAM|ram~85_q ),
	.datae(!\processador|FD|muxULAram|saida_MUX[19]~67_combout ),
	.dataf(!\processador|FD|saidaULA_final[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[19]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[19]~68 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[19]~68 .lut_mask = 64'h0407FFFF000FFFFF;
defparam \processador|FD|muxULAram|saida_MUX[19]~68 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N46
dffeas \processador|FD|BancoReg|registrador~313 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[19]~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1067_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~313_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~313 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~313 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y8_N26
dffeas \processador|FD|BancoReg|registrador~57 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[19]~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1066_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~57 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~57 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1212 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1212_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~15_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~16_combout  ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~15_combout  & ( 
// (\processador|FD|BancoReg|registrador~57_q  & (\processador|FD|fetchInstruction|ROM|memROM~16_combout  & !\processador|FD|fetchInstruction|ROM|memROM~7_combout )) ) )

	.dataa(!\processador|FD|BancoReg|registrador~57_q ),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~16_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1212_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1212 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1212 .lut_mask = 64'h05000500F0F0F0F0;
defparam \processador|FD|BancoReg|registrador~1212 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N51
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1084 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1084_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( \processador|FD|BancoReg|registrador~1212_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~15_combout  ) ) ) # ( 
// !\processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( \processador|FD|BancoReg|registrador~1212_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~15_combout  ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( 
// !\processador|FD|BancoReg|registrador~1212_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~15_combout  & \processador|FD|BancoReg|registrador~313_q ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datad(!\processador|FD|BancoReg|registrador~313_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1212_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1084_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1084 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1084 .lut_mask = 64'h000F0000F0F0F0F0;
defparam \processador|FD|BancoReg|registrador~1084 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N36
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[19]~5 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[19]~5_combout  = ( \processador|FD|BancoReg|Equal0~0_combout  & ( \processador|FD|BancoReg|registrador~1084_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|Equal0~0_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1084_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[19]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[19]~5 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaB[19]~5 .lut_mask = 64'h000000000000FFFF;
defparam \processador|FD|BancoReg|saidaB[19]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N54
cyclonev_lcell_comb \processador|FD|mux_RTimed|saida_MUX[19]~5 (
// Equation(s):
// \processador|FD|mux_RTimed|saida_MUX[19]~5_combout  = ( !\processador|UC|UC_ULA|ULActrl[1]~0_combout  & ( \processador|FD|BancoReg|saidaB[19]~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processador|UC|UC_ULA|ULActrl[1]~0_combout ),
	.dataf(!\processador|FD|BancoReg|saidaB[19]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|mux_RTimed|saida_MUX[19]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|mux_RTimed|saida_MUX[19]~5 .extended_lut = "off";
defparam \processador|FD|mux_RTimed|saida_MUX[19]~5 .lut_mask = 64'h00000000FFFF0000;
defparam \processador|FD|mux_RTimed|saida_MUX[19]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N0
cyclonev_lcell_comb \processador|FD|soma1inv|Add0~17 (
// Equation(s):
// \processador|FD|soma1inv|Add0~17_sumout  = SUM(( !\processador|FD|mux_RTimed|saida_MUX[20]~4_combout  $ ((((!\processador|UC|UC_ULA|ULActrl[2]~2_combout ) # (\processador|UC|Equal1~2_combout )) # (\processador|UC|Equal1~3_combout ))) ) + ( GND ) + ( 
// \processador|FD|soma1inv|Add0~22  ))
// \processador|FD|soma1inv|Add0~18  = CARRY(( !\processador|FD|mux_RTimed|saida_MUX[20]~4_combout  $ ((((!\processador|UC|UC_ULA|ULActrl[2]~2_combout ) # (\processador|UC|Equal1~2_combout )) # (\processador|UC|Equal1~3_combout ))) ) + ( GND ) + ( 
// \processador|FD|soma1inv|Add0~22  ))

	.dataa(!\processador|UC|Equal1~3_combout ),
	.datab(!\processador|UC|UC_ULA|ULActrl[2]~2_combout ),
	.datac(!\processador|UC|Equal1~2_combout ),
	.datad(!\processador|FD|mux_RTimed|saida_MUX[20]~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|soma1inv|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|soma1inv|Add0~17_sumout ),
	.cout(\processador|FD|soma1inv|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|soma1inv|Add0~17 .extended_lut = "off";
defparam \processador|FD|soma1inv|Add0~17 .lut_mask = 64'h0000FFFF000020DF;
defparam \processador|FD|soma1inv|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N57
cyclonev_lcell_comb \processador|FD|ULA_bit17|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit17|Muxao|saida_MUX~0_combout  = ( \processador|FD|soma1inv|Add0~29_sumout  & ( \processador|FD|BancoReg|saidaA[17]~10_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|saidaA[17]~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|soma1inv|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit17|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit17|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit17|Muxao|saida_MUX~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \processador|FD|ULA_bit17|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N21
cyclonev_lcell_comb \processador|FD|ULA_bit17|soma|Add0~0 (
// Equation(s):
// \processador|FD|ULA_bit17|soma|Add0~0_combout  = ( \processador|FD|soma1inv|Add0~29_sumout  & ( !\processador|FD|BancoReg|saidaA[17]~10_combout  ) ) # ( !\processador|FD|soma1inv|Add0~29_sumout  & ( \processador|FD|BancoReg|saidaA[17]~10_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|saidaA[17]~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|soma1inv|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit17|soma|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit17|soma|Add0~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit17|soma|Add0~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \processador|FD|ULA_bit17|soma|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N48
cyclonev_lcell_comb \processador|FD|ULA_bit17|soma|Add1~1 (
// Equation(s):
// \processador|FD|ULA_bit17|soma|Add1~1_combout  = ( \processador|FD|ULA_bit17|soma|Add0~0_combout  & ( \processador|FD|ULA_bit14|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[16]~11_combout  & (\processador|FD|soma1inv|Add0~37_sumout  & 
// (\processador|FD|BancoReg|saidaA[15]~12_combout  & \processador|FD|soma1inv|Add0~33_sumout ))) # (\processador|FD|BancoReg|saidaA[16]~11_combout  & (((\processador|FD|soma1inv|Add0~37_sumout  & \processador|FD|BancoReg|saidaA[15]~12_combout )) # 
// (\processador|FD|soma1inv|Add0~33_sumout ))) ) ) ) # ( \processador|FD|ULA_bit17|soma|Add0~0_combout  & ( !\processador|FD|ULA_bit14|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[16]~11_combout  & (\processador|FD|soma1inv|Add0~33_sumout  & 
// ((\processador|FD|BancoReg|saidaA[15]~12_combout ) # (\processador|FD|soma1inv|Add0~37_sumout )))) # (\processador|FD|BancoReg|saidaA[16]~11_combout  & (((\processador|FD|soma1inv|Add0~33_sumout ) # (\processador|FD|BancoReg|saidaA[15]~12_combout )) # 
// (\processador|FD|soma1inv|Add0~37_sumout ))) ) ) )

	.dataa(!\processador|FD|soma1inv|Add0~37_sumout ),
	.datab(!\processador|FD|BancoReg|saidaA[15]~12_combout ),
	.datac(!\processador|FD|BancoReg|saidaA[16]~11_combout ),
	.datad(!\processador|FD|soma1inv|Add0~33_sumout ),
	.datae(!\processador|FD|ULA_bit17|soma|Add0~0_combout ),
	.dataf(!\processador|FD|ULA_bit14|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit17|soma|Add1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit17|soma|Add1~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit17|soma|Add1~1 .lut_mask = 64'h0000077F0000011F;
defparam \processador|FD|ULA_bit17|soma|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N30
cyclonev_lcell_comb \processador|FD|ULA_bit19|soma|Add1~0 (
// Equation(s):
// \processador|FD|ULA_bit19|soma|Add1~0_combout  = ( \processador|FD|ULA_bit17|Muxao|saida_MUX~0_combout  & ( \processador|FD|ULA_bit17|soma|Add1~1_combout  & ( (!\processador|FD|BancoReg|saidaA[19]~8_combout  & ((!\processador|FD|soma1inv|Add0~21_sumout ) 
// # ((!\processador|FD|BancoReg|saidaA[18]~9_combout  & !\processador|FD|soma1inv|Add0~25_sumout )))) # (\processador|FD|BancoReg|saidaA[19]~8_combout  & (!\processador|FD|soma1inv|Add0~21_sumout  & (!\processador|FD|BancoReg|saidaA[18]~9_combout  & 
// !\processador|FD|soma1inv|Add0~25_sumout ))) ) ) ) # ( !\processador|FD|ULA_bit17|Muxao|saida_MUX~0_combout  & ( \processador|FD|ULA_bit17|soma|Add1~1_combout  & ( (!\processador|FD|BancoReg|saidaA[19]~8_combout  & 
// ((!\processador|FD|soma1inv|Add0~21_sumout ) # ((!\processador|FD|BancoReg|saidaA[18]~9_combout  & !\processador|FD|soma1inv|Add0~25_sumout )))) # (\processador|FD|BancoReg|saidaA[19]~8_combout  & (!\processador|FD|soma1inv|Add0~21_sumout  & 
// (!\processador|FD|BancoReg|saidaA[18]~9_combout  & !\processador|FD|soma1inv|Add0~25_sumout ))) ) ) ) # ( \processador|FD|ULA_bit17|Muxao|saida_MUX~0_combout  & ( !\processador|FD|ULA_bit17|soma|Add1~1_combout  & ( 
// (!\processador|FD|BancoReg|saidaA[19]~8_combout  & ((!\processador|FD|soma1inv|Add0~21_sumout ) # ((!\processador|FD|BancoReg|saidaA[18]~9_combout  & !\processador|FD|soma1inv|Add0~25_sumout )))) # (\processador|FD|BancoReg|saidaA[19]~8_combout  & 
// (!\processador|FD|soma1inv|Add0~21_sumout  & (!\processador|FD|BancoReg|saidaA[18]~9_combout  & !\processador|FD|soma1inv|Add0~25_sumout ))) ) ) ) # ( !\processador|FD|ULA_bit17|Muxao|saida_MUX~0_combout  & ( !\processador|FD|ULA_bit17|soma|Add1~1_combout 
//  & ( (!\processador|FD|BancoReg|saidaA[19]~8_combout  & ((!\processador|FD|soma1inv|Add0~21_sumout ) # ((!\processador|FD|BancoReg|saidaA[18]~9_combout ) # (!\processador|FD|soma1inv|Add0~25_sumout )))) # (\processador|FD|BancoReg|saidaA[19]~8_combout  & 
// (!\processador|FD|soma1inv|Add0~21_sumout  & ((!\processador|FD|BancoReg|saidaA[18]~9_combout ) # (!\processador|FD|soma1inv|Add0~25_sumout )))) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[19]~8_combout ),
	.datab(!\processador|FD|soma1inv|Add0~21_sumout ),
	.datac(!\processador|FD|BancoReg|saidaA[18]~9_combout ),
	.datad(!\processador|FD|soma1inv|Add0~25_sumout ),
	.datae(!\processador|FD|ULA_bit17|Muxao|saida_MUX~0_combout ),
	.dataf(!\processador|FD|ULA_bit17|soma|Add1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit19|soma|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit19|soma|Add1~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit19|soma|Add1~0 .lut_mask = 64'hEEE8E888E888E888;
defparam \processador|FD|ULA_bit19|soma|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N6
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[20]~65 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[20]~65_combout  = ( \processador|FD|muxULAram|saida_MUX[24]~0_combout  & ( \processador|FD|ULA_bit19|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[20]~7_combout  & (\processador|FD|soma1inv|Add0~17_sumout  
// & (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  $ (\processador|UC|UC_ULA|ULActrl[0]~1_combout )))) # (\processador|FD|BancoReg|saidaA[20]~7_combout  & ((!\processador|FD|soma1inv|Add0~17_sumout  & (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  
// $ (\processador|UC|UC_ULA|ULActrl[0]~1_combout ))) # (\processador|FD|soma1inv|Add0~17_sumout  & ((\processador|UC|UC_ULA|ULActrl[0]~1_combout ) # (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ))))) ) ) ) # ( 
// \processador|FD|muxULAram|saida_MUX[24]~0_combout  & ( !\processador|FD|ULA_bit19|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[20]~7_combout  & ((!\processador|FD|soma1inv|Add0~17_sumout  & (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout 
// )) # (\processador|FD|soma1inv|Add0~17_sumout  & (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & \processador|UC|UC_ULA|ULActrl[0]~1_combout )))) # (\processador|FD|BancoReg|saidaA[20]~7_combout  & ((!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & 
// (\processador|FD|soma1inv|Add0~17_sumout )) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ))))) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[20]~7_combout ),
	.datab(!\processador|FD|soma1inv|Add0~17_sumout ),
	.datac(!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ),
	.datad(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.datae(!\processador|FD|muxULAram|saida_MUX[24]~0_combout ),
	.dataf(!\processador|FD|ULA_bit19|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[20]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[20]~65 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[20]~65 .lut_mask = 64'h0000918700006117;
defparam \processador|FD|muxULAram|saida_MUX[20]~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N38
dffeas \processador|FD|memRAM|ram~54 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[20]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~54 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~54 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N57
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[20]~66 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[20]~66_combout  = ( \processador|FD|memRAM|ram~54_q  & ( \processador|FD|saidaULA_final[0]~2_combout  & ( ((\processador|FD|memRAM|ram~86_q  & \processador|UC|palavraControle[1]~0_combout )) # 
// (\processador|FD|muxULAram|saida_MUX[20]~65_combout ) ) ) ) # ( !\processador|FD|memRAM|ram~54_q  & ( \processador|FD|saidaULA_final[0]~2_combout  & ( ((\processador|FD|memRAM|ram~86_q  & \processador|UC|palavraControle[1]~0_combout )) # 
// (\processador|FD|muxULAram|saida_MUX[20]~65_combout ) ) ) ) # ( \processador|FD|memRAM|ram~54_q  & ( !\processador|FD|saidaULA_final[0]~2_combout  & ( ((\processador|UC|palavraControle[1]~0_combout  & ((!\processador|FD|saidaULA_final[0]~1_combout ) # 
// (\processador|FD|memRAM|ram~86_q )))) # (\processador|FD|muxULAram|saida_MUX[20]~65_combout ) ) ) ) # ( !\processador|FD|memRAM|ram~54_q  & ( !\processador|FD|saidaULA_final[0]~2_combout  & ( ((\processador|FD|saidaULA_final[0]~1_combout  & 
// (\processador|FD|memRAM|ram~86_q  & \processador|UC|palavraControle[1]~0_combout ))) # (\processador|FD|muxULAram|saida_MUX[20]~65_combout ) ) ) )

	.dataa(!\processador|FD|saidaULA_final[0]~1_combout ),
	.datab(!\processador|FD|memRAM|ram~86_q ),
	.datac(!\processador|UC|palavraControle[1]~0_combout ),
	.datad(!\processador|FD|muxULAram|saida_MUX[20]~65_combout ),
	.datae(!\processador|FD|memRAM|ram~54_q ),
	.dataf(!\processador|FD|saidaULA_final[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[20]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[20]~66 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[20]~66 .lut_mask = 64'h01FF0BFF03FF03FF;
defparam \processador|FD|muxULAram|saida_MUX[20]~66 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N56
dffeas \processador|FD|BancoReg|registrador~314 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[20]~66_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1067_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~314_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~314 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~314 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y5_N35
dffeas \processador|FD|BancoReg|registrador~58 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[20]~66_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1066_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~58 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~58 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1208 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1208_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~15_combout  & !\processador|FD|fetchInstruction|ROM|memROM~16_combout ) ) ) # ( 
// !\processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~15_combout  & (\processador|FD|BancoReg|registrador~58_q  & \processador|FD|fetchInstruction|ROM|memROM~16_combout )) # 
// (\processador|FD|fetchInstruction|ROM|memROM~15_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~16_combout ))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~58_q ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datac(gnd),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~16_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1208_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1208 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1208 .lut_mask = 64'h3344334433003300;
defparam \processador|FD|BancoReg|registrador~1208 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1080 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1080_combout  = ( \processador|FD|BancoReg|registrador~1208_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~15_combout  ) ) # ( !\processador|FD|BancoReg|registrador~1208_combout  & ( 
// (\processador|FD|fetchInstruction|ROM|memROM~15_combout  & (\processador|FD|BancoReg|registrador~314_q  & !\processador|FD|fetchInstruction|ROM|memROM~7_combout )) ) )

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datac(!\processador|FD|BancoReg|registrador~314_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1208_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1080_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1080 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1080 .lut_mask = 64'h03000300CCCCCCCC;
defparam \processador|FD|BancoReg|registrador~1080 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N57
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[20]~4 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[20]~4_combout  = ( \processador|FD|BancoReg|registrador~1080_combout  & ( \processador|FD|BancoReg|Equal0~0_combout  ) )

	.dataa(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1080_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[20]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[20]~4 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaB[20]~4 .lut_mask = 64'h0000000055555555;
defparam \processador|FD|BancoReg|saidaB[20]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N54
cyclonev_lcell_comb \processador|FD|mux_RTimed|saida_MUX[20]~4 (
// Equation(s):
// \processador|FD|mux_RTimed|saida_MUX[20]~4_combout  = (!\processador|UC|UC_ULA|ULActrl[1]~0_combout  & \processador|FD|BancoReg|saidaB[20]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|UC|UC_ULA|ULActrl[1]~0_combout ),
	.datad(!\processador|FD|BancoReg|saidaB[20]~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|mux_RTimed|saida_MUX[20]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|mux_RTimed|saida_MUX[20]~4 .extended_lut = "off";
defparam \processador|FD|mux_RTimed|saida_MUX[20]~4 .lut_mask = 64'h00F000F000F000F0;
defparam \processador|FD|mux_RTimed|saida_MUX[20]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N3
cyclonev_lcell_comb \processador|FD|soma1inv|Add0~13 (
// Equation(s):
// \processador|FD|soma1inv|Add0~13_sumout  = SUM(( !\processador|FD|mux_RTimed|saida_MUX[21]~3_combout  $ ((((!\processador|UC|UC_ULA|ULActrl[2]~2_combout ) # (\processador|UC|Equal1~2_combout )) # (\processador|UC|Equal1~3_combout ))) ) + ( GND ) + ( 
// \processador|FD|soma1inv|Add0~18  ))
// \processador|FD|soma1inv|Add0~14  = CARRY(( !\processador|FD|mux_RTimed|saida_MUX[21]~3_combout  $ ((((!\processador|UC|UC_ULA|ULActrl[2]~2_combout ) # (\processador|UC|Equal1~2_combout )) # (\processador|UC|Equal1~3_combout ))) ) + ( GND ) + ( 
// \processador|FD|soma1inv|Add0~18  ))

	.dataa(!\processador|UC|Equal1~3_combout ),
	.datab(!\processador|UC|UC_ULA|ULActrl[2]~2_combout ),
	.datac(!\processador|UC|Equal1~2_combout ),
	.datad(!\processador|FD|mux_RTimed|saida_MUX[21]~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|soma1inv|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|soma1inv|Add0~13_sumout ),
	.cout(\processador|FD|soma1inv|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|soma1inv|Add0~13 .extended_lut = "off";
defparam \processador|FD|soma1inv|Add0~13 .lut_mask = 64'h0000FFFF000020DF;
defparam \processador|FD|soma1inv|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N15
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[21]~6 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[21]~6_combout  = ( \processador|FD|BancoReg|registrador~315_q  & ( (!\processador|FD|BancoReg|saidaA[23]~2_combout  & (\processador|FD|fetchInstruction|ROM|memROM~7_combout  & 
// !\processador|FD|fetchInstruction|ROM|memROM~5_combout )) ) )

	.dataa(gnd),
	.datab(!\processador|FD|BancoReg|saidaA[23]~2_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~5_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~315_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[21]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[21]~6 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[21]~6 .lut_mask = 64'h000000000C000C00;
defparam \processador|FD|BancoReg|saidaA[21]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N0
cyclonev_lcell_comb \processador|FD|ULA_bit20|soma|Add1~1 (
// Equation(s):
// \processador|FD|ULA_bit20|soma|Add1~1_combout  = ( \processador|FD|ULA_bit18|soma|Add1~0_combout  & ( (!\processador|FD|soma1inv|Add0~17_sumout  & (\processador|FD|BancoReg|saidaA[19]~8_combout  & (\processador|FD|soma1inv|Add0~21_sumout  & 
// \processador|FD|BancoReg|saidaA[20]~7_combout ))) # (\processador|FD|soma1inv|Add0~17_sumout  & (((\processador|FD|BancoReg|saidaA[19]~8_combout  & \processador|FD|soma1inv|Add0~21_sumout )) # (\processador|FD|BancoReg|saidaA[20]~7_combout ))) ) ) # ( 
// !\processador|FD|ULA_bit18|soma|Add1~0_combout  & ( (!\processador|FD|soma1inv|Add0~17_sumout  & (\processador|FD|BancoReg|saidaA[20]~7_combout  & ((\processador|FD|soma1inv|Add0~21_sumout ) # (\processador|FD|BancoReg|saidaA[19]~8_combout )))) # 
// (\processador|FD|soma1inv|Add0~17_sumout  & (((\processador|FD|BancoReg|saidaA[20]~7_combout ) # (\processador|FD|soma1inv|Add0~21_sumout )) # (\processador|FD|BancoReg|saidaA[19]~8_combout ))) ) )

	.dataa(!\processador|FD|soma1inv|Add0~17_sumout ),
	.datab(!\processador|FD|BancoReg|saidaA[19]~8_combout ),
	.datac(!\processador|FD|soma1inv|Add0~21_sumout ),
	.datad(!\processador|FD|BancoReg|saidaA[20]~7_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit18|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit20|soma|Add1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit20|soma|Add1~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit20|soma|Add1~1 .lut_mask = 64'h157F157F01570157;
defparam \processador|FD|ULA_bit20|soma|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N3
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[21]~63 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[21]~63_combout  = ( \processador|UC|UC_ULA|ULActrl[0]~1_combout  & ( \processador|FD|ULA_bit20|soma|Add1~1_combout  & ( (\processador|FD|muxULAram|saida_MUX[24]~0_combout  & 
// (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  $ (((\processador|FD|BancoReg|saidaA[21]~6_combout ) # (\processador|FD|soma1inv|Add0~13_sumout ))))) ) ) ) # ( !\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ( 
// \processador|FD|ULA_bit20|soma|Add1~1_combout  & ( (\processador|FD|muxULAram|saida_MUX[24]~0_combout  & ((!\processador|FD|soma1inv|Add0~13_sumout  & (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & !\processador|FD|BancoReg|saidaA[21]~6_combout )) 
// # (\processador|FD|soma1inv|Add0~13_sumout  & ((\processador|FD|BancoReg|saidaA[21]~6_combout ))))) ) ) ) # ( \processador|UC|UC_ULA|ULActrl[0]~1_combout  & ( !\processador|FD|ULA_bit20|soma|Add1~1_combout  & ( 
// (\processador|FD|muxULAram|saida_MUX[24]~0_combout  & ((!\processador|FD|soma1inv|Add0~13_sumout  & (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & \processador|FD|BancoReg|saidaA[21]~6_combout )) # (\processador|FD|soma1inv|Add0~13_sumout  & 
// ((\processador|FD|BancoReg|saidaA[21]~6_combout ) # (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ))))) ) ) ) # ( !\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ( !\processador|FD|ULA_bit20|soma|Add1~1_combout  & ( 
// (\processador|FD|muxULAram|saida_MUX[24]~0_combout  & ((!\processador|FD|soma1inv|Add0~13_sumout  & (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & \processador|FD|BancoReg|saidaA[21]~6_combout )) # (\processador|FD|soma1inv|Add0~13_sumout  & 
// (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  $ (\processador|FD|BancoReg|saidaA[21]~6_combout ))))) ) ) )

	.dataa(!\processador|FD|muxULAram|saida_MUX[24]~0_combout ),
	.datab(!\processador|FD|soma1inv|Add0~13_sumout ),
	.datac(!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ),
	.datad(!\processador|FD|BancoReg|saidaA[21]~6_combout ),
	.datae(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.dataf(!\processador|FD|ULA_bit20|soma|Add1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[21]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[21]~63 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[21]~63 .lut_mask = 64'h1041011540114105;
defparam \processador|FD|muxULAram|saida_MUX[21]~63 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N48
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[21]~64 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[21]~64_combout  = ( \processador|FD|muxULAram|saida_MUX[21]~63_combout  & ( \processador|FD|saidaULA_final[0]~2_combout  ) ) # ( !\processador|FD|muxULAram|saida_MUX[21]~63_combout  & ( 
// \processador|FD|saidaULA_final[0]~2_combout  & ( (\processador|FD|memRAM|ram~87_q  & \processador|UC|palavraControle[1]~0_combout ) ) ) ) # ( \processador|FD|muxULAram|saida_MUX[21]~63_combout  & ( !\processador|FD|saidaULA_final[0]~2_combout  ) ) # ( 
// !\processador|FD|muxULAram|saida_MUX[21]~63_combout  & ( !\processador|FD|saidaULA_final[0]~2_combout  & ( (\processador|UC|palavraControle[1]~0_combout  & ((!\processador|FD|saidaULA_final[0]~1_combout  & (\processador|FD|memRAM|ram~55_q )) # 
// (\processador|FD|saidaULA_final[0]~1_combout  & ((\processador|FD|memRAM|ram~87_q ))))) ) ) )

	.dataa(!\processador|FD|memRAM|ram~55_q ),
	.datab(!\processador|FD|memRAM|ram~87_q ),
	.datac(!\processador|FD|saidaULA_final[0]~1_combout ),
	.datad(!\processador|UC|palavraControle[1]~0_combout ),
	.datae(!\processador|FD|muxULAram|saida_MUX[21]~63_combout ),
	.dataf(!\processador|FD|saidaULA_final[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[21]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[21]~64 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[21]~64 .lut_mask = 64'h0053FFFF0033FFFF;
defparam \processador|FD|muxULAram|saida_MUX[21]~64 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N26
dffeas \processador|FD|BancoReg|registrador~315 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[21]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1067_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~315_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~315 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~315 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y3_N44
dffeas \processador|FD|BancoReg|registrador~59 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[21]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1066_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~59 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~59 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N45
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1204 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1204_combout  = (!\processador|FD|fetchInstruction|ROM|memROM~15_combout  & (\processador|FD|BancoReg|registrador~59_q  & (\processador|FD|fetchInstruction|ROM|memROM~16_combout  & 
// !\processador|FD|fetchInstruction|ROM|memROM~7_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~15_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~16_combout ))))

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datab(!\processador|FD|BancoReg|registrador~59_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~16_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1204_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1204 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1204 .lut_mask = 64'h5250525052505250;
defparam \processador|FD|BancoReg|registrador~1204 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N33
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1076 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1076_combout  = ( \processador|FD|BancoReg|registrador~1204_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~15_combout  ) ) # ( !\processador|FD|BancoReg|registrador~1204_combout  & ( 
// (\processador|FD|BancoReg|registrador~315_q  & (\processador|FD|fetchInstruction|ROM|memROM~15_combout  & !\processador|FD|fetchInstruction|ROM|memROM~7_combout )) ) )

	.dataa(!\processador|FD|BancoReg|registrador~315_q ),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1204_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1076_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1076 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1076 .lut_mask = 64'h05000500F0F0F0F0;
defparam \processador|FD|BancoReg|registrador~1076 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N12
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[21]~3 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[21]~3_combout  = ( \processador|FD|BancoReg|registrador~1076_combout  & ( \processador|FD|BancoReg|Equal0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1076_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[21]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[21]~3 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaB[21]~3 .lut_mask = 64'h000000000F0F0F0F;
defparam \processador|FD|BancoReg|saidaB[21]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N51
cyclonev_lcell_comb \processador|FD|mux_RTimed|saida_MUX[21]~3 (
// Equation(s):
// \processador|FD|mux_RTimed|saida_MUX[21]~3_combout  = ( \processador|FD|BancoReg|saidaB[21]~3_combout  & ( !\processador|UC|UC_ULA|ULActrl[1]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|UC|UC_ULA|ULActrl[1]~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaB[21]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|mux_RTimed|saida_MUX[21]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|mux_RTimed|saida_MUX[21]~3 .extended_lut = "off";
defparam \processador|FD|mux_RTimed|saida_MUX[21]~3 .lut_mask = 64'h00000000FF00FF00;
defparam \processador|FD|mux_RTimed|saida_MUX[21]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N6
cyclonev_lcell_comb \processador|FD|soma1inv|Add0~9 (
// Equation(s):
// \processador|FD|soma1inv|Add0~9_sumout  = SUM(( !\processador|FD|mux_RTimed|saida_MUX[22]~2_combout  $ ((((!\processador|UC|UC_ULA|ULActrl[2]~2_combout ) # (\processador|UC|Equal1~2_combout )) # (\processador|UC|Equal1~3_combout ))) ) + ( GND ) + ( 
// \processador|FD|soma1inv|Add0~14  ))
// \processador|FD|soma1inv|Add0~10  = CARRY(( !\processador|FD|mux_RTimed|saida_MUX[22]~2_combout  $ ((((!\processador|UC|UC_ULA|ULActrl[2]~2_combout ) # (\processador|UC|Equal1~2_combout )) # (\processador|UC|Equal1~3_combout ))) ) + ( GND ) + ( 
// \processador|FD|soma1inv|Add0~14  ))

	.dataa(!\processador|UC|Equal1~3_combout ),
	.datab(!\processador|UC|UC_ULA|ULActrl[2]~2_combout ),
	.datac(!\processador|UC|Equal1~2_combout ),
	.datad(!\processador|FD|mux_RTimed|saida_MUX[22]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|soma1inv|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|soma1inv|Add0~9_sumout ),
	.cout(\processador|FD|soma1inv|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|soma1inv|Add0~9 .extended_lut = "off";
defparam \processador|FD|soma1inv|Add0~9 .lut_mask = 64'h0000FFFF000020DF;
defparam \processador|FD|soma1inv|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N42
cyclonev_lcell_comb \processador|FD|ULA_bit21|soma|Add1~1 (
// Equation(s):
// \processador|FD|ULA_bit21|soma|Add1~1_combout  = ( \processador|FD|ULA_bit19|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[21]~6_combout  & (\processador|FD|BancoReg|saidaA[20]~7_combout  & (\processador|FD|soma1inv|Add0~17_sumout  & 
// \processador|FD|soma1inv|Add0~13_sumout ))) # (\processador|FD|BancoReg|saidaA[21]~6_combout  & (((\processador|FD|BancoReg|saidaA[20]~7_combout  & \processador|FD|soma1inv|Add0~17_sumout )) # (\processador|FD|soma1inv|Add0~13_sumout ))) ) ) # ( 
// !\processador|FD|ULA_bit19|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[21]~6_combout  & (\processador|FD|soma1inv|Add0~13_sumout  & ((\processador|FD|soma1inv|Add0~17_sumout ) # (\processador|FD|BancoReg|saidaA[20]~7_combout )))) # 
// (\processador|FD|BancoReg|saidaA[21]~6_combout  & (((\processador|FD|soma1inv|Add0~13_sumout ) # (\processador|FD|soma1inv|Add0~17_sumout )) # (\processador|FD|BancoReg|saidaA[20]~7_combout ))) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[20]~7_combout ),
	.datab(!\processador|FD|soma1inv|Add0~17_sumout ),
	.datac(!\processador|FD|BancoReg|saidaA[21]~6_combout ),
	.datad(!\processador|FD|soma1inv|Add0~13_sumout ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit19|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit21|soma|Add1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit21|soma|Add1~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit21|soma|Add1~1 .lut_mask = 64'h077F077F011F011F;
defparam \processador|FD|ULA_bit21|soma|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N54
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[22]~61 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[22]~61_combout  = ( \processador|FD|muxULAram|saida_MUX[24]~0_combout  & ( \processador|FD|ULA_bit21|soma|Add1~1_combout  & ( (!\processador|FD|BancoReg|saidaA[22]~5_combout  & ((!\processador|FD|soma1inv|Add0~9_sumout  
// & (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout )) # (\processador|FD|soma1inv|Add0~9_sumout  & (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & \processador|UC|UC_ULA|ULActrl[0]~1_combout )))) # (\processador|FD|BancoReg|saidaA[22]~5_combout  & 
// ((!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (\processador|FD|soma1inv|Add0~9_sumout )) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ))))) ) ) ) # ( 
// \processador|FD|muxULAram|saida_MUX[24]~0_combout  & ( !\processador|FD|ULA_bit21|soma|Add1~1_combout  & ( (!\processador|FD|BancoReg|saidaA[22]~5_combout  & (\processador|FD|soma1inv|Add0~9_sumout  & (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  $ 
// (\processador|UC|UC_ULA|ULActrl[0]~1_combout )))) # (\processador|FD|BancoReg|saidaA[22]~5_combout  & ((!\processador|FD|soma1inv|Add0~9_sumout  & (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  $ (\processador|UC|UC_ULA|ULActrl[0]~1_combout ))) # 
// (\processador|FD|soma1inv|Add0~9_sumout  & ((\processador|UC|UC_ULA|ULActrl[0]~1_combout ) # (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ))))) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[22]~5_combout ),
	.datab(!\processador|FD|soma1inv|Add0~9_sumout ),
	.datac(!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ),
	.datad(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.datae(!\processador|FD|muxULAram|saida_MUX[24]~0_combout ),
	.dataf(!\processador|FD|ULA_bit21|soma|Add1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[22]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[22]~61 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[22]~61 .lut_mask = 64'h0000611700009187;
defparam \processador|FD|muxULAram|saida_MUX[22]~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N15
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[22]~62 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[22]~62_combout  = ( \processador|FD|muxULAram|saida_MUX[22]~61_combout  & ( \processador|FD|saidaULA_final[0]~2_combout  ) ) # ( !\processador|FD|muxULAram|saida_MUX[22]~61_combout  & ( 
// \processador|FD|saidaULA_final[0]~2_combout  & ( (\processador|FD|memRAM|ram~88_q  & \processador|UC|palavraControle[1]~0_combout ) ) ) ) # ( \processador|FD|muxULAram|saida_MUX[22]~61_combout  & ( !\processador|FD|saidaULA_final[0]~2_combout  ) ) # ( 
// !\processador|FD|muxULAram|saida_MUX[22]~61_combout  & ( !\processador|FD|saidaULA_final[0]~2_combout  & ( (\processador|UC|palavraControle[1]~0_combout  & ((!\processador|FD|saidaULA_final[0]~1_combout  & (\processador|FD|memRAM|ram~56_q )) # 
// (\processador|FD|saidaULA_final[0]~1_combout  & ((\processador|FD|memRAM|ram~88_q ))))) ) ) )

	.dataa(!\processador|FD|memRAM|ram~56_q ),
	.datab(!\processador|FD|memRAM|ram~88_q ),
	.datac(!\processador|UC|palavraControle[1]~0_combout ),
	.datad(!\processador|FD|saidaULA_final[0]~1_combout ),
	.datae(!\processador|FD|muxULAram|saida_MUX[22]~61_combout ),
	.dataf(!\processador|FD|saidaULA_final[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[22]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[22]~62 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[22]~62 .lut_mask = 64'h0503FFFF0303FFFF;
defparam \processador|FD|muxULAram|saida_MUX[22]~62 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N13
dffeas \processador|FD|BancoReg|registrador~316 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[22]~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1067_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~316_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~316 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~316 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y5_N49
dffeas \processador|FD|BancoReg|registrador~60 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[22]~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1066_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~60 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~60 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N33
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1200 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1200_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~16_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~7_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~15_combout  & 
// \processador|FD|BancoReg|registrador~60_q )) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~16_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~15_combout  ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datad(!\processador|FD|BancoReg|registrador~60_q ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1200_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1200 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1200 .lut_mask = 64'h0F0F0F0F00A000A0;
defparam \processador|FD|BancoReg|registrador~1200 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1072 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1072_combout  = ( \processador|FD|BancoReg|registrador~1200_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~15_combout  ) ) # ( !\processador|FD|BancoReg|registrador~1200_combout  & ( 
// (\processador|FD|fetchInstruction|ROM|memROM~15_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~7_combout  & \processador|FD|BancoReg|registrador~316_q )) ) )

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datad(!\processador|FD|BancoReg|registrador~316_q ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1200_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1072_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1072 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1072 .lut_mask = 64'h00300030CCCCCCCC;
defparam \processador|FD|BancoReg|registrador~1072 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N18
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[22]~2 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[22]~2_combout  = ( \processador|FD|BancoReg|registrador~1072_combout  & ( \processador|FD|BancoReg|Equal0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1072_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[22]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[22]~2 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaB[22]~2 .lut_mask = 64'h0000000000FF00FF;
defparam \processador|FD|BancoReg|saidaB[22]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N51
cyclonev_lcell_comb \processador|FD|mux_RTimed|saida_MUX[22]~2 (
// Equation(s):
// \processador|FD|mux_RTimed|saida_MUX[22]~2_combout  = (\processador|FD|BancoReg|saidaB[22]~2_combout  & !\processador|UC|UC_ULA|ULActrl[1]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|saidaB[22]~2_combout ),
	.datad(!\processador|UC|UC_ULA|ULActrl[1]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|mux_RTimed|saida_MUX[22]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|mux_RTimed|saida_MUX[22]~2 .extended_lut = "off";
defparam \processador|FD|mux_RTimed|saida_MUX[22]~2 .lut_mask = 64'h0F000F000F000F00;
defparam \processador|FD|mux_RTimed|saida_MUX[22]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N9
cyclonev_lcell_comb \processador|FD|soma1inv|Add0~5 (
// Equation(s):
// \processador|FD|soma1inv|Add0~5_sumout  = SUM(( !\processador|FD|mux_RTimed|saida_MUX[23]~1_combout  $ ((((!\processador|UC|UC_ULA|ULActrl[2]~2_combout ) # (\processador|UC|Equal1~2_combout )) # (\processador|UC|Equal1~3_combout ))) ) + ( GND ) + ( 
// \processador|FD|soma1inv|Add0~10  ))
// \processador|FD|soma1inv|Add0~6  = CARRY(( !\processador|FD|mux_RTimed|saida_MUX[23]~1_combout  $ ((((!\processador|UC|UC_ULA|ULActrl[2]~2_combout ) # (\processador|UC|Equal1~2_combout )) # (\processador|UC|Equal1~3_combout ))) ) + ( GND ) + ( 
// \processador|FD|soma1inv|Add0~10  ))

	.dataa(!\processador|UC|Equal1~3_combout ),
	.datab(!\processador|UC|UC_ULA|ULActrl[2]~2_combout ),
	.datac(!\processador|UC|Equal1~2_combout ),
	.datad(!\processador|FD|mux_RTimed|saida_MUX[23]~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|soma1inv|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|soma1inv|Add0~5_sumout ),
	.cout(\processador|FD|soma1inv|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|soma1inv|Add0~5 .extended_lut = "off";
defparam \processador|FD|soma1inv|Add0~5 .lut_mask = 64'h0000FFFF000020DF;
defparam \processador|FD|soma1inv|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N43
dffeas \processador|FD|BancoReg|registrador~317 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[23]~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1067_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~317_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~317 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~317 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N3
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[23]~4 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[23]~4_combout  = ( \processador|FD|BancoReg|registrador~317_q  & ( (\processador|FD|fetchInstruction|ROM|memROM~7_combout  & (!\processador|FD|BancoReg|saidaA[23]~2_combout  & 
// !\processador|FD|fetchInstruction|ROM|memROM~5_combout )) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|saidaA[23]~2_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~5_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~317_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[23]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[23]~4 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[23]~4 .lut_mask = 64'h0000000050005000;
defparam \processador|FD|BancoReg|saidaA[23]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N45
cyclonev_lcell_comb \processador|FD|ULA_bit20|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit20|Muxao|saida_MUX~0_combout  = ( \processador|FD|soma1inv|Add0~17_sumout  & ( \processador|FD|BancoReg|saidaA[20]~7_combout  ) )

	.dataa(!\processador|FD|BancoReg|saidaA[20]~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|soma1inv|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit20|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit20|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit20|Muxao|saida_MUX~0 .lut_mask = 64'h0000000055555555;
defparam \processador|FD|ULA_bit20|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N39
cyclonev_lcell_comb \processador|FD|ULA_bit20|soma|Add0~0 (
// Equation(s):
// \processador|FD|ULA_bit20|soma|Add0~0_combout  = ( \processador|FD|soma1inv|Add0~17_sumout  & ( !\processador|FD|BancoReg|saidaA[20]~7_combout  ) ) # ( !\processador|FD|soma1inv|Add0~17_sumout  & ( \processador|FD|BancoReg|saidaA[20]~7_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|BancoReg|saidaA[20]~7_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|soma1inv|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit20|soma|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit20|soma|Add0~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit20|soma|Add0~0 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \processador|FD|ULA_bit20|soma|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N48
cyclonev_lcell_comb \processador|FD|ULA_bit20|soma|Add1~0 (
// Equation(s):
// \processador|FD|ULA_bit20|soma|Add1~0_combout  = ( \processador|FD|soma1inv|Add0~21_sumout  & ( \processador|FD|ULA_bit17|soma|Add1~0_combout  & ( (\processador|FD|ULA_bit20|soma|Add0~0_combout  & (((\processador|FD|BancoReg|saidaA[18]~9_combout  & 
// \processador|FD|soma1inv|Add0~25_sumout )) # (\processador|FD|BancoReg|saidaA[19]~8_combout ))) ) ) ) # ( !\processador|FD|soma1inv|Add0~21_sumout  & ( \processador|FD|ULA_bit17|soma|Add1~0_combout  & ( (\processador|FD|BancoReg|saidaA[18]~9_combout  & 
// (\processador|FD|soma1inv|Add0~25_sumout  & (\processador|FD|BancoReg|saidaA[19]~8_combout  & \processador|FD|ULA_bit20|soma|Add0~0_combout ))) ) ) ) # ( \processador|FD|soma1inv|Add0~21_sumout  & ( !\processador|FD|ULA_bit17|soma|Add1~0_combout  & ( 
// (\processador|FD|ULA_bit20|soma|Add0~0_combout  & (((\processador|FD|BancoReg|saidaA[19]~8_combout ) # (\processador|FD|soma1inv|Add0~25_sumout )) # (\processador|FD|BancoReg|saidaA[18]~9_combout ))) ) ) ) # ( !\processador|FD|soma1inv|Add0~21_sumout  & ( 
// !\processador|FD|ULA_bit17|soma|Add1~0_combout  & ( (\processador|FD|BancoReg|saidaA[19]~8_combout  & (\processador|FD|ULA_bit20|soma|Add0~0_combout  & ((\processador|FD|soma1inv|Add0~25_sumout ) # (\processador|FD|BancoReg|saidaA[18]~9_combout )))) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[18]~9_combout ),
	.datab(!\processador|FD|soma1inv|Add0~25_sumout ),
	.datac(!\processador|FD|BancoReg|saidaA[19]~8_combout ),
	.datad(!\processador|FD|ULA_bit20|soma|Add0~0_combout ),
	.datae(!\processador|FD|soma1inv|Add0~21_sumout ),
	.dataf(!\processador|FD|ULA_bit17|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit20|soma|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit20|soma|Add1~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit20|soma|Add1~0 .lut_mask = 64'h0007007F0001001F;
defparam \processador|FD|ULA_bit20|soma|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N42
cyclonev_lcell_comb \processador|FD|ULA_bit22|soma|Add1~0 (
// Equation(s):
// \processador|FD|ULA_bit22|soma|Add1~0_combout  = ( \processador|FD|ULA_bit20|Muxao|saida_MUX~0_combout  & ( \processador|FD|ULA_bit20|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[22]~5_combout  & ((!\processador|FD|soma1inv|Add0~9_sumout ) # 
// ((!\processador|FD|soma1inv|Add0~13_sumout  & !\processador|FD|BancoReg|saidaA[21]~6_combout )))) # (\processador|FD|BancoReg|saidaA[22]~5_combout  & (!\processador|FD|soma1inv|Add0~13_sumout  & (!\processador|FD|BancoReg|saidaA[21]~6_combout  & 
// !\processador|FD|soma1inv|Add0~9_sumout ))) ) ) ) # ( !\processador|FD|ULA_bit20|Muxao|saida_MUX~0_combout  & ( \processador|FD|ULA_bit20|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[22]~5_combout  & ((!\processador|FD|soma1inv|Add0~9_sumout 
// ) # ((!\processador|FD|soma1inv|Add0~13_sumout  & !\processador|FD|BancoReg|saidaA[21]~6_combout )))) # (\processador|FD|BancoReg|saidaA[22]~5_combout  & (!\processador|FD|soma1inv|Add0~13_sumout  & (!\processador|FD|BancoReg|saidaA[21]~6_combout  & 
// !\processador|FD|soma1inv|Add0~9_sumout ))) ) ) ) # ( \processador|FD|ULA_bit20|Muxao|saida_MUX~0_combout  & ( !\processador|FD|ULA_bit20|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[22]~5_combout  & ((!\processador|FD|soma1inv|Add0~9_sumout 
// ) # ((!\processador|FD|soma1inv|Add0~13_sumout  & !\processador|FD|BancoReg|saidaA[21]~6_combout )))) # (\processador|FD|BancoReg|saidaA[22]~5_combout  & (!\processador|FD|soma1inv|Add0~13_sumout  & (!\processador|FD|BancoReg|saidaA[21]~6_combout  & 
// !\processador|FD|soma1inv|Add0~9_sumout ))) ) ) ) # ( !\processador|FD|ULA_bit20|Muxao|saida_MUX~0_combout  & ( !\processador|FD|ULA_bit20|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[22]~5_combout  & 
// ((!\processador|FD|soma1inv|Add0~13_sumout ) # ((!\processador|FD|BancoReg|saidaA[21]~6_combout ) # (!\processador|FD|soma1inv|Add0~9_sumout )))) # (\processador|FD|BancoReg|saidaA[22]~5_combout  & (!\processador|FD|soma1inv|Add0~9_sumout  & 
// ((!\processador|FD|soma1inv|Add0~13_sumout ) # (!\processador|FD|BancoReg|saidaA[21]~6_combout )))) ) ) )

	.dataa(!\processador|FD|soma1inv|Add0~13_sumout ),
	.datab(!\processador|FD|BancoReg|saidaA[21]~6_combout ),
	.datac(!\processador|FD|BancoReg|saidaA[22]~5_combout ),
	.datad(!\processador|FD|soma1inv|Add0~9_sumout ),
	.datae(!\processador|FD|ULA_bit20|Muxao|saida_MUX~0_combout ),
	.dataf(!\processador|FD|ULA_bit20|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit22|soma|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit22|soma|Add1~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit22|soma|Add1~0 .lut_mask = 64'hFEE0F880F880F880;
defparam \processador|FD|ULA_bit22|soma|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N36
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[23]~59 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[23]~59_combout  = ( \processador|FD|BancoReg|saidaA[23]~4_combout  & ( \processador|FD|ULA_bit22|soma|Add1~0_combout  & ( (\processador|FD|muxULAram|saida_MUX[24]~0_combout  & 
// ((!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  $ (\processador|FD|soma1inv|Add0~5_sumout ))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((\processador|FD|soma1inv|Add0~5_sumout ) # 
// (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ))))) ) ) ) # ( !\processador|FD|BancoReg|saidaA[23]~4_combout  & ( \processador|FD|ULA_bit22|soma|Add1~0_combout  & ( (\processador|FD|muxULAram|saida_MUX[24]~0_combout  & 
// (\processador|FD|soma1inv|Add0~5_sumout  & (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  $ (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout )))) ) ) ) # ( \processador|FD|BancoReg|saidaA[23]~4_combout  & ( !\processador|FD|ULA_bit22|soma|Add1~0_combout  
// & ( (\processador|FD|muxULAram|saida_MUX[24]~0_combout  & ((!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((\processador|FD|soma1inv|Add0~5_sumout ))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout 
// )))) ) ) ) # ( !\processador|FD|BancoReg|saidaA[23]~4_combout  & ( !\processador|FD|ULA_bit22|soma|Add1~0_combout  & ( (\processador|FD|muxULAram|saida_MUX[24]~0_combout  & ((!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & 
// ((!\processador|FD|soma1inv|Add0~5_sumout ))) # (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & \processador|FD|soma1inv|Add0~5_sumout )))) ) ) )

	.dataa(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.datab(!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ),
	.datac(!\processador|FD|muxULAram|saida_MUX[24]~0_combout ),
	.datad(!\processador|FD|soma1inv|Add0~5_sumout ),
	.datae(!\processador|FD|BancoReg|saidaA[23]~4_combout ),
	.dataf(!\processador|FD|ULA_bit22|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[23]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[23]~59 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[23]~59 .lut_mask = 64'h0C01010B00090907;
defparam \processador|FD|muxULAram|saida_MUX[23]~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N45
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[23]~60 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[23]~60_combout  = ( \processador|FD|muxULAram|saida_MUX[23]~59_combout  & ( \processador|FD|saidaULA_final[0]~2_combout  ) ) # ( !\processador|FD|muxULAram|saida_MUX[23]~59_combout  & ( 
// \processador|FD|saidaULA_final[0]~2_combout  & ( (\processador|UC|palavraControle[1]~0_combout  & \processador|FD|memRAM|ram~89_q ) ) ) ) # ( \processador|FD|muxULAram|saida_MUX[23]~59_combout  & ( !\processador|FD|saidaULA_final[0]~2_combout  ) ) # ( 
// !\processador|FD|muxULAram|saida_MUX[23]~59_combout  & ( !\processador|FD|saidaULA_final[0]~2_combout  & ( (\processador|UC|palavraControle[1]~0_combout  & ((!\processador|FD|saidaULA_final[0]~1_combout  & (\processador|FD|memRAM|ram~57_q )) # 
// (\processador|FD|saidaULA_final[0]~1_combout  & ((\processador|FD|memRAM|ram~89_q ))))) ) ) )

	.dataa(!\processador|FD|memRAM|ram~57_q ),
	.datab(!\processador|FD|saidaULA_final[0]~1_combout ),
	.datac(!\processador|UC|palavraControle[1]~0_combout ),
	.datad(!\processador|FD|memRAM|ram~89_q ),
	.datae(!\processador|FD|muxULAram|saida_MUX[23]~59_combout ),
	.dataf(!\processador|FD|saidaULA_final[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[23]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[23]~60 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[23]~60 .lut_mask = 64'h0407FFFF000FFFFF;
defparam \processador|FD|muxULAram|saida_MUX[23]~60 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N44
dffeas \processador|FD|BancoReg|registrador~317DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[23]~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1067_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~317DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~317DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~317DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y5_N32
dffeas \processador|FD|BancoReg|registrador~61 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[23]~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1066_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~61 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~61 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N9
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1196 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1196_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~15_combout  & !\processador|FD|fetchInstruction|ROM|memROM~16_combout ) ) ) # ( 
// !\processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~15_combout  & (\processador|FD|BancoReg|registrador~61_q  & \processador|FD|fetchInstruction|ROM|memROM~16_combout )) # 
// (\processador|FD|fetchInstruction|ROM|memROM~15_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~16_combout ))) ) )

	.dataa(gnd),
	.datab(!\processador|FD|BancoReg|registrador~61_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~16_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1196_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1196 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1196 .lut_mask = 64'h0F300F300F000F00;
defparam \processador|FD|BancoReg|registrador~1196 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N27
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1068 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1068_combout  = ( \processador|FD|BancoReg|registrador~1196_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~15_combout  ) ) # ( !\processador|FD|BancoReg|registrador~1196_combout  & ( 
// (\processador|FD|fetchInstruction|ROM|memROM~15_combout  & (\processador|FD|BancoReg|registrador~317DUPLICATE_q  & !\processador|FD|fetchInstruction|ROM|memROM~7_combout )) ) )

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datac(!\processador|FD|BancoReg|registrador~317DUPLICATE_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1196_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1068_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1068 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1068 .lut_mask = 64'h03000300CCCCCCCC;
defparam \processador|FD|BancoReg|registrador~1068 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N51
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[23]~1 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[23]~1_combout  = ( \processador|FD|BancoReg|registrador~1068_combout  & ( \processador|FD|BancoReg|Equal0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1068_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[23]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[23]~1 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaB[23]~1 .lut_mask = 64'h0000000000FF00FF;
defparam \processador|FD|BancoReg|saidaB[23]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N42
cyclonev_lcell_comb \processador|FD|mux_RTimed|saida_MUX[23]~1 (
// Equation(s):
// \processador|FD|mux_RTimed|saida_MUX[23]~1_combout  = ( \processador|FD|BancoReg|saidaB[23]~1_combout  & ( !\processador|UC|UC_ULA|ULActrl[1]~0_combout  ) )

	.dataa(gnd),
	.datab(!\processador|UC|UC_ULA|ULActrl[1]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaB[23]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|mux_RTimed|saida_MUX[23]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|mux_RTimed|saida_MUX[23]~1 .extended_lut = "off";
defparam \processador|FD|mux_RTimed|saida_MUX[23]~1 .lut_mask = 64'h00000000CCCCCCCC;
defparam \processador|FD|mux_RTimed|saida_MUX[23]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N12
cyclonev_lcell_comb \processador|FD|soma1inv|Add0~1 (
// Equation(s):
// \processador|FD|soma1inv|Add0~1_sumout  = SUM(( !\processador|FD|mux_RTimed|saida_MUX[24]~0_combout  $ ((((!\processador|UC|UC_ULA|ULActrl[2]~2_combout ) # (\processador|UC|Equal1~2_combout )) # (\processador|UC|Equal1~3_combout ))) ) + ( GND ) + ( 
// \processador|FD|soma1inv|Add0~6  ))
// \processador|FD|soma1inv|Add0~2  = CARRY(( !\processador|FD|mux_RTimed|saida_MUX[24]~0_combout  $ ((((!\processador|UC|UC_ULA|ULActrl[2]~2_combout ) # (\processador|UC|Equal1~2_combout )) # (\processador|UC|Equal1~3_combout ))) ) + ( GND ) + ( 
// \processador|FD|soma1inv|Add0~6  ))

	.dataa(!\processador|UC|Equal1~3_combout ),
	.datab(!\processador|UC|UC_ULA|ULActrl[2]~2_combout ),
	.datac(!\processador|UC|Equal1~2_combout ),
	.datad(!\processador|FD|mux_RTimed|saida_MUX[24]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|soma1inv|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|soma1inv|Add0~1_sumout ),
	.cout(\processador|FD|soma1inv|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|soma1inv|Add0~1 .extended_lut = "off";
defparam \processador|FD|soma1inv|Add0~1 .lut_mask = 64'h0000FFFF000020DF;
defparam \processador|FD|soma1inv|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N33
cyclonev_lcell_comb \processador|FD|ULA_bit21|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit21|Muxao|saida_MUX~0_combout  = ( \processador|FD|soma1inv|Add0~13_sumout  & ( \processador|FD|BancoReg|saidaA[21]~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|BancoReg|saidaA[21]~6_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|soma1inv|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit21|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit21|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit21|Muxao|saida_MUX~0 .lut_mask = 64'h0000000000FF00FF;
defparam \processador|FD|ULA_bit21|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N6
cyclonev_lcell_comb \processador|FD|ULA_bit21|soma|Add0~0 (
// Equation(s):
// \processador|FD|ULA_bit21|soma|Add0~0_combout  = ( \processador|FD|soma1inv|Add0~13_sumout  & ( !\processador|FD|BancoReg|saidaA[21]~6_combout  ) ) # ( !\processador|FD|soma1inv|Add0~13_sumout  & ( \processador|FD|BancoReg|saidaA[21]~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|saidaA[21]~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|soma1inv|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit21|soma|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit21|soma|Add0~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit21|soma|Add0~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \processador|FD|ULA_bit21|soma|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N42
cyclonev_lcell_comb \processador|FD|ULA_bit21|soma|Add1~0 (
// Equation(s):
// \processador|FD|ULA_bit21|soma|Add1~0_combout  = ( \processador|FD|soma1inv|Add0~17_sumout  & ( \processador|FD|ULA_bit18|soma|Add1~0_combout  & ( (\processador|FD|ULA_bit21|soma|Add0~0_combout  & (((\processador|FD|BancoReg|saidaA[19]~8_combout  & 
// \processador|FD|soma1inv|Add0~21_sumout )) # (\processador|FD|BancoReg|saidaA[20]~7_combout ))) ) ) ) # ( !\processador|FD|soma1inv|Add0~17_sumout  & ( \processador|FD|ULA_bit18|soma|Add1~0_combout  & ( (\processador|FD|BancoReg|saidaA[19]~8_combout  & 
// (\processador|FD|BancoReg|saidaA[20]~7_combout  & (\processador|FD|soma1inv|Add0~21_sumout  & \processador|FD|ULA_bit21|soma|Add0~0_combout ))) ) ) ) # ( \processador|FD|soma1inv|Add0~17_sumout  & ( !\processador|FD|ULA_bit18|soma|Add1~0_combout  & ( 
// (\processador|FD|ULA_bit21|soma|Add0~0_combout  & (((\processador|FD|soma1inv|Add0~21_sumout ) # (\processador|FD|BancoReg|saidaA[20]~7_combout )) # (\processador|FD|BancoReg|saidaA[19]~8_combout ))) ) ) ) # ( !\processador|FD|soma1inv|Add0~17_sumout  & ( 
// !\processador|FD|ULA_bit18|soma|Add1~0_combout  & ( (\processador|FD|BancoReg|saidaA[20]~7_combout  & (\processador|FD|ULA_bit21|soma|Add0~0_combout  & ((\processador|FD|soma1inv|Add0~21_sumout ) # (\processador|FD|BancoReg|saidaA[19]~8_combout )))) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[19]~8_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[20]~7_combout ),
	.datac(!\processador|FD|soma1inv|Add0~21_sumout ),
	.datad(!\processador|FD|ULA_bit21|soma|Add0~0_combout ),
	.datae(!\processador|FD|soma1inv|Add0~17_sumout ),
	.dataf(!\processador|FD|ULA_bit18|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit21|soma|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit21|soma|Add1~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit21|soma|Add1~0 .lut_mask = 64'h0013007F00010037;
defparam \processador|FD|ULA_bit21|soma|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N33
cyclonev_lcell_comb \processador|FD|ULA_bit23|soma|Add1~0 (
// Equation(s):
// \processador|FD|ULA_bit23|soma|Add1~0_combout  = ( \processador|FD|ULA_bit21|Muxao|saida_MUX~0_combout  & ( \processador|FD|ULA_bit21|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[23]~4_combout  & ((!\processador|FD|soma1inv|Add0~5_sumout ) # 
// ((!\processador|FD|BancoReg|saidaA[22]~5_combout  & !\processador|FD|soma1inv|Add0~9_sumout )))) # (\processador|FD|BancoReg|saidaA[23]~4_combout  & (!\processador|FD|BancoReg|saidaA[22]~5_combout  & (!\processador|FD|soma1inv|Add0~5_sumout  & 
// !\processador|FD|soma1inv|Add0~9_sumout ))) ) ) ) # ( !\processador|FD|ULA_bit21|Muxao|saida_MUX~0_combout  & ( \processador|FD|ULA_bit21|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[23]~4_combout  & ((!\processador|FD|soma1inv|Add0~5_sumout 
// ) # ((!\processador|FD|BancoReg|saidaA[22]~5_combout  & !\processador|FD|soma1inv|Add0~9_sumout )))) # (\processador|FD|BancoReg|saidaA[23]~4_combout  & (!\processador|FD|BancoReg|saidaA[22]~5_combout  & (!\processador|FD|soma1inv|Add0~5_sumout  & 
// !\processador|FD|soma1inv|Add0~9_sumout ))) ) ) ) # ( \processador|FD|ULA_bit21|Muxao|saida_MUX~0_combout  & ( !\processador|FD|ULA_bit21|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[23]~4_combout  & ((!\processador|FD|soma1inv|Add0~5_sumout 
// ) # ((!\processador|FD|BancoReg|saidaA[22]~5_combout  & !\processador|FD|soma1inv|Add0~9_sumout )))) # (\processador|FD|BancoReg|saidaA[23]~4_combout  & (!\processador|FD|BancoReg|saidaA[22]~5_combout  & (!\processador|FD|soma1inv|Add0~5_sumout  & 
// !\processador|FD|soma1inv|Add0~9_sumout ))) ) ) ) # ( !\processador|FD|ULA_bit21|Muxao|saida_MUX~0_combout  & ( !\processador|FD|ULA_bit21|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[23]~4_combout  & 
// ((!\processador|FD|BancoReg|saidaA[22]~5_combout ) # ((!\processador|FD|soma1inv|Add0~5_sumout ) # (!\processador|FD|soma1inv|Add0~9_sumout )))) # (\processador|FD|BancoReg|saidaA[23]~4_combout  & (!\processador|FD|soma1inv|Add0~5_sumout  & 
// ((!\processador|FD|BancoReg|saidaA[22]~5_combout ) # (!\processador|FD|soma1inv|Add0~9_sumout )))) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[22]~5_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[23]~4_combout ),
	.datac(!\processador|FD|soma1inv|Add0~5_sumout ),
	.datad(!\processador|FD|soma1inv|Add0~9_sumout ),
	.datae(!\processador|FD|ULA_bit21|Muxao|saida_MUX~0_combout ),
	.dataf(!\processador|FD|ULA_bit21|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit23|soma|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit23|soma|Add1~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit23|soma|Add1~0 .lut_mask = 64'hFCE8E8C0E8C0E8C0;
defparam \processador|FD|ULA_bit23|soma|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N21
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[24]~1 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[24]~1_combout  = ( \processador|FD|soma1inv|Add0~1_sumout  & ( \processador|FD|ULA_bit23|soma|Add1~0_combout  & ( (\processador|FD|muxULAram|saida_MUX[24]~0_combout  & ((!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & 
// (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  $ (\processador|FD|BancoReg|saidaA[24]~3_combout ))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((\processador|FD|BancoReg|saidaA[24]~3_combout ) # 
// (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ))))) ) ) ) # ( !\processador|FD|soma1inv|Add0~1_sumout  & ( \processador|FD|ULA_bit23|soma|Add1~0_combout  & ( (\processador|FD|BancoReg|saidaA[24]~3_combout  & 
// (\processador|FD|muxULAram|saida_MUX[24]~0_combout  & (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  $ (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout )))) ) ) ) # ( \processador|FD|soma1inv|Add0~1_sumout  & ( 
// !\processador|FD|ULA_bit23|soma|Add1~0_combout  & ( (\processador|FD|muxULAram|saida_MUX[24]~0_combout  & ((!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((\processador|FD|BancoReg|saidaA[24]~3_combout ))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  
// & (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout )))) ) ) ) # ( !\processador|FD|soma1inv|Add0~1_sumout  & ( !\processador|FD|ULA_bit23|soma|Add1~0_combout  & ( (\processador|FD|muxULAram|saida_MUX[24]~0_combout  & 
// ((!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & ((!\processador|FD|BancoReg|saidaA[24]~3_combout ))) # (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & 
// \processador|FD|BancoReg|saidaA[24]~3_combout )))) ) ) )

	.dataa(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.datab(!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ),
	.datac(!\processador|FD|BancoReg|saidaA[24]~3_combout ),
	.datad(!\processador|FD|muxULAram|saida_MUX[24]~0_combout ),
	.datae(!\processador|FD|soma1inv|Add0~1_sumout ),
	.dataf(!\processador|FD|ULA_bit23|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[24]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[24]~1 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[24]~1 .lut_mask = 64'h00C1001B00090097;
defparam \processador|FD|muxULAram|saida_MUX[24]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N45
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[24]~58 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[24]~58_combout  = ( \processador|FD|muxULAram|saida_MUX[24]~1_combout  & ( \processador|FD|saidaULA_final[0]~2_combout  ) ) # ( !\processador|FD|muxULAram|saida_MUX[24]~1_combout  & ( 
// \processador|FD|saidaULA_final[0]~2_combout  & ( (\processador|UC|palavraControle[1]~0_combout  & \processador|FD|memRAM|ram~90_q ) ) ) ) # ( \processador|FD|muxULAram|saida_MUX[24]~1_combout  & ( !\processador|FD|saidaULA_final[0]~2_combout  ) ) # ( 
// !\processador|FD|muxULAram|saida_MUX[24]~1_combout  & ( !\processador|FD|saidaULA_final[0]~2_combout  & ( (\processador|UC|palavraControle[1]~0_combout  & ((!\processador|FD|saidaULA_final[0]~1_combout  & (\processador|FD|memRAM|ram~58_q )) # 
// (\processador|FD|saidaULA_final[0]~1_combout  & ((\processador|FD|memRAM|ram~90_q ))))) ) ) )

	.dataa(!\processador|FD|saidaULA_final[0]~1_combout ),
	.datab(!\processador|FD|memRAM|ram~58_q ),
	.datac(!\processador|UC|palavraControle[1]~0_combout ),
	.datad(!\processador|FD|memRAM|ram~90_q ),
	.datae(!\processador|FD|muxULAram|saida_MUX[24]~1_combout ),
	.dataf(!\processador|FD|saidaULA_final[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[24]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[24]~58 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[24]~58 .lut_mask = 64'h0207FFFF000FFFFF;
defparam \processador|FD|muxULAram|saida_MUX[24]~58 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N43
dffeas \processador|FD|BancoReg|registrador~318 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[24]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1067_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~318_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~318 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~318 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y5_N25
dffeas \processador|FD|BancoReg|registrador~62 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[24]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1066_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~62 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~62 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N15
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1192 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1192_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~16_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~7_combout  & (\processador|FD|BancoReg|registrador~62_q  & 
// !\processador|FD|fetchInstruction|ROM|memROM~15_combout )) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~16_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~15_combout  ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|registrador~62_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1192_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1192 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1192 .lut_mask = 64'h00FF00FF0A000A00;
defparam \processador|FD|BancoReg|registrador~1192 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1062 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1062_combout  = ( \processador|FD|BancoReg|registrador~1192_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~15_combout  ) ) # ( !\processador|FD|BancoReg|registrador~1192_combout  & ( 
// (\processador|FD|fetchInstruction|ROM|memROM~15_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~7_combout  & \processador|FD|BancoReg|registrador~318_q )) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datad(!\processador|FD|BancoReg|registrador~318_q ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1192_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1062_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1062 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1062 .lut_mask = 64'h00500050AAAAAAAA;
defparam \processador|FD|BancoReg|registrador~1062 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N6
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[24]~0 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[24]~0_combout  = ( \processador|FD|BancoReg|registrador~1062_combout  & ( \processador|FD|BancoReg|Equal0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1062_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[24]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[24]~0 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaB[24]~0 .lut_mask = 64'h0000000000FF00FF;
defparam \processador|FD|BancoReg|saidaB[24]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N51
cyclonev_lcell_comb \processador|FD|mux_RTimed|saida_MUX[24]~0 (
// Equation(s):
// \processador|FD|mux_RTimed|saida_MUX[24]~0_combout  = ( \processador|FD|BancoReg|saidaB[24]~0_combout  & ( !\processador|UC|UC_ULA|ULActrl[1]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|UC|UC_ULA|ULActrl[1]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaB[24]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|mux_RTimed|saida_MUX[24]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|mux_RTimed|saida_MUX[24]~0 .extended_lut = "off";
defparam \processador|FD|mux_RTimed|saida_MUX[24]~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \processador|FD|mux_RTimed|saida_MUX[24]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N15
cyclonev_lcell_comb \processador|FD|soma1inv|Add0~125 (
// Equation(s):
// \processador|FD|soma1inv|Add0~125_sumout  = SUM(( !\processador|FD|mux_RTimed|saida_MUX[25]~31_combout  $ ((((!\processador|UC|UC_ULA|ULActrl[2]~2_combout ) # (\processador|UC|Equal1~2_combout )) # (\processador|UC|Equal1~3_combout ))) ) + ( GND ) + ( 
// \processador|FD|soma1inv|Add0~2  ))
// \processador|FD|soma1inv|Add0~126  = CARRY(( !\processador|FD|mux_RTimed|saida_MUX[25]~31_combout  $ ((((!\processador|UC|UC_ULA|ULActrl[2]~2_combout ) # (\processador|UC|Equal1~2_combout )) # (\processador|UC|Equal1~3_combout ))) ) + ( GND ) + ( 
// \processador|FD|soma1inv|Add0~2  ))

	.dataa(!\processador|UC|Equal1~3_combout ),
	.datab(!\processador|UC|UC_ULA|ULActrl[2]~2_combout ),
	.datac(!\processador|UC|Equal1~2_combout ),
	.datad(!\processador|FD|mux_RTimed|saida_MUX[25]~31_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|soma1inv|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|soma1inv|Add0~125_sumout ),
	.cout(\processador|FD|soma1inv|Add0~126 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|soma1inv|Add0~125 .extended_lut = "off";
defparam \processador|FD|soma1inv|Add0~125 .lut_mask = 64'h0000FFFF000020DF;
defparam \processador|FD|soma1inv|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N12
cyclonev_lcell_comb \processador|FD|ULA_bit22|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit22|Muxao|saida_MUX~0_combout  = ( \processador|FD|soma1inv|Add0~9_sumout  & ( \processador|FD|BancoReg|saidaA[22]~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|saidaA[22]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|soma1inv|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit22|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit22|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit22|Muxao|saida_MUX~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \processador|FD|ULA_bit22|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N36
cyclonev_lcell_comb \processador|FD|ULA_bit22|soma|Add0~0 (
// Equation(s):
// \processador|FD|ULA_bit22|soma|Add0~0_combout  = ( \processador|FD|soma1inv|Add0~9_sumout  & ( !\processador|FD|BancoReg|saidaA[22]~5_combout  ) ) # ( !\processador|FD|soma1inv|Add0~9_sumout  & ( \processador|FD|BancoReg|saidaA[22]~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|saidaA[22]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|soma1inv|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit22|soma|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit22|soma|Add0~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit22|soma|Add0~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \processador|FD|ULA_bit22|soma|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N24
cyclonev_lcell_comb \processador|FD|ULA_bit22|soma|Add1~1 (
// Equation(s):
// \processador|FD|ULA_bit22|soma|Add1~1_combout  = ( \processador|FD|ULA_bit22|soma|Add0~0_combout  & ( \processador|FD|ULA_bit19|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[21]~6_combout  & (\processador|FD|BancoReg|saidaA[20]~7_combout  & 
// (\processador|FD|soma1inv|Add0~13_sumout  & \processador|FD|soma1inv|Add0~17_sumout ))) # (\processador|FD|BancoReg|saidaA[21]~6_combout  & (((\processador|FD|BancoReg|saidaA[20]~7_combout  & \processador|FD|soma1inv|Add0~17_sumout )) # 
// (\processador|FD|soma1inv|Add0~13_sumout ))) ) ) ) # ( \processador|FD|ULA_bit22|soma|Add0~0_combout  & ( !\processador|FD|ULA_bit19|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[21]~6_combout  & (\processador|FD|soma1inv|Add0~13_sumout  & 
// ((\processador|FD|soma1inv|Add0~17_sumout ) # (\processador|FD|BancoReg|saidaA[20]~7_combout )))) # (\processador|FD|BancoReg|saidaA[21]~6_combout  & (((\processador|FD|soma1inv|Add0~17_sumout ) # (\processador|FD|soma1inv|Add0~13_sumout )) # 
// (\processador|FD|BancoReg|saidaA[20]~7_combout ))) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[21]~6_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[20]~7_combout ),
	.datac(!\processador|FD|soma1inv|Add0~13_sumout ),
	.datad(!\processador|FD|soma1inv|Add0~17_sumout ),
	.datae(!\processador|FD|ULA_bit22|soma|Add0~0_combout ),
	.dataf(!\processador|FD|ULA_bit19|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit22|soma|Add1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit22|soma|Add1~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit22|soma|Add1~1 .lut_mask = 64'h0000175F00000517;
defparam \processador|FD|ULA_bit22|soma|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N18
cyclonev_lcell_comb \processador|FD|ULA_bit24|soma|Add1~0 (
// Equation(s):
// \processador|FD|ULA_bit24|soma|Add1~0_combout  = ( \processador|FD|soma1inv|Add0~1_sumout  & ( \processador|FD|ULA_bit22|soma|Add1~1_combout  & ( (!\processador|FD|BancoReg|saidaA[23]~4_combout  & (!\processador|FD|BancoReg|saidaA[24]~3_combout  & 
// !\processador|FD|soma1inv|Add0~5_sumout )) ) ) ) # ( !\processador|FD|soma1inv|Add0~1_sumout  & ( \processador|FD|ULA_bit22|soma|Add1~1_combout  & ( (!\processador|FD|BancoReg|saidaA[24]~3_combout ) # ((!\processador|FD|BancoReg|saidaA[23]~4_combout  & 
// !\processador|FD|soma1inv|Add0~5_sumout )) ) ) ) # ( \processador|FD|soma1inv|Add0~1_sumout  & ( !\processador|FD|ULA_bit22|soma|Add1~1_combout  & ( (!\processador|FD|BancoReg|saidaA[24]~3_combout  & ((!\processador|FD|BancoReg|saidaA[23]~4_combout  & 
// ((!\processador|FD|soma1inv|Add0~5_sumout ) # (!\processador|FD|ULA_bit22|Muxao|saida_MUX~0_combout ))) # (\processador|FD|BancoReg|saidaA[23]~4_combout  & (!\processador|FD|soma1inv|Add0~5_sumout  & !\processador|FD|ULA_bit22|Muxao|saida_MUX~0_combout 
// )))) ) ) ) # ( !\processador|FD|soma1inv|Add0~1_sumout  & ( !\processador|FD|ULA_bit22|soma|Add1~1_combout  & ( (!\processador|FD|BancoReg|saidaA[24]~3_combout ) # ((!\processador|FD|BancoReg|saidaA[23]~4_combout  & 
// ((!\processador|FD|soma1inv|Add0~5_sumout ) # (!\processador|FD|ULA_bit22|Muxao|saida_MUX~0_combout ))) # (\processador|FD|BancoReg|saidaA[23]~4_combout  & (!\processador|FD|soma1inv|Add0~5_sumout  & !\processador|FD|ULA_bit22|Muxao|saida_MUX~0_combout 
// ))) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[23]~4_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[24]~3_combout ),
	.datac(!\processador|FD|soma1inv|Add0~5_sumout ),
	.datad(!\processador|FD|ULA_bit22|Muxao|saida_MUX~0_combout ),
	.datae(!\processador|FD|soma1inv|Add0~1_sumout ),
	.dataf(!\processador|FD|ULA_bit22|soma|Add1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit24|soma|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit24|soma|Add1~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit24|soma|Add1~0 .lut_mask = 64'hFEECC880ECEC8080;
defparam \processador|FD|ULA_bit24|soma|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N48
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[25]~47 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[25]~47_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~5_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~7_combout  & (!\processador|FD|BancoReg|saidaA[23]~2_combout  & 
// \processador|FD|BancoReg|registrador~319_q )) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|saidaA[23]~2_combout ),
	.datad(!\processador|FD|BancoReg|registrador~319_q ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[25]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[25]~47 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[25]~47 .lut_mask = 64'h0050005000000000;
defparam \processador|FD|BancoReg|saidaA[25]~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N36
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[25]~3 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[25]~3_combout  = ( \processador|FD|BancoReg|saidaA[25]~47_combout  & ( \processador|FD|muxULAram|saida_MUX[24]~0_combout  & ( (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (!\processador|FD|soma1inv|Add0~125_sumout  
// $ (((!\processador|FD|ULA_bit24|soma|Add1~0_combout ) # (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ))))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (((\processador|FD|soma1inv|Add0~125_sumout  & \processador|FD|ULA_bit24|soma|Add1~0_combout 
// )) # (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ))) ) ) ) # ( !\processador|FD|BancoReg|saidaA[25]~47_combout  & ( \processador|FD|muxULAram|saida_MUX[24]~0_combout  & ( (!\processador|FD|soma1inv|Add0~125_sumout  & 
// (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & ((!\processador|FD|ULA_bit24|soma|Add1~0_combout )))) # (\processador|FD|soma1inv|Add0~125_sumout  & ((!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & (!\processador|UC|UC_ULA|ULActrl[0]~1_combout 
//  & \processador|FD|ULA_bit24|soma|Add1~0_combout )) # (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & (\processador|UC|UC_ULA|ULActrl[0]~1_combout )))) ) ) )

	.dataa(!\processador|FD|soma1inv|Add0~125_sumout ),
	.datab(!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ),
	.datac(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.datad(!\processador|FD|ULA_bit24|soma|Add1~0_combout ),
	.datae(!\processador|FD|BancoReg|saidaA[25]~47_combout ),
	.dataf(!\processador|FD|muxULAram|saida_MUX[24]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[25]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[25]~3 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[25]~3 .lut_mask = 64'h0000000089415397;
defparam \processador|FD|muxULAram|saida_MUX[25]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N0
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[25]~82 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[25]~82_combout  = ( \processador|FD|muxULAram|saida_MUX[25]~3_combout  & ( \processador|FD|saidaULA_final[0]~2_combout  ) ) # ( !\processador|FD|muxULAram|saida_MUX[25]~3_combout  & ( 
// \processador|FD|saidaULA_final[0]~2_combout  & ( (\processador|FD|memRAM|ram~91_q  & \processador|UC|palavraControle[1]~0_combout ) ) ) ) # ( \processador|FD|muxULAram|saida_MUX[25]~3_combout  & ( !\processador|FD|saidaULA_final[0]~2_combout  ) ) # ( 
// !\processador|FD|muxULAram|saida_MUX[25]~3_combout  & ( !\processador|FD|saidaULA_final[0]~2_combout  & ( (\processador|UC|palavraControle[1]~0_combout  & ((!\processador|FD|saidaULA_final[0]~1_combout  & (\processador|FD|memRAM|ram~59_q )) # 
// (\processador|FD|saidaULA_final[0]~1_combout  & ((\processador|FD|memRAM|ram~91_q ))))) ) ) )

	.dataa(!\processador|FD|memRAM|ram~59_q ),
	.datab(!\processador|FD|memRAM|ram~91_q ),
	.datac(!\processador|FD|saidaULA_final[0]~1_combout ),
	.datad(!\processador|UC|palavraControle[1]~0_combout ),
	.datae(!\processador|FD|muxULAram|saida_MUX[25]~3_combout ),
	.dataf(!\processador|FD|saidaULA_final[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[25]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[25]~82 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[25]~82 .lut_mask = 64'h0053FFFF0033FFFF;
defparam \processador|FD|muxULAram|saida_MUX[25]~82 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N20
dffeas \processador|FD|BancoReg|registrador~319 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[25]~82_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1067_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~319_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~319 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~319 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y5_N5
dffeas \processador|FD|BancoReg|registrador~63 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[25]~82_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1066_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~63 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~63 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N33
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1316 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1316_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~16_combout  & \processador|FD|fetchInstruction|ROM|memROM~15_combout ) ) ) # ( 
// !\processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~16_combout  & ((\processador|FD|fetchInstruction|ROM|memROM~15_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~16_combout  & 
// (\processador|FD|BancoReg|registrador~63_q  & !\processador|FD|fetchInstruction|ROM|memROM~15_combout )) ) )

	.dataa(!\processador|FD|BancoReg|registrador~63_q ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~16_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1316_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1316 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1316 .lut_mask = 64'h1C1C1C1C0C0C0C0C;
defparam \processador|FD|BancoReg|registrador~1316 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N9
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1188 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1188_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~15_combout  & ( \processador|FD|BancoReg|registrador~1316_combout  ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~15_combout  & ( 
// !\processador|FD|BancoReg|registrador~1316_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~7_combout  & \processador|FD|BancoReg|registrador~319_q ) ) ) )

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datac(!\processador|FD|BancoReg|registrador~319_q ),
	.datad(gnd),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1316_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1188_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1188 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1188 .lut_mask = 64'h00000C0CFFFF0000;
defparam \processador|FD|BancoReg|registrador~1188 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N33
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[25]~14 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[25]~14_combout  = ( \processador|FD|BancoReg|registrador~1188_combout  & ( \processador|FD|BancoReg|Equal0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1188_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[25]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[25]~14 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaB[25]~14 .lut_mask = 64'h0000000000FF00FF;
defparam \processador|FD|BancoReg|saidaB[25]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N54
cyclonev_lcell_comb \processador|FD|mux_RTimed|saida_MUX[25]~31 (
// Equation(s):
// \processador|FD|mux_RTimed|saida_MUX[25]~31_combout  = ( \processador|FD|BancoReg|saidaB[25]~14_combout  & ( !\processador|UC|UC_ULA|ULActrl[1]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|UC|UC_ULA|ULActrl[1]~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaB[25]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|mux_RTimed|saida_MUX[25]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|mux_RTimed|saida_MUX[25]~31 .extended_lut = "off";
defparam \processador|FD|mux_RTimed|saida_MUX[25]~31 .lut_mask = 64'h00000000FF00FF00;
defparam \processador|FD|mux_RTimed|saida_MUX[25]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N18
cyclonev_lcell_comb \processador|FD|soma1inv|Add0~121 (
// Equation(s):
// \processador|FD|soma1inv|Add0~121_sumout  = SUM(( !\processador|FD|mux_RTimed|saida_MUX[26]~30_combout  $ ((((!\processador|UC|UC_ULA|ULActrl[2]~2_combout ) # (\processador|UC|Equal1~2_combout )) # (\processador|UC|Equal1~3_combout ))) ) + ( GND ) + ( 
// \processador|FD|soma1inv|Add0~126  ))
// \processador|FD|soma1inv|Add0~122  = CARRY(( !\processador|FD|mux_RTimed|saida_MUX[26]~30_combout  $ ((((!\processador|UC|UC_ULA|ULActrl[2]~2_combout ) # (\processador|UC|Equal1~2_combout )) # (\processador|UC|Equal1~3_combout ))) ) + ( GND ) + ( 
// \processador|FD|soma1inv|Add0~126  ))

	.dataa(!\processador|UC|Equal1~3_combout ),
	.datab(!\processador|UC|UC_ULA|ULActrl[2]~2_combout ),
	.datac(!\processador|UC|Equal1~2_combout ),
	.datad(!\processador|FD|mux_RTimed|saida_MUX[26]~30_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|soma1inv|Add0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|soma1inv|Add0~121_sumout ),
	.cout(\processador|FD|soma1inv|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|soma1inv|Add0~121 .extended_lut = "off";
defparam \processador|FD|soma1inv|Add0~121 .lut_mask = 64'h0000FFFF000020DF;
defparam \processador|FD|soma1inv|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N10
dffeas \processador|FD|BancoReg|registrador~320 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[26]~81_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1067_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~320_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~320 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~320 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N54
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[26]~46 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[26]~46_combout  = ( !\processador|FD|BancoReg|saidaA[23]~2_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~7_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~5_combout  & 
// \processador|FD|BancoReg|registrador~320_q )) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~5_combout ),
	.datad(!\processador|FD|BancoReg|registrador~320_q ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaA[23]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[26]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[26]~46 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[26]~46 .lut_mask = 64'h0050005000000000;
defparam \processador|FD|BancoReg|saidaA[26]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N0
cyclonev_lcell_comb \processador|FD|ULA_bit25|soma|Add1~1 (
// Equation(s):
// \processador|FD|ULA_bit25|soma|Add1~1_combout  = ( \processador|FD|ULA_bit23|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[25]~47_combout  & (\processador|FD|soma1inv|Add0~125_sumout  & (\processador|FD|BancoReg|saidaA[24]~3_combout  & 
// \processador|FD|soma1inv|Add0~1_sumout ))) # (\processador|FD|BancoReg|saidaA[25]~47_combout  & (((\processador|FD|BancoReg|saidaA[24]~3_combout  & \processador|FD|soma1inv|Add0~1_sumout )) # (\processador|FD|soma1inv|Add0~125_sumout ))) ) ) # ( 
// !\processador|FD|ULA_bit23|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[25]~47_combout  & (\processador|FD|soma1inv|Add0~125_sumout  & ((\processador|FD|soma1inv|Add0~1_sumout ) # (\processador|FD|BancoReg|saidaA[24]~3_combout )))) # 
// (\processador|FD|BancoReg|saidaA[25]~47_combout  & (((\processador|FD|soma1inv|Add0~1_sumout ) # (\processador|FD|BancoReg|saidaA[24]~3_combout )) # (\processador|FD|soma1inv|Add0~125_sumout ))) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[25]~47_combout ),
	.datab(!\processador|FD|soma1inv|Add0~125_sumout ),
	.datac(!\processador|FD|BancoReg|saidaA[24]~3_combout ),
	.datad(!\processador|FD|soma1inv|Add0~1_sumout ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit23|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit25|soma|Add1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit25|soma|Add1~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit25|soma|Add1~1 .lut_mask = 64'h1777177711171117;
defparam \processador|FD|ULA_bit25|soma|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N33
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[26]~5 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[26]~5_combout  = ( \processador|FD|ULA_bit25|soma|Add1~1_combout  & ( \processador|FD|muxULAram|saida_MUX[24]~0_combout  & ( (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((!\processador|FD|soma1inv|Add0~121_sumout  
// & (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & !\processador|FD|BancoReg|saidaA[26]~46_combout )) # (\processador|FD|soma1inv|Add0~121_sumout  & ((\processador|FD|BancoReg|saidaA[26]~46_combout ))))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout 
//  & (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  $ (((\processador|FD|BancoReg|saidaA[26]~46_combout ) # (\processador|FD|soma1inv|Add0~121_sumout ))))) ) ) ) # ( !\processador|FD|ULA_bit25|soma|Add1~1_combout  & ( 
// \processador|FD|muxULAram|saida_MUX[24]~0_combout  & ( (!\processador|FD|soma1inv|Add0~121_sumout  & (\processador|FD|BancoReg|saidaA[26]~46_combout  & (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  $ (\processador|UC|UC_ULA|ULActrl[0]~1_combout )))) 
// # (\processador|FD|soma1inv|Add0~121_sumout  & ((!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  $ (\processador|FD|BancoReg|saidaA[26]~46_combout ))) # (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  
// & ((\processador|FD|BancoReg|saidaA[26]~46_combout ) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout ))))) ) ) )

	.dataa(!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ),
	.datab(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.datac(!\processador|FD|soma1inv|Add0~121_sumout ),
	.datad(!\processador|FD|BancoReg|saidaA[26]~46_combout ),
	.datae(!\processador|FD|ULA_bit25|soma|Add1~1_combout ),
	.dataf(!\processador|FD|muxULAram|saida_MUX[24]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[26]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[26]~5 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[26]~5 .lut_mask = 64'h000000000997A11D;
defparam \processador|FD|muxULAram|saida_MUX[26]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N0
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[26]~81 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[26]~81_combout  = ( \processador|FD|saidaULA_final[0]~2_combout  & ( \processador|FD|muxULAram|saida_MUX[26]~5_combout  ) ) # ( !\processador|FD|saidaULA_final[0]~2_combout  & ( 
// \processador|FD|muxULAram|saida_MUX[26]~5_combout  ) ) # ( \processador|FD|saidaULA_final[0]~2_combout  & ( !\processador|FD|muxULAram|saida_MUX[26]~5_combout  & ( (\processador|FD|memRAM|ram~92_q  & \processador|UC|palavraControle[1]~0_combout ) ) ) ) # 
// ( !\processador|FD|saidaULA_final[0]~2_combout  & ( !\processador|FD|muxULAram|saida_MUX[26]~5_combout  & ( (\processador|UC|palavraControle[1]~0_combout  & ((!\processador|FD|saidaULA_final[0]~1_combout  & ((\processador|FD|memRAM|ram~60_q ))) # 
// (\processador|FD|saidaULA_final[0]~1_combout  & (\processador|FD|memRAM|ram~92_q )))) ) ) )

	.dataa(!\processador|FD|saidaULA_final[0]~1_combout ),
	.datab(!\processador|FD|memRAM|ram~92_q ),
	.datac(!\processador|FD|memRAM|ram~60_q ),
	.datad(!\processador|UC|palavraControle[1]~0_combout ),
	.datae(!\processador|FD|saidaULA_final[0]~2_combout ),
	.dataf(!\processador|FD|muxULAram|saida_MUX[26]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[26]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[26]~81 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[26]~81 .lut_mask = 64'h001B0033FFFFFFFF;
defparam \processador|FD|muxULAram|saida_MUX[26]~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N31
dffeas \processador|FD|BancoReg|registrador~64 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[26]~81_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1066_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~64 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~64 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N27
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1312 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1312_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~16_combout  & ( (\processador|FD|BancoReg|registrador~64_q  & (!\processador|FD|fetchInstruction|ROM|memROM~7_combout  & 
// !\processador|FD|fetchInstruction|ROM|memROM~15_combout )) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~16_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~15_combout  ) )

	.dataa(!\processador|FD|BancoReg|registrador~64_q ),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1312_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1312 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1312 .lut_mask = 64'h00FF00FF50005000;
defparam \processador|FD|BancoReg|registrador~1312 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N11
dffeas \processador|FD|BancoReg|registrador~320DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[26]~81_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1067_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~320DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~320DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~320DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1184 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1184_combout  = ( \processador|FD|BancoReg|registrador~320DUPLICATE_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~15_combout  & (\processador|FD|BancoReg|registrador~1312_combout )) # 
// (\processador|FD|fetchInstruction|ROM|memROM~15_combout  & (!\processador|FD|BancoReg|registrador~1312_combout  & !\processador|FD|fetchInstruction|ROM|memROM~7_combout )) ) ) # ( !\processador|FD|BancoReg|registrador~320DUPLICATE_q  & ( 
// (!\processador|FD|fetchInstruction|ROM|memROM~15_combout  & \processador|FD|BancoReg|registrador~1312_combout ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|registrador~1312_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~320DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1184_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1184 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1184 .lut_mask = 64'h0A0A0A0A5A0A5A0A;
defparam \processador|FD|BancoReg|registrador~1184 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N33
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[26]~13 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[26]~13_combout  = ( \processador|FD|BancoReg|registrador~1184_combout  & ( \processador|FD|BancoReg|Equal0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1184_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[26]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[26]~13 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaB[26]~13 .lut_mask = 64'h000000000F0F0F0F;
defparam \processador|FD|BancoReg|saidaB[26]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N21
cyclonev_lcell_comb \processador|FD|mux_RTimed|saida_MUX[26]~30 (
// Equation(s):
// \processador|FD|mux_RTimed|saida_MUX[26]~30_combout  = ( !\processador|UC|UC_ULA|ULActrl[1]~0_combout  & ( \processador|FD|BancoReg|saidaB[26]~13_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processador|UC|UC_ULA|ULActrl[1]~0_combout ),
	.dataf(!\processador|FD|BancoReg|saidaB[26]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|mux_RTimed|saida_MUX[26]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|mux_RTimed|saida_MUX[26]~30 .extended_lut = "off";
defparam \processador|FD|mux_RTimed|saida_MUX[26]~30 .lut_mask = 64'h00000000FFFF0000;
defparam \processador|FD|mux_RTimed|saida_MUX[26]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N21
cyclonev_lcell_comb \processador|FD|soma1inv|Add0~117 (
// Equation(s):
// \processador|FD|soma1inv|Add0~117_sumout  = SUM(( !\processador|FD|mux_RTimed|saida_MUX[27]~29_combout  $ ((((!\processador|UC|UC_ULA|ULActrl[2]~2_combout ) # (\processador|UC|Equal1~2_combout )) # (\processador|UC|Equal1~3_combout ))) ) + ( GND ) + ( 
// \processador|FD|soma1inv|Add0~122  ))
// \processador|FD|soma1inv|Add0~118  = CARRY(( !\processador|FD|mux_RTimed|saida_MUX[27]~29_combout  $ ((((!\processador|UC|UC_ULA|ULActrl[2]~2_combout ) # (\processador|UC|Equal1~2_combout )) # (\processador|UC|Equal1~3_combout ))) ) + ( GND ) + ( 
// \processador|FD|soma1inv|Add0~122  ))

	.dataa(!\processador|UC|Equal1~3_combout ),
	.datab(!\processador|UC|UC_ULA|ULActrl[2]~2_combout ),
	.datac(!\processador|UC|Equal1~2_combout ),
	.datad(!\processador|FD|mux_RTimed|saida_MUX[27]~29_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|soma1inv|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|soma1inv|Add0~117_sumout ),
	.cout(\processador|FD|soma1inv|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|soma1inv|Add0~117 .extended_lut = "off";
defparam \processador|FD|soma1inv|Add0~117 .lut_mask = 64'h0000FFFF000020DF;
defparam \processador|FD|soma1inv|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N36
cyclonev_lcell_comb \processador|FD|ULA_bit26|soma|Add1~0 (
// Equation(s):
// \processador|FD|ULA_bit26|soma|Add1~0_combout  = ( \processador|FD|ULA_bit24|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[26]~46_combout  & (\processador|FD|soma1inv|Add0~125_sumout  & (\processador|FD|BancoReg|saidaA[25]~47_combout  & 
// \processador|FD|soma1inv|Add0~121_sumout ))) # (\processador|FD|BancoReg|saidaA[26]~46_combout  & (((\processador|FD|soma1inv|Add0~125_sumout  & \processador|FD|BancoReg|saidaA[25]~47_combout )) # (\processador|FD|soma1inv|Add0~121_sumout ))) ) ) # ( 
// !\processador|FD|ULA_bit24|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[26]~46_combout  & (\processador|FD|soma1inv|Add0~121_sumout  & ((\processador|FD|BancoReg|saidaA[25]~47_combout ) # (\processador|FD|soma1inv|Add0~125_sumout )))) # 
// (\processador|FD|BancoReg|saidaA[26]~46_combout  & (((\processador|FD|soma1inv|Add0~121_sumout ) # (\processador|FD|BancoReg|saidaA[25]~47_combout )) # (\processador|FD|soma1inv|Add0~125_sumout ))) ) )

	.dataa(!\processador|FD|soma1inv|Add0~125_sumout ),
	.datab(!\processador|FD|BancoReg|saidaA[25]~47_combout ),
	.datac(!\processador|FD|BancoReg|saidaA[26]~46_combout ),
	.datad(!\processador|FD|soma1inv|Add0~121_sumout ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit24|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit26|soma|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit26|soma|Add1~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit26|soma|Add1~0 .lut_mask = 64'h077F077F011F011F;
defparam \processador|FD|ULA_bit26|soma|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N24
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[27]~7 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[27]~7_combout  = ( \processador|FD|ULA_bit26|soma|Add1~0_combout  & ( \processador|FD|muxULAram|saida_MUX[24]~0_combout  & ( (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & 
// ((!\processador|FD|BancoReg|saidaA[27]~45_combout  & (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & !\processador|FD|soma1inv|Add0~117_sumout )) # (\processador|FD|BancoReg|saidaA[27]~45_combout  & ((\processador|FD|soma1inv|Add0~117_sumout ))))) # 
// (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  $ (((\processador|FD|soma1inv|Add0~117_sumout ) # (\processador|FD|BancoReg|saidaA[27]~45_combout ))))) ) ) ) # ( 
// !\processador|FD|ULA_bit26|soma|Add1~0_combout  & ( \processador|FD|muxULAram|saida_MUX[24]~0_combout  & ( (!\processador|FD|BancoReg|saidaA[27]~45_combout  & (\processador|FD|soma1inv|Add0~117_sumout  & (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  $ 
// (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout )))) # (\processador|FD|BancoReg|saidaA[27]~45_combout  & ((!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  $ (\processador|FD|soma1inv|Add0~117_sumout 
// ))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((\processador|FD|soma1inv|Add0~117_sumout ) # (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ))))) ) ) )

	.dataa(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[27]~45_combout ),
	.datac(!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ),
	.datad(!\processador|FD|soma1inv|Add0~117_sumout ),
	.datae(!\processador|FD|ULA_bit26|soma|Add1~0_combout ),
	.dataf(!\processador|FD|muxULAram|saida_MUX[24]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[27]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[27]~7 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[27]~7 .lut_mask = 64'h000000002197C127;
defparam \processador|FD|muxULAram|saida_MUX[27]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y3_N2
dffeas \processador|FD|memRAM|ram~93 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[27]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~93 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~93 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N42
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[27]~80 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[27]~80_combout  = ( \processador|FD|memRAM|ram~93_q  & ( \processador|FD|saidaULA_final[0]~2_combout  & ( (\processador|UC|palavraControle[1]~0_combout ) # (\processador|FD|muxULAram|saida_MUX[27]~7_combout ) ) ) ) # ( 
// !\processador|FD|memRAM|ram~93_q  & ( \processador|FD|saidaULA_final[0]~2_combout  & ( \processador|FD|muxULAram|saida_MUX[27]~7_combout  ) ) ) # ( \processador|FD|memRAM|ram~93_q  & ( !\processador|FD|saidaULA_final[0]~2_combout  & ( 
// ((\processador|UC|palavraControle[1]~0_combout  & ((\processador|FD|memRAM|ram~61_q ) # (\processador|FD|saidaULA_final[0]~1_combout )))) # (\processador|FD|muxULAram|saida_MUX[27]~7_combout ) ) ) ) # ( !\processador|FD|memRAM|ram~93_q  & ( 
// !\processador|FD|saidaULA_final[0]~2_combout  & ( ((!\processador|FD|saidaULA_final[0]~1_combout  & (\processador|FD|memRAM|ram~61_q  & \processador|UC|palavraControle[1]~0_combout ))) # (\processador|FD|muxULAram|saida_MUX[27]~7_combout ) ) ) )

	.dataa(!\processador|FD|saidaULA_final[0]~1_combout ),
	.datab(!\processador|FD|memRAM|ram~61_q ),
	.datac(!\processador|FD|muxULAram|saida_MUX[27]~7_combout ),
	.datad(!\processador|UC|palavraControle[1]~0_combout ),
	.datae(!\processador|FD|memRAM|ram~93_q ),
	.dataf(!\processador|FD|saidaULA_final[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[27]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[27]~80 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[27]~80 .lut_mask = 64'h0F2F0F7F0F0F0FFF;
defparam \processador|FD|muxULAram|saida_MUX[27]~80 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N20
dffeas \processador|FD|BancoReg|registrador~321 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[27]~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1067_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~321_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~321 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~321 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y3_N5
dffeas \processador|FD|BancoReg|registrador~65 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[27]~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1066_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~65 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~65 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1308 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1308_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~16_combout  & ( (\processador|FD|BancoReg|registrador~65_q  & (!\processador|FD|fetchInstruction|ROM|memROM~7_combout  & 
// !\processador|FD|fetchInstruction|ROM|memROM~15_combout )) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~16_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~15_combout  ) )

	.dataa(!\processador|FD|BancoReg|registrador~65_q ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datac(gnd),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1308_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1308 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1308 .lut_mask = 64'h00FF00FF44004400;
defparam \processador|FD|BancoReg|registrador~1308 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1180 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1180_combout  = ( \processador|FD|BancoReg|registrador~1308_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~15_combout  ) ) # ( !\processador|FD|BancoReg|registrador~1308_combout  & ( 
// (!\processador|FD|fetchInstruction|ROM|memROM~7_combout  & (\processador|FD|fetchInstruction|ROM|memROM~15_combout  & \processador|FD|BancoReg|registrador~321_q )) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datad(!\processador|FD|BancoReg|registrador~321_q ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1308_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1180_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1180 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1180 .lut_mask = 64'h000A000AF0F0F0F0;
defparam \processador|FD|BancoReg|registrador~1180 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N18
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[27]~12 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[27]~12_combout  = ( \processador|FD|BancoReg|registrador~1180_combout  & ( \processador|FD|BancoReg|Equal0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1180_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[27]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[27]~12 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaB[27]~12 .lut_mask = 64'h0000000000FF00FF;
defparam \processador|FD|BancoReg|saidaB[27]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N6
cyclonev_lcell_comb \processador|FD|mux_RTimed|saida_MUX[27]~29 (
// Equation(s):
// \processador|FD|mux_RTimed|saida_MUX[27]~29_combout  = ( \processador|FD|BancoReg|saidaB[27]~12_combout  & ( !\processador|UC|UC_ULA|ULActrl[1]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|UC|UC_ULA|ULActrl[1]~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaB[27]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|mux_RTimed|saida_MUX[27]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|mux_RTimed|saida_MUX[27]~29 .extended_lut = "off";
defparam \processador|FD|mux_RTimed|saida_MUX[27]~29 .lut_mask = 64'h00000000FF00FF00;
defparam \processador|FD|mux_RTimed|saida_MUX[27]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N24
cyclonev_lcell_comb \processador|FD|soma1inv|Add0~113 (
// Equation(s):
// \processador|FD|soma1inv|Add0~113_sumout  = SUM(( !\processador|FD|mux_RTimed|saida_MUX[28]~28_combout  $ ((((!\processador|UC|UC_ULA|ULActrl[2]~2_combout ) # (\processador|UC|Equal1~2_combout )) # (\processador|UC|Equal1~3_combout ))) ) + ( GND ) + ( 
// \processador|FD|soma1inv|Add0~118  ))
// \processador|FD|soma1inv|Add0~114  = CARRY(( !\processador|FD|mux_RTimed|saida_MUX[28]~28_combout  $ ((((!\processador|UC|UC_ULA|ULActrl[2]~2_combout ) # (\processador|UC|Equal1~2_combout )) # (\processador|UC|Equal1~3_combout ))) ) + ( GND ) + ( 
// \processador|FD|soma1inv|Add0~118  ))

	.dataa(!\processador|UC|Equal1~3_combout ),
	.datab(!\processador|UC|UC_ULA|ULActrl[2]~2_combout ),
	.datac(!\processador|UC|Equal1~2_combout ),
	.datad(!\processador|FD|mux_RTimed|saida_MUX[28]~28_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|soma1inv|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|soma1inv|Add0~113_sumout ),
	.cout(\processador|FD|soma1inv|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|soma1inv|Add0~113 .extended_lut = "off";
defparam \processador|FD|soma1inv|Add0~113 .lut_mask = 64'h0000FFFF000020DF;
defparam \processador|FD|soma1inv|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N25
dffeas \processador|FD|BancoReg|registrador~322 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[28]~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1067_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~322_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~322 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~322 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N36
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[28]~44 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[28]~44_combout  = ( \processador|FD|BancoReg|registrador~322_q  & ( (\processador|FD|fetchInstruction|ROM|memROM~7_combout  & (!\processador|FD|BancoReg|saidaA[23]~2_combout  & 
// !\processador|FD|fetchInstruction|ROM|memROM~5_combout )) ) )

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datac(!\processador|FD|BancoReg|saidaA[23]~2_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~5_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~322_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[28]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[28]~44 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[28]~44 .lut_mask = 64'h0000000030003000;
defparam \processador|FD|BancoReg|saidaA[28]~44 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N39
cyclonev_lcell_comb \processador|FD|ULA_bit25|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit25|Muxao|saida_MUX~0_combout  = ( \processador|FD|BancoReg|saidaA[25]~47_combout  & ( \processador|FD|soma1inv|Add0~125_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|soma1inv|Add0~125_sumout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaA[25]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit25|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit25|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit25|Muxao|saida_MUX~0 .lut_mask = 64'h0000000000FF00FF;
defparam \processador|FD|ULA_bit25|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N3
cyclonev_lcell_comb \processador|FD|ULA_bit25|soma|Add0~0 (
// Equation(s):
// \processador|FD|ULA_bit25|soma|Add0~0_combout  = ( \processador|FD|soma1inv|Add0~125_sumout  & ( !\processador|FD|BancoReg|saidaA[25]~47_combout  ) ) # ( !\processador|FD|soma1inv|Add0~125_sumout  & ( \processador|FD|BancoReg|saidaA[25]~47_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|saidaA[25]~47_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|soma1inv|Add0~125_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit25|soma|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit25|soma|Add0~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit25|soma|Add0~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \processador|FD|ULA_bit25|soma|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N6
cyclonev_lcell_comb \processador|FD|ULA_bit25|soma|Add1~0 (
// Equation(s):
// \processador|FD|ULA_bit25|soma|Add1~0_combout  = ( \processador|FD|soma1inv|Add0~5_sumout  & ( \processador|FD|ULA_bit22|soma|Add1~0_combout  & ( (\processador|FD|ULA_bit25|soma|Add0~0_combout  & ((!\processador|FD|BancoReg|saidaA[23]~4_combout  & 
// (\processador|FD|BancoReg|saidaA[24]~3_combout  & \processador|FD|soma1inv|Add0~1_sumout )) # (\processador|FD|BancoReg|saidaA[23]~4_combout  & ((\processador|FD|soma1inv|Add0~1_sumout ) # (\processador|FD|BancoReg|saidaA[24]~3_combout ))))) ) ) ) # ( 
// !\processador|FD|soma1inv|Add0~5_sumout  & ( \processador|FD|ULA_bit22|soma|Add1~0_combout  & ( (\processador|FD|BancoReg|saidaA[24]~3_combout  & (\processador|FD|soma1inv|Add0~1_sumout  & \processador|FD|ULA_bit25|soma|Add0~0_combout )) ) ) ) # ( 
// \processador|FD|soma1inv|Add0~5_sumout  & ( !\processador|FD|ULA_bit22|soma|Add1~0_combout  & ( (\processador|FD|ULA_bit25|soma|Add0~0_combout  & ((\processador|FD|soma1inv|Add0~1_sumout ) # (\processador|FD|BancoReg|saidaA[24]~3_combout ))) ) ) ) # ( 
// !\processador|FD|soma1inv|Add0~5_sumout  & ( !\processador|FD|ULA_bit22|soma|Add1~0_combout  & ( (\processador|FD|ULA_bit25|soma|Add0~0_combout  & ((!\processador|FD|BancoReg|saidaA[23]~4_combout  & (\processador|FD|BancoReg|saidaA[24]~3_combout  & 
// \processador|FD|soma1inv|Add0~1_sumout )) # (\processador|FD|BancoReg|saidaA[23]~4_combout  & ((\processador|FD|soma1inv|Add0~1_sumout ) # (\processador|FD|BancoReg|saidaA[24]~3_combout ))))) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[23]~4_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[24]~3_combout ),
	.datac(!\processador|FD|soma1inv|Add0~1_sumout ),
	.datad(!\processador|FD|ULA_bit25|soma|Add0~0_combout ),
	.datae(!\processador|FD|soma1inv|Add0~5_sumout ),
	.dataf(!\processador|FD|ULA_bit22|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit25|soma|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit25|soma|Add1~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit25|soma|Add1~0 .lut_mask = 64'h0017003F00030017;
defparam \processador|FD|ULA_bit25|soma|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N42
cyclonev_lcell_comb \processador|FD|ULA_bit27|soma|Add1~0 (
// Equation(s):
// \processador|FD|ULA_bit27|soma|Add1~0_combout  = ( \processador|FD|ULA_bit25|Muxao|saida_MUX~0_combout  & ( \processador|FD|ULA_bit25|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[27]~45_combout  & ((!\processador|FD|soma1inv|Add0~117_sumout 
// ) # ((!\processador|FD|BancoReg|saidaA[26]~46_combout  & !\processador|FD|soma1inv|Add0~121_sumout )))) # (\processador|FD|BancoReg|saidaA[27]~45_combout  & (!\processador|FD|BancoReg|saidaA[26]~46_combout  & (!\processador|FD|soma1inv|Add0~121_sumout  & 
// !\processador|FD|soma1inv|Add0~117_sumout ))) ) ) ) # ( !\processador|FD|ULA_bit25|Muxao|saida_MUX~0_combout  & ( \processador|FD|ULA_bit25|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[27]~45_combout  & 
// ((!\processador|FD|soma1inv|Add0~117_sumout ) # ((!\processador|FD|BancoReg|saidaA[26]~46_combout  & !\processador|FD|soma1inv|Add0~121_sumout )))) # (\processador|FD|BancoReg|saidaA[27]~45_combout  & (!\processador|FD|BancoReg|saidaA[26]~46_combout  & 
// (!\processador|FD|soma1inv|Add0~121_sumout  & !\processador|FD|soma1inv|Add0~117_sumout ))) ) ) ) # ( \processador|FD|ULA_bit25|Muxao|saida_MUX~0_combout  & ( !\processador|FD|ULA_bit25|soma|Add1~0_combout  & ( 
// (!\processador|FD|BancoReg|saidaA[27]~45_combout  & ((!\processador|FD|soma1inv|Add0~117_sumout ) # ((!\processador|FD|BancoReg|saidaA[26]~46_combout  & !\processador|FD|soma1inv|Add0~121_sumout )))) # (\processador|FD|BancoReg|saidaA[27]~45_combout  & 
// (!\processador|FD|BancoReg|saidaA[26]~46_combout  & (!\processador|FD|soma1inv|Add0~121_sumout  & !\processador|FD|soma1inv|Add0~117_sumout ))) ) ) ) # ( !\processador|FD|ULA_bit25|Muxao|saida_MUX~0_combout  & ( 
// !\processador|FD|ULA_bit25|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[27]~45_combout  & ((!\processador|FD|BancoReg|saidaA[26]~46_combout ) # ((!\processador|FD|soma1inv|Add0~121_sumout ) # (!\processador|FD|soma1inv|Add0~117_sumout )))) # 
// (\processador|FD|BancoReg|saidaA[27]~45_combout  & (!\processador|FD|soma1inv|Add0~117_sumout  & ((!\processador|FD|BancoReg|saidaA[26]~46_combout ) # (!\processador|FD|soma1inv|Add0~121_sumout )))) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[26]~46_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[27]~45_combout ),
	.datac(!\processador|FD|soma1inv|Add0~121_sumout ),
	.datad(!\processador|FD|soma1inv|Add0~117_sumout ),
	.datae(!\processador|FD|ULA_bit25|Muxao|saida_MUX~0_combout ),
	.dataf(!\processador|FD|ULA_bit25|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit27|soma|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit27|soma|Add1~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit27|soma|Add1~0 .lut_mask = 64'hFEC8EC80EC80EC80;
defparam \processador|FD|ULA_bit27|soma|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N48
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[28]~9 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[28]~9_combout  = ( \processador|FD|BancoReg|saidaA[28]~44_combout  & ( \processador|FD|ULA_bit27|soma|Add1~0_combout  & ( (\processador|FD|muxULAram|saida_MUX[24]~0_combout  & 
// ((!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & (!\processador|FD|soma1inv|Add0~113_sumout  $ (\processador|UC|UC_ULA|ULActrl[0]~1_combout ))) # (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & ((\processador|UC|UC_ULA|ULActrl[0]~1_combout ) # 
// (\processador|FD|soma1inv|Add0~113_sumout ))))) ) ) ) # ( !\processador|FD|BancoReg|saidaA[28]~44_combout  & ( \processador|FD|ULA_bit27|soma|Add1~0_combout  & ( (\processador|FD|muxULAram|saida_MUX[24]~0_combout  & 
// (\processador|FD|soma1inv|Add0~113_sumout  & (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  $ (\processador|UC|UC_ULA|ULActrl[0]~1_combout )))) ) ) ) # ( \processador|FD|BancoReg|saidaA[28]~44_combout  & ( 
// !\processador|FD|ULA_bit27|soma|Add1~0_combout  & ( (\processador|FD|muxULAram|saida_MUX[24]~0_combout  & ((!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((\processador|FD|soma1inv|Add0~113_sumout ))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & 
// (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout )))) ) ) ) # ( !\processador|FD|BancoReg|saidaA[28]~44_combout  & ( !\processador|FD|ULA_bit27|soma|Add1~0_combout  & ( (\processador|FD|muxULAram|saida_MUX[24]~0_combout  & 
// ((!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & (!\processador|FD|soma1inv|Add0~113_sumout )) # (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & (\processador|FD|soma1inv|Add0~113_sumout  & \processador|UC|UC_ULA|ULActrl[0]~1_combout )))) ) ) )

	.dataa(!\processador|FD|muxULAram|saida_MUX[24]~0_combout ),
	.datab(!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ),
	.datac(!\processador|FD|soma1inv|Add0~113_sumout ),
	.datad(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.datae(!\processador|FD|BancoReg|saidaA[28]~44_combout ),
	.dataf(!\processador|FD|ULA_bit27|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[28]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[28]~9 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[28]~9 .lut_mask = 64'h4041051104014115;
defparam \processador|FD|muxULAram|saida_MUX[28]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N27
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[28]~79 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[28]~79_combout  = ( \processador|FD|saidaULA_final[0]~1_combout  & ( \processador|FD|saidaULA_final[0]~2_combout  & ( ((\processador|UC|palavraControle[1]~0_combout  & \processador|FD|memRAM|ram~94_q )) # 
// (\processador|FD|muxULAram|saida_MUX[28]~9_combout ) ) ) ) # ( !\processador|FD|saidaULA_final[0]~1_combout  & ( \processador|FD|saidaULA_final[0]~2_combout  & ( ((\processador|UC|palavraControle[1]~0_combout  & \processador|FD|memRAM|ram~94_q )) # 
// (\processador|FD|muxULAram|saida_MUX[28]~9_combout ) ) ) ) # ( \processador|FD|saidaULA_final[0]~1_combout  & ( !\processador|FD|saidaULA_final[0]~2_combout  & ( ((\processador|UC|palavraControle[1]~0_combout  & \processador|FD|memRAM|ram~94_q )) # 
// (\processador|FD|muxULAram|saida_MUX[28]~9_combout ) ) ) ) # ( !\processador|FD|saidaULA_final[0]~1_combout  & ( !\processador|FD|saidaULA_final[0]~2_combout  & ( ((\processador|FD|memRAM|ram~62_q  & \processador|UC|palavraControle[1]~0_combout )) # 
// (\processador|FD|muxULAram|saida_MUX[28]~9_combout ) ) ) )

	.dataa(!\processador|FD|memRAM|ram~62_q ),
	.datab(!\processador|UC|palavraControle[1]~0_combout ),
	.datac(!\processador|FD|memRAM|ram~94_q ),
	.datad(!\processador|FD|muxULAram|saida_MUX[28]~9_combout ),
	.datae(!\processador|FD|saidaULA_final[0]~1_combout ),
	.dataf(!\processador|FD|saidaULA_final[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[28]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[28]~79 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[28]~79 .lut_mask = 64'h11FF03FF03FF03FF;
defparam \processador|FD|muxULAram|saida_MUX[28]~79 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N52
dffeas \processador|FD|BancoReg|registrador~66 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[28]~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1066_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~66 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~66 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N21
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1304 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1304_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~16_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~15_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~7_combout  & 
// \processador|FD|BancoReg|registrador~66_q )) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~16_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~15_combout  ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datac(!\processador|FD|BancoReg|registrador~66_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1304_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1304 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1304 .lut_mask = 64'h5555555508080808;
defparam \processador|FD|BancoReg|registrador~1304 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1176 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1176_combout  = ( \processador|FD|BancoReg|registrador~322_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~15_combout  & ((\processador|FD|BancoReg|registrador~1304_combout ))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~15_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~7_combout  & !\processador|FD|BancoReg|registrador~1304_combout )) ) ) # ( !\processador|FD|BancoReg|registrador~322_q  & ( 
// (!\processador|FD|fetchInstruction|ROM|memROM~15_combout  & \processador|FD|BancoReg|registrador~1304_combout ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1304_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~322_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1176_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1176 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1176 .lut_mask = 64'h0A0A0A0A4A4A4A4A;
defparam \processador|FD|BancoReg|registrador~1176 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N42
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[28]~11 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[28]~11_combout  = ( \processador|FD|BancoReg|registrador~1176_combout  & ( \processador|FD|BancoReg|Equal0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1176_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[28]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[28]~11 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaB[28]~11 .lut_mask = 64'h000000000F0F0F0F;
defparam \processador|FD|BancoReg|saidaB[28]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N15
cyclonev_lcell_comb \processador|FD|mux_RTimed|saida_MUX[28]~28 (
// Equation(s):
// \processador|FD|mux_RTimed|saida_MUX[28]~28_combout  = ( \processador|FD|BancoReg|saidaB[28]~11_combout  & ( !\processador|UC|UC_ULA|ULActrl[1]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|UC|UC_ULA|ULActrl[1]~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaB[28]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|mux_RTimed|saida_MUX[28]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|mux_RTimed|saida_MUX[28]~28 .extended_lut = "off";
defparam \processador|FD|mux_RTimed|saida_MUX[28]~28 .lut_mask = 64'h00000000FF00FF00;
defparam \processador|FD|mux_RTimed|saida_MUX[28]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N27
cyclonev_lcell_comb \processador|FD|soma1inv|Add0~109 (
// Equation(s):
// \processador|FD|soma1inv|Add0~109_sumout  = SUM(( GND ) + ( !\processador|FD|mux_RTimed|saida_MUX[29]~27_combout  $ ((((!\processador|UC|UC_ULA|ULActrl[2]~2_combout ) # (\processador|UC|Equal1~2_combout )) # (\processador|UC|Equal1~3_combout ))) ) + ( 
// \processador|FD|soma1inv|Add0~114  ))
// \processador|FD|soma1inv|Add0~110  = CARRY(( GND ) + ( !\processador|FD|mux_RTimed|saida_MUX[29]~27_combout  $ ((((!\processador|UC|UC_ULA|ULActrl[2]~2_combout ) # (\processador|UC|Equal1~2_combout )) # (\processador|UC|Equal1~3_combout ))) ) + ( 
// \processador|FD|soma1inv|Add0~114  ))

	.dataa(!\processador|UC|Equal1~3_combout ),
	.datab(!\processador|UC|UC_ULA|ULActrl[2]~2_combout ),
	.datac(!\processador|UC|Equal1~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|mux_RTimed|saida_MUX[29]~27_combout ),
	.datag(gnd),
	.cin(\processador|FD|soma1inv|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|soma1inv|Add0~109_sumout ),
	.cout(\processador|FD|soma1inv|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|soma1inv|Add0~109 .extended_lut = "off";
defparam \processador|FD|soma1inv|Add0~109 .lut_mask = 64'h0000DF2000000000;
defparam \processador|FD|soma1inv|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N54
cyclonev_lcell_comb \processador|FD|ULA_bit26|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit26|Muxao|saida_MUX~0_combout  = ( \processador|FD|soma1inv|Add0~121_sumout  & ( \processador|FD|BancoReg|saidaA[26]~46_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|BancoReg|saidaA[26]~46_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|soma1inv|Add0~121_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit26|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit26|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit26|Muxao|saida_MUX~0 .lut_mask = 64'h0000000000FF00FF;
defparam \processador|FD|ULA_bit26|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N3
cyclonev_lcell_comb \processador|FD|ULA_bit26|soma|Add0~0 (
// Equation(s):
// \processador|FD|ULA_bit26|soma|Add0~0_combout  = ( \processador|FD|soma1inv|Add0~121_sumout  & ( !\processador|FD|BancoReg|saidaA[26]~46_combout  ) ) # ( !\processador|FD|soma1inv|Add0~121_sumout  & ( \processador|FD|BancoReg|saidaA[26]~46_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|BancoReg|saidaA[26]~46_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|soma1inv|Add0~121_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit26|soma|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit26|soma|Add0~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit26|soma|Add0~0 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \processador|FD|ULA_bit26|soma|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N18
cyclonev_lcell_comb \processador|FD|ULA_bit26|soma|Add1~1 (
// Equation(s):
// \processador|FD|ULA_bit26|soma|Add1~1_combout  = ( \processador|FD|ULA_bit26|soma|Add0~0_combout  & ( \processador|FD|ULA_bit23|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[25]~47_combout  & (\processador|FD|BancoReg|saidaA[24]~3_combout  & 
// (\processador|FD|soma1inv|Add0~125_sumout  & \processador|FD|soma1inv|Add0~1_sumout ))) # (\processador|FD|BancoReg|saidaA[25]~47_combout  & (((\processador|FD|BancoReg|saidaA[24]~3_combout  & \processador|FD|soma1inv|Add0~1_sumout )) # 
// (\processador|FD|soma1inv|Add0~125_sumout ))) ) ) ) # ( \processador|FD|ULA_bit26|soma|Add0~0_combout  & ( !\processador|FD|ULA_bit23|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[25]~47_combout  & (\processador|FD|soma1inv|Add0~125_sumout  & 
// ((\processador|FD|soma1inv|Add0~1_sumout ) # (\processador|FD|BancoReg|saidaA[24]~3_combout )))) # (\processador|FD|BancoReg|saidaA[25]~47_combout  & (((\processador|FD|soma1inv|Add0~1_sumout ) # (\processador|FD|soma1inv|Add0~125_sumout )) # 
// (\processador|FD|BancoReg|saidaA[24]~3_combout ))) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[24]~3_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[25]~47_combout ),
	.datac(!\processador|FD|soma1inv|Add0~125_sumout ),
	.datad(!\processador|FD|soma1inv|Add0~1_sumout ),
	.datae(!\processador|FD|ULA_bit26|soma|Add0~0_combout ),
	.dataf(!\processador|FD|ULA_bit23|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit26|soma|Add1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit26|soma|Add1~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit26|soma|Add1~1 .lut_mask = 64'h0000173F00000317;
defparam \processador|FD|ULA_bit26|soma|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N24
cyclonev_lcell_comb \processador|FD|ULA_bit28|soma|Add1~0 (
// Equation(s):
// \processador|FD|ULA_bit28|soma|Add1~0_combout  = ( \processador|FD|ULA_bit26|Muxao|saida_MUX~0_combout  & ( \processador|FD|ULA_bit26|soma|Add1~1_combout  & ( (!\processador|FD|BancoReg|saidaA[28]~44_combout  & ((!\processador|FD|soma1inv|Add0~113_sumout 
// ) # ((!\processador|FD|BancoReg|saidaA[27]~45_combout  & !\processador|FD|soma1inv|Add0~117_sumout )))) # (\processador|FD|BancoReg|saidaA[28]~44_combout  & (!\processador|FD|BancoReg|saidaA[27]~45_combout  & (!\processador|FD|soma1inv|Add0~117_sumout  & 
// !\processador|FD|soma1inv|Add0~113_sumout ))) ) ) ) # ( !\processador|FD|ULA_bit26|Muxao|saida_MUX~0_combout  & ( \processador|FD|ULA_bit26|soma|Add1~1_combout  & ( (!\processador|FD|BancoReg|saidaA[28]~44_combout  & 
// ((!\processador|FD|soma1inv|Add0~113_sumout ) # ((!\processador|FD|BancoReg|saidaA[27]~45_combout  & !\processador|FD|soma1inv|Add0~117_sumout )))) # (\processador|FD|BancoReg|saidaA[28]~44_combout  & (!\processador|FD|BancoReg|saidaA[27]~45_combout  & 
// (!\processador|FD|soma1inv|Add0~117_sumout  & !\processador|FD|soma1inv|Add0~113_sumout ))) ) ) ) # ( \processador|FD|ULA_bit26|Muxao|saida_MUX~0_combout  & ( !\processador|FD|ULA_bit26|soma|Add1~1_combout  & ( 
// (!\processador|FD|BancoReg|saidaA[28]~44_combout  & ((!\processador|FD|soma1inv|Add0~113_sumout ) # ((!\processador|FD|BancoReg|saidaA[27]~45_combout  & !\processador|FD|soma1inv|Add0~117_sumout )))) # (\processador|FD|BancoReg|saidaA[28]~44_combout  & 
// (!\processador|FD|BancoReg|saidaA[27]~45_combout  & (!\processador|FD|soma1inv|Add0~117_sumout  & !\processador|FD|soma1inv|Add0~113_sumout ))) ) ) ) # ( !\processador|FD|ULA_bit26|Muxao|saida_MUX~0_combout  & ( 
// !\processador|FD|ULA_bit26|soma|Add1~1_combout  & ( (!\processador|FD|BancoReg|saidaA[28]~44_combout  & ((!\processador|FD|BancoReg|saidaA[27]~45_combout ) # ((!\processador|FD|soma1inv|Add0~117_sumout ) # (!\processador|FD|soma1inv|Add0~113_sumout )))) # 
// (\processador|FD|BancoReg|saidaA[28]~44_combout  & (!\processador|FD|soma1inv|Add0~113_sumout  & ((!\processador|FD|BancoReg|saidaA[27]~45_combout ) # (!\processador|FD|soma1inv|Add0~117_sumout )))) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[28]~44_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[27]~45_combout ),
	.datac(!\processador|FD|soma1inv|Add0~117_sumout ),
	.datad(!\processador|FD|soma1inv|Add0~113_sumout ),
	.datae(!\processador|FD|ULA_bit26|Muxao|saida_MUX~0_combout ),
	.dataf(!\processador|FD|ULA_bit26|soma|Add1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit28|soma|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit28|soma|Add1~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit28|soma|Add1~0 .lut_mask = 64'hFEA8EA80EA80EA80;
defparam \processador|FD|ULA_bit28|soma|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N0
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[29]~11 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[29]~11_combout  = ( \processador|FD|soma1inv|Add0~109_sumout  & ( \processador|FD|ULA_bit28|soma|Add1~0_combout  & ( (\processador|FD|muxULAram|saida_MUX[24]~0_combout  & 
// ((!\processador|FD|BancoReg|saidaA[29]~43_combout  & (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  $ (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ))) # (\processador|FD|BancoReg|saidaA[29]~43_combout  & 
// ((\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout ))))) ) ) ) # ( !\processador|FD|soma1inv|Add0~109_sumout  & ( \processador|FD|ULA_bit28|soma|Add1~0_combout  & ( 
// (\processador|FD|muxULAram|saida_MUX[24]~0_combout  & (\processador|FD|BancoReg|saidaA[29]~43_combout  & (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  $ (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout )))) ) ) ) # ( 
// \processador|FD|soma1inv|Add0~109_sumout  & ( !\processador|FD|ULA_bit28|soma|Add1~0_combout  & ( (\processador|FD|muxULAram|saida_MUX[24]~0_combout  & ((!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (\processador|FD|BancoReg|saidaA[29]~43_combout )) # 
// (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ))))) ) ) ) # ( !\processador|FD|soma1inv|Add0~109_sumout  & ( !\processador|FD|ULA_bit28|soma|Add1~0_combout  & ( 
// (\processador|FD|muxULAram|saida_MUX[24]~0_combout  & ((!\processador|FD|BancoReg|saidaA[29]~43_combout  & ((!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ))) # (\processador|FD|BancoReg|saidaA[29]~43_combout  & 
// (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & \processador|FD|ULA_bit17|Muxao|Equal1~0_combout )))) ) ) )

	.dataa(!\processador|FD|muxULAram|saida_MUX[24]~0_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[29]~43_combout ),
	.datac(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.datad(!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ),
	.datae(!\processador|FD|soma1inv|Add0~109_sumout ),
	.dataf(!\processador|FD|ULA_bit28|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[29]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[29]~11 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[29]~11 .lut_mask = 64'h4401101510014115;
defparam \processador|FD|muxULAram|saida_MUX[29]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N3
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[29]~78 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[29]~78_combout  = ( \processador|UC|palavraControle[1]~0_combout  & ( \processador|FD|saidaULA_final[0]~2_combout  & ( (\processador|FD|muxULAram|saida_MUX[29]~11_combout ) # (\processador|FD|memRAM|ram~95_q ) ) ) ) # ( 
// !\processador|UC|palavraControle[1]~0_combout  & ( \processador|FD|saidaULA_final[0]~2_combout  & ( \processador|FD|muxULAram|saida_MUX[29]~11_combout  ) ) ) # ( \processador|UC|palavraControle[1]~0_combout  & ( 
// !\processador|FD|saidaULA_final[0]~2_combout  & ( ((!\processador|FD|saidaULA_final[0]~1_combout  & ((\processador|FD|memRAM|ram~63_q ))) # (\processador|FD|saidaULA_final[0]~1_combout  & (\processador|FD|memRAM|ram~95_q ))) # 
// (\processador|FD|muxULAram|saida_MUX[29]~11_combout ) ) ) ) # ( !\processador|UC|palavraControle[1]~0_combout  & ( !\processador|FD|saidaULA_final[0]~2_combout  & ( \processador|FD|muxULAram|saida_MUX[29]~11_combout  ) ) )

	.dataa(!\processador|FD|memRAM|ram~95_q ),
	.datab(!\processador|FD|memRAM|ram~63_q ),
	.datac(!\processador|FD|muxULAram|saida_MUX[29]~11_combout ),
	.datad(!\processador|FD|saidaULA_final[0]~1_combout ),
	.datae(!\processador|UC|palavraControle[1]~0_combout ),
	.dataf(!\processador|FD|saidaULA_final[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[29]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[29]~78 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[29]~78 .lut_mask = 64'h0F0F3F5F0F0F5F5F;
defparam \processador|FD|muxULAram|saida_MUX[29]~78 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N2
dffeas \processador|FD|BancoReg|registrador~323 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[29]~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1067_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~323_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~323 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~323 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N45
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[29]~43 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[29]~43_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( (\processador|FD|BancoReg|registrador~323_q  & (!\processador|FD|fetchInstruction|ROM|memROM~5_combout  & 
// !\processador|FD|BancoReg|saidaA[23]~2_combout )) ) )

	.dataa(!\processador|FD|BancoReg|registrador~323_q ),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~5_combout ),
	.datad(!\processador|FD|BancoReg|saidaA[23]~2_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[29]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[29]~43 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[29]~43 .lut_mask = 64'h0000000050005000;
defparam \processador|FD|BancoReg|saidaA[29]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N30
cyclonev_lcell_comb \processador|FD|soma1inv|Add0~105 (
// Equation(s):
// \processador|FD|soma1inv|Add0~105_sumout  = SUM(( !\processador|FD|mux_RTimed|saida_MUX[30]~26_combout  $ ((((!\processador|UC|UC_ULA|ULActrl[2]~2_combout ) # (\processador|UC|Equal1~2_combout )) # (\processador|UC|Equal1~3_combout ))) ) + ( GND ) + ( 
// \processador|FD|soma1inv|Add0~110  ))
// \processador|FD|soma1inv|Add0~106  = CARRY(( !\processador|FD|mux_RTimed|saida_MUX[30]~26_combout  $ ((((!\processador|UC|UC_ULA|ULActrl[2]~2_combout ) # (\processador|UC|Equal1~2_combout )) # (\processador|UC|Equal1~3_combout ))) ) + ( GND ) + ( 
// \processador|FD|soma1inv|Add0~110  ))

	.dataa(!\processador|UC|Equal1~3_combout ),
	.datab(!\processador|UC|UC_ULA|ULActrl[2]~2_combout ),
	.datac(!\processador|UC|Equal1~2_combout ),
	.datad(!\processador|FD|mux_RTimed|saida_MUX[30]~26_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|soma1inv|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|soma1inv|Add0~105_sumout ),
	.cout(\processador|FD|soma1inv|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|soma1inv|Add0~105 .extended_lut = "off";
defparam \processador|FD|soma1inv|Add0~105 .lut_mask = 64'h0000FFFF000020DF;
defparam \processador|FD|soma1inv|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N30
cyclonev_lcell_comb \processador|FD|ULA_bit30|soma|Add1~1 (
// Equation(s):
// \processador|FD|ULA_bit30|soma|Add1~1_combout  = ( \processador|FD|ULA_bit28|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[30]~42_combout  & (\processador|FD|BancoReg|saidaA[29]~43_combout  & (\processador|FD|soma1inv|Add0~105_sumout  & 
// \processador|FD|soma1inv|Add0~109_sumout ))) # (\processador|FD|BancoReg|saidaA[30]~42_combout  & (((\processador|FD|BancoReg|saidaA[29]~43_combout  & \processador|FD|soma1inv|Add0~109_sumout )) # (\processador|FD|soma1inv|Add0~105_sumout ))) ) ) # ( 
// !\processador|FD|ULA_bit28|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[30]~42_combout  & (\processador|FD|soma1inv|Add0~105_sumout  & ((\processador|FD|soma1inv|Add0~109_sumout ) # (\processador|FD|BancoReg|saidaA[29]~43_combout )))) # 
// (\processador|FD|BancoReg|saidaA[30]~42_combout  & (((\processador|FD|soma1inv|Add0~109_sumout ) # (\processador|FD|soma1inv|Add0~105_sumout )) # (\processador|FD|BancoReg|saidaA[29]~43_combout ))) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[30]~42_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[29]~43_combout ),
	.datac(!\processador|FD|soma1inv|Add0~105_sumout ),
	.datad(!\processador|FD|soma1inv|Add0~109_sumout ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit28|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit30|soma|Add1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit30|soma|Add1~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit30|soma|Add1~1 .lut_mask = 64'h175F175F05170517;
defparam \processador|FD|ULA_bit30|soma|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N12
cyclonev_lcell_comb \processador|FD|saidaULA_final[0]~2 (
// Equation(s):
// \processador|FD|saidaULA_final[0]~2_combout  = ( \processador|FD|soma1inv|Add0~101_sumout  & ( \processador|FD|ULA_bit30|soma|Add1~1_combout  & ( (\processador|FD|saidaULA_final~0_combout  & ((!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & 
// (\processador|FD|BancoReg|saidaA[31]~41_combout )) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ))))) ) ) ) # ( !\processador|FD|soma1inv|Add0~101_sumout  & ( 
// \processador|FD|ULA_bit30|soma|Add1~1_combout  & ( (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & (\processador|FD|saidaULA_final~0_combout  & ((!\processador|FD|BancoReg|saidaA[31]~41_combout ) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout )))) ) 
// ) ) # ( \processador|FD|soma1inv|Add0~101_sumout  & ( !\processador|FD|ULA_bit30|soma|Add1~1_combout  & ( (\processador|FD|saidaULA_final~0_combout  & ((!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout 
// ))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (!\processador|FD|BancoReg|saidaA[31]~41_combout  & \processador|FD|ULA_bit17|Muxao|Equal1~0_combout )))) ) ) ) # ( !\processador|FD|soma1inv|Add0~101_sumout  & ( 
// !\processador|FD|ULA_bit30|soma|Add1~1_combout  & ( (\processador|FD|BancoReg|saidaA[31]~41_combout  & (\processador|FD|saidaULA_final~0_combout  & (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  $ (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout )))) ) ) 
// )

	.dataa(!\processador|FD|BancoReg|saidaA[31]~41_combout ),
	.datab(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.datac(!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ),
	.datad(!\processador|FD|saidaULA_final~0_combout ),
	.datae(!\processador|FD|soma1inv|Add0~101_sumout ),
	.dataf(!\processador|FD|ULA_bit30|soma|Add1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|saidaULA_final[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|saidaULA_final[0]~2 .extended_lut = "off";
defparam \processador|FD|saidaULA_final[0]~2 .lut_mask = 64'h004100C2000B0047;
defparam \processador|FD|saidaULA_final[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N9
cyclonev_lcell_comb \processador|FD|ULA_bit27|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit27|Muxao|saida_MUX~0_combout  = ( \processador|FD|soma1inv|Add0~117_sumout  & ( \processador|FD|BancoReg|saidaA[27]~45_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|BancoReg|saidaA[27]~45_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|soma1inv|Add0~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit27|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit27|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit27|Muxao|saida_MUX~0 .lut_mask = 64'h0000000000FF00FF;
defparam \processador|FD|ULA_bit27|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N12
cyclonev_lcell_comb \processador|FD|ULA_bit27|soma|Add0~0 (
// Equation(s):
// \processador|FD|ULA_bit27|soma|Add0~0_combout  = ( \processador|FD|soma1inv|Add0~117_sumout  & ( !\processador|FD|BancoReg|saidaA[27]~45_combout  ) ) # ( !\processador|FD|soma1inv|Add0~117_sumout  & ( \processador|FD|BancoReg|saidaA[27]~45_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|BancoReg|saidaA[27]~45_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|soma1inv|Add0~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit27|soma|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit27|soma|Add0~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit27|soma|Add0~0 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \processador|FD|ULA_bit27|soma|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N48
cyclonev_lcell_comb \processador|FD|ULA_bit27|soma|Add1~1 (
// Equation(s):
// \processador|FD|ULA_bit27|soma|Add1~1_combout  = ( \processador|FD|ULA_bit27|soma|Add0~0_combout  & ( \processador|FD|ULA_bit24|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[26]~46_combout  & (\processador|FD|BancoReg|saidaA[25]~47_combout  & 
// (\processador|FD|soma1inv|Add0~121_sumout  & \processador|FD|soma1inv|Add0~125_sumout ))) # (\processador|FD|BancoReg|saidaA[26]~46_combout  & (((\processador|FD|BancoReg|saidaA[25]~47_combout  & \processador|FD|soma1inv|Add0~125_sumout )) # 
// (\processador|FD|soma1inv|Add0~121_sumout ))) ) ) ) # ( \processador|FD|ULA_bit27|soma|Add0~0_combout  & ( !\processador|FD|ULA_bit24|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[26]~46_combout  & (\processador|FD|soma1inv|Add0~121_sumout  & 
// ((\processador|FD|soma1inv|Add0~125_sumout ) # (\processador|FD|BancoReg|saidaA[25]~47_combout )))) # (\processador|FD|BancoReg|saidaA[26]~46_combout  & (((\processador|FD|soma1inv|Add0~125_sumout ) # (\processador|FD|soma1inv|Add0~121_sumout )) # 
// (\processador|FD|BancoReg|saidaA[25]~47_combout ))) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[25]~47_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[26]~46_combout ),
	.datac(!\processador|FD|soma1inv|Add0~121_sumout ),
	.datad(!\processador|FD|soma1inv|Add0~125_sumout ),
	.datae(!\processador|FD|ULA_bit27|soma|Add0~0_combout ),
	.dataf(!\processador|FD|ULA_bit24|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit27|soma|Add1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit27|soma|Add1~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit27|soma|Add1~1 .lut_mask = 64'h0000173F00000317;
defparam \processador|FD|ULA_bit27|soma|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N24
cyclonev_lcell_comb \processador|FD|ULA_bit29|soma|Add1~0 (
// Equation(s):
// \processador|FD|ULA_bit29|soma|Add1~0_combout  = ( \processador|FD|ULA_bit27|Muxao|saida_MUX~0_combout  & ( \processador|FD|ULA_bit27|soma|Add1~1_combout  & ( (!\processador|FD|BancoReg|saidaA[29]~43_combout  & ((!\processador|FD|soma1inv|Add0~109_sumout 
// ) # ((!\processador|FD|BancoReg|saidaA[28]~44_combout  & !\processador|FD|soma1inv|Add0~113_sumout )))) # (\processador|FD|BancoReg|saidaA[29]~43_combout  & (!\processador|FD|BancoReg|saidaA[28]~44_combout  & (!\processador|FD|soma1inv|Add0~109_sumout  & 
// !\processador|FD|soma1inv|Add0~113_sumout ))) ) ) ) # ( !\processador|FD|ULA_bit27|Muxao|saida_MUX~0_combout  & ( \processador|FD|ULA_bit27|soma|Add1~1_combout  & ( (!\processador|FD|BancoReg|saidaA[29]~43_combout  & 
// ((!\processador|FD|soma1inv|Add0~109_sumout ) # ((!\processador|FD|BancoReg|saidaA[28]~44_combout  & !\processador|FD|soma1inv|Add0~113_sumout )))) # (\processador|FD|BancoReg|saidaA[29]~43_combout  & (!\processador|FD|BancoReg|saidaA[28]~44_combout  & 
// (!\processador|FD|soma1inv|Add0~109_sumout  & !\processador|FD|soma1inv|Add0~113_sumout ))) ) ) ) # ( \processador|FD|ULA_bit27|Muxao|saida_MUX~0_combout  & ( !\processador|FD|ULA_bit27|soma|Add1~1_combout  & ( 
// (!\processador|FD|BancoReg|saidaA[29]~43_combout  & ((!\processador|FD|soma1inv|Add0~109_sumout ) # ((!\processador|FD|BancoReg|saidaA[28]~44_combout  & !\processador|FD|soma1inv|Add0~113_sumout )))) # (\processador|FD|BancoReg|saidaA[29]~43_combout  & 
// (!\processador|FD|BancoReg|saidaA[28]~44_combout  & (!\processador|FD|soma1inv|Add0~109_sumout  & !\processador|FD|soma1inv|Add0~113_sumout ))) ) ) ) # ( !\processador|FD|ULA_bit27|Muxao|saida_MUX~0_combout  & ( 
// !\processador|FD|ULA_bit27|soma|Add1~1_combout  & ( (!\processador|FD|BancoReg|saidaA[29]~43_combout  & ((!\processador|FD|BancoReg|saidaA[28]~44_combout ) # ((!\processador|FD|soma1inv|Add0~109_sumout ) # (!\processador|FD|soma1inv|Add0~113_sumout )))) # 
// (\processador|FD|BancoReg|saidaA[29]~43_combout  & (!\processador|FD|soma1inv|Add0~109_sumout  & ((!\processador|FD|BancoReg|saidaA[28]~44_combout ) # (!\processador|FD|soma1inv|Add0~113_sumout )))) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[28]~44_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[29]~43_combout ),
	.datac(!\processador|FD|soma1inv|Add0~109_sumout ),
	.datad(!\processador|FD|soma1inv|Add0~113_sumout ),
	.datae(!\processador|FD|ULA_bit27|Muxao|saida_MUX~0_combout ),
	.dataf(!\processador|FD|ULA_bit27|soma|Add1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit29|soma|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit29|soma|Add1~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit29|soma|Add1~0 .lut_mask = 64'hFCE8E8C0E8C0E8C0;
defparam \processador|FD|ULA_bit29|soma|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N36
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[30]~13 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[30]~13_combout  = ( \processador|FD|ULA_bit29|soma|Add1~0_combout  & ( \processador|FD|muxULAram|saida_MUX[24]~0_combout  & ( (!\processador|FD|soma1inv|Add0~105_sumout  & (\processador|FD|BancoReg|saidaA[30]~42_combout 
//  & (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  $ (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout )))) # (\processador|FD|soma1inv|Add0~105_sumout  & ((!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  
// $ (\processador|FD|BancoReg|saidaA[30]~42_combout ))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((\processador|FD|BancoReg|saidaA[30]~42_combout ) # (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ))))) ) ) ) # ( 
// !\processador|FD|ULA_bit29|soma|Add1~0_combout  & ( \processador|FD|muxULAram|saida_MUX[24]~0_combout  & ( (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((!\processador|FD|soma1inv|Add0~105_sumout  & (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  
// & !\processador|FD|BancoReg|saidaA[30]~42_combout )) # (\processador|FD|soma1inv|Add0~105_sumout  & ((\processador|FD|BancoReg|saidaA[30]~42_combout ))))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout 
//  $ (((\processador|FD|BancoReg|saidaA[30]~42_combout ) # (\processador|FD|soma1inv|Add0~105_sumout ))))) ) ) )

	.dataa(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.datab(!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ),
	.datac(!\processador|FD|soma1inv|Add0~105_sumout ),
	.datad(!\processador|FD|BancoReg|saidaA[30]~42_combout ),
	.datae(!\processador|FD|ULA_bit29|soma|Add1~0_combout ),
	.dataf(!\processador|FD|muxULAram|saida_MUX[24]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[30]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[30]~13 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[30]~13 .lut_mask = 64'h00000000C11B0997;
defparam \processador|FD|muxULAram|saida_MUX[30]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N54
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[30]~77 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[30]~77_combout  = ( \processador|FD|saidaULA_final[0]~2_combout  & ( \processador|FD|muxULAram|saida_MUX[30]~13_combout  ) ) # ( !\processador|FD|saidaULA_final[0]~2_combout  & ( 
// \processador|FD|muxULAram|saida_MUX[30]~13_combout  ) ) # ( \processador|FD|saidaULA_final[0]~2_combout  & ( !\processador|FD|muxULAram|saida_MUX[30]~13_combout  & ( (\processador|FD|memRAM|ram~96_q  & \processador|UC|palavraControle[1]~0_combout ) ) ) ) 
// # ( !\processador|FD|saidaULA_final[0]~2_combout  & ( !\processador|FD|muxULAram|saida_MUX[30]~13_combout  & ( (\processador|UC|palavraControle[1]~0_combout  & ((!\processador|FD|saidaULA_final[0]~1_combout  & ((\processador|FD|memRAM|ram~64_q ))) # 
// (\processador|FD|saidaULA_final[0]~1_combout  & (\processador|FD|memRAM|ram~96_q )))) ) ) )

	.dataa(!\processador|FD|memRAM|ram~96_q ),
	.datab(!\processador|UC|palavraControle[1]~0_combout ),
	.datac(!\processador|FD|memRAM|ram~64_q ),
	.datad(!\processador|FD|saidaULA_final[0]~1_combout ),
	.datae(!\processador|FD|saidaULA_final[0]~2_combout ),
	.dataf(!\processador|FD|muxULAram|saida_MUX[30]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[30]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[30]~77 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[30]~77 .lut_mask = 64'h03111111FFFFFFFF;
defparam \processador|FD|muxULAram|saida_MUX[30]~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N58
dffeas \processador|FD|BancoReg|registrador~324 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[30]~77_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1067_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~324_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~324 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~324 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y5_N19
dffeas \processador|FD|BancoReg|registrador~68 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[30]~77_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1066_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~68 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~68 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N33
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1296 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1296_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~16_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~7_combout  & (\processador|FD|BancoReg|registrador~68_q  & 
// !\processador|FD|fetchInstruction|ROM|memROM~15_combout )) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~16_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~15_combout  ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|registrador~68_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1296_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1296 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1296 .lut_mask = 64'h00FF00FF0A000A00;
defparam \processador|FD|BancoReg|registrador~1296 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1168 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1168_combout  = ( \processador|FD|BancoReg|registrador~1296_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~15_combout  ) ) # ( !\processador|FD|BancoReg|registrador~1296_combout  & ( 
// (!\processador|FD|fetchInstruction|ROM|memROM~7_combout  & (\processador|FD|fetchInstruction|ROM|memROM~15_combout  & \processador|FD|BancoReg|registrador~324_q )) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datad(!\processador|FD|BancoReg|registrador~324_q ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1296_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1168_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1168 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1168 .lut_mask = 64'h000A000AF0F0F0F0;
defparam \processador|FD|BancoReg|registrador~1168 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N0
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[30]~9 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[30]~9_combout  = ( \processador|FD|BancoReg|registrador~1168_combout  & ( \processador|FD|BancoReg|Equal0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1168_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[30]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[30]~9 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaB[30]~9 .lut_mask = 64'h0000000000FF00FF;
defparam \processador|FD|BancoReg|saidaB[30]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N45
cyclonev_lcell_comb \processador|FD|mux_RTimed|saida_MUX[30]~26 (
// Equation(s):
// \processador|FD|mux_RTimed|saida_MUX[30]~26_combout  = ( \processador|FD|BancoReg|saidaB[30]~9_combout  & ( !\processador|UC|UC_ULA|ULActrl[1]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|saidaB[30]~9_combout ),
	.dataf(!\processador|UC|UC_ULA|ULActrl[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|mux_RTimed|saida_MUX[30]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|mux_RTimed|saida_MUX[30]~26 .extended_lut = "off";
defparam \processador|FD|mux_RTimed|saida_MUX[30]~26 .lut_mask = 64'h0000FFFF00000000;
defparam \processador|FD|mux_RTimed|saida_MUX[30]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N33
cyclonev_lcell_comb \processador|FD|soma1inv|Add0~101 (
// Equation(s):
// \processador|FD|soma1inv|Add0~101_sumout  = SUM(( !\processador|FD|mux_RTimed|saida_MUX[31]~25_combout  $ ((((!\processador|UC|UC_ULA|ULActrl[2]~2_combout ) # (\processador|UC|Equal1~2_combout )) # (\processador|UC|Equal1~3_combout ))) ) + ( GND ) + ( 
// \processador|FD|soma1inv|Add0~106  ))

	.dataa(!\processador|UC|Equal1~3_combout ),
	.datab(!\processador|UC|UC_ULA|ULActrl[2]~2_combout ),
	.datac(!\processador|UC|Equal1~2_combout ),
	.datad(!\processador|FD|mux_RTimed|saida_MUX[31]~25_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|soma1inv|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|soma1inv|Add0~101_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|soma1inv|Add0~101 .extended_lut = "off";
defparam \processador|FD|soma1inv|Add0~101 .lut_mask = 64'h0000FFFF000020DF;
defparam \processador|FD|soma1inv|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N27
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[31]~15 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[31]~15_combout  = ( \processador|FD|BancoReg|saidaA[31]~41_combout  & ( \processador|FD|ULA_bit30|soma|Add1~1_combout  & ( (\processador|FD|muxULAram|saida_MUX[24]~0_combout  & 
// ((!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (\processador|FD|soma1inv|Add0~101_sumout )) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ))))) ) ) ) # ( 
// !\processador|FD|BancoReg|saidaA[31]~41_combout  & ( \processador|FD|ULA_bit30|soma|Add1~1_combout  & ( (\processador|FD|muxULAram|saida_MUX[24]~0_combout  & ((!\processador|FD|soma1inv|Add0~101_sumout  & 
// ((!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ))) # (\processador|FD|soma1inv|Add0~101_sumout  & (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & \processador|FD|ULA_bit17|Muxao|Equal1~0_combout )))) ) ) ) # ( 
// \processador|FD|BancoReg|saidaA[31]~41_combout  & ( !\processador|FD|ULA_bit30|soma|Add1~1_combout  & ( (\processador|FD|muxULAram|saida_MUX[24]~0_combout  & ((!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (!\processador|FD|soma1inv|Add0~101_sumout  $ 
// (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ) # (\processador|FD|soma1inv|Add0~101_sumout ))))) ) ) ) # ( 
// !\processador|FD|BancoReg|saidaA[31]~41_combout  & ( !\processador|FD|ULA_bit30|soma|Add1~1_combout  & ( (\processador|FD|soma1inv|Add0~101_sumout  & (\processador|FD|muxULAram|saida_MUX[24]~0_combout  & (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  $ 
// (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout )))) ) ) )

	.dataa(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.datab(!\processador|FD|soma1inv|Add0~101_sumout ),
	.datac(!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ),
	.datad(!\processador|FD|muxULAram|saida_MUX[24]~0_combout ),
	.datae(!\processador|FD|BancoReg|saidaA[31]~41_combout ),
	.dataf(!\processador|FD|ULA_bit30|soma|Add1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[31]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[31]~15 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[31]~15 .lut_mask = 64'h0021009700C10027;
defparam \processador|FD|muxULAram|saida_MUX[31]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N36
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[31]~76 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[31]~76_combout  = ( \processador|FD|muxULAram|saida_MUX[31]~15_combout  & ( \processador|FD|saidaULA_final[0]~2_combout  ) ) # ( !\processador|FD|muxULAram|saida_MUX[31]~15_combout  & ( 
// \processador|FD|saidaULA_final[0]~2_combout  & ( (\processador|FD|memRAM|ram~97_q  & \processador|UC|palavraControle[1]~0_combout ) ) ) ) # ( \processador|FD|muxULAram|saida_MUX[31]~15_combout  & ( !\processador|FD|saidaULA_final[0]~2_combout  ) ) # ( 
// !\processador|FD|muxULAram|saida_MUX[31]~15_combout  & ( !\processador|FD|saidaULA_final[0]~2_combout  & ( (\processador|UC|palavraControle[1]~0_combout  & ((!\processador|FD|saidaULA_final[0]~1_combout  & ((\processador|FD|memRAM|ram~65_q ))) # 
// (\processador|FD|saidaULA_final[0]~1_combout  & (\processador|FD|memRAM|ram~97_q )))) ) ) )

	.dataa(!\processador|FD|saidaULA_final[0]~1_combout ),
	.datab(!\processador|FD|memRAM|ram~97_q ),
	.datac(!\processador|FD|memRAM|ram~65_q ),
	.datad(!\processador|UC|palavraControle[1]~0_combout ),
	.datae(!\processador|FD|muxULAram|saida_MUX[31]~15_combout ),
	.dataf(!\processador|FD|saidaULA_final[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[31]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[31]~76 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[31]~76 .lut_mask = 64'h001BFFFF0033FFFF;
defparam \processador|FD|muxULAram|saida_MUX[31]~76 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N38
dffeas \processador|FD|BancoReg|registrador~325 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|muxULAram|saida_MUX[31]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~1067_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~325_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~325 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~325 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N0
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[31]~41 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[31]~41_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~5_combout  & ( (!\processador|FD|BancoReg|saidaA[23]~2_combout  & (\processador|FD|BancoReg|registrador~325_q  & 
// \processador|FD|fetchInstruction|ROM|memROM~7_combout )) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[23]~2_combout ),
	.datab(!\processador|FD|BancoReg|registrador~325_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[31]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[31]~41 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[31]~41 .lut_mask = 64'h0202020200000000;
defparam \processador|FD|BancoReg|saidaA[31]~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N45
cyclonev_lcell_comb \processador|FD|ULA_bit30|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit30|Muxao|saida_MUX~0_combout  = ( \processador|FD|soma1inv|Add0~105_sumout  & ( \processador|FD|BancoReg|saidaA[30]~42_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|BancoReg|saidaA[30]~42_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|soma1inv|Add0~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit30|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit30|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit30|Muxao|saida_MUX~0 .lut_mask = 64'h0000000000FF00FF;
defparam \processador|FD|ULA_bit30|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N15
cyclonev_lcell_comb \processador|FD|ULA_bit30|soma|Add0~0 (
// Equation(s):
// \processador|FD|ULA_bit30|soma|Add0~0_combout  = ( \processador|FD|soma1inv|Add0~105_sumout  & ( !\processador|FD|BancoReg|saidaA[30]~42_combout  ) ) # ( !\processador|FD|soma1inv|Add0~105_sumout  & ( \processador|FD|BancoReg|saidaA[30]~42_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|saidaA[30]~42_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|soma1inv|Add0~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit30|soma|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit30|soma|Add0~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit30|soma|Add0~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \processador|FD|ULA_bit30|soma|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N18
cyclonev_lcell_comb \processador|FD|ULA_bit30|soma|Add1~0 (
// Equation(s):
// \processador|FD|ULA_bit30|soma|Add1~0_combout  = ( \processador|FD|soma1inv|Add0~113_sumout  & ( \processador|FD|ULA_bit27|soma|Add1~0_combout  & ( (\processador|FD|ULA_bit30|soma|Add0~0_combout  & ((!\processador|FD|BancoReg|saidaA[28]~44_combout  & 
// (\processador|FD|BancoReg|saidaA[29]~43_combout  & \processador|FD|soma1inv|Add0~109_sumout )) # (\processador|FD|BancoReg|saidaA[28]~44_combout  & ((\processador|FD|soma1inv|Add0~109_sumout ) # (\processador|FD|BancoReg|saidaA[29]~43_combout ))))) ) ) ) 
// # ( !\processador|FD|soma1inv|Add0~113_sumout  & ( \processador|FD|ULA_bit27|soma|Add1~0_combout  & ( (\processador|FD|BancoReg|saidaA[29]~43_combout  & (\processador|FD|soma1inv|Add0~109_sumout  & \processador|FD|ULA_bit30|soma|Add0~0_combout )) ) ) ) # 
// ( \processador|FD|soma1inv|Add0~113_sumout  & ( !\processador|FD|ULA_bit27|soma|Add1~0_combout  & ( (\processador|FD|ULA_bit30|soma|Add0~0_combout  & ((\processador|FD|soma1inv|Add0~109_sumout ) # (\processador|FD|BancoReg|saidaA[29]~43_combout ))) ) ) ) 
// # ( !\processador|FD|soma1inv|Add0~113_sumout  & ( !\processador|FD|ULA_bit27|soma|Add1~0_combout  & ( (\processador|FD|ULA_bit30|soma|Add0~0_combout  & ((!\processador|FD|BancoReg|saidaA[28]~44_combout  & (\processador|FD|BancoReg|saidaA[29]~43_combout  
// & \processador|FD|soma1inv|Add0~109_sumout )) # (\processador|FD|BancoReg|saidaA[28]~44_combout  & ((\processador|FD|soma1inv|Add0~109_sumout ) # (\processador|FD|BancoReg|saidaA[29]~43_combout ))))) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[28]~44_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[29]~43_combout ),
	.datac(!\processador|FD|soma1inv|Add0~109_sumout ),
	.datad(!\processador|FD|ULA_bit30|soma|Add0~0_combout ),
	.datae(!\processador|FD|soma1inv|Add0~113_sumout ),
	.dataf(!\processador|FD|ULA_bit27|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit30|soma|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit30|soma|Add1~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit30|soma|Add1~0 .lut_mask = 64'h0017003F00030017;
defparam \processador|FD|ULA_bit30|soma|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N30
cyclonev_lcell_comb \processador|FD|result_slt[0] (
// Equation(s):
// \processador|FD|result_slt [0] = ( \processador|FD|ULA_bit30|Muxao|saida_MUX~0_combout  & ( \processador|FD|ULA_bit30|soma|Add1~0_combout  & ( (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((!\processador|FD|BancoReg|saidaA[31]~41_combout  & 
// (!\processador|FD|soma1inv|Add0~101_sumout  & \processador|FD|ULA_bit17|Muxao|Equal1~0_combout )) # (\processador|FD|BancoReg|saidaA[31]~41_combout  & (\processador|FD|soma1inv|Add0~101_sumout )))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & 
// (((\processador|FD|ULA_bit17|Muxao|Equal1~0_combout )))) ) ) ) # ( !\processador|FD|ULA_bit30|Muxao|saida_MUX~0_combout  & ( \processador|FD|ULA_bit30|soma|Add1~0_combout  & ( (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & 
// ((!\processador|FD|BancoReg|saidaA[31]~41_combout  & (!\processador|FD|soma1inv|Add0~101_sumout  & \processador|FD|ULA_bit17|Muxao|Equal1~0_combout )) # (\processador|FD|BancoReg|saidaA[31]~41_combout  & (\processador|FD|soma1inv|Add0~101_sumout )))) # 
// (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (((\processador|FD|ULA_bit17|Muxao|Equal1~0_combout )))) ) ) ) # ( \processador|FD|ULA_bit30|Muxao|saida_MUX~0_combout  & ( !\processador|FD|ULA_bit30|soma|Add1~0_combout  & ( 
// (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((!\processador|FD|BancoReg|saidaA[31]~41_combout  & (!\processador|FD|soma1inv|Add0~101_sumout  & \processador|FD|ULA_bit17|Muxao|Equal1~0_combout )) # (\processador|FD|BancoReg|saidaA[31]~41_combout  & 
// (\processador|FD|soma1inv|Add0~101_sumout )))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (((\processador|FD|ULA_bit17|Muxao|Equal1~0_combout )))) ) ) ) # ( !\processador|FD|ULA_bit30|Muxao|saida_MUX~0_combout  & ( 
// !\processador|FD|ULA_bit30|soma|Add1~0_combout  & ( (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((\processador|FD|soma1inv|Add0~101_sumout ) # (\processador|FD|BancoReg|saidaA[31]~41_combout )))) 
// # (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (!\processador|FD|BancoReg|saidaA[31]~41_combout  $ (!\processador|FD|soma1inv|Add0~101_sumout )))) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[31]~41_combout ),
	.datab(!\processador|FD|soma1inv|Add0~101_sumout ),
	.datac(!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ),
	.datad(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.datae(!\processador|FD|ULA_bit30|Muxao|saida_MUX~0_combout ),
	.dataf(!\processador|FD|ULA_bit30|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|result_slt [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|result_slt[0] .extended_lut = "off";
defparam \processador|FD|result_slt[0] .lut_mask = 64'h7006190F190F190F;
defparam \processador|FD|result_slt[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N39
cyclonev_lcell_comb \processador|FD|memRAM|ram~98 (
// Equation(s):
// \processador|FD|memRAM|ram~98_combout  = ( \processador|FD|result_slt [0] & ( (!\processador|FD|fetchInstruction|PC|DOUT [2] & (\processador|FD|fetchInstruction|ROM|memROM~2_combout  & ((\processador|FD|saidaULA_final[0]~1_combout ) # 
// (\processador|FD|saidaULA_final~0_combout )))) ) ) # ( !\processador|FD|result_slt [0] & ( (!\processador|FD|fetchInstruction|PC|DOUT [2] & (\processador|FD|fetchInstruction|ROM|memROM~2_combout  & \processador|FD|saidaULA_final[0]~1_combout )) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [2]),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~2_combout ),
	.datac(!\processador|FD|saidaULA_final~0_combout ),
	.datad(!\processador|FD|saidaULA_final[0]~1_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|result_slt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|memRAM|ram~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|memRAM|ram~98 .extended_lut = "off";
defparam \processador|FD|memRAM|ram~98 .lut_mask = 64'h0022002202220222;
defparam \processador|FD|memRAM|ram~98 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N1
dffeas \processador|FD|memRAM|ram~66 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[0]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~66 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~66 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y4_N28
dffeas \processador|FD|memRAM|ram~34 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[0]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~34 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~34 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N9
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[0]~75 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[0]~75_combout  = ( \processador|FD|saidaULA_final~0_combout  & ( \processador|FD|result_slt [0] & ( (!\processador|UC|palavraControle[1]~0_combout ) # (\processador|FD|memRAM|ram~66_q ) ) ) ) # ( 
// !\processador|FD|saidaULA_final~0_combout  & ( \processador|FD|result_slt [0] & ( (!\processador|UC|palavraControle[1]~0_combout  & (((\processador|FD|saidaULA_final[0]~1_combout )))) # (\processador|UC|palavraControle[1]~0_combout  & 
// ((!\processador|FD|saidaULA_final[0]~1_combout  & ((\processador|FD|memRAM|ram~34_q ))) # (\processador|FD|saidaULA_final[0]~1_combout  & (\processador|FD|memRAM|ram~66_q )))) ) ) ) # ( \processador|FD|saidaULA_final~0_combout  & ( 
// !\processador|FD|result_slt [0] & ( (!\processador|UC|palavraControle[1]~0_combout  & (((\processador|FD|saidaULA_final[0]~1_combout )))) # (\processador|UC|palavraControle[1]~0_combout  & ((!\processador|FD|saidaULA_final[0]~1_combout  & 
// ((\processador|FD|memRAM|ram~34_q ))) # (\processador|FD|saidaULA_final[0]~1_combout  & (\processador|FD|memRAM|ram~66_q )))) ) ) ) # ( !\processador|FD|saidaULA_final~0_combout  & ( !\processador|FD|result_slt [0] & ( 
// (!\processador|UC|palavraControle[1]~0_combout  & (((\processador|FD|saidaULA_final[0]~1_combout )))) # (\processador|UC|palavraControle[1]~0_combout  & ((!\processador|FD|saidaULA_final[0]~1_combout  & ((\processador|FD|memRAM|ram~34_q ))) # 
// (\processador|FD|saidaULA_final[0]~1_combout  & (\processador|FD|memRAM|ram~66_q )))) ) ) )

	.dataa(!\processador|UC|palavraControle[1]~0_combout ),
	.datab(!\processador|FD|memRAM|ram~66_q ),
	.datac(!\processador|FD|saidaULA_final[0]~1_combout ),
	.datad(!\processador|FD|memRAM|ram~34_q ),
	.datae(!\processador|FD|saidaULA_final~0_combout ),
	.dataf(!\processador|FD|result_slt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[0]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[0]~75 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[0]~75 .lut_mask = 64'h0B5B0B5B0B5BBBBB;
defparam \processador|FD|muxULAram|saida_MUX[0]~75 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y7_N35
dffeas \processador|FD|BancoReg|registrador~38 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[0]~75_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1066_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~38 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~38 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N54
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[0]~38 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[0]~38_combout  = ( \processador|FD|BancoReg|registrador~38_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~4_combout ) # (\processador|FD|fetchInstruction|PC|DOUT [7]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~4_combout ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~38_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[0]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[0]~38 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[0]~38 .lut_mask = 64'h00000000F0FFF0FF;
defparam \processador|FD|BancoReg|saidaA[0]~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N30
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[0]~39 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[0]~39_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~4_combout  & ( (\processador|FD|BancoReg|registrador~294_q  & \processador|FD|fetchInstruction|PC|DOUT [7]) ) ) # ( 
// !\processador|FD|fetchInstruction|ROM|memROM~4_combout  & ( \processador|FD|BancoReg|registrador~294_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|registrador~294_q ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[0]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[0]~39 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[0]~39 .lut_mask = 64'h0F0F0F0F000F000F;
defparam \processador|FD|BancoReg|saidaA[0]~39 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N51
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[0]~40 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[0]~40_combout  = ( \processador|FD|BancoReg|saidaA[0]~38_combout  & ( \processador|FD|BancoReg|saidaA[0]~39_combout  & ( ((\processador|FD|fetchInstruction|ROM|memROM~5_combout  & 
// ((!\processador|FD|BancoReg|saidaA[24]~1_combout ) # (\processador|FD|BancoReg|saidaA[24]~0_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~7_combout ) ) ) ) # ( !\processador|FD|BancoReg|saidaA[0]~38_combout  & ( 
// \processador|FD|BancoReg|saidaA[0]~39_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~7_combout  ) ) ) # ( \processador|FD|BancoReg|saidaA[0]~38_combout  & ( !\processador|FD|BancoReg|saidaA[0]~39_combout  & ( 
// (\processador|FD|fetchInstruction|ROM|memROM~5_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~7_combout  & ((!\processador|FD|BancoReg|saidaA[24]~1_combout ) # (\processador|FD|BancoReg|saidaA[24]~0_combout )))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~5_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datac(!\processador|FD|BancoReg|saidaA[24]~1_combout ),
	.datad(!\processador|FD|BancoReg|saidaA[24]~0_combout ),
	.datae(!\processador|FD|BancoReg|saidaA[0]~38_combout ),
	.dataf(!\processador|FD|BancoReg|saidaA[0]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[0]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[0]~40 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[0]~40 .lut_mask = 64'h0000404433337377;
defparam \processador|FD|BancoReg|saidaA[0]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N51
cyclonev_lcell_comb \processador|FD|ULA_bit0|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  = ( \processador|FD|soma1inv|Add0~97_sumout  & ( (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  $ (\processador|FD|BancoReg|saidaA[0]~40_combout ))) 
// # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((\processador|FD|BancoReg|saidaA[0]~40_combout ) # (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ))) ) ) # ( !\processador|FD|soma1inv|Add0~97_sumout  & ( 
// (\processador|FD|BancoReg|saidaA[0]~40_combout  & (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  $ (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ))) ) )

	.dataa(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.datab(gnd),
	.datac(!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ),
	.datad(!\processador|FD|BancoReg|saidaA[0]~40_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|soma1inv|Add0~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit0|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit0|Muxao|saida_MUX~0 .lut_mask = 64'h00A500A5A55FA55F;
defparam \processador|FD|ULA_bit0|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N48
cyclonev_lcell_comb \processador|FD|saidaULA_final[0]~1 (
// Equation(s):
// \processador|FD|saidaULA_final[0]~1_combout  = ( \processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  & ( !\processador|FD|saidaULA_final~0_combout  ) )

	.dataa(gnd),
	.datab(!\processador|FD|saidaULA_final~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|saidaULA_final[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|saidaULA_final[0]~1 .extended_lut = "off";
defparam \processador|FD|saidaULA_final[0]~1 .lut_mask = 64'h00000000CCCCCCCC;
defparam \processador|FD|saidaULA_final[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N15
cyclonev_lcell_comb \processador|FD|memRAM|ram~99 (
// Equation(s):
// \processador|FD|memRAM|ram~99_combout  = ( !\processador|FD|saidaULA_final~0_combout  & ( \processador|FD|result_slt [0] & ( (\processador|FD|fetchInstruction|ROM|memROM~2_combout  & (!\processador|FD|saidaULA_final[0]~1_combout  & 
// !\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q )) ) ) ) # ( \processador|FD|saidaULA_final~0_combout  & ( !\processador|FD|result_slt [0] & ( (\processador|FD|fetchInstruction|ROM|memROM~2_combout  & (!\processador|FD|saidaULA_final[0]~1_combout 
//  & !\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q )) ) ) ) # ( !\processador|FD|saidaULA_final~0_combout  & ( !\processador|FD|result_slt [0] & ( (\processador|FD|fetchInstruction|ROM|memROM~2_combout  & 
// (!\processador|FD|saidaULA_final[0]~1_combout  & !\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q )) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~2_combout ),
	.datab(!\processador|FD|saidaULA_final[0]~1_combout ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\processador|FD|saidaULA_final~0_combout ),
	.dataf(!\processador|FD|result_slt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|memRAM|ram~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|memRAM|ram~99 .extended_lut = "off";
defparam \processador|FD|memRAM|ram~99 .lut_mask = 64'h4040404040400000;
defparam \processador|FD|memRAM|ram~99 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N37
dffeas \processador|FD|memRAM|ram~39 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[5]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~39 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~39 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y3_N26
dffeas \processador|FD|memRAM|ram~71 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|saidaB[5]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|memRAM|ram~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~71 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~71 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N3
cyclonev_lcell_comb \processador|FD|ULA_bit5|Muxao|saida_MUX~1 (
// Equation(s):
// \processador|FD|ULA_bit5|Muxao|saida_MUX~1_combout  = ( \processador|FD|ULA_bit4|soma|Add1~0_combout  & ( (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((!\processador|FD|BancoReg|saidaA[5]~25_combout  & 
// (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & !\processador|FD|soma1inv|Add0~77_sumout )) # (\processador|FD|BancoReg|saidaA[5]~25_combout  & ((\processador|FD|soma1inv|Add0~77_sumout ))))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & 
// (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  $ (((\processador|FD|soma1inv|Add0~77_sumout ) # (\processador|FD|BancoReg|saidaA[5]~25_combout ))))) ) ) # ( !\processador|FD|ULA_bit4|soma|Add1~0_combout  & ( 
// (!\processador|FD|BancoReg|saidaA[5]~25_combout  & (\processador|FD|soma1inv|Add0~77_sumout  & (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  $ (\processador|UC|UC_ULA|ULActrl[0]~1_combout )))) # (\processador|FD|BancoReg|saidaA[5]~25_combout  & 
// ((!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  $ (\processador|FD|soma1inv|Add0~77_sumout ))) # (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & ((\processador|FD|soma1inv|Add0~77_sumout ) # 
// (\processador|UC|UC_ULA|ULActrl[0]~1_combout ))))) ) )

	.dataa(!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ),
	.datab(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.datac(!\processador|FD|BancoReg|saidaA[5]~25_combout ),
	.datad(!\processador|FD|soma1inv|Add0~77_sumout ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit4|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit5|Muxao|saida_MUX~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit5|Muxao|saida_MUX~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit5|Muxao|saida_MUX~1 .lut_mask = 64'h09970997A11DA11D;
defparam \processador|FD|ULA_bit5|Muxao|saida_MUX~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N36
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[5]~99 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[5]~99_combout  = ( !\processador|UC|palavraControle[1]~0_combout  & ( (!\processador|FD|saidaULA_final~0_combout  & (((\processador|FD|ULA_bit5|Muxao|saida_MUX~1_combout )))) ) ) # ( 
// \processador|UC|palavraControle[1]~0_combout  & ( (!\processador|FD|saidaULA_final[0]~2_combout  & ((!\processador|FD|saidaULA_final~0_combout  & ((!\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  & (\processador|FD|memRAM|ram~39_q )) # 
// (\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  & ((\processador|FD|memRAM|ram~71_q ))))) # (\processador|FD|saidaULA_final~0_combout  & (\processador|FD|memRAM|ram~39_q )))) # (\processador|FD|saidaULA_final[0]~2_combout  & 
// ((((\processador|FD|memRAM|ram~71_q ))))) ) )

	.dataa(!\processador|FD|saidaULA_final~0_combout ),
	.datab(!\processador|FD|memRAM|ram~39_q ),
	.datac(!\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout ),
	.datad(!\processador|FD|memRAM|ram~71_q ),
	.datae(!\processador|UC|palavraControle[1]~0_combout ),
	.dataf(!\processador|FD|saidaULA_final[0]~2_combout ),
	.datag(!\processador|FD|ULA_bit5|Muxao|saida_MUX~1_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[5]~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[5]~99 .extended_lut = "on";
defparam \processador|FD|muxULAram|saida_MUX[5]~99 .lut_mask = 64'h0A0A313B0A0A00FF;
defparam \processador|FD|muxULAram|saida_MUX[5]~99 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N4
dffeas \processador|FD|BancoReg|registrador~43DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[5]~99_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1066_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~43DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~43DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~43DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N0
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[5]~23 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[5]~23_combout  = ( \processador|FD|BancoReg|registrador~43DUPLICATE_q  & ( \processador|FD|fetchInstruction|ROM|memROM~4_combout  & ( \processador|FD|fetchInstruction|PC|DOUT [7] ) ) ) # ( 
// \processador|FD|BancoReg|registrador~43DUPLICATE_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datae(!\processador|FD|BancoReg|registrador~43DUPLICATE_q ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[5]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[5]~23 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[5]~23 .lut_mask = 64'h0000FFFF000000FF;
defparam \processador|FD|BancoReg|saidaA[5]~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N57
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[5]~24 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[5]~24_combout  = ( \processador|FD|BancoReg|registrador~299_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~4_combout ) # (\processador|FD|fetchInstruction|PC|DOUT [7]) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~4_combout ),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~299_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[5]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[5]~24 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[5]~24 .lut_mask = 64'h00000000BBBBBBBB;
defparam \processador|FD|BancoReg|saidaA[5]~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N48
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[5]~25 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[5]~25_combout  = ( \processador|FD|BancoReg|saidaA[5]~23_combout  & ( \processador|FD|BancoReg|saidaA[5]~24_combout  & ( ((\processador|FD|fetchInstruction|ROM|memROM~5_combout  & 
// ((!\processador|FD|BancoReg|saidaA[24]~1_combout ) # (\processador|FD|BancoReg|saidaA[24]~0_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~7_combout ) ) ) ) # ( !\processador|FD|BancoReg|saidaA[5]~23_combout  & ( 
// \processador|FD|BancoReg|saidaA[5]~24_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~7_combout  ) ) ) # ( \processador|FD|BancoReg|saidaA[5]~23_combout  & ( !\processador|FD|BancoReg|saidaA[5]~24_combout  & ( 
// (\processador|FD|fetchInstruction|ROM|memROM~5_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~7_combout  & ((!\processador|FD|BancoReg|saidaA[24]~1_combout ) # (\processador|FD|BancoReg|saidaA[24]~0_combout )))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~5_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datac(!\processador|FD|BancoReg|saidaA[24]~0_combout ),
	.datad(!\processador|FD|BancoReg|saidaA[24]~1_combout ),
	.datae(!\processador|FD|BancoReg|saidaA[5]~23_combout ),
	.dataf(!\processador|FD|BancoReg|saidaA[5]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[5]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[5]~25 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[5]~25 .lut_mask = 64'h0000440433337737;
defparam \processador|FD|BancoReg|saidaA[5]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N3
cyclonev_lcell_comb \processador|FD|SOMA|Add0~17 (
// Equation(s):
// \processador|FD|SOMA|Add0~17_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [3] ) + ( GND ) + ( \processador|FD|SOMA|Add0~14  ))
// \processador|FD|SOMA|Add0~18  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [3] ) + ( GND ) + ( \processador|FD|SOMA|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|SOMA|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|SOMA|Add0~17_sumout ),
	.cout(\processador|FD|SOMA|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|SOMA|Add0~17 .extended_lut = "off";
defparam \processador|FD|SOMA|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \processador|FD|SOMA|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N6
cyclonev_lcell_comb \processador|FD|SOMA|Add0~21 (
// Equation(s):
// \processador|FD|SOMA|Add0~21_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [4] ) + ( GND ) + ( \processador|FD|SOMA|Add0~18  ))
// \processador|FD|SOMA|Add0~22  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [4] ) + ( GND ) + ( \processador|FD|SOMA|Add0~18  ))

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|SOMA|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|SOMA|Add0~21_sumout ),
	.cout(\processador|FD|SOMA|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|SOMA|Add0~21 .extended_lut = "off";
defparam \processador|FD|SOMA|Add0~21 .lut_mask = 64'h0000FFFF00003333;
defparam \processador|FD|SOMA|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N9
cyclonev_lcell_comb \processador|FD|SOMA|Add0~25 (
// Equation(s):
// \processador|FD|SOMA|Add0~25_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  ) + ( GND ) + ( \processador|FD|SOMA|Add0~22  ))
// \processador|FD|SOMA|Add0~26  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  ) + ( GND ) + ( \processador|FD|SOMA|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|SOMA|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|SOMA|Add0~25_sumout ),
	.cout(\processador|FD|SOMA|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|SOMA|Add0~25 .extended_lut = "off";
defparam \processador|FD|SOMA|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|SOMA|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N18
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~8 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~8_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [3] & ( (!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  & (!\processador|FD|fetchInstruction|PC|DOUT [4] $ 
// (\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q ))) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [3] & ( (\processador|FD|fetchInstruction|PC|DOUT [4] & (!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  & 
// \processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [4]),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~8 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~8 .lut_mask = 64'h00300030C030C030;
defparam \processador|FD|fetchInstruction|ROM|memROM~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N0
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~13 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~13_sumout  = SUM(( \processador|FD|fetchInstruction|ROM|memROM~11_combout  ) + ( \processador|FD|SOMA|Add0~13_sumout  ) + ( !VCC ))
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~14  = CARRY(( \processador|FD|fetchInstruction|ROM|memROM~11_combout  ) + ( \processador|FD|SOMA|Add0~13_sumout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|SOMA|Add0~13_sumout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~13_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~13 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N3
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~17 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~17_sumout  = SUM(( (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & (!\processador|FD|fetchInstruction|PC|DOUT [6] & \processador|FD|fetchInstruction|ROM|memROM~8_combout )) ) + ( 
// \processador|FD|SOMA|Add0~17_sumout  ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~14  ))
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~18  = CARRY(( (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & (!\processador|FD|fetchInstruction|PC|DOUT [6] & \processador|FD|fetchInstruction|ROM|memROM~8_combout )) ) + ( 
// \processador|FD|SOMA|Add0~17_sumout  ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~14  ))

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datac(!\processador|FD|SOMA|Add0~17_sumout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~8_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~17_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~17 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~17 .lut_mask = 64'h0000F0F000000088;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N6
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~21 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~21_sumout  = SUM(( \processador|FD|SOMA|Add0~21_sumout  ) + ( (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & (!\processador|FD|fetchInstruction|PC|DOUT [6] & 
// \processador|FD|fetchInstruction|ROM|memROM~10_combout )) ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~18  ))
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~22  = CARRY(( \processador|FD|SOMA|Add0~21_sumout  ) + ( (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & (!\processador|FD|fetchInstruction|PC|DOUT [6] & 
// \processador|FD|fetchInstruction|ROM|memROM~10_combout )) ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~18  ))

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datac(!\processador|FD|SOMA|Add0~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~10_combout ),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~21_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~21 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~21 .lut_mask = 64'h0000FF7700000F0F;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N9
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~25 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~25_sumout  = SUM(( \processador|FD|SOMA|Add0~25_sumout  ) + ( (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & (!\processador|FD|fetchInstruction|PC|DOUT [6] & 
// !\processador|FD|fetchInstruction|ROM|memROM~9_combout )) ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~22  ))
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~26  = CARRY(( \processador|FD|SOMA|Add0~25_sumout  ) + ( (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & (!\processador|FD|fetchInstruction|PC|DOUT [6] & 
// !\processador|FD|fetchInstruction|ROM|memROM~9_combout )) ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~22  ))

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datad(!\processador|FD|SOMA|Add0~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~25_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~25 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~25 .lut_mask = 64'h00007F7F000000FF;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N39
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[24]~48 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[24]~48_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( (!\processador|FD|BancoReg|saidaA[24]~0_combout  & \processador|FD|BancoReg|saidaA[24]~1_combout ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[24]~0_combout ),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|saidaA[24]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[24]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[24]~48 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[24]~48 .lut_mask = 64'h0A0A0A0A00000000;
defparam \processador|FD|BancoReg|saidaA[24]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N0
cyclonev_lcell_comb \processador|FD|ULA_bit31|Muxao|saida_MUX~2 (
// Equation(s):
// \processador|FD|ULA_bit31|Muxao|saida_MUX~2_combout  = ( \processador|FD|ULA_bit30|Muxao|saida_MUX~0_combout  & ( \processador|FD|ULA_bit30|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[31]~41_combout  & 
// ((!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & ((!\processador|FD|soma1inv|Add0~101_sumout ))) # (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & \processador|FD|soma1inv|Add0~101_sumout )))) # 
// (\processador|FD|BancoReg|saidaA[31]~41_combout  & ((!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((\processador|FD|soma1inv|Add0~101_sumout ))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout )))) ) 
// ) ) # ( !\processador|FD|ULA_bit30|Muxao|saida_MUX~0_combout  & ( \processador|FD|ULA_bit30|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[31]~41_combout  & ((!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & 
// ((!\processador|FD|soma1inv|Add0~101_sumout ))) # (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & \processador|FD|soma1inv|Add0~101_sumout )))) # (\processador|FD|BancoReg|saidaA[31]~41_combout  & 
// ((!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((\processador|FD|soma1inv|Add0~101_sumout ))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout )))) ) ) ) # ( 
// \processador|FD|ULA_bit30|Muxao|saida_MUX~0_combout  & ( !\processador|FD|ULA_bit30|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[31]~41_combout  & ((!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & 
// ((!\processador|FD|soma1inv|Add0~101_sumout ))) # (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & \processador|FD|soma1inv|Add0~101_sumout )))) # (\processador|FD|BancoReg|saidaA[31]~41_combout  & 
// ((!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((\processador|FD|soma1inv|Add0~101_sumout ))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout )))) ) ) ) # ( 
// !\processador|FD|ULA_bit30|Muxao|saida_MUX~0_combout  & ( !\processador|FD|ULA_bit30|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[31]~41_combout  & (\processador|FD|soma1inv|Add0~101_sumout  & (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  $ 
// (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout )))) # (\processador|FD|BancoReg|saidaA[31]~41_combout  & ((!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  $ (\processador|FD|soma1inv|Add0~101_sumout 
// ))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((\processador|FD|soma1inv|Add0~101_sumout ) # (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ))))) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[31]~41_combout ),
	.datab(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.datac(!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ),
	.datad(!\processador|FD|soma1inv|Add0~101_sumout ),
	.datae(!\processador|FD|ULA_bit30|Muxao|saida_MUX~0_combout ),
	.dataf(!\processador|FD|ULA_bit30|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit31|Muxao|saida_MUX~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit31|Muxao|saida_MUX~2 .extended_lut = "off";
defparam \processador|FD|ULA_bit31|Muxao|saida_MUX~2 .lut_mask = 64'h4197A147A147A147;
defparam \processador|FD|ULA_bit31|Muxao|saida_MUX~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N36
cyclonev_lcell_comb \processador|FD|ULA_bit30|Muxao|saida_MUX~1 (
// Equation(s):
// \processador|FD|ULA_bit30|Muxao|saida_MUX~1_combout  = ( \processador|FD|ULA_bit29|soma|Add1~0_combout  & ( (!\processador|FD|soma1inv|Add0~105_sumout  & (\processador|FD|BancoReg|saidaA[30]~42_combout  & (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout 
//  $ (\processador|UC|UC_ULA|ULActrl[0]~1_combout )))) # (\processador|FD|soma1inv|Add0~105_sumout  & ((!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  $ (\processador|FD|BancoReg|saidaA[30]~42_combout ))) 
// # (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & ((\processador|FD|BancoReg|saidaA[30]~42_combout ) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout ))))) ) ) # ( !\processador|FD|ULA_bit29|soma|Add1~0_combout  & ( 
// (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((!\processador|FD|soma1inv|Add0~105_sumout  & (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & !\processador|FD|BancoReg|saidaA[30]~42_combout )) # (\processador|FD|soma1inv|Add0~105_sumout  & 
// ((\processador|FD|BancoReg|saidaA[30]~42_combout ))))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  $ (((\processador|FD|BancoReg|saidaA[30]~42_combout ) # (\processador|FD|soma1inv|Add0~105_sumout 
// ))))) ) )

	.dataa(!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ),
	.datab(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.datac(!\processador|FD|soma1inv|Add0~105_sumout ),
	.datad(!\processador|FD|BancoReg|saidaA[30]~42_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit29|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit30|Muxao|saida_MUX~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit30|Muxao|saida_MUX~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit30|Muxao|saida_MUX~1 .lut_mask = 64'hA11DA11D09970997;
defparam \processador|FD|ULA_bit30|Muxao|saida_MUX~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N39
cyclonev_lcell_comb \processador|FD|ULA_bit29|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit29|Muxao|saida_MUX~0_combout  = ( \processador|FD|ULA_bit28|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[29]~43_combout  & (\processador|FD|soma1inv|Add0~109_sumout  & (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout 
//  $ (\processador|UC|UC_ULA|ULActrl[0]~1_combout )))) # (\processador|FD|BancoReg|saidaA[29]~43_combout  & ((!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  $ (\processador|FD|soma1inv|Add0~109_sumout ))) 
// # (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & ((\processador|FD|soma1inv|Add0~109_sumout ) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout ))))) ) ) # ( !\processador|FD|ULA_bit28|soma|Add1~0_combout  & ( 
// (!\processador|FD|BancoReg|saidaA[29]~43_combout  & ((!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & ((!\processador|FD|soma1inv|Add0~109_sumout ))) # (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & (\processador|UC|UC_ULA|ULActrl[0]~1_combout  
// & \processador|FD|soma1inv|Add0~109_sumout )))) # (\processador|FD|BancoReg|saidaA[29]~43_combout  & ((!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((\processador|FD|soma1inv|Add0~109_sumout ))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & 
// (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout )))) ) )

	.dataa(!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[29]~43_combout ),
	.datac(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.datad(!\processador|FD|soma1inv|Add0~109_sumout ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit28|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit29|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit29|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit29|Muxao|saida_MUX~0 .lut_mask = 64'h8935893521972197;
defparam \processador|FD|ULA_bit29|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N51
cyclonev_lcell_comb \processador|FD|ULA_bit22|Muxao|saida_MUX~1 (
// Equation(s):
// \processador|FD|ULA_bit22|Muxao|saida_MUX~1_combout  = ( \processador|FD|ULA_bit21|Muxao|saida_MUX~0_combout  & ( \processador|FD|ULA_bit21|soma|Add1~0_combout  & ( (!\processador|FD|soma1inv|Add0~9_sumout  & 
// ((!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & ((!\processador|FD|BancoReg|saidaA[22]~5_combout ))) # (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & 
// \processador|FD|BancoReg|saidaA[22]~5_combout )))) # (\processador|FD|soma1inv|Add0~9_sumout  & ((!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((\processador|FD|BancoReg|saidaA[22]~5_combout ))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & 
// (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout )))) ) ) ) # ( !\processador|FD|ULA_bit21|Muxao|saida_MUX~0_combout  & ( \processador|FD|ULA_bit21|soma|Add1~0_combout  & ( (!\processador|FD|soma1inv|Add0~9_sumout  & 
// ((!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & ((!\processador|FD|BancoReg|saidaA[22]~5_combout ))) # (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & 
// \processador|FD|BancoReg|saidaA[22]~5_combout )))) # (\processador|FD|soma1inv|Add0~9_sumout  & ((!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((\processador|FD|BancoReg|saidaA[22]~5_combout ))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & 
// (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout )))) ) ) ) # ( \processador|FD|ULA_bit21|Muxao|saida_MUX~0_combout  & ( !\processador|FD|ULA_bit21|soma|Add1~0_combout  & ( (!\processador|FD|soma1inv|Add0~9_sumout  & 
// ((!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & ((!\processador|FD|BancoReg|saidaA[22]~5_combout ))) # (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & 
// \processador|FD|BancoReg|saidaA[22]~5_combout )))) # (\processador|FD|soma1inv|Add0~9_sumout  & ((!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((\processador|FD|BancoReg|saidaA[22]~5_combout ))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & 
// (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout )))) ) ) ) # ( !\processador|FD|ULA_bit21|Muxao|saida_MUX~0_combout  & ( !\processador|FD|ULA_bit21|soma|Add1~0_combout  & ( (!\processador|FD|soma1inv|Add0~9_sumout  & 
// (\processador|FD|BancoReg|saidaA[22]~5_combout  & (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  $ (\processador|UC|UC_ULA|ULActrl[0]~1_combout )))) # (\processador|FD|soma1inv|Add0~9_sumout  & ((!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & 
// (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  $ (\processador|FD|BancoReg|saidaA[22]~5_combout ))) # (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & ((\processador|FD|BancoReg|saidaA[22]~5_combout ) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout 
// ))))) ) ) )

	.dataa(!\processador|FD|soma1inv|Add0~9_sumout ),
	.datab(!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ),
	.datac(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.datad(!\processador|FD|BancoReg|saidaA[22]~5_combout ),
	.datae(!\processador|FD|ULA_bit21|Muxao|saida_MUX~0_combout ),
	.dataf(!\processador|FD|ULA_bit21|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit22|Muxao|saida_MUX~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit22|Muxao|saida_MUX~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit22|Muxao|saida_MUX~1 .lut_mask = 64'h4197895389538953;
defparam \processador|FD|ULA_bit22|Muxao|saida_MUX~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N39
cyclonev_lcell_comb \processador|FD|ULA_bit24|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit24|Muxao|saida_MUX~0_combout  = ( \processador|FD|ULA_bit23|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[24]~3_combout  & (\processador|FD|soma1inv|Add0~1_sumout  & (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  $ 
// (\processador|UC|UC_ULA|ULActrl[0]~1_combout )))) # (\processador|FD|BancoReg|saidaA[24]~3_combout  & ((!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  $ (\processador|FD|soma1inv|Add0~1_sumout ))) # 
// (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & ((\processador|FD|soma1inv|Add0~1_sumout ) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout ))))) ) ) # ( !\processador|FD|ULA_bit23|soma|Add1~0_combout  & ( (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  
// & ((!\processador|FD|BancoReg|saidaA[24]~3_combout  & (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & !\processador|FD|soma1inv|Add0~1_sumout )) # (\processador|FD|BancoReg|saidaA[24]~3_combout  & ((\processador|FD|soma1inv|Add0~1_sumout ))))) # 
// (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  $ (((\processador|FD|soma1inv|Add0~1_sumout ) # (\processador|FD|BancoReg|saidaA[24]~3_combout ))))) ) )

	.dataa(!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ),
	.datab(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.datac(!\processador|FD|BancoReg|saidaA[24]~3_combout ),
	.datad(!\processador|FD|soma1inv|Add0~1_sumout ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit23|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit24|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit24|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit24|Muxao|saida_MUX~0 .lut_mask = 64'hA11DA11D09970997;
defparam \processador|FD|ULA_bit24|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N48
cyclonev_lcell_comb \processador|FD|ULA_bit23|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit23|Muxao|saida_MUX~0_combout  = ( \processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & ( \processador|FD|ULA_bit22|soma|Add1~1_combout  & ( (!\processador|FD|BancoReg|saidaA[23]~4_combout  & 
// (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & \processador|FD|soma1inv|Add0~5_sumout )) # (\processador|FD|BancoReg|saidaA[23]~4_combout  & ((\processador|FD|soma1inv|Add0~5_sumout ) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout ))) ) ) ) # ( 
// !\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & ( \processador|FD|ULA_bit22|soma|Add1~1_combout  & ( (!\processador|FD|BancoReg|saidaA[23]~4_combout  & ((!\processador|FD|soma1inv|Add0~5_sumout ))) # (\processador|FD|BancoReg|saidaA[23]~4_combout  & 
// (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & \processador|FD|soma1inv|Add0~5_sumout )) ) ) ) # ( \processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & ( !\processador|FD|ULA_bit22|soma|Add1~1_combout  & ( (!\processador|FD|BancoReg|saidaA[23]~4_combout  
// & (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & \processador|FD|soma1inv|Add0~5_sumout )) # (\processador|FD|BancoReg|saidaA[23]~4_combout  & ((\processador|FD|soma1inv|Add0~5_sumout ) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout ))) ) ) ) # ( 
// !\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & ( !\processador|FD|ULA_bit22|soma|Add1~1_combout  & ( (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (!\processador|FD|BancoReg|saidaA[23]~4_combout  $ (!\processador|FD|soma1inv|Add0~5_sumout  $ 
// (\processador|FD|ULA_bit22|Muxao|saida_MUX~0_combout )))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((!\processador|FD|BancoReg|saidaA[23]~4_combout  & (!\processador|FD|soma1inv|Add0~5_sumout  & \processador|FD|ULA_bit22|Muxao|saida_MUX~0_combout 
// )) # (\processador|FD|BancoReg|saidaA[23]~4_combout  & (\processador|FD|soma1inv|Add0~5_sumout  & !\processador|FD|ULA_bit22|Muxao|saida_MUX~0_combout )))) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[23]~4_combout ),
	.datab(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.datac(!\processador|FD|soma1inv|Add0~5_sumout ),
	.datad(!\processador|FD|ULA_bit22|Muxao|saida_MUX~0_combout ),
	.datae(!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ),
	.dataf(!\processador|FD|ULA_bit22|soma|Add1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit23|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit23|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit23|Muxao|saida_MUX~0 .lut_mask = 64'h49A41717A4A41717;
defparam \processador|FD|ULA_bit23|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N15
cyclonev_lcell_comb \processador|FD|ULA_bit25|Muxao|saida_MUX~1 (
// Equation(s):
// \processador|FD|ULA_bit25|Muxao|saida_MUX~1_combout  = ( \processador|FD|ULA_bit24|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[25]~47_combout  & (\processador|FD|soma1inv|Add0~125_sumout  & (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  $ 
// (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout )))) # (\processador|FD|BancoReg|saidaA[25]~47_combout  & ((!\processador|FD|soma1inv|Add0~125_sumout  & (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  $ (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout 
// ))) # (\processador|FD|soma1inv|Add0~125_sumout  & ((\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout ))))) ) ) # ( !\processador|FD|ULA_bit24|soma|Add1~0_combout  & ( 
// (!\processador|FD|BancoReg|saidaA[25]~47_combout  & ((!\processador|FD|soma1inv|Add0~125_sumout  & ((!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ))) # (\processador|FD|soma1inv|Add0~125_sumout  & (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & 
// \processador|FD|ULA_bit17|Muxao|Equal1~0_combout )))) # (\processador|FD|BancoReg|saidaA[25]~47_combout  & ((!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (\processador|FD|soma1inv|Add0~125_sumout )) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & 
// ((\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ))))) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[25]~47_combout ),
	.datab(!\processador|FD|soma1inv|Add0~125_sumout ),
	.datac(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.datad(!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit24|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit25|Muxao|saida_MUX~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit25|Muxao|saida_MUX~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit25|Muxao|saida_MUX~1 .lut_mask = 64'h9817981761176117;
defparam \processador|FD|ULA_bit25|Muxao|saida_MUX~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N12
cyclonev_lcell_comb \processador|FD|ULA_bit18|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit18|Muxao|saida_MUX~0_combout  = ( \processador|FD|soma1inv|Add0~25_sumout  & ( \processador|FD|ULA_bit17|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[18]~9_combout  & (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  $ 
// (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ))) # (\processador|FD|BancoReg|saidaA[18]~9_combout  & ((\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout ))) ) ) ) # ( 
// !\processador|FD|soma1inv|Add0~25_sumout  & ( \processador|FD|ULA_bit17|soma|Add1~0_combout  & ( (\processador|FD|BancoReg|saidaA[18]~9_combout  & (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  $ (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ))) ) ) ) 
// # ( \processador|FD|soma1inv|Add0~25_sumout  & ( !\processador|FD|ULA_bit17|soma|Add1~0_combout  & ( (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (\processador|FD|BancoReg|saidaA[18]~9_combout )) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & 
// ((\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ))) ) ) ) # ( !\processador|FD|soma1inv|Add0~25_sumout  & ( !\processador|FD|ULA_bit17|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[18]~9_combout  & 
// ((!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ))) # (\processador|FD|BancoReg|saidaA[18]~9_combout  & (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & \processador|FD|ULA_bit17|Muxao|Equal1~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!\processador|FD|BancoReg|saidaA[18]~9_combout ),
	.datac(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.datad(!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ),
	.datae(!\processador|FD|soma1inv|Add0~25_sumout ),
	.dataf(!\processador|FD|ULA_bit17|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit18|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit18|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit18|Muxao|saida_MUX~0 .lut_mask = 64'hCC03303F3003C33F;
defparam \processador|FD|ULA_bit18|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N36
cyclonev_lcell_comb \processador|FD|ULA_bit21|Muxao|saida_MUX~1 (
// Equation(s):
// \processador|FD|ULA_bit21|Muxao|saida_MUX~1_combout  = ( \processador|FD|ULA_bit20|Muxao|saida_MUX~0_combout  & ( \processador|FD|ULA_bit20|soma|Add1~0_combout  & ( (!\processador|FD|soma1inv|Add0~13_sumout  & 
// ((!\processador|FD|BancoReg|saidaA[21]~6_combout  & ((!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ))) # (\processador|FD|BancoReg|saidaA[21]~6_combout  & (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & 
// \processador|FD|ULA_bit17|Muxao|Equal1~0_combout )))) # (\processador|FD|soma1inv|Add0~13_sumout  & ((!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (\processador|FD|BancoReg|saidaA[21]~6_combout )) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & 
// ((\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ))))) ) ) ) # ( !\processador|FD|ULA_bit20|Muxao|saida_MUX~0_combout  & ( \processador|FD|ULA_bit20|soma|Add1~0_combout  & ( (!\processador|FD|soma1inv|Add0~13_sumout  & 
// ((!\processador|FD|BancoReg|saidaA[21]~6_combout  & ((!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ))) # (\processador|FD|BancoReg|saidaA[21]~6_combout  & (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & 
// \processador|FD|ULA_bit17|Muxao|Equal1~0_combout )))) # (\processador|FD|soma1inv|Add0~13_sumout  & ((!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (\processador|FD|BancoReg|saidaA[21]~6_combout )) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & 
// ((\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ))))) ) ) ) # ( \processador|FD|ULA_bit20|Muxao|saida_MUX~0_combout  & ( !\processador|FD|ULA_bit20|soma|Add1~0_combout  & ( (!\processador|FD|soma1inv|Add0~13_sumout  & 
// ((!\processador|FD|BancoReg|saidaA[21]~6_combout  & ((!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ))) # (\processador|FD|BancoReg|saidaA[21]~6_combout  & (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & 
// \processador|FD|ULA_bit17|Muxao|Equal1~0_combout )))) # (\processador|FD|soma1inv|Add0~13_sumout  & ((!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (\processador|FD|BancoReg|saidaA[21]~6_combout )) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & 
// ((\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ))))) ) ) ) # ( !\processador|FD|ULA_bit20|Muxao|saida_MUX~0_combout  & ( !\processador|FD|ULA_bit20|soma|Add1~0_combout  & ( (!\processador|FD|soma1inv|Add0~13_sumout  & 
// (\processador|FD|BancoReg|saidaA[21]~6_combout  & (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  $ (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout )))) # (\processador|FD|soma1inv|Add0~13_sumout  & ((!\processador|FD|BancoReg|saidaA[21]~6_combout  & 
// (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  $ (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ))) # (\processador|FD|BancoReg|saidaA[21]~6_combout  & ((\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout 
// ))))) ) ) )

	.dataa(!\processador|FD|soma1inv|Add0~13_sumout ),
	.datab(!\processador|FD|BancoReg|saidaA[21]~6_combout ),
	.datac(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.datad(!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ),
	.datae(!\processador|FD|ULA_bit20|Muxao|saida_MUX~0_combout ),
	.dataf(!\processador|FD|ULA_bit20|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit21|Muxao|saida_MUX~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit21|Muxao|saida_MUX~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit21|Muxao|saida_MUX~1 .lut_mask = 64'h6117981798179817;
defparam \processador|FD|ULA_bit21|Muxao|saida_MUX~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N54
cyclonev_lcell_comb \processador|FD|ULA_bit20|Muxao|saida_MUX~1 (
// Equation(s):
// \processador|FD|ULA_bit20|Muxao|saida_MUX~1_combout  = ( \processador|FD|ULA_bit19|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[20]~7_combout  & (\processador|FD|soma1inv|Add0~17_sumout  & (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  $ 
// (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout )))) # (\processador|FD|BancoReg|saidaA[20]~7_combout  & ((!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (!\processador|FD|soma1inv|Add0~17_sumout  $ (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ))) 
// # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ) # (\processador|FD|soma1inv|Add0~17_sumout ))))) ) ) # ( !\processador|FD|ULA_bit19|soma|Add1~0_combout  & ( 
// (!\processador|FD|BancoReg|saidaA[20]~7_combout  & ((!\processador|FD|soma1inv|Add0~17_sumout  & ((!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ))) # (\processador|FD|soma1inv|Add0~17_sumout  & (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & 
// \processador|FD|ULA_bit17|Muxao|Equal1~0_combout )))) # (\processador|FD|BancoReg|saidaA[20]~7_combout  & ((!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (\processador|FD|soma1inv|Add0~17_sumout )) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & 
// ((\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ))))) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[20]~7_combout ),
	.datab(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.datac(!\processador|FD|soma1inv|Add0~17_sumout ),
	.datad(!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit19|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit20|Muxao|saida_MUX~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit20|Muxao|saida_MUX~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit20|Muxao|saida_MUX~1 .lut_mask = 64'hA417A41749174917;
defparam \processador|FD|ULA_bit20|Muxao|saida_MUX~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N9
cyclonev_lcell_comb \processador|FD|ULA_bit19|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit19|Muxao|saida_MUX~0_combout  = ( \processador|FD|ULA_bit18|soma|Add1~0_combout  & ( (!\processador|FD|soma1inv|Add0~21_sumout  & (\processador|FD|BancoReg|saidaA[19]~8_combout  & (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  
// $ (\processador|UC|UC_ULA|ULActrl[0]~1_combout )))) # (\processador|FD|soma1inv|Add0~21_sumout  & ((!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & (!\processador|FD|BancoReg|saidaA[19]~8_combout  $ (\processador|UC|UC_ULA|ULActrl[0]~1_combout ))) # 
// (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & ((\processador|UC|UC_ULA|ULActrl[0]~1_combout ) # (\processador|FD|BancoReg|saidaA[19]~8_combout ))))) ) ) # ( !\processador|FD|ULA_bit18|soma|Add1~0_combout  & ( 
// (!\processador|FD|soma1inv|Add0~21_sumout  & ((!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & (!\processador|FD|BancoReg|saidaA[19]~8_combout )) # (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & (\processador|FD|BancoReg|saidaA[19]~8_combout  & 
// \processador|UC|UC_ULA|ULActrl[0]~1_combout )))) # (\processador|FD|soma1inv|Add0~21_sumout  & ((!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((\processador|FD|BancoReg|saidaA[19]~8_combout ))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & 
// (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout )))) ) )

	.dataa(!\processador|FD|soma1inv|Add0~21_sumout ),
	.datab(!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ),
	.datac(!\processador|FD|BancoReg|saidaA[19]~8_combout ),
	.datad(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit18|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit19|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit19|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit19|Muxao|saida_MUX~0 .lut_mask = 64'h8593859349174917;
defparam \processador|FD|ULA_bit19|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N24
cyclonev_lcell_comb \processador|FD|ULA_bit17|Muxao|saida_MUX~1 (
// Equation(s):
// \processador|FD|ULA_bit17|Muxao|saida_MUX~1_combout  = ( \processador|FD|ULA_bit16|soma|Add1~1_combout  & ( (!\processador|FD|soma1inv|Add0~29_sumout  & ((!\processador|FD|BancoReg|saidaA[17]~10_combout  & 
// (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout )) # (\processador|FD|BancoReg|saidaA[17]~10_combout  & (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & \processador|UC|UC_ULA|ULActrl[0]~1_combout )))) # (\processador|FD|soma1inv|Add0~29_sumout  & 
// ((!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (\processador|FD|BancoReg|saidaA[17]~10_combout )) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ))))) ) ) # ( 
// !\processador|FD|ULA_bit16|soma|Add1~1_combout  & ( (!\processador|FD|soma1inv|Add0~29_sumout  & (\processador|FD|BancoReg|saidaA[17]~10_combout  & (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  $ (\processador|UC|UC_ULA|ULActrl[0]~1_combout )))) # 
// (\processador|FD|soma1inv|Add0~29_sumout  & ((!\processador|FD|BancoReg|saidaA[17]~10_combout  & (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  $ (\processador|UC|UC_ULA|ULActrl[0]~1_combout ))) # (\processador|FD|BancoReg|saidaA[17]~10_combout  & 
// ((\processador|UC|UC_ULA|ULActrl[0]~1_combout ) # (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ))))) ) )

	.dataa(!\processador|FD|soma1inv|Add0~29_sumout ),
	.datab(!\processador|FD|BancoReg|saidaA[17]~10_combout ),
	.datac(!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ),
	.datad(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit16|soma|Add1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit17|Muxao|saida_MUX~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit17|Muxao|saida_MUX~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit17|Muxao|saida_MUX~1 .lut_mask = 64'h6117611791879187;
defparam \processador|FD|ULA_bit17|Muxao|saida_MUX~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N9
cyclonev_lcell_comb \processador|FD|ULA_bit16|Muxao|saida_MUX~3 (
// Equation(s):
// \processador|FD|ULA_bit16|Muxao|saida_MUX~3_combout  = ( !\processador|FD|ULA_bit16|Muxao|saida_MUX~2_combout  & ( !\processador|FD|ULA_bit16|Muxao|saida_MUX~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|ULA_bit16|Muxao|saida_MUX~1_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit16|Muxao|saida_MUX~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit16|Muxao|saida_MUX~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit16|Muxao|saida_MUX~3 .extended_lut = "off";
defparam \processador|FD|ULA_bit16|Muxao|saida_MUX~3 .lut_mask = 64'hFF00FF0000000000;
defparam \processador|FD|ULA_bit16|Muxao|saida_MUX~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N33
cyclonev_lcell_comb \processador|FD|ULA_bit3|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit3|Muxao|saida_MUX~0_combout  = ( \processador|FD|soma1inv|Add0~85_sumout  & ( \processador|FD|ULA_bit2|soma|Add1~0_combout  & ( (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (\processador|FD|BancoReg|saidaA[3]~31_combout )) # 
// (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ))) ) ) ) # ( !\processador|FD|soma1inv|Add0~85_sumout  & ( \processador|FD|ULA_bit2|soma|Add1~0_combout  & ( 
// (!\processador|FD|BancoReg|saidaA[3]~31_combout  & ((!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ))) # (\processador|FD|BancoReg|saidaA[3]~31_combout  & (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & \processador|FD|ULA_bit17|Muxao|Equal1~0_combout 
// )) ) ) ) # ( \processador|FD|soma1inv|Add0~85_sumout  & ( !\processador|FD|ULA_bit2|soma|Add1~0_combout  & ( (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (!\processador|FD|BancoReg|saidaA[3]~31_combout  $ 
// (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ) # (\processador|FD|BancoReg|saidaA[3]~31_combout ))) ) ) ) # ( 
// !\processador|FD|soma1inv|Add0~85_sumout  & ( !\processador|FD|ULA_bit2|soma|Add1~0_combout  & ( (\processador|FD|BancoReg|saidaA[3]~31_combout  & (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  $ (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ))) ) ) )

	.dataa(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[3]~31_combout ),
	.datac(!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ),
	.datad(gnd),
	.datae(!\processador|FD|soma1inv|Add0~85_sumout ),
	.dataf(!\processador|FD|ULA_bit2|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit3|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit3|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit3|Muxao|saida_MUX~0 .lut_mask = 64'h21219797C1C12727;
defparam \processador|FD|ULA_bit3|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N6
cyclonev_lcell_comb \processador|FD|Equal0~0 (
// Equation(s):
// \processador|FD|Equal0~0_combout  = ( !\processador|FD|ULA_bit3|Muxao|saida_MUX~0_combout  & ( (!\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  & (!\processador|FD|ULA_bit1|Muxao|saida_MUX~0_combout  & 
// !\processador|FD|ULA_bit2|Muxao|saida_MUX~0_combout )) ) )

	.dataa(!\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout ),
	.datab(gnd),
	.datac(!\processador|FD|ULA_bit1|Muxao|saida_MUX~0_combout ),
	.datad(!\processador|FD|ULA_bit2|Muxao|saida_MUX~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit3|Muxao|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|Equal0~0 .extended_lut = "off";
defparam \processador|FD|Equal0~0 .lut_mask = 64'hA000A00000000000;
defparam \processador|FD|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N42
cyclonev_lcell_comb \processador|FD|Equal0~1 (
// Equation(s):
// \processador|FD|Equal0~1_combout  = ( !\processador|FD|ULA_bit6|Muxao|saida_MUX~1_combout  & ( (!\processador|FD|ULA_bit4|Muxao|saida_MUX~0_combout  & (!\processador|FD|ULA_bit5|Muxao|saida_MUX~1_combout  & \processador|FD|Equal0~0_combout )) ) )

	.dataa(!\processador|FD|ULA_bit4|Muxao|saida_MUX~0_combout ),
	.datab(gnd),
	.datac(!\processador|FD|ULA_bit5|Muxao|saida_MUX~1_combout ),
	.datad(!\processador|FD|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit6|Muxao|saida_MUX~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|Equal0~1 .extended_lut = "off";
defparam \processador|FD|Equal0~1 .lut_mask = 64'h00A000A000000000;
defparam \processador|FD|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N27
cyclonev_lcell_comb \processador|FD|Equal0~2 (
// Equation(s):
// \processador|FD|Equal0~2_combout  = ( \processador|FD|Equal0~1_combout  & ( (!\processador|FD|ULA_bit9|Muxao|saida_MUX~0_combout  & (!\processador|FD|ULA_bit7|Muxao|saida_MUX~1_combout  & !\processador|FD|ULA_bit8|Muxao|saida_MUX~0_combout )) ) )

	.dataa(!\processador|FD|ULA_bit9|Muxao|saida_MUX~0_combout ),
	.datab(gnd),
	.datac(!\processador|FD|ULA_bit7|Muxao|saida_MUX~1_combout ),
	.datad(!\processador|FD|ULA_bit8|Muxao|saida_MUX~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|Equal0~2 .extended_lut = "off";
defparam \processador|FD|Equal0~2 .lut_mask = 64'h00000000A000A000;
defparam \processador|FD|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N51
cyclonev_lcell_comb \processador|FD|Equal0~3 (
// Equation(s):
// \processador|FD|Equal0~3_combout  = ( \processador|FD|Equal0~2_combout  & ( (!\processador|FD|ULA_bit10|Muxao|saida_MUX~1_combout  & (!\processador|FD|ULA_bit12|Muxao|saida_MUX~2_combout  & (!\processador|FD|ULA_bit11|Muxao|saida_MUX~2_combout  & 
// !\processador|FD|ULA_bit13|Muxao|saida_MUX~2_combout ))) ) )

	.dataa(!\processador|FD|ULA_bit10|Muxao|saida_MUX~1_combout ),
	.datab(!\processador|FD|ULA_bit12|Muxao|saida_MUX~2_combout ),
	.datac(!\processador|FD|ULA_bit11|Muxao|saida_MUX~2_combout ),
	.datad(!\processador|FD|ULA_bit13|Muxao|saida_MUX~2_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|Equal0~3 .extended_lut = "off";
defparam \processador|FD|Equal0~3 .lut_mask = 64'h0000000080008000;
defparam \processador|FD|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N30
cyclonev_lcell_comb \processador|FD|Equal0~4 (
// Equation(s):
// \processador|FD|Equal0~4_combout  = ( \processador|FD|Equal0~3_combout  & ( (!\processador|FD|ULA_bit17|Muxao|saida_MUX~1_combout  & (\processador|FD|ULA_bit16|Muxao|saida_MUX~3_combout  & (!\processador|FD|ULA_bit15|Muxao|saida_MUX~1_combout  & 
// !\processador|FD|ULA_bit14|Muxao|saida_MUX~0_combout ))) ) )

	.dataa(!\processador|FD|ULA_bit17|Muxao|saida_MUX~1_combout ),
	.datab(!\processador|FD|ULA_bit16|Muxao|saida_MUX~3_combout ),
	.datac(!\processador|FD|ULA_bit15|Muxao|saida_MUX~1_combout ),
	.datad(!\processador|FD|ULA_bit14|Muxao|saida_MUX~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|Equal0~4 .extended_lut = "off";
defparam \processador|FD|Equal0~4 .lut_mask = 64'h0000000020002000;
defparam \processador|FD|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N24
cyclonev_lcell_comb \processador|FD|Equal0~5 (
// Equation(s):
// \processador|FD|Equal0~5_combout  = ( !\processador|FD|ULA_bit19|Muxao|saida_MUX~0_combout  & ( \processador|FD|Equal0~4_combout  & ( (!\processador|FD|ULA_bit18|Muxao|saida_MUX~0_combout  & (!\processador|FD|ULA_bit21|Muxao|saida_MUX~1_combout  & 
// !\processador|FD|ULA_bit20|Muxao|saida_MUX~1_combout )) ) ) )

	.dataa(gnd),
	.datab(!\processador|FD|ULA_bit18|Muxao|saida_MUX~0_combout ),
	.datac(!\processador|FD|ULA_bit21|Muxao|saida_MUX~1_combout ),
	.datad(!\processador|FD|ULA_bit20|Muxao|saida_MUX~1_combout ),
	.datae(!\processador|FD|ULA_bit19|Muxao|saida_MUX~0_combout ),
	.dataf(!\processador|FD|Equal0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|Equal0~5 .extended_lut = "off";
defparam \processador|FD|Equal0~5 .lut_mask = 64'h00000000C0000000;
defparam \processador|FD|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N42
cyclonev_lcell_comb \processador|FD|Equal0~6 (
// Equation(s):
// \processador|FD|Equal0~6_combout  = ( !\processador|FD|ULA_bit25|Muxao|saida_MUX~1_combout  & ( \processador|FD|Equal0~5_combout  & ( (!\processador|FD|ULA_bit22|Muxao|saida_MUX~1_combout  & (!\processador|FD|ULA_bit24|Muxao|saida_MUX~0_combout  & 
// !\processador|FD|ULA_bit23|Muxao|saida_MUX~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!\processador|FD|ULA_bit22|Muxao|saida_MUX~1_combout ),
	.datac(!\processador|FD|ULA_bit24|Muxao|saida_MUX~0_combout ),
	.datad(!\processador|FD|ULA_bit23|Muxao|saida_MUX~0_combout ),
	.datae(!\processador|FD|ULA_bit25|Muxao|saida_MUX~1_combout ),
	.dataf(!\processador|FD|Equal0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|Equal0~6 .extended_lut = "off";
defparam \processador|FD|Equal0~6 .lut_mask = 64'h00000000C0000000;
defparam \processador|FD|Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N39
cyclonev_lcell_comb \processador|FD|ULA_bit27|Muxao|saida_MUX~1 (
// Equation(s):
// \processador|FD|ULA_bit27|Muxao|saida_MUX~1_combout  = ( \processador|FD|soma1inv|Add0~117_sumout  & ( \processador|FD|ULA_bit26|soma|Add1~1_combout  & ( (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (\processador|FD|BancoReg|saidaA[27]~45_combout )) # 
// (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ))) ) ) ) # ( !\processador|FD|soma1inv|Add0~117_sumout  & ( \processador|FD|ULA_bit26|soma|Add1~1_combout  & ( 
// (!\processador|FD|BancoReg|saidaA[27]~45_combout  & ((!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ))) # (\processador|FD|BancoReg|saidaA[27]~45_combout  & (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & 
// \processador|FD|ULA_bit17|Muxao|Equal1~0_combout )) ) ) ) # ( \processador|FD|soma1inv|Add0~117_sumout  & ( !\processador|FD|ULA_bit26|soma|Add1~1_combout  & ( (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & 
// (!\processador|FD|BancoReg|saidaA[27]~45_combout  $ (((\processador|FD|ULA_bit26|Muxao|saida_MUX~0_combout ) # (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ))))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & 
// (((\processador|FD|BancoReg|saidaA[27]~45_combout  & !\processador|FD|ULA_bit26|Muxao|saida_MUX~0_combout )) # (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ))) ) ) ) # ( !\processador|FD|soma1inv|Add0~117_sumout  & ( 
// !\processador|FD|ULA_bit26|soma|Add1~1_combout  & ( (!\processador|FD|BancoReg|saidaA[27]~45_combout  & (((!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & \processador|FD|ULA_bit26|Muxao|saida_MUX~0_combout )))) # 
// (\processador|FD|BancoReg|saidaA[27]~45_combout  & ((!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & !\processador|FD|ULA_bit26|Muxao|saida_MUX~0_combout )) # 
// (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout )))) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[27]~45_combout ),
	.datab(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.datac(!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ),
	.datad(!\processador|FD|ULA_bit26|Muxao|saida_MUX~0_combout ),
	.datae(!\processador|FD|soma1inv|Add0~117_sumout ),
	.dataf(!\processador|FD|ULA_bit26|soma|Add1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit27|Muxao|saida_MUX~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit27|Muxao|saida_MUX~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit27|Muxao|saida_MUX~1 .lut_mask = 64'h41A19747A1A14747;
defparam \processador|FD|ULA_bit27|Muxao|saida_MUX~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N0
cyclonev_lcell_comb \processador|FD|ULA_bit28|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit28|Muxao|saida_MUX~0_combout  = ( \processador|FD|ULA_bit27|Muxao|saida_MUX~0_combout  & ( \processador|FD|ULA_bit27|soma|Add1~1_combout  & ( (!\processador|FD|BancoReg|saidaA[28]~44_combout  & 
// ((!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & (!\processador|FD|soma1inv|Add0~113_sumout )) # (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & (\processador|FD|soma1inv|Add0~113_sumout  & \processador|UC|UC_ULA|ULActrl[0]~1_combout )))) # 
// (\processador|FD|BancoReg|saidaA[28]~44_combout  & ((!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((\processador|FD|soma1inv|Add0~113_sumout ))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout )))) ) 
// ) ) # ( !\processador|FD|ULA_bit27|Muxao|saida_MUX~0_combout  & ( \processador|FD|ULA_bit27|soma|Add1~1_combout  & ( (!\processador|FD|BancoReg|saidaA[28]~44_combout  & ((!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & 
// (!\processador|FD|soma1inv|Add0~113_sumout )) # (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & (\processador|FD|soma1inv|Add0~113_sumout  & \processador|UC|UC_ULA|ULActrl[0]~1_combout )))) # (\processador|FD|BancoReg|saidaA[28]~44_combout  & 
// ((!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((\processador|FD|soma1inv|Add0~113_sumout ))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout )))) ) ) ) # ( 
// \processador|FD|ULA_bit27|Muxao|saida_MUX~0_combout  & ( !\processador|FD|ULA_bit27|soma|Add1~1_combout  & ( (!\processador|FD|BancoReg|saidaA[28]~44_combout  & ((!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & 
// (!\processador|FD|soma1inv|Add0~113_sumout )) # (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & (\processador|FD|soma1inv|Add0~113_sumout  & \processador|UC|UC_ULA|ULActrl[0]~1_combout )))) # (\processador|FD|BancoReg|saidaA[28]~44_combout  & 
// ((!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((\processador|FD|soma1inv|Add0~113_sumout ))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout )))) ) ) ) # ( 
// !\processador|FD|ULA_bit27|Muxao|saida_MUX~0_combout  & ( !\processador|FD|ULA_bit27|soma|Add1~1_combout  & ( (!\processador|FD|BancoReg|saidaA[28]~44_combout  & (\processador|FD|soma1inv|Add0~113_sumout  & 
// (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  $ (\processador|UC|UC_ULA|ULActrl[0]~1_combout )))) # (\processador|FD|BancoReg|saidaA[28]~44_combout  & ((!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & (!\processador|FD|soma1inv|Add0~113_sumout  
// $ (\processador|UC|UC_ULA|ULActrl[0]~1_combout ))) # (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & ((\processador|UC|UC_ULA|ULActrl[0]~1_combout ) # (\processador|FD|soma1inv|Add0~113_sumout ))))) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[28]~44_combout ),
	.datab(!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ),
	.datac(!\processador|FD|soma1inv|Add0~113_sumout ),
	.datad(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.datae(!\processador|FD|ULA_bit27|Muxao|saida_MUX~0_combout ),
	.dataf(!\processador|FD|ULA_bit27|soma|Add1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit28|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit28|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit28|Muxao|saida_MUX~0 .lut_mask = 64'h4917859385938593;
defparam \processador|FD|ULA_bit28|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N54
cyclonev_lcell_comb \processador|FD|ULA_bit26|Muxao|saida_MUX~1 (
// Equation(s):
// \processador|FD|ULA_bit26|Muxao|saida_MUX~1_combout  = ( \processador|FD|soma1inv|Add0~121_sumout  & ( \processador|FD|ULA_bit25|soma|Add1~0_combout  & ( (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((\processador|FD|BancoReg|saidaA[26]~46_combout ))) 
// # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout )) ) ) ) # ( !\processador|FD|soma1inv|Add0~121_sumout  & ( \processador|FD|ULA_bit25|soma|Add1~0_combout  & ( 
// (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & ((!\processador|FD|BancoReg|saidaA[26]~46_combout ))) # (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & 
// \processador|FD|BancoReg|saidaA[26]~46_combout )) ) ) ) # ( \processador|FD|soma1inv|Add0~121_sumout  & ( !\processador|FD|ULA_bit25|soma|Add1~0_combout  & ( (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (!\processador|FD|BancoReg|saidaA[26]~46_combout 
//  $ (((\processador|FD|ULA_bit25|Muxao|saida_MUX~0_combout ) # (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ))))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (((\processador|FD|BancoReg|saidaA[26]~46_combout  & 
// !\processador|FD|ULA_bit25|Muxao|saida_MUX~0_combout )) # (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ))) ) ) ) # ( !\processador|FD|soma1inv|Add0~121_sumout  & ( !\processador|FD|ULA_bit25|soma|Add1~0_combout  & ( 
// (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & ((!\processador|FD|BancoReg|saidaA[26]~46_combout  & ((\processador|FD|ULA_bit25|Muxao|saida_MUX~0_combout ))) # (\processador|FD|BancoReg|saidaA[26]~46_combout  & 
// (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & !\processador|FD|ULA_bit25|Muxao|saida_MUX~0_combout )))) # (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & 
// (\processador|FD|BancoReg|saidaA[26]~46_combout ))) ) ) )

	.dataa(!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ),
	.datab(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.datac(!\processador|FD|BancoReg|saidaA[26]~46_combout ),
	.datad(!\processador|FD|ULA_bit25|Muxao|saida_MUX~0_combout ),
	.datae(!\processador|FD|soma1inv|Add0~121_sumout ),
	.dataf(!\processador|FD|ULA_bit25|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit26|Muxao|saida_MUX~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit26|Muxao|saida_MUX~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit26|Muxao|saida_MUX~1 .lut_mask = 64'h09A1971DA1A11D1D;
defparam \processador|FD|ULA_bit26|Muxao|saida_MUX~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N30
cyclonev_lcell_comb \processador|FD|Equal0~7 (
// Equation(s):
// \processador|FD|Equal0~7_combout  = ( !\processador|FD|ULA_bit26|Muxao|saida_MUX~1_combout  & ( (\processador|FD|Equal0~6_combout  & (!\processador|FD|ULA_bit27|Muxao|saida_MUX~1_combout  & !\processador|FD|ULA_bit28|Muxao|saida_MUX~0_combout )) ) )

	.dataa(gnd),
	.datab(!\processador|FD|Equal0~6_combout ),
	.datac(!\processador|FD|ULA_bit27|Muxao|saida_MUX~1_combout ),
	.datad(!\processador|FD|ULA_bit28|Muxao|saida_MUX~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit26|Muxao|saida_MUX~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|Equal0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|Equal0~7 .extended_lut = "off";
defparam \processador|FD|Equal0~7 .lut_mask = 64'h3000300000000000;
defparam \processador|FD|Equal0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N12
cyclonev_lcell_comb \processador|FD|fetchInstruction|PC|DOUT[20]~0 (
// Equation(s):
// \processador|FD|fetchInstruction|PC|DOUT[20]~0_combout  = ( \processador|FD|ULA_bit29|Muxao|saida_MUX~0_combout  & ( \processador|FD|Equal0~7_combout  & ( (!\processador|FD|BancoReg|saidaA[24]~48_combout  & !\processador|UC|palavraControle[11]~1_combout ) 
// ) ) ) # ( !\processador|FD|ULA_bit29|Muxao|saida_MUX~0_combout  & ( \processador|FD|Equal0~7_combout  & ( (!\processador|FD|BancoReg|saidaA[24]~48_combout  & ((!\processador|UC|palavraControle[11]~1_combout ) # 
// ((!\processador|FD|ULA_bit31|Muxao|saida_MUX~2_combout  & !\processador|FD|ULA_bit30|Muxao|saida_MUX~1_combout )))) ) ) ) # ( \processador|FD|ULA_bit29|Muxao|saida_MUX~0_combout  & ( !\processador|FD|Equal0~7_combout  & ( 
// (!\processador|FD|BancoReg|saidaA[24]~48_combout  & !\processador|UC|palavraControle[11]~1_combout ) ) ) ) # ( !\processador|FD|ULA_bit29|Muxao|saida_MUX~0_combout  & ( !\processador|FD|Equal0~7_combout  & ( 
// (!\processador|FD|BancoReg|saidaA[24]~48_combout  & !\processador|UC|palavraControle[11]~1_combout ) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[24]~48_combout ),
	.datab(!\processador|UC|palavraControle[11]~1_combout ),
	.datac(!\processador|FD|ULA_bit31|Muxao|saida_MUX~2_combout ),
	.datad(!\processador|FD|ULA_bit30|Muxao|saida_MUX~1_combout ),
	.datae(!\processador|FD|ULA_bit29|Muxao|saida_MUX~0_combout ),
	.dataf(!\processador|FD|Equal0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PC|DOUT[20]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[20]~0 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PC|DOUT[20]~0 .lut_mask = 64'h88888888A8888888;
defparam \processador|FD|fetchInstruction|PC|DOUT[20]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N54
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[5]~6 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[5]~6_combout  = ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~25_sumout  & ( \processador|FD|fetchInstruction|PC|DOUT[20]~0_combout  & ( (\processador|UC|palavraControle[11]~1_combout ) # 
// (\processador|UC|UC_ULA|Functcrtl~2_combout ) ) ) ) # ( !\processador|FD|fetchInstruction|SOMASIGEXT|Add0~25_sumout  & ( \processador|FD|fetchInstruction|PC|DOUT[20]~0_combout  & ( (\processador|UC|UC_ULA|Functcrtl~2_combout  & 
// !\processador|UC|palavraControle[11]~1_combout ) ) ) ) # ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~25_sumout  & ( !\processador|FD|fetchInstruction|PC|DOUT[20]~0_combout  & ( (!\processador|UC|palavraControle[11]~1_combout  & 
// (\processador|FD|BancoReg|saidaA[5]~25_combout )) # (\processador|UC|palavraControle[11]~1_combout  & ((\processador|FD|SOMA|Add0~25_sumout ))) ) ) ) # ( !\processador|FD|fetchInstruction|SOMASIGEXT|Add0~25_sumout  & ( 
// !\processador|FD|fetchInstruction|PC|DOUT[20]~0_combout  & ( (!\processador|UC|palavraControle[11]~1_combout  & (\processador|FD|BancoReg|saidaA[5]~25_combout )) # (\processador|UC|palavraControle[11]~1_combout  & ((\processador|FD|SOMA|Add0~25_sumout ))) 
// ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[5]~25_combout ),
	.datab(!\processador|UC|UC_ULA|Functcrtl~2_combout ),
	.datac(!\processador|UC|palavraControle[11]~1_combout ),
	.datad(!\processador|FD|SOMA|Add0~25_sumout ),
	.datae(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~25_sumout ),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT[20]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[5]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[5]~6 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[5]~6 .lut_mask = 64'h505F505F30303F3F;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[5]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y7_N56
dffeas \processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[5]~6_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N27
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~1 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~1_combout  = ( !\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q  & ( (!\processador|FD|fetchInstruction|PC|DOUT [3] & ((!\processador|FD|fetchInstruction|PC|DOUT [2]) # 
// (!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [3]),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [2]),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~1 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~1 .lut_mask = 64'hCCC0CCC000000000;
defparam \processador|FD|fetchInstruction|ROM|memROM~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N42
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~13 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~13_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~1_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~13 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~13 .lut_mask = 64'h0000000000FF00FF;
defparam \processador|FD|fetchInstruction|ROM|memROM~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N57
cyclonev_lcell_comb \processador|UC|habEscritaReg~0 (
// Equation(s):
// \processador|UC|habEscritaReg~0_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~3_combout  & ( (\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q  & (!\processador|FD|fetchInstruction|ROM|memROM~13_combout  & 
// \processador|FD|fetchInstruction|ROM|memROM~2_combout )) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~3_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~13_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~2_combout ))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~13_combout  & (\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q  & \processador|FD|fetchInstruction|ROM|memROM~2_combout )) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~13_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~2_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|habEscritaReg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|habEscritaReg~0 .extended_lut = "off";
defparam \processador|UC|habEscritaReg~0 .lut_mask = 64'hF005F00500500050;
defparam \processador|UC|habEscritaReg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1067 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1067_combout  = ( \processador|UC|Equal1~1_combout  & ( (\processador|UC|habEscritaReg~0_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~7_combout  & (\processador|FD|fetchInstruction|ROM|memROM~16_combout  & 
// \processador|FD|fetchInstruction|ROM|memROM~15_combout ))) ) ) # ( !\processador|UC|Equal1~1_combout  & ( (\processador|UC|habEscritaReg~0_combout  & \processador|FD|fetchInstruction|ROM|memROM~7_combout ) ) )

	.dataa(!\processador|UC|habEscritaReg~0_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~16_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datae(gnd),
	.dataf(!\processador|UC|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1067_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1067 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1067 .lut_mask = 64'h1111111100040004;
defparam \processador|FD|BancoReg|registrador~1067 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N59
dffeas \processador|FD|BancoReg|registrador~297 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[3]~91_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1067_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~297_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~297 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~297 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N9
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1276 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1276_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~16_combout  & \processador|FD|fetchInstruction|ROM|memROM~15_combout ) ) ) # ( 
// !\processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~16_combout  & ((\processador|FD|fetchInstruction|ROM|memROM~15_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~16_combout  & 
// (\processador|FD|BancoReg|registrador~41_q  & !\processador|FD|fetchInstruction|ROM|memROM~15_combout )) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~16_combout ),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|registrador~41_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1276_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1276 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1276 .lut_mask = 64'h05AA05AA00AA00AA;
defparam \processador|FD|BancoReg|registrador~1276 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N51
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1148 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1148_combout  = ( \processador|FD|BancoReg|registrador~1276_combout  ) # ( !\processador|FD|BancoReg|registrador~1276_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~15_combout  & 
// ((\processador|FD|fetchInstruction|ROM|memROM~7_combout ) # (\processador|FD|BancoReg|registrador~297_q ))) ) )

	.dataa(gnd),
	.datab(!\processador|FD|BancoReg|registrador~297_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1276_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1148 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1148 .lut_mask = 64'h030F030FFFFFFFFF;
defparam \processador|FD|BancoReg|registrador~1148 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N45
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[3]~17 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[3]~17_combout  = ( \processador|FD|BancoReg|Equal0~0_combout  & ( \processador|FD|BancoReg|registrador~1148_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|BancoReg|registrador~1148_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[3]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[3]~17 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaB[3]~17 .lut_mask = 64'h0000000000FF00FF;
defparam \processador|FD|BancoReg|saidaB[3]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N58
dffeas \processador|FD|memRAM|ram~37 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[3]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~37 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~37 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y3_N47
dffeas \processador|FD|memRAM|ram~69 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|saidaB[3]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|memRAM|ram~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~69 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~69 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N12
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[3]~91 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[3]~91_combout  = ( !\processador|UC|palavraControle[1]~0_combout  & ( (!\processador|FD|saidaULA_final~0_combout  & (((\processador|FD|ULA_bit3|Muxao|saida_MUX~0_combout )))) ) ) # ( 
// \processador|UC|palavraControle[1]~0_combout  & ( (!\processador|FD|saidaULA_final[0]~2_combout  & ((!\processador|FD|saidaULA_final~0_combout  & ((!\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  & (\processador|FD|memRAM|ram~37_q )) # 
// (\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  & ((\processador|FD|memRAM|ram~69_q ))))) # (\processador|FD|saidaULA_final~0_combout  & (\processador|FD|memRAM|ram~37_q )))) # (\processador|FD|saidaULA_final[0]~2_combout  & 
// ((((\processador|FD|memRAM|ram~69_q ))))) ) )

	.dataa(!\processador|FD|saidaULA_final~0_combout ),
	.datab(!\processador|FD|memRAM|ram~37_q ),
	.datac(!\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout ),
	.datad(!\processador|FD|memRAM|ram~69_q ),
	.datae(!\processador|UC|palavraControle[1]~0_combout ),
	.dataf(!\processador|FD|saidaULA_final[0]~2_combout ),
	.datag(!\processador|FD|ULA_bit3|Muxao|saida_MUX~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[3]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[3]~91 .extended_lut = "on";
defparam \processador|FD|muxULAram|saida_MUX[3]~91 .lut_mask = 64'h0A0A313B0A0A00FF;
defparam \processador|FD|muxULAram|saida_MUX[3]~91 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N38
dffeas \processador|FD|BancoReg|registrador~41 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[3]~91_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1066_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~41 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~41 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N0
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[3]~29 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[3]~29_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [7] & ( \processador|FD|BancoReg|registrador~41_q  ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [7] & ( (\processador|FD|BancoReg|registrador~41_q  & 
// !\processador|FD|fetchInstruction|ROM|memROM~4_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|registrador~41_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~4_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[3]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[3]~29 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[3]~29 .lut_mask = 64'h0F000F000F0F0F0F;
defparam \processador|FD|BancoReg|saidaA[3]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N45
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[3]~30 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[3]~30_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [7] & ( !\processador|FD|BancoReg|registrador~297_q  ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [7] & ( (!\processador|FD|BancoReg|registrador~297_q  & 
// !\processador|FD|fetchInstruction|ROM|memROM~4_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|registrador~297_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~4_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[3]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[3]~30 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[3]~30 .lut_mask = 64'hF000F000F0F0F0F0;
defparam \processador|FD|BancoReg|saidaA[3]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N6
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[3]~31 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[3]~31_combout  = ( \processador|FD|BancoReg|saidaA[3]~30_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~5_combout  & ( (\processador|FD|BancoReg|saidaA[3]~29_combout  & 
// (!\processador|FD|fetchInstruction|ROM|memROM~7_combout  & ((!\processador|FD|BancoReg|saidaA[24]~1_combout ) # (\processador|FD|BancoReg|saidaA[24]~0_combout )))) ) ) ) # ( !\processador|FD|BancoReg|saidaA[3]~30_combout  & ( 
// \processador|FD|fetchInstruction|ROM|memROM~5_combout  & ( ((\processador|FD|BancoReg|saidaA[3]~29_combout  & ((!\processador|FD|BancoReg|saidaA[24]~1_combout ) # (\processador|FD|BancoReg|saidaA[24]~0_combout )))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~7_combout ) ) ) ) # ( !\processador|FD|BancoReg|saidaA[3]~30_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~5_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~7_combout  ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[3]~29_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datac(!\processador|FD|BancoReg|saidaA[24]~0_combout ),
	.datad(!\processador|FD|BancoReg|saidaA[24]~1_combout ),
	.datae(!\processador|FD|BancoReg|saidaA[3]~30_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[3]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[3]~31 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[3]~31 .lut_mask = 64'h3333000077374404;
defparam \processador|FD|BancoReg|saidaA[3]~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N6
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[3]~4 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[3]~4_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~12_combout  & ( \processador|FD|fetchInstruction|PC|DOUT[20]~0_combout  & ( (!\processador|UC|palavraControle[11]~1_combout ) # 
// (\processador|FD|fetchInstruction|SOMASIGEXT|Add0~17_sumout ) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~12_combout  & ( \processador|FD|fetchInstruction|PC|DOUT[20]~0_combout  & ( (\processador|UC|palavraControle[11]~1_combout  & 
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~17_sumout ) ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~12_combout  & ( !\processador|FD|fetchInstruction|PC|DOUT[20]~0_combout  & ( (!\processador|UC|palavraControle[11]~1_combout  & 
// (\processador|FD|BancoReg|saidaA[3]~31_combout )) # (\processador|UC|palavraControle[11]~1_combout  & ((\processador|FD|SOMA|Add0~17_sumout ))) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~12_combout  & ( 
// !\processador|FD|fetchInstruction|PC|DOUT[20]~0_combout  & ( (!\processador|UC|palavraControle[11]~1_combout  & (\processador|FD|BancoReg|saidaA[3]~31_combout )) # (\processador|UC|palavraControle[11]~1_combout  & ((\processador|FD|SOMA|Add0~17_sumout ))) 
// ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[3]~31_combout ),
	.datab(!\processador|FD|SOMA|Add0~17_sumout ),
	.datac(!\processador|UC|palavraControle[11]~1_combout ),
	.datad(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~17_sumout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~12_combout ),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT[20]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[3]~4 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[3]~4 .lut_mask = 64'h53535353000FF0FF;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y7_N8
dffeas \processador|FD|fetchInstruction|PC|DOUT[3] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[3]~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[3] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N0
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~7 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~7_combout  = ( \processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q  & ( (!\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q  & (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & 
// !\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q )) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q  & ( (!\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q  & (\processador|FD|fetchInstruction|PC|DOUT [3] & 
// (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & !\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q ))) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q ),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [3]),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~7 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~7 .lut_mask = 64'h20002000A000A000;
defparam \processador|FD|fetchInstruction|ROM|memROM~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N12
cyclonev_lcell_comb \processador|FD|SOMA|Add0~9 (
// Equation(s):
// \processador|FD|SOMA|Add0~9_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q  ) + ( GND ) + ( \processador|FD|SOMA|Add0~26  ))
// \processador|FD|SOMA|Add0~10  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q  ) + ( GND ) + ( \processador|FD|SOMA|Add0~26  ))

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|SOMA|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|SOMA|Add0~9_sumout ),
	.cout(\processador|FD|SOMA|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|SOMA|Add0~9 .extended_lut = "off";
defparam \processador|FD|SOMA|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \processador|FD|SOMA|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N15
cyclonev_lcell_comb \processador|FD|SOMA|Add0~5 (
// Equation(s):
// \processador|FD|SOMA|Add0~5_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [7] ) + ( GND ) + ( \processador|FD|SOMA|Add0~10  ))
// \processador|FD|SOMA|Add0~6  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [7] ) + ( GND ) + ( \processador|FD|SOMA|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|SOMA|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|SOMA|Add0~5_sumout ),
	.cout(\processador|FD|SOMA|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|SOMA|Add0~5 .extended_lut = "off";
defparam \processador|FD|SOMA|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|SOMA|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N45
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~6 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~6_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [3] & ( (!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  & !\processador|FD|fetchInstruction|PC|DOUT [6]) ) ) # ( 
// !\processador|FD|fetchInstruction|PC|DOUT [3] & ( (\processador|FD|fetchInstruction|PC|DOUT [4] & (!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  & !\processador|FD|fetchInstruction|PC|DOUT [6])) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [4]),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~6 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~6 .lut_mask = 64'h50005000F000F000;
defparam \processador|FD|fetchInstruction|ROM|memROM~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N12
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~9 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~9_sumout  = SUM(( \processador|FD|fetchInstruction|ROM|memROM~3_combout  ) + ( \processador|FD|SOMA|Add0~9_sumout  ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~26  ))
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~10  = CARRY(( \processador|FD|fetchInstruction|ROM|memROM~3_combout  ) + ( \processador|FD|SOMA|Add0~9_sumout  ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|SOMA|Add0~9_sumout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~9_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~9 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N15
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~5 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~5_sumout  = SUM(( \processador|FD|SOMA|Add0~5_sumout  ) + ( (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & \processador|FD|fetchInstruction|ROM|memROM~6_combout ) ) + ( 
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~10  ))
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~6  = CARRY(( \processador|FD|SOMA|Add0~5_sumout  ) + ( (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & \processador|FD|fetchInstruction|ROM|memROM~6_combout ) ) + ( 
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~10  ))

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\processador|FD|SOMA|Add0~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~6_combout ),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~5_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~5 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~5 .lut_mask = 64'h0000FF5500000F0F;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N48
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[7]~1 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[7]~1_combout  = ( \processador|FD|BancoReg|saidaA[7]~22_combout  & ( \processador|FD|fetchInstruction|PC|DOUT[20]~0_combout  & ( (!\processador|UC|palavraControle[11]~1_combout  & 
// (\processador|FD|fetchInstruction|ROM|memROM~7_combout )) # (\processador|UC|palavraControle[11]~1_combout  & ((\processador|FD|fetchInstruction|SOMASIGEXT|Add0~5_sumout ))) ) ) ) # ( !\processador|FD|BancoReg|saidaA[7]~22_combout  & ( 
// \processador|FD|fetchInstruction|PC|DOUT[20]~0_combout  & ( (!\processador|UC|palavraControle[11]~1_combout  & (\processador|FD|fetchInstruction|ROM|memROM~7_combout )) # (\processador|UC|palavraControle[11]~1_combout  & 
// ((\processador|FD|fetchInstruction|SOMASIGEXT|Add0~5_sumout ))) ) ) ) # ( \processador|FD|BancoReg|saidaA[7]~22_combout  & ( !\processador|FD|fetchInstruction|PC|DOUT[20]~0_combout  & ( (!\processador|UC|palavraControle[11]~1_combout ) # 
// (\processador|FD|SOMA|Add0~5_sumout ) ) ) ) # ( !\processador|FD|BancoReg|saidaA[7]~22_combout  & ( !\processador|FD|fetchInstruction|PC|DOUT[20]~0_combout  & ( (\processador|UC|palavraControle[11]~1_combout  & \processador|FD|SOMA|Add0~5_sumout ) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datab(!\processador|UC|palavraControle[11]~1_combout ),
	.datac(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~5_sumout ),
	.datad(!\processador|FD|SOMA|Add0~5_sumout ),
	.datae(!\processador|FD|BancoReg|saidaA[7]~22_combout ),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT[20]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[7]~1 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[7]~1 .lut_mask = 64'h0033CCFF47474747;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y7_N50
dffeas \processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[7]~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N33
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[6]~49 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[6]~49_combout  = ( !\processador|FD|BancoReg|saidaA[23]~2_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & (\processador|FD|fetchInstruction|ROM|memROM~6_combout  & 
// (!\processador|FD|fetchInstruction|ROM|memROM~4_combout  & \processador|FD|BancoReg|registrador~300_q ))) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~6_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~4_combout ),
	.datad(!\processador|FD|BancoReg|registrador~300_q ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaA[23]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[6]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[6]~49 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[6]~49 .lut_mask = 64'h0020002000000000;
defparam \processador|FD|BancoReg|saidaA[6]~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N57
cyclonev_lcell_comb \processador|FD|ULA_bit31|Muxao|saida_MUX~1 (
// Equation(s):
// \processador|FD|ULA_bit31|Muxao|saida_MUX~1_combout  = ( \processador|FD|soma1inv|Add0~101_sumout  & ( \processador|FD|BancoReg|saidaA[31]~41_combout  & ( \processador|FD|ULA_bit17|Muxao|Equal1~0_combout  ) ) ) # ( 
// !\processador|FD|soma1inv|Add0~101_sumout  & ( \processador|FD|BancoReg|saidaA[31]~41_combout  & ( (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & \processador|UC|UC_ULA|ULActrl[0]~1_combout ) ) ) ) # ( \processador|FD|soma1inv|Add0~101_sumout  & ( 
// !\processador|FD|BancoReg|saidaA[31]~41_combout  & ( (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & \processador|UC|UC_ULA|ULActrl[0]~1_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ),
	.datad(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.datae(!\processador|FD|soma1inv|Add0~101_sumout ),
	.dataf(!\processador|FD|BancoReg|saidaA[31]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit31|Muxao|saida_MUX~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit31|Muxao|saida_MUX~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit31|Muxao|saida_MUX~1 .lut_mask = 64'h0000000F000F0F0F;
defparam \processador|FD|ULA_bit31|Muxao|saida_MUX~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N51
cyclonev_lcell_comb \processador|FD|ULA_bit6|Muxao|Equal0~0 (
// Equation(s):
// \processador|FD|ULA_bit6|Muxao|Equal0~0_combout  = ( !\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & ( !\processador|UC|UC_ULA|ULActrl[0]~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit6|Muxao|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit6|Muxao|Equal0~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit6|Muxao|Equal0~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \processador|FD|ULA_bit6|Muxao|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N33
cyclonev_lcell_comb \processador|FD|ULA_bit31|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit31|Muxao|saida_MUX~0_combout  = ( \processador|FD|soma1inv|Add0~101_sumout  & ( \processador|FD|ULA_bit29|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[31]~41_combout  & (\processador|FD|ULA_bit6|Muxao|Equal0~0_combout  
// & ((!\processador|FD|BancoReg|saidaA[30]~42_combout ) # (!\processador|FD|soma1inv|Add0~105_sumout )))) # (\processador|FD|BancoReg|saidaA[31]~41_combout  & (!\processador|FD|ULA_bit6|Muxao|Equal0~0_combout  $ 
// (((\processador|FD|BancoReg|saidaA[30]~42_combout  & \processador|FD|soma1inv|Add0~105_sumout ))))) ) ) ) # ( !\processador|FD|soma1inv|Add0~101_sumout  & ( \processador|FD|ULA_bit29|soma|Add1~0_combout  & ( 
// (!\processador|FD|BancoReg|saidaA[31]~41_combout  & (((\processador|FD|BancoReg|saidaA[30]~42_combout  & \processador|FD|soma1inv|Add0~105_sumout )))) # (\processador|FD|BancoReg|saidaA[31]~41_combout  & (\processador|FD|ULA_bit6|Muxao|Equal0~0_combout  & 
// ((!\processador|FD|BancoReg|saidaA[30]~42_combout ) # (!\processador|FD|soma1inv|Add0~105_sumout )))) ) ) ) # ( \processador|FD|soma1inv|Add0~101_sumout  & ( !\processador|FD|ULA_bit29|soma|Add1~0_combout  & ( 
// (!\processador|FD|BancoReg|saidaA[31]~41_combout  & (\processador|FD|ULA_bit6|Muxao|Equal0~0_combout  & (!\processador|FD|BancoReg|saidaA[30]~42_combout  & !\processador|FD|soma1inv|Add0~105_sumout ))) # (\processador|FD|BancoReg|saidaA[31]~41_combout  & 
// (!\processador|FD|ULA_bit6|Muxao|Equal0~0_combout  $ (((\processador|FD|soma1inv|Add0~105_sumout ) # (\processador|FD|BancoReg|saidaA[30]~42_combout ))))) ) ) ) # ( !\processador|FD|soma1inv|Add0~101_sumout  & ( 
// !\processador|FD|ULA_bit29|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[31]~41_combout  & (((\processador|FD|soma1inv|Add0~105_sumout ) # (\processador|FD|BancoReg|saidaA[30]~42_combout )))) # (\processador|FD|BancoReg|saidaA[31]~41_combout  
// & (\processador|FD|ULA_bit6|Muxao|Equal0~0_combout  & (!\processador|FD|BancoReg|saidaA[30]~42_combout  & !\processador|FD|soma1inv|Add0~105_sumout ))) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[31]~41_combout ),
	.datab(!\processador|FD|ULA_bit6|Muxao|Equal0~0_combout ),
	.datac(!\processador|FD|BancoReg|saidaA[30]~42_combout ),
	.datad(!\processador|FD|soma1inv|Add0~105_sumout ),
	.datae(!\processador|FD|soma1inv|Add0~101_sumout ),
	.dataf(!\processador|FD|ULA_bit29|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit31|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit31|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit31|Muxao|saida_MUX~0 .lut_mask = 64'h1AAA6111111A6661;
defparam \processador|FD|ULA_bit31|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N36
cyclonev_lcell_comb \processador|FD|Equal0~8 (
// Equation(s):
// \processador|FD|Equal0~8_combout  = ( !\processador|FD|ULA_bit30|Muxao|saida_MUX~1_combout  & ( \processador|FD|ULA_bit31|Muxao|saida_MUX~0_combout  & ( (!\processador|FD|ULA_bit31|Muxao|saida_MUX~1_combout  & 
// (!\processador|FD|ULA_bit29|Muxao|saida_MUX~0_combout  & (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & \processador|FD|Equal0~7_combout ))) ) ) ) # ( !\processador|FD|ULA_bit30|Muxao|saida_MUX~1_combout  & ( 
// !\processador|FD|ULA_bit31|Muxao|saida_MUX~0_combout  & ( (!\processador|FD|ULA_bit31|Muxao|saida_MUX~1_combout  & (!\processador|FD|ULA_bit29|Muxao|saida_MUX~0_combout  & \processador|FD|Equal0~7_combout )) ) ) )

	.dataa(!\processador|FD|ULA_bit31|Muxao|saida_MUX~1_combout ),
	.datab(!\processador|FD|ULA_bit29|Muxao|saida_MUX~0_combout ),
	.datac(!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ),
	.datad(!\processador|FD|Equal0~7_combout ),
	.datae(!\processador|FD|ULA_bit30|Muxao|saida_MUX~1_combout ),
	.dataf(!\processador|FD|ULA_bit31|Muxao|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|Equal0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|Equal0~8 .extended_lut = "off";
defparam \processador|FD|Equal0~8 .lut_mask = 64'h0088000000080000;
defparam \processador|FD|Equal0~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N36
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[6]~2 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[6]~2_combout  = ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~9_sumout  & ( \processador|FD|Equal0~8_combout  & ( (!\processador|UC|palavraControle[11]~1_combout  & 
// (\processador|FD|BancoReg|saidaA[6]~49_combout  & ((\processador|FD|BancoReg|saidaA[24]~48_combout )))) # (\processador|UC|palavraControle[11]~1_combout  & (((!\processador|FD|BancoReg|saidaA[24]~48_combout ) # (\processador|FD|SOMA|Add0~9_sumout )))) ) ) 
// ) # ( !\processador|FD|fetchInstruction|SOMASIGEXT|Add0~9_sumout  & ( \processador|FD|Equal0~8_combout  & ( (\processador|FD|BancoReg|saidaA[24]~48_combout  & ((!\processador|UC|palavraControle[11]~1_combout  & 
// (\processador|FD|BancoReg|saidaA[6]~49_combout )) # (\processador|UC|palavraControle[11]~1_combout  & ((\processador|FD|SOMA|Add0~9_sumout ))))) ) ) ) # ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~9_sumout  & ( !\processador|FD|Equal0~8_combout  & 
// ( (!\processador|UC|palavraControle[11]~1_combout  & (\processador|FD|BancoReg|saidaA[6]~49_combout  & ((\processador|FD|BancoReg|saidaA[24]~48_combout )))) # (\processador|UC|palavraControle[11]~1_combout  & (((\processador|FD|SOMA|Add0~9_sumout )))) ) ) 
// ) # ( !\processador|FD|fetchInstruction|SOMASIGEXT|Add0~9_sumout  & ( !\processador|FD|Equal0~8_combout  & ( (!\processador|UC|palavraControle[11]~1_combout  & (\processador|FD|BancoReg|saidaA[6]~49_combout  & 
// ((\processador|FD|BancoReg|saidaA[24]~48_combout )))) # (\processador|UC|palavraControle[11]~1_combout  & (((\processador|FD|SOMA|Add0~9_sumout )))) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[6]~49_combout ),
	.datab(!\processador|FD|SOMA|Add0~9_sumout ),
	.datac(!\processador|UC|palavraControle[11]~1_combout ),
	.datad(!\processador|FD|BancoReg|saidaA[24]~48_combout ),
	.datae(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~9_sumout ),
	.dataf(!\processador|FD|Equal0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[6]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[6]~2 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[6]~2 .lut_mask = 64'h0353035300530F53;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[6]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y7_N38
dffeas \processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[6]~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N15
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~2 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~2_combout  = ( !\processador|FD|fetchInstruction|PC|DOUT [3] & ( (!\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q  & (!\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q  & 
// (!\processador|FD|fetchInstruction|PC|DOUT [7] & !\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q ))) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q ),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~2 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~2 .lut_mask = 64'h8000800000000000;
defparam \processador|FD|fetchInstruction|ROM|memROM~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N54
cyclonev_lcell_comb \processador|UC|palavraControle[11]~1 (
// Equation(s):
// \processador|UC|palavraControle[11]~1_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~13_combout  & ( !\processador|FD|BancoReg|saidaA[24]~48_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~3_combout ) # 
// (\processador|FD|fetchInstruction|ROM|memROM~2_combout ) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~13_combout  & ( !\processador|FD|BancoReg|saidaA[24]~48_combout  ) )

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~2_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~3_combout ),
	.datad(gnd),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~13_combout ),
	.dataf(!\processador|FD|BancoReg|saidaA[24]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|palavraControle[11]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|palavraControle[11]~1 .extended_lut = "off";
defparam \processador|UC|palavraControle[11]~1 .lut_mask = 64'hFFFF3F3F00000000;
defparam \processador|UC|palavraControle[11]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N42
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[4]~5 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[4]~5_combout  = ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~21_sumout  & ( \processador|FD|fetchInstruction|PC|DOUT[20]~0_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~14_combout ) # 
// (\processador|UC|palavraControle[11]~1_combout ) ) ) ) # ( !\processador|FD|fetchInstruction|SOMASIGEXT|Add0~21_sumout  & ( \processador|FD|fetchInstruction|PC|DOUT[20]~0_combout  & ( (!\processador|UC|palavraControle[11]~1_combout  & 
// \processador|FD|fetchInstruction|ROM|memROM~14_combout ) ) ) ) # ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~21_sumout  & ( !\processador|FD|fetchInstruction|PC|DOUT[20]~0_combout  & ( (!\processador|UC|palavraControle[11]~1_combout  & 
// ((\processador|FD|BancoReg|saidaA[4]~28_combout ))) # (\processador|UC|palavraControle[11]~1_combout  & (\processador|FD|SOMA|Add0~21_sumout )) ) ) ) # ( !\processador|FD|fetchInstruction|SOMASIGEXT|Add0~21_sumout  & ( 
// !\processador|FD|fetchInstruction|PC|DOUT[20]~0_combout  & ( (!\processador|UC|palavraControle[11]~1_combout  & ((\processador|FD|BancoReg|saidaA[4]~28_combout ))) # (\processador|UC|palavraControle[11]~1_combout  & (\processador|FD|SOMA|Add0~21_sumout )) 
// ) ) )

	.dataa(!\processador|UC|palavraControle[11]~1_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~14_combout ),
	.datac(!\processador|FD|SOMA|Add0~21_sumout ),
	.datad(!\processador|FD|BancoReg|saidaA[4]~28_combout ),
	.datae(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~21_sumout ),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT[20]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[4]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[4]~5 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[4]~5 .lut_mask = 64'h05AF05AF22227777;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[4]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y7_N44
dffeas \processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[4]~5_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N12
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~11 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~11_combout  = ( !\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q  & ( !\processador|FD|fetchInstruction|PC|DOUT [5] & ( (!\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q  & 
// (\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q  & (!\processador|FD|fetchInstruction|PC|DOUT [3] & !\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q ),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [3]),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q ),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~11 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~11 .lut_mask = 64'h2000000000000000;
defparam \processador|FD|fetchInstruction|ROM|memROM~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N24
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[2]~3 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[2]~3_combout  = ( \processador|FD|SOMA|Add0~13_sumout  & ( \processador|FD|fetchInstruction|PC|DOUT[20]~0_combout  & ( (!\processador|UC|palavraControle[11]~1_combout  & 
// ((\processador|FD|fetchInstruction|ROM|memROM~11_combout ))) # (\processador|UC|palavraControle[11]~1_combout  & (\processador|FD|fetchInstruction|SOMASIGEXT|Add0~13_sumout )) ) ) ) # ( !\processador|FD|SOMA|Add0~13_sumout  & ( 
// \processador|FD|fetchInstruction|PC|DOUT[20]~0_combout  & ( (!\processador|UC|palavraControle[11]~1_combout  & ((\processador|FD|fetchInstruction|ROM|memROM~11_combout ))) # (\processador|UC|palavraControle[11]~1_combout  & 
// (\processador|FD|fetchInstruction|SOMASIGEXT|Add0~13_sumout )) ) ) ) # ( \processador|FD|SOMA|Add0~13_sumout  & ( !\processador|FD|fetchInstruction|PC|DOUT[20]~0_combout  & ( (\processador|FD|BancoReg|saidaA[2]~34_combout ) # 
// (\processador|UC|palavraControle[11]~1_combout ) ) ) ) # ( !\processador|FD|SOMA|Add0~13_sumout  & ( !\processador|FD|fetchInstruction|PC|DOUT[20]~0_combout  & ( (!\processador|UC|palavraControle[11]~1_combout  & 
// \processador|FD|BancoReg|saidaA[2]~34_combout ) ) ) )

	.dataa(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~13_sumout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datac(!\processador|UC|palavraControle[11]~1_combout ),
	.datad(!\processador|FD|BancoReg|saidaA[2]~34_combout ),
	.datae(!\processador|FD|SOMA|Add0~13_sumout ),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT[20]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[2]~3 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[2]~3 .lut_mask = 64'h00F00FFF35353535;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N26
dffeas \processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[2]~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N0
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~12 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~12_combout  = ( !\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q  & ( !\processador|FD|fetchInstruction|PC|DOUT [5] & ( (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & 
// ((!\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q  & (\processador|FD|fetchInstruction|PC|DOUT [3] & !\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q )) # (\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q  & 
// ((\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q ))))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q ),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [3]),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q ),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q ),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~12 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~12 .lut_mask = 64'h0844000000000000;
defparam \processador|FD|fetchInstruction|ROM|memROM~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N9
cyclonev_lcell_comb \processador|FD|saidaULA_final~0 (
// Equation(s):
// \processador|FD|saidaULA_final~0_combout  = ( \processador|FD|BancoReg|saidaA[24]~1_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~12_combout  & \processador|FD|fetchInstruction|ROM|memROM~7_combout ) ) )

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~12_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaA[24]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|saidaULA_final~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|saidaULA_final~0 .extended_lut = "off";
defparam \processador|FD|saidaULA_final~0 .lut_mask = 64'h0000000003030303;
defparam \processador|FD|saidaULA_final~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N3
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[24]~2 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[24]~2_combout  = ( \processador|FD|memRAM|ram~90_q  & ( \processador|FD|memRAM|ram~58_q  & ( \processador|UC|palavraControle[1]~0_combout  ) ) ) # ( !\processador|FD|memRAM|ram~90_q  & ( \processador|FD|memRAM|ram~58_q  
// & ( (!\processador|FD|saidaULA_final[0]~1_combout  & (\processador|UC|palavraControle[1]~0_combout  & ((!\processador|FD|saidaULA_final~0_combout ) # (!\processador|FD|result_slt [0])))) ) ) ) # ( \processador|FD|memRAM|ram~90_q  & ( 
// !\processador|FD|memRAM|ram~58_q  & ( (\processador|UC|palavraControle[1]~0_combout  & (((\processador|FD|saidaULA_final~0_combout  & \processador|FD|result_slt [0])) # (\processador|FD|saidaULA_final[0]~1_combout ))) ) ) )

	.dataa(!\processador|FD|saidaULA_final~0_combout ),
	.datab(!\processador|FD|saidaULA_final[0]~1_combout ),
	.datac(!\processador|UC|palavraControle[1]~0_combout ),
	.datad(!\processador|FD|result_slt [0]),
	.datae(!\processador|FD|memRAM|ram~90_q ),
	.dataf(!\processador|FD|memRAM|ram~58_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[24]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[24]~2 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[24]~2 .lut_mask = 64'h000003070C080F0F;
defparam \processador|FD|muxULAram|saida_MUX[24]~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N41
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N58
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N6
cyclonev_lcell_comb \MUX|saida_MUX[1]~0 (
// Equation(s):
// \MUX|saida_MUX[1]~0_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( \SW[0]~input_o  & ( (!\SW[1]~input_o  & ((!\processador|FD|fetchInstruction|ROM|memROM~12_combout ) # (!\processador|FD|BancoReg|saidaA[24]~1_combout ))) ) ) ) # ( 
// !\processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( \SW[0]~input_o  & ( !\SW[1]~input_o  ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~12_combout ),
	.datab(!\SW[1]~input_o ),
	.datac(!\processador|FD|BancoReg|saidaA[24]~1_combout ),
	.datad(gnd),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[1]~0 .extended_lut = "off";
defparam \MUX|saida_MUX[1]~0 .lut_mask = 64'h00000000CCCCC8C8;
defparam \MUX|saida_MUX[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N18
cyclonev_lcell_comb \MUX|saida_MUX[24]~1 (
// Equation(s):
// \MUX|saida_MUX[24]~1_combout  = ( \processador|UC|UC_ULA|ULActrl[0]~1_combout  & ( \processador|FD|ULA_bit23|soma|Add1~0_combout  & ( (\MUX|saida_MUX[1]~0_combout  & ((!\processador|FD|soma1inv|Add0~1_sumout  & 
// (\processador|FD|BancoReg|saidaA[24]~3_combout  & \processador|FD|ULA_bit17|Muxao|Equal1~0_combout )) # (\processador|FD|soma1inv|Add0~1_sumout  & ((\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ) # (\processador|FD|BancoReg|saidaA[24]~3_combout ))))) 
// ) ) ) # ( !\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ( \processador|FD|ULA_bit23|soma|Add1~0_combout  & ( (\MUX|saida_MUX[1]~0_combout  & ((!\processador|FD|soma1inv|Add0~1_sumout  & (\processador|FD|BancoReg|saidaA[24]~3_combout  & 
// !\processador|FD|ULA_bit17|Muxao|Equal1~0_combout )) # (\processador|FD|soma1inv|Add0~1_sumout  & (!\processador|FD|BancoReg|saidaA[24]~3_combout  $ (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ))))) ) ) ) # ( 
// \processador|UC|UC_ULA|ULActrl[0]~1_combout  & ( !\processador|FD|ULA_bit23|soma|Add1~0_combout  & ( (\MUX|saida_MUX[1]~0_combout  & (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  $ (((\processador|FD|BancoReg|saidaA[24]~3_combout ) # 
// (\processador|FD|soma1inv|Add0~1_sumout ))))) ) ) ) # ( !\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ( !\processador|FD|ULA_bit23|soma|Add1~0_combout  & ( (\MUX|saida_MUX[1]~0_combout  & ((!\processador|FD|soma1inv|Add0~1_sumout  & 
// (!\processador|FD|BancoReg|saidaA[24]~3_combout  & !\processador|FD|ULA_bit17|Muxao|Equal1~0_combout )) # (\processador|FD|soma1inv|Add0~1_sumout  & (\processador|FD|BancoReg|saidaA[24]~3_combout )))) ) ) )

	.dataa(!\MUX|saida_MUX[1]~0_combout ),
	.datab(!\processador|FD|soma1inv|Add0~1_sumout ),
	.datac(!\processador|FD|BancoReg|saidaA[24]~3_combout ),
	.datad(!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ),
	.datae(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.dataf(!\processador|FD|ULA_bit23|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[24]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[24]~1 .extended_lut = "off";
defparam \MUX|saida_MUX[24]~1 .lut_mask = 64'h4101401514010115;
defparam \MUX|saida_MUX[24]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y7_N14
dffeas \processador|FD|fetchInstruction|PC|DOUT[24]~DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[24]~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT[24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[24]~DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N18
cyclonev_lcell_comb \processador|FD|SOMA|Add0~61 (
// Equation(s):
// \processador|FD|SOMA|Add0~61_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [8] ) + ( GND ) + ( \processador|FD|SOMA|Add0~6  ))
// \processador|FD|SOMA|Add0~62  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [8] ) + ( GND ) + ( \processador|FD|SOMA|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|SOMA|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|SOMA|Add0~61_sumout ),
	.cout(\processador|FD|SOMA|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|SOMA|Add0~61 .extended_lut = "off";
defparam \processador|FD|SOMA|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|SOMA|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N18
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~61 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~61_sumout  = SUM(( \processador|FD|SOMA|Add0~61_sumout  ) + ( \processador|FD|fetchInstruction|ROM|memROM~3_combout  ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~6  ))
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~62  = CARRY(( \processador|FD|SOMA|Add0~61_sumout  ) + ( \processador|FD|fetchInstruction|ROM|memROM~3_combout  ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~3_combout ),
	.datad(!\processador|FD|SOMA|Add0~61_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~61_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~61 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~61 .lut_mask = 64'h0000F0F0000000FF;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N36
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[8]~15 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[8]~15_combout  = ( \processador|FD|BancoReg|saidaA[24]~48_combout  & ( \processador|FD|Equal0~8_combout  & ( (!\processador|UC|palavraControle[11]~1_combout  & 
// (\processador|FD|BancoReg|saidaA[8]~19_combout )) # (\processador|UC|palavraControle[11]~1_combout  & ((\processador|FD|SOMA|Add0~61_sumout ))) ) ) ) # ( !\processador|FD|BancoReg|saidaA[24]~48_combout  & ( \processador|FD|Equal0~8_combout  & ( 
// (\processador|UC|palavraControle[11]~1_combout  & \processador|FD|fetchInstruction|SOMASIGEXT|Add0~61_sumout ) ) ) ) # ( \processador|FD|BancoReg|saidaA[24]~48_combout  & ( !\processador|FD|Equal0~8_combout  & ( 
// (!\processador|UC|palavraControle[11]~1_combout  & (\processador|FD|BancoReg|saidaA[8]~19_combout )) # (\processador|UC|palavraControle[11]~1_combout  & ((\processador|FD|SOMA|Add0~61_sumout ))) ) ) ) # ( !\processador|FD|BancoReg|saidaA[24]~48_combout  & 
// ( !\processador|FD|Equal0~8_combout  & ( (\processador|UC|palavraControle[11]~1_combout  & \processador|FD|SOMA|Add0~61_sumout ) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[8]~19_combout ),
	.datab(!\processador|UC|palavraControle[11]~1_combout ),
	.datac(!\processador|FD|SOMA|Add0~61_sumout ),
	.datad(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~61_sumout ),
	.datae(!\processador|FD|BancoReg|saidaA[24]~48_combout ),
	.dataf(!\processador|FD|Equal0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[8]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[8]~15 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[8]~15 .lut_mask = 64'h0303474700334747;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[8]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N37
dffeas \processador|FD|fetchInstruction|PC|DOUT[8] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[8]~15_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[8] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N21
cyclonev_lcell_comb \processador|FD|SOMA|Add0~57 (
// Equation(s):
// \processador|FD|SOMA|Add0~57_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [9] ) + ( GND ) + ( \processador|FD|SOMA|Add0~62  ))
// \processador|FD|SOMA|Add0~58  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [9] ) + ( GND ) + ( \processador|FD|SOMA|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|SOMA|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|SOMA|Add0~57_sumout ),
	.cout(\processador|FD|SOMA|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|SOMA|Add0~57 .extended_lut = "off";
defparam \processador|FD|SOMA|Add0~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \processador|FD|SOMA|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N21
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~57 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~57_sumout  = SUM(( \processador|FD|SOMA|Add0~57_sumout  ) + ( \processador|FD|fetchInstruction|ROM|memROM~3_combout  ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~62  ))
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~58  = CARRY(( \processador|FD|SOMA|Add0~57_sumout  ) + ( \processador|FD|fetchInstruction|ROM|memROM~3_combout  ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~62  ))

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|SOMA|Add0~57_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~57_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~57 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~57 .lut_mask = 64'h0000AAAA000000FF;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N12
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[9]~14 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[9]~14_combout  = ( \processador|UC|palavraControle[11]~1_combout  & ( \processador|FD|Equal0~8_combout  & ( (!\processador|FD|BancoReg|saidaA[24]~48_combout  & 
// ((\processador|FD|fetchInstruction|SOMASIGEXT|Add0~57_sumout ))) # (\processador|FD|BancoReg|saidaA[24]~48_combout  & (\processador|FD|SOMA|Add0~57_sumout )) ) ) ) # ( !\processador|UC|palavraControle[11]~1_combout  & ( \processador|FD|Equal0~8_combout  & 
// ( (\processador|FD|BancoReg|saidaA[9]~18_combout  & \processador|FD|BancoReg|saidaA[24]~48_combout ) ) ) ) # ( \processador|UC|palavraControle[11]~1_combout  & ( !\processador|FD|Equal0~8_combout  & ( \processador|FD|SOMA|Add0~57_sumout  ) ) ) # ( 
// !\processador|UC|palavraControle[11]~1_combout  & ( !\processador|FD|Equal0~8_combout  & ( (\processador|FD|BancoReg|saidaA[9]~18_combout  & \processador|FD|BancoReg|saidaA[24]~48_combout ) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[9]~18_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[24]~48_combout ),
	.datac(!\processador|FD|SOMA|Add0~57_sumout ),
	.datad(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~57_sumout ),
	.datae(!\processador|UC|palavraControle[11]~1_combout ),
	.dataf(!\processador|FD|Equal0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[9]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[9]~14 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[9]~14 .lut_mask = 64'h11110F0F111103CF;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[9]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N13
dffeas \processador|FD|fetchInstruction|PC|DOUT[9] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[9]~14_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[9] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N24
cyclonev_lcell_comb \processador|FD|SOMA|Add0~69 (
// Equation(s):
// \processador|FD|SOMA|Add0~69_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [10] ) + ( GND ) + ( \processador|FD|SOMA|Add0~58  ))
// \processador|FD|SOMA|Add0~70  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [10] ) + ( GND ) + ( \processador|FD|SOMA|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|SOMA|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|SOMA|Add0~69_sumout ),
	.cout(\processador|FD|SOMA|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|SOMA|Add0~69 .extended_lut = "off";
defparam \processador|FD|SOMA|Add0~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|SOMA|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N24
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~69 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~69_sumout  = SUM(( \processador|FD|SOMA|Add0~69_sumout  ) + ( \processador|FD|fetchInstruction|ROM|memROM~3_combout  ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~58  ))
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~70  = CARRY(( \processador|FD|SOMA|Add0~69_sumout  ) + ( \processador|FD|fetchInstruction|ROM|memROM~3_combout  ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~3_combout ),
	.datad(!\processador|FD|SOMA|Add0~69_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~69_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~69 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~69 .lut_mask = 64'h0000F0F0000000FF;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N0
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[10]~17 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[10]~17_combout  = ( \processador|FD|SOMA|Add0~69_sumout  & ( \processador|FD|Equal0~8_combout  & ( (!\processador|UC|palavraControle[11]~1_combout  & (\processador|FD|BancoReg|saidaA[10]~17_combout  & 
// (\processador|FD|BancoReg|saidaA[24]~48_combout ))) # (\processador|UC|palavraControle[11]~1_combout  & (((\processador|FD|fetchInstruction|SOMASIGEXT|Add0~69_sumout ) # (\processador|FD|BancoReg|saidaA[24]~48_combout )))) ) ) ) # ( 
// !\processador|FD|SOMA|Add0~69_sumout  & ( \processador|FD|Equal0~8_combout  & ( (!\processador|UC|palavraControle[11]~1_combout  & (\processador|FD|BancoReg|saidaA[10]~17_combout  & (\processador|FD|BancoReg|saidaA[24]~48_combout ))) # 
// (\processador|UC|palavraControle[11]~1_combout  & (((!\processador|FD|BancoReg|saidaA[24]~48_combout  & \processador|FD|fetchInstruction|SOMASIGEXT|Add0~69_sumout )))) ) ) ) # ( \processador|FD|SOMA|Add0~69_sumout  & ( !\processador|FD|Equal0~8_combout  & 
// ( ((\processador|FD|BancoReg|saidaA[10]~17_combout  & \processador|FD|BancoReg|saidaA[24]~48_combout )) # (\processador|UC|palavraControle[11]~1_combout ) ) ) ) # ( !\processador|FD|SOMA|Add0~69_sumout  & ( !\processador|FD|Equal0~8_combout  & ( 
// (\processador|FD|BancoReg|saidaA[10]~17_combout  & (!\processador|UC|palavraControle[11]~1_combout  & \processador|FD|BancoReg|saidaA[24]~48_combout )) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[10]~17_combout ),
	.datab(!\processador|UC|palavraControle[11]~1_combout ),
	.datac(!\processador|FD|BancoReg|saidaA[24]~48_combout ),
	.datad(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~69_sumout ),
	.datae(!\processador|FD|SOMA|Add0~69_sumout ),
	.dataf(!\processador|FD|Equal0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[10]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[10]~17 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[10]~17 .lut_mask = 64'h0404373704340737;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[10]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N1
dffeas \processador|FD|fetchInstruction|PC|DOUT[10] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[10]~17_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[10] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N27
cyclonev_lcell_comb \processador|FD|SOMA|Add0~65 (
// Equation(s):
// \processador|FD|SOMA|Add0~65_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [11] ) + ( GND ) + ( \processador|FD|SOMA|Add0~70  ))
// \processador|FD|SOMA|Add0~66  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [11] ) + ( GND ) + ( \processador|FD|SOMA|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|SOMA|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|SOMA|Add0~65_sumout ),
	.cout(\processador|FD|SOMA|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|SOMA|Add0~65 .extended_lut = "off";
defparam \processador|FD|SOMA|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|SOMA|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N27
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~65 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~65_sumout  = SUM(( \processador|FD|SOMA|Add0~65_sumout  ) + ( \processador|FD|fetchInstruction|ROM|memROM~3_combout  ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~70  ))
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~66  = CARRY(( \processador|FD|SOMA|Add0~65_sumout  ) + ( \processador|FD|fetchInstruction|ROM|memROM~3_combout  ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~70  ))

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|SOMA|Add0~65_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~65_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~65 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~65 .lut_mask = 64'h0000AAAA000000FF;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N30
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[11]~16 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[11]~16_combout  = ( \processador|FD|SOMA|Add0~65_sumout  & ( \processador|FD|Equal0~8_combout  & ( (!\processador|FD|BancoReg|saidaA[24]~48_combout  & (\processador|UC|palavraControle[11]~1_combout  & 
// ((\processador|FD|fetchInstruction|SOMASIGEXT|Add0~65_sumout )))) # (\processador|FD|BancoReg|saidaA[24]~48_combout  & (((\processador|FD|BancoReg|saidaA[11]~16_combout )) # (\processador|UC|palavraControle[11]~1_combout ))) ) ) ) # ( 
// !\processador|FD|SOMA|Add0~65_sumout  & ( \processador|FD|Equal0~8_combout  & ( (!\processador|FD|BancoReg|saidaA[24]~48_combout  & (\processador|UC|palavraControle[11]~1_combout  & ((\processador|FD|fetchInstruction|SOMASIGEXT|Add0~65_sumout )))) # 
// (\processador|FD|BancoReg|saidaA[24]~48_combout  & (!\processador|UC|palavraControle[11]~1_combout  & (\processador|FD|BancoReg|saidaA[11]~16_combout ))) ) ) ) # ( \processador|FD|SOMA|Add0~65_sumout  & ( !\processador|FD|Equal0~8_combout  & ( 
// ((\processador|FD|BancoReg|saidaA[24]~48_combout  & \processador|FD|BancoReg|saidaA[11]~16_combout )) # (\processador|UC|palavraControle[11]~1_combout ) ) ) ) # ( !\processador|FD|SOMA|Add0~65_sumout  & ( !\processador|FD|Equal0~8_combout  & ( 
// (\processador|FD|BancoReg|saidaA[24]~48_combout  & (!\processador|UC|palavraControle[11]~1_combout  & \processador|FD|BancoReg|saidaA[11]~16_combout )) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[24]~48_combout ),
	.datab(!\processador|UC|palavraControle[11]~1_combout ),
	.datac(!\processador|FD|BancoReg|saidaA[11]~16_combout ),
	.datad(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~65_sumout ),
	.datae(!\processador|FD|SOMA|Add0~65_sumout ),
	.dataf(!\processador|FD|Equal0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[11]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[11]~16 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[11]~16 .lut_mask = 64'h0404373704261537;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[11]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N31
dffeas \processador|FD|fetchInstruction|PC|DOUT[11] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[11]~16_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[11] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N30
cyclonev_lcell_comb \processador|FD|SOMA|Add0~77 (
// Equation(s):
// \processador|FD|SOMA|Add0~77_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [12] ) + ( GND ) + ( \processador|FD|SOMA|Add0~66  ))
// \processador|FD|SOMA|Add0~78  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [12] ) + ( GND ) + ( \processador|FD|SOMA|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|SOMA|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|SOMA|Add0~77_sumout ),
	.cout(\processador|FD|SOMA|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|SOMA|Add0~77 .extended_lut = "off";
defparam \processador|FD|SOMA|Add0~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|SOMA|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N30
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~77 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~77_sumout  = SUM(( \processador|FD|SOMA|Add0~77_sumout  ) + ( \processador|FD|fetchInstruction|ROM|memROM~3_combout  ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~66  ))
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~78  = CARRY(( \processador|FD|SOMA|Add0~77_sumout  ) + ( \processador|FD|fetchInstruction|ROM|memROM~3_combout  ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~3_combout ),
	.datad(!\processador|FD|SOMA|Add0~77_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~77_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~77 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~77 .lut_mask = 64'h0000F0F0000000FF;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N9
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[12]~19 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[12]~19_combout  = ( \processador|FD|Equal0~8_combout  & ( \processador|FD|BancoReg|saidaA[24]~48_combout  & ( (!\processador|UC|palavraControle[11]~1_combout  & 
// (\processador|FD|BancoReg|saidaA[12]~15_combout )) # (\processador|UC|palavraControle[11]~1_combout  & ((\processador|FD|SOMA|Add0~77_sumout ))) ) ) ) # ( !\processador|FD|Equal0~8_combout  & ( \processador|FD|BancoReg|saidaA[24]~48_combout  & ( 
// (!\processador|UC|palavraControle[11]~1_combout  & (\processador|FD|BancoReg|saidaA[12]~15_combout )) # (\processador|UC|palavraControle[11]~1_combout  & ((\processador|FD|SOMA|Add0~77_sumout ))) ) ) ) # ( \processador|FD|Equal0~8_combout  & ( 
// !\processador|FD|BancoReg|saidaA[24]~48_combout  & ( (\processador|UC|palavraControle[11]~1_combout  & \processador|FD|fetchInstruction|SOMASIGEXT|Add0~77_sumout ) ) ) ) # ( !\processador|FD|Equal0~8_combout  & ( 
// !\processador|FD|BancoReg|saidaA[24]~48_combout  & ( (\processador|UC|palavraControle[11]~1_combout  & \processador|FD|SOMA|Add0~77_sumout ) ) ) )

	.dataa(!\processador|UC|palavraControle[11]~1_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[12]~15_combout ),
	.datac(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~77_sumout ),
	.datad(!\processador|FD|SOMA|Add0~77_sumout ),
	.datae(!\processador|FD|Equal0~8_combout ),
	.dataf(!\processador|FD|BancoReg|saidaA[24]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[12]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[12]~19 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[12]~19 .lut_mask = 64'h0055050522772277;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[12]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y4_N10
dffeas \processador|FD|fetchInstruction|PC|DOUT[12] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[12]~19_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[12] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N33
cyclonev_lcell_comb \processador|FD|SOMA|Add0~73 (
// Equation(s):
// \processador|FD|SOMA|Add0~73_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT[13]~DUPLICATE_q  ) + ( GND ) + ( \processador|FD|SOMA|Add0~78  ))
// \processador|FD|SOMA|Add0~74  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT[13]~DUPLICATE_q  ) + ( GND ) + ( \processador|FD|SOMA|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT[13]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|SOMA|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|SOMA|Add0~73_sumout ),
	.cout(\processador|FD|SOMA|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|SOMA|Add0~73 .extended_lut = "off";
defparam \processador|FD|SOMA|Add0~73 .lut_mask = 64'h0000FFFF000000FF;
defparam \processador|FD|SOMA|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N33
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~73 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~73_sumout  = SUM(( \processador|FD|SOMA|Add0~73_sumout  ) + ( \processador|FD|fetchInstruction|ROM|memROM~3_combout  ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~78  ))
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~74  = CARRY(( \processador|FD|SOMA|Add0~73_sumout  ) + ( \processador|FD|fetchInstruction|ROM|memROM~3_combout  ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~78  ))

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|SOMA|Add0~73_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~73_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~73 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~73 .lut_mask = 64'h0000AAAA000000FF;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N42
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[13]~18 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[13]~18_combout  = ( \processador|FD|SOMA|Add0~73_sumout  & ( \processador|FD|Equal0~8_combout  & ( (!\processador|UC|palavraControle[11]~1_combout  & (\processador|FD|BancoReg|saidaA[13]~14_combout  & 
// (\processador|FD|BancoReg|saidaA[24]~48_combout ))) # (\processador|UC|palavraControle[11]~1_combout  & (((\processador|FD|fetchInstruction|SOMASIGEXT|Add0~73_sumout ) # (\processador|FD|BancoReg|saidaA[24]~48_combout )))) ) ) ) # ( 
// !\processador|FD|SOMA|Add0~73_sumout  & ( \processador|FD|Equal0~8_combout  & ( (!\processador|UC|palavraControle[11]~1_combout  & (\processador|FD|BancoReg|saidaA[13]~14_combout  & (\processador|FD|BancoReg|saidaA[24]~48_combout ))) # 
// (\processador|UC|palavraControle[11]~1_combout  & (((!\processador|FD|BancoReg|saidaA[24]~48_combout  & \processador|FD|fetchInstruction|SOMASIGEXT|Add0~73_sumout )))) ) ) ) # ( \processador|FD|SOMA|Add0~73_sumout  & ( !\processador|FD|Equal0~8_combout  & 
// ( ((\processador|FD|BancoReg|saidaA[13]~14_combout  & \processador|FD|BancoReg|saidaA[24]~48_combout )) # (\processador|UC|palavraControle[11]~1_combout ) ) ) ) # ( !\processador|FD|SOMA|Add0~73_sumout  & ( !\processador|FD|Equal0~8_combout  & ( 
// (\processador|FD|BancoReg|saidaA[13]~14_combout  & (!\processador|UC|palavraControle[11]~1_combout  & \processador|FD|BancoReg|saidaA[24]~48_combout )) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[13]~14_combout ),
	.datab(!\processador|UC|palavraControle[11]~1_combout ),
	.datac(!\processador|FD|BancoReg|saidaA[24]~48_combout ),
	.datad(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~73_sumout ),
	.datae(!\processador|FD|SOMA|Add0~73_sumout ),
	.dataf(!\processador|FD|Equal0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[13]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[13]~18 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[13]~18 .lut_mask = 64'h0404373704340737;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[13]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N43
dffeas \processador|FD|fetchInstruction|PC|DOUT[13]~DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[13]~18_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[13]~DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N36
cyclonev_lcell_comb \processador|FD|SOMA|Add0~85 (
// Equation(s):
// \processador|FD|SOMA|Add0~85_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [14] ) + ( GND ) + ( \processador|FD|SOMA|Add0~74  ))
// \processador|FD|SOMA|Add0~86  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [14] ) + ( GND ) + ( \processador|FD|SOMA|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|SOMA|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|SOMA|Add0~85_sumout ),
	.cout(\processador|FD|SOMA|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|SOMA|Add0~85 .extended_lut = "off";
defparam \processador|FD|SOMA|Add0~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|SOMA|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N36
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~85 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~85_sumout  = SUM(( \processador|FD|fetchInstruction|ROM|memROM~3_combout  ) + ( \processador|FD|SOMA|Add0~85_sumout  ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~74  ))
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~86  = CARRY(( \processador|FD|fetchInstruction|ROM|memROM~3_combout  ) + ( \processador|FD|SOMA|Add0~85_sumout  ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|SOMA|Add0~85_sumout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~85_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~85 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~85 .lut_mask = 64'h0000F0F0000000FF;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N54
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[14]~21 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[14]~21_combout  = ( \processador|FD|SOMA|Add0~85_sumout  & ( \processador|FD|Equal0~8_combout  & ( (!\processador|UC|palavraControle[11]~1_combout  & (((\processador|FD|BancoReg|saidaA[24]~48_combout  & 
// \processador|FD|BancoReg|saidaA[14]~13_combout )))) # (\processador|UC|palavraControle[11]~1_combout  & (((\processador|FD|BancoReg|saidaA[24]~48_combout )) # (\processador|FD|fetchInstruction|SOMASIGEXT|Add0~85_sumout ))) ) ) ) # ( 
// !\processador|FD|SOMA|Add0~85_sumout  & ( \processador|FD|Equal0~8_combout  & ( (!\processador|UC|palavraControle[11]~1_combout  & (((\processador|FD|BancoReg|saidaA[24]~48_combout  & \processador|FD|BancoReg|saidaA[14]~13_combout )))) # 
// (\processador|UC|palavraControle[11]~1_combout  & (\processador|FD|fetchInstruction|SOMASIGEXT|Add0~85_sumout  & (!\processador|FD|BancoReg|saidaA[24]~48_combout ))) ) ) ) # ( \processador|FD|SOMA|Add0~85_sumout  & ( !\processador|FD|Equal0~8_combout  & ( 
// ((\processador|FD|BancoReg|saidaA[24]~48_combout  & \processador|FD|BancoReg|saidaA[14]~13_combout )) # (\processador|UC|palavraControle[11]~1_combout ) ) ) ) # ( !\processador|FD|SOMA|Add0~85_sumout  & ( !\processador|FD|Equal0~8_combout  & ( 
// (!\processador|UC|palavraControle[11]~1_combout  & (\processador|FD|BancoReg|saidaA[24]~48_combout  & \processador|FD|BancoReg|saidaA[14]~13_combout )) ) ) )

	.dataa(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~85_sumout ),
	.datab(!\processador|UC|palavraControle[11]~1_combout ),
	.datac(!\processador|FD|BancoReg|saidaA[24]~48_combout ),
	.datad(!\processador|FD|BancoReg|saidaA[14]~13_combout ),
	.datae(!\processador|FD|SOMA|Add0~85_sumout ),
	.dataf(!\processador|FD|Equal0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[14]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[14]~21 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[14]~21 .lut_mask = 64'h000C333F101C131F;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[14]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N55
dffeas \processador|FD|fetchInstruction|PC|DOUT[14] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[14]~21_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[14] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N39
cyclonev_lcell_comb \processador|FD|SOMA|Add0~81 (
// Equation(s):
// \processador|FD|SOMA|Add0~81_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [15] ) + ( GND ) + ( \processador|FD|SOMA|Add0~86  ))
// \processador|FD|SOMA|Add0~82  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [15] ) + ( GND ) + ( \processador|FD|SOMA|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|SOMA|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|SOMA|Add0~81_sumout ),
	.cout(\processador|FD|SOMA|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|SOMA|Add0~81 .extended_lut = "off";
defparam \processador|FD|SOMA|Add0~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|SOMA|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N39
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~81 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~81_sumout  = SUM(( \processador|FD|SOMA|Add0~81_sumout  ) + ( \processador|FD|fetchInstruction|ROM|memROM~3_combout  ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~86  ))
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~82  = CARRY(( \processador|FD|SOMA|Add0~81_sumout  ) + ( \processador|FD|fetchInstruction|ROM|memROM~3_combout  ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~86  ))

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|SOMA|Add0~81_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~81_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~81 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~81 .lut_mask = 64'h0000AAAA000000FF;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N12
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[15]~20 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[15]~20_combout  = ( \processador|FD|BancoReg|saidaA[24]~48_combout  & ( \processador|FD|Equal0~8_combout  & ( (!\processador|UC|palavraControle[11]~1_combout  & 
// ((\processador|FD|BancoReg|saidaA[15]~12_combout ))) # (\processador|UC|palavraControle[11]~1_combout  & (\processador|FD|SOMA|Add0~81_sumout )) ) ) ) # ( !\processador|FD|BancoReg|saidaA[24]~48_combout  & ( \processador|FD|Equal0~8_combout  & ( 
// (\processador|FD|fetchInstruction|SOMASIGEXT|Add0~81_sumout  & \processador|UC|palavraControle[11]~1_combout ) ) ) ) # ( \processador|FD|BancoReg|saidaA[24]~48_combout  & ( !\processador|FD|Equal0~8_combout  & ( 
// (!\processador|UC|palavraControle[11]~1_combout  & ((\processador|FD|BancoReg|saidaA[15]~12_combout ))) # (\processador|UC|palavraControle[11]~1_combout  & (\processador|FD|SOMA|Add0~81_sumout )) ) ) ) # ( !\processador|FD|BancoReg|saidaA[24]~48_combout  
// & ( !\processador|FD|Equal0~8_combout  & ( (\processador|UC|palavraControle[11]~1_combout  & \processador|FD|SOMA|Add0~81_sumout ) ) ) )

	.dataa(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~81_sumout ),
	.datab(!\processador|UC|palavraControle[11]~1_combout ),
	.datac(!\processador|FD|SOMA|Add0~81_sumout ),
	.datad(!\processador|FD|BancoReg|saidaA[15]~12_combout ),
	.datae(!\processador|FD|BancoReg|saidaA[24]~48_combout ),
	.dataf(!\processador|FD|Equal0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[15]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[15]~20 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[15]~20 .lut_mask = 64'h030303CF111103CF;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[15]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N13
dffeas \processador|FD|fetchInstruction|PC|DOUT[15] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[15]~20_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[15] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N42
cyclonev_lcell_comb \processador|FD|SOMA|Add0~93 (
// Equation(s):
// \processador|FD|SOMA|Add0~93_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [16] ) + ( GND ) + ( \processador|FD|SOMA|Add0~82  ))
// \processador|FD|SOMA|Add0~94  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [16] ) + ( GND ) + ( \processador|FD|SOMA|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|SOMA|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|SOMA|Add0~93_sumout ),
	.cout(\processador|FD|SOMA|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|SOMA|Add0~93 .extended_lut = "off";
defparam \processador|FD|SOMA|Add0~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|SOMA|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N42
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~93 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~93_sumout  = SUM(( \processador|FD|SOMA|Add0~93_sumout  ) + ( (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & \processador|FD|fetchInstruction|ROM|memROM~6_combout ) ) + ( 
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~82  ))
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~94  = CARRY(( \processador|FD|SOMA|Add0~93_sumout  ) + ( (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & \processador|FD|fetchInstruction|ROM|memROM~6_combout ) ) + ( 
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~82  ))

	.dataa(!\processador|FD|SOMA|Add0~93_sumout ),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~6_combout ),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~93_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~93 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~93 .lut_mask = 64'h0000FF0F00005555;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N48
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[16]~23 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[16]~23_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( \processador|FD|fetchInstruction|PC|DOUT[20]~0_combout  & ( (!\processador|UC|palavraControle[11]~1_combout ) # 
// (\processador|FD|fetchInstruction|SOMASIGEXT|Add0~93_sumout ) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( \processador|FD|fetchInstruction|PC|DOUT[20]~0_combout  & ( (\processador|UC|palavraControle[11]~1_combout  & 
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~93_sumout ) ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( !\processador|FD|fetchInstruction|PC|DOUT[20]~0_combout  & ( (!\processador|UC|palavraControle[11]~1_combout  & 
// (\processador|FD|BancoReg|saidaA[16]~11_combout )) # (\processador|UC|palavraControle[11]~1_combout  & ((\processador|FD|SOMA|Add0~93_sumout ))) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( 
// !\processador|FD|fetchInstruction|PC|DOUT[20]~0_combout  & ( (!\processador|UC|palavraControle[11]~1_combout  & (\processador|FD|BancoReg|saidaA[16]~11_combout )) # (\processador|UC|palavraControle[11]~1_combout  & ((\processador|FD|SOMA|Add0~93_sumout 
// ))) ) ) )

	.dataa(!\processador|UC|palavraControle[11]~1_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[16]~11_combout ),
	.datac(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~93_sumout ),
	.datad(!\processador|FD|SOMA|Add0~93_sumout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT[20]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[16]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[16]~23 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[16]~23 .lut_mask = 64'h227722770505AFAF;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[16]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y4_N49
dffeas \processador|FD|fetchInstruction|PC|DOUT[16] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[16]~23_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [16]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[16] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N45
cyclonev_lcell_comb \processador|FD|SOMA|Add0~89 (
// Equation(s):
// \processador|FD|SOMA|Add0~89_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [17] ) + ( GND ) + ( \processador|FD|SOMA|Add0~94  ))
// \processador|FD|SOMA|Add0~90  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [17] ) + ( GND ) + ( \processador|FD|SOMA|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|SOMA|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|SOMA|Add0~89_sumout ),
	.cout(\processador|FD|SOMA|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|SOMA|Add0~89 .extended_lut = "off";
defparam \processador|FD|SOMA|Add0~89 .lut_mask = 64'h0000FFFF000000FF;
defparam \processador|FD|SOMA|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N45
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~89 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~89_sumout  = SUM(( \processador|FD|SOMA|Add0~89_sumout  ) + ( \processador|FD|fetchInstruction|ROM|memROM~3_combout  ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~94  ))
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~90  = CARRY(( \processador|FD|SOMA|Add0~89_sumout  ) + ( \processador|FD|fetchInstruction|ROM|memROM~3_combout  ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~3_combout ),
	.datad(!\processador|FD|SOMA|Add0~89_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~89_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~89 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~89 .lut_mask = 64'h0000F0F0000000FF;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N48
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[17]~22 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[17]~22_combout  = ( \processador|FD|BancoReg|saidaA[17]~10_combout  & ( \processador|FD|Equal0~8_combout  & ( (!\processador|FD|BancoReg|saidaA[24]~48_combout  & 
// (\processador|UC|palavraControle[11]~1_combout  & (\processador|FD|fetchInstruction|SOMASIGEXT|Add0~89_sumout ))) # (\processador|FD|BancoReg|saidaA[24]~48_combout  & ((!\processador|UC|palavraControle[11]~1_combout ) # 
// ((\processador|FD|SOMA|Add0~89_sumout )))) ) ) ) # ( !\processador|FD|BancoReg|saidaA[17]~10_combout  & ( \processador|FD|Equal0~8_combout  & ( (\processador|UC|palavraControle[11]~1_combout  & ((!\processador|FD|BancoReg|saidaA[24]~48_combout  & 
// (\processador|FD|fetchInstruction|SOMASIGEXT|Add0~89_sumout )) # (\processador|FD|BancoReg|saidaA[24]~48_combout  & ((\processador|FD|SOMA|Add0~89_sumout ))))) ) ) ) # ( \processador|FD|BancoReg|saidaA[17]~10_combout  & ( !\processador|FD|Equal0~8_combout 
//  & ( (!\processador|UC|palavraControle[11]~1_combout  & (\processador|FD|BancoReg|saidaA[24]~48_combout )) # (\processador|UC|palavraControle[11]~1_combout  & ((\processador|FD|SOMA|Add0~89_sumout ))) ) ) ) # ( 
// !\processador|FD|BancoReg|saidaA[17]~10_combout  & ( !\processador|FD|Equal0~8_combout  & ( (\processador|UC|palavraControle[11]~1_combout  & \processador|FD|SOMA|Add0~89_sumout ) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[24]~48_combout ),
	.datab(!\processador|UC|palavraControle[11]~1_combout ),
	.datac(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~89_sumout ),
	.datad(!\processador|FD|SOMA|Add0~89_sumout ),
	.datae(!\processador|FD|BancoReg|saidaA[17]~10_combout ),
	.dataf(!\processador|FD|Equal0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[17]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[17]~22 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[17]~22 .lut_mask = 64'h0033447702134657;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[17]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N49
dffeas \processador|FD|fetchInstruction|PC|DOUT[17] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[17]~22_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [17]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[17] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N48
cyclonev_lcell_comb \processador|FD|SOMA|Add0~101 (
// Equation(s):
// \processador|FD|SOMA|Add0~101_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [18] ) + ( GND ) + ( \processador|FD|SOMA|Add0~90  ))
// \processador|FD|SOMA|Add0~102  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [18] ) + ( GND ) + ( \processador|FD|SOMA|Add0~90  ))

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|SOMA|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|SOMA|Add0~101_sumout ),
	.cout(\processador|FD|SOMA|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|SOMA|Add0~101 .extended_lut = "off";
defparam \processador|FD|SOMA|Add0~101 .lut_mask = 64'h0000FFFF00003333;
defparam \processador|FD|SOMA|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N48
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~101 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~101_sumout  = SUM(( \processador|FD|fetchInstruction|ROM|memROM~3_combout  ) + ( \processador|FD|SOMA|Add0~101_sumout  ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~90  ))
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~102  = CARRY(( \processador|FD|fetchInstruction|ROM|memROM~3_combout  ) + ( \processador|FD|SOMA|Add0~101_sumout  ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|SOMA|Add0~101_sumout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~101_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~101 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~101 .lut_mask = 64'h0000F0F0000000FF;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N12
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[18]~25 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[18]~25_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~16_combout  & ( \processador|FD|fetchInstruction|PC|DOUT[20]~0_combout  & ( (\processador|FD|fetchInstruction|SOMASIGEXT|Add0~101_sumout  & 
// \processador|UC|palavraControle[11]~1_combout ) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~16_combout  & ( \processador|FD|fetchInstruction|PC|DOUT[20]~0_combout  & ( (!\processador|UC|palavraControle[11]~1_combout ) # 
// (\processador|FD|fetchInstruction|SOMASIGEXT|Add0~101_sumout ) ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~16_combout  & ( !\processador|FD|fetchInstruction|PC|DOUT[20]~0_combout  & ( (!\processador|UC|palavraControle[11]~1_combout  & 
// (\processador|FD|BancoReg|saidaA[18]~9_combout )) # (\processador|UC|palavraControle[11]~1_combout  & ((\processador|FD|SOMA|Add0~101_sumout ))) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~16_combout  & ( 
// !\processador|FD|fetchInstruction|PC|DOUT[20]~0_combout  & ( (!\processador|UC|palavraControle[11]~1_combout  & (\processador|FD|BancoReg|saidaA[18]~9_combout )) # (\processador|UC|palavraControle[11]~1_combout  & ((\processador|FD|SOMA|Add0~101_sumout 
// ))) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[18]~9_combout ),
	.datab(!\processador|FD|SOMA|Add0~101_sumout ),
	.datac(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~101_sumout ),
	.datad(!\processador|UC|palavraControle[11]~1_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~16_combout ),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT[20]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[18]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[18]~25 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[18]~25 .lut_mask = 64'h55335533FF0F000F;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[18]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N14
dffeas \processador|FD|fetchInstruction|PC|DOUT[18] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[18]~25_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [18]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[18] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N51
cyclonev_lcell_comb \processador|FD|SOMA|Add0~97 (
// Equation(s):
// \processador|FD|SOMA|Add0~97_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [19] ) + ( GND ) + ( \processador|FD|SOMA|Add0~102  ))
// \processador|FD|SOMA|Add0~98  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [19] ) + ( GND ) + ( \processador|FD|SOMA|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|SOMA|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|SOMA|Add0~97_sumout ),
	.cout(\processador|FD|SOMA|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|SOMA|Add0~97 .extended_lut = "off";
defparam \processador|FD|SOMA|Add0~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|SOMA|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N51
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~97 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~97_sumout  = SUM(( \processador|FD|fetchInstruction|ROM|memROM~3_combout  ) + ( \processador|FD|SOMA|Add0~97_sumout  ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~102  ))
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~98  = CARRY(( \processador|FD|fetchInstruction|ROM|memROM~3_combout  ) + ( \processador|FD|SOMA|Add0~97_sumout  ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|SOMA|Add0~97_sumout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~97_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~97 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~97 .lut_mask = 64'h0000F0F0000000FF;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N18
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[19]~24 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[19]~24_combout  = ( \processador|UC|palavraControle[11]~1_combout  & ( \processador|FD|fetchInstruction|PC|DOUT[20]~0_combout  & ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~97_sumout  ) ) ) # ( 
// !\processador|UC|palavraControle[11]~1_combout  & ( \processador|FD|fetchInstruction|PC|DOUT[20]~0_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~7_combout  ) ) ) # ( \processador|UC|palavraControle[11]~1_combout  & ( 
// !\processador|FD|fetchInstruction|PC|DOUT[20]~0_combout  & ( \processador|FD|SOMA|Add0~97_sumout  ) ) ) # ( !\processador|UC|palavraControle[11]~1_combout  & ( !\processador|FD|fetchInstruction|PC|DOUT[20]~0_combout  & ( 
// \processador|FD|BancoReg|saidaA[19]~8_combout  ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datab(!\processador|FD|SOMA|Add0~97_sumout ),
	.datac(!\processador|FD|BancoReg|saidaA[19]~8_combout ),
	.datad(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~97_sumout ),
	.datae(!\processador|UC|palavraControle[11]~1_combout ),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT[20]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[19]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[19]~24 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[19]~24 .lut_mask = 64'h0F0F3333555500FF;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[19]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y4_N19
dffeas \processador|FD|fetchInstruction|PC|DOUT[19] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[19]~24_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [19]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[19] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N54
cyclonev_lcell_comb \processador|FD|SOMA|Add0~109 (
// Equation(s):
// \processador|FD|SOMA|Add0~109_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [20] ) + ( GND ) + ( \processador|FD|SOMA|Add0~98  ))
// \processador|FD|SOMA|Add0~110  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [20] ) + ( GND ) + ( \processador|FD|SOMA|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|SOMA|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|SOMA|Add0~109_sumout ),
	.cout(\processador|FD|SOMA|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|SOMA|Add0~109 .extended_lut = "off";
defparam \processador|FD|SOMA|Add0~109 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|SOMA|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N54
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~109 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~109_sumout  = SUM(( \processador|FD|fetchInstruction|ROM|memROM~3_combout  ) + ( \processador|FD|SOMA|Add0~109_sumout  ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~98  ))
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~110  = CARRY(( \processador|FD|fetchInstruction|ROM|memROM~3_combout  ) + ( \processador|FD|SOMA|Add0~109_sumout  ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|SOMA|Add0~109_sumout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~109_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~109 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~109 .lut_mask = 64'h0000F0F0000000FF;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N12
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[20]~27 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[20]~27_combout  = ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~109_sumout  & ( \processador|FD|Equal0~8_combout  & ( (!\processador|UC|palavraControle[11]~1_combout  & 
// (\processador|FD|BancoReg|saidaA[24]~48_combout  & (\processador|FD|BancoReg|saidaA[20]~7_combout ))) # (\processador|UC|palavraControle[11]~1_combout  & ((!\processador|FD|BancoReg|saidaA[24]~48_combout ) # ((\processador|FD|SOMA|Add0~109_sumout )))) ) ) 
// ) # ( !\processador|FD|fetchInstruction|SOMASIGEXT|Add0~109_sumout  & ( \processador|FD|Equal0~8_combout  & ( (\processador|FD|BancoReg|saidaA[24]~48_combout  & ((!\processador|UC|palavraControle[11]~1_combout  & 
// (\processador|FD|BancoReg|saidaA[20]~7_combout )) # (\processador|UC|palavraControle[11]~1_combout  & ((\processador|FD|SOMA|Add0~109_sumout ))))) ) ) ) # ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~109_sumout  & ( !\processador|FD|Equal0~8_combout 
//  & ( (!\processador|UC|palavraControle[11]~1_combout  & (\processador|FD|BancoReg|saidaA[24]~48_combout  & (\processador|FD|BancoReg|saidaA[20]~7_combout ))) # (\processador|UC|palavraControle[11]~1_combout  & (((\processador|FD|SOMA|Add0~109_sumout )))) 
// ) ) ) # ( !\processador|FD|fetchInstruction|SOMASIGEXT|Add0~109_sumout  & ( !\processador|FD|Equal0~8_combout  & ( (!\processador|UC|palavraControle[11]~1_combout  & (\processador|FD|BancoReg|saidaA[24]~48_combout  & 
// (\processador|FD|BancoReg|saidaA[20]~7_combout ))) # (\processador|UC|palavraControle[11]~1_combout  & (((\processador|FD|SOMA|Add0~109_sumout )))) ) ) )

	.dataa(!\processador|UC|palavraControle[11]~1_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[24]~48_combout ),
	.datac(!\processador|FD|BancoReg|saidaA[20]~7_combout ),
	.datad(!\processador|FD|SOMA|Add0~109_sumout ),
	.datae(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~109_sumout ),
	.dataf(!\processador|FD|Equal0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[20]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[20]~27 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[20]~27 .lut_mask = 64'h0257025702134657;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[20]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N13
dffeas \processador|FD|fetchInstruction|PC|DOUT[20] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[20]~27_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [20]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[20] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N57
cyclonev_lcell_comb \processador|FD|SOMA|Add0~105 (
// Equation(s):
// \processador|FD|SOMA|Add0~105_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [21] ) + ( GND ) + ( \processador|FD|SOMA|Add0~110  ))
// \processador|FD|SOMA|Add0~106  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [21] ) + ( GND ) + ( \processador|FD|SOMA|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|SOMA|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|SOMA|Add0~105_sumout ),
	.cout(\processador|FD|SOMA|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|SOMA|Add0~105 .extended_lut = "off";
defparam \processador|FD|SOMA|Add0~105 .lut_mask = 64'h0000FFFF000000FF;
defparam \processador|FD|SOMA|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N57
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~105 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~105_sumout  = SUM(( \processador|FD|fetchInstruction|ROM|memROM~3_combout  ) + ( \processador|FD|SOMA|Add0~105_sumout  ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~110  ))
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~106  = CARRY(( \processador|FD|fetchInstruction|ROM|memROM~3_combout  ) + ( \processador|FD|SOMA|Add0~105_sumout  ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|SOMA|Add0~105_sumout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~105_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~105 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~105 .lut_mask = 64'h0000F0F0000000FF;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N18
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[21]~26 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[21]~26_combout  = ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~105_sumout  & ( \processador|FD|fetchInstruction|PC|DOUT[20]~0_combout  & ( (\processador|UC|palavraControle[11]~1_combout ) # 
// (\processador|FD|fetchInstruction|ROM|memROM~15_combout ) ) ) ) # ( !\processador|FD|fetchInstruction|SOMASIGEXT|Add0~105_sumout  & ( \processador|FD|fetchInstruction|PC|DOUT[20]~0_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~15_combout  & 
// !\processador|UC|palavraControle[11]~1_combout ) ) ) ) # ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~105_sumout  & ( !\processador|FD|fetchInstruction|PC|DOUT[20]~0_combout  & ( (!\processador|UC|palavraControle[11]~1_combout  & 
// ((\processador|FD|BancoReg|saidaA[21]~6_combout ))) # (\processador|UC|palavraControle[11]~1_combout  & (\processador|FD|SOMA|Add0~105_sumout )) ) ) ) # ( !\processador|FD|fetchInstruction|SOMASIGEXT|Add0~105_sumout  & ( 
// !\processador|FD|fetchInstruction|PC|DOUT[20]~0_combout  & ( (!\processador|UC|palavraControle[11]~1_combout  & ((\processador|FD|BancoReg|saidaA[21]~6_combout ))) # (\processador|UC|palavraControle[11]~1_combout  & (\processador|FD|SOMA|Add0~105_sumout 
// )) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datab(!\processador|FD|SOMA|Add0~105_sumout ),
	.datac(!\processador|FD|BancoReg|saidaA[21]~6_combout ),
	.datad(!\processador|UC|palavraControle[11]~1_combout ),
	.datae(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~105_sumout ),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT[20]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[21]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[21]~26 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[21]~26 .lut_mask = 64'h0F330F33550055FF;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[21]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N19
dffeas \processador|FD|fetchInstruction|PC|DOUT[21] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[21]~26_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [21]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[21] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N30
cyclonev_lcell_comb \processador|FD|SOMA|Add0~117 (
// Equation(s):
// \processador|FD|SOMA|Add0~117_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [22] ) + ( GND ) + ( \processador|FD|SOMA|Add0~106  ))
// \processador|FD|SOMA|Add0~118  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [22] ) + ( GND ) + ( \processador|FD|SOMA|Add0~106  ))

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|SOMA|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|SOMA|Add0~117_sumout ),
	.cout(\processador|FD|SOMA|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|SOMA|Add0~117 .extended_lut = "off";
defparam \processador|FD|SOMA|Add0~117 .lut_mask = 64'h0000FFFF00003333;
defparam \processador|FD|SOMA|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N30
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~117 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~117_sumout  = SUM(( \processador|FD|fetchInstruction|ROM|memROM~3_combout  ) + ( \processador|FD|SOMA|Add0~117_sumout  ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~106  ))
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~118  = CARRY(( \processador|FD|fetchInstruction|ROM|memROM~3_combout  ) + ( \processador|FD|SOMA|Add0~117_sumout  ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|SOMA|Add0~117_sumout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~117_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~117 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~117 .lut_mask = 64'h0000F0F0000000FF;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N6
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~29 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~29_combout  = ( \processador|FD|BancoReg|saidaA[24]~48_combout  & ( \processador|FD|Equal0~8_combout  & ( (!\processador|UC|palavraControle[11]~1_combout  & 
// (\processador|FD|BancoReg|saidaA[22]~5_combout )) # (\processador|UC|palavraControle[11]~1_combout  & ((\processador|FD|SOMA|Add0~117_sumout ))) ) ) ) # ( !\processador|FD|BancoReg|saidaA[24]~48_combout  & ( \processador|FD|Equal0~8_combout  & ( 
// (\processador|FD|fetchInstruction|SOMASIGEXT|Add0~117_sumout  & \processador|UC|palavraControle[11]~1_combout ) ) ) ) # ( \processador|FD|BancoReg|saidaA[24]~48_combout  & ( !\processador|FD|Equal0~8_combout  & ( 
// (!\processador|UC|palavraControle[11]~1_combout  & (\processador|FD|BancoReg|saidaA[22]~5_combout )) # (\processador|UC|palavraControle[11]~1_combout  & ((\processador|FD|SOMA|Add0~117_sumout ))) ) ) ) # ( !\processador|FD|BancoReg|saidaA[24]~48_combout  
// & ( !\processador|FD|Equal0~8_combout  & ( (\processador|UC|palavraControle[11]~1_combout  & \processador|FD|SOMA|Add0~117_sumout ) ) ) )

	.dataa(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~117_sumout ),
	.datab(!\processador|UC|palavraControle[11]~1_combout ),
	.datac(!\processador|FD|BancoReg|saidaA[22]~5_combout ),
	.datad(!\processador|FD|SOMA|Add0~117_sumout ),
	.datae(!\processador|FD|BancoReg|saidaA[24]~48_combout ),
	.dataf(!\processador|FD|Equal0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~29 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~29 .lut_mask = 64'h00330C3F11110C3F;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N7
dffeas \processador|FD|fetchInstruction|PC|DOUT[22] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~29_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [22]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[22] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N33
cyclonev_lcell_comb \processador|FD|SOMA|Add0~113 (
// Equation(s):
// \processador|FD|SOMA|Add0~113_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [23] ) + ( GND ) + ( \processador|FD|SOMA|Add0~118  ))
// \processador|FD|SOMA|Add0~114  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [23] ) + ( GND ) + ( \processador|FD|SOMA|Add0~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|SOMA|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|SOMA|Add0~113_sumout ),
	.cout(\processador|FD|SOMA|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|SOMA|Add0~113 .extended_lut = "off";
defparam \processador|FD|SOMA|Add0~113 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|SOMA|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N33
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~113 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~113_sumout  = SUM(( \processador|FD|fetchInstruction|ROM|memROM~3_combout  ) + ( \processador|FD|SOMA|Add0~113_sumout  ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~118  ))
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~114  = CARRY(( \processador|FD|fetchInstruction|ROM|memROM~3_combout  ) + ( \processador|FD|SOMA|Add0~113_sumout  ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|SOMA|Add0~113_sumout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~113_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~113 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~113 .lut_mask = 64'h0000F0F0000000FF;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N24
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[23]~28 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[23]~28_combout  = ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~113_sumout  & ( \processador|FD|fetchInstruction|PC|DOUT[20]~0_combout  & ( (\processador|UC|palavraControle[11]~1_combout ) # 
// (\processador|FD|fetchInstruction|ROM|memROM~5_combout ) ) ) ) # ( !\processador|FD|fetchInstruction|SOMASIGEXT|Add0~113_sumout  & ( \processador|FD|fetchInstruction|PC|DOUT[20]~0_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~5_combout  & 
// !\processador|UC|palavraControle[11]~1_combout ) ) ) ) # ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~113_sumout  & ( !\processador|FD|fetchInstruction|PC|DOUT[20]~0_combout  & ( (!\processador|UC|palavraControle[11]~1_combout  & 
// (\processador|FD|BancoReg|saidaA[23]~4_combout )) # (\processador|UC|palavraControle[11]~1_combout  & ((\processador|FD|SOMA|Add0~113_sumout ))) ) ) ) # ( !\processador|FD|fetchInstruction|SOMASIGEXT|Add0~113_sumout  & ( 
// !\processador|FD|fetchInstruction|PC|DOUT[20]~0_combout  & ( (!\processador|UC|palavraControle[11]~1_combout  & (\processador|FD|BancoReg|saidaA[23]~4_combout )) # (\processador|UC|palavraControle[11]~1_combout  & ((\processador|FD|SOMA|Add0~113_sumout 
// ))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~5_combout ),
	.datab(!\processador|UC|palavraControle[11]~1_combout ),
	.datac(!\processador|FD|BancoReg|saidaA[23]~4_combout ),
	.datad(!\processador|FD|SOMA|Add0~113_sumout ),
	.datae(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~113_sumout ),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT[20]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[23]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[23]~28 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[23]~28 .lut_mask = 64'h0C3F0C3F44447777;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[23]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N25
dffeas \processador|FD|fetchInstruction|PC|DOUT[23] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[23]~28_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [23]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[23] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N36
cyclonev_lcell_comb \processador|FD|SOMA|Add0~1 (
// Equation(s):
// \processador|FD|SOMA|Add0~1_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT[24]~DUPLICATE_q  ) + ( GND ) + ( \processador|FD|SOMA|Add0~114  ))
// \processador|FD|SOMA|Add0~2  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT[24]~DUPLICATE_q  ) + ( GND ) + ( \processador|FD|SOMA|Add0~114  ))

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[24]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|SOMA|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|SOMA|Add0~1_sumout ),
	.cout(\processador|FD|SOMA|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|SOMA|Add0~1 .extended_lut = "off";
defparam \processador|FD|SOMA|Add0~1 .lut_mask = 64'h0000FFFF00003333;
defparam \processador|FD|SOMA|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N36
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~1 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~1_sumout  = SUM(( \processador|FD|fetchInstruction|ROM|memROM~3_combout  ) + ( \processador|FD|SOMA|Add0~1_sumout  ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~114  ))
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~2  = CARRY(( \processador|FD|fetchInstruction|ROM|memROM~3_combout  ) + ( \processador|FD|SOMA|Add0~1_sumout  ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~114  ))

	.dataa(gnd),
	.datab(!\processador|FD|SOMA|Add0~1_sumout ),
	.datac(gnd),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~1_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~1 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~1 .lut_mask = 64'h0000CCCC000000FF;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N12
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[24]~0 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[24]~0_combout  = ( \processador|FD|BancoReg|saidaA[24]~48_combout  & ( \processador|FD|Equal0~8_combout  & ( (!\processador|UC|palavraControle[11]~1_combout  & 
// (\processador|FD|BancoReg|saidaA[24]~3_combout )) # (\processador|UC|palavraControle[11]~1_combout  & ((\processador|FD|SOMA|Add0~1_sumout ))) ) ) ) # ( !\processador|FD|BancoReg|saidaA[24]~48_combout  & ( \processador|FD|Equal0~8_combout  & ( 
// (\processador|UC|palavraControle[11]~1_combout  & \processador|FD|fetchInstruction|SOMASIGEXT|Add0~1_sumout ) ) ) ) # ( \processador|FD|BancoReg|saidaA[24]~48_combout  & ( !\processador|FD|Equal0~8_combout  & ( 
// (!\processador|UC|palavraControle[11]~1_combout  & (\processador|FD|BancoReg|saidaA[24]~3_combout )) # (\processador|UC|palavraControle[11]~1_combout  & ((\processador|FD|SOMA|Add0~1_sumout ))) ) ) ) # ( !\processador|FD|BancoReg|saidaA[24]~48_combout  & 
// ( !\processador|FD|Equal0~8_combout  & ( (\processador|UC|palavraControle[11]~1_combout  & \processador|FD|SOMA|Add0~1_sumout ) ) ) )

	.dataa(!\processador|UC|palavraControle[11]~1_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[24]~3_combout ),
	.datac(!\processador|FD|SOMA|Add0~1_sumout ),
	.datad(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~1_sumout ),
	.datae(!\processador|FD|BancoReg|saidaA[24]~48_combout ),
	.dataf(!\processador|FD|Equal0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[24]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[24]~0 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[24]~0 .lut_mask = 64'h0505272700552727;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[24]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y7_N13
dffeas \processador|FD|fetchInstruction|PC|DOUT[24] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[24]~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [24]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[24] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N15
cyclonev_lcell_comb \MUX|saida_MUX[24]~2 (
// Equation(s):
// \MUX|saida_MUX[24]~2_combout  = ( \SW[1]~input_o  & ( \processador|FD|fetchInstruction|PC|DOUT [24] & ( ((\MUX|saida_MUX[24]~1_combout ) # (\processador|FD|muxULAram|saida_MUX[24]~1_combout )) # (\processador|FD|muxULAram|saida_MUX[24]~2_combout ) ) ) ) # 
// ( !\SW[1]~input_o  & ( \processador|FD|fetchInstruction|PC|DOUT [24] & ( (!\SW[0]~input_o ) # (\MUX|saida_MUX[24]~1_combout ) ) ) ) # ( \SW[1]~input_o  & ( !\processador|FD|fetchInstruction|PC|DOUT [24] & ( ((\MUX|saida_MUX[24]~1_combout ) # 
// (\processador|FD|muxULAram|saida_MUX[24]~1_combout )) # (\processador|FD|muxULAram|saida_MUX[24]~2_combout ) ) ) ) # ( !\SW[1]~input_o  & ( !\processador|FD|fetchInstruction|PC|DOUT [24] & ( (\SW[0]~input_o  & \MUX|saida_MUX[24]~1_combout ) ) ) )

	.dataa(!\processador|FD|muxULAram|saida_MUX[24]~2_combout ),
	.datab(!\SW[0]~input_o ),
	.datac(!\processador|FD|muxULAram|saida_MUX[24]~1_combout ),
	.datad(!\MUX|saida_MUX[24]~1_combout ),
	.datae(!\SW[1]~input_o ),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[24]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[24]~2 .extended_lut = "off";
defparam \MUX|saida_MUX[24]~2 .lut_mask = 64'h00335FFFCCFF5FFF;
defparam \MUX|saida_MUX[24]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N54
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[25]~4 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[25]~4_combout  = ( \processador|FD|memRAM|ram~91_q  & ( \processador|FD|memRAM|ram~59_q  & ( \processador|UC|palavraControle[1]~0_combout  ) ) ) # ( !\processador|FD|memRAM|ram~91_q  & ( \processador|FD|memRAM|ram~59_q  
// & ( (!\processador|FD|saidaULA_final[0]~1_combout  & (\processador|UC|palavraControle[1]~0_combout  & ((!\processador|FD|result_slt [0]) # (!\processador|FD|saidaULA_final~0_combout )))) ) ) ) # ( \processador|FD|memRAM|ram~91_q  & ( 
// !\processador|FD|memRAM|ram~59_q  & ( (\processador|UC|palavraControle[1]~0_combout  & (((\processador|FD|result_slt [0] & \processador|FD|saidaULA_final~0_combout )) # (\processador|FD|saidaULA_final[0]~1_combout ))) ) ) )

	.dataa(!\processador|FD|result_slt [0]),
	.datab(!\processador|FD|saidaULA_final[0]~1_combout ),
	.datac(!\processador|FD|saidaULA_final~0_combout ),
	.datad(!\processador|UC|palavraControle[1]~0_combout ),
	.datae(!\processador|FD|memRAM|ram~91_q ),
	.dataf(!\processador|FD|memRAM|ram~59_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[25]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[25]~4 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[25]~4 .lut_mask = 64'h0000003700C800FF;
defparam \processador|FD|muxULAram|saida_MUX[25]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N39
cyclonev_lcell_comb \processador|FD|SOMA|Add0~29 (
// Equation(s):
// \processador|FD|SOMA|Add0~29_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [25] ) + ( GND ) + ( \processador|FD|SOMA|Add0~2  ))
// \processador|FD|SOMA|Add0~30  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [25] ) + ( GND ) + ( \processador|FD|SOMA|Add0~2  ))

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|SOMA|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|SOMA|Add0~29_sumout ),
	.cout(\processador|FD|SOMA|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|SOMA|Add0~29 .extended_lut = "off";
defparam \processador|FD|SOMA|Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|SOMA|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N39
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~29 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~29_sumout  = SUM(( \processador|FD|fetchInstruction|ROM|memROM~3_combout  ) + ( \processador|FD|SOMA|Add0~29_sumout  ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~2  ))
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~30  = CARRY(( \processador|FD|fetchInstruction|ROM|memROM~3_combout  ) + ( \processador|FD|SOMA|Add0~29_sumout  ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~2  ))

	.dataa(!\processador|FD|SOMA|Add0~29_sumout ),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~29_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~29 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~29 .lut_mask = 64'h0000AAAA00000F0F;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N6
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[25]~7 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[25]~7_combout  = ( \processador|FD|SOMA|Add0~29_sumout  & ( \processador|FD|Equal0~8_combout  & ( (!\processador|UC|palavraControle[11]~1_combout  & (((\processador|FD|BancoReg|saidaA[25]~47_combout  & 
// \processador|FD|BancoReg|saidaA[24]~48_combout )))) # (\processador|UC|palavraControle[11]~1_combout  & (((\processador|FD|BancoReg|saidaA[24]~48_combout )) # (\processador|FD|fetchInstruction|SOMASIGEXT|Add0~29_sumout ))) ) ) ) # ( 
// !\processador|FD|SOMA|Add0~29_sumout  & ( \processador|FD|Equal0~8_combout  & ( (!\processador|UC|palavraControle[11]~1_combout  & (((\processador|FD|BancoReg|saidaA[25]~47_combout  & \processador|FD|BancoReg|saidaA[24]~48_combout )))) # 
// (\processador|UC|palavraControle[11]~1_combout  & (\processador|FD|fetchInstruction|SOMASIGEXT|Add0~29_sumout  & ((!\processador|FD|BancoReg|saidaA[24]~48_combout )))) ) ) ) # ( \processador|FD|SOMA|Add0~29_sumout  & ( !\processador|FD|Equal0~8_combout  & 
// ( ((\processador|FD|BancoReg|saidaA[25]~47_combout  & \processador|FD|BancoReg|saidaA[24]~48_combout )) # (\processador|UC|palavraControle[11]~1_combout ) ) ) ) # ( !\processador|FD|SOMA|Add0~29_sumout  & ( !\processador|FD|Equal0~8_combout  & ( 
// (\processador|FD|BancoReg|saidaA[25]~47_combout  & (!\processador|UC|palavraControle[11]~1_combout  & \processador|FD|BancoReg|saidaA[24]~48_combout )) ) ) )

	.dataa(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~29_sumout ),
	.datab(!\processador|FD|BancoReg|saidaA[25]~47_combout ),
	.datac(!\processador|UC|palavraControle[11]~1_combout ),
	.datad(!\processador|FD|BancoReg|saidaA[24]~48_combout ),
	.datae(!\processador|FD|SOMA|Add0~29_sumout ),
	.dataf(!\processador|FD|Equal0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[25]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[25]~7 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[25]~7 .lut_mask = 64'h00300F3F0530053F;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[25]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y7_N7
dffeas \processador|FD|fetchInstruction|PC|DOUT[25] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[25]~7_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [25]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[25] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N39
cyclonev_lcell_comb \MUX|saida_MUX[25]~3 (
// Equation(s):
// \MUX|saida_MUX[25]~3_combout  = ( \processador|FD|BancoReg|saidaA[25]~47_combout  & ( \MUX|saida_MUX[1]~0_combout  & ( (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (!\processador|FD|soma1inv|Add0~125_sumout  $ 
// (((!\processador|FD|ULA_bit24|soma|Add1~0_combout ) # (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ))))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (((\processador|FD|soma1inv|Add0~125_sumout  & \processador|FD|ULA_bit24|soma|Add1~0_combout )) 
// # (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ))) ) ) ) # ( !\processador|FD|BancoReg|saidaA[25]~47_combout  & ( \MUX|saida_MUX[1]~0_combout  & ( (!\processador|FD|soma1inv|Add0~125_sumout  & (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & 
// (!\processador|FD|ULA_bit24|soma|Add1~0_combout ))) # (\processador|FD|soma1inv|Add0~125_sumout  & ((!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & (\processador|FD|ULA_bit24|soma|Add1~0_combout  & !\processador|UC|UC_ULA|ULActrl[0]~1_combout )) # 
// (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & ((\processador|UC|UC_ULA|ULActrl[0]~1_combout ))))) ) ) )

	.dataa(!\processador|FD|soma1inv|Add0~125_sumout ),
	.datab(!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ),
	.datac(!\processador|FD|ULA_bit24|soma|Add1~0_combout ),
	.datad(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.datae(!\processador|FD|BancoReg|saidaA[25]~47_combout ),
	.dataf(!\MUX|saida_MUX[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[25]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[25]~3 .extended_lut = "off";
defparam \MUX|saida_MUX[25]~3 .lut_mask = 64'h0000000084915937;
defparam \MUX|saida_MUX[25]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N24
cyclonev_lcell_comb \MUX|saida_MUX[25]~4 (
// Equation(s):
// \MUX|saida_MUX[25]~4_combout  = ( \MUX|saida_MUX[25]~3_combout  & ( \SW[1]~input_o  ) ) # ( !\MUX|saida_MUX[25]~3_combout  & ( \SW[1]~input_o  & ( (\processador|FD|muxULAram|saida_MUX[25]~3_combout ) # (\processador|FD|muxULAram|saida_MUX[25]~4_combout ) 
// ) ) ) # ( \MUX|saida_MUX[25]~3_combout  & ( !\SW[1]~input_o  & ( (\processador|FD|fetchInstruction|PC|DOUT [25]) # (\SW[0]~input_o ) ) ) ) # ( !\MUX|saida_MUX[25]~3_combout  & ( !\SW[1]~input_o  & ( (!\SW[0]~input_o  & 
// \processador|FD|fetchInstruction|PC|DOUT [25]) ) ) )

	.dataa(!\processador|FD|muxULAram|saida_MUX[25]~4_combout ),
	.datab(!\SW[0]~input_o ),
	.datac(!\processador|FD|muxULAram|saida_MUX[25]~3_combout ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [25]),
	.datae(!\MUX|saida_MUX[25]~3_combout ),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[25]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[25]~4 .extended_lut = "off";
defparam \MUX|saida_MUX[25]~4 .lut_mask = 64'h00CC33FF5F5FFFFF;
defparam \MUX|saida_MUX[25]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N57
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[26]~6 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[26]~6_combout  = ( \processador|FD|memRAM|ram~92_q  & ( \processador|FD|memRAM|ram~60_q  & ( \processador|UC|palavraControle[1]~0_combout  ) ) ) # ( !\processador|FD|memRAM|ram~92_q  & ( \processador|FD|memRAM|ram~60_q  
// & ( (!\processador|FD|saidaULA_final[0]~1_combout  & (\processador|UC|palavraControle[1]~0_combout  & ((!\processador|FD|result_slt [0]) # (!\processador|FD|saidaULA_final~0_combout )))) ) ) ) # ( \processador|FD|memRAM|ram~92_q  & ( 
// !\processador|FD|memRAM|ram~60_q  & ( (\processador|UC|palavraControle[1]~0_combout  & (((\processador|FD|result_slt [0] & \processador|FD|saidaULA_final~0_combout )) # (\processador|FD|saidaULA_final[0]~1_combout ))) ) ) )

	.dataa(!\processador|FD|result_slt [0]),
	.datab(!\processador|FD|saidaULA_final[0]~1_combout ),
	.datac(!\processador|UC|palavraControle[1]~0_combout ),
	.datad(!\processador|FD|saidaULA_final~0_combout ),
	.datae(!\processador|FD|memRAM|ram~92_q ),
	.dataf(!\processador|FD|memRAM|ram~60_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[26]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[26]~6 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[26]~6 .lut_mask = 64'h000003070C080F0F;
defparam \processador|FD|muxULAram|saida_MUX[26]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N42
cyclonev_lcell_comb \processador|FD|SOMA|Add0~33 (
// Equation(s):
// \processador|FD|SOMA|Add0~33_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [26] ) + ( GND ) + ( \processador|FD|SOMA|Add0~30  ))
// \processador|FD|SOMA|Add0~34  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [26] ) + ( GND ) + ( \processador|FD|SOMA|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|SOMA|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|SOMA|Add0~33_sumout ),
	.cout(\processador|FD|SOMA|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|SOMA|Add0~33 .extended_lut = "off";
defparam \processador|FD|SOMA|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|SOMA|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N42
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~33 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~33_sumout  = SUM(( \processador|FD|fetchInstruction|ROM|memROM~3_combout  ) + ( \processador|FD|SOMA|Add0~33_sumout  ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~30  ))
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~34  = CARRY(( \processador|FD|fetchInstruction|ROM|memROM~3_combout  ) + ( \processador|FD|SOMA|Add0~33_sumout  ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|SOMA|Add0~33_sumout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~33_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~33 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~33 .lut_mask = 64'h0000F0F0000000FF;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N24
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[26]~8 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[26]~8_combout  = ( \processador|UC|palavraControle[11]~1_combout  & ( \processador|FD|fetchInstruction|PC|DOUT[20]~0_combout  & ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~33_sumout  ) ) ) # ( 
// !\processador|UC|palavraControle[11]~1_combout  & ( \processador|FD|fetchInstruction|PC|DOUT[20]~0_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~7_combout  ) ) ) # ( \processador|UC|palavraControle[11]~1_combout  & ( 
// !\processador|FD|fetchInstruction|PC|DOUT[20]~0_combout  & ( \processador|FD|SOMA|Add0~33_sumout  ) ) ) # ( !\processador|UC|palavraControle[11]~1_combout  & ( !\processador|FD|fetchInstruction|PC|DOUT[20]~0_combout  & ( 
// \processador|FD|BancoReg|saidaA[26]~46_combout  ) ) )

	.dataa(!\processador|FD|SOMA|Add0~33_sumout ),
	.datab(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~33_sumout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datad(!\processador|FD|BancoReg|saidaA[26]~46_combout ),
	.datae(!\processador|UC|palavraControle[11]~1_combout ),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT[20]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[26]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[26]~8 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[26]~8 .lut_mask = 64'h00FF55550F0F3333;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[26]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N25
dffeas \processador|FD|fetchInstruction|PC|DOUT[26] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[26]~8_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [26]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[26] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N30
cyclonev_lcell_comb \MUX|saida_MUX[26]~5 (
// Equation(s):
// \MUX|saida_MUX[26]~5_combout  = ( \processador|FD|ULA_bit25|soma|Add1~1_combout  & ( \MUX|saida_MUX[1]~0_combout  & ( (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((!\processador|FD|BancoReg|saidaA[26]~46_combout  & 
// (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & !\processador|FD|soma1inv|Add0~121_sumout )) # (\processador|FD|BancoReg|saidaA[26]~46_combout  & ((\processador|FD|soma1inv|Add0~121_sumout ))))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & 
// (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  $ (((\processador|FD|soma1inv|Add0~121_sumout ) # (\processador|FD|BancoReg|saidaA[26]~46_combout ))))) ) ) ) # ( !\processador|FD|ULA_bit25|soma|Add1~1_combout  & ( \MUX|saida_MUX[1]~0_combout  & ( 
// (!\processador|FD|BancoReg|saidaA[26]~46_combout  & (\processador|FD|soma1inv|Add0~121_sumout  & (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  $ (\processador|UC|UC_ULA|ULActrl[0]~1_combout )))) # (\processador|FD|BancoReg|saidaA[26]~46_combout  & 
// ((!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  $ (\processador|FD|soma1inv|Add0~121_sumout ))) # (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & ((\processador|FD|soma1inv|Add0~121_sumout ) # 
// (\processador|UC|UC_ULA|ULActrl[0]~1_combout ))))) ) ) )

	.dataa(!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ),
	.datab(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.datac(!\processador|FD|BancoReg|saidaA[26]~46_combout ),
	.datad(!\processador|FD|soma1inv|Add0~121_sumout ),
	.datae(!\processador|FD|ULA_bit25|soma|Add1~1_combout ),
	.dataf(!\MUX|saida_MUX[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[26]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[26]~5 .extended_lut = "off";
defparam \MUX|saida_MUX[26]~5 .lut_mask = 64'h000000000997A11D;
defparam \MUX|saida_MUX[26]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N12
cyclonev_lcell_comb \MUX|saida_MUX[26]~6 (
// Equation(s):
// \MUX|saida_MUX[26]~6_combout  = ( \processador|FD|muxULAram|saida_MUX[26]~5_combout  & ( \MUX|saida_MUX[26]~5_combout  & ( ((\SW[1]~input_o ) # (\processador|FD|fetchInstruction|PC|DOUT [26])) # (\SW[0]~input_o ) ) ) ) # ( 
// !\processador|FD|muxULAram|saida_MUX[26]~5_combout  & ( \MUX|saida_MUX[26]~5_combout  & ( ((\SW[1]~input_o ) # (\processador|FD|fetchInstruction|PC|DOUT [26])) # (\SW[0]~input_o ) ) ) ) # ( \processador|FD|muxULAram|saida_MUX[26]~5_combout  & ( 
// !\MUX|saida_MUX[26]~5_combout  & ( ((!\SW[0]~input_o  & \processador|FD|fetchInstruction|PC|DOUT [26])) # (\SW[1]~input_o ) ) ) ) # ( !\processador|FD|muxULAram|saida_MUX[26]~5_combout  & ( !\MUX|saida_MUX[26]~5_combout  & ( (!\SW[1]~input_o  & 
// (!\SW[0]~input_o  & ((\processador|FD|fetchInstruction|PC|DOUT [26])))) # (\SW[1]~input_o  & (((\processador|FD|muxULAram|saida_MUX[26]~6_combout )))) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\processador|FD|muxULAram|saida_MUX[26]~6_combout ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [26]),
	.datad(!\SW[1]~input_o ),
	.datae(!\processador|FD|muxULAram|saida_MUX[26]~5_combout ),
	.dataf(!\MUX|saida_MUX[26]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[26]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[26]~6 .extended_lut = "off";
defparam \MUX|saida_MUX[26]~6 .lut_mask = 64'h0A330AFF5FFF5FFF;
defparam \MUX|saida_MUX[26]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N0
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[27]~8 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[27]~8_combout  = ( \processador|FD|memRAM|ram~93_q  & ( \processador|FD|memRAM|ram~61_q  & ( \processador|UC|palavraControle[1]~0_combout  ) ) ) # ( !\processador|FD|memRAM|ram~93_q  & ( \processador|FD|memRAM|ram~61_q  
// & ( (!\processador|FD|saidaULA_final[0]~1_combout  & (\processador|UC|palavraControle[1]~0_combout  & ((!\processador|FD|saidaULA_final~0_combout ) # (!\processador|FD|result_slt [0])))) ) ) ) # ( \processador|FD|memRAM|ram~93_q  & ( 
// !\processador|FD|memRAM|ram~61_q  & ( (\processador|UC|palavraControle[1]~0_combout  & (((\processador|FD|saidaULA_final~0_combout  & \processador|FD|result_slt [0])) # (\processador|FD|saidaULA_final[0]~1_combout ))) ) ) )

	.dataa(!\processador|FD|saidaULA_final~0_combout ),
	.datab(!\processador|FD|saidaULA_final[0]~1_combout ),
	.datac(!\processador|FD|result_slt [0]),
	.datad(!\processador|UC|palavraControle[1]~0_combout ),
	.datae(!\processador|FD|memRAM|ram~93_q ),
	.dataf(!\processador|FD|memRAM|ram~61_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[27]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[27]~8 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[27]~8 .lut_mask = 64'h0000003700C800FF;
defparam \processador|FD|muxULAram|saida_MUX[27]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N27
cyclonev_lcell_comb \MUX|saida_MUX[27]~7 (
// Equation(s):
// \MUX|saida_MUX[27]~7_combout  = ( \processador|FD|ULA_bit26|soma|Add1~0_combout  & ( \MUX|saida_MUX[1]~0_combout  & ( (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((!\processador|FD|BancoReg|saidaA[27]~45_combout  & 
// (!\processador|FD|soma1inv|Add0~117_sumout  & !\processador|FD|ULA_bit17|Muxao|Equal1~0_combout )) # (\processador|FD|BancoReg|saidaA[27]~45_combout  & (\processador|FD|soma1inv|Add0~117_sumout )))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & 
// (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  $ (((\processador|FD|soma1inv|Add0~117_sumout ) # (\processador|FD|BancoReg|saidaA[27]~45_combout ))))) ) ) ) # ( !\processador|FD|ULA_bit26|soma|Add1~0_combout  & ( \MUX|saida_MUX[1]~0_combout  & ( 
// (!\processador|FD|BancoReg|saidaA[27]~45_combout  & (\processador|FD|soma1inv|Add0~117_sumout  & (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  $ (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout )))) # (\processador|FD|BancoReg|saidaA[27]~45_combout  & 
// ((!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (!\processador|FD|soma1inv|Add0~117_sumout  $ (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ) # 
// (\processador|FD|soma1inv|Add0~117_sumout ))))) ) ) )

	.dataa(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[27]~45_combout ),
	.datac(!\processador|FD|soma1inv|Add0~117_sumout ),
	.datad(!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ),
	.datae(!\processador|FD|ULA_bit26|soma|Add1~0_combout ),
	.dataf(!\MUX|saida_MUX[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[27]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[27]~7 .extended_lut = "off";
defparam \MUX|saida_MUX[27]~7 .lut_mask = 64'h000000002917C217;
defparam \MUX|saida_MUX[27]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N45
cyclonev_lcell_comb \processador|FD|SOMA|Add0~37 (
// Equation(s):
// \processador|FD|SOMA|Add0~37_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [27] ) + ( GND ) + ( \processador|FD|SOMA|Add0~34  ))
// \processador|FD|SOMA|Add0~38  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [27] ) + ( GND ) + ( \processador|FD|SOMA|Add0~34  ))

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|SOMA|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|SOMA|Add0~37_sumout ),
	.cout(\processador|FD|SOMA|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|SOMA|Add0~37 .extended_lut = "off";
defparam \processador|FD|SOMA|Add0~37 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|SOMA|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N45
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~37 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~37_sumout  = SUM(( \processador|FD|SOMA|Add0~37_sumout  ) + ( \processador|FD|fetchInstruction|ROM|memROM~3_combout  ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~34  ))
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~38  = CARRY(( \processador|FD|SOMA|Add0~37_sumout  ) + ( \processador|FD|fetchInstruction|ROM|memROM~3_combout  ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~3_combout ),
	.datad(!\processador|FD|SOMA|Add0~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~37_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~37 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~37 .lut_mask = 64'h0000F0F0000000FF;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N18
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[27]~9 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[27]~9_combout  = ( \processador|FD|SOMA|Add0~37_sumout  & ( \processador|FD|Equal0~8_combout  & ( (!\processador|UC|palavraControle[11]~1_combout  & (\processador|FD|BancoReg|saidaA[24]~48_combout  & 
// (\processador|FD|BancoReg|saidaA[27]~45_combout ))) # (\processador|UC|palavraControle[11]~1_combout  & (((\processador|FD|fetchInstruction|SOMASIGEXT|Add0~37_sumout )) # (\processador|FD|BancoReg|saidaA[24]~48_combout ))) ) ) ) # ( 
// !\processador|FD|SOMA|Add0~37_sumout  & ( \processador|FD|Equal0~8_combout  & ( (!\processador|UC|palavraControle[11]~1_combout  & (\processador|FD|BancoReg|saidaA[24]~48_combout  & (\processador|FD|BancoReg|saidaA[27]~45_combout ))) # 
// (\processador|UC|palavraControle[11]~1_combout  & (!\processador|FD|BancoReg|saidaA[24]~48_combout  & ((\processador|FD|fetchInstruction|SOMASIGEXT|Add0~37_sumout )))) ) ) ) # ( \processador|FD|SOMA|Add0~37_sumout  & ( !\processador|FD|Equal0~8_combout  & 
// ( ((\processador|FD|BancoReg|saidaA[24]~48_combout  & \processador|FD|BancoReg|saidaA[27]~45_combout )) # (\processador|UC|palavraControle[11]~1_combout ) ) ) ) # ( !\processador|FD|SOMA|Add0~37_sumout  & ( !\processador|FD|Equal0~8_combout  & ( 
// (!\processador|UC|palavraControle[11]~1_combout  & (\processador|FD|BancoReg|saidaA[24]~48_combout  & \processador|FD|BancoReg|saidaA[27]~45_combout )) ) ) )

	.dataa(!\processador|UC|palavraControle[11]~1_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[24]~48_combout ),
	.datac(!\processador|FD|BancoReg|saidaA[27]~45_combout ),
	.datad(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~37_sumout ),
	.datae(!\processador|FD|SOMA|Add0~37_sumout ),
	.dataf(!\processador|FD|Equal0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[27]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[27]~9 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[27]~9 .lut_mask = 64'h0202575702461357;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[27]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N19
dffeas \processador|FD|fetchInstruction|PC|DOUT[27] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[27]~9_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [27]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[27] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N12
cyclonev_lcell_comb \MUX|saida_MUX[27]~8 (
// Equation(s):
// \MUX|saida_MUX[27]~8_combout  = ( \SW[0]~input_o  & ( \SW[1]~input_o  & ( ((\MUX|saida_MUX[27]~7_combout ) # (\processador|FD|muxULAram|saida_MUX[27]~7_combout )) # (\processador|FD|muxULAram|saida_MUX[27]~8_combout ) ) ) ) # ( !\SW[0]~input_o  & ( 
// \SW[1]~input_o  & ( ((\MUX|saida_MUX[27]~7_combout ) # (\processador|FD|muxULAram|saida_MUX[27]~7_combout )) # (\processador|FD|muxULAram|saida_MUX[27]~8_combout ) ) ) ) # ( \SW[0]~input_o  & ( !\SW[1]~input_o  & ( \MUX|saida_MUX[27]~7_combout  ) ) ) # ( 
// !\SW[0]~input_o  & ( !\SW[1]~input_o  & ( \processador|FD|fetchInstruction|PC|DOUT [27] ) ) )

	.dataa(!\processador|FD|muxULAram|saida_MUX[27]~8_combout ),
	.datab(!\processador|FD|muxULAram|saida_MUX[27]~7_combout ),
	.datac(!\MUX|saida_MUX[27]~7_combout ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [27]),
	.datae(!\SW[0]~input_o ),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[27]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[27]~8 .extended_lut = "off";
defparam \MUX|saida_MUX[27]~8 .lut_mask = 64'h00FF0F0F7F7F7F7F;
defparam \MUX|saida_MUX[27]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N42
cyclonev_lcell_comb \MUX|saida_MUX[28]~9 (
// Equation(s):
// \MUX|saida_MUX[28]~9_combout  = ( \processador|UC|UC_ULA|ULActrl[0]~1_combout  & ( \processador|FD|BancoReg|saidaA[28]~44_combout  & ( (\MUX|saida_MUX[1]~0_combout  & (((\processador|FD|soma1inv|Add0~113_sumout  & 
// \processador|FD|ULA_bit27|soma|Add1~0_combout )) # (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ))) ) ) ) # ( !\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ( \processador|FD|BancoReg|saidaA[28]~44_combout  & ( (\MUX|saida_MUX[1]~0_combout  & 
// (!\processador|FD|soma1inv|Add0~113_sumout  $ (((!\processador|FD|ULA_bit27|soma|Add1~0_combout ) # (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ))))) ) ) ) # ( \processador|UC|UC_ULA|ULActrl[0]~1_combout  & ( 
// !\processador|FD|BancoReg|saidaA[28]~44_combout  & ( (\MUX|saida_MUX[1]~0_combout  & ((!\processador|FD|soma1inv|Add0~113_sumout  & (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & !\processador|FD|ULA_bit27|soma|Add1~0_combout )) # 
// (\processador|FD|soma1inv|Add0~113_sumout  & (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout )))) ) ) ) # ( !\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ( !\processador|FD|BancoReg|saidaA[28]~44_combout  & ( 
// (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & (\MUX|saida_MUX[1]~0_combout  & (!\processador|FD|soma1inv|Add0~113_sumout  $ (\processador|FD|ULA_bit27|soma|Add1~0_combout )))) ) ) )

	.dataa(!\processador|FD|soma1inv|Add0~113_sumout ),
	.datab(!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ),
	.datac(!\processador|FD|ULA_bit27|soma|Add1~0_combout ),
	.datad(!\MUX|saida_MUX[1]~0_combout ),
	.datae(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.dataf(!\processador|FD|BancoReg|saidaA[28]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[28]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[28]~9 .extended_lut = "off";
defparam \MUX|saida_MUX[28]~9 .lut_mask = 64'h0084009100590037;
defparam \MUX|saida_MUX[28]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N33
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|Equal2~0 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|Equal2~0_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~2_combout  & ( \processador|FD|BancoReg|saidaA[24]~48_combout  ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~2_combout  & ( 
// (\processador|FD|BancoReg|saidaA[24]~48_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~13_combout ) # (\processador|FD|fetchInstruction|ROM|memROM~3_combout ))) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[24]~48_combout ),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~13_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~3_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|Equal2~0 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|Equal2~0 .lut_mask = 64'h5055505555555555;
defparam \processador|FD|fetchInstruction|PROX_PC|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N48
cyclonev_lcell_comb \processador|FD|SOMA|Add0~41 (
// Equation(s):
// \processador|FD|SOMA|Add0~41_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [28] ) + ( GND ) + ( \processador|FD|SOMA|Add0~38  ))
// \processador|FD|SOMA|Add0~42  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [28] ) + ( GND ) + ( \processador|FD|SOMA|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|SOMA|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|SOMA|Add0~41_sumout ),
	.cout(\processador|FD|SOMA|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|SOMA|Add0~41 .extended_lut = "off";
defparam \processador|FD|SOMA|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|SOMA|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N48
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~41 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~41_sumout  = SUM(( \processador|FD|fetchInstruction|ROM|memROM~3_combout  ) + ( \processador|FD|SOMA|Add0~41_sumout  ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~38  ))
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~42  = CARRY(( \processador|FD|fetchInstruction|ROM|memROM~3_combout  ) + ( \processador|FD|SOMA|Add0~41_sumout  ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|SOMA|Add0~41_sumout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~41_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~41 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~41 .lut_mask = 64'h0000F0F0000000FF;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N0
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[28]~10 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[28]~10_combout  = ( \processador|FD|Equal0~8_combout  & ( (!\processador|FD|fetchInstruction|PROX_PC|Equal2~0_combout  & ((!\processador|UC|palavraControle[11]~1_combout  & 
// ((\processador|FD|SOMA|Add0~41_sumout ))) # (\processador|UC|palavraControle[11]~1_combout  & (\processador|FD|fetchInstruction|SOMASIGEXT|Add0~41_sumout )))) ) ) # ( !\processador|FD|Equal0~8_combout  & ( (\processador|FD|SOMA|Add0~41_sumout  & 
// ((!\processador|FD|fetchInstruction|PROX_PC|Equal2~0_combout ) # (\processador|UC|palavraControle[11]~1_combout ))) ) )

	.dataa(!\processador|UC|palavraControle[11]~1_combout ),
	.datab(!\processador|FD|fetchInstruction|PROX_PC|Equal2~0_combout ),
	.datac(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~41_sumout ),
	.datad(!\processador|FD|SOMA|Add0~41_sumout ),
	.datae(gnd),
	.dataf(!\processador|FD|Equal0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[28]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[28]~10 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[28]~10 .lut_mask = 64'h00DD00DD048C048C;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[28]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N1
dffeas \processador|FD|fetchInstruction|PC|DOUT[28] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[28]~10_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [28]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[28] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N24
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[28]~10 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[28]~10_combout  = ( \processador|UC|palavraControle[1]~0_combout  & ( \processador|FD|result_slt [0] & ( (!\processador|FD|saidaULA_final[0]~1_combout  & ((!\processador|FD|saidaULA_final~0_combout  & 
// (\processador|FD|memRAM|ram~62_q )) # (\processador|FD|saidaULA_final~0_combout  & ((\processador|FD|memRAM|ram~94_q ))))) # (\processador|FD|saidaULA_final[0]~1_combout  & (((\processador|FD|memRAM|ram~94_q )))) ) ) ) # ( 
// \processador|UC|palavraControle[1]~0_combout  & ( !\processador|FD|result_slt [0] & ( (!\processador|FD|saidaULA_final[0]~1_combout  & (\processador|FD|memRAM|ram~62_q )) # (\processador|FD|saidaULA_final[0]~1_combout  & ((\processador|FD|memRAM|ram~94_q 
// ))) ) ) )

	.dataa(!\processador|FD|memRAM|ram~62_q ),
	.datab(!\processador|FD|saidaULA_final[0]~1_combout ),
	.datac(!\processador|FD|saidaULA_final~0_combout ),
	.datad(!\processador|FD|memRAM|ram~94_q ),
	.datae(!\processador|UC|palavraControle[1]~0_combout ),
	.dataf(!\processador|FD|result_slt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[28]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[28]~10 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[28]~10 .lut_mask = 64'h000044770000407F;
defparam \processador|FD|muxULAram|saida_MUX[28]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N42
cyclonev_lcell_comb \MUX|saida_MUX[28]~10 (
// Equation(s):
// \MUX|saida_MUX[28]~10_combout  = ( \processador|FD|muxULAram|saida_MUX[28]~10_combout  & ( \SW[1]~input_o  ) ) # ( !\processador|FD|muxULAram|saida_MUX[28]~10_combout  & ( \SW[1]~input_o  & ( (\MUX|saida_MUX[28]~9_combout ) # 
// (\processador|FD|muxULAram|saida_MUX[28]~9_combout ) ) ) ) # ( \processador|FD|muxULAram|saida_MUX[28]~10_combout  & ( !\SW[1]~input_o  & ( (!\SW[0]~input_o  & ((\processador|FD|fetchInstruction|PC|DOUT [28]))) # (\SW[0]~input_o  & 
// (\MUX|saida_MUX[28]~9_combout )) ) ) ) # ( !\processador|FD|muxULAram|saida_MUX[28]~10_combout  & ( !\SW[1]~input_o  & ( (!\SW[0]~input_o  & ((\processador|FD|fetchInstruction|PC|DOUT [28]))) # (\SW[0]~input_o  & (\MUX|saida_MUX[28]~9_combout )) ) ) )

	.dataa(!\processador|FD|muxULAram|saida_MUX[28]~9_combout ),
	.datab(!\SW[0]~input_o ),
	.datac(!\MUX|saida_MUX[28]~9_combout ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [28]),
	.datae(!\processador|FD|muxULAram|saida_MUX[28]~10_combout ),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[28]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[28]~10 .extended_lut = "off";
defparam \MUX|saida_MUX[28]~10 .lut_mask = 64'h03CF03CF5F5FFFFF;
defparam \MUX|saida_MUX[28]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N48
cyclonev_lcell_comb \MUX|saida_MUX[29]~11 (
// Equation(s):
// \MUX|saida_MUX[29]~11_combout  = ( \processador|FD|ULA_bit28|soma|Add1~0_combout  & ( \MUX|saida_MUX[1]~0_combout  & ( (!\processador|FD|soma1inv|Add0~109_sumout  & (\processador|FD|BancoReg|saidaA[29]~43_combout  & 
// (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  $ (\processador|UC|UC_ULA|ULActrl[0]~1_combout )))) # (\processador|FD|soma1inv|Add0~109_sumout  & ((!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  $ 
// (\processador|FD|BancoReg|saidaA[29]~43_combout ))) # (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & ((\processador|FD|BancoReg|saidaA[29]~43_combout ) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout ))))) ) ) ) # ( 
// !\processador|FD|ULA_bit28|soma|Add1~0_combout  & ( \MUX|saida_MUX[1]~0_combout  & ( (!\processador|FD|soma1inv|Add0~109_sumout  & ((!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & ((!\processador|FD|BancoReg|saidaA[29]~43_combout ))) # 
// (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & \processador|FD|BancoReg|saidaA[29]~43_combout )))) # (\processador|FD|soma1inv|Add0~109_sumout  & ((!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & 
// ((\processador|FD|BancoReg|saidaA[29]~43_combout ))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout )))) ) ) )

	.dataa(!\processador|FD|soma1inv|Add0~109_sumout ),
	.datab(!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ),
	.datac(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.datad(!\processador|FD|BancoReg|saidaA[29]~43_combout ),
	.datae(!\processador|FD|ULA_bit28|soma|Add1~0_combout ),
	.dataf(!\MUX|saida_MUX[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[29]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[29]~11 .extended_lut = "off";
defparam \MUX|saida_MUX[29]~11 .lut_mask = 64'h0000000089534197;
defparam \MUX|saida_MUX[29]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N51
cyclonev_lcell_comb \processador|FD|SOMA|Add0~45 (
// Equation(s):
// \processador|FD|SOMA|Add0~45_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [29] ) + ( GND ) + ( \processador|FD|SOMA|Add0~42  ))
// \processador|FD|SOMA|Add0~46  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [29] ) + ( GND ) + ( \processador|FD|SOMA|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|SOMA|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|SOMA|Add0~45_sumout ),
	.cout(\processador|FD|SOMA|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|SOMA|Add0~45 .extended_lut = "off";
defparam \processador|FD|SOMA|Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \processador|FD|SOMA|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N51
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~45 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~45_sumout  = SUM(( \processador|FD|fetchInstruction|ROM|memROM~3_combout  ) + ( \processador|FD|SOMA|Add0~45_sumout  ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~42  ))
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~46  = CARRY(( \processador|FD|fetchInstruction|ROM|memROM~3_combout  ) + ( \processador|FD|SOMA|Add0~45_sumout  ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|SOMA|Add0~45_sumout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~45_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~45 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~45 .lut_mask = 64'h0000F0F0000000FF;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N6
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[29]~11 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[29]~11_combout  = ( \processador|FD|Equal0~8_combout  & ( (!\processador|FD|fetchInstruction|PROX_PC|Equal2~0_combout  & ((!\processador|UC|palavraControle[11]~1_combout  & 
// ((\processador|FD|SOMA|Add0~45_sumout ))) # (\processador|UC|palavraControle[11]~1_combout  & (\processador|FD|fetchInstruction|SOMASIGEXT|Add0~45_sumout )))) ) ) # ( !\processador|FD|Equal0~8_combout  & ( (\processador|FD|SOMA|Add0~45_sumout  & 
// ((!\processador|FD|fetchInstruction|PROX_PC|Equal2~0_combout ) # (\processador|UC|palavraControle[11]~1_combout ))) ) )

	.dataa(!\processador|UC|palavraControle[11]~1_combout ),
	.datab(!\processador|FD|fetchInstruction|PROX_PC|Equal2~0_combout ),
	.datac(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~45_sumout ),
	.datad(!\processador|FD|SOMA|Add0~45_sumout ),
	.datae(gnd),
	.dataf(!\processador|FD|Equal0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[29]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[29]~11 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[29]~11 .lut_mask = 64'h00DD00DD048C048C;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[29]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N8
dffeas \processador|FD|fetchInstruction|PC|DOUT[29] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[29]~11_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [29]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[29] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y3_N12
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[29]~12 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[29]~12_combout  = ( \processador|FD|memRAM|ram~95_q  & ( \processador|FD|saidaULA_final[0]~1_combout  & ( \processador|UC|palavraControle[1]~0_combout  ) ) ) # ( \processador|FD|memRAM|ram~95_q  & ( 
// !\processador|FD|saidaULA_final[0]~1_combout  & ( (\processador|UC|palavraControle[1]~0_combout  & (((\processador|FD|result_slt [0] & \processador|FD|saidaULA_final~0_combout )) # (\processador|FD|memRAM|ram~63_q ))) ) ) ) # ( 
// !\processador|FD|memRAM|ram~95_q  & ( !\processador|FD|saidaULA_final[0]~1_combout  & ( (\processador|FD|memRAM|ram~63_q  & (\processador|UC|palavraControle[1]~0_combout  & ((!\processador|FD|result_slt [0]) # (!\processador|FD|saidaULA_final~0_combout 
// )))) ) ) )

	.dataa(!\processador|FD|result_slt [0]),
	.datab(!\processador|FD|memRAM|ram~63_q ),
	.datac(!\processador|FD|saidaULA_final~0_combout ),
	.datad(!\processador|UC|palavraControle[1]~0_combout ),
	.datae(!\processador|FD|memRAM|ram~95_q ),
	.dataf(!\processador|FD|saidaULA_final[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[29]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[29]~12 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[29]~12 .lut_mask = 64'h00320037000000FF;
defparam \processador|FD|muxULAram|saida_MUX[29]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N12
cyclonev_lcell_comb \MUX|saida_MUX[29]~12 (
// Equation(s):
// \MUX|saida_MUX[29]~12_combout  = ( \processador|FD|muxULAram|saida_MUX[29]~12_combout  & ( \SW[1]~input_o  ) ) # ( !\processador|FD|muxULAram|saida_MUX[29]~12_combout  & ( \SW[1]~input_o  & ( (\MUX|saida_MUX[29]~11_combout ) # 
// (\processador|FD|muxULAram|saida_MUX[29]~11_combout ) ) ) ) # ( \processador|FD|muxULAram|saida_MUX[29]~12_combout  & ( !\SW[1]~input_o  & ( (!\SW[0]~input_o  & ((\processador|FD|fetchInstruction|PC|DOUT [29]))) # (\SW[0]~input_o  & 
// (\MUX|saida_MUX[29]~11_combout )) ) ) ) # ( !\processador|FD|muxULAram|saida_MUX[29]~12_combout  & ( !\SW[1]~input_o  & ( (!\SW[0]~input_o  & ((\processador|FD|fetchInstruction|PC|DOUT [29]))) # (\SW[0]~input_o  & (\MUX|saida_MUX[29]~11_combout )) ) ) )

	.dataa(!\processador|FD|muxULAram|saida_MUX[29]~11_combout ),
	.datab(!\SW[0]~input_o ),
	.datac(!\MUX|saida_MUX[29]~11_combout ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [29]),
	.datae(!\processador|FD|muxULAram|saida_MUX[29]~12_combout ),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[29]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[29]~12 .extended_lut = "off";
defparam \MUX|saida_MUX[29]~12 .lut_mask = 64'h03CF03CF5F5FFFFF;
defparam \MUX|saida_MUX[29]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N39
cyclonev_lcell_comb \MUX|saida_MUX[30]~13 (
// Equation(s):
// \MUX|saida_MUX[30]~13_combout  = ( \processador|FD|ULA_bit29|soma|Add1~0_combout  & ( \MUX|saida_MUX[1]~0_combout  & ( (!\processador|FD|BancoReg|saidaA[30]~42_combout  & (\processador|FD|soma1inv|Add0~105_sumout  & 
// (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  $ (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout )))) # (\processador|FD|BancoReg|saidaA[30]~42_combout  & ((!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & 
// (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  $ (\processador|FD|soma1inv|Add0~105_sumout ))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((\processador|FD|soma1inv|Add0~105_sumout ) # (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ))))) ) 
// ) ) # ( !\processador|FD|ULA_bit29|soma|Add1~0_combout  & ( \MUX|saida_MUX[1]~0_combout  & ( (!\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ((!\processador|FD|BancoReg|saidaA[30]~42_combout  & (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & 
// !\processador|FD|soma1inv|Add0~105_sumout )) # (\processador|FD|BancoReg|saidaA[30]~42_combout  & ((\processador|FD|soma1inv|Add0~105_sumout ))))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout  & (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  $ 
// (((\processador|FD|soma1inv|Add0~105_sumout ) # (\processador|FD|BancoReg|saidaA[30]~42_combout ))))) ) ) )

	.dataa(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.datab(!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ),
	.datac(!\processador|FD|BancoReg|saidaA[30]~42_combout ),
	.datad(!\processador|FD|soma1inv|Add0~105_sumout ),
	.datae(!\processador|FD|ULA_bit29|soma|Add1~0_combout ),
	.dataf(!\MUX|saida_MUX[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[30]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[30]~13 .extended_lut = "off";
defparam \MUX|saida_MUX[30]~13 .lut_mask = 64'h00000000C11B0997;
defparam \MUX|saida_MUX[30]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N54
cyclonev_lcell_comb \processador|FD|SOMA|Add0~49 (
// Equation(s):
// \processador|FD|SOMA|Add0~49_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [30] ) + ( GND ) + ( \processador|FD|SOMA|Add0~46  ))
// \processador|FD|SOMA|Add0~50  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [30] ) + ( GND ) + ( \processador|FD|SOMA|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|SOMA|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|SOMA|Add0~49_sumout ),
	.cout(\processador|FD|SOMA|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|SOMA|Add0~49 .extended_lut = "off";
defparam \processador|FD|SOMA|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|SOMA|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N54
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~49 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~49_sumout  = SUM(( \processador|FD|SOMA|Add0~49_sumout  ) + ( \processador|FD|fetchInstruction|ROM|memROM~3_combout  ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~46  ))
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~50  = CARRY(( \processador|FD|SOMA|Add0~49_sumout  ) + ( \processador|FD|fetchInstruction|ROM|memROM~3_combout  ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~46  ))

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~3_combout ),
	.datac(gnd),
	.datad(!\processador|FD|SOMA|Add0~49_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~49_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~49 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~49 .lut_mask = 64'h0000CCCC000000FF;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N3
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[30]~12 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[30]~12_combout  = ( \processador|FD|Equal0~8_combout  & ( (!\processador|FD|fetchInstruction|PROX_PC|Equal2~0_combout  & ((!\processador|UC|palavraControle[11]~1_combout  & 
// (\processador|FD|SOMA|Add0~49_sumout )) # (\processador|UC|palavraControle[11]~1_combout  & ((\processador|FD|fetchInstruction|SOMASIGEXT|Add0~49_sumout ))))) ) ) # ( !\processador|FD|Equal0~8_combout  & ( (\processador|FD|SOMA|Add0~49_sumout  & 
// ((!\processador|FD|fetchInstruction|PROX_PC|Equal2~0_combout ) # (\processador|UC|palavraControle[11]~1_combout ))) ) )

	.dataa(!\processador|UC|palavraControle[11]~1_combout ),
	.datab(!\processador|FD|fetchInstruction|PROX_PC|Equal2~0_combout ),
	.datac(!\processador|FD|SOMA|Add0~49_sumout ),
	.datad(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~49_sumout ),
	.datae(gnd),
	.dataf(!\processador|FD|Equal0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[30]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[30]~12 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[30]~12 .lut_mask = 64'h0D0D0D0D084C084C;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[30]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N5
dffeas \processador|FD|fetchInstruction|PC|DOUT[30] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[30]~12_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [30]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[30] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N9
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[30]~14 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[30]~14_combout  = ( \processador|FD|memRAM|ram~96_q  & ( \processador|FD|memRAM|ram~64_q  & ( \processador|UC|palavraControle[1]~0_combout  ) ) ) # ( !\processador|FD|memRAM|ram~96_q  & ( \processador|FD|memRAM|ram~64_q 
//  & ( (!\processador|FD|saidaULA_final[0]~1_combout  & (\processador|UC|palavraControle[1]~0_combout  & ((!\processador|FD|result_slt [0]) # (!\processador|FD|saidaULA_final~0_combout )))) ) ) ) # ( \processador|FD|memRAM|ram~96_q  & ( 
// !\processador|FD|memRAM|ram~64_q  & ( (\processador|UC|palavraControle[1]~0_combout  & (((\processador|FD|result_slt [0] & \processador|FD|saidaULA_final~0_combout )) # (\processador|FD|saidaULA_final[0]~1_combout ))) ) ) )

	.dataa(!\processador|FD|result_slt [0]),
	.datab(!\processador|FD|saidaULA_final[0]~1_combout ),
	.datac(!\processador|UC|palavraControle[1]~0_combout ),
	.datad(!\processador|FD|saidaULA_final~0_combout ),
	.datae(!\processador|FD|memRAM|ram~96_q ),
	.dataf(!\processador|FD|memRAM|ram~64_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[30]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[30]~14 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[30]~14 .lut_mask = 64'h000003070C080F0F;
defparam \processador|FD|muxULAram|saida_MUX[30]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N30
cyclonev_lcell_comb \MUX|saida_MUX[30]~14 (
// Equation(s):
// \MUX|saida_MUX[30]~14_combout  = ( \processador|FD|muxULAram|saida_MUX[30]~14_combout  & ( \SW[1]~input_o  ) ) # ( !\processador|FD|muxULAram|saida_MUX[30]~14_combout  & ( \SW[1]~input_o  & ( (\processador|FD|muxULAram|saida_MUX[30]~13_combout ) # 
// (\MUX|saida_MUX[30]~13_combout ) ) ) ) # ( \processador|FD|muxULAram|saida_MUX[30]~14_combout  & ( !\SW[1]~input_o  & ( (!\SW[0]~input_o  & ((\processador|FD|fetchInstruction|PC|DOUT [30]))) # (\SW[0]~input_o  & (\MUX|saida_MUX[30]~13_combout )) ) ) ) # ( 
// !\processador|FD|muxULAram|saida_MUX[30]~14_combout  & ( !\SW[1]~input_o  & ( (!\SW[0]~input_o  & ((\processador|FD|fetchInstruction|PC|DOUT [30]))) # (\SW[0]~input_o  & (\MUX|saida_MUX[30]~13_combout )) ) ) )

	.dataa(!\MUX|saida_MUX[30]~13_combout ),
	.datab(!\SW[0]~input_o ),
	.datac(!\processador|FD|muxULAram|saida_MUX[30]~13_combout ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [30]),
	.datae(!\processador|FD|muxULAram|saida_MUX[30]~14_combout ),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[30]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[30]~14 .extended_lut = "off";
defparam \MUX|saida_MUX[30]~14 .lut_mask = 64'h11DD11DD5F5FFFFF;
defparam \MUX|saida_MUX[30]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N6
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[31]~16 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[31]~16_combout  = ( \processador|FD|memRAM|ram~97_q  & ( \processador|FD|memRAM|ram~65_q  & ( \processador|UC|palavraControle[1]~0_combout  ) ) ) # ( !\processador|FD|memRAM|ram~97_q  & ( \processador|FD|memRAM|ram~65_q 
//  & ( (!\processador|FD|saidaULA_final[0]~1_combout  & (\processador|UC|palavraControle[1]~0_combout  & ((!\processador|FD|result_slt [0]) # (!\processador|FD|saidaULA_final~0_combout )))) ) ) ) # ( \processador|FD|memRAM|ram~97_q  & ( 
// !\processador|FD|memRAM|ram~65_q  & ( (\processador|UC|palavraControle[1]~0_combout  & (((\processador|FD|result_slt [0] & \processador|FD|saidaULA_final~0_combout )) # (\processador|FD|saidaULA_final[0]~1_combout ))) ) ) )

	.dataa(!\processador|FD|result_slt [0]),
	.datab(!\processador|FD|saidaULA_final[0]~1_combout ),
	.datac(!\processador|FD|saidaULA_final~0_combout ),
	.datad(!\processador|UC|palavraControle[1]~0_combout ),
	.datae(!\processador|FD|memRAM|ram~97_q ),
	.dataf(!\processador|FD|memRAM|ram~65_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[31]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[31]~16 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[31]~16 .lut_mask = 64'h0000003700C800FF;
defparam \processador|FD|muxULAram|saida_MUX[31]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N57
cyclonev_lcell_comb \processador|FD|SOMA|Add0~53 (
// Equation(s):
// \processador|FD|SOMA|Add0~53_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [31] ) + ( GND ) + ( \processador|FD|SOMA|Add0~50  ))

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|SOMA|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|SOMA|Add0~53_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|SOMA|Add0~53 .extended_lut = "off";
defparam \processador|FD|SOMA|Add0~53 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|SOMA|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N57
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~53 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~53_sumout  = SUM(( \processador|FD|fetchInstruction|ROM|memROM~3_combout  ) + ( \processador|FD|SOMA|Add0~53_sumout  ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~50  ))

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~3_combout ),
	.datac(!\processador|FD|SOMA|Add0~53_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~53_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~53 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~53 .lut_mask = 64'h0000F0F000003333;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N9
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[31]~13 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[31]~13_combout  = ( \processador|FD|Equal0~8_combout  & ( (!\processador|FD|fetchInstruction|PROX_PC|Equal2~0_combout  & ((!\processador|UC|palavraControle[11]~1_combout  & 
// (\processador|FD|SOMA|Add0~53_sumout )) # (\processador|UC|palavraControle[11]~1_combout  & ((\processador|FD|fetchInstruction|SOMASIGEXT|Add0~53_sumout ))))) ) ) # ( !\processador|FD|Equal0~8_combout  & ( (\processador|FD|SOMA|Add0~53_sumout  & 
// ((!\processador|FD|fetchInstruction|PROX_PC|Equal2~0_combout ) # (\processador|UC|palavraControle[11]~1_combout ))) ) )

	.dataa(!\processador|UC|palavraControle[11]~1_combout ),
	.datab(!\processador|FD|fetchInstruction|PROX_PC|Equal2~0_combout ),
	.datac(!\processador|FD|SOMA|Add0~53_sumout ),
	.datad(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~53_sumout ),
	.datae(gnd),
	.dataf(!\processador|FD|Equal0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[31]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[31]~13 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[31]~13 .lut_mask = 64'h0D0D0D0D084C084C;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[31]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N11
dffeas \processador|FD|fetchInstruction|PC|DOUT[31] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[31]~13_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [31]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[31] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N6
cyclonev_lcell_comb \MUX|saida_MUX[31]~15 (
// Equation(s):
// \MUX|saida_MUX[31]~15_combout  = ( !\SW[1]~input_o  & ( \processador|FD|ULA_bit31|Muxao|saida_MUX~0_combout  & ( (!\processador|FD|saidaULA_final~0_combout  & (\SW[0]~input_o  & ((!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ) # 
// (\processador|FD|ULA_bit31|Muxao|saida_MUX~1_combout )))) ) ) ) # ( !\SW[1]~input_o  & ( !\processador|FD|ULA_bit31|Muxao|saida_MUX~0_combout  & ( (!\processador|FD|saidaULA_final~0_combout  & (\SW[0]~input_o  & 
// \processador|FD|ULA_bit31|Muxao|saida_MUX~1_combout )) ) ) )

	.dataa(!\processador|FD|saidaULA_final~0_combout ),
	.datab(!\SW[0]~input_o ),
	.datac(!\processador|FD|ULA_bit31|Muxao|saida_MUX~1_combout ),
	.datad(!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ),
	.datae(!\SW[1]~input_o ),
	.dataf(!\processador|FD|ULA_bit31|Muxao|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[31]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[31]~15 .extended_lut = "off";
defparam \MUX|saida_MUX[31]~15 .lut_mask = 64'h0202000022020000;
defparam \MUX|saida_MUX[31]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N36
cyclonev_lcell_comb \MUX|saida_MUX[31]~16 (
// Equation(s):
// \MUX|saida_MUX[31]~16_combout  = ( \MUX|saida_MUX[31]~15_combout  & ( \SW[1]~input_o  ) ) # ( !\MUX|saida_MUX[31]~15_combout  & ( \SW[1]~input_o  & ( (\processador|FD|muxULAram|saida_MUX[31]~16_combout ) # 
// (\processador|FD|muxULAram|saida_MUX[31]~15_combout ) ) ) ) # ( \MUX|saida_MUX[31]~15_combout  & ( !\SW[1]~input_o  & ( (\processador|FD|fetchInstruction|PC|DOUT [31]) # (\SW[0]~input_o ) ) ) ) # ( !\MUX|saida_MUX[31]~15_combout  & ( !\SW[1]~input_o  & ( 
// (!\SW[0]~input_o  & \processador|FD|fetchInstruction|PC|DOUT [31]) ) ) )

	.dataa(!\processador|FD|muxULAram|saida_MUX[31]~15_combout ),
	.datab(!\SW[0]~input_o ),
	.datac(!\processador|FD|muxULAram|saida_MUX[31]~16_combout ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [31]),
	.datae(!\MUX|saida_MUX[31]~15_combout ),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[31]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[31]~16 .extended_lut = "off";
defparam \MUX|saida_MUX[31]~16 .lut_mask = 64'h00CC33FF5F5FFFFF;
defparam \MUX|saida_MUX[31]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N57
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[3]~19 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[3]~19_combout  = ( \processador|FD|result_slt [0] & ( (!\processador|FD|saidaULA_final~0_combout  & (\processador|UC|palavraControle[1]~0_combout  & (!\processador|FD|saidaULA_final[0]~1_combout  & 
// \processador|FD|memRAM|ram~37_q ))) ) ) # ( !\processador|FD|result_slt [0] & ( (\processador|UC|palavraControle[1]~0_combout  & (!\processador|FD|saidaULA_final[0]~1_combout  & \processador|FD|memRAM|ram~37_q )) ) )

	.dataa(!\processador|FD|saidaULA_final~0_combout ),
	.datab(!\processador|UC|palavraControle[1]~0_combout ),
	.datac(!\processador|FD|saidaULA_final[0]~1_combout ),
	.datad(!\processador|FD|memRAM|ram~37_q ),
	.datae(gnd),
	.dataf(!\processador|FD|result_slt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[3]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[3]~19 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[3]~19 .lut_mask = 64'h0030003000200020;
defparam \processador|FD|muxULAram|saida_MUX[3]~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N57
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[3]~20 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[3]~20_combout  = ( \processador|FD|ULA_bit3|Muxao|saida_MUX~0_combout  & ( \processador|FD|saidaULA_final~0_combout  & ( (\processador|FD|memRAM|ram~69_q  & (\processador|UC|palavraControle[1]~0_combout  & 
// ((\processador|FD|saidaULA_final[0]~1_combout ) # (\processador|FD|result_slt [0])))) ) ) ) # ( !\processador|FD|ULA_bit3|Muxao|saida_MUX~0_combout  & ( \processador|FD|saidaULA_final~0_combout  & ( (\processador|FD|memRAM|ram~69_q  & 
// (\processador|UC|palavraControle[1]~0_combout  & ((\processador|FD|saidaULA_final[0]~1_combout ) # (\processador|FD|result_slt [0])))) ) ) ) # ( \processador|FD|ULA_bit3|Muxao|saida_MUX~0_combout  & ( !\processador|FD|saidaULA_final~0_combout  & ( 
// (!\processador|UC|palavraControle[1]~0_combout ) # ((\processador|FD|memRAM|ram~69_q  & \processador|FD|saidaULA_final[0]~1_combout )) ) ) ) # ( !\processador|FD|ULA_bit3|Muxao|saida_MUX~0_combout  & ( !\processador|FD|saidaULA_final~0_combout  & ( 
// (\processador|FD|memRAM|ram~69_q  & (\processador|UC|palavraControle[1]~0_combout  & \processador|FD|saidaULA_final[0]~1_combout )) ) ) )

	.dataa(!\processador|FD|result_slt [0]),
	.datab(!\processador|FD|memRAM|ram~69_q ),
	.datac(!\processador|UC|palavraControle[1]~0_combout ),
	.datad(!\processador|FD|saidaULA_final[0]~1_combout ),
	.datae(!\processador|FD|ULA_bit3|Muxao|saida_MUX~0_combout ),
	.dataf(!\processador|FD|saidaULA_final~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[3]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[3]~20 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[3]~20 .lut_mask = 64'h0003F0F301030103;
defparam \processador|FD|muxULAram|saida_MUX[3]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y4_N0
cyclonev_lcell_comb \MUX|saida_MUX[3]~99 (
// Equation(s):
// \MUX|saida_MUX[3]~99_combout  = ( !\SW[1]~input_o  & ( ((!\SW[0]~input_o  & (((\processador|FD|fetchInstruction|PC|DOUT [3])))) # (\SW[0]~input_o  & (\processador|FD|ULA_bit3|Muxao|saida_MUX~0_combout  & (!\processador|FD|saidaULA_final~0_combout )))) ) ) 
// # ( \SW[1]~input_o  & ( (((\processador|FD|muxULAram|saida_MUX[3]~20_combout ))) # (\processador|FD|muxULAram|saida_MUX[3]~19_combout ) ) )

	.dataa(!\processador|FD|muxULAram|saida_MUX[3]~19_combout ),
	.datab(!\processador|FD|ULA_bit3|Muxao|saida_MUX~0_combout ),
	.datac(!\processador|FD|muxULAram|saida_MUX[3]~20_combout ),
	.datad(!\processador|FD|saidaULA_final~0_combout ),
	.datae(!\SW[1]~input_o ),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [3]),
	.datag(!\SW[0]~input_o ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[3]~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[3]~99 .extended_lut = "on";
defparam \MUX|saida_MUX[3]~99 .lut_mask = 64'h03005F5FF3F05F5F;
defparam \MUX|saida_MUX[3]~99 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N30
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[1]~21 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[1]~21_combout  = ( !\processador|FD|saidaULA_final[0]~1_combout  & ( (\processador|UC|palavraControle[1]~0_combout  & (\processador|FD|memRAM|ram~35_q  & ((!\processador|FD|saidaULA_final~0_combout ) # 
// (!\processador|FD|result_slt [0])))) ) )

	.dataa(!\processador|FD|saidaULA_final~0_combout ),
	.datab(!\processador|UC|palavraControle[1]~0_combout ),
	.datac(!\processador|FD|result_slt [0]),
	.datad(!\processador|FD|memRAM|ram~35_q ),
	.datae(gnd),
	.dataf(!\processador|FD|saidaULA_final[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[1]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[1]~21 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[1]~21 .lut_mask = 64'h0032003200000000;
defparam \processador|FD|muxULAram|saida_MUX[1]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N54
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[1]~22 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[1]~22_combout  = ( \processador|UC|palavraControle[1]~0_combout  & ( \processador|FD|result_slt [0] & ( (\processador|FD|memRAM|ram~67_q  & ((\processador|FD|saidaULA_final[0]~1_combout ) # 
// (\processador|FD|saidaULA_final~0_combout ))) ) ) ) # ( !\processador|UC|palavraControle[1]~0_combout  & ( \processador|FD|result_slt [0] & ( (!\processador|FD|saidaULA_final~0_combout  & \processador|FD|ULA_bit1|Muxao|saida_MUX~0_combout ) ) ) ) # ( 
// \processador|UC|palavraControle[1]~0_combout  & ( !\processador|FD|result_slt [0] & ( (\processador|FD|memRAM|ram~67_q  & \processador|FD|saidaULA_final[0]~1_combout ) ) ) ) # ( !\processador|UC|palavraControle[1]~0_combout  & ( 
// !\processador|FD|result_slt [0] & ( (!\processador|FD|saidaULA_final~0_combout  & \processador|FD|ULA_bit1|Muxao|saida_MUX~0_combout ) ) ) )

	.dataa(!\processador|FD|memRAM|ram~67_q ),
	.datab(!\processador|FD|saidaULA_final~0_combout ),
	.datac(!\processador|FD|saidaULA_final[0]~1_combout ),
	.datad(!\processador|FD|ULA_bit1|Muxao|saida_MUX~0_combout ),
	.datae(!\processador|UC|palavraControle[1]~0_combout ),
	.dataf(!\processador|FD|result_slt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[1]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[1]~22 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[1]~22 .lut_mask = 64'h00CC050500CC1515;
defparam \processador|FD|muxULAram|saida_MUX[1]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y4_N42
cyclonev_lcell_comb \MUX|saida_MUX[1]~20 (
// Equation(s):
// \MUX|saida_MUX[1]~20_combout  = ( \SW[1]~input_o  & ( \processador|FD|ULA_bit1|Muxao|saida_MUX~0_combout  & ( (!\processador|FD|muxULAram|saida_MUX[1]~21_combout  & !\processador|FD|muxULAram|saida_MUX[1]~22_combout ) ) ) ) # ( !\SW[1]~input_o  & ( 
// \processador|FD|ULA_bit1|Muxao|saida_MUX~0_combout  & ( (!\SW[0]~input_o  & (!\processador|FD|muxULAram|saida_MUX[1]~21_combout  & (!\processador|FD|muxULAram|saida_MUX[1]~22_combout ))) # (\SW[0]~input_o  & (((\processador|FD|saidaULA_final~0_combout 
// )))) ) ) ) # ( \SW[1]~input_o  & ( !\processador|FD|ULA_bit1|Muxao|saida_MUX~0_combout  & ( (!\processador|FD|muxULAram|saida_MUX[1]~21_combout  & !\processador|FD|muxULAram|saida_MUX[1]~22_combout ) ) ) ) # ( !\SW[1]~input_o  & ( 
// !\processador|FD|ULA_bit1|Muxao|saida_MUX~0_combout  & ( ((!\processador|FD|muxULAram|saida_MUX[1]~21_combout  & !\processador|FD|muxULAram|saida_MUX[1]~22_combout )) # (\SW[0]~input_o ) ) ) )

	.dataa(!\processador|FD|muxULAram|saida_MUX[1]~21_combout ),
	.datab(!\SW[0]~input_o ),
	.datac(!\processador|FD|muxULAram|saida_MUX[1]~22_combout ),
	.datad(!\processador|FD|saidaULA_final~0_combout ),
	.datae(!\SW[1]~input_o ),
	.dataf(!\processador|FD|ULA_bit1|Muxao|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[1]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[1]~20 .extended_lut = "off";
defparam \MUX|saida_MUX[1]~20 .lut_mask = 64'hB3B3A0A080B3A0A0;
defparam \MUX|saida_MUX[1]~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N39
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[1]~17 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[1]~17_combout  = ( \processador|FD|result_slt [0] & ( (!\processador|FD|saidaULA_final~0_combout  & (\processador|UC|palavraControle[1]~0_combout  & !\processador|FD|saidaULA_final[0]~1_combout )) ) ) # ( 
// !\processador|FD|result_slt [0] & ( (\processador|UC|palavraControle[1]~0_combout  & !\processador|FD|saidaULA_final[0]~1_combout ) ) )

	.dataa(!\processador|FD|saidaULA_final~0_combout ),
	.datab(!\processador|UC|palavraControle[1]~0_combout ),
	.datac(!\processador|FD|saidaULA_final[0]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|result_slt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[1]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[1]~17 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[1]~17 .lut_mask = 64'h3030303020202020;
defparam \processador|FD|muxULAram|saida_MUX[1]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N3
cyclonev_lcell_comb \MUX|saida_MUX[2]~18 (
// Equation(s):
// \MUX|saida_MUX[2]~18_combout  = ( \processador|FD|ULA_bit2|Muxao|saida_MUX~0_combout  & ( (!\SW[1]~input_o  & ((!\SW[0]~input_o  & ((\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q ))) # (\SW[0]~input_o  & 
// (!\processador|FD|saidaULA_final~0_combout )))) ) ) # ( !\processador|FD|ULA_bit2|Muxao|saida_MUX~0_combout  & ( (!\SW[0]~input_o  & (!\SW[1]~input_o  & \processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q )) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\processador|FD|saidaULA_final~0_combout ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit2|Muxao|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[2]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[2]~18 .extended_lut = "off";
defparam \MUX|saida_MUX[2]~18 .lut_mask = 64'h0088008840C840C8;
defparam \MUX|saida_MUX[2]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N27
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[2]~18 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[2]~18_combout  = ( \processador|UC|palavraControle[1]~0_combout  & ( \processador|FD|saidaULA_final[0]~1_combout  & ( \processador|FD|memRAM|ram~68_q  ) ) ) # ( !\processador|UC|palavraControle[1]~0_combout  & ( 
// \processador|FD|saidaULA_final[0]~1_combout  & ( (!\processador|FD|saidaULA_final~0_combout  & \processador|FD|ULA_bit2|Muxao|saida_MUX~0_combout ) ) ) ) # ( \processador|UC|palavraControle[1]~0_combout  & ( !\processador|FD|saidaULA_final[0]~1_combout  & 
// ( (\processador|FD|result_slt [0] & (\processador|FD|memRAM|ram~68_q  & \processador|FD|saidaULA_final~0_combout )) ) ) ) # ( !\processador|UC|palavraControle[1]~0_combout  & ( !\processador|FD|saidaULA_final[0]~1_combout  & ( 
// (!\processador|FD|saidaULA_final~0_combout  & \processador|FD|ULA_bit2|Muxao|saida_MUX~0_combout ) ) ) )

	.dataa(!\processador|FD|result_slt [0]),
	.datab(!\processador|FD|memRAM|ram~68_q ),
	.datac(!\processador|FD|saidaULA_final~0_combout ),
	.datad(!\processador|FD|ULA_bit2|Muxao|saida_MUX~0_combout ),
	.datae(!\processador|UC|palavraControle[1]~0_combout ),
	.dataf(!\processador|FD|saidaULA_final[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[2]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[2]~18 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[2]~18 .lut_mask = 64'h00F0010100F03333;
defparam \processador|FD|muxULAram|saida_MUX[2]~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N18
cyclonev_lcell_comb \MUX|saida_MUX[2]~19 (
// Equation(s):
// \MUX|saida_MUX[2]~19_combout  = ( \processador|FD|muxULAram|saida_MUX[2]~18_combout  & ( (!\SW[1]~input_o  & !\MUX|saida_MUX[2]~18_combout ) ) ) # ( !\processador|FD|muxULAram|saida_MUX[2]~18_combout  & ( (!\MUX|saida_MUX[2]~18_combout  & 
// ((!\SW[1]~input_o ) # ((!\processador|FD|muxULAram|saida_MUX[1]~17_combout ) # (!\processador|FD|memRAM|ram~36_q )))) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\processador|FD|muxULAram|saida_MUX[1]~17_combout ),
	.datac(!\MUX|saida_MUX[2]~18_combout ),
	.datad(!\processador|FD|memRAM|ram~36_q ),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[2]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[2]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[2]~19 .extended_lut = "off";
defparam \MUX|saida_MUX[2]~19 .lut_mask = 64'hF0E0F0E0A0A0A0A0;
defparam \MUX|saida_MUX[2]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N21
cyclonev_lcell_comb \MUX|Equal2~0 (
// Equation(s):
// \MUX|Equal2~0_combout  = ( !\SW[1]~input_o  & ( !\SW[0]~input_o  ) )

	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\SW[1]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|Equal2~0 .extended_lut = "off";
defparam \MUX|Equal2~0 .lut_mask = 64'hAAAA0000AAAA0000;
defparam \MUX|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N0
cyclonev_lcell_comb \MUX|Equal1~0 (
// Equation(s):
// \MUX|Equal1~0_combout  = (\SW[0]~input_o  & !\SW[1]~input_o )

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|Equal1~0 .extended_lut = "off";
defparam \MUX|Equal1~0 .lut_mask = 64'h4444444444444444;
defparam \MUX|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N18
cyclonev_lcell_comb \MUX|saida_MUX[0]~17 (
// Equation(s):
// \MUX|saida_MUX[0]~17_combout  = ( !\processador|FD|saidaULA_final[0]~2_combout  & ( \processador|FD|memRAM|ram~66_q  & ( (!\processador|FD|saidaULA_final[0]~1_combout  & ((!\processador|UC|palavraControle[1]~0_combout ) # 
// ((!\processador|FD|memRAM|ram~34_q ) # (\MUX|Equal1~0_combout )))) ) ) ) # ( \processador|FD|saidaULA_final[0]~2_combout  & ( !\processador|FD|memRAM|ram~66_q  & ( (\processador|UC|palavraControle[1]~0_combout  & !\MUX|Equal1~0_combout ) ) ) ) # ( 
// !\processador|FD|saidaULA_final[0]~2_combout  & ( !\processador|FD|memRAM|ram~66_q  & ( (!\processador|UC|palavraControle[1]~0_combout  & (((!\processador|FD|saidaULA_final[0]~1_combout )))) # (\processador|UC|palavraControle[1]~0_combout  & 
// ((!\MUX|Equal1~0_combout  & ((!\processador|FD|memRAM|ram~34_q ) # (\processador|FD|saidaULA_final[0]~1_combout ))) # (\MUX|Equal1~0_combout  & ((!\processador|FD|saidaULA_final[0]~1_combout ))))) ) ) )

	.dataa(!\processador|UC|palavraControle[1]~0_combout ),
	.datab(!\MUX|Equal1~0_combout ),
	.datac(!\processador|FD|memRAM|ram~34_q ),
	.datad(!\processador|FD|saidaULA_final[0]~1_combout ),
	.datae(!\processador|FD|saidaULA_final[0]~2_combout ),
	.dataf(!\processador|FD|memRAM|ram~66_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[0]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[0]~17 .extended_lut = "off";
defparam \MUX|saida_MUX[0]~17 .lut_mask = 64'hFB444444FB000000;
defparam \MUX|saida_MUX[0]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y4_N48
cyclonev_lcell_comb \showHEX0|saida7seg[0]~0 (
// Equation(s):
// \showHEX0|saida7seg[0]~0_combout  = ( \MUX|Equal2~0_combout  & ( \MUX|saida_MUX[0]~17_combout  & ( (!\MUX|saida_MUX[3]~99_combout  & !\MUX|saida_MUX[2]~19_combout ) ) ) ) # ( !\MUX|Equal2~0_combout  & ( \MUX|saida_MUX[0]~17_combout  & ( 
// (!\MUX|saida_MUX[3]~99_combout  & (\MUX|saida_MUX[1]~20_combout  & !\MUX|saida_MUX[2]~19_combout )) ) ) ) # ( \MUX|Equal2~0_combout  & ( !\MUX|saida_MUX[0]~17_combout  & ( (!\MUX|saida_MUX[3]~99_combout  & !\MUX|saida_MUX[2]~19_combout ) ) ) ) # ( 
// !\MUX|Equal2~0_combout  & ( !\MUX|saida_MUX[0]~17_combout  & ( (!\MUX|saida_MUX[3]~99_combout  & (\MUX|saida_MUX[1]~20_combout  & \MUX|saida_MUX[2]~19_combout )) # (\MUX|saida_MUX[3]~99_combout  & (!\MUX|saida_MUX[1]~20_combout  $ 
// (!\MUX|saida_MUX[2]~19_combout ))) ) ) )

	.dataa(!\MUX|saida_MUX[3]~99_combout ),
	.datab(!\MUX|saida_MUX[1]~20_combout ),
	.datac(gnd),
	.datad(!\MUX|saida_MUX[2]~19_combout ),
	.datae(!\MUX|Equal2~0_combout ),
	.dataf(!\MUX|saida_MUX[0]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX0|saida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX0|saida7seg[0]~0 .extended_lut = "off";
defparam \showHEX0|saida7seg[0]~0 .lut_mask = 64'h1166AA002200AA00;
defparam \showHEX0|saida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y4_N18
cyclonev_lcell_comb \MUX|saida_MUX[1]~22 (
// Equation(s):
// \MUX|saida_MUX[1]~22_combout  = ( \SW[1]~input_o  & ( \processador|FD|ULA_bit1|Muxao|saida_MUX~0_combout  & ( (\processador|FD|muxULAram|saida_MUX[1]~22_combout ) # (\processador|FD|muxULAram|saida_MUX[1]~21_combout ) ) ) ) # ( !\SW[1]~input_o  & ( 
// \processador|FD|ULA_bit1|Muxao|saida_MUX~0_combout  & ( (\SW[0]~input_o  & !\processador|FD|saidaULA_final~0_combout ) ) ) ) # ( \SW[1]~input_o  & ( !\processador|FD|ULA_bit1|Muxao|saida_MUX~0_combout  & ( 
// (\processador|FD|muxULAram|saida_MUX[1]~22_combout ) # (\processador|FD|muxULAram|saida_MUX[1]~21_combout ) ) ) )

	.dataa(!\processador|FD|muxULAram|saida_MUX[1]~21_combout ),
	.datab(!\SW[0]~input_o ),
	.datac(!\processador|FD|muxULAram|saida_MUX[1]~22_combout ),
	.datad(!\processador|FD|saidaULA_final~0_combout ),
	.datae(!\SW[1]~input_o ),
	.dataf(!\processador|FD|ULA_bit1|Muxao|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[1]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[1]~22 .extended_lut = "off";
defparam \MUX|saida_MUX[1]~22 .lut_mask = 64'h00005F5F33005F5F;
defparam \MUX|saida_MUX[1]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N6
cyclonev_lcell_comb \processador|FD|result_slt[0]~0 (
// Equation(s):
// \processador|FD|result_slt[0]~0_combout  = ( \processador|FD|BancoReg|saidaA[30]~42_combout  & ( (!\processador|FD|soma1inv|Add0~101_sumout  & (!\processador|FD|BancoReg|saidaA[31]~41_combout  & ((!\processador|FD|ULA_bit29|soma|Add1~0_combout ) # 
// (\processador|FD|soma1inv|Add0~105_sumout )))) # (\processador|FD|soma1inv|Add0~101_sumout  & (!\processador|FD|soma1inv|Add0~105_sumout  & (\processador|FD|BancoReg|saidaA[31]~41_combout  & \processador|FD|ULA_bit29|soma|Add1~0_combout ))) ) ) # ( 
// !\processador|FD|BancoReg|saidaA[30]~42_combout  & ( (!\processador|FD|soma1inv|Add0~101_sumout  & (\processador|FD|soma1inv|Add0~105_sumout  & (!\processador|FD|BancoReg|saidaA[31]~41_combout  & !\processador|FD|ULA_bit29|soma|Add1~0_combout ))) # 
// (\processador|FD|soma1inv|Add0~101_sumout  & (\processador|FD|BancoReg|saidaA[31]~41_combout  & ((!\processador|FD|soma1inv|Add0~105_sumout ) # (\processador|FD|ULA_bit29|soma|Add1~0_combout )))) ) )

	.dataa(!\processador|FD|soma1inv|Add0~105_sumout ),
	.datab(!\processador|FD|soma1inv|Add0~101_sumout ),
	.datac(!\processador|FD|BancoReg|saidaA[31]~41_combout ),
	.datad(!\processador|FD|ULA_bit29|soma|Add1~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaA[30]~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|result_slt[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|result_slt[0]~0 .extended_lut = "off";
defparam \processador|FD|result_slt[0]~0 .lut_mask = 64'h42034203C042C042;
defparam \processador|FD|result_slt[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N12
cyclonev_lcell_comb \processador|FD|saidaULA_final[0]~3 (
// Equation(s):
// \processador|FD|saidaULA_final[0]~3_combout  = ( \processador|FD|ULA_bit31|Muxao|saida_MUX~0_combout  & ( \processador|FD|ULA_bit31|Muxao|saida_MUX~1_combout  & ( (!\processador|FD|saidaULA_final[0]~1_combout  & ((!\processador|FD|saidaULA_final~0_combout 
// ) # (\processador|FD|result_slt[0]~0_combout ))) ) ) ) # ( !\processador|FD|ULA_bit31|Muxao|saida_MUX~0_combout  & ( \processador|FD|ULA_bit31|Muxao|saida_MUX~1_combout  & ( (!\processador|FD|saidaULA_final[0]~1_combout  & 
// ((!\processador|FD|saidaULA_final~0_combout ) # (\processador|FD|result_slt[0]~0_combout ))) ) ) ) # ( \processador|FD|ULA_bit31|Muxao|saida_MUX~0_combout  & ( !\processador|FD|ULA_bit31|Muxao|saida_MUX~1_combout  & ( 
// (!\processador|FD|saidaULA_final[0]~1_combout  & ((!\processador|FD|saidaULA_final~0_combout ) # (!\processador|FD|result_slt[0]~0_combout  $ (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout )))) ) ) ) # ( 
// !\processador|FD|ULA_bit31|Muxao|saida_MUX~0_combout  & ( !\processador|FD|ULA_bit31|Muxao|saida_MUX~1_combout  & ( (!\processador|FD|saidaULA_final[0]~1_combout  & ((!\processador|FD|result_slt[0]~0_combout ) # (!\processador|FD|saidaULA_final~0_combout 
// ))) ) ) )

	.dataa(!\processador|FD|result_slt[0]~0_combout ),
	.datab(!\processador|FD|saidaULA_final[0]~1_combout ),
	.datac(!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ),
	.datad(!\processador|FD|saidaULA_final~0_combout ),
	.datae(!\processador|FD|ULA_bit31|Muxao|saida_MUX~0_combout ),
	.dataf(!\processador|FD|ULA_bit31|Muxao|saida_MUX~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|saidaULA_final[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|saidaULA_final[0]~3 .extended_lut = "off";
defparam \processador|FD|saidaULA_final[0]~3 .lut_mask = 64'hCC88CC48CC44CC44;
defparam \processador|FD|saidaULA_final[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N6
cyclonev_lcell_comb \MUX|saida_MUX[0]~21 (
// Equation(s):
// \MUX|saida_MUX[0]~21_combout  = ( \processador|UC|palavraControle[1]~0_combout  & ( \processador|FD|memRAM|ram~34_q  & ( (!\processador|FD|saidaULA_final[0]~3_combout  & ((!\SW[1]~input_o  & ((\SW[0]~input_o ))) # (\SW[1]~input_o  & 
// (\processador|FD|memRAM|ram~66_q )))) # (\processador|FD|saidaULA_final[0]~3_combout  & (((\SW[1]~input_o )))) ) ) ) # ( !\processador|UC|palavraControle[1]~0_combout  & ( \processador|FD|memRAM|ram~34_q  & ( (!\processador|FD|saidaULA_final[0]~3_combout  
// & ((\SW[0]~input_o ) # (\SW[1]~input_o ))) ) ) ) # ( \processador|UC|palavraControle[1]~0_combout  & ( !\processador|FD|memRAM|ram~34_q  & ( (!\processador|FD|saidaULA_final[0]~3_combout  & ((!\SW[1]~input_o  & ((\SW[0]~input_o ))) # (\SW[1]~input_o  & 
// (\processador|FD|memRAM|ram~66_q )))) ) ) ) # ( !\processador|UC|palavraControle[1]~0_combout  & ( !\processador|FD|memRAM|ram~34_q  & ( (!\processador|FD|saidaULA_final[0]~3_combout  & ((\SW[0]~input_o ) # (\SW[1]~input_o ))) ) ) )

	.dataa(!\processador|FD|memRAM|ram~66_q ),
	.datab(!\processador|FD|saidaULA_final[0]~3_combout ),
	.datac(!\SW[1]~input_o ),
	.datad(!\SW[0]~input_o ),
	.datae(!\processador|UC|palavraControle[1]~0_combout ),
	.dataf(!\processador|FD|memRAM|ram~34_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[0]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[0]~21 .extended_lut = "off";
defparam \MUX|saida_MUX[0]~21 .lut_mask = 64'h0CCC04C40CCC07C7;
defparam \MUX|saida_MUX[0]~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N27
cyclonev_lcell_comb \showHEX0|saida7seg[1]~1 (
// Equation(s):
// \showHEX0|saida7seg[1]~1_combout  = ( \MUX|saida_MUX[0]~21_combout  & ( \MUX|saida_MUX[3]~99_combout  & ( \MUX|saida_MUX[1]~22_combout  ) ) ) # ( !\MUX|saida_MUX[0]~21_combout  & ( \MUX|saida_MUX[3]~99_combout  & ( !\MUX|saida_MUX[2]~19_combout  ) ) ) # ( 
// \MUX|saida_MUX[0]~21_combout  & ( !\MUX|saida_MUX[3]~99_combout  & ( (!\MUX|saida_MUX[1]~22_combout  & !\MUX|saida_MUX[2]~19_combout ) ) ) ) # ( !\MUX|saida_MUX[0]~21_combout  & ( !\MUX|saida_MUX[3]~99_combout  & ( (\MUX|saida_MUX[1]~22_combout  & 
// !\MUX|saida_MUX[2]~19_combout ) ) ) )

	.dataa(!\MUX|saida_MUX[1]~22_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\MUX|saida_MUX[2]~19_combout ),
	.datae(!\MUX|saida_MUX[0]~21_combout ),
	.dataf(!\MUX|saida_MUX[3]~99_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX0|saida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX0|saida7seg[1]~1 .extended_lut = "off";
defparam \showHEX0|saida7seg[1]~1 .lut_mask = 64'h5500AA00FF005555;
defparam \showHEX0|saida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N6
cyclonev_lcell_comb \showHEX0|saida7seg[2]~2 (
// Equation(s):
// \showHEX0|saida7seg[2]~2_combout  = ( \MUX|saida_MUX[0]~21_combout  & ( \MUX|saida_MUX[1]~22_combout  & ( (!\MUX|saida_MUX[2]~19_combout  & \MUX|saida_MUX[3]~99_combout ) ) ) ) # ( !\MUX|saida_MUX[0]~21_combout  & ( \MUX|saida_MUX[1]~22_combout  & ( 
// !\MUX|saida_MUX[2]~19_combout  $ (!\MUX|saida_MUX[3]~99_combout ) ) ) ) # ( !\MUX|saida_MUX[0]~21_combout  & ( !\MUX|saida_MUX[1]~22_combout  & ( (!\MUX|saida_MUX[2]~19_combout  & \MUX|saida_MUX[3]~99_combout ) ) ) )

	.dataa(!\MUX|saida_MUX[2]~19_combout ),
	.datab(gnd),
	.datac(!\MUX|saida_MUX[3]~99_combout ),
	.datad(gnd),
	.datae(!\MUX|saida_MUX[0]~21_combout ),
	.dataf(!\MUX|saida_MUX[1]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX0|saida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX0|saida7seg[2]~2 .extended_lut = "off";
defparam \showHEX0|saida7seg[2]~2 .lut_mask = 64'h0A0A00005A5A0A0A;
defparam \showHEX0|saida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N36
cyclonev_lcell_comb \showHEX0|saida7seg[3]~3 (
// Equation(s):
// \showHEX0|saida7seg[3]~3_combout  = ( \MUX|saida_MUX[0]~21_combout  & ( \MUX|saida_MUX[1]~22_combout  & ( !\MUX|saida_MUX[2]~19_combout  ) ) ) # ( !\MUX|saida_MUX[0]~21_combout  & ( \MUX|saida_MUX[1]~22_combout  & ( (\MUX|saida_MUX[2]~19_combout  & 
// \MUX|saida_MUX[3]~99_combout ) ) ) ) # ( \MUX|saida_MUX[0]~21_combout  & ( !\MUX|saida_MUX[1]~22_combout  & ( (\MUX|saida_MUX[2]~19_combout  & !\MUX|saida_MUX[3]~99_combout ) ) ) ) # ( !\MUX|saida_MUX[0]~21_combout  & ( !\MUX|saida_MUX[1]~22_combout  & ( 
// (!\MUX|saida_MUX[2]~19_combout  & !\MUX|saida_MUX[3]~99_combout ) ) ) )

	.dataa(!\MUX|saida_MUX[2]~19_combout ),
	.datab(gnd),
	.datac(!\MUX|saida_MUX[3]~99_combout ),
	.datad(gnd),
	.datae(!\MUX|saida_MUX[0]~21_combout ),
	.dataf(!\MUX|saida_MUX[1]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX0|saida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX0|saida7seg[3]~3 .extended_lut = "off";
defparam \showHEX0|saida7seg[3]~3 .lut_mask = 64'hA0A050500505AAAA;
defparam \showHEX0|saida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y4_N15
cyclonev_lcell_comb \showHEX0|saida7seg[4]~4 (
// Equation(s):
// \showHEX0|saida7seg[4]~4_combout  = ( \MUX|saida_MUX[2]~19_combout  & ( \MUX|saida_MUX[1]~20_combout  & ( (!\MUX|saida_MUX[0]~17_combout  & !\MUX|Equal2~0_combout ) ) ) ) # ( !\MUX|saida_MUX[2]~19_combout  & ( \MUX|saida_MUX[1]~20_combout  & ( 
// !\MUX|saida_MUX[3]~99_combout  ) ) ) # ( \MUX|saida_MUX[2]~19_combout  & ( !\MUX|saida_MUX[1]~20_combout  & ( (!\MUX|saida_MUX[3]~99_combout  & (!\MUX|saida_MUX[0]~17_combout  & !\MUX|Equal2~0_combout )) ) ) ) # ( !\MUX|saida_MUX[2]~19_combout  & ( 
// !\MUX|saida_MUX[1]~20_combout  & ( (!\MUX|saida_MUX[3]~99_combout  & ((!\MUX|saida_MUX[0]~17_combout ) # (\MUX|Equal2~0_combout ))) ) ) )

	.dataa(!\MUX|saida_MUX[3]~99_combout ),
	.datab(!\MUX|saida_MUX[0]~17_combout ),
	.datac(!\MUX|Equal2~0_combout ),
	.datad(gnd),
	.datae(!\MUX|saida_MUX[2]~19_combout ),
	.dataf(!\MUX|saida_MUX[1]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX0|saida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX0|saida7seg[4]~4 .extended_lut = "off";
defparam \showHEX0|saida7seg[4]~4 .lut_mask = 64'h8A8A8080AAAAC0C0;
defparam \showHEX0|saida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y4_N6
cyclonev_lcell_comb \MUX|saida_MUX[3]~23 (
// Equation(s):
// \MUX|saida_MUX[3]~23_combout  = ( \processador|FD|ULA_bit3|Muxao|saida_MUX~0_combout  & ( \processador|FD|muxULAram|saida_MUX[3]~20_combout  & ( (!\SW[1]~input_o  & (\processador|FD|saidaULA_final~0_combout  & \SW[0]~input_o )) ) ) ) # ( 
// !\processador|FD|ULA_bit3|Muxao|saida_MUX~0_combout  & ( \processador|FD|muxULAram|saida_MUX[3]~20_combout  & ( (!\SW[1]~input_o  & \SW[0]~input_o ) ) ) ) # ( \processador|FD|ULA_bit3|Muxao|saida_MUX~0_combout  & ( 
// !\processador|FD|muxULAram|saida_MUX[3]~20_combout  & ( (!\SW[1]~input_o  & ((!\SW[0]~input_o  & ((!\processador|FD|muxULAram|saida_MUX[3]~19_combout ))) # (\SW[0]~input_o  & (\processador|FD|saidaULA_final~0_combout )))) # (\SW[1]~input_o  & 
// (((!\processador|FD|muxULAram|saida_MUX[3]~19_combout )))) ) ) ) # ( !\processador|FD|ULA_bit3|Muxao|saida_MUX~0_combout  & ( !\processador|FD|muxULAram|saida_MUX[3]~20_combout  & ( (!\processador|FD|muxULAram|saida_MUX[3]~19_combout ) # ((!\SW[1]~input_o 
//  & \SW[0]~input_o )) ) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\processador|FD|saidaULA_final~0_combout ),
	.datac(!\processador|FD|muxULAram|saida_MUX[3]~19_combout ),
	.datad(!\SW[0]~input_o ),
	.datae(!\processador|FD|ULA_bit3|Muxao|saida_MUX~0_combout ),
	.dataf(!\processador|FD|muxULAram|saida_MUX[3]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[3]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[3]~23 .extended_lut = "off";
defparam \MUX|saida_MUX[3]~23 .lut_mask = 64'hF0FAF07200AA0022;
defparam \MUX|saida_MUX[3]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y4_N36
cyclonev_lcell_comb \showHEX0|saida7seg[5]~5 (
// Equation(s):
// \showHEX0|saida7seg[5]~5_combout  = ( !\MUX|Equal2~0_combout  & ( \MUX|saida_MUX[1]~20_combout  & ( (!\MUX|saida_MUX[0]~17_combout  & (!\MUX|saida_MUX[2]~19_combout  $ (\MUX|saida_MUX[3]~23_combout ))) ) ) ) # ( !\MUX|Equal2~0_combout  & ( 
// !\MUX|saida_MUX[1]~20_combout  & ( (\MUX|saida_MUX[3]~23_combout  & ((!\MUX|saida_MUX[0]~17_combout ) # (\MUX|saida_MUX[2]~19_combout ))) ) ) )

	.dataa(gnd),
	.datab(!\MUX|saida_MUX[2]~19_combout ),
	.datac(!\MUX|saida_MUX[3]~23_combout ),
	.datad(!\MUX|saida_MUX[0]~17_combout ),
	.datae(!\MUX|Equal2~0_combout ),
	.dataf(!\MUX|saida_MUX[1]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX0|saida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX0|saida7seg[5]~5 .extended_lut = "off";
defparam \showHEX0|saida7seg[5]~5 .lut_mask = 64'h0F030000C3000000;
defparam \showHEX0|saida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y4_N57
cyclonev_lcell_comb \showHEX0|saida7seg[6]~6 (
// Equation(s):
// \showHEX0|saida7seg[6]~6_combout  = ( !\MUX|saida_MUX[3]~99_combout  & ( \MUX|saida_MUX[1]~22_combout  & ( (!\MUX|saida_MUX[2]~19_combout  & \MUX|saida_MUX[0]~21_combout ) ) ) ) # ( \MUX|saida_MUX[3]~99_combout  & ( !\MUX|saida_MUX[1]~22_combout  & ( 
// (!\MUX|saida_MUX[2]~19_combout  & !\MUX|saida_MUX[0]~21_combout ) ) ) ) # ( !\MUX|saida_MUX[3]~99_combout  & ( !\MUX|saida_MUX[1]~22_combout  & ( \MUX|saida_MUX[2]~19_combout  ) ) )

	.dataa(gnd),
	.datab(!\MUX|saida_MUX[2]~19_combout ),
	.datac(!\MUX|saida_MUX[0]~21_combout ),
	.datad(gnd),
	.datae(!\MUX|saida_MUX[3]~99_combout ),
	.dataf(!\MUX|saida_MUX[1]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX0|saida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX0|saida7seg[6]~6 .extended_lut = "off";
defparam \showHEX0|saida7seg[6]~6 .lut_mask = 64'h3333C0C00C0C0000;
defparam \showHEX0|saida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N54
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[7]~27 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[7]~27_combout  = ( !\processador|FD|saidaULA_final[0]~1_combout  & ( (\processador|UC|palavraControle[1]~0_combout  & (\processador|FD|memRAM|ram~41_q  & ((!\processador|FD|saidaULA_final~0_combout ) # 
// (!\processador|FD|result_slt [0])))) ) )

	.dataa(!\processador|FD|saidaULA_final~0_combout ),
	.datab(!\processador|UC|palavraControle[1]~0_combout ),
	.datac(!\processador|FD|result_slt [0]),
	.datad(!\processador|FD|memRAM|ram~41_q ),
	.datae(gnd),
	.dataf(!\processador|FD|saidaULA_final[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[7]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[7]~27 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[7]~27 .lut_mask = 64'h0032003200000000;
defparam \processador|FD|muxULAram|saida_MUX[7]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y3_N33
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[7]~28 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[7]~28_combout  = ( \processador|FD|saidaULA_final~0_combout  & ( \processador|FD|saidaULA_final[0]~1_combout  & ( (\processador|FD|memRAM|ram~73_q  & \processador|UC|palavraControle[1]~0_combout ) ) ) ) # ( 
// !\processador|FD|saidaULA_final~0_combout  & ( \processador|FD|saidaULA_final[0]~1_combout  & ( (!\processador|UC|palavraControle[1]~0_combout  & ((\processador|FD|ULA_bit7|Muxao|saida_MUX~1_combout ))) # (\processador|UC|palavraControle[1]~0_combout  & 
// (\processador|FD|memRAM|ram~73_q )) ) ) ) # ( \processador|FD|saidaULA_final~0_combout  & ( !\processador|FD|saidaULA_final[0]~1_combout  & ( (\processador|FD|memRAM|ram~73_q  & (\processador|UC|palavraControle[1]~0_combout  & \processador|FD|result_slt 
// [0])) ) ) ) # ( !\processador|FD|saidaULA_final~0_combout  & ( !\processador|FD|saidaULA_final[0]~1_combout  & ( (\processador|FD|ULA_bit7|Muxao|saida_MUX~1_combout  & !\processador|UC|palavraControle[1]~0_combout ) ) ) )

	.dataa(!\processador|FD|memRAM|ram~73_q ),
	.datab(!\processador|FD|ULA_bit7|Muxao|saida_MUX~1_combout ),
	.datac(!\processador|UC|palavraControle[1]~0_combout ),
	.datad(!\processador|FD|result_slt [0]),
	.datae(!\processador|FD|saidaULA_final~0_combout ),
	.dataf(!\processador|FD|saidaULA_final[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[7]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[7]~28 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[7]~28 .lut_mask = 64'h3030000535350505;
defparam \processador|FD|muxULAram|saida_MUX[7]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N18
cyclonev_lcell_comb \MUX|saida_MUX[7]~91 (
// Equation(s):
// \MUX|saida_MUX[7]~91_combout  = ( !\SW[1]~input_o  & ( ((!\SW[0]~input_o  & (\processador|FD|fetchInstruction|PC|DOUT [7])) # (\SW[0]~input_o  & (((!\processador|FD|saidaULA_final~0_combout  & \processador|FD|ULA_bit7|Muxao|saida_MUX~1_combout ))))) ) ) # 
// ( \SW[1]~input_o  & ( (((\processador|FD|muxULAram|saida_MUX[7]~28_combout ))) # (\processador|FD|muxULAram|saida_MUX[7]~27_combout ) ) )

	.dataa(!\processador|FD|muxULAram|saida_MUX[7]~27_combout ),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datac(!\processador|FD|muxULAram|saida_MUX[7]~28_combout ),
	.datad(!\processador|FD|saidaULA_final~0_combout ),
	.datae(!\SW[1]~input_o ),
	.dataf(!\processador|FD|ULA_bit7|Muxao|saida_MUX~1_combout ),
	.datag(!\SW[0]~input_o ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[7]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[7]~91 .extended_lut = "on";
defparam \MUX|saida_MUX[7]~91 .lut_mask = 64'h30305F5F3F305F5F;
defparam \MUX|saida_MUX[7]~91 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N0
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[6]~29 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[6]~29_combout  = ( \processador|FD|ULA_bit6|Muxao|saida_MUX~1_combout  & ( \processador|FD|saidaULA_final[0]~1_combout  & ( (!\processador|UC|palavraControle[1]~0_combout  & ((!\processador|FD|saidaULA_final~0_combout 
// ))) # (\processador|UC|palavraControle[1]~0_combout  & (\processador|FD|memRAM|ram~72_q )) ) ) ) # ( !\processador|FD|ULA_bit6|Muxao|saida_MUX~1_combout  & ( \processador|FD|saidaULA_final[0]~1_combout  & ( (\processador|FD|memRAM|ram~72_q  & 
// \processador|UC|palavraControle[1]~0_combout ) ) ) ) # ( \processador|FD|ULA_bit6|Muxao|saida_MUX~1_combout  & ( !\processador|FD|saidaULA_final[0]~1_combout  & ( (!\processador|UC|palavraControle[1]~0_combout  & 
// (((!\processador|FD|saidaULA_final~0_combout )))) # (\processador|UC|palavraControle[1]~0_combout  & (\processador|FD|memRAM|ram~72_q  & (\processador|FD|result_slt [0] & \processador|FD|saidaULA_final~0_combout ))) ) ) ) # ( 
// !\processador|FD|ULA_bit6|Muxao|saida_MUX~1_combout  & ( !\processador|FD|saidaULA_final[0]~1_combout  & ( (\processador|FD|memRAM|ram~72_q  & (\processador|UC|palavraControle[1]~0_combout  & (\processador|FD|result_slt [0] & 
// \processador|FD|saidaULA_final~0_combout ))) ) ) )

	.dataa(!\processador|FD|memRAM|ram~72_q ),
	.datab(!\processador|UC|palavraControle[1]~0_combout ),
	.datac(!\processador|FD|result_slt [0]),
	.datad(!\processador|FD|saidaULA_final~0_combout ),
	.datae(!\processador|FD|ULA_bit6|Muxao|saida_MUX~1_combout ),
	.dataf(!\processador|FD|saidaULA_final[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[6]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[6]~29 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[6]~29 .lut_mask = 64'h0001CC011111DD11;
defparam \processador|FD|muxULAram|saida_MUX[6]~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N27
cyclonev_lcell_comb \MUX|saida_MUX[6]~25 (
// Equation(s):
// \MUX|saida_MUX[6]~25_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [6] & ( (!\SW[1]~input_o  & ((!\SW[0]~input_o ) # ((\processador|FD|ULA_bit6|Muxao|saida_MUX~1_combout  & !\processador|FD|saidaULA_final~0_combout )))) ) ) # ( 
// !\processador|FD|fetchInstruction|PC|DOUT [6] & ( (!\SW[1]~input_o  & (\processador|FD|ULA_bit6|Muxao|saida_MUX~1_combout  & (!\processador|FD|saidaULA_final~0_combout  & \SW[0]~input_o ))) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\processador|FD|ULA_bit6|Muxao|saida_MUX~1_combout ),
	.datac(!\processador|FD|saidaULA_final~0_combout ),
	.datad(!\SW[0]~input_o ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[6]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[6]~25 .extended_lut = "off";
defparam \MUX|saida_MUX[6]~25 .lut_mask = 64'h00200020AA20AA20;
defparam \MUX|saida_MUX[6]~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N48
cyclonev_lcell_comb \MUX|saida_MUX[6]~26 (
// Equation(s):
// \MUX|saida_MUX[6]~26_combout  = ( !\MUX|saida_MUX[6]~25_combout  & ( (!\SW[1]~input_o ) # ((!\processador|FD|muxULAram|saida_MUX[6]~29_combout  & ((!\processador|FD|muxULAram|saida_MUX[1]~17_combout ) # (!\processador|FD|memRAM|ram~40_q )))) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\processador|FD|muxULAram|saida_MUX[1]~17_combout ),
	.datac(!\processador|FD|muxULAram|saida_MUX[6]~29_combout ),
	.datad(!\processador|FD|memRAM|ram~40_q ),
	.datae(gnd),
	.dataf(!\MUX|saida_MUX[6]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[6]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[6]~26 .extended_lut = "off";
defparam \MUX|saida_MUX[6]~26 .lut_mask = 64'hFAEAFAEA00000000;
defparam \MUX|saida_MUX[6]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N24
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[4]~26 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[4]~26_combout  = ( \processador|FD|saidaULA_final[0]~1_combout  & ( \processador|UC|palavraControle[1]~0_combout  & ( \processador|FD|memRAM|ram~70_q  ) ) ) # ( !\processador|FD|saidaULA_final[0]~1_combout  & ( 
// \processador|UC|palavraControle[1]~0_combout  & ( (\processador|FD|memRAM|ram~70_q  & (\processador|FD|result_slt [0] & \processador|FD|saidaULA_final~0_combout )) ) ) ) # ( \processador|FD|saidaULA_final[0]~1_combout  & ( 
// !\processador|UC|palavraControle[1]~0_combout  & ( (\processador|FD|ULA_bit4|Muxao|saida_MUX~0_combout  & !\processador|FD|saidaULA_final~0_combout ) ) ) ) # ( !\processador|FD|saidaULA_final[0]~1_combout  & ( !\processador|UC|palavraControle[1]~0_combout 
//  & ( (\processador|FD|ULA_bit4|Muxao|saida_MUX~0_combout  & !\processador|FD|saidaULA_final~0_combout ) ) ) )

	.dataa(!\processador|FD|ULA_bit4|Muxao|saida_MUX~0_combout ),
	.datab(!\processador|FD|memRAM|ram~70_q ),
	.datac(!\processador|FD|result_slt [0]),
	.datad(!\processador|FD|saidaULA_final~0_combout ),
	.datae(!\processador|FD|saidaULA_final[0]~1_combout ),
	.dataf(!\processador|UC|palavraControle[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[4]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[4]~26 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[4]~26 .lut_mask = 64'h5500550000033333;
defparam \processador|FD|muxULAram|saida_MUX[4]~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N9
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[4]~25 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[4]~25_combout  = ( \processador|UC|palavraControle[1]~0_combout  & ( (!\processador|FD|saidaULA_final[0]~1_combout  & (\processador|FD|memRAM|ram~38_q  & ((!\processador|FD|saidaULA_final~0_combout ) # 
// (!\processador|FD|result_slt [0])))) ) )

	.dataa(!\processador|FD|saidaULA_final~0_combout ),
	.datab(!\processador|FD|result_slt [0]),
	.datac(!\processador|FD|saidaULA_final[0]~1_combout ),
	.datad(!\processador|FD|memRAM|ram~38_q ),
	.datae(gnd),
	.dataf(!\processador|UC|palavraControle[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[4]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[4]~25 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[4]~25 .lut_mask = 64'h0000000000E000E0;
defparam \processador|FD|muxULAram|saida_MUX[4]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N18
cyclonev_lcell_comb \MUX|saida_MUX[4]~95 (
// Equation(s):
// \MUX|saida_MUX[4]~95_combout  = ( !\SW[1]~input_o  & ( (!\SW[0]~input_o  & ((((\processador|FD|fetchInstruction|PC|DOUT [4]))))) # (\SW[0]~input_o  & (\processador|FD|ULA_bit4|Muxao|saida_MUX~0_combout  & (!\processador|FD|saidaULA_final~0_combout ))) ) ) 
// # ( \SW[1]~input_o  & ( ((((\processador|FD|muxULAram|saida_MUX[4]~25_combout )) # (\processador|FD|muxULAram|saida_MUX[4]~26_combout ))) ) )

	.dataa(!\processador|FD|ULA_bit4|Muxao|saida_MUX~0_combout ),
	.datab(!\processador|FD|saidaULA_final~0_combout ),
	.datac(!\processador|FD|muxULAram|saida_MUX[4]~26_combout ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [4]),
	.datae(!\SW[1]~input_o ),
	.dataf(!\processador|FD|muxULAram|saida_MUX[4]~25_combout ),
	.datag(!\SW[0]~input_o ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[4]~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[4]~95 .extended_lut = "on";
defparam \MUX|saida_MUX[4]~95 .lut_mask = 64'h04F40F0F04F4FFFF;
defparam \MUX|saida_MUX[4]~95 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N36
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[5]~23 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[5]~23_combout  = ( \processador|FD|saidaULA_final~0_combout  & ( (!\processador|FD|result_slt [0] & (\processador|UC|palavraControle[1]~0_combout  & (!\processador|FD|saidaULA_final[0]~1_combout  & 
// \processador|FD|memRAM|ram~39_q ))) ) ) # ( !\processador|FD|saidaULA_final~0_combout  & ( (\processador|UC|palavraControle[1]~0_combout  & (!\processador|FD|saidaULA_final[0]~1_combout  & \processador|FD|memRAM|ram~39_q )) ) )

	.dataa(!\processador|FD|result_slt [0]),
	.datab(!\processador|UC|palavraControle[1]~0_combout ),
	.datac(!\processador|FD|saidaULA_final[0]~1_combout ),
	.datad(!\processador|FD|memRAM|ram~39_q ),
	.datae(gnd),
	.dataf(!\processador|FD|saidaULA_final~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[5]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[5]~23 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[5]~23 .lut_mask = 64'h0030003000200020;
defparam \processador|FD|muxULAram|saida_MUX[5]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N33
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[5]~24 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[5]~24_combout  = ( \processador|FD|memRAM|ram~71_q  & ( \processador|FD|result_slt [0] & ( (!\processador|FD|saidaULA_final~0_combout  & ((!\processador|UC|palavraControle[1]~0_combout  & 
// ((\processador|FD|ULA_bit5|Muxao|saida_MUX~1_combout ))) # (\processador|UC|palavraControle[1]~0_combout  & (\processador|FD|saidaULA_final[0]~1_combout )))) # (\processador|FD|saidaULA_final~0_combout  & (((\processador|UC|palavraControle[1]~0_combout 
// )))) ) ) ) # ( !\processador|FD|memRAM|ram~71_q  & ( \processador|FD|result_slt [0] & ( (!\processador|FD|saidaULA_final~0_combout  & (!\processador|UC|palavraControle[1]~0_combout  & \processador|FD|ULA_bit5|Muxao|saida_MUX~1_combout )) ) ) ) # ( 
// \processador|FD|memRAM|ram~71_q  & ( !\processador|FD|result_slt [0] & ( (!\processador|UC|palavraControle[1]~0_combout  & (!\processador|FD|saidaULA_final~0_combout  & ((\processador|FD|ULA_bit5|Muxao|saida_MUX~1_combout )))) # 
// (\processador|UC|palavraControle[1]~0_combout  & (((\processador|FD|saidaULA_final[0]~1_combout )))) ) ) ) # ( !\processador|FD|memRAM|ram~71_q  & ( !\processador|FD|result_slt [0] & ( (!\processador|FD|saidaULA_final~0_combout  & 
// (!\processador|UC|palavraControle[1]~0_combout  & \processador|FD|ULA_bit5|Muxao|saida_MUX~1_combout )) ) ) )

	.dataa(!\processador|FD|saidaULA_final~0_combout ),
	.datab(!\processador|FD|saidaULA_final[0]~1_combout ),
	.datac(!\processador|UC|palavraControle[1]~0_combout ),
	.datad(!\processador|FD|ULA_bit5|Muxao|saida_MUX~1_combout ),
	.datae(!\processador|FD|memRAM|ram~71_q ),
	.dataf(!\processador|FD|result_slt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[5]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[5]~24 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[5]~24 .lut_mask = 64'h00A003A300A007A7;
defparam \processador|FD|muxULAram|saida_MUX[5]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N15
cyclonev_lcell_comb \MUX|saida_MUX[5]~24 (
// Equation(s):
// \MUX|saida_MUX[5]~24_combout  = ( \SW[0]~input_o  & ( \processador|FD|muxULAram|saida_MUX[5]~24_combout  & ( (!\SW[1]~input_o  & ((!\processador|FD|ULA_bit5|Muxao|saida_MUX~1_combout ) # (\processador|FD|saidaULA_final~0_combout ))) ) ) ) # ( 
// \SW[0]~input_o  & ( !\processador|FD|muxULAram|saida_MUX[5]~24_combout  & ( (!\SW[1]~input_o  & (((!\processador|FD|ULA_bit5|Muxao|saida_MUX~1_combout ) # (\processador|FD|saidaULA_final~0_combout )))) # (\SW[1]~input_o  & 
// (!\processador|FD|muxULAram|saida_MUX[5]~23_combout )) ) ) ) # ( !\SW[0]~input_o  & ( !\processador|FD|muxULAram|saida_MUX[5]~24_combout  & ( !\processador|FD|muxULAram|saida_MUX[5]~23_combout  ) ) )

	.dataa(!\processador|FD|muxULAram|saida_MUX[5]~23_combout ),
	.datab(!\SW[1]~input_o ),
	.datac(!\processador|FD|ULA_bit5|Muxao|saida_MUX~1_combout ),
	.datad(!\processador|FD|saidaULA_final~0_combout ),
	.datae(!\SW[0]~input_o ),
	.dataf(!\processador|FD|muxULAram|saida_MUX[5]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[5]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[5]~24 .extended_lut = "off";
defparam \MUX|saida_MUX[5]~24 .lut_mask = 64'hAAAAE2EE0000C0CC;
defparam \MUX|saida_MUX[5]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N42
cyclonev_lcell_comb \showHEX1|saida7seg[0]~0 (
// Equation(s):
// \showHEX1|saida7seg[0]~0_combout  = ( \MUX|Equal2~0_combout  & ( \MUX|saida_MUX[5]~24_combout  & ( (!\MUX|saida_MUX[7]~91_combout  & (!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  & (!\MUX|saida_MUX[6]~26_combout  $ 
// (\MUX|saida_MUX[4]~95_combout )))) # (\MUX|saida_MUX[7]~91_combout  & (\MUX|saida_MUX[4]~95_combout  & (!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  $ (\MUX|saida_MUX[6]~26_combout )))) ) ) ) # ( !\MUX|Equal2~0_combout  & ( 
// \MUX|saida_MUX[5]~24_combout  & ( (!\MUX|saida_MUX[7]~91_combout  & (!\MUX|saida_MUX[6]~26_combout  $ (\MUX|saida_MUX[4]~95_combout ))) # (\MUX|saida_MUX[7]~91_combout  & (!\MUX|saida_MUX[6]~26_combout  & \MUX|saida_MUX[4]~95_combout )) ) ) ) # ( 
// \MUX|Equal2~0_combout  & ( !\MUX|saida_MUX[5]~24_combout  & ( (!\MUX|saida_MUX[7]~91_combout  & (!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  & (!\MUX|saida_MUX[6]~26_combout  $ (\MUX|saida_MUX[4]~95_combout )))) # 
// (\MUX|saida_MUX[7]~91_combout  & (\MUX|saida_MUX[4]~95_combout  & (!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  $ (\MUX|saida_MUX[6]~26_combout )))) ) ) ) # ( !\MUX|Equal2~0_combout  & ( !\MUX|saida_MUX[5]~24_combout  & ( 
// (\MUX|saida_MUX[7]~91_combout  & (\MUX|saida_MUX[6]~26_combout  & \MUX|saida_MUX[4]~95_combout )) ) ) )

	.dataa(!\MUX|saida_MUX[7]~91_combout ),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q ),
	.datac(!\MUX|saida_MUX[6]~26_combout ),
	.datad(!\MUX|saida_MUX[4]~95_combout ),
	.datae(!\MUX|Equal2~0_combout ),
	.dataf(!\MUX|saida_MUX[5]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX1|saida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX1|saida7seg[0]~0 .extended_lut = "off";
defparam \showHEX1|saida7seg[0]~0 .lut_mask = 64'h00058049A05A8049;
defparam \showHEX1|saida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N36
cyclonev_lcell_comb \MUX|saida_MUX[5]~87 (
// Equation(s):
// \MUX|saida_MUX[5]~87_combout  = ( !\SW[1]~input_o  & ( ((!\SW[0]~input_o  & (((\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q )))) # (\SW[0]~input_o  & (\processador|FD|ULA_bit5|Muxao|saida_MUX~1_combout  & 
// ((!\processador|FD|saidaULA_final~0_combout ))))) ) ) # ( \SW[1]~input_o  & ( (((\processador|FD|muxULAram|saida_MUX[5]~24_combout ))) # (\processador|FD|muxULAram|saida_MUX[5]~23_combout ) ) )

	.dataa(!\processador|FD|muxULAram|saida_MUX[5]~23_combout ),
	.datab(!\processador|FD|ULA_bit5|Muxao|saida_MUX~1_combout ),
	.datac(!\processador|FD|muxULAram|saida_MUX[5]~24_combout ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q ),
	.datae(!\SW[1]~input_o ),
	.dataf(!\processador|FD|saidaULA_final~0_combout ),
	.datag(!\SW[0]~input_o ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[5]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[5]~87 .extended_lut = "on";
defparam \MUX|saida_MUX[5]~87 .lut_mask = 64'h03F35F5F00F05F5F;
defparam \MUX|saida_MUX[5]~87 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N51
cyclonev_lcell_comb \showHEX1|saida7seg[1]~1 (
// Equation(s):
// \showHEX1|saida7seg[1]~1_combout  = ( \MUX|saida_MUX[7]~91_combout  & ( (!\MUX|saida_MUX[4]~95_combout  & ((!\MUX|saida_MUX[6]~26_combout ))) # (\MUX|saida_MUX[4]~95_combout  & (\MUX|saida_MUX[5]~87_combout )) ) ) # ( !\MUX|saida_MUX[7]~91_combout  & ( 
// (!\MUX|saida_MUX[6]~26_combout  & (!\MUX|saida_MUX[5]~87_combout  $ (!\MUX|saida_MUX[4]~95_combout ))) ) )

	.dataa(!\MUX|saida_MUX[5]~87_combout ),
	.datab(!\MUX|saida_MUX[4]~95_combout ),
	.datac(!\MUX|saida_MUX[6]~26_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MUX|saida_MUX[7]~91_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX1|saida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX1|saida7seg[1]~1 .extended_lut = "off";
defparam \showHEX1|saida7seg[1]~1 .lut_mask = 64'h60606060D1D1D1D1;
defparam \showHEX1|saida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N33
cyclonev_lcell_comb \showHEX1|saida7seg[2]~2 (
// Equation(s):
// \showHEX1|saida7seg[2]~2_combout  = ( \MUX|saida_MUX[7]~91_combout  & ( (!\MUX|saida_MUX[6]~26_combout  & ((!\MUX|saida_MUX[4]~95_combout ) # (\MUX|saida_MUX[5]~87_combout ))) ) ) # ( !\MUX|saida_MUX[7]~91_combout  & ( (\MUX|saida_MUX[5]~87_combout  & 
// (!\MUX|saida_MUX[4]~95_combout  & \MUX|saida_MUX[6]~26_combout )) ) )

	.dataa(!\MUX|saida_MUX[5]~87_combout ),
	.datab(!\MUX|saida_MUX[4]~95_combout ),
	.datac(!\MUX|saida_MUX[6]~26_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MUX|saida_MUX[7]~91_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX1|saida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX1|saida7seg[2]~2 .extended_lut = "off";
defparam \showHEX1|saida7seg[2]~2 .lut_mask = 64'h04040404D0D0D0D0;
defparam \showHEX1|saida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N27
cyclonev_lcell_comb \showHEX1|saida7seg[3]~3 (
// Equation(s):
// \showHEX1|saida7seg[3]~3_combout  = ( \MUX|saida_MUX[7]~91_combout  & ( (\MUX|saida_MUX[5]~87_combout  & (!\MUX|saida_MUX[6]~26_combout  $ (!\MUX|saida_MUX[4]~95_combout ))) ) ) # ( !\MUX|saida_MUX[7]~91_combout  & ( (!\MUX|saida_MUX[5]~87_combout  & 
// (!\MUX|saida_MUX[6]~26_combout  $ (\MUX|saida_MUX[4]~95_combout ))) # (\MUX|saida_MUX[5]~87_combout  & (!\MUX|saida_MUX[6]~26_combout  & \MUX|saida_MUX[4]~95_combout )) ) )

	.dataa(!\MUX|saida_MUX[5]~87_combout ),
	.datab(gnd),
	.datac(!\MUX|saida_MUX[6]~26_combout ),
	.datad(!\MUX|saida_MUX[4]~95_combout ),
	.datae(gnd),
	.dataf(!\MUX|saida_MUX[7]~91_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX1|saida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX1|saida7seg[3]~3 .extended_lut = "off";
defparam \showHEX1|saida7seg[3]~3 .lut_mask = 64'hA05AA05A05500550;
defparam \showHEX1|saida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N48
cyclonev_lcell_comb \MUX|saida_MUX[4]~27 (
// Equation(s):
// \MUX|saida_MUX[4]~27_combout  = ( \processador|FD|muxULAram|saida_MUX[4]~26_combout  & ( \SW[0]~input_o  & ( (!\SW[1]~input_o  & ((!\processador|FD|ULA_bit4|Muxao|saida_MUX~0_combout ) # (\processador|FD|saidaULA_final~0_combout ))) ) ) ) # ( 
// !\processador|FD|muxULAram|saida_MUX[4]~26_combout  & ( \SW[0]~input_o  & ( (!\SW[1]~input_o  & ((!\processador|FD|ULA_bit4|Muxao|saida_MUX~0_combout ) # ((\processador|FD|saidaULA_final~0_combout )))) # (\SW[1]~input_o  & 
// (((!\processador|FD|muxULAram|saida_MUX[4]~25_combout )))) ) ) ) # ( !\processador|FD|muxULAram|saida_MUX[4]~26_combout  & ( !\SW[0]~input_o  & ( !\processador|FD|muxULAram|saida_MUX[4]~25_combout  ) ) )

	.dataa(!\processador|FD|ULA_bit4|Muxao|saida_MUX~0_combout ),
	.datab(!\SW[1]~input_o ),
	.datac(!\processador|FD|saidaULA_final~0_combout ),
	.datad(!\processador|FD|muxULAram|saida_MUX[4]~25_combout ),
	.datae(!\processador|FD|muxULAram|saida_MUX[4]~26_combout ),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[4]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[4]~27 .extended_lut = "off";
defparam \MUX|saida_MUX[4]~27 .lut_mask = 64'hFF000000BF8C8C8C;
defparam \MUX|saida_MUX[4]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N54
cyclonev_lcell_comb \showHEX1|saida7seg[4]~4 (
// Equation(s):
// \showHEX1|saida7seg[4]~4_combout  = ( \MUX|Equal2~0_combout  & ( \MUX|saida_MUX[7]~91_combout  & ( (!\MUX|saida_MUX[5]~87_combout  & (\MUX|saida_MUX[6]~26_combout  & \processador|FD|fetchInstruction|PC|DOUT [4])) ) ) ) # ( !\MUX|Equal2~0_combout  & ( 
// \MUX|saida_MUX[7]~91_combout  & ( (!\MUX|saida_MUX[5]~87_combout  & (\MUX|saida_MUX[6]~26_combout  & !\MUX|saida_MUX[4]~27_combout )) ) ) ) # ( \MUX|Equal2~0_combout  & ( !\MUX|saida_MUX[7]~91_combout  & ( ((!\MUX|saida_MUX[5]~87_combout  & 
// !\MUX|saida_MUX[6]~26_combout )) # (\processador|FD|fetchInstruction|PC|DOUT [4]) ) ) ) # ( !\MUX|Equal2~0_combout  & ( !\MUX|saida_MUX[7]~91_combout  & ( (!\MUX|saida_MUX[4]~27_combout ) # ((!\MUX|saida_MUX[5]~87_combout  & !\MUX|saida_MUX[6]~26_combout 
// )) ) ) )

	.dataa(!\MUX|saida_MUX[5]~87_combout ),
	.datab(!\MUX|saida_MUX[6]~26_combout ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [4]),
	.datad(!\MUX|saida_MUX[4]~27_combout ),
	.datae(!\MUX|Equal2~0_combout ),
	.dataf(!\MUX|saida_MUX[7]~91_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX1|saida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX1|saida7seg[4]~4 .extended_lut = "off";
defparam \showHEX1|saida7seg[4]~4 .lut_mask = 64'hFF888F8F22000202;
defparam \showHEX1|saida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N30
cyclonev_lcell_comb \MUX|saida_MUX[7]~28 (
// Equation(s):
// \MUX|saida_MUX[7]~28_combout  = ( \processador|FD|saidaULA_final~0_combout  & ( \processador|FD|muxULAram|saida_MUX[7]~28_combout  & ( (\SW[0]~input_o  & !\SW[1]~input_o ) ) ) ) # ( !\processador|FD|saidaULA_final~0_combout  & ( 
// \processador|FD|muxULAram|saida_MUX[7]~28_combout  & ( (\SW[0]~input_o  & (!\SW[1]~input_o  & !\processador|FD|ULA_bit7|Muxao|saida_MUX~1_combout )) ) ) ) # ( \processador|FD|saidaULA_final~0_combout  & ( !\processador|FD|muxULAram|saida_MUX[7]~28_combout 
//  & ( (!\processador|FD|muxULAram|saida_MUX[7]~27_combout ) # ((\SW[0]~input_o  & !\SW[1]~input_o )) ) ) ) # ( !\processador|FD|saidaULA_final~0_combout  & ( !\processador|FD|muxULAram|saida_MUX[7]~28_combout  & ( (!\SW[0]~input_o  & 
// (!\processador|FD|muxULAram|saida_MUX[7]~27_combout )) # (\SW[0]~input_o  & ((!\SW[1]~input_o  & ((!\processador|FD|ULA_bit7|Muxao|saida_MUX~1_combout ))) # (\SW[1]~input_o  & (!\processador|FD|muxULAram|saida_MUX[7]~27_combout )))) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\processador|FD|muxULAram|saida_MUX[7]~27_combout ),
	.datac(!\SW[1]~input_o ),
	.datad(!\processador|FD|ULA_bit7|Muxao|saida_MUX~1_combout ),
	.datae(!\processador|FD|saidaULA_final~0_combout ),
	.dataf(!\processador|FD|muxULAram|saida_MUX[7]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[7]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[7]~28 .extended_lut = "off";
defparam \MUX|saida_MUX[7]~28 .lut_mask = 64'hDC8CDCDC50005050;
defparam \MUX|saida_MUX[7]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N0
cyclonev_lcell_comb \showHEX1|saida7seg[5]~5 (
// Equation(s):
// \showHEX1|saida7seg[5]~5_combout  = ( \MUX|saida_MUX[5]~87_combout  & ( \processador|FD|fetchInstruction|PC|DOUT [7] & ( (!\MUX|Equal2~0_combout  & (\MUX|saida_MUX[7]~28_combout  & ((\MUX|saida_MUX[4]~95_combout ) # (\MUX|saida_MUX[6]~26_combout )))) ) ) 
// ) # ( !\MUX|saida_MUX[5]~87_combout  & ( \processador|FD|fetchInstruction|PC|DOUT [7] & ( (\MUX|saida_MUX[4]~95_combout  & (!\MUX|saida_MUX[6]~26_combout  $ (((!\MUX|Equal2~0_combout  & \MUX|saida_MUX[7]~28_combout ))))) ) ) ) # ( 
// \MUX|saida_MUX[5]~87_combout  & ( !\processador|FD|fetchInstruction|PC|DOUT [7] & ( (!\MUX|Equal2~0_combout  & (\MUX|saida_MUX[7]~28_combout  & ((\MUX|saida_MUX[4]~95_combout ) # (\MUX|saida_MUX[6]~26_combout )))) # (\MUX|Equal2~0_combout  & 
// (((\MUX|saida_MUX[4]~95_combout )) # (\MUX|saida_MUX[6]~26_combout ))) ) ) ) # ( !\MUX|saida_MUX[5]~87_combout  & ( !\processador|FD|fetchInstruction|PC|DOUT [7] & ( (\MUX|saida_MUX[4]~95_combout  & (!\MUX|saida_MUX[6]~26_combout  $ 
// (((\MUX|saida_MUX[7]~28_combout ) # (\MUX|Equal2~0_combout ))))) ) ) )

	.dataa(!\MUX|Equal2~0_combout ),
	.datab(!\MUX|saida_MUX[6]~26_combout ),
	.datac(!\MUX|saida_MUX[4]~95_combout ),
	.datad(!\MUX|saida_MUX[7]~28_combout ),
	.datae(!\MUX|saida_MUX[5]~87_combout ),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX1|saida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX1|saida7seg[5]~5 .extended_lut = "off";
defparam \showHEX1|saida7seg[5]~5 .lut_mask = 64'h0903153F0C06002A;
defparam \showHEX1|saida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N6
cyclonev_lcell_comb \showHEX1|saida7seg[6]~6 (
// Equation(s):
// \showHEX1|saida7seg[6]~6_combout  = ( \MUX|saida_MUX[7]~91_combout  & ( (!\MUX|saida_MUX[6]~26_combout  & (!\MUX|saida_MUX[4]~95_combout  & !\MUX|saida_MUX[5]~87_combout )) ) ) # ( !\MUX|saida_MUX[7]~91_combout  & ( (!\MUX|saida_MUX[6]~26_combout  & 
// (\MUX|saida_MUX[4]~95_combout  & \MUX|saida_MUX[5]~87_combout )) # (\MUX|saida_MUX[6]~26_combout  & ((!\MUX|saida_MUX[5]~87_combout ))) ) )

	.dataa(!\MUX|saida_MUX[6]~26_combout ),
	.datab(!\MUX|saida_MUX[4]~95_combout ),
	.datac(!\MUX|saida_MUX[5]~87_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MUX|saida_MUX[7]~91_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX1|saida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX1|saida7seg[6]~6 .extended_lut = "off";
defparam \showHEX1|saida7seg[6]~6 .lut_mask = 64'h5252525280808080;
defparam \showHEX1|saida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N45
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[11]~35 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[11]~35_combout  = ( \processador|FD|ULA_bit11|Muxao|saida_MUX~2_combout  & ( \processador|FD|saidaULA_final[0]~1_combout  & ( (!\processador|UC|palavraControle[1]~0_combout  & (!\processador|FD|saidaULA_final~0_combout 
// )) # (\processador|UC|palavraControle[1]~0_combout  & ((\processador|FD|memRAM|ram~77_q ))) ) ) ) # ( !\processador|FD|ULA_bit11|Muxao|saida_MUX~2_combout  & ( \processador|FD|saidaULA_final[0]~1_combout  & ( (\processador|UC|palavraControle[1]~0_combout  
// & \processador|FD|memRAM|ram~77_q ) ) ) ) # ( \processador|FD|ULA_bit11|Muxao|saida_MUX~2_combout  & ( !\processador|FD|saidaULA_final[0]~1_combout  & ( (!\processador|UC|palavraControle[1]~0_combout  & (((!\processador|FD|saidaULA_final~0_combout )))) # 
// (\processador|UC|palavraControle[1]~0_combout  & (\processador|FD|result_slt [0] & (\processador|FD|saidaULA_final~0_combout  & \processador|FD|memRAM|ram~77_q ))) ) ) ) # ( !\processador|FD|ULA_bit11|Muxao|saida_MUX~2_combout  & ( 
// !\processador|FD|saidaULA_final[0]~1_combout  & ( (\processador|UC|palavraControle[1]~0_combout  & (\processador|FD|result_slt [0] & (\processador|FD|saidaULA_final~0_combout  & \processador|FD|memRAM|ram~77_q ))) ) ) )

	.dataa(!\processador|UC|palavraControle[1]~0_combout ),
	.datab(!\processador|FD|result_slt [0]),
	.datac(!\processador|FD|saidaULA_final~0_combout ),
	.datad(!\processador|FD|memRAM|ram~77_q ),
	.datae(!\processador|FD|ULA_bit11|Muxao|saida_MUX~2_combout ),
	.dataf(!\processador|FD|saidaULA_final[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[11]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[11]~35 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[11]~35 .lut_mask = 64'h0001A0A10055A0F5;
defparam \processador|FD|muxULAram|saida_MUX[11]~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N6
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[11]~34 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[11]~34_combout  = ( !\processador|FD|saidaULA_final[0]~1_combout  & ( (\processador|UC|palavraControle[1]~0_combout  & (\processador|FD|memRAM|ram~45_q  & ((!\processador|FD|saidaULA_final~0_combout ) # 
// (!\processador|FD|result_slt [0])))) ) )

	.dataa(!\processador|FD|saidaULA_final~0_combout ),
	.datab(!\processador|FD|result_slt [0]),
	.datac(!\processador|UC|palavraControle[1]~0_combout ),
	.datad(!\processador|FD|memRAM|ram~45_q ),
	.datae(gnd),
	.dataf(!\processador|FD|saidaULA_final[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[11]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[11]~34 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[11]~34 .lut_mask = 64'h000E000E00000000;
defparam \processador|FD|muxULAram|saida_MUX[11]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N33
cyclonev_lcell_comb \MUX|saida_MUX[11]~30 (
// Equation(s):
// \MUX|saida_MUX[11]~30_combout  = ( \processador|FD|ULA_bit11|Muxao|saida_MUX~0_combout  & ( \SW[0]~input_o  & ( (!\SW[1]~input_o  & (!\processador|FD|saidaULA_final~0_combout  & ((\processador|FD|ULA_bit11|Muxao|saida_MUX~1_combout ) # 
// (\processador|FD|ULA_bit22|Muxao|Equal2~0_combout )))) ) ) ) # ( !\processador|FD|ULA_bit11|Muxao|saida_MUX~0_combout  & ( \SW[0]~input_o  & ( (!\SW[1]~input_o  & (!\processador|FD|saidaULA_final~0_combout  & 
// (!\processador|FD|ULA_bit22|Muxao|Equal2~0_combout  & \processador|FD|ULA_bit11|Muxao|saida_MUX~1_combout ))) ) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\processador|FD|saidaULA_final~0_combout ),
	.datac(!\processador|FD|ULA_bit22|Muxao|Equal2~0_combout ),
	.datad(!\processador|FD|ULA_bit11|Muxao|saida_MUX~1_combout ),
	.datae(!\processador|FD|ULA_bit11|Muxao|saida_MUX~0_combout ),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[11]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[11]~30 .extended_lut = "off";
defparam \MUX|saida_MUX[11]~30 .lut_mask = 64'h0000000000800888;
defparam \MUX|saida_MUX[11]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N36
cyclonev_lcell_comb \MUX|saida_MUX[11]~31 (
// Equation(s):
// \MUX|saida_MUX[11]~31_combout  = ( \processador|FD|muxULAram|saida_MUX[11]~34_combout  & ( \MUX|saida_MUX[11]~30_combout  & ( (!\SW[1]~input_o  & (!\SW[0]~input_o  & !\processador|FD|fetchInstruction|PC|DOUT [11])) ) ) ) # ( 
// !\processador|FD|muxULAram|saida_MUX[11]~34_combout  & ( \MUX|saida_MUX[11]~30_combout  & ( (!\SW[1]~input_o  & (!\SW[0]~input_o  & !\processador|FD|fetchInstruction|PC|DOUT [11])) ) ) ) # ( \processador|FD|muxULAram|saida_MUX[11]~34_combout  & ( 
// !\MUX|saida_MUX[11]~30_combout  & ( (!\SW[1]~input_o  & ((!\processador|FD|fetchInstruction|PC|DOUT [11]) # (\SW[0]~input_o ))) ) ) ) # ( !\processador|FD|muxULAram|saida_MUX[11]~34_combout  & ( !\MUX|saida_MUX[11]~30_combout  & ( (!\SW[1]~input_o  & 
// (((!\processador|FD|fetchInstruction|PC|DOUT [11])) # (\SW[0]~input_o ))) # (\SW[1]~input_o  & (((!\processador|FD|muxULAram|saida_MUX[11]~35_combout )))) ) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\SW[0]~input_o ),
	.datac(!\processador|FD|muxULAram|saida_MUX[11]~35_combout ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [11]),
	.datae(!\processador|FD|muxULAram|saida_MUX[11]~34_combout ),
	.dataf(!\MUX|saida_MUX[11]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[11]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[11]~31 .extended_lut = "off";
defparam \MUX|saida_MUX[11]~31 .lut_mask = 64'hFA72AA2288008800;
defparam \MUX|saida_MUX[11]~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N12
cyclonev_lcell_comb \MUX|saida_MUX[10]~32 (
// Equation(s):
// \MUX|saida_MUX[10]~32_combout  = ( \processador|FD|saidaULA_final~0_combout  & ( (!\SW[0]~input_o  & (\processador|FD|fetchInstruction|PC|DOUT [10] & !\SW[1]~input_o )) ) ) # ( !\processador|FD|saidaULA_final~0_combout  & ( (!\SW[1]~input_o  & 
// ((!\SW[0]~input_o  & (\processador|FD|fetchInstruction|PC|DOUT [10])) # (\SW[0]~input_o  & ((\processador|FD|ULA_bit10|Muxao|saida_MUX~1_combout ))))) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [10]),
	.datac(!\processador|FD|ULA_bit10|Muxao|saida_MUX~1_combout ),
	.datad(!\SW[1]~input_o ),
	.datae(!\processador|FD|saidaULA_final~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[10]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[10]~32 .extended_lut = "off";
defparam \MUX|saida_MUX[10]~32 .lut_mask = 64'h2700220027002200;
defparam \MUX|saida_MUX[10]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N45
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[10]~36 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[10]~36_combout  = ( \processador|UC|palavraControle[1]~0_combout  & ( \processador|FD|result_slt [0] & ( (\processador|FD|memRAM|ram~76_q  & ((\processador|FD|saidaULA_final~0_combout ) # 
// (\processador|FD|saidaULA_final[0]~1_combout ))) ) ) ) # ( !\processador|UC|palavraControle[1]~0_combout  & ( \processador|FD|result_slt [0] & ( (!\processador|FD|saidaULA_final~0_combout  & \processador|FD|ULA_bit10|Muxao|saida_MUX~1_combout ) ) ) ) # ( 
// \processador|UC|palavraControle[1]~0_combout  & ( !\processador|FD|result_slt [0] & ( (\processador|FD|saidaULA_final[0]~1_combout  & \processador|FD|memRAM|ram~76_q ) ) ) ) # ( !\processador|UC|palavraControle[1]~0_combout  & ( 
// !\processador|FD|result_slt [0] & ( (!\processador|FD|saidaULA_final~0_combout  & \processador|FD|ULA_bit10|Muxao|saida_MUX~1_combout ) ) ) )

	.dataa(!\processador|FD|saidaULA_final[0]~1_combout ),
	.datab(!\processador|FD|saidaULA_final~0_combout ),
	.datac(!\processador|FD|ULA_bit10|Muxao|saida_MUX~1_combout ),
	.datad(!\processador|FD|memRAM|ram~76_q ),
	.datae(!\processador|UC|palavraControle[1]~0_combout ),
	.dataf(!\processador|FD|result_slt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[10]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[10]~36 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[10]~36 .lut_mask = 64'h0C0C00550C0C0077;
defparam \processador|FD|muxULAram|saida_MUX[10]~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N45
cyclonev_lcell_comb \MUX|saida_MUX[10]~33 (
// Equation(s):
// \MUX|saida_MUX[10]~33_combout  = ( \processador|FD|muxULAram|saida_MUX[10]~36_combout  & ( (!\SW[1]~input_o  & !\MUX|saida_MUX[10]~32_combout ) ) ) # ( !\processador|FD|muxULAram|saida_MUX[10]~36_combout  & ( (!\MUX|saida_MUX[10]~32_combout  & 
// ((!\SW[1]~input_o ) # ((!\processador|FD|muxULAram|saida_MUX[1]~17_combout ) # (!\processador|FD|memRAM|ram~44_q )))) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\processador|FD|muxULAram|saida_MUX[1]~17_combout ),
	.datac(!\MUX|saida_MUX[10]~32_combout ),
	.datad(!\processador|FD|memRAM|ram~44_q ),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[10]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[10]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[10]~33 .extended_lut = "off";
defparam \MUX|saida_MUX[10]~33 .lut_mask = 64'hF0E0F0E0A0A0A0A0;
defparam \MUX|saida_MUX[10]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N30
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[9]~31 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[9]~31_combout  = ( \processador|UC|palavraControle[1]~0_combout  & ( \processador|FD|ULA_bit9|Muxao|saida_MUX~0_combout  & ( (\processador|FD|memRAM|ram~75_q  & (((\processador|FD|result_slt [0] & 
// \processador|FD|saidaULA_final~0_combout )) # (\processador|FD|saidaULA_final[0]~1_combout ))) ) ) ) # ( !\processador|UC|palavraControle[1]~0_combout  & ( \processador|FD|ULA_bit9|Muxao|saida_MUX~0_combout  & ( !\processador|FD|saidaULA_final~0_combout  
// ) ) ) # ( \processador|UC|palavraControle[1]~0_combout  & ( !\processador|FD|ULA_bit9|Muxao|saida_MUX~0_combout  & ( (\processador|FD|memRAM|ram~75_q  & (((\processador|FD|result_slt [0] & \processador|FD|saidaULA_final~0_combout )) # 
// (\processador|FD|saidaULA_final[0]~1_combout ))) ) ) )

	.dataa(!\processador|FD|result_slt [0]),
	.datab(!\processador|FD|memRAM|ram~75_q ),
	.datac(!\processador|FD|saidaULA_final[0]~1_combout ),
	.datad(!\processador|FD|saidaULA_final~0_combout ),
	.datae(!\processador|UC|palavraControle[1]~0_combout ),
	.dataf(!\processador|FD|ULA_bit9|Muxao|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[9]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[9]~31 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[9]~31 .lut_mask = 64'h00000313FF000313;
defparam \processador|FD|muxULAram|saida_MUX[9]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N15
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[9]~30 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[9]~30_combout  = ( \processador|UC|palavraControle[1]~0_combout  & ( (!\processador|FD|saidaULA_final[0]~1_combout  & (\processador|FD|memRAM|ram~43_q  & ((!\processador|FD|saidaULA_final~0_combout ) # 
// (!\processador|FD|result_slt [0])))) ) )

	.dataa(!\processador|FD|saidaULA_final~0_combout ),
	.datab(!\processador|FD|saidaULA_final[0]~1_combout ),
	.datac(!\processador|FD|result_slt [0]),
	.datad(!\processador|FD|memRAM|ram~43_q ),
	.datae(gnd),
	.dataf(!\processador|UC|palavraControle[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[9]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[9]~30 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[9]~30 .lut_mask = 64'h0000000000C800C8;
defparam \processador|FD|muxULAram|saida_MUX[9]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N36
cyclonev_lcell_comb \MUX|saida_MUX[9]~29 (
// Equation(s):
// \MUX|saida_MUX[9]~29_combout  = ( \processador|FD|saidaULA_final~0_combout  & ( \SW[1]~input_o  & ( (!\processador|FD|muxULAram|saida_MUX[9]~31_combout  & !\processador|FD|muxULAram|saida_MUX[9]~30_combout ) ) ) ) # ( 
// !\processador|FD|saidaULA_final~0_combout  & ( \SW[1]~input_o  & ( (!\processador|FD|muxULAram|saida_MUX[9]~31_combout  & !\processador|FD|muxULAram|saida_MUX[9]~30_combout ) ) ) ) # ( \processador|FD|saidaULA_final~0_combout  & ( !\SW[1]~input_o  & ( 
// ((!\processador|FD|muxULAram|saida_MUX[9]~31_combout  & !\processador|FD|muxULAram|saida_MUX[9]~30_combout )) # (\SW[0]~input_o ) ) ) ) # ( !\processador|FD|saidaULA_final~0_combout  & ( !\SW[1]~input_o  & ( (!\SW[0]~input_o  & 
// (!\processador|FD|muxULAram|saida_MUX[9]~31_combout  & (!\processador|FD|muxULAram|saida_MUX[9]~30_combout ))) # (\SW[0]~input_o  & (((!\processador|FD|ULA_bit9|Muxao|saida_MUX~0_combout )))) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\processador|FD|muxULAram|saida_MUX[9]~31_combout ),
	.datac(!\processador|FD|muxULAram|saida_MUX[9]~30_combout ),
	.datad(!\processador|FD|ULA_bit9|Muxao|saida_MUX~0_combout ),
	.datae(!\processador|FD|saidaULA_final~0_combout ),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[9]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[9]~29 .extended_lut = "off";
defparam \MUX|saida_MUX[9]~29 .lut_mask = 64'hD580D5D5C0C0C0C0;
defparam \MUX|saida_MUX[9]~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N6
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[8]~33 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[8]~33_combout  = ( \processador|FD|memRAM|ram~74_q  & ( \processador|FD|ULA_bit8|Muxao|saida_MUX~0_combout  & ( (!\processador|UC|palavraControle[1]~0_combout  & (((!\processador|FD|saidaULA_final~0_combout )))) # 
// (\processador|UC|palavraControle[1]~0_combout  & (((\processador|FD|result_slt [0] & \processador|FD|saidaULA_final~0_combout )) # (\processador|FD|saidaULA_final[0]~1_combout ))) ) ) ) # ( !\processador|FD|memRAM|ram~74_q  & ( 
// \processador|FD|ULA_bit8|Muxao|saida_MUX~0_combout  & ( (!\processador|UC|palavraControle[1]~0_combout  & !\processador|FD|saidaULA_final~0_combout ) ) ) ) # ( \processador|FD|memRAM|ram~74_q  & ( !\processador|FD|ULA_bit8|Muxao|saida_MUX~0_combout  & ( 
// (\processador|UC|palavraControle[1]~0_combout  & (((\processador|FD|result_slt [0] & \processador|FD|saidaULA_final~0_combout )) # (\processador|FD|saidaULA_final[0]~1_combout ))) ) ) )

	.dataa(!\processador|UC|palavraControle[1]~0_combout ),
	.datab(!\processador|FD|result_slt [0]),
	.datac(!\processador|FD|saidaULA_final[0]~1_combout ),
	.datad(!\processador|FD|saidaULA_final~0_combout ),
	.datae(!\processador|FD|memRAM|ram~74_q ),
	.dataf(!\processador|FD|ULA_bit8|Muxao|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[8]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[8]~33 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[8]~33 .lut_mask = 64'h00000515AA00AF15;
defparam \processador|FD|muxULAram|saida_MUX[8]~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N36
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[8]~32 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[8]~32_combout  = ( \processador|FD|saidaULA_final~0_combout  & ( (!\processador|FD|result_slt [0] & (\processador|FD|memRAM|ram~42_q  & (!\processador|FD|saidaULA_final[0]~1_combout  & 
// \processador|UC|palavraControle[1]~0_combout ))) ) ) # ( !\processador|FD|saidaULA_final~0_combout  & ( (\processador|FD|memRAM|ram~42_q  & (!\processador|FD|saidaULA_final[0]~1_combout  & \processador|UC|palavraControle[1]~0_combout )) ) )

	.dataa(!\processador|FD|result_slt [0]),
	.datab(!\processador|FD|memRAM|ram~42_q ),
	.datac(!\processador|FD|saidaULA_final[0]~1_combout ),
	.datad(!\processador|UC|palavraControle[1]~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|saidaULA_final~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[8]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[8]~32 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[8]~32 .lut_mask = 64'h0030003000200020;
defparam \processador|FD|muxULAram|saida_MUX[8]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N12
cyclonev_lcell_comb \MUX|saida_MUX[8]~83 (
// Equation(s):
// \MUX|saida_MUX[8]~83_combout  = ( !\SW[1]~input_o  & ( (!\SW[0]~input_o  & (\processador|FD|fetchInstruction|PC|DOUT [8])) # (\SW[0]~input_o  & (((!\processador|FD|saidaULA_final~0_combout  & ((\processador|FD|ULA_bit8|Muxao|saida_MUX~0_combout )))))) ) ) 
// # ( \SW[1]~input_o  & ( ((((\processador|FD|muxULAram|saida_MUX[8]~32_combout )) # (\processador|FD|muxULAram|saida_MUX[8]~33_combout ))) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [8]),
	.datab(!\processador|FD|saidaULA_final~0_combout ),
	.datac(!\processador|FD|muxULAram|saida_MUX[8]~33_combout ),
	.datad(!\processador|FD|muxULAram|saida_MUX[8]~32_combout ),
	.datae(!\SW[1]~input_o ),
	.dataf(!\processador|FD|ULA_bit8|Muxao|saida_MUX~0_combout ),
	.datag(!\SW[0]~input_o ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[8]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[8]~83 .extended_lut = "on";
defparam \MUX|saida_MUX[8]~83 .lut_mask = 64'h50500FFF5C5C0FFF;
defparam \MUX|saida_MUX[8]~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N6
cyclonev_lcell_comb \showHEX2|saida7seg[0]~0 (
// Equation(s):
// \showHEX2|saida7seg[0]~0_combout  = ( \MUX|Equal2~0_combout  & ( \MUX|saida_MUX[8]~83_combout  & ( (!\MUX|saida_MUX[11]~31_combout  & (!\MUX|saida_MUX[10]~33_combout  $ (\processador|FD|fetchInstruction|PC|DOUT [9]))) # (\MUX|saida_MUX[11]~31_combout  & 
// (\MUX|saida_MUX[10]~33_combout  & !\processador|FD|fetchInstruction|PC|DOUT [9])) ) ) ) # ( !\MUX|Equal2~0_combout  & ( \MUX|saida_MUX[8]~83_combout  & ( (!\MUX|saida_MUX[11]~31_combout  & (!\MUX|saida_MUX[10]~33_combout  $ (!\MUX|saida_MUX[9]~29_combout 
// ))) # (\MUX|saida_MUX[11]~31_combout  & (\MUX|saida_MUX[10]~33_combout  & \MUX|saida_MUX[9]~29_combout )) ) ) ) # ( \MUX|Equal2~0_combout  & ( !\MUX|saida_MUX[8]~83_combout  & ( (\MUX|saida_MUX[11]~31_combout  & (!\MUX|saida_MUX[10]~33_combout  & 
// !\processador|FD|fetchInstruction|PC|DOUT [9])) ) ) ) # ( !\MUX|Equal2~0_combout  & ( !\MUX|saida_MUX[8]~83_combout  & ( (\MUX|saida_MUX[11]~31_combout  & (!\MUX|saida_MUX[10]~33_combout  & \MUX|saida_MUX[9]~29_combout )) ) ) )

	.dataa(!\MUX|saida_MUX[11]~31_combout ),
	.datab(!\MUX|saida_MUX[10]~33_combout ),
	.datac(!\MUX|saida_MUX[9]~29_combout ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [9]),
	.datae(!\MUX|Equal2~0_combout ),
	.dataf(!\MUX|saida_MUX[8]~83_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX2|saida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX2|saida7seg[0]~0 .extended_lut = "off";
defparam \showHEX2|saida7seg[0]~0 .lut_mask = 64'h0404440029299922;
defparam \showHEX2|saida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N18
cyclonev_lcell_comb \MUX|saida_MUX[9]~79 (
// Equation(s):
// \MUX|saida_MUX[9]~79_combout  = ( !\SW[1]~input_o  & ( ((!\SW[0]~input_o  & (((\processador|FD|fetchInstruction|PC|DOUT [9])))) # (\SW[0]~input_o  & (!\processador|FD|saidaULA_final~0_combout  & ((\processador|FD|ULA_bit9|Muxao|saida_MUX~0_combout ))))) ) 
// ) # ( \SW[1]~input_o  & ( (((\processador|FD|muxULAram|saida_MUX[9]~31_combout )) # (\processador|FD|muxULAram|saida_MUX[9]~30_combout )) ) )

	.dataa(!\processador|FD|saidaULA_final~0_combout ),
	.datab(!\processador|FD|muxULAram|saida_MUX[9]~30_combout ),
	.datac(!\processador|FD|muxULAram|saida_MUX[9]~31_combout ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [9]),
	.datae(!\SW[1]~input_o ),
	.dataf(!\processador|FD|ULA_bit9|Muxao|saida_MUX~0_combout ),
	.datag(!\SW[0]~input_o ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[9]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[9]~79 .extended_lut = "on";
defparam \MUX|saida_MUX[9]~79 .lut_mask = 64'h00F03F3F0AFA3F3F;
defparam \MUX|saida_MUX[9]~79 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N21
cyclonev_lcell_comb \showHEX2|saida7seg[1]~1 (
// Equation(s):
// \showHEX2|saida7seg[1]~1_combout  = ( \MUX|saida_MUX[10]~33_combout  & ( (\MUX|saida_MUX[8]~83_combout  & (\MUX|saida_MUX[9]~79_combout  & !\MUX|saida_MUX[11]~31_combout )) ) ) # ( !\MUX|saida_MUX[10]~33_combout  & ( (!\MUX|saida_MUX[8]~83_combout  & 
// ((!\MUX|saida_MUX[11]~31_combout ) # (\MUX|saida_MUX[9]~79_combout ))) # (\MUX|saida_MUX[8]~83_combout  & (!\MUX|saida_MUX[9]~79_combout  $ (!\MUX|saida_MUX[11]~31_combout ))) ) )

	.dataa(!\MUX|saida_MUX[8]~83_combout ),
	.datab(!\MUX|saida_MUX[9]~79_combout ),
	.datac(gnd),
	.datad(!\MUX|saida_MUX[11]~31_combout ),
	.datae(gnd),
	.dataf(!\MUX|saida_MUX[10]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX2|saida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX2|saida7seg[1]~1 .extended_lut = "off";
defparam \showHEX2|saida7seg[1]~1 .lut_mask = 64'hBB66BB6611001100;
defparam \showHEX2|saida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N48
cyclonev_lcell_comb \showHEX2|saida7seg[2]~2 (
// Equation(s):
// \showHEX2|saida7seg[2]~2_combout  = ( \MUX|saida_MUX[8]~83_combout  & ( (!\MUX|saida_MUX[10]~33_combout  & (!\MUX|saida_MUX[11]~31_combout  & \MUX|saida_MUX[9]~79_combout )) ) ) # ( !\MUX|saida_MUX[8]~83_combout  & ( (!\MUX|saida_MUX[10]~33_combout  & 
// (!\MUX|saida_MUX[11]~31_combout )) # (\MUX|saida_MUX[10]~33_combout  & (\MUX|saida_MUX[11]~31_combout  & \MUX|saida_MUX[9]~79_combout )) ) )

	.dataa(gnd),
	.datab(!\MUX|saida_MUX[10]~33_combout ),
	.datac(!\MUX|saida_MUX[11]~31_combout ),
	.datad(!\MUX|saida_MUX[9]~79_combout ),
	.datae(gnd),
	.dataf(!\MUX|saida_MUX[8]~83_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX2|saida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX2|saida7seg[2]~2 .extended_lut = "off";
defparam \showHEX2|saida7seg[2]~2 .lut_mask = 64'hC0C3C0C300C000C0;
defparam \showHEX2|saida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N18
cyclonev_lcell_comb \showHEX2|saida7seg[3]~3 (
// Equation(s):
// \showHEX2|saida7seg[3]~3_combout  = ( \MUX|saida_MUX[10]~33_combout  & ( (!\MUX|saida_MUX[8]~83_combout  & (\MUX|saida_MUX[9]~79_combout  & !\MUX|saida_MUX[11]~31_combout )) # (\MUX|saida_MUX[8]~83_combout  & (!\MUX|saida_MUX[9]~79_combout  & 
// \MUX|saida_MUX[11]~31_combout )) ) ) # ( !\MUX|saida_MUX[10]~33_combout  & ( (!\MUX|saida_MUX[8]~83_combout  & (!\MUX|saida_MUX[9]~79_combout  & \MUX|saida_MUX[11]~31_combout )) # (\MUX|saida_MUX[8]~83_combout  & (\MUX|saida_MUX[9]~79_combout )) ) )

	.dataa(!\MUX|saida_MUX[8]~83_combout ),
	.datab(!\MUX|saida_MUX[9]~79_combout ),
	.datac(!\MUX|saida_MUX[11]~31_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MUX|saida_MUX[10]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX2|saida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX2|saida7seg[3]~3 .extended_lut = "off";
defparam \showHEX2|saida7seg[3]~3 .lut_mask = 64'h1919191924242424;
defparam \showHEX2|saida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N30
cyclonev_lcell_comb \MUX|saida_MUX[8]~34 (
// Equation(s):
// \MUX|saida_MUX[8]~34_combout  = ( \processador|FD|muxULAram|saida_MUX[8]~33_combout  & ( \processador|FD|ULA_bit8|Muxao|saida_MUX~0_combout  & ( (\SW[0]~input_o  & (\processador|FD|saidaULA_final~0_combout  & !\SW[1]~input_o )) ) ) ) # ( 
// !\processador|FD|muxULAram|saida_MUX[8]~33_combout  & ( \processador|FD|ULA_bit8|Muxao|saida_MUX~0_combout  & ( (!\SW[0]~input_o  & (((!\processador|FD|muxULAram|saida_MUX[8]~32_combout )))) # (\SW[0]~input_o  & ((!\SW[1]~input_o  & 
// (\processador|FD|saidaULA_final~0_combout )) # (\SW[1]~input_o  & ((!\processador|FD|muxULAram|saida_MUX[8]~32_combout ))))) ) ) ) # ( \processador|FD|muxULAram|saida_MUX[8]~33_combout  & ( !\processador|FD|ULA_bit8|Muxao|saida_MUX~0_combout  & ( 
// (\SW[0]~input_o  & !\SW[1]~input_o ) ) ) ) # ( !\processador|FD|muxULAram|saida_MUX[8]~33_combout  & ( !\processador|FD|ULA_bit8|Muxao|saida_MUX~0_combout  & ( (!\processador|FD|muxULAram|saida_MUX[8]~32_combout ) # ((\SW[0]~input_o  & !\SW[1]~input_o )) 
// ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\processador|FD|saidaULA_final~0_combout ),
	.datac(!\processador|FD|muxULAram|saida_MUX[8]~32_combout ),
	.datad(!\SW[1]~input_o ),
	.datae(!\processador|FD|muxULAram|saida_MUX[8]~33_combout ),
	.dataf(!\processador|FD|ULA_bit8|Muxao|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[8]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[8]~34 .extended_lut = "off";
defparam \MUX|saida_MUX[8]~34 .lut_mask = 64'hF5F05500B1F01100;
defparam \MUX|saida_MUX[8]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N24
cyclonev_lcell_comb \showHEX2|saida7seg[4]~4 (
// Equation(s):
// \showHEX2|saida7seg[4]~4_combout  = ( \MUX|saida_MUX[9]~79_combout  & ( \processador|FD|fetchInstruction|PC|DOUT [8] & ( (\MUX|saida_MUX[11]~31_combout  & ((!\MUX|saida_MUX[8]~34_combout ) # (\MUX|Equal2~0_combout ))) ) ) ) # ( 
// !\MUX|saida_MUX[9]~79_combout  & ( \processador|FD|fetchInstruction|PC|DOUT [8] & ( (!\MUX|saida_MUX[10]~33_combout  & (\MUX|saida_MUX[11]~31_combout )) # (\MUX|saida_MUX[10]~33_combout  & (((!\MUX|saida_MUX[8]~34_combout ) # (\MUX|Equal2~0_combout )))) ) 
// ) ) # ( \MUX|saida_MUX[9]~79_combout  & ( !\processador|FD|fetchInstruction|PC|DOUT [8] & ( (\MUX|saida_MUX[11]~31_combout  & (!\MUX|Equal2~0_combout  & !\MUX|saida_MUX[8]~34_combout )) ) ) ) # ( !\MUX|saida_MUX[9]~79_combout  & ( 
// !\processador|FD|fetchInstruction|PC|DOUT [8] & ( (!\MUX|saida_MUX[10]~33_combout  & (\MUX|saida_MUX[11]~31_combout )) # (\MUX|saida_MUX[10]~33_combout  & (((!\MUX|Equal2~0_combout  & !\MUX|saida_MUX[8]~34_combout )))) ) ) )

	.dataa(!\MUX|saida_MUX[11]~31_combout ),
	.datab(!\MUX|saida_MUX[10]~33_combout ),
	.datac(!\MUX|Equal2~0_combout ),
	.datad(!\MUX|saida_MUX[8]~34_combout ),
	.datae(!\MUX|saida_MUX[9]~79_combout ),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX2|saida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX2|saida7seg[4]~4 .extended_lut = "off";
defparam \showHEX2|saida7seg[4]~4 .lut_mask = 64'h7444500077475505;
defparam \showHEX2|saida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N12
cyclonev_lcell_comb \MUX|saida_MUX[11]~35 (
// Equation(s):
// \MUX|saida_MUX[11]~35_combout  = ( \processador|FD|muxULAram|saida_MUX[11]~34_combout  & ( \SW[0]~input_o  & ( (!\SW[1]~input_o  & ((!\processador|FD|ULA_bit11|Muxao|saida_MUX~2_combout ) # (\processador|FD|saidaULA_final~0_combout ))) ) ) ) # ( 
// !\processador|FD|muxULAram|saida_MUX[11]~34_combout  & ( \SW[0]~input_o  & ( (!\SW[1]~input_o  & ((!\processador|FD|ULA_bit11|Muxao|saida_MUX~2_combout ) # ((\processador|FD|saidaULA_final~0_combout )))) # (\SW[1]~input_o  & 
// (((!\processador|FD|muxULAram|saida_MUX[11]~35_combout )))) ) ) ) # ( !\processador|FD|muxULAram|saida_MUX[11]~34_combout  & ( !\SW[0]~input_o  & ( !\processador|FD|muxULAram|saida_MUX[11]~35_combout  ) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\processador|FD|ULA_bit11|Muxao|saida_MUX~2_combout ),
	.datac(!\processador|FD|muxULAram|saida_MUX[11]~35_combout ),
	.datad(!\processador|FD|saidaULA_final~0_combout ),
	.datae(!\processador|FD|muxULAram|saida_MUX[11]~34_combout ),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[11]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[11]~35 .extended_lut = "off";
defparam \MUX|saida_MUX[11]~35 .lut_mask = 64'hF0F00000D8FA88AA;
defparam \MUX|saida_MUX[11]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N0
cyclonev_lcell_comb \showHEX2|saida7seg[5]~5 (
// Equation(s):
// \showHEX2|saida7seg[5]~5_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [11] & ( \MUX|saida_MUX[10]~33_combout  & ( (\MUX|saida_MUX[11]~35_combout  & (!\MUX|Equal2~0_combout  & ((\MUX|saida_MUX[9]~79_combout ) # (\MUX|saida_MUX[8]~83_combout )))) ) 
// ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [11] & ( \MUX|saida_MUX[10]~33_combout  & ( (!\MUX|saida_MUX[8]~83_combout  & (\MUX|saida_MUX[9]~79_combout  & ((\MUX|Equal2~0_combout ) # (\MUX|saida_MUX[11]~35_combout )))) # 
// (\MUX|saida_MUX[8]~83_combout  & (((\MUX|Equal2~0_combout )) # (\MUX|saida_MUX[11]~35_combout ))) ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT [11] & ( !\MUX|saida_MUX[10]~33_combout  & ( (\MUX|saida_MUX[8]~83_combout  & 
// (!\MUX|saida_MUX[9]~79_combout  $ (((\MUX|saida_MUX[11]~35_combout  & !\MUX|Equal2~0_combout ))))) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [11] & ( !\MUX|saida_MUX[10]~33_combout  & ( (\MUX|saida_MUX[8]~83_combout  & 
// (!\MUX|saida_MUX[9]~79_combout  $ (((\MUX|Equal2~0_combout ) # (\MUX|saida_MUX[11]~35_combout ))))) ) ) )

	.dataa(!\MUX|saida_MUX[8]~83_combout ),
	.datab(!\MUX|saida_MUX[11]~35_combout ),
	.datac(!\MUX|Equal2~0_combout ),
	.datad(!\MUX|saida_MUX[9]~79_combout ),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT [11]),
	.dataf(!\MUX|saida_MUX[10]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX2|saida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX2|saida7seg[5]~5 .extended_lut = "off";
defparam \showHEX2|saida7seg[5]~5 .lut_mask = 64'h40154510153F1030;
defparam \showHEX2|saida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N54
cyclonev_lcell_comb \showHEX2|saida7seg[6]~6 (
// Equation(s):
// \showHEX2|saida7seg[6]~6_combout  = ( \MUX|saida_MUX[8]~83_combout  & ( (\MUX|saida_MUX[11]~31_combout  & (!\MUX|saida_MUX[10]~33_combout  $ (!\MUX|saida_MUX[9]~79_combout ))) ) ) # ( !\MUX|saida_MUX[8]~83_combout  & ( (!\MUX|saida_MUX[9]~79_combout  & 
// (!\MUX|saida_MUX[10]~33_combout  $ (\MUX|saida_MUX[11]~31_combout ))) ) )

	.dataa(gnd),
	.datab(!\MUX|saida_MUX[10]~33_combout ),
	.datac(!\MUX|saida_MUX[11]~31_combout ),
	.datad(!\MUX|saida_MUX[9]~79_combout ),
	.datae(gnd),
	.dataf(!\MUX|saida_MUX[8]~83_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX2|saida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX2|saida7seg[6]~6 .extended_lut = "off";
defparam \showHEX2|saida7seg[6]~6 .lut_mask = 64'hC300C300030C030C;
defparam \showHEX2|saida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N33
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[13]~37 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[13]~37_combout  = ( \processador|FD|result_slt [0] & ( (!\processador|FD|saidaULA_final~0_combout  & (\processador|UC|palavraControle[1]~0_combout  & (!\processador|FD|saidaULA_final[0]~1_combout  & 
// \processador|FD|memRAM|ram~47_q ))) ) ) # ( !\processador|FD|result_slt [0] & ( (\processador|UC|palavraControle[1]~0_combout  & (!\processador|FD|saidaULA_final[0]~1_combout  & \processador|FD|memRAM|ram~47_q )) ) )

	.dataa(!\processador|FD|saidaULA_final~0_combout ),
	.datab(!\processador|UC|palavraControle[1]~0_combout ),
	.datac(!\processador|FD|saidaULA_final[0]~1_combout ),
	.datad(!\processador|FD|memRAM|ram~47_q ),
	.datae(gnd),
	.dataf(!\processador|FD|result_slt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[13]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[13]~37 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[13]~37 .lut_mask = 64'h0030003000200020;
defparam \processador|FD|muxULAram|saida_MUX[13]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N0
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[13]~38 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[13]~38_combout  = ( \processador|FD|memRAM|ram~79_q  & ( \processador|FD|ULA_bit13|Muxao|saida_MUX~2_combout  & ( (!\processador|UC|palavraControle[1]~0_combout  & (((!\processador|FD|saidaULA_final~0_combout )))) # 
// (\processador|UC|palavraControle[1]~0_combout  & (((\processador|FD|result_slt [0] & \processador|FD|saidaULA_final~0_combout )) # (\processador|FD|saidaULA_final[0]~1_combout ))) ) ) ) # ( !\processador|FD|memRAM|ram~79_q  & ( 
// \processador|FD|ULA_bit13|Muxao|saida_MUX~2_combout  & ( (!\processador|UC|palavraControle[1]~0_combout  & !\processador|FD|saidaULA_final~0_combout ) ) ) ) # ( \processador|FD|memRAM|ram~79_q  & ( !\processador|FD|ULA_bit13|Muxao|saida_MUX~2_combout  & ( 
// (\processador|UC|palavraControle[1]~0_combout  & (((\processador|FD|result_slt [0] & \processador|FD|saidaULA_final~0_combout )) # (\processador|FD|saidaULA_final[0]~1_combout ))) ) ) )

	.dataa(!\processador|FD|saidaULA_final[0]~1_combout ),
	.datab(!\processador|UC|palavraControle[1]~0_combout ),
	.datac(!\processador|FD|result_slt [0]),
	.datad(!\processador|FD|saidaULA_final~0_combout ),
	.datae(!\processador|FD|memRAM|ram~79_q ),
	.dataf(!\processador|FD|ULA_bit13|Muxao|saida_MUX~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[13]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[13]~38 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[13]~38 .lut_mask = 64'h00001113CC00DD13;
defparam \processador|FD|muxULAram|saida_MUX[13]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N24
cyclonev_lcell_comb \MUX|saida_MUX[13]~36 (
// Equation(s):
// \MUX|saida_MUX[13]~36_combout  = ( !\SW[1]~input_o  & ( \processador|FD|muxULAram|saida_MUX[13]~38_combout  & ( (\SW[0]~input_o  & ((!\processador|FD|ULA_bit13|Muxao|saida_MUX~2_combout ) # (\processador|FD|saidaULA_final~0_combout ))) ) ) ) # ( 
// \SW[1]~input_o  & ( !\processador|FD|muxULAram|saida_MUX[13]~38_combout  & ( !\processador|FD|muxULAram|saida_MUX[13]~37_combout  ) ) ) # ( !\SW[1]~input_o  & ( !\processador|FD|muxULAram|saida_MUX[13]~38_combout  & ( (!\SW[0]~input_o  & 
// (!\processador|FD|muxULAram|saida_MUX[13]~37_combout )) # (\SW[0]~input_o  & (((!\processador|FD|ULA_bit13|Muxao|saida_MUX~2_combout ) # (\processador|FD|saidaULA_final~0_combout )))) ) ) )

	.dataa(!\processador|FD|muxULAram|saida_MUX[13]~37_combout ),
	.datab(!\processador|FD|saidaULA_final~0_combout ),
	.datac(!\SW[0]~input_o ),
	.datad(!\processador|FD|ULA_bit13|Muxao|saida_MUX~2_combout ),
	.datae(!\SW[1]~input_o ),
	.dataf(!\processador|FD|muxULAram|saida_MUX[13]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[13]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[13]~36 .extended_lut = "off";
defparam \MUX|saida_MUX[13]~36 .lut_mask = 64'hAFA3AAAA0F030000;
defparam \MUX|saida_MUX[13]~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N36
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[15]~41 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[15]~41_combout  = ( !\processador|FD|saidaULA_final[0]~1_combout  & ( (\processador|UC|palavraControle[1]~0_combout  & (\processador|FD|memRAM|ram~49_q  & ((!\processador|FD|result_slt [0]) # 
// (!\processador|FD|saidaULA_final~0_combout )))) ) )

	.dataa(!\processador|FD|result_slt [0]),
	.datab(!\processador|UC|palavraControle[1]~0_combout ),
	.datac(!\processador|FD|saidaULA_final~0_combout ),
	.datad(!\processador|FD|memRAM|ram~49_q ),
	.datae(gnd),
	.dataf(!\processador|FD|saidaULA_final[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[15]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[15]~41 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[15]~41 .lut_mask = 64'h0032003200000000;
defparam \processador|FD|muxULAram|saida_MUX[15]~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N18
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[15]~42 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[15]~42_combout  = ( \processador|FD|memRAM|ram~81_q  & ( \processador|FD|ULA_bit15|Muxao|saida_MUX~1_combout  & ( (!\processador|UC|palavraControle[1]~0_combout  & (((!\processador|FD|saidaULA_final~0_combout )))) # 
// (\processador|UC|palavraControle[1]~0_combout  & (((\processador|FD|saidaULA_final~0_combout  & \processador|FD|result_slt [0])) # (\processador|FD|saidaULA_final[0]~1_combout ))) ) ) ) # ( !\processador|FD|memRAM|ram~81_q  & ( 
// \processador|FD|ULA_bit15|Muxao|saida_MUX~1_combout  & ( (!\processador|UC|palavraControle[1]~0_combout  & !\processador|FD|saidaULA_final~0_combout ) ) ) ) # ( \processador|FD|memRAM|ram~81_q  & ( !\processador|FD|ULA_bit15|Muxao|saida_MUX~1_combout  & ( 
// (\processador|UC|palavraControle[1]~0_combout  & (((\processador|FD|saidaULA_final~0_combout  & \processador|FD|result_slt [0])) # (\processador|FD|saidaULA_final[0]~1_combout ))) ) ) )

	.dataa(!\processador|FD|saidaULA_final[0]~1_combout ),
	.datab(!\processador|UC|palavraControle[1]~0_combout ),
	.datac(!\processador|FD|saidaULA_final~0_combout ),
	.datad(!\processador|FD|result_slt [0]),
	.datae(!\processador|FD|memRAM|ram~81_q ),
	.dataf(!\processador|FD|ULA_bit15|Muxao|saida_MUX~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[15]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[15]~42 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[15]~42 .lut_mask = 64'h00001113C0C0D1D3;
defparam \processador|FD|muxULAram|saida_MUX[15]~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N24
cyclonev_lcell_comb \MUX|saida_MUX[15]~75 (
// Equation(s):
// \MUX|saida_MUX[15]~75_combout  = ( !\SW[1]~input_o  & ( ((!\SW[0]~input_o  & (\processador|FD|fetchInstruction|PC|DOUT [15])) # (\SW[0]~input_o  & (((\processador|FD|ULA_bit15|Muxao|saida_MUX~1_combout  & !\processador|FD|saidaULA_final~0_combout ))))) ) 
// ) # ( \SW[1]~input_o  & ( (((\processador|FD|muxULAram|saida_MUX[15]~42_combout ))) # (\processador|FD|muxULAram|saida_MUX[15]~41_combout ) ) )

	.dataa(!\processador|FD|muxULAram|saida_MUX[15]~41_combout ),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [15]),
	.datac(!\processador|FD|muxULAram|saida_MUX[15]~42_combout ),
	.datad(!\processador|FD|ULA_bit15|Muxao|saida_MUX~1_combout ),
	.datae(!\SW[1]~input_o ),
	.dataf(!\processador|FD|saidaULA_final~0_combout ),
	.datag(!\SW[0]~input_o ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[15]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[15]~75 .extended_lut = "on";
defparam \MUX|saida_MUX[15]~75 .lut_mask = 64'h303F5F5F30305F5F;
defparam \MUX|saida_MUX[15]~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N12
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[12]~40 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[12]~40_combout  = ( \processador|FD|saidaULA_final[0]~1_combout  & ( \processador|FD|ULA_bit12|Muxao|saida_MUX~2_combout  & ( (!\processador|UC|palavraControle[1]~0_combout  & (!\processador|FD|saidaULA_final~0_combout 
// )) # (\processador|UC|palavraControle[1]~0_combout  & ((\processador|FD|memRAM|ram~78_q ))) ) ) ) # ( !\processador|FD|saidaULA_final[0]~1_combout  & ( \processador|FD|ULA_bit12|Muxao|saida_MUX~2_combout  & ( (!\processador|UC|palavraControle[1]~0_combout 
//  & (!\processador|FD|saidaULA_final~0_combout )) # (\processador|UC|palavraControle[1]~0_combout  & (\processador|FD|saidaULA_final~0_combout  & (\processador|FD|result_slt [0] & \processador|FD|memRAM|ram~78_q ))) ) ) ) # ( 
// \processador|FD|saidaULA_final[0]~1_combout  & ( !\processador|FD|ULA_bit12|Muxao|saida_MUX~2_combout  & ( (\processador|UC|palavraControle[1]~0_combout  & \processador|FD|memRAM|ram~78_q ) ) ) ) # ( !\processador|FD|saidaULA_final[0]~1_combout  & ( 
// !\processador|FD|ULA_bit12|Muxao|saida_MUX~2_combout  & ( (\processador|UC|palavraControle[1]~0_combout  & (\processador|FD|saidaULA_final~0_combout  & (\processador|FD|result_slt [0] & \processador|FD|memRAM|ram~78_q ))) ) ) )

	.dataa(!\processador|UC|palavraControle[1]~0_combout ),
	.datab(!\processador|FD|saidaULA_final~0_combout ),
	.datac(!\processador|FD|result_slt [0]),
	.datad(!\processador|FD|memRAM|ram~78_q ),
	.datae(!\processador|FD|saidaULA_final[0]~1_combout ),
	.dataf(!\processador|FD|ULA_bit12|Muxao|saida_MUX~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[12]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[12]~40 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[12]~40 .lut_mask = 64'h00010055888988DD;
defparam \processador|FD|muxULAram|saida_MUX[12]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N21
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[12]~39 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[12]~39_combout  = ( \processador|UC|palavraControle[1]~0_combout  & ( (!\processador|FD|saidaULA_final[0]~1_combout  & (\processador|FD|memRAM|ram~46_q  & ((!\processador|FD|saidaULA_final~0_combout ) # 
// (!\processador|FD|result_slt [0])))) ) )

	.dataa(!\processador|FD|saidaULA_final~0_combout ),
	.datab(!\processador|FD|saidaULA_final[0]~1_combout ),
	.datac(!\processador|FD|result_slt [0]),
	.datad(!\processador|FD|memRAM|ram~46_q ),
	.datae(gnd),
	.dataf(!\processador|UC|palavraControle[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[12]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[12]~39 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[12]~39 .lut_mask = 64'h0000000000C800C8;
defparam \processador|FD|muxULAram|saida_MUX[12]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N6
cyclonev_lcell_comb \MUX|saida_MUX[12]~37 (
// Equation(s):
// \MUX|saida_MUX[12]~37_combout  = ( !\processador|FD|saidaULA_final~0_combout  & ( \SW[0]~input_o  & ( (!\SW[1]~input_o  & ((!\processador|FD|ULA_bit22|Muxao|Equal2~0_combout  & (\processador|FD|ULA_bit12|Muxao|saida_MUX~1_combout )) # 
// (\processador|FD|ULA_bit22|Muxao|Equal2~0_combout  & ((\processador|FD|ULA_bit12|Muxao|saida_MUX~0_combout ))))) ) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\processador|FD|ULA_bit22|Muxao|Equal2~0_combout ),
	.datac(!\processador|FD|ULA_bit12|Muxao|saida_MUX~1_combout ),
	.datad(!\processador|FD|ULA_bit12|Muxao|saida_MUX~0_combout ),
	.datae(!\processador|FD|saidaULA_final~0_combout ),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[12]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[12]~37 .extended_lut = "off";
defparam \MUX|saida_MUX[12]~37 .lut_mask = 64'h00000000082A0000;
defparam \MUX|saida_MUX[12]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N48
cyclonev_lcell_comb \MUX|saida_MUX[12]~38 (
// Equation(s):
// \MUX|saida_MUX[12]~38_combout  = ( !\processador|FD|fetchInstruction|PC|DOUT [12] & ( \MUX|saida_MUX[12]~37_combout  & ( (!\SW[0]~input_o  & !\SW[1]~input_o ) ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT [12] & ( !\MUX|saida_MUX[12]~37_combout  & ( 
// (!\SW[1]~input_o  & (((\SW[0]~input_o )))) # (\SW[1]~input_o  & (!\processador|FD|muxULAram|saida_MUX[12]~40_combout  & ((!\processador|FD|muxULAram|saida_MUX[12]~39_combout )))) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [12] & ( 
// !\MUX|saida_MUX[12]~37_combout  & ( (!\SW[1]~input_o ) # ((!\processador|FD|muxULAram|saida_MUX[12]~40_combout  & !\processador|FD|muxULAram|saida_MUX[12]~39_combout )) ) ) )

	.dataa(!\processador|FD|muxULAram|saida_MUX[12]~40_combout ),
	.datab(!\SW[0]~input_o ),
	.datac(!\processador|FD|muxULAram|saida_MUX[12]~39_combout ),
	.datad(!\SW[1]~input_o ),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT [12]),
	.dataf(!\MUX|saida_MUX[12]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[12]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[12]~38 .extended_lut = "off";
defparam \MUX|saida_MUX[12]~38 .lut_mask = 64'hFFA033A0CC000000;
defparam \MUX|saida_MUX[12]~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N6
cyclonev_lcell_comb \MUX|saida_MUX[14]~39 (
// Equation(s):
// \MUX|saida_MUX[14]~39_combout  = ( \SW[0]~input_o  & ( \processador|FD|ULA_bit14|Muxao|saida_MUX~0_combout  & ( (!\processador|FD|saidaULA_final~0_combout  & !\SW[1]~input_o ) ) ) ) # ( !\SW[0]~input_o  & ( 
// \processador|FD|ULA_bit14|Muxao|saida_MUX~0_combout  & ( (\processador|FD|fetchInstruction|PC|DOUT [14] & !\SW[1]~input_o ) ) ) ) # ( !\SW[0]~input_o  & ( !\processador|FD|ULA_bit14|Muxao|saida_MUX~0_combout  & ( (\processador|FD|fetchInstruction|PC|DOUT 
// [14] & !\SW[1]~input_o ) ) ) )

	.dataa(!\processador|FD|saidaULA_final~0_combout ),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [14]),
	.datac(gnd),
	.datad(!\SW[1]~input_o ),
	.datae(!\SW[0]~input_o ),
	.dataf(!\processador|FD|ULA_bit14|Muxao|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[14]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[14]~39 .extended_lut = "off";
defparam \MUX|saida_MUX[14]~39 .lut_mask = 64'h330000003300AA00;
defparam \MUX|saida_MUX[14]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N36
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[14]~43 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[14]~43_combout  = ( \processador|FD|saidaULA_final[0]~1_combout  & ( \processador|FD|result_slt [0] & ( (!\processador|UC|palavraControle[1]~0_combout  & (\processador|FD|ULA_bit14|Muxao|saida_MUX~0_combout  & 
// ((!\processador|FD|saidaULA_final~0_combout )))) # (\processador|UC|palavraControle[1]~0_combout  & (((\processador|FD|memRAM|ram~80_q )))) ) ) ) # ( !\processador|FD|saidaULA_final[0]~1_combout  & ( \processador|FD|result_slt [0] & ( 
// (!\processador|FD|saidaULA_final~0_combout  & (\processador|FD|ULA_bit14|Muxao|saida_MUX~0_combout  & ((!\processador|UC|palavraControle[1]~0_combout )))) # (\processador|FD|saidaULA_final~0_combout  & (((\processador|FD|memRAM|ram~80_q  & 
// \processador|UC|palavraControle[1]~0_combout )))) ) ) ) # ( \processador|FD|saidaULA_final[0]~1_combout  & ( !\processador|FD|result_slt [0] & ( (!\processador|UC|palavraControle[1]~0_combout  & (\processador|FD|ULA_bit14|Muxao|saida_MUX~0_combout  & 
// ((!\processador|FD|saidaULA_final~0_combout )))) # (\processador|UC|palavraControle[1]~0_combout  & (((\processador|FD|memRAM|ram~80_q )))) ) ) ) # ( !\processador|FD|saidaULA_final[0]~1_combout  & ( !\processador|FD|result_slt [0] & ( 
// (\processador|FD|ULA_bit14|Muxao|saida_MUX~0_combout  & (!\processador|FD|saidaULA_final~0_combout  & !\processador|UC|palavraControle[1]~0_combout )) ) ) )

	.dataa(!\processador|FD|ULA_bit14|Muxao|saida_MUX~0_combout ),
	.datab(!\processador|FD|memRAM|ram~80_q ),
	.datac(!\processador|FD|saidaULA_final~0_combout ),
	.datad(!\processador|UC|palavraControle[1]~0_combout ),
	.datae(!\processador|FD|saidaULA_final[0]~1_combout ),
	.dataf(!\processador|FD|result_slt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[14]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[14]~43 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[14]~43 .lut_mask = 64'h5000503350035033;
defparam \processador|FD|muxULAram|saida_MUX[14]~43 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N51
cyclonev_lcell_comb \MUX|saida_MUX[14]~40 (
// Equation(s):
// \MUX|saida_MUX[14]~40_combout  = ( \processador|FD|muxULAram|saida_MUX[14]~43_combout  & ( (!\SW[1]~input_o  & !\MUX|saida_MUX[14]~39_combout ) ) ) # ( !\processador|FD|muxULAram|saida_MUX[14]~43_combout  & ( (!\MUX|saida_MUX[14]~39_combout  & 
// ((!\SW[1]~input_o ) # ((!\processador|FD|muxULAram|saida_MUX[1]~17_combout ) # (!\processador|FD|memRAM|ram~48_q )))) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\processador|FD|muxULAram|saida_MUX[1]~17_combout ),
	.datac(!\MUX|saida_MUX[14]~39_combout ),
	.datad(!\processador|FD|memRAM|ram~48_q ),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[14]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[14]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[14]~40 .extended_lut = "off";
defparam \MUX|saida_MUX[14]~40 .lut_mask = 64'hF0E0F0E0A0A0A0A0;
defparam \MUX|saida_MUX[14]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N6
cyclonev_lcell_comb \showHEX3|saida7seg[0]~0 (
// Equation(s):
// \showHEX3|saida7seg[0]~0_combout  = ( \MUX|Equal2~0_combout  & ( \MUX|saida_MUX[14]~40_combout  & ( (!\MUX|saida_MUX[12]~38_combout  & (!\MUX|saida_MUX[15]~75_combout  $ (\processador|FD|fetchInstruction|PC|DOUT[13]~DUPLICATE_q ))) ) ) ) # ( 
// !\MUX|Equal2~0_combout  & ( \MUX|saida_MUX[14]~40_combout  & ( (!\MUX|saida_MUX[12]~38_combout  & (!\MUX|saida_MUX[13]~36_combout  $ (!\MUX|saida_MUX[15]~75_combout ))) ) ) ) # ( \MUX|Equal2~0_combout  & ( !\MUX|saida_MUX[14]~40_combout  & ( 
// (!\processador|FD|fetchInstruction|PC|DOUT[13]~DUPLICATE_q  & (!\MUX|saida_MUX[15]~75_combout  $ (!\MUX|saida_MUX[12]~38_combout ))) ) ) ) # ( !\MUX|Equal2~0_combout  & ( !\MUX|saida_MUX[14]~40_combout  & ( (\MUX|saida_MUX[13]~36_combout  & 
// (!\MUX|saida_MUX[15]~75_combout  $ (!\MUX|saida_MUX[12]~38_combout ))) ) ) )

	.dataa(!\MUX|saida_MUX[13]~36_combout ),
	.datab(!\MUX|saida_MUX[15]~75_combout ),
	.datac(!\MUX|saida_MUX[12]~38_combout ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT[13]~DUPLICATE_q ),
	.datae(!\MUX|Equal2~0_combout ),
	.dataf(!\MUX|saida_MUX[14]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX3|saida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX3|saida7seg[0]~0 .extended_lut = "off";
defparam \showHEX3|saida7seg[0]~0 .lut_mask = 64'h14143C006060C030;
defparam \showHEX3|saida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N44
dffeas \processador|FD|fetchInstruction|PC|DOUT[13] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[13]~18_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[13] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N36
cyclonev_lcell_comb \MUX|saida_MUX[13]~41 (
// Equation(s):
// \MUX|saida_MUX[13]~41_combout  = ( \processador|FD|ULA_bit13|Muxao|saida_MUX~1_combout  & ( \SW[0]~input_o  & ( (!\SW[1]~input_o  & (!\processador|FD|saidaULA_final~0_combout  & ((!\processador|FD|ULA_bit22|Muxao|Equal2~0_combout ) # 
// (\processador|FD|ULA_bit13|Muxao|saida_MUX~0_combout )))) ) ) ) # ( !\processador|FD|ULA_bit13|Muxao|saida_MUX~1_combout  & ( \SW[0]~input_o  & ( (\processador|FD|ULA_bit22|Muxao|Equal2~0_combout  & (!\SW[1]~input_o  & 
// (!\processador|FD|saidaULA_final~0_combout  & \processador|FD|ULA_bit13|Muxao|saida_MUX~0_combout ))) ) ) )

	.dataa(!\processador|FD|ULA_bit22|Muxao|Equal2~0_combout ),
	.datab(!\SW[1]~input_o ),
	.datac(!\processador|FD|saidaULA_final~0_combout ),
	.datad(!\processador|FD|ULA_bit13|Muxao|saida_MUX~0_combout ),
	.datae(!\processador|FD|ULA_bit13|Muxao|saida_MUX~1_combout ),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[13]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[13]~41 .extended_lut = "off";
defparam \MUX|saida_MUX[13]~41 .lut_mask = 64'h00000000004080C0;
defparam \MUX|saida_MUX[13]~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N24
cyclonev_lcell_comb \MUX|saida_MUX[13]~42 (
// Equation(s):
// \MUX|saida_MUX[13]~42_combout  = ( !\processador|FD|muxULAram|saida_MUX[13]~38_combout  & ( \SW[1]~input_o  & ( (!\MUX|saida_MUX[13]~41_combout  & !\processador|FD|muxULAram|saida_MUX[13]~37_combout ) ) ) ) # ( 
// \processador|FD|muxULAram|saida_MUX[13]~38_combout  & ( !\SW[1]~input_o  & ( (!\SW[0]~input_o  & (!\processador|FD|fetchInstruction|PC|DOUT [13])) # (\SW[0]~input_o  & ((!\MUX|saida_MUX[13]~41_combout ))) ) ) ) # ( 
// !\processador|FD|muxULAram|saida_MUX[13]~38_combout  & ( !\SW[1]~input_o  & ( (!\SW[0]~input_o  & (!\processador|FD|fetchInstruction|PC|DOUT [13])) # (\SW[0]~input_o  & ((!\MUX|saida_MUX[13]~41_combout ))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [13]),
	.datab(!\MUX|saida_MUX[13]~41_combout ),
	.datac(!\processador|FD|muxULAram|saida_MUX[13]~37_combout ),
	.datad(!\SW[0]~input_o ),
	.datae(!\processador|FD|muxULAram|saida_MUX[13]~38_combout ),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[13]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[13]~42 .extended_lut = "off";
defparam \MUX|saida_MUX[13]~42 .lut_mask = 64'hAACCAACCC0C00000;
defparam \MUX|saida_MUX[13]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N0
cyclonev_lcell_comb \showHEX3|saida7seg[1]~1 (
// Equation(s):
// \showHEX3|saida7seg[1]~1_combout  = ( !\MUX|saida_MUX[13]~42_combout  & ( \MUX|saida_MUX[14]~40_combout  & ( (!\MUX|saida_MUX[12]~38_combout  & \MUX|saida_MUX[15]~75_combout ) ) ) ) # ( \MUX|saida_MUX[13]~42_combout  & ( !\MUX|saida_MUX[14]~40_combout  & 
// ( !\MUX|saida_MUX[12]~38_combout  $ (\MUX|saida_MUX[15]~75_combout ) ) ) ) # ( !\MUX|saida_MUX[13]~42_combout  & ( !\MUX|saida_MUX[14]~40_combout  & ( (\MUX|saida_MUX[15]~75_combout ) # (\MUX|saida_MUX[12]~38_combout ) ) ) )

	.dataa(!\MUX|saida_MUX[12]~38_combout ),
	.datab(!\MUX|saida_MUX[15]~75_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\MUX|saida_MUX[13]~42_combout ),
	.dataf(!\MUX|saida_MUX[14]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX3|saida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX3|saida7seg[1]~1 .extended_lut = "off";
defparam \showHEX3|saida7seg[1]~1 .lut_mask = 64'h7777999922220000;
defparam \showHEX3|saida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N33
cyclonev_lcell_comb \showHEX3|saida7seg[2]~2 (
// Equation(s):
// \showHEX3|saida7seg[2]~2_combout  = ( \MUX|saida_MUX[13]~42_combout  & ( \MUX|saida_MUX[12]~38_combout  & ( (!\MUX|saida_MUX[14]~40_combout  & \MUX|saida_MUX[15]~75_combout ) ) ) ) # ( !\MUX|saida_MUX[13]~42_combout  & ( \MUX|saida_MUX[12]~38_combout  & ( 
// !\MUX|saida_MUX[14]~40_combout  $ (!\MUX|saida_MUX[15]~75_combout ) ) ) ) # ( !\MUX|saida_MUX[13]~42_combout  & ( !\MUX|saida_MUX[12]~38_combout  & ( (!\MUX|saida_MUX[14]~40_combout  & \MUX|saida_MUX[15]~75_combout ) ) ) )

	.dataa(gnd),
	.datab(!\MUX|saida_MUX[14]~40_combout ),
	.datac(!\MUX|saida_MUX[15]~75_combout ),
	.datad(gnd),
	.datae(!\MUX|saida_MUX[13]~42_combout ),
	.dataf(!\MUX|saida_MUX[12]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX3|saida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX3|saida7seg[2]~2 .extended_lut = "off";
defparam \showHEX3|saida7seg[2]~2 .lut_mask = 64'h0C0C00003C3C0C0C;
defparam \showHEX3|saida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N15
cyclonev_lcell_comb \showHEX3|saida7seg[3]~3 (
// Equation(s):
// \showHEX3|saida7seg[3]~3_combout  = ( \MUX|saida_MUX[13]~42_combout  & ( \MUX|saida_MUX[12]~38_combout  & ( (!\MUX|saida_MUX[14]~40_combout  & !\MUX|saida_MUX[15]~75_combout ) ) ) ) # ( !\MUX|saida_MUX[13]~42_combout  & ( \MUX|saida_MUX[12]~38_combout  & 
// ( (\MUX|saida_MUX[14]~40_combout  & \MUX|saida_MUX[15]~75_combout ) ) ) ) # ( \MUX|saida_MUX[13]~42_combout  & ( !\MUX|saida_MUX[12]~38_combout  & ( (\MUX|saida_MUX[14]~40_combout  & !\MUX|saida_MUX[15]~75_combout ) ) ) ) # ( 
// !\MUX|saida_MUX[13]~42_combout  & ( !\MUX|saida_MUX[12]~38_combout  & ( !\MUX|saida_MUX[14]~40_combout  ) ) )

	.dataa(gnd),
	.datab(!\MUX|saida_MUX[14]~40_combout ),
	.datac(!\MUX|saida_MUX[15]~75_combout ),
	.datad(gnd),
	.datae(!\MUX|saida_MUX[13]~42_combout ),
	.dataf(!\MUX|saida_MUX[12]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX3|saida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX3|saida7seg[3]~3 .extended_lut = "off";
defparam \showHEX3|saida7seg[3]~3 .lut_mask = 64'hCCCC30300303C0C0;
defparam \showHEX3|saida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N18
cyclonev_lcell_comb \MUX|saida_MUX[12]~43 (
// Equation(s):
// \MUX|saida_MUX[12]~43_combout  = ( \SW[0]~input_o  & ( \processador|FD|muxULAram|saida_MUX[12]~40_combout  & ( (!\SW[1]~input_o  & ((!\processador|FD|ULA_bit12|Muxao|saida_MUX~2_combout ) # (\processador|FD|saidaULA_final~0_combout ))) ) ) ) # ( 
// \SW[0]~input_o  & ( !\processador|FD|muxULAram|saida_MUX[12]~40_combout  & ( (!\SW[1]~input_o  & (((!\processador|FD|ULA_bit12|Muxao|saida_MUX~2_combout )) # (\processador|FD|saidaULA_final~0_combout ))) # (\SW[1]~input_o  & 
// (((!\processador|FD|muxULAram|saida_MUX[12]~39_combout )))) ) ) ) # ( !\SW[0]~input_o  & ( !\processador|FD|muxULAram|saida_MUX[12]~40_combout  & ( !\processador|FD|muxULAram|saida_MUX[12]~39_combout  ) ) )

	.dataa(!\processador|FD|saidaULA_final~0_combout ),
	.datab(!\SW[1]~input_o ),
	.datac(!\processador|FD|muxULAram|saida_MUX[12]~39_combout ),
	.datad(!\processador|FD|ULA_bit12|Muxao|saida_MUX~2_combout ),
	.datae(!\SW[0]~input_o ),
	.dataf(!\processador|FD|muxULAram|saida_MUX[12]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[12]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[12]~43 .extended_lut = "off";
defparam \MUX|saida_MUX[12]~43 .lut_mask = 64'hF0F0FC740000CC44;
defparam \MUX|saida_MUX[12]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N24
cyclonev_lcell_comb \showHEX3|saida7seg[4]~4 (
// Equation(s):
// \showHEX3|saida7seg[4]~4_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [12] & ( \MUX|saida_MUX[12]~43_combout  & ( (!\MUX|saida_MUX[13]~42_combout  & (((\MUX|Equal2~0_combout  & !\MUX|saida_MUX[15]~75_combout )))) # (\MUX|saida_MUX[13]~42_combout  
// & ((!\MUX|saida_MUX[14]~40_combout  & ((!\MUX|saida_MUX[15]~75_combout ))) # (\MUX|saida_MUX[14]~40_combout  & (\MUX|Equal2~0_combout )))) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [12] & ( \MUX|saida_MUX[12]~43_combout  & ( 
// (\MUX|saida_MUX[13]~42_combout  & (!\MUX|saida_MUX[14]~40_combout  & !\MUX|saida_MUX[15]~75_combout )) ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT [12] & ( !\MUX|saida_MUX[12]~43_combout  & ( (!\MUX|saida_MUX[15]~75_combout ) # 
// ((\MUX|saida_MUX[13]~42_combout  & \MUX|saida_MUX[14]~40_combout )) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [12] & ( !\MUX|saida_MUX[12]~43_combout  & ( (!\MUX|saida_MUX[13]~42_combout  & (((!\MUX|Equal2~0_combout  & 
// !\MUX|saida_MUX[15]~75_combout )))) # (\MUX|saida_MUX[13]~42_combout  & ((!\MUX|saida_MUX[14]~40_combout  & ((!\MUX|saida_MUX[15]~75_combout ))) # (\MUX|saida_MUX[14]~40_combout  & (!\MUX|Equal2~0_combout )))) ) ) )

	.dataa(!\MUX|saida_MUX[13]~42_combout ),
	.datab(!\MUX|saida_MUX[14]~40_combout ),
	.datac(!\MUX|Equal2~0_combout ),
	.datad(!\MUX|saida_MUX[15]~75_combout ),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT [12]),
	.dataf(!\MUX|saida_MUX[12]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX3|saida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX3|saida7seg[4]~4 .extended_lut = "off";
defparam \showHEX3|saida7seg[4]~4 .lut_mask = 64'hF410FF1144004F01;
defparam \showHEX3|saida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N54
cyclonev_lcell_comb \MUX|saida_MUX[15]~44 (
// Equation(s):
// \MUX|saida_MUX[15]~44_combout  = ( \processador|FD|saidaULA_final~0_combout  & ( \processador|FD|muxULAram|saida_MUX[15]~42_combout  & ( (\SW[0]~input_o  & !\SW[1]~input_o ) ) ) ) # ( !\processador|FD|saidaULA_final~0_combout  & ( 
// \processador|FD|muxULAram|saida_MUX[15]~42_combout  & ( (\SW[0]~input_o  & (!\processador|FD|ULA_bit15|Muxao|saida_MUX~1_combout  & !\SW[1]~input_o )) ) ) ) # ( \processador|FD|saidaULA_final~0_combout  & ( 
// !\processador|FD|muxULAram|saida_MUX[15]~42_combout  & ( (!\processador|FD|muxULAram|saida_MUX[15]~41_combout ) # ((\SW[0]~input_o  & !\SW[1]~input_o )) ) ) ) # ( !\processador|FD|saidaULA_final~0_combout  & ( 
// !\processador|FD|muxULAram|saida_MUX[15]~42_combout  & ( (!\SW[0]~input_o  & (!\processador|FD|muxULAram|saida_MUX[15]~41_combout )) # (\SW[0]~input_o  & ((!\SW[1]~input_o  & ((!\processador|FD|ULA_bit15|Muxao|saida_MUX~1_combout ))) # (\SW[1]~input_o  & 
// (!\processador|FD|muxULAram|saida_MUX[15]~41_combout )))) ) ) )

	.dataa(!\processador|FD|muxULAram|saida_MUX[15]~41_combout ),
	.datab(!\SW[0]~input_o ),
	.datac(!\processador|FD|ULA_bit15|Muxao|saida_MUX~1_combout ),
	.datad(!\SW[1]~input_o ),
	.datae(!\processador|FD|saidaULA_final~0_combout ),
	.dataf(!\processador|FD|muxULAram|saida_MUX[15]~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[15]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[15]~44 .extended_lut = "off";
defparam \MUX|saida_MUX[15]~44 .lut_mask = 64'hB8AABBAA30003300;
defparam \MUX|saida_MUX[15]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N36
cyclonev_lcell_comb \showHEX3|saida7seg[5]~5 (
// Equation(s):
// \showHEX3|saida7seg[5]~5_combout  = ( \MUX|Equal2~0_combout  & ( \MUX|saida_MUX[12]~38_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT [15] & (\MUX|saida_MUX[14]~40_combout  & !\MUX|saida_MUX[13]~42_combout )) ) ) ) # ( !\MUX|Equal2~0_combout  & ( 
// \MUX|saida_MUX[12]~38_combout  & ( (\MUX|saida_MUX[14]~40_combout  & (\MUX|saida_MUX[15]~44_combout  & !\MUX|saida_MUX[13]~42_combout )) ) ) ) # ( \MUX|Equal2~0_combout  & ( !\MUX|saida_MUX[12]~38_combout  & ( !\processador|FD|fetchInstruction|PC|DOUT 
// [15] $ (((!\MUX|saida_MUX[14]~40_combout  & \MUX|saida_MUX[13]~42_combout ))) ) ) ) # ( !\MUX|Equal2~0_combout  & ( !\MUX|saida_MUX[12]~38_combout  & ( !\MUX|saida_MUX[15]~44_combout  $ (((!\MUX|saida_MUX[13]~42_combout ) # (\MUX|saida_MUX[14]~40_combout 
// ))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [15]),
	.datab(!\MUX|saida_MUX[14]~40_combout ),
	.datac(!\MUX|saida_MUX[15]~44_combout ),
	.datad(!\MUX|saida_MUX[13]~42_combout ),
	.datae(!\MUX|Equal2~0_combout ),
	.dataf(!\MUX|saida_MUX[12]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX3|saida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX3|saida7seg[5]~5 .extended_lut = "off";
defparam \showHEX3|saida7seg[5]~5 .lut_mask = 64'h0FC3AA6603002200;
defparam \showHEX3|saida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N42
cyclonev_lcell_comb \showHEX3|saida7seg[6]~6 (
// Equation(s):
// \showHEX3|saida7seg[6]~6_combout  = ( \MUX|saida_MUX[13]~42_combout  & ( \MUX|saida_MUX[14]~40_combout  & ( !\MUX|saida_MUX[15]~75_combout  ) ) ) # ( \MUX|saida_MUX[13]~42_combout  & ( !\MUX|saida_MUX[14]~40_combout  & ( (\MUX|saida_MUX[12]~38_combout  & 
// \MUX|saida_MUX[15]~75_combout ) ) ) ) # ( !\MUX|saida_MUX[13]~42_combout  & ( !\MUX|saida_MUX[14]~40_combout  & ( (!\MUX|saida_MUX[12]~38_combout  & !\MUX|saida_MUX[15]~75_combout ) ) ) )

	.dataa(!\MUX|saida_MUX[12]~38_combout ),
	.datab(!\MUX|saida_MUX[15]~75_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\MUX|saida_MUX[13]~42_combout ),
	.dataf(!\MUX|saida_MUX[14]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX3|saida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX3|saida7seg[6]~6 .extended_lut = "off";
defparam \showHEX3|saida7seg[6]~6 .lut_mask = 64'h888811110000CCCC;
defparam \showHEX3|saida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N24
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[19]~48 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[19]~48_combout  = ( \processador|FD|memRAM|ram~53_q  & ( (!\processador|FD|saidaULA_final[0]~1_combout  & (\processador|UC|palavraControle[1]~0_combout  & ((!\processador|FD|saidaULA_final~0_combout ) # 
// (!\processador|FD|result_slt [0])))) ) )

	.dataa(!\processador|FD|saidaULA_final[0]~1_combout ),
	.datab(!\processador|FD|saidaULA_final~0_combout ),
	.datac(!\processador|FD|result_slt [0]),
	.datad(!\processador|UC|palavraControle[1]~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|memRAM|ram~53_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[19]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[19]~48 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[19]~48 .lut_mask = 64'h0000000000A800A8;
defparam \processador|FD|muxULAram|saida_MUX[19]~48 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N42
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[19]~49 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[19]~49_combout  = ( \processador|FD|memRAM|ram~85_q  & ( \processador|FD|saidaULA_final~0_combout  & ( (\processador|UC|palavraControle[1]~0_combout  & ((\processador|FD|saidaULA_final[0]~1_combout ) # 
// (\processador|FD|result_slt [0]))) ) ) ) # ( \processador|FD|memRAM|ram~85_q  & ( !\processador|FD|saidaULA_final~0_combout  & ( (!\processador|UC|palavraControle[1]~0_combout  & (\processador|FD|ULA_bit19|Muxao|saida_MUX~0_combout )) # 
// (\processador|UC|palavraControle[1]~0_combout  & ((\processador|FD|saidaULA_final[0]~1_combout ))) ) ) ) # ( !\processador|FD|memRAM|ram~85_q  & ( !\processador|FD|saidaULA_final~0_combout  & ( (!\processador|UC|palavraControle[1]~0_combout  & 
// \processador|FD|ULA_bit19|Muxao|saida_MUX~0_combout ) ) ) )

	.dataa(!\processador|FD|result_slt [0]),
	.datab(!\processador|UC|palavraControle[1]~0_combout ),
	.datac(!\processador|FD|ULA_bit19|Muxao|saida_MUX~0_combout ),
	.datad(!\processador|FD|saidaULA_final[0]~1_combout ),
	.datae(!\processador|FD|memRAM|ram~85_q ),
	.dataf(!\processador|FD|saidaULA_final~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[19]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[19]~49 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[19]~49 .lut_mask = 64'h0C0C0C3F00001133;
defparam \processador|FD|muxULAram|saida_MUX[19]~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y2_N48
cyclonev_lcell_comb \MUX|saida_MUX[19]~71 (
// Equation(s):
// \MUX|saida_MUX[19]~71_combout  = ( !\SW[1]~input_o  & ( ((!\SW[0]~input_o  & (((\processador|FD|fetchInstruction|PC|DOUT [19])))) # (\SW[0]~input_o  & (!\processador|FD|saidaULA_final~0_combout  & (\processador|FD|ULA_bit19|Muxao|saida_MUX~0_combout )))) 
// ) ) # ( \SW[1]~input_o  & ( (((\processador|FD|muxULAram|saida_MUX[19]~49_combout )) # (\processador|FD|muxULAram|saida_MUX[19]~48_combout )) ) )

	.dataa(!\processador|FD|saidaULA_final~0_combout ),
	.datab(!\processador|FD|muxULAram|saida_MUX[19]~48_combout ),
	.datac(!\processador|FD|muxULAram|saida_MUX[19]~49_combout ),
	.datad(!\processador|FD|ULA_bit19|Muxao|saida_MUX~0_combout ),
	.datae(!\SW[1]~input_o ),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [19]),
	.datag(!\SW[0]~input_o ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[19]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[19]~71 .extended_lut = "on";
defparam \MUX|saida_MUX[19]~71 .lut_mask = 64'h000A3F3FF0FA3F3F;
defparam \MUX|saida_MUX[19]~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N36
cyclonev_lcell_comb \MUX|saida_MUX[18]~48 (
// Equation(s):
// \MUX|saida_MUX[18]~48_combout  = ( \processador|FD|ULA_bit18|Muxao|saida_MUX~0_combout  & ( (!\SW[1]~input_o  & ((!\SW[0]~input_o  & ((\processador|FD|fetchInstruction|PC|DOUT [18]))) # (\SW[0]~input_o  & (!\processador|FD|saidaULA_final~0_combout )))) ) 
// ) # ( !\processador|FD|ULA_bit18|Muxao|saida_MUX~0_combout  & ( (\processador|FD|fetchInstruction|PC|DOUT [18] & (!\SW[0]~input_o  & !\SW[1]~input_o )) ) )

	.dataa(!\processador|FD|saidaULA_final~0_combout ),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [18]),
	.datac(!\SW[0]~input_o ),
	.datad(!\SW[1]~input_o ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit18|Muxao|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[18]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[18]~48 .extended_lut = "off";
defparam \MUX|saida_MUX[18]~48 .lut_mask = 64'h300030003A003A00;
defparam \MUX|saida_MUX[18]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N18
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[18]~50 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[18]~50_combout  = ( \processador|UC|palavraControle[1]~0_combout  & ( \processador|FD|memRAM|ram~84_q  & ( ((\processador|FD|saidaULA_final~0_combout  & \processador|FD|result_slt [0])) # 
// (\processador|FD|saidaULA_final[0]~1_combout ) ) ) ) # ( !\processador|UC|palavraControle[1]~0_combout  & ( \processador|FD|memRAM|ram~84_q  & ( (!\processador|FD|saidaULA_final~0_combout  & \processador|FD|ULA_bit18|Muxao|saida_MUX~0_combout ) ) ) ) # ( 
// !\processador|UC|palavraControle[1]~0_combout  & ( !\processador|FD|memRAM|ram~84_q  & ( (!\processador|FD|saidaULA_final~0_combout  & \processador|FD|ULA_bit18|Muxao|saida_MUX~0_combout ) ) ) )

	.dataa(!\processador|FD|saidaULA_final[0]~1_combout ),
	.datab(!\processador|FD|saidaULA_final~0_combout ),
	.datac(!\processador|FD|ULA_bit18|Muxao|saida_MUX~0_combout ),
	.datad(!\processador|FD|result_slt [0]),
	.datae(!\processador|UC|palavraControle[1]~0_combout ),
	.dataf(!\processador|FD|memRAM|ram~84_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[18]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[18]~50 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[18]~50 .lut_mask = 64'h0C0C00000C0C5577;
defparam \processador|FD|muxULAram|saida_MUX[18]~50 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N42
cyclonev_lcell_comb \MUX|saida_MUX[18]~49 (
// Equation(s):
// \MUX|saida_MUX[18]~49_combout  = ( \processador|FD|muxULAram|saida_MUX[18]~50_combout  & ( (!\SW[1]~input_o  & !\MUX|saida_MUX[18]~48_combout ) ) ) # ( !\processador|FD|muxULAram|saida_MUX[18]~50_combout  & ( (!\MUX|saida_MUX[18]~48_combout  & 
// ((!\SW[1]~input_o ) # ((!\processador|FD|muxULAram|saida_MUX[1]~17_combout ) # (!\processador|FD|memRAM|ram~52_q )))) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\processador|FD|muxULAram|saida_MUX[1]~17_combout ),
	.datac(!\MUX|saida_MUX[18]~48_combout ),
	.datad(!\processador|FD|memRAM|ram~52_q ),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[18]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[18]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[18]~49 .extended_lut = "off";
defparam \MUX|saida_MUX[18]~49 .lut_mask = 64'hF0E0F0E0A0A0A0A0;
defparam \MUX|saida_MUX[18]~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N3
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[16]~46 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[16]~46_combout  = ( \processador|FD|memRAM|ram~50_q  & ( \processador|FD|result_slt [0] & ( (!\processador|FD|saidaULA_final~0_combout  & (!\processador|FD|saidaULA_final[0]~1_combout  & 
// \processador|UC|palavraControle[1]~0_combout )) ) ) ) # ( \processador|FD|memRAM|ram~50_q  & ( !\processador|FD|result_slt [0] & ( (!\processador|FD|saidaULA_final[0]~1_combout  & \processador|UC|palavraControle[1]~0_combout ) ) ) )

	.dataa(!\processador|FD|saidaULA_final~0_combout ),
	.datab(!\processador|FD|saidaULA_final[0]~1_combout ),
	.datac(!\processador|UC|palavraControle[1]~0_combout ),
	.datad(gnd),
	.datae(!\processador|FD|memRAM|ram~50_q ),
	.dataf(!\processador|FD|result_slt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[16]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[16]~46 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[16]~46 .lut_mask = 64'h00000C0C00000808;
defparam \processador|FD|muxULAram|saida_MUX[16]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N6
cyclonev_lcell_comb \MUX|saida_MUX[16]~46 (
// Equation(s):
// \MUX|saida_MUX[16]~46_combout  = ( !\SW[1]~input_o  & ( (!\processador|FD|saidaULA_final~0_combout  & (\SW[0]~input_o  & ((\processador|FD|ULA_bit16|Muxao|saida_MUX~1_combout ) # (\processador|FD|ULA_bit16|Muxao|saida_MUX~2_combout )))) ) )

	.dataa(!\processador|FD|ULA_bit16|Muxao|saida_MUX~2_combout ),
	.datab(!\processador|FD|ULA_bit16|Muxao|saida_MUX~1_combout ),
	.datac(!\processador|FD|saidaULA_final~0_combout ),
	.datad(!\SW[0]~input_o ),
	.datae(gnd),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[16]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[16]~46 .extended_lut = "off";
defparam \MUX|saida_MUX[16]~46 .lut_mask = 64'h0070007000000000;
defparam \MUX|saida_MUX[16]~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N40
dffeas \processador|FD|memRAM|ram~82DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[16]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~82DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~82DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~82DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N48
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[16]~47 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[16]~47_combout  = ( \processador|FD|memRAM|ram~82DUPLICATE_q  & ( \processador|FD|ULA_bit16|Muxao|saida_MUX~3_combout  & ( (\processador|UC|palavraControle[1]~0_combout  & (((\processador|FD|result_slt [0] & 
// \processador|FD|saidaULA_final~0_combout )) # (\processador|FD|saidaULA_final[0]~1_combout ))) ) ) ) # ( \processador|FD|memRAM|ram~82DUPLICATE_q  & ( !\processador|FD|ULA_bit16|Muxao|saida_MUX~3_combout  & ( (!\processador|UC|palavraControle[1]~0_combout 
//  & (((!\processador|FD|saidaULA_final~0_combout )))) # (\processador|UC|palavraControle[1]~0_combout  & (((\processador|FD|result_slt [0] & \processador|FD|saidaULA_final~0_combout )) # (\processador|FD|saidaULA_final[0]~1_combout ))) ) ) ) # ( 
// !\processador|FD|memRAM|ram~82DUPLICATE_q  & ( !\processador|FD|ULA_bit16|Muxao|saida_MUX~3_combout  & ( (!\processador|UC|palavraControle[1]~0_combout  & !\processador|FD|saidaULA_final~0_combout ) ) ) )

	.dataa(!\processador|FD|result_slt [0]),
	.datab(!\processador|UC|palavraControle[1]~0_combout ),
	.datac(!\processador|FD|saidaULA_final[0]~1_combout ),
	.datad(!\processador|FD|saidaULA_final~0_combout ),
	.datae(!\processador|FD|memRAM|ram~82DUPLICATE_q ),
	.dataf(!\processador|FD|ULA_bit16|Muxao|saida_MUX~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[16]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[16]~47 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[16]~47 .lut_mask = 64'hCC00CF1300000313;
defparam \processador|FD|muxULAram|saida_MUX[16]~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N36
cyclonev_lcell_comb \MUX|saida_MUX[16]~47 (
// Equation(s):
// \MUX|saida_MUX[16]~47_combout  = ( \processador|FD|muxULAram|saida_MUX[16]~47_combout  & ( \SW[0]~input_o  & ( (!\SW[1]~input_o  & !\MUX|saida_MUX[16]~46_combout ) ) ) ) # ( !\processador|FD|muxULAram|saida_MUX[16]~47_combout  & ( \SW[0]~input_o  & ( 
// (!\MUX|saida_MUX[16]~46_combout  & ((!\processador|FD|muxULAram|saida_MUX[16]~46_combout ) # (!\SW[1]~input_o ))) ) ) ) # ( \processador|FD|muxULAram|saida_MUX[16]~47_combout  & ( !\SW[0]~input_o  & ( (!\processador|FD|fetchInstruction|PC|DOUT [16] & 
// !\SW[1]~input_o ) ) ) ) # ( !\processador|FD|muxULAram|saida_MUX[16]~47_combout  & ( !\SW[0]~input_o  & ( (!\SW[1]~input_o  & (((!\processador|FD|fetchInstruction|PC|DOUT [16])))) # (\SW[1]~input_o  & (!\processador|FD|muxULAram|saida_MUX[16]~46_combout  
// & ((!\MUX|saida_MUX[16]~46_combout )))) ) ) )

	.dataa(!\processador|FD|muxULAram|saida_MUX[16]~46_combout ),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [16]),
	.datac(!\SW[1]~input_o ),
	.datad(!\MUX|saida_MUX[16]~46_combout ),
	.datae(!\processador|FD|muxULAram|saida_MUX[16]~47_combout ),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[16]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[16]~47 .extended_lut = "off";
defparam \MUX|saida_MUX[16]~47 .lut_mask = 64'hCAC0C0C0FA00F000;
defparam \MUX|saida_MUX[16]~47 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N24
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[17]~44 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[17]~44_combout  = ( \processador|FD|memRAM|ram~51_q  & ( (\processador|UC|palavraControle[1]~0_combout  & (!\processador|FD|saidaULA_final[0]~1_combout  & ((!\processador|FD|result_slt [0]) # 
// (!\processador|FD|saidaULA_final~0_combout )))) ) )

	.dataa(!\processador|FD|result_slt [0]),
	.datab(!\processador|UC|palavraControle[1]~0_combout ),
	.datac(!\processador|FD|saidaULA_final~0_combout ),
	.datad(!\processador|FD|saidaULA_final[0]~1_combout ),
	.datae(!\processador|FD|memRAM|ram~51_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[17]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[17]~44 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[17]~44 .lut_mask = 64'h0000320000003200;
defparam \processador|FD|muxULAram|saida_MUX[17]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N18
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[17]~45 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[17]~45_combout  = ( \processador|FD|memRAM|ram~83_q  & ( \processador|FD|ULA_bit17|Muxao|saida_MUX~1_combout  & ( (!\processador|UC|palavraControle[1]~0_combout  & (!\processador|FD|saidaULA_final~0_combout )) # 
// (\processador|UC|palavraControle[1]~0_combout  & (((\processador|FD|saidaULA_final~0_combout  & \processador|FD|result_slt [0])) # (\processador|FD|saidaULA_final[0]~1_combout ))) ) ) ) # ( !\processador|FD|memRAM|ram~83_q  & ( 
// \processador|FD|ULA_bit17|Muxao|saida_MUX~1_combout  & ( (!\processador|FD|saidaULA_final~0_combout  & !\processador|UC|palavraControle[1]~0_combout ) ) ) ) # ( \processador|FD|memRAM|ram~83_q  & ( !\processador|FD|ULA_bit17|Muxao|saida_MUX~1_combout  & ( 
// (\processador|UC|palavraControle[1]~0_combout  & (((\processador|FD|saidaULA_final~0_combout  & \processador|FD|result_slt [0])) # (\processador|FD|saidaULA_final[0]~1_combout ))) ) ) )

	.dataa(!\processador|FD|saidaULA_final~0_combout ),
	.datab(!\processador|UC|palavraControle[1]~0_combout ),
	.datac(!\processador|FD|result_slt [0]),
	.datad(!\processador|FD|saidaULA_final[0]~1_combout ),
	.datae(!\processador|FD|memRAM|ram~83_q ),
	.dataf(!\processador|FD|ULA_bit17|Muxao|saida_MUX~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[17]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[17]~45 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[17]~45 .lut_mask = 64'h00000133888889BB;
defparam \processador|FD|muxULAram|saida_MUX[17]~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N42
cyclonev_lcell_comb \MUX|saida_MUX[17]~45 (
// Equation(s):
// \MUX|saida_MUX[17]~45_combout  = ( \processador|FD|saidaULA_final~0_combout  & ( \SW[0]~input_o  & ( (!\SW[1]~input_o ) # ((!\processador|FD|muxULAram|saida_MUX[17]~44_combout  & !\processador|FD|muxULAram|saida_MUX[17]~45_combout )) ) ) ) # ( 
// !\processador|FD|saidaULA_final~0_combout  & ( \SW[0]~input_o  & ( (!\SW[1]~input_o  & (!\processador|FD|ULA_bit17|Muxao|saida_MUX~1_combout )) # (\SW[1]~input_o  & (((!\processador|FD|muxULAram|saida_MUX[17]~44_combout  & 
// !\processador|FD|muxULAram|saida_MUX[17]~45_combout )))) ) ) ) # ( \processador|FD|saidaULA_final~0_combout  & ( !\SW[0]~input_o  & ( (!\processador|FD|muxULAram|saida_MUX[17]~44_combout  & !\processador|FD|muxULAram|saida_MUX[17]~45_combout ) ) ) ) # ( 
// !\processador|FD|saidaULA_final~0_combout  & ( !\SW[0]~input_o  & ( (!\processador|FD|muxULAram|saida_MUX[17]~44_combout  & !\processador|FD|muxULAram|saida_MUX[17]~45_combout ) ) ) )

	.dataa(!\processador|FD|ULA_bit17|Muxao|saida_MUX~1_combout ),
	.datab(!\processador|FD|muxULAram|saida_MUX[17]~44_combout ),
	.datac(!\SW[1]~input_o ),
	.datad(!\processador|FD|muxULAram|saida_MUX[17]~45_combout ),
	.datae(!\processador|FD|saidaULA_final~0_combout ),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[17]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[17]~45 .extended_lut = "off";
defparam \MUX|saida_MUX[17]~45 .lut_mask = 64'hCC00CC00ACA0FCF0;
defparam \MUX|saida_MUX[17]~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y2_N42
cyclonev_lcell_comb \showHEX4|saida7seg[0]~0 (
// Equation(s):
// \showHEX4|saida7seg[0]~0_combout  = ( \MUX|Equal2~0_combout  & ( \processador|FD|fetchInstruction|PC|DOUT [17] & ( (\MUX|saida_MUX[19]~71_combout  & (\MUX|saida_MUX[18]~49_combout  & !\MUX|saida_MUX[16]~47_combout )) ) ) ) # ( !\MUX|Equal2~0_combout  & ( 
// \processador|FD|fetchInstruction|PC|DOUT [17] & ( (!\MUX|saida_MUX[19]~71_combout  & (\MUX|saida_MUX[17]~45_combout  & (!\MUX|saida_MUX[18]~49_combout  $ (!\MUX|saida_MUX[16]~47_combout )))) # (\MUX|saida_MUX[19]~71_combout  & 
// (!\MUX|saida_MUX[16]~47_combout  & (!\MUX|saida_MUX[18]~49_combout  $ (!\MUX|saida_MUX[17]~45_combout )))) ) ) ) # ( \MUX|Equal2~0_combout  & ( !\processador|FD|fetchInstruction|PC|DOUT [17] & ( (!\MUX|saida_MUX[19]~71_combout  & 
// (!\MUX|saida_MUX[18]~49_combout  $ (!\MUX|saida_MUX[16]~47_combout ))) # (\MUX|saida_MUX[19]~71_combout  & (!\MUX|saida_MUX[18]~49_combout  & !\MUX|saida_MUX[16]~47_combout )) ) ) ) # ( !\MUX|Equal2~0_combout  & ( !\processador|FD|fetchInstruction|PC|DOUT 
// [17] & ( (!\MUX|saida_MUX[19]~71_combout  & (\MUX|saida_MUX[17]~45_combout  & (!\MUX|saida_MUX[18]~49_combout  $ (!\MUX|saida_MUX[16]~47_combout )))) # (\MUX|saida_MUX[19]~71_combout  & (!\MUX|saida_MUX[16]~47_combout  & (!\MUX|saida_MUX[18]~49_combout  $ 
// (!\MUX|saida_MUX[17]~45_combout )))) ) ) )

	.dataa(!\MUX|saida_MUX[19]~71_combout ),
	.datab(!\MUX|saida_MUX[18]~49_combout ),
	.datac(!\MUX|saida_MUX[16]~47_combout ),
	.datad(!\MUX|saida_MUX[17]~45_combout ),
	.datae(!\MUX|Equal2~0_combout ),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX4|saida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX4|saida7seg[0]~0 .extended_lut = "off";
defparam \showHEX4|saida7seg[0]~0 .lut_mask = 64'h1068686810681010;
defparam \showHEX4|saida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N57
cyclonev_lcell_comb \processador|FD|ULA_bit17|Muxao|saida_MUX~2 (
// Equation(s):
// \processador|FD|ULA_bit17|Muxao|saida_MUX~2_combout  = ( \processador|FD|ULA_bit16|Muxao|saida_MUX~0_combout  & ( \processador|UC|UC_ULA|ULActrl[0]~1_combout  & ( !\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  $ 
// (((\processador|FD|soma1inv|Add0~29_sumout ) # (\processador|FD|BancoReg|saidaA[17]~10_combout ))) ) ) ) # ( !\processador|FD|ULA_bit16|Muxao|saida_MUX~0_combout  & ( \processador|UC|UC_ULA|ULActrl[0]~1_combout  & ( 
// (!\processador|FD|BancoReg|saidaA[17]~10_combout  & ((!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & (!\processador|FD|soma1inv|Add0~29_sumout  & \processador|FD|ULA_bit16|soma|Add1~0_combout )) # (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & 
// (\processador|FD|soma1inv|Add0~29_sumout )))) # (\processador|FD|BancoReg|saidaA[17]~10_combout  & (((\processador|FD|soma1inv|Add0~29_sumout  & !\processador|FD|ULA_bit16|soma|Add1~0_combout )) # (\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ))) ) ) 
// ) # ( \processador|FD|ULA_bit16|Muxao|saida_MUX~0_combout  & ( !\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ( (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & (!\processador|FD|BancoReg|saidaA[17]~10_combout  $ 
// (\processador|FD|soma1inv|Add0~29_sumout ))) ) ) ) # ( !\processador|FD|ULA_bit16|Muxao|saida_MUX~0_combout  & ( !\processador|UC|UC_ULA|ULActrl[0]~1_combout  & ( (!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout  & 
// (!\processador|FD|BancoReg|saidaA[17]~10_combout  $ (!\processador|FD|soma1inv|Add0~29_sumout  $ (\processador|FD|ULA_bit16|soma|Add1~0_combout )))) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[17]~10_combout ),
	.datab(!\processador|FD|ULA_bit17|Muxao|Equal1~0_combout ),
	.datac(!\processador|FD|soma1inv|Add0~29_sumout ),
	.datad(!\processador|FD|ULA_bit16|soma|Add1~0_combout ),
	.datae(!\processador|FD|ULA_bit16|Muxao|saida_MUX~0_combout ),
	.dataf(!\processador|UC|UC_ULA|ULActrl[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit17|Muxao|saida_MUX~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit17|Muxao|saida_MUX~2 .extended_lut = "off";
defparam \processador|FD|ULA_bit17|Muxao|saida_MUX~2 .lut_mask = 64'h4884848417939393;
defparam \processador|FD|ULA_bit17|Muxao|saida_MUX~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N57
cyclonev_lcell_comb \MUX|saida_MUX[17]~50 (
// Equation(s):
// \MUX|saida_MUX[17]~50_combout  = ( !\processador|FD|saidaULA_final~0_combout  & ( \processador|FD|ULA_bit22|Muxao|Equal2~0_combout  & ( (\SW[0]~input_o  & (!\SW[1]~input_o  & ((\processador|FD|ULA_bit17|Muxao|saida_MUX~0_combout ) # 
// (\processador|FD|ULA_bit17|Muxao|saida_MUX~2_combout )))) ) ) ) # ( !\processador|FD|saidaULA_final~0_combout  & ( !\processador|FD|ULA_bit22|Muxao|Equal2~0_combout  & ( (\SW[0]~input_o  & (\processador|FD|ULA_bit17|Muxao|saida_MUX~2_combout  & 
// !\SW[1]~input_o )) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\processador|FD|ULA_bit17|Muxao|saida_MUX~2_combout ),
	.datac(!\SW[1]~input_o ),
	.datad(!\processador|FD|ULA_bit17|Muxao|saida_MUX~0_combout ),
	.datae(!\processador|FD|saidaULA_final~0_combout ),
	.dataf(!\processador|FD|ULA_bit22|Muxao|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[17]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[17]~50 .extended_lut = "off";
defparam \MUX|saida_MUX[17]~50 .lut_mask = 64'h1010000010500000;
defparam \MUX|saida_MUX[17]~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y2_N12
cyclonev_lcell_comb \MUX|saida_MUX[17]~51 (
// Equation(s):
// \MUX|saida_MUX[17]~51_combout  = ( !\SW[1]~input_o  & ( \MUX|saida_MUX[17]~50_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT [17] & !\SW[0]~input_o ) ) ) ) # ( \SW[1]~input_o  & ( !\MUX|saida_MUX[17]~50_combout  & ( 
// (!\processador|FD|muxULAram|saida_MUX[17]~44_combout  & !\processador|FD|muxULAram|saida_MUX[17]~45_combout ) ) ) ) # ( !\SW[1]~input_o  & ( !\MUX|saida_MUX[17]~50_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT [17]) # (\SW[0]~input_o ) ) ) )

	.dataa(!\processador|FD|muxULAram|saida_MUX[17]~44_combout ),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [17]),
	.datac(!\SW[0]~input_o ),
	.datad(!\processador|FD|muxULAram|saida_MUX[17]~45_combout ),
	.datae(!\SW[1]~input_o ),
	.dataf(!\MUX|saida_MUX[17]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[17]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[17]~51 .extended_lut = "off";
defparam \MUX|saida_MUX[17]~51 .lut_mask = 64'hCFCFAA00C0C00000;
defparam \MUX|saida_MUX[17]~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y2_N9
cyclonev_lcell_comb \showHEX4|saida7seg[1]~1 (
// Equation(s):
// \showHEX4|saida7seg[1]~1_combout  = ( !\MUX|saida_MUX[18]~49_combout  & ( \MUX|saida_MUX[16]~47_combout  & ( (!\MUX|saida_MUX[17]~51_combout ) # (\MUX|saida_MUX[19]~71_combout ) ) ) ) # ( \MUX|saida_MUX[18]~49_combout  & ( !\MUX|saida_MUX[16]~47_combout  
// & ( (!\MUX|saida_MUX[17]~51_combout  & \MUX|saida_MUX[19]~71_combout ) ) ) ) # ( !\MUX|saida_MUX[18]~49_combout  & ( !\MUX|saida_MUX[16]~47_combout  & ( !\MUX|saida_MUX[17]~51_combout  $ (!\MUX|saida_MUX[19]~71_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MUX|saida_MUX[17]~51_combout ),
	.datad(!\MUX|saida_MUX[19]~71_combout ),
	.datae(!\MUX|saida_MUX[18]~49_combout ),
	.dataf(!\MUX|saida_MUX[16]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX4|saida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX4|saida7seg[1]~1 .extended_lut = "off";
defparam \showHEX4|saida7seg[1]~1 .lut_mask = 64'h0FF000F0F0FF0000;
defparam \showHEX4|saida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y2_N24
cyclonev_lcell_comb \showHEX4|saida7seg[2]~2 (
// Equation(s):
// \showHEX4|saida7seg[2]~2_combout  = ( \MUX|saida_MUX[18]~49_combout  & ( \MUX|saida_MUX[16]~47_combout  & ( (!\MUX|saida_MUX[19]~71_combout  & !\MUX|saida_MUX[17]~51_combout ) ) ) ) # ( !\MUX|saida_MUX[18]~49_combout  & ( \MUX|saida_MUX[16]~47_combout  & 
// ( \MUX|saida_MUX[19]~71_combout  ) ) ) # ( !\MUX|saida_MUX[18]~49_combout  & ( !\MUX|saida_MUX[16]~47_combout  & ( (\MUX|saida_MUX[19]~71_combout  & !\MUX|saida_MUX[17]~51_combout ) ) ) )

	.dataa(!\MUX|saida_MUX[19]~71_combout ),
	.datab(!\MUX|saida_MUX[17]~51_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\MUX|saida_MUX[18]~49_combout ),
	.dataf(!\MUX|saida_MUX[16]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX4|saida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX4|saida7seg[2]~2 .extended_lut = "off";
defparam \showHEX4|saida7seg[2]~2 .lut_mask = 64'h4444000055558888;
defparam \showHEX4|saida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y2_N33
cyclonev_lcell_comb \showHEX4|saida7seg[3]~3 (
// Equation(s):
// \showHEX4|saida7seg[3]~3_combout  = ( \MUX|saida_MUX[18]~49_combout  & ( \MUX|saida_MUX[16]~47_combout  & ( (!\MUX|saida_MUX[17]~51_combout  & \MUX|saida_MUX[19]~71_combout ) ) ) ) # ( !\MUX|saida_MUX[18]~49_combout  & ( \MUX|saida_MUX[16]~47_combout  & ( 
// (\MUX|saida_MUX[17]~51_combout  & !\MUX|saida_MUX[19]~71_combout ) ) ) ) # ( \MUX|saida_MUX[18]~49_combout  & ( !\MUX|saida_MUX[16]~47_combout  & ( (\MUX|saida_MUX[17]~51_combout  & !\MUX|saida_MUX[19]~71_combout ) ) ) ) # ( !\MUX|saida_MUX[18]~49_combout 
//  & ( !\MUX|saida_MUX[16]~47_combout  & ( !\MUX|saida_MUX[17]~51_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MUX|saida_MUX[17]~51_combout ),
	.datad(!\MUX|saida_MUX[19]~71_combout ),
	.datae(!\MUX|saida_MUX[18]~49_combout ),
	.dataf(!\MUX|saida_MUX[16]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX4|saida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX4|saida7seg[3]~3 .extended_lut = "off";
defparam \showHEX4|saida7seg[3]~3 .lut_mask = 64'hF0F00F000F0000F0;
defparam \showHEX4|saida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N54
cyclonev_lcell_comb \MUX|saida_MUX[16]~52 (
// Equation(s):
// \MUX|saida_MUX[16]~52_combout  = ( \processador|FD|muxULAram|saida_MUX[16]~47_combout  & ( \SW[0]~input_o  & ( (!\SW[1]~input_o  & ((\processador|FD|ULA_bit16|Muxao|saida_MUX~3_combout ) # (\processador|FD|saidaULA_final~0_combout ))) ) ) ) # ( 
// !\processador|FD|muxULAram|saida_MUX[16]~47_combout  & ( \SW[0]~input_o  & ( (!\SW[1]~input_o  & (((\processador|FD|ULA_bit16|Muxao|saida_MUX~3_combout )) # (\processador|FD|saidaULA_final~0_combout ))) # (\SW[1]~input_o  & 
// (((!\processador|FD|muxULAram|saida_MUX[16]~46_combout )))) ) ) ) # ( !\processador|FD|muxULAram|saida_MUX[16]~47_combout  & ( !\SW[0]~input_o  & ( !\processador|FD|muxULAram|saida_MUX[16]~46_combout  ) ) )

	.dataa(!\processador|FD|saidaULA_final~0_combout ),
	.datab(!\processador|FD|ULA_bit16|Muxao|saida_MUX~3_combout ),
	.datac(!\SW[1]~input_o ),
	.datad(!\processador|FD|muxULAram|saida_MUX[16]~46_combout ),
	.datae(!\processador|FD|muxULAram|saida_MUX[16]~47_combout ),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[16]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[16]~52 .extended_lut = "off";
defparam \MUX|saida_MUX[16]~52 .lut_mask = 64'hFF0000007F707070;
defparam \MUX|saida_MUX[16]~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y2_N36
cyclonev_lcell_comb \showHEX4|saida7seg[4]~4 (
// Equation(s):
// \showHEX4|saida7seg[4]~4_combout  = ( \MUX|saida_MUX[18]~49_combout  & ( \MUX|saida_MUX[19]~71_combout  & ( (\MUX|saida_MUX[17]~51_combout  & ((!\MUX|Equal2~0_combout  & (!\MUX|saida_MUX[16]~52_combout )) # (\MUX|Equal2~0_combout  & 
// ((\processador|FD|fetchInstruction|PC|DOUT [16]))))) ) ) ) # ( \MUX|saida_MUX[18]~49_combout  & ( !\MUX|saida_MUX[19]~71_combout  & ( (!\MUX|Equal2~0_combout  & (!\MUX|saida_MUX[16]~52_combout )) # (\MUX|Equal2~0_combout  & 
// ((\processador|FD|fetchInstruction|PC|DOUT [16]))) ) ) ) # ( !\MUX|saida_MUX[18]~49_combout  & ( !\MUX|saida_MUX[19]~71_combout  & ( ((!\MUX|Equal2~0_combout  & (!\MUX|saida_MUX[16]~52_combout )) # (\MUX|Equal2~0_combout  & 
// ((\processador|FD|fetchInstruction|PC|DOUT [16])))) # (\MUX|saida_MUX[17]~51_combout ) ) ) )

	.dataa(!\MUX|Equal2~0_combout ),
	.datab(!\MUX|saida_MUX[16]~52_combout ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [16]),
	.datad(!\MUX|saida_MUX[17]~51_combout ),
	.datae(!\MUX|saida_MUX[18]~49_combout ),
	.dataf(!\MUX|saida_MUX[19]~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX4|saida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX4|saida7seg[4]~4 .extended_lut = "off";
defparam \showHEX4|saida7seg[4]~4 .lut_mask = 64'h8DFF8D8D0000008D;
defparam \showHEX4|saida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y2_N18
cyclonev_lcell_comb \MUX|saida_MUX[19]~53 (
// Equation(s):
// \MUX|saida_MUX[19]~53_combout  = ( \processador|FD|muxULAram|saida_MUX[19]~49_combout  & ( \processador|FD|ULA_bit19|Muxao|saida_MUX~0_combout  & ( (\SW[0]~input_o  & (\processador|FD|saidaULA_final~0_combout  & !\SW[1]~input_o )) ) ) ) # ( 
// !\processador|FD|muxULAram|saida_MUX[19]~49_combout  & ( \processador|FD|ULA_bit19|Muxao|saida_MUX~0_combout  & ( (!\SW[0]~input_o  & (!\processador|FD|muxULAram|saida_MUX[19]~48_combout )) # (\SW[0]~input_o  & ((!\SW[1]~input_o  & 
// ((\processador|FD|saidaULA_final~0_combout ))) # (\SW[1]~input_o  & (!\processador|FD|muxULAram|saida_MUX[19]~48_combout )))) ) ) ) # ( \processador|FD|muxULAram|saida_MUX[19]~49_combout  & ( !\processador|FD|ULA_bit19|Muxao|saida_MUX~0_combout  & ( 
// (\SW[0]~input_o  & !\SW[1]~input_o ) ) ) ) # ( !\processador|FD|muxULAram|saida_MUX[19]~49_combout  & ( !\processador|FD|ULA_bit19|Muxao|saida_MUX~0_combout  & ( (!\processador|FD|muxULAram|saida_MUX[19]~48_combout ) # ((\SW[0]~input_o  & !\SW[1]~input_o 
// )) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\processador|FD|muxULAram|saida_MUX[19]~48_combout ),
	.datac(!\processador|FD|saidaULA_final~0_combout ),
	.datad(!\SW[1]~input_o ),
	.datae(!\processador|FD|muxULAram|saida_MUX[19]~49_combout ),
	.dataf(!\processador|FD|ULA_bit19|Muxao|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[19]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[19]~53 .extended_lut = "off";
defparam \MUX|saida_MUX[19]~53 .lut_mask = 64'hDDCC55008DCC0500;
defparam \MUX|saida_MUX[19]~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y2_N0
cyclonev_lcell_comb \showHEX4|saida7seg[5]~5 (
// Equation(s):
// \showHEX4|saida7seg[5]~5_combout  = ( \MUX|Equal2~0_combout  & ( \processador|FD|fetchInstruction|PC|DOUT [19] & ( (!\MUX|saida_MUX[18]~49_combout  & (!\MUX|saida_MUX[16]~47_combout  & \MUX|saida_MUX[17]~51_combout )) ) ) ) # ( !\MUX|Equal2~0_combout  & ( 
// \processador|FD|fetchInstruction|PC|DOUT [19] & ( (!\MUX|saida_MUX[18]~49_combout  & (!\MUX|saida_MUX[16]~47_combout  & (!\MUX|saida_MUX[19]~53_combout  $ (!\MUX|saida_MUX[17]~51_combout )))) # (\MUX|saida_MUX[18]~49_combout  & 
// (\MUX|saida_MUX[19]~53_combout  & ((!\MUX|saida_MUX[16]~47_combout ) # (!\MUX|saida_MUX[17]~51_combout )))) ) ) ) # ( \MUX|Equal2~0_combout  & ( !\processador|FD|fetchInstruction|PC|DOUT [19] & ( (!\MUX|saida_MUX[18]~49_combout  & 
// (!\MUX|saida_MUX[16]~47_combout  & !\MUX|saida_MUX[17]~51_combout )) # (\MUX|saida_MUX[18]~49_combout  & ((!\MUX|saida_MUX[16]~47_combout ) # (!\MUX|saida_MUX[17]~51_combout ))) ) ) ) # ( !\MUX|Equal2~0_combout  & ( 
// !\processador|FD|fetchInstruction|PC|DOUT [19] & ( (!\MUX|saida_MUX[18]~49_combout  & (!\MUX|saida_MUX[16]~47_combout  & (!\MUX|saida_MUX[19]~53_combout  $ (!\MUX|saida_MUX[17]~51_combout )))) # (\MUX|saida_MUX[18]~49_combout  & 
// (\MUX|saida_MUX[19]~53_combout  & ((!\MUX|saida_MUX[16]~47_combout ) # (!\MUX|saida_MUX[17]~51_combout )))) ) ) )

	.dataa(!\MUX|saida_MUX[19]~53_combout ),
	.datab(!\MUX|saida_MUX[18]~49_combout ),
	.datac(!\MUX|saida_MUX[16]~47_combout ),
	.datad(!\MUX|saida_MUX[17]~51_combout ),
	.datae(!\MUX|Equal2~0_combout ),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX4|saida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX4|saida7seg[5]~5 .extended_lut = "off";
defparam \showHEX4|saida7seg[5]~5 .lut_mask = 64'h5190F330519000C0;
defparam \showHEX4|saida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y2_N54
cyclonev_lcell_comb \showHEX4|saida7seg[6]~6 (
// Equation(s):
// \showHEX4|saida7seg[6]~6_combout  = ( \MUX|saida_MUX[18]~49_combout  & ( \MUX|saida_MUX[16]~47_combout  & ( (!\MUX|saida_MUX[19]~71_combout  & \MUX|saida_MUX[17]~51_combout ) ) ) ) # ( !\MUX|saida_MUX[18]~49_combout  & ( \MUX|saida_MUX[16]~47_combout  & ( 
// (\MUX|saida_MUX[19]~71_combout  & \MUX|saida_MUX[17]~51_combout ) ) ) ) # ( \MUX|saida_MUX[18]~49_combout  & ( !\MUX|saida_MUX[16]~47_combout  & ( (!\MUX|saida_MUX[19]~71_combout  & \MUX|saida_MUX[17]~51_combout ) ) ) ) # ( !\MUX|saida_MUX[18]~49_combout  
// & ( !\MUX|saida_MUX[16]~47_combout  & ( (!\MUX|saida_MUX[19]~71_combout  & !\MUX|saida_MUX[17]~51_combout ) ) ) )

	.dataa(!\MUX|saida_MUX[19]~71_combout ),
	.datab(!\MUX|saida_MUX[17]~51_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\MUX|saida_MUX[18]~49_combout ),
	.dataf(!\MUX|saida_MUX[16]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX4|saida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX4|saida7seg[6]~6 .extended_lut = "off";
defparam \showHEX4|saida7seg[6]~6 .lut_mask = 64'h8888222211112222;
defparam \showHEX4|saida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N21
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[23]~56 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[23]~56_combout  = ( \processador|FD|memRAM|ram~89_q  & ( \processador|FD|ULA_bit23|Muxao|saida_MUX~0_combout  & ( (!\processador|UC|palavraControle[1]~0_combout  & (!\processador|FD|saidaULA_final~0_combout )) # 
// (\processador|UC|palavraControle[1]~0_combout  & (((\processador|FD|saidaULA_final~0_combout  & \processador|FD|result_slt [0])) # (\processador|FD|saidaULA_final[0]~1_combout ))) ) ) ) # ( !\processador|FD|memRAM|ram~89_q  & ( 
// \processador|FD|ULA_bit23|Muxao|saida_MUX~0_combout  & ( (!\processador|FD|saidaULA_final~0_combout  & !\processador|UC|palavraControle[1]~0_combout ) ) ) ) # ( \processador|FD|memRAM|ram~89_q  & ( !\processador|FD|ULA_bit23|Muxao|saida_MUX~0_combout  & ( 
// (\processador|UC|palavraControle[1]~0_combout  & (((\processador|FD|saidaULA_final~0_combout  & \processador|FD|result_slt [0])) # (\processador|FD|saidaULA_final[0]~1_combout ))) ) ) )

	.dataa(!\processador|FD|saidaULA_final~0_combout ),
	.datab(!\processador|UC|palavraControle[1]~0_combout ),
	.datac(!\processador|FD|saidaULA_final[0]~1_combout ),
	.datad(!\processador|FD|result_slt [0]),
	.datae(!\processador|FD|memRAM|ram~89_q ),
	.dataf(!\processador|FD|ULA_bit23|Muxao|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[23]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[23]~56 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[23]~56 .lut_mask = 64'h0000031388888B9B;
defparam \processador|FD|muxULAram|saida_MUX[23]~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N9
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[23]~55 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[23]~55_combout  = ( \processador|FD|result_slt [0] & ( \processador|UC|palavraControle[1]~0_combout  & ( (\processador|FD|memRAM|ram~57_q  & (!\processador|FD|saidaULA_final~0_combout  & 
// !\processador|FD|saidaULA_final[0]~1_combout )) ) ) ) # ( !\processador|FD|result_slt [0] & ( \processador|UC|palavraControle[1]~0_combout  & ( (\processador|FD|memRAM|ram~57_q  & !\processador|FD|saidaULA_final[0]~1_combout ) ) ) )

	.dataa(!\processador|FD|memRAM|ram~57_q ),
	.datab(!\processador|FD|saidaULA_final~0_combout ),
	.datac(!\processador|FD|saidaULA_final[0]~1_combout ),
	.datad(gnd),
	.datae(!\processador|FD|result_slt [0]),
	.dataf(!\processador|UC|palavraControle[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[23]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[23]~55 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[23]~55 .lut_mask = 64'h0000000050504040;
defparam \processador|FD|muxULAram|saida_MUX[23]~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y2_N18
cyclonev_lcell_comb \MUX|saida_MUX[23]~63 (
// Equation(s):
// \MUX|saida_MUX[23]~63_combout  = ( !\SW[1]~input_o  & ( (!\SW[0]~input_o  & ((((\processador|FD|fetchInstruction|PC|DOUT [23]))))) # (\SW[0]~input_o  & (\processador|FD|ULA_bit23|Muxao|saida_MUX~0_combout  & (!\processador|FD|saidaULA_final~0_combout ))) 
// ) ) # ( \SW[1]~input_o  & ( ((((\processador|FD|muxULAram|saida_MUX[23]~55_combout )) # (\processador|FD|muxULAram|saida_MUX[23]~56_combout ))) ) )

	.dataa(!\processador|FD|ULA_bit23|Muxao|saida_MUX~0_combout ),
	.datab(!\processador|FD|saidaULA_final~0_combout ),
	.datac(!\processador|FD|muxULAram|saida_MUX[23]~56_combout ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [23]),
	.datae(!\SW[1]~input_o ),
	.dataf(!\processador|FD|muxULAram|saida_MUX[23]~55_combout ),
	.datag(!\SW[0]~input_o ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[23]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[23]~63 .extended_lut = "on";
defparam \MUX|saida_MUX[23]~63 .lut_mask = 64'h04F40F0F04F4FFFF;
defparam \MUX|saida_MUX[23]~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N3
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[22]~57 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[22]~57_combout  = ( \processador|FD|memRAM|ram~88_q  & ( \processador|FD|ULA_bit22|Muxao|saida_MUX~1_combout  & ( (!\processador|UC|palavraControle[1]~0_combout  & (((!\processador|FD|saidaULA_final~0_combout )))) # 
// (\processador|UC|palavraControle[1]~0_combout  & (((\processador|FD|saidaULA_final~0_combout  & \processador|FD|result_slt [0])) # (\processador|FD|saidaULA_final[0]~1_combout ))) ) ) ) # ( !\processador|FD|memRAM|ram~88_q  & ( 
// \processador|FD|ULA_bit22|Muxao|saida_MUX~1_combout  & ( (!\processador|UC|palavraControle[1]~0_combout  & !\processador|FD|saidaULA_final~0_combout ) ) ) ) # ( \processador|FD|memRAM|ram~88_q  & ( !\processador|FD|ULA_bit22|Muxao|saida_MUX~1_combout  & ( 
// (\processador|UC|palavraControle[1]~0_combout  & (((\processador|FD|saidaULA_final~0_combout  & \processador|FD|result_slt [0])) # (\processador|FD|saidaULA_final[0]~1_combout ))) ) ) )

	.dataa(!\processador|FD|saidaULA_final[0]~1_combout ),
	.datab(!\processador|UC|palavraControle[1]~0_combout ),
	.datac(!\processador|FD|saidaULA_final~0_combout ),
	.datad(!\processador|FD|result_slt [0]),
	.datae(!\processador|FD|memRAM|ram~88_q ),
	.dataf(!\processador|FD|ULA_bit22|Muxao|saida_MUX~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[22]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[22]~57 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[22]~57 .lut_mask = 64'h00001113C0C0D1D3;
defparam \processador|FD|muxULAram|saida_MUX[22]~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N18
cyclonev_lcell_comb \MUX|saida_MUX[22]~55 (
// Equation(s):
// \MUX|saida_MUX[22]~55_combout  = ( \processador|FD|saidaULA_final~0_combout  & ( (!\SW[0]~input_o  & (\processador|FD|fetchInstruction|PC|DOUT [22] & !\SW[1]~input_o )) ) ) # ( !\processador|FD|saidaULA_final~0_combout  & ( (!\SW[1]~input_o  & 
// ((!\SW[0]~input_o  & (\processador|FD|fetchInstruction|PC|DOUT [22])) # (\SW[0]~input_o  & ((\processador|FD|ULA_bit22|Muxao|saida_MUX~1_combout ))))) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [22]),
	.datac(!\processador|FD|ULA_bit22|Muxao|saida_MUX~1_combout ),
	.datad(!\SW[1]~input_o ),
	.datae(!\processador|FD|saidaULA_final~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[22]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[22]~55 .extended_lut = "off";
defparam \MUX|saida_MUX[22]~55 .lut_mask = 64'h2700220027002200;
defparam \MUX|saida_MUX[22]~55 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N21
cyclonev_lcell_comb \MUX|saida_MUX[22]~56 (
// Equation(s):
// \MUX|saida_MUX[22]~56_combout  = ( !\MUX|saida_MUX[22]~55_combout  & ( (!\SW[1]~input_o ) # ((!\processador|FD|muxULAram|saida_MUX[22]~57_combout  & ((!\processador|FD|muxULAram|saida_MUX[1]~17_combout ) # (!\processador|FD|memRAM|ram~56_q )))) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\processador|FD|muxULAram|saida_MUX[1]~17_combout ),
	.datac(!\processador|FD|muxULAram|saida_MUX[22]~57_combout ),
	.datad(!\processador|FD|memRAM|ram~56_q ),
	.datae(gnd),
	.dataf(!\MUX|saida_MUX[22]~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[22]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[22]~56 .extended_lut = "off";
defparam \MUX|saida_MUX[22]~56 .lut_mask = 64'hFAEAFAEA00000000;
defparam \MUX|saida_MUX[22]~56 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N0
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[21]~51 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[21]~51_combout  = ( \processador|FD|result_slt [0] & ( (\processador|FD|memRAM|ram~55_q  & (\processador|UC|palavraControle[1]~0_combout  & (!\processador|FD|saidaULA_final[0]~1_combout  & 
// !\processador|FD|saidaULA_final~0_combout ))) ) ) # ( !\processador|FD|result_slt [0] & ( (\processador|FD|memRAM|ram~55_q  & (\processador|UC|palavraControle[1]~0_combout  & !\processador|FD|saidaULA_final[0]~1_combout )) ) )

	.dataa(!\processador|FD|memRAM|ram~55_q ),
	.datab(!\processador|UC|palavraControle[1]~0_combout ),
	.datac(!\processador|FD|saidaULA_final[0]~1_combout ),
	.datad(!\processador|FD|saidaULA_final~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|result_slt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[21]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[21]~51 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[21]~51 .lut_mask = 64'h1010101010001000;
defparam \processador|FD|muxULAram|saida_MUX[21]~51 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N21
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[21]~52 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[21]~52_combout  = ( \processador|FD|memRAM|ram~87_q  & ( \processador|FD|ULA_bit21|Muxao|saida_MUX~1_combout  & ( (!\processador|UC|palavraControle[1]~0_combout  & (((!\processador|FD|saidaULA_final~0_combout )))) # 
// (\processador|UC|palavraControle[1]~0_combout  & (((\processador|FD|result_slt [0] & \processador|FD|saidaULA_final~0_combout )) # (\processador|FD|saidaULA_final[0]~1_combout ))) ) ) ) # ( !\processador|FD|memRAM|ram~87_q  & ( 
// \processador|FD|ULA_bit21|Muxao|saida_MUX~1_combout  & ( (!\processador|UC|palavraControle[1]~0_combout  & !\processador|FD|saidaULA_final~0_combout ) ) ) ) # ( \processador|FD|memRAM|ram~87_q  & ( !\processador|FD|ULA_bit21|Muxao|saida_MUX~1_combout  & ( 
// (\processador|UC|palavraControle[1]~0_combout  & (((\processador|FD|result_slt [0] & \processador|FD|saidaULA_final~0_combout )) # (\processador|FD|saidaULA_final[0]~1_combout ))) ) ) )

	.dataa(!\processador|FD|saidaULA_final[0]~1_combout ),
	.datab(!\processador|UC|palavraControle[1]~0_combout ),
	.datac(!\processador|FD|result_slt [0]),
	.datad(!\processador|FD|saidaULA_final~0_combout ),
	.datae(!\processador|FD|memRAM|ram~87_q ),
	.dataf(!\processador|FD|ULA_bit21|Muxao|saida_MUX~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[21]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[21]~52 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[21]~52 .lut_mask = 64'h00001113CC00DD13;
defparam \processador|FD|muxULAram|saida_MUX[21]~52 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N12
cyclonev_lcell_comb \MUX|saida_MUX[21]~54 (
// Equation(s):
// \MUX|saida_MUX[21]~54_combout  = ( \SW[1]~input_o  & ( \processador|FD|ULA_bit21|Muxao|saida_MUX~1_combout  & ( (!\processador|FD|muxULAram|saida_MUX[21]~51_combout  & !\processador|FD|muxULAram|saida_MUX[21]~52_combout ) ) ) ) # ( !\SW[1]~input_o  & ( 
// \processador|FD|ULA_bit21|Muxao|saida_MUX~1_combout  & ( (!\SW[0]~input_o  & (!\processador|FD|muxULAram|saida_MUX[21]~51_combout  & ((!\processador|FD|muxULAram|saida_MUX[21]~52_combout )))) # (\SW[0]~input_o  & 
// (((\processador|FD|saidaULA_final~0_combout )))) ) ) ) # ( \SW[1]~input_o  & ( !\processador|FD|ULA_bit21|Muxao|saida_MUX~1_combout  & ( (!\processador|FD|muxULAram|saida_MUX[21]~51_combout  & !\processador|FD|muxULAram|saida_MUX[21]~52_combout ) ) ) ) # 
// ( !\SW[1]~input_o  & ( !\processador|FD|ULA_bit21|Muxao|saida_MUX~1_combout  & ( ((!\processador|FD|muxULAram|saida_MUX[21]~51_combout  & !\processador|FD|muxULAram|saida_MUX[21]~52_combout )) # (\SW[0]~input_o ) ) ) )

	.dataa(!\processador|FD|muxULAram|saida_MUX[21]~51_combout ),
	.datab(!\processador|FD|saidaULA_final~0_combout ),
	.datac(!\processador|FD|muxULAram|saida_MUX[21]~52_combout ),
	.datad(!\SW[0]~input_o ),
	.datae(!\SW[1]~input_o ),
	.dataf(!\processador|FD|ULA_bit21|Muxao|saida_MUX~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[21]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[21]~54 .extended_lut = "off";
defparam \MUX|saida_MUX[21]~54 .lut_mask = 64'hA0FFA0A0A033A0A0;
defparam \MUX|saida_MUX[21]~54 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N36
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[20]~53 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[20]~53_combout  = ( !\processador|FD|saidaULA_final[0]~1_combout  & ( (\processador|UC|palavraControle[1]~0_combout  & (\processador|FD|memRAM|ram~54_q  & ((!\processador|FD|saidaULA_final~0_combout ) # 
// (!\processador|FD|result_slt [0])))) ) )

	.dataa(!\processador|FD|saidaULA_final~0_combout ),
	.datab(!\processador|UC|palavraControle[1]~0_combout ),
	.datac(!\processador|FD|result_slt [0]),
	.datad(!\processador|FD|memRAM|ram~54_q ),
	.datae(gnd),
	.dataf(!\processador|FD|saidaULA_final[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[20]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[20]~53 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[20]~53 .lut_mask = 64'h0032003200000000;
defparam \processador|FD|muxULAram|saida_MUX[20]~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N54
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[20]~54 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[20]~54_combout  = ( \processador|FD|memRAM|ram~86_q  & ( \processador|FD|ULA_bit20|Muxao|saida_MUX~1_combout  & ( (!\processador|UC|palavraControle[1]~0_combout  & (((!\processador|FD|saidaULA_final~0_combout )))) # 
// (\processador|UC|palavraControle[1]~0_combout  & (((\processador|FD|result_slt [0] & \processador|FD|saidaULA_final~0_combout )) # (\processador|FD|saidaULA_final[0]~1_combout ))) ) ) ) # ( !\processador|FD|memRAM|ram~86_q  & ( 
// \processador|FD|ULA_bit20|Muxao|saida_MUX~1_combout  & ( (!\processador|UC|palavraControle[1]~0_combout  & !\processador|FD|saidaULA_final~0_combout ) ) ) ) # ( \processador|FD|memRAM|ram~86_q  & ( !\processador|FD|ULA_bit20|Muxao|saida_MUX~1_combout  & ( 
// (\processador|UC|palavraControle[1]~0_combout  & (((\processador|FD|result_slt [0] & \processador|FD|saidaULA_final~0_combout )) # (\processador|FD|saidaULA_final[0]~1_combout ))) ) ) )

	.dataa(!\processador|FD|saidaULA_final[0]~1_combout ),
	.datab(!\processador|UC|palavraControle[1]~0_combout ),
	.datac(!\processador|FD|result_slt [0]),
	.datad(!\processador|FD|saidaULA_final~0_combout ),
	.datae(!\processador|FD|memRAM|ram~86_q ),
	.dataf(!\processador|FD|ULA_bit20|Muxao|saida_MUX~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[20]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[20]~54 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[20]~54 .lut_mask = 64'h00001113CC00DD13;
defparam \processador|FD|muxULAram|saida_MUX[20]~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y2_N24
cyclonev_lcell_comb \MUX|saida_MUX[20]~67 (
// Equation(s):
// \MUX|saida_MUX[20]~67_combout  = ( !\SW[1]~input_o  & ( ((!\SW[0]~input_o  & (((\processador|FD|fetchInstruction|PC|DOUT [20])))) # (\SW[0]~input_o  & (!\processador|FD|saidaULA_final~0_combout  & (\processador|FD|ULA_bit20|Muxao|saida_MUX~1_combout )))) 
// ) ) # ( \SW[1]~input_o  & ( (((\processador|FD|muxULAram|saida_MUX[20]~54_combout ))) # (\processador|FD|muxULAram|saida_MUX[20]~53_combout ) ) )

	.dataa(!\processador|FD|muxULAram|saida_MUX[20]~53_combout ),
	.datab(!\processador|FD|saidaULA_final~0_combout ),
	.datac(!\processador|FD|muxULAram|saida_MUX[20]~54_combout ),
	.datad(!\processador|FD|ULA_bit20|Muxao|saida_MUX~1_combout ),
	.datae(!\SW[1]~input_o ),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [20]),
	.datag(!\SW[0]~input_o ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[20]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[20]~67 .extended_lut = "on";
defparam \MUX|saida_MUX[20]~67 .lut_mask = 64'h000C5F5FF0FC5F5F;
defparam \MUX|saida_MUX[20]~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y2_N6
cyclonev_lcell_comb \showHEX5|saida7seg[0]~0 (
// Equation(s):
// \showHEX5|saida7seg[0]~0_combout  = ( \MUX|Equal2~0_combout  & ( \MUX|saida_MUX[20]~67_combout  & ( (!\MUX|saida_MUX[23]~63_combout  & (!\processador|FD|fetchInstruction|PC|DOUT [21] & \MUX|saida_MUX[22]~56_combout )) # (\MUX|saida_MUX[23]~63_combout  & 
// (!\processador|FD|fetchInstruction|PC|DOUT [21] $ (\MUX|saida_MUX[22]~56_combout ))) ) ) ) # ( !\MUX|Equal2~0_combout  & ( \MUX|saida_MUX[20]~67_combout  & ( (!\MUX|saida_MUX[23]~63_combout  & (\MUX|saida_MUX[22]~56_combout  & 
// \MUX|saida_MUX[21]~54_combout )) # (\MUX|saida_MUX[23]~63_combout  & (!\MUX|saida_MUX[22]~56_combout  $ (!\MUX|saida_MUX[21]~54_combout ))) ) ) ) # ( \MUX|Equal2~0_combout  & ( !\MUX|saida_MUX[20]~67_combout  & ( (!\MUX|saida_MUX[23]~63_combout  & 
// (!\processador|FD|fetchInstruction|PC|DOUT [21] & !\MUX|saida_MUX[22]~56_combout )) ) ) ) # ( !\MUX|Equal2~0_combout  & ( !\MUX|saida_MUX[20]~67_combout  & ( (!\MUX|saida_MUX[23]~63_combout  & (!\MUX|saida_MUX[22]~56_combout  & 
// \MUX|saida_MUX[21]~54_combout )) ) ) )

	.dataa(!\MUX|saida_MUX[23]~63_combout ),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [21]),
	.datac(!\MUX|saida_MUX[22]~56_combout ),
	.datad(!\MUX|saida_MUX[21]~54_combout ),
	.datae(!\MUX|Equal2~0_combout ),
	.dataf(!\MUX|saida_MUX[20]~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX5|saida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX5|saida7seg[0]~0 .extended_lut = "off";
defparam \showHEX5|saida7seg[0]~0 .lut_mask = 64'h00A08080055A4949;
defparam \showHEX5|saida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y2_N12
cyclonev_lcell_comb \MUX|saida_MUX[21]~59 (
// Equation(s):
// \MUX|saida_MUX[21]~59_combout  = ( !\SW[1]~input_o  & ( ((!\SW[0]~input_o  & (((\processador|FD|fetchInstruction|PC|DOUT [21])))) # (\SW[0]~input_o  & (!\processador|FD|saidaULA_final~0_combout  & (\processador|FD|ULA_bit21|Muxao|saida_MUX~1_combout )))) 
// ) ) # ( \SW[1]~input_o  & ( (((\processador|FD|muxULAram|saida_MUX[21]~52_combout ))) # (\processador|FD|muxULAram|saida_MUX[21]~51_combout ) ) )

	.dataa(!\processador|FD|muxULAram|saida_MUX[21]~51_combout ),
	.datab(!\processador|FD|saidaULA_final~0_combout ),
	.datac(!\processador|FD|muxULAram|saida_MUX[21]~52_combout ),
	.datad(!\processador|FD|ULA_bit21|Muxao|saida_MUX~1_combout ),
	.datae(!\SW[1]~input_o ),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [21]),
	.datag(!\SW[0]~input_o ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[21]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[21]~59 .extended_lut = "on";
defparam \MUX|saida_MUX[21]~59 .lut_mask = 64'h000C5F5FF0FC5F5F;
defparam \MUX|saida_MUX[21]~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y2_N48
cyclonev_lcell_comb \showHEX5|saida7seg[1]~1 (
// Equation(s):
// \showHEX5|saida7seg[1]~1_combout  = (!\MUX|saida_MUX[21]~59_combout  & (!\MUX|saida_MUX[22]~56_combout  & (!\MUX|saida_MUX[20]~67_combout  $ (!\MUX|saida_MUX[23]~63_combout )))) # (\MUX|saida_MUX[21]~59_combout  & ((!\MUX|saida_MUX[20]~67_combout  & 
// ((!\MUX|saida_MUX[22]~56_combout ))) # (\MUX|saida_MUX[20]~67_combout  & (\MUX|saida_MUX[23]~63_combout ))))

	.dataa(!\MUX|saida_MUX[20]~67_combout ),
	.datab(!\MUX|saida_MUX[21]~59_combout ),
	.datac(!\MUX|saida_MUX[23]~63_combout ),
	.datad(!\MUX|saida_MUX[22]~56_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX5|saida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX5|saida7seg[1]~1 .extended_lut = "off";
defparam \showHEX5|saida7seg[1]~1 .lut_mask = 64'h6B016B016B016B01;
defparam \showHEX5|saida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y2_N51
cyclonev_lcell_comb \showHEX5|saida7seg[2]~2 (
// Equation(s):
// \showHEX5|saida7seg[2]~2_combout  = ( \MUX|saida_MUX[23]~63_combout  & ( (!\MUX|saida_MUX[22]~56_combout  & ((!\MUX|saida_MUX[20]~67_combout ) # (\MUX|saida_MUX[21]~59_combout ))) ) ) # ( !\MUX|saida_MUX[23]~63_combout  & ( (!\MUX|saida_MUX[20]~67_combout 
//  & (\MUX|saida_MUX[21]~59_combout  & \MUX|saida_MUX[22]~56_combout )) ) )

	.dataa(!\MUX|saida_MUX[20]~67_combout ),
	.datab(!\MUX|saida_MUX[21]~59_combout ),
	.datac(gnd),
	.datad(!\MUX|saida_MUX[22]~56_combout ),
	.datae(gnd),
	.dataf(!\MUX|saida_MUX[23]~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX5|saida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX5|saida7seg[2]~2 .extended_lut = "off";
defparam \showHEX5|saida7seg[2]~2 .lut_mask = 64'h00220022BB00BB00;
defparam \showHEX5|saida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y2_N54
cyclonev_lcell_comb \showHEX5|saida7seg[3]~3 (
// Equation(s):
// \showHEX5|saida7seg[3]~3_combout  = (!\MUX|saida_MUX[21]~59_combout  & (!\MUX|saida_MUX[23]~63_combout  & (!\MUX|saida_MUX[20]~67_combout  $ (\MUX|saida_MUX[22]~56_combout )))) # (\MUX|saida_MUX[21]~59_combout  & ((!\MUX|saida_MUX[20]~67_combout  & 
// (\MUX|saida_MUX[23]~63_combout  & \MUX|saida_MUX[22]~56_combout )) # (\MUX|saida_MUX[20]~67_combout  & ((!\MUX|saida_MUX[22]~56_combout )))))

	.dataa(!\MUX|saida_MUX[20]~67_combout ),
	.datab(!\MUX|saida_MUX[21]~59_combout ),
	.datac(!\MUX|saida_MUX[23]~63_combout ),
	.datad(!\MUX|saida_MUX[22]~56_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX5|saida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX5|saida7seg[3]~3 .extended_lut = "off";
defparam \showHEX5|saida7seg[3]~3 .lut_mask = 64'h9142914291429142;
defparam \showHEX5|saida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y2_N0
cyclonev_lcell_comb \MUX|saida_MUX[20]~57 (
// Equation(s):
// \MUX|saida_MUX[20]~57_combout  = ( \processador|FD|muxULAram|saida_MUX[20]~53_combout  & ( \SW[0]~input_o  & ( (!\SW[1]~input_o  & ((!\processador|FD|ULA_bit20|Muxao|saida_MUX~1_combout ) # (\processador|FD|saidaULA_final~0_combout ))) ) ) ) # ( 
// !\processador|FD|muxULAram|saida_MUX[20]~53_combout  & ( \SW[0]~input_o  & ( (!\SW[1]~input_o  & (((!\processador|FD|ULA_bit20|Muxao|saida_MUX~1_combout )) # (\processador|FD|saidaULA_final~0_combout ))) # (\SW[1]~input_o  & 
// (((!\processador|FD|muxULAram|saida_MUX[20]~54_combout )))) ) ) ) # ( !\processador|FD|muxULAram|saida_MUX[20]~53_combout  & ( !\SW[0]~input_o  & ( !\processador|FD|muxULAram|saida_MUX[20]~54_combout  ) ) )

	.dataa(!\processador|FD|saidaULA_final~0_combout ),
	.datab(!\processador|FD|ULA_bit20|Muxao|saida_MUX~1_combout ),
	.datac(!\processador|FD|muxULAram|saida_MUX[20]~54_combout ),
	.datad(!\SW[1]~input_o ),
	.datae(!\processador|FD|muxULAram|saida_MUX[20]~53_combout ),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[20]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[20]~57 .extended_lut = "off";
defparam \MUX|saida_MUX[20]~57 .lut_mask = 64'hF0F00000DDF0DD00;
defparam \MUX|saida_MUX[20]~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y2_N30
cyclonev_lcell_comb \showHEX5|saida7seg[4]~4 (
// Equation(s):
// \showHEX5|saida7seg[4]~4_combout  = ( \MUX|saida_MUX[22]~56_combout  & ( \MUX|saida_MUX[23]~63_combout  & ( (!\MUX|saida_MUX[21]~59_combout  & ((!\MUX|Equal2~0_combout  & ((!\MUX|saida_MUX[20]~57_combout ))) # (\MUX|Equal2~0_combout  & 
// (\processador|FD|fetchInstruction|PC|DOUT [20])))) ) ) ) # ( \MUX|saida_MUX[22]~56_combout  & ( !\MUX|saida_MUX[23]~63_combout  & ( (!\MUX|Equal2~0_combout  & ((!\MUX|saida_MUX[20]~57_combout ))) # (\MUX|Equal2~0_combout  & 
// (\processador|FD|fetchInstruction|PC|DOUT [20])) ) ) ) # ( !\MUX|saida_MUX[22]~56_combout  & ( !\MUX|saida_MUX[23]~63_combout  & ( (!\MUX|saida_MUX[21]~59_combout ) # ((!\MUX|Equal2~0_combout  & ((!\MUX|saida_MUX[20]~57_combout ))) # 
// (\MUX|Equal2~0_combout  & (\processador|FD|fetchInstruction|PC|DOUT [20]))) ) ) )

	.dataa(!\MUX|Equal2~0_combout ),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [20]),
	.datac(!\MUX|saida_MUX[20]~57_combout ),
	.datad(!\MUX|saida_MUX[21]~59_combout ),
	.datae(!\MUX|saida_MUX[22]~56_combout ),
	.dataf(!\MUX|saida_MUX[23]~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX5|saida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX5|saida7seg[4]~4 .extended_lut = "off";
defparam \showHEX5|saida7seg[4]~4 .lut_mask = 64'hFFB1B1B10000B100;
defparam \showHEX5|saida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y2_N36
cyclonev_lcell_comb \MUX|saida_MUX[23]~58 (
// Equation(s):
// \MUX|saida_MUX[23]~58_combout  = ( \processador|FD|ULA_bit23|Muxao|saida_MUX~0_combout  & ( \SW[0]~input_o  & ( (!\SW[1]~input_o  & (((\processador|FD|saidaULA_final~0_combout )))) # (\SW[1]~input_o  & (!\processador|FD|muxULAram|saida_MUX[23]~56_combout  
// & ((!\processador|FD|muxULAram|saida_MUX[23]~55_combout )))) ) ) ) # ( !\processador|FD|ULA_bit23|Muxao|saida_MUX~0_combout  & ( \SW[0]~input_o  & ( (!\SW[1]~input_o ) # ((!\processador|FD|muxULAram|saida_MUX[23]~56_combout  & 
// !\processador|FD|muxULAram|saida_MUX[23]~55_combout )) ) ) ) # ( \processador|FD|ULA_bit23|Muxao|saida_MUX~0_combout  & ( !\SW[0]~input_o  & ( (!\processador|FD|muxULAram|saida_MUX[23]~56_combout  & !\processador|FD|muxULAram|saida_MUX[23]~55_combout ) ) 
// ) ) # ( !\processador|FD|ULA_bit23|Muxao|saida_MUX~0_combout  & ( !\SW[0]~input_o  & ( (!\processador|FD|muxULAram|saida_MUX[23]~56_combout  & !\processador|FD|muxULAram|saida_MUX[23]~55_combout ) ) ) )

	.dataa(!\processador|FD|muxULAram|saida_MUX[23]~56_combout ),
	.datab(!\SW[1]~input_o ),
	.datac(!\processador|FD|saidaULA_final~0_combout ),
	.datad(!\processador|FD|muxULAram|saida_MUX[23]~55_combout ),
	.datae(!\processador|FD|ULA_bit23|Muxao|saida_MUX~0_combout ),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[23]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[23]~58 .extended_lut = "off";
defparam \MUX|saida_MUX[23]~58 .lut_mask = 64'hAA00AA00EECC2E0C;
defparam \MUX|saida_MUX[23]~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y2_N42
cyclonev_lcell_comb \showHEX5|saida7seg[5]~5 (
// Equation(s):
// \showHEX5|saida7seg[5]~5_combout  = ( \MUX|Equal2~0_combout  & ( \MUX|saida_MUX[20]~67_combout  & ( !\processador|FD|fetchInstruction|PC|DOUT [23] $ (((!\MUX|saida_MUX[22]~56_combout  & !\MUX|saida_MUX[21]~59_combout ))) ) ) ) # ( !\MUX|Equal2~0_combout  
// & ( \MUX|saida_MUX[20]~67_combout  & ( !\MUX|saida_MUX[23]~58_combout  $ (((\MUX|saida_MUX[21]~59_combout ) # (\MUX|saida_MUX[22]~56_combout ))) ) ) ) # ( \MUX|Equal2~0_combout  & ( !\MUX|saida_MUX[20]~67_combout  & ( (\MUX|saida_MUX[22]~56_combout  & 
// (\MUX|saida_MUX[21]~59_combout  & !\processador|FD|fetchInstruction|PC|DOUT [23])) ) ) ) # ( !\MUX|Equal2~0_combout  & ( !\MUX|saida_MUX[20]~67_combout  & ( (\MUX|saida_MUX[22]~56_combout  & (\MUX|saida_MUX[21]~59_combout  & \MUX|saida_MUX[23]~58_combout 
// )) ) ) )

	.dataa(!\MUX|saida_MUX[22]~56_combout ),
	.datab(!\MUX|saida_MUX[21]~59_combout ),
	.datac(!\MUX|saida_MUX[23]~58_combout ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [23]),
	.datae(!\MUX|Equal2~0_combout ),
	.dataf(!\MUX|saida_MUX[20]~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX5|saida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX5|saida7seg[5]~5 .extended_lut = "off";
defparam \showHEX5|saida7seg[5]~5 .lut_mask = 64'h0101110087877788;
defparam \showHEX5|saida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y2_N57
cyclonev_lcell_comb \showHEX5|saida7seg[6]~6 (
// Equation(s):
// \showHEX5|saida7seg[6]~6_combout  = ( \MUX|saida_MUX[23]~63_combout  & ( (!\MUX|saida_MUX[20]~67_combout  & (!\MUX|saida_MUX[21]~59_combout  & !\MUX|saida_MUX[22]~56_combout )) ) ) # ( !\MUX|saida_MUX[23]~63_combout  & ( (!\MUX|saida_MUX[21]~59_combout  & 
// ((\MUX|saida_MUX[22]~56_combout ))) # (\MUX|saida_MUX[21]~59_combout  & (\MUX|saida_MUX[20]~67_combout  & !\MUX|saida_MUX[22]~56_combout )) ) )

	.dataa(!\MUX|saida_MUX[20]~67_combout ),
	.datab(!\MUX|saida_MUX[21]~59_combout ),
	.datac(gnd),
	.datad(!\MUX|saida_MUX[22]~56_combout ),
	.datae(gnd),
	.dataf(!\MUX|saida_MUX[23]~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX5|saida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX5|saida7seg[6]~6 .extended_lut = "off";
defparam \showHEX5|saida7seg[6]~6 .lut_mask = 64'h11CC11CC88008800;
defparam \showHEX5|saida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N18
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N52
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N35
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N92
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N75
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X52_Y43_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
