```verilog
assign f = (x[3] & ~x[2]) | (~x[1] & ~x[0]);
```

endmodule