{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.19999,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.2,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 1.16405e-05,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 1.58235e-05,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 4.88199e-06,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 1.58235e-05,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 6.58924,
	"finish__clock__skew__setup": 0.0480181,
	"finish__clock__skew__hold": 0.0480181,
	"finish__timing__drv__max_slew_limit": 0.76955,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.62092,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 8,
	"finish__timing__drv__max_fanout": 17,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00106871,
	"finish__power__switching__total": 0.000217874,
	"finish__power__leakage__total": 8.55363e-07,
	"finish__power__total": 0.00128744,
	"finish__design__io": 45,
	"finish__design__die__area": 36347.4,
	"finish__design__core__area": 33991,
	"finish__design__instance__count": 2376,
	"finish__design__instance__area": 32826.1,
	"finish__design__instance__count__stdcell": 2376,
	"finish__design__instance__area__stdcell": 32826.1,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__utilization": 0.965731,
	"finish__design__instance__utilization__stdcell": 0.965731,
	"finish__flow__warnings__count": 1,
	"finish__flow__errors__count": 0
}