<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4087" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4087{left:783px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4087{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_4087{left:558px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_4087{left:70px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.62px;}
#t5_4087{left:70px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t6_4087{left:70px;bottom:1046px;letter-spacing:-0.15px;word-spacing:-0.69px;}
#t7_4087{left:70px;bottom:1030px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t8_4087{left:98px;bottom:1008px;letter-spacing:-0.11px;}
#t9_4087{left:98px;bottom:990px;letter-spacing:-0.11px;}
#ta_4087{left:146px;bottom:972px;letter-spacing:-0.11px;}
#tb_4087{left:118px;bottom:953px;letter-spacing:-0.11px;}
#tc_4087{left:146px;bottom:935px;letter-spacing:-0.11px;}
#td_4087{left:98px;bottom:917px;letter-spacing:-0.11px;}
#te_4087{left:70px;bottom:892px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tf_4087{left:70px;bottom:868px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#tg_4087{left:70px;bottom:851px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#th_4087{left:70px;bottom:834px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ti_4087{left:70px;bottom:776px;letter-spacing:0.13px;}
#tj_4087{left:152px;bottom:776px;letter-spacing:0.14px;word-spacing:0.01px;}
#tk_4087{left:70px;bottom:752px;letter-spacing:-0.13px;word-spacing:-0.66px;}
#tl_4087{left:70px;bottom:735px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tm_4087{left:70px;bottom:718px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tn_4087{left:70px;bottom:694px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#to_4087{left:70px;bottom:677px;letter-spacing:-0.15px;word-spacing:-1.05px;}
#tp_4087{left:277px;bottom:683px;}
#tq_4087{left:287px;bottom:677px;letter-spacing:-0.14px;word-spacing:-1.13px;}
#tr_4087{left:70px;bottom:660px;letter-spacing:-0.13px;word-spacing:-1.35px;}
#ts_4087{left:70px;bottom:643px;letter-spacing:-0.16px;}
#tt_4087{left:70px;bottom:619px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tu_4087{left:70px;bottom:602px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#tv_4087{left:70px;bottom:585px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tw_4087{left:70px;bottom:561px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tx_4087{left:70px;bottom:544px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#ty_4087{left:70px;bottom:527px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#tz_4087{left:98px;bottom:506px;letter-spacing:-0.12px;word-spacing:1.75px;}
#t10_4087{left:98px;bottom:487px;letter-spacing:-0.12px;word-spacing:1.7px;}
#t11_4087{left:98px;bottom:469px;letter-spacing:-0.12px;word-spacing:1.7px;}
#t12_4087{left:98px;bottom:451px;letter-spacing:-0.13px;word-spacing:0.85px;}
#t13_4087{left:98px;bottom:432px;letter-spacing:-0.12px;word-spacing:1.7px;}
#t14_4087{left:98px;bottom:414px;letter-spacing:-0.1px;}
#t15_4087{left:118px;bottom:396px;letter-spacing:-0.11px;word-spacing:0.38px;}
#t16_4087{left:118px;bottom:377px;letter-spacing:-0.12px;word-spacing:1.14px;}
#t17_4087{left:98px;bottom:359px;letter-spacing:-0.11px;}
#t18_4087{left:98px;bottom:341px;letter-spacing:-0.11px;}
#t19_4087{left:98px;bottom:322px;letter-spacing:-0.11px;}
#t1a_4087{left:118px;bottom:304px;letter-spacing:-0.11px;}
#t1b_4087{left:98px;bottom:286px;letter-spacing:-0.11px;}
#t1c_4087{left:98px;bottom:267px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1d_4087{left:118px;bottom:249px;letter-spacing:-0.12px;}
#t1e_4087{left:98px;bottom:231px;letter-spacing:-0.11px;}
#t1f_4087{left:98px;bottom:212px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1g_4087{left:118px;bottom:194px;letter-spacing:-0.11px;}
#t1h_4087{left:118px;bottom:176px;letter-spacing:-0.11px;}
#t1i_4087{left:70px;bottom:133px;letter-spacing:-0.12px;}
#t1j_4087{left:92px;bottom:133px;letter-spacing:-0.11px;}
#t1k_4087{left:92px;bottom:116px;letter-spacing:-0.11px;}

.s1_4087{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4087{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4087{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_4087{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s5_4087{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_4087{font-size:11px;font-family:Verdana_b5t;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4087" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4087Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4087" style="-webkit-user-select: none;"><object width="935" height="1210" data="4087/4087.svg" type="image/svg+xml" id="pdf4087" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4087" class="t s1_4087">Vol. 3C </span><span id="t2_4087" class="t s1_4087">30-5 </span>
<span id="t3_4087" class="t s2_4087">APIC VIRTUALIZATION AND VIRTUAL INTERRUPTS </span>
<span id="t4_4087" class="t s3_4087">30.1.4, Section 30.1.5, and Section 30.6 for details of when evaluation of pending virtual interrupts is performed. </span>
<span id="t5_4087" class="t s3_4087">No other operations cause the evaluation of pending virtual interrupts, even if they modify RVI or VPPR. </span>
<span id="t6_4087" class="t s3_4087">Evaluation of pending virtual interrupts uses the guest interrupt status (specifically, RVI; see Section 25.4.2). The </span>
<span id="t7_4087" class="t s3_4087">following pseudocode details the evaluation of pending virtual interrupts: </span>
<span id="t8_4087" class="t s4_4087">IF “interrupt-window exiting” is 0 AND </span>
<span id="t9_4087" class="t s4_4087">RVI[7:4] &gt; VPPR[7:4] (see Section 30.1.1 for definition of VPPR) </span>
<span id="ta_4087" class="t s4_4087">THEN recognize a pending virtual interrupt; </span>
<span id="tb_4087" class="t s4_4087">ELSE </span>
<span id="tc_4087" class="t s4_4087">do not recognize a pending virtual interrupt; </span>
<span id="td_4087" class="t s4_4087">FI; </span>
<span id="te_4087" class="t s3_4087">Once recognized, a virtual interrupt may be delivered in VMX non-root operation; see Section 30.2.2. </span>
<span id="tf_4087" class="t s3_4087">Evaluation of pending virtual interrupts is caused only by VM entry, TPR virtualization, EOI virtualization, self-IPI </span>
<span id="tg_4087" class="t s3_4087">virtualization, and posted-interrupt processing. No other operations do so, even if they modify RVI or VPPR. The </span>
<span id="th_4087" class="t s3_4087">logical processor ceases recognition of a pending virtual interrupt following the delivery of a virtual interrupt. </span>
<span id="ti_4087" class="t s5_4087">30.2.2 </span><span id="tj_4087" class="t s5_4087">Virtual-Interrupt Delivery </span>
<span id="tk_4087" class="t s3_4087">If a virtual interrupt has been recognized (see Section 30.2.1), it is delivered at an instruction boundary when the </span>
<span id="tl_4087" class="t s3_4087">following conditions all hold: (1) RFLAGS.IF = 1; (2) there is no blocking by STI; (3) there is no blocking by MOV </span>
<span id="tm_4087" class="t s3_4087">SS or by POP SS; and (4) the “interrupt-window exiting” VM-execution control is 0. </span>
<span id="tn_4087" class="t s3_4087">Virtual-interrupt delivery has the same priority as that of VM exits due to the 1-setting of the “interrupt-window </span>
<span id="to_4087" class="t s3_4087">exiting” VM-execution control. </span>
<span id="tp_4087" class="t s6_4087">2 </span>
<span id="tq_4087" class="t s3_4087">Thus, non-maskable interrupts (NMIs) and higher priority events take priority over </span>
<span id="tr_4087" class="t s3_4087">delivery of a virtual interrupt; delivery of a virtual interrupt takes priority over external interrupts and lower priority </span>
<span id="ts_4087" class="t s3_4087">events. </span>
<span id="tt_4087" class="t s3_4087">Virtual-interrupt delivery wakes a logical processor from the same inactive activity states as would an external </span>
<span id="tu_4087" class="t s3_4087">interrupt. Specifically, it wakes a logical processor from the states entered using the HLT and MWAIT instructions. </span>
<span id="tv_4087" class="t s3_4087">It does not wake a logical processor in the shutdown state or in the wait-for-SIPI state. </span>
<span id="tw_4087" class="t s3_4087">Virtual-interrupt delivery updates the guest interrupt status (both RVI and SVI; see Section 25.4.2) and delivers </span>
<span id="tx_4087" class="t s3_4087">an event within VMX non-root operation without a VM exit. The following pseudocode details the behavior of </span>
<span id="ty_4087" class="t s3_4087">virtual-interrupt delivery (see Section 30.1.1 for definition of VISR, VIRR, and VPPR): </span>
<span id="tz_4087" class="t s4_4087">Vector := RVI; </span>
<span id="t10_4087" class="t s4_4087">VISR[Vector] := 1; </span>
<span id="t11_4087" class="t s4_4087">SVI := Vector; </span>
<span id="t12_4087" class="t s4_4087">VPPR := Vector &amp; F0H; </span>
<span id="t13_4087" class="t s4_4087">VIRR[Vector] := 0; </span>
<span id="t14_4087" class="t s4_4087">IF any bits set in VIRR </span>
<span id="t15_4087" class="t s4_4087">THEN RVI := highest index of bit set in VIRR </span>
<span id="t16_4087" class="t s4_4087">ELSE RVI := 0; </span>
<span id="t17_4087" class="t s4_4087">FI; </span>
<span id="t18_4087" class="t s4_4087">cease recognition of any pending virtual interrupt; </span>
<span id="t19_4087" class="t s4_4087">IF transactional execution is in effect </span>
<span id="t1a_4087" class="t s4_4087">THEN abort transactional execution and transition to a non-transactional execution; </span>
<span id="t1b_4087" class="t s4_4087">FI; </span>
<span id="t1c_4087" class="t s4_4087">IF logical processor is in enclave mode </span>
<span id="t1d_4087" class="t s4_4087">THEN cause an Asynchronous Enclave Exit (AEX) (see Chapter 37, “Enclave Exiting Events”) </span>
<span id="t1e_4087" class="t s4_4087">FI; </span>
<span id="t1f_4087" class="t s4_4087">IF CR4.UINTR = 1 AND IA32_EFER.LMA = 1 AND Vector = UINV </span>
<span id="t1g_4087" class="t s4_4087">THEN virtualize user-interrupt notification identification and processing (see Section 30.2.3) </span>
<span id="t1h_4087" class="t s4_4087">ELSE deliver interrupt with Vector through IDT; </span>
<span id="t1i_4087" class="t s4_4087">2. </span><span id="t1j_4087" class="t s4_4087">A logical processor never recognizes or delivers a virtual interrupt if the “interrupt-window exiting” VM-execution control is 1. </span>
<span id="t1k_4087" class="t s4_4087">Because of this, the relative priority of virtual-interrupt delivery and VM exits due to the 1-setting of that control is not defined. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
