\doxysection{Pwr\+Mod\+Ctl\+\_\+\+Type Struct Reference}
\hypertarget{struct_pwr_mod_ctl___type}{}\label{struct_pwr_mod_ctl___type}\index{PwrModCtl\_Type@{PwrModCtl\_Type}}


Structure type to access the Power Mode Control Registers (PWRMODCTL).  




{\ttfamily \#include $<$core\+\_\+cm55.\+h$>$}

\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__cm85_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga6e00a1731d05b8e7c7f54e3579c123ef}{CPDLPSTATE}}
\item 
\mbox{\hyperlink{core__cm85_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga4c90df242278e2fb87eb6c20956beb1c}{DPDLPSTATE}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Structure type to access the Power Mode Control Registers (PWRMODCTL). 

The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
workspace\+\_\+1.\+18.\+0/me507\+\_\+term\+\_\+project/\+Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{core__cm55_8h}{core\+\_\+cm55.\+h}}\item 
workspace\+\_\+1.\+18.\+0/me507\+\_\+term\+\_\+project/\+Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{core__cm85_8h}{core\+\_\+cm85.\+h}}\end{DoxyCompactItemize}
