

================================================================
== Vivado HLS Report for 'digitrec_VVadd'
================================================================
* Date:           Tue Dec  6 21:54:24 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        1-nn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.06|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   12|   12|   12|   12|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |              |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |- VVadd_pipe  |   10|   10|         1|          1|          1|    10|    yes   |
        +--------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     38|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       0|    256|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      5|
|Register         |        -|      -|       7|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       7|    299|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------+------------------------------+---------+-------+---+-----+
    |             Instance            |            Module            | BRAM_18K| DSP48E| FF| LUT |
    +---------------------------------+------------------------------+---------+-------+---+-----+
    |digitrec_mux_10to1_sel4_32_1_U1  |digitrec_mux_10to1_sel4_32_1  |        0|      0|  0|  128|
    |digitrec_mux_10to1_sel4_32_1_U2  |digitrec_mux_10to1_sel4_32_1  |        0|      0|  0|  128|
    +---------------------------------+------------------------------+---------+-------+---+-----+
    |Total                            |                              |        0|      0|  0|  256|
    +---------------------------------+------------------------------+---------+-------+---+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_225_p2       |     +    |      0|  0|   4|           4|           1|
    |res_d0              |     +    |      0|  0|  32|          32|          32|
    |exitcond_fu_219_p2  |   icmp   |      0|  0|   2|           4|           4|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  38|          40|          37|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |   1|          4|    1|          4|
    |i_reg_208  |   4|          2|    4|          8|
    +-----------+----+-----------+-----+-----------+
    |Total      |   5|          6|    5|         12|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------+---+----+-----+-----------+
    |    Name   | FF| LUT| Bits| Const Bits|
    +-----------+---+----+-----+-----------+
    |ap_CS_fsm  |  3|   0|    3|          0|
    |i_reg_208  |  4|   0|    4|          0|
    +-----------+---+----+-----+-----------+
    |Total      |  7|   0|    7|          0|
    +-----------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+--------------+-----+-----+------------+----------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs | digitrec_VVadd | return value |
|ap_rst        |  in |    1| ap_ctrl_hs | digitrec_VVadd | return value |
|ap_start      |  in |    1| ap_ctrl_hs | digitrec_VVadd | return value |
|ap_done       | out |    1| ap_ctrl_hs | digitrec_VVadd | return value |
|ap_idle       | out |    1| ap_ctrl_hs | digitrec_VVadd | return value |
|ap_ready      | out |    1| ap_ctrl_hs | digitrec_VVadd | return value |
|a_0_read      |  in |   32|   ap_none  |    a_0_read    |    scalar    |
|a_1_read      |  in |   32|   ap_none  |    a_1_read    |    scalar    |
|a_2_read      |  in |   32|   ap_none  |    a_2_read    |    scalar    |
|a_3_read      |  in |   32|   ap_none  |    a_3_read    |    scalar    |
|a_4_read      |  in |   32|   ap_none  |    a_4_read    |    scalar    |
|a_5_read      |  in |   32|   ap_none  |    a_5_read    |    scalar    |
|a_6_read      |  in |   32|   ap_none  |    a_6_read    |    scalar    |
|a_7_read      |  in |   32|   ap_none  |    a_7_read    |    scalar    |
|a_8_read      |  in |   32|   ap_none  |    a_8_read    |    scalar    |
|a_9_read      |  in |   32|   ap_none  |    a_9_read    |    scalar    |
|b_0_read      |  in |   32|   ap_none  |    b_0_read    |    scalar    |
|b_1_read      |  in |   32|   ap_none  |    b_1_read    |    scalar    |
|b_2_read      |  in |   32|   ap_none  |    b_2_read    |    scalar    |
|b_3_read      |  in |   32|   ap_none  |    b_3_read    |    scalar    |
|b_4_read      |  in |   32|   ap_none  |    b_4_read    |    scalar    |
|b_5_read      |  in |   32|   ap_none  |    b_5_read    |    scalar    |
|b_6_read      |  in |   32|   ap_none  |    b_6_read    |    scalar    |
|b_7_read      |  in |   32|   ap_none  |    b_7_read    |    scalar    |
|b_8_read      |  in |   32|   ap_none  |    b_8_read    |    scalar    |
|b_9_read      |  in |   32|   ap_none  |    b_9_read    |    scalar    |
|res_address0  | out |    4|  ap_memory |       res      |     array    |
|res_ce0       | out |    1|  ap_memory |       res      |     array    |
|res_we0       | out |    1|  ap_memory |       res      |     array    |
|res_d0        | out |   32|  ap_memory |       res      |     array    |
+--------------+-----+-----+------------+----------------+--------------+

