Source Block: hdl/projects/ad9625x2_fmc/vc707/system_top.v@233:243@HdlIdDef

  // internal registers

  reg               dma_wr = 'd0;
  reg               dma_sync = 'd0;
  reg     [511:0]   dma_data = 'd0;

  // internal signals

  wire    [ 18:0]   gpio_i;
  wire    [ 18:0]   gpio_o;

Diff Content:
- 238   reg     [511:0]   dma_data = 'd0;
+ 238   reg               adc_wr = 'd0;
+ 238   reg     [511:0]   adc_wdata = 'd0;

Clone Blocks:
Clone Blocks 1:
hdl/projects/ad9625x2_fmc/vc707/system_top.v@232:242
  inout             arst_0;

  // internal registers

  reg               dma_wr = 'd0;
  reg               dma_sync = 'd0;
  reg     [511:0]   dma_data = 'd0;

  // internal signals

  wire    [ 18:0]   gpio_i;

