$date
	Sun Oct 23 05:02:21 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#726661
b10 !
1"
#726662
b10 &
b10 %
1$
#726663
0"
#726666
b1 &
b1 %
1#
#726670
b0 &
0#
b0 %
0$
#1768335
b100 !
1"
#1768338
b100 &
b100 %
1$
#1768339
0"
#1768342
b10 &
b10 %
#1768346
b1 &
b1 %
1#
#1768350
b0 &
0#
b0 %
0$
#2756571
b10110 !
1"
#2756574
b10110 &
b10110 %
1$
#2756575
0"
#2756578
b1011 &
b1011 %
#2756582
b100010 &
b100010 %
#2756586
b10001 &
b10001 %
#2756590
b110100 &
b110100 %
#2756594
b11010 &
b11010 %
#2756598
b1101 &
b1101 %
#2756602
b101000 &
b101000 %
#2756606
b10100 &
b10100 %
#2756610
b1010 &
b1010 %
#2756614
b101 &
b101 %
#2756618
b10000 &
b10000 %
#2756622
b1000 &
b1000 %
#2756626
b100 &
b100 %
#2756630
b10 &
b10 %
#2756634
b1 &
b1 %
1#
#2756638
b0 &
0#
b0 %
0$
#4500012
