|ALU
funct3[0] => Mux0.IN10
funct3[0] => Mux1.IN10
funct3[0] => Mux2.IN10
funct3[0] => Mux3.IN10
funct3[0] => Mux4.IN10
funct3[0] => Mux5.IN10
funct3[0] => Mux6.IN10
funct3[0] => Mux7.IN10
funct3[0] => Mux8.IN10
funct3[0] => Mux9.IN10
funct3[0] => Mux10.IN10
funct3[0] => Mux11.IN10
funct3[0] => Mux12.IN10
funct3[0] => Mux13.IN10
funct3[0] => Mux14.IN10
funct3[0] => Mux15.IN10
funct3[0] => Mux16.IN5
funct3[1] => Mux0.IN9
funct3[1] => Mux1.IN9
funct3[1] => Mux2.IN9
funct3[1] => Mux3.IN9
funct3[1] => Mux4.IN9
funct3[1] => Mux5.IN9
funct3[1] => Mux6.IN9
funct3[1] => Mux7.IN9
funct3[1] => Mux8.IN9
funct3[1] => Mux9.IN9
funct3[1] => Mux10.IN9
funct3[1] => Mux11.IN9
funct3[1] => Mux12.IN9
funct3[1] => Mux13.IN9
funct3[1] => Mux14.IN9
funct3[1] => Mux15.IN9
funct3[1] => Mux16.IN4
funct3[2] => Mux0.IN8
funct3[2] => Mux1.IN8
funct3[2] => Mux2.IN8
funct3[2] => Mux3.IN8
funct3[2] => Mux4.IN8
funct3[2] => Mux5.IN8
funct3[2] => Mux6.IN8
funct3[2] => Mux7.IN8
funct3[2] => Mux8.IN8
funct3[2] => Mux9.IN8
funct3[2] => Mux10.IN8
funct3[2] => Mux11.IN8
funct3[2] => Mux12.IN8
funct3[2] => Mux13.IN8
funct3[2] => Mux14.IN8
funct3[2] => Mux15.IN8
A[0] => Add0.IN16
A[0] => Add1.IN32
A[0] => ALUOUT.IN0
A[0] => ALUOUT.IN0
A[0] => ALUOUT.IN0
A[0] => ShiftLeft0.IN16
A[0] => ShiftRight0.IN16
A[0] => ShiftRight1.IN16
A[0] => Equal0.IN15
A[0] => LessThan0.IN16
A[0] => LessThan1.IN16
A[1] => Add0.IN15
A[1] => Add1.IN31
A[1] => ALUOUT.IN0
A[1] => ALUOUT.IN0
A[1] => ALUOUT.IN0
A[1] => ShiftLeft0.IN15
A[1] => ShiftRight0.IN15
A[1] => ShiftRight1.IN15
A[1] => Equal0.IN14
A[1] => LessThan0.IN15
A[1] => LessThan1.IN15
A[2] => Add0.IN14
A[2] => Add1.IN30
A[2] => ALUOUT.IN0
A[2] => ALUOUT.IN0
A[2] => ALUOUT.IN0
A[2] => ShiftLeft0.IN14
A[2] => ShiftRight0.IN14
A[2] => ShiftRight1.IN14
A[2] => Equal0.IN13
A[2] => LessThan0.IN14
A[2] => LessThan1.IN14
A[3] => Add0.IN13
A[3] => Add1.IN29
A[3] => ALUOUT.IN0
A[3] => ALUOUT.IN0
A[3] => ALUOUT.IN0
A[3] => ShiftLeft0.IN13
A[3] => ShiftRight0.IN13
A[3] => ShiftRight1.IN13
A[3] => Equal0.IN12
A[3] => LessThan0.IN13
A[3] => LessThan1.IN13
A[4] => Add0.IN12
A[4] => Add1.IN28
A[4] => ALUOUT.IN0
A[4] => ALUOUT.IN0
A[4] => ALUOUT.IN0
A[4] => ShiftLeft0.IN12
A[4] => ShiftRight0.IN12
A[4] => ShiftRight1.IN12
A[4] => Equal0.IN11
A[4] => LessThan0.IN12
A[4] => LessThan1.IN12
A[5] => Add0.IN11
A[5] => Add1.IN27
A[5] => ALUOUT.IN0
A[5] => ALUOUT.IN0
A[5] => ALUOUT.IN0
A[5] => ShiftLeft0.IN11
A[5] => ShiftRight0.IN11
A[5] => ShiftRight1.IN11
A[5] => Equal0.IN10
A[5] => LessThan0.IN11
A[5] => LessThan1.IN11
A[6] => Add0.IN10
A[6] => Add1.IN26
A[6] => ALUOUT.IN0
A[6] => ALUOUT.IN0
A[6] => ALUOUT.IN0
A[6] => ShiftLeft0.IN10
A[6] => ShiftRight0.IN10
A[6] => ShiftRight1.IN10
A[6] => Equal0.IN9
A[6] => LessThan0.IN10
A[6] => LessThan1.IN10
A[7] => Add0.IN9
A[7] => Add1.IN25
A[7] => ALUOUT.IN0
A[7] => ALUOUT.IN0
A[7] => ALUOUT.IN0
A[7] => ShiftLeft0.IN9
A[7] => ShiftRight0.IN9
A[7] => ShiftRight1.IN9
A[7] => Equal0.IN8
A[7] => LessThan0.IN9
A[7] => LessThan1.IN9
A[8] => Add0.IN8
A[8] => Add1.IN24
A[8] => ALUOUT.IN0
A[8] => ALUOUT.IN0
A[8] => ALUOUT.IN0
A[8] => ShiftLeft0.IN8
A[8] => ShiftRight0.IN8
A[8] => ShiftRight1.IN8
A[8] => Equal0.IN7
A[8] => LessThan0.IN8
A[8] => LessThan1.IN8
A[9] => Add0.IN7
A[9] => Add1.IN23
A[9] => ALUOUT.IN0
A[9] => ALUOUT.IN0
A[9] => ALUOUT.IN0
A[9] => ShiftLeft0.IN7
A[9] => ShiftRight0.IN7
A[9] => ShiftRight1.IN7
A[9] => Equal0.IN6
A[9] => LessThan0.IN7
A[9] => LessThan1.IN7
A[10] => Add0.IN6
A[10] => Add1.IN22
A[10] => ALUOUT.IN0
A[10] => ALUOUT.IN0
A[10] => ALUOUT.IN0
A[10] => ShiftLeft0.IN6
A[10] => ShiftRight0.IN6
A[10] => ShiftRight1.IN6
A[10] => Equal0.IN5
A[10] => LessThan0.IN6
A[10] => LessThan1.IN6
A[11] => Add0.IN5
A[11] => Add1.IN21
A[11] => ALUOUT.IN0
A[11] => ALUOUT.IN0
A[11] => ALUOUT.IN0
A[11] => ShiftLeft0.IN5
A[11] => ShiftRight0.IN5
A[11] => ShiftRight1.IN5
A[11] => Equal0.IN4
A[11] => LessThan0.IN5
A[11] => LessThan1.IN5
A[12] => Add0.IN4
A[12] => Add1.IN20
A[12] => ALUOUT.IN0
A[12] => ALUOUT.IN0
A[12] => ALUOUT.IN0
A[12] => ShiftLeft0.IN4
A[12] => ShiftRight0.IN4
A[12] => ShiftRight1.IN4
A[12] => Equal0.IN3
A[12] => LessThan0.IN4
A[12] => LessThan1.IN4
A[13] => Add0.IN3
A[13] => Add1.IN19
A[13] => ALUOUT.IN0
A[13] => ALUOUT.IN0
A[13] => ALUOUT.IN0
A[13] => ShiftLeft0.IN3
A[13] => ShiftRight0.IN3
A[13] => ShiftRight1.IN3
A[13] => Equal0.IN2
A[13] => LessThan0.IN3
A[13] => LessThan1.IN3
A[14] => Add0.IN2
A[14] => Add1.IN18
A[14] => ALUOUT.IN0
A[14] => ALUOUT.IN0
A[14] => ALUOUT.IN0
A[14] => ShiftLeft0.IN2
A[14] => ShiftRight0.IN2
A[14] => ShiftRight1.IN2
A[14] => Equal0.IN1
A[14] => LessThan0.IN2
A[14] => LessThan1.IN2
A[15] => Add0.IN1
A[15] => Add1.IN17
A[15] => ALUOUT.IN0
A[15] => ALUOUT.IN0
A[15] => ALUOUT.IN0
A[15] => ShiftLeft0.IN1
A[15] => ShiftRight0.IN1
A[15] => ShiftRight1.IN0
A[15] => ShiftRight1.IN1
A[15] => Equal0.IN0
A[15] => LessThan0.IN1
A[15] => LessThan1.IN1
B[0] => Add0.IN32
B[0] => ALUOUT.IN1
B[0] => ALUOUT.IN1
B[0] => ALUOUT.IN1
B[0] => ShiftLeft0.IN32
B[0] => ShiftRight0.IN32
B[0] => ShiftRight1.IN32
B[0] => Equal0.IN31
B[0] => LessThan0.IN32
B[0] => LessThan1.IN32
B[0] => Add1.IN16
B[1] => Add0.IN31
B[1] => ALUOUT.IN1
B[1] => ALUOUT.IN1
B[1] => ALUOUT.IN1
B[1] => ShiftLeft0.IN31
B[1] => ShiftRight0.IN31
B[1] => ShiftRight1.IN31
B[1] => Equal0.IN30
B[1] => LessThan0.IN31
B[1] => LessThan1.IN31
B[1] => Add1.IN15
B[2] => Add0.IN30
B[2] => ALUOUT.IN1
B[2] => ALUOUT.IN1
B[2] => ALUOUT.IN1
B[2] => ShiftLeft0.IN30
B[2] => ShiftRight0.IN30
B[2] => ShiftRight1.IN30
B[2] => Equal0.IN29
B[2] => LessThan0.IN30
B[2] => LessThan1.IN30
B[2] => Add1.IN14
B[3] => Add0.IN29
B[3] => ALUOUT.IN1
B[3] => ALUOUT.IN1
B[3] => ALUOUT.IN1
B[3] => ShiftLeft0.IN29
B[3] => ShiftRight0.IN29
B[3] => ShiftRight1.IN29
B[3] => Equal0.IN28
B[3] => LessThan0.IN29
B[3] => LessThan1.IN29
B[3] => Add1.IN13
B[4] => Add0.IN28
B[4] => ALUOUT.IN1
B[4] => ALUOUT.IN1
B[4] => ALUOUT.IN1
B[4] => ShiftLeft0.IN28
B[4] => ShiftRight0.IN28
B[4] => ShiftRight1.IN28
B[4] => Equal0.IN27
B[4] => LessThan0.IN28
B[4] => LessThan1.IN28
B[4] => Add1.IN12
B[5] => Add0.IN27
B[5] => ALUOUT.IN1
B[5] => ALUOUT.IN1
B[5] => ALUOUT.IN1
B[5] => ShiftLeft0.IN27
B[5] => ShiftRight0.IN27
B[5] => ShiftRight1.IN27
B[5] => Equal0.IN26
B[5] => LessThan0.IN27
B[5] => LessThan1.IN27
B[5] => Add1.IN11
B[6] => Add0.IN26
B[6] => ALUOUT.IN1
B[6] => ALUOUT.IN1
B[6] => ALUOUT.IN1
B[6] => ShiftLeft0.IN26
B[6] => ShiftRight0.IN26
B[6] => ShiftRight1.IN26
B[6] => Equal0.IN25
B[6] => LessThan0.IN26
B[6] => LessThan1.IN26
B[6] => Add1.IN10
B[7] => Add0.IN25
B[7] => ALUOUT.IN1
B[7] => ALUOUT.IN1
B[7] => ALUOUT.IN1
B[7] => ShiftLeft0.IN25
B[7] => ShiftRight0.IN25
B[7] => ShiftRight1.IN25
B[7] => Equal0.IN24
B[7] => LessThan0.IN25
B[7] => LessThan1.IN25
B[7] => Add1.IN9
B[8] => Add0.IN24
B[8] => ALUOUT.IN1
B[8] => ALUOUT.IN1
B[8] => ALUOUT.IN1
B[8] => ShiftLeft0.IN24
B[8] => ShiftRight0.IN24
B[8] => ShiftRight1.IN24
B[8] => Equal0.IN23
B[8] => LessThan0.IN24
B[8] => LessThan1.IN24
B[8] => Add1.IN8
B[9] => Add0.IN23
B[9] => ALUOUT.IN1
B[9] => ALUOUT.IN1
B[9] => ALUOUT.IN1
B[9] => ShiftLeft0.IN23
B[9] => ShiftRight0.IN23
B[9] => ShiftRight1.IN23
B[9] => Equal0.IN22
B[9] => LessThan0.IN23
B[9] => LessThan1.IN23
B[9] => Add1.IN7
B[10] => Add0.IN22
B[10] => ALUOUT.IN1
B[10] => ALUOUT.IN1
B[10] => ALUOUT.IN1
B[10] => ShiftLeft0.IN22
B[10] => ShiftRight0.IN22
B[10] => ShiftRight1.IN22
B[10] => Equal0.IN21
B[10] => LessThan0.IN22
B[10] => LessThan1.IN22
B[10] => Add1.IN6
B[11] => Add0.IN21
B[11] => ALUOUT.IN1
B[11] => ALUOUT.IN1
B[11] => ALUOUT.IN1
B[11] => ShiftLeft0.IN21
B[11] => ShiftRight0.IN21
B[11] => ShiftRight1.IN21
B[11] => Equal0.IN20
B[11] => LessThan0.IN21
B[11] => LessThan1.IN21
B[11] => Add1.IN5
B[12] => Add0.IN20
B[12] => ALUOUT.IN1
B[12] => ALUOUT.IN1
B[12] => ALUOUT.IN1
B[12] => ShiftLeft0.IN20
B[12] => ShiftRight0.IN20
B[12] => ShiftRight1.IN20
B[12] => Equal0.IN19
B[12] => LessThan0.IN20
B[12] => LessThan1.IN20
B[12] => Add1.IN4
B[13] => Add0.IN19
B[13] => ALUOUT.IN1
B[13] => ALUOUT.IN1
B[13] => ALUOUT.IN1
B[13] => ShiftLeft0.IN19
B[13] => ShiftRight0.IN19
B[13] => ShiftRight1.IN19
B[13] => Equal0.IN18
B[13] => LessThan0.IN19
B[13] => LessThan1.IN19
B[13] => Add1.IN3
B[14] => Add0.IN18
B[14] => ALUOUT.IN1
B[14] => ALUOUT.IN1
B[14] => ALUOUT.IN1
B[14] => ShiftLeft0.IN18
B[14] => ShiftRight0.IN18
B[14] => ShiftRight1.IN18
B[14] => Equal0.IN17
B[14] => LessThan0.IN18
B[14] => LessThan1.IN18
B[14] => Add1.IN2
B[15] => Add0.IN17
B[15] => ALUOUT.IN1
B[15] => ALUOUT.IN1
B[15] => ALUOUT.IN1
B[15] => ShiftLeft0.IN17
B[15] => ShiftRight0.IN17
B[15] => ShiftRight1.IN17
B[15] => Equal0.IN16
B[15] => LessThan0.IN17
B[15] => LessThan1.IN17
B[15] => Add1.IN1
ALUOUT[0] << Mux15.DB_MAX_OUTPUT_PORT_TYPE
ALUOUT[1] << Mux14.DB_MAX_OUTPUT_PORT_TYPE
ALUOUT[2] << Mux13.DB_MAX_OUTPUT_PORT_TYPE
ALUOUT[3] << Mux12.DB_MAX_OUTPUT_PORT_TYPE
ALUOUT[4] << Mux11.DB_MAX_OUTPUT_PORT_TYPE
ALUOUT[5] << Mux10.DB_MAX_OUTPUT_PORT_TYPE
ALUOUT[6] << Mux9.DB_MAX_OUTPUT_PORT_TYPE
ALUOUT[7] << Mux8.DB_MAX_OUTPUT_PORT_TYPE
ALUOUT[8] << Mux7.DB_MAX_OUTPUT_PORT_TYPE
ALUOUT[9] << Mux6.DB_MAX_OUTPUT_PORT_TYPE
ALUOUT[10] << Mux5.DB_MAX_OUTPUT_PORT_TYPE
ALUOUT[11] << Mux4.DB_MAX_OUTPUT_PORT_TYPE
ALUOUT[12] << Mux3.DB_MAX_OUTPUT_PORT_TYPE
ALUOUT[13] << Mux2.DB_MAX_OUTPUT_PORT_TYPE
ALUOUT[14] << Mux1.DB_MAX_OUTPUT_PORT_TYPE
ALUOUT[15] << Mux0.DB_MAX_OUTPUT_PORT_TYPE
cmp << Mux16.DB_MAX_OUTPUT_PORT_TYPE


