

================================================================
== Vitis HLS Report for 'Bert_layer_Pipeline_l_S_i_j_0_i24_l_j23'
================================================================
* Date:           Thu Sep  7 08:45:06 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9224|     9224|  92.240 us|  92.240 us|  9224|  9224|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_i_j_0_i24_l_j23  |     9222|     9222|         8|          1|          1|  9216|       yes|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.77>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%j23 = alloca i32 1"   --->   Operation 11 'alloca' 'j23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i24 = alloca i32 1"   --->   Operation 12 'alloca' 'i24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten14 = alloca i32 1"   --->   Operation 13 'alloca' 'indvar_flatten14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten14"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i24"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %j23"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i26"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten14_load = load i14 %indvar_flatten14" [bert_layer.cpp:499]   --->   Operation 18 'load' 'indvar_flatten14_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (2.20ns)   --->   "%icmp_ln499 = icmp_eq  i14 %indvar_flatten14_load, i14 9216" [bert_layer.cpp:499]   --->   Operation 19 'icmp' 'icmp_ln499' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.81ns)   --->   "%add_ln499_1 = add i14 %indvar_flatten14_load, i14 1" [bert_layer.cpp:499]   --->   Operation 20 'add' 'add_ln499_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln499 = br i1 %icmp_ln499, void %for.inc15.i29, void %for.inc.i34.preheader.exitStub" [bert_layer.cpp:499]   --->   Operation 21 'br' 'br_ln499' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%j23_load = load i10 %j23" [bert_layer.cpp:500]   --->   Operation 22 'load' 'j23_load' <Predicate = (!icmp_ln499)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.77ns)   --->   "%icmp_ln500 = icmp_eq  i10 %j23_load, i10 768" [bert_layer.cpp:500]   --->   Operation 23 'icmp' 'icmp_ln500' <Predicate = (!icmp_ln499)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.68ns)   --->   "%select_ln499 = select i1 %icmp_ln500, i10 0, i10 %j23_load" [bert_layer.cpp:499]   --->   Operation 24 'select' 'select_ln499' <Predicate = (!icmp_ln499)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln500 = zext i10 %select_ln499" [bert_layer.cpp:500]   --->   Operation 25 'zext' 'zext_ln500' <Predicate = (!icmp_ln499)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%v364_0_addr = getelementptr i32 %v364_0, i64 0, i64 %zext_ln500" [bert_layer.cpp:502]   --->   Operation 26 'getelementptr' 'v364_0_addr' <Predicate = (!icmp_ln499)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%v364_1_addr = getelementptr i32 %v364_1, i64 0, i64 %zext_ln500" [bert_layer.cpp:502]   --->   Operation 27 'getelementptr' 'v364_1_addr' <Predicate = (!icmp_ln499)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%v364_2_addr = getelementptr i32 %v364_2, i64 0, i64 %zext_ln500" [bert_layer.cpp:502]   --->   Operation 28 'getelementptr' 'v364_2_addr' <Predicate = (!icmp_ln499)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%v364_3_addr = getelementptr i32 %v364_3, i64 0, i64 %zext_ln500" [bert_layer.cpp:502]   --->   Operation 29 'getelementptr' 'v364_3_addr' <Predicate = (!icmp_ln499)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%v364_4_addr = getelementptr i32 %v364_4, i64 0, i64 %zext_ln500" [bert_layer.cpp:502]   --->   Operation 30 'getelementptr' 'v364_4_addr' <Predicate = (!icmp_ln499)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%v364_5_addr = getelementptr i32 %v364_5, i64 0, i64 %zext_ln500" [bert_layer.cpp:502]   --->   Operation 31 'getelementptr' 'v364_5_addr' <Predicate = (!icmp_ln499)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%v364_6_addr = getelementptr i32 %v364_6, i64 0, i64 %zext_ln500" [bert_layer.cpp:502]   --->   Operation 32 'getelementptr' 'v364_6_addr' <Predicate = (!icmp_ln499)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%v364_7_addr = getelementptr i32 %v364_7, i64 0, i64 %zext_ln500" [bert_layer.cpp:502]   --->   Operation 33 'getelementptr' 'v364_7_addr' <Predicate = (!icmp_ln499)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%v364_8_addr = getelementptr i32 %v364_8, i64 0, i64 %zext_ln500" [bert_layer.cpp:502]   --->   Operation 34 'getelementptr' 'v364_8_addr' <Predicate = (!icmp_ln499)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%v364_9_addr = getelementptr i32 %v364_9, i64 0, i64 %zext_ln500" [bert_layer.cpp:502]   --->   Operation 35 'getelementptr' 'v364_9_addr' <Predicate = (!icmp_ln499)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%v364_10_addr = getelementptr i32 %v364_10, i64 0, i64 %zext_ln500" [bert_layer.cpp:502]   --->   Operation 36 'getelementptr' 'v364_10_addr' <Predicate = (!icmp_ln499)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%v364_11_addr = getelementptr i32 %v364_11, i64 0, i64 %zext_ln500" [bert_layer.cpp:502]   --->   Operation 37 'getelementptr' 'v364_11_addr' <Predicate = (!icmp_ln499)> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (3.25ns)   --->   "%v364_0_load = load i10 %v364_0_addr" [bert_layer.cpp:502]   --->   Operation 38 'load' 'v364_0_load' <Predicate = (!icmp_ln499)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 39 [2/2] (3.25ns)   --->   "%v364_1_load = load i10 %v364_1_addr" [bert_layer.cpp:502]   --->   Operation 39 'load' 'v364_1_load' <Predicate = (!icmp_ln499)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 40 [2/2] (3.25ns)   --->   "%v364_2_load = load i10 %v364_2_addr" [bert_layer.cpp:502]   --->   Operation 40 'load' 'v364_2_load' <Predicate = (!icmp_ln499)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 41 [2/2] (3.25ns)   --->   "%v364_3_load = load i10 %v364_3_addr" [bert_layer.cpp:502]   --->   Operation 41 'load' 'v364_3_load' <Predicate = (!icmp_ln499)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 42 [2/2] (3.25ns)   --->   "%v364_4_load = load i10 %v364_4_addr" [bert_layer.cpp:502]   --->   Operation 42 'load' 'v364_4_load' <Predicate = (!icmp_ln499)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 43 [2/2] (3.25ns)   --->   "%v364_5_load = load i10 %v364_5_addr" [bert_layer.cpp:502]   --->   Operation 43 'load' 'v364_5_load' <Predicate = (!icmp_ln499)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 44 [2/2] (3.25ns)   --->   "%v364_6_load = load i10 %v364_6_addr" [bert_layer.cpp:502]   --->   Operation 44 'load' 'v364_6_load' <Predicate = (!icmp_ln499)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 45 [2/2] (3.25ns)   --->   "%v364_7_load = load i10 %v364_7_addr" [bert_layer.cpp:502]   --->   Operation 45 'load' 'v364_7_load' <Predicate = (!icmp_ln499)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 46 [2/2] (3.25ns)   --->   "%v364_8_load = load i10 %v364_8_addr" [bert_layer.cpp:502]   --->   Operation 46 'load' 'v364_8_load' <Predicate = (!icmp_ln499)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 47 [2/2] (3.25ns)   --->   "%v364_9_load = load i10 %v364_9_addr" [bert_layer.cpp:502]   --->   Operation 47 'load' 'v364_9_load' <Predicate = (!icmp_ln499)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 48 [2/2] (3.25ns)   --->   "%v364_10_load = load i10 %v364_10_addr" [bert_layer.cpp:502]   --->   Operation 48 'load' 'v364_10_load' <Predicate = (!icmp_ln499)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 49 [2/2] (3.25ns)   --->   "%v364_11_load = load i10 %v364_11_addr" [bert_layer.cpp:502]   --->   Operation 49 'load' 'v364_11_load' <Predicate = (!icmp_ln499)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%v360_addr = getelementptr i32 %v360, i64 0, i64 %zext_ln500" [bert_layer.cpp:503]   --->   Operation 50 'getelementptr' 'v360_addr' <Predicate = (!icmp_ln499)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%v360_1_addr = getelementptr i32 %v360_1, i64 0, i64 %zext_ln500" [bert_layer.cpp:503]   --->   Operation 51 'getelementptr' 'v360_1_addr' <Predicate = (!icmp_ln499)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%v360_2_addr = getelementptr i32 %v360_2, i64 0, i64 %zext_ln500" [bert_layer.cpp:503]   --->   Operation 52 'getelementptr' 'v360_2_addr' <Predicate = (!icmp_ln499)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%v360_3_addr = getelementptr i32 %v360_3, i64 0, i64 %zext_ln500" [bert_layer.cpp:503]   --->   Operation 53 'getelementptr' 'v360_3_addr' <Predicate = (!icmp_ln499)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%v360_4_addr = getelementptr i32 %v360_4, i64 0, i64 %zext_ln500" [bert_layer.cpp:503]   --->   Operation 54 'getelementptr' 'v360_4_addr' <Predicate = (!icmp_ln499)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%v360_5_addr = getelementptr i32 %v360_5, i64 0, i64 %zext_ln500" [bert_layer.cpp:503]   --->   Operation 55 'getelementptr' 'v360_5_addr' <Predicate = (!icmp_ln499)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%v360_6_addr = getelementptr i32 %v360_6, i64 0, i64 %zext_ln500" [bert_layer.cpp:503]   --->   Operation 56 'getelementptr' 'v360_6_addr' <Predicate = (!icmp_ln499)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%v360_7_addr = getelementptr i32 %v360_7, i64 0, i64 %zext_ln500" [bert_layer.cpp:503]   --->   Operation 57 'getelementptr' 'v360_7_addr' <Predicate = (!icmp_ln499)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%v360_8_addr = getelementptr i32 %v360_8, i64 0, i64 %zext_ln500" [bert_layer.cpp:503]   --->   Operation 58 'getelementptr' 'v360_8_addr' <Predicate = (!icmp_ln499)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%v360_9_addr = getelementptr i32 %v360_9, i64 0, i64 %zext_ln500" [bert_layer.cpp:503]   --->   Operation 59 'getelementptr' 'v360_9_addr' <Predicate = (!icmp_ln499)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%v360_10_addr = getelementptr i32 %v360_10, i64 0, i64 %zext_ln500" [bert_layer.cpp:503]   --->   Operation 60 'getelementptr' 'v360_10_addr' <Predicate = (!icmp_ln499)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%v360_11_addr = getelementptr i32 %v360_11, i64 0, i64 %zext_ln500" [bert_layer.cpp:503]   --->   Operation 61 'getelementptr' 'v360_11_addr' <Predicate = (!icmp_ln499)> <Delay = 0.00>
ST_1 : Operation 62 [2/2] (3.25ns)   --->   "%v360_load = load i10 %v360_addr" [bert_layer.cpp:503]   --->   Operation 62 'load' 'v360_load' <Predicate = (!icmp_ln499)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 63 [2/2] (3.25ns)   --->   "%v360_1_load = load i10 %v360_1_addr" [bert_layer.cpp:503]   --->   Operation 63 'load' 'v360_1_load' <Predicate = (!icmp_ln499)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 64 [2/2] (3.25ns)   --->   "%v360_2_load = load i10 %v360_2_addr" [bert_layer.cpp:503]   --->   Operation 64 'load' 'v360_2_load' <Predicate = (!icmp_ln499)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 65 [2/2] (3.25ns)   --->   "%v360_3_load = load i10 %v360_3_addr" [bert_layer.cpp:503]   --->   Operation 65 'load' 'v360_3_load' <Predicate = (!icmp_ln499)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 66 [2/2] (3.25ns)   --->   "%v360_4_load = load i10 %v360_4_addr" [bert_layer.cpp:503]   --->   Operation 66 'load' 'v360_4_load' <Predicate = (!icmp_ln499)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 67 [2/2] (3.25ns)   --->   "%v360_5_load = load i10 %v360_5_addr" [bert_layer.cpp:503]   --->   Operation 67 'load' 'v360_5_load' <Predicate = (!icmp_ln499)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 68 [2/2] (3.25ns)   --->   "%v360_6_load = load i10 %v360_6_addr" [bert_layer.cpp:503]   --->   Operation 68 'load' 'v360_6_load' <Predicate = (!icmp_ln499)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 69 [2/2] (3.25ns)   --->   "%v360_7_load = load i10 %v360_7_addr" [bert_layer.cpp:503]   --->   Operation 69 'load' 'v360_7_load' <Predicate = (!icmp_ln499)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 70 [2/2] (3.25ns)   --->   "%v360_8_load = load i10 %v360_8_addr" [bert_layer.cpp:503]   --->   Operation 70 'load' 'v360_8_load' <Predicate = (!icmp_ln499)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 71 [2/2] (3.25ns)   --->   "%v360_9_load = load i10 %v360_9_addr" [bert_layer.cpp:503]   --->   Operation 71 'load' 'v360_9_load' <Predicate = (!icmp_ln499)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 72 [2/2] (3.25ns)   --->   "%v360_10_load = load i10 %v360_10_addr" [bert_layer.cpp:503]   --->   Operation 72 'load' 'v360_10_load' <Predicate = (!icmp_ln499)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 73 [2/2] (3.25ns)   --->   "%v360_11_load = load i10 %v360_11_addr" [bert_layer.cpp:503]   --->   Operation 73 'load' 'v360_11_load' <Predicate = (!icmp_ln499)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 74 [1/1] (1.73ns)   --->   "%add_ln500 = add i10 %select_ln499, i10 1" [bert_layer.cpp:500]   --->   Operation 74 'add' 'add_ln500' <Predicate = (!icmp_ln499)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (1.58ns)   --->   "%store_ln500 = store i14 %add_ln499_1, i14 %indvar_flatten14" [bert_layer.cpp:500]   --->   Operation 75 'store' 'store_ln500' <Predicate = (!icmp_ln499)> <Delay = 1.58>
ST_1 : Operation 76 [1/1] (1.58ns)   --->   "%store_ln500 = store i10 %add_ln500, i10 %j23" [bert_layer.cpp:500]   --->   Operation 76 'store' 'store_ln500' <Predicate = (!icmp_ln499)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.03>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%i24_load = load i4 %i24" [bert_layer.cpp:499]   --->   Operation 77 'load' 'i24_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (1.73ns)   --->   "%add_ln499 = add i4 %i24_load, i4 1" [bert_layer.cpp:499]   --->   Operation 78 'add' 'add_ln499' <Predicate = (icmp_ln500)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (1.02ns)   --->   "%select_ln499_1 = select i1 %icmp_ln500, i4 %add_ln499, i4 %i24_load" [bert_layer.cpp:499]   --->   Operation 79 'select' 'select_ln499_1' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 80 [1/2] (3.25ns)   --->   "%v364_0_load = load i10 %v364_0_addr" [bert_layer.cpp:502]   --->   Operation 80 'load' 'v364_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 81 [1/2] (3.25ns)   --->   "%v364_1_load = load i10 %v364_1_addr" [bert_layer.cpp:502]   --->   Operation 81 'load' 'v364_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 82 [1/2] (3.25ns)   --->   "%v364_2_load = load i10 %v364_2_addr" [bert_layer.cpp:502]   --->   Operation 82 'load' 'v364_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 83 [1/2] (3.25ns)   --->   "%v364_3_load = load i10 %v364_3_addr" [bert_layer.cpp:502]   --->   Operation 83 'load' 'v364_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 84 [1/2] (3.25ns)   --->   "%v364_4_load = load i10 %v364_4_addr" [bert_layer.cpp:502]   --->   Operation 84 'load' 'v364_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 85 [1/2] (3.25ns)   --->   "%v364_5_load = load i10 %v364_5_addr" [bert_layer.cpp:502]   --->   Operation 85 'load' 'v364_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 86 [1/2] (3.25ns)   --->   "%v364_6_load = load i10 %v364_6_addr" [bert_layer.cpp:502]   --->   Operation 86 'load' 'v364_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 87 [1/2] (3.25ns)   --->   "%v364_7_load = load i10 %v364_7_addr" [bert_layer.cpp:502]   --->   Operation 87 'load' 'v364_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 88 [1/2] (3.25ns)   --->   "%v364_8_load = load i10 %v364_8_addr" [bert_layer.cpp:502]   --->   Operation 88 'load' 'v364_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 89 [1/2] (3.25ns)   --->   "%v364_9_load = load i10 %v364_9_addr" [bert_layer.cpp:502]   --->   Operation 89 'load' 'v364_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 90 [1/2] (3.25ns)   --->   "%v364_10_load = load i10 %v364_10_addr" [bert_layer.cpp:502]   --->   Operation 90 'load' 'v364_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 91 [1/2] (3.25ns)   --->   "%v364_11_load = load i10 %v364_11_addr" [bert_layer.cpp:502]   --->   Operation 91 'load' 'v364_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 92 [1/1] (2.78ns)   --->   "%v280 = mux i32 @_ssdm_op_Mux.ap_auto.12float.i4, i32 %v364_0_load, i32 %v364_1_load, i32 %v364_2_load, i32 %v364_3_load, i32 %v364_4_load, i32 %v364_5_load, i32 %v364_6_load, i32 %v364_7_load, i32 %v364_8_load, i32 %v364_9_load, i32 %v364_10_load, i32 %v364_11_load, i4 %select_ln499_1" [bert_layer.cpp:502]   --->   Operation 92 'mux' 'v280' <Predicate = true> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/2] (3.25ns)   --->   "%v360_load = load i10 %v360_addr" [bert_layer.cpp:503]   --->   Operation 93 'load' 'v360_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 94 [1/2] (3.25ns)   --->   "%v360_1_load = load i10 %v360_1_addr" [bert_layer.cpp:503]   --->   Operation 94 'load' 'v360_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 95 [1/2] (3.25ns)   --->   "%v360_2_load = load i10 %v360_2_addr" [bert_layer.cpp:503]   --->   Operation 95 'load' 'v360_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 96 [1/2] (3.25ns)   --->   "%v360_3_load = load i10 %v360_3_addr" [bert_layer.cpp:503]   --->   Operation 96 'load' 'v360_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 97 [1/2] (3.25ns)   --->   "%v360_4_load = load i10 %v360_4_addr" [bert_layer.cpp:503]   --->   Operation 97 'load' 'v360_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 98 [1/2] (3.25ns)   --->   "%v360_5_load = load i10 %v360_5_addr" [bert_layer.cpp:503]   --->   Operation 98 'load' 'v360_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 99 [1/2] (3.25ns)   --->   "%v360_6_load = load i10 %v360_6_addr" [bert_layer.cpp:503]   --->   Operation 99 'load' 'v360_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 100 [1/2] (3.25ns)   --->   "%v360_7_load = load i10 %v360_7_addr" [bert_layer.cpp:503]   --->   Operation 100 'load' 'v360_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 101 [1/2] (3.25ns)   --->   "%v360_8_load = load i10 %v360_8_addr" [bert_layer.cpp:503]   --->   Operation 101 'load' 'v360_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 102 [1/2] (3.25ns)   --->   "%v360_9_load = load i10 %v360_9_addr" [bert_layer.cpp:503]   --->   Operation 102 'load' 'v360_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 103 [1/2] (3.25ns)   --->   "%v360_10_load = load i10 %v360_10_addr" [bert_layer.cpp:503]   --->   Operation 103 'load' 'v360_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 104 [1/2] (3.25ns)   --->   "%v360_11_load = load i10 %v360_11_addr" [bert_layer.cpp:503]   --->   Operation 104 'load' 'v360_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 105 [1/1] (2.78ns)   --->   "%v281 = mux i32 @_ssdm_op_Mux.ap_auto.12float.i4, i32 %v360_load, i32 %v360_1_load, i32 %v360_2_load, i32 %v360_3_load, i32 %v360_4_load, i32 %v360_5_load, i32 %v360_6_load, i32 %v360_7_load, i32 %v360_8_load, i32 %v360_9_load, i32 %v360_10_load, i32 %v360_11_load, i4 %select_ln499_1" [bert_layer.cpp:503]   --->   Operation 105 'mux' 'v281' <Predicate = true> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.95ns)   --->   "%switch_ln505 = switch i4 %select_ln499_1, void %arrayidx143.i23103.case.11, i4 0, void %arrayidx143.i23103.case.0, i4 1, void %arrayidx143.i23103.case.1, i4 2, void %arrayidx143.i23103.case.2, i4 3, void %arrayidx143.i23103.case.3, i4 4, void %arrayidx143.i23103.case.4, i4 5, void %arrayidx143.i23103.case.5, i4 6, void %arrayidx143.i23103.case.6, i4 7, void %arrayidx143.i23103.case.7, i4 8, void %arrayidx143.i23103.case.8, i4 9, void %arrayidx143.i23103.case.9, i4 10, void %arrayidx143.i23103.case.10" [bert_layer.cpp:505]   --->   Operation 106 'switch' 'switch_ln505' <Predicate = true> <Delay = 0.95>
ST_2 : Operation 107 [1/1] (1.58ns)   --->   "%store_ln500 = store i4 %select_ln499_1, i4 %i24" [bert_layer.cpp:500]   --->   Operation 107 'store' 'store_ln500' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln500 = br void %for.inc.i26" [bert_layer.cpp:500]   --->   Operation 108 'br' 'br_ln500' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.25>
ST_3 : Operation 109 [5/5] (7.25ns)   --->   "%v282 = fadd i32 %v280, i32 %v281" [bert_layer.cpp:504]   --->   Operation 109 'fadd' 'v282' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.25>
ST_4 : Operation 110 [4/5] (7.25ns)   --->   "%v282 = fadd i32 %v280, i32 %v281" [bert_layer.cpp:504]   --->   Operation 110 'fadd' 'v282' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.25>
ST_5 : Operation 111 [3/5] (7.25ns)   --->   "%v282 = fadd i32 %v280, i32 %v281" [bert_layer.cpp:504]   --->   Operation 111 'fadd' 'v282' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.25>
ST_6 : Operation 112 [2/5] (7.25ns)   --->   "%v282 = fadd i32 %v280, i32 %v281" [bert_layer.cpp:504]   --->   Operation 112 'fadd' 'v282' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 113 [1/5] (7.25ns)   --->   "%v282 = fadd i32 %v280, i32 %v281" [bert_layer.cpp:504]   --->   Operation 113 'fadd' 'v282' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 154 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 154 'ret' 'ret_ln0' <Predicate = (icmp_ln499)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_S_i_j_0_i24_l_j23_str"   --->   Operation 114 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9216, i64 9216, i64 9216"   --->   Operation 115 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%specpipeline_ln501 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_43" [bert_layer.cpp:501]   --->   Operation 116 'specpipeline' 'specpipeline_ln501' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%specloopname_ln500 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35" [bert_layer.cpp:500]   --->   Operation 117 'specloopname' 'specloopname_ln500' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%v365_addr = getelementptr i32 %v365, i64 0, i64 %zext_ln500" [bert_layer.cpp:505]   --->   Operation 118 'getelementptr' 'v365_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%v365_1_addr = getelementptr i32 %v365_1, i64 0, i64 %zext_ln500" [bert_layer.cpp:505]   --->   Operation 119 'getelementptr' 'v365_1_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%v365_2_addr = getelementptr i32 %v365_2, i64 0, i64 %zext_ln500" [bert_layer.cpp:505]   --->   Operation 120 'getelementptr' 'v365_2_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%v365_3_addr = getelementptr i32 %v365_3, i64 0, i64 %zext_ln500" [bert_layer.cpp:505]   --->   Operation 121 'getelementptr' 'v365_3_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%v365_4_addr = getelementptr i32 %v365_4, i64 0, i64 %zext_ln500" [bert_layer.cpp:505]   --->   Operation 122 'getelementptr' 'v365_4_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%v365_5_addr = getelementptr i32 %v365_5, i64 0, i64 %zext_ln500" [bert_layer.cpp:505]   --->   Operation 123 'getelementptr' 'v365_5_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%v365_6_addr = getelementptr i32 %v365_6, i64 0, i64 %zext_ln500" [bert_layer.cpp:505]   --->   Operation 124 'getelementptr' 'v365_6_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%v365_7_addr = getelementptr i32 %v365_7, i64 0, i64 %zext_ln500" [bert_layer.cpp:505]   --->   Operation 125 'getelementptr' 'v365_7_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%v365_8_addr = getelementptr i32 %v365_8, i64 0, i64 %zext_ln500" [bert_layer.cpp:505]   --->   Operation 126 'getelementptr' 'v365_8_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%v365_9_addr = getelementptr i32 %v365_9, i64 0, i64 %zext_ln500" [bert_layer.cpp:505]   --->   Operation 127 'getelementptr' 'v365_9_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%v365_10_addr = getelementptr i32 %v365_10, i64 0, i64 %zext_ln500" [bert_layer.cpp:505]   --->   Operation 128 'getelementptr' 'v365_10_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%v365_11_addr = getelementptr i32 %v365_11, i64 0, i64 %zext_ln500" [bert_layer.cpp:505]   --->   Operation 129 'getelementptr' 'v365_11_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (3.25ns)   --->   "%store_ln505 = store i32 %v282, i10 %v365_10_addr" [bert_layer.cpp:505]   --->   Operation 130 'store' 'store_ln505' <Predicate = (select_ln499_1 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln505 = br void %arrayidx143.i23103.exit" [bert_layer.cpp:505]   --->   Operation 131 'br' 'br_ln505' <Predicate = (select_ln499_1 == 10)> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (3.25ns)   --->   "%store_ln505 = store i32 %v282, i10 %v365_9_addr" [bert_layer.cpp:505]   --->   Operation 132 'store' 'store_ln505' <Predicate = (select_ln499_1 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln505 = br void %arrayidx143.i23103.exit" [bert_layer.cpp:505]   --->   Operation 133 'br' 'br_ln505' <Predicate = (select_ln499_1 == 9)> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (3.25ns)   --->   "%store_ln505 = store i32 %v282, i10 %v365_8_addr" [bert_layer.cpp:505]   --->   Operation 134 'store' 'store_ln505' <Predicate = (select_ln499_1 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln505 = br void %arrayidx143.i23103.exit" [bert_layer.cpp:505]   --->   Operation 135 'br' 'br_ln505' <Predicate = (select_ln499_1 == 8)> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (3.25ns)   --->   "%store_ln505 = store i32 %v282, i10 %v365_7_addr" [bert_layer.cpp:505]   --->   Operation 136 'store' 'store_ln505' <Predicate = (select_ln499_1 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln505 = br void %arrayidx143.i23103.exit" [bert_layer.cpp:505]   --->   Operation 137 'br' 'br_ln505' <Predicate = (select_ln499_1 == 7)> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (3.25ns)   --->   "%store_ln505 = store i32 %v282, i10 %v365_6_addr" [bert_layer.cpp:505]   --->   Operation 138 'store' 'store_ln505' <Predicate = (select_ln499_1 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln505 = br void %arrayidx143.i23103.exit" [bert_layer.cpp:505]   --->   Operation 139 'br' 'br_ln505' <Predicate = (select_ln499_1 == 6)> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (3.25ns)   --->   "%store_ln505 = store i32 %v282, i10 %v365_5_addr" [bert_layer.cpp:505]   --->   Operation 140 'store' 'store_ln505' <Predicate = (select_ln499_1 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln505 = br void %arrayidx143.i23103.exit" [bert_layer.cpp:505]   --->   Operation 141 'br' 'br_ln505' <Predicate = (select_ln499_1 == 5)> <Delay = 0.00>
ST_8 : Operation 142 [1/1] (3.25ns)   --->   "%store_ln505 = store i32 %v282, i10 %v365_4_addr" [bert_layer.cpp:505]   --->   Operation 142 'store' 'store_ln505' <Predicate = (select_ln499_1 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln505 = br void %arrayidx143.i23103.exit" [bert_layer.cpp:505]   --->   Operation 143 'br' 'br_ln505' <Predicate = (select_ln499_1 == 4)> <Delay = 0.00>
ST_8 : Operation 144 [1/1] (3.25ns)   --->   "%store_ln505 = store i32 %v282, i10 %v365_3_addr" [bert_layer.cpp:505]   --->   Operation 144 'store' 'store_ln505' <Predicate = (select_ln499_1 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_8 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln505 = br void %arrayidx143.i23103.exit" [bert_layer.cpp:505]   --->   Operation 145 'br' 'br_ln505' <Predicate = (select_ln499_1 == 3)> <Delay = 0.00>
ST_8 : Operation 146 [1/1] (3.25ns)   --->   "%store_ln505 = store i32 %v282, i10 %v365_2_addr" [bert_layer.cpp:505]   --->   Operation 146 'store' 'store_ln505' <Predicate = (select_ln499_1 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_8 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln505 = br void %arrayidx143.i23103.exit" [bert_layer.cpp:505]   --->   Operation 147 'br' 'br_ln505' <Predicate = (select_ln499_1 == 2)> <Delay = 0.00>
ST_8 : Operation 148 [1/1] (3.25ns)   --->   "%store_ln505 = store i32 %v282, i10 %v365_1_addr" [bert_layer.cpp:505]   --->   Operation 148 'store' 'store_ln505' <Predicate = (select_ln499_1 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_8 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln505 = br void %arrayidx143.i23103.exit" [bert_layer.cpp:505]   --->   Operation 149 'br' 'br_ln505' <Predicate = (select_ln499_1 == 1)> <Delay = 0.00>
ST_8 : Operation 150 [1/1] (3.25ns)   --->   "%store_ln505 = store i32 %v282, i10 %v365_addr" [bert_layer.cpp:505]   --->   Operation 150 'store' 'store_ln505' <Predicate = (select_ln499_1 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_8 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln505 = br void %arrayidx143.i23103.exit" [bert_layer.cpp:505]   --->   Operation 151 'br' 'br_ln505' <Predicate = (select_ln499_1 == 0)> <Delay = 0.00>
ST_8 : Operation 152 [1/1] (3.25ns)   --->   "%store_ln505 = store i32 %v282, i10 %v365_11_addr" [bert_layer.cpp:505]   --->   Operation 152 'store' 'store_ln505' <Predicate = (select_ln499_1 == 15) | (select_ln499_1 == 14) | (select_ln499_1 == 13) | (select_ln499_1 == 12) | (select_ln499_1 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_8 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln505 = br void %arrayidx143.i23103.exit" [bert_layer.cpp:505]   --->   Operation 153 'br' 'br_ln505' <Predicate = (select_ln499_1 == 15) | (select_ln499_1 == 14) | (select_ln499_1 == 13) | (select_ln499_1 == 12) | (select_ln499_1 == 11)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.78ns
The critical path consists of the following:
	'alloca' operation ('j23') [37]  (0 ns)
	'load' operation ('j23_load', bert_layer.cpp:500) on local variable 'j23' [50]  (0 ns)
	'icmp' operation ('icmp_ln500', bert_layer.cpp:500) [55]  (1.77 ns)
	'select' operation ('select_ln499', bert_layer.cpp:499) [56]  (0.687 ns)
	'add' operation ('add_ln500', bert_layer.cpp:500) [162]  (1.73 ns)
	'store' operation ('store_ln500', bert_layer.cpp:500) of variable 'add_ln500', bert_layer.cpp:500 on local variable 'j23' [165]  (1.59 ns)

 <State 2>: 6.04ns
The critical path consists of the following:
	'load' operation ('v364_0_load', bert_layer.cpp:502) on array 'v364_0' [73]  (3.25 ns)
	'mux' operation ('v280', bert_layer.cpp:502) [85]  (2.78 ns)

 <State 3>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v282', bert_layer.cpp:504) [111]  (7.26 ns)

 <State 4>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v282', bert_layer.cpp:504) [111]  (7.26 ns)

 <State 5>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v282', bert_layer.cpp:504) [111]  (7.26 ns)

 <State 6>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v282', bert_layer.cpp:504) [111]  (7.26 ns)

 <State 7>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v282', bert_layer.cpp:504) [111]  (7.26 ns)

 <State 8>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v365_3_addr', bert_layer.cpp:505) [115]  (0 ns)
	'store' operation ('store_ln505', bert_layer.cpp:505) of variable 'v282', bert_layer.cpp:504 on array 'v365_3' [147]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
