# Design: Design Register_Design already active.
# DESIGN: Default Design Language: VHDL
# DESIGN: Default BDE Language: VHDL
# DESIGN: Flow Manager: Not Defined
acom -reorder -O3 -e 100 -work Register_Design -2002  $dsn/src/register.vhd $dsn/src/register_tb.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:/IUST Legacy/IUST-Legacy/Term 8/CAD/Homeworks/HW2/Q4/Register/Register_Design/src/register.vhd
# Compile Entity "axf_register"
# Compile Architecture "Behavioral" of Entity "axf_register"
# File: D:/IUST Legacy/IUST-Legacy/Term 8/CAD/Homeworks/HW2/Q4/Register/Register_Design/src/register_tb.vhd
# Compile Entity "axf_register_tb"
# Compile Architecture "Behavioral" of Entity "axf_register_tb"
# Top-level unit(s) detected:
# Entity => axf_register_tb
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+axf_register_tb axf_register_tb Behavioral
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5569 kB (elbread=427 elab2=5003 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location D:\IUST Legacy\IUST-Legacy\Term 8\CAD\Homeworks\HW2\Q4\Register\Register_Design\src\wave.asdb
#  4:53 PM, Thursday, May 1, 2025
#  Simulation has been initialized
# add wave -noreg {/axf_register_tb/Clk}
# add wave -noreg {/axf_register_tb/wr_en}
# add wave -noreg {/axf_register_tb/wr_addr}
# add wave -noreg {/axf_register_tb/data_in}
# add wave -noreg {/axf_register_tb/Mem}
# add wave -noreg {/axf_register_tb/Clk_period}
# VSIM: 6 object(s) traced.
# Waveform file 'untitled.awc' connected to 'D:/IUST Legacy/IUST-Legacy/Term 8/CAD/Homeworks/HW2/Q4/Register/Register_Design/src/wave.asdb'.
run 10 ns
# KERNEL: stopped at time: 10 ns
run 10 ns
# KERNEL: stopped at time: 20 ns
run 10 ns
# KERNEL: stopped at time: 30 ns
run 10 ns
# KERNEL: stopped at time: 40 ns
run 10 ns
# KERNEL: stopped at time: 50 ns
run 10 ns
# KERNEL: stopped at time: 60 ns
run 10 ns
# KERNEL: stopped at time: 70 ns
run 10 ns
# KERNEL: stopped at time: 80 ns
run 10 ns
# KERNEL: stopped at time: 90 ns
run 10 ns
# KERNEL: stopped at time: 100 ns
run 10 ns
# KERNEL: stopped at time: 110 ns
run 10 ns
# KERNEL: stopped at time: 120 ns
run 10 ns
# KERNEL: stopped at time: 130 ns
run 10 ns
# KERNEL: stopped at time: 140 ns
run 10 ns
# KERNEL: stopped at time: 150 ns
run 10 ns
# KERNEL: stopped at time: 160 ns
run 10 ns
# KERNEL: stopped at time: 170 ns
run 10 ns
# KERNEL: stopped at time: 180 ns
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+axf_register_tb axf_register_tb Behavioral
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5569 kB (elbread=427 elab2=5003 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location D:\IUST Legacy\IUST-Legacy\Term 8\CAD\Homeworks\HW2\Q4\Register\Register_Design\src\wave.asdb
#  12:21 AM, Friday, May 2, 2025
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'D:/IUST Legacy/IUST-Legacy/Term 8/CAD/Homeworks/HW2/Q4/Register/Register_Design/src/wave.asdb'.
# add wave -noreg {/axf_register_tb/Clk}
# add wave -noreg {/axf_register_tb/wr_en}
# add wave -noreg {/axf_register_tb/wr_addr}
# add wave -noreg {/axf_register_tb/data_in}
# add wave -noreg {/axf_register_tb/Mem}
# add wave -noreg {/axf_register_tb/Clk_period}
# VSIM: 6 object(s) traced.
run 10 ns
# KERNEL: stopped at time: 10 ns
run 10 ns
# KERNEL: stopped at time: 20 ns
run 10 ns
# KERNEL: stopped at time: 30 ns
run 10 ns
# KERNEL: stopped at time: 40 ns
run 10 ns
# KERNEL: stopped at time: 50 ns
run 10 ns
# KERNEL: stopped at time: 60 ns
run 10 ns
# KERNEL: stopped at time: 70 ns
run 10 ns
# KERNEL: stopped at time: 80 ns
# Waveform file 'D:/IUSTLegacy/IUST-Legacy/Term8/CAD/Homeworks/HW2/Q4/Register/Register_Design/src/testb.awc' connected to 'D:/IUSTLegacy/IUST-Legacy/Term8/CAD/Homeworks/HW2/Q4/Register/Register_Design/src/testb.asdb'.
# Adding file D:\IUSTLegacy\IUST-Legacy\Term8\CAD\Homeworks\HW2\Q4\Register\Register_Design\src\testb.asdb ... Done
# Adding file D:\IUSTLegacy\IUST-Legacy\Term8\CAD\Homeworks\HW2\Q4\Register\Register_Design\src\testb.awc ... Done
endsim
# VSIM: Simulation has finished.
