0.6
2017.4
Dec 15 2017
21:07:18
C:/Users/Cyphe/Documents/SUSTech Assignment/Term 3/Digital Logic/Lab Exercise/Week 4/project/project.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
C:/Users/Cyphe/Documents/SUSTech Assignment/Term 3/Digital Logic/Lab Exercise/Week 4/project/project.srcs/sim_1/new/p1_tb.v,1699711263,verilog,,,,tb_adder,,,,,,,,
C:/Users/Cyphe/Documents/SUSTech Assignment/Term 3/Digital Logic/Lab Exercise/Week 4/project/project.srcs/sim_1/new/p3_tb.v,1697015521,verilog,,,,p3_tb,,,,,,,,
C:/Users/Cyphe/Documents/SUSTech Assignment/Term 3/Digital Logic/Lab Exercise/Week 4/project/project.srcs/sources_1/new/p1.v,1697014848,verilog,,C:/Users/Cyphe/Documents/SUSTech Assignment/Term 3/Digital Logic/Lab Exercise/Week 4/project/project.srcs/sim_1/new/p1_tb.v,,SignedAdder,,,,,,,,
C:/Users/Cyphe/Documents/SUSTech Assignment/Term 3/Digital Logic/Lab Exercise/Week 4/project/project.srcs/sources_1/new/p3.v,1697015286,verilog,,C:/Users/Cyphe/Documents/SUSTech Assignment/Term 3/Digital Logic/Lab Exercise/Week 4/project/project.srcs/sim_1/new/p3_tb.v,,p3,,,,,,,,
