<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>mii.h source code [netbsd/sys/dev/mii/mii.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/mii/mii.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>mii</a>/<a href='mii.h.html'>mii.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: mii.h,v 1.27 2019/04/11 09:14:07 msaitoh Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 1997 Manuel Bouyer.  All rights reserved.</i></td></tr>
<tr><th id="5">5</th><td><i> *</i></td></tr>
<tr><th id="6">6</th><td><i> * Modification to match BSD/OS 3.0 MII interface by Jason R. Thorpe,</i></td></tr>
<tr><th id="7">7</th><td><i> * Numerical Aerospace Simulation Facility, NASA Ames Research Center.</i></td></tr>
<tr><th id="8">8</th><td><i> *</i></td></tr>
<tr><th id="9">9</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="10">10</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="11">11</th><td><i> * are met:</i></td></tr>
<tr><th id="12">12</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="13">13</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="14">14</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="15">15</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="16">16</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="17">17</th><td><i> *</i></td></tr>
<tr><th id="18">18</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR</i></td></tr>
<tr><th id="19">19</th><td><i> * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES</i></td></tr>
<tr><th id="20">20</th><td><i> * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.</i></td></tr>
<tr><th id="21">21</th><td><i> * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,</i></td></tr>
<tr><th id="22">22</th><td><i> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT</i></td></tr>
<tr><th id="23">23</th><td><i> * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</i></td></tr>
<tr><th id="24">24</th><td><i> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</i></td></tr>
<tr><th id="25">25</th><td><i> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</i></td></tr>
<tr><th id="26">26</th><td><i> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF</i></td></tr>
<tr><th id="27">27</th><td><i> * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="28">28</th><td><i> */</i></td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td><u>#<span data-ppcond="30">ifndef</span> <span class="macro" data-ref="_M/_DEV_MII_MII_H_">_DEV_MII_MII_H_</span></u></td></tr>
<tr><th id="31">31</th><td><u>#define	<dfn class="macro" id="_M/_DEV_MII_MII_H_" data-ref="_M/_DEV_MII_MII_H_">_DEV_MII_MII_H_</dfn></u></td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><i>/*</i></td></tr>
<tr><th id="34">34</th><td><i> * Registers common to all PHYs.</i></td></tr>
<tr><th id="35">35</th><td><i> */</i></td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><u>#define	<dfn class="macro" id="_M/MII_NPHY" data-ref="_M/MII_NPHY">MII_NPHY</dfn>	32	/* max # of PHYs per MII */</u></td></tr>
<tr><th id="38">38</th><td><u>#define	<dfn class="macro" id="_M/MII_ADDRBITS" data-ref="_M/MII_ADDRBITS">MII_ADDRBITS</dfn>	5	/* Register address bits (0x00..0x1f) */</u></td></tr>
<tr><th id="39">39</th><td><u>#define	<dfn class="macro" id="_M/MII_ADDRMASK" data-ref="_M/MII_ADDRMASK">MII_ADDRMASK</dfn>	0x1f	/* Address mask */</u></td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><i>/*</i></td></tr>
<tr><th id="42">42</th><td><i> * MII commands, used if a device must drive the MII lines</i></td></tr>
<tr><th id="43">43</th><td><i> * manually.</i></td></tr>
<tr><th id="44">44</th><td><i> */</i></td></tr>
<tr><th id="45">45</th><td><u>#define	<dfn class="macro" id="_M/MII_COMMAND_START" data-ref="_M/MII_COMMAND_START">MII_COMMAND_START</dfn>	0x01</u></td></tr>
<tr><th id="46">46</th><td><u>#define	<dfn class="macro" id="_M/MII_COMMAND_READ" data-ref="_M/MII_COMMAND_READ">MII_COMMAND_READ</dfn>	0x02</u></td></tr>
<tr><th id="47">47</th><td><u>#define	<dfn class="macro" id="_M/MII_COMMAND_WRITE" data-ref="_M/MII_COMMAND_WRITE">MII_COMMAND_WRITE</dfn>	0x01</u></td></tr>
<tr><th id="48">48</th><td><u>#define	<dfn class="macro" id="_M/MII_COMMAND_ACK" data-ref="_M/MII_COMMAND_ACK">MII_COMMAND_ACK</dfn>		0x02</u></td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td><u>#define	<dfn class="macro" id="_M/MII_BMCR" data-ref="_M/MII_BMCR">MII_BMCR</dfn>	0x00	/* Basic mode control register (rw) */</u></td></tr>
<tr><th id="51">51</th><td><u>#define	<dfn class="macro" id="_M/BMCR_RESET" data-ref="_M/BMCR_RESET">BMCR_RESET</dfn>	0x8000	/* reset */</u></td></tr>
<tr><th id="52">52</th><td><u>#define	<dfn class="macro" id="_M/BMCR_LOOP" data-ref="_M/BMCR_LOOP">BMCR_LOOP</dfn>	0x4000	/* loopback */</u></td></tr>
<tr><th id="53">53</th><td><u>#define	<dfn class="macro" id="_M/BMCR_SPEED0" data-ref="_M/BMCR_SPEED0">BMCR_SPEED0</dfn>	0x2000	/* speed selection (LSB) */</u></td></tr>
<tr><th id="54">54</th><td><u>#define	<dfn class="macro" id="_M/BMCR_AUTOEN" data-ref="_M/BMCR_AUTOEN">BMCR_AUTOEN</dfn>	0x1000	/* autonegotiation enable */</u></td></tr>
<tr><th id="55">55</th><td><u>#define	<dfn class="macro" id="_M/BMCR_PDOWN" data-ref="_M/BMCR_PDOWN">BMCR_PDOWN</dfn>	0x0800	/* power down */</u></td></tr>
<tr><th id="56">56</th><td><u>#define	<dfn class="macro" id="_M/BMCR_ISO" data-ref="_M/BMCR_ISO">BMCR_ISO</dfn>	0x0400	/* isolate */</u></td></tr>
<tr><th id="57">57</th><td><u>#define	<dfn class="macro" id="_M/BMCR_STARTNEG" data-ref="_M/BMCR_STARTNEG">BMCR_STARTNEG</dfn>	0x0200	/* restart autonegotiation */</u></td></tr>
<tr><th id="58">58</th><td><u>#define	<dfn class="macro" id="_M/BMCR_FDX" data-ref="_M/BMCR_FDX">BMCR_FDX</dfn>	0x0100	/* Set duplex mode */</u></td></tr>
<tr><th id="59">59</th><td><u>#define	<dfn class="macro" id="_M/BMCR_CTEST" data-ref="_M/BMCR_CTEST">BMCR_CTEST</dfn>	0x0080	/* collision test */</u></td></tr>
<tr><th id="60">60</th><td><u>#define	<dfn class="macro" id="_M/BMCR_SPEED1" data-ref="_M/BMCR_SPEED1">BMCR_SPEED1</dfn>	0x0040	/* speed selection (MSB) */</u></td></tr>
<tr><th id="61">61</th><td><u>#define	<dfn class="macro" id="_M/BMCR_UNIDIR" data-ref="_M/BMCR_UNIDIR">BMCR_UNIDIR</dfn>	0x0020	/* Unidirectional enable */</u></td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td><u>#define	<dfn class="macro" id="_M/BMCR_S10" data-ref="_M/BMCR_S10">BMCR_S10</dfn>	0x0000		/* 10 Mb/s */</u></td></tr>
<tr><th id="64">64</th><td><u>#define	<dfn class="macro" id="_M/BMCR_S100" data-ref="_M/BMCR_S100">BMCR_S100</dfn>	BMCR_SPEED0	/* 100 Mb/s */</u></td></tr>
<tr><th id="65">65</th><td><u>#define	<dfn class="macro" id="_M/BMCR_S1000" data-ref="_M/BMCR_S1000">BMCR_S1000</dfn>	BMCR_SPEED1	/* 1000 Mb/s */</u></td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td><u>#define	<dfn class="macro" id="_M/BMCR_SPEED" data-ref="_M/BMCR_SPEED">BMCR_SPEED</dfn>(x)	((x) &amp; (BMCR_SPEED0 | BMCR_SPEED1))</u></td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td><u>#define	<dfn class="macro" id="_M/MII_BMSR" data-ref="_M/MII_BMSR">MII_BMSR</dfn>	0x01	/* Basic mode status register (ro) */</u></td></tr>
<tr><th id="70">70</th><td><u>#define	<dfn class="macro" id="_M/BMSR_100T4" data-ref="_M/BMSR_100T4">BMSR_100T4</dfn>	0x8000	/* 100 base T4 capable */</u></td></tr>
<tr><th id="71">71</th><td><u>#define	<dfn class="macro" id="_M/BMSR_100TXFDX" data-ref="_M/BMSR_100TXFDX">BMSR_100TXFDX</dfn>	0x4000	/* 100 base Tx full duplex capable */</u></td></tr>
<tr><th id="72">72</th><td><u>#define	<dfn class="macro" id="_M/BMSR_100TXHDX" data-ref="_M/BMSR_100TXHDX">BMSR_100TXHDX</dfn>	0x2000	/* 100 base Tx half duplex capable */</u></td></tr>
<tr><th id="73">73</th><td><u>#define	<dfn class="macro" id="_M/BMSR_10TFDX" data-ref="_M/BMSR_10TFDX">BMSR_10TFDX</dfn>	0x1000	/* 10 base T full duplex capable */</u></td></tr>
<tr><th id="74">74</th><td><u>#define	<dfn class="macro" id="_M/BMSR_10THDX" data-ref="_M/BMSR_10THDX">BMSR_10THDX</dfn>	0x0800	/* 10 base T half duplex capable */</u></td></tr>
<tr><th id="75">75</th><td><u>#define	<dfn class="macro" id="_M/BMSR_100T2FDX" data-ref="_M/BMSR_100T2FDX">BMSR_100T2FDX</dfn>	0x0400	/* 100 base T2 full duplex capable */</u></td></tr>
<tr><th id="76">76</th><td><u>#define	<dfn class="macro" id="_M/BMSR_100T2HDX" data-ref="_M/BMSR_100T2HDX">BMSR_100T2HDX</dfn>	0x0200	/* 100 base T2 half duplex capable */</u></td></tr>
<tr><th id="77">77</th><td><u>#define	<dfn class="macro" id="_M/BMSR_EXTSTAT" data-ref="_M/BMSR_EXTSTAT">BMSR_EXTSTAT</dfn>	0x0100	/* Extended status in register 15 */</u></td></tr>
<tr><th id="78">78</th><td><u>#define	<dfn class="macro" id="_M/BMSR_UNIDIR" data-ref="_M/BMSR_UNIDIR">BMSR_UNIDIR</dfn>	0x0080	/* Unidirectional ability */</u></td></tr>
<tr><th id="79">79</th><td><u>#define	<dfn class="macro" id="_M/BMSR_MFPS" data-ref="_M/BMSR_MFPS">BMSR_MFPS</dfn>	0x0040	/* MII Frame Preamble Suppression */</u></td></tr>
<tr><th id="80">80</th><td><u>#define	<dfn class="macro" id="_M/BMSR_ACOMP" data-ref="_M/BMSR_ACOMP">BMSR_ACOMP</dfn>	0x0020	/* Autonegotiation complete */</u></td></tr>
<tr><th id="81">81</th><td><u>#define	<dfn class="macro" id="_M/BMSR_RFAULT" data-ref="_M/BMSR_RFAULT">BMSR_RFAULT</dfn>	0x0010	/* Link partner fault */</u></td></tr>
<tr><th id="82">82</th><td><u>#define	<dfn class="macro" id="_M/BMSR_ANEG" data-ref="_M/BMSR_ANEG">BMSR_ANEG</dfn>	0x0008	/* Autonegotiation capable */</u></td></tr>
<tr><th id="83">83</th><td><u>#define	<dfn class="macro" id="_M/BMSR_LINK" data-ref="_M/BMSR_LINK">BMSR_LINK</dfn>	0x0004	/* Link status */</u></td></tr>
<tr><th id="84">84</th><td><u>#define	<dfn class="macro" id="_M/BMSR_JABBER" data-ref="_M/BMSR_JABBER">BMSR_JABBER</dfn>	0x0002	/* Jabber detected */</u></td></tr>
<tr><th id="85">85</th><td><u>#define	<dfn class="macro" id="_M/BMSR_EXTCAP" data-ref="_M/BMSR_EXTCAP">BMSR_EXTCAP</dfn>	0x0001	/* Extended capability */</u></td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td><i>/*</i></td></tr>
<tr><th id="88">88</th><td><i> * Note that the EXTSTAT bit indicates that there is extended status</i></td></tr>
<tr><th id="89">89</th><td><i> * info available in register 15, but 802.3 section 22.2.4.3 also</i></td></tr>
<tr><th id="90">90</th><td><i> * states that all 1000 Mb/s capable PHYs will set this bit to 1.</i></td></tr>
<tr><th id="91">91</th><td><i> */</i></td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td><u>#define	<dfn class="macro" id="_M/BMSR_MEDIAMASK" data-ref="_M/BMSR_MEDIAMASK">BMSR_MEDIAMASK</dfn>	(BMSR_100T4 | BMSR_100TXFDX | BMSR_100TXHDX | \</u></td></tr>
<tr><th id="94">94</th><td><u>	    BMSR_10TFDX | BMSR_10THDX | BMSR_100T2FDX | BMSR_100T2HDX)</u></td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td><i>/*</i></td></tr>
<tr><th id="97">97</th><td><i> * Convert BMSR media capabilities to ANAR bits for autonegotiation.</i></td></tr>
<tr><th id="98">98</th><td><i> * Note the shift chopps off the BMSR_ANEG bit.</i></td></tr>
<tr><th id="99">99</th><td><i> */</i></td></tr>
<tr><th id="100">100</th><td><u>#define	<dfn class="macro" id="_M/BMSR_MEDIA_TO_ANAR" data-ref="_M/BMSR_MEDIA_TO_ANAR">BMSR_MEDIA_TO_ANAR</dfn>(x)	(((x) &amp; BMSR_MEDIAMASK) &gt;&gt; 6)</u></td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td><u>#define	<dfn class="macro" id="_M/MII_PHYIDR1" data-ref="_M/MII_PHYIDR1">MII_PHYIDR1</dfn>	0x02	/* ID register 1 (ro) */</u></td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td><u>#define	<dfn class="macro" id="_M/MII_PHYIDR2" data-ref="_M/MII_PHYIDR2">MII_PHYIDR2</dfn>	0x03	/* ID register 2 (ro) */</u></td></tr>
<tr><th id="105">105</th><td><u>#define	<dfn class="macro" id="_M/IDR2_OUILSB" data-ref="_M/IDR2_OUILSB">IDR2_OUILSB</dfn>	0xfc00	/* OUI LSB */</u></td></tr>
<tr><th id="106">106</th><td><u>#define	<dfn class="macro" id="_M/IDR2_MODEL" data-ref="_M/IDR2_MODEL">IDR2_MODEL</dfn>	0x03f0	/* vendor model */</u></td></tr>
<tr><th id="107">107</th><td><u>#define	<dfn class="macro" id="_M/IDR2_REV" data-ref="_M/IDR2_REV">IDR2_REV</dfn>	0x000f	/* vendor revision */</u></td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td><u>#define	<dfn class="macro" id="_M/MII_ANAR" data-ref="_M/MII_ANAR">MII_ANAR</dfn>	0x04	/* Autonegotiation advertisement (rw) */</u></td></tr>
<tr><th id="110">110</th><td>		<i>/* section 28.2.4.1 and 37.2.6.1 */</i></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/ANAR_NP" data-ref="_M/ANAR_NP">ANAR_NP</dfn>		0x8000	/* Next page (ro) */</u></td></tr>
<tr><th id="112">112</th><td><u>#define	<dfn class="macro" id="_M/ANAR_ACK" data-ref="_M/ANAR_ACK">ANAR_ACK</dfn>	0x4000	/* link partner abilities acknowledged (ro) */</u></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/ANAR_RF" data-ref="_M/ANAR_RF">ANAR_RF</dfn>		0x2000	/* remote fault (ro) */</u></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/ANAR_XNP" data-ref="_M/ANAR_XNP">ANAR_XNP</dfn>	0x1000	/* Extended Next Page */</u></td></tr>
<tr><th id="115">115</th><td>		<i>/* Annex 28B.2 */</i></td></tr>
<tr><th id="116">116</th><td><u>#define	<dfn class="macro" id="_M/ANAR_FC" data-ref="_M/ANAR_FC">ANAR_FC</dfn>		0x0400	/* local device supports PAUSE */</u></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/ANAR_T4" data-ref="_M/ANAR_T4">ANAR_T4</dfn>		0x0200	/* local device supports 100bT4 */</u></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/ANAR_TX_FD" data-ref="_M/ANAR_TX_FD">ANAR_TX_FD</dfn>	0x0100	/* local device supports 100bTx FD */</u></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/ANAR_TX" data-ref="_M/ANAR_TX">ANAR_TX</dfn>		0x0080	/* local device supports 100bTx */</u></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/ANAR_10_FD" data-ref="_M/ANAR_10_FD">ANAR_10_FD</dfn>	0x0040	/* local device supports 10bT FD */</u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/ANAR_10" data-ref="_M/ANAR_10">ANAR_10</dfn>		0x0020	/* local device supports 10bT */</u></td></tr>
<tr><th id="122">122</th><td><u>#define	<dfn class="macro" id="_M/ANAR_CSMA" data-ref="_M/ANAR_CSMA">ANAR_CSMA</dfn>	0x0001	/* protocol selector CSMA/CD */</u></td></tr>
<tr><th id="123">123</th><td><u>#define	<dfn class="macro" id="_M/ANAR_PAUSE_NONE" data-ref="_M/ANAR_PAUSE_NONE">ANAR_PAUSE_NONE</dfn>		(0 &lt;&lt; 10)</u></td></tr>
<tr><th id="124">124</th><td><u>#define	<dfn class="macro" id="_M/ANAR_PAUSE_SYM" data-ref="_M/ANAR_PAUSE_SYM">ANAR_PAUSE_SYM</dfn>		(1 &lt;&lt; 10)</u></td></tr>
<tr><th id="125">125</th><td><u>#define	<dfn class="macro" id="_M/ANAR_PAUSE_ASYM" data-ref="_M/ANAR_PAUSE_ASYM">ANAR_PAUSE_ASYM</dfn>		(2 &lt;&lt; 10)</u></td></tr>
<tr><th id="126">126</th><td><u>#define	<dfn class="macro" id="_M/ANAR_PAUSE_TOWARDS" data-ref="_M/ANAR_PAUSE_TOWARDS">ANAR_PAUSE_TOWARDS</dfn>	(3 &lt;&lt; 10)</u></td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td>		<i>/* Annex 28D */</i></td></tr>
<tr><th id="129">129</th><td><u>#define	<dfn class="macro" id="_M/ANAR_X_FD" data-ref="_M/ANAR_X_FD">ANAR_X_FD</dfn>	0x0020	/* local device supports 1000BASE-X FD */</u></td></tr>
<tr><th id="130">130</th><td><u>#define	<dfn class="macro" id="_M/ANAR_X_HD" data-ref="_M/ANAR_X_HD">ANAR_X_HD</dfn>	0x0040	/* local device supports 1000BASE-X HD */</u></td></tr>
<tr><th id="131">131</th><td><u>#define	<dfn class="macro" id="_M/ANAR_X_PAUSE_NONE" data-ref="_M/ANAR_X_PAUSE_NONE">ANAR_X_PAUSE_NONE</dfn>	(0 &lt;&lt; 7)</u></td></tr>
<tr><th id="132">132</th><td><u>#define	<dfn class="macro" id="_M/ANAR_X_PAUSE_SYM" data-ref="_M/ANAR_X_PAUSE_SYM">ANAR_X_PAUSE_SYM</dfn>	(1 &lt;&lt; 7)</u></td></tr>
<tr><th id="133">133</th><td><u>#define	<dfn class="macro" id="_M/ANAR_X_PAUSE_ASYM" data-ref="_M/ANAR_X_PAUSE_ASYM">ANAR_X_PAUSE_ASYM</dfn>	(2 &lt;&lt; 7)</u></td></tr>
<tr><th id="134">134</th><td><u>#define	<dfn class="macro" id="_M/ANAR_X_PAUSE_TOWARDS" data-ref="_M/ANAR_X_PAUSE_TOWARDS">ANAR_X_PAUSE_TOWARDS</dfn>	(3 &lt;&lt; 7)</u></td></tr>
<tr><th id="135">135</th><td>	<i>/* 37.2.1.5 Remore Fault */</i></td></tr>
<tr><th id="136">136</th><td><u>#define	<dfn class="macro" id="_M/ANAR_X_RF1" data-ref="_M/ANAR_X_RF1">ANAR_X_RF1</dfn>	0x1000</u></td></tr>
<tr><th id="137">137</th><td><u>#define	<dfn class="macro" id="_M/ANAR_X_RF2" data-ref="_M/ANAR_X_RF2">ANAR_X_RF2</dfn>	0x2000</u></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/ANAR_X_RF_MASK" data-ref="_M/ANAR_X_RF_MASK">ANAR_X_RF_MASK</dfn>		(ANAR_X_RF1 | ANAR_X_RF2)</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/ANAR_X_RF_NONE" data-ref="_M/ANAR_X_RF_NONE">ANAR_X_RF_NONE</dfn>		(0 &lt;&lt; 12)</u></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/ANAR_X_RF_OFFLINE" data-ref="_M/ANAR_X_RF_OFFLINE">ANAR_X_RF_OFFLINE</dfn>	(1 &lt;&lt; 12)</u></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/ANAR_X_RF_LINKFAIL" data-ref="_M/ANAR_X_RF_LINKFAIL">ANAR_X_RF_LINKFAIL</dfn>	(2 &lt;&lt; 12)</u></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/ANAR_X_RF_ANEGERR" data-ref="_M/ANAR_X_RF_ANEGERR">ANAR_X_RF_ANEGERR</dfn>	(3 &lt;&lt; 12)</u></td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td><u>#define	<dfn class="macro" id="_M/MII_ANLPAR" data-ref="_M/MII_ANLPAR">MII_ANLPAR</dfn>	0x05	/* ANEG Link Partner Base Page abilities (rw)*/</u></td></tr>
<tr><th id="145">145</th><td>		<i>/* section 28.2.4.1 and 37.2.6.1 */</i></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/ANLPAR_NP" data-ref="_M/ANLPAR_NP">ANLPAR_NP</dfn>	0x8000	/* Next page (ro) */</u></td></tr>
<tr><th id="147">147</th><td><u>#define	<dfn class="macro" id="_M/ANLPAR_ACK" data-ref="_M/ANLPAR_ACK">ANLPAR_ACK</dfn>	0x4000	/* link partner accepted ACK (ro) */</u></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/ANLPAR_RF" data-ref="_M/ANLPAR_RF">ANLPAR_RF</dfn>	0x2000	/* remote fault (ro) */</u></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/ANLPAR_XNP" data-ref="_M/ANLPAR_XNP">ANLPAR_XNP</dfn>	0x1000	/* Extended Next Page */</u></td></tr>
<tr><th id="150">150</th><td><u>#define	<dfn class="macro" id="_M/ANLPAR_FC" data-ref="_M/ANLPAR_FC">ANLPAR_FC</dfn>	0x0400	/* link partner supports PAUSE */</u></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/ANLPAR_T4" data-ref="_M/ANLPAR_T4">ANLPAR_T4</dfn>	0x0200	/* link partner supports 100bT4 */</u></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/ANLPAR_TX_FD" data-ref="_M/ANLPAR_TX_FD">ANLPAR_TX_FD</dfn>	0x0100	/* link partner supports 100bTx FD */</u></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/ANLPAR_TX" data-ref="_M/ANLPAR_TX">ANLPAR_TX</dfn>	0x0080	/* link partner supports 100bTx */</u></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/ANLPAR_10_FD" data-ref="_M/ANLPAR_10_FD">ANLPAR_10_FD</dfn>	0x0040	/* link partner supports 10bT FD */</u></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/ANLPAR_10" data-ref="_M/ANLPAR_10">ANLPAR_10</dfn>	0x0020	/* link partner supports 10bT */</u></td></tr>
<tr><th id="156">156</th><td><u>#define	<dfn class="macro" id="_M/ANLPAR_CSMA" data-ref="_M/ANLPAR_CSMA">ANLPAR_CSMA</dfn>	0x0001	/* protocol selector CSMA/CD */</u></td></tr>
<tr><th id="157">157</th><td><u>#define	<dfn class="macro" id="_M/ANLPAR_PAUSE_MASK" data-ref="_M/ANLPAR_PAUSE_MASK">ANLPAR_PAUSE_MASK</dfn>	(3 &lt;&lt; 10)</u></td></tr>
<tr><th id="158">158</th><td><u>#define	<dfn class="macro" id="_M/ANLPAR_PAUSE_NONE" data-ref="_M/ANLPAR_PAUSE_NONE">ANLPAR_PAUSE_NONE</dfn>	(0 &lt;&lt; 10)</u></td></tr>
<tr><th id="159">159</th><td><u>#define	<dfn class="macro" id="_M/ANLPAR_PAUSE_SYM" data-ref="_M/ANLPAR_PAUSE_SYM">ANLPAR_PAUSE_SYM</dfn>	(1 &lt;&lt; 10)</u></td></tr>
<tr><th id="160">160</th><td><u>#define	<dfn class="macro" id="_M/ANLPAR_PAUSE_ASYM" data-ref="_M/ANLPAR_PAUSE_ASYM">ANLPAR_PAUSE_ASYM</dfn>	(2 &lt;&lt; 10)</u></td></tr>
<tr><th id="161">161</th><td><u>#define	<dfn class="macro" id="_M/ANLPAR_PAUSE_TOWARDS" data-ref="_M/ANLPAR_PAUSE_TOWARDS">ANLPAR_PAUSE_TOWARDS</dfn>	(3 &lt;&lt; 10)</u></td></tr>
<tr><th id="162">162</th><td></td></tr>
<tr><th id="163">163</th><td><u>#define	<dfn class="macro" id="_M/ANLPAR_X_FD" data-ref="_M/ANLPAR_X_FD">ANLPAR_X_FD</dfn>	0x0020	/* local device supports 1000BASE-X FD */</u></td></tr>
<tr><th id="164">164</th><td><u>#define	<dfn class="macro" id="_M/ANLPAR_X_HD" data-ref="_M/ANLPAR_X_HD">ANLPAR_X_HD</dfn>	0x0040	/* local device supports 1000BASE-X HD */</u></td></tr>
<tr><th id="165">165</th><td><u>#define	<dfn class="macro" id="_M/ANLPAR_X_PAUSE_MASK" data-ref="_M/ANLPAR_X_PAUSE_MASK">ANLPAR_X_PAUSE_MASK</dfn>	(3 &lt;&lt; 7)</u></td></tr>
<tr><th id="166">166</th><td><u>#define	<dfn class="macro" id="_M/ANLPAR_X_PAUSE_NONE" data-ref="_M/ANLPAR_X_PAUSE_NONE">ANLPAR_X_PAUSE_NONE</dfn>	(0 &lt;&lt; 7)</u></td></tr>
<tr><th id="167">167</th><td><u>#define	<dfn class="macro" id="_M/ANLPAR_X_PAUSE_SYM" data-ref="_M/ANLPAR_X_PAUSE_SYM">ANLPAR_X_PAUSE_SYM</dfn>	(1 &lt;&lt; 7)</u></td></tr>
<tr><th id="168">168</th><td><u>#define	<dfn class="macro" id="_M/ANLPAR_X_PAUSE_ASYM" data-ref="_M/ANLPAR_X_PAUSE_ASYM">ANLPAR_X_PAUSE_ASYM</dfn>	(2 &lt;&lt; 7)</u></td></tr>
<tr><th id="169">169</th><td><u>#define	<dfn class="macro" id="_M/ANLPAR_X_PAUSE_TOWARDS" data-ref="_M/ANLPAR_X_PAUSE_TOWARDS">ANLPAR_X_PAUSE_TOWARDS</dfn>	(3 &lt;&lt; 7)</u></td></tr>
<tr><th id="170">170</th><td>	<i>/* 37.2.1.5 Remore Fault */</i></td></tr>
<tr><th id="171">171</th><td><u>#define	<dfn class="macro" id="_M/ANLPAR_X_RF1" data-ref="_M/ANLPAR_X_RF1">ANLPAR_X_RF1</dfn>	0x1000</u></td></tr>
<tr><th id="172">172</th><td><u>#define	<dfn class="macro" id="_M/ANLPAR_X_RF2" data-ref="_M/ANLPAR_X_RF2">ANLPAR_X_RF2</dfn>	0x2000</u></td></tr>
<tr><th id="173">173</th><td><u>#define	<dfn class="macro" id="_M/ANLPAR_X_RF_MASK" data-ref="_M/ANLPAR_X_RF_MASK">ANLPAR_X_RF_MASK</dfn>	(ANLPAR_X_RF1 | ANLPAR_X_RF2)</u></td></tr>
<tr><th id="174">174</th><td><u>#define <dfn class="macro" id="_M/ANLPAR_X_RF_NONE" data-ref="_M/ANLPAR_X_RF_NONE">ANLPAR_X_RF_NONE</dfn>	(0 &lt;&lt; 12)</u></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/ANLPAR_X_RF_OFFLINE" data-ref="_M/ANLPAR_X_RF_OFFLINE">ANLPAR_X_RF_OFFLINE</dfn>	(1 &lt;&lt; 12)</u></td></tr>
<tr><th id="176">176</th><td><u>#define <dfn class="macro" id="_M/ANLPAR_X_RF_LINKFAIL" data-ref="_M/ANLPAR_X_RF_LINKFAIL">ANLPAR_X_RF_LINKFAIL</dfn>	(2 &lt;&lt; 12)</u></td></tr>
<tr><th id="177">177</th><td><u>#define <dfn class="macro" id="_M/ANLPAR_X_RF_ANEGERR" data-ref="_M/ANLPAR_X_RF_ANEGERR">ANLPAR_X_RF_ANEGERR</dfn>	(3 &lt;&lt; 12)</u></td></tr>
<tr><th id="178">178</th><td></td></tr>
<tr><th id="179">179</th><td><u>#define	<dfn class="macro" id="_M/MII_ANER" data-ref="_M/MII_ANER">MII_ANER</dfn>	0x06	/* Autonegotiation expansion (ro) */</u></td></tr>
<tr><th id="180">180</th><td>		<i>/* section 28.2.4.1 and 37.2.6.1 */</i></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/ANER_RNPLA" data-ref="_M/ANER_RNPLA">ANER_RNPLA</dfn>	0x0040	/* Receive Next Page Location Able */</u></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/ANER_RNPSL" data-ref="_M/ANER_RNPSL">ANER_RNPSL</dfn>	0x0020	/* Received Next Page Storage Location */</u></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/ANER_MLF" data-ref="_M/ANER_MLF">ANER_MLF</dfn>	0x0010	/* multiple link detection fault */</u></td></tr>
<tr><th id="184">184</th><td><u>#define <dfn class="macro" id="_M/ANER_LPNP" data-ref="_M/ANER_LPNP">ANER_LPNP</dfn>	0x0008	/* link partner next page-able */</u></td></tr>
<tr><th id="185">185</th><td><u>#define <dfn class="macro" id="_M/ANER_NP" data-ref="_M/ANER_NP">ANER_NP</dfn>		0x0004	/* next page-able */</u></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/ANER_PAGE_RX" data-ref="_M/ANER_PAGE_RX">ANER_PAGE_RX</dfn>	0x0002	/* Page received */</u></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/ANER_LPAN" data-ref="_M/ANER_LPAN">ANER_LPAN</dfn>	0x0001	/* link partner autoneg-able */</u></td></tr>
<tr><th id="188">188</th><td></td></tr>
<tr><th id="189">189</th><td><u>#define	<dfn class="macro" id="_M/MII_ANNPT" data-ref="_M/MII_ANNPT">MII_ANNPT</dfn>	0x07	/* Autonegotiation next page transmit (rw) */</u></td></tr>
<tr><th id="190">190</th><td>		<i>/* section 28.2.4.1 and 37.2.6.1 */</i></td></tr>
<tr><th id="191">191</th><td><u>#define <dfn class="macro" id="_M/ANNPT_NP" data-ref="_M/ANNPT_NP">ANNPT_NP</dfn>	0x8000	/* Next Page */</u></td></tr>
<tr><th id="192">192</th><td><u>#define <dfn class="macro" id="_M/ANNPT_MP" data-ref="_M/ANNPT_MP">ANNPT_MP</dfn>	0x2000	/* Message Page */</u></td></tr>
<tr><th id="193">193</th><td><u>#define <dfn class="macro" id="_M/ANNPT_ACK2" data-ref="_M/ANNPT_ACK2">ANNPT_ACK2</dfn>	0x1000	/* Acknowledge 2 */</u></td></tr>
<tr><th id="194">194</th><td><u>#define <dfn class="macro" id="_M/ANNPT_TOGGLE" data-ref="_M/ANNPT_TOGGLE">ANNPT_TOGGLE</dfn>	0x0800	/* Toggle */</u></td></tr>
<tr><th id="195">195</th><td><u>#define <dfn class="macro" id="_M/ANNPT_MSGUNF_MASK" data-ref="_M/ANNPT_MSGUNF_MASK">ANNPT_MSGUNF_MASK</dfn> 0x07ff /* Message(Annex28C)/Unformatted Code Field */</u></td></tr>
<tr><th id="196">196</th><td></td></tr>
<tr><th id="197">197</th><td><i>/* Next Page Message Code used in ANNPT and ANLPRNP */</i></td></tr>
<tr><th id="198">198</th><td><u>#define <dfn class="macro" id="_M/ANNP_MSG_NULL" data-ref="_M/ANNP_MSG_NULL">ANNP_MSG_NULL</dfn>		1    /* Null Message */</u></td></tr>
<tr><th id="199">199</th><td><u>#define <dfn class="macro" id="_M/ANNP_MSG_1UP_TAF" data-ref="_M/ANNP_MSG_1UP_TAF">ANNP_MSG_1UP_TAF</dfn>	2    /* 1Up w/ Tech. Ability Field follows */</u></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/ANNP_MSG_2UP_TAF" data-ref="_M/ANNP_MSG_2UP_TAF">ANNP_MSG_2UP_TAF</dfn>	3    /* 2Up w/ Tech. Ability Field follows */</u></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/ANNP_MSG_1UP_BCRF" data-ref="_M/ANNP_MSG_1UP_BCRF">ANNP_MSG_1UP_BCRF</dfn>	4    /* 1Up w/ Bin. coded Remote Flt follows */</u></td></tr>
<tr><th id="202">202</th><td><u>#define <dfn class="macro" id="_M/ANNP_MSG_OUIDTMSG" data-ref="_M/ANNP_MSG_OUIDTMSG">ANNP_MSG_OUIDTMSG</dfn>	5    /* OUI tagged Message */</u></td></tr>
<tr><th id="203">203</th><td><u>#define <dfn class="macro" id="_M/ANNP_MSG_PHYIDTC" data-ref="_M/ANNP_MSG_PHYIDTC">ANNP_MSG_PHYIDTC</dfn>	6    /* PHY Identifier Tag Code */</u></td></tr>
<tr><th id="204">204</th><td><u>#define <dfn class="macro" id="_M/ANNP_MSG_TMC_100T2" data-ref="_M/ANNP_MSG_TMC_100T2">ANNP_MSG_TMC_100T2</dfn>	7    /* 100BASE-T2 Tech. Message Code */</u></td></tr>
<tr><th id="205">205</th><td><u>#define <dfn class="macro" id="_M/ANNP_MSG_TMC_1000T" data-ref="_M/ANNP_MSG_TMC_1000T">ANNP_MSG_TMC_1000T</dfn>	8    /* 1000BASE-T Tech. Message Code */</u></td></tr>
<tr><th id="206">206</th><td><u>#define <dfn class="macro" id="_M/ANNP_MSG_TMC_10G1G" data-ref="_M/ANNP_MSG_TMC_10G1G">ANNP_MSG_TMC_10G1G</dfn>	9    /* 10GBASE-T/1000BASE-T TMC: (XNP) */</u></td></tr>
<tr><th id="207">207</th><td><u>#define <dfn class="macro" id="_M/ANNP_MSG_TMC_EEE" data-ref="_M/ANNP_MSG_TMC_EEE">ANNP_MSG_TMC_EEE</dfn>	10   /* EEE Technology Message Code */</u></td></tr>
<tr><th id="208">208</th><td><u>#define <dfn class="macro" id="_M/ANNP_MSG_OUIDTM_XNP" data-ref="_M/ANNP_MSG_OUIDTM_XNP">ANNP_MSG_OUIDTM_XNP</dfn>	11   /* OUI tagged Message (XNP) */</u></td></tr>
<tr><th id="209">209</th><td></td></tr>
<tr><th id="210">210</th><td></td></tr>
<tr><th id="211">211</th><td><u>#define	<dfn class="macro" id="_M/MII_ANLPRNP" data-ref="_M/MII_ANLPRNP">MII_ANLPRNP</dfn>	0x08	/* Autonegotiation link partner rx next page */</u></td></tr>
<tr><th id="212">212</th><td>		<i>/* section 32.5.1 and 37.2.6.1 */</i></td></tr>
<tr><th id="213">213</th><td><u>#define <dfn class="macro" id="_M/ANLPRNP_NP" data-ref="_M/ANLPRNP_NP">ANLPRNP_NP</dfn>	0x8000	/* Next Page */</u></td></tr>
<tr><th id="214">214</th><td><u>#define <dfn class="macro" id="_M/ANLPRNP_ACK" data-ref="_M/ANLPRNP_ACK">ANLPRNP_ACK</dfn>	0x4000	/* Acknowledge */</u></td></tr>
<tr><th id="215">215</th><td><u>#define <dfn class="macro" id="_M/ANLPRNP_MP" data-ref="_M/ANLPRNP_MP">ANLPRNP_MP</dfn>	0x2000	/* Message Page */</u></td></tr>
<tr><th id="216">216</th><td><u>#define <dfn class="macro" id="_M/ANLPRNP_ACK2" data-ref="_M/ANLPRNP_ACK2">ANLPRNP_ACK2</dfn>	0x1000	/* Acknowledge 2 */</u></td></tr>
<tr><th id="217">217</th><td><u>#define <dfn class="macro" id="_M/ANLPRNP_TOGGLE" data-ref="_M/ANLPRNP_TOGGLE">ANLPRNP_TOGGLE</dfn>	0x0800	/* Toggle */</u></td></tr>
<tr><th id="218">218</th><td><u>#define <dfn class="macro" id="_M/ANLPRNP_MSGUNF_MASK" data-ref="_M/ANLPRNP_MSGUNF_MASK">ANLPRNP_MSGUNF_MASK</dfn> 0x07ff /* Message(Anx28C)/Unformatted Code Field */</u></td></tr>
<tr><th id="219">219</th><td></td></tr>
<tr><th id="220">220</th><td><u>#define	<dfn class="macro" id="_M/MII_GTCR" data-ref="_M/MII_GTCR">MII_GTCR</dfn>	0x09	/*</u></td></tr>
<tr><th id="221">221</th><td><u>				 * Master-Slave control register for</u></td></tr>
<tr><th id="222">222</th><td><u>				 * 100BASE-T2 and 1000BASE-T.</u></td></tr>
<tr><th id="223">223</th><td><u>				 */</u></td></tr>
<tr><th id="224">224</th><td><u>#define	<dfn class="macro" id="_M/MII_100T2CR" data-ref="_M/MII_100T2CR">MII_100T2CR</dfn>	MII_GTCR /* alias */</u></td></tr>
<tr><th id="225">225</th><td><u>#define	<dfn class="macro" id="_M/GTCR_TEST_MASK" data-ref="_M/GTCR_TEST_MASK">GTCR_TEST_MASK</dfn>	0xe000	/* see 802.3ab ss. 40.6.1.1.2 */</u></td></tr>
<tr><th id="226">226</th><td><u>#define	<dfn class="macro" id="_M/GTCR_MAN_MS" data-ref="_M/GTCR_MAN_MS">GTCR_MAN_MS</dfn>	0x1000	/* enable manual master/slave control */</u></td></tr>
<tr><th id="227">227</th><td><u>#define	<dfn class="macro" id="_M/GTCR_ADV_MS" data-ref="_M/GTCR_ADV_MS">GTCR_ADV_MS</dfn>	0x0800	/* 1 = adv. master, 0 = adv. slave */</u></td></tr>
<tr><th id="228">228</th><td><u>#define	<dfn class="macro" id="_M/GTCR_PORT_TYPE" data-ref="_M/GTCR_PORT_TYPE">GTCR_PORT_TYPE</dfn>	0x0400	/* 1 = DCE, 0 = DTE (NIC) */</u></td></tr>
<tr><th id="229">229</th><td><u>#define	<dfn class="macro" id="_M/GTCR_ADV_1000TFDX" data-ref="_M/GTCR_ADV_1000TFDX">GTCR_ADV_1000TFDX</dfn> 0x0200 /* adv. 1000baseT FDX */</u></td></tr>
<tr><th id="230">230</th><td><u>#define	<dfn class="macro" id="_M/GTCR_ADV_1000THDX" data-ref="_M/GTCR_ADV_1000THDX">GTCR_ADV_1000THDX</dfn> 0x0100 /* adv. 1000baseT HDX */</u></td></tr>
<tr><th id="231">231</th><td></td></tr>
<tr><th id="232">232</th><td><u>#define <dfn class="macro" id="_M/T2CR_TEST_NORMAL" data-ref="_M/T2CR_TEST_NORMAL">T2CR_TEST_NORMAL</dfn>	(0 &lt;&lt; 13) /* Normal Operation */</u></td></tr>
<tr><th id="233">233</th><td><u>#define <dfn class="macro" id="_M/T2CR_TEST_RX" data-ref="_M/T2CR_TEST_RX">T2CR_TEST_RX</dfn>		(1 &lt;&lt; 13) /* RX test */</u></td></tr>
<tr><th id="234">234</th><td><u>#define <dfn class="macro" id="_M/T2CR_TEST_TX_WAVEFORM" data-ref="_M/T2CR_TEST_TX_WAVEFORM">T2CR_TEST_TX_WAVEFORM</dfn>	(1 &lt;&lt; 14) /* Mode 1. TX waveform test */</u></td></tr>
<tr><th id="235">235</th><td><u>#define <dfn class="macro" id="_M/T2CR_TEST_TX_JITTER" data-ref="_M/T2CR_TEST_TX_JITTER">T2CR_TEST_TX_JITTER</dfn>	(2 &lt;&lt; 14) /* Mode 2. TX jitter test */</u></td></tr>
<tr><th id="236">236</th><td><u>#define <dfn class="macro" id="_M/T2CR_TEST_TX_IDLE" data-ref="_M/T2CR_TEST_TX_IDLE">T2CR_TEST_TX_IDLE</dfn>	(3 &lt;&lt; 14) /* Mode 3. TX idle test */</u></td></tr>
<tr><th id="237">237</th><td></td></tr>
<tr><th id="238">238</th><td><u>#define <dfn class="macro" id="_M/GTCR_TEST_NORMAL" data-ref="_M/GTCR_TEST_NORMAL">GTCR_TEST_NORMAL</dfn>	(0 &lt;&lt; 13) /* Normal Operation */</u></td></tr>
<tr><th id="239">239</th><td><u>#define <dfn class="macro" id="_M/GTCR_TEST_TX_WAVEFORM" data-ref="_M/GTCR_TEST_TX_WAVEFORM">GTCR_TEST_TX_WAVEFORM</dfn>	(1 &lt;&lt; 13) /* Mode 1. TX waveform test */</u></td></tr>
<tr><th id="240">240</th><td><u>#define <dfn class="macro" id="_M/GTCR_TEST_TX_JITTER_M" data-ref="_M/GTCR_TEST_TX_JITTER_M">GTCR_TEST_TX_JITTER_M</dfn>	(2 &lt;&lt; 13) /* Mode 2. TX jitter test (Master) */</u></td></tr>
<tr><th id="241">241</th><td><u>#define <dfn class="macro" id="_M/GTCR_TEST_TX_JITTER_S" data-ref="_M/GTCR_TEST_TX_JITTER_S">GTCR_TEST_TX_JITTER_S</dfn>	(3 &lt;&lt; 13) /* Mode 3. TX jitter test (Slave) */</u></td></tr>
<tr><th id="242">242</th><td><u>#define <dfn class="macro" id="_M/GTCR_TEST_TX_DISTORTION" data-ref="_M/GTCR_TEST_TX_DISTORTION">GTCR_TEST_TX_DISTORTION</dfn>	(4 &lt;&lt; 13) /* Mode 4. TX distortion test */</u></td></tr>
<tr><th id="243">243</th><td></td></tr>
<tr><th id="244">244</th><td><u>#define	<dfn class="macro" id="_M/MII_GTSR" data-ref="_M/MII_GTSR">MII_GTSR</dfn>	0x0a	/*</u></td></tr>
<tr><th id="245">245</th><td><u>				 * Master-Slave status register for</u></td></tr>
<tr><th id="246">246</th><td><u>				 * 100BASE-T2 and 1000BASE-T.</u></td></tr>
<tr><th id="247">247</th><td><u>				 */</u></td></tr>
<tr><th id="248">248</th><td><u>#define	<dfn class="macro" id="_M/MII_100T2SR" data-ref="_M/MII_100T2SR">MII_100T2SR</dfn>	MII_GTSR /* alias */</u></td></tr>
<tr><th id="249">249</th><td><u>#define	<dfn class="macro" id="_M/GTSR_MAN_MS_FLT" data-ref="_M/GTSR_MAN_MS_FLT">GTSR_MAN_MS_FLT</dfn>	0x8000	/* master/slave config fault */</u></td></tr>
<tr><th id="250">250</th><td><u>#define	<dfn class="macro" id="_M/GTSR_MS_RES" data-ref="_M/GTSR_MS_RES">GTSR_MS_RES</dfn>	0x4000	/* result: 1 = master, 0 = slave */</u></td></tr>
<tr><th id="251">251</th><td><u>#define	<dfn class="macro" id="_M/GTSR_LRS" data-ref="_M/GTSR_LRS">GTSR_LRS</dfn>	0x2000	/* local rx status, 1 = ok */</u></td></tr>
<tr><th id="252">252</th><td><u>#define	<dfn class="macro" id="_M/GTSR_RRS" data-ref="_M/GTSR_RRS">GTSR_RRS</dfn>	0x1000	/* remote rx status, 1 = ok */</u></td></tr>
<tr><th id="253">253</th><td><u>#define	<dfn class="macro" id="_M/GTSR_LP_1000TFDX" data-ref="_M/GTSR_LP_1000TFDX">GTSR_LP_1000TFDX</dfn> 0x0800	/* link partner 1000baseT FDX capable */</u></td></tr>
<tr><th id="254">254</th><td><u>#define	<dfn class="macro" id="_M/GTSR_LP_1000THDX" data-ref="_M/GTSR_LP_1000THDX">GTSR_LP_1000THDX</dfn> 0x0400	/* link partner 1000baseT HDX capable */</u></td></tr>
<tr><th id="255">255</th><td><u>#define	<dfn class="macro" id="_M/GTSR_IDLE_ERR" data-ref="_M/GTSR_IDLE_ERR">GTSR_IDLE_ERR</dfn>	0x00ff	/* IDLE error count */</u></td></tr>
<tr><th id="256">256</th><td></td></tr>
<tr><th id="257">257</th><td><u>#define	<dfn class="macro" id="_M/MII_PSECR" data-ref="_M/MII_PSECR">MII_PSECR</dfn>	0x0b	/* PSE control register */</u></td></tr>
<tr><th id="258">258</th><td><u>#define	<dfn class="macro" id="_M/PSECR_DLLC" data-ref="_M/PSECR_DLLC">PSECR_DLLC</dfn>	0x0020	/* Data Link Layer Classification capability */</u></td></tr>
<tr><th id="259">259</th><td><u>#define	<dfn class="macro" id="_M/PSECR_EPLC" data-ref="_M/PSECR_EPLC">PSECR_EPLC</dfn>	0x0010	/* Enable Physical Layer Classification */</u></td></tr>
<tr><th id="260">260</th><td><u>#define	<dfn class="macro" id="_M/PSECR_PACTLMASK" data-ref="_M/PSECR_PACTLMASK">PSECR_PACTLMASK</dfn>	0x000c	/* pair control mask */</u></td></tr>
<tr><th id="261">261</th><td><u>#define	<dfn class="macro" id="_M/PSECR_PINOUTB" data-ref="_M/PSECR_PINOUTB">PSECR_PINOUTB</dfn>	0x0008	/* PSE pinout Alternative B */</u></td></tr>
<tr><th id="262">262</th><td><u>#define	<dfn class="macro" id="_M/PSECR_PINOUTA" data-ref="_M/PSECR_PINOUTA">PSECR_PINOUTA</dfn>	0x0004	/* PSE pinout Alternative A */</u></td></tr>
<tr><th id="263">263</th><td><u>#define	<dfn class="macro" id="_M/PSECR_PSEENMASK" data-ref="_M/PSECR_PSEENMASK">PSECR_PSEENMASK</dfn>	0x0003	/* PSE enable mask */</u></td></tr>
<tr><th id="264">264</th><td><u>#define	<dfn class="macro" id="_M/PSECR_FOPOWTST" data-ref="_M/PSECR_FOPOWTST">PSECR_FOPOWTST</dfn>	0x0002	/* Force Power Test Mode */</u></td></tr>
<tr><th id="265">265</th><td><u>#define	<dfn class="macro" id="_M/PSECR_PSEEN" data-ref="_M/PSECR_PSEEN">PSECR_PSEEN</dfn>	0x0001	/* PSE Enabled */</u></td></tr>
<tr><th id="266">266</th><td><u>#define	<dfn class="macro" id="_M/PSECR_PSEDIS" data-ref="_M/PSECR_PSEDIS">PSECR_PSEDIS</dfn>	0x0000	/* PSE Disabled */</u></td></tr>
<tr><th id="267">267</th><td></td></tr>
<tr><th id="268">268</th><td><u>#define	<dfn class="macro" id="_M/MII_PSESR" data-ref="_M/MII_PSESR">MII_PSESR</dfn>	0x0c	/* PSE status register */</u></td></tr>
<tr><th id="269">269</th><td><u>#define	<dfn class="macro" id="_M/PSESR_PWRDENIED" data-ref="_M/PSESR_PWRDENIED">PSESR_PWRDENIED</dfn>	0x1000	/* Power Denied */</u></td></tr>
<tr><th id="270">270</th><td><u>#define	<dfn class="macro" id="_M/PSESR_VALSIG" data-ref="_M/PSESR_VALSIG">PSESR_VALSIG</dfn>	0x0800	/* Valid PD signature detected */</u></td></tr>
<tr><th id="271">271</th><td><u>#define	<dfn class="macro" id="_M/PSESR_INVALSIG" data-ref="_M/PSESR_INVALSIG">PSESR_INVALSIG</dfn>	0x0400	/* Invalid PD signature detected */</u></td></tr>
<tr><th id="272">272</th><td><u>#define	<dfn class="macro" id="_M/PSESR_SHORTCIRC" data-ref="_M/PSESR_SHORTCIRC">PSESR_SHORTCIRC</dfn>	0x0200	/* Short circuit condition detected */</u></td></tr>
<tr><th id="273">273</th><td><u>#define	<dfn class="macro" id="_M/PSESR_OVERLOAD" data-ref="_M/PSESR_OVERLOAD">PSESR_OVERLOAD</dfn>	0x0100	/* Overload condition detected */</u></td></tr>
<tr><th id="274">274</th><td><u>#define	<dfn class="macro" id="_M/PSESR_MPSABSENT" data-ref="_M/PSESR_MPSABSENT">PSESR_MPSABSENT</dfn>	0x0080	/* MPS absent condition detected */</u></td></tr>
<tr><th id="275">275</th><td><u>#define	<dfn class="macro" id="_M/PSESR_PDCLMASK" data-ref="_M/PSESR_PDCLMASK">PSESR_PDCLMASK</dfn>	0x0070	/* PD Class mask */</u></td></tr>
<tr><th id="276">276</th><td><u>#define	<dfn class="macro" id="_M/PSESR_STATMASK" data-ref="_M/PSESR_STATMASK">PSESR_STATMASK</dfn>	0x000e	/* PSE Status mask */</u></td></tr>
<tr><th id="277">277</th><td><u>#define	<dfn class="macro" id="_M/PSESR_PAIRCTABL" data-ref="_M/PSESR_PAIRCTABL">PSESR_PAIRCTABL</dfn>	0x0001	/* PAIR Control Ability */</u></td></tr>
<tr><th id="278">278</th><td><u>#define	<dfn class="macro" id="_M/PSESR_PDCL_INVALID" data-ref="_M/PSESR_PDCL_INVALID">PSESR_PDCL_INVALID</dfn>	(5 &lt;&lt; 4)	/* Invalid Class */</u></td></tr>
<tr><th id="279">279</th><td><u>#define	<dfn class="macro" id="_M/PSESR_PDCL_4" data-ref="_M/PSESR_PDCL_4">PSESR_PDCL_4</dfn>		(4 &lt;&lt; 4)	/* Class 4 */</u></td></tr>
<tr><th id="280">280</th><td><u>#define	<dfn class="macro" id="_M/PSESR_PDCL_3" data-ref="_M/PSESR_PDCL_3">PSESR_PDCL_3</dfn>		(3 &lt;&lt; 4)	/* Class 3 */</u></td></tr>
<tr><th id="281">281</th><td><u>#define	<dfn class="macro" id="_M/PSESR_PDCL_2" data-ref="_M/PSESR_PDCL_2">PSESR_PDCL_2</dfn>		(2 &lt;&lt; 4)	/* Class 2 */</u></td></tr>
<tr><th id="282">282</th><td><u>#define	<dfn class="macro" id="_M/PSESR_PDCL_1" data-ref="_M/PSESR_PDCL_1">PSESR_PDCL_1</dfn>		(1 &lt;&lt; 4)	/* Class 1 */</u></td></tr>
<tr><th id="283">283</th><td><u>#define	<dfn class="macro" id="_M/PSESR_PDCL_0" data-ref="_M/PSESR_PDCL_0">PSESR_PDCL_0</dfn>		(0 &lt;&lt; 4)	/* Class 0 */</u></td></tr>
<tr><th id="284">284</th><td><u>#define	<dfn class="macro" id="_M/PSESR_STAT_ISFLT" data-ref="_M/PSESR_STAT_ISFLT">PSESR_STAT_ISFLT</dfn>	(5 &lt;&lt; 1)	/* Implement specific fault */</u></td></tr>
<tr><th id="285">285</th><td><u>#define	<dfn class="macro" id="_M/PSESR_STAT_TSTERR" data-ref="_M/PSESR_STAT_TSTERR">PSESR_STAT_TSTERR</dfn>	(4 &lt;&lt; 1)	/* Test Error */</u></td></tr>
<tr><th id="286">286</th><td><u>#define	<dfn class="macro" id="_M/PSESR_STAT_TSTMODE" data-ref="_M/PSESR_STAT_TSTMODE">PSESR_STAT_TSTMODE</dfn>	(3 &lt;&lt; 1)	/* Test Mode */</u></td></tr>
<tr><th id="287">287</th><td><u>#define	<dfn class="macro" id="_M/PSESR_STAT_DELVPWR" data-ref="_M/PSESR_STAT_DELVPWR">PSESR_STAT_DELVPWR</dfn>	(2 &lt;&lt; 1)	/* Delivering power */</u></td></tr>
<tr><th id="288">288</th><td><u>#define	<dfn class="macro" id="_M/PSESR_STAT_SEARCH" data-ref="_M/PSESR_STAT_SEARCH">PSESR_STAT_SEARCH</dfn>	(1 &lt;&lt; 1)	/* Searching */</u></td></tr>
<tr><th id="289">289</th><td><u>#define	<dfn class="macro" id="_M/PSESR_STAT_DIS" data-ref="_M/PSESR_STAT_DIS">PSESR_STAT_DIS</dfn>		(0 &lt;&lt; 1)	/* Disabled */</u></td></tr>
<tr><th id="290">290</th><td></td></tr>
<tr><th id="291">291</th><td><u>#define	<dfn class="macro" id="_M/MII_MMDACR" data-ref="_M/MII_MMDACR">MII_MMDACR</dfn>	0x0d	/* MMD access control register */</u></td></tr>
<tr><th id="292">292</th><td><u>#define	<dfn class="macro" id="_M/MMDACR_FUNCMASK" data-ref="_M/MMDACR_FUNCMASK">MMDACR_FUNCMASK</dfn>	0xc000	/* function */</u></td></tr>
<tr><th id="293">293</th><td><u>#define	<dfn class="macro" id="_M/MMDACR_DADDRMASK" data-ref="_M/MMDACR_DADDRMASK">MMDACR_DADDRMASK</dfn> 0x001f	/* device address */</u></td></tr>
<tr><th id="294">294</th><td><u>#define	<dfn class="macro" id="_M/MMDACR_FN_ADDRESS" data-ref="_M/MMDACR_FN_ADDRESS">MMDACR_FN_ADDRESS</dfn>	(0 &lt;&lt; 14) /* address */</u></td></tr>
<tr><th id="295">295</th><td><u>#define	<dfn class="macro" id="_M/MMDACR_FN_DATA" data-ref="_M/MMDACR_FN_DATA">MMDACR_FN_DATA</dfn>		(1 &lt;&lt; 14) /* data, no post increment */</u></td></tr>
<tr><th id="296">296</th><td><u>#define	<dfn class="macro" id="_M/MMDACR_FN_DATA_INC_RW" data-ref="_M/MMDACR_FN_DATA_INC_RW">MMDACR_FN_DATA_INC_RW</dfn>	(2 &lt;&lt; 14) /* data, post increment on r/w */</u></td></tr>
<tr><th id="297">297</th><td><u>#define	<dfn class="macro" id="_M/MMDACR_FN_DATA_INC_W" data-ref="_M/MMDACR_FN_DATA_INC_W">MMDACR_FN_DATA_INC_W</dfn>	(3 &lt;&lt; 14) /* data, post increment on wr only */</u></td></tr>
<tr><th id="298">298</th><td></td></tr>
<tr><th id="299">299</th><td><u>#define	<dfn class="macro" id="_M/MII_MMDAADR" data-ref="_M/MII_MMDAADR">MII_MMDAADR</dfn>	0x0e	/* MMD access address data register */</u></td></tr>
<tr><th id="300">300</th><td></td></tr>
<tr><th id="301">301</th><td><u>#define	<dfn class="macro" id="_M/MII_EXTSR" data-ref="_M/MII_EXTSR">MII_EXTSR</dfn>	0x0f	/* Extended status register */</u></td></tr>
<tr><th id="302">302</th><td><u>#define	<dfn class="macro" id="_M/EXTSR_1000XFDX" data-ref="_M/EXTSR_1000XFDX">EXTSR_1000XFDX</dfn>	0x8000	/* 1000X full-duplex capable */</u></td></tr>
<tr><th id="303">303</th><td><u>#define	<dfn class="macro" id="_M/EXTSR_1000XHDX" data-ref="_M/EXTSR_1000XHDX">EXTSR_1000XHDX</dfn>	0x4000	/* 1000X half-duplex capable */</u></td></tr>
<tr><th id="304">304</th><td><u>#define	<dfn class="macro" id="_M/EXTSR_1000TFDX" data-ref="_M/EXTSR_1000TFDX">EXTSR_1000TFDX</dfn>	0x2000	/* 1000T full-duplex capable */</u></td></tr>
<tr><th id="305">305</th><td><u>#define	<dfn class="macro" id="_M/EXTSR_1000THDX" data-ref="_M/EXTSR_1000THDX">EXTSR_1000THDX</dfn>	0x1000	/* 1000T half-duplex capable */</u></td></tr>
<tr><th id="306">306</th><td></td></tr>
<tr><th id="307">307</th><td><u>#define	<dfn class="macro" id="_M/EXTSR_MEDIAMASK" data-ref="_M/EXTSR_MEDIAMASK">EXTSR_MEDIAMASK</dfn>	(EXTSR_1000XFDX | EXTSR_1000XHDX | \</u></td></tr>
<tr><th id="308">308</th><td><u>	    EXTSR_1000TFDX | EXTSR_1000THDX)</u></td></tr>
<tr><th id="309">309</th><td></td></tr>
<tr><th id="310">310</th><td><u>#<span data-ppcond="30">endif</span> /* _DEV_MII_MII_H_ */</u></td></tr>
<tr><th id="311">311</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../cardbus/if_ath_cardbus.c.html'>netbsd/sys/dev/cardbus/if_ath_cardbus.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
