// Seed: 4226694975
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  logic id_4;
  ;
  assign id_4 = (~&1'h0);
  assign id_4[1 :-1] = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  output wire id_21;
  input wire id_20;
  output wire id_19;
  input wire id_18;
  inout wire id_17;
  inout wire id_16;
  output wire id_15;
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  output tri1 id_9;
  inout supply0 id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  module_0 modCall_1 (
      id_1,
      id_16,
      id_7
  );
  inout wire id_1;
  assign id_8 = -1;
  wire id_22;
  ;
  assign id_9 = -1;
  wire id_23;
  initial begin : LABEL_0
    `define pp_24 0
  end
endmodule
