# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 960 0.000128 4096 0.18 7790 158976 46.1874 34.9599 5627.32 1046.77 6755.36 6755.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 960 0.000128 4096 0.18 7790 158976 46.2151 35.0372 6644.67 1046.31 7772.35 7772.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 960 0.000128 4096 0.18 7790 159040 46.1388 35.0348 6897.31 1048.54 8027.14 8027.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 960 0.000128 4096 0.18 7790 158976 46.01 34.9641 6426.31 1047.82 7555.23 7555.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 960 0.000128 4096 0.18 7790 159200 46.3926 35.0972 6518.77 1047.53 7647.91 7648.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 960 0.000128 4096 0.18 7790 158592 46.067 34.9837 6628.99 1046.99 7757.14 7757.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 960 0.000128 4096 0.18 7790 158880 46.1688 35.0139 6696.09 1047.21 7824.6 7824.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 960 0.000128 4096 0.18 7790 158720 46.1109 34.9696 6468.2 1047.84 7597.23 7597.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 960 0.000128 4096 0.18 7790 158976 46.0947 34.9724 6550.17 1048.34 7679.71 7679.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 960 0.000128 4096 0.18 7790 158400 46.104 34.9676 6981.6 1044.9 8107.69 8107.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 960 0.000128 4096 0.18 7790 157696 45.9806 34.9024 8083.34 1046.03 9210.38 9210.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 960 0.000128 4096 0.18 7800 159104 46.0966 34.964 5692.98 1047.29 6821.45 6821.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 960 0.000128 4096 0.18 7800 159040 46.2608 35.0387 5728.29 1048.21 6857.92 6858.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 960 0.000128 4096 0.18 7800 159168 46.1621 35.0235 5713.38 1048.59 6843.27 6843.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 960 0.000128 4096 0.18 7800 159040 46.3031 35.0368 5812.86 1046.91 6941.23 6941.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 960 0.000128 4096 0.18 7800 158976 46.1193 34.9553 5782.85 1046.74 6910.78 6910.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 960 0.000128 4096 0.18 7800 158688 46.1987 35.0344 6699.38 1046.31 7827.04 7827.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 960 0.000128 4096 0.18 7800 159040 46.1322 35.0157 6551.92 1047.72 7680.91 7681.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 960 0.000128 4096 0.18 7800 158976 46.0067 34.9757 6965.93 1047.92 8094.96 8095.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 960 0.000128 4096 0.18 7800 158800 46.4106 35.0906 6904.76 1047.63 8034.01 8034.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 960 0.000128 4096 0.18 7800 158592 46.014 34.9871 6961.78 1046.74 8089.64 8089.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 960 0.000128 4096 0.18 7800 158400 46.2072 35.0227 6875.42 1046.01 8002.79 8002.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 960 0.000128 4096 0.18 7800 158720 46.0877 34.9658 6592.62 1048.11 7721.9 7721.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 960 0.000128 4096 0.18 7800 158976 46.0723 34.9815 7650.41 1047.48 8779.05 8779.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 960 0.000128 4096 0.18 7800 157600 46.1537 34.9676 7682.18 1044.67 8808.1 8808.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 960 0.000128 4096 0.18 7800 157696 45.9938 34.9193 6983.79 1045.05 8109.88 8109.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 960 0.000128 4096 0.18 7800 159104 46.0671 34.9716 5359.7 1048.03 6488.89 6489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 960 0.000128 4096 0.18 7800 159200 46.2709 35.0398 6022.49 1048.07 7151.99 7152.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 960 0.000128 4096 0.18 7800 159168 46.1575 35.0177 5602.77 1048.43 6732.5 6732.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 960 0.000128 4096 0.18 7800 159040 46.299 35.0454 5671.62 1047.65 6800.73 6800.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 960 0.000128 4096 0.18 7800 158976 46.1087 34.9512 5580.42 1047.53 6709.13 6709.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 960 0.000128 4096 0.18 7800 158976 46.1779 35.039 7023.37 1046.31 8151.02 8151.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 960 0.000128 4096 0.18 7800 158400 46.0049 34.9633 4866.27 1045.91 5993.28 5993.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 960 0.000128 4096 0.18 7800 159040 46.1561 35.0209 6794.09 1048.35 7923.73 7923.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 960 0.000128 4096 0.18 7800 158080 45.9079 34.8979 4710.99 1045.52 5837.44 5837.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 960 0.000128 4096 0.18 7800 158976 46.0114 34.9673 6397.51 1048.27 7526.87 7526.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 960 0.000128 4096 0.18 7800 158976 46.0962 34.9867 4544.25 1047.43 5672.87 5672.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 960 0.000128 4096 0.18 7800 159200 46.3316 35.0832 6648.8 1048.65 7778.98 7779.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 960 0.000128 4096 0.18 7800 158400 46.1053 34.9696 4649.24 1044.06 5774.49 5774.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 960 0.000128 4096 0.18 7800 158592 46.0324 34.9753 8420.49 1046.15 9547.77 9547.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 960 0.000128 4096 0.18 7800 157696 45.9491 34.8845 5509.07 1044.2 6634.23 6634.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 960 0.000128 4096 0.18 7800 158880 46.1612 35.0267 8115.93 1045.82 9243.06 9243.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 960 0.000128 4096 0.18 7800 158400 46.1177 34.9962 5475.83 1046.67 6603.74 6603.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 960 0.000128 4096 0.18 7800 158720 46.0724 34.9791 7897.24 1047.84 9026.25 9026.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 960 0.000128 4096 0.18 7800 157696 46.0052 34.9001 5271.81 1046.04 6398.87 6398.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 960 0.000128 4096 0.18 7800 158976 46.0495 34.9841 6936.41 1048.45 8066.01 8066.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 960 0.000128 4096 0.18 7800 156672 45.8775 34.7759 4754.49 1040.92 5876.19 5876.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 960 0.000128 4096 0.18 7800 158400 46.0964 34.9596 7079.17 1044.77 8205.11 8205.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 960 0.000128 4096 0.18 7800 156800 45.8834 34.8537 5071.35 1040.85 6193.05 6193.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 960 0.000128 4096 0.18 7800 158976 46.0913 34.9614 5301.48 1047.3 6429.95 6430.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 960 0.000128 4096 0.18 7800 159040 46.2652 35.0411 5585.48 1048.21 6715.11 6715.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 960 0.000128 4096 0.18 7800 158976 46.1714 35.057 5506.44 1048.71 6636.5 6636.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 960 0.000128 4096 0.18 7800 158592 46.1062 34.9647 3537.49 1047.93 4666.61 4666.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 960 0.000128 4096 0.18 7800 158816 46.2787 35.0403 6382.75 1047.9 7512.1 7512.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 960 0.000128 4096 0.18 7800 158592 46.0231 34.9891 4003.81 1046.98 5131.91 5132.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 960 0.000128 4096 0.18 7800 158720 46.1244 34.9735 5967.86 1047.55 7096.63 7096.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 960 0.000128 4096 0.18 7800 158720 46.1028 34.9807 3849.32 1047 4977.52 4977.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 960 0.000128 4096 0.18 7800 158688 46.1911 35.0412 6745.92 1047.17 7874.44 7874.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 960 0.000128 4096 0.18 7800 158400 46.0099 34.9603 4716.7 1046.04 5843.83 5843.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 960 0.000128 4096 0.18 7800 159040 46.119 35.0228 6444.54 1047.57 7573.37 7573.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 960 0.000128 4096 0.18 7800 158080 45.9092 34.9012 4565.35 1045.53 5691.81 5691.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 960 0.000128 4096 0.18 7800 158592 46.0423 34.9782 8163.27 1047.72 9292.13 9292.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 960 0.000128 4096 0.18 7800 158208 46.0961 34.982 5250.56 1047.46 6379.21 6379.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 960 0.000128 4096 0.18 7800 158800 46.4074 35.0781 8070.72 1048.64 9200.97 9201.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 960 0.000128 4096 0.18 7800 157600 46.1648 34.9656 5430.43 1044.88 6556.56 6556.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 960 0.000128 4096 0.18 7800 158592 46.0443 34.9846 7913.21 1046.97 9041.33 9041.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 960 0.000128 4096 0.18 7800 157696 45.9471 34.8863 5185.26 1045.07 6311.27 6311.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 960 0.000128 4096 0.18 7800 158400 46.198 35.029 7628.5 1046.05 8755.9 8756.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 960 0.000128 4096 0.18 7800 158400 46.1196 35.0009 4923.39 1046.91 6051.53 6051.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 960 0.000128 4096 0.18 7800 158720 46.0486 34.9614 7312.18 1047.89 8441.2 8441.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 960 0.000128 4096 0.18 7800 157696 45.9897 34.9112 4929.6 1045.03 6055.65 6055.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 960 0.000128 4096 0.18 7800 158976 46.0229 34.981 5972.77 1047.29 7101.18 7101.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 960 0.000128 4096 0.18 7800 158880 46.2931 35.0495 5370.71 1047.33 6499.51 6499.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 960 0.000128 4096 0.18 7800 158720 46.1708 35.0142 3456.62 1047.69 4585.62 4585.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 960 0.000128 4096 0.18 7800 158976 46.1728 35.0328 5725.75 1047.73 6854.81 6854.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 960 0.000128 4096 0.18 7800 158592 46.0861 34.9556 3685.4 1047.07 4813.63 4813.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 960 0.000128 4096 0.18 7800 158816 46.2779 35.045 6136.75 1047.64 7265.82 7265.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 960 0.000128 4096 0.18 7800 158592 46.0216 34.9979 3852.86 1046.01 4980 4980.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 960 0.000128 4096 0.18 7800 158720 46.0847 34.9553 6232.58 1046.64 7360.38 7360.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 960 0.000128 4096 0.18 7800 158720 46.0921 34.9623 4014.22 1048.01 5143.39 5143.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 960 0.000128 4096 0.18 7800 158688 46.1964 35.0372 6770.98 1046.44 7898.78 7898.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 960 0.000128 4096 0.18 7800 158400 46.0158 34.9514 4829.29 1044.86 5955.23 5955.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 960 0.000128 4096 0.18 7800 158720 46.1456 35.0286 6555.02 1048.53 7684.84 7684.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 960 0.000128 4096 0.18 7800 158080 45.9159 34.8946 4578.35 1045.55 5704.83 5704.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 960 0.000128 4096 0.18 7800 158592 46.0626 34.965 7959.81 1047.08 9088.04 9088.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 960 0.000128 4096 0.18 7800 158208 46.1269 34.9724 5335.79 1047.45 6464.46 6464.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 960 0.000128 4096 0.18 7800 158800 46.3887 35.0863 8018.97 1047.43 9148 9148.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 960 0.000128 4096 0.18 7800 157600 46.1521 34.9595 5346.18 1044.88 6472.29 6472.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 960 0.000128 4096 0.18 7800 158592 46.0099 34.9934 7717.6 1045.83 8844.54 8844.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 960 0.000128 4096 0.18 7800 157696 45.9466 34.8746 5028.87 1044.21 6154.02 6154.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 960 0.000128 4096 0.18 7800 158400 46.1779 35.0159 7455.33 1046.92 8583.55 8583.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 960 0.000128 4096 0.18 7800 158400 46.1057 35.0007 4960.06 1047.58 6088.86 6088.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 960 0.000128 4096 0.18 7800 158720 46.0841 34.9774 7162.6 1047.77 8291.54 8291.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 960 0.000128 4096 0.18 7800 157696 45.9853 34.9087 5069.4 1044.8 6195.21 6195.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 960 0.000128 4096 0.18 7808 158976 46.0853 34.9812 5239.25 1048.04 6368.48 6368.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 960 0.000128 4096 0.18 7808 158720 46.1035 34.9509 3357.21 1047.83 4486.21 4486.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 960 0.000128 4096 0.18 7808 159040 46.2798 35.0379 5358.73 1047.1 6487.28 6487.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 960 0.000128 4096 0.18 7808 159040 46.1429 35.0239 3441.57 1047.71 4570.56 4570.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 960 0.000128 4096 0.18 7808 158976 46.1454 35.0172 5793.81 1047.7 6922.79 6922.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 960 0.000128 4096 0.18 7808 158592 46.0511 34.9606 3683.03 1047.67 4811.83 4811.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 960 0.000128 4096 0.18 7808 158816 46.2668 35.0365 5683.26 1047.78 6812.46 6812.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 960 0.000128 4096 0.18 7808 158592 46.0193 34.986 3626.82 1046.99 4754.93 4755.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 960 0.000128 4096 0.18 7808 158592 46.2007 35.0531 2983.82 1046.23 4111.43 4111.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 960 0.000128 4096 0.18 7808 158720 46.1215 34.9553 5613.29 1047.64 6742.13 6742.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 960 0.000128 4096 0.18 7808 158720 46.0952 34.9685 3683.1 1047.98 4812.27 4812.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 960 0.000128 4096 0.18 7808 158208 46.1201 34.9805 3039.71 1047.49 4168.42 4168.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 960 0.000128 4096 0.18 7808 158688 46.1638 35.0352 8180.24 1046.37 9307.94 9308.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 960 0.000128 4096 0.18 7808 158400 46.0099 34.9566 5247.14 1046.02 6374.25 6374.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 960 0.000128 4096 0.18 7808 158112 46.1309 34.9614 4272.26 1044.16 5397.63 5397.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 960 0.000128 4096 0.18 7808 159040 46.0829 35.0167 7703.33 1048.54 8833.08 8833.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 960 0.000128 4096 0.18 7808 158080 45.931 34.8896 5161.03 1045.51 6287.48 6287.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 960 0.000128 4096 0.18 7808 158400 46.094 35.0052 4349.09 1046.42 5476.73 5476.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 960 0.000128 4096 0.18 7808 158592 46.0591 34.9553 7238.63 1047.95 8367.71 8367.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 960 0.000128 4096 0.18 7808 158208 46.1126 34.984 4691.23 1048.43 5820.87 5820.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 960 0.000128 4096 0.18 7808 157824 45.9598 34.9286 4067.98 1046.07 5195.05 5195.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 960 0.000128 4096 0.18 7808 158800 46.4047 35.0846 7165.74 1047.43 8294.78 8294.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 960 0.000128 4096 0.18 7808 157600 46.1691 34.9628 4992.9 1044.65 6118.8 6118.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 960 0.000128 4096 0.18 7808 157200 46.3041 34.9968 4103.2 1045.42 5230.03 5230.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 960 0.000128 4096 0.18 7808 158592 46.0001 34.9898 6985.04 1046.99 8113.14 8113.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 960 0.000128 4096 0.18 7808 157696 45.9476 34.8877 4848.3 1044.94 5974.2 5974.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 960 0.000128 4096 0.18 7808 158592 46.1186 35.0094 3996.88 1047.19 5125.33 5125.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 960 0.000128 4096 0.18 7808 158400 46.1833 35.0205 6884.96 1046.81 8013.09 8013.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 960 0.000128 4096 0.18 7808 158400 46.136 35.0017 4867.46 1046.85 5995.57 5995.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 960 0.000128 4096 0.18 7808 156960 46.218 34.968 4020.51 1045.75 5147.57 5147.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 960 0.000128 4096 0.18 7808 158720 46.0817 34.9658 6854.87 1048.01 7984.05 7984.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 960 0.000128 4096 0.18 7808 157696 45.9845 34.9061 4614.13 1045.93 5741.07 5741.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 960 0.000128 4096 0.18 7808 156672 45.8556 34.7635 4196.14 1041.01 5317.89 5317.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 960 0.000128 4096 0.18 7800 159104 46.0075 34.9635 5319.27 1047.28 6447.65 6447.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 960 0.000128 4096 0.18 7800 158976 46.0738 34.954 3406.01 1047.14 4534.29 4534.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 960 0.000128 4096 0.18 7800 159200 46.2231 35.0407 6075.8 1047.31 7204.49 7204.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 960 0.000128 4096 0.18 7800 159040 46.1124 35.0148 3831.96 1047.28 4960.48 4960.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 960 0.000128 4096 0.18 7800 158880 46.1704 35.0128 3123.6 1046.02 4250.92 4251.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 960 0.000128 4096 0.18 7800 159168 46.1341 35.0233 5574.22 1048.71 6704.22 6704.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 960 0.000128 4096 0.18 7800 158976 45.9865 34.9614 3629 1047.83 4757.88 4757.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 960 0.000128 4096 0.18 7800 158400 45.9899 34.9389 2968.23 1045.31 4094.58 4094.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 960 0.000128 4096 0.18 7800 159040 46.2166 35.0425 7908.25 1046.65 9036.27 9036.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 960 0.000128 4096 0.18 7800 158592 46.0138 34.9886 4971.51 1046.88 6099.5 6099.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 960 0.000128 4096 0.18 7800 158592 46.1897 35.0387 4040.16 1047.07 5168.57 5168.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 960 0.000128 4096 0.18 7800 158976 46.049 34.9594 7321.84 1046.94 8449.91 8450.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 960 0.000128 4096 0.18 7800 158720 46.087 34.9573 4542.05 1047.21 5670.41 5670.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 960 0.000128 4096 0.18 7800 158976 46.0732 34.9779 3726.04 1048.23 4855.43 4855.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 960 0.000128 4096 0.18 7800 158976 46.1864 35.0427 7570.05 1046.29 8697.69 8697.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 960 0.000128 4096 0.18 7800 158400 46.0046 34.9512 4900.98 1046.12 6028.16 6028.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 960 0.000128 4096 0.18 7800 158112 46.1378 34.9594 4323.76 1044.12 5449.11 5449.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 960 0.000128 4096 0.18 7800 157824 45.9648 34.9319 3850.57 1046.54 4978.11 4978.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 960 0.000128 4096 0.18 7800 159040 46.1084 35.0228 7122.34 1047.51 8251.1 8251.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 960 0.000128 4096 0.18 7800 158080 45.9031 34.8897 4829.5 1044.49 5954.9 5955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 960 0.000128 4096 0.18 7800 158400 46.158 35.0042 4051.24 1047.56 5180.08 5180.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 960 0.000128 4096 0.18 7800 157440 46.0512 34.9002 4035.76 1045.54 5162.38 5162.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 960 0.000128 4096 0.18 7800 158976 46.0045 34.9612 6762.53 1046.94 7890.56 7890.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 960 0.000128 4096 0.18 7800 158976 46.0696 34.9735 4787.3 1047.45 5915.91 5916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 960 0.000128 4096 0.18 7800 157824 45.968 34.9292 3909.29 1045.88 5036.19 5036.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 960 0.000128 4096 0.18 7800 156672 45.8309 34.773 3636.17 1040.39 4757.28 4757.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 960 0.000128 4096 0.18 7800 159200 46.3476 35.0829 6969.11 1049 8099.65 8099.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 960 0.000128 4096 0.18 7800 158400 46.0627 34.9512 4714.5 1044.88 5840.51 5840.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 960 0.000128 4096 0.18 7800 158400 46.2291 35.0016 4207.64 1045.42 5334.4 5334.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 960 0.000128 4096 0.18 7800 156800 45.8843 34.8429 3706.86 1040.83 4828.53 4828.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 960 0.000128 4096 0.18 7824 158976 46.0298 34.9635 5757.69 1048.19 6886.98 6887.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 960 0.000128 4096 0.18 7824 158720 46.065 34.9595 3670.64 1046.76 4798.54 4798.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 960 0.000128 4096 0.18 7824 158592 46.0508 34.9621 3036.86 1047.11 4165.1 4165.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 960 0.000128 4096 0.18 7824 158880 46.2882 35.0413 5567.3 1047.47 6696.22 6696.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 960 0.000128 4096 0.18 7824 158720 46.1178 35.018 3629.62 1048.27 4759.14 4759.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 960 0.000128 4096 0.18 7824 158400 46.2025 35.0228 2948.14 1046.06 4075.54 4075.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 960 0.000128 4096 0.18 7824 158976 46.1442 35.0228 7691.9 1048.03 8821.22 8821.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 960 0.000128 4096 0.18 7824 158592 46.0592 34.9663 4846.3 1046.68 5974.11 5974.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 960 0.000128 4096 0.18 7824 158400 45.992 34.95 3902.67 1046.02 5029.75 5029.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 960 0.000128 4096 0.18 7824 158208 46.0825 34.9685 3291.88 1048.25 4421.3 4421.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 960 0.000128 4096 0.18 7824 158816 46.2522 35.0364 7102.93 1047.79 8232.12 8232.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 960 0.000128 4096 0.18 7824 158592 46.0059 34.9921 4493.44 1045.99 5620.54 5620.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 960 0.000128 4096 0.18 7824 158592 46.1833 35.0283 3694 1047.04 4822.35 4822.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 960 0.000128 4096 0.18 7824 157696 45.9285 34.8893 3314.84 1044.2 4439.97 4440.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 960 0.000128 4096 0.18 7824 158720 46.0996 34.9633 6776.29 1046.64 7904.1 7904.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 960 0.000128 4096 0.18 7824 158720 46.082 34.9682 4338.66 1048 5467.83 5467.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 960 0.000128 4096 0.18 7824 158208 46.1147 34.9778 3580.37 1047.62 4709.19 4709.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 960 0.000128 4096 0.18 7824 157696 45.9996 34.902 3146.15 1044.9 4272.07 4272.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 960 0.000128 4096 0.18 7824 158688 46.1682 35.0307 6851.81 1046.3 7979.43 7979.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 960 0.000128 4096 0.18 7824 158400 46.027 34.9468 4725.19 1045.01 5851.29 5851.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 960 0.000128 4096 0.18 7824 158112 46.1351 34.9573 3995.05 1043.97 5120.23 5120.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 960 0.000128 4096 0.18 7824 157824 45.9661 34.9447 3991.11 1045.91 5118.05 5118.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 960 0.000128 4096 0.18 7824 158720 46.1321 35.0249 6791.9 1047.54 7920.71 7920.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 960 0.000128 4096 0.18 7824 158080 45.94 34.899 4807.1 1044.53 5932.59 5932.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 960 0.000128 4096 0.18 7824 158400 46.1127 34.9962 3955.59 1046.68 5083.49 5083.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 960 0.000128 4096 0.18 7824 157440 46.0341 34.9287 3667.84 1055.44 4804.36 4804.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 960 0.000128 4096 0.18 7800 158592 46.0742 34.9683 5988.27 1047.31 7116.74 7116.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 960 0.000128 4096 0.18 7800 158464 46.1223 34.9504 3795.46 1046.69 4923.34 4923.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 960 0.000128 4096 0.18 7800 158208 46.0203 34.9635 3103.41 1047.93 4232.44 4232.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 960 0.000128 4096 0.18 7800 158560 46.2802 35.0535 5571.39 1048.08 6700.92 6701.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 960 0.000128 4096 0.18 7800 158400 46.1291 35.0254 3569.87 1047.32 4698.46 4698.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 960 0.000128 4096 0.18 7800 157920 46.1908 35.0264 2954.48 1047.02 4082.83 4082.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 960 0.000128 4096 0.18 7800 157440 45.9521 34.8955 2544.98 1045.44 3671.37 3671.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 960 0.000128 4096 0.18 7800 158592 46.1114 35.022 7558.03 1047.85 8687.13 8687.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 960 0.000128 4096 0.18 7800 158208 46.026 34.9607 4698.4 1046.93 5826.44 5826.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 960 0.000128 4096 0.18 7800 157824 46.0563 34.9553 3821.13 1045.13 4947.39 4947.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 960 0.000128 4096 0.18 7800 158208 46.0864 34.9749 3258.72 1048.24 4388.13 4388.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 960 0.000128 4096 0.18 7800 158592 46.2532 35.0351 6927.23 1046.9 8055.54 8055.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 960 0.000128 4096 0.18 7800 158144 46.0568 34.9847 4396.11 1045.88 5523.15 5523.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 960 0.000128 4096 0.18 7800 157920 46.1892 35.0321 3597.61 1046.25 4725.2 4725.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 960 0.000128 4096 0.18 7800 157696 45.931 34.8836 3242.68 1044.32 4367.93 4368.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 960 0.000128 4096 0.18 7800 158464 46.0991 34.9552 6758.2 1047.51 7886.88 7886.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 960 0.000128 4096 0.18 7800 158208 46.0749 34.9716 4389.93 1048.2 5519.28 5519.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 960 0.000128 4096 0.18 7800 158208 46.098 34.9685 3658 1048.45 4787.63 4787.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 960 0.000128 4096 0.18 7800 157696 46.0052 34.9143 3201.09 1045.94 4328.07 4328.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 960 0.000128 4096 0.18 7800 158400 46.2231 35.0352 7093.9 1046.3 8221.58 8221.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 960 0.000128 4096 0.18 7800 157824 46.0542 34.9512 5033.44 1046.12 6160.69 6160.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 960 0.000128 4096 0.18 7800 157248 46.1445 34.974 4129.19 1044.85 5255.28 5255.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 960 0.000128 4096 0.18 7800 157824 45.9498 34.932 3911.39 1045.89 5038.28 5038.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 960 0.000128 4096 0.18 7800 156960 46.2145 34.9748 3555.77 1044.61 4681.68 4681.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 960 0.000128 4096 0.18 7800 158400 46.1195 35.029 6848.96 1048.41 7978.63 7978.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 960 0.000128 4096 0.18 7800 157440 45.9536 34.8943 4680.65 1044.3 5805.91 5806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 960 0.000128 4096 0.18 7800 157440 46.1539 34.9983 4037.96 1046.52 5165.75 5165.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 960 0.000128 4096 0.18 7800 157440 46.0337 34.9156 3661.72 1046.28 4789.06 4789.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 960 0.000128 4096 0.18 7800 156800 45.895 34.8383 3521.68 1041.57 4644.1 4644.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 960 0.000128 4096 0.18 7800 158848 46.0635 34.9819 5532.8 1047.28 6661.24 6661.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 960 0.000128 4096 0.18 7800 158720 46.102 34.9616 3605.01 1047.74 4733.94 4734.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 960 0.000128 4096 0.18 7800 158592 46.0411 34.9598 2906.26 1047.81 4035.18 4035.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 960 0.000128 4096 0.18 7800 158720 46.0875 34.9617 2528.34 1047.09 3656.6 3656.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 960 0.000128 4096 0.18 7800 158880 46.241 35.0596 7564.85 1047.27 8693.54 8693.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 960 0.000128 4096 0.18 7800 158720 46.1119 35.0134 4713.96 1047.73 5842.94 5843.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 960 0.000128 4096 0.18 7800 158400 46.2017 35.0167 3830.19 1047.03 4958.56 4958.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 960 0.000128 4096 0.18 7800 158080 45.9098 34.8854 3238.15 1044.68 4363.74 4363.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 960 0.000128 4096 0.18 7800 158784 46.1188 35.0249 6949.36 1047.6 8078.22 8078.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 960 0.000128 4096 0.18 7800 158592 46.0389 34.9723 4356.55 1046.95 5484.63 5484.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 960 0.000128 4096 0.18 7800 157824 46.0632 34.9391 3566.22 1046.12 4693.46 4693.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 960 0.000128 4096 0.18 7800 158208 46.1087 34.981 3228.39 1047.47 4357.06 4357.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 960 0.000128 4096 0.18 7800 158400 46.1216 34.9962 2796.89 1046.68 3924.79 3924.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 960 0.000128 4096 0.18 7800 158592 46.253 35.0418 6636.31 1047.06 7764.78 7764.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 960 0.000128 4096 0.18 7800 158144 46.0725 34.9828 4205.12 1046.76 5333.05 5333.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 960 0.000128 4096 0.18 7800 157920 46.2139 35.0351 3515.86 1046.29 4643.51 4643.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 960 0.000128 4096 0.18 7800 157696 45.9438 34.8897 3089.46 1045.19 4215.6 4215.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 960 0.000128 4096 0.18 7800 157920 46.2982 35.0372 2729.46 1046.64 3857.56 3857.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 960 0.000128 4096 0.18 7800 158720 46.0601 34.957 6134.44 1046.78 7262.35 7262.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 960 0.000128 4096 0.18 7800 158720 46.0841 34.97 4156.34 1047.08 5284.59 5284.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 960 0.000128 4096 0.18 7800 158208 46.0674 34.9697 3433.03 1047.44 4561.63 4561.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 960 0.000128 4096 0.18 7800 157696 46.0087 34.9003 3090.62 1045.04 4216.69 4216.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 960 0.000128 4096 0.18 7800 157440 46.0481 34.9123 2827.19 1045.14 3953.4 3953.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 960 0.000128 4096 0.18 7808 158976 46.0815 34.9713 5442.23 1047.42 6570.83 6570.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 960 0.000128 4096 0.18 7808 158720 46.0816 34.9453 3481.88 1046.77 4609.79 4609.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 960 0.000128 4096 0.18 7808 158592 46.0572 34.9553 2860.59 1057.21 3998.93 3999.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 960 0.000128 4096 0.18 7808 158720 46.0474 34.9681 2480.79 1047.13 3609.05 3609.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 960 0.000128 4096 0.18 7808 159040 46.1903 35.0433 7308.12 1048.35 8437.82 8437.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 960 0.000128 4096 0.18 7808 159040 46.1066 35.2356 4449.15 1048.42 5579.03 5579.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 960 0.000128 4096 0.18 7808 158400 46.1701 35.0213 3672.48 1046.19 4799.97 4800.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 960 0.000128 4096 0.18 7808 158080 45.9054 34.8897 3142.7 1044.53 4268.14 4268.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 960 0.000128 4096 0.18 7808 157600 46.1232 34.9691 2859.29 1044.77 3985.27 3985.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 960 0.000128 4096 0.18 7808 158976 46.1399 35.0212 6726.61 1048.6 7856.49 7856.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 960 0.000128 4096 0.18 7808 158592 46.0549 34.9532 4190.88 1047.85 5319.85 5319.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 960 0.000128 4096 0.18 7808 158400 46.036 34.9607 3447.29 1045.15 4573.55 4573.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 960 0.000128 4096 0.18 7808 158208 46.1129 34.988 3063.42 1047.37 4192.01 4192.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 960 0.000128 4096 0.18 7808 158400 46.1421 34.9938 2693.44 1047.42 3822.12 3822.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 960 0.000128 4096 0.18 7808 158816 46.2492 35.0454 6328.36 1048.05 7457.83 7457.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 960 0.000128 4096 0.18 7808 158592 46.0124 34.9858 4013.86 1046.95 5141.93 5142.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 960 0.000128 4096 0.18 7808 158592 46.1712 35.0372 3383.79 1046.28 4511.4 4511.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 960 0.000128 4096 0.18 7808 157696 45.9238 34.8897 2958.54 1044.21 4083.68 4083.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 960 0.000128 4096 0.18 7808 157920 46.2823 35.0556 2624.11 1046.89 3752.45 3752.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 960 0.000128 4096 0.18 7808 158720 46.0473 34.9578 6108.84 1046.78 7236.74 7236.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 960 0.000128 4096 0.18 7808 158720 46.0718 34.9698 4046.59 1047.99 5175.74 5175.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 960 0.000128 4096 0.18 7808 158208 46.1004 34.9668 3333.34 1047.24 4461.76 4461.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 960 0.000128 4096 0.18 7808 157696 45.9881 34.9071 3006.83 1045.93 4133.77 4133.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 960 0.000128 4096 0.18 7808 157440 46.064 34.9204 2756.27 1046.26 3883.64 3883.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 960 0.000128 4096 0.18 7808 156672 45.8342 34.7711 2561.22 1041.21 3683.14 3683.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 960 0.000128 4096 0.18 7808 158912 46.1458 35.0506 5434.04 1048.53 6563.88 6563.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 960 0.000128 4096 0.18 7808 158848 46.0237 34.9696 6060.5 1047.28 7188.89 7188.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 960 0.000128 4096 0.18 7808 158720 46.085 34.95 3913.28 1047.78 5042.22 5042.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 960 0.000128 4096 0.18 7808 158592 46.0077 34.9605 3195.15 1047.07 4323.3 4323.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 960 0.000128 4096 0.18 7808 158720 46.0825 34.971 2851.94 1047.25 3980.36 3980.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 960 0.000128 4096 0.18 7808 158080 45.9156 34.8921 2604.13 1044.52 3729.58 3729.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 960 0.000128 4096 0.18 7808 158208 46.1025 34.9696 2411.03 1047.62 3539.83 3539.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 960 0.000128 4096 0.18 7808 157696 45.9285 34.8794 2259.09 1044.11 3384.13 3384.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 960 0.000128 4096 0.18 7808 157696 46.0053 34.8877 2149.15 1045.05 3275.21 3275.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 960 0.000128 4096 0.18 7800 157696 45.9292 34.8802 2087.33 1045.07 3213.33 3213.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 960 0.000128 4096 0.18 7808 157696 45.9373 34.8811 2040.2 1044.19 3165.33 3165.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 960 0.000128 4096 0.18 7800 157920 46.2824 35.038 2099.12 1047.65 3228.21 3228.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 960 0.000128 4096 0.18 7824 157920 46.2551 35.0372 2093.68 1046.89 3221.98 3222.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 960 0.000128 4096 0.18 7808 158720 46.084 34.9545 2422.66 1047.26 3551.08 3551.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 960 0.000128 4096 0.18 7808 157440 45.8564 34.8563 3636.03 1042.96 4759.83 4759.93
