
tdk_arm_microros.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00019718  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000d9c  080198e8  080198e8  0001a8e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801a684  0801a684  0001c144  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801a684  0801a684  0001b684  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801a68c  0801a68c  0001c144  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   0000000c  0801a68c  0801a68c  0001b68c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801a698  0801a698  0001b698  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000144  20000000  0801a69c  0001c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00010f98  20000148  0801a7e0  0001c148  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200110e0  0801a7e0  0001d0e0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001c144  2**0
                  CONTENTS, READONLY
 12 .debug_info   00028648  00000000  00000000  0001c174  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000562b  00000000  00000000  000447bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001998  00000000  00000000  00049de8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000013ad  00000000  00000000  0004b780  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002d093  00000000  00000000  0004cb2d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00023202  00000000  00000000  00079bc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ec3da  00000000  00000000  0009cdc2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000076  00000000  00000000  0018919c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000077ac  00000000  00000000  00189214  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  001909c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000148 	.word	0x20000148
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080198d0 	.word	0x080198d0

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000014c 	.word	0x2000014c
 800020c:	080198d0 	.word	0x080198d0

08000210 <strcmp>:
 8000210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000218:	2a01      	cmp	r2, #1
 800021a:	bf28      	it	cs
 800021c:	429a      	cmpcs	r2, r3
 800021e:	d0f7      	beq.n	8000210 <strcmp>
 8000220:	1ad0      	subs	r0, r2, r3
 8000222:	4770      	bx	lr

08000224 <strlen>:
 8000224:	4603      	mov	r3, r0
 8000226:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022a:	2a00      	cmp	r2, #0
 800022c:	d1fb      	bne.n	8000226 <strlen+0x2>
 800022e:	1a18      	subs	r0, r3, r0
 8000230:	3801      	subs	r0, #1
 8000232:	4770      	bx	lr
	...

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_drsub>:
 80002e0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002e4:	e002      	b.n	80002ec <__adddf3>
 80002e6:	bf00      	nop

080002e8 <__aeabi_dsub>:
 80002e8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ec <__adddf3>:
 80002ec:	b530      	push	{r4, r5, lr}
 80002ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002f6:	ea94 0f05 	teq	r4, r5
 80002fa:	bf08      	it	eq
 80002fc:	ea90 0f02 	teqeq	r0, r2
 8000300:	bf1f      	itttt	ne
 8000302:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000306:	ea55 0c02 	orrsne.w	ip, r5, r2
 800030a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800030e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000312:	f000 80e2 	beq.w	80004da <__adddf3+0x1ee>
 8000316:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800031a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800031e:	bfb8      	it	lt
 8000320:	426d      	neglt	r5, r5
 8000322:	dd0c      	ble.n	800033e <__adddf3+0x52>
 8000324:	442c      	add	r4, r5
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	ea82 0000 	eor.w	r0, r2, r0
 8000332:	ea83 0101 	eor.w	r1, r3, r1
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	2d36      	cmp	r5, #54	@ 0x36
 8000340:	bf88      	it	hi
 8000342:	bd30      	pophi	{r4, r5, pc}
 8000344:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000348:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800034c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000350:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000354:	d002      	beq.n	800035c <__adddf3+0x70>
 8000356:	4240      	negs	r0, r0
 8000358:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800035c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000360:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000364:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000368:	d002      	beq.n	8000370 <__adddf3+0x84>
 800036a:	4252      	negs	r2, r2
 800036c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000370:	ea94 0f05 	teq	r4, r5
 8000374:	f000 80a7 	beq.w	80004c6 <__adddf3+0x1da>
 8000378:	f1a4 0401 	sub.w	r4, r4, #1
 800037c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000380:	db0d      	blt.n	800039e <__adddf3+0xb2>
 8000382:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000386:	fa22 f205 	lsr.w	r2, r2, r5
 800038a:	1880      	adds	r0, r0, r2
 800038c:	f141 0100 	adc.w	r1, r1, #0
 8000390:	fa03 f20e 	lsl.w	r2, r3, lr
 8000394:	1880      	adds	r0, r0, r2
 8000396:	fa43 f305 	asr.w	r3, r3, r5
 800039a:	4159      	adcs	r1, r3
 800039c:	e00e      	b.n	80003bc <__adddf3+0xd0>
 800039e:	f1a5 0520 	sub.w	r5, r5, #32
 80003a2:	f10e 0e20 	add.w	lr, lr, #32
 80003a6:	2a01      	cmp	r2, #1
 80003a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003ac:	bf28      	it	cs
 80003ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003b2:	fa43 f305 	asr.w	r3, r3, r5
 80003b6:	18c0      	adds	r0, r0, r3
 80003b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003c0:	d507      	bpl.n	80003d2 <__adddf3+0xe6>
 80003c2:	f04f 0e00 	mov.w	lr, #0
 80003c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80003d2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003d6:	d31b      	bcc.n	8000410 <__adddf3+0x124>
 80003d8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003dc:	d30c      	bcc.n	80003f8 <__adddf3+0x10c>
 80003de:	0849      	lsrs	r1, r1, #1
 80003e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003e8:	f104 0401 	add.w	r4, r4, #1
 80003ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003f0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003f4:	f080 809a 	bcs.w	800052c <__adddf3+0x240>
 80003f8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003fc:	bf08      	it	eq
 80003fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000402:	f150 0000 	adcs.w	r0, r0, #0
 8000406:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800040a:	ea41 0105 	orr.w	r1, r1, r5
 800040e:	bd30      	pop	{r4, r5, pc}
 8000410:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000414:	4140      	adcs	r0, r0
 8000416:	eb41 0101 	adc.w	r1, r1, r1
 800041a:	3c01      	subs	r4, #1
 800041c:	bf28      	it	cs
 800041e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000422:	d2e9      	bcs.n	80003f8 <__adddf3+0x10c>
 8000424:	f091 0f00 	teq	r1, #0
 8000428:	bf04      	itt	eq
 800042a:	4601      	moveq	r1, r0
 800042c:	2000      	moveq	r0, #0
 800042e:	fab1 f381 	clz	r3, r1
 8000432:	bf08      	it	eq
 8000434:	3320      	addeq	r3, #32
 8000436:	f1a3 030b 	sub.w	r3, r3, #11
 800043a:	f1b3 0220 	subs.w	r2, r3, #32
 800043e:	da0c      	bge.n	800045a <__adddf3+0x16e>
 8000440:	320c      	adds	r2, #12
 8000442:	dd08      	ble.n	8000456 <__adddf3+0x16a>
 8000444:	f102 0c14 	add.w	ip, r2, #20
 8000448:	f1c2 020c 	rsb	r2, r2, #12
 800044c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000450:	fa21 f102 	lsr.w	r1, r1, r2
 8000454:	e00c      	b.n	8000470 <__adddf3+0x184>
 8000456:	f102 0214 	add.w	r2, r2, #20
 800045a:	bfd8      	it	le
 800045c:	f1c2 0c20 	rsble	ip, r2, #32
 8000460:	fa01 f102 	lsl.w	r1, r1, r2
 8000464:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000468:	bfdc      	itt	le
 800046a:	ea41 010c 	orrle.w	r1, r1, ip
 800046e:	4090      	lslle	r0, r2
 8000470:	1ae4      	subs	r4, r4, r3
 8000472:	bfa2      	ittt	ge
 8000474:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000478:	4329      	orrge	r1, r5
 800047a:	bd30      	popge	{r4, r5, pc}
 800047c:	ea6f 0404 	mvn.w	r4, r4
 8000480:	3c1f      	subs	r4, #31
 8000482:	da1c      	bge.n	80004be <__adddf3+0x1d2>
 8000484:	340c      	adds	r4, #12
 8000486:	dc0e      	bgt.n	80004a6 <__adddf3+0x1ba>
 8000488:	f104 0414 	add.w	r4, r4, #20
 800048c:	f1c4 0220 	rsb	r2, r4, #32
 8000490:	fa20 f004 	lsr.w	r0, r0, r4
 8000494:	fa01 f302 	lsl.w	r3, r1, r2
 8000498:	ea40 0003 	orr.w	r0, r0, r3
 800049c:	fa21 f304 	lsr.w	r3, r1, r4
 80004a0:	ea45 0103 	orr.w	r1, r5, r3
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f1c4 040c 	rsb	r4, r4, #12
 80004aa:	f1c4 0220 	rsb	r2, r4, #32
 80004ae:	fa20 f002 	lsr.w	r0, r0, r2
 80004b2:	fa01 f304 	lsl.w	r3, r1, r4
 80004b6:	ea40 0003 	orr.w	r0, r0, r3
 80004ba:	4629      	mov	r1, r5
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	fa21 f004 	lsr.w	r0, r1, r4
 80004c2:	4629      	mov	r1, r5
 80004c4:	bd30      	pop	{r4, r5, pc}
 80004c6:	f094 0f00 	teq	r4, #0
 80004ca:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ce:	bf06      	itte	eq
 80004d0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004d4:	3401      	addeq	r4, #1
 80004d6:	3d01      	subne	r5, #1
 80004d8:	e74e      	b.n	8000378 <__adddf3+0x8c>
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf18      	it	ne
 80004e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004e4:	d029      	beq.n	800053a <__adddf3+0x24e>
 80004e6:	ea94 0f05 	teq	r4, r5
 80004ea:	bf08      	it	eq
 80004ec:	ea90 0f02 	teqeq	r0, r2
 80004f0:	d005      	beq.n	80004fe <__adddf3+0x212>
 80004f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004f6:	bf04      	itt	eq
 80004f8:	4619      	moveq	r1, r3
 80004fa:	4610      	moveq	r0, r2
 80004fc:	bd30      	pop	{r4, r5, pc}
 80004fe:	ea91 0f03 	teq	r1, r3
 8000502:	bf1e      	ittt	ne
 8000504:	2100      	movne	r1, #0
 8000506:	2000      	movne	r0, #0
 8000508:	bd30      	popne	{r4, r5, pc}
 800050a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800050e:	d105      	bne.n	800051c <__adddf3+0x230>
 8000510:	0040      	lsls	r0, r0, #1
 8000512:	4149      	adcs	r1, r1
 8000514:	bf28      	it	cs
 8000516:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800051a:	bd30      	pop	{r4, r5, pc}
 800051c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000520:	bf3c      	itt	cc
 8000522:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000526:	bd30      	popcc	{r4, r5, pc}
 8000528:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800052c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000530:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000534:	f04f 0000 	mov.w	r0, #0
 8000538:	bd30      	pop	{r4, r5, pc}
 800053a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800053e:	bf1a      	itte	ne
 8000540:	4619      	movne	r1, r3
 8000542:	4610      	movne	r0, r2
 8000544:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000548:	bf1c      	itt	ne
 800054a:	460b      	movne	r3, r1
 800054c:	4602      	movne	r2, r0
 800054e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000552:	bf06      	itte	eq
 8000554:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000558:	ea91 0f03 	teqeq	r1, r3
 800055c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000560:	bd30      	pop	{r4, r5, pc}
 8000562:	bf00      	nop

08000564 <__aeabi_ui2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f04f 0500 	mov.w	r5, #0
 800057c:	f04f 0100 	mov.w	r1, #0
 8000580:	e750      	b.n	8000424 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_i2d>:
 8000584:	f090 0f00 	teq	r0, #0
 8000588:	bf04      	itt	eq
 800058a:	2100      	moveq	r1, #0
 800058c:	4770      	bxeq	lr
 800058e:	b530      	push	{r4, r5, lr}
 8000590:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000594:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000598:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800059c:	bf48      	it	mi
 800059e:	4240      	negmi	r0, r0
 80005a0:	f04f 0100 	mov.w	r1, #0
 80005a4:	e73e      	b.n	8000424 <__adddf3+0x138>
 80005a6:	bf00      	nop

080005a8 <__aeabi_f2d>:
 80005a8:	0042      	lsls	r2, r0, #1
 80005aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80005b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005b6:	bf1f      	itttt	ne
 80005b8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005bc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005c0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005c4:	4770      	bxne	lr
 80005c6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ca:	bf08      	it	eq
 80005cc:	4770      	bxeq	lr
 80005ce:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005d2:	bf04      	itt	eq
 80005d4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005d8:	4770      	bxeq	lr
 80005da:	b530      	push	{r4, r5, lr}
 80005dc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005e0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005e4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005e8:	e71c      	b.n	8000424 <__adddf3+0x138>
 80005ea:	bf00      	nop

080005ec <__aeabi_ul2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	e00a      	b.n	8000612 <__aeabi_l2d+0x16>

080005fc <__aeabi_l2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800060a:	d502      	bpl.n	8000612 <__aeabi_l2d+0x16>
 800060c:	4240      	negs	r0, r0
 800060e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000612:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000616:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800061a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800061e:	f43f aed8 	beq.w	80003d2 <__adddf3+0xe6>
 8000622:	f04f 0203 	mov.w	r2, #3
 8000626:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800062a:	bf18      	it	ne
 800062c:	3203      	addne	r2, #3
 800062e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000632:	bf18      	it	ne
 8000634:	3203      	addne	r2, #3
 8000636:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800063a:	f1c2 0320 	rsb	r3, r2, #32
 800063e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000642:	fa20 f002 	lsr.w	r0, r0, r2
 8000646:	fa01 fe03 	lsl.w	lr, r1, r3
 800064a:	ea40 000e 	orr.w	r0, r0, lr
 800064e:	fa21 f102 	lsr.w	r1, r1, r2
 8000652:	4414      	add	r4, r2
 8000654:	e6bd      	b.n	80003d2 <__adddf3+0xe6>
 8000656:	bf00      	nop

08000658 <__aeabi_dmul>:
 8000658:	b570      	push	{r4, r5, r6, lr}
 800065a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800065e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000662:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000666:	bf1d      	ittte	ne
 8000668:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800066c:	ea94 0f0c 	teqne	r4, ip
 8000670:	ea95 0f0c 	teqne	r5, ip
 8000674:	f000 f8de 	bleq	8000834 <__aeabi_dmul+0x1dc>
 8000678:	442c      	add	r4, r5
 800067a:	ea81 0603 	eor.w	r6, r1, r3
 800067e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000682:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000686:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800068a:	bf18      	it	ne
 800068c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000690:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000694:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000698:	d038      	beq.n	800070c <__aeabi_dmul+0xb4>
 800069a:	fba0 ce02 	umull	ip, lr, r0, r2
 800069e:	f04f 0500 	mov.w	r5, #0
 80006a2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006a6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80006aa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006ae:	f04f 0600 	mov.w	r6, #0
 80006b2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006b6:	f09c 0f00 	teq	ip, #0
 80006ba:	bf18      	it	ne
 80006bc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006c0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006c4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006c8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006cc:	d204      	bcs.n	80006d8 <__aeabi_dmul+0x80>
 80006ce:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006d2:	416d      	adcs	r5, r5
 80006d4:	eb46 0606 	adc.w	r6, r6, r6
 80006d8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006dc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006e0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006e4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006e8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ec:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006f0:	bf88      	it	hi
 80006f2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006f6:	d81e      	bhi.n	8000736 <__aeabi_dmul+0xde>
 80006f8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006fc:	bf08      	it	eq
 80006fe:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000702:	f150 0000 	adcs.w	r0, r0, #0
 8000706:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000710:	ea46 0101 	orr.w	r1, r6, r1
 8000714:	ea40 0002 	orr.w	r0, r0, r2
 8000718:	ea81 0103 	eor.w	r1, r1, r3
 800071c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000720:	bfc2      	ittt	gt
 8000722:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000726:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800072a:	bd70      	popgt	{r4, r5, r6, pc}
 800072c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000730:	f04f 0e00 	mov.w	lr, #0
 8000734:	3c01      	subs	r4, #1
 8000736:	f300 80ab 	bgt.w	8000890 <__aeabi_dmul+0x238>
 800073a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800073e:	bfde      	ittt	le
 8000740:	2000      	movle	r0, #0
 8000742:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000746:	bd70      	pople	{r4, r5, r6, pc}
 8000748:	f1c4 0400 	rsb	r4, r4, #0
 800074c:	3c20      	subs	r4, #32
 800074e:	da35      	bge.n	80007bc <__aeabi_dmul+0x164>
 8000750:	340c      	adds	r4, #12
 8000752:	dc1b      	bgt.n	800078c <__aeabi_dmul+0x134>
 8000754:	f104 0414 	add.w	r4, r4, #20
 8000758:	f1c4 0520 	rsb	r5, r4, #32
 800075c:	fa00 f305 	lsl.w	r3, r0, r5
 8000760:	fa20 f004 	lsr.w	r0, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea40 0002 	orr.w	r0, r0, r2
 800076c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000770:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000774:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000778:	fa21 f604 	lsr.w	r6, r1, r4
 800077c:	eb42 0106 	adc.w	r1, r2, r6
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 040c 	rsb	r4, r4, #12
 8000790:	f1c4 0520 	rsb	r5, r4, #32
 8000794:	fa00 f304 	lsl.w	r3, r0, r4
 8000798:	fa20 f005 	lsr.w	r0, r0, r5
 800079c:	fa01 f204 	lsl.w	r2, r1, r4
 80007a0:	ea40 0002 	orr.w	r0, r0, r2
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007ac:	f141 0100 	adc.w	r1, r1, #0
 80007b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007b4:	bf08      	it	eq
 80007b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ba:	bd70      	pop	{r4, r5, r6, pc}
 80007bc:	f1c4 0520 	rsb	r5, r4, #32
 80007c0:	fa00 f205 	lsl.w	r2, r0, r5
 80007c4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007c8:	fa20 f304 	lsr.w	r3, r0, r4
 80007cc:	fa01 f205 	lsl.w	r2, r1, r5
 80007d0:	ea43 0302 	orr.w	r3, r3, r2
 80007d4:	fa21 f004 	lsr.w	r0, r1, r4
 80007d8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007dc:	fa21 f204 	lsr.w	r2, r1, r4
 80007e0:	ea20 0002 	bic.w	r0, r0, r2
 80007e4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ec:	bf08      	it	eq
 80007ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007f2:	bd70      	pop	{r4, r5, r6, pc}
 80007f4:	f094 0f00 	teq	r4, #0
 80007f8:	d10f      	bne.n	800081a <__aeabi_dmul+0x1c2>
 80007fa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007fe:	0040      	lsls	r0, r0, #1
 8000800:	eb41 0101 	adc.w	r1, r1, r1
 8000804:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3c01      	subeq	r4, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1a6>
 800080e:	ea41 0106 	orr.w	r1, r1, r6
 8000812:	f095 0f00 	teq	r5, #0
 8000816:	bf18      	it	ne
 8000818:	4770      	bxne	lr
 800081a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800081e:	0052      	lsls	r2, r2, #1
 8000820:	eb43 0303 	adc.w	r3, r3, r3
 8000824:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000828:	bf08      	it	eq
 800082a:	3d01      	subeq	r5, #1
 800082c:	d0f7      	beq.n	800081e <__aeabi_dmul+0x1c6>
 800082e:	ea43 0306 	orr.w	r3, r3, r6
 8000832:	4770      	bx	lr
 8000834:	ea94 0f0c 	teq	r4, ip
 8000838:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800083c:	bf18      	it	ne
 800083e:	ea95 0f0c 	teqne	r5, ip
 8000842:	d00c      	beq.n	800085e <__aeabi_dmul+0x206>
 8000844:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000848:	bf18      	it	ne
 800084a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084e:	d1d1      	bne.n	80007f4 <__aeabi_dmul+0x19c>
 8000850:	ea81 0103 	eor.w	r1, r1, r3
 8000854:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000858:	f04f 0000 	mov.w	r0, #0
 800085c:	bd70      	pop	{r4, r5, r6, pc}
 800085e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000862:	bf06      	itte	eq
 8000864:	4610      	moveq	r0, r2
 8000866:	4619      	moveq	r1, r3
 8000868:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800086c:	d019      	beq.n	80008a2 <__aeabi_dmul+0x24a>
 800086e:	ea94 0f0c 	teq	r4, ip
 8000872:	d102      	bne.n	800087a <__aeabi_dmul+0x222>
 8000874:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000878:	d113      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800087a:	ea95 0f0c 	teq	r5, ip
 800087e:	d105      	bne.n	800088c <__aeabi_dmul+0x234>
 8000880:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000884:	bf1c      	itt	ne
 8000886:	4610      	movne	r0, r2
 8000888:	4619      	movne	r1, r3
 800088a:	d10a      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800088c:	ea81 0103 	eor.w	r1, r1, r3
 8000890:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000894:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000898:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800089c:	f04f 0000 	mov.w	r0, #0
 80008a0:	bd70      	pop	{r4, r5, r6, pc}
 80008a2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008a6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80008aa:	bd70      	pop	{r4, r5, r6, pc}

080008ac <__aeabi_ddiv>:
 80008ac:	b570      	push	{r4, r5, r6, lr}
 80008ae:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008b2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008b6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ba:	bf1d      	ittte	ne
 80008bc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008c0:	ea94 0f0c 	teqne	r4, ip
 80008c4:	ea95 0f0c 	teqne	r5, ip
 80008c8:	f000 f8a7 	bleq	8000a1a <__aeabi_ddiv+0x16e>
 80008cc:	eba4 0405 	sub.w	r4, r4, r5
 80008d0:	ea81 0e03 	eor.w	lr, r1, r3
 80008d4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008dc:	f000 8088 	beq.w	80009f0 <__aeabi_ddiv+0x144>
 80008e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008e4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008e8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ec:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008f0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008f4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008f8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008fc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000900:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000904:	429d      	cmp	r5, r3
 8000906:	bf08      	it	eq
 8000908:	4296      	cmpeq	r6, r2
 800090a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800090e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000912:	d202      	bcs.n	800091a <__aeabi_ddiv+0x6e>
 8000914:	085b      	lsrs	r3, r3, #1
 8000916:	ea4f 0232 	mov.w	r2, r2, rrx
 800091a:	1ab6      	subs	r6, r6, r2
 800091c:	eb65 0503 	sbc.w	r5, r5, r3
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800092a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000958:	085b      	lsrs	r3, r3, #1
 800095a:	ea4f 0232 	mov.w	r2, r2, rrx
 800095e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000962:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000966:	bf22      	ittt	cs
 8000968:	1ab6      	subcs	r6, r6, r2
 800096a:	4675      	movcs	r5, lr
 800096c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000970:	085b      	lsrs	r3, r3, #1
 8000972:	ea4f 0232 	mov.w	r2, r2, rrx
 8000976:	ebb6 0e02 	subs.w	lr, r6, r2
 800097a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800097e:	bf22      	ittt	cs
 8000980:	1ab6      	subcs	r6, r6, r2
 8000982:	4675      	movcs	r5, lr
 8000984:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000988:	ea55 0e06 	orrs.w	lr, r5, r6
 800098c:	d018      	beq.n	80009c0 <__aeabi_ddiv+0x114>
 800098e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000992:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000996:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800099a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800099e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009a2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009a6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009aa:	d1c0      	bne.n	800092e <__aeabi_ddiv+0x82>
 80009ac:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b0:	d10b      	bne.n	80009ca <__aeabi_ddiv+0x11e>
 80009b2:	ea41 0100 	orr.w	r1, r1, r0
 80009b6:	f04f 0000 	mov.w	r0, #0
 80009ba:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009be:	e7b6      	b.n	800092e <__aeabi_ddiv+0x82>
 80009c0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009c4:	bf04      	itt	eq
 80009c6:	4301      	orreq	r1, r0
 80009c8:	2000      	moveq	r0, #0
 80009ca:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ce:	bf88      	it	hi
 80009d0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009d4:	f63f aeaf 	bhi.w	8000736 <__aeabi_dmul+0xde>
 80009d8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009dc:	bf04      	itt	eq
 80009de:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009e6:	f150 0000 	adcs.w	r0, r0, #0
 80009ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ee:	bd70      	pop	{r4, r5, r6, pc}
 80009f0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009f4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009f8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009fc:	bfc2      	ittt	gt
 80009fe:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a02:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a06:	bd70      	popgt	{r4, r5, r6, pc}
 8000a08:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a0c:	f04f 0e00 	mov.w	lr, #0
 8000a10:	3c01      	subs	r4, #1
 8000a12:	e690      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a14:	ea45 0e06 	orr.w	lr, r5, r6
 8000a18:	e68d      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a1a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a1e:	ea94 0f0c 	teq	r4, ip
 8000a22:	bf08      	it	eq
 8000a24:	ea95 0f0c 	teqeq	r5, ip
 8000a28:	f43f af3b 	beq.w	80008a2 <__aeabi_dmul+0x24a>
 8000a2c:	ea94 0f0c 	teq	r4, ip
 8000a30:	d10a      	bne.n	8000a48 <__aeabi_ddiv+0x19c>
 8000a32:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a36:	f47f af34 	bne.w	80008a2 <__aeabi_dmul+0x24a>
 8000a3a:	ea95 0f0c 	teq	r5, ip
 8000a3e:	f47f af25 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a42:	4610      	mov	r0, r2
 8000a44:	4619      	mov	r1, r3
 8000a46:	e72c      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a48:	ea95 0f0c 	teq	r5, ip
 8000a4c:	d106      	bne.n	8000a5c <__aeabi_ddiv+0x1b0>
 8000a4e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a52:	f43f aefd 	beq.w	8000850 <__aeabi_dmul+0x1f8>
 8000a56:	4610      	mov	r0, r2
 8000a58:	4619      	mov	r1, r3
 8000a5a:	e722      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a5c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a66:	f47f aec5 	bne.w	80007f4 <__aeabi_dmul+0x19c>
 8000a6a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a6e:	f47f af0d 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a72:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a76:	f47f aeeb 	bne.w	8000850 <__aeabi_dmul+0x1f8>
 8000a7a:	e712      	b.n	80008a2 <__aeabi_dmul+0x24a>

08000a7c <__aeabi_d2f>:
 8000a7c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a80:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a84:	bf24      	itt	cs
 8000a86:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a8a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a8e:	d90d      	bls.n	8000aac <__aeabi_d2f+0x30>
 8000a90:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a94:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a98:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a9c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aa0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000aa4:	bf08      	it	eq
 8000aa6:	f020 0001 	biceq.w	r0, r0, #1
 8000aaa:	4770      	bx	lr
 8000aac:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000ab0:	d121      	bne.n	8000af6 <__aeabi_d2f+0x7a>
 8000ab2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000ab6:	bfbc      	itt	lt
 8000ab8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000abc:	4770      	bxlt	lr
 8000abe:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000ac2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ac6:	f1c2 0218 	rsb	r2, r2, #24
 8000aca:	f1c2 0c20 	rsb	ip, r2, #32
 8000ace:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ad2:	fa20 f002 	lsr.w	r0, r0, r2
 8000ad6:	bf18      	it	ne
 8000ad8:	f040 0001 	orrne.w	r0, r0, #1
 8000adc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ae0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ae4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ae8:	ea40 000c 	orr.w	r0, r0, ip
 8000aec:	fa23 f302 	lsr.w	r3, r3, r2
 8000af0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000af4:	e7cc      	b.n	8000a90 <__aeabi_d2f+0x14>
 8000af6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000afa:	d107      	bne.n	8000b0c <__aeabi_d2f+0x90>
 8000afc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b00:	bf1e      	ittt	ne
 8000b02:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b06:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b0a:	4770      	bxne	lr
 8000b0c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b10:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b14:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b18:	4770      	bx	lr
 8000b1a:	bf00      	nop

08000b1c <__aeabi_ldivmod>:
 8000b1c:	b97b      	cbnz	r3, 8000b3e <__aeabi_ldivmod+0x22>
 8000b1e:	b972      	cbnz	r2, 8000b3e <__aeabi_ldivmod+0x22>
 8000b20:	2900      	cmp	r1, #0
 8000b22:	bfbe      	ittt	lt
 8000b24:	2000      	movlt	r0, #0
 8000b26:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000b2a:	e006      	blt.n	8000b3a <__aeabi_ldivmod+0x1e>
 8000b2c:	bf08      	it	eq
 8000b2e:	2800      	cmpeq	r0, #0
 8000b30:	bf1c      	itt	ne
 8000b32:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000b36:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000b3a:	f000 b9d3 	b.w	8000ee4 <__aeabi_idiv0>
 8000b3e:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b42:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b46:	2900      	cmp	r1, #0
 8000b48:	db09      	blt.n	8000b5e <__aeabi_ldivmod+0x42>
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	db1a      	blt.n	8000b84 <__aeabi_ldivmod+0x68>
 8000b4e:	f000 f84d 	bl	8000bec <__udivmoddi4>
 8000b52:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b56:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b5a:	b004      	add	sp, #16
 8000b5c:	4770      	bx	lr
 8000b5e:	4240      	negs	r0, r0
 8000b60:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	db1b      	blt.n	8000ba0 <__aeabi_ldivmod+0x84>
 8000b68:	f000 f840 	bl	8000bec <__udivmoddi4>
 8000b6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b74:	b004      	add	sp, #16
 8000b76:	4240      	negs	r0, r0
 8000b78:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b7c:	4252      	negs	r2, r2
 8000b7e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000b82:	4770      	bx	lr
 8000b84:	4252      	negs	r2, r2
 8000b86:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000b8a:	f000 f82f 	bl	8000bec <__udivmoddi4>
 8000b8e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b92:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b96:	b004      	add	sp, #16
 8000b98:	4240      	negs	r0, r0
 8000b9a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b9e:	4770      	bx	lr
 8000ba0:	4252      	negs	r2, r2
 8000ba2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000ba6:	f000 f821 	bl	8000bec <__udivmoddi4>
 8000baa:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bae:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bb2:	b004      	add	sp, #16
 8000bb4:	4252      	negs	r2, r2
 8000bb6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000bba:	4770      	bx	lr

08000bbc <__aeabi_uldivmod>:
 8000bbc:	b953      	cbnz	r3, 8000bd4 <__aeabi_uldivmod+0x18>
 8000bbe:	b94a      	cbnz	r2, 8000bd4 <__aeabi_uldivmod+0x18>
 8000bc0:	2900      	cmp	r1, #0
 8000bc2:	bf08      	it	eq
 8000bc4:	2800      	cmpeq	r0, #0
 8000bc6:	bf1c      	itt	ne
 8000bc8:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000bcc:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000bd0:	f000 b988 	b.w	8000ee4 <__aeabi_idiv0>
 8000bd4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bdc:	f000 f806 	bl	8000bec <__udivmoddi4>
 8000be0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be8:	b004      	add	sp, #16
 8000bea:	4770      	bx	lr

08000bec <__udivmoddi4>:
 8000bec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bf0:	9d08      	ldr	r5, [sp, #32]
 8000bf2:	468e      	mov	lr, r1
 8000bf4:	4604      	mov	r4, r0
 8000bf6:	4688      	mov	r8, r1
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	d14a      	bne.n	8000c92 <__udivmoddi4+0xa6>
 8000bfc:	428a      	cmp	r2, r1
 8000bfe:	4617      	mov	r7, r2
 8000c00:	d962      	bls.n	8000cc8 <__udivmoddi4+0xdc>
 8000c02:	fab2 f682 	clz	r6, r2
 8000c06:	b14e      	cbz	r6, 8000c1c <__udivmoddi4+0x30>
 8000c08:	f1c6 0320 	rsb	r3, r6, #32
 8000c0c:	fa01 f806 	lsl.w	r8, r1, r6
 8000c10:	fa20 f303 	lsr.w	r3, r0, r3
 8000c14:	40b7      	lsls	r7, r6
 8000c16:	ea43 0808 	orr.w	r8, r3, r8
 8000c1a:	40b4      	lsls	r4, r6
 8000c1c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c20:	fa1f fc87 	uxth.w	ip, r7
 8000c24:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c28:	0c23      	lsrs	r3, r4, #16
 8000c2a:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c2e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c32:	fb01 f20c 	mul.w	r2, r1, ip
 8000c36:	429a      	cmp	r2, r3
 8000c38:	d909      	bls.n	8000c4e <__udivmoddi4+0x62>
 8000c3a:	18fb      	adds	r3, r7, r3
 8000c3c:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000c40:	f080 80ea 	bcs.w	8000e18 <__udivmoddi4+0x22c>
 8000c44:	429a      	cmp	r2, r3
 8000c46:	f240 80e7 	bls.w	8000e18 <__udivmoddi4+0x22c>
 8000c4a:	3902      	subs	r1, #2
 8000c4c:	443b      	add	r3, r7
 8000c4e:	1a9a      	subs	r2, r3, r2
 8000c50:	b2a3      	uxth	r3, r4
 8000c52:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c56:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c5a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c5e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c62:	459c      	cmp	ip, r3
 8000c64:	d909      	bls.n	8000c7a <__udivmoddi4+0x8e>
 8000c66:	18fb      	adds	r3, r7, r3
 8000c68:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000c6c:	f080 80d6 	bcs.w	8000e1c <__udivmoddi4+0x230>
 8000c70:	459c      	cmp	ip, r3
 8000c72:	f240 80d3 	bls.w	8000e1c <__udivmoddi4+0x230>
 8000c76:	443b      	add	r3, r7
 8000c78:	3802      	subs	r0, #2
 8000c7a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c7e:	eba3 030c 	sub.w	r3, r3, ip
 8000c82:	2100      	movs	r1, #0
 8000c84:	b11d      	cbz	r5, 8000c8e <__udivmoddi4+0xa2>
 8000c86:	40f3      	lsrs	r3, r6
 8000c88:	2200      	movs	r2, #0
 8000c8a:	e9c5 3200 	strd	r3, r2, [r5]
 8000c8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c92:	428b      	cmp	r3, r1
 8000c94:	d905      	bls.n	8000ca2 <__udivmoddi4+0xb6>
 8000c96:	b10d      	cbz	r5, 8000c9c <__udivmoddi4+0xb0>
 8000c98:	e9c5 0100 	strd	r0, r1, [r5]
 8000c9c:	2100      	movs	r1, #0
 8000c9e:	4608      	mov	r0, r1
 8000ca0:	e7f5      	b.n	8000c8e <__udivmoddi4+0xa2>
 8000ca2:	fab3 f183 	clz	r1, r3
 8000ca6:	2900      	cmp	r1, #0
 8000ca8:	d146      	bne.n	8000d38 <__udivmoddi4+0x14c>
 8000caa:	4573      	cmp	r3, lr
 8000cac:	d302      	bcc.n	8000cb4 <__udivmoddi4+0xc8>
 8000cae:	4282      	cmp	r2, r0
 8000cb0:	f200 8105 	bhi.w	8000ebe <__udivmoddi4+0x2d2>
 8000cb4:	1a84      	subs	r4, r0, r2
 8000cb6:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cba:	2001      	movs	r0, #1
 8000cbc:	4690      	mov	r8, r2
 8000cbe:	2d00      	cmp	r5, #0
 8000cc0:	d0e5      	beq.n	8000c8e <__udivmoddi4+0xa2>
 8000cc2:	e9c5 4800 	strd	r4, r8, [r5]
 8000cc6:	e7e2      	b.n	8000c8e <__udivmoddi4+0xa2>
 8000cc8:	2a00      	cmp	r2, #0
 8000cca:	f000 8090 	beq.w	8000dee <__udivmoddi4+0x202>
 8000cce:	fab2 f682 	clz	r6, r2
 8000cd2:	2e00      	cmp	r6, #0
 8000cd4:	f040 80a4 	bne.w	8000e20 <__udivmoddi4+0x234>
 8000cd8:	1a8a      	subs	r2, r1, r2
 8000cda:	0c03      	lsrs	r3, r0, #16
 8000cdc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ce0:	b280      	uxth	r0, r0
 8000ce2:	b2bc      	uxth	r4, r7
 8000ce4:	2101      	movs	r1, #1
 8000ce6:	fbb2 fcfe 	udiv	ip, r2, lr
 8000cea:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cee:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cf2:	fb04 f20c 	mul.w	r2, r4, ip
 8000cf6:	429a      	cmp	r2, r3
 8000cf8:	d907      	bls.n	8000d0a <__udivmoddi4+0x11e>
 8000cfa:	18fb      	adds	r3, r7, r3
 8000cfc:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000d00:	d202      	bcs.n	8000d08 <__udivmoddi4+0x11c>
 8000d02:	429a      	cmp	r2, r3
 8000d04:	f200 80e0 	bhi.w	8000ec8 <__udivmoddi4+0x2dc>
 8000d08:	46c4      	mov	ip, r8
 8000d0a:	1a9b      	subs	r3, r3, r2
 8000d0c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d10:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d14:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d18:	fb02 f404 	mul.w	r4, r2, r4
 8000d1c:	429c      	cmp	r4, r3
 8000d1e:	d907      	bls.n	8000d30 <__udivmoddi4+0x144>
 8000d20:	18fb      	adds	r3, r7, r3
 8000d22:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000d26:	d202      	bcs.n	8000d2e <__udivmoddi4+0x142>
 8000d28:	429c      	cmp	r4, r3
 8000d2a:	f200 80ca 	bhi.w	8000ec2 <__udivmoddi4+0x2d6>
 8000d2e:	4602      	mov	r2, r0
 8000d30:	1b1b      	subs	r3, r3, r4
 8000d32:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d36:	e7a5      	b.n	8000c84 <__udivmoddi4+0x98>
 8000d38:	f1c1 0620 	rsb	r6, r1, #32
 8000d3c:	408b      	lsls	r3, r1
 8000d3e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d42:	431f      	orrs	r7, r3
 8000d44:	fa0e f401 	lsl.w	r4, lr, r1
 8000d48:	fa20 f306 	lsr.w	r3, r0, r6
 8000d4c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d50:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d54:	4323      	orrs	r3, r4
 8000d56:	fa00 f801 	lsl.w	r8, r0, r1
 8000d5a:	fa1f fc87 	uxth.w	ip, r7
 8000d5e:	fbbe f0f9 	udiv	r0, lr, r9
 8000d62:	0c1c      	lsrs	r4, r3, #16
 8000d64:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d68:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d6c:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d70:	45a6      	cmp	lr, r4
 8000d72:	fa02 f201 	lsl.w	r2, r2, r1
 8000d76:	d909      	bls.n	8000d8c <__udivmoddi4+0x1a0>
 8000d78:	193c      	adds	r4, r7, r4
 8000d7a:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000d7e:	f080 809c 	bcs.w	8000eba <__udivmoddi4+0x2ce>
 8000d82:	45a6      	cmp	lr, r4
 8000d84:	f240 8099 	bls.w	8000eba <__udivmoddi4+0x2ce>
 8000d88:	3802      	subs	r0, #2
 8000d8a:	443c      	add	r4, r7
 8000d8c:	eba4 040e 	sub.w	r4, r4, lr
 8000d90:	fa1f fe83 	uxth.w	lr, r3
 8000d94:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d98:	fb09 4413 	mls	r4, r9, r3, r4
 8000d9c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000da0:	fb03 fc0c 	mul.w	ip, r3, ip
 8000da4:	45a4      	cmp	ip, r4
 8000da6:	d908      	bls.n	8000dba <__udivmoddi4+0x1ce>
 8000da8:	193c      	adds	r4, r7, r4
 8000daa:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000dae:	f080 8082 	bcs.w	8000eb6 <__udivmoddi4+0x2ca>
 8000db2:	45a4      	cmp	ip, r4
 8000db4:	d97f      	bls.n	8000eb6 <__udivmoddi4+0x2ca>
 8000db6:	3b02      	subs	r3, #2
 8000db8:	443c      	add	r4, r7
 8000dba:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dbe:	eba4 040c 	sub.w	r4, r4, ip
 8000dc2:	fba0 ec02 	umull	lr, ip, r0, r2
 8000dc6:	4564      	cmp	r4, ip
 8000dc8:	4673      	mov	r3, lr
 8000dca:	46e1      	mov	r9, ip
 8000dcc:	d362      	bcc.n	8000e94 <__udivmoddi4+0x2a8>
 8000dce:	d05f      	beq.n	8000e90 <__udivmoddi4+0x2a4>
 8000dd0:	b15d      	cbz	r5, 8000dea <__udivmoddi4+0x1fe>
 8000dd2:	ebb8 0203 	subs.w	r2, r8, r3
 8000dd6:	eb64 0409 	sbc.w	r4, r4, r9
 8000dda:	fa04 f606 	lsl.w	r6, r4, r6
 8000dde:	fa22 f301 	lsr.w	r3, r2, r1
 8000de2:	431e      	orrs	r6, r3
 8000de4:	40cc      	lsrs	r4, r1
 8000de6:	e9c5 6400 	strd	r6, r4, [r5]
 8000dea:	2100      	movs	r1, #0
 8000dec:	e74f      	b.n	8000c8e <__udivmoddi4+0xa2>
 8000dee:	fbb1 fcf2 	udiv	ip, r1, r2
 8000df2:	0c01      	lsrs	r1, r0, #16
 8000df4:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000df8:	b280      	uxth	r0, r0
 8000dfa:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dfe:	463b      	mov	r3, r7
 8000e00:	4638      	mov	r0, r7
 8000e02:	463c      	mov	r4, r7
 8000e04:	46b8      	mov	r8, r7
 8000e06:	46be      	mov	lr, r7
 8000e08:	2620      	movs	r6, #32
 8000e0a:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e0e:	eba2 0208 	sub.w	r2, r2, r8
 8000e12:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e16:	e766      	b.n	8000ce6 <__udivmoddi4+0xfa>
 8000e18:	4601      	mov	r1, r0
 8000e1a:	e718      	b.n	8000c4e <__udivmoddi4+0x62>
 8000e1c:	4610      	mov	r0, r2
 8000e1e:	e72c      	b.n	8000c7a <__udivmoddi4+0x8e>
 8000e20:	f1c6 0220 	rsb	r2, r6, #32
 8000e24:	fa2e f302 	lsr.w	r3, lr, r2
 8000e28:	40b7      	lsls	r7, r6
 8000e2a:	40b1      	lsls	r1, r6
 8000e2c:	fa20 f202 	lsr.w	r2, r0, r2
 8000e30:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e34:	430a      	orrs	r2, r1
 8000e36:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e3a:	b2bc      	uxth	r4, r7
 8000e3c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e40:	0c11      	lsrs	r1, r2, #16
 8000e42:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e46:	fb08 f904 	mul.w	r9, r8, r4
 8000e4a:	40b0      	lsls	r0, r6
 8000e4c:	4589      	cmp	r9, r1
 8000e4e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e52:	b280      	uxth	r0, r0
 8000e54:	d93e      	bls.n	8000ed4 <__udivmoddi4+0x2e8>
 8000e56:	1879      	adds	r1, r7, r1
 8000e58:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000e5c:	d201      	bcs.n	8000e62 <__udivmoddi4+0x276>
 8000e5e:	4589      	cmp	r9, r1
 8000e60:	d81f      	bhi.n	8000ea2 <__udivmoddi4+0x2b6>
 8000e62:	eba1 0109 	sub.w	r1, r1, r9
 8000e66:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e6a:	fb09 f804 	mul.w	r8, r9, r4
 8000e6e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e72:	b292      	uxth	r2, r2
 8000e74:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e78:	4542      	cmp	r2, r8
 8000e7a:	d229      	bcs.n	8000ed0 <__udivmoddi4+0x2e4>
 8000e7c:	18ba      	adds	r2, r7, r2
 8000e7e:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000e82:	d2c4      	bcs.n	8000e0e <__udivmoddi4+0x222>
 8000e84:	4542      	cmp	r2, r8
 8000e86:	d2c2      	bcs.n	8000e0e <__udivmoddi4+0x222>
 8000e88:	f1a9 0102 	sub.w	r1, r9, #2
 8000e8c:	443a      	add	r2, r7
 8000e8e:	e7be      	b.n	8000e0e <__udivmoddi4+0x222>
 8000e90:	45f0      	cmp	r8, lr
 8000e92:	d29d      	bcs.n	8000dd0 <__udivmoddi4+0x1e4>
 8000e94:	ebbe 0302 	subs.w	r3, lr, r2
 8000e98:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e9c:	3801      	subs	r0, #1
 8000e9e:	46e1      	mov	r9, ip
 8000ea0:	e796      	b.n	8000dd0 <__udivmoddi4+0x1e4>
 8000ea2:	eba7 0909 	sub.w	r9, r7, r9
 8000ea6:	4449      	add	r1, r9
 8000ea8:	f1a8 0c02 	sub.w	ip, r8, #2
 8000eac:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eb0:	fb09 f804 	mul.w	r8, r9, r4
 8000eb4:	e7db      	b.n	8000e6e <__udivmoddi4+0x282>
 8000eb6:	4673      	mov	r3, lr
 8000eb8:	e77f      	b.n	8000dba <__udivmoddi4+0x1ce>
 8000eba:	4650      	mov	r0, sl
 8000ebc:	e766      	b.n	8000d8c <__udivmoddi4+0x1a0>
 8000ebe:	4608      	mov	r0, r1
 8000ec0:	e6fd      	b.n	8000cbe <__udivmoddi4+0xd2>
 8000ec2:	443b      	add	r3, r7
 8000ec4:	3a02      	subs	r2, #2
 8000ec6:	e733      	b.n	8000d30 <__udivmoddi4+0x144>
 8000ec8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ecc:	443b      	add	r3, r7
 8000ece:	e71c      	b.n	8000d0a <__udivmoddi4+0x11e>
 8000ed0:	4649      	mov	r1, r9
 8000ed2:	e79c      	b.n	8000e0e <__udivmoddi4+0x222>
 8000ed4:	eba1 0109 	sub.w	r1, r1, r9
 8000ed8:	46c4      	mov	ip, r8
 8000eda:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ede:	fb09 f804 	mul.w	r8, r9, r4
 8000ee2:	e7c4      	b.n	8000e6e <__udivmoddi4+0x282>

08000ee4 <__aeabi_idiv0>:
 8000ee4:	4770      	bx	lr
 8000ee6:	bf00      	nop

08000ee8 <_ZN10UART_servo9UART_SendEh>:
//servo control variale
//declare struct
//servo control function
//servo control variale
//servo control function
void UART_servo::UART_Send(uint8_t u8_data) {
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b084      	sub	sp, #16
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]
 8000ef0:	460b      	mov	r3, r1
 8000ef2:	70fb      	strb	r3, [r7, #3]
	uint8_t *u8_pointer = &u8_data;
 8000ef4:	1cfb      	adds	r3, r7, #3
 8000ef6:	60fb      	str	r3, [r7, #12]
	HAL_UART_Transmit(&huart3, u8_pointer, 1, 100);
 8000ef8:	2364      	movs	r3, #100	@ 0x64
 8000efa:	2201      	movs	r2, #1
 8000efc:	68f9      	ldr	r1, [r7, #12]
 8000efe:	4807      	ldr	r0, [pc, #28]	@ (8000f1c <_ZN10UART_servo9UART_SendEh+0x34>)
 8000f00:	f005 feb8 	bl	8006c74 <HAL_UART_Transmit>
	Checksum_Calc += u8_data;
 8000f04:	78fb      	ldrb	r3, [r7, #3]
 8000f06:	461a      	mov	r2, r3
 8000f08:	4b05      	ldr	r3, [pc, #20]	@ (8000f20 <_ZN10UART_servo9UART_SendEh+0x38>)
 8000f0a:	881b      	ldrh	r3, [r3, #0]
 8000f0c:	4413      	add	r3, r2
 8000f0e:	b29a      	uxth	r2, r3
 8000f10:	4b03      	ldr	r3, [pc, #12]	@ (8000f20 <_ZN10UART_servo9UART_SendEh+0x38>)
 8000f12:	801a      	strh	r2, [r3, #0]
}
 8000f14:	bf00      	nop
 8000f16:	3710      	adds	r7, #16
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	bd80      	pop	{r7, pc}
 8000f1c:	20004920 	.word	0x20004920
 8000f20:	20000164 	.word	0x20000164

08000f24 <_ZN10UART_servo26UART_Send_SetMotorPositionEttt>:
void UART_servo::UART_Send_SetMotorPosition(uint16_t motorId, uint16_t Position, uint16_t Time) {
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b084      	sub	sp, #16
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	60f8      	str	r0, [r7, #12]
 8000f2c:	4608      	mov	r0, r1
 8000f2e:	4611      	mov	r1, r2
 8000f30:	461a      	mov	r2, r3
 8000f32:	4603      	mov	r3, r0
 8000f34:	817b      	strh	r3, [r7, #10]
 8000f36:	460b      	mov	r3, r1
 8000f38:	813b      	strh	r3, [r7, #8]
 8000f3a:	4613      	mov	r3, r2
 8000f3c:	80fb      	strh	r3, [r7, #6]
	Checksum_Calc = 0;
 8000f3e:	4b20      	ldr	r3, [pc, #128]	@ (8000fc0 <_ZN10UART_servo26UART_Send_SetMotorPositionEttt+0x9c>)
 8000f40:	2200      	movs	r2, #0
 8000f42:	801a      	strh	r2, [r3, #0]
	UART_Send(0x80 + motorId);    //header mark & broadcast ID
 8000f44:	897b      	ldrh	r3, [r7, #10]
 8000f46:	b2db      	uxtb	r3, r3
 8000f48:	3b80      	subs	r3, #128	@ 0x80
 8000f4a:	b2db      	uxtb	r3, r3
 8000f4c:	4619      	mov	r1, r3
 8000f4e:	68f8      	ldr	r0, [r7, #12]
 8000f50:	f7ff ffca 	bl	8000ee8 <_ZN10UART_servo9UART_SendEh>
	UART_Send(0x83);              //header mark & command code
 8000f54:	2183      	movs	r1, #131	@ 0x83
 8000f56:	68f8      	ldr	r0, [r7, #12]
 8000f58:	f7ff ffc6 	bl	8000ee8 <_ZN10UART_servo9UART_SendEh>
	UART_Send(0x05);              //total data length
 8000f5c:	2105      	movs	r1, #5
 8000f5e:	68f8      	ldr	r0, [r7, #12]
 8000f60:	f7ff ffc2 	bl	8000ee8 <_ZN10UART_servo9UART_SendEh>
	UART_Send((Position / 256) & 0x7F);  //Servo Pos_H
 8000f64:	893b      	ldrh	r3, [r7, #8]
 8000f66:	0a1b      	lsrs	r3, r3, #8
 8000f68:	b29b      	uxth	r3, r3
 8000f6a:	b2db      	uxtb	r3, r3
 8000f6c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000f70:	b2db      	uxtb	r3, r3
 8000f72:	4619      	mov	r1, r3
 8000f74:	68f8      	ldr	r0, [r7, #12]
 8000f76:	f7ff ffb7 	bl	8000ee8 <_ZN10UART_servo9UART_SendEh>
	UART_Send(Position % 256);           //Servo Pos_L
 8000f7a:	893b      	ldrh	r3, [r7, #8]
 8000f7c:	b2db      	uxtb	r3, r3
 8000f7e:	4619      	mov	r1, r3
 8000f80:	68f8      	ldr	r0, [r7, #12]
 8000f82:	f7ff ffb1 	bl	8000ee8 <_ZN10UART_servo9UART_SendEh>
	UART_Send((Time / 256) & 0x7F); //Servo Time_H
 8000f86:	88fb      	ldrh	r3, [r7, #6]
 8000f88:	0a1b      	lsrs	r3, r3, #8
 8000f8a:	b29b      	uxth	r3, r3
 8000f8c:	b2db      	uxtb	r3, r3
 8000f8e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000f92:	b2db      	uxtb	r3, r3
 8000f94:	4619      	mov	r1, r3
 8000f96:	68f8      	ldr	r0, [r7, #12]
 8000f98:	f7ff ffa6 	bl	8000ee8 <_ZN10UART_servo9UART_SendEh>
	UART_Send(Time % 256);          //Servo Time_L
 8000f9c:	88fb      	ldrh	r3, [r7, #6]
 8000f9e:	b2db      	uxtb	r3, r3
 8000fa0:	4619      	mov	r1, r3
 8000fa2:	68f8      	ldr	r0, [r7, #12]
 8000fa4:	f7ff ffa0 	bl	8000ee8 <_ZN10UART_servo9UART_SendEh>
	UART_Send(Checksum_Calc);     //data length (one servo with time and speed)
 8000fa8:	4b05      	ldr	r3, [pc, #20]	@ (8000fc0 <_ZN10UART_servo26UART_Send_SetMotorPositionEttt+0x9c>)
 8000faa:	881b      	ldrh	r3, [r3, #0]
 8000fac:	b2db      	uxtb	r3, r3
 8000fae:	4619      	mov	r1, r3
 8000fb0:	68f8      	ldr	r0, [r7, #12]
 8000fb2:	f7ff ff99 	bl	8000ee8 <_ZN10UART_servo9UART_SendEh>
}
 8000fb6:	bf00      	nop
 8000fb8:	3710      	adds	r7, #16
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bd80      	pop	{r7, pc}
 8000fbe:	bf00      	nop
 8000fc0:	20000164 	.word	0x20000164

08000fc4 <_ZN10UART_servo3runEv>:
void UART_servo::run(){//put in timer IT
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b082      	sub	sp, #8
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
	UART_Send_SetMotorPosition(motorId,(uint16_t)(800+7*pos),reflectime);
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	8819      	ldrh	r1, [r3, #0]
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	685b      	ldr	r3, [r3, #4]
 8000fd4:	b29b      	uxth	r3, r3
 8000fd6:	461a      	mov	r2, r3
 8000fd8:	00d2      	lsls	r2, r2, #3
 8000fda:	1ad3      	subs	r3, r2, r3
 8000fdc:	b29b      	uxth	r3, r3
 8000fde:	f503 7348 	add.w	r3, r3, #800	@ 0x320
 8000fe2:	b29a      	uxth	r2, r3
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	891b      	ldrh	r3, [r3, #8]
 8000fe8:	6878      	ldr	r0, [r7, #4]
 8000fea:	f7ff ff9b 	bl	8000f24 <_ZN10UART_servo26UART_Send_SetMotorPositionEttt>
}
 8000fee:	bf00      	nop
 8000ff0:	3708      	adds	r7, #8
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	bd80      	pop	{r7, pc}

08000ff6 <_ZN10UART_servo10update_posEi>:
void UART_servo::update_pos(int _pos){
 8000ff6:	b480      	push	{r7}
 8000ff8:	b083      	sub	sp, #12
 8000ffa:	af00      	add	r7, sp, #0
 8000ffc:	6078      	str	r0, [r7, #4]
 8000ffe:	6039      	str	r1, [r7, #0]
	pos = _pos;
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	683a      	ldr	r2, [r7, #0]
 8001004:	605a      	str	r2, [r3, #4]
}
 8001006:	bf00      	nop
 8001008:	370c      	adds	r7, #12
 800100a:	46bd      	mov	sp, r7
 800100c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001010:	4770      	bx	lr

08001012 <_ZN10UART_servoC1EttP20__UART_HandleTypeDef>:
public:
	void UART_Send(uint8_t u8_data);
	void UART_Send_SetMotorPosition(uint16_t motorId, uint16_t Position, uint16_t Time);
	void update_pos(int pos);
	void run();
    UART_servo(uint16_t id, uint16_t _reflect_time, UART_HandleTypeDef* _servo_uart)
 8001012:	b480      	push	{r7}
 8001014:	b085      	sub	sp, #20
 8001016:	af00      	add	r7, sp, #0
 8001018:	60f8      	str	r0, [r7, #12]
 800101a:	607b      	str	r3, [r7, #4]
 800101c:	460b      	mov	r3, r1
 800101e:	817b      	strh	r3, [r7, #10]
 8001020:	4613      	mov	r3, r2
 8001022:	813b      	strh	r3, [r7, #8]
        : motorId(id), reflectime(_reflect_time), servo_uart(_servo_uart) {
 8001024:	68fb      	ldr	r3, [r7, #12]
 8001026:	897a      	ldrh	r2, [r7, #10]
 8001028:	801a      	strh	r2, [r3, #0]
 800102a:	68fb      	ldr	r3, [r7, #12]
 800102c:	893a      	ldrh	r2, [r7, #8]
 800102e:	811a      	strh	r2, [r3, #8]
 8001030:	68fb      	ldr	r3, [r7, #12]
 8001032:	687a      	ldr	r2, [r7, #4]
 8001034:	60da      	str	r2, [r3, #12]
        // 
        Position = 0;
 8001036:	68fb      	ldr	r3, [r7, #12]
 8001038:	2200      	movs	r2, #0
 800103a:	805a      	strh	r2, [r3, #2]
        pos = 0;
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	2200      	movs	r2, #0
 8001040:	605a      	str	r2, [r3, #4]
    }
 8001042:	68fb      	ldr	r3, [r7, #12]
 8001044:	4618      	mov	r0, r3
 8001046:	3714      	adds	r7, #20
 8001048:	46bd      	mov	sp, r7
 800104a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104e:	4770      	bx	lr

08001050 <_ZN15MotorControllerC1EP17TIM_HandleTypeDefS1_mP12GPIO_TypeDeftddd>:
#include "math.h"
#include "motor_config.h"

class MotorController{
public:
    MotorController(TIM_HandleTypeDef* enc, TIM_HandleTypeDef* pwm, uint32_t channel, GPIO_TypeDef* BGPIO, uint16_t BPin, double kp, double ki, double kd):
 8001050:	b580      	push	{r7, lr}
 8001052:	b08a      	sub	sp, #40	@ 0x28
 8001054:	af00      	add	r7, sp, #0
 8001056:	6278      	str	r0, [r7, #36]	@ 0x24
 8001058:	6239      	str	r1, [r7, #32]
 800105a:	61fa      	str	r2, [r7, #28]
 800105c:	61bb      	str	r3, [r7, #24]
 800105e:	ed87 0b04 	vstr	d0, [r7, #16]
 8001062:	ed87 1b02 	vstr	d1, [r7, #8]
 8001066:	ed87 2b00 	vstr	d2, [r7]
        _enc(enc), _pwm(pwm), _channel(channel), _BGPIO(BGPIO), _BPin(BPin), _kp(kp), _ki(ki), _kd(kd){}
 800106a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800106c:	4a3d      	ldr	r2, [pc, #244]	@ (8001164 <_ZN15MotorControllerC1EP17TIM_HandleTypeDefS1_mP12GPIO_TypeDeftddd+0x114>)
 800106e:	601a      	str	r2, [r3, #0]
 8001070:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001072:	6a3a      	ldr	r2, [r7, #32]
 8001074:	605a      	str	r2, [r3, #4]
 8001076:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001078:	69fa      	ldr	r2, [r7, #28]
 800107a:	609a      	str	r2, [r3, #8]
 800107c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800107e:	69ba      	ldr	r2, [r7, #24]
 8001080:	60da      	str	r2, [r3, #12]
 8001082:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001084:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001086:	619a      	str	r2, [r3, #24]
 8001088:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800108a:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 800108c:	839a      	strh	r2, [r3, #28]
 800108e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001092:	f7ff fcf3 	bl	8000a7c <__aeabi_d2f>
 8001096:	4602      	mov	r2, r0
 8001098:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800109a:	621a      	str	r2, [r3, #32]
 800109c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80010a0:	f7ff fcec 	bl	8000a7c <__aeabi_d2f>
 80010a4:	4602      	mov	r2, r0
 80010a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010a8:	625a      	str	r2, [r3, #36]	@ 0x24
 80010aa:	e9d7 0100 	ldrd	r0, r1, [r7]
 80010ae:	f7ff fce5 	bl	8000a7c <__aeabi_d2f>
 80010b2:	4602      	mov	r2, r0
 80010b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010b6:	629a      	str	r2, [r3, #40]	@ 0x28
 80010b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010ba:	2200      	movs	r2, #0
 80010bc:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
 80010c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010c2:	2200      	movs	r2, #0
 80010c4:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
 80010c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010ca:	2200      	movs	r2, #0
 80010cc:	85da      	strh	r2, [r3, #46]	@ 0x2e
 80010ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010d0:	2200      	movs	r2, #0
 80010d2:	861a      	strh	r2, [r3, #48]	@ 0x30
 80010d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010d6:	2200      	movs	r2, #0
 80010d8:	865a      	strh	r2, [r3, #50]	@ 0x32
 80010da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010dc:	f04f 0200 	mov.w	r2, #0
 80010e0:	635a      	str	r2, [r3, #52]	@ 0x34
 80010e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010e4:	f04f 0200 	mov.w	r2, #0
 80010e8:	639a      	str	r2, [r3, #56]	@ 0x38
 80010ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010ec:	f04f 0200 	mov.w	r2, #0
 80010f0:	63da      	str	r2, [r3, #60]	@ 0x3c
 80010f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010f4:	f04f 0200 	mov.w	r2, #0
 80010f8:	641a      	str	r2, [r3, #64]	@ 0x40
 80010fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010fc:	f04f 0200 	mov.w	r2, #0
 8001100:	645a      	str	r2, [r3, #68]	@ 0x44
 8001102:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001104:	f04f 0200 	mov.w	r2, #0
 8001108:	649a      	str	r2, [r3, #72]	@ 0x48
 800110a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800110c:	f04f 0200 	mov.w	r2, #0
 8001110:	64da      	str	r2, [r3, #76]	@ 0x4c
 8001112:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001114:	4a14      	ldr	r2, [pc, #80]	@ (8001168 <_ZN15MotorControllerC1EP17TIM_HandleTypeDefS1_mP12GPIO_TypeDeftddd+0x118>)
 8001116:	651a      	str	r2, [r3, #80]	@ 0x50
 8001118:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800111a:	2200      	movs	r2, #0
 800111c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
 8001120:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001122:	2200      	movs	r2, #0
 8001124:	659a      	str	r2, [r3, #88]	@ 0x58
 8001126:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001128:	2200      	movs	r2, #0
 800112a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800112c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800112e:	2200      	movs	r2, #0
 8001130:	661a      	str	r2, [r3, #96]	@ 0x60
 8001132:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001134:	2200      	movs	r2, #0
 8001136:	665a      	str	r2, [r3, #100]	@ 0x64
 8001138:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800113a:	2200      	movs	r2, #0
 800113c:	669a      	str	r2, [r3, #104]	@ 0x68
 800113e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001140:	4a08      	ldr	r2, [pc, #32]	@ (8001164 <_ZN15MotorControllerC1EP17TIM_HandleTypeDefS1_mP12GPIO_TypeDeftddd+0x114>)
 8001142:	66da      	str	r2, [r3, #108]	@ 0x6c
 8001144:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001146:	f04f 0200 	mov.w	r2, #0
 800114a:	675a      	str	r2, [r3, #116]	@ 0x74
 800114c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800114e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001152:	679a      	str	r2, [r3, #120]	@ 0x78
 8001154:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001156:	2232      	movs	r2, #50	@ 0x32
 8001158:	67da      	str	r2, [r3, #124]	@ 0x7c
 800115a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800115c:	4618      	mov	r0, r3
 800115e:	3728      	adds	r7, #40	@ 0x28
 8001160:	46bd      	mov	sp, r7
 8001162:	bd80      	pop	{r7, pc}
 8001164:	437a0000 	.word	0x437a0000
 8001168:	42c80000 	.word	0x42c80000

0800116c <arm_init>:
#define CASCADE_STARTHIGHT 250.0f
float cascade_height = CASCADE_STARTHIGHT; //cascade
MotorController Motor_cas(&htim1, &htim12, TIM_CHANNEL_2, GPIOB, GPIO_PIN_12, 0.6, 30, 0);


void arm_init(void) {
 800116c:	b580      	push	{r7, lr}
 800116e:	b082      	sub	sp, #8
 8001170:	af02      	add	r7, sp, #8
	// 
	HAL_Init();
 8001172:	f002 fef3 	bl	8003f5c <HAL_Init>
	//  Encoder  PWM
	HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 8001176:	213c      	movs	r1, #60	@ 0x3c
 8001178:	4837      	ldr	r0, [pc, #220]	@ (8001258 <arm_init+0xec>)
 800117a:	f004 fe55 	bl	8005e28 <HAL_TIM_Encoder_Start>
//	HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_3);
	HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_2);
 800117e:	2104      	movs	r1, #4
 8001180:	4836      	ldr	r0, [pc, #216]	@ (800125c <arm_init+0xf0>)
 8001182:	f004 fce3 	bl	8005b4c <HAL_TIM_PWM_Start>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 8001186:	2201      	movs	r2, #1
 8001188:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800118c:	4834      	ldr	r0, [pc, #208]	@ (8001260 <arm_init+0xf4>)
 800118e:	f003 fdb7 	bl	8004d00 <HAL_GPIO_WritePin>
	HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_1);
 8001192:	2100      	movs	r1, #0
 8001194:	4833      	ldr	r0, [pc, #204]	@ (8001264 <arm_init+0xf8>)
 8001196:	f004 fcd9 	bl	8005b4c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 800119a:	2100      	movs	r1, #0
 800119c:	4832      	ldr	r0, [pc, #200]	@ (8001268 <arm_init+0xfc>)
 800119e:	f004 fcd5 	bl	8005b4c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 80011a2:	2104      	movs	r1, #4
 80011a4:	4830      	ldr	r0, [pc, #192]	@ (8001268 <arm_init+0xfc>)
 80011a6:	f004 fcd1 	bl	8005b4c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 80011aa:	2108      	movs	r1, #8
 80011ac:	482e      	ldr	r0, [pc, #184]	@ (8001268 <arm_init+0xfc>)
 80011ae:	f004 fccd 	bl	8005b4c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 80011b2:	210c      	movs	r1, #12
 80011b4:	482c      	ldr	r0, [pc, #176]	@ (8001268 <arm_init+0xfc>)
 80011b6:	f004 fcc9 	bl	8005b4c <HAL_TIM_PWM_Start>

	servo1.update_pos(servo1_pos);
 80011ba:	4b2c      	ldr	r3, [pc, #176]	@ (800126c <arm_init+0x100>)
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	4619      	mov	r1, r3
 80011c0:	482b      	ldr	r0, [pc, #172]	@ (8001270 <arm_init+0x104>)
 80011c2:	f7ff ff18 	bl	8000ff6 <_ZN10UART_servo10update_posEi>
	servo2.update_pos(servo2_pos);
 80011c6:	4b2b      	ldr	r3, [pc, #172]	@ (8001274 <arm_init+0x108>)
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	4619      	mov	r1, r3
 80011cc:	482a      	ldr	r0, [pc, #168]	@ (8001278 <arm_init+0x10c>)
 80011ce:	f7ff ff12 	bl	8000ff6 <_ZN10UART_servo10update_posEi>
	servo3.update_pos(servo3_pos);
 80011d2:	4b2a      	ldr	r3, [pc, #168]	@ (800127c <arm_init+0x110>)
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	4619      	mov	r1, r3
 80011d8:	4829      	ldr	r0, [pc, #164]	@ (8001280 <arm_init+0x114>)
 80011da:	f7ff ff0c 	bl	8000ff6 <_ZN10UART_servo10update_posEi>

	servo1.run();
 80011de:	4824      	ldr	r0, [pc, #144]	@ (8001270 <arm_init+0x104>)
 80011e0:	f7ff fef0 	bl	8000fc4 <_ZN10UART_servo3runEv>
	servo2.run();
 80011e4:	4824      	ldr	r0, [pc, #144]	@ (8001278 <arm_init+0x10c>)
 80011e6:	f7ff feed 	bl	8000fc4 <_ZN10UART_servo3runEv>
	servo3.run();
 80011ea:	4825      	ldr	r0, [pc, #148]	@ (8001280 <arm_init+0x114>)
 80011ec:	f7ff feea 	bl	8000fc4 <_ZN10UART_servo3runEv>

	__HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_1, camera_servo_pos);
 80011f0:	4b24      	ldr	r3, [pc, #144]	@ (8001284 <arm_init+0x118>)
 80011f2:	681a      	ldr	r2, [r3, #0]
 80011f4:	4b1b      	ldr	r3, [pc, #108]	@ (8001264 <arm_init+0xf8>)
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, doll_arm_pos);
 80011fa:	4b23      	ldr	r3, [pc, #140]	@ (8001288 <arm_init+0x11c>)
 80011fc:	681a      	ldr	r2, [r3, #0]
 80011fe:	4b1a      	ldr	r3, [pc, #104]	@ (8001268 <arm_init+0xfc>)
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, doll_claw_pos);
 8001204:	4b21      	ldr	r3, [pc, #132]	@ (800128c <arm_init+0x120>)
 8001206:	681a      	ldr	r2, [r3, #0]
 8001208:	4b17      	ldr	r3, [pc, #92]	@ (8001268 <arm_init+0xfc>)
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, basket_right_pos);
 800120e:	4b20      	ldr	r3, [pc, #128]	@ (8001290 <arm_init+0x124>)
 8001210:	681a      	ldr	r2, [r3, #0]
 8001212:	4b15      	ldr	r3, [pc, #84]	@ (8001268 <arm_init+0xfc>)
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	63da      	str	r2, [r3, #60]	@ 0x3c
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, basket_left_pos);
 8001218:	4b1e      	ldr	r3, [pc, #120]	@ (8001294 <arm_init+0x128>)
 800121a:	681a      	ldr	r2, [r3, #0]
 800121c:	4b12      	ldr	r3, [pc, #72]	@ (8001268 <arm_init+0xfc>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	641a      	str	r2, [r3, #64]	@ 0x40

	//  Cascade
	Motor_cas.init(-1,-1);								//  Cascade 
 8001222:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001226:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800122a:	481b      	ldr	r0, [pc, #108]	@ (8001298 <arm_init+0x12c>)
 800122c:	f000 f9d5 	bl	80015da <_ZN15MotorController4initEii>
	Motor_cas.setSpeed(0.0);							// 
 8001230:	ed9f 0a1a 	vldr	s0, [pc, #104]	@ 800129c <arm_init+0x130>
 8001234:	4818      	ldr	r0, [pc, #96]	@ (8001298 <arm_init+0x12c>)
 8001236:	f000 fa6b 	bl	8001710 <_ZN15MotorController8setSpeedEf>
	xTaskCreate(arm_cascade_set_to_zero, "arm_cascade_set_to_zero", 512, NULL, 2, NULL); //  Cascade 
 800123a:	2300      	movs	r3, #0
 800123c:	9301      	str	r3, [sp, #4]
 800123e:	2302      	movs	r3, #2
 8001240:	9300      	str	r3, [sp, #0]
 8001242:	2300      	movs	r3, #0
 8001244:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001248:	4915      	ldr	r1, [pc, #84]	@ (80012a0 <arm_init+0x134>)
 800124a:	4816      	ldr	r0, [pc, #88]	@ (80012a4 <arm_init+0x138>)
 800124c:	f007 ffb2 	bl	80091b4 <xTaskCreate>
}
 8001250:	bf00      	nop
 8001252:	46bd      	mov	sp, r7
 8001254:	bd80      	pop	{r7, pc}
 8001256:	bf00      	nop
 8001258:	20004770 	.word	0x20004770
 800125c:	20004890 	.word	0x20004890
 8001260:	40020400 	.word	0x40020400
 8001264:	20004848 	.word	0x20004848
 8001268:	200047b8 	.word	0x200047b8
 800126c:	20000198 	.word	0x20000198
 8001270:	20000168 	.word	0x20000168
 8001274:	2000019c 	.word	0x2000019c
 8001278:	20000178 	.word	0x20000178
 800127c:	200001a0 	.word	0x200001a0
 8001280:	20000188 	.word	0x20000188
 8001284:	200001b8 	.word	0x200001b8
 8001288:	200001b0 	.word	0x200001b0
 800128c:	200001b4 	.word	0x200001b4
 8001290:	200001a8 	.word	0x200001a8
 8001294:	200001ac 	.word	0x200001ac
 8001298:	200001c8 	.word	0x200001c8
 800129c:	00000000 	.word	0x00000000
 80012a0:	080198e8 	.word	0x080198e8
 80012a4:	08001379 	.word	0x08001379

080012a8 <arm_timer_callback>:


void arm_timer_callback(void) {							// constantly run the servo in timer callback
 80012a8:	b580      	push	{r7, lr}
 80012aa:	af00      	add	r7, sp, #0
	if(started) Motor_cas.setgoal(cascade_height); 		// after the system is fully initialized, keep updating the goal position
 80012ac:	4b22      	ldr	r3, [pc, #136]	@ (8001338 <arm_timer_callback+0x90>)
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d007      	beq.n	80012c4 <arm_timer_callback+0x1c>
 80012b4:	4b21      	ldr	r3, [pc, #132]	@ (800133c <arm_timer_callback+0x94>)
 80012b6:	edd3 7a00 	vldr	s15, [r3]
 80012ba:	eeb0 0a67 	vmov.f32	s0, s15
 80012be:	4820      	ldr	r0, [pc, #128]	@ (8001340 <arm_timer_callback+0x98>)
 80012c0:	f000 fb8c 	bl	80019dc <_ZN15MotorController7setgoalEf>
	Motor_cas.MotorOutput();							// update the motor PWM output	
 80012c4:	481e      	ldr	r0, [pc, #120]	@ (8001340 <arm_timer_callback+0x98>)
 80012c6:	f000 f9a7 	bl	8001618 <_ZN15MotorController11MotorOutputEv>
	servo1.update_pos(servo1_pos);
 80012ca:	4b1e      	ldr	r3, [pc, #120]	@ (8001344 <arm_timer_callback+0x9c>)
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	4619      	mov	r1, r3
 80012d0:	481d      	ldr	r0, [pc, #116]	@ (8001348 <arm_timer_callback+0xa0>)
 80012d2:	f7ff fe90 	bl	8000ff6 <_ZN10UART_servo10update_posEi>
	servo2.update_pos(servo2_pos);
 80012d6:	4b1d      	ldr	r3, [pc, #116]	@ (800134c <arm_timer_callback+0xa4>)
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	4619      	mov	r1, r3
 80012dc:	481c      	ldr	r0, [pc, #112]	@ (8001350 <arm_timer_callback+0xa8>)
 80012de:	f7ff fe8a 	bl	8000ff6 <_ZN10UART_servo10update_posEi>
	servo3.update_pos(servo3_pos);
 80012e2:	4b1c      	ldr	r3, [pc, #112]	@ (8001354 <arm_timer_callback+0xac>)
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	4619      	mov	r1, r3
 80012e8:	481b      	ldr	r0, [pc, #108]	@ (8001358 <arm_timer_callback+0xb0>)
 80012ea:	f7ff fe84 	bl	8000ff6 <_ZN10UART_servo10update_posEi>
	servo1.run();
 80012ee:	4816      	ldr	r0, [pc, #88]	@ (8001348 <arm_timer_callback+0xa0>)
 80012f0:	f7ff fe68 	bl	8000fc4 <_ZN10UART_servo3runEv>
	servo2.run();
 80012f4:	4816      	ldr	r0, [pc, #88]	@ (8001350 <arm_timer_callback+0xa8>)
 80012f6:	f7ff fe65 	bl	8000fc4 <_ZN10UART_servo3runEv>
	servo3.run();
 80012fa:	4817      	ldr	r0, [pc, #92]	@ (8001358 <arm_timer_callback+0xb0>)
 80012fc:	f7ff fe62 	bl	8000fc4 <_ZN10UART_servo3runEv>
	__HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_1, camera_servo_pos);
 8001300:	4b16      	ldr	r3, [pc, #88]	@ (800135c <arm_timer_callback+0xb4>)
 8001302:	681a      	ldr	r2, [r3, #0]
 8001304:	4b16      	ldr	r3, [pc, #88]	@ (8001360 <arm_timer_callback+0xb8>)
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, doll_arm_pos);
 800130a:	4b16      	ldr	r3, [pc, #88]	@ (8001364 <arm_timer_callback+0xbc>)
 800130c:	681a      	ldr	r2, [r3, #0]
 800130e:	4b16      	ldr	r3, [pc, #88]	@ (8001368 <arm_timer_callback+0xc0>)
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, doll_claw_pos);
 8001314:	4b15      	ldr	r3, [pc, #84]	@ (800136c <arm_timer_callback+0xc4>)
 8001316:	681a      	ldr	r2, [r3, #0]
 8001318:	4b13      	ldr	r3, [pc, #76]	@ (8001368 <arm_timer_callback+0xc0>)
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, basket_right_pos);
 800131e:	4b14      	ldr	r3, [pc, #80]	@ (8001370 <arm_timer_callback+0xc8>)
 8001320:	681a      	ldr	r2, [r3, #0]
 8001322:	4b11      	ldr	r3, [pc, #68]	@ (8001368 <arm_timer_callback+0xc0>)
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	63da      	str	r2, [r3, #60]	@ 0x3c
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, basket_left_pos);
 8001328:	4b12      	ldr	r3, [pc, #72]	@ (8001374 <arm_timer_callback+0xcc>)
 800132a:	681a      	ldr	r2, [r3, #0]
 800132c:	4b0e      	ldr	r3, [pc, #56]	@ (8001368 <arm_timer_callback+0xc0>)
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8001332:	bf00      	nop
 8001334:	bd80      	pop	{r7, pc}
 8001336:	bf00      	nop
 8001338:	200001c0 	.word	0x200001c0
 800133c:	20000028 	.word	0x20000028
 8001340:	200001c8 	.word	0x200001c8
 8001344:	20000198 	.word	0x20000198
 8001348:	20000168 	.word	0x20000168
 800134c:	2000019c 	.word	0x2000019c
 8001350:	20000178 	.word	0x20000178
 8001354:	200001a0 	.word	0x200001a0
 8001358:	20000188 	.word	0x20000188
 800135c:	200001b8 	.word	0x200001b8
 8001360:	20004848 	.word	0x20004848
 8001364:	200001b0 	.word	0x200001b0
 8001368:	200047b8 	.word	0x200047b8
 800136c:	200001b4 	.word	0x200001b4
 8001370:	200001a8 	.word	0x200001a8
 8001374:	200001ac 	.word	0x200001ac

08001378 <arm_cascade_set_to_zero>:


void arm_cascade_set_to_zero(void* pvParameters){
 8001378:	b580      	push	{r7, lr}
 800137a:	b082      	sub	sp, #8
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
	set_to_zero = 0;
 8001380:	4b1a      	ldr	r3, [pc, #104]	@ (80013ec <arm_cascade_set_to_zero+0x74>)
 8001382:	2200      	movs	r2, #0
 8001384:	601a      	str	r2, [r3, #0]
	cascade_height = CASCADE_STARTHIGHT + 30.0f; 		// 30mm
 8001386:	4b1a      	ldr	r3, [pc, #104]	@ (80013f0 <arm_cascade_set_to_zero+0x78>)
 8001388:	4a1a      	ldr	r2, [pc, #104]	@ (80013f4 <arm_cascade_set_to_zero+0x7c>)
 800138a:	601a      	str	r2, [r3, #0]
	while(!Motor_cas.goal_reached()){
 800138c:	e00a      	b.n	80013a4 <arm_cascade_set_to_zero+0x2c>
		Motor_cas.setgoal(cascade_height); 				// 
 800138e:	4b18      	ldr	r3, [pc, #96]	@ (80013f0 <arm_cascade_set_to_zero+0x78>)
 8001390:	edd3 7a00 	vldr	s15, [r3]
 8001394:	eeb0 0a67 	vmov.f32	s0, s15
 8001398:	4817      	ldr	r0, [pc, #92]	@ (80013f8 <arm_cascade_set_to_zero+0x80>)
 800139a:	f000 fb1f 	bl	80019dc <_ZN15MotorController7setgoalEf>
		osDelay(10);									// delay 10ms to avoid too high refreshing rate
 800139e:	200a      	movs	r0, #10
 80013a0:	f007 f8aa 	bl	80084f8 <osDelay>
	while(!Motor_cas.goal_reached()){
 80013a4:	4814      	ldr	r0, [pc, #80]	@ (80013f8 <arm_cascade_set_to_zero+0x80>)
 80013a6:	f000 fb6d 	bl	8001a84 <_ZN15MotorController12goal_reachedEv>
 80013aa:	4603      	mov	r3, r0
 80013ac:	f083 0301 	eor.w	r3, r3, #1
 80013b0:	b2db      	uxtb	r3, r3
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d1eb      	bne.n	800138e <arm_cascade_set_to_zero+0x16>
	}
	while(!set_to_zero){
 80013b6:	e007      	b.n	80013c8 <arm_cascade_set_to_zero+0x50>
		Motor_cas.setSpeed(-0.3f); 						// 
 80013b8:	ed9f 0a10 	vldr	s0, [pc, #64]	@ 80013fc <arm_cascade_set_to_zero+0x84>
 80013bc:	480e      	ldr	r0, [pc, #56]	@ (80013f8 <arm_cascade_set_to_zero+0x80>)
 80013be:	f000 f9a7 	bl	8001710 <_ZN15MotorController8setSpeedEf>
		osDelay(10);									// delay 10ms to avoid too high refreshing rate
 80013c2:	200a      	movs	r0, #10
 80013c4:	f007 f898 	bl	80084f8 <osDelay>
	while(!set_to_zero){
 80013c8:	4b08      	ldr	r3, [pc, #32]	@ (80013ec <arm_cascade_set_to_zero+0x74>)
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d0f3      	beq.n	80013b8 <arm_cascade_set_to_zero+0x40>
	}
	started = 1;										//  Cascade
 80013d0:	4b0b      	ldr	r3, [pc, #44]	@ (8001400 <arm_cascade_set_to_zero+0x88>)
 80013d2:	2201      	movs	r2, #1
 80013d4:	601a      	str	r2, [r3, #0]
	cascade_height = 280;
 80013d6:	4b06      	ldr	r3, [pc, #24]	@ (80013f0 <arm_cascade_set_to_zero+0x78>)
 80013d8:	4a06      	ldr	r2, [pc, #24]	@ (80013f4 <arm_cascade_set_to_zero+0x7c>)
 80013da:	601a      	str	r2, [r3, #0]
	vTaskDelete(NULL);  // Delete current task when mission is complete
 80013dc:	2000      	movs	r0, #0
 80013de:	f008 f847 	bl	8009470 <vTaskDelete>
}
 80013e2:	bf00      	nop
 80013e4:	3708      	adds	r7, #8
 80013e6:	46bd      	mov	sp, r7
 80013e8:	bd80      	pop	{r7, pc}
 80013ea:	bf00      	nop
 80013ec:	200001bc 	.word	0x200001bc
 80013f0:	20000028 	.word	0x20000028
 80013f4:	438c0000 	.word	0x438c0000
 80013f8:	200001c8 	.word	0x200001c8
 80013fc:	be99999a 	.word	0xbe99999a
 8001400:	200001c0 	.word	0x200001c0

08001404 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	b082      	sub	sp, #8
 8001408:	af00      	add	r7, sp, #0
 800140a:	4603      	mov	r3, r0
 800140c:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == GPIO_PIN_2) {
 800140e:	88fb      	ldrh	r3, [r7, #6]
 8001410:	2b04      	cmp	r3, #4
 8001412:	d10e      	bne.n	8001432 <HAL_GPIO_EXTI_Callback+0x2e>
		set_to_zero = 1;								//  Cascade 
 8001414:	4b0e      	ldr	r3, [pc, #56]	@ (8001450 <HAL_GPIO_EXTI_Callback+0x4c>)
 8001416:	2201      	movs	r2, #1
 8001418:	601a      	str	r2, [r3, #0]
		Motor_cas.setSpeed(0.0f);						// 
 800141a:	ed9f 0a0e 	vldr	s0, [pc, #56]	@ 8001454 <HAL_GPIO_EXTI_Callback+0x50>
 800141e:	480e      	ldr	r0, [pc, #56]	@ (8001458 <HAL_GPIO_EXTI_Callback+0x54>)
 8001420:	f000 f976 	bl	8001710 <_ZN15MotorController8setSpeedEf>
		Motor_cas._cascade_height = CASCADE_STARTHIGHT;	//  Cascade 
 8001424:	4b0c      	ldr	r3, [pc, #48]	@ (8001458 <HAL_GPIO_EXTI_Callback+0x54>)
 8001426:	4a0d      	ldr	r2, [pc, #52]	@ (800145c <HAL_GPIO_EXTI_Callback+0x58>)
 8001428:	601a      	str	r2, [r3, #0]
		cascade_height = CASCADE_STARTHIGHT;			//  Cascade 
 800142a:	4b0d      	ldr	r3, [pc, #52]	@ (8001460 <HAL_GPIO_EXTI_Callback+0x5c>)
 800142c:	4a0b      	ldr	r2, [pc, #44]	@ (800145c <HAL_GPIO_EXTI_Callback+0x58>)
 800142e:	601a      	str	r2, [r3, #0]
	}else if (GPIO_Pin == GPIO_PIN_13){
		mission_set();
		mis_set_time = sec;
	}
}
 8001430:	e009      	b.n	8001446 <HAL_GPIO_EXTI_Callback+0x42>
	}else if (GPIO_Pin == GPIO_PIN_13){
 8001432:	88fb      	ldrh	r3, [r7, #6]
 8001434:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001438:	d105      	bne.n	8001446 <HAL_GPIO_EXTI_Callback+0x42>
		mission_set();
 800143a:	f002 fc6b 	bl	8003d14 <mission_set>
		mis_set_time = sec;
 800143e:	4b09      	ldr	r3, [pc, #36]	@ (8001464 <HAL_GPIO_EXTI_Callback+0x60>)
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	4a09      	ldr	r2, [pc, #36]	@ (8001468 <HAL_GPIO_EXTI_Callback+0x64>)
 8001444:	6013      	str	r3, [r2, #0]
}
 8001446:	bf00      	nop
 8001448:	3708      	adds	r7, #8
 800144a:	46bd      	mov	sp, r7
 800144c:	bd80      	pop	{r7, pc}
 800144e:	bf00      	nop
 8001450:	200001bc 	.word	0x200001bc
 8001454:	00000000 	.word	0x00000000
 8001458:	200001c8 	.word	0x200001c8
 800145c:	437a0000 	.word	0x437a0000
 8001460:	20000028 	.word	0x20000028
 8001464:	20007a2c 	.word	0x20007a2c
 8001468:	200001c4 	.word	0x200001c4
 800146c:	00000000 	.word	0x00000000

08001470 <_Z41__static_initialization_and_destruction_0v>:
 8001470:	b580      	push	{r7, lr}
 8001472:	b082      	sub	sp, #8
 8001474:	af02      	add	r7, sp, #8
UART_servo servo1(1, 1000, &huart3);
 8001476:	4b36      	ldr	r3, [pc, #216]	@ (8001550 <_Z41__static_initialization_and_destruction_0v+0xe0>)
 8001478:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800147c:	2101      	movs	r1, #1
 800147e:	4835      	ldr	r0, [pc, #212]	@ (8001554 <_Z41__static_initialization_and_destruction_0v+0xe4>)
 8001480:	f7ff fdc7 	bl	8001012 <_ZN10UART_servoC1EttP20__UART_HandleTypeDef>
UART_servo servo2(3, 1000, &huart3);
 8001484:	4b32      	ldr	r3, [pc, #200]	@ (8001550 <_Z41__static_initialization_and_destruction_0v+0xe0>)
 8001486:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800148a:	2103      	movs	r1, #3
 800148c:	4832      	ldr	r0, [pc, #200]	@ (8001558 <_Z41__static_initialization_and_destruction_0v+0xe8>)
 800148e:	f7ff fdc0 	bl	8001012 <_ZN10UART_servoC1EttP20__UART_HandleTypeDef>
UART_servo servo3(4, 1000, &huart3);
 8001492:	4b2f      	ldr	r3, [pc, #188]	@ (8001550 <_Z41__static_initialization_and_destruction_0v+0xe0>)
 8001494:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001498:	2104      	movs	r1, #4
 800149a:	4830      	ldr	r0, [pc, #192]	@ (800155c <_Z41__static_initialization_and_destruction_0v+0xec>)
 800149c:	f7ff fdb9 	bl	8001012 <_ZN10UART_servoC1EttP20__UART_HandleTypeDef>
int servo1_pos = standard_pos_1 + 90, servo2_pos = standard_pos_2 + 100, servo3_pos = gripper_close; 	// servo 
 80014a0:	4b2f      	ldr	r3, [pc, #188]	@ (8001560 <_Z41__static_initialization_and_destruction_0v+0xf0>)
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	335a      	adds	r3, #90	@ 0x5a
 80014a6:	4a2f      	ldr	r2, [pc, #188]	@ (8001564 <_Z41__static_initialization_and_destruction_0v+0xf4>)
 80014a8:	6013      	str	r3, [r2, #0]
 80014aa:	4b2f      	ldr	r3, [pc, #188]	@ (8001568 <_Z41__static_initialization_and_destruction_0v+0xf8>)
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	3364      	adds	r3, #100	@ 0x64
 80014b0:	4a2e      	ldr	r2, [pc, #184]	@ (800156c <_Z41__static_initialization_and_destruction_0v+0xfc>)
 80014b2:	6013      	str	r3, [r2, #0]
 80014b4:	4b2e      	ldr	r3, [pc, #184]	@ (8001570 <_Z41__static_initialization_and_destruction_0v+0x100>)
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	4a2e      	ldr	r2, [pc, #184]	@ (8001574 <_Z41__static_initialization_and_destruction_0v+0x104>)
 80014ba:	6013      	str	r3, [r2, #0]
int basket_right_pos = 500+200/180*basket_pos1, basket_left_pos = 500+1200/180*basket_pos2;
 80014bc:	4b2e      	ldr	r3, [pc, #184]	@ (8001578 <_Z41__static_initialization_and_destruction_0v+0x108>)
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 80014c4:	4a2d      	ldr	r2, [pc, #180]	@ (800157c <_Z41__static_initialization_and_destruction_0v+0x10c>)
 80014c6:	6013      	str	r3, [r2, #0]
 80014c8:	4b2d      	ldr	r3, [pc, #180]	@ (8001580 <_Z41__static_initialization_and_destruction_0v+0x110>)
 80014ca:	681a      	ldr	r2, [r3, #0]
 80014cc:	4613      	mov	r3, r2
 80014ce:	005b      	lsls	r3, r3, #1
 80014d0:	4413      	add	r3, r2
 80014d2:	005b      	lsls	r3, r3, #1
 80014d4:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 80014d8:	4a2a      	ldr	r2, [pc, #168]	@ (8001584 <_Z41__static_initialization_and_destruction_0v+0x114>)
 80014da:	6013      	str	r3, [r2, #0]
int doll_arm_pos = 500+1200/180*doll_pos1, doll_claw_pos = 500+1200/180*doll_pos2;
 80014dc:	4b2a      	ldr	r3, [pc, #168]	@ (8001588 <_Z41__static_initialization_and_destruction_0v+0x118>)
 80014de:	681a      	ldr	r2, [r3, #0]
 80014e0:	4613      	mov	r3, r2
 80014e2:	005b      	lsls	r3, r3, #1
 80014e4:	4413      	add	r3, r2
 80014e6:	005b      	lsls	r3, r3, #1
 80014e8:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 80014ec:	4a27      	ldr	r2, [pc, #156]	@ (800158c <_Z41__static_initialization_and_destruction_0v+0x11c>)
 80014ee:	6013      	str	r3, [r2, #0]
 80014f0:	4b27      	ldr	r3, [pc, #156]	@ (8001590 <_Z41__static_initialization_and_destruction_0v+0x120>)
 80014f2:	681a      	ldr	r2, [r3, #0]
 80014f4:	4613      	mov	r3, r2
 80014f6:	005b      	lsls	r3, r3, #1
 80014f8:	4413      	add	r3, r2
 80014fa:	005b      	lsls	r3, r3, #1
 80014fc:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8001500:	4a24      	ldr	r2, [pc, #144]	@ (8001594 <_Z41__static_initialization_and_destruction_0v+0x124>)
 8001502:	6013      	str	r3, [r2, #0]
int camera_servo_pos = camera_front;
 8001504:	4b24      	ldr	r3, [pc, #144]	@ (8001598 <_Z41__static_initialization_and_destruction_0v+0x128>)
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	4a24      	ldr	r2, [pc, #144]	@ (800159c <_Z41__static_initialization_and_destruction_0v+0x12c>)
 800150a:	6013      	str	r3, [r2, #0]
MotorController Motor_cas(&htim1, &htim12, TIM_CHANNEL_2, GPIOB, GPIO_PIN_12, 0.6, 30, 0);
 800150c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001510:	9301      	str	r3, [sp, #4]
 8001512:	4b23      	ldr	r3, [pc, #140]	@ (80015a0 <_Z41__static_initialization_and_destruction_0v+0x130>)
 8001514:	9300      	str	r3, [sp, #0]
 8001516:	ed9f 2b08 	vldr	d2, [pc, #32]	@ 8001538 <_Z41__static_initialization_and_destruction_0v+0xc8>
 800151a:	ed9f 1b09 	vldr	d1, [pc, #36]	@ 8001540 <_Z41__static_initialization_and_destruction_0v+0xd0>
 800151e:	ed9f 0b0a 	vldr	d0, [pc, #40]	@ 8001548 <_Z41__static_initialization_and_destruction_0v+0xd8>
 8001522:	2304      	movs	r3, #4
 8001524:	4a1f      	ldr	r2, [pc, #124]	@ (80015a4 <_Z41__static_initialization_and_destruction_0v+0x134>)
 8001526:	4920      	ldr	r1, [pc, #128]	@ (80015a8 <_Z41__static_initialization_and_destruction_0v+0x138>)
 8001528:	4820      	ldr	r0, [pc, #128]	@ (80015ac <_Z41__static_initialization_and_destruction_0v+0x13c>)
 800152a:	f7ff fd91 	bl	8001050 <_ZN15MotorControllerC1EP17TIM_HandleTypeDefS1_mP12GPIO_TypeDeftddd>
}
 800152e:	bf00      	nop
 8001530:	46bd      	mov	sp, r7
 8001532:	bd80      	pop	{r7, pc}
 8001534:	f3af 8000 	nop.w
	...
 8001544:	403e0000 	.word	0x403e0000
 8001548:	33333333 	.word	0x33333333
 800154c:	3fe33333 	.word	0x3fe33333
 8001550:	20004920 	.word	0x20004920
 8001554:	20000168 	.word	0x20000168
 8001558:	20000178 	.word	0x20000178
 800155c:	20000188 	.word	0x20000188
 8001560:	20000000 	.word	0x20000000
 8001564:	20000198 	.word	0x20000198
 8001568:	20000004 	.word	0x20000004
 800156c:	2000019c 	.word	0x2000019c
 8001570:	2000000c 	.word	0x2000000c
 8001574:	200001a0 	.word	0x200001a0
 8001578:	20000010 	.word	0x20000010
 800157c:	200001a8 	.word	0x200001a8
 8001580:	200001a4 	.word	0x200001a4
 8001584:	200001ac 	.word	0x200001ac
 8001588:	20000018 	.word	0x20000018
 800158c:	200001b0 	.word	0x200001b0
 8001590:	2000001c 	.word	0x2000001c
 8001594:	200001b4 	.word	0x200001b4
 8001598:	20000020 	.word	0x20000020
 800159c:	200001b8 	.word	0x200001b8
 80015a0:	40020400 	.word	0x40020400
 80015a4:	20004890 	.word	0x20004890
 80015a8:	20004770 	.word	0x20004770
 80015ac:	200001c8 	.word	0x200001c8

080015b0 <_GLOBAL__sub_I_servo1>:
 80015b0:	b580      	push	{r7, lr}
 80015b2:	af00      	add	r7, sp, #0
 80015b4:	f7ff ff5c 	bl	8001470 <_Z41__static_initialization_and_destruction_0v>
 80015b8:	bd80      	pop	{r7, pc}

080015ba <_ZSt4fabsf>:
  using ::fabs;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  fabs(float __x)
  { return __builtin_fabsf(__x); }
 80015ba:	b480      	push	{r7}
 80015bc:	b083      	sub	sp, #12
 80015be:	af00      	add	r7, sp, #0
 80015c0:	ed87 0a01 	vstr	s0, [r7, #4]
 80015c4:	edd7 7a01 	vldr	s15, [r7, #4]
 80015c8:	eef0 7ae7 	vabs.f32	s15, s15
 80015cc:	eeb0 0a67 	vmov.f32	s0, s15
 80015d0:	370c      	adds	r7, #12
 80015d2:	46bd      	mov	sp, r7
 80015d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d8:	4770      	bx	lr

080015da <_ZN15MotorController4initEii>:
int times = 0;
uint32_t current_cnt;
float v = 0.5;
float e = 1.0;

void MotorController::init(int en_ctrl,int dir_ctrl) {
 80015da:	b580      	push	{r7, lr}
 80015dc:	b084      	sub	sp, #16
 80015de:	af00      	add	r7, sp, #0
 80015e0:	60f8      	str	r0, [r7, #12]
 80015e2:	60b9      	str	r1, [r7, #8]
 80015e4:	607a      	str	r2, [r7, #4]
    HAL_TIM_Encoder_Start(_enc, TIM_CHANNEL_ALL);
 80015e6:	68fb      	ldr	r3, [r7, #12]
 80015e8:	685b      	ldr	r3, [r3, #4]
 80015ea:	213c      	movs	r1, #60	@ 0x3c
 80015ec:	4618      	mov	r0, r3
 80015ee:	f004 fc1b 	bl	8005e28 <HAL_TIM_Encoder_Start>
    HAL_TIM_PWM_Start(_pwm, _channel);
 80015f2:	68fb      	ldr	r3, [r7, #12]
 80015f4:	689a      	ldr	r2, [r3, #8]
 80015f6:	68fb      	ldr	r3, [r7, #12]
 80015f8:	68db      	ldr	r3, [r3, #12]
 80015fa:	4619      	mov	r1, r3
 80015fc:	4610      	mov	r0, r2
 80015fe:	f004 faa5 	bl	8005b4c <HAL_TIM_PWM_Start>
    _dir_ctrl = dir_ctrl;
 8001602:	68fb      	ldr	r3, [r7, #12]
 8001604:	687a      	ldr	r2, [r7, #4]
 8001606:	65da      	str	r2, [r3, #92]	@ 0x5c
    _en_ctrl = en_ctrl;
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	68ba      	ldr	r2, [r7, #8]
 800160c:	659a      	str	r2, [r3, #88]	@ 0x58
}
 800160e:	bf00      	nop
 8001610:	3710      	adds	r7, #16
 8001612:	46bd      	mov	sp, r7
 8001614:	bd80      	pop	{r7, pc}
	...

08001618 <_ZN15MotorController11MotorOutputEv>:

void MotorController::MotorOutput(void) {
 8001618:	b580      	push	{r7, lr}
 800161a:	b082      	sub	sp, #8
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]
    ComputePID();
 8001620:	6878      	ldr	r0, [r7, #4]
 8001622:	f000 f885 	bl	8001730 <_ZN15MotorController10ComputePIDEv>

    if (_dir_ctrl == 1){
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800162a:	2b01      	cmp	r3, #1
 800162c:	d112      	bne.n	8001654 <_ZN15MotorController11MotorOutputEv+0x3c>
    	HAL_GPIO_WritePin(_BGPIO, _BPin, _pidOutput >= 0 ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	6998      	ldr	r0, [r3, #24]
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	8b99      	ldrh	r1, [r3, #28]
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 800163c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001640:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001644:	db01      	blt.n	800164a <_ZN15MotorController11MotorOutputEv+0x32>
 8001646:	2301      	movs	r3, #1
 8001648:	e000      	b.n	800164c <_ZN15MotorController11MotorOutputEv+0x34>
 800164a:	2300      	movs	r3, #0
 800164c:	461a      	mov	r2, r3
 800164e:	f003 fb57 	bl	8004d00 <HAL_GPIO_WritePin>
 8001652:	e014      	b.n	800167e <_ZN15MotorController11MotorOutputEv+0x66>
    }else{
    	HAL_GPIO_WritePin(_BGPIO, _BPin, _pidOutput >= 0 ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	6998      	ldr	r0, [r3, #24]
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	8b99      	ldrh	r1, [r3, #28]
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8001662:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001666:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800166a:	bfac      	ite	ge
 800166c:	2301      	movge	r3, #1
 800166e:	2300      	movlt	r3, #0
 8001670:	b2db      	uxtb	r3, r3
 8001672:	f083 0301 	eor.w	r3, r3, #1
 8001676:	b2db      	uxtb	r3, r3
 8001678:	461a      	mov	r2, r3
 800167a:	f003 fb41 	bl	8004d00 <HAL_GPIO_WritePin>
    }
    _pwmValue = (uint16_t)(fabs(_pidOutput) * PWM_ARR );///  10.0);
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8001684:	eeb0 0a67 	vmov.f32	s0, s15
 8001688:	f7ff ff97 	bl	80015ba <_ZSt4fabsf>
 800168c:	eef0 7a40 	vmov.f32	s15, s0
 8001690:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 800170c <_ZN15MotorController11MotorOutputEv+0xf4>
 8001694:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001698:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800169c:	ee17 3a90 	vmov	r3, s15
 80016a0:	b29a      	uxth	r2, r3
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	865a      	strh	r2, [r3, #50]	@ 0x32
    if (_pwmValue < 10) _pwmValue = 0;
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80016aa:	2b09      	cmp	r3, #9
 80016ac:	d802      	bhi.n	80016b4 <_ZN15MotorController11MotorOutputEv+0x9c>
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	2200      	movs	r2, #0
 80016b2:	865a      	strh	r2, [r3, #50]	@ 0x32
    __HAL_TIM_SET_COMPARE(_pwm, _channel, _pwmValue);
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	68db      	ldr	r3, [r3, #12]
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d106      	bne.n	80016ca <_ZN15MotorController11MotorOutputEv+0xb2>
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	8e5a      	ldrh	r2, [r3, #50]	@ 0x32
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	689b      	ldr	r3, [r3, #8]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80016c8:	e01b      	b.n	8001702 <_ZN15MotorController11MotorOutputEv+0xea>
    __HAL_TIM_SET_COMPARE(_pwm, _channel, _pwmValue);
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	68db      	ldr	r3, [r3, #12]
 80016ce:	2b04      	cmp	r3, #4
 80016d0:	d106      	bne.n	80016e0 <_ZN15MotorController11MotorOutputEv+0xc8>
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	8e5a      	ldrh	r2, [r3, #50]	@ 0x32
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	689b      	ldr	r3, [r3, #8]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	639a      	str	r2, [r3, #56]	@ 0x38
}
 80016de:	e010      	b.n	8001702 <_ZN15MotorController11MotorOutputEv+0xea>
    __HAL_TIM_SET_COMPARE(_pwm, _channel, _pwmValue);
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	68db      	ldr	r3, [r3, #12]
 80016e4:	2b08      	cmp	r3, #8
 80016e6:	d106      	bne.n	80016f6 <_ZN15MotorController11MotorOutputEv+0xde>
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	8e5a      	ldrh	r2, [r3, #50]	@ 0x32
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	689b      	ldr	r3, [r3, #8]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 80016f4:	e005      	b.n	8001702 <_ZN15MotorController11MotorOutputEv+0xea>
    __HAL_TIM_SET_COMPARE(_pwm, _channel, _pwmValue);
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	8e5a      	ldrh	r2, [r3, #50]	@ 0x32
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	689b      	ldr	r3, [r3, #8]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8001702:	bf00      	nop
 8001704:	3708      	adds	r7, #8
 8001706:	46bd      	mov	sp, r7
 8001708:	bd80      	pop	{r7, pc}
 800170a:	bf00      	nop
 800170c:	447a0000 	.word	0x447a0000

08001710 <_ZN15MotorController8setSpeedEf>:

void MotorController::setSpeed(float speed) {
 8001710:	b480      	push	{r7}
 8001712:	b083      	sub	sp, #12
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]
 8001718:	ed87 0a00 	vstr	s0, [r7]
    _targetSpeed = speed;
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	683a      	ldr	r2, [r7, #0]
 8001720:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8001722:	bf00      	nop
 8001724:	370c      	adds	r7, #12
 8001726:	46bd      	mov	sp, r7
 8001728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172c:	4770      	bx	lr
	...

08001730 <_ZN15MotorController10ComputePIDEv>:

float MotorController::getSpeed() {
    return _currentSpeed;
}

float MotorController::ComputePID() {
 8001730:	b5b0      	push	{r4, r5, r7, lr}
 8001732:	b084      	sub	sp, #16
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
    updateSpeed();
 8001738:	6878      	ldr	r0, [r7, #4]
 800173a:	f000 f8a9 	bl	8001890 <_ZN15MotorController11updateSpeedEv>
    _error = _targetSpeed - _currentSpeed;
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	ed93 7a0f 	vldr	s14, [r3, #60]	@ 0x3c
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 800174a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	edc3 7a11 	vstr	s15, [r3, #68]	@ 0x44

    _integral += _error * (DT / 1000.0);
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001758:	4618      	mov	r0, r3
 800175a:	f7fe ff25 	bl	80005a8 <__aeabi_f2d>
 800175e:	4604      	mov	r4, r0
 8001760:	460d      	mov	r5, r1
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001766:	4618      	mov	r0, r3
 8001768:	f7fe ff1e 	bl	80005a8 <__aeabi_f2d>
 800176c:	a345      	add	r3, pc, #276	@ (adr r3, 8001884 <_ZN15MotorController10ComputePIDEv+0x154>)
 800176e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001772:	f7fe ff71 	bl	8000658 <__aeabi_dmul>
 8001776:	4602      	mov	r2, r0
 8001778:	460b      	mov	r3, r1
 800177a:	4620      	mov	r0, r4
 800177c:	4629      	mov	r1, r5
 800177e:	f7fe fdb5 	bl	80002ec <__adddf3>
 8001782:	4602      	mov	r2, r0
 8001784:	460b      	mov	r3, r1
 8001786:	4610      	mov	r0, r2
 8001788:	4619      	mov	r1, r3
 800178a:	f7ff f977 	bl	8000a7c <__aeabi_d2f>
 800178e:	4602      	mov	r2, r0
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	64da      	str	r2, [r3, #76]	@ 0x4c
    if(_integral >= INTEGRAL_LIMIT) _integral = INTEGRAL_LIMIT;
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 800179a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800179e:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017a6:	db04      	blt.n	80017b2 <_ZN15MotorController10ComputePIDEv+0x82>
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	f04f 527c 	mov.w	r2, #1056964608	@ 0x3f000000
 80017ae:	64da      	str	r2, [r3, #76]	@ 0x4c
 80017b0:	e00d      	b.n	80017ce <_ZN15MotorController10ComputePIDEv+0x9e>
    else if(_integral <= -INTEGRAL_LIMIT) _integral = -INTEGRAL_LIMIT;
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 80017b8:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 80017bc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017c4:	d803      	bhi.n	80017ce <_ZN15MotorController10ComputePIDEv+0x9e>
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	f04f 423f 	mov.w	r2, #3204448256	@ 0xbf000000
 80017cc:	64da      	str	r2, [r3, #76]	@ 0x4c


    float derivative = (_error - _lastError) / (DT / 1000.0);
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	ed93 7a11 	vldr	s14, [r3, #68]	@ 0x44
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 80017da:	ee77 7a67 	vsub.f32	s15, s14, s15
 80017de:	ee17 0a90 	vmov	r0, s15
 80017e2:	f7fe fee1 	bl	80005a8 <__aeabi_f2d>
 80017e6:	a327      	add	r3, pc, #156	@ (adr r3, 8001884 <_ZN15MotorController10ComputePIDEv+0x154>)
 80017e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017ec:	f7ff f85e 	bl	80008ac <__aeabi_ddiv>
 80017f0:	4602      	mov	r2, r0
 80017f2:	460b      	mov	r3, r1
 80017f4:	4610      	mov	r0, r2
 80017f6:	4619      	mov	r1, r3
 80017f8:	f7ff f940 	bl	8000a7c <__aeabi_d2f>
 80017fc:	4603      	mov	r3, r0
 80017fe:	60fb      	str	r3, [r7, #12]

    _pidOutput = (_kp * _error) + (_ki * _integral); //+ (_kd * derivative);
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	ed93 7a08 	vldr	s14, [r3, #32]
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 800180c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	edd3 6a09 	vldr	s13, [r3, #36]	@ 0x24
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 800181c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001820:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34

    // Update last error
    _lastError = _error;
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	649a      	str	r2, [r3, #72]	@ 0x48
    if(_pidOutput > 1) _pidOutput = 1;
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8001838:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800183c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001840:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001844:	dd04      	ble.n	8001850 <_ZN15MotorController10ComputePIDEv+0x120>
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800184c:	635a      	str	r2, [r3, #52]	@ 0x34
 800184e:	e00c      	b.n	800186a <_ZN15MotorController10ComputePIDEv+0x13a>
    else if (_pidOutput < -1) _pidOutput = -1;
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8001856:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800185a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800185e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001862:	d502      	bpl.n	800186a <_ZN15MotorController10ComputePIDEv+0x13a>
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	4a06      	ldr	r2, [pc, #24]	@ (8001880 <_ZN15MotorController10ComputePIDEv+0x150>)
 8001868:	635a      	str	r2, [r3, #52]	@ 0x34
    return _pidOutput;
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
	_pidOutput = _kp * _error + _ki * _integral ;

	if (_pidOutput > 1) _pidOutput = 1;
	else if (_pidOutput < -1) _pidOutput = -1;
    return _pidOutput;
}
 800186e:	ee07 3a90 	vmov	s15, r3
 8001872:	eeb0 0a67 	vmov.f32	s0, s15
 8001876:	3710      	adds	r7, #16
 8001878:	46bd      	mov	sp, r7
 800187a:	bdb0      	pop	{r4, r5, r7, pc}
 800187c:	f3af 8000 	nop.w
 8001880:	bf800000 	.word	0xbf800000
 8001884:	47ae147b 	.word	0x47ae147b
 8001888:	3f847ae1 	.word	0x3f847ae1
 800188c:	00000000 	.word	0x00000000

08001890 <_ZN15MotorController11updateSpeedEv>:

float MotorController::updateSpeed() {
 8001890:	b5b0      	push	{r4, r5, r7, lr}
 8001892:	b082      	sub	sp, #8
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]
	cnt = __HAL_TIM_GetCounter(_enc);
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	685b      	ldr	r3, [r3, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018a0:	b21a      	sxth	r2, r3
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	861a      	strh	r2, [r3, #48]	@ 0x30
	_cascade_height += -(float)cnt / (4.0f * ENCODER_RESOLUTION * REDUCTION_RATIO) * 3.14 * 35;
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	4618      	mov	r0, r3
 80018ac:	f7fe fe7c 	bl	80005a8 <__aeabi_f2d>
 80018b0:	4604      	mov	r4, r0
 80018b2:	460d      	mov	r5, r1
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 80018ba:	ee07 3a90 	vmov	s15, r3
 80018be:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80018c2:	eef1 7a67 	vneg.f32	s15, s15
 80018c6:	ee17 3a90 	vmov	r3, s15
 80018ca:	4618      	mov	r0, r3
 80018cc:	f7fe fe6c 	bl	80005a8 <__aeabi_f2d>
 80018d0:	f04f 0200 	mov.w	r2, #0
 80018d4:	4b3c      	ldr	r3, [pc, #240]	@ (80019c8 <_ZN15MotorController11updateSpeedEv+0x138>)
 80018d6:	f7fe ffe9 	bl	80008ac <__aeabi_ddiv>
 80018da:	4602      	mov	r2, r0
 80018dc:	460b      	mov	r3, r1
 80018de:	4610      	mov	r0, r2
 80018e0:	4619      	mov	r1, r3
 80018e2:	a335      	add	r3, pc, #212	@ (adr r3, 80019b8 <_ZN15MotorController11updateSpeedEv+0x128>)
 80018e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018e8:	f7fe feb6 	bl	8000658 <__aeabi_dmul>
 80018ec:	4602      	mov	r2, r0
 80018ee:	460b      	mov	r3, r1
 80018f0:	4610      	mov	r0, r2
 80018f2:	4619      	mov	r1, r3
 80018f4:	f04f 0200 	mov.w	r2, #0
 80018f8:	4b34      	ldr	r3, [pc, #208]	@ (80019cc <_ZN15MotorController11updateSpeedEv+0x13c>)
 80018fa:	f7fe fead 	bl	8000658 <__aeabi_dmul>
 80018fe:	4602      	mov	r2, r0
 8001900:	460b      	mov	r3, r1
 8001902:	4620      	mov	r0, r4
 8001904:	4629      	mov	r1, r5
 8001906:	f7fe fcf1 	bl	80002ec <__adddf3>
 800190a:	4602      	mov	r2, r0
 800190c:	460b      	mov	r3, r1
 800190e:	4610      	mov	r0, r2
 8001910:	4619      	mov	r1, r3
 8001912:	f7ff f8b3 	bl	8000a7c <__aeabi_d2f>
 8001916:	4602      	mov	r2, r0
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	601a      	str	r2, [r3, #0]
	_currentSpeed = (cnt/ENCODER_RESOLUTION / REDUCTION_RATIO / 4) / (DT / 1000.0);
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8001922:	4618      	mov	r0, r3
 8001924:	f7fe fe2e 	bl	8000584 <__aeabi_i2d>
 8001928:	f04f 0200 	mov.w	r2, #0
 800192c:	4b28      	ldr	r3, [pc, #160]	@ (80019d0 <_ZN15MotorController11updateSpeedEv+0x140>)
 800192e:	f7fe ffbd 	bl	80008ac <__aeabi_ddiv>
 8001932:	4602      	mov	r2, r0
 8001934:	460b      	mov	r3, r1
 8001936:	4610      	mov	r0, r2
 8001938:	4619      	mov	r1, r3
 800193a:	f04f 0200 	mov.w	r2, #0
 800193e:	4b25      	ldr	r3, [pc, #148]	@ (80019d4 <_ZN15MotorController11updateSpeedEv+0x144>)
 8001940:	f7fe ffb4 	bl	80008ac <__aeabi_ddiv>
 8001944:	4602      	mov	r2, r0
 8001946:	460b      	mov	r3, r1
 8001948:	4610      	mov	r0, r2
 800194a:	4619      	mov	r1, r3
 800194c:	f04f 0200 	mov.w	r2, #0
 8001950:	4b21      	ldr	r3, [pc, #132]	@ (80019d8 <_ZN15MotorController11updateSpeedEv+0x148>)
 8001952:	f7fe ffab 	bl	80008ac <__aeabi_ddiv>
 8001956:	4602      	mov	r2, r0
 8001958:	460b      	mov	r3, r1
 800195a:	4610      	mov	r0, r2
 800195c:	4619      	mov	r1, r3
 800195e:	a318      	add	r3, pc, #96	@ (adr r3, 80019c0 <_ZN15MotorController11updateSpeedEv+0x130>)
 8001960:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001964:	f7fe ffa2 	bl	80008ac <__aeabi_ddiv>
 8001968:	4602      	mov	r2, r0
 800196a:	460b      	mov	r3, r1
 800196c:	4610      	mov	r0, r2
 800196e:	4619      	mov	r1, r3
 8001970:	f7ff f884 	bl	8000a7c <__aeabi_d2f>
 8001974:	4602      	mov	r2, r0
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_TIM_SET_COUNTER(_enc, 0);
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	685b      	ldr	r3, [r3, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	2200      	movs	r2, #0
 8001982:	625a      	str	r2, [r3, #36]	@ 0x24
    _currentSpeed *= _en_ctrl;
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	ed93 7a0e 	vldr	s14, [r3, #56]	@ 0x38
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800198e:	ee07 3a90 	vmov	s15, r3
 8001992:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001996:	ee67 7a27 	vmul.f32	s15, s14, s15
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	edc3 7a0e 	vstr	s15, [r3, #56]	@ 0x38
    return _currentSpeed;
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80019a4:	ee07 3a90 	vmov	s15, r3
}
 80019a8:	eeb0 0a67 	vmov.f32	s0, s15
 80019ac:	3708      	adds	r7, #8
 80019ae:	46bd      	mov	sp, r7
 80019b0:	bdb0      	pop	{r4, r5, r7, pc}
 80019b2:	bf00      	nop
 80019b4:	f3af 8000 	nop.w
 80019b8:	51eb851f 	.word	0x51eb851f
 80019bc:	40091eb8 	.word	0x40091eb8
 80019c0:	47ae147b 	.word	0x47ae147b
 80019c4:	3f847ae1 	.word	0x3f847ae1
 80019c8:	40d80000 	.word	0x40d80000
 80019cc:	40418000 	.word	0x40418000
 80019d0:	40700000 	.word	0x40700000
 80019d4:	40380000 	.word	0x40380000
 80019d8:	40100000 	.word	0x40100000

080019dc <_ZN15MotorController7setgoalEf>:

void MotorController::setgoal(float target_height) {
 80019dc:	b580      	push	{r7, lr}
 80019de:	b082      	sub	sp, #8
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
 80019e4:	ed87 0a00 	vstr	s0, [r7]
	_targrt_height  = target_height;
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	683a      	ldr	r2, [r7, #0]
 80019ec:	641a      	str	r2, [r3, #64]	@ 0x40
	if(fabs(_targrt_height - _cascade_height) <= e){
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	edd3 7a00 	vldr	s15, [r3]
 80019fa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80019fe:	eeb0 0a67 	vmov.f32	s0, s15
 8001a02:	f7ff fdda 	bl	80015ba <_ZSt4fabsf>
 8001a06:	eeb0 7a40 	vmov.f32	s14, s0
 8001a0a:	4b1b      	ldr	r3, [pc, #108]	@ (8001a78 <_ZN15MotorController7setgoalEf+0x9c>)
 8001a0c:	edd3 7a00 	vldr	s15, [r3]
 8001a10:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a18:	bf94      	ite	ls
 8001a1a:	2301      	movls	r3, #1
 8001a1c:	2300      	movhi	r3, #0
 8001a1e:	b2db      	uxtb	r3, r3
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d005      	beq.n	8001a30 <_ZN15MotorController7setgoalEf+0x54>
		setSpeed(0.0);
 8001a24:	ed9f 0a15 	vldr	s0, [pc, #84]	@ 8001a7c <_ZN15MotorController7setgoalEf+0xa0>
 8001a28:	6878      	ldr	r0, [r7, #4]
 8001a2a:	f7ff fe71 	bl	8001710 <_ZN15MotorController8setSpeedEf>
	}
	else if(_targrt_height - _cascade_height>0) setSpeed(v);
	else setSpeed(-v);
}
 8001a2e:	e01f      	b.n	8001a70 <_ZN15MotorController7setgoalEf+0x94>
	else if(_targrt_height - _cascade_height>0) setSpeed(v);
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	edd3 7a00 	vldr	s15, [r3]
 8001a3c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a40:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001a44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a48:	dd08      	ble.n	8001a5c <_ZN15MotorController7setgoalEf+0x80>
 8001a4a:	4b0d      	ldr	r3, [pc, #52]	@ (8001a80 <_ZN15MotorController7setgoalEf+0xa4>)
 8001a4c:	edd3 7a00 	vldr	s15, [r3]
 8001a50:	eeb0 0a67 	vmov.f32	s0, s15
 8001a54:	6878      	ldr	r0, [r7, #4]
 8001a56:	f7ff fe5b 	bl	8001710 <_ZN15MotorController8setSpeedEf>
}
 8001a5a:	e009      	b.n	8001a70 <_ZN15MotorController7setgoalEf+0x94>
	else setSpeed(-v);
 8001a5c:	4b08      	ldr	r3, [pc, #32]	@ (8001a80 <_ZN15MotorController7setgoalEf+0xa4>)
 8001a5e:	edd3 7a00 	vldr	s15, [r3]
 8001a62:	eef1 7a67 	vneg.f32	s15, s15
 8001a66:	eeb0 0a67 	vmov.f32	s0, s15
 8001a6a:	6878      	ldr	r0, [r7, #4]
 8001a6c:	f7ff fe50 	bl	8001710 <_ZN15MotorController8setSpeedEf>
}
 8001a70:	bf00      	nop
 8001a72:	3708      	adds	r7, #8
 8001a74:	46bd      	mov	sp, r7
 8001a76:	bd80      	pop	{r7, pc}
 8001a78:	20000030 	.word	0x20000030
 8001a7c:	00000000 	.word	0x00000000
 8001a80:	2000002c 	.word	0x2000002c

08001a84 <_ZN15MotorController12goal_reachedEv>:

bool MotorController::goal_reached(){
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b082      	sub	sp, #8
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	6078      	str	r0, [r7, #4]
    if(fabs(_cascade_height-_targrt_height )<= e){
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	ed93 7a00 	vldr	s14, [r3]
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 8001a98:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a9c:	eeb0 0a67 	vmov.f32	s0, s15
 8001aa0:	f7ff fd8b 	bl	80015ba <_ZSt4fabsf>
 8001aa4:	eeb0 7a40 	vmov.f32	s14, s0
 8001aa8:	4b09      	ldr	r3, [pc, #36]	@ (8001ad0 <_ZN15MotorController12goal_reachedEv+0x4c>)
 8001aaa:	edd3 7a00 	vldr	s15, [r3]
 8001aae:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001ab2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ab6:	bf94      	ite	ls
 8001ab8:	2301      	movls	r3, #1
 8001aba:	2300      	movhi	r3, #0
 8001abc:	b2db      	uxtb	r3, r3
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d001      	beq.n	8001ac6 <_ZN15MotorController12goal_reachedEv+0x42>
        return true;
 8001ac2:	2301      	movs	r3, #1
 8001ac4:	e000      	b.n	8001ac8 <_ZN15MotorController12goal_reachedEv+0x44>
    } else
        return false;
 8001ac6:	2300      	movs	r3, #0
}
 8001ac8:	4618      	mov	r0, r3
 8001aca:	3708      	adds	r7, #8
 8001acc:	46bd      	mov	sp, r7
 8001ace:	bd80      	pop	{r7, pc}
 8001ad0:	20000030 	.word	0x20000030

08001ad4 <mission_ctrl>:

void mission_init(void){
    arm_init();
}

void mission_ctrl(void){
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b082      	sub	sp, #8
 8001ad8:	af02      	add	r7, sp, #8
    if(prev_mission_type != mission_type){
 8001ada:	4b51      	ldr	r3, [pc, #324]	@ (8001c20 <mission_ctrl+0x14c>)
 8001adc:	681a      	ldr	r2, [r3, #0]
 8001ade:	4b51      	ldr	r3, [pc, #324]	@ (8001c24 <mission_ctrl+0x150>)
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	429a      	cmp	r2, r3
 8001ae4:	f000 8099 	beq.w	8001c1a <mission_ctrl+0x146>
        prev_mission_type = mission_type;
 8001ae8:	4b4e      	ldr	r3, [pc, #312]	@ (8001c24 <mission_ctrl+0x150>)
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	4a4c      	ldr	r2, [pc, #304]	@ (8001c20 <mission_ctrl+0x14c>)
 8001aee:	6013      	str	r3, [r2, #0]
        switch (mission_type)
 8001af0:	4b4c      	ldr	r3, [pc, #304]	@ (8001c24 <mission_ctrl+0x150>)
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	3b01      	subs	r3, #1
 8001af6:	2b05      	cmp	r3, #5
 8001af8:	f200 8082 	bhi.w	8001c00 <mission_ctrl+0x12c>
 8001afc:	a201      	add	r2, pc, #4	@ (adr r2, 8001b04 <mission_ctrl+0x30>)
 8001afe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b02:	bf00      	nop
 8001b04:	08001b1d 	.word	0x08001b1d
 8001b08:	08001b43 	.word	0x08001b43
 8001b0c:	08001b69 	.word	0x08001b69
 8001b10:	08001b8f 	.word	0x08001b8f
 8001b14:	08001bb5 	.word	0x08001bb5
 8001b18:	08001bdb 	.word	0x08001bdb
        {
        case 1:
            if (!task_created) {
 8001b1c:	4b42      	ldr	r3, [pc, #264]	@ (8001c28 <mission_ctrl+0x154>)
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d16f      	bne.n	8001c04 <mission_ctrl+0x130>
                task_created = 1;
 8001b24:	4b40      	ldr	r3, [pc, #256]	@ (8001c28 <mission_ctrl+0x154>)
 8001b26:	2201      	movs	r2, #1
 8001b28:	601a      	str	r2, [r3, #0]
                xTaskCreate(mission_1, "mission_1", 512, NULL, 2, NULL);
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	9301      	str	r3, [sp, #4]
 8001b2e:	2302      	movs	r3, #2
 8001b30:	9300      	str	r3, [sp, #0]
 8001b32:	2300      	movs	r3, #0
 8001b34:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001b38:	493c      	ldr	r1, [pc, #240]	@ (8001c2c <mission_ctrl+0x158>)
 8001b3a:	483d      	ldr	r0, [pc, #244]	@ (8001c30 <mission_ctrl+0x15c>)
 8001b3c:	f007 fb3a 	bl	80091b4 <xTaskCreate>
            }
            break;
 8001b40:	e060      	b.n	8001c04 <mission_ctrl+0x130>
        case 2:
            if (!task_created) {
 8001b42:	4b39      	ldr	r3, [pc, #228]	@ (8001c28 <mission_ctrl+0x154>)
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d15e      	bne.n	8001c08 <mission_ctrl+0x134>
                task_created = 1;
 8001b4a:	4b37      	ldr	r3, [pc, #220]	@ (8001c28 <mission_ctrl+0x154>)
 8001b4c:	2201      	movs	r2, #1
 8001b4e:	601a      	str	r2, [r3, #0]
                xTaskCreate(mission_2, "mission_2", 512, NULL, 2, NULL);
 8001b50:	2300      	movs	r3, #0
 8001b52:	9301      	str	r3, [sp, #4]
 8001b54:	2302      	movs	r3, #2
 8001b56:	9300      	str	r3, [sp, #0]
 8001b58:	2300      	movs	r3, #0
 8001b5a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001b5e:	4935      	ldr	r1, [pc, #212]	@ (8001c34 <mission_ctrl+0x160>)
 8001b60:	4835      	ldr	r0, [pc, #212]	@ (8001c38 <mission_ctrl+0x164>)
 8001b62:	f007 fb27 	bl	80091b4 <xTaskCreate>
            }
            break;
 8001b66:	e04f      	b.n	8001c08 <mission_ctrl+0x134>
        case 3:
            if (!task_created) {
 8001b68:	4b2f      	ldr	r3, [pc, #188]	@ (8001c28 <mission_ctrl+0x154>)
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d14d      	bne.n	8001c0c <mission_ctrl+0x138>
                task_created = 1;
 8001b70:	4b2d      	ldr	r3, [pc, #180]	@ (8001c28 <mission_ctrl+0x154>)
 8001b72:	2201      	movs	r2, #1
 8001b74:	601a      	str	r2, [r3, #0]
                xTaskCreate(mission_3, "mission_3", 512, NULL, 2, NULL);
 8001b76:	2300      	movs	r3, #0
 8001b78:	9301      	str	r3, [sp, #4]
 8001b7a:	2302      	movs	r3, #2
 8001b7c:	9300      	str	r3, [sp, #0]
 8001b7e:	2300      	movs	r3, #0
 8001b80:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001b84:	492d      	ldr	r1, [pc, #180]	@ (8001c3c <mission_ctrl+0x168>)
 8001b86:	482e      	ldr	r0, [pc, #184]	@ (8001c40 <mission_ctrl+0x16c>)
 8001b88:	f007 fb14 	bl	80091b4 <xTaskCreate>
            }
            break;
 8001b8c:	e03e      	b.n	8001c0c <mission_ctrl+0x138>
        case 4:
            if (!task_created) {
 8001b8e:	4b26      	ldr	r3, [pc, #152]	@ (8001c28 <mission_ctrl+0x154>)
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d13c      	bne.n	8001c10 <mission_ctrl+0x13c>
                task_created = 1;
 8001b96:	4b24      	ldr	r3, [pc, #144]	@ (8001c28 <mission_ctrl+0x154>)
 8001b98:	2201      	movs	r2, #1
 8001b9a:	601a      	str	r2, [r3, #0]
                xTaskCreate(mission_4, "mission_4", 512, NULL, 2, NULL);
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	9301      	str	r3, [sp, #4]
 8001ba0:	2302      	movs	r3, #2
 8001ba2:	9300      	str	r3, [sp, #0]
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001baa:	4926      	ldr	r1, [pc, #152]	@ (8001c44 <mission_ctrl+0x170>)
 8001bac:	4826      	ldr	r0, [pc, #152]	@ (8001c48 <mission_ctrl+0x174>)
 8001bae:	f007 fb01 	bl	80091b4 <xTaskCreate>
            }
            break;
 8001bb2:	e02d      	b.n	8001c10 <mission_ctrl+0x13c>
        case 5:
			if (!task_created) {
 8001bb4:	4b1c      	ldr	r3, [pc, #112]	@ (8001c28 <mission_ctrl+0x154>)
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d12b      	bne.n	8001c14 <mission_ctrl+0x140>
				task_created = 1;
 8001bbc:	4b1a      	ldr	r3, [pc, #104]	@ (8001c28 <mission_ctrl+0x154>)
 8001bbe:	2201      	movs	r2, #1
 8001bc0:	601a      	str	r2, [r3, #0]
				xTaskCreate(mission_5, "mission_5", 512, NULL, 2, NULL);
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	9301      	str	r3, [sp, #4]
 8001bc6:	2302      	movs	r3, #2
 8001bc8:	9300      	str	r3, [sp, #0]
 8001bca:	2300      	movs	r3, #0
 8001bcc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001bd0:	491e      	ldr	r1, [pc, #120]	@ (8001c4c <mission_ctrl+0x178>)
 8001bd2:	481f      	ldr	r0, [pc, #124]	@ (8001c50 <mission_ctrl+0x17c>)
 8001bd4:	f007 faee 	bl	80091b4 <xTaskCreate>
			}
			break;
 8001bd8:	e01c      	b.n	8001c14 <mission_ctrl+0x140>
        case 6:
			if (!task_created) {
 8001bda:	4b13      	ldr	r3, [pc, #76]	@ (8001c28 <mission_ctrl+0x154>)
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d11a      	bne.n	8001c18 <mission_ctrl+0x144>
				task_created = 1;
 8001be2:	4b11      	ldr	r3, [pc, #68]	@ (8001c28 <mission_ctrl+0x154>)
 8001be4:	2201      	movs	r2, #1
 8001be6:	601a      	str	r2, [r3, #0]
				xTaskCreate(mission_6, "mission_6", 512, NULL, 2, NULL);
 8001be8:	2300      	movs	r3, #0
 8001bea:	9301      	str	r3, [sp, #4]
 8001bec:	2302      	movs	r3, #2
 8001bee:	9300      	str	r3, [sp, #0]
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001bf6:	4917      	ldr	r1, [pc, #92]	@ (8001c54 <mission_ctrl+0x180>)
 8001bf8:	4817      	ldr	r0, [pc, #92]	@ (8001c58 <mission_ctrl+0x184>)
 8001bfa:	f007 fadb 	bl	80091b4 <xTaskCreate>
			}
			break;
 8001bfe:	e00b      	b.n	8001c18 <mission_ctrl+0x144>
        default:
            break;
 8001c00:	bf00      	nop
 8001c02:	e00a      	b.n	8001c1a <mission_ctrl+0x146>
            break;
 8001c04:	bf00      	nop
 8001c06:	e008      	b.n	8001c1a <mission_ctrl+0x146>
            break;
 8001c08:	bf00      	nop
 8001c0a:	e006      	b.n	8001c1a <mission_ctrl+0x146>
            break;
 8001c0c:	bf00      	nop
 8001c0e:	e004      	b.n	8001c1a <mission_ctrl+0x146>
            break;
 8001c10:	bf00      	nop
 8001c12:	e002      	b.n	8001c1a <mission_ctrl+0x146>
			break;
 8001c14:	bf00      	nop
 8001c16:	e000      	b.n	8001c1a <mission_ctrl+0x146>
			break;
 8001c18:	bf00      	nop
        }
    }
}
 8001c1a:	bf00      	nop
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	bd80      	pop	{r7, pc}
 8001c20:	2000024c 	.word	0x2000024c
 8001c24:	20000248 	.word	0x20000248
 8001c28:	20000254 	.word	0x20000254
 8001c2c:	08019900 	.word	0x08019900
 8001c30:	08001c5d 	.word	0x08001c5d
 8001c34:	0801990c 	.word	0x0801990c
 8001c38:	08001ced 	.word	0x08001ced
 8001c3c:	08019918 	.word	0x08019918
 8001c40:	08001dc1 	.word	0x08001dc1
 8001c44:	08019924 	.word	0x08019924
 8001c48:	08001e51 	.word	0x08001e51
 8001c4c:	08019930 	.word	0x08019930
 8001c50:	08001f25 	.word	0x08001f25
 8001c54:	0801993c 	.word	0x0801993c
 8001c58:	08001fa5 	.word	0x08001fa5

08001c5c <mission_1>:

void mission_1(void *pvParameters){
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b082      	sub	sp, #8
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
    mission_status = 0;
 8001c64:	4b14      	ldr	r3, [pc, #80]	@ (8001cb8 <mission_1+0x5c>)
 8001c66:	2200      	movs	r2, #0
 8001c68:	601a      	str	r2, [r3, #0]
    
    /* add motion here */
    cascade_height = 280;
 8001c6a:	4b14      	ldr	r3, [pc, #80]	@ (8001cbc <mission_1+0x60>)
 8001c6c:	4a14      	ldr	r2, [pc, #80]	@ (8001cc0 <mission_1+0x64>)
 8001c6e:	601a      	str	r2, [r3, #0]
    servo1_pos = standard_pos_1 + 70;
 8001c70:	4b14      	ldr	r3, [pc, #80]	@ (8001cc4 <mission_1+0x68>)
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	3346      	adds	r3, #70	@ 0x46
 8001c76:	4a14      	ldr	r2, [pc, #80]	@ (8001cc8 <mission_1+0x6c>)
 8001c78:	6013      	str	r3, [r2, #0]
    servo2_pos = standard_pos_2 + 75;
 8001c7a:	4b14      	ldr	r3, [pc, #80]	@ (8001ccc <mission_1+0x70>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	334b      	adds	r3, #75	@ 0x4b
 8001c80:	4a13      	ldr	r2, [pc, #76]	@ (8001cd0 <mission_1+0x74>)
 8001c82:	6013      	str	r3, [r2, #0]
    servo3_pos = gripper_open;
 8001c84:	4b13      	ldr	r3, [pc, #76]	@ (8001cd4 <mission_1+0x78>)
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	4a13      	ldr	r2, [pc, #76]	@ (8001cd8 <mission_1+0x7c>)
 8001c8a:	6013      	str	r3, [r2, #0]
	camera_servo_pos = camera_front;
 8001c8c:	4b13      	ldr	r3, [pc, #76]	@ (8001cdc <mission_1+0x80>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	4a13      	ldr	r2, [pc, #76]	@ (8001ce0 <mission_1+0x84>)
 8001c92:	6013      	str	r3, [r2, #0]
	osDelay(1500);
 8001c94:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8001c98:	f006 fc2e 	bl	80084f8 <osDelay>
//	osDelay(5000);
    /* add motion here */

    mission_status = mission_type;
 8001c9c:	4b11      	ldr	r3, [pc, #68]	@ (8001ce4 <mission_1+0x88>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	4a05      	ldr	r2, [pc, #20]	@ (8001cb8 <mission_1+0x5c>)
 8001ca2:	6013      	str	r3, [r2, #0]
    task_created = 0;
 8001ca4:	4b10      	ldr	r3, [pc, #64]	@ (8001ce8 <mission_1+0x8c>)
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	601a      	str	r2, [r3, #0]
    vTaskDelete(NULL);  // Delete current task when mission is complete
 8001caa:	2000      	movs	r0, #0
 8001cac:	f007 fbe0 	bl	8009470 <vTaskDelete>
}
 8001cb0:	bf00      	nop
 8001cb2:	3708      	adds	r7, #8
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	bd80      	pop	{r7, pc}
 8001cb8:	20000250 	.word	0x20000250
 8001cbc:	20000028 	.word	0x20000028
 8001cc0:	438c0000 	.word	0x438c0000
 8001cc4:	20000000 	.word	0x20000000
 8001cc8:	20000198 	.word	0x20000198
 8001ccc:	20000004 	.word	0x20000004
 8001cd0:	2000019c 	.word	0x2000019c
 8001cd4:	20000008 	.word	0x20000008
 8001cd8:	200001a0 	.word	0x200001a0
 8001cdc:	20000020 	.word	0x20000020
 8001ce0:	200001b8 	.word	0x200001b8
 8001ce4:	20000248 	.word	0x20000248
 8001ce8:	20000254 	.word	0x20000254

08001cec <mission_2>:

void mission_2(void *pvParameters){
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b082      	sub	sp, #8
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]
    mission_status = 0;
 8001cf4:	4b23      	ldr	r3, [pc, #140]	@ (8001d84 <mission_2+0x98>)
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	601a      	str	r2, [r3, #0]

    /* add motion here */
    cascade_height = 447;
 8001cfa:	4b23      	ldr	r3, [pc, #140]	@ (8001d88 <mission_2+0x9c>)
 8001cfc:	4a23      	ldr	r2, [pc, #140]	@ (8001d8c <mission_2+0xa0>)
 8001cfe:	601a      	str	r2, [r3, #0]
    osDelay(2000);
 8001d00:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001d04:	f006 fbf8 	bl	80084f8 <osDelay>
	servo1_pos = standard_pos_1 - 20;
 8001d08:	4b21      	ldr	r3, [pc, #132]	@ (8001d90 <mission_2+0xa4>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	3b14      	subs	r3, #20
 8001d0e:	4a21      	ldr	r2, [pc, #132]	@ (8001d94 <mission_2+0xa8>)
 8001d10:	6013      	str	r3, [r2, #0]
	servo2_pos = standard_pos_2 - 10;
 8001d12:	4b21      	ldr	r3, [pc, #132]	@ (8001d98 <mission_2+0xac>)
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	3b0a      	subs	r3, #10
 8001d18:	4a20      	ldr	r2, [pc, #128]	@ (8001d9c <mission_2+0xb0>)
 8001d1a:	6013      	str	r3, [r2, #0]
	servo3_pos = gripper_open;
 8001d1c:	4b20      	ldr	r3, [pc, #128]	@ (8001da0 <mission_2+0xb4>)
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	4a20      	ldr	r2, [pc, #128]	@ (8001da4 <mission_2+0xb8>)
 8001d22:	6013      	str	r3, [r2, #0]
	camera_servo_pos = camera_front;
 8001d24:	4b20      	ldr	r3, [pc, #128]	@ (8001da8 <mission_2+0xbc>)
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	4a20      	ldr	r2, [pc, #128]	@ (8001dac <mission_2+0xc0>)
 8001d2a:	6013      	str	r3, [r2, #0]
    osDelay(1500);
 8001d2c:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8001d30:	f006 fbe2 	bl	80084f8 <osDelay>
	servo3_pos = gripper_close;
 8001d34:	4b1e      	ldr	r3, [pc, #120]	@ (8001db0 <mission_2+0xc4>)
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	4a1a      	ldr	r2, [pc, #104]	@ (8001da4 <mission_2+0xb8>)
 8001d3a:	6013      	str	r3, [r2, #0]
    osDelay(1200);
 8001d3c:	f44f 6096 	mov.w	r0, #1200	@ 0x4b0
 8001d40:	f006 fbda 	bl	80084f8 <osDelay>
    cascade_height = 497;
 8001d44:	4b10      	ldr	r3, [pc, #64]	@ (8001d88 <mission_2+0x9c>)
 8001d46:	4a1b      	ldr	r2, [pc, #108]	@ (8001db4 <mission_2+0xc8>)
 8001d48:	601a      	str	r2, [r3, #0]
    servo1_pos = standard_pos_1 + 77;
 8001d4a:	4b11      	ldr	r3, [pc, #68]	@ (8001d90 <mission_2+0xa4>)
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	334d      	adds	r3, #77	@ 0x4d
 8001d50:	4a10      	ldr	r2, [pc, #64]	@ (8001d94 <mission_2+0xa8>)
 8001d52:	6013      	str	r3, [r2, #0]
    servo2_pos = standard_pos_2 + 77;
 8001d54:	4b10      	ldr	r3, [pc, #64]	@ (8001d98 <mission_2+0xac>)
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	334d      	adds	r3, #77	@ 0x4d
 8001d5a:	4a10      	ldr	r2, [pc, #64]	@ (8001d9c <mission_2+0xb0>)
 8001d5c:	6013      	str	r3, [r2, #0]
	osDelay(1200);
 8001d5e:	f44f 6096 	mov.w	r0, #1200	@ 0x4b0
 8001d62:	f006 fbc9 	bl	80084f8 <osDelay>
    /* add motion here */

    mission_status = mission_type;//
 8001d66:	4b14      	ldr	r3, [pc, #80]	@ (8001db8 <mission_2+0xcc>)
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	4a06      	ldr	r2, [pc, #24]	@ (8001d84 <mission_2+0x98>)
 8001d6c:	6013      	str	r3, [r2, #0]
    // goals_.push_back(create_goal(0, 0.0, 616.0, 4.71, 21, 0, 0, 20.0, 0.5));
    // goals_.push_back(create_goal(0, 0.0, 616.0, 4.71, 10, 0, 0, 20.0, 0.5));
    task_created = 0;
 8001d6e:	4b13      	ldr	r3, [pc, #76]	@ (8001dbc <mission_2+0xd0>)
 8001d70:	2200      	movs	r2, #0
 8001d72:	601a      	str	r2, [r3, #0]
    vTaskDelete(NULL);  // Delete current task when mission is complete
 8001d74:	2000      	movs	r0, #0
 8001d76:	f007 fb7b 	bl	8009470 <vTaskDelete>
}
 8001d7a:	bf00      	nop
 8001d7c:	3708      	adds	r7, #8
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bd80      	pop	{r7, pc}
 8001d82:	bf00      	nop
 8001d84:	20000250 	.word	0x20000250
 8001d88:	20000028 	.word	0x20000028
 8001d8c:	43df8000 	.word	0x43df8000
 8001d90:	20000000 	.word	0x20000000
 8001d94:	20000198 	.word	0x20000198
 8001d98:	20000004 	.word	0x20000004
 8001d9c:	2000019c 	.word	0x2000019c
 8001da0:	20000008 	.word	0x20000008
 8001da4:	200001a0 	.word	0x200001a0
 8001da8:	20000020 	.word	0x20000020
 8001dac:	200001b8 	.word	0x200001b8
 8001db0:	2000000c 	.word	0x2000000c
 8001db4:	43f88000 	.word	0x43f88000
 8001db8:	20000248 	.word	0x20000248
 8001dbc:	20000254 	.word	0x20000254

08001dc0 <mission_3>:
void mission_3(void *pvParameters){ //47
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b082      	sub	sp, #8
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
    mission_status = 0;
 8001dc8:	4b14      	ldr	r3, [pc, #80]	@ (8001e1c <mission_3+0x5c>)
 8001dca:	2200      	movs	r2, #0
 8001dcc:	601a      	str	r2, [r3, #0]

    /* add motion here */
    cascade_height = 374;
 8001dce:	4b14      	ldr	r3, [pc, #80]	@ (8001e20 <mission_3+0x60>)
 8001dd0:	4a14      	ldr	r2, [pc, #80]	@ (8001e24 <mission_3+0x64>)
 8001dd2:	601a      	str	r2, [r3, #0]
	servo1_pos = standard_pos_1 - 23;
 8001dd4:	4b14      	ldr	r3, [pc, #80]	@ (8001e28 <mission_3+0x68>)
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	3b17      	subs	r3, #23
 8001dda:	4a14      	ldr	r2, [pc, #80]	@ (8001e2c <mission_3+0x6c>)
 8001ddc:	6013      	str	r3, [r2, #0]
	servo2_pos = standard_pos_2 - 15;
 8001dde:	4b14      	ldr	r3, [pc, #80]	@ (8001e30 <mission_3+0x70>)
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	3b0f      	subs	r3, #15
 8001de4:	4a13      	ldr	r2, [pc, #76]	@ (8001e34 <mission_3+0x74>)
 8001de6:	6013      	str	r3, [r2, #0]
	servo3_pos = gripper_close;
 8001de8:	4b13      	ldr	r3, [pc, #76]	@ (8001e38 <mission_3+0x78>)
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	4a13      	ldr	r2, [pc, #76]	@ (8001e3c <mission_3+0x7c>)
 8001dee:	6013      	str	r3, [r2, #0]
	camera_servo_pos = camera_down;
 8001df0:	4b13      	ldr	r3, [pc, #76]	@ (8001e40 <mission_3+0x80>)
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	4a13      	ldr	r2, [pc, #76]	@ (8001e44 <mission_3+0x84>)
 8001df6:	6013      	str	r3, [r2, #0]
	osDelay(1500);
 8001df8:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8001dfc:	f006 fb7c 	bl	80084f8 <osDelay>
    /* add motion here */

    mission_status = mission_type;
 8001e00:	4b11      	ldr	r3, [pc, #68]	@ (8001e48 <mission_3+0x88>)
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	4a05      	ldr	r2, [pc, #20]	@ (8001e1c <mission_3+0x5c>)
 8001e06:	6013      	str	r3, [r2, #0]
    task_created = 0;
 8001e08:	4b10      	ldr	r3, [pc, #64]	@ (8001e4c <mission_3+0x8c>)
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	601a      	str	r2, [r3, #0]
    vTaskDelete(NULL);  // Delete current task when mission is complete
 8001e0e:	2000      	movs	r0, #0
 8001e10:	f007 fb2e 	bl	8009470 <vTaskDelete>
}
 8001e14:	bf00      	nop
 8001e16:	3708      	adds	r7, #8
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	bd80      	pop	{r7, pc}
 8001e1c:	20000250 	.word	0x20000250
 8001e20:	20000028 	.word	0x20000028
 8001e24:	43bb0000 	.word	0x43bb0000
 8001e28:	20000000 	.word	0x20000000
 8001e2c:	20000198 	.word	0x20000198
 8001e30:	20000004 	.word	0x20000004
 8001e34:	2000019c 	.word	0x2000019c
 8001e38:	2000000c 	.word	0x2000000c
 8001e3c:	200001a0 	.word	0x200001a0
 8001e40:	20000024 	.word	0x20000024
 8001e44:	200001b8 	.word	0x200001b8
 8001e48:	20000248 	.word	0x20000248
 8001e4c:	20000254 	.word	0x20000254

08001e50 <mission_4>:

void mission_4(void *pvParameters){
 8001e50:	b580      	push	{r7, lr}
 8001e52:	b082      	sub	sp, #8
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]
    mission_status = 0;
 8001e58:	4b22      	ldr	r3, [pc, #136]	@ (8001ee4 <mission_4+0x94>)
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	601a      	str	r2, [r3, #0]

    /* add motion here */
    cascade_height = 323;
 8001e5e:	4b22      	ldr	r3, [pc, #136]	@ (8001ee8 <mission_4+0x98>)
 8001e60:	4a22      	ldr	r2, [pc, #136]	@ (8001eec <mission_4+0x9c>)
 8001e62:	601a      	str	r2, [r3, #0]
	servo1_pos = standard_pos_1 - 50;
 8001e64:	4b22      	ldr	r3, [pc, #136]	@ (8001ef0 <mission_4+0xa0>)
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	3b32      	subs	r3, #50	@ 0x32
 8001e6a:	4a22      	ldr	r2, [pc, #136]	@ (8001ef4 <mission_4+0xa4>)
 8001e6c:	6013      	str	r3, [r2, #0]
	servo2_pos = standard_pos_2 - 42;
 8001e6e:	4b22      	ldr	r3, [pc, #136]	@ (8001ef8 <mission_4+0xa8>)
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	3b2a      	subs	r3, #42	@ 0x2a
 8001e74:	4a21      	ldr	r2, [pc, #132]	@ (8001efc <mission_4+0xac>)
 8001e76:	6013      	str	r3, [r2, #0]
	servo3_pos = gripper_close;
 8001e78:	4b21      	ldr	r3, [pc, #132]	@ (8001f00 <mission_4+0xb0>)
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	4a21      	ldr	r2, [pc, #132]	@ (8001f04 <mission_4+0xb4>)
 8001e7e:	6013      	str	r3, [r2, #0]
	camera_servo_pos = camera_front;
 8001e80:	4b21      	ldr	r3, [pc, #132]	@ (8001f08 <mission_4+0xb8>)
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	4a21      	ldr	r2, [pc, #132]	@ (8001f0c <mission_4+0xbc>)
 8001e86:	6013      	str	r3, [r2, #0]
	osDelay(1200);
 8001e88:	f44f 6096 	mov.w	r0, #1200	@ 0x4b0
 8001e8c:	f006 fb34 	bl	80084f8 <osDelay>
	servo3_pos = gripper_open;
 8001e90:	4b1f      	ldr	r3, [pc, #124]	@ (8001f10 <mission_4+0xc0>)
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	4a1b      	ldr	r2, [pc, #108]	@ (8001f04 <mission_4+0xb4>)
 8001e96:	6013      	str	r3, [r2, #0]
	cascade_height = 473;
 8001e98:	4b13      	ldr	r3, [pc, #76]	@ (8001ee8 <mission_4+0x98>)
 8001e9a:	4a1e      	ldr	r2, [pc, #120]	@ (8001f14 <mission_4+0xc4>)
 8001e9c:	601a      	str	r2, [r3, #0]
	osDelay(1200);
 8001e9e:	f44f 6096 	mov.w	r0, #1200	@ 0x4b0
 8001ea2:	f006 fb29 	bl	80084f8 <osDelay>
	cascade_height = 250;
 8001ea6:	4b10      	ldr	r3, [pc, #64]	@ (8001ee8 <mission_4+0x98>)
 8001ea8:	4a1b      	ldr	r2, [pc, #108]	@ (8001f18 <mission_4+0xc8>)
 8001eaa:	601a      	str	r2, [r3, #0]
	servo1_pos = standard_pos_1 + 77;
 8001eac:	4b10      	ldr	r3, [pc, #64]	@ (8001ef0 <mission_4+0xa0>)
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	334d      	adds	r3, #77	@ 0x4d
 8001eb2:	4a10      	ldr	r2, [pc, #64]	@ (8001ef4 <mission_4+0xa4>)
 8001eb4:	6013      	str	r3, [r2, #0]
	servo2_pos = standard_pos_2 + 77;
 8001eb6:	4b10      	ldr	r3, [pc, #64]	@ (8001ef8 <mission_4+0xa8>)
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	334d      	adds	r3, #77	@ 0x4d
 8001ebc:	4a0f      	ldr	r2, [pc, #60]	@ (8001efc <mission_4+0xac>)
 8001ebe:	6013      	str	r3, [r2, #0]
	servo3_pos = gripper_close;
 8001ec0:	4b0f      	ldr	r3, [pc, #60]	@ (8001f00 <mission_4+0xb0>)
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	4a0f      	ldr	r2, [pc, #60]	@ (8001f04 <mission_4+0xb4>)
 8001ec6:	6013      	str	r3, [r2, #0]
    /* add motion here */

    mission_status = mission_type;
 8001ec8:	4b14      	ldr	r3, [pc, #80]	@ (8001f1c <mission_4+0xcc>)
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	4a05      	ldr	r2, [pc, #20]	@ (8001ee4 <mission_4+0x94>)
 8001ece:	6013      	str	r3, [r2, #0]
    task_created = 0;
 8001ed0:	4b13      	ldr	r3, [pc, #76]	@ (8001f20 <mission_4+0xd0>)
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	601a      	str	r2, [r3, #0]
    vTaskDelete(NULL);  // Delete current task when mission is complete
 8001ed6:	2000      	movs	r0, #0
 8001ed8:	f007 faca 	bl	8009470 <vTaskDelete>
}
 8001edc:	bf00      	nop
 8001ede:	3708      	adds	r7, #8
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	bd80      	pop	{r7, pc}
 8001ee4:	20000250 	.word	0x20000250
 8001ee8:	20000028 	.word	0x20000028
 8001eec:	43a18000 	.word	0x43a18000
 8001ef0:	20000000 	.word	0x20000000
 8001ef4:	20000198 	.word	0x20000198
 8001ef8:	20000004 	.word	0x20000004
 8001efc:	2000019c 	.word	0x2000019c
 8001f00:	2000000c 	.word	0x2000000c
 8001f04:	200001a0 	.word	0x200001a0
 8001f08:	20000020 	.word	0x20000020
 8001f0c:	200001b8 	.word	0x200001b8
 8001f10:	20000008 	.word	0x20000008
 8001f14:	43ec8000 	.word	0x43ec8000
 8001f18:	437a0000 	.word	0x437a0000
 8001f1c:	20000248 	.word	0x20000248
 8001f20:	20000254 	.word	0x20000254

08001f24 <mission_5>:

void mission_5(void *pvParameters){ //
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b082      	sub	sp, #8
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
    mission_status = 0;
 8001f2c:	4b15      	ldr	r3, [pc, #84]	@ (8001f84 <mission_5+0x60>)
 8001f2e:	2200      	movs	r2, #0
 8001f30:	601a      	str	r2, [r3, #0]

    /* add motion here */
    basket_right_pos = 500+200/180*(basket_pos1-basket_grab);
 8001f32:	4b15      	ldr	r3, [pc, #84]	@ (8001f88 <mission_5+0x64>)
 8001f34:	681a      	ldr	r2, [r3, #0]
 8001f36:	4b15      	ldr	r3, [pc, #84]	@ (8001f8c <mission_5+0x68>)
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	1ad3      	subs	r3, r2, r3
 8001f3c:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8001f40:	4a13      	ldr	r2, [pc, #76]	@ (8001f90 <mission_5+0x6c>)
 8001f42:	6013      	str	r3, [r2, #0]
    basket_left_pos = 500+1200/180*(basket_pos2+basket_grab);
 8001f44:	4b13      	ldr	r3, [pc, #76]	@ (8001f94 <mission_5+0x70>)
 8001f46:	681a      	ldr	r2, [r3, #0]
 8001f48:	4b10      	ldr	r3, [pc, #64]	@ (8001f8c <mission_5+0x68>)
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	441a      	add	r2, r3
 8001f4e:	4613      	mov	r3, r2
 8001f50:	005b      	lsls	r3, r3, #1
 8001f52:	4413      	add	r3, r2
 8001f54:	005b      	lsls	r3, r3, #1
 8001f56:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8001f5a:	4a0f      	ldr	r2, [pc, #60]	@ (8001f98 <mission_5+0x74>)
 8001f5c:	6013      	str	r3, [r2, #0]
	osDelay(1200);
 8001f5e:	f44f 6096 	mov.w	r0, #1200	@ 0x4b0
 8001f62:	f006 fac9 	bl	80084f8 <osDelay>
    /* add motion here */

    mission_status = mission_type;
 8001f66:	4b0d      	ldr	r3, [pc, #52]	@ (8001f9c <mission_5+0x78>)
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	4a06      	ldr	r2, [pc, #24]	@ (8001f84 <mission_5+0x60>)
 8001f6c:	6013      	str	r3, [r2, #0]
    task_created = 0;
 8001f6e:	4b0c      	ldr	r3, [pc, #48]	@ (8001fa0 <mission_5+0x7c>)
 8001f70:	2200      	movs	r2, #0
 8001f72:	601a      	str	r2, [r3, #0]
    vTaskDelete(NULL);  // Delete current task when mission is complete
 8001f74:	2000      	movs	r0, #0
 8001f76:	f007 fa7b 	bl	8009470 <vTaskDelete>
}
 8001f7a:	bf00      	nop
 8001f7c:	3708      	adds	r7, #8
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	bd80      	pop	{r7, pc}
 8001f82:	bf00      	nop
 8001f84:	20000250 	.word	0x20000250
 8001f88:	20000010 	.word	0x20000010
 8001f8c:	20000014 	.word	0x20000014
 8001f90:	200001a8 	.word	0x200001a8
 8001f94:	200001a4 	.word	0x200001a4
 8001f98:	200001ac 	.word	0x200001ac
 8001f9c:	20000248 	.word	0x20000248
 8001fa0:	20000254 	.word	0x20000254

08001fa4 <mission_6>:

void mission_6(void *pvParameters){ //
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b082      	sub	sp, #8
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	6078      	str	r0, [r7, #4]
    mission_status = 0;
 8001fac:	4b12      	ldr	r3, [pc, #72]	@ (8001ff8 <mission_6+0x54>)
 8001fae:	2200      	movs	r2, #0
 8001fb0:	601a      	str	r2, [r3, #0]

    /* add motion here */
    basket_right_pos = 500+200/180*basket_pos1;
 8001fb2:	4b12      	ldr	r3, [pc, #72]	@ (8001ffc <mission_6+0x58>)
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8001fba:	4a11      	ldr	r2, [pc, #68]	@ (8002000 <mission_6+0x5c>)
 8001fbc:	6013      	str	r3, [r2, #0]
    basket_left_pos = 500+1200/180*basket_pos2;
 8001fbe:	4b11      	ldr	r3, [pc, #68]	@ (8002004 <mission_6+0x60>)
 8001fc0:	681a      	ldr	r2, [r3, #0]
 8001fc2:	4613      	mov	r3, r2
 8001fc4:	005b      	lsls	r3, r3, #1
 8001fc6:	4413      	add	r3, r2
 8001fc8:	005b      	lsls	r3, r3, #1
 8001fca:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8001fce:	4a0e      	ldr	r2, [pc, #56]	@ (8002008 <mission_6+0x64>)
 8001fd0:	6013      	str	r3, [r2, #0]
	osDelay(1200);
 8001fd2:	f44f 6096 	mov.w	r0, #1200	@ 0x4b0
 8001fd6:	f006 fa8f 	bl	80084f8 <osDelay>
    /* add motion here */

    mission_status = mission_type;
 8001fda:	4b0c      	ldr	r3, [pc, #48]	@ (800200c <mission_6+0x68>)
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	4a06      	ldr	r2, [pc, #24]	@ (8001ff8 <mission_6+0x54>)
 8001fe0:	6013      	str	r3, [r2, #0]
    task_created = 0;
 8001fe2:	4b0b      	ldr	r3, [pc, #44]	@ (8002010 <mission_6+0x6c>)
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	601a      	str	r2, [r3, #0]
    vTaskDelete(NULL);  // Delete current task when mission is complete
 8001fe8:	2000      	movs	r0, #0
 8001fea:	f007 fa41 	bl	8009470 <vTaskDelete>
}
 8001fee:	bf00      	nop
 8001ff0:	3708      	adds	r7, #8
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	bd80      	pop	{r7, pc}
 8001ff6:	bf00      	nop
 8001ff8:	20000250 	.word	0x20000250
 8001ffc:	20000010 	.word	0x20000010
 8002000:	200001a8 	.word	0x200001a8
 8002004:	200001a4 	.word	0x200001a4
 8002008:	200001ac 	.word	0x200001ac
 800200c:	20000248 	.word	0x20000248
 8002010:	20000254 	.word	0x20000254

08002014 <uros_init>:
#define MAX_PING_FAIL_COUNT 5


extern UART_HandleTypeDef USARTx;

void uros_init(void) {
 8002014:	b580      	push	{r7, lr}
 8002016:	b088      	sub	sp, #32
 8002018:	af02      	add	r7, sp, #8
  // Initialize micro-ROS
  rmw_uros_set_custom_transport(
 800201a:	4b14      	ldr	r3, [pc, #80]	@ (800206c <uros_init+0x58>)
 800201c:	9301      	str	r3, [sp, #4]
 800201e:	4b14      	ldr	r3, [pc, #80]	@ (8002070 <uros_init+0x5c>)
 8002020:	9300      	str	r3, [sp, #0]
 8002022:	4b14      	ldr	r3, [pc, #80]	@ (8002074 <uros_init+0x60>)
 8002024:	4a14      	ldr	r2, [pc, #80]	@ (8002078 <uros_init+0x64>)
 8002026:	4915      	ldr	r1, [pc, #84]	@ (800207c <uros_init+0x68>)
 8002028:	2001      	movs	r0, #1
 800202a:	f00b fc23 	bl	800d874 <rmw_uros_set_custom_transport>
    cubemx_transport_open,
    cubemx_transport_close,
    cubemx_transport_write,
    cubemx_transport_read);
  
  rcl_allocator_t freeRTOS_allocator = rcutils_get_zero_initialized_allocator();
 800202e:	1d3b      	adds	r3, r7, #4
 8002030:	4618      	mov	r0, r3
 8002032:	f00b f837 	bl	800d0a4 <rcutils_get_zero_initialized_allocator>

  freeRTOS_allocator.allocate = microros_allocate;
 8002036:	4b12      	ldr	r3, [pc, #72]	@ (8002080 <uros_init+0x6c>)
 8002038:	607b      	str	r3, [r7, #4]
  freeRTOS_allocator.deallocate = microros_deallocate;
 800203a:	4b12      	ldr	r3, [pc, #72]	@ (8002084 <uros_init+0x70>)
 800203c:	60bb      	str	r3, [r7, #8]
  freeRTOS_allocator.reallocate = microros_reallocate;
 800203e:	4b12      	ldr	r3, [pc, #72]	@ (8002088 <uros_init+0x74>)
 8002040:	60fb      	str	r3, [r7, #12]
  freeRTOS_allocator.zero_allocate =  microros_zero_allocate;
 8002042:	4b12      	ldr	r3, [pc, #72]	@ (800208c <uros_init+0x78>)
 8002044:	613b      	str	r3, [r7, #16]

  if (!rcutils_set_default_allocator(&freeRTOS_allocator)) {
 8002046:	1d3b      	adds	r3, r7, #4
 8002048:	4618      	mov	r0, r3
 800204a:	f00b f839 	bl	800d0c0 <rcutils_set_default_allocator>
 800204e:	4603      	mov	r3, r0
 8002050:	f083 0301 	eor.w	r3, r3, #1
 8002054:	b2db      	uxtb	r3, r3
 8002056:	2b00      	cmp	r3, #0
 8002058:	d003      	beq.n	8002062 <uros_init+0x4e>
  printf("Error on default allocators (line %d)\n", __LINE__); 
 800205a:	2138      	movs	r1, #56	@ 0x38
 800205c:	480c      	ldr	r0, [pc, #48]	@ (8002090 <uros_init+0x7c>)
 800205e:	f016 fb4b 	bl	80186f8 <iprintf>
  }
}
 8002062:	bf00      	nop
 8002064:	3718      	adds	r7, #24
 8002066:	46bd      	mov	sp, r7
 8002068:	bd80      	pop	{r7, pc}
 800206a:	bf00      	nop
 800206c:	08002939 	.word	0x08002939
 8002070:	080028d1 	.word	0x080028d1
 8002074:	080028b1 	.word	0x080028b1
 8002078:	08002885 	.word	0x08002885
 800207c:	200048d8 	.word	0x200048d8
 8002080:	0800314d 	.word	0x0800314d
 8002084:	08003191 	.word	0x08003191
 8002088:	080031c9 	.word	0x080031c9
 800208c:	08003235 	.word	0x08003235
 8002090:	08019948 	.word	0x08019948

08002094 <uros_agent_status_check>:

void uros_agent_status_check(void) {
 8002094:	b580      	push	{r7, lr}
 8002096:	af00      	add	r7, sp, #0
  switch (status) {
 8002098:	4b11      	ldr	r3, [pc, #68]	@ (80020e0 <uros_agent_status_check+0x4c>)
 800209a:	781b      	ldrb	r3, [r3, #0]
 800209c:	2b04      	cmp	r3, #4
 800209e:	d81c      	bhi.n	80020da <uros_agent_status_check+0x46>
 80020a0:	a201      	add	r2, pc, #4	@ (adr r2, 80020a8 <uros_agent_status_check+0x14>)
 80020a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020a6:	bf00      	nop
 80020a8:	080020bd 	.word	0x080020bd
 80020ac:	080020c3 	.word	0x080020c3
 80020b0:	080020c9 	.word	0x080020c9
 80020b4:	080020cf 	.word	0x080020cf
 80020b8:	080020d5 	.word	0x080020d5
    case AGENT_WAITING:
      handle_state_agent_waiting();
 80020bc:	f000 f812 	bl	80020e4 <handle_state_agent_waiting>
      break;
 80020c0:	e00c      	b.n	80020dc <uros_agent_status_check+0x48>
    case AGENT_AVAILABLE:
      handle_state_agent_available();
 80020c2:	f000 f821 	bl	8002108 <handle_state_agent_available>
      break;
 80020c6:	e009      	b.n	80020dc <uros_agent_status_check+0x48>
    case AGENT_CONNECTED:
      handle_state_agent_connected();
 80020c8:	f000 f82a 	bl	8002120 <handle_state_agent_connected>
      break;
 80020cc:	e006      	b.n	80020dc <uros_agent_status_check+0x48>
    case AGENT_TRYING:
      handle_state_agent_trying();
 80020ce:	f000 f859 	bl	8002184 <handle_state_agent_trying>
      break;
 80020d2:	e003      	b.n	80020dc <uros_agent_status_check+0x48>
    case AGENT_DISCONNECTED:
      handle_state_agent_disconnected();
 80020d4:	f000 f880 	bl	80021d8 <handle_state_agent_disconnected>
      break;
 80020d8:	e000      	b.n	80020dc <uros_agent_status_check+0x48>
    default:
      break;
 80020da:	bf00      	nop
  }
}
 80020dc:	bf00      	nop
 80020de:	bd80      	pop	{r7, pc}
 80020e0:	20000348 	.word	0x20000348

080020e4 <handle_state_agent_waiting>:

void handle_state_agent_waiting(void) {
 80020e4:	b580      	push	{r7, lr}
 80020e6:	af00      	add	r7, sp, #0
  status = (rmw_uros_ping_agent(100, 10) == RMW_RET_OK) ? AGENT_AVAILABLE : AGENT_WAITING;
 80020e8:	210a      	movs	r1, #10
 80020ea:	2064      	movs	r0, #100	@ 0x64
 80020ec:	f00b fbd8 	bl	800d8a0 <rmw_uros_ping_agent>
 80020f0:	4603      	mov	r3, r0
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d101      	bne.n	80020fa <handle_state_agent_waiting+0x16>
 80020f6:	2201      	movs	r2, #1
 80020f8:	e000      	b.n	80020fc <handle_state_agent_waiting+0x18>
 80020fa:	2200      	movs	r2, #0
 80020fc:	4b01      	ldr	r3, [pc, #4]	@ (8002104 <handle_state_agent_waiting+0x20>)
 80020fe:	701a      	strb	r2, [r3, #0]
}
 8002100:	bf00      	nop
 8002102:	bd80      	pop	{r7, pc}
 8002104:	20000348 	.word	0x20000348

08002108 <handle_state_agent_available>:
void handle_state_agent_available(void) {
 8002108:	b580      	push	{r7, lr}
 800210a:	af00      	add	r7, sp, #0
  uros_create_entities();
 800210c:	f000 f870 	bl	80021f0 <uros_create_entities>
  status = AGENT_CONNECTED;
 8002110:	4b02      	ldr	r3, [pc, #8]	@ (800211c <handle_state_agent_available+0x14>)
 8002112:	2202      	movs	r2, #2
 8002114:	701a      	strb	r2, [r3, #0]
}
 8002116:	bf00      	nop
 8002118:	bd80      	pop	{r7, pc}
 800211a:	bf00      	nop
 800211c:	20000348 	.word	0x20000348

08002120 <handle_state_agent_connected>:
void handle_state_agent_connected(void) {
 8002120:	b580      	push	{r7, lr}
 8002122:	af00      	add	r7, sp, #0
  if(rmw_uros_ping_agent(20, 5) == RMW_RET_OK){
 8002124:	2105      	movs	r1, #5
 8002126:	2014      	movs	r0, #20
 8002128:	f00b fbba 	bl	800d8a0 <rmw_uros_ping_agent>
 800212c:	4603      	mov	r3, r0
 800212e:	2b00      	cmp	r3, #0
 8002130:	bf0c      	ite	eq
 8002132:	2301      	moveq	r3, #1
 8002134:	2300      	movne	r3, #0
 8002136:	b2db      	uxtb	r3, r3
 8002138:	2b00      	cmp	r3, #0
 800213a:	d009      	beq.n	8002150 <handle_state_agent_connected+0x30>
    rclc_executor_spin_some(&executor, RCL_MS_TO_NS(50));
 800213c:	a30f      	add	r3, pc, #60	@ (adr r3, 800217c <handle_state_agent_connected+0x5c>)
 800213e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002142:	480b      	ldr	r0, [pc, #44]	@ (8002170 <handle_state_agent_connected+0x50>)
 8002144:	f00a fe3a 	bl	800cdbc <rclc_executor_spin_some>
    ping_fail_count = 0; // Reset ping fail count
 8002148:	4b0a      	ldr	r3, [pc, #40]	@ (8002174 <handle_state_agent_connected+0x54>)
 800214a:	2200      	movs	r2, #0
 800214c:	601a      	str	r2, [r3, #0]
    ping_fail_count++;
    if(ping_fail_count >= MAX_PING_FAIL_COUNT){
      status = AGENT_TRYING;
    }
  }
}
 800214e:	e00b      	b.n	8002168 <handle_state_agent_connected+0x48>
    ping_fail_count++;
 8002150:	4b08      	ldr	r3, [pc, #32]	@ (8002174 <handle_state_agent_connected+0x54>)
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	3301      	adds	r3, #1
 8002156:	4a07      	ldr	r2, [pc, #28]	@ (8002174 <handle_state_agent_connected+0x54>)
 8002158:	6013      	str	r3, [r2, #0]
    if(ping_fail_count >= MAX_PING_FAIL_COUNT){
 800215a:	4b06      	ldr	r3, [pc, #24]	@ (8002174 <handle_state_agent_connected+0x54>)
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	2b04      	cmp	r3, #4
 8002160:	dd02      	ble.n	8002168 <handle_state_agent_connected+0x48>
      status = AGENT_TRYING;
 8002162:	4b05      	ldr	r3, [pc, #20]	@ (8002178 <handle_state_agent_connected+0x58>)
 8002164:	2203      	movs	r2, #3
 8002166:	701a      	strb	r2, [r3, #0]
}
 8002168:	bf00      	nop
 800216a:	bd80      	pop	{r7, pc}
 800216c:	f3af 8000 	nop.w
 8002170:	200002c0 	.word	0x200002c0
 8002174:	2000034c 	.word	0x2000034c
 8002178:	20000348 	.word	0x20000348
 800217c:	02faf080 	.word	0x02faf080
 8002180:	00000000 	.word	0x00000000

08002184 <handle_state_agent_trying>:
void handle_state_agent_trying(void) {
 8002184:	b580      	push	{r7, lr}
 8002186:	af00      	add	r7, sp, #0
  if(rmw_uros_ping_agent(50, 10) == RMW_RET_OK){
 8002188:	210a      	movs	r1, #10
 800218a:	2032      	movs	r0, #50	@ 0x32
 800218c:	f00b fb88 	bl	800d8a0 <rmw_uros_ping_agent>
 8002190:	4603      	mov	r3, r0
 8002192:	2b00      	cmp	r3, #0
 8002194:	bf0c      	ite	eq
 8002196:	2301      	moveq	r3, #1
 8002198:	2300      	movne	r3, #0
 800219a:	b2db      	uxtb	r3, r3
 800219c:	2b00      	cmp	r3, #0
 800219e:	d006      	beq.n	80021ae <handle_state_agent_trying+0x2a>
    status = AGENT_CONNECTED;
 80021a0:	4b0b      	ldr	r3, [pc, #44]	@ (80021d0 <handle_state_agent_trying+0x4c>)
 80021a2:	2202      	movs	r2, #2
 80021a4:	701a      	strb	r2, [r3, #0]
    ping_fail_count = 0; // Reset ping fail count
 80021a6:	4b0b      	ldr	r3, [pc, #44]	@ (80021d4 <handle_state_agent_trying+0x50>)
 80021a8:	2200      	movs	r2, #0
 80021aa:	601a      	str	r2, [r3, #0]
    if(ping_fail_count >= MAX_PING_FAIL_COUNT){
      status = AGENT_DISCONNECTED;
      ping_fail_count = 0;
    }
  }
}
 80021ac:	e00e      	b.n	80021cc <handle_state_agent_trying+0x48>
    ping_fail_count++;
 80021ae:	4b09      	ldr	r3, [pc, #36]	@ (80021d4 <handle_state_agent_trying+0x50>)
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	3301      	adds	r3, #1
 80021b4:	4a07      	ldr	r2, [pc, #28]	@ (80021d4 <handle_state_agent_trying+0x50>)
 80021b6:	6013      	str	r3, [r2, #0]
    if(ping_fail_count >= MAX_PING_FAIL_COUNT){
 80021b8:	4b06      	ldr	r3, [pc, #24]	@ (80021d4 <handle_state_agent_trying+0x50>)
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	2b04      	cmp	r3, #4
 80021be:	dd05      	ble.n	80021cc <handle_state_agent_trying+0x48>
      status = AGENT_DISCONNECTED;
 80021c0:	4b03      	ldr	r3, [pc, #12]	@ (80021d0 <handle_state_agent_trying+0x4c>)
 80021c2:	2204      	movs	r2, #4
 80021c4:	701a      	strb	r2, [r3, #0]
      ping_fail_count = 0;
 80021c6:	4b03      	ldr	r3, [pc, #12]	@ (80021d4 <handle_state_agent_trying+0x50>)
 80021c8:	2200      	movs	r2, #0
 80021ca:	601a      	str	r2, [r3, #0]
}
 80021cc:	bf00      	nop
 80021ce:	bd80      	pop	{r7, pc}
 80021d0:	20000348 	.word	0x20000348
 80021d4:	2000034c 	.word	0x2000034c

080021d8 <handle_state_agent_disconnected>:
void handle_state_agent_disconnected(void) {
 80021d8:	b580      	push	{r7, lr}
 80021da:	af00      	add	r7, sp, #0
  uros_destroy_entities();
 80021dc:	f000 f8a0 	bl	8002320 <uros_destroy_entities>
  status = AGENT_WAITING;
 80021e0:	4b02      	ldr	r3, [pc, #8]	@ (80021ec <handle_state_agent_disconnected+0x14>)
 80021e2:	2200      	movs	r2, #0
 80021e4:	701a      	strb	r2, [r3, #0]
}
 80021e6:	bf00      	nop
 80021e8:	bd80      	pop	{r7, pc}
 80021ea:	bf00      	nop
 80021ec:	20000348 	.word	0x20000348

080021f0 <uros_create_entities>:


void uros_create_entities(void) {
 80021f0:	b5b0      	push	{r4, r5, r7, lr}
 80021f2:	b088      	sub	sp, #32
 80021f4:	af02      	add	r7, sp, #8
  allocator = rcl_get_default_allocator();
 80021f6:	4c3a      	ldr	r4, [pc, #232]	@ (80022e0 <uros_create_entities+0xf0>)
 80021f8:	463b      	mov	r3, r7
 80021fa:	4618      	mov	r0, r3
 80021fc:	f00a ff7e 	bl	800d0fc <rcutils_get_default_allocator>
 8002200:	4625      	mov	r5, r4
 8002202:	463c      	mov	r4, r7
 8002204:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002206:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002208:	6823      	ldr	r3, [r4, #0]
 800220a:	602b      	str	r3, [r5, #0]

  init_options = rcl_get_zero_initialized_init_options();
 800220c:	f008 ff6e 	bl	800b0ec <rcl_get_zero_initialized_init_options>
 8002210:	4603      	mov	r3, r0
 8002212:	4a34      	ldr	r2, [pc, #208]	@ (80022e4 <uros_create_entities+0xf4>)
 8002214:	6013      	str	r3, [r2, #0]
  rcl_init_options_init(&init_options, allocator);
 8002216:	4b32      	ldr	r3, [pc, #200]	@ (80022e0 <uros_create_entities+0xf0>)
 8002218:	466c      	mov	r4, sp
 800221a:	f103 020c 	add.w	r2, r3, #12
 800221e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002222:	e884 0003 	stmia.w	r4, {r0, r1}
 8002226:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002228:	482e      	ldr	r0, [pc, #184]	@ (80022e4 <uros_create_entities+0xf4>)
 800222a:	f008 ff61 	bl	800b0f0 <rcl_init_options_init>
  rcl_init_options_set_domain_id(&init_options, DOMAIN_ID);
 800222e:	2100      	movs	r1, #0
 8002230:	482c      	ldr	r0, [pc, #176]	@ (80022e4 <uros_create_entities+0xf4>)
 8002232:	f009 f859 	bl	800b2e8 <rcl_init_options_set_domain_id>

  rclc_support_init_with_options(&support, 0, NULL, &init_options, &allocator); // Initialize support structure
 8002236:	4b2a      	ldr	r3, [pc, #168]	@ (80022e0 <uros_create_entities+0xf0>)
 8002238:	9300      	str	r3, [sp, #0]
 800223a:	4b2a      	ldr	r3, [pc, #168]	@ (80022e4 <uros_create_entities+0xf4>)
 800223c:	2200      	movs	r2, #0
 800223e:	2100      	movs	r1, #0
 8002240:	4829      	ldr	r0, [pc, #164]	@ (80022e8 <uros_create_entities+0xf8>)
 8002242:	f00a fdf5 	bl	800ce30 <rclc_support_init_with_options>

  rcl_init_options_fini(&init_options);
 8002246:	4827      	ldr	r0, [pc, #156]	@ (80022e4 <uros_create_entities+0xf4>)
 8002248:	f008 ffb8 	bl	800b1bc <rcl_init_options_fini>
  
  rclc_node_init_default(&node, NODE_NAME, "", &support);                       // Initialize node
 800224c:	4b26      	ldr	r3, [pc, #152]	@ (80022e8 <uros_create_entities+0xf8>)
 800224e:	4a27      	ldr	r2, [pc, #156]	@ (80022ec <uros_create_entities+0xfc>)
 8002250:	4927      	ldr	r1, [pc, #156]	@ (80022f0 <uros_create_entities+0x100>)
 8002252:	4828      	ldr	r0, [pc, #160]	@ (80022f4 <uros_create_entities+0x104>)
 8002254:	f00a fe4a 	bl	800ceec <rclc_node_init_default>

  rclc_publisher_init_default(                                                  // Initialize publisher for pose
 8002258:	f00c fe9e 	bl	800ef98 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int32>
 800225c:	4602      	mov	r2, r0
 800225e:	4b26      	ldr	r3, [pc, #152]	@ (80022f8 <uros_create_entities+0x108>)
 8002260:	4924      	ldr	r1, [pc, #144]	@ (80022f4 <uros_create_entities+0x104>)
 8002262:	4826      	ldr	r0, [pc, #152]	@ (80022fc <uros_create_entities+0x10c>)
 8002264:	f00a fe7e 	bl	800cf64 <rclc_publisher_init_default>
    &arm_pub,
    &node,
    ROSIDL_GET_MSG_TYPE_SUPPORT(std_msgs, msg, Int32),
    "robot/arm_status");
  arm_msg.data = -1;
 8002268:	4b25      	ldr	r3, [pc, #148]	@ (8002300 <uros_create_entities+0x110>)
 800226a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800226e:	601a      	str	r2, [r3, #0]

  rmw_uros_set_publisher_session_timeout(                                       // Set session timeout for publisher
 8002270:	4822      	ldr	r0, [pc, #136]	@ (80022fc <uros_create_entities+0x10c>)
 8002272:	f009 fb31 	bl	800b8d8 <rcl_publisher_get_rmw_handle>
 8002276:	4603      	mov	r3, r0
 8002278:	210a      	movs	r1, #10
 800227a:	4618      	mov	r0, r3
 800227c:	f00c fb02 	bl	800e884 <rmw_uros_set_publisher_session_timeout>
    rcl_publisher_get_rmw_handle(&arm_pub),
    10);

  rclc_subscription_init_default(                                               // Initialize subscriber for arm command
 8002280:	f00c fe8a 	bl	800ef98 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int32>
 8002284:	4602      	mov	r2, r0
 8002286:	4b1f      	ldr	r3, [pc, #124]	@ (8002304 <uros_create_entities+0x114>)
 8002288:	491a      	ldr	r1, [pc, #104]	@ (80022f4 <uros_create_entities+0x104>)
 800228a:	481f      	ldr	r0, [pc, #124]	@ (8002308 <uros_create_entities+0x118>)
 800228c:	f00a fe9e 	bl	800cfcc <rclc_subscription_init_default>
    &cmd_arm_sub,
    &node,
    ROSIDL_GET_MSG_TYPE_SUPPORT(std_msgs, msg, Int32),
    "robot/cmd_arm");
  cmd_arm_msg.data = -1;
 8002290:	4b1e      	ldr	r3, [pc, #120]	@ (800230c <uros_create_entities+0x11c>)
 8002292:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002296:	601a      	str	r2, [r3, #0]

  rclc_timer_init_default(                                                      // Initialize timer for publishing pose
 8002298:	4b1d      	ldr	r3, [pc, #116]	@ (8002310 <uros_create_entities+0x120>)
 800229a:	9300      	str	r3, [sp, #0]
 800229c:	a30e      	add	r3, pc, #56	@ (adr r3, 80022d8 <uros_create_entities+0xe8>)
 800229e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022a2:	4911      	ldr	r1, [pc, #68]	@ (80022e8 <uros_create_entities+0xf8>)
 80022a4:	481b      	ldr	r0, [pc, #108]	@ (8002314 <uros_create_entities+0x124>)
 80022a6:	f00a fec5 	bl	800d034 <rclc_timer_init_default>
    &pub_timer,
    &support,
    RCL_MS_TO_NS(100),
    pub_timer_cb);

  rclc_executor_init(&executor, &support.context, 2, &allocator);               // Create executor (1 timer + 2 subscriptions)
 80022aa:	4b0d      	ldr	r3, [pc, #52]	@ (80022e0 <uros_create_entities+0xf0>)
 80022ac:	2202      	movs	r2, #2
 80022ae:	490e      	ldr	r1, [pc, #56]	@ (80022e8 <uros_create_entities+0xf8>)
 80022b0:	4819      	ldr	r0, [pc, #100]	@ (8002318 <uros_create_entities+0x128>)
 80022b2:	f00a fa95 	bl	800c7e0 <rclc_executor_init>
  rclc_executor_add_subscription(&executor, &cmd_arm_sub, &cmd_arm_msg, &cmd_arm_sub_cb, ON_NEW_DATA); // Add arm subscriber to executor
 80022b6:	2300      	movs	r3, #0
 80022b8:	9300      	str	r3, [sp, #0]
 80022ba:	4b18      	ldr	r3, [pc, #96]	@ (800231c <uros_create_entities+0x12c>)
 80022bc:	4a13      	ldr	r2, [pc, #76]	@ (800230c <uros_create_entities+0x11c>)
 80022be:	4912      	ldr	r1, [pc, #72]	@ (8002308 <uros_create_entities+0x118>)
 80022c0:	4815      	ldr	r0, [pc, #84]	@ (8002318 <uros_create_entities+0x128>)
 80022c2:	f00a fb31 	bl	800c928 <rclc_executor_add_subscription>
  rclc_executor_add_timer(&executor, &pub_timer); // Add pose publisher timer to executor
 80022c6:	4913      	ldr	r1, [pc, #76]	@ (8002314 <uros_create_entities+0x124>)
 80022c8:	4813      	ldr	r0, [pc, #76]	@ (8002318 <uros_create_entities+0x128>)
 80022ca:	f00a fb61 	bl	800c990 <rclc_executor_add_timer>
}
 80022ce:	bf00      	nop
 80022d0:	3718      	adds	r7, #24
 80022d2:	46bd      	mov	sp, r7
 80022d4:	bdb0      	pop	{r4, r5, r7, pc}
 80022d6:	bf00      	nop
 80022d8:	05f5e100 	.word	0x05f5e100
 80022dc:	00000000 	.word	0x00000000
 80022e0:	200002a0 	.word	0x200002a0
 80022e4:	200002bc 	.word	0x200002bc
 80022e8:	2000026c 	.word	0x2000026c
 80022ec:	08019970 	.word	0x08019970
 80022f0:	08019974 	.word	0x08019974
 80022f4:	200002b4 	.word	0x200002b4
 80022f8:	08019984 	.word	0x08019984
 80022fc:	20000258 	.word	0x20000258
 8002300:	2000025c 	.word	0x2000025c
 8002304:	08019998 	.word	0x08019998
 8002308:	20000260 	.word	0x20000260
 800230c:	20000264 	.word	0x20000264
 8002310:	080023b1 	.word	0x080023b1
 8002314:	20000268 	.word	0x20000268
 8002318:	200002c0 	.word	0x200002c0
 800231c:	08002381 	.word	0x08002381

08002320 <uros_destroy_entities>:
void uros_destroy_entities(void) {
 8002320:	b580      	push	{r7, lr}
 8002322:	b082      	sub	sp, #8
 8002324:	af00      	add	r7, sp, #0
  rmw_context_t* rmw_context = rcl_context_get_rmw_context(&support.context);
 8002326:	4810      	ldr	r0, [pc, #64]	@ (8002368 <uros_destroy_entities+0x48>)
 8002328:	f008 fe66 	bl	800aff8 <rcl_context_get_rmw_context>
 800232c:	6078      	str	r0, [r7, #4]
  (void) rmw_uros_set_context_entity_destroy_session_timeout(rmw_context, 0);
 800232e:	2100      	movs	r1, #0
 8002330:	6878      	ldr	r0, [r7, #4]
 8002332:	f00c faaf 	bl	800e894 <rmw_uros_set_context_entity_destroy_session_timeout>

  // Destroy publisher
  rcl_publisher_fini(&arm_pub, &node);
 8002336:	490d      	ldr	r1, [pc, #52]	@ (800236c <uros_destroy_entities+0x4c>)
 8002338:	480d      	ldr	r0, [pc, #52]	@ (8002370 <uros_destroy_entities+0x50>)
 800233a:	f009 fa4f 	bl	800b7dc <rcl_publisher_fini>

  // Destroy subscription
  rcl_subscription_fini(&cmd_arm_sub, &node);
 800233e:	490b      	ldr	r1, [pc, #44]	@ (800236c <uros_destroy_entities+0x4c>)
 8002340:	480c      	ldr	r0, [pc, #48]	@ (8002374 <uros_destroy_entities+0x54>)
 8002342:	f009 fb9f 	bl	800ba84 <rcl_subscription_fini>

  // Destroy timer
  rcl_timer_fini(&pub_timer);
 8002346:	480c      	ldr	r0, [pc, #48]	@ (8002378 <uros_destroy_entities+0x58>)
 8002348:	f009 fdd0 	bl	800beec <rcl_timer_fini>

  // Destroy executor
  rclc_executor_fini(&executor);
 800234c:	480b      	ldr	r0, [pc, #44]	@ (800237c <uros_destroy_entities+0x5c>)
 800234e:	f00a fab7 	bl	800c8c0 <rclc_executor_fini>

  // Destroy node
  rcl_node_fini(&node);
 8002352:	4806      	ldr	r0, [pc, #24]	@ (800236c <uros_destroy_entities+0x4c>)
 8002354:	f009 f920 	bl	800b598 <rcl_node_fini>
  rclc_support_fini(&support);
 8002358:	4803      	ldr	r0, [pc, #12]	@ (8002368 <uros_destroy_entities+0x48>)
 800235a:	f00a fd9d 	bl	800ce98 <rclc_support_fini>
}
 800235e:	bf00      	nop
 8002360:	3708      	adds	r7, #8
 8002362:	46bd      	mov	sp, r7
 8002364:	bd80      	pop	{r7, pc}
 8002366:	bf00      	nop
 8002368:	2000026c 	.word	0x2000026c
 800236c:	200002b4 	.word	0x200002b4
 8002370:	20000258 	.word	0x20000258
 8002374:	20000260 	.word	0x20000260
 8002378:	20000268 	.word	0x20000268
 800237c:	200002c0 	.word	0x200002c0

08002380 <cmd_arm_sub_cb>:


void cmd_arm_sub_cb(const void* msgin) {
 8002380:	b580      	push	{r7, lr}
 8002382:	b084      	sub	sp, #16
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
  const std_msgs__msg__Int32 * msg = (const std_msgs__msg__Int32 *)msgin;
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	60fb      	str	r3, [r7, #12]
  cmd_arm_msg = *msg;
 800238c:	4a06      	ldr	r2, [pc, #24]	@ (80023a8 <cmd_arm_sub_cb+0x28>)
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	6013      	str	r3, [r2, #0]
  mission_type = cmd_arm_msg.data;
 8002394:	4b04      	ldr	r3, [pc, #16]	@ (80023a8 <cmd_arm_sub_cb+0x28>)
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	4a04      	ldr	r2, [pc, #16]	@ (80023ac <cmd_arm_sub_cb+0x2c>)
 800239a:	6013      	str	r3, [r2, #0]
  mission_ctrl();
 800239c:	f7ff fb9a 	bl	8001ad4 <mission_ctrl>
}
 80023a0:	bf00      	nop
 80023a2:	3710      	adds	r7, #16
 80023a4:	46bd      	mov	sp, r7
 80023a6:	bd80      	pop	{r7, pc}
 80023a8:	20000264 	.word	0x20000264
 80023ac:	20000248 	.word	0x20000248

080023b0 <pub_timer_cb>:

void pub_timer_cb(rcl_timer_t * timer, int64_t last_call_time){
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b084      	sub	sp, #16
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	60f8      	str	r0, [r7, #12]
 80023b8:	e9c7 2300 	strd	r2, r3, [r7]
  arm_msg.data = mission_status;
 80023bc:	4b06      	ldr	r3, [pc, #24]	@ (80023d8 <pub_timer_cb+0x28>)
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	4a06      	ldr	r2, [pc, #24]	@ (80023dc <pub_timer_cb+0x2c>)
 80023c2:	6013      	str	r3, [r2, #0]
	rcl_publish(&arm_pub, &arm_msg, NULL);
 80023c4:	2200      	movs	r2, #0
 80023c6:	4905      	ldr	r1, [pc, #20]	@ (80023dc <pub_timer_cb+0x2c>)
 80023c8:	4805      	ldr	r0, [pc, #20]	@ (80023e0 <pub_timer_cb+0x30>)
 80023ca:	f009 fa61 	bl	800b890 <rcl_publish>
}
 80023ce:	bf00      	nop
 80023d0:	3710      	adds	r7, #16
 80023d2:	46bd      	mov	sp, r7
 80023d4:	bd80      	pop	{r7, pc}
 80023d6:	bf00      	nop
 80023d8:	20000250 	.word	0x20000250
 80023dc:	2000025c 	.word	0x2000025c
 80023e0:	20000258 	.word	0x20000258

080023e4 <pvPortMallocMicroROS>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMallocMicroROS( size_t xWantedSize )
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b08a      	sub	sp, #40	@ 0x28
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80023ec:	2300      	movs	r3, #0
 80023ee:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80023f0:	f007 f958 	bl	80096a4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80023f4:	4b5a      	ldr	r3, [pc, #360]	@ (8002560 <pvPortMallocMicroROS+0x17c>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d101      	bne.n	8002400 <pvPortMallocMicroROS+0x1c>
		{
			prvHeapInit();
 80023fc:	f000 f986 	bl	800270c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8002400:	4b58      	ldr	r3, [pc, #352]	@ (8002564 <pvPortMallocMicroROS+0x180>)
 8002402:	681a      	ldr	r2, [r3, #0]
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	4013      	ands	r3, r2
 8002408:	2b00      	cmp	r3, #0
 800240a:	f040 8090 	bne.w	800252e <pvPortMallocMicroROS+0x14a>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	2b00      	cmp	r3, #0
 8002412:	d01e      	beq.n	8002452 <pvPortMallocMicroROS+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8002414:	2208      	movs	r2, #8
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	4413      	add	r3, r2
 800241a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	f003 0307 	and.w	r3, r3, #7
 8002422:	2b00      	cmp	r3, #0
 8002424:	d015      	beq.n	8002452 <pvPortMallocMicroROS+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	f023 0307 	bic.w	r3, r3, #7
 800242c:	3308      	adds	r3, #8
 800242e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	f003 0307 	and.w	r3, r3, #7
 8002436:	2b00      	cmp	r3, #0
 8002438:	d00b      	beq.n	8002452 <pvPortMallocMicroROS+0x6e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800243a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800243e:	f383 8811 	msr	BASEPRI, r3
 8002442:	f3bf 8f6f 	isb	sy
 8002446:	f3bf 8f4f 	dsb	sy
 800244a:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800244c:	bf00      	nop
 800244e:	bf00      	nop
 8002450:	e7fd      	b.n	800244e <pvPortMallocMicroROS+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	2b00      	cmp	r3, #0
 8002456:	d06a      	beq.n	800252e <pvPortMallocMicroROS+0x14a>
 8002458:	4b43      	ldr	r3, [pc, #268]	@ (8002568 <pvPortMallocMicroROS+0x184>)
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	687a      	ldr	r2, [r7, #4]
 800245e:	429a      	cmp	r2, r3
 8002460:	d865      	bhi.n	800252e <pvPortMallocMicroROS+0x14a>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8002462:	4b42      	ldr	r3, [pc, #264]	@ (800256c <pvPortMallocMicroROS+0x188>)
 8002464:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8002466:	4b41      	ldr	r3, [pc, #260]	@ (800256c <pvPortMallocMicroROS+0x188>)
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800246c:	e004      	b.n	8002478 <pvPortMallocMicroROS+0x94>
				{
					pxPreviousBlock = pxBlock;
 800246e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002470:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8002472:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8002478:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800247a:	685b      	ldr	r3, [r3, #4]
 800247c:	687a      	ldr	r2, [r7, #4]
 800247e:	429a      	cmp	r2, r3
 8002480:	d903      	bls.n	800248a <pvPortMallocMicroROS+0xa6>
 8002482:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	2b00      	cmp	r3, #0
 8002488:	d1f1      	bne.n	800246e <pvPortMallocMicroROS+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800248a:	4b35      	ldr	r3, [pc, #212]	@ (8002560 <pvPortMallocMicroROS+0x17c>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002490:	429a      	cmp	r2, r3
 8002492:	d04c      	beq.n	800252e <pvPortMallocMicroROS+0x14a>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8002494:	6a3b      	ldr	r3, [r7, #32]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	2208      	movs	r2, #8
 800249a:	4413      	add	r3, r2
 800249c:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800249e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024a0:	681a      	ldr	r2, [r3, #0]
 80024a2:	6a3b      	ldr	r3, [r7, #32]
 80024a4:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80024a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024a8:	685a      	ldr	r2, [r3, #4]
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	1ad2      	subs	r2, r2, r3
 80024ae:	2308      	movs	r3, #8
 80024b0:	005b      	lsls	r3, r3, #1
 80024b2:	429a      	cmp	r2, r3
 80024b4:	d920      	bls.n	80024f8 <pvPortMallocMicroROS+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80024b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	4413      	add	r3, r2
 80024bc:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80024be:	69bb      	ldr	r3, [r7, #24]
 80024c0:	f003 0307 	and.w	r3, r3, #7
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d00b      	beq.n	80024e0 <pvPortMallocMicroROS+0xfc>
	__asm volatile
 80024c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80024cc:	f383 8811 	msr	BASEPRI, r3
 80024d0:	f3bf 8f6f 	isb	sy
 80024d4:	f3bf 8f4f 	dsb	sy
 80024d8:	613b      	str	r3, [r7, #16]
}
 80024da:	bf00      	nop
 80024dc:	bf00      	nop
 80024de:	e7fd      	b.n	80024dc <pvPortMallocMicroROS+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80024e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024e2:	685a      	ldr	r2, [r3, #4]
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	1ad2      	subs	r2, r2, r3
 80024e8:	69bb      	ldr	r3, [r7, #24]
 80024ea:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80024ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024ee:	687a      	ldr	r2, [r7, #4]
 80024f0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80024f2:	69b8      	ldr	r0, [r7, #24]
 80024f4:	f000 f96c 	bl	80027d0 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80024f8:	4b1b      	ldr	r3, [pc, #108]	@ (8002568 <pvPortMallocMicroROS+0x184>)
 80024fa:	681a      	ldr	r2, [r3, #0]
 80024fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024fe:	685b      	ldr	r3, [r3, #4]
 8002500:	1ad3      	subs	r3, r2, r3
 8002502:	4a19      	ldr	r2, [pc, #100]	@ (8002568 <pvPortMallocMicroROS+0x184>)
 8002504:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8002506:	4b18      	ldr	r3, [pc, #96]	@ (8002568 <pvPortMallocMicroROS+0x184>)
 8002508:	681a      	ldr	r2, [r3, #0]
 800250a:	4b19      	ldr	r3, [pc, #100]	@ (8002570 <pvPortMallocMicroROS+0x18c>)
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	429a      	cmp	r2, r3
 8002510:	d203      	bcs.n	800251a <pvPortMallocMicroROS+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8002512:	4b15      	ldr	r3, [pc, #84]	@ (8002568 <pvPortMallocMicroROS+0x184>)
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	4a16      	ldr	r2, [pc, #88]	@ (8002570 <pvPortMallocMicroROS+0x18c>)
 8002518:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800251a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800251c:	685a      	ldr	r2, [r3, #4]
 800251e:	4b11      	ldr	r3, [pc, #68]	@ (8002564 <pvPortMallocMicroROS+0x180>)
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	431a      	orrs	r2, r3
 8002524:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002526:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8002528:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800252a:	2200      	movs	r2, #0
 800252c:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800252e:	f007 f8c7 	bl	80096c0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8002532:	69fb      	ldr	r3, [r7, #28]
 8002534:	f003 0307 	and.w	r3, r3, #7
 8002538:	2b00      	cmp	r3, #0
 800253a:	d00b      	beq.n	8002554 <pvPortMallocMicroROS+0x170>
	__asm volatile
 800253c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002540:	f383 8811 	msr	BASEPRI, r3
 8002544:	f3bf 8f6f 	isb	sy
 8002548:	f3bf 8f4f 	dsb	sy
 800254c:	60fb      	str	r3, [r7, #12]
}
 800254e:	bf00      	nop
 8002550:	bf00      	nop
 8002552:	e7fd      	b.n	8002550 <pvPortMallocMicroROS+0x16c>
	return pvReturn;
 8002554:	69fb      	ldr	r3, [r7, #28]
}
 8002556:	4618      	mov	r0, r3
 8002558:	3728      	adds	r7, #40	@ 0x28
 800255a:	46bd      	mov	sp, r7
 800255c:	bd80      	pop	{r7, pc}
 800255e:	bf00      	nop
 8002560:	20003f58 	.word	0x20003f58
 8002564:	20003f64 	.word	0x20003f64
 8002568:	20003f5c 	.word	0x20003f5c
 800256c:	20003f50 	.word	0x20003f50
 8002570:	20003f60 	.word	0x20003f60

08002574 <vPortFreeMicroROS>:
/*-----------------------------------------------------------*/

void vPortFreeMicroROS( void *pv )
{
 8002574:	b580      	push	{r7, lr}
 8002576:	b086      	sub	sp, #24
 8002578:	af00      	add	r7, sp, #0
 800257a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	2b00      	cmp	r3, #0
 8002584:	d04a      	beq.n	800261c <vPortFreeMicroROS+0xa8>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8002586:	2308      	movs	r3, #8
 8002588:	425b      	negs	r3, r3
 800258a:	697a      	ldr	r2, [r7, #20]
 800258c:	4413      	add	r3, r2
 800258e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8002590:	697b      	ldr	r3, [r7, #20]
 8002592:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8002594:	693b      	ldr	r3, [r7, #16]
 8002596:	685a      	ldr	r2, [r3, #4]
 8002598:	4b22      	ldr	r3, [pc, #136]	@ (8002624 <vPortFreeMicroROS+0xb0>)
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	4013      	ands	r3, r2
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d10b      	bne.n	80025ba <vPortFreeMicroROS+0x46>
	__asm volatile
 80025a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80025a6:	f383 8811 	msr	BASEPRI, r3
 80025aa:	f3bf 8f6f 	isb	sy
 80025ae:	f3bf 8f4f 	dsb	sy
 80025b2:	60fb      	str	r3, [r7, #12]
}
 80025b4:	bf00      	nop
 80025b6:	bf00      	nop
 80025b8:	e7fd      	b.n	80025b6 <vPortFreeMicroROS+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80025ba:	693b      	ldr	r3, [r7, #16]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d00b      	beq.n	80025da <vPortFreeMicroROS+0x66>
	__asm volatile
 80025c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80025c6:	f383 8811 	msr	BASEPRI, r3
 80025ca:	f3bf 8f6f 	isb	sy
 80025ce:	f3bf 8f4f 	dsb	sy
 80025d2:	60bb      	str	r3, [r7, #8]
}
 80025d4:	bf00      	nop
 80025d6:	bf00      	nop
 80025d8:	e7fd      	b.n	80025d6 <vPortFreeMicroROS+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80025da:	693b      	ldr	r3, [r7, #16]
 80025dc:	685a      	ldr	r2, [r3, #4]
 80025de:	4b11      	ldr	r3, [pc, #68]	@ (8002624 <vPortFreeMicroROS+0xb0>)
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	4013      	ands	r3, r2
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d019      	beq.n	800261c <vPortFreeMicroROS+0xa8>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80025e8:	693b      	ldr	r3, [r7, #16]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d115      	bne.n	800261c <vPortFreeMicroROS+0xa8>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80025f0:	693b      	ldr	r3, [r7, #16]
 80025f2:	685a      	ldr	r2, [r3, #4]
 80025f4:	4b0b      	ldr	r3, [pc, #44]	@ (8002624 <vPortFreeMicroROS+0xb0>)
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	43db      	mvns	r3, r3
 80025fa:	401a      	ands	r2, r3
 80025fc:	693b      	ldr	r3, [r7, #16]
 80025fe:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8002600:	f007 f850 	bl	80096a4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8002604:	693b      	ldr	r3, [r7, #16]
 8002606:	685a      	ldr	r2, [r3, #4]
 8002608:	4b07      	ldr	r3, [pc, #28]	@ (8002628 <vPortFreeMicroROS+0xb4>)
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	4413      	add	r3, r2
 800260e:	4a06      	ldr	r2, [pc, #24]	@ (8002628 <vPortFreeMicroROS+0xb4>)
 8002610:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8002612:	6938      	ldr	r0, [r7, #16]
 8002614:	f000 f8dc 	bl	80027d0 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8002618:	f007 f852 	bl	80096c0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800261c:	bf00      	nop
 800261e:	3718      	adds	r7, #24
 8002620:	46bd      	mov	sp, r7
 8002622:	bd80      	pop	{r7, pc}
 8002624:	20003f64 	.word	0x20003f64
 8002628:	20003f5c 	.word	0x20003f5c

0800262c <getBlockSize>:
/*-----------------------------------------------------------*/

/*-----------------------------------------------------------*/
size_t getBlockSize( void *pv )
{
 800262c:	b480      	push	{r7}
 800262e:	b087      	sub	sp, #28
 8002630:	af00      	add	r7, sp, #0
 8002632:	6078      	str	r0, [r7, #4]

	uint8_t *puc = ( uint8_t * ) pv;
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	617b      	str	r3, [r7, #20]
	BlockLink_t *pxLink;

	puc -= xHeapStructSize;
 8002638:	2308      	movs	r3, #8
 800263a:	425b      	negs	r3, r3
 800263c:	697a      	ldr	r2, [r7, #20]
 800263e:	4413      	add	r3, r2
 8002640:	617b      	str	r3, [r7, #20]
	pxLink = ( void * ) puc;
 8002642:	697b      	ldr	r3, [r7, #20]
 8002644:	613b      	str	r3, [r7, #16]

	size_t count = pxLink->xBlockSize & ~xBlockAllocatedBit;
 8002646:	693b      	ldr	r3, [r7, #16]
 8002648:	685a      	ldr	r2, [r3, #4]
 800264a:	4b06      	ldr	r3, [pc, #24]	@ (8002664 <getBlockSize+0x38>)
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	43db      	mvns	r3, r3
 8002650:	4013      	ands	r3, r2
 8002652:	60fb      	str	r3, [r7, #12]

	return count;
 8002654:	68fb      	ldr	r3, [r7, #12]
}
 8002656:	4618      	mov	r0, r3
 8002658:	371c      	adds	r7, #28
 800265a:	46bd      	mov	sp, r7
 800265c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002660:	4770      	bx	lr
 8002662:	bf00      	nop
 8002664:	20003f64 	.word	0x20003f64

08002668 <pvPortReallocMicroROS>:
/*-----------------------------------------------------------*/

void *pvPortReallocMicroROS( void *pv, size_t xWantedSize )
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b084      	sub	sp, #16
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
 8002670:	6039      	str	r1, [r7, #0]
	vTaskSuspendAll();
 8002672:	f007 f817 	bl	80096a4 <vTaskSuspendAll>

	void * newmem = pvPortMallocMicroROS(xWantedSize);
 8002676:	6838      	ldr	r0, [r7, #0]
 8002678:	f7ff feb4 	bl	80023e4 <pvPortMallocMicroROS>
 800267c:	60b8      	str	r0, [r7, #8]
	if (newmem != NULL && pv != NULL)
 800267e:	68bb      	ldr	r3, [r7, #8]
 8002680:	2b00      	cmp	r3, #0
 8002682:	d017      	beq.n	80026b4 <pvPortReallocMicroROS+0x4c>
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	2b00      	cmp	r3, #0
 8002688:	d014      	beq.n	80026b4 <pvPortReallocMicroROS+0x4c>
	{
		size_t count = getBlockSize(pv) - xHeapStructSize;
 800268a:	6878      	ldr	r0, [r7, #4]
 800268c:	f7ff ffce 	bl	800262c <getBlockSize>
 8002690:	4603      	mov	r3, r0
 8002692:	2208      	movs	r2, #8
 8002694:	1a9b      	subs	r3, r3, r2
 8002696:	60fb      	str	r3, [r7, #12]
		if (xWantedSize < count)
 8002698:	683a      	ldr	r2, [r7, #0]
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	429a      	cmp	r2, r3
 800269e:	d201      	bcs.n	80026a4 <pvPortReallocMicroROS+0x3c>
		{
			count = xWantedSize;
 80026a0:	683b      	ldr	r3, [r7, #0]
 80026a2:	60fb      	str	r3, [r7, #12]
		}
		memcpy(newmem, pv, count);
 80026a4:	68fa      	ldr	r2, [r7, #12]
 80026a6:	6879      	ldr	r1, [r7, #4]
 80026a8:	68b8      	ldr	r0, [r7, #8]
 80026aa:	f016 fa3e 	bl	8018b2a <memcpy>

		vPortFreeMicroROS(pv);
 80026ae:	6878      	ldr	r0, [r7, #4]
 80026b0:	f7ff ff60 	bl	8002574 <vPortFreeMicroROS>
	}

	( void ) xTaskResumeAll();
 80026b4:	f007 f804 	bl	80096c0 <xTaskResumeAll>

	return newmem;
 80026b8:	68bb      	ldr	r3, [r7, #8]
}
 80026ba:	4618      	mov	r0, r3
 80026bc:	3710      	adds	r7, #16
 80026be:	46bd      	mov	sp, r7
 80026c0:	bd80      	pop	{r7, pc}

080026c2 <pvPortCallocMicroROS>:
/*-----------------------------------------------------------*/

void *pvPortCallocMicroROS( size_t num, size_t xWantedSize )
{
 80026c2:	b580      	push	{r7, lr}
 80026c4:	b086      	sub	sp, #24
 80026c6:	af00      	add	r7, sp, #0
 80026c8:	6078      	str	r0, [r7, #4]
 80026ca:	6039      	str	r1, [r7, #0]
	vTaskSuspendAll();
 80026cc:	f006 ffea 	bl	80096a4 <vTaskSuspendAll>
	size_t count = xWantedSize*num;
 80026d0:	683b      	ldr	r3, [r7, #0]
 80026d2:	687a      	ldr	r2, [r7, #4]
 80026d4:	fb02 f303 	mul.w	r3, r2, r3
 80026d8:	617b      	str	r3, [r7, #20]

	void * mem = pvPortMallocMicroROS(count);
 80026da:	6978      	ldr	r0, [r7, #20]
 80026dc:	f7ff fe82 	bl	80023e4 <pvPortMallocMicroROS>
 80026e0:	60f8      	str	r0, [r7, #12]
  	char *in_dest = (char*)mem;
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	613b      	str	r3, [r7, #16]

  	while(count--)
 80026e6:	e004      	b.n	80026f2 <pvPortCallocMicroROS+0x30>
    	*in_dest++ = 0;
 80026e8:	693b      	ldr	r3, [r7, #16]
 80026ea:	1c5a      	adds	r2, r3, #1
 80026ec:	613a      	str	r2, [r7, #16]
 80026ee:	2200      	movs	r2, #0
 80026f0:	701a      	strb	r2, [r3, #0]
  	while(count--)
 80026f2:	697b      	ldr	r3, [r7, #20]
 80026f4:	1e5a      	subs	r2, r3, #1
 80026f6:	617a      	str	r2, [r7, #20]
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d1f5      	bne.n	80026e8 <pvPortCallocMicroROS+0x26>

	( void ) xTaskResumeAll();
 80026fc:	f006 ffe0 	bl	80096c0 <xTaskResumeAll>
  	return mem;
 8002700:	68fb      	ldr	r3, [r7, #12]
}
 8002702:	4618      	mov	r0, r3
 8002704:	3718      	adds	r7, #24
 8002706:	46bd      	mov	sp, r7
 8002708:	bd80      	pop	{r7, pc}
	...

0800270c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800270c:	b480      	push	{r7}
 800270e:	b085      	sub	sp, #20
 8002710:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8002712:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8002716:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8002718:	4b27      	ldr	r3, [pc, #156]	@ (80027b8 <prvHeapInit+0xac>)
 800271a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	f003 0307 	and.w	r3, r3, #7
 8002722:	2b00      	cmp	r3, #0
 8002724:	d00c      	beq.n	8002740 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	3307      	adds	r3, #7
 800272a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	f023 0307 	bic.w	r3, r3, #7
 8002732:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8002734:	68ba      	ldr	r2, [r7, #8]
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	1ad3      	subs	r3, r2, r3
 800273a:	4a1f      	ldr	r2, [pc, #124]	@ (80027b8 <prvHeapInit+0xac>)
 800273c:	4413      	add	r3, r2
 800273e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8002744:	4a1d      	ldr	r2, [pc, #116]	@ (80027bc <prvHeapInit+0xb0>)
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800274a:	4b1c      	ldr	r3, [pc, #112]	@ (80027bc <prvHeapInit+0xb0>)
 800274c:	2200      	movs	r2, #0
 800274e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	68ba      	ldr	r2, [r7, #8]
 8002754:	4413      	add	r3, r2
 8002756:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8002758:	2208      	movs	r2, #8
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	1a9b      	subs	r3, r3, r2
 800275e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	f023 0307 	bic.w	r3, r3, #7
 8002766:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	4a15      	ldr	r2, [pc, #84]	@ (80027c0 <prvHeapInit+0xb4>)
 800276c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800276e:	4b14      	ldr	r3, [pc, #80]	@ (80027c0 <prvHeapInit+0xb4>)
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	2200      	movs	r2, #0
 8002774:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8002776:	4b12      	ldr	r3, [pc, #72]	@ (80027c0 <prvHeapInit+0xb4>)
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	2200      	movs	r2, #0
 800277c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8002782:	683b      	ldr	r3, [r7, #0]
 8002784:	68fa      	ldr	r2, [r7, #12]
 8002786:	1ad2      	subs	r2, r2, r3
 8002788:	683b      	ldr	r3, [r7, #0]
 800278a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800278c:	4b0c      	ldr	r3, [pc, #48]	@ (80027c0 <prvHeapInit+0xb4>)
 800278e:	681a      	ldr	r2, [r3, #0]
 8002790:	683b      	ldr	r3, [r7, #0]
 8002792:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002794:	683b      	ldr	r3, [r7, #0]
 8002796:	685b      	ldr	r3, [r3, #4]
 8002798:	4a0a      	ldr	r2, [pc, #40]	@ (80027c4 <prvHeapInit+0xb8>)
 800279a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800279c:	683b      	ldr	r3, [r7, #0]
 800279e:	685b      	ldr	r3, [r3, #4]
 80027a0:	4a09      	ldr	r2, [pc, #36]	@ (80027c8 <prvHeapInit+0xbc>)
 80027a2:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80027a4:	4b09      	ldr	r3, [pc, #36]	@ (80027cc <prvHeapInit+0xc0>)
 80027a6:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80027aa:	601a      	str	r2, [r3, #0]
}
 80027ac:	bf00      	nop
 80027ae:	3714      	adds	r7, #20
 80027b0:	46bd      	mov	sp, r7
 80027b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b6:	4770      	bx	lr
 80027b8:	20000350 	.word	0x20000350
 80027bc:	20003f50 	.word	0x20003f50
 80027c0:	20003f58 	.word	0x20003f58
 80027c4:	20003f60 	.word	0x20003f60
 80027c8:	20003f5c 	.word	0x20003f5c
 80027cc:	20003f64 	.word	0x20003f64

080027d0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80027d0:	b480      	push	{r7}
 80027d2:	b085      	sub	sp, #20
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80027d8:	4b28      	ldr	r3, [pc, #160]	@ (800287c <prvInsertBlockIntoFreeList+0xac>)
 80027da:	60fb      	str	r3, [r7, #12]
 80027dc:	e002      	b.n	80027e4 <prvInsertBlockIntoFreeList+0x14>
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	60fb      	str	r3, [r7, #12]
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	687a      	ldr	r2, [r7, #4]
 80027ea:	429a      	cmp	r2, r3
 80027ec:	d8f7      	bhi.n	80027de <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	685b      	ldr	r3, [r3, #4]
 80027f6:	68ba      	ldr	r2, [r7, #8]
 80027f8:	4413      	add	r3, r2
 80027fa:	687a      	ldr	r2, [r7, #4]
 80027fc:	429a      	cmp	r2, r3
 80027fe:	d108      	bne.n	8002812 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	685a      	ldr	r2, [r3, #4]
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	685b      	ldr	r3, [r3, #4]
 8002808:	441a      	add	r2, r3
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	685b      	ldr	r3, [r3, #4]
 800281a:	68ba      	ldr	r2, [r7, #8]
 800281c:	441a      	add	r2, r3
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	429a      	cmp	r2, r3
 8002824:	d118      	bne.n	8002858 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	681a      	ldr	r2, [r3, #0]
 800282a:	4b15      	ldr	r3, [pc, #84]	@ (8002880 <prvInsertBlockIntoFreeList+0xb0>)
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	429a      	cmp	r2, r3
 8002830:	d00d      	beq.n	800284e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	685a      	ldr	r2, [r3, #4]
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	685b      	ldr	r3, [r3, #4]
 800283c:	441a      	add	r2, r3
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	681a      	ldr	r2, [r3, #0]
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	601a      	str	r2, [r3, #0]
 800284c:	e008      	b.n	8002860 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800284e:	4b0c      	ldr	r3, [pc, #48]	@ (8002880 <prvInsertBlockIntoFreeList+0xb0>)
 8002850:	681a      	ldr	r2, [r3, #0]
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	601a      	str	r2, [r3, #0]
 8002856:	e003      	b.n	8002860 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	681a      	ldr	r2, [r3, #0]
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8002860:	68fa      	ldr	r2, [r7, #12]
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	429a      	cmp	r2, r3
 8002866:	d002      	beq.n	800286e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	687a      	ldr	r2, [r7, #4]
 800286c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800286e:	bf00      	nop
 8002870:	3714      	adds	r7, #20
 8002872:	46bd      	mov	sp, r7
 8002874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002878:	4770      	bx	lr
 800287a:	bf00      	nop
 800287c:	20003f50 	.word	0x20003f50
 8002880:	20003f58 	.word	0x20003f58

08002884 <cubemx_transport_open>:
#define UART_DMA_BUFFER_SIZE 2048

static uint8_t dma_buffer[UART_DMA_BUFFER_SIZE];
static size_t dma_head = 0, dma_tail = 0;

bool cubemx_transport_open(struct uxrCustomTransport * transport){
 8002884:	b580      	push	{r7, lr}
 8002886:	b084      	sub	sp, #16
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 8002892:	60fb      	str	r3, [r7, #12]
    HAL_UART_Receive_DMA(uart, dma_buffer, UART_DMA_BUFFER_SIZE);
 8002894:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002898:	4904      	ldr	r1, [pc, #16]	@ (80028ac <cubemx_transport_open+0x28>)
 800289a:	68f8      	ldr	r0, [r7, #12]
 800289c:	f004 faf2 	bl	8006e84 <HAL_UART_Receive_DMA>
    return true;
 80028a0:	2301      	movs	r3, #1
}
 80028a2:	4618      	mov	r0, r3
 80028a4:	3710      	adds	r7, #16
 80028a6:	46bd      	mov	sp, r7
 80028a8:	bd80      	pop	{r7, pc}
 80028aa:	bf00      	nop
 80028ac:	20003f68 	.word	0x20003f68

080028b0 <cubemx_transport_close>:

bool cubemx_transport_close(struct uxrCustomTransport * transport){
 80028b0:	b580      	push	{r7, lr}
 80028b2:	b084      	sub	sp, #16
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 80028be:	60fb      	str	r3, [r7, #12]
    HAL_UART_DMAStop(uart);
 80028c0:	68f8      	ldr	r0, [r7, #12]
 80028c2:	f004 fb04 	bl	8006ece <HAL_UART_DMAStop>
    return true;
 80028c6:	2301      	movs	r3, #1
}
 80028c8:	4618      	mov	r0, r3
 80028ca:	3710      	adds	r7, #16
 80028cc:	46bd      	mov	sp, r7
 80028ce:	bd80      	pop	{r7, pc}

080028d0 <cubemx_transport_write>:

size_t cubemx_transport_write(struct uxrCustomTransport* transport, uint8_t * buf, size_t len, uint8_t * err){
 80028d0:	b580      	push	{r7, lr}
 80028d2:	b086      	sub	sp, #24
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	60f8      	str	r0, [r7, #12]
 80028d8:	60b9      	str	r1, [r7, #8]
 80028da:	607a      	str	r2, [r7, #4]
 80028dc:	603b      	str	r3, [r7, #0]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 80028e4:	617b      	str	r3, [r7, #20]

    HAL_StatusTypeDef ret;
    if (uart->gState == HAL_UART_STATE_READY){
 80028e6:	697b      	ldr	r3, [r7, #20]
 80028e8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80028ec:	b2db      	uxtb	r3, r3
 80028ee:	2b20      	cmp	r3, #32
 80028f0:	d11c      	bne.n	800292c <cubemx_transport_write+0x5c>
        ret = HAL_UART_Transmit_DMA(uart, buf, len);
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	b29b      	uxth	r3, r3
 80028f6:	461a      	mov	r2, r3
 80028f8:	68b9      	ldr	r1, [r7, #8]
 80028fa:	6978      	ldr	r0, [r7, #20]
 80028fc:	f004 fa46 	bl	8006d8c <HAL_UART_Transmit_DMA>
 8002900:	4603      	mov	r3, r0
 8002902:	74fb      	strb	r3, [r7, #19]
        while (ret == HAL_OK && uart->gState != HAL_UART_STATE_READY){
 8002904:	e002      	b.n	800290c <cubemx_transport_write+0x3c>
            osDelay(1);
 8002906:	2001      	movs	r0, #1
 8002908:	f005 fdf6 	bl	80084f8 <osDelay>
        while (ret == HAL_OK && uart->gState != HAL_UART_STATE_READY){
 800290c:	7cfb      	ldrb	r3, [r7, #19]
 800290e:	2b00      	cmp	r3, #0
 8002910:	d105      	bne.n	800291e <cubemx_transport_write+0x4e>
 8002912:	697b      	ldr	r3, [r7, #20]
 8002914:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002918:	b2db      	uxtb	r3, r3
 800291a:	2b20      	cmp	r3, #32
 800291c:	d1f3      	bne.n	8002906 <cubemx_transport_write+0x36>
        }

        return (ret == HAL_OK) ? len : 0;
 800291e:	7cfb      	ldrb	r3, [r7, #19]
 8002920:	2b00      	cmp	r3, #0
 8002922:	d101      	bne.n	8002928 <cubemx_transport_write+0x58>
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	e002      	b.n	800292e <cubemx_transport_write+0x5e>
 8002928:	2300      	movs	r3, #0
 800292a:	e000      	b.n	800292e <cubemx_transport_write+0x5e>
    }else{
        return 0;
 800292c:	2300      	movs	r3, #0
    }
}
 800292e:	4618      	mov	r0, r3
 8002930:	3718      	adds	r7, #24
 8002932:	46bd      	mov	sp, r7
 8002934:	bd80      	pop	{r7, pc}
	...

08002938 <cubemx_transport_read>:

size_t cubemx_transport_read(struct uxrCustomTransport* transport, uint8_t* buf, size_t len, int timeout, uint8_t* err){
 8002938:	b580      	push	{r7, lr}
 800293a:	b088      	sub	sp, #32
 800293c:	af00      	add	r7, sp, #0
 800293e:	60f8      	str	r0, [r7, #12]
 8002940:	60b9      	str	r1, [r7, #8]
 8002942:	607a      	str	r2, [r7, #4]
 8002944:	603b      	str	r3, [r7, #0]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 800294c:	617b      	str	r3, [r7, #20]

    int ms_used = 0;
 800294e:	2300      	movs	r3, #0
 8002950:	61fb      	str	r3, [r7, #28]
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002952:	b672      	cpsid	i
}
 8002954:	bf00      	nop
    do
    {
        __disable_irq();
        dma_tail = UART_DMA_BUFFER_SIZE - __HAL_DMA_GET_COUNTER(uart->hdmarx);
 8002956:	697b      	ldr	r3, [r7, #20]
 8002958:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	685b      	ldr	r3, [r3, #4]
 800295e:	f5c3 6300 	rsb	r3, r3, #2048	@ 0x800
 8002962:	4a1c      	ldr	r2, [pc, #112]	@ (80029d4 <cubemx_transport_read+0x9c>)
 8002964:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002966:	b662      	cpsie	i
}
 8002968:	bf00      	nop
        __enable_irq();
        ms_used++;
 800296a:	69fb      	ldr	r3, [r7, #28]
 800296c:	3301      	adds	r3, #1
 800296e:	61fb      	str	r3, [r7, #28]
        osDelay(portTICK_RATE_MS);
 8002970:	2001      	movs	r0, #1
 8002972:	f005 fdc1 	bl	80084f8 <osDelay>
    } while (dma_head == dma_tail && ms_used < timeout);
 8002976:	4b18      	ldr	r3, [pc, #96]	@ (80029d8 <cubemx_transport_read+0xa0>)
 8002978:	681a      	ldr	r2, [r3, #0]
 800297a:	4b16      	ldr	r3, [pc, #88]	@ (80029d4 <cubemx_transport_read+0x9c>)
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	429a      	cmp	r2, r3
 8002980:	d103      	bne.n	800298a <cubemx_transport_read+0x52>
 8002982:	69fa      	ldr	r2, [r7, #28]
 8002984:	683b      	ldr	r3, [r7, #0]
 8002986:	429a      	cmp	r2, r3
 8002988:	dbe3      	blt.n	8002952 <cubemx_transport_read+0x1a>
    
    size_t wrote = 0;
 800298a:	2300      	movs	r3, #0
 800298c:	61bb      	str	r3, [r7, #24]
    while ((dma_head != dma_tail) && (wrote < len)){
 800298e:	e011      	b.n	80029b4 <cubemx_transport_read+0x7c>
        buf[wrote] = dma_buffer[dma_head];
 8002990:	4b11      	ldr	r3, [pc, #68]	@ (80029d8 <cubemx_transport_read+0xa0>)
 8002992:	681a      	ldr	r2, [r3, #0]
 8002994:	68b9      	ldr	r1, [r7, #8]
 8002996:	69bb      	ldr	r3, [r7, #24]
 8002998:	440b      	add	r3, r1
 800299a:	4910      	ldr	r1, [pc, #64]	@ (80029dc <cubemx_transport_read+0xa4>)
 800299c:	5c8a      	ldrb	r2, [r1, r2]
 800299e:	701a      	strb	r2, [r3, #0]
        dma_head = (dma_head + 1) % UART_DMA_BUFFER_SIZE;
 80029a0:	4b0d      	ldr	r3, [pc, #52]	@ (80029d8 <cubemx_transport_read+0xa0>)
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	3301      	adds	r3, #1
 80029a6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80029aa:	4a0b      	ldr	r2, [pc, #44]	@ (80029d8 <cubemx_transport_read+0xa0>)
 80029ac:	6013      	str	r3, [r2, #0]
        wrote++;
 80029ae:	69bb      	ldr	r3, [r7, #24]
 80029b0:	3301      	adds	r3, #1
 80029b2:	61bb      	str	r3, [r7, #24]
    while ((dma_head != dma_tail) && (wrote < len)){
 80029b4:	4b08      	ldr	r3, [pc, #32]	@ (80029d8 <cubemx_transport_read+0xa0>)
 80029b6:	681a      	ldr	r2, [r3, #0]
 80029b8:	4b06      	ldr	r3, [pc, #24]	@ (80029d4 <cubemx_transport_read+0x9c>)
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	429a      	cmp	r2, r3
 80029be:	d003      	beq.n	80029c8 <cubemx_transport_read+0x90>
 80029c0:	69ba      	ldr	r2, [r7, #24]
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	429a      	cmp	r2, r3
 80029c6:	d3e3      	bcc.n	8002990 <cubemx_transport_read+0x58>
    }
    
    return wrote;
 80029c8:	69bb      	ldr	r3, [r7, #24]
}
 80029ca:	4618      	mov	r0, r3
 80029cc:	3720      	adds	r7, #32
 80029ce:	46bd      	mov	sp, r7
 80029d0:	bd80      	pop	{r7, pc}
 80029d2:	bf00      	nop
 80029d4:	2000476c 	.word	0x2000476c
 80029d8:	20004768 	.word	0x20004768
 80029dc:	20003f68 	.word	0x20003f68

080029e0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80029e4:	f001 faba 	bl	8003f5c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80029e8:	f000 f826 	bl	8002a38 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80029ec:	f000 fadc 	bl	8002fa8 <MX_GPIO_Init>
  MX_DMA_Init();
 80029f0:	f000 fab2 	bl	8002f58 <MX_DMA_Init>
  MX_USART2_UART_Init();
 80029f4:	f000 fa5c 	bl	8002eb0 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 80029f8:	f000 f890 	bl	8002b1c <MX_TIM1_Init>
  MX_TIM5_Init();
 80029fc:	f000 f9ae 	bl	8002d5c <MX_TIM5_Init>
  MX_USART3_UART_Init();
 8002a00:	f000 fa80 	bl	8002f04 <MX_USART3_UART_Init>
  MX_TIM4_Init();
 8002a04:	f000 f95c 	bl	8002cc0 <MX_TIM4_Init>
  MX_TIM12_Init();
 8002a08:	f000 fa02 	bl	8002e10 <MX_TIM12_Init>
  MX_TIM3_Init();
 8002a0c:	f000 f8de 	bl	8002bcc <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8002a10:	f005 fc96 	bl	8008340 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8002a14:	4a05      	ldr	r2, [pc, #20]	@ (8002a2c <main+0x4c>)
 8002a16:	2100      	movs	r1, #0
 8002a18:	4805      	ldr	r0, [pc, #20]	@ (8002a30 <main+0x50>)
 8002a1a:	f005 fcdb 	bl	80083d4 <osThreadNew>
 8002a1e:	4603      	mov	r3, r0
 8002a20:	4a04      	ldr	r2, [pc, #16]	@ (8002a34 <main+0x54>)
 8002a22:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8002a24:	f005 fcb0 	bl	8008388 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002a28:	bf00      	nop
 8002a2a:	e7fd      	b.n	8002a28 <main+0x48>
 8002a2c:	080199f0 	.word	0x080199f0
 8002a30:	08003e89 	.word	0x08003e89
 8002a34:	20004a28 	.word	0x20004a28

08002a38 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	b094      	sub	sp, #80	@ 0x50
 8002a3c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002a3e:	f107 031c 	add.w	r3, r7, #28
 8002a42:	2234      	movs	r2, #52	@ 0x34
 8002a44:	2100      	movs	r1, #0
 8002a46:	4618      	mov	r0, r3
 8002a48:	f015 ff48 	bl	80188dc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002a4c:	f107 0308 	add.w	r3, r7, #8
 8002a50:	2200      	movs	r2, #0
 8002a52:	601a      	str	r2, [r3, #0]
 8002a54:	605a      	str	r2, [r3, #4]
 8002a56:	609a      	str	r2, [r3, #8]
 8002a58:	60da      	str	r2, [r3, #12]
 8002a5a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002a5c:	2300      	movs	r3, #0
 8002a5e:	607b      	str	r3, [r7, #4]
 8002a60:	4b2c      	ldr	r3, [pc, #176]	@ (8002b14 <SystemClock_Config+0xdc>)
 8002a62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a64:	4a2b      	ldr	r2, [pc, #172]	@ (8002b14 <SystemClock_Config+0xdc>)
 8002a66:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a6a:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a6c:	4b29      	ldr	r3, [pc, #164]	@ (8002b14 <SystemClock_Config+0xdc>)
 8002a6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a70:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a74:	607b      	str	r3, [r7, #4]
 8002a76:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002a78:	2300      	movs	r3, #0
 8002a7a:	603b      	str	r3, [r7, #0]
 8002a7c:	4b26      	ldr	r3, [pc, #152]	@ (8002b18 <SystemClock_Config+0xe0>)
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	4a25      	ldr	r2, [pc, #148]	@ (8002b18 <SystemClock_Config+0xe0>)
 8002a82:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002a86:	6013      	str	r3, [r2, #0]
 8002a88:	4b23      	ldr	r3, [pc, #140]	@ (8002b18 <SystemClock_Config+0xe0>)
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002a90:	603b      	str	r3, [r7, #0]
 8002a92:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002a94:	2302      	movs	r3, #2
 8002a96:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002a98:	2301      	movs	r3, #1
 8002a9a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002a9c:	2310      	movs	r3, #16
 8002a9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002aa0:	2302      	movs	r3, #2
 8002aa2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002aa4:	2300      	movs	r3, #0
 8002aa6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002aa8:	2308      	movs	r3, #8
 8002aaa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8002aac:	23b4      	movs	r3, #180	@ 0xb4
 8002aae:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002ab0:	2302      	movs	r3, #2
 8002ab2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8002ab4:	2302      	movs	r3, #2
 8002ab6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002ab8:	2302      	movs	r3, #2
 8002aba:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002abc:	f107 031c 	add.w	r3, r7, #28
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	f002 fc95 	bl	80053f0 <HAL_RCC_OscConfig>
 8002ac6:	4603      	mov	r3, r0
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d001      	beq.n	8002ad0 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8002acc:	f000 fb38 	bl	8003140 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8002ad0:	f002 f948 	bl	8004d64 <HAL_PWREx_EnableOverDrive>
 8002ad4:	4603      	mov	r3, r0
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d001      	beq.n	8002ade <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8002ada:	f000 fb31 	bl	8003140 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002ade:	230f      	movs	r3, #15
 8002ae0:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002ae2:	2302      	movs	r3, #2
 8002ae4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002ae6:	2300      	movs	r3, #0
 8002ae8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002aea:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002aee:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002af0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002af4:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002af6:	f107 0308 	add.w	r3, r7, #8
 8002afa:	2105      	movs	r1, #5
 8002afc:	4618      	mov	r0, r3
 8002afe:	f002 f981 	bl	8004e04 <HAL_RCC_ClockConfig>
 8002b02:	4603      	mov	r3, r0
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d001      	beq.n	8002b0c <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8002b08:	f000 fb1a 	bl	8003140 <Error_Handler>
  }
}
 8002b0c:	bf00      	nop
 8002b0e:	3750      	adds	r7, #80	@ 0x50
 8002b10:	46bd      	mov	sp, r7
 8002b12:	bd80      	pop	{r7, pc}
 8002b14:	40023800 	.word	0x40023800
 8002b18:	40007000 	.word	0x40007000

08002b1c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	b08c      	sub	sp, #48	@ 0x30
 8002b20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002b22:	f107 030c 	add.w	r3, r7, #12
 8002b26:	2224      	movs	r2, #36	@ 0x24
 8002b28:	2100      	movs	r1, #0
 8002b2a:	4618      	mov	r0, r3
 8002b2c:	f015 fed6 	bl	80188dc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002b30:	1d3b      	adds	r3, r7, #4
 8002b32:	2200      	movs	r2, #0
 8002b34:	601a      	str	r2, [r3, #0]
 8002b36:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002b38:	4b22      	ldr	r3, [pc, #136]	@ (8002bc4 <MX_TIM1_Init+0xa8>)
 8002b3a:	4a23      	ldr	r2, [pc, #140]	@ (8002bc8 <MX_TIM1_Init+0xac>)
 8002b3c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8002b3e:	4b21      	ldr	r3, [pc, #132]	@ (8002bc4 <MX_TIM1_Init+0xa8>)
 8002b40:	2200      	movs	r2, #0
 8002b42:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b44:	4b1f      	ldr	r3, [pc, #124]	@ (8002bc4 <MX_TIM1_Init+0xa8>)
 8002b46:	2200      	movs	r2, #0
 8002b48:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8002b4a:	4b1e      	ldr	r3, [pc, #120]	@ (8002bc4 <MX_TIM1_Init+0xa8>)
 8002b4c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002b50:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002b52:	4b1c      	ldr	r3, [pc, #112]	@ (8002bc4 <MX_TIM1_Init+0xa8>)
 8002b54:	2200      	movs	r2, #0
 8002b56:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002b58:	4b1a      	ldr	r3, [pc, #104]	@ (8002bc4 <MX_TIM1_Init+0xa8>)
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002b5e:	4b19      	ldr	r3, [pc, #100]	@ (8002bc4 <MX_TIM1_Init+0xa8>)
 8002b60:	2200      	movs	r2, #0
 8002b62:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002b64:	2303      	movs	r3, #3
 8002b66:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002b68:	2300      	movs	r3, #0
 8002b6a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002b6c:	2301      	movs	r3, #1
 8002b6e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002b70:	2300      	movs	r3, #0
 8002b72:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002b74:	2300      	movs	r3, #0
 8002b76:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002b78:	2300      	movs	r3, #0
 8002b7a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002b7c:	2301      	movs	r3, #1
 8002b7e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002b80:	2300      	movs	r3, #0
 8002b82:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8002b84:	2300      	movs	r3, #0
 8002b86:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8002b88:	f107 030c 	add.w	r3, r7, #12
 8002b8c:	4619      	mov	r1, r3
 8002b8e:	480d      	ldr	r0, [pc, #52]	@ (8002bc4 <MX_TIM1_Init+0xa8>)
 8002b90:	f003 f8a4 	bl	8005cdc <HAL_TIM_Encoder_Init>
 8002b94:	4603      	mov	r3, r0
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d001      	beq.n	8002b9e <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 8002b9a:	f000 fad1 	bl	8003140 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002b9e:	2300      	movs	r3, #0
 8002ba0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002ba2:	2300      	movs	r3, #0
 8002ba4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002ba6:	1d3b      	adds	r3, r7, #4
 8002ba8:	4619      	mov	r1, r3
 8002baa:	4806      	ldr	r0, [pc, #24]	@ (8002bc4 <MX_TIM1_Init+0xa8>)
 8002bac:	f003 ff82 	bl	8006ab4 <HAL_TIMEx_MasterConfigSynchronization>
 8002bb0:	4603      	mov	r3, r0
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d001      	beq.n	8002bba <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 8002bb6:	f000 fac3 	bl	8003140 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8002bba:	bf00      	nop
 8002bbc:	3730      	adds	r7, #48	@ 0x30
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	bd80      	pop	{r7, pc}
 8002bc2:	bf00      	nop
 8002bc4:	20004770 	.word	0x20004770
 8002bc8:	40010000 	.word	0x40010000

08002bcc <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b08a      	sub	sp, #40	@ 0x28
 8002bd0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002bd2:	f107 0320 	add.w	r3, r7, #32
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	601a      	str	r2, [r3, #0]
 8002bda:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002bdc:	1d3b      	adds	r3, r7, #4
 8002bde:	2200      	movs	r2, #0
 8002be0:	601a      	str	r2, [r3, #0]
 8002be2:	605a      	str	r2, [r3, #4]
 8002be4:	609a      	str	r2, [r3, #8]
 8002be6:	60da      	str	r2, [r3, #12]
 8002be8:	611a      	str	r2, [r3, #16]
 8002bea:	615a      	str	r2, [r3, #20]
 8002bec:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002bee:	4b32      	ldr	r3, [pc, #200]	@ (8002cb8 <MX_TIM3_Init+0xec>)
 8002bf0:	4a32      	ldr	r2, [pc, #200]	@ (8002cbc <MX_TIM3_Init+0xf0>)
 8002bf2:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 90-1;
 8002bf4:	4b30      	ldr	r3, [pc, #192]	@ (8002cb8 <MX_TIM3_Init+0xec>)
 8002bf6:	2259      	movs	r2, #89	@ 0x59
 8002bf8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002bfa:	4b2f      	ldr	r3, [pc, #188]	@ (8002cb8 <MX_TIM3_Init+0xec>)
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 20000-1;
 8002c00:	4b2d      	ldr	r3, [pc, #180]	@ (8002cb8 <MX_TIM3_Init+0xec>)
 8002c02:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8002c06:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002c08:	4b2b      	ldr	r3, [pc, #172]	@ (8002cb8 <MX_TIM3_Init+0xec>)
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002c0e:	4b2a      	ldr	r3, [pc, #168]	@ (8002cb8 <MX_TIM3_Init+0xec>)
 8002c10:	2200      	movs	r2, #0
 8002c12:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002c14:	4828      	ldr	r0, [pc, #160]	@ (8002cb8 <MX_TIM3_Init+0xec>)
 8002c16:	f002 ff49 	bl	8005aac <HAL_TIM_PWM_Init>
 8002c1a:	4603      	mov	r3, r0
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d001      	beq.n	8002c24 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8002c20:	f000 fa8e 	bl	8003140 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002c24:	2300      	movs	r3, #0
 8002c26:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002c28:	2300      	movs	r3, #0
 8002c2a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002c2c:	f107 0320 	add.w	r3, r7, #32
 8002c30:	4619      	mov	r1, r3
 8002c32:	4821      	ldr	r0, [pc, #132]	@ (8002cb8 <MX_TIM3_Init+0xec>)
 8002c34:	f003 ff3e 	bl	8006ab4 <HAL_TIMEx_MasterConfigSynchronization>
 8002c38:	4603      	mov	r3, r0
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d001      	beq.n	8002c42 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8002c3e:	f000 fa7f 	bl	8003140 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002c42:	2360      	movs	r3, #96	@ 0x60
 8002c44:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002c46:	2300      	movs	r3, #0
 8002c48:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002c4a:	2300      	movs	r3, #0
 8002c4c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002c4e:	2300      	movs	r3, #0
 8002c50:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002c52:	1d3b      	adds	r3, r7, #4
 8002c54:	2200      	movs	r2, #0
 8002c56:	4619      	mov	r1, r3
 8002c58:	4817      	ldr	r0, [pc, #92]	@ (8002cb8 <MX_TIM3_Init+0xec>)
 8002c5a:	f003 fa63 	bl	8006124 <HAL_TIM_PWM_ConfigChannel>
 8002c5e:	4603      	mov	r3, r0
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d001      	beq.n	8002c68 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8002c64:	f000 fa6c 	bl	8003140 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002c68:	1d3b      	adds	r3, r7, #4
 8002c6a:	2204      	movs	r2, #4
 8002c6c:	4619      	mov	r1, r3
 8002c6e:	4812      	ldr	r0, [pc, #72]	@ (8002cb8 <MX_TIM3_Init+0xec>)
 8002c70:	f003 fa58 	bl	8006124 <HAL_TIM_PWM_ConfigChannel>
 8002c74:	4603      	mov	r3, r0
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d001      	beq.n	8002c7e <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8002c7a:	f000 fa61 	bl	8003140 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002c7e:	1d3b      	adds	r3, r7, #4
 8002c80:	2208      	movs	r2, #8
 8002c82:	4619      	mov	r1, r3
 8002c84:	480c      	ldr	r0, [pc, #48]	@ (8002cb8 <MX_TIM3_Init+0xec>)
 8002c86:	f003 fa4d 	bl	8006124 <HAL_TIM_PWM_ConfigChannel>
 8002c8a:	4603      	mov	r3, r0
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d001      	beq.n	8002c94 <MX_TIM3_Init+0xc8>
  {
    Error_Handler();
 8002c90:	f000 fa56 	bl	8003140 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002c94:	1d3b      	adds	r3, r7, #4
 8002c96:	220c      	movs	r2, #12
 8002c98:	4619      	mov	r1, r3
 8002c9a:	4807      	ldr	r0, [pc, #28]	@ (8002cb8 <MX_TIM3_Init+0xec>)
 8002c9c:	f003 fa42 	bl	8006124 <HAL_TIM_PWM_ConfigChannel>
 8002ca0:	4603      	mov	r3, r0
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d001      	beq.n	8002caa <MX_TIM3_Init+0xde>
  {
    Error_Handler();
 8002ca6:	f000 fa4b 	bl	8003140 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002caa:	4803      	ldr	r0, [pc, #12]	@ (8002cb8 <MX_TIM3_Init+0xec>)
 8002cac:	f000 fc9e 	bl	80035ec <HAL_TIM_MspPostInit>

}
 8002cb0:	bf00      	nop
 8002cb2:	3728      	adds	r7, #40	@ 0x28
 8002cb4:	46bd      	mov	sp, r7
 8002cb6:	bd80      	pop	{r7, pc}
 8002cb8:	200047b8 	.word	0x200047b8
 8002cbc:	40000400 	.word	0x40000400

08002cc0 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	b086      	sub	sp, #24
 8002cc4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002cc6:	f107 0308 	add.w	r3, r7, #8
 8002cca:	2200      	movs	r2, #0
 8002ccc:	601a      	str	r2, [r3, #0]
 8002cce:	605a      	str	r2, [r3, #4]
 8002cd0:	609a      	str	r2, [r3, #8]
 8002cd2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002cd4:	463b      	mov	r3, r7
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	601a      	str	r2, [r3, #0]
 8002cda:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002cdc:	4b1d      	ldr	r3, [pc, #116]	@ (8002d54 <MX_TIM4_Init+0x94>)
 8002cde:	4a1e      	ldr	r2, [pc, #120]	@ (8002d58 <MX_TIM4_Init+0x98>)
 8002ce0:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 90-1;
 8002ce2:	4b1c      	ldr	r3, [pc, #112]	@ (8002d54 <MX_TIM4_Init+0x94>)
 8002ce4:	2259      	movs	r2, #89	@ 0x59
 8002ce6:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ce8:	4b1a      	ldr	r3, [pc, #104]	@ (8002d54 <MX_TIM4_Init+0x94>)
 8002cea:	2200      	movs	r2, #0
 8002cec:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 10000-1;
 8002cee:	4b19      	ldr	r3, [pc, #100]	@ (8002d54 <MX_TIM4_Init+0x94>)
 8002cf0:	f242 720f 	movw	r2, #9999	@ 0x270f
 8002cf4:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002cf6:	4b17      	ldr	r3, [pc, #92]	@ (8002d54 <MX_TIM4_Init+0x94>)
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002cfc:	4b15      	ldr	r3, [pc, #84]	@ (8002d54 <MX_TIM4_Init+0x94>)
 8002cfe:	2200      	movs	r2, #0
 8002d00:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002d02:	4814      	ldr	r0, [pc, #80]	@ (8002d54 <MX_TIM4_Init+0x94>)
 8002d04:	f002 fe12 	bl	800592c <HAL_TIM_Base_Init>
 8002d08:	4603      	mov	r3, r0
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d001      	beq.n	8002d12 <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8002d0e:	f000 fa17 	bl	8003140 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002d12:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002d16:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002d18:	f107 0308 	add.w	r3, r7, #8
 8002d1c:	4619      	mov	r1, r3
 8002d1e:	480d      	ldr	r0, [pc, #52]	@ (8002d54 <MX_TIM4_Init+0x94>)
 8002d20:	f003 fac2 	bl	80062a8 <HAL_TIM_ConfigClockSource>
 8002d24:	4603      	mov	r3, r0
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d001      	beq.n	8002d2e <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 8002d2a:	f000 fa09 	bl	8003140 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002d2e:	2300      	movs	r3, #0
 8002d30:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002d32:	2300      	movs	r3, #0
 8002d34:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002d36:	463b      	mov	r3, r7
 8002d38:	4619      	mov	r1, r3
 8002d3a:	4806      	ldr	r0, [pc, #24]	@ (8002d54 <MX_TIM4_Init+0x94>)
 8002d3c:	f003 feba 	bl	8006ab4 <HAL_TIMEx_MasterConfigSynchronization>
 8002d40:	4603      	mov	r3, r0
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d001      	beq.n	8002d4a <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 8002d46:	f000 f9fb 	bl	8003140 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002d4a:	bf00      	nop
 8002d4c:	3718      	adds	r7, #24
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	bd80      	pop	{r7, pc}
 8002d52:	bf00      	nop
 8002d54:	20004800 	.word	0x20004800
 8002d58:	40000800 	.word	0x40000800

08002d5c <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	b08a      	sub	sp, #40	@ 0x28
 8002d60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002d62:	f107 0320 	add.w	r3, r7, #32
 8002d66:	2200      	movs	r2, #0
 8002d68:	601a      	str	r2, [r3, #0]
 8002d6a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002d6c:	1d3b      	adds	r3, r7, #4
 8002d6e:	2200      	movs	r2, #0
 8002d70:	601a      	str	r2, [r3, #0]
 8002d72:	605a      	str	r2, [r3, #4]
 8002d74:	609a      	str	r2, [r3, #8]
 8002d76:	60da      	str	r2, [r3, #12]
 8002d78:	611a      	str	r2, [r3, #16]
 8002d7a:	615a      	str	r2, [r3, #20]
 8002d7c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002d7e:	4b22      	ldr	r3, [pc, #136]	@ (8002e08 <MX_TIM5_Init+0xac>)
 8002d80:	4a22      	ldr	r2, [pc, #136]	@ (8002e0c <MX_TIM5_Init+0xb0>)
 8002d82:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 90-1;
 8002d84:	4b20      	ldr	r3, [pc, #128]	@ (8002e08 <MX_TIM5_Init+0xac>)
 8002d86:	2259      	movs	r2, #89	@ 0x59
 8002d88:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d8a:	4b1f      	ldr	r3, [pc, #124]	@ (8002e08 <MX_TIM5_Init+0xac>)
 8002d8c:	2200      	movs	r2, #0
 8002d8e:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 20000-1;
 8002d90:	4b1d      	ldr	r3, [pc, #116]	@ (8002e08 <MX_TIM5_Init+0xac>)
 8002d92:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8002d96:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002d98:	4b1b      	ldr	r3, [pc, #108]	@ (8002e08 <MX_TIM5_Init+0xac>)
 8002d9a:	2200      	movs	r2, #0
 8002d9c:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002d9e:	4b1a      	ldr	r3, [pc, #104]	@ (8002e08 <MX_TIM5_Init+0xac>)
 8002da0:	2200      	movs	r2, #0
 8002da2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8002da4:	4818      	ldr	r0, [pc, #96]	@ (8002e08 <MX_TIM5_Init+0xac>)
 8002da6:	f002 fe81 	bl	8005aac <HAL_TIM_PWM_Init>
 8002daa:	4603      	mov	r3, r0
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d001      	beq.n	8002db4 <MX_TIM5_Init+0x58>
  {
    Error_Handler();
 8002db0:	f000 f9c6 	bl	8003140 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002db4:	2300      	movs	r3, #0
 8002db6:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002db8:	2300      	movs	r3, #0
 8002dba:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002dbc:	f107 0320 	add.w	r3, r7, #32
 8002dc0:	4619      	mov	r1, r3
 8002dc2:	4811      	ldr	r0, [pc, #68]	@ (8002e08 <MX_TIM5_Init+0xac>)
 8002dc4:	f003 fe76 	bl	8006ab4 <HAL_TIMEx_MasterConfigSynchronization>
 8002dc8:	4603      	mov	r3, r0
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d001      	beq.n	8002dd2 <MX_TIM5_Init+0x76>
  {
    Error_Handler();
 8002dce:	f000 f9b7 	bl	8003140 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002dd2:	2360      	movs	r3, #96	@ 0x60
 8002dd4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002dda:	2300      	movs	r3, #0
 8002ddc:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002dde:	2300      	movs	r3, #0
 8002de0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002de2:	1d3b      	adds	r3, r7, #4
 8002de4:	2200      	movs	r2, #0
 8002de6:	4619      	mov	r1, r3
 8002de8:	4807      	ldr	r0, [pc, #28]	@ (8002e08 <MX_TIM5_Init+0xac>)
 8002dea:	f003 f99b 	bl	8006124 <HAL_TIM_PWM_ConfigChannel>
 8002dee:	4603      	mov	r3, r0
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d001      	beq.n	8002df8 <MX_TIM5_Init+0x9c>
  {
    Error_Handler();
 8002df4:	f000 f9a4 	bl	8003140 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8002df8:	4803      	ldr	r0, [pc, #12]	@ (8002e08 <MX_TIM5_Init+0xac>)
 8002dfa:	f000 fbf7 	bl	80035ec <HAL_TIM_MspPostInit>

}
 8002dfe:	bf00      	nop
 8002e00:	3728      	adds	r7, #40	@ 0x28
 8002e02:	46bd      	mov	sp, r7
 8002e04:	bd80      	pop	{r7, pc}
 8002e06:	bf00      	nop
 8002e08:	20004848 	.word	0x20004848
 8002e0c:	40000c00 	.word	0x40000c00

08002e10 <MX_TIM12_Init>:
  * @brief TIM12 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM12_Init(void)
{
 8002e10:	b580      	push	{r7, lr}
 8002e12:	b088      	sub	sp, #32
 8002e14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8002e16:	1d3b      	adds	r3, r7, #4
 8002e18:	2200      	movs	r2, #0
 8002e1a:	601a      	str	r2, [r3, #0]
 8002e1c:	605a      	str	r2, [r3, #4]
 8002e1e:	609a      	str	r2, [r3, #8]
 8002e20:	60da      	str	r2, [r3, #12]
 8002e22:	611a      	str	r2, [r3, #16]
 8002e24:	615a      	str	r2, [r3, #20]
 8002e26:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 8002e28:	4b1f      	ldr	r3, [pc, #124]	@ (8002ea8 <MX_TIM12_Init+0x98>)
 8002e2a:	4a20      	ldr	r2, [pc, #128]	@ (8002eac <MX_TIM12_Init+0x9c>)
 8002e2c:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 90-1;
 8002e2e:	4b1e      	ldr	r3, [pc, #120]	@ (8002ea8 <MX_TIM12_Init+0x98>)
 8002e30:	2259      	movs	r2, #89	@ 0x59
 8002e32:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e34:	4b1c      	ldr	r3, [pc, #112]	@ (8002ea8 <MX_TIM12_Init+0x98>)
 8002e36:	2200      	movs	r2, #0
 8002e38:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 1000-1;
 8002e3a:	4b1b      	ldr	r3, [pc, #108]	@ (8002ea8 <MX_TIM12_Init+0x98>)
 8002e3c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002e40:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002e42:	4b19      	ldr	r3, [pc, #100]	@ (8002ea8 <MX_TIM12_Init+0x98>)
 8002e44:	2200      	movs	r2, #0
 8002e46:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002e48:	4b17      	ldr	r3, [pc, #92]	@ (8002ea8 <MX_TIM12_Init+0x98>)
 8002e4a:	2200      	movs	r2, #0
 8002e4c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 8002e4e:	4816      	ldr	r0, [pc, #88]	@ (8002ea8 <MX_TIM12_Init+0x98>)
 8002e50:	f002 fe2c 	bl	8005aac <HAL_TIM_PWM_Init>
 8002e54:	4603      	mov	r3, r0
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d001      	beq.n	8002e5e <MX_TIM12_Init+0x4e>
  {
    Error_Handler();
 8002e5a:	f000 f971 	bl	8003140 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002e5e:	2360      	movs	r3, #96	@ 0x60
 8002e60:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002e62:	2300      	movs	r3, #0
 8002e64:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002e66:	2300      	movs	r3, #0
 8002e68:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002e6e:	1d3b      	adds	r3, r7, #4
 8002e70:	2200      	movs	r2, #0
 8002e72:	4619      	mov	r1, r3
 8002e74:	480c      	ldr	r0, [pc, #48]	@ (8002ea8 <MX_TIM12_Init+0x98>)
 8002e76:	f003 f955 	bl	8006124 <HAL_TIM_PWM_ConfigChannel>
 8002e7a:	4603      	mov	r3, r0
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d001      	beq.n	8002e84 <MX_TIM12_Init+0x74>
  {
    Error_Handler();
 8002e80:	f000 f95e 	bl	8003140 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002e84:	1d3b      	adds	r3, r7, #4
 8002e86:	2204      	movs	r2, #4
 8002e88:	4619      	mov	r1, r3
 8002e8a:	4807      	ldr	r0, [pc, #28]	@ (8002ea8 <MX_TIM12_Init+0x98>)
 8002e8c:	f003 f94a 	bl	8006124 <HAL_TIM_PWM_ConfigChannel>
 8002e90:	4603      	mov	r3, r0
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d001      	beq.n	8002e9a <MX_TIM12_Init+0x8a>
  {
    Error_Handler();
 8002e96:	f000 f953 	bl	8003140 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 8002e9a:	4803      	ldr	r0, [pc, #12]	@ (8002ea8 <MX_TIM12_Init+0x98>)
 8002e9c:	f000 fba6 	bl	80035ec <HAL_TIM_MspPostInit>

}
 8002ea0:	bf00      	nop
 8002ea2:	3720      	adds	r7, #32
 8002ea4:	46bd      	mov	sp, r7
 8002ea6:	bd80      	pop	{r7, pc}
 8002ea8:	20004890 	.word	0x20004890
 8002eac:	40001800 	.word	0x40001800

08002eb0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002eb4:	4b11      	ldr	r3, [pc, #68]	@ (8002efc <MX_USART2_UART_Init+0x4c>)
 8002eb6:	4a12      	ldr	r2, [pc, #72]	@ (8002f00 <MX_USART2_UART_Init+0x50>)
 8002eb8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002eba:	4b10      	ldr	r3, [pc, #64]	@ (8002efc <MX_USART2_UART_Init+0x4c>)
 8002ebc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002ec0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002ec2:	4b0e      	ldr	r3, [pc, #56]	@ (8002efc <MX_USART2_UART_Init+0x4c>)
 8002ec4:	2200      	movs	r2, #0
 8002ec6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002ec8:	4b0c      	ldr	r3, [pc, #48]	@ (8002efc <MX_USART2_UART_Init+0x4c>)
 8002eca:	2200      	movs	r2, #0
 8002ecc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002ece:	4b0b      	ldr	r3, [pc, #44]	@ (8002efc <MX_USART2_UART_Init+0x4c>)
 8002ed0:	2200      	movs	r2, #0
 8002ed2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002ed4:	4b09      	ldr	r3, [pc, #36]	@ (8002efc <MX_USART2_UART_Init+0x4c>)
 8002ed6:	220c      	movs	r2, #12
 8002ed8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002eda:	4b08      	ldr	r3, [pc, #32]	@ (8002efc <MX_USART2_UART_Init+0x4c>)
 8002edc:	2200      	movs	r2, #0
 8002ede:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002ee0:	4b06      	ldr	r3, [pc, #24]	@ (8002efc <MX_USART2_UART_Init+0x4c>)
 8002ee2:	2200      	movs	r2, #0
 8002ee4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002ee6:	4805      	ldr	r0, [pc, #20]	@ (8002efc <MX_USART2_UART_Init+0x4c>)
 8002ee8:	f003 fe74 	bl	8006bd4 <HAL_UART_Init>
 8002eec:	4603      	mov	r3, r0
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d001      	beq.n	8002ef6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002ef2:	f000 f925 	bl	8003140 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002ef6:	bf00      	nop
 8002ef8:	bd80      	pop	{r7, pc}
 8002efa:	bf00      	nop
 8002efc:	200048d8 	.word	0x200048d8
 8002f00:	40004400 	.word	0x40004400

08002f04 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002f04:	b580      	push	{r7, lr}
 8002f06:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002f08:	4b10      	ldr	r3, [pc, #64]	@ (8002f4c <MX_USART3_UART_Init+0x48>)
 8002f0a:	4a11      	ldr	r2, [pc, #68]	@ (8002f50 <MX_USART3_UART_Init+0x4c>)
 8002f0c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 500000;
 8002f0e:	4b0f      	ldr	r3, [pc, #60]	@ (8002f4c <MX_USART3_UART_Init+0x48>)
 8002f10:	4a10      	ldr	r2, [pc, #64]	@ (8002f54 <MX_USART3_UART_Init+0x50>)
 8002f12:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002f14:	4b0d      	ldr	r3, [pc, #52]	@ (8002f4c <MX_USART3_UART_Init+0x48>)
 8002f16:	2200      	movs	r2, #0
 8002f18:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002f1a:	4b0c      	ldr	r3, [pc, #48]	@ (8002f4c <MX_USART3_UART_Init+0x48>)
 8002f1c:	2200      	movs	r2, #0
 8002f1e:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002f20:	4b0a      	ldr	r3, [pc, #40]	@ (8002f4c <MX_USART3_UART_Init+0x48>)
 8002f22:	2200      	movs	r2, #0
 8002f24:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002f26:	4b09      	ldr	r3, [pc, #36]	@ (8002f4c <MX_USART3_UART_Init+0x48>)
 8002f28:	220c      	movs	r2, #12
 8002f2a:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002f2c:	4b07      	ldr	r3, [pc, #28]	@ (8002f4c <MX_USART3_UART_Init+0x48>)
 8002f2e:	2200      	movs	r2, #0
 8002f30:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002f32:	4b06      	ldr	r3, [pc, #24]	@ (8002f4c <MX_USART3_UART_Init+0x48>)
 8002f34:	2200      	movs	r2, #0
 8002f36:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002f38:	4804      	ldr	r0, [pc, #16]	@ (8002f4c <MX_USART3_UART_Init+0x48>)
 8002f3a:	f003 fe4b 	bl	8006bd4 <HAL_UART_Init>
 8002f3e:	4603      	mov	r3, r0
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d001      	beq.n	8002f48 <MX_USART3_UART_Init+0x44>
  {
    Error_Handler();
 8002f44:	f000 f8fc 	bl	8003140 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002f48:	bf00      	nop
 8002f4a:	bd80      	pop	{r7, pc}
 8002f4c:	20004920 	.word	0x20004920
 8002f50:	40004800 	.word	0x40004800
 8002f54:	0007a120 	.word	0x0007a120

08002f58 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002f58:	b580      	push	{r7, lr}
 8002f5a:	b082      	sub	sp, #8
 8002f5c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002f5e:	2300      	movs	r3, #0
 8002f60:	607b      	str	r3, [r7, #4]
 8002f62:	4b10      	ldr	r3, [pc, #64]	@ (8002fa4 <MX_DMA_Init+0x4c>)
 8002f64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f66:	4a0f      	ldr	r2, [pc, #60]	@ (8002fa4 <MX_DMA_Init+0x4c>)
 8002f68:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002f6c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f6e:	4b0d      	ldr	r3, [pc, #52]	@ (8002fa4 <MX_DMA_Init+0x4c>)
 8002f70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f72:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002f76:	607b      	str	r3, [r7, #4]
 8002f78:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	2105      	movs	r1, #5
 8002f7e:	2010      	movs	r0, #16
 8002f80:	f001 f8e6 	bl	8004150 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8002f84:	2010      	movs	r0, #16
 8002f86:	f001 f8ff 	bl	8004188 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 5, 0);
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	2105      	movs	r1, #5
 8002f8e:	2011      	movs	r0, #17
 8002f90:	f001 f8de 	bl	8004150 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8002f94:	2011      	movs	r0, #17
 8002f96:	f001 f8f7 	bl	8004188 <HAL_NVIC_EnableIRQ>

}
 8002f9a:	bf00      	nop
 8002f9c:	3708      	adds	r7, #8
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	bd80      	pop	{r7, pc}
 8002fa2:	bf00      	nop
 8002fa4:	40023800 	.word	0x40023800

08002fa8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	b08a      	sub	sp, #40	@ 0x28
 8002fac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fae:	f107 0314 	add.w	r3, r7, #20
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	601a      	str	r2, [r3, #0]
 8002fb6:	605a      	str	r2, [r3, #4]
 8002fb8:	609a      	str	r2, [r3, #8]
 8002fba:	60da      	str	r2, [r3, #12]
 8002fbc:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	613b      	str	r3, [r7, #16]
 8002fc2:	4b5a      	ldr	r3, [pc, #360]	@ (800312c <MX_GPIO_Init+0x184>)
 8002fc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fc6:	4a59      	ldr	r2, [pc, #356]	@ (800312c <MX_GPIO_Init+0x184>)
 8002fc8:	f043 0304 	orr.w	r3, r3, #4
 8002fcc:	6313      	str	r3, [r2, #48]	@ 0x30
 8002fce:	4b57      	ldr	r3, [pc, #348]	@ (800312c <MX_GPIO_Init+0x184>)
 8002fd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fd2:	f003 0304 	and.w	r3, r3, #4
 8002fd6:	613b      	str	r3, [r7, #16]
 8002fd8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002fda:	2300      	movs	r3, #0
 8002fdc:	60fb      	str	r3, [r7, #12]
 8002fde:	4b53      	ldr	r3, [pc, #332]	@ (800312c <MX_GPIO_Init+0x184>)
 8002fe0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fe2:	4a52      	ldr	r2, [pc, #328]	@ (800312c <MX_GPIO_Init+0x184>)
 8002fe4:	f043 0301 	orr.w	r3, r3, #1
 8002fe8:	6313      	str	r3, [r2, #48]	@ 0x30
 8002fea:	4b50      	ldr	r3, [pc, #320]	@ (800312c <MX_GPIO_Init+0x184>)
 8002fec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fee:	f003 0301 	and.w	r3, r3, #1
 8002ff2:	60fb      	str	r3, [r7, #12]
 8002ff4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ff6:	2300      	movs	r3, #0
 8002ff8:	60bb      	str	r3, [r7, #8]
 8002ffa:	4b4c      	ldr	r3, [pc, #304]	@ (800312c <MX_GPIO_Init+0x184>)
 8002ffc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ffe:	4a4b      	ldr	r2, [pc, #300]	@ (800312c <MX_GPIO_Init+0x184>)
 8003000:	f043 0302 	orr.w	r3, r3, #2
 8003004:	6313      	str	r3, [r2, #48]	@ 0x30
 8003006:	4b49      	ldr	r3, [pc, #292]	@ (800312c <MX_GPIO_Init+0x184>)
 8003008:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800300a:	f003 0302 	and.w	r3, r3, #2
 800300e:	60bb      	str	r3, [r7, #8]
 8003010:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003012:	2300      	movs	r3, #0
 8003014:	607b      	str	r3, [r7, #4]
 8003016:	4b45      	ldr	r3, [pc, #276]	@ (800312c <MX_GPIO_Init+0x184>)
 8003018:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800301a:	4a44      	ldr	r2, [pc, #272]	@ (800312c <MX_GPIO_Init+0x184>)
 800301c:	f043 0308 	orr.w	r3, r3, #8
 8003020:	6313      	str	r3, [r2, #48]	@ 0x30
 8003022:	4b42      	ldr	r3, [pc, #264]	@ (800312c <MX_GPIO_Init+0x184>)
 8003024:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003026:	f003 0308 	and.w	r3, r3, #8
 800302a:	607b      	str	r3, [r7, #4]
 800302c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13, GPIO_PIN_RESET);
 800302e:	2200      	movs	r2, #0
 8003030:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 8003034:	483e      	ldr	r0, [pc, #248]	@ (8003130 <MX_GPIO_Init+0x188>)
 8003036:	f001 fe63 	bl	8004d00 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800303a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800303e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003040:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8003044:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003046:	2301      	movs	r3, #1
 8003048:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800304a:	f107 0314 	add.w	r3, r7, #20
 800304e:	4619      	mov	r1, r3
 8003050:	4838      	ldr	r0, [pc, #224]	@ (8003134 <MX_GPIO_Init+0x18c>)
 8003052:	f001 fca9 	bl	80049a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003056:	2303      	movs	r3, #3
 8003058:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800305a:	2300      	movs	r3, #0
 800305c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800305e:	2301      	movs	r3, #1
 8003060:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003062:	f107 0314 	add.w	r3, r7, #20
 8003066:	4619      	mov	r1, r3
 8003068:	4832      	ldr	r0, [pc, #200]	@ (8003134 <MX_GPIO_Init+0x18c>)
 800306a:	f001 fc9d 	bl	80049a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 800306e:	2310      	movs	r3, #16
 8003070:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003072:	2300      	movs	r3, #0
 8003074:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003076:	2301      	movs	r3, #1
 8003078:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800307a:	f107 0314 	add.w	r3, r7, #20
 800307e:	4619      	mov	r1, r3
 8003080:	482d      	ldr	r0, [pc, #180]	@ (8003138 <MX_GPIO_Init+0x190>)
 8003082:	f001 fc91 	bl	80049a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8003086:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 800308a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800308c:	2301      	movs	r3, #1
 800308e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003090:	2300      	movs	r3, #0
 8003092:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003094:	2300      	movs	r3, #0
 8003096:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003098:	f107 0314 	add.w	r3, r7, #20
 800309c:	4619      	mov	r1, r3
 800309e:	4824      	ldr	r0, [pc, #144]	@ (8003130 <MX_GPIO_Init+0x188>)
 80030a0:	f001 fc82 	bl	80049a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80030a4:	2304      	movs	r3, #4
 80030a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80030a8:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80030ac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80030ae:	2301      	movs	r3, #1
 80030b0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80030b2:	f107 0314 	add.w	r3, r7, #20
 80030b6:	4619      	mov	r1, r3
 80030b8:	4820      	ldr	r0, [pc, #128]	@ (800313c <MX_GPIO_Init+0x194>)
 80030ba:	f001 fc75 	bl	80049a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB6 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 80030be:	f44f 7310 	mov.w	r3, #576	@ 0x240
 80030c2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80030c4:	2300      	movs	r3, #0
 80030c6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80030c8:	2301      	movs	r3, #1
 80030ca:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80030cc:	f107 0314 	add.w	r3, r7, #20
 80030d0:	4619      	mov	r1, r3
 80030d2:	4817      	ldr	r0, [pc, #92]	@ (8003130 <MX_GPIO_Init+0x188>)
 80030d4:	f001 fc68 	bl	80049a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 80030d8:	2380      	movs	r3, #128	@ 0x80
 80030da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80030dc:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80030e0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80030e2:	2301      	movs	r3, #1
 80030e4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80030e6:	f107 0314 	add.w	r3, r7, #20
 80030ea:	4619      	mov	r1, r3
 80030ec:	4810      	ldr	r0, [pc, #64]	@ (8003130 <MX_GPIO_Init+0x188>)
 80030ee:	f001 fc5b 	bl	80049a8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 5, 0);
 80030f2:	2200      	movs	r2, #0
 80030f4:	2105      	movs	r1, #5
 80030f6:	2008      	movs	r0, #8
 80030f8:	f001 f82a 	bl	8004150 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80030fc:	2008      	movs	r0, #8
 80030fe:	f001 f843 	bl	8004188 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8003102:	2200      	movs	r2, #0
 8003104:	2105      	movs	r1, #5
 8003106:	2017      	movs	r0, #23
 8003108:	f001 f822 	bl	8004150 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800310c:	2017      	movs	r0, #23
 800310e:	f001 f83b 	bl	8004188 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8003112:	2200      	movs	r2, #0
 8003114:	2105      	movs	r1, #5
 8003116:	2028      	movs	r0, #40	@ 0x28
 8003118:	f001 f81a 	bl	8004150 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800311c:	2028      	movs	r0, #40	@ 0x28
 800311e:	f001 f833 	bl	8004188 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8003122:	bf00      	nop
 8003124:	3728      	adds	r7, #40	@ 0x28
 8003126:	46bd      	mov	sp, r7
 8003128:	bd80      	pop	{r7, pc}
 800312a:	bf00      	nop
 800312c:	40023800 	.word	0x40023800
 8003130:	40020400 	.word	0x40020400
 8003134:	40020800 	.word	0x40020800
 8003138:	40020000 	.word	0x40020000
 800313c:	40020c00 	.word	0x40020c00

08003140 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003140:	b480      	push	{r7}
 8003142:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8003144:	b672      	cpsid	i
}
 8003146:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003148:	bf00      	nop
 800314a:	e7fd      	b.n	8003148 <Error_Handler+0x8>

0800314c <microros_allocate>:
void vPortFreeMicroROS( void *pv );
void *pvPortReallocMicroROS( void *pv, size_t xWantedSize );
size_t getBlockSize( void *pv );
void *pvPortCallocMicroROS( size_t num, size_t xWantedSize );

void * microros_allocate(size_t size, void * state){
 800314c:	b580      	push	{r7, lr}
 800314e:	b082      	sub	sp, #8
 8003150:	af00      	add	r7, sp, #0
 8003152:	6078      	str	r0, [r7, #4]
 8003154:	6039      	str	r1, [r7, #0]
  (void) state;
  // printf("-- Alloc %d (prev: %d B)\n",size, xPortGetFreeHeapSize());
  absoluteUsedMemory += size;
 8003156:	4b0c      	ldr	r3, [pc, #48]	@ (8003188 <microros_allocate+0x3c>)
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	461a      	mov	r2, r3
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	4413      	add	r3, r2
 8003160:	461a      	mov	r2, r3
 8003162:	4b09      	ldr	r3, [pc, #36]	@ (8003188 <microros_allocate+0x3c>)
 8003164:	601a      	str	r2, [r3, #0]
  usedMemory += size;
 8003166:	4b09      	ldr	r3, [pc, #36]	@ (800318c <microros_allocate+0x40>)
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	461a      	mov	r2, r3
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	4413      	add	r3, r2
 8003170:	461a      	mov	r2, r3
 8003172:	4b06      	ldr	r3, [pc, #24]	@ (800318c <microros_allocate+0x40>)
 8003174:	601a      	str	r2, [r3, #0]
  return pvPortMallocMicroROS(size);
 8003176:	6878      	ldr	r0, [r7, #4]
 8003178:	f7ff f934 	bl	80023e4 <pvPortMallocMicroROS>
 800317c:	4603      	mov	r3, r0
}
 800317e:	4618      	mov	r0, r3
 8003180:	3708      	adds	r7, #8
 8003182:	46bd      	mov	sp, r7
 8003184:	bd80      	pop	{r7, pc}
 8003186:	bf00      	nop
 8003188:	200079b4 	.word	0x200079b4
 800318c:	200079b8 	.word	0x200079b8

08003190 <microros_deallocate>:

void microros_deallocate(void * pointer, void * state){
 8003190:	b580      	push	{r7, lr}
 8003192:	b082      	sub	sp, #8
 8003194:	af00      	add	r7, sp, #0
 8003196:	6078      	str	r0, [r7, #4]
 8003198:	6039      	str	r1, [r7, #0]
  (void) state;
  // printf("-- Free %d (prev: %d B)\n",getBlockSize(pointer), xPortGetFreeHeapSize());
  if (NULL != pointer){
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	2b00      	cmp	r3, #0
 800319e:	d00c      	beq.n	80031ba <microros_deallocate+0x2a>
    usedMemory -= getBlockSize(pointer);
 80031a0:	6878      	ldr	r0, [r7, #4]
 80031a2:	f7ff fa43 	bl	800262c <getBlockSize>
 80031a6:	4603      	mov	r3, r0
 80031a8:	4a06      	ldr	r2, [pc, #24]	@ (80031c4 <microros_deallocate+0x34>)
 80031aa:	6812      	ldr	r2, [r2, #0]
 80031ac:	1ad3      	subs	r3, r2, r3
 80031ae:	461a      	mov	r2, r3
 80031b0:	4b04      	ldr	r3, [pc, #16]	@ (80031c4 <microros_deallocate+0x34>)
 80031b2:	601a      	str	r2, [r3, #0]
    vPortFreeMicroROS(pointer);
 80031b4:	6878      	ldr	r0, [r7, #4]
 80031b6:	f7ff f9dd 	bl	8002574 <vPortFreeMicroROS>
  }
}
 80031ba:	bf00      	nop
 80031bc:	3708      	adds	r7, #8
 80031be:	46bd      	mov	sp, r7
 80031c0:	bd80      	pop	{r7, pc}
 80031c2:	bf00      	nop
 80031c4:	200079b8 	.word	0x200079b8

080031c8 <microros_reallocate>:

void * microros_reallocate(void * pointer, size_t size, void * state){
 80031c8:	b580      	push	{r7, lr}
 80031ca:	b084      	sub	sp, #16
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	60f8      	str	r0, [r7, #12]
 80031d0:	60b9      	str	r1, [r7, #8]
 80031d2:	607a      	str	r2, [r7, #4]
  (void) state;
  // printf("-- Realloc %d -> %d (prev: %d B)\n",getBlockSize(pointer),size, xPortGetFreeHeapSize());
  absoluteUsedMemory += size;
 80031d4:	4b15      	ldr	r3, [pc, #84]	@ (800322c <microros_reallocate+0x64>)
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	461a      	mov	r2, r3
 80031da:	68bb      	ldr	r3, [r7, #8]
 80031dc:	4413      	add	r3, r2
 80031de:	461a      	mov	r2, r3
 80031e0:	4b12      	ldr	r3, [pc, #72]	@ (800322c <microros_reallocate+0x64>)
 80031e2:	601a      	str	r2, [r3, #0]
  usedMemory += size;
 80031e4:	4b12      	ldr	r3, [pc, #72]	@ (8003230 <microros_reallocate+0x68>)
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	461a      	mov	r2, r3
 80031ea:	68bb      	ldr	r3, [r7, #8]
 80031ec:	4413      	add	r3, r2
 80031ee:	461a      	mov	r2, r3
 80031f0:	4b0f      	ldr	r3, [pc, #60]	@ (8003230 <microros_reallocate+0x68>)
 80031f2:	601a      	str	r2, [r3, #0]
  if (NULL == pointer){
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d104      	bne.n	8003204 <microros_reallocate+0x3c>
    return pvPortMallocMicroROS(size);
 80031fa:	68b8      	ldr	r0, [r7, #8]
 80031fc:	f7ff f8f2 	bl	80023e4 <pvPortMallocMicroROS>
 8003200:	4603      	mov	r3, r0
 8003202:	e00e      	b.n	8003222 <microros_reallocate+0x5a>
  } else {
    usedMemory -= getBlockSize(pointer);
 8003204:	68f8      	ldr	r0, [r7, #12]
 8003206:	f7ff fa11 	bl	800262c <getBlockSize>
 800320a:	4603      	mov	r3, r0
 800320c:	4a08      	ldr	r2, [pc, #32]	@ (8003230 <microros_reallocate+0x68>)
 800320e:	6812      	ldr	r2, [r2, #0]
 8003210:	1ad3      	subs	r3, r2, r3
 8003212:	461a      	mov	r2, r3
 8003214:	4b06      	ldr	r3, [pc, #24]	@ (8003230 <microros_reallocate+0x68>)
 8003216:	601a      	str	r2, [r3, #0]
    return pvPortReallocMicroROS(pointer,size);
 8003218:	68b9      	ldr	r1, [r7, #8]
 800321a:	68f8      	ldr	r0, [r7, #12]
 800321c:	f7ff fa24 	bl	8002668 <pvPortReallocMicroROS>
 8003220:	4603      	mov	r3, r0
  }
}
 8003222:	4618      	mov	r0, r3
 8003224:	3710      	adds	r7, #16
 8003226:	46bd      	mov	sp, r7
 8003228:	bd80      	pop	{r7, pc}
 800322a:	bf00      	nop
 800322c:	200079b4 	.word	0x200079b4
 8003230:	200079b8 	.word	0x200079b8

08003234 <microros_zero_allocate>:

void * microros_zero_allocate(size_t number_of_elements, size_t size_of_element, void * state){
 8003234:	b580      	push	{r7, lr}
 8003236:	b084      	sub	sp, #16
 8003238:	af00      	add	r7, sp, #0
 800323a:	60f8      	str	r0, [r7, #12]
 800323c:	60b9      	str	r1, [r7, #8]
 800323e:	607a      	str	r2, [r7, #4]
  (void) state;
  // printf("-- Calloc %d x %d = %d -> (prev: %d B)\n",number_of_elements,size_of_element, number_of_elements*size_of_element, xPortGetFreeHeapSize());
  absoluteUsedMemory += number_of_elements*size_of_element;
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	68ba      	ldr	r2, [r7, #8]
 8003244:	fb02 f303 	mul.w	r3, r2, r3
 8003248:	4a0c      	ldr	r2, [pc, #48]	@ (800327c <microros_zero_allocate+0x48>)
 800324a:	6812      	ldr	r2, [r2, #0]
 800324c:	4413      	add	r3, r2
 800324e:	461a      	mov	r2, r3
 8003250:	4b0a      	ldr	r3, [pc, #40]	@ (800327c <microros_zero_allocate+0x48>)
 8003252:	601a      	str	r2, [r3, #0]
  usedMemory += number_of_elements*size_of_element;
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	68ba      	ldr	r2, [r7, #8]
 8003258:	fb02 f303 	mul.w	r3, r2, r3
 800325c:	4a08      	ldr	r2, [pc, #32]	@ (8003280 <microros_zero_allocate+0x4c>)
 800325e:	6812      	ldr	r2, [r2, #0]
 8003260:	4413      	add	r3, r2
 8003262:	461a      	mov	r2, r3
 8003264:	4b06      	ldr	r3, [pc, #24]	@ (8003280 <microros_zero_allocate+0x4c>)
 8003266:	601a      	str	r2, [r3, #0]
  return pvPortCallocMicroROS(number_of_elements,size_of_element);
 8003268:	68b9      	ldr	r1, [r7, #8]
 800326a:	68f8      	ldr	r0, [r7, #12]
 800326c:	f7ff fa29 	bl	80026c2 <pvPortCallocMicroROS>
 8003270:	4603      	mov	r3, r0
 8003272:	4618      	mov	r0, r3
 8003274:	3710      	adds	r7, #16
 8003276:	46bd      	mov	sp, r7
 8003278:	bd80      	pop	{r7, pc}
 800327a:	bf00      	nop
 800327c:	200079b4 	.word	0x200079b4
 8003280:	200079b8 	.word	0x200079b8
 8003284:	00000000 	.word	0x00000000

08003288 <UTILS_NanosecondsToTimespec>:
#define NANOSECONDS_PER_SECOND     ( 1000000000LL )                                /**< Nanoseconds per second. */
#define NANOSECONDS_PER_TICK       ( NANOSECONDS_PER_SECOND / configTICK_RATE_HZ ) /**< Nanoseconds per FreeRTOS tick. */

void UTILS_NanosecondsToTimespec( int64_t llSource,
                                  struct timespec * const pxDestination )
{
 8003288:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800328c:	b086      	sub	sp, #24
 800328e:	af00      	add	r7, sp, #0
 8003290:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8003294:	607a      	str	r2, [r7, #4]
    long lCarrySec = 0;
 8003296:	2300      	movs	r3, #0
 8003298:	617b      	str	r3, [r7, #20]

    /* Convert to timespec. */
    pxDestination->tv_sec = ( time_t ) ( llSource / NANOSECONDS_PER_SECOND );
 800329a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800329e:	a320      	add	r3, pc, #128	@ (adr r3, 8003320 <UTILS_NanosecondsToTimespec+0x98>)
 80032a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032a4:	f7fd fc3a 	bl	8000b1c <__aeabi_ldivmod>
 80032a8:	4602      	mov	r2, r0
 80032aa:	460b      	mov	r3, r1
 80032ac:	6879      	ldr	r1, [r7, #4]
 80032ae:	e9c1 2300 	strd	r2, r3, [r1]
    pxDestination->tv_nsec = ( long ) ( llSource % NANOSECONDS_PER_SECOND );
 80032b2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80032b6:	a31a      	add	r3, pc, #104	@ (adr r3, 8003320 <UTILS_NanosecondsToTimespec+0x98>)
 80032b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032bc:	f7fd fc2e 	bl	8000b1c <__aeabi_ldivmod>
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	609a      	str	r2, [r3, #8]

    /* Subtract from tv_sec if tv_nsec < 0. */
    if( pxDestination->tv_nsec < 0L )
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	689b      	ldr	r3, [r3, #8]
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	da20      	bge.n	800330e <UTILS_NanosecondsToTimespec+0x86>
    {
        /* Compute the number of seconds to carry. */
        lCarrySec = ( pxDestination->tv_nsec / ( long ) NANOSECONDS_PER_SECOND ) + 1L;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	689b      	ldr	r3, [r3, #8]
 80032d0:	4a11      	ldr	r2, [pc, #68]	@ (8003318 <UTILS_NanosecondsToTimespec+0x90>)
 80032d2:	fb82 1203 	smull	r1, r2, r2, r3
 80032d6:	1712      	asrs	r2, r2, #28
 80032d8:	17db      	asrs	r3, r3, #31
 80032da:	1ad3      	subs	r3, r2, r3
 80032dc:	3301      	adds	r3, #1
 80032de:	617b      	str	r3, [r7, #20]

        pxDestination->tv_sec -= ( time_t ) ( lCarrySec );
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032e6:	6979      	ldr	r1, [r7, #20]
 80032e8:	17c8      	asrs	r0, r1, #31
 80032ea:	460c      	mov	r4, r1
 80032ec:	4605      	mov	r5, r0
 80032ee:	ebb2 0804 	subs.w	r8, r2, r4
 80032f2:	eb63 0905 	sbc.w	r9, r3, r5
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	e9c3 8900 	strd	r8, r9, [r3]
        pxDestination->tv_nsec += lCarrySec * ( long ) NANOSECONDS_PER_SECOND;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	689a      	ldr	r2, [r3, #8]
 8003300:	697b      	ldr	r3, [r7, #20]
 8003302:	4906      	ldr	r1, [pc, #24]	@ (800331c <UTILS_NanosecondsToTimespec+0x94>)
 8003304:	fb01 f303 	mul.w	r3, r1, r3
 8003308:	441a      	add	r2, r3
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	609a      	str	r2, [r3, #8]
    }
}
 800330e:	bf00      	nop
 8003310:	3718      	adds	r7, #24
 8003312:	46bd      	mov	sp, r7
 8003314:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003318:	44b82fa1 	.word	0x44b82fa1
 800331c:	3b9aca00 	.word	0x3b9aca00
 8003320:	3b9aca00 	.word	0x3b9aca00
 8003324:	00000000 	.word	0x00000000

08003328 <clock_gettime>:

int clock_gettime( int clock_id,
                   struct timespec * tp )
{
 8003328:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800332c:	b08e      	sub	sp, #56	@ 0x38
 800332e:	af00      	add	r7, sp, #0
 8003330:	6278      	str	r0, [r7, #36]	@ 0x24
 8003332:	6239      	str	r1, [r7, #32]
    TimeOut_t xCurrentTime = { 0 };
 8003334:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8003338:	2300      	movs	r3, #0
 800333a:	6013      	str	r3, [r2, #0]
 800333c:	6053      	str	r3, [r2, #4]

    /* Intermediate variable used to convert TimeOut_t to struct timespec.
     * Also used to detect overflow issues. It must be unsigned because the
     * behavior of signed integer overflow is undefined. */
    uint64_t ullTickCount = 0ULL;
 800333e:	f04f 0200 	mov.w	r2, #0
 8003342:	f04f 0300 	mov.w	r3, #0
 8003346:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    /* Silence warnings about unused parameters. */
    ( void ) clock_id;

    /* Get the current tick count and overflow count. vTaskSetTimeOutState()
     * is used to get these values because they are both static in tasks.c. */
    vTaskSetTimeOutState( &xCurrentTime );
 800334a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800334e:	4618      	mov	r0, r3
 8003350:	f006 fc3a 	bl	8009bc8 <vTaskSetTimeOutState>

    /* Adjust the tick count for the number of times a TickType_t has overflowed.
     * portMAX_DELAY should be the maximum value of a TickType_t. */
    ullTickCount = ( uint64_t ) ( xCurrentTime.xOverflowCount ) << ( sizeof( TickType_t ) * 8 );
 8003354:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003356:	17da      	asrs	r2, r3, #31
 8003358:	61bb      	str	r3, [r7, #24]
 800335a:	61fa      	str	r2, [r7, #28]
 800335c:	f04f 0200 	mov.w	r2, #0
 8003360:	f04f 0300 	mov.w	r3, #0
 8003364:	69b9      	ldr	r1, [r7, #24]
 8003366:	000b      	movs	r3, r1
 8003368:	2200      	movs	r2, #0
 800336a:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30

    /* Add the current tick count. */
    ullTickCount += xCurrentTime.xTimeOnEntering;
 800336e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003370:	2200      	movs	r2, #0
 8003372:	461c      	mov	r4, r3
 8003374:	4615      	mov	r5, r2
 8003376:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800337a:	1911      	adds	r1, r2, r4
 800337c:	60b9      	str	r1, [r7, #8]
 800337e:	416b      	adcs	r3, r5
 8003380:	60fb      	str	r3, [r7, #12]
 8003382:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8003386:	e9c7 340c 	strd	r3, r4, [r7, #48]	@ 0x30

    /* Convert ullTickCount to timespec. */
    UTILS_NanosecondsToTimespec( ( int64_t ) ullTickCount * NANOSECONDS_PER_TICK, tp );
 800338a:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 800338e:	4602      	mov	r2, r0
 8003390:	460b      	mov	r3, r1
 8003392:	f04f 0400 	mov.w	r4, #0
 8003396:	f04f 0500 	mov.w	r5, #0
 800339a:	015d      	lsls	r5, r3, #5
 800339c:	ea45 65d2 	orr.w	r5, r5, r2, lsr #27
 80033a0:	0154      	lsls	r4, r2, #5
 80033a2:	4622      	mov	r2, r4
 80033a4:	462b      	mov	r3, r5
 80033a6:	ebb2 0800 	subs.w	r8, r2, r0
 80033aa:	eb63 0901 	sbc.w	r9, r3, r1
 80033ae:	f04f 0200 	mov.w	r2, #0
 80033b2:	f04f 0300 	mov.w	r3, #0
 80033b6:	ea4f 2349 	mov.w	r3, r9, lsl #9
 80033ba:	ea43 53d8 	orr.w	r3, r3, r8, lsr #23
 80033be:	ea4f 2248 	mov.w	r2, r8, lsl #9
 80033c2:	4690      	mov	r8, r2
 80033c4:	4699      	mov	r9, r3
 80033c6:	eb18 0a00 	adds.w	sl, r8, r0
 80033ca:	eb49 0b01 	adc.w	fp, r9, r1
 80033ce:	f04f 0200 	mov.w	r2, #0
 80033d2:	f04f 0300 	mov.w	r3, #0
 80033d6:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80033da:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80033de:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80033e2:	ebb2 040a 	subs.w	r4, r2, sl
 80033e6:	603c      	str	r4, [r7, #0]
 80033e8:	eb63 030b 	sbc.w	r3, r3, fp
 80033ec:	607b      	str	r3, [r7, #4]
 80033ee:	e9d7 4500 	ldrd	r4, r5, [r7]
 80033f2:	4623      	mov	r3, r4
 80033f4:	181b      	adds	r3, r3, r0
 80033f6:	613b      	str	r3, [r7, #16]
 80033f8:	462b      	mov	r3, r5
 80033fa:	eb41 0303 	adc.w	r3, r1, r3
 80033fe:	617b      	str	r3, [r7, #20]
 8003400:	6a3a      	ldr	r2, [r7, #32]
 8003402:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003406:	f7ff ff3f 	bl	8003288 <UTILS_NanosecondsToTimespec>

    return 0;
 800340a:	2300      	movs	r3, #0
 800340c:	4618      	mov	r0, r3
 800340e:	3738      	adds	r7, #56	@ 0x38
 8003410:	46bd      	mov	sp, r7
 8003412:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

08003418 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003418:	b580      	push	{r7, lr}
 800341a:	b082      	sub	sp, #8
 800341c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800341e:	2300      	movs	r3, #0
 8003420:	607b      	str	r3, [r7, #4]
 8003422:	4b12      	ldr	r3, [pc, #72]	@ (800346c <HAL_MspInit+0x54>)
 8003424:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003426:	4a11      	ldr	r2, [pc, #68]	@ (800346c <HAL_MspInit+0x54>)
 8003428:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800342c:	6453      	str	r3, [r2, #68]	@ 0x44
 800342e:	4b0f      	ldr	r3, [pc, #60]	@ (800346c <HAL_MspInit+0x54>)
 8003430:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003432:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003436:	607b      	str	r3, [r7, #4]
 8003438:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800343a:	2300      	movs	r3, #0
 800343c:	603b      	str	r3, [r7, #0]
 800343e:	4b0b      	ldr	r3, [pc, #44]	@ (800346c <HAL_MspInit+0x54>)
 8003440:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003442:	4a0a      	ldr	r2, [pc, #40]	@ (800346c <HAL_MspInit+0x54>)
 8003444:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003448:	6413      	str	r3, [r2, #64]	@ 0x40
 800344a:	4b08      	ldr	r3, [pc, #32]	@ (800346c <HAL_MspInit+0x54>)
 800344c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800344e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003452:	603b      	str	r3, [r7, #0]
 8003454:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8003456:	2200      	movs	r2, #0
 8003458:	210f      	movs	r1, #15
 800345a:	f06f 0001 	mvn.w	r0, #1
 800345e:	f000 fe77 	bl	8004150 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003462:	bf00      	nop
 8003464:	3708      	adds	r7, #8
 8003466:	46bd      	mov	sp, r7
 8003468:	bd80      	pop	{r7, pc}
 800346a:	bf00      	nop
 800346c:	40023800 	.word	0x40023800

08003470 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8003470:	b580      	push	{r7, lr}
 8003472:	b08a      	sub	sp, #40	@ 0x28
 8003474:	af00      	add	r7, sp, #0
 8003476:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003478:	f107 0314 	add.w	r3, r7, #20
 800347c:	2200      	movs	r2, #0
 800347e:	601a      	str	r2, [r3, #0]
 8003480:	605a      	str	r2, [r3, #4]
 8003482:	609a      	str	r2, [r3, #8]
 8003484:	60da      	str	r2, [r3, #12]
 8003486:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	4a19      	ldr	r2, [pc, #100]	@ (80034f4 <HAL_TIM_Encoder_MspInit+0x84>)
 800348e:	4293      	cmp	r3, r2
 8003490:	d12c      	bne.n	80034ec <HAL_TIM_Encoder_MspInit+0x7c>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003492:	2300      	movs	r3, #0
 8003494:	613b      	str	r3, [r7, #16]
 8003496:	4b18      	ldr	r3, [pc, #96]	@ (80034f8 <HAL_TIM_Encoder_MspInit+0x88>)
 8003498:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800349a:	4a17      	ldr	r2, [pc, #92]	@ (80034f8 <HAL_TIM_Encoder_MspInit+0x88>)
 800349c:	f043 0301 	orr.w	r3, r3, #1
 80034a0:	6453      	str	r3, [r2, #68]	@ 0x44
 80034a2:	4b15      	ldr	r3, [pc, #84]	@ (80034f8 <HAL_TIM_Encoder_MspInit+0x88>)
 80034a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034a6:	f003 0301 	and.w	r3, r3, #1
 80034aa:	613b      	str	r3, [r7, #16]
 80034ac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80034ae:	2300      	movs	r3, #0
 80034b0:	60fb      	str	r3, [r7, #12]
 80034b2:	4b11      	ldr	r3, [pc, #68]	@ (80034f8 <HAL_TIM_Encoder_MspInit+0x88>)
 80034b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034b6:	4a10      	ldr	r2, [pc, #64]	@ (80034f8 <HAL_TIM_Encoder_MspInit+0x88>)
 80034b8:	f043 0301 	orr.w	r3, r3, #1
 80034bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80034be:	4b0e      	ldr	r3, [pc, #56]	@ (80034f8 <HAL_TIM_Encoder_MspInit+0x88>)
 80034c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034c2:	f003 0301 	and.w	r3, r3, #1
 80034c6:	60fb      	str	r3, [r7, #12]
 80034c8:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80034ca:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80034ce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034d0:	2302      	movs	r3, #2
 80034d2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034d4:	2300      	movs	r3, #0
 80034d6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034d8:	2300      	movs	r3, #0
 80034da:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80034dc:	2301      	movs	r3, #1
 80034de:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80034e0:	f107 0314 	add.w	r3, r7, #20
 80034e4:	4619      	mov	r1, r3
 80034e6:	4805      	ldr	r0, [pc, #20]	@ (80034fc <HAL_TIM_Encoder_MspInit+0x8c>)
 80034e8:	f001 fa5e 	bl	80049a8 <HAL_GPIO_Init>

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 80034ec:	bf00      	nop
 80034ee:	3728      	adds	r7, #40	@ 0x28
 80034f0:	46bd      	mov	sp, r7
 80034f2:	bd80      	pop	{r7, pc}
 80034f4:	40010000 	.word	0x40010000
 80034f8:	40023800 	.word	0x40023800
 80034fc:	40020000 	.word	0x40020000

08003500 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8003500:	b480      	push	{r7}
 8003502:	b087      	sub	sp, #28
 8003504:	af00      	add	r7, sp, #0
 8003506:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	4a1f      	ldr	r2, [pc, #124]	@ (800358c <HAL_TIM_PWM_MspInit+0x8c>)
 800350e:	4293      	cmp	r3, r2
 8003510:	d10e      	bne.n	8003530 <HAL_TIM_PWM_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003512:	2300      	movs	r3, #0
 8003514:	617b      	str	r3, [r7, #20]
 8003516:	4b1e      	ldr	r3, [pc, #120]	@ (8003590 <HAL_TIM_PWM_MspInit+0x90>)
 8003518:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800351a:	4a1d      	ldr	r2, [pc, #116]	@ (8003590 <HAL_TIM_PWM_MspInit+0x90>)
 800351c:	f043 0302 	orr.w	r3, r3, #2
 8003520:	6413      	str	r3, [r2, #64]	@ 0x40
 8003522:	4b1b      	ldr	r3, [pc, #108]	@ (8003590 <HAL_TIM_PWM_MspInit+0x90>)
 8003524:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003526:	f003 0302 	and.w	r3, r3, #2
 800352a:	617b      	str	r3, [r7, #20]
 800352c:	697b      	ldr	r3, [r7, #20]
    /* USER CODE BEGIN TIM12_MspInit 1 */

    /* USER CODE END TIM12_MspInit 1 */
  }

}
 800352e:	e026      	b.n	800357e <HAL_TIM_PWM_MspInit+0x7e>
  else if(htim_pwm->Instance==TIM5)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	4a17      	ldr	r2, [pc, #92]	@ (8003594 <HAL_TIM_PWM_MspInit+0x94>)
 8003536:	4293      	cmp	r3, r2
 8003538:	d10e      	bne.n	8003558 <HAL_TIM_PWM_MspInit+0x58>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800353a:	2300      	movs	r3, #0
 800353c:	613b      	str	r3, [r7, #16]
 800353e:	4b14      	ldr	r3, [pc, #80]	@ (8003590 <HAL_TIM_PWM_MspInit+0x90>)
 8003540:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003542:	4a13      	ldr	r2, [pc, #76]	@ (8003590 <HAL_TIM_PWM_MspInit+0x90>)
 8003544:	f043 0308 	orr.w	r3, r3, #8
 8003548:	6413      	str	r3, [r2, #64]	@ 0x40
 800354a:	4b11      	ldr	r3, [pc, #68]	@ (8003590 <HAL_TIM_PWM_MspInit+0x90>)
 800354c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800354e:	f003 0308 	and.w	r3, r3, #8
 8003552:	613b      	str	r3, [r7, #16]
 8003554:	693b      	ldr	r3, [r7, #16]
}
 8003556:	e012      	b.n	800357e <HAL_TIM_PWM_MspInit+0x7e>
  else if(htim_pwm->Instance==TIM12)
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	4a0e      	ldr	r2, [pc, #56]	@ (8003598 <HAL_TIM_PWM_MspInit+0x98>)
 800355e:	4293      	cmp	r3, r2
 8003560:	d10d      	bne.n	800357e <HAL_TIM_PWM_MspInit+0x7e>
    __HAL_RCC_TIM12_CLK_ENABLE();
 8003562:	2300      	movs	r3, #0
 8003564:	60fb      	str	r3, [r7, #12]
 8003566:	4b0a      	ldr	r3, [pc, #40]	@ (8003590 <HAL_TIM_PWM_MspInit+0x90>)
 8003568:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800356a:	4a09      	ldr	r2, [pc, #36]	@ (8003590 <HAL_TIM_PWM_MspInit+0x90>)
 800356c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003570:	6413      	str	r3, [r2, #64]	@ 0x40
 8003572:	4b07      	ldr	r3, [pc, #28]	@ (8003590 <HAL_TIM_PWM_MspInit+0x90>)
 8003574:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003576:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800357a:	60fb      	str	r3, [r7, #12]
 800357c:	68fb      	ldr	r3, [r7, #12]
}
 800357e:	bf00      	nop
 8003580:	371c      	adds	r7, #28
 8003582:	46bd      	mov	sp, r7
 8003584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003588:	4770      	bx	lr
 800358a:	bf00      	nop
 800358c:	40000400 	.word	0x40000400
 8003590:	40023800 	.word	0x40023800
 8003594:	40000c00 	.word	0x40000c00
 8003598:	40001800 	.word	0x40001800

0800359c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800359c:	b580      	push	{r7, lr}
 800359e:	b084      	sub	sp, #16
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	4a0e      	ldr	r2, [pc, #56]	@ (80035e4 <HAL_TIM_Base_MspInit+0x48>)
 80035aa:	4293      	cmp	r3, r2
 80035ac:	d115      	bne.n	80035da <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM4_MspInit 0 */

    /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80035ae:	2300      	movs	r3, #0
 80035b0:	60fb      	str	r3, [r7, #12]
 80035b2:	4b0d      	ldr	r3, [pc, #52]	@ (80035e8 <HAL_TIM_Base_MspInit+0x4c>)
 80035b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035b6:	4a0c      	ldr	r2, [pc, #48]	@ (80035e8 <HAL_TIM_Base_MspInit+0x4c>)
 80035b8:	f043 0304 	orr.w	r3, r3, #4
 80035bc:	6413      	str	r3, [r2, #64]	@ 0x40
 80035be:	4b0a      	ldr	r3, [pc, #40]	@ (80035e8 <HAL_TIM_Base_MspInit+0x4c>)
 80035c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035c2:	f003 0304 	and.w	r3, r3, #4
 80035c6:	60fb      	str	r3, [r7, #12]
 80035c8:	68fb      	ldr	r3, [r7, #12]
    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 80035ca:	2200      	movs	r2, #0
 80035cc:	2105      	movs	r1, #5
 80035ce:	201e      	movs	r0, #30
 80035d0:	f000 fdbe 	bl	8004150 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80035d4:	201e      	movs	r0, #30
 80035d6:	f000 fdd7 	bl	8004188 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM4_MspInit 1 */

  }

}
 80035da:	bf00      	nop
 80035dc:	3710      	adds	r7, #16
 80035de:	46bd      	mov	sp, r7
 80035e0:	bd80      	pop	{r7, pc}
 80035e2:	bf00      	nop
 80035e4:	40000800 	.word	0x40000800
 80035e8:	40023800 	.word	0x40023800

080035ec <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80035ec:	b580      	push	{r7, lr}
 80035ee:	b08c      	sub	sp, #48	@ 0x30
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035f4:	f107 031c 	add.w	r3, r7, #28
 80035f8:	2200      	movs	r2, #0
 80035fa:	601a      	str	r2, [r3, #0]
 80035fc:	605a      	str	r2, [r3, #4]
 80035fe:	609a      	str	r2, [r3, #8]
 8003600:	60da      	str	r2, [r3, #12]
 8003602:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	4a45      	ldr	r2, [pc, #276]	@ (8003720 <HAL_TIM_MspPostInit+0x134>)
 800360a:	4293      	cmp	r3, r2
 800360c:	d13c      	bne.n	8003688 <HAL_TIM_MspPostInit+0x9c>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800360e:	2300      	movs	r3, #0
 8003610:	61bb      	str	r3, [r7, #24]
 8003612:	4b44      	ldr	r3, [pc, #272]	@ (8003724 <HAL_TIM_MspPostInit+0x138>)
 8003614:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003616:	4a43      	ldr	r2, [pc, #268]	@ (8003724 <HAL_TIM_MspPostInit+0x138>)
 8003618:	f043 0301 	orr.w	r3, r3, #1
 800361c:	6313      	str	r3, [r2, #48]	@ 0x30
 800361e:	4b41      	ldr	r3, [pc, #260]	@ (8003724 <HAL_TIM_MspPostInit+0x138>)
 8003620:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003622:	f003 0301 	and.w	r3, r3, #1
 8003626:	61bb      	str	r3, [r7, #24]
 8003628:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800362a:	2300      	movs	r3, #0
 800362c:	617b      	str	r3, [r7, #20]
 800362e:	4b3d      	ldr	r3, [pc, #244]	@ (8003724 <HAL_TIM_MspPostInit+0x138>)
 8003630:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003632:	4a3c      	ldr	r2, [pc, #240]	@ (8003724 <HAL_TIM_MspPostInit+0x138>)
 8003634:	f043 0302 	orr.w	r3, r3, #2
 8003638:	6313      	str	r3, [r2, #48]	@ 0x30
 800363a:	4b3a      	ldr	r3, [pc, #232]	@ (8003724 <HAL_TIM_MspPostInit+0x138>)
 800363c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800363e:	f003 0302 	and.w	r3, r3, #2
 8003642:	617b      	str	r3, [r7, #20]
 8003644:	697b      	ldr	r3, [r7, #20]
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003646:	23c0      	movs	r3, #192	@ 0xc0
 8003648:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800364a:	2302      	movs	r3, #2
 800364c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800364e:	2300      	movs	r3, #0
 8003650:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003652:	2300      	movs	r3, #0
 8003654:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003656:	2302      	movs	r3, #2
 8003658:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800365a:	f107 031c 	add.w	r3, r7, #28
 800365e:	4619      	mov	r1, r3
 8003660:	4831      	ldr	r0, [pc, #196]	@ (8003728 <HAL_TIM_MspPostInit+0x13c>)
 8003662:	f001 f9a1 	bl	80049a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003666:	2303      	movs	r3, #3
 8003668:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800366a:	2302      	movs	r3, #2
 800366c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800366e:	2300      	movs	r3, #0
 8003670:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003672:	2300      	movs	r3, #0
 8003674:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003676:	2302      	movs	r3, #2
 8003678:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800367a:	f107 031c 	add.w	r3, r7, #28
 800367e:	4619      	mov	r1, r3
 8003680:	482a      	ldr	r0, [pc, #168]	@ (800372c <HAL_TIM_MspPostInit+0x140>)
 8003682:	f001 f991 	bl	80049a8 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM12_MspPostInit 1 */

    /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 8003686:	e047      	b.n	8003718 <HAL_TIM_MspPostInit+0x12c>
  else if(htim->Instance==TIM5)
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	4a28      	ldr	r2, [pc, #160]	@ (8003730 <HAL_TIM_MspPostInit+0x144>)
 800368e:	4293      	cmp	r3, r2
 8003690:	d11e      	bne.n	80036d0 <HAL_TIM_MspPostInit+0xe4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003692:	2300      	movs	r3, #0
 8003694:	613b      	str	r3, [r7, #16]
 8003696:	4b23      	ldr	r3, [pc, #140]	@ (8003724 <HAL_TIM_MspPostInit+0x138>)
 8003698:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800369a:	4a22      	ldr	r2, [pc, #136]	@ (8003724 <HAL_TIM_MspPostInit+0x138>)
 800369c:	f043 0301 	orr.w	r3, r3, #1
 80036a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80036a2:	4b20      	ldr	r3, [pc, #128]	@ (8003724 <HAL_TIM_MspPostInit+0x138>)
 80036a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036a6:	f003 0301 	and.w	r3, r3, #1
 80036aa:	613b      	str	r3, [r7, #16]
 80036ac:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80036ae:	2301      	movs	r3, #1
 80036b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036b2:	2302      	movs	r3, #2
 80036b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036b6:	2300      	movs	r3, #0
 80036b8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80036ba:	2300      	movs	r3, #0
 80036bc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80036be:	2302      	movs	r3, #2
 80036c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80036c2:	f107 031c 	add.w	r3, r7, #28
 80036c6:	4619      	mov	r1, r3
 80036c8:	4817      	ldr	r0, [pc, #92]	@ (8003728 <HAL_TIM_MspPostInit+0x13c>)
 80036ca:	f001 f96d 	bl	80049a8 <HAL_GPIO_Init>
}
 80036ce:	e023      	b.n	8003718 <HAL_TIM_MspPostInit+0x12c>
  else if(htim->Instance==TIM12)
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	4a17      	ldr	r2, [pc, #92]	@ (8003734 <HAL_TIM_MspPostInit+0x148>)
 80036d6:	4293      	cmp	r3, r2
 80036d8:	d11e      	bne.n	8003718 <HAL_TIM_MspPostInit+0x12c>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80036da:	2300      	movs	r3, #0
 80036dc:	60fb      	str	r3, [r7, #12]
 80036de:	4b11      	ldr	r3, [pc, #68]	@ (8003724 <HAL_TIM_MspPostInit+0x138>)
 80036e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036e2:	4a10      	ldr	r2, [pc, #64]	@ (8003724 <HAL_TIM_MspPostInit+0x138>)
 80036e4:	f043 0302 	orr.w	r3, r3, #2
 80036e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80036ea:	4b0e      	ldr	r3, [pc, #56]	@ (8003724 <HAL_TIM_MspPostInit+0x138>)
 80036ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036ee:	f003 0302 	and.w	r3, r3, #2
 80036f2:	60fb      	str	r3, [r7, #12]
 80036f4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80036f6:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 80036fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036fc:	2302      	movs	r3, #2
 80036fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003700:	2300      	movs	r3, #0
 8003702:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003704:	2300      	movs	r3, #0
 8003706:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8003708:	2309      	movs	r3, #9
 800370a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800370c:	f107 031c 	add.w	r3, r7, #28
 8003710:	4619      	mov	r1, r3
 8003712:	4806      	ldr	r0, [pc, #24]	@ (800372c <HAL_TIM_MspPostInit+0x140>)
 8003714:	f001 f948 	bl	80049a8 <HAL_GPIO_Init>
}
 8003718:	bf00      	nop
 800371a:	3730      	adds	r7, #48	@ 0x30
 800371c:	46bd      	mov	sp, r7
 800371e:	bd80      	pop	{r7, pc}
 8003720:	40000400 	.word	0x40000400
 8003724:	40023800 	.word	0x40023800
 8003728:	40020000 	.word	0x40020000
 800372c:	40020400 	.word	0x40020400
 8003730:	40000c00 	.word	0x40000c00
 8003734:	40001800 	.word	0x40001800

08003738 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003738:	b580      	push	{r7, lr}
 800373a:	b08c      	sub	sp, #48	@ 0x30
 800373c:	af00      	add	r7, sp, #0
 800373e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003740:	f107 031c 	add.w	r3, r7, #28
 8003744:	2200      	movs	r2, #0
 8003746:	601a      	str	r2, [r3, #0]
 8003748:	605a      	str	r2, [r3, #4]
 800374a:	609a      	str	r2, [r3, #8]
 800374c:	60da      	str	r2, [r3, #12]
 800374e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	4a75      	ldr	r2, [pc, #468]	@ (800392c <HAL_UART_MspInit+0x1f4>)
 8003756:	4293      	cmp	r3, r2
 8003758:	f040 8094 	bne.w	8003884 <HAL_UART_MspInit+0x14c>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800375c:	2300      	movs	r3, #0
 800375e:	61bb      	str	r3, [r7, #24]
 8003760:	4b73      	ldr	r3, [pc, #460]	@ (8003930 <HAL_UART_MspInit+0x1f8>)
 8003762:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003764:	4a72      	ldr	r2, [pc, #456]	@ (8003930 <HAL_UART_MspInit+0x1f8>)
 8003766:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800376a:	6413      	str	r3, [r2, #64]	@ 0x40
 800376c:	4b70      	ldr	r3, [pc, #448]	@ (8003930 <HAL_UART_MspInit+0x1f8>)
 800376e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003770:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003774:	61bb      	str	r3, [r7, #24]
 8003776:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003778:	2300      	movs	r3, #0
 800377a:	617b      	str	r3, [r7, #20]
 800377c:	4b6c      	ldr	r3, [pc, #432]	@ (8003930 <HAL_UART_MspInit+0x1f8>)
 800377e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003780:	4a6b      	ldr	r2, [pc, #428]	@ (8003930 <HAL_UART_MspInit+0x1f8>)
 8003782:	f043 0301 	orr.w	r3, r3, #1
 8003786:	6313      	str	r3, [r2, #48]	@ 0x30
 8003788:	4b69      	ldr	r3, [pc, #420]	@ (8003930 <HAL_UART_MspInit+0x1f8>)
 800378a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800378c:	f003 0301 	and.w	r3, r3, #1
 8003790:	617b      	str	r3, [r7, #20]
 8003792:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003794:	230c      	movs	r3, #12
 8003796:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003798:	2302      	movs	r3, #2
 800379a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800379c:	2300      	movs	r3, #0
 800379e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80037a0:	2303      	movs	r3, #3
 80037a2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80037a4:	2307      	movs	r3, #7
 80037a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80037a8:	f107 031c 	add.w	r3, r7, #28
 80037ac:	4619      	mov	r1, r3
 80037ae:	4861      	ldr	r0, [pc, #388]	@ (8003934 <HAL_UART_MspInit+0x1fc>)
 80037b0:	f001 f8fa 	bl	80049a8 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 80037b4:	4b60      	ldr	r3, [pc, #384]	@ (8003938 <HAL_UART_MspInit+0x200>)
 80037b6:	4a61      	ldr	r2, [pc, #388]	@ (800393c <HAL_UART_MspInit+0x204>)
 80037b8:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 80037ba:	4b5f      	ldr	r3, [pc, #380]	@ (8003938 <HAL_UART_MspInit+0x200>)
 80037bc:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80037c0:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80037c2:	4b5d      	ldr	r3, [pc, #372]	@ (8003938 <HAL_UART_MspInit+0x200>)
 80037c4:	2200      	movs	r2, #0
 80037c6:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80037c8:	4b5b      	ldr	r3, [pc, #364]	@ (8003938 <HAL_UART_MspInit+0x200>)
 80037ca:	2200      	movs	r2, #0
 80037cc:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80037ce:	4b5a      	ldr	r3, [pc, #360]	@ (8003938 <HAL_UART_MspInit+0x200>)
 80037d0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80037d4:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80037d6:	4b58      	ldr	r3, [pc, #352]	@ (8003938 <HAL_UART_MspInit+0x200>)
 80037d8:	2200      	movs	r2, #0
 80037da:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80037dc:	4b56      	ldr	r3, [pc, #344]	@ (8003938 <HAL_UART_MspInit+0x200>)
 80037de:	2200      	movs	r2, #0
 80037e0:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 80037e2:	4b55      	ldr	r3, [pc, #340]	@ (8003938 <HAL_UART_MspInit+0x200>)
 80037e4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80037e8:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80037ea:	4b53      	ldr	r3, [pc, #332]	@ (8003938 <HAL_UART_MspInit+0x200>)
 80037ec:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80037f0:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80037f2:	4b51      	ldr	r3, [pc, #324]	@ (8003938 <HAL_UART_MspInit+0x200>)
 80037f4:	2200      	movs	r2, #0
 80037f6:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80037f8:	484f      	ldr	r0, [pc, #316]	@ (8003938 <HAL_UART_MspInit+0x200>)
 80037fa:	f000 fcd3 	bl	80041a4 <HAL_DMA_Init>
 80037fe:	4603      	mov	r3, r0
 8003800:	2b00      	cmp	r3, #0
 8003802:	d001      	beq.n	8003808 <HAL_UART_MspInit+0xd0>
    {
      Error_Handler();
 8003804:	f7ff fc9c 	bl	8003140 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	4a4b      	ldr	r2, [pc, #300]	@ (8003938 <HAL_UART_MspInit+0x200>)
 800380c:	63da      	str	r2, [r3, #60]	@ 0x3c
 800380e:	4a4a      	ldr	r2, [pc, #296]	@ (8003938 <HAL_UART_MspInit+0x200>)
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8003814:	4b4a      	ldr	r3, [pc, #296]	@ (8003940 <HAL_UART_MspInit+0x208>)
 8003816:	4a4b      	ldr	r2, [pc, #300]	@ (8003944 <HAL_UART_MspInit+0x20c>)
 8003818:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 800381a:	4b49      	ldr	r3, [pc, #292]	@ (8003940 <HAL_UART_MspInit+0x208>)
 800381c:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8003820:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003822:	4b47      	ldr	r3, [pc, #284]	@ (8003940 <HAL_UART_MspInit+0x208>)
 8003824:	2240      	movs	r2, #64	@ 0x40
 8003826:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003828:	4b45      	ldr	r3, [pc, #276]	@ (8003940 <HAL_UART_MspInit+0x208>)
 800382a:	2200      	movs	r2, #0
 800382c:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800382e:	4b44      	ldr	r3, [pc, #272]	@ (8003940 <HAL_UART_MspInit+0x208>)
 8003830:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003834:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003836:	4b42      	ldr	r3, [pc, #264]	@ (8003940 <HAL_UART_MspInit+0x208>)
 8003838:	2200      	movs	r2, #0
 800383a:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800383c:	4b40      	ldr	r3, [pc, #256]	@ (8003940 <HAL_UART_MspInit+0x208>)
 800383e:	2200      	movs	r2, #0
 8003840:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8003842:	4b3f      	ldr	r3, [pc, #252]	@ (8003940 <HAL_UART_MspInit+0x208>)
 8003844:	2200      	movs	r2, #0
 8003846:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8003848:	4b3d      	ldr	r3, [pc, #244]	@ (8003940 <HAL_UART_MspInit+0x208>)
 800384a:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800384e:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003850:	4b3b      	ldr	r3, [pc, #236]	@ (8003940 <HAL_UART_MspInit+0x208>)
 8003852:	2200      	movs	r2, #0
 8003854:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8003856:	483a      	ldr	r0, [pc, #232]	@ (8003940 <HAL_UART_MspInit+0x208>)
 8003858:	f000 fca4 	bl	80041a4 <HAL_DMA_Init>
 800385c:	4603      	mov	r3, r0
 800385e:	2b00      	cmp	r3, #0
 8003860:	d001      	beq.n	8003866 <HAL_UART_MspInit+0x12e>
    {
      Error_Handler();
 8003862:	f7ff fc6d 	bl	8003140 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	4a35      	ldr	r2, [pc, #212]	@ (8003940 <HAL_UART_MspInit+0x208>)
 800386a:	639a      	str	r2, [r3, #56]	@ 0x38
 800386c:	4a34      	ldr	r2, [pc, #208]	@ (8003940 <HAL_UART_MspInit+0x208>)
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8003872:	2200      	movs	r2, #0
 8003874:	2105      	movs	r1, #5
 8003876:	2026      	movs	r0, #38	@ 0x26
 8003878:	f000 fc6a 	bl	8004150 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800387c:	2026      	movs	r0, #38	@ 0x26
 800387e:	f000 fc83 	bl	8004188 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 8003882:	e04f      	b.n	8003924 <HAL_UART_MspInit+0x1ec>
  else if(huart->Instance==USART3)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	4a2f      	ldr	r2, [pc, #188]	@ (8003948 <HAL_UART_MspInit+0x210>)
 800388a:	4293      	cmp	r3, r2
 800388c:	d14a      	bne.n	8003924 <HAL_UART_MspInit+0x1ec>
    __HAL_RCC_USART3_CLK_ENABLE();
 800388e:	2300      	movs	r3, #0
 8003890:	613b      	str	r3, [r7, #16]
 8003892:	4b27      	ldr	r3, [pc, #156]	@ (8003930 <HAL_UART_MspInit+0x1f8>)
 8003894:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003896:	4a26      	ldr	r2, [pc, #152]	@ (8003930 <HAL_UART_MspInit+0x1f8>)
 8003898:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800389c:	6413      	str	r3, [r2, #64]	@ 0x40
 800389e:	4b24      	ldr	r3, [pc, #144]	@ (8003930 <HAL_UART_MspInit+0x1f8>)
 80038a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038a2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80038a6:	613b      	str	r3, [r7, #16]
 80038a8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80038aa:	2300      	movs	r3, #0
 80038ac:	60fb      	str	r3, [r7, #12]
 80038ae:	4b20      	ldr	r3, [pc, #128]	@ (8003930 <HAL_UART_MspInit+0x1f8>)
 80038b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038b2:	4a1f      	ldr	r2, [pc, #124]	@ (8003930 <HAL_UART_MspInit+0x1f8>)
 80038b4:	f043 0304 	orr.w	r3, r3, #4
 80038b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80038ba:	4b1d      	ldr	r3, [pc, #116]	@ (8003930 <HAL_UART_MspInit+0x1f8>)
 80038bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038be:	f003 0304 	and.w	r3, r3, #4
 80038c2:	60fb      	str	r3, [r7, #12]
 80038c4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80038c6:	2300      	movs	r3, #0
 80038c8:	60bb      	str	r3, [r7, #8]
 80038ca:	4b19      	ldr	r3, [pc, #100]	@ (8003930 <HAL_UART_MspInit+0x1f8>)
 80038cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038ce:	4a18      	ldr	r2, [pc, #96]	@ (8003930 <HAL_UART_MspInit+0x1f8>)
 80038d0:	f043 0302 	orr.w	r3, r3, #2
 80038d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80038d6:	4b16      	ldr	r3, [pc, #88]	@ (8003930 <HAL_UART_MspInit+0x1f8>)
 80038d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038da:	f003 0302 	and.w	r3, r3, #2
 80038de:	60bb      	str	r3, [r7, #8]
 80038e0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80038e2:	2320      	movs	r3, #32
 80038e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038e6:	2302      	movs	r3, #2
 80038e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038ea:	2300      	movs	r3, #0
 80038ec:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80038ee:	2303      	movs	r3, #3
 80038f0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80038f2:	2307      	movs	r3, #7
 80038f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80038f6:	f107 031c 	add.w	r3, r7, #28
 80038fa:	4619      	mov	r1, r3
 80038fc:	4813      	ldr	r0, [pc, #76]	@ (800394c <HAL_UART_MspInit+0x214>)
 80038fe:	f001 f853 	bl	80049a8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003902:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003906:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003908:	2302      	movs	r3, #2
 800390a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800390c:	2300      	movs	r3, #0
 800390e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003910:	2303      	movs	r3, #3
 8003912:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003914:	2307      	movs	r3, #7
 8003916:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003918:	f107 031c 	add.w	r3, r7, #28
 800391c:	4619      	mov	r1, r3
 800391e:	480c      	ldr	r0, [pc, #48]	@ (8003950 <HAL_UART_MspInit+0x218>)
 8003920:	f001 f842 	bl	80049a8 <HAL_GPIO_Init>
}
 8003924:	bf00      	nop
 8003926:	3730      	adds	r7, #48	@ 0x30
 8003928:	46bd      	mov	sp, r7
 800392a:	bd80      	pop	{r7, pc}
 800392c:	40004400 	.word	0x40004400
 8003930:	40023800 	.word	0x40023800
 8003934:	40020000 	.word	0x40020000
 8003938:	20004968 	.word	0x20004968
 800393c:	40026088 	.word	0x40026088
 8003940:	200049c8 	.word	0x200049c8
 8003944:	400260a0 	.word	0x400260a0
 8003948:	40004800 	.word	0x40004800
 800394c:	40020800 	.word	0x40020800
 8003950:	40020400 	.word	0x40020400

08003954 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003954:	b580      	push	{r7, lr}
 8003956:	b08e      	sub	sp, #56	@ 0x38
 8003958:	af00      	add	r7, sp, #0
 800395a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 800395c:	2300      	movs	r3, #0
 800395e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8003960:	2300      	movs	r3, #0
 8003962:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8003964:	2300      	movs	r3, #0
 8003966:	60fb      	str	r3, [r7, #12]
 8003968:	4b33      	ldr	r3, [pc, #204]	@ (8003a38 <HAL_InitTick+0xe4>)
 800396a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800396c:	4a32      	ldr	r2, [pc, #200]	@ (8003a38 <HAL_InitTick+0xe4>)
 800396e:	f043 0310 	orr.w	r3, r3, #16
 8003972:	6413      	str	r3, [r2, #64]	@ 0x40
 8003974:	4b30      	ldr	r3, [pc, #192]	@ (8003a38 <HAL_InitTick+0xe4>)
 8003976:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003978:	f003 0310 	and.w	r3, r3, #16
 800397c:	60fb      	str	r3, [r7, #12]
 800397e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003980:	f107 0210 	add.w	r2, r7, #16
 8003984:	f107 0314 	add.w	r3, r7, #20
 8003988:	4611      	mov	r1, r2
 800398a:	4618      	mov	r0, r3
 800398c:	f001 fb54 	bl	8005038 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8003990:	6a3b      	ldr	r3, [r7, #32]
 8003992:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8003994:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003996:	2b00      	cmp	r3, #0
 8003998:	d103      	bne.n	80039a2 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800399a:	f001 fb25 	bl	8004fe8 <HAL_RCC_GetPCLK1Freq>
 800399e:	6378      	str	r0, [r7, #52]	@ 0x34
 80039a0:	e004      	b.n	80039ac <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80039a2:	f001 fb21 	bl	8004fe8 <HAL_RCC_GetPCLK1Freq>
 80039a6:	4603      	mov	r3, r0
 80039a8:	005b      	lsls	r3, r3, #1
 80039aa:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80039ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80039ae:	4a23      	ldr	r2, [pc, #140]	@ (8003a3c <HAL_InitTick+0xe8>)
 80039b0:	fba2 2303 	umull	r2, r3, r2, r3
 80039b4:	0c9b      	lsrs	r3, r3, #18
 80039b6:	3b01      	subs	r3, #1
 80039b8:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80039ba:	4b21      	ldr	r3, [pc, #132]	@ (8003a40 <HAL_InitTick+0xec>)
 80039bc:	4a21      	ldr	r2, [pc, #132]	@ (8003a44 <HAL_InitTick+0xf0>)
 80039be:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80039c0:	4b1f      	ldr	r3, [pc, #124]	@ (8003a40 <HAL_InitTick+0xec>)
 80039c2:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80039c6:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80039c8:	4a1d      	ldr	r2, [pc, #116]	@ (8003a40 <HAL_InitTick+0xec>)
 80039ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039cc:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80039ce:	4b1c      	ldr	r3, [pc, #112]	@ (8003a40 <HAL_InitTick+0xec>)
 80039d0:	2200      	movs	r2, #0
 80039d2:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80039d4:	4b1a      	ldr	r3, [pc, #104]	@ (8003a40 <HAL_InitTick+0xec>)
 80039d6:	2200      	movs	r2, #0
 80039d8:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80039da:	4b19      	ldr	r3, [pc, #100]	@ (8003a40 <HAL_InitTick+0xec>)
 80039dc:	2200      	movs	r2, #0
 80039de:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 80039e0:	4817      	ldr	r0, [pc, #92]	@ (8003a40 <HAL_InitTick+0xec>)
 80039e2:	f001 ffa3 	bl	800592c <HAL_TIM_Base_Init>
 80039e6:	4603      	mov	r3, r0
 80039e8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 80039ec:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d11b      	bne.n	8003a2c <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 80039f4:	4812      	ldr	r0, [pc, #72]	@ (8003a40 <HAL_InitTick+0xec>)
 80039f6:	f001 ffe9 	bl	80059cc <HAL_TIM_Base_Start_IT>
 80039fa:	4603      	mov	r3, r0
 80039fc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8003a00:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d111      	bne.n	8003a2c <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003a08:	2036      	movs	r0, #54	@ 0x36
 8003a0a:	f000 fbbd 	bl	8004188 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	2b0f      	cmp	r3, #15
 8003a12:	d808      	bhi.n	8003a26 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8003a14:	2200      	movs	r2, #0
 8003a16:	6879      	ldr	r1, [r7, #4]
 8003a18:	2036      	movs	r0, #54	@ 0x36
 8003a1a:	f000 fb99 	bl	8004150 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003a1e:	4a0a      	ldr	r2, [pc, #40]	@ (8003a48 <HAL_InitTick+0xf4>)
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	6013      	str	r3, [r2, #0]
 8003a24:	e002      	b.n	8003a2c <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8003a26:	2301      	movs	r3, #1
 8003a28:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8003a2c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8003a30:	4618      	mov	r0, r3
 8003a32:	3738      	adds	r7, #56	@ 0x38
 8003a34:	46bd      	mov	sp, r7
 8003a36:	bd80      	pop	{r7, pc}
 8003a38:	40023800 	.word	0x40023800
 8003a3c:	431bde83 	.word	0x431bde83
 8003a40:	200079bc 	.word	0x200079bc
 8003a44:	40001000 	.word	0x40001000
 8003a48:	2000003c 	.word	0x2000003c

08003a4c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003a4c:	b480      	push	{r7}
 8003a4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003a50:	bf00      	nop
 8003a52:	e7fd      	b.n	8003a50 <NMI_Handler+0x4>

08003a54 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003a54:	b480      	push	{r7}
 8003a56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003a58:	bf00      	nop
 8003a5a:	e7fd      	b.n	8003a58 <HardFault_Handler+0x4>

08003a5c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003a5c:	b480      	push	{r7}
 8003a5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003a60:	bf00      	nop
 8003a62:	e7fd      	b.n	8003a60 <MemManage_Handler+0x4>

08003a64 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003a64:	b480      	push	{r7}
 8003a66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003a68:	bf00      	nop
 8003a6a:	e7fd      	b.n	8003a68 <BusFault_Handler+0x4>

08003a6c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003a6c:	b480      	push	{r7}
 8003a6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003a70:	bf00      	nop
 8003a72:	e7fd      	b.n	8003a70 <UsageFault_Handler+0x4>

08003a74 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003a74:	b480      	push	{r7}
 8003a76:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003a78:	bf00      	nop
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a80:	4770      	bx	lr

08003a82 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8003a82:	b580      	push	{r7, lr}
 8003a84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8003a86:	2004      	movs	r0, #4
 8003a88:	f001 f954 	bl	8004d34 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8003a8c:	bf00      	nop
 8003a8e:	bd80      	pop	{r7, pc}

08003a90 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8003a94:	4802      	ldr	r0, [pc, #8]	@ (8003aa0 <DMA1_Stream5_IRQHandler+0x10>)
 8003a96:	f000 fd1d 	bl	80044d4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8003a9a:	bf00      	nop
 8003a9c:	bd80      	pop	{r7, pc}
 8003a9e:	bf00      	nop
 8003aa0:	20004968 	.word	0x20004968

08003aa4 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8003aa8:	4802      	ldr	r0, [pc, #8]	@ (8003ab4 <DMA1_Stream6_IRQHandler+0x10>)
 8003aaa:	f000 fd13 	bl	80044d4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8003aae:	bf00      	nop
 8003ab0:	bd80      	pop	{r7, pc}
 8003ab2:	bf00      	nop
 8003ab4:	200049c8 	.word	0x200049c8

08003ab8 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8003abc:	2080      	movs	r0, #128	@ 0x80
 8003abe:	f001 f939 	bl	8004d34 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8003ac2:	bf00      	nop
 8003ac4:	bd80      	pop	{r7, pc}
	...

08003ac8 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8003ac8:	b580      	push	{r7, lr}
 8003aca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8003acc:	4802      	ldr	r0, [pc, #8]	@ (8003ad8 <TIM4_IRQHandler+0x10>)
 8003ace:	f002 fa39 	bl	8005f44 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8003ad2:	bf00      	nop
 8003ad4:	bd80      	pop	{r7, pc}
 8003ad6:	bf00      	nop
 8003ad8:	20004800 	.word	0x20004800

08003adc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003adc:	b580      	push	{r7, lr}
 8003ade:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003ae0:	4802      	ldr	r0, [pc, #8]	@ (8003aec <USART2_IRQHandler+0x10>)
 8003ae2:	f003 fa73 	bl	8006fcc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003ae6:	bf00      	nop
 8003ae8:	bd80      	pop	{r7, pc}
 8003aea:	bf00      	nop
 8003aec:	200048d8 	.word	0x200048d8

08003af0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003af0:	b580      	push	{r7, lr}
 8003af2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8003af4:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8003af8:	f001 f91c 	bl	8004d34 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003afc:	bf00      	nop
 8003afe:	bd80      	pop	{r7, pc}

08003b00 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003b00:	b580      	push	{r7, lr}
 8003b02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003b04:	4802      	ldr	r0, [pc, #8]	@ (8003b10 <TIM6_DAC_IRQHandler+0x10>)
 8003b06:	f002 fa1d 	bl	8005f44 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8003b0a:	bf00      	nop
 8003b0c:	bd80      	pop	{r7, pc}
 8003b0e:	bf00      	nop
 8003b10:	200079bc 	.word	0x200079bc

08003b14 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003b14:	b480      	push	{r7}
 8003b16:	af00      	add	r7, sp, #0
  return 1;
 8003b18:	2301      	movs	r3, #1
}
 8003b1a:	4618      	mov	r0, r3
 8003b1c:	46bd      	mov	sp, r7
 8003b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b22:	4770      	bx	lr

08003b24 <_kill>:

int _kill(int pid, int sig)
{
 8003b24:	b580      	push	{r7, lr}
 8003b26:	b082      	sub	sp, #8
 8003b28:	af00      	add	r7, sp, #0
 8003b2a:	6078      	str	r0, [r7, #4]
 8003b2c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003b2e:	f014 ffc7 	bl	8018ac0 <__errno>
 8003b32:	4603      	mov	r3, r0
 8003b34:	2216      	movs	r2, #22
 8003b36:	601a      	str	r2, [r3, #0]
  return -1;
 8003b38:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8003b3c:	4618      	mov	r0, r3
 8003b3e:	3708      	adds	r7, #8
 8003b40:	46bd      	mov	sp, r7
 8003b42:	bd80      	pop	{r7, pc}

08003b44 <_exit>:

void _exit (int status)
{
 8003b44:	b580      	push	{r7, lr}
 8003b46:	b082      	sub	sp, #8
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003b4c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003b50:	6878      	ldr	r0, [r7, #4]
 8003b52:	f7ff ffe7 	bl	8003b24 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003b56:	bf00      	nop
 8003b58:	e7fd      	b.n	8003b56 <_exit+0x12>

08003b5a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003b5a:	b580      	push	{r7, lr}
 8003b5c:	b086      	sub	sp, #24
 8003b5e:	af00      	add	r7, sp, #0
 8003b60:	60f8      	str	r0, [r7, #12]
 8003b62:	60b9      	str	r1, [r7, #8]
 8003b64:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003b66:	2300      	movs	r3, #0
 8003b68:	617b      	str	r3, [r7, #20]
 8003b6a:	e00a      	b.n	8003b82 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003b6c:	f3af 8000 	nop.w
 8003b70:	4601      	mov	r1, r0
 8003b72:	68bb      	ldr	r3, [r7, #8]
 8003b74:	1c5a      	adds	r2, r3, #1
 8003b76:	60ba      	str	r2, [r7, #8]
 8003b78:	b2ca      	uxtb	r2, r1
 8003b7a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003b7c:	697b      	ldr	r3, [r7, #20]
 8003b7e:	3301      	adds	r3, #1
 8003b80:	617b      	str	r3, [r7, #20]
 8003b82:	697a      	ldr	r2, [r7, #20]
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	429a      	cmp	r2, r3
 8003b88:	dbf0      	blt.n	8003b6c <_read+0x12>
  }

  return len;
 8003b8a:	687b      	ldr	r3, [r7, #4]
}
 8003b8c:	4618      	mov	r0, r3
 8003b8e:	3718      	adds	r7, #24
 8003b90:	46bd      	mov	sp, r7
 8003b92:	bd80      	pop	{r7, pc}

08003b94 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003b94:	b580      	push	{r7, lr}
 8003b96:	b086      	sub	sp, #24
 8003b98:	af00      	add	r7, sp, #0
 8003b9a:	60f8      	str	r0, [r7, #12]
 8003b9c:	60b9      	str	r1, [r7, #8]
 8003b9e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003ba0:	2300      	movs	r3, #0
 8003ba2:	617b      	str	r3, [r7, #20]
 8003ba4:	e009      	b.n	8003bba <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003ba6:	68bb      	ldr	r3, [r7, #8]
 8003ba8:	1c5a      	adds	r2, r3, #1
 8003baa:	60ba      	str	r2, [r7, #8]
 8003bac:	781b      	ldrb	r3, [r3, #0]
 8003bae:	4618      	mov	r0, r3
 8003bb0:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003bb4:	697b      	ldr	r3, [r7, #20]
 8003bb6:	3301      	adds	r3, #1
 8003bb8:	617b      	str	r3, [r7, #20]
 8003bba:	697a      	ldr	r2, [r7, #20]
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	429a      	cmp	r2, r3
 8003bc0:	dbf1      	blt.n	8003ba6 <_write+0x12>
  }
  return len;
 8003bc2:	687b      	ldr	r3, [r7, #4]
}
 8003bc4:	4618      	mov	r0, r3
 8003bc6:	3718      	adds	r7, #24
 8003bc8:	46bd      	mov	sp, r7
 8003bca:	bd80      	pop	{r7, pc}

08003bcc <_close>:

int _close(int file)
{
 8003bcc:	b480      	push	{r7}
 8003bce:	b083      	sub	sp, #12
 8003bd0:	af00      	add	r7, sp, #0
 8003bd2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003bd4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8003bd8:	4618      	mov	r0, r3
 8003bda:	370c      	adds	r7, #12
 8003bdc:	46bd      	mov	sp, r7
 8003bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be2:	4770      	bx	lr

08003be4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003be4:	b480      	push	{r7}
 8003be6:	b083      	sub	sp, #12
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	6078      	str	r0, [r7, #4]
 8003bec:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003bee:	683b      	ldr	r3, [r7, #0]
 8003bf0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003bf4:	605a      	str	r2, [r3, #4]
  return 0;
 8003bf6:	2300      	movs	r3, #0
}
 8003bf8:	4618      	mov	r0, r3
 8003bfa:	370c      	adds	r7, #12
 8003bfc:	46bd      	mov	sp, r7
 8003bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c02:	4770      	bx	lr

08003c04 <_isatty>:

int _isatty(int file)
{
 8003c04:	b480      	push	{r7}
 8003c06:	b083      	sub	sp, #12
 8003c08:	af00      	add	r7, sp, #0
 8003c0a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003c0c:	2301      	movs	r3, #1
}
 8003c0e:	4618      	mov	r0, r3
 8003c10:	370c      	adds	r7, #12
 8003c12:	46bd      	mov	sp, r7
 8003c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c18:	4770      	bx	lr

08003c1a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003c1a:	b480      	push	{r7}
 8003c1c:	b085      	sub	sp, #20
 8003c1e:	af00      	add	r7, sp, #0
 8003c20:	60f8      	str	r0, [r7, #12]
 8003c22:	60b9      	str	r1, [r7, #8]
 8003c24:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003c26:	2300      	movs	r3, #0
}
 8003c28:	4618      	mov	r0, r3
 8003c2a:	3714      	adds	r7, #20
 8003c2c:	46bd      	mov	sp, r7
 8003c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c32:	4770      	bx	lr

08003c34 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003c34:	b580      	push	{r7, lr}
 8003c36:	b086      	sub	sp, #24
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003c3c:	4a14      	ldr	r2, [pc, #80]	@ (8003c90 <_sbrk+0x5c>)
 8003c3e:	4b15      	ldr	r3, [pc, #84]	@ (8003c94 <_sbrk+0x60>)
 8003c40:	1ad3      	subs	r3, r2, r3
 8003c42:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003c44:	697b      	ldr	r3, [r7, #20]
 8003c46:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003c48:	4b13      	ldr	r3, [pc, #76]	@ (8003c98 <_sbrk+0x64>)
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d102      	bne.n	8003c56 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003c50:	4b11      	ldr	r3, [pc, #68]	@ (8003c98 <_sbrk+0x64>)
 8003c52:	4a12      	ldr	r2, [pc, #72]	@ (8003c9c <_sbrk+0x68>)
 8003c54:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003c56:	4b10      	ldr	r3, [pc, #64]	@ (8003c98 <_sbrk+0x64>)
 8003c58:	681a      	ldr	r2, [r3, #0]
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	4413      	add	r3, r2
 8003c5e:	693a      	ldr	r2, [r7, #16]
 8003c60:	429a      	cmp	r2, r3
 8003c62:	d207      	bcs.n	8003c74 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003c64:	f014 ff2c 	bl	8018ac0 <__errno>
 8003c68:	4603      	mov	r3, r0
 8003c6a:	220c      	movs	r2, #12
 8003c6c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003c6e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003c72:	e009      	b.n	8003c88 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003c74:	4b08      	ldr	r3, [pc, #32]	@ (8003c98 <_sbrk+0x64>)
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003c7a:	4b07      	ldr	r3, [pc, #28]	@ (8003c98 <_sbrk+0x64>)
 8003c7c:	681a      	ldr	r2, [r3, #0]
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	4413      	add	r3, r2
 8003c82:	4a05      	ldr	r2, [pc, #20]	@ (8003c98 <_sbrk+0x64>)
 8003c84:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003c86:	68fb      	ldr	r3, [r7, #12]
}
 8003c88:	4618      	mov	r0, r3
 8003c8a:	3718      	adds	r7, #24
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	bd80      	pop	{r7, pc}
 8003c90:	20020000 	.word	0x20020000
 8003c94:	00000400 	.word	0x00000400
 8003c98:	20007a08 	.word	0x20007a08
 8003c9c:	200110e0 	.word	0x200110e0

08003ca0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003ca0:	b480      	push	{r7}
 8003ca2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003ca4:	4b06      	ldr	r3, [pc, #24]	@ (8003cc0 <SystemInit+0x20>)
 8003ca6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003caa:	4a05      	ldr	r2, [pc, #20]	@ (8003cc0 <SystemInit+0x20>)
 8003cac:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003cb0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003cb4:	bf00      	nop
 8003cb6:	46bd      	mov	sp, r7
 8003cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cbc:	4770      	bx	lr
 8003cbe:	bf00      	nop
 8003cc0:	e000ed00 	.word	0xe000ed00

08003cc4 <send_mission>:
int mis_set = 0; // send to x1
bool mis_set_flag = false;
extern int mis_set_time;
extern int sec;
void send_mission()
{
 8003cc4:	b480      	push	{r7}
 8003cc6:	af00      	add	r7, sp, #0
    if (mis_set_flag){
 8003cc8:	4b0e      	ldr	r3, [pc, #56]	@ (8003d04 <send_mission+0x40>)
 8003cca:	781b      	ldrb	r3, [r3, #0]
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d011      	beq.n	8003cf4 <send_mission+0x30>
        if (sec - mis_set_time > 500){
 8003cd0:	4b0d      	ldr	r3, [pc, #52]	@ (8003d08 <send_mission+0x44>)
 8003cd2:	681a      	ldr	r2, [r3, #0]
 8003cd4:	4b0d      	ldr	r3, [pc, #52]	@ (8003d0c <send_mission+0x48>)
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	1ad3      	subs	r3, r2, r3
 8003cda:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8003cde:	dd0c      	ble.n	8003cfa <send_mission+0x36>
            mis_set_time = 0;
 8003ce0:	4b0a      	ldr	r3, [pc, #40]	@ (8003d0c <send_mission+0x48>)
 8003ce2:	2200      	movs	r2, #0
 8003ce4:	601a      	str	r2, [r3, #0]
            sec = 0;
 8003ce6:	4b08      	ldr	r3, [pc, #32]	@ (8003d08 <send_mission+0x44>)
 8003ce8:	2200      	movs	r2, #0
 8003cea:	601a      	str	r2, [r3, #0]
            mis_set_flag = false;
 8003cec:	4b05      	ldr	r3, [pc, #20]	@ (8003d04 <send_mission+0x40>)
 8003cee:	2200      	movs	r2, #0
 8003cf0:	701a      	strb	r2, [r3, #0]
        }
    }else{
        mis_set = 0;
    }
}
 8003cf2:	e002      	b.n	8003cfa <send_mission+0x36>
        mis_set = 0;
 8003cf4:	4b06      	ldr	r3, [pc, #24]	@ (8003d10 <send_mission+0x4c>)
 8003cf6:	2200      	movs	r2, #0
 8003cf8:	601a      	str	r2, [r3, #0]
}
 8003cfa:	bf00      	nop
 8003cfc:	46bd      	mov	sp, r7
 8003cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d02:	4770      	bx	lr
 8003d04:	20007a20 	.word	0x20007a20
 8003d08:	20007a2c 	.word	0x20007a2c
 8003d0c:	200001c4 	.word	0x200001c4
 8003d10:	20007a1c 	.word	0x20007a1c

08003d14 <mission_set>:
void mission_set(){
 8003d14:	b580      	push	{r7, lr}
 8003d16:	b082      	sub	sp, #8
 8003d18:	af00      	add	r7, sp, #0
    // 
        static uint32_t last_tick = 0;
        uint32_t now = HAL_GetTick();
 8003d1a:	f000 f955 	bl	8003fc8 <HAL_GetTick>
 8003d1e:	6078      	str	r0, [r7, #4]
        if (now - last_tick < 60) return;  // 30ms 
 8003d20:	4b26      	ldr	r3, [pc, #152]	@ (8003dbc <mission_set+0xa8>)
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	687a      	ldr	r2, [r7, #4]
 8003d26:	1ad3      	subs	r3, r2, r3
 8003d28:	2b3b      	cmp	r3, #59	@ 0x3b
 8003d2a:	d942      	bls.n	8003db2 <mission_set+0x9e>
        last_tick = now;
 8003d2c:	4a23      	ldr	r2, [pc, #140]	@ (8003dbc <mission_set+0xa8>)
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	6013      	str	r3, [r2, #0]

        // 
        mis_set_flag = true;
 8003d32:	4b23      	ldr	r3, [pc, #140]	@ (8003dc0 <mission_set+0xac>)
 8003d34:	2201      	movs	r2, #1
 8003d36:	701a      	strb	r2, [r3, #0]
        read_btn_sta();
 8003d38:	f000 f854 	bl	8003de4 <read_btn_sta>
        if (mis_1){
 8003d3c:	4b21      	ldr	r3, [pc, #132]	@ (8003dc4 <mission_set+0xb0>)
 8003d3e:	781b      	ldrb	r3, [r3, #0]
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d003      	beq.n	8003d4c <mission_set+0x38>
        	mis_num = 1;
 8003d44:	4b20      	ldr	r3, [pc, #128]	@ (8003dc8 <mission_set+0xb4>)
 8003d46:	2201      	movs	r2, #1
 8003d48:	601a      	str	r2, [r3, #0]
 8003d4a:	e01a      	b.n	8003d82 <mission_set+0x6e>
        }else if (mis_2){
 8003d4c:	4b1f      	ldr	r3, [pc, #124]	@ (8003dcc <mission_set+0xb8>)
 8003d4e:	781b      	ldrb	r3, [r3, #0]
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d003      	beq.n	8003d5c <mission_set+0x48>
        	mis_num = 2;
 8003d54:	4b1c      	ldr	r3, [pc, #112]	@ (8003dc8 <mission_set+0xb4>)
 8003d56:	2202      	movs	r2, #2
 8003d58:	601a      	str	r2, [r3, #0]
 8003d5a:	e012      	b.n	8003d82 <mission_set+0x6e>
        }else if (mis_3){
 8003d5c:	4b1c      	ldr	r3, [pc, #112]	@ (8003dd0 <mission_set+0xbc>)
 8003d5e:	781b      	ldrb	r3, [r3, #0]
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d003      	beq.n	8003d6c <mission_set+0x58>
        	mis_num = 3;
 8003d64:	4b18      	ldr	r3, [pc, #96]	@ (8003dc8 <mission_set+0xb4>)
 8003d66:	2203      	movs	r2, #3
 8003d68:	601a      	str	r2, [r3, #0]
 8003d6a:	e00a      	b.n	8003d82 <mission_set+0x6e>
        }else if (mis_4){
 8003d6c:	4b19      	ldr	r3, [pc, #100]	@ (8003dd4 <mission_set+0xc0>)
 8003d6e:	781b      	ldrb	r3, [r3, #0]
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d003      	beq.n	8003d7c <mission_set+0x68>
        	mis_num = 4;
 8003d74:	4b14      	ldr	r3, [pc, #80]	@ (8003dc8 <mission_set+0xb4>)
 8003d76:	2204      	movs	r2, #4
 8003d78:	601a      	str	r2, [r3, #0]
 8003d7a:	e002      	b.n	8003d82 <mission_set+0x6e>
        }else{
        	mis_num = 0;
 8003d7c:	4b12      	ldr	r3, [pc, #72]	@ (8003dc8 <mission_set+0xb4>)
 8003d7e:	2200      	movs	r2, #0
 8003d80:	601a      	str	r2, [r3, #0]
        }
        if (mis_LR){
 8003d82:	4b15      	ldr	r3, [pc, #84]	@ (8003dd8 <mission_set+0xc4>)
 8003d84:	781b      	ldrb	r3, [r3, #0]
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d003      	beq.n	8003d92 <mission_set+0x7e>
        	mis_dir = 1;
 8003d8a:	4b14      	ldr	r3, [pc, #80]	@ (8003ddc <mission_set+0xc8>)
 8003d8c:	2201      	movs	r2, #1
 8003d8e:	601a      	str	r2, [r3, #0]
 8003d90:	e002      	b.n	8003d98 <mission_set+0x84>
        }else{
        	mis_dir = 0;
 8003d92:	4b12      	ldr	r3, [pc, #72]	@ (8003ddc <mission_set+0xc8>)
 8003d94:	2200      	movs	r2, #0
 8003d96:	601a      	str	r2, [r3, #0]
        }
        mis_set = 10 * (mis_dir) + mis_num;
 8003d98:	4b10      	ldr	r3, [pc, #64]	@ (8003ddc <mission_set+0xc8>)
 8003d9a:	681a      	ldr	r2, [r3, #0]
 8003d9c:	4613      	mov	r3, r2
 8003d9e:	009b      	lsls	r3, r3, #2
 8003da0:	4413      	add	r3, r2
 8003da2:	005b      	lsls	r3, r3, #1
 8003da4:	461a      	mov	r2, r3
 8003da6:	4b08      	ldr	r3, [pc, #32]	@ (8003dc8 <mission_set+0xb4>)
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	4413      	add	r3, r2
 8003dac:	4a0c      	ldr	r2, [pc, #48]	@ (8003de0 <mission_set+0xcc>)
 8003dae:	6013      	str	r3, [r2, #0]
 8003db0:	e000      	b.n	8003db4 <mission_set+0xa0>
        if (now - last_tick < 60) return;  // 30ms 
 8003db2:	bf00      	nop
}
 8003db4:	3708      	adds	r7, #8
 8003db6:	46bd      	mov	sp, r7
 8003db8:	bd80      	pop	{r7, pc}
 8003dba:	bf00      	nop
 8003dbc:	20007a24 	.word	0x20007a24
 8003dc0:	20007a20 	.word	0x20007a20
 8003dc4:	20007a0c 	.word	0x20007a0c
 8003dc8:	20007a14 	.word	0x20007a14
 8003dcc:	20007a0d 	.word	0x20007a0d
 8003dd0:	20007a0e 	.word	0x20007a0e
 8003dd4:	20007a0f 	.word	0x20007a0f
 8003dd8:	20007a10 	.word	0x20007a10
 8003ddc:	20007a18 	.word	0x20007a18
 8003de0:	20007a1c 	.word	0x20007a1c

08003de4 <read_btn_sta>:
void read_btn_sta(){
 8003de4:	b580      	push	{r7, lr}
 8003de6:	af00      	add	r7, sp, #0
	mis_1 = (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_1) == GPIO_PIN_RESET);
 8003de8:	2102      	movs	r1, #2
 8003dea:	481f      	ldr	r0, [pc, #124]	@ (8003e68 <read_btn_sta+0x84>)
 8003dec:	f000 ff70 	bl	8004cd0 <HAL_GPIO_ReadPin>
 8003df0:	4603      	mov	r3, r0
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	bf0c      	ite	eq
 8003df6:	2301      	moveq	r3, #1
 8003df8:	2300      	movne	r3, #0
 8003dfa:	b2da      	uxtb	r2, r3
 8003dfc:	4b1b      	ldr	r3, [pc, #108]	@ (8003e6c <read_btn_sta+0x88>)
 8003dfe:	701a      	strb	r2, [r3, #0]
	mis_2 = (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_0) == GPIO_PIN_RESET);
 8003e00:	2101      	movs	r1, #1
 8003e02:	4819      	ldr	r0, [pc, #100]	@ (8003e68 <read_btn_sta+0x84>)
 8003e04:	f000 ff64 	bl	8004cd0 <HAL_GPIO_ReadPin>
 8003e08:	4603      	mov	r3, r0
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	bf0c      	ite	eq
 8003e0e:	2301      	moveq	r3, #1
 8003e10:	2300      	movne	r3, #0
 8003e12:	b2da      	uxtb	r2, r3
 8003e14:	4b16      	ldr	r3, [pc, #88]	@ (8003e70 <read_btn_sta+0x8c>)
 8003e16:	701a      	strb	r2, [r3, #0]
	mis_3 = (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_9) == GPIO_PIN_RESET);
 8003e18:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003e1c:	4815      	ldr	r0, [pc, #84]	@ (8003e74 <read_btn_sta+0x90>)
 8003e1e:	f000 ff57 	bl	8004cd0 <HAL_GPIO_ReadPin>
 8003e22:	4603      	mov	r3, r0
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	bf0c      	ite	eq
 8003e28:	2301      	moveq	r3, #1
 8003e2a:	2300      	movne	r3, #0
 8003e2c:	b2da      	uxtb	r2, r3
 8003e2e:	4b12      	ldr	r3, [pc, #72]	@ (8003e78 <read_btn_sta+0x94>)
 8003e30:	701a      	strb	r2, [r3, #0]
	mis_4 = (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4) == GPIO_PIN_RESET);
 8003e32:	2110      	movs	r1, #16
 8003e34:	4811      	ldr	r0, [pc, #68]	@ (8003e7c <read_btn_sta+0x98>)
 8003e36:	f000 ff4b 	bl	8004cd0 <HAL_GPIO_ReadPin>
 8003e3a:	4603      	mov	r3, r0
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	bf0c      	ite	eq
 8003e40:	2301      	moveq	r3, #1
 8003e42:	2300      	movne	r3, #0
 8003e44:	b2da      	uxtb	r2, r3
 8003e46:	4b0e      	ldr	r3, [pc, #56]	@ (8003e80 <read_btn_sta+0x9c>)
 8003e48:	701a      	strb	r2, [r3, #0]
	mis_LR = (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6) == GPIO_PIN_RESET);
 8003e4a:	2140      	movs	r1, #64	@ 0x40
 8003e4c:	4809      	ldr	r0, [pc, #36]	@ (8003e74 <read_btn_sta+0x90>)
 8003e4e:	f000 ff3f 	bl	8004cd0 <HAL_GPIO_ReadPin>
 8003e52:	4603      	mov	r3, r0
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	bf0c      	ite	eq
 8003e58:	2301      	moveq	r3, #1
 8003e5a:	2300      	movne	r3, #0
 8003e5c:	b2da      	uxtb	r2, r3
 8003e5e:	4b09      	ldr	r3, [pc, #36]	@ (8003e84 <read_btn_sta+0xa0>)
 8003e60:	701a      	strb	r2, [r3, #0]
}
 8003e62:	bf00      	nop
 8003e64:	bd80      	pop	{r7, pc}
 8003e66:	bf00      	nop
 8003e68:	40020800 	.word	0x40020800
 8003e6c:	20007a0c 	.word	0x20007a0c
 8003e70:	20007a0d 	.word	0x20007a0d
 8003e74:	40020400 	.word	0x40020400
 8003e78:	20007a0e 	.word	0x20007a0e
 8003e7c:	40020000 	.word	0x40020000
 8003e80:	20007a0f 	.word	0x20007a0f
 8003e84:	20007a10 	.word	0x20007a10

08003e88 <StartDefaultTask>:
int currentsp = 0;
int sec = 0;


void StartDefaultTask(void *argument)
{
 8003e88:	b580      	push	{r7, lr}
 8003e8a:	b082      	sub	sp, #8
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	6078      	str	r0, [r7, #4]
	HAL_TIM_Base_Start_IT(&htim4);
 8003e90:	4809      	ldr	r0, [pc, #36]	@ (8003eb8 <StartDefaultTask+0x30>)
 8003e92:	f001 fd9b 	bl	80059cc <HAL_TIM_Base_Start_IT>
	uros_init();
 8003e96:	f7fe f8bd 	bl	8002014 <uros_init>
	arm_init();
 8003e9a:	f7fd f967 	bl	800116c <arm_init>

    for(;;){
        uros_agent_status_check();
 8003e9e:	f7fe f8f9 	bl	8002094 <uros_agent_status_check>
        osDelay(50);
 8003ea2:	2032      	movs	r0, #50	@ 0x32
 8003ea4:	f004 fb28 	bl	80084f8 <osDelay>
		currentsp ++;
 8003ea8:	4b04      	ldr	r3, [pc, #16]	@ (8003ebc <StartDefaultTask+0x34>)
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	3301      	adds	r3, #1
 8003eae:	4a03      	ldr	r2, [pc, #12]	@ (8003ebc <StartDefaultTask+0x34>)
 8003eb0:	6013      	str	r3, [r2, #0]
        uros_agent_status_check();
 8003eb2:	bf00      	nop
 8003eb4:	e7f3      	b.n	8003e9e <StartDefaultTask+0x16>
 8003eb6:	bf00      	nop
 8003eb8:	20004800 	.word	0x20004800
 8003ebc:	20007a28 	.word	0x20007a28

08003ec0 <HAL_TIM_PeriodElapsedCallback>:
    }
}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003ec0:	b580      	push	{r7, lr}
 8003ec2:	b082      	sub	sp, #8
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
	if (htim->Instance == TIM4)
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	4a0b      	ldr	r2, [pc, #44]	@ (8003efc <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8003ece:	4293      	cmp	r3, r2
 8003ed0:	d108      	bne.n	8003ee4 <HAL_TIM_PeriodElapsedCallback+0x24>
	{
		arm_timer_callback();
 8003ed2:	f7fd f9e9 	bl	80012a8 <arm_timer_callback>
		send_mission();
 8003ed6:	f7ff fef5 	bl	8003cc4 <send_mission>
		sec ++;
 8003eda:	4b09      	ldr	r3, [pc, #36]	@ (8003f00 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	3301      	adds	r3, #1
 8003ee0:	4a07      	ldr	r2, [pc, #28]	@ (8003f00 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8003ee2:	6013      	str	r3, [r2, #0]
	}
  /* USER CODE END Callback 0 */
	if (htim->Instance == TIM6)
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	4a06      	ldr	r2, [pc, #24]	@ (8003f04 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8003eea:	4293      	cmp	r3, r2
 8003eec:	d101      	bne.n	8003ef2 <HAL_TIM_PeriodElapsedCallback+0x32>
	{
		HAL_IncTick();
 8003eee:	f000 f857 	bl	8003fa0 <HAL_IncTick>
	}
  /* USER CODE BEGIN Callback 1 */
  /* USER CODE END Callback 1 */
}
 8003ef2:	bf00      	nop
 8003ef4:	3708      	adds	r7, #8
 8003ef6:	46bd      	mov	sp, r7
 8003ef8:	bd80      	pop	{r7, pc}
 8003efa:	bf00      	nop
 8003efc:	40000800 	.word	0x40000800
 8003f00:	20007a2c 	.word	0x20007a2c
 8003f04:	40001000 	.word	0x40001000

08003f08 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003f08:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003f40 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8003f0c:	f7ff fec8 	bl	8003ca0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003f10:	480c      	ldr	r0, [pc, #48]	@ (8003f44 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003f12:	490d      	ldr	r1, [pc, #52]	@ (8003f48 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003f14:	4a0d      	ldr	r2, [pc, #52]	@ (8003f4c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003f16:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003f18:	e002      	b.n	8003f20 <LoopCopyDataInit>

08003f1a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003f1a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003f1c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003f1e:	3304      	adds	r3, #4

08003f20 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003f20:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003f22:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003f24:	d3f9      	bcc.n	8003f1a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003f26:	4a0a      	ldr	r2, [pc, #40]	@ (8003f50 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003f28:	4c0a      	ldr	r4, [pc, #40]	@ (8003f54 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003f2a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003f2c:	e001      	b.n	8003f32 <LoopFillZerobss>

08003f2e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003f2e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003f30:	3204      	adds	r2, #4

08003f32 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003f32:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003f34:	d3fb      	bcc.n	8003f2e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8003f36:	f014 fdc9 	bl	8018acc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003f3a:	f7fe fd51 	bl	80029e0 <main>
  bx  lr    
 8003f3e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003f40:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003f44:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003f48:	20000144 	.word	0x20000144
  ldr r2, =_sidata
 8003f4c:	0801a69c 	.word	0x0801a69c
  ldr r2, =_sbss
 8003f50:	20000148 	.word	0x20000148
  ldr r4, =_ebss
 8003f54:	200110e0 	.word	0x200110e0

08003f58 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003f58:	e7fe      	b.n	8003f58 <ADC_IRQHandler>
	...

08003f5c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003f5c:	b580      	push	{r7, lr}
 8003f5e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003f60:	4b0e      	ldr	r3, [pc, #56]	@ (8003f9c <HAL_Init+0x40>)
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	4a0d      	ldr	r2, [pc, #52]	@ (8003f9c <HAL_Init+0x40>)
 8003f66:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003f6a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003f6c:	4b0b      	ldr	r3, [pc, #44]	@ (8003f9c <HAL_Init+0x40>)
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	4a0a      	ldr	r2, [pc, #40]	@ (8003f9c <HAL_Init+0x40>)
 8003f72:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003f76:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003f78:	4b08      	ldr	r3, [pc, #32]	@ (8003f9c <HAL_Init+0x40>)
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	4a07      	ldr	r2, [pc, #28]	@ (8003f9c <HAL_Init+0x40>)
 8003f7e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f82:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003f84:	2003      	movs	r0, #3
 8003f86:	f000 f8d8 	bl	800413a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003f8a:	200f      	movs	r0, #15
 8003f8c:	f7ff fce2 	bl	8003954 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003f90:	f7ff fa42 	bl	8003418 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003f94:	2300      	movs	r3, #0
}
 8003f96:	4618      	mov	r0, r3
 8003f98:	bd80      	pop	{r7, pc}
 8003f9a:	bf00      	nop
 8003f9c:	40023c00 	.word	0x40023c00

08003fa0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003fa0:	b480      	push	{r7}
 8003fa2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003fa4:	4b06      	ldr	r3, [pc, #24]	@ (8003fc0 <HAL_IncTick+0x20>)
 8003fa6:	781b      	ldrb	r3, [r3, #0]
 8003fa8:	461a      	mov	r2, r3
 8003faa:	4b06      	ldr	r3, [pc, #24]	@ (8003fc4 <HAL_IncTick+0x24>)
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	4413      	add	r3, r2
 8003fb0:	4a04      	ldr	r2, [pc, #16]	@ (8003fc4 <HAL_IncTick+0x24>)
 8003fb2:	6013      	str	r3, [r2, #0]
}
 8003fb4:	bf00      	nop
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fbc:	4770      	bx	lr
 8003fbe:	bf00      	nop
 8003fc0:	20000040 	.word	0x20000040
 8003fc4:	20007a30 	.word	0x20007a30

08003fc8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003fc8:	b480      	push	{r7}
 8003fca:	af00      	add	r7, sp, #0
  return uwTick;
 8003fcc:	4b03      	ldr	r3, [pc, #12]	@ (8003fdc <HAL_GetTick+0x14>)
 8003fce:	681b      	ldr	r3, [r3, #0]
}
 8003fd0:	4618      	mov	r0, r3
 8003fd2:	46bd      	mov	sp, r7
 8003fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd8:	4770      	bx	lr
 8003fda:	bf00      	nop
 8003fdc:	20007a30 	.word	0x20007a30

08003fe0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003fe0:	b480      	push	{r7}
 8003fe2:	b085      	sub	sp, #20
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	f003 0307 	and.w	r3, r3, #7
 8003fee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003ff0:	4b0c      	ldr	r3, [pc, #48]	@ (8004024 <__NVIC_SetPriorityGrouping+0x44>)
 8003ff2:	68db      	ldr	r3, [r3, #12]
 8003ff4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003ff6:	68ba      	ldr	r2, [r7, #8]
 8003ff8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003ffc:	4013      	ands	r3, r2
 8003ffe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004004:	68bb      	ldr	r3, [r7, #8]
 8004006:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004008:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800400c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004010:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004012:	4a04      	ldr	r2, [pc, #16]	@ (8004024 <__NVIC_SetPriorityGrouping+0x44>)
 8004014:	68bb      	ldr	r3, [r7, #8]
 8004016:	60d3      	str	r3, [r2, #12]
}
 8004018:	bf00      	nop
 800401a:	3714      	adds	r7, #20
 800401c:	46bd      	mov	sp, r7
 800401e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004022:	4770      	bx	lr
 8004024:	e000ed00 	.word	0xe000ed00

08004028 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004028:	b480      	push	{r7}
 800402a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800402c:	4b04      	ldr	r3, [pc, #16]	@ (8004040 <__NVIC_GetPriorityGrouping+0x18>)
 800402e:	68db      	ldr	r3, [r3, #12]
 8004030:	0a1b      	lsrs	r3, r3, #8
 8004032:	f003 0307 	and.w	r3, r3, #7
}
 8004036:	4618      	mov	r0, r3
 8004038:	46bd      	mov	sp, r7
 800403a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800403e:	4770      	bx	lr
 8004040:	e000ed00 	.word	0xe000ed00

08004044 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004044:	b480      	push	{r7}
 8004046:	b083      	sub	sp, #12
 8004048:	af00      	add	r7, sp, #0
 800404a:	4603      	mov	r3, r0
 800404c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800404e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004052:	2b00      	cmp	r3, #0
 8004054:	db0b      	blt.n	800406e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004056:	79fb      	ldrb	r3, [r7, #7]
 8004058:	f003 021f 	and.w	r2, r3, #31
 800405c:	4907      	ldr	r1, [pc, #28]	@ (800407c <__NVIC_EnableIRQ+0x38>)
 800405e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004062:	095b      	lsrs	r3, r3, #5
 8004064:	2001      	movs	r0, #1
 8004066:	fa00 f202 	lsl.w	r2, r0, r2
 800406a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800406e:	bf00      	nop
 8004070:	370c      	adds	r7, #12
 8004072:	46bd      	mov	sp, r7
 8004074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004078:	4770      	bx	lr
 800407a:	bf00      	nop
 800407c:	e000e100 	.word	0xe000e100

08004080 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004080:	b480      	push	{r7}
 8004082:	b083      	sub	sp, #12
 8004084:	af00      	add	r7, sp, #0
 8004086:	4603      	mov	r3, r0
 8004088:	6039      	str	r1, [r7, #0]
 800408a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800408c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004090:	2b00      	cmp	r3, #0
 8004092:	db0a      	blt.n	80040aa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004094:	683b      	ldr	r3, [r7, #0]
 8004096:	b2da      	uxtb	r2, r3
 8004098:	490c      	ldr	r1, [pc, #48]	@ (80040cc <__NVIC_SetPriority+0x4c>)
 800409a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800409e:	0112      	lsls	r2, r2, #4
 80040a0:	b2d2      	uxtb	r2, r2
 80040a2:	440b      	add	r3, r1
 80040a4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80040a8:	e00a      	b.n	80040c0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80040aa:	683b      	ldr	r3, [r7, #0]
 80040ac:	b2da      	uxtb	r2, r3
 80040ae:	4908      	ldr	r1, [pc, #32]	@ (80040d0 <__NVIC_SetPriority+0x50>)
 80040b0:	79fb      	ldrb	r3, [r7, #7]
 80040b2:	f003 030f 	and.w	r3, r3, #15
 80040b6:	3b04      	subs	r3, #4
 80040b8:	0112      	lsls	r2, r2, #4
 80040ba:	b2d2      	uxtb	r2, r2
 80040bc:	440b      	add	r3, r1
 80040be:	761a      	strb	r2, [r3, #24]
}
 80040c0:	bf00      	nop
 80040c2:	370c      	adds	r7, #12
 80040c4:	46bd      	mov	sp, r7
 80040c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ca:	4770      	bx	lr
 80040cc:	e000e100 	.word	0xe000e100
 80040d0:	e000ed00 	.word	0xe000ed00

080040d4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80040d4:	b480      	push	{r7}
 80040d6:	b089      	sub	sp, #36	@ 0x24
 80040d8:	af00      	add	r7, sp, #0
 80040da:	60f8      	str	r0, [r7, #12]
 80040dc:	60b9      	str	r1, [r7, #8]
 80040de:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	f003 0307 	and.w	r3, r3, #7
 80040e6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80040e8:	69fb      	ldr	r3, [r7, #28]
 80040ea:	f1c3 0307 	rsb	r3, r3, #7
 80040ee:	2b04      	cmp	r3, #4
 80040f0:	bf28      	it	cs
 80040f2:	2304      	movcs	r3, #4
 80040f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80040f6:	69fb      	ldr	r3, [r7, #28]
 80040f8:	3304      	adds	r3, #4
 80040fa:	2b06      	cmp	r3, #6
 80040fc:	d902      	bls.n	8004104 <NVIC_EncodePriority+0x30>
 80040fe:	69fb      	ldr	r3, [r7, #28]
 8004100:	3b03      	subs	r3, #3
 8004102:	e000      	b.n	8004106 <NVIC_EncodePriority+0x32>
 8004104:	2300      	movs	r3, #0
 8004106:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004108:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800410c:	69bb      	ldr	r3, [r7, #24]
 800410e:	fa02 f303 	lsl.w	r3, r2, r3
 8004112:	43da      	mvns	r2, r3
 8004114:	68bb      	ldr	r3, [r7, #8]
 8004116:	401a      	ands	r2, r3
 8004118:	697b      	ldr	r3, [r7, #20]
 800411a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800411c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8004120:	697b      	ldr	r3, [r7, #20]
 8004122:	fa01 f303 	lsl.w	r3, r1, r3
 8004126:	43d9      	mvns	r1, r3
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800412c:	4313      	orrs	r3, r2
         );
}
 800412e:	4618      	mov	r0, r3
 8004130:	3724      	adds	r7, #36	@ 0x24
 8004132:	46bd      	mov	sp, r7
 8004134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004138:	4770      	bx	lr

0800413a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800413a:	b580      	push	{r7, lr}
 800413c:	b082      	sub	sp, #8
 800413e:	af00      	add	r7, sp, #0
 8004140:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004142:	6878      	ldr	r0, [r7, #4]
 8004144:	f7ff ff4c 	bl	8003fe0 <__NVIC_SetPriorityGrouping>
}
 8004148:	bf00      	nop
 800414a:	3708      	adds	r7, #8
 800414c:	46bd      	mov	sp, r7
 800414e:	bd80      	pop	{r7, pc}

08004150 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004150:	b580      	push	{r7, lr}
 8004152:	b086      	sub	sp, #24
 8004154:	af00      	add	r7, sp, #0
 8004156:	4603      	mov	r3, r0
 8004158:	60b9      	str	r1, [r7, #8]
 800415a:	607a      	str	r2, [r7, #4]
 800415c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800415e:	2300      	movs	r3, #0
 8004160:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004162:	f7ff ff61 	bl	8004028 <__NVIC_GetPriorityGrouping>
 8004166:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004168:	687a      	ldr	r2, [r7, #4]
 800416a:	68b9      	ldr	r1, [r7, #8]
 800416c:	6978      	ldr	r0, [r7, #20]
 800416e:	f7ff ffb1 	bl	80040d4 <NVIC_EncodePriority>
 8004172:	4602      	mov	r2, r0
 8004174:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004178:	4611      	mov	r1, r2
 800417a:	4618      	mov	r0, r3
 800417c:	f7ff ff80 	bl	8004080 <__NVIC_SetPriority>
}
 8004180:	bf00      	nop
 8004182:	3718      	adds	r7, #24
 8004184:	46bd      	mov	sp, r7
 8004186:	bd80      	pop	{r7, pc}

08004188 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004188:	b580      	push	{r7, lr}
 800418a:	b082      	sub	sp, #8
 800418c:	af00      	add	r7, sp, #0
 800418e:	4603      	mov	r3, r0
 8004190:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004192:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004196:	4618      	mov	r0, r3
 8004198:	f7ff ff54 	bl	8004044 <__NVIC_EnableIRQ>
}
 800419c:	bf00      	nop
 800419e:	3708      	adds	r7, #8
 80041a0:	46bd      	mov	sp, r7
 80041a2:	bd80      	pop	{r7, pc}

080041a4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80041a4:	b580      	push	{r7, lr}
 80041a6:	b086      	sub	sp, #24
 80041a8:	af00      	add	r7, sp, #0
 80041aa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80041ac:	2300      	movs	r3, #0
 80041ae:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80041b0:	f7ff ff0a 	bl	8003fc8 <HAL_GetTick>
 80041b4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d101      	bne.n	80041c0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80041bc:	2301      	movs	r3, #1
 80041be:	e099      	b.n	80042f4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	2202      	movs	r2, #2
 80041c4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	2200      	movs	r2, #0
 80041cc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	681a      	ldr	r2, [r3, #0]
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	f022 0201 	bic.w	r2, r2, #1
 80041de:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80041e0:	e00f      	b.n	8004202 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80041e2:	f7ff fef1 	bl	8003fc8 <HAL_GetTick>
 80041e6:	4602      	mov	r2, r0
 80041e8:	693b      	ldr	r3, [r7, #16]
 80041ea:	1ad3      	subs	r3, r2, r3
 80041ec:	2b05      	cmp	r3, #5
 80041ee:	d908      	bls.n	8004202 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	2220      	movs	r2, #32
 80041f4:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	2203      	movs	r2, #3
 80041fa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80041fe:	2303      	movs	r3, #3
 8004200:	e078      	b.n	80042f4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f003 0301 	and.w	r3, r3, #1
 800420c:	2b00      	cmp	r3, #0
 800420e:	d1e8      	bne.n	80041e2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004218:	697a      	ldr	r2, [r7, #20]
 800421a:	4b38      	ldr	r3, [pc, #224]	@ (80042fc <HAL_DMA_Init+0x158>)
 800421c:	4013      	ands	r3, r2
 800421e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	685a      	ldr	r2, [r3, #4]
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	689b      	ldr	r3, [r3, #8]
 8004228:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800422e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	691b      	ldr	r3, [r3, #16]
 8004234:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800423a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	699b      	ldr	r3, [r3, #24]
 8004240:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004246:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	6a1b      	ldr	r3, [r3, #32]
 800424c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800424e:	697a      	ldr	r2, [r7, #20]
 8004250:	4313      	orrs	r3, r2
 8004252:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004258:	2b04      	cmp	r3, #4
 800425a:	d107      	bne.n	800426c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004264:	4313      	orrs	r3, r2
 8004266:	697a      	ldr	r2, [r7, #20]
 8004268:	4313      	orrs	r3, r2
 800426a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	697a      	ldr	r2, [r7, #20]
 8004272:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	695b      	ldr	r3, [r3, #20]
 800427a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800427c:	697b      	ldr	r3, [r7, #20]
 800427e:	f023 0307 	bic.w	r3, r3, #7
 8004282:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004288:	697a      	ldr	r2, [r7, #20]
 800428a:	4313      	orrs	r3, r2
 800428c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004292:	2b04      	cmp	r3, #4
 8004294:	d117      	bne.n	80042c6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800429a:	697a      	ldr	r2, [r7, #20]
 800429c:	4313      	orrs	r3, r2
 800429e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d00e      	beq.n	80042c6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80042a8:	6878      	ldr	r0, [r7, #4]
 80042aa:	f000 fb01 	bl	80048b0 <DMA_CheckFifoParam>
 80042ae:	4603      	mov	r3, r0
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d008      	beq.n	80042c6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	2240      	movs	r2, #64	@ 0x40
 80042b8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	2201      	movs	r2, #1
 80042be:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80042c2:	2301      	movs	r3, #1
 80042c4:	e016      	b.n	80042f4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	697a      	ldr	r2, [r7, #20]
 80042cc:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80042ce:	6878      	ldr	r0, [r7, #4]
 80042d0:	f000 fab8 	bl	8004844 <DMA_CalcBaseAndBitshift>
 80042d4:	4603      	mov	r3, r0
 80042d6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042dc:	223f      	movs	r2, #63	@ 0x3f
 80042de:	409a      	lsls	r2, r3
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	2200      	movs	r2, #0
 80042e8:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	2201      	movs	r2, #1
 80042ee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80042f2:	2300      	movs	r3, #0
}
 80042f4:	4618      	mov	r0, r3
 80042f6:	3718      	adds	r7, #24
 80042f8:	46bd      	mov	sp, r7
 80042fa:	bd80      	pop	{r7, pc}
 80042fc:	f010803f 	.word	0xf010803f

08004300 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004300:	b580      	push	{r7, lr}
 8004302:	b086      	sub	sp, #24
 8004304:	af00      	add	r7, sp, #0
 8004306:	60f8      	str	r0, [r7, #12]
 8004308:	60b9      	str	r1, [r7, #8]
 800430a:	607a      	str	r2, [r7, #4]
 800430c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800430e:	2300      	movs	r3, #0
 8004310:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004316:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800431e:	2b01      	cmp	r3, #1
 8004320:	d101      	bne.n	8004326 <HAL_DMA_Start_IT+0x26>
 8004322:	2302      	movs	r3, #2
 8004324:	e040      	b.n	80043a8 <HAL_DMA_Start_IT+0xa8>
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	2201      	movs	r2, #1
 800432a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004334:	b2db      	uxtb	r3, r3
 8004336:	2b01      	cmp	r3, #1
 8004338:	d12f      	bne.n	800439a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	2202      	movs	r2, #2
 800433e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	2200      	movs	r2, #0
 8004346:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004348:	683b      	ldr	r3, [r7, #0]
 800434a:	687a      	ldr	r2, [r7, #4]
 800434c:	68b9      	ldr	r1, [r7, #8]
 800434e:	68f8      	ldr	r0, [r7, #12]
 8004350:	f000 fa4a 	bl	80047e8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004358:	223f      	movs	r2, #63	@ 0x3f
 800435a:	409a      	lsls	r2, r3
 800435c:	693b      	ldr	r3, [r7, #16]
 800435e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	681a      	ldr	r2, [r3, #0]
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	f042 0216 	orr.w	r2, r2, #22
 800436e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004374:	2b00      	cmp	r3, #0
 8004376:	d007      	beq.n	8004388 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	681a      	ldr	r2, [r3, #0]
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	f042 0208 	orr.w	r2, r2, #8
 8004386:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	681a      	ldr	r2, [r3, #0]
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	f042 0201 	orr.w	r2, r2, #1
 8004396:	601a      	str	r2, [r3, #0]
 8004398:	e005      	b.n	80043a6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	2200      	movs	r2, #0
 800439e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80043a2:	2302      	movs	r3, #2
 80043a4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80043a6:	7dfb      	ldrb	r3, [r7, #23]
}
 80043a8:	4618      	mov	r0, r3
 80043aa:	3718      	adds	r7, #24
 80043ac:	46bd      	mov	sp, r7
 80043ae:	bd80      	pop	{r7, pc}

080043b0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80043b0:	b580      	push	{r7, lr}
 80043b2:	b084      	sub	sp, #16
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043bc:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80043be:	f7ff fe03 	bl	8003fc8 <HAL_GetTick>
 80043c2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80043ca:	b2db      	uxtb	r3, r3
 80043cc:	2b02      	cmp	r3, #2
 80043ce:	d008      	beq.n	80043e2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	2280      	movs	r2, #128	@ 0x80
 80043d4:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	2200      	movs	r2, #0
 80043da:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80043de:	2301      	movs	r3, #1
 80043e0:	e052      	b.n	8004488 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	681a      	ldr	r2, [r3, #0]
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	f022 0216 	bic.w	r2, r2, #22
 80043f0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	695a      	ldr	r2, [r3, #20]
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004400:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004406:	2b00      	cmp	r3, #0
 8004408:	d103      	bne.n	8004412 <HAL_DMA_Abort+0x62>
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800440e:	2b00      	cmp	r3, #0
 8004410:	d007      	beq.n	8004422 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	681a      	ldr	r2, [r3, #0]
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	f022 0208 	bic.w	r2, r2, #8
 8004420:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	681a      	ldr	r2, [r3, #0]
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	f022 0201 	bic.w	r2, r2, #1
 8004430:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004432:	e013      	b.n	800445c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004434:	f7ff fdc8 	bl	8003fc8 <HAL_GetTick>
 8004438:	4602      	mov	r2, r0
 800443a:	68bb      	ldr	r3, [r7, #8]
 800443c:	1ad3      	subs	r3, r2, r3
 800443e:	2b05      	cmp	r3, #5
 8004440:	d90c      	bls.n	800445c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	2220      	movs	r2, #32
 8004446:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	2203      	movs	r2, #3
 800444c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	2200      	movs	r2, #0
 8004454:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8004458:	2303      	movs	r3, #3
 800445a:	e015      	b.n	8004488 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	f003 0301 	and.w	r3, r3, #1
 8004466:	2b00      	cmp	r3, #0
 8004468:	d1e4      	bne.n	8004434 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800446e:	223f      	movs	r2, #63	@ 0x3f
 8004470:	409a      	lsls	r2, r3
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	2201      	movs	r2, #1
 800447a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	2200      	movs	r2, #0
 8004482:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8004486:	2300      	movs	r3, #0
}
 8004488:	4618      	mov	r0, r3
 800448a:	3710      	adds	r7, #16
 800448c:	46bd      	mov	sp, r7
 800448e:	bd80      	pop	{r7, pc}

08004490 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004490:	b480      	push	{r7}
 8004492:	b083      	sub	sp, #12
 8004494:	af00      	add	r7, sp, #0
 8004496:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800449e:	b2db      	uxtb	r3, r3
 80044a0:	2b02      	cmp	r3, #2
 80044a2:	d004      	beq.n	80044ae <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	2280      	movs	r2, #128	@ 0x80
 80044a8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80044aa:	2301      	movs	r3, #1
 80044ac:	e00c      	b.n	80044c8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	2205      	movs	r2, #5
 80044b2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	681a      	ldr	r2, [r3, #0]
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	f022 0201 	bic.w	r2, r2, #1
 80044c4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80044c6:	2300      	movs	r3, #0
}
 80044c8:	4618      	mov	r0, r3
 80044ca:	370c      	adds	r7, #12
 80044cc:	46bd      	mov	sp, r7
 80044ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d2:	4770      	bx	lr

080044d4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80044d4:	b580      	push	{r7, lr}
 80044d6:	b086      	sub	sp, #24
 80044d8:	af00      	add	r7, sp, #0
 80044da:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80044dc:	2300      	movs	r3, #0
 80044de:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80044e0:	4b8e      	ldr	r3, [pc, #568]	@ (800471c <HAL_DMA_IRQHandler+0x248>)
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	4a8e      	ldr	r2, [pc, #568]	@ (8004720 <HAL_DMA_IRQHandler+0x24c>)
 80044e6:	fba2 2303 	umull	r2, r3, r2, r3
 80044ea:	0a9b      	lsrs	r3, r3, #10
 80044ec:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044f2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80044f4:	693b      	ldr	r3, [r7, #16]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044fe:	2208      	movs	r2, #8
 8004500:	409a      	lsls	r2, r3
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	4013      	ands	r3, r2
 8004506:	2b00      	cmp	r3, #0
 8004508:	d01a      	beq.n	8004540 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	f003 0304 	and.w	r3, r3, #4
 8004514:	2b00      	cmp	r3, #0
 8004516:	d013      	beq.n	8004540 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	681a      	ldr	r2, [r3, #0]
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	f022 0204 	bic.w	r2, r2, #4
 8004526:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800452c:	2208      	movs	r2, #8
 800452e:	409a      	lsls	r2, r3
 8004530:	693b      	ldr	r3, [r7, #16]
 8004532:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004538:	f043 0201 	orr.w	r2, r3, #1
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004544:	2201      	movs	r2, #1
 8004546:	409a      	lsls	r2, r3
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	4013      	ands	r3, r2
 800454c:	2b00      	cmp	r3, #0
 800454e:	d012      	beq.n	8004576 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	695b      	ldr	r3, [r3, #20]
 8004556:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800455a:	2b00      	cmp	r3, #0
 800455c:	d00b      	beq.n	8004576 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004562:	2201      	movs	r2, #1
 8004564:	409a      	lsls	r2, r3
 8004566:	693b      	ldr	r3, [r7, #16]
 8004568:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800456e:	f043 0202 	orr.w	r2, r3, #2
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800457a:	2204      	movs	r2, #4
 800457c:	409a      	lsls	r2, r3
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	4013      	ands	r3, r2
 8004582:	2b00      	cmp	r3, #0
 8004584:	d012      	beq.n	80045ac <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f003 0302 	and.w	r3, r3, #2
 8004590:	2b00      	cmp	r3, #0
 8004592:	d00b      	beq.n	80045ac <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004598:	2204      	movs	r2, #4
 800459a:	409a      	lsls	r2, r3
 800459c:	693b      	ldr	r3, [r7, #16]
 800459e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045a4:	f043 0204 	orr.w	r2, r3, #4
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80045b0:	2210      	movs	r2, #16
 80045b2:	409a      	lsls	r2, r3
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	4013      	ands	r3, r2
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d043      	beq.n	8004644 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f003 0308 	and.w	r3, r3, #8
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d03c      	beq.n	8004644 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80045ce:	2210      	movs	r2, #16
 80045d0:	409a      	lsls	r2, r3
 80045d2:	693b      	ldr	r3, [r7, #16]
 80045d4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d018      	beq.n	8004616 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d108      	bne.n	8004604 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d024      	beq.n	8004644 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045fe:	6878      	ldr	r0, [r7, #4]
 8004600:	4798      	blx	r3
 8004602:	e01f      	b.n	8004644 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004608:	2b00      	cmp	r3, #0
 800460a:	d01b      	beq.n	8004644 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004610:	6878      	ldr	r0, [r7, #4]
 8004612:	4798      	blx	r3
 8004614:	e016      	b.n	8004644 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004620:	2b00      	cmp	r3, #0
 8004622:	d107      	bne.n	8004634 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	681a      	ldr	r2, [r3, #0]
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f022 0208 	bic.w	r2, r2, #8
 8004632:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004638:	2b00      	cmp	r3, #0
 800463a:	d003      	beq.n	8004644 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004640:	6878      	ldr	r0, [r7, #4]
 8004642:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004648:	2220      	movs	r2, #32
 800464a:	409a      	lsls	r2, r3
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	4013      	ands	r3, r2
 8004650:	2b00      	cmp	r3, #0
 8004652:	f000 808f 	beq.w	8004774 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f003 0310 	and.w	r3, r3, #16
 8004660:	2b00      	cmp	r3, #0
 8004662:	f000 8087 	beq.w	8004774 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800466a:	2220      	movs	r2, #32
 800466c:	409a      	lsls	r2, r3
 800466e:	693b      	ldr	r3, [r7, #16]
 8004670:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004678:	b2db      	uxtb	r3, r3
 800467a:	2b05      	cmp	r3, #5
 800467c:	d136      	bne.n	80046ec <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	681a      	ldr	r2, [r3, #0]
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f022 0216 	bic.w	r2, r2, #22
 800468c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	695a      	ldr	r2, [r3, #20]
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800469c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d103      	bne.n	80046ae <HAL_DMA_IRQHandler+0x1da>
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d007      	beq.n	80046be <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	681a      	ldr	r2, [r3, #0]
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	f022 0208 	bic.w	r2, r2, #8
 80046bc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046c2:	223f      	movs	r2, #63	@ 0x3f
 80046c4:	409a      	lsls	r2, r3
 80046c6:	693b      	ldr	r3, [r7, #16]
 80046c8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	2201      	movs	r2, #1
 80046ce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	2200      	movs	r2, #0
 80046d6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d07e      	beq.n	80047e0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80046e6:	6878      	ldr	r0, [r7, #4]
 80046e8:	4798      	blx	r3
        }
        return;
 80046ea:	e079      	b.n	80047e0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d01d      	beq.n	8004736 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004704:	2b00      	cmp	r3, #0
 8004706:	d10d      	bne.n	8004724 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800470c:	2b00      	cmp	r3, #0
 800470e:	d031      	beq.n	8004774 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004714:	6878      	ldr	r0, [r7, #4]
 8004716:	4798      	blx	r3
 8004718:	e02c      	b.n	8004774 <HAL_DMA_IRQHandler+0x2a0>
 800471a:	bf00      	nop
 800471c:	20000038 	.word	0x20000038
 8004720:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004728:	2b00      	cmp	r3, #0
 800472a:	d023      	beq.n	8004774 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004730:	6878      	ldr	r0, [r7, #4]
 8004732:	4798      	blx	r3
 8004734:	e01e      	b.n	8004774 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004740:	2b00      	cmp	r3, #0
 8004742:	d10f      	bne.n	8004764 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	681a      	ldr	r2, [r3, #0]
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	f022 0210 	bic.w	r2, r2, #16
 8004752:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	2201      	movs	r2, #1
 8004758:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	2200      	movs	r2, #0
 8004760:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004768:	2b00      	cmp	r3, #0
 800476a:	d003      	beq.n	8004774 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004770:	6878      	ldr	r0, [r7, #4]
 8004772:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004778:	2b00      	cmp	r3, #0
 800477a:	d032      	beq.n	80047e2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004780:	f003 0301 	and.w	r3, r3, #1
 8004784:	2b00      	cmp	r3, #0
 8004786:	d022      	beq.n	80047ce <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	2205      	movs	r2, #5
 800478c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	681a      	ldr	r2, [r3, #0]
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f022 0201 	bic.w	r2, r2, #1
 800479e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80047a0:	68bb      	ldr	r3, [r7, #8]
 80047a2:	3301      	adds	r3, #1
 80047a4:	60bb      	str	r3, [r7, #8]
 80047a6:	697a      	ldr	r2, [r7, #20]
 80047a8:	429a      	cmp	r2, r3
 80047aa:	d307      	bcc.n	80047bc <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	f003 0301 	and.w	r3, r3, #1
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d1f2      	bne.n	80047a0 <HAL_DMA_IRQHandler+0x2cc>
 80047ba:	e000      	b.n	80047be <HAL_DMA_IRQHandler+0x2ea>
          break;
 80047bc:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	2201      	movs	r2, #1
 80047c2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	2200      	movs	r2, #0
 80047ca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d005      	beq.n	80047e2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80047da:	6878      	ldr	r0, [r7, #4]
 80047dc:	4798      	blx	r3
 80047de:	e000      	b.n	80047e2 <HAL_DMA_IRQHandler+0x30e>
        return;
 80047e0:	bf00      	nop
    }
  }
}
 80047e2:	3718      	adds	r7, #24
 80047e4:	46bd      	mov	sp, r7
 80047e6:	bd80      	pop	{r7, pc}

080047e8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80047e8:	b480      	push	{r7}
 80047ea:	b085      	sub	sp, #20
 80047ec:	af00      	add	r7, sp, #0
 80047ee:	60f8      	str	r0, [r7, #12]
 80047f0:	60b9      	str	r1, [r7, #8]
 80047f2:	607a      	str	r2, [r7, #4]
 80047f4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	681a      	ldr	r2, [r3, #0]
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004804:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	683a      	ldr	r2, [r7, #0]
 800480c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	689b      	ldr	r3, [r3, #8]
 8004812:	2b40      	cmp	r3, #64	@ 0x40
 8004814:	d108      	bne.n	8004828 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	687a      	ldr	r2, [r7, #4]
 800481c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	68ba      	ldr	r2, [r7, #8]
 8004824:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004826:	e007      	b.n	8004838 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	68ba      	ldr	r2, [r7, #8]
 800482e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	687a      	ldr	r2, [r7, #4]
 8004836:	60da      	str	r2, [r3, #12]
}
 8004838:	bf00      	nop
 800483a:	3714      	adds	r7, #20
 800483c:	46bd      	mov	sp, r7
 800483e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004842:	4770      	bx	lr

08004844 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004844:	b480      	push	{r7}
 8004846:	b085      	sub	sp, #20
 8004848:	af00      	add	r7, sp, #0
 800484a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	b2db      	uxtb	r3, r3
 8004852:	3b10      	subs	r3, #16
 8004854:	4a14      	ldr	r2, [pc, #80]	@ (80048a8 <DMA_CalcBaseAndBitshift+0x64>)
 8004856:	fba2 2303 	umull	r2, r3, r2, r3
 800485a:	091b      	lsrs	r3, r3, #4
 800485c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800485e:	4a13      	ldr	r2, [pc, #76]	@ (80048ac <DMA_CalcBaseAndBitshift+0x68>)
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	4413      	add	r3, r2
 8004864:	781b      	ldrb	r3, [r3, #0]
 8004866:	461a      	mov	r2, r3
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	2b03      	cmp	r3, #3
 8004870:	d909      	bls.n	8004886 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800487a:	f023 0303 	bic.w	r3, r3, #3
 800487e:	1d1a      	adds	r2, r3, #4
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	659a      	str	r2, [r3, #88]	@ 0x58
 8004884:	e007      	b.n	8004896 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800488e:	f023 0303 	bic.w	r3, r3, #3
 8004892:	687a      	ldr	r2, [r7, #4]
 8004894:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800489a:	4618      	mov	r0, r3
 800489c:	3714      	adds	r7, #20
 800489e:	46bd      	mov	sp, r7
 80048a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a4:	4770      	bx	lr
 80048a6:	bf00      	nop
 80048a8:	aaaaaaab 	.word	0xaaaaaaab
 80048ac:	08019a2c 	.word	0x08019a2c

080048b0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80048b0:	b480      	push	{r7}
 80048b2:	b085      	sub	sp, #20
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80048b8:	2300      	movs	r3, #0
 80048ba:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048c0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	699b      	ldr	r3, [r3, #24]
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d11f      	bne.n	800490a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80048ca:	68bb      	ldr	r3, [r7, #8]
 80048cc:	2b03      	cmp	r3, #3
 80048ce:	d856      	bhi.n	800497e <DMA_CheckFifoParam+0xce>
 80048d0:	a201      	add	r2, pc, #4	@ (adr r2, 80048d8 <DMA_CheckFifoParam+0x28>)
 80048d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048d6:	bf00      	nop
 80048d8:	080048e9 	.word	0x080048e9
 80048dc:	080048fb 	.word	0x080048fb
 80048e0:	080048e9 	.word	0x080048e9
 80048e4:	0800497f 	.word	0x0800497f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048ec:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d046      	beq.n	8004982 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80048f4:	2301      	movs	r3, #1
 80048f6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80048f8:	e043      	b.n	8004982 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048fe:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004902:	d140      	bne.n	8004986 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004904:	2301      	movs	r3, #1
 8004906:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004908:	e03d      	b.n	8004986 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	699b      	ldr	r3, [r3, #24]
 800490e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004912:	d121      	bne.n	8004958 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004914:	68bb      	ldr	r3, [r7, #8]
 8004916:	2b03      	cmp	r3, #3
 8004918:	d837      	bhi.n	800498a <DMA_CheckFifoParam+0xda>
 800491a:	a201      	add	r2, pc, #4	@ (adr r2, 8004920 <DMA_CheckFifoParam+0x70>)
 800491c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004920:	08004931 	.word	0x08004931
 8004924:	08004937 	.word	0x08004937
 8004928:	08004931 	.word	0x08004931
 800492c:	08004949 	.word	0x08004949
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004930:	2301      	movs	r3, #1
 8004932:	73fb      	strb	r3, [r7, #15]
      break;
 8004934:	e030      	b.n	8004998 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800493a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800493e:	2b00      	cmp	r3, #0
 8004940:	d025      	beq.n	800498e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004942:	2301      	movs	r3, #1
 8004944:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004946:	e022      	b.n	800498e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800494c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004950:	d11f      	bne.n	8004992 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004952:	2301      	movs	r3, #1
 8004954:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004956:	e01c      	b.n	8004992 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004958:	68bb      	ldr	r3, [r7, #8]
 800495a:	2b02      	cmp	r3, #2
 800495c:	d903      	bls.n	8004966 <DMA_CheckFifoParam+0xb6>
 800495e:	68bb      	ldr	r3, [r7, #8]
 8004960:	2b03      	cmp	r3, #3
 8004962:	d003      	beq.n	800496c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004964:	e018      	b.n	8004998 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004966:	2301      	movs	r3, #1
 8004968:	73fb      	strb	r3, [r7, #15]
      break;
 800496a:	e015      	b.n	8004998 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004970:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004974:	2b00      	cmp	r3, #0
 8004976:	d00e      	beq.n	8004996 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004978:	2301      	movs	r3, #1
 800497a:	73fb      	strb	r3, [r7, #15]
      break;
 800497c:	e00b      	b.n	8004996 <DMA_CheckFifoParam+0xe6>
      break;
 800497e:	bf00      	nop
 8004980:	e00a      	b.n	8004998 <DMA_CheckFifoParam+0xe8>
      break;
 8004982:	bf00      	nop
 8004984:	e008      	b.n	8004998 <DMA_CheckFifoParam+0xe8>
      break;
 8004986:	bf00      	nop
 8004988:	e006      	b.n	8004998 <DMA_CheckFifoParam+0xe8>
      break;
 800498a:	bf00      	nop
 800498c:	e004      	b.n	8004998 <DMA_CheckFifoParam+0xe8>
      break;
 800498e:	bf00      	nop
 8004990:	e002      	b.n	8004998 <DMA_CheckFifoParam+0xe8>
      break;   
 8004992:	bf00      	nop
 8004994:	e000      	b.n	8004998 <DMA_CheckFifoParam+0xe8>
      break;
 8004996:	bf00      	nop
    }
  } 
  
  return status; 
 8004998:	7bfb      	ldrb	r3, [r7, #15]
}
 800499a:	4618      	mov	r0, r3
 800499c:	3714      	adds	r7, #20
 800499e:	46bd      	mov	sp, r7
 80049a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a4:	4770      	bx	lr
 80049a6:	bf00      	nop

080049a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80049a8:	b480      	push	{r7}
 80049aa:	b089      	sub	sp, #36	@ 0x24
 80049ac:	af00      	add	r7, sp, #0
 80049ae:	6078      	str	r0, [r7, #4]
 80049b0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80049b2:	2300      	movs	r3, #0
 80049b4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80049b6:	2300      	movs	r3, #0
 80049b8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80049ba:	2300      	movs	r3, #0
 80049bc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80049be:	2300      	movs	r3, #0
 80049c0:	61fb      	str	r3, [r7, #28]
 80049c2:	e165      	b.n	8004c90 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80049c4:	2201      	movs	r2, #1
 80049c6:	69fb      	ldr	r3, [r7, #28]
 80049c8:	fa02 f303 	lsl.w	r3, r2, r3
 80049cc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80049ce:	683b      	ldr	r3, [r7, #0]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	697a      	ldr	r2, [r7, #20]
 80049d4:	4013      	ands	r3, r2
 80049d6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80049d8:	693a      	ldr	r2, [r7, #16]
 80049da:	697b      	ldr	r3, [r7, #20]
 80049dc:	429a      	cmp	r2, r3
 80049de:	f040 8154 	bne.w	8004c8a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80049e2:	683b      	ldr	r3, [r7, #0]
 80049e4:	685b      	ldr	r3, [r3, #4]
 80049e6:	f003 0303 	and.w	r3, r3, #3
 80049ea:	2b01      	cmp	r3, #1
 80049ec:	d005      	beq.n	80049fa <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80049ee:	683b      	ldr	r3, [r7, #0]
 80049f0:	685b      	ldr	r3, [r3, #4]
 80049f2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80049f6:	2b02      	cmp	r3, #2
 80049f8:	d130      	bne.n	8004a5c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	689b      	ldr	r3, [r3, #8]
 80049fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004a00:	69fb      	ldr	r3, [r7, #28]
 8004a02:	005b      	lsls	r3, r3, #1
 8004a04:	2203      	movs	r2, #3
 8004a06:	fa02 f303 	lsl.w	r3, r2, r3
 8004a0a:	43db      	mvns	r3, r3
 8004a0c:	69ba      	ldr	r2, [r7, #24]
 8004a0e:	4013      	ands	r3, r2
 8004a10:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004a12:	683b      	ldr	r3, [r7, #0]
 8004a14:	68da      	ldr	r2, [r3, #12]
 8004a16:	69fb      	ldr	r3, [r7, #28]
 8004a18:	005b      	lsls	r3, r3, #1
 8004a1a:	fa02 f303 	lsl.w	r3, r2, r3
 8004a1e:	69ba      	ldr	r2, [r7, #24]
 8004a20:	4313      	orrs	r3, r2
 8004a22:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	69ba      	ldr	r2, [r7, #24]
 8004a28:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	685b      	ldr	r3, [r3, #4]
 8004a2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004a30:	2201      	movs	r2, #1
 8004a32:	69fb      	ldr	r3, [r7, #28]
 8004a34:	fa02 f303 	lsl.w	r3, r2, r3
 8004a38:	43db      	mvns	r3, r3
 8004a3a:	69ba      	ldr	r2, [r7, #24]
 8004a3c:	4013      	ands	r3, r2
 8004a3e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004a40:	683b      	ldr	r3, [r7, #0]
 8004a42:	685b      	ldr	r3, [r3, #4]
 8004a44:	091b      	lsrs	r3, r3, #4
 8004a46:	f003 0201 	and.w	r2, r3, #1
 8004a4a:	69fb      	ldr	r3, [r7, #28]
 8004a4c:	fa02 f303 	lsl.w	r3, r2, r3
 8004a50:	69ba      	ldr	r2, [r7, #24]
 8004a52:	4313      	orrs	r3, r2
 8004a54:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	69ba      	ldr	r2, [r7, #24]
 8004a5a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004a5c:	683b      	ldr	r3, [r7, #0]
 8004a5e:	685b      	ldr	r3, [r3, #4]
 8004a60:	f003 0303 	and.w	r3, r3, #3
 8004a64:	2b03      	cmp	r3, #3
 8004a66:	d017      	beq.n	8004a98 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	68db      	ldr	r3, [r3, #12]
 8004a6c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004a6e:	69fb      	ldr	r3, [r7, #28]
 8004a70:	005b      	lsls	r3, r3, #1
 8004a72:	2203      	movs	r2, #3
 8004a74:	fa02 f303 	lsl.w	r3, r2, r3
 8004a78:	43db      	mvns	r3, r3
 8004a7a:	69ba      	ldr	r2, [r7, #24]
 8004a7c:	4013      	ands	r3, r2
 8004a7e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004a80:	683b      	ldr	r3, [r7, #0]
 8004a82:	689a      	ldr	r2, [r3, #8]
 8004a84:	69fb      	ldr	r3, [r7, #28]
 8004a86:	005b      	lsls	r3, r3, #1
 8004a88:	fa02 f303 	lsl.w	r3, r2, r3
 8004a8c:	69ba      	ldr	r2, [r7, #24]
 8004a8e:	4313      	orrs	r3, r2
 8004a90:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	69ba      	ldr	r2, [r7, #24]
 8004a96:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004a98:	683b      	ldr	r3, [r7, #0]
 8004a9a:	685b      	ldr	r3, [r3, #4]
 8004a9c:	f003 0303 	and.w	r3, r3, #3
 8004aa0:	2b02      	cmp	r3, #2
 8004aa2:	d123      	bne.n	8004aec <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004aa4:	69fb      	ldr	r3, [r7, #28]
 8004aa6:	08da      	lsrs	r2, r3, #3
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	3208      	adds	r2, #8
 8004aac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004ab0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004ab2:	69fb      	ldr	r3, [r7, #28]
 8004ab4:	f003 0307 	and.w	r3, r3, #7
 8004ab8:	009b      	lsls	r3, r3, #2
 8004aba:	220f      	movs	r2, #15
 8004abc:	fa02 f303 	lsl.w	r3, r2, r3
 8004ac0:	43db      	mvns	r3, r3
 8004ac2:	69ba      	ldr	r2, [r7, #24]
 8004ac4:	4013      	ands	r3, r2
 8004ac6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004ac8:	683b      	ldr	r3, [r7, #0]
 8004aca:	691a      	ldr	r2, [r3, #16]
 8004acc:	69fb      	ldr	r3, [r7, #28]
 8004ace:	f003 0307 	and.w	r3, r3, #7
 8004ad2:	009b      	lsls	r3, r3, #2
 8004ad4:	fa02 f303 	lsl.w	r3, r2, r3
 8004ad8:	69ba      	ldr	r2, [r7, #24]
 8004ada:	4313      	orrs	r3, r2
 8004adc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004ade:	69fb      	ldr	r3, [r7, #28]
 8004ae0:	08da      	lsrs	r2, r3, #3
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	3208      	adds	r2, #8
 8004ae6:	69b9      	ldr	r1, [r7, #24]
 8004ae8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004af2:	69fb      	ldr	r3, [r7, #28]
 8004af4:	005b      	lsls	r3, r3, #1
 8004af6:	2203      	movs	r2, #3
 8004af8:	fa02 f303 	lsl.w	r3, r2, r3
 8004afc:	43db      	mvns	r3, r3
 8004afe:	69ba      	ldr	r2, [r7, #24]
 8004b00:	4013      	ands	r3, r2
 8004b02:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004b04:	683b      	ldr	r3, [r7, #0]
 8004b06:	685b      	ldr	r3, [r3, #4]
 8004b08:	f003 0203 	and.w	r2, r3, #3
 8004b0c:	69fb      	ldr	r3, [r7, #28]
 8004b0e:	005b      	lsls	r3, r3, #1
 8004b10:	fa02 f303 	lsl.w	r3, r2, r3
 8004b14:	69ba      	ldr	r2, [r7, #24]
 8004b16:	4313      	orrs	r3, r2
 8004b18:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	69ba      	ldr	r2, [r7, #24]
 8004b1e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004b20:	683b      	ldr	r3, [r7, #0]
 8004b22:	685b      	ldr	r3, [r3, #4]
 8004b24:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	f000 80ae 	beq.w	8004c8a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004b2e:	2300      	movs	r3, #0
 8004b30:	60fb      	str	r3, [r7, #12]
 8004b32:	4b5d      	ldr	r3, [pc, #372]	@ (8004ca8 <HAL_GPIO_Init+0x300>)
 8004b34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b36:	4a5c      	ldr	r2, [pc, #368]	@ (8004ca8 <HAL_GPIO_Init+0x300>)
 8004b38:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004b3c:	6453      	str	r3, [r2, #68]	@ 0x44
 8004b3e:	4b5a      	ldr	r3, [pc, #360]	@ (8004ca8 <HAL_GPIO_Init+0x300>)
 8004b40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b42:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004b46:	60fb      	str	r3, [r7, #12]
 8004b48:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004b4a:	4a58      	ldr	r2, [pc, #352]	@ (8004cac <HAL_GPIO_Init+0x304>)
 8004b4c:	69fb      	ldr	r3, [r7, #28]
 8004b4e:	089b      	lsrs	r3, r3, #2
 8004b50:	3302      	adds	r3, #2
 8004b52:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004b56:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004b58:	69fb      	ldr	r3, [r7, #28]
 8004b5a:	f003 0303 	and.w	r3, r3, #3
 8004b5e:	009b      	lsls	r3, r3, #2
 8004b60:	220f      	movs	r2, #15
 8004b62:	fa02 f303 	lsl.w	r3, r2, r3
 8004b66:	43db      	mvns	r3, r3
 8004b68:	69ba      	ldr	r2, [r7, #24]
 8004b6a:	4013      	ands	r3, r2
 8004b6c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	4a4f      	ldr	r2, [pc, #316]	@ (8004cb0 <HAL_GPIO_Init+0x308>)
 8004b72:	4293      	cmp	r3, r2
 8004b74:	d025      	beq.n	8004bc2 <HAL_GPIO_Init+0x21a>
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	4a4e      	ldr	r2, [pc, #312]	@ (8004cb4 <HAL_GPIO_Init+0x30c>)
 8004b7a:	4293      	cmp	r3, r2
 8004b7c:	d01f      	beq.n	8004bbe <HAL_GPIO_Init+0x216>
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	4a4d      	ldr	r2, [pc, #308]	@ (8004cb8 <HAL_GPIO_Init+0x310>)
 8004b82:	4293      	cmp	r3, r2
 8004b84:	d019      	beq.n	8004bba <HAL_GPIO_Init+0x212>
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	4a4c      	ldr	r2, [pc, #304]	@ (8004cbc <HAL_GPIO_Init+0x314>)
 8004b8a:	4293      	cmp	r3, r2
 8004b8c:	d013      	beq.n	8004bb6 <HAL_GPIO_Init+0x20e>
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	4a4b      	ldr	r2, [pc, #300]	@ (8004cc0 <HAL_GPIO_Init+0x318>)
 8004b92:	4293      	cmp	r3, r2
 8004b94:	d00d      	beq.n	8004bb2 <HAL_GPIO_Init+0x20a>
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	4a4a      	ldr	r2, [pc, #296]	@ (8004cc4 <HAL_GPIO_Init+0x31c>)
 8004b9a:	4293      	cmp	r3, r2
 8004b9c:	d007      	beq.n	8004bae <HAL_GPIO_Init+0x206>
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	4a49      	ldr	r2, [pc, #292]	@ (8004cc8 <HAL_GPIO_Init+0x320>)
 8004ba2:	4293      	cmp	r3, r2
 8004ba4:	d101      	bne.n	8004baa <HAL_GPIO_Init+0x202>
 8004ba6:	2306      	movs	r3, #6
 8004ba8:	e00c      	b.n	8004bc4 <HAL_GPIO_Init+0x21c>
 8004baa:	2307      	movs	r3, #7
 8004bac:	e00a      	b.n	8004bc4 <HAL_GPIO_Init+0x21c>
 8004bae:	2305      	movs	r3, #5
 8004bb0:	e008      	b.n	8004bc4 <HAL_GPIO_Init+0x21c>
 8004bb2:	2304      	movs	r3, #4
 8004bb4:	e006      	b.n	8004bc4 <HAL_GPIO_Init+0x21c>
 8004bb6:	2303      	movs	r3, #3
 8004bb8:	e004      	b.n	8004bc4 <HAL_GPIO_Init+0x21c>
 8004bba:	2302      	movs	r3, #2
 8004bbc:	e002      	b.n	8004bc4 <HAL_GPIO_Init+0x21c>
 8004bbe:	2301      	movs	r3, #1
 8004bc0:	e000      	b.n	8004bc4 <HAL_GPIO_Init+0x21c>
 8004bc2:	2300      	movs	r3, #0
 8004bc4:	69fa      	ldr	r2, [r7, #28]
 8004bc6:	f002 0203 	and.w	r2, r2, #3
 8004bca:	0092      	lsls	r2, r2, #2
 8004bcc:	4093      	lsls	r3, r2
 8004bce:	69ba      	ldr	r2, [r7, #24]
 8004bd0:	4313      	orrs	r3, r2
 8004bd2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004bd4:	4935      	ldr	r1, [pc, #212]	@ (8004cac <HAL_GPIO_Init+0x304>)
 8004bd6:	69fb      	ldr	r3, [r7, #28]
 8004bd8:	089b      	lsrs	r3, r3, #2
 8004bda:	3302      	adds	r3, #2
 8004bdc:	69ba      	ldr	r2, [r7, #24]
 8004bde:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004be2:	4b3a      	ldr	r3, [pc, #232]	@ (8004ccc <HAL_GPIO_Init+0x324>)
 8004be4:	689b      	ldr	r3, [r3, #8]
 8004be6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004be8:	693b      	ldr	r3, [r7, #16]
 8004bea:	43db      	mvns	r3, r3
 8004bec:	69ba      	ldr	r2, [r7, #24]
 8004bee:	4013      	ands	r3, r2
 8004bf0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004bf2:	683b      	ldr	r3, [r7, #0]
 8004bf4:	685b      	ldr	r3, [r3, #4]
 8004bf6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d003      	beq.n	8004c06 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8004bfe:	69ba      	ldr	r2, [r7, #24]
 8004c00:	693b      	ldr	r3, [r7, #16]
 8004c02:	4313      	orrs	r3, r2
 8004c04:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004c06:	4a31      	ldr	r2, [pc, #196]	@ (8004ccc <HAL_GPIO_Init+0x324>)
 8004c08:	69bb      	ldr	r3, [r7, #24]
 8004c0a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004c0c:	4b2f      	ldr	r3, [pc, #188]	@ (8004ccc <HAL_GPIO_Init+0x324>)
 8004c0e:	68db      	ldr	r3, [r3, #12]
 8004c10:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004c12:	693b      	ldr	r3, [r7, #16]
 8004c14:	43db      	mvns	r3, r3
 8004c16:	69ba      	ldr	r2, [r7, #24]
 8004c18:	4013      	ands	r3, r2
 8004c1a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004c1c:	683b      	ldr	r3, [r7, #0]
 8004c1e:	685b      	ldr	r3, [r3, #4]
 8004c20:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d003      	beq.n	8004c30 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8004c28:	69ba      	ldr	r2, [r7, #24]
 8004c2a:	693b      	ldr	r3, [r7, #16]
 8004c2c:	4313      	orrs	r3, r2
 8004c2e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004c30:	4a26      	ldr	r2, [pc, #152]	@ (8004ccc <HAL_GPIO_Init+0x324>)
 8004c32:	69bb      	ldr	r3, [r7, #24]
 8004c34:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004c36:	4b25      	ldr	r3, [pc, #148]	@ (8004ccc <HAL_GPIO_Init+0x324>)
 8004c38:	685b      	ldr	r3, [r3, #4]
 8004c3a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004c3c:	693b      	ldr	r3, [r7, #16]
 8004c3e:	43db      	mvns	r3, r3
 8004c40:	69ba      	ldr	r2, [r7, #24]
 8004c42:	4013      	ands	r3, r2
 8004c44:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004c46:	683b      	ldr	r3, [r7, #0]
 8004c48:	685b      	ldr	r3, [r3, #4]
 8004c4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d003      	beq.n	8004c5a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8004c52:	69ba      	ldr	r2, [r7, #24]
 8004c54:	693b      	ldr	r3, [r7, #16]
 8004c56:	4313      	orrs	r3, r2
 8004c58:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004c5a:	4a1c      	ldr	r2, [pc, #112]	@ (8004ccc <HAL_GPIO_Init+0x324>)
 8004c5c:	69bb      	ldr	r3, [r7, #24]
 8004c5e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004c60:	4b1a      	ldr	r3, [pc, #104]	@ (8004ccc <HAL_GPIO_Init+0x324>)
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004c66:	693b      	ldr	r3, [r7, #16]
 8004c68:	43db      	mvns	r3, r3
 8004c6a:	69ba      	ldr	r2, [r7, #24]
 8004c6c:	4013      	ands	r3, r2
 8004c6e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004c70:	683b      	ldr	r3, [r7, #0]
 8004c72:	685b      	ldr	r3, [r3, #4]
 8004c74:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d003      	beq.n	8004c84 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8004c7c:	69ba      	ldr	r2, [r7, #24]
 8004c7e:	693b      	ldr	r3, [r7, #16]
 8004c80:	4313      	orrs	r3, r2
 8004c82:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004c84:	4a11      	ldr	r2, [pc, #68]	@ (8004ccc <HAL_GPIO_Init+0x324>)
 8004c86:	69bb      	ldr	r3, [r7, #24]
 8004c88:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004c8a:	69fb      	ldr	r3, [r7, #28]
 8004c8c:	3301      	adds	r3, #1
 8004c8e:	61fb      	str	r3, [r7, #28]
 8004c90:	69fb      	ldr	r3, [r7, #28]
 8004c92:	2b0f      	cmp	r3, #15
 8004c94:	f67f ae96 	bls.w	80049c4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004c98:	bf00      	nop
 8004c9a:	bf00      	nop
 8004c9c:	3724      	adds	r7, #36	@ 0x24
 8004c9e:	46bd      	mov	sp, r7
 8004ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca4:	4770      	bx	lr
 8004ca6:	bf00      	nop
 8004ca8:	40023800 	.word	0x40023800
 8004cac:	40013800 	.word	0x40013800
 8004cb0:	40020000 	.word	0x40020000
 8004cb4:	40020400 	.word	0x40020400
 8004cb8:	40020800 	.word	0x40020800
 8004cbc:	40020c00 	.word	0x40020c00
 8004cc0:	40021000 	.word	0x40021000
 8004cc4:	40021400 	.word	0x40021400
 8004cc8:	40021800 	.word	0x40021800
 8004ccc:	40013c00 	.word	0x40013c00

08004cd0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004cd0:	b480      	push	{r7}
 8004cd2:	b085      	sub	sp, #20
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	6078      	str	r0, [r7, #4]
 8004cd8:	460b      	mov	r3, r1
 8004cda:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	691a      	ldr	r2, [r3, #16]
 8004ce0:	887b      	ldrh	r3, [r7, #2]
 8004ce2:	4013      	ands	r3, r2
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d002      	beq.n	8004cee <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004ce8:	2301      	movs	r3, #1
 8004cea:	73fb      	strb	r3, [r7, #15]
 8004cec:	e001      	b.n	8004cf2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004cee:	2300      	movs	r3, #0
 8004cf0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004cf2:	7bfb      	ldrb	r3, [r7, #15]
}
 8004cf4:	4618      	mov	r0, r3
 8004cf6:	3714      	adds	r7, #20
 8004cf8:	46bd      	mov	sp, r7
 8004cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cfe:	4770      	bx	lr

08004d00 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004d00:	b480      	push	{r7}
 8004d02:	b083      	sub	sp, #12
 8004d04:	af00      	add	r7, sp, #0
 8004d06:	6078      	str	r0, [r7, #4]
 8004d08:	460b      	mov	r3, r1
 8004d0a:	807b      	strh	r3, [r7, #2]
 8004d0c:	4613      	mov	r3, r2
 8004d0e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004d10:	787b      	ldrb	r3, [r7, #1]
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d003      	beq.n	8004d1e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004d16:	887a      	ldrh	r2, [r7, #2]
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004d1c:	e003      	b.n	8004d26 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004d1e:	887b      	ldrh	r3, [r7, #2]
 8004d20:	041a      	lsls	r2, r3, #16
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	619a      	str	r2, [r3, #24]
}
 8004d26:	bf00      	nop
 8004d28:	370c      	adds	r7, #12
 8004d2a:	46bd      	mov	sp, r7
 8004d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d30:	4770      	bx	lr
	...

08004d34 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004d34:	b580      	push	{r7, lr}
 8004d36:	b082      	sub	sp, #8
 8004d38:	af00      	add	r7, sp, #0
 8004d3a:	4603      	mov	r3, r0
 8004d3c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8004d3e:	4b08      	ldr	r3, [pc, #32]	@ (8004d60 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004d40:	695a      	ldr	r2, [r3, #20]
 8004d42:	88fb      	ldrh	r3, [r7, #6]
 8004d44:	4013      	ands	r3, r2
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d006      	beq.n	8004d58 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004d4a:	4a05      	ldr	r2, [pc, #20]	@ (8004d60 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004d4c:	88fb      	ldrh	r3, [r7, #6]
 8004d4e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004d50:	88fb      	ldrh	r3, [r7, #6]
 8004d52:	4618      	mov	r0, r3
 8004d54:	f7fc fb56 	bl	8001404 <HAL_GPIO_EXTI_Callback>
  }
}
 8004d58:	bf00      	nop
 8004d5a:	3708      	adds	r7, #8
 8004d5c:	46bd      	mov	sp, r7
 8004d5e:	bd80      	pop	{r7, pc}
 8004d60:	40013c00 	.word	0x40013c00

08004d64 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8004d64:	b580      	push	{r7, lr}
 8004d66:	b082      	sub	sp, #8
 8004d68:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8004d6a:	2300      	movs	r3, #0
 8004d6c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8004d6e:	2300      	movs	r3, #0
 8004d70:	603b      	str	r3, [r7, #0]
 8004d72:	4b20      	ldr	r3, [pc, #128]	@ (8004df4 <HAL_PWREx_EnableOverDrive+0x90>)
 8004d74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d76:	4a1f      	ldr	r2, [pc, #124]	@ (8004df4 <HAL_PWREx_EnableOverDrive+0x90>)
 8004d78:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004d7c:	6413      	str	r3, [r2, #64]	@ 0x40
 8004d7e:	4b1d      	ldr	r3, [pc, #116]	@ (8004df4 <HAL_PWREx_EnableOverDrive+0x90>)
 8004d80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d82:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d86:	603b      	str	r3, [r7, #0]
 8004d88:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8004d8a:	4b1b      	ldr	r3, [pc, #108]	@ (8004df8 <HAL_PWREx_EnableOverDrive+0x94>)
 8004d8c:	2201      	movs	r2, #1
 8004d8e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004d90:	f7ff f91a 	bl	8003fc8 <HAL_GetTick>
 8004d94:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004d96:	e009      	b.n	8004dac <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004d98:	f7ff f916 	bl	8003fc8 <HAL_GetTick>
 8004d9c:	4602      	mov	r2, r0
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	1ad3      	subs	r3, r2, r3
 8004da2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004da6:	d901      	bls.n	8004dac <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8004da8:	2303      	movs	r3, #3
 8004daa:	e01f      	b.n	8004dec <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004dac:	4b13      	ldr	r3, [pc, #76]	@ (8004dfc <HAL_PWREx_EnableOverDrive+0x98>)
 8004dae:	685b      	ldr	r3, [r3, #4]
 8004db0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004db4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004db8:	d1ee      	bne.n	8004d98 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8004dba:	4b11      	ldr	r3, [pc, #68]	@ (8004e00 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004dbc:	2201      	movs	r2, #1
 8004dbe:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004dc0:	f7ff f902 	bl	8003fc8 <HAL_GetTick>
 8004dc4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004dc6:	e009      	b.n	8004ddc <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004dc8:	f7ff f8fe 	bl	8003fc8 <HAL_GetTick>
 8004dcc:	4602      	mov	r2, r0
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	1ad3      	subs	r3, r2, r3
 8004dd2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004dd6:	d901      	bls.n	8004ddc <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8004dd8:	2303      	movs	r3, #3
 8004dda:	e007      	b.n	8004dec <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004ddc:	4b07      	ldr	r3, [pc, #28]	@ (8004dfc <HAL_PWREx_EnableOverDrive+0x98>)
 8004dde:	685b      	ldr	r3, [r3, #4]
 8004de0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004de4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004de8:	d1ee      	bne.n	8004dc8 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8004dea:	2300      	movs	r3, #0
}
 8004dec:	4618      	mov	r0, r3
 8004dee:	3708      	adds	r7, #8
 8004df0:	46bd      	mov	sp, r7
 8004df2:	bd80      	pop	{r7, pc}
 8004df4:	40023800 	.word	0x40023800
 8004df8:	420e0040 	.word	0x420e0040
 8004dfc:	40007000 	.word	0x40007000
 8004e00:	420e0044 	.word	0x420e0044

08004e04 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004e04:	b580      	push	{r7, lr}
 8004e06:	b084      	sub	sp, #16
 8004e08:	af00      	add	r7, sp, #0
 8004e0a:	6078      	str	r0, [r7, #4]
 8004e0c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d101      	bne.n	8004e18 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004e14:	2301      	movs	r3, #1
 8004e16:	e0cc      	b.n	8004fb2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004e18:	4b68      	ldr	r3, [pc, #416]	@ (8004fbc <HAL_RCC_ClockConfig+0x1b8>)
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f003 030f 	and.w	r3, r3, #15
 8004e20:	683a      	ldr	r2, [r7, #0]
 8004e22:	429a      	cmp	r2, r3
 8004e24:	d90c      	bls.n	8004e40 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e26:	4b65      	ldr	r3, [pc, #404]	@ (8004fbc <HAL_RCC_ClockConfig+0x1b8>)
 8004e28:	683a      	ldr	r2, [r7, #0]
 8004e2a:	b2d2      	uxtb	r2, r2
 8004e2c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e2e:	4b63      	ldr	r3, [pc, #396]	@ (8004fbc <HAL_RCC_ClockConfig+0x1b8>)
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	f003 030f 	and.w	r3, r3, #15
 8004e36:	683a      	ldr	r2, [r7, #0]
 8004e38:	429a      	cmp	r2, r3
 8004e3a:	d001      	beq.n	8004e40 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004e3c:	2301      	movs	r3, #1
 8004e3e:	e0b8      	b.n	8004fb2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	f003 0302 	and.w	r3, r3, #2
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d020      	beq.n	8004e8e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	f003 0304 	and.w	r3, r3, #4
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d005      	beq.n	8004e64 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004e58:	4b59      	ldr	r3, [pc, #356]	@ (8004fc0 <HAL_RCC_ClockConfig+0x1bc>)
 8004e5a:	689b      	ldr	r3, [r3, #8]
 8004e5c:	4a58      	ldr	r2, [pc, #352]	@ (8004fc0 <HAL_RCC_ClockConfig+0x1bc>)
 8004e5e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004e62:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	f003 0308 	and.w	r3, r3, #8
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d005      	beq.n	8004e7c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004e70:	4b53      	ldr	r3, [pc, #332]	@ (8004fc0 <HAL_RCC_ClockConfig+0x1bc>)
 8004e72:	689b      	ldr	r3, [r3, #8]
 8004e74:	4a52      	ldr	r2, [pc, #328]	@ (8004fc0 <HAL_RCC_ClockConfig+0x1bc>)
 8004e76:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004e7a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004e7c:	4b50      	ldr	r3, [pc, #320]	@ (8004fc0 <HAL_RCC_ClockConfig+0x1bc>)
 8004e7e:	689b      	ldr	r3, [r3, #8]
 8004e80:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	689b      	ldr	r3, [r3, #8]
 8004e88:	494d      	ldr	r1, [pc, #308]	@ (8004fc0 <HAL_RCC_ClockConfig+0x1bc>)
 8004e8a:	4313      	orrs	r3, r2
 8004e8c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	f003 0301 	and.w	r3, r3, #1
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d044      	beq.n	8004f24 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	685b      	ldr	r3, [r3, #4]
 8004e9e:	2b01      	cmp	r3, #1
 8004ea0:	d107      	bne.n	8004eb2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ea2:	4b47      	ldr	r3, [pc, #284]	@ (8004fc0 <HAL_RCC_ClockConfig+0x1bc>)
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d119      	bne.n	8004ee2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004eae:	2301      	movs	r3, #1
 8004eb0:	e07f      	b.n	8004fb2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	685b      	ldr	r3, [r3, #4]
 8004eb6:	2b02      	cmp	r3, #2
 8004eb8:	d003      	beq.n	8004ec2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004ebe:	2b03      	cmp	r3, #3
 8004ec0:	d107      	bne.n	8004ed2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004ec2:	4b3f      	ldr	r3, [pc, #252]	@ (8004fc0 <HAL_RCC_ClockConfig+0x1bc>)
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d109      	bne.n	8004ee2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004ece:	2301      	movs	r3, #1
 8004ed0:	e06f      	b.n	8004fb2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ed2:	4b3b      	ldr	r3, [pc, #236]	@ (8004fc0 <HAL_RCC_ClockConfig+0x1bc>)
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	f003 0302 	and.w	r3, r3, #2
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d101      	bne.n	8004ee2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004ede:	2301      	movs	r3, #1
 8004ee0:	e067      	b.n	8004fb2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004ee2:	4b37      	ldr	r3, [pc, #220]	@ (8004fc0 <HAL_RCC_ClockConfig+0x1bc>)
 8004ee4:	689b      	ldr	r3, [r3, #8]
 8004ee6:	f023 0203 	bic.w	r2, r3, #3
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	685b      	ldr	r3, [r3, #4]
 8004eee:	4934      	ldr	r1, [pc, #208]	@ (8004fc0 <HAL_RCC_ClockConfig+0x1bc>)
 8004ef0:	4313      	orrs	r3, r2
 8004ef2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004ef4:	f7ff f868 	bl	8003fc8 <HAL_GetTick>
 8004ef8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004efa:	e00a      	b.n	8004f12 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004efc:	f7ff f864 	bl	8003fc8 <HAL_GetTick>
 8004f00:	4602      	mov	r2, r0
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	1ad3      	subs	r3, r2, r3
 8004f06:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f0a:	4293      	cmp	r3, r2
 8004f0c:	d901      	bls.n	8004f12 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004f0e:	2303      	movs	r3, #3
 8004f10:	e04f      	b.n	8004fb2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004f12:	4b2b      	ldr	r3, [pc, #172]	@ (8004fc0 <HAL_RCC_ClockConfig+0x1bc>)
 8004f14:	689b      	ldr	r3, [r3, #8]
 8004f16:	f003 020c 	and.w	r2, r3, #12
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	685b      	ldr	r3, [r3, #4]
 8004f1e:	009b      	lsls	r3, r3, #2
 8004f20:	429a      	cmp	r2, r3
 8004f22:	d1eb      	bne.n	8004efc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004f24:	4b25      	ldr	r3, [pc, #148]	@ (8004fbc <HAL_RCC_ClockConfig+0x1b8>)
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	f003 030f 	and.w	r3, r3, #15
 8004f2c:	683a      	ldr	r2, [r7, #0]
 8004f2e:	429a      	cmp	r2, r3
 8004f30:	d20c      	bcs.n	8004f4c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f32:	4b22      	ldr	r3, [pc, #136]	@ (8004fbc <HAL_RCC_ClockConfig+0x1b8>)
 8004f34:	683a      	ldr	r2, [r7, #0]
 8004f36:	b2d2      	uxtb	r2, r2
 8004f38:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f3a:	4b20      	ldr	r3, [pc, #128]	@ (8004fbc <HAL_RCC_ClockConfig+0x1b8>)
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	f003 030f 	and.w	r3, r3, #15
 8004f42:	683a      	ldr	r2, [r7, #0]
 8004f44:	429a      	cmp	r2, r3
 8004f46:	d001      	beq.n	8004f4c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004f48:	2301      	movs	r3, #1
 8004f4a:	e032      	b.n	8004fb2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	f003 0304 	and.w	r3, r3, #4
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d008      	beq.n	8004f6a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004f58:	4b19      	ldr	r3, [pc, #100]	@ (8004fc0 <HAL_RCC_ClockConfig+0x1bc>)
 8004f5a:	689b      	ldr	r3, [r3, #8]
 8004f5c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	68db      	ldr	r3, [r3, #12]
 8004f64:	4916      	ldr	r1, [pc, #88]	@ (8004fc0 <HAL_RCC_ClockConfig+0x1bc>)
 8004f66:	4313      	orrs	r3, r2
 8004f68:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f003 0308 	and.w	r3, r3, #8
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d009      	beq.n	8004f8a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004f76:	4b12      	ldr	r3, [pc, #72]	@ (8004fc0 <HAL_RCC_ClockConfig+0x1bc>)
 8004f78:	689b      	ldr	r3, [r3, #8]
 8004f7a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	691b      	ldr	r3, [r3, #16]
 8004f82:	00db      	lsls	r3, r3, #3
 8004f84:	490e      	ldr	r1, [pc, #56]	@ (8004fc0 <HAL_RCC_ClockConfig+0x1bc>)
 8004f86:	4313      	orrs	r3, r2
 8004f88:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004f8a:	f000 f887 	bl	800509c <HAL_RCC_GetSysClockFreq>
 8004f8e:	4602      	mov	r2, r0
 8004f90:	4b0b      	ldr	r3, [pc, #44]	@ (8004fc0 <HAL_RCC_ClockConfig+0x1bc>)
 8004f92:	689b      	ldr	r3, [r3, #8]
 8004f94:	091b      	lsrs	r3, r3, #4
 8004f96:	f003 030f 	and.w	r3, r3, #15
 8004f9a:	490a      	ldr	r1, [pc, #40]	@ (8004fc4 <HAL_RCC_ClockConfig+0x1c0>)
 8004f9c:	5ccb      	ldrb	r3, [r1, r3]
 8004f9e:	fa22 f303 	lsr.w	r3, r2, r3
 8004fa2:	4a09      	ldr	r2, [pc, #36]	@ (8004fc8 <HAL_RCC_ClockConfig+0x1c4>)
 8004fa4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004fa6:	4b09      	ldr	r3, [pc, #36]	@ (8004fcc <HAL_RCC_ClockConfig+0x1c8>)
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	4618      	mov	r0, r3
 8004fac:	f7fe fcd2 	bl	8003954 <HAL_InitTick>

  return HAL_OK;
 8004fb0:	2300      	movs	r3, #0
}
 8004fb2:	4618      	mov	r0, r3
 8004fb4:	3710      	adds	r7, #16
 8004fb6:	46bd      	mov	sp, r7
 8004fb8:	bd80      	pop	{r7, pc}
 8004fba:	bf00      	nop
 8004fbc:	40023c00 	.word	0x40023c00
 8004fc0:	40023800 	.word	0x40023800
 8004fc4:	08019a14 	.word	0x08019a14
 8004fc8:	20000038 	.word	0x20000038
 8004fcc:	2000003c 	.word	0x2000003c

08004fd0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004fd0:	b480      	push	{r7}
 8004fd2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004fd4:	4b03      	ldr	r3, [pc, #12]	@ (8004fe4 <HAL_RCC_GetHCLKFreq+0x14>)
 8004fd6:	681b      	ldr	r3, [r3, #0]
}
 8004fd8:	4618      	mov	r0, r3
 8004fda:	46bd      	mov	sp, r7
 8004fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe0:	4770      	bx	lr
 8004fe2:	bf00      	nop
 8004fe4:	20000038 	.word	0x20000038

08004fe8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004fe8:	b580      	push	{r7, lr}
 8004fea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004fec:	f7ff fff0 	bl	8004fd0 <HAL_RCC_GetHCLKFreq>
 8004ff0:	4602      	mov	r2, r0
 8004ff2:	4b05      	ldr	r3, [pc, #20]	@ (8005008 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004ff4:	689b      	ldr	r3, [r3, #8]
 8004ff6:	0a9b      	lsrs	r3, r3, #10
 8004ff8:	f003 0307 	and.w	r3, r3, #7
 8004ffc:	4903      	ldr	r1, [pc, #12]	@ (800500c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004ffe:	5ccb      	ldrb	r3, [r1, r3]
 8005000:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005004:	4618      	mov	r0, r3
 8005006:	bd80      	pop	{r7, pc}
 8005008:	40023800 	.word	0x40023800
 800500c:	08019a24 	.word	0x08019a24

08005010 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005010:	b580      	push	{r7, lr}
 8005012:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005014:	f7ff ffdc 	bl	8004fd0 <HAL_RCC_GetHCLKFreq>
 8005018:	4602      	mov	r2, r0
 800501a:	4b05      	ldr	r3, [pc, #20]	@ (8005030 <HAL_RCC_GetPCLK2Freq+0x20>)
 800501c:	689b      	ldr	r3, [r3, #8]
 800501e:	0b5b      	lsrs	r3, r3, #13
 8005020:	f003 0307 	and.w	r3, r3, #7
 8005024:	4903      	ldr	r1, [pc, #12]	@ (8005034 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005026:	5ccb      	ldrb	r3, [r1, r3]
 8005028:	fa22 f303 	lsr.w	r3, r2, r3
}
 800502c:	4618      	mov	r0, r3
 800502e:	bd80      	pop	{r7, pc}
 8005030:	40023800 	.word	0x40023800
 8005034:	08019a24 	.word	0x08019a24

08005038 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005038:	b480      	push	{r7}
 800503a:	b083      	sub	sp, #12
 800503c:	af00      	add	r7, sp, #0
 800503e:	6078      	str	r0, [r7, #4]
 8005040:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	220f      	movs	r2, #15
 8005046:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005048:	4b12      	ldr	r3, [pc, #72]	@ (8005094 <HAL_RCC_GetClockConfig+0x5c>)
 800504a:	689b      	ldr	r3, [r3, #8]
 800504c:	f003 0203 	and.w	r2, r3, #3
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8005054:	4b0f      	ldr	r3, [pc, #60]	@ (8005094 <HAL_RCC_GetClockConfig+0x5c>)
 8005056:	689b      	ldr	r3, [r3, #8]
 8005058:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8005060:	4b0c      	ldr	r3, [pc, #48]	@ (8005094 <HAL_RCC_GetClockConfig+0x5c>)
 8005062:	689b      	ldr	r3, [r3, #8]
 8005064:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800506c:	4b09      	ldr	r3, [pc, #36]	@ (8005094 <HAL_RCC_GetClockConfig+0x5c>)
 800506e:	689b      	ldr	r3, [r3, #8]
 8005070:	08db      	lsrs	r3, r3, #3
 8005072:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800507a:	4b07      	ldr	r3, [pc, #28]	@ (8005098 <HAL_RCC_GetClockConfig+0x60>)
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	f003 020f 	and.w	r2, r3, #15
 8005082:	683b      	ldr	r3, [r7, #0]
 8005084:	601a      	str	r2, [r3, #0]
}
 8005086:	bf00      	nop
 8005088:	370c      	adds	r7, #12
 800508a:	46bd      	mov	sp, r7
 800508c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005090:	4770      	bx	lr
 8005092:	bf00      	nop
 8005094:	40023800 	.word	0x40023800
 8005098:	40023c00 	.word	0x40023c00

0800509c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800509c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80050a0:	b0a6      	sub	sp, #152	@ 0x98
 80050a2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80050a4:	2300      	movs	r3, #0
 80050a6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  uint32_t pllvco = 0U;
 80050aa:	2300      	movs	r3, #0
 80050ac:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t pllp = 0U;
 80050b0:	2300      	movs	r3, #0
 80050b2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  uint32_t pllr = 0U;
 80050b6:	2300      	movs	r3, #0
 80050b8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  uint32_t sysclockfreq = 0U;
 80050bc:	2300      	movs	r3, #0
 80050be:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80050c2:	4bc8      	ldr	r3, [pc, #800]	@ (80053e4 <HAL_RCC_GetSysClockFreq+0x348>)
 80050c4:	689b      	ldr	r3, [r3, #8]
 80050c6:	f003 030c 	and.w	r3, r3, #12
 80050ca:	2b0c      	cmp	r3, #12
 80050cc:	f200 817e 	bhi.w	80053cc <HAL_RCC_GetSysClockFreq+0x330>
 80050d0:	a201      	add	r2, pc, #4	@ (adr r2, 80050d8 <HAL_RCC_GetSysClockFreq+0x3c>)
 80050d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050d6:	bf00      	nop
 80050d8:	0800510d 	.word	0x0800510d
 80050dc:	080053cd 	.word	0x080053cd
 80050e0:	080053cd 	.word	0x080053cd
 80050e4:	080053cd 	.word	0x080053cd
 80050e8:	08005115 	.word	0x08005115
 80050ec:	080053cd 	.word	0x080053cd
 80050f0:	080053cd 	.word	0x080053cd
 80050f4:	080053cd 	.word	0x080053cd
 80050f8:	0800511d 	.word	0x0800511d
 80050fc:	080053cd 	.word	0x080053cd
 8005100:	080053cd 	.word	0x080053cd
 8005104:	080053cd 	.word	0x080053cd
 8005108:	08005287 	.word	0x08005287
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800510c:	4bb6      	ldr	r3, [pc, #728]	@ (80053e8 <HAL_RCC_GetSysClockFreq+0x34c>)
 800510e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8005112:	e15f      	b.n	80053d4 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005114:	4bb5      	ldr	r3, [pc, #724]	@ (80053ec <HAL_RCC_GetSysClockFreq+0x350>)
 8005116:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 800511a:	e15b      	b.n	80053d4 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800511c:	4bb1      	ldr	r3, [pc, #708]	@ (80053e4 <HAL_RCC_GetSysClockFreq+0x348>)
 800511e:	685b      	ldr	r3, [r3, #4]
 8005120:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005124:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005128:	4bae      	ldr	r3, [pc, #696]	@ (80053e4 <HAL_RCC_GetSysClockFreq+0x348>)
 800512a:	685b      	ldr	r3, [r3, #4]
 800512c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005130:	2b00      	cmp	r3, #0
 8005132:	d031      	beq.n	8005198 <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005134:	4bab      	ldr	r3, [pc, #684]	@ (80053e4 <HAL_RCC_GetSysClockFreq+0x348>)
 8005136:	685b      	ldr	r3, [r3, #4]
 8005138:	099b      	lsrs	r3, r3, #6
 800513a:	2200      	movs	r2, #0
 800513c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800513e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005140:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005142:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005146:	663b      	str	r3, [r7, #96]	@ 0x60
 8005148:	2300      	movs	r3, #0
 800514a:	667b      	str	r3, [r7, #100]	@ 0x64
 800514c:	4ba7      	ldr	r3, [pc, #668]	@ (80053ec <HAL_RCC_GetSysClockFreq+0x350>)
 800514e:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8005152:	462a      	mov	r2, r5
 8005154:	fb03 f202 	mul.w	r2, r3, r2
 8005158:	2300      	movs	r3, #0
 800515a:	4621      	mov	r1, r4
 800515c:	fb01 f303 	mul.w	r3, r1, r3
 8005160:	4413      	add	r3, r2
 8005162:	4aa2      	ldr	r2, [pc, #648]	@ (80053ec <HAL_RCC_GetSysClockFreq+0x350>)
 8005164:	4621      	mov	r1, r4
 8005166:	fba1 1202 	umull	r1, r2, r1, r2
 800516a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800516c:	460a      	mov	r2, r1
 800516e:	67ba      	str	r2, [r7, #120]	@ 0x78
 8005170:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8005172:	4413      	add	r3, r2
 8005174:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005176:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800517a:	2200      	movs	r2, #0
 800517c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800517e:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8005180:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005184:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8005188:	f7fb fd18 	bl	8000bbc <__aeabi_uldivmod>
 800518c:	4602      	mov	r2, r0
 800518e:	460b      	mov	r3, r1
 8005190:	4613      	mov	r3, r2
 8005192:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005196:	e064      	b.n	8005262 <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005198:	4b92      	ldr	r3, [pc, #584]	@ (80053e4 <HAL_RCC_GetSysClockFreq+0x348>)
 800519a:	685b      	ldr	r3, [r3, #4]
 800519c:	099b      	lsrs	r3, r3, #6
 800519e:	2200      	movs	r2, #0
 80051a0:	653b      	str	r3, [r7, #80]	@ 0x50
 80051a2:	657a      	str	r2, [r7, #84]	@ 0x54
 80051a4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80051a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80051aa:	64bb      	str	r3, [r7, #72]	@ 0x48
 80051ac:	2300      	movs	r3, #0
 80051ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80051b0:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 80051b4:	4622      	mov	r2, r4
 80051b6:	462b      	mov	r3, r5
 80051b8:	f04f 0000 	mov.w	r0, #0
 80051bc:	f04f 0100 	mov.w	r1, #0
 80051c0:	0159      	lsls	r1, r3, #5
 80051c2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80051c6:	0150      	lsls	r0, r2, #5
 80051c8:	4602      	mov	r2, r0
 80051ca:	460b      	mov	r3, r1
 80051cc:	4621      	mov	r1, r4
 80051ce:	1a51      	subs	r1, r2, r1
 80051d0:	6139      	str	r1, [r7, #16]
 80051d2:	4629      	mov	r1, r5
 80051d4:	eb63 0301 	sbc.w	r3, r3, r1
 80051d8:	617b      	str	r3, [r7, #20]
 80051da:	f04f 0200 	mov.w	r2, #0
 80051de:	f04f 0300 	mov.w	r3, #0
 80051e2:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80051e6:	4659      	mov	r1, fp
 80051e8:	018b      	lsls	r3, r1, #6
 80051ea:	4651      	mov	r1, sl
 80051ec:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80051f0:	4651      	mov	r1, sl
 80051f2:	018a      	lsls	r2, r1, #6
 80051f4:	4651      	mov	r1, sl
 80051f6:	ebb2 0801 	subs.w	r8, r2, r1
 80051fa:	4659      	mov	r1, fp
 80051fc:	eb63 0901 	sbc.w	r9, r3, r1
 8005200:	f04f 0200 	mov.w	r2, #0
 8005204:	f04f 0300 	mov.w	r3, #0
 8005208:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800520c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005210:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005214:	4690      	mov	r8, r2
 8005216:	4699      	mov	r9, r3
 8005218:	4623      	mov	r3, r4
 800521a:	eb18 0303 	adds.w	r3, r8, r3
 800521e:	60bb      	str	r3, [r7, #8]
 8005220:	462b      	mov	r3, r5
 8005222:	eb49 0303 	adc.w	r3, r9, r3
 8005226:	60fb      	str	r3, [r7, #12]
 8005228:	f04f 0200 	mov.w	r2, #0
 800522c:	f04f 0300 	mov.w	r3, #0
 8005230:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005234:	4629      	mov	r1, r5
 8005236:	028b      	lsls	r3, r1, #10
 8005238:	4621      	mov	r1, r4
 800523a:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800523e:	4621      	mov	r1, r4
 8005240:	028a      	lsls	r2, r1, #10
 8005242:	4610      	mov	r0, r2
 8005244:	4619      	mov	r1, r3
 8005246:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800524a:	2200      	movs	r2, #0
 800524c:	643b      	str	r3, [r7, #64]	@ 0x40
 800524e:	647a      	str	r2, [r7, #68]	@ 0x44
 8005250:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005254:	f7fb fcb2 	bl	8000bbc <__aeabi_uldivmod>
 8005258:	4602      	mov	r2, r0
 800525a:	460b      	mov	r3, r1
 800525c:	4613      	mov	r3, r2
 800525e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005262:	4b60      	ldr	r3, [pc, #384]	@ (80053e4 <HAL_RCC_GetSysClockFreq+0x348>)
 8005264:	685b      	ldr	r3, [r3, #4]
 8005266:	0c1b      	lsrs	r3, r3, #16
 8005268:	f003 0303 	and.w	r3, r3, #3
 800526c:	3301      	adds	r3, #1
 800526e:	005b      	lsls	r3, r3, #1
 8005270:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

      sysclockfreq = pllvco / pllp;
 8005274:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005278:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800527c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005280:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8005284:	e0a6      	b.n	80053d4 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005286:	4b57      	ldr	r3, [pc, #348]	@ (80053e4 <HAL_RCC_GetSysClockFreq+0x348>)
 8005288:	685b      	ldr	r3, [r3, #4]
 800528a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800528e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005292:	4b54      	ldr	r3, [pc, #336]	@ (80053e4 <HAL_RCC_GetSysClockFreq+0x348>)
 8005294:	685b      	ldr	r3, [r3, #4]
 8005296:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800529a:	2b00      	cmp	r3, #0
 800529c:	d02a      	beq.n	80052f4 <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800529e:	4b51      	ldr	r3, [pc, #324]	@ (80053e4 <HAL_RCC_GetSysClockFreq+0x348>)
 80052a0:	685b      	ldr	r3, [r3, #4]
 80052a2:	099b      	lsrs	r3, r3, #6
 80052a4:	2200      	movs	r2, #0
 80052a6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80052a8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80052aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80052ac:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80052b0:	2100      	movs	r1, #0
 80052b2:	4b4e      	ldr	r3, [pc, #312]	@ (80053ec <HAL_RCC_GetSysClockFreq+0x350>)
 80052b4:	fb03 f201 	mul.w	r2, r3, r1
 80052b8:	2300      	movs	r3, #0
 80052ba:	fb00 f303 	mul.w	r3, r0, r3
 80052be:	4413      	add	r3, r2
 80052c0:	4a4a      	ldr	r2, [pc, #296]	@ (80053ec <HAL_RCC_GetSysClockFreq+0x350>)
 80052c2:	fba0 1202 	umull	r1, r2, r0, r2
 80052c6:	677a      	str	r2, [r7, #116]	@ 0x74
 80052c8:	460a      	mov	r2, r1
 80052ca:	673a      	str	r2, [r7, #112]	@ 0x70
 80052cc:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80052ce:	4413      	add	r3, r2
 80052d0:	677b      	str	r3, [r7, #116]	@ 0x74
 80052d2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80052d6:	2200      	movs	r2, #0
 80052d8:	633b      	str	r3, [r7, #48]	@ 0x30
 80052da:	637a      	str	r2, [r7, #52]	@ 0x34
 80052dc:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80052e0:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 80052e4:	f7fb fc6a 	bl	8000bbc <__aeabi_uldivmod>
 80052e8:	4602      	mov	r2, r0
 80052ea:	460b      	mov	r3, r1
 80052ec:	4613      	mov	r3, r2
 80052ee:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80052f2:	e05b      	b.n	80053ac <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80052f4:	4b3b      	ldr	r3, [pc, #236]	@ (80053e4 <HAL_RCC_GetSysClockFreq+0x348>)
 80052f6:	685b      	ldr	r3, [r3, #4]
 80052f8:	099b      	lsrs	r3, r3, #6
 80052fa:	2200      	movs	r2, #0
 80052fc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80052fe:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005300:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005302:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005306:	623b      	str	r3, [r7, #32]
 8005308:	2300      	movs	r3, #0
 800530a:	627b      	str	r3, [r7, #36]	@ 0x24
 800530c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005310:	4642      	mov	r2, r8
 8005312:	464b      	mov	r3, r9
 8005314:	f04f 0000 	mov.w	r0, #0
 8005318:	f04f 0100 	mov.w	r1, #0
 800531c:	0159      	lsls	r1, r3, #5
 800531e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005322:	0150      	lsls	r0, r2, #5
 8005324:	4602      	mov	r2, r0
 8005326:	460b      	mov	r3, r1
 8005328:	4641      	mov	r1, r8
 800532a:	ebb2 0a01 	subs.w	sl, r2, r1
 800532e:	4649      	mov	r1, r9
 8005330:	eb63 0b01 	sbc.w	fp, r3, r1
 8005334:	f04f 0200 	mov.w	r2, #0
 8005338:	f04f 0300 	mov.w	r3, #0
 800533c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005340:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005344:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005348:	ebb2 040a 	subs.w	r4, r2, sl
 800534c:	eb63 050b 	sbc.w	r5, r3, fp
 8005350:	f04f 0200 	mov.w	r2, #0
 8005354:	f04f 0300 	mov.w	r3, #0
 8005358:	00eb      	lsls	r3, r5, #3
 800535a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800535e:	00e2      	lsls	r2, r4, #3
 8005360:	4614      	mov	r4, r2
 8005362:	461d      	mov	r5, r3
 8005364:	4643      	mov	r3, r8
 8005366:	18e3      	adds	r3, r4, r3
 8005368:	603b      	str	r3, [r7, #0]
 800536a:	464b      	mov	r3, r9
 800536c:	eb45 0303 	adc.w	r3, r5, r3
 8005370:	607b      	str	r3, [r7, #4]
 8005372:	f04f 0200 	mov.w	r2, #0
 8005376:	f04f 0300 	mov.w	r3, #0
 800537a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800537e:	4629      	mov	r1, r5
 8005380:	028b      	lsls	r3, r1, #10
 8005382:	4621      	mov	r1, r4
 8005384:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005388:	4621      	mov	r1, r4
 800538a:	028a      	lsls	r2, r1, #10
 800538c:	4610      	mov	r0, r2
 800538e:	4619      	mov	r1, r3
 8005390:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005394:	2200      	movs	r2, #0
 8005396:	61bb      	str	r3, [r7, #24]
 8005398:	61fa      	str	r2, [r7, #28]
 800539a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800539e:	f7fb fc0d 	bl	8000bbc <__aeabi_uldivmod>
 80053a2:	4602      	mov	r2, r0
 80053a4:	460b      	mov	r3, r1
 80053a6:	4613      	mov	r3, r2
 80053a8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80053ac:	4b0d      	ldr	r3, [pc, #52]	@ (80053e4 <HAL_RCC_GetSysClockFreq+0x348>)
 80053ae:	685b      	ldr	r3, [r3, #4]
 80053b0:	0f1b      	lsrs	r3, r3, #28
 80053b2:	f003 0307 	and.w	r3, r3, #7
 80053b6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

      sysclockfreq = pllvco / pllr;
 80053ba:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80053be:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80053c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80053c6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 80053ca:	e003      	b.n	80053d4 <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80053cc:	4b06      	ldr	r3, [pc, #24]	@ (80053e8 <HAL_RCC_GetSysClockFreq+0x34c>)
 80053ce:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 80053d2:	bf00      	nop
    }
  }
  return sysclockfreq;
 80053d4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
}
 80053d8:	4618      	mov	r0, r3
 80053da:	3798      	adds	r7, #152	@ 0x98
 80053dc:	46bd      	mov	sp, r7
 80053de:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80053e2:	bf00      	nop
 80053e4:	40023800 	.word	0x40023800
 80053e8:	00f42400 	.word	0x00f42400
 80053ec:	017d7840 	.word	0x017d7840

080053f0 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80053f0:	b580      	push	{r7, lr}
 80053f2:	b086      	sub	sp, #24
 80053f4:	af00      	add	r7, sp, #0
 80053f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d101      	bne.n	8005402 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80053fe:	2301      	movs	r3, #1
 8005400:	e28d      	b.n	800591e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	f003 0301 	and.w	r3, r3, #1
 800540a:	2b00      	cmp	r3, #0
 800540c:	f000 8083 	beq.w	8005516 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8005410:	4b94      	ldr	r3, [pc, #592]	@ (8005664 <HAL_RCC_OscConfig+0x274>)
 8005412:	689b      	ldr	r3, [r3, #8]
 8005414:	f003 030c 	and.w	r3, r3, #12
 8005418:	2b04      	cmp	r3, #4
 800541a:	d019      	beq.n	8005450 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800541c:	4b91      	ldr	r3, [pc, #580]	@ (8005664 <HAL_RCC_OscConfig+0x274>)
 800541e:	689b      	ldr	r3, [r3, #8]
 8005420:	f003 030c 	and.w	r3, r3, #12
        || \
 8005424:	2b08      	cmp	r3, #8
 8005426:	d106      	bne.n	8005436 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8005428:	4b8e      	ldr	r3, [pc, #568]	@ (8005664 <HAL_RCC_OscConfig+0x274>)
 800542a:	685b      	ldr	r3, [r3, #4]
 800542c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005430:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005434:	d00c      	beq.n	8005450 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005436:	4b8b      	ldr	r3, [pc, #556]	@ (8005664 <HAL_RCC_OscConfig+0x274>)
 8005438:	689b      	ldr	r3, [r3, #8]
 800543a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800543e:	2b0c      	cmp	r3, #12
 8005440:	d112      	bne.n	8005468 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005442:	4b88      	ldr	r3, [pc, #544]	@ (8005664 <HAL_RCC_OscConfig+0x274>)
 8005444:	685b      	ldr	r3, [r3, #4]
 8005446:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800544a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800544e:	d10b      	bne.n	8005468 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005450:	4b84      	ldr	r3, [pc, #528]	@ (8005664 <HAL_RCC_OscConfig+0x274>)
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005458:	2b00      	cmp	r3, #0
 800545a:	d05b      	beq.n	8005514 <HAL_RCC_OscConfig+0x124>
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	685b      	ldr	r3, [r3, #4]
 8005460:	2b00      	cmp	r3, #0
 8005462:	d157      	bne.n	8005514 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8005464:	2301      	movs	r3, #1
 8005466:	e25a      	b.n	800591e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	685b      	ldr	r3, [r3, #4]
 800546c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005470:	d106      	bne.n	8005480 <HAL_RCC_OscConfig+0x90>
 8005472:	4b7c      	ldr	r3, [pc, #496]	@ (8005664 <HAL_RCC_OscConfig+0x274>)
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	4a7b      	ldr	r2, [pc, #492]	@ (8005664 <HAL_RCC_OscConfig+0x274>)
 8005478:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800547c:	6013      	str	r3, [r2, #0]
 800547e:	e01d      	b.n	80054bc <HAL_RCC_OscConfig+0xcc>
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	685b      	ldr	r3, [r3, #4]
 8005484:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005488:	d10c      	bne.n	80054a4 <HAL_RCC_OscConfig+0xb4>
 800548a:	4b76      	ldr	r3, [pc, #472]	@ (8005664 <HAL_RCC_OscConfig+0x274>)
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	4a75      	ldr	r2, [pc, #468]	@ (8005664 <HAL_RCC_OscConfig+0x274>)
 8005490:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005494:	6013      	str	r3, [r2, #0]
 8005496:	4b73      	ldr	r3, [pc, #460]	@ (8005664 <HAL_RCC_OscConfig+0x274>)
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	4a72      	ldr	r2, [pc, #456]	@ (8005664 <HAL_RCC_OscConfig+0x274>)
 800549c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80054a0:	6013      	str	r3, [r2, #0]
 80054a2:	e00b      	b.n	80054bc <HAL_RCC_OscConfig+0xcc>
 80054a4:	4b6f      	ldr	r3, [pc, #444]	@ (8005664 <HAL_RCC_OscConfig+0x274>)
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	4a6e      	ldr	r2, [pc, #440]	@ (8005664 <HAL_RCC_OscConfig+0x274>)
 80054aa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80054ae:	6013      	str	r3, [r2, #0]
 80054b0:	4b6c      	ldr	r3, [pc, #432]	@ (8005664 <HAL_RCC_OscConfig+0x274>)
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	4a6b      	ldr	r2, [pc, #428]	@ (8005664 <HAL_RCC_OscConfig+0x274>)
 80054b6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80054ba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	685b      	ldr	r3, [r3, #4]
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d013      	beq.n	80054ec <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054c4:	f7fe fd80 	bl	8003fc8 <HAL_GetTick>
 80054c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80054ca:	e008      	b.n	80054de <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80054cc:	f7fe fd7c 	bl	8003fc8 <HAL_GetTick>
 80054d0:	4602      	mov	r2, r0
 80054d2:	693b      	ldr	r3, [r7, #16]
 80054d4:	1ad3      	subs	r3, r2, r3
 80054d6:	2b64      	cmp	r3, #100	@ 0x64
 80054d8:	d901      	bls.n	80054de <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80054da:	2303      	movs	r3, #3
 80054dc:	e21f      	b.n	800591e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80054de:	4b61      	ldr	r3, [pc, #388]	@ (8005664 <HAL_RCC_OscConfig+0x274>)
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d0f0      	beq.n	80054cc <HAL_RCC_OscConfig+0xdc>
 80054ea:	e014      	b.n	8005516 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054ec:	f7fe fd6c 	bl	8003fc8 <HAL_GetTick>
 80054f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80054f2:	e008      	b.n	8005506 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80054f4:	f7fe fd68 	bl	8003fc8 <HAL_GetTick>
 80054f8:	4602      	mov	r2, r0
 80054fa:	693b      	ldr	r3, [r7, #16]
 80054fc:	1ad3      	subs	r3, r2, r3
 80054fe:	2b64      	cmp	r3, #100	@ 0x64
 8005500:	d901      	bls.n	8005506 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8005502:	2303      	movs	r3, #3
 8005504:	e20b      	b.n	800591e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005506:	4b57      	ldr	r3, [pc, #348]	@ (8005664 <HAL_RCC_OscConfig+0x274>)
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800550e:	2b00      	cmp	r3, #0
 8005510:	d1f0      	bne.n	80054f4 <HAL_RCC_OscConfig+0x104>
 8005512:	e000      	b.n	8005516 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005514:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	f003 0302 	and.w	r3, r3, #2
 800551e:	2b00      	cmp	r3, #0
 8005520:	d06f      	beq.n	8005602 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8005522:	4b50      	ldr	r3, [pc, #320]	@ (8005664 <HAL_RCC_OscConfig+0x274>)
 8005524:	689b      	ldr	r3, [r3, #8]
 8005526:	f003 030c 	and.w	r3, r3, #12
 800552a:	2b00      	cmp	r3, #0
 800552c:	d017      	beq.n	800555e <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800552e:	4b4d      	ldr	r3, [pc, #308]	@ (8005664 <HAL_RCC_OscConfig+0x274>)
 8005530:	689b      	ldr	r3, [r3, #8]
 8005532:	f003 030c 	and.w	r3, r3, #12
        || \
 8005536:	2b08      	cmp	r3, #8
 8005538:	d105      	bne.n	8005546 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800553a:	4b4a      	ldr	r3, [pc, #296]	@ (8005664 <HAL_RCC_OscConfig+0x274>)
 800553c:	685b      	ldr	r3, [r3, #4]
 800553e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005542:	2b00      	cmp	r3, #0
 8005544:	d00b      	beq.n	800555e <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005546:	4b47      	ldr	r3, [pc, #284]	@ (8005664 <HAL_RCC_OscConfig+0x274>)
 8005548:	689b      	ldr	r3, [r3, #8]
 800554a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800554e:	2b0c      	cmp	r3, #12
 8005550:	d11c      	bne.n	800558c <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005552:	4b44      	ldr	r3, [pc, #272]	@ (8005664 <HAL_RCC_OscConfig+0x274>)
 8005554:	685b      	ldr	r3, [r3, #4]
 8005556:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800555a:	2b00      	cmp	r3, #0
 800555c:	d116      	bne.n	800558c <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800555e:	4b41      	ldr	r3, [pc, #260]	@ (8005664 <HAL_RCC_OscConfig+0x274>)
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	f003 0302 	and.w	r3, r3, #2
 8005566:	2b00      	cmp	r3, #0
 8005568:	d005      	beq.n	8005576 <HAL_RCC_OscConfig+0x186>
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	68db      	ldr	r3, [r3, #12]
 800556e:	2b01      	cmp	r3, #1
 8005570:	d001      	beq.n	8005576 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8005572:	2301      	movs	r3, #1
 8005574:	e1d3      	b.n	800591e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005576:	4b3b      	ldr	r3, [pc, #236]	@ (8005664 <HAL_RCC_OscConfig+0x274>)
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	691b      	ldr	r3, [r3, #16]
 8005582:	00db      	lsls	r3, r3, #3
 8005584:	4937      	ldr	r1, [pc, #220]	@ (8005664 <HAL_RCC_OscConfig+0x274>)
 8005586:	4313      	orrs	r3, r2
 8005588:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800558a:	e03a      	b.n	8005602 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	68db      	ldr	r3, [r3, #12]
 8005590:	2b00      	cmp	r3, #0
 8005592:	d020      	beq.n	80055d6 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005594:	4b34      	ldr	r3, [pc, #208]	@ (8005668 <HAL_RCC_OscConfig+0x278>)
 8005596:	2201      	movs	r2, #1
 8005598:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800559a:	f7fe fd15 	bl	8003fc8 <HAL_GetTick>
 800559e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80055a0:	e008      	b.n	80055b4 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80055a2:	f7fe fd11 	bl	8003fc8 <HAL_GetTick>
 80055a6:	4602      	mov	r2, r0
 80055a8:	693b      	ldr	r3, [r7, #16]
 80055aa:	1ad3      	subs	r3, r2, r3
 80055ac:	2b02      	cmp	r3, #2
 80055ae:	d901      	bls.n	80055b4 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80055b0:	2303      	movs	r3, #3
 80055b2:	e1b4      	b.n	800591e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80055b4:	4b2b      	ldr	r3, [pc, #172]	@ (8005664 <HAL_RCC_OscConfig+0x274>)
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	f003 0302 	and.w	r3, r3, #2
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d0f0      	beq.n	80055a2 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80055c0:	4b28      	ldr	r3, [pc, #160]	@ (8005664 <HAL_RCC_OscConfig+0x274>)
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	691b      	ldr	r3, [r3, #16]
 80055cc:	00db      	lsls	r3, r3, #3
 80055ce:	4925      	ldr	r1, [pc, #148]	@ (8005664 <HAL_RCC_OscConfig+0x274>)
 80055d0:	4313      	orrs	r3, r2
 80055d2:	600b      	str	r3, [r1, #0]
 80055d4:	e015      	b.n	8005602 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80055d6:	4b24      	ldr	r3, [pc, #144]	@ (8005668 <HAL_RCC_OscConfig+0x278>)
 80055d8:	2200      	movs	r2, #0
 80055da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055dc:	f7fe fcf4 	bl	8003fc8 <HAL_GetTick>
 80055e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80055e2:	e008      	b.n	80055f6 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80055e4:	f7fe fcf0 	bl	8003fc8 <HAL_GetTick>
 80055e8:	4602      	mov	r2, r0
 80055ea:	693b      	ldr	r3, [r7, #16]
 80055ec:	1ad3      	subs	r3, r2, r3
 80055ee:	2b02      	cmp	r3, #2
 80055f0:	d901      	bls.n	80055f6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80055f2:	2303      	movs	r3, #3
 80055f4:	e193      	b.n	800591e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80055f6:	4b1b      	ldr	r3, [pc, #108]	@ (8005664 <HAL_RCC_OscConfig+0x274>)
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	f003 0302 	and.w	r3, r3, #2
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d1f0      	bne.n	80055e4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	f003 0308 	and.w	r3, r3, #8
 800560a:	2b00      	cmp	r3, #0
 800560c:	d036      	beq.n	800567c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	695b      	ldr	r3, [r3, #20]
 8005612:	2b00      	cmp	r3, #0
 8005614:	d016      	beq.n	8005644 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005616:	4b15      	ldr	r3, [pc, #84]	@ (800566c <HAL_RCC_OscConfig+0x27c>)
 8005618:	2201      	movs	r2, #1
 800561a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800561c:	f7fe fcd4 	bl	8003fc8 <HAL_GetTick>
 8005620:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005622:	e008      	b.n	8005636 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005624:	f7fe fcd0 	bl	8003fc8 <HAL_GetTick>
 8005628:	4602      	mov	r2, r0
 800562a:	693b      	ldr	r3, [r7, #16]
 800562c:	1ad3      	subs	r3, r2, r3
 800562e:	2b02      	cmp	r3, #2
 8005630:	d901      	bls.n	8005636 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8005632:	2303      	movs	r3, #3
 8005634:	e173      	b.n	800591e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005636:	4b0b      	ldr	r3, [pc, #44]	@ (8005664 <HAL_RCC_OscConfig+0x274>)
 8005638:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800563a:	f003 0302 	and.w	r3, r3, #2
 800563e:	2b00      	cmp	r3, #0
 8005640:	d0f0      	beq.n	8005624 <HAL_RCC_OscConfig+0x234>
 8005642:	e01b      	b.n	800567c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005644:	4b09      	ldr	r3, [pc, #36]	@ (800566c <HAL_RCC_OscConfig+0x27c>)
 8005646:	2200      	movs	r2, #0
 8005648:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800564a:	f7fe fcbd 	bl	8003fc8 <HAL_GetTick>
 800564e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005650:	e00e      	b.n	8005670 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005652:	f7fe fcb9 	bl	8003fc8 <HAL_GetTick>
 8005656:	4602      	mov	r2, r0
 8005658:	693b      	ldr	r3, [r7, #16]
 800565a:	1ad3      	subs	r3, r2, r3
 800565c:	2b02      	cmp	r3, #2
 800565e:	d907      	bls.n	8005670 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8005660:	2303      	movs	r3, #3
 8005662:	e15c      	b.n	800591e <HAL_RCC_OscConfig+0x52e>
 8005664:	40023800 	.word	0x40023800
 8005668:	42470000 	.word	0x42470000
 800566c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005670:	4b8a      	ldr	r3, [pc, #552]	@ (800589c <HAL_RCC_OscConfig+0x4ac>)
 8005672:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005674:	f003 0302 	and.w	r3, r3, #2
 8005678:	2b00      	cmp	r3, #0
 800567a:	d1ea      	bne.n	8005652 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	f003 0304 	and.w	r3, r3, #4
 8005684:	2b00      	cmp	r3, #0
 8005686:	f000 8097 	beq.w	80057b8 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800568a:	2300      	movs	r3, #0
 800568c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800568e:	4b83      	ldr	r3, [pc, #524]	@ (800589c <HAL_RCC_OscConfig+0x4ac>)
 8005690:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005692:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005696:	2b00      	cmp	r3, #0
 8005698:	d10f      	bne.n	80056ba <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800569a:	2300      	movs	r3, #0
 800569c:	60bb      	str	r3, [r7, #8]
 800569e:	4b7f      	ldr	r3, [pc, #508]	@ (800589c <HAL_RCC_OscConfig+0x4ac>)
 80056a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056a2:	4a7e      	ldr	r2, [pc, #504]	@ (800589c <HAL_RCC_OscConfig+0x4ac>)
 80056a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80056a8:	6413      	str	r3, [r2, #64]	@ 0x40
 80056aa:	4b7c      	ldr	r3, [pc, #496]	@ (800589c <HAL_RCC_OscConfig+0x4ac>)
 80056ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80056b2:	60bb      	str	r3, [r7, #8]
 80056b4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80056b6:	2301      	movs	r3, #1
 80056b8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80056ba:	4b79      	ldr	r3, [pc, #484]	@ (80058a0 <HAL_RCC_OscConfig+0x4b0>)
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d118      	bne.n	80056f8 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80056c6:	4b76      	ldr	r3, [pc, #472]	@ (80058a0 <HAL_RCC_OscConfig+0x4b0>)
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	4a75      	ldr	r2, [pc, #468]	@ (80058a0 <HAL_RCC_OscConfig+0x4b0>)
 80056cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80056d0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80056d2:	f7fe fc79 	bl	8003fc8 <HAL_GetTick>
 80056d6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80056d8:	e008      	b.n	80056ec <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80056da:	f7fe fc75 	bl	8003fc8 <HAL_GetTick>
 80056de:	4602      	mov	r2, r0
 80056e0:	693b      	ldr	r3, [r7, #16]
 80056e2:	1ad3      	subs	r3, r2, r3
 80056e4:	2b02      	cmp	r3, #2
 80056e6:	d901      	bls.n	80056ec <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80056e8:	2303      	movs	r3, #3
 80056ea:	e118      	b.n	800591e <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80056ec:	4b6c      	ldr	r3, [pc, #432]	@ (80058a0 <HAL_RCC_OscConfig+0x4b0>)
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d0f0      	beq.n	80056da <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	689b      	ldr	r3, [r3, #8]
 80056fc:	2b01      	cmp	r3, #1
 80056fe:	d106      	bne.n	800570e <HAL_RCC_OscConfig+0x31e>
 8005700:	4b66      	ldr	r3, [pc, #408]	@ (800589c <HAL_RCC_OscConfig+0x4ac>)
 8005702:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005704:	4a65      	ldr	r2, [pc, #404]	@ (800589c <HAL_RCC_OscConfig+0x4ac>)
 8005706:	f043 0301 	orr.w	r3, r3, #1
 800570a:	6713      	str	r3, [r2, #112]	@ 0x70
 800570c:	e01c      	b.n	8005748 <HAL_RCC_OscConfig+0x358>
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	689b      	ldr	r3, [r3, #8]
 8005712:	2b05      	cmp	r3, #5
 8005714:	d10c      	bne.n	8005730 <HAL_RCC_OscConfig+0x340>
 8005716:	4b61      	ldr	r3, [pc, #388]	@ (800589c <HAL_RCC_OscConfig+0x4ac>)
 8005718:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800571a:	4a60      	ldr	r2, [pc, #384]	@ (800589c <HAL_RCC_OscConfig+0x4ac>)
 800571c:	f043 0304 	orr.w	r3, r3, #4
 8005720:	6713      	str	r3, [r2, #112]	@ 0x70
 8005722:	4b5e      	ldr	r3, [pc, #376]	@ (800589c <HAL_RCC_OscConfig+0x4ac>)
 8005724:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005726:	4a5d      	ldr	r2, [pc, #372]	@ (800589c <HAL_RCC_OscConfig+0x4ac>)
 8005728:	f043 0301 	orr.w	r3, r3, #1
 800572c:	6713      	str	r3, [r2, #112]	@ 0x70
 800572e:	e00b      	b.n	8005748 <HAL_RCC_OscConfig+0x358>
 8005730:	4b5a      	ldr	r3, [pc, #360]	@ (800589c <HAL_RCC_OscConfig+0x4ac>)
 8005732:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005734:	4a59      	ldr	r2, [pc, #356]	@ (800589c <HAL_RCC_OscConfig+0x4ac>)
 8005736:	f023 0301 	bic.w	r3, r3, #1
 800573a:	6713      	str	r3, [r2, #112]	@ 0x70
 800573c:	4b57      	ldr	r3, [pc, #348]	@ (800589c <HAL_RCC_OscConfig+0x4ac>)
 800573e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005740:	4a56      	ldr	r2, [pc, #344]	@ (800589c <HAL_RCC_OscConfig+0x4ac>)
 8005742:	f023 0304 	bic.w	r3, r3, #4
 8005746:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	689b      	ldr	r3, [r3, #8]
 800574c:	2b00      	cmp	r3, #0
 800574e:	d015      	beq.n	800577c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005750:	f7fe fc3a 	bl	8003fc8 <HAL_GetTick>
 8005754:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005756:	e00a      	b.n	800576e <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005758:	f7fe fc36 	bl	8003fc8 <HAL_GetTick>
 800575c:	4602      	mov	r2, r0
 800575e:	693b      	ldr	r3, [r7, #16]
 8005760:	1ad3      	subs	r3, r2, r3
 8005762:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005766:	4293      	cmp	r3, r2
 8005768:	d901      	bls.n	800576e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800576a:	2303      	movs	r3, #3
 800576c:	e0d7      	b.n	800591e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800576e:	4b4b      	ldr	r3, [pc, #300]	@ (800589c <HAL_RCC_OscConfig+0x4ac>)
 8005770:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005772:	f003 0302 	and.w	r3, r3, #2
 8005776:	2b00      	cmp	r3, #0
 8005778:	d0ee      	beq.n	8005758 <HAL_RCC_OscConfig+0x368>
 800577a:	e014      	b.n	80057a6 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800577c:	f7fe fc24 	bl	8003fc8 <HAL_GetTick>
 8005780:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005782:	e00a      	b.n	800579a <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005784:	f7fe fc20 	bl	8003fc8 <HAL_GetTick>
 8005788:	4602      	mov	r2, r0
 800578a:	693b      	ldr	r3, [r7, #16]
 800578c:	1ad3      	subs	r3, r2, r3
 800578e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005792:	4293      	cmp	r3, r2
 8005794:	d901      	bls.n	800579a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8005796:	2303      	movs	r3, #3
 8005798:	e0c1      	b.n	800591e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800579a:	4b40      	ldr	r3, [pc, #256]	@ (800589c <HAL_RCC_OscConfig+0x4ac>)
 800579c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800579e:	f003 0302 	and.w	r3, r3, #2
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d1ee      	bne.n	8005784 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80057a6:	7dfb      	ldrb	r3, [r7, #23]
 80057a8:	2b01      	cmp	r3, #1
 80057aa:	d105      	bne.n	80057b8 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80057ac:	4b3b      	ldr	r3, [pc, #236]	@ (800589c <HAL_RCC_OscConfig+0x4ac>)
 80057ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057b0:	4a3a      	ldr	r2, [pc, #232]	@ (800589c <HAL_RCC_OscConfig+0x4ac>)
 80057b2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80057b6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	699b      	ldr	r3, [r3, #24]
 80057bc:	2b00      	cmp	r3, #0
 80057be:	f000 80ad 	beq.w	800591c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80057c2:	4b36      	ldr	r3, [pc, #216]	@ (800589c <HAL_RCC_OscConfig+0x4ac>)
 80057c4:	689b      	ldr	r3, [r3, #8]
 80057c6:	f003 030c 	and.w	r3, r3, #12
 80057ca:	2b08      	cmp	r3, #8
 80057cc:	d060      	beq.n	8005890 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	699b      	ldr	r3, [r3, #24]
 80057d2:	2b02      	cmp	r3, #2
 80057d4:	d145      	bne.n	8005862 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80057d6:	4b33      	ldr	r3, [pc, #204]	@ (80058a4 <HAL_RCC_OscConfig+0x4b4>)
 80057d8:	2200      	movs	r2, #0
 80057da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057dc:	f7fe fbf4 	bl	8003fc8 <HAL_GetTick>
 80057e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80057e2:	e008      	b.n	80057f6 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80057e4:	f7fe fbf0 	bl	8003fc8 <HAL_GetTick>
 80057e8:	4602      	mov	r2, r0
 80057ea:	693b      	ldr	r3, [r7, #16]
 80057ec:	1ad3      	subs	r3, r2, r3
 80057ee:	2b02      	cmp	r3, #2
 80057f0:	d901      	bls.n	80057f6 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80057f2:	2303      	movs	r3, #3
 80057f4:	e093      	b.n	800591e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80057f6:	4b29      	ldr	r3, [pc, #164]	@ (800589c <HAL_RCC_OscConfig+0x4ac>)
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d1f0      	bne.n	80057e4 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	69da      	ldr	r2, [r3, #28]
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	6a1b      	ldr	r3, [r3, #32]
 800580a:	431a      	orrs	r2, r3
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005810:	019b      	lsls	r3, r3, #6
 8005812:	431a      	orrs	r2, r3
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005818:	085b      	lsrs	r3, r3, #1
 800581a:	3b01      	subs	r3, #1
 800581c:	041b      	lsls	r3, r3, #16
 800581e:	431a      	orrs	r2, r3
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005824:	061b      	lsls	r3, r3, #24
 8005826:	431a      	orrs	r2, r3
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800582c:	071b      	lsls	r3, r3, #28
 800582e:	491b      	ldr	r1, [pc, #108]	@ (800589c <HAL_RCC_OscConfig+0x4ac>)
 8005830:	4313      	orrs	r3, r2
 8005832:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005834:	4b1b      	ldr	r3, [pc, #108]	@ (80058a4 <HAL_RCC_OscConfig+0x4b4>)
 8005836:	2201      	movs	r2, #1
 8005838:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800583a:	f7fe fbc5 	bl	8003fc8 <HAL_GetTick>
 800583e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005840:	e008      	b.n	8005854 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005842:	f7fe fbc1 	bl	8003fc8 <HAL_GetTick>
 8005846:	4602      	mov	r2, r0
 8005848:	693b      	ldr	r3, [r7, #16]
 800584a:	1ad3      	subs	r3, r2, r3
 800584c:	2b02      	cmp	r3, #2
 800584e:	d901      	bls.n	8005854 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8005850:	2303      	movs	r3, #3
 8005852:	e064      	b.n	800591e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005854:	4b11      	ldr	r3, [pc, #68]	@ (800589c <HAL_RCC_OscConfig+0x4ac>)
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800585c:	2b00      	cmp	r3, #0
 800585e:	d0f0      	beq.n	8005842 <HAL_RCC_OscConfig+0x452>
 8005860:	e05c      	b.n	800591c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005862:	4b10      	ldr	r3, [pc, #64]	@ (80058a4 <HAL_RCC_OscConfig+0x4b4>)
 8005864:	2200      	movs	r2, #0
 8005866:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005868:	f7fe fbae 	bl	8003fc8 <HAL_GetTick>
 800586c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800586e:	e008      	b.n	8005882 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005870:	f7fe fbaa 	bl	8003fc8 <HAL_GetTick>
 8005874:	4602      	mov	r2, r0
 8005876:	693b      	ldr	r3, [r7, #16]
 8005878:	1ad3      	subs	r3, r2, r3
 800587a:	2b02      	cmp	r3, #2
 800587c:	d901      	bls.n	8005882 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800587e:	2303      	movs	r3, #3
 8005880:	e04d      	b.n	800591e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005882:	4b06      	ldr	r3, [pc, #24]	@ (800589c <HAL_RCC_OscConfig+0x4ac>)
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800588a:	2b00      	cmp	r3, #0
 800588c:	d1f0      	bne.n	8005870 <HAL_RCC_OscConfig+0x480>
 800588e:	e045      	b.n	800591c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	699b      	ldr	r3, [r3, #24]
 8005894:	2b01      	cmp	r3, #1
 8005896:	d107      	bne.n	80058a8 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8005898:	2301      	movs	r3, #1
 800589a:	e040      	b.n	800591e <HAL_RCC_OscConfig+0x52e>
 800589c:	40023800 	.word	0x40023800
 80058a0:	40007000 	.word	0x40007000
 80058a4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80058a8:	4b1f      	ldr	r3, [pc, #124]	@ (8005928 <HAL_RCC_OscConfig+0x538>)
 80058aa:	685b      	ldr	r3, [r3, #4]
 80058ac:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	699b      	ldr	r3, [r3, #24]
 80058b2:	2b01      	cmp	r3, #1
 80058b4:	d030      	beq.n	8005918 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80058c0:	429a      	cmp	r2, r3
 80058c2:	d129      	bne.n	8005918 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80058ce:	429a      	cmp	r2, r3
 80058d0:	d122      	bne.n	8005918 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80058d2:	68fa      	ldr	r2, [r7, #12]
 80058d4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80058d8:	4013      	ands	r3, r2
 80058da:	687a      	ldr	r2, [r7, #4]
 80058dc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80058de:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80058e0:	4293      	cmp	r3, r2
 80058e2:	d119      	bne.n	8005918 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058ee:	085b      	lsrs	r3, r3, #1
 80058f0:	3b01      	subs	r3, #1
 80058f2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80058f4:	429a      	cmp	r2, r3
 80058f6:	d10f      	bne.n	8005918 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005902:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005904:	429a      	cmp	r2, r3
 8005906:	d107      	bne.n	8005918 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005912:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005914:	429a      	cmp	r2, r3
 8005916:	d001      	beq.n	800591c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005918:	2301      	movs	r3, #1
 800591a:	e000      	b.n	800591e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 800591c:	2300      	movs	r3, #0
}
 800591e:	4618      	mov	r0, r3
 8005920:	3718      	adds	r7, #24
 8005922:	46bd      	mov	sp, r7
 8005924:	bd80      	pop	{r7, pc}
 8005926:	bf00      	nop
 8005928:	40023800 	.word	0x40023800

0800592c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800592c:	b580      	push	{r7, lr}
 800592e:	b082      	sub	sp, #8
 8005930:	af00      	add	r7, sp, #0
 8005932:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	2b00      	cmp	r3, #0
 8005938:	d101      	bne.n	800593e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800593a:	2301      	movs	r3, #1
 800593c:	e041      	b.n	80059c2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005944:	b2db      	uxtb	r3, r3
 8005946:	2b00      	cmp	r3, #0
 8005948:	d106      	bne.n	8005958 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	2200      	movs	r2, #0
 800594e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005952:	6878      	ldr	r0, [r7, #4]
 8005954:	f7fd fe22 	bl	800359c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	2202      	movs	r2, #2
 800595c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681a      	ldr	r2, [r3, #0]
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	3304      	adds	r3, #4
 8005968:	4619      	mov	r1, r3
 800596a:	4610      	mov	r0, r2
 800596c:	f000 fd8c 	bl	8006488 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	2201      	movs	r2, #1
 8005974:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	2201      	movs	r2, #1
 800597c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	2201      	movs	r2, #1
 8005984:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	2201      	movs	r2, #1
 800598c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	2201      	movs	r2, #1
 8005994:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	2201      	movs	r2, #1
 800599c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	2201      	movs	r2, #1
 80059a4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	2201      	movs	r2, #1
 80059ac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	2201      	movs	r2, #1
 80059b4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	2201      	movs	r2, #1
 80059bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80059c0:	2300      	movs	r3, #0
}
 80059c2:	4618      	mov	r0, r3
 80059c4:	3708      	adds	r7, #8
 80059c6:	46bd      	mov	sp, r7
 80059c8:	bd80      	pop	{r7, pc}
	...

080059cc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80059cc:	b480      	push	{r7}
 80059ce:	b085      	sub	sp, #20
 80059d0:	af00      	add	r7, sp, #0
 80059d2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80059da:	b2db      	uxtb	r3, r3
 80059dc:	2b01      	cmp	r3, #1
 80059de:	d001      	beq.n	80059e4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80059e0:	2301      	movs	r3, #1
 80059e2:	e04e      	b.n	8005a82 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	2202      	movs	r2, #2
 80059e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	68da      	ldr	r2, [r3, #12]
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	f042 0201 	orr.w	r2, r2, #1
 80059fa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	4a23      	ldr	r2, [pc, #140]	@ (8005a90 <HAL_TIM_Base_Start_IT+0xc4>)
 8005a02:	4293      	cmp	r3, r2
 8005a04:	d022      	beq.n	8005a4c <HAL_TIM_Base_Start_IT+0x80>
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a0e:	d01d      	beq.n	8005a4c <HAL_TIM_Base_Start_IT+0x80>
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	4a1f      	ldr	r2, [pc, #124]	@ (8005a94 <HAL_TIM_Base_Start_IT+0xc8>)
 8005a16:	4293      	cmp	r3, r2
 8005a18:	d018      	beq.n	8005a4c <HAL_TIM_Base_Start_IT+0x80>
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	4a1e      	ldr	r2, [pc, #120]	@ (8005a98 <HAL_TIM_Base_Start_IT+0xcc>)
 8005a20:	4293      	cmp	r3, r2
 8005a22:	d013      	beq.n	8005a4c <HAL_TIM_Base_Start_IT+0x80>
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	4a1c      	ldr	r2, [pc, #112]	@ (8005a9c <HAL_TIM_Base_Start_IT+0xd0>)
 8005a2a:	4293      	cmp	r3, r2
 8005a2c:	d00e      	beq.n	8005a4c <HAL_TIM_Base_Start_IT+0x80>
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	4a1b      	ldr	r2, [pc, #108]	@ (8005aa0 <HAL_TIM_Base_Start_IT+0xd4>)
 8005a34:	4293      	cmp	r3, r2
 8005a36:	d009      	beq.n	8005a4c <HAL_TIM_Base_Start_IT+0x80>
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	4a19      	ldr	r2, [pc, #100]	@ (8005aa4 <HAL_TIM_Base_Start_IT+0xd8>)
 8005a3e:	4293      	cmp	r3, r2
 8005a40:	d004      	beq.n	8005a4c <HAL_TIM_Base_Start_IT+0x80>
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	4a18      	ldr	r2, [pc, #96]	@ (8005aa8 <HAL_TIM_Base_Start_IT+0xdc>)
 8005a48:	4293      	cmp	r3, r2
 8005a4a:	d111      	bne.n	8005a70 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	689b      	ldr	r3, [r3, #8]
 8005a52:	f003 0307 	and.w	r3, r3, #7
 8005a56:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	2b06      	cmp	r3, #6
 8005a5c:	d010      	beq.n	8005a80 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	681a      	ldr	r2, [r3, #0]
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	f042 0201 	orr.w	r2, r2, #1
 8005a6c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a6e:	e007      	b.n	8005a80 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	681a      	ldr	r2, [r3, #0]
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	f042 0201 	orr.w	r2, r2, #1
 8005a7e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005a80:	2300      	movs	r3, #0
}
 8005a82:	4618      	mov	r0, r3
 8005a84:	3714      	adds	r7, #20
 8005a86:	46bd      	mov	sp, r7
 8005a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a8c:	4770      	bx	lr
 8005a8e:	bf00      	nop
 8005a90:	40010000 	.word	0x40010000
 8005a94:	40000400 	.word	0x40000400
 8005a98:	40000800 	.word	0x40000800
 8005a9c:	40000c00 	.word	0x40000c00
 8005aa0:	40010400 	.word	0x40010400
 8005aa4:	40014000 	.word	0x40014000
 8005aa8:	40001800 	.word	0x40001800

08005aac <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005aac:	b580      	push	{r7, lr}
 8005aae:	b082      	sub	sp, #8
 8005ab0:	af00      	add	r7, sp, #0
 8005ab2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d101      	bne.n	8005abe <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005aba:	2301      	movs	r3, #1
 8005abc:	e041      	b.n	8005b42 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005ac4:	b2db      	uxtb	r3, r3
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d106      	bne.n	8005ad8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	2200      	movs	r2, #0
 8005ace:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005ad2:	6878      	ldr	r0, [r7, #4]
 8005ad4:	f7fd fd14 	bl	8003500 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	2202      	movs	r2, #2
 8005adc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681a      	ldr	r2, [r3, #0]
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	3304      	adds	r3, #4
 8005ae8:	4619      	mov	r1, r3
 8005aea:	4610      	mov	r0, r2
 8005aec:	f000 fccc 	bl	8006488 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	2201      	movs	r2, #1
 8005af4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	2201      	movs	r2, #1
 8005afc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	2201      	movs	r2, #1
 8005b04:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	2201      	movs	r2, #1
 8005b0c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	2201      	movs	r2, #1
 8005b14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	2201      	movs	r2, #1
 8005b1c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	2201      	movs	r2, #1
 8005b24:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	2201      	movs	r2, #1
 8005b2c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	2201      	movs	r2, #1
 8005b34:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	2201      	movs	r2, #1
 8005b3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005b40:	2300      	movs	r3, #0
}
 8005b42:	4618      	mov	r0, r3
 8005b44:	3708      	adds	r7, #8
 8005b46:	46bd      	mov	sp, r7
 8005b48:	bd80      	pop	{r7, pc}
	...

08005b4c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005b4c:	b580      	push	{r7, lr}
 8005b4e:	b084      	sub	sp, #16
 8005b50:	af00      	add	r7, sp, #0
 8005b52:	6078      	str	r0, [r7, #4]
 8005b54:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005b56:	683b      	ldr	r3, [r7, #0]
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d109      	bne.n	8005b70 <HAL_TIM_PWM_Start+0x24>
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005b62:	b2db      	uxtb	r3, r3
 8005b64:	2b01      	cmp	r3, #1
 8005b66:	bf14      	ite	ne
 8005b68:	2301      	movne	r3, #1
 8005b6a:	2300      	moveq	r3, #0
 8005b6c:	b2db      	uxtb	r3, r3
 8005b6e:	e022      	b.n	8005bb6 <HAL_TIM_PWM_Start+0x6a>
 8005b70:	683b      	ldr	r3, [r7, #0]
 8005b72:	2b04      	cmp	r3, #4
 8005b74:	d109      	bne.n	8005b8a <HAL_TIM_PWM_Start+0x3e>
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005b7c:	b2db      	uxtb	r3, r3
 8005b7e:	2b01      	cmp	r3, #1
 8005b80:	bf14      	ite	ne
 8005b82:	2301      	movne	r3, #1
 8005b84:	2300      	moveq	r3, #0
 8005b86:	b2db      	uxtb	r3, r3
 8005b88:	e015      	b.n	8005bb6 <HAL_TIM_PWM_Start+0x6a>
 8005b8a:	683b      	ldr	r3, [r7, #0]
 8005b8c:	2b08      	cmp	r3, #8
 8005b8e:	d109      	bne.n	8005ba4 <HAL_TIM_PWM_Start+0x58>
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005b96:	b2db      	uxtb	r3, r3
 8005b98:	2b01      	cmp	r3, #1
 8005b9a:	bf14      	ite	ne
 8005b9c:	2301      	movne	r3, #1
 8005b9e:	2300      	moveq	r3, #0
 8005ba0:	b2db      	uxtb	r3, r3
 8005ba2:	e008      	b.n	8005bb6 <HAL_TIM_PWM_Start+0x6a>
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005baa:	b2db      	uxtb	r3, r3
 8005bac:	2b01      	cmp	r3, #1
 8005bae:	bf14      	ite	ne
 8005bb0:	2301      	movne	r3, #1
 8005bb2:	2300      	moveq	r3, #0
 8005bb4:	b2db      	uxtb	r3, r3
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d001      	beq.n	8005bbe <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005bba:	2301      	movs	r3, #1
 8005bbc:	e07c      	b.n	8005cb8 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005bbe:	683b      	ldr	r3, [r7, #0]
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d104      	bne.n	8005bce <HAL_TIM_PWM_Start+0x82>
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	2202      	movs	r2, #2
 8005bc8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005bcc:	e013      	b.n	8005bf6 <HAL_TIM_PWM_Start+0xaa>
 8005bce:	683b      	ldr	r3, [r7, #0]
 8005bd0:	2b04      	cmp	r3, #4
 8005bd2:	d104      	bne.n	8005bde <HAL_TIM_PWM_Start+0x92>
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	2202      	movs	r2, #2
 8005bd8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005bdc:	e00b      	b.n	8005bf6 <HAL_TIM_PWM_Start+0xaa>
 8005bde:	683b      	ldr	r3, [r7, #0]
 8005be0:	2b08      	cmp	r3, #8
 8005be2:	d104      	bne.n	8005bee <HAL_TIM_PWM_Start+0xa2>
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	2202      	movs	r2, #2
 8005be8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005bec:	e003      	b.n	8005bf6 <HAL_TIM_PWM_Start+0xaa>
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	2202      	movs	r2, #2
 8005bf2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	2201      	movs	r2, #1
 8005bfc:	6839      	ldr	r1, [r7, #0]
 8005bfe:	4618      	mov	r0, r3
 8005c00:	f000 ff32 	bl	8006a68 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	4a2d      	ldr	r2, [pc, #180]	@ (8005cc0 <HAL_TIM_PWM_Start+0x174>)
 8005c0a:	4293      	cmp	r3, r2
 8005c0c:	d004      	beq.n	8005c18 <HAL_TIM_PWM_Start+0xcc>
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	4a2c      	ldr	r2, [pc, #176]	@ (8005cc4 <HAL_TIM_PWM_Start+0x178>)
 8005c14:	4293      	cmp	r3, r2
 8005c16:	d101      	bne.n	8005c1c <HAL_TIM_PWM_Start+0xd0>
 8005c18:	2301      	movs	r3, #1
 8005c1a:	e000      	b.n	8005c1e <HAL_TIM_PWM_Start+0xd2>
 8005c1c:	2300      	movs	r3, #0
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d007      	beq.n	8005c32 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005c30:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	4a22      	ldr	r2, [pc, #136]	@ (8005cc0 <HAL_TIM_PWM_Start+0x174>)
 8005c38:	4293      	cmp	r3, r2
 8005c3a:	d022      	beq.n	8005c82 <HAL_TIM_PWM_Start+0x136>
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c44:	d01d      	beq.n	8005c82 <HAL_TIM_PWM_Start+0x136>
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	4a1f      	ldr	r2, [pc, #124]	@ (8005cc8 <HAL_TIM_PWM_Start+0x17c>)
 8005c4c:	4293      	cmp	r3, r2
 8005c4e:	d018      	beq.n	8005c82 <HAL_TIM_PWM_Start+0x136>
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	4a1d      	ldr	r2, [pc, #116]	@ (8005ccc <HAL_TIM_PWM_Start+0x180>)
 8005c56:	4293      	cmp	r3, r2
 8005c58:	d013      	beq.n	8005c82 <HAL_TIM_PWM_Start+0x136>
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	4a1c      	ldr	r2, [pc, #112]	@ (8005cd0 <HAL_TIM_PWM_Start+0x184>)
 8005c60:	4293      	cmp	r3, r2
 8005c62:	d00e      	beq.n	8005c82 <HAL_TIM_PWM_Start+0x136>
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	4a16      	ldr	r2, [pc, #88]	@ (8005cc4 <HAL_TIM_PWM_Start+0x178>)
 8005c6a:	4293      	cmp	r3, r2
 8005c6c:	d009      	beq.n	8005c82 <HAL_TIM_PWM_Start+0x136>
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	4a18      	ldr	r2, [pc, #96]	@ (8005cd4 <HAL_TIM_PWM_Start+0x188>)
 8005c74:	4293      	cmp	r3, r2
 8005c76:	d004      	beq.n	8005c82 <HAL_TIM_PWM_Start+0x136>
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	4a16      	ldr	r2, [pc, #88]	@ (8005cd8 <HAL_TIM_PWM_Start+0x18c>)
 8005c7e:	4293      	cmp	r3, r2
 8005c80:	d111      	bne.n	8005ca6 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	689b      	ldr	r3, [r3, #8]
 8005c88:	f003 0307 	and.w	r3, r3, #7
 8005c8c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	2b06      	cmp	r3, #6
 8005c92:	d010      	beq.n	8005cb6 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	681a      	ldr	r2, [r3, #0]
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	f042 0201 	orr.w	r2, r2, #1
 8005ca2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ca4:	e007      	b.n	8005cb6 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	681a      	ldr	r2, [r3, #0]
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	f042 0201 	orr.w	r2, r2, #1
 8005cb4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005cb6:	2300      	movs	r3, #0
}
 8005cb8:	4618      	mov	r0, r3
 8005cba:	3710      	adds	r7, #16
 8005cbc:	46bd      	mov	sp, r7
 8005cbe:	bd80      	pop	{r7, pc}
 8005cc0:	40010000 	.word	0x40010000
 8005cc4:	40010400 	.word	0x40010400
 8005cc8:	40000400 	.word	0x40000400
 8005ccc:	40000800 	.word	0x40000800
 8005cd0:	40000c00 	.word	0x40000c00
 8005cd4:	40014000 	.word	0x40014000
 8005cd8:	40001800 	.word	0x40001800

08005cdc <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8005cdc:	b580      	push	{r7, lr}
 8005cde:	b086      	sub	sp, #24
 8005ce0:	af00      	add	r7, sp, #0
 8005ce2:	6078      	str	r0, [r7, #4]
 8005ce4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d101      	bne.n	8005cf0 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005cec:	2301      	movs	r3, #1
 8005cee:	e097      	b.n	8005e20 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005cf6:	b2db      	uxtb	r3, r3
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d106      	bne.n	8005d0a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	2200      	movs	r2, #0
 8005d00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005d04:	6878      	ldr	r0, [r7, #4]
 8005d06:	f7fd fbb3 	bl	8003470 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	2202      	movs	r2, #2
 8005d0e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	689b      	ldr	r3, [r3, #8]
 8005d18:	687a      	ldr	r2, [r7, #4]
 8005d1a:	6812      	ldr	r2, [r2, #0]
 8005d1c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005d20:	f023 0307 	bic.w	r3, r3, #7
 8005d24:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681a      	ldr	r2, [r3, #0]
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	3304      	adds	r3, #4
 8005d2e:	4619      	mov	r1, r3
 8005d30:	4610      	mov	r0, r2
 8005d32:	f000 fba9 	bl	8006488 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	689b      	ldr	r3, [r3, #8]
 8005d3c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	699b      	ldr	r3, [r3, #24]
 8005d44:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	6a1b      	ldr	r3, [r3, #32]
 8005d4c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005d4e:	683b      	ldr	r3, [r7, #0]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	697a      	ldr	r2, [r7, #20]
 8005d54:	4313      	orrs	r3, r2
 8005d56:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005d58:	693b      	ldr	r3, [r7, #16]
 8005d5a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005d5e:	f023 0303 	bic.w	r3, r3, #3
 8005d62:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005d64:	683b      	ldr	r3, [r7, #0]
 8005d66:	689a      	ldr	r2, [r3, #8]
 8005d68:	683b      	ldr	r3, [r7, #0]
 8005d6a:	699b      	ldr	r3, [r3, #24]
 8005d6c:	021b      	lsls	r3, r3, #8
 8005d6e:	4313      	orrs	r3, r2
 8005d70:	693a      	ldr	r2, [r7, #16]
 8005d72:	4313      	orrs	r3, r2
 8005d74:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005d76:	693b      	ldr	r3, [r7, #16]
 8005d78:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8005d7c:	f023 030c 	bic.w	r3, r3, #12
 8005d80:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005d82:	693b      	ldr	r3, [r7, #16]
 8005d84:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005d88:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005d8c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005d8e:	683b      	ldr	r3, [r7, #0]
 8005d90:	68da      	ldr	r2, [r3, #12]
 8005d92:	683b      	ldr	r3, [r7, #0]
 8005d94:	69db      	ldr	r3, [r3, #28]
 8005d96:	021b      	lsls	r3, r3, #8
 8005d98:	4313      	orrs	r3, r2
 8005d9a:	693a      	ldr	r2, [r7, #16]
 8005d9c:	4313      	orrs	r3, r2
 8005d9e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005da0:	683b      	ldr	r3, [r7, #0]
 8005da2:	691b      	ldr	r3, [r3, #16]
 8005da4:	011a      	lsls	r2, r3, #4
 8005da6:	683b      	ldr	r3, [r7, #0]
 8005da8:	6a1b      	ldr	r3, [r3, #32]
 8005daa:	031b      	lsls	r3, r3, #12
 8005dac:	4313      	orrs	r3, r2
 8005dae:	693a      	ldr	r2, [r7, #16]
 8005db0:	4313      	orrs	r3, r2
 8005db2:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8005dba:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8005dc2:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005dc4:	683b      	ldr	r3, [r7, #0]
 8005dc6:	685a      	ldr	r2, [r3, #4]
 8005dc8:	683b      	ldr	r3, [r7, #0]
 8005dca:	695b      	ldr	r3, [r3, #20]
 8005dcc:	011b      	lsls	r3, r3, #4
 8005dce:	4313      	orrs	r3, r2
 8005dd0:	68fa      	ldr	r2, [r7, #12]
 8005dd2:	4313      	orrs	r3, r2
 8005dd4:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	697a      	ldr	r2, [r7, #20]
 8005ddc:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	693a      	ldr	r2, [r7, #16]
 8005de4:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	68fa      	ldr	r2, [r7, #12]
 8005dec:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	2201      	movs	r2, #1
 8005df2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	2201      	movs	r2, #1
 8005dfa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	2201      	movs	r2, #1
 8005e02:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	2201      	movs	r2, #1
 8005e0a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	2201      	movs	r2, #1
 8005e12:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	2201      	movs	r2, #1
 8005e1a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005e1e:	2300      	movs	r3, #0
}
 8005e20:	4618      	mov	r0, r3
 8005e22:	3718      	adds	r7, #24
 8005e24:	46bd      	mov	sp, r7
 8005e26:	bd80      	pop	{r7, pc}

08005e28 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005e28:	b580      	push	{r7, lr}
 8005e2a:	b084      	sub	sp, #16
 8005e2c:	af00      	add	r7, sp, #0
 8005e2e:	6078      	str	r0, [r7, #4]
 8005e30:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005e38:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005e40:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005e48:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005e50:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8005e52:	683b      	ldr	r3, [r7, #0]
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d110      	bne.n	8005e7a <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005e58:	7bfb      	ldrb	r3, [r7, #15]
 8005e5a:	2b01      	cmp	r3, #1
 8005e5c:	d102      	bne.n	8005e64 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8005e5e:	7b7b      	ldrb	r3, [r7, #13]
 8005e60:	2b01      	cmp	r3, #1
 8005e62:	d001      	beq.n	8005e68 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8005e64:	2301      	movs	r3, #1
 8005e66:	e069      	b.n	8005f3c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	2202      	movs	r2, #2
 8005e6c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	2202      	movs	r2, #2
 8005e74:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005e78:	e031      	b.n	8005ede <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8005e7a:	683b      	ldr	r3, [r7, #0]
 8005e7c:	2b04      	cmp	r3, #4
 8005e7e:	d110      	bne.n	8005ea2 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005e80:	7bbb      	ldrb	r3, [r7, #14]
 8005e82:	2b01      	cmp	r3, #1
 8005e84:	d102      	bne.n	8005e8c <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005e86:	7b3b      	ldrb	r3, [r7, #12]
 8005e88:	2b01      	cmp	r3, #1
 8005e8a:	d001      	beq.n	8005e90 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8005e8c:	2301      	movs	r3, #1
 8005e8e:	e055      	b.n	8005f3c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	2202      	movs	r2, #2
 8005e94:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	2202      	movs	r2, #2
 8005e9c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005ea0:	e01d      	b.n	8005ede <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005ea2:	7bfb      	ldrb	r3, [r7, #15]
 8005ea4:	2b01      	cmp	r3, #1
 8005ea6:	d108      	bne.n	8005eba <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005ea8:	7bbb      	ldrb	r3, [r7, #14]
 8005eaa:	2b01      	cmp	r3, #1
 8005eac:	d105      	bne.n	8005eba <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005eae:	7b7b      	ldrb	r3, [r7, #13]
 8005eb0:	2b01      	cmp	r3, #1
 8005eb2:	d102      	bne.n	8005eba <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005eb4:	7b3b      	ldrb	r3, [r7, #12]
 8005eb6:	2b01      	cmp	r3, #1
 8005eb8:	d001      	beq.n	8005ebe <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8005eba:	2301      	movs	r3, #1
 8005ebc:	e03e      	b.n	8005f3c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	2202      	movs	r2, #2
 8005ec2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	2202      	movs	r2, #2
 8005eca:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	2202      	movs	r2, #2
 8005ed2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	2202      	movs	r2, #2
 8005eda:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8005ede:	683b      	ldr	r3, [r7, #0]
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d003      	beq.n	8005eec <HAL_TIM_Encoder_Start+0xc4>
 8005ee4:	683b      	ldr	r3, [r7, #0]
 8005ee6:	2b04      	cmp	r3, #4
 8005ee8:	d008      	beq.n	8005efc <HAL_TIM_Encoder_Start+0xd4>
 8005eea:	e00f      	b.n	8005f0c <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	2201      	movs	r2, #1
 8005ef2:	2100      	movs	r1, #0
 8005ef4:	4618      	mov	r0, r3
 8005ef6:	f000 fdb7 	bl	8006a68 <TIM_CCxChannelCmd>
      break;
 8005efa:	e016      	b.n	8005f2a <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	2201      	movs	r2, #1
 8005f02:	2104      	movs	r1, #4
 8005f04:	4618      	mov	r0, r3
 8005f06:	f000 fdaf 	bl	8006a68 <TIM_CCxChannelCmd>
      break;
 8005f0a:	e00e      	b.n	8005f2a <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	2201      	movs	r2, #1
 8005f12:	2100      	movs	r1, #0
 8005f14:	4618      	mov	r0, r3
 8005f16:	f000 fda7 	bl	8006a68 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	2201      	movs	r2, #1
 8005f20:	2104      	movs	r1, #4
 8005f22:	4618      	mov	r0, r3
 8005f24:	f000 fda0 	bl	8006a68 <TIM_CCxChannelCmd>
      break;
 8005f28:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	681a      	ldr	r2, [r3, #0]
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	f042 0201 	orr.w	r2, r2, #1
 8005f38:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005f3a:	2300      	movs	r3, #0
}
 8005f3c:	4618      	mov	r0, r3
 8005f3e:	3710      	adds	r7, #16
 8005f40:	46bd      	mov	sp, r7
 8005f42:	bd80      	pop	{r7, pc}

08005f44 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005f44:	b580      	push	{r7, lr}
 8005f46:	b084      	sub	sp, #16
 8005f48:	af00      	add	r7, sp, #0
 8005f4a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	68db      	ldr	r3, [r3, #12]
 8005f52:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	691b      	ldr	r3, [r3, #16]
 8005f5a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005f5c:	68bb      	ldr	r3, [r7, #8]
 8005f5e:	f003 0302 	and.w	r3, r3, #2
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d020      	beq.n	8005fa8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	f003 0302 	and.w	r3, r3, #2
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d01b      	beq.n	8005fa8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	f06f 0202 	mvn.w	r2, #2
 8005f78:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	2201      	movs	r2, #1
 8005f7e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	699b      	ldr	r3, [r3, #24]
 8005f86:	f003 0303 	and.w	r3, r3, #3
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d003      	beq.n	8005f96 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005f8e:	6878      	ldr	r0, [r7, #4]
 8005f90:	f000 fa5b 	bl	800644a <HAL_TIM_IC_CaptureCallback>
 8005f94:	e005      	b.n	8005fa2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f96:	6878      	ldr	r0, [r7, #4]
 8005f98:	f000 fa4d 	bl	8006436 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f9c:	6878      	ldr	r0, [r7, #4]
 8005f9e:	f000 fa5e 	bl	800645e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	2200      	movs	r2, #0
 8005fa6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005fa8:	68bb      	ldr	r3, [r7, #8]
 8005faa:	f003 0304 	and.w	r3, r3, #4
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d020      	beq.n	8005ff4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	f003 0304 	and.w	r3, r3, #4
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d01b      	beq.n	8005ff4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	f06f 0204 	mvn.w	r2, #4
 8005fc4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	2202      	movs	r2, #2
 8005fca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	699b      	ldr	r3, [r3, #24]
 8005fd2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d003      	beq.n	8005fe2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005fda:	6878      	ldr	r0, [r7, #4]
 8005fdc:	f000 fa35 	bl	800644a <HAL_TIM_IC_CaptureCallback>
 8005fe0:	e005      	b.n	8005fee <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005fe2:	6878      	ldr	r0, [r7, #4]
 8005fe4:	f000 fa27 	bl	8006436 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005fe8:	6878      	ldr	r0, [r7, #4]
 8005fea:	f000 fa38 	bl	800645e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	2200      	movs	r2, #0
 8005ff2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005ff4:	68bb      	ldr	r3, [r7, #8]
 8005ff6:	f003 0308 	and.w	r3, r3, #8
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d020      	beq.n	8006040 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	f003 0308 	and.w	r3, r3, #8
 8006004:	2b00      	cmp	r3, #0
 8006006:	d01b      	beq.n	8006040 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	f06f 0208 	mvn.w	r2, #8
 8006010:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	2204      	movs	r2, #4
 8006016:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	69db      	ldr	r3, [r3, #28]
 800601e:	f003 0303 	and.w	r3, r3, #3
 8006022:	2b00      	cmp	r3, #0
 8006024:	d003      	beq.n	800602e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006026:	6878      	ldr	r0, [r7, #4]
 8006028:	f000 fa0f 	bl	800644a <HAL_TIM_IC_CaptureCallback>
 800602c:	e005      	b.n	800603a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800602e:	6878      	ldr	r0, [r7, #4]
 8006030:	f000 fa01 	bl	8006436 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006034:	6878      	ldr	r0, [r7, #4]
 8006036:	f000 fa12 	bl	800645e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	2200      	movs	r2, #0
 800603e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006040:	68bb      	ldr	r3, [r7, #8]
 8006042:	f003 0310 	and.w	r3, r3, #16
 8006046:	2b00      	cmp	r3, #0
 8006048:	d020      	beq.n	800608c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	f003 0310 	and.w	r3, r3, #16
 8006050:	2b00      	cmp	r3, #0
 8006052:	d01b      	beq.n	800608c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	f06f 0210 	mvn.w	r2, #16
 800605c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	2208      	movs	r2, #8
 8006062:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	69db      	ldr	r3, [r3, #28]
 800606a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800606e:	2b00      	cmp	r3, #0
 8006070:	d003      	beq.n	800607a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006072:	6878      	ldr	r0, [r7, #4]
 8006074:	f000 f9e9 	bl	800644a <HAL_TIM_IC_CaptureCallback>
 8006078:	e005      	b.n	8006086 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800607a:	6878      	ldr	r0, [r7, #4]
 800607c:	f000 f9db 	bl	8006436 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006080:	6878      	ldr	r0, [r7, #4]
 8006082:	f000 f9ec 	bl	800645e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	2200      	movs	r2, #0
 800608a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800608c:	68bb      	ldr	r3, [r7, #8]
 800608e:	f003 0301 	and.w	r3, r3, #1
 8006092:	2b00      	cmp	r3, #0
 8006094:	d00c      	beq.n	80060b0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	f003 0301 	and.w	r3, r3, #1
 800609c:	2b00      	cmp	r3, #0
 800609e:	d007      	beq.n	80060b0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	f06f 0201 	mvn.w	r2, #1
 80060a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80060aa:	6878      	ldr	r0, [r7, #4]
 80060ac:	f7fd ff08 	bl	8003ec0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80060b0:	68bb      	ldr	r3, [r7, #8]
 80060b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d00c      	beq.n	80060d4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d007      	beq.n	80060d4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80060cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80060ce:	6878      	ldr	r0, [r7, #4]
 80060d0:	f000 fd76 	bl	8006bc0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80060d4:	68bb      	ldr	r3, [r7, #8]
 80060d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d00c      	beq.n	80060f8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d007      	beq.n	80060f8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80060f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80060f2:	6878      	ldr	r0, [r7, #4]
 80060f4:	f000 f9bd 	bl	8006472 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80060f8:	68bb      	ldr	r3, [r7, #8]
 80060fa:	f003 0320 	and.w	r3, r3, #32
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d00c      	beq.n	800611c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	f003 0320 	and.w	r3, r3, #32
 8006108:	2b00      	cmp	r3, #0
 800610a:	d007      	beq.n	800611c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	f06f 0220 	mvn.w	r2, #32
 8006114:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006116:	6878      	ldr	r0, [r7, #4]
 8006118:	f000 fd48 	bl	8006bac <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800611c:	bf00      	nop
 800611e:	3710      	adds	r7, #16
 8006120:	46bd      	mov	sp, r7
 8006122:	bd80      	pop	{r7, pc}

08006124 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006124:	b580      	push	{r7, lr}
 8006126:	b086      	sub	sp, #24
 8006128:	af00      	add	r7, sp, #0
 800612a:	60f8      	str	r0, [r7, #12]
 800612c:	60b9      	str	r1, [r7, #8]
 800612e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006130:	2300      	movs	r3, #0
 8006132:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800613a:	2b01      	cmp	r3, #1
 800613c:	d101      	bne.n	8006142 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800613e:	2302      	movs	r3, #2
 8006140:	e0ae      	b.n	80062a0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	2201      	movs	r2, #1
 8006146:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	2b0c      	cmp	r3, #12
 800614e:	f200 809f 	bhi.w	8006290 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8006152:	a201      	add	r2, pc, #4	@ (adr r2, 8006158 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006154:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006158:	0800618d 	.word	0x0800618d
 800615c:	08006291 	.word	0x08006291
 8006160:	08006291 	.word	0x08006291
 8006164:	08006291 	.word	0x08006291
 8006168:	080061cd 	.word	0x080061cd
 800616c:	08006291 	.word	0x08006291
 8006170:	08006291 	.word	0x08006291
 8006174:	08006291 	.word	0x08006291
 8006178:	0800620f 	.word	0x0800620f
 800617c:	08006291 	.word	0x08006291
 8006180:	08006291 	.word	0x08006291
 8006184:	08006291 	.word	0x08006291
 8006188:	0800624f 	.word	0x0800624f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	68b9      	ldr	r1, [r7, #8]
 8006192:	4618      	mov	r0, r3
 8006194:	f000 fa1e 	bl	80065d4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	699a      	ldr	r2, [r3, #24]
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	f042 0208 	orr.w	r2, r2, #8
 80061a6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	699a      	ldr	r2, [r3, #24]
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	f022 0204 	bic.w	r2, r2, #4
 80061b6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	6999      	ldr	r1, [r3, #24]
 80061be:	68bb      	ldr	r3, [r7, #8]
 80061c0:	691a      	ldr	r2, [r3, #16]
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	430a      	orrs	r2, r1
 80061c8:	619a      	str	r2, [r3, #24]
      break;
 80061ca:	e064      	b.n	8006296 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	68b9      	ldr	r1, [r7, #8]
 80061d2:	4618      	mov	r0, r3
 80061d4:	f000 fa6e 	bl	80066b4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	699a      	ldr	r2, [r3, #24]
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80061e6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	699a      	ldr	r2, [r3, #24]
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80061f6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	6999      	ldr	r1, [r3, #24]
 80061fe:	68bb      	ldr	r3, [r7, #8]
 8006200:	691b      	ldr	r3, [r3, #16]
 8006202:	021a      	lsls	r2, r3, #8
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	430a      	orrs	r2, r1
 800620a:	619a      	str	r2, [r3, #24]
      break;
 800620c:	e043      	b.n	8006296 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	68b9      	ldr	r1, [r7, #8]
 8006214:	4618      	mov	r0, r3
 8006216:	f000 fac3 	bl	80067a0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	69da      	ldr	r2, [r3, #28]
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	f042 0208 	orr.w	r2, r2, #8
 8006228:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	69da      	ldr	r2, [r3, #28]
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	f022 0204 	bic.w	r2, r2, #4
 8006238:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	69d9      	ldr	r1, [r3, #28]
 8006240:	68bb      	ldr	r3, [r7, #8]
 8006242:	691a      	ldr	r2, [r3, #16]
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	430a      	orrs	r2, r1
 800624a:	61da      	str	r2, [r3, #28]
      break;
 800624c:	e023      	b.n	8006296 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	68b9      	ldr	r1, [r7, #8]
 8006254:	4618      	mov	r0, r3
 8006256:	f000 fb17 	bl	8006888 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	69da      	ldr	r2, [r3, #28]
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006268:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	69da      	ldr	r2, [r3, #28]
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006278:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	69d9      	ldr	r1, [r3, #28]
 8006280:	68bb      	ldr	r3, [r7, #8]
 8006282:	691b      	ldr	r3, [r3, #16]
 8006284:	021a      	lsls	r2, r3, #8
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	430a      	orrs	r2, r1
 800628c:	61da      	str	r2, [r3, #28]
      break;
 800628e:	e002      	b.n	8006296 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006290:	2301      	movs	r3, #1
 8006292:	75fb      	strb	r3, [r7, #23]
      break;
 8006294:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	2200      	movs	r2, #0
 800629a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800629e:	7dfb      	ldrb	r3, [r7, #23]
}
 80062a0:	4618      	mov	r0, r3
 80062a2:	3718      	adds	r7, #24
 80062a4:	46bd      	mov	sp, r7
 80062a6:	bd80      	pop	{r7, pc}

080062a8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80062a8:	b580      	push	{r7, lr}
 80062aa:	b084      	sub	sp, #16
 80062ac:	af00      	add	r7, sp, #0
 80062ae:	6078      	str	r0, [r7, #4]
 80062b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80062b2:	2300      	movs	r3, #0
 80062b4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80062bc:	2b01      	cmp	r3, #1
 80062be:	d101      	bne.n	80062c4 <HAL_TIM_ConfigClockSource+0x1c>
 80062c0:	2302      	movs	r3, #2
 80062c2:	e0b4      	b.n	800642e <HAL_TIM_ConfigClockSource+0x186>
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	2201      	movs	r2, #1
 80062c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	2202      	movs	r2, #2
 80062d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	689b      	ldr	r3, [r3, #8]
 80062da:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80062dc:	68bb      	ldr	r3, [r7, #8]
 80062de:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80062e2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80062e4:	68bb      	ldr	r3, [r7, #8]
 80062e6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80062ea:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	68ba      	ldr	r2, [r7, #8]
 80062f2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80062f4:	683b      	ldr	r3, [r7, #0]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80062fc:	d03e      	beq.n	800637c <HAL_TIM_ConfigClockSource+0xd4>
 80062fe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006302:	f200 8087 	bhi.w	8006414 <HAL_TIM_ConfigClockSource+0x16c>
 8006306:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800630a:	f000 8086 	beq.w	800641a <HAL_TIM_ConfigClockSource+0x172>
 800630e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006312:	d87f      	bhi.n	8006414 <HAL_TIM_ConfigClockSource+0x16c>
 8006314:	2b70      	cmp	r3, #112	@ 0x70
 8006316:	d01a      	beq.n	800634e <HAL_TIM_ConfigClockSource+0xa6>
 8006318:	2b70      	cmp	r3, #112	@ 0x70
 800631a:	d87b      	bhi.n	8006414 <HAL_TIM_ConfigClockSource+0x16c>
 800631c:	2b60      	cmp	r3, #96	@ 0x60
 800631e:	d050      	beq.n	80063c2 <HAL_TIM_ConfigClockSource+0x11a>
 8006320:	2b60      	cmp	r3, #96	@ 0x60
 8006322:	d877      	bhi.n	8006414 <HAL_TIM_ConfigClockSource+0x16c>
 8006324:	2b50      	cmp	r3, #80	@ 0x50
 8006326:	d03c      	beq.n	80063a2 <HAL_TIM_ConfigClockSource+0xfa>
 8006328:	2b50      	cmp	r3, #80	@ 0x50
 800632a:	d873      	bhi.n	8006414 <HAL_TIM_ConfigClockSource+0x16c>
 800632c:	2b40      	cmp	r3, #64	@ 0x40
 800632e:	d058      	beq.n	80063e2 <HAL_TIM_ConfigClockSource+0x13a>
 8006330:	2b40      	cmp	r3, #64	@ 0x40
 8006332:	d86f      	bhi.n	8006414 <HAL_TIM_ConfigClockSource+0x16c>
 8006334:	2b30      	cmp	r3, #48	@ 0x30
 8006336:	d064      	beq.n	8006402 <HAL_TIM_ConfigClockSource+0x15a>
 8006338:	2b30      	cmp	r3, #48	@ 0x30
 800633a:	d86b      	bhi.n	8006414 <HAL_TIM_ConfigClockSource+0x16c>
 800633c:	2b20      	cmp	r3, #32
 800633e:	d060      	beq.n	8006402 <HAL_TIM_ConfigClockSource+0x15a>
 8006340:	2b20      	cmp	r3, #32
 8006342:	d867      	bhi.n	8006414 <HAL_TIM_ConfigClockSource+0x16c>
 8006344:	2b00      	cmp	r3, #0
 8006346:	d05c      	beq.n	8006402 <HAL_TIM_ConfigClockSource+0x15a>
 8006348:	2b10      	cmp	r3, #16
 800634a:	d05a      	beq.n	8006402 <HAL_TIM_ConfigClockSource+0x15a>
 800634c:	e062      	b.n	8006414 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006352:	683b      	ldr	r3, [r7, #0]
 8006354:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006356:	683b      	ldr	r3, [r7, #0]
 8006358:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800635a:	683b      	ldr	r3, [r7, #0]
 800635c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800635e:	f000 fb63 	bl	8006a28 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	689b      	ldr	r3, [r3, #8]
 8006368:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800636a:	68bb      	ldr	r3, [r7, #8]
 800636c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006370:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	68ba      	ldr	r2, [r7, #8]
 8006378:	609a      	str	r2, [r3, #8]
      break;
 800637a:	e04f      	b.n	800641c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006380:	683b      	ldr	r3, [r7, #0]
 8006382:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006384:	683b      	ldr	r3, [r7, #0]
 8006386:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006388:	683b      	ldr	r3, [r7, #0]
 800638a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800638c:	f000 fb4c 	bl	8006a28 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	689a      	ldr	r2, [r3, #8]
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800639e:	609a      	str	r2, [r3, #8]
      break;
 80063a0:	e03c      	b.n	800641c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80063a6:	683b      	ldr	r3, [r7, #0]
 80063a8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80063aa:	683b      	ldr	r3, [r7, #0]
 80063ac:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80063ae:	461a      	mov	r2, r3
 80063b0:	f000 fac0 	bl	8006934 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	2150      	movs	r1, #80	@ 0x50
 80063ba:	4618      	mov	r0, r3
 80063bc:	f000 fb19 	bl	80069f2 <TIM_ITRx_SetConfig>
      break;
 80063c0:	e02c      	b.n	800641c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80063c6:	683b      	ldr	r3, [r7, #0]
 80063c8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80063ca:	683b      	ldr	r3, [r7, #0]
 80063cc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80063ce:	461a      	mov	r2, r3
 80063d0:	f000 fadf 	bl	8006992 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	2160      	movs	r1, #96	@ 0x60
 80063da:	4618      	mov	r0, r3
 80063dc:	f000 fb09 	bl	80069f2 <TIM_ITRx_SetConfig>
      break;
 80063e0:	e01c      	b.n	800641c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80063e6:	683b      	ldr	r3, [r7, #0]
 80063e8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80063ea:	683b      	ldr	r3, [r7, #0]
 80063ec:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80063ee:	461a      	mov	r2, r3
 80063f0:	f000 faa0 	bl	8006934 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	2140      	movs	r1, #64	@ 0x40
 80063fa:	4618      	mov	r0, r3
 80063fc:	f000 faf9 	bl	80069f2 <TIM_ITRx_SetConfig>
      break;
 8006400:	e00c      	b.n	800641c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	681a      	ldr	r2, [r3, #0]
 8006406:	683b      	ldr	r3, [r7, #0]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	4619      	mov	r1, r3
 800640c:	4610      	mov	r0, r2
 800640e:	f000 faf0 	bl	80069f2 <TIM_ITRx_SetConfig>
      break;
 8006412:	e003      	b.n	800641c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006414:	2301      	movs	r3, #1
 8006416:	73fb      	strb	r3, [r7, #15]
      break;
 8006418:	e000      	b.n	800641c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800641a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	2201      	movs	r2, #1
 8006420:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	2200      	movs	r2, #0
 8006428:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800642c:	7bfb      	ldrb	r3, [r7, #15]
}
 800642e:	4618      	mov	r0, r3
 8006430:	3710      	adds	r7, #16
 8006432:	46bd      	mov	sp, r7
 8006434:	bd80      	pop	{r7, pc}

08006436 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006436:	b480      	push	{r7}
 8006438:	b083      	sub	sp, #12
 800643a:	af00      	add	r7, sp, #0
 800643c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800643e:	bf00      	nop
 8006440:	370c      	adds	r7, #12
 8006442:	46bd      	mov	sp, r7
 8006444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006448:	4770      	bx	lr

0800644a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800644a:	b480      	push	{r7}
 800644c:	b083      	sub	sp, #12
 800644e:	af00      	add	r7, sp, #0
 8006450:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006452:	bf00      	nop
 8006454:	370c      	adds	r7, #12
 8006456:	46bd      	mov	sp, r7
 8006458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800645c:	4770      	bx	lr

0800645e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800645e:	b480      	push	{r7}
 8006460:	b083      	sub	sp, #12
 8006462:	af00      	add	r7, sp, #0
 8006464:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006466:	bf00      	nop
 8006468:	370c      	adds	r7, #12
 800646a:	46bd      	mov	sp, r7
 800646c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006470:	4770      	bx	lr

08006472 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006472:	b480      	push	{r7}
 8006474:	b083      	sub	sp, #12
 8006476:	af00      	add	r7, sp, #0
 8006478:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800647a:	bf00      	nop
 800647c:	370c      	adds	r7, #12
 800647e:	46bd      	mov	sp, r7
 8006480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006484:	4770      	bx	lr
	...

08006488 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006488:	b480      	push	{r7}
 800648a:	b085      	sub	sp, #20
 800648c:	af00      	add	r7, sp, #0
 800648e:	6078      	str	r0, [r7, #4]
 8006490:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	4a43      	ldr	r2, [pc, #268]	@ (80065a8 <TIM_Base_SetConfig+0x120>)
 800649c:	4293      	cmp	r3, r2
 800649e:	d013      	beq.n	80064c8 <TIM_Base_SetConfig+0x40>
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80064a6:	d00f      	beq.n	80064c8 <TIM_Base_SetConfig+0x40>
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	4a40      	ldr	r2, [pc, #256]	@ (80065ac <TIM_Base_SetConfig+0x124>)
 80064ac:	4293      	cmp	r3, r2
 80064ae:	d00b      	beq.n	80064c8 <TIM_Base_SetConfig+0x40>
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	4a3f      	ldr	r2, [pc, #252]	@ (80065b0 <TIM_Base_SetConfig+0x128>)
 80064b4:	4293      	cmp	r3, r2
 80064b6:	d007      	beq.n	80064c8 <TIM_Base_SetConfig+0x40>
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	4a3e      	ldr	r2, [pc, #248]	@ (80065b4 <TIM_Base_SetConfig+0x12c>)
 80064bc:	4293      	cmp	r3, r2
 80064be:	d003      	beq.n	80064c8 <TIM_Base_SetConfig+0x40>
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	4a3d      	ldr	r2, [pc, #244]	@ (80065b8 <TIM_Base_SetConfig+0x130>)
 80064c4:	4293      	cmp	r3, r2
 80064c6:	d108      	bne.n	80064da <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80064ce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80064d0:	683b      	ldr	r3, [r7, #0]
 80064d2:	685b      	ldr	r3, [r3, #4]
 80064d4:	68fa      	ldr	r2, [r7, #12]
 80064d6:	4313      	orrs	r3, r2
 80064d8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	4a32      	ldr	r2, [pc, #200]	@ (80065a8 <TIM_Base_SetConfig+0x120>)
 80064de:	4293      	cmp	r3, r2
 80064e0:	d02b      	beq.n	800653a <TIM_Base_SetConfig+0xb2>
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80064e8:	d027      	beq.n	800653a <TIM_Base_SetConfig+0xb2>
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	4a2f      	ldr	r2, [pc, #188]	@ (80065ac <TIM_Base_SetConfig+0x124>)
 80064ee:	4293      	cmp	r3, r2
 80064f0:	d023      	beq.n	800653a <TIM_Base_SetConfig+0xb2>
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	4a2e      	ldr	r2, [pc, #184]	@ (80065b0 <TIM_Base_SetConfig+0x128>)
 80064f6:	4293      	cmp	r3, r2
 80064f8:	d01f      	beq.n	800653a <TIM_Base_SetConfig+0xb2>
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	4a2d      	ldr	r2, [pc, #180]	@ (80065b4 <TIM_Base_SetConfig+0x12c>)
 80064fe:	4293      	cmp	r3, r2
 8006500:	d01b      	beq.n	800653a <TIM_Base_SetConfig+0xb2>
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	4a2c      	ldr	r2, [pc, #176]	@ (80065b8 <TIM_Base_SetConfig+0x130>)
 8006506:	4293      	cmp	r3, r2
 8006508:	d017      	beq.n	800653a <TIM_Base_SetConfig+0xb2>
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	4a2b      	ldr	r2, [pc, #172]	@ (80065bc <TIM_Base_SetConfig+0x134>)
 800650e:	4293      	cmp	r3, r2
 8006510:	d013      	beq.n	800653a <TIM_Base_SetConfig+0xb2>
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	4a2a      	ldr	r2, [pc, #168]	@ (80065c0 <TIM_Base_SetConfig+0x138>)
 8006516:	4293      	cmp	r3, r2
 8006518:	d00f      	beq.n	800653a <TIM_Base_SetConfig+0xb2>
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	4a29      	ldr	r2, [pc, #164]	@ (80065c4 <TIM_Base_SetConfig+0x13c>)
 800651e:	4293      	cmp	r3, r2
 8006520:	d00b      	beq.n	800653a <TIM_Base_SetConfig+0xb2>
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	4a28      	ldr	r2, [pc, #160]	@ (80065c8 <TIM_Base_SetConfig+0x140>)
 8006526:	4293      	cmp	r3, r2
 8006528:	d007      	beq.n	800653a <TIM_Base_SetConfig+0xb2>
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	4a27      	ldr	r2, [pc, #156]	@ (80065cc <TIM_Base_SetConfig+0x144>)
 800652e:	4293      	cmp	r3, r2
 8006530:	d003      	beq.n	800653a <TIM_Base_SetConfig+0xb2>
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	4a26      	ldr	r2, [pc, #152]	@ (80065d0 <TIM_Base_SetConfig+0x148>)
 8006536:	4293      	cmp	r3, r2
 8006538:	d108      	bne.n	800654c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006540:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006542:	683b      	ldr	r3, [r7, #0]
 8006544:	68db      	ldr	r3, [r3, #12]
 8006546:	68fa      	ldr	r2, [r7, #12]
 8006548:	4313      	orrs	r3, r2
 800654a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006552:	683b      	ldr	r3, [r7, #0]
 8006554:	695b      	ldr	r3, [r3, #20]
 8006556:	4313      	orrs	r3, r2
 8006558:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800655a:	683b      	ldr	r3, [r7, #0]
 800655c:	689a      	ldr	r2, [r3, #8]
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006562:	683b      	ldr	r3, [r7, #0]
 8006564:	681a      	ldr	r2, [r3, #0]
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	4a0e      	ldr	r2, [pc, #56]	@ (80065a8 <TIM_Base_SetConfig+0x120>)
 800656e:	4293      	cmp	r3, r2
 8006570:	d003      	beq.n	800657a <TIM_Base_SetConfig+0xf2>
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	4a10      	ldr	r2, [pc, #64]	@ (80065b8 <TIM_Base_SetConfig+0x130>)
 8006576:	4293      	cmp	r3, r2
 8006578:	d103      	bne.n	8006582 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800657a:	683b      	ldr	r3, [r7, #0]
 800657c:	691a      	ldr	r2, [r3, #16]
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	f043 0204 	orr.w	r2, r3, #4
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	2201      	movs	r2, #1
 8006592:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	68fa      	ldr	r2, [r7, #12]
 8006598:	601a      	str	r2, [r3, #0]
}
 800659a:	bf00      	nop
 800659c:	3714      	adds	r7, #20
 800659e:	46bd      	mov	sp, r7
 80065a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065a4:	4770      	bx	lr
 80065a6:	bf00      	nop
 80065a8:	40010000 	.word	0x40010000
 80065ac:	40000400 	.word	0x40000400
 80065b0:	40000800 	.word	0x40000800
 80065b4:	40000c00 	.word	0x40000c00
 80065b8:	40010400 	.word	0x40010400
 80065bc:	40014000 	.word	0x40014000
 80065c0:	40014400 	.word	0x40014400
 80065c4:	40014800 	.word	0x40014800
 80065c8:	40001800 	.word	0x40001800
 80065cc:	40001c00 	.word	0x40001c00
 80065d0:	40002000 	.word	0x40002000

080065d4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80065d4:	b480      	push	{r7}
 80065d6:	b087      	sub	sp, #28
 80065d8:	af00      	add	r7, sp, #0
 80065da:	6078      	str	r0, [r7, #4]
 80065dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	6a1b      	ldr	r3, [r3, #32]
 80065e2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	6a1b      	ldr	r3, [r3, #32]
 80065e8:	f023 0201 	bic.w	r2, r3, #1
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	685b      	ldr	r3, [r3, #4]
 80065f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	699b      	ldr	r3, [r3, #24]
 80065fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006602:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	f023 0303 	bic.w	r3, r3, #3
 800660a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800660c:	683b      	ldr	r3, [r7, #0]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	68fa      	ldr	r2, [r7, #12]
 8006612:	4313      	orrs	r3, r2
 8006614:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006616:	697b      	ldr	r3, [r7, #20]
 8006618:	f023 0302 	bic.w	r3, r3, #2
 800661c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800661e:	683b      	ldr	r3, [r7, #0]
 8006620:	689b      	ldr	r3, [r3, #8]
 8006622:	697a      	ldr	r2, [r7, #20]
 8006624:	4313      	orrs	r3, r2
 8006626:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	4a20      	ldr	r2, [pc, #128]	@ (80066ac <TIM_OC1_SetConfig+0xd8>)
 800662c:	4293      	cmp	r3, r2
 800662e:	d003      	beq.n	8006638 <TIM_OC1_SetConfig+0x64>
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	4a1f      	ldr	r2, [pc, #124]	@ (80066b0 <TIM_OC1_SetConfig+0xdc>)
 8006634:	4293      	cmp	r3, r2
 8006636:	d10c      	bne.n	8006652 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006638:	697b      	ldr	r3, [r7, #20]
 800663a:	f023 0308 	bic.w	r3, r3, #8
 800663e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006640:	683b      	ldr	r3, [r7, #0]
 8006642:	68db      	ldr	r3, [r3, #12]
 8006644:	697a      	ldr	r2, [r7, #20]
 8006646:	4313      	orrs	r3, r2
 8006648:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800664a:	697b      	ldr	r3, [r7, #20]
 800664c:	f023 0304 	bic.w	r3, r3, #4
 8006650:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	4a15      	ldr	r2, [pc, #84]	@ (80066ac <TIM_OC1_SetConfig+0xd8>)
 8006656:	4293      	cmp	r3, r2
 8006658:	d003      	beq.n	8006662 <TIM_OC1_SetConfig+0x8e>
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	4a14      	ldr	r2, [pc, #80]	@ (80066b0 <TIM_OC1_SetConfig+0xdc>)
 800665e:	4293      	cmp	r3, r2
 8006660:	d111      	bne.n	8006686 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006662:	693b      	ldr	r3, [r7, #16]
 8006664:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006668:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800666a:	693b      	ldr	r3, [r7, #16]
 800666c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006670:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006672:	683b      	ldr	r3, [r7, #0]
 8006674:	695b      	ldr	r3, [r3, #20]
 8006676:	693a      	ldr	r2, [r7, #16]
 8006678:	4313      	orrs	r3, r2
 800667a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800667c:	683b      	ldr	r3, [r7, #0]
 800667e:	699b      	ldr	r3, [r3, #24]
 8006680:	693a      	ldr	r2, [r7, #16]
 8006682:	4313      	orrs	r3, r2
 8006684:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	693a      	ldr	r2, [r7, #16]
 800668a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	68fa      	ldr	r2, [r7, #12]
 8006690:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006692:	683b      	ldr	r3, [r7, #0]
 8006694:	685a      	ldr	r2, [r3, #4]
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	697a      	ldr	r2, [r7, #20]
 800669e:	621a      	str	r2, [r3, #32]
}
 80066a0:	bf00      	nop
 80066a2:	371c      	adds	r7, #28
 80066a4:	46bd      	mov	sp, r7
 80066a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066aa:	4770      	bx	lr
 80066ac:	40010000 	.word	0x40010000
 80066b0:	40010400 	.word	0x40010400

080066b4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80066b4:	b480      	push	{r7}
 80066b6:	b087      	sub	sp, #28
 80066b8:	af00      	add	r7, sp, #0
 80066ba:	6078      	str	r0, [r7, #4]
 80066bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	6a1b      	ldr	r3, [r3, #32]
 80066c2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	6a1b      	ldr	r3, [r3, #32]
 80066c8:	f023 0210 	bic.w	r2, r3, #16
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	685b      	ldr	r3, [r3, #4]
 80066d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	699b      	ldr	r3, [r3, #24]
 80066da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80066e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80066ea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80066ec:	683b      	ldr	r3, [r7, #0]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	021b      	lsls	r3, r3, #8
 80066f2:	68fa      	ldr	r2, [r7, #12]
 80066f4:	4313      	orrs	r3, r2
 80066f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80066f8:	697b      	ldr	r3, [r7, #20]
 80066fa:	f023 0320 	bic.w	r3, r3, #32
 80066fe:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006700:	683b      	ldr	r3, [r7, #0]
 8006702:	689b      	ldr	r3, [r3, #8]
 8006704:	011b      	lsls	r3, r3, #4
 8006706:	697a      	ldr	r2, [r7, #20]
 8006708:	4313      	orrs	r3, r2
 800670a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	4a22      	ldr	r2, [pc, #136]	@ (8006798 <TIM_OC2_SetConfig+0xe4>)
 8006710:	4293      	cmp	r3, r2
 8006712:	d003      	beq.n	800671c <TIM_OC2_SetConfig+0x68>
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	4a21      	ldr	r2, [pc, #132]	@ (800679c <TIM_OC2_SetConfig+0xe8>)
 8006718:	4293      	cmp	r3, r2
 800671a:	d10d      	bne.n	8006738 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800671c:	697b      	ldr	r3, [r7, #20]
 800671e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006722:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006724:	683b      	ldr	r3, [r7, #0]
 8006726:	68db      	ldr	r3, [r3, #12]
 8006728:	011b      	lsls	r3, r3, #4
 800672a:	697a      	ldr	r2, [r7, #20]
 800672c:	4313      	orrs	r3, r2
 800672e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006730:	697b      	ldr	r3, [r7, #20]
 8006732:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006736:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	4a17      	ldr	r2, [pc, #92]	@ (8006798 <TIM_OC2_SetConfig+0xe4>)
 800673c:	4293      	cmp	r3, r2
 800673e:	d003      	beq.n	8006748 <TIM_OC2_SetConfig+0x94>
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	4a16      	ldr	r2, [pc, #88]	@ (800679c <TIM_OC2_SetConfig+0xe8>)
 8006744:	4293      	cmp	r3, r2
 8006746:	d113      	bne.n	8006770 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006748:	693b      	ldr	r3, [r7, #16]
 800674a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800674e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006750:	693b      	ldr	r3, [r7, #16]
 8006752:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006756:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006758:	683b      	ldr	r3, [r7, #0]
 800675a:	695b      	ldr	r3, [r3, #20]
 800675c:	009b      	lsls	r3, r3, #2
 800675e:	693a      	ldr	r2, [r7, #16]
 8006760:	4313      	orrs	r3, r2
 8006762:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006764:	683b      	ldr	r3, [r7, #0]
 8006766:	699b      	ldr	r3, [r3, #24]
 8006768:	009b      	lsls	r3, r3, #2
 800676a:	693a      	ldr	r2, [r7, #16]
 800676c:	4313      	orrs	r3, r2
 800676e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	693a      	ldr	r2, [r7, #16]
 8006774:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	68fa      	ldr	r2, [r7, #12]
 800677a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800677c:	683b      	ldr	r3, [r7, #0]
 800677e:	685a      	ldr	r2, [r3, #4]
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	697a      	ldr	r2, [r7, #20]
 8006788:	621a      	str	r2, [r3, #32]
}
 800678a:	bf00      	nop
 800678c:	371c      	adds	r7, #28
 800678e:	46bd      	mov	sp, r7
 8006790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006794:	4770      	bx	lr
 8006796:	bf00      	nop
 8006798:	40010000 	.word	0x40010000
 800679c:	40010400 	.word	0x40010400

080067a0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80067a0:	b480      	push	{r7}
 80067a2:	b087      	sub	sp, #28
 80067a4:	af00      	add	r7, sp, #0
 80067a6:	6078      	str	r0, [r7, #4]
 80067a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	6a1b      	ldr	r3, [r3, #32]
 80067ae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	6a1b      	ldr	r3, [r3, #32]
 80067b4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	685b      	ldr	r3, [r3, #4]
 80067c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	69db      	ldr	r3, [r3, #28]
 80067c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80067ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	f023 0303 	bic.w	r3, r3, #3
 80067d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80067d8:	683b      	ldr	r3, [r7, #0]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	68fa      	ldr	r2, [r7, #12]
 80067de:	4313      	orrs	r3, r2
 80067e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80067e2:	697b      	ldr	r3, [r7, #20]
 80067e4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80067e8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80067ea:	683b      	ldr	r3, [r7, #0]
 80067ec:	689b      	ldr	r3, [r3, #8]
 80067ee:	021b      	lsls	r3, r3, #8
 80067f0:	697a      	ldr	r2, [r7, #20]
 80067f2:	4313      	orrs	r3, r2
 80067f4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	4a21      	ldr	r2, [pc, #132]	@ (8006880 <TIM_OC3_SetConfig+0xe0>)
 80067fa:	4293      	cmp	r3, r2
 80067fc:	d003      	beq.n	8006806 <TIM_OC3_SetConfig+0x66>
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	4a20      	ldr	r2, [pc, #128]	@ (8006884 <TIM_OC3_SetConfig+0xe4>)
 8006802:	4293      	cmp	r3, r2
 8006804:	d10d      	bne.n	8006822 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006806:	697b      	ldr	r3, [r7, #20]
 8006808:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800680c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800680e:	683b      	ldr	r3, [r7, #0]
 8006810:	68db      	ldr	r3, [r3, #12]
 8006812:	021b      	lsls	r3, r3, #8
 8006814:	697a      	ldr	r2, [r7, #20]
 8006816:	4313      	orrs	r3, r2
 8006818:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800681a:	697b      	ldr	r3, [r7, #20]
 800681c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006820:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	4a16      	ldr	r2, [pc, #88]	@ (8006880 <TIM_OC3_SetConfig+0xe0>)
 8006826:	4293      	cmp	r3, r2
 8006828:	d003      	beq.n	8006832 <TIM_OC3_SetConfig+0x92>
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	4a15      	ldr	r2, [pc, #84]	@ (8006884 <TIM_OC3_SetConfig+0xe4>)
 800682e:	4293      	cmp	r3, r2
 8006830:	d113      	bne.n	800685a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006832:	693b      	ldr	r3, [r7, #16]
 8006834:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006838:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800683a:	693b      	ldr	r3, [r7, #16]
 800683c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006840:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006842:	683b      	ldr	r3, [r7, #0]
 8006844:	695b      	ldr	r3, [r3, #20]
 8006846:	011b      	lsls	r3, r3, #4
 8006848:	693a      	ldr	r2, [r7, #16]
 800684a:	4313      	orrs	r3, r2
 800684c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800684e:	683b      	ldr	r3, [r7, #0]
 8006850:	699b      	ldr	r3, [r3, #24]
 8006852:	011b      	lsls	r3, r3, #4
 8006854:	693a      	ldr	r2, [r7, #16]
 8006856:	4313      	orrs	r3, r2
 8006858:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	693a      	ldr	r2, [r7, #16]
 800685e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	68fa      	ldr	r2, [r7, #12]
 8006864:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006866:	683b      	ldr	r3, [r7, #0]
 8006868:	685a      	ldr	r2, [r3, #4]
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	697a      	ldr	r2, [r7, #20]
 8006872:	621a      	str	r2, [r3, #32]
}
 8006874:	bf00      	nop
 8006876:	371c      	adds	r7, #28
 8006878:	46bd      	mov	sp, r7
 800687a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800687e:	4770      	bx	lr
 8006880:	40010000 	.word	0x40010000
 8006884:	40010400 	.word	0x40010400

08006888 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006888:	b480      	push	{r7}
 800688a:	b087      	sub	sp, #28
 800688c:	af00      	add	r7, sp, #0
 800688e:	6078      	str	r0, [r7, #4]
 8006890:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	6a1b      	ldr	r3, [r3, #32]
 8006896:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	6a1b      	ldr	r3, [r3, #32]
 800689c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	685b      	ldr	r3, [r3, #4]
 80068a8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	69db      	ldr	r3, [r3, #28]
 80068ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80068b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80068be:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80068c0:	683b      	ldr	r3, [r7, #0]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	021b      	lsls	r3, r3, #8
 80068c6:	68fa      	ldr	r2, [r7, #12]
 80068c8:	4313      	orrs	r3, r2
 80068ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80068cc:	693b      	ldr	r3, [r7, #16]
 80068ce:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80068d2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80068d4:	683b      	ldr	r3, [r7, #0]
 80068d6:	689b      	ldr	r3, [r3, #8]
 80068d8:	031b      	lsls	r3, r3, #12
 80068da:	693a      	ldr	r2, [r7, #16]
 80068dc:	4313      	orrs	r3, r2
 80068de:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	4a12      	ldr	r2, [pc, #72]	@ (800692c <TIM_OC4_SetConfig+0xa4>)
 80068e4:	4293      	cmp	r3, r2
 80068e6:	d003      	beq.n	80068f0 <TIM_OC4_SetConfig+0x68>
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	4a11      	ldr	r2, [pc, #68]	@ (8006930 <TIM_OC4_SetConfig+0xa8>)
 80068ec:	4293      	cmp	r3, r2
 80068ee:	d109      	bne.n	8006904 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80068f0:	697b      	ldr	r3, [r7, #20]
 80068f2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80068f6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80068f8:	683b      	ldr	r3, [r7, #0]
 80068fa:	695b      	ldr	r3, [r3, #20]
 80068fc:	019b      	lsls	r3, r3, #6
 80068fe:	697a      	ldr	r2, [r7, #20]
 8006900:	4313      	orrs	r3, r2
 8006902:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	697a      	ldr	r2, [r7, #20]
 8006908:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	68fa      	ldr	r2, [r7, #12]
 800690e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006910:	683b      	ldr	r3, [r7, #0]
 8006912:	685a      	ldr	r2, [r3, #4]
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	693a      	ldr	r2, [r7, #16]
 800691c:	621a      	str	r2, [r3, #32]
}
 800691e:	bf00      	nop
 8006920:	371c      	adds	r7, #28
 8006922:	46bd      	mov	sp, r7
 8006924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006928:	4770      	bx	lr
 800692a:	bf00      	nop
 800692c:	40010000 	.word	0x40010000
 8006930:	40010400 	.word	0x40010400

08006934 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006934:	b480      	push	{r7}
 8006936:	b087      	sub	sp, #28
 8006938:	af00      	add	r7, sp, #0
 800693a:	60f8      	str	r0, [r7, #12]
 800693c:	60b9      	str	r1, [r7, #8]
 800693e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	6a1b      	ldr	r3, [r3, #32]
 8006944:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	6a1b      	ldr	r3, [r3, #32]
 800694a:	f023 0201 	bic.w	r2, r3, #1
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	699b      	ldr	r3, [r3, #24]
 8006956:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006958:	693b      	ldr	r3, [r7, #16]
 800695a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800695e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	011b      	lsls	r3, r3, #4
 8006964:	693a      	ldr	r2, [r7, #16]
 8006966:	4313      	orrs	r3, r2
 8006968:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800696a:	697b      	ldr	r3, [r7, #20]
 800696c:	f023 030a 	bic.w	r3, r3, #10
 8006970:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006972:	697a      	ldr	r2, [r7, #20]
 8006974:	68bb      	ldr	r3, [r7, #8]
 8006976:	4313      	orrs	r3, r2
 8006978:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	693a      	ldr	r2, [r7, #16]
 800697e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	697a      	ldr	r2, [r7, #20]
 8006984:	621a      	str	r2, [r3, #32]
}
 8006986:	bf00      	nop
 8006988:	371c      	adds	r7, #28
 800698a:	46bd      	mov	sp, r7
 800698c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006990:	4770      	bx	lr

08006992 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006992:	b480      	push	{r7}
 8006994:	b087      	sub	sp, #28
 8006996:	af00      	add	r7, sp, #0
 8006998:	60f8      	str	r0, [r7, #12]
 800699a:	60b9      	str	r1, [r7, #8]
 800699c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	6a1b      	ldr	r3, [r3, #32]
 80069a2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	6a1b      	ldr	r3, [r3, #32]
 80069a8:	f023 0210 	bic.w	r2, r3, #16
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	699b      	ldr	r3, [r3, #24]
 80069b4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80069b6:	693b      	ldr	r3, [r7, #16]
 80069b8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80069bc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	031b      	lsls	r3, r3, #12
 80069c2:	693a      	ldr	r2, [r7, #16]
 80069c4:	4313      	orrs	r3, r2
 80069c6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80069c8:	697b      	ldr	r3, [r7, #20]
 80069ca:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80069ce:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80069d0:	68bb      	ldr	r3, [r7, #8]
 80069d2:	011b      	lsls	r3, r3, #4
 80069d4:	697a      	ldr	r2, [r7, #20]
 80069d6:	4313      	orrs	r3, r2
 80069d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	693a      	ldr	r2, [r7, #16]
 80069de:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	697a      	ldr	r2, [r7, #20]
 80069e4:	621a      	str	r2, [r3, #32]
}
 80069e6:	bf00      	nop
 80069e8:	371c      	adds	r7, #28
 80069ea:	46bd      	mov	sp, r7
 80069ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069f0:	4770      	bx	lr

080069f2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80069f2:	b480      	push	{r7}
 80069f4:	b085      	sub	sp, #20
 80069f6:	af00      	add	r7, sp, #0
 80069f8:	6078      	str	r0, [r7, #4]
 80069fa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	689b      	ldr	r3, [r3, #8]
 8006a00:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a08:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006a0a:	683a      	ldr	r2, [r7, #0]
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	4313      	orrs	r3, r2
 8006a10:	f043 0307 	orr.w	r3, r3, #7
 8006a14:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	68fa      	ldr	r2, [r7, #12]
 8006a1a:	609a      	str	r2, [r3, #8]
}
 8006a1c:	bf00      	nop
 8006a1e:	3714      	adds	r7, #20
 8006a20:	46bd      	mov	sp, r7
 8006a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a26:	4770      	bx	lr

08006a28 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006a28:	b480      	push	{r7}
 8006a2a:	b087      	sub	sp, #28
 8006a2c:	af00      	add	r7, sp, #0
 8006a2e:	60f8      	str	r0, [r7, #12]
 8006a30:	60b9      	str	r1, [r7, #8]
 8006a32:	607a      	str	r2, [r7, #4]
 8006a34:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	689b      	ldr	r3, [r3, #8]
 8006a3a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006a3c:	697b      	ldr	r3, [r7, #20]
 8006a3e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006a42:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006a44:	683b      	ldr	r3, [r7, #0]
 8006a46:	021a      	lsls	r2, r3, #8
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	431a      	orrs	r2, r3
 8006a4c:	68bb      	ldr	r3, [r7, #8]
 8006a4e:	4313      	orrs	r3, r2
 8006a50:	697a      	ldr	r2, [r7, #20]
 8006a52:	4313      	orrs	r3, r2
 8006a54:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	697a      	ldr	r2, [r7, #20]
 8006a5a:	609a      	str	r2, [r3, #8]
}
 8006a5c:	bf00      	nop
 8006a5e:	371c      	adds	r7, #28
 8006a60:	46bd      	mov	sp, r7
 8006a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a66:	4770      	bx	lr

08006a68 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006a68:	b480      	push	{r7}
 8006a6a:	b087      	sub	sp, #28
 8006a6c:	af00      	add	r7, sp, #0
 8006a6e:	60f8      	str	r0, [r7, #12]
 8006a70:	60b9      	str	r1, [r7, #8]
 8006a72:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006a74:	68bb      	ldr	r3, [r7, #8]
 8006a76:	f003 031f 	and.w	r3, r3, #31
 8006a7a:	2201      	movs	r2, #1
 8006a7c:	fa02 f303 	lsl.w	r3, r2, r3
 8006a80:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	6a1a      	ldr	r2, [r3, #32]
 8006a86:	697b      	ldr	r3, [r7, #20]
 8006a88:	43db      	mvns	r3, r3
 8006a8a:	401a      	ands	r2, r3
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	6a1a      	ldr	r2, [r3, #32]
 8006a94:	68bb      	ldr	r3, [r7, #8]
 8006a96:	f003 031f 	and.w	r3, r3, #31
 8006a9a:	6879      	ldr	r1, [r7, #4]
 8006a9c:	fa01 f303 	lsl.w	r3, r1, r3
 8006aa0:	431a      	orrs	r2, r3
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	621a      	str	r2, [r3, #32]
}
 8006aa6:	bf00      	nop
 8006aa8:	371c      	adds	r7, #28
 8006aaa:	46bd      	mov	sp, r7
 8006aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ab0:	4770      	bx	lr
	...

08006ab4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006ab4:	b480      	push	{r7}
 8006ab6:	b085      	sub	sp, #20
 8006ab8:	af00      	add	r7, sp, #0
 8006aba:	6078      	str	r0, [r7, #4]
 8006abc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006ac4:	2b01      	cmp	r3, #1
 8006ac6:	d101      	bne.n	8006acc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006ac8:	2302      	movs	r3, #2
 8006aca:	e05a      	b.n	8006b82 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	2201      	movs	r2, #1
 8006ad0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	2202      	movs	r2, #2
 8006ad8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	685b      	ldr	r3, [r3, #4]
 8006ae2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	689b      	ldr	r3, [r3, #8]
 8006aea:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006af2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006af4:	683b      	ldr	r3, [r7, #0]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	68fa      	ldr	r2, [r7, #12]
 8006afa:	4313      	orrs	r3, r2
 8006afc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	68fa      	ldr	r2, [r7, #12]
 8006b04:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	4a21      	ldr	r2, [pc, #132]	@ (8006b90 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006b0c:	4293      	cmp	r3, r2
 8006b0e:	d022      	beq.n	8006b56 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006b18:	d01d      	beq.n	8006b56 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	4a1d      	ldr	r2, [pc, #116]	@ (8006b94 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006b20:	4293      	cmp	r3, r2
 8006b22:	d018      	beq.n	8006b56 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	4a1b      	ldr	r2, [pc, #108]	@ (8006b98 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006b2a:	4293      	cmp	r3, r2
 8006b2c:	d013      	beq.n	8006b56 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	4a1a      	ldr	r2, [pc, #104]	@ (8006b9c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006b34:	4293      	cmp	r3, r2
 8006b36:	d00e      	beq.n	8006b56 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	4a18      	ldr	r2, [pc, #96]	@ (8006ba0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006b3e:	4293      	cmp	r3, r2
 8006b40:	d009      	beq.n	8006b56 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	4a17      	ldr	r2, [pc, #92]	@ (8006ba4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006b48:	4293      	cmp	r3, r2
 8006b4a:	d004      	beq.n	8006b56 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	4a15      	ldr	r2, [pc, #84]	@ (8006ba8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006b52:	4293      	cmp	r3, r2
 8006b54:	d10c      	bne.n	8006b70 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006b56:	68bb      	ldr	r3, [r7, #8]
 8006b58:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006b5c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006b5e:	683b      	ldr	r3, [r7, #0]
 8006b60:	685b      	ldr	r3, [r3, #4]
 8006b62:	68ba      	ldr	r2, [r7, #8]
 8006b64:	4313      	orrs	r3, r2
 8006b66:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	68ba      	ldr	r2, [r7, #8]
 8006b6e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	2201      	movs	r2, #1
 8006b74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	2200      	movs	r2, #0
 8006b7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006b80:	2300      	movs	r3, #0
}
 8006b82:	4618      	mov	r0, r3
 8006b84:	3714      	adds	r7, #20
 8006b86:	46bd      	mov	sp, r7
 8006b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b8c:	4770      	bx	lr
 8006b8e:	bf00      	nop
 8006b90:	40010000 	.word	0x40010000
 8006b94:	40000400 	.word	0x40000400
 8006b98:	40000800 	.word	0x40000800
 8006b9c:	40000c00 	.word	0x40000c00
 8006ba0:	40010400 	.word	0x40010400
 8006ba4:	40014000 	.word	0x40014000
 8006ba8:	40001800 	.word	0x40001800

08006bac <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006bac:	b480      	push	{r7}
 8006bae:	b083      	sub	sp, #12
 8006bb0:	af00      	add	r7, sp, #0
 8006bb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006bb4:	bf00      	nop
 8006bb6:	370c      	adds	r7, #12
 8006bb8:	46bd      	mov	sp, r7
 8006bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bbe:	4770      	bx	lr

08006bc0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006bc0:	b480      	push	{r7}
 8006bc2:	b083      	sub	sp, #12
 8006bc4:	af00      	add	r7, sp, #0
 8006bc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006bc8:	bf00      	nop
 8006bca:	370c      	adds	r7, #12
 8006bcc:	46bd      	mov	sp, r7
 8006bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bd2:	4770      	bx	lr

08006bd4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006bd4:	b580      	push	{r7, lr}
 8006bd6:	b082      	sub	sp, #8
 8006bd8:	af00      	add	r7, sp, #0
 8006bda:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d101      	bne.n	8006be6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006be2:	2301      	movs	r3, #1
 8006be4:	e042      	b.n	8006c6c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006bec:	b2db      	uxtb	r3, r3
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d106      	bne.n	8006c00 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	2200      	movs	r2, #0
 8006bf6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006bfa:	6878      	ldr	r0, [r7, #4]
 8006bfc:	f7fc fd9c 	bl	8003738 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	2224      	movs	r2, #36	@ 0x24
 8006c04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	68da      	ldr	r2, [r3, #12]
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006c16:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006c18:	6878      	ldr	r0, [r7, #4]
 8006c1a:	f001 f8d9 	bl	8007dd0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	691a      	ldr	r2, [r3, #16]
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006c2c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	695a      	ldr	r2, [r3, #20]
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006c3c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	68da      	ldr	r2, [r3, #12]
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006c4c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	2200      	movs	r2, #0
 8006c52:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	2220      	movs	r2, #32
 8006c58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	2220      	movs	r2, #32
 8006c60:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	2200      	movs	r2, #0
 8006c68:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006c6a:	2300      	movs	r3, #0
}
 8006c6c:	4618      	mov	r0, r3
 8006c6e:	3708      	adds	r7, #8
 8006c70:	46bd      	mov	sp, r7
 8006c72:	bd80      	pop	{r7, pc}

08006c74 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006c74:	b580      	push	{r7, lr}
 8006c76:	b08a      	sub	sp, #40	@ 0x28
 8006c78:	af02      	add	r7, sp, #8
 8006c7a:	60f8      	str	r0, [r7, #12]
 8006c7c:	60b9      	str	r1, [r7, #8]
 8006c7e:	603b      	str	r3, [r7, #0]
 8006c80:	4613      	mov	r3, r2
 8006c82:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006c84:	2300      	movs	r3, #0
 8006c86:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006c8e:	b2db      	uxtb	r3, r3
 8006c90:	2b20      	cmp	r3, #32
 8006c92:	d175      	bne.n	8006d80 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006c94:	68bb      	ldr	r3, [r7, #8]
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d002      	beq.n	8006ca0 <HAL_UART_Transmit+0x2c>
 8006c9a:	88fb      	ldrh	r3, [r7, #6]
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	d101      	bne.n	8006ca4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006ca0:	2301      	movs	r3, #1
 8006ca2:	e06e      	b.n	8006d82 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	2200      	movs	r2, #0
 8006ca8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	2221      	movs	r2, #33	@ 0x21
 8006cae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006cb2:	f7fd f989 	bl	8003fc8 <HAL_GetTick>
 8006cb6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	88fa      	ldrh	r2, [r7, #6]
 8006cbc:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	88fa      	ldrh	r2, [r7, #6]
 8006cc2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	689b      	ldr	r3, [r3, #8]
 8006cc8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006ccc:	d108      	bne.n	8006ce0 <HAL_UART_Transmit+0x6c>
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	691b      	ldr	r3, [r3, #16]
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d104      	bne.n	8006ce0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006cd6:	2300      	movs	r3, #0
 8006cd8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006cda:	68bb      	ldr	r3, [r7, #8]
 8006cdc:	61bb      	str	r3, [r7, #24]
 8006cde:	e003      	b.n	8006ce8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006ce0:	68bb      	ldr	r3, [r7, #8]
 8006ce2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006ce4:	2300      	movs	r3, #0
 8006ce6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006ce8:	e02e      	b.n	8006d48 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006cea:	683b      	ldr	r3, [r7, #0]
 8006cec:	9300      	str	r3, [sp, #0]
 8006cee:	697b      	ldr	r3, [r7, #20]
 8006cf0:	2200      	movs	r2, #0
 8006cf2:	2180      	movs	r1, #128	@ 0x80
 8006cf4:	68f8      	ldr	r0, [r7, #12]
 8006cf6:	f000 fdaa 	bl	800784e <UART_WaitOnFlagUntilTimeout>
 8006cfa:	4603      	mov	r3, r0
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d005      	beq.n	8006d0c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	2220      	movs	r2, #32
 8006d04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8006d08:	2303      	movs	r3, #3
 8006d0a:	e03a      	b.n	8006d82 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8006d0c:	69fb      	ldr	r3, [r7, #28]
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d10b      	bne.n	8006d2a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006d12:	69bb      	ldr	r3, [r7, #24]
 8006d14:	881b      	ldrh	r3, [r3, #0]
 8006d16:	461a      	mov	r2, r3
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006d20:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006d22:	69bb      	ldr	r3, [r7, #24]
 8006d24:	3302      	adds	r3, #2
 8006d26:	61bb      	str	r3, [r7, #24]
 8006d28:	e007      	b.n	8006d3a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006d2a:	69fb      	ldr	r3, [r7, #28]
 8006d2c:	781a      	ldrb	r2, [r3, #0]
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006d34:	69fb      	ldr	r3, [r7, #28]
 8006d36:	3301      	adds	r3, #1
 8006d38:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006d3e:	b29b      	uxth	r3, r3
 8006d40:	3b01      	subs	r3, #1
 8006d42:	b29a      	uxth	r2, r3
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006d4c:	b29b      	uxth	r3, r3
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d1cb      	bne.n	8006cea <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006d52:	683b      	ldr	r3, [r7, #0]
 8006d54:	9300      	str	r3, [sp, #0]
 8006d56:	697b      	ldr	r3, [r7, #20]
 8006d58:	2200      	movs	r2, #0
 8006d5a:	2140      	movs	r1, #64	@ 0x40
 8006d5c:	68f8      	ldr	r0, [r7, #12]
 8006d5e:	f000 fd76 	bl	800784e <UART_WaitOnFlagUntilTimeout>
 8006d62:	4603      	mov	r3, r0
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d005      	beq.n	8006d74 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	2220      	movs	r2, #32
 8006d6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8006d70:	2303      	movs	r3, #3
 8006d72:	e006      	b.n	8006d82 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	2220      	movs	r2, #32
 8006d78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8006d7c:	2300      	movs	r3, #0
 8006d7e:	e000      	b.n	8006d82 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8006d80:	2302      	movs	r3, #2
  }
}
 8006d82:	4618      	mov	r0, r3
 8006d84:	3720      	adds	r7, #32
 8006d86:	46bd      	mov	sp, r7
 8006d88:	bd80      	pop	{r7, pc}
	...

08006d8c <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8006d8c:	b580      	push	{r7, lr}
 8006d8e:	b08c      	sub	sp, #48	@ 0x30
 8006d90:	af00      	add	r7, sp, #0
 8006d92:	60f8      	str	r0, [r7, #12]
 8006d94:	60b9      	str	r1, [r7, #8]
 8006d96:	4613      	mov	r3, r2
 8006d98:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006da0:	b2db      	uxtb	r3, r3
 8006da2:	2b20      	cmp	r3, #32
 8006da4:	d162      	bne.n	8006e6c <HAL_UART_Transmit_DMA+0xe0>
  {
    if ((pData == NULL) || (Size == 0U))
 8006da6:	68bb      	ldr	r3, [r7, #8]
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d002      	beq.n	8006db2 <HAL_UART_Transmit_DMA+0x26>
 8006dac:	88fb      	ldrh	r3, [r7, #6]
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d101      	bne.n	8006db6 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8006db2:	2301      	movs	r3, #1
 8006db4:	e05b      	b.n	8006e6e <HAL_UART_Transmit_DMA+0xe2>
    }

    huart->pTxBuffPtr = pData;
 8006db6:	68ba      	ldr	r2, [r7, #8]
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	88fa      	ldrh	r2, [r7, #6]
 8006dc0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	88fa      	ldrh	r2, [r7, #6]
 8006dc6:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	2200      	movs	r2, #0
 8006dcc:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	2221      	movs	r2, #33	@ 0x21
 8006dd2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006dda:	4a27      	ldr	r2, [pc, #156]	@ (8006e78 <HAL_UART_Transmit_DMA+0xec>)
 8006ddc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006de2:	4a26      	ldr	r2, [pc, #152]	@ (8006e7c <HAL_UART_Transmit_DMA+0xf0>)
 8006de4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006dea:	4a25      	ldr	r2, [pc, #148]	@ (8006e80 <HAL_UART_Transmit_DMA+0xf4>)
 8006dec:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006df2:	2200      	movs	r2, #0
 8006df4:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8006df6:	f107 0308 	add.w	r3, r7, #8
 8006dfa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size) != HAL_OK)
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8006e00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e02:	6819      	ldr	r1, [r3, #0]
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	3304      	adds	r3, #4
 8006e0a:	461a      	mov	r2, r3
 8006e0c:	88fb      	ldrh	r3, [r7, #6]
 8006e0e:	f7fd fa77 	bl	8004300 <HAL_DMA_Start_IT>
 8006e12:	4603      	mov	r3, r0
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d008      	beq.n	8006e2a <HAL_UART_Transmit_DMA+0x9e>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	2210      	movs	r2, #16
 8006e1c:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	2220      	movs	r2, #32
 8006e22:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_ERROR;
 8006e26:	2301      	movs	r3, #1
 8006e28:	e021      	b.n	8006e6e <HAL_UART_Transmit_DMA+0xe2>
    }
    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006e32:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	3314      	adds	r3, #20
 8006e3a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e3c:	69bb      	ldr	r3, [r7, #24]
 8006e3e:	e853 3f00 	ldrex	r3, [r3]
 8006e42:	617b      	str	r3, [r7, #20]
   return(result);
 8006e44:	697b      	ldr	r3, [r7, #20]
 8006e46:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006e4a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	3314      	adds	r3, #20
 8006e52:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006e54:	627a      	str	r2, [r7, #36]	@ 0x24
 8006e56:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e58:	6a39      	ldr	r1, [r7, #32]
 8006e5a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006e5c:	e841 2300 	strex	r3, r2, [r1]
 8006e60:	61fb      	str	r3, [r7, #28]
   return(result);
 8006e62:	69fb      	ldr	r3, [r7, #28]
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d1e5      	bne.n	8006e34 <HAL_UART_Transmit_DMA+0xa8>

    return HAL_OK;
 8006e68:	2300      	movs	r3, #0
 8006e6a:	e000      	b.n	8006e6e <HAL_UART_Transmit_DMA+0xe2>
  }
  else
  {
    return HAL_BUSY;
 8006e6c:	2302      	movs	r3, #2
  }
}
 8006e6e:	4618      	mov	r0, r3
 8006e70:	3730      	adds	r7, #48	@ 0x30
 8006e72:	46bd      	mov	sp, r7
 8006e74:	bd80      	pop	{r7, pc}
 8006e76:	bf00      	nop
 8006e78:	0800759d 	.word	0x0800759d
 8006e7c:	08007637 	.word	0x08007637
 8006e80:	080077bb 	.word	0x080077bb

08006e84 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006e84:	b580      	push	{r7, lr}
 8006e86:	b084      	sub	sp, #16
 8006e88:	af00      	add	r7, sp, #0
 8006e8a:	60f8      	str	r0, [r7, #12]
 8006e8c:	60b9      	str	r1, [r7, #8]
 8006e8e:	4613      	mov	r3, r2
 8006e90:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006e98:	b2db      	uxtb	r3, r3
 8006e9a:	2b20      	cmp	r3, #32
 8006e9c:	d112      	bne.n	8006ec4 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8006e9e:	68bb      	ldr	r3, [r7, #8]
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d002      	beq.n	8006eaa <HAL_UART_Receive_DMA+0x26>
 8006ea4:	88fb      	ldrh	r3, [r7, #6]
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d101      	bne.n	8006eae <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8006eaa:	2301      	movs	r3, #1
 8006eac:	e00b      	b.n	8006ec6 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	2200      	movs	r2, #0
 8006eb2:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8006eb4:	88fb      	ldrh	r3, [r7, #6]
 8006eb6:	461a      	mov	r2, r3
 8006eb8:	68b9      	ldr	r1, [r7, #8]
 8006eba:	68f8      	ldr	r0, [r7, #12]
 8006ebc:	f000 fd20 	bl	8007900 <UART_Start_Receive_DMA>
 8006ec0:	4603      	mov	r3, r0
 8006ec2:	e000      	b.n	8006ec6 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8006ec4:	2302      	movs	r3, #2
  }
}
 8006ec6:	4618      	mov	r0, r3
 8006ec8:	3710      	adds	r7, #16
 8006eca:	46bd      	mov	sp, r7
 8006ecc:	bd80      	pop	{r7, pc}

08006ece <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8006ece:	b580      	push	{r7, lr}
 8006ed0:	b090      	sub	sp, #64	@ 0x40
 8006ed2:	af00      	add	r7, sp, #0
 8006ed4:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8006ed6:	2300      	movs	r3, #0
 8006ed8:	63fb      	str	r3, [r7, #60]	@ 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	695b      	ldr	r3, [r3, #20]
 8006ee0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006ee4:	2b80      	cmp	r3, #128	@ 0x80
 8006ee6:	bf0c      	ite	eq
 8006ee8:	2301      	moveq	r3, #1
 8006eea:	2300      	movne	r3, #0
 8006eec:	b2db      	uxtb	r3, r3
 8006eee:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006ef6:	b2db      	uxtb	r3, r3
 8006ef8:	2b21      	cmp	r3, #33	@ 0x21
 8006efa:	d128      	bne.n	8006f4e <HAL_UART_DMAStop+0x80>
 8006efc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d025      	beq.n	8006f4e <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	3314      	adds	r3, #20
 8006f08:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f0c:	e853 3f00 	ldrex	r3, [r3]
 8006f10:	623b      	str	r3, [r7, #32]
   return(result);
 8006f12:	6a3b      	ldr	r3, [r7, #32]
 8006f14:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006f18:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	3314      	adds	r3, #20
 8006f20:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006f22:	633a      	str	r2, [r7, #48]	@ 0x30
 8006f24:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f26:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006f28:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006f2a:	e841 2300 	strex	r3, r2, [r1]
 8006f2e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006f30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d1e5      	bne.n	8006f02 <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d004      	beq.n	8006f48 <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f42:	4618      	mov	r0, r3
 8006f44:	f7fd fa34 	bl	80043b0 <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 8006f48:	6878      	ldr	r0, [r7, #4]
 8006f4a:	f000 fd7f 	bl	8007a4c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	695b      	ldr	r3, [r3, #20]
 8006f54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f58:	2b40      	cmp	r3, #64	@ 0x40
 8006f5a:	bf0c      	ite	eq
 8006f5c:	2301      	moveq	r3, #1
 8006f5e:	2300      	movne	r3, #0
 8006f60:	b2db      	uxtb	r3, r3
 8006f62:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006f6a:	b2db      	uxtb	r3, r3
 8006f6c:	2b22      	cmp	r3, #34	@ 0x22
 8006f6e:	d128      	bne.n	8006fc2 <HAL_UART_DMAStop+0xf4>
 8006f70:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d025      	beq.n	8006fc2 <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	3314      	adds	r3, #20
 8006f7c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f7e:	693b      	ldr	r3, [r7, #16]
 8006f80:	e853 3f00 	ldrex	r3, [r3]
 8006f84:	60fb      	str	r3, [r7, #12]
   return(result);
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006f8c:	637b      	str	r3, [r7, #52]	@ 0x34
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	3314      	adds	r3, #20
 8006f94:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006f96:	61fa      	str	r2, [r7, #28]
 8006f98:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f9a:	69b9      	ldr	r1, [r7, #24]
 8006f9c:	69fa      	ldr	r2, [r7, #28]
 8006f9e:	e841 2300 	strex	r3, r2, [r1]
 8006fa2:	617b      	str	r3, [r7, #20]
   return(result);
 8006fa4:	697b      	ldr	r3, [r7, #20]
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d1e5      	bne.n	8006f76 <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d004      	beq.n	8006fbc <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006fb6:	4618      	mov	r0, r3
 8006fb8:	f7fd f9fa 	bl	80043b0 <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 8006fbc:	6878      	ldr	r0, [r7, #4]
 8006fbe:	f000 fd6d 	bl	8007a9c <UART_EndRxTransfer>
  }

  return HAL_OK;
 8006fc2:	2300      	movs	r3, #0
}
 8006fc4:	4618      	mov	r0, r3
 8006fc6:	3740      	adds	r7, #64	@ 0x40
 8006fc8:	46bd      	mov	sp, r7
 8006fca:	bd80      	pop	{r7, pc}

08006fcc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006fcc:	b580      	push	{r7, lr}
 8006fce:	b0ba      	sub	sp, #232	@ 0xe8
 8006fd0:	af00      	add	r7, sp, #0
 8006fd2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	68db      	ldr	r3, [r3, #12]
 8006fe4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	695b      	ldr	r3, [r3, #20]
 8006fee:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8006ff2:	2300      	movs	r3, #0
 8006ff4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8006ff8:	2300      	movs	r3, #0
 8006ffa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006ffe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007002:	f003 030f 	and.w	r3, r3, #15
 8007006:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800700a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800700e:	2b00      	cmp	r3, #0
 8007010:	d10f      	bne.n	8007032 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007012:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007016:	f003 0320 	and.w	r3, r3, #32
 800701a:	2b00      	cmp	r3, #0
 800701c:	d009      	beq.n	8007032 <HAL_UART_IRQHandler+0x66>
 800701e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007022:	f003 0320 	and.w	r3, r3, #32
 8007026:	2b00      	cmp	r3, #0
 8007028:	d003      	beq.n	8007032 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800702a:	6878      	ldr	r0, [r7, #4]
 800702c:	f000 fe12 	bl	8007c54 <UART_Receive_IT>
      return;
 8007030:	e273      	b.n	800751a <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8007032:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007036:	2b00      	cmp	r3, #0
 8007038:	f000 80de 	beq.w	80071f8 <HAL_UART_IRQHandler+0x22c>
 800703c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007040:	f003 0301 	and.w	r3, r3, #1
 8007044:	2b00      	cmp	r3, #0
 8007046:	d106      	bne.n	8007056 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007048:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800704c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8007050:	2b00      	cmp	r3, #0
 8007052:	f000 80d1 	beq.w	80071f8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007056:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800705a:	f003 0301 	and.w	r3, r3, #1
 800705e:	2b00      	cmp	r3, #0
 8007060:	d00b      	beq.n	800707a <HAL_UART_IRQHandler+0xae>
 8007062:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007066:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800706a:	2b00      	cmp	r3, #0
 800706c:	d005      	beq.n	800707a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007072:	f043 0201 	orr.w	r2, r3, #1
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800707a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800707e:	f003 0304 	and.w	r3, r3, #4
 8007082:	2b00      	cmp	r3, #0
 8007084:	d00b      	beq.n	800709e <HAL_UART_IRQHandler+0xd2>
 8007086:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800708a:	f003 0301 	and.w	r3, r3, #1
 800708e:	2b00      	cmp	r3, #0
 8007090:	d005      	beq.n	800709e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007096:	f043 0202 	orr.w	r2, r3, #2
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800709e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80070a2:	f003 0302 	and.w	r3, r3, #2
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d00b      	beq.n	80070c2 <HAL_UART_IRQHandler+0xf6>
 80070aa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80070ae:	f003 0301 	and.w	r3, r3, #1
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d005      	beq.n	80070c2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80070ba:	f043 0204 	orr.w	r2, r3, #4
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80070c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80070c6:	f003 0308 	and.w	r3, r3, #8
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d011      	beq.n	80070f2 <HAL_UART_IRQHandler+0x126>
 80070ce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80070d2:	f003 0320 	and.w	r3, r3, #32
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d105      	bne.n	80070e6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80070da:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80070de:	f003 0301 	and.w	r3, r3, #1
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d005      	beq.n	80070f2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80070ea:	f043 0208 	orr.w	r2, r3, #8
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	f000 820a 	beq.w	8007510 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80070fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007100:	f003 0320 	and.w	r3, r3, #32
 8007104:	2b00      	cmp	r3, #0
 8007106:	d008      	beq.n	800711a <HAL_UART_IRQHandler+0x14e>
 8007108:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800710c:	f003 0320 	and.w	r3, r3, #32
 8007110:	2b00      	cmp	r3, #0
 8007112:	d002      	beq.n	800711a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8007114:	6878      	ldr	r0, [r7, #4]
 8007116:	f000 fd9d 	bl	8007c54 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	695b      	ldr	r3, [r3, #20]
 8007120:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007124:	2b40      	cmp	r3, #64	@ 0x40
 8007126:	bf0c      	ite	eq
 8007128:	2301      	moveq	r3, #1
 800712a:	2300      	movne	r3, #0
 800712c:	b2db      	uxtb	r3, r3
 800712e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007136:	f003 0308 	and.w	r3, r3, #8
 800713a:	2b00      	cmp	r3, #0
 800713c:	d103      	bne.n	8007146 <HAL_UART_IRQHandler+0x17a>
 800713e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007142:	2b00      	cmp	r3, #0
 8007144:	d04f      	beq.n	80071e6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007146:	6878      	ldr	r0, [r7, #4]
 8007148:	f000 fca8 	bl	8007a9c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	695b      	ldr	r3, [r3, #20]
 8007152:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007156:	2b40      	cmp	r3, #64	@ 0x40
 8007158:	d141      	bne.n	80071de <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	3314      	adds	r3, #20
 8007160:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007164:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007168:	e853 3f00 	ldrex	r3, [r3]
 800716c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007170:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007174:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007178:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	3314      	adds	r3, #20
 8007182:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8007186:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800718a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800718e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8007192:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8007196:	e841 2300 	strex	r3, r2, [r1]
 800719a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800719e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d1d9      	bne.n	800715a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d013      	beq.n	80071d6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80071b2:	4a8a      	ldr	r2, [pc, #552]	@ (80073dc <HAL_UART_IRQHandler+0x410>)
 80071b4:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80071ba:	4618      	mov	r0, r3
 80071bc:	f7fd f968 	bl	8004490 <HAL_DMA_Abort_IT>
 80071c0:	4603      	mov	r3, r0
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d016      	beq.n	80071f4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80071ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80071cc:	687a      	ldr	r2, [r7, #4]
 80071ce:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80071d0:	4610      	mov	r0, r2
 80071d2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80071d4:	e00e      	b.n	80071f4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80071d6:	6878      	ldr	r0, [r7, #4]
 80071d8:	f000 f9ca 	bl	8007570 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80071dc:	e00a      	b.n	80071f4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80071de:	6878      	ldr	r0, [r7, #4]
 80071e0:	f000 f9c6 	bl	8007570 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80071e4:	e006      	b.n	80071f4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80071e6:	6878      	ldr	r0, [r7, #4]
 80071e8:	f000 f9c2 	bl	8007570 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	2200      	movs	r2, #0
 80071f0:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80071f2:	e18d      	b.n	8007510 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80071f4:	bf00      	nop
    return;
 80071f6:	e18b      	b.n	8007510 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80071fc:	2b01      	cmp	r3, #1
 80071fe:	f040 8167 	bne.w	80074d0 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8007202:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007206:	f003 0310 	and.w	r3, r3, #16
 800720a:	2b00      	cmp	r3, #0
 800720c:	f000 8160 	beq.w	80074d0 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8007210:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007214:	f003 0310 	and.w	r3, r3, #16
 8007218:	2b00      	cmp	r3, #0
 800721a:	f000 8159 	beq.w	80074d0 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800721e:	2300      	movs	r3, #0
 8007220:	60bb      	str	r3, [r7, #8]
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	60bb      	str	r3, [r7, #8]
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	685b      	ldr	r3, [r3, #4]
 8007230:	60bb      	str	r3, [r7, #8]
 8007232:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	695b      	ldr	r3, [r3, #20]
 800723a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800723e:	2b40      	cmp	r3, #64	@ 0x40
 8007240:	f040 80ce 	bne.w	80073e0 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	685b      	ldr	r3, [r3, #4]
 800724c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007250:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007254:	2b00      	cmp	r3, #0
 8007256:	f000 80a9 	beq.w	80073ac <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800725e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007262:	429a      	cmp	r2, r3
 8007264:	f080 80a2 	bcs.w	80073ac <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800726e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007274:	69db      	ldr	r3, [r3, #28]
 8007276:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800727a:	f000 8088 	beq.w	800738e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	330c      	adds	r3, #12
 8007284:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007288:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800728c:	e853 3f00 	ldrex	r3, [r3]
 8007290:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007294:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007298:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800729c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	330c      	adds	r3, #12
 80072a6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80072aa:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80072ae:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072b2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80072b6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80072ba:	e841 2300 	strex	r3, r2, [r1]
 80072be:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80072c2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d1d9      	bne.n	800727e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	3314      	adds	r3, #20
 80072d0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072d2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80072d4:	e853 3f00 	ldrex	r3, [r3]
 80072d8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80072da:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80072dc:	f023 0301 	bic.w	r3, r3, #1
 80072e0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	3314      	adds	r3, #20
 80072ea:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80072ee:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80072f2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072f4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80072f6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80072fa:	e841 2300 	strex	r3, r2, [r1]
 80072fe:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007300:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007302:	2b00      	cmp	r3, #0
 8007304:	d1e1      	bne.n	80072ca <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	3314      	adds	r3, #20
 800730c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800730e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007310:	e853 3f00 	ldrex	r3, [r3]
 8007314:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007316:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007318:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800731c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	3314      	adds	r3, #20
 8007326:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800732a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800732c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800732e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007330:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007332:	e841 2300 	strex	r3, r2, [r1]
 8007336:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007338:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800733a:	2b00      	cmp	r3, #0
 800733c:	d1e3      	bne.n	8007306 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	2220      	movs	r2, #32
 8007342:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	2200      	movs	r2, #0
 800734a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	330c      	adds	r3, #12
 8007352:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007354:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007356:	e853 3f00 	ldrex	r3, [r3]
 800735a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800735c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800735e:	f023 0310 	bic.w	r3, r3, #16
 8007362:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	330c      	adds	r3, #12
 800736c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8007370:	65ba      	str	r2, [r7, #88]	@ 0x58
 8007372:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007374:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007376:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007378:	e841 2300 	strex	r3, r2, [r1]
 800737c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800737e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007380:	2b00      	cmp	r3, #0
 8007382:	d1e3      	bne.n	800734c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007388:	4618      	mov	r0, r3
 800738a:	f7fd f811 	bl	80043b0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	2202      	movs	r2, #2
 8007392:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800739c:	b29b      	uxth	r3, r3
 800739e:	1ad3      	subs	r3, r2, r3
 80073a0:	b29b      	uxth	r3, r3
 80073a2:	4619      	mov	r1, r3
 80073a4:	6878      	ldr	r0, [r7, #4]
 80073a6:	f000 f8ed 	bl	8007584 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80073aa:	e0b3      	b.n	8007514 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80073b0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80073b4:	429a      	cmp	r2, r3
 80073b6:	f040 80ad 	bne.w	8007514 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80073be:	69db      	ldr	r3, [r3, #28]
 80073c0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80073c4:	f040 80a6 	bne.w	8007514 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	2202      	movs	r2, #2
 80073cc:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80073d2:	4619      	mov	r1, r3
 80073d4:	6878      	ldr	r0, [r7, #4]
 80073d6:	f000 f8d5 	bl	8007584 <HAL_UARTEx_RxEventCallback>
      return;
 80073da:	e09b      	b.n	8007514 <HAL_UART_IRQHandler+0x548>
 80073dc:	08007b63 	.word	0x08007b63
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80073e8:	b29b      	uxth	r3, r3
 80073ea:	1ad3      	subs	r3, r2, r3
 80073ec:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80073f4:	b29b      	uxth	r3, r3
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	f000 808e 	beq.w	8007518 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80073fc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007400:	2b00      	cmp	r3, #0
 8007402:	f000 8089 	beq.w	8007518 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	330c      	adds	r3, #12
 800740c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800740e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007410:	e853 3f00 	ldrex	r3, [r3]
 8007414:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007416:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007418:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800741c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	330c      	adds	r3, #12
 8007426:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800742a:	647a      	str	r2, [r7, #68]	@ 0x44
 800742c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800742e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007430:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007432:	e841 2300 	strex	r3, r2, [r1]
 8007436:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007438:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800743a:	2b00      	cmp	r3, #0
 800743c:	d1e3      	bne.n	8007406 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	3314      	adds	r3, #20
 8007444:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007446:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007448:	e853 3f00 	ldrex	r3, [r3]
 800744c:	623b      	str	r3, [r7, #32]
   return(result);
 800744e:	6a3b      	ldr	r3, [r7, #32]
 8007450:	f023 0301 	bic.w	r3, r3, #1
 8007454:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	3314      	adds	r3, #20
 800745e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007462:	633a      	str	r2, [r7, #48]	@ 0x30
 8007464:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007466:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007468:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800746a:	e841 2300 	strex	r3, r2, [r1]
 800746e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007470:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007472:	2b00      	cmp	r3, #0
 8007474:	d1e3      	bne.n	800743e <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	2220      	movs	r2, #32
 800747a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	2200      	movs	r2, #0
 8007482:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	330c      	adds	r3, #12
 800748a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800748c:	693b      	ldr	r3, [r7, #16]
 800748e:	e853 3f00 	ldrex	r3, [r3]
 8007492:	60fb      	str	r3, [r7, #12]
   return(result);
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	f023 0310 	bic.w	r3, r3, #16
 800749a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	330c      	adds	r3, #12
 80074a4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80074a8:	61fa      	str	r2, [r7, #28]
 80074aa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074ac:	69b9      	ldr	r1, [r7, #24]
 80074ae:	69fa      	ldr	r2, [r7, #28]
 80074b0:	e841 2300 	strex	r3, r2, [r1]
 80074b4:	617b      	str	r3, [r7, #20]
   return(result);
 80074b6:	697b      	ldr	r3, [r7, #20]
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d1e3      	bne.n	8007484 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	2202      	movs	r2, #2
 80074c0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80074c2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80074c6:	4619      	mov	r1, r3
 80074c8:	6878      	ldr	r0, [r7, #4]
 80074ca:	f000 f85b 	bl	8007584 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80074ce:	e023      	b.n	8007518 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80074d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80074d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d009      	beq.n	80074f0 <HAL_UART_IRQHandler+0x524>
 80074dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80074e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d003      	beq.n	80074f0 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80074e8:	6878      	ldr	r0, [r7, #4]
 80074ea:	f000 fb4b 	bl	8007b84 <UART_Transmit_IT>
    return;
 80074ee:	e014      	b.n	800751a <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80074f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80074f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d00e      	beq.n	800751a <HAL_UART_IRQHandler+0x54e>
 80074fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007500:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007504:	2b00      	cmp	r3, #0
 8007506:	d008      	beq.n	800751a <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8007508:	6878      	ldr	r0, [r7, #4]
 800750a:	f000 fb8b 	bl	8007c24 <UART_EndTransmit_IT>
    return;
 800750e:	e004      	b.n	800751a <HAL_UART_IRQHandler+0x54e>
    return;
 8007510:	bf00      	nop
 8007512:	e002      	b.n	800751a <HAL_UART_IRQHandler+0x54e>
      return;
 8007514:	bf00      	nop
 8007516:	e000      	b.n	800751a <HAL_UART_IRQHandler+0x54e>
      return;
 8007518:	bf00      	nop
  }
}
 800751a:	37e8      	adds	r7, #232	@ 0xe8
 800751c:	46bd      	mov	sp, r7
 800751e:	bd80      	pop	{r7, pc}

08007520 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007520:	b480      	push	{r7}
 8007522:	b083      	sub	sp, #12
 8007524:	af00      	add	r7, sp, #0
 8007526:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007528:	bf00      	nop
 800752a:	370c      	adds	r7, #12
 800752c:	46bd      	mov	sp, r7
 800752e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007532:	4770      	bx	lr

08007534 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007534:	b480      	push	{r7}
 8007536:	b083      	sub	sp, #12
 8007538:	af00      	add	r7, sp, #0
 800753a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 800753c:	bf00      	nop
 800753e:	370c      	adds	r7, #12
 8007540:	46bd      	mov	sp, r7
 8007542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007546:	4770      	bx	lr

08007548 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007548:	b480      	push	{r7}
 800754a:	b083      	sub	sp, #12
 800754c:	af00      	add	r7, sp, #0
 800754e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8007550:	bf00      	nop
 8007552:	370c      	adds	r7, #12
 8007554:	46bd      	mov	sp, r7
 8007556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800755a:	4770      	bx	lr

0800755c <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800755c:	b480      	push	{r7}
 800755e:	b083      	sub	sp, #12
 8007560:	af00      	add	r7, sp, #0
 8007562:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8007564:	bf00      	nop
 8007566:	370c      	adds	r7, #12
 8007568:	46bd      	mov	sp, r7
 800756a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800756e:	4770      	bx	lr

08007570 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007570:	b480      	push	{r7}
 8007572:	b083      	sub	sp, #12
 8007574:	af00      	add	r7, sp, #0
 8007576:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007578:	bf00      	nop
 800757a:	370c      	adds	r7, #12
 800757c:	46bd      	mov	sp, r7
 800757e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007582:	4770      	bx	lr

08007584 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007584:	b480      	push	{r7}
 8007586:	b083      	sub	sp, #12
 8007588:	af00      	add	r7, sp, #0
 800758a:	6078      	str	r0, [r7, #4]
 800758c:	460b      	mov	r3, r1
 800758e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007590:	bf00      	nop
 8007592:	370c      	adds	r7, #12
 8007594:	46bd      	mov	sp, r7
 8007596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800759a:	4770      	bx	lr

0800759c <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800759c:	b580      	push	{r7, lr}
 800759e:	b090      	sub	sp, #64	@ 0x40
 80075a0:	af00      	add	r7, sp, #0
 80075a2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d137      	bne.n	8007628 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 80075b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80075ba:	2200      	movs	r2, #0
 80075bc:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80075be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	3314      	adds	r3, #20
 80075c4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075c8:	e853 3f00 	ldrex	r3, [r3]
 80075cc:	623b      	str	r3, [r7, #32]
   return(result);
 80075ce:	6a3b      	ldr	r3, [r7, #32]
 80075d0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80075d4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80075d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	3314      	adds	r3, #20
 80075dc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80075de:	633a      	str	r2, [r7, #48]	@ 0x30
 80075e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075e2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80075e4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80075e6:	e841 2300 	strex	r3, r2, [r1]
 80075ea:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80075ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d1e5      	bne.n	80075be <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80075f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	330c      	adds	r3, #12
 80075f8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075fa:	693b      	ldr	r3, [r7, #16]
 80075fc:	e853 3f00 	ldrex	r3, [r3]
 8007600:	60fb      	str	r3, [r7, #12]
   return(result);
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007608:	637b      	str	r3, [r7, #52]	@ 0x34
 800760a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	330c      	adds	r3, #12
 8007610:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007612:	61fa      	str	r2, [r7, #28]
 8007614:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007616:	69b9      	ldr	r1, [r7, #24]
 8007618:	69fa      	ldr	r2, [r7, #28]
 800761a:	e841 2300 	strex	r3, r2, [r1]
 800761e:	617b      	str	r3, [r7, #20]
   return(result);
 8007620:	697b      	ldr	r3, [r7, #20]
 8007622:	2b00      	cmp	r3, #0
 8007624:	d1e5      	bne.n	80075f2 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007626:	e002      	b.n	800762e <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8007628:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800762a:	f7ff ff79 	bl	8007520 <HAL_UART_TxCpltCallback>
}
 800762e:	bf00      	nop
 8007630:	3740      	adds	r7, #64	@ 0x40
 8007632:	46bd      	mov	sp, r7
 8007634:	bd80      	pop	{r7, pc}

08007636 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007636:	b580      	push	{r7, lr}
 8007638:	b084      	sub	sp, #16
 800763a:	af00      	add	r7, sp, #0
 800763c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007642:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8007644:	68f8      	ldr	r0, [r7, #12]
 8007646:	f7ff ff75 	bl	8007534 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800764a:	bf00      	nop
 800764c:	3710      	adds	r7, #16
 800764e:	46bd      	mov	sp, r7
 8007650:	bd80      	pop	{r7, pc}

08007652 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007652:	b580      	push	{r7, lr}
 8007654:	b09c      	sub	sp, #112	@ 0x70
 8007656:	af00      	add	r7, sp, #0
 8007658:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800765e:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800766a:	2b00      	cmp	r3, #0
 800766c:	d172      	bne.n	8007754 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800766e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007670:	2200      	movs	r2, #0
 8007672:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007674:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	330c      	adds	r3, #12
 800767a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800767c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800767e:	e853 3f00 	ldrex	r3, [r3]
 8007682:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007684:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007686:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800768a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800768c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	330c      	adds	r3, #12
 8007692:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8007694:	65ba      	str	r2, [r7, #88]	@ 0x58
 8007696:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007698:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800769a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800769c:	e841 2300 	strex	r3, r2, [r1]
 80076a0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80076a2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	d1e5      	bne.n	8007674 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80076a8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	3314      	adds	r3, #20
 80076ae:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076b2:	e853 3f00 	ldrex	r3, [r3]
 80076b6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80076b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80076ba:	f023 0301 	bic.w	r3, r3, #1
 80076be:	667b      	str	r3, [r7, #100]	@ 0x64
 80076c0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	3314      	adds	r3, #20
 80076c6:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80076c8:	647a      	str	r2, [r7, #68]	@ 0x44
 80076ca:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076cc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80076ce:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80076d0:	e841 2300 	strex	r3, r2, [r1]
 80076d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80076d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d1e5      	bne.n	80076a8 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80076dc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	3314      	adds	r3, #20
 80076e2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076e6:	e853 3f00 	ldrex	r3, [r3]
 80076ea:	623b      	str	r3, [r7, #32]
   return(result);
 80076ec:	6a3b      	ldr	r3, [r7, #32]
 80076ee:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80076f2:	663b      	str	r3, [r7, #96]	@ 0x60
 80076f4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	3314      	adds	r3, #20
 80076fa:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80076fc:	633a      	str	r2, [r7, #48]	@ 0x30
 80076fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007700:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007702:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007704:	e841 2300 	strex	r3, r2, [r1]
 8007708:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800770a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800770c:	2b00      	cmp	r3, #0
 800770e:	d1e5      	bne.n	80076dc <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007710:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007712:	2220      	movs	r2, #32
 8007714:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007718:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800771a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800771c:	2b01      	cmp	r3, #1
 800771e:	d119      	bne.n	8007754 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007720:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	330c      	adds	r3, #12
 8007726:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007728:	693b      	ldr	r3, [r7, #16]
 800772a:	e853 3f00 	ldrex	r3, [r3]
 800772e:	60fb      	str	r3, [r7, #12]
   return(result);
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	f023 0310 	bic.w	r3, r3, #16
 8007736:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007738:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	330c      	adds	r3, #12
 800773e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8007740:	61fa      	str	r2, [r7, #28]
 8007742:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007744:	69b9      	ldr	r1, [r7, #24]
 8007746:	69fa      	ldr	r2, [r7, #28]
 8007748:	e841 2300 	strex	r3, r2, [r1]
 800774c:	617b      	str	r3, [r7, #20]
   return(result);
 800774e:	697b      	ldr	r3, [r7, #20]
 8007750:	2b00      	cmp	r3, #0
 8007752:	d1e5      	bne.n	8007720 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007754:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007756:	2200      	movs	r2, #0
 8007758:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800775a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800775c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800775e:	2b01      	cmp	r3, #1
 8007760:	d106      	bne.n	8007770 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007762:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007764:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007766:	4619      	mov	r1, r3
 8007768:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800776a:	f7ff ff0b 	bl	8007584 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800776e:	e002      	b.n	8007776 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8007770:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007772:	f7ff fee9 	bl	8007548 <HAL_UART_RxCpltCallback>
}
 8007776:	bf00      	nop
 8007778:	3770      	adds	r7, #112	@ 0x70
 800777a:	46bd      	mov	sp, r7
 800777c:	bd80      	pop	{r7, pc}

0800777e <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800777e:	b580      	push	{r7, lr}
 8007780:	b084      	sub	sp, #16
 8007782:	af00      	add	r7, sp, #0
 8007784:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800778a:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	2201      	movs	r2, #1
 8007790:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007796:	2b01      	cmp	r3, #1
 8007798:	d108      	bne.n	80077ac <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800779e:	085b      	lsrs	r3, r3, #1
 80077a0:	b29b      	uxth	r3, r3
 80077a2:	4619      	mov	r1, r3
 80077a4:	68f8      	ldr	r0, [r7, #12]
 80077a6:	f7ff feed 	bl	8007584 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80077aa:	e002      	b.n	80077b2 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 80077ac:	68f8      	ldr	r0, [r7, #12]
 80077ae:	f7ff fed5 	bl	800755c <HAL_UART_RxHalfCpltCallback>
}
 80077b2:	bf00      	nop
 80077b4:	3710      	adds	r7, #16
 80077b6:	46bd      	mov	sp, r7
 80077b8:	bd80      	pop	{r7, pc}

080077ba <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80077ba:	b580      	push	{r7, lr}
 80077bc:	b084      	sub	sp, #16
 80077be:	af00      	add	r7, sp, #0
 80077c0:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80077c2:	2300      	movs	r3, #0
 80077c4:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077ca:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80077cc:	68bb      	ldr	r3, [r7, #8]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	695b      	ldr	r3, [r3, #20]
 80077d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80077d6:	2b80      	cmp	r3, #128	@ 0x80
 80077d8:	bf0c      	ite	eq
 80077da:	2301      	moveq	r3, #1
 80077dc:	2300      	movne	r3, #0
 80077de:	b2db      	uxtb	r3, r3
 80077e0:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80077e2:	68bb      	ldr	r3, [r7, #8]
 80077e4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80077e8:	b2db      	uxtb	r3, r3
 80077ea:	2b21      	cmp	r3, #33	@ 0x21
 80077ec:	d108      	bne.n	8007800 <UART_DMAError+0x46>
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d005      	beq.n	8007800 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80077f4:	68bb      	ldr	r3, [r7, #8]
 80077f6:	2200      	movs	r2, #0
 80077f8:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 80077fa:	68b8      	ldr	r0, [r7, #8]
 80077fc:	f000 f926 	bl	8007a4c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007800:	68bb      	ldr	r3, [r7, #8]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	695b      	ldr	r3, [r3, #20]
 8007806:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800780a:	2b40      	cmp	r3, #64	@ 0x40
 800780c:	bf0c      	ite	eq
 800780e:	2301      	moveq	r3, #1
 8007810:	2300      	movne	r3, #0
 8007812:	b2db      	uxtb	r3, r3
 8007814:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8007816:	68bb      	ldr	r3, [r7, #8]
 8007818:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800781c:	b2db      	uxtb	r3, r3
 800781e:	2b22      	cmp	r3, #34	@ 0x22
 8007820:	d108      	bne.n	8007834 <UART_DMAError+0x7a>
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	2b00      	cmp	r3, #0
 8007826:	d005      	beq.n	8007834 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8007828:	68bb      	ldr	r3, [r7, #8]
 800782a:	2200      	movs	r2, #0
 800782c:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 800782e:	68b8      	ldr	r0, [r7, #8]
 8007830:	f000 f934 	bl	8007a9c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007834:	68bb      	ldr	r3, [r7, #8]
 8007836:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007838:	f043 0210 	orr.w	r2, r3, #16
 800783c:	68bb      	ldr	r3, [r7, #8]
 800783e:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007840:	68b8      	ldr	r0, [r7, #8]
 8007842:	f7ff fe95 	bl	8007570 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007846:	bf00      	nop
 8007848:	3710      	adds	r7, #16
 800784a:	46bd      	mov	sp, r7
 800784c:	bd80      	pop	{r7, pc}

0800784e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800784e:	b580      	push	{r7, lr}
 8007850:	b086      	sub	sp, #24
 8007852:	af00      	add	r7, sp, #0
 8007854:	60f8      	str	r0, [r7, #12]
 8007856:	60b9      	str	r1, [r7, #8]
 8007858:	603b      	str	r3, [r7, #0]
 800785a:	4613      	mov	r3, r2
 800785c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800785e:	e03b      	b.n	80078d8 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007860:	6a3b      	ldr	r3, [r7, #32]
 8007862:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007866:	d037      	beq.n	80078d8 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007868:	f7fc fbae 	bl	8003fc8 <HAL_GetTick>
 800786c:	4602      	mov	r2, r0
 800786e:	683b      	ldr	r3, [r7, #0]
 8007870:	1ad3      	subs	r3, r2, r3
 8007872:	6a3a      	ldr	r2, [r7, #32]
 8007874:	429a      	cmp	r2, r3
 8007876:	d302      	bcc.n	800787e <UART_WaitOnFlagUntilTimeout+0x30>
 8007878:	6a3b      	ldr	r3, [r7, #32]
 800787a:	2b00      	cmp	r3, #0
 800787c:	d101      	bne.n	8007882 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800787e:	2303      	movs	r3, #3
 8007880:	e03a      	b.n	80078f8 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	68db      	ldr	r3, [r3, #12]
 8007888:	f003 0304 	and.w	r3, r3, #4
 800788c:	2b00      	cmp	r3, #0
 800788e:	d023      	beq.n	80078d8 <UART_WaitOnFlagUntilTimeout+0x8a>
 8007890:	68bb      	ldr	r3, [r7, #8]
 8007892:	2b80      	cmp	r3, #128	@ 0x80
 8007894:	d020      	beq.n	80078d8 <UART_WaitOnFlagUntilTimeout+0x8a>
 8007896:	68bb      	ldr	r3, [r7, #8]
 8007898:	2b40      	cmp	r3, #64	@ 0x40
 800789a:	d01d      	beq.n	80078d8 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	f003 0308 	and.w	r3, r3, #8
 80078a6:	2b08      	cmp	r3, #8
 80078a8:	d116      	bne.n	80078d8 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80078aa:	2300      	movs	r3, #0
 80078ac:	617b      	str	r3, [r7, #20]
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	617b      	str	r3, [r7, #20]
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	685b      	ldr	r3, [r3, #4]
 80078bc:	617b      	str	r3, [r7, #20]
 80078be:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80078c0:	68f8      	ldr	r0, [r7, #12]
 80078c2:	f000 f8eb 	bl	8007a9c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	2208      	movs	r2, #8
 80078ca:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	2200      	movs	r2, #0
 80078d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80078d4:	2301      	movs	r3, #1
 80078d6:	e00f      	b.n	80078f8 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	681a      	ldr	r2, [r3, #0]
 80078de:	68bb      	ldr	r3, [r7, #8]
 80078e0:	4013      	ands	r3, r2
 80078e2:	68ba      	ldr	r2, [r7, #8]
 80078e4:	429a      	cmp	r2, r3
 80078e6:	bf0c      	ite	eq
 80078e8:	2301      	moveq	r3, #1
 80078ea:	2300      	movne	r3, #0
 80078ec:	b2db      	uxtb	r3, r3
 80078ee:	461a      	mov	r2, r3
 80078f0:	79fb      	ldrb	r3, [r7, #7]
 80078f2:	429a      	cmp	r2, r3
 80078f4:	d0b4      	beq.n	8007860 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80078f6:	2300      	movs	r3, #0
}
 80078f8:	4618      	mov	r0, r3
 80078fa:	3718      	adds	r7, #24
 80078fc:	46bd      	mov	sp, r7
 80078fe:	bd80      	pop	{r7, pc}

08007900 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007900:	b580      	push	{r7, lr}
 8007902:	b098      	sub	sp, #96	@ 0x60
 8007904:	af00      	add	r7, sp, #0
 8007906:	60f8      	str	r0, [r7, #12]
 8007908:	60b9      	str	r1, [r7, #8]
 800790a:	4613      	mov	r3, r2
 800790c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800790e:	68ba      	ldr	r2, [r7, #8]
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	88fa      	ldrh	r2, [r7, #6]
 8007918:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	2200      	movs	r2, #0
 800791e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	2222      	movs	r2, #34	@ 0x22
 8007924:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800792c:	4a44      	ldr	r2, [pc, #272]	@ (8007a40 <UART_Start_Receive_DMA+0x140>)
 800792e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007934:	4a43      	ldr	r2, [pc, #268]	@ (8007a44 <UART_Start_Receive_DMA+0x144>)
 8007936:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800793c:	4a42      	ldr	r2, [pc, #264]	@ (8007a48 <UART_Start_Receive_DMA+0x148>)
 800793e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007944:	2200      	movs	r2, #0
 8007946:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8007948:	f107 0308 	add.w	r3, r7, #8
 800794c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	3304      	adds	r3, #4
 8007958:	4619      	mov	r1, r3
 800795a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800795c:	681a      	ldr	r2, [r3, #0]
 800795e:	88fb      	ldrh	r3, [r7, #6]
 8007960:	f7fc fcce 	bl	8004300 <HAL_DMA_Start_IT>
 8007964:	4603      	mov	r3, r0
 8007966:	2b00      	cmp	r3, #0
 8007968:	d008      	beq.n	800797c <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	2210      	movs	r2, #16
 800796e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	2220      	movs	r2, #32
 8007974:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 8007978:	2301      	movs	r3, #1
 800797a:	e05d      	b.n	8007a38 <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800797c:	2300      	movs	r3, #0
 800797e:	613b      	str	r3, [r7, #16]
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	613b      	str	r3, [r7, #16]
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	685b      	ldr	r3, [r3, #4]
 800798e:	613b      	str	r3, [r7, #16]
 8007990:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	691b      	ldr	r3, [r3, #16]
 8007996:	2b00      	cmp	r3, #0
 8007998:	d019      	beq.n	80079ce <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	330c      	adds	r3, #12
 80079a0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80079a4:	e853 3f00 	ldrex	r3, [r3]
 80079a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80079aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80079ac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80079b0:	65bb      	str	r3, [r7, #88]	@ 0x58
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	330c      	adds	r3, #12
 80079b8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80079ba:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80079bc:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079be:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80079c0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80079c2:	e841 2300 	strex	r3, r2, [r1]
 80079c6:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80079c8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	d1e5      	bne.n	800799a <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	3314      	adds	r3, #20
 80079d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079d8:	e853 3f00 	ldrex	r3, [r3]
 80079dc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80079de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079e0:	f043 0301 	orr.w	r3, r3, #1
 80079e4:	657b      	str	r3, [r7, #84]	@ 0x54
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	3314      	adds	r3, #20
 80079ec:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80079ee:	63ba      	str	r2, [r7, #56]	@ 0x38
 80079f0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079f2:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80079f4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80079f6:	e841 2300 	strex	r3, r2, [r1]
 80079fa:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80079fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d1e5      	bne.n	80079ce <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	3314      	adds	r3, #20
 8007a08:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a0a:	69bb      	ldr	r3, [r7, #24]
 8007a0c:	e853 3f00 	ldrex	r3, [r3]
 8007a10:	617b      	str	r3, [r7, #20]
   return(result);
 8007a12:	697b      	ldr	r3, [r7, #20]
 8007a14:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007a18:	653b      	str	r3, [r7, #80]	@ 0x50
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	3314      	adds	r3, #20
 8007a20:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8007a22:	627a      	str	r2, [r7, #36]	@ 0x24
 8007a24:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a26:	6a39      	ldr	r1, [r7, #32]
 8007a28:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007a2a:	e841 2300 	strex	r3, r2, [r1]
 8007a2e:	61fb      	str	r3, [r7, #28]
   return(result);
 8007a30:	69fb      	ldr	r3, [r7, #28]
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d1e5      	bne.n	8007a02 <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 8007a36:	2300      	movs	r3, #0
}
 8007a38:	4618      	mov	r0, r3
 8007a3a:	3760      	adds	r7, #96	@ 0x60
 8007a3c:	46bd      	mov	sp, r7
 8007a3e:	bd80      	pop	{r7, pc}
 8007a40:	08007653 	.word	0x08007653
 8007a44:	0800777f 	.word	0x0800777f
 8007a48:	080077bb 	.word	0x080077bb

08007a4c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007a4c:	b480      	push	{r7}
 8007a4e:	b089      	sub	sp, #36	@ 0x24
 8007a50:	af00      	add	r7, sp, #0
 8007a52:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	330c      	adds	r3, #12
 8007a5a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	e853 3f00 	ldrex	r3, [r3]
 8007a62:	60bb      	str	r3, [r7, #8]
   return(result);
 8007a64:	68bb      	ldr	r3, [r7, #8]
 8007a66:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8007a6a:	61fb      	str	r3, [r7, #28]
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	330c      	adds	r3, #12
 8007a72:	69fa      	ldr	r2, [r7, #28]
 8007a74:	61ba      	str	r2, [r7, #24]
 8007a76:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a78:	6979      	ldr	r1, [r7, #20]
 8007a7a:	69ba      	ldr	r2, [r7, #24]
 8007a7c:	e841 2300 	strex	r3, r2, [r1]
 8007a80:	613b      	str	r3, [r7, #16]
   return(result);
 8007a82:	693b      	ldr	r3, [r7, #16]
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d1e5      	bne.n	8007a54 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	2220      	movs	r2, #32
 8007a8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8007a90:	bf00      	nop
 8007a92:	3724      	adds	r7, #36	@ 0x24
 8007a94:	46bd      	mov	sp, r7
 8007a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a9a:	4770      	bx	lr

08007a9c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007a9c:	b480      	push	{r7}
 8007a9e:	b095      	sub	sp, #84	@ 0x54
 8007aa0:	af00      	add	r7, sp, #0
 8007aa2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	330c      	adds	r3, #12
 8007aaa:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007aac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007aae:	e853 3f00 	ldrex	r3, [r3]
 8007ab2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007ab4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ab6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007aba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	330c      	adds	r3, #12
 8007ac2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007ac4:	643a      	str	r2, [r7, #64]	@ 0x40
 8007ac6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ac8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007aca:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007acc:	e841 2300 	strex	r3, r2, [r1]
 8007ad0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007ad2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d1e5      	bne.n	8007aa4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	3314      	adds	r3, #20
 8007ade:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ae0:	6a3b      	ldr	r3, [r7, #32]
 8007ae2:	e853 3f00 	ldrex	r3, [r3]
 8007ae6:	61fb      	str	r3, [r7, #28]
   return(result);
 8007ae8:	69fb      	ldr	r3, [r7, #28]
 8007aea:	f023 0301 	bic.w	r3, r3, #1
 8007aee:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	3314      	adds	r3, #20
 8007af6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007af8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007afa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007afc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007afe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007b00:	e841 2300 	strex	r3, r2, [r1]
 8007b04:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007b06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	d1e5      	bne.n	8007ad8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b10:	2b01      	cmp	r3, #1
 8007b12:	d119      	bne.n	8007b48 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	330c      	adds	r3, #12
 8007b1a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	e853 3f00 	ldrex	r3, [r3]
 8007b22:	60bb      	str	r3, [r7, #8]
   return(result);
 8007b24:	68bb      	ldr	r3, [r7, #8]
 8007b26:	f023 0310 	bic.w	r3, r3, #16
 8007b2a:	647b      	str	r3, [r7, #68]	@ 0x44
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	330c      	adds	r3, #12
 8007b32:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007b34:	61ba      	str	r2, [r7, #24]
 8007b36:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b38:	6979      	ldr	r1, [r7, #20]
 8007b3a:	69ba      	ldr	r2, [r7, #24]
 8007b3c:	e841 2300 	strex	r3, r2, [r1]
 8007b40:	613b      	str	r3, [r7, #16]
   return(result);
 8007b42:	693b      	ldr	r3, [r7, #16]
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d1e5      	bne.n	8007b14 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	2220      	movs	r2, #32
 8007b4c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	2200      	movs	r2, #0
 8007b54:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8007b56:	bf00      	nop
 8007b58:	3754      	adds	r7, #84	@ 0x54
 8007b5a:	46bd      	mov	sp, r7
 8007b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b60:	4770      	bx	lr

08007b62 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007b62:	b580      	push	{r7, lr}
 8007b64:	b084      	sub	sp, #16
 8007b66:	af00      	add	r7, sp, #0
 8007b68:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b6e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	2200      	movs	r2, #0
 8007b74:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007b76:	68f8      	ldr	r0, [r7, #12]
 8007b78:	f7ff fcfa 	bl	8007570 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007b7c:	bf00      	nop
 8007b7e:	3710      	adds	r7, #16
 8007b80:	46bd      	mov	sp, r7
 8007b82:	bd80      	pop	{r7, pc}

08007b84 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007b84:	b480      	push	{r7}
 8007b86:	b085      	sub	sp, #20
 8007b88:	af00      	add	r7, sp, #0
 8007b8a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007b92:	b2db      	uxtb	r3, r3
 8007b94:	2b21      	cmp	r3, #33	@ 0x21
 8007b96:	d13e      	bne.n	8007c16 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	689b      	ldr	r3, [r3, #8]
 8007b9c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007ba0:	d114      	bne.n	8007bcc <UART_Transmit_IT+0x48>
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	691b      	ldr	r3, [r3, #16]
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d110      	bne.n	8007bcc <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	6a1b      	ldr	r3, [r3, #32]
 8007bae:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	881b      	ldrh	r3, [r3, #0]
 8007bb4:	461a      	mov	r2, r3
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007bbe:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	6a1b      	ldr	r3, [r3, #32]
 8007bc4:	1c9a      	adds	r2, r3, #2
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	621a      	str	r2, [r3, #32]
 8007bca:	e008      	b.n	8007bde <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	6a1b      	ldr	r3, [r3, #32]
 8007bd0:	1c59      	adds	r1, r3, #1
 8007bd2:	687a      	ldr	r2, [r7, #4]
 8007bd4:	6211      	str	r1, [r2, #32]
 8007bd6:	781a      	ldrb	r2, [r3, #0]
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007be2:	b29b      	uxth	r3, r3
 8007be4:	3b01      	subs	r3, #1
 8007be6:	b29b      	uxth	r3, r3
 8007be8:	687a      	ldr	r2, [r7, #4]
 8007bea:	4619      	mov	r1, r3
 8007bec:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d10f      	bne.n	8007c12 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	68da      	ldr	r2, [r3, #12]
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007c00:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	68da      	ldr	r2, [r3, #12]
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007c10:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007c12:	2300      	movs	r3, #0
 8007c14:	e000      	b.n	8007c18 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007c16:	2302      	movs	r3, #2
  }
}
 8007c18:	4618      	mov	r0, r3
 8007c1a:	3714      	adds	r7, #20
 8007c1c:	46bd      	mov	sp, r7
 8007c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c22:	4770      	bx	lr

08007c24 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007c24:	b580      	push	{r7, lr}
 8007c26:	b082      	sub	sp, #8
 8007c28:	af00      	add	r7, sp, #0
 8007c2a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	68da      	ldr	r2, [r3, #12]
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007c3a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	2220      	movs	r2, #32
 8007c40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007c44:	6878      	ldr	r0, [r7, #4]
 8007c46:	f7ff fc6b 	bl	8007520 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007c4a:	2300      	movs	r3, #0
}
 8007c4c:	4618      	mov	r0, r3
 8007c4e:	3708      	adds	r7, #8
 8007c50:	46bd      	mov	sp, r7
 8007c52:	bd80      	pop	{r7, pc}

08007c54 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007c54:	b580      	push	{r7, lr}
 8007c56:	b08c      	sub	sp, #48	@ 0x30
 8007c58:	af00      	add	r7, sp, #0
 8007c5a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8007c5c:	2300      	movs	r3, #0
 8007c5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8007c60:	2300      	movs	r3, #0
 8007c62:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007c6a:	b2db      	uxtb	r3, r3
 8007c6c:	2b22      	cmp	r3, #34	@ 0x22
 8007c6e:	f040 80aa 	bne.w	8007dc6 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	689b      	ldr	r3, [r3, #8]
 8007c76:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007c7a:	d115      	bne.n	8007ca8 <UART_Receive_IT+0x54>
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	691b      	ldr	r3, [r3, #16]
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d111      	bne.n	8007ca8 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c88:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	685b      	ldr	r3, [r3, #4]
 8007c90:	b29b      	uxth	r3, r3
 8007c92:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007c96:	b29a      	uxth	r2, r3
 8007c98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c9a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ca0:	1c9a      	adds	r2, r3, #2
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	629a      	str	r2, [r3, #40]	@ 0x28
 8007ca6:	e024      	b.n	8007cf2 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cac:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	689b      	ldr	r3, [r3, #8]
 8007cb2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007cb6:	d007      	beq.n	8007cc8 <UART_Receive_IT+0x74>
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	689b      	ldr	r3, [r3, #8]
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d10a      	bne.n	8007cd6 <UART_Receive_IT+0x82>
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	691b      	ldr	r3, [r3, #16]
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d106      	bne.n	8007cd6 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	685b      	ldr	r3, [r3, #4]
 8007cce:	b2da      	uxtb	r2, r3
 8007cd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007cd2:	701a      	strb	r2, [r3, #0]
 8007cd4:	e008      	b.n	8007ce8 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	685b      	ldr	r3, [r3, #4]
 8007cdc:	b2db      	uxtb	r3, r3
 8007cde:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007ce2:	b2da      	uxtb	r2, r3
 8007ce4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ce6:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cec:	1c5a      	adds	r2, r3, #1
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007cf6:	b29b      	uxth	r3, r3
 8007cf8:	3b01      	subs	r3, #1
 8007cfa:	b29b      	uxth	r3, r3
 8007cfc:	687a      	ldr	r2, [r7, #4]
 8007cfe:	4619      	mov	r1, r3
 8007d00:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	d15d      	bne.n	8007dc2 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	68da      	ldr	r2, [r3, #12]
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	f022 0220 	bic.w	r2, r2, #32
 8007d14:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	68da      	ldr	r2, [r3, #12]
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007d24:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	695a      	ldr	r2, [r3, #20]
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	f022 0201 	bic.w	r2, r2, #1
 8007d34:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	2220      	movs	r2, #32
 8007d3a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	2200      	movs	r2, #0
 8007d42:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d48:	2b01      	cmp	r3, #1
 8007d4a:	d135      	bne.n	8007db8 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	2200      	movs	r2, #0
 8007d50:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	330c      	adds	r3, #12
 8007d58:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d5a:	697b      	ldr	r3, [r7, #20]
 8007d5c:	e853 3f00 	ldrex	r3, [r3]
 8007d60:	613b      	str	r3, [r7, #16]
   return(result);
 8007d62:	693b      	ldr	r3, [r7, #16]
 8007d64:	f023 0310 	bic.w	r3, r3, #16
 8007d68:	627b      	str	r3, [r7, #36]	@ 0x24
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	330c      	adds	r3, #12
 8007d70:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007d72:	623a      	str	r2, [r7, #32]
 8007d74:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d76:	69f9      	ldr	r1, [r7, #28]
 8007d78:	6a3a      	ldr	r2, [r7, #32]
 8007d7a:	e841 2300 	strex	r3, r2, [r1]
 8007d7e:	61bb      	str	r3, [r7, #24]
   return(result);
 8007d80:	69bb      	ldr	r3, [r7, #24]
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	d1e5      	bne.n	8007d52 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	f003 0310 	and.w	r3, r3, #16
 8007d90:	2b10      	cmp	r3, #16
 8007d92:	d10a      	bne.n	8007daa <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007d94:	2300      	movs	r3, #0
 8007d96:	60fb      	str	r3, [r7, #12]
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	60fb      	str	r3, [r7, #12]
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	685b      	ldr	r3, [r3, #4]
 8007da6:	60fb      	str	r3, [r7, #12]
 8007da8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007dae:	4619      	mov	r1, r3
 8007db0:	6878      	ldr	r0, [r7, #4]
 8007db2:	f7ff fbe7 	bl	8007584 <HAL_UARTEx_RxEventCallback>
 8007db6:	e002      	b.n	8007dbe <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007db8:	6878      	ldr	r0, [r7, #4]
 8007dba:	f7ff fbc5 	bl	8007548 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007dbe:	2300      	movs	r3, #0
 8007dc0:	e002      	b.n	8007dc8 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8007dc2:	2300      	movs	r3, #0
 8007dc4:	e000      	b.n	8007dc8 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8007dc6:	2302      	movs	r3, #2
  }
}
 8007dc8:	4618      	mov	r0, r3
 8007dca:	3730      	adds	r7, #48	@ 0x30
 8007dcc:	46bd      	mov	sp, r7
 8007dce:	bd80      	pop	{r7, pc}

08007dd0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007dd0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007dd4:	b0c0      	sub	sp, #256	@ 0x100
 8007dd6:	af00      	add	r7, sp, #0
 8007dd8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007ddc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	691b      	ldr	r3, [r3, #16]
 8007de4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8007de8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007dec:	68d9      	ldr	r1, [r3, #12]
 8007dee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007df2:	681a      	ldr	r2, [r3, #0]
 8007df4:	ea40 0301 	orr.w	r3, r0, r1
 8007df8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007dfa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007dfe:	689a      	ldr	r2, [r3, #8]
 8007e00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007e04:	691b      	ldr	r3, [r3, #16]
 8007e06:	431a      	orrs	r2, r3
 8007e08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007e0c:	695b      	ldr	r3, [r3, #20]
 8007e0e:	431a      	orrs	r2, r3
 8007e10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007e14:	69db      	ldr	r3, [r3, #28]
 8007e16:	4313      	orrs	r3, r2
 8007e18:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007e1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	68db      	ldr	r3, [r3, #12]
 8007e24:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8007e28:	f021 010c 	bic.w	r1, r1, #12
 8007e2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007e30:	681a      	ldr	r2, [r3, #0]
 8007e32:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8007e36:	430b      	orrs	r3, r1
 8007e38:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007e3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	695b      	ldr	r3, [r3, #20]
 8007e42:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8007e46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007e4a:	6999      	ldr	r1, [r3, #24]
 8007e4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007e50:	681a      	ldr	r2, [r3, #0]
 8007e52:	ea40 0301 	orr.w	r3, r0, r1
 8007e56:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007e58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007e5c:	681a      	ldr	r2, [r3, #0]
 8007e5e:	4b8f      	ldr	r3, [pc, #572]	@ (800809c <UART_SetConfig+0x2cc>)
 8007e60:	429a      	cmp	r2, r3
 8007e62:	d005      	beq.n	8007e70 <UART_SetConfig+0xa0>
 8007e64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007e68:	681a      	ldr	r2, [r3, #0]
 8007e6a:	4b8d      	ldr	r3, [pc, #564]	@ (80080a0 <UART_SetConfig+0x2d0>)
 8007e6c:	429a      	cmp	r2, r3
 8007e6e:	d104      	bne.n	8007e7a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007e70:	f7fd f8ce 	bl	8005010 <HAL_RCC_GetPCLK2Freq>
 8007e74:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8007e78:	e003      	b.n	8007e82 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007e7a:	f7fd f8b5 	bl	8004fe8 <HAL_RCC_GetPCLK1Freq>
 8007e7e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007e82:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007e86:	69db      	ldr	r3, [r3, #28]
 8007e88:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007e8c:	f040 810c 	bne.w	80080a8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007e90:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007e94:	2200      	movs	r2, #0
 8007e96:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007e9a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8007e9e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8007ea2:	4622      	mov	r2, r4
 8007ea4:	462b      	mov	r3, r5
 8007ea6:	1891      	adds	r1, r2, r2
 8007ea8:	65b9      	str	r1, [r7, #88]	@ 0x58
 8007eaa:	415b      	adcs	r3, r3
 8007eac:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007eae:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8007eb2:	4621      	mov	r1, r4
 8007eb4:	eb12 0801 	adds.w	r8, r2, r1
 8007eb8:	4629      	mov	r1, r5
 8007eba:	eb43 0901 	adc.w	r9, r3, r1
 8007ebe:	f04f 0200 	mov.w	r2, #0
 8007ec2:	f04f 0300 	mov.w	r3, #0
 8007ec6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007eca:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007ece:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007ed2:	4690      	mov	r8, r2
 8007ed4:	4699      	mov	r9, r3
 8007ed6:	4623      	mov	r3, r4
 8007ed8:	eb18 0303 	adds.w	r3, r8, r3
 8007edc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007ee0:	462b      	mov	r3, r5
 8007ee2:	eb49 0303 	adc.w	r3, r9, r3
 8007ee6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007eea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007eee:	685b      	ldr	r3, [r3, #4]
 8007ef0:	2200      	movs	r2, #0
 8007ef2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8007ef6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8007efa:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8007efe:	460b      	mov	r3, r1
 8007f00:	18db      	adds	r3, r3, r3
 8007f02:	653b      	str	r3, [r7, #80]	@ 0x50
 8007f04:	4613      	mov	r3, r2
 8007f06:	eb42 0303 	adc.w	r3, r2, r3
 8007f0a:	657b      	str	r3, [r7, #84]	@ 0x54
 8007f0c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8007f10:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8007f14:	f7f8 fe52 	bl	8000bbc <__aeabi_uldivmod>
 8007f18:	4602      	mov	r2, r0
 8007f1a:	460b      	mov	r3, r1
 8007f1c:	4b61      	ldr	r3, [pc, #388]	@ (80080a4 <UART_SetConfig+0x2d4>)
 8007f1e:	fba3 2302 	umull	r2, r3, r3, r2
 8007f22:	095b      	lsrs	r3, r3, #5
 8007f24:	011c      	lsls	r4, r3, #4
 8007f26:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007f2a:	2200      	movs	r2, #0
 8007f2c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007f30:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8007f34:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8007f38:	4642      	mov	r2, r8
 8007f3a:	464b      	mov	r3, r9
 8007f3c:	1891      	adds	r1, r2, r2
 8007f3e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8007f40:	415b      	adcs	r3, r3
 8007f42:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007f44:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8007f48:	4641      	mov	r1, r8
 8007f4a:	eb12 0a01 	adds.w	sl, r2, r1
 8007f4e:	4649      	mov	r1, r9
 8007f50:	eb43 0b01 	adc.w	fp, r3, r1
 8007f54:	f04f 0200 	mov.w	r2, #0
 8007f58:	f04f 0300 	mov.w	r3, #0
 8007f5c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007f60:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007f64:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007f68:	4692      	mov	sl, r2
 8007f6a:	469b      	mov	fp, r3
 8007f6c:	4643      	mov	r3, r8
 8007f6e:	eb1a 0303 	adds.w	r3, sl, r3
 8007f72:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007f76:	464b      	mov	r3, r9
 8007f78:	eb4b 0303 	adc.w	r3, fp, r3
 8007f7c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007f80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007f84:	685b      	ldr	r3, [r3, #4]
 8007f86:	2200      	movs	r2, #0
 8007f88:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007f8c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8007f90:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007f94:	460b      	mov	r3, r1
 8007f96:	18db      	adds	r3, r3, r3
 8007f98:	643b      	str	r3, [r7, #64]	@ 0x40
 8007f9a:	4613      	mov	r3, r2
 8007f9c:	eb42 0303 	adc.w	r3, r2, r3
 8007fa0:	647b      	str	r3, [r7, #68]	@ 0x44
 8007fa2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8007fa6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8007faa:	f7f8 fe07 	bl	8000bbc <__aeabi_uldivmod>
 8007fae:	4602      	mov	r2, r0
 8007fb0:	460b      	mov	r3, r1
 8007fb2:	4611      	mov	r1, r2
 8007fb4:	4b3b      	ldr	r3, [pc, #236]	@ (80080a4 <UART_SetConfig+0x2d4>)
 8007fb6:	fba3 2301 	umull	r2, r3, r3, r1
 8007fba:	095b      	lsrs	r3, r3, #5
 8007fbc:	2264      	movs	r2, #100	@ 0x64
 8007fbe:	fb02 f303 	mul.w	r3, r2, r3
 8007fc2:	1acb      	subs	r3, r1, r3
 8007fc4:	00db      	lsls	r3, r3, #3
 8007fc6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8007fca:	4b36      	ldr	r3, [pc, #216]	@ (80080a4 <UART_SetConfig+0x2d4>)
 8007fcc:	fba3 2302 	umull	r2, r3, r3, r2
 8007fd0:	095b      	lsrs	r3, r3, #5
 8007fd2:	005b      	lsls	r3, r3, #1
 8007fd4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8007fd8:	441c      	add	r4, r3
 8007fda:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007fde:	2200      	movs	r2, #0
 8007fe0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007fe4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8007fe8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8007fec:	4642      	mov	r2, r8
 8007fee:	464b      	mov	r3, r9
 8007ff0:	1891      	adds	r1, r2, r2
 8007ff2:	63b9      	str	r1, [r7, #56]	@ 0x38
 8007ff4:	415b      	adcs	r3, r3
 8007ff6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007ff8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8007ffc:	4641      	mov	r1, r8
 8007ffe:	1851      	adds	r1, r2, r1
 8008000:	6339      	str	r1, [r7, #48]	@ 0x30
 8008002:	4649      	mov	r1, r9
 8008004:	414b      	adcs	r3, r1
 8008006:	637b      	str	r3, [r7, #52]	@ 0x34
 8008008:	f04f 0200 	mov.w	r2, #0
 800800c:	f04f 0300 	mov.w	r3, #0
 8008010:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8008014:	4659      	mov	r1, fp
 8008016:	00cb      	lsls	r3, r1, #3
 8008018:	4651      	mov	r1, sl
 800801a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800801e:	4651      	mov	r1, sl
 8008020:	00ca      	lsls	r2, r1, #3
 8008022:	4610      	mov	r0, r2
 8008024:	4619      	mov	r1, r3
 8008026:	4603      	mov	r3, r0
 8008028:	4642      	mov	r2, r8
 800802a:	189b      	adds	r3, r3, r2
 800802c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008030:	464b      	mov	r3, r9
 8008032:	460a      	mov	r2, r1
 8008034:	eb42 0303 	adc.w	r3, r2, r3
 8008038:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800803c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008040:	685b      	ldr	r3, [r3, #4]
 8008042:	2200      	movs	r2, #0
 8008044:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008048:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800804c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8008050:	460b      	mov	r3, r1
 8008052:	18db      	adds	r3, r3, r3
 8008054:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008056:	4613      	mov	r3, r2
 8008058:	eb42 0303 	adc.w	r3, r2, r3
 800805c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800805e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8008062:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8008066:	f7f8 fda9 	bl	8000bbc <__aeabi_uldivmod>
 800806a:	4602      	mov	r2, r0
 800806c:	460b      	mov	r3, r1
 800806e:	4b0d      	ldr	r3, [pc, #52]	@ (80080a4 <UART_SetConfig+0x2d4>)
 8008070:	fba3 1302 	umull	r1, r3, r3, r2
 8008074:	095b      	lsrs	r3, r3, #5
 8008076:	2164      	movs	r1, #100	@ 0x64
 8008078:	fb01 f303 	mul.w	r3, r1, r3
 800807c:	1ad3      	subs	r3, r2, r3
 800807e:	00db      	lsls	r3, r3, #3
 8008080:	3332      	adds	r3, #50	@ 0x32
 8008082:	4a08      	ldr	r2, [pc, #32]	@ (80080a4 <UART_SetConfig+0x2d4>)
 8008084:	fba2 2303 	umull	r2, r3, r2, r3
 8008088:	095b      	lsrs	r3, r3, #5
 800808a:	f003 0207 	and.w	r2, r3, #7
 800808e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	4422      	add	r2, r4
 8008096:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008098:	e106      	b.n	80082a8 <UART_SetConfig+0x4d8>
 800809a:	bf00      	nop
 800809c:	40011000 	.word	0x40011000
 80080a0:	40011400 	.word	0x40011400
 80080a4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80080a8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80080ac:	2200      	movs	r2, #0
 80080ae:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80080b2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80080b6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80080ba:	4642      	mov	r2, r8
 80080bc:	464b      	mov	r3, r9
 80080be:	1891      	adds	r1, r2, r2
 80080c0:	6239      	str	r1, [r7, #32]
 80080c2:	415b      	adcs	r3, r3
 80080c4:	627b      	str	r3, [r7, #36]	@ 0x24
 80080c6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80080ca:	4641      	mov	r1, r8
 80080cc:	1854      	adds	r4, r2, r1
 80080ce:	4649      	mov	r1, r9
 80080d0:	eb43 0501 	adc.w	r5, r3, r1
 80080d4:	f04f 0200 	mov.w	r2, #0
 80080d8:	f04f 0300 	mov.w	r3, #0
 80080dc:	00eb      	lsls	r3, r5, #3
 80080de:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80080e2:	00e2      	lsls	r2, r4, #3
 80080e4:	4614      	mov	r4, r2
 80080e6:	461d      	mov	r5, r3
 80080e8:	4643      	mov	r3, r8
 80080ea:	18e3      	adds	r3, r4, r3
 80080ec:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80080f0:	464b      	mov	r3, r9
 80080f2:	eb45 0303 	adc.w	r3, r5, r3
 80080f6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80080fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80080fe:	685b      	ldr	r3, [r3, #4]
 8008100:	2200      	movs	r2, #0
 8008102:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008106:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800810a:	f04f 0200 	mov.w	r2, #0
 800810e:	f04f 0300 	mov.w	r3, #0
 8008112:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8008116:	4629      	mov	r1, r5
 8008118:	008b      	lsls	r3, r1, #2
 800811a:	4621      	mov	r1, r4
 800811c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008120:	4621      	mov	r1, r4
 8008122:	008a      	lsls	r2, r1, #2
 8008124:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8008128:	f7f8 fd48 	bl	8000bbc <__aeabi_uldivmod>
 800812c:	4602      	mov	r2, r0
 800812e:	460b      	mov	r3, r1
 8008130:	4b60      	ldr	r3, [pc, #384]	@ (80082b4 <UART_SetConfig+0x4e4>)
 8008132:	fba3 2302 	umull	r2, r3, r3, r2
 8008136:	095b      	lsrs	r3, r3, #5
 8008138:	011c      	lsls	r4, r3, #4
 800813a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800813e:	2200      	movs	r2, #0
 8008140:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008144:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8008148:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800814c:	4642      	mov	r2, r8
 800814e:	464b      	mov	r3, r9
 8008150:	1891      	adds	r1, r2, r2
 8008152:	61b9      	str	r1, [r7, #24]
 8008154:	415b      	adcs	r3, r3
 8008156:	61fb      	str	r3, [r7, #28]
 8008158:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800815c:	4641      	mov	r1, r8
 800815e:	1851      	adds	r1, r2, r1
 8008160:	6139      	str	r1, [r7, #16]
 8008162:	4649      	mov	r1, r9
 8008164:	414b      	adcs	r3, r1
 8008166:	617b      	str	r3, [r7, #20]
 8008168:	f04f 0200 	mov.w	r2, #0
 800816c:	f04f 0300 	mov.w	r3, #0
 8008170:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008174:	4659      	mov	r1, fp
 8008176:	00cb      	lsls	r3, r1, #3
 8008178:	4651      	mov	r1, sl
 800817a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800817e:	4651      	mov	r1, sl
 8008180:	00ca      	lsls	r2, r1, #3
 8008182:	4610      	mov	r0, r2
 8008184:	4619      	mov	r1, r3
 8008186:	4603      	mov	r3, r0
 8008188:	4642      	mov	r2, r8
 800818a:	189b      	adds	r3, r3, r2
 800818c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008190:	464b      	mov	r3, r9
 8008192:	460a      	mov	r2, r1
 8008194:	eb42 0303 	adc.w	r3, r2, r3
 8008198:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800819c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80081a0:	685b      	ldr	r3, [r3, #4]
 80081a2:	2200      	movs	r2, #0
 80081a4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80081a6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80081a8:	f04f 0200 	mov.w	r2, #0
 80081ac:	f04f 0300 	mov.w	r3, #0
 80081b0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80081b4:	4649      	mov	r1, r9
 80081b6:	008b      	lsls	r3, r1, #2
 80081b8:	4641      	mov	r1, r8
 80081ba:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80081be:	4641      	mov	r1, r8
 80081c0:	008a      	lsls	r2, r1, #2
 80081c2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80081c6:	f7f8 fcf9 	bl	8000bbc <__aeabi_uldivmod>
 80081ca:	4602      	mov	r2, r0
 80081cc:	460b      	mov	r3, r1
 80081ce:	4611      	mov	r1, r2
 80081d0:	4b38      	ldr	r3, [pc, #224]	@ (80082b4 <UART_SetConfig+0x4e4>)
 80081d2:	fba3 2301 	umull	r2, r3, r3, r1
 80081d6:	095b      	lsrs	r3, r3, #5
 80081d8:	2264      	movs	r2, #100	@ 0x64
 80081da:	fb02 f303 	mul.w	r3, r2, r3
 80081de:	1acb      	subs	r3, r1, r3
 80081e0:	011b      	lsls	r3, r3, #4
 80081e2:	3332      	adds	r3, #50	@ 0x32
 80081e4:	4a33      	ldr	r2, [pc, #204]	@ (80082b4 <UART_SetConfig+0x4e4>)
 80081e6:	fba2 2303 	umull	r2, r3, r2, r3
 80081ea:	095b      	lsrs	r3, r3, #5
 80081ec:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80081f0:	441c      	add	r4, r3
 80081f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80081f6:	2200      	movs	r2, #0
 80081f8:	673b      	str	r3, [r7, #112]	@ 0x70
 80081fa:	677a      	str	r2, [r7, #116]	@ 0x74
 80081fc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8008200:	4642      	mov	r2, r8
 8008202:	464b      	mov	r3, r9
 8008204:	1891      	adds	r1, r2, r2
 8008206:	60b9      	str	r1, [r7, #8]
 8008208:	415b      	adcs	r3, r3
 800820a:	60fb      	str	r3, [r7, #12]
 800820c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008210:	4641      	mov	r1, r8
 8008212:	1851      	adds	r1, r2, r1
 8008214:	6039      	str	r1, [r7, #0]
 8008216:	4649      	mov	r1, r9
 8008218:	414b      	adcs	r3, r1
 800821a:	607b      	str	r3, [r7, #4]
 800821c:	f04f 0200 	mov.w	r2, #0
 8008220:	f04f 0300 	mov.w	r3, #0
 8008224:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8008228:	4659      	mov	r1, fp
 800822a:	00cb      	lsls	r3, r1, #3
 800822c:	4651      	mov	r1, sl
 800822e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008232:	4651      	mov	r1, sl
 8008234:	00ca      	lsls	r2, r1, #3
 8008236:	4610      	mov	r0, r2
 8008238:	4619      	mov	r1, r3
 800823a:	4603      	mov	r3, r0
 800823c:	4642      	mov	r2, r8
 800823e:	189b      	adds	r3, r3, r2
 8008240:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008242:	464b      	mov	r3, r9
 8008244:	460a      	mov	r2, r1
 8008246:	eb42 0303 	adc.w	r3, r2, r3
 800824a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800824c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008250:	685b      	ldr	r3, [r3, #4]
 8008252:	2200      	movs	r2, #0
 8008254:	663b      	str	r3, [r7, #96]	@ 0x60
 8008256:	667a      	str	r2, [r7, #100]	@ 0x64
 8008258:	f04f 0200 	mov.w	r2, #0
 800825c:	f04f 0300 	mov.w	r3, #0
 8008260:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8008264:	4649      	mov	r1, r9
 8008266:	008b      	lsls	r3, r1, #2
 8008268:	4641      	mov	r1, r8
 800826a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800826e:	4641      	mov	r1, r8
 8008270:	008a      	lsls	r2, r1, #2
 8008272:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8008276:	f7f8 fca1 	bl	8000bbc <__aeabi_uldivmod>
 800827a:	4602      	mov	r2, r0
 800827c:	460b      	mov	r3, r1
 800827e:	4b0d      	ldr	r3, [pc, #52]	@ (80082b4 <UART_SetConfig+0x4e4>)
 8008280:	fba3 1302 	umull	r1, r3, r3, r2
 8008284:	095b      	lsrs	r3, r3, #5
 8008286:	2164      	movs	r1, #100	@ 0x64
 8008288:	fb01 f303 	mul.w	r3, r1, r3
 800828c:	1ad3      	subs	r3, r2, r3
 800828e:	011b      	lsls	r3, r3, #4
 8008290:	3332      	adds	r3, #50	@ 0x32
 8008292:	4a08      	ldr	r2, [pc, #32]	@ (80082b4 <UART_SetConfig+0x4e4>)
 8008294:	fba2 2303 	umull	r2, r3, r2, r3
 8008298:	095b      	lsrs	r3, r3, #5
 800829a:	f003 020f 	and.w	r2, r3, #15
 800829e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	4422      	add	r2, r4
 80082a6:	609a      	str	r2, [r3, #8]
}
 80082a8:	bf00      	nop
 80082aa:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80082ae:	46bd      	mov	sp, r7
 80082b0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80082b4:	51eb851f 	.word	0x51eb851f

080082b8 <__NVIC_SetPriority>:
{
 80082b8:	b480      	push	{r7}
 80082ba:	b083      	sub	sp, #12
 80082bc:	af00      	add	r7, sp, #0
 80082be:	4603      	mov	r3, r0
 80082c0:	6039      	str	r1, [r7, #0]
 80082c2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80082c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	db0a      	blt.n	80082e2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80082cc:	683b      	ldr	r3, [r7, #0]
 80082ce:	b2da      	uxtb	r2, r3
 80082d0:	490c      	ldr	r1, [pc, #48]	@ (8008304 <__NVIC_SetPriority+0x4c>)
 80082d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80082d6:	0112      	lsls	r2, r2, #4
 80082d8:	b2d2      	uxtb	r2, r2
 80082da:	440b      	add	r3, r1
 80082dc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80082e0:	e00a      	b.n	80082f8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80082e2:	683b      	ldr	r3, [r7, #0]
 80082e4:	b2da      	uxtb	r2, r3
 80082e6:	4908      	ldr	r1, [pc, #32]	@ (8008308 <__NVIC_SetPriority+0x50>)
 80082e8:	79fb      	ldrb	r3, [r7, #7]
 80082ea:	f003 030f 	and.w	r3, r3, #15
 80082ee:	3b04      	subs	r3, #4
 80082f0:	0112      	lsls	r2, r2, #4
 80082f2:	b2d2      	uxtb	r2, r2
 80082f4:	440b      	add	r3, r1
 80082f6:	761a      	strb	r2, [r3, #24]
}
 80082f8:	bf00      	nop
 80082fa:	370c      	adds	r7, #12
 80082fc:	46bd      	mov	sp, r7
 80082fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008302:	4770      	bx	lr
 8008304:	e000e100 	.word	0xe000e100
 8008308:	e000ed00 	.word	0xe000ed00

0800830c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800830c:	b580      	push	{r7, lr}
 800830e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8008310:	4b05      	ldr	r3, [pc, #20]	@ (8008328 <SysTick_Handler+0x1c>)
 8008312:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8008314:	f001 fde2 	bl	8009edc <xTaskGetSchedulerState>
 8008318:	4603      	mov	r3, r0
 800831a:	2b01      	cmp	r3, #1
 800831c:	d001      	beq.n	8008322 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800831e:	f002 fbdb 	bl	800aad8 <xPortSysTickHandler>
  }
}
 8008322:	bf00      	nop
 8008324:	bd80      	pop	{r7, pc}
 8008326:	bf00      	nop
 8008328:	e000e010 	.word	0xe000e010

0800832c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800832c:	b580      	push	{r7, lr}
 800832e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8008330:	2100      	movs	r1, #0
 8008332:	f06f 0004 	mvn.w	r0, #4
 8008336:	f7ff ffbf 	bl	80082b8 <__NVIC_SetPriority>
#endif
}
 800833a:	bf00      	nop
 800833c:	bd80      	pop	{r7, pc}
	...

08008340 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8008340:	b480      	push	{r7}
 8008342:	b083      	sub	sp, #12
 8008344:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008346:	f3ef 8305 	mrs	r3, IPSR
 800834a:	603b      	str	r3, [r7, #0]
  return(result);
 800834c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800834e:	2b00      	cmp	r3, #0
 8008350:	d003      	beq.n	800835a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8008352:	f06f 0305 	mvn.w	r3, #5
 8008356:	607b      	str	r3, [r7, #4]
 8008358:	e00c      	b.n	8008374 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800835a:	4b0a      	ldr	r3, [pc, #40]	@ (8008384 <osKernelInitialize+0x44>)
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	2b00      	cmp	r3, #0
 8008360:	d105      	bne.n	800836e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8008362:	4b08      	ldr	r3, [pc, #32]	@ (8008384 <osKernelInitialize+0x44>)
 8008364:	2201      	movs	r2, #1
 8008366:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8008368:	2300      	movs	r3, #0
 800836a:	607b      	str	r3, [r7, #4]
 800836c:	e002      	b.n	8008374 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800836e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008372:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008374:	687b      	ldr	r3, [r7, #4]
}
 8008376:	4618      	mov	r0, r3
 8008378:	370c      	adds	r7, #12
 800837a:	46bd      	mov	sp, r7
 800837c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008380:	4770      	bx	lr
 8008382:	bf00      	nop
 8008384:	20007a34 	.word	0x20007a34

08008388 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8008388:	b580      	push	{r7, lr}
 800838a:	b082      	sub	sp, #8
 800838c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800838e:	f3ef 8305 	mrs	r3, IPSR
 8008392:	603b      	str	r3, [r7, #0]
  return(result);
 8008394:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008396:	2b00      	cmp	r3, #0
 8008398:	d003      	beq.n	80083a2 <osKernelStart+0x1a>
    stat = osErrorISR;
 800839a:	f06f 0305 	mvn.w	r3, #5
 800839e:	607b      	str	r3, [r7, #4]
 80083a0:	e010      	b.n	80083c4 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80083a2:	4b0b      	ldr	r3, [pc, #44]	@ (80083d0 <osKernelStart+0x48>)
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	2b01      	cmp	r3, #1
 80083a8:	d109      	bne.n	80083be <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80083aa:	f7ff ffbf 	bl	800832c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80083ae:	4b08      	ldr	r3, [pc, #32]	@ (80083d0 <osKernelStart+0x48>)
 80083b0:	2202      	movs	r2, #2
 80083b2:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80083b4:	f001 f906 	bl	80095c4 <vTaskStartScheduler>
      stat = osOK;
 80083b8:	2300      	movs	r3, #0
 80083ba:	607b      	str	r3, [r7, #4]
 80083bc:	e002      	b.n	80083c4 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80083be:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80083c2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80083c4:	687b      	ldr	r3, [r7, #4]
}
 80083c6:	4618      	mov	r0, r3
 80083c8:	3708      	adds	r7, #8
 80083ca:	46bd      	mov	sp, r7
 80083cc:	bd80      	pop	{r7, pc}
 80083ce:	bf00      	nop
 80083d0:	20007a34 	.word	0x20007a34

080083d4 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80083d4:	b580      	push	{r7, lr}
 80083d6:	b08e      	sub	sp, #56	@ 0x38
 80083d8:	af04      	add	r7, sp, #16
 80083da:	60f8      	str	r0, [r7, #12]
 80083dc:	60b9      	str	r1, [r7, #8]
 80083de:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80083e0:	2300      	movs	r3, #0
 80083e2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80083e4:	f3ef 8305 	mrs	r3, IPSR
 80083e8:	617b      	str	r3, [r7, #20]
  return(result);
 80083ea:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d17e      	bne.n	80084ee <osThreadNew+0x11a>
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	d07b      	beq.n	80084ee <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80083f6:	2380      	movs	r3, #128	@ 0x80
 80083f8:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80083fa:	2318      	movs	r3, #24
 80083fc:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80083fe:	2300      	movs	r3, #0
 8008400:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8008402:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008406:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	2b00      	cmp	r3, #0
 800840c:	d045      	beq.n	800849a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	2b00      	cmp	r3, #0
 8008414:	d002      	beq.n	800841c <osThreadNew+0x48>
        name = attr->name;
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	699b      	ldr	r3, [r3, #24]
 8008420:	2b00      	cmp	r3, #0
 8008422:	d002      	beq.n	800842a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	699b      	ldr	r3, [r3, #24]
 8008428:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800842a:	69fb      	ldr	r3, [r7, #28]
 800842c:	2b00      	cmp	r3, #0
 800842e:	d008      	beq.n	8008442 <osThreadNew+0x6e>
 8008430:	69fb      	ldr	r3, [r7, #28]
 8008432:	2b38      	cmp	r3, #56	@ 0x38
 8008434:	d805      	bhi.n	8008442 <osThreadNew+0x6e>
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	685b      	ldr	r3, [r3, #4]
 800843a:	f003 0301 	and.w	r3, r3, #1
 800843e:	2b00      	cmp	r3, #0
 8008440:	d001      	beq.n	8008446 <osThreadNew+0x72>
        return (NULL);
 8008442:	2300      	movs	r3, #0
 8008444:	e054      	b.n	80084f0 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	695b      	ldr	r3, [r3, #20]
 800844a:	2b00      	cmp	r3, #0
 800844c:	d003      	beq.n	8008456 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	695b      	ldr	r3, [r3, #20]
 8008452:	089b      	lsrs	r3, r3, #2
 8008454:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	689b      	ldr	r3, [r3, #8]
 800845a:	2b00      	cmp	r3, #0
 800845c:	d00e      	beq.n	800847c <osThreadNew+0xa8>
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	68db      	ldr	r3, [r3, #12]
 8008462:	2ba7      	cmp	r3, #167	@ 0xa7
 8008464:	d90a      	bls.n	800847c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800846a:	2b00      	cmp	r3, #0
 800846c:	d006      	beq.n	800847c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	695b      	ldr	r3, [r3, #20]
 8008472:	2b00      	cmp	r3, #0
 8008474:	d002      	beq.n	800847c <osThreadNew+0xa8>
        mem = 1;
 8008476:	2301      	movs	r3, #1
 8008478:	61bb      	str	r3, [r7, #24]
 800847a:	e010      	b.n	800849e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	689b      	ldr	r3, [r3, #8]
 8008480:	2b00      	cmp	r3, #0
 8008482:	d10c      	bne.n	800849e <osThreadNew+0xca>
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	68db      	ldr	r3, [r3, #12]
 8008488:	2b00      	cmp	r3, #0
 800848a:	d108      	bne.n	800849e <osThreadNew+0xca>
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	691b      	ldr	r3, [r3, #16]
 8008490:	2b00      	cmp	r3, #0
 8008492:	d104      	bne.n	800849e <osThreadNew+0xca>
          mem = 0;
 8008494:	2300      	movs	r3, #0
 8008496:	61bb      	str	r3, [r7, #24]
 8008498:	e001      	b.n	800849e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800849a:	2300      	movs	r3, #0
 800849c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800849e:	69bb      	ldr	r3, [r7, #24]
 80084a0:	2b01      	cmp	r3, #1
 80084a2:	d110      	bne.n	80084c6 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80084a8:	687a      	ldr	r2, [r7, #4]
 80084aa:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80084ac:	9202      	str	r2, [sp, #8]
 80084ae:	9301      	str	r3, [sp, #4]
 80084b0:	69fb      	ldr	r3, [r7, #28]
 80084b2:	9300      	str	r3, [sp, #0]
 80084b4:	68bb      	ldr	r3, [r7, #8]
 80084b6:	6a3a      	ldr	r2, [r7, #32]
 80084b8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80084ba:	68f8      	ldr	r0, [r7, #12]
 80084bc:	f000 fe1a 	bl	80090f4 <xTaskCreateStatic>
 80084c0:	4603      	mov	r3, r0
 80084c2:	613b      	str	r3, [r7, #16]
 80084c4:	e013      	b.n	80084ee <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80084c6:	69bb      	ldr	r3, [r7, #24]
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d110      	bne.n	80084ee <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80084cc:	6a3b      	ldr	r3, [r7, #32]
 80084ce:	b29a      	uxth	r2, r3
 80084d0:	f107 0310 	add.w	r3, r7, #16
 80084d4:	9301      	str	r3, [sp, #4]
 80084d6:	69fb      	ldr	r3, [r7, #28]
 80084d8:	9300      	str	r3, [sp, #0]
 80084da:	68bb      	ldr	r3, [r7, #8]
 80084dc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80084de:	68f8      	ldr	r0, [r7, #12]
 80084e0:	f000 fe68 	bl	80091b4 <xTaskCreate>
 80084e4:	4603      	mov	r3, r0
 80084e6:	2b01      	cmp	r3, #1
 80084e8:	d001      	beq.n	80084ee <osThreadNew+0x11a>
            hTask = NULL;
 80084ea:	2300      	movs	r3, #0
 80084ec:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80084ee:	693b      	ldr	r3, [r7, #16]
}
 80084f0:	4618      	mov	r0, r3
 80084f2:	3728      	adds	r7, #40	@ 0x28
 80084f4:	46bd      	mov	sp, r7
 80084f6:	bd80      	pop	{r7, pc}

080084f8 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80084f8:	b580      	push	{r7, lr}
 80084fa:	b084      	sub	sp, #16
 80084fc:	af00      	add	r7, sp, #0
 80084fe:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008500:	f3ef 8305 	mrs	r3, IPSR
 8008504:	60bb      	str	r3, [r7, #8]
  return(result);
 8008506:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008508:	2b00      	cmp	r3, #0
 800850a:	d003      	beq.n	8008514 <osDelay+0x1c>
    stat = osErrorISR;
 800850c:	f06f 0305 	mvn.w	r3, #5
 8008510:	60fb      	str	r3, [r7, #12]
 8008512:	e007      	b.n	8008524 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8008514:	2300      	movs	r3, #0
 8008516:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	2b00      	cmp	r3, #0
 800851c:	d002      	beq.n	8008524 <osDelay+0x2c>
      vTaskDelay(ticks);
 800851e:	6878      	ldr	r0, [r7, #4]
 8008520:	f001 f81a 	bl	8009558 <vTaskDelay>
    }
  }

  return (stat);
 8008524:	68fb      	ldr	r3, [r7, #12]
}
 8008526:	4618      	mov	r0, r3
 8008528:	3710      	adds	r7, #16
 800852a:	46bd      	mov	sp, r7
 800852c:	bd80      	pop	{r7, pc}
	...

08008530 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8008530:	b480      	push	{r7}
 8008532:	b085      	sub	sp, #20
 8008534:	af00      	add	r7, sp, #0
 8008536:	60f8      	str	r0, [r7, #12]
 8008538:	60b9      	str	r1, [r7, #8]
 800853a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	4a07      	ldr	r2, [pc, #28]	@ (800855c <vApplicationGetIdleTaskMemory+0x2c>)
 8008540:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8008542:	68bb      	ldr	r3, [r7, #8]
 8008544:	4a06      	ldr	r2, [pc, #24]	@ (8008560 <vApplicationGetIdleTaskMemory+0x30>)
 8008546:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	2280      	movs	r2, #128	@ 0x80
 800854c:	601a      	str	r2, [r3, #0]
}
 800854e:	bf00      	nop
 8008550:	3714      	adds	r7, #20
 8008552:	46bd      	mov	sp, r7
 8008554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008558:	4770      	bx	lr
 800855a:	bf00      	nop
 800855c:	20007a38 	.word	0x20007a38
 8008560:	20007ae0 	.word	0x20007ae0

08008564 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8008564:	b480      	push	{r7}
 8008566:	b085      	sub	sp, #20
 8008568:	af00      	add	r7, sp, #0
 800856a:	60f8      	str	r0, [r7, #12]
 800856c:	60b9      	str	r1, [r7, #8]
 800856e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	4a07      	ldr	r2, [pc, #28]	@ (8008590 <vApplicationGetTimerTaskMemory+0x2c>)
 8008574:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8008576:	68bb      	ldr	r3, [r7, #8]
 8008578:	4a06      	ldr	r2, [pc, #24]	@ (8008594 <vApplicationGetTimerTaskMemory+0x30>)
 800857a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008582:	601a      	str	r2, [r3, #0]
}
 8008584:	bf00      	nop
 8008586:	3714      	adds	r7, #20
 8008588:	46bd      	mov	sp, r7
 800858a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800858e:	4770      	bx	lr
 8008590:	20007ce0 	.word	0x20007ce0
 8008594:	20007d88 	.word	0x20007d88

08008598 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008598:	b480      	push	{r7}
 800859a:	b083      	sub	sp, #12
 800859c:	af00      	add	r7, sp, #0
 800859e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	f103 0208 	add.w	r2, r3, #8
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80085b0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	f103 0208 	add.w	r2, r3, #8
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	f103 0208 	add.w	r2, r3, #8
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	2200      	movs	r2, #0
 80085ca:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80085cc:	bf00      	nop
 80085ce:	370c      	adds	r7, #12
 80085d0:	46bd      	mov	sp, r7
 80085d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085d6:	4770      	bx	lr

080085d8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80085d8:	b480      	push	{r7}
 80085da:	b083      	sub	sp, #12
 80085dc:	af00      	add	r7, sp, #0
 80085de:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	2200      	movs	r2, #0
 80085e4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80085e6:	bf00      	nop
 80085e8:	370c      	adds	r7, #12
 80085ea:	46bd      	mov	sp, r7
 80085ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085f0:	4770      	bx	lr

080085f2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80085f2:	b480      	push	{r7}
 80085f4:	b085      	sub	sp, #20
 80085f6:	af00      	add	r7, sp, #0
 80085f8:	6078      	str	r0, [r7, #4]
 80085fa:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	685b      	ldr	r3, [r3, #4]
 8008600:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8008602:	683b      	ldr	r3, [r7, #0]
 8008604:	68fa      	ldr	r2, [r7, #12]
 8008606:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	689a      	ldr	r2, [r3, #8]
 800860c:	683b      	ldr	r3, [r7, #0]
 800860e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	689b      	ldr	r3, [r3, #8]
 8008614:	683a      	ldr	r2, [r7, #0]
 8008616:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	683a      	ldr	r2, [r7, #0]
 800861c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800861e:	683b      	ldr	r3, [r7, #0]
 8008620:	687a      	ldr	r2, [r7, #4]
 8008622:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	1c5a      	adds	r2, r3, #1
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	601a      	str	r2, [r3, #0]
}
 800862e:	bf00      	nop
 8008630:	3714      	adds	r7, #20
 8008632:	46bd      	mov	sp, r7
 8008634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008638:	4770      	bx	lr

0800863a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800863a:	b480      	push	{r7}
 800863c:	b085      	sub	sp, #20
 800863e:	af00      	add	r7, sp, #0
 8008640:	6078      	str	r0, [r7, #4]
 8008642:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008644:	683b      	ldr	r3, [r7, #0]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800864a:	68bb      	ldr	r3, [r7, #8]
 800864c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008650:	d103      	bne.n	800865a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	691b      	ldr	r3, [r3, #16]
 8008656:	60fb      	str	r3, [r7, #12]
 8008658:	e00c      	b.n	8008674 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	3308      	adds	r3, #8
 800865e:	60fb      	str	r3, [r7, #12]
 8008660:	e002      	b.n	8008668 <vListInsert+0x2e>
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	685b      	ldr	r3, [r3, #4]
 8008666:	60fb      	str	r3, [r7, #12]
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	685b      	ldr	r3, [r3, #4]
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	68ba      	ldr	r2, [r7, #8]
 8008670:	429a      	cmp	r2, r3
 8008672:	d2f6      	bcs.n	8008662 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	685a      	ldr	r2, [r3, #4]
 8008678:	683b      	ldr	r3, [r7, #0]
 800867a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800867c:	683b      	ldr	r3, [r7, #0]
 800867e:	685b      	ldr	r3, [r3, #4]
 8008680:	683a      	ldr	r2, [r7, #0]
 8008682:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008684:	683b      	ldr	r3, [r7, #0]
 8008686:	68fa      	ldr	r2, [r7, #12]
 8008688:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	683a      	ldr	r2, [r7, #0]
 800868e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8008690:	683b      	ldr	r3, [r7, #0]
 8008692:	687a      	ldr	r2, [r7, #4]
 8008694:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	1c5a      	adds	r2, r3, #1
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	601a      	str	r2, [r3, #0]
}
 80086a0:	bf00      	nop
 80086a2:	3714      	adds	r7, #20
 80086a4:	46bd      	mov	sp, r7
 80086a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086aa:	4770      	bx	lr

080086ac <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80086ac:	b480      	push	{r7}
 80086ae:	b085      	sub	sp, #20
 80086b0:	af00      	add	r7, sp, #0
 80086b2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	691b      	ldr	r3, [r3, #16]
 80086b8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	685b      	ldr	r3, [r3, #4]
 80086be:	687a      	ldr	r2, [r7, #4]
 80086c0:	6892      	ldr	r2, [r2, #8]
 80086c2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	689b      	ldr	r3, [r3, #8]
 80086c8:	687a      	ldr	r2, [r7, #4]
 80086ca:	6852      	ldr	r2, [r2, #4]
 80086cc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80086ce:	68fb      	ldr	r3, [r7, #12]
 80086d0:	685b      	ldr	r3, [r3, #4]
 80086d2:	687a      	ldr	r2, [r7, #4]
 80086d4:	429a      	cmp	r2, r3
 80086d6:	d103      	bne.n	80086e0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	689a      	ldr	r2, [r3, #8]
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	2200      	movs	r2, #0
 80086e4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80086e6:	68fb      	ldr	r3, [r7, #12]
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	1e5a      	subs	r2, r3, #1
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	681b      	ldr	r3, [r3, #0]
}
 80086f4:	4618      	mov	r0, r3
 80086f6:	3714      	adds	r7, #20
 80086f8:	46bd      	mov	sp, r7
 80086fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086fe:	4770      	bx	lr

08008700 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8008700:	b580      	push	{r7, lr}
 8008702:	b084      	sub	sp, #16
 8008704:	af00      	add	r7, sp, #0
 8008706:	6078      	str	r0, [r7, #4]
 8008708:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800870e:	68fb      	ldr	r3, [r7, #12]
 8008710:	2b00      	cmp	r3, #0
 8008712:	d10b      	bne.n	800872c <xQueueGenericReset+0x2c>
	__asm volatile
 8008714:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008718:	f383 8811 	msr	BASEPRI, r3
 800871c:	f3bf 8f6f 	isb	sy
 8008720:	f3bf 8f4f 	dsb	sy
 8008724:	60bb      	str	r3, [r7, #8]
}
 8008726:	bf00      	nop
 8008728:	bf00      	nop
 800872a:	e7fd      	b.n	8008728 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800872c:	f002 f944 	bl	800a9b8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	681a      	ldr	r2, [r3, #0]
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008738:	68f9      	ldr	r1, [r7, #12]
 800873a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800873c:	fb01 f303 	mul.w	r3, r1, r3
 8008740:	441a      	add	r2, r3
 8008742:	68fb      	ldr	r3, [r7, #12]
 8008744:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	2200      	movs	r2, #0
 800874a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800874c:	68fb      	ldr	r3, [r7, #12]
 800874e:	681a      	ldr	r2, [r3, #0]
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	681a      	ldr	r2, [r3, #0]
 8008758:	68fb      	ldr	r3, [r7, #12]
 800875a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800875c:	3b01      	subs	r3, #1
 800875e:	68f9      	ldr	r1, [r7, #12]
 8008760:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008762:	fb01 f303 	mul.w	r3, r1, r3
 8008766:	441a      	add	r2, r3
 8008768:	68fb      	ldr	r3, [r7, #12]
 800876a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800876c:	68fb      	ldr	r3, [r7, #12]
 800876e:	22ff      	movs	r2, #255	@ 0xff
 8008770:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	22ff      	movs	r2, #255	@ 0xff
 8008778:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800877c:	683b      	ldr	r3, [r7, #0]
 800877e:	2b00      	cmp	r3, #0
 8008780:	d114      	bne.n	80087ac <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008782:	68fb      	ldr	r3, [r7, #12]
 8008784:	691b      	ldr	r3, [r3, #16]
 8008786:	2b00      	cmp	r3, #0
 8008788:	d01a      	beq.n	80087c0 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800878a:	68fb      	ldr	r3, [r7, #12]
 800878c:	3310      	adds	r3, #16
 800878e:	4618      	mov	r0, r3
 8008790:	f001 f9b6 	bl	8009b00 <xTaskRemoveFromEventList>
 8008794:	4603      	mov	r3, r0
 8008796:	2b00      	cmp	r3, #0
 8008798:	d012      	beq.n	80087c0 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800879a:	4b0d      	ldr	r3, [pc, #52]	@ (80087d0 <xQueueGenericReset+0xd0>)
 800879c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80087a0:	601a      	str	r2, [r3, #0]
 80087a2:	f3bf 8f4f 	dsb	sy
 80087a6:	f3bf 8f6f 	isb	sy
 80087aa:	e009      	b.n	80087c0 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80087ac:	68fb      	ldr	r3, [r7, #12]
 80087ae:	3310      	adds	r3, #16
 80087b0:	4618      	mov	r0, r3
 80087b2:	f7ff fef1 	bl	8008598 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80087b6:	68fb      	ldr	r3, [r7, #12]
 80087b8:	3324      	adds	r3, #36	@ 0x24
 80087ba:	4618      	mov	r0, r3
 80087bc:	f7ff feec 	bl	8008598 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80087c0:	f002 f92c 	bl	800aa1c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80087c4:	2301      	movs	r3, #1
}
 80087c6:	4618      	mov	r0, r3
 80087c8:	3710      	adds	r7, #16
 80087ca:	46bd      	mov	sp, r7
 80087cc:	bd80      	pop	{r7, pc}
 80087ce:	bf00      	nop
 80087d0:	e000ed04 	.word	0xe000ed04

080087d4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80087d4:	b580      	push	{r7, lr}
 80087d6:	b08e      	sub	sp, #56	@ 0x38
 80087d8:	af02      	add	r7, sp, #8
 80087da:	60f8      	str	r0, [r7, #12]
 80087dc:	60b9      	str	r1, [r7, #8]
 80087de:	607a      	str	r2, [r7, #4]
 80087e0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	d10b      	bne.n	8008800 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80087e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087ec:	f383 8811 	msr	BASEPRI, r3
 80087f0:	f3bf 8f6f 	isb	sy
 80087f4:	f3bf 8f4f 	dsb	sy
 80087f8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80087fa:	bf00      	nop
 80087fc:	bf00      	nop
 80087fe:	e7fd      	b.n	80087fc <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8008800:	683b      	ldr	r3, [r7, #0]
 8008802:	2b00      	cmp	r3, #0
 8008804:	d10b      	bne.n	800881e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8008806:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800880a:	f383 8811 	msr	BASEPRI, r3
 800880e:	f3bf 8f6f 	isb	sy
 8008812:	f3bf 8f4f 	dsb	sy
 8008816:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008818:	bf00      	nop
 800881a:	bf00      	nop
 800881c:	e7fd      	b.n	800881a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	2b00      	cmp	r3, #0
 8008822:	d002      	beq.n	800882a <xQueueGenericCreateStatic+0x56>
 8008824:	68bb      	ldr	r3, [r7, #8]
 8008826:	2b00      	cmp	r3, #0
 8008828:	d001      	beq.n	800882e <xQueueGenericCreateStatic+0x5a>
 800882a:	2301      	movs	r3, #1
 800882c:	e000      	b.n	8008830 <xQueueGenericCreateStatic+0x5c>
 800882e:	2300      	movs	r3, #0
 8008830:	2b00      	cmp	r3, #0
 8008832:	d10b      	bne.n	800884c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8008834:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008838:	f383 8811 	msr	BASEPRI, r3
 800883c:	f3bf 8f6f 	isb	sy
 8008840:	f3bf 8f4f 	dsb	sy
 8008844:	623b      	str	r3, [r7, #32]
}
 8008846:	bf00      	nop
 8008848:	bf00      	nop
 800884a:	e7fd      	b.n	8008848 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	2b00      	cmp	r3, #0
 8008850:	d102      	bne.n	8008858 <xQueueGenericCreateStatic+0x84>
 8008852:	68bb      	ldr	r3, [r7, #8]
 8008854:	2b00      	cmp	r3, #0
 8008856:	d101      	bne.n	800885c <xQueueGenericCreateStatic+0x88>
 8008858:	2301      	movs	r3, #1
 800885a:	e000      	b.n	800885e <xQueueGenericCreateStatic+0x8a>
 800885c:	2300      	movs	r3, #0
 800885e:	2b00      	cmp	r3, #0
 8008860:	d10b      	bne.n	800887a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8008862:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008866:	f383 8811 	msr	BASEPRI, r3
 800886a:	f3bf 8f6f 	isb	sy
 800886e:	f3bf 8f4f 	dsb	sy
 8008872:	61fb      	str	r3, [r7, #28]
}
 8008874:	bf00      	nop
 8008876:	bf00      	nop
 8008878:	e7fd      	b.n	8008876 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800887a:	2350      	movs	r3, #80	@ 0x50
 800887c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800887e:	697b      	ldr	r3, [r7, #20]
 8008880:	2b50      	cmp	r3, #80	@ 0x50
 8008882:	d00b      	beq.n	800889c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8008884:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008888:	f383 8811 	msr	BASEPRI, r3
 800888c:	f3bf 8f6f 	isb	sy
 8008890:	f3bf 8f4f 	dsb	sy
 8008894:	61bb      	str	r3, [r7, #24]
}
 8008896:	bf00      	nop
 8008898:	bf00      	nop
 800889a:	e7fd      	b.n	8008898 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800889c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800889e:	683b      	ldr	r3, [r7, #0]
 80088a0:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80088a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80088a4:	2b00      	cmp	r3, #0
 80088a6:	d00d      	beq.n	80088c4 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80088a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80088aa:	2201      	movs	r2, #1
 80088ac:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80088b0:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80088b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80088b6:	9300      	str	r3, [sp, #0]
 80088b8:	4613      	mov	r3, r2
 80088ba:	687a      	ldr	r2, [r7, #4]
 80088bc:	68b9      	ldr	r1, [r7, #8]
 80088be:	68f8      	ldr	r0, [r7, #12]
 80088c0:	f000 f805 	bl	80088ce <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80088c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80088c6:	4618      	mov	r0, r3
 80088c8:	3730      	adds	r7, #48	@ 0x30
 80088ca:	46bd      	mov	sp, r7
 80088cc:	bd80      	pop	{r7, pc}

080088ce <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80088ce:	b580      	push	{r7, lr}
 80088d0:	b084      	sub	sp, #16
 80088d2:	af00      	add	r7, sp, #0
 80088d4:	60f8      	str	r0, [r7, #12]
 80088d6:	60b9      	str	r1, [r7, #8]
 80088d8:	607a      	str	r2, [r7, #4]
 80088da:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80088dc:	68bb      	ldr	r3, [r7, #8]
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d103      	bne.n	80088ea <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80088e2:	69bb      	ldr	r3, [r7, #24]
 80088e4:	69ba      	ldr	r2, [r7, #24]
 80088e6:	601a      	str	r2, [r3, #0]
 80088e8:	e002      	b.n	80088f0 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80088ea:	69bb      	ldr	r3, [r7, #24]
 80088ec:	687a      	ldr	r2, [r7, #4]
 80088ee:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80088f0:	69bb      	ldr	r3, [r7, #24]
 80088f2:	68fa      	ldr	r2, [r7, #12]
 80088f4:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80088f6:	69bb      	ldr	r3, [r7, #24]
 80088f8:	68ba      	ldr	r2, [r7, #8]
 80088fa:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80088fc:	2101      	movs	r1, #1
 80088fe:	69b8      	ldr	r0, [r7, #24]
 8008900:	f7ff fefe 	bl	8008700 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8008904:	69bb      	ldr	r3, [r7, #24]
 8008906:	78fa      	ldrb	r2, [r7, #3]
 8008908:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800890c:	bf00      	nop
 800890e:	3710      	adds	r7, #16
 8008910:	46bd      	mov	sp, r7
 8008912:	bd80      	pop	{r7, pc}

08008914 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8008914:	b580      	push	{r7, lr}
 8008916:	b08e      	sub	sp, #56	@ 0x38
 8008918:	af00      	add	r7, sp, #0
 800891a:	60f8      	str	r0, [r7, #12]
 800891c:	60b9      	str	r1, [r7, #8]
 800891e:	607a      	str	r2, [r7, #4]
 8008920:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8008922:	2300      	movs	r3, #0
 8008924:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008926:	68fb      	ldr	r3, [r7, #12]
 8008928:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800892a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800892c:	2b00      	cmp	r3, #0
 800892e:	d10b      	bne.n	8008948 <xQueueGenericSend+0x34>
	__asm volatile
 8008930:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008934:	f383 8811 	msr	BASEPRI, r3
 8008938:	f3bf 8f6f 	isb	sy
 800893c:	f3bf 8f4f 	dsb	sy
 8008940:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008942:	bf00      	nop
 8008944:	bf00      	nop
 8008946:	e7fd      	b.n	8008944 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008948:	68bb      	ldr	r3, [r7, #8]
 800894a:	2b00      	cmp	r3, #0
 800894c:	d103      	bne.n	8008956 <xQueueGenericSend+0x42>
 800894e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008950:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008952:	2b00      	cmp	r3, #0
 8008954:	d101      	bne.n	800895a <xQueueGenericSend+0x46>
 8008956:	2301      	movs	r3, #1
 8008958:	e000      	b.n	800895c <xQueueGenericSend+0x48>
 800895a:	2300      	movs	r3, #0
 800895c:	2b00      	cmp	r3, #0
 800895e:	d10b      	bne.n	8008978 <xQueueGenericSend+0x64>
	__asm volatile
 8008960:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008964:	f383 8811 	msr	BASEPRI, r3
 8008968:	f3bf 8f6f 	isb	sy
 800896c:	f3bf 8f4f 	dsb	sy
 8008970:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008972:	bf00      	nop
 8008974:	bf00      	nop
 8008976:	e7fd      	b.n	8008974 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008978:	683b      	ldr	r3, [r7, #0]
 800897a:	2b02      	cmp	r3, #2
 800897c:	d103      	bne.n	8008986 <xQueueGenericSend+0x72>
 800897e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008980:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008982:	2b01      	cmp	r3, #1
 8008984:	d101      	bne.n	800898a <xQueueGenericSend+0x76>
 8008986:	2301      	movs	r3, #1
 8008988:	e000      	b.n	800898c <xQueueGenericSend+0x78>
 800898a:	2300      	movs	r3, #0
 800898c:	2b00      	cmp	r3, #0
 800898e:	d10b      	bne.n	80089a8 <xQueueGenericSend+0x94>
	__asm volatile
 8008990:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008994:	f383 8811 	msr	BASEPRI, r3
 8008998:	f3bf 8f6f 	isb	sy
 800899c:	f3bf 8f4f 	dsb	sy
 80089a0:	623b      	str	r3, [r7, #32]
}
 80089a2:	bf00      	nop
 80089a4:	bf00      	nop
 80089a6:	e7fd      	b.n	80089a4 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80089a8:	f001 fa98 	bl	8009edc <xTaskGetSchedulerState>
 80089ac:	4603      	mov	r3, r0
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	d102      	bne.n	80089b8 <xQueueGenericSend+0xa4>
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	d101      	bne.n	80089bc <xQueueGenericSend+0xa8>
 80089b8:	2301      	movs	r3, #1
 80089ba:	e000      	b.n	80089be <xQueueGenericSend+0xaa>
 80089bc:	2300      	movs	r3, #0
 80089be:	2b00      	cmp	r3, #0
 80089c0:	d10b      	bne.n	80089da <xQueueGenericSend+0xc6>
	__asm volatile
 80089c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089c6:	f383 8811 	msr	BASEPRI, r3
 80089ca:	f3bf 8f6f 	isb	sy
 80089ce:	f3bf 8f4f 	dsb	sy
 80089d2:	61fb      	str	r3, [r7, #28]
}
 80089d4:	bf00      	nop
 80089d6:	bf00      	nop
 80089d8:	e7fd      	b.n	80089d6 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80089da:	f001 ffed 	bl	800a9b8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80089de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089e0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80089e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80089e6:	429a      	cmp	r2, r3
 80089e8:	d302      	bcc.n	80089f0 <xQueueGenericSend+0xdc>
 80089ea:	683b      	ldr	r3, [r7, #0]
 80089ec:	2b02      	cmp	r3, #2
 80089ee:	d129      	bne.n	8008a44 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80089f0:	683a      	ldr	r2, [r7, #0]
 80089f2:	68b9      	ldr	r1, [r7, #8]
 80089f4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80089f6:	f000 fa0f 	bl	8008e18 <prvCopyDataToQueue>
 80089fa:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80089fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a00:	2b00      	cmp	r3, #0
 8008a02:	d010      	beq.n	8008a26 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008a04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a06:	3324      	adds	r3, #36	@ 0x24
 8008a08:	4618      	mov	r0, r3
 8008a0a:	f001 f879 	bl	8009b00 <xTaskRemoveFromEventList>
 8008a0e:	4603      	mov	r3, r0
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	d013      	beq.n	8008a3c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8008a14:	4b3f      	ldr	r3, [pc, #252]	@ (8008b14 <xQueueGenericSend+0x200>)
 8008a16:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008a1a:	601a      	str	r2, [r3, #0]
 8008a1c:	f3bf 8f4f 	dsb	sy
 8008a20:	f3bf 8f6f 	isb	sy
 8008a24:	e00a      	b.n	8008a3c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8008a26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	d007      	beq.n	8008a3c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8008a2c:	4b39      	ldr	r3, [pc, #228]	@ (8008b14 <xQueueGenericSend+0x200>)
 8008a2e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008a32:	601a      	str	r2, [r3, #0]
 8008a34:	f3bf 8f4f 	dsb	sy
 8008a38:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8008a3c:	f001 ffee 	bl	800aa1c <vPortExitCritical>
				return pdPASS;
 8008a40:	2301      	movs	r3, #1
 8008a42:	e063      	b.n	8008b0c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	2b00      	cmp	r3, #0
 8008a48:	d103      	bne.n	8008a52 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008a4a:	f001 ffe7 	bl	800aa1c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8008a4e:	2300      	movs	r3, #0
 8008a50:	e05c      	b.n	8008b0c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008a52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	d106      	bne.n	8008a66 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008a58:	f107 0314 	add.w	r3, r7, #20
 8008a5c:	4618      	mov	r0, r3
 8008a5e:	f001 f8db 	bl	8009c18 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008a62:	2301      	movs	r3, #1
 8008a64:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008a66:	f001 ffd9 	bl	800aa1c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008a6a:	f000 fe1b 	bl	80096a4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008a6e:	f001 ffa3 	bl	800a9b8 <vPortEnterCritical>
 8008a72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a74:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008a78:	b25b      	sxtb	r3, r3
 8008a7a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008a7e:	d103      	bne.n	8008a88 <xQueueGenericSend+0x174>
 8008a80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a82:	2200      	movs	r2, #0
 8008a84:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008a88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a8a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008a8e:	b25b      	sxtb	r3, r3
 8008a90:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008a94:	d103      	bne.n	8008a9e <xQueueGenericSend+0x18a>
 8008a96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a98:	2200      	movs	r2, #0
 8008a9a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008a9e:	f001 ffbd 	bl	800aa1c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008aa2:	1d3a      	adds	r2, r7, #4
 8008aa4:	f107 0314 	add.w	r3, r7, #20
 8008aa8:	4611      	mov	r1, r2
 8008aaa:	4618      	mov	r0, r3
 8008aac:	f001 f8ca 	bl	8009c44 <xTaskCheckForTimeOut>
 8008ab0:	4603      	mov	r3, r0
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d124      	bne.n	8008b00 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8008ab6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008ab8:	f000 faa6 	bl	8009008 <prvIsQueueFull>
 8008abc:	4603      	mov	r3, r0
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d018      	beq.n	8008af4 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8008ac2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ac4:	3310      	adds	r3, #16
 8008ac6:	687a      	ldr	r2, [r7, #4]
 8008ac8:	4611      	mov	r1, r2
 8008aca:	4618      	mov	r0, r3
 8008acc:	f000 ffc6 	bl	8009a5c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8008ad0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008ad2:	f000 fa31 	bl	8008f38 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8008ad6:	f000 fdf3 	bl	80096c0 <xTaskResumeAll>
 8008ada:	4603      	mov	r3, r0
 8008adc:	2b00      	cmp	r3, #0
 8008ade:	f47f af7c 	bne.w	80089da <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8008ae2:	4b0c      	ldr	r3, [pc, #48]	@ (8008b14 <xQueueGenericSend+0x200>)
 8008ae4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008ae8:	601a      	str	r2, [r3, #0]
 8008aea:	f3bf 8f4f 	dsb	sy
 8008aee:	f3bf 8f6f 	isb	sy
 8008af2:	e772      	b.n	80089da <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8008af4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008af6:	f000 fa1f 	bl	8008f38 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008afa:	f000 fde1 	bl	80096c0 <xTaskResumeAll>
 8008afe:	e76c      	b.n	80089da <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8008b00:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008b02:	f000 fa19 	bl	8008f38 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008b06:	f000 fddb 	bl	80096c0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8008b0a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8008b0c:	4618      	mov	r0, r3
 8008b0e:	3738      	adds	r7, #56	@ 0x38
 8008b10:	46bd      	mov	sp, r7
 8008b12:	bd80      	pop	{r7, pc}
 8008b14:	e000ed04 	.word	0xe000ed04

08008b18 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8008b18:	b580      	push	{r7, lr}
 8008b1a:	b090      	sub	sp, #64	@ 0x40
 8008b1c:	af00      	add	r7, sp, #0
 8008b1e:	60f8      	str	r0, [r7, #12]
 8008b20:	60b9      	str	r1, [r7, #8]
 8008b22:	607a      	str	r2, [r7, #4]
 8008b24:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8008b2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	d10b      	bne.n	8008b48 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8008b30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b34:	f383 8811 	msr	BASEPRI, r3
 8008b38:	f3bf 8f6f 	isb	sy
 8008b3c:	f3bf 8f4f 	dsb	sy
 8008b40:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008b42:	bf00      	nop
 8008b44:	bf00      	nop
 8008b46:	e7fd      	b.n	8008b44 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008b48:	68bb      	ldr	r3, [r7, #8]
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	d103      	bne.n	8008b56 <xQueueGenericSendFromISR+0x3e>
 8008b4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	d101      	bne.n	8008b5a <xQueueGenericSendFromISR+0x42>
 8008b56:	2301      	movs	r3, #1
 8008b58:	e000      	b.n	8008b5c <xQueueGenericSendFromISR+0x44>
 8008b5a:	2300      	movs	r3, #0
 8008b5c:	2b00      	cmp	r3, #0
 8008b5e:	d10b      	bne.n	8008b78 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8008b60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b64:	f383 8811 	msr	BASEPRI, r3
 8008b68:	f3bf 8f6f 	isb	sy
 8008b6c:	f3bf 8f4f 	dsb	sy
 8008b70:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008b72:	bf00      	nop
 8008b74:	bf00      	nop
 8008b76:	e7fd      	b.n	8008b74 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008b78:	683b      	ldr	r3, [r7, #0]
 8008b7a:	2b02      	cmp	r3, #2
 8008b7c:	d103      	bne.n	8008b86 <xQueueGenericSendFromISR+0x6e>
 8008b7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008b82:	2b01      	cmp	r3, #1
 8008b84:	d101      	bne.n	8008b8a <xQueueGenericSendFromISR+0x72>
 8008b86:	2301      	movs	r3, #1
 8008b88:	e000      	b.n	8008b8c <xQueueGenericSendFromISR+0x74>
 8008b8a:	2300      	movs	r3, #0
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	d10b      	bne.n	8008ba8 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8008b90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b94:	f383 8811 	msr	BASEPRI, r3
 8008b98:	f3bf 8f6f 	isb	sy
 8008b9c:	f3bf 8f4f 	dsb	sy
 8008ba0:	623b      	str	r3, [r7, #32]
}
 8008ba2:	bf00      	nop
 8008ba4:	bf00      	nop
 8008ba6:	e7fd      	b.n	8008ba4 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008ba8:	f001 ffe6 	bl	800ab78 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8008bac:	f3ef 8211 	mrs	r2, BASEPRI
 8008bb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bb4:	f383 8811 	msr	BASEPRI, r3
 8008bb8:	f3bf 8f6f 	isb	sy
 8008bbc:	f3bf 8f4f 	dsb	sy
 8008bc0:	61fa      	str	r2, [r7, #28]
 8008bc2:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8008bc4:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008bc6:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008bc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bca:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008bcc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008bd0:	429a      	cmp	r2, r3
 8008bd2:	d302      	bcc.n	8008bda <xQueueGenericSendFromISR+0xc2>
 8008bd4:	683b      	ldr	r3, [r7, #0]
 8008bd6:	2b02      	cmp	r3, #2
 8008bd8:	d12f      	bne.n	8008c3a <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008bda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bdc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008be0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008be4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008be6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008be8:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008bea:	683a      	ldr	r2, [r7, #0]
 8008bec:	68b9      	ldr	r1, [r7, #8]
 8008bee:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8008bf0:	f000 f912 	bl	8008e18 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008bf4:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8008bf8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008bfc:	d112      	bne.n	8008c24 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008bfe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	d016      	beq.n	8008c34 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008c06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c08:	3324      	adds	r3, #36	@ 0x24
 8008c0a:	4618      	mov	r0, r3
 8008c0c:	f000 ff78 	bl	8009b00 <xTaskRemoveFromEventList>
 8008c10:	4603      	mov	r3, r0
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	d00e      	beq.n	8008c34 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	2b00      	cmp	r3, #0
 8008c1a:	d00b      	beq.n	8008c34 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	2201      	movs	r2, #1
 8008c20:	601a      	str	r2, [r3, #0]
 8008c22:	e007      	b.n	8008c34 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008c24:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8008c28:	3301      	adds	r3, #1
 8008c2a:	b2db      	uxtb	r3, r3
 8008c2c:	b25a      	sxtb	r2, r3
 8008c2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c30:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8008c34:	2301      	movs	r3, #1
 8008c36:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8008c38:	e001      	b.n	8008c3e <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8008c3a:	2300      	movs	r3, #0
 8008c3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008c3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008c40:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008c42:	697b      	ldr	r3, [r7, #20]
 8008c44:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8008c48:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008c4a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8008c4c:	4618      	mov	r0, r3
 8008c4e:	3740      	adds	r7, #64	@ 0x40
 8008c50:	46bd      	mov	sp, r7
 8008c52:	bd80      	pop	{r7, pc}

08008c54 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8008c54:	b580      	push	{r7, lr}
 8008c56:	b08c      	sub	sp, #48	@ 0x30
 8008c58:	af00      	add	r7, sp, #0
 8008c5a:	60f8      	str	r0, [r7, #12]
 8008c5c:	60b9      	str	r1, [r7, #8]
 8008c5e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8008c60:	2300      	movs	r3, #0
 8008c62:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008c64:	68fb      	ldr	r3, [r7, #12]
 8008c66:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008c68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d10b      	bne.n	8008c86 <xQueueReceive+0x32>
	__asm volatile
 8008c6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c72:	f383 8811 	msr	BASEPRI, r3
 8008c76:	f3bf 8f6f 	isb	sy
 8008c7a:	f3bf 8f4f 	dsb	sy
 8008c7e:	623b      	str	r3, [r7, #32]
}
 8008c80:	bf00      	nop
 8008c82:	bf00      	nop
 8008c84:	e7fd      	b.n	8008c82 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008c86:	68bb      	ldr	r3, [r7, #8]
 8008c88:	2b00      	cmp	r3, #0
 8008c8a:	d103      	bne.n	8008c94 <xQueueReceive+0x40>
 8008c8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	d101      	bne.n	8008c98 <xQueueReceive+0x44>
 8008c94:	2301      	movs	r3, #1
 8008c96:	e000      	b.n	8008c9a <xQueueReceive+0x46>
 8008c98:	2300      	movs	r3, #0
 8008c9a:	2b00      	cmp	r3, #0
 8008c9c:	d10b      	bne.n	8008cb6 <xQueueReceive+0x62>
	__asm volatile
 8008c9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ca2:	f383 8811 	msr	BASEPRI, r3
 8008ca6:	f3bf 8f6f 	isb	sy
 8008caa:	f3bf 8f4f 	dsb	sy
 8008cae:	61fb      	str	r3, [r7, #28]
}
 8008cb0:	bf00      	nop
 8008cb2:	bf00      	nop
 8008cb4:	e7fd      	b.n	8008cb2 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008cb6:	f001 f911 	bl	8009edc <xTaskGetSchedulerState>
 8008cba:	4603      	mov	r3, r0
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	d102      	bne.n	8008cc6 <xQueueReceive+0x72>
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	2b00      	cmp	r3, #0
 8008cc4:	d101      	bne.n	8008cca <xQueueReceive+0x76>
 8008cc6:	2301      	movs	r3, #1
 8008cc8:	e000      	b.n	8008ccc <xQueueReceive+0x78>
 8008cca:	2300      	movs	r3, #0
 8008ccc:	2b00      	cmp	r3, #0
 8008cce:	d10b      	bne.n	8008ce8 <xQueueReceive+0x94>
	__asm volatile
 8008cd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008cd4:	f383 8811 	msr	BASEPRI, r3
 8008cd8:	f3bf 8f6f 	isb	sy
 8008cdc:	f3bf 8f4f 	dsb	sy
 8008ce0:	61bb      	str	r3, [r7, #24]
}
 8008ce2:	bf00      	nop
 8008ce4:	bf00      	nop
 8008ce6:	e7fd      	b.n	8008ce4 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008ce8:	f001 fe66 	bl	800a9b8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008cec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008cee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008cf0:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008cf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008cf4:	2b00      	cmp	r3, #0
 8008cf6:	d01f      	beq.n	8008d38 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008cf8:	68b9      	ldr	r1, [r7, #8]
 8008cfa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008cfc:	f000 f8f6 	bl	8008eec <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008d00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d02:	1e5a      	subs	r2, r3, #1
 8008d04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d06:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008d08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d0a:	691b      	ldr	r3, [r3, #16]
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d00f      	beq.n	8008d30 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008d10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d12:	3310      	adds	r3, #16
 8008d14:	4618      	mov	r0, r3
 8008d16:	f000 fef3 	bl	8009b00 <xTaskRemoveFromEventList>
 8008d1a:	4603      	mov	r3, r0
 8008d1c:	2b00      	cmp	r3, #0
 8008d1e:	d007      	beq.n	8008d30 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008d20:	4b3c      	ldr	r3, [pc, #240]	@ (8008e14 <xQueueReceive+0x1c0>)
 8008d22:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008d26:	601a      	str	r2, [r3, #0]
 8008d28:	f3bf 8f4f 	dsb	sy
 8008d2c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008d30:	f001 fe74 	bl	800aa1c <vPortExitCritical>
				return pdPASS;
 8008d34:	2301      	movs	r3, #1
 8008d36:	e069      	b.n	8008e0c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	2b00      	cmp	r3, #0
 8008d3c:	d103      	bne.n	8008d46 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008d3e:	f001 fe6d 	bl	800aa1c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008d42:	2300      	movs	r3, #0
 8008d44:	e062      	b.n	8008e0c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008d46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	d106      	bne.n	8008d5a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008d4c:	f107 0310 	add.w	r3, r7, #16
 8008d50:	4618      	mov	r0, r3
 8008d52:	f000 ff61 	bl	8009c18 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008d56:	2301      	movs	r3, #1
 8008d58:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008d5a:	f001 fe5f 	bl	800aa1c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008d5e:	f000 fca1 	bl	80096a4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008d62:	f001 fe29 	bl	800a9b8 <vPortEnterCritical>
 8008d66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d68:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008d6c:	b25b      	sxtb	r3, r3
 8008d6e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008d72:	d103      	bne.n	8008d7c <xQueueReceive+0x128>
 8008d74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d76:	2200      	movs	r2, #0
 8008d78:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008d7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d7e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008d82:	b25b      	sxtb	r3, r3
 8008d84:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008d88:	d103      	bne.n	8008d92 <xQueueReceive+0x13e>
 8008d8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d8c:	2200      	movs	r2, #0
 8008d8e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008d92:	f001 fe43 	bl	800aa1c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008d96:	1d3a      	adds	r2, r7, #4
 8008d98:	f107 0310 	add.w	r3, r7, #16
 8008d9c:	4611      	mov	r1, r2
 8008d9e:	4618      	mov	r0, r3
 8008da0:	f000 ff50 	bl	8009c44 <xTaskCheckForTimeOut>
 8008da4:	4603      	mov	r3, r0
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	d123      	bne.n	8008df2 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008daa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008dac:	f000 f916 	bl	8008fdc <prvIsQueueEmpty>
 8008db0:	4603      	mov	r3, r0
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	d017      	beq.n	8008de6 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008db6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008db8:	3324      	adds	r3, #36	@ 0x24
 8008dba:	687a      	ldr	r2, [r7, #4]
 8008dbc:	4611      	mov	r1, r2
 8008dbe:	4618      	mov	r0, r3
 8008dc0:	f000 fe4c 	bl	8009a5c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008dc4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008dc6:	f000 f8b7 	bl	8008f38 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008dca:	f000 fc79 	bl	80096c0 <xTaskResumeAll>
 8008dce:	4603      	mov	r3, r0
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d189      	bne.n	8008ce8 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8008dd4:	4b0f      	ldr	r3, [pc, #60]	@ (8008e14 <xQueueReceive+0x1c0>)
 8008dd6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008dda:	601a      	str	r2, [r3, #0]
 8008ddc:	f3bf 8f4f 	dsb	sy
 8008de0:	f3bf 8f6f 	isb	sy
 8008de4:	e780      	b.n	8008ce8 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8008de6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008de8:	f000 f8a6 	bl	8008f38 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008dec:	f000 fc68 	bl	80096c0 <xTaskResumeAll>
 8008df0:	e77a      	b.n	8008ce8 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8008df2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008df4:	f000 f8a0 	bl	8008f38 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008df8:	f000 fc62 	bl	80096c0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008dfc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008dfe:	f000 f8ed 	bl	8008fdc <prvIsQueueEmpty>
 8008e02:	4603      	mov	r3, r0
 8008e04:	2b00      	cmp	r3, #0
 8008e06:	f43f af6f 	beq.w	8008ce8 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008e0a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008e0c:	4618      	mov	r0, r3
 8008e0e:	3730      	adds	r7, #48	@ 0x30
 8008e10:	46bd      	mov	sp, r7
 8008e12:	bd80      	pop	{r7, pc}
 8008e14:	e000ed04 	.word	0xe000ed04

08008e18 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8008e18:	b580      	push	{r7, lr}
 8008e1a:	b086      	sub	sp, #24
 8008e1c:	af00      	add	r7, sp, #0
 8008e1e:	60f8      	str	r0, [r7, #12]
 8008e20:	60b9      	str	r1, [r7, #8]
 8008e22:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8008e24:	2300      	movs	r3, #0
 8008e26:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e2c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8008e2e:	68fb      	ldr	r3, [r7, #12]
 8008e30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e32:	2b00      	cmp	r3, #0
 8008e34:	d10d      	bne.n	8008e52 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008e36:	68fb      	ldr	r3, [r7, #12]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	d14d      	bne.n	8008eda <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008e3e:	68fb      	ldr	r3, [r7, #12]
 8008e40:	689b      	ldr	r3, [r3, #8]
 8008e42:	4618      	mov	r0, r3
 8008e44:	f001 f868 	bl	8009f18 <xTaskPriorityDisinherit>
 8008e48:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8008e4a:	68fb      	ldr	r3, [r7, #12]
 8008e4c:	2200      	movs	r2, #0
 8008e4e:	609a      	str	r2, [r3, #8]
 8008e50:	e043      	b.n	8008eda <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	2b00      	cmp	r3, #0
 8008e56:	d119      	bne.n	8008e8c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	6858      	ldr	r0, [r3, #4]
 8008e5c:	68fb      	ldr	r3, [r7, #12]
 8008e5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e60:	461a      	mov	r2, r3
 8008e62:	68b9      	ldr	r1, [r7, #8]
 8008e64:	f00f fe61 	bl	8018b2a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008e68:	68fb      	ldr	r3, [r7, #12]
 8008e6a:	685a      	ldr	r2, [r3, #4]
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e70:	441a      	add	r2, r3
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008e76:	68fb      	ldr	r3, [r7, #12]
 8008e78:	685a      	ldr	r2, [r3, #4]
 8008e7a:	68fb      	ldr	r3, [r7, #12]
 8008e7c:	689b      	ldr	r3, [r3, #8]
 8008e7e:	429a      	cmp	r2, r3
 8008e80:	d32b      	bcc.n	8008eda <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8008e82:	68fb      	ldr	r3, [r7, #12]
 8008e84:	681a      	ldr	r2, [r3, #0]
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	605a      	str	r2, [r3, #4]
 8008e8a:	e026      	b.n	8008eda <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	68d8      	ldr	r0, [r3, #12]
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e94:	461a      	mov	r2, r3
 8008e96:	68b9      	ldr	r1, [r7, #8]
 8008e98:	f00f fe47 	bl	8018b2a <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8008e9c:	68fb      	ldr	r3, [r7, #12]
 8008e9e:	68da      	ldr	r2, [r3, #12]
 8008ea0:	68fb      	ldr	r3, [r7, #12]
 8008ea2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ea4:	425b      	negs	r3, r3
 8008ea6:	441a      	add	r2, r3
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008eac:	68fb      	ldr	r3, [r7, #12]
 8008eae:	68da      	ldr	r2, [r3, #12]
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	429a      	cmp	r2, r3
 8008eb6:	d207      	bcs.n	8008ec8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	689a      	ldr	r2, [r3, #8]
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ec0:	425b      	negs	r3, r3
 8008ec2:	441a      	add	r2, r3
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	2b02      	cmp	r3, #2
 8008ecc:	d105      	bne.n	8008eda <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008ece:	693b      	ldr	r3, [r7, #16]
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	d002      	beq.n	8008eda <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8008ed4:	693b      	ldr	r3, [r7, #16]
 8008ed6:	3b01      	subs	r3, #1
 8008ed8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008eda:	693b      	ldr	r3, [r7, #16]
 8008edc:	1c5a      	adds	r2, r3, #1
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8008ee2:	697b      	ldr	r3, [r7, #20]
}
 8008ee4:	4618      	mov	r0, r3
 8008ee6:	3718      	adds	r7, #24
 8008ee8:	46bd      	mov	sp, r7
 8008eea:	bd80      	pop	{r7, pc}

08008eec <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8008eec:	b580      	push	{r7, lr}
 8008eee:	b082      	sub	sp, #8
 8008ef0:	af00      	add	r7, sp, #0
 8008ef2:	6078      	str	r0, [r7, #4]
 8008ef4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	d018      	beq.n	8008f30 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	68da      	ldr	r2, [r3, #12]
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f06:	441a      	add	r2, r3
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	68da      	ldr	r2, [r3, #12]
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	689b      	ldr	r3, [r3, #8]
 8008f14:	429a      	cmp	r2, r3
 8008f16:	d303      	bcc.n	8008f20 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	681a      	ldr	r2, [r3, #0]
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	68d9      	ldr	r1, [r3, #12]
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f28:	461a      	mov	r2, r3
 8008f2a:	6838      	ldr	r0, [r7, #0]
 8008f2c:	f00f fdfd 	bl	8018b2a <memcpy>
	}
}
 8008f30:	bf00      	nop
 8008f32:	3708      	adds	r7, #8
 8008f34:	46bd      	mov	sp, r7
 8008f36:	bd80      	pop	{r7, pc}

08008f38 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8008f38:	b580      	push	{r7, lr}
 8008f3a:	b084      	sub	sp, #16
 8008f3c:	af00      	add	r7, sp, #0
 8008f3e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008f40:	f001 fd3a 	bl	800a9b8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008f4a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008f4c:	e011      	b.n	8008f72 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	d012      	beq.n	8008f7c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	3324      	adds	r3, #36	@ 0x24
 8008f5a:	4618      	mov	r0, r3
 8008f5c:	f000 fdd0 	bl	8009b00 <xTaskRemoveFromEventList>
 8008f60:	4603      	mov	r3, r0
 8008f62:	2b00      	cmp	r3, #0
 8008f64:	d001      	beq.n	8008f6a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8008f66:	f000 fed1 	bl	8009d0c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8008f6a:	7bfb      	ldrb	r3, [r7, #15]
 8008f6c:	3b01      	subs	r3, #1
 8008f6e:	b2db      	uxtb	r3, r3
 8008f70:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008f72:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008f76:	2b00      	cmp	r3, #0
 8008f78:	dce9      	bgt.n	8008f4e <prvUnlockQueue+0x16>
 8008f7a:	e000      	b.n	8008f7e <prvUnlockQueue+0x46>
					break;
 8008f7c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	22ff      	movs	r2, #255	@ 0xff
 8008f82:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8008f86:	f001 fd49 	bl	800aa1c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8008f8a:	f001 fd15 	bl	800a9b8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008f94:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008f96:	e011      	b.n	8008fbc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	691b      	ldr	r3, [r3, #16]
 8008f9c:	2b00      	cmp	r3, #0
 8008f9e:	d012      	beq.n	8008fc6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	3310      	adds	r3, #16
 8008fa4:	4618      	mov	r0, r3
 8008fa6:	f000 fdab 	bl	8009b00 <xTaskRemoveFromEventList>
 8008faa:	4603      	mov	r3, r0
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	d001      	beq.n	8008fb4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8008fb0:	f000 feac 	bl	8009d0c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8008fb4:	7bbb      	ldrb	r3, [r7, #14]
 8008fb6:	3b01      	subs	r3, #1
 8008fb8:	b2db      	uxtb	r3, r3
 8008fba:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008fbc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	dce9      	bgt.n	8008f98 <prvUnlockQueue+0x60>
 8008fc4:	e000      	b.n	8008fc8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8008fc6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	22ff      	movs	r2, #255	@ 0xff
 8008fcc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8008fd0:	f001 fd24 	bl	800aa1c <vPortExitCritical>
}
 8008fd4:	bf00      	nop
 8008fd6:	3710      	adds	r7, #16
 8008fd8:	46bd      	mov	sp, r7
 8008fda:	bd80      	pop	{r7, pc}

08008fdc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8008fdc:	b580      	push	{r7, lr}
 8008fde:	b084      	sub	sp, #16
 8008fe0:	af00      	add	r7, sp, #0
 8008fe2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008fe4:	f001 fce8 	bl	800a9b8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	d102      	bne.n	8008ff6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8008ff0:	2301      	movs	r3, #1
 8008ff2:	60fb      	str	r3, [r7, #12]
 8008ff4:	e001      	b.n	8008ffa <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8008ff6:	2300      	movs	r3, #0
 8008ff8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008ffa:	f001 fd0f 	bl	800aa1c <vPortExitCritical>

	return xReturn;
 8008ffe:	68fb      	ldr	r3, [r7, #12]
}
 8009000:	4618      	mov	r0, r3
 8009002:	3710      	adds	r7, #16
 8009004:	46bd      	mov	sp, r7
 8009006:	bd80      	pop	{r7, pc}

08009008 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8009008:	b580      	push	{r7, lr}
 800900a:	b084      	sub	sp, #16
 800900c:	af00      	add	r7, sp, #0
 800900e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009010:	f001 fcd2 	bl	800a9b8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800901c:	429a      	cmp	r2, r3
 800901e:	d102      	bne.n	8009026 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8009020:	2301      	movs	r3, #1
 8009022:	60fb      	str	r3, [r7, #12]
 8009024:	e001      	b.n	800902a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8009026:	2300      	movs	r3, #0
 8009028:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800902a:	f001 fcf7 	bl	800aa1c <vPortExitCritical>

	return xReturn;
 800902e:	68fb      	ldr	r3, [r7, #12]
}
 8009030:	4618      	mov	r0, r3
 8009032:	3710      	adds	r7, #16
 8009034:	46bd      	mov	sp, r7
 8009036:	bd80      	pop	{r7, pc}

08009038 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8009038:	b480      	push	{r7}
 800903a:	b085      	sub	sp, #20
 800903c:	af00      	add	r7, sp, #0
 800903e:	6078      	str	r0, [r7, #4]
 8009040:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009042:	2300      	movs	r3, #0
 8009044:	60fb      	str	r3, [r7, #12]
 8009046:	e014      	b.n	8009072 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8009048:	4a0f      	ldr	r2, [pc, #60]	@ (8009088 <vQueueAddToRegistry+0x50>)
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8009050:	2b00      	cmp	r3, #0
 8009052:	d10b      	bne.n	800906c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8009054:	490c      	ldr	r1, [pc, #48]	@ (8009088 <vQueueAddToRegistry+0x50>)
 8009056:	68fb      	ldr	r3, [r7, #12]
 8009058:	683a      	ldr	r2, [r7, #0]
 800905a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800905e:	4a0a      	ldr	r2, [pc, #40]	@ (8009088 <vQueueAddToRegistry+0x50>)
 8009060:	68fb      	ldr	r3, [r7, #12]
 8009062:	00db      	lsls	r3, r3, #3
 8009064:	4413      	add	r3, r2
 8009066:	687a      	ldr	r2, [r7, #4]
 8009068:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800906a:	e006      	b.n	800907a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800906c:	68fb      	ldr	r3, [r7, #12]
 800906e:	3301      	adds	r3, #1
 8009070:	60fb      	str	r3, [r7, #12]
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	2b07      	cmp	r3, #7
 8009076:	d9e7      	bls.n	8009048 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8009078:	bf00      	nop
 800907a:	bf00      	nop
 800907c:	3714      	adds	r7, #20
 800907e:	46bd      	mov	sp, r7
 8009080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009084:	4770      	bx	lr
 8009086:	bf00      	nop
 8009088:	20008188 	.word	0x20008188

0800908c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800908c:	b580      	push	{r7, lr}
 800908e:	b086      	sub	sp, #24
 8009090:	af00      	add	r7, sp, #0
 8009092:	60f8      	str	r0, [r7, #12]
 8009094:	60b9      	str	r1, [r7, #8]
 8009096:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800909c:	f001 fc8c 	bl	800a9b8 <vPortEnterCritical>
 80090a0:	697b      	ldr	r3, [r7, #20]
 80090a2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80090a6:	b25b      	sxtb	r3, r3
 80090a8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80090ac:	d103      	bne.n	80090b6 <vQueueWaitForMessageRestricted+0x2a>
 80090ae:	697b      	ldr	r3, [r7, #20]
 80090b0:	2200      	movs	r2, #0
 80090b2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80090b6:	697b      	ldr	r3, [r7, #20]
 80090b8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80090bc:	b25b      	sxtb	r3, r3
 80090be:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80090c2:	d103      	bne.n	80090cc <vQueueWaitForMessageRestricted+0x40>
 80090c4:	697b      	ldr	r3, [r7, #20]
 80090c6:	2200      	movs	r2, #0
 80090c8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80090cc:	f001 fca6 	bl	800aa1c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80090d0:	697b      	ldr	r3, [r7, #20]
 80090d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80090d4:	2b00      	cmp	r3, #0
 80090d6:	d106      	bne.n	80090e6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80090d8:	697b      	ldr	r3, [r7, #20]
 80090da:	3324      	adds	r3, #36	@ 0x24
 80090dc:	687a      	ldr	r2, [r7, #4]
 80090de:	68b9      	ldr	r1, [r7, #8]
 80090e0:	4618      	mov	r0, r3
 80090e2:	f000 fce1 	bl	8009aa8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80090e6:	6978      	ldr	r0, [r7, #20]
 80090e8:	f7ff ff26 	bl	8008f38 <prvUnlockQueue>
	}
 80090ec:	bf00      	nop
 80090ee:	3718      	adds	r7, #24
 80090f0:	46bd      	mov	sp, r7
 80090f2:	bd80      	pop	{r7, pc}

080090f4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80090f4:	b580      	push	{r7, lr}
 80090f6:	b08e      	sub	sp, #56	@ 0x38
 80090f8:	af04      	add	r7, sp, #16
 80090fa:	60f8      	str	r0, [r7, #12]
 80090fc:	60b9      	str	r1, [r7, #8]
 80090fe:	607a      	str	r2, [r7, #4]
 8009100:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8009102:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009104:	2b00      	cmp	r3, #0
 8009106:	d10b      	bne.n	8009120 <xTaskCreateStatic+0x2c>
	__asm volatile
 8009108:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800910c:	f383 8811 	msr	BASEPRI, r3
 8009110:	f3bf 8f6f 	isb	sy
 8009114:	f3bf 8f4f 	dsb	sy
 8009118:	623b      	str	r3, [r7, #32]
}
 800911a:	bf00      	nop
 800911c:	bf00      	nop
 800911e:	e7fd      	b.n	800911c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8009120:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009122:	2b00      	cmp	r3, #0
 8009124:	d10b      	bne.n	800913e <xTaskCreateStatic+0x4a>
	__asm volatile
 8009126:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800912a:	f383 8811 	msr	BASEPRI, r3
 800912e:	f3bf 8f6f 	isb	sy
 8009132:	f3bf 8f4f 	dsb	sy
 8009136:	61fb      	str	r3, [r7, #28]
}
 8009138:	bf00      	nop
 800913a:	bf00      	nop
 800913c:	e7fd      	b.n	800913a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800913e:	23a8      	movs	r3, #168	@ 0xa8
 8009140:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8009142:	693b      	ldr	r3, [r7, #16]
 8009144:	2ba8      	cmp	r3, #168	@ 0xa8
 8009146:	d00b      	beq.n	8009160 <xTaskCreateStatic+0x6c>
	__asm volatile
 8009148:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800914c:	f383 8811 	msr	BASEPRI, r3
 8009150:	f3bf 8f6f 	isb	sy
 8009154:	f3bf 8f4f 	dsb	sy
 8009158:	61bb      	str	r3, [r7, #24]
}
 800915a:	bf00      	nop
 800915c:	bf00      	nop
 800915e:	e7fd      	b.n	800915c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8009160:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8009162:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009164:	2b00      	cmp	r3, #0
 8009166:	d01e      	beq.n	80091a6 <xTaskCreateStatic+0xb2>
 8009168:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800916a:	2b00      	cmp	r3, #0
 800916c:	d01b      	beq.n	80091a6 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800916e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009170:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8009172:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009174:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009176:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8009178:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800917a:	2202      	movs	r2, #2
 800917c:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8009180:	2300      	movs	r3, #0
 8009182:	9303      	str	r3, [sp, #12]
 8009184:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009186:	9302      	str	r3, [sp, #8]
 8009188:	f107 0314 	add.w	r3, r7, #20
 800918c:	9301      	str	r3, [sp, #4]
 800918e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009190:	9300      	str	r3, [sp, #0]
 8009192:	683b      	ldr	r3, [r7, #0]
 8009194:	687a      	ldr	r2, [r7, #4]
 8009196:	68b9      	ldr	r1, [r7, #8]
 8009198:	68f8      	ldr	r0, [r7, #12]
 800919a:	f000 f851 	bl	8009240 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800919e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80091a0:	f000 f8f6 	bl	8009390 <prvAddNewTaskToReadyList>
 80091a4:	e001      	b.n	80091aa <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80091a6:	2300      	movs	r3, #0
 80091a8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80091aa:	697b      	ldr	r3, [r7, #20]
	}
 80091ac:	4618      	mov	r0, r3
 80091ae:	3728      	adds	r7, #40	@ 0x28
 80091b0:	46bd      	mov	sp, r7
 80091b2:	bd80      	pop	{r7, pc}

080091b4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80091b4:	b580      	push	{r7, lr}
 80091b6:	b08c      	sub	sp, #48	@ 0x30
 80091b8:	af04      	add	r7, sp, #16
 80091ba:	60f8      	str	r0, [r7, #12]
 80091bc:	60b9      	str	r1, [r7, #8]
 80091be:	603b      	str	r3, [r7, #0]
 80091c0:	4613      	mov	r3, r2
 80091c2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80091c4:	88fb      	ldrh	r3, [r7, #6]
 80091c6:	009b      	lsls	r3, r3, #2
 80091c8:	4618      	mov	r0, r3
 80091ca:	f001 fd17 	bl	800abfc <pvPortMalloc>
 80091ce:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80091d0:	697b      	ldr	r3, [r7, #20]
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	d00e      	beq.n	80091f4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80091d6:	20a8      	movs	r0, #168	@ 0xa8
 80091d8:	f001 fd10 	bl	800abfc <pvPortMalloc>
 80091dc:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80091de:	69fb      	ldr	r3, [r7, #28]
 80091e0:	2b00      	cmp	r3, #0
 80091e2:	d003      	beq.n	80091ec <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80091e4:	69fb      	ldr	r3, [r7, #28]
 80091e6:	697a      	ldr	r2, [r7, #20]
 80091e8:	631a      	str	r2, [r3, #48]	@ 0x30
 80091ea:	e005      	b.n	80091f8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80091ec:	6978      	ldr	r0, [r7, #20]
 80091ee:	f001 fdd3 	bl	800ad98 <vPortFree>
 80091f2:	e001      	b.n	80091f8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80091f4:	2300      	movs	r3, #0
 80091f6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80091f8:	69fb      	ldr	r3, [r7, #28]
 80091fa:	2b00      	cmp	r3, #0
 80091fc:	d017      	beq.n	800922e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80091fe:	69fb      	ldr	r3, [r7, #28]
 8009200:	2200      	movs	r2, #0
 8009202:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009206:	88fa      	ldrh	r2, [r7, #6]
 8009208:	2300      	movs	r3, #0
 800920a:	9303      	str	r3, [sp, #12]
 800920c:	69fb      	ldr	r3, [r7, #28]
 800920e:	9302      	str	r3, [sp, #8]
 8009210:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009212:	9301      	str	r3, [sp, #4]
 8009214:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009216:	9300      	str	r3, [sp, #0]
 8009218:	683b      	ldr	r3, [r7, #0]
 800921a:	68b9      	ldr	r1, [r7, #8]
 800921c:	68f8      	ldr	r0, [r7, #12]
 800921e:	f000 f80f 	bl	8009240 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009222:	69f8      	ldr	r0, [r7, #28]
 8009224:	f000 f8b4 	bl	8009390 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8009228:	2301      	movs	r3, #1
 800922a:	61bb      	str	r3, [r7, #24]
 800922c:	e002      	b.n	8009234 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800922e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8009232:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8009234:	69bb      	ldr	r3, [r7, #24]
	}
 8009236:	4618      	mov	r0, r3
 8009238:	3720      	adds	r7, #32
 800923a:	46bd      	mov	sp, r7
 800923c:	bd80      	pop	{r7, pc}
	...

08009240 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8009240:	b580      	push	{r7, lr}
 8009242:	b088      	sub	sp, #32
 8009244:	af00      	add	r7, sp, #0
 8009246:	60f8      	str	r0, [r7, #12]
 8009248:	60b9      	str	r1, [r7, #8]
 800924a:	607a      	str	r2, [r7, #4]
 800924c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800924e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009250:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	009b      	lsls	r3, r3, #2
 8009256:	461a      	mov	r2, r3
 8009258:	21a5      	movs	r1, #165	@ 0xa5
 800925a:	f00f fb3f 	bl	80188dc <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800925e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009260:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8009268:	3b01      	subs	r3, #1
 800926a:	009b      	lsls	r3, r3, #2
 800926c:	4413      	add	r3, r2
 800926e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8009270:	69bb      	ldr	r3, [r7, #24]
 8009272:	f023 0307 	bic.w	r3, r3, #7
 8009276:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8009278:	69bb      	ldr	r3, [r7, #24]
 800927a:	f003 0307 	and.w	r3, r3, #7
 800927e:	2b00      	cmp	r3, #0
 8009280:	d00b      	beq.n	800929a <prvInitialiseNewTask+0x5a>
	__asm volatile
 8009282:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009286:	f383 8811 	msr	BASEPRI, r3
 800928a:	f3bf 8f6f 	isb	sy
 800928e:	f3bf 8f4f 	dsb	sy
 8009292:	617b      	str	r3, [r7, #20]
}
 8009294:	bf00      	nop
 8009296:	bf00      	nop
 8009298:	e7fd      	b.n	8009296 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800929a:	68bb      	ldr	r3, [r7, #8]
 800929c:	2b00      	cmp	r3, #0
 800929e:	d01f      	beq.n	80092e0 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80092a0:	2300      	movs	r3, #0
 80092a2:	61fb      	str	r3, [r7, #28]
 80092a4:	e012      	b.n	80092cc <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80092a6:	68ba      	ldr	r2, [r7, #8]
 80092a8:	69fb      	ldr	r3, [r7, #28]
 80092aa:	4413      	add	r3, r2
 80092ac:	7819      	ldrb	r1, [r3, #0]
 80092ae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80092b0:	69fb      	ldr	r3, [r7, #28]
 80092b2:	4413      	add	r3, r2
 80092b4:	3334      	adds	r3, #52	@ 0x34
 80092b6:	460a      	mov	r2, r1
 80092b8:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80092ba:	68ba      	ldr	r2, [r7, #8]
 80092bc:	69fb      	ldr	r3, [r7, #28]
 80092be:	4413      	add	r3, r2
 80092c0:	781b      	ldrb	r3, [r3, #0]
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d006      	beq.n	80092d4 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80092c6:	69fb      	ldr	r3, [r7, #28]
 80092c8:	3301      	adds	r3, #1
 80092ca:	61fb      	str	r3, [r7, #28]
 80092cc:	69fb      	ldr	r3, [r7, #28]
 80092ce:	2b0f      	cmp	r3, #15
 80092d0:	d9e9      	bls.n	80092a6 <prvInitialiseNewTask+0x66>
 80092d2:	e000      	b.n	80092d6 <prvInitialiseNewTask+0x96>
			{
				break;
 80092d4:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80092d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092d8:	2200      	movs	r2, #0
 80092da:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80092de:	e003      	b.n	80092e8 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80092e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092e2:	2200      	movs	r2, #0
 80092e4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80092e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092ea:	2b37      	cmp	r3, #55	@ 0x37
 80092ec:	d901      	bls.n	80092f2 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80092ee:	2337      	movs	r3, #55	@ 0x37
 80092f0:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80092f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092f4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80092f6:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80092f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092fa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80092fc:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80092fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009300:	2200      	movs	r2, #0
 8009302:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009304:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009306:	3304      	adds	r3, #4
 8009308:	4618      	mov	r0, r3
 800930a:	f7ff f965 	bl	80085d8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800930e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009310:	3318      	adds	r3, #24
 8009312:	4618      	mov	r0, r3
 8009314:	f7ff f960 	bl	80085d8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009318:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800931a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800931c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800931e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009320:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8009324:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009326:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009328:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800932a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800932c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800932e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009330:	2200      	movs	r2, #0
 8009332:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009336:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009338:	2200      	movs	r2, #0
 800933a:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800933e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009340:	3354      	adds	r3, #84	@ 0x54
 8009342:	224c      	movs	r2, #76	@ 0x4c
 8009344:	2100      	movs	r1, #0
 8009346:	4618      	mov	r0, r3
 8009348:	f00f fac8 	bl	80188dc <memset>
 800934c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800934e:	4a0d      	ldr	r2, [pc, #52]	@ (8009384 <prvInitialiseNewTask+0x144>)
 8009350:	659a      	str	r2, [r3, #88]	@ 0x58
 8009352:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009354:	4a0c      	ldr	r2, [pc, #48]	@ (8009388 <prvInitialiseNewTask+0x148>)
 8009356:	65da      	str	r2, [r3, #92]	@ 0x5c
 8009358:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800935a:	4a0c      	ldr	r2, [pc, #48]	@ (800938c <prvInitialiseNewTask+0x14c>)
 800935c:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800935e:	683a      	ldr	r2, [r7, #0]
 8009360:	68f9      	ldr	r1, [r7, #12]
 8009362:	69b8      	ldr	r0, [r7, #24]
 8009364:	f001 f9f6 	bl	800a754 <pxPortInitialiseStack>
 8009368:	4602      	mov	r2, r0
 800936a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800936c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800936e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009370:	2b00      	cmp	r3, #0
 8009372:	d002      	beq.n	800937a <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009374:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009376:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009378:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800937a:	bf00      	nop
 800937c:	3720      	adds	r7, #32
 800937e:	46bd      	mov	sp, r7
 8009380:	bd80      	pop	{r7, pc}
 8009382:	bf00      	nop
 8009384:	20010f9c 	.word	0x20010f9c
 8009388:	20011004 	.word	0x20011004
 800938c:	2001106c 	.word	0x2001106c

08009390 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009390:	b580      	push	{r7, lr}
 8009392:	b082      	sub	sp, #8
 8009394:	af00      	add	r7, sp, #0
 8009396:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8009398:	f001 fb0e 	bl	800a9b8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800939c:	4b2d      	ldr	r3, [pc, #180]	@ (8009454 <prvAddNewTaskToReadyList+0xc4>)
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	3301      	adds	r3, #1
 80093a2:	4a2c      	ldr	r2, [pc, #176]	@ (8009454 <prvAddNewTaskToReadyList+0xc4>)
 80093a4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80093a6:	4b2c      	ldr	r3, [pc, #176]	@ (8009458 <prvAddNewTaskToReadyList+0xc8>)
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	2b00      	cmp	r3, #0
 80093ac:	d109      	bne.n	80093c2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80093ae:	4a2a      	ldr	r2, [pc, #168]	@ (8009458 <prvAddNewTaskToReadyList+0xc8>)
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80093b4:	4b27      	ldr	r3, [pc, #156]	@ (8009454 <prvAddNewTaskToReadyList+0xc4>)
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	2b01      	cmp	r3, #1
 80093ba:	d110      	bne.n	80093de <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80093bc:	f000 fcca 	bl	8009d54 <prvInitialiseTaskLists>
 80093c0:	e00d      	b.n	80093de <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80093c2:	4b26      	ldr	r3, [pc, #152]	@ (800945c <prvAddNewTaskToReadyList+0xcc>)
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	2b00      	cmp	r3, #0
 80093c8:	d109      	bne.n	80093de <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80093ca:	4b23      	ldr	r3, [pc, #140]	@ (8009458 <prvAddNewTaskToReadyList+0xc8>)
 80093cc:	681b      	ldr	r3, [r3, #0]
 80093ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093d4:	429a      	cmp	r2, r3
 80093d6:	d802      	bhi.n	80093de <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80093d8:	4a1f      	ldr	r2, [pc, #124]	@ (8009458 <prvAddNewTaskToReadyList+0xc8>)
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80093de:	4b20      	ldr	r3, [pc, #128]	@ (8009460 <prvAddNewTaskToReadyList+0xd0>)
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	3301      	adds	r3, #1
 80093e4:	4a1e      	ldr	r2, [pc, #120]	@ (8009460 <prvAddNewTaskToReadyList+0xd0>)
 80093e6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80093e8:	4b1d      	ldr	r3, [pc, #116]	@ (8009460 <prvAddNewTaskToReadyList+0xd0>)
 80093ea:	681a      	ldr	r2, [r3, #0]
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80093f4:	4b1b      	ldr	r3, [pc, #108]	@ (8009464 <prvAddNewTaskToReadyList+0xd4>)
 80093f6:	681b      	ldr	r3, [r3, #0]
 80093f8:	429a      	cmp	r2, r3
 80093fa:	d903      	bls.n	8009404 <prvAddNewTaskToReadyList+0x74>
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009400:	4a18      	ldr	r2, [pc, #96]	@ (8009464 <prvAddNewTaskToReadyList+0xd4>)
 8009402:	6013      	str	r3, [r2, #0]
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009408:	4613      	mov	r3, r2
 800940a:	009b      	lsls	r3, r3, #2
 800940c:	4413      	add	r3, r2
 800940e:	009b      	lsls	r3, r3, #2
 8009410:	4a15      	ldr	r2, [pc, #84]	@ (8009468 <prvAddNewTaskToReadyList+0xd8>)
 8009412:	441a      	add	r2, r3
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	3304      	adds	r3, #4
 8009418:	4619      	mov	r1, r3
 800941a:	4610      	mov	r0, r2
 800941c:	f7ff f8e9 	bl	80085f2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8009420:	f001 fafc 	bl	800aa1c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8009424:	4b0d      	ldr	r3, [pc, #52]	@ (800945c <prvAddNewTaskToReadyList+0xcc>)
 8009426:	681b      	ldr	r3, [r3, #0]
 8009428:	2b00      	cmp	r3, #0
 800942a:	d00e      	beq.n	800944a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800942c:	4b0a      	ldr	r3, [pc, #40]	@ (8009458 <prvAddNewTaskToReadyList+0xc8>)
 800942e:	681b      	ldr	r3, [r3, #0]
 8009430:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009436:	429a      	cmp	r2, r3
 8009438:	d207      	bcs.n	800944a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800943a:	4b0c      	ldr	r3, [pc, #48]	@ (800946c <prvAddNewTaskToReadyList+0xdc>)
 800943c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009440:	601a      	str	r2, [r3, #0]
 8009442:	f3bf 8f4f 	dsb	sy
 8009446:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800944a:	bf00      	nop
 800944c:	3708      	adds	r7, #8
 800944e:	46bd      	mov	sp, r7
 8009450:	bd80      	pop	{r7, pc}
 8009452:	bf00      	nop
 8009454:	2000869c 	.word	0x2000869c
 8009458:	200081c8 	.word	0x200081c8
 800945c:	200086a8 	.word	0x200086a8
 8009460:	200086b8 	.word	0x200086b8
 8009464:	200086a4 	.word	0x200086a4
 8009468:	200081cc 	.word	0x200081cc
 800946c:	e000ed04 	.word	0xe000ed04

08009470 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 8009470:	b580      	push	{r7, lr}
 8009472:	b084      	sub	sp, #16
 8009474:	af00      	add	r7, sp, #0
 8009476:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8009478:	f001 fa9e 	bl	800a9b8 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	2b00      	cmp	r3, #0
 8009480:	d102      	bne.n	8009488 <vTaskDelete+0x18>
 8009482:	4b2d      	ldr	r3, [pc, #180]	@ (8009538 <vTaskDelete+0xc8>)
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	e000      	b.n	800948a <vTaskDelete+0x1a>
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800948c:	68fb      	ldr	r3, [r7, #12]
 800948e:	3304      	adds	r3, #4
 8009490:	4618      	mov	r0, r3
 8009492:	f7ff f90b 	bl	80086ac <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009496:	68fb      	ldr	r3, [r7, #12]
 8009498:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800949a:	2b00      	cmp	r3, #0
 800949c:	d004      	beq.n	80094a8 <vTaskDelete+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800949e:	68fb      	ldr	r3, [r7, #12]
 80094a0:	3318      	adds	r3, #24
 80094a2:	4618      	mov	r0, r3
 80094a4:	f7ff f902 	bl	80086ac <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 80094a8:	4b24      	ldr	r3, [pc, #144]	@ (800953c <vTaskDelete+0xcc>)
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	3301      	adds	r3, #1
 80094ae:	4a23      	ldr	r2, [pc, #140]	@ (800953c <vTaskDelete+0xcc>)
 80094b0:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 80094b2:	4b21      	ldr	r3, [pc, #132]	@ (8009538 <vTaskDelete+0xc8>)
 80094b4:	681b      	ldr	r3, [r3, #0]
 80094b6:	68fa      	ldr	r2, [r7, #12]
 80094b8:	429a      	cmp	r2, r3
 80094ba:	d10b      	bne.n	80094d4 <vTaskDelete+0x64>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 80094bc:	68fb      	ldr	r3, [r7, #12]
 80094be:	3304      	adds	r3, #4
 80094c0:	4619      	mov	r1, r3
 80094c2:	481f      	ldr	r0, [pc, #124]	@ (8009540 <vTaskDelete+0xd0>)
 80094c4:	f7ff f895 	bl	80085f2 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 80094c8:	4b1e      	ldr	r3, [pc, #120]	@ (8009544 <vTaskDelete+0xd4>)
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	3301      	adds	r3, #1
 80094ce:	4a1d      	ldr	r2, [pc, #116]	@ (8009544 <vTaskDelete+0xd4>)
 80094d0:	6013      	str	r3, [r2, #0]
 80094d2:	e009      	b.n	80094e8 <vTaskDelete+0x78>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 80094d4:	4b1c      	ldr	r3, [pc, #112]	@ (8009548 <vTaskDelete+0xd8>)
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	3b01      	subs	r3, #1
 80094da:	4a1b      	ldr	r2, [pc, #108]	@ (8009548 <vTaskDelete+0xd8>)
 80094dc:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 80094de:	68f8      	ldr	r0, [r7, #12]
 80094e0:	f000 fca6 	bl	8009e30 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 80094e4:	f000 fcda 	bl	8009e9c <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 80094e8:	f001 fa98 	bl	800aa1c <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 80094ec:	4b17      	ldr	r3, [pc, #92]	@ (800954c <vTaskDelete+0xdc>)
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	2b00      	cmp	r3, #0
 80094f2:	d01c      	beq.n	800952e <vTaskDelete+0xbe>
		{
			if( pxTCB == pxCurrentTCB )
 80094f4:	4b10      	ldr	r3, [pc, #64]	@ (8009538 <vTaskDelete+0xc8>)
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	68fa      	ldr	r2, [r7, #12]
 80094fa:	429a      	cmp	r2, r3
 80094fc:	d117      	bne.n	800952e <vTaskDelete+0xbe>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 80094fe:	4b14      	ldr	r3, [pc, #80]	@ (8009550 <vTaskDelete+0xe0>)
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	2b00      	cmp	r3, #0
 8009504:	d00b      	beq.n	800951e <vTaskDelete+0xae>
	__asm volatile
 8009506:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800950a:	f383 8811 	msr	BASEPRI, r3
 800950e:	f3bf 8f6f 	isb	sy
 8009512:	f3bf 8f4f 	dsb	sy
 8009516:	60bb      	str	r3, [r7, #8]
}
 8009518:	bf00      	nop
 800951a:	bf00      	nop
 800951c:	e7fd      	b.n	800951a <vTaskDelete+0xaa>
				portYIELD_WITHIN_API();
 800951e:	4b0d      	ldr	r3, [pc, #52]	@ (8009554 <vTaskDelete+0xe4>)
 8009520:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009524:	601a      	str	r2, [r3, #0]
 8009526:	f3bf 8f4f 	dsb	sy
 800952a:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800952e:	bf00      	nop
 8009530:	3710      	adds	r7, #16
 8009532:	46bd      	mov	sp, r7
 8009534:	bd80      	pop	{r7, pc}
 8009536:	bf00      	nop
 8009538:	200081c8 	.word	0x200081c8
 800953c:	200086b8 	.word	0x200086b8
 8009540:	20008670 	.word	0x20008670
 8009544:	20008684 	.word	0x20008684
 8009548:	2000869c 	.word	0x2000869c
 800954c:	200086a8 	.word	0x200086a8
 8009550:	200086c4 	.word	0x200086c4
 8009554:	e000ed04 	.word	0xe000ed04

08009558 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8009558:	b580      	push	{r7, lr}
 800955a:	b084      	sub	sp, #16
 800955c:	af00      	add	r7, sp, #0
 800955e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8009560:	2300      	movs	r3, #0
 8009562:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	2b00      	cmp	r3, #0
 8009568:	d018      	beq.n	800959c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800956a:	4b14      	ldr	r3, [pc, #80]	@ (80095bc <vTaskDelay+0x64>)
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	2b00      	cmp	r3, #0
 8009570:	d00b      	beq.n	800958a <vTaskDelay+0x32>
	__asm volatile
 8009572:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009576:	f383 8811 	msr	BASEPRI, r3
 800957a:	f3bf 8f6f 	isb	sy
 800957e:	f3bf 8f4f 	dsb	sy
 8009582:	60bb      	str	r3, [r7, #8]
}
 8009584:	bf00      	nop
 8009586:	bf00      	nop
 8009588:	e7fd      	b.n	8009586 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800958a:	f000 f88b 	bl	80096a4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800958e:	2100      	movs	r1, #0
 8009590:	6878      	ldr	r0, [r7, #4]
 8009592:	f000 fd31 	bl	8009ff8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009596:	f000 f893 	bl	80096c0 <xTaskResumeAll>
 800959a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	2b00      	cmp	r3, #0
 80095a0:	d107      	bne.n	80095b2 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80095a2:	4b07      	ldr	r3, [pc, #28]	@ (80095c0 <vTaskDelay+0x68>)
 80095a4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80095a8:	601a      	str	r2, [r3, #0]
 80095aa:	f3bf 8f4f 	dsb	sy
 80095ae:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80095b2:	bf00      	nop
 80095b4:	3710      	adds	r7, #16
 80095b6:	46bd      	mov	sp, r7
 80095b8:	bd80      	pop	{r7, pc}
 80095ba:	bf00      	nop
 80095bc:	200086c4 	.word	0x200086c4
 80095c0:	e000ed04 	.word	0xe000ed04

080095c4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80095c4:	b580      	push	{r7, lr}
 80095c6:	b08a      	sub	sp, #40	@ 0x28
 80095c8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80095ca:	2300      	movs	r3, #0
 80095cc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80095ce:	2300      	movs	r3, #0
 80095d0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80095d2:	463a      	mov	r2, r7
 80095d4:	1d39      	adds	r1, r7, #4
 80095d6:	f107 0308 	add.w	r3, r7, #8
 80095da:	4618      	mov	r0, r3
 80095dc:	f7fe ffa8 	bl	8008530 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80095e0:	6839      	ldr	r1, [r7, #0]
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	68ba      	ldr	r2, [r7, #8]
 80095e6:	9202      	str	r2, [sp, #8]
 80095e8:	9301      	str	r3, [sp, #4]
 80095ea:	2300      	movs	r3, #0
 80095ec:	9300      	str	r3, [sp, #0]
 80095ee:	2300      	movs	r3, #0
 80095f0:	460a      	mov	r2, r1
 80095f2:	4924      	ldr	r1, [pc, #144]	@ (8009684 <vTaskStartScheduler+0xc0>)
 80095f4:	4824      	ldr	r0, [pc, #144]	@ (8009688 <vTaskStartScheduler+0xc4>)
 80095f6:	f7ff fd7d 	bl	80090f4 <xTaskCreateStatic>
 80095fa:	4603      	mov	r3, r0
 80095fc:	4a23      	ldr	r2, [pc, #140]	@ (800968c <vTaskStartScheduler+0xc8>)
 80095fe:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8009600:	4b22      	ldr	r3, [pc, #136]	@ (800968c <vTaskStartScheduler+0xc8>)
 8009602:	681b      	ldr	r3, [r3, #0]
 8009604:	2b00      	cmp	r3, #0
 8009606:	d002      	beq.n	800960e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8009608:	2301      	movs	r3, #1
 800960a:	617b      	str	r3, [r7, #20]
 800960c:	e001      	b.n	8009612 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800960e:	2300      	movs	r3, #0
 8009610:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8009612:	697b      	ldr	r3, [r7, #20]
 8009614:	2b01      	cmp	r3, #1
 8009616:	d102      	bne.n	800961e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8009618:	f000 fd42 	bl	800a0a0 <xTimerCreateTimerTask>
 800961c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800961e:	697b      	ldr	r3, [r7, #20]
 8009620:	2b01      	cmp	r3, #1
 8009622:	d11b      	bne.n	800965c <vTaskStartScheduler+0x98>
	__asm volatile
 8009624:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009628:	f383 8811 	msr	BASEPRI, r3
 800962c:	f3bf 8f6f 	isb	sy
 8009630:	f3bf 8f4f 	dsb	sy
 8009634:	613b      	str	r3, [r7, #16]
}
 8009636:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009638:	4b15      	ldr	r3, [pc, #84]	@ (8009690 <vTaskStartScheduler+0xcc>)
 800963a:	681b      	ldr	r3, [r3, #0]
 800963c:	3354      	adds	r3, #84	@ 0x54
 800963e:	4a15      	ldr	r2, [pc, #84]	@ (8009694 <vTaskStartScheduler+0xd0>)
 8009640:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8009642:	4b15      	ldr	r3, [pc, #84]	@ (8009698 <vTaskStartScheduler+0xd4>)
 8009644:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009648:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800964a:	4b14      	ldr	r3, [pc, #80]	@ (800969c <vTaskStartScheduler+0xd8>)
 800964c:	2201      	movs	r2, #1
 800964e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009650:	4b13      	ldr	r3, [pc, #76]	@ (80096a0 <vTaskStartScheduler+0xdc>)
 8009652:	2200      	movs	r2, #0
 8009654:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8009656:	f001 f90b 	bl	800a870 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800965a:	e00f      	b.n	800967c <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800965c:	697b      	ldr	r3, [r7, #20]
 800965e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009662:	d10b      	bne.n	800967c <vTaskStartScheduler+0xb8>
	__asm volatile
 8009664:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009668:	f383 8811 	msr	BASEPRI, r3
 800966c:	f3bf 8f6f 	isb	sy
 8009670:	f3bf 8f4f 	dsb	sy
 8009674:	60fb      	str	r3, [r7, #12]
}
 8009676:	bf00      	nop
 8009678:	bf00      	nop
 800967a:	e7fd      	b.n	8009678 <vTaskStartScheduler+0xb4>
}
 800967c:	bf00      	nop
 800967e:	3718      	adds	r7, #24
 8009680:	46bd      	mov	sp, r7
 8009682:	bd80      	pop	{r7, pc}
 8009684:	080199b4 	.word	0x080199b4
 8009688:	08009d25 	.word	0x08009d25
 800968c:	200086c0 	.word	0x200086c0
 8009690:	200081c8 	.word	0x200081c8
 8009694:	200000f4 	.word	0x200000f4
 8009698:	200086bc 	.word	0x200086bc
 800969c:	200086a8 	.word	0x200086a8
 80096a0:	200086a0 	.word	0x200086a0

080096a4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80096a4:	b480      	push	{r7}
 80096a6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80096a8:	4b04      	ldr	r3, [pc, #16]	@ (80096bc <vTaskSuspendAll+0x18>)
 80096aa:	681b      	ldr	r3, [r3, #0]
 80096ac:	3301      	adds	r3, #1
 80096ae:	4a03      	ldr	r2, [pc, #12]	@ (80096bc <vTaskSuspendAll+0x18>)
 80096b0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80096b2:	bf00      	nop
 80096b4:	46bd      	mov	sp, r7
 80096b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096ba:	4770      	bx	lr
 80096bc:	200086c4 	.word	0x200086c4

080096c0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80096c0:	b580      	push	{r7, lr}
 80096c2:	b084      	sub	sp, #16
 80096c4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80096c6:	2300      	movs	r3, #0
 80096c8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80096ca:	2300      	movs	r3, #0
 80096cc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80096ce:	4b42      	ldr	r3, [pc, #264]	@ (80097d8 <xTaskResumeAll+0x118>)
 80096d0:	681b      	ldr	r3, [r3, #0]
 80096d2:	2b00      	cmp	r3, #0
 80096d4:	d10b      	bne.n	80096ee <xTaskResumeAll+0x2e>
	__asm volatile
 80096d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096da:	f383 8811 	msr	BASEPRI, r3
 80096de:	f3bf 8f6f 	isb	sy
 80096e2:	f3bf 8f4f 	dsb	sy
 80096e6:	603b      	str	r3, [r7, #0]
}
 80096e8:	bf00      	nop
 80096ea:	bf00      	nop
 80096ec:	e7fd      	b.n	80096ea <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80096ee:	f001 f963 	bl	800a9b8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80096f2:	4b39      	ldr	r3, [pc, #228]	@ (80097d8 <xTaskResumeAll+0x118>)
 80096f4:	681b      	ldr	r3, [r3, #0]
 80096f6:	3b01      	subs	r3, #1
 80096f8:	4a37      	ldr	r2, [pc, #220]	@ (80097d8 <xTaskResumeAll+0x118>)
 80096fa:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80096fc:	4b36      	ldr	r3, [pc, #216]	@ (80097d8 <xTaskResumeAll+0x118>)
 80096fe:	681b      	ldr	r3, [r3, #0]
 8009700:	2b00      	cmp	r3, #0
 8009702:	d162      	bne.n	80097ca <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009704:	4b35      	ldr	r3, [pc, #212]	@ (80097dc <xTaskResumeAll+0x11c>)
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	2b00      	cmp	r3, #0
 800970a:	d05e      	beq.n	80097ca <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800970c:	e02f      	b.n	800976e <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800970e:	4b34      	ldr	r3, [pc, #208]	@ (80097e0 <xTaskResumeAll+0x120>)
 8009710:	68db      	ldr	r3, [r3, #12]
 8009712:	68db      	ldr	r3, [r3, #12]
 8009714:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009716:	68fb      	ldr	r3, [r7, #12]
 8009718:	3318      	adds	r3, #24
 800971a:	4618      	mov	r0, r3
 800971c:	f7fe ffc6 	bl	80086ac <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009720:	68fb      	ldr	r3, [r7, #12]
 8009722:	3304      	adds	r3, #4
 8009724:	4618      	mov	r0, r3
 8009726:	f7fe ffc1 	bl	80086ac <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800972a:	68fb      	ldr	r3, [r7, #12]
 800972c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800972e:	4b2d      	ldr	r3, [pc, #180]	@ (80097e4 <xTaskResumeAll+0x124>)
 8009730:	681b      	ldr	r3, [r3, #0]
 8009732:	429a      	cmp	r2, r3
 8009734:	d903      	bls.n	800973e <xTaskResumeAll+0x7e>
 8009736:	68fb      	ldr	r3, [r7, #12]
 8009738:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800973a:	4a2a      	ldr	r2, [pc, #168]	@ (80097e4 <xTaskResumeAll+0x124>)
 800973c:	6013      	str	r3, [r2, #0]
 800973e:	68fb      	ldr	r3, [r7, #12]
 8009740:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009742:	4613      	mov	r3, r2
 8009744:	009b      	lsls	r3, r3, #2
 8009746:	4413      	add	r3, r2
 8009748:	009b      	lsls	r3, r3, #2
 800974a:	4a27      	ldr	r2, [pc, #156]	@ (80097e8 <xTaskResumeAll+0x128>)
 800974c:	441a      	add	r2, r3
 800974e:	68fb      	ldr	r3, [r7, #12]
 8009750:	3304      	adds	r3, #4
 8009752:	4619      	mov	r1, r3
 8009754:	4610      	mov	r0, r2
 8009756:	f7fe ff4c 	bl	80085f2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800975a:	68fb      	ldr	r3, [r7, #12]
 800975c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800975e:	4b23      	ldr	r3, [pc, #140]	@ (80097ec <xTaskResumeAll+0x12c>)
 8009760:	681b      	ldr	r3, [r3, #0]
 8009762:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009764:	429a      	cmp	r2, r3
 8009766:	d302      	bcc.n	800976e <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8009768:	4b21      	ldr	r3, [pc, #132]	@ (80097f0 <xTaskResumeAll+0x130>)
 800976a:	2201      	movs	r2, #1
 800976c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800976e:	4b1c      	ldr	r3, [pc, #112]	@ (80097e0 <xTaskResumeAll+0x120>)
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	2b00      	cmp	r3, #0
 8009774:	d1cb      	bne.n	800970e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8009776:	68fb      	ldr	r3, [r7, #12]
 8009778:	2b00      	cmp	r3, #0
 800977a:	d001      	beq.n	8009780 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800977c:	f000 fb8e 	bl	8009e9c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8009780:	4b1c      	ldr	r3, [pc, #112]	@ (80097f4 <xTaskResumeAll+0x134>)
 8009782:	681b      	ldr	r3, [r3, #0]
 8009784:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	2b00      	cmp	r3, #0
 800978a:	d010      	beq.n	80097ae <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800978c:	f000 f846 	bl	800981c <xTaskIncrementTick>
 8009790:	4603      	mov	r3, r0
 8009792:	2b00      	cmp	r3, #0
 8009794:	d002      	beq.n	800979c <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8009796:	4b16      	ldr	r3, [pc, #88]	@ (80097f0 <xTaskResumeAll+0x130>)
 8009798:	2201      	movs	r2, #1
 800979a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	3b01      	subs	r3, #1
 80097a0:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	2b00      	cmp	r3, #0
 80097a6:	d1f1      	bne.n	800978c <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 80097a8:	4b12      	ldr	r3, [pc, #72]	@ (80097f4 <xTaskResumeAll+0x134>)
 80097aa:	2200      	movs	r2, #0
 80097ac:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80097ae:	4b10      	ldr	r3, [pc, #64]	@ (80097f0 <xTaskResumeAll+0x130>)
 80097b0:	681b      	ldr	r3, [r3, #0]
 80097b2:	2b00      	cmp	r3, #0
 80097b4:	d009      	beq.n	80097ca <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80097b6:	2301      	movs	r3, #1
 80097b8:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80097ba:	4b0f      	ldr	r3, [pc, #60]	@ (80097f8 <xTaskResumeAll+0x138>)
 80097bc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80097c0:	601a      	str	r2, [r3, #0]
 80097c2:	f3bf 8f4f 	dsb	sy
 80097c6:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80097ca:	f001 f927 	bl	800aa1c <vPortExitCritical>

	return xAlreadyYielded;
 80097ce:	68bb      	ldr	r3, [r7, #8]
}
 80097d0:	4618      	mov	r0, r3
 80097d2:	3710      	adds	r7, #16
 80097d4:	46bd      	mov	sp, r7
 80097d6:	bd80      	pop	{r7, pc}
 80097d8:	200086c4 	.word	0x200086c4
 80097dc:	2000869c 	.word	0x2000869c
 80097e0:	2000865c 	.word	0x2000865c
 80097e4:	200086a4 	.word	0x200086a4
 80097e8:	200081cc 	.word	0x200081cc
 80097ec:	200081c8 	.word	0x200081c8
 80097f0:	200086b0 	.word	0x200086b0
 80097f4:	200086ac 	.word	0x200086ac
 80097f8:	e000ed04 	.word	0xe000ed04

080097fc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80097fc:	b480      	push	{r7}
 80097fe:	b083      	sub	sp, #12
 8009800:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8009802:	4b05      	ldr	r3, [pc, #20]	@ (8009818 <xTaskGetTickCount+0x1c>)
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8009808:	687b      	ldr	r3, [r7, #4]
}
 800980a:	4618      	mov	r0, r3
 800980c:	370c      	adds	r7, #12
 800980e:	46bd      	mov	sp, r7
 8009810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009814:	4770      	bx	lr
 8009816:	bf00      	nop
 8009818:	200086a0 	.word	0x200086a0

0800981c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800981c:	b580      	push	{r7, lr}
 800981e:	b086      	sub	sp, #24
 8009820:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8009822:	2300      	movs	r3, #0
 8009824:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009826:	4b4f      	ldr	r3, [pc, #316]	@ (8009964 <xTaskIncrementTick+0x148>)
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	2b00      	cmp	r3, #0
 800982c:	f040 8090 	bne.w	8009950 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009830:	4b4d      	ldr	r3, [pc, #308]	@ (8009968 <xTaskIncrementTick+0x14c>)
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	3301      	adds	r3, #1
 8009836:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009838:	4a4b      	ldr	r2, [pc, #300]	@ (8009968 <xTaskIncrementTick+0x14c>)
 800983a:	693b      	ldr	r3, [r7, #16]
 800983c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800983e:	693b      	ldr	r3, [r7, #16]
 8009840:	2b00      	cmp	r3, #0
 8009842:	d121      	bne.n	8009888 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8009844:	4b49      	ldr	r3, [pc, #292]	@ (800996c <xTaskIncrementTick+0x150>)
 8009846:	681b      	ldr	r3, [r3, #0]
 8009848:	681b      	ldr	r3, [r3, #0]
 800984a:	2b00      	cmp	r3, #0
 800984c:	d00b      	beq.n	8009866 <xTaskIncrementTick+0x4a>
	__asm volatile
 800984e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009852:	f383 8811 	msr	BASEPRI, r3
 8009856:	f3bf 8f6f 	isb	sy
 800985a:	f3bf 8f4f 	dsb	sy
 800985e:	603b      	str	r3, [r7, #0]
}
 8009860:	bf00      	nop
 8009862:	bf00      	nop
 8009864:	e7fd      	b.n	8009862 <xTaskIncrementTick+0x46>
 8009866:	4b41      	ldr	r3, [pc, #260]	@ (800996c <xTaskIncrementTick+0x150>)
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	60fb      	str	r3, [r7, #12]
 800986c:	4b40      	ldr	r3, [pc, #256]	@ (8009970 <xTaskIncrementTick+0x154>)
 800986e:	681b      	ldr	r3, [r3, #0]
 8009870:	4a3e      	ldr	r2, [pc, #248]	@ (800996c <xTaskIncrementTick+0x150>)
 8009872:	6013      	str	r3, [r2, #0]
 8009874:	4a3e      	ldr	r2, [pc, #248]	@ (8009970 <xTaskIncrementTick+0x154>)
 8009876:	68fb      	ldr	r3, [r7, #12]
 8009878:	6013      	str	r3, [r2, #0]
 800987a:	4b3e      	ldr	r3, [pc, #248]	@ (8009974 <xTaskIncrementTick+0x158>)
 800987c:	681b      	ldr	r3, [r3, #0]
 800987e:	3301      	adds	r3, #1
 8009880:	4a3c      	ldr	r2, [pc, #240]	@ (8009974 <xTaskIncrementTick+0x158>)
 8009882:	6013      	str	r3, [r2, #0]
 8009884:	f000 fb0a 	bl	8009e9c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009888:	4b3b      	ldr	r3, [pc, #236]	@ (8009978 <xTaskIncrementTick+0x15c>)
 800988a:	681b      	ldr	r3, [r3, #0]
 800988c:	693a      	ldr	r2, [r7, #16]
 800988e:	429a      	cmp	r2, r3
 8009890:	d349      	bcc.n	8009926 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009892:	4b36      	ldr	r3, [pc, #216]	@ (800996c <xTaskIncrementTick+0x150>)
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	681b      	ldr	r3, [r3, #0]
 8009898:	2b00      	cmp	r3, #0
 800989a:	d104      	bne.n	80098a6 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800989c:	4b36      	ldr	r3, [pc, #216]	@ (8009978 <xTaskIncrementTick+0x15c>)
 800989e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80098a2:	601a      	str	r2, [r3, #0]
					break;
 80098a4:	e03f      	b.n	8009926 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80098a6:	4b31      	ldr	r3, [pc, #196]	@ (800996c <xTaskIncrementTick+0x150>)
 80098a8:	681b      	ldr	r3, [r3, #0]
 80098aa:	68db      	ldr	r3, [r3, #12]
 80098ac:	68db      	ldr	r3, [r3, #12]
 80098ae:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80098b0:	68bb      	ldr	r3, [r7, #8]
 80098b2:	685b      	ldr	r3, [r3, #4]
 80098b4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80098b6:	693a      	ldr	r2, [r7, #16]
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	429a      	cmp	r2, r3
 80098bc:	d203      	bcs.n	80098c6 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80098be:	4a2e      	ldr	r2, [pc, #184]	@ (8009978 <xTaskIncrementTick+0x15c>)
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80098c4:	e02f      	b.n	8009926 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80098c6:	68bb      	ldr	r3, [r7, #8]
 80098c8:	3304      	adds	r3, #4
 80098ca:	4618      	mov	r0, r3
 80098cc:	f7fe feee 	bl	80086ac <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80098d0:	68bb      	ldr	r3, [r7, #8]
 80098d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80098d4:	2b00      	cmp	r3, #0
 80098d6:	d004      	beq.n	80098e2 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80098d8:	68bb      	ldr	r3, [r7, #8]
 80098da:	3318      	adds	r3, #24
 80098dc:	4618      	mov	r0, r3
 80098de:	f7fe fee5 	bl	80086ac <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80098e2:	68bb      	ldr	r3, [r7, #8]
 80098e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80098e6:	4b25      	ldr	r3, [pc, #148]	@ (800997c <xTaskIncrementTick+0x160>)
 80098e8:	681b      	ldr	r3, [r3, #0]
 80098ea:	429a      	cmp	r2, r3
 80098ec:	d903      	bls.n	80098f6 <xTaskIncrementTick+0xda>
 80098ee:	68bb      	ldr	r3, [r7, #8]
 80098f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80098f2:	4a22      	ldr	r2, [pc, #136]	@ (800997c <xTaskIncrementTick+0x160>)
 80098f4:	6013      	str	r3, [r2, #0]
 80098f6:	68bb      	ldr	r3, [r7, #8]
 80098f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80098fa:	4613      	mov	r3, r2
 80098fc:	009b      	lsls	r3, r3, #2
 80098fe:	4413      	add	r3, r2
 8009900:	009b      	lsls	r3, r3, #2
 8009902:	4a1f      	ldr	r2, [pc, #124]	@ (8009980 <xTaskIncrementTick+0x164>)
 8009904:	441a      	add	r2, r3
 8009906:	68bb      	ldr	r3, [r7, #8]
 8009908:	3304      	adds	r3, #4
 800990a:	4619      	mov	r1, r3
 800990c:	4610      	mov	r0, r2
 800990e:	f7fe fe70 	bl	80085f2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009912:	68bb      	ldr	r3, [r7, #8]
 8009914:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009916:	4b1b      	ldr	r3, [pc, #108]	@ (8009984 <xTaskIncrementTick+0x168>)
 8009918:	681b      	ldr	r3, [r3, #0]
 800991a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800991c:	429a      	cmp	r2, r3
 800991e:	d3b8      	bcc.n	8009892 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8009920:	2301      	movs	r3, #1
 8009922:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009924:	e7b5      	b.n	8009892 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009926:	4b17      	ldr	r3, [pc, #92]	@ (8009984 <xTaskIncrementTick+0x168>)
 8009928:	681b      	ldr	r3, [r3, #0]
 800992a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800992c:	4914      	ldr	r1, [pc, #80]	@ (8009980 <xTaskIncrementTick+0x164>)
 800992e:	4613      	mov	r3, r2
 8009930:	009b      	lsls	r3, r3, #2
 8009932:	4413      	add	r3, r2
 8009934:	009b      	lsls	r3, r3, #2
 8009936:	440b      	add	r3, r1
 8009938:	681b      	ldr	r3, [r3, #0]
 800993a:	2b01      	cmp	r3, #1
 800993c:	d901      	bls.n	8009942 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800993e:	2301      	movs	r3, #1
 8009940:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8009942:	4b11      	ldr	r3, [pc, #68]	@ (8009988 <xTaskIncrementTick+0x16c>)
 8009944:	681b      	ldr	r3, [r3, #0]
 8009946:	2b00      	cmp	r3, #0
 8009948:	d007      	beq.n	800995a <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800994a:	2301      	movs	r3, #1
 800994c:	617b      	str	r3, [r7, #20]
 800994e:	e004      	b.n	800995a <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8009950:	4b0e      	ldr	r3, [pc, #56]	@ (800998c <xTaskIncrementTick+0x170>)
 8009952:	681b      	ldr	r3, [r3, #0]
 8009954:	3301      	adds	r3, #1
 8009956:	4a0d      	ldr	r2, [pc, #52]	@ (800998c <xTaskIncrementTick+0x170>)
 8009958:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800995a:	697b      	ldr	r3, [r7, #20]
}
 800995c:	4618      	mov	r0, r3
 800995e:	3718      	adds	r7, #24
 8009960:	46bd      	mov	sp, r7
 8009962:	bd80      	pop	{r7, pc}
 8009964:	200086c4 	.word	0x200086c4
 8009968:	200086a0 	.word	0x200086a0
 800996c:	20008654 	.word	0x20008654
 8009970:	20008658 	.word	0x20008658
 8009974:	200086b4 	.word	0x200086b4
 8009978:	200086bc 	.word	0x200086bc
 800997c:	200086a4 	.word	0x200086a4
 8009980:	200081cc 	.word	0x200081cc
 8009984:	200081c8 	.word	0x200081c8
 8009988:	200086b0 	.word	0x200086b0
 800998c:	200086ac 	.word	0x200086ac

08009990 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009990:	b480      	push	{r7}
 8009992:	b085      	sub	sp, #20
 8009994:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009996:	4b2b      	ldr	r3, [pc, #172]	@ (8009a44 <vTaskSwitchContext+0xb4>)
 8009998:	681b      	ldr	r3, [r3, #0]
 800999a:	2b00      	cmp	r3, #0
 800999c:	d003      	beq.n	80099a6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800999e:	4b2a      	ldr	r3, [pc, #168]	@ (8009a48 <vTaskSwitchContext+0xb8>)
 80099a0:	2201      	movs	r2, #1
 80099a2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80099a4:	e047      	b.n	8009a36 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 80099a6:	4b28      	ldr	r3, [pc, #160]	@ (8009a48 <vTaskSwitchContext+0xb8>)
 80099a8:	2200      	movs	r2, #0
 80099aa:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80099ac:	4b27      	ldr	r3, [pc, #156]	@ (8009a4c <vTaskSwitchContext+0xbc>)
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	60fb      	str	r3, [r7, #12]
 80099b2:	e011      	b.n	80099d8 <vTaskSwitchContext+0x48>
 80099b4:	68fb      	ldr	r3, [r7, #12]
 80099b6:	2b00      	cmp	r3, #0
 80099b8:	d10b      	bne.n	80099d2 <vTaskSwitchContext+0x42>
	__asm volatile
 80099ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099be:	f383 8811 	msr	BASEPRI, r3
 80099c2:	f3bf 8f6f 	isb	sy
 80099c6:	f3bf 8f4f 	dsb	sy
 80099ca:	607b      	str	r3, [r7, #4]
}
 80099cc:	bf00      	nop
 80099ce:	bf00      	nop
 80099d0:	e7fd      	b.n	80099ce <vTaskSwitchContext+0x3e>
 80099d2:	68fb      	ldr	r3, [r7, #12]
 80099d4:	3b01      	subs	r3, #1
 80099d6:	60fb      	str	r3, [r7, #12]
 80099d8:	491d      	ldr	r1, [pc, #116]	@ (8009a50 <vTaskSwitchContext+0xc0>)
 80099da:	68fa      	ldr	r2, [r7, #12]
 80099dc:	4613      	mov	r3, r2
 80099de:	009b      	lsls	r3, r3, #2
 80099e0:	4413      	add	r3, r2
 80099e2:	009b      	lsls	r3, r3, #2
 80099e4:	440b      	add	r3, r1
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	2b00      	cmp	r3, #0
 80099ea:	d0e3      	beq.n	80099b4 <vTaskSwitchContext+0x24>
 80099ec:	68fa      	ldr	r2, [r7, #12]
 80099ee:	4613      	mov	r3, r2
 80099f0:	009b      	lsls	r3, r3, #2
 80099f2:	4413      	add	r3, r2
 80099f4:	009b      	lsls	r3, r3, #2
 80099f6:	4a16      	ldr	r2, [pc, #88]	@ (8009a50 <vTaskSwitchContext+0xc0>)
 80099f8:	4413      	add	r3, r2
 80099fa:	60bb      	str	r3, [r7, #8]
 80099fc:	68bb      	ldr	r3, [r7, #8]
 80099fe:	685b      	ldr	r3, [r3, #4]
 8009a00:	685a      	ldr	r2, [r3, #4]
 8009a02:	68bb      	ldr	r3, [r7, #8]
 8009a04:	605a      	str	r2, [r3, #4]
 8009a06:	68bb      	ldr	r3, [r7, #8]
 8009a08:	685a      	ldr	r2, [r3, #4]
 8009a0a:	68bb      	ldr	r3, [r7, #8]
 8009a0c:	3308      	adds	r3, #8
 8009a0e:	429a      	cmp	r2, r3
 8009a10:	d104      	bne.n	8009a1c <vTaskSwitchContext+0x8c>
 8009a12:	68bb      	ldr	r3, [r7, #8]
 8009a14:	685b      	ldr	r3, [r3, #4]
 8009a16:	685a      	ldr	r2, [r3, #4]
 8009a18:	68bb      	ldr	r3, [r7, #8]
 8009a1a:	605a      	str	r2, [r3, #4]
 8009a1c:	68bb      	ldr	r3, [r7, #8]
 8009a1e:	685b      	ldr	r3, [r3, #4]
 8009a20:	68db      	ldr	r3, [r3, #12]
 8009a22:	4a0c      	ldr	r2, [pc, #48]	@ (8009a54 <vTaskSwitchContext+0xc4>)
 8009a24:	6013      	str	r3, [r2, #0]
 8009a26:	4a09      	ldr	r2, [pc, #36]	@ (8009a4c <vTaskSwitchContext+0xbc>)
 8009a28:	68fb      	ldr	r3, [r7, #12]
 8009a2a:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009a2c:	4b09      	ldr	r3, [pc, #36]	@ (8009a54 <vTaskSwitchContext+0xc4>)
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	3354      	adds	r3, #84	@ 0x54
 8009a32:	4a09      	ldr	r2, [pc, #36]	@ (8009a58 <vTaskSwitchContext+0xc8>)
 8009a34:	6013      	str	r3, [r2, #0]
}
 8009a36:	bf00      	nop
 8009a38:	3714      	adds	r7, #20
 8009a3a:	46bd      	mov	sp, r7
 8009a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a40:	4770      	bx	lr
 8009a42:	bf00      	nop
 8009a44:	200086c4 	.word	0x200086c4
 8009a48:	200086b0 	.word	0x200086b0
 8009a4c:	200086a4 	.word	0x200086a4
 8009a50:	200081cc 	.word	0x200081cc
 8009a54:	200081c8 	.word	0x200081c8
 8009a58:	200000f4 	.word	0x200000f4

08009a5c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8009a5c:	b580      	push	{r7, lr}
 8009a5e:	b084      	sub	sp, #16
 8009a60:	af00      	add	r7, sp, #0
 8009a62:	6078      	str	r0, [r7, #4]
 8009a64:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	2b00      	cmp	r3, #0
 8009a6a:	d10b      	bne.n	8009a84 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8009a6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a70:	f383 8811 	msr	BASEPRI, r3
 8009a74:	f3bf 8f6f 	isb	sy
 8009a78:	f3bf 8f4f 	dsb	sy
 8009a7c:	60fb      	str	r3, [r7, #12]
}
 8009a7e:	bf00      	nop
 8009a80:	bf00      	nop
 8009a82:	e7fd      	b.n	8009a80 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009a84:	4b07      	ldr	r3, [pc, #28]	@ (8009aa4 <vTaskPlaceOnEventList+0x48>)
 8009a86:	681b      	ldr	r3, [r3, #0]
 8009a88:	3318      	adds	r3, #24
 8009a8a:	4619      	mov	r1, r3
 8009a8c:	6878      	ldr	r0, [r7, #4]
 8009a8e:	f7fe fdd4 	bl	800863a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009a92:	2101      	movs	r1, #1
 8009a94:	6838      	ldr	r0, [r7, #0]
 8009a96:	f000 faaf 	bl	8009ff8 <prvAddCurrentTaskToDelayedList>
}
 8009a9a:	bf00      	nop
 8009a9c:	3710      	adds	r7, #16
 8009a9e:	46bd      	mov	sp, r7
 8009aa0:	bd80      	pop	{r7, pc}
 8009aa2:	bf00      	nop
 8009aa4:	200081c8 	.word	0x200081c8

08009aa8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009aa8:	b580      	push	{r7, lr}
 8009aaa:	b086      	sub	sp, #24
 8009aac:	af00      	add	r7, sp, #0
 8009aae:	60f8      	str	r0, [r7, #12]
 8009ab0:	60b9      	str	r1, [r7, #8]
 8009ab2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8009ab4:	68fb      	ldr	r3, [r7, #12]
 8009ab6:	2b00      	cmp	r3, #0
 8009ab8:	d10b      	bne.n	8009ad2 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8009aba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009abe:	f383 8811 	msr	BASEPRI, r3
 8009ac2:	f3bf 8f6f 	isb	sy
 8009ac6:	f3bf 8f4f 	dsb	sy
 8009aca:	617b      	str	r3, [r7, #20]
}
 8009acc:	bf00      	nop
 8009ace:	bf00      	nop
 8009ad0:	e7fd      	b.n	8009ace <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009ad2:	4b0a      	ldr	r3, [pc, #40]	@ (8009afc <vTaskPlaceOnEventListRestricted+0x54>)
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	3318      	adds	r3, #24
 8009ad8:	4619      	mov	r1, r3
 8009ada:	68f8      	ldr	r0, [r7, #12]
 8009adc:	f7fe fd89 	bl	80085f2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	2b00      	cmp	r3, #0
 8009ae4:	d002      	beq.n	8009aec <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8009ae6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8009aea:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8009aec:	6879      	ldr	r1, [r7, #4]
 8009aee:	68b8      	ldr	r0, [r7, #8]
 8009af0:	f000 fa82 	bl	8009ff8 <prvAddCurrentTaskToDelayedList>
	}
 8009af4:	bf00      	nop
 8009af6:	3718      	adds	r7, #24
 8009af8:	46bd      	mov	sp, r7
 8009afa:	bd80      	pop	{r7, pc}
 8009afc:	200081c8 	.word	0x200081c8

08009b00 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8009b00:	b580      	push	{r7, lr}
 8009b02:	b086      	sub	sp, #24
 8009b04:	af00      	add	r7, sp, #0
 8009b06:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	68db      	ldr	r3, [r3, #12]
 8009b0c:	68db      	ldr	r3, [r3, #12]
 8009b0e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8009b10:	693b      	ldr	r3, [r7, #16]
 8009b12:	2b00      	cmp	r3, #0
 8009b14:	d10b      	bne.n	8009b2e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8009b16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b1a:	f383 8811 	msr	BASEPRI, r3
 8009b1e:	f3bf 8f6f 	isb	sy
 8009b22:	f3bf 8f4f 	dsb	sy
 8009b26:	60fb      	str	r3, [r7, #12]
}
 8009b28:	bf00      	nop
 8009b2a:	bf00      	nop
 8009b2c:	e7fd      	b.n	8009b2a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8009b2e:	693b      	ldr	r3, [r7, #16]
 8009b30:	3318      	adds	r3, #24
 8009b32:	4618      	mov	r0, r3
 8009b34:	f7fe fdba 	bl	80086ac <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009b38:	4b1d      	ldr	r3, [pc, #116]	@ (8009bb0 <xTaskRemoveFromEventList+0xb0>)
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	2b00      	cmp	r3, #0
 8009b3e:	d11d      	bne.n	8009b7c <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009b40:	693b      	ldr	r3, [r7, #16]
 8009b42:	3304      	adds	r3, #4
 8009b44:	4618      	mov	r0, r3
 8009b46:	f7fe fdb1 	bl	80086ac <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009b4a:	693b      	ldr	r3, [r7, #16]
 8009b4c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009b4e:	4b19      	ldr	r3, [pc, #100]	@ (8009bb4 <xTaskRemoveFromEventList+0xb4>)
 8009b50:	681b      	ldr	r3, [r3, #0]
 8009b52:	429a      	cmp	r2, r3
 8009b54:	d903      	bls.n	8009b5e <xTaskRemoveFromEventList+0x5e>
 8009b56:	693b      	ldr	r3, [r7, #16]
 8009b58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b5a:	4a16      	ldr	r2, [pc, #88]	@ (8009bb4 <xTaskRemoveFromEventList+0xb4>)
 8009b5c:	6013      	str	r3, [r2, #0]
 8009b5e:	693b      	ldr	r3, [r7, #16]
 8009b60:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009b62:	4613      	mov	r3, r2
 8009b64:	009b      	lsls	r3, r3, #2
 8009b66:	4413      	add	r3, r2
 8009b68:	009b      	lsls	r3, r3, #2
 8009b6a:	4a13      	ldr	r2, [pc, #76]	@ (8009bb8 <xTaskRemoveFromEventList+0xb8>)
 8009b6c:	441a      	add	r2, r3
 8009b6e:	693b      	ldr	r3, [r7, #16]
 8009b70:	3304      	adds	r3, #4
 8009b72:	4619      	mov	r1, r3
 8009b74:	4610      	mov	r0, r2
 8009b76:	f7fe fd3c 	bl	80085f2 <vListInsertEnd>
 8009b7a:	e005      	b.n	8009b88 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009b7c:	693b      	ldr	r3, [r7, #16]
 8009b7e:	3318      	adds	r3, #24
 8009b80:	4619      	mov	r1, r3
 8009b82:	480e      	ldr	r0, [pc, #56]	@ (8009bbc <xTaskRemoveFromEventList+0xbc>)
 8009b84:	f7fe fd35 	bl	80085f2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009b88:	693b      	ldr	r3, [r7, #16]
 8009b8a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009b8c:	4b0c      	ldr	r3, [pc, #48]	@ (8009bc0 <xTaskRemoveFromEventList+0xc0>)
 8009b8e:	681b      	ldr	r3, [r3, #0]
 8009b90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b92:	429a      	cmp	r2, r3
 8009b94:	d905      	bls.n	8009ba2 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8009b96:	2301      	movs	r3, #1
 8009b98:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8009b9a:	4b0a      	ldr	r3, [pc, #40]	@ (8009bc4 <xTaskRemoveFromEventList+0xc4>)
 8009b9c:	2201      	movs	r2, #1
 8009b9e:	601a      	str	r2, [r3, #0]
 8009ba0:	e001      	b.n	8009ba6 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8009ba2:	2300      	movs	r3, #0
 8009ba4:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8009ba6:	697b      	ldr	r3, [r7, #20]
}
 8009ba8:	4618      	mov	r0, r3
 8009baa:	3718      	adds	r7, #24
 8009bac:	46bd      	mov	sp, r7
 8009bae:	bd80      	pop	{r7, pc}
 8009bb0:	200086c4 	.word	0x200086c4
 8009bb4:	200086a4 	.word	0x200086a4
 8009bb8:	200081cc 	.word	0x200081cc
 8009bbc:	2000865c 	.word	0x2000865c
 8009bc0:	200081c8 	.word	0x200081c8
 8009bc4:	200086b0 	.word	0x200086b0

08009bc8 <vTaskSetTimeOutState>:
	}
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009bc8:	b580      	push	{r7, lr}
 8009bca:	b084      	sub	sp, #16
 8009bcc:	af00      	add	r7, sp, #0
 8009bce:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	2b00      	cmp	r3, #0
 8009bd4:	d10b      	bne.n	8009bee <vTaskSetTimeOutState+0x26>
	__asm volatile
 8009bd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009bda:	f383 8811 	msr	BASEPRI, r3
 8009bde:	f3bf 8f6f 	isb	sy
 8009be2:	f3bf 8f4f 	dsb	sy
 8009be6:	60fb      	str	r3, [r7, #12]
}
 8009be8:	bf00      	nop
 8009bea:	bf00      	nop
 8009bec:	e7fd      	b.n	8009bea <vTaskSetTimeOutState+0x22>
	taskENTER_CRITICAL();
 8009bee:	f000 fee3 	bl	800a9b8 <vPortEnterCritical>
	{
		pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009bf2:	4b07      	ldr	r3, [pc, #28]	@ (8009c10 <vTaskSetTimeOutState+0x48>)
 8009bf4:	681a      	ldr	r2, [r3, #0]
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	601a      	str	r2, [r3, #0]
		pxTimeOut->xTimeOnEntering = xTickCount;
 8009bfa:	4b06      	ldr	r3, [pc, #24]	@ (8009c14 <vTaskSetTimeOutState+0x4c>)
 8009bfc:	681a      	ldr	r2, [r3, #0]
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	605a      	str	r2, [r3, #4]
	}
	taskEXIT_CRITICAL();
 8009c02:	f000 ff0b 	bl	800aa1c <vPortExitCritical>
}
 8009c06:	bf00      	nop
 8009c08:	3710      	adds	r7, #16
 8009c0a:	46bd      	mov	sp, r7
 8009c0c:	bd80      	pop	{r7, pc}
 8009c0e:	bf00      	nop
 8009c10:	200086b4 	.word	0x200086b4
 8009c14:	200086a0 	.word	0x200086a0

08009c18 <vTaskInternalSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009c18:	b480      	push	{r7}
 8009c1a:	b083      	sub	sp, #12
 8009c1c:	af00      	add	r7, sp, #0
 8009c1e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009c20:	4b06      	ldr	r3, [pc, #24]	@ (8009c3c <vTaskInternalSetTimeOutState+0x24>)
 8009c22:	681a      	ldr	r2, [r3, #0]
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009c28:	4b05      	ldr	r3, [pc, #20]	@ (8009c40 <vTaskInternalSetTimeOutState+0x28>)
 8009c2a:	681a      	ldr	r2, [r3, #0]
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	605a      	str	r2, [r3, #4]
}
 8009c30:	bf00      	nop
 8009c32:	370c      	adds	r7, #12
 8009c34:	46bd      	mov	sp, r7
 8009c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c3a:	4770      	bx	lr
 8009c3c:	200086b4 	.word	0x200086b4
 8009c40:	200086a0 	.word	0x200086a0

08009c44 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009c44:	b580      	push	{r7, lr}
 8009c46:	b088      	sub	sp, #32
 8009c48:	af00      	add	r7, sp, #0
 8009c4a:	6078      	str	r0, [r7, #4]
 8009c4c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	2b00      	cmp	r3, #0
 8009c52:	d10b      	bne.n	8009c6c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8009c54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c58:	f383 8811 	msr	BASEPRI, r3
 8009c5c:	f3bf 8f6f 	isb	sy
 8009c60:	f3bf 8f4f 	dsb	sy
 8009c64:	613b      	str	r3, [r7, #16]
}
 8009c66:	bf00      	nop
 8009c68:	bf00      	nop
 8009c6a:	e7fd      	b.n	8009c68 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8009c6c:	683b      	ldr	r3, [r7, #0]
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	d10b      	bne.n	8009c8a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8009c72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c76:	f383 8811 	msr	BASEPRI, r3
 8009c7a:	f3bf 8f6f 	isb	sy
 8009c7e:	f3bf 8f4f 	dsb	sy
 8009c82:	60fb      	str	r3, [r7, #12]
}
 8009c84:	bf00      	nop
 8009c86:	bf00      	nop
 8009c88:	e7fd      	b.n	8009c86 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8009c8a:	f000 fe95 	bl	800a9b8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8009c8e:	4b1d      	ldr	r3, [pc, #116]	@ (8009d04 <xTaskCheckForTimeOut+0xc0>)
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	685b      	ldr	r3, [r3, #4]
 8009c98:	69ba      	ldr	r2, [r7, #24]
 8009c9a:	1ad3      	subs	r3, r2, r3
 8009c9c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8009c9e:	683b      	ldr	r3, [r7, #0]
 8009ca0:	681b      	ldr	r3, [r3, #0]
 8009ca2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009ca6:	d102      	bne.n	8009cae <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009ca8:	2300      	movs	r3, #0
 8009caa:	61fb      	str	r3, [r7, #28]
 8009cac:	e023      	b.n	8009cf6 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	681a      	ldr	r2, [r3, #0]
 8009cb2:	4b15      	ldr	r3, [pc, #84]	@ (8009d08 <xTaskCheckForTimeOut+0xc4>)
 8009cb4:	681b      	ldr	r3, [r3, #0]
 8009cb6:	429a      	cmp	r2, r3
 8009cb8:	d007      	beq.n	8009cca <xTaskCheckForTimeOut+0x86>
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	685b      	ldr	r3, [r3, #4]
 8009cbe:	69ba      	ldr	r2, [r7, #24]
 8009cc0:	429a      	cmp	r2, r3
 8009cc2:	d302      	bcc.n	8009cca <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009cc4:	2301      	movs	r3, #1
 8009cc6:	61fb      	str	r3, [r7, #28]
 8009cc8:	e015      	b.n	8009cf6 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009cca:	683b      	ldr	r3, [r7, #0]
 8009ccc:	681b      	ldr	r3, [r3, #0]
 8009cce:	697a      	ldr	r2, [r7, #20]
 8009cd0:	429a      	cmp	r2, r3
 8009cd2:	d20b      	bcs.n	8009cec <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8009cd4:	683b      	ldr	r3, [r7, #0]
 8009cd6:	681a      	ldr	r2, [r3, #0]
 8009cd8:	697b      	ldr	r3, [r7, #20]
 8009cda:	1ad2      	subs	r2, r2, r3
 8009cdc:	683b      	ldr	r3, [r7, #0]
 8009cde:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009ce0:	6878      	ldr	r0, [r7, #4]
 8009ce2:	f7ff ff99 	bl	8009c18 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8009ce6:	2300      	movs	r3, #0
 8009ce8:	61fb      	str	r3, [r7, #28]
 8009cea:	e004      	b.n	8009cf6 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8009cec:	683b      	ldr	r3, [r7, #0]
 8009cee:	2200      	movs	r2, #0
 8009cf0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8009cf2:	2301      	movs	r3, #1
 8009cf4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8009cf6:	f000 fe91 	bl	800aa1c <vPortExitCritical>

	return xReturn;
 8009cfa:	69fb      	ldr	r3, [r7, #28]
}
 8009cfc:	4618      	mov	r0, r3
 8009cfe:	3720      	adds	r7, #32
 8009d00:	46bd      	mov	sp, r7
 8009d02:	bd80      	pop	{r7, pc}
 8009d04:	200086a0 	.word	0x200086a0
 8009d08:	200086b4 	.word	0x200086b4

08009d0c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009d0c:	b480      	push	{r7}
 8009d0e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8009d10:	4b03      	ldr	r3, [pc, #12]	@ (8009d20 <vTaskMissedYield+0x14>)
 8009d12:	2201      	movs	r2, #1
 8009d14:	601a      	str	r2, [r3, #0]
}
 8009d16:	bf00      	nop
 8009d18:	46bd      	mov	sp, r7
 8009d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d1e:	4770      	bx	lr
 8009d20:	200086b0 	.word	0x200086b0

08009d24 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009d24:	b580      	push	{r7, lr}
 8009d26:	b082      	sub	sp, #8
 8009d28:	af00      	add	r7, sp, #0
 8009d2a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009d2c:	f000 f852 	bl	8009dd4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009d30:	4b06      	ldr	r3, [pc, #24]	@ (8009d4c <prvIdleTask+0x28>)
 8009d32:	681b      	ldr	r3, [r3, #0]
 8009d34:	2b01      	cmp	r3, #1
 8009d36:	d9f9      	bls.n	8009d2c <prvIdleTask+0x8>
			{
				taskYIELD();
 8009d38:	4b05      	ldr	r3, [pc, #20]	@ (8009d50 <prvIdleTask+0x2c>)
 8009d3a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009d3e:	601a      	str	r2, [r3, #0]
 8009d40:	f3bf 8f4f 	dsb	sy
 8009d44:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8009d48:	e7f0      	b.n	8009d2c <prvIdleTask+0x8>
 8009d4a:	bf00      	nop
 8009d4c:	200081cc 	.word	0x200081cc
 8009d50:	e000ed04 	.word	0xe000ed04

08009d54 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009d54:	b580      	push	{r7, lr}
 8009d56:	b082      	sub	sp, #8
 8009d58:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009d5a:	2300      	movs	r3, #0
 8009d5c:	607b      	str	r3, [r7, #4]
 8009d5e:	e00c      	b.n	8009d7a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009d60:	687a      	ldr	r2, [r7, #4]
 8009d62:	4613      	mov	r3, r2
 8009d64:	009b      	lsls	r3, r3, #2
 8009d66:	4413      	add	r3, r2
 8009d68:	009b      	lsls	r3, r3, #2
 8009d6a:	4a12      	ldr	r2, [pc, #72]	@ (8009db4 <prvInitialiseTaskLists+0x60>)
 8009d6c:	4413      	add	r3, r2
 8009d6e:	4618      	mov	r0, r3
 8009d70:	f7fe fc12 	bl	8008598 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	3301      	adds	r3, #1
 8009d78:	607b      	str	r3, [r7, #4]
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	2b37      	cmp	r3, #55	@ 0x37
 8009d7e:	d9ef      	bls.n	8009d60 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009d80:	480d      	ldr	r0, [pc, #52]	@ (8009db8 <prvInitialiseTaskLists+0x64>)
 8009d82:	f7fe fc09 	bl	8008598 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8009d86:	480d      	ldr	r0, [pc, #52]	@ (8009dbc <prvInitialiseTaskLists+0x68>)
 8009d88:	f7fe fc06 	bl	8008598 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009d8c:	480c      	ldr	r0, [pc, #48]	@ (8009dc0 <prvInitialiseTaskLists+0x6c>)
 8009d8e:	f7fe fc03 	bl	8008598 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8009d92:	480c      	ldr	r0, [pc, #48]	@ (8009dc4 <prvInitialiseTaskLists+0x70>)
 8009d94:	f7fe fc00 	bl	8008598 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009d98:	480b      	ldr	r0, [pc, #44]	@ (8009dc8 <prvInitialiseTaskLists+0x74>)
 8009d9a:	f7fe fbfd 	bl	8008598 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8009d9e:	4b0b      	ldr	r3, [pc, #44]	@ (8009dcc <prvInitialiseTaskLists+0x78>)
 8009da0:	4a05      	ldr	r2, [pc, #20]	@ (8009db8 <prvInitialiseTaskLists+0x64>)
 8009da2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009da4:	4b0a      	ldr	r3, [pc, #40]	@ (8009dd0 <prvInitialiseTaskLists+0x7c>)
 8009da6:	4a05      	ldr	r2, [pc, #20]	@ (8009dbc <prvInitialiseTaskLists+0x68>)
 8009da8:	601a      	str	r2, [r3, #0]
}
 8009daa:	bf00      	nop
 8009dac:	3708      	adds	r7, #8
 8009dae:	46bd      	mov	sp, r7
 8009db0:	bd80      	pop	{r7, pc}
 8009db2:	bf00      	nop
 8009db4:	200081cc 	.word	0x200081cc
 8009db8:	2000862c 	.word	0x2000862c
 8009dbc:	20008640 	.word	0x20008640
 8009dc0:	2000865c 	.word	0x2000865c
 8009dc4:	20008670 	.word	0x20008670
 8009dc8:	20008688 	.word	0x20008688
 8009dcc:	20008654 	.word	0x20008654
 8009dd0:	20008658 	.word	0x20008658

08009dd4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009dd4:	b580      	push	{r7, lr}
 8009dd6:	b082      	sub	sp, #8
 8009dd8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009dda:	e019      	b.n	8009e10 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009ddc:	f000 fdec 	bl	800a9b8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009de0:	4b10      	ldr	r3, [pc, #64]	@ (8009e24 <prvCheckTasksWaitingTermination+0x50>)
 8009de2:	68db      	ldr	r3, [r3, #12]
 8009de4:	68db      	ldr	r3, [r3, #12]
 8009de6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	3304      	adds	r3, #4
 8009dec:	4618      	mov	r0, r3
 8009dee:	f7fe fc5d 	bl	80086ac <uxListRemove>
				--uxCurrentNumberOfTasks;
 8009df2:	4b0d      	ldr	r3, [pc, #52]	@ (8009e28 <prvCheckTasksWaitingTermination+0x54>)
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	3b01      	subs	r3, #1
 8009df8:	4a0b      	ldr	r2, [pc, #44]	@ (8009e28 <prvCheckTasksWaitingTermination+0x54>)
 8009dfa:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009dfc:	4b0b      	ldr	r3, [pc, #44]	@ (8009e2c <prvCheckTasksWaitingTermination+0x58>)
 8009dfe:	681b      	ldr	r3, [r3, #0]
 8009e00:	3b01      	subs	r3, #1
 8009e02:	4a0a      	ldr	r2, [pc, #40]	@ (8009e2c <prvCheckTasksWaitingTermination+0x58>)
 8009e04:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8009e06:	f000 fe09 	bl	800aa1c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8009e0a:	6878      	ldr	r0, [r7, #4]
 8009e0c:	f000 f810 	bl	8009e30 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009e10:	4b06      	ldr	r3, [pc, #24]	@ (8009e2c <prvCheckTasksWaitingTermination+0x58>)
 8009e12:	681b      	ldr	r3, [r3, #0]
 8009e14:	2b00      	cmp	r3, #0
 8009e16:	d1e1      	bne.n	8009ddc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009e18:	bf00      	nop
 8009e1a:	bf00      	nop
 8009e1c:	3708      	adds	r7, #8
 8009e1e:	46bd      	mov	sp, r7
 8009e20:	bd80      	pop	{r7, pc}
 8009e22:	bf00      	nop
 8009e24:	20008670 	.word	0x20008670
 8009e28:	2000869c 	.word	0x2000869c
 8009e2c:	20008684 	.word	0x20008684

08009e30 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009e30:	b580      	push	{r7, lr}
 8009e32:	b084      	sub	sp, #16
 8009e34:	af00      	add	r7, sp, #0
 8009e36:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	3354      	adds	r3, #84	@ 0x54
 8009e3c:	4618      	mov	r0, r3
 8009e3e:	f00e fd9b 	bl	8018978 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8009e48:	2b00      	cmp	r3, #0
 8009e4a:	d108      	bne.n	8009e5e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009e50:	4618      	mov	r0, r3
 8009e52:	f000 ffa1 	bl	800ad98 <vPortFree>
				vPortFree( pxTCB );
 8009e56:	6878      	ldr	r0, [r7, #4]
 8009e58:	f000 ff9e 	bl	800ad98 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009e5c:	e019      	b.n	8009e92 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8009e64:	2b01      	cmp	r3, #1
 8009e66:	d103      	bne.n	8009e70 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8009e68:	6878      	ldr	r0, [r7, #4]
 8009e6a:	f000 ff95 	bl	800ad98 <vPortFree>
	}
 8009e6e:	e010      	b.n	8009e92 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8009e76:	2b02      	cmp	r3, #2
 8009e78:	d00b      	beq.n	8009e92 <prvDeleteTCB+0x62>
	__asm volatile
 8009e7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e7e:	f383 8811 	msr	BASEPRI, r3
 8009e82:	f3bf 8f6f 	isb	sy
 8009e86:	f3bf 8f4f 	dsb	sy
 8009e8a:	60fb      	str	r3, [r7, #12]
}
 8009e8c:	bf00      	nop
 8009e8e:	bf00      	nop
 8009e90:	e7fd      	b.n	8009e8e <prvDeleteTCB+0x5e>
	}
 8009e92:	bf00      	nop
 8009e94:	3710      	adds	r7, #16
 8009e96:	46bd      	mov	sp, r7
 8009e98:	bd80      	pop	{r7, pc}
	...

08009e9c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009e9c:	b480      	push	{r7}
 8009e9e:	b083      	sub	sp, #12
 8009ea0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009ea2:	4b0c      	ldr	r3, [pc, #48]	@ (8009ed4 <prvResetNextTaskUnblockTime+0x38>)
 8009ea4:	681b      	ldr	r3, [r3, #0]
 8009ea6:	681b      	ldr	r3, [r3, #0]
 8009ea8:	2b00      	cmp	r3, #0
 8009eaa:	d104      	bne.n	8009eb6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009eac:	4b0a      	ldr	r3, [pc, #40]	@ (8009ed8 <prvResetNextTaskUnblockTime+0x3c>)
 8009eae:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009eb2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009eb4:	e008      	b.n	8009ec8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009eb6:	4b07      	ldr	r3, [pc, #28]	@ (8009ed4 <prvResetNextTaskUnblockTime+0x38>)
 8009eb8:	681b      	ldr	r3, [r3, #0]
 8009eba:	68db      	ldr	r3, [r3, #12]
 8009ebc:	68db      	ldr	r3, [r3, #12]
 8009ebe:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	685b      	ldr	r3, [r3, #4]
 8009ec4:	4a04      	ldr	r2, [pc, #16]	@ (8009ed8 <prvResetNextTaskUnblockTime+0x3c>)
 8009ec6:	6013      	str	r3, [r2, #0]
}
 8009ec8:	bf00      	nop
 8009eca:	370c      	adds	r7, #12
 8009ecc:	46bd      	mov	sp, r7
 8009ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ed2:	4770      	bx	lr
 8009ed4:	20008654 	.word	0x20008654
 8009ed8:	200086bc 	.word	0x200086bc

08009edc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009edc:	b480      	push	{r7}
 8009ede:	b083      	sub	sp, #12
 8009ee0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8009ee2:	4b0b      	ldr	r3, [pc, #44]	@ (8009f10 <xTaskGetSchedulerState+0x34>)
 8009ee4:	681b      	ldr	r3, [r3, #0]
 8009ee6:	2b00      	cmp	r3, #0
 8009ee8:	d102      	bne.n	8009ef0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8009eea:	2301      	movs	r3, #1
 8009eec:	607b      	str	r3, [r7, #4]
 8009eee:	e008      	b.n	8009f02 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009ef0:	4b08      	ldr	r3, [pc, #32]	@ (8009f14 <xTaskGetSchedulerState+0x38>)
 8009ef2:	681b      	ldr	r3, [r3, #0]
 8009ef4:	2b00      	cmp	r3, #0
 8009ef6:	d102      	bne.n	8009efe <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009ef8:	2302      	movs	r3, #2
 8009efa:	607b      	str	r3, [r7, #4]
 8009efc:	e001      	b.n	8009f02 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8009efe:	2300      	movs	r3, #0
 8009f00:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8009f02:	687b      	ldr	r3, [r7, #4]
	}
 8009f04:	4618      	mov	r0, r3
 8009f06:	370c      	adds	r7, #12
 8009f08:	46bd      	mov	sp, r7
 8009f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f0e:	4770      	bx	lr
 8009f10:	200086a8 	.word	0x200086a8
 8009f14:	200086c4 	.word	0x200086c4

08009f18 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8009f18:	b580      	push	{r7, lr}
 8009f1a:	b086      	sub	sp, #24
 8009f1c:	af00      	add	r7, sp, #0
 8009f1e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8009f24:	2300      	movs	r3, #0
 8009f26:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	2b00      	cmp	r3, #0
 8009f2c:	d058      	beq.n	8009fe0 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8009f2e:	4b2f      	ldr	r3, [pc, #188]	@ (8009fec <xTaskPriorityDisinherit+0xd4>)
 8009f30:	681b      	ldr	r3, [r3, #0]
 8009f32:	693a      	ldr	r2, [r7, #16]
 8009f34:	429a      	cmp	r2, r3
 8009f36:	d00b      	beq.n	8009f50 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8009f38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f3c:	f383 8811 	msr	BASEPRI, r3
 8009f40:	f3bf 8f6f 	isb	sy
 8009f44:	f3bf 8f4f 	dsb	sy
 8009f48:	60fb      	str	r3, [r7, #12]
}
 8009f4a:	bf00      	nop
 8009f4c:	bf00      	nop
 8009f4e:	e7fd      	b.n	8009f4c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8009f50:	693b      	ldr	r3, [r7, #16]
 8009f52:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009f54:	2b00      	cmp	r3, #0
 8009f56:	d10b      	bne.n	8009f70 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8009f58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f5c:	f383 8811 	msr	BASEPRI, r3
 8009f60:	f3bf 8f6f 	isb	sy
 8009f64:	f3bf 8f4f 	dsb	sy
 8009f68:	60bb      	str	r3, [r7, #8]
}
 8009f6a:	bf00      	nop
 8009f6c:	bf00      	nop
 8009f6e:	e7fd      	b.n	8009f6c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8009f70:	693b      	ldr	r3, [r7, #16]
 8009f72:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009f74:	1e5a      	subs	r2, r3, #1
 8009f76:	693b      	ldr	r3, [r7, #16]
 8009f78:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8009f7a:	693b      	ldr	r3, [r7, #16]
 8009f7c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009f7e:	693b      	ldr	r3, [r7, #16]
 8009f80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009f82:	429a      	cmp	r2, r3
 8009f84:	d02c      	beq.n	8009fe0 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8009f86:	693b      	ldr	r3, [r7, #16]
 8009f88:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009f8a:	2b00      	cmp	r3, #0
 8009f8c:	d128      	bne.n	8009fe0 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009f8e:	693b      	ldr	r3, [r7, #16]
 8009f90:	3304      	adds	r3, #4
 8009f92:	4618      	mov	r0, r3
 8009f94:	f7fe fb8a 	bl	80086ac <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8009f98:	693b      	ldr	r3, [r7, #16]
 8009f9a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009f9c:	693b      	ldr	r3, [r7, #16]
 8009f9e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009fa0:	693b      	ldr	r3, [r7, #16]
 8009fa2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009fa4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8009fa8:	693b      	ldr	r3, [r7, #16]
 8009faa:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8009fac:	693b      	ldr	r3, [r7, #16]
 8009fae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009fb0:	4b0f      	ldr	r3, [pc, #60]	@ (8009ff0 <xTaskPriorityDisinherit+0xd8>)
 8009fb2:	681b      	ldr	r3, [r3, #0]
 8009fb4:	429a      	cmp	r2, r3
 8009fb6:	d903      	bls.n	8009fc0 <xTaskPriorityDisinherit+0xa8>
 8009fb8:	693b      	ldr	r3, [r7, #16]
 8009fba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009fbc:	4a0c      	ldr	r2, [pc, #48]	@ (8009ff0 <xTaskPriorityDisinherit+0xd8>)
 8009fbe:	6013      	str	r3, [r2, #0]
 8009fc0:	693b      	ldr	r3, [r7, #16]
 8009fc2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009fc4:	4613      	mov	r3, r2
 8009fc6:	009b      	lsls	r3, r3, #2
 8009fc8:	4413      	add	r3, r2
 8009fca:	009b      	lsls	r3, r3, #2
 8009fcc:	4a09      	ldr	r2, [pc, #36]	@ (8009ff4 <xTaskPriorityDisinherit+0xdc>)
 8009fce:	441a      	add	r2, r3
 8009fd0:	693b      	ldr	r3, [r7, #16]
 8009fd2:	3304      	adds	r3, #4
 8009fd4:	4619      	mov	r1, r3
 8009fd6:	4610      	mov	r0, r2
 8009fd8:	f7fe fb0b 	bl	80085f2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8009fdc:	2301      	movs	r3, #1
 8009fde:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009fe0:	697b      	ldr	r3, [r7, #20]
	}
 8009fe2:	4618      	mov	r0, r3
 8009fe4:	3718      	adds	r7, #24
 8009fe6:	46bd      	mov	sp, r7
 8009fe8:	bd80      	pop	{r7, pc}
 8009fea:	bf00      	nop
 8009fec:	200081c8 	.word	0x200081c8
 8009ff0:	200086a4 	.word	0x200086a4
 8009ff4:	200081cc 	.word	0x200081cc

08009ff8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009ff8:	b580      	push	{r7, lr}
 8009ffa:	b084      	sub	sp, #16
 8009ffc:	af00      	add	r7, sp, #0
 8009ffe:	6078      	str	r0, [r7, #4]
 800a000:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a002:	4b21      	ldr	r3, [pc, #132]	@ (800a088 <prvAddCurrentTaskToDelayedList+0x90>)
 800a004:	681b      	ldr	r3, [r3, #0]
 800a006:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a008:	4b20      	ldr	r3, [pc, #128]	@ (800a08c <prvAddCurrentTaskToDelayedList+0x94>)
 800a00a:	681b      	ldr	r3, [r3, #0]
 800a00c:	3304      	adds	r3, #4
 800a00e:	4618      	mov	r0, r3
 800a010:	f7fe fb4c 	bl	80086ac <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a01a:	d10a      	bne.n	800a032 <prvAddCurrentTaskToDelayedList+0x3a>
 800a01c:	683b      	ldr	r3, [r7, #0]
 800a01e:	2b00      	cmp	r3, #0
 800a020:	d007      	beq.n	800a032 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a022:	4b1a      	ldr	r3, [pc, #104]	@ (800a08c <prvAddCurrentTaskToDelayedList+0x94>)
 800a024:	681b      	ldr	r3, [r3, #0]
 800a026:	3304      	adds	r3, #4
 800a028:	4619      	mov	r1, r3
 800a02a:	4819      	ldr	r0, [pc, #100]	@ (800a090 <prvAddCurrentTaskToDelayedList+0x98>)
 800a02c:	f7fe fae1 	bl	80085f2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a030:	e026      	b.n	800a080 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a032:	68fa      	ldr	r2, [r7, #12]
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	4413      	add	r3, r2
 800a038:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a03a:	4b14      	ldr	r3, [pc, #80]	@ (800a08c <prvAddCurrentTaskToDelayedList+0x94>)
 800a03c:	681b      	ldr	r3, [r3, #0]
 800a03e:	68ba      	ldr	r2, [r7, #8]
 800a040:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a042:	68ba      	ldr	r2, [r7, #8]
 800a044:	68fb      	ldr	r3, [r7, #12]
 800a046:	429a      	cmp	r2, r3
 800a048:	d209      	bcs.n	800a05e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a04a:	4b12      	ldr	r3, [pc, #72]	@ (800a094 <prvAddCurrentTaskToDelayedList+0x9c>)
 800a04c:	681a      	ldr	r2, [r3, #0]
 800a04e:	4b0f      	ldr	r3, [pc, #60]	@ (800a08c <prvAddCurrentTaskToDelayedList+0x94>)
 800a050:	681b      	ldr	r3, [r3, #0]
 800a052:	3304      	adds	r3, #4
 800a054:	4619      	mov	r1, r3
 800a056:	4610      	mov	r0, r2
 800a058:	f7fe faef 	bl	800863a <vListInsert>
}
 800a05c:	e010      	b.n	800a080 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a05e:	4b0e      	ldr	r3, [pc, #56]	@ (800a098 <prvAddCurrentTaskToDelayedList+0xa0>)
 800a060:	681a      	ldr	r2, [r3, #0]
 800a062:	4b0a      	ldr	r3, [pc, #40]	@ (800a08c <prvAddCurrentTaskToDelayedList+0x94>)
 800a064:	681b      	ldr	r3, [r3, #0]
 800a066:	3304      	adds	r3, #4
 800a068:	4619      	mov	r1, r3
 800a06a:	4610      	mov	r0, r2
 800a06c:	f7fe fae5 	bl	800863a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a070:	4b0a      	ldr	r3, [pc, #40]	@ (800a09c <prvAddCurrentTaskToDelayedList+0xa4>)
 800a072:	681b      	ldr	r3, [r3, #0]
 800a074:	68ba      	ldr	r2, [r7, #8]
 800a076:	429a      	cmp	r2, r3
 800a078:	d202      	bcs.n	800a080 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800a07a:	4a08      	ldr	r2, [pc, #32]	@ (800a09c <prvAddCurrentTaskToDelayedList+0xa4>)
 800a07c:	68bb      	ldr	r3, [r7, #8]
 800a07e:	6013      	str	r3, [r2, #0]
}
 800a080:	bf00      	nop
 800a082:	3710      	adds	r7, #16
 800a084:	46bd      	mov	sp, r7
 800a086:	bd80      	pop	{r7, pc}
 800a088:	200086a0 	.word	0x200086a0
 800a08c:	200081c8 	.word	0x200081c8
 800a090:	20008688 	.word	0x20008688
 800a094:	20008658 	.word	0x20008658
 800a098:	20008654 	.word	0x20008654
 800a09c:	200086bc 	.word	0x200086bc

0800a0a0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800a0a0:	b580      	push	{r7, lr}
 800a0a2:	b08a      	sub	sp, #40	@ 0x28
 800a0a4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800a0a6:	2300      	movs	r3, #0
 800a0a8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800a0aa:	f000 fb13 	bl	800a6d4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800a0ae:	4b1d      	ldr	r3, [pc, #116]	@ (800a124 <xTimerCreateTimerTask+0x84>)
 800a0b0:	681b      	ldr	r3, [r3, #0]
 800a0b2:	2b00      	cmp	r3, #0
 800a0b4:	d021      	beq.n	800a0fa <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800a0b6:	2300      	movs	r3, #0
 800a0b8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800a0ba:	2300      	movs	r3, #0
 800a0bc:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800a0be:	1d3a      	adds	r2, r7, #4
 800a0c0:	f107 0108 	add.w	r1, r7, #8
 800a0c4:	f107 030c 	add.w	r3, r7, #12
 800a0c8:	4618      	mov	r0, r3
 800a0ca:	f7fe fa4b 	bl	8008564 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800a0ce:	6879      	ldr	r1, [r7, #4]
 800a0d0:	68bb      	ldr	r3, [r7, #8]
 800a0d2:	68fa      	ldr	r2, [r7, #12]
 800a0d4:	9202      	str	r2, [sp, #8]
 800a0d6:	9301      	str	r3, [sp, #4]
 800a0d8:	2302      	movs	r3, #2
 800a0da:	9300      	str	r3, [sp, #0]
 800a0dc:	2300      	movs	r3, #0
 800a0de:	460a      	mov	r2, r1
 800a0e0:	4911      	ldr	r1, [pc, #68]	@ (800a128 <xTimerCreateTimerTask+0x88>)
 800a0e2:	4812      	ldr	r0, [pc, #72]	@ (800a12c <xTimerCreateTimerTask+0x8c>)
 800a0e4:	f7ff f806 	bl	80090f4 <xTaskCreateStatic>
 800a0e8:	4603      	mov	r3, r0
 800a0ea:	4a11      	ldr	r2, [pc, #68]	@ (800a130 <xTimerCreateTimerTask+0x90>)
 800a0ec:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800a0ee:	4b10      	ldr	r3, [pc, #64]	@ (800a130 <xTimerCreateTimerTask+0x90>)
 800a0f0:	681b      	ldr	r3, [r3, #0]
 800a0f2:	2b00      	cmp	r3, #0
 800a0f4:	d001      	beq.n	800a0fa <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800a0f6:	2301      	movs	r3, #1
 800a0f8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800a0fa:	697b      	ldr	r3, [r7, #20]
 800a0fc:	2b00      	cmp	r3, #0
 800a0fe:	d10b      	bne.n	800a118 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800a100:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a104:	f383 8811 	msr	BASEPRI, r3
 800a108:	f3bf 8f6f 	isb	sy
 800a10c:	f3bf 8f4f 	dsb	sy
 800a110:	613b      	str	r3, [r7, #16]
}
 800a112:	bf00      	nop
 800a114:	bf00      	nop
 800a116:	e7fd      	b.n	800a114 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800a118:	697b      	ldr	r3, [r7, #20]
}
 800a11a:	4618      	mov	r0, r3
 800a11c:	3718      	adds	r7, #24
 800a11e:	46bd      	mov	sp, r7
 800a120:	bd80      	pop	{r7, pc}
 800a122:	bf00      	nop
 800a124:	200086f8 	.word	0x200086f8
 800a128:	080199bc 	.word	0x080199bc
 800a12c:	0800a26d 	.word	0x0800a26d
 800a130:	200086fc 	.word	0x200086fc

0800a134 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800a134:	b580      	push	{r7, lr}
 800a136:	b08a      	sub	sp, #40	@ 0x28
 800a138:	af00      	add	r7, sp, #0
 800a13a:	60f8      	str	r0, [r7, #12]
 800a13c:	60b9      	str	r1, [r7, #8]
 800a13e:	607a      	str	r2, [r7, #4]
 800a140:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800a142:	2300      	movs	r3, #0
 800a144:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800a146:	68fb      	ldr	r3, [r7, #12]
 800a148:	2b00      	cmp	r3, #0
 800a14a:	d10b      	bne.n	800a164 <xTimerGenericCommand+0x30>
	__asm volatile
 800a14c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a150:	f383 8811 	msr	BASEPRI, r3
 800a154:	f3bf 8f6f 	isb	sy
 800a158:	f3bf 8f4f 	dsb	sy
 800a15c:	623b      	str	r3, [r7, #32]
}
 800a15e:	bf00      	nop
 800a160:	bf00      	nop
 800a162:	e7fd      	b.n	800a160 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800a164:	4b19      	ldr	r3, [pc, #100]	@ (800a1cc <xTimerGenericCommand+0x98>)
 800a166:	681b      	ldr	r3, [r3, #0]
 800a168:	2b00      	cmp	r3, #0
 800a16a:	d02a      	beq.n	800a1c2 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800a16c:	68bb      	ldr	r3, [r7, #8]
 800a16e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800a178:	68bb      	ldr	r3, [r7, #8]
 800a17a:	2b05      	cmp	r3, #5
 800a17c:	dc18      	bgt.n	800a1b0 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800a17e:	f7ff fead 	bl	8009edc <xTaskGetSchedulerState>
 800a182:	4603      	mov	r3, r0
 800a184:	2b02      	cmp	r3, #2
 800a186:	d109      	bne.n	800a19c <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800a188:	4b10      	ldr	r3, [pc, #64]	@ (800a1cc <xTimerGenericCommand+0x98>)
 800a18a:	6818      	ldr	r0, [r3, #0]
 800a18c:	f107 0110 	add.w	r1, r7, #16
 800a190:	2300      	movs	r3, #0
 800a192:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a194:	f7fe fbbe 	bl	8008914 <xQueueGenericSend>
 800a198:	6278      	str	r0, [r7, #36]	@ 0x24
 800a19a:	e012      	b.n	800a1c2 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800a19c:	4b0b      	ldr	r3, [pc, #44]	@ (800a1cc <xTimerGenericCommand+0x98>)
 800a19e:	6818      	ldr	r0, [r3, #0]
 800a1a0:	f107 0110 	add.w	r1, r7, #16
 800a1a4:	2300      	movs	r3, #0
 800a1a6:	2200      	movs	r2, #0
 800a1a8:	f7fe fbb4 	bl	8008914 <xQueueGenericSend>
 800a1ac:	6278      	str	r0, [r7, #36]	@ 0x24
 800a1ae:	e008      	b.n	800a1c2 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800a1b0:	4b06      	ldr	r3, [pc, #24]	@ (800a1cc <xTimerGenericCommand+0x98>)
 800a1b2:	6818      	ldr	r0, [r3, #0]
 800a1b4:	f107 0110 	add.w	r1, r7, #16
 800a1b8:	2300      	movs	r3, #0
 800a1ba:	683a      	ldr	r2, [r7, #0]
 800a1bc:	f7fe fcac 	bl	8008b18 <xQueueGenericSendFromISR>
 800a1c0:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800a1c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800a1c4:	4618      	mov	r0, r3
 800a1c6:	3728      	adds	r7, #40	@ 0x28
 800a1c8:	46bd      	mov	sp, r7
 800a1ca:	bd80      	pop	{r7, pc}
 800a1cc:	200086f8 	.word	0x200086f8

0800a1d0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800a1d0:	b580      	push	{r7, lr}
 800a1d2:	b088      	sub	sp, #32
 800a1d4:	af02      	add	r7, sp, #8
 800a1d6:	6078      	str	r0, [r7, #4]
 800a1d8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a1da:	4b23      	ldr	r3, [pc, #140]	@ (800a268 <prvProcessExpiredTimer+0x98>)
 800a1dc:	681b      	ldr	r3, [r3, #0]
 800a1de:	68db      	ldr	r3, [r3, #12]
 800a1e0:	68db      	ldr	r3, [r3, #12]
 800a1e2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a1e4:	697b      	ldr	r3, [r7, #20]
 800a1e6:	3304      	adds	r3, #4
 800a1e8:	4618      	mov	r0, r3
 800a1ea:	f7fe fa5f 	bl	80086ac <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a1ee:	697b      	ldr	r3, [r7, #20]
 800a1f0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a1f4:	f003 0304 	and.w	r3, r3, #4
 800a1f8:	2b00      	cmp	r3, #0
 800a1fa:	d023      	beq.n	800a244 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800a1fc:	697b      	ldr	r3, [r7, #20]
 800a1fe:	699a      	ldr	r2, [r3, #24]
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	18d1      	adds	r1, r2, r3
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	683a      	ldr	r2, [r7, #0]
 800a208:	6978      	ldr	r0, [r7, #20]
 800a20a:	f000 f8d5 	bl	800a3b8 <prvInsertTimerInActiveList>
 800a20e:	4603      	mov	r3, r0
 800a210:	2b00      	cmp	r3, #0
 800a212:	d020      	beq.n	800a256 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a214:	2300      	movs	r3, #0
 800a216:	9300      	str	r3, [sp, #0]
 800a218:	2300      	movs	r3, #0
 800a21a:	687a      	ldr	r2, [r7, #4]
 800a21c:	2100      	movs	r1, #0
 800a21e:	6978      	ldr	r0, [r7, #20]
 800a220:	f7ff ff88 	bl	800a134 <xTimerGenericCommand>
 800a224:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800a226:	693b      	ldr	r3, [r7, #16]
 800a228:	2b00      	cmp	r3, #0
 800a22a:	d114      	bne.n	800a256 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800a22c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a230:	f383 8811 	msr	BASEPRI, r3
 800a234:	f3bf 8f6f 	isb	sy
 800a238:	f3bf 8f4f 	dsb	sy
 800a23c:	60fb      	str	r3, [r7, #12]
}
 800a23e:	bf00      	nop
 800a240:	bf00      	nop
 800a242:	e7fd      	b.n	800a240 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a244:	697b      	ldr	r3, [r7, #20]
 800a246:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a24a:	f023 0301 	bic.w	r3, r3, #1
 800a24e:	b2da      	uxtb	r2, r3
 800a250:	697b      	ldr	r3, [r7, #20]
 800a252:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a256:	697b      	ldr	r3, [r7, #20]
 800a258:	6a1b      	ldr	r3, [r3, #32]
 800a25a:	6978      	ldr	r0, [r7, #20]
 800a25c:	4798      	blx	r3
}
 800a25e:	bf00      	nop
 800a260:	3718      	adds	r7, #24
 800a262:	46bd      	mov	sp, r7
 800a264:	bd80      	pop	{r7, pc}
 800a266:	bf00      	nop
 800a268:	200086f0 	.word	0x200086f0

0800a26c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800a26c:	b580      	push	{r7, lr}
 800a26e:	b084      	sub	sp, #16
 800a270:	af00      	add	r7, sp, #0
 800a272:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a274:	f107 0308 	add.w	r3, r7, #8
 800a278:	4618      	mov	r0, r3
 800a27a:	f000 f859 	bl	800a330 <prvGetNextExpireTime>
 800a27e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800a280:	68bb      	ldr	r3, [r7, #8]
 800a282:	4619      	mov	r1, r3
 800a284:	68f8      	ldr	r0, [r7, #12]
 800a286:	f000 f805 	bl	800a294 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800a28a:	f000 f8d7 	bl	800a43c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a28e:	bf00      	nop
 800a290:	e7f0      	b.n	800a274 <prvTimerTask+0x8>
	...

0800a294 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800a294:	b580      	push	{r7, lr}
 800a296:	b084      	sub	sp, #16
 800a298:	af00      	add	r7, sp, #0
 800a29a:	6078      	str	r0, [r7, #4]
 800a29c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800a29e:	f7ff fa01 	bl	80096a4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a2a2:	f107 0308 	add.w	r3, r7, #8
 800a2a6:	4618      	mov	r0, r3
 800a2a8:	f000 f866 	bl	800a378 <prvSampleTimeNow>
 800a2ac:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800a2ae:	68bb      	ldr	r3, [r7, #8]
 800a2b0:	2b00      	cmp	r3, #0
 800a2b2:	d130      	bne.n	800a316 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800a2b4:	683b      	ldr	r3, [r7, #0]
 800a2b6:	2b00      	cmp	r3, #0
 800a2b8:	d10a      	bne.n	800a2d0 <prvProcessTimerOrBlockTask+0x3c>
 800a2ba:	687a      	ldr	r2, [r7, #4]
 800a2bc:	68fb      	ldr	r3, [r7, #12]
 800a2be:	429a      	cmp	r2, r3
 800a2c0:	d806      	bhi.n	800a2d0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800a2c2:	f7ff f9fd 	bl	80096c0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800a2c6:	68f9      	ldr	r1, [r7, #12]
 800a2c8:	6878      	ldr	r0, [r7, #4]
 800a2ca:	f7ff ff81 	bl	800a1d0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800a2ce:	e024      	b.n	800a31a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800a2d0:	683b      	ldr	r3, [r7, #0]
 800a2d2:	2b00      	cmp	r3, #0
 800a2d4:	d008      	beq.n	800a2e8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800a2d6:	4b13      	ldr	r3, [pc, #76]	@ (800a324 <prvProcessTimerOrBlockTask+0x90>)
 800a2d8:	681b      	ldr	r3, [r3, #0]
 800a2da:	681b      	ldr	r3, [r3, #0]
 800a2dc:	2b00      	cmp	r3, #0
 800a2de:	d101      	bne.n	800a2e4 <prvProcessTimerOrBlockTask+0x50>
 800a2e0:	2301      	movs	r3, #1
 800a2e2:	e000      	b.n	800a2e6 <prvProcessTimerOrBlockTask+0x52>
 800a2e4:	2300      	movs	r3, #0
 800a2e6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800a2e8:	4b0f      	ldr	r3, [pc, #60]	@ (800a328 <prvProcessTimerOrBlockTask+0x94>)
 800a2ea:	6818      	ldr	r0, [r3, #0]
 800a2ec:	687a      	ldr	r2, [r7, #4]
 800a2ee:	68fb      	ldr	r3, [r7, #12]
 800a2f0:	1ad3      	subs	r3, r2, r3
 800a2f2:	683a      	ldr	r2, [r7, #0]
 800a2f4:	4619      	mov	r1, r3
 800a2f6:	f7fe fec9 	bl	800908c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800a2fa:	f7ff f9e1 	bl	80096c0 <xTaskResumeAll>
 800a2fe:	4603      	mov	r3, r0
 800a300:	2b00      	cmp	r3, #0
 800a302:	d10a      	bne.n	800a31a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800a304:	4b09      	ldr	r3, [pc, #36]	@ (800a32c <prvProcessTimerOrBlockTask+0x98>)
 800a306:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a30a:	601a      	str	r2, [r3, #0]
 800a30c:	f3bf 8f4f 	dsb	sy
 800a310:	f3bf 8f6f 	isb	sy
}
 800a314:	e001      	b.n	800a31a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800a316:	f7ff f9d3 	bl	80096c0 <xTaskResumeAll>
}
 800a31a:	bf00      	nop
 800a31c:	3710      	adds	r7, #16
 800a31e:	46bd      	mov	sp, r7
 800a320:	bd80      	pop	{r7, pc}
 800a322:	bf00      	nop
 800a324:	200086f4 	.word	0x200086f4
 800a328:	200086f8 	.word	0x200086f8
 800a32c:	e000ed04 	.word	0xe000ed04

0800a330 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800a330:	b480      	push	{r7}
 800a332:	b085      	sub	sp, #20
 800a334:	af00      	add	r7, sp, #0
 800a336:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800a338:	4b0e      	ldr	r3, [pc, #56]	@ (800a374 <prvGetNextExpireTime+0x44>)
 800a33a:	681b      	ldr	r3, [r3, #0]
 800a33c:	681b      	ldr	r3, [r3, #0]
 800a33e:	2b00      	cmp	r3, #0
 800a340:	d101      	bne.n	800a346 <prvGetNextExpireTime+0x16>
 800a342:	2201      	movs	r2, #1
 800a344:	e000      	b.n	800a348 <prvGetNextExpireTime+0x18>
 800a346:	2200      	movs	r2, #0
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	681b      	ldr	r3, [r3, #0]
 800a350:	2b00      	cmp	r3, #0
 800a352:	d105      	bne.n	800a360 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a354:	4b07      	ldr	r3, [pc, #28]	@ (800a374 <prvGetNextExpireTime+0x44>)
 800a356:	681b      	ldr	r3, [r3, #0]
 800a358:	68db      	ldr	r3, [r3, #12]
 800a35a:	681b      	ldr	r3, [r3, #0]
 800a35c:	60fb      	str	r3, [r7, #12]
 800a35e:	e001      	b.n	800a364 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800a360:	2300      	movs	r3, #0
 800a362:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800a364:	68fb      	ldr	r3, [r7, #12]
}
 800a366:	4618      	mov	r0, r3
 800a368:	3714      	adds	r7, #20
 800a36a:	46bd      	mov	sp, r7
 800a36c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a370:	4770      	bx	lr
 800a372:	bf00      	nop
 800a374:	200086f0 	.word	0x200086f0

0800a378 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800a378:	b580      	push	{r7, lr}
 800a37a:	b084      	sub	sp, #16
 800a37c:	af00      	add	r7, sp, #0
 800a37e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800a380:	f7ff fa3c 	bl	80097fc <xTaskGetTickCount>
 800a384:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800a386:	4b0b      	ldr	r3, [pc, #44]	@ (800a3b4 <prvSampleTimeNow+0x3c>)
 800a388:	681b      	ldr	r3, [r3, #0]
 800a38a:	68fa      	ldr	r2, [r7, #12]
 800a38c:	429a      	cmp	r2, r3
 800a38e:	d205      	bcs.n	800a39c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800a390:	f000 f93a 	bl	800a608 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	2201      	movs	r2, #1
 800a398:	601a      	str	r2, [r3, #0]
 800a39a:	e002      	b.n	800a3a2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	2200      	movs	r2, #0
 800a3a0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800a3a2:	4a04      	ldr	r2, [pc, #16]	@ (800a3b4 <prvSampleTimeNow+0x3c>)
 800a3a4:	68fb      	ldr	r3, [r7, #12]
 800a3a6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800a3a8:	68fb      	ldr	r3, [r7, #12]
}
 800a3aa:	4618      	mov	r0, r3
 800a3ac:	3710      	adds	r7, #16
 800a3ae:	46bd      	mov	sp, r7
 800a3b0:	bd80      	pop	{r7, pc}
 800a3b2:	bf00      	nop
 800a3b4:	20008700 	.word	0x20008700

0800a3b8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800a3b8:	b580      	push	{r7, lr}
 800a3ba:	b086      	sub	sp, #24
 800a3bc:	af00      	add	r7, sp, #0
 800a3be:	60f8      	str	r0, [r7, #12]
 800a3c0:	60b9      	str	r1, [r7, #8]
 800a3c2:	607a      	str	r2, [r7, #4]
 800a3c4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800a3c6:	2300      	movs	r3, #0
 800a3c8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800a3ca:	68fb      	ldr	r3, [r7, #12]
 800a3cc:	68ba      	ldr	r2, [r7, #8]
 800a3ce:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a3d0:	68fb      	ldr	r3, [r7, #12]
 800a3d2:	68fa      	ldr	r2, [r7, #12]
 800a3d4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800a3d6:	68ba      	ldr	r2, [r7, #8]
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	429a      	cmp	r2, r3
 800a3dc:	d812      	bhi.n	800a404 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a3de:	687a      	ldr	r2, [r7, #4]
 800a3e0:	683b      	ldr	r3, [r7, #0]
 800a3e2:	1ad2      	subs	r2, r2, r3
 800a3e4:	68fb      	ldr	r3, [r7, #12]
 800a3e6:	699b      	ldr	r3, [r3, #24]
 800a3e8:	429a      	cmp	r2, r3
 800a3ea:	d302      	bcc.n	800a3f2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800a3ec:	2301      	movs	r3, #1
 800a3ee:	617b      	str	r3, [r7, #20]
 800a3f0:	e01b      	b.n	800a42a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800a3f2:	4b10      	ldr	r3, [pc, #64]	@ (800a434 <prvInsertTimerInActiveList+0x7c>)
 800a3f4:	681a      	ldr	r2, [r3, #0]
 800a3f6:	68fb      	ldr	r3, [r7, #12]
 800a3f8:	3304      	adds	r3, #4
 800a3fa:	4619      	mov	r1, r3
 800a3fc:	4610      	mov	r0, r2
 800a3fe:	f7fe f91c 	bl	800863a <vListInsert>
 800a402:	e012      	b.n	800a42a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800a404:	687a      	ldr	r2, [r7, #4]
 800a406:	683b      	ldr	r3, [r7, #0]
 800a408:	429a      	cmp	r2, r3
 800a40a:	d206      	bcs.n	800a41a <prvInsertTimerInActiveList+0x62>
 800a40c:	68ba      	ldr	r2, [r7, #8]
 800a40e:	683b      	ldr	r3, [r7, #0]
 800a410:	429a      	cmp	r2, r3
 800a412:	d302      	bcc.n	800a41a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800a414:	2301      	movs	r3, #1
 800a416:	617b      	str	r3, [r7, #20]
 800a418:	e007      	b.n	800a42a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a41a:	4b07      	ldr	r3, [pc, #28]	@ (800a438 <prvInsertTimerInActiveList+0x80>)
 800a41c:	681a      	ldr	r2, [r3, #0]
 800a41e:	68fb      	ldr	r3, [r7, #12]
 800a420:	3304      	adds	r3, #4
 800a422:	4619      	mov	r1, r3
 800a424:	4610      	mov	r0, r2
 800a426:	f7fe f908 	bl	800863a <vListInsert>
		}
	}

	return xProcessTimerNow;
 800a42a:	697b      	ldr	r3, [r7, #20]
}
 800a42c:	4618      	mov	r0, r3
 800a42e:	3718      	adds	r7, #24
 800a430:	46bd      	mov	sp, r7
 800a432:	bd80      	pop	{r7, pc}
 800a434:	200086f4 	.word	0x200086f4
 800a438:	200086f0 	.word	0x200086f0

0800a43c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800a43c:	b580      	push	{r7, lr}
 800a43e:	b08e      	sub	sp, #56	@ 0x38
 800a440:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a442:	e0ce      	b.n	800a5e2 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	2b00      	cmp	r3, #0
 800a448:	da19      	bge.n	800a47e <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800a44a:	1d3b      	adds	r3, r7, #4
 800a44c:	3304      	adds	r3, #4
 800a44e:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800a450:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a452:	2b00      	cmp	r3, #0
 800a454:	d10b      	bne.n	800a46e <prvProcessReceivedCommands+0x32>
	__asm volatile
 800a456:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a45a:	f383 8811 	msr	BASEPRI, r3
 800a45e:	f3bf 8f6f 	isb	sy
 800a462:	f3bf 8f4f 	dsb	sy
 800a466:	61fb      	str	r3, [r7, #28]
}
 800a468:	bf00      	nop
 800a46a:	bf00      	nop
 800a46c:	e7fd      	b.n	800a46a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800a46e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a470:	681b      	ldr	r3, [r3, #0]
 800a472:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a474:	6850      	ldr	r0, [r2, #4]
 800a476:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a478:	6892      	ldr	r2, [r2, #8]
 800a47a:	4611      	mov	r1, r2
 800a47c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	2b00      	cmp	r3, #0
 800a482:	f2c0 80ae 	blt.w	800a5e2 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800a486:	68fb      	ldr	r3, [r7, #12]
 800a488:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800a48a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a48c:	695b      	ldr	r3, [r3, #20]
 800a48e:	2b00      	cmp	r3, #0
 800a490:	d004      	beq.n	800a49c <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a492:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a494:	3304      	adds	r3, #4
 800a496:	4618      	mov	r0, r3
 800a498:	f7fe f908 	bl	80086ac <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a49c:	463b      	mov	r3, r7
 800a49e:	4618      	mov	r0, r3
 800a4a0:	f7ff ff6a 	bl	800a378 <prvSampleTimeNow>
 800a4a4:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	2b09      	cmp	r3, #9
 800a4aa:	f200 8097 	bhi.w	800a5dc <prvProcessReceivedCommands+0x1a0>
 800a4ae:	a201      	add	r2, pc, #4	@ (adr r2, 800a4b4 <prvProcessReceivedCommands+0x78>)
 800a4b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a4b4:	0800a4dd 	.word	0x0800a4dd
 800a4b8:	0800a4dd 	.word	0x0800a4dd
 800a4bc:	0800a4dd 	.word	0x0800a4dd
 800a4c0:	0800a553 	.word	0x0800a553
 800a4c4:	0800a567 	.word	0x0800a567
 800a4c8:	0800a5b3 	.word	0x0800a5b3
 800a4cc:	0800a4dd 	.word	0x0800a4dd
 800a4d0:	0800a4dd 	.word	0x0800a4dd
 800a4d4:	0800a553 	.word	0x0800a553
 800a4d8:	0800a567 	.word	0x0800a567
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a4dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4de:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a4e2:	f043 0301 	orr.w	r3, r3, #1
 800a4e6:	b2da      	uxtb	r2, r3
 800a4e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4ea:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800a4ee:	68ba      	ldr	r2, [r7, #8]
 800a4f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4f2:	699b      	ldr	r3, [r3, #24]
 800a4f4:	18d1      	adds	r1, r2, r3
 800a4f6:	68bb      	ldr	r3, [r7, #8]
 800a4f8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a4fa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a4fc:	f7ff ff5c 	bl	800a3b8 <prvInsertTimerInActiveList>
 800a500:	4603      	mov	r3, r0
 800a502:	2b00      	cmp	r3, #0
 800a504:	d06c      	beq.n	800a5e0 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a506:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a508:	6a1b      	ldr	r3, [r3, #32]
 800a50a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a50c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a50e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a510:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a514:	f003 0304 	and.w	r3, r3, #4
 800a518:	2b00      	cmp	r3, #0
 800a51a:	d061      	beq.n	800a5e0 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800a51c:	68ba      	ldr	r2, [r7, #8]
 800a51e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a520:	699b      	ldr	r3, [r3, #24]
 800a522:	441a      	add	r2, r3
 800a524:	2300      	movs	r3, #0
 800a526:	9300      	str	r3, [sp, #0]
 800a528:	2300      	movs	r3, #0
 800a52a:	2100      	movs	r1, #0
 800a52c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a52e:	f7ff fe01 	bl	800a134 <xTimerGenericCommand>
 800a532:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800a534:	6a3b      	ldr	r3, [r7, #32]
 800a536:	2b00      	cmp	r3, #0
 800a538:	d152      	bne.n	800a5e0 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800a53a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a53e:	f383 8811 	msr	BASEPRI, r3
 800a542:	f3bf 8f6f 	isb	sy
 800a546:	f3bf 8f4f 	dsb	sy
 800a54a:	61bb      	str	r3, [r7, #24]
}
 800a54c:	bf00      	nop
 800a54e:	bf00      	nop
 800a550:	e7fd      	b.n	800a54e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a552:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a554:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a558:	f023 0301 	bic.w	r3, r3, #1
 800a55c:	b2da      	uxtb	r2, r3
 800a55e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a560:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800a564:	e03d      	b.n	800a5e2 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a566:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a568:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a56c:	f043 0301 	orr.w	r3, r3, #1
 800a570:	b2da      	uxtb	r2, r3
 800a572:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a574:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800a578:	68ba      	ldr	r2, [r7, #8]
 800a57a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a57c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800a57e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a580:	699b      	ldr	r3, [r3, #24]
 800a582:	2b00      	cmp	r3, #0
 800a584:	d10b      	bne.n	800a59e <prvProcessReceivedCommands+0x162>
	__asm volatile
 800a586:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a58a:	f383 8811 	msr	BASEPRI, r3
 800a58e:	f3bf 8f6f 	isb	sy
 800a592:	f3bf 8f4f 	dsb	sy
 800a596:	617b      	str	r3, [r7, #20]
}
 800a598:	bf00      	nop
 800a59a:	bf00      	nop
 800a59c:	e7fd      	b.n	800a59a <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800a59e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5a0:	699a      	ldr	r2, [r3, #24]
 800a5a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5a4:	18d1      	adds	r1, r2, r3
 800a5a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5a8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a5aa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a5ac:	f7ff ff04 	bl	800a3b8 <prvInsertTimerInActiveList>
					break;
 800a5b0:	e017      	b.n	800a5e2 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800a5b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5b4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a5b8:	f003 0302 	and.w	r3, r3, #2
 800a5bc:	2b00      	cmp	r3, #0
 800a5be:	d103      	bne.n	800a5c8 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800a5c0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a5c2:	f000 fbe9 	bl	800ad98 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800a5c6:	e00c      	b.n	800a5e2 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a5c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5ca:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a5ce:	f023 0301 	bic.w	r3, r3, #1
 800a5d2:	b2da      	uxtb	r2, r3
 800a5d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5d6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800a5da:	e002      	b.n	800a5e2 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800a5dc:	bf00      	nop
 800a5de:	e000      	b.n	800a5e2 <prvProcessReceivedCommands+0x1a6>
					break;
 800a5e0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a5e2:	4b08      	ldr	r3, [pc, #32]	@ (800a604 <prvProcessReceivedCommands+0x1c8>)
 800a5e4:	681b      	ldr	r3, [r3, #0]
 800a5e6:	1d39      	adds	r1, r7, #4
 800a5e8:	2200      	movs	r2, #0
 800a5ea:	4618      	mov	r0, r3
 800a5ec:	f7fe fb32 	bl	8008c54 <xQueueReceive>
 800a5f0:	4603      	mov	r3, r0
 800a5f2:	2b00      	cmp	r3, #0
 800a5f4:	f47f af26 	bne.w	800a444 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800a5f8:	bf00      	nop
 800a5fa:	bf00      	nop
 800a5fc:	3730      	adds	r7, #48	@ 0x30
 800a5fe:	46bd      	mov	sp, r7
 800a600:	bd80      	pop	{r7, pc}
 800a602:	bf00      	nop
 800a604:	200086f8 	.word	0x200086f8

0800a608 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800a608:	b580      	push	{r7, lr}
 800a60a:	b088      	sub	sp, #32
 800a60c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a60e:	e049      	b.n	800a6a4 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a610:	4b2e      	ldr	r3, [pc, #184]	@ (800a6cc <prvSwitchTimerLists+0xc4>)
 800a612:	681b      	ldr	r3, [r3, #0]
 800a614:	68db      	ldr	r3, [r3, #12]
 800a616:	681b      	ldr	r3, [r3, #0]
 800a618:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a61a:	4b2c      	ldr	r3, [pc, #176]	@ (800a6cc <prvSwitchTimerLists+0xc4>)
 800a61c:	681b      	ldr	r3, [r3, #0]
 800a61e:	68db      	ldr	r3, [r3, #12]
 800a620:	68db      	ldr	r3, [r3, #12]
 800a622:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a624:	68fb      	ldr	r3, [r7, #12]
 800a626:	3304      	adds	r3, #4
 800a628:	4618      	mov	r0, r3
 800a62a:	f7fe f83f 	bl	80086ac <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a62e:	68fb      	ldr	r3, [r7, #12]
 800a630:	6a1b      	ldr	r3, [r3, #32]
 800a632:	68f8      	ldr	r0, [r7, #12]
 800a634:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a636:	68fb      	ldr	r3, [r7, #12]
 800a638:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a63c:	f003 0304 	and.w	r3, r3, #4
 800a640:	2b00      	cmp	r3, #0
 800a642:	d02f      	beq.n	800a6a4 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800a644:	68fb      	ldr	r3, [r7, #12]
 800a646:	699b      	ldr	r3, [r3, #24]
 800a648:	693a      	ldr	r2, [r7, #16]
 800a64a:	4413      	add	r3, r2
 800a64c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800a64e:	68ba      	ldr	r2, [r7, #8]
 800a650:	693b      	ldr	r3, [r7, #16]
 800a652:	429a      	cmp	r2, r3
 800a654:	d90e      	bls.n	800a674 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800a656:	68fb      	ldr	r3, [r7, #12]
 800a658:	68ba      	ldr	r2, [r7, #8]
 800a65a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a65c:	68fb      	ldr	r3, [r7, #12]
 800a65e:	68fa      	ldr	r2, [r7, #12]
 800a660:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a662:	4b1a      	ldr	r3, [pc, #104]	@ (800a6cc <prvSwitchTimerLists+0xc4>)
 800a664:	681a      	ldr	r2, [r3, #0]
 800a666:	68fb      	ldr	r3, [r7, #12]
 800a668:	3304      	adds	r3, #4
 800a66a:	4619      	mov	r1, r3
 800a66c:	4610      	mov	r0, r2
 800a66e:	f7fd ffe4 	bl	800863a <vListInsert>
 800a672:	e017      	b.n	800a6a4 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a674:	2300      	movs	r3, #0
 800a676:	9300      	str	r3, [sp, #0]
 800a678:	2300      	movs	r3, #0
 800a67a:	693a      	ldr	r2, [r7, #16]
 800a67c:	2100      	movs	r1, #0
 800a67e:	68f8      	ldr	r0, [r7, #12]
 800a680:	f7ff fd58 	bl	800a134 <xTimerGenericCommand>
 800a684:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	2b00      	cmp	r3, #0
 800a68a:	d10b      	bne.n	800a6a4 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800a68c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a690:	f383 8811 	msr	BASEPRI, r3
 800a694:	f3bf 8f6f 	isb	sy
 800a698:	f3bf 8f4f 	dsb	sy
 800a69c:	603b      	str	r3, [r7, #0]
}
 800a69e:	bf00      	nop
 800a6a0:	bf00      	nop
 800a6a2:	e7fd      	b.n	800a6a0 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a6a4:	4b09      	ldr	r3, [pc, #36]	@ (800a6cc <prvSwitchTimerLists+0xc4>)
 800a6a6:	681b      	ldr	r3, [r3, #0]
 800a6a8:	681b      	ldr	r3, [r3, #0]
 800a6aa:	2b00      	cmp	r3, #0
 800a6ac:	d1b0      	bne.n	800a610 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800a6ae:	4b07      	ldr	r3, [pc, #28]	@ (800a6cc <prvSwitchTimerLists+0xc4>)
 800a6b0:	681b      	ldr	r3, [r3, #0]
 800a6b2:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800a6b4:	4b06      	ldr	r3, [pc, #24]	@ (800a6d0 <prvSwitchTimerLists+0xc8>)
 800a6b6:	681b      	ldr	r3, [r3, #0]
 800a6b8:	4a04      	ldr	r2, [pc, #16]	@ (800a6cc <prvSwitchTimerLists+0xc4>)
 800a6ba:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800a6bc:	4a04      	ldr	r2, [pc, #16]	@ (800a6d0 <prvSwitchTimerLists+0xc8>)
 800a6be:	697b      	ldr	r3, [r7, #20]
 800a6c0:	6013      	str	r3, [r2, #0]
}
 800a6c2:	bf00      	nop
 800a6c4:	3718      	adds	r7, #24
 800a6c6:	46bd      	mov	sp, r7
 800a6c8:	bd80      	pop	{r7, pc}
 800a6ca:	bf00      	nop
 800a6cc:	200086f0 	.word	0x200086f0
 800a6d0:	200086f4 	.word	0x200086f4

0800a6d4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800a6d4:	b580      	push	{r7, lr}
 800a6d6:	b082      	sub	sp, #8
 800a6d8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800a6da:	f000 f96d 	bl	800a9b8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800a6de:	4b15      	ldr	r3, [pc, #84]	@ (800a734 <prvCheckForValidListAndQueue+0x60>)
 800a6e0:	681b      	ldr	r3, [r3, #0]
 800a6e2:	2b00      	cmp	r3, #0
 800a6e4:	d120      	bne.n	800a728 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800a6e6:	4814      	ldr	r0, [pc, #80]	@ (800a738 <prvCheckForValidListAndQueue+0x64>)
 800a6e8:	f7fd ff56 	bl	8008598 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800a6ec:	4813      	ldr	r0, [pc, #76]	@ (800a73c <prvCheckForValidListAndQueue+0x68>)
 800a6ee:	f7fd ff53 	bl	8008598 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800a6f2:	4b13      	ldr	r3, [pc, #76]	@ (800a740 <prvCheckForValidListAndQueue+0x6c>)
 800a6f4:	4a10      	ldr	r2, [pc, #64]	@ (800a738 <prvCheckForValidListAndQueue+0x64>)
 800a6f6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800a6f8:	4b12      	ldr	r3, [pc, #72]	@ (800a744 <prvCheckForValidListAndQueue+0x70>)
 800a6fa:	4a10      	ldr	r2, [pc, #64]	@ (800a73c <prvCheckForValidListAndQueue+0x68>)
 800a6fc:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800a6fe:	2300      	movs	r3, #0
 800a700:	9300      	str	r3, [sp, #0]
 800a702:	4b11      	ldr	r3, [pc, #68]	@ (800a748 <prvCheckForValidListAndQueue+0x74>)
 800a704:	4a11      	ldr	r2, [pc, #68]	@ (800a74c <prvCheckForValidListAndQueue+0x78>)
 800a706:	2110      	movs	r1, #16
 800a708:	200a      	movs	r0, #10
 800a70a:	f7fe f863 	bl	80087d4 <xQueueGenericCreateStatic>
 800a70e:	4603      	mov	r3, r0
 800a710:	4a08      	ldr	r2, [pc, #32]	@ (800a734 <prvCheckForValidListAndQueue+0x60>)
 800a712:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800a714:	4b07      	ldr	r3, [pc, #28]	@ (800a734 <prvCheckForValidListAndQueue+0x60>)
 800a716:	681b      	ldr	r3, [r3, #0]
 800a718:	2b00      	cmp	r3, #0
 800a71a:	d005      	beq.n	800a728 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800a71c:	4b05      	ldr	r3, [pc, #20]	@ (800a734 <prvCheckForValidListAndQueue+0x60>)
 800a71e:	681b      	ldr	r3, [r3, #0]
 800a720:	490b      	ldr	r1, [pc, #44]	@ (800a750 <prvCheckForValidListAndQueue+0x7c>)
 800a722:	4618      	mov	r0, r3
 800a724:	f7fe fc88 	bl	8009038 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a728:	f000 f978 	bl	800aa1c <vPortExitCritical>
}
 800a72c:	bf00      	nop
 800a72e:	46bd      	mov	sp, r7
 800a730:	bd80      	pop	{r7, pc}
 800a732:	bf00      	nop
 800a734:	200086f8 	.word	0x200086f8
 800a738:	200086c8 	.word	0x200086c8
 800a73c:	200086dc 	.word	0x200086dc
 800a740:	200086f0 	.word	0x200086f0
 800a744:	200086f4 	.word	0x200086f4
 800a748:	200087a4 	.word	0x200087a4
 800a74c:	20008704 	.word	0x20008704
 800a750:	080199c4 	.word	0x080199c4

0800a754 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a754:	b480      	push	{r7}
 800a756:	b085      	sub	sp, #20
 800a758:	af00      	add	r7, sp, #0
 800a75a:	60f8      	str	r0, [r7, #12]
 800a75c:	60b9      	str	r1, [r7, #8]
 800a75e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800a760:	68fb      	ldr	r3, [r7, #12]
 800a762:	3b04      	subs	r3, #4
 800a764:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a766:	68fb      	ldr	r3, [r7, #12]
 800a768:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800a76c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a76e:	68fb      	ldr	r3, [r7, #12]
 800a770:	3b04      	subs	r3, #4
 800a772:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a774:	68bb      	ldr	r3, [r7, #8]
 800a776:	f023 0201 	bic.w	r2, r3, #1
 800a77a:	68fb      	ldr	r3, [r7, #12]
 800a77c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a77e:	68fb      	ldr	r3, [r7, #12]
 800a780:	3b04      	subs	r3, #4
 800a782:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a784:	4a0c      	ldr	r2, [pc, #48]	@ (800a7b8 <pxPortInitialiseStack+0x64>)
 800a786:	68fb      	ldr	r3, [r7, #12]
 800a788:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a78a:	68fb      	ldr	r3, [r7, #12]
 800a78c:	3b14      	subs	r3, #20
 800a78e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a790:	687a      	ldr	r2, [r7, #4]
 800a792:	68fb      	ldr	r3, [r7, #12]
 800a794:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800a796:	68fb      	ldr	r3, [r7, #12]
 800a798:	3b04      	subs	r3, #4
 800a79a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a79c:	68fb      	ldr	r3, [r7, #12]
 800a79e:	f06f 0202 	mvn.w	r2, #2
 800a7a2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a7a4:	68fb      	ldr	r3, [r7, #12]
 800a7a6:	3b20      	subs	r3, #32
 800a7a8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a7aa:	68fb      	ldr	r3, [r7, #12]
}
 800a7ac:	4618      	mov	r0, r3
 800a7ae:	3714      	adds	r7, #20
 800a7b0:	46bd      	mov	sp, r7
 800a7b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7b6:	4770      	bx	lr
 800a7b8:	0800a7bd 	.word	0x0800a7bd

0800a7bc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a7bc:	b480      	push	{r7}
 800a7be:	b085      	sub	sp, #20
 800a7c0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800a7c2:	2300      	movs	r3, #0
 800a7c4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a7c6:	4b13      	ldr	r3, [pc, #76]	@ (800a814 <prvTaskExitError+0x58>)
 800a7c8:	681b      	ldr	r3, [r3, #0]
 800a7ca:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a7ce:	d00b      	beq.n	800a7e8 <prvTaskExitError+0x2c>
	__asm volatile
 800a7d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7d4:	f383 8811 	msr	BASEPRI, r3
 800a7d8:	f3bf 8f6f 	isb	sy
 800a7dc:	f3bf 8f4f 	dsb	sy
 800a7e0:	60fb      	str	r3, [r7, #12]
}
 800a7e2:	bf00      	nop
 800a7e4:	bf00      	nop
 800a7e6:	e7fd      	b.n	800a7e4 <prvTaskExitError+0x28>
	__asm volatile
 800a7e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7ec:	f383 8811 	msr	BASEPRI, r3
 800a7f0:	f3bf 8f6f 	isb	sy
 800a7f4:	f3bf 8f4f 	dsb	sy
 800a7f8:	60bb      	str	r3, [r7, #8]
}
 800a7fa:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a7fc:	bf00      	nop
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	2b00      	cmp	r3, #0
 800a802:	d0fc      	beq.n	800a7fe <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a804:	bf00      	nop
 800a806:	bf00      	nop
 800a808:	3714      	adds	r7, #20
 800a80a:	46bd      	mov	sp, r7
 800a80c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a810:	4770      	bx	lr
 800a812:	bf00      	nop
 800a814:	20000044 	.word	0x20000044
	...

0800a820 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a820:	4b07      	ldr	r3, [pc, #28]	@ (800a840 <pxCurrentTCBConst2>)
 800a822:	6819      	ldr	r1, [r3, #0]
 800a824:	6808      	ldr	r0, [r1, #0]
 800a826:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a82a:	f380 8809 	msr	PSP, r0
 800a82e:	f3bf 8f6f 	isb	sy
 800a832:	f04f 0000 	mov.w	r0, #0
 800a836:	f380 8811 	msr	BASEPRI, r0
 800a83a:	4770      	bx	lr
 800a83c:	f3af 8000 	nop.w

0800a840 <pxCurrentTCBConst2>:
 800a840:	200081c8 	.word	0x200081c8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a844:	bf00      	nop
 800a846:	bf00      	nop

0800a848 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800a848:	4808      	ldr	r0, [pc, #32]	@ (800a86c <prvPortStartFirstTask+0x24>)
 800a84a:	6800      	ldr	r0, [r0, #0]
 800a84c:	6800      	ldr	r0, [r0, #0]
 800a84e:	f380 8808 	msr	MSP, r0
 800a852:	f04f 0000 	mov.w	r0, #0
 800a856:	f380 8814 	msr	CONTROL, r0
 800a85a:	b662      	cpsie	i
 800a85c:	b661      	cpsie	f
 800a85e:	f3bf 8f4f 	dsb	sy
 800a862:	f3bf 8f6f 	isb	sy
 800a866:	df00      	svc	0
 800a868:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a86a:	bf00      	nop
 800a86c:	e000ed08 	.word	0xe000ed08

0800a870 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a870:	b580      	push	{r7, lr}
 800a872:	b086      	sub	sp, #24
 800a874:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800a876:	4b47      	ldr	r3, [pc, #284]	@ (800a994 <xPortStartScheduler+0x124>)
 800a878:	681b      	ldr	r3, [r3, #0]
 800a87a:	4a47      	ldr	r2, [pc, #284]	@ (800a998 <xPortStartScheduler+0x128>)
 800a87c:	4293      	cmp	r3, r2
 800a87e:	d10b      	bne.n	800a898 <xPortStartScheduler+0x28>
	__asm volatile
 800a880:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a884:	f383 8811 	msr	BASEPRI, r3
 800a888:	f3bf 8f6f 	isb	sy
 800a88c:	f3bf 8f4f 	dsb	sy
 800a890:	60fb      	str	r3, [r7, #12]
}
 800a892:	bf00      	nop
 800a894:	bf00      	nop
 800a896:	e7fd      	b.n	800a894 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800a898:	4b3e      	ldr	r3, [pc, #248]	@ (800a994 <xPortStartScheduler+0x124>)
 800a89a:	681b      	ldr	r3, [r3, #0]
 800a89c:	4a3f      	ldr	r2, [pc, #252]	@ (800a99c <xPortStartScheduler+0x12c>)
 800a89e:	4293      	cmp	r3, r2
 800a8a0:	d10b      	bne.n	800a8ba <xPortStartScheduler+0x4a>
	__asm volatile
 800a8a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a8a6:	f383 8811 	msr	BASEPRI, r3
 800a8aa:	f3bf 8f6f 	isb	sy
 800a8ae:	f3bf 8f4f 	dsb	sy
 800a8b2:	613b      	str	r3, [r7, #16]
}
 800a8b4:	bf00      	nop
 800a8b6:	bf00      	nop
 800a8b8:	e7fd      	b.n	800a8b6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a8ba:	4b39      	ldr	r3, [pc, #228]	@ (800a9a0 <xPortStartScheduler+0x130>)
 800a8bc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a8be:	697b      	ldr	r3, [r7, #20]
 800a8c0:	781b      	ldrb	r3, [r3, #0]
 800a8c2:	b2db      	uxtb	r3, r3
 800a8c4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a8c6:	697b      	ldr	r3, [r7, #20]
 800a8c8:	22ff      	movs	r2, #255	@ 0xff
 800a8ca:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a8cc:	697b      	ldr	r3, [r7, #20]
 800a8ce:	781b      	ldrb	r3, [r3, #0]
 800a8d0:	b2db      	uxtb	r3, r3
 800a8d2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a8d4:	78fb      	ldrb	r3, [r7, #3]
 800a8d6:	b2db      	uxtb	r3, r3
 800a8d8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800a8dc:	b2da      	uxtb	r2, r3
 800a8de:	4b31      	ldr	r3, [pc, #196]	@ (800a9a4 <xPortStartScheduler+0x134>)
 800a8e0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a8e2:	4b31      	ldr	r3, [pc, #196]	@ (800a9a8 <xPortStartScheduler+0x138>)
 800a8e4:	2207      	movs	r2, #7
 800a8e6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a8e8:	e009      	b.n	800a8fe <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800a8ea:	4b2f      	ldr	r3, [pc, #188]	@ (800a9a8 <xPortStartScheduler+0x138>)
 800a8ec:	681b      	ldr	r3, [r3, #0]
 800a8ee:	3b01      	subs	r3, #1
 800a8f0:	4a2d      	ldr	r2, [pc, #180]	@ (800a9a8 <xPortStartScheduler+0x138>)
 800a8f2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a8f4:	78fb      	ldrb	r3, [r7, #3]
 800a8f6:	b2db      	uxtb	r3, r3
 800a8f8:	005b      	lsls	r3, r3, #1
 800a8fa:	b2db      	uxtb	r3, r3
 800a8fc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a8fe:	78fb      	ldrb	r3, [r7, #3]
 800a900:	b2db      	uxtb	r3, r3
 800a902:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a906:	2b80      	cmp	r3, #128	@ 0x80
 800a908:	d0ef      	beq.n	800a8ea <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a90a:	4b27      	ldr	r3, [pc, #156]	@ (800a9a8 <xPortStartScheduler+0x138>)
 800a90c:	681b      	ldr	r3, [r3, #0]
 800a90e:	f1c3 0307 	rsb	r3, r3, #7
 800a912:	2b04      	cmp	r3, #4
 800a914:	d00b      	beq.n	800a92e <xPortStartScheduler+0xbe>
	__asm volatile
 800a916:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a91a:	f383 8811 	msr	BASEPRI, r3
 800a91e:	f3bf 8f6f 	isb	sy
 800a922:	f3bf 8f4f 	dsb	sy
 800a926:	60bb      	str	r3, [r7, #8]
}
 800a928:	bf00      	nop
 800a92a:	bf00      	nop
 800a92c:	e7fd      	b.n	800a92a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a92e:	4b1e      	ldr	r3, [pc, #120]	@ (800a9a8 <xPortStartScheduler+0x138>)
 800a930:	681b      	ldr	r3, [r3, #0]
 800a932:	021b      	lsls	r3, r3, #8
 800a934:	4a1c      	ldr	r2, [pc, #112]	@ (800a9a8 <xPortStartScheduler+0x138>)
 800a936:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a938:	4b1b      	ldr	r3, [pc, #108]	@ (800a9a8 <xPortStartScheduler+0x138>)
 800a93a:	681b      	ldr	r3, [r3, #0]
 800a93c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800a940:	4a19      	ldr	r2, [pc, #100]	@ (800a9a8 <xPortStartScheduler+0x138>)
 800a942:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	b2da      	uxtb	r2, r3
 800a948:	697b      	ldr	r3, [r7, #20]
 800a94a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a94c:	4b17      	ldr	r3, [pc, #92]	@ (800a9ac <xPortStartScheduler+0x13c>)
 800a94e:	681b      	ldr	r3, [r3, #0]
 800a950:	4a16      	ldr	r2, [pc, #88]	@ (800a9ac <xPortStartScheduler+0x13c>)
 800a952:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800a956:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a958:	4b14      	ldr	r3, [pc, #80]	@ (800a9ac <xPortStartScheduler+0x13c>)
 800a95a:	681b      	ldr	r3, [r3, #0]
 800a95c:	4a13      	ldr	r2, [pc, #76]	@ (800a9ac <xPortStartScheduler+0x13c>)
 800a95e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800a962:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a964:	f000 f8da 	bl	800ab1c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a968:	4b11      	ldr	r3, [pc, #68]	@ (800a9b0 <xPortStartScheduler+0x140>)
 800a96a:	2200      	movs	r2, #0
 800a96c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800a96e:	f000 f8f9 	bl	800ab64 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800a972:	4b10      	ldr	r3, [pc, #64]	@ (800a9b4 <xPortStartScheduler+0x144>)
 800a974:	681b      	ldr	r3, [r3, #0]
 800a976:	4a0f      	ldr	r2, [pc, #60]	@ (800a9b4 <xPortStartScheduler+0x144>)
 800a978:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800a97c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a97e:	f7ff ff63 	bl	800a848 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a982:	f7ff f805 	bl	8009990 <vTaskSwitchContext>
	prvTaskExitError();
 800a986:	f7ff ff19 	bl	800a7bc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a98a:	2300      	movs	r3, #0
}
 800a98c:	4618      	mov	r0, r3
 800a98e:	3718      	adds	r7, #24
 800a990:	46bd      	mov	sp, r7
 800a992:	bd80      	pop	{r7, pc}
 800a994:	e000ed00 	.word	0xe000ed00
 800a998:	410fc271 	.word	0x410fc271
 800a99c:	410fc270 	.word	0x410fc270
 800a9a0:	e000e400 	.word	0xe000e400
 800a9a4:	200087f4 	.word	0x200087f4
 800a9a8:	200087f8 	.word	0x200087f8
 800a9ac:	e000ed20 	.word	0xe000ed20
 800a9b0:	20000044 	.word	0x20000044
 800a9b4:	e000ef34 	.word	0xe000ef34

0800a9b8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a9b8:	b480      	push	{r7}
 800a9ba:	b083      	sub	sp, #12
 800a9bc:	af00      	add	r7, sp, #0
	__asm volatile
 800a9be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9c2:	f383 8811 	msr	BASEPRI, r3
 800a9c6:	f3bf 8f6f 	isb	sy
 800a9ca:	f3bf 8f4f 	dsb	sy
 800a9ce:	607b      	str	r3, [r7, #4]
}
 800a9d0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a9d2:	4b10      	ldr	r3, [pc, #64]	@ (800aa14 <vPortEnterCritical+0x5c>)
 800a9d4:	681b      	ldr	r3, [r3, #0]
 800a9d6:	3301      	adds	r3, #1
 800a9d8:	4a0e      	ldr	r2, [pc, #56]	@ (800aa14 <vPortEnterCritical+0x5c>)
 800a9da:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a9dc:	4b0d      	ldr	r3, [pc, #52]	@ (800aa14 <vPortEnterCritical+0x5c>)
 800a9de:	681b      	ldr	r3, [r3, #0]
 800a9e0:	2b01      	cmp	r3, #1
 800a9e2:	d110      	bne.n	800aa06 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a9e4:	4b0c      	ldr	r3, [pc, #48]	@ (800aa18 <vPortEnterCritical+0x60>)
 800a9e6:	681b      	ldr	r3, [r3, #0]
 800a9e8:	b2db      	uxtb	r3, r3
 800a9ea:	2b00      	cmp	r3, #0
 800a9ec:	d00b      	beq.n	800aa06 <vPortEnterCritical+0x4e>
	__asm volatile
 800a9ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9f2:	f383 8811 	msr	BASEPRI, r3
 800a9f6:	f3bf 8f6f 	isb	sy
 800a9fa:	f3bf 8f4f 	dsb	sy
 800a9fe:	603b      	str	r3, [r7, #0]
}
 800aa00:	bf00      	nop
 800aa02:	bf00      	nop
 800aa04:	e7fd      	b.n	800aa02 <vPortEnterCritical+0x4a>
	}
}
 800aa06:	bf00      	nop
 800aa08:	370c      	adds	r7, #12
 800aa0a:	46bd      	mov	sp, r7
 800aa0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa10:	4770      	bx	lr
 800aa12:	bf00      	nop
 800aa14:	20000044 	.word	0x20000044
 800aa18:	e000ed04 	.word	0xe000ed04

0800aa1c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800aa1c:	b480      	push	{r7}
 800aa1e:	b083      	sub	sp, #12
 800aa20:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800aa22:	4b12      	ldr	r3, [pc, #72]	@ (800aa6c <vPortExitCritical+0x50>)
 800aa24:	681b      	ldr	r3, [r3, #0]
 800aa26:	2b00      	cmp	r3, #0
 800aa28:	d10b      	bne.n	800aa42 <vPortExitCritical+0x26>
	__asm volatile
 800aa2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa2e:	f383 8811 	msr	BASEPRI, r3
 800aa32:	f3bf 8f6f 	isb	sy
 800aa36:	f3bf 8f4f 	dsb	sy
 800aa3a:	607b      	str	r3, [r7, #4]
}
 800aa3c:	bf00      	nop
 800aa3e:	bf00      	nop
 800aa40:	e7fd      	b.n	800aa3e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800aa42:	4b0a      	ldr	r3, [pc, #40]	@ (800aa6c <vPortExitCritical+0x50>)
 800aa44:	681b      	ldr	r3, [r3, #0]
 800aa46:	3b01      	subs	r3, #1
 800aa48:	4a08      	ldr	r2, [pc, #32]	@ (800aa6c <vPortExitCritical+0x50>)
 800aa4a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800aa4c:	4b07      	ldr	r3, [pc, #28]	@ (800aa6c <vPortExitCritical+0x50>)
 800aa4e:	681b      	ldr	r3, [r3, #0]
 800aa50:	2b00      	cmp	r3, #0
 800aa52:	d105      	bne.n	800aa60 <vPortExitCritical+0x44>
 800aa54:	2300      	movs	r3, #0
 800aa56:	603b      	str	r3, [r7, #0]
	__asm volatile
 800aa58:	683b      	ldr	r3, [r7, #0]
 800aa5a:	f383 8811 	msr	BASEPRI, r3
}
 800aa5e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800aa60:	bf00      	nop
 800aa62:	370c      	adds	r7, #12
 800aa64:	46bd      	mov	sp, r7
 800aa66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa6a:	4770      	bx	lr
 800aa6c:	20000044 	.word	0x20000044

0800aa70 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800aa70:	f3ef 8009 	mrs	r0, PSP
 800aa74:	f3bf 8f6f 	isb	sy
 800aa78:	4b15      	ldr	r3, [pc, #84]	@ (800aad0 <pxCurrentTCBConst>)
 800aa7a:	681a      	ldr	r2, [r3, #0]
 800aa7c:	f01e 0f10 	tst.w	lr, #16
 800aa80:	bf08      	it	eq
 800aa82:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800aa86:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa8a:	6010      	str	r0, [r2, #0]
 800aa8c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800aa90:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800aa94:	f380 8811 	msr	BASEPRI, r0
 800aa98:	f3bf 8f4f 	dsb	sy
 800aa9c:	f3bf 8f6f 	isb	sy
 800aaa0:	f7fe ff76 	bl	8009990 <vTaskSwitchContext>
 800aaa4:	f04f 0000 	mov.w	r0, #0
 800aaa8:	f380 8811 	msr	BASEPRI, r0
 800aaac:	bc09      	pop	{r0, r3}
 800aaae:	6819      	ldr	r1, [r3, #0]
 800aab0:	6808      	ldr	r0, [r1, #0]
 800aab2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aab6:	f01e 0f10 	tst.w	lr, #16
 800aaba:	bf08      	it	eq
 800aabc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800aac0:	f380 8809 	msr	PSP, r0
 800aac4:	f3bf 8f6f 	isb	sy
 800aac8:	4770      	bx	lr
 800aaca:	bf00      	nop
 800aacc:	f3af 8000 	nop.w

0800aad0 <pxCurrentTCBConst>:
 800aad0:	200081c8 	.word	0x200081c8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800aad4:	bf00      	nop
 800aad6:	bf00      	nop

0800aad8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800aad8:	b580      	push	{r7, lr}
 800aada:	b082      	sub	sp, #8
 800aadc:	af00      	add	r7, sp, #0
	__asm volatile
 800aade:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aae2:	f383 8811 	msr	BASEPRI, r3
 800aae6:	f3bf 8f6f 	isb	sy
 800aaea:	f3bf 8f4f 	dsb	sy
 800aaee:	607b      	str	r3, [r7, #4]
}
 800aaf0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800aaf2:	f7fe fe93 	bl	800981c <xTaskIncrementTick>
 800aaf6:	4603      	mov	r3, r0
 800aaf8:	2b00      	cmp	r3, #0
 800aafa:	d003      	beq.n	800ab04 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800aafc:	4b06      	ldr	r3, [pc, #24]	@ (800ab18 <xPortSysTickHandler+0x40>)
 800aafe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ab02:	601a      	str	r2, [r3, #0]
 800ab04:	2300      	movs	r3, #0
 800ab06:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ab08:	683b      	ldr	r3, [r7, #0]
 800ab0a:	f383 8811 	msr	BASEPRI, r3
}
 800ab0e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800ab10:	bf00      	nop
 800ab12:	3708      	adds	r7, #8
 800ab14:	46bd      	mov	sp, r7
 800ab16:	bd80      	pop	{r7, pc}
 800ab18:	e000ed04 	.word	0xe000ed04

0800ab1c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800ab1c:	b480      	push	{r7}
 800ab1e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800ab20:	4b0b      	ldr	r3, [pc, #44]	@ (800ab50 <vPortSetupTimerInterrupt+0x34>)
 800ab22:	2200      	movs	r2, #0
 800ab24:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800ab26:	4b0b      	ldr	r3, [pc, #44]	@ (800ab54 <vPortSetupTimerInterrupt+0x38>)
 800ab28:	2200      	movs	r2, #0
 800ab2a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800ab2c:	4b0a      	ldr	r3, [pc, #40]	@ (800ab58 <vPortSetupTimerInterrupt+0x3c>)
 800ab2e:	681b      	ldr	r3, [r3, #0]
 800ab30:	4a0a      	ldr	r2, [pc, #40]	@ (800ab5c <vPortSetupTimerInterrupt+0x40>)
 800ab32:	fba2 2303 	umull	r2, r3, r2, r3
 800ab36:	099b      	lsrs	r3, r3, #6
 800ab38:	4a09      	ldr	r2, [pc, #36]	@ (800ab60 <vPortSetupTimerInterrupt+0x44>)
 800ab3a:	3b01      	subs	r3, #1
 800ab3c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800ab3e:	4b04      	ldr	r3, [pc, #16]	@ (800ab50 <vPortSetupTimerInterrupt+0x34>)
 800ab40:	2207      	movs	r2, #7
 800ab42:	601a      	str	r2, [r3, #0]
}
 800ab44:	bf00      	nop
 800ab46:	46bd      	mov	sp, r7
 800ab48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab4c:	4770      	bx	lr
 800ab4e:	bf00      	nop
 800ab50:	e000e010 	.word	0xe000e010
 800ab54:	e000e018 	.word	0xe000e018
 800ab58:	20000038 	.word	0x20000038
 800ab5c:	10624dd3 	.word	0x10624dd3
 800ab60:	e000e014 	.word	0xe000e014

0800ab64 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800ab64:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800ab74 <vPortEnableVFP+0x10>
 800ab68:	6801      	ldr	r1, [r0, #0]
 800ab6a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800ab6e:	6001      	str	r1, [r0, #0]
 800ab70:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800ab72:	bf00      	nop
 800ab74:	e000ed88 	.word	0xe000ed88

0800ab78 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800ab78:	b480      	push	{r7}
 800ab7a:	b085      	sub	sp, #20
 800ab7c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800ab7e:	f3ef 8305 	mrs	r3, IPSR
 800ab82:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800ab84:	68fb      	ldr	r3, [r7, #12]
 800ab86:	2b0f      	cmp	r3, #15
 800ab88:	d915      	bls.n	800abb6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800ab8a:	4a18      	ldr	r2, [pc, #96]	@ (800abec <vPortValidateInterruptPriority+0x74>)
 800ab8c:	68fb      	ldr	r3, [r7, #12]
 800ab8e:	4413      	add	r3, r2
 800ab90:	781b      	ldrb	r3, [r3, #0]
 800ab92:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800ab94:	4b16      	ldr	r3, [pc, #88]	@ (800abf0 <vPortValidateInterruptPriority+0x78>)
 800ab96:	781b      	ldrb	r3, [r3, #0]
 800ab98:	7afa      	ldrb	r2, [r7, #11]
 800ab9a:	429a      	cmp	r2, r3
 800ab9c:	d20b      	bcs.n	800abb6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800ab9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aba2:	f383 8811 	msr	BASEPRI, r3
 800aba6:	f3bf 8f6f 	isb	sy
 800abaa:	f3bf 8f4f 	dsb	sy
 800abae:	607b      	str	r3, [r7, #4]
}
 800abb0:	bf00      	nop
 800abb2:	bf00      	nop
 800abb4:	e7fd      	b.n	800abb2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800abb6:	4b0f      	ldr	r3, [pc, #60]	@ (800abf4 <vPortValidateInterruptPriority+0x7c>)
 800abb8:	681b      	ldr	r3, [r3, #0]
 800abba:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800abbe:	4b0e      	ldr	r3, [pc, #56]	@ (800abf8 <vPortValidateInterruptPriority+0x80>)
 800abc0:	681b      	ldr	r3, [r3, #0]
 800abc2:	429a      	cmp	r2, r3
 800abc4:	d90b      	bls.n	800abde <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800abc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800abca:	f383 8811 	msr	BASEPRI, r3
 800abce:	f3bf 8f6f 	isb	sy
 800abd2:	f3bf 8f4f 	dsb	sy
 800abd6:	603b      	str	r3, [r7, #0]
}
 800abd8:	bf00      	nop
 800abda:	bf00      	nop
 800abdc:	e7fd      	b.n	800abda <vPortValidateInterruptPriority+0x62>
	}
 800abde:	bf00      	nop
 800abe0:	3714      	adds	r7, #20
 800abe2:	46bd      	mov	sp, r7
 800abe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abe8:	4770      	bx	lr
 800abea:	bf00      	nop
 800abec:	e000e3f0 	.word	0xe000e3f0
 800abf0:	200087f4 	.word	0x200087f4
 800abf4:	e000ed0c 	.word	0xe000ed0c
 800abf8:	200087f8 	.word	0x200087f8

0800abfc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800abfc:	b580      	push	{r7, lr}
 800abfe:	b08a      	sub	sp, #40	@ 0x28
 800ac00:	af00      	add	r7, sp, #0
 800ac02:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800ac04:	2300      	movs	r3, #0
 800ac06:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800ac08:	f7fe fd4c 	bl	80096a4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800ac0c:	4b5c      	ldr	r3, [pc, #368]	@ (800ad80 <pvPortMalloc+0x184>)
 800ac0e:	681b      	ldr	r3, [r3, #0]
 800ac10:	2b00      	cmp	r3, #0
 800ac12:	d101      	bne.n	800ac18 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800ac14:	f000 f924 	bl	800ae60 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800ac18:	4b5a      	ldr	r3, [pc, #360]	@ (800ad84 <pvPortMalloc+0x188>)
 800ac1a:	681a      	ldr	r2, [r3, #0]
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	4013      	ands	r3, r2
 800ac20:	2b00      	cmp	r3, #0
 800ac22:	f040 8095 	bne.w	800ad50 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	2b00      	cmp	r3, #0
 800ac2a:	d01e      	beq.n	800ac6a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800ac2c:	2208      	movs	r2, #8
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	4413      	add	r3, r2
 800ac32:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	f003 0307 	and.w	r3, r3, #7
 800ac3a:	2b00      	cmp	r3, #0
 800ac3c:	d015      	beq.n	800ac6a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	f023 0307 	bic.w	r3, r3, #7
 800ac44:	3308      	adds	r3, #8
 800ac46:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	f003 0307 	and.w	r3, r3, #7
 800ac4e:	2b00      	cmp	r3, #0
 800ac50:	d00b      	beq.n	800ac6a <pvPortMalloc+0x6e>
	__asm volatile
 800ac52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac56:	f383 8811 	msr	BASEPRI, r3
 800ac5a:	f3bf 8f6f 	isb	sy
 800ac5e:	f3bf 8f4f 	dsb	sy
 800ac62:	617b      	str	r3, [r7, #20]
}
 800ac64:	bf00      	nop
 800ac66:	bf00      	nop
 800ac68:	e7fd      	b.n	800ac66 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	2b00      	cmp	r3, #0
 800ac6e:	d06f      	beq.n	800ad50 <pvPortMalloc+0x154>
 800ac70:	4b45      	ldr	r3, [pc, #276]	@ (800ad88 <pvPortMalloc+0x18c>)
 800ac72:	681b      	ldr	r3, [r3, #0]
 800ac74:	687a      	ldr	r2, [r7, #4]
 800ac76:	429a      	cmp	r2, r3
 800ac78:	d86a      	bhi.n	800ad50 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800ac7a:	4b44      	ldr	r3, [pc, #272]	@ (800ad8c <pvPortMalloc+0x190>)
 800ac7c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800ac7e:	4b43      	ldr	r3, [pc, #268]	@ (800ad8c <pvPortMalloc+0x190>)
 800ac80:	681b      	ldr	r3, [r3, #0]
 800ac82:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ac84:	e004      	b.n	800ac90 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800ac86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac88:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800ac8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac8c:	681b      	ldr	r3, [r3, #0]
 800ac8e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ac90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac92:	685b      	ldr	r3, [r3, #4]
 800ac94:	687a      	ldr	r2, [r7, #4]
 800ac96:	429a      	cmp	r2, r3
 800ac98:	d903      	bls.n	800aca2 <pvPortMalloc+0xa6>
 800ac9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac9c:	681b      	ldr	r3, [r3, #0]
 800ac9e:	2b00      	cmp	r3, #0
 800aca0:	d1f1      	bne.n	800ac86 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800aca2:	4b37      	ldr	r3, [pc, #220]	@ (800ad80 <pvPortMalloc+0x184>)
 800aca4:	681b      	ldr	r3, [r3, #0]
 800aca6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800aca8:	429a      	cmp	r2, r3
 800acaa:	d051      	beq.n	800ad50 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800acac:	6a3b      	ldr	r3, [r7, #32]
 800acae:	681b      	ldr	r3, [r3, #0]
 800acb0:	2208      	movs	r2, #8
 800acb2:	4413      	add	r3, r2
 800acb4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800acb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acb8:	681a      	ldr	r2, [r3, #0]
 800acba:	6a3b      	ldr	r3, [r7, #32]
 800acbc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800acbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acc0:	685a      	ldr	r2, [r3, #4]
 800acc2:	687b      	ldr	r3, [r7, #4]
 800acc4:	1ad2      	subs	r2, r2, r3
 800acc6:	2308      	movs	r3, #8
 800acc8:	005b      	lsls	r3, r3, #1
 800acca:	429a      	cmp	r2, r3
 800accc:	d920      	bls.n	800ad10 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800acce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	4413      	add	r3, r2
 800acd4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800acd6:	69bb      	ldr	r3, [r7, #24]
 800acd8:	f003 0307 	and.w	r3, r3, #7
 800acdc:	2b00      	cmp	r3, #0
 800acde:	d00b      	beq.n	800acf8 <pvPortMalloc+0xfc>
	__asm volatile
 800ace0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ace4:	f383 8811 	msr	BASEPRI, r3
 800ace8:	f3bf 8f6f 	isb	sy
 800acec:	f3bf 8f4f 	dsb	sy
 800acf0:	613b      	str	r3, [r7, #16]
}
 800acf2:	bf00      	nop
 800acf4:	bf00      	nop
 800acf6:	e7fd      	b.n	800acf4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800acf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acfa:	685a      	ldr	r2, [r3, #4]
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	1ad2      	subs	r2, r2, r3
 800ad00:	69bb      	ldr	r3, [r7, #24]
 800ad02:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800ad04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad06:	687a      	ldr	r2, [r7, #4]
 800ad08:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800ad0a:	69b8      	ldr	r0, [r7, #24]
 800ad0c:	f000 f90a 	bl	800af24 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800ad10:	4b1d      	ldr	r3, [pc, #116]	@ (800ad88 <pvPortMalloc+0x18c>)
 800ad12:	681a      	ldr	r2, [r3, #0]
 800ad14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad16:	685b      	ldr	r3, [r3, #4]
 800ad18:	1ad3      	subs	r3, r2, r3
 800ad1a:	4a1b      	ldr	r2, [pc, #108]	@ (800ad88 <pvPortMalloc+0x18c>)
 800ad1c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800ad1e:	4b1a      	ldr	r3, [pc, #104]	@ (800ad88 <pvPortMalloc+0x18c>)
 800ad20:	681a      	ldr	r2, [r3, #0]
 800ad22:	4b1b      	ldr	r3, [pc, #108]	@ (800ad90 <pvPortMalloc+0x194>)
 800ad24:	681b      	ldr	r3, [r3, #0]
 800ad26:	429a      	cmp	r2, r3
 800ad28:	d203      	bcs.n	800ad32 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800ad2a:	4b17      	ldr	r3, [pc, #92]	@ (800ad88 <pvPortMalloc+0x18c>)
 800ad2c:	681b      	ldr	r3, [r3, #0]
 800ad2e:	4a18      	ldr	r2, [pc, #96]	@ (800ad90 <pvPortMalloc+0x194>)
 800ad30:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800ad32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad34:	685a      	ldr	r2, [r3, #4]
 800ad36:	4b13      	ldr	r3, [pc, #76]	@ (800ad84 <pvPortMalloc+0x188>)
 800ad38:	681b      	ldr	r3, [r3, #0]
 800ad3a:	431a      	orrs	r2, r3
 800ad3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad3e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800ad40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad42:	2200      	movs	r2, #0
 800ad44:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800ad46:	4b13      	ldr	r3, [pc, #76]	@ (800ad94 <pvPortMalloc+0x198>)
 800ad48:	681b      	ldr	r3, [r3, #0]
 800ad4a:	3301      	adds	r3, #1
 800ad4c:	4a11      	ldr	r2, [pc, #68]	@ (800ad94 <pvPortMalloc+0x198>)
 800ad4e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800ad50:	f7fe fcb6 	bl	80096c0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800ad54:	69fb      	ldr	r3, [r7, #28]
 800ad56:	f003 0307 	and.w	r3, r3, #7
 800ad5a:	2b00      	cmp	r3, #0
 800ad5c:	d00b      	beq.n	800ad76 <pvPortMalloc+0x17a>
	__asm volatile
 800ad5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad62:	f383 8811 	msr	BASEPRI, r3
 800ad66:	f3bf 8f6f 	isb	sy
 800ad6a:	f3bf 8f4f 	dsb	sy
 800ad6e:	60fb      	str	r3, [r7, #12]
}
 800ad70:	bf00      	nop
 800ad72:	bf00      	nop
 800ad74:	e7fd      	b.n	800ad72 <pvPortMalloc+0x176>
	return pvReturn;
 800ad76:	69fb      	ldr	r3, [r7, #28]
}
 800ad78:	4618      	mov	r0, r3
 800ad7a:	3728      	adds	r7, #40	@ 0x28
 800ad7c:	46bd      	mov	sp, r7
 800ad7e:	bd80      	pop	{r7, pc}
 800ad80:	2000c404 	.word	0x2000c404
 800ad84:	2000c418 	.word	0x2000c418
 800ad88:	2000c408 	.word	0x2000c408
 800ad8c:	2000c3fc 	.word	0x2000c3fc
 800ad90:	2000c40c 	.word	0x2000c40c
 800ad94:	2000c410 	.word	0x2000c410

0800ad98 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800ad98:	b580      	push	{r7, lr}
 800ad9a:	b086      	sub	sp, #24
 800ad9c:	af00      	add	r7, sp, #0
 800ad9e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	2b00      	cmp	r3, #0
 800ada8:	d04f      	beq.n	800ae4a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800adaa:	2308      	movs	r3, #8
 800adac:	425b      	negs	r3, r3
 800adae:	697a      	ldr	r2, [r7, #20]
 800adb0:	4413      	add	r3, r2
 800adb2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800adb4:	697b      	ldr	r3, [r7, #20]
 800adb6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800adb8:	693b      	ldr	r3, [r7, #16]
 800adba:	685a      	ldr	r2, [r3, #4]
 800adbc:	4b25      	ldr	r3, [pc, #148]	@ (800ae54 <vPortFree+0xbc>)
 800adbe:	681b      	ldr	r3, [r3, #0]
 800adc0:	4013      	ands	r3, r2
 800adc2:	2b00      	cmp	r3, #0
 800adc4:	d10b      	bne.n	800adde <vPortFree+0x46>
	__asm volatile
 800adc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800adca:	f383 8811 	msr	BASEPRI, r3
 800adce:	f3bf 8f6f 	isb	sy
 800add2:	f3bf 8f4f 	dsb	sy
 800add6:	60fb      	str	r3, [r7, #12]
}
 800add8:	bf00      	nop
 800adda:	bf00      	nop
 800addc:	e7fd      	b.n	800adda <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800adde:	693b      	ldr	r3, [r7, #16]
 800ade0:	681b      	ldr	r3, [r3, #0]
 800ade2:	2b00      	cmp	r3, #0
 800ade4:	d00b      	beq.n	800adfe <vPortFree+0x66>
	__asm volatile
 800ade6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800adea:	f383 8811 	msr	BASEPRI, r3
 800adee:	f3bf 8f6f 	isb	sy
 800adf2:	f3bf 8f4f 	dsb	sy
 800adf6:	60bb      	str	r3, [r7, #8]
}
 800adf8:	bf00      	nop
 800adfa:	bf00      	nop
 800adfc:	e7fd      	b.n	800adfa <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800adfe:	693b      	ldr	r3, [r7, #16]
 800ae00:	685a      	ldr	r2, [r3, #4]
 800ae02:	4b14      	ldr	r3, [pc, #80]	@ (800ae54 <vPortFree+0xbc>)
 800ae04:	681b      	ldr	r3, [r3, #0]
 800ae06:	4013      	ands	r3, r2
 800ae08:	2b00      	cmp	r3, #0
 800ae0a:	d01e      	beq.n	800ae4a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800ae0c:	693b      	ldr	r3, [r7, #16]
 800ae0e:	681b      	ldr	r3, [r3, #0]
 800ae10:	2b00      	cmp	r3, #0
 800ae12:	d11a      	bne.n	800ae4a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800ae14:	693b      	ldr	r3, [r7, #16]
 800ae16:	685a      	ldr	r2, [r3, #4]
 800ae18:	4b0e      	ldr	r3, [pc, #56]	@ (800ae54 <vPortFree+0xbc>)
 800ae1a:	681b      	ldr	r3, [r3, #0]
 800ae1c:	43db      	mvns	r3, r3
 800ae1e:	401a      	ands	r2, r3
 800ae20:	693b      	ldr	r3, [r7, #16]
 800ae22:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800ae24:	f7fe fc3e 	bl	80096a4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800ae28:	693b      	ldr	r3, [r7, #16]
 800ae2a:	685a      	ldr	r2, [r3, #4]
 800ae2c:	4b0a      	ldr	r3, [pc, #40]	@ (800ae58 <vPortFree+0xc0>)
 800ae2e:	681b      	ldr	r3, [r3, #0]
 800ae30:	4413      	add	r3, r2
 800ae32:	4a09      	ldr	r2, [pc, #36]	@ (800ae58 <vPortFree+0xc0>)
 800ae34:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800ae36:	6938      	ldr	r0, [r7, #16]
 800ae38:	f000 f874 	bl	800af24 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800ae3c:	4b07      	ldr	r3, [pc, #28]	@ (800ae5c <vPortFree+0xc4>)
 800ae3e:	681b      	ldr	r3, [r3, #0]
 800ae40:	3301      	adds	r3, #1
 800ae42:	4a06      	ldr	r2, [pc, #24]	@ (800ae5c <vPortFree+0xc4>)
 800ae44:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800ae46:	f7fe fc3b 	bl	80096c0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800ae4a:	bf00      	nop
 800ae4c:	3718      	adds	r7, #24
 800ae4e:	46bd      	mov	sp, r7
 800ae50:	bd80      	pop	{r7, pc}
 800ae52:	bf00      	nop
 800ae54:	2000c418 	.word	0x2000c418
 800ae58:	2000c408 	.word	0x2000c408
 800ae5c:	2000c414 	.word	0x2000c414

0800ae60 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800ae60:	b480      	push	{r7}
 800ae62:	b085      	sub	sp, #20
 800ae64:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800ae66:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800ae6a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800ae6c:	4b27      	ldr	r3, [pc, #156]	@ (800af0c <prvHeapInit+0xac>)
 800ae6e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800ae70:	68fb      	ldr	r3, [r7, #12]
 800ae72:	f003 0307 	and.w	r3, r3, #7
 800ae76:	2b00      	cmp	r3, #0
 800ae78:	d00c      	beq.n	800ae94 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800ae7a:	68fb      	ldr	r3, [r7, #12]
 800ae7c:	3307      	adds	r3, #7
 800ae7e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ae80:	68fb      	ldr	r3, [r7, #12]
 800ae82:	f023 0307 	bic.w	r3, r3, #7
 800ae86:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800ae88:	68ba      	ldr	r2, [r7, #8]
 800ae8a:	68fb      	ldr	r3, [r7, #12]
 800ae8c:	1ad3      	subs	r3, r2, r3
 800ae8e:	4a1f      	ldr	r2, [pc, #124]	@ (800af0c <prvHeapInit+0xac>)
 800ae90:	4413      	add	r3, r2
 800ae92:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800ae94:	68fb      	ldr	r3, [r7, #12]
 800ae96:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800ae98:	4a1d      	ldr	r2, [pc, #116]	@ (800af10 <prvHeapInit+0xb0>)
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800ae9e:	4b1c      	ldr	r3, [pc, #112]	@ (800af10 <prvHeapInit+0xb0>)
 800aea0:	2200      	movs	r2, #0
 800aea2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800aea4:	687b      	ldr	r3, [r7, #4]
 800aea6:	68ba      	ldr	r2, [r7, #8]
 800aea8:	4413      	add	r3, r2
 800aeaa:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800aeac:	2208      	movs	r2, #8
 800aeae:	68fb      	ldr	r3, [r7, #12]
 800aeb0:	1a9b      	subs	r3, r3, r2
 800aeb2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800aeb4:	68fb      	ldr	r3, [r7, #12]
 800aeb6:	f023 0307 	bic.w	r3, r3, #7
 800aeba:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800aebc:	68fb      	ldr	r3, [r7, #12]
 800aebe:	4a15      	ldr	r2, [pc, #84]	@ (800af14 <prvHeapInit+0xb4>)
 800aec0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800aec2:	4b14      	ldr	r3, [pc, #80]	@ (800af14 <prvHeapInit+0xb4>)
 800aec4:	681b      	ldr	r3, [r3, #0]
 800aec6:	2200      	movs	r2, #0
 800aec8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800aeca:	4b12      	ldr	r3, [pc, #72]	@ (800af14 <prvHeapInit+0xb4>)
 800aecc:	681b      	ldr	r3, [r3, #0]
 800aece:	2200      	movs	r2, #0
 800aed0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800aed2:	687b      	ldr	r3, [r7, #4]
 800aed4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800aed6:	683b      	ldr	r3, [r7, #0]
 800aed8:	68fa      	ldr	r2, [r7, #12]
 800aeda:	1ad2      	subs	r2, r2, r3
 800aedc:	683b      	ldr	r3, [r7, #0]
 800aede:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800aee0:	4b0c      	ldr	r3, [pc, #48]	@ (800af14 <prvHeapInit+0xb4>)
 800aee2:	681a      	ldr	r2, [r3, #0]
 800aee4:	683b      	ldr	r3, [r7, #0]
 800aee6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800aee8:	683b      	ldr	r3, [r7, #0]
 800aeea:	685b      	ldr	r3, [r3, #4]
 800aeec:	4a0a      	ldr	r2, [pc, #40]	@ (800af18 <prvHeapInit+0xb8>)
 800aeee:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800aef0:	683b      	ldr	r3, [r7, #0]
 800aef2:	685b      	ldr	r3, [r3, #4]
 800aef4:	4a09      	ldr	r2, [pc, #36]	@ (800af1c <prvHeapInit+0xbc>)
 800aef6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800aef8:	4b09      	ldr	r3, [pc, #36]	@ (800af20 <prvHeapInit+0xc0>)
 800aefa:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800aefe:	601a      	str	r2, [r3, #0]
}
 800af00:	bf00      	nop
 800af02:	3714      	adds	r7, #20
 800af04:	46bd      	mov	sp, r7
 800af06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af0a:	4770      	bx	lr
 800af0c:	200087fc 	.word	0x200087fc
 800af10:	2000c3fc 	.word	0x2000c3fc
 800af14:	2000c404 	.word	0x2000c404
 800af18:	2000c40c 	.word	0x2000c40c
 800af1c:	2000c408 	.word	0x2000c408
 800af20:	2000c418 	.word	0x2000c418

0800af24 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800af24:	b480      	push	{r7}
 800af26:	b085      	sub	sp, #20
 800af28:	af00      	add	r7, sp, #0
 800af2a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800af2c:	4b28      	ldr	r3, [pc, #160]	@ (800afd0 <prvInsertBlockIntoFreeList+0xac>)
 800af2e:	60fb      	str	r3, [r7, #12]
 800af30:	e002      	b.n	800af38 <prvInsertBlockIntoFreeList+0x14>
 800af32:	68fb      	ldr	r3, [r7, #12]
 800af34:	681b      	ldr	r3, [r3, #0]
 800af36:	60fb      	str	r3, [r7, #12]
 800af38:	68fb      	ldr	r3, [r7, #12]
 800af3a:	681b      	ldr	r3, [r3, #0]
 800af3c:	687a      	ldr	r2, [r7, #4]
 800af3e:	429a      	cmp	r2, r3
 800af40:	d8f7      	bhi.n	800af32 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800af42:	68fb      	ldr	r3, [r7, #12]
 800af44:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800af46:	68fb      	ldr	r3, [r7, #12]
 800af48:	685b      	ldr	r3, [r3, #4]
 800af4a:	68ba      	ldr	r2, [r7, #8]
 800af4c:	4413      	add	r3, r2
 800af4e:	687a      	ldr	r2, [r7, #4]
 800af50:	429a      	cmp	r2, r3
 800af52:	d108      	bne.n	800af66 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800af54:	68fb      	ldr	r3, [r7, #12]
 800af56:	685a      	ldr	r2, [r3, #4]
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	685b      	ldr	r3, [r3, #4]
 800af5c:	441a      	add	r2, r3
 800af5e:	68fb      	ldr	r3, [r7, #12]
 800af60:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800af62:	68fb      	ldr	r3, [r7, #12]
 800af64:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800af6a:	687b      	ldr	r3, [r7, #4]
 800af6c:	685b      	ldr	r3, [r3, #4]
 800af6e:	68ba      	ldr	r2, [r7, #8]
 800af70:	441a      	add	r2, r3
 800af72:	68fb      	ldr	r3, [r7, #12]
 800af74:	681b      	ldr	r3, [r3, #0]
 800af76:	429a      	cmp	r2, r3
 800af78:	d118      	bne.n	800afac <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800af7a:	68fb      	ldr	r3, [r7, #12]
 800af7c:	681a      	ldr	r2, [r3, #0]
 800af7e:	4b15      	ldr	r3, [pc, #84]	@ (800afd4 <prvInsertBlockIntoFreeList+0xb0>)
 800af80:	681b      	ldr	r3, [r3, #0]
 800af82:	429a      	cmp	r2, r3
 800af84:	d00d      	beq.n	800afa2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	685a      	ldr	r2, [r3, #4]
 800af8a:	68fb      	ldr	r3, [r7, #12]
 800af8c:	681b      	ldr	r3, [r3, #0]
 800af8e:	685b      	ldr	r3, [r3, #4]
 800af90:	441a      	add	r2, r3
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800af96:	68fb      	ldr	r3, [r7, #12]
 800af98:	681b      	ldr	r3, [r3, #0]
 800af9a:	681a      	ldr	r2, [r3, #0]
 800af9c:	687b      	ldr	r3, [r7, #4]
 800af9e:	601a      	str	r2, [r3, #0]
 800afa0:	e008      	b.n	800afb4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800afa2:	4b0c      	ldr	r3, [pc, #48]	@ (800afd4 <prvInsertBlockIntoFreeList+0xb0>)
 800afa4:	681a      	ldr	r2, [r3, #0]
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	601a      	str	r2, [r3, #0]
 800afaa:	e003      	b.n	800afb4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800afac:	68fb      	ldr	r3, [r7, #12]
 800afae:	681a      	ldr	r2, [r3, #0]
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800afb4:	68fa      	ldr	r2, [r7, #12]
 800afb6:	687b      	ldr	r3, [r7, #4]
 800afb8:	429a      	cmp	r2, r3
 800afba:	d002      	beq.n	800afc2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800afbc:	68fb      	ldr	r3, [r7, #12]
 800afbe:	687a      	ldr	r2, [r7, #4]
 800afc0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800afc2:	bf00      	nop
 800afc4:	3714      	adds	r7, #20
 800afc6:	46bd      	mov	sp, r7
 800afc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afcc:	4770      	bx	lr
 800afce:	bf00      	nop
 800afd0:	2000c3fc 	.word	0x2000c3fc
 800afd4:	2000c404 	.word	0x2000c404

0800afd8 <rcl_get_zero_initialized_context>:
 800afd8:	4a03      	ldr	r2, [pc, #12]	@ (800afe8 <rcl_get_zero_initialized_context+0x10>)
 800afda:	4603      	mov	r3, r0
 800afdc:	e892 0003 	ldmia.w	r2, {r0, r1}
 800afe0:	e883 0003 	stmia.w	r3, {r0, r1}
 800afe4:	4618      	mov	r0, r3
 800afe6:	4770      	bx	lr
 800afe8:	08019a34 	.word	0x08019a34

0800afec <rcl_context_is_valid>:
 800afec:	b118      	cbz	r0, 800aff6 <rcl_context_is_valid+0xa>
 800afee:	6840      	ldr	r0, [r0, #4]
 800aff0:	3800      	subs	r0, #0
 800aff2:	bf18      	it	ne
 800aff4:	2001      	movne	r0, #1
 800aff6:	4770      	bx	lr

0800aff8 <rcl_context_get_rmw_context>:
 800aff8:	b110      	cbz	r0, 800b000 <rcl_context_get_rmw_context+0x8>
 800affa:	6800      	ldr	r0, [r0, #0]
 800affc:	b100      	cbz	r0, 800b000 <rcl_context_get_rmw_context+0x8>
 800affe:	3028      	adds	r0, #40	@ 0x28
 800b000:	4770      	bx	lr
 800b002:	bf00      	nop

0800b004 <__cleanup_context>:
 800b004:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b008:	4606      	mov	r6, r0
 800b00a:	6800      	ldr	r0, [r0, #0]
 800b00c:	2300      	movs	r3, #0
 800b00e:	6073      	str	r3, [r6, #4]
 800b010:	2800      	cmp	r0, #0
 800b012:	d049      	beq.n	800b0a8 <__cleanup_context+0xa4>
 800b014:	6947      	ldr	r7, [r0, #20]
 800b016:	f8d0 8004 	ldr.w	r8, [r0, #4]
 800b01a:	f8d0 9010 	ldr.w	r9, [r0, #16]
 800b01e:	b137      	cbz	r7, 800b02e <__cleanup_context+0x2a>
 800b020:	3014      	adds	r0, #20
 800b022:	f000 f8cb 	bl	800b1bc <rcl_init_options_fini>
 800b026:	4607      	mov	r7, r0
 800b028:	2800      	cmp	r0, #0
 800b02a:	d144      	bne.n	800b0b6 <__cleanup_context+0xb2>
 800b02c:	6830      	ldr	r0, [r6, #0]
 800b02e:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800b030:	b143      	cbz	r3, 800b044 <__cleanup_context+0x40>
 800b032:	3028      	adds	r0, #40	@ 0x28
 800b034:	f002 ff3a 	bl	800deac <rmw_context_fini>
 800b038:	b118      	cbz	r0, 800b042 <__cleanup_context+0x3e>
 800b03a:	2f00      	cmp	r7, #0
 800b03c:	d03e      	beq.n	800b0bc <__cleanup_context+0xb8>
 800b03e:	f002 f94b 	bl	800d2d8 <rcutils_reset_error>
 800b042:	6830      	ldr	r0, [r6, #0]
 800b044:	6a03      	ldr	r3, [r0, #32]
 800b046:	b1db      	cbz	r3, 800b080 <__cleanup_context+0x7c>
 800b048:	e9d0 2c06 	ldrd	r2, ip, [r0, #24]
 800b04c:	2a01      	cmp	r2, #1
 800b04e:	f17c 0100 	sbcs.w	r1, ip, #0
 800b052:	db11      	blt.n	800b078 <__cleanup_context+0x74>
 800b054:	2400      	movs	r4, #0
 800b056:	4625      	mov	r5, r4
 800b058:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800b05c:	4649      	mov	r1, r9
 800b05e:	b1b8      	cbz	r0, 800b090 <__cleanup_context+0x8c>
 800b060:	47c0      	blx	r8
 800b062:	6833      	ldr	r3, [r6, #0]
 800b064:	e9d3 2c06 	ldrd	r2, ip, [r3, #24]
 800b068:	3401      	adds	r4, #1
 800b06a:	f145 0500 	adc.w	r5, r5, #0
 800b06e:	4294      	cmp	r4, r2
 800b070:	eb75 010c 	sbcs.w	r1, r5, ip
 800b074:	6a1b      	ldr	r3, [r3, #32]
 800b076:	dbef      	blt.n	800b058 <__cleanup_context+0x54>
 800b078:	4618      	mov	r0, r3
 800b07a:	4649      	mov	r1, r9
 800b07c:	47c0      	blx	r8
 800b07e:	6830      	ldr	r0, [r6, #0]
 800b080:	4649      	mov	r1, r9
 800b082:	47c0      	blx	r8
 800b084:	2300      	movs	r3, #0
 800b086:	e9c6 3300 	strd	r3, r3, [r6]
 800b08a:	4638      	mov	r0, r7
 800b08c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b090:	3401      	adds	r4, #1
 800b092:	f145 0500 	adc.w	r5, r5, #0
 800b096:	4294      	cmp	r4, r2
 800b098:	eb75 010c 	sbcs.w	r1, r5, ip
 800b09c:	dbdc      	blt.n	800b058 <__cleanup_context+0x54>
 800b09e:	4618      	mov	r0, r3
 800b0a0:	4649      	mov	r1, r9
 800b0a2:	47c0      	blx	r8
 800b0a4:	6830      	ldr	r0, [r6, #0]
 800b0a6:	e7eb      	b.n	800b080 <__cleanup_context+0x7c>
 800b0a8:	4607      	mov	r7, r0
 800b0aa:	2300      	movs	r3, #0
 800b0ac:	e9c6 3300 	strd	r3, r3, [r6]
 800b0b0:	4638      	mov	r0, r7
 800b0b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b0b6:	f002 f90f 	bl	800d2d8 <rcutils_reset_error>
 800b0ba:	e7b7      	b.n	800b02c <__cleanup_context+0x28>
 800b0bc:	f008 fee6 	bl	8013e8c <rcl_convert_rmw_ret_to_rcl_ret>
 800b0c0:	4607      	mov	r7, r0
 800b0c2:	e7bc      	b.n	800b03e <__cleanup_context+0x3a>

0800b0c4 <rcl_context_fini>:
 800b0c4:	b178      	cbz	r0, 800b0e6 <rcl_context_fini+0x22>
 800b0c6:	b510      	push	{r4, lr}
 800b0c8:	4604      	mov	r4, r0
 800b0ca:	6800      	ldr	r0, [r0, #0]
 800b0cc:	b150      	cbz	r0, 800b0e4 <rcl_context_fini+0x20>
 800b0ce:	6863      	ldr	r3, [r4, #4]
 800b0d0:	b93b      	cbnz	r3, 800b0e2 <rcl_context_fini+0x1e>
 800b0d2:	f002 f821 	bl	800d118 <rcutils_allocator_is_valid>
 800b0d6:	b120      	cbz	r0, 800b0e2 <rcl_context_fini+0x1e>
 800b0d8:	4620      	mov	r0, r4
 800b0da:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b0de:	f7ff bf91 	b.w	800b004 <__cleanup_context>
 800b0e2:	200b      	movs	r0, #11
 800b0e4:	bd10      	pop	{r4, pc}
 800b0e6:	200b      	movs	r0, #11
 800b0e8:	4770      	bx	lr
 800b0ea:	bf00      	nop

0800b0ec <rcl_get_zero_initialized_init_options>:
 800b0ec:	2000      	movs	r0, #0
 800b0ee:	4770      	bx	lr

0800b0f0 <rcl_init_options_init>:
 800b0f0:	b084      	sub	sp, #16
 800b0f2:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b0f4:	b097      	sub	sp, #92	@ 0x5c
 800b0f6:	ae1d      	add	r6, sp, #116	@ 0x74
 800b0f8:	e886 000e 	stmia.w	r6, {r1, r2, r3}
 800b0fc:	2800      	cmp	r0, #0
 800b0fe:	d058      	beq.n	800b1b2 <rcl_init_options_init+0xc2>
 800b100:	6803      	ldr	r3, [r0, #0]
 800b102:	4605      	mov	r5, r0
 800b104:	b133      	cbz	r3, 800b114 <rcl_init_options_init+0x24>
 800b106:	2464      	movs	r4, #100	@ 0x64
 800b108:	4620      	mov	r0, r4
 800b10a:	b017      	add	sp, #92	@ 0x5c
 800b10c:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800b110:	b004      	add	sp, #16
 800b112:	4770      	bx	lr
 800b114:	4630      	mov	r0, r6
 800b116:	f001 ffff 	bl	800d118 <rcutils_allocator_is_valid>
 800b11a:	2800      	cmp	r0, #0
 800b11c:	d049      	beq.n	800b1b2 <rcl_init_options_init+0xc2>
 800b11e:	46b4      	mov	ip, r6
 800b120:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800b124:	ac11      	add	r4, sp, #68	@ 0x44
 800b126:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800b128:	f8dc 3000 	ldr.w	r3, [ip]
 800b12c:	6023      	str	r3, [r4, #0]
 800b12e:	9921      	ldr	r1, [sp, #132]	@ 0x84
 800b130:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800b132:	2050      	movs	r0, #80	@ 0x50
 800b134:	4798      	blx	r3
 800b136:	4604      	mov	r4, r0
 800b138:	6028      	str	r0, [r5, #0]
 800b13a:	2800      	cmp	r0, #0
 800b13c:	d03b      	beq.n	800b1b6 <rcl_init_options_init+0xc6>
 800b13e:	f10d 0c44 	add.w	ip, sp, #68	@ 0x44
 800b142:	4686      	mov	lr, r0
 800b144:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800b148:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800b14c:	f8dc 3000 	ldr.w	r3, [ip]
 800b150:	f8ce 3000 	str.w	r3, [lr]
 800b154:	a802      	add	r0, sp, #8
 800b156:	f002 fa83 	bl	800d660 <rmw_get_zero_initialized_init_options>
 800b15a:	f10d 0e08 	add.w	lr, sp, #8
 800b15e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800b162:	f104 0c18 	add.w	ip, r4, #24
 800b166:	682f      	ldr	r7, [r5, #0]
 800b168:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800b16c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800b170:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800b174:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800b178:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800b17c:	e89e 0003 	ldmia.w	lr, {r0, r1}
 800b180:	ac20      	add	r4, sp, #128	@ 0x80
 800b182:	e88c 0003 	stmia.w	ip, {r0, r1}
 800b186:	e894 0003 	ldmia.w	r4, {r0, r1}
 800b18a:	e88d 0003 	stmia.w	sp, {r0, r1}
 800b18e:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 800b192:	f107 0018 	add.w	r0, r7, #24
 800b196:	f002 fbcd 	bl	800d934 <rmw_init_options_init>
 800b19a:	4604      	mov	r4, r0
 800b19c:	2800      	cmp	r0, #0
 800b19e:	d0b3      	beq.n	800b108 <rcl_init_options_init+0x18>
 800b1a0:	9921      	ldr	r1, [sp, #132]	@ 0x84
 800b1a2:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800b1a4:	6828      	ldr	r0, [r5, #0]
 800b1a6:	4798      	blx	r3
 800b1a8:	4620      	mov	r0, r4
 800b1aa:	f008 fe6f 	bl	8013e8c <rcl_convert_rmw_ret_to_rcl_ret>
 800b1ae:	4604      	mov	r4, r0
 800b1b0:	e7aa      	b.n	800b108 <rcl_init_options_init+0x18>
 800b1b2:	240b      	movs	r4, #11
 800b1b4:	e7a8      	b.n	800b108 <rcl_init_options_init+0x18>
 800b1b6:	240a      	movs	r4, #10
 800b1b8:	e7a6      	b.n	800b108 <rcl_init_options_init+0x18>
 800b1ba:	bf00      	nop

0800b1bc <rcl_init_options_fini>:
 800b1bc:	b530      	push	{r4, r5, lr}
 800b1be:	b087      	sub	sp, #28
 800b1c0:	b1f0      	cbz	r0, 800b200 <rcl_init_options_fini+0x44>
 800b1c2:	6803      	ldr	r3, [r0, #0]
 800b1c4:	4604      	mov	r4, r0
 800b1c6:	b1db      	cbz	r3, 800b200 <rcl_init_options_fini+0x44>
 800b1c8:	469c      	mov	ip, r3
 800b1ca:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800b1ce:	f10d 0e04 	add.w	lr, sp, #4
 800b1d2:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800b1d6:	f8dc 3000 	ldr.w	r3, [ip]
 800b1da:	f8ce 3000 	str.w	r3, [lr]
 800b1de:	a801      	add	r0, sp, #4
 800b1e0:	f001 ff9a 	bl	800d118 <rcutils_allocator_is_valid>
 800b1e4:	b160      	cbz	r0, 800b200 <rcl_init_options_fini+0x44>
 800b1e6:	6820      	ldr	r0, [r4, #0]
 800b1e8:	3018      	adds	r0, #24
 800b1ea:	f002 fc79 	bl	800dae0 <rmw_init_options_fini>
 800b1ee:	4605      	mov	r5, r0
 800b1f0:	b950      	cbnz	r0, 800b208 <rcl_init_options_fini+0x4c>
 800b1f2:	6820      	ldr	r0, [r4, #0]
 800b1f4:	9b02      	ldr	r3, [sp, #8]
 800b1f6:	9905      	ldr	r1, [sp, #20]
 800b1f8:	4798      	blx	r3
 800b1fa:	4628      	mov	r0, r5
 800b1fc:	b007      	add	sp, #28
 800b1fe:	bd30      	pop	{r4, r5, pc}
 800b200:	250b      	movs	r5, #11
 800b202:	4628      	mov	r0, r5
 800b204:	b007      	add	sp, #28
 800b206:	bd30      	pop	{r4, r5, pc}
 800b208:	f008 fe40 	bl	8013e8c <rcl_convert_rmw_ret_to_rcl_ret>
 800b20c:	4605      	mov	r5, r0
 800b20e:	e7f8      	b.n	800b202 <rcl_init_options_fini+0x46>

0800b210 <rcl_init_options_copy>:
 800b210:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b214:	b094      	sub	sp, #80	@ 0x50
 800b216:	2800      	cmp	r0, #0
 800b218:	d058      	beq.n	800b2cc <rcl_init_options_copy+0xbc>
 800b21a:	4604      	mov	r4, r0
 800b21c:	6800      	ldr	r0, [r0, #0]
 800b21e:	2800      	cmp	r0, #0
 800b220:	d054      	beq.n	800b2cc <rcl_init_options_copy+0xbc>
 800b222:	460e      	mov	r6, r1
 800b224:	f001 ff78 	bl	800d118 <rcutils_allocator_is_valid>
 800b228:	2800      	cmp	r0, #0
 800b22a:	d04f      	beq.n	800b2cc <rcl_init_options_copy+0xbc>
 800b22c:	2e00      	cmp	r6, #0
 800b22e:	d04d      	beq.n	800b2cc <rcl_init_options_copy+0xbc>
 800b230:	6833      	ldr	r3, [r6, #0]
 800b232:	b123      	cbz	r3, 800b23e <rcl_init_options_copy+0x2e>
 800b234:	2464      	movs	r4, #100	@ 0x64
 800b236:	4620      	mov	r0, r4
 800b238:	b014      	add	sp, #80	@ 0x50
 800b23a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b23e:	6827      	ldr	r7, [r4, #0]
 800b240:	46bc      	mov	ip, r7
 800b242:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800b246:	ad0f      	add	r5, sp, #60	@ 0x3c
 800b248:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800b24a:	f8dc 3000 	ldr.w	r3, [ip]
 800b24e:	f8d7 8000 	ldr.w	r8, [r7]
 800b252:	602b      	str	r3, [r5, #0]
 800b254:	4619      	mov	r1, r3
 800b256:	2050      	movs	r0, #80	@ 0x50
 800b258:	47c0      	blx	r8
 800b25a:	4605      	mov	r5, r0
 800b25c:	6030      	str	r0, [r6, #0]
 800b25e:	b3d0      	cbz	r0, 800b2d6 <rcl_init_options_copy+0xc6>
 800b260:	f10d 0c3c 	add.w	ip, sp, #60	@ 0x3c
 800b264:	4686      	mov	lr, r0
 800b266:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800b26a:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800b26e:	f8dc 3000 	ldr.w	r3, [ip]
 800b272:	f8ce 3000 	str.w	r3, [lr]
 800b276:	4668      	mov	r0, sp
 800b278:	f002 f9f2 	bl	800d660 <rmw_get_zero_initialized_init_options>
 800b27c:	46ee      	mov	lr, sp
 800b27e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800b282:	f105 0c18 	add.w	ip, r5, #24
 800b286:	6824      	ldr	r4, [r4, #0]
 800b288:	6835      	ldr	r5, [r6, #0]
 800b28a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800b28e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800b292:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800b296:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800b29a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800b29e:	e89e 0003 	ldmia.w	lr, {r0, r1}
 800b2a2:	e88c 0003 	stmia.w	ip, {r0, r1}
 800b2a6:	f104 0018 	add.w	r0, r4, #24
 800b2aa:	f105 0118 	add.w	r1, r5, #24
 800b2ae:	f002 fba3 	bl	800d9f8 <rmw_init_options_copy>
 800b2b2:	4604      	mov	r4, r0
 800b2b4:	2800      	cmp	r0, #0
 800b2b6:	d0be      	beq.n	800b236 <rcl_init_options_copy+0x26>
 800b2b8:	f001 fff8 	bl	800d2ac <rcutils_get_error_string>
 800b2bc:	f002 f80c 	bl	800d2d8 <rcutils_reset_error>
 800b2c0:	4630      	mov	r0, r6
 800b2c2:	f7ff ff7b 	bl	800b1bc <rcl_init_options_fini>
 800b2c6:	b140      	cbz	r0, 800b2da <rcl_init_options_copy+0xca>
 800b2c8:	4604      	mov	r4, r0
 800b2ca:	e7b4      	b.n	800b236 <rcl_init_options_copy+0x26>
 800b2cc:	240b      	movs	r4, #11
 800b2ce:	4620      	mov	r0, r4
 800b2d0:	b014      	add	sp, #80	@ 0x50
 800b2d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b2d6:	240a      	movs	r4, #10
 800b2d8:	e7ad      	b.n	800b236 <rcl_init_options_copy+0x26>
 800b2da:	4620      	mov	r0, r4
 800b2dc:	b014      	add	sp, #80	@ 0x50
 800b2de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b2e2:	f008 bdd3 	b.w	8013e8c <rcl_convert_rmw_ret_to_rcl_ret>
 800b2e6:	bf00      	nop

0800b2e8 <rcl_init_options_set_domain_id>:
 800b2e8:	b120      	cbz	r0, 800b2f4 <rcl_init_options_set_domain_id+0xc>
 800b2ea:	6803      	ldr	r3, [r0, #0]
 800b2ec:	b113      	cbz	r3, 800b2f4 <rcl_init_options_set_domain_id+0xc>
 800b2ee:	6259      	str	r1, [r3, #36]	@ 0x24
 800b2f0:	2000      	movs	r0, #0
 800b2f2:	4770      	bx	lr
 800b2f4:	200b      	movs	r0, #11
 800b2f6:	4770      	bx	lr

0800b2f8 <rcl_get_zero_initialized_node>:
 800b2f8:	4a03      	ldr	r2, [pc, #12]	@ (800b308 <rcl_get_zero_initialized_node+0x10>)
 800b2fa:	4603      	mov	r3, r0
 800b2fc:	e892 0003 	ldmia.w	r2, {r0, r1}
 800b300:	e883 0003 	stmia.w	r3, {r0, r1}
 800b304:	4618      	mov	r0, r3
 800b306:	4770      	bx	lr
 800b308:	08019f40 	.word	0x08019f40

0800b30c <rcl_node_init>:
 800b30c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b310:	b0a9      	sub	sp, #164	@ 0xa4
 800b312:	4604      	mov	r4, r0
 800b314:	f8dd 80c8 	ldr.w	r8, [sp, #200]	@ 0xc8
 800b318:	a823      	add	r0, sp, #140	@ 0x8c
 800b31a:	460e      	mov	r6, r1
 800b31c:	4615      	mov	r5, r2
 800b31e:	461f      	mov	r7, r3
 800b320:	f008 fea4 	bl	801406c <rcl_guard_condition_get_default_options>
 800b324:	f1b8 0f00 	cmp.w	r8, #0
 800b328:	f000 80e6 	beq.w	800b4f8 <rcl_node_init+0x1ec>
 800b32c:	4640      	mov	r0, r8
 800b32e:	f001 fef3 	bl	800d118 <rcutils_allocator_is_valid>
 800b332:	2800      	cmp	r0, #0
 800b334:	f000 80e0 	beq.w	800b4f8 <rcl_node_init+0x1ec>
 800b338:	2e00      	cmp	r6, #0
 800b33a:	f000 80dd 	beq.w	800b4f8 <rcl_node_init+0x1ec>
 800b33e:	2d00      	cmp	r5, #0
 800b340:	f000 80da 	beq.w	800b4f8 <rcl_node_init+0x1ec>
 800b344:	2c00      	cmp	r4, #0
 800b346:	f000 80d7 	beq.w	800b4f8 <rcl_node_init+0x1ec>
 800b34a:	f8d4 9004 	ldr.w	r9, [r4, #4]
 800b34e:	f1b9 0f00 	cmp.w	r9, #0
 800b352:	f040 80fd 	bne.w	800b550 <rcl_node_init+0x244>
 800b356:	2f00      	cmp	r7, #0
 800b358:	f000 80ce 	beq.w	800b4f8 <rcl_node_init+0x1ec>
 800b35c:	4638      	mov	r0, r7
 800b35e:	f7ff fe45 	bl	800afec <rcl_context_is_valid>
 800b362:	4682      	mov	sl, r0
 800b364:	2800      	cmp	r0, #0
 800b366:	f000 80cd 	beq.w	800b504 <rcl_node_init+0x1f8>
 800b36a:	464a      	mov	r2, r9
 800b36c:	a922      	add	r1, sp, #136	@ 0x88
 800b36e:	4630      	mov	r0, r6
 800b370:	f8cd 9088 	str.w	r9, [sp, #136]	@ 0x88
 800b374:	f002 fa20 	bl	800d7b8 <rmw_validate_node_name>
 800b378:	4681      	mov	r9, r0
 800b37a:	2800      	cmp	r0, #0
 800b37c:	f040 80be 	bne.w	800b4fc <rcl_node_init+0x1f0>
 800b380:	9822      	ldr	r0, [sp, #136]	@ 0x88
 800b382:	2800      	cmp	r0, #0
 800b384:	f040 80f0 	bne.w	800b568 <rcl_node_init+0x25c>
 800b388:	4628      	mov	r0, r5
 800b38a:	f7f4 ff4b 	bl	8000224 <strlen>
 800b38e:	2800      	cmp	r0, #0
 800b390:	f040 80bb 	bne.w	800b50a <rcl_node_init+0x1fe>
 800b394:	4d7c      	ldr	r5, [pc, #496]	@ (800b588 <rcl_node_init+0x27c>)
 800b396:	a922      	add	r1, sp, #136	@ 0x88
 800b398:	2200      	movs	r2, #0
 800b39a:	4628      	mov	r0, r5
 800b39c:	f002 f9ee 	bl	800d77c <rmw_validate_namespace>
 800b3a0:	4681      	mov	r9, r0
 800b3a2:	2800      	cmp	r0, #0
 800b3a4:	f040 80aa 	bne.w	800b4fc <rcl_node_init+0x1f0>
 800b3a8:	4682      	mov	sl, r0
 800b3aa:	9822      	ldr	r0, [sp, #136]	@ 0x88
 800b3ac:	2800      	cmp	r0, #0
 800b3ae:	f040 80e0 	bne.w	800b572 <rcl_node_init+0x266>
 800b3b2:	f8d8 3000 	ldr.w	r3, [r8]
 800b3b6:	f8d8 1010 	ldr.w	r1, [r8, #16]
 800b3ba:	2078      	movs	r0, #120	@ 0x78
 800b3bc:	4798      	blx	r3
 800b3be:	4681      	mov	r9, r0
 800b3c0:	6060      	str	r0, [r4, #4]
 800b3c2:	2800      	cmp	r0, #0
 800b3c4:	f000 80ca 	beq.w	800b55c <rcl_node_init+0x250>
 800b3c8:	2200      	movs	r2, #0
 800b3ca:	2300      	movs	r3, #0
 800b3cc:	e9c9 231a 	strd	r2, r3, [r9, #104]	@ 0x68
 800b3d0:	e9c9 231c 	strd	r2, r3, [r9, #112]	@ 0x70
 800b3d4:	a808      	add	r0, sp, #32
 800b3d6:	f000 f939 	bl	800b64c <rcl_node_get_default_options>
 800b3da:	a908      	add	r1, sp, #32
 800b3dc:	4648      	mov	r0, r9
 800b3de:	2268      	movs	r2, #104	@ 0x68
 800b3e0:	f00d fba3 	bl	8018b2a <memcpy>
 800b3e4:	6861      	ldr	r1, [r4, #4]
 800b3e6:	6027      	str	r7, [r4, #0]
 800b3e8:	4640      	mov	r0, r8
 800b3ea:	f000 f93d 	bl	800b668 <rcl_node_options_copy>
 800b3ee:	2800      	cmp	r0, #0
 800b3f0:	d158      	bne.n	800b4a4 <rcl_node_init+0x198>
 800b3f2:	4628      	mov	r0, r5
 800b3f4:	f7f4 ff16 	bl	8000224 <strlen>
 800b3f8:	4428      	add	r0, r5
 800b3fa:	f810 3c01 	ldrb.w	r3, [r0, #-1]
 800b3fe:	e9cd 5603 	strd	r5, r6, [sp, #12]
 800b402:	2b2f      	cmp	r3, #47	@ 0x2f
 800b404:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800b408:	9300      	str	r3, [sp, #0]
 800b40a:	bf0c      	ite	eq
 800b40c:	4b5f      	ldreq	r3, [pc, #380]	@ (800b58c <rcl_node_init+0x280>)
 800b40e:	4b60      	ldrne	r3, [pc, #384]	@ (800b590 <rcl_node_init+0x284>)
 800b410:	9302      	str	r3, [sp, #8]
 800b412:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800b416:	9301      	str	r3, [sp, #4]
 800b418:	e898 000f 	ldmia.w	r8, {r0, r1, r2, r3}
 800b41c:	f8d4 9004 	ldr.w	r9, [r4, #4]
 800b420:	f001 ff76 	bl	800d310 <rcutils_format_string_limit>
 800b424:	6823      	ldr	r3, [r4, #0]
 800b426:	f8c9 0074 	str.w	r0, [r9, #116]	@ 0x74
 800b42a:	6818      	ldr	r0, [r3, #0]
 800b42c:	4631      	mov	r1, r6
 800b42e:	3028      	adds	r0, #40	@ 0x28
 800b430:	462a      	mov	r2, r5
 800b432:	6866      	ldr	r6, [r4, #4]
 800b434:	f002 fde6 	bl	800e004 <rmw_create_node>
 800b438:	6863      	ldr	r3, [r4, #4]
 800b43a:	66b0      	str	r0, [r6, #104]	@ 0x68
 800b43c:	6e98      	ldr	r0, [r3, #104]	@ 0x68
 800b43e:	2800      	cmp	r0, #0
 800b440:	d032      	beq.n	800b4a8 <rcl_node_init+0x19c>
 800b442:	f002 fe73 	bl	800e12c <rmw_node_get_graph_guard_condition>
 800b446:	4681      	mov	r9, r0
 800b448:	b360      	cbz	r0, 800b4a4 <rcl_node_init+0x198>
 800b44a:	f8d8 3000 	ldr.w	r3, [r8]
 800b44e:	f8d8 1010 	ldr.w	r1, [r8, #16]
 800b452:	6866      	ldr	r6, [r4, #4]
 800b454:	2008      	movs	r0, #8
 800b456:	4798      	blx	r3
 800b458:	6863      	ldr	r3, [r4, #4]
 800b45a:	66f0      	str	r0, [r6, #108]	@ 0x6c
 800b45c:	f8d3 b06c 	ldr.w	fp, [r3, #108]	@ 0x6c
 800b460:	f1bb 0f00 	cmp.w	fp, #0
 800b464:	d020      	beq.n	800b4a8 <rcl_node_init+0x19c>
 800b466:	a806      	add	r0, sp, #24
 800b468:	f008 fd24 	bl	8013eb4 <rcl_get_zero_initialized_guard_condition>
 800b46c:	a806      	add	r0, sp, #24
 800b46e:	c803      	ldmia	r0, {r0, r1}
 800b470:	6863      	ldr	r3, [r4, #4]
 800b472:	46c4      	mov	ip, r8
 800b474:	f8d3 e06c 	ldr.w	lr, [r3, #108]	@ 0x6c
 800b478:	e88b 0003 	stmia.w	fp, {r0, r1}
 800b47c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800b480:	ae23      	add	r6, sp, #140	@ 0x8c
 800b482:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800b484:	f8dc 3000 	ldr.w	r3, [ip]
 800b488:	6033      	str	r3, [r6, #0]
 800b48a:	ab28      	add	r3, sp, #160	@ 0xa0
 800b48c:	e913 000f 	ldmdb	r3, {r0, r1, r2, r3}
 800b490:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800b494:	4649      	mov	r1, r9
 800b496:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b498:	463a      	mov	r2, r7
 800b49a:	4670      	mov	r0, lr
 800b49c:	f008 fd60 	bl	8013f60 <rcl_guard_condition_init_from_rmw>
 800b4a0:	4681      	mov	r9, r0
 800b4a2:	b328      	cbz	r0, 800b4f0 <rcl_node_init+0x1e4>
 800b4a4:	6863      	ldr	r3, [r4, #4]
 800b4a6:	b1f3      	cbz	r3, 800b4e6 <rcl_node_init+0x1da>
 800b4a8:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 800b4aa:	b128      	cbz	r0, 800b4b8 <rcl_node_init+0x1ac>
 800b4ac:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800b4b0:	f8d8 1010 	ldr.w	r1, [r8, #16]
 800b4b4:	4798      	blx	r3
 800b4b6:	6863      	ldr	r3, [r4, #4]
 800b4b8:	6e98      	ldr	r0, [r3, #104]	@ 0x68
 800b4ba:	b110      	cbz	r0, 800b4c2 <rcl_node_init+0x1b6>
 800b4bc:	f002 fdba 	bl	800e034 <rmw_destroy_node>
 800b4c0:	6863      	ldr	r3, [r4, #4]
 800b4c2:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 800b4c4:	b148      	cbz	r0, 800b4da <rcl_node_init+0x1ce>
 800b4c6:	f008 fdab 	bl	8014020 <rcl_guard_condition_fini>
 800b4ca:	6863      	ldr	r3, [r4, #4]
 800b4cc:	f8d8 1010 	ldr.w	r1, [r8, #16]
 800b4d0:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 800b4d2:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800b4d6:	4798      	blx	r3
 800b4d8:	6863      	ldr	r3, [r4, #4]
 800b4da:	f8d8 1010 	ldr.w	r1, [r8, #16]
 800b4de:	4618      	mov	r0, r3
 800b4e0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800b4e4:	4798      	blx	r3
 800b4e6:	2300      	movs	r3, #0
 800b4e8:	e9c4 3300 	strd	r3, r3, [r4]
 800b4ec:	f04f 0901 	mov.w	r9, #1
 800b4f0:	f1ba 0f00 	cmp.w	sl, #0
 800b4f4:	d125      	bne.n	800b542 <rcl_node_init+0x236>
 800b4f6:	e001      	b.n	800b4fc <rcl_node_init+0x1f0>
 800b4f8:	f04f 090b 	mov.w	r9, #11
 800b4fc:	4648      	mov	r0, r9
 800b4fe:	b029      	add	sp, #164	@ 0xa4
 800b500:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b504:	f04f 0965 	mov.w	r9, #101	@ 0x65
 800b508:	e7f8      	b.n	800b4fc <rcl_node_init+0x1f0>
 800b50a:	782b      	ldrb	r3, [r5, #0]
 800b50c:	2b2f      	cmp	r3, #47	@ 0x2f
 800b50e:	f43f af42 	beq.w	800b396 <rcl_node_init+0x8a>
 800b512:	9503      	str	r5, [sp, #12]
 800b514:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800b518:	9300      	str	r3, [sp, #0]
 800b51a:	4b1e      	ldr	r3, [pc, #120]	@ (800b594 <rcl_node_init+0x288>)
 800b51c:	9302      	str	r3, [sp, #8]
 800b51e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800b522:	9301      	str	r3, [sp, #4]
 800b524:	e898 000f 	ldmia.w	r8, {r0, r1, r2, r3}
 800b528:	f001 fef2 	bl	800d310 <rcutils_format_string_limit>
 800b52c:	4605      	mov	r5, r0
 800b52e:	b340      	cbz	r0, 800b582 <rcl_node_init+0x276>
 800b530:	2200      	movs	r2, #0
 800b532:	a922      	add	r1, sp, #136	@ 0x88
 800b534:	9222      	str	r2, [sp, #136]	@ 0x88
 800b536:	f002 f921 	bl	800d77c <rmw_validate_namespace>
 800b53a:	4681      	mov	r9, r0
 800b53c:	2800      	cmp	r0, #0
 800b53e:	f43f af34 	beq.w	800b3aa <rcl_node_init+0x9e>
 800b542:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800b546:	f8d8 1010 	ldr.w	r1, [r8, #16]
 800b54a:	4628      	mov	r0, r5
 800b54c:	4798      	blx	r3
 800b54e:	e7d5      	b.n	800b4fc <rcl_node_init+0x1f0>
 800b550:	f04f 0964 	mov.w	r9, #100	@ 0x64
 800b554:	4648      	mov	r0, r9
 800b556:	b029      	add	sp, #164	@ 0xa4
 800b558:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b55c:	f04f 090a 	mov.w	r9, #10
 800b560:	f1ba 0f00 	cmp.w	sl, #0
 800b564:	d1ed      	bne.n	800b542 <rcl_node_init+0x236>
 800b566:	e7c9      	b.n	800b4fc <rcl_node_init+0x1f0>
 800b568:	f002 f978 	bl	800d85c <rmw_node_name_validation_result_string>
 800b56c:	f04f 09c9 	mov.w	r9, #201	@ 0xc9
 800b570:	e7c4      	b.n	800b4fc <rcl_node_init+0x1f0>
 800b572:	f002 f915 	bl	800d7a0 <rmw_namespace_validation_result_string>
 800b576:	f04f 09ca 	mov.w	r9, #202	@ 0xca
 800b57a:	f1ba 0f00 	cmp.w	sl, #0
 800b57e:	d1e0      	bne.n	800b542 <rcl_node_init+0x236>
 800b580:	e7bc      	b.n	800b4fc <rcl_node_init+0x1f0>
 800b582:	f04f 090a 	mov.w	r9, #10
 800b586:	e7b9      	b.n	800b4fc <rcl_node_init+0x1f0>
 800b588:	08019a40 	.word	0x08019a40
 800b58c:	08019a48 	.word	0x08019a48
 800b590:	08019a50 	.word	0x08019a50
 800b594:	08019a44 	.word	0x08019a44

0800b598 <rcl_node_fini>:
 800b598:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b59a:	b320      	cbz	r0, 800b5e6 <rcl_node_fini+0x4e>
 800b59c:	6845      	ldr	r5, [r0, #4]
 800b59e:	4604      	mov	r4, r0
 800b5a0:	b1fd      	cbz	r5, 800b5e2 <rcl_node_fini+0x4a>
 800b5a2:	6ea8      	ldr	r0, [r5, #104]	@ 0x68
 800b5a4:	686f      	ldr	r7, [r5, #4]
 800b5a6:	692e      	ldr	r6, [r5, #16]
 800b5a8:	f002 fd44 	bl	800e034 <rmw_destroy_node>
 800b5ac:	6863      	ldr	r3, [r4, #4]
 800b5ae:	4605      	mov	r5, r0
 800b5b0:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 800b5b2:	f008 fd35 	bl	8014020 <rcl_guard_condition_fini>
 800b5b6:	ea55 0300 	orrs.w	r3, r5, r0
 800b5ba:	6863      	ldr	r3, [r4, #4]
 800b5bc:	4631      	mov	r1, r6
 800b5be:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 800b5c0:	bf14      	ite	ne
 800b5c2:	2501      	movne	r5, #1
 800b5c4:	2500      	moveq	r5, #0
 800b5c6:	47b8      	blx	r7
 800b5c8:	6863      	ldr	r3, [r4, #4]
 800b5ca:	4631      	mov	r1, r6
 800b5cc:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 800b5ce:	47b8      	blx	r7
 800b5d0:	6863      	ldr	r3, [r4, #4]
 800b5d2:	4631      	mov	r1, r6
 800b5d4:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 800b5d6:	47b8      	blx	r7
 800b5d8:	6860      	ldr	r0, [r4, #4]
 800b5da:	4631      	mov	r1, r6
 800b5dc:	47b8      	blx	r7
 800b5de:	2300      	movs	r3, #0
 800b5e0:	6063      	str	r3, [r4, #4]
 800b5e2:	4628      	mov	r0, r5
 800b5e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b5e6:	25c8      	movs	r5, #200	@ 0xc8
 800b5e8:	4628      	mov	r0, r5
 800b5ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b5ec <rcl_node_is_valid_except_context>:
 800b5ec:	b128      	cbz	r0, 800b5fa <rcl_node_is_valid_except_context+0xe>
 800b5ee:	6840      	ldr	r0, [r0, #4]
 800b5f0:	b118      	cbz	r0, 800b5fa <rcl_node_is_valid_except_context+0xe>
 800b5f2:	6e80      	ldr	r0, [r0, #104]	@ 0x68
 800b5f4:	3800      	subs	r0, #0
 800b5f6:	bf18      	it	ne
 800b5f8:	2001      	movne	r0, #1
 800b5fa:	4770      	bx	lr

0800b5fc <rcl_node_is_valid>:
 800b5fc:	b130      	cbz	r0, 800b60c <rcl_node_is_valid+0x10>
 800b5fe:	6843      	ldr	r3, [r0, #4]
 800b600:	b123      	cbz	r3, 800b60c <rcl_node_is_valid+0x10>
 800b602:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b604:	b113      	cbz	r3, 800b60c <rcl_node_is_valid+0x10>
 800b606:	6800      	ldr	r0, [r0, #0]
 800b608:	f7ff bcf0 	b.w	800afec <rcl_context_is_valid>
 800b60c:	2000      	movs	r0, #0
 800b60e:	4770      	bx	lr

0800b610 <rcl_node_get_name>:
 800b610:	b120      	cbz	r0, 800b61c <rcl_node_get_name+0xc>
 800b612:	6840      	ldr	r0, [r0, #4]
 800b614:	b110      	cbz	r0, 800b61c <rcl_node_get_name+0xc>
 800b616:	6e80      	ldr	r0, [r0, #104]	@ 0x68
 800b618:	b100      	cbz	r0, 800b61c <rcl_node_get_name+0xc>
 800b61a:	6880      	ldr	r0, [r0, #8]
 800b61c:	4770      	bx	lr
 800b61e:	bf00      	nop

0800b620 <rcl_node_get_namespace>:
 800b620:	b120      	cbz	r0, 800b62c <rcl_node_get_namespace+0xc>
 800b622:	6840      	ldr	r0, [r0, #4]
 800b624:	b110      	cbz	r0, 800b62c <rcl_node_get_namespace+0xc>
 800b626:	6e80      	ldr	r0, [r0, #104]	@ 0x68
 800b628:	b100      	cbz	r0, 800b62c <rcl_node_get_namespace+0xc>
 800b62a:	68c0      	ldr	r0, [r0, #12]
 800b62c:	4770      	bx	lr
 800b62e:	bf00      	nop

0800b630 <rcl_node_get_options>:
 800b630:	b128      	cbz	r0, 800b63e <rcl_node_get_options+0xe>
 800b632:	6840      	ldr	r0, [r0, #4]
 800b634:	b118      	cbz	r0, 800b63e <rcl_node_get_options+0xe>
 800b636:	6e83      	ldr	r3, [r0, #104]	@ 0x68
 800b638:	2b00      	cmp	r3, #0
 800b63a:	bf08      	it	eq
 800b63c:	2000      	moveq	r0, #0
 800b63e:	4770      	bx	lr

0800b640 <rcl_node_get_rmw_handle>:
 800b640:	b110      	cbz	r0, 800b648 <rcl_node_get_rmw_handle+0x8>
 800b642:	6840      	ldr	r0, [r0, #4]
 800b644:	b100      	cbz	r0, 800b648 <rcl_node_get_rmw_handle+0x8>
 800b646:	6e80      	ldr	r0, [r0, #104]	@ 0x68
 800b648:	4770      	bx	lr
 800b64a:	bf00      	nop

0800b64c <rcl_node_get_default_options>:
 800b64c:	b510      	push	{r4, lr}
 800b64e:	2268      	movs	r2, #104	@ 0x68
 800b650:	4604      	mov	r4, r0
 800b652:	2100      	movs	r1, #0
 800b654:	f00d f942 	bl	80188dc <memset>
 800b658:	4620      	mov	r0, r4
 800b65a:	f001 fd4f 	bl	800d0fc <rcutils_get_default_allocator>
 800b65e:	2301      	movs	r3, #1
 800b660:	7523      	strb	r3, [r4, #20]
 800b662:	4620      	mov	r0, r4
 800b664:	bd10      	pop	{r4, pc}
 800b666:	bf00      	nop

0800b668 <rcl_node_options_copy>:
 800b668:	b1d0      	cbz	r0, 800b6a0 <rcl_node_options_copy+0x38>
 800b66a:	b570      	push	{r4, r5, r6, lr}
 800b66c:	460c      	mov	r4, r1
 800b66e:	b1a9      	cbz	r1, 800b69c <rcl_node_options_copy+0x34>
 800b670:	4288      	cmp	r0, r1
 800b672:	4684      	mov	ip, r0
 800b674:	d012      	beq.n	800b69c <rcl_node_options_copy+0x34>
 800b676:	4605      	mov	r5, r0
 800b678:	8a86      	ldrh	r6, [r0, #20]
 800b67a:	468e      	mov	lr, r1
 800b67c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800b67e:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800b682:	682b      	ldr	r3, [r5, #0]
 800b684:	f8ce 3000 	str.w	r3, [lr]
 800b688:	f10c 0118 	add.w	r1, ip, #24
 800b68c:	2250      	movs	r2, #80	@ 0x50
 800b68e:	82a6      	strh	r6, [r4, #20]
 800b690:	f104 0018 	add.w	r0, r4, #24
 800b694:	f00d fa49 	bl	8018b2a <memcpy>
 800b698:	2000      	movs	r0, #0
 800b69a:	bd70      	pop	{r4, r5, r6, pc}
 800b69c:	200b      	movs	r0, #11
 800b69e:	bd70      	pop	{r4, r5, r6, pc}
 800b6a0:	200b      	movs	r0, #11
 800b6a2:	4770      	bx	lr

0800b6a4 <rcl_get_zero_initialized_publisher>:
 800b6a4:	4b01      	ldr	r3, [pc, #4]	@ (800b6ac <rcl_get_zero_initialized_publisher+0x8>)
 800b6a6:	6818      	ldr	r0, [r3, #0]
 800b6a8:	4770      	bx	lr
 800b6aa:	bf00      	nop
 800b6ac:	08019f48 	.word	0x08019f48

0800b6b0 <rcl_publisher_init>:
 800b6b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b6b4:	b088      	sub	sp, #32
 800b6b6:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 800b6b8:	2d00      	cmp	r5, #0
 800b6ba:	d069      	beq.n	800b790 <rcl_publisher_init+0xe0>
 800b6bc:	f105 0950 	add.w	r9, r5, #80	@ 0x50
 800b6c0:	4604      	mov	r4, r0
 800b6c2:	4648      	mov	r0, r9
 800b6c4:	460e      	mov	r6, r1
 800b6c6:	4690      	mov	r8, r2
 800b6c8:	461f      	mov	r7, r3
 800b6ca:	f001 fd25 	bl	800d118 <rcutils_allocator_is_valid>
 800b6ce:	2800      	cmp	r0, #0
 800b6d0:	d05e      	beq.n	800b790 <rcl_publisher_init+0xe0>
 800b6d2:	2c00      	cmp	r4, #0
 800b6d4:	d05c      	beq.n	800b790 <rcl_publisher_init+0xe0>
 800b6d6:	f8d4 a000 	ldr.w	sl, [r4]
 800b6da:	f1ba 0f00 	cmp.w	sl, #0
 800b6de:	d004      	beq.n	800b6ea <rcl_publisher_init+0x3a>
 800b6e0:	2764      	movs	r7, #100	@ 0x64
 800b6e2:	4638      	mov	r0, r7
 800b6e4:	b008      	add	sp, #32
 800b6e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b6ea:	4630      	mov	r0, r6
 800b6ec:	f7ff ff86 	bl	800b5fc <rcl_node_is_valid>
 800b6f0:	2800      	cmp	r0, #0
 800b6f2:	d052      	beq.n	800b79a <rcl_publisher_init+0xea>
 800b6f4:	f1b8 0f00 	cmp.w	r8, #0
 800b6f8:	d04a      	beq.n	800b790 <rcl_publisher_init+0xe0>
 800b6fa:	2f00      	cmp	r7, #0
 800b6fc:	d048      	beq.n	800b790 <rcl_publisher_init+0xe0>
 800b6fe:	e9cd aa03 	strd	sl, sl, [sp, #12]
 800b702:	aa07      	add	r2, sp, #28
 800b704:	9205      	str	r2, [sp, #20]
 800b706:	f105 0358 	add.w	r3, r5, #88	@ 0x58
 800b70a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800b70e:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 800b712:	f8cd a01c 	str.w	sl, [sp, #28]
 800b716:	4639      	mov	r1, r7
 800b718:	e899 000c 	ldmia.w	r9, {r2, r3}
 800b71c:	4630      	mov	r0, r6
 800b71e:	f008 fe05 	bl	801432c <rcl_node_resolve_name>
 800b722:	4607      	mov	r7, r0
 800b724:	2800      	cmp	r0, #0
 800b726:	d14f      	bne.n	800b7c8 <rcl_publisher_init+0x118>
 800b728:	6d2b      	ldr	r3, [r5, #80]	@ 0x50
 800b72a:	6e29      	ldr	r1, [r5, #96]	@ 0x60
 800b72c:	20c8      	movs	r0, #200	@ 0xc8
 800b72e:	4798      	blx	r3
 800b730:	6020      	str	r0, [r4, #0]
 800b732:	2800      	cmp	r0, #0
 800b734:	d04e      	beq.n	800b7d4 <rcl_publisher_init+0x124>
 800b736:	4630      	mov	r0, r6
 800b738:	f7ff ff82 	bl	800b640 <rcl_node_get_rmw_handle>
 800b73c:	f105 0364 	add.w	r3, r5, #100	@ 0x64
 800b740:	9300      	str	r3, [sp, #0]
 800b742:	9a07      	ldr	r2, [sp, #28]
 800b744:	6827      	ldr	r7, [r4, #0]
 800b746:	462b      	mov	r3, r5
 800b748:	4641      	mov	r1, r8
 800b74a:	f002 fd59 	bl	800e200 <rmw_create_publisher>
 800b74e:	6823      	ldr	r3, [r4, #0]
 800b750:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4
 800b754:	f8d3 00c4 	ldr.w	r0, [r3, #196]	@ 0xc4
 800b758:	b370      	cbz	r0, 800b7b8 <rcl_publisher_init+0x108>
 800b75a:	f103 0170 	add.w	r1, r3, #112	@ 0x70
 800b75e:	f002 fe2d 	bl	800e3bc <rmw_publisher_get_actual_qos>
 800b762:	6823      	ldr	r3, [r4, #0]
 800b764:	4607      	mov	r7, r0
 800b766:	b9d0      	cbnz	r0, 800b79e <rcl_publisher_init+0xee>
 800b768:	f895 2048 	ldrb.w	r2, [r5, #72]	@ 0x48
 800b76c:	f883 20b8 	strb.w	r2, [r3, #184]	@ 0xb8
 800b770:	4629      	mov	r1, r5
 800b772:	2270      	movs	r2, #112	@ 0x70
 800b774:	4618      	mov	r0, r3
 800b776:	f00d f9d8 	bl	8018b2a <memcpy>
 800b77a:	6832      	ldr	r2, [r6, #0]
 800b77c:	f8c0 20c0 	str.w	r2, [r0, #192]	@ 0xc0
 800b780:	9807      	ldr	r0, [sp, #28]
 800b782:	6d6b      	ldr	r3, [r5, #84]	@ 0x54
 800b784:	6e29      	ldr	r1, [r5, #96]	@ 0x60
 800b786:	4798      	blx	r3
 800b788:	4638      	mov	r0, r7
 800b78a:	b008      	add	sp, #32
 800b78c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b790:	270b      	movs	r7, #11
 800b792:	4638      	mov	r0, r7
 800b794:	b008      	add	sp, #32
 800b796:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b79a:	27c8      	movs	r7, #200	@ 0xc8
 800b79c:	e7a1      	b.n	800b6e2 <rcl_publisher_init+0x32>
 800b79e:	b18b      	cbz	r3, 800b7c4 <rcl_publisher_init+0x114>
 800b7a0:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
 800b7a4:	b142      	cbz	r2, 800b7b8 <rcl_publisher_init+0x108>
 800b7a6:	4630      	mov	r0, r6
 800b7a8:	f7ff ff4a 	bl	800b640 <rcl_node_get_rmw_handle>
 800b7ac:	6823      	ldr	r3, [r4, #0]
 800b7ae:	f8d3 10c4 	ldr.w	r1, [r3, #196]	@ 0xc4
 800b7b2:	f002 fe13 	bl	800e3dc <rmw_destroy_publisher>
 800b7b6:	6823      	ldr	r3, [r4, #0]
 800b7b8:	6d6a      	ldr	r2, [r5, #84]	@ 0x54
 800b7ba:	6e29      	ldr	r1, [r5, #96]	@ 0x60
 800b7bc:	4618      	mov	r0, r3
 800b7be:	4790      	blx	r2
 800b7c0:	2300      	movs	r3, #0
 800b7c2:	6023      	str	r3, [r4, #0]
 800b7c4:	2701      	movs	r7, #1
 800b7c6:	e7db      	b.n	800b780 <rcl_publisher_init+0xd0>
 800b7c8:	2867      	cmp	r0, #103	@ 0x67
 800b7ca:	d0d9      	beq.n	800b780 <rcl_publisher_init+0xd0>
 800b7cc:	2869      	cmp	r0, #105	@ 0x69
 800b7ce:	d003      	beq.n	800b7d8 <rcl_publisher_init+0x128>
 800b7d0:	280a      	cmp	r0, #10
 800b7d2:	d1f7      	bne.n	800b7c4 <rcl_publisher_init+0x114>
 800b7d4:	270a      	movs	r7, #10
 800b7d6:	e7d3      	b.n	800b780 <rcl_publisher_init+0xd0>
 800b7d8:	2767      	movs	r7, #103	@ 0x67
 800b7da:	e7d1      	b.n	800b780 <rcl_publisher_init+0xd0>

0800b7dc <rcl_publisher_fini>:
 800b7dc:	b570      	push	{r4, r5, r6, lr}
 800b7de:	b300      	cbz	r0, 800b822 <rcl_publisher_fini+0x46>
 800b7e0:	4604      	mov	r4, r0
 800b7e2:	4608      	mov	r0, r1
 800b7e4:	460d      	mov	r5, r1
 800b7e6:	f7ff ff01 	bl	800b5ec <rcl_node_is_valid_except_context>
 800b7ea:	b1f0      	cbz	r0, 800b82a <rcl_publisher_fini+0x4e>
 800b7ec:	6823      	ldr	r3, [r4, #0]
 800b7ee:	b1ab      	cbz	r3, 800b81c <rcl_publisher_fini+0x40>
 800b7f0:	4628      	mov	r0, r5
 800b7f2:	6d5e      	ldr	r6, [r3, #84]	@ 0x54
 800b7f4:	6e1d      	ldr	r5, [r3, #96]	@ 0x60
 800b7f6:	f7ff ff23 	bl	800b640 <rcl_node_get_rmw_handle>
 800b7fa:	b1c8      	cbz	r0, 800b830 <rcl_publisher_fini+0x54>
 800b7fc:	6823      	ldr	r3, [r4, #0]
 800b7fe:	f8d3 10c4 	ldr.w	r1, [r3, #196]	@ 0xc4
 800b802:	f002 fdeb 	bl	800e3dc <rmw_destroy_publisher>
 800b806:	4603      	mov	r3, r0
 800b808:	4629      	mov	r1, r5
 800b80a:	6820      	ldr	r0, [r4, #0]
 800b80c:	1e1d      	subs	r5, r3, #0
 800b80e:	bf18      	it	ne
 800b810:	2501      	movne	r5, #1
 800b812:	47b0      	blx	r6
 800b814:	2300      	movs	r3, #0
 800b816:	6023      	str	r3, [r4, #0]
 800b818:	4628      	mov	r0, r5
 800b81a:	bd70      	pop	{r4, r5, r6, pc}
 800b81c:	461d      	mov	r5, r3
 800b81e:	4628      	mov	r0, r5
 800b820:	bd70      	pop	{r4, r5, r6, pc}
 800b822:	f44f 7596 	mov.w	r5, #300	@ 0x12c
 800b826:	4628      	mov	r0, r5
 800b828:	bd70      	pop	{r4, r5, r6, pc}
 800b82a:	25c8      	movs	r5, #200	@ 0xc8
 800b82c:	4628      	mov	r0, r5
 800b82e:	bd70      	pop	{r4, r5, r6, pc}
 800b830:	250b      	movs	r5, #11
 800b832:	e7f1      	b.n	800b818 <rcl_publisher_fini+0x3c>

0800b834 <rcl_publisher_get_default_options>:
 800b834:	b570      	push	{r4, r5, r6, lr}
 800b836:	4d14      	ldr	r5, [pc, #80]	@ (800b888 <rcl_publisher_get_default_options+0x54>)
 800b838:	4914      	ldr	r1, [pc, #80]	@ (800b88c <rcl_publisher_get_default_options+0x58>)
 800b83a:	b088      	sub	sp, #32
 800b83c:	4604      	mov	r4, r0
 800b83e:	2250      	movs	r2, #80	@ 0x50
 800b840:	4628      	mov	r0, r5
 800b842:	f00d f972 	bl	8018b2a <memcpy>
 800b846:	a802      	add	r0, sp, #8
 800b848:	f001 fc58 	bl	800d0fc <rcutils_get_default_allocator>
 800b84c:	f10d 0c08 	add.w	ip, sp, #8
 800b850:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800b854:	f105 0e50 	add.w	lr, r5, #80	@ 0x50
 800b858:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800b85c:	466e      	mov	r6, sp
 800b85e:	f8dc 3000 	ldr.w	r3, [ip]
 800b862:	f8ce 3000 	str.w	r3, [lr]
 800b866:	4630      	mov	r0, r6
 800b868:	f001 ff0a 	bl	800d680 <rmw_get_default_publisher_options>
 800b86c:	e896 0003 	ldmia.w	r6, {r0, r1}
 800b870:	f105 0364 	add.w	r3, r5, #100	@ 0x64
 800b874:	e883 0003 	stmia.w	r3, {r0, r1}
 800b878:	2270      	movs	r2, #112	@ 0x70
 800b87a:	4629      	mov	r1, r5
 800b87c:	4620      	mov	r0, r4
 800b87e:	f00d f954 	bl	8018b2a <memcpy>
 800b882:	4620      	mov	r0, r4
 800b884:	b008      	add	sp, #32
 800b886:	bd70      	pop	{r4, r5, r6, pc}
 800b888:	2000c420 	.word	0x2000c420
 800b88c:	08019f50 	.word	0x08019f50

0800b890 <rcl_publish>:
 800b890:	b1f8      	cbz	r0, 800b8d2 <rcl_publish+0x42>
 800b892:	6803      	ldr	r3, [r0, #0]
 800b894:	b570      	push	{r4, r5, r6, lr}
 800b896:	4604      	mov	r4, r0
 800b898:	b1b3      	cbz	r3, 800b8c8 <rcl_publish+0x38>
 800b89a:	4616      	mov	r6, r2
 800b89c:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
 800b8a0:	b192      	cbz	r2, 800b8c8 <rcl_publish+0x38>
 800b8a2:	f8d3 00c0 	ldr.w	r0, [r3, #192]	@ 0xc0
 800b8a6:	460d      	mov	r5, r1
 800b8a8:	f7ff fba0 	bl	800afec <rcl_context_is_valid>
 800b8ac:	b160      	cbz	r0, 800b8c8 <rcl_publish+0x38>
 800b8ae:	6823      	ldr	r3, [r4, #0]
 800b8b0:	f8d3 00c4 	ldr.w	r0, [r3, #196]	@ 0xc4
 800b8b4:	b140      	cbz	r0, 800b8c8 <rcl_publish+0x38>
 800b8b6:	b155      	cbz	r5, 800b8ce <rcl_publish+0x3e>
 800b8b8:	4632      	mov	r2, r6
 800b8ba:	4629      	mov	r1, r5
 800b8bc:	f002 fc40 	bl	800e140 <rmw_publish>
 800b8c0:	3800      	subs	r0, #0
 800b8c2:	bf18      	it	ne
 800b8c4:	2001      	movne	r0, #1
 800b8c6:	bd70      	pop	{r4, r5, r6, pc}
 800b8c8:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800b8cc:	bd70      	pop	{r4, r5, r6, pc}
 800b8ce:	200b      	movs	r0, #11
 800b8d0:	bd70      	pop	{r4, r5, r6, pc}
 800b8d2:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800b8d6:	4770      	bx	lr

0800b8d8 <rcl_publisher_get_rmw_handle>:
 800b8d8:	b118      	cbz	r0, 800b8e2 <rcl_publisher_get_rmw_handle+0xa>
 800b8da:	6800      	ldr	r0, [r0, #0]
 800b8dc:	b108      	cbz	r0, 800b8e2 <rcl_publisher_get_rmw_handle+0xa>
 800b8de:	f8d0 00c4 	ldr.w	r0, [r0, #196]	@ 0xc4
 800b8e2:	4770      	bx	lr

0800b8e4 <rcl_publisher_is_valid>:
 800b8e4:	b1a0      	cbz	r0, 800b910 <rcl_publisher_is_valid+0x2c>
 800b8e6:	6803      	ldr	r3, [r0, #0]
 800b8e8:	b510      	push	{r4, lr}
 800b8ea:	4604      	mov	r4, r0
 800b8ec:	b173      	cbz	r3, 800b90c <rcl_publisher_is_valid+0x28>
 800b8ee:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
 800b8f2:	b15a      	cbz	r2, 800b90c <rcl_publisher_is_valid+0x28>
 800b8f4:	f8d3 00c0 	ldr.w	r0, [r3, #192]	@ 0xc0
 800b8f8:	f7ff fb78 	bl	800afec <rcl_context_is_valid>
 800b8fc:	b130      	cbz	r0, 800b90c <rcl_publisher_is_valid+0x28>
 800b8fe:	6823      	ldr	r3, [r4, #0]
 800b900:	f8d3 00c4 	ldr.w	r0, [r3, #196]	@ 0xc4
 800b904:	3800      	subs	r0, #0
 800b906:	bf18      	it	ne
 800b908:	2001      	movne	r0, #1
 800b90a:	bd10      	pop	{r4, pc}
 800b90c:	2000      	movs	r0, #0
 800b90e:	bd10      	pop	{r4, pc}
 800b910:	2000      	movs	r0, #0
 800b912:	4770      	bx	lr

0800b914 <rcl_publisher_is_valid_except_context>:
 800b914:	b130      	cbz	r0, 800b924 <rcl_publisher_is_valid_except_context+0x10>
 800b916:	6800      	ldr	r0, [r0, #0]
 800b918:	b120      	cbz	r0, 800b924 <rcl_publisher_is_valid_except_context+0x10>
 800b91a:	f8d0 00c4 	ldr.w	r0, [r0, #196]	@ 0xc4
 800b91e:	3800      	subs	r0, #0
 800b920:	bf18      	it	ne
 800b922:	2001      	movne	r0, #1
 800b924:	4770      	bx	lr
 800b926:	bf00      	nop

0800b928 <rcl_get_zero_initialized_subscription>:
 800b928:	4b01      	ldr	r3, [pc, #4]	@ (800b930 <rcl_get_zero_initialized_subscription+0x8>)
 800b92a:	6818      	ldr	r0, [r3, #0]
 800b92c:	4770      	bx	lr
 800b92e:	bf00      	nop
 800b930:	08019fa0 	.word	0x08019fa0

0800b934 <rcl_subscription_init>:
 800b934:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b938:	b089      	sub	sp, #36	@ 0x24
 800b93a:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 800b93c:	b1d6      	cbz	r6, 800b974 <rcl_subscription_init+0x40>
 800b93e:	f106 0950 	add.w	r9, r6, #80	@ 0x50
 800b942:	4604      	mov	r4, r0
 800b944:	4648      	mov	r0, r9
 800b946:	460d      	mov	r5, r1
 800b948:	4690      	mov	r8, r2
 800b94a:	461f      	mov	r7, r3
 800b94c:	f001 fbe4 	bl	800d118 <rcutils_allocator_is_valid>
 800b950:	b180      	cbz	r0, 800b974 <rcl_subscription_init+0x40>
 800b952:	b17c      	cbz	r4, 800b974 <rcl_subscription_init+0x40>
 800b954:	4628      	mov	r0, r5
 800b956:	f7ff fe51 	bl	800b5fc <rcl_node_is_valid>
 800b95a:	2800      	cmp	r0, #0
 800b95c:	d054      	beq.n	800ba08 <rcl_subscription_init+0xd4>
 800b95e:	f1b8 0f00 	cmp.w	r8, #0
 800b962:	d007      	beq.n	800b974 <rcl_subscription_init+0x40>
 800b964:	b137      	cbz	r7, 800b974 <rcl_subscription_init+0x40>
 800b966:	6823      	ldr	r3, [r4, #0]
 800b968:	b14b      	cbz	r3, 800b97e <rcl_subscription_init+0x4a>
 800b96a:	2764      	movs	r7, #100	@ 0x64
 800b96c:	4638      	mov	r0, r7
 800b96e:	b009      	add	sp, #36	@ 0x24
 800b970:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b974:	270b      	movs	r7, #11
 800b976:	4638      	mov	r0, r7
 800b978:	b009      	add	sp, #36	@ 0x24
 800b97a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b97e:	e9cd 3303 	strd	r3, r3, [sp, #12]
 800b982:	aa07      	add	r2, sp, #28
 800b984:	9205      	str	r2, [sp, #20]
 800b986:	9307      	str	r3, [sp, #28]
 800b988:	f106 0358 	add.w	r3, r6, #88	@ 0x58
 800b98c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800b990:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 800b994:	4639      	mov	r1, r7
 800b996:	e899 000c 	ldmia.w	r9, {r2, r3}
 800b99a:	4628      	mov	r0, r5
 800b99c:	f008 fcc6 	bl	801432c <rcl_node_resolve_name>
 800b9a0:	4607      	mov	r7, r0
 800b9a2:	2800      	cmp	r0, #0
 800b9a4:	d15f      	bne.n	800ba66 <rcl_subscription_init+0x132>
 800b9a6:	e9d6 3217 	ldrd	r3, r2, [r6, #92]	@ 0x5c
 800b9aa:	21c8      	movs	r1, #200	@ 0xc8
 800b9ac:	2001      	movs	r0, #1
 800b9ae:	4798      	blx	r3
 800b9b0:	6020      	str	r0, [r4, #0]
 800b9b2:	2800      	cmp	r0, #0
 800b9b4:	d05d      	beq.n	800ba72 <rcl_subscription_init+0x13e>
 800b9b6:	4628      	mov	r0, r5
 800b9b8:	f7ff fe42 	bl	800b640 <rcl_node_get_rmw_handle>
 800b9bc:	f106 0364 	add.w	r3, r6, #100	@ 0x64
 800b9c0:	9300      	str	r3, [sp, #0]
 800b9c2:	9a07      	ldr	r2, [sp, #28]
 800b9c4:	6827      	ldr	r7, [r4, #0]
 800b9c6:	4641      	mov	r1, r8
 800b9c8:	4633      	mov	r3, r6
 800b9ca:	f002 fd9d 	bl	800e508 <rmw_create_subscription>
 800b9ce:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0
 800b9d2:	6827      	ldr	r7, [r4, #0]
 800b9d4:	f8d7 00c0 	ldr.w	r0, [r7, #192]	@ 0xc0
 800b9d8:	b348      	cbz	r0, 800ba2e <rcl_subscription_init+0xfa>
 800b9da:	f107 0170 	add.w	r1, r7, #112	@ 0x70
 800b9de:	f002 fe75 	bl	800e6cc <rmw_subscription_get_actual_qos>
 800b9e2:	4607      	mov	r7, r0
 800b9e4:	b9a8      	cbnz	r0, 800ba12 <rcl_subscription_init+0xde>
 800b9e6:	6820      	ldr	r0, [r4, #0]
 800b9e8:	f896 3048 	ldrb.w	r3, [r6, #72]	@ 0x48
 800b9ec:	f880 30b8 	strb.w	r3, [r0, #184]	@ 0xb8
 800b9f0:	2270      	movs	r2, #112	@ 0x70
 800b9f2:	4631      	mov	r1, r6
 800b9f4:	f00d f899 	bl	8018b2a <memcpy>
 800b9f8:	9807      	ldr	r0, [sp, #28]
 800b9fa:	6d73      	ldr	r3, [r6, #84]	@ 0x54
 800b9fc:	6e31      	ldr	r1, [r6, #96]	@ 0x60
 800b9fe:	4798      	blx	r3
 800ba00:	4638      	mov	r0, r7
 800ba02:	b009      	add	sp, #36	@ 0x24
 800ba04:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ba08:	27c8      	movs	r7, #200	@ 0xc8
 800ba0a:	4638      	mov	r0, r7
 800ba0c:	b009      	add	sp, #36	@ 0x24
 800ba0e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ba12:	6827      	ldr	r7, [r4, #0]
 800ba14:	b32f      	cbz	r7, 800ba62 <rcl_subscription_init+0x12e>
 800ba16:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800ba1a:	b14b      	cbz	r3, 800ba30 <rcl_subscription_init+0xfc>
 800ba1c:	4628      	mov	r0, r5
 800ba1e:	f7ff fe0f 	bl	800b640 <rcl_node_get_rmw_handle>
 800ba22:	6823      	ldr	r3, [r4, #0]
 800ba24:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 800ba28:	f002 fe60 	bl	800e6ec <rmw_destroy_subscription>
 800ba2c:	6827      	ldr	r7, [r4, #0]
 800ba2e:	b197      	cbz	r7, 800ba56 <rcl_subscription_init+0x122>
 800ba30:	f107 0550 	add.w	r5, r7, #80	@ 0x50
 800ba34:	4628      	mov	r0, r5
 800ba36:	f001 fb6f 	bl	800d118 <rcutils_allocator_is_valid>
 800ba3a:	b158      	cbz	r0, 800ba54 <rcl_subscription_init+0x120>
 800ba3c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800ba3e:	b148      	cbz	r0, 800ba54 <rcl_subscription_init+0x120>
 800ba40:	4629      	mov	r1, r5
 800ba42:	f001 fe25 	bl	800d690 <rmw_subscription_content_filter_options_fini>
 800ba46:	4605      	mov	r5, r0
 800ba48:	b9b8      	cbnz	r0, 800ba7a <rcl_subscription_init+0x146>
 800ba4a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ba4c:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800ba4e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800ba50:	4798      	blx	r3
 800ba52:	66fd      	str	r5, [r7, #108]	@ 0x6c
 800ba54:	6827      	ldr	r7, [r4, #0]
 800ba56:	6d73      	ldr	r3, [r6, #84]	@ 0x54
 800ba58:	6e31      	ldr	r1, [r6, #96]	@ 0x60
 800ba5a:	4638      	mov	r0, r7
 800ba5c:	4798      	blx	r3
 800ba5e:	2300      	movs	r3, #0
 800ba60:	6023      	str	r3, [r4, #0]
 800ba62:	2701      	movs	r7, #1
 800ba64:	e7c8      	b.n	800b9f8 <rcl_subscription_init+0xc4>
 800ba66:	2867      	cmp	r0, #103	@ 0x67
 800ba68:	d0c6      	beq.n	800b9f8 <rcl_subscription_init+0xc4>
 800ba6a:	2869      	cmp	r0, #105	@ 0x69
 800ba6c:	d003      	beq.n	800ba76 <rcl_subscription_init+0x142>
 800ba6e:	280a      	cmp	r0, #10
 800ba70:	d1f7      	bne.n	800ba62 <rcl_subscription_init+0x12e>
 800ba72:	270a      	movs	r7, #10
 800ba74:	e7c0      	b.n	800b9f8 <rcl_subscription_init+0xc4>
 800ba76:	2767      	movs	r7, #103	@ 0x67
 800ba78:	e7be      	b.n	800b9f8 <rcl_subscription_init+0xc4>
 800ba7a:	f008 fa07 	bl	8013e8c <rcl_convert_rmw_ret_to_rcl_ret>
 800ba7e:	6827      	ldr	r7, [r4, #0]
 800ba80:	e7e9      	b.n	800ba56 <rcl_subscription_init+0x122>
 800ba82:	bf00      	nop

0800ba84 <rcl_subscription_fini>:
 800ba84:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ba88:	2800      	cmp	r0, #0
 800ba8a:	d039      	beq.n	800bb00 <rcl_subscription_fini+0x7c>
 800ba8c:	4604      	mov	r4, r0
 800ba8e:	4608      	mov	r0, r1
 800ba90:	460d      	mov	r5, r1
 800ba92:	f7ff fdab 	bl	800b5ec <rcl_node_is_valid_except_context>
 800ba96:	2800      	cmp	r0, #0
 800ba98:	d037      	beq.n	800bb0a <rcl_subscription_fini+0x86>
 800ba9a:	6823      	ldr	r3, [r4, #0]
 800ba9c:	b363      	cbz	r3, 800baf8 <rcl_subscription_fini+0x74>
 800ba9e:	4628      	mov	r0, r5
 800baa0:	6d5f      	ldr	r7, [r3, #84]	@ 0x54
 800baa2:	f8d3 8060 	ldr.w	r8, [r3, #96]	@ 0x60
 800baa6:	f7ff fdcb 	bl	800b640 <rcl_node_get_rmw_handle>
 800baaa:	b390      	cbz	r0, 800bb12 <rcl_subscription_fini+0x8e>
 800baac:	6823      	ldr	r3, [r4, #0]
 800baae:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 800bab2:	f002 fe1b 	bl	800e6ec <rmw_destroy_subscription>
 800bab6:	6826      	ldr	r6, [r4, #0]
 800bab8:	1e05      	subs	r5, r0, #0
 800baba:	bf18      	it	ne
 800babc:	2501      	movne	r5, #1
 800babe:	b37e      	cbz	r6, 800bb20 <rcl_subscription_fini+0x9c>
 800bac0:	f106 0950 	add.w	r9, r6, #80	@ 0x50
 800bac4:	4648      	mov	r0, r9
 800bac6:	f001 fb27 	bl	800d118 <rcutils_allocator_is_valid>
 800baca:	b358      	cbz	r0, 800bb24 <rcl_subscription_fini+0xa0>
 800bacc:	6ef0      	ldr	r0, [r6, #108]	@ 0x6c
 800bace:	b150      	cbz	r0, 800bae6 <rcl_subscription_fini+0x62>
 800bad0:	4649      	mov	r1, r9
 800bad2:	f001 fddd 	bl	800d690 <rmw_subscription_content_filter_options_fini>
 800bad6:	4681      	mov	r9, r0
 800bad8:	b9e8      	cbnz	r0, 800bb16 <rcl_subscription_fini+0x92>
 800bada:	6d73      	ldr	r3, [r6, #84]	@ 0x54
 800badc:	6e31      	ldr	r1, [r6, #96]	@ 0x60
 800bade:	6ef0      	ldr	r0, [r6, #108]	@ 0x6c
 800bae0:	4798      	blx	r3
 800bae2:	f8c6 906c 	str.w	r9, [r6, #108]	@ 0x6c
 800bae6:	6826      	ldr	r6, [r4, #0]
 800bae8:	4630      	mov	r0, r6
 800baea:	4641      	mov	r1, r8
 800baec:	47b8      	blx	r7
 800baee:	2300      	movs	r3, #0
 800baf0:	6023      	str	r3, [r4, #0]
 800baf2:	4628      	mov	r0, r5
 800baf4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800baf8:	461d      	mov	r5, r3
 800bafa:	4628      	mov	r0, r5
 800bafc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bb00:	f44f 75c8 	mov.w	r5, #400	@ 0x190
 800bb04:	4628      	mov	r0, r5
 800bb06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bb0a:	25c8      	movs	r5, #200	@ 0xc8
 800bb0c:	4628      	mov	r0, r5
 800bb0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bb12:	250b      	movs	r5, #11
 800bb14:	e7f1      	b.n	800bafa <rcl_subscription_fini+0x76>
 800bb16:	f008 f9b9 	bl	8013e8c <rcl_convert_rmw_ret_to_rcl_ret>
 800bb1a:	6826      	ldr	r6, [r4, #0]
 800bb1c:	2800      	cmp	r0, #0
 800bb1e:	d0e3      	beq.n	800bae8 <rcl_subscription_fini+0x64>
 800bb20:	2501      	movs	r5, #1
 800bb22:	e7e1      	b.n	800bae8 <rcl_subscription_fini+0x64>
 800bb24:	6826      	ldr	r6, [r4, #0]
 800bb26:	2501      	movs	r5, #1
 800bb28:	e7de      	b.n	800bae8 <rcl_subscription_fini+0x64>
 800bb2a:	bf00      	nop

0800bb2c <rcl_subscription_get_default_options>:
 800bb2c:	b570      	push	{r4, r5, r6, lr}
 800bb2e:	4d14      	ldr	r5, [pc, #80]	@ (800bb80 <rcl_subscription_get_default_options+0x54>)
 800bb30:	4914      	ldr	r1, [pc, #80]	@ (800bb84 <rcl_subscription_get_default_options+0x58>)
 800bb32:	b08a      	sub	sp, #40	@ 0x28
 800bb34:	4604      	mov	r4, r0
 800bb36:	2250      	movs	r2, #80	@ 0x50
 800bb38:	4628      	mov	r0, r5
 800bb3a:	f00c fff6 	bl	8018b2a <memcpy>
 800bb3e:	a804      	add	r0, sp, #16
 800bb40:	f001 fadc 	bl	800d0fc <rcutils_get_default_allocator>
 800bb44:	f10d 0c10 	add.w	ip, sp, #16
 800bb48:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800bb4c:	f105 0e50 	add.w	lr, r5, #80	@ 0x50
 800bb50:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800bb54:	466e      	mov	r6, sp
 800bb56:	f8dc 3000 	ldr.w	r3, [ip]
 800bb5a:	f8ce 3000 	str.w	r3, [lr]
 800bb5e:	4630      	mov	r0, r6
 800bb60:	f001 fdb0 	bl	800d6c4 <rmw_get_default_subscription_options>
 800bb64:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
 800bb68:	f105 0364 	add.w	r3, r5, #100	@ 0x64
 800bb6c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800bb70:	2270      	movs	r2, #112	@ 0x70
 800bb72:	4629      	mov	r1, r5
 800bb74:	4620      	mov	r0, r4
 800bb76:	f00c ffd8 	bl	8018b2a <memcpy>
 800bb7a:	4620      	mov	r0, r4
 800bb7c:	b00a      	add	sp, #40	@ 0x28
 800bb7e:	bd70      	pop	{r4, r5, r6, pc}
 800bb80:	2000c490 	.word	0x2000c490
 800bb84:	08019fa8 	.word	0x08019fa8

0800bb88 <rcl_take>:
 800bb88:	2800      	cmp	r0, #0
 800bb8a:	d04a      	beq.n	800bc22 <rcl_take+0x9a>
 800bb8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bb90:	4604      	mov	r4, r0
 800bb92:	6800      	ldr	r0, [r0, #0]
 800bb94:	b0a4      	sub	sp, #144	@ 0x90
 800bb96:	2800      	cmp	r0, #0
 800bb98:	d03b      	beq.n	800bc12 <rcl_take+0x8a>
 800bb9a:	461f      	mov	r7, r3
 800bb9c:	f8d0 30c0 	ldr.w	r3, [r0, #192]	@ 0xc0
 800bba0:	2b00      	cmp	r3, #0
 800bba2:	d036      	beq.n	800bc12 <rcl_take+0x8a>
 800bba4:	460e      	mov	r6, r1
 800bba6:	2900      	cmp	r1, #0
 800bba8:	d039      	beq.n	800bc1e <rcl_take+0x96>
 800bbaa:	4615      	mov	r5, r2
 800bbac:	2a00      	cmp	r2, #0
 800bbae:	d03c      	beq.n	800bc2a <rcl_take+0xa2>
 800bbb0:	a802      	add	r0, sp, #8
 800bbb2:	f001 fd8d 	bl	800d6d0 <rmw_get_zero_initialized_message_info>
 800bbb6:	f10d 0c08 	add.w	ip, sp, #8
 800bbba:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800bbbe:	46ae      	mov	lr, r5
 800bbc0:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800bbc4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800bbc8:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800bbcc:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800bbd0:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800bbd4:	e89c 000f 	ldmia.w	ip, {r0, r1, r2, r3}
 800bbd8:	f04f 0800 	mov.w	r8, #0
 800bbdc:	e88e 000f 	stmia.w	lr, {r0, r1, r2, r3}
 800bbe0:	f88d 804f 	strb.w	r8, [sp, #79]	@ 0x4f
 800bbe4:	6822      	ldr	r2, [r4, #0]
 800bbe6:	462b      	mov	r3, r5
 800bbe8:	f8d2 00c0 	ldr.w	r0, [r2, #192]	@ 0xc0
 800bbec:	9700      	str	r7, [sp, #0]
 800bbee:	f10d 024f 	add.w	r2, sp, #79	@ 0x4f
 800bbf2:	4631      	mov	r1, r6
 800bbf4:	f002 fdda 	bl	800e7ac <rmw_take_with_info>
 800bbf8:	4603      	mov	r3, r0
 800bbfa:	b9c0      	cbnz	r0, 800bc2e <rcl_take+0xa6>
 800bbfc:	f89d 104f 	ldrb.w	r1, [sp, #79]	@ 0x4f
 800bc00:	f240 1291 	movw	r2, #401	@ 0x191
 800bc04:	2900      	cmp	r1, #0
 800bc06:	bf08      	it	eq
 800bc08:	4613      	moveq	r3, r2
 800bc0a:	4618      	mov	r0, r3
 800bc0c:	b024      	add	sp, #144	@ 0x90
 800bc0e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bc12:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 800bc16:	4618      	mov	r0, r3
 800bc18:	b024      	add	sp, #144	@ 0x90
 800bc1a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bc1e:	230b      	movs	r3, #11
 800bc20:	e7f3      	b.n	800bc0a <rcl_take+0x82>
 800bc22:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 800bc26:	4618      	mov	r0, r3
 800bc28:	4770      	bx	lr
 800bc2a:	ad14      	add	r5, sp, #80	@ 0x50
 800bc2c:	e7c0      	b.n	800bbb0 <rcl_take+0x28>
 800bc2e:	f008 f92d 	bl	8013e8c <rcl_convert_rmw_ret_to_rcl_ret>
 800bc32:	4603      	mov	r3, r0
 800bc34:	e7e9      	b.n	800bc0a <rcl_take+0x82>
 800bc36:	bf00      	nop

0800bc38 <rcl_subscription_get_rmw_handle>:
 800bc38:	b118      	cbz	r0, 800bc42 <rcl_subscription_get_rmw_handle+0xa>
 800bc3a:	6800      	ldr	r0, [r0, #0]
 800bc3c:	b108      	cbz	r0, 800bc42 <rcl_subscription_get_rmw_handle+0xa>
 800bc3e:	f8d0 00c0 	ldr.w	r0, [r0, #192]	@ 0xc0
 800bc42:	4770      	bx	lr

0800bc44 <rcl_subscription_is_valid>:
 800bc44:	b130      	cbz	r0, 800bc54 <rcl_subscription_is_valid+0x10>
 800bc46:	6800      	ldr	r0, [r0, #0]
 800bc48:	b120      	cbz	r0, 800bc54 <rcl_subscription_is_valid+0x10>
 800bc4a:	f8d0 00c0 	ldr.w	r0, [r0, #192]	@ 0xc0
 800bc4e:	3800      	subs	r0, #0
 800bc50:	bf18      	it	ne
 800bc52:	2001      	movne	r0, #1
 800bc54:	4770      	bx	lr
 800bc56:	bf00      	nop

0800bc58 <_rcl_timer_time_jump>:
 800bc58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bc5c:	4605      	mov	r5, r0
 800bc5e:	b084      	sub	sp, #16
 800bc60:	4614      	mov	r4, r2
 800bc62:	b131      	cbz	r1, 800bc72 <_rcl_timer_time_jump+0x1a>
 800bc64:	7803      	ldrb	r3, [r0, #0]
 800bc66:	3b02      	subs	r3, #2
 800bc68:	2b01      	cmp	r3, #1
 800bc6a:	d93f      	bls.n	800bcec <_rcl_timer_time_jump+0x94>
 800bc6c:	b004      	add	sp, #16
 800bc6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bc72:	6813      	ldr	r3, [r2, #0]
 800bc74:	a902      	add	r1, sp, #8
 800bc76:	6818      	ldr	r0, [r3, #0]
 800bc78:	f008 fd2a 	bl	80146d0 <rcl_clock_get_now>
 800bc7c:	2800      	cmp	r0, #0
 800bc7e:	d1f5      	bne.n	800bc6c <_rcl_timer_time_jump+0x14>
 800bc80:	6820      	ldr	r0, [r4, #0]
 800bc82:	2105      	movs	r1, #5
 800bc84:	3020      	adds	r0, #32
 800bc86:	f001 fa55 	bl	800d134 <__atomic_load_8>
 800bc8a:	6823      	ldr	r3, [r4, #0]
 800bc8c:	4681      	mov	r9, r0
 800bc8e:	4688      	mov	r8, r1
 800bc90:	f103 0028 	add.w	r0, r3, #40	@ 0x28
 800bc94:	2105      	movs	r1, #5
 800bc96:	f001 fa4d 	bl	800d134 <__atomic_load_8>
 800bc9a:	4607      	mov	r7, r0
 800bc9c:	6820      	ldr	r0, [r4, #0]
 800bc9e:	460e      	mov	r6, r1
 800bca0:	3018      	adds	r0, #24
 800bca2:	2105      	movs	r1, #5
 800bca4:	f001 fa46 	bl	800d134 <__atomic_load_8>
 800bca8:	782b      	ldrb	r3, [r5, #0]
 800bcaa:	9a02      	ldr	r2, [sp, #8]
 800bcac:	3b02      	subs	r3, #2
 800bcae:	2b01      	cmp	r3, #1
 800bcb0:	460d      	mov	r5, r1
 800bcb2:	9b03      	ldr	r3, [sp, #12]
 800bcb4:	4682      	mov	sl, r0
 800bcb6:	d937      	bls.n	800bd28 <_rcl_timer_time_jump+0xd0>
 800bcb8:	42ba      	cmp	r2, r7
 800bcba:	eb73 0106 	sbcs.w	r1, r3, r6
 800bcbe:	da5f      	bge.n	800bd80 <_rcl_timer_time_jump+0x128>
 800bcc0:	454a      	cmp	r2, r9
 800bcc2:	eb73 0108 	sbcs.w	r1, r3, r8
 800bcc6:	dad1      	bge.n	800bc6c <_rcl_timer_time_jump+0x14>
 800bcc8:	6820      	ldr	r0, [r4, #0]
 800bcca:	eb1a 0202 	adds.w	r2, sl, r2
 800bcce:	eb43 0305 	adc.w	r3, r3, r5
 800bcd2:	2505      	movs	r5, #5
 800bcd4:	3028      	adds	r0, #40	@ 0x28
 800bcd6:	9500      	str	r5, [sp, #0]
 800bcd8:	f001 fa62 	bl	800d1a0 <__atomic_store_8>
 800bcdc:	6820      	ldr	r0, [r4, #0]
 800bcde:	9500      	str	r5, [sp, #0]
 800bce0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800bce4:	3020      	adds	r0, #32
 800bce6:	f001 fa5b 	bl	800d1a0 <__atomic_store_8>
 800bcea:	e7bf      	b.n	800bc6c <_rcl_timer_time_jump+0x14>
 800bcec:	6813      	ldr	r3, [r2, #0]
 800bcee:	a902      	add	r1, sp, #8
 800bcf0:	6818      	ldr	r0, [r3, #0]
 800bcf2:	f008 fced 	bl	80146d0 <rcl_clock_get_now>
 800bcf6:	2800      	cmp	r0, #0
 800bcf8:	d1b8      	bne.n	800bc6c <_rcl_timer_time_jump+0x14>
 800bcfa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800bcfe:	4313      	orrs	r3, r2
 800bd00:	d0b4      	beq.n	800bc6c <_rcl_timer_time_jump+0x14>
 800bd02:	6820      	ldr	r0, [r4, #0]
 800bd04:	2105      	movs	r1, #5
 800bd06:	3028      	adds	r0, #40	@ 0x28
 800bd08:	f001 fa14 	bl	800d134 <__atomic_load_8>
 800bd0c:	9d02      	ldr	r5, [sp, #8]
 800bd0e:	9b03      	ldr	r3, [sp, #12]
 800bd10:	4602      	mov	r2, r0
 800bd12:	6820      	ldr	r0, [r4, #0]
 800bd14:	1b52      	subs	r2, r2, r5
 800bd16:	f04f 0405 	mov.w	r4, #5
 800bd1a:	9400      	str	r4, [sp, #0]
 800bd1c:	eb61 0303 	sbc.w	r3, r1, r3
 800bd20:	3030      	adds	r0, #48	@ 0x30
 800bd22:	f001 fa3d 	bl	800d1a0 <__atomic_store_8>
 800bd26:	e7a1      	b.n	800bc6c <_rcl_timer_time_jump+0x14>
 800bd28:	4313      	orrs	r3, r2
 800bd2a:	d09f      	beq.n	800bc6c <_rcl_timer_time_jump+0x14>
 800bd2c:	6820      	ldr	r0, [r4, #0]
 800bd2e:	f04f 0805 	mov.w	r8, #5
 800bd32:	2300      	movs	r3, #0
 800bd34:	f8cd 8000 	str.w	r8, [sp]
 800bd38:	3030      	adds	r0, #48	@ 0x30
 800bd3a:	2200      	movs	r2, #0
 800bd3c:	f001 fa66 	bl	800d20c <__atomic_exchange_8>
 800bd40:	ea51 0300 	orrs.w	r3, r1, r0
 800bd44:	4606      	mov	r6, r0
 800bd46:	460f      	mov	r7, r1
 800bd48:	d090      	beq.n	800bc6c <_rcl_timer_time_jump+0x14>
 800bd4a:	9a02      	ldr	r2, [sp, #8]
 800bd4c:	9b03      	ldr	r3, [sp, #12]
 800bd4e:	f8cd 8000 	str.w	r8, [sp]
 800bd52:	1a12      	subs	r2, r2, r0
 800bd54:	6820      	ldr	r0, [r4, #0]
 800bd56:	eb63 0301 	sbc.w	r3, r3, r1
 800bd5a:	eb12 020a 	adds.w	r2, r2, sl
 800bd5e:	eb43 0305 	adc.w	r3, r3, r5
 800bd62:	3028      	adds	r0, #40	@ 0x28
 800bd64:	f001 fa1c 	bl	800d1a0 <__atomic_store_8>
 800bd68:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800bd6c:	f8cd 8000 	str.w	r8, [sp]
 800bd70:	6820      	ldr	r0, [r4, #0]
 800bd72:	1b92      	subs	r2, r2, r6
 800bd74:	eb63 0307 	sbc.w	r3, r3, r7
 800bd78:	3020      	adds	r0, #32
 800bd7a:	f001 fa11 	bl	800d1a0 <__atomic_store_8>
 800bd7e:	e775      	b.n	800bc6c <_rcl_timer_time_jump+0x14>
 800bd80:	6820      	ldr	r0, [r4, #0]
 800bd82:	3008      	adds	r0, #8
 800bd84:	f008 f98e 	bl	80140a4 <rcl_trigger_guard_condition>
 800bd88:	e770      	b.n	800bc6c <_rcl_timer_time_jump+0x14>
 800bd8a:	bf00      	nop

0800bd8c <rcl_get_zero_initialized_timer>:
 800bd8c:	4b01      	ldr	r3, [pc, #4]	@ (800bd94 <rcl_get_zero_initialized_timer+0x8>)
 800bd8e:	6818      	ldr	r0, [r3, #0]
 800bd90:	4770      	bx	lr
 800bd92:	bf00      	nop
 800bd94:	08019ff8 	.word	0x08019ff8

0800bd98 <rcl_timer_init>:
 800bd98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bd9c:	b0aa      	sub	sp, #168	@ 0xa8
 800bd9e:	4604      	mov	r4, r0
 800bda0:	a835      	add	r0, sp, #212	@ 0xd4
 800bda2:	e9dd 8732 	ldrd	r8, r7, [sp, #200]	@ 0xc8
 800bda6:	460d      	mov	r5, r1
 800bda8:	4692      	mov	sl, r2
 800bdaa:	f001 f9b5 	bl	800d118 <rcutils_allocator_is_valid>
 800bdae:	2800      	cmp	r0, #0
 800bdb0:	d064      	beq.n	800be7c <rcl_timer_init+0xe4>
 800bdb2:	2c00      	cmp	r4, #0
 800bdb4:	d062      	beq.n	800be7c <rcl_timer_init+0xe4>
 800bdb6:	2d00      	cmp	r5, #0
 800bdb8:	d060      	beq.n	800be7c <rcl_timer_init+0xe4>
 800bdba:	2f00      	cmp	r7, #0
 800bdbc:	db5e      	blt.n	800be7c <rcl_timer_init+0xe4>
 800bdbe:	6823      	ldr	r3, [r4, #0]
 800bdc0:	b123      	cbz	r3, 800bdcc <rcl_timer_init+0x34>
 800bdc2:	2664      	movs	r6, #100	@ 0x64
 800bdc4:	4630      	mov	r0, r6
 800bdc6:	b02a      	add	sp, #168	@ 0xa8
 800bdc8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bdcc:	a908      	add	r1, sp, #32
 800bdce:	4628      	mov	r0, r5
 800bdd0:	f008 fc7e 	bl	80146d0 <rcl_clock_get_now>
 800bdd4:	4606      	mov	r6, r0
 800bdd6:	2800      	cmp	r0, #0
 800bdd8:	d1f4      	bne.n	800bdc4 <rcl_timer_init+0x2c>
 800bdda:	ae06      	add	r6, sp, #24
 800bddc:	4630      	mov	r0, r6
 800bdde:	e9cd 5a16 	strd	r5, sl, [sp, #88]	@ 0x58
 800bde2:	f008 f867 	bl	8013eb4 <rcl_get_zero_initialized_guard_condition>
 800bde6:	e896 0003 	ldmia.w	r6, {r0, r1}
 800bdea:	f10d 0960 	add.w	r9, sp, #96	@ 0x60
 800bdee:	ae0b      	add	r6, sp, #44	@ 0x2c
 800bdf0:	e889 0003 	stmia.w	r9, {r0, r1}
 800bdf4:	4630      	mov	r0, r6
 800bdf6:	f008 f939 	bl	801406c <rcl_guard_condition_get_default_options>
 800bdfa:	ab0d      	add	r3, sp, #52	@ 0x34
 800bdfc:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800be00:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 800be04:	4651      	mov	r1, sl
 800be06:	e896 000c 	ldmia.w	r6, {r2, r3}
 800be0a:	4648      	mov	r0, r9
 800be0c:	f008 f85c 	bl	8013ec8 <rcl_guard_condition_init>
 800be10:	4606      	mov	r6, r0
 800be12:	2800      	cmp	r0, #0
 800be14:	d1d6      	bne.n	800bdc4 <rcl_timer_init+0x2c>
 800be16:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800be18:	781b      	ldrb	r3, [r3, #0]
 800be1a:	2b01      	cmp	r3, #1
 800be1c:	d033      	beq.n	800be86 <rcl_timer_init+0xee>
 800be1e:	9934      	ldr	r1, [sp, #208]	@ 0xd0
 800be20:	911a      	str	r1, [sp, #104]	@ 0x68
 800be22:	4642      	mov	r2, r8
 800be24:	463b      	mov	r3, r7
 800be26:	e9cd 231c 	strd	r2, r3, [sp, #112]	@ 0x70
 800be2a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800be2e:	ed9f 7b2c 	vldr	d7, [pc, #176]	@ 800bee0 <rcl_timer_init+0x148>
 800be32:	eb12 0008 	adds.w	r0, r2, r8
 800be36:	eb47 0103 	adc.w	r1, r7, r3
 800be3a:	f10d 0ed4 	add.w	lr, sp, #212	@ 0xd4
 800be3e:	ed8d 7b22 	vstr	d7, [sp, #136]	@ 0x88
 800be42:	e9cd 231e 	strd	r2, r3, [sp, #120]	@ 0x78
 800be46:	e9cd 0120 	strd	r0, r1, [sp, #128]	@ 0x80
 800be4a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800be4e:	f10d 0c94 	add.w	ip, sp, #148	@ 0x94
 800be52:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800be56:	f8de 3000 	ldr.w	r3, [lr]
 800be5a:	f8cc 3000 	str.w	r3, [ip]
 800be5e:	f04f 0a00 	mov.w	sl, #0
 800be62:	4619      	mov	r1, r3
 800be64:	f88d a090 	strb.w	sl, [sp, #144]	@ 0x90
 800be68:	9b35      	ldr	r3, [sp, #212]	@ 0xd4
 800be6a:	2050      	movs	r0, #80	@ 0x50
 800be6c:	4798      	blx	r3
 800be6e:	6020      	str	r0, [r4, #0]
 800be70:	b358      	cbz	r0, 800beca <rcl_timer_init+0x132>
 800be72:	2250      	movs	r2, #80	@ 0x50
 800be74:	a916      	add	r1, sp, #88	@ 0x58
 800be76:	f00c fe58 	bl	8018b2a <memcpy>
 800be7a:	e7a3      	b.n	800bdc4 <rcl_timer_init+0x2c>
 800be7c:	260b      	movs	r6, #11
 800be7e:	4630      	mov	r0, r6
 800be80:	b02a      	add	sp, #168	@ 0xa8
 800be82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800be86:	2001      	movs	r0, #1
 800be88:	2100      	movs	r1, #0
 800be8a:	e9cd 0112 	strd	r0, r1, [sp, #72]	@ 0x48
 800be8e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800be92:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800be96:	e9cd 0114 	strd	r0, r1, [sp, #80]	@ 0x50
 800be9a:	4a13      	ldr	r2, [pc, #76]	@ (800bee8 <rcl_timer_init+0x150>)
 800be9c:	f88d 3040 	strb.w	r3, [sp, #64]	@ 0x40
 800bea0:	9405      	str	r4, [sp, #20]
 800bea2:	9204      	str	r2, [sp, #16]
 800bea4:	ab12      	add	r3, sp, #72	@ 0x48
 800bea6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800bea8:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800beac:	f10d 0c40 	add.w	ip, sp, #64	@ 0x40
 800beb0:	e89c 000c 	ldmia.w	ip, {r2, r3}
 800beb4:	4628      	mov	r0, r5
 800beb6:	f008 fc17 	bl	80146e8 <rcl_clock_add_jump_callback>
 800beba:	4682      	mov	sl, r0
 800bebc:	2800      	cmp	r0, #0
 800bebe:	d0ae      	beq.n	800be1e <rcl_timer_init+0x86>
 800bec0:	4648      	mov	r0, r9
 800bec2:	f008 f8ad 	bl	8014020 <rcl_guard_condition_fini>
 800bec6:	4656      	mov	r6, sl
 800bec8:	e77c      	b.n	800bdc4 <rcl_timer_init+0x2c>
 800beca:	4648      	mov	r0, r9
 800becc:	f008 f8a8 	bl	8014020 <rcl_guard_condition_fini>
 800bed0:	4905      	ldr	r1, [pc, #20]	@ (800bee8 <rcl_timer_init+0x150>)
 800bed2:	4622      	mov	r2, r4
 800bed4:	4628      	mov	r0, r5
 800bed6:	f008 fc69 	bl	80147ac <rcl_clock_remove_jump_callback>
 800beda:	260a      	movs	r6, #10
 800bedc:	e772      	b.n	800bdc4 <rcl_timer_init+0x2c>
 800bede:	bf00      	nop
	...
 800bee8:	0800bc59 	.word	0x0800bc59

0800beec <rcl_timer_fini>:
 800beec:	b310      	cbz	r0, 800bf34 <rcl_timer_fini+0x48>
 800beee:	6803      	ldr	r3, [r0, #0]
 800bef0:	b570      	push	{r4, r5, r6, lr}
 800bef2:	4604      	mov	r4, r0
 800bef4:	b1b3      	cbz	r3, 800bf24 <rcl_timer_fini+0x38>
 800bef6:	f3bf 8f5b 	dmb	ish
 800befa:	2201      	movs	r2, #1
 800befc:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
 800bf00:	f3bf 8f5b 	dmb	ish
 800bf04:	6803      	ldr	r3, [r0, #0]
 800bf06:	6818      	ldr	r0, [r3, #0]
 800bf08:	6c1d      	ldr	r5, [r3, #64]	@ 0x40
 800bf0a:	7802      	ldrb	r2, [r0, #0]
 800bf0c:	6cde      	ldr	r6, [r3, #76]	@ 0x4c
 800bf0e:	2a01      	cmp	r2, #1
 800bf10:	d00a      	beq.n	800bf28 <rcl_timer_fini+0x3c>
 800bf12:	f103 0008 	add.w	r0, r3, #8
 800bf16:	f008 f883 	bl	8014020 <rcl_guard_condition_fini>
 800bf1a:	6820      	ldr	r0, [r4, #0]
 800bf1c:	4631      	mov	r1, r6
 800bf1e:	47a8      	blx	r5
 800bf20:	2300      	movs	r3, #0
 800bf22:	6023      	str	r3, [r4, #0]
 800bf24:	2000      	movs	r0, #0
 800bf26:	bd70      	pop	{r4, r5, r6, pc}
 800bf28:	4903      	ldr	r1, [pc, #12]	@ (800bf38 <rcl_timer_fini+0x4c>)
 800bf2a:	4622      	mov	r2, r4
 800bf2c:	f008 fc3e 	bl	80147ac <rcl_clock_remove_jump_callback>
 800bf30:	6823      	ldr	r3, [r4, #0]
 800bf32:	e7ee      	b.n	800bf12 <rcl_timer_fini+0x26>
 800bf34:	2000      	movs	r0, #0
 800bf36:	4770      	bx	lr
 800bf38:	0800bc59 	.word	0x0800bc59

0800bf3c <rcl_timer_call>:
 800bf3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf40:	b087      	sub	sp, #28
 800bf42:	2800      	cmp	r0, #0
 800bf44:	d06d      	beq.n	800c022 <rcl_timer_call+0xe6>
 800bf46:	6803      	ldr	r3, [r0, #0]
 800bf48:	4604      	mov	r4, r0
 800bf4a:	2b00      	cmp	r3, #0
 800bf4c:	d063      	beq.n	800c016 <rcl_timer_call+0xda>
 800bf4e:	f3bf 8f5b 	dmb	ish
 800bf52:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800bf56:	f3bf 8f5b 	dmb	ish
 800bf5a:	2b00      	cmp	r3, #0
 800bf5c:	d150      	bne.n	800c000 <rcl_timer_call+0xc4>
 800bf5e:	6803      	ldr	r3, [r0, #0]
 800bf60:	a904      	add	r1, sp, #16
 800bf62:	6818      	ldr	r0, [r3, #0]
 800bf64:	f008 fbb4 	bl	80146d0 <rcl_clock_get_now>
 800bf68:	4605      	mov	r5, r0
 800bf6a:	2800      	cmp	r0, #0
 800bf6c:	d14a      	bne.n	800c004 <rcl_timer_call+0xc8>
 800bf6e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bf72:	2b00      	cmp	r3, #0
 800bf74:	db4a      	blt.n	800c00c <rcl_timer_call+0xd0>
 800bf76:	6820      	ldr	r0, [r4, #0]
 800bf78:	f04f 0a05 	mov.w	sl, #5
 800bf7c:	f8cd a000 	str.w	sl, [sp]
 800bf80:	3020      	adds	r0, #32
 800bf82:	f001 f943 	bl	800d20c <__atomic_exchange_8>
 800bf86:	6823      	ldr	r3, [r4, #0]
 800bf88:	f3bf 8f5b 	dmb	ish
 800bf8c:	4680      	mov	r8, r0
 800bf8e:	f8d3 b010 	ldr.w	fp, [r3, #16]
 800bf92:	f3bf 8f5b 	dmb	ish
 800bf96:	6820      	ldr	r0, [r4, #0]
 800bf98:	4689      	mov	r9, r1
 800bf9a:	3028      	adds	r0, #40	@ 0x28
 800bf9c:	4651      	mov	r1, sl
 800bf9e:	f001 f8c9 	bl	800d134 <__atomic_load_8>
 800bfa2:	4606      	mov	r6, r0
 800bfa4:	6820      	ldr	r0, [r4, #0]
 800bfa6:	460f      	mov	r7, r1
 800bfa8:	3018      	adds	r0, #24
 800bfaa:	4651      	mov	r1, sl
 800bfac:	f001 f8c2 	bl	800d134 <__atomic_load_8>
 800bfb0:	1836      	adds	r6, r6, r0
 800bfb2:	4602      	mov	r2, r0
 800bfb4:	4682      	mov	sl, r0
 800bfb6:	e9dd 0c04 	ldrd	r0, ip, [sp, #16]
 800bfba:	eb47 0701 	adc.w	r7, r7, r1
 800bfbe:	4286      	cmp	r6, r0
 800bfc0:	460b      	mov	r3, r1
 800bfc2:	eb77 010c 	sbcs.w	r1, r7, ip
 800bfc6:	da04      	bge.n	800bfd2 <rcl_timer_call+0x96>
 800bfc8:	ea53 0102 	orrs.w	r1, r3, r2
 800bfcc:	d12e      	bne.n	800c02c <rcl_timer_call+0xf0>
 800bfce:	4606      	mov	r6, r0
 800bfd0:	4667      	mov	r7, ip
 800bfd2:	6820      	ldr	r0, [r4, #0]
 800bfd4:	2105      	movs	r1, #5
 800bfd6:	4632      	mov	r2, r6
 800bfd8:	463b      	mov	r3, r7
 800bfda:	3028      	adds	r0, #40	@ 0x28
 800bfdc:	9100      	str	r1, [sp, #0]
 800bfde:	f001 f8df 	bl	800d1a0 <__atomic_store_8>
 800bfe2:	f1bb 0f00 	cmp.w	fp, #0
 800bfe6:	d00d      	beq.n	800c004 <rcl_timer_call+0xc8>
 800bfe8:	9a04      	ldr	r2, [sp, #16]
 800bfea:	9b05      	ldr	r3, [sp, #20]
 800bfec:	ebb2 0208 	subs.w	r2, r2, r8
 800bff0:	4620      	mov	r0, r4
 800bff2:	eb63 0309 	sbc.w	r3, r3, r9
 800bff6:	47d8      	blx	fp
 800bff8:	4628      	mov	r0, r5
 800bffa:	b007      	add	sp, #28
 800bffc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c000:	f240 3521 	movw	r5, #801	@ 0x321
 800c004:	4628      	mov	r0, r5
 800c006:	b007      	add	sp, #28
 800c008:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c00c:	2501      	movs	r5, #1
 800c00e:	4628      	mov	r0, r5
 800c010:	b007      	add	sp, #28
 800c012:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c016:	f44f 7548 	mov.w	r5, #800	@ 0x320
 800c01a:	4628      	mov	r0, r5
 800c01c:	b007      	add	sp, #28
 800c01e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c022:	250b      	movs	r5, #11
 800c024:	4628      	mov	r0, r5
 800c026:	b007      	add	sp, #28
 800c028:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c02c:	1b80      	subs	r0, r0, r6
 800c02e:	eb6c 0107 	sbc.w	r1, ip, r7
 800c032:	3801      	subs	r0, #1
 800c034:	f161 0100 	sbc.w	r1, r1, #0
 800c038:	e9cd 3202 	strd	r3, r2, [sp, #8]
 800c03c:	f7f4 fd6e 	bl	8000b1c <__aeabi_ldivmod>
 800c040:	9b02      	ldr	r3, [sp, #8]
 800c042:	3001      	adds	r0, #1
 800c044:	f141 0100 	adc.w	r1, r1, #0
 800c048:	fb00 f303 	mul.w	r3, r0, r3
 800c04c:	fb01 330a 	mla	r3, r1, sl, r3
 800c050:	fba0 0a0a 	umull	r0, sl, r0, sl
 800c054:	1986      	adds	r6, r0, r6
 800c056:	4453      	add	r3, sl
 800c058:	eb43 0707 	adc.w	r7, r3, r7
 800c05c:	e7b9      	b.n	800bfd2 <rcl_timer_call+0x96>
 800c05e:	bf00      	nop

0800c060 <rcl_timer_is_ready>:
 800c060:	b570      	push	{r4, r5, r6, lr}
 800c062:	b082      	sub	sp, #8
 800c064:	b378      	cbz	r0, 800c0c6 <rcl_timer_is_ready+0x66>
 800c066:	6803      	ldr	r3, [r0, #0]
 800c068:	4604      	mov	r4, r0
 800c06a:	b383      	cbz	r3, 800c0ce <rcl_timer_is_ready+0x6e>
 800c06c:	460d      	mov	r5, r1
 800c06e:	b351      	cbz	r1, 800c0c6 <rcl_timer_is_ready+0x66>
 800c070:	f3bf 8f5b 	dmb	ish
 800c074:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800c078:	f3bf 8f5b 	dmb	ish
 800c07c:	b953      	cbnz	r3, 800c094 <rcl_timer_is_ready+0x34>
 800c07e:	6803      	ldr	r3, [r0, #0]
 800c080:	4669      	mov	r1, sp
 800c082:	6818      	ldr	r0, [r3, #0]
 800c084:	f008 fb24 	bl	80146d0 <rcl_clock_get_now>
 800c088:	4606      	mov	r6, r0
 800c08a:	b140      	cbz	r0, 800c09e <rcl_timer_is_ready+0x3e>
 800c08c:	f240 3321 	movw	r3, #801	@ 0x321
 800c090:	4298      	cmp	r0, r3
 800c092:	d101      	bne.n	800c098 <rcl_timer_is_ready+0x38>
 800c094:	2600      	movs	r6, #0
 800c096:	702e      	strb	r6, [r5, #0]
 800c098:	4630      	mov	r0, r6
 800c09a:	b002      	add	sp, #8
 800c09c:	bd70      	pop	{r4, r5, r6, pc}
 800c09e:	6820      	ldr	r0, [r4, #0]
 800c0a0:	2105      	movs	r1, #5
 800c0a2:	3028      	adds	r0, #40	@ 0x28
 800c0a4:	f001 f846 	bl	800d134 <__atomic_load_8>
 800c0a8:	9b00      	ldr	r3, [sp, #0]
 800c0aa:	1ac0      	subs	r0, r0, r3
 800c0ac:	9b01      	ldr	r3, [sp, #4]
 800c0ae:	eb61 0103 	sbc.w	r1, r1, r3
 800c0b2:	2801      	cmp	r0, #1
 800c0b4:	f171 0300 	sbcs.w	r3, r1, #0
 800c0b8:	bfb4      	ite	lt
 800c0ba:	2301      	movlt	r3, #1
 800c0bc:	2300      	movge	r3, #0
 800c0be:	4630      	mov	r0, r6
 800c0c0:	702b      	strb	r3, [r5, #0]
 800c0c2:	b002      	add	sp, #8
 800c0c4:	bd70      	pop	{r4, r5, r6, pc}
 800c0c6:	260b      	movs	r6, #11
 800c0c8:	4630      	mov	r0, r6
 800c0ca:	b002      	add	sp, #8
 800c0cc:	bd70      	pop	{r4, r5, r6, pc}
 800c0ce:	f44f 7648 	mov.w	r6, #800	@ 0x320
 800c0d2:	e7e1      	b.n	800c098 <rcl_timer_is_ready+0x38>

0800c0d4 <rcl_timer_get_time_until_next_call>:
 800c0d4:	b570      	push	{r4, r5, r6, lr}
 800c0d6:	b082      	sub	sp, #8
 800c0d8:	b330      	cbz	r0, 800c128 <rcl_timer_get_time_until_next_call+0x54>
 800c0da:	6803      	ldr	r3, [r0, #0]
 800c0dc:	4604      	mov	r4, r0
 800c0de:	b33b      	cbz	r3, 800c130 <rcl_timer_get_time_until_next_call+0x5c>
 800c0e0:	460d      	mov	r5, r1
 800c0e2:	b309      	cbz	r1, 800c128 <rcl_timer_get_time_until_next_call+0x54>
 800c0e4:	f3bf 8f5b 	dmb	ish
 800c0e8:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800c0ec:	f3bf 8f5b 	dmb	ish
 800c0f0:	b9ab      	cbnz	r3, 800c11e <rcl_timer_get_time_until_next_call+0x4a>
 800c0f2:	6803      	ldr	r3, [r0, #0]
 800c0f4:	4669      	mov	r1, sp
 800c0f6:	6818      	ldr	r0, [r3, #0]
 800c0f8:	f008 faea 	bl	80146d0 <rcl_clock_get_now>
 800c0fc:	4606      	mov	r6, r0
 800c0fe:	b958      	cbnz	r0, 800c118 <rcl_timer_get_time_until_next_call+0x44>
 800c100:	6820      	ldr	r0, [r4, #0]
 800c102:	2105      	movs	r1, #5
 800c104:	3028      	adds	r0, #40	@ 0x28
 800c106:	f001 f815 	bl	800d134 <__atomic_load_8>
 800c10a:	9b00      	ldr	r3, [sp, #0]
 800c10c:	1ac0      	subs	r0, r0, r3
 800c10e:	9b01      	ldr	r3, [sp, #4]
 800c110:	6028      	str	r0, [r5, #0]
 800c112:	eb61 0103 	sbc.w	r1, r1, r3
 800c116:	6069      	str	r1, [r5, #4]
 800c118:	4630      	mov	r0, r6
 800c11a:	b002      	add	sp, #8
 800c11c:	bd70      	pop	{r4, r5, r6, pc}
 800c11e:	f240 3621 	movw	r6, #801	@ 0x321
 800c122:	4630      	mov	r0, r6
 800c124:	b002      	add	sp, #8
 800c126:	bd70      	pop	{r4, r5, r6, pc}
 800c128:	260b      	movs	r6, #11
 800c12a:	4630      	mov	r0, r6
 800c12c:	b002      	add	sp, #8
 800c12e:	bd70      	pop	{r4, r5, r6, pc}
 800c130:	f44f 7648 	mov.w	r6, #800	@ 0x320
 800c134:	e7f0      	b.n	800c118 <rcl_timer_get_time_until_next_call+0x44>
 800c136:	bf00      	nop

0800c138 <rcl_timer_get_guard_condition>:
 800c138:	b130      	cbz	r0, 800c148 <rcl_timer_get_guard_condition+0x10>
 800c13a:	6800      	ldr	r0, [r0, #0]
 800c13c:	b120      	cbz	r0, 800c148 <rcl_timer_get_guard_condition+0x10>
 800c13e:	68c3      	ldr	r3, [r0, #12]
 800c140:	b10b      	cbz	r3, 800c146 <rcl_timer_get_guard_condition+0xe>
 800c142:	3008      	adds	r0, #8
 800c144:	4770      	bx	lr
 800c146:	4618      	mov	r0, r3
 800c148:	4770      	bx	lr
 800c14a:	bf00      	nop

0800c14c <_rclc_check_for_new_data>:
 800c14c:	2800      	cmp	r0, #0
 800c14e:	d046      	beq.n	800c1de <_rclc_check_for_new_data+0x92>
 800c150:	b510      	push	{r4, lr}
 800c152:	7802      	ldrb	r2, [r0, #0]
 800c154:	b084      	sub	sp, #16
 800c156:	4603      	mov	r3, r0
 800c158:	2a0a      	cmp	r2, #10
 800c15a:	d842      	bhi.n	800c1e2 <_rclc_check_for_new_data+0x96>
 800c15c:	e8df f002 	tbb	[pc, r2]
 800c160:	14181212 	.word	0x14181212
 800c164:	06060614 	.word	0x06060614
 800c168:	2e1a      	.short	0x2e1a
 800c16a:	16          	.byte	0x16
 800c16b:	00          	.byte	0x00
 800c16c:	6a0a      	ldr	r2, [r1, #32]
 800c16e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800c170:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 800c174:	2000      	movs	r0, #0
 800c176:	1a12      	subs	r2, r2, r0
 800c178:	bf18      	it	ne
 800c17a:	2201      	movne	r2, #1
 800c17c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
 800c180:	b004      	add	sp, #16
 800c182:	bd10      	pop	{r4, pc}
 800c184:	680a      	ldr	r2, [r1, #0]
 800c186:	e7f2      	b.n	800c16e <_rclc_check_for_new_data+0x22>
 800c188:	698a      	ldr	r2, [r1, #24]
 800c18a:	e7f0      	b.n	800c16e <_rclc_check_for_new_data+0x22>
 800c18c:	688a      	ldr	r2, [r1, #8]
 800c18e:	e7ee      	b.n	800c16e <_rclc_check_for_new_data+0x22>
 800c190:	690a      	ldr	r2, [r1, #16]
 800c192:	e7ec      	b.n	800c16e <_rclc_check_for_new_data+0x22>
 800c194:	685c      	ldr	r4, [r3, #4]
 800c196:	4608      	mov	r0, r1
 800c198:	f104 0244 	add.w	r2, r4, #68	@ 0x44
 800c19c:	f104 0143 	add.w	r1, r4, #67	@ 0x43
 800c1a0:	f104 0342 	add.w	r3, r4, #66	@ 0x42
 800c1a4:	e9cd 2101 	strd	r2, r1, [sp, #4]
 800c1a8:	9300      	str	r3, [sp, #0]
 800c1aa:	f104 0240 	add.w	r2, r4, #64	@ 0x40
 800c1ae:	f104 0341 	add.w	r3, r4, #65	@ 0x41
 800c1b2:	f104 0110 	add.w	r1, r4, #16
 800c1b6:	f009 fac7 	bl	8015748 <rcl_action_client_wait_set_get_entities_ready>
 800c1ba:	e7e1      	b.n	800c180 <_rclc_check_for_new_data+0x34>
 800c1bc:	685c      	ldr	r4, [r3, #4]
 800c1be:	f104 0223 	add.w	r2, r4, #35	@ 0x23
 800c1c2:	f104 0322 	add.w	r3, r4, #34	@ 0x22
 800c1c6:	e9cd 3200 	strd	r3, r2, [sp]
 800c1ca:	4608      	mov	r0, r1
 800c1cc:	f104 0321 	add.w	r3, r4, #33	@ 0x21
 800c1d0:	f104 0220 	add.w	r2, r4, #32
 800c1d4:	f104 0110 	add.w	r1, r4, #16
 800c1d8:	f009 fcce 	bl	8015b78 <rcl_action_server_wait_set_get_entities_ready>
 800c1dc:	e7d0      	b.n	800c180 <_rclc_check_for_new_data+0x34>
 800c1de:	200b      	movs	r0, #11
 800c1e0:	4770      	bx	lr
 800c1e2:	2001      	movs	r0, #1
 800c1e4:	e7cc      	b.n	800c180 <_rclc_check_for_new_data+0x34>
 800c1e6:	bf00      	nop

0800c1e8 <_rclc_take_new_data>:
 800c1e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c1ea:	b09b      	sub	sp, #108	@ 0x6c
 800c1ec:	2800      	cmp	r0, #0
 800c1ee:	f000 8088 	beq.w	800c302 <_rclc_take_new_data+0x11a>
 800c1f2:	7803      	ldrb	r3, [r0, #0]
 800c1f4:	4604      	mov	r4, r0
 800c1f6:	2b0a      	cmp	r3, #10
 800c1f8:	f200 8167 	bhi.w	800c4ca <_rclc_take_new_data+0x2e2>
 800c1fc:	e8df f003 	tbb	[pc, r3]
 800c200:	44152d2d 	.word	0x44152d2d
 800c204:	19191944 	.word	0x19191944
 800c208:	065a      	.short	0x065a
 800c20a:	15          	.byte	0x15
 800c20b:	00          	.byte	0x00
 800c20c:	6840      	ldr	r0, [r0, #4]
 800c20e:	f890 3020 	ldrb.w	r3, [r0, #32]
 800c212:	2b00      	cmp	r3, #0
 800c214:	f040 80b2 	bne.w	800c37c <_rclc_take_new_data+0x194>
 800c218:	f890 3022 	ldrb.w	r3, [r0, #34]	@ 0x22
 800c21c:	2b00      	cmp	r3, #0
 800c21e:	f040 80e4 	bne.w	800c3ea <_rclc_take_new_data+0x202>
 800c222:	f890 3021 	ldrb.w	r3, [r0, #33]	@ 0x21
 800c226:	2b00      	cmp	r3, #0
 800c228:	d16f      	bne.n	800c30a <_rclc_take_new_data+0x122>
 800c22a:	2500      	movs	r5, #0
 800c22c:	4628      	mov	r0, r5
 800c22e:	b01b      	add	sp, #108	@ 0x6c
 800c230:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c232:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 800c234:	6a0b      	ldr	r3, [r1, #32]
 800c236:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c23a:	2b00      	cmp	r3, #0
 800c23c:	d0f5      	beq.n	800c22a <_rclc_take_new_data+0x42>
 800c23e:	e9d0 0201 	ldrd	r0, r2, [r0, #4]
 800c242:	f104 0110 	add.w	r1, r4, #16
 800c246:	f008 f91f 	bl	8014488 <rcl_take_request>
 800c24a:	4605      	mov	r5, r0
 800c24c:	2800      	cmp	r0, #0
 800c24e:	d0ec      	beq.n	800c22a <_rclc_take_new_data+0x42>
 800c250:	f240 2359 	movw	r3, #601	@ 0x259
 800c254:	4298      	cmp	r0, r3
 800c256:	d013      	beq.n	800c280 <_rclc_take_new_data+0x98>
 800c258:	e029      	b.n	800c2ae <_rclc_take_new_data+0xc6>
 800c25a:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 800c25c:	680b      	ldr	r3, [r1, #0]
 800c25e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c262:	2b00      	cmp	r3, #0
 800c264:	d0e1      	beq.n	800c22a <_rclc_take_new_data+0x42>
 800c266:	e9d0 0101 	ldrd	r0, r1, [r0, #4]
 800c26a:	2300      	movs	r3, #0
 800c26c:	aa0a      	add	r2, sp, #40	@ 0x28
 800c26e:	f7ff fc8b 	bl	800bb88 <rcl_take>
 800c272:	4605      	mov	r5, r0
 800c274:	2800      	cmp	r0, #0
 800c276:	d0d9      	beq.n	800c22c <_rclc_take_new_data+0x44>
 800c278:	f240 1391 	movw	r3, #401	@ 0x191
 800c27c:	4298      	cmp	r0, r3
 800c27e:	d116      	bne.n	800c2ae <_rclc_take_new_data+0xc6>
 800c280:	2300      	movs	r3, #0
 800c282:	f884 3039 	strb.w	r3, [r4, #57]	@ 0x39
 800c286:	e7d1      	b.n	800c22c <_rclc_take_new_data+0x44>
 800c288:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 800c28a:	698b      	ldr	r3, [r1, #24]
 800c28c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c290:	2b00      	cmp	r3, #0
 800c292:	d0ca      	beq.n	800c22a <_rclc_take_new_data+0x42>
 800c294:	e9d0 0201 	ldrd	r0, r2, [r0, #4]
 800c298:	f104 0110 	add.w	r1, r4, #16
 800c29c:	f007 fda4 	bl	8013de8 <rcl_take_response>
 800c2a0:	4605      	mov	r5, r0
 800c2a2:	2800      	cmp	r0, #0
 800c2a4:	d0c1      	beq.n	800c22a <_rclc_take_new_data+0x42>
 800c2a6:	f240 13f5 	movw	r3, #501	@ 0x1f5
 800c2aa:	4298      	cmp	r0, r3
 800c2ac:	d0be      	beq.n	800c22c <_rclc_take_new_data+0x44>
 800c2ae:	f001 f813 	bl	800d2d8 <rcutils_reset_error>
 800c2b2:	e7bb      	b.n	800c22c <_rclc_take_new_data+0x44>
 800c2b4:	6840      	ldr	r0, [r0, #4]
 800c2b6:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 800c2ba:	2b00      	cmp	r3, #0
 800c2bc:	d17d      	bne.n	800c3ba <_rclc_take_new_data+0x1d2>
 800c2be:	69c3      	ldr	r3, [r0, #28]
 800c2c0:	b11b      	cbz	r3, 800c2ca <_rclc_take_new_data+0xe2>
 800c2c2:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 800c2c6:	2b00      	cmp	r3, #0
 800c2c8:	d144      	bne.n	800c354 <_rclc_take_new_data+0x16c>
 800c2ca:	f890 3044 	ldrb.w	r3, [r0, #68]	@ 0x44
 800c2ce:	2b00      	cmp	r3, #0
 800c2d0:	f040 80ac 	bne.w	800c42c <_rclc_take_new_data+0x244>
 800c2d4:	f890 3043 	ldrb.w	r3, [r0, #67]	@ 0x43
 800c2d8:	2b00      	cmp	r3, #0
 800c2da:	d0a6      	beq.n	800c22a <_rclc_take_new_data+0x42>
 800c2dc:	6ac2      	ldr	r2, [r0, #44]	@ 0x2c
 800c2de:	a90a      	add	r1, sp, #40	@ 0x28
 800c2e0:	3010      	adds	r0, #16
 800c2e2:	f009 f909 	bl	80154f8 <rcl_action_take_result_response>
 800c2e6:	4605      	mov	r5, r0
 800c2e8:	2800      	cmp	r0, #0
 800c2ea:	d1e0      	bne.n	800c2ae <_rclc_take_new_data+0xc6>
 800c2ec:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c2f0:	6860      	ldr	r0, [r4, #4]
 800c2f2:	f009 fd65 	bl	8015dc0 <rclc_action_find_handle_by_result_request_sequence_number>
 800c2f6:	2800      	cmp	r0, #0
 800c2f8:	d098      	beq.n	800c22c <_rclc_take_new_data+0x44>
 800c2fa:	2301      	movs	r3, #1
 800c2fc:	f880 3023 	strb.w	r3, [r0, #35]	@ 0x23
 800c300:	e794      	b.n	800c22c <_rclc_take_new_data+0x44>
 800c302:	250b      	movs	r5, #11
 800c304:	4628      	mov	r0, r5
 800c306:	b01b      	add	sp, #108	@ 0x6c
 800c308:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c30a:	ae04      	add	r6, sp, #16
 800c30c:	aa0a      	add	r2, sp, #40	@ 0x28
 800c30e:	3010      	adds	r0, #16
 800c310:	4631      	mov	r1, r6
 800c312:	f009 fb65 	bl	80159e0 <rcl_action_take_cancel_request>
 800c316:	4605      	mov	r5, r0
 800c318:	2800      	cmp	r0, #0
 800c31a:	d1c8      	bne.n	800c2ae <_rclc_take_new_data+0xc6>
 800c31c:	6860      	ldr	r0, [r4, #4]
 800c31e:	a90a      	add	r1, sp, #40	@ 0x28
 800c320:	f009 fd0c 	bl	8015d3c <rclc_action_find_goal_handle_by_uuid>
 800c324:	4607      	mov	r7, r0
 800c326:	2800      	cmp	r0, #0
 800c328:	f000 80bb 	beq.w	800c4a2 <_rclc_take_new_data+0x2ba>
 800c32c:	f990 0008 	ldrsb.w	r0, [r0, #8]
 800c330:	2101      	movs	r1, #1
 800c332:	f009 fc8d 	bl	8015c50 <rcl_action_transition_goal_state>
 800c336:	2803      	cmp	r0, #3
 800c338:	4684      	mov	ip, r0
 800c33a:	f040 80a7 	bne.w	800c48c <_rclc_take_new_data+0x2a4>
 800c33e:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800c340:	f107 0458 	add.w	r4, r7, #88	@ 0x58
 800c344:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800c346:	e896 0003 	ldmia.w	r6, {r0, r1}
 800c34a:	e884 0003 	stmia.w	r4, {r0, r1}
 800c34e:	f887 c008 	strb.w	ip, [r7, #8]
 800c352:	e76b      	b.n	800c22c <_rclc_take_new_data+0x44>
 800c354:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 800c356:	3010      	adds	r0, #16
 800c358:	f009 f94e 	bl	80155f8 <rcl_action_take_feedback>
 800c35c:	4605      	mov	r5, r0
 800c35e:	2800      	cmp	r0, #0
 800c360:	d1a5      	bne.n	800c2ae <_rclc_take_new_data+0xc6>
 800c362:	6860      	ldr	r0, [r4, #4]
 800c364:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 800c366:	f009 fce9 	bl	8015d3c <rclc_action_find_goal_handle_by_uuid>
 800c36a:	4603      	mov	r3, r0
 800c36c:	2800      	cmp	r0, #0
 800c36e:	f000 80a3 	beq.w	800c4b8 <_rclc_take_new_data+0x2d0>
 800c372:	2201      	movs	r2, #1
 800c374:	6860      	ldr	r0, [r4, #4]
 800c376:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
 800c37a:	e7a6      	b.n	800c2ca <_rclc_take_new_data+0xe2>
 800c37c:	f009 fcb8 	bl	8015cf0 <rclc_action_take_goal_handle>
 800c380:	4606      	mov	r6, r0
 800c382:	6860      	ldr	r0, [r4, #4]
 800c384:	2e00      	cmp	r6, #0
 800c386:	f43f af47 	beq.w	800c218 <_rclc_take_new_data+0x30>
 800c38a:	6070      	str	r0, [r6, #4]
 800c38c:	69f2      	ldr	r2, [r6, #28]
 800c38e:	f106 0128 	add.w	r1, r6, #40	@ 0x28
 800c392:	3010      	adds	r0, #16
 800c394:	f009 fa6c 	bl	8015870 <rcl_action_take_goal_request>
 800c398:	4605      	mov	r5, r0
 800c39a:	2800      	cmp	r0, #0
 800c39c:	f040 808e 	bne.w	800c4bc <_rclc_take_new_data+0x2d4>
 800c3a0:	69f7      	ldr	r7, [r6, #28]
 800c3a2:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 800c3a4:	7235      	strb	r5, [r6, #8]
 800c3a6:	f8c6 0009 	str.w	r0, [r6, #9]
 800c3aa:	f8c6 100d 	str.w	r1, [r6, #13]
 800c3ae:	6860      	ldr	r0, [r4, #4]
 800c3b0:	f8c6 2011 	str.w	r2, [r6, #17]
 800c3b4:	f8c6 3015 	str.w	r3, [r6, #21]
 800c3b8:	e72e      	b.n	800c218 <_rclc_take_new_data+0x30>
 800c3ba:	aa04      	add	r2, sp, #16
 800c3bc:	a90a      	add	r1, sp, #40	@ 0x28
 800c3be:	3010      	adds	r0, #16
 800c3c0:	f009 f822 	bl	8015408 <rcl_action_take_goal_response>
 800c3c4:	4605      	mov	r5, r0
 800c3c6:	2800      	cmp	r0, #0
 800c3c8:	f47f af71 	bne.w	800c2ae <_rclc_take_new_data+0xc6>
 800c3cc:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c3d0:	6860      	ldr	r0, [r4, #4]
 800c3d2:	f009 fce3 	bl	8015d9c <rclc_action_find_handle_by_goal_request_sequence_number>
 800c3d6:	b130      	cbz	r0, 800c3e6 <_rclc_take_new_data+0x1fe>
 800c3d8:	f89d 3010 	ldrb.w	r3, [sp, #16]
 800c3dc:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
 800c3e0:	2201      	movs	r2, #1
 800c3e2:	f880 2020 	strb.w	r2, [r0, #32]
 800c3e6:	6860      	ldr	r0, [r4, #4]
 800c3e8:	e769      	b.n	800c2be <_rclc_take_new_data+0xd6>
 800c3ea:	aa04      	add	r2, sp, #16
 800c3ec:	3010      	adds	r0, #16
 800c3ee:	a90a      	add	r1, sp, #40	@ 0x28
 800c3f0:	f009 fab6 	bl	8015960 <rcl_action_take_result_request>
 800c3f4:	4605      	mov	r5, r0
 800c3f6:	2800      	cmp	r0, #0
 800c3f8:	f47f af59 	bne.w	800c2ae <_rclc_take_new_data+0xc6>
 800c3fc:	6860      	ldr	r0, [r4, #4]
 800c3fe:	a904      	add	r1, sp, #16
 800c400:	f009 fc9c 	bl	8015d3c <rclc_action_find_goal_handle_by_uuid>
 800c404:	4607      	mov	r7, r0
 800c406:	b160      	cbz	r0, 800c422 <_rclc_take_new_data+0x23a>
 800c408:	ad0a      	add	r5, sp, #40	@ 0x28
 800c40a:	f100 0640 	add.w	r6, r0, #64	@ 0x40
 800c40e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800c410:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800c412:	e895 0003 	ldmia.w	r5, {r0, r1}
 800c416:	f04f 0c02 	mov.w	ip, #2
 800c41a:	e886 0003 	stmia.w	r6, {r0, r1}
 800c41e:	f887 c008 	strb.w	ip, [r7, #8]
 800c422:	6860      	ldr	r0, [r4, #4]
 800c424:	2300      	movs	r3, #0
 800c426:	f880 3022 	strb.w	r3, [r0, #34]	@ 0x22
 800c42a:	e6fa      	b.n	800c222 <_rclc_take_new_data+0x3a>
 800c42c:	f100 0230 	add.w	r2, r0, #48	@ 0x30
 800c430:	a90a      	add	r1, sp, #40	@ 0x28
 800c432:	3010      	adds	r0, #16
 800c434:	f009 f8a0 	bl	8015578 <rcl_action_take_cancel_response>
 800c438:	4605      	mov	r5, r0
 800c43a:	2800      	cmp	r0, #0
 800c43c:	f47f af37 	bne.w	800c2ae <_rclc_take_new_data+0xc6>
 800c440:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c444:	6860      	ldr	r0, [r4, #4]
 800c446:	f009 fccd 	bl	8015de4 <rclc_action_find_handle_by_cancel_request_sequence_number>
 800c44a:	4606      	mov	r6, r0
 800c44c:	6860      	ldr	r0, [r4, #4]
 800c44e:	2e00      	cmp	r6, #0
 800c450:	f43f af40 	beq.w	800c2d4 <_rclc_take_new_data+0xec>
 800c454:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800c456:	2701      	movs	r7, #1
 800c458:	84b7      	strh	r7, [r6, #36]	@ 0x24
 800c45a:	2b00      	cmp	r3, #0
 800c45c:	f43f af3a 	beq.w	800c2d4 <_rclc_take_new_data+0xec>
 800c460:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800c462:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 800c466:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 800c46a:	f009 fc67 	bl	8015d3c <rclc_action_find_goal_handle_by_uuid>
 800c46e:	b138      	cbz	r0, 800c480 <_rclc_take_new_data+0x298>
 800c470:	6860      	ldr	r0, [r4, #4]
 800c472:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800c474:	f886 7025 	strb.w	r7, [r6, #37]	@ 0x25
 800c478:	3501      	adds	r5, #1
 800c47a:	42ab      	cmp	r3, r5
 800c47c:	d8f0      	bhi.n	800c460 <_rclc_take_new_data+0x278>
 800c47e:	e729      	b.n	800c2d4 <_rclc_take_new_data+0xec>
 800c480:	6860      	ldr	r0, [r4, #4]
 800c482:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800c484:	3501      	adds	r5, #1
 800c486:	42ab      	cmp	r3, r5
 800c488:	d8ea      	bhi.n	800c460 <_rclc_take_new_data+0x278>
 800c48a:	e723      	b.n	800c2d4 <_rclc_take_new_data+0xec>
 800c48c:	ab06      	add	r3, sp, #24
 800c48e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800c490:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800c494:	2103      	movs	r1, #3
 800c496:	e896 000c 	ldmia.w	r6, {r2, r3}
 800c49a:	6860      	ldr	r0, [r4, #4]
 800c49c:	f009 fd18 	bl	8015ed0 <rclc_action_server_goal_cancel_reject>
 800c4a0:	e6c4      	b.n	800c22c <_rclc_take_new_data+0x44>
 800c4a2:	ab06      	add	r3, sp, #24
 800c4a4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800c4a6:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800c4aa:	2102      	movs	r1, #2
 800c4ac:	e896 000c 	ldmia.w	r6, {r2, r3}
 800c4b0:	6860      	ldr	r0, [r4, #4]
 800c4b2:	f009 fd0d 	bl	8015ed0 <rclc_action_server_goal_cancel_reject>
 800c4b6:	e6b9      	b.n	800c22c <_rclc_take_new_data+0x44>
 800c4b8:	6860      	ldr	r0, [r4, #4]
 800c4ba:	e706      	b.n	800c2ca <_rclc_take_new_data+0xe2>
 800c4bc:	6860      	ldr	r0, [r4, #4]
 800c4be:	4631      	mov	r1, r6
 800c4c0:	f009 fc26 	bl	8015d10 <rclc_action_remove_used_goal_handle>
 800c4c4:	f000 ff08 	bl	800d2d8 <rcutils_reset_error>
 800c4c8:	e6b0      	b.n	800c22c <_rclc_take_new_data+0x44>
 800c4ca:	2501      	movs	r5, #1
 800c4cc:	e6ae      	b.n	800c22c <_rclc_take_new_data+0x44>
 800c4ce:	bf00      	nop

0800c4d0 <_rclc_execute.part.0>:
 800c4d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c4d2:	7803      	ldrb	r3, [r0, #0]
 800c4d4:	b087      	sub	sp, #28
 800c4d6:	4604      	mov	r4, r0
 800c4d8:	2b0a      	cmp	r3, #10
 800c4da:	f200 8136 	bhi.w	800c74a <_rclc_execute.part.0+0x27a>
 800c4de:	e8df f003 	tbb	[pc, r3]
 800c4e2:	435e      	.short	0x435e
 800c4e4:	06a1664f 	.word	0x06a1664f
 800c4e8:	6c1e0606 	.word	0x6c1e0606
 800c4ec:	59          	.byte	0x59
 800c4ed:	00          	.byte	0x00
 800c4ee:	2b06      	cmp	r3, #6
 800c4f0:	f000 8122 	beq.w	800c738 <_rclc_execute.part.0+0x268>
 800c4f4:	2b07      	cmp	r3, #7
 800c4f6:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800c4f8:	f040 8118 	bne.w	800c72c <_rclc_execute.part.0+0x25c>
 800c4fc:	e9d0 120a 	ldrd	r1, r2, [r0, #40]	@ 0x28
 800c500:	6880      	ldr	r0, [r0, #8]
 800c502:	4798      	blx	r3
 800c504:	f104 0110 	add.w	r1, r4, #16
 800c508:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800c50a:	6860      	ldr	r0, [r4, #4]
 800c50c:	f007 fffc 	bl	8014508 <rcl_send_response>
 800c510:	2800      	cmp	r0, #0
 800c512:	d033      	beq.n	800c57c <_rclc_execute.part.0+0xac>
 800c514:	9005      	str	r0, [sp, #20]
 800c516:	f000 fedf 	bl	800d2d8 <rcutils_reset_error>
 800c51a:	9805      	ldr	r0, [sp, #20]
 800c51c:	e02e      	b.n	800c57c <_rclc_execute.part.0+0xac>
 800c51e:	6840      	ldr	r0, [r0, #4]
 800c520:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 800c524:	2b00      	cmp	r3, #0
 800c526:	f000 8086 	beq.w	800c636 <_rclc_execute.part.0+0x166>
 800c52a:	2600      	movs	r6, #0
 800c52c:	2701      	movs	r7, #1
 800c52e:	e004      	b.n	800c53a <_rclc_execute.part.0+0x6a>
 800c530:	f009 fbb8 	bl	8015ca4 <rclc_action_send_result_request>
 800c534:	b998      	cbnz	r0, 800c55e <_rclc_execute.part.0+0x8e>
 800c536:	722f      	strb	r7, [r5, #8]
 800c538:	6860      	ldr	r0, [r4, #4]
 800c53a:	f009 fc65 	bl	8015e08 <rclc_action_find_first_handle_with_goal_response>
 800c53e:	4605      	mov	r5, r0
 800c540:	2800      	cmp	r0, #0
 800c542:	d077      	beq.n	800c634 <_rclc_execute.part.0+0x164>
 800c544:	6863      	ldr	r3, [r4, #4]
 800c546:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800c548:	699b      	ldr	r3, [r3, #24]
 800c54a:	f895 1021 	ldrb.w	r1, [r5, #33]	@ 0x21
 800c54e:	f885 6020 	strb.w	r6, [r5, #32]
 800c552:	4798      	blx	r3
 800c554:	f895 3021 	ldrb.w	r3, [r5, #33]	@ 0x21
 800c558:	4628      	mov	r0, r5
 800c55a:	2b00      	cmp	r3, #0
 800c55c:	d1e8      	bne.n	800c530 <_rclc_execute.part.0+0x60>
 800c55e:	6860      	ldr	r0, [r4, #4]
 800c560:	4629      	mov	r1, r5
 800c562:	f009 fbd5 	bl	8015d10 <rclc_action_remove_used_goal_handle>
 800c566:	e7e7      	b.n	800c538 <_rclc_execute.part.0+0x68>
 800c568:	f890 5039 	ldrb.w	r5, [r0, #57]	@ 0x39
 800c56c:	e9d0 130b 	ldrd	r1, r3, [r0, #44]	@ 0x2c
 800c570:	2d00      	cmp	r5, #0
 800c572:	f000 80c9 	beq.w	800c708 <_rclc_execute.part.0+0x238>
 800c576:	6880      	ldr	r0, [r0, #8]
 800c578:	4798      	blx	r3
 800c57a:	2000      	movs	r0, #0
 800c57c:	b007      	add	sp, #28
 800c57e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c580:	6840      	ldr	r0, [r0, #4]
 800c582:	f7ff fcdb 	bl	800bf3c <rcl_timer_call>
 800c586:	f240 3321 	movw	r3, #801	@ 0x321
 800c58a:	4298      	cmp	r0, r3
 800c58c:	d004      	beq.n	800c598 <_rclc_execute.part.0+0xc8>
 800c58e:	2800      	cmp	r0, #0
 800c590:	d0f4      	beq.n	800c57c <_rclc_execute.part.0+0xac>
 800c592:	e7bf      	b.n	800c514 <_rclc_execute.part.0+0x44>
 800c594:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800c596:	4798      	blx	r3
 800c598:	2000      	movs	r0, #0
 800c59a:	b007      	add	sp, #28
 800c59c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c59e:	f890 5039 	ldrb.w	r5, [r0, #57]	@ 0x39
 800c5a2:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800c5a4:	b925      	cbnz	r5, 800c5b0 <_rclc_execute.part.0+0xe0>
 800c5a6:	4628      	mov	r0, r5
 800c5a8:	4798      	blx	r3
 800c5aa:	4628      	mov	r0, r5
 800c5ac:	e7e6      	b.n	800c57c <_rclc_execute.part.0+0xac>
 800c5ae:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800c5b0:	68a0      	ldr	r0, [r4, #8]
 800c5b2:	4798      	blx	r3
 800c5b4:	2000      	movs	r0, #0
 800c5b6:	b007      	add	sp, #28
 800c5b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c5ba:	6840      	ldr	r0, [r0, #4]
 800c5bc:	f890 3024 	ldrb.w	r3, [r0, #36]	@ 0x24
 800c5c0:	bb3b      	cbnz	r3, 800c612 <_rclc_execute.part.0+0x142>
 800c5c2:	f890 3020 	ldrb.w	r3, [r0, #32]
 800c5c6:	2b00      	cmp	r3, #0
 800c5c8:	d07b      	beq.n	800c6c2 <_rclc_execute.part.0+0x1f2>
 800c5ca:	f640 0634 	movw	r6, #2100	@ 0x834
 800c5ce:	2701      	movs	r7, #1
 800c5d0:	e007      	b.n	800c5e2 <_rclc_execute.part.0+0x112>
 800c5d2:	4628      	mov	r0, r5
 800c5d4:	f009 fc30 	bl	8015e38 <rclc_action_server_response_goal_request>
 800c5d8:	6860      	ldr	r0, [r4, #4]
 800c5da:	4629      	mov	r1, r5
 800c5dc:	f009 fb98 	bl	8015d10 <rclc_action_remove_used_goal_handle>
 800c5e0:	6860      	ldr	r0, [r4, #4]
 800c5e2:	2100      	movs	r1, #0
 800c5e4:	f009 fbc2 	bl	8015d6c <rclc_action_find_first_handle_by_status>
 800c5e8:	4605      	mov	r5, r0
 800c5ea:	2800      	cmp	r0, #0
 800c5ec:	d066      	beq.n	800c6bc <_rclc_execute.part.0+0x1ec>
 800c5ee:	6863      	ldr	r3, [r4, #4]
 800c5f0:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800c5f2:	699b      	ldr	r3, [r3, #24]
 800c5f4:	4798      	blx	r3
 800c5f6:	42b0      	cmp	r0, r6
 800c5f8:	f04f 0100 	mov.w	r1, #0
 800c5fc:	d1e9      	bne.n	800c5d2 <_rclc_execute.part.0+0x102>
 800c5fe:	2101      	movs	r1, #1
 800c600:	4628      	mov	r0, r5
 800c602:	f009 fc19 	bl	8015e38 <rclc_action_server_response_goal_request>
 800c606:	722f      	strb	r7, [r5, #8]
 800c608:	e7ea      	b.n	800c5e0 <_rclc_execute.part.0+0x110>
 800c60a:	6848      	ldr	r0, [r1, #4]
 800c60c:	f009 fb80 	bl	8015d10 <rclc_action_remove_used_goal_handle>
 800c610:	6860      	ldr	r0, [r4, #4]
 800c612:	f009 fbb7 	bl	8015d84 <rclc_action_find_first_terminated_handle>
 800c616:	4601      	mov	r1, r0
 800c618:	2800      	cmp	r0, #0
 800c61a:	d1f6      	bne.n	800c60a <_rclc_execute.part.0+0x13a>
 800c61c:	6860      	ldr	r0, [r4, #4]
 800c61e:	f880 1024 	strb.w	r1, [r0, #36]	@ 0x24
 800c622:	e7ce      	b.n	800c5c2 <_rclc_execute.part.0+0xf2>
 800c624:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800c626:	6880      	ldr	r0, [r0, #8]
 800c628:	f104 0110 	add.w	r1, r4, #16
 800c62c:	4798      	blx	r3
 800c62e:	2000      	movs	r0, #0
 800c630:	b007      	add	sp, #28
 800c632:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c634:	6860      	ldr	r0, [r4, #4]
 800c636:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 800c63a:	b18b      	cbz	r3, 800c660 <_rclc_execute.part.0+0x190>
 800c63c:	68c5      	ldr	r5, [r0, #12]
 800c63e:	b32d      	cbz	r5, 800c68c <_rclc_execute.part.0+0x1bc>
 800c640:	2600      	movs	r6, #0
 800c642:	f895 3022 	ldrb.w	r3, [r5, #34]	@ 0x22
 800c646:	b143      	cbz	r3, 800c65a <_rclc_execute.part.0+0x18a>
 800c648:	69c3      	ldr	r3, [r0, #28]
 800c64a:	f885 6022 	strb.w	r6, [r5, #34]	@ 0x22
 800c64e:	b123      	cbz	r3, 800c65a <_rclc_execute.part.0+0x18a>
 800c650:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 800c652:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800c654:	4628      	mov	r0, r5
 800c656:	4798      	blx	r3
 800c658:	6860      	ldr	r0, [r4, #4]
 800c65a:	682d      	ldr	r5, [r5, #0]
 800c65c:	2d00      	cmp	r5, #0
 800c65e:	d1f0      	bne.n	800c642 <_rclc_execute.part.0+0x172>
 800c660:	f890 3044 	ldrb.w	r3, [r0, #68]	@ 0x44
 800c664:	b193      	cbz	r3, 800c68c <_rclc_execute.part.0+0x1bc>
 800c666:	68c5      	ldr	r5, [r0, #12]
 800c668:	b185      	cbz	r5, 800c68c <_rclc_execute.part.0+0x1bc>
 800c66a:	2600      	movs	r6, #0
 800c66c:	f895 3024 	ldrb.w	r3, [r5, #36]	@ 0x24
 800c670:	b14b      	cbz	r3, 800c686 <_rclc_execute.part.0+0x1b6>
 800c672:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 800c674:	f885 6024 	strb.w	r6, [r5, #36]	@ 0x24
 800c678:	b12b      	cbz	r3, 800c686 <_rclc_execute.part.0+0x1b6>
 800c67a:	4628      	mov	r0, r5
 800c67c:	f895 1025 	ldrb.w	r1, [r5, #37]	@ 0x25
 800c680:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800c682:	4798      	blx	r3
 800c684:	6860      	ldr	r0, [r4, #4]
 800c686:	682d      	ldr	r5, [r5, #0]
 800c688:	2d00      	cmp	r5, #0
 800c68a:	d1ef      	bne.n	800c66c <_rclc_execute.part.0+0x19c>
 800c68c:	f890 3043 	ldrb.w	r3, [r0, #67]	@ 0x43
 800c690:	2b00      	cmp	r3, #0
 800c692:	d081      	beq.n	800c598 <_rclc_execute.part.0+0xc8>
 800c694:	2700      	movs	r7, #0
 800c696:	e00b      	b.n	800c6b0 <_rclc_execute.part.0+0x1e0>
 800c698:	6863      	ldr	r3, [r4, #4]
 800c69a:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800c69c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800c69e:	6a1e      	ldr	r6, [r3, #32]
 800c6a0:	f885 7023 	strb.w	r7, [r5, #35]	@ 0x23
 800c6a4:	47b0      	blx	r6
 800c6a6:	6860      	ldr	r0, [r4, #4]
 800c6a8:	4629      	mov	r1, r5
 800c6aa:	f009 fb31 	bl	8015d10 <rclc_action_remove_used_goal_handle>
 800c6ae:	6860      	ldr	r0, [r4, #4]
 800c6b0:	f009 fbb6 	bl	8015e20 <rclc_action_find_first_handle_with_result_response>
 800c6b4:	4605      	mov	r5, r0
 800c6b6:	2800      	cmp	r0, #0
 800c6b8:	d1ee      	bne.n	800c698 <_rclc_execute.part.0+0x1c8>
 800c6ba:	e76d      	b.n	800c598 <_rclc_execute.part.0+0xc8>
 800c6bc:	6860      	ldr	r0, [r4, #4]
 800c6be:	f880 5020 	strb.w	r5, [r0, #32]
 800c6c2:	f890 3021 	ldrb.w	r3, [r0, #33]	@ 0x21
 800c6c6:	2b00      	cmp	r3, #0
 800c6c8:	f43f af66 	beq.w	800c598 <_rclc_execute.part.0+0xc8>
 800c6cc:	68c5      	ldr	r5, [r0, #12]
 800c6ce:	b1b5      	cbz	r5, 800c6fe <_rclc_execute.part.0+0x22e>
 800c6d0:	2602      	movs	r6, #2
 800c6d2:	e001      	b.n	800c6d8 <_rclc_execute.part.0+0x208>
 800c6d4:	682d      	ldr	r5, [r5, #0]
 800c6d6:	b195      	cbz	r5, 800c6fe <_rclc_execute.part.0+0x22e>
 800c6d8:	f995 3008 	ldrsb.w	r3, [r5, #8]
 800c6dc:	2b03      	cmp	r3, #3
 800c6de:	d1f9      	bne.n	800c6d4 <_rclc_execute.part.0+0x204>
 800c6e0:	69c3      	ldr	r3, [r0, #28]
 800c6e2:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800c6e4:	4628      	mov	r0, r5
 800c6e6:	4798      	blx	r3
 800c6e8:	4603      	mov	r3, r0
 800c6ea:	f105 0260 	add.w	r2, r5, #96	@ 0x60
 800c6ee:	4628      	mov	r0, r5
 800c6f0:	f885 3025 	strb.w	r3, [r5, #37]	@ 0x25
 800c6f4:	b163      	cbz	r3, 800c710 <_rclc_execute.part.0+0x240>
 800c6f6:	f009 fbbf 	bl	8015e78 <rclc_action_server_goal_cancel_accept>
 800c6fa:	6860      	ldr	r0, [r4, #4]
 800c6fc:	e7ea      	b.n	800c6d4 <_rclc_execute.part.0+0x204>
 800c6fe:	2300      	movs	r3, #0
 800c700:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
 800c704:	4618      	mov	r0, r3
 800c706:	e739      	b.n	800c57c <_rclc_execute.part.0+0xac>
 800c708:	4628      	mov	r0, r5
 800c70a:	4798      	blx	r3
 800c70c:	4628      	mov	r0, r5
 800c70e:	e735      	b.n	800c57c <_rclc_execute.part.0+0xac>
 800c710:	ca0f      	ldmia	r2, {r0, r1, r2, r3}
 800c712:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800c716:	f105 0758 	add.w	r7, r5, #88	@ 0x58
 800c71a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c71e:	6860      	ldr	r0, [r4, #4]
 800c720:	2101      	movs	r1, #1
 800c722:	f009 fbd5 	bl	8015ed0 <rclc_action_server_goal_cancel_reject>
 800c726:	722e      	strb	r6, [r5, #8]
 800c728:	6860      	ldr	r0, [r4, #4]
 800c72a:	e7d3      	b.n	800c6d4 <_rclc_execute.part.0+0x204>
 800c72c:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 800c72e:	6880      	ldr	r0, [r0, #8]
 800c730:	4798      	blx	r3
 800c732:	f104 0110 	add.w	r1, r4, #16
 800c736:	e6e7      	b.n	800c508 <_rclc_execute.part.0+0x38>
 800c738:	f100 0110 	add.w	r1, r0, #16
 800c73c:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800c73e:	6a82      	ldr	r2, [r0, #40]	@ 0x28
 800c740:	6880      	ldr	r0, [r0, #8]
 800c742:	9105      	str	r1, [sp, #20]
 800c744:	4798      	blx	r3
 800c746:	9905      	ldr	r1, [sp, #20]
 800c748:	e6de      	b.n	800c508 <_rclc_execute.part.0+0x38>
 800c74a:	2001      	movs	r0, #1
 800c74c:	e716      	b.n	800c57c <_rclc_execute.part.0+0xac>
 800c74e:	bf00      	nop

0800c750 <rclc_executor_trigger_any>:
 800c750:	2800      	cmp	r0, #0
 800c752:	d03f      	beq.n	800c7d4 <rclc_executor_trigger_any+0x84>
 800c754:	2900      	cmp	r1, #0
 800c756:	d03e      	beq.n	800c7d6 <rclc_executor_trigger_any+0x86>
 800c758:	4603      	mov	r3, r0
 800c75a:	f890 0038 	ldrb.w	r0, [r0, #56]	@ 0x38
 800c75e:	2200      	movs	r2, #0
 800c760:	2800      	cmp	r0, #0
 800c762:	d037      	beq.n	800c7d4 <rclc_executor_trigger_any+0x84>
 800c764:	b430      	push	{r4, r5}
 800c766:	f893 c000 	ldrb.w	ip, [r3]
 800c76a:	f1bc 0f08 	cmp.w	ip, #8
 800c76e:	d11e      	bne.n	800c7ae <rclc_executor_trigger_any+0x5e>
 800c770:	685c      	ldr	r4, [r3, #4]
 800c772:	6c25      	ldr	r5, [r4, #64]	@ 0x40
 800c774:	f035 457f 	bics.w	r5, r5, #4278190080	@ 0xff000000
 800c778:	d105      	bne.n	800c786 <rclc_executor_trigger_any+0x36>
 800c77a:	f894 0044 	ldrb.w	r0, [r4, #68]	@ 0x44
 800c77e:	b910      	cbnz	r0, 800c786 <rclc_executor_trigger_any+0x36>
 800c780:	f894 0043 	ldrb.w	r0, [r4, #67]	@ 0x43
 800c784:	b128      	cbz	r0, 800c792 <rclc_executor_trigger_any+0x42>
 800c786:	bc30      	pop	{r4, r5}
 800c788:	4770      	bx	lr
 800c78a:	f893 0039 	ldrb.w	r0, [r3, #57]	@ 0x39
 800c78e:	2800      	cmp	r0, #0
 800c790:	d1f9      	bne.n	800c786 <rclc_executor_trigger_any+0x36>
 800c792:	3201      	adds	r2, #1
 800c794:	4291      	cmp	r1, r2
 800c796:	f103 0340 	add.w	r3, r3, #64	@ 0x40
 800c79a:	d018      	beq.n	800c7ce <rclc_executor_trigger_any+0x7e>
 800c79c:	f893 0038 	ldrb.w	r0, [r3, #56]	@ 0x38
 800c7a0:	2800      	cmp	r0, #0
 800c7a2:	d0f0      	beq.n	800c786 <rclc_executor_trigger_any+0x36>
 800c7a4:	f893 c000 	ldrb.w	ip, [r3]
 800c7a8:	f1bc 0f08 	cmp.w	ip, #8
 800c7ac:	d0e0      	beq.n	800c770 <rclc_executor_trigger_any+0x20>
 800c7ae:	f1bc 0f09 	cmp.w	ip, #9
 800c7b2:	d1ea      	bne.n	800c78a <rclc_executor_trigger_any+0x3a>
 800c7b4:	685c      	ldr	r4, [r3, #4]
 800c7b6:	6a25      	ldr	r5, [r4, #32]
 800c7b8:	2d00      	cmp	r5, #0
 800c7ba:	d1e4      	bne.n	800c786 <rclc_executor_trigger_any+0x36>
 800c7bc:	f894 0024 	ldrb.w	r0, [r4, #36]	@ 0x24
 800c7c0:	2800      	cmp	r0, #0
 800c7c2:	d1e0      	bne.n	800c786 <rclc_executor_trigger_any+0x36>
 800c7c4:	3201      	adds	r2, #1
 800c7c6:	4291      	cmp	r1, r2
 800c7c8:	f103 0340 	add.w	r3, r3, #64	@ 0x40
 800c7cc:	d1e6      	bne.n	800c79c <rclc_executor_trigger_any+0x4c>
 800c7ce:	2000      	movs	r0, #0
 800c7d0:	bc30      	pop	{r4, r5}
 800c7d2:	4770      	bx	lr
 800c7d4:	4770      	bx	lr
 800c7d6:	4608      	mov	r0, r1
 800c7d8:	4770      	bx	lr
 800c7da:	bf00      	nop
 800c7dc:	0000      	movs	r0, r0
	...

0800c7e0 <rclc_executor_init>:
 800c7e0:	2800      	cmp	r0, #0
 800c7e2:	d05f      	beq.n	800c8a4 <rclc_executor_init+0xc4>
 800c7e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c7e8:	460c      	mov	r4, r1
 800c7ea:	b0b0      	sub	sp, #192	@ 0xc0
 800c7ec:	2900      	cmp	r1, #0
 800c7ee:	d051      	beq.n	800c894 <rclc_executor_init+0xb4>
 800c7f0:	4605      	mov	r5, r0
 800c7f2:	4618      	mov	r0, r3
 800c7f4:	4616      	mov	r6, r2
 800c7f6:	461f      	mov	r7, r3
 800c7f8:	f000 fc8e 	bl	800d118 <rcutils_allocator_is_valid>
 800c7fc:	2800      	cmp	r0, #0
 800c7fe:	d049      	beq.n	800c894 <rclc_executor_init+0xb4>
 800c800:	2e00      	cmp	r6, #0
 800c802:	d047      	beq.n	800c894 <rclc_executor_init+0xb4>
 800c804:	492c      	ldr	r1, [pc, #176]	@ (800c8b8 <rclc_executor_init+0xd8>)
 800c806:	2288      	movs	r2, #136	@ 0x88
 800c808:	a80e      	add	r0, sp, #56	@ 0x38
 800c80a:	f00c f98e 	bl	8018b2a <memcpy>
 800c80e:	a90e      	add	r1, sp, #56	@ 0x38
 800c810:	2288      	movs	r2, #136	@ 0x88
 800c812:	4628      	mov	r0, r5
 800c814:	f00c f989 	bl	8018b2a <memcpy>
 800c818:	602c      	str	r4, [r5, #0]
 800c81a:	4668      	mov	r0, sp
 800c81c:	60ae      	str	r6, [r5, #8]
 800c81e:	466c      	mov	r4, sp
 800c820:	f008 f822 	bl	8014868 <rcl_get_zero_initialized_wait_set>
 800c824:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800c826:	f105 0c14 	add.w	ip, r5, #20
 800c82a:	f8d7 8000 	ldr.w	r8, [r7]
 800c82e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800c832:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800c834:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800c838:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800c83a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800c83e:	ed9f 7b1c 	vldr	d7, [pc, #112]	@ 800c8b0 <rclc_executor_init+0xd0>
 800c842:	6823      	ldr	r3, [r4, #0]
 800c844:	f8cc 3000 	str.w	r3, [ip]
 800c848:	6939      	ldr	r1, [r7, #16]
 800c84a:	612f      	str	r7, [r5, #16]
 800c84c:	ed85 7b1a 	vstr	d7, [r5, #104]	@ 0x68
 800c850:	01b0      	lsls	r0, r6, #6
 800c852:	47c0      	blx	r8
 800c854:	6068      	str	r0, [r5, #4]
 800c856:	b338      	cbz	r0, 800c8a8 <rclc_executor_init+0xc8>
 800c858:	2400      	movs	r4, #0
 800c85a:	e000      	b.n	800c85e <rclc_executor_init+0x7e>
 800c85c:	6868      	ldr	r0, [r5, #4]
 800c85e:	eb00 1084 	add.w	r0, r0, r4, lsl #6
 800c862:	4631      	mov	r1, r6
 800c864:	3401      	adds	r4, #1
 800c866:	f000 facb 	bl	800ce00 <rclc_executor_handle_init>
 800c86a:	42a6      	cmp	r6, r4
 800c86c:	d1f6      	bne.n	800c85c <rclc_executor_init+0x7c>
 800c86e:	f105 0048 	add.w	r0, r5, #72	@ 0x48
 800c872:	f000 fab9 	bl	800cde8 <rclc_executor_handle_counters_zero_init>
 800c876:	4a11      	ldr	r2, [pc, #68]	@ (800c8bc <rclc_executor_init+0xdc>)
 800c878:	686b      	ldr	r3, [r5, #4]
 800c87a:	2000      	movs	r0, #0
 800c87c:	e9c5 201e 	strd	r2, r0, [r5, #120]	@ 0x78
 800c880:	b163      	cbz	r3, 800c89c <rclc_executor_init+0xbc>
 800c882:	692b      	ldr	r3, [r5, #16]
 800c884:	b153      	cbz	r3, 800c89c <rclc_executor_init+0xbc>
 800c886:	68ab      	ldr	r3, [r5, #8]
 800c888:	b143      	cbz	r3, 800c89c <rclc_executor_init+0xbc>
 800c88a:	f885 0080 	strb.w	r0, [r5, #128]	@ 0x80
 800c88e:	b030      	add	sp, #192	@ 0xc0
 800c890:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c894:	200b      	movs	r0, #11
 800c896:	b030      	add	sp, #192	@ 0xc0
 800c898:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c89c:	4618      	mov	r0, r3
 800c89e:	b030      	add	sp, #192	@ 0xc0
 800c8a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c8a4:	200b      	movs	r0, #11
 800c8a6:	4770      	bx	lr
 800c8a8:	200a      	movs	r0, #10
 800c8aa:	e7f4      	b.n	800c896 <rclc_executor_init+0xb6>
 800c8ac:	f3af 8000 	nop.w
 800c8b0:	3b9aca00 	.word	0x3b9aca00
 800c8b4:	00000000 	.word	0x00000000
 800c8b8:	0801a000 	.word	0x0801a000
 800c8bc:	0800c751 	.word	0x0800c751

0800c8c0 <rclc_executor_fini>:
 800c8c0:	b308      	cbz	r0, 800c906 <rclc_executor_fini+0x46>
 800c8c2:	b538      	push	{r3, r4, r5, lr}
 800c8c4:	4604      	mov	r4, r0
 800c8c6:	6840      	ldr	r0, [r0, #4]
 800c8c8:	b1d8      	cbz	r0, 800c902 <rclc_executor_fini+0x42>
 800c8ca:	6923      	ldr	r3, [r4, #16]
 800c8cc:	b1cb      	cbz	r3, 800c902 <rclc_executor_fini+0x42>
 800c8ce:	68a2      	ldr	r2, [r4, #8]
 800c8d0:	b1ba      	cbz	r2, 800c902 <rclc_executor_fini+0x42>
 800c8d2:	6919      	ldr	r1, [r3, #16]
 800c8d4:	685b      	ldr	r3, [r3, #4]
 800c8d6:	4798      	blx	r3
 800c8d8:	2300      	movs	r3, #0
 800c8da:	2000      	movs	r0, #0
 800c8dc:	2100      	movs	r1, #0
 800c8de:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800c8e2:	6063      	str	r3, [r4, #4]
 800c8e4:	f104 0048 	add.w	r0, r4, #72	@ 0x48
 800c8e8:	f104 0514 	add.w	r5, r4, #20
 800c8ec:	f000 fa7c 	bl	800cde8 <rclc_executor_handle_counters_zero_init>
 800c8f0:	4628      	mov	r0, r5
 800c8f2:	f007 ffcd 	bl	8014890 <rcl_wait_set_is_valid>
 800c8f6:	b940      	cbnz	r0, 800c90a <rclc_executor_fini+0x4a>
 800c8f8:	a309      	add	r3, pc, #36	@ (adr r3, 800c920 <rclc_executor_fini+0x60>)
 800c8fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8fe:	e9c4 231a 	strd	r2, r3, [r4, #104]	@ 0x68
 800c902:	2000      	movs	r0, #0
 800c904:	bd38      	pop	{r3, r4, r5, pc}
 800c906:	2000      	movs	r0, #0
 800c908:	4770      	bx	lr
 800c90a:	4628      	mov	r0, r5
 800c90c:	f007 ffc6 	bl	801489c <rcl_wait_set_fini>
 800c910:	2800      	cmp	r0, #0
 800c912:	d0f1      	beq.n	800c8f8 <rclc_executor_fini+0x38>
 800c914:	f000 fce0 	bl	800d2d8 <rcutils_reset_error>
 800c918:	e7ee      	b.n	800c8f8 <rclc_executor_fini+0x38>
 800c91a:	bf00      	nop
 800c91c:	f3af 8000 	nop.w
 800c920:	3b9aca00 	.word	0x3b9aca00
 800c924:	00000000 	.word	0x00000000

0800c928 <rclc_executor_add_subscription>:
 800c928:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c92a:	f89d e018 	ldrb.w	lr, [sp, #24]
 800c92e:	b338      	cbz	r0, 800c980 <rclc_executor_add_subscription+0x58>
 800c930:	b331      	cbz	r1, 800c980 <rclc_executor_add_subscription+0x58>
 800c932:	b32a      	cbz	r2, 800c980 <rclc_executor_add_subscription+0x58>
 800c934:	b323      	cbz	r3, 800c980 <rclc_executor_add_subscription+0x58>
 800c936:	4604      	mov	r4, r0
 800c938:	e9d0 5002 	ldrd	r5, r0, [r0, #8]
 800c93c:	42a8      	cmp	r0, r5
 800c93e:	d301      	bcc.n	800c944 <rclc_executor_add_subscription+0x1c>
 800c940:	2001      	movs	r0, #1
 800c942:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c944:	6866      	ldr	r6, [r4, #4]
 800c946:	0187      	lsls	r7, r0, #6
 800c948:	eb06 1c80 	add.w	ip, r6, r0, lsl #6
 800c94c:	2500      	movs	r5, #0
 800c94e:	55f5      	strb	r5, [r6, r7]
 800c950:	3001      	adds	r0, #1
 800c952:	f8cc 3030 	str.w	r3, [ip, #48]	@ 0x30
 800c956:	f8cc 502c 	str.w	r5, [ip, #44]	@ 0x2c
 800c95a:	2301      	movs	r3, #1
 800c95c:	f104 0514 	add.w	r5, r4, #20
 800c960:	e9cc 1201 	strd	r1, r2, [ip, #4]
 800c964:	f88c e001 	strb.w	lr, [ip, #1]
 800c968:	f8ac 3038 	strh.w	r3, [ip, #56]	@ 0x38
 800c96c:	60e0      	str	r0, [r4, #12]
 800c96e:	4628      	mov	r0, r5
 800c970:	f007 ff8e 	bl	8014890 <rcl_wait_set_is_valid>
 800c974:	b930      	cbnz	r0, 800c984 <rclc_executor_add_subscription+0x5c>
 800c976:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 800c978:	3301      	adds	r3, #1
 800c97a:	2000      	movs	r0, #0
 800c97c:	64a3      	str	r3, [r4, #72]	@ 0x48
 800c97e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c980:	200b      	movs	r0, #11
 800c982:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c984:	4628      	mov	r0, r5
 800c986:	f007 ff89 	bl	801489c <rcl_wait_set_fini>
 800c98a:	2800      	cmp	r0, #0
 800c98c:	d0f3      	beq.n	800c976 <rclc_executor_add_subscription+0x4e>
 800c98e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800c990 <rclc_executor_add_timer>:
 800c990:	b300      	cbz	r0, 800c9d4 <rclc_executor_add_timer+0x44>
 800c992:	b1f9      	cbz	r1, 800c9d4 <rclc_executor_add_timer+0x44>
 800c994:	b538      	push	{r3, r4, r5, lr}
 800c996:	e9d0 2302 	ldrd	r2, r3, [r0, #8]
 800c99a:	4293      	cmp	r3, r2
 800c99c:	4604      	mov	r4, r0
 800c99e:	d301      	bcc.n	800c9a4 <rclc_executor_add_timer+0x14>
 800c9a0:	2001      	movs	r0, #1
 800c9a2:	bd38      	pop	{r3, r4, r5, pc}
 800c9a4:	6840      	ldr	r0, [r0, #4]
 800c9a6:	eb00 1283 	add.w	r2, r0, r3, lsl #6
 800c9aa:	019d      	lsls	r5, r3, #6
 800c9ac:	6051      	str	r1, [r2, #4]
 800c9ae:	2102      	movs	r1, #2
 800c9b0:	5341      	strh	r1, [r0, r5]
 800c9b2:	3301      	adds	r3, #1
 800c9b4:	2000      	movs	r0, #0
 800c9b6:	2101      	movs	r1, #1
 800c9b8:	f104 0514 	add.w	r5, r4, #20
 800c9bc:	62d0      	str	r0, [r2, #44]	@ 0x2c
 800c9be:	8711      	strh	r1, [r2, #56]	@ 0x38
 800c9c0:	4628      	mov	r0, r5
 800c9c2:	60e3      	str	r3, [r4, #12]
 800c9c4:	f007 ff64 	bl	8014890 <rcl_wait_set_is_valid>
 800c9c8:	b930      	cbnz	r0, 800c9d8 <rclc_executor_add_timer+0x48>
 800c9ca:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 800c9cc:	3301      	adds	r3, #1
 800c9ce:	2000      	movs	r0, #0
 800c9d0:	64e3      	str	r3, [r4, #76]	@ 0x4c
 800c9d2:	bd38      	pop	{r3, r4, r5, pc}
 800c9d4:	200b      	movs	r0, #11
 800c9d6:	4770      	bx	lr
 800c9d8:	4628      	mov	r0, r5
 800c9da:	f007 ff5f 	bl	801489c <rcl_wait_set_fini>
 800c9de:	2800      	cmp	r0, #0
 800c9e0:	d0f3      	beq.n	800c9ca <rclc_executor_add_timer+0x3a>
 800c9e2:	bd38      	pop	{r3, r4, r5, pc}

0800c9e4 <rclc_executor_prepare>:
 800c9e4:	2800      	cmp	r0, #0
 800c9e6:	d044      	beq.n	800ca72 <rclc_executor_prepare+0x8e>
 800c9e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c9ea:	f100 0514 	add.w	r5, r0, #20
 800c9ee:	b09b      	sub	sp, #108	@ 0x6c
 800c9f0:	4604      	mov	r4, r0
 800c9f2:	4628      	mov	r0, r5
 800c9f4:	f007 ff4c 	bl	8014890 <rcl_wait_set_is_valid>
 800c9f8:	b110      	cbz	r0, 800ca00 <rclc_executor_prepare+0x1c>
 800c9fa:	2000      	movs	r0, #0
 800c9fc:	b01b      	add	sp, #108	@ 0x6c
 800c9fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ca00:	4628      	mov	r0, r5
 800ca02:	f007 ff4b 	bl	801489c <rcl_wait_set_fini>
 800ca06:	2800      	cmp	r0, #0
 800ca08:	d130      	bne.n	800ca6c <rclc_executor_prepare+0x88>
 800ca0a:	a80c      	add	r0, sp, #48	@ 0x30
 800ca0c:	f007 ff2c 	bl	8014868 <rcl_get_zero_initialized_wait_set>
 800ca10:	f10d 0c30 	add.w	ip, sp, #48	@ 0x30
 800ca14:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800ca18:	46ae      	mov	lr, r5
 800ca1a:	6927      	ldr	r7, [r4, #16]
 800ca1c:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800ca20:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800ca24:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800ca28:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800ca2c:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800ca30:	f8dc 3000 	ldr.w	r3, [ip]
 800ca34:	f8ce 3000 	str.w	r3, [lr]
 800ca38:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 800ca3a:	ae04      	add	r6, sp, #16
 800ca3c:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800ca3e:	683b      	ldr	r3, [r7, #0]
 800ca40:	6822      	ldr	r2, [r4, #0]
 800ca42:	6033      	str	r3, [r6, #0]
 800ca44:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ca46:	6d61      	ldr	r1, [r4, #84]	@ 0x54
 800ca48:	e9cd 3202 	strd	r3, r2, [sp, #8]
 800ca4c:	e9d4 3213 	ldrd	r3, r2, [r4, #76]	@ 0x4c
 800ca50:	e9cd 2100 	strd	r2, r1, [sp]
 800ca54:	4628      	mov	r0, r5
 800ca56:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 800ca58:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800ca5a:	f008 fa1d 	bl	8014e98 <rcl_wait_set_init>
 800ca5e:	2800      	cmp	r0, #0
 800ca60:	d0cc      	beq.n	800c9fc <rclc_executor_prepare+0x18>
 800ca62:	900b      	str	r0, [sp, #44]	@ 0x2c
 800ca64:	f000 fc38 	bl	800d2d8 <rcutils_reset_error>
 800ca68:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800ca6a:	e7c7      	b.n	800c9fc <rclc_executor_prepare+0x18>
 800ca6c:	f000 fc34 	bl	800d2d8 <rcutils_reset_error>
 800ca70:	e7cb      	b.n	800ca0a <rclc_executor_prepare+0x26>
 800ca72:	200b      	movs	r0, #11
 800ca74:	4770      	bx	lr
 800ca76:	bf00      	nop

0800ca78 <rclc_executor_spin_some.part.0>:
 800ca78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca7c:	f100 0614 	add.w	r6, r0, #20
 800ca80:	b083      	sub	sp, #12
 800ca82:	4691      	mov	r9, r2
 800ca84:	4698      	mov	r8, r3
 800ca86:	4605      	mov	r5, r0
 800ca88:	f7ff ffac 	bl	800c9e4 <rclc_executor_prepare>
 800ca8c:	4630      	mov	r0, r6
 800ca8e:	f007 ffd1 	bl	8014a34 <rcl_wait_set_clear>
 800ca92:	4607      	mov	r7, r0
 800ca94:	2800      	cmp	r0, #0
 800ca96:	f040 80ed 	bne.w	800cc74 <rclc_executor_spin_some.part.0+0x1fc>
 800ca9a:	68ab      	ldr	r3, [r5, #8]
 800ca9c:	4604      	mov	r4, r0
 800ca9e:	b303      	cbz	r3, 800cae2 <rclc_executor_spin_some.part.0+0x6a>
 800caa0:	6869      	ldr	r1, [r5, #4]
 800caa2:	eb01 1c84 	add.w	ip, r1, r4, lsl #6
 800caa6:	01a2      	lsls	r2, r4, #6
 800caa8:	f89c 3038 	ldrb.w	r3, [ip, #56]	@ 0x38
 800caac:	b1cb      	cbz	r3, 800cae2 <rclc_executor_spin_some.part.0+0x6a>
 800caae:	5c8b      	ldrb	r3, [r1, r2]
 800cab0:	2b0a      	cmp	r3, #10
 800cab2:	f200 80d8 	bhi.w	800cc66 <rclc_executor_spin_some.part.0+0x1ee>
 800cab6:	e8df f003 	tbb	[pc, r3]
 800caba:	9c9c      	.short	0x9c9c
 800cabc:	068c8ca7 	.word	0x068c8ca7
 800cac0:	bdc90606 	.word	0xbdc90606
 800cac4:	b2          	.byte	0xb2
 800cac5:	00          	.byte	0x00
 800cac6:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800caca:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800cace:	4630      	mov	r0, r6
 800cad0:	f008 faf8 	bl	80150c4 <rcl_wait_set_add_service>
 800cad4:	2800      	cmp	r0, #0
 800cad6:	f040 8086 	bne.w	800cbe6 <rclc_executor_spin_some.part.0+0x16e>
 800cada:	68ab      	ldr	r3, [r5, #8]
 800cadc:	3401      	adds	r4, #1
 800cade:	429c      	cmp	r4, r3
 800cae0:	d3de      	bcc.n	800caa0 <rclc_executor_spin_some.part.0+0x28>
 800cae2:	4643      	mov	r3, r8
 800cae4:	464a      	mov	r2, r9
 800cae6:	4630      	mov	r0, r6
 800cae8:	f008 fb1a 	bl	8015120 <rcl_wait>
 800caec:	f895 3080 	ldrb.w	r3, [r5, #128]	@ 0x80
 800caf0:	2b00      	cmp	r3, #0
 800caf2:	f000 80c7 	beq.w	800cc84 <rclc_executor_spin_some.part.0+0x20c>
 800caf6:	2b01      	cmp	r3, #1
 800caf8:	f040 80b5 	bne.w	800cc66 <rclc_executor_spin_some.part.0+0x1ee>
 800cafc:	68ab      	ldr	r3, [r5, #8]
 800cafe:	2b00      	cmp	r3, #0
 800cb00:	f000 8159 	beq.w	800cdb6 <rclc_executor_spin_some.part.0+0x33e>
 800cb04:	2400      	movs	r4, #0
 800cb06:	46a0      	mov	r8, r4
 800cb08:	f240 1991 	movw	r9, #401	@ 0x191
 800cb0c:	e00a      	b.n	800cb24 <rclc_executor_spin_some.part.0+0xac>
 800cb0e:	f7ff fb1d 	bl	800c14c <_rclc_check_for_new_data>
 800cb12:	4604      	mov	r4, r0
 800cb14:	b110      	cbz	r0, 800cb1c <rclc_executor_spin_some.part.0+0xa4>
 800cb16:	4548      	cmp	r0, r9
 800cb18:	f040 80b2 	bne.w	800cc80 <rclc_executor_spin_some.part.0+0x208>
 800cb1c:	68ab      	ldr	r3, [r5, #8]
 800cb1e:	4598      	cmp	r8, r3
 800cb20:	f080 8126 	bcs.w	800cd70 <rclc_executor_spin_some.part.0+0x2f8>
 800cb24:	686a      	ldr	r2, [r5, #4]
 800cb26:	eb02 1088 	add.w	r0, r2, r8, lsl #6
 800cb2a:	4631      	mov	r1, r6
 800cb2c:	f890 c038 	ldrb.w	ip, [r0, #56]	@ 0x38
 800cb30:	f108 0801 	add.w	r8, r8, #1
 800cb34:	f1bc 0f00 	cmp.w	ip, #0
 800cb38:	d1e9      	bne.n	800cb0e <rclc_executor_spin_some.part.0+0x96>
 800cb3a:	4619      	mov	r1, r3
 800cb3c:	4610      	mov	r0, r2
 800cb3e:	e9d5 321e 	ldrd	r3, r2, [r5, #120]	@ 0x78
 800cb42:	4798      	blx	r3
 800cb44:	2800      	cmp	r0, #0
 800cb46:	f000 809b 	beq.w	800cc80 <rclc_executor_spin_some.part.0+0x208>
 800cb4a:	68ab      	ldr	r3, [r5, #8]
 800cb4c:	2b00      	cmp	r3, #0
 800cb4e:	f000 8097 	beq.w	800cc80 <rclc_executor_spin_some.part.0+0x208>
 800cb52:	f04f 0800 	mov.w	r8, #0
 800cb56:	f240 1991 	movw	r9, #401	@ 0x191
 800cb5a:	e009      	b.n	800cb70 <rclc_executor_spin_some.part.0+0xf8>
 800cb5c:	f7ff fb44 	bl	800c1e8 <_rclc_take_new_data>
 800cb60:	4604      	mov	r4, r0
 800cb62:	b110      	cbz	r0, 800cb6a <rclc_executor_spin_some.part.0+0xf2>
 800cb64:	4548      	cmp	r0, r9
 800cb66:	f040 808b 	bne.w	800cc80 <rclc_executor_spin_some.part.0+0x208>
 800cb6a:	68ab      	ldr	r3, [r5, #8]
 800cb6c:	4598      	cmp	r8, r3
 800cb6e:	d209      	bcs.n	800cb84 <rclc_executor_spin_some.part.0+0x10c>
 800cb70:	6868      	ldr	r0, [r5, #4]
 800cb72:	eb00 1088 	add.w	r0, r0, r8, lsl #6
 800cb76:	4631      	mov	r1, r6
 800cb78:	f890 2038 	ldrb.w	r2, [r0, #56]	@ 0x38
 800cb7c:	f108 0801 	add.w	r8, r8, #1
 800cb80:	2a00      	cmp	r2, #0
 800cb82:	d1eb      	bne.n	800cb5c <rclc_executor_spin_some.part.0+0xe4>
 800cb84:	2600      	movs	r6, #0
 800cb86:	b97b      	cbnz	r3, 800cba8 <rclc_executor_spin_some.part.0+0x130>
 800cb88:	e07a      	b.n	800cc80 <rclc_executor_spin_some.part.0+0x208>
 800cb8a:	f812 200c 	ldrb.w	r2, [r2, ip]
 800cb8e:	2a08      	cmp	r2, #8
 800cb90:	f000 80fd 	beq.w	800cd8e <rclc_executor_spin_some.part.0+0x316>
 800cb94:	2a09      	cmp	r2, #9
 800cb96:	f000 80ef 	beq.w	800cd78 <rclc_executor_spin_some.part.0+0x300>
 800cb9a:	f890 2039 	ldrb.w	r2, [r0, #57]	@ 0x39
 800cb9e:	b98a      	cbnz	r2, 800cbc4 <rclc_executor_spin_some.part.0+0x14c>
 800cba0:	3601      	adds	r6, #1
 800cba2:	429e      	cmp	r6, r3
 800cba4:	d262      	bcs.n	800cc6c <rclc_executor_spin_some.part.0+0x1f4>
 800cba6:	2400      	movs	r4, #0
 800cba8:	686a      	ldr	r2, [r5, #4]
 800cbaa:	eb02 1086 	add.w	r0, r2, r6, lsl #6
 800cbae:	ea4f 1c86 	mov.w	ip, r6, lsl #6
 800cbb2:	f890 1038 	ldrb.w	r1, [r0, #56]	@ 0x38
 800cbb6:	2900      	cmp	r1, #0
 800cbb8:	d062      	beq.n	800cc80 <rclc_executor_spin_some.part.0+0x208>
 800cbba:	7841      	ldrb	r1, [r0, #1]
 800cbbc:	2900      	cmp	r1, #0
 800cbbe:	d0e4      	beq.n	800cb8a <rclc_executor_spin_some.part.0+0x112>
 800cbc0:	2901      	cmp	r1, #1
 800cbc2:	d1ed      	bne.n	800cba0 <rclc_executor_spin_some.part.0+0x128>
 800cbc4:	f7ff fc84 	bl	800c4d0 <_rclc_execute.part.0>
 800cbc8:	2800      	cmp	r0, #0
 800cbca:	f040 80b6 	bne.w	800cd3a <rclc_executor_spin_some.part.0+0x2c2>
 800cbce:	68ab      	ldr	r3, [r5, #8]
 800cbd0:	e7e6      	b.n	800cba0 <rclc_executor_spin_some.part.0+0x128>
 800cbd2:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800cbd6:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800cbda:	4630      	mov	r0, r6
 800cbdc:	f008 fa46 	bl	801506c <rcl_wait_set_add_client>
 800cbe0:	2800      	cmp	r0, #0
 800cbe2:	f43f af7a 	beq.w	800cada <rclc_executor_spin_some.part.0+0x62>
 800cbe6:	9001      	str	r0, [sp, #4]
 800cbe8:	f000 fb76 	bl	800d2d8 <rcutils_reset_error>
 800cbec:	9801      	ldr	r0, [sp, #4]
 800cbee:	4607      	mov	r7, r0
 800cbf0:	e03c      	b.n	800cc6c <rclc_executor_spin_some.part.0+0x1f4>
 800cbf2:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800cbf6:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800cbfa:	4630      	mov	r0, r6
 800cbfc:	f007 feee 	bl	80149dc <rcl_wait_set_add_subscription>
 800cc00:	2800      	cmp	r0, #0
 800cc02:	f43f af6a 	beq.w	800cada <rclc_executor_spin_some.part.0+0x62>
 800cc06:	e7ee      	b.n	800cbe6 <rclc_executor_spin_some.part.0+0x16e>
 800cc08:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800cc0c:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800cc10:	4630      	mov	r0, r6
 800cc12:	f008 f9fb 	bl	801500c <rcl_wait_set_add_timer>
 800cc16:	2800      	cmp	r0, #0
 800cc18:	f43f af5f 	beq.w	800cada <rclc_executor_spin_some.part.0+0x62>
 800cc1c:	e7e3      	b.n	800cbe6 <rclc_executor_spin_some.part.0+0x16e>
 800cc1e:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800cc22:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800cc26:	4630      	mov	r0, r6
 800cc28:	f008 f9c4 	bl	8014fb4 <rcl_wait_set_add_guard_condition>
 800cc2c:	2800      	cmp	r0, #0
 800cc2e:	f43f af54 	beq.w	800cada <rclc_executor_spin_some.part.0+0x62>
 800cc32:	e7d8      	b.n	800cbe6 <rclc_executor_spin_some.part.0+0x16e>
 800cc34:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800cc38:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800cc3c:	3110      	adds	r1, #16
 800cc3e:	4630      	mov	r0, r6
 800cc40:	f008 ff46 	bl	8015ad0 <rcl_action_wait_set_add_action_server>
 800cc44:	2800      	cmp	r0, #0
 800cc46:	f43f af48 	beq.w	800cada <rclc_executor_spin_some.part.0+0x62>
 800cc4a:	e7cc      	b.n	800cbe6 <rclc_executor_spin_some.part.0+0x16e>
 800cc4c:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800cc50:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800cc54:	3110      	adds	r1, #16
 800cc56:	2300      	movs	r3, #0
 800cc58:	4630      	mov	r0, r6
 800cc5a:	f008 fd11 	bl	8015680 <rcl_action_wait_set_add_action_client>
 800cc5e:	2800      	cmp	r0, #0
 800cc60:	f43f af3b 	beq.w	800cada <rclc_executor_spin_some.part.0+0x62>
 800cc64:	e7bf      	b.n	800cbe6 <rclc_executor_spin_some.part.0+0x16e>
 800cc66:	f000 fb37 	bl	800d2d8 <rcutils_reset_error>
 800cc6a:	2701      	movs	r7, #1
 800cc6c:	4638      	mov	r0, r7
 800cc6e:	b003      	add	sp, #12
 800cc70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cc74:	f000 fb30 	bl	800d2d8 <rcutils_reset_error>
 800cc78:	4638      	mov	r0, r7
 800cc7a:	b003      	add	sp, #12
 800cc7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cc80:	4627      	mov	r7, r4
 800cc82:	e7f3      	b.n	800cc6c <rclc_executor_spin_some.part.0+0x1f4>
 800cc84:	68ab      	ldr	r3, [r5, #8]
 800cc86:	2b00      	cmp	r3, #0
 800cc88:	f000 8092 	beq.w	800cdb0 <rclc_executor_spin_some.part.0+0x338>
 800cc8c:	2400      	movs	r4, #0
 800cc8e:	46a0      	mov	r8, r4
 800cc90:	f240 1991 	movw	r9, #401	@ 0x191
 800cc94:	e008      	b.n	800cca8 <rclc_executor_spin_some.part.0+0x230>
 800cc96:	f7ff fa59 	bl	800c14c <_rclc_check_for_new_data>
 800cc9a:	4604      	mov	r4, r0
 800cc9c:	b108      	cbz	r0, 800cca2 <rclc_executor_spin_some.part.0+0x22a>
 800cc9e:	4548      	cmp	r0, r9
 800cca0:	d1ee      	bne.n	800cc80 <rclc_executor_spin_some.part.0+0x208>
 800cca2:	68ab      	ldr	r3, [r5, #8]
 800cca4:	4598      	cmp	r8, r3
 800cca6:	d265      	bcs.n	800cd74 <rclc_executor_spin_some.part.0+0x2fc>
 800cca8:	686a      	ldr	r2, [r5, #4]
 800ccaa:	eb02 1088 	add.w	r0, r2, r8, lsl #6
 800ccae:	4631      	mov	r1, r6
 800ccb0:	f890 c038 	ldrb.w	ip, [r0, #56]	@ 0x38
 800ccb4:	f108 0801 	add.w	r8, r8, #1
 800ccb8:	f1bc 0f00 	cmp.w	ip, #0
 800ccbc:	d1eb      	bne.n	800cc96 <rclc_executor_spin_some.part.0+0x21e>
 800ccbe:	4619      	mov	r1, r3
 800ccc0:	4610      	mov	r0, r2
 800ccc2:	e9d5 321e 	ldrd	r3, r2, [r5, #120]	@ 0x78
 800ccc6:	4798      	blx	r3
 800ccc8:	2800      	cmp	r0, #0
 800ccca:	d0d9      	beq.n	800cc80 <rclc_executor_spin_some.part.0+0x208>
 800cccc:	68ab      	ldr	r3, [r5, #8]
 800ccce:	2b00      	cmp	r3, #0
 800ccd0:	d0d6      	beq.n	800cc80 <rclc_executor_spin_some.part.0+0x208>
 800ccd2:	f04f 0800 	mov.w	r8, #0
 800ccd6:	f240 1991 	movw	r9, #401	@ 0x191
 800ccda:	f240 2a59 	movw	sl, #601	@ 0x259
 800ccde:	e00e      	b.n	800ccfe <rclc_executor_spin_some.part.0+0x286>
 800cce0:	f813 300b 	ldrb.w	r3, [r3, fp]
 800cce4:	2b08      	cmp	r3, #8
 800cce6:	d033      	beq.n	800cd50 <rclc_executor_spin_some.part.0+0x2d8>
 800cce8:	2b09      	cmp	r3, #9
 800ccea:	d028      	beq.n	800cd3e <rclc_executor_spin_some.part.0+0x2c6>
 800ccec:	f890 3039 	ldrb.w	r3, [r0, #57]	@ 0x39
 800ccf0:	b9fb      	cbnz	r3, 800cd32 <rclc_executor_spin_some.part.0+0x2ba>
 800ccf2:	68ab      	ldr	r3, [r5, #8]
 800ccf4:	f108 0801 	add.w	r8, r8, #1
 800ccf8:	4598      	cmp	r8, r3
 800ccfa:	d2b7      	bcs.n	800cc6c <rclc_executor_spin_some.part.0+0x1f4>
 800ccfc:	2400      	movs	r4, #0
 800ccfe:	6868      	ldr	r0, [r5, #4]
 800cd00:	eb00 1088 	add.w	r0, r0, r8, lsl #6
 800cd04:	ea4f 1b88 	mov.w	fp, r8, lsl #6
 800cd08:	f890 3038 	ldrb.w	r3, [r0, #56]	@ 0x38
 800cd0c:	2b00      	cmp	r3, #0
 800cd0e:	d0b7      	beq.n	800cc80 <rclc_executor_spin_some.part.0+0x208>
 800cd10:	4631      	mov	r1, r6
 800cd12:	f7ff fa69 	bl	800c1e8 <_rclc_take_new_data>
 800cd16:	b118      	cbz	r0, 800cd20 <rclc_executor_spin_some.part.0+0x2a8>
 800cd18:	4548      	cmp	r0, r9
 800cd1a:	d001      	beq.n	800cd20 <rclc_executor_spin_some.part.0+0x2a8>
 800cd1c:	4550      	cmp	r0, sl
 800cd1e:	d10c      	bne.n	800cd3a <rclc_executor_spin_some.part.0+0x2c2>
 800cd20:	686b      	ldr	r3, [r5, #4]
 800cd22:	eb13 000b 	adds.w	r0, r3, fp
 800cd26:	d021      	beq.n	800cd6c <rclc_executor_spin_some.part.0+0x2f4>
 800cd28:	7842      	ldrb	r2, [r0, #1]
 800cd2a:	2a00      	cmp	r2, #0
 800cd2c:	d0d8      	beq.n	800cce0 <rclc_executor_spin_some.part.0+0x268>
 800cd2e:	2a01      	cmp	r2, #1
 800cd30:	d1df      	bne.n	800ccf2 <rclc_executor_spin_some.part.0+0x27a>
 800cd32:	f7ff fbcd 	bl	800c4d0 <_rclc_execute.part.0>
 800cd36:	2800      	cmp	r0, #0
 800cd38:	d0db      	beq.n	800ccf2 <rclc_executor_spin_some.part.0+0x27a>
 800cd3a:	4607      	mov	r7, r0
 800cd3c:	e796      	b.n	800cc6c <rclc_executor_spin_some.part.0+0x1f4>
 800cd3e:	6843      	ldr	r3, [r0, #4]
 800cd40:	6a1a      	ldr	r2, [r3, #32]
 800cd42:	2a00      	cmp	r2, #0
 800cd44:	d1f5      	bne.n	800cd32 <rclc_executor_spin_some.part.0+0x2ba>
 800cd46:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800cd4a:	2b00      	cmp	r3, #0
 800cd4c:	d0d1      	beq.n	800ccf2 <rclc_executor_spin_some.part.0+0x27a>
 800cd4e:	e7f0      	b.n	800cd32 <rclc_executor_spin_some.part.0+0x2ba>
 800cd50:	6843      	ldr	r3, [r0, #4]
 800cd52:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800cd54:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800cd58:	d1eb      	bne.n	800cd32 <rclc_executor_spin_some.part.0+0x2ba>
 800cd5a:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 800cd5e:	2a00      	cmp	r2, #0
 800cd60:	d1e7      	bne.n	800cd32 <rclc_executor_spin_some.part.0+0x2ba>
 800cd62:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800cd66:	2b00      	cmp	r3, #0
 800cd68:	d0c3      	beq.n	800ccf2 <rclc_executor_spin_some.part.0+0x27a>
 800cd6a:	e7e2      	b.n	800cd32 <rclc_executor_spin_some.part.0+0x2ba>
 800cd6c:	270b      	movs	r7, #11
 800cd6e:	e77d      	b.n	800cc6c <rclc_executor_spin_some.part.0+0x1f4>
 800cd70:	686a      	ldr	r2, [r5, #4]
 800cd72:	e6e2      	b.n	800cb3a <rclc_executor_spin_some.part.0+0xc2>
 800cd74:	686a      	ldr	r2, [r5, #4]
 800cd76:	e7a2      	b.n	800ccbe <rclc_executor_spin_some.part.0+0x246>
 800cd78:	6842      	ldr	r2, [r0, #4]
 800cd7a:	6a11      	ldr	r1, [r2, #32]
 800cd7c:	2900      	cmp	r1, #0
 800cd7e:	f47f af21 	bne.w	800cbc4 <rclc_executor_spin_some.part.0+0x14c>
 800cd82:	f892 2024 	ldrb.w	r2, [r2, #36]	@ 0x24
 800cd86:	2a00      	cmp	r2, #0
 800cd88:	f43f af0a 	beq.w	800cba0 <rclc_executor_spin_some.part.0+0x128>
 800cd8c:	e71a      	b.n	800cbc4 <rclc_executor_spin_some.part.0+0x14c>
 800cd8e:	6842      	ldr	r2, [r0, #4]
 800cd90:	6c11      	ldr	r1, [r2, #64]	@ 0x40
 800cd92:	f031 417f 	bics.w	r1, r1, #4278190080	@ 0xff000000
 800cd96:	f47f af15 	bne.w	800cbc4 <rclc_executor_spin_some.part.0+0x14c>
 800cd9a:	f892 1044 	ldrb.w	r1, [r2, #68]	@ 0x44
 800cd9e:	2900      	cmp	r1, #0
 800cda0:	f47f af10 	bne.w	800cbc4 <rclc_executor_spin_some.part.0+0x14c>
 800cda4:	f892 2043 	ldrb.w	r2, [r2, #67]	@ 0x43
 800cda8:	2a00      	cmp	r2, #0
 800cdaa:	f43f aef9 	beq.w	800cba0 <rclc_executor_spin_some.part.0+0x128>
 800cdae:	e709      	b.n	800cbc4 <rclc_executor_spin_some.part.0+0x14c>
 800cdb0:	686a      	ldr	r2, [r5, #4]
 800cdb2:	461c      	mov	r4, r3
 800cdb4:	e783      	b.n	800ccbe <rclc_executor_spin_some.part.0+0x246>
 800cdb6:	686a      	ldr	r2, [r5, #4]
 800cdb8:	461c      	mov	r4, r3
 800cdba:	e6be      	b.n	800cb3a <rclc_executor_spin_some.part.0+0xc2>

0800cdbc <rclc_executor_spin_some>:
 800cdbc:	b190      	cbz	r0, 800cde4 <rclc_executor_spin_some+0x28>
 800cdbe:	b570      	push	{r4, r5, r6, lr}
 800cdc0:	4604      	mov	r4, r0
 800cdc2:	6800      	ldr	r0, [r0, #0]
 800cdc4:	4616      	mov	r6, r2
 800cdc6:	461d      	mov	r5, r3
 800cdc8:	f7fe f910 	bl	800afec <rcl_context_is_valid>
 800cdcc:	b130      	cbz	r0, 800cddc <rclc_executor_spin_some+0x20>
 800cdce:	4632      	mov	r2, r6
 800cdd0:	462b      	mov	r3, r5
 800cdd2:	4620      	mov	r0, r4
 800cdd4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800cdd8:	f7ff be4e 	b.w	800ca78 <rclc_executor_spin_some.part.0>
 800cddc:	f000 fa7c 	bl	800d2d8 <rcutils_reset_error>
 800cde0:	2001      	movs	r0, #1
 800cde2:	bd70      	pop	{r4, r5, r6, pc}
 800cde4:	200b      	movs	r0, #11
 800cde6:	4770      	bx	lr

0800cde8 <rclc_executor_handle_counters_zero_init>:
 800cde8:	b130      	cbz	r0, 800cdf8 <rclc_executor_handle_counters_zero_init+0x10>
 800cdea:	b508      	push	{r3, lr}
 800cdec:	2220      	movs	r2, #32
 800cdee:	2100      	movs	r1, #0
 800cdf0:	f00b fd74 	bl	80188dc <memset>
 800cdf4:	2000      	movs	r0, #0
 800cdf6:	bd08      	pop	{r3, pc}
 800cdf8:	200b      	movs	r0, #11
 800cdfa:	4770      	bx	lr
 800cdfc:	0000      	movs	r0, r0
	...

0800ce00 <rclc_executor_handle_init>:
 800ce00:	b168      	cbz	r0, 800ce1e <rclc_executor_handle_init+0x1e>
 800ce02:	ed9f 7b09 	vldr	d7, [pc, #36]	@ 800ce28 <rclc_executor_handle_init+0x28>
 800ce06:	2300      	movs	r3, #0
 800ce08:	220b      	movs	r2, #11
 800ce0a:	ed80 7b0a 	vstr	d7, [r0, #40]	@ 0x28
 800ce0e:	e9c0 3301 	strd	r3, r3, [r0, #4]
 800ce12:	e9c0 310c 	strd	r3, r1, [r0, #48]	@ 0x30
 800ce16:	8002      	strh	r2, [r0, #0]
 800ce18:	8703      	strh	r3, [r0, #56]	@ 0x38
 800ce1a:	4618      	mov	r0, r3
 800ce1c:	4770      	bx	lr
 800ce1e:	200b      	movs	r0, #11
 800ce20:	4770      	bx	lr
 800ce22:	bf00      	nop
 800ce24:	f3af 8000 	nop.w
	...

0800ce30 <rclc_support_init_with_options>:
 800ce30:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ce34:	b083      	sub	sp, #12
 800ce36:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800ce38:	b340      	cbz	r0, 800ce8c <rclc_support_init_with_options+0x5c>
 800ce3a:	461d      	mov	r5, r3
 800ce3c:	b333      	cbz	r3, 800ce8c <rclc_support_init_with_options+0x5c>
 800ce3e:	b32e      	cbz	r6, 800ce8c <rclc_support_init_with_options+0x5c>
 800ce40:	46e9      	mov	r9, sp
 800ce42:	4604      	mov	r4, r0
 800ce44:	4648      	mov	r0, r9
 800ce46:	460f      	mov	r7, r1
 800ce48:	4690      	mov	r8, r2
 800ce4a:	f7fe f8c5 	bl	800afd8 <rcl_get_zero_initialized_context>
 800ce4e:	e899 0003 	ldmia.w	r9, {r0, r1}
 800ce52:	462a      	mov	r2, r5
 800ce54:	e884 0003 	stmia.w	r4, {r0, r1}
 800ce58:	4623      	mov	r3, r4
 800ce5a:	4641      	mov	r1, r8
 800ce5c:	4638      	mov	r0, r7
 800ce5e:	f007 f937 	bl	80140d0 <rcl_init>
 800ce62:	4605      	mov	r5, r0
 800ce64:	b960      	cbnz	r0, 800ce80 <rclc_support_init_with_options+0x50>
 800ce66:	60a6      	str	r6, [r4, #8]
 800ce68:	4632      	mov	r2, r6
 800ce6a:	f104 010c 	add.w	r1, r4, #12
 800ce6e:	2003      	movs	r0, #3
 800ce70:	f007 fb84 	bl	801457c <rcl_clock_init>
 800ce74:	4605      	mov	r5, r0
 800ce76:	b918      	cbnz	r0, 800ce80 <rclc_support_init_with_options+0x50>
 800ce78:	4628      	mov	r0, r5
 800ce7a:	b003      	add	sp, #12
 800ce7c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ce80:	f000 fa2a 	bl	800d2d8 <rcutils_reset_error>
 800ce84:	4628      	mov	r0, r5
 800ce86:	b003      	add	sp, #12
 800ce88:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ce8c:	250b      	movs	r5, #11
 800ce8e:	4628      	mov	r0, r5
 800ce90:	b003      	add	sp, #12
 800ce92:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ce96:	bf00      	nop

0800ce98 <rclc_support_fini>:
 800ce98:	b538      	push	{r3, r4, r5, lr}
 800ce9a:	b320      	cbz	r0, 800cee6 <rclc_support_fini+0x4e>
 800ce9c:	4604      	mov	r4, r0
 800ce9e:	300c      	adds	r0, #12
 800cea0:	f007 fbe4 	bl	801466c <rcl_clock_fini>
 800cea4:	4605      	mov	r5, r0
 800cea6:	b948      	cbnz	r0, 800cebc <rclc_support_fini+0x24>
 800cea8:	4620      	mov	r0, r4
 800ceaa:	f007 f9ff 	bl	80142ac <rcl_shutdown>
 800ceae:	b968      	cbnz	r0, 800cecc <rclc_support_fini+0x34>
 800ceb0:	4620      	mov	r0, r4
 800ceb2:	f7fe f907 	bl	800b0c4 <rcl_context_fini>
 800ceb6:	b988      	cbnz	r0, 800cedc <rclc_support_fini+0x44>
 800ceb8:	4628      	mov	r0, r5
 800ceba:	bd38      	pop	{r3, r4, r5, pc}
 800cebc:	f000 fa0c 	bl	800d2d8 <rcutils_reset_error>
 800cec0:	4620      	mov	r0, r4
 800cec2:	2501      	movs	r5, #1
 800cec4:	f007 f9f2 	bl	80142ac <rcl_shutdown>
 800cec8:	2800      	cmp	r0, #0
 800ceca:	d0f1      	beq.n	800ceb0 <rclc_support_fini+0x18>
 800cecc:	f000 fa04 	bl	800d2d8 <rcutils_reset_error>
 800ced0:	4620      	mov	r0, r4
 800ced2:	2501      	movs	r5, #1
 800ced4:	f7fe f8f6 	bl	800b0c4 <rcl_context_fini>
 800ced8:	2800      	cmp	r0, #0
 800ceda:	d0ed      	beq.n	800ceb8 <rclc_support_fini+0x20>
 800cedc:	2501      	movs	r5, #1
 800cede:	f000 f9fb 	bl	800d2d8 <rcutils_reset_error>
 800cee2:	4628      	mov	r0, r5
 800cee4:	bd38      	pop	{r3, r4, r5, pc}
 800cee6:	250b      	movs	r5, #11
 800cee8:	4628      	mov	r0, r5
 800ceea:	bd38      	pop	{r3, r4, r5, pc}

0800ceec <rclc_node_init_default>:
 800ceec:	b3b8      	cbz	r0, 800cf5e <rclc_node_init_default+0x72>
 800ceee:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800cef2:	460d      	mov	r5, r1
 800cef4:	b0a1      	sub	sp, #132	@ 0x84
 800cef6:	b329      	cbz	r1, 800cf44 <rclc_node_init_default+0x58>
 800cef8:	4616      	mov	r6, r2
 800cefa:	b31a      	cbz	r2, 800cf44 <rclc_node_init_default+0x58>
 800cefc:	461f      	mov	r7, r3
 800cefe:	b30b      	cbz	r3, 800cf44 <rclc_node_init_default+0x58>
 800cf00:	f10d 0810 	add.w	r8, sp, #16
 800cf04:	4604      	mov	r4, r0
 800cf06:	4640      	mov	r0, r8
 800cf08:	f7fe f9f6 	bl	800b2f8 <rcl_get_zero_initialized_node>
 800cf0c:	e898 0003 	ldmia.w	r8, {r0, r1}
 800cf10:	f10d 0918 	add.w	r9, sp, #24
 800cf14:	e884 0003 	stmia.w	r4, {r0, r1}
 800cf18:	4648      	mov	r0, r9
 800cf1a:	f7fe fb97 	bl	800b64c <rcl_node_get_default_options>
 800cf1e:	4640      	mov	r0, r8
 800cf20:	f7fe f9ea 	bl	800b2f8 <rcl_get_zero_initialized_node>
 800cf24:	f8cd 9000 	str.w	r9, [sp]
 800cf28:	e898 0003 	ldmia.w	r8, {r0, r1}
 800cf2c:	463b      	mov	r3, r7
 800cf2e:	e884 0003 	stmia.w	r4, {r0, r1}
 800cf32:	4632      	mov	r2, r6
 800cf34:	4629      	mov	r1, r5
 800cf36:	4620      	mov	r0, r4
 800cf38:	f7fe f9e8 	bl	800b30c <rcl_node_init>
 800cf3c:	b930      	cbnz	r0, 800cf4c <rclc_node_init_default+0x60>
 800cf3e:	b021      	add	sp, #132	@ 0x84
 800cf40:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cf44:	200b      	movs	r0, #11
 800cf46:	b021      	add	sp, #132	@ 0x84
 800cf48:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cf4c:	9003      	str	r0, [sp, #12]
 800cf4e:	f000 f9c3 	bl	800d2d8 <rcutils_reset_error>
 800cf52:	f000 f9c1 	bl	800d2d8 <rcutils_reset_error>
 800cf56:	9803      	ldr	r0, [sp, #12]
 800cf58:	b021      	add	sp, #132	@ 0x84
 800cf5a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cf5e:	200b      	movs	r0, #11
 800cf60:	4770      	bx	lr
 800cf62:	bf00      	nop

0800cf64 <rclc_publisher_init_default>:
 800cf64:	b368      	cbz	r0, 800cfc2 <rclc_publisher_init_default+0x5e>
 800cf66:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cf6a:	460d      	mov	r5, r1
 800cf6c:	b0a0      	sub	sp, #128	@ 0x80
 800cf6e:	b321      	cbz	r1, 800cfba <rclc_publisher_init_default+0x56>
 800cf70:	4616      	mov	r6, r2
 800cf72:	b312      	cbz	r2, 800cfba <rclc_publisher_init_default+0x56>
 800cf74:	461f      	mov	r7, r3
 800cf76:	b303      	cbz	r3, 800cfba <rclc_publisher_init_default+0x56>
 800cf78:	4604      	mov	r4, r0
 800cf7a:	f7fe fb93 	bl	800b6a4 <rcl_get_zero_initialized_publisher>
 800cf7e:	f10d 0810 	add.w	r8, sp, #16
 800cf82:	6020      	str	r0, [r4, #0]
 800cf84:	4640      	mov	r0, r8
 800cf86:	f7fe fc55 	bl	800b834 <rcl_publisher_get_default_options>
 800cf8a:	490f      	ldr	r1, [pc, #60]	@ (800cfc8 <rclc_publisher_init_default+0x64>)
 800cf8c:	2250      	movs	r2, #80	@ 0x50
 800cf8e:	4640      	mov	r0, r8
 800cf90:	f00b fdcb 	bl	8018b2a <memcpy>
 800cf94:	f8cd 8000 	str.w	r8, [sp]
 800cf98:	463b      	mov	r3, r7
 800cf9a:	4632      	mov	r2, r6
 800cf9c:	4629      	mov	r1, r5
 800cf9e:	4620      	mov	r0, r4
 800cfa0:	f7fe fb86 	bl	800b6b0 <rcl_publisher_init>
 800cfa4:	b910      	cbnz	r0, 800cfac <rclc_publisher_init_default+0x48>
 800cfa6:	b020      	add	sp, #128	@ 0x80
 800cfa8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cfac:	9003      	str	r0, [sp, #12]
 800cfae:	f000 f993 	bl	800d2d8 <rcutils_reset_error>
 800cfb2:	9803      	ldr	r0, [sp, #12]
 800cfb4:	b020      	add	sp, #128	@ 0x80
 800cfb6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cfba:	200b      	movs	r0, #11
 800cfbc:	b020      	add	sp, #128	@ 0x80
 800cfbe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cfc2:	200b      	movs	r0, #11
 800cfc4:	4770      	bx	lr
 800cfc6:	bf00      	nop
 800cfc8:	0801a088 	.word	0x0801a088

0800cfcc <rclc_subscription_init_default>:
 800cfcc:	b368      	cbz	r0, 800d02a <rclc_subscription_init_default+0x5e>
 800cfce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cfd2:	460d      	mov	r5, r1
 800cfd4:	b0a0      	sub	sp, #128	@ 0x80
 800cfd6:	b321      	cbz	r1, 800d022 <rclc_subscription_init_default+0x56>
 800cfd8:	4616      	mov	r6, r2
 800cfda:	b312      	cbz	r2, 800d022 <rclc_subscription_init_default+0x56>
 800cfdc:	461f      	mov	r7, r3
 800cfde:	b303      	cbz	r3, 800d022 <rclc_subscription_init_default+0x56>
 800cfe0:	4604      	mov	r4, r0
 800cfe2:	f7fe fca1 	bl	800b928 <rcl_get_zero_initialized_subscription>
 800cfe6:	f10d 0810 	add.w	r8, sp, #16
 800cfea:	6020      	str	r0, [r4, #0]
 800cfec:	4640      	mov	r0, r8
 800cfee:	f7fe fd9d 	bl	800bb2c <rcl_subscription_get_default_options>
 800cff2:	490f      	ldr	r1, [pc, #60]	@ (800d030 <rclc_subscription_init_default+0x64>)
 800cff4:	2250      	movs	r2, #80	@ 0x50
 800cff6:	4640      	mov	r0, r8
 800cff8:	f00b fd97 	bl	8018b2a <memcpy>
 800cffc:	f8cd 8000 	str.w	r8, [sp]
 800d000:	463b      	mov	r3, r7
 800d002:	4632      	mov	r2, r6
 800d004:	4629      	mov	r1, r5
 800d006:	4620      	mov	r0, r4
 800d008:	f7fe fc94 	bl	800b934 <rcl_subscription_init>
 800d00c:	b910      	cbnz	r0, 800d014 <rclc_subscription_init_default+0x48>
 800d00e:	b020      	add	sp, #128	@ 0x80
 800d010:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d014:	9003      	str	r0, [sp, #12]
 800d016:	f000 f95f 	bl	800d2d8 <rcutils_reset_error>
 800d01a:	9803      	ldr	r0, [sp, #12]
 800d01c:	b020      	add	sp, #128	@ 0x80
 800d01e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d022:	200b      	movs	r0, #11
 800d024:	b020      	add	sp, #128	@ 0x80
 800d026:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d02a:	200b      	movs	r0, #11
 800d02c:	4770      	bx	lr
 800d02e:	bf00      	nop
 800d030:	0801a0d8 	.word	0x0801a0d8

0800d034 <rclc_timer_init_default>:
 800d034:	b360      	cbz	r0, 800d090 <rclc_timer_init_default+0x5c>
 800d036:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d03a:	460e      	mov	r6, r1
 800d03c:	b08a      	sub	sp, #40	@ 0x28
 800d03e:	b319      	cbz	r1, 800d088 <rclc_timer_init_default+0x54>
 800d040:	4690      	mov	r8, r2
 800d042:	461f      	mov	r7, r3
 800d044:	4605      	mov	r5, r0
 800d046:	f7fe fea1 	bl	800bd8c <rcl_get_zero_initialized_timer>
 800d04a:	68b4      	ldr	r4, [r6, #8]
 800d04c:	6028      	str	r0, [r5, #0]
 800d04e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800d050:	f10d 0c0c 	add.w	ip, sp, #12
 800d054:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800d058:	6823      	ldr	r3, [r4, #0]
 800d05a:	f8cc 3000 	str.w	r3, [ip]
 800d05e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d060:	9302      	str	r3, [sp, #8]
 800d062:	e9cd 8700 	strd	r8, r7, [sp]
 800d066:	4628      	mov	r0, r5
 800d068:	4632      	mov	r2, r6
 800d06a:	f106 010c 	add.w	r1, r6, #12
 800d06e:	f7fe fe93 	bl	800bd98 <rcl_timer_init>
 800d072:	b910      	cbnz	r0, 800d07a <rclc_timer_init_default+0x46>
 800d074:	b00a      	add	sp, #40	@ 0x28
 800d076:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d07a:	9009      	str	r0, [sp, #36]	@ 0x24
 800d07c:	f000 f92c 	bl	800d2d8 <rcutils_reset_error>
 800d080:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d082:	b00a      	add	sp, #40	@ 0x28
 800d084:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d088:	200b      	movs	r0, #11
 800d08a:	b00a      	add	sp, #40	@ 0x28
 800d08c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d090:	200b      	movs	r0, #11
 800d092:	4770      	bx	lr

0800d094 <__default_zero_allocate>:
 800d094:	f00b b832 	b.w	80180fc <calloc>

0800d098 <__default_reallocate>:
 800d098:	f00b b9be 	b.w	8018418 <realloc>

0800d09c <__default_deallocate>:
 800d09c:	f00b b89a 	b.w	80181d4 <free>

0800d0a0 <__default_allocate>:
 800d0a0:	f00b b890 	b.w	80181c4 <malloc>

0800d0a4 <rcutils_get_zero_initialized_allocator>:
 800d0a4:	b510      	push	{r4, lr}
 800d0a6:	4c05      	ldr	r4, [pc, #20]	@ (800d0bc <rcutils_get_zero_initialized_allocator+0x18>)
 800d0a8:	4686      	mov	lr, r0
 800d0aa:	4684      	mov	ip, r0
 800d0ac:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800d0ae:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800d0b2:	6823      	ldr	r3, [r4, #0]
 800d0b4:	f8cc 3000 	str.w	r3, [ip]
 800d0b8:	4670      	mov	r0, lr
 800d0ba:	bd10      	pop	{r4, pc}
 800d0bc:	0801a128 	.word	0x0801a128

0800d0c0 <rcutils_set_default_allocator>:
 800d0c0:	b1a8      	cbz	r0, 800d0ee <rcutils_set_default_allocator+0x2e>
 800d0c2:	6802      	ldr	r2, [r0, #0]
 800d0c4:	b1a2      	cbz	r2, 800d0f0 <rcutils_set_default_allocator+0x30>
 800d0c6:	6841      	ldr	r1, [r0, #4]
 800d0c8:	b1a1      	cbz	r1, 800d0f4 <rcutils_set_default_allocator+0x34>
 800d0ca:	b410      	push	{r4}
 800d0cc:	68c4      	ldr	r4, [r0, #12]
 800d0ce:	b164      	cbz	r4, 800d0ea <rcutils_set_default_allocator+0x2a>
 800d0d0:	6880      	ldr	r0, [r0, #8]
 800d0d2:	b138      	cbz	r0, 800d0e4 <rcutils_set_default_allocator+0x24>
 800d0d4:	4b08      	ldr	r3, [pc, #32]	@ (800d0f8 <rcutils_set_default_allocator+0x38>)
 800d0d6:	601a      	str	r2, [r3, #0]
 800d0d8:	2200      	movs	r2, #0
 800d0da:	e9c3 4203 	strd	r4, r2, [r3, #12]
 800d0de:	e9c3 1001 	strd	r1, r0, [r3, #4]
 800d0e2:	2001      	movs	r0, #1
 800d0e4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d0e8:	4770      	bx	lr
 800d0ea:	4620      	mov	r0, r4
 800d0ec:	e7fa      	b.n	800d0e4 <rcutils_set_default_allocator+0x24>
 800d0ee:	4770      	bx	lr
 800d0f0:	4610      	mov	r0, r2
 800d0f2:	4770      	bx	lr
 800d0f4:	4608      	mov	r0, r1
 800d0f6:	4770      	bx	lr
 800d0f8:	20000048 	.word	0x20000048

0800d0fc <rcutils_get_default_allocator>:
 800d0fc:	b510      	push	{r4, lr}
 800d0fe:	4c05      	ldr	r4, [pc, #20]	@ (800d114 <rcutils_get_default_allocator+0x18>)
 800d100:	4686      	mov	lr, r0
 800d102:	4684      	mov	ip, r0
 800d104:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800d106:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800d10a:	6823      	ldr	r3, [r4, #0]
 800d10c:	f8cc 3000 	str.w	r3, [ip]
 800d110:	4670      	mov	r0, lr
 800d112:	bd10      	pop	{r4, pc}
 800d114:	20000048 	.word	0x20000048

0800d118 <rcutils_allocator_is_valid>:
 800d118:	b158      	cbz	r0, 800d132 <rcutils_allocator_is_valid+0x1a>
 800d11a:	6803      	ldr	r3, [r0, #0]
 800d11c:	b143      	cbz	r3, 800d130 <rcutils_allocator_is_valid+0x18>
 800d11e:	6843      	ldr	r3, [r0, #4]
 800d120:	b133      	cbz	r3, 800d130 <rcutils_allocator_is_valid+0x18>
 800d122:	68c3      	ldr	r3, [r0, #12]
 800d124:	b123      	cbz	r3, 800d130 <rcutils_allocator_is_valid+0x18>
 800d126:	6880      	ldr	r0, [r0, #8]
 800d128:	3800      	subs	r0, #0
 800d12a:	bf18      	it	ne
 800d12c:	2001      	movne	r0, #1
 800d12e:	4770      	bx	lr
 800d130:	4618      	mov	r0, r3
 800d132:	4770      	bx	lr

0800d134 <__atomic_load_8>:
 800d134:	ea80 4110 	eor.w	r1, r0, r0, lsr #16
 800d138:	f081 013d 	eor.w	r1, r1, #61	@ 0x3d
 800d13c:	4a15      	ldr	r2, [pc, #84]	@ (800d194 <__atomic_load_8+0x60>)
 800d13e:	4b16      	ldr	r3, [pc, #88]	@ (800d198 <__atomic_load_8+0x64>)
 800d140:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 800d144:	ea81 1111 	eor.w	r1, r1, r1, lsr #4
 800d148:	fb02 f101 	mul.w	r1, r2, r1
 800d14c:	ea81 31d1 	eor.w	r1, r1, r1, lsr #15
 800d150:	fba3 2301 	umull	r2, r3, r3, r1
 800d154:	091b      	lsrs	r3, r3, #4
 800d156:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 800d15a:	ebc3 03c2 	rsb	r3, r3, r2, lsl #3
 800d15e:	b4d0      	push	{r4, r6, r7}
 800d160:	4c0e      	ldr	r4, [pc, #56]	@ (800d19c <__atomic_load_8+0x68>)
 800d162:	1ac9      	subs	r1, r1, r3
 800d164:	1862      	adds	r2, r4, r1
 800d166:	f04f 0c01 	mov.w	ip, #1
 800d16a:	e8d2 3f4f 	ldrexb	r3, [r2]
 800d16e:	e8c2 cf46 	strexb	r6, ip, [r2]
 800d172:	2e00      	cmp	r6, #0
 800d174:	d1f9      	bne.n	800d16a <__atomic_load_8+0x36>
 800d176:	f3bf 8f5b 	dmb	ish
 800d17a:	b2db      	uxtb	r3, r3
 800d17c:	2b00      	cmp	r3, #0
 800d17e:	d1f4      	bne.n	800d16a <__atomic_load_8+0x36>
 800d180:	e9d0 6700 	ldrd	r6, r7, [r0]
 800d184:	f3bf 8f5b 	dmb	ish
 800d188:	5463      	strb	r3, [r4, r1]
 800d18a:	4630      	mov	r0, r6
 800d18c:	4639      	mov	r1, r7
 800d18e:	bcd0      	pop	{r4, r6, r7}
 800d190:	4770      	bx	lr
 800d192:	bf00      	nop
 800d194:	27d4eb2d 	.word	0x27d4eb2d
 800d198:	b21642c9 	.word	0xb21642c9
 800d19c:	2000c500 	.word	0x2000c500

0800d1a0 <__atomic_store_8>:
 800d1a0:	ea80 4110 	eor.w	r1, r0, r0, lsr #16
 800d1a4:	f081 013d 	eor.w	r1, r1, #61	@ 0x3d
 800d1a8:	b570      	push	{r4, r5, r6, lr}
 800d1aa:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 800d1ae:	4c14      	ldr	r4, [pc, #80]	@ (800d200 <__atomic_store_8+0x60>)
 800d1b0:	4d14      	ldr	r5, [pc, #80]	@ (800d204 <__atomic_store_8+0x64>)
 800d1b2:	ea81 1111 	eor.w	r1, r1, r1, lsr #4
 800d1b6:	fb04 f101 	mul.w	r1, r4, r1
 800d1ba:	4c13      	ldr	r4, [pc, #76]	@ (800d208 <__atomic_store_8+0x68>)
 800d1bc:	ea81 31d1 	eor.w	r1, r1, r1, lsr #15
 800d1c0:	fba4 4e01 	umull	r4, lr, r4, r1
 800d1c4:	ea4f 1e1e 	mov.w	lr, lr, lsr #4
 800d1c8:	eb0e 044e 	add.w	r4, lr, lr, lsl #1
 800d1cc:	ebce 0ec4 	rsb	lr, lr, r4, lsl #3
 800d1d0:	eba1 0e0e 	sub.w	lr, r1, lr
 800d1d4:	eb05 0c0e 	add.w	ip, r5, lr
 800d1d8:	f04f 0401 	mov.w	r4, #1
 800d1dc:	e8dc 1f4f 	ldrexb	r1, [ip]
 800d1e0:	e8cc 4f46 	strexb	r6, r4, [ip]
 800d1e4:	2e00      	cmp	r6, #0
 800d1e6:	d1f9      	bne.n	800d1dc <__atomic_store_8+0x3c>
 800d1e8:	f3bf 8f5b 	dmb	ish
 800d1ec:	b2c9      	uxtb	r1, r1
 800d1ee:	2900      	cmp	r1, #0
 800d1f0:	d1f4      	bne.n	800d1dc <__atomic_store_8+0x3c>
 800d1f2:	e9c0 2300 	strd	r2, r3, [r0]
 800d1f6:	f3bf 8f5b 	dmb	ish
 800d1fa:	f805 100e 	strb.w	r1, [r5, lr]
 800d1fe:	bd70      	pop	{r4, r5, r6, pc}
 800d200:	27d4eb2d 	.word	0x27d4eb2d
 800d204:	2000c500 	.word	0x2000c500
 800d208:	b21642c9 	.word	0xb21642c9

0800d20c <__atomic_exchange_8>:
 800d20c:	ea80 4c10 	eor.w	ip, r0, r0, lsr #16
 800d210:	f08c 0c3d 	eor.w	ip, ip, #61	@ 0x3d
 800d214:	4916      	ldr	r1, [pc, #88]	@ (800d270 <__atomic_exchange_8+0x64>)
 800d216:	eb0c 0ccc 	add.w	ip, ip, ip, lsl #3
 800d21a:	ea8c 1c1c 	eor.w	ip, ip, ip, lsr #4
 800d21e:	fb01 fc0c 	mul.w	ip, r1, ip
 800d222:	4914      	ldr	r1, [pc, #80]	@ (800d274 <__atomic_exchange_8+0x68>)
 800d224:	ea8c 3cdc 	eor.w	ip, ip, ip, lsr #15
 800d228:	b570      	push	{r4, r5, r6, lr}
 800d22a:	4605      	mov	r5, r0
 800d22c:	fba1 010c 	umull	r0, r1, r1, ip
 800d230:	0909      	lsrs	r1, r1, #4
 800d232:	eb01 0041 	add.w	r0, r1, r1, lsl #1
 800d236:	ebc1 01c0 	rsb	r1, r1, r0, lsl #3
 800d23a:	4e0f      	ldr	r6, [pc, #60]	@ (800d278 <__atomic_exchange_8+0x6c>)
 800d23c:	ebac 0c01 	sub.w	ip, ip, r1
 800d240:	eb06 010c 	add.w	r1, r6, ip
 800d244:	f04f 0e01 	mov.w	lr, #1
 800d248:	e8d1 4f4f 	ldrexb	r4, [r1]
 800d24c:	e8c1 ef40 	strexb	r0, lr, [r1]
 800d250:	2800      	cmp	r0, #0
 800d252:	d1f9      	bne.n	800d248 <__atomic_exchange_8+0x3c>
 800d254:	f3bf 8f5b 	dmb	ish
 800d258:	b2e4      	uxtb	r4, r4
 800d25a:	2c00      	cmp	r4, #0
 800d25c:	d1f4      	bne.n	800d248 <__atomic_exchange_8+0x3c>
 800d25e:	e9d5 0100 	ldrd	r0, r1, [r5]
 800d262:	e9c5 2300 	strd	r2, r3, [r5]
 800d266:	f3bf 8f5b 	dmb	ish
 800d26a:	f806 400c 	strb.w	r4, [r6, ip]
 800d26e:	bd70      	pop	{r4, r5, r6, pc}
 800d270:	27d4eb2d 	.word	0x27d4eb2d
 800d274:	b21642c9 	.word	0xb21642c9
 800d278:	2000c500 	.word	0x2000c500

0800d27c <rcutils_get_env>:
 800d27c:	b168      	cbz	r0, 800d29a <rcutils_get_env+0x1e>
 800d27e:	b510      	push	{r4, lr}
 800d280:	460c      	mov	r4, r1
 800d282:	b129      	cbz	r1, 800d290 <rcutils_get_env+0x14>
 800d284:	f00a ff56 	bl	8018134 <getenv>
 800d288:	b120      	cbz	r0, 800d294 <rcutils_get_env+0x18>
 800d28a:	6020      	str	r0, [r4, #0]
 800d28c:	2000      	movs	r0, #0
 800d28e:	bd10      	pop	{r4, pc}
 800d290:	4803      	ldr	r0, [pc, #12]	@ (800d2a0 <rcutils_get_env+0x24>)
 800d292:	bd10      	pop	{r4, pc}
 800d294:	4b03      	ldr	r3, [pc, #12]	@ (800d2a4 <rcutils_get_env+0x28>)
 800d296:	6023      	str	r3, [r4, #0]
 800d298:	bd10      	pop	{r4, pc}
 800d29a:	4803      	ldr	r0, [pc, #12]	@ (800d2a8 <rcutils_get_env+0x2c>)
 800d29c:	4770      	bx	lr
 800d29e:	bf00      	nop
 800d2a0:	08019a74 	.word	0x08019a74
 800d2a4:	08019b9c 	.word	0x08019b9c
 800d2a8:	08019a58 	.word	0x08019a58

0800d2ac <rcutils_get_error_string>:
 800d2ac:	4b06      	ldr	r3, [pc, #24]	@ (800d2c8 <rcutils_get_error_string+0x1c>)
 800d2ae:	781b      	ldrb	r3, [r3, #0]
 800d2b0:	b13b      	cbz	r3, 800d2c2 <rcutils_get_error_string+0x16>
 800d2b2:	4b06      	ldr	r3, [pc, #24]	@ (800d2cc <rcutils_get_error_string+0x20>)
 800d2b4:	781a      	ldrb	r2, [r3, #0]
 800d2b6:	b90a      	cbnz	r2, 800d2bc <rcutils_get_error_string+0x10>
 800d2b8:	2201      	movs	r2, #1
 800d2ba:	701a      	strb	r2, [r3, #0]
 800d2bc:	4b04      	ldr	r3, [pc, #16]	@ (800d2d0 <rcutils_get_error_string+0x24>)
 800d2be:	7818      	ldrb	r0, [r3, #0]
 800d2c0:	4770      	bx	lr
 800d2c2:	4b04      	ldr	r3, [pc, #16]	@ (800d2d4 <rcutils_get_error_string+0x28>)
 800d2c4:	7818      	ldrb	r0, [r3, #0]
 800d2c6:	4770      	bx	lr
 800d2c8:	2000c517 	.word	0x2000c517
 800d2cc:	2000c529 	.word	0x2000c529
 800d2d0:	2000c528 	.word	0x2000c528
 800d2d4:	08019a90 	.word	0x08019a90

0800d2d8 <rcutils_reset_error>:
 800d2d8:	ed9f 7b07 	vldr	d7, [pc, #28]	@ 800d2f8 <rcutils_reset_error+0x20>
 800d2dc:	4a08      	ldr	r2, [pc, #32]	@ (800d300 <rcutils_reset_error+0x28>)
 800d2de:	4809      	ldr	r0, [pc, #36]	@ (800d304 <rcutils_reset_error+0x2c>)
 800d2e0:	4909      	ldr	r1, [pc, #36]	@ (800d308 <rcutils_reset_error+0x30>)
 800d2e2:	2300      	movs	r3, #0
 800d2e4:	8013      	strh	r3, [r2, #0]
 800d2e6:	ed82 7b02 	vstr	d7, [r2, #8]
 800d2ea:	4a08      	ldr	r2, [pc, #32]	@ (800d30c <rcutils_reset_error+0x34>)
 800d2ec:	7003      	strb	r3, [r0, #0]
 800d2ee:	700b      	strb	r3, [r1, #0]
 800d2f0:	7013      	strb	r3, [r2, #0]
 800d2f2:	4770      	bx	lr
 800d2f4:	f3af 8000 	nop.w
	...
 800d300:	2000c518 	.word	0x2000c518
 800d304:	2000c529 	.word	0x2000c529
 800d308:	2000c528 	.word	0x2000c528
 800d30c:	2000c517 	.word	0x2000c517

0800d310 <rcutils_format_string_limit>:
 800d310:	b40f      	push	{r0, r1, r2, r3}
 800d312:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d314:	b083      	sub	sp, #12
 800d316:	ac08      	add	r4, sp, #32
 800d318:	9e0e      	ldr	r6, [sp, #56]	@ 0x38
 800d31a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800d31e:	b34e      	cbz	r6, 800d374 <rcutils_format_string_limit+0x64>
 800d320:	a808      	add	r0, sp, #32
 800d322:	f7ff fef9 	bl	800d118 <rcutils_allocator_is_valid>
 800d326:	b328      	cbz	r0, 800d374 <rcutils_format_string_limit+0x64>
 800d328:	2100      	movs	r1, #0
 800d32a:	ab0f      	add	r3, sp, #60	@ 0x3c
 800d32c:	4632      	mov	r2, r6
 800d32e:	4608      	mov	r0, r1
 800d330:	e9cd 3300 	strd	r3, r3, [sp]
 800d334:	f000 f8f4 	bl	800d520 <rcutils_vsnprintf>
 800d338:	1c43      	adds	r3, r0, #1
 800d33a:	4605      	mov	r5, r0
 800d33c:	d01a      	beq.n	800d374 <rcutils_format_string_limit+0x64>
 800d33e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d340:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800d342:	1c47      	adds	r7, r0, #1
 800d344:	429f      	cmp	r7, r3
 800d346:	bf84      	itt	hi
 800d348:	461f      	movhi	r7, r3
 800d34a:	f103 35ff 	addhi.w	r5, r3, #4294967295	@ 0xffffffff
 800d34e:	4638      	mov	r0, r7
 800d350:	9b08      	ldr	r3, [sp, #32]
 800d352:	4798      	blx	r3
 800d354:	4604      	mov	r4, r0
 800d356:	b168      	cbz	r0, 800d374 <rcutils_format_string_limit+0x64>
 800d358:	9b01      	ldr	r3, [sp, #4]
 800d35a:	4632      	mov	r2, r6
 800d35c:	4639      	mov	r1, r7
 800d35e:	f000 f8df 	bl	800d520 <rcutils_vsnprintf>
 800d362:	2800      	cmp	r0, #0
 800d364:	db02      	blt.n	800d36c <rcutils_format_string_limit+0x5c>
 800d366:	2300      	movs	r3, #0
 800d368:	5563      	strb	r3, [r4, r5]
 800d36a:	e004      	b.n	800d376 <rcutils_format_string_limit+0x66>
 800d36c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d36e:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800d370:	4620      	mov	r0, r4
 800d372:	4798      	blx	r3
 800d374:	2400      	movs	r4, #0
 800d376:	4620      	mov	r0, r4
 800d378:	b003      	add	sp, #12
 800d37a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800d37e:	b004      	add	sp, #16
 800d380:	4770      	bx	lr
 800d382:	bf00      	nop

0800d384 <rcutils_repl_str>:
 800d384:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d388:	ed2d 8b02 	vpush	{d8}
 800d38c:	b087      	sub	sp, #28
 800d38e:	4680      	mov	r8, r0
 800d390:	4608      	mov	r0, r1
 800d392:	f8cd 8004 	str.w	r8, [sp, #4]
 800d396:	ee08 2a10 	vmov	s16, r2
 800d39a:	468a      	mov	sl, r1
 800d39c:	4699      	mov	r9, r3
 800d39e:	f7f2 ff41 	bl	8000224 <strlen>
 800d3a2:	2600      	movs	r6, #0
 800d3a4:	4647      	mov	r7, r8
 800d3a6:	9002      	str	r0, [sp, #8]
 800d3a8:	46b3      	mov	fp, r6
 800d3aa:	2510      	movs	r5, #16
 800d3ac:	46b0      	mov	r8, r6
 800d3ae:	e01d      	b.n	800d3ec <rcutils_repl_str+0x68>
 800d3b0:	f10b 0b01 	add.w	fp, fp, #1
 800d3b4:	455e      	cmp	r6, fp
 800d3b6:	d211      	bcs.n	800d3dc <rcutils_repl_str+0x58>
 800d3b8:	442e      	add	r6, r5
 800d3ba:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800d3be:	f8d9 2010 	ldr.w	r2, [r9, #16]
 800d3c2:	00b1      	lsls	r1, r6, #2
 800d3c4:	4798      	blx	r3
 800d3c6:	2800      	cmp	r0, #0
 800d3c8:	f000 8088 	beq.w	800d4dc <rcutils_repl_str+0x158>
 800d3cc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d3d0:	f5b5 1f80 	cmp.w	r5, #1048576	@ 0x100000
 800d3d4:	4680      	mov	r8, r0
 800d3d6:	bf28      	it	cs
 800d3d8:	f44f 1580 	movcs.w	r5, #1048576	@ 0x100000
 800d3dc:	9a01      	ldr	r2, [sp, #4]
 800d3de:	eb08 038b 	add.w	r3, r8, fp, lsl #2
 800d3e2:	1aa2      	subs	r2, r4, r2
 800d3e4:	f843 2c04 	str.w	r2, [r3, #-4]
 800d3e8:	9b02      	ldr	r3, [sp, #8]
 800d3ea:	18e7      	adds	r7, r4, r3
 800d3ec:	4651      	mov	r1, sl
 800d3ee:	4638      	mov	r0, r7
 800d3f0:	f00b fa9b 	bl	801892a <strstr>
 800d3f4:	4604      	mov	r4, r0
 800d3f6:	4640      	mov	r0, r8
 800d3f8:	2c00      	cmp	r4, #0
 800d3fa:	d1d9      	bne.n	800d3b0 <rcutils_repl_str+0x2c>
 800d3fc:	46b8      	mov	r8, r7
 800d3fe:	4607      	mov	r7, r0
 800d400:	4640      	mov	r0, r8
 800d402:	f7f2 ff0f 	bl	8000224 <strlen>
 800d406:	9b01      	ldr	r3, [sp, #4]
 800d408:	eba8 0303 	sub.w	r3, r8, r3
 800d40c:	181c      	adds	r4, r3, r0
 800d40e:	9404      	str	r4, [sp, #16]
 800d410:	f1bb 0f00 	cmp.w	fp, #0
 800d414:	d04a      	beq.n	800d4ac <rcutils_repl_str+0x128>
 800d416:	ee18 0a10 	vmov	r0, s16
 800d41a:	f7f2 ff03 	bl	8000224 <strlen>
 800d41e:	9b02      	ldr	r3, [sp, #8]
 800d420:	f8d9 1010 	ldr.w	r1, [r9, #16]
 800d424:	1ac3      	subs	r3, r0, r3
 800d426:	fb0b 4303 	mla	r3, fp, r3, r4
 800d42a:	461a      	mov	r2, r3
 800d42c:	9305      	str	r3, [sp, #20]
 800d42e:	4606      	mov	r6, r0
 800d430:	f8d9 3000 	ldr.w	r3, [r9]
 800d434:	1c50      	adds	r0, r2, #1
 800d436:	4798      	blx	r3
 800d438:	9003      	str	r0, [sp, #12]
 800d43a:	2800      	cmp	r0, #0
 800d43c:	d04f      	beq.n	800d4de <rcutils_repl_str+0x15a>
 800d43e:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800d442:	683a      	ldr	r2, [r7, #0]
 800d444:	4641      	mov	r1, r8
 800d446:	f00b fb70 	bl	8018b2a <memcpy>
 800d44a:	683d      	ldr	r5, [r7, #0]
 800d44c:	9b03      	ldr	r3, [sp, #12]
 800d44e:	9701      	str	r7, [sp, #4]
 800d450:	46ba      	mov	sl, r7
 800d452:	441d      	add	r5, r3
 800d454:	9f02      	ldr	r7, [sp, #8]
 800d456:	f8cd 9008 	str.w	r9, [sp, #8]
 800d45a:	2401      	movs	r4, #1
 800d45c:	46d1      	mov	r9, sl
 800d45e:	ee18 aa10 	vmov	sl, s16
 800d462:	e00a      	b.n	800d47a <rcutils_repl_str+0xf6>
 800d464:	f8d9 5000 	ldr.w	r5, [r9]
 800d468:	1aaa      	subs	r2, r5, r2
 800d46a:	1885      	adds	r5, r0, r2
 800d46c:	f00b fb5d 	bl	8018b2a <memcpy>
 800d470:	45a3      	cmp	fp, r4
 800d472:	f104 0201 	add.w	r2, r4, #1
 800d476:	d935      	bls.n	800d4e4 <rcutils_repl_str+0x160>
 800d478:	4614      	mov	r4, r2
 800d47a:	4632      	mov	r2, r6
 800d47c:	4651      	mov	r1, sl
 800d47e:	4628      	mov	r0, r5
 800d480:	f00b fb53 	bl	8018b2a <memcpy>
 800d484:	f859 2b04 	ldr.w	r2, [r9], #4
 800d488:	45a3      	cmp	fp, r4
 800d48a:	443a      	add	r2, r7
 800d48c:	eb05 0006 	add.w	r0, r5, r6
 800d490:	eb08 0102 	add.w	r1, r8, r2
 800d494:	d1e6      	bne.n	800d464 <rcutils_repl_str+0xe0>
 800d496:	9b04      	ldr	r3, [sp, #16]
 800d498:	1a9a      	subs	r2, r3, r2
 800d49a:	e9dd 7901 	ldrd	r7, r9, [sp, #4]
 800d49e:	f00b fb44 	bl	8018b2a <memcpy>
 800d4a2:	9a03      	ldr	r2, [sp, #12]
 800d4a4:	9905      	ldr	r1, [sp, #20]
 800d4a6:	2300      	movs	r3, #0
 800d4a8:	5453      	strb	r3, [r2, r1]
 800d4aa:	e00b      	b.n	800d4c4 <rcutils_repl_str+0x140>
 800d4ac:	4620      	mov	r0, r4
 800d4ae:	f8d9 3000 	ldr.w	r3, [r9]
 800d4b2:	f8d9 1010 	ldr.w	r1, [r9, #16]
 800d4b6:	3001      	adds	r0, #1
 800d4b8:	4798      	blx	r3
 800d4ba:	9003      	str	r0, [sp, #12]
 800d4bc:	b110      	cbz	r0, 800d4c4 <rcutils_repl_str+0x140>
 800d4be:	9901      	ldr	r1, [sp, #4]
 800d4c0:	f00b fb2b 	bl	8018b1a <strcpy>
 800d4c4:	4638      	mov	r0, r7
 800d4c6:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800d4ca:	f8d9 1010 	ldr.w	r1, [r9, #16]
 800d4ce:	4798      	blx	r3
 800d4d0:	9803      	ldr	r0, [sp, #12]
 800d4d2:	b007      	add	sp, #28
 800d4d4:	ecbd 8b02 	vpop	{d8}
 800d4d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d4dc:	4647      	mov	r7, r8
 800d4de:	2300      	movs	r3, #0
 800d4e0:	9303      	str	r3, [sp, #12]
 800d4e2:	e7ef      	b.n	800d4c4 <rcutils_repl_str+0x140>
 800d4e4:	e9dd 7901 	ldrd	r7, r9, [sp, #4]
 800d4e8:	e7db      	b.n	800d4a2 <rcutils_repl_str+0x11e>
 800d4ea:	bf00      	nop

0800d4ec <rcutils_snprintf>:
 800d4ec:	b40c      	push	{r2, r3}
 800d4ee:	b530      	push	{r4, r5, lr}
 800d4f0:	b083      	sub	sp, #12
 800d4f2:	ab06      	add	r3, sp, #24
 800d4f4:	f853 2b04 	ldr.w	r2, [r3], #4
 800d4f8:	9301      	str	r3, [sp, #4]
 800d4fa:	b152      	cbz	r2, 800d512 <rcutils_snprintf+0x26>
 800d4fc:	b138      	cbz	r0, 800d50e <rcutils_snprintf+0x22>
 800d4fe:	b141      	cbz	r1, 800d512 <rcutils_snprintf+0x26>
 800d500:	f00b f9b4 	bl	801886c <vsniprintf>
 800d504:	b003      	add	sp, #12
 800d506:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d50a:	b002      	add	sp, #8
 800d50c:	4770      	bx	lr
 800d50e:	2900      	cmp	r1, #0
 800d510:	d0f6      	beq.n	800d500 <rcutils_snprintf+0x14>
 800d512:	f00b fad5 	bl	8018ac0 <__errno>
 800d516:	2316      	movs	r3, #22
 800d518:	6003      	str	r3, [r0, #0]
 800d51a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d51e:	e7f1      	b.n	800d504 <rcutils_snprintf+0x18>

0800d520 <rcutils_vsnprintf>:
 800d520:	b570      	push	{r4, r5, r6, lr}
 800d522:	b13a      	cbz	r2, 800d534 <rcutils_vsnprintf+0x14>
 800d524:	b120      	cbz	r0, 800d530 <rcutils_vsnprintf+0x10>
 800d526:	b129      	cbz	r1, 800d534 <rcutils_vsnprintf+0x14>
 800d528:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800d52c:	f00b b99e 	b.w	801886c <vsniprintf>
 800d530:	2900      	cmp	r1, #0
 800d532:	d0f9      	beq.n	800d528 <rcutils_vsnprintf+0x8>
 800d534:	f00b fac4 	bl	8018ac0 <__errno>
 800d538:	2316      	movs	r3, #22
 800d53a:	6003      	str	r3, [r0, #0]
 800d53c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d540:	bd70      	pop	{r4, r5, r6, pc}
 800d542:	bf00      	nop

0800d544 <rcutils_strdup>:
 800d544:	b084      	sub	sp, #16
 800d546:	b570      	push	{r4, r5, r6, lr}
 800d548:	b082      	sub	sp, #8
 800d54a:	ac07      	add	r4, sp, #28
 800d54c:	e884 000e 	stmia.w	r4, {r1, r2, r3}
 800d550:	4605      	mov	r5, r0
 800d552:	b1b0      	cbz	r0, 800d582 <rcutils_strdup+0x3e>
 800d554:	f7f2 fe66 	bl	8000224 <strlen>
 800d558:	1c42      	adds	r2, r0, #1
 800d55a:	9b07      	ldr	r3, [sp, #28]
 800d55c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800d55e:	9201      	str	r2, [sp, #4]
 800d560:	4606      	mov	r6, r0
 800d562:	4610      	mov	r0, r2
 800d564:	4798      	blx	r3
 800d566:	4604      	mov	r4, r0
 800d568:	b128      	cbz	r0, 800d576 <rcutils_strdup+0x32>
 800d56a:	9a01      	ldr	r2, [sp, #4]
 800d56c:	4629      	mov	r1, r5
 800d56e:	f00b fadc 	bl	8018b2a <memcpy>
 800d572:	2300      	movs	r3, #0
 800d574:	55a3      	strb	r3, [r4, r6]
 800d576:	4620      	mov	r0, r4
 800d578:	b002      	add	sp, #8
 800d57a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800d57e:	b004      	add	sp, #16
 800d580:	4770      	bx	lr
 800d582:	4604      	mov	r4, r0
 800d584:	e7f7      	b.n	800d576 <rcutils_strdup+0x32>
 800d586:	bf00      	nop

0800d588 <rcutils_strndup>:
 800d588:	b082      	sub	sp, #8
 800d58a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d58c:	ac06      	add	r4, sp, #24
 800d58e:	e884 000c 	stmia.w	r4, {r2, r3}
 800d592:	4605      	mov	r5, r0
 800d594:	b188      	cbz	r0, 800d5ba <rcutils_strndup+0x32>
 800d596:	1c4f      	adds	r7, r1, #1
 800d598:	460e      	mov	r6, r1
 800d59a:	4638      	mov	r0, r7
 800d59c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d59e:	4790      	blx	r2
 800d5a0:	4604      	mov	r4, r0
 800d5a2:	b128      	cbz	r0, 800d5b0 <rcutils_strndup+0x28>
 800d5a4:	463a      	mov	r2, r7
 800d5a6:	4629      	mov	r1, r5
 800d5a8:	f00b fabf 	bl	8018b2a <memcpy>
 800d5ac:	2300      	movs	r3, #0
 800d5ae:	55a3      	strb	r3, [r4, r6]
 800d5b0:	4620      	mov	r0, r4
 800d5b2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800d5b6:	b002      	add	sp, #8
 800d5b8:	4770      	bx	lr
 800d5ba:	4604      	mov	r4, r0
 800d5bc:	e7f8      	b.n	800d5b0 <rcutils_strndup+0x28>
 800d5be:	bf00      	nop

0800d5c0 <rcutils_system_time_now>:
 800d5c0:	b308      	cbz	r0, 800d606 <rcutils_system_time_now+0x46>
 800d5c2:	b570      	push	{r4, r5, r6, lr}
 800d5c4:	b084      	sub	sp, #16
 800d5c6:	4604      	mov	r4, r0
 800d5c8:	4669      	mov	r1, sp
 800d5ca:	2001      	movs	r0, #1
 800d5cc:	f7f5 feac 	bl	8003328 <clock_gettime>
 800d5d0:	e9dd 3500 	ldrd	r3, r5, [sp]
 800d5d4:	2d00      	cmp	r5, #0
 800d5d6:	db13      	blt.n	800d600 <rcutils_system_time_now+0x40>
 800d5d8:	9902      	ldr	r1, [sp, #8]
 800d5da:	2900      	cmp	r1, #0
 800d5dc:	db0d      	blt.n	800d5fa <rcutils_system_time_now+0x3a>
 800d5de:	4e0b      	ldr	r6, [pc, #44]	@ (800d60c <rcutils_system_time_now+0x4c>)
 800d5e0:	fba3 3206 	umull	r3, r2, r3, r6
 800d5e4:	185b      	adds	r3, r3, r1
 800d5e6:	fb06 2205 	mla	r2, r6, r5, r2
 800d5ea:	f04f 0000 	mov.w	r0, #0
 800d5ee:	eb42 72e1 	adc.w	r2, r2, r1, asr #31
 800d5f2:	e9c4 3200 	strd	r3, r2, [r4]
 800d5f6:	b004      	add	sp, #16
 800d5f8:	bd70      	pop	{r4, r5, r6, pc}
 800d5fa:	ea53 0205 	orrs.w	r2, r3, r5
 800d5fe:	d1ee      	bne.n	800d5de <rcutils_system_time_now+0x1e>
 800d600:	2002      	movs	r0, #2
 800d602:	b004      	add	sp, #16
 800d604:	bd70      	pop	{r4, r5, r6, pc}
 800d606:	200b      	movs	r0, #11
 800d608:	4770      	bx	lr
 800d60a:	bf00      	nop
 800d60c:	3b9aca00 	.word	0x3b9aca00

0800d610 <rcutils_steady_time_now>:
 800d610:	b308      	cbz	r0, 800d656 <rcutils_steady_time_now+0x46>
 800d612:	b570      	push	{r4, r5, r6, lr}
 800d614:	b084      	sub	sp, #16
 800d616:	4604      	mov	r4, r0
 800d618:	4669      	mov	r1, sp
 800d61a:	2000      	movs	r0, #0
 800d61c:	f7f5 fe84 	bl	8003328 <clock_gettime>
 800d620:	e9dd 3500 	ldrd	r3, r5, [sp]
 800d624:	2d00      	cmp	r5, #0
 800d626:	db13      	blt.n	800d650 <rcutils_steady_time_now+0x40>
 800d628:	9902      	ldr	r1, [sp, #8]
 800d62a:	2900      	cmp	r1, #0
 800d62c:	db0d      	blt.n	800d64a <rcutils_steady_time_now+0x3a>
 800d62e:	4e0b      	ldr	r6, [pc, #44]	@ (800d65c <rcutils_steady_time_now+0x4c>)
 800d630:	fba3 3206 	umull	r3, r2, r3, r6
 800d634:	185b      	adds	r3, r3, r1
 800d636:	fb06 2205 	mla	r2, r6, r5, r2
 800d63a:	f04f 0000 	mov.w	r0, #0
 800d63e:	eb42 72e1 	adc.w	r2, r2, r1, asr #31
 800d642:	e9c4 3200 	strd	r3, r2, [r4]
 800d646:	b004      	add	sp, #16
 800d648:	bd70      	pop	{r4, r5, r6, pc}
 800d64a:	ea53 0205 	orrs.w	r2, r3, r5
 800d64e:	d1ee      	bne.n	800d62e <rcutils_steady_time_now+0x1e>
 800d650:	2002      	movs	r0, #2
 800d652:	b004      	add	sp, #16
 800d654:	bd70      	pop	{r4, r5, r6, pc}
 800d656:	200b      	movs	r0, #11
 800d658:	4770      	bx	lr
 800d65a:	bf00      	nop
 800d65c:	3b9aca00 	.word	0x3b9aca00

0800d660 <rmw_get_zero_initialized_init_options>:
 800d660:	b510      	push	{r4, lr}
 800d662:	2238      	movs	r2, #56	@ 0x38
 800d664:	4604      	mov	r4, r0
 800d666:	2100      	movs	r1, #0
 800d668:	f00b f938 	bl	80188dc <memset>
 800d66c:	f104 0010 	add.w	r0, r4, #16
 800d670:	f000 f80a 	bl	800d688 <rmw_get_default_security_options>
 800d674:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d678:	60e3      	str	r3, [r4, #12]
 800d67a:	4620      	mov	r0, r4
 800d67c:	bd10      	pop	{r4, pc}
 800d67e:	bf00      	nop

0800d680 <rmw_get_default_publisher_options>:
 800d680:	2200      	movs	r2, #0
 800d682:	6002      	str	r2, [r0, #0]
 800d684:	7102      	strb	r2, [r0, #4]
 800d686:	4770      	bx	lr

0800d688 <rmw_get_default_security_options>:
 800d688:	2200      	movs	r2, #0
 800d68a:	7002      	strb	r2, [r0, #0]
 800d68c:	6042      	str	r2, [r0, #4]
 800d68e:	4770      	bx	lr

0800d690 <rmw_subscription_content_filter_options_fini>:
 800d690:	b1b0      	cbz	r0, 800d6c0 <rmw_subscription_content_filter_options_fini+0x30>
 800d692:	b538      	push	{r3, r4, r5, lr}
 800d694:	4604      	mov	r4, r0
 800d696:	4608      	mov	r0, r1
 800d698:	460d      	mov	r5, r1
 800d69a:	f7ff fd3d 	bl	800d118 <rcutils_allocator_is_valid>
 800d69e:	b168      	cbz	r0, 800d6bc <rmw_subscription_content_filter_options_fini+0x2c>
 800d6a0:	6820      	ldr	r0, [r4, #0]
 800d6a2:	b120      	cbz	r0, 800d6ae <rmw_subscription_content_filter_options_fini+0x1e>
 800d6a4:	686b      	ldr	r3, [r5, #4]
 800d6a6:	6929      	ldr	r1, [r5, #16]
 800d6a8:	4798      	blx	r3
 800d6aa:	2300      	movs	r3, #0
 800d6ac:	6023      	str	r3, [r4, #0]
 800d6ae:	1d20      	adds	r0, r4, #4
 800d6b0:	f008 fc2e 	bl	8015f10 <rcutils_string_array_fini>
 800d6b4:	3800      	subs	r0, #0
 800d6b6:	bf18      	it	ne
 800d6b8:	2001      	movne	r0, #1
 800d6ba:	bd38      	pop	{r3, r4, r5, pc}
 800d6bc:	200b      	movs	r0, #11
 800d6be:	bd38      	pop	{r3, r4, r5, pc}
 800d6c0:	200b      	movs	r0, #11
 800d6c2:	4770      	bx	lr

0800d6c4 <rmw_get_default_subscription_options>:
 800d6c4:	2200      	movs	r2, #0
 800d6c6:	e9c0 2200 	strd	r2, r2, [r0]
 800d6ca:	6082      	str	r2, [r0, #8]
 800d6cc:	4770      	bx	lr
 800d6ce:	bf00      	nop

0800d6d0 <rmw_get_zero_initialized_message_info>:
 800d6d0:	b510      	push	{r4, lr}
 800d6d2:	2240      	movs	r2, #64	@ 0x40
 800d6d4:	4604      	mov	r4, r0
 800d6d6:	2100      	movs	r1, #0
 800d6d8:	f00b f900 	bl	80188dc <memset>
 800d6dc:	4620      	mov	r0, r4
 800d6de:	bd10      	pop	{r4, pc}

0800d6e0 <rmw_validate_namespace_with_size>:
 800d6e0:	b340      	cbz	r0, 800d734 <rmw_validate_namespace_with_size+0x54>
 800d6e2:	b570      	push	{r4, r5, r6, lr}
 800d6e4:	4614      	mov	r4, r2
 800d6e6:	b0c2      	sub	sp, #264	@ 0x108
 800d6e8:	b332      	cbz	r2, 800d738 <rmw_validate_namespace_with_size+0x58>
 800d6ea:	2901      	cmp	r1, #1
 800d6ec:	460d      	mov	r5, r1
 800d6ee:	461e      	mov	r6, r3
 800d6f0:	d102      	bne.n	800d6f8 <rmw_validate_namespace_with_size+0x18>
 800d6f2:	7803      	ldrb	r3, [r0, #0]
 800d6f4:	2b2f      	cmp	r3, #47	@ 0x2f
 800d6f6:	d012      	beq.n	800d71e <rmw_validate_namespace_with_size+0x3e>
 800d6f8:	aa01      	add	r2, sp, #4
 800d6fa:	4669      	mov	r1, sp
 800d6fc:	f008 fdf0 	bl	80162e0 <rmw_validate_full_topic_name>
 800d700:	b978      	cbnz	r0, 800d722 <rmw_validate_namespace_with_size+0x42>
 800d702:	9b00      	ldr	r3, [sp, #0]
 800d704:	b14b      	cbz	r3, 800d71a <rmw_validate_namespace_with_size+0x3a>
 800d706:	2b07      	cmp	r3, #7
 800d708:	d007      	beq.n	800d71a <rmw_validate_namespace_with_size+0x3a>
 800d70a:	1e5a      	subs	r2, r3, #1
 800d70c:	2a05      	cmp	r2, #5
 800d70e:	d82b      	bhi.n	800d768 <rmw_validate_namespace_with_size+0x88>
 800d710:	e8df f002 	tbb	[pc, r2]
 800d714:	1e212427 	.word	0x1e212427
 800d718:	141b      	.short	0x141b
 800d71a:	2df5      	cmp	r5, #245	@ 0xf5
 800d71c:	d803      	bhi.n	800d726 <rmw_validate_namespace_with_size+0x46>
 800d71e:	2000      	movs	r0, #0
 800d720:	6020      	str	r0, [r4, #0]
 800d722:	b042      	add	sp, #264	@ 0x108
 800d724:	bd70      	pop	{r4, r5, r6, pc}
 800d726:	2307      	movs	r3, #7
 800d728:	6023      	str	r3, [r4, #0]
 800d72a:	2e00      	cmp	r6, #0
 800d72c:	d0f9      	beq.n	800d722 <rmw_validate_namespace_with_size+0x42>
 800d72e:	23f4      	movs	r3, #244	@ 0xf4
 800d730:	6033      	str	r3, [r6, #0]
 800d732:	e7f6      	b.n	800d722 <rmw_validate_namespace_with_size+0x42>
 800d734:	200b      	movs	r0, #11
 800d736:	4770      	bx	lr
 800d738:	200b      	movs	r0, #11
 800d73a:	e7f2      	b.n	800d722 <rmw_validate_namespace_with_size+0x42>
 800d73c:	2306      	movs	r3, #6
 800d73e:	6023      	str	r3, [r4, #0]
 800d740:	2e00      	cmp	r6, #0
 800d742:	d0ee      	beq.n	800d722 <rmw_validate_namespace_with_size+0x42>
 800d744:	9b01      	ldr	r3, [sp, #4]
 800d746:	6033      	str	r3, [r6, #0]
 800d748:	e7eb      	b.n	800d722 <rmw_validate_namespace_with_size+0x42>
 800d74a:	2305      	movs	r3, #5
 800d74c:	6023      	str	r3, [r4, #0]
 800d74e:	e7f7      	b.n	800d740 <rmw_validate_namespace_with_size+0x60>
 800d750:	2304      	movs	r3, #4
 800d752:	6023      	str	r3, [r4, #0]
 800d754:	e7f4      	b.n	800d740 <rmw_validate_namespace_with_size+0x60>
 800d756:	2303      	movs	r3, #3
 800d758:	6023      	str	r3, [r4, #0]
 800d75a:	e7f1      	b.n	800d740 <rmw_validate_namespace_with_size+0x60>
 800d75c:	2302      	movs	r3, #2
 800d75e:	6023      	str	r3, [r4, #0]
 800d760:	e7ee      	b.n	800d740 <rmw_validate_namespace_with_size+0x60>
 800d762:	2301      	movs	r3, #1
 800d764:	6023      	str	r3, [r4, #0]
 800d766:	e7eb      	b.n	800d740 <rmw_validate_namespace_with_size+0x60>
 800d768:	4a03      	ldr	r2, [pc, #12]	@ (800d778 <rmw_validate_namespace_with_size+0x98>)
 800d76a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800d76e:	a802      	add	r0, sp, #8
 800d770:	f7ff febc 	bl	800d4ec <rcutils_snprintf>
 800d774:	2001      	movs	r0, #1
 800d776:	e7d4      	b.n	800d722 <rmw_validate_namespace_with_size+0x42>
 800d778:	08019a94 	.word	0x08019a94

0800d77c <rmw_validate_namespace>:
 800d77c:	b168      	cbz	r0, 800d79a <rmw_validate_namespace+0x1e>
 800d77e:	b570      	push	{r4, r5, r6, lr}
 800d780:	460d      	mov	r5, r1
 800d782:	4616      	mov	r6, r2
 800d784:	4604      	mov	r4, r0
 800d786:	f7f2 fd4d 	bl	8000224 <strlen>
 800d78a:	4633      	mov	r3, r6
 800d78c:	4601      	mov	r1, r0
 800d78e:	462a      	mov	r2, r5
 800d790:	4620      	mov	r0, r4
 800d792:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800d796:	f7ff bfa3 	b.w	800d6e0 <rmw_validate_namespace_with_size>
 800d79a:	200b      	movs	r0, #11
 800d79c:	4770      	bx	lr
 800d79e:	bf00      	nop

0800d7a0 <rmw_namespace_validation_result_string>:
 800d7a0:	2807      	cmp	r0, #7
 800d7a2:	bf9a      	itte	ls
 800d7a4:	4b02      	ldrls	r3, [pc, #8]	@ (800d7b0 <rmw_namespace_validation_result_string+0x10>)
 800d7a6:	f853 0020 	ldrls.w	r0, [r3, r0, lsl #2]
 800d7aa:	4802      	ldrhi	r0, [pc, #8]	@ (800d7b4 <rmw_namespace_validation_result_string+0x14>)
 800d7ac:	4770      	bx	lr
 800d7ae:	bf00      	nop
 800d7b0:	0801a13c 	.word	0x0801a13c
 800d7b4:	08019ae4 	.word	0x08019ae4

0800d7b8 <rmw_validate_node_name>:
 800d7b8:	2800      	cmp	r0, #0
 800d7ba:	d03b      	beq.n	800d834 <rmw_validate_node_name+0x7c>
 800d7bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d7c0:	460d      	mov	r5, r1
 800d7c2:	2900      	cmp	r1, #0
 800d7c4:	d038      	beq.n	800d838 <rmw_validate_node_name+0x80>
 800d7c6:	4616      	mov	r6, r2
 800d7c8:	4604      	mov	r4, r0
 800d7ca:	f7f2 fd2b 	bl	8000224 <strlen>
 800d7ce:	b1e0      	cbz	r0, 800d80a <rmw_validate_node_name+0x52>
 800d7d0:	1e63      	subs	r3, r4, #1
 800d7d2:	eb03 0800 	add.w	r8, r3, r0
 800d7d6:	f1c4 0101 	rsb	r1, r4, #1
 800d7da:	18cf      	adds	r7, r1, r3
 800d7dc:	f813 ef01 	ldrb.w	lr, [r3, #1]!
 800d7e0:	f1ae 0230 	sub.w	r2, lr, #48	@ 0x30
 800d7e4:	f02e 0c20 	bic.w	ip, lr, #32
 800d7e8:	2a09      	cmp	r2, #9
 800d7ea:	f1ac 0c41 	sub.w	ip, ip, #65	@ 0x41
 800d7ee:	d914      	bls.n	800d81a <rmw_validate_node_name+0x62>
 800d7f0:	f1bc 0f19 	cmp.w	ip, #25
 800d7f4:	d911      	bls.n	800d81a <rmw_validate_node_name+0x62>
 800d7f6:	f1be 0f5f 	cmp.w	lr, #95	@ 0x5f
 800d7fa:	d00e      	beq.n	800d81a <rmw_validate_node_name+0x62>
 800d7fc:	2302      	movs	r3, #2
 800d7fe:	602b      	str	r3, [r5, #0]
 800d800:	b106      	cbz	r6, 800d804 <rmw_validate_node_name+0x4c>
 800d802:	6037      	str	r7, [r6, #0]
 800d804:	2000      	movs	r0, #0
 800d806:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d80a:	2301      	movs	r3, #1
 800d80c:	602b      	str	r3, [r5, #0]
 800d80e:	2e00      	cmp	r6, #0
 800d810:	d0f8      	beq.n	800d804 <rmw_validate_node_name+0x4c>
 800d812:	2000      	movs	r0, #0
 800d814:	6030      	str	r0, [r6, #0]
 800d816:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d81a:	4543      	cmp	r3, r8
 800d81c:	d1dd      	bne.n	800d7da <rmw_validate_node_name+0x22>
 800d81e:	7822      	ldrb	r2, [r4, #0]
 800d820:	4b0d      	ldr	r3, [pc, #52]	@ (800d858 <rmw_validate_node_name+0xa0>)
 800d822:	5cd3      	ldrb	r3, [r2, r3]
 800d824:	f013 0304 	ands.w	r3, r3, #4
 800d828:	d110      	bne.n	800d84c <rmw_validate_node_name+0x94>
 800d82a:	28ff      	cmp	r0, #255	@ 0xff
 800d82c:	d806      	bhi.n	800d83c <rmw_validate_node_name+0x84>
 800d82e:	602b      	str	r3, [r5, #0]
 800d830:	4618      	mov	r0, r3
 800d832:	e7e8      	b.n	800d806 <rmw_validate_node_name+0x4e>
 800d834:	200b      	movs	r0, #11
 800d836:	4770      	bx	lr
 800d838:	200b      	movs	r0, #11
 800d83a:	e7e4      	b.n	800d806 <rmw_validate_node_name+0x4e>
 800d83c:	2204      	movs	r2, #4
 800d83e:	602a      	str	r2, [r5, #0]
 800d840:	2e00      	cmp	r6, #0
 800d842:	d0df      	beq.n	800d804 <rmw_validate_node_name+0x4c>
 800d844:	22fe      	movs	r2, #254	@ 0xfe
 800d846:	6032      	str	r2, [r6, #0]
 800d848:	4618      	mov	r0, r3
 800d84a:	e7dc      	b.n	800d806 <rmw_validate_node_name+0x4e>
 800d84c:	2303      	movs	r3, #3
 800d84e:	602b      	str	r3, [r5, #0]
 800d850:	2e00      	cmp	r6, #0
 800d852:	d1de      	bne.n	800d812 <rmw_validate_node_name+0x5a>
 800d854:	e7d6      	b.n	800d804 <rmw_validate_node_name+0x4c>
 800d856:	bf00      	nop
 800d858:	0801a583 	.word	0x0801a583

0800d85c <rmw_node_name_validation_result_string>:
 800d85c:	2804      	cmp	r0, #4
 800d85e:	bf9a      	itte	ls
 800d860:	4b02      	ldrls	r3, [pc, #8]	@ (800d86c <rmw_node_name_validation_result_string+0x10>)
 800d862:	f853 0020 	ldrls.w	r0, [r3, r0, lsl #2]
 800d866:	4802      	ldrhi	r0, [pc, #8]	@ (800d870 <rmw_node_name_validation_result_string+0x14>)
 800d868:	4770      	bx	lr
 800d86a:	bf00      	nop
 800d86c:	0801a15c 	.word	0x0801a15c
 800d870:	08019c8c 	.word	0x08019c8c

0800d874 <rmw_uros_set_custom_transport>:
 800d874:	b470      	push	{r4, r5, r6}
 800d876:	e9dd 5603 	ldrd	r5, r6, [sp, #12]
 800d87a:	b162      	cbz	r2, 800d896 <rmw_uros_set_custom_transport+0x22>
 800d87c:	b15b      	cbz	r3, 800d896 <rmw_uros_set_custom_transport+0x22>
 800d87e:	b155      	cbz	r5, 800d896 <rmw_uros_set_custom_transport+0x22>
 800d880:	b14e      	cbz	r6, 800d896 <rmw_uros_set_custom_transport+0x22>
 800d882:	4c06      	ldr	r4, [pc, #24]	@ (800d89c <rmw_uros_set_custom_transport+0x28>)
 800d884:	7020      	strb	r0, [r4, #0]
 800d886:	e9c4 1201 	strd	r1, r2, [r4, #4]
 800d88a:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800d88e:	6166      	str	r6, [r4, #20]
 800d890:	2000      	movs	r0, #0
 800d892:	bc70      	pop	{r4, r5, r6}
 800d894:	4770      	bx	lr
 800d896:	200b      	movs	r0, #11
 800d898:	bc70      	pop	{r4, r5, r6}
 800d89a:	4770      	bx	lr
 800d89c:	2000c52c 	.word	0x2000c52c

0800d8a0 <rmw_uros_ping_agent>:
 800d8a0:	b570      	push	{r4, r5, r6, lr}
 800d8a2:	4b22      	ldr	r3, [pc, #136]	@ (800d92c <rmw_uros_ping_agent+0x8c>)
 800d8a4:	7b1a      	ldrb	r2, [r3, #12]
 800d8a6:	f5ad 7d24 	sub.w	sp, sp, #656	@ 0x290
 800d8aa:	4605      	mov	r5, r0
 800d8ac:	460e      	mov	r6, r1
 800d8ae:	b10a      	cbz	r2, 800d8b4 <rmw_uros_ping_agent+0x14>
 800d8b0:	681c      	ldr	r4, [r3, #0]
 800d8b2:	b9bc      	cbnz	r4, 800d8e4 <rmw_uros_ping_agent+0x44>
 800d8b4:	4b1e      	ldr	r3, [pc, #120]	@ (800d930 <rmw_uros_ping_agent+0x90>)
 800d8b6:	781a      	ldrb	r2, [r3, #0]
 800d8b8:	6918      	ldr	r0, [r3, #16]
 800d8ba:	f88d 2200 	strb.w	r2, [sp, #512]	@ 0x200
 800d8be:	685a      	ldr	r2, [r3, #4]
 800d8c0:	92a3      	str	r2, [sp, #652]	@ 0x28c
 800d8c2:	2100      	movs	r1, #0
 800d8c4:	68da      	ldr	r2, [r3, #12]
 800d8c6:	909c      	str	r0, [sp, #624]	@ 0x270
 800d8c8:	6958      	ldr	r0, [r3, #20]
 800d8ca:	929b      	str	r2, [sp, #620]	@ 0x26c
 800d8cc:	689b      	ldr	r3, [r3, #8]
 800d8ce:	909d      	str	r0, [sp, #628]	@ 0x274
 800d8d0:	466a      	mov	r2, sp
 800d8d2:	4608      	mov	r0, r1
 800d8d4:	939a      	str	r3, [sp, #616]	@ 0x268
 800d8d6:	f000 ffbd 	bl	800e854 <rmw_uxrce_transport_init>
 800d8da:	b198      	cbz	r0, 800d904 <rmw_uros_ping_agent+0x64>
 800d8dc:	f50d 7d24 	add.w	sp, sp, #656	@ 0x290
 800d8e0:	bd70      	pop	{r4, r5, r6, pc}
 800d8e2:	b9f0      	cbnz	r0, 800d922 <rmw_uros_ping_agent+0x82>
 800d8e4:	68a0      	ldr	r0, [r4, #8]
 800d8e6:	4632      	mov	r2, r6
 800d8e8:	4629      	mov	r1, r5
 800d8ea:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800d8ee:	f002 fee9 	bl	80106c4 <uxr_ping_agent_session>
 800d8f2:	6864      	ldr	r4, [r4, #4]
 800d8f4:	2c00      	cmp	r4, #0
 800d8f6:	d1f4      	bne.n	800d8e2 <rmw_uros_ping_agent+0x42>
 800d8f8:	f080 0001 	eor.w	r0, r0, #1
 800d8fc:	b2c0      	uxtb	r0, r0
 800d8fe:	f50d 7d24 	add.w	sp, sp, #656	@ 0x290
 800d902:	bd70      	pop	{r4, r5, r6, pc}
 800d904:	4632      	mov	r2, r6
 800d906:	4629      	mov	r1, r5
 800d908:	a89e      	add	r0, sp, #632	@ 0x278
 800d90a:	f002 ff27 	bl	801075c <uxr_ping_agent_attempts>
 800d90e:	4604      	mov	r4, r0
 800d910:	4668      	mov	r0, sp
 800d912:	f002 fea3 	bl	801065c <uxr_close_custom_transport>
 800d916:	f084 0001 	eor.w	r0, r4, #1
 800d91a:	b2c0      	uxtb	r0, r0
 800d91c:	f50d 7d24 	add.w	sp, sp, #656	@ 0x290
 800d920:	bd70      	pop	{r4, r5, r6, pc}
 800d922:	2000      	movs	r0, #0
 800d924:	f50d 7d24 	add.w	sp, sp, #656	@ 0x290
 800d928:	bd70      	pop	{r4, r5, r6, pc}
 800d92a:	bf00      	nop
 800d92c:	20010e84 	.word	0x20010e84
 800d930:	2000c52c 	.word	0x2000c52c

0800d934 <rmw_init_options_init>:
 800d934:	b084      	sub	sp, #16
 800d936:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d938:	b083      	sub	sp, #12
 800d93a:	ad09      	add	r5, sp, #36	@ 0x24
 800d93c:	e885 000e 	stmia.w	r5, {r1, r2, r3}
 800d940:	b130      	cbz	r0, 800d950 <rmw_init_options_init+0x1c>
 800d942:	4604      	mov	r4, r0
 800d944:	4628      	mov	r0, r5
 800d946:	f7ff fbe7 	bl	800d118 <rcutils_allocator_is_valid>
 800d94a:	b108      	cbz	r0, 800d950 <rmw_init_options_init+0x1c>
 800d94c:	68a6      	ldr	r6, [r4, #8]
 800d94e:	b12e      	cbz	r6, 800d95c <rmw_init_options_init+0x28>
 800d950:	200b      	movs	r0, #11
 800d952:	b003      	add	sp, #12
 800d954:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800d958:	b004      	add	sp, #16
 800d95a:	4770      	bx	lr
 800d95c:	2200      	movs	r2, #0
 800d95e:	2300      	movs	r3, #0
 800d960:	e9c4 2300 	strd	r2, r3, [r4]
 800d964:	4b20      	ldr	r3, [pc, #128]	@ (800d9e8 <rmw_init_options_init+0xb4>)
 800d966:	681b      	ldr	r3, [r3, #0]
 800d968:	60a3      	str	r3, [r4, #8]
 800d96a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800d96c:	f104 0c20 	add.w	ip, r4, #32
 800d970:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800d974:	466f      	mov	r7, sp
 800d976:	682b      	ldr	r3, [r5, #0]
 800d978:	f8cc 3000 	str.w	r3, [ip]
 800d97c:	4638      	mov	r0, r7
 800d97e:	61e6      	str	r6, [r4, #28]
 800d980:	60e6      	str	r6, [r4, #12]
 800d982:	f7ff fe81 	bl	800d688 <rmw_get_default_security_options>
 800d986:	e897 0003 	ldmia.w	r7, {r0, r1}
 800d98a:	f104 0310 	add.w	r3, r4, #16
 800d98e:	e883 0003 	stmia.w	r3, {r0, r1}
 800d992:	2203      	movs	r2, #3
 800d994:	4815      	ldr	r0, [pc, #84]	@ (800d9ec <rmw_init_options_init+0xb8>)
 800d996:	4916      	ldr	r1, [pc, #88]	@ (800d9f0 <rmw_init_options_init+0xbc>)
 800d998:	7626      	strb	r6, [r4, #24]
 800d99a:	f001 f88b 	bl	800eab4 <rmw_uxrce_init_init_options_impl_memory>
 800d99e:	4813      	ldr	r0, [pc, #76]	@ (800d9ec <rmw_init_options_init+0xb8>)
 800d9a0:	f008 fdfc 	bl	801659c <get_memory>
 800d9a4:	b1f0      	cbz	r0, 800d9e4 <rmw_init_options_init+0xb0>
 800d9a6:	4a13      	ldr	r2, [pc, #76]	@ (800d9f4 <rmw_init_options_init+0xc0>)
 800d9a8:	6883      	ldr	r3, [r0, #8]
 800d9aa:	6851      	ldr	r1, [r2, #4]
 800d9ac:	7810      	ldrb	r0, [r2, #0]
 800d9ae:	6363      	str	r3, [r4, #52]	@ 0x34
 800d9b0:	7418      	strb	r0, [r3, #16]
 800d9b2:	6159      	str	r1, [r3, #20]
 800d9b4:	68d1      	ldr	r1, [r2, #12]
 800d9b6:	61d9      	str	r1, [r3, #28]
 800d9b8:	6911      	ldr	r1, [r2, #16]
 800d9ba:	6219      	str	r1, [r3, #32]
 800d9bc:	6951      	ldr	r1, [r2, #20]
 800d9be:	6892      	ldr	r2, [r2, #8]
 800d9c0:	619a      	str	r2, [r3, #24]
 800d9c2:	6259      	str	r1, [r3, #36]	@ 0x24
 800d9c4:	f004 ff98 	bl	80128f8 <uxr_nanos>
 800d9c8:	f00a fcba 	bl	8018340 <srand>
 800d9cc:	f00a fce6 	bl	801839c <rand>
 800d9d0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d9d2:	6298      	str	r0, [r3, #40]	@ 0x28
 800d9d4:	2800      	cmp	r0, #0
 800d9d6:	d0f9      	beq.n	800d9cc <rmw_init_options_init+0x98>
 800d9d8:	2000      	movs	r0, #0
 800d9da:	b003      	add	sp, #12
 800d9dc:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800d9e0:	b004      	add	sp, #16
 800d9e2:	4770      	bx	lr
 800d9e4:	2001      	movs	r0, #1
 800d9e6:	e7b4      	b.n	800d952 <rmw_init_options_init+0x1e>
 800d9e8:	0801a4a0 	.word	0x0801a4a0
 800d9ec:	20010e44 	.word	0x20010e44
 800d9f0:	2000c6e0 	.word	0x2000c6e0
 800d9f4:	2000c52c 	.word	0x2000c52c

0800d9f8 <rmw_init_options_copy>:
 800d9f8:	b570      	push	{r4, r5, r6, lr}
 800d9fa:	b088      	sub	sp, #32
 800d9fc:	b160      	cbz	r0, 800da18 <rmw_init_options_copy+0x20>
 800d9fe:	460d      	mov	r5, r1
 800da00:	b151      	cbz	r1, 800da18 <rmw_init_options_copy+0x20>
 800da02:	4604      	mov	r4, r0
 800da04:	6880      	ldr	r0, [r0, #8]
 800da06:	b128      	cbz	r0, 800da14 <rmw_init_options_copy+0x1c>
 800da08:	4b33      	ldr	r3, [pc, #204]	@ (800dad8 <rmw_init_options_copy+0xe0>)
 800da0a:	6819      	ldr	r1, [r3, #0]
 800da0c:	f7f2 fc00 	bl	8000210 <strcmp>
 800da10:	2800      	cmp	r0, #0
 800da12:	d154      	bne.n	800dabe <rmw_init_options_copy+0xc6>
 800da14:	68ab      	ldr	r3, [r5, #8]
 800da16:	b11b      	cbz	r3, 800da20 <rmw_init_options_copy+0x28>
 800da18:	240b      	movs	r4, #11
 800da1a:	4620      	mov	r0, r4
 800da1c:	b008      	add	sp, #32
 800da1e:	bd70      	pop	{r4, r5, r6, pc}
 800da20:	4623      	mov	r3, r4
 800da22:	462a      	mov	r2, r5
 800da24:	f104 0630 	add.w	r6, r4, #48	@ 0x30
 800da28:	f8d3 c000 	ldr.w	ip, [r3]
 800da2c:	6858      	ldr	r0, [r3, #4]
 800da2e:	6899      	ldr	r1, [r3, #8]
 800da30:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 800da34:	f8c2 e00c 	str.w	lr, [r2, #12]
 800da38:	3310      	adds	r3, #16
 800da3a:	42b3      	cmp	r3, r6
 800da3c:	f8c2 c000 	str.w	ip, [r2]
 800da40:	6050      	str	r0, [r2, #4]
 800da42:	6091      	str	r1, [r2, #8]
 800da44:	f102 0210 	add.w	r2, r2, #16
 800da48:	d1ee      	bne.n	800da28 <rmw_init_options_copy+0x30>
 800da4a:	6819      	ldr	r1, [r3, #0]
 800da4c:	685b      	ldr	r3, [r3, #4]
 800da4e:	6053      	str	r3, [r2, #4]
 800da50:	6011      	str	r1, [r2, #0]
 800da52:	f104 0e20 	add.w	lr, r4, #32
 800da56:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800da5a:	f10d 0c0c 	add.w	ip, sp, #12
 800da5e:	4666      	mov	r6, ip
 800da60:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800da64:	f8de 3000 	ldr.w	r3, [lr]
 800da68:	f8cc 3000 	str.w	r3, [ip]
 800da6c:	4630      	mov	r0, r6
 800da6e:	f7ff fb53 	bl	800d118 <rcutils_allocator_is_valid>
 800da72:	2800      	cmp	r0, #0
 800da74:	d0d0      	beq.n	800da18 <rmw_init_options_copy+0x20>
 800da76:	ab08      	add	r3, sp, #32
 800da78:	e913 0003 	ldmdb	r3, {r0, r1}
 800da7c:	e88d 0003 	stmia.w	sp, {r0, r1}
 800da80:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 800da84:	69e0      	ldr	r0, [r4, #28]
 800da86:	f7ff fd5d 	bl	800d544 <rcutils_strdup>
 800da8a:	61e8      	str	r0, [r5, #28]
 800da8c:	69e3      	ldr	r3, [r4, #28]
 800da8e:	b103      	cbz	r3, 800da92 <rmw_init_options_copy+0x9a>
 800da90:	b1f8      	cbz	r0, 800dad2 <rmw_init_options_copy+0xda>
 800da92:	4812      	ldr	r0, [pc, #72]	@ (800dadc <rmw_init_options_copy+0xe4>)
 800da94:	f008 fd82 	bl	801659c <get_memory>
 800da98:	b1a8      	cbz	r0, 800dac6 <rmw_init_options_copy+0xce>
 800da9a:	6883      	ldr	r3, [r0, #8]
 800da9c:	636b      	str	r3, [r5, #52]	@ 0x34
 800da9e:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 800daa0:	f102 0c10 	add.w	ip, r2, #16
 800daa4:	f103 0510 	add.w	r5, r3, #16
 800daa8:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800daac:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800daae:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 800dab2:	2400      	movs	r4, #0
 800dab4:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 800dab8:	4620      	mov	r0, r4
 800daba:	b008      	add	sp, #32
 800dabc:	bd70      	pop	{r4, r5, r6, pc}
 800dabe:	240c      	movs	r4, #12
 800dac0:	4620      	mov	r0, r4
 800dac2:	b008      	add	sp, #32
 800dac4:	bd70      	pop	{r4, r5, r6, pc}
 800dac6:	9b04      	ldr	r3, [sp, #16]
 800dac8:	9907      	ldr	r1, [sp, #28]
 800daca:	69e8      	ldr	r0, [r5, #28]
 800dacc:	4798      	blx	r3
 800dace:	2401      	movs	r4, #1
 800dad0:	e7a3      	b.n	800da1a <rmw_init_options_copy+0x22>
 800dad2:	240a      	movs	r4, #10
 800dad4:	e7a1      	b.n	800da1a <rmw_init_options_copy+0x22>
 800dad6:	bf00      	nop
 800dad8:	0801a4a0 	.word	0x0801a4a0
 800dadc:	20010e44 	.word	0x20010e44

0800dae0 <rmw_init_options_fini>:
 800dae0:	2800      	cmp	r0, #0
 800dae2:	d041      	beq.n	800db68 <rmw_init_options_fini+0x88>
 800dae4:	b510      	push	{r4, lr}
 800dae6:	4604      	mov	r4, r0
 800dae8:	b08e      	sub	sp, #56	@ 0x38
 800daea:	3020      	adds	r0, #32
 800daec:	f7ff fb14 	bl	800d118 <rcutils_allocator_is_valid>
 800daf0:	b380      	cbz	r0, 800db54 <rmw_init_options_fini+0x74>
 800daf2:	68a0      	ldr	r0, [r4, #8]
 800daf4:	b120      	cbz	r0, 800db00 <rmw_init_options_fini+0x20>
 800daf6:	4b1e      	ldr	r3, [pc, #120]	@ (800db70 <rmw_init_options_fini+0x90>)
 800daf8:	6819      	ldr	r1, [r3, #0]
 800dafa:	f7f2 fb89 	bl	8000210 <strcmp>
 800dafe:	bb88      	cbnz	r0, 800db64 <rmw_init_options_fini+0x84>
 800db00:	4b1c      	ldr	r3, [pc, #112]	@ (800db74 <rmw_init_options_fini+0x94>)
 800db02:	6819      	ldr	r1, [r3, #0]
 800db04:	b351      	cbz	r1, 800db5c <rmw_init_options_fini+0x7c>
 800db06:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 800db08:	e001      	b.n	800db0e <rmw_init_options_fini+0x2e>
 800db0a:	6849      	ldr	r1, [r1, #4]
 800db0c:	b331      	cbz	r1, 800db5c <rmw_init_options_fini+0x7c>
 800db0e:	688b      	ldr	r3, [r1, #8]
 800db10:	429a      	cmp	r2, r3
 800db12:	d1fa      	bne.n	800db0a <rmw_init_options_fini+0x2a>
 800db14:	4817      	ldr	r0, [pc, #92]	@ (800db74 <rmw_init_options_fini+0x94>)
 800db16:	f008 fd51 	bl	80165bc <put_memory>
 800db1a:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800db1c:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800db1e:	69e0      	ldr	r0, [r4, #28]
 800db20:	4798      	blx	r3
 800db22:	4668      	mov	r0, sp
 800db24:	f7ff fd9c 	bl	800d660 <rmw_get_zero_initialized_init_options>
 800db28:	46ee      	mov	lr, sp
 800db2a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800db2e:	46a4      	mov	ip, r4
 800db30:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800db34:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800db38:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800db3c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800db40:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800db44:	e89e 0003 	ldmia.w	lr, {r0, r1}
 800db48:	e88c 0003 	stmia.w	ip, {r0, r1}
 800db4c:	2300      	movs	r3, #0
 800db4e:	4618      	mov	r0, r3
 800db50:	b00e      	add	sp, #56	@ 0x38
 800db52:	bd10      	pop	{r4, pc}
 800db54:	230b      	movs	r3, #11
 800db56:	4618      	mov	r0, r3
 800db58:	b00e      	add	sp, #56	@ 0x38
 800db5a:	bd10      	pop	{r4, pc}
 800db5c:	2301      	movs	r3, #1
 800db5e:	4618      	mov	r0, r3
 800db60:	b00e      	add	sp, #56	@ 0x38
 800db62:	bd10      	pop	{r4, pc}
 800db64:	230c      	movs	r3, #12
 800db66:	e7f2      	b.n	800db4e <rmw_init_options_fini+0x6e>
 800db68:	230b      	movs	r3, #11
 800db6a:	4618      	mov	r0, r3
 800db6c:	4770      	bx	lr
 800db6e:	bf00      	nop
 800db70:	0801a4a0 	.word	0x0801a4a0
 800db74:	20010e44 	.word	0x20010e44

0800db78 <rmw_init>:
 800db78:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800db7c:	b083      	sub	sp, #12
 800db7e:	2800      	cmp	r0, #0
 800db80:	f000 80d3 	beq.w	800dd2a <rmw_init+0x1b2>
 800db84:	460e      	mov	r6, r1
 800db86:	2900      	cmp	r1, #0
 800db88:	f000 80cf 	beq.w	800dd2a <rmw_init+0x1b2>
 800db8c:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800db8e:	4605      	mov	r5, r0
 800db90:	2b00      	cmp	r3, #0
 800db92:	f000 80ca 	beq.w	800dd2a <rmw_init+0x1b2>
 800db96:	4b78      	ldr	r3, [pc, #480]	@ (800dd78 <rmw_init+0x200>)
 800db98:	6880      	ldr	r0, [r0, #8]
 800db9a:	681f      	ldr	r7, [r3, #0]
 800db9c:	b128      	cbz	r0, 800dbaa <rmw_init+0x32>
 800db9e:	4639      	mov	r1, r7
 800dba0:	f7f2 fb36 	bl	8000210 <strcmp>
 800dba4:	2800      	cmp	r0, #0
 800dba6:	f040 80ca 	bne.w	800dd3e <rmw_init+0x1c6>
 800dbaa:	e9d5 2300 	ldrd	r2, r3, [r5]
 800dbae:	4c73      	ldr	r4, [pc, #460]	@ (800dd7c <rmw_init+0x204>)
 800dbb0:	4973      	ldr	r1, [pc, #460]	@ (800dd80 <rmw_init+0x208>)
 800dbb2:	4874      	ldr	r0, [pc, #464]	@ (800dd84 <rmw_init+0x20c>)
 800dbb4:	60b7      	str	r7, [r6, #8]
 800dbb6:	e9c6 2300 	strd	r2, r3, [r6]
 800dbba:	68eb      	ldr	r3, [r5, #12]
 800dbbc:	64b3      	str	r3, [r6, #72]	@ 0x48
 800dbbe:	2201      	movs	r2, #1
 800dbc0:	f000 ff18 	bl	800e9f4 <rmw_uxrce_init_session_memory>
 800dbc4:	4620      	mov	r0, r4
 800dbc6:	4970      	ldr	r1, [pc, #448]	@ (800dd88 <rmw_init+0x210>)
 800dbc8:	2204      	movs	r2, #4
 800dbca:	f000 ff53 	bl	800ea74 <rmw_uxrce_init_static_input_buffer_memory>
 800dbce:	f04f 0800 	mov.w	r8, #0
 800dbd2:	486c      	ldr	r0, [pc, #432]	@ (800dd84 <rmw_init+0x20c>)
 800dbd4:	f884 800d 	strb.w	r8, [r4, #13]
 800dbd8:	f008 fce0 	bl	801659c <get_memory>
 800dbdc:	2800      	cmp	r0, #0
 800dbde:	f000 80a9 	beq.w	800dd34 <rmw_init+0x1bc>
 800dbe2:	6884      	ldr	r4, [r0, #8]
 800dbe4:	6b68      	ldr	r0, [r5, #52]	@ 0x34
 800dbe6:	6a41      	ldr	r1, [r0, #36]	@ 0x24
 800dbe8:	f890 c010 	ldrb.w	ip, [r0, #16]
 800dbec:	e9d0 2306 	ldrd	r2, r3, [r0, #24]
 800dbf0:	9101      	str	r1, [sp, #4]
 800dbf2:	6a00      	ldr	r0, [r0, #32]
 800dbf4:	9000      	str	r0, [sp, #0]
 800dbf6:	f104 0910 	add.w	r9, r4, #16
 800dbfa:	4661      	mov	r1, ip
 800dbfc:	4648      	mov	r0, r9
 800dbfe:	f002 fceb 	bl	80105d8 <uxr_set_custom_transport_callbacks>
 800dc02:	f504 5380 	add.w	r3, r4, #4096	@ 0x1000
 800dc06:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800dc0a:	e9c4 22e3 	strd	r2, r2, [r4, #908]	@ 0x38c
 800dc0e:	f504 725e 	add.w	r2, r4, #888	@ 0x378
 800dc12:	e9c4 22e1 	strd	r2, r2, [r4, #900]	@ 0x384
 800dc16:	495d      	ldr	r1, [pc, #372]	@ (800dd8c <rmw_init+0x214>)
 800dc18:	f8c3 8594 	str.w	r8, [r3, #1428]	@ 0x594
 800dc1c:	f8c3 8598 	str.w	r8, [r3, #1432]	@ 0x598
 800dc20:	f8c3 859c 	str.w	r8, [r3, #1436]	@ 0x59c
 800dc24:	f8c3 85a0 	str.w	r8, [r3, #1440]	@ 0x5a0
 800dc28:	4859      	ldr	r0, [pc, #356]	@ (800dd90 <rmw_init+0x218>)
 800dc2a:	e9c4 78da 	strd	r7, r8, [r4, #872]	@ 0x368
 800dc2e:	2201      	movs	r2, #1
 800dc30:	64f4      	str	r4, [r6, #76]	@ 0x4c
 800dc32:	f000 febf 	bl	800e9b4 <rmw_uxrce_init_node_memory>
 800dc36:	4957      	ldr	r1, [pc, #348]	@ (800dd94 <rmw_init+0x21c>)
 800dc38:	4857      	ldr	r0, [pc, #348]	@ (800dd98 <rmw_init+0x220>)
 800dc3a:	2205      	movs	r2, #5
 800dc3c:	f000 fe9a 	bl	800e974 <rmw_uxrce_init_subscription_memory>
 800dc40:	4956      	ldr	r1, [pc, #344]	@ (800dd9c <rmw_init+0x224>)
 800dc42:	4857      	ldr	r0, [pc, #348]	@ (800dda0 <rmw_init+0x228>)
 800dc44:	220a      	movs	r2, #10
 800dc46:	f000 fe75 	bl	800e934 <rmw_uxrce_init_publisher_memory>
 800dc4a:	4956      	ldr	r1, [pc, #344]	@ (800dda4 <rmw_init+0x22c>)
 800dc4c:	4856      	ldr	r0, [pc, #344]	@ (800dda8 <rmw_init+0x230>)
 800dc4e:	2201      	movs	r2, #1
 800dc50:	f000 fe30 	bl	800e8b4 <rmw_uxrce_init_service_memory>
 800dc54:	4955      	ldr	r1, [pc, #340]	@ (800ddac <rmw_init+0x234>)
 800dc56:	4856      	ldr	r0, [pc, #344]	@ (800ddb0 <rmw_init+0x238>)
 800dc58:	2201      	movs	r2, #1
 800dc5a:	f000 fe4b 	bl	800e8f4 <rmw_uxrce_init_client_memory>
 800dc5e:	4955      	ldr	r1, [pc, #340]	@ (800ddb4 <rmw_init+0x23c>)
 800dc60:	4855      	ldr	r0, [pc, #340]	@ (800ddb8 <rmw_init+0x240>)
 800dc62:	220f      	movs	r2, #15
 800dc64:	f000 fee6 	bl	800ea34 <rmw_uxrce_init_topic_memory>
 800dc68:	4954      	ldr	r1, [pc, #336]	@ (800ddbc <rmw_init+0x244>)
 800dc6a:	4855      	ldr	r0, [pc, #340]	@ (800ddc0 <rmw_init+0x248>)
 800dc6c:	2203      	movs	r2, #3
 800dc6e:	f000 ff21 	bl	800eab4 <rmw_uxrce_init_init_options_impl_memory>
 800dc72:	4954      	ldr	r1, [pc, #336]	@ (800ddc4 <rmw_init+0x24c>)
 800dc74:	4854      	ldr	r0, [pc, #336]	@ (800ddc8 <rmw_init+0x250>)
 800dc76:	2204      	movs	r2, #4
 800dc78:	f000 ff3c 	bl	800eaf4 <rmw_uxrce_init_wait_set_memory>
 800dc7c:	4953      	ldr	r1, [pc, #332]	@ (800ddcc <rmw_init+0x254>)
 800dc7e:	4854      	ldr	r0, [pc, #336]	@ (800ddd0 <rmw_init+0x258>)
 800dc80:	2204      	movs	r2, #4
 800dc82:	f000 ff57 	bl	800eb34 <rmw_uxrce_init_guard_condition_memory>
 800dc86:	6b69      	ldr	r1, [r5, #52]	@ 0x34
 800dc88:	6cf0      	ldr	r0, [r6, #76]	@ 0x4c
 800dc8a:	4642      	mov	r2, r8
 800dc8c:	f000 fde2 	bl	800e854 <rmw_uxrce_transport_init>
 800dc90:	4607      	mov	r7, r0
 800dc92:	2800      	cmp	r0, #0
 800dc94:	d158      	bne.n	800dd48 <rmw_init+0x1d0>
 800dc96:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 800dc98:	f504 7528 	add.w	r5, r4, #672	@ 0x2a0
 800dc9c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800dc9e:	f504 7122 	add.w	r1, r4, #648	@ 0x288
 800dca2:	4628      	mov	r0, r5
 800dca4:	f002 ffd0 	bl	8010c48 <uxr_init_session>
 800dca8:	494a      	ldr	r1, [pc, #296]	@ (800ddd4 <rmw_init+0x25c>)
 800dcaa:	4622      	mov	r2, r4
 800dcac:	4628      	mov	r0, r5
 800dcae:	f002 ffef 	bl	8010c90 <uxr_set_topic_callback>
 800dcb2:	4949      	ldr	r1, [pc, #292]	@ (800ddd8 <rmw_init+0x260>)
 800dcb4:	463a      	mov	r2, r7
 800dcb6:	4628      	mov	r0, r5
 800dcb8:	f002 ffe6 	bl	8010c88 <uxr_set_status_callback>
 800dcbc:	4947      	ldr	r1, [pc, #284]	@ (800dddc <rmw_init+0x264>)
 800dcbe:	463a      	mov	r2, r7
 800dcc0:	4628      	mov	r0, r5
 800dcc2:	f002 ffe9 	bl	8010c98 <uxr_set_request_callback>
 800dcc6:	4946      	ldr	r1, [pc, #280]	@ (800dde0 <rmw_init+0x268>)
 800dcc8:	463a      	mov	r2, r7
 800dcca:	4628      	mov	r0, r5
 800dccc:	f002 ffe8 	bl	8010ca0 <uxr_set_reply_callback>
 800dcd0:	f8b4 2298 	ldrh.w	r2, [r4, #664]	@ 0x298
 800dcd4:	2304      	movs	r3, #4
 800dcd6:	0092      	lsls	r2, r2, #2
 800dcd8:	f504 7165 	add.w	r1, r4, #916	@ 0x394
 800dcdc:	4628      	mov	r0, r5
 800dcde:	f003 f81d 	bl	8010d1c <uxr_create_input_reliable_stream>
 800dce2:	f8b4 2298 	ldrh.w	r2, [r4, #664]	@ 0x298
 800dce6:	f8c4 0374 	str.w	r0, [r4, #884]	@ 0x374
 800dcea:	0092      	lsls	r2, r2, #2
 800dcec:	2304      	movs	r3, #4
 800dcee:	f604 3194 	addw	r1, r4, #2964	@ 0xb94
 800dcf2:	4628      	mov	r0, r5
 800dcf4:	f002 ffea 	bl	8010ccc <uxr_create_output_reliable_stream>
 800dcf8:	f8c4 0378 	str.w	r0, [r4, #888]	@ 0x378
 800dcfc:	4628      	mov	r0, r5
 800dcfe:	f003 f807 	bl	8010d10 <uxr_create_input_best_effort_stream>
 800dd02:	f504 519c 	add.w	r1, r4, #4992	@ 0x1380
 800dd06:	f8c4 0380 	str.w	r0, [r4, #896]	@ 0x380
 800dd0a:	f8b4 2298 	ldrh.w	r2, [r4, #664]	@ 0x298
 800dd0e:	3114      	adds	r1, #20
 800dd10:	4628      	mov	r0, r5
 800dd12:	f002 ffc9 	bl	8010ca8 <uxr_create_output_best_effort_stream>
 800dd16:	f8c4 037c 	str.w	r0, [r4, #892]	@ 0x37c
 800dd1a:	4628      	mov	r0, r5
 800dd1c:	f003 fd7e 	bl	801181c <uxr_create_session>
 800dd20:	b1f8      	cbz	r0, 800dd62 <rmw_init+0x1ea>
 800dd22:	4638      	mov	r0, r7
 800dd24:	b003      	add	sp, #12
 800dd26:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dd2a:	270b      	movs	r7, #11
 800dd2c:	4638      	mov	r0, r7
 800dd2e:	b003      	add	sp, #12
 800dd30:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dd34:	2701      	movs	r7, #1
 800dd36:	4638      	mov	r0, r7
 800dd38:	b003      	add	sp, #12
 800dd3a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dd3e:	270c      	movs	r7, #12
 800dd40:	4638      	mov	r0, r7
 800dd42:	b003      	add	sp, #12
 800dd44:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dd48:	4648      	mov	r0, r9
 800dd4a:	f002 fc87 	bl	801065c <uxr_close_custom_transport>
 800dd4e:	480d      	ldr	r0, [pc, #52]	@ (800dd84 <rmw_init+0x20c>)
 800dd50:	4621      	mov	r1, r4
 800dd52:	f008 fc33 	bl	80165bc <put_memory>
 800dd56:	4638      	mov	r0, r7
 800dd58:	f8c6 804c 	str.w	r8, [r6, #76]	@ 0x4c
 800dd5c:	b003      	add	sp, #12
 800dd5e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dd62:	4648      	mov	r0, r9
 800dd64:	f002 fc7a 	bl	801065c <uxr_close_custom_transport>
 800dd68:	4806      	ldr	r0, [pc, #24]	@ (800dd84 <rmw_init+0x20c>)
 800dd6a:	4621      	mov	r1, r4
 800dd6c:	f008 fc26 	bl	80165bc <put_memory>
 800dd70:	64f7      	str	r7, [r6, #76]	@ 0x4c
 800dd72:	2701      	movs	r7, #1
 800dd74:	e7d5      	b.n	800dd22 <rmw_init+0x1aa>
 800dd76:	bf00      	nop
 800dd78:	0801a4a0 	.word	0x0801a4a0
 800dd7c:	20010e94 	.word	0x20010e94
 800dd80:	2000d140 	.word	0x2000d140
 800dd84:	20010e84 	.word	0x20010e84
 800dd88:	2000e6e8 	.word	0x2000e6e8
 800dd8c:	2000c764 	.word	0x2000c764
 800dd90:	20010e54 	.word	0x20010e54
 800dd94:	200107e8 	.word	0x200107e8
 800dd98:	20010ea4 	.word	0x20010ea4
 800dd9c:	2000c808 	.word	0x2000c808
 800dda0:	20010e64 	.word	0x20010e64
 800dda4:	2000d078 	.word	0x2000d078
 800dda8:	20010e74 	.word	0x20010e74
 800ddac:	2000c598 	.word	0x2000c598
 800ddb0:	2000c584 	.word	0x2000c584
 800ddb4:	20010c20 	.word	0x20010c20
 800ddb8:	20010eb4 	.word	0x20010eb4
 800ddbc:	2000c6e0 	.word	0x2000c6e0
 800ddc0:	20010e44 	.word	0x20010e44
 800ddc4:	20010dc4 	.word	0x20010dc4
 800ddc8:	20010ec4 	.word	0x20010ec4
 800ddcc:	2000c660 	.word	0x2000c660
 800ddd0:	20010e34 	.word	0x20010e34
 800ddd4:	080163d5 	.word	0x080163d5
 800ddd8:	080163cd 	.word	0x080163cd
 800dddc:	0801646d 	.word	0x0801646d
 800dde0:	08016509 	.word	0x08016509

0800dde4 <rmw_shutdown>:
 800dde4:	b570      	push	{r4, r5, r6, lr}
 800dde6:	b094      	sub	sp, #80	@ 0x50
 800dde8:	2800      	cmp	r0, #0
 800ddea:	d050      	beq.n	800de8e <rmw_shutdown+0xaa>
 800ddec:	4605      	mov	r5, r0
 800ddee:	6880      	ldr	r0, [r0, #8]
 800ddf0:	b128      	cbz	r0, 800ddfe <rmw_shutdown+0x1a>
 800ddf2:	4b2b      	ldr	r3, [pc, #172]	@ (800dea0 <rmw_shutdown+0xbc>)
 800ddf4:	6819      	ldr	r1, [r3, #0]
 800ddf6:	f7f2 fa0b 	bl	8000210 <strcmp>
 800ddfa:	2800      	cmp	r0, #0
 800ddfc:	d143      	bne.n	800de86 <rmw_shutdown+0xa2>
 800ddfe:	4b29      	ldr	r3, [pc, #164]	@ (800dea4 <rmw_shutdown+0xc0>)
 800de00:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 800de02:	681c      	ldr	r4, [r3, #0]
 800de04:	2c00      	cmp	r4, #0
 800de06:	d046      	beq.n	800de96 <rmw_shutdown+0xb2>
 800de08:	2600      	movs	r6, #0
 800de0a:	e9d4 4001 	ldrd	r4, r0, [r4, #4]
 800de0e:	6902      	ldr	r2, [r0, #16]
 800de10:	428a      	cmp	r2, r1
 800de12:	d024      	beq.n	800de5e <rmw_shutdown+0x7a>
 800de14:	2c00      	cmp	r4, #0
 800de16:	d1f8      	bne.n	800de0a <rmw_shutdown+0x26>
 800de18:	b189      	cbz	r1, 800de3e <rmw_shutdown+0x5a>
 800de1a:	f8d1 3388 	ldr.w	r3, [r1, #904]	@ 0x388
 800de1e:	789b      	ldrb	r3, [r3, #2]
 800de20:	2b01      	cmp	r3, #1
 800de22:	f501 7028 	add.w	r0, r1, #672	@ 0x2a0
 800de26:	bf14      	ite	ne
 800de28:	210a      	movne	r1, #10
 800de2a:	2100      	moveq	r1, #0
 800de2c:	f003 fcce 	bl	80117cc <uxr_delete_session_retries>
 800de30:	6ce8      	ldr	r0, [r5, #76]	@ 0x4c
 800de32:	f000 fe9f 	bl	800eb74 <rmw_uxrce_fini_session_memory>
 800de36:	6ce8      	ldr	r0, [r5, #76]	@ 0x4c
 800de38:	3010      	adds	r0, #16
 800de3a:	f002 fc0f 	bl	801065c <uxr_close_custom_transport>
 800de3e:	2300      	movs	r3, #0
 800de40:	64eb      	str	r3, [r5, #76]	@ 0x4c
 800de42:	b1b6      	cbz	r6, 800de72 <rmw_shutdown+0x8e>
 800de44:	4d18      	ldr	r5, [pc, #96]	@ (800dea8 <rmw_shutdown+0xc4>)
 800de46:	682c      	ldr	r4, [r5, #0]
 800de48:	b134      	cbz	r4, 800de58 <rmw_shutdown+0x74>
 800de4a:	4621      	mov	r1, r4
 800de4c:	6864      	ldr	r4, [r4, #4]
 800de4e:	4628      	mov	r0, r5
 800de50:	f008 fbb4 	bl	80165bc <put_memory>
 800de54:	2c00      	cmp	r4, #0
 800de56:	d1f8      	bne.n	800de4a <rmw_shutdown+0x66>
 800de58:	4630      	mov	r0, r6
 800de5a:	b014      	add	sp, #80	@ 0x50
 800de5c:	bd70      	pop	{r4, r5, r6, pc}
 800de5e:	3018      	adds	r0, #24
 800de60:	f000 f8e8 	bl	800e034 <rmw_destroy_node>
 800de64:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 800de66:	4606      	mov	r6, r0
 800de68:	2c00      	cmp	r4, #0
 800de6a:	d1ce      	bne.n	800de0a <rmw_shutdown+0x26>
 800de6c:	2900      	cmp	r1, #0
 800de6e:	d1d4      	bne.n	800de1a <rmw_shutdown+0x36>
 800de70:	e7e5      	b.n	800de3e <rmw_shutdown+0x5a>
 800de72:	4668      	mov	r0, sp
 800de74:	f008 f9a0 	bl	80161b8 <rmw_get_zero_initialized_context>
 800de78:	2250      	movs	r2, #80	@ 0x50
 800de7a:	4669      	mov	r1, sp
 800de7c:	4628      	mov	r0, r5
 800de7e:	f00a fe54 	bl	8018b2a <memcpy>
 800de82:	2600      	movs	r6, #0
 800de84:	e7de      	b.n	800de44 <rmw_shutdown+0x60>
 800de86:	260c      	movs	r6, #12
 800de88:	4630      	mov	r0, r6
 800de8a:	b014      	add	sp, #80	@ 0x50
 800de8c:	bd70      	pop	{r4, r5, r6, pc}
 800de8e:	260b      	movs	r6, #11
 800de90:	4630      	mov	r0, r6
 800de92:	b014      	add	sp, #80	@ 0x50
 800de94:	bd70      	pop	{r4, r5, r6, pc}
 800de96:	2900      	cmp	r1, #0
 800de98:	d0eb      	beq.n	800de72 <rmw_shutdown+0x8e>
 800de9a:	4626      	mov	r6, r4
 800de9c:	e7bd      	b.n	800de1a <rmw_shutdown+0x36>
 800de9e:	bf00      	nop
 800dea0:	0801a4a0 	.word	0x0801a4a0
 800dea4:	20010e54 	.word	0x20010e54
 800dea8:	20010e94 	.word	0x20010e94

0800deac <rmw_context_fini>:
 800deac:	4b17      	ldr	r3, [pc, #92]	@ (800df0c <rmw_context_fini+0x60>)
 800deae:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 800deb0:	b570      	push	{r4, r5, r6, lr}
 800deb2:	681c      	ldr	r4, [r3, #0]
 800deb4:	4605      	mov	r5, r0
 800deb6:	b334      	cbz	r4, 800df06 <rmw_context_fini+0x5a>
 800deb8:	2600      	movs	r6, #0
 800deba:	e9d4 4001 	ldrd	r4, r0, [r4, #4]
 800debe:	6902      	ldr	r2, [r0, #16]
 800dec0:	428a      	cmp	r2, r1
 800dec2:	d018      	beq.n	800def6 <rmw_context_fini+0x4a>
 800dec4:	2c00      	cmp	r4, #0
 800dec6:	d1f8      	bne.n	800deba <rmw_context_fini+0xe>
 800dec8:	b189      	cbz	r1, 800deee <rmw_context_fini+0x42>
 800deca:	f8d1 3388 	ldr.w	r3, [r1, #904]	@ 0x388
 800dece:	789b      	ldrb	r3, [r3, #2]
 800ded0:	2b01      	cmp	r3, #1
 800ded2:	f501 7028 	add.w	r0, r1, #672	@ 0x2a0
 800ded6:	bf14      	ite	ne
 800ded8:	210a      	movne	r1, #10
 800deda:	2100      	moveq	r1, #0
 800dedc:	f003 fc76 	bl	80117cc <uxr_delete_session_retries>
 800dee0:	6ce8      	ldr	r0, [r5, #76]	@ 0x4c
 800dee2:	f000 fe47 	bl	800eb74 <rmw_uxrce_fini_session_memory>
 800dee6:	6ce8      	ldr	r0, [r5, #76]	@ 0x4c
 800dee8:	3010      	adds	r0, #16
 800deea:	f002 fbb7 	bl	801065c <uxr_close_custom_transport>
 800deee:	2300      	movs	r3, #0
 800def0:	64eb      	str	r3, [r5, #76]	@ 0x4c
 800def2:	4630      	mov	r0, r6
 800def4:	bd70      	pop	{r4, r5, r6, pc}
 800def6:	3018      	adds	r0, #24
 800def8:	f000 f89c 	bl	800e034 <rmw_destroy_node>
 800defc:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 800defe:	4606      	mov	r6, r0
 800df00:	2c00      	cmp	r4, #0
 800df02:	d1da      	bne.n	800deba <rmw_context_fini+0xe>
 800df04:	e7e0      	b.n	800dec8 <rmw_context_fini+0x1c>
 800df06:	4626      	mov	r6, r4
 800df08:	e7de      	b.n	800dec8 <rmw_context_fini+0x1c>
 800df0a:	bf00      	nop
 800df0c:	20010e54 	.word	0x20010e54

0800df10 <create_node>:
 800df10:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800df14:	b083      	sub	sp, #12
 800df16:	2b00      	cmp	r3, #0
 800df18:	d05f      	beq.n	800dfda <create_node+0xca>
 800df1a:	4606      	mov	r6, r0
 800df1c:	4835      	ldr	r0, [pc, #212]	@ (800dff4 <create_node+0xe4>)
 800df1e:	460f      	mov	r7, r1
 800df20:	4690      	mov	r8, r2
 800df22:	461d      	mov	r5, r3
 800df24:	f008 fb3a 	bl	801659c <get_memory>
 800df28:	2800      	cmp	r0, #0
 800df2a:	d056      	beq.n	800dfda <create_node+0xca>
 800df2c:	6884      	ldr	r4, [r0, #8]
 800df2e:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 800df30:	6123      	str	r3, [r4, #16]
 800df32:	f008 fb9b 	bl	801666c <rmw_get_implementation_identifier>
 800df36:	f104 092c 	add.w	r9, r4, #44	@ 0x2c
 800df3a:	e9c4 0406 	strd	r0, r4, [r4, #24]
 800df3e:	f8c4 9020 	str.w	r9, [r4, #32]
 800df42:	4630      	mov	r0, r6
 800df44:	f7f2 f96e 	bl	8000224 <strlen>
 800df48:	1c42      	adds	r2, r0, #1
 800df4a:	2a3c      	cmp	r2, #60	@ 0x3c
 800df4c:	f104 0518 	add.w	r5, r4, #24
 800df50:	d840      	bhi.n	800dfd4 <create_node+0xc4>
 800df52:	4648      	mov	r0, r9
 800df54:	4631      	mov	r1, r6
 800df56:	f104 0968 	add.w	r9, r4, #104	@ 0x68
 800df5a:	f00a fde6 	bl	8018b2a <memcpy>
 800df5e:	f8c4 9024 	str.w	r9, [r4, #36]	@ 0x24
 800df62:	4638      	mov	r0, r7
 800df64:	f7f2 f95e 	bl	8000224 <strlen>
 800df68:	1c42      	adds	r2, r0, #1
 800df6a:	2a3c      	cmp	r2, #60	@ 0x3c
 800df6c:	d832      	bhi.n	800dfd4 <create_node+0xc4>
 800df6e:	4639      	mov	r1, r7
 800df70:	4648      	mov	r0, r9
 800df72:	f00a fdda 	bl	8018b2a <memcpy>
 800df76:	6923      	ldr	r3, [r4, #16]
 800df78:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800df7c:	2101      	movs	r1, #1
 800df7e:	f8b3 0594 	ldrh.w	r0, [r3, #1428]	@ 0x594
 800df82:	1842      	adds	r2, r0, r1
 800df84:	f8a3 2594 	strh.w	r2, [r3, #1428]	@ 0x594
 800df88:	f002 fb6c 	bl	8010664 <uxr_object_id>
 800df8c:	6160      	str	r0, [r4, #20]
 800df8e:	783b      	ldrb	r3, [r7, #0]
 800df90:	2b2f      	cmp	r3, #47	@ 0x2f
 800df92:	d127      	bne.n	800dfe4 <create_node+0xd4>
 800df94:	787b      	ldrb	r3, [r7, #1]
 800df96:	bb2b      	cbnz	r3, 800dfe4 <create_node+0xd4>
 800df98:	4a17      	ldr	r2, [pc, #92]	@ (800dff8 <create_node+0xe8>)
 800df9a:	4818      	ldr	r0, [pc, #96]	@ (800dffc <create_node+0xec>)
 800df9c:	4633      	mov	r3, r6
 800df9e:	213c      	movs	r1, #60	@ 0x3c
 800dfa0:	f00a fbbc 	bl	801871c <sniprintf>
 800dfa4:	6920      	ldr	r0, [r4, #16]
 800dfa6:	4915      	ldr	r1, [pc, #84]	@ (800dffc <create_node+0xec>)
 800dfa8:	f8d0 2384 	ldr.w	r2, [r0, #900]	@ 0x384
 800dfac:	9100      	str	r1, [sp, #0]
 800dfae:	2106      	movs	r1, #6
 800dfb0:	9101      	str	r1, [sp, #4]
 800dfb2:	6811      	ldr	r1, [r2, #0]
 800dfb4:	6962      	ldr	r2, [r4, #20]
 800dfb6:	fa1f f388 	uxth.w	r3, r8
 800dfba:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800dfbe:	f002 f8d9 	bl	8010174 <uxr_buffer_create_participant_bin>
 800dfc2:	4602      	mov	r2, r0
 800dfc4:	6920      	ldr	r0, [r4, #16]
 800dfc6:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 800dfca:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 800dfce:	f000 ff49 	bl	800ee64 <run_xrce_session>
 800dfd2:	b918      	cbnz	r0, 800dfdc <create_node+0xcc>
 800dfd4:	4628      	mov	r0, r5
 800dfd6:	f000 fdd3 	bl	800eb80 <rmw_uxrce_fini_node_memory>
 800dfda:	2500      	movs	r5, #0
 800dfdc:	4628      	mov	r0, r5
 800dfde:	b003      	add	sp, #12
 800dfe0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dfe4:	4a06      	ldr	r2, [pc, #24]	@ (800e000 <create_node+0xf0>)
 800dfe6:	9600      	str	r6, [sp, #0]
 800dfe8:	463b      	mov	r3, r7
 800dfea:	213c      	movs	r1, #60	@ 0x3c
 800dfec:	4803      	ldr	r0, [pc, #12]	@ (800dffc <create_node+0xec>)
 800dfee:	f00a fb95 	bl	801871c <sniprintf>
 800dff2:	e7d7      	b.n	800dfa4 <create_node+0x94>
 800dff4:	20010e54 	.word	0x20010e54
 800dff8:	08019dac 	.word	0x08019dac
 800dffc:	2000c548 	.word	0x2000c548
 800e000:	08019a50 	.word	0x08019a50

0800e004 <rmw_create_node>:
 800e004:	b199      	cbz	r1, 800e02e <rmw_create_node+0x2a>
 800e006:	780b      	ldrb	r3, [r1, #0]
 800e008:	468c      	mov	ip, r1
 800e00a:	b183      	cbz	r3, 800e02e <rmw_create_node+0x2a>
 800e00c:	b410      	push	{r4}
 800e00e:	4614      	mov	r4, r2
 800e010:	b14a      	cbz	r2, 800e026 <rmw_create_node+0x22>
 800e012:	7813      	ldrb	r3, [r2, #0]
 800e014:	b13b      	cbz	r3, 800e026 <rmw_create_node+0x22>
 800e016:	6c82      	ldr	r2, [r0, #72]	@ 0x48
 800e018:	4603      	mov	r3, r0
 800e01a:	4621      	mov	r1, r4
 800e01c:	4660      	mov	r0, ip
 800e01e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e022:	f7ff bf75 	b.w	800df10 <create_node>
 800e026:	2000      	movs	r0, #0
 800e028:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e02c:	4770      	bx	lr
 800e02e:	2000      	movs	r0, #0
 800e030:	4770      	bx	lr
 800e032:	bf00      	nop

0800e034 <rmw_destroy_node>:
 800e034:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e036:	b328      	cbz	r0, 800e084 <rmw_destroy_node+0x50>
 800e038:	4607      	mov	r7, r0
 800e03a:	6800      	ldr	r0, [r0, #0]
 800e03c:	b120      	cbz	r0, 800e048 <rmw_destroy_node+0x14>
 800e03e:	4b36      	ldr	r3, [pc, #216]	@ (800e118 <rmw_destroy_node+0xe4>)
 800e040:	6819      	ldr	r1, [r3, #0]
 800e042:	f7f2 f8e5 	bl	8000210 <strcmp>
 800e046:	b9e8      	cbnz	r0, 800e084 <rmw_destroy_node+0x50>
 800e048:	687d      	ldr	r5, [r7, #4]
 800e04a:	b1dd      	cbz	r5, 800e084 <rmw_destroy_node+0x50>
 800e04c:	4b33      	ldr	r3, [pc, #204]	@ (800e11c <rmw_destroy_node+0xe8>)
 800e04e:	681c      	ldr	r4, [r3, #0]
 800e050:	2c00      	cmp	r4, #0
 800e052:	d05f      	beq.n	800e114 <rmw_destroy_node+0xe0>
 800e054:	2600      	movs	r6, #0
 800e056:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 800e05a:	f8d1 3080 	ldr.w	r3, [r1, #128]	@ 0x80
 800e05e:	429d      	cmp	r5, r3
 800e060:	d013      	beq.n	800e08a <rmw_destroy_node+0x56>
 800e062:	2c00      	cmp	r4, #0
 800e064:	d1f7      	bne.n	800e056 <rmw_destroy_node+0x22>
 800e066:	4b2e      	ldr	r3, [pc, #184]	@ (800e120 <rmw_destroy_node+0xec>)
 800e068:	681c      	ldr	r4, [r3, #0]
 800e06a:	b1c4      	cbz	r4, 800e09e <rmw_destroy_node+0x6a>
 800e06c:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 800e070:	6a0b      	ldr	r3, [r1, #32]
 800e072:	429d      	cmp	r5, r3
 800e074:	d1f9      	bne.n	800e06a <rmw_destroy_node+0x36>
 800e076:	317c      	adds	r1, #124	@ 0x7c
 800e078:	4638      	mov	r0, r7
 800e07a:	f000 fb37 	bl	800e6ec <rmw_destroy_subscription>
 800e07e:	2801      	cmp	r0, #1
 800e080:	4606      	mov	r6, r0
 800e082:	d1f2      	bne.n	800e06a <rmw_destroy_node+0x36>
 800e084:	2601      	movs	r6, #1
 800e086:	4630      	mov	r0, r6
 800e088:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e08a:	3184      	adds	r1, #132	@ 0x84
 800e08c:	4638      	mov	r0, r7
 800e08e:	f000 f9a5 	bl	800e3dc <rmw_destroy_publisher>
 800e092:	2801      	cmp	r0, #1
 800e094:	4606      	mov	r6, r0
 800e096:	d0f5      	beq.n	800e084 <rmw_destroy_node+0x50>
 800e098:	2c00      	cmp	r4, #0
 800e09a:	d1dc      	bne.n	800e056 <rmw_destroy_node+0x22>
 800e09c:	e7e3      	b.n	800e066 <rmw_destroy_node+0x32>
 800e09e:	4b21      	ldr	r3, [pc, #132]	@ (800e124 <rmw_destroy_node+0xf0>)
 800e0a0:	681c      	ldr	r4, [r3, #0]
 800e0a2:	b16c      	cbz	r4, 800e0c0 <rmw_destroy_node+0x8c>
 800e0a4:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 800e0a8:	6f8b      	ldr	r3, [r1, #120]	@ 0x78
 800e0aa:	429d      	cmp	r5, r3
 800e0ac:	d1f9      	bne.n	800e0a2 <rmw_destroy_node+0x6e>
 800e0ae:	317c      	adds	r1, #124	@ 0x7c
 800e0b0:	4638      	mov	r0, r7
 800e0b2:	f000 f9e5 	bl	800e480 <rmw_destroy_service>
 800e0b6:	2801      	cmp	r0, #1
 800e0b8:	4606      	mov	r6, r0
 800e0ba:	d0e3      	beq.n	800e084 <rmw_destroy_node+0x50>
 800e0bc:	2c00      	cmp	r4, #0
 800e0be:	d1f1      	bne.n	800e0a4 <rmw_destroy_node+0x70>
 800e0c0:	4b19      	ldr	r3, [pc, #100]	@ (800e128 <rmw_destroy_node+0xf4>)
 800e0c2:	681c      	ldr	r4, [r3, #0]
 800e0c4:	b16c      	cbz	r4, 800e0e2 <rmw_destroy_node+0xae>
 800e0c6:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 800e0ca:	6f8b      	ldr	r3, [r1, #120]	@ 0x78
 800e0cc:	429d      	cmp	r5, r3
 800e0ce:	d1f9      	bne.n	800e0c4 <rmw_destroy_node+0x90>
 800e0d0:	317c      	adds	r1, #124	@ 0x7c
 800e0d2:	4638      	mov	r0, r7
 800e0d4:	f008 fa86 	bl	80165e4 <rmw_destroy_client>
 800e0d8:	2801      	cmp	r0, #1
 800e0da:	4606      	mov	r6, r0
 800e0dc:	d0d2      	beq.n	800e084 <rmw_destroy_node+0x50>
 800e0de:	2c00      	cmp	r4, #0
 800e0e0:	d1f1      	bne.n	800e0c6 <rmw_destroy_node+0x92>
 800e0e2:	6928      	ldr	r0, [r5, #16]
 800e0e4:	696a      	ldr	r2, [r5, #20]
 800e0e6:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 800e0ea:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800e0ee:	6819      	ldr	r1, [r3, #0]
 800e0f0:	f001 fff4 	bl	80100dc <uxr_buffer_delete_entity>
 800e0f4:	4602      	mov	r2, r0
 800e0f6:	6928      	ldr	r0, [r5, #16]
 800e0f8:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 800e0fc:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 800e100:	f000 feb0 	bl	800ee64 <run_xrce_session>
 800e104:	2800      	cmp	r0, #0
 800e106:	bf08      	it	eq
 800e108:	2602      	moveq	r6, #2
 800e10a:	4638      	mov	r0, r7
 800e10c:	f000 fd38 	bl	800eb80 <rmw_uxrce_fini_node_memory>
 800e110:	4630      	mov	r0, r6
 800e112:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e114:	4626      	mov	r6, r4
 800e116:	e7a6      	b.n	800e066 <rmw_destroy_node+0x32>
 800e118:	0801a4a0 	.word	0x0801a4a0
 800e11c:	20010e64 	.word	0x20010e64
 800e120:	20010ea4 	.word	0x20010ea4
 800e124:	20010e74 	.word	0x20010e74
 800e128:	2000c584 	.word	0x2000c584

0800e12c <rmw_node_get_graph_guard_condition>:
 800e12c:	6843      	ldr	r3, [r0, #4]
 800e12e:	6918      	ldr	r0, [r3, #16]
 800e130:	f500 705a 	add.w	r0, r0, #872	@ 0x368
 800e134:	4770      	bx	lr
 800e136:	bf00      	nop

0800e138 <flush_session>:
 800e138:	6fc9      	ldr	r1, [r1, #124]	@ 0x7c
 800e13a:	f003 b9d5 	b.w	80114e8 <uxr_run_session_until_confirm_delivery>
 800e13e:	bf00      	nop

0800e140 <rmw_publish>:
 800e140:	2800      	cmp	r0, #0
 800e142:	d053      	beq.n	800e1ec <rmw_publish+0xac>
 800e144:	b570      	push	{r4, r5, r6, lr}
 800e146:	460d      	mov	r5, r1
 800e148:	b08e      	sub	sp, #56	@ 0x38
 800e14a:	2900      	cmp	r1, #0
 800e14c:	d04b      	beq.n	800e1e6 <rmw_publish+0xa6>
 800e14e:	4604      	mov	r4, r0
 800e150:	6800      	ldr	r0, [r0, #0]
 800e152:	f000 ff07 	bl	800ef64 <is_uxrce_rmw_identifier_valid>
 800e156:	2800      	cmp	r0, #0
 800e158:	d045      	beq.n	800e1e6 <rmw_publish+0xa6>
 800e15a:	6866      	ldr	r6, [r4, #4]
 800e15c:	2e00      	cmp	r6, #0
 800e15e:	d042      	beq.n	800e1e6 <rmw_publish+0xa6>
 800e160:	69b4      	ldr	r4, [r6, #24]
 800e162:	4628      	mov	r0, r5
 800e164:	6923      	ldr	r3, [r4, #16]
 800e166:	4798      	blx	r3
 800e168:	69f3      	ldr	r3, [r6, #28]
 800e16a:	9005      	str	r0, [sp, #20]
 800e16c:	b113      	cbz	r3, 800e174 <rmw_publish+0x34>
 800e16e:	a805      	add	r0, sp, #20
 800e170:	4798      	blx	r3
 800e172:	9805      	ldr	r0, [sp, #20]
 800e174:	f8d6 3080 	ldr.w	r3, [r6, #128]	@ 0x80
 800e178:	691b      	ldr	r3, [r3, #16]
 800e17a:	9000      	str	r0, [sp, #0]
 800e17c:	6972      	ldr	r2, [r6, #20]
 800e17e:	6fb1      	ldr	r1, [r6, #120]	@ 0x78
 800e180:	f503 7028 	add.w	r0, r3, #672	@ 0x2a0
 800e184:	ab06      	add	r3, sp, #24
 800e186:	f004 fc57 	bl	8012a38 <uxr_prepare_output_stream>
 800e18a:	b1d8      	cbz	r0, 800e1c4 <rmw_publish+0x84>
 800e18c:	68a3      	ldr	r3, [r4, #8]
 800e18e:	a906      	add	r1, sp, #24
 800e190:	4628      	mov	r0, r5
 800e192:	4798      	blx	r3
 800e194:	6a33      	ldr	r3, [r6, #32]
 800e196:	4604      	mov	r4, r0
 800e198:	b10b      	cbz	r3, 800e19e <rmw_publish+0x5e>
 800e19a:	a806      	add	r0, sp, #24
 800e19c:	4798      	blx	r3
 800e19e:	f896 307a 	ldrb.w	r3, [r6, #122]	@ 0x7a
 800e1a2:	2b01      	cmp	r3, #1
 800e1a4:	f8d6 3080 	ldr.w	r3, [r6, #128]	@ 0x80
 800e1a8:	d022      	beq.n	800e1f0 <rmw_publish+0xb0>
 800e1aa:	6918      	ldr	r0, [r3, #16]
 800e1ac:	6ff1      	ldr	r1, [r6, #124]	@ 0x7c
 800e1ae:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800e1b2:	f003 f999 	bl	80114e8 <uxr_run_session_until_confirm_delivery>
 800e1b6:	4020      	ands	r0, r4
 800e1b8:	b2c4      	uxtb	r4, r0
 800e1ba:	f084 0001 	eor.w	r0, r4, #1
 800e1be:	b2c0      	uxtb	r0, r0
 800e1c0:	b00e      	add	sp, #56	@ 0x38
 800e1c2:	bd70      	pop	{r4, r5, r6, pc}
 800e1c4:	f8d6 3080 	ldr.w	r3, [r6, #128]	@ 0x80
 800e1c8:	6918      	ldr	r0, [r3, #16]
 800e1ca:	9b05      	ldr	r3, [sp, #20]
 800e1cc:	9300      	str	r3, [sp, #0]
 800e1ce:	4b0b      	ldr	r3, [pc, #44]	@ (800e1fc <rmw_publish+0xbc>)
 800e1d0:	9301      	str	r3, [sp, #4]
 800e1d2:	9602      	str	r6, [sp, #8]
 800e1d4:	6972      	ldr	r2, [r6, #20]
 800e1d6:	6fb1      	ldr	r1, [r6, #120]	@ 0x78
 800e1d8:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800e1dc:	ab06      	add	r3, sp, #24
 800e1de:	f004 fc5b 	bl	8012a98 <uxr_prepare_output_stream_fragmented>
 800e1e2:	2800      	cmp	r0, #0
 800e1e4:	d1d2      	bne.n	800e18c <rmw_publish+0x4c>
 800e1e6:	2001      	movs	r0, #1
 800e1e8:	b00e      	add	sp, #56	@ 0x38
 800e1ea:	bd70      	pop	{r4, r5, r6, pc}
 800e1ec:	2001      	movs	r0, #1
 800e1ee:	4770      	bx	lr
 800e1f0:	6918      	ldr	r0, [r3, #16]
 800e1f2:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800e1f6:	f002 fdb7 	bl	8010d68 <uxr_flash_output_streams>
 800e1fa:	e7de      	b.n	800e1ba <rmw_publish+0x7a>
 800e1fc:	0800e139 	.word	0x0800e139

0800e200 <rmw_create_publisher>:
 800e200:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e204:	b087      	sub	sp, #28
 800e206:	2800      	cmp	r0, #0
 800e208:	f000 80cc 	beq.w	800e3a4 <rmw_create_publisher+0x1a4>
 800e20c:	460e      	mov	r6, r1
 800e20e:	2900      	cmp	r1, #0
 800e210:	f000 80c8 	beq.w	800e3a4 <rmw_create_publisher+0x1a4>
 800e214:	4604      	mov	r4, r0
 800e216:	6800      	ldr	r0, [r0, #0]
 800e218:	4615      	mov	r5, r2
 800e21a:	4698      	mov	r8, r3
 800e21c:	f000 fea2 	bl	800ef64 <is_uxrce_rmw_identifier_valid>
 800e220:	2800      	cmp	r0, #0
 800e222:	f000 80bf 	beq.w	800e3a4 <rmw_create_publisher+0x1a4>
 800e226:	2d00      	cmp	r5, #0
 800e228:	f000 80bc 	beq.w	800e3a4 <rmw_create_publisher+0x1a4>
 800e22c:	782b      	ldrb	r3, [r5, #0]
 800e22e:	2b00      	cmp	r3, #0
 800e230:	f000 80b8 	beq.w	800e3a4 <rmw_create_publisher+0x1a4>
 800e234:	f1b8 0f00 	cmp.w	r8, #0
 800e238:	f000 80b4 	beq.w	800e3a4 <rmw_create_publisher+0x1a4>
 800e23c:	485c      	ldr	r0, [pc, #368]	@ (800e3b0 <rmw_create_publisher+0x1b0>)
 800e23e:	f8d4 9004 	ldr.w	r9, [r4, #4]
 800e242:	f008 f9ab 	bl	801659c <get_memory>
 800e246:	2800      	cmp	r0, #0
 800e248:	f000 80ac 	beq.w	800e3a4 <rmw_create_publisher+0x1a4>
 800e24c:	6884      	ldr	r4, [r0, #8]
 800e24e:	f8c4 4088 	str.w	r4, [r4, #136]	@ 0x88
 800e252:	f008 fa0b 	bl	801666c <rmw_get_implementation_identifier>
 800e256:	f104 0a9c 	add.w	sl, r4, #156	@ 0x9c
 800e25a:	f8c4 0084 	str.w	r0, [r4, #132]	@ 0x84
 800e25e:	f8c4 a08c 	str.w	sl, [r4, #140]	@ 0x8c
 800e262:	4628      	mov	r0, r5
 800e264:	f7f1 ffde 	bl	8000224 <strlen>
 800e268:	3001      	adds	r0, #1
 800e26a:	283c      	cmp	r0, #60	@ 0x3c
 800e26c:	f104 0784 	add.w	r7, r4, #132	@ 0x84
 800e270:	f200 8091 	bhi.w	800e396 <rmw_create_publisher+0x196>
 800e274:	4a4f      	ldr	r2, [pc, #316]	@ (800e3b4 <rmw_create_publisher+0x1b4>)
 800e276:	462b      	mov	r3, r5
 800e278:	213c      	movs	r1, #60	@ 0x3c
 800e27a:	4650      	mov	r0, sl
 800e27c:	f00a fa4e 	bl	801871c <sniprintf>
 800e280:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800e284:	67e3      	str	r3, [r4, #124]	@ 0x7c
 800e286:	4641      	mov	r1, r8
 800e288:	f8c4 9080 	str.w	r9, [r4, #128]	@ 0x80
 800e28c:	2250      	movs	r2, #80	@ 0x50
 800e28e:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800e292:	f00a fc4a 	bl	8018b2a <memcpy>
 800e296:	f898 3008 	ldrb.w	r3, [r8, #8]
 800e29a:	4947      	ldr	r1, [pc, #284]	@ (800e3b8 <rmw_create_publisher+0x1b8>)
 800e29c:	2b02      	cmp	r3, #2
 800e29e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800e2a2:	bf0c      	ite	eq
 800e2a4:	f8d3 337c 	ldreq.w	r3, [r3, #892]	@ 0x37c
 800e2a8:	f8d3 3378 	ldrne.w	r3, [r3, #888]	@ 0x378
 800e2ac:	67a3      	str	r3, [r4, #120]	@ 0x78
 800e2ae:	2300      	movs	r3, #0
 800e2b0:	e9c4 3307 	strd	r3, r3, [r4, #28]
 800e2b4:	4630      	mov	r0, r6
 800e2b6:	f000 fe63 	bl	800ef80 <get_message_typesupport_handle>
 800e2ba:	2800      	cmp	r0, #0
 800e2bc:	d06b      	beq.n	800e396 <rmw_create_publisher+0x196>
 800e2be:	6842      	ldr	r2, [r0, #4]
 800e2c0:	61a2      	str	r2, [r4, #24]
 800e2c2:	2a00      	cmp	r2, #0
 800e2c4:	d067      	beq.n	800e396 <rmw_create_publisher+0x196>
 800e2c6:	4629      	mov	r1, r5
 800e2c8:	4643      	mov	r3, r8
 800e2ca:	4648      	mov	r0, r9
 800e2cc:	f008 f9fc 	bl	80166c8 <create_topic>
 800e2d0:	6260      	str	r0, [r4, #36]	@ 0x24
 800e2d2:	2800      	cmp	r0, #0
 800e2d4:	d063      	beq.n	800e39e <rmw_create_publisher+0x19e>
 800e2d6:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800e2da:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800e2de:	2103      	movs	r1, #3
 800e2e0:	f8b3 0598 	ldrh.w	r0, [r3, #1432]	@ 0x598
 800e2e4:	1c42      	adds	r2, r0, #1
 800e2e6:	f8a3 2598 	strh.w	r2, [r3, #1432]	@ 0x598
 800e2ea:	f002 f9bb 	bl	8010664 <uxr_object_id>
 800e2ee:	f8d4 2080 	ldr.w	r2, [r4, #128]	@ 0x80
 800e2f2:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800e2f6:	6120      	str	r0, [r4, #16]
 800e2f8:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 800e2fc:	6910      	ldr	r0, [r2, #16]
 800e2fe:	2506      	movs	r5, #6
 800e300:	9500      	str	r5, [sp, #0]
 800e302:	6819      	ldr	r1, [r3, #0]
 800e304:	6922      	ldr	r2, [r4, #16]
 800e306:	f8d9 3014 	ldr.w	r3, [r9, #20]
 800e30a:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800e30e:	f001 ff99 	bl	8010244 <uxr_buffer_create_publisher_bin>
 800e312:	4602      	mov	r2, r0
 800e314:	f8d9 0010 	ldr.w	r0, [r9, #16]
 800e318:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 800e31c:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 800e320:	f000 fda0 	bl	800ee64 <run_xrce_session>
 800e324:	b3b8      	cbz	r0, 800e396 <rmw_create_publisher+0x196>
 800e326:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800e32a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800e32e:	2105      	movs	r1, #5
 800e330:	f8b3 059a 	ldrh.w	r0, [r3, #1434]	@ 0x59a
 800e334:	1c42      	adds	r2, r0, #1
 800e336:	f8a3 259a 	strh.w	r2, [r3, #1434]	@ 0x59a
 800e33a:	f002 f993 	bl	8010664 <uxr_object_id>
 800e33e:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 800e342:	6160      	str	r0, [r4, #20]
 800e344:	691e      	ldr	r6, [r3, #16]
 800e346:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800e34a:	f8d4 b024 	ldr.w	fp, [r4, #36]	@ 0x24
 800e34e:	f10d 0a10 	add.w	sl, sp, #16
 800e352:	4641      	mov	r1, r8
 800e354:	4650      	mov	r0, sl
 800e356:	f8d3 8384 	ldr.w	r8, [r3, #900]	@ 0x384
 800e35a:	f000 fd9f 	bl	800ee9c <convert_qos_profile>
 800e35e:	9503      	str	r5, [sp, #12]
 800e360:	e89a 0003 	ldmia.w	sl, {r0, r1}
 800e364:	9001      	str	r0, [sp, #4]
 800e366:	f8ad 1008 	strh.w	r1, [sp, #8]
 800e36a:	f8db 3010 	ldr.w	r3, [fp, #16]
 800e36e:	9300      	str	r3, [sp, #0]
 800e370:	f506 7628 	add.w	r6, r6, #672	@ 0x2a0
 800e374:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
 800e378:	f8d8 1000 	ldr.w	r1, [r8]
 800e37c:	4630      	mov	r0, r6
 800e37e:	f001 ffc1 	bl	8010304 <uxr_buffer_create_datawriter_bin>
 800e382:	4602      	mov	r2, r0
 800e384:	f8d9 0010 	ldr.w	r0, [r9, #16]
 800e388:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 800e38c:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 800e390:	f000 fd68 	bl	800ee64 <run_xrce_session>
 800e394:	b938      	cbnz	r0, 800e3a6 <rmw_create_publisher+0x1a6>
 800e396:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800e398:	b108      	cbz	r0, 800e39e <rmw_create_publisher+0x19e>
 800e39a:	f000 fc61 	bl	800ec60 <rmw_uxrce_fini_topic_memory>
 800e39e:	4638      	mov	r0, r7
 800e3a0:	f000 fc06 	bl	800ebb0 <rmw_uxrce_fini_publisher_memory>
 800e3a4:	2700      	movs	r7, #0
 800e3a6:	4638      	mov	r0, r7
 800e3a8:	b007      	add	sp, #28
 800e3aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e3ae:	bf00      	nop
 800e3b0:	20010e64 	.word	0x20010e64
 800e3b4:	08019dac 	.word	0x08019dac
 800e3b8:	08019d78 	.word	0x08019d78

0800e3bc <rmw_publisher_get_actual_qos>:
 800e3bc:	b150      	cbz	r0, 800e3d4 <rmw_publisher_get_actual_qos+0x18>
 800e3be:	b508      	push	{r3, lr}
 800e3c0:	460b      	mov	r3, r1
 800e3c2:	b149      	cbz	r1, 800e3d8 <rmw_publisher_get_actual_qos+0x1c>
 800e3c4:	6841      	ldr	r1, [r0, #4]
 800e3c6:	2250      	movs	r2, #80	@ 0x50
 800e3c8:	3128      	adds	r1, #40	@ 0x28
 800e3ca:	4618      	mov	r0, r3
 800e3cc:	f00a fbad 	bl	8018b2a <memcpy>
 800e3d0:	2000      	movs	r0, #0
 800e3d2:	bd08      	pop	{r3, pc}
 800e3d4:	200b      	movs	r0, #11
 800e3d6:	4770      	bx	lr
 800e3d8:	200b      	movs	r0, #11
 800e3da:	bd08      	pop	{r3, pc}

0800e3dc <rmw_destroy_publisher>:
 800e3dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e3de:	b128      	cbz	r0, 800e3ec <rmw_destroy_publisher+0x10>
 800e3e0:	4604      	mov	r4, r0
 800e3e2:	6800      	ldr	r0, [r0, #0]
 800e3e4:	460d      	mov	r5, r1
 800e3e6:	f000 fdbd 	bl	800ef64 <is_uxrce_rmw_identifier_valid>
 800e3ea:	b910      	cbnz	r0, 800e3f2 <rmw_destroy_publisher+0x16>
 800e3ec:	2401      	movs	r4, #1
 800e3ee:	4620      	mov	r0, r4
 800e3f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e3f2:	6863      	ldr	r3, [r4, #4]
 800e3f4:	2b00      	cmp	r3, #0
 800e3f6:	d0f9      	beq.n	800e3ec <rmw_destroy_publisher+0x10>
 800e3f8:	2d00      	cmp	r5, #0
 800e3fa:	d0f7      	beq.n	800e3ec <rmw_destroy_publisher+0x10>
 800e3fc:	6828      	ldr	r0, [r5, #0]
 800e3fe:	f000 fdb1 	bl	800ef64 <is_uxrce_rmw_identifier_valid>
 800e402:	2800      	cmp	r0, #0
 800e404:	d0f2      	beq.n	800e3ec <rmw_destroy_publisher+0x10>
 800e406:	686c      	ldr	r4, [r5, #4]
 800e408:	2c00      	cmp	r4, #0
 800e40a:	d0ef      	beq.n	800e3ec <rmw_destroy_publisher+0x10>
 800e40c:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800e40e:	f8d4 7080 	ldr.w	r7, [r4, #128]	@ 0x80
 800e412:	f008 f9a9 	bl	8016768 <destroy_topic>
 800e416:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 800e41a:	6962      	ldr	r2, [r4, #20]
 800e41c:	6918      	ldr	r0, [r3, #16]
 800e41e:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 800e422:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800e426:	6819      	ldr	r1, [r3, #0]
 800e428:	f001 fe58 	bl	80100dc <uxr_buffer_delete_entity>
 800e42c:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 800e430:	6922      	ldr	r2, [r4, #16]
 800e432:	691b      	ldr	r3, [r3, #16]
 800e434:	f8d3 1388 	ldr.w	r1, [r3, #904]	@ 0x388
 800e438:	4604      	mov	r4, r0
 800e43a:	6809      	ldr	r1, [r1, #0]
 800e43c:	f503 7028 	add.w	r0, r3, #672	@ 0x2a0
 800e440:	f001 fe4c 	bl	80100dc <uxr_buffer_delete_entity>
 800e444:	693e      	ldr	r6, [r7, #16]
 800e446:	4622      	mov	r2, r4
 800e448:	f8d6 3390 	ldr.w	r3, [r6, #912]	@ 0x390
 800e44c:	f8d6 1388 	ldr.w	r1, [r6, #904]	@ 0x388
 800e450:	4604      	mov	r4, r0
 800e452:	4630      	mov	r0, r6
 800e454:	f000 fd06 	bl	800ee64 <run_xrce_session>
 800e458:	693e      	ldr	r6, [r7, #16]
 800e45a:	4622      	mov	r2, r4
 800e45c:	f8d6 3390 	ldr.w	r3, [r6, #912]	@ 0x390
 800e460:	f8d6 1388 	ldr.w	r1, [r6, #904]	@ 0x388
 800e464:	4604      	mov	r4, r0
 800e466:	4630      	mov	r0, r6
 800e468:	f000 fcfc 	bl	800ee64 <run_xrce_session>
 800e46c:	b12c      	cbz	r4, 800e47a <rmw_destroy_publisher+0x9e>
 800e46e:	b120      	cbz	r0, 800e47a <rmw_destroy_publisher+0x9e>
 800e470:	2400      	movs	r4, #0
 800e472:	4628      	mov	r0, r5
 800e474:	f000 fb9c 	bl	800ebb0 <rmw_uxrce_fini_publisher_memory>
 800e478:	e7b9      	b.n	800e3ee <rmw_destroy_publisher+0x12>
 800e47a:	2402      	movs	r4, #2
 800e47c:	e7f9      	b.n	800e472 <rmw_destroy_publisher+0x96>
 800e47e:	bf00      	nop

0800e480 <rmw_destroy_service>:
 800e480:	b570      	push	{r4, r5, r6, lr}
 800e482:	b128      	cbz	r0, 800e490 <rmw_destroy_service+0x10>
 800e484:	4604      	mov	r4, r0
 800e486:	6800      	ldr	r0, [r0, #0]
 800e488:	460d      	mov	r5, r1
 800e48a:	f000 fd6b 	bl	800ef64 <is_uxrce_rmw_identifier_valid>
 800e48e:	b910      	cbnz	r0, 800e496 <rmw_destroy_service+0x16>
 800e490:	2401      	movs	r4, #1
 800e492:	4620      	mov	r0, r4
 800e494:	bd70      	pop	{r4, r5, r6, pc}
 800e496:	6863      	ldr	r3, [r4, #4]
 800e498:	2b00      	cmp	r3, #0
 800e49a:	d0f9      	beq.n	800e490 <rmw_destroy_service+0x10>
 800e49c:	2d00      	cmp	r5, #0
 800e49e:	d0f7      	beq.n	800e490 <rmw_destroy_service+0x10>
 800e4a0:	6828      	ldr	r0, [r5, #0]
 800e4a2:	f000 fd5f 	bl	800ef64 <is_uxrce_rmw_identifier_valid>
 800e4a6:	2800      	cmp	r0, #0
 800e4a8:	d0f2      	beq.n	800e490 <rmw_destroy_service+0x10>
 800e4aa:	686e      	ldr	r6, [r5, #4]
 800e4ac:	2e00      	cmp	r6, #0
 800e4ae:	d0ef      	beq.n	800e490 <rmw_destroy_service+0x10>
 800e4b0:	6864      	ldr	r4, [r4, #4]
 800e4b2:	6932      	ldr	r2, [r6, #16]
 800e4b4:	6920      	ldr	r0, [r4, #16]
 800e4b6:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 800e4ba:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800e4be:	6819      	ldr	r1, [r3, #0]
 800e4c0:	f002 fa3e 	bl	8010940 <uxr_buffer_cancel_data>
 800e4c4:	4602      	mov	r2, r0
 800e4c6:	6920      	ldr	r0, [r4, #16]
 800e4c8:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 800e4cc:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 800e4d0:	f000 fcc8 	bl	800ee64 <run_xrce_session>
 800e4d4:	6920      	ldr	r0, [r4, #16]
 800e4d6:	6932      	ldr	r2, [r6, #16]
 800e4d8:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 800e4dc:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800e4e0:	6819      	ldr	r1, [r3, #0]
 800e4e2:	f001 fdfb 	bl	80100dc <uxr_buffer_delete_entity>
 800e4e6:	4602      	mov	r2, r0
 800e4e8:	6920      	ldr	r0, [r4, #16]
 800e4ea:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 800e4ee:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 800e4f2:	f000 fcb7 	bl	800ee64 <run_xrce_session>
 800e4f6:	2800      	cmp	r0, #0
 800e4f8:	4628      	mov	r0, r5
 800e4fa:	bf14      	ite	ne
 800e4fc:	2400      	movne	r4, #0
 800e4fe:	2402      	moveq	r4, #2
 800e500:	f000 fb82 	bl	800ec08 <rmw_uxrce_fini_service_memory>
 800e504:	e7c5      	b.n	800e492 <rmw_destroy_service+0x12>
 800e506:	bf00      	nop

0800e508 <rmw_create_subscription>:
 800e508:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e50c:	b08d      	sub	sp, #52	@ 0x34
 800e50e:	2800      	cmp	r0, #0
 800e510:	f000 80d1 	beq.w	800e6b6 <rmw_create_subscription+0x1ae>
 800e514:	460e      	mov	r6, r1
 800e516:	2900      	cmp	r1, #0
 800e518:	f000 80cd 	beq.w	800e6b6 <rmw_create_subscription+0x1ae>
 800e51c:	4604      	mov	r4, r0
 800e51e:	6800      	ldr	r0, [r0, #0]
 800e520:	4615      	mov	r5, r2
 800e522:	4698      	mov	r8, r3
 800e524:	f000 fd1e 	bl	800ef64 <is_uxrce_rmw_identifier_valid>
 800e528:	2800      	cmp	r0, #0
 800e52a:	f000 80c4 	beq.w	800e6b6 <rmw_create_subscription+0x1ae>
 800e52e:	2d00      	cmp	r5, #0
 800e530:	f000 80c1 	beq.w	800e6b6 <rmw_create_subscription+0x1ae>
 800e534:	782b      	ldrb	r3, [r5, #0]
 800e536:	2b00      	cmp	r3, #0
 800e538:	f000 80bd 	beq.w	800e6b6 <rmw_create_subscription+0x1ae>
 800e53c:	f1b8 0f00 	cmp.w	r8, #0
 800e540:	f000 80b9 	beq.w	800e6b6 <rmw_create_subscription+0x1ae>
 800e544:	485e      	ldr	r0, [pc, #376]	@ (800e6c0 <rmw_create_subscription+0x1b8>)
 800e546:	f8d4 9004 	ldr.w	r9, [r4, #4]
 800e54a:	f008 f827 	bl	801659c <get_memory>
 800e54e:	4604      	mov	r4, r0
 800e550:	2800      	cmp	r0, #0
 800e552:	f000 80b1 	beq.w	800e6b8 <rmw_create_subscription+0x1b0>
 800e556:	6887      	ldr	r7, [r0, #8]
 800e558:	f8c7 7080 	str.w	r7, [r7, #128]	@ 0x80
 800e55c:	f008 f886 	bl	801666c <rmw_get_implementation_identifier>
 800e560:	f107 0a98 	add.w	sl, r7, #152	@ 0x98
 800e564:	67f8      	str	r0, [r7, #124]	@ 0x7c
 800e566:	f8c7 a084 	str.w	sl, [r7, #132]	@ 0x84
 800e56a:	4628      	mov	r0, r5
 800e56c:	f7f1 fe5a 	bl	8000224 <strlen>
 800e570:	3001      	adds	r0, #1
 800e572:	283c      	cmp	r0, #60	@ 0x3c
 800e574:	f107 047c 	add.w	r4, r7, #124	@ 0x7c
 800e578:	f200 8096 	bhi.w	800e6a8 <rmw_create_subscription+0x1a0>
 800e57c:	4a51      	ldr	r2, [pc, #324]	@ (800e6c4 <rmw_create_subscription+0x1bc>)
 800e57e:	462b      	mov	r3, r5
 800e580:	213c      	movs	r1, #60	@ 0x3c
 800e582:	4650      	mov	r0, sl
 800e584:	f00a f8ca 	bl	801871c <sniprintf>
 800e588:	4641      	mov	r1, r8
 800e58a:	f8c7 9020 	str.w	r9, [r7, #32]
 800e58e:	2250      	movs	r2, #80	@ 0x50
 800e590:	f107 0028 	add.w	r0, r7, #40	@ 0x28
 800e594:	f00a fac9 	bl	8018b2a <memcpy>
 800e598:	494b      	ldr	r1, [pc, #300]	@ (800e6c8 <rmw_create_subscription+0x1c0>)
 800e59a:	4630      	mov	r0, r6
 800e59c:	f000 fcf0 	bl	800ef80 <get_message_typesupport_handle>
 800e5a0:	2800      	cmp	r0, #0
 800e5a2:	f000 8081 	beq.w	800e6a8 <rmw_create_subscription+0x1a0>
 800e5a6:	6842      	ldr	r2, [r0, #4]
 800e5a8:	61ba      	str	r2, [r7, #24]
 800e5aa:	2a00      	cmp	r2, #0
 800e5ac:	d07c      	beq.n	800e6a8 <rmw_create_subscription+0x1a0>
 800e5ae:	4629      	mov	r1, r5
 800e5b0:	4643      	mov	r3, r8
 800e5b2:	4648      	mov	r0, r9
 800e5b4:	f008 f888 	bl	80166c8 <create_topic>
 800e5b8:	61f8      	str	r0, [r7, #28]
 800e5ba:	2800      	cmp	r0, #0
 800e5bc:	d078      	beq.n	800e6b0 <rmw_create_subscription+0x1a8>
 800e5be:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800e5c2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800e5c6:	2104      	movs	r1, #4
 800e5c8:	f8b3 059c 	ldrh.w	r0, [r3, #1436]	@ 0x59c
 800e5cc:	1c42      	adds	r2, r0, #1
 800e5ce:	f8a3 259c 	strh.w	r2, [r3, #1436]	@ 0x59c
 800e5d2:	f002 f847 	bl	8010664 <uxr_object_id>
 800e5d6:	6138      	str	r0, [r7, #16]
 800e5d8:	f8d9 0010 	ldr.w	r0, [r9, #16]
 800e5dc:	2506      	movs	r5, #6
 800e5de:	f8d0 3384 	ldr.w	r3, [r0, #900]	@ 0x384
 800e5e2:	9500      	str	r5, [sp, #0]
 800e5e4:	6819      	ldr	r1, [r3, #0]
 800e5e6:	693a      	ldr	r2, [r7, #16]
 800e5e8:	f8d9 3014 	ldr.w	r3, [r9, #20]
 800e5ec:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800e5f0:	f001 fe58 	bl	80102a4 <uxr_buffer_create_subscriber_bin>
 800e5f4:	4602      	mov	r2, r0
 800e5f6:	f8d9 0010 	ldr.w	r0, [r9, #16]
 800e5fa:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 800e5fe:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 800e602:	f000 fc2f 	bl	800ee64 <run_xrce_session>
 800e606:	2800      	cmp	r0, #0
 800e608:	d04e      	beq.n	800e6a8 <rmw_create_subscription+0x1a0>
 800e60a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800e60e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800e612:	4629      	mov	r1, r5
 800e614:	f8b3 059e 	ldrh.w	r0, [r3, #1438]	@ 0x59e
 800e618:	1c42      	adds	r2, r0, #1
 800e61a:	f8a3 259e 	strh.w	r2, [r3, #1438]	@ 0x59e
 800e61e:	f002 f821 	bl	8010664 <uxr_object_id>
 800e622:	ae08      	add	r6, sp, #32
 800e624:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800e628:	69fb      	ldr	r3, [r7, #28]
 800e62a:	6178      	str	r0, [r7, #20]
 800e62c:	4641      	mov	r1, r8
 800e62e:	4630      	mov	r0, r6
 800e630:	f8da b384 	ldr.w	fp, [sl, #900]	@ 0x384
 800e634:	9305      	str	r3, [sp, #20]
 800e636:	f000 fc31 	bl	800ee9c <convert_qos_profile>
 800e63a:	9503      	str	r5, [sp, #12]
 800e63c:	e896 0003 	ldmia.w	r6, {r0, r1}
 800e640:	9b05      	ldr	r3, [sp, #20]
 800e642:	9001      	str	r0, [sp, #4]
 800e644:	f8ad 1008 	strh.w	r1, [sp, #8]
 800e648:	691b      	ldr	r3, [r3, #16]
 800e64a:	9300      	str	r3, [sp, #0]
 800e64c:	e9d7 3204 	ldrd	r3, r2, [r7, #16]
 800e650:	f8db 1000 	ldr.w	r1, [fp]
 800e654:	f50a 7028 	add.w	r0, sl, #672	@ 0x2a0
 800e658:	f001 feca 	bl	80103f0 <uxr_buffer_create_datareader_bin>
 800e65c:	4602      	mov	r2, r0
 800e65e:	f8d9 0010 	ldr.w	r0, [r9, #16]
 800e662:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 800e666:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 800e66a:	f000 fbfb 	bl	800ee64 <run_xrce_session>
 800e66e:	b1d8      	cbz	r0, 800e6a8 <rmw_create_subscription+0x1a0>
 800e670:	f898 3008 	ldrb.w	r3, [r8, #8]
 800e674:	f8d9 0010 	ldr.w	r0, [r9, #16]
 800e678:	2b02      	cmp	r3, #2
 800e67a:	bf0c      	ite	eq
 800e67c:	f8d0 3380 	ldreq.w	r3, [r0, #896]	@ 0x380
 800e680:	f8d0 3374 	ldrne.w	r3, [r0, #884]	@ 0x374
 800e684:	9307      	str	r3, [sp, #28]
 800e686:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 800e68a:	2200      	movs	r2, #0
 800e68c:	e9cd 120a 	strd	r1, r2, [sp, #40]	@ 0x28
 800e690:	ab0a      	add	r3, sp, #40	@ 0x28
 800e692:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 800e696:	9300      	str	r3, [sp, #0]
 800e698:	697a      	ldr	r2, [r7, #20]
 800e69a:	9b07      	ldr	r3, [sp, #28]
 800e69c:	6809      	ldr	r1, [r1, #0]
 800e69e:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800e6a2:	f002 f913 	bl	80108cc <uxr_buffer_request_data>
 800e6a6:	e007      	b.n	800e6b8 <rmw_create_subscription+0x1b0>
 800e6a8:	69f8      	ldr	r0, [r7, #28]
 800e6aa:	b108      	cbz	r0, 800e6b0 <rmw_create_subscription+0x1a8>
 800e6ac:	f000 fad8 	bl	800ec60 <rmw_uxrce_fini_topic_memory>
 800e6b0:	4620      	mov	r0, r4
 800e6b2:	f000 fa93 	bl	800ebdc <rmw_uxrce_fini_subscription_memory>
 800e6b6:	2400      	movs	r4, #0
 800e6b8:	4620      	mov	r0, r4
 800e6ba:	b00d      	add	sp, #52	@ 0x34
 800e6bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e6c0:	20010ea4 	.word	0x20010ea4
 800e6c4:	08019dac 	.word	0x08019dac
 800e6c8:	08019d78 	.word	0x08019d78

0800e6cc <rmw_subscription_get_actual_qos>:
 800e6cc:	b150      	cbz	r0, 800e6e4 <rmw_subscription_get_actual_qos+0x18>
 800e6ce:	b508      	push	{r3, lr}
 800e6d0:	460b      	mov	r3, r1
 800e6d2:	b149      	cbz	r1, 800e6e8 <rmw_subscription_get_actual_qos+0x1c>
 800e6d4:	6841      	ldr	r1, [r0, #4]
 800e6d6:	2250      	movs	r2, #80	@ 0x50
 800e6d8:	3128      	adds	r1, #40	@ 0x28
 800e6da:	4618      	mov	r0, r3
 800e6dc:	f00a fa25 	bl	8018b2a <memcpy>
 800e6e0:	2000      	movs	r0, #0
 800e6e2:	bd08      	pop	{r3, pc}
 800e6e4:	200b      	movs	r0, #11
 800e6e6:	4770      	bx	lr
 800e6e8:	200b      	movs	r0, #11
 800e6ea:	bd08      	pop	{r3, pc}

0800e6ec <rmw_destroy_subscription>:
 800e6ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e6ee:	b128      	cbz	r0, 800e6fc <rmw_destroy_subscription+0x10>
 800e6f0:	4604      	mov	r4, r0
 800e6f2:	6800      	ldr	r0, [r0, #0]
 800e6f4:	460d      	mov	r5, r1
 800e6f6:	f000 fc35 	bl	800ef64 <is_uxrce_rmw_identifier_valid>
 800e6fa:	b910      	cbnz	r0, 800e702 <rmw_destroy_subscription+0x16>
 800e6fc:	2401      	movs	r4, #1
 800e6fe:	4620      	mov	r0, r4
 800e700:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e702:	6863      	ldr	r3, [r4, #4]
 800e704:	2b00      	cmp	r3, #0
 800e706:	d0f9      	beq.n	800e6fc <rmw_destroy_subscription+0x10>
 800e708:	2d00      	cmp	r5, #0
 800e70a:	d0f7      	beq.n	800e6fc <rmw_destroy_subscription+0x10>
 800e70c:	6828      	ldr	r0, [r5, #0]
 800e70e:	f000 fc29 	bl	800ef64 <is_uxrce_rmw_identifier_valid>
 800e712:	2800      	cmp	r0, #0
 800e714:	d0f2      	beq.n	800e6fc <rmw_destroy_subscription+0x10>
 800e716:	686c      	ldr	r4, [r5, #4]
 800e718:	2c00      	cmp	r4, #0
 800e71a:	d0ef      	beq.n	800e6fc <rmw_destroy_subscription+0x10>
 800e71c:	6a26      	ldr	r6, [r4, #32]
 800e71e:	6962      	ldr	r2, [r4, #20]
 800e720:	6930      	ldr	r0, [r6, #16]
 800e722:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 800e726:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800e72a:	6819      	ldr	r1, [r3, #0]
 800e72c:	f002 f908 	bl	8010940 <uxr_buffer_cancel_data>
 800e730:	4602      	mov	r2, r0
 800e732:	6930      	ldr	r0, [r6, #16]
 800e734:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 800e738:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 800e73c:	f000 fb92 	bl	800ee64 <run_xrce_session>
 800e740:	69e0      	ldr	r0, [r4, #28]
 800e742:	f008 f811 	bl	8016768 <destroy_topic>
 800e746:	6a23      	ldr	r3, [r4, #32]
 800e748:	6962      	ldr	r2, [r4, #20]
 800e74a:	6918      	ldr	r0, [r3, #16]
 800e74c:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 800e750:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800e754:	6819      	ldr	r1, [r3, #0]
 800e756:	f001 fcc1 	bl	80100dc <uxr_buffer_delete_entity>
 800e75a:	6a23      	ldr	r3, [r4, #32]
 800e75c:	6922      	ldr	r2, [r4, #16]
 800e75e:	691b      	ldr	r3, [r3, #16]
 800e760:	f8d3 1388 	ldr.w	r1, [r3, #904]	@ 0x388
 800e764:	4604      	mov	r4, r0
 800e766:	6809      	ldr	r1, [r1, #0]
 800e768:	f503 7028 	add.w	r0, r3, #672	@ 0x2a0
 800e76c:	f001 fcb6 	bl	80100dc <uxr_buffer_delete_entity>
 800e770:	6937      	ldr	r7, [r6, #16]
 800e772:	4622      	mov	r2, r4
 800e774:	f8d7 3390 	ldr.w	r3, [r7, #912]	@ 0x390
 800e778:	f8d7 1388 	ldr.w	r1, [r7, #904]	@ 0x388
 800e77c:	4604      	mov	r4, r0
 800e77e:	4638      	mov	r0, r7
 800e780:	f000 fb70 	bl	800ee64 <run_xrce_session>
 800e784:	6936      	ldr	r6, [r6, #16]
 800e786:	4622      	mov	r2, r4
 800e788:	f8d6 3390 	ldr.w	r3, [r6, #912]	@ 0x390
 800e78c:	f8d6 1388 	ldr.w	r1, [r6, #904]	@ 0x388
 800e790:	4604      	mov	r4, r0
 800e792:	4630      	mov	r0, r6
 800e794:	f000 fb66 	bl	800ee64 <run_xrce_session>
 800e798:	b12c      	cbz	r4, 800e7a6 <rmw_destroy_subscription+0xba>
 800e79a:	b120      	cbz	r0, 800e7a6 <rmw_destroy_subscription+0xba>
 800e79c:	2400      	movs	r4, #0
 800e79e:	4628      	mov	r0, r5
 800e7a0:	f000 fa1c 	bl	800ebdc <rmw_uxrce_fini_subscription_memory>
 800e7a4:	e7ab      	b.n	800e6fe <rmw_destroy_subscription+0x12>
 800e7a6:	2402      	movs	r4, #2
 800e7a8:	e7f9      	b.n	800e79e <rmw_destroy_subscription+0xb2>
 800e7aa:	bf00      	nop

0800e7ac <rmw_take_with_info>:
 800e7ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e7ae:	4604      	mov	r4, r0
 800e7b0:	6800      	ldr	r0, [r0, #0]
 800e7b2:	b089      	sub	sp, #36	@ 0x24
 800e7b4:	460f      	mov	r7, r1
 800e7b6:	4615      	mov	r5, r2
 800e7b8:	b128      	cbz	r0, 800e7c6 <rmw_take_with_info+0x1a>
 800e7ba:	4b24      	ldr	r3, [pc, #144]	@ (800e84c <rmw_take_with_info+0xa0>)
 800e7bc:	6819      	ldr	r1, [r3, #0]
 800e7be:	f7f1 fd27 	bl	8000210 <strcmp>
 800e7c2:	2800      	cmp	r0, #0
 800e7c4:	d13e      	bne.n	800e844 <rmw_take_with_info+0x98>
 800e7c6:	b305      	cbz	r5, 800e80a <rmw_take_with_info+0x5e>
 800e7c8:	6864      	ldr	r4, [r4, #4]
 800e7ca:	2300      	movs	r3, #0
 800e7cc:	702b      	strb	r3, [r5, #0]
 800e7ce:	f000 facb 	bl	800ed68 <rmw_uxrce_clean_expired_static_input_buffer>
 800e7d2:	4620      	mov	r0, r4
 800e7d4:	f000 faa0 	bl	800ed18 <rmw_uxrce_find_static_input_buffer_by_owner>
 800e7d8:	4606      	mov	r6, r0
 800e7da:	b1f0      	cbz	r0, 800e81a <rmw_take_with_info+0x6e>
 800e7dc:	6881      	ldr	r1, [r0, #8]
 800e7de:	4668      	mov	r0, sp
 800e7e0:	f8d1 2810 	ldr.w	r2, [r1, #2064]	@ 0x810
 800e7e4:	3110      	adds	r1, #16
 800e7e6:	f001 fc09 	bl	800fffc <ucdr_init_buffer>
 800e7ea:	69a3      	ldr	r3, [r4, #24]
 800e7ec:	4639      	mov	r1, r7
 800e7ee:	68db      	ldr	r3, [r3, #12]
 800e7f0:	4668      	mov	r0, sp
 800e7f2:	4798      	blx	r3
 800e7f4:	4631      	mov	r1, r6
 800e7f6:	4604      	mov	r4, r0
 800e7f8:	4815      	ldr	r0, [pc, #84]	@ (800e850 <rmw_take_with_info+0xa4>)
 800e7fa:	f007 fedf 	bl	80165bc <put_memory>
 800e7fe:	702c      	strb	r4, [r5, #0]
 800e800:	f084 0001 	eor.w	r0, r4, #1
 800e804:	b2c0      	uxtb	r0, r0
 800e806:	b009      	add	sp, #36	@ 0x24
 800e808:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e80a:	6864      	ldr	r4, [r4, #4]
 800e80c:	f000 faac 	bl	800ed68 <rmw_uxrce_clean_expired_static_input_buffer>
 800e810:	4620      	mov	r0, r4
 800e812:	f000 fa81 	bl	800ed18 <rmw_uxrce_find_static_input_buffer_by_owner>
 800e816:	4605      	mov	r5, r0
 800e818:	b910      	cbnz	r0, 800e820 <rmw_take_with_info+0x74>
 800e81a:	2001      	movs	r0, #1
 800e81c:	b009      	add	sp, #36	@ 0x24
 800e81e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e820:	68a9      	ldr	r1, [r5, #8]
 800e822:	4668      	mov	r0, sp
 800e824:	f8d1 2810 	ldr.w	r2, [r1, #2064]	@ 0x810
 800e828:	3110      	adds	r1, #16
 800e82a:	f001 fbe7 	bl	800fffc <ucdr_init_buffer>
 800e82e:	69a3      	ldr	r3, [r4, #24]
 800e830:	4639      	mov	r1, r7
 800e832:	68db      	ldr	r3, [r3, #12]
 800e834:	4668      	mov	r0, sp
 800e836:	4798      	blx	r3
 800e838:	4629      	mov	r1, r5
 800e83a:	4604      	mov	r4, r0
 800e83c:	4804      	ldr	r0, [pc, #16]	@ (800e850 <rmw_take_with_info+0xa4>)
 800e83e:	f007 febd 	bl	80165bc <put_memory>
 800e842:	e7dd      	b.n	800e800 <rmw_take_with_info+0x54>
 800e844:	200c      	movs	r0, #12
 800e846:	b009      	add	sp, #36	@ 0x24
 800e848:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e84a:	bf00      	nop
 800e84c:	0801a4a0 	.word	0x0801a4a0
 800e850:	20010e94 	.word	0x20010e94

0800e854 <rmw_uxrce_transport_init>:
 800e854:	b508      	push	{r3, lr}
 800e856:	b108      	cbz	r0, 800e85c <rmw_uxrce_transport_init+0x8>
 800e858:	f100 0210 	add.w	r2, r0, #16
 800e85c:	b139      	cbz	r1, 800e86e <rmw_uxrce_transport_init+0x1a>
 800e85e:	6949      	ldr	r1, [r1, #20]
 800e860:	4610      	mov	r0, r2
 800e862:	f001 fec7 	bl	80105f4 <uxr_init_custom_transport>
 800e866:	f080 0001 	eor.w	r0, r0, #1
 800e86a:	b2c0      	uxtb	r0, r0
 800e86c:	bd08      	pop	{r3, pc}
 800e86e:	4b04      	ldr	r3, [pc, #16]	@ (800e880 <rmw_uxrce_transport_init+0x2c>)
 800e870:	4610      	mov	r0, r2
 800e872:	6859      	ldr	r1, [r3, #4]
 800e874:	f001 febe 	bl	80105f4 <uxr_init_custom_transport>
 800e878:	f080 0001 	eor.w	r0, r0, #1
 800e87c:	b2c0      	uxtb	r0, r0
 800e87e:	bd08      	pop	{r3, pc}
 800e880:	2000c52c 	.word	0x2000c52c

0800e884 <rmw_uros_set_publisher_session_timeout>:
 800e884:	b118      	cbz	r0, 800e88e <rmw_uros_set_publisher_session_timeout+0xa>
 800e886:	6843      	ldr	r3, [r0, #4]
 800e888:	2000      	movs	r0, #0
 800e88a:	67d9      	str	r1, [r3, #124]	@ 0x7c
 800e88c:	4770      	bx	lr
 800e88e:	200b      	movs	r0, #11
 800e890:	4770      	bx	lr
 800e892:	bf00      	nop

0800e894 <rmw_uros_set_context_entity_destroy_session_timeout>:
 800e894:	b160      	cbz	r0, 800e8b0 <rmw_uros_set_context_entity_destroy_session_timeout+0x1c>
 800e896:	6cc3      	ldr	r3, [r0, #76]	@ 0x4c
 800e898:	2900      	cmp	r1, #0
 800e89a:	bfd4      	ite	le
 800e89c:	f503 725f 	addle.w	r2, r3, #892	@ 0x37c
 800e8a0:	f503 725e 	addgt.w	r2, r3, #888	@ 0x378
 800e8a4:	f8c3 2388 	str.w	r2, [r3, #904]	@ 0x388
 800e8a8:	f8c3 1390 	str.w	r1, [r3, #912]	@ 0x390
 800e8ac:	2000      	movs	r0, #0
 800e8ae:	4770      	bx	lr
 800e8b0:	200b      	movs	r0, #11
 800e8b2:	4770      	bx	lr

0800e8b4 <rmw_uxrce_init_service_memory>:
 800e8b4:	b1e2      	cbz	r2, 800e8f0 <rmw_uxrce_init_service_memory+0x3c>
 800e8b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e8ba:	7b05      	ldrb	r5, [r0, #12]
 800e8bc:	4606      	mov	r6, r0
 800e8be:	b9ad      	cbnz	r5, 800e8ec <rmw_uxrce_init_service_memory+0x38>
 800e8c0:	23c8      	movs	r3, #200	@ 0xc8
 800e8c2:	e9c0 5500 	strd	r5, r5, [r0]
 800e8c6:	6083      	str	r3, [r0, #8]
 800e8c8:	f240 1301 	movw	r3, #257	@ 0x101
 800e8cc:	4617      	mov	r7, r2
 800e8ce:	8183      	strh	r3, [r0, #12]
 800e8d0:	460c      	mov	r4, r1
 800e8d2:	46a8      	mov	r8, r5
 800e8d4:	4621      	mov	r1, r4
 800e8d6:	4630      	mov	r0, r6
 800e8d8:	3501      	adds	r5, #1
 800e8da:	f007 fe6f 	bl	80165bc <put_memory>
 800e8de:	42af      	cmp	r7, r5
 800e8e0:	60a4      	str	r4, [r4, #8]
 800e8e2:	f884 800c 	strb.w	r8, [r4, #12]
 800e8e6:	f104 04c8 	add.w	r4, r4, #200	@ 0xc8
 800e8ea:	d1f3      	bne.n	800e8d4 <rmw_uxrce_init_service_memory+0x20>
 800e8ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e8f0:	4770      	bx	lr
 800e8f2:	bf00      	nop

0800e8f4 <rmw_uxrce_init_client_memory>:
 800e8f4:	b1e2      	cbz	r2, 800e930 <rmw_uxrce_init_client_memory+0x3c>
 800e8f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e8fa:	7b05      	ldrb	r5, [r0, #12]
 800e8fc:	4606      	mov	r6, r0
 800e8fe:	b9ad      	cbnz	r5, 800e92c <rmw_uxrce_init_client_memory+0x38>
 800e900:	23c8      	movs	r3, #200	@ 0xc8
 800e902:	e9c0 5500 	strd	r5, r5, [r0]
 800e906:	6083      	str	r3, [r0, #8]
 800e908:	f240 1301 	movw	r3, #257	@ 0x101
 800e90c:	4617      	mov	r7, r2
 800e90e:	8183      	strh	r3, [r0, #12]
 800e910:	460c      	mov	r4, r1
 800e912:	46a8      	mov	r8, r5
 800e914:	4621      	mov	r1, r4
 800e916:	4630      	mov	r0, r6
 800e918:	3501      	adds	r5, #1
 800e91a:	f007 fe4f 	bl	80165bc <put_memory>
 800e91e:	42af      	cmp	r7, r5
 800e920:	60a4      	str	r4, [r4, #8]
 800e922:	f884 800c 	strb.w	r8, [r4, #12]
 800e926:	f104 04c8 	add.w	r4, r4, #200	@ 0xc8
 800e92a:	d1f3      	bne.n	800e914 <rmw_uxrce_init_client_memory+0x20>
 800e92c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e930:	4770      	bx	lr
 800e932:	bf00      	nop

0800e934 <rmw_uxrce_init_publisher_memory>:
 800e934:	b1e2      	cbz	r2, 800e970 <rmw_uxrce_init_publisher_memory+0x3c>
 800e936:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e93a:	7b05      	ldrb	r5, [r0, #12]
 800e93c:	4606      	mov	r6, r0
 800e93e:	b9ad      	cbnz	r5, 800e96c <rmw_uxrce_init_publisher_memory+0x38>
 800e940:	23d8      	movs	r3, #216	@ 0xd8
 800e942:	e9c0 5500 	strd	r5, r5, [r0]
 800e946:	6083      	str	r3, [r0, #8]
 800e948:	f240 1301 	movw	r3, #257	@ 0x101
 800e94c:	4617      	mov	r7, r2
 800e94e:	8183      	strh	r3, [r0, #12]
 800e950:	460c      	mov	r4, r1
 800e952:	46a8      	mov	r8, r5
 800e954:	4621      	mov	r1, r4
 800e956:	4630      	mov	r0, r6
 800e958:	3501      	adds	r5, #1
 800e95a:	f007 fe2f 	bl	80165bc <put_memory>
 800e95e:	42af      	cmp	r7, r5
 800e960:	60a4      	str	r4, [r4, #8]
 800e962:	f884 800c 	strb.w	r8, [r4, #12]
 800e966:	f104 04d8 	add.w	r4, r4, #216	@ 0xd8
 800e96a:	d1f3      	bne.n	800e954 <rmw_uxrce_init_publisher_memory+0x20>
 800e96c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e970:	4770      	bx	lr
 800e972:	bf00      	nop

0800e974 <rmw_uxrce_init_subscription_memory>:
 800e974:	b1e2      	cbz	r2, 800e9b0 <rmw_uxrce_init_subscription_memory+0x3c>
 800e976:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e97a:	7b05      	ldrb	r5, [r0, #12]
 800e97c:	4606      	mov	r6, r0
 800e97e:	b9ad      	cbnz	r5, 800e9ac <rmw_uxrce_init_subscription_memory+0x38>
 800e980:	23d8      	movs	r3, #216	@ 0xd8
 800e982:	e9c0 5500 	strd	r5, r5, [r0]
 800e986:	6083      	str	r3, [r0, #8]
 800e988:	f240 1301 	movw	r3, #257	@ 0x101
 800e98c:	4617      	mov	r7, r2
 800e98e:	8183      	strh	r3, [r0, #12]
 800e990:	460c      	mov	r4, r1
 800e992:	46a8      	mov	r8, r5
 800e994:	4621      	mov	r1, r4
 800e996:	4630      	mov	r0, r6
 800e998:	3501      	adds	r5, #1
 800e99a:	f007 fe0f 	bl	80165bc <put_memory>
 800e99e:	42af      	cmp	r7, r5
 800e9a0:	60a4      	str	r4, [r4, #8]
 800e9a2:	f884 800c 	strb.w	r8, [r4, #12]
 800e9a6:	f104 04d8 	add.w	r4, r4, #216	@ 0xd8
 800e9aa:	d1f3      	bne.n	800e994 <rmw_uxrce_init_subscription_memory+0x20>
 800e9ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e9b0:	4770      	bx	lr
 800e9b2:	bf00      	nop

0800e9b4 <rmw_uxrce_init_node_memory>:
 800e9b4:	b1e2      	cbz	r2, 800e9f0 <rmw_uxrce_init_node_memory+0x3c>
 800e9b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e9ba:	7b05      	ldrb	r5, [r0, #12]
 800e9bc:	4606      	mov	r6, r0
 800e9be:	b9ad      	cbnz	r5, 800e9ec <rmw_uxrce_init_node_memory+0x38>
 800e9c0:	23a4      	movs	r3, #164	@ 0xa4
 800e9c2:	e9c0 5500 	strd	r5, r5, [r0]
 800e9c6:	6083      	str	r3, [r0, #8]
 800e9c8:	f240 1301 	movw	r3, #257	@ 0x101
 800e9cc:	4617      	mov	r7, r2
 800e9ce:	8183      	strh	r3, [r0, #12]
 800e9d0:	460c      	mov	r4, r1
 800e9d2:	46a8      	mov	r8, r5
 800e9d4:	4621      	mov	r1, r4
 800e9d6:	4630      	mov	r0, r6
 800e9d8:	3501      	adds	r5, #1
 800e9da:	f007 fdef 	bl	80165bc <put_memory>
 800e9de:	42af      	cmp	r7, r5
 800e9e0:	60a4      	str	r4, [r4, #8]
 800e9e2:	f884 800c 	strb.w	r8, [r4, #12]
 800e9e6:	f104 04a4 	add.w	r4, r4, #164	@ 0xa4
 800e9ea:	d1f3      	bne.n	800e9d4 <rmw_uxrce_init_node_memory+0x20>
 800e9ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e9f0:	4770      	bx	lr
 800e9f2:	bf00      	nop

0800e9f4 <rmw_uxrce_init_session_memory>:
 800e9f4:	b1ea      	cbz	r2, 800ea32 <rmw_uxrce_init_session_memory+0x3e>
 800e9f6:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e9fa:	7b05      	ldrb	r5, [r0, #12]
 800e9fc:	4606      	mov	r6, r0
 800e9fe:	b9b5      	cbnz	r5, 800ea2e <rmw_uxrce_init_session_memory+0x3a>
 800ea00:	e9c0 5500 	strd	r5, r5, [r0]
 800ea04:	f241 58a8 	movw	r8, #5544	@ 0x15a8
 800ea08:	f240 1301 	movw	r3, #257	@ 0x101
 800ea0c:	4617      	mov	r7, r2
 800ea0e:	f8c0 8008 	str.w	r8, [r0, #8]
 800ea12:	460c      	mov	r4, r1
 800ea14:	8183      	strh	r3, [r0, #12]
 800ea16:	46a9      	mov	r9, r5
 800ea18:	4621      	mov	r1, r4
 800ea1a:	4630      	mov	r0, r6
 800ea1c:	3501      	adds	r5, #1
 800ea1e:	f007 fdcd 	bl	80165bc <put_memory>
 800ea22:	42af      	cmp	r7, r5
 800ea24:	60a4      	str	r4, [r4, #8]
 800ea26:	f884 900c 	strb.w	r9, [r4, #12]
 800ea2a:	4444      	add	r4, r8
 800ea2c:	d1f4      	bne.n	800ea18 <rmw_uxrce_init_session_memory+0x24>
 800ea2e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ea32:	4770      	bx	lr

0800ea34 <rmw_uxrce_init_topic_memory>:
 800ea34:	b1e2      	cbz	r2, 800ea70 <rmw_uxrce_init_topic_memory+0x3c>
 800ea36:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ea3a:	7b05      	ldrb	r5, [r0, #12]
 800ea3c:	4606      	mov	r6, r0
 800ea3e:	b9ad      	cbnz	r5, 800ea6c <rmw_uxrce_init_topic_memory+0x38>
 800ea40:	231c      	movs	r3, #28
 800ea42:	e9c0 5500 	strd	r5, r5, [r0]
 800ea46:	6083      	str	r3, [r0, #8]
 800ea48:	f240 1301 	movw	r3, #257	@ 0x101
 800ea4c:	4617      	mov	r7, r2
 800ea4e:	8183      	strh	r3, [r0, #12]
 800ea50:	460c      	mov	r4, r1
 800ea52:	46a8      	mov	r8, r5
 800ea54:	4621      	mov	r1, r4
 800ea56:	4630      	mov	r0, r6
 800ea58:	3501      	adds	r5, #1
 800ea5a:	f007 fdaf 	bl	80165bc <put_memory>
 800ea5e:	42af      	cmp	r7, r5
 800ea60:	60a4      	str	r4, [r4, #8]
 800ea62:	f884 800c 	strb.w	r8, [r4, #12]
 800ea66:	f104 041c 	add.w	r4, r4, #28
 800ea6a:	d1f3      	bne.n	800ea54 <rmw_uxrce_init_topic_memory+0x20>
 800ea6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ea70:	4770      	bx	lr
 800ea72:	bf00      	nop

0800ea74 <rmw_uxrce_init_static_input_buffer_memory>:
 800ea74:	b1ea      	cbz	r2, 800eab2 <rmw_uxrce_init_static_input_buffer_memory+0x3e>
 800ea76:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ea7a:	7b05      	ldrb	r5, [r0, #12]
 800ea7c:	4606      	mov	r6, r0
 800ea7e:	b9b5      	cbnz	r5, 800eaae <rmw_uxrce_init_static_input_buffer_memory+0x3a>
 800ea80:	f44f 6304 	mov.w	r3, #2112	@ 0x840
 800ea84:	e9c0 5500 	strd	r5, r5, [r0]
 800ea88:	6083      	str	r3, [r0, #8]
 800ea8a:	f240 1301 	movw	r3, #257	@ 0x101
 800ea8e:	4617      	mov	r7, r2
 800ea90:	8183      	strh	r3, [r0, #12]
 800ea92:	460c      	mov	r4, r1
 800ea94:	46a8      	mov	r8, r5
 800ea96:	4621      	mov	r1, r4
 800ea98:	4630      	mov	r0, r6
 800ea9a:	3501      	adds	r5, #1
 800ea9c:	f007 fd8e 	bl	80165bc <put_memory>
 800eaa0:	42af      	cmp	r7, r5
 800eaa2:	60a4      	str	r4, [r4, #8]
 800eaa4:	f884 800c 	strb.w	r8, [r4, #12]
 800eaa8:	f504 6404 	add.w	r4, r4, #2112	@ 0x840
 800eaac:	d1f3      	bne.n	800ea96 <rmw_uxrce_init_static_input_buffer_memory+0x22>
 800eaae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eab2:	4770      	bx	lr

0800eab4 <rmw_uxrce_init_init_options_impl_memory>:
 800eab4:	b1e2      	cbz	r2, 800eaf0 <rmw_uxrce_init_init_options_impl_memory+0x3c>
 800eab6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eaba:	7b05      	ldrb	r5, [r0, #12]
 800eabc:	4606      	mov	r6, r0
 800eabe:	b9ad      	cbnz	r5, 800eaec <rmw_uxrce_init_init_options_impl_memory+0x38>
 800eac0:	232c      	movs	r3, #44	@ 0x2c
 800eac2:	e9c0 5500 	strd	r5, r5, [r0]
 800eac6:	6083      	str	r3, [r0, #8]
 800eac8:	f240 1301 	movw	r3, #257	@ 0x101
 800eacc:	4617      	mov	r7, r2
 800eace:	8183      	strh	r3, [r0, #12]
 800ead0:	460c      	mov	r4, r1
 800ead2:	46a8      	mov	r8, r5
 800ead4:	4621      	mov	r1, r4
 800ead6:	4630      	mov	r0, r6
 800ead8:	3501      	adds	r5, #1
 800eada:	f007 fd6f 	bl	80165bc <put_memory>
 800eade:	42af      	cmp	r7, r5
 800eae0:	60a4      	str	r4, [r4, #8]
 800eae2:	f884 800c 	strb.w	r8, [r4, #12]
 800eae6:	f104 042c 	add.w	r4, r4, #44	@ 0x2c
 800eaea:	d1f3      	bne.n	800ead4 <rmw_uxrce_init_init_options_impl_memory+0x20>
 800eaec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eaf0:	4770      	bx	lr
 800eaf2:	bf00      	nop

0800eaf4 <rmw_uxrce_init_wait_set_memory>:
 800eaf4:	b1e2      	cbz	r2, 800eb30 <rmw_uxrce_init_wait_set_memory+0x3c>
 800eaf6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eafa:	7b05      	ldrb	r5, [r0, #12]
 800eafc:	4606      	mov	r6, r0
 800eafe:	b9ad      	cbnz	r5, 800eb2c <rmw_uxrce_init_wait_set_memory+0x38>
 800eb00:	231c      	movs	r3, #28
 800eb02:	e9c0 5500 	strd	r5, r5, [r0]
 800eb06:	6083      	str	r3, [r0, #8]
 800eb08:	f240 1301 	movw	r3, #257	@ 0x101
 800eb0c:	4617      	mov	r7, r2
 800eb0e:	8183      	strh	r3, [r0, #12]
 800eb10:	460c      	mov	r4, r1
 800eb12:	46a8      	mov	r8, r5
 800eb14:	4621      	mov	r1, r4
 800eb16:	4630      	mov	r0, r6
 800eb18:	3501      	adds	r5, #1
 800eb1a:	f007 fd4f 	bl	80165bc <put_memory>
 800eb1e:	42af      	cmp	r7, r5
 800eb20:	60a4      	str	r4, [r4, #8]
 800eb22:	f884 800c 	strb.w	r8, [r4, #12]
 800eb26:	f104 041c 	add.w	r4, r4, #28
 800eb2a:	d1f3      	bne.n	800eb14 <rmw_uxrce_init_wait_set_memory+0x20>
 800eb2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eb30:	4770      	bx	lr
 800eb32:	bf00      	nop

0800eb34 <rmw_uxrce_init_guard_condition_memory>:
 800eb34:	b1e2      	cbz	r2, 800eb70 <rmw_uxrce_init_guard_condition_memory+0x3c>
 800eb36:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eb3a:	7b05      	ldrb	r5, [r0, #12]
 800eb3c:	4606      	mov	r6, r0
 800eb3e:	b9ad      	cbnz	r5, 800eb6c <rmw_uxrce_init_guard_condition_memory+0x38>
 800eb40:	2320      	movs	r3, #32
 800eb42:	e9c0 5500 	strd	r5, r5, [r0]
 800eb46:	6083      	str	r3, [r0, #8]
 800eb48:	f240 1301 	movw	r3, #257	@ 0x101
 800eb4c:	4617      	mov	r7, r2
 800eb4e:	8183      	strh	r3, [r0, #12]
 800eb50:	460c      	mov	r4, r1
 800eb52:	46a8      	mov	r8, r5
 800eb54:	4621      	mov	r1, r4
 800eb56:	4630      	mov	r0, r6
 800eb58:	3501      	adds	r5, #1
 800eb5a:	f007 fd2f 	bl	80165bc <put_memory>
 800eb5e:	42af      	cmp	r7, r5
 800eb60:	60a4      	str	r4, [r4, #8]
 800eb62:	f884 800c 	strb.w	r8, [r4, #12]
 800eb66:	f104 0420 	add.w	r4, r4, #32
 800eb6a:	d1f3      	bne.n	800eb54 <rmw_uxrce_init_guard_condition_memory+0x20>
 800eb6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eb70:	4770      	bx	lr
 800eb72:	bf00      	nop

0800eb74 <rmw_uxrce_fini_session_memory>:
 800eb74:	4601      	mov	r1, r0
 800eb76:	4801      	ldr	r0, [pc, #4]	@ (800eb7c <rmw_uxrce_fini_session_memory+0x8>)
 800eb78:	f007 bd20 	b.w	80165bc <put_memory>
 800eb7c:	20010e84 	.word	0x20010e84

0800eb80 <rmw_uxrce_fini_node_memory>:
 800eb80:	b538      	push	{r3, r4, r5, lr}
 800eb82:	4604      	mov	r4, r0
 800eb84:	6800      	ldr	r0, [r0, #0]
 800eb86:	b128      	cbz	r0, 800eb94 <rmw_uxrce_fini_node_memory+0x14>
 800eb88:	4b07      	ldr	r3, [pc, #28]	@ (800eba8 <rmw_uxrce_fini_node_memory+0x28>)
 800eb8a:	6819      	ldr	r1, [r3, #0]
 800eb8c:	f7f1 fb40 	bl	8000210 <strcmp>
 800eb90:	b940      	cbnz	r0, 800eba4 <rmw_uxrce_fini_node_memory+0x24>
 800eb92:	6020      	str	r0, [r4, #0]
 800eb94:	6861      	ldr	r1, [r4, #4]
 800eb96:	b129      	cbz	r1, 800eba4 <rmw_uxrce_fini_node_memory+0x24>
 800eb98:	2500      	movs	r5, #0
 800eb9a:	4804      	ldr	r0, [pc, #16]	@ (800ebac <rmw_uxrce_fini_node_memory+0x2c>)
 800eb9c:	610d      	str	r5, [r1, #16]
 800eb9e:	f007 fd0d 	bl	80165bc <put_memory>
 800eba2:	6065      	str	r5, [r4, #4]
 800eba4:	bd38      	pop	{r3, r4, r5, pc}
 800eba6:	bf00      	nop
 800eba8:	0801a4a0 	.word	0x0801a4a0
 800ebac:	20010e54 	.word	0x20010e54

0800ebb0 <rmw_uxrce_fini_publisher_memory>:
 800ebb0:	b510      	push	{r4, lr}
 800ebb2:	4604      	mov	r4, r0
 800ebb4:	6800      	ldr	r0, [r0, #0]
 800ebb6:	b128      	cbz	r0, 800ebc4 <rmw_uxrce_fini_publisher_memory+0x14>
 800ebb8:	4b06      	ldr	r3, [pc, #24]	@ (800ebd4 <rmw_uxrce_fini_publisher_memory+0x24>)
 800ebba:	6819      	ldr	r1, [r3, #0]
 800ebbc:	f7f1 fb28 	bl	8000210 <strcmp>
 800ebc0:	b938      	cbnz	r0, 800ebd2 <rmw_uxrce_fini_publisher_memory+0x22>
 800ebc2:	6020      	str	r0, [r4, #0]
 800ebc4:	6861      	ldr	r1, [r4, #4]
 800ebc6:	b121      	cbz	r1, 800ebd2 <rmw_uxrce_fini_publisher_memory+0x22>
 800ebc8:	4803      	ldr	r0, [pc, #12]	@ (800ebd8 <rmw_uxrce_fini_publisher_memory+0x28>)
 800ebca:	f007 fcf7 	bl	80165bc <put_memory>
 800ebce:	2300      	movs	r3, #0
 800ebd0:	6063      	str	r3, [r4, #4]
 800ebd2:	bd10      	pop	{r4, pc}
 800ebd4:	0801a4a0 	.word	0x0801a4a0
 800ebd8:	20010e64 	.word	0x20010e64

0800ebdc <rmw_uxrce_fini_subscription_memory>:
 800ebdc:	b510      	push	{r4, lr}
 800ebde:	4604      	mov	r4, r0
 800ebe0:	6800      	ldr	r0, [r0, #0]
 800ebe2:	b128      	cbz	r0, 800ebf0 <rmw_uxrce_fini_subscription_memory+0x14>
 800ebe4:	4b06      	ldr	r3, [pc, #24]	@ (800ec00 <rmw_uxrce_fini_subscription_memory+0x24>)
 800ebe6:	6819      	ldr	r1, [r3, #0]
 800ebe8:	f7f1 fb12 	bl	8000210 <strcmp>
 800ebec:	b938      	cbnz	r0, 800ebfe <rmw_uxrce_fini_subscription_memory+0x22>
 800ebee:	6020      	str	r0, [r4, #0]
 800ebf0:	6861      	ldr	r1, [r4, #4]
 800ebf2:	b121      	cbz	r1, 800ebfe <rmw_uxrce_fini_subscription_memory+0x22>
 800ebf4:	4803      	ldr	r0, [pc, #12]	@ (800ec04 <rmw_uxrce_fini_subscription_memory+0x28>)
 800ebf6:	f007 fce1 	bl	80165bc <put_memory>
 800ebfa:	2300      	movs	r3, #0
 800ebfc:	6063      	str	r3, [r4, #4]
 800ebfe:	bd10      	pop	{r4, pc}
 800ec00:	0801a4a0 	.word	0x0801a4a0
 800ec04:	20010ea4 	.word	0x20010ea4

0800ec08 <rmw_uxrce_fini_service_memory>:
 800ec08:	b510      	push	{r4, lr}
 800ec0a:	4604      	mov	r4, r0
 800ec0c:	6800      	ldr	r0, [r0, #0]
 800ec0e:	b128      	cbz	r0, 800ec1c <rmw_uxrce_fini_service_memory+0x14>
 800ec10:	4b06      	ldr	r3, [pc, #24]	@ (800ec2c <rmw_uxrce_fini_service_memory+0x24>)
 800ec12:	6819      	ldr	r1, [r3, #0]
 800ec14:	f7f1 fafc 	bl	8000210 <strcmp>
 800ec18:	b938      	cbnz	r0, 800ec2a <rmw_uxrce_fini_service_memory+0x22>
 800ec1a:	6020      	str	r0, [r4, #0]
 800ec1c:	6861      	ldr	r1, [r4, #4]
 800ec1e:	b121      	cbz	r1, 800ec2a <rmw_uxrce_fini_service_memory+0x22>
 800ec20:	4803      	ldr	r0, [pc, #12]	@ (800ec30 <rmw_uxrce_fini_service_memory+0x28>)
 800ec22:	f007 fccb 	bl	80165bc <put_memory>
 800ec26:	2300      	movs	r3, #0
 800ec28:	6063      	str	r3, [r4, #4]
 800ec2a:	bd10      	pop	{r4, pc}
 800ec2c:	0801a4a0 	.word	0x0801a4a0
 800ec30:	20010e74 	.word	0x20010e74

0800ec34 <rmw_uxrce_fini_client_memory>:
 800ec34:	b510      	push	{r4, lr}
 800ec36:	4604      	mov	r4, r0
 800ec38:	6800      	ldr	r0, [r0, #0]
 800ec3a:	b128      	cbz	r0, 800ec48 <rmw_uxrce_fini_client_memory+0x14>
 800ec3c:	4b06      	ldr	r3, [pc, #24]	@ (800ec58 <rmw_uxrce_fini_client_memory+0x24>)
 800ec3e:	6819      	ldr	r1, [r3, #0]
 800ec40:	f7f1 fae6 	bl	8000210 <strcmp>
 800ec44:	b938      	cbnz	r0, 800ec56 <rmw_uxrce_fini_client_memory+0x22>
 800ec46:	6020      	str	r0, [r4, #0]
 800ec48:	6861      	ldr	r1, [r4, #4]
 800ec4a:	b121      	cbz	r1, 800ec56 <rmw_uxrce_fini_client_memory+0x22>
 800ec4c:	4803      	ldr	r0, [pc, #12]	@ (800ec5c <rmw_uxrce_fini_client_memory+0x28>)
 800ec4e:	f007 fcb5 	bl	80165bc <put_memory>
 800ec52:	2300      	movs	r3, #0
 800ec54:	6063      	str	r3, [r4, #4]
 800ec56:	bd10      	pop	{r4, pc}
 800ec58:	0801a4a0 	.word	0x0801a4a0
 800ec5c:	2000c584 	.word	0x2000c584

0800ec60 <rmw_uxrce_fini_topic_memory>:
 800ec60:	b510      	push	{r4, lr}
 800ec62:	4604      	mov	r4, r0
 800ec64:	4621      	mov	r1, r4
 800ec66:	4803      	ldr	r0, [pc, #12]	@ (800ec74 <rmw_uxrce_fini_topic_memory+0x14>)
 800ec68:	f007 fca8 	bl	80165bc <put_memory>
 800ec6c:	2300      	movs	r3, #0
 800ec6e:	61a3      	str	r3, [r4, #24]
 800ec70:	bd10      	pop	{r4, pc}
 800ec72:	bf00      	nop
 800ec74:	20010eb4 	.word	0x20010eb4

0800ec78 <rmw_uxrce_get_static_input_buffer_for_entity>:
 800ec78:	b082      	sub	sp, #8
 800ec7a:	b530      	push	{r4, r5, lr}
 800ec7c:	4925      	ldr	r1, [pc, #148]	@ (800ed14 <rmw_uxrce_get_static_input_buffer_for_entity+0x9c>)
 800ec7e:	680d      	ldr	r5, [r1, #0]
 800ec80:	ac03      	add	r4, sp, #12
 800ec82:	e884 000c 	stmia.w	r4, {r2, r3}
 800ec86:	461c      	mov	r4, r3
 800ec88:	2d00      	cmp	r5, #0
 800ec8a:	d041      	beq.n	800ed10 <rmw_uxrce_get_static_input_buffer_for_entity+0x98>
 800ec8c:	462b      	mov	r3, r5
 800ec8e:	2100      	movs	r1, #0
 800ec90:	689a      	ldr	r2, [r3, #8]
 800ec92:	685b      	ldr	r3, [r3, #4]
 800ec94:	f8d2 2814 	ldr.w	r2, [r2, #2068]	@ 0x814
 800ec98:	4290      	cmp	r0, r2
 800ec9a:	bf08      	it	eq
 800ec9c:	3101      	addeq	r1, #1
 800ec9e:	2b00      	cmp	r3, #0
 800eca0:	d1f6      	bne.n	800ec90 <rmw_uxrce_get_static_input_buffer_for_entity+0x18>
 800eca2:	f89d 300c 	ldrb.w	r3, [sp, #12]
 800eca6:	2b02      	cmp	r3, #2
 800eca8:	d029      	beq.n	800ecfe <rmw_uxrce_get_static_input_buffer_for_entity+0x86>
 800ecaa:	d907      	bls.n	800ecbc <rmw_uxrce_get_static_input_buffer_for_entity+0x44>
 800ecac:	2b03      	cmp	r3, #3
 800ecae:	d005      	beq.n	800ecbc <rmw_uxrce_get_static_input_buffer_for_entity+0x44>
 800ecb0:	2100      	movs	r1, #0
 800ecb2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ecb6:	4608      	mov	r0, r1
 800ecb8:	b002      	add	sp, #8
 800ecba:	4770      	bx	lr
 800ecbc:	b314      	cbz	r4, 800ed04 <rmw_uxrce_get_static_input_buffer_for_entity+0x8c>
 800ecbe:	428c      	cmp	r4, r1
 800ecc0:	d820      	bhi.n	800ed04 <rmw_uxrce_get_static_input_buffer_for_entity+0x8c>
 800ecc2:	2d00      	cmp	r5, #0
 800ecc4:	d0f4      	beq.n	800ecb0 <rmw_uxrce_get_static_input_buffer_for_entity+0x38>
 800ecc6:	2100      	movs	r1, #0
 800ecc8:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 800eccc:	f06f 4400 	mvn.w	r4, #2147483648	@ 0x80000000
 800ecd0:	e002      	b.n	800ecd8 <rmw_uxrce_get_static_input_buffer_for_entity+0x60>
 800ecd2:	686d      	ldr	r5, [r5, #4]
 800ecd4:	2d00      	cmp	r5, #0
 800ecd6:	d0ec      	beq.n	800ecb2 <rmw_uxrce_get_static_input_buffer_for_entity+0x3a>
 800ecd8:	68ab      	ldr	r3, [r5, #8]
 800ecda:	f8d3 2814 	ldr.w	r2, [r3, #2068]	@ 0x814
 800ecde:	4290      	cmp	r0, r2
 800ece0:	d1f7      	bne.n	800ecd2 <rmw_uxrce_get_static_input_buffer_for_entity+0x5a>
 800ece2:	f8d3 2818 	ldr.w	r2, [r3, #2072]	@ 0x818
 800ece6:	f503 6302 	add.w	r3, r3, #2080	@ 0x820
 800ecea:	4562      	cmp	r2, ip
 800ecec:	f853 3c04 	ldr.w	r3, [r3, #-4]
 800ecf0:	eb73 0e04 	sbcs.w	lr, r3, r4
 800ecf4:	daed      	bge.n	800ecd2 <rmw_uxrce_get_static_input_buffer_for_entity+0x5a>
 800ecf6:	4694      	mov	ip, r2
 800ecf8:	461c      	mov	r4, r3
 800ecfa:	4629      	mov	r1, r5
 800ecfc:	e7e9      	b.n	800ecd2 <rmw_uxrce_get_static_input_buffer_for_entity+0x5a>
 800ecfe:	b10c      	cbz	r4, 800ed04 <rmw_uxrce_get_static_input_buffer_for_entity+0x8c>
 800ed00:	428c      	cmp	r4, r1
 800ed02:	d9d5      	bls.n	800ecb0 <rmw_uxrce_get_static_input_buffer_for_entity+0x38>
 800ed04:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ed08:	4802      	ldr	r0, [pc, #8]	@ (800ed14 <rmw_uxrce_get_static_input_buffer_for_entity+0x9c>)
 800ed0a:	b002      	add	sp, #8
 800ed0c:	f007 bc46 	b.w	801659c <get_memory>
 800ed10:	4629      	mov	r1, r5
 800ed12:	e7c6      	b.n	800eca2 <rmw_uxrce_get_static_input_buffer_for_entity+0x2a>
 800ed14:	20010e94 	.word	0x20010e94

0800ed18 <rmw_uxrce_find_static_input_buffer_by_owner>:
 800ed18:	4b11      	ldr	r3, [pc, #68]	@ (800ed60 <rmw_uxrce_find_static_input_buffer_by_owner+0x48>)
 800ed1a:	681b      	ldr	r3, [r3, #0]
 800ed1c:	b530      	push	{r4, r5, lr}
 800ed1e:	b1e3      	cbz	r3, 800ed5a <rmw_uxrce_find_static_input_buffer_by_owner+0x42>
 800ed20:	f04f 3eff 	mov.w	lr, #4294967295	@ 0xffffffff
 800ed24:	f06f 4c00 	mvn.w	ip, #2147483648	@ 0x80000000
 800ed28:	2400      	movs	r4, #0
 800ed2a:	e001      	b.n	800ed30 <rmw_uxrce_find_static_input_buffer_by_owner+0x18>
 800ed2c:	685b      	ldr	r3, [r3, #4]
 800ed2e:	b193      	cbz	r3, 800ed56 <rmw_uxrce_find_static_input_buffer_by_owner+0x3e>
 800ed30:	689a      	ldr	r2, [r3, #8]
 800ed32:	f8d2 1814 	ldr.w	r1, [r2, #2068]	@ 0x814
 800ed36:	4288      	cmp	r0, r1
 800ed38:	d1f8      	bne.n	800ed2c <rmw_uxrce_find_static_input_buffer_by_owner+0x14>
 800ed3a:	f8d2 1818 	ldr.w	r1, [r2, #2072]	@ 0x818
 800ed3e:	f8d2 281c 	ldr.w	r2, [r2, #2076]	@ 0x81c
 800ed42:	4571      	cmp	r1, lr
 800ed44:	eb72 050c 	sbcs.w	r5, r2, ip
 800ed48:	daf0      	bge.n	800ed2c <rmw_uxrce_find_static_input_buffer_by_owner+0x14>
 800ed4a:	461c      	mov	r4, r3
 800ed4c:	685b      	ldr	r3, [r3, #4]
 800ed4e:	468e      	mov	lr, r1
 800ed50:	4694      	mov	ip, r2
 800ed52:	2b00      	cmp	r3, #0
 800ed54:	d1ec      	bne.n	800ed30 <rmw_uxrce_find_static_input_buffer_by_owner+0x18>
 800ed56:	4620      	mov	r0, r4
 800ed58:	bd30      	pop	{r4, r5, pc}
 800ed5a:	461c      	mov	r4, r3
 800ed5c:	4620      	mov	r0, r4
 800ed5e:	bd30      	pop	{r4, r5, pc}
 800ed60:	20010e94 	.word	0x20010e94
 800ed64:	00000000 	.word	0x00000000

0800ed68 <rmw_uxrce_clean_expired_static_input_buffer>:
 800ed68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ed6c:	4b3c      	ldr	r3, [pc, #240]	@ (800ee60 <rmw_uxrce_clean_expired_static_input_buffer+0xf8>)
 800ed6e:	ed2d 8b06 	vpush	{d8-d10}
 800ed72:	681f      	ldr	r7, [r3, #0]
 800ed74:	b08d      	sub	sp, #52	@ 0x34
 800ed76:	f008 f811 	bl	8016d9c <rmw_uros_epoch_nanos>
 800ed7a:	2f00      	cmp	r7, #0
 800ed7c:	d05d      	beq.n	800ee3a <rmw_uxrce_clean_expired_static_input_buffer+0xd2>
 800ed7e:	46b8      	mov	r8, r7
 800ed80:	ed9f 8b31 	vldr	d8, [pc, #196]	@ 800ee48 <rmw_uxrce_clean_expired_static_input_buffer+0xe0>
 800ed84:	f8d8 5008 	ldr.w	r5, [r8, #8]
 800ed88:	f895 3820 	ldrb.w	r3, [r5, #2080]	@ 0x820
 800ed8c:	2b04      	cmp	r3, #4
 800ed8e:	ed9f ab30 	vldr	d10, [pc, #192]	@ 800ee50 <rmw_uxrce_clean_expired_static_input_buffer+0xe8>
 800ed92:	ed9f 9b31 	vldr	d9, [pc, #196]	@ 800ee58 <rmw_uxrce_clean_expired_static_input_buffer+0xf0>
 800ed96:	4681      	mov	r9, r0
 800ed98:	468a      	mov	sl, r1
 800ed9a:	ac04      	add	r4, sp, #16
 800ed9c:	d03f      	beq.n	800ee1e <rmw_uxrce_clean_expired_static_input_buffer+0xb6>
 800ed9e:	2b05      	cmp	r3, #5
 800eda0:	d044      	beq.n	800ee2c <rmw_uxrce_clean_expired_static_input_buffer+0xc4>
 800eda2:	2b03      	cmp	r3, #3
 800eda4:	d03b      	beq.n	800ee1e <rmw_uxrce_clean_expired_static_input_buffer+0xb6>
 800eda6:	ed8d 8b04 	vstr	d8, [sp, #16]
 800edaa:	ed8d ab06 	vstr	d10, [sp, #24]
 800edae:	ed8d 8b08 	vstr	d8, [sp, #32]
 800edb2:	ed8d 8b0a 	vstr	d8, [sp, #40]	@ 0x28
 800edb6:	ab08      	add	r3, sp, #32
 800edb8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800edba:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800edbe:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800edc2:	f007 fa09 	bl	80161d8 <rmw_time_equal>
 800edc6:	b118      	cbz	r0, 800edd0 <rmw_uxrce_clean_expired_static_input_buffer+0x68>
 800edc8:	ed8d 9b04 	vstr	d9, [sp, #16]
 800edcc:	ed8d 8b06 	vstr	d8, [sp, #24]
 800edd0:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800edd4:	f8d5 6818 	ldr.w	r6, [r5, #2072]	@ 0x818
 800edd8:	f8d5 781c 	ldr.w	r7, [r5, #2076]	@ 0x81c
 800eddc:	f8d8 b004 	ldr.w	fp, [r8, #4]
 800ede0:	f007 fa4e 	bl	8016280 <rmw_time_total_nsec>
 800ede4:	1830      	adds	r0, r6, r0
 800ede6:	eb47 0101 	adc.w	r1, r7, r1
 800edea:	4548      	cmp	r0, r9
 800edec:	eb71 030a 	sbcs.w	r3, r1, sl
 800edf0:	f505 6502 	add.w	r5, r5, #2080	@ 0x820
 800edf4:	db05      	blt.n	800ee02 <rmw_uxrce_clean_expired_static_input_buffer+0x9a>
 800edf6:	e955 2302 	ldrd	r2, r3, [r5, #-8]
 800edfa:	4591      	cmp	r9, r2
 800edfc:	eb7a 0303 	sbcs.w	r3, sl, r3
 800ee00:	da03      	bge.n	800ee0a <rmw_uxrce_clean_expired_static_input_buffer+0xa2>
 800ee02:	4817      	ldr	r0, [pc, #92]	@ (800ee60 <rmw_uxrce_clean_expired_static_input_buffer+0xf8>)
 800ee04:	4641      	mov	r1, r8
 800ee06:	f007 fbd9 	bl	80165bc <put_memory>
 800ee0a:	f1bb 0f00 	cmp.w	fp, #0
 800ee0e:	d014      	beq.n	800ee3a <rmw_uxrce_clean_expired_static_input_buffer+0xd2>
 800ee10:	46d8      	mov	r8, fp
 800ee12:	f8d8 5008 	ldr.w	r5, [r8, #8]
 800ee16:	f895 3820 	ldrb.w	r3, [r5, #2080]	@ 0x820
 800ee1a:	2b04      	cmp	r3, #4
 800ee1c:	d1bf      	bne.n	800ed9e <rmw_uxrce_clean_expired_static_input_buffer+0x36>
 800ee1e:	f8d5 3814 	ldr.w	r3, [r5, #2068]	@ 0x814
 800ee22:	3340      	adds	r3, #64	@ 0x40
 800ee24:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800ee26:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800ee2a:	e7c0      	b.n	800edae <rmw_uxrce_clean_expired_static_input_buffer+0x46>
 800ee2c:	f8d5 3814 	ldr.w	r3, [r5, #2068]	@ 0x814
 800ee30:	3348      	adds	r3, #72	@ 0x48
 800ee32:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800ee34:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800ee38:	e7b9      	b.n	800edae <rmw_uxrce_clean_expired_static_input_buffer+0x46>
 800ee3a:	b00d      	add	sp, #52	@ 0x34
 800ee3c:	ecbd 8b06 	vpop	{d8-d10}
 800ee40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ee44:	f3af 8000 	nop.w
	...
 800ee50:	00000001 	.word	0x00000001
 800ee54:	00000000 	.word	0x00000000
 800ee58:	0000001e 	.word	0x0000001e
 800ee5c:	00000000 	.word	0x00000000
 800ee60:	20010e94 	.word	0x20010e94

0800ee64 <run_xrce_session>:
 800ee64:	b510      	push	{r4, lr}
 800ee66:	788c      	ldrb	r4, [r1, #2]
 800ee68:	b086      	sub	sp, #24
 800ee6a:	2c01      	cmp	r4, #1
 800ee6c:	f8ad 200e 	strh.w	r2, [sp, #14]
 800ee70:	d00c      	beq.n	800ee8c <run_xrce_session+0x28>
 800ee72:	4619      	mov	r1, r3
 800ee74:	2301      	movs	r3, #1
 800ee76:	9300      	str	r3, [sp, #0]
 800ee78:	f10d 020e 	add.w	r2, sp, #14
 800ee7c:	f10d 0317 	add.w	r3, sp, #23
 800ee80:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800ee84:	f002 fb56 	bl	8011534 <uxr_run_session_until_all_status>
 800ee88:	b006      	add	sp, #24
 800ee8a:	bd10      	pop	{r4, pc}
 800ee8c:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800ee90:	f001 ff6a 	bl	8010d68 <uxr_flash_output_streams>
 800ee94:	4620      	mov	r0, r4
 800ee96:	b006      	add	sp, #24
 800ee98:	bd10      	pop	{r4, pc}
 800ee9a:	bf00      	nop

0800ee9c <convert_qos_profile>:
 800ee9c:	7a4a      	ldrb	r2, [r1, #9]
 800ee9e:	f891 c008 	ldrb.w	ip, [r1, #8]
 800eea2:	2a02      	cmp	r2, #2
 800eea4:	bf18      	it	ne
 800eea6:	2200      	movne	r2, #0
 800eea8:	7002      	strb	r2, [r0, #0]
 800eeaa:	780a      	ldrb	r2, [r1, #0]
 800eeac:	8889      	ldrh	r1, [r1, #4]
 800eeae:	8081      	strh	r1, [r0, #4]
 800eeb0:	f1ac 0c02 	sub.w	ip, ip, #2
 800eeb4:	f1a2 0202 	sub.w	r2, r2, #2
 800eeb8:	fabc fc8c 	clz	ip, ip
 800eebc:	fab2 f282 	clz	r2, r2
 800eec0:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
 800eec4:	0952      	lsrs	r2, r2, #5
 800eec6:	f880 c001 	strb.w	ip, [r0, #1]
 800eeca:	7082      	strb	r2, [r0, #2]
 800eecc:	4770      	bx	lr
 800eece:	bf00      	nop

0800eed0 <generate_type_name>:
 800eed0:	b530      	push	{r4, r5, lr}
 800eed2:	2300      	movs	r3, #0
 800eed4:	700b      	strb	r3, [r1, #0]
 800eed6:	6803      	ldr	r3, [r0, #0]
 800eed8:	b087      	sub	sp, #28
 800eeda:	4614      	mov	r4, r2
 800eedc:	b1d3      	cbz	r3, 800ef14 <generate_type_name+0x44>
 800eede:	4a0f      	ldr	r2, [pc, #60]	@ (800ef1c <generate_type_name+0x4c>)
 800eee0:	4615      	mov	r5, r2
 800eee2:	9203      	str	r2, [sp, #12]
 800eee4:	9500      	str	r5, [sp, #0]
 800eee6:	6842      	ldr	r2, [r0, #4]
 800eee8:	480d      	ldr	r0, [pc, #52]	@ (800ef20 <generate_type_name+0x50>)
 800eeea:	9001      	str	r0, [sp, #4]
 800eeec:	4608      	mov	r0, r1
 800eeee:	490d      	ldr	r1, [pc, #52]	@ (800ef24 <generate_type_name+0x54>)
 800eef0:	9204      	str	r2, [sp, #16]
 800eef2:	9105      	str	r1, [sp, #20]
 800eef4:	9102      	str	r1, [sp, #8]
 800eef6:	4a0c      	ldr	r2, [pc, #48]	@ (800ef28 <generate_type_name+0x58>)
 800eef8:	4621      	mov	r1, r4
 800eefa:	f009 fc0f 	bl	801871c <sniprintf>
 800eefe:	2800      	cmp	r0, #0
 800ef00:	db05      	blt.n	800ef0e <generate_type_name+0x3e>
 800ef02:	4284      	cmp	r4, r0
 800ef04:	bfd4      	ite	le
 800ef06:	2000      	movle	r0, #0
 800ef08:	2001      	movgt	r0, #1
 800ef0a:	b007      	add	sp, #28
 800ef0c:	bd30      	pop	{r4, r5, pc}
 800ef0e:	2000      	movs	r0, #0
 800ef10:	b007      	add	sp, #28
 800ef12:	bd30      	pop	{r4, r5, pc}
 800ef14:	4b05      	ldr	r3, [pc, #20]	@ (800ef2c <generate_type_name+0x5c>)
 800ef16:	4a01      	ldr	r2, [pc, #4]	@ (800ef1c <generate_type_name+0x4c>)
 800ef18:	461d      	mov	r5, r3
 800ef1a:	e7e2      	b.n	800eee2 <generate_type_name+0x12>
 800ef1c:	08019d9c 	.word	0x08019d9c
 800ef20:	08019db4 	.word	0x08019db4
 800ef24:	08019db0 	.word	0x08019db0
 800ef28:	08019da0 	.word	0x08019da0
 800ef2c:	08019b9c 	.word	0x08019b9c

0800ef30 <generate_topic_name>:
 800ef30:	b510      	push	{r4, lr}
 800ef32:	b082      	sub	sp, #8
 800ef34:	4614      	mov	r4, r2
 800ef36:	9000      	str	r0, [sp, #0]
 800ef38:	4b08      	ldr	r3, [pc, #32]	@ (800ef5c <generate_topic_name+0x2c>)
 800ef3a:	4a09      	ldr	r2, [pc, #36]	@ (800ef60 <generate_topic_name+0x30>)
 800ef3c:	4608      	mov	r0, r1
 800ef3e:	4621      	mov	r1, r4
 800ef40:	f009 fbec 	bl	801871c <sniprintf>
 800ef44:	2800      	cmp	r0, #0
 800ef46:	db05      	blt.n	800ef54 <generate_topic_name+0x24>
 800ef48:	4284      	cmp	r4, r0
 800ef4a:	bfd4      	ite	le
 800ef4c:	2000      	movle	r0, #0
 800ef4e:	2001      	movgt	r0, #1
 800ef50:	b002      	add	sp, #8
 800ef52:	bd10      	pop	{r4, pc}
 800ef54:	2000      	movs	r0, #0
 800ef56:	b002      	add	sp, #8
 800ef58:	bd10      	pop	{r4, pc}
 800ef5a:	bf00      	nop
 800ef5c:	0801a170 	.word	0x0801a170
 800ef60:	08019a48 	.word	0x08019a48

0800ef64 <is_uxrce_rmw_identifier_valid>:
 800ef64:	b510      	push	{r4, lr}
 800ef66:	4604      	mov	r4, r0
 800ef68:	b140      	cbz	r0, 800ef7c <is_uxrce_rmw_identifier_valid+0x18>
 800ef6a:	f007 fb7f 	bl	801666c <rmw_get_implementation_identifier>
 800ef6e:	4601      	mov	r1, r0
 800ef70:	4620      	mov	r0, r4
 800ef72:	f7f1 f94d 	bl	8000210 <strcmp>
 800ef76:	fab0 f080 	clz	r0, r0
 800ef7a:	0940      	lsrs	r0, r0, #5
 800ef7c:	bd10      	pop	{r4, pc}
 800ef7e:	bf00      	nop

0800ef80 <get_message_typesupport_handle>:
 800ef80:	6883      	ldr	r3, [r0, #8]
 800ef82:	4718      	bx	r3

0800ef84 <get_message_typesupport_handle_function>:
 800ef84:	b510      	push	{r4, lr}
 800ef86:	4604      	mov	r4, r0
 800ef88:	6800      	ldr	r0, [r0, #0]
 800ef8a:	f7f1 f941 	bl	8000210 <strcmp>
 800ef8e:	2800      	cmp	r0, #0
 800ef90:	bf0c      	ite	eq
 800ef92:	4620      	moveq	r0, r4
 800ef94:	2000      	movne	r0, #0
 800ef96:	bd10      	pop	{r4, pc}

0800ef98 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int32>:
 800ef98:	4b04      	ldr	r3, [pc, #16]	@ (800efac <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int32+0x14>)
 800ef9a:	681a      	ldr	r2, [r3, #0]
 800ef9c:	b10a      	cbz	r2, 800efa2 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int32+0xa>
 800ef9e:	4803      	ldr	r0, [pc, #12]	@ (800efac <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int32+0x14>)
 800efa0:	4770      	bx	lr
 800efa2:	4a03      	ldr	r2, [pc, #12]	@ (800efb0 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int32+0x18>)
 800efa4:	4801      	ldr	r0, [pc, #4]	@ (800efac <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int32+0x14>)
 800efa6:	6812      	ldr	r2, [r2, #0]
 800efa8:	601a      	str	r2, [r3, #0]
 800efaa:	4770      	bx	lr
 800efac:	20000064 	.word	0x20000064
 800efb0:	200000e0 	.word	0x200000e0

0800efb4 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int32>:
 800efb4:	4a02      	ldr	r2, [pc, #8]	@ (800efc0 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int32+0xc>)
 800efb6:	4b03      	ldr	r3, [pc, #12]	@ (800efc4 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int32+0x10>)
 800efb8:	6812      	ldr	r2, [r2, #0]
 800efba:	601a      	str	r2, [r3, #0]
 800efbc:	4770      	bx	lr
 800efbe:	bf00      	nop
 800efc0:	200000e0 	.word	0x200000e0
 800efc4:	20000064 	.word	0x20000064

0800efc8 <std_msgs__msg__Int32__rosidl_typesupport_introspection_c__Int32_init_function>:
 800efc8:	f007 bf24 	b.w	8016e14 <std_msgs__msg__Int32__init>

0800efcc <std_msgs__msg__Int32__rosidl_typesupport_introspection_c__Int32_fini_function>:
 800efcc:	f007 bf26 	b.w	8016e1c <std_msgs__msg__Int32__fini>

0800efd0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Int32>:
 800efd0:	4b04      	ldr	r3, [pc, #16]	@ (800efe4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Int32+0x14>)
 800efd2:	681a      	ldr	r2, [r3, #0]
 800efd4:	b10a      	cbz	r2, 800efda <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Int32+0xa>
 800efd6:	4803      	ldr	r0, [pc, #12]	@ (800efe4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Int32+0x14>)
 800efd8:	4770      	bx	lr
 800efda:	4a03      	ldr	r2, [pc, #12]	@ (800efe8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Int32+0x18>)
 800efdc:	4801      	ldr	r0, [pc, #4]	@ (800efe4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Int32+0x14>)
 800efde:	6812      	ldr	r2, [r2, #0]
 800efe0:	601a      	str	r2, [r3, #0]
 800efe2:	4770      	bx	lr
 800efe4:	200000ac 	.word	0x200000ac
 800efe8:	200000e4 	.word	0x200000e4

0800efec <_Int32__max_serialized_size>:
 800efec:	b508      	push	{r3, lr}
 800efee:	2104      	movs	r1, #4
 800eff0:	2000      	movs	r0, #0
 800eff2:	f001 f807 	bl	8010004 <ucdr_alignment>
 800eff6:	3004      	adds	r0, #4
 800eff8:	bd08      	pop	{r3, pc}
 800effa:	bf00      	nop

0800effc <_Int32__cdr_deserialize>:
 800effc:	b109      	cbz	r1, 800f002 <_Int32__cdr_deserialize+0x6>
 800effe:	f000 bf19 	b.w	800fe34 <ucdr_deserialize_int32_t>
 800f002:	4608      	mov	r0, r1
 800f004:	4770      	bx	lr
 800f006:	bf00      	nop

0800f008 <get_serialized_size_std_msgs__msg__Int32>:
 800f008:	b138      	cbz	r0, 800f01a <get_serialized_size_std_msgs__msg__Int32+0x12>
 800f00a:	b508      	push	{r3, lr}
 800f00c:	460b      	mov	r3, r1
 800f00e:	4618      	mov	r0, r3
 800f010:	2104      	movs	r1, #4
 800f012:	f000 fff7 	bl	8010004 <ucdr_alignment>
 800f016:	3004      	adds	r0, #4
 800f018:	bd08      	pop	{r3, pc}
 800f01a:	4770      	bx	lr

0800f01c <_Int32__cdr_serialize>:
 800f01c:	460a      	mov	r2, r1
 800f01e:	b118      	cbz	r0, 800f028 <_Int32__cdr_serialize+0xc>
 800f020:	6801      	ldr	r1, [r0, #0]
 800f022:	4610      	mov	r0, r2
 800f024:	f000 be6e 	b.w	800fd04 <ucdr_serialize_int32_t>
 800f028:	4770      	bx	lr
 800f02a:	bf00      	nop

0800f02c <_Int32__get_serialized_size>:
 800f02c:	b130      	cbz	r0, 800f03c <_Int32__get_serialized_size+0x10>
 800f02e:	b508      	push	{r3, lr}
 800f030:	2104      	movs	r1, #4
 800f032:	2000      	movs	r0, #0
 800f034:	f000 ffe6 	bl	8010004 <ucdr_alignment>
 800f038:	3004      	adds	r0, #4
 800f03a:	bd08      	pop	{r3, pc}
 800f03c:	4770      	bx	lr
 800f03e:	bf00      	nop

0800f040 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Int32>:
 800f040:	4800      	ldr	r0, [pc, #0]	@ (800f044 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Int32+0x4>)
 800f042:	4770      	bx	lr
 800f044:	200000b8 	.word	0x200000b8

0800f048 <ucdr_serialize_bool>:
 800f048:	b538      	push	{r3, r4, r5, lr}
 800f04a:	460d      	mov	r5, r1
 800f04c:	2101      	movs	r1, #1
 800f04e:	4604      	mov	r4, r0
 800f050:	f000 ff8c 	bl	800ff6c <ucdr_check_final_buffer_behavior>
 800f054:	b148      	cbz	r0, 800f06a <ucdr_serialize_bool+0x22>
 800f056:	68a3      	ldr	r3, [r4, #8]
 800f058:	701d      	strb	r5, [r3, #0]
 800f05a:	68a2      	ldr	r2, [r4, #8]
 800f05c:	6923      	ldr	r3, [r4, #16]
 800f05e:	2101      	movs	r1, #1
 800f060:	440a      	add	r2, r1
 800f062:	440b      	add	r3, r1
 800f064:	60a2      	str	r2, [r4, #8]
 800f066:	6123      	str	r3, [r4, #16]
 800f068:	7561      	strb	r1, [r4, #21]
 800f06a:	7da0      	ldrb	r0, [r4, #22]
 800f06c:	f080 0001 	eor.w	r0, r0, #1
 800f070:	bd38      	pop	{r3, r4, r5, pc}
 800f072:	bf00      	nop

0800f074 <ucdr_deserialize_bool>:
 800f074:	b538      	push	{r3, r4, r5, lr}
 800f076:	460d      	mov	r5, r1
 800f078:	2101      	movs	r1, #1
 800f07a:	4604      	mov	r4, r0
 800f07c:	f000 ff76 	bl	800ff6c <ucdr_check_final_buffer_behavior>
 800f080:	b160      	cbz	r0, 800f09c <ucdr_deserialize_bool+0x28>
 800f082:	68a2      	ldr	r2, [r4, #8]
 800f084:	6923      	ldr	r3, [r4, #16]
 800f086:	f812 1b01 	ldrb.w	r1, [r2], #1
 800f08a:	3900      	subs	r1, #0
 800f08c:	bf18      	it	ne
 800f08e:	2101      	movne	r1, #1
 800f090:	7029      	strb	r1, [r5, #0]
 800f092:	3301      	adds	r3, #1
 800f094:	2101      	movs	r1, #1
 800f096:	60a2      	str	r2, [r4, #8]
 800f098:	6123      	str	r3, [r4, #16]
 800f09a:	7561      	strb	r1, [r4, #21]
 800f09c:	7da0      	ldrb	r0, [r4, #22]
 800f09e:	f080 0001 	eor.w	r0, r0, #1
 800f0a2:	bd38      	pop	{r3, r4, r5, pc}

0800f0a4 <ucdr_serialize_uint8_t>:
 800f0a4:	b538      	push	{r3, r4, r5, lr}
 800f0a6:	460d      	mov	r5, r1
 800f0a8:	2101      	movs	r1, #1
 800f0aa:	4604      	mov	r4, r0
 800f0ac:	f000 ff5e 	bl	800ff6c <ucdr_check_final_buffer_behavior>
 800f0b0:	b148      	cbz	r0, 800f0c6 <ucdr_serialize_uint8_t+0x22>
 800f0b2:	68a3      	ldr	r3, [r4, #8]
 800f0b4:	701d      	strb	r5, [r3, #0]
 800f0b6:	68a2      	ldr	r2, [r4, #8]
 800f0b8:	6923      	ldr	r3, [r4, #16]
 800f0ba:	2101      	movs	r1, #1
 800f0bc:	440a      	add	r2, r1
 800f0be:	440b      	add	r3, r1
 800f0c0:	60a2      	str	r2, [r4, #8]
 800f0c2:	6123      	str	r3, [r4, #16]
 800f0c4:	7561      	strb	r1, [r4, #21]
 800f0c6:	7da0      	ldrb	r0, [r4, #22]
 800f0c8:	f080 0001 	eor.w	r0, r0, #1
 800f0cc:	bd38      	pop	{r3, r4, r5, pc}
 800f0ce:	bf00      	nop

0800f0d0 <ucdr_deserialize_uint8_t>:
 800f0d0:	b538      	push	{r3, r4, r5, lr}
 800f0d2:	460d      	mov	r5, r1
 800f0d4:	2101      	movs	r1, #1
 800f0d6:	4604      	mov	r4, r0
 800f0d8:	f000 ff48 	bl	800ff6c <ucdr_check_final_buffer_behavior>
 800f0dc:	b150      	cbz	r0, 800f0f4 <ucdr_deserialize_uint8_t+0x24>
 800f0de:	68a3      	ldr	r3, [r4, #8]
 800f0e0:	781b      	ldrb	r3, [r3, #0]
 800f0e2:	702b      	strb	r3, [r5, #0]
 800f0e4:	68a2      	ldr	r2, [r4, #8]
 800f0e6:	6923      	ldr	r3, [r4, #16]
 800f0e8:	2101      	movs	r1, #1
 800f0ea:	440a      	add	r2, r1
 800f0ec:	440b      	add	r3, r1
 800f0ee:	60a2      	str	r2, [r4, #8]
 800f0f0:	6123      	str	r3, [r4, #16]
 800f0f2:	7561      	strb	r1, [r4, #21]
 800f0f4:	7da0      	ldrb	r0, [r4, #22]
 800f0f6:	f080 0001 	eor.w	r0, r0, #1
 800f0fa:	bd38      	pop	{r3, r4, r5, pc}

0800f0fc <ucdr_serialize_uint16_t>:
 800f0fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f100:	b082      	sub	sp, #8
 800f102:	460b      	mov	r3, r1
 800f104:	2102      	movs	r1, #2
 800f106:	4604      	mov	r4, r0
 800f108:	f8ad 3006 	strh.w	r3, [sp, #6]
 800f10c:	f000 ff82 	bl	8010014 <ucdr_buffer_alignment>
 800f110:	4601      	mov	r1, r0
 800f112:	4620      	mov	r0, r4
 800f114:	7d67      	ldrb	r7, [r4, #21]
 800f116:	f000 ffc1 	bl	801009c <ucdr_advance_buffer>
 800f11a:	2102      	movs	r1, #2
 800f11c:	4620      	mov	r0, r4
 800f11e:	f000 ff19 	bl	800ff54 <ucdr_check_buffer_available_for>
 800f122:	bb78      	cbnz	r0, 800f184 <ucdr_serialize_uint16_t+0x88>
 800f124:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800f128:	42ab      	cmp	r3, r5
 800f12a:	d926      	bls.n	800f17a <ucdr_serialize_uint16_t+0x7e>
 800f12c:	1b5e      	subs	r6, r3, r5
 800f12e:	60a3      	str	r3, [r4, #8]
 800f130:	6923      	ldr	r3, [r4, #16]
 800f132:	f1c6 0802 	rsb	r8, r6, #2
 800f136:	4433      	add	r3, r6
 800f138:	6123      	str	r3, [r4, #16]
 800f13a:	4641      	mov	r1, r8
 800f13c:	4620      	mov	r0, r4
 800f13e:	f000 ff15 	bl	800ff6c <ucdr_check_final_buffer_behavior>
 800f142:	2800      	cmp	r0, #0
 800f144:	d03b      	beq.n	800f1be <ucdr_serialize_uint16_t+0xc2>
 800f146:	7d23      	ldrb	r3, [r4, #20]
 800f148:	2b01      	cmp	r3, #1
 800f14a:	d04a      	beq.n	800f1e2 <ucdr_serialize_uint16_t+0xe6>
 800f14c:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800f150:	702b      	strb	r3, [r5, #0]
 800f152:	2e00      	cmp	r6, #0
 800f154:	d040      	beq.n	800f1d8 <ucdr_serialize_uint16_t+0xdc>
 800f156:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800f15a:	706b      	strb	r3, [r5, #1]
 800f15c:	6923      	ldr	r3, [r4, #16]
 800f15e:	68a2      	ldr	r2, [r4, #8]
 800f160:	7da0      	ldrb	r0, [r4, #22]
 800f162:	3302      	adds	r3, #2
 800f164:	1b9e      	subs	r6, r3, r6
 800f166:	4442      	add	r2, r8
 800f168:	2302      	movs	r3, #2
 800f16a:	f080 0001 	eor.w	r0, r0, #1
 800f16e:	60a2      	str	r2, [r4, #8]
 800f170:	6126      	str	r6, [r4, #16]
 800f172:	7563      	strb	r3, [r4, #21]
 800f174:	b002      	add	sp, #8
 800f176:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f17a:	2102      	movs	r1, #2
 800f17c:	4620      	mov	r0, r4
 800f17e:	f000 fef5 	bl	800ff6c <ucdr_check_final_buffer_behavior>
 800f182:	b190      	cbz	r0, 800f1aa <ucdr_serialize_uint16_t+0xae>
 800f184:	7d23      	ldrb	r3, [r4, #20]
 800f186:	2b01      	cmp	r3, #1
 800f188:	68a3      	ldr	r3, [r4, #8]
 800f18a:	d014      	beq.n	800f1b6 <ucdr_serialize_uint16_t+0xba>
 800f18c:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800f190:	701a      	strb	r2, [r3, #0]
 800f192:	68a3      	ldr	r3, [r4, #8]
 800f194:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800f198:	705a      	strb	r2, [r3, #1]
 800f19a:	68a2      	ldr	r2, [r4, #8]
 800f19c:	6923      	ldr	r3, [r4, #16]
 800f19e:	3202      	adds	r2, #2
 800f1a0:	3302      	adds	r3, #2
 800f1a2:	2102      	movs	r1, #2
 800f1a4:	60a2      	str	r2, [r4, #8]
 800f1a6:	6123      	str	r3, [r4, #16]
 800f1a8:	7561      	strb	r1, [r4, #21]
 800f1aa:	7da0      	ldrb	r0, [r4, #22]
 800f1ac:	f080 0001 	eor.w	r0, r0, #1
 800f1b0:	b002      	add	sp, #8
 800f1b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f1b6:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 800f1ba:	801a      	strh	r2, [r3, #0]
 800f1bc:	e7ed      	b.n	800f19a <ucdr_serialize_uint16_t+0x9e>
 800f1be:	68a2      	ldr	r2, [r4, #8]
 800f1c0:	6923      	ldr	r3, [r4, #16]
 800f1c2:	7da0      	ldrb	r0, [r4, #22]
 800f1c4:	7567      	strb	r7, [r4, #21]
 800f1c6:	1b92      	subs	r2, r2, r6
 800f1c8:	1b9b      	subs	r3, r3, r6
 800f1ca:	f080 0001 	eor.w	r0, r0, #1
 800f1ce:	60a2      	str	r2, [r4, #8]
 800f1d0:	6123      	str	r3, [r4, #16]
 800f1d2:	b002      	add	sp, #8
 800f1d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f1d8:	68a3      	ldr	r3, [r4, #8]
 800f1da:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800f1de:	701a      	strb	r2, [r3, #0]
 800f1e0:	e7bc      	b.n	800f15c <ucdr_serialize_uint16_t+0x60>
 800f1e2:	4628      	mov	r0, r5
 800f1e4:	f10d 0506 	add.w	r5, sp, #6
 800f1e8:	4629      	mov	r1, r5
 800f1ea:	4632      	mov	r2, r6
 800f1ec:	f009 fc9d 	bl	8018b2a <memcpy>
 800f1f0:	68a0      	ldr	r0, [r4, #8]
 800f1f2:	4642      	mov	r2, r8
 800f1f4:	19a9      	adds	r1, r5, r6
 800f1f6:	f009 fc98 	bl	8018b2a <memcpy>
 800f1fa:	e7af      	b.n	800f15c <ucdr_serialize_uint16_t+0x60>

0800f1fc <ucdr_serialize_endian_uint16_t>:
 800f1fc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800f200:	b083      	sub	sp, #12
 800f202:	460d      	mov	r5, r1
 800f204:	2102      	movs	r1, #2
 800f206:	4604      	mov	r4, r0
 800f208:	f8ad 2006 	strh.w	r2, [sp, #6]
 800f20c:	f000 ff02 	bl	8010014 <ucdr_buffer_alignment>
 800f210:	4601      	mov	r1, r0
 800f212:	4620      	mov	r0, r4
 800f214:	f894 8015 	ldrb.w	r8, [r4, #21]
 800f218:	f000 ff40 	bl	801009c <ucdr_advance_buffer>
 800f21c:	2102      	movs	r1, #2
 800f21e:	4620      	mov	r0, r4
 800f220:	f000 fe98 	bl	800ff54 <ucdr_check_buffer_available_for>
 800f224:	bb70      	cbnz	r0, 800f284 <ucdr_serialize_endian_uint16_t+0x88>
 800f226:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 800f22a:	42be      	cmp	r6, r7
 800f22c:	d925      	bls.n	800f27a <ucdr_serialize_endian_uint16_t+0x7e>
 800f22e:	6923      	ldr	r3, [r4, #16]
 800f230:	60a6      	str	r6, [r4, #8]
 800f232:	1bf6      	subs	r6, r6, r7
 800f234:	4433      	add	r3, r6
 800f236:	f1c6 0902 	rsb	r9, r6, #2
 800f23a:	6123      	str	r3, [r4, #16]
 800f23c:	4649      	mov	r1, r9
 800f23e:	4620      	mov	r0, r4
 800f240:	f000 fe94 	bl	800ff6c <ucdr_check_final_buffer_behavior>
 800f244:	2800      	cmp	r0, #0
 800f246:	d039      	beq.n	800f2bc <ucdr_serialize_endian_uint16_t+0xc0>
 800f248:	2d01      	cmp	r5, #1
 800f24a:	d04a      	beq.n	800f2e2 <ucdr_serialize_endian_uint16_t+0xe6>
 800f24c:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800f250:	703b      	strb	r3, [r7, #0]
 800f252:	2e00      	cmp	r6, #0
 800f254:	d040      	beq.n	800f2d8 <ucdr_serialize_endian_uint16_t+0xdc>
 800f256:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800f25a:	707b      	strb	r3, [r7, #1]
 800f25c:	6923      	ldr	r3, [r4, #16]
 800f25e:	68a2      	ldr	r2, [r4, #8]
 800f260:	7da0      	ldrb	r0, [r4, #22]
 800f262:	3302      	adds	r3, #2
 800f264:	444a      	add	r2, r9
 800f266:	1b9b      	subs	r3, r3, r6
 800f268:	2102      	movs	r1, #2
 800f26a:	f080 0001 	eor.w	r0, r0, #1
 800f26e:	60a2      	str	r2, [r4, #8]
 800f270:	6123      	str	r3, [r4, #16]
 800f272:	7561      	strb	r1, [r4, #21]
 800f274:	b003      	add	sp, #12
 800f276:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f27a:	2102      	movs	r1, #2
 800f27c:	4620      	mov	r0, r4
 800f27e:	f000 fe75 	bl	800ff6c <ucdr_check_final_buffer_behavior>
 800f282:	b188      	cbz	r0, 800f2a8 <ucdr_serialize_endian_uint16_t+0xac>
 800f284:	2d01      	cmp	r5, #1
 800f286:	68a3      	ldr	r3, [r4, #8]
 800f288:	d014      	beq.n	800f2b4 <ucdr_serialize_endian_uint16_t+0xb8>
 800f28a:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800f28e:	701a      	strb	r2, [r3, #0]
 800f290:	68a3      	ldr	r3, [r4, #8]
 800f292:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800f296:	705a      	strb	r2, [r3, #1]
 800f298:	68a2      	ldr	r2, [r4, #8]
 800f29a:	6923      	ldr	r3, [r4, #16]
 800f29c:	3202      	adds	r2, #2
 800f29e:	3302      	adds	r3, #2
 800f2a0:	2102      	movs	r1, #2
 800f2a2:	60a2      	str	r2, [r4, #8]
 800f2a4:	6123      	str	r3, [r4, #16]
 800f2a6:	7561      	strb	r1, [r4, #21]
 800f2a8:	7da0      	ldrb	r0, [r4, #22]
 800f2aa:	f080 0001 	eor.w	r0, r0, #1
 800f2ae:	b003      	add	sp, #12
 800f2b0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f2b4:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 800f2b8:	801a      	strh	r2, [r3, #0]
 800f2ba:	e7ed      	b.n	800f298 <ucdr_serialize_endian_uint16_t+0x9c>
 800f2bc:	68a2      	ldr	r2, [r4, #8]
 800f2be:	6923      	ldr	r3, [r4, #16]
 800f2c0:	7da0      	ldrb	r0, [r4, #22]
 800f2c2:	f884 8015 	strb.w	r8, [r4, #21]
 800f2c6:	1b92      	subs	r2, r2, r6
 800f2c8:	1b9b      	subs	r3, r3, r6
 800f2ca:	f080 0001 	eor.w	r0, r0, #1
 800f2ce:	60a2      	str	r2, [r4, #8]
 800f2d0:	6123      	str	r3, [r4, #16]
 800f2d2:	b003      	add	sp, #12
 800f2d4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f2d8:	68a3      	ldr	r3, [r4, #8]
 800f2da:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800f2de:	701a      	strb	r2, [r3, #0]
 800f2e0:	e7bc      	b.n	800f25c <ucdr_serialize_endian_uint16_t+0x60>
 800f2e2:	f10d 0506 	add.w	r5, sp, #6
 800f2e6:	4629      	mov	r1, r5
 800f2e8:	4632      	mov	r2, r6
 800f2ea:	4638      	mov	r0, r7
 800f2ec:	f009 fc1d 	bl	8018b2a <memcpy>
 800f2f0:	68a0      	ldr	r0, [r4, #8]
 800f2f2:	464a      	mov	r2, r9
 800f2f4:	19a9      	adds	r1, r5, r6
 800f2f6:	f009 fc18 	bl	8018b2a <memcpy>
 800f2fa:	e7af      	b.n	800f25c <ucdr_serialize_endian_uint16_t+0x60>

0800f2fc <ucdr_deserialize_uint16_t>:
 800f2fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f300:	460d      	mov	r5, r1
 800f302:	2102      	movs	r1, #2
 800f304:	4604      	mov	r4, r0
 800f306:	f000 fe85 	bl	8010014 <ucdr_buffer_alignment>
 800f30a:	4601      	mov	r1, r0
 800f30c:	4620      	mov	r0, r4
 800f30e:	f894 8015 	ldrb.w	r8, [r4, #21]
 800f312:	f000 fec3 	bl	801009c <ucdr_advance_buffer>
 800f316:	2102      	movs	r1, #2
 800f318:	4620      	mov	r0, r4
 800f31a:	f000 fe1b 	bl	800ff54 <ucdr_check_buffer_available_for>
 800f31e:	bb60      	cbnz	r0, 800f37a <ucdr_deserialize_uint16_t+0x7e>
 800f320:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 800f324:	42be      	cmp	r6, r7
 800f326:	d923      	bls.n	800f370 <ucdr_deserialize_uint16_t+0x74>
 800f328:	6923      	ldr	r3, [r4, #16]
 800f32a:	60a6      	str	r6, [r4, #8]
 800f32c:	1bf6      	subs	r6, r6, r7
 800f32e:	4433      	add	r3, r6
 800f330:	f1c6 0902 	rsb	r9, r6, #2
 800f334:	6123      	str	r3, [r4, #16]
 800f336:	4649      	mov	r1, r9
 800f338:	4620      	mov	r0, r4
 800f33a:	f000 fe17 	bl	800ff6c <ucdr_check_final_buffer_behavior>
 800f33e:	2800      	cmp	r0, #0
 800f340:	d034      	beq.n	800f3ac <ucdr_deserialize_uint16_t+0xb0>
 800f342:	7d23      	ldrb	r3, [r4, #20]
 800f344:	2b01      	cmp	r3, #1
 800f346:	d042      	beq.n	800f3ce <ucdr_deserialize_uint16_t+0xd2>
 800f348:	787b      	ldrb	r3, [r7, #1]
 800f34a:	702b      	strb	r3, [r5, #0]
 800f34c:	2e00      	cmp	r6, #0
 800f34e:	d03a      	beq.n	800f3c6 <ucdr_deserialize_uint16_t+0xca>
 800f350:	783b      	ldrb	r3, [r7, #0]
 800f352:	706b      	strb	r3, [r5, #1]
 800f354:	6923      	ldr	r3, [r4, #16]
 800f356:	68a2      	ldr	r2, [r4, #8]
 800f358:	7da0      	ldrb	r0, [r4, #22]
 800f35a:	2102      	movs	r1, #2
 800f35c:	3302      	adds	r3, #2
 800f35e:	444a      	add	r2, r9
 800f360:	1b9b      	subs	r3, r3, r6
 800f362:	7561      	strb	r1, [r4, #21]
 800f364:	60a2      	str	r2, [r4, #8]
 800f366:	6123      	str	r3, [r4, #16]
 800f368:	f080 0001 	eor.w	r0, r0, #1
 800f36c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f370:	2102      	movs	r1, #2
 800f372:	4620      	mov	r0, r4
 800f374:	f000 fdfa 	bl	800ff6c <ucdr_check_final_buffer_behavior>
 800f378:	b180      	cbz	r0, 800f39c <ucdr_deserialize_uint16_t+0xa0>
 800f37a:	7d23      	ldrb	r3, [r4, #20]
 800f37c:	2b01      	cmp	r3, #1
 800f37e:	68a3      	ldr	r3, [r4, #8]
 800f380:	d011      	beq.n	800f3a6 <ucdr_deserialize_uint16_t+0xaa>
 800f382:	785b      	ldrb	r3, [r3, #1]
 800f384:	702b      	strb	r3, [r5, #0]
 800f386:	68a3      	ldr	r3, [r4, #8]
 800f388:	781b      	ldrb	r3, [r3, #0]
 800f38a:	706b      	strb	r3, [r5, #1]
 800f38c:	68a2      	ldr	r2, [r4, #8]
 800f38e:	6923      	ldr	r3, [r4, #16]
 800f390:	3202      	adds	r2, #2
 800f392:	3302      	adds	r3, #2
 800f394:	2102      	movs	r1, #2
 800f396:	60a2      	str	r2, [r4, #8]
 800f398:	6123      	str	r3, [r4, #16]
 800f39a:	7561      	strb	r1, [r4, #21]
 800f39c:	7da0      	ldrb	r0, [r4, #22]
 800f39e:	f080 0001 	eor.w	r0, r0, #1
 800f3a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f3a6:	881b      	ldrh	r3, [r3, #0]
 800f3a8:	802b      	strh	r3, [r5, #0]
 800f3aa:	e7ef      	b.n	800f38c <ucdr_deserialize_uint16_t+0x90>
 800f3ac:	68a2      	ldr	r2, [r4, #8]
 800f3ae:	6923      	ldr	r3, [r4, #16]
 800f3b0:	7da0      	ldrb	r0, [r4, #22]
 800f3b2:	f884 8015 	strb.w	r8, [r4, #21]
 800f3b6:	1b92      	subs	r2, r2, r6
 800f3b8:	1b9b      	subs	r3, r3, r6
 800f3ba:	60a2      	str	r2, [r4, #8]
 800f3bc:	6123      	str	r3, [r4, #16]
 800f3be:	f080 0001 	eor.w	r0, r0, #1
 800f3c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f3c6:	68a3      	ldr	r3, [r4, #8]
 800f3c8:	781b      	ldrb	r3, [r3, #0]
 800f3ca:	706b      	strb	r3, [r5, #1]
 800f3cc:	e7c2      	b.n	800f354 <ucdr_deserialize_uint16_t+0x58>
 800f3ce:	4639      	mov	r1, r7
 800f3d0:	4632      	mov	r2, r6
 800f3d2:	4628      	mov	r0, r5
 800f3d4:	f009 fba9 	bl	8018b2a <memcpy>
 800f3d8:	68a1      	ldr	r1, [r4, #8]
 800f3da:	464a      	mov	r2, r9
 800f3dc:	19a8      	adds	r0, r5, r6
 800f3de:	f009 fba4 	bl	8018b2a <memcpy>
 800f3e2:	e7b7      	b.n	800f354 <ucdr_deserialize_uint16_t+0x58>

0800f3e4 <ucdr_deserialize_endian_uint16_t>:
 800f3e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f3e8:	460e      	mov	r6, r1
 800f3ea:	2102      	movs	r1, #2
 800f3ec:	4604      	mov	r4, r0
 800f3ee:	4615      	mov	r5, r2
 800f3f0:	f000 fe10 	bl	8010014 <ucdr_buffer_alignment>
 800f3f4:	4601      	mov	r1, r0
 800f3f6:	4620      	mov	r0, r4
 800f3f8:	f894 9015 	ldrb.w	r9, [r4, #21]
 800f3fc:	f000 fe4e 	bl	801009c <ucdr_advance_buffer>
 800f400:	2102      	movs	r1, #2
 800f402:	4620      	mov	r0, r4
 800f404:	f000 fda6 	bl	800ff54 <ucdr_check_buffer_available_for>
 800f408:	bb70      	cbnz	r0, 800f468 <ucdr_deserialize_endian_uint16_t+0x84>
 800f40a:	e9d4 7801 	ldrd	r7, r8, [r4, #4]
 800f40e:	4547      	cmp	r7, r8
 800f410:	d925      	bls.n	800f45e <ucdr_deserialize_endian_uint16_t+0x7a>
 800f412:	6923      	ldr	r3, [r4, #16]
 800f414:	60a7      	str	r7, [r4, #8]
 800f416:	eba7 0708 	sub.w	r7, r7, r8
 800f41a:	443b      	add	r3, r7
 800f41c:	f1c7 0a02 	rsb	sl, r7, #2
 800f420:	6123      	str	r3, [r4, #16]
 800f422:	4651      	mov	r1, sl
 800f424:	4620      	mov	r0, r4
 800f426:	f000 fda1 	bl	800ff6c <ucdr_check_final_buffer_behavior>
 800f42a:	2800      	cmp	r0, #0
 800f42c:	d034      	beq.n	800f498 <ucdr_deserialize_endian_uint16_t+0xb4>
 800f42e:	2e01      	cmp	r6, #1
 800f430:	d043      	beq.n	800f4ba <ucdr_deserialize_endian_uint16_t+0xd6>
 800f432:	f898 3001 	ldrb.w	r3, [r8, #1]
 800f436:	702b      	strb	r3, [r5, #0]
 800f438:	2f00      	cmp	r7, #0
 800f43a:	d03a      	beq.n	800f4b2 <ucdr_deserialize_endian_uint16_t+0xce>
 800f43c:	f898 3000 	ldrb.w	r3, [r8]
 800f440:	706b      	strb	r3, [r5, #1]
 800f442:	6923      	ldr	r3, [r4, #16]
 800f444:	68a2      	ldr	r2, [r4, #8]
 800f446:	7da0      	ldrb	r0, [r4, #22]
 800f448:	2102      	movs	r1, #2
 800f44a:	3302      	adds	r3, #2
 800f44c:	4452      	add	r2, sl
 800f44e:	1bdb      	subs	r3, r3, r7
 800f450:	7561      	strb	r1, [r4, #21]
 800f452:	60a2      	str	r2, [r4, #8]
 800f454:	6123      	str	r3, [r4, #16]
 800f456:	f080 0001 	eor.w	r0, r0, #1
 800f45a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f45e:	2102      	movs	r1, #2
 800f460:	4620      	mov	r0, r4
 800f462:	f000 fd83 	bl	800ff6c <ucdr_check_final_buffer_behavior>
 800f466:	b178      	cbz	r0, 800f488 <ucdr_deserialize_endian_uint16_t+0xa4>
 800f468:	2e01      	cmp	r6, #1
 800f46a:	68a3      	ldr	r3, [r4, #8]
 800f46c:	d011      	beq.n	800f492 <ucdr_deserialize_endian_uint16_t+0xae>
 800f46e:	785b      	ldrb	r3, [r3, #1]
 800f470:	702b      	strb	r3, [r5, #0]
 800f472:	68a3      	ldr	r3, [r4, #8]
 800f474:	781b      	ldrb	r3, [r3, #0]
 800f476:	706b      	strb	r3, [r5, #1]
 800f478:	68a2      	ldr	r2, [r4, #8]
 800f47a:	6923      	ldr	r3, [r4, #16]
 800f47c:	3202      	adds	r2, #2
 800f47e:	3302      	adds	r3, #2
 800f480:	2102      	movs	r1, #2
 800f482:	60a2      	str	r2, [r4, #8]
 800f484:	6123      	str	r3, [r4, #16]
 800f486:	7561      	strb	r1, [r4, #21]
 800f488:	7da0      	ldrb	r0, [r4, #22]
 800f48a:	f080 0001 	eor.w	r0, r0, #1
 800f48e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f492:	881b      	ldrh	r3, [r3, #0]
 800f494:	802b      	strh	r3, [r5, #0]
 800f496:	e7ef      	b.n	800f478 <ucdr_deserialize_endian_uint16_t+0x94>
 800f498:	68a2      	ldr	r2, [r4, #8]
 800f49a:	6923      	ldr	r3, [r4, #16]
 800f49c:	7da0      	ldrb	r0, [r4, #22]
 800f49e:	f884 9015 	strb.w	r9, [r4, #21]
 800f4a2:	1bd2      	subs	r2, r2, r7
 800f4a4:	1bdb      	subs	r3, r3, r7
 800f4a6:	60a2      	str	r2, [r4, #8]
 800f4a8:	6123      	str	r3, [r4, #16]
 800f4aa:	f080 0001 	eor.w	r0, r0, #1
 800f4ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f4b2:	68a3      	ldr	r3, [r4, #8]
 800f4b4:	781b      	ldrb	r3, [r3, #0]
 800f4b6:	706b      	strb	r3, [r5, #1]
 800f4b8:	e7c3      	b.n	800f442 <ucdr_deserialize_endian_uint16_t+0x5e>
 800f4ba:	4641      	mov	r1, r8
 800f4bc:	463a      	mov	r2, r7
 800f4be:	4628      	mov	r0, r5
 800f4c0:	f009 fb33 	bl	8018b2a <memcpy>
 800f4c4:	68a1      	ldr	r1, [r4, #8]
 800f4c6:	4652      	mov	r2, sl
 800f4c8:	19e8      	adds	r0, r5, r7
 800f4ca:	f009 fb2e 	bl	8018b2a <memcpy>
 800f4ce:	e7b8      	b.n	800f442 <ucdr_deserialize_endian_uint16_t+0x5e>

0800f4d0 <ucdr_serialize_uint32_t>:
 800f4d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f4d4:	b082      	sub	sp, #8
 800f4d6:	4604      	mov	r4, r0
 800f4d8:	9101      	str	r1, [sp, #4]
 800f4da:	2104      	movs	r1, #4
 800f4dc:	f000 fd9a 	bl	8010014 <ucdr_buffer_alignment>
 800f4e0:	4601      	mov	r1, r0
 800f4e2:	4620      	mov	r0, r4
 800f4e4:	7d67      	ldrb	r7, [r4, #21]
 800f4e6:	f000 fdd9 	bl	801009c <ucdr_advance_buffer>
 800f4ea:	2104      	movs	r1, #4
 800f4ec:	4620      	mov	r0, r4
 800f4ee:	f000 fd31 	bl	800ff54 <ucdr_check_buffer_available_for>
 800f4f2:	2800      	cmp	r0, #0
 800f4f4:	d139      	bne.n	800f56a <ucdr_serialize_uint32_t+0x9a>
 800f4f6:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800f4fa:	42ab      	cmp	r3, r5
 800f4fc:	d930      	bls.n	800f560 <ucdr_serialize_uint32_t+0x90>
 800f4fe:	1b5e      	subs	r6, r3, r5
 800f500:	60a3      	str	r3, [r4, #8]
 800f502:	6923      	ldr	r3, [r4, #16]
 800f504:	f1c6 0804 	rsb	r8, r6, #4
 800f508:	4433      	add	r3, r6
 800f50a:	6123      	str	r3, [r4, #16]
 800f50c:	4641      	mov	r1, r8
 800f50e:	4620      	mov	r0, r4
 800f510:	f000 fd2c 	bl	800ff6c <ucdr_check_final_buffer_behavior>
 800f514:	2800      	cmp	r0, #0
 800f516:	d04c      	beq.n	800f5b2 <ucdr_serialize_uint32_t+0xe2>
 800f518:	7d23      	ldrb	r3, [r4, #20]
 800f51a:	2b01      	cmp	r3, #1
 800f51c:	d063      	beq.n	800f5e6 <ucdr_serialize_uint32_t+0x116>
 800f51e:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800f522:	702b      	strb	r3, [r5, #0]
 800f524:	2e00      	cmp	r6, #0
 800f526:	d051      	beq.n	800f5cc <ucdr_serialize_uint32_t+0xfc>
 800f528:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800f52c:	706b      	strb	r3, [r5, #1]
 800f52e:	2e01      	cmp	r6, #1
 800f530:	d050      	beq.n	800f5d4 <ucdr_serialize_uint32_t+0x104>
 800f532:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800f536:	70ab      	strb	r3, [r5, #2]
 800f538:	2e02      	cmp	r6, #2
 800f53a:	d04f      	beq.n	800f5dc <ucdr_serialize_uint32_t+0x10c>
 800f53c:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800f540:	70eb      	strb	r3, [r5, #3]
 800f542:	6923      	ldr	r3, [r4, #16]
 800f544:	68a2      	ldr	r2, [r4, #8]
 800f546:	7da0      	ldrb	r0, [r4, #22]
 800f548:	3304      	adds	r3, #4
 800f54a:	1b9e      	subs	r6, r3, r6
 800f54c:	4442      	add	r2, r8
 800f54e:	2304      	movs	r3, #4
 800f550:	f080 0001 	eor.w	r0, r0, #1
 800f554:	60a2      	str	r2, [r4, #8]
 800f556:	6126      	str	r6, [r4, #16]
 800f558:	7563      	strb	r3, [r4, #21]
 800f55a:	b002      	add	sp, #8
 800f55c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f560:	2104      	movs	r1, #4
 800f562:	4620      	mov	r0, r4
 800f564:	f000 fd02 	bl	800ff6c <ucdr_check_final_buffer_behavior>
 800f568:	b1d0      	cbz	r0, 800f5a0 <ucdr_serialize_uint32_t+0xd0>
 800f56a:	7d23      	ldrb	r3, [r4, #20]
 800f56c:	2b01      	cmp	r3, #1
 800f56e:	68a3      	ldr	r3, [r4, #8]
 800f570:	d01c      	beq.n	800f5ac <ucdr_serialize_uint32_t+0xdc>
 800f572:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800f576:	701a      	strb	r2, [r3, #0]
 800f578:	68a3      	ldr	r3, [r4, #8]
 800f57a:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800f57e:	705a      	strb	r2, [r3, #1]
 800f580:	68a3      	ldr	r3, [r4, #8]
 800f582:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800f586:	709a      	strb	r2, [r3, #2]
 800f588:	68a3      	ldr	r3, [r4, #8]
 800f58a:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800f58e:	70da      	strb	r2, [r3, #3]
 800f590:	68a2      	ldr	r2, [r4, #8]
 800f592:	6923      	ldr	r3, [r4, #16]
 800f594:	3204      	adds	r2, #4
 800f596:	3304      	adds	r3, #4
 800f598:	2104      	movs	r1, #4
 800f59a:	60a2      	str	r2, [r4, #8]
 800f59c:	6123      	str	r3, [r4, #16]
 800f59e:	7561      	strb	r1, [r4, #21]
 800f5a0:	7da0      	ldrb	r0, [r4, #22]
 800f5a2:	f080 0001 	eor.w	r0, r0, #1
 800f5a6:	b002      	add	sp, #8
 800f5a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f5ac:	9a01      	ldr	r2, [sp, #4]
 800f5ae:	601a      	str	r2, [r3, #0]
 800f5b0:	e7ee      	b.n	800f590 <ucdr_serialize_uint32_t+0xc0>
 800f5b2:	68a2      	ldr	r2, [r4, #8]
 800f5b4:	6923      	ldr	r3, [r4, #16]
 800f5b6:	7da0      	ldrb	r0, [r4, #22]
 800f5b8:	7567      	strb	r7, [r4, #21]
 800f5ba:	1b92      	subs	r2, r2, r6
 800f5bc:	1b9b      	subs	r3, r3, r6
 800f5be:	f080 0001 	eor.w	r0, r0, #1
 800f5c2:	60a2      	str	r2, [r4, #8]
 800f5c4:	6123      	str	r3, [r4, #16]
 800f5c6:	b002      	add	sp, #8
 800f5c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f5cc:	68a3      	ldr	r3, [r4, #8]
 800f5ce:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800f5d2:	701a      	strb	r2, [r3, #0]
 800f5d4:	68a3      	ldr	r3, [r4, #8]
 800f5d6:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800f5da:	701a      	strb	r2, [r3, #0]
 800f5dc:	68a3      	ldr	r3, [r4, #8]
 800f5de:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800f5e2:	701a      	strb	r2, [r3, #0]
 800f5e4:	e7ad      	b.n	800f542 <ucdr_serialize_uint32_t+0x72>
 800f5e6:	4628      	mov	r0, r5
 800f5e8:	ad01      	add	r5, sp, #4
 800f5ea:	4629      	mov	r1, r5
 800f5ec:	4632      	mov	r2, r6
 800f5ee:	f009 fa9c 	bl	8018b2a <memcpy>
 800f5f2:	68a0      	ldr	r0, [r4, #8]
 800f5f4:	4642      	mov	r2, r8
 800f5f6:	19a9      	adds	r1, r5, r6
 800f5f8:	f009 fa97 	bl	8018b2a <memcpy>
 800f5fc:	e7a1      	b.n	800f542 <ucdr_serialize_uint32_t+0x72>
 800f5fe:	bf00      	nop

0800f600 <ucdr_serialize_endian_uint32_t>:
 800f600:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800f604:	b083      	sub	sp, #12
 800f606:	460d      	mov	r5, r1
 800f608:	2104      	movs	r1, #4
 800f60a:	4604      	mov	r4, r0
 800f60c:	9201      	str	r2, [sp, #4]
 800f60e:	f000 fd01 	bl	8010014 <ucdr_buffer_alignment>
 800f612:	4601      	mov	r1, r0
 800f614:	4620      	mov	r0, r4
 800f616:	f894 8015 	ldrb.w	r8, [r4, #21]
 800f61a:	f000 fd3f 	bl	801009c <ucdr_advance_buffer>
 800f61e:	2104      	movs	r1, #4
 800f620:	4620      	mov	r0, r4
 800f622:	f000 fc97 	bl	800ff54 <ucdr_check_buffer_available_for>
 800f626:	2800      	cmp	r0, #0
 800f628:	d138      	bne.n	800f69c <ucdr_serialize_endian_uint32_t+0x9c>
 800f62a:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 800f62e:	42b7      	cmp	r7, r6
 800f630:	d92f      	bls.n	800f692 <ucdr_serialize_endian_uint32_t+0x92>
 800f632:	6923      	ldr	r3, [r4, #16]
 800f634:	60a7      	str	r7, [r4, #8]
 800f636:	1bbf      	subs	r7, r7, r6
 800f638:	443b      	add	r3, r7
 800f63a:	f1c7 0904 	rsb	r9, r7, #4
 800f63e:	6123      	str	r3, [r4, #16]
 800f640:	4649      	mov	r1, r9
 800f642:	4620      	mov	r0, r4
 800f644:	f000 fc92 	bl	800ff6c <ucdr_check_final_buffer_behavior>
 800f648:	2800      	cmp	r0, #0
 800f64a:	d04a      	beq.n	800f6e2 <ucdr_serialize_endian_uint32_t+0xe2>
 800f64c:	2d01      	cmp	r5, #1
 800f64e:	d063      	beq.n	800f718 <ucdr_serialize_endian_uint32_t+0x118>
 800f650:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800f654:	7033      	strb	r3, [r6, #0]
 800f656:	2f00      	cmp	r7, #0
 800f658:	d051      	beq.n	800f6fe <ucdr_serialize_endian_uint32_t+0xfe>
 800f65a:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800f65e:	7073      	strb	r3, [r6, #1]
 800f660:	2f01      	cmp	r7, #1
 800f662:	d050      	beq.n	800f706 <ucdr_serialize_endian_uint32_t+0x106>
 800f664:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800f668:	70b3      	strb	r3, [r6, #2]
 800f66a:	2f02      	cmp	r7, #2
 800f66c:	d04f      	beq.n	800f70e <ucdr_serialize_endian_uint32_t+0x10e>
 800f66e:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800f672:	70f3      	strb	r3, [r6, #3]
 800f674:	6923      	ldr	r3, [r4, #16]
 800f676:	68a2      	ldr	r2, [r4, #8]
 800f678:	7da0      	ldrb	r0, [r4, #22]
 800f67a:	3304      	adds	r3, #4
 800f67c:	444a      	add	r2, r9
 800f67e:	1bdb      	subs	r3, r3, r7
 800f680:	2104      	movs	r1, #4
 800f682:	f080 0001 	eor.w	r0, r0, #1
 800f686:	60a2      	str	r2, [r4, #8]
 800f688:	6123      	str	r3, [r4, #16]
 800f68a:	7561      	strb	r1, [r4, #21]
 800f68c:	b003      	add	sp, #12
 800f68e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f692:	2104      	movs	r1, #4
 800f694:	4620      	mov	r0, r4
 800f696:	f000 fc69 	bl	800ff6c <ucdr_check_final_buffer_behavior>
 800f69a:	b1c8      	cbz	r0, 800f6d0 <ucdr_serialize_endian_uint32_t+0xd0>
 800f69c:	2d01      	cmp	r5, #1
 800f69e:	68a3      	ldr	r3, [r4, #8]
 800f6a0:	d01c      	beq.n	800f6dc <ucdr_serialize_endian_uint32_t+0xdc>
 800f6a2:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800f6a6:	701a      	strb	r2, [r3, #0]
 800f6a8:	68a3      	ldr	r3, [r4, #8]
 800f6aa:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800f6ae:	705a      	strb	r2, [r3, #1]
 800f6b0:	68a3      	ldr	r3, [r4, #8]
 800f6b2:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800f6b6:	709a      	strb	r2, [r3, #2]
 800f6b8:	68a3      	ldr	r3, [r4, #8]
 800f6ba:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800f6be:	70da      	strb	r2, [r3, #3]
 800f6c0:	68a2      	ldr	r2, [r4, #8]
 800f6c2:	6923      	ldr	r3, [r4, #16]
 800f6c4:	3204      	adds	r2, #4
 800f6c6:	3304      	adds	r3, #4
 800f6c8:	2104      	movs	r1, #4
 800f6ca:	60a2      	str	r2, [r4, #8]
 800f6cc:	6123      	str	r3, [r4, #16]
 800f6ce:	7561      	strb	r1, [r4, #21]
 800f6d0:	7da0      	ldrb	r0, [r4, #22]
 800f6d2:	f080 0001 	eor.w	r0, r0, #1
 800f6d6:	b003      	add	sp, #12
 800f6d8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f6dc:	9a01      	ldr	r2, [sp, #4]
 800f6de:	601a      	str	r2, [r3, #0]
 800f6e0:	e7ee      	b.n	800f6c0 <ucdr_serialize_endian_uint32_t+0xc0>
 800f6e2:	68a2      	ldr	r2, [r4, #8]
 800f6e4:	6923      	ldr	r3, [r4, #16]
 800f6e6:	7da0      	ldrb	r0, [r4, #22]
 800f6e8:	f884 8015 	strb.w	r8, [r4, #21]
 800f6ec:	1bd2      	subs	r2, r2, r7
 800f6ee:	1bdb      	subs	r3, r3, r7
 800f6f0:	f080 0001 	eor.w	r0, r0, #1
 800f6f4:	60a2      	str	r2, [r4, #8]
 800f6f6:	6123      	str	r3, [r4, #16]
 800f6f8:	b003      	add	sp, #12
 800f6fa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f6fe:	68a3      	ldr	r3, [r4, #8]
 800f700:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800f704:	701a      	strb	r2, [r3, #0]
 800f706:	68a3      	ldr	r3, [r4, #8]
 800f708:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800f70c:	701a      	strb	r2, [r3, #0]
 800f70e:	68a3      	ldr	r3, [r4, #8]
 800f710:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800f714:	701a      	strb	r2, [r3, #0]
 800f716:	e7ad      	b.n	800f674 <ucdr_serialize_endian_uint32_t+0x74>
 800f718:	ad01      	add	r5, sp, #4
 800f71a:	4629      	mov	r1, r5
 800f71c:	463a      	mov	r2, r7
 800f71e:	4630      	mov	r0, r6
 800f720:	f009 fa03 	bl	8018b2a <memcpy>
 800f724:	68a0      	ldr	r0, [r4, #8]
 800f726:	464a      	mov	r2, r9
 800f728:	19e9      	adds	r1, r5, r7
 800f72a:	f009 f9fe 	bl	8018b2a <memcpy>
 800f72e:	e7a1      	b.n	800f674 <ucdr_serialize_endian_uint32_t+0x74>

0800f730 <ucdr_deserialize_uint32_t>:
 800f730:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f734:	460d      	mov	r5, r1
 800f736:	2104      	movs	r1, #4
 800f738:	4604      	mov	r4, r0
 800f73a:	f000 fc6b 	bl	8010014 <ucdr_buffer_alignment>
 800f73e:	4601      	mov	r1, r0
 800f740:	4620      	mov	r0, r4
 800f742:	f894 8015 	ldrb.w	r8, [r4, #21]
 800f746:	f000 fca9 	bl	801009c <ucdr_advance_buffer>
 800f74a:	2104      	movs	r1, #4
 800f74c:	4620      	mov	r0, r4
 800f74e:	f000 fc01 	bl	800ff54 <ucdr_check_buffer_available_for>
 800f752:	2800      	cmp	r0, #0
 800f754:	d138      	bne.n	800f7c8 <ucdr_deserialize_uint32_t+0x98>
 800f756:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 800f75a:	42b7      	cmp	r7, r6
 800f75c:	d92f      	bls.n	800f7be <ucdr_deserialize_uint32_t+0x8e>
 800f75e:	6923      	ldr	r3, [r4, #16]
 800f760:	60a7      	str	r7, [r4, #8]
 800f762:	1bbf      	subs	r7, r7, r6
 800f764:	443b      	add	r3, r7
 800f766:	f1c7 0904 	rsb	r9, r7, #4
 800f76a:	6123      	str	r3, [r4, #16]
 800f76c:	4649      	mov	r1, r9
 800f76e:	4620      	mov	r0, r4
 800f770:	f000 fbfc 	bl	800ff6c <ucdr_check_final_buffer_behavior>
 800f774:	2800      	cmp	r0, #0
 800f776:	d046      	beq.n	800f806 <ucdr_deserialize_uint32_t+0xd6>
 800f778:	7d23      	ldrb	r3, [r4, #20]
 800f77a:	2b01      	cmp	r3, #1
 800f77c:	d05c      	beq.n	800f838 <ucdr_deserialize_uint32_t+0x108>
 800f77e:	78f3      	ldrb	r3, [r6, #3]
 800f780:	702b      	strb	r3, [r5, #0]
 800f782:	2f00      	cmp	r7, #0
 800f784:	d04c      	beq.n	800f820 <ucdr_deserialize_uint32_t+0xf0>
 800f786:	78b3      	ldrb	r3, [r6, #2]
 800f788:	706b      	strb	r3, [r5, #1]
 800f78a:	2f01      	cmp	r7, #1
 800f78c:	f105 0302 	add.w	r3, r5, #2
 800f790:	d04a      	beq.n	800f828 <ucdr_deserialize_uint32_t+0xf8>
 800f792:	7873      	ldrb	r3, [r6, #1]
 800f794:	70ab      	strb	r3, [r5, #2]
 800f796:	2f02      	cmp	r7, #2
 800f798:	f105 0303 	add.w	r3, r5, #3
 800f79c:	d048      	beq.n	800f830 <ucdr_deserialize_uint32_t+0x100>
 800f79e:	7833      	ldrb	r3, [r6, #0]
 800f7a0:	70eb      	strb	r3, [r5, #3]
 800f7a2:	6923      	ldr	r3, [r4, #16]
 800f7a4:	68a2      	ldr	r2, [r4, #8]
 800f7a6:	7da0      	ldrb	r0, [r4, #22]
 800f7a8:	2104      	movs	r1, #4
 800f7aa:	3304      	adds	r3, #4
 800f7ac:	444a      	add	r2, r9
 800f7ae:	1bdb      	subs	r3, r3, r7
 800f7b0:	7561      	strb	r1, [r4, #21]
 800f7b2:	60a2      	str	r2, [r4, #8]
 800f7b4:	6123      	str	r3, [r4, #16]
 800f7b6:	f080 0001 	eor.w	r0, r0, #1
 800f7ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f7be:	2104      	movs	r1, #4
 800f7c0:	4620      	mov	r0, r4
 800f7c2:	f000 fbd3 	bl	800ff6c <ucdr_check_final_buffer_behavior>
 800f7c6:	b1b0      	cbz	r0, 800f7f6 <ucdr_deserialize_uint32_t+0xc6>
 800f7c8:	7d23      	ldrb	r3, [r4, #20]
 800f7ca:	2b01      	cmp	r3, #1
 800f7cc:	68a3      	ldr	r3, [r4, #8]
 800f7ce:	d017      	beq.n	800f800 <ucdr_deserialize_uint32_t+0xd0>
 800f7d0:	78db      	ldrb	r3, [r3, #3]
 800f7d2:	702b      	strb	r3, [r5, #0]
 800f7d4:	68a3      	ldr	r3, [r4, #8]
 800f7d6:	789b      	ldrb	r3, [r3, #2]
 800f7d8:	706b      	strb	r3, [r5, #1]
 800f7da:	68a3      	ldr	r3, [r4, #8]
 800f7dc:	785b      	ldrb	r3, [r3, #1]
 800f7de:	70ab      	strb	r3, [r5, #2]
 800f7e0:	68a3      	ldr	r3, [r4, #8]
 800f7e2:	781b      	ldrb	r3, [r3, #0]
 800f7e4:	70eb      	strb	r3, [r5, #3]
 800f7e6:	68a2      	ldr	r2, [r4, #8]
 800f7e8:	6923      	ldr	r3, [r4, #16]
 800f7ea:	3204      	adds	r2, #4
 800f7ec:	3304      	adds	r3, #4
 800f7ee:	2104      	movs	r1, #4
 800f7f0:	60a2      	str	r2, [r4, #8]
 800f7f2:	6123      	str	r3, [r4, #16]
 800f7f4:	7561      	strb	r1, [r4, #21]
 800f7f6:	7da0      	ldrb	r0, [r4, #22]
 800f7f8:	f080 0001 	eor.w	r0, r0, #1
 800f7fc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f800:	681b      	ldr	r3, [r3, #0]
 800f802:	602b      	str	r3, [r5, #0]
 800f804:	e7ef      	b.n	800f7e6 <ucdr_deserialize_uint32_t+0xb6>
 800f806:	68a2      	ldr	r2, [r4, #8]
 800f808:	6923      	ldr	r3, [r4, #16]
 800f80a:	7da0      	ldrb	r0, [r4, #22]
 800f80c:	f884 8015 	strb.w	r8, [r4, #21]
 800f810:	1bd2      	subs	r2, r2, r7
 800f812:	1bdb      	subs	r3, r3, r7
 800f814:	60a2      	str	r2, [r4, #8]
 800f816:	6123      	str	r3, [r4, #16]
 800f818:	f080 0001 	eor.w	r0, r0, #1
 800f81c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f820:	68a3      	ldr	r3, [r4, #8]
 800f822:	789b      	ldrb	r3, [r3, #2]
 800f824:	706b      	strb	r3, [r5, #1]
 800f826:	1cab      	adds	r3, r5, #2
 800f828:	68a2      	ldr	r2, [r4, #8]
 800f82a:	7852      	ldrb	r2, [r2, #1]
 800f82c:	f803 2b01 	strb.w	r2, [r3], #1
 800f830:	68a2      	ldr	r2, [r4, #8]
 800f832:	7812      	ldrb	r2, [r2, #0]
 800f834:	701a      	strb	r2, [r3, #0]
 800f836:	e7b4      	b.n	800f7a2 <ucdr_deserialize_uint32_t+0x72>
 800f838:	4631      	mov	r1, r6
 800f83a:	463a      	mov	r2, r7
 800f83c:	4628      	mov	r0, r5
 800f83e:	f009 f974 	bl	8018b2a <memcpy>
 800f842:	68a1      	ldr	r1, [r4, #8]
 800f844:	464a      	mov	r2, r9
 800f846:	19e8      	adds	r0, r5, r7
 800f848:	f009 f96f 	bl	8018b2a <memcpy>
 800f84c:	e7a9      	b.n	800f7a2 <ucdr_deserialize_uint32_t+0x72>
 800f84e:	bf00      	nop

0800f850 <ucdr_deserialize_endian_uint32_t>:
 800f850:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f854:	460e      	mov	r6, r1
 800f856:	2104      	movs	r1, #4
 800f858:	4604      	mov	r4, r0
 800f85a:	4615      	mov	r5, r2
 800f85c:	f000 fbda 	bl	8010014 <ucdr_buffer_alignment>
 800f860:	4601      	mov	r1, r0
 800f862:	4620      	mov	r0, r4
 800f864:	f894 9015 	ldrb.w	r9, [r4, #21]
 800f868:	f000 fc18 	bl	801009c <ucdr_advance_buffer>
 800f86c:	2104      	movs	r1, #4
 800f86e:	4620      	mov	r0, r4
 800f870:	f000 fb70 	bl	800ff54 <ucdr_check_buffer_available_for>
 800f874:	2800      	cmp	r0, #0
 800f876:	d13c      	bne.n	800f8f2 <ucdr_deserialize_endian_uint32_t+0xa2>
 800f878:	e9d4 3701 	ldrd	r3, r7, [r4, #4]
 800f87c:	42bb      	cmp	r3, r7
 800f87e:	d933      	bls.n	800f8e8 <ucdr_deserialize_endian_uint32_t+0x98>
 800f880:	eba3 0807 	sub.w	r8, r3, r7
 800f884:	60a3      	str	r3, [r4, #8]
 800f886:	6923      	ldr	r3, [r4, #16]
 800f888:	f1c8 0a04 	rsb	sl, r8, #4
 800f88c:	4443      	add	r3, r8
 800f88e:	6123      	str	r3, [r4, #16]
 800f890:	4651      	mov	r1, sl
 800f892:	4620      	mov	r0, r4
 800f894:	f000 fb6a 	bl	800ff6c <ucdr_check_final_buffer_behavior>
 800f898:	2800      	cmp	r0, #0
 800f89a:	d048      	beq.n	800f92e <ucdr_deserialize_endian_uint32_t+0xde>
 800f89c:	2e01      	cmp	r6, #1
 800f89e:	d061      	beq.n	800f964 <ucdr_deserialize_endian_uint32_t+0x114>
 800f8a0:	78fb      	ldrb	r3, [r7, #3]
 800f8a2:	702b      	strb	r3, [r5, #0]
 800f8a4:	f1b8 0f00 	cmp.w	r8, #0
 800f8a8:	d050      	beq.n	800f94c <ucdr_deserialize_endian_uint32_t+0xfc>
 800f8aa:	78bb      	ldrb	r3, [r7, #2]
 800f8ac:	706b      	strb	r3, [r5, #1]
 800f8ae:	f1b8 0f01 	cmp.w	r8, #1
 800f8b2:	f105 0302 	add.w	r3, r5, #2
 800f8b6:	d04d      	beq.n	800f954 <ucdr_deserialize_endian_uint32_t+0x104>
 800f8b8:	787b      	ldrb	r3, [r7, #1]
 800f8ba:	70ab      	strb	r3, [r5, #2]
 800f8bc:	f1b8 0f02 	cmp.w	r8, #2
 800f8c0:	f105 0303 	add.w	r3, r5, #3
 800f8c4:	d04a      	beq.n	800f95c <ucdr_deserialize_endian_uint32_t+0x10c>
 800f8c6:	783b      	ldrb	r3, [r7, #0]
 800f8c8:	70eb      	strb	r3, [r5, #3]
 800f8ca:	6923      	ldr	r3, [r4, #16]
 800f8cc:	68a2      	ldr	r2, [r4, #8]
 800f8ce:	7da0      	ldrb	r0, [r4, #22]
 800f8d0:	2104      	movs	r1, #4
 800f8d2:	3304      	adds	r3, #4
 800f8d4:	4452      	add	r2, sl
 800f8d6:	eba3 0308 	sub.w	r3, r3, r8
 800f8da:	7561      	strb	r1, [r4, #21]
 800f8dc:	60a2      	str	r2, [r4, #8]
 800f8de:	6123      	str	r3, [r4, #16]
 800f8e0:	f080 0001 	eor.w	r0, r0, #1
 800f8e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f8e8:	2104      	movs	r1, #4
 800f8ea:	4620      	mov	r0, r4
 800f8ec:	f000 fb3e 	bl	800ff6c <ucdr_check_final_buffer_behavior>
 800f8f0:	b1a8      	cbz	r0, 800f91e <ucdr_deserialize_endian_uint32_t+0xce>
 800f8f2:	2e01      	cmp	r6, #1
 800f8f4:	68a3      	ldr	r3, [r4, #8]
 800f8f6:	d017      	beq.n	800f928 <ucdr_deserialize_endian_uint32_t+0xd8>
 800f8f8:	78db      	ldrb	r3, [r3, #3]
 800f8fa:	702b      	strb	r3, [r5, #0]
 800f8fc:	68a3      	ldr	r3, [r4, #8]
 800f8fe:	789b      	ldrb	r3, [r3, #2]
 800f900:	706b      	strb	r3, [r5, #1]
 800f902:	68a3      	ldr	r3, [r4, #8]
 800f904:	785b      	ldrb	r3, [r3, #1]
 800f906:	70ab      	strb	r3, [r5, #2]
 800f908:	68a3      	ldr	r3, [r4, #8]
 800f90a:	781b      	ldrb	r3, [r3, #0]
 800f90c:	70eb      	strb	r3, [r5, #3]
 800f90e:	68a2      	ldr	r2, [r4, #8]
 800f910:	6923      	ldr	r3, [r4, #16]
 800f912:	3204      	adds	r2, #4
 800f914:	3304      	adds	r3, #4
 800f916:	2104      	movs	r1, #4
 800f918:	60a2      	str	r2, [r4, #8]
 800f91a:	6123      	str	r3, [r4, #16]
 800f91c:	7561      	strb	r1, [r4, #21]
 800f91e:	7da0      	ldrb	r0, [r4, #22]
 800f920:	f080 0001 	eor.w	r0, r0, #1
 800f924:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f928:	681b      	ldr	r3, [r3, #0]
 800f92a:	602b      	str	r3, [r5, #0]
 800f92c:	e7ef      	b.n	800f90e <ucdr_deserialize_endian_uint32_t+0xbe>
 800f92e:	68a2      	ldr	r2, [r4, #8]
 800f930:	6923      	ldr	r3, [r4, #16]
 800f932:	7da0      	ldrb	r0, [r4, #22]
 800f934:	f884 9015 	strb.w	r9, [r4, #21]
 800f938:	eba2 0208 	sub.w	r2, r2, r8
 800f93c:	eba3 0308 	sub.w	r3, r3, r8
 800f940:	60a2      	str	r2, [r4, #8]
 800f942:	6123      	str	r3, [r4, #16]
 800f944:	f080 0001 	eor.w	r0, r0, #1
 800f948:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f94c:	68a3      	ldr	r3, [r4, #8]
 800f94e:	789b      	ldrb	r3, [r3, #2]
 800f950:	706b      	strb	r3, [r5, #1]
 800f952:	1cab      	adds	r3, r5, #2
 800f954:	68a2      	ldr	r2, [r4, #8]
 800f956:	7852      	ldrb	r2, [r2, #1]
 800f958:	f803 2b01 	strb.w	r2, [r3], #1
 800f95c:	68a2      	ldr	r2, [r4, #8]
 800f95e:	7812      	ldrb	r2, [r2, #0]
 800f960:	701a      	strb	r2, [r3, #0]
 800f962:	e7b2      	b.n	800f8ca <ucdr_deserialize_endian_uint32_t+0x7a>
 800f964:	4639      	mov	r1, r7
 800f966:	4642      	mov	r2, r8
 800f968:	4628      	mov	r0, r5
 800f96a:	f009 f8de 	bl	8018b2a <memcpy>
 800f96e:	68a1      	ldr	r1, [r4, #8]
 800f970:	4652      	mov	r2, sl
 800f972:	eb05 0008 	add.w	r0, r5, r8
 800f976:	f009 f8d8 	bl	8018b2a <memcpy>
 800f97a:	e7a6      	b.n	800f8ca <ucdr_deserialize_endian_uint32_t+0x7a>

0800f97c <ucdr_serialize_uint64_t>:
 800f97c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f980:	2108      	movs	r1, #8
 800f982:	b082      	sub	sp, #8
 800f984:	4604      	mov	r4, r0
 800f986:	e9cd 2300 	strd	r2, r3, [sp]
 800f98a:	f000 fb43 	bl	8010014 <ucdr_buffer_alignment>
 800f98e:	4601      	mov	r1, r0
 800f990:	4620      	mov	r0, r4
 800f992:	7d67      	ldrb	r7, [r4, #21]
 800f994:	f000 fb82 	bl	801009c <ucdr_advance_buffer>
 800f998:	2108      	movs	r1, #8
 800f99a:	4620      	mov	r0, r4
 800f99c:	f000 fada 	bl	800ff54 <ucdr_check_buffer_available_for>
 800f9a0:	2800      	cmp	r0, #0
 800f9a2:	d14e      	bne.n	800fa42 <ucdr_serialize_uint64_t+0xc6>
 800f9a4:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800f9a8:	42ab      	cmp	r3, r5
 800f9aa:	d945      	bls.n	800fa38 <ucdr_serialize_uint64_t+0xbc>
 800f9ac:	1b5e      	subs	r6, r3, r5
 800f9ae:	60a3      	str	r3, [r4, #8]
 800f9b0:	6923      	ldr	r3, [r4, #16]
 800f9b2:	f1c6 0808 	rsb	r8, r6, #8
 800f9b6:	4433      	add	r3, r6
 800f9b8:	6123      	str	r3, [r4, #16]
 800f9ba:	4641      	mov	r1, r8
 800f9bc:	4620      	mov	r0, r4
 800f9be:	f000 fad5 	bl	800ff6c <ucdr_check_final_buffer_behavior>
 800f9c2:	2800      	cmp	r0, #0
 800f9c4:	d074      	beq.n	800fab0 <ucdr_serialize_uint64_t+0x134>
 800f9c6:	7d23      	ldrb	r3, [r4, #20]
 800f9c8:	2b01      	cmp	r3, #1
 800f9ca:	f000 809b 	beq.w	800fb04 <ucdr_serialize_uint64_t+0x188>
 800f9ce:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800f9d2:	702b      	strb	r3, [r5, #0]
 800f9d4:	2e00      	cmp	r6, #0
 800f9d6:	d078      	beq.n	800faca <ucdr_serialize_uint64_t+0x14e>
 800f9d8:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800f9dc:	706b      	strb	r3, [r5, #1]
 800f9de:	2e01      	cmp	r6, #1
 800f9e0:	d077      	beq.n	800fad2 <ucdr_serialize_uint64_t+0x156>
 800f9e2:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800f9e6:	70ab      	strb	r3, [r5, #2]
 800f9e8:	2e02      	cmp	r6, #2
 800f9ea:	d076      	beq.n	800fada <ucdr_serialize_uint64_t+0x15e>
 800f9ec:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800f9f0:	70eb      	strb	r3, [r5, #3]
 800f9f2:	2e03      	cmp	r6, #3
 800f9f4:	d075      	beq.n	800fae2 <ucdr_serialize_uint64_t+0x166>
 800f9f6:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800f9fa:	712b      	strb	r3, [r5, #4]
 800f9fc:	2e04      	cmp	r6, #4
 800f9fe:	d074      	beq.n	800faea <ucdr_serialize_uint64_t+0x16e>
 800fa00:	f89d 3002 	ldrb.w	r3, [sp, #2]
 800fa04:	716b      	strb	r3, [r5, #5]
 800fa06:	2e05      	cmp	r6, #5
 800fa08:	d073      	beq.n	800faf2 <ucdr_serialize_uint64_t+0x176>
 800fa0a:	f89d 3001 	ldrb.w	r3, [sp, #1]
 800fa0e:	71ab      	strb	r3, [r5, #6]
 800fa10:	2e06      	cmp	r6, #6
 800fa12:	d072      	beq.n	800fafa <ucdr_serialize_uint64_t+0x17e>
 800fa14:	f89d 3000 	ldrb.w	r3, [sp]
 800fa18:	71eb      	strb	r3, [r5, #7]
 800fa1a:	6923      	ldr	r3, [r4, #16]
 800fa1c:	68a2      	ldr	r2, [r4, #8]
 800fa1e:	7da0      	ldrb	r0, [r4, #22]
 800fa20:	3308      	adds	r3, #8
 800fa22:	1b9e      	subs	r6, r3, r6
 800fa24:	4442      	add	r2, r8
 800fa26:	2308      	movs	r3, #8
 800fa28:	f080 0001 	eor.w	r0, r0, #1
 800fa2c:	60a2      	str	r2, [r4, #8]
 800fa2e:	6126      	str	r6, [r4, #16]
 800fa30:	7563      	strb	r3, [r4, #21]
 800fa32:	b002      	add	sp, #8
 800fa34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fa38:	2108      	movs	r1, #8
 800fa3a:	4620      	mov	r0, r4
 800fa3c:	f000 fa96 	bl	800ff6c <ucdr_check_final_buffer_behavior>
 800fa40:	b350      	cbz	r0, 800fa98 <ucdr_serialize_uint64_t+0x11c>
 800fa42:	7d23      	ldrb	r3, [r4, #20]
 800fa44:	2b01      	cmp	r3, #1
 800fa46:	d02d      	beq.n	800faa4 <ucdr_serialize_uint64_t+0x128>
 800fa48:	68a3      	ldr	r3, [r4, #8]
 800fa4a:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800fa4e:	701a      	strb	r2, [r3, #0]
 800fa50:	68a3      	ldr	r3, [r4, #8]
 800fa52:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800fa56:	705a      	strb	r2, [r3, #1]
 800fa58:	68a3      	ldr	r3, [r4, #8]
 800fa5a:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800fa5e:	709a      	strb	r2, [r3, #2]
 800fa60:	68a3      	ldr	r3, [r4, #8]
 800fa62:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800fa66:	70da      	strb	r2, [r3, #3]
 800fa68:	68a3      	ldr	r3, [r4, #8]
 800fa6a:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800fa6e:	711a      	strb	r2, [r3, #4]
 800fa70:	68a3      	ldr	r3, [r4, #8]
 800fa72:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800fa76:	715a      	strb	r2, [r3, #5]
 800fa78:	68a3      	ldr	r3, [r4, #8]
 800fa7a:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800fa7e:	719a      	strb	r2, [r3, #6]
 800fa80:	68a3      	ldr	r3, [r4, #8]
 800fa82:	f89d 2000 	ldrb.w	r2, [sp]
 800fa86:	71da      	strb	r2, [r3, #7]
 800fa88:	68a2      	ldr	r2, [r4, #8]
 800fa8a:	6923      	ldr	r3, [r4, #16]
 800fa8c:	3208      	adds	r2, #8
 800fa8e:	3308      	adds	r3, #8
 800fa90:	2108      	movs	r1, #8
 800fa92:	60a2      	str	r2, [r4, #8]
 800fa94:	6123      	str	r3, [r4, #16]
 800fa96:	7561      	strb	r1, [r4, #21]
 800fa98:	7da0      	ldrb	r0, [r4, #22]
 800fa9a:	f080 0001 	eor.w	r0, r0, #1
 800fa9e:	b002      	add	sp, #8
 800faa0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800faa4:	466b      	mov	r3, sp
 800faa6:	cb03      	ldmia	r3!, {r0, r1}
 800faa8:	68a3      	ldr	r3, [r4, #8]
 800faaa:	6018      	str	r0, [r3, #0]
 800faac:	6059      	str	r1, [r3, #4]
 800faae:	e7eb      	b.n	800fa88 <ucdr_serialize_uint64_t+0x10c>
 800fab0:	68a2      	ldr	r2, [r4, #8]
 800fab2:	6923      	ldr	r3, [r4, #16]
 800fab4:	7da0      	ldrb	r0, [r4, #22]
 800fab6:	7567      	strb	r7, [r4, #21]
 800fab8:	1b92      	subs	r2, r2, r6
 800faba:	1b9b      	subs	r3, r3, r6
 800fabc:	f080 0001 	eor.w	r0, r0, #1
 800fac0:	60a2      	str	r2, [r4, #8]
 800fac2:	6123      	str	r3, [r4, #16]
 800fac4:	b002      	add	sp, #8
 800fac6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800faca:	68a3      	ldr	r3, [r4, #8]
 800facc:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800fad0:	701a      	strb	r2, [r3, #0]
 800fad2:	68a3      	ldr	r3, [r4, #8]
 800fad4:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800fad8:	701a      	strb	r2, [r3, #0]
 800fada:	68a3      	ldr	r3, [r4, #8]
 800fadc:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800fae0:	701a      	strb	r2, [r3, #0]
 800fae2:	68a3      	ldr	r3, [r4, #8]
 800fae4:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800fae8:	701a      	strb	r2, [r3, #0]
 800faea:	68a3      	ldr	r3, [r4, #8]
 800faec:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800faf0:	701a      	strb	r2, [r3, #0]
 800faf2:	68a3      	ldr	r3, [r4, #8]
 800faf4:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800faf8:	701a      	strb	r2, [r3, #0]
 800fafa:	68a3      	ldr	r3, [r4, #8]
 800fafc:	f89d 2000 	ldrb.w	r2, [sp]
 800fb00:	701a      	strb	r2, [r3, #0]
 800fb02:	e78a      	b.n	800fa1a <ucdr_serialize_uint64_t+0x9e>
 800fb04:	4628      	mov	r0, r5
 800fb06:	466d      	mov	r5, sp
 800fb08:	4629      	mov	r1, r5
 800fb0a:	4632      	mov	r2, r6
 800fb0c:	f009 f80d 	bl	8018b2a <memcpy>
 800fb10:	68a0      	ldr	r0, [r4, #8]
 800fb12:	4642      	mov	r2, r8
 800fb14:	19a9      	adds	r1, r5, r6
 800fb16:	f009 f808 	bl	8018b2a <memcpy>
 800fb1a:	e77e      	b.n	800fa1a <ucdr_serialize_uint64_t+0x9e>

0800fb1c <ucdr_serialize_int16_t>:
 800fb1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fb20:	b082      	sub	sp, #8
 800fb22:	460b      	mov	r3, r1
 800fb24:	2102      	movs	r1, #2
 800fb26:	4604      	mov	r4, r0
 800fb28:	f8ad 3006 	strh.w	r3, [sp, #6]
 800fb2c:	f000 fa72 	bl	8010014 <ucdr_buffer_alignment>
 800fb30:	4601      	mov	r1, r0
 800fb32:	4620      	mov	r0, r4
 800fb34:	7d67      	ldrb	r7, [r4, #21]
 800fb36:	f000 fab1 	bl	801009c <ucdr_advance_buffer>
 800fb3a:	2102      	movs	r1, #2
 800fb3c:	4620      	mov	r0, r4
 800fb3e:	f000 fa09 	bl	800ff54 <ucdr_check_buffer_available_for>
 800fb42:	bb78      	cbnz	r0, 800fba4 <ucdr_serialize_int16_t+0x88>
 800fb44:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800fb48:	42ab      	cmp	r3, r5
 800fb4a:	d926      	bls.n	800fb9a <ucdr_serialize_int16_t+0x7e>
 800fb4c:	1b5e      	subs	r6, r3, r5
 800fb4e:	60a3      	str	r3, [r4, #8]
 800fb50:	6923      	ldr	r3, [r4, #16]
 800fb52:	f1c6 0802 	rsb	r8, r6, #2
 800fb56:	4433      	add	r3, r6
 800fb58:	6123      	str	r3, [r4, #16]
 800fb5a:	4641      	mov	r1, r8
 800fb5c:	4620      	mov	r0, r4
 800fb5e:	f000 fa05 	bl	800ff6c <ucdr_check_final_buffer_behavior>
 800fb62:	2800      	cmp	r0, #0
 800fb64:	d03b      	beq.n	800fbde <ucdr_serialize_int16_t+0xc2>
 800fb66:	7d23      	ldrb	r3, [r4, #20]
 800fb68:	2b01      	cmp	r3, #1
 800fb6a:	d04a      	beq.n	800fc02 <ucdr_serialize_int16_t+0xe6>
 800fb6c:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800fb70:	702b      	strb	r3, [r5, #0]
 800fb72:	2e00      	cmp	r6, #0
 800fb74:	d040      	beq.n	800fbf8 <ucdr_serialize_int16_t+0xdc>
 800fb76:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800fb7a:	706b      	strb	r3, [r5, #1]
 800fb7c:	6923      	ldr	r3, [r4, #16]
 800fb7e:	68a2      	ldr	r2, [r4, #8]
 800fb80:	7da0      	ldrb	r0, [r4, #22]
 800fb82:	3302      	adds	r3, #2
 800fb84:	1b9e      	subs	r6, r3, r6
 800fb86:	4442      	add	r2, r8
 800fb88:	2302      	movs	r3, #2
 800fb8a:	f080 0001 	eor.w	r0, r0, #1
 800fb8e:	60a2      	str	r2, [r4, #8]
 800fb90:	6126      	str	r6, [r4, #16]
 800fb92:	7563      	strb	r3, [r4, #21]
 800fb94:	b002      	add	sp, #8
 800fb96:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fb9a:	2102      	movs	r1, #2
 800fb9c:	4620      	mov	r0, r4
 800fb9e:	f000 f9e5 	bl	800ff6c <ucdr_check_final_buffer_behavior>
 800fba2:	b190      	cbz	r0, 800fbca <ucdr_serialize_int16_t+0xae>
 800fba4:	7d23      	ldrb	r3, [r4, #20]
 800fba6:	2b01      	cmp	r3, #1
 800fba8:	68a3      	ldr	r3, [r4, #8]
 800fbaa:	d014      	beq.n	800fbd6 <ucdr_serialize_int16_t+0xba>
 800fbac:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800fbb0:	701a      	strb	r2, [r3, #0]
 800fbb2:	68a3      	ldr	r3, [r4, #8]
 800fbb4:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800fbb8:	705a      	strb	r2, [r3, #1]
 800fbba:	68a2      	ldr	r2, [r4, #8]
 800fbbc:	6923      	ldr	r3, [r4, #16]
 800fbbe:	3202      	adds	r2, #2
 800fbc0:	3302      	adds	r3, #2
 800fbc2:	2102      	movs	r1, #2
 800fbc4:	60a2      	str	r2, [r4, #8]
 800fbc6:	6123      	str	r3, [r4, #16]
 800fbc8:	7561      	strb	r1, [r4, #21]
 800fbca:	7da0      	ldrb	r0, [r4, #22]
 800fbcc:	f080 0001 	eor.w	r0, r0, #1
 800fbd0:	b002      	add	sp, #8
 800fbd2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fbd6:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 800fbda:	801a      	strh	r2, [r3, #0]
 800fbdc:	e7ed      	b.n	800fbba <ucdr_serialize_int16_t+0x9e>
 800fbde:	68a2      	ldr	r2, [r4, #8]
 800fbe0:	6923      	ldr	r3, [r4, #16]
 800fbe2:	7da0      	ldrb	r0, [r4, #22]
 800fbe4:	7567      	strb	r7, [r4, #21]
 800fbe6:	1b92      	subs	r2, r2, r6
 800fbe8:	1b9b      	subs	r3, r3, r6
 800fbea:	f080 0001 	eor.w	r0, r0, #1
 800fbee:	60a2      	str	r2, [r4, #8]
 800fbf0:	6123      	str	r3, [r4, #16]
 800fbf2:	b002      	add	sp, #8
 800fbf4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fbf8:	68a3      	ldr	r3, [r4, #8]
 800fbfa:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800fbfe:	701a      	strb	r2, [r3, #0]
 800fc00:	e7bc      	b.n	800fb7c <ucdr_serialize_int16_t+0x60>
 800fc02:	4628      	mov	r0, r5
 800fc04:	f10d 0506 	add.w	r5, sp, #6
 800fc08:	4629      	mov	r1, r5
 800fc0a:	4632      	mov	r2, r6
 800fc0c:	f008 ff8d 	bl	8018b2a <memcpy>
 800fc10:	68a0      	ldr	r0, [r4, #8]
 800fc12:	4642      	mov	r2, r8
 800fc14:	19a9      	adds	r1, r5, r6
 800fc16:	f008 ff88 	bl	8018b2a <memcpy>
 800fc1a:	e7af      	b.n	800fb7c <ucdr_serialize_int16_t+0x60>

0800fc1c <ucdr_deserialize_int16_t>:
 800fc1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fc20:	460d      	mov	r5, r1
 800fc22:	2102      	movs	r1, #2
 800fc24:	4604      	mov	r4, r0
 800fc26:	f000 f9f5 	bl	8010014 <ucdr_buffer_alignment>
 800fc2a:	4601      	mov	r1, r0
 800fc2c:	4620      	mov	r0, r4
 800fc2e:	f894 8015 	ldrb.w	r8, [r4, #21]
 800fc32:	f000 fa33 	bl	801009c <ucdr_advance_buffer>
 800fc36:	2102      	movs	r1, #2
 800fc38:	4620      	mov	r0, r4
 800fc3a:	f000 f98b 	bl	800ff54 <ucdr_check_buffer_available_for>
 800fc3e:	bb60      	cbnz	r0, 800fc9a <ucdr_deserialize_int16_t+0x7e>
 800fc40:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 800fc44:	42be      	cmp	r6, r7
 800fc46:	d923      	bls.n	800fc90 <ucdr_deserialize_int16_t+0x74>
 800fc48:	6923      	ldr	r3, [r4, #16]
 800fc4a:	60a6      	str	r6, [r4, #8]
 800fc4c:	1bf6      	subs	r6, r6, r7
 800fc4e:	4433      	add	r3, r6
 800fc50:	f1c6 0902 	rsb	r9, r6, #2
 800fc54:	6123      	str	r3, [r4, #16]
 800fc56:	4649      	mov	r1, r9
 800fc58:	4620      	mov	r0, r4
 800fc5a:	f000 f987 	bl	800ff6c <ucdr_check_final_buffer_behavior>
 800fc5e:	2800      	cmp	r0, #0
 800fc60:	d034      	beq.n	800fccc <ucdr_deserialize_int16_t+0xb0>
 800fc62:	7d23      	ldrb	r3, [r4, #20]
 800fc64:	2b01      	cmp	r3, #1
 800fc66:	d042      	beq.n	800fcee <ucdr_deserialize_int16_t+0xd2>
 800fc68:	787b      	ldrb	r3, [r7, #1]
 800fc6a:	702b      	strb	r3, [r5, #0]
 800fc6c:	2e00      	cmp	r6, #0
 800fc6e:	d03a      	beq.n	800fce6 <ucdr_deserialize_int16_t+0xca>
 800fc70:	783b      	ldrb	r3, [r7, #0]
 800fc72:	706b      	strb	r3, [r5, #1]
 800fc74:	6923      	ldr	r3, [r4, #16]
 800fc76:	68a2      	ldr	r2, [r4, #8]
 800fc78:	7da0      	ldrb	r0, [r4, #22]
 800fc7a:	2102      	movs	r1, #2
 800fc7c:	3302      	adds	r3, #2
 800fc7e:	444a      	add	r2, r9
 800fc80:	1b9b      	subs	r3, r3, r6
 800fc82:	7561      	strb	r1, [r4, #21]
 800fc84:	60a2      	str	r2, [r4, #8]
 800fc86:	6123      	str	r3, [r4, #16]
 800fc88:	f080 0001 	eor.w	r0, r0, #1
 800fc8c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fc90:	2102      	movs	r1, #2
 800fc92:	4620      	mov	r0, r4
 800fc94:	f000 f96a 	bl	800ff6c <ucdr_check_final_buffer_behavior>
 800fc98:	b180      	cbz	r0, 800fcbc <ucdr_deserialize_int16_t+0xa0>
 800fc9a:	7d23      	ldrb	r3, [r4, #20]
 800fc9c:	2b01      	cmp	r3, #1
 800fc9e:	68a3      	ldr	r3, [r4, #8]
 800fca0:	d011      	beq.n	800fcc6 <ucdr_deserialize_int16_t+0xaa>
 800fca2:	785b      	ldrb	r3, [r3, #1]
 800fca4:	702b      	strb	r3, [r5, #0]
 800fca6:	68a3      	ldr	r3, [r4, #8]
 800fca8:	781b      	ldrb	r3, [r3, #0]
 800fcaa:	706b      	strb	r3, [r5, #1]
 800fcac:	68a2      	ldr	r2, [r4, #8]
 800fcae:	6923      	ldr	r3, [r4, #16]
 800fcb0:	3202      	adds	r2, #2
 800fcb2:	3302      	adds	r3, #2
 800fcb4:	2102      	movs	r1, #2
 800fcb6:	60a2      	str	r2, [r4, #8]
 800fcb8:	6123      	str	r3, [r4, #16]
 800fcba:	7561      	strb	r1, [r4, #21]
 800fcbc:	7da0      	ldrb	r0, [r4, #22]
 800fcbe:	f080 0001 	eor.w	r0, r0, #1
 800fcc2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fcc6:	881b      	ldrh	r3, [r3, #0]
 800fcc8:	802b      	strh	r3, [r5, #0]
 800fcca:	e7ef      	b.n	800fcac <ucdr_deserialize_int16_t+0x90>
 800fccc:	68a2      	ldr	r2, [r4, #8]
 800fcce:	6923      	ldr	r3, [r4, #16]
 800fcd0:	7da0      	ldrb	r0, [r4, #22]
 800fcd2:	f884 8015 	strb.w	r8, [r4, #21]
 800fcd6:	1b92      	subs	r2, r2, r6
 800fcd8:	1b9b      	subs	r3, r3, r6
 800fcda:	60a2      	str	r2, [r4, #8]
 800fcdc:	6123      	str	r3, [r4, #16]
 800fcde:	f080 0001 	eor.w	r0, r0, #1
 800fce2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fce6:	68a3      	ldr	r3, [r4, #8]
 800fce8:	781b      	ldrb	r3, [r3, #0]
 800fcea:	706b      	strb	r3, [r5, #1]
 800fcec:	e7c2      	b.n	800fc74 <ucdr_deserialize_int16_t+0x58>
 800fcee:	4639      	mov	r1, r7
 800fcf0:	4632      	mov	r2, r6
 800fcf2:	4628      	mov	r0, r5
 800fcf4:	f008 ff19 	bl	8018b2a <memcpy>
 800fcf8:	68a1      	ldr	r1, [r4, #8]
 800fcfa:	464a      	mov	r2, r9
 800fcfc:	19a8      	adds	r0, r5, r6
 800fcfe:	f008 ff14 	bl	8018b2a <memcpy>
 800fd02:	e7b7      	b.n	800fc74 <ucdr_deserialize_int16_t+0x58>

0800fd04 <ucdr_serialize_int32_t>:
 800fd04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fd08:	b082      	sub	sp, #8
 800fd0a:	4604      	mov	r4, r0
 800fd0c:	9101      	str	r1, [sp, #4]
 800fd0e:	2104      	movs	r1, #4
 800fd10:	f000 f980 	bl	8010014 <ucdr_buffer_alignment>
 800fd14:	4601      	mov	r1, r0
 800fd16:	4620      	mov	r0, r4
 800fd18:	7d67      	ldrb	r7, [r4, #21]
 800fd1a:	f000 f9bf 	bl	801009c <ucdr_advance_buffer>
 800fd1e:	2104      	movs	r1, #4
 800fd20:	4620      	mov	r0, r4
 800fd22:	f000 f917 	bl	800ff54 <ucdr_check_buffer_available_for>
 800fd26:	2800      	cmp	r0, #0
 800fd28:	d139      	bne.n	800fd9e <ucdr_serialize_int32_t+0x9a>
 800fd2a:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800fd2e:	42ab      	cmp	r3, r5
 800fd30:	d930      	bls.n	800fd94 <ucdr_serialize_int32_t+0x90>
 800fd32:	1b5e      	subs	r6, r3, r5
 800fd34:	60a3      	str	r3, [r4, #8]
 800fd36:	6923      	ldr	r3, [r4, #16]
 800fd38:	f1c6 0804 	rsb	r8, r6, #4
 800fd3c:	4433      	add	r3, r6
 800fd3e:	6123      	str	r3, [r4, #16]
 800fd40:	4641      	mov	r1, r8
 800fd42:	4620      	mov	r0, r4
 800fd44:	f000 f912 	bl	800ff6c <ucdr_check_final_buffer_behavior>
 800fd48:	2800      	cmp	r0, #0
 800fd4a:	d04c      	beq.n	800fde6 <ucdr_serialize_int32_t+0xe2>
 800fd4c:	7d23      	ldrb	r3, [r4, #20]
 800fd4e:	2b01      	cmp	r3, #1
 800fd50:	d063      	beq.n	800fe1a <ucdr_serialize_int32_t+0x116>
 800fd52:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800fd56:	702b      	strb	r3, [r5, #0]
 800fd58:	2e00      	cmp	r6, #0
 800fd5a:	d051      	beq.n	800fe00 <ucdr_serialize_int32_t+0xfc>
 800fd5c:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800fd60:	706b      	strb	r3, [r5, #1]
 800fd62:	2e01      	cmp	r6, #1
 800fd64:	d050      	beq.n	800fe08 <ucdr_serialize_int32_t+0x104>
 800fd66:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800fd6a:	70ab      	strb	r3, [r5, #2]
 800fd6c:	2e02      	cmp	r6, #2
 800fd6e:	d04f      	beq.n	800fe10 <ucdr_serialize_int32_t+0x10c>
 800fd70:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800fd74:	70eb      	strb	r3, [r5, #3]
 800fd76:	6923      	ldr	r3, [r4, #16]
 800fd78:	68a2      	ldr	r2, [r4, #8]
 800fd7a:	7da0      	ldrb	r0, [r4, #22]
 800fd7c:	3304      	adds	r3, #4
 800fd7e:	1b9e      	subs	r6, r3, r6
 800fd80:	4442      	add	r2, r8
 800fd82:	2304      	movs	r3, #4
 800fd84:	f080 0001 	eor.w	r0, r0, #1
 800fd88:	60a2      	str	r2, [r4, #8]
 800fd8a:	6126      	str	r6, [r4, #16]
 800fd8c:	7563      	strb	r3, [r4, #21]
 800fd8e:	b002      	add	sp, #8
 800fd90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fd94:	2104      	movs	r1, #4
 800fd96:	4620      	mov	r0, r4
 800fd98:	f000 f8e8 	bl	800ff6c <ucdr_check_final_buffer_behavior>
 800fd9c:	b1d0      	cbz	r0, 800fdd4 <ucdr_serialize_int32_t+0xd0>
 800fd9e:	7d23      	ldrb	r3, [r4, #20]
 800fda0:	2b01      	cmp	r3, #1
 800fda2:	68a3      	ldr	r3, [r4, #8]
 800fda4:	d01c      	beq.n	800fde0 <ucdr_serialize_int32_t+0xdc>
 800fda6:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800fdaa:	701a      	strb	r2, [r3, #0]
 800fdac:	68a3      	ldr	r3, [r4, #8]
 800fdae:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800fdb2:	705a      	strb	r2, [r3, #1]
 800fdb4:	68a3      	ldr	r3, [r4, #8]
 800fdb6:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800fdba:	709a      	strb	r2, [r3, #2]
 800fdbc:	68a3      	ldr	r3, [r4, #8]
 800fdbe:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800fdc2:	70da      	strb	r2, [r3, #3]
 800fdc4:	68a2      	ldr	r2, [r4, #8]
 800fdc6:	6923      	ldr	r3, [r4, #16]
 800fdc8:	3204      	adds	r2, #4
 800fdca:	3304      	adds	r3, #4
 800fdcc:	2104      	movs	r1, #4
 800fdce:	60a2      	str	r2, [r4, #8]
 800fdd0:	6123      	str	r3, [r4, #16]
 800fdd2:	7561      	strb	r1, [r4, #21]
 800fdd4:	7da0      	ldrb	r0, [r4, #22]
 800fdd6:	f080 0001 	eor.w	r0, r0, #1
 800fdda:	b002      	add	sp, #8
 800fddc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fde0:	9a01      	ldr	r2, [sp, #4]
 800fde2:	601a      	str	r2, [r3, #0]
 800fde4:	e7ee      	b.n	800fdc4 <ucdr_serialize_int32_t+0xc0>
 800fde6:	68a2      	ldr	r2, [r4, #8]
 800fde8:	6923      	ldr	r3, [r4, #16]
 800fdea:	7da0      	ldrb	r0, [r4, #22]
 800fdec:	7567      	strb	r7, [r4, #21]
 800fdee:	1b92      	subs	r2, r2, r6
 800fdf0:	1b9b      	subs	r3, r3, r6
 800fdf2:	f080 0001 	eor.w	r0, r0, #1
 800fdf6:	60a2      	str	r2, [r4, #8]
 800fdf8:	6123      	str	r3, [r4, #16]
 800fdfa:	b002      	add	sp, #8
 800fdfc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fe00:	68a3      	ldr	r3, [r4, #8]
 800fe02:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800fe06:	701a      	strb	r2, [r3, #0]
 800fe08:	68a3      	ldr	r3, [r4, #8]
 800fe0a:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800fe0e:	701a      	strb	r2, [r3, #0]
 800fe10:	68a3      	ldr	r3, [r4, #8]
 800fe12:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800fe16:	701a      	strb	r2, [r3, #0]
 800fe18:	e7ad      	b.n	800fd76 <ucdr_serialize_int32_t+0x72>
 800fe1a:	4628      	mov	r0, r5
 800fe1c:	ad01      	add	r5, sp, #4
 800fe1e:	4629      	mov	r1, r5
 800fe20:	4632      	mov	r2, r6
 800fe22:	f008 fe82 	bl	8018b2a <memcpy>
 800fe26:	68a0      	ldr	r0, [r4, #8]
 800fe28:	4642      	mov	r2, r8
 800fe2a:	19a9      	adds	r1, r5, r6
 800fe2c:	f008 fe7d 	bl	8018b2a <memcpy>
 800fe30:	e7a1      	b.n	800fd76 <ucdr_serialize_int32_t+0x72>
 800fe32:	bf00      	nop

0800fe34 <ucdr_deserialize_int32_t>:
 800fe34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fe38:	460d      	mov	r5, r1
 800fe3a:	2104      	movs	r1, #4
 800fe3c:	4604      	mov	r4, r0
 800fe3e:	f000 f8e9 	bl	8010014 <ucdr_buffer_alignment>
 800fe42:	4601      	mov	r1, r0
 800fe44:	4620      	mov	r0, r4
 800fe46:	f894 8015 	ldrb.w	r8, [r4, #21]
 800fe4a:	f000 f927 	bl	801009c <ucdr_advance_buffer>
 800fe4e:	2104      	movs	r1, #4
 800fe50:	4620      	mov	r0, r4
 800fe52:	f000 f87f 	bl	800ff54 <ucdr_check_buffer_available_for>
 800fe56:	2800      	cmp	r0, #0
 800fe58:	d138      	bne.n	800fecc <ucdr_deserialize_int32_t+0x98>
 800fe5a:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 800fe5e:	42b7      	cmp	r7, r6
 800fe60:	d92f      	bls.n	800fec2 <ucdr_deserialize_int32_t+0x8e>
 800fe62:	6923      	ldr	r3, [r4, #16]
 800fe64:	60a7      	str	r7, [r4, #8]
 800fe66:	1bbf      	subs	r7, r7, r6
 800fe68:	443b      	add	r3, r7
 800fe6a:	f1c7 0904 	rsb	r9, r7, #4
 800fe6e:	6123      	str	r3, [r4, #16]
 800fe70:	4649      	mov	r1, r9
 800fe72:	4620      	mov	r0, r4
 800fe74:	f000 f87a 	bl	800ff6c <ucdr_check_final_buffer_behavior>
 800fe78:	2800      	cmp	r0, #0
 800fe7a:	d046      	beq.n	800ff0a <ucdr_deserialize_int32_t+0xd6>
 800fe7c:	7d23      	ldrb	r3, [r4, #20]
 800fe7e:	2b01      	cmp	r3, #1
 800fe80:	d05c      	beq.n	800ff3c <ucdr_deserialize_int32_t+0x108>
 800fe82:	78f3      	ldrb	r3, [r6, #3]
 800fe84:	702b      	strb	r3, [r5, #0]
 800fe86:	2f00      	cmp	r7, #0
 800fe88:	d04c      	beq.n	800ff24 <ucdr_deserialize_int32_t+0xf0>
 800fe8a:	78b3      	ldrb	r3, [r6, #2]
 800fe8c:	706b      	strb	r3, [r5, #1]
 800fe8e:	2f01      	cmp	r7, #1
 800fe90:	f105 0302 	add.w	r3, r5, #2
 800fe94:	d04a      	beq.n	800ff2c <ucdr_deserialize_int32_t+0xf8>
 800fe96:	7873      	ldrb	r3, [r6, #1]
 800fe98:	70ab      	strb	r3, [r5, #2]
 800fe9a:	2f02      	cmp	r7, #2
 800fe9c:	f105 0303 	add.w	r3, r5, #3
 800fea0:	d048      	beq.n	800ff34 <ucdr_deserialize_int32_t+0x100>
 800fea2:	7833      	ldrb	r3, [r6, #0]
 800fea4:	70eb      	strb	r3, [r5, #3]
 800fea6:	6923      	ldr	r3, [r4, #16]
 800fea8:	68a2      	ldr	r2, [r4, #8]
 800feaa:	7da0      	ldrb	r0, [r4, #22]
 800feac:	2104      	movs	r1, #4
 800feae:	3304      	adds	r3, #4
 800feb0:	444a      	add	r2, r9
 800feb2:	1bdb      	subs	r3, r3, r7
 800feb4:	7561      	strb	r1, [r4, #21]
 800feb6:	60a2      	str	r2, [r4, #8]
 800feb8:	6123      	str	r3, [r4, #16]
 800feba:	f080 0001 	eor.w	r0, r0, #1
 800febe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fec2:	2104      	movs	r1, #4
 800fec4:	4620      	mov	r0, r4
 800fec6:	f000 f851 	bl	800ff6c <ucdr_check_final_buffer_behavior>
 800feca:	b1b0      	cbz	r0, 800fefa <ucdr_deserialize_int32_t+0xc6>
 800fecc:	7d23      	ldrb	r3, [r4, #20]
 800fece:	2b01      	cmp	r3, #1
 800fed0:	68a3      	ldr	r3, [r4, #8]
 800fed2:	d017      	beq.n	800ff04 <ucdr_deserialize_int32_t+0xd0>
 800fed4:	78db      	ldrb	r3, [r3, #3]
 800fed6:	702b      	strb	r3, [r5, #0]
 800fed8:	68a3      	ldr	r3, [r4, #8]
 800feda:	789b      	ldrb	r3, [r3, #2]
 800fedc:	706b      	strb	r3, [r5, #1]
 800fede:	68a3      	ldr	r3, [r4, #8]
 800fee0:	785b      	ldrb	r3, [r3, #1]
 800fee2:	70ab      	strb	r3, [r5, #2]
 800fee4:	68a3      	ldr	r3, [r4, #8]
 800fee6:	781b      	ldrb	r3, [r3, #0]
 800fee8:	70eb      	strb	r3, [r5, #3]
 800feea:	68a2      	ldr	r2, [r4, #8]
 800feec:	6923      	ldr	r3, [r4, #16]
 800feee:	3204      	adds	r2, #4
 800fef0:	3304      	adds	r3, #4
 800fef2:	2104      	movs	r1, #4
 800fef4:	60a2      	str	r2, [r4, #8]
 800fef6:	6123      	str	r3, [r4, #16]
 800fef8:	7561      	strb	r1, [r4, #21]
 800fefa:	7da0      	ldrb	r0, [r4, #22]
 800fefc:	f080 0001 	eor.w	r0, r0, #1
 800ff00:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ff04:	681b      	ldr	r3, [r3, #0]
 800ff06:	602b      	str	r3, [r5, #0]
 800ff08:	e7ef      	b.n	800feea <ucdr_deserialize_int32_t+0xb6>
 800ff0a:	68a2      	ldr	r2, [r4, #8]
 800ff0c:	6923      	ldr	r3, [r4, #16]
 800ff0e:	7da0      	ldrb	r0, [r4, #22]
 800ff10:	f884 8015 	strb.w	r8, [r4, #21]
 800ff14:	1bd2      	subs	r2, r2, r7
 800ff16:	1bdb      	subs	r3, r3, r7
 800ff18:	60a2      	str	r2, [r4, #8]
 800ff1a:	6123      	str	r3, [r4, #16]
 800ff1c:	f080 0001 	eor.w	r0, r0, #1
 800ff20:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ff24:	68a3      	ldr	r3, [r4, #8]
 800ff26:	789b      	ldrb	r3, [r3, #2]
 800ff28:	706b      	strb	r3, [r5, #1]
 800ff2a:	1cab      	adds	r3, r5, #2
 800ff2c:	68a2      	ldr	r2, [r4, #8]
 800ff2e:	7852      	ldrb	r2, [r2, #1]
 800ff30:	f803 2b01 	strb.w	r2, [r3], #1
 800ff34:	68a2      	ldr	r2, [r4, #8]
 800ff36:	7812      	ldrb	r2, [r2, #0]
 800ff38:	701a      	strb	r2, [r3, #0]
 800ff3a:	e7b4      	b.n	800fea6 <ucdr_deserialize_int32_t+0x72>
 800ff3c:	4631      	mov	r1, r6
 800ff3e:	463a      	mov	r2, r7
 800ff40:	4628      	mov	r0, r5
 800ff42:	f008 fdf2 	bl	8018b2a <memcpy>
 800ff46:	68a1      	ldr	r1, [r4, #8]
 800ff48:	464a      	mov	r2, r9
 800ff4a:	19e8      	adds	r0, r5, r7
 800ff4c:	f008 fded 	bl	8018b2a <memcpy>
 800ff50:	e7a9      	b.n	800fea6 <ucdr_deserialize_int32_t+0x72>
 800ff52:	bf00      	nop

0800ff54 <ucdr_check_buffer_available_for>:
 800ff54:	7d83      	ldrb	r3, [r0, #22]
 800ff56:	b93b      	cbnz	r3, 800ff68 <ucdr_check_buffer_available_for+0x14>
 800ff58:	e9d0 0301 	ldrd	r0, r3, [r0, #4]
 800ff5c:	4419      	add	r1, r3
 800ff5e:	4288      	cmp	r0, r1
 800ff60:	bf34      	ite	cc
 800ff62:	2000      	movcc	r0, #0
 800ff64:	2001      	movcs	r0, #1
 800ff66:	4770      	bx	lr
 800ff68:	2000      	movs	r0, #0
 800ff6a:	4770      	bx	lr

0800ff6c <ucdr_check_final_buffer_behavior>:
 800ff6c:	7d83      	ldrb	r3, [r0, #22]
 800ff6e:	b943      	cbnz	r3, 800ff82 <ucdr_check_final_buffer_behavior+0x16>
 800ff70:	e9d0 2101 	ldrd	r2, r1, [r0, #4]
 800ff74:	4291      	cmp	r1, r2
 800ff76:	b510      	push	{r4, lr}
 800ff78:	4604      	mov	r4, r0
 800ff7a:	d205      	bcs.n	800ff88 <ucdr_check_final_buffer_behavior+0x1c>
 800ff7c:	2301      	movs	r3, #1
 800ff7e:	4618      	mov	r0, r3
 800ff80:	bd10      	pop	{r4, pc}
 800ff82:	2300      	movs	r3, #0
 800ff84:	4618      	mov	r0, r3
 800ff86:	4770      	bx	lr
 800ff88:	6982      	ldr	r2, [r0, #24]
 800ff8a:	b13a      	cbz	r2, 800ff9c <ucdr_check_final_buffer_behavior+0x30>
 800ff8c:	69c1      	ldr	r1, [r0, #28]
 800ff8e:	4790      	blx	r2
 800ff90:	f080 0301 	eor.w	r3, r0, #1
 800ff94:	b2db      	uxtb	r3, r3
 800ff96:	75a0      	strb	r0, [r4, #22]
 800ff98:	4618      	mov	r0, r3
 800ff9a:	bd10      	pop	{r4, pc}
 800ff9c:	2001      	movs	r0, #1
 800ff9e:	75a0      	strb	r0, [r4, #22]
 800ffa0:	e7fa      	b.n	800ff98 <ucdr_check_final_buffer_behavior+0x2c>
 800ffa2:	bf00      	nop

0800ffa4 <ucdr_set_on_full_buffer_callback>:
 800ffa4:	e9c0 1206 	strd	r1, r2, [r0, #24]
 800ffa8:	4770      	bx	lr
 800ffaa:	bf00      	nop

0800ffac <ucdr_init_buffer_origin_offset_endian>:
 800ffac:	b410      	push	{r4}
 800ffae:	9c01      	ldr	r4, [sp, #4]
 800ffb0:	6001      	str	r1, [r0, #0]
 800ffb2:	440a      	add	r2, r1
 800ffb4:	6042      	str	r2, [r0, #4]
 800ffb6:	190a      	adds	r2, r1, r4
 800ffb8:	441c      	add	r4, r3
 800ffba:	e9c0 3403 	strd	r3, r4, [r0, #12]
 800ffbe:	6082      	str	r2, [r0, #8]
 800ffc0:	f89d 3008 	ldrb.w	r3, [sp, #8]
 800ffc4:	7503      	strb	r3, [r0, #20]
 800ffc6:	2200      	movs	r2, #0
 800ffc8:	e9c0 2206 	strd	r2, r2, [r0, #24]
 800ffcc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ffd0:	7542      	strb	r2, [r0, #21]
 800ffd2:	7582      	strb	r2, [r0, #22]
 800ffd4:	4770      	bx	lr
 800ffd6:	bf00      	nop

0800ffd8 <ucdr_init_buffer_origin_offset>:
 800ffd8:	b510      	push	{r4, lr}
 800ffda:	b082      	sub	sp, #8
 800ffdc:	9c04      	ldr	r4, [sp, #16]
 800ffde:	9400      	str	r4, [sp, #0]
 800ffe0:	2401      	movs	r4, #1
 800ffe2:	9401      	str	r4, [sp, #4]
 800ffe4:	f7ff ffe2 	bl	800ffac <ucdr_init_buffer_origin_offset_endian>
 800ffe8:	b002      	add	sp, #8
 800ffea:	bd10      	pop	{r4, pc}

0800ffec <ucdr_init_buffer_origin>:
 800ffec:	b510      	push	{r4, lr}
 800ffee:	b082      	sub	sp, #8
 800fff0:	2400      	movs	r4, #0
 800fff2:	9400      	str	r4, [sp, #0]
 800fff4:	f7ff fff0 	bl	800ffd8 <ucdr_init_buffer_origin_offset>
 800fff8:	b002      	add	sp, #8
 800fffa:	bd10      	pop	{r4, pc}

0800fffc <ucdr_init_buffer>:
 800fffc:	2300      	movs	r3, #0
 800fffe:	f7ff bff5 	b.w	800ffec <ucdr_init_buffer_origin>
 8010002:	bf00      	nop

08010004 <ucdr_alignment>:
 8010004:	fbb0 f3f1 	udiv	r3, r0, r1
 8010008:	fb03 0011 	mls	r0, r3, r1, r0
 801000c:	1a08      	subs	r0, r1, r0
 801000e:	3901      	subs	r1, #1
 8010010:	4008      	ands	r0, r1
 8010012:	4770      	bx	lr

08010014 <ucdr_buffer_alignment>:
 8010014:	7d43      	ldrb	r3, [r0, #21]
 8010016:	428b      	cmp	r3, r1
 8010018:	d208      	bcs.n	801002c <ucdr_buffer_alignment+0x18>
 801001a:	6900      	ldr	r0, [r0, #16]
 801001c:	fbb0 f3f1 	udiv	r3, r0, r1
 8010020:	fb01 0013 	mls	r0, r1, r3, r0
 8010024:	1a08      	subs	r0, r1, r0
 8010026:	3901      	subs	r1, #1
 8010028:	4008      	ands	r0, r1
 801002a:	4770      	bx	lr
 801002c:	2000      	movs	r0, #0
 801002e:	4770      	bx	lr

08010030 <ucdr_align_to>:
 8010030:	b538      	push	{r3, r4, r5, lr}
 8010032:	4604      	mov	r4, r0
 8010034:	460d      	mov	r5, r1
 8010036:	f7ff ffed 	bl	8010014 <ucdr_buffer_alignment>
 801003a:	68a3      	ldr	r3, [r4, #8]
 801003c:	6921      	ldr	r1, [r4, #16]
 801003e:	7565      	strb	r5, [r4, #21]
 8010040:	181a      	adds	r2, r3, r0
 8010042:	6863      	ldr	r3, [r4, #4]
 8010044:	4293      	cmp	r3, r2
 8010046:	4408      	add	r0, r1
 8010048:	bf28      	it	cs
 801004a:	4613      	movcs	r3, r2
 801004c:	6120      	str	r0, [r4, #16]
 801004e:	60a3      	str	r3, [r4, #8]
 8010050:	bd38      	pop	{r3, r4, r5, pc}
 8010052:	bf00      	nop

08010054 <ucdr_buffer_length>:
 8010054:	6882      	ldr	r2, [r0, #8]
 8010056:	6800      	ldr	r0, [r0, #0]
 8010058:	1a10      	subs	r0, r2, r0
 801005a:	4770      	bx	lr

0801005c <ucdr_buffer_remaining>:
 801005c:	e9d0 2001 	ldrd	r2, r0, [r0, #4]
 8010060:	1a10      	subs	r0, r2, r0
 8010062:	4770      	bx	lr

08010064 <ucdr_check_final_buffer_behavior_array>:
 8010064:	b538      	push	{r3, r4, r5, lr}
 8010066:	7d83      	ldrb	r3, [r0, #22]
 8010068:	b963      	cbnz	r3, 8010084 <ucdr_check_final_buffer_behavior_array+0x20>
 801006a:	e9d0 3201 	ldrd	r3, r2, [r0, #4]
 801006e:	429a      	cmp	r2, r3
 8010070:	4604      	mov	r4, r0
 8010072:	460d      	mov	r5, r1
 8010074:	d308      	bcc.n	8010088 <ucdr_check_final_buffer_behavior_array+0x24>
 8010076:	b139      	cbz	r1, 8010088 <ucdr_check_final_buffer_behavior_array+0x24>
 8010078:	6983      	ldr	r3, [r0, #24]
 801007a:	b163      	cbz	r3, 8010096 <ucdr_check_final_buffer_behavior_array+0x32>
 801007c:	69c1      	ldr	r1, [r0, #28]
 801007e:	4798      	blx	r3
 8010080:	75a0      	strb	r0, [r4, #22]
 8010082:	b108      	cbz	r0, 8010088 <ucdr_check_final_buffer_behavior_array+0x24>
 8010084:	2000      	movs	r0, #0
 8010086:	bd38      	pop	{r3, r4, r5, pc}
 8010088:	4620      	mov	r0, r4
 801008a:	f7ff ffe7 	bl	801005c <ucdr_buffer_remaining>
 801008e:	42a8      	cmp	r0, r5
 8010090:	bf28      	it	cs
 8010092:	4628      	movcs	r0, r5
 8010094:	bd38      	pop	{r3, r4, r5, pc}
 8010096:	2301      	movs	r3, #1
 8010098:	7583      	strb	r3, [r0, #22]
 801009a:	e7f3      	b.n	8010084 <ucdr_check_final_buffer_behavior_array+0x20>

0801009c <ucdr_advance_buffer>:
 801009c:	b538      	push	{r3, r4, r5, lr}
 801009e:	4604      	mov	r4, r0
 80100a0:	460d      	mov	r5, r1
 80100a2:	f7ff ff57 	bl	800ff54 <ucdr_check_buffer_available_for>
 80100a6:	b178      	cbz	r0, 80100c8 <ucdr_advance_buffer+0x2c>
 80100a8:	6923      	ldr	r3, [r4, #16]
 80100aa:	68a2      	ldr	r2, [r4, #8]
 80100ac:	442b      	add	r3, r5
 80100ae:	6123      	str	r3, [r4, #16]
 80100b0:	2301      	movs	r3, #1
 80100b2:	442a      	add	r2, r5
 80100b4:	7563      	strb	r3, [r4, #21]
 80100b6:	60a2      	str	r2, [r4, #8]
 80100b8:	bd38      	pop	{r3, r4, r5, pc}
 80100ba:	68a2      	ldr	r2, [r4, #8]
 80100bc:	6923      	ldr	r3, [r4, #16]
 80100be:	4402      	add	r2, r0
 80100c0:	4403      	add	r3, r0
 80100c2:	1a2d      	subs	r5, r5, r0
 80100c4:	60a2      	str	r2, [r4, #8]
 80100c6:	6123      	str	r3, [r4, #16]
 80100c8:	4629      	mov	r1, r5
 80100ca:	2201      	movs	r2, #1
 80100cc:	4620      	mov	r0, r4
 80100ce:	f7ff ffc9 	bl	8010064 <ucdr_check_final_buffer_behavior_array>
 80100d2:	2800      	cmp	r0, #0
 80100d4:	d1f1      	bne.n	80100ba <ucdr_advance_buffer+0x1e>
 80100d6:	2301      	movs	r3, #1
 80100d8:	7563      	strb	r3, [r4, #21]
 80100da:	bd38      	pop	{r3, r4, r5, pc}

080100dc <uxr_buffer_delete_entity>:
 80100dc:	b510      	push	{r4, lr}
 80100de:	2300      	movs	r3, #0
 80100e0:	b08e      	sub	sp, #56	@ 0x38
 80100e2:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80100e6:	2303      	movs	r3, #3
 80100e8:	9300      	str	r3, [sp, #0]
 80100ea:	2204      	movs	r2, #4
 80100ec:	ab06      	add	r3, sp, #24
 80100ee:	4604      	mov	r4, r0
 80100f0:	9103      	str	r1, [sp, #12]
 80100f2:	f001 fc71 	bl	80119d8 <uxr_prepare_stream_to_write_submessage>
 80100f6:	b918      	cbnz	r0, 8010100 <uxr_buffer_delete_entity+0x24>
 80100f8:	4604      	mov	r4, r0
 80100fa:	4620      	mov	r0, r4
 80100fc:	b00e      	add	sp, #56	@ 0x38
 80100fe:	bd10      	pop	{r4, pc}
 8010100:	9902      	ldr	r1, [sp, #8]
 8010102:	aa05      	add	r2, sp, #20
 8010104:	4620      	mov	r0, r4
 8010106:	f001 fd9d 	bl	8011c44 <uxr_init_base_object_request>
 801010a:	a905      	add	r1, sp, #20
 801010c:	4604      	mov	r4, r0
 801010e:	a806      	add	r0, sp, #24
 8010110:	f003 fc94 	bl	8013a3c <uxr_serialize_DELETE_Payload>
 8010114:	4620      	mov	r0, r4
 8010116:	b00e      	add	sp, #56	@ 0x38
 8010118:	bd10      	pop	{r4, pc}
 801011a:	bf00      	nop

0801011c <uxr_common_create_entity>:
 801011c:	b510      	push	{r4, lr}
 801011e:	f3c2 4c07 	ubfx	ip, r2, #16, #8
 8010122:	b08c      	sub	sp, #48	@ 0x30
 8010124:	e9cd 2102 	strd	r2, r1, [sp, #8]
 8010128:	f1bc 0f01 	cmp.w	ip, #1
 801012c:	bf0c      	ite	eq
 801012e:	f003 0201 	andeq.w	r2, r3, #1
 8010132:	2200      	movne	r2, #0
 8010134:	330e      	adds	r3, #14
 8010136:	f89d 1038 	ldrb.w	r1, [sp, #56]	@ 0x38
 801013a:	9101      	str	r1, [sp, #4]
 801013c:	441a      	add	r2, r3
 801013e:	2301      	movs	r3, #1
 8010140:	9300      	str	r3, [sp, #0]
 8010142:	9903      	ldr	r1, [sp, #12]
 8010144:	ab04      	add	r3, sp, #16
 8010146:	b292      	uxth	r2, r2
 8010148:	4604      	mov	r4, r0
 801014a:	f001 fc45 	bl	80119d8 <uxr_prepare_stream_to_write_submessage>
 801014e:	b918      	cbnz	r0, 8010158 <uxr_common_create_entity+0x3c>
 8010150:	4604      	mov	r4, r0
 8010152:	4620      	mov	r0, r4
 8010154:	b00c      	add	sp, #48	@ 0x30
 8010156:	bd10      	pop	{r4, pc}
 8010158:	9902      	ldr	r1, [sp, #8]
 801015a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 801015c:	4620      	mov	r0, r4
 801015e:	f001 fd71 	bl	8011c44 <uxr_init_base_object_request>
 8010162:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8010164:	4604      	mov	r4, r0
 8010166:	a804      	add	r0, sp, #16
 8010168:	f003 fbb0 	bl	80138cc <uxr_serialize_CREATE_Payload>
 801016c:	4620      	mov	r0, r4
 801016e:	b00c      	add	sp, #48	@ 0x30
 8010170:	bd10      	pop	{r4, pc}
 8010172:	bf00      	nop

08010174 <uxr_buffer_create_participant_bin>:
 8010174:	b570      	push	{r4, r5, r6, lr}
 8010176:	f5ad 7d16 	sub.w	sp, sp, #600	@ 0x258
 801017a:	ac11      	add	r4, sp, #68	@ 0x44
 801017c:	f8ad 3254 	strh.w	r3, [sp, #596]	@ 0x254
 8010180:	2303      	movs	r3, #3
 8010182:	e9cd 2102 	strd	r2, r1, [sp, #8]
 8010186:	7223      	strb	r3, [r4, #8]
 8010188:	9b9a      	ldr	r3, [sp, #616]	@ 0x268
 801018a:	f89d 626c 	ldrb.w	r6, [sp, #620]	@ 0x26c
 801018e:	2201      	movs	r2, #1
 8010190:	2100      	movs	r1, #0
 8010192:	4605      	mov	r5, r0
 8010194:	7122      	strb	r2, [r4, #4]
 8010196:	f88d 1014 	strb.w	r1, [sp, #20]
 801019a:	b1cb      	cbz	r3, 80101d0 <uxr_buffer_create_participant_bin+0x5c>
 801019c:	f88d 201c 	strb.w	r2, [sp, #28]
 80101a0:	9308      	str	r3, [sp, #32]
 80101a2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80101a6:	a915      	add	r1, sp, #84	@ 0x54
 80101a8:	a809      	add	r0, sp, #36	@ 0x24
 80101aa:	f7ff ff27 	bl	800fffc <ucdr_init_buffer>
 80101ae:	a905      	add	r1, sp, #20
 80101b0:	a809      	add	r0, sp, #36	@ 0x24
 80101b2:	f002 ff6d 	bl	8013090 <uxr_serialize_OBJK_DomainParticipant_Binary>
 80101b6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80101b8:	9600      	str	r6, [sp, #0]
 80101ba:	9401      	str	r4, [sp, #4]
 80101bc:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80101c0:	60e3      	str	r3, [r4, #12]
 80101c2:	4628      	mov	r0, r5
 80101c4:	b29b      	uxth	r3, r3
 80101c6:	f7ff ffa9 	bl	801011c <uxr_common_create_entity>
 80101ca:	f50d 7d16 	add.w	sp, sp, #600	@ 0x258
 80101ce:	bd70      	pop	{r4, r5, r6, pc}
 80101d0:	f88d 301c 	strb.w	r3, [sp, #28]
 80101d4:	e7e5      	b.n	80101a2 <uxr_buffer_create_participant_bin+0x2e>
 80101d6:	bf00      	nop

080101d8 <uxr_buffer_create_topic_bin>:
 80101d8:	b570      	push	{r4, r5, r6, lr}
 80101da:	f5ad 7d18 	sub.w	sp, sp, #608	@ 0x260
 80101de:	e9cd 3203 	strd	r3, r2, [sp, #12]
 80101e2:	9105      	str	r1, [sp, #20]
 80101e4:	4605      	mov	r5, r0
 80101e6:	a997      	add	r1, sp, #604	@ 0x25c
 80101e8:	4618      	mov	r0, r3
 80101ea:	2302      	movs	r3, #2
 80101ec:	f89d 6278 	ldrb.w	r6, [sp, #632]	@ 0x278
 80101f0:	f88d 3050 	strb.w	r3, [sp, #80]	@ 0x50
 80101f4:	f000 fa58 	bl	80106a8 <uxr_object_id_to_raw>
 80101f8:	9b9c      	ldr	r3, [sp, #624]	@ 0x270
 80101fa:	9306      	str	r3, [sp, #24]
 80101fc:	9b9d      	ldr	r3, [sp, #628]	@ 0x274
 80101fe:	930a      	str	r3, [sp, #40]	@ 0x28
 8010200:	2303      	movs	r3, #3
 8010202:	f88d 3054 	strb.w	r3, [sp, #84]	@ 0x54
 8010206:	2301      	movs	r3, #1
 8010208:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801020c:	f88d 3024 	strb.w	r3, [sp, #36]	@ 0x24
 8010210:	a917      	add	r1, sp, #92	@ 0x5c
 8010212:	2300      	movs	r3, #0
 8010214:	a80b      	add	r0, sp, #44	@ 0x2c
 8010216:	f88d 301c 	strb.w	r3, [sp, #28]
 801021a:	f7ff feef 	bl	800fffc <ucdr_init_buffer>
 801021e:	a906      	add	r1, sp, #24
 8010220:	a80b      	add	r0, sp, #44	@ 0x2c
 8010222:	f002 ff57 	bl	80130d4 <uxr_serialize_OBJK_Topic_Binary>
 8010226:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010228:	9316      	str	r3, [sp, #88]	@ 0x58
 801022a:	ac13      	add	r4, sp, #76	@ 0x4c
 801022c:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 8010230:	9600      	str	r6, [sp, #0]
 8010232:	9401      	str	r4, [sp, #4]
 8010234:	b29b      	uxth	r3, r3
 8010236:	4628      	mov	r0, r5
 8010238:	f7ff ff70 	bl	801011c <uxr_common_create_entity>
 801023c:	f50d 7d18 	add.w	sp, sp, #608	@ 0x260
 8010240:	bd70      	pop	{r4, r5, r6, pc}
 8010242:	bf00      	nop

08010244 <uxr_buffer_create_publisher_bin>:
 8010244:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010246:	f2ad 4d8c 	subw	sp, sp, #1164	@ 0x48c
 801024a:	4605      	mov	r5, r0
 801024c:	9105      	str	r1, [sp, #20]
 801024e:	4618      	mov	r0, r3
 8010250:	2603      	movs	r6, #3
 8010252:	a992      	add	r1, sp, #584	@ 0x248
 8010254:	e9cd 3203 	strd	r3, r2, [sp, #12]
 8010258:	f89d 74a0 	ldrb.w	r7, [sp, #1184]	@ 0x4a0
 801025c:	f88d 603c 	strb.w	r6, [sp, #60]	@ 0x3c
 8010260:	f000 fa22 	bl	80106a8 <uxr_object_id_to_raw>
 8010264:	2300      	movs	r3, #0
 8010266:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801026a:	a912      	add	r1, sp, #72	@ 0x48
 801026c:	a806      	add	r0, sp, #24
 801026e:	f88d 324c 	strb.w	r3, [sp, #588]	@ 0x24c
 8010272:	f88d 3254 	strb.w	r3, [sp, #596]	@ 0x254
 8010276:	f88d 6040 	strb.w	r6, [sp, #64]	@ 0x40
 801027a:	f7ff febf 	bl	800fffc <ucdr_init_buffer>
 801027e:	a993      	add	r1, sp, #588	@ 0x24c
 8010280:	a806      	add	r0, sp, #24
 8010282:	f002 ffdb 	bl	801323c <uxr_serialize_OBJK_Publisher_Binary>
 8010286:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010288:	9311      	str	r3, [sp, #68]	@ 0x44
 801028a:	ac0e      	add	r4, sp, #56	@ 0x38
 801028c:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 8010290:	9700      	str	r7, [sp, #0]
 8010292:	9401      	str	r4, [sp, #4]
 8010294:	b29b      	uxth	r3, r3
 8010296:	4628      	mov	r0, r5
 8010298:	f7ff ff40 	bl	801011c <uxr_common_create_entity>
 801029c:	f20d 4d8c 	addw	sp, sp, #1164	@ 0x48c
 80102a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80102a2:	bf00      	nop

080102a4 <uxr_buffer_create_subscriber_bin>:
 80102a4:	b570      	push	{r4, r5, r6, lr}
 80102a6:	f5ad 6d91 	sub.w	sp, sp, #1160	@ 0x488
 80102aa:	e9cd 3203 	strd	r3, r2, [sp, #12]
 80102ae:	9105      	str	r1, [sp, #20]
 80102b0:	4605      	mov	r5, r0
 80102b2:	a992      	add	r1, sp, #584	@ 0x248
 80102b4:	4618      	mov	r0, r3
 80102b6:	2304      	movs	r3, #4
 80102b8:	f89d 6498 	ldrb.w	r6, [sp, #1176]	@ 0x498
 80102bc:	f88d 303c 	strb.w	r3, [sp, #60]	@ 0x3c
 80102c0:	f000 f9f2 	bl	80106a8 <uxr_object_id_to_raw>
 80102c4:	2300      	movs	r3, #0
 80102c6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80102ca:	f88d 324c 	strb.w	r3, [sp, #588]	@ 0x24c
 80102ce:	f88d 3254 	strb.w	r3, [sp, #596]	@ 0x254
 80102d2:	a912      	add	r1, sp, #72	@ 0x48
 80102d4:	2303      	movs	r3, #3
 80102d6:	a806      	add	r0, sp, #24
 80102d8:	f88d 3040 	strb.w	r3, [sp, #64]	@ 0x40
 80102dc:	f7ff fe8e 	bl	800fffc <ucdr_init_buffer>
 80102e0:	a993      	add	r1, sp, #588	@ 0x24c
 80102e2:	a806      	add	r0, sp, #24
 80102e4:	f003 f85a 	bl	801339c <uxr_serialize_OBJK_Subscriber_Binary>
 80102e8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80102ea:	9311      	str	r3, [sp, #68]	@ 0x44
 80102ec:	ac0e      	add	r4, sp, #56	@ 0x38
 80102ee:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 80102f2:	9600      	str	r6, [sp, #0]
 80102f4:	9401      	str	r4, [sp, #4]
 80102f6:	b29b      	uxth	r3, r3
 80102f8:	4628      	mov	r0, r5
 80102fa:	f7ff ff0f 	bl	801011c <uxr_common_create_entity>
 80102fe:	f50d 6d91 	add.w	sp, sp, #1160	@ 0x488
 8010302:	bd70      	pop	{r4, r5, r6, pc}

08010304 <uxr_buffer_create_datawriter_bin>:
 8010304:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010308:	f5ad 7d22 	sub.w	sp, sp, #648	@ 0x288
 801030c:	ac1d      	add	r4, sp, #116	@ 0x74
 801030e:	e9cd 3203 	strd	r3, r2, [sp, #12]
 8010312:	f8bd 52a8 	ldrh.w	r5, [sp, #680]	@ 0x2a8
 8010316:	9105      	str	r1, [sp, #20]
 8010318:	4606      	mov	r6, r0
 801031a:	a9a1      	add	r1, sp, #644	@ 0x284
 801031c:	4618      	mov	r0, r3
 801031e:	2305      	movs	r3, #5
 8010320:	7123      	strb	r3, [r4, #4]
 8010322:	f89d 82ac 	ldrb.w	r8, [sp, #684]	@ 0x2ac
 8010326:	2703      	movs	r7, #3
 8010328:	f000 f9be 	bl	80106a8 <uxr_object_id_to_raw>
 801032c:	98a8      	ldr	r0, [sp, #672]	@ 0x2a0
 801032e:	7227      	strb	r7, [r4, #8]
 8010330:	a90e      	add	r1, sp, #56	@ 0x38
 8010332:	f000 f9b9 	bl	80106a8 <uxr_object_id_to_raw>
 8010336:	2300      	movs	r3, #0
 8010338:	f8ad 5044 	strh.w	r5, [sp, #68]	@ 0x44
 801033c:	f89d 22a5 	ldrb.w	r2, [sp, #677]	@ 0x2a5
 8010340:	f88d 3064 	strb.w	r3, [sp, #100]	@ 0x64
 8010344:	3d00      	subs	r5, #0
 8010346:	bf18      	it	ne
 8010348:	2501      	movne	r5, #1
 801034a:	f88d 3046 	strb.w	r3, [sp, #70]	@ 0x46
 801034e:	f88d 304c 	strb.w	r3, [sp, #76]	@ 0x4c
 8010352:	f88d 3054 	strb.w	r3, [sp, #84]	@ 0x54
 8010356:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 801035a:	2301      	movs	r3, #1
 801035c:	f88d 5042 	strb.w	r5, [sp, #66]	@ 0x42
 8010360:	f88d 303a 	strb.w	r3, [sp, #58]	@ 0x3a
 8010364:	bb8a      	cbnz	r2, 80103ca <uxr_buffer_create_datawriter_bin+0xc6>
 8010366:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 801036a:	f04f 0e23 	mov.w	lr, #35	@ 0x23
 801036e:	f04f 0c13 	mov.w	ip, #19
 8010372:	250b      	movs	r5, #11
 8010374:	2221      	movs	r2, #33	@ 0x21
 8010376:	2111      	movs	r1, #17
 8010378:	2009      	movs	r0, #9
 801037a:	f89d 32a6 	ldrb.w	r3, [sp, #678]	@ 0x2a6
 801037e:	b923      	cbnz	r3, 801038a <uxr_buffer_create_datawriter_bin+0x86>
 8010380:	f8ad 7040 	strh.w	r7, [sp, #64]	@ 0x40
 8010384:	4672      	mov	r2, lr
 8010386:	4661      	mov	r1, ip
 8010388:	4628      	mov	r0, r5
 801038a:	f89d 32a4 	ldrb.w	r3, [sp, #676]	@ 0x2a4
 801038e:	2b01      	cmp	r3, #1
 8010390:	d025      	beq.n	80103de <uxr_buffer_create_datawriter_bin+0xda>
 8010392:	2b03      	cmp	r3, #3
 8010394:	d029      	beq.n	80103ea <uxr_buffer_create_datawriter_bin+0xe6>
 8010396:	b32b      	cbz	r3, 80103e4 <uxr_buffer_create_datawriter_bin+0xe0>
 8010398:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801039c:	a921      	add	r1, sp, #132	@ 0x84
 801039e:	a806      	add	r0, sp, #24
 80103a0:	f7ff fe2c 	bl	800fffc <ucdr_init_buffer>
 80103a4:	a90e      	add	r1, sp, #56	@ 0x38
 80103a6:	a806      	add	r0, sp, #24
 80103a8:	f003 f8aa 	bl	8013500 <uxr_serialize_OBJK_DataWriter_Binary>
 80103ac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80103ae:	f8cd 8000 	str.w	r8, [sp]
 80103b2:	9401      	str	r4, [sp, #4]
 80103b4:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 80103b8:	60e3      	str	r3, [r4, #12]
 80103ba:	4630      	mov	r0, r6
 80103bc:	b29b      	uxth	r3, r3
 80103be:	f7ff fead 	bl	801011c <uxr_common_create_entity>
 80103c2:	f50d 7d22 	add.w	sp, sp, #648	@ 0x288
 80103c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80103ca:	f04f 0e22 	mov.w	lr, #34	@ 0x22
 80103ce:	f04f 0c12 	mov.w	ip, #18
 80103d2:	250a      	movs	r5, #10
 80103d4:	2220      	movs	r2, #32
 80103d6:	2110      	movs	r1, #16
 80103d8:	2008      	movs	r0, #8
 80103da:	2702      	movs	r7, #2
 80103dc:	e7cd      	b.n	801037a <uxr_buffer_create_datawriter_bin+0x76>
 80103de:	f8ad 1040 	strh.w	r1, [sp, #64]	@ 0x40
 80103e2:	e7d9      	b.n	8010398 <uxr_buffer_create_datawriter_bin+0x94>
 80103e4:	f8ad 0040 	strh.w	r0, [sp, #64]	@ 0x40
 80103e8:	e7d6      	b.n	8010398 <uxr_buffer_create_datawriter_bin+0x94>
 80103ea:	f8ad 2040 	strh.w	r2, [sp, #64]	@ 0x40
 80103ee:	e7d3      	b.n	8010398 <uxr_buffer_create_datawriter_bin+0x94>

080103f0 <uxr_buffer_create_datareader_bin>:
 80103f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80103f4:	f5ad 7d24 	sub.w	sp, sp, #656	@ 0x290
 80103f8:	ac1f      	add	r4, sp, #124	@ 0x7c
 80103fa:	e9cd 3203 	strd	r3, r2, [sp, #12]
 80103fe:	f8bd 52b0 	ldrh.w	r5, [sp, #688]	@ 0x2b0
 8010402:	9105      	str	r1, [sp, #20]
 8010404:	4606      	mov	r6, r0
 8010406:	a9a3      	add	r1, sp, #652	@ 0x28c
 8010408:	4618      	mov	r0, r3
 801040a:	2306      	movs	r3, #6
 801040c:	7123      	strb	r3, [r4, #4]
 801040e:	f89d 82b4 	ldrb.w	r8, [sp, #692]	@ 0x2b4
 8010412:	2703      	movs	r7, #3
 8010414:	f000 f948 	bl	80106a8 <uxr_object_id_to_raw>
 8010418:	98aa      	ldr	r0, [sp, #680]	@ 0x2a8
 801041a:	7227      	strb	r7, [r4, #8]
 801041c:	a90e      	add	r1, sp, #56	@ 0x38
 801041e:	f000 f943 	bl	80106a8 <uxr_object_id_to_raw>
 8010422:	2300      	movs	r3, #0
 8010424:	f8ad 5044 	strh.w	r5, [sp, #68]	@ 0x44
 8010428:	f89d 22ad 	ldrb.w	r2, [sp, #685]	@ 0x2ad
 801042c:	f88d 3070 	strb.w	r3, [sp, #112]	@ 0x70
 8010430:	3d00      	subs	r5, #0
 8010432:	bf18      	it	ne
 8010434:	2501      	movne	r5, #1
 8010436:	f88d 3064 	strb.w	r3, [sp, #100]	@ 0x64
 801043a:	f88d 3046 	strb.w	r3, [sp, #70]	@ 0x46
 801043e:	f88d 304c 	strb.w	r3, [sp, #76]	@ 0x4c
 8010442:	f88d 3054 	strb.w	r3, [sp, #84]	@ 0x54
 8010446:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 801044a:	2301      	movs	r3, #1
 801044c:	f88d 5042 	strb.w	r5, [sp, #66]	@ 0x42
 8010450:	f88d 303a 	strb.w	r3, [sp, #58]	@ 0x3a
 8010454:	bb8a      	cbnz	r2, 80104ba <uxr_buffer_create_datareader_bin+0xca>
 8010456:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 801045a:	f04f 0e23 	mov.w	lr, #35	@ 0x23
 801045e:	f04f 0c13 	mov.w	ip, #19
 8010462:	250b      	movs	r5, #11
 8010464:	2221      	movs	r2, #33	@ 0x21
 8010466:	2111      	movs	r1, #17
 8010468:	2009      	movs	r0, #9
 801046a:	f89d 32ae 	ldrb.w	r3, [sp, #686]	@ 0x2ae
 801046e:	b923      	cbnz	r3, 801047a <uxr_buffer_create_datareader_bin+0x8a>
 8010470:	f8ad 7040 	strh.w	r7, [sp, #64]	@ 0x40
 8010474:	4672      	mov	r2, lr
 8010476:	4661      	mov	r1, ip
 8010478:	4628      	mov	r0, r5
 801047a:	f89d 32ac 	ldrb.w	r3, [sp, #684]	@ 0x2ac
 801047e:	2b01      	cmp	r3, #1
 8010480:	d025      	beq.n	80104ce <uxr_buffer_create_datareader_bin+0xde>
 8010482:	2b03      	cmp	r3, #3
 8010484:	d029      	beq.n	80104da <uxr_buffer_create_datareader_bin+0xea>
 8010486:	b32b      	cbz	r3, 80104d4 <uxr_buffer_create_datareader_bin+0xe4>
 8010488:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801048c:	a923      	add	r1, sp, #140	@ 0x8c
 801048e:	a806      	add	r0, sp, #24
 8010490:	f7ff fdb4 	bl	800fffc <ucdr_init_buffer>
 8010494:	a90e      	add	r1, sp, #56	@ 0x38
 8010496:	a806      	add	r0, sp, #24
 8010498:	f002 fff6 	bl	8013488 <uxr_serialize_OBJK_DataReader_Binary>
 801049c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801049e:	f8cd 8000 	str.w	r8, [sp]
 80104a2:	9401      	str	r4, [sp, #4]
 80104a4:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 80104a8:	60e3      	str	r3, [r4, #12]
 80104aa:	4630      	mov	r0, r6
 80104ac:	b29b      	uxth	r3, r3
 80104ae:	f7ff fe35 	bl	801011c <uxr_common_create_entity>
 80104b2:	f50d 7d24 	add.w	sp, sp, #656	@ 0x290
 80104b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80104ba:	f04f 0e22 	mov.w	lr, #34	@ 0x22
 80104be:	f04f 0c12 	mov.w	ip, #18
 80104c2:	250a      	movs	r5, #10
 80104c4:	2220      	movs	r2, #32
 80104c6:	2110      	movs	r1, #16
 80104c8:	2008      	movs	r0, #8
 80104ca:	2702      	movs	r7, #2
 80104cc:	e7cd      	b.n	801046a <uxr_buffer_create_datareader_bin+0x7a>
 80104ce:	f8ad 1040 	strh.w	r1, [sp, #64]	@ 0x40
 80104d2:	e7d9      	b.n	8010488 <uxr_buffer_create_datareader_bin+0x98>
 80104d4:	f8ad 0040 	strh.w	r0, [sp, #64]	@ 0x40
 80104d8:	e7d6      	b.n	8010488 <uxr_buffer_create_datareader_bin+0x98>
 80104da:	f8ad 2040 	strh.w	r2, [sp, #64]	@ 0x40
 80104de:	e7d3      	b.n	8010488 <uxr_buffer_create_datareader_bin+0x98>

080104e0 <get_custom_error>:
 80104e0:	4b01      	ldr	r3, [pc, #4]	@ (80104e8 <get_custom_error+0x8>)
 80104e2:	7818      	ldrb	r0, [r3, #0]
 80104e4:	4770      	bx	lr
 80104e6:	bf00      	nop
 80104e8:	20010ed4 	.word	0x20010ed4

080104ec <recv_custom_msg>:
 80104ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80104f0:	4693      	mov	fp, r2
 80104f2:	b089      	sub	sp, #36	@ 0x24
 80104f4:	f890 2200 	ldrb.w	r2, [r0, #512]	@ 0x200
 80104f8:	9305      	str	r3, [sp, #20]
 80104fa:	468a      	mov	sl, r1
 80104fc:	2100      	movs	r1, #0
 80104fe:	4604      	mov	r4, r0
 8010500:	f88d 101e 	strb.w	r1, [sp, #30]
 8010504:	b322      	cbz	r2, 8010550 <recv_custom_msg+0x64>
 8010506:	f200 2902 	addw	r9, r0, #514	@ 0x202
 801050a:	f10d 081f 	add.w	r8, sp, #31
 801050e:	af05      	add	r7, sp, #20
 8010510:	f10d 061e 	add.w	r6, sp, #30
 8010514:	f44f 7500 	mov.w	r5, #512	@ 0x200
 8010518:	e002      	b.n	8010520 <recv_custom_msg+0x34>
 801051a:	9b05      	ldr	r3, [sp, #20]
 801051c:	2b00      	cmp	r3, #0
 801051e:	dd0f      	ble.n	8010540 <recv_custom_msg+0x54>
 8010520:	f8d4 1274 	ldr.w	r1, [r4, #628]	@ 0x274
 8010524:	4623      	mov	r3, r4
 8010526:	e9cd 7802 	strd	r7, r8, [sp, #8]
 801052a:	e9cd 5600 	strd	r5, r6, [sp]
 801052e:	4622      	mov	r2, r4
 8010530:	4648      	mov	r0, r9
 8010532:	f001 fdb5 	bl	80120a0 <uxr_read_framed_msg>
 8010536:	2800      	cmp	r0, #0
 8010538:	d0ef      	beq.n	801051a <recv_custom_msg+0x2e>
 801053a:	f89d 301e 	ldrb.w	r3, [sp, #30]
 801053e:	b1b3      	cbz	r3, 801056e <recv_custom_msg+0x82>
 8010540:	4b0f      	ldr	r3, [pc, #60]	@ (8010580 <recv_custom_msg+0x94>)
 8010542:	f89d 201f 	ldrb.w	r2, [sp, #31]
 8010546:	701a      	strb	r2, [r3, #0]
 8010548:	2000      	movs	r0, #0
 801054a:	b009      	add	sp, #36	@ 0x24
 801054c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010550:	f10d 021f 	add.w	r2, sp, #31
 8010554:	9200      	str	r2, [sp, #0]
 8010556:	f8d0 5274 	ldr.w	r5, [r0, #628]	@ 0x274
 801055a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801055e:	4601      	mov	r1, r0
 8010560:	47a8      	blx	r5
 8010562:	2800      	cmp	r0, #0
 8010564:	d0ec      	beq.n	8010540 <recv_custom_msg+0x54>
 8010566:	f89d 301e 	ldrb.w	r3, [sp, #30]
 801056a:	2b00      	cmp	r3, #0
 801056c:	d1e8      	bne.n	8010540 <recv_custom_msg+0x54>
 801056e:	f8cb 0000 	str.w	r0, [fp]
 8010572:	2001      	movs	r0, #1
 8010574:	f8ca 4000 	str.w	r4, [sl]
 8010578:	b009      	add	sp, #36	@ 0x24
 801057a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801057e:	bf00      	nop
 8010580:	20010ed4 	.word	0x20010ed4

08010584 <send_custom_msg>:
 8010584:	b530      	push	{r4, r5, lr}
 8010586:	f890 4200 	ldrb.w	r4, [r0, #512]	@ 0x200
 801058a:	b087      	sub	sp, #28
 801058c:	4615      	mov	r5, r2
 801058e:	b974      	cbnz	r4, 80105ae <send_custom_msg+0x2a>
 8010590:	f8d0 4270 	ldr.w	r4, [r0, #624]	@ 0x270
 8010594:	f10d 0317 	add.w	r3, sp, #23
 8010598:	47a0      	blx	r4
 801059a:	b108      	cbz	r0, 80105a0 <send_custom_msg+0x1c>
 801059c:	42a8      	cmp	r0, r5
 801059e:	d015      	beq.n	80105cc <send_custom_msg+0x48>
 80105a0:	4b0c      	ldr	r3, [pc, #48]	@ (80105d4 <send_custom_msg+0x50>)
 80105a2:	f89d 2017 	ldrb.w	r2, [sp, #23]
 80105a6:	701a      	strb	r2, [r3, #0]
 80105a8:	2000      	movs	r0, #0
 80105aa:	b007      	add	sp, #28
 80105ac:	bd30      	pop	{r4, r5, pc}
 80105ae:	460b      	mov	r3, r1
 80105b0:	2200      	movs	r2, #0
 80105b2:	f10d 0117 	add.w	r1, sp, #23
 80105b6:	e9cd 2101 	strd	r2, r1, [sp, #4]
 80105ba:	4602      	mov	r2, r0
 80105bc:	f8d0 1270 	ldr.w	r1, [r0, #624]	@ 0x270
 80105c0:	9500      	str	r5, [sp, #0]
 80105c2:	f200 2002 	addw	r0, r0, #514	@ 0x202
 80105c6:	f001 fb73 	bl	8011cb0 <uxr_write_framed_msg>
 80105ca:	e7e6      	b.n	801059a <send_custom_msg+0x16>
 80105cc:	2001      	movs	r0, #1
 80105ce:	b007      	add	sp, #28
 80105d0:	bd30      	pop	{r4, r5, pc}
 80105d2:	bf00      	nop
 80105d4:	20010ed4 	.word	0x20010ed4

080105d8 <uxr_set_custom_transport_callbacks>:
 80105d8:	b410      	push	{r4}
 80105da:	9c01      	ldr	r4, [sp, #4]
 80105dc:	f8c0 4270 	str.w	r4, [r0, #624]	@ 0x270
 80105e0:	e9c0 239a 	strd	r2, r3, [r0, #616]	@ 0x268
 80105e4:	9b02      	ldr	r3, [sp, #8]
 80105e6:	f880 1200 	strb.w	r1, [r0, #512]	@ 0x200
 80105ea:	f85d 4b04 	ldr.w	r4, [sp], #4
 80105ee:	f8c0 3274 	str.w	r3, [r0, #628]	@ 0x274
 80105f2:	4770      	bx	lr

080105f4 <uxr_init_custom_transport>:
 80105f4:	b538      	push	{r3, r4, r5, lr}
 80105f6:	f8d0 3268 	ldr.w	r3, [r0, #616]	@ 0x268
 80105fa:	b303      	cbz	r3, 801063e <uxr_init_custom_transport+0x4a>
 80105fc:	f8d0 226c 	ldr.w	r2, [r0, #620]	@ 0x26c
 8010600:	4604      	mov	r4, r0
 8010602:	b1e2      	cbz	r2, 801063e <uxr_init_custom_transport+0x4a>
 8010604:	f8d0 2270 	ldr.w	r2, [r0, #624]	@ 0x270
 8010608:	b1ca      	cbz	r2, 801063e <uxr_init_custom_transport+0x4a>
 801060a:	f8d0 2274 	ldr.w	r2, [r0, #628]	@ 0x274
 801060e:	b1b2      	cbz	r2, 801063e <uxr_init_custom_transport+0x4a>
 8010610:	f8c0 128c 	str.w	r1, [r0, #652]	@ 0x28c
 8010614:	4798      	blx	r3
 8010616:	4605      	mov	r5, r0
 8010618:	b188      	cbz	r0, 801063e <uxr_init_custom_transport+0x4a>
 801061a:	f894 3200 	ldrb.w	r3, [r4, #512]	@ 0x200
 801061e:	b98b      	cbnz	r3, 8010644 <uxr_init_custom_transport+0x50>
 8010620:	490b      	ldr	r1, [pc, #44]	@ (8010650 <uxr_init_custom_transport+0x5c>)
 8010622:	4b0c      	ldr	r3, [pc, #48]	@ (8010654 <uxr_init_custom_transport+0x60>)
 8010624:	4a0c      	ldr	r2, [pc, #48]	@ (8010658 <uxr_init_custom_transport+0x64>)
 8010626:	f8c4 3280 	str.w	r3, [r4, #640]	@ 0x280
 801062a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 801062e:	e9c4 419e 	strd	r4, r1, [r4, #632]	@ 0x278
 8010632:	f8c4 2284 	str.w	r2, [r4, #644]	@ 0x284
 8010636:	f8a4 3288 	strh.w	r3, [r4, #648]	@ 0x288
 801063a:	4628      	mov	r0, r5
 801063c:	bd38      	pop	{r3, r4, r5, pc}
 801063e:	2500      	movs	r5, #0
 8010640:	4628      	mov	r0, r5
 8010642:	bd38      	pop	{r3, r4, r5, pc}
 8010644:	2100      	movs	r1, #0
 8010646:	f204 2002 	addw	r0, r4, #514	@ 0x202
 801064a:	f001 fb2b 	bl	8011ca4 <uxr_init_framing_io>
 801064e:	e7e7      	b.n	8010620 <uxr_init_custom_transport+0x2c>
 8010650:	08010585 	.word	0x08010585
 8010654:	080104ed 	.word	0x080104ed
 8010658:	080104e1 	.word	0x080104e1

0801065c <uxr_close_custom_transport>:
 801065c:	f8d0 326c 	ldr.w	r3, [r0, #620]	@ 0x26c
 8010660:	4718      	bx	r3
 8010662:	bf00      	nop

08010664 <uxr_object_id>:
 8010664:	b082      	sub	sp, #8
 8010666:	2300      	movs	r3, #0
 8010668:	f88d 1006 	strb.w	r1, [sp, #6]
 801066c:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8010670:	f360 030f 	bfi	r3, r0, #0, #16
 8010674:	f362 431f 	bfi	r3, r2, #16, #16
 8010678:	4618      	mov	r0, r3
 801067a:	b002      	add	sp, #8
 801067c:	4770      	bx	lr
 801067e:	bf00      	nop

08010680 <uxr_object_id_from_raw>:
 8010680:	7843      	ldrb	r3, [r0, #1]
 8010682:	7801      	ldrb	r1, [r0, #0]
 8010684:	b082      	sub	sp, #8
 8010686:	f003 020f 	and.w	r2, r3, #15
 801068a:	f88d 2006 	strb.w	r2, [sp, #6]
 801068e:	091b      	lsrs	r3, r3, #4
 8010690:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8010694:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 8010698:	2000      	movs	r0, #0
 801069a:	f363 000f 	bfi	r0, r3, #0, #16
 801069e:	f362 401f 	bfi	r0, r2, #16, #16
 80106a2:	b002      	add	sp, #8
 80106a4:	4770      	bx	lr
 80106a6:	bf00      	nop

080106a8 <uxr_object_id_to_raw>:
 80106a8:	4602      	mov	r2, r0
 80106aa:	f3c0 4303 	ubfx	r3, r0, #16, #4
 80106ae:	b082      	sub	sp, #8
 80106b0:	f3c2 1c0b 	ubfx	ip, r2, #4, #12
 80106b4:	eb03 1002 	add.w	r0, r3, r2, lsl #4
 80106b8:	f881 c000 	strb.w	ip, [r1]
 80106bc:	7048      	strb	r0, [r1, #1]
 80106be:	b002      	add	sp, #8
 80106c0:	4770      	bx	lr
 80106c2:	bf00      	nop

080106c4 <uxr_ping_agent_session>:
 80106c4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80106c8:	4617      	mov	r7, r2
 80106ca:	b091      	sub	sp, #68	@ 0x44
 80106cc:	2210      	movs	r2, #16
 80106ce:	4606      	mov	r6, r0
 80106d0:	4688      	mov	r8, r1
 80106d2:	a808      	add	r0, sp, #32
 80106d4:	eb0d 0102 	add.w	r1, sp, r2
 80106d8:	f7ff fc90 	bl	800fffc <ucdr_init_buffer>
 80106dc:	4b1e      	ldr	r3, [pc, #120]	@ (8010758 <uxr_ping_agent_session+0x94>)
 80106de:	2500      	movs	r5, #0
 80106e0:	881b      	ldrh	r3, [r3, #0]
 80106e2:	f8ad 300a 	strh.w	r3, [sp, #10]
 80106e6:	9500      	str	r5, [sp, #0]
 80106e8:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 80106ec:	2402      	movs	r4, #2
 80106ee:	7831      	ldrb	r1, [r6, #0]
 80106f0:	f8ad 3008 	strh.w	r3, [sp, #8]
 80106f4:	462a      	mov	r2, r5
 80106f6:	a808      	add	r0, sp, #32
 80106f8:	462b      	mov	r3, r5
 80106fa:	9403      	str	r4, [sp, #12]
 80106fc:	f002 fa96 	bl	8012c2c <uxr_serialize_message_header>
 8010700:	4621      	mov	r1, r4
 8010702:	462b      	mov	r3, r5
 8010704:	2208      	movs	r2, #8
 8010706:	a808      	add	r0, sp, #32
 8010708:	f002 f896 	bl	8012838 <uxr_buffer_submessage_header>
 801070c:	a902      	add	r1, sp, #8
 801070e:	4604      	mov	r4, r0
 8010710:	a808      	add	r0, sp, #32
 8010712:	f003 f96b 	bl	80139ec <uxr_serialize_GET_INFO_Payload>
 8010716:	b104      	cbz	r4, 801071a <uxr_ping_agent_session+0x56>
 8010718:	b918      	cbnz	r0, 8010722 <uxr_ping_agent_session+0x5e>
 801071a:	2000      	movs	r0, #0
 801071c:	b011      	add	sp, #68	@ 0x44
 801071e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010722:	a808      	add	r0, sp, #32
 8010724:	f7ff fc96 	bl	8010054 <ucdr_buffer_length>
 8010728:	4681      	mov	r9, r0
 801072a:	e00d      	b.n	8010748 <uxr_ping_agent_session+0x84>
 801072c:	6f33      	ldr	r3, [r6, #112]	@ 0x70
 801072e:	e9d3 0400 	ldrd	r0, r4, [r3]
 8010732:	47a0      	blx	r4
 8010734:	4641      	mov	r1, r8
 8010736:	4604      	mov	r4, r0
 8010738:	4630      	mov	r0, r6
 801073a:	f000 ff4d 	bl	80115d8 <uxr_run_session_until_pong>
 801073e:	ea04 0c00 	and.w	ip, r4, r0
 8010742:	f01c 00ff 	ands.w	r0, ip, #255	@ 0xff
 8010746:	d1e9      	bne.n	801071c <uxr_ping_agent_session+0x58>
 8010748:	42af      	cmp	r7, r5
 801074a:	464a      	mov	r2, r9
 801074c:	a904      	add	r1, sp, #16
 801074e:	f105 0501 	add.w	r5, r5, #1
 8010752:	d1eb      	bne.n	801072c <uxr_ping_agent_session+0x68>
 8010754:	e7e1      	b.n	801071a <uxr_ping_agent_session+0x56>
 8010756:	bf00      	nop
 8010758:	080199cc 	.word	0x080199cc

0801075c <uxr_ping_agent_attempts>:
 801075c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010760:	ed2d 8b02 	vpush	{d8}
 8010764:	b0d1      	sub	sp, #324	@ 0x144
 8010766:	4606      	mov	r6, r0
 8010768:	4688      	mov	r8, r1
 801076a:	a80e      	add	r0, sp, #56	@ 0x38
 801076c:	a90a      	add	r1, sp, #40	@ 0x28
 801076e:	4615      	mov	r5, r2
 8010770:	2210      	movs	r2, #16
 8010772:	f7ff fc43 	bl	800fffc <ucdr_init_buffer>
 8010776:	4b54      	ldr	r3, [pc, #336]	@ (80108c8 <uxr_ping_agent_attempts+0x16c>)
 8010778:	881b      	ldrh	r3, [r3, #0]
 801077a:	f8ad 307a 	strh.w	r3, [sp, #122]	@ 0x7a
 801077e:	2300      	movs	r3, #0
 8010780:	2402      	movs	r4, #2
 8010782:	461a      	mov	r2, r3
 8010784:	9300      	str	r3, [sp, #0]
 8010786:	2180      	movs	r1, #128	@ 0x80
 8010788:	a80e      	add	r0, sp, #56	@ 0x38
 801078a:	f44f 6720 	mov.w	r7, #2560	@ 0xa00
 801078e:	941f      	str	r4, [sp, #124]	@ 0x7c
 8010790:	f8ad 7078 	strh.w	r7, [sp, #120]	@ 0x78
 8010794:	f002 fa4a 	bl	8012c2c <uxr_serialize_message_header>
 8010798:	4621      	mov	r1, r4
 801079a:	2300      	movs	r3, #0
 801079c:	2208      	movs	r2, #8
 801079e:	a80e      	add	r0, sp, #56	@ 0x38
 80107a0:	f002 f84a 	bl	8012838 <uxr_buffer_submessage_header>
 80107a4:	a91e      	add	r1, sp, #120	@ 0x78
 80107a6:	4604      	mov	r4, r0
 80107a8:	a80e      	add	r0, sp, #56	@ 0x38
 80107aa:	f003 f91f 	bl	80139ec <uxr_serialize_GET_INFO_Payload>
 80107ae:	b104      	cbz	r4, 80107b2 <uxr_ping_agent_attempts+0x56>
 80107b0:	b938      	cbnz	r0, 80107c2 <uxr_ping_agent_attempts+0x66>
 80107b2:	f04f 0b00 	mov.w	fp, #0
 80107b6:	4658      	mov	r0, fp
 80107b8:	b051      	add	sp, #324	@ 0x144
 80107ba:	ecbd 8b02 	vpop	{d8}
 80107be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80107c2:	a80e      	add	r0, sp, #56	@ 0x38
 80107c4:	f7ff fc46 	bl	8010054 <ucdr_buffer_length>
 80107c8:	1c6b      	adds	r3, r5, #1
 80107ca:	ee08 0a10 	vmov	s16, r0
 80107ce:	9303      	str	r3, [sp, #12]
 80107d0:	f04f 0901 	mov.w	r9, #1
 80107d4:	9b03      	ldr	r3, [sp, #12]
 80107d6:	454b      	cmp	r3, r9
 80107d8:	d0eb      	beq.n	80107b2 <uxr_ping_agent_attempts+0x56>
 80107da:	e9d6 0300 	ldrd	r0, r3, [r6]
 80107de:	ee18 2a10 	vmov	r2, s16
 80107e2:	a90a      	add	r1, sp, #40	@ 0x28
 80107e4:	4798      	blx	r3
 80107e6:	f002 f86d 	bl	80128c4 <uxr_millis>
 80107ea:	4645      	mov	r5, r8
 80107ec:	4604      	mov	r4, r0
 80107ee:	f04f 0a00 	mov.w	sl, #0
 80107f2:	68b7      	ldr	r7, [r6, #8]
 80107f4:	6830      	ldr	r0, [r6, #0]
 80107f6:	f8cd a018 	str.w	sl, [sp, #24]
 80107fa:	4643      	mov	r3, r8
 80107fc:	aa07      	add	r2, sp, #28
 80107fe:	a906      	add	r1, sp, #24
 8010800:	47b8      	blx	r7
 8010802:	4607      	mov	r7, r0
 8010804:	b958      	cbnz	r0, 801081e <uxr_ping_agent_attempts+0xc2>
 8010806:	f002 f85d 	bl	80128c4 <uxr_millis>
 801080a:	1b00      	subs	r0, r0, r4
 801080c:	1a2d      	subs	r5, r5, r0
 801080e:	f002 f859 	bl	80128c4 <uxr_millis>
 8010812:	2d00      	cmp	r5, #0
 8010814:	4604      	mov	r4, r0
 8010816:	dcec      	bgt.n	80107f2 <uxr_ping_agent_attempts+0x96>
 8010818:	f109 0901 	add.w	r9, r9, #1
 801081c:	e7da      	b.n	80107d4 <uxr_ping_agent_attempts+0x78>
 801081e:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 8010822:	a816      	add	r0, sp, #88	@ 0x58
 8010824:	f7ff fbea 	bl	800fffc <ucdr_init_buffer>
 8010828:	ab05      	add	r3, sp, #20
 801082a:	f10d 0211 	add.w	r2, sp, #17
 801082e:	a916      	add	r1, sp, #88	@ 0x58
 8010830:	a808      	add	r0, sp, #32
 8010832:	e9cd aa08 	strd	sl, sl, [sp, #32]
 8010836:	f001 f9bb 	bl	8011bb0 <uxr_read_session_header>
 801083a:	22c8      	movs	r2, #200	@ 0xc8
 801083c:	2100      	movs	r1, #0
 801083e:	a81e      	add	r0, sp, #120	@ 0x78
 8010840:	f008 f84c 	bl	80188dc <memset>
 8010844:	a816      	add	r0, sp, #88	@ 0x58
 8010846:	f7ff fc09 	bl	801005c <ucdr_buffer_remaining>
 801084a:	2804      	cmp	r0, #4
 801084c:	d814      	bhi.n	8010878 <uxr_ping_agent_attempts+0x11c>
 801084e:	f89d b12d 	ldrb.w	fp, [sp, #301]	@ 0x12d
 8010852:	f002 f837 	bl	80128c4 <uxr_millis>
 8010856:	1b00      	subs	r0, r0, r4
 8010858:	1a2d      	subs	r5, r5, r0
 801085a:	f002 f833 	bl	80128c4 <uxr_millis>
 801085e:	2d00      	cmp	r5, #0
 8010860:	4604      	mov	r4, r0
 8010862:	dd2a      	ble.n	80108ba <uxr_ping_agent_attempts+0x15e>
 8010864:	f1bb 0f00 	cmp.w	fp, #0
 8010868:	d0c3      	beq.n	80107f2 <uxr_ping_agent_attempts+0x96>
 801086a:	46bb      	mov	fp, r7
 801086c:	4658      	mov	r0, fp
 801086e:	b051      	add	sp, #324	@ 0x144
 8010870:	ecbd 8b02 	vpop	{d8}
 8010874:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010878:	f10d 0316 	add.w	r3, sp, #22
 801087c:	f10d 0213 	add.w	r2, sp, #19
 8010880:	f10d 0112 	add.w	r1, sp, #18
 8010884:	a816      	add	r0, sp, #88	@ 0x58
 8010886:	f88d a012 	strb.w	sl, [sp, #18]
 801088a:	f8ad a016 	strh.w	sl, [sp, #22]
 801088e:	f88d a013 	strb.w	sl, [sp, #19]
 8010892:	f002 fa1d 	bl	8012cd0 <uxr_deserialize_submessage_header>
 8010896:	a816      	add	r0, sp, #88	@ 0x58
 8010898:	f7ff fbe0 	bl	801005c <ucdr_buffer_remaining>
 801089c:	f8bd 3016 	ldrh.w	r3, [sp, #22]
 80108a0:	4298      	cmp	r0, r3
 80108a2:	d3d4      	bcc.n	801084e <uxr_ping_agent_attempts+0xf2>
 80108a4:	f89d 3012 	ldrb.w	r3, [sp, #18]
 80108a8:	2b06      	cmp	r3, #6
 80108aa:	d1d0      	bne.n	801084e <uxr_ping_agent_attempts+0xf2>
 80108ac:	a916      	add	r1, sp, #88	@ 0x58
 80108ae:	a81e      	add	r0, sp, #120	@ 0x78
 80108b0:	f88d a12d 	strb.w	sl, [sp, #301]	@ 0x12d
 80108b4:	f000 face 	bl	8010e54 <read_submessage_info>
 80108b8:	e7c9      	b.n	801084e <uxr_ping_agent_attempts+0xf2>
 80108ba:	f1bb 0f00 	cmp.w	fp, #0
 80108be:	d1d4      	bne.n	801086a <uxr_ping_agent_attempts+0x10e>
 80108c0:	f109 0901 	add.w	r9, r9, #1
 80108c4:	e786      	b.n	80107d4 <uxr_ping_agent_attempts+0x78>
 80108c6:	bf00      	nop
 80108c8:	080199cc 	.word	0x080199cc

080108cc <uxr_buffer_request_data>:
 80108cc:	b530      	push	{r4, r5, lr}
 80108ce:	b095      	sub	sp, #84	@ 0x54
 80108d0:	e9cd 2104 	strd	r2, r1, [sp, #16]
 80108d4:	9d18      	ldr	r5, [sp, #96]	@ 0x60
 80108d6:	9303      	str	r3, [sp, #12]
 80108d8:	2200      	movs	r2, #0
 80108da:	2d00      	cmp	r5, #0
 80108dc:	bf14      	ite	ne
 80108de:	2101      	movne	r1, #1
 80108e0:	4611      	moveq	r1, r2
 80108e2:	4604      	mov	r4, r0
 80108e4:	f88d 301c 	strb.w	r3, [sp, #28]
 80108e8:	f88d 201d 	strb.w	r2, [sp, #29]
 80108ec:	f88d 201e 	strb.w	r2, [sp, #30]
 80108f0:	f88d 1024 	strb.w	r1, [sp, #36]	@ 0x24
 80108f4:	d021      	beq.n	801093a <uxr_buffer_request_data+0x6e>
 80108f6:	682a      	ldr	r2, [r5, #0]
 80108f8:	686b      	ldr	r3, [r5, #4]
 80108fa:	f8cd 2026 	str.w	r2, [sp, #38]	@ 0x26
 80108fe:	f8cd 302a 	str.w	r3, [sp, #42]	@ 0x2a
 8010902:	2210      	movs	r2, #16
 8010904:	2308      	movs	r3, #8
 8010906:	2100      	movs	r1, #0
 8010908:	e9cd 3100 	strd	r3, r1, [sp]
 801090c:	4620      	mov	r0, r4
 801090e:	9905      	ldr	r1, [sp, #20]
 8010910:	ab0c      	add	r3, sp, #48	@ 0x30
 8010912:	f001 f861 	bl	80119d8 <uxr_prepare_stream_to_write_submessage>
 8010916:	b918      	cbnz	r0, 8010920 <uxr_buffer_request_data+0x54>
 8010918:	4604      	mov	r4, r0
 801091a:	4620      	mov	r0, r4
 801091c:	b015      	add	sp, #84	@ 0x54
 801091e:	bd30      	pop	{r4, r5, pc}
 8010920:	9904      	ldr	r1, [sp, #16]
 8010922:	aa06      	add	r2, sp, #24
 8010924:	4620      	mov	r0, r4
 8010926:	f001 f98d 	bl	8011c44 <uxr_init_base_object_request>
 801092a:	a906      	add	r1, sp, #24
 801092c:	4604      	mov	r4, r0
 801092e:	a80c      	add	r0, sp, #48	@ 0x30
 8010930:	f003 f92e 	bl	8013b90 <uxr_serialize_READ_DATA_Payload>
 8010934:	4620      	mov	r0, r4
 8010936:	b015      	add	sp, #84	@ 0x54
 8010938:	bd30      	pop	{r4, r5, pc}
 801093a:	2208      	movs	r2, #8
 801093c:	e7e2      	b.n	8010904 <uxr_buffer_request_data+0x38>
 801093e:	bf00      	nop

08010940 <uxr_buffer_cancel_data>:
 8010940:	b510      	push	{r4, lr}
 8010942:	b094      	sub	sp, #80	@ 0x50
 8010944:	2300      	movs	r3, #0
 8010946:	9202      	str	r2, [sp, #8]
 8010948:	9205      	str	r2, [sp, #20]
 801094a:	9301      	str	r3, [sp, #4]
 801094c:	2201      	movs	r2, #1
 801094e:	f8ad 301c 	strh.w	r3, [sp, #28]
 8010952:	f88d 301e 	strb.w	r3, [sp, #30]
 8010956:	f8cd 3026 	str.w	r3, [sp, #38]	@ 0x26
 801095a:	f8cd 302a 	str.w	r3, [sp, #42]	@ 0x2a
 801095e:	2308      	movs	r3, #8
 8010960:	f88d 2024 	strb.w	r2, [sp, #36]	@ 0x24
 8010964:	9300      	str	r3, [sp, #0]
 8010966:	2210      	movs	r2, #16
 8010968:	ab0c      	add	r3, sp, #48	@ 0x30
 801096a:	4604      	mov	r4, r0
 801096c:	9103      	str	r1, [sp, #12]
 801096e:	f001 f833 	bl	80119d8 <uxr_prepare_stream_to_write_submessage>
 8010972:	b918      	cbnz	r0, 801097c <uxr_buffer_cancel_data+0x3c>
 8010974:	4604      	mov	r4, r0
 8010976:	4620      	mov	r0, r4
 8010978:	b014      	add	sp, #80	@ 0x50
 801097a:	bd10      	pop	{r4, pc}
 801097c:	9905      	ldr	r1, [sp, #20]
 801097e:	aa06      	add	r2, sp, #24
 8010980:	4620      	mov	r0, r4
 8010982:	f001 f95f 	bl	8011c44 <uxr_init_base_object_request>
 8010986:	a906      	add	r1, sp, #24
 8010988:	4604      	mov	r4, r0
 801098a:	a80c      	add	r0, sp, #48	@ 0x30
 801098c:	f003 f900 	bl	8013b90 <uxr_serialize_READ_DATA_Payload>
 8010990:	4620      	mov	r0, r4
 8010992:	b014      	add	sp, #80	@ 0x50
 8010994:	bd10      	pop	{r4, pc}
 8010996:	bf00      	nop

08010998 <read_submessage_format>:
 8010998:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801099c:	b095      	sub	sp, #84	@ 0x54
 801099e:	f8bd 6078 	ldrh.w	r6, [sp, #120]	@ 0x78
 80109a2:	b113      	cbz	r3, 80109aa <read_submessage_format+0x12>
 80109a4:	b015      	add	sp, #84	@ 0x54
 80109a6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80109aa:	460c      	mov	r4, r1
 80109ac:	4615      	mov	r5, r2
 80109ae:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 80109b2:	4607      	mov	r7, r0
 80109b4:	981c      	ldr	r0, [sp, #112]	@ 0x70
 80109b6:	9004      	str	r0, [sp, #16]
 80109b8:	981d      	ldr	r0, [sp, #116]	@ 0x74
 80109ba:	9005      	str	r0, [sp, #20]
 80109bc:	1a52      	subs	r2, r2, r1
 80109be:	a80c      	add	r0, sp, #48	@ 0x30
 80109c0:	4699      	mov	r9, r3
 80109c2:	f89d 8076 	ldrb.w	r8, [sp, #118]	@ 0x76
 80109c6:	f7ff fb19 	bl	800fffc <ucdr_init_buffer>
 80109ca:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 80109ce:	a80c      	add	r0, sp, #48	@ 0x30
 80109d0:	f7ff fae8 	bl	800ffa4 <ucdr_set_on_full_buffer_callback>
 80109d4:	69e2      	ldr	r2, [r4, #28]
 80109d6:	b19a      	cbz	r2, 8010a00 <read_submessage_format+0x68>
 80109d8:	f1b8 0f07 	cmp.w	r8, #7
 80109dc:	f882 9014 	strb.w	r9, [r2, #20]
 80109e0:	d040      	beq.n	8010a64 <read_submessage_format+0xcc>
 80109e2:	f1b8 0f08 	cmp.w	r8, #8
 80109e6:	d02e      	beq.n	8010a46 <read_submessage_format+0xae>
 80109e8:	f1b8 0f06 	cmp.w	r8, #6
 80109ec:	d011      	beq.n	8010a12 <read_submessage_format+0x7a>
 80109ee:	2301      	movs	r3, #1
 80109f0:	7513      	strb	r3, [r2, #20]
 80109f2:	4629      	mov	r1, r5
 80109f4:	4620      	mov	r0, r4
 80109f6:	f7ff fb51 	bl	801009c <ucdr_advance_buffer>
 80109fa:	b015      	add	sp, #84	@ 0x54
 80109fc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010a00:	f1b8 0f07 	cmp.w	r8, #7
 8010a04:	d02e      	beq.n	8010a64 <read_submessage_format+0xcc>
 8010a06:	f1b8 0f08 	cmp.w	r8, #8
 8010a0a:	d01c      	beq.n	8010a46 <read_submessage_format+0xae>
 8010a0c:	f1b8 0f06 	cmp.w	r8, #6
 8010a10:	d1ef      	bne.n	80109f2 <read_submessage_format+0x5a>
 8010a12:	f8d7 8088 	ldr.w	r8, [r7, #136]	@ 0x88
 8010a16:	f1b8 0f00 	cmp.w	r8, #0
 8010a1a:	d011      	beq.n	8010a40 <read_submessage_format+0xa8>
 8010a1c:	ab0c      	add	r3, sp, #48	@ 0x30
 8010a1e:	e9cd 3500 	strd	r3, r5, [sp]
 8010a22:	2306      	movs	r3, #6
 8010a24:	f88d 3016 	strb.w	r3, [sp, #22]
 8010a28:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8010a2c:	9302      	str	r3, [sp, #8]
 8010a2e:	4632      	mov	r2, r6
 8010a30:	e9dd 3104 	ldrd	r3, r1, [sp, #16]
 8010a34:	4638      	mov	r0, r7
 8010a36:	47c0      	blx	r8
 8010a38:	2301      	movs	r3, #1
 8010a3a:	69e2      	ldr	r2, [r4, #28]
 8010a3c:	f887 30b4 	strb.w	r3, [r7, #180]	@ 0xb4
 8010a40:	2a00      	cmp	r2, #0
 8010a42:	d1d4      	bne.n	80109ee <read_submessage_format+0x56>
 8010a44:	e7d5      	b.n	80109f2 <read_submessage_format+0x5a>
 8010a46:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8010a4a:	2b00      	cmp	r3, #0
 8010a4c:	d0f8      	beq.n	8010a40 <read_submessage_format+0xa8>
 8010a4e:	a906      	add	r1, sp, #24
 8010a50:	a80c      	add	r0, sp, #48	@ 0x30
 8010a52:	f8dd 8040 	ldr.w	r8, [sp, #64]	@ 0x40
 8010a56:	f003 f961 	bl	8013d1c <uxr_deserialize_SampleIdentity>
 8010a5a:	b9a0      	cbnz	r0, 8010a86 <read_submessage_format+0xee>
 8010a5c:	69e2      	ldr	r2, [r4, #28]
 8010a5e:	2a00      	cmp	r2, #0
 8010a60:	d1c5      	bne.n	80109ee <read_submessage_format+0x56>
 8010a62:	e7c6      	b.n	80109f2 <read_submessage_format+0x5a>
 8010a64:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010a68:	b13b      	cbz	r3, 8010a7a <read_submessage_format+0xe2>
 8010a6a:	a906      	add	r1, sp, #24
 8010a6c:	a80c      	add	r0, sp, #48	@ 0x30
 8010a6e:	f8dd 8040 	ldr.w	r8, [sp, #64]	@ 0x40
 8010a72:	f002 fe13 	bl	801369c <uxr_deserialize_BaseObjectRequest>
 8010a76:	bb60      	cbnz	r0, 8010ad2 <read_submessage_format+0x13a>
 8010a78:	69e2      	ldr	r2, [r4, #28]
 8010a7a:	68a3      	ldr	r3, [r4, #8]
 8010a7c:	442b      	add	r3, r5
 8010a7e:	60a3      	str	r3, [r4, #8]
 8010a80:	2a00      	cmp	r2, #0
 8010a82:	d1b4      	bne.n	80109ee <read_submessage_format+0x56>
 8010a84:	e7b5      	b.n	80109f2 <read_submessage_format+0x5a>
 8010a86:	e9dd 210d 	ldrd	r2, r1, [sp, #52]	@ 0x34
 8010a8a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8010a8c:	1a52      	subs	r2, r2, r1
 8010a8e:	eba8 0803 	sub.w	r8, r8, r3
 8010a92:	a80c      	add	r0, sp, #48	@ 0x30
 8010a94:	f7ff fab2 	bl	800fffc <ucdr_init_buffer>
 8010a98:	44a8      	add	r8, r5
 8010a9a:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 8010a9e:	a80c      	add	r0, sp, #48	@ 0x30
 8010aa0:	f7ff fa80 	bl	800ffa4 <ucdr_set_on_full_buffer_callback>
 8010aa4:	fa1f f888 	uxth.w	r8, r8
 8010aa8:	ab0c      	add	r3, sp, #48	@ 0x30
 8010aaa:	9300      	str	r3, [sp, #0]
 8010aac:	f8cd 8004 	str.w	r8, [sp, #4]
 8010ab0:	2108      	movs	r1, #8
 8010ab2:	f88d 1016 	strb.w	r1, [sp, #22]
 8010ab6:	f8d7 10a8 	ldr.w	r1, [r7, #168]	@ 0xa8
 8010aba:	9102      	str	r1, [sp, #8]
 8010abc:	ab06      	add	r3, sp, #24
 8010abe:	4632      	mov	r2, r6
 8010ac0:	9905      	ldr	r1, [sp, #20]
 8010ac2:	f8d7 60a4 	ldr.w	r6, [r7, #164]	@ 0xa4
 8010ac6:	4638      	mov	r0, r7
 8010ac8:	47b0      	blx	r6
 8010aca:	2301      	movs	r3, #1
 8010acc:	f887 30b4 	strb.w	r3, [r7, #180]	@ 0xb4
 8010ad0:	e7c4      	b.n	8010a5c <read_submessage_format+0xc4>
 8010ad2:	e9dd 210d 	ldrd	r2, r1, [sp, #52]	@ 0x34
 8010ad6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8010ad8:	1a52      	subs	r2, r2, r1
 8010ada:	a80c      	add	r0, sp, #48	@ 0x30
 8010adc:	eba8 0803 	sub.w	r8, r8, r3
 8010ae0:	f7ff fa8c 	bl	800fffc <ucdr_init_buffer>
 8010ae4:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 8010ae8:	a80c      	add	r0, sp, #48	@ 0x30
 8010aea:	f7ff fa5b 	bl	800ffa4 <ucdr_set_on_full_buffer_callback>
 8010aee:	ab0c      	add	r3, sp, #48	@ 0x30
 8010af0:	9300      	str	r3, [sp, #0]
 8010af2:	f89d 1018 	ldrb.w	r1, [sp, #24]
 8010af6:	f89d 3019 	ldrb.w	r3, [sp, #25]
 8010afa:	44a8      	add	r8, r5
 8010afc:	fa1f f888 	uxth.w	r8, r8
 8010b00:	f8cd 8004 	str.w	r8, [sp, #4]
 8010b04:	eb03 2301 	add.w	r3, r3, r1, lsl #8
 8010b08:	2107      	movs	r1, #7
 8010b0a:	f88d 1016 	strb.w	r1, [sp, #22]
 8010b0e:	f8d7 10b0 	ldr.w	r1, [r7, #176]	@ 0xb0
 8010b12:	9102      	str	r1, [sp, #8]
 8010b14:	4632      	mov	r2, r6
 8010b16:	b29b      	uxth	r3, r3
 8010b18:	f8d7 60ac 	ldr.w	r6, [r7, #172]	@ 0xac
 8010b1c:	9905      	ldr	r1, [sp, #20]
 8010b1e:	4638      	mov	r0, r7
 8010b20:	47b0      	blx	r6
 8010b22:	2301      	movs	r3, #1
 8010b24:	f887 30b4 	strb.w	r3, [r7, #180]	@ 0xb4
 8010b28:	e7a6      	b.n	8010a78 <read_submessage_format+0xe0>
 8010b2a:	bf00      	nop

08010b2c <on_get_fragmentation_info>:
 8010b2c:	b500      	push	{lr}
 8010b2e:	b08b      	sub	sp, #44	@ 0x2c
 8010b30:	4601      	mov	r1, r0
 8010b32:	2204      	movs	r2, #4
 8010b34:	a802      	add	r0, sp, #8
 8010b36:	f7ff fa61 	bl	800fffc <ucdr_init_buffer>
 8010b3a:	f10d 0305 	add.w	r3, sp, #5
 8010b3e:	f10d 0206 	add.w	r2, sp, #6
 8010b42:	a901      	add	r1, sp, #4
 8010b44:	a802      	add	r0, sp, #8
 8010b46:	f001 fe91 	bl	801286c <uxr_read_submessage_header>
 8010b4a:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8010b4e:	2b0d      	cmp	r3, #13
 8010b50:	d003      	beq.n	8010b5a <on_get_fragmentation_info+0x2e>
 8010b52:	2000      	movs	r0, #0
 8010b54:	b00b      	add	sp, #44	@ 0x2c
 8010b56:	f85d fb04 	ldr.w	pc, [sp], #4
 8010b5a:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8010b5e:	f013 0f02 	tst.w	r3, #2
 8010b62:	bf14      	ite	ne
 8010b64:	2002      	movne	r0, #2
 8010b66:	2001      	moveq	r0, #1
 8010b68:	b00b      	add	sp, #44	@ 0x2c
 8010b6a:	f85d fb04 	ldr.w	pc, [sp], #4
 8010b6e:	bf00      	nop

08010b70 <read_submessage_get_info>:
 8010b70:	b570      	push	{r4, r5, r6, lr}
 8010b72:	2500      	movs	r5, #0
 8010b74:	f5ad 7d34 	sub.w	sp, sp, #720	@ 0x2d0
 8010b78:	4604      	mov	r4, r0
 8010b7a:	f44f 7224 	mov.w	r2, #656	@ 0x290
 8010b7e:	460e      	mov	r6, r1
 8010b80:	a810      	add	r0, sp, #64	@ 0x40
 8010b82:	4629      	mov	r1, r5
 8010b84:	e9cd 5503 	strd	r5, r5, [sp, #12]
 8010b88:	f007 fea8 	bl	80188dc <memset>
 8010b8c:	a903      	add	r1, sp, #12
 8010b8e:	4630      	mov	r0, r6
 8010b90:	f002 ff40 	bl	8013a14 <uxr_deserialize_GET_INFO_Payload>
 8010b94:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8010b98:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 8010b9c:	4620      	mov	r0, r4
 8010b9e:	f001 f849 	bl	8011c34 <uxr_session_header_offset>
 8010ba2:	462b      	mov	r3, r5
 8010ba4:	9000      	str	r0, [sp, #0]
 8010ba6:	220c      	movs	r2, #12
 8010ba8:	a905      	add	r1, sp, #20
 8010baa:	a808      	add	r0, sp, #32
 8010bac:	f7ff fa14 	bl	800ffd8 <ucdr_init_buffer_origin_offset>
 8010bb0:	a910      	add	r1, sp, #64	@ 0x40
 8010bb2:	a808      	add	r0, sp, #32
 8010bb4:	f002 ffa0 	bl	8013af8 <uxr_serialize_INFO_Payload>
 8010bb8:	9b08      	ldr	r3, [sp, #32]
 8010bba:	462a      	mov	r2, r5
 8010bbc:	4629      	mov	r1, r5
 8010bbe:	4620      	mov	r0, r4
 8010bc0:	f000 ffe2 	bl	8011b88 <uxr_stamp_session_header>
 8010bc4:	a808      	add	r0, sp, #32
 8010bc6:	f7ff fa45 	bl	8010054 <ucdr_buffer_length>
 8010bca:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8010bcc:	4602      	mov	r2, r0
 8010bce:	a905      	add	r1, sp, #20
 8010bd0:	e9d3 0400 	ldrd	r0, r4, [r3]
 8010bd4:	47a0      	blx	r4
 8010bd6:	f50d 7d34 	add.w	sp, sp, #720	@ 0x2d0
 8010bda:	bd70      	pop	{r4, r5, r6, pc}

08010bdc <write_submessage_acknack.isra.0>:
 8010bdc:	b570      	push	{r4, r5, r6, lr}
 8010bde:	b092      	sub	sp, #72	@ 0x48
 8010be0:	4605      	mov	r5, r0
 8010be2:	460e      	mov	r6, r1
 8010be4:	4614      	mov	r4, r2
 8010be6:	f001 f825 	bl	8011c34 <uxr_session_header_offset>
 8010bea:	a905      	add	r1, sp, #20
 8010bec:	9000      	str	r0, [sp, #0]
 8010bee:	2300      	movs	r3, #0
 8010bf0:	a80a      	add	r0, sp, #40	@ 0x28
 8010bf2:	2211      	movs	r2, #17
 8010bf4:	f7ff f9f0 	bl	800ffd8 <ucdr_init_buffer_origin_offset>
 8010bf8:	2218      	movs	r2, #24
 8010bfa:	fb02 5404 	mla	r4, r2, r4, r5
 8010bfe:	2300      	movs	r3, #0
 8010c00:	2205      	movs	r2, #5
 8010c02:	3450      	adds	r4, #80	@ 0x50
 8010c04:	210a      	movs	r1, #10
 8010c06:	a80a      	add	r0, sp, #40	@ 0x28
 8010c08:	f001 fe16 	bl	8012838 <uxr_buffer_submessage_header>
 8010c0c:	a903      	add	r1, sp, #12
 8010c0e:	4620      	mov	r0, r4
 8010c10:	f006 fc44 	bl	801749c <uxr_compute_acknack>
 8010c14:	ba40      	rev16	r0, r0
 8010c16:	f8ad 000e 	strh.w	r0, [sp, #14]
 8010c1a:	a903      	add	r1, sp, #12
 8010c1c:	a80a      	add	r0, sp, #40	@ 0x28
 8010c1e:	f88d 6010 	strb.w	r6, [sp, #16]
 8010c22:	f002 ffd9 	bl	8013bd8 <uxr_serialize_ACKNACK_Payload>
 8010c26:	2200      	movs	r2, #0
 8010c28:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010c2a:	4611      	mov	r1, r2
 8010c2c:	4628      	mov	r0, r5
 8010c2e:	f000 ffab 	bl	8011b88 <uxr_stamp_session_header>
 8010c32:	a80a      	add	r0, sp, #40	@ 0x28
 8010c34:	f7ff fa0e 	bl	8010054 <ucdr_buffer_length>
 8010c38:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 8010c3a:	4602      	mov	r2, r0
 8010c3c:	a905      	add	r1, sp, #20
 8010c3e:	e9d3 0400 	ldrd	r0, r4, [r3]
 8010c42:	47a0      	blx	r4
 8010c44:	b012      	add	sp, #72	@ 0x48
 8010c46:	bd70      	pop	{r4, r5, r6, pc}

08010c48 <uxr_init_session>:
 8010c48:	b510      	push	{r4, lr}
 8010c4a:	ed9f 7b0d 	vldr	d7, [pc, #52]	@ 8010c80 <uxr_init_session+0x38>
 8010c4e:	2300      	movs	r3, #0
 8010c50:	e9c0 131c 	strd	r1, r3, [r0, #112]	@ 0x70
 8010c54:	4604      	mov	r4, r0
 8010c56:	e9c0 331e 	strd	r3, r3, [r0, #120]	@ 0x78
 8010c5a:	e9c0 3320 	strd	r3, r3, [r0, #128]	@ 0x80
 8010c5e:	e9c0 3322 	strd	r3, r3, [r0, #136]	@ 0x88
 8010c62:	e9c0 3324 	strd	r3, r3, [r0, #144]	@ 0x90
 8010c66:	ed80 7b26 	vstr	d7, [r0, #152]	@ 0x98
 8010c6a:	f880 30a0 	strb.w	r3, [r0, #160]	@ 0xa0
 8010c6e:	2181      	movs	r1, #129	@ 0x81
 8010c70:	f000 fef6 	bl	8011a60 <uxr_init_session_info>
 8010c74:	f104 0008 	add.w	r0, r4, #8
 8010c78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010c7c:	f001 bcf8 	b.w	8012670 <uxr_init_stream_storage>
	...

08010c88 <uxr_set_status_callback>:
 8010c88:	e9c0 1220 	strd	r1, r2, [r0, #128]	@ 0x80
 8010c8c:	4770      	bx	lr
 8010c8e:	bf00      	nop

08010c90 <uxr_set_topic_callback>:
 8010c90:	e9c0 1222 	strd	r1, r2, [r0, #136]	@ 0x88
 8010c94:	4770      	bx	lr
 8010c96:	bf00      	nop

08010c98 <uxr_set_request_callback>:
 8010c98:	e9c0 1229 	strd	r1, r2, [r0, #164]	@ 0xa4
 8010c9c:	4770      	bx	lr
 8010c9e:	bf00      	nop

08010ca0 <uxr_set_reply_callback>:
 8010ca0:	e9c0 122b 	strd	r1, r2, [r0, #172]	@ 0xac
 8010ca4:	4770      	bx	lr
 8010ca6:	bf00      	nop

08010ca8 <uxr_create_output_best_effort_stream>:
 8010ca8:	b510      	push	{r4, lr}
 8010caa:	b084      	sub	sp, #16
 8010cac:	e9cd 2100 	strd	r2, r1, [sp]
 8010cb0:	4604      	mov	r4, r0
 8010cb2:	f000 ffbf 	bl	8011c34 <uxr_session_header_offset>
 8010cb6:	e9dd 2100 	ldrd	r2, r1, [sp]
 8010cba:	4603      	mov	r3, r0
 8010cbc:	f104 0008 	add.w	r0, r4, #8
 8010cc0:	b004      	add	sp, #16
 8010cc2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010cc6:	f001 bd1d 	b.w	8012704 <uxr_add_output_best_effort_buffer>
 8010cca:	bf00      	nop

08010ccc <uxr_create_output_reliable_stream>:
 8010ccc:	b510      	push	{r4, lr}
 8010cce:	b088      	sub	sp, #32
 8010cd0:	e9cd 2104 	strd	r2, r1, [sp, #16]
 8010cd4:	4604      	mov	r4, r0
 8010cd6:	9303      	str	r3, [sp, #12]
 8010cd8:	f000 ffac 	bl	8011c34 <uxr_session_header_offset>
 8010cdc:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 8010ce0:	9000      	str	r0, [sp, #0]
 8010ce2:	9905      	ldr	r1, [sp, #20]
 8010ce4:	f104 0008 	add.w	r0, r4, #8
 8010ce8:	f001 fd20 	bl	801272c <uxr_add_output_reliable_buffer>
 8010cec:	2200      	movs	r2, #0
 8010cee:	b2c3      	uxtb	r3, r0
 8010cf0:	f363 0207 	bfi	r2, r3, #0, #8
 8010cf4:	f3c0 2307 	ubfx	r3, r0, #8, #8
 8010cf8:	f363 220f 	bfi	r2, r3, #8, #8
 8010cfc:	f3c0 4307 	ubfx	r3, r0, #16, #8
 8010d00:	f363 4217 	bfi	r2, r3, #16, #8
 8010d04:	0e03      	lsrs	r3, r0, #24
 8010d06:	f363 621f 	bfi	r2, r3, #24, #8
 8010d0a:	4610      	mov	r0, r2
 8010d0c:	b008      	add	sp, #32
 8010d0e:	bd10      	pop	{r4, pc}

08010d10 <uxr_create_input_best_effort_stream>:
 8010d10:	b082      	sub	sp, #8
 8010d12:	3008      	adds	r0, #8
 8010d14:	b002      	add	sp, #8
 8010d16:	f001 bd23 	b.w	8012760 <uxr_add_input_best_effort_buffer>
 8010d1a:	bf00      	nop

08010d1c <uxr_create_input_reliable_stream>:
 8010d1c:	b510      	push	{r4, lr}
 8010d1e:	b084      	sub	sp, #16
 8010d20:	4c0b      	ldr	r4, [pc, #44]	@ (8010d50 <uxr_create_input_reliable_stream+0x34>)
 8010d22:	9400      	str	r4, [sp, #0]
 8010d24:	3008      	adds	r0, #8
 8010d26:	f001 fd31 	bl	801278c <uxr_add_input_reliable_buffer>
 8010d2a:	2200      	movs	r2, #0
 8010d2c:	b2c3      	uxtb	r3, r0
 8010d2e:	f363 0207 	bfi	r2, r3, #0, #8
 8010d32:	f3c0 2307 	ubfx	r3, r0, #8, #8
 8010d36:	f363 220f 	bfi	r2, r3, #8, #8
 8010d3a:	f3c0 4307 	ubfx	r3, r0, #16, #8
 8010d3e:	f363 4217 	bfi	r2, r3, #16, #8
 8010d42:	0e03      	lsrs	r3, r0, #24
 8010d44:	f363 621f 	bfi	r2, r3, #24, #8
 8010d48:	4610      	mov	r0, r2
 8010d4a:	b004      	add	sp, #16
 8010d4c:	bd10      	pop	{r4, pc}
 8010d4e:	bf00      	nop
 8010d50:	08010b2d 	.word	0x08010b2d

08010d54 <uxr_epoch_nanos>:
 8010d54:	b510      	push	{r4, lr}
 8010d56:	4604      	mov	r4, r0
 8010d58:	f001 fdce 	bl	80128f8 <uxr_nanos>
 8010d5c:	e9d4 3226 	ldrd	r3, r2, [r4, #152]	@ 0x98
 8010d60:	1ac0      	subs	r0, r0, r3
 8010d62:	eb61 0102 	sbc.w	r1, r1, r2
 8010d66:	bd10      	pop	{r4, pc}

08010d68 <uxr_flash_output_streams>:
 8010d68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010d6c:	7e03      	ldrb	r3, [r0, #24]
 8010d6e:	b084      	sub	sp, #16
 8010d70:	4604      	mov	r4, r0
 8010d72:	2b00      	cmp	r3, #0
 8010d74:	d035      	beq.n	8010de2 <uxr_flash_output_streams+0x7a>
 8010d76:	f04f 0900 	mov.w	r9, #0
 8010d7a:	4648      	mov	r0, r9
 8010d7c:	f10d 0802 	add.w	r8, sp, #2
 8010d80:	af03      	add	r7, sp, #12
 8010d82:	ae02      	add	r6, sp, #8
 8010d84:	e006      	b.n	8010d94 <uxr_flash_output_streams+0x2c>
 8010d86:	7e23      	ldrb	r3, [r4, #24]
 8010d88:	f109 0901 	add.w	r9, r9, #1
 8010d8c:	fa5f f089 	uxtb.w	r0, r9
 8010d90:	4283      	cmp	r3, r0
 8010d92:	d926      	bls.n	8010de2 <uxr_flash_output_streams+0x7a>
 8010d94:	2201      	movs	r2, #1
 8010d96:	4611      	mov	r1, r2
 8010d98:	eb04 1500 	add.w	r5, r4, r0, lsl #4
 8010d9c:	f001 fc14 	bl	80125c8 <uxr_stream_id>
 8010da0:	3508      	adds	r5, #8
 8010da2:	4684      	mov	ip, r0
 8010da4:	4643      	mov	r3, r8
 8010da6:	463a      	mov	r2, r7
 8010da8:	4631      	mov	r1, r6
 8010daa:	4628      	mov	r0, r5
 8010dac:	f8cd c004 	str.w	ip, [sp, #4]
 8010db0:	f006 fbfa 	bl	80175a8 <uxr_prepare_best_effort_buffer_to_send>
 8010db4:	2800      	cmp	r0, #0
 8010db6:	d0e6      	beq.n	8010d86 <uxr_flash_output_streams+0x1e>
 8010db8:	9b02      	ldr	r3, [sp, #8]
 8010dba:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 8010dbe:	f89d 1004 	ldrb.w	r1, [sp, #4]
 8010dc2:	4620      	mov	r0, r4
 8010dc4:	f000 fee0 	bl	8011b88 <uxr_stamp_session_header>
 8010dc8:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8010dca:	9a03      	ldr	r2, [sp, #12]
 8010dcc:	685d      	ldr	r5, [r3, #4]
 8010dce:	6818      	ldr	r0, [r3, #0]
 8010dd0:	9902      	ldr	r1, [sp, #8]
 8010dd2:	47a8      	blx	r5
 8010dd4:	f109 0901 	add.w	r9, r9, #1
 8010dd8:	7e23      	ldrb	r3, [r4, #24]
 8010dda:	fa5f f089 	uxtb.w	r0, r9
 8010dde:	4283      	cmp	r3, r0
 8010de0:	d8d8      	bhi.n	8010d94 <uxr_flash_output_streams+0x2c>
 8010de2:	f894 3048 	ldrb.w	r3, [r4, #72]	@ 0x48
 8010de6:	b38b      	cbz	r3, 8010e4c <uxr_flash_output_streams+0xe4>
 8010de8:	f04f 0900 	mov.w	r9, #0
 8010dec:	f10d 0802 	add.w	r8, sp, #2
 8010df0:	af03      	add	r7, sp, #12
 8010df2:	ae02      	add	r6, sp, #8
 8010df4:	4648      	mov	r0, r9
 8010df6:	2201      	movs	r2, #1
 8010df8:	2102      	movs	r1, #2
 8010dfa:	eb00 0580 	add.w	r5, r0, r0, lsl #2
 8010dfe:	f001 fbe3 	bl	80125c8 <uxr_stream_id>
 8010e02:	eb04 05c5 	add.w	r5, r4, r5, lsl #3
 8010e06:	3520      	adds	r5, #32
 8010e08:	9001      	str	r0, [sp, #4]
 8010e0a:	e00d      	b.n	8010e28 <uxr_flash_output_streams+0xc0>
 8010e0c:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 8010e10:	f89d 1004 	ldrb.w	r1, [sp, #4]
 8010e14:	9b02      	ldr	r3, [sp, #8]
 8010e16:	f000 feb7 	bl	8011b88 <uxr_stamp_session_header>
 8010e1a:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8010e1c:	9a03      	ldr	r2, [sp, #12]
 8010e1e:	f8d3 a004 	ldr.w	sl, [r3, #4]
 8010e22:	9902      	ldr	r1, [sp, #8]
 8010e24:	6818      	ldr	r0, [r3, #0]
 8010e26:	47d0      	blx	sl
 8010e28:	4643      	mov	r3, r8
 8010e2a:	463a      	mov	r2, r7
 8010e2c:	4631      	mov	r1, r6
 8010e2e:	4628      	mov	r0, r5
 8010e30:	f006 fdd8 	bl	80179e4 <uxr_prepare_next_reliable_buffer_to_send>
 8010e34:	4603      	mov	r3, r0
 8010e36:	4620      	mov	r0, r4
 8010e38:	2b00      	cmp	r3, #0
 8010e3a:	d1e7      	bne.n	8010e0c <uxr_flash_output_streams+0xa4>
 8010e3c:	f894 3048 	ldrb.w	r3, [r4, #72]	@ 0x48
 8010e40:	f109 0901 	add.w	r9, r9, #1
 8010e44:	fa5f f089 	uxtb.w	r0, r9
 8010e48:	4283      	cmp	r3, r0
 8010e4a:	d8d4      	bhi.n	8010df6 <uxr_flash_output_streams+0x8e>
 8010e4c:	b004      	add	sp, #16
 8010e4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010e52:	bf00      	nop

08010e54 <read_submessage_info>:
 8010e54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010e58:	460d      	mov	r5, r1
 8010e5a:	f5ad 7d24 	sub.w	sp, sp, #656	@ 0x290
 8010e5e:	4669      	mov	r1, sp
 8010e60:	4607      	mov	r7, r0
 8010e62:	4628      	mov	r0, r5
 8010e64:	f002 fcd0 	bl	8013808 <uxr_deserialize_BaseObjectReply>
 8010e68:	a902      	add	r1, sp, #8
 8010e6a:	4604      	mov	r4, r0
 8010e6c:	4628      	mov	r0, r5
 8010e6e:	f89d 8005 	ldrb.w	r8, [sp, #5]
 8010e72:	f7fe f8ff 	bl	800f074 <ucdr_deserialize_bool>
 8010e76:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8010e7a:	4004      	ands	r4, r0
 8010e7c:	b2e4      	uxtb	r4, r4
 8010e7e:	b95b      	cbnz	r3, 8010e98 <read_submessage_info+0x44>
 8010e80:	a987      	add	r1, sp, #540	@ 0x21c
 8010e82:	4628      	mov	r0, r5
 8010e84:	f7fe f8f6 	bl	800f074 <ucdr_deserialize_bool>
 8010e88:	f89d 321c 	ldrb.w	r3, [sp, #540]	@ 0x21c
 8010e8c:	4606      	mov	r6, r0
 8010e8e:	b94b      	cbnz	r3, 8010ea4 <read_submessage_info+0x50>
 8010e90:	f50d 7d24 	add.w	sp, sp, #656	@ 0x290
 8010e94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010e98:	a903      	add	r1, sp, #12
 8010e9a:	4628      	mov	r0, r5
 8010e9c:	f002 fb5c 	bl	8013558 <uxr_deserialize_ObjectVariant>
 8010ea0:	4004      	ands	r4, r0
 8010ea2:	e7ed      	b.n	8010e80 <read_submessage_info+0x2c>
 8010ea4:	a988      	add	r1, sp, #544	@ 0x220
 8010ea6:	4628      	mov	r0, r5
 8010ea8:	f7fe f912 	bl	800f0d0 <ucdr_deserialize_uint8_t>
 8010eac:	4234      	tst	r4, r6
 8010eae:	d0ef      	beq.n	8010e90 <read_submessage_info+0x3c>
 8010eb0:	2800      	cmp	r0, #0
 8010eb2:	d0ed      	beq.n	8010e90 <read_submessage_info+0x3c>
 8010eb4:	f89d 3220 	ldrb.w	r3, [sp, #544]	@ 0x220
 8010eb8:	2b0d      	cmp	r3, #13
 8010eba:	d1e9      	bne.n	8010e90 <read_submessage_info+0x3c>
 8010ebc:	a98a      	add	r1, sp, #552	@ 0x228
 8010ebe:	4628      	mov	r0, r5
 8010ec0:	f7fe feac 	bl	800fc1c <ucdr_deserialize_int16_t>
 8010ec4:	b140      	cbz	r0, 8010ed8 <read_submessage_info+0x84>
 8010ec6:	f9bd 3228 	ldrsh.w	r3, [sp, #552]	@ 0x228
 8010eca:	2b00      	cmp	r3, #0
 8010ecc:	dd07      	ble.n	8010ede <read_submessage_info+0x8a>
 8010ece:	f1b8 0f00 	cmp.w	r8, #0
 8010ed2:	bf14      	ite	ne
 8010ed4:	2001      	movne	r0, #1
 8010ed6:	2002      	moveq	r0, #2
 8010ed8:	f887 00b5 	strb.w	r0, [r7, #181]	@ 0xb5
 8010edc:	e7d8      	b.n	8010e90 <read_submessage_info+0x3c>
 8010ede:	2000      	movs	r0, #0
 8010ee0:	e7fa      	b.n	8010ed8 <read_submessage_info+0x84>
 8010ee2:	bf00      	nop

08010ee4 <read_submessage_list>:
 8010ee4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010ee8:	b097      	sub	sp, #92	@ 0x5c
 8010eea:	4ec1      	ldr	r6, [pc, #772]	@ (80111f0 <read_submessage_list+0x30c>)
 8010eec:	9209      	str	r2, [sp, #36]	@ 0x24
 8010eee:	4604      	mov	r4, r0
 8010ef0:	460d      	mov	r5, r1
 8010ef2:	f04f 0801 	mov.w	r8, #1
 8010ef6:	f10d 032f 	add.w	r3, sp, #47	@ 0x2f
 8010efa:	aa0c      	add	r2, sp, #48	@ 0x30
 8010efc:	f10d 012e 	add.w	r1, sp, #46	@ 0x2e
 8010f00:	4628      	mov	r0, r5
 8010f02:	f001 fcb3 	bl	801286c <uxr_read_submessage_header>
 8010f06:	2800      	cmp	r0, #0
 8010f08:	f000 813e 	beq.w	8011188 <read_submessage_list+0x2a4>
 8010f0c:	f89d 302e 	ldrb.w	r3, [sp, #46]	@ 0x2e
 8010f10:	f89d 2026 	ldrb.w	r2, [sp, #38]	@ 0x26
 8010f14:	3b02      	subs	r3, #2
 8010f16:	2b0d      	cmp	r3, #13
 8010f18:	d8ed      	bhi.n	8010ef6 <read_submessage_list+0x12>
 8010f1a:	a101      	add	r1, pc, #4	@ (adr r1, 8010f20 <read_submessage_list+0x3c>)
 8010f1c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8010f20:	0801117f 	.word	0x0801117f
 8010f24:	08010ef7 	.word	0x08010ef7
 8010f28:	0801116f 	.word	0x0801116f
 8010f2c:	0801110d 	.word	0x0801110d
 8010f30:	08011103 	.word	0x08011103
 8010f34:	08010ef7 	.word	0x08010ef7
 8010f38:	08010ef7 	.word	0x08010ef7
 8010f3c:	08011063 	.word	0x08011063
 8010f40:	08010ff3 	.word	0x08010ff3
 8010f44:	08010fb3 	.word	0x08010fb3
 8010f48:	08010ef7 	.word	0x08010ef7
 8010f4c:	08010ef7 	.word	0x08010ef7
 8010f50:	08010ef7 	.word	0x08010ef7
 8010f54:	08010f59 	.word	0x08010f59
 8010f58:	a910      	add	r1, sp, #64	@ 0x40
 8010f5a:	4628      	mov	r0, r5
 8010f5c:	f002 fe8c 	bl	8013c78 <uxr_deserialize_TIMESTAMP_REPLY_Payload>
 8010f60:	f8d4 9090 	ldr.w	r9, [r4, #144]	@ 0x90
 8010f64:	f1b9 0f00 	cmp.w	r9, #0
 8010f68:	f000 8116 	beq.w	8011198 <read_submessage_list+0x2b4>
 8010f6c:	f001 fcc4 	bl	80128f8 <uxr_nanos>
 8010f70:	9f15      	ldr	r7, [sp, #84]	@ 0x54
 8010f72:	4602      	mov	r2, r0
 8010f74:	460b      	mov	r3, r1
 8010f76:	9814      	ldr	r0, [sp, #80]	@ 0x50
 8010f78:	2100      	movs	r1, #0
 8010f7a:	468c      	mov	ip, r1
 8010f7c:	fbc0 7c06 	smlal	r7, ip, r0, r6
 8010f80:	e9cd 7c04 	strd	r7, ip, [sp, #16]
 8010f84:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8010f86:	9f11      	ldr	r7, [sp, #68]	@ 0x44
 8010f88:	468c      	mov	ip, r1
 8010f8a:	fbc0 7c06 	smlal	r7, ip, r0, r6
 8010f8e:	46e2      	mov	sl, ip
 8010f90:	46bc      	mov	ip, r7
 8010f92:	e9dd 0712 	ldrd	r0, r7, [sp, #72]	@ 0x48
 8010f96:	fbc0 7106 	smlal	r7, r1, r0, r6
 8010f9a:	e9cd ca02 	strd	ip, sl, [sp, #8]
 8010f9e:	e9cd 7100 	strd	r7, r1, [sp]
 8010fa2:	f8d4 1094 	ldr.w	r1, [r4, #148]	@ 0x94
 8010fa6:	9106      	str	r1, [sp, #24]
 8010fa8:	4620      	mov	r0, r4
 8010faa:	47c8      	blx	r9
 8010fac:	f884 80a0 	strb.w	r8, [r4, #160]	@ 0xa0
 8010fb0:	e7a1      	b.n	8010ef6 <read_submessage_list+0x12>
 8010fb2:	a910      	add	r1, sp, #64	@ 0x40
 8010fb4:	4628      	mov	r0, r5
 8010fb6:	f002 fe4d 	bl	8013c54 <uxr_deserialize_HEARTBEAT_Payload>
 8010fba:	2100      	movs	r1, #0
 8010fbc:	f89d 0044 	ldrb.w	r0, [sp, #68]	@ 0x44
 8010fc0:	f001 fb2c 	bl	801261c <uxr_stream_id_from_raw>
 8010fc4:	f3c0 2707 	ubfx	r7, r0, #8, #8
 8010fc8:	900f      	str	r0, [sp, #60]	@ 0x3c
 8010fca:	4639      	mov	r1, r7
 8010fcc:	f104 0008 	add.w	r0, r4, #8
 8010fd0:	f001 fc12 	bl	80127f8 <uxr_get_input_reliable_stream>
 8010fd4:	2800      	cmp	r0, #0
 8010fd6:	d08e      	beq.n	8010ef6 <read_submessage_list+0x12>
 8010fd8:	f8bd 1040 	ldrh.w	r1, [sp, #64]	@ 0x40
 8010fdc:	f8bd 2042 	ldrh.w	r2, [sp, #66]	@ 0x42
 8010fe0:	f006 fa50 	bl	8017484 <uxr_process_heartbeat>
 8010fe4:	f89d 103c 	ldrb.w	r1, [sp, #60]	@ 0x3c
 8010fe8:	463a      	mov	r2, r7
 8010fea:	4620      	mov	r0, r4
 8010fec:	f7ff fdf6 	bl	8010bdc <write_submessage_acknack.isra.0>
 8010ff0:	e781      	b.n	8010ef6 <read_submessage_list+0x12>
 8010ff2:	a910      	add	r1, sp, #64	@ 0x40
 8010ff4:	4628      	mov	r0, r5
 8010ff6:	f002 fe05 	bl	8013c04 <uxr_deserialize_ACKNACK_Payload>
 8010ffa:	2100      	movs	r1, #0
 8010ffc:	f89d 0044 	ldrb.w	r0, [sp, #68]	@ 0x44
 8011000:	f001 fb0c 	bl	801261c <uxr_stream_id_from_raw>
 8011004:	900d      	str	r0, [sp, #52]	@ 0x34
 8011006:	f3c0 2107 	ubfx	r1, r0, #8, #8
 801100a:	f104 0008 	add.w	r0, r4, #8
 801100e:	f001 fbdf 	bl	80127d0 <uxr_get_output_reliable_stream>
 8011012:	4607      	mov	r7, r0
 8011014:	2800      	cmp	r0, #0
 8011016:	f43f af6e 	beq.w	8010ef6 <read_submessage_list+0x12>
 801101a:	f89d 3042 	ldrb.w	r3, [sp, #66]	@ 0x42
 801101e:	f89d 1043 	ldrb.w	r1, [sp, #67]	@ 0x43
 8011022:	f8bd 2040 	ldrh.w	r2, [sp, #64]	@ 0x40
 8011026:	eb01 2103 	add.w	r1, r1, r3, lsl #8
 801102a:	b289      	uxth	r1, r1
 801102c:	f006 fd84 	bl	8017b38 <uxr_process_acknack>
 8011030:	4638      	mov	r0, r7
 8011032:	f006 fd41 	bl	8017ab8 <uxr_begin_output_nack_buffer_it>
 8011036:	f10d 0a38 	add.w	sl, sp, #56	@ 0x38
 801103a:	f8ad 0032 	strh.w	r0, [sp, #50]	@ 0x32
 801103e:	e006      	b.n	801104e <read_submessage_list+0x16a>
 8011040:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8011042:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8011044:	f8d3 9004 	ldr.w	r9, [r3, #4]
 8011048:	990e      	ldr	r1, [sp, #56]	@ 0x38
 801104a:	6818      	ldr	r0, [r3, #0]
 801104c:	47c8      	blx	r9
 801104e:	f10d 0332 	add.w	r3, sp, #50	@ 0x32
 8011052:	aa0f      	add	r2, sp, #60	@ 0x3c
 8011054:	4651      	mov	r1, sl
 8011056:	4638      	mov	r0, r7
 8011058:	f006 fd30 	bl	8017abc <uxr_next_reliable_nack_buffer_to_send>
 801105c:	2800      	cmp	r0, #0
 801105e:	d1ef      	bne.n	8011040 <read_submessage_list+0x15c>
 8011060:	e749      	b.n	8010ef6 <read_submessage_list+0x12>
 8011062:	f89d 3025 	ldrb.w	r3, [sp, #37]	@ 0x25
 8011066:	f88d 3035 	strb.w	r3, [sp, #53]	@ 0x35
 801106a:	f10d 0a38 	add.w	sl, sp, #56	@ 0x38
 801106e:	f89d 3027 	ldrb.w	r3, [sp, #39]	@ 0x27
 8011072:	f88d 3037 	strb.w	r3, [sp, #55]	@ 0x37
 8011076:	4651      	mov	r1, sl
 8011078:	f89d 3024 	ldrb.w	r3, [sp, #36]	@ 0x24
 801107c:	f8bd 7030 	ldrh.w	r7, [sp, #48]	@ 0x30
 8011080:	f89d 902f 	ldrb.w	r9, [sp, #47]	@ 0x2f
 8011084:	f88d 2036 	strb.w	r2, [sp, #54]	@ 0x36
 8011088:	4628      	mov	r0, r5
 801108a:	f88d 3034 	strb.w	r3, [sp, #52]	@ 0x34
 801108e:	f002 fb05 	bl	801369c <uxr_deserialize_BaseObjectRequest>
 8011092:	4650      	mov	r0, sl
 8011094:	a90f      	add	r1, sp, #60	@ 0x3c
 8011096:	f10d 0232 	add.w	r2, sp, #50	@ 0x32
 801109a:	f000 fdf1 	bl	8011c80 <uxr_parse_base_object_request>
 801109e:	f8d4 b080 	ldr.w	fp, [r4, #128]	@ 0x80
 80110a2:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80110a4:	f8bd a032 	ldrh.w	sl, [sp, #50]	@ 0x32
 80110a8:	9110      	str	r1, [sp, #64]	@ 0x40
 80110aa:	3f04      	subs	r7, #4
 80110ac:	f009 090e 	and.w	r9, r9, #14
 80110b0:	b2bf      	uxth	r7, r7
 80110b2:	f1bb 0f00 	cmp.w	fp, #0
 80110b6:	d006      	beq.n	80110c6 <read_submessage_list+0x1e2>
 80110b8:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 80110bc:	9300      	str	r3, [sp, #0]
 80110be:	4652      	mov	r2, sl
 80110c0:	2300      	movs	r3, #0
 80110c2:	4620      	mov	r0, r4
 80110c4:	47d8      	blx	fp
 80110c6:	6fe2      	ldr	r2, [r4, #124]	@ 0x7c
 80110c8:	b16a      	cbz	r2, 80110e6 <read_submessage_list+0x202>
 80110ca:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 80110cc:	2100      	movs	r1, #0
 80110ce:	3802      	subs	r0, #2
 80110d0:	e002      	b.n	80110d8 <read_submessage_list+0x1f4>
 80110d2:	3101      	adds	r1, #1
 80110d4:	4291      	cmp	r1, r2
 80110d6:	d006      	beq.n	80110e6 <read_submessage_list+0x202>
 80110d8:	f830 3f02 	ldrh.w	r3, [r0, #2]!
 80110dc:	4553      	cmp	r3, sl
 80110de:	d1f8      	bne.n	80110d2 <read_submessage_list+0x1ee>
 80110e0:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 80110e2:	2200      	movs	r2, #0
 80110e4:	545a      	strb	r2, [r3, r1]
 80110e6:	f8bd 1032 	ldrh.w	r1, [sp, #50]	@ 0x32
 80110ea:	9102      	str	r1, [sp, #8]
 80110ec:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80110ee:	9101      	str	r1, [sp, #4]
 80110f0:	990d      	ldr	r1, [sp, #52]	@ 0x34
 80110f2:	9100      	str	r1, [sp, #0]
 80110f4:	464b      	mov	r3, r9
 80110f6:	463a      	mov	r2, r7
 80110f8:	4629      	mov	r1, r5
 80110fa:	4620      	mov	r0, r4
 80110fc:	f7ff fc4c 	bl	8010998 <read_submessage_format>
 8011100:	e6f9      	b.n	8010ef6 <read_submessage_list+0x12>
 8011102:	4629      	mov	r1, r5
 8011104:	4620      	mov	r0, r4
 8011106:	f7ff fea5 	bl	8010e54 <read_submessage_info>
 801110a:	e6f4      	b.n	8010ef6 <read_submessage_list+0x12>
 801110c:	2a00      	cmp	r2, #0
 801110e:	d03e      	beq.n	801118e <read_submessage_list+0x2aa>
 8011110:	a910      	add	r1, sp, #64	@ 0x40
 8011112:	4628      	mov	r0, r5
 8011114:	f002 fcd2 	bl	8013abc <uxr_deserialize_STATUS_Payload>
 8011118:	a90e      	add	r1, sp, #56	@ 0x38
 801111a:	aa0d      	add	r2, sp, #52	@ 0x34
 801111c:	a810      	add	r0, sp, #64	@ 0x40
 801111e:	f000 fdaf 	bl	8011c80 <uxr_parse_base_object_request>
 8011122:	f8d4 a080 	ldr.w	sl, [r4, #128]	@ 0x80
 8011126:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8011128:	f89d 9044 	ldrb.w	r9, [sp, #68]	@ 0x44
 801112c:	f8bd 7034 	ldrh.w	r7, [sp, #52]	@ 0x34
 8011130:	910f      	str	r1, [sp, #60]	@ 0x3c
 8011132:	f1ba 0f00 	cmp.w	sl, #0
 8011136:	d006      	beq.n	8011146 <read_submessage_list+0x262>
 8011138:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 801113c:	9300      	str	r3, [sp, #0]
 801113e:	463a      	mov	r2, r7
 8011140:	464b      	mov	r3, r9
 8011142:	4620      	mov	r0, r4
 8011144:	47d0      	blx	sl
 8011146:	6fe2      	ldr	r2, [r4, #124]	@ 0x7c
 8011148:	2a00      	cmp	r2, #0
 801114a:	f43f aed4 	beq.w	8010ef6 <read_submessage_list+0x12>
 801114e:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 8011150:	2100      	movs	r1, #0
 8011152:	3802      	subs	r0, #2
 8011154:	e003      	b.n	801115e <read_submessage_list+0x27a>
 8011156:	3101      	adds	r1, #1
 8011158:	4291      	cmp	r1, r2
 801115a:	f43f aecc 	beq.w	8010ef6 <read_submessage_list+0x12>
 801115e:	f830 3f02 	ldrh.w	r3, [r0, #2]!
 8011162:	42bb      	cmp	r3, r7
 8011164:	d1f7      	bne.n	8011156 <read_submessage_list+0x272>
 8011166:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 8011168:	f803 9001 	strb.w	r9, [r3, r1]
 801116c:	e6c3      	b.n	8010ef6 <read_submessage_list+0x12>
 801116e:	2a00      	cmp	r2, #0
 8011170:	f47f aec1 	bne.w	8010ef6 <read_submessage_list+0x12>
 8011174:	4629      	mov	r1, r5
 8011176:	4620      	mov	r0, r4
 8011178:	f000 fcc8 	bl	8011b0c <uxr_read_create_session_status>
 801117c:	e6bb      	b.n	8010ef6 <read_submessage_list+0x12>
 801117e:	4629      	mov	r1, r5
 8011180:	4620      	mov	r0, r4
 8011182:	f7ff fcf5 	bl	8010b70 <read_submessage_get_info>
 8011186:	e6b6      	b.n	8010ef6 <read_submessage_list+0x12>
 8011188:	b017      	add	sp, #92	@ 0x5c
 801118a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801118e:	4629      	mov	r1, r5
 8011190:	4620      	mov	r0, r4
 8011192:	f000 fcc7 	bl	8011b24 <uxr_read_delete_session_status>
 8011196:	e6ae      	b.n	8010ef6 <read_submessage_list+0x12>
 8011198:	f001 fbae 	bl	80128f8 <uxr_nanos>
 801119c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801119e:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80111a0:	464f      	mov	r7, r9
 80111a2:	fbc3 2706 	smlal	r2, r7, r3, r6
 80111a6:	1812      	adds	r2, r2, r0
 80111a8:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80111aa:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 80111ac:	eb47 0101 	adc.w	r1, r7, r1
 80111b0:	464f      	mov	r7, r9
 80111b2:	fbc3 0706 	smlal	r0, r7, r3, r6
 80111b6:	463b      	mov	r3, r7
 80111b8:	4684      	mov	ip, r0
 80111ba:	e9dd 7010 	ldrd	r7, r0, [sp, #64]	@ 0x40
 80111be:	fbc7 0906 	smlal	r0, r9, r7, r6
 80111c2:	eb1c 0c00 	adds.w	ip, ip, r0
 80111c6:	464f      	mov	r7, r9
 80111c8:	eb43 0307 	adc.w	r3, r3, r7
 80111cc:	ebb2 0c0c 	subs.w	ip, r2, ip
 80111d0:	eb61 0303 	sbc.w	r3, r1, r3
 80111d4:	0fda      	lsrs	r2, r3, #31
 80111d6:	eb12 020c 	adds.w	r2, r2, ip
 80111da:	f143 0300 	adc.w	r3, r3, #0
 80111de:	0852      	lsrs	r2, r2, #1
 80111e0:	ea42 72c3 	orr.w	r2, r2, r3, lsl #31
 80111e4:	105b      	asrs	r3, r3, #1
 80111e6:	f8c4 2098 	str.w	r2, [r4, #152]	@ 0x98
 80111ea:	f8c4 309c 	str.w	r3, [r4, #156]	@ 0x9c
 80111ee:	e6dd      	b.n	8010fac <read_submessage_list+0xc8>
 80111f0:	3b9aca00 	.word	0x3b9aca00

080111f4 <listen_message_reliably>:
 80111f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80111f8:	1e0b      	subs	r3, r1, #0
 80111fa:	b09d      	sub	sp, #116	@ 0x74
 80111fc:	bfb8      	it	lt
 80111fe:	f06f 4300 	mvnlt.w	r3, #2147483648	@ 0x80000000
 8011202:	4680      	mov	r8, r0
 8011204:	9305      	str	r3, [sp, #20]
 8011206:	f001 fb5d 	bl	80128c4 <uxr_millis>
 801120a:	f898 2048 	ldrb.w	r2, [r8, #72]	@ 0x48
 801120e:	4681      	mov	r9, r0
 8011210:	2a00      	cmp	r2, #0
 8011212:	f000 80a1 	beq.w	8011358 <listen_message_reliably+0x164>
 8011216:	2600      	movs	r6, #0
 8011218:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 801121c:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 8011220:	9303      	str	r3, [sp, #12]
 8011222:	4630      	mov	r0, r6
 8011224:	460f      	mov	r7, r1
 8011226:	e00f      	b.n	8011248 <listen_message_reliably+0x54>
 8011228:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 801122c:	9903      	ldr	r1, [sp, #12]
 801122e:	455a      	cmp	r2, fp
 8011230:	f106 0601 	add.w	r6, r6, #1
 8011234:	eb73 0101 	sbcs.w	r1, r3, r1
 8011238:	b2f0      	uxtb	r0, r6
 801123a:	da01      	bge.n	8011240 <listen_message_reliably+0x4c>
 801123c:	4693      	mov	fp, r2
 801123e:	9303      	str	r3, [sp, #12]
 8011240:	f898 3048 	ldrb.w	r3, [r8, #72]	@ 0x48
 8011244:	4283      	cmp	r3, r0
 8011246:	d960      	bls.n	801130a <listen_message_reliably+0x116>
 8011248:	eb00 0480 	add.w	r4, r0, r0, lsl #2
 801124c:	2102      	movs	r1, #2
 801124e:	2201      	movs	r2, #1
 8011250:	f001 f9ba 	bl	80125c8 <uxr_stream_id>
 8011254:	00e4      	lsls	r4, r4, #3
 8011256:	f104 0520 	add.w	r5, r4, #32
 801125a:	4445      	add	r5, r8
 801125c:	4601      	mov	r1, r0
 801125e:	463b      	mov	r3, r7
 8011260:	464a      	mov	r2, r9
 8011262:	4628      	mov	r0, r5
 8011264:	9109      	str	r1, [sp, #36]	@ 0x24
 8011266:	f006 fbfd 	bl	8017a64 <uxr_update_output_stream_heartbeat_timestamp>
 801126a:	eb08 0304 	add.w	r3, r8, r4
 801126e:	2800      	cmp	r0, #0
 8011270:	d0da      	beq.n	8011228 <listen_message_reliably+0x34>
 8011272:	f89d 3024 	ldrb.w	r3, [sp, #36]	@ 0x24
 8011276:	f89d 5025 	ldrb.w	r5, [sp, #37]	@ 0x25
 801127a:	9304      	str	r3, [sp, #16]
 801127c:	4640      	mov	r0, r8
 801127e:	f000 fcd9 	bl	8011c34 <uxr_session_header_offset>
 8011282:	3501      	adds	r5, #1
 8011284:	f10d 0a50 	add.w	sl, sp, #80	@ 0x50
 8011288:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 801128c:	eb08 05c5 	add.w	r5, r8, r5, lsl #3
 8011290:	2300      	movs	r3, #0
 8011292:	2211      	movs	r2, #17
 8011294:	9000      	str	r0, [sp, #0]
 8011296:	a90c      	add	r1, sp, #48	@ 0x30
 8011298:	4650      	mov	r0, sl
 801129a:	f7fe fe9d 	bl	800ffd8 <ucdr_init_buffer_origin_offset>
 801129e:	2300      	movs	r3, #0
 80112a0:	2205      	movs	r2, #5
 80112a2:	210b      	movs	r1, #11
 80112a4:	4650      	mov	r0, sl
 80112a6:	f001 fac7 	bl	8012838 <uxr_buffer_submessage_header>
 80112aa:	8968      	ldrh	r0, [r5, #10]
 80112ac:	2101      	movs	r1, #1
 80112ae:	f006 fc9b 	bl	8017be8 <uxr_seq_num_add>
 80112b2:	892b      	ldrh	r3, [r5, #8]
 80112b4:	f8ad 302a 	strh.w	r3, [sp, #42]	@ 0x2a
 80112b8:	4602      	mov	r2, r0
 80112ba:	9b04      	ldr	r3, [sp, #16]
 80112bc:	f8ad 2028 	strh.w	r2, [sp, #40]	@ 0x28
 80112c0:	a90a      	add	r1, sp, #40	@ 0x28
 80112c2:	4650      	mov	r0, sl
 80112c4:	f88d 302c 	strb.w	r3, [sp, #44]	@ 0x2c
 80112c8:	f002 fcb0 	bl	8013c2c <uxr_serialize_HEARTBEAT_Payload>
 80112cc:	2200      	movs	r2, #0
 80112ce:	4611      	mov	r1, r2
 80112d0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80112d2:	4640      	mov	r0, r8
 80112d4:	f000 fc58 	bl	8011b88 <uxr_stamp_session_header>
 80112d8:	4650      	mov	r0, sl
 80112da:	f7fe febb 	bl	8010054 <ucdr_buffer_length>
 80112de:	f8d8 3070 	ldr.w	r3, [r8, #112]	@ 0x70
 80112e2:	4602      	mov	r2, r0
 80112e4:	a90c      	add	r1, sp, #48	@ 0x30
 80112e6:	e9d3 0500 	ldrd	r0, r5, [r3]
 80112ea:	4444      	add	r4, r8
 80112ec:	47a8      	blx	r5
 80112ee:	e9d4 230e 	ldrd	r2, r3, [r4, #56]	@ 0x38
 80112f2:	9903      	ldr	r1, [sp, #12]
 80112f4:	455a      	cmp	r2, fp
 80112f6:	f106 0601 	add.w	r6, r6, #1
 80112fa:	eb73 0101 	sbcs.w	r1, r3, r1
 80112fe:	b2f0      	uxtb	r0, r6
 8011300:	db9c      	blt.n	801123c <listen_message_reliably+0x48>
 8011302:	f898 3048 	ldrb.w	r3, [r8, #72]	@ 0x48
 8011306:	4283      	cmp	r3, r0
 8011308:	d89e      	bhi.n	8011248 <listen_message_reliably+0x54>
 801130a:	9a03      	ldr	r2, [sp, #12]
 801130c:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8011310:	429a      	cmp	r2, r3
 8011312:	bf08      	it	eq
 8011314:	f1bb 3fff 	cmpeq.w	fp, #4294967295	@ 0xffffffff
 8011318:	d01e      	beq.n	8011358 <listen_message_reliably+0x164>
 801131a:	ebab 0309 	sub.w	r3, fp, r9
 801131e:	9905      	ldr	r1, [sp, #20]
 8011320:	f8d8 2070 	ldr.w	r2, [r8, #112]	@ 0x70
 8011324:	2b00      	cmp	r3, #0
 8011326:	bf08      	it	eq
 8011328:	2301      	moveq	r3, #1
 801132a:	4299      	cmp	r1, r3
 801132c:	bfa8      	it	ge
 801132e:	4619      	movge	r1, r3
 8011330:	6894      	ldr	r4, [r2, #8]
 8011332:	6810      	ldr	r0, [r2, #0]
 8011334:	4689      	mov	r9, r1
 8011336:	460b      	mov	r3, r1
 8011338:	aa08      	add	r2, sp, #32
 801133a:	a907      	add	r1, sp, #28
 801133c:	47a0      	blx	r4
 801133e:	b968      	cbnz	r0, 801135c <listen_message_reliably+0x168>
 8011340:	9b05      	ldr	r3, [sp, #20]
 8011342:	eba3 0309 	sub.w	r3, r3, r9
 8011346:	2b00      	cmp	r3, #0
 8011348:	9305      	str	r3, [sp, #20]
 801134a:	f73f af5c 	bgt.w	8011206 <listen_message_reliably+0x12>
 801134e:	4604      	mov	r4, r0
 8011350:	4620      	mov	r0, r4
 8011352:	b01d      	add	sp, #116	@ 0x74
 8011354:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011358:	9b05      	ldr	r3, [sp, #20]
 801135a:	e7e0      	b.n	801131e <listen_message_reliably+0x12a>
 801135c:	e9dd 1207 	ldrd	r1, r2, [sp, #28]
 8011360:	4604      	mov	r4, r0
 8011362:	a80c      	add	r0, sp, #48	@ 0x30
 8011364:	f7fe fe4a 	bl	800fffc <ucdr_init_buffer>
 8011368:	2500      	movs	r5, #0
 801136a:	f10d 031a 	add.w	r3, sp, #26
 801136e:	aa06      	add	r2, sp, #24
 8011370:	a90c      	add	r1, sp, #48	@ 0x30
 8011372:	4640      	mov	r0, r8
 8011374:	f88d 5018 	strb.w	r5, [sp, #24]
 8011378:	f000 fc1a 	bl	8011bb0 <uxr_read_session_header>
 801137c:	b918      	cbnz	r0, 8011386 <listen_message_reliably+0x192>
 801137e:	4620      	mov	r0, r4
 8011380:	b01d      	add	sp, #116	@ 0x74
 8011382:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011386:	4629      	mov	r1, r5
 8011388:	f89d 0018 	ldrb.w	r0, [sp, #24]
 801138c:	f001 f946 	bl	801261c <uxr_stream_id_from_raw>
 8011390:	f3c0 4507 	ubfx	r5, r0, #16, #8
 8011394:	2d01      	cmp	r5, #1
 8011396:	e9cd 0009 	strd	r0, r0, [sp, #36]	@ 0x24
 801139a:	f8bd a01a 	ldrh.w	sl, [sp, #26]
 801139e:	f3c0 2607 	ubfx	r6, r0, #8, #8
 80113a2:	d04b      	beq.n	801143c <listen_message_reliably+0x248>
 80113a4:	2d02      	cmp	r5, #2
 80113a6:	d00f      	beq.n	80113c8 <listen_message_reliably+0x1d4>
 80113a8:	2d00      	cmp	r5, #0
 80113aa:	d1e8      	bne.n	801137e <listen_message_reliably+0x18a>
 80113ac:	4629      	mov	r1, r5
 80113ae:	4628      	mov	r0, r5
 80113b0:	f001 f934 	bl	801261c <uxr_stream_id_from_raw>
 80113b4:	a90c      	add	r1, sp, #48	@ 0x30
 80113b6:	4602      	mov	r2, r0
 80113b8:	4640      	mov	r0, r8
 80113ba:	920a      	str	r2, [sp, #40]	@ 0x28
 80113bc:	f7ff fd92 	bl	8010ee4 <read_submessage_list>
 80113c0:	4620      	mov	r0, r4
 80113c2:	b01d      	add	sp, #116	@ 0x74
 80113c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80113c8:	4631      	mov	r1, r6
 80113ca:	f108 0008 	add.w	r0, r8, #8
 80113ce:	f89d 9024 	ldrb.w	r9, [sp, #36]	@ 0x24
 80113d2:	f001 fa11 	bl	80127f8 <uxr_get_input_reliable_stream>
 80113d6:	4607      	mov	r7, r0
 80113d8:	b338      	cbz	r0, 801142a <listen_message_reliably+0x236>
 80113da:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80113dc:	9203      	str	r2, [sp, #12]
 80113de:	a80c      	add	r0, sp, #48	@ 0x30
 80113e0:	f7fe fe3c 	bl	801005c <ucdr_buffer_remaining>
 80113e4:	4603      	mov	r3, r0
 80113e6:	f10d 0019 	add.w	r0, sp, #25
 80113ea:	9000      	str	r0, [sp, #0]
 80113ec:	9a03      	ldr	r2, [sp, #12]
 80113ee:	4651      	mov	r1, sl
 80113f0:	4638      	mov	r0, r7
 80113f2:	f005 ff4d 	bl	8017290 <uxr_receive_reliable_message>
 80113f6:	b1c0      	cbz	r0, 801142a <listen_message_reliably+0x236>
 80113f8:	f89d 3019 	ldrb.w	r3, [sp, #25]
 80113fc:	b393      	cbz	r3, 8011464 <listen_message_reliably+0x270>
 80113fe:	ad14      	add	r5, sp, #80	@ 0x50
 8011400:	f04f 0a02 	mov.w	sl, #2
 8011404:	e00a      	b.n	801141c <listen_message_reliably+0x228>
 8011406:	f88d 9028 	strb.w	r9, [sp, #40]	@ 0x28
 801140a:	f88d 6029 	strb.w	r6, [sp, #41]	@ 0x29
 801140e:	f88d a02a 	strb.w	sl, [sp, #42]	@ 0x2a
 8011412:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8011414:	4629      	mov	r1, r5
 8011416:	4640      	mov	r0, r8
 8011418:	f7ff fd64 	bl	8010ee4 <read_submessage_list>
 801141c:	2204      	movs	r2, #4
 801141e:	4629      	mov	r1, r5
 8011420:	4638      	mov	r0, r7
 8011422:	f005 ffb5 	bl	8017390 <uxr_next_input_reliable_buffer_available>
 8011426:	2800      	cmp	r0, #0
 8011428:	d1ed      	bne.n	8011406 <listen_message_reliably+0x212>
 801142a:	4640      	mov	r0, r8
 801142c:	4632      	mov	r2, r6
 801142e:	4649      	mov	r1, r9
 8011430:	f7ff fbd4 	bl	8010bdc <write_submessage_acknack.isra.0>
 8011434:	4620      	mov	r0, r4
 8011436:	b01d      	add	sp, #116	@ 0x74
 8011438:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801143c:	4631      	mov	r1, r6
 801143e:	f108 0008 	add.w	r0, r8, #8
 8011442:	f001 f9cf 	bl	80127e4 <uxr_get_input_best_effort_stream>
 8011446:	2800      	cmp	r0, #0
 8011448:	d099      	beq.n	801137e <listen_message_reliably+0x18a>
 801144a:	4651      	mov	r1, sl
 801144c:	f005 fe8c 	bl	8017168 <uxr_receive_best_effort_message>
 8011450:	2800      	cmp	r0, #0
 8011452:	d094      	beq.n	801137e <listen_message_reliably+0x18a>
 8011454:	f88d 502a 	strb.w	r5, [sp, #42]	@ 0x2a
 8011458:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801145a:	a90c      	add	r1, sp, #48	@ 0x30
 801145c:	4640      	mov	r0, r8
 801145e:	f7ff fd41 	bl	8010ee4 <read_submessage_list>
 8011462:	e78c      	b.n	801137e <listen_message_reliably+0x18a>
 8011464:	f88d 502a 	strb.w	r5, [sp, #42]	@ 0x2a
 8011468:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801146a:	a90c      	add	r1, sp, #48	@ 0x30
 801146c:	4640      	mov	r0, r8
 801146e:	f7ff fd39 	bl	8010ee4 <read_submessage_list>
 8011472:	e7c4      	b.n	80113fe <listen_message_reliably+0x20a>

08011474 <uxr_run_session_timeout>:
 8011474:	b570      	push	{r4, r5, r6, lr}
 8011476:	4604      	mov	r4, r0
 8011478:	460d      	mov	r5, r1
 801147a:	f001 fa23 	bl	80128c4 <uxr_millis>
 801147e:	4606      	mov	r6, r0
 8011480:	4620      	mov	r0, r4
 8011482:	f7ff fc71 	bl	8010d68 <uxr_flash_output_streams>
 8011486:	4629      	mov	r1, r5
 8011488:	4620      	mov	r0, r4
 801148a:	f7ff feb3 	bl	80111f4 <listen_message_reliably>
 801148e:	f001 fa19 	bl	80128c4 <uxr_millis>
 8011492:	1b83      	subs	r3, r0, r6
 8011494:	1ae9      	subs	r1, r5, r3
 8011496:	2900      	cmp	r1, #0
 8011498:	dcf6      	bgt.n	8011488 <uxr_run_session_timeout+0x14>
 801149a:	f104 0008 	add.w	r0, r4, #8
 801149e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80114a2:	f001 b9b3 	b.w	801280c <uxr_output_streams_confirmed>
 80114a6:	bf00      	nop

080114a8 <uxr_run_session_until_data>:
 80114a8:	b570      	push	{r4, r5, r6, lr}
 80114aa:	4604      	mov	r4, r0
 80114ac:	460d      	mov	r5, r1
 80114ae:	f001 fa09 	bl	80128c4 <uxr_millis>
 80114b2:	4606      	mov	r6, r0
 80114b4:	4620      	mov	r0, r4
 80114b6:	f7ff fc57 	bl	8010d68 <uxr_flash_output_streams>
 80114ba:	2300      	movs	r3, #0
 80114bc:	f884 30b4 	strb.w	r3, [r4, #180]	@ 0xb4
 80114c0:	4629      	mov	r1, r5
 80114c2:	e005      	b.n	80114d0 <uxr_run_session_until_data+0x28>
 80114c4:	f001 f9fe 	bl	80128c4 <uxr_millis>
 80114c8:	1b83      	subs	r3, r0, r6
 80114ca:	1ae9      	subs	r1, r5, r3
 80114cc:	2900      	cmp	r1, #0
 80114ce:	dd07      	ble.n	80114e0 <uxr_run_session_until_data+0x38>
 80114d0:	4620      	mov	r0, r4
 80114d2:	f7ff fe8f 	bl	80111f4 <listen_message_reliably>
 80114d6:	f894 00b4 	ldrb.w	r0, [r4, #180]	@ 0xb4
 80114da:	2800      	cmp	r0, #0
 80114dc:	d0f2      	beq.n	80114c4 <uxr_run_session_until_data+0x1c>
 80114de:	bd70      	pop	{r4, r5, r6, pc}
 80114e0:	f894 00b4 	ldrb.w	r0, [r4, #180]	@ 0xb4
 80114e4:	bd70      	pop	{r4, r5, r6, pc}
 80114e6:	bf00      	nop

080114e8 <uxr_run_session_until_confirm_delivery>:
 80114e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80114ec:	4606      	mov	r6, r0
 80114ee:	460d      	mov	r5, r1
 80114f0:	f001 f9e8 	bl	80128c4 <uxr_millis>
 80114f4:	4607      	mov	r7, r0
 80114f6:	4630      	mov	r0, r6
 80114f8:	f7ff fc36 	bl	8010d68 <uxr_flash_output_streams>
 80114fc:	2d00      	cmp	r5, #0
 80114fe:	f106 0808 	add.w	r8, r6, #8
 8011502:	bfa8      	it	ge
 8011504:	462c      	movge	r4, r5
 8011506:	da07      	bge.n	8011518 <uxr_run_session_until_confirm_delivery+0x30>
 8011508:	e00e      	b.n	8011528 <uxr_run_session_until_confirm_delivery+0x40>
 801150a:	f7ff fe73 	bl	80111f4 <listen_message_reliably>
 801150e:	f001 f9d9 	bl	80128c4 <uxr_millis>
 8011512:	1bc3      	subs	r3, r0, r7
 8011514:	1aec      	subs	r4, r5, r3
 8011516:	d407      	bmi.n	8011528 <uxr_run_session_until_confirm_delivery+0x40>
 8011518:	4640      	mov	r0, r8
 801151a:	f001 f977 	bl	801280c <uxr_output_streams_confirmed>
 801151e:	4603      	mov	r3, r0
 8011520:	4621      	mov	r1, r4
 8011522:	4630      	mov	r0, r6
 8011524:	2b00      	cmp	r3, #0
 8011526:	d0f0      	beq.n	801150a <uxr_run_session_until_confirm_delivery+0x22>
 8011528:	4640      	mov	r0, r8
 801152a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801152e:	f001 b96d 	b.w	801280c <uxr_output_streams_confirmed>
 8011532:	bf00      	nop

08011534 <uxr_run_session_until_all_status>:
 8011534:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011538:	9c08      	ldr	r4, [sp, #32]
 801153a:	4606      	mov	r6, r0
 801153c:	460f      	mov	r7, r1
 801153e:	4691      	mov	r9, r2
 8011540:	461d      	mov	r5, r3
 8011542:	f7ff fc11 	bl	8010d68 <uxr_flash_output_streams>
 8011546:	b124      	cbz	r4, 8011552 <uxr_run_session_until_all_status+0x1e>
 8011548:	4622      	mov	r2, r4
 801154a:	21ff      	movs	r1, #255	@ 0xff
 801154c:	4628      	mov	r0, r5
 801154e:	f007 f9c5 	bl	80188dc <memset>
 8011552:	e9c6 951d 	strd	r9, r5, [r6, #116]	@ 0x74
 8011556:	67f4      	str	r4, [r6, #124]	@ 0x7c
 8011558:	f001 f9b4 	bl	80128c4 <uxr_millis>
 801155c:	3d01      	subs	r5, #1
 801155e:	f1a9 0902 	sub.w	r9, r9, #2
 8011562:	4680      	mov	r8, r0
 8011564:	4639      	mov	r1, r7
 8011566:	4630      	mov	r0, r6
 8011568:	f7ff fe44 	bl	80111f4 <listen_message_reliably>
 801156c:	f001 f9aa 	bl	80128c4 <uxr_millis>
 8011570:	eba0 0008 	sub.w	r0, r0, r8
 8011574:	1a39      	subs	r1, r7, r0
 8011576:	b344      	cbz	r4, 80115ca <uxr_run_session_until_all_status+0x96>
 8011578:	4628      	mov	r0, r5
 801157a:	46ac      	mov	ip, r5
 801157c:	2301      	movs	r3, #1
 801157e:	e002      	b.n	8011586 <uxr_run_session_until_all_status+0x52>
 8011580:	42a3      	cmp	r3, r4
 8011582:	d20d      	bcs.n	80115a0 <uxr_run_session_until_all_status+0x6c>
 8011584:	3301      	adds	r3, #1
 8011586:	f81c ef01 	ldrb.w	lr, [ip, #1]!
 801158a:	f1be 0fff 	cmp.w	lr, #255	@ 0xff
 801158e:	d1f7      	bne.n	8011580 <uxr_run_session_until_all_status+0x4c>
 8011590:	42a3      	cmp	r3, r4
 8011592:	f839 2013 	ldrh.w	r2, [r9, r3, lsl #1]
 8011596:	d213      	bcs.n	80115c0 <uxr_run_session_until_all_status+0x8c>
 8011598:	2a00      	cmp	r2, #0
 801159a:	d0f3      	beq.n	8011584 <uxr_run_session_until_all_status+0x50>
 801159c:	2900      	cmp	r1, #0
 801159e:	dce2      	bgt.n	8011566 <uxr_run_session_until_all_status+0x32>
 80115a0:	2300      	movs	r3, #0
 80115a2:	67f3      	str	r3, [r6, #124]	@ 0x7c
 80115a4:	442c      	add	r4, r5
 80115a6:	e001      	b.n	80115ac <uxr_run_session_until_all_status+0x78>
 80115a8:	2b01      	cmp	r3, #1
 80115aa:	d812      	bhi.n	80115d2 <uxr_run_session_until_all_status+0x9e>
 80115ac:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 80115b0:	4284      	cmp	r4, r0
 80115b2:	d1f9      	bne.n	80115a8 <uxr_run_session_until_all_status+0x74>
 80115b4:	2b01      	cmp	r3, #1
 80115b6:	bf8c      	ite	hi
 80115b8:	2000      	movhi	r0, #0
 80115ba:	2001      	movls	r0, #1
 80115bc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80115c0:	2900      	cmp	r1, #0
 80115c2:	dded      	ble.n	80115a0 <uxr_run_session_until_all_status+0x6c>
 80115c4:	2a00      	cmp	r2, #0
 80115c6:	d1ce      	bne.n	8011566 <uxr_run_session_until_all_status+0x32>
 80115c8:	e7ea      	b.n	80115a0 <uxr_run_session_until_all_status+0x6c>
 80115ca:	67f4      	str	r4, [r6, #124]	@ 0x7c
 80115cc:	2001      	movs	r0, #1
 80115ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80115d2:	2000      	movs	r0, #0
 80115d4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

080115d8 <uxr_run_session_until_pong>:
 80115d8:	b570      	push	{r4, r5, r6, lr}
 80115da:	4604      	mov	r4, r0
 80115dc:	460d      	mov	r5, r1
 80115de:	f001 f971 	bl	80128c4 <uxr_millis>
 80115e2:	4606      	mov	r6, r0
 80115e4:	4620      	mov	r0, r4
 80115e6:	f7ff fbbf 	bl	8010d68 <uxr_flash_output_streams>
 80115ea:	2300      	movs	r3, #0
 80115ec:	f884 30b5 	strb.w	r3, [r4, #181]	@ 0xb5
 80115f0:	4629      	mov	r1, r5
 80115f2:	e005      	b.n	8011600 <uxr_run_session_until_pong+0x28>
 80115f4:	f001 f966 	bl	80128c4 <uxr_millis>
 80115f8:	1b83      	subs	r3, r0, r6
 80115fa:	1ae9      	subs	r1, r5, r3
 80115fc:	2900      	cmp	r1, #0
 80115fe:	dd0c      	ble.n	801161a <uxr_run_session_until_pong+0x42>
 8011600:	4620      	mov	r0, r4
 8011602:	f7ff fdf7 	bl	80111f4 <listen_message_reliably>
 8011606:	f894 00b5 	ldrb.w	r0, [r4, #181]	@ 0xb5
 801160a:	2800      	cmp	r0, #0
 801160c:	d0f2      	beq.n	80115f4 <uxr_run_session_until_pong+0x1c>
 801160e:	f1a0 0001 	sub.w	r0, r0, #1
 8011612:	fab0 f080 	clz	r0, r0
 8011616:	0940      	lsrs	r0, r0, #5
 8011618:	bd70      	pop	{r4, r5, r6, pc}
 801161a:	f894 00b5 	ldrb.w	r0, [r4, #181]	@ 0xb5
 801161e:	f1a0 0001 	sub.w	r0, r0, #1
 8011622:	fab0 f080 	clz	r0, r0
 8011626:	0940      	lsrs	r0, r0, #5
 8011628:	bd70      	pop	{r4, r5, r6, pc}
 801162a:	bf00      	nop

0801162c <wait_session_status>:
 801162c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011630:	4604      	mov	r4, r0
 8011632:	b09d      	sub	sp, #116	@ 0x74
 8011634:	20ff      	movs	r0, #255	@ 0xff
 8011636:	7160      	strb	r0, [r4, #5]
 8011638:	9303      	str	r3, [sp, #12]
 801163a:	2b00      	cmp	r3, #0
 801163c:	f000 80b6 	beq.w	80117ac <wait_session_status+0x180>
 8011640:	468a      	mov	sl, r1
 8011642:	4691      	mov	r9, r2
 8011644:	f04f 0b00 	mov.w	fp, #0
 8011648:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 801164a:	464a      	mov	r2, r9
 801164c:	e9d3 0500 	ldrd	r0, r5, [r3]
 8011650:	4651      	mov	r1, sl
 8011652:	47a8      	blx	r5
 8011654:	f001 f936 	bl	80128c4 <uxr_millis>
 8011658:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 801165c:	4605      	mov	r5, r0
 801165e:	e009      	b.n	8011674 <wait_session_status+0x48>
 8011660:	f001 f930 	bl	80128c4 <uxr_millis>
 8011664:	1b40      	subs	r0, r0, r5
 8011666:	f5c0 737a 	rsb	r3, r0, #1000	@ 0x3e8
 801166a:	2b00      	cmp	r3, #0
 801166c:	dd40      	ble.n	80116f0 <wait_session_status+0xc4>
 801166e:	7960      	ldrb	r0, [r4, #5]
 8011670:	28ff      	cmp	r0, #255	@ 0xff
 8011672:	d145      	bne.n	8011700 <wait_session_status+0xd4>
 8011674:	6f22      	ldr	r2, [r4, #112]	@ 0x70
 8011676:	a908      	add	r1, sp, #32
 8011678:	6896      	ldr	r6, [r2, #8]
 801167a:	6810      	ldr	r0, [r2, #0]
 801167c:	aa09      	add	r2, sp, #36	@ 0x24
 801167e:	47b0      	blx	r6
 8011680:	2800      	cmp	r0, #0
 8011682:	d0ed      	beq.n	8011660 <wait_session_status+0x34>
 8011684:	e9dd 1208 	ldrd	r1, r2, [sp, #32]
 8011688:	a80c      	add	r0, sp, #48	@ 0x30
 801168a:	f7fe fcb7 	bl	800fffc <ucdr_init_buffer>
 801168e:	2600      	movs	r6, #0
 8011690:	f10d 031e 	add.w	r3, sp, #30
 8011694:	aa07      	add	r2, sp, #28
 8011696:	a90c      	add	r1, sp, #48	@ 0x30
 8011698:	4620      	mov	r0, r4
 801169a:	f88d 601c 	strb.w	r6, [sp, #28]
 801169e:	f000 fa87 	bl	8011bb0 <uxr_read_session_header>
 80116a2:	2800      	cmp	r0, #0
 80116a4:	d0dc      	beq.n	8011660 <wait_session_status+0x34>
 80116a6:	4631      	mov	r1, r6
 80116a8:	f89d 001c 	ldrb.w	r0, [sp, #28]
 80116ac:	f000 ffb6 	bl	801261c <uxr_stream_id_from_raw>
 80116b0:	f3c0 4707 	ubfx	r7, r0, #16, #8
 80116b4:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 80116b8:	9302      	str	r3, [sp, #8]
 80116ba:	2f01      	cmp	r7, #1
 80116bc:	e9cd 000a 	strd	r0, r0, [sp, #40]	@ 0x28
 80116c0:	f3c0 2607 	ubfx	r6, r0, #8, #8
 80116c4:	d05c      	beq.n	8011780 <wait_session_status+0x154>
 80116c6:	2f02      	cmp	r7, #2
 80116c8:	d020      	beq.n	801170c <wait_session_status+0xe0>
 80116ca:	2f00      	cmp	r7, #0
 80116cc:	d1c8      	bne.n	8011660 <wait_session_status+0x34>
 80116ce:	4639      	mov	r1, r7
 80116d0:	4638      	mov	r0, r7
 80116d2:	f000 ffa3 	bl	801261c <uxr_stream_id_from_raw>
 80116d6:	a90c      	add	r1, sp, #48	@ 0x30
 80116d8:	4602      	mov	r2, r0
 80116da:	900b      	str	r0, [sp, #44]	@ 0x2c
 80116dc:	4620      	mov	r0, r4
 80116de:	f7ff fc01 	bl	8010ee4 <read_submessage_list>
 80116e2:	f001 f8ef 	bl	80128c4 <uxr_millis>
 80116e6:	1b40      	subs	r0, r0, r5
 80116e8:	f5c0 737a 	rsb	r3, r0, #1000	@ 0x3e8
 80116ec:	2b00      	cmp	r3, #0
 80116ee:	dcbe      	bgt.n	801166e <wait_session_status+0x42>
 80116f0:	9b03      	ldr	r3, [sp, #12]
 80116f2:	7960      	ldrb	r0, [r4, #5]
 80116f4:	f10b 0b01 	add.w	fp, fp, #1
 80116f8:	455b      	cmp	r3, fp
 80116fa:	d001      	beq.n	8011700 <wait_session_status+0xd4>
 80116fc:	28ff      	cmp	r0, #255	@ 0xff
 80116fe:	d0a3      	beq.n	8011648 <wait_session_status+0x1c>
 8011700:	38ff      	subs	r0, #255	@ 0xff
 8011702:	bf18      	it	ne
 8011704:	2001      	movne	r0, #1
 8011706:	b01d      	add	sp, #116	@ 0x74
 8011708:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801170c:	f89d 3028 	ldrb.w	r3, [sp, #40]	@ 0x28
 8011710:	9304      	str	r3, [sp, #16]
 8011712:	4631      	mov	r1, r6
 8011714:	f104 0008 	add.w	r0, r4, #8
 8011718:	f001 f86e 	bl	80127f8 <uxr_get_input_reliable_stream>
 801171c:	4680      	mov	r8, r0
 801171e:	b348      	cbz	r0, 8011774 <wait_session_status+0x148>
 8011720:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8011722:	9205      	str	r2, [sp, #20]
 8011724:	a80c      	add	r0, sp, #48	@ 0x30
 8011726:	f7fe fc99 	bl	801005c <ucdr_buffer_remaining>
 801172a:	4603      	mov	r3, r0
 801172c:	f10d 001d 	add.w	r0, sp, #29
 8011730:	9000      	str	r0, [sp, #0]
 8011732:	9a05      	ldr	r2, [sp, #20]
 8011734:	9902      	ldr	r1, [sp, #8]
 8011736:	4640      	mov	r0, r8
 8011738:	f005 fdaa 	bl	8017290 <uxr_receive_reliable_message>
 801173c:	b1d0      	cbz	r0, 8011774 <wait_session_status+0x148>
 801173e:	f89d 301d 	ldrb.w	r3, [sp, #29]
 8011742:	2b00      	cmp	r3, #0
 8011744:	d03a      	beq.n	80117bc <wait_session_status+0x190>
 8011746:	9f04      	ldr	r7, [sp, #16]
 8011748:	e00a      	b.n	8011760 <wait_session_status+0x134>
 801174a:	f04f 0302 	mov.w	r3, #2
 801174e:	f88d 702c 	strb.w	r7, [sp, #44]	@ 0x2c
 8011752:	f88d 602d 	strb.w	r6, [sp, #45]	@ 0x2d
 8011756:	f88d 302e 	strb.w	r3, [sp, #46]	@ 0x2e
 801175a:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 801175c:	f7ff fbc2 	bl	8010ee4 <read_submessage_list>
 8011760:	a914      	add	r1, sp, #80	@ 0x50
 8011762:	2204      	movs	r2, #4
 8011764:	4640      	mov	r0, r8
 8011766:	f005 fe13 	bl	8017390 <uxr_next_input_reliable_buffer_available>
 801176a:	4603      	mov	r3, r0
 801176c:	a914      	add	r1, sp, #80	@ 0x50
 801176e:	4620      	mov	r0, r4
 8011770:	2b00      	cmp	r3, #0
 8011772:	d1ea      	bne.n	801174a <wait_session_status+0x11e>
 8011774:	9904      	ldr	r1, [sp, #16]
 8011776:	4632      	mov	r2, r6
 8011778:	4620      	mov	r0, r4
 801177a:	f7ff fa2f 	bl	8010bdc <write_submessage_acknack.isra.0>
 801177e:	e76f      	b.n	8011660 <wait_session_status+0x34>
 8011780:	4631      	mov	r1, r6
 8011782:	f104 0008 	add.w	r0, r4, #8
 8011786:	f001 f82d 	bl	80127e4 <uxr_get_input_best_effort_stream>
 801178a:	2800      	cmp	r0, #0
 801178c:	f43f af68 	beq.w	8011660 <wait_session_status+0x34>
 8011790:	9902      	ldr	r1, [sp, #8]
 8011792:	f005 fce9 	bl	8017168 <uxr_receive_best_effort_message>
 8011796:	2800      	cmp	r0, #0
 8011798:	f43f af62 	beq.w	8011660 <wait_session_status+0x34>
 801179c:	f88d 702e 	strb.w	r7, [sp, #46]	@ 0x2e
 80117a0:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80117a2:	a90c      	add	r1, sp, #48	@ 0x30
 80117a4:	4620      	mov	r0, r4
 80117a6:	f7ff fb9d 	bl	8010ee4 <read_submessage_list>
 80117aa:	e759      	b.n	8011660 <wait_session_status+0x34>
 80117ac:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 80117ae:	e9d3 0400 	ldrd	r0, r4, [r3]
 80117b2:	47a0      	blx	r4
 80117b4:	2001      	movs	r0, #1
 80117b6:	b01d      	add	sp, #116	@ 0x74
 80117b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80117bc:	f88d 702e 	strb.w	r7, [sp, #46]	@ 0x2e
 80117c0:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80117c2:	a90c      	add	r1, sp, #48	@ 0x30
 80117c4:	4620      	mov	r0, r4
 80117c6:	f7ff fb8d 	bl	8010ee4 <read_submessage_list>
 80117ca:	e7bc      	b.n	8011746 <wait_session_status+0x11a>

080117cc <uxr_delete_session_retries>:
 80117cc:	b530      	push	{r4, r5, lr}
 80117ce:	b08f      	sub	sp, #60	@ 0x3c
 80117d0:	4604      	mov	r4, r0
 80117d2:	460d      	mov	r5, r1
 80117d4:	f000 fa2e 	bl	8011c34 <uxr_session_header_offset>
 80117d8:	2300      	movs	r3, #0
 80117da:	2210      	movs	r2, #16
 80117dc:	9000      	str	r0, [sp, #0]
 80117de:	a902      	add	r1, sp, #8
 80117e0:	a806      	add	r0, sp, #24
 80117e2:	f7fe fbf9 	bl	800ffd8 <ucdr_init_buffer_origin_offset>
 80117e6:	a906      	add	r1, sp, #24
 80117e8:	4620      	mov	r0, r4
 80117ea:	f000 f973 	bl	8011ad4 <uxr_buffer_delete_session>
 80117ee:	2200      	movs	r2, #0
 80117f0:	4611      	mov	r1, r2
 80117f2:	9b06      	ldr	r3, [sp, #24]
 80117f4:	4620      	mov	r0, r4
 80117f6:	f000 f9c7 	bl	8011b88 <uxr_stamp_session_header>
 80117fa:	a806      	add	r0, sp, #24
 80117fc:	f7fe fc2a 	bl	8010054 <ucdr_buffer_length>
 8011800:	462b      	mov	r3, r5
 8011802:	4602      	mov	r2, r0
 8011804:	a902      	add	r1, sp, #8
 8011806:	4620      	mov	r0, r4
 8011808:	f7ff ff10 	bl	801162c <wait_session_status>
 801180c:	b118      	cbz	r0, 8011816 <uxr_delete_session_retries+0x4a>
 801180e:	7960      	ldrb	r0, [r4, #5]
 8011810:	fab0 f080 	clz	r0, r0
 8011814:	0940      	lsrs	r0, r0, #5
 8011816:	b00f      	add	sp, #60	@ 0x3c
 8011818:	bd30      	pop	{r4, r5, pc}
 801181a:	bf00      	nop

0801181c <uxr_create_session>:
 801181c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011820:	f100 0b08 	add.w	fp, r0, #8
 8011824:	b0ab      	sub	sp, #172	@ 0xac
 8011826:	4604      	mov	r4, r0
 8011828:	4658      	mov	r0, fp
 801182a:	f000 ff2b 	bl	8012684 <uxr_reset_stream_storage>
 801182e:	4620      	mov	r0, r4
 8011830:	f000 fa00 	bl	8011c34 <uxr_session_header_offset>
 8011834:	2300      	movs	r3, #0
 8011836:	9000      	str	r0, [sp, #0]
 8011838:	221c      	movs	r2, #28
 801183a:	a90b      	add	r1, sp, #44	@ 0x2c
 801183c:	a812      	add	r0, sp, #72	@ 0x48
 801183e:	f7fe fbcb 	bl	800ffd8 <ucdr_init_buffer_origin_offset>
 8011842:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8011844:	8a1a      	ldrh	r2, [r3, #16]
 8011846:	3a04      	subs	r2, #4
 8011848:	b292      	uxth	r2, r2
 801184a:	a912      	add	r1, sp, #72	@ 0x48
 801184c:	4620      	mov	r0, r4
 801184e:	f000 f917 	bl	8011a80 <uxr_buffer_create_session>
 8011852:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8011854:	4620      	mov	r0, r4
 8011856:	f000 f983 	bl	8011b60 <uxr_stamp_create_session_header>
 801185a:	a812      	add	r0, sp, #72	@ 0x48
 801185c:	f7fe fbfa 	bl	8010054 <ucdr_buffer_length>
 8011860:	23ff      	movs	r3, #255	@ 0xff
 8011862:	7163      	strb	r3, [r4, #5]
 8011864:	230a      	movs	r3, #10
 8011866:	46da      	mov	sl, fp
 8011868:	9303      	str	r3, [sp, #12]
 801186a:	4683      	mov	fp, r0
 801186c:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 801186e:	465a      	mov	r2, fp
 8011870:	e9d3 0500 	ldrd	r0, r5, [r3]
 8011874:	a90b      	add	r1, sp, #44	@ 0x2c
 8011876:	47a8      	blx	r5
 8011878:	f001 f824 	bl	80128c4 <uxr_millis>
 801187c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8011880:	4605      	mov	r5, r0
 8011882:	e009      	b.n	8011898 <uxr_create_session+0x7c>
 8011884:	f001 f81e 	bl	80128c4 <uxr_millis>
 8011888:	1b40      	subs	r0, r0, r5
 801188a:	f5c0 737a 	rsb	r3, r0, #1000	@ 0x3e8
 801188e:	2b00      	cmp	r3, #0
 8011890:	7962      	ldrb	r2, [r4, #5]
 8011892:	dd38      	ble.n	8011906 <uxr_create_session+0xea>
 8011894:	2aff      	cmp	r2, #255	@ 0xff
 8011896:	d13c      	bne.n	8011912 <uxr_create_session+0xf6>
 8011898:	6f22      	ldr	r2, [r4, #112]	@ 0x70
 801189a:	a907      	add	r1, sp, #28
 801189c:	6896      	ldr	r6, [r2, #8]
 801189e:	6810      	ldr	r0, [r2, #0]
 80118a0:	aa08      	add	r2, sp, #32
 80118a2:	47b0      	blx	r6
 80118a4:	2800      	cmp	r0, #0
 80118a6:	d0ed      	beq.n	8011884 <uxr_create_session+0x68>
 80118a8:	e9dd 1207 	ldrd	r1, r2, [sp, #28]
 80118ac:	a81a      	add	r0, sp, #104	@ 0x68
 80118ae:	f7fe fba5 	bl	800fffc <ucdr_init_buffer>
 80118b2:	2600      	movs	r6, #0
 80118b4:	f10d 031a 	add.w	r3, sp, #26
 80118b8:	aa06      	add	r2, sp, #24
 80118ba:	a91a      	add	r1, sp, #104	@ 0x68
 80118bc:	4620      	mov	r0, r4
 80118be:	f88d 6018 	strb.w	r6, [sp, #24]
 80118c2:	f000 f975 	bl	8011bb0 <uxr_read_session_header>
 80118c6:	2800      	cmp	r0, #0
 80118c8:	d0dc      	beq.n	8011884 <uxr_create_session+0x68>
 80118ca:	4631      	mov	r1, r6
 80118cc:	f89d 0018 	ldrb.w	r0, [sp, #24]
 80118d0:	f000 fea4 	bl	801261c <uxr_stream_id_from_raw>
 80118d4:	f3c0 4607 	ubfx	r6, r0, #16, #8
 80118d8:	2e01      	cmp	r6, #1
 80118da:	e9cd 0009 	strd	r0, r0, [sp, #36]	@ 0x24
 80118de:	f8bd 901a 	ldrh.w	r9, [sp, #26]
 80118e2:	f3c0 2707 	ubfx	r7, r0, #8, #8
 80118e6:	d053      	beq.n	8011990 <uxr_create_session+0x174>
 80118e8:	2e02      	cmp	r6, #2
 80118ea:	d018      	beq.n	801191e <uxr_create_session+0x102>
 80118ec:	2e00      	cmp	r6, #0
 80118ee:	d1c9      	bne.n	8011884 <uxr_create_session+0x68>
 80118f0:	4631      	mov	r1, r6
 80118f2:	4630      	mov	r0, r6
 80118f4:	f000 fe92 	bl	801261c <uxr_stream_id_from_raw>
 80118f8:	a91a      	add	r1, sp, #104	@ 0x68
 80118fa:	4602      	mov	r2, r0
 80118fc:	900a      	str	r0, [sp, #40]	@ 0x28
 80118fe:	4620      	mov	r0, r4
 8011900:	f7ff faf0 	bl	8010ee4 <read_submessage_list>
 8011904:	e7be      	b.n	8011884 <uxr_create_session+0x68>
 8011906:	9b03      	ldr	r3, [sp, #12]
 8011908:	3b01      	subs	r3, #1
 801190a:	9303      	str	r3, [sp, #12]
 801190c:	d001      	beq.n	8011912 <uxr_create_session+0xf6>
 801190e:	2aff      	cmp	r2, #255	@ 0xff
 8011910:	d0ac      	beq.n	801186c <uxr_create_session+0x50>
 8011912:	2a00      	cmp	r2, #0
 8011914:	d051      	beq.n	80119ba <uxr_create_session+0x19e>
 8011916:	2000      	movs	r0, #0
 8011918:	b02b      	add	sp, #172	@ 0xac
 801191a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801191e:	f89d 3024 	ldrb.w	r3, [sp, #36]	@ 0x24
 8011922:	9304      	str	r3, [sp, #16]
 8011924:	4639      	mov	r1, r7
 8011926:	4650      	mov	r0, sl
 8011928:	f000 ff66 	bl	80127f8 <uxr_get_input_reliable_stream>
 801192c:	4680      	mov	r8, r0
 801192e:	b348      	cbz	r0, 8011984 <uxr_create_session+0x168>
 8011930:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8011932:	9205      	str	r2, [sp, #20]
 8011934:	a81a      	add	r0, sp, #104	@ 0x68
 8011936:	f7fe fb91 	bl	801005c <ucdr_buffer_remaining>
 801193a:	4603      	mov	r3, r0
 801193c:	f10d 0019 	add.w	r0, sp, #25
 8011940:	9000      	str	r0, [sp, #0]
 8011942:	9a05      	ldr	r2, [sp, #20]
 8011944:	4649      	mov	r1, r9
 8011946:	4640      	mov	r0, r8
 8011948:	f005 fca2 	bl	8017290 <uxr_receive_reliable_message>
 801194c:	b1d0      	cbz	r0, 8011984 <uxr_create_session+0x168>
 801194e:	f89d 3019 	ldrb.w	r3, [sp, #25]
 8011952:	2b00      	cmp	r3, #0
 8011954:	d038      	beq.n	80119c8 <uxr_create_session+0x1ac>
 8011956:	9e04      	ldr	r6, [sp, #16]
 8011958:	e00a      	b.n	8011970 <uxr_create_session+0x154>
 801195a:	f04f 0302 	mov.w	r3, #2
 801195e:	f88d 6028 	strb.w	r6, [sp, #40]	@ 0x28
 8011962:	f88d 7029 	strb.w	r7, [sp, #41]	@ 0x29
 8011966:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801196a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801196c:	f7ff faba 	bl	8010ee4 <read_submessage_list>
 8011970:	a922      	add	r1, sp, #136	@ 0x88
 8011972:	2204      	movs	r2, #4
 8011974:	4640      	mov	r0, r8
 8011976:	f005 fd0b 	bl	8017390 <uxr_next_input_reliable_buffer_available>
 801197a:	4603      	mov	r3, r0
 801197c:	a922      	add	r1, sp, #136	@ 0x88
 801197e:	4620      	mov	r0, r4
 8011980:	2b00      	cmp	r3, #0
 8011982:	d1ea      	bne.n	801195a <uxr_create_session+0x13e>
 8011984:	9904      	ldr	r1, [sp, #16]
 8011986:	463a      	mov	r2, r7
 8011988:	4620      	mov	r0, r4
 801198a:	f7ff f927 	bl	8010bdc <write_submessage_acknack.isra.0>
 801198e:	e779      	b.n	8011884 <uxr_create_session+0x68>
 8011990:	4639      	mov	r1, r7
 8011992:	4650      	mov	r0, sl
 8011994:	f000 ff26 	bl	80127e4 <uxr_get_input_best_effort_stream>
 8011998:	2800      	cmp	r0, #0
 801199a:	f43f af73 	beq.w	8011884 <uxr_create_session+0x68>
 801199e:	4649      	mov	r1, r9
 80119a0:	f005 fbe2 	bl	8017168 <uxr_receive_best_effort_message>
 80119a4:	2800      	cmp	r0, #0
 80119a6:	f43f af6d 	beq.w	8011884 <uxr_create_session+0x68>
 80119aa:	f88d 602a 	strb.w	r6, [sp, #42]	@ 0x2a
 80119ae:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80119b0:	a91a      	add	r1, sp, #104	@ 0x68
 80119b2:	4620      	mov	r0, r4
 80119b4:	f7ff fa96 	bl	8010ee4 <read_submessage_list>
 80119b8:	e764      	b.n	8011884 <uxr_create_session+0x68>
 80119ba:	4650      	mov	r0, sl
 80119bc:	f000 fe62 	bl	8012684 <uxr_reset_stream_storage>
 80119c0:	2001      	movs	r0, #1
 80119c2:	b02b      	add	sp, #172	@ 0xac
 80119c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80119c8:	f88d 602a 	strb.w	r6, [sp, #42]	@ 0x2a
 80119cc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80119ce:	a91a      	add	r1, sp, #104	@ 0x68
 80119d0:	4620      	mov	r0, r4
 80119d2:	f7ff fa87 	bl	8010ee4 <read_submessage_list>
 80119d6:	e7be      	b.n	8011956 <uxr_create_session+0x13a>

080119d8 <uxr_prepare_stream_to_write_submessage>:
 80119d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80119dc:	b082      	sub	sp, #8
 80119de:	4682      	mov	sl, r0
 80119e0:	4610      	mov	r0, r2
 80119e2:	4615      	mov	r5, r2
 80119e4:	461e      	mov	r6, r3
 80119e6:	f89d 7028 	ldrb.w	r7, [sp, #40]	@ 0x28
 80119ea:	f89d 802c 	ldrb.w	r8, [sp, #44]	@ 0x2c
 80119ee:	9101      	str	r1, [sp, #4]
 80119f0:	f3c1 2407 	ubfx	r4, r1, #8, #8
 80119f4:	f000 ff60 	bl	80128b8 <uxr_submessage_padding>
 80119f8:	f89d 3006 	ldrb.w	r3, [sp, #6]
 80119fc:	f105 0904 	add.w	r9, r5, #4
 8011a00:	2b01      	cmp	r3, #1
 8011a02:	4481      	add	r9, r0
 8011a04:	d01d      	beq.n	8011a42 <uxr_prepare_stream_to_write_submessage+0x6a>
 8011a06:	2b02      	cmp	r3, #2
 8011a08:	d116      	bne.n	8011a38 <uxr_prepare_stream_to_write_submessage+0x60>
 8011a0a:	4621      	mov	r1, r4
 8011a0c:	f10a 0008 	add.w	r0, sl, #8
 8011a10:	f000 fede 	bl	80127d0 <uxr_get_output_reliable_stream>
 8011a14:	4604      	mov	r4, r0
 8011a16:	b158      	cbz	r0, 8011a30 <uxr_prepare_stream_to_write_submessage+0x58>
 8011a18:	4649      	mov	r1, r9
 8011a1a:	4632      	mov	r2, r6
 8011a1c:	f005 fe74 	bl	8017708 <uxr_prepare_reliable_buffer_to_write>
 8011a20:	4604      	mov	r4, r0
 8011a22:	b12c      	cbz	r4, 8011a30 <uxr_prepare_stream_to_write_submessage+0x58>
 8011a24:	4643      	mov	r3, r8
 8011a26:	b2aa      	uxth	r2, r5
 8011a28:	4639      	mov	r1, r7
 8011a2a:	4630      	mov	r0, r6
 8011a2c:	f000 ff04 	bl	8012838 <uxr_buffer_submessage_header>
 8011a30:	4620      	mov	r0, r4
 8011a32:	b002      	add	sp, #8
 8011a34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011a38:	2400      	movs	r4, #0
 8011a3a:	4620      	mov	r0, r4
 8011a3c:	b002      	add	sp, #8
 8011a3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011a42:	4621      	mov	r1, r4
 8011a44:	f10a 0008 	add.w	r0, sl, #8
 8011a48:	f000 feba 	bl	80127c0 <uxr_get_output_best_effort_stream>
 8011a4c:	4604      	mov	r4, r0
 8011a4e:	2800      	cmp	r0, #0
 8011a50:	d0ee      	beq.n	8011a30 <uxr_prepare_stream_to_write_submessage+0x58>
 8011a52:	4649      	mov	r1, r9
 8011a54:	4632      	mov	r2, r6
 8011a56:	f005 fd87 	bl	8017568 <uxr_prepare_best_effort_buffer_to_write>
 8011a5a:	4604      	mov	r4, r0
 8011a5c:	e7e1      	b.n	8011a22 <uxr_prepare_stream_to_write_submessage+0x4a>
 8011a5e:	bf00      	nop

08011a60 <uxr_init_session_info>:
 8011a60:	0e13      	lsrs	r3, r2, #24
 8011a62:	7043      	strb	r3, [r0, #1]
 8011a64:	f3c2 2307 	ubfx	r3, r2, #8, #8
 8011a68:	f3c2 4c07 	ubfx	ip, r2, #16, #8
 8011a6c:	7001      	strb	r1, [r0, #0]
 8011a6e:	70c3      	strb	r3, [r0, #3]
 8011a70:	2109      	movs	r1, #9
 8011a72:	23ff      	movs	r3, #255	@ 0xff
 8011a74:	f880 c002 	strb.w	ip, [r0, #2]
 8011a78:	7102      	strb	r2, [r0, #4]
 8011a7a:	80c1      	strh	r1, [r0, #6]
 8011a7c:	7143      	strb	r3, [r0, #5]
 8011a7e:	4770      	bx	lr

08011a80 <uxr_buffer_create_session>:
 8011a80:	b530      	push	{r4, r5, lr}
 8011a82:	b089      	sub	sp, #36	@ 0x24
 8011a84:	2300      	movs	r3, #0
 8011a86:	4d12      	ldr	r5, [pc, #72]	@ (8011ad0 <uxr_buffer_create_session+0x50>)
 8011a88:	9307      	str	r3, [sp, #28]
 8011a8a:	f8ad 201c 	strh.w	r2, [sp, #28]
 8011a8e:	2201      	movs	r2, #1
 8011a90:	9301      	str	r3, [sp, #4]
 8011a92:	80c2      	strh	r2, [r0, #6]
 8011a94:	f88d 2004 	strb.w	r2, [sp, #4]
 8011a98:	682a      	ldr	r2, [r5, #0]
 8011a9a:	9200      	str	r2, [sp, #0]
 8011a9c:	88aa      	ldrh	r2, [r5, #4]
 8011a9e:	f8ad 2006 	strh.w	r2, [sp, #6]
 8011aa2:	f8d0 2001 	ldr.w	r2, [r0, #1]
 8011aa6:	9202      	str	r2, [sp, #8]
 8011aa8:	460c      	mov	r4, r1
 8011aaa:	7802      	ldrb	r2, [r0, #0]
 8011aac:	9303      	str	r3, [sp, #12]
 8011aae:	4619      	mov	r1, r3
 8011ab0:	f88d 200c 	strb.w	r2, [sp, #12]
 8011ab4:	4620      	mov	r0, r4
 8011ab6:	2210      	movs	r2, #16
 8011ab8:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8011abc:	9306      	str	r3, [sp, #24]
 8011abe:	f000 febb 	bl	8012838 <uxr_buffer_submessage_header>
 8011ac2:	4669      	mov	r1, sp
 8011ac4:	4620      	mov	r0, r4
 8011ac6:	f001 feff 	bl	80138c8 <uxr_serialize_CREATE_CLIENT_Payload>
 8011aca:	b009      	add	sp, #36	@ 0x24
 8011acc:	bd30      	pop	{r4, r5, pc}
 8011ace:	bf00      	nop
 8011ad0:	080199d0 	.word	0x080199d0

08011ad4 <uxr_buffer_delete_session>:
 8011ad4:	b510      	push	{r4, lr}
 8011ad6:	4b0c      	ldr	r3, [pc, #48]	@ (8011b08 <uxr_buffer_delete_session+0x34>)
 8011ad8:	b082      	sub	sp, #8
 8011ada:	f8b3 c008 	ldrh.w	ip, [r3, #8]
 8011ade:	f8ad c006 	strh.w	ip, [sp, #6]
 8011ae2:	460c      	mov	r4, r1
 8011ae4:	2202      	movs	r2, #2
 8011ae6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8011aea:	80c2      	strh	r2, [r0, #6]
 8011aec:	f8ad 3004 	strh.w	r3, [sp, #4]
 8011af0:	2204      	movs	r2, #4
 8011af2:	2300      	movs	r3, #0
 8011af4:	2103      	movs	r1, #3
 8011af6:	4620      	mov	r0, r4
 8011af8:	f000 fe9e 	bl	8012838 <uxr_buffer_submessage_header>
 8011afc:	a901      	add	r1, sp, #4
 8011afe:	4620      	mov	r0, r4
 8011b00:	f001 ff9c 	bl	8013a3c <uxr_serialize_DELETE_Payload>
 8011b04:	b002      	add	sp, #8
 8011b06:	bd10      	pop	{r4, pc}
 8011b08:	080199d0 	.word	0x080199d0

08011b0c <uxr_read_create_session_status>:
 8011b0c:	b510      	push	{r4, lr}
 8011b0e:	b088      	sub	sp, #32
 8011b10:	4604      	mov	r4, r0
 8011b12:	4608      	mov	r0, r1
 8011b14:	a901      	add	r1, sp, #4
 8011b16:	f001 ffa1 	bl	8013a5c <uxr_deserialize_STATUS_AGENT_Payload>
 8011b1a:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8011b1e:	7163      	strb	r3, [r4, #5]
 8011b20:	b008      	add	sp, #32
 8011b22:	bd10      	pop	{r4, pc}

08011b24 <uxr_read_delete_session_status>:
 8011b24:	b510      	push	{r4, lr}
 8011b26:	4604      	mov	r4, r0
 8011b28:	b084      	sub	sp, #16
 8011b2a:	4608      	mov	r0, r1
 8011b2c:	a902      	add	r1, sp, #8
 8011b2e:	f001 ffc5 	bl	8013abc <uxr_deserialize_STATUS_Payload>
 8011b32:	88e3      	ldrh	r3, [r4, #6]
 8011b34:	2b02      	cmp	r3, #2
 8011b36:	d001      	beq.n	8011b3c <uxr_read_delete_session_status+0x18>
 8011b38:	b004      	add	sp, #16
 8011b3a:	bd10      	pop	{r4, pc}
 8011b3c:	f10d 000a 	add.w	r0, sp, #10
 8011b40:	f7fe fd9e 	bl	8010680 <uxr_object_id_from_raw>
 8011b44:	f89d 2008 	ldrb.w	r2, [sp, #8]
 8011b48:	f89d 3009 	ldrb.w	r3, [sp, #9]
 8011b4c:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8011b50:	b29b      	uxth	r3, r3
 8011b52:	2b02      	cmp	r3, #2
 8011b54:	bf04      	itt	eq
 8011b56:	f89d 300c 	ldrbeq.w	r3, [sp, #12]
 8011b5a:	7163      	strbeq	r3, [r4, #5]
 8011b5c:	b004      	add	sp, #16
 8011b5e:	bd10      	pop	{r4, pc}

08011b60 <uxr_stamp_create_session_header>:
 8011b60:	b510      	push	{r4, lr}
 8011b62:	2208      	movs	r2, #8
 8011b64:	b08a      	sub	sp, #40	@ 0x28
 8011b66:	4604      	mov	r4, r0
 8011b68:	eb0d 0002 	add.w	r0, sp, r2
 8011b6c:	f7fe fa46 	bl	800fffc <ucdr_init_buffer>
 8011b70:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011b74:	9400      	str	r4, [sp, #0]
 8011b76:	2300      	movs	r3, #0
 8011b78:	461a      	mov	r2, r3
 8011b7a:	f001 0180 	and.w	r1, r1, #128	@ 0x80
 8011b7e:	a802      	add	r0, sp, #8
 8011b80:	f001 f854 	bl	8012c2c <uxr_serialize_message_header>
 8011b84:	b00a      	add	sp, #40	@ 0x28
 8011b86:	bd10      	pop	{r4, pc}

08011b88 <uxr_stamp_session_header>:
 8011b88:	b530      	push	{r4, r5, lr}
 8011b8a:	b08d      	sub	sp, #52	@ 0x34
 8011b8c:	4604      	mov	r4, r0
 8011b8e:	460d      	mov	r5, r1
 8011b90:	9203      	str	r2, [sp, #12]
 8011b92:	4619      	mov	r1, r3
 8011b94:	a804      	add	r0, sp, #16
 8011b96:	2208      	movs	r2, #8
 8011b98:	f7fe fa30 	bl	800fffc <ucdr_init_buffer>
 8011b9c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011ba0:	9b03      	ldr	r3, [sp, #12]
 8011ba2:	9400      	str	r4, [sp, #0]
 8011ba4:	462a      	mov	r2, r5
 8011ba6:	a804      	add	r0, sp, #16
 8011ba8:	f001 f840 	bl	8012c2c <uxr_serialize_message_header>
 8011bac:	b00d      	add	sp, #52	@ 0x34
 8011bae:	bd30      	pop	{r4, r5, pc}

08011bb0 <uxr_read_session_header>:
 8011bb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011bb4:	4607      	mov	r7, r0
 8011bb6:	b084      	sub	sp, #16
 8011bb8:	4608      	mov	r0, r1
 8011bba:	460c      	mov	r4, r1
 8011bbc:	4615      	mov	r5, r2
 8011bbe:	461e      	mov	r6, r3
 8011bc0:	f7fe fa4c 	bl	801005c <ucdr_buffer_remaining>
 8011bc4:	2808      	cmp	r0, #8
 8011bc6:	d803      	bhi.n	8011bd0 <uxr_read_session_header+0x20>
 8011bc8:	2000      	movs	r0, #0
 8011bca:	b004      	add	sp, #16
 8011bcc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011bd0:	f10d 080c 	add.w	r8, sp, #12
 8011bd4:	4633      	mov	r3, r6
 8011bd6:	462a      	mov	r2, r5
 8011bd8:	f8cd 8000 	str.w	r8, [sp]
 8011bdc:	4620      	mov	r0, r4
 8011bde:	f10d 010b 	add.w	r1, sp, #11
 8011be2:	f001 f841 	bl	8012c68 <uxr_deserialize_message_header>
 8011be6:	783a      	ldrb	r2, [r7, #0]
 8011be8:	f89d 300b 	ldrb.w	r3, [sp, #11]
 8011bec:	4293      	cmp	r3, r2
 8011bee:	d1eb      	bne.n	8011bc8 <uxr_read_session_header+0x18>
 8011bf0:	061b      	lsls	r3, r3, #24
 8011bf2:	d41c      	bmi.n	8011c2e <uxr_read_session_header+0x7e>
 8011bf4:	f89d 200c 	ldrb.w	r2, [sp, #12]
 8011bf8:	787b      	ldrb	r3, [r7, #1]
 8011bfa:	429a      	cmp	r2, r3
 8011bfc:	d003      	beq.n	8011c06 <uxr_read_session_header+0x56>
 8011bfe:	2001      	movs	r0, #1
 8011c00:	f080 0001 	eor.w	r0, r0, #1
 8011c04:	e7e1      	b.n	8011bca <uxr_read_session_header+0x1a>
 8011c06:	f89d 200d 	ldrb.w	r2, [sp, #13]
 8011c0a:	78bb      	ldrb	r3, [r7, #2]
 8011c0c:	429a      	cmp	r2, r3
 8011c0e:	f107 0102 	add.w	r1, r7, #2
 8011c12:	d1f4      	bne.n	8011bfe <uxr_read_session_header+0x4e>
 8011c14:	f89d 200e 	ldrb.w	r2, [sp, #14]
 8011c18:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8011c1c:	429a      	cmp	r2, r3
 8011c1e:	d1ee      	bne.n	8011bfe <uxr_read_session_header+0x4e>
 8011c20:	f89d 200f 	ldrb.w	r2, [sp, #15]
 8011c24:	784b      	ldrb	r3, [r1, #1]
 8011c26:	429a      	cmp	r2, r3
 8011c28:	d1e9      	bne.n	8011bfe <uxr_read_session_header+0x4e>
 8011c2a:	2000      	movs	r0, #0
 8011c2c:	e7e8      	b.n	8011c00 <uxr_read_session_header+0x50>
 8011c2e:	2001      	movs	r0, #1
 8011c30:	e7cb      	b.n	8011bca <uxr_read_session_header+0x1a>
 8011c32:	bf00      	nop

08011c34 <uxr_session_header_offset>:
 8011c34:	f990 3000 	ldrsb.w	r3, [r0]
 8011c38:	2b00      	cmp	r3, #0
 8011c3a:	bfac      	ite	ge
 8011c3c:	2008      	movge	r0, #8
 8011c3e:	2004      	movlt	r0, #4
 8011c40:	4770      	bx	lr
 8011c42:	bf00      	nop

08011c44 <uxr_init_base_object_request>:
 8011c44:	b510      	push	{r4, lr}
 8011c46:	88c3      	ldrh	r3, [r0, #6]
 8011c48:	b082      	sub	sp, #8
 8011c4a:	f64f 74f4 	movw	r4, #65524	@ 0xfff4
 8011c4e:	9101      	str	r1, [sp, #4]
 8011c50:	f1a3 010a 	sub.w	r1, r3, #10
 8011c54:	b289      	uxth	r1, r1
 8011c56:	42a1      	cmp	r1, r4
 8011c58:	d80e      	bhi.n	8011c78 <uxr_init_base_object_request+0x34>
 8011c5a:	3301      	adds	r3, #1
 8011c5c:	b29c      	uxth	r4, r3
 8011c5e:	f3c3 2107 	ubfx	r1, r3, #8, #8
 8011c62:	b2db      	uxtb	r3, r3
 8011c64:	80c4      	strh	r4, [r0, #6]
 8011c66:	9801      	ldr	r0, [sp, #4]
 8011c68:	7011      	strb	r1, [r2, #0]
 8011c6a:	7053      	strb	r3, [r2, #1]
 8011c6c:	1c91      	adds	r1, r2, #2
 8011c6e:	f7fe fd1b 	bl	80106a8 <uxr_object_id_to_raw>
 8011c72:	4620      	mov	r0, r4
 8011c74:	b002      	add	sp, #8
 8011c76:	bd10      	pop	{r4, pc}
 8011c78:	230a      	movs	r3, #10
 8011c7a:	2100      	movs	r1, #0
 8011c7c:	461c      	mov	r4, r3
 8011c7e:	e7f1      	b.n	8011c64 <uxr_init_base_object_request+0x20>

08011c80 <uxr_parse_base_object_request>:
 8011c80:	b570      	push	{r4, r5, r6, lr}
 8011c82:	4604      	mov	r4, r0
 8011c84:	3002      	adds	r0, #2
 8011c86:	460d      	mov	r5, r1
 8011c88:	4616      	mov	r6, r2
 8011c8a:	f7fe fcf9 	bl	8010680 <uxr_object_id_from_raw>
 8011c8e:	f3c0 430f 	ubfx	r3, r0, #16, #16
 8011c92:	8028      	strh	r0, [r5, #0]
 8011c94:	806b      	strh	r3, [r5, #2]
 8011c96:	7822      	ldrb	r2, [r4, #0]
 8011c98:	7863      	ldrb	r3, [r4, #1]
 8011c9a:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8011c9e:	8033      	strh	r3, [r6, #0]
 8011ca0:	bd70      	pop	{r4, r5, r6, pc}
 8011ca2:	bf00      	nop

08011ca4 <uxr_init_framing_io>:
 8011ca4:	2300      	movs	r3, #0
 8011ca6:	7041      	strb	r1, [r0, #1]
 8011ca8:	7003      	strb	r3, [r0, #0]
 8011caa:	8583      	strh	r3, [r0, #44]	@ 0x2c
 8011cac:	4770      	bx	lr
 8011cae:	bf00      	nop

08011cb0 <uxr_write_framed_msg>:
 8011cb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011cb4:	4617      	mov	r7, r2
 8011cb6:	7842      	ldrb	r2, [r0, #1]
 8011cb8:	b083      	sub	sp, #12
 8011cba:	460e      	mov	r6, r1
 8011cbc:	f1a2 017d 	sub.w	r1, r2, #125	@ 0x7d
 8011cc0:	469a      	mov	sl, r3
 8011cc2:	2901      	cmp	r1, #1
 8011cc4:	f04f 037e 	mov.w	r3, #126	@ 0x7e
 8011cc8:	4604      	mov	r4, r0
 8011cca:	f880 3038 	strb.w	r3, [r0, #56]	@ 0x38
 8011cce:	f8dd b038 	ldr.w	fp, [sp, #56]	@ 0x38
 8011cd2:	f89d 0034 	ldrb.w	r0, [sp, #52]	@ 0x34
 8011cd6:	f240 8137 	bls.w	8011f48 <uxr_write_framed_msg+0x298>
 8011cda:	f1a0 017d 	sub.w	r1, r0, #125	@ 0x7d
 8011cde:	f884 2039 	strb.w	r2, [r4, #57]	@ 0x39
 8011ce2:	2901      	cmp	r1, #1
 8011ce4:	f04f 0202 	mov.w	r2, #2
 8011ce8:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8011cec:	f240 808f 	bls.w	8011e0e <uxr_write_framed_msg+0x15e>
 8011cf0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011cf2:	f884 003a 	strb.w	r0, [r4, #58]	@ 0x3a
 8011cf6:	b2dd      	uxtb	r5, r3
 8011cf8:	f1a5 017d 	sub.w	r1, r5, #125	@ 0x7d
 8011cfc:	2203      	movs	r2, #3
 8011cfe:	2901      	cmp	r1, #1
 8011d00:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8011d04:	f240 809a 	bls.w	8011e3c <uxr_write_framed_msg+0x18c>
 8011d08:	18a1      	adds	r1, r4, r2
 8011d0a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011d0c:	f881 5038 	strb.w	r5, [r1, #56]	@ 0x38
 8011d10:	f3c3 2107 	ubfx	r1, r3, #8, #8
 8011d14:	f1a1 007d 	sub.w	r0, r1, #125	@ 0x7d
 8011d18:	3201      	adds	r2, #1
 8011d1a:	2801      	cmp	r0, #1
 8011d1c:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8011d20:	f240 80a0 	bls.w	8011e64 <uxr_write_framed_msg+0x1b4>
 8011d24:	18a0      	adds	r0, r4, r2
 8011d26:	3201      	adds	r2, #1
 8011d28:	b2d2      	uxtb	r2, r2
 8011d2a:	f880 1038 	strb.w	r1, [r0, #56]	@ 0x38
 8011d2e:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8011d32:	2b00      	cmp	r3, #0
 8011d34:	f000 80a9 	beq.w	8011e8a <uxr_write_framed_msg+0x1da>
 8011d38:	f04f 0900 	mov.w	r9, #0
 8011d3c:	46c8      	mov	r8, r9
 8011d3e:	f81a 3008 	ldrb.w	r3, [sl, r8]
 8011d42:	f1a3 017d 	sub.w	r1, r3, #125	@ 0x7d
 8011d46:	2901      	cmp	r1, #1
 8011d48:	f240 80c3 	bls.w	8011ed2 <uxr_write_framed_msg+0x222>
 8011d4c:	2a29      	cmp	r2, #41	@ 0x29
 8011d4e:	f200 809f 	bhi.w	8011e90 <uxr_write_framed_msg+0x1e0>
 8011d52:	18a1      	adds	r1, r4, r2
 8011d54:	3201      	adds	r2, #1
 8011d56:	b2d2      	uxtb	r2, r2
 8011d58:	f881 3038 	strb.w	r3, [r1, #56]	@ 0x38
 8011d5c:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8011d60:	ea89 0303 	eor.w	r3, r9, r3
 8011d64:	498c      	ldr	r1, [pc, #560]	@ (8011f98 <uxr_write_framed_msg+0x2e8>)
 8011d66:	b2db      	uxtb	r3, r3
 8011d68:	f108 0801 	add.w	r8, r8, #1
 8011d6c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8011d70:	ea83 2919 	eor.w	r9, r3, r9, lsr #8
 8011d74:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011d76:	4543      	cmp	r3, r8
 8011d78:	d8e1      	bhi.n	8011d3e <uxr_write_framed_msg+0x8e>
 8011d7a:	ea4f 2319 	mov.w	r3, r9, lsr #8
 8011d7e:	fa5f f889 	uxtb.w	r8, r9
 8011d82:	9301      	str	r3, [sp, #4]
 8011d84:	f04f 0900 	mov.w	r9, #0
 8011d88:	f1a8 0a7d 	sub.w	sl, r8, #125	@ 0x7d
 8011d8c:	fa5f f18a 	uxtb.w	r1, sl
 8011d90:	2901      	cmp	r1, #1
 8011d92:	d921      	bls.n	8011dd8 <uxr_write_framed_msg+0x128>
 8011d94:	2a29      	cmp	r2, #41	@ 0x29
 8011d96:	f240 80af 	bls.w	8011ef8 <uxr_write_framed_msg+0x248>
 8011d9a:	2500      	movs	r5, #0
 8011d9c:	e000      	b.n	8011da0 <uxr_write_framed_msg+0xf0>
 8011d9e:	b160      	cbz	r0, 8011dba <uxr_write_framed_msg+0x10a>
 8011da0:	f105 0138 	add.w	r1, r5, #56	@ 0x38
 8011da4:	1b52      	subs	r2, r2, r5
 8011da6:	465b      	mov	r3, fp
 8011da8:	4421      	add	r1, r4
 8011daa:	4638      	mov	r0, r7
 8011dac:	47b0      	blx	r6
 8011dae:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 8011db2:	4405      	add	r5, r0
 8011db4:	4295      	cmp	r5, r2
 8011db6:	d3f2      	bcc.n	8011d9e <uxr_write_framed_msg+0xee>
 8011db8:	d003      	beq.n	8011dc2 <uxr_write_framed_msg+0x112>
 8011dba:	2000      	movs	r0, #0
 8011dbc:	b003      	add	sp, #12
 8011dbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011dc2:	fa5f f18a 	uxtb.w	r1, sl
 8011dc6:	f04f 0300 	mov.w	r3, #0
 8011dca:	2901      	cmp	r1, #1
 8011dcc:	f884 3062 	strb.w	r3, [r4, #98]	@ 0x62
 8011dd0:	f04f 0200 	mov.w	r2, #0
 8011dd4:	f200 8090 	bhi.w	8011ef8 <uxr_write_framed_msg+0x248>
 8011dd8:	1c51      	adds	r1, r2, #1
 8011dda:	b2c9      	uxtb	r1, r1
 8011ddc:	2929      	cmp	r1, #41	@ 0x29
 8011dde:	d8dc      	bhi.n	8011d9a <uxr_write_framed_msg+0xea>
 8011de0:	18a5      	adds	r5, r4, r2
 8011de2:	4421      	add	r1, r4
 8011de4:	3202      	adds	r2, #2
 8011de6:	f088 0820 	eor.w	r8, r8, #32
 8011dea:	4648      	mov	r0, r9
 8011dec:	f04f 037d 	mov.w	r3, #125	@ 0x7d
 8011df0:	b2d2      	uxtb	r2, r2
 8011df2:	f885 3038 	strb.w	r3, [r5, #56]	@ 0x38
 8011df6:	f04f 0901 	mov.w	r9, #1
 8011dfa:	f881 8038 	strb.w	r8, [r1, #56]	@ 0x38
 8011dfe:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8011e02:	2800      	cmp	r0, #0
 8011e04:	f040 8085 	bne.w	8011f12 <uxr_write_framed_msg+0x262>
 8011e08:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8011e0c:	e7bc      	b.n	8011d88 <uxr_write_framed_msg+0xd8>
 8011e0e:	4611      	mov	r1, r2
 8011e10:	f04f 0c03 	mov.w	ip, #3
 8011e14:	2204      	movs	r2, #4
 8011e16:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011e18:	4421      	add	r1, r4
 8011e1a:	b2dd      	uxtb	r5, r3
 8011e1c:	f04f 0e7d 	mov.w	lr, #125	@ 0x7d
 8011e20:	f881 e038 	strb.w	lr, [r1, #56]	@ 0x38
 8011e24:	44a4      	add	ip, r4
 8011e26:	f1a5 017d 	sub.w	r1, r5, #125	@ 0x7d
 8011e2a:	f080 0020 	eor.w	r0, r0, #32
 8011e2e:	2901      	cmp	r1, #1
 8011e30:	f88c 0038 	strb.w	r0, [ip, #56]	@ 0x38
 8011e34:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8011e38:	f63f af66 	bhi.w	8011d08 <uxr_write_framed_msg+0x58>
 8011e3c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011e3e:	18a0      	adds	r0, r4, r2
 8011e40:	f085 0520 	eor.w	r5, r5, #32
 8011e44:	f04f 0c7d 	mov.w	ip, #125	@ 0x7d
 8011e48:	f3c3 2107 	ubfx	r1, r3, #8, #8
 8011e4c:	f880 c038 	strb.w	ip, [r0, #56]	@ 0x38
 8011e50:	f880 5039 	strb.w	r5, [r0, #57]	@ 0x39
 8011e54:	f1a1 007d 	sub.w	r0, r1, #125	@ 0x7d
 8011e58:	3202      	adds	r2, #2
 8011e5a:	2801      	cmp	r0, #1
 8011e5c:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8011e60:	f63f af60 	bhi.w	8011d24 <uxr_write_framed_msg+0x74>
 8011e64:	1c50      	adds	r0, r2, #1
 8011e66:	18a5      	adds	r5, r4, r2
 8011e68:	fa54 f080 	uxtab	r0, r4, r0
 8011e6c:	3202      	adds	r2, #2
 8011e6e:	f081 0120 	eor.w	r1, r1, #32
 8011e72:	b2d2      	uxtb	r2, r2
 8011e74:	f04f 0c7d 	mov.w	ip, #125	@ 0x7d
 8011e78:	f885 c038 	strb.w	ip, [r5, #56]	@ 0x38
 8011e7c:	f880 1038 	strb.w	r1, [r0, #56]	@ 0x38
 8011e80:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8011e84:	2b00      	cmp	r3, #0
 8011e86:	f47f af57 	bne.w	8011d38 <uxr_write_framed_msg+0x88>
 8011e8a:	9301      	str	r3, [sp, #4]
 8011e8c:	4698      	mov	r8, r3
 8011e8e:	e779      	b.n	8011d84 <uxr_write_framed_msg+0xd4>
 8011e90:	2500      	movs	r5, #0
 8011e92:	e001      	b.n	8011e98 <uxr_write_framed_msg+0x1e8>
 8011e94:	2800      	cmp	r0, #0
 8011e96:	d090      	beq.n	8011dba <uxr_write_framed_msg+0x10a>
 8011e98:	f105 0138 	add.w	r1, r5, #56	@ 0x38
 8011e9c:	1b52      	subs	r2, r2, r5
 8011e9e:	465b      	mov	r3, fp
 8011ea0:	4421      	add	r1, r4
 8011ea2:	4638      	mov	r0, r7
 8011ea4:	47b0      	blx	r6
 8011ea6:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 8011eaa:	4405      	add	r5, r0
 8011eac:	4295      	cmp	r5, r2
 8011eae:	d3f1      	bcc.n	8011e94 <uxr_write_framed_msg+0x1e4>
 8011eb0:	d183      	bne.n	8011dba <uxr_write_framed_msg+0x10a>
 8011eb2:	f04f 0300 	mov.w	r3, #0
 8011eb6:	f884 3062 	strb.w	r3, [r4, #98]	@ 0x62
 8011eba:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011ebc:	4543      	cmp	r3, r8
 8011ebe:	d964      	bls.n	8011f8a <uxr_write_framed_msg+0x2da>
 8011ec0:	f81a 3008 	ldrb.w	r3, [sl, r8]
 8011ec4:	f1a3 017d 	sub.w	r1, r3, #125	@ 0x7d
 8011ec8:	2901      	cmp	r1, #1
 8011eca:	f04f 0200 	mov.w	r2, #0
 8011ece:	f63f af3d 	bhi.w	8011d4c <uxr_write_framed_msg+0x9c>
 8011ed2:	1c51      	adds	r1, r2, #1
 8011ed4:	b2c9      	uxtb	r1, r1
 8011ed6:	2929      	cmp	r1, #41	@ 0x29
 8011ed8:	d8da      	bhi.n	8011e90 <uxr_write_framed_msg+0x1e0>
 8011eda:	18a0      	adds	r0, r4, r2
 8011edc:	4421      	add	r1, r4
 8011ede:	f04f 057d 	mov.w	r5, #125	@ 0x7d
 8011ee2:	3202      	adds	r2, #2
 8011ee4:	f880 5038 	strb.w	r5, [r0, #56]	@ 0x38
 8011ee8:	b2d2      	uxtb	r2, r2
 8011eea:	f083 0020 	eor.w	r0, r3, #32
 8011eee:	f881 0038 	strb.w	r0, [r1, #56]	@ 0x38
 8011ef2:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8011ef6:	e733      	b.n	8011d60 <uxr_write_framed_msg+0xb0>
 8011ef8:	18a1      	adds	r1, r4, r2
 8011efa:	3201      	adds	r2, #1
 8011efc:	4648      	mov	r0, r9
 8011efe:	b2d2      	uxtb	r2, r2
 8011f00:	f881 8038 	strb.w	r8, [r1, #56]	@ 0x38
 8011f04:	f04f 0901 	mov.w	r9, #1
 8011f08:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8011f0c:	2800      	cmp	r0, #0
 8011f0e:	f43f af7b 	beq.w	8011e08 <uxr_write_framed_msg+0x158>
 8011f12:	2500      	movs	r5, #0
 8011f14:	e002      	b.n	8011f1c <uxr_write_framed_msg+0x26c>
 8011f16:	2800      	cmp	r0, #0
 8011f18:	f43f af4f 	beq.w	8011dba <uxr_write_framed_msg+0x10a>
 8011f1c:	f105 0138 	add.w	r1, r5, #56	@ 0x38
 8011f20:	1b52      	subs	r2, r2, r5
 8011f22:	465b      	mov	r3, fp
 8011f24:	4421      	add	r1, r4
 8011f26:	4638      	mov	r0, r7
 8011f28:	47b0      	blx	r6
 8011f2a:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 8011f2e:	4405      	add	r5, r0
 8011f30:	4295      	cmp	r5, r2
 8011f32:	d3f0      	bcc.n	8011f16 <uxr_write_framed_msg+0x266>
 8011f34:	f47f af41 	bne.w	8011dba <uxr_write_framed_msg+0x10a>
 8011f38:	2300      	movs	r3, #0
 8011f3a:	f884 3062 	strb.w	r3, [r4, #98]	@ 0x62
 8011f3e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011f40:	b298      	uxth	r0, r3
 8011f42:	b003      	add	sp, #12
 8011f44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011f48:	217d      	movs	r1, #125	@ 0x7d
 8011f4a:	f082 0220 	eor.w	r2, r2, #32
 8011f4e:	f884 1039 	strb.w	r1, [r4, #57]	@ 0x39
 8011f52:	f1a0 017d 	sub.w	r1, r0, #125	@ 0x7d
 8011f56:	f884 203a 	strb.w	r2, [r4, #58]	@ 0x3a
 8011f5a:	2901      	cmp	r1, #1
 8011f5c:	f04f 0203 	mov.w	r2, #3
 8011f60:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8011f64:	d804      	bhi.n	8011f70 <uxr_write_framed_msg+0x2c0>
 8011f66:	4611      	mov	r1, r2
 8011f68:	f04f 0c04 	mov.w	ip, #4
 8011f6c:	2205      	movs	r2, #5
 8011f6e:	e752      	b.n	8011e16 <uxr_write_framed_msg+0x166>
 8011f70:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011f72:	f884 003b 	strb.w	r0, [r4, #59]	@ 0x3b
 8011f76:	b2dd      	uxtb	r5, r3
 8011f78:	f1a5 017d 	sub.w	r1, r5, #125	@ 0x7d
 8011f7c:	2204      	movs	r2, #4
 8011f7e:	2901      	cmp	r1, #1
 8011f80:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8011f84:	f63f aec0 	bhi.w	8011d08 <uxr_write_framed_msg+0x58>
 8011f88:	e758      	b.n	8011e3c <uxr_write_framed_msg+0x18c>
 8011f8a:	ea4f 2319 	mov.w	r3, r9, lsr #8
 8011f8e:	fa5f f889 	uxtb.w	r8, r9
 8011f92:	9301      	str	r3, [sp, #4]
 8011f94:	2200      	movs	r2, #0
 8011f96:	e6f5      	b.n	8011d84 <uxr_write_framed_msg+0xd4>
 8011f98:	0801a1b4 	.word	0x0801a1b4

08011f9c <uxr_framing_read_transport>:
 8011f9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011fa0:	4604      	mov	r4, r0
 8011fa2:	b083      	sub	sp, #12
 8011fa4:	461f      	mov	r7, r3
 8011fa6:	f8dd b034 	ldr.w	fp, [sp, #52]	@ 0x34
 8011faa:	4689      	mov	r9, r1
 8011fac:	4692      	mov	sl, r2
 8011fae:	f000 fc89 	bl	80128c4 <uxr_millis>
 8011fb2:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 8011fb6:	f894 602d 	ldrb.w	r6, [r4, #45]	@ 0x2d
 8011fba:	42b3      	cmp	r3, r6
 8011fbc:	4680      	mov	r8, r0
 8011fbe:	d061      	beq.n	8012084 <uxr_framing_read_transport+0xe8>
 8011fc0:	d81c      	bhi.n	8011ffc <uxr_framing_read_transport+0x60>
 8011fc2:	1e75      	subs	r5, r6, #1
 8011fc4:	1aed      	subs	r5, r5, r3
 8011fc6:	b2ed      	uxtb	r5, r5
 8011fc8:	2600      	movs	r6, #0
 8011fca:	455d      	cmp	r5, fp
 8011fcc:	d81f      	bhi.n	801200e <uxr_framing_read_transport+0x72>
 8011fce:	19ab      	adds	r3, r5, r6
 8011fd0:	455b      	cmp	r3, fp
 8011fd2:	bf84      	itt	hi
 8011fd4:	ebab 0605 	subhi.w	r6, fp, r5
 8011fd8:	b2f6      	uxtbhi	r6, r6
 8011fda:	b9ed      	cbnz	r5, 8012018 <uxr_framing_read_transport+0x7c>
 8011fdc:	f04f 0b00 	mov.w	fp, #0
 8011fe0:	f000 fc70 	bl	80128c4 <uxr_millis>
 8011fe4:	683b      	ldr	r3, [r7, #0]
 8011fe6:	eba0 0808 	sub.w	r8, r0, r8
 8011fea:	eba3 0308 	sub.w	r3, r3, r8
 8011fee:	4658      	mov	r0, fp
 8011ff0:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8011ff4:	603b      	str	r3, [r7, #0]
 8011ff6:	b003      	add	sp, #12
 8011ff8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011ffc:	2e00      	cmp	r6, #0
 8011ffe:	d049      	beq.n	8012094 <uxr_framing_read_transport+0xf8>
 8012000:	f1c3 052a 	rsb	r5, r3, #42	@ 0x2a
 8012004:	b2ed      	uxtb	r5, r5
 8012006:	3e01      	subs	r6, #1
 8012008:	455d      	cmp	r5, fp
 801200a:	b2f6      	uxtb	r6, r6
 801200c:	d9df      	bls.n	8011fce <uxr_framing_read_transport+0x32>
 801200e:	fa5f f58b 	uxtb.w	r5, fp
 8012012:	2600      	movs	r6, #0
 8012014:	2d00      	cmp	r5, #0
 8012016:	d0e1      	beq.n	8011fdc <uxr_framing_read_transport+0x40>
 8012018:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 801201c:	3102      	adds	r1, #2
 801201e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012020:	9300      	str	r3, [sp, #0]
 8012022:	683b      	ldr	r3, [r7, #0]
 8012024:	4421      	add	r1, r4
 8012026:	462a      	mov	r2, r5
 8012028:	4650      	mov	r0, sl
 801202a:	47c8      	blx	r9
 801202c:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 8012030:	4a1a      	ldr	r2, [pc, #104]	@ (801209c <uxr_framing_read_transport+0x100>)
 8012032:	4403      	add	r3, r0
 8012034:	0859      	lsrs	r1, r3, #1
 8012036:	fba2 2101 	umull	r2, r1, r2, r1
 801203a:	0889      	lsrs	r1, r1, #2
 801203c:	222a      	movs	r2, #42	@ 0x2a
 801203e:	fb02 3111 	mls	r1, r2, r1, r3
 8012042:	4683      	mov	fp, r0
 8012044:	f884 102c 	strb.w	r1, [r4, #44]	@ 0x2c
 8012048:	2800      	cmp	r0, #0
 801204a:	d0c7      	beq.n	8011fdc <uxr_framing_read_transport+0x40>
 801204c:	42a8      	cmp	r0, r5
 801204e:	d1c7      	bne.n	8011fe0 <uxr_framing_read_transport+0x44>
 8012050:	2e00      	cmp	r6, #0
 8012052:	d0c5      	beq.n	8011fe0 <uxr_framing_read_transport+0x44>
 8012054:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012056:	9300      	str	r3, [sp, #0]
 8012058:	3102      	adds	r1, #2
 801205a:	4632      	mov	r2, r6
 801205c:	4421      	add	r1, r4
 801205e:	2300      	movs	r3, #0
 8012060:	4650      	mov	r0, sl
 8012062:	47c8      	blx	r9
 8012064:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 8012068:	4a0c      	ldr	r2, [pc, #48]	@ (801209c <uxr_framing_read_transport+0x100>)
 801206a:	180b      	adds	r3, r1, r0
 801206c:	0859      	lsrs	r1, r3, #1
 801206e:	fba2 1201 	umull	r1, r2, r2, r1
 8012072:	0892      	lsrs	r2, r2, #2
 8012074:	212a      	movs	r1, #42	@ 0x2a
 8012076:	fb01 3312 	mls	r3, r1, r2, r3
 801207a:	eb00 0b05 	add.w	fp, r0, r5
 801207e:	f884 302c 	strb.w	r3, [r4, #44]	@ 0x2c
 8012082:	e7ad      	b.n	8011fe0 <uxr_framing_read_transport+0x44>
 8012084:	2600      	movs	r6, #0
 8012086:	f1bb 0f28 	cmp.w	fp, #40	@ 0x28
 801208a:	85a6      	strh	r6, [r4, #44]	@ 0x2c
 801208c:	d9bf      	bls.n	801200e <uxr_framing_read_transport+0x72>
 801208e:	2102      	movs	r1, #2
 8012090:	2529      	movs	r5, #41	@ 0x29
 8012092:	e7c4      	b.n	801201e <uxr_framing_read_transport+0x82>
 8012094:	f1c3 0529 	rsb	r5, r3, #41	@ 0x29
 8012098:	b2ed      	uxtb	r5, r5
 801209a:	e796      	b.n	8011fca <uxr_framing_read_transport+0x2e>
 801209c:	30c30c31 	.word	0x30c30c31

080120a0 <uxr_read_framed_msg>:
 80120a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80120a4:	461e      	mov	r6, r3
 80120a6:	f890 502c 	ldrb.w	r5, [r0, #44]	@ 0x2c
 80120aa:	f890 302d 	ldrb.w	r3, [r0, #45]	@ 0x2d
 80120ae:	429d      	cmp	r5, r3
 80120b0:	b083      	sub	sp, #12
 80120b2:	4604      	mov	r4, r0
 80120b4:	4688      	mov	r8, r1
 80120b6:	4691      	mov	r9, r2
 80120b8:	f000 8188 	beq.w	80123cc <uxr_read_framed_msg+0x32c>
 80120bc:	7823      	ldrb	r3, [r4, #0]
 80120be:	4dc1      	ldr	r5, [pc, #772]	@ (80123c4 <uxr_read_framed_msg+0x324>)
 80120c0:	4fc1      	ldr	r7, [pc, #772]	@ (80123c8 <uxr_read_framed_msg+0x328>)
 80120c2:	2b07      	cmp	r3, #7
 80120c4:	d8fd      	bhi.n	80120c2 <uxr_read_framed_msg+0x22>
 80120c6:	e8df f013 	tbh	[pc, r3, lsl #1]
 80120ca:	0115      	.short	0x0115
 80120cc:	00d600f6 	.word	0x00d600f6
 80120d0:	009000b9 	.word	0x009000b9
 80120d4:	0030004d 	.word	0x0030004d
 80120d8:	0008      	.short	0x0008
 80120da:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 80120de:	f894 302d 	ldrb.w	r3, [r4, #45]	@ 0x2d
 80120e2:	4299      	cmp	r1, r3
 80120e4:	f000 814a 	beq.w	801237c <uxr_read_framed_msg+0x2dc>
 80120e8:	18e2      	adds	r2, r4, r3
 80120ea:	7892      	ldrb	r2, [r2, #2]
 80120ec:	2a7d      	cmp	r2, #125	@ 0x7d
 80120ee:	f000 8199 	beq.w	8012424 <uxr_read_framed_msg+0x384>
 80120f2:	3301      	adds	r3, #1
 80120f4:	0858      	lsrs	r0, r3, #1
 80120f6:	fba5 1000 	umull	r1, r0, r5, r0
 80120fa:	0880      	lsrs	r0, r0, #2
 80120fc:	212a      	movs	r1, #42	@ 0x2a
 80120fe:	fb01 3310 	mls	r3, r1, r0, r3
 8012102:	2a7e      	cmp	r2, #126	@ 0x7e
 8012104:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 8012108:	f000 8252 	beq.w	80125b0 <uxr_read_framed_msg+0x510>
 801210c:	8ea3      	ldrh	r3, [r4, #52]	@ 0x34
 801210e:	8ee1      	ldrh	r1, [r4, #54]	@ 0x36
 8012110:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8012114:	b29b      	uxth	r3, r3
 8012116:	2200      	movs	r2, #0
 8012118:	4299      	cmp	r1, r3
 801211a:	86a3      	strh	r3, [r4, #52]	@ 0x34
 801211c:	7022      	strb	r2, [r4, #0]
 801211e:	f000 8179 	beq.w	8012414 <uxr_read_framed_msg+0x374>
 8012122:	2000      	movs	r0, #0
 8012124:	b003      	add	sp, #12
 8012126:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801212a:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 801212e:	f894 302d 	ldrb.w	r3, [r4, #45]	@ 0x2d
 8012132:	4299      	cmp	r1, r3
 8012134:	f000 8131 	beq.w	801239a <uxr_read_framed_msg+0x2fa>
 8012138:	18e2      	adds	r2, r4, r3
 801213a:	7890      	ldrb	r0, [r2, #2]
 801213c:	287d      	cmp	r0, #125	@ 0x7d
 801213e:	f000 8190 	beq.w	8012462 <uxr_read_framed_msg+0x3c2>
 8012142:	3301      	adds	r3, #1
 8012144:	085a      	lsrs	r2, r3, #1
 8012146:	fba5 1202 	umull	r1, r2, r5, r2
 801214a:	0892      	lsrs	r2, r2, #2
 801214c:	212a      	movs	r1, #42	@ 0x2a
 801214e:	fb01 3312 	mls	r3, r1, r2, r3
 8012152:	287e      	cmp	r0, #126	@ 0x7e
 8012154:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 8012158:	f000 821a 	beq.w	8012590 <uxr_read_framed_msg+0x4f0>
 801215c:	2307      	movs	r3, #7
 801215e:	86a0      	strh	r0, [r4, #52]	@ 0x34
 8012160:	7023      	strb	r3, [r4, #0]
 8012162:	e7ae      	b.n	80120c2 <uxr_read_framed_msg+0x22>
 8012164:	8e63      	ldrh	r3, [r4, #50]	@ 0x32
 8012166:	f8b4 e030 	ldrh.w	lr, [r4, #48]	@ 0x30
 801216a:	459e      	cmp	lr, r3
 801216c:	d938      	bls.n	80121e0 <uxr_read_framed_msg+0x140>
 801216e:	ee07 8a90 	vmov	s15, r8
 8012172:	212a      	movs	r1, #42	@ 0x2a
 8012174:	e020      	b.n	80121b8 <uxr_read_framed_msg+0x118>
 8012176:	f89b c002 	ldrb.w	ip, [fp, #2]
 801217a:	f1bc 0f7d 	cmp.w	ip, #125	@ 0x7d
 801217e:	f000 80d4 	beq.w	801232a <uxr_read_framed_msg+0x28a>
 8012182:	f1bc 0f7e 	cmp.w	ip, #126	@ 0x7e
 8012186:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 801218a:	f000 8219 	beq.w	80125c0 <uxr_read_framed_msg+0x520>
 801218e:	f806 c003 	strb.w	ip, [r6, r3]
 8012192:	f8b4 a036 	ldrh.w	sl, [r4, #54]	@ 0x36
 8012196:	8e63      	ldrh	r3, [r4, #50]	@ 0x32
 8012198:	f8b4 e030 	ldrh.w	lr, [r4, #48]	@ 0x30
 801219c:	ea8a 000c 	eor.w	r0, sl, ip
 80121a0:	b2c0      	uxtb	r0, r0
 80121a2:	3301      	adds	r3, #1
 80121a4:	f837 2010 	ldrh.w	r2, [r7, r0, lsl #1]
 80121a8:	b29b      	uxth	r3, r3
 80121aa:	ea82 221a 	eor.w	r2, r2, sl, lsr #8
 80121ae:	4573      	cmp	r3, lr
 80121b0:	8663      	strh	r3, [r4, #50]	@ 0x32
 80121b2:	86e2      	strh	r2, [r4, #54]	@ 0x36
 80121b4:	f080 8120 	bcs.w	80123f8 <uxr_read_framed_msg+0x358>
 80121b8:	f894 002d 	ldrb.w	r0, [r4, #45]	@ 0x2d
 80121bc:	f894 a02c 	ldrb.w	sl, [r4, #44]	@ 0x2c
 80121c0:	f100 0c01 	add.w	ip, r0, #1
 80121c4:	ea4f 025c 	mov.w	r2, ip, lsr #1
 80121c8:	fba5 8202 	umull	r8, r2, r5, r2
 80121cc:	0892      	lsrs	r2, r2, #2
 80121ce:	4582      	cmp	sl, r0
 80121d0:	eb04 0b00 	add.w	fp, r4, r0
 80121d4:	fb01 c212 	mls	r2, r1, r2, ip
 80121d8:	d1cd      	bne.n	8012176 <uxr_read_framed_msg+0xd6>
 80121da:	ee17 8a90 	vmov	r8, s15
 80121de:	459e      	cmp	lr, r3
 80121e0:	f040 8111 	bne.w	8012406 <uxr_read_framed_msg+0x366>
 80121e4:	2306      	movs	r3, #6
 80121e6:	7023      	strb	r3, [r4, #0]
 80121e8:	e76b      	b.n	80120c2 <uxr_read_framed_msg+0x22>
 80121ea:	f894 002c 	ldrb.w	r0, [r4, #44]	@ 0x2c
 80121ee:	f894 302d 	ldrb.w	r3, [r4, #45]	@ 0x2d
 80121f2:	4298      	cmp	r0, r3
 80121f4:	f000 80c2 	beq.w	801237c <uxr_read_framed_msg+0x2dc>
 80121f8:	18e2      	adds	r2, r4, r3
 80121fa:	7891      	ldrb	r1, [r2, #2]
 80121fc:	297d      	cmp	r1, #125	@ 0x7d
 80121fe:	f000 814c 	beq.w	801249a <uxr_read_framed_msg+0x3fa>
 8012202:	3301      	adds	r3, #1
 8012204:	085a      	lsrs	r2, r3, #1
 8012206:	fba5 0202 	umull	r0, r2, r5, r2
 801220a:	0892      	lsrs	r2, r2, #2
 801220c:	202a      	movs	r0, #42	@ 0x2a
 801220e:	fb00 3312 	mls	r3, r0, r2, r3
 8012212:	297e      	cmp	r1, #126	@ 0x7e
 8012214:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 8012218:	f000 81ca 	beq.w	80125b0 <uxr_read_framed_msg+0x510>
 801221c:	8e23      	ldrh	r3, [r4, #48]	@ 0x30
 801221e:	eb03 2301 	add.w	r3, r3, r1, lsl #8
 8012222:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8012224:	b29b      	uxth	r3, r3
 8012226:	2000      	movs	r0, #0
 8012228:	428b      	cmp	r3, r1
 801222a:	8623      	strh	r3, [r4, #48]	@ 0x30
 801222c:	8660      	strh	r0, [r4, #50]	@ 0x32
 801222e:	86e0      	strh	r0, [r4, #54]	@ 0x36
 8012230:	f240 80df 	bls.w	80123f2 <uxr_read_framed_msg+0x352>
 8012234:	7020      	strb	r0, [r4, #0]
 8012236:	b003      	add	sp, #12
 8012238:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801223c:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 8012240:	f894 302d 	ldrb.w	r3, [r4, #45]	@ 0x2d
 8012244:	4299      	cmp	r1, r3
 8012246:	f000 80a8 	beq.w	801239a <uxr_read_framed_msg+0x2fa>
 801224a:	18e2      	adds	r2, r4, r3
 801224c:	7890      	ldrb	r0, [r2, #2]
 801224e:	287d      	cmp	r0, #125	@ 0x7d
 8012250:	f000 8164 	beq.w	801251c <uxr_read_framed_msg+0x47c>
 8012254:	3301      	adds	r3, #1
 8012256:	085a      	lsrs	r2, r3, #1
 8012258:	fba5 1202 	umull	r1, r2, r5, r2
 801225c:	0892      	lsrs	r2, r2, #2
 801225e:	212a      	movs	r1, #42	@ 0x2a
 8012260:	fb01 3312 	mls	r3, r1, r2, r3
 8012264:	287e      	cmp	r0, #126	@ 0x7e
 8012266:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 801226a:	f000 8191 	beq.w	8012590 <uxr_read_framed_msg+0x4f0>
 801226e:	2304      	movs	r3, #4
 8012270:	8620      	strh	r0, [r4, #48]	@ 0x30
 8012272:	7023      	strb	r3, [r4, #0]
 8012274:	e725      	b.n	80120c2 <uxr_read_framed_msg+0x22>
 8012276:	f894 002c 	ldrb.w	r0, [r4, #44]	@ 0x2c
 801227a:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 801227e:	4290      	cmp	r0, r2
 8012280:	f000 80b3 	beq.w	80123ea <uxr_read_framed_msg+0x34a>
 8012284:	18a3      	adds	r3, r4, r2
 8012286:	7899      	ldrb	r1, [r3, #2]
 8012288:	297d      	cmp	r1, #125	@ 0x7d
 801228a:	f000 8164 	beq.w	8012556 <uxr_read_framed_msg+0x4b6>
 801228e:	3201      	adds	r2, #1
 8012290:	0850      	lsrs	r0, r2, #1
 8012292:	fba5 3000 	umull	r3, r0, r5, r0
 8012296:	0880      	lsrs	r0, r0, #2
 8012298:	232a      	movs	r3, #42	@ 0x2a
 801229a:	fb03 2210 	mls	r2, r3, r0, r2
 801229e:	297e      	cmp	r1, #126	@ 0x7e
 80122a0:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 80122a4:	f000 8188 	beq.w	80125b8 <uxr_read_framed_msg+0x518>
 80122a8:	7863      	ldrb	r3, [r4, #1]
 80122aa:	428b      	cmp	r3, r1
 80122ac:	bf0c      	ite	eq
 80122ae:	2303      	moveq	r3, #3
 80122b0:	2300      	movne	r3, #0
 80122b2:	7023      	strb	r3, [r4, #0]
 80122b4:	e705      	b.n	80120c2 <uxr_read_framed_msg+0x22>
 80122b6:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 80122ba:	f894 302d 	ldrb.w	r3, [r4, #45]	@ 0x2d
 80122be:	2200      	movs	r2, #0
 80122c0:	4299      	cmp	r1, r3
 80122c2:	f884 202e 	strb.w	r2, [r4, #46]	@ 0x2e
 80122c6:	d06c      	beq.n	80123a2 <uxr_read_framed_msg+0x302>
 80122c8:	18e2      	adds	r2, r4, r3
 80122ca:	7890      	ldrb	r0, [r2, #2]
 80122cc:	287d      	cmp	r0, #125	@ 0x7d
 80122ce:	f000 8101 	beq.w	80124d4 <uxr_read_framed_msg+0x434>
 80122d2:	3301      	adds	r3, #1
 80122d4:	085a      	lsrs	r2, r3, #1
 80122d6:	fba5 1202 	umull	r1, r2, r5, r2
 80122da:	0892      	lsrs	r2, r2, #2
 80122dc:	212a      	movs	r1, #42	@ 0x2a
 80122de:	fb01 3312 	mls	r3, r1, r2, r3
 80122e2:	287e      	cmp	r0, #126	@ 0x7e
 80122e4:	f884 002e 	strb.w	r0, [r4, #46]	@ 0x2e
 80122e8:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 80122ec:	d059      	beq.n	80123a2 <uxr_read_framed_msg+0x302>
 80122ee:	2302      	movs	r3, #2
 80122f0:	7023      	strb	r3, [r4, #0]
 80122f2:	e6e6      	b.n	80120c2 <uxr_read_framed_msg+0x22>
 80122f4:	f894 a02c 	ldrb.w	sl, [r4, #44]	@ 0x2c
 80122f8:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 80122fc:	f04f 0e2a 	mov.w	lr, #42	@ 0x2a
 8012300:	1c51      	adds	r1, r2, #1
 8012302:	084b      	lsrs	r3, r1, #1
 8012304:	fba5 c303 	umull	ip, r3, r5, r3
 8012308:	089b      	lsrs	r3, r3, #2
 801230a:	fb0e 1313 	mls	r3, lr, r3, r1
 801230e:	4592      	cmp	sl, r2
 8012310:	eb04 0002 	add.w	r0, r4, r2
 8012314:	b2da      	uxtb	r2, r3
 8012316:	f43f af04 	beq.w	8012122 <uxr_read_framed_msg+0x82>
 801231a:	7883      	ldrb	r3, [r0, #2]
 801231c:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 8012320:	2b7e      	cmp	r3, #126	@ 0x7e
 8012322:	d1ed      	bne.n	8012300 <uxr_read_framed_msg+0x260>
 8012324:	2301      	movs	r3, #1
 8012326:	7023      	strb	r3, [r4, #0]
 8012328:	e6cb      	b.n	80120c2 <uxr_read_framed_msg+0x22>
 801232a:	f100 0c01 	add.w	ip, r0, #1
 801232e:	ea4f 025c 	mov.w	r2, ip, lsr #1
 8012332:	fba5 8202 	umull	r8, r2, r5, r2
 8012336:	0892      	lsrs	r2, r2, #2
 8012338:	fb01 c212 	mls	r2, r1, r2, ip
 801233c:	eb04 0c02 	add.w	ip, r4, r2
 8012340:	b2d2      	uxtb	r2, r2
 8012342:	4592      	cmp	sl, r2
 8012344:	f100 0002 	add.w	r0, r0, #2
 8012348:	f43f af47 	beq.w	80121da <uxr_read_framed_msg+0x13a>
 801234c:	0842      	lsrs	r2, r0, #1
 801234e:	f89c a002 	ldrb.w	sl, [ip, #2]
 8012352:	fba5 8202 	umull	r8, r2, r5, r2
 8012356:	0892      	lsrs	r2, r2, #2
 8012358:	fb01 0012 	mls	r0, r1, r2, r0
 801235c:	f1ba 0f7e 	cmp.w	sl, #126	@ 0x7e
 8012360:	f08a 0c20 	eor.w	ip, sl, #32
 8012364:	f884 002d 	strb.w	r0, [r4, #45]	@ 0x2d
 8012368:	f47f af11 	bne.w	801218e <uxr_read_framed_msg+0xee>
 801236c:	459e      	cmp	lr, r3
 801236e:	ee17 8a90 	vmov	r8, s15
 8012372:	f43f af37 	beq.w	80121e4 <uxr_read_framed_msg+0x144>
 8012376:	2301      	movs	r3, #1
 8012378:	7023      	strb	r3, [r4, #0]
 801237a:	e6a2      	b.n	80120c2 <uxr_read_framed_msg+0x22>
 801237c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801237e:	9300      	str	r3, [sp, #0]
 8012380:	2301      	movs	r3, #1
 8012382:	9301      	str	r3, [sp, #4]
 8012384:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012386:	464a      	mov	r2, r9
 8012388:	4641      	mov	r1, r8
 801238a:	4620      	mov	r0, r4
 801238c:	f7ff fe06 	bl	8011f9c <uxr_framing_read_transport>
 8012390:	2800      	cmp	r0, #0
 8012392:	f43f aec6 	beq.w	8012122 <uxr_read_framed_msg+0x82>
 8012396:	7823      	ldrb	r3, [r4, #0]
 8012398:	e693      	b.n	80120c2 <uxr_read_framed_msg+0x22>
 801239a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801239c:	9300      	str	r3, [sp, #0]
 801239e:	2302      	movs	r3, #2
 80123a0:	e7ef      	b.n	8012382 <uxr_read_framed_msg+0x2e2>
 80123a2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80123a4:	9300      	str	r3, [sp, #0]
 80123a6:	2304      	movs	r3, #4
 80123a8:	9301      	str	r3, [sp, #4]
 80123aa:	464a      	mov	r2, r9
 80123ac:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80123ae:	4641      	mov	r1, r8
 80123b0:	4620      	mov	r0, r4
 80123b2:	f7ff fdf3 	bl	8011f9c <uxr_framing_read_transport>
 80123b6:	2800      	cmp	r0, #0
 80123b8:	d1ed      	bne.n	8012396 <uxr_read_framed_msg+0x2f6>
 80123ba:	f894 302e 	ldrb.w	r3, [r4, #46]	@ 0x2e
 80123be:	2b7e      	cmp	r3, #126	@ 0x7e
 80123c0:	d0e9      	beq.n	8012396 <uxr_read_framed_msg+0x2f6>
 80123c2:	e6ae      	b.n	8012122 <uxr_read_framed_msg+0x82>
 80123c4:	30c30c31 	.word	0x30c30c31
 80123c8:	0801a1b4 	.word	0x0801a1b4
 80123cc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80123ce:	9300      	str	r3, [sp, #0]
 80123d0:	2305      	movs	r3, #5
 80123d2:	9301      	str	r3, [sp, #4]
 80123d4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80123d6:	f7ff fde1 	bl	8011f9c <uxr_framing_read_transport>
 80123da:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 80123de:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 80123e2:	429a      	cmp	r2, r3
 80123e4:	f43f ae9d 	beq.w	8012122 <uxr_read_framed_msg+0x82>
 80123e8:	e668      	b.n	80120bc <uxr_read_framed_msg+0x1c>
 80123ea:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80123ec:	9300      	str	r3, [sp, #0]
 80123ee:	2303      	movs	r3, #3
 80123f0:	e7c7      	b.n	8012382 <uxr_read_framed_msg+0x2e2>
 80123f2:	2305      	movs	r3, #5
 80123f4:	7023      	strb	r3, [r4, #0]
 80123f6:	e664      	b.n	80120c2 <uxr_read_framed_msg+0x22>
 80123f8:	ee17 8a90 	vmov	r8, s15
 80123fc:	f43f aef2 	beq.w	80121e4 <uxr_read_framed_msg+0x144>
 8012400:	f1bc 0f7e 	cmp.w	ip, #126	@ 0x7e
 8012404:	d08e      	beq.n	8012324 <uxr_read_framed_msg+0x284>
 8012406:	ebae 0303 	sub.w	r3, lr, r3
 801240a:	3302      	adds	r3, #2
 801240c:	9301      	str	r3, [sp, #4]
 801240e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012410:	9300      	str	r3, [sp, #0]
 8012412:	e7b7      	b.n	8012384 <uxr_read_framed_msg+0x2e4>
 8012414:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8012416:	f894 302e 	ldrb.w	r3, [r4, #46]	@ 0x2e
 801241a:	7013      	strb	r3, [r2, #0]
 801241c:	8e20      	ldrh	r0, [r4, #48]	@ 0x30
 801241e:	b003      	add	sp, #12
 8012420:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012424:	f103 0c01 	add.w	ip, r3, #1
 8012428:	ea4f 025c 	mov.w	r2, ip, lsr #1
 801242c:	fba5 0202 	umull	r0, r2, r5, r2
 8012430:	0892      	lsrs	r2, r2, #2
 8012432:	202a      	movs	r0, #42	@ 0x2a
 8012434:	fb00 c212 	mls	r2, r0, r2, ip
 8012438:	fa5f fc82 	uxtb.w	ip, r2
 801243c:	4561      	cmp	r1, ip
 801243e:	d09d      	beq.n	801237c <uxr_read_framed_msg+0x2dc>
 8012440:	3302      	adds	r3, #2
 8012442:	4422      	add	r2, r4
 8012444:	0859      	lsrs	r1, r3, #1
 8012446:	7892      	ldrb	r2, [r2, #2]
 8012448:	fba5 c101 	umull	ip, r1, r5, r1
 801244c:	0889      	lsrs	r1, r1, #2
 801244e:	fb00 3311 	mls	r3, r0, r1, r3
 8012452:	2a7e      	cmp	r2, #126	@ 0x7e
 8012454:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 8012458:	f000 80aa 	beq.w	80125b0 <uxr_read_framed_msg+0x510>
 801245c:	f082 0220 	eor.w	r2, r2, #32
 8012460:	e654      	b.n	801210c <uxr_read_framed_msg+0x6c>
 8012462:	1c58      	adds	r0, r3, #1
 8012464:	0842      	lsrs	r2, r0, #1
 8012466:	fba5 c202 	umull	ip, r2, r5, r2
 801246a:	0892      	lsrs	r2, r2, #2
 801246c:	f04f 0c2a 	mov.w	ip, #42	@ 0x2a
 8012470:	fb0c 0212 	mls	r2, ip, r2, r0
 8012474:	b2d0      	uxtb	r0, r2
 8012476:	4281      	cmp	r1, r0
 8012478:	d08f      	beq.n	801239a <uxr_read_framed_msg+0x2fa>
 801247a:	4422      	add	r2, r4
 801247c:	3302      	adds	r3, #2
 801247e:	7890      	ldrb	r0, [r2, #2]
 8012480:	085a      	lsrs	r2, r3, #1
 8012482:	fba5 1202 	umull	r1, r2, r5, r2
 8012486:	0892      	lsrs	r2, r2, #2
 8012488:	fb0c 3312 	mls	r3, ip, r2, r3
 801248c:	287e      	cmp	r0, #126	@ 0x7e
 801248e:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 8012492:	d07d      	beq.n	8012590 <uxr_read_framed_msg+0x4f0>
 8012494:	f080 0020 	eor.w	r0, r0, #32
 8012498:	e660      	b.n	801215c <uxr_read_framed_msg+0xbc>
 801249a:	1c59      	adds	r1, r3, #1
 801249c:	084a      	lsrs	r2, r1, #1
 801249e:	fba5 c202 	umull	ip, r2, r5, r2
 80124a2:	0892      	lsrs	r2, r2, #2
 80124a4:	f04f 0c2a 	mov.w	ip, #42	@ 0x2a
 80124a8:	fb0c 1212 	mls	r2, ip, r2, r1
 80124ac:	b2d1      	uxtb	r1, r2
 80124ae:	4288      	cmp	r0, r1
 80124b0:	f43f af64 	beq.w	801237c <uxr_read_framed_msg+0x2dc>
 80124b4:	4422      	add	r2, r4
 80124b6:	3302      	adds	r3, #2
 80124b8:	7891      	ldrb	r1, [r2, #2]
 80124ba:	085a      	lsrs	r2, r3, #1
 80124bc:	fba5 0202 	umull	r0, r2, r5, r2
 80124c0:	0892      	lsrs	r2, r2, #2
 80124c2:	fb0c 3312 	mls	r3, ip, r2, r3
 80124c6:	297e      	cmp	r1, #126	@ 0x7e
 80124c8:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 80124cc:	d070      	beq.n	80125b0 <uxr_read_framed_msg+0x510>
 80124ce:	f081 0120 	eor.w	r1, r1, #32
 80124d2:	e6a3      	b.n	801221c <uxr_read_framed_msg+0x17c>
 80124d4:	f103 0c01 	add.w	ip, r3, #1
 80124d8:	ea4f 025c 	mov.w	r2, ip, lsr #1
 80124dc:	fba5 0202 	umull	r0, r2, r5, r2
 80124e0:	0892      	lsrs	r2, r2, #2
 80124e2:	202a      	movs	r0, #42	@ 0x2a
 80124e4:	fb00 c212 	mls	r2, r0, r2, ip
 80124e8:	fa5f fc82 	uxtb.w	ip, r2
 80124ec:	4561      	cmp	r1, ip
 80124ee:	f43f af58 	beq.w	80123a2 <uxr_read_framed_msg+0x302>
 80124f2:	4422      	add	r2, r4
 80124f4:	3302      	adds	r3, #2
 80124f6:	7891      	ldrb	r1, [r2, #2]
 80124f8:	f884 102e 	strb.w	r1, [r4, #46]	@ 0x2e
 80124fc:	085a      	lsrs	r2, r3, #1
 80124fe:	fba5 c202 	umull	ip, r2, r5, r2
 8012502:	0892      	lsrs	r2, r2, #2
 8012504:	fb00 3312 	mls	r3, r0, r2, r3
 8012508:	297e      	cmp	r1, #126	@ 0x7e
 801250a:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 801250e:	f43f af48 	beq.w	80123a2 <uxr_read_framed_msg+0x302>
 8012512:	f081 0120 	eor.w	r1, r1, #32
 8012516:	f884 102e 	strb.w	r1, [r4, #46]	@ 0x2e
 801251a:	e6e8      	b.n	80122ee <uxr_read_framed_msg+0x24e>
 801251c:	1c58      	adds	r0, r3, #1
 801251e:	0842      	lsrs	r2, r0, #1
 8012520:	fba5 c202 	umull	ip, r2, r5, r2
 8012524:	0892      	lsrs	r2, r2, #2
 8012526:	f04f 0c2a 	mov.w	ip, #42	@ 0x2a
 801252a:	fb0c 0212 	mls	r2, ip, r2, r0
 801252e:	b2d0      	uxtb	r0, r2
 8012530:	4281      	cmp	r1, r0
 8012532:	f43f af32 	beq.w	801239a <uxr_read_framed_msg+0x2fa>
 8012536:	4422      	add	r2, r4
 8012538:	3302      	adds	r3, #2
 801253a:	7890      	ldrb	r0, [r2, #2]
 801253c:	085a      	lsrs	r2, r3, #1
 801253e:	fba5 1202 	umull	r1, r2, r5, r2
 8012542:	0892      	lsrs	r2, r2, #2
 8012544:	fb0c 3312 	mls	r3, ip, r2, r3
 8012548:	287e      	cmp	r0, #126	@ 0x7e
 801254a:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 801254e:	d01f      	beq.n	8012590 <uxr_read_framed_msg+0x4f0>
 8012550:	f080 0020 	eor.w	r0, r0, #32
 8012554:	e68b      	b.n	801226e <uxr_read_framed_msg+0x1ce>
 8012556:	1c51      	adds	r1, r2, #1
 8012558:	084b      	lsrs	r3, r1, #1
 801255a:	fba5 c303 	umull	ip, r3, r5, r3
 801255e:	089b      	lsrs	r3, r3, #2
 8012560:	f04f 0c2a 	mov.w	ip, #42	@ 0x2a
 8012564:	fb0c 1313 	mls	r3, ip, r3, r1
 8012568:	b2d9      	uxtb	r1, r3
 801256a:	4288      	cmp	r0, r1
 801256c:	f43f af3d 	beq.w	80123ea <uxr_read_framed_msg+0x34a>
 8012570:	3202      	adds	r2, #2
 8012572:	4423      	add	r3, r4
 8012574:	0850      	lsrs	r0, r2, #1
 8012576:	789b      	ldrb	r3, [r3, #2]
 8012578:	fba5 1000 	umull	r1, r0, r5, r0
 801257c:	0880      	lsrs	r0, r0, #2
 801257e:	fb0c 2210 	mls	r2, ip, r0, r2
 8012582:	2b7e      	cmp	r3, #126	@ 0x7e
 8012584:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 8012588:	d016      	beq.n	80125b8 <uxr_read_framed_msg+0x518>
 801258a:	f083 0120 	eor.w	r1, r3, #32
 801258e:	e68b      	b.n	80122a8 <uxr_read_framed_msg+0x208>
 8012590:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012592:	9300      	str	r3, [sp, #0]
 8012594:	2302      	movs	r3, #2
 8012596:	9301      	str	r3, [sp, #4]
 8012598:	464a      	mov	r2, r9
 801259a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801259c:	4641      	mov	r1, r8
 801259e:	4620      	mov	r0, r4
 80125a0:	f7ff fcfc 	bl	8011f9c <uxr_framing_read_transport>
 80125a4:	2800      	cmp	r0, #0
 80125a6:	f47f aef6 	bne.w	8012396 <uxr_read_framed_msg+0x2f6>
 80125aa:	2301      	movs	r3, #1
 80125ac:	7023      	strb	r3, [r4, #0]
 80125ae:	e588      	b.n	80120c2 <uxr_read_framed_msg+0x22>
 80125b0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80125b2:	9300      	str	r3, [sp, #0]
 80125b4:	2301      	movs	r3, #1
 80125b6:	e7ee      	b.n	8012596 <uxr_read_framed_msg+0x4f6>
 80125b8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80125ba:	9300      	str	r3, [sp, #0]
 80125bc:	2303      	movs	r3, #3
 80125be:	e7ea      	b.n	8012596 <uxr_read_framed_msg+0x4f6>
 80125c0:	ee17 8a90 	vmov	r8, s15
 80125c4:	e6ae      	b.n	8012324 <uxr_read_framed_msg+0x284>
 80125c6:	bf00      	nop

080125c8 <uxr_stream_id>:
 80125c8:	2901      	cmp	r1, #1
 80125ca:	b082      	sub	sp, #8
 80125cc:	d01d      	beq.n	801260a <uxr_stream_id+0x42>
 80125ce:	2902      	cmp	r1, #2
 80125d0:	f04f 0c00 	mov.w	ip, #0
 80125d4:	d01e      	beq.n	8012614 <uxr_stream_id+0x4c>
 80125d6:	2300      	movs	r3, #0
 80125d8:	f36c 0307 	bfi	r3, ip, #0, #8
 80125dc:	f360 230f 	bfi	r3, r0, #8, #8
 80125e0:	f361 4317 	bfi	r3, r1, #16, #8
 80125e4:	f362 631f 	bfi	r3, r2, #24, #8
 80125e8:	b2da      	uxtb	r2, r3
 80125ea:	2000      	movs	r0, #0
 80125ec:	f362 0007 	bfi	r0, r2, #0, #8
 80125f0:	f3c3 2207 	ubfx	r2, r3, #8, #8
 80125f4:	f362 200f 	bfi	r0, r2, #8, #8
 80125f8:	f3c3 4207 	ubfx	r2, r3, #16, #8
 80125fc:	f362 4017 	bfi	r0, r2, #16, #8
 8012600:	0e1b      	lsrs	r3, r3, #24
 8012602:	f363 601f 	bfi	r0, r3, #24, #8
 8012606:	b002      	add	sp, #8
 8012608:	4770      	bx	lr
 801260a:	f100 0c01 	add.w	ip, r0, #1
 801260e:	fa5f fc8c 	uxtb.w	ip, ip
 8012612:	e7e0      	b.n	80125d6 <uxr_stream_id+0xe>
 8012614:	f080 0c80 	eor.w	ip, r0, #128	@ 0x80
 8012618:	e7dd      	b.n	80125d6 <uxr_stream_id+0xe>
 801261a:	bf00      	nop

0801261c <uxr_stream_id_from_raw>:
 801261c:	b082      	sub	sp, #8
 801261e:	b130      	cbz	r0, 801262e <uxr_stream_id_from_raw+0x12>
 8012620:	0603      	lsls	r3, r0, #24
 8012622:	d420      	bmi.n	8012666 <uxr_stream_id_from_raw+0x4a>
 8012624:	1e42      	subs	r2, r0, #1
 8012626:	b2d2      	uxtb	r2, r2
 8012628:	f04f 0c01 	mov.w	ip, #1
 801262c:	e001      	b.n	8012632 <uxr_stream_id_from_raw+0x16>
 801262e:	4684      	mov	ip, r0
 8012630:	4602      	mov	r2, r0
 8012632:	2300      	movs	r3, #0
 8012634:	f360 0307 	bfi	r3, r0, #0, #8
 8012638:	f362 230f 	bfi	r3, r2, #8, #8
 801263c:	f36c 4317 	bfi	r3, ip, #16, #8
 8012640:	f361 631f 	bfi	r3, r1, #24, #8
 8012644:	b2da      	uxtb	r2, r3
 8012646:	2000      	movs	r0, #0
 8012648:	f362 0007 	bfi	r0, r2, #0, #8
 801264c:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8012650:	f362 200f 	bfi	r0, r2, #8, #8
 8012654:	f3c3 4207 	ubfx	r2, r3, #16, #8
 8012658:	f362 4017 	bfi	r0, r2, #16, #8
 801265c:	0e1b      	lsrs	r3, r3, #24
 801265e:	f363 601f 	bfi	r0, r3, #24, #8
 8012662:	b002      	add	sp, #8
 8012664:	4770      	bx	lr
 8012666:	f080 0280 	eor.w	r2, r0, #128	@ 0x80
 801266a:	f04f 0c02 	mov.w	ip, #2
 801266e:	e7e0      	b.n	8012632 <uxr_stream_id_from_raw+0x16>

08012670 <uxr_init_stream_storage>:
 8012670:	2300      	movs	r3, #0
 8012672:	7403      	strb	r3, [r0, #16]
 8012674:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
 8012678:	f880 3044 	strb.w	r3, [r0, #68]	@ 0x44
 801267c:	f880 3060 	strb.w	r3, [r0, #96]	@ 0x60
 8012680:	4770      	bx	lr
 8012682:	bf00      	nop

08012684 <uxr_reset_stream_storage>:
 8012684:	b570      	push	{r4, r5, r6, lr}
 8012686:	7c03      	ldrb	r3, [r0, #16]
 8012688:	4604      	mov	r4, r0
 801268a:	b153      	cbz	r3, 80126a2 <uxr_reset_stream_storage+0x1e>
 801268c:	4606      	mov	r6, r0
 801268e:	2500      	movs	r5, #0
 8012690:	4630      	mov	r0, r6
 8012692:	f004 ff63 	bl	801755c <uxr_reset_output_best_effort_stream>
 8012696:	7c23      	ldrb	r3, [r4, #16]
 8012698:	3501      	adds	r5, #1
 801269a:	42ab      	cmp	r3, r5
 801269c:	f106 0610 	add.w	r6, r6, #16
 80126a0:	d8f6      	bhi.n	8012690 <uxr_reset_stream_storage+0xc>
 80126a2:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 80126a6:	b163      	cbz	r3, 80126c2 <uxr_reset_stream_storage+0x3e>
 80126a8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80126ac:	2500      	movs	r5, #0
 80126ae:	4630      	mov	r0, r6
 80126b0:	f004 fd56 	bl	8017160 <uxr_reset_input_best_effort_stream>
 80126b4:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 80126b8:	3501      	adds	r5, #1
 80126ba:	42ab      	cmp	r3, r5
 80126bc:	f106 0602 	add.w	r6, r6, #2
 80126c0:	d8f5      	bhi.n	80126ae <uxr_reset_stream_storage+0x2a>
 80126c2:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 80126c6:	b163      	cbz	r3, 80126e2 <uxr_reset_stream_storage+0x5e>
 80126c8:	f104 0618 	add.w	r6, r4, #24
 80126cc:	2500      	movs	r5, #0
 80126ce:	4630      	mov	r0, r6
 80126d0:	f004 fff0 	bl	80176b4 <uxr_reset_output_reliable_stream>
 80126d4:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 80126d8:	3501      	adds	r5, #1
 80126da:	42ab      	cmp	r3, r5
 80126dc:	f106 0628 	add.w	r6, r6, #40	@ 0x28
 80126e0:	d8f5      	bhi.n	80126ce <uxr_reset_stream_storage+0x4a>
 80126e2:	f894 3060 	ldrb.w	r3, [r4, #96]	@ 0x60
 80126e6:	b163      	cbz	r3, 8012702 <uxr_reset_stream_storage+0x7e>
 80126e8:	f104 0648 	add.w	r6, r4, #72	@ 0x48
 80126ec:	2500      	movs	r5, #0
 80126ee:	4630      	mov	r0, r6
 80126f0:	f004 fdaa 	bl	8017248 <uxr_reset_input_reliable_stream>
 80126f4:	f894 3060 	ldrb.w	r3, [r4, #96]	@ 0x60
 80126f8:	3501      	adds	r5, #1
 80126fa:	42ab      	cmp	r3, r5
 80126fc:	f106 0618 	add.w	r6, r6, #24
 8012700:	d8f5      	bhi.n	80126ee <uxr_reset_stream_storage+0x6a>
 8012702:	bd70      	pop	{r4, r5, r6, pc}

08012704 <uxr_add_output_best_effort_buffer>:
 8012704:	b510      	push	{r4, lr}
 8012706:	7c04      	ldrb	r4, [r0, #16]
 8012708:	f104 0c01 	add.w	ip, r4, #1
 801270c:	b082      	sub	sp, #8
 801270e:	f880 c010 	strb.w	ip, [r0, #16]
 8012712:	eb00 1004 	add.w	r0, r0, r4, lsl #4
 8012716:	f004 ff17 	bl	8017548 <uxr_init_output_best_effort_stream>
 801271a:	2201      	movs	r2, #1
 801271c:	4611      	mov	r1, r2
 801271e:	4620      	mov	r0, r4
 8012720:	b002      	add	sp, #8
 8012722:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012726:	f7ff bf4f 	b.w	80125c8 <uxr_stream_id>
 801272a:	bf00      	nop

0801272c <uxr_add_output_reliable_buffer>:
 801272c:	b510      	push	{r4, lr}
 801272e:	b084      	sub	sp, #16
 8012730:	4684      	mov	ip, r0
 8012732:	f89d 0018 	ldrb.w	r0, [sp, #24]
 8012736:	9000      	str	r0, [sp, #0]
 8012738:	f89c 4040 	ldrb.w	r4, [ip, #64]	@ 0x40
 801273c:	2028      	movs	r0, #40	@ 0x28
 801273e:	fb00 c004 	mla	r0, r0, r4, ip
 8012742:	f104 0e01 	add.w	lr, r4, #1
 8012746:	3018      	adds	r0, #24
 8012748:	f88c e040 	strb.w	lr, [ip, #64]	@ 0x40
 801274c:	f004 ff7a 	bl	8017644 <uxr_init_output_reliable_stream>
 8012750:	2201      	movs	r2, #1
 8012752:	2102      	movs	r1, #2
 8012754:	4620      	mov	r0, r4
 8012756:	b004      	add	sp, #16
 8012758:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801275c:	f7ff bf34 	b.w	80125c8 <uxr_stream_id>

08012760 <uxr_add_input_best_effort_buffer>:
 8012760:	b510      	push	{r4, lr}
 8012762:	f890 4044 	ldrb.w	r4, [r0, #68]	@ 0x44
 8012766:	4603      	mov	r3, r0
 8012768:	1c62      	adds	r2, r4, #1
 801276a:	f104 0021 	add.w	r0, r4, #33	@ 0x21
 801276e:	b082      	sub	sp, #8
 8012770:	eb03 0040 	add.w	r0, r3, r0, lsl #1
 8012774:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8012778:	f004 fcee 	bl	8017158 <uxr_init_input_best_effort_stream>
 801277c:	2200      	movs	r2, #0
 801277e:	2101      	movs	r1, #1
 8012780:	4620      	mov	r0, r4
 8012782:	b002      	add	sp, #8
 8012784:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012788:	f7ff bf1e 	b.w	80125c8 <uxr_stream_id>

0801278c <uxr_add_input_reliable_buffer>:
 801278c:	b510      	push	{r4, lr}
 801278e:	b084      	sub	sp, #16
 8012790:	4684      	mov	ip, r0
 8012792:	9806      	ldr	r0, [sp, #24]
 8012794:	9000      	str	r0, [sp, #0]
 8012796:	f89c 4060 	ldrb.w	r4, [ip, #96]	@ 0x60
 801279a:	2018      	movs	r0, #24
 801279c:	fb00 c004 	mla	r0, r0, r4, ip
 80127a0:	f104 0e01 	add.w	lr, r4, #1
 80127a4:	3048      	adds	r0, #72	@ 0x48
 80127a6:	f88c e060 	strb.w	lr, [ip, #96]	@ 0x60
 80127aa:	f004 fd21 	bl	80171f0 <uxr_init_input_reliable_stream>
 80127ae:	2200      	movs	r2, #0
 80127b0:	2102      	movs	r1, #2
 80127b2:	4620      	mov	r0, r4
 80127b4:	b004      	add	sp, #16
 80127b6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80127ba:	f7ff bf05 	b.w	80125c8 <uxr_stream_id>
 80127be:	bf00      	nop

080127c0 <uxr_get_output_best_effort_stream>:
 80127c0:	7c03      	ldrb	r3, [r0, #16]
 80127c2:	428b      	cmp	r3, r1
 80127c4:	bf8c      	ite	hi
 80127c6:	eb00 1001 	addhi.w	r0, r0, r1, lsl #4
 80127ca:	2000      	movls	r0, #0
 80127cc:	4770      	bx	lr
 80127ce:	bf00      	nop

080127d0 <uxr_get_output_reliable_stream>:
 80127d0:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 80127d4:	428b      	cmp	r3, r1
 80127d6:	bf83      	ittte	hi
 80127d8:	2328      	movhi	r3, #40	@ 0x28
 80127da:	fb03 0001 	mlahi	r0, r3, r1, r0
 80127de:	3018      	addhi	r0, #24
 80127e0:	2000      	movls	r0, #0
 80127e2:	4770      	bx	lr

080127e4 <uxr_get_input_best_effort_stream>:
 80127e4:	f890 3044 	ldrb.w	r3, [r0, #68]	@ 0x44
 80127e8:	428b      	cmp	r3, r1
 80127ea:	bf86      	itte	hi
 80127ec:	3121      	addhi	r1, #33	@ 0x21
 80127ee:	eb00 0041 	addhi.w	r0, r0, r1, lsl #1
 80127f2:	2000      	movls	r0, #0
 80127f4:	4770      	bx	lr
 80127f6:	bf00      	nop

080127f8 <uxr_get_input_reliable_stream>:
 80127f8:	f890 3060 	ldrb.w	r3, [r0, #96]	@ 0x60
 80127fc:	428b      	cmp	r3, r1
 80127fe:	bf83      	ittte	hi
 8012800:	2318      	movhi	r3, #24
 8012802:	fb03 0001 	mlahi	r0, r3, r1, r0
 8012806:	3048      	addhi	r0, #72	@ 0x48
 8012808:	2000      	movls	r0, #0
 801280a:	4770      	bx	lr

0801280c <uxr_output_streams_confirmed>:
 801280c:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 8012810:	b183      	cbz	r3, 8012834 <uxr_output_streams_confirmed+0x28>
 8012812:	b570      	push	{r4, r5, r6, lr}
 8012814:	4606      	mov	r6, r0
 8012816:	f100 0518 	add.w	r5, r0, #24
 801281a:	2400      	movs	r4, #0
 801281c:	e001      	b.n	8012822 <uxr_output_streams_confirmed+0x16>
 801281e:	3528      	adds	r5, #40	@ 0x28
 8012820:	b138      	cbz	r0, 8012832 <uxr_output_streams_confirmed+0x26>
 8012822:	4628      	mov	r0, r5
 8012824:	f005 f9b6 	bl	8017b94 <uxr_is_output_up_to_date>
 8012828:	f896 3040 	ldrb.w	r3, [r6, #64]	@ 0x40
 801282c:	3401      	adds	r4, #1
 801282e:	42a3      	cmp	r3, r4
 8012830:	d8f5      	bhi.n	801281e <uxr_output_streams_confirmed+0x12>
 8012832:	bd70      	pop	{r4, r5, r6, pc}
 8012834:	2001      	movs	r0, #1
 8012836:	4770      	bx	lr

08012838 <uxr_buffer_submessage_header>:
 8012838:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801283a:	4604      	mov	r4, r0
 801283c:	460e      	mov	r6, r1
 801283e:	2104      	movs	r1, #4
 8012840:	4615      	mov	r5, r2
 8012842:	461f      	mov	r7, r3
 8012844:	f7fd fbf4 	bl	8010030 <ucdr_align_to>
 8012848:	2301      	movs	r3, #1
 801284a:	ea47 0203 	orr.w	r2, r7, r3
 801284e:	4631      	mov	r1, r6
 8012850:	7523      	strb	r3, [r4, #20]
 8012852:	4620      	mov	r0, r4
 8012854:	462b      	mov	r3, r5
 8012856:	f000 fa27 	bl	8012ca8 <uxr_serialize_submessage_header>
 801285a:	4620      	mov	r0, r4
 801285c:	f7fd fbfe 	bl	801005c <ucdr_buffer_remaining>
 8012860:	42a8      	cmp	r0, r5
 8012862:	bf34      	ite	cc
 8012864:	2000      	movcc	r0, #0
 8012866:	2001      	movcs	r0, #1
 8012868:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801286a:	bf00      	nop

0801286c <uxr_read_submessage_header>:
 801286c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012870:	4604      	mov	r4, r0
 8012872:	460d      	mov	r5, r1
 8012874:	2104      	movs	r1, #4
 8012876:	4616      	mov	r6, r2
 8012878:	4698      	mov	r8, r3
 801287a:	f7fd fbd9 	bl	8010030 <ucdr_align_to>
 801287e:	4620      	mov	r0, r4
 8012880:	f7fd fbec 	bl	801005c <ucdr_buffer_remaining>
 8012884:	2803      	cmp	r0, #3
 8012886:	bf8c      	ite	hi
 8012888:	2701      	movhi	r7, #1
 801288a:	2700      	movls	r7, #0
 801288c:	d802      	bhi.n	8012894 <uxr_read_submessage_header+0x28>
 801288e:	4638      	mov	r0, r7
 8012890:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012894:	4633      	mov	r3, r6
 8012896:	4642      	mov	r2, r8
 8012898:	4620      	mov	r0, r4
 801289a:	4629      	mov	r1, r5
 801289c:	f000 fa18 	bl	8012cd0 <uxr_deserialize_submessage_header>
 80128a0:	f898 3000 	ldrb.w	r3, [r8]
 80128a4:	f003 0201 	and.w	r2, r3, #1
 80128a8:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 80128ac:	f888 3000 	strb.w	r3, [r8]
 80128b0:	7522      	strb	r2, [r4, #20]
 80128b2:	4638      	mov	r0, r7
 80128b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080128b8 <uxr_submessage_padding>:
 80128b8:	f010 0003 	ands.w	r0, r0, #3
 80128bc:	bf18      	it	ne
 80128be:	f1c0 0004 	rsbne	r0, r0, #4
 80128c2:	4770      	bx	lr

080128c4 <uxr_millis>:
 80128c4:	b510      	push	{r4, lr}
 80128c6:	b084      	sub	sp, #16
 80128c8:	4669      	mov	r1, sp
 80128ca:	2001      	movs	r0, #1
 80128cc:	f7f0 fd2c 	bl	8003328 <clock_gettime>
 80128d0:	e89d 0015 	ldmia.w	sp, {r0, r2, r4}
 80128d4:	4906      	ldr	r1, [pc, #24]	@ (80128f0 <uxr_millis+0x2c>)
 80128d6:	fba0 0301 	umull	r0, r3, r0, r1
 80128da:	1900      	adds	r0, r0, r4
 80128dc:	fb01 3102 	mla	r1, r1, r2, r3
 80128e0:	eb41 71e4 	adc.w	r1, r1, r4, asr #31
 80128e4:	4a03      	ldr	r2, [pc, #12]	@ (80128f4 <uxr_millis+0x30>)
 80128e6:	2300      	movs	r3, #0
 80128e8:	f7ee f918 	bl	8000b1c <__aeabi_ldivmod>
 80128ec:	b004      	add	sp, #16
 80128ee:	bd10      	pop	{r4, pc}
 80128f0:	3b9aca00 	.word	0x3b9aca00
 80128f4:	000f4240 	.word	0x000f4240

080128f8 <uxr_nanos>:
 80128f8:	b510      	push	{r4, lr}
 80128fa:	b084      	sub	sp, #16
 80128fc:	4669      	mov	r1, sp
 80128fe:	2001      	movs	r0, #1
 8012900:	f7f0 fd12 	bl	8003328 <clock_gettime>
 8012904:	4a06      	ldr	r2, [pc, #24]	@ (8012920 <uxr_nanos+0x28>)
 8012906:	9800      	ldr	r0, [sp, #0]
 8012908:	9902      	ldr	r1, [sp, #8]
 801290a:	9c01      	ldr	r4, [sp, #4]
 801290c:	fba0 0302 	umull	r0, r3, r0, r2
 8012910:	1840      	adds	r0, r0, r1
 8012912:	fb02 3304 	mla	r3, r2, r4, r3
 8012916:	eb43 71e1 	adc.w	r1, r3, r1, asr #31
 801291a:	b004      	add	sp, #16
 801291c:	bd10      	pop	{r4, pc}
 801291e:	bf00      	nop
 8012920:	3b9aca00 	.word	0x3b9aca00

08012924 <on_full_output_buffer_fragmented>:
 8012924:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012928:	460c      	mov	r4, r1
 801292a:	b08a      	sub	sp, #40	@ 0x28
 801292c:	f891 10c1 	ldrb.w	r1, [r1, #193]	@ 0xc1
 8012930:	4606      	mov	r6, r0
 8012932:	f104 0008 	add.w	r0, r4, #8
 8012936:	f7ff ff4b 	bl	80127d0 <uxr_get_output_reliable_stream>
 801293a:	4605      	mov	r5, r0
 801293c:	f005 f934 	bl	8017ba8 <get_available_free_slots>
 8012940:	b968      	cbnz	r0, 801295e <on_full_output_buffer_fragmented+0x3a>
 8012942:	e9d4 312e 	ldrd	r3, r1, [r4, #184]	@ 0xb8
 8012946:	4620      	mov	r0, r4
 8012948:	4798      	blx	r3
 801294a:	b918      	cbnz	r0, 8012954 <on_full_output_buffer_fragmented+0x30>
 801294c:	2001      	movs	r0, #1
 801294e:	b00a      	add	sp, #40	@ 0x28
 8012950:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012954:	4628      	mov	r0, r5
 8012956:	f005 f927 	bl	8017ba8 <get_available_free_slots>
 801295a:	2800      	cmp	r0, #0
 801295c:	d0f6      	beq.n	801294c <on_full_output_buffer_fragmented+0x28>
 801295e:	8929      	ldrh	r1, [r5, #8]
 8012960:	89eb      	ldrh	r3, [r5, #14]
 8012962:	7b28      	ldrb	r0, [r5, #12]
 8012964:	686a      	ldr	r2, [r5, #4]
 8012966:	fbb2 f8f1 	udiv	r8, r2, r1
 801296a:	fbb3 f2f1 	udiv	r2, r3, r1
 801296e:	fb01 3112 	mls	r1, r1, r2, r3
 8012972:	f5c0 407f 	rsb	r0, r0, #65280	@ 0xff00
 8012976:	b289      	uxth	r1, r1
 8012978:	fb08 f101 	mul.w	r1, r8, r1
 801297c:	30fc      	adds	r0, #252	@ 0xfc
 801297e:	f1a8 0804 	sub.w	r8, r8, #4
 8012982:	f8d4 30c4 	ldr.w	r3, [r4, #196]	@ 0xc4
 8012986:	4440      	add	r0, r8
 8012988:	b287      	uxth	r7, r0
 801298a:	1bdb      	subs	r3, r3, r7
 801298c:	f8c4 30c4 	str.w	r3, [r4, #196]	@ 0xc4
 8012990:	682b      	ldr	r3, [r5, #0]
 8012992:	3104      	adds	r1, #4
 8012994:	4419      	add	r1, r3
 8012996:	4642      	mov	r2, r8
 8012998:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801299c:	9300      	str	r3, [sp, #0]
 801299e:	a802      	add	r0, sp, #8
 80129a0:	2300      	movs	r3, #0
 80129a2:	f7fd fb19 	bl	800ffd8 <ucdr_init_buffer_origin_offset>
 80129a6:	f8d4 20c4 	ldr.w	r2, [r4, #196]	@ 0xc4
 80129aa:	f102 0308 	add.w	r3, r2, #8
 80129ae:	4543      	cmp	r3, r8
 80129b0:	d928      	bls.n	8012a04 <on_full_output_buffer_fragmented+0xe0>
 80129b2:	463a      	mov	r2, r7
 80129b4:	2300      	movs	r3, #0
 80129b6:	210d      	movs	r1, #13
 80129b8:	a802      	add	r0, sp, #8
 80129ba:	f7ff ff3d 	bl	8012838 <uxr_buffer_submessage_header>
 80129be:	8929      	ldrh	r1, [r5, #8]
 80129c0:	89eb      	ldrh	r3, [r5, #14]
 80129c2:	fbb3 f2f1 	udiv	r2, r3, r1
 80129c6:	fb01 3312 	mls	r3, r1, r2, r3
 80129ca:	b29b      	uxth	r3, r3
 80129cc:	686a      	ldr	r2, [r5, #4]
 80129ce:	fbb2 f2f1 	udiv	r2, r2, r1
 80129d2:	fb02 f303 	mul.w	r3, r2, r3
 80129d6:	682a      	ldr	r2, [r5, #0]
 80129d8:	f842 8003 	str.w	r8, [r2, r3]
 80129dc:	89e8      	ldrh	r0, [r5, #14]
 80129de:	2101      	movs	r1, #1
 80129e0:	f005 f902 	bl	8017be8 <uxr_seq_num_add>
 80129e4:	9904      	ldr	r1, [sp, #16]
 80129e6:	9a03      	ldr	r2, [sp, #12]
 80129e8:	81e8      	strh	r0, [r5, #14]
 80129ea:	1a52      	subs	r2, r2, r1
 80129ec:	4630      	mov	r0, r6
 80129ee:	f7fd fb05 	bl	800fffc <ucdr_init_buffer>
 80129f2:	4630      	mov	r0, r6
 80129f4:	490f      	ldr	r1, [pc, #60]	@ (8012a34 <on_full_output_buffer_fragmented+0x110>)
 80129f6:	4622      	mov	r2, r4
 80129f8:	f7fd fad4 	bl	800ffa4 <ucdr_set_on_full_buffer_callback>
 80129fc:	2000      	movs	r0, #0
 80129fe:	b00a      	add	sp, #40	@ 0x28
 8012a00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012a04:	b292      	uxth	r2, r2
 8012a06:	2302      	movs	r3, #2
 8012a08:	210d      	movs	r1, #13
 8012a0a:	a802      	add	r0, sp, #8
 8012a0c:	f7ff ff14 	bl	8012838 <uxr_buffer_submessage_header>
 8012a10:	8928      	ldrh	r0, [r5, #8]
 8012a12:	89eb      	ldrh	r3, [r5, #14]
 8012a14:	fbb3 f1f0 	udiv	r1, r3, r0
 8012a18:	fb00 3311 	mls	r3, r0, r1, r3
 8012a1c:	f8d4 20c4 	ldr.w	r2, [r4, #196]	@ 0xc4
 8012a20:	6869      	ldr	r1, [r5, #4]
 8012a22:	fbb1 f1f0 	udiv	r1, r1, r0
 8012a26:	b29b      	uxth	r3, r3
 8012a28:	fb01 f303 	mul.w	r3, r1, r3
 8012a2c:	6829      	ldr	r1, [r5, #0]
 8012a2e:	3208      	adds	r2, #8
 8012a30:	50ca      	str	r2, [r1, r3]
 8012a32:	e7d3      	b.n	80129dc <on_full_output_buffer_fragmented+0xb8>
 8012a34:	08012925 	.word	0x08012925

08012a38 <uxr_prepare_output_stream>:
 8012a38:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012a3a:	b087      	sub	sp, #28
 8012a3c:	2707      	movs	r7, #7
 8012a3e:	9202      	str	r2, [sp, #8]
 8012a40:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8012a42:	9103      	str	r1, [sp, #12]
 8012a44:	2500      	movs	r5, #0
 8012a46:	3204      	adds	r2, #4
 8012a48:	e9cd 7500 	strd	r7, r5, [sp]
 8012a4c:	461c      	mov	r4, r3
 8012a4e:	4606      	mov	r6, r0
 8012a50:	f7fe ffc2 	bl	80119d8 <uxr_prepare_stream_to_write_submessage>
 8012a54:	f080 0201 	eor.w	r2, r0, #1
 8012a58:	b2d2      	uxtb	r2, r2
 8012a5a:	75a2      	strb	r2, [r4, #22]
 8012a5c:	b112      	cbz	r2, 8012a64 <uxr_prepare_output_stream+0x2c>
 8012a5e:	4628      	mov	r0, r5
 8012a60:	b007      	add	sp, #28
 8012a62:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012a64:	aa05      	add	r2, sp, #20
 8012a66:	9902      	ldr	r1, [sp, #8]
 8012a68:	4630      	mov	r0, r6
 8012a6a:	f7ff f8eb 	bl	8011c44 <uxr_init_base_object_request>
 8012a6e:	a905      	add	r1, sp, #20
 8012a70:	4605      	mov	r5, r0
 8012a72:	4620      	mov	r0, r4
 8012a74:	f001 f8a0 	bl	8013bb8 <uxr_serialize_WRITE_DATA_Payload_Data>
 8012a78:	e9d4 2101 	ldrd	r2, r1, [r4, #4]
 8012a7c:	69a6      	ldr	r6, [r4, #24]
 8012a7e:	69e7      	ldr	r7, [r4, #28]
 8012a80:	1a52      	subs	r2, r2, r1
 8012a82:	4620      	mov	r0, r4
 8012a84:	f7fd faba 	bl	800fffc <ucdr_init_buffer>
 8012a88:	4620      	mov	r0, r4
 8012a8a:	463a      	mov	r2, r7
 8012a8c:	4631      	mov	r1, r6
 8012a8e:	f7fd fa89 	bl	800ffa4 <ucdr_set_on_full_buffer_callback>
 8012a92:	4628      	mov	r0, r5
 8012a94:	b007      	add	sp, #28
 8012a96:	bdf0      	pop	{r4, r5, r6, r7, pc}

08012a98 <uxr_prepare_output_stream_fragmented>:
 8012a98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012a9c:	b091      	sub	sp, #68	@ 0x44
 8012a9e:	4605      	mov	r5, r0
 8012aa0:	9105      	str	r1, [sp, #20]
 8012aa2:	3008      	adds	r0, #8
 8012aa4:	f3c1 2107 	ubfx	r1, r1, #8, #8
 8012aa8:	461e      	mov	r6, r3
 8012aaa:	9204      	str	r2, [sp, #16]
 8012aac:	f7ff fe90 	bl	80127d0 <uxr_get_output_reliable_stream>
 8012ab0:	f89d 3016 	ldrb.w	r3, [sp, #22]
 8012ab4:	2b01      	cmp	r3, #1
 8012ab6:	f000 8091 	beq.w	8012bdc <uxr_prepare_output_stream_fragmented+0x144>
 8012aba:	4604      	mov	r4, r0
 8012abc:	2800      	cmp	r0, #0
 8012abe:	f000 808d 	beq.w	8012bdc <uxr_prepare_output_stream_fragmented+0x144>
 8012ac2:	f005 f871 	bl	8017ba8 <get_available_free_slots>
 8012ac6:	2800      	cmp	r0, #0
 8012ac8:	f000 8083 	beq.w	8012bd2 <uxr_prepare_output_stream_fragmented+0x13a>
 8012acc:	8922      	ldrh	r2, [r4, #8]
 8012ace:	89e7      	ldrh	r7, [r4, #14]
 8012ad0:	fbb7 f9f2 	udiv	r9, r7, r2
 8012ad4:	fb02 7919 	mls	r9, r2, r9, r7
 8012ad8:	fa1f f989 	uxth.w	r9, r9
 8012adc:	6863      	ldr	r3, [r4, #4]
 8012ade:	fbb3 f2f2 	udiv	r2, r3, r2
 8012ae2:	6823      	ldr	r3, [r4, #0]
 8012ae4:	9203      	str	r2, [sp, #12]
 8012ae6:	fb02 f909 	mul.w	r9, r2, r9
 8012aea:	f109 0904 	add.w	r9, r9, #4
 8012aee:	4499      	add	r9, r3
 8012af0:	7b23      	ldrb	r3, [r4, #12]
 8012af2:	f859 8c04 	ldr.w	r8, [r9, #-4]
 8012af6:	4543      	cmp	r3, r8
 8012af8:	f1a2 0b04 	sub.w	fp, r2, #4
 8012afc:	d37a      	bcc.n	8012bf4 <uxr_prepare_output_stream_fragmented+0x15c>
 8012afe:	f1ab 0a04 	sub.w	sl, fp, #4
 8012b02:	ebaa 0a03 	sub.w	sl, sl, r3
 8012b06:	465a      	mov	r2, fp
 8012b08:	2300      	movs	r3, #0
 8012b0a:	4649      	mov	r1, r9
 8012b0c:	a808      	add	r0, sp, #32
 8012b0e:	f8cd 8000 	str.w	r8, [sp]
 8012b12:	f7fd fa61 	bl	800ffd8 <ucdr_init_buffer_origin_offset>
 8012b16:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8012b18:	fa1f fa8a 	uxth.w	sl, sl
 8012b1c:	4652      	mov	r2, sl
 8012b1e:	f103 0a08 	add.w	sl, r3, #8
 8012b22:	45da      	cmp	sl, fp
 8012b24:	bf34      	ite	cc
 8012b26:	2302      	movcc	r3, #2
 8012b28:	2300      	movcs	r3, #0
 8012b2a:	210d      	movs	r1, #13
 8012b2c:	a808      	add	r0, sp, #32
 8012b2e:	f7ff fe83 	bl	8012838 <uxr_buffer_submessage_header>
 8012b32:	8921      	ldrh	r1, [r4, #8]
 8012b34:	fbb7 f2f1 	udiv	r2, r7, r1
 8012b38:	fb01 7212 	mls	r2, r1, r2, r7
 8012b3c:	b292      	uxth	r2, r2
 8012b3e:	6863      	ldr	r3, [r4, #4]
 8012b40:	fbb3 f3f1 	udiv	r3, r3, r1
 8012b44:	fb02 f303 	mul.w	r3, r2, r3
 8012b48:	6822      	ldr	r2, [r4, #0]
 8012b4a:	4638      	mov	r0, r7
 8012b4c:	f842 b003 	str.w	fp, [r2, r3]
 8012b50:	2101      	movs	r1, #1
 8012b52:	f005 f849 	bl	8017be8 <uxr_seq_num_add>
 8012b56:	9b03      	ldr	r3, [sp, #12]
 8012b58:	f108 0104 	add.w	r1, r8, #4
 8012b5c:	f1a3 0208 	sub.w	r2, r3, #8
 8012b60:	eba2 0208 	sub.w	r2, r2, r8
 8012b64:	4449      	add	r1, r9
 8012b66:	4607      	mov	r7, r0
 8012b68:	4630      	mov	r0, r6
 8012b6a:	f7fd fa47 	bl	800fffc <ucdr_init_buffer>
 8012b6e:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8012b70:	81e7      	strh	r7, [r4, #14]
 8012b72:	1d1a      	adds	r2, r3, #4
 8012b74:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 8012b78:	bf28      	it	cs
 8012b7a:	2200      	movcs	r2, #0
 8012b7c:	2300      	movs	r3, #0
 8012b7e:	b292      	uxth	r2, r2
 8012b80:	2107      	movs	r1, #7
 8012b82:	4630      	mov	r0, r6
 8012b84:	f7ff fe58 	bl	8012838 <uxr_buffer_submessage_header>
 8012b88:	9904      	ldr	r1, [sp, #16]
 8012b8a:	aa07      	add	r2, sp, #28
 8012b8c:	4628      	mov	r0, r5
 8012b8e:	f7ff f859 	bl	8011c44 <uxr_init_base_object_request>
 8012b92:	4604      	mov	r4, r0
 8012b94:	b318      	cbz	r0, 8012bde <uxr_prepare_output_stream_fragmented+0x146>
 8012b96:	a907      	add	r1, sp, #28
 8012b98:	4630      	mov	r0, r6
 8012b9a:	f001 f80d 	bl	8013bb8 <uxr_serialize_WRITE_DATA_Payload_Data>
 8012b9e:	e9d6 2101 	ldrd	r2, r1, [r6, #4]
 8012ba2:	4630      	mov	r0, r6
 8012ba4:	1a52      	subs	r2, r2, r1
 8012ba6:	f7fd fa29 	bl	800fffc <ucdr_init_buffer>
 8012baa:	9b05      	ldr	r3, [sp, #20]
 8012bac:	f8c5 30c0 	str.w	r3, [r5, #192]	@ 0xc0
 8012bb0:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8012bb2:	f8c5 30b8 	str.w	r3, [r5, #184]	@ 0xb8
 8012bb6:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 8012bb8:	491b      	ldr	r1, [pc, #108]	@ (8012c28 <uxr_prepare_output_stream_fragmented+0x190>)
 8012bba:	f8c5 a0c4 	str.w	sl, [r5, #196]	@ 0xc4
 8012bbe:	4630      	mov	r0, r6
 8012bc0:	f8c5 30bc 	str.w	r3, [r5, #188]	@ 0xbc
 8012bc4:	462a      	mov	r2, r5
 8012bc6:	f7fd f9ed 	bl	800ffa4 <ucdr_set_on_full_buffer_callback>
 8012bca:	4620      	mov	r0, r4
 8012bcc:	b011      	add	sp, #68	@ 0x44
 8012bce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012bd2:	991c      	ldr	r1, [sp, #112]	@ 0x70
 8012bd4:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8012bd6:	4628      	mov	r0, r5
 8012bd8:	4798      	blx	r3
 8012bda:	b920      	cbnz	r0, 8012be6 <uxr_prepare_output_stream_fragmented+0x14e>
 8012bdc:	2400      	movs	r4, #0
 8012bde:	4620      	mov	r0, r4
 8012be0:	b011      	add	sp, #68	@ 0x44
 8012be2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012be6:	4620      	mov	r0, r4
 8012be8:	f004 ffde 	bl	8017ba8 <get_available_free_slots>
 8012bec:	2800      	cmp	r0, #0
 8012bee:	f47f af6d 	bne.w	8012acc <uxr_prepare_output_stream_fragmented+0x34>
 8012bf2:	e7f3      	b.n	8012bdc <uxr_prepare_output_stream_fragmented+0x144>
 8012bf4:	4638      	mov	r0, r7
 8012bf6:	2101      	movs	r1, #1
 8012bf8:	f004 fff6 	bl	8017be8 <uxr_seq_num_add>
 8012bfc:	8921      	ldrh	r1, [r4, #8]
 8012bfe:	fbb0 f2f1 	udiv	r2, r0, r1
 8012c02:	fb01 0912 	mls	r9, r1, r2, r0
 8012c06:	fa1f f289 	uxth.w	r2, r9
 8012c0a:	6863      	ldr	r3, [r4, #4]
 8012c0c:	fbb3 f9f1 	udiv	r9, r3, r1
 8012c10:	6823      	ldr	r3, [r4, #0]
 8012c12:	fb02 f909 	mul.w	r9, r2, r9
 8012c16:	f109 0904 	add.w	r9, r9, #4
 8012c1a:	4499      	add	r9, r3
 8012c1c:	4607      	mov	r7, r0
 8012c1e:	7b23      	ldrb	r3, [r4, #12]
 8012c20:	f859 8c04 	ldr.w	r8, [r9, #-4]
 8012c24:	e76b      	b.n	8012afe <uxr_prepare_output_stream_fragmented+0x66>
 8012c26:	bf00      	nop
 8012c28:	08012925 	.word	0x08012925

08012c2c <uxr_serialize_message_header>:
 8012c2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012c2e:	b083      	sub	sp, #12
 8012c30:	4616      	mov	r6, r2
 8012c32:	4604      	mov	r4, r0
 8012c34:	9301      	str	r3, [sp, #4]
 8012c36:	460d      	mov	r5, r1
 8012c38:	9f08      	ldr	r7, [sp, #32]
 8012c3a:	f7fc fa33 	bl	800f0a4 <ucdr_serialize_uint8_t>
 8012c3e:	4631      	mov	r1, r6
 8012c40:	4620      	mov	r0, r4
 8012c42:	f7fc fa2f 	bl	800f0a4 <ucdr_serialize_uint8_t>
 8012c46:	9a01      	ldr	r2, [sp, #4]
 8012c48:	2101      	movs	r1, #1
 8012c4a:	4620      	mov	r0, r4
 8012c4c:	f7fc fad6 	bl	800f1fc <ucdr_serialize_endian_uint16_t>
 8012c50:	062b      	lsls	r3, r5, #24
 8012c52:	d501      	bpl.n	8012c58 <uxr_serialize_message_header+0x2c>
 8012c54:	b003      	add	sp, #12
 8012c56:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012c58:	2204      	movs	r2, #4
 8012c5a:	4639      	mov	r1, r7
 8012c5c:	4620      	mov	r0, r4
 8012c5e:	b003      	add	sp, #12
 8012c60:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8012c64:	f004 b940 	b.w	8016ee8 <ucdr_serialize_array_uint8_t>

08012c68 <uxr_deserialize_message_header>:
 8012c68:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012c6a:	b083      	sub	sp, #12
 8012c6c:	4616      	mov	r6, r2
 8012c6e:	4604      	mov	r4, r0
 8012c70:	9301      	str	r3, [sp, #4]
 8012c72:	460d      	mov	r5, r1
 8012c74:	9f08      	ldr	r7, [sp, #32]
 8012c76:	f7fc fa2b 	bl	800f0d0 <ucdr_deserialize_uint8_t>
 8012c7a:	4631      	mov	r1, r6
 8012c7c:	4620      	mov	r0, r4
 8012c7e:	f7fc fa27 	bl	800f0d0 <ucdr_deserialize_uint8_t>
 8012c82:	9a01      	ldr	r2, [sp, #4]
 8012c84:	2101      	movs	r1, #1
 8012c86:	4620      	mov	r0, r4
 8012c88:	f7fc fbac 	bl	800f3e4 <ucdr_deserialize_endian_uint16_t>
 8012c8c:	f995 3000 	ldrsb.w	r3, [r5]
 8012c90:	2b00      	cmp	r3, #0
 8012c92:	da01      	bge.n	8012c98 <uxr_deserialize_message_header+0x30>
 8012c94:	b003      	add	sp, #12
 8012c96:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012c98:	2204      	movs	r2, #4
 8012c9a:	4639      	mov	r1, r7
 8012c9c:	4620      	mov	r0, r4
 8012c9e:	b003      	add	sp, #12
 8012ca0:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8012ca4:	f004 b984 	b.w	8016fb0 <ucdr_deserialize_array_uint8_t>

08012ca8 <uxr_serialize_submessage_header>:
 8012ca8:	b530      	push	{r4, r5, lr}
 8012caa:	b083      	sub	sp, #12
 8012cac:	4615      	mov	r5, r2
 8012cae:	4604      	mov	r4, r0
 8012cb0:	9301      	str	r3, [sp, #4]
 8012cb2:	f7fc f9f7 	bl	800f0a4 <ucdr_serialize_uint8_t>
 8012cb6:	4629      	mov	r1, r5
 8012cb8:	4620      	mov	r0, r4
 8012cba:	f7fc f9f3 	bl	800f0a4 <ucdr_serialize_uint8_t>
 8012cbe:	9a01      	ldr	r2, [sp, #4]
 8012cc0:	2101      	movs	r1, #1
 8012cc2:	4620      	mov	r0, r4
 8012cc4:	b003      	add	sp, #12
 8012cc6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8012cca:	f7fc ba97 	b.w	800f1fc <ucdr_serialize_endian_uint16_t>
 8012cce:	bf00      	nop

08012cd0 <uxr_deserialize_submessage_header>:
 8012cd0:	b530      	push	{r4, r5, lr}
 8012cd2:	b083      	sub	sp, #12
 8012cd4:	4615      	mov	r5, r2
 8012cd6:	4604      	mov	r4, r0
 8012cd8:	9301      	str	r3, [sp, #4]
 8012cda:	f7fc f9f9 	bl	800f0d0 <ucdr_deserialize_uint8_t>
 8012cde:	4629      	mov	r1, r5
 8012ce0:	4620      	mov	r0, r4
 8012ce2:	f7fc f9f5 	bl	800f0d0 <ucdr_deserialize_uint8_t>
 8012ce6:	9a01      	ldr	r2, [sp, #4]
 8012ce8:	2101      	movs	r1, #1
 8012cea:	4620      	mov	r0, r4
 8012cec:	b003      	add	sp, #12
 8012cee:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8012cf2:	f7fc bb77 	b.w	800f3e4 <ucdr_deserialize_endian_uint16_t>
 8012cf6:	bf00      	nop

08012cf8 <uxr_serialize_CLIENT_Representation>:
 8012cf8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012cfc:	2204      	movs	r2, #4
 8012cfe:	460e      	mov	r6, r1
 8012d00:	4605      	mov	r5, r0
 8012d02:	f004 f8f1 	bl	8016ee8 <ucdr_serialize_array_uint8_t>
 8012d06:	2202      	movs	r2, #2
 8012d08:	4607      	mov	r7, r0
 8012d0a:	1d31      	adds	r1, r6, #4
 8012d0c:	4628      	mov	r0, r5
 8012d0e:	f004 f8eb 	bl	8016ee8 <ucdr_serialize_array_uint8_t>
 8012d12:	4038      	ands	r0, r7
 8012d14:	2202      	movs	r2, #2
 8012d16:	1db1      	adds	r1, r6, #6
 8012d18:	b2c7      	uxtb	r7, r0
 8012d1a:	4628      	mov	r0, r5
 8012d1c:	f004 f8e4 	bl	8016ee8 <ucdr_serialize_array_uint8_t>
 8012d20:	2204      	movs	r2, #4
 8012d22:	4007      	ands	r7, r0
 8012d24:	f106 0108 	add.w	r1, r6, #8
 8012d28:	4628      	mov	r0, r5
 8012d2a:	f004 f8dd 	bl	8016ee8 <ucdr_serialize_array_uint8_t>
 8012d2e:	7b31      	ldrb	r1, [r6, #12]
 8012d30:	4007      	ands	r7, r0
 8012d32:	4628      	mov	r0, r5
 8012d34:	f7fc f9b6 	bl	800f0a4 <ucdr_serialize_uint8_t>
 8012d38:	7b71      	ldrb	r1, [r6, #13]
 8012d3a:	4007      	ands	r7, r0
 8012d3c:	4628      	mov	r0, r5
 8012d3e:	f7fc f983 	bl	800f048 <ucdr_serialize_bool>
 8012d42:	7b73      	ldrb	r3, [r6, #13]
 8012d44:	ea07 0800 	and.w	r8, r7, r0
 8012d48:	b93b      	cbnz	r3, 8012d5a <uxr_serialize_CLIENT_Representation+0x62>
 8012d4a:	8bb1      	ldrh	r1, [r6, #28]
 8012d4c:	4628      	mov	r0, r5
 8012d4e:	f7fc f9d5 	bl	800f0fc <ucdr_serialize_uint16_t>
 8012d52:	ea08 0000 	and.w	r0, r8, r0
 8012d56:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012d5a:	6931      	ldr	r1, [r6, #16]
 8012d5c:	4628      	mov	r0, r5
 8012d5e:	f7fc fbb7 	bl	800f4d0 <ucdr_serialize_uint32_t>
 8012d62:	6933      	ldr	r3, [r6, #16]
 8012d64:	b1e3      	cbz	r3, 8012da0 <uxr_serialize_CLIENT_Representation+0xa8>
 8012d66:	b1c0      	cbz	r0, 8012d9a <uxr_serialize_CLIENT_Representation+0xa2>
 8012d68:	4637      	mov	r7, r6
 8012d6a:	f04f 0900 	mov.w	r9, #0
 8012d6e:	e001      	b.n	8012d74 <uxr_serialize_CLIENT_Representation+0x7c>
 8012d70:	3708      	adds	r7, #8
 8012d72:	b194      	cbz	r4, 8012d9a <uxr_serialize_CLIENT_Representation+0xa2>
 8012d74:	6979      	ldr	r1, [r7, #20]
 8012d76:	4628      	mov	r0, r5
 8012d78:	f004 f9d6 	bl	8017128 <ucdr_serialize_string>
 8012d7c:	69b9      	ldr	r1, [r7, #24]
 8012d7e:	4604      	mov	r4, r0
 8012d80:	4628      	mov	r0, r5
 8012d82:	f004 f9d1 	bl	8017128 <ucdr_serialize_string>
 8012d86:	6933      	ldr	r3, [r6, #16]
 8012d88:	f109 0901 	add.w	r9, r9, #1
 8012d8c:	4004      	ands	r4, r0
 8012d8e:	4599      	cmp	r9, r3
 8012d90:	b2e4      	uxtb	r4, r4
 8012d92:	d3ed      	bcc.n	8012d70 <uxr_serialize_CLIENT_Representation+0x78>
 8012d94:	ea08 0804 	and.w	r8, r8, r4
 8012d98:	e7d7      	b.n	8012d4a <uxr_serialize_CLIENT_Representation+0x52>
 8012d9a:	f04f 0800 	mov.w	r8, #0
 8012d9e:	e7d4      	b.n	8012d4a <uxr_serialize_CLIENT_Representation+0x52>
 8012da0:	ea08 0800 	and.w	r8, r8, r0
 8012da4:	e7d1      	b.n	8012d4a <uxr_serialize_CLIENT_Representation+0x52>
 8012da6:	bf00      	nop

08012da8 <uxr_deserialize_CLIENT_Representation>:
 8012da8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012dac:	2204      	movs	r2, #4
 8012dae:	460c      	mov	r4, r1
 8012db0:	4605      	mov	r5, r0
 8012db2:	f004 f8fd 	bl	8016fb0 <ucdr_deserialize_array_uint8_t>
 8012db6:	2202      	movs	r2, #2
 8012db8:	4607      	mov	r7, r0
 8012dba:	1d21      	adds	r1, r4, #4
 8012dbc:	4628      	mov	r0, r5
 8012dbe:	f004 f8f7 	bl	8016fb0 <ucdr_deserialize_array_uint8_t>
 8012dc2:	4038      	ands	r0, r7
 8012dc4:	2202      	movs	r2, #2
 8012dc6:	1da1      	adds	r1, r4, #6
 8012dc8:	b2c6      	uxtb	r6, r0
 8012dca:	4628      	mov	r0, r5
 8012dcc:	f004 f8f0 	bl	8016fb0 <ucdr_deserialize_array_uint8_t>
 8012dd0:	2204      	movs	r2, #4
 8012dd2:	4006      	ands	r6, r0
 8012dd4:	f104 0108 	add.w	r1, r4, #8
 8012dd8:	4628      	mov	r0, r5
 8012dda:	f004 f8e9 	bl	8016fb0 <ucdr_deserialize_array_uint8_t>
 8012dde:	f104 010c 	add.w	r1, r4, #12
 8012de2:	4006      	ands	r6, r0
 8012de4:	4628      	mov	r0, r5
 8012de6:	f7fc f973 	bl	800f0d0 <ucdr_deserialize_uint8_t>
 8012dea:	f104 010d 	add.w	r1, r4, #13
 8012dee:	ea06 0700 	and.w	r7, r6, r0
 8012df2:	4628      	mov	r0, r5
 8012df4:	f7fc f93e 	bl	800f074 <ucdr_deserialize_bool>
 8012df8:	7b63      	ldrb	r3, [r4, #13]
 8012dfa:	4007      	ands	r7, r0
 8012dfc:	b93b      	cbnz	r3, 8012e0e <uxr_deserialize_CLIENT_Representation+0x66>
 8012dfe:	f104 011c 	add.w	r1, r4, #28
 8012e02:	4628      	mov	r0, r5
 8012e04:	f7fc fa7a 	bl	800f2fc <ucdr_deserialize_uint16_t>
 8012e08:	4038      	ands	r0, r7
 8012e0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012e0e:	f104 0110 	add.w	r1, r4, #16
 8012e12:	4628      	mov	r0, r5
 8012e14:	f7fc fc8c 	bl	800f730 <ucdr_deserialize_uint32_t>
 8012e18:	6923      	ldr	r3, [r4, #16]
 8012e1a:	2b01      	cmp	r3, #1
 8012e1c:	d903      	bls.n	8012e26 <uxr_deserialize_CLIENT_Representation+0x7e>
 8012e1e:	2301      	movs	r3, #1
 8012e20:	75ab      	strb	r3, [r5, #22]
 8012e22:	2700      	movs	r7, #0
 8012e24:	e7eb      	b.n	8012dfe <uxr_deserialize_CLIENT_Representation+0x56>
 8012e26:	b30b      	cbz	r3, 8012e6c <uxr_deserialize_CLIENT_Representation+0xc4>
 8012e28:	2800      	cmp	r0, #0
 8012e2a:	d0fa      	beq.n	8012e22 <uxr_deserialize_CLIENT_Representation+0x7a>
 8012e2c:	46a0      	mov	r8, r4
 8012e2e:	f04f 0900 	mov.w	r9, #0
 8012e32:	e001      	b.n	8012e38 <uxr_deserialize_CLIENT_Representation+0x90>
 8012e34:	2e00      	cmp	r6, #0
 8012e36:	d0f4      	beq.n	8012e22 <uxr_deserialize_CLIENT_Representation+0x7a>
 8012e38:	f8d8 1014 	ldr.w	r1, [r8, #20]
 8012e3c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8012e40:	4628      	mov	r0, r5
 8012e42:	f004 f981 	bl	8017148 <ucdr_deserialize_string>
 8012e46:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8012e4a:	4606      	mov	r6, r0
 8012e4c:	f8d8 1018 	ldr.w	r1, [r8, #24]
 8012e50:	4628      	mov	r0, r5
 8012e52:	f004 f979 	bl	8017148 <ucdr_deserialize_string>
 8012e56:	6923      	ldr	r3, [r4, #16]
 8012e58:	f109 0901 	add.w	r9, r9, #1
 8012e5c:	4006      	ands	r6, r0
 8012e5e:	4599      	cmp	r9, r3
 8012e60:	f108 0808 	add.w	r8, r8, #8
 8012e64:	b2f6      	uxtb	r6, r6
 8012e66:	d3e5      	bcc.n	8012e34 <uxr_deserialize_CLIENT_Representation+0x8c>
 8012e68:	4037      	ands	r7, r6
 8012e6a:	e7c8      	b.n	8012dfe <uxr_deserialize_CLIENT_Representation+0x56>
 8012e6c:	4007      	ands	r7, r0
 8012e6e:	e7c6      	b.n	8012dfe <uxr_deserialize_CLIENT_Representation+0x56>

08012e70 <uxr_serialize_AGENT_Representation>:
 8012e70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012e74:	2204      	movs	r2, #4
 8012e76:	460f      	mov	r7, r1
 8012e78:	4605      	mov	r5, r0
 8012e7a:	f004 f835 	bl	8016ee8 <ucdr_serialize_array_uint8_t>
 8012e7e:	2202      	movs	r2, #2
 8012e80:	4604      	mov	r4, r0
 8012e82:	1d39      	adds	r1, r7, #4
 8012e84:	4628      	mov	r0, r5
 8012e86:	f004 f82f 	bl	8016ee8 <ucdr_serialize_array_uint8_t>
 8012e8a:	4020      	ands	r0, r4
 8012e8c:	2202      	movs	r2, #2
 8012e8e:	1db9      	adds	r1, r7, #6
 8012e90:	b2c4      	uxtb	r4, r0
 8012e92:	4628      	mov	r0, r5
 8012e94:	f004 f828 	bl	8016ee8 <ucdr_serialize_array_uint8_t>
 8012e98:	7a39      	ldrb	r1, [r7, #8]
 8012e9a:	4004      	ands	r4, r0
 8012e9c:	4628      	mov	r0, r5
 8012e9e:	f7fc f8d3 	bl	800f048 <ucdr_serialize_bool>
 8012ea2:	7a3b      	ldrb	r3, [r7, #8]
 8012ea4:	ea00 0804 	and.w	r8, r0, r4
 8012ea8:	b913      	cbnz	r3, 8012eb0 <uxr_serialize_AGENT_Representation+0x40>
 8012eaa:	4640      	mov	r0, r8
 8012eac:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012eb0:	68f9      	ldr	r1, [r7, #12]
 8012eb2:	4628      	mov	r0, r5
 8012eb4:	f7fc fb0c 	bl	800f4d0 <ucdr_serialize_uint32_t>
 8012eb8:	68fb      	ldr	r3, [r7, #12]
 8012eba:	b303      	cbz	r3, 8012efe <uxr_serialize_AGENT_Representation+0x8e>
 8012ebc:	b1d0      	cbz	r0, 8012ef4 <uxr_serialize_AGENT_Representation+0x84>
 8012ebe:	463e      	mov	r6, r7
 8012ec0:	f04f 0900 	mov.w	r9, #0
 8012ec4:	e001      	b.n	8012eca <uxr_serialize_AGENT_Representation+0x5a>
 8012ec6:	3608      	adds	r6, #8
 8012ec8:	b1a4      	cbz	r4, 8012ef4 <uxr_serialize_AGENT_Representation+0x84>
 8012eca:	6931      	ldr	r1, [r6, #16]
 8012ecc:	4628      	mov	r0, r5
 8012ece:	f004 f92b 	bl	8017128 <ucdr_serialize_string>
 8012ed2:	6971      	ldr	r1, [r6, #20]
 8012ed4:	4604      	mov	r4, r0
 8012ed6:	4628      	mov	r0, r5
 8012ed8:	f004 f926 	bl	8017128 <ucdr_serialize_string>
 8012edc:	68fb      	ldr	r3, [r7, #12]
 8012ede:	f109 0901 	add.w	r9, r9, #1
 8012ee2:	4004      	ands	r4, r0
 8012ee4:	4599      	cmp	r9, r3
 8012ee6:	b2e4      	uxtb	r4, r4
 8012ee8:	d3ed      	bcc.n	8012ec6 <uxr_serialize_AGENT_Representation+0x56>
 8012eea:	ea08 0804 	and.w	r8, r8, r4
 8012eee:	4640      	mov	r0, r8
 8012ef0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012ef4:	f04f 0800 	mov.w	r8, #0
 8012ef8:	4640      	mov	r0, r8
 8012efa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012efe:	ea08 0800 	and.w	r8, r8, r0
 8012f02:	e7d2      	b.n	8012eaa <uxr_serialize_AGENT_Representation+0x3a>

08012f04 <uxr_serialize_DATAWRITER_Representation>:
 8012f04:	b570      	push	{r4, r5, r6, lr}
 8012f06:	460d      	mov	r5, r1
 8012f08:	7809      	ldrb	r1, [r1, #0]
 8012f0a:	4606      	mov	r6, r0
 8012f0c:	f7fc f8ca 	bl	800f0a4 <ucdr_serialize_uint8_t>
 8012f10:	4604      	mov	r4, r0
 8012f12:	b130      	cbz	r0, 8012f22 <uxr_serialize_DATAWRITER_Representation+0x1e>
 8012f14:	782b      	ldrb	r3, [r5, #0]
 8012f16:	2b02      	cmp	r3, #2
 8012f18:	d00c      	beq.n	8012f34 <uxr_serialize_DATAWRITER_Representation+0x30>
 8012f1a:	2b03      	cmp	r3, #3
 8012f1c:	d010      	beq.n	8012f40 <uxr_serialize_DATAWRITER_Representation+0x3c>
 8012f1e:	2b01      	cmp	r3, #1
 8012f20:	d008      	beq.n	8012f34 <uxr_serialize_DATAWRITER_Representation+0x30>
 8012f22:	2202      	movs	r2, #2
 8012f24:	f505 7102 	add.w	r1, r5, #520	@ 0x208
 8012f28:	4630      	mov	r0, r6
 8012f2a:	f003 ffdd 	bl	8016ee8 <ucdr_serialize_array_uint8_t>
 8012f2e:	4020      	ands	r0, r4
 8012f30:	b2c0      	uxtb	r0, r0
 8012f32:	bd70      	pop	{r4, r5, r6, pc}
 8012f34:	6869      	ldr	r1, [r5, #4]
 8012f36:	4630      	mov	r0, r6
 8012f38:	f004 f8f6 	bl	8017128 <ucdr_serialize_string>
 8012f3c:	4604      	mov	r4, r0
 8012f3e:	e7f0      	b.n	8012f22 <uxr_serialize_DATAWRITER_Representation+0x1e>
 8012f40:	4629      	mov	r1, r5
 8012f42:	4630      	mov	r0, r6
 8012f44:	f851 2f04 	ldr.w	r2, [r1, #4]!
 8012f48:	3104      	adds	r1, #4
 8012f4a:	f004 f8c1 	bl	80170d0 <ucdr_serialize_sequence_uint8_t>
 8012f4e:	4604      	mov	r4, r0
 8012f50:	e7e7      	b.n	8012f22 <uxr_serialize_DATAWRITER_Representation+0x1e>
 8012f52:	bf00      	nop

08012f54 <uxr_serialize_ObjectVariant.part.0>:
 8012f54:	b570      	push	{r4, r5, r6, lr}
 8012f56:	780b      	ldrb	r3, [r1, #0]
 8012f58:	3b01      	subs	r3, #1
 8012f5a:	460c      	mov	r4, r1
 8012f5c:	4605      	mov	r5, r0
 8012f5e:	2b0d      	cmp	r3, #13
 8012f60:	d854      	bhi.n	801300c <uxr_serialize_ObjectVariant.part.0+0xb8>
 8012f62:	e8df f003 	tbb	[pc, r3]
 8012f66:	0730      	.short	0x0730
 8012f68:	07071b1b 	.word	0x07071b1b
 8012f6c:	0c530707 	.word	0x0c530707
 8012f70:	494e0c0c 	.word	0x494e0c0c
 8012f74:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8012f78:	3104      	adds	r1, #4
 8012f7a:	f7ff bfc3 	b.w	8012f04 <uxr_serialize_DATAWRITER_Representation>
 8012f7e:	7909      	ldrb	r1, [r1, #4]
 8012f80:	f7fc f890 	bl	800f0a4 <ucdr_serialize_uint8_t>
 8012f84:	b1e8      	cbz	r0, 8012fc2 <uxr_serialize_ObjectVariant.part.0+0x6e>
 8012f86:	7923      	ldrb	r3, [r4, #4]
 8012f88:	2b01      	cmp	r3, #1
 8012f8a:	d001      	beq.n	8012f90 <uxr_serialize_ObjectVariant.part.0+0x3c>
 8012f8c:	2b02      	cmp	r3, #2
 8012f8e:	d13d      	bne.n	801300c <uxr_serialize_ObjectVariant.part.0+0xb8>
 8012f90:	68a1      	ldr	r1, [r4, #8]
 8012f92:	4628      	mov	r0, r5
 8012f94:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8012f98:	f004 b8c6 	b.w	8017128 <ucdr_serialize_string>
 8012f9c:	7909      	ldrb	r1, [r1, #4]
 8012f9e:	f7fc f881 	bl	800f0a4 <ucdr_serialize_uint8_t>
 8012fa2:	4606      	mov	r6, r0
 8012fa4:	b120      	cbz	r0, 8012fb0 <uxr_serialize_ObjectVariant.part.0+0x5c>
 8012fa6:	7923      	ldrb	r3, [r4, #4]
 8012fa8:	2b02      	cmp	r3, #2
 8012faa:	d039      	beq.n	8013020 <uxr_serialize_ObjectVariant.part.0+0xcc>
 8012fac:	2b03      	cmp	r3, #3
 8012fae:	d02f      	beq.n	8013010 <uxr_serialize_ObjectVariant.part.0+0xbc>
 8012fb0:	2202      	movs	r2, #2
 8012fb2:	f504 7103 	add.w	r1, r4, #524	@ 0x20c
 8012fb6:	4628      	mov	r0, r5
 8012fb8:	f003 ff96 	bl	8016ee8 <ucdr_serialize_array_uint8_t>
 8012fbc:	4030      	ands	r0, r6
 8012fbe:	b2c0      	uxtb	r0, r0
 8012fc0:	bd70      	pop	{r4, r5, r6, pc}
 8012fc2:	2000      	movs	r0, #0
 8012fc4:	bd70      	pop	{r4, r5, r6, pc}
 8012fc6:	7909      	ldrb	r1, [r1, #4]
 8012fc8:	f7fc f86c 	bl	800f0a4 <ucdr_serialize_uint8_t>
 8012fcc:	4606      	mov	r6, r0
 8012fce:	b158      	cbz	r0, 8012fe8 <uxr_serialize_ObjectVariant.part.0+0x94>
 8012fd0:	7923      	ldrb	r3, [r4, #4]
 8012fd2:	2b02      	cmp	r3, #2
 8012fd4:	d003      	beq.n	8012fde <uxr_serialize_ObjectVariant.part.0+0x8a>
 8012fd6:	2b03      	cmp	r3, #3
 8012fd8:	d028      	beq.n	801302c <uxr_serialize_ObjectVariant.part.0+0xd8>
 8012fda:	2b01      	cmp	r3, #1
 8012fdc:	d104      	bne.n	8012fe8 <uxr_serialize_ObjectVariant.part.0+0x94>
 8012fde:	68a1      	ldr	r1, [r4, #8]
 8012fe0:	4628      	mov	r0, r5
 8012fe2:	f004 f8a1 	bl	8017128 <ucdr_serialize_string>
 8012fe6:	4606      	mov	r6, r0
 8012fe8:	f9b4 120c 	ldrsh.w	r1, [r4, #524]	@ 0x20c
 8012fec:	4628      	mov	r0, r5
 8012fee:	f7fc fd95 	bl	800fb1c <ucdr_serialize_int16_t>
 8012ff2:	4030      	ands	r0, r6
 8012ff4:	b2c0      	uxtb	r0, r0
 8012ff6:	bd70      	pop	{r4, r5, r6, pc}
 8012ff8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8012ffc:	3104      	adds	r1, #4
 8012ffe:	f7ff be7b 	b.w	8012cf8 <uxr_serialize_CLIENT_Representation>
 8013002:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8013006:	3104      	adds	r1, #4
 8013008:	f7ff bf32 	b.w	8012e70 <uxr_serialize_AGENT_Representation>
 801300c:	2001      	movs	r0, #1
 801300e:	bd70      	pop	{r4, r5, r6, pc}
 8013010:	68a2      	ldr	r2, [r4, #8]
 8013012:	f104 010c 	add.w	r1, r4, #12
 8013016:	4628      	mov	r0, r5
 8013018:	f004 f85a 	bl	80170d0 <ucdr_serialize_sequence_uint8_t>
 801301c:	4606      	mov	r6, r0
 801301e:	e7c7      	b.n	8012fb0 <uxr_serialize_ObjectVariant.part.0+0x5c>
 8013020:	68a1      	ldr	r1, [r4, #8]
 8013022:	4628      	mov	r0, r5
 8013024:	f004 f880 	bl	8017128 <ucdr_serialize_string>
 8013028:	4606      	mov	r6, r0
 801302a:	e7c1      	b.n	8012fb0 <uxr_serialize_ObjectVariant.part.0+0x5c>
 801302c:	68a2      	ldr	r2, [r4, #8]
 801302e:	f104 010c 	add.w	r1, r4, #12
 8013032:	4628      	mov	r0, r5
 8013034:	f004 f84c 	bl	80170d0 <ucdr_serialize_sequence_uint8_t>
 8013038:	4606      	mov	r6, r0
 801303a:	e7d5      	b.n	8012fe8 <uxr_serialize_ObjectVariant.part.0+0x94>

0801303c <uxr_deserialize_DATAWRITER_Representation>:
 801303c:	b570      	push	{r4, r5, r6, lr}
 801303e:	4606      	mov	r6, r0
 8013040:	460d      	mov	r5, r1
 8013042:	f7fc f845 	bl	800f0d0 <ucdr_deserialize_uint8_t>
 8013046:	4604      	mov	r4, r0
 8013048:	b130      	cbz	r0, 8013058 <uxr_deserialize_DATAWRITER_Representation+0x1c>
 801304a:	782b      	ldrb	r3, [r5, #0]
 801304c:	2b02      	cmp	r3, #2
 801304e:	d00c      	beq.n	801306a <uxr_deserialize_DATAWRITER_Representation+0x2e>
 8013050:	2b03      	cmp	r3, #3
 8013052:	d012      	beq.n	801307a <uxr_deserialize_DATAWRITER_Representation+0x3e>
 8013054:	2b01      	cmp	r3, #1
 8013056:	d008      	beq.n	801306a <uxr_deserialize_DATAWRITER_Representation+0x2e>
 8013058:	2202      	movs	r2, #2
 801305a:	f505 7102 	add.w	r1, r5, #520	@ 0x208
 801305e:	4630      	mov	r0, r6
 8013060:	f003 ffa6 	bl	8016fb0 <ucdr_deserialize_array_uint8_t>
 8013064:	4020      	ands	r0, r4
 8013066:	b2c0      	uxtb	r0, r0
 8013068:	bd70      	pop	{r4, r5, r6, pc}
 801306a:	6869      	ldr	r1, [r5, #4]
 801306c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8013070:	4630      	mov	r0, r6
 8013072:	f004 f869 	bl	8017148 <ucdr_deserialize_string>
 8013076:	4604      	mov	r4, r0
 8013078:	e7ee      	b.n	8013058 <uxr_deserialize_DATAWRITER_Representation+0x1c>
 801307a:	1d2b      	adds	r3, r5, #4
 801307c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8013080:	f105 0108 	add.w	r1, r5, #8
 8013084:	4630      	mov	r0, r6
 8013086:	f004 f835 	bl	80170f4 <ucdr_deserialize_sequence_uint8_t>
 801308a:	4604      	mov	r4, r0
 801308c:	e7e4      	b.n	8013058 <uxr_deserialize_DATAWRITER_Representation+0x1c>
 801308e:	bf00      	nop

08013090 <uxr_serialize_OBJK_DomainParticipant_Binary>:
 8013090:	b570      	push	{r4, r5, r6, lr}
 8013092:	460d      	mov	r5, r1
 8013094:	7809      	ldrb	r1, [r1, #0]
 8013096:	4606      	mov	r6, r0
 8013098:	f7fb ffd6 	bl	800f048 <ucdr_serialize_bool>
 801309c:	782b      	ldrb	r3, [r5, #0]
 801309e:	4604      	mov	r4, r0
 80130a0:	b94b      	cbnz	r3, 80130b6 <uxr_serialize_OBJK_DomainParticipant_Binary+0x26>
 80130a2:	7a29      	ldrb	r1, [r5, #8]
 80130a4:	4630      	mov	r0, r6
 80130a6:	f7fb ffcf 	bl	800f048 <ucdr_serialize_bool>
 80130aa:	7a2b      	ldrb	r3, [r5, #8]
 80130ac:	4004      	ands	r4, r0
 80130ae:	b2e4      	uxtb	r4, r4
 80130b0:	b943      	cbnz	r3, 80130c4 <uxr_serialize_OBJK_DomainParticipant_Binary+0x34>
 80130b2:	4620      	mov	r0, r4
 80130b4:	bd70      	pop	{r4, r5, r6, pc}
 80130b6:	6869      	ldr	r1, [r5, #4]
 80130b8:	4630      	mov	r0, r6
 80130ba:	f004 f835 	bl	8017128 <ucdr_serialize_string>
 80130be:	4004      	ands	r4, r0
 80130c0:	b2e4      	uxtb	r4, r4
 80130c2:	e7ee      	b.n	80130a2 <uxr_serialize_OBJK_DomainParticipant_Binary+0x12>
 80130c4:	68e9      	ldr	r1, [r5, #12]
 80130c6:	4630      	mov	r0, r6
 80130c8:	f004 f82e 	bl	8017128 <ucdr_serialize_string>
 80130cc:	4004      	ands	r4, r0
 80130ce:	4620      	mov	r0, r4
 80130d0:	bd70      	pop	{r4, r5, r6, pc}
 80130d2:	bf00      	nop

080130d4 <uxr_serialize_OBJK_Topic_Binary>:
 80130d4:	b570      	push	{r4, r5, r6, lr}
 80130d6:	460d      	mov	r5, r1
 80130d8:	6809      	ldr	r1, [r1, #0]
 80130da:	4606      	mov	r6, r0
 80130dc:	f004 f824 	bl	8017128 <ucdr_serialize_string>
 80130e0:	7929      	ldrb	r1, [r5, #4]
 80130e2:	4604      	mov	r4, r0
 80130e4:	4630      	mov	r0, r6
 80130e6:	f7fb ffaf 	bl	800f048 <ucdr_serialize_bool>
 80130ea:	792b      	ldrb	r3, [r5, #4]
 80130ec:	4004      	ands	r4, r0
 80130ee:	b2e4      	uxtb	r4, r4
 80130f0:	b943      	cbnz	r3, 8013104 <uxr_serialize_OBJK_Topic_Binary+0x30>
 80130f2:	7b29      	ldrb	r1, [r5, #12]
 80130f4:	4630      	mov	r0, r6
 80130f6:	f7fb ffa7 	bl	800f048 <ucdr_serialize_bool>
 80130fa:	7b2b      	ldrb	r3, [r5, #12]
 80130fc:	4004      	ands	r4, r0
 80130fe:	b93b      	cbnz	r3, 8013110 <uxr_serialize_OBJK_Topic_Binary+0x3c>
 8013100:	4620      	mov	r0, r4
 8013102:	bd70      	pop	{r4, r5, r6, pc}
 8013104:	68a9      	ldr	r1, [r5, #8]
 8013106:	4630      	mov	r0, r6
 8013108:	f004 f80e 	bl	8017128 <ucdr_serialize_string>
 801310c:	4004      	ands	r4, r0
 801310e:	e7f0      	b.n	80130f2 <uxr_serialize_OBJK_Topic_Binary+0x1e>
 8013110:	6929      	ldr	r1, [r5, #16]
 8013112:	4630      	mov	r0, r6
 8013114:	f004 f808 	bl	8017128 <ucdr_serialize_string>
 8013118:	4004      	ands	r4, r0
 801311a:	b2e4      	uxtb	r4, r4
 801311c:	4620      	mov	r0, r4
 801311e:	bd70      	pop	{r4, r5, r6, pc}

08013120 <uxr_serialize_OBJK_Publisher_Binary_Qos>:
 8013120:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013124:	460c      	mov	r4, r1
 8013126:	7809      	ldrb	r1, [r1, #0]
 8013128:	4606      	mov	r6, r0
 801312a:	f7fb ff8d 	bl	800f048 <ucdr_serialize_bool>
 801312e:	7823      	ldrb	r3, [r4, #0]
 8013130:	4605      	mov	r5, r0
 8013132:	b96b      	cbnz	r3, 8013150 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x30>
 8013134:	f894 1028 	ldrb.w	r1, [r4, #40]	@ 0x28
 8013138:	4630      	mov	r0, r6
 801313a:	f7fb ff85 	bl	800f048 <ucdr_serialize_bool>
 801313e:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 8013142:	4005      	ands	r5, r0
 8013144:	b2ed      	uxtb	r5, r5
 8013146:	2b00      	cmp	r3, #0
 8013148:	d169      	bne.n	801321e <uxr_serialize_OBJK_Publisher_Binary_Qos+0xfe>
 801314a:	4628      	mov	r0, r5
 801314c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013150:	6861      	ldr	r1, [r4, #4]
 8013152:	4630      	mov	r0, r6
 8013154:	f7fc f9bc 	bl	800f4d0 <ucdr_serialize_uint32_t>
 8013158:	6863      	ldr	r3, [r4, #4]
 801315a:	2b00      	cmp	r3, #0
 801315c:	d06b      	beq.n	8013236 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x116>
 801315e:	2800      	cmp	r0, #0
 8013160:	d067      	beq.n	8013232 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8013162:	68a1      	ldr	r1, [r4, #8]
 8013164:	4630      	mov	r0, r6
 8013166:	f003 ffdf 	bl	8017128 <ucdr_serialize_string>
 801316a:	6863      	ldr	r3, [r4, #4]
 801316c:	2b01      	cmp	r3, #1
 801316e:	d953      	bls.n	8013218 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8013170:	2800      	cmp	r0, #0
 8013172:	d05e      	beq.n	8013232 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8013174:	68e1      	ldr	r1, [r4, #12]
 8013176:	4630      	mov	r0, r6
 8013178:	f003 ffd6 	bl	8017128 <ucdr_serialize_string>
 801317c:	6863      	ldr	r3, [r4, #4]
 801317e:	2b02      	cmp	r3, #2
 8013180:	d94a      	bls.n	8013218 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8013182:	2800      	cmp	r0, #0
 8013184:	d055      	beq.n	8013232 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8013186:	6921      	ldr	r1, [r4, #16]
 8013188:	4630      	mov	r0, r6
 801318a:	f003 ffcd 	bl	8017128 <ucdr_serialize_string>
 801318e:	6863      	ldr	r3, [r4, #4]
 8013190:	2b03      	cmp	r3, #3
 8013192:	d941      	bls.n	8013218 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8013194:	2800      	cmp	r0, #0
 8013196:	d04c      	beq.n	8013232 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8013198:	6961      	ldr	r1, [r4, #20]
 801319a:	4630      	mov	r0, r6
 801319c:	f003 ffc4 	bl	8017128 <ucdr_serialize_string>
 80131a0:	6863      	ldr	r3, [r4, #4]
 80131a2:	2b04      	cmp	r3, #4
 80131a4:	d938      	bls.n	8013218 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 80131a6:	2800      	cmp	r0, #0
 80131a8:	d043      	beq.n	8013232 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 80131aa:	69a1      	ldr	r1, [r4, #24]
 80131ac:	4630      	mov	r0, r6
 80131ae:	f003 ffbb 	bl	8017128 <ucdr_serialize_string>
 80131b2:	6863      	ldr	r3, [r4, #4]
 80131b4:	2b05      	cmp	r3, #5
 80131b6:	d92f      	bls.n	8013218 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 80131b8:	2800      	cmp	r0, #0
 80131ba:	d03a      	beq.n	8013232 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 80131bc:	69e1      	ldr	r1, [r4, #28]
 80131be:	4630      	mov	r0, r6
 80131c0:	f003 ffb2 	bl	8017128 <ucdr_serialize_string>
 80131c4:	6863      	ldr	r3, [r4, #4]
 80131c6:	2b06      	cmp	r3, #6
 80131c8:	d926      	bls.n	8013218 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 80131ca:	b390      	cbz	r0, 8013232 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 80131cc:	6a21      	ldr	r1, [r4, #32]
 80131ce:	4630      	mov	r0, r6
 80131d0:	f003 ffaa 	bl	8017128 <ucdr_serialize_string>
 80131d4:	6863      	ldr	r3, [r4, #4]
 80131d6:	2b07      	cmp	r3, #7
 80131d8:	d91e      	bls.n	8013218 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 80131da:	b350      	cbz	r0, 8013232 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 80131dc:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80131de:	4630      	mov	r0, r6
 80131e0:	f003 ffa2 	bl	8017128 <ucdr_serialize_string>
 80131e4:	6863      	ldr	r3, [r4, #4]
 80131e6:	2b08      	cmp	r3, #8
 80131e8:	d916      	bls.n	8013218 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 80131ea:	b310      	cbz	r0, 8013232 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 80131ec:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 80131ee:	4630      	mov	r0, r6
 80131f0:	f003 ff9a 	bl	8017128 <ucdr_serialize_string>
 80131f4:	6863      	ldr	r3, [r4, #4]
 80131f6:	2b09      	cmp	r3, #9
 80131f8:	d90e      	bls.n	8013218 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 80131fa:	b1d0      	cbz	r0, 8013232 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 80131fc:	f104 082c 	add.w	r8, r4, #44	@ 0x2c
 8013200:	2709      	movs	r7, #9
 8013202:	e000      	b.n	8013206 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xe6>
 8013204:	b1a8      	cbz	r0, 8013232 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8013206:	f858 1b04 	ldr.w	r1, [r8], #4
 801320a:	4630      	mov	r0, r6
 801320c:	f003 ff8c 	bl	8017128 <ucdr_serialize_string>
 8013210:	6862      	ldr	r2, [r4, #4]
 8013212:	3701      	adds	r7, #1
 8013214:	4297      	cmp	r7, r2
 8013216:	d3f5      	bcc.n	8013204 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xe4>
 8013218:	4005      	ands	r5, r0
 801321a:	b2ed      	uxtb	r5, r5
 801321c:	e78a      	b.n	8013134 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>
 801321e:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8013220:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 8013224:	4630      	mov	r0, r6
 8013226:	f003 ff53 	bl	80170d0 <ucdr_serialize_sequence_uint8_t>
 801322a:	4005      	ands	r5, r0
 801322c:	4628      	mov	r0, r5
 801322e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013232:	2500      	movs	r5, #0
 8013234:	e77e      	b.n	8013134 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>
 8013236:	4028      	ands	r0, r5
 8013238:	b2c5      	uxtb	r5, r0
 801323a:	e77b      	b.n	8013134 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>

0801323c <uxr_serialize_OBJK_Publisher_Binary>:
 801323c:	b570      	push	{r4, r5, r6, lr}
 801323e:	460d      	mov	r5, r1
 8013240:	7809      	ldrb	r1, [r1, #0]
 8013242:	4606      	mov	r6, r0
 8013244:	f7fb ff00 	bl	800f048 <ucdr_serialize_bool>
 8013248:	782b      	ldrb	r3, [r5, #0]
 801324a:	4604      	mov	r4, r0
 801324c:	b94b      	cbnz	r3, 8013262 <uxr_serialize_OBJK_Publisher_Binary+0x26>
 801324e:	7a29      	ldrb	r1, [r5, #8]
 8013250:	4630      	mov	r0, r6
 8013252:	f7fb fef9 	bl	800f048 <ucdr_serialize_bool>
 8013256:	7a2b      	ldrb	r3, [r5, #8]
 8013258:	4004      	ands	r4, r0
 801325a:	b2e4      	uxtb	r4, r4
 801325c:	b943      	cbnz	r3, 8013270 <uxr_serialize_OBJK_Publisher_Binary+0x34>
 801325e:	4620      	mov	r0, r4
 8013260:	bd70      	pop	{r4, r5, r6, pc}
 8013262:	6869      	ldr	r1, [r5, #4]
 8013264:	4630      	mov	r0, r6
 8013266:	f003 ff5f 	bl	8017128 <ucdr_serialize_string>
 801326a:	4004      	ands	r4, r0
 801326c:	b2e4      	uxtb	r4, r4
 801326e:	e7ee      	b.n	801324e <uxr_serialize_OBJK_Publisher_Binary+0x12>
 8013270:	f105 010c 	add.w	r1, r5, #12
 8013274:	4630      	mov	r0, r6
 8013276:	f7ff ff53 	bl	8013120 <uxr_serialize_OBJK_Publisher_Binary_Qos>
 801327a:	4004      	ands	r4, r0
 801327c:	4620      	mov	r0, r4
 801327e:	bd70      	pop	{r4, r5, r6, pc}

08013280 <uxr_serialize_OBJK_Subscriber_Binary_Qos>:
 8013280:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013284:	460c      	mov	r4, r1
 8013286:	7809      	ldrb	r1, [r1, #0]
 8013288:	4606      	mov	r6, r0
 801328a:	f7fb fedd 	bl	800f048 <ucdr_serialize_bool>
 801328e:	7823      	ldrb	r3, [r4, #0]
 8013290:	4605      	mov	r5, r0
 8013292:	b96b      	cbnz	r3, 80132b0 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x30>
 8013294:	f894 1028 	ldrb.w	r1, [r4, #40]	@ 0x28
 8013298:	4630      	mov	r0, r6
 801329a:	f7fb fed5 	bl	800f048 <ucdr_serialize_bool>
 801329e:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 80132a2:	4005      	ands	r5, r0
 80132a4:	b2ed      	uxtb	r5, r5
 80132a6:	2b00      	cmp	r3, #0
 80132a8:	d169      	bne.n	801337e <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xfe>
 80132aa:	4628      	mov	r0, r5
 80132ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80132b0:	6861      	ldr	r1, [r4, #4]
 80132b2:	4630      	mov	r0, r6
 80132b4:	f7fc f90c 	bl	800f4d0 <ucdr_serialize_uint32_t>
 80132b8:	6863      	ldr	r3, [r4, #4]
 80132ba:	2b00      	cmp	r3, #0
 80132bc:	d06b      	beq.n	8013396 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x116>
 80132be:	2800      	cmp	r0, #0
 80132c0:	d067      	beq.n	8013392 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 80132c2:	68a1      	ldr	r1, [r4, #8]
 80132c4:	4630      	mov	r0, r6
 80132c6:	f003 ff2f 	bl	8017128 <ucdr_serialize_string>
 80132ca:	6863      	ldr	r3, [r4, #4]
 80132cc:	2b01      	cmp	r3, #1
 80132ce:	d953      	bls.n	8013378 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 80132d0:	2800      	cmp	r0, #0
 80132d2:	d05e      	beq.n	8013392 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 80132d4:	68e1      	ldr	r1, [r4, #12]
 80132d6:	4630      	mov	r0, r6
 80132d8:	f003 ff26 	bl	8017128 <ucdr_serialize_string>
 80132dc:	6863      	ldr	r3, [r4, #4]
 80132de:	2b02      	cmp	r3, #2
 80132e0:	d94a      	bls.n	8013378 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 80132e2:	2800      	cmp	r0, #0
 80132e4:	d055      	beq.n	8013392 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 80132e6:	6921      	ldr	r1, [r4, #16]
 80132e8:	4630      	mov	r0, r6
 80132ea:	f003 ff1d 	bl	8017128 <ucdr_serialize_string>
 80132ee:	6863      	ldr	r3, [r4, #4]
 80132f0:	2b03      	cmp	r3, #3
 80132f2:	d941      	bls.n	8013378 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 80132f4:	2800      	cmp	r0, #0
 80132f6:	d04c      	beq.n	8013392 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 80132f8:	6961      	ldr	r1, [r4, #20]
 80132fa:	4630      	mov	r0, r6
 80132fc:	f003 ff14 	bl	8017128 <ucdr_serialize_string>
 8013300:	6863      	ldr	r3, [r4, #4]
 8013302:	2b04      	cmp	r3, #4
 8013304:	d938      	bls.n	8013378 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8013306:	2800      	cmp	r0, #0
 8013308:	d043      	beq.n	8013392 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 801330a:	69a1      	ldr	r1, [r4, #24]
 801330c:	4630      	mov	r0, r6
 801330e:	f003 ff0b 	bl	8017128 <ucdr_serialize_string>
 8013312:	6863      	ldr	r3, [r4, #4]
 8013314:	2b05      	cmp	r3, #5
 8013316:	d92f      	bls.n	8013378 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8013318:	2800      	cmp	r0, #0
 801331a:	d03a      	beq.n	8013392 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 801331c:	69e1      	ldr	r1, [r4, #28]
 801331e:	4630      	mov	r0, r6
 8013320:	f003 ff02 	bl	8017128 <ucdr_serialize_string>
 8013324:	6863      	ldr	r3, [r4, #4]
 8013326:	2b06      	cmp	r3, #6
 8013328:	d926      	bls.n	8013378 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 801332a:	b390      	cbz	r0, 8013392 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 801332c:	6a21      	ldr	r1, [r4, #32]
 801332e:	4630      	mov	r0, r6
 8013330:	f003 fefa 	bl	8017128 <ucdr_serialize_string>
 8013334:	6863      	ldr	r3, [r4, #4]
 8013336:	2b07      	cmp	r3, #7
 8013338:	d91e      	bls.n	8013378 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 801333a:	b350      	cbz	r0, 8013392 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 801333c:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 801333e:	4630      	mov	r0, r6
 8013340:	f003 fef2 	bl	8017128 <ucdr_serialize_string>
 8013344:	6863      	ldr	r3, [r4, #4]
 8013346:	2b08      	cmp	r3, #8
 8013348:	d916      	bls.n	8013378 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 801334a:	b310      	cbz	r0, 8013392 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 801334c:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 801334e:	4630      	mov	r0, r6
 8013350:	f003 feea 	bl	8017128 <ucdr_serialize_string>
 8013354:	6863      	ldr	r3, [r4, #4]
 8013356:	2b09      	cmp	r3, #9
 8013358:	d90e      	bls.n	8013378 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 801335a:	b1d0      	cbz	r0, 8013392 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 801335c:	f104 082c 	add.w	r8, r4, #44	@ 0x2c
 8013360:	2709      	movs	r7, #9
 8013362:	e000      	b.n	8013366 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xe6>
 8013364:	b1a8      	cbz	r0, 8013392 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8013366:	f858 1b04 	ldr.w	r1, [r8], #4
 801336a:	4630      	mov	r0, r6
 801336c:	f003 fedc 	bl	8017128 <ucdr_serialize_string>
 8013370:	6862      	ldr	r2, [r4, #4]
 8013372:	3701      	adds	r7, #1
 8013374:	4297      	cmp	r7, r2
 8013376:	d3f5      	bcc.n	8013364 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xe4>
 8013378:	4005      	ands	r5, r0
 801337a:	b2ed      	uxtb	r5, r5
 801337c:	e78a      	b.n	8013294 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x14>
 801337e:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8013380:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 8013384:	4630      	mov	r0, r6
 8013386:	f003 fea3 	bl	80170d0 <ucdr_serialize_sequence_uint8_t>
 801338a:	4005      	ands	r5, r0
 801338c:	4628      	mov	r0, r5
 801338e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013392:	2500      	movs	r5, #0
 8013394:	e77e      	b.n	8013294 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x14>
 8013396:	4028      	ands	r0, r5
 8013398:	b2c5      	uxtb	r5, r0
 801339a:	e77b      	b.n	8013294 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x14>

0801339c <uxr_serialize_OBJK_Subscriber_Binary>:
 801339c:	b570      	push	{r4, r5, r6, lr}
 801339e:	460d      	mov	r5, r1
 80133a0:	7809      	ldrb	r1, [r1, #0]
 80133a2:	4606      	mov	r6, r0
 80133a4:	f7fb fe50 	bl	800f048 <ucdr_serialize_bool>
 80133a8:	782b      	ldrb	r3, [r5, #0]
 80133aa:	4604      	mov	r4, r0
 80133ac:	b94b      	cbnz	r3, 80133c2 <uxr_serialize_OBJK_Subscriber_Binary+0x26>
 80133ae:	7a29      	ldrb	r1, [r5, #8]
 80133b0:	4630      	mov	r0, r6
 80133b2:	f7fb fe49 	bl	800f048 <ucdr_serialize_bool>
 80133b6:	7a2b      	ldrb	r3, [r5, #8]
 80133b8:	4004      	ands	r4, r0
 80133ba:	b2e4      	uxtb	r4, r4
 80133bc:	b943      	cbnz	r3, 80133d0 <uxr_serialize_OBJK_Subscriber_Binary+0x34>
 80133be:	4620      	mov	r0, r4
 80133c0:	bd70      	pop	{r4, r5, r6, pc}
 80133c2:	6869      	ldr	r1, [r5, #4]
 80133c4:	4630      	mov	r0, r6
 80133c6:	f003 feaf 	bl	8017128 <ucdr_serialize_string>
 80133ca:	4004      	ands	r4, r0
 80133cc:	b2e4      	uxtb	r4, r4
 80133ce:	e7ee      	b.n	80133ae <uxr_serialize_OBJK_Subscriber_Binary+0x12>
 80133d0:	f105 010c 	add.w	r1, r5, #12
 80133d4:	4630      	mov	r0, r6
 80133d6:	f7ff ff53 	bl	8013280 <uxr_serialize_OBJK_Subscriber_Binary_Qos>
 80133da:	4004      	ands	r4, r0
 80133dc:	4620      	mov	r0, r4
 80133de:	bd70      	pop	{r4, r5, r6, pc}

080133e0 <uxr_serialize_OBJK_Endpoint_QosBinary>:
 80133e0:	e92d 4368 	stmdb	sp!, {r3, r5, r6, r8, r9, lr}
 80133e4:	4688      	mov	r8, r1
 80133e6:	8809      	ldrh	r1, [r1, #0]
 80133e8:	4681      	mov	r9, r0
 80133ea:	f7fb fe87 	bl	800f0fc <ucdr_serialize_uint16_t>
 80133ee:	f898 1002 	ldrb.w	r1, [r8, #2]
 80133f2:	4606      	mov	r6, r0
 80133f4:	4648      	mov	r0, r9
 80133f6:	f7fb fe27 	bl	800f048 <ucdr_serialize_bool>
 80133fa:	f898 3002 	ldrb.w	r3, [r8, #2]
 80133fe:	4006      	ands	r6, r0
 8013400:	b2f5      	uxtb	r5, r6
 8013402:	b9eb      	cbnz	r3, 8013440 <uxr_serialize_OBJK_Endpoint_QosBinary+0x60>
 8013404:	f898 1006 	ldrb.w	r1, [r8, #6]
 8013408:	4648      	mov	r0, r9
 801340a:	f7fb fe1d 	bl	800f048 <ucdr_serialize_bool>
 801340e:	f898 3006 	ldrb.w	r3, [r8, #6]
 8013412:	4005      	ands	r5, r0
 8013414:	bb7b      	cbnz	r3, 8013476 <uxr_serialize_OBJK_Endpoint_QosBinary+0x96>
 8013416:	f898 100c 	ldrb.w	r1, [r8, #12]
 801341a:	4648      	mov	r0, r9
 801341c:	f7fb fe14 	bl	800f048 <ucdr_serialize_bool>
 8013420:	f898 300c 	ldrb.w	r3, [r8, #12]
 8013424:	4005      	ands	r5, r0
 8013426:	b9f3      	cbnz	r3, 8013466 <uxr_serialize_OBJK_Endpoint_QosBinary+0x86>
 8013428:	f898 1014 	ldrb.w	r1, [r8, #20]
 801342c:	4648      	mov	r0, r9
 801342e:	f7fb fe0b 	bl	800f048 <ucdr_serialize_bool>
 8013432:	f898 3014 	ldrb.w	r3, [r8, #20]
 8013436:	4005      	ands	r5, r0
 8013438:	b94b      	cbnz	r3, 801344e <uxr_serialize_OBJK_Endpoint_QosBinary+0x6e>
 801343a:	4628      	mov	r0, r5
 801343c:	e8bd 8368 	ldmia.w	sp!, {r3, r5, r6, r8, r9, pc}
 8013440:	f8b8 1004 	ldrh.w	r1, [r8, #4]
 8013444:	4648      	mov	r0, r9
 8013446:	f7fb fe59 	bl	800f0fc <ucdr_serialize_uint16_t>
 801344a:	4005      	ands	r5, r0
 801344c:	e7da      	b.n	8013404 <uxr_serialize_OBJK_Endpoint_QosBinary+0x24>
 801344e:	f8d8 2018 	ldr.w	r2, [r8, #24]
 8013452:	f108 011c 	add.w	r1, r8, #28
 8013456:	4648      	mov	r0, r9
 8013458:	f003 fe3a 	bl	80170d0 <ucdr_serialize_sequence_uint8_t>
 801345c:	4028      	ands	r0, r5
 801345e:	b2c5      	uxtb	r5, r0
 8013460:	4628      	mov	r0, r5
 8013462:	e8bd 8368 	ldmia.w	sp!, {r3, r5, r6, r8, r9, pc}
 8013466:	f8d8 1010 	ldr.w	r1, [r8, #16]
 801346a:	4648      	mov	r0, r9
 801346c:	f7fc f830 	bl	800f4d0 <ucdr_serialize_uint32_t>
 8013470:	4028      	ands	r0, r5
 8013472:	b2c5      	uxtb	r5, r0
 8013474:	e7d8      	b.n	8013428 <uxr_serialize_OBJK_Endpoint_QosBinary+0x48>
 8013476:	f8d8 1008 	ldr.w	r1, [r8, #8]
 801347a:	4648      	mov	r0, r9
 801347c:	f7fc f828 	bl	800f4d0 <ucdr_serialize_uint32_t>
 8013480:	4028      	ands	r0, r5
 8013482:	b2c5      	uxtb	r5, r0
 8013484:	e7c7      	b.n	8013416 <uxr_serialize_OBJK_Endpoint_QosBinary+0x36>
 8013486:	bf00      	nop

08013488 <uxr_serialize_OBJK_DataReader_Binary>:
 8013488:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801348a:	2202      	movs	r2, #2
 801348c:	460c      	mov	r4, r1
 801348e:	4606      	mov	r6, r0
 8013490:	f003 fd2a 	bl	8016ee8 <ucdr_serialize_array_uint8_t>
 8013494:	78a1      	ldrb	r1, [r4, #2]
 8013496:	4605      	mov	r5, r0
 8013498:	4630      	mov	r0, r6
 801349a:	f7fb fdd5 	bl	800f048 <ucdr_serialize_bool>
 801349e:	78a3      	ldrb	r3, [r4, #2]
 80134a0:	4005      	ands	r5, r0
 80134a2:	b2ed      	uxtb	r5, r5
 80134a4:	b90b      	cbnz	r3, 80134aa <uxr_serialize_OBJK_DataReader_Binary+0x22>
 80134a6:	4628      	mov	r0, r5
 80134a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80134aa:	f104 0108 	add.w	r1, r4, #8
 80134ae:	4630      	mov	r0, r6
 80134b0:	f7ff ff96 	bl	80133e0 <uxr_serialize_OBJK_Endpoint_QosBinary>
 80134b4:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 80134b8:	4607      	mov	r7, r0
 80134ba:	4630      	mov	r0, r6
 80134bc:	f7fb fdc4 	bl	800f048 <ucdr_serialize_bool>
 80134c0:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 80134c4:	4038      	ands	r0, r7
 80134c6:	b2c7      	uxtb	r7, r0
 80134c8:	b95b      	cbnz	r3, 80134e2 <uxr_serialize_OBJK_DataReader_Binary+0x5a>
 80134ca:	f894 1038 	ldrb.w	r1, [r4, #56]	@ 0x38
 80134ce:	4630      	mov	r0, r6
 80134d0:	f7fb fdba 	bl	800f048 <ucdr_serialize_bool>
 80134d4:	f894 3038 	ldrb.w	r3, [r4, #56]	@ 0x38
 80134d8:	4007      	ands	r7, r0
 80134da:	b94b      	cbnz	r3, 80134f0 <uxr_serialize_OBJK_DataReader_Binary+0x68>
 80134dc:	403d      	ands	r5, r7
 80134de:	4628      	mov	r0, r5
 80134e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80134e2:	e9d4 230c 	ldrd	r2, r3, [r4, #48]	@ 0x30
 80134e6:	4630      	mov	r0, r6
 80134e8:	f7fc fa48 	bl	800f97c <ucdr_serialize_uint64_t>
 80134ec:	4007      	ands	r7, r0
 80134ee:	e7ec      	b.n	80134ca <uxr_serialize_OBJK_DataReader_Binary+0x42>
 80134f0:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 80134f2:	4630      	mov	r0, r6
 80134f4:	f003 fe18 	bl	8017128 <ucdr_serialize_string>
 80134f8:	4007      	ands	r7, r0
 80134fa:	b2ff      	uxtb	r7, r7
 80134fc:	e7ee      	b.n	80134dc <uxr_serialize_OBJK_DataReader_Binary+0x54>
 80134fe:	bf00      	nop

08013500 <uxr_serialize_OBJK_DataWriter_Binary>:
 8013500:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013502:	2202      	movs	r2, #2
 8013504:	460d      	mov	r5, r1
 8013506:	4606      	mov	r6, r0
 8013508:	f003 fcee 	bl	8016ee8 <ucdr_serialize_array_uint8_t>
 801350c:	78a9      	ldrb	r1, [r5, #2]
 801350e:	4604      	mov	r4, r0
 8013510:	4630      	mov	r0, r6
 8013512:	f7fb fd99 	bl	800f048 <ucdr_serialize_bool>
 8013516:	78ab      	ldrb	r3, [r5, #2]
 8013518:	4004      	ands	r4, r0
 801351a:	b2e4      	uxtb	r4, r4
 801351c:	b90b      	cbnz	r3, 8013522 <uxr_serialize_OBJK_DataWriter_Binary+0x22>
 801351e:	4620      	mov	r0, r4
 8013520:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013522:	f105 0108 	add.w	r1, r5, #8
 8013526:	4630      	mov	r0, r6
 8013528:	f7ff ff5a 	bl	80133e0 <uxr_serialize_OBJK_Endpoint_QosBinary>
 801352c:	f895 102c 	ldrb.w	r1, [r5, #44]	@ 0x2c
 8013530:	4607      	mov	r7, r0
 8013532:	4630      	mov	r0, r6
 8013534:	f7fb fd88 	bl	800f048 <ucdr_serialize_bool>
 8013538:	f895 302c 	ldrb.w	r3, [r5, #44]	@ 0x2c
 801353c:	4038      	ands	r0, r7
 801353e:	b2c7      	uxtb	r7, r0
 8013540:	b913      	cbnz	r3, 8013548 <uxr_serialize_OBJK_DataWriter_Binary+0x48>
 8013542:	403c      	ands	r4, r7
 8013544:	4620      	mov	r0, r4
 8013546:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013548:	e9d5 230c 	ldrd	r2, r3, [r5, #48]	@ 0x30
 801354c:	4630      	mov	r0, r6
 801354e:	f7fc fa15 	bl	800f97c <ucdr_serialize_uint64_t>
 8013552:	4007      	ands	r7, r0
 8013554:	e7f5      	b.n	8013542 <uxr_serialize_OBJK_DataWriter_Binary+0x42>
 8013556:	bf00      	nop

08013558 <uxr_deserialize_ObjectVariant>:
 8013558:	b570      	push	{r4, r5, r6, lr}
 801355a:	4605      	mov	r5, r0
 801355c:	460e      	mov	r6, r1
 801355e:	f7fb fdb7 	bl	800f0d0 <ucdr_deserialize_uint8_t>
 8013562:	b168      	cbz	r0, 8013580 <uxr_deserialize_ObjectVariant+0x28>
 8013564:	7833      	ldrb	r3, [r6, #0]
 8013566:	3b01      	subs	r3, #1
 8013568:	4604      	mov	r4, r0
 801356a:	2b0d      	cmp	r3, #13
 801356c:	d809      	bhi.n	8013582 <uxr_deserialize_ObjectVariant+0x2a>
 801356e:	e8df f003 	tbb	[pc, r3]
 8013572:	0a41      	.short	0x0a41
 8013574:	0a0a2323 	.word	0x0a0a2323
 8013578:	10080a0a 	.word	0x10080a0a
 801357c:	565c1010 	.word	0x565c1010
 8013580:	2400      	movs	r4, #0
 8013582:	4620      	mov	r0, r4
 8013584:	bd70      	pop	{r4, r5, r6, pc}
 8013586:	1d31      	adds	r1, r6, #4
 8013588:	4628      	mov	r0, r5
 801358a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801358e:	f7ff bd55 	b.w	801303c <uxr_deserialize_DATAWRITER_Representation>
 8013592:	1d31      	adds	r1, r6, #4
 8013594:	4628      	mov	r0, r5
 8013596:	f7fb fd9b 	bl	800f0d0 <ucdr_deserialize_uint8_t>
 801359a:	2800      	cmp	r0, #0
 801359c:	d0f0      	beq.n	8013580 <uxr_deserialize_ObjectVariant+0x28>
 801359e:	7933      	ldrb	r3, [r6, #4]
 80135a0:	2b01      	cmp	r3, #1
 80135a2:	d001      	beq.n	80135a8 <uxr_deserialize_ObjectVariant+0x50>
 80135a4:	2b02      	cmp	r3, #2
 80135a6:	d1ec      	bne.n	8013582 <uxr_deserialize_ObjectVariant+0x2a>
 80135a8:	68b1      	ldr	r1, [r6, #8]
 80135aa:	4628      	mov	r0, r5
 80135ac:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80135b0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80135b4:	f003 bdc8 	b.w	8017148 <ucdr_deserialize_string>
 80135b8:	1d31      	adds	r1, r6, #4
 80135ba:	4628      	mov	r0, r5
 80135bc:	f7fb fd88 	bl	800f0d0 <ucdr_deserialize_uint8_t>
 80135c0:	4604      	mov	r4, r0
 80135c2:	b170      	cbz	r0, 80135e2 <uxr_deserialize_ObjectVariant+0x8a>
 80135c4:	7933      	ldrb	r3, [r6, #4]
 80135c6:	2b02      	cmp	r3, #2
 80135c8:	d04c      	beq.n	8013664 <uxr_deserialize_ObjectVariant+0x10c>
 80135ca:	2b03      	cmp	r3, #3
 80135cc:	d109      	bne.n	80135e2 <uxr_deserialize_ObjectVariant+0x8a>
 80135ce:	f106 0308 	add.w	r3, r6, #8
 80135d2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80135d6:	f106 010c 	add.w	r1, r6, #12
 80135da:	4628      	mov	r0, r5
 80135dc:	f003 fd8a 	bl	80170f4 <ucdr_deserialize_sequence_uint8_t>
 80135e0:	4604      	mov	r4, r0
 80135e2:	2202      	movs	r2, #2
 80135e4:	f506 7103 	add.w	r1, r6, #524	@ 0x20c
 80135e8:	4628      	mov	r0, r5
 80135ea:	f003 fce1 	bl	8016fb0 <ucdr_deserialize_array_uint8_t>
 80135ee:	4020      	ands	r0, r4
 80135f0:	b2c4      	uxtb	r4, r0
 80135f2:	e7c6      	b.n	8013582 <uxr_deserialize_ObjectVariant+0x2a>
 80135f4:	1d31      	adds	r1, r6, #4
 80135f6:	4628      	mov	r0, r5
 80135f8:	f7fb fd6a 	bl	800f0d0 <ucdr_deserialize_uint8_t>
 80135fc:	4604      	mov	r4, r0
 80135fe:	b130      	cbz	r0, 801360e <uxr_deserialize_ObjectVariant+0xb6>
 8013600:	7933      	ldrb	r3, [r6, #4]
 8013602:	2b02      	cmp	r3, #2
 8013604:	d036      	beq.n	8013674 <uxr_deserialize_ObjectVariant+0x11c>
 8013606:	2b03      	cmp	r3, #3
 8013608:	d03c      	beq.n	8013684 <uxr_deserialize_ObjectVariant+0x12c>
 801360a:	2b01      	cmp	r3, #1
 801360c:	d032      	beq.n	8013674 <uxr_deserialize_ObjectVariant+0x11c>
 801360e:	f506 7103 	add.w	r1, r6, #524	@ 0x20c
 8013612:	4628      	mov	r0, r5
 8013614:	f7fc fb02 	bl	800fc1c <ucdr_deserialize_int16_t>
 8013618:	4020      	ands	r0, r4
 801361a:	b2c4      	uxtb	r4, r0
 801361c:	e7b1      	b.n	8013582 <uxr_deserialize_ObjectVariant+0x2a>
 801361e:	1d31      	adds	r1, r6, #4
 8013620:	4628      	mov	r0, r5
 8013622:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8013626:	f7ff bbbf 	b.w	8012da8 <uxr_deserialize_CLIENT_Representation>
 801362a:	2204      	movs	r2, #4
 801362c:	18b1      	adds	r1, r6, r2
 801362e:	4628      	mov	r0, r5
 8013630:	f003 fcbe 	bl	8016fb0 <ucdr_deserialize_array_uint8_t>
 8013634:	2202      	movs	r2, #2
 8013636:	f106 0108 	add.w	r1, r6, #8
 801363a:	4604      	mov	r4, r0
 801363c:	4628      	mov	r0, r5
 801363e:	f003 fcb7 	bl	8016fb0 <ucdr_deserialize_array_uint8_t>
 8013642:	2202      	movs	r2, #2
 8013644:	4004      	ands	r4, r0
 8013646:	f106 010a 	add.w	r1, r6, #10
 801364a:	4628      	mov	r0, r5
 801364c:	f003 fcb0 	bl	8016fb0 <ucdr_deserialize_array_uint8_t>
 8013650:	b2e4      	uxtb	r4, r4
 8013652:	4603      	mov	r3, r0
 8013654:	f106 010c 	add.w	r1, r6, #12
 8013658:	4628      	mov	r0, r5
 801365a:	401c      	ands	r4, r3
 801365c:	f7fb fd0a 	bl	800f074 <ucdr_deserialize_bool>
 8013660:	4004      	ands	r4, r0
 8013662:	e78e      	b.n	8013582 <uxr_deserialize_ObjectVariant+0x2a>
 8013664:	68b1      	ldr	r1, [r6, #8]
 8013666:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801366a:	4628      	mov	r0, r5
 801366c:	f003 fd6c 	bl	8017148 <ucdr_deserialize_string>
 8013670:	4604      	mov	r4, r0
 8013672:	e7b6      	b.n	80135e2 <uxr_deserialize_ObjectVariant+0x8a>
 8013674:	68b1      	ldr	r1, [r6, #8]
 8013676:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801367a:	4628      	mov	r0, r5
 801367c:	f003 fd64 	bl	8017148 <ucdr_deserialize_string>
 8013680:	4604      	mov	r4, r0
 8013682:	e7c4      	b.n	801360e <uxr_deserialize_ObjectVariant+0xb6>
 8013684:	f106 0308 	add.w	r3, r6, #8
 8013688:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801368c:	f106 010c 	add.w	r1, r6, #12
 8013690:	4628      	mov	r0, r5
 8013692:	f003 fd2f 	bl	80170f4 <ucdr_deserialize_sequence_uint8_t>
 8013696:	4604      	mov	r4, r0
 8013698:	e7b9      	b.n	801360e <uxr_deserialize_ObjectVariant+0xb6>
 801369a:	bf00      	nop

0801369c <uxr_deserialize_BaseObjectRequest>:
 801369c:	b570      	push	{r4, r5, r6, lr}
 801369e:	2202      	movs	r2, #2
 80136a0:	4605      	mov	r5, r0
 80136a2:	460e      	mov	r6, r1
 80136a4:	f003 fc84 	bl	8016fb0 <ucdr_deserialize_array_uint8_t>
 80136a8:	2202      	movs	r2, #2
 80136aa:	4604      	mov	r4, r0
 80136ac:	18b1      	adds	r1, r6, r2
 80136ae:	4628      	mov	r0, r5
 80136b0:	f003 fc7e 	bl	8016fb0 <ucdr_deserialize_array_uint8_t>
 80136b4:	4020      	ands	r0, r4
 80136b6:	b2c0      	uxtb	r0, r0
 80136b8:	bd70      	pop	{r4, r5, r6, pc}
 80136ba:	bf00      	nop

080136bc <uxr_serialize_ActivityInfoVariant>:
 80136bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80136c0:	460d      	mov	r5, r1
 80136c2:	7809      	ldrb	r1, [r1, #0]
 80136c4:	4607      	mov	r7, r0
 80136c6:	f7fb fced 	bl	800f0a4 <ucdr_serialize_uint8_t>
 80136ca:	4681      	mov	r9, r0
 80136cc:	b138      	cbz	r0, 80136de <uxr_serialize_ActivityInfoVariant+0x22>
 80136ce:	782b      	ldrb	r3, [r5, #0]
 80136d0:	2b06      	cmp	r3, #6
 80136d2:	f000 8082 	beq.w	80137da <uxr_serialize_ActivityInfoVariant+0x11e>
 80136d6:	2b0d      	cmp	r3, #13
 80136d8:	d016      	beq.n	8013708 <uxr_serialize_ActivityInfoVariant+0x4c>
 80136da:	2b05      	cmp	r3, #5
 80136dc:	d002      	beq.n	80136e4 <uxr_serialize_ActivityInfoVariant+0x28>
 80136de:	4648      	mov	r0, r9
 80136e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80136e4:	f9b5 1008 	ldrsh.w	r1, [r5, #8]
 80136e8:	4638      	mov	r0, r7
 80136ea:	f7fc fa17 	bl	800fb1c <ucdr_serialize_int16_t>
 80136ee:	e9d5 2304 	ldrd	r2, r3, [r5, #16]
 80136f2:	4681      	mov	r9, r0
 80136f4:	4638      	mov	r0, r7
 80136f6:	f7fc f941 	bl	800f97c <ucdr_serialize_uint64_t>
 80136fa:	ea09 0000 	and.w	r0, r9, r0
 80136fe:	fa5f f980 	uxtb.w	r9, r0
 8013702:	4648      	mov	r0, r9
 8013704:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013708:	f9b5 1008 	ldrsh.w	r1, [r5, #8]
 801370c:	4638      	mov	r0, r7
 801370e:	f7fc fa05 	bl	800fb1c <ucdr_serialize_int16_t>
 8013712:	68e9      	ldr	r1, [r5, #12]
 8013714:	4681      	mov	r9, r0
 8013716:	4638      	mov	r0, r7
 8013718:	f7fb feda 	bl	800f4d0 <ucdr_serialize_uint32_t>
 801371c:	68eb      	ldr	r3, [r5, #12]
 801371e:	2b00      	cmp	r3, #0
 8013720:	d0eb      	beq.n	80136fa <uxr_serialize_ActivityInfoVariant+0x3e>
 8013722:	b320      	cbz	r0, 801376e <uxr_serialize_ActivityInfoVariant+0xb2>
 8013724:	f105 080c 	add.w	r8, r5, #12
 8013728:	2600      	movs	r6, #0
 801372a:	eb06 0a46 	add.w	sl, r6, r6, lsl #1
 801372e:	eb05 0aca 	add.w	sl, r5, sl, lsl #3
 8013732:	f89a 1010 	ldrb.w	r1, [sl, #16]
 8013736:	4638      	mov	r0, r7
 8013738:	f7fb fcb4 	bl	800f0a4 <ucdr_serialize_uint8_t>
 801373c:	2800      	cmp	r0, #0
 801373e:	d053      	beq.n	80137e8 <uxr_serialize_ActivityInfoVariant+0x12c>
 8013740:	f89a 3010 	ldrb.w	r3, [sl, #16]
 8013744:	eb06 0146 	add.w	r1, r6, r6, lsl #1
 8013748:	0074      	lsls	r4, r6, #1
 801374a:	00c9      	lsls	r1, r1, #3
 801374c:	2b03      	cmp	r3, #3
 801374e:	d854      	bhi.n	80137fa <uxr_serialize_ActivityInfoVariant+0x13e>
 8013750:	e8df f003 	tbb	[pc, r3]
 8013754:	02102132 	.word	0x02102132
 8013758:	4441      	add	r1, r8
 801375a:	4638      	mov	r0, r7
 801375c:	6889      	ldr	r1, [r1, #8]
 801375e:	f003 fce3 	bl	8017128 <ucdr_serialize_string>
 8013762:	68ea      	ldr	r2, [r5, #12]
 8013764:	3601      	adds	r6, #1
 8013766:	4296      	cmp	r6, r2
 8013768:	d242      	bcs.n	80137f0 <uxr_serialize_ActivityInfoVariant+0x134>
 801376a:	2800      	cmp	r0, #0
 801376c:	d1dd      	bne.n	801372a <uxr_serialize_ActivityInfoVariant+0x6e>
 801376e:	f04f 0900 	mov.w	r9, #0
 8013772:	e7b4      	b.n	80136de <uxr_serialize_ActivityInfoVariant+0x22>
 8013774:	3108      	adds	r1, #8
 8013776:	4441      	add	r1, r8
 8013778:	2210      	movs	r2, #16
 801377a:	4638      	mov	r0, r7
 801377c:	f003 fbb4 	bl	8016ee8 <ucdr_serialize_array_uint8_t>
 8013780:	4434      	add	r4, r6
 8013782:	eb05 03c4 	add.w	r3, r5, r4, lsl #3
 8013786:	4604      	mov	r4, r0
 8013788:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 801378a:	4638      	mov	r0, r7
 801378c:	f7fb fea0 	bl	800f4d0 <ucdr_serialize_uint32_t>
 8013790:	4020      	ands	r0, r4
 8013792:	b2c0      	uxtb	r0, r0
 8013794:	e7e5      	b.n	8013762 <uxr_serialize_ActivityInfoVariant+0xa6>
 8013796:	3108      	adds	r1, #8
 8013798:	4441      	add	r1, r8
 801379a:	2204      	movs	r2, #4
 801379c:	4638      	mov	r0, r7
 801379e:	f003 fba3 	bl	8016ee8 <ucdr_serialize_array_uint8_t>
 80137a2:	4434      	add	r4, r6
 80137a4:	eb05 03c4 	add.w	r3, r5, r4, lsl #3
 80137a8:	4604      	mov	r4, r0
 80137aa:	8b19      	ldrh	r1, [r3, #24]
 80137ac:	4638      	mov	r0, r7
 80137ae:	f7fb fca5 	bl	800f0fc <ucdr_serialize_uint16_t>
 80137b2:	4020      	ands	r0, r4
 80137b4:	b2c0      	uxtb	r0, r0
 80137b6:	e7d4      	b.n	8013762 <uxr_serialize_ActivityInfoVariant+0xa6>
 80137b8:	3108      	adds	r1, #8
 80137ba:	4441      	add	r1, r8
 80137bc:	2202      	movs	r2, #2
 80137be:	4638      	mov	r0, r7
 80137c0:	f003 fb92 	bl	8016ee8 <ucdr_serialize_array_uint8_t>
 80137c4:	4434      	add	r4, r6
 80137c6:	eb05 03c4 	add.w	r3, r5, r4, lsl #3
 80137ca:	4604      	mov	r4, r0
 80137cc:	7d99      	ldrb	r1, [r3, #22]
 80137ce:	4638      	mov	r0, r7
 80137d0:	f7fb fc68 	bl	800f0a4 <ucdr_serialize_uint8_t>
 80137d4:	4020      	ands	r0, r4
 80137d6:	b2c0      	uxtb	r0, r0
 80137d8:	e7c3      	b.n	8013762 <uxr_serialize_ActivityInfoVariant+0xa6>
 80137da:	f9b5 1008 	ldrsh.w	r1, [r5, #8]
 80137de:	4638      	mov	r0, r7
 80137e0:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80137e4:	f7fc b99a 	b.w	800fb1c <ucdr_serialize_int16_t>
 80137e8:	68ea      	ldr	r2, [r5, #12]
 80137ea:	3601      	adds	r6, #1
 80137ec:	42b2      	cmp	r2, r6
 80137ee:	d8be      	bhi.n	801376e <uxr_serialize_ActivityInfoVariant+0xb2>
 80137f0:	ea09 0900 	and.w	r9, r9, r0
 80137f4:	fa5f f989 	uxtb.w	r9, r9
 80137f8:	e771      	b.n	80136de <uxr_serialize_ActivityInfoVariant+0x22>
 80137fa:	68eb      	ldr	r3, [r5, #12]
 80137fc:	3601      	adds	r6, #1
 80137fe:	429e      	cmp	r6, r3
 8013800:	f10a 0a18 	add.w	sl, sl, #24
 8013804:	d395      	bcc.n	8013732 <uxr_serialize_ActivityInfoVariant+0x76>
 8013806:	e76a      	b.n	80136de <uxr_serialize_ActivityInfoVariant+0x22>

08013808 <uxr_deserialize_BaseObjectReply>:
 8013808:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801380c:	2202      	movs	r2, #2
 801380e:	4606      	mov	r6, r0
 8013810:	460f      	mov	r7, r1
 8013812:	f003 fbcd 	bl	8016fb0 <ucdr_deserialize_array_uint8_t>
 8013816:	2202      	movs	r2, #2
 8013818:	18b9      	adds	r1, r7, r2
 801381a:	4605      	mov	r5, r0
 801381c:	4630      	mov	r0, r6
 801381e:	f003 fbc7 	bl	8016fb0 <ucdr_deserialize_array_uint8_t>
 8013822:	1d39      	adds	r1, r7, #4
 8013824:	4680      	mov	r8, r0
 8013826:	4630      	mov	r0, r6
 8013828:	f7fb fc52 	bl	800f0d0 <ucdr_deserialize_uint8_t>
 801382c:	1d79      	adds	r1, r7, #5
 801382e:	4604      	mov	r4, r0
 8013830:	4630      	mov	r0, r6
 8013832:	f7fb fc4d 	bl	800f0d0 <ucdr_deserialize_uint8_t>
 8013836:	ea05 0508 	and.w	r5, r5, r8
 801383a:	402c      	ands	r4, r5
 801383c:	4020      	ands	r0, r4
 801383e:	b2c0      	uxtb	r0, r0
 8013840:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08013844 <uxr_serialize_ReadSpecification>:
 8013844:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013848:	460e      	mov	r6, r1
 801384a:	7809      	ldrb	r1, [r1, #0]
 801384c:	4607      	mov	r7, r0
 801384e:	f7fb fc29 	bl	800f0a4 <ucdr_serialize_uint8_t>
 8013852:	7871      	ldrb	r1, [r6, #1]
 8013854:	4604      	mov	r4, r0
 8013856:	4638      	mov	r0, r7
 8013858:	f7fb fc24 	bl	800f0a4 <ucdr_serialize_uint8_t>
 801385c:	78b1      	ldrb	r1, [r6, #2]
 801385e:	4004      	ands	r4, r0
 8013860:	4638      	mov	r0, r7
 8013862:	f7fb fbf1 	bl	800f048 <ucdr_serialize_bool>
 8013866:	78b3      	ldrb	r3, [r6, #2]
 8013868:	b2e4      	uxtb	r4, r4
 801386a:	4004      	ands	r4, r0
 801386c:	b94b      	cbnz	r3, 8013882 <uxr_serialize_ReadSpecification+0x3e>
 801386e:	7a31      	ldrb	r1, [r6, #8]
 8013870:	4638      	mov	r0, r7
 8013872:	f7fb fbe9 	bl	800f048 <ucdr_serialize_bool>
 8013876:	7a33      	ldrb	r3, [r6, #8]
 8013878:	4004      	ands	r4, r0
 801387a:	b943      	cbnz	r3, 801388e <uxr_serialize_ReadSpecification+0x4a>
 801387c:	4620      	mov	r0, r4
 801387e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013882:	6871      	ldr	r1, [r6, #4]
 8013884:	4638      	mov	r0, r7
 8013886:	f003 fc4f 	bl	8017128 <ucdr_serialize_string>
 801388a:	4004      	ands	r4, r0
 801388c:	e7ef      	b.n	801386e <uxr_serialize_ReadSpecification+0x2a>
 801388e:	8971      	ldrh	r1, [r6, #10]
 8013890:	4638      	mov	r0, r7
 8013892:	f7fb fc33 	bl	800f0fc <ucdr_serialize_uint16_t>
 8013896:	89b1      	ldrh	r1, [r6, #12]
 8013898:	4605      	mov	r5, r0
 801389a:	4638      	mov	r0, r7
 801389c:	f7fb fc2e 	bl	800f0fc <ucdr_serialize_uint16_t>
 80138a0:	89f1      	ldrh	r1, [r6, #14]
 80138a2:	4005      	ands	r5, r0
 80138a4:	4638      	mov	r0, r7
 80138a6:	f7fb fc29 	bl	800f0fc <ucdr_serialize_uint16_t>
 80138aa:	8a31      	ldrh	r1, [r6, #16]
 80138ac:	4680      	mov	r8, r0
 80138ae:	4638      	mov	r0, r7
 80138b0:	f7fb fc24 	bl	800f0fc <ucdr_serialize_uint16_t>
 80138b4:	b2ed      	uxtb	r5, r5
 80138b6:	4025      	ands	r5, r4
 80138b8:	ea08 0505 	and.w	r5, r8, r5
 80138bc:	ea00 0405 	and.w	r4, r0, r5
 80138c0:	4620      	mov	r0, r4
 80138c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80138c6:	bf00      	nop

080138c8 <uxr_serialize_CREATE_CLIENT_Payload>:
 80138c8:	f7ff ba16 	b.w	8012cf8 <uxr_serialize_CLIENT_Representation>

080138cc <uxr_serialize_CREATE_Payload>:
 80138cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80138ce:	2202      	movs	r2, #2
 80138d0:	4607      	mov	r7, r0
 80138d2:	460e      	mov	r6, r1
 80138d4:	f003 fb08 	bl	8016ee8 <ucdr_serialize_array_uint8_t>
 80138d8:	2202      	movs	r2, #2
 80138da:	18b1      	adds	r1, r6, r2
 80138dc:	4605      	mov	r5, r0
 80138de:	4638      	mov	r0, r7
 80138e0:	f003 fb02 	bl	8016ee8 <ucdr_serialize_array_uint8_t>
 80138e4:	7931      	ldrb	r1, [r6, #4]
 80138e6:	4604      	mov	r4, r0
 80138e8:	4638      	mov	r0, r7
 80138ea:	f7fb fbdb 	bl	800f0a4 <ucdr_serialize_uint8_t>
 80138ee:	b170      	cbz	r0, 801390e <uxr_serialize_CREATE_Payload+0x42>
 80138f0:	7933      	ldrb	r3, [r6, #4]
 80138f2:	402c      	ands	r4, r5
 80138f4:	3b01      	subs	r3, #1
 80138f6:	b2e4      	uxtb	r4, r4
 80138f8:	2b0d      	cmp	r3, #13
 80138fa:	d809      	bhi.n	8013910 <uxr_serialize_CREATE_Payload+0x44>
 80138fc:	e8df f003 	tbb	[pc, r3]
 8013900:	23230a4c 	.word	0x23230a4c
 8013904:	0a0a0a0a 	.word	0x0a0a0a0a
 8013908:	12121208 	.word	0x12121208
 801390c:	3e45      	.short	0x3e45
 801390e:	2400      	movs	r4, #0
 8013910:	4620      	mov	r0, r4
 8013912:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013914:	f106 0108 	add.w	r1, r6, #8
 8013918:	4638      	mov	r0, r7
 801391a:	f7ff faf3 	bl	8012f04 <uxr_serialize_DATAWRITER_Representation>
 801391e:	4004      	ands	r4, r0
 8013920:	4620      	mov	r0, r4
 8013922:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013924:	7a31      	ldrb	r1, [r6, #8]
 8013926:	4638      	mov	r0, r7
 8013928:	f7fb fbbc 	bl	800f0a4 <ucdr_serialize_uint8_t>
 801392c:	2800      	cmp	r0, #0
 801392e:	d0ee      	beq.n	801390e <uxr_serialize_CREATE_Payload+0x42>
 8013930:	7a33      	ldrb	r3, [r6, #8]
 8013932:	2b01      	cmp	r3, #1
 8013934:	d001      	beq.n	801393a <uxr_serialize_CREATE_Payload+0x6e>
 8013936:	2b02      	cmp	r3, #2
 8013938:	d1ea      	bne.n	8013910 <uxr_serialize_CREATE_Payload+0x44>
 801393a:	68f1      	ldr	r1, [r6, #12]
 801393c:	4638      	mov	r0, r7
 801393e:	f003 fbf3 	bl	8017128 <ucdr_serialize_string>
 8013942:	4004      	ands	r4, r0
 8013944:	e7e4      	b.n	8013910 <uxr_serialize_CREATE_Payload+0x44>
 8013946:	7a31      	ldrb	r1, [r6, #8]
 8013948:	4638      	mov	r0, r7
 801394a:	f7fb fbab 	bl	800f0a4 <ucdr_serialize_uint8_t>
 801394e:	4605      	mov	r5, r0
 8013950:	b158      	cbz	r0, 801396a <uxr_serialize_CREATE_Payload+0x9e>
 8013952:	7a33      	ldrb	r3, [r6, #8]
 8013954:	2b02      	cmp	r3, #2
 8013956:	d034      	beq.n	80139c2 <uxr_serialize_CREATE_Payload+0xf6>
 8013958:	2b03      	cmp	r3, #3
 801395a:	d106      	bne.n	801396a <uxr_serialize_CREATE_Payload+0x9e>
 801395c:	68f2      	ldr	r2, [r6, #12]
 801395e:	f106 0110 	add.w	r1, r6, #16
 8013962:	4638      	mov	r0, r7
 8013964:	f003 fbb4 	bl	80170d0 <ucdr_serialize_sequence_uint8_t>
 8013968:	4605      	mov	r5, r0
 801396a:	2202      	movs	r2, #2
 801396c:	f506 7104 	add.w	r1, r6, #528	@ 0x210
 8013970:	4638      	mov	r0, r7
 8013972:	f003 fab9 	bl	8016ee8 <ucdr_serialize_array_uint8_t>
 8013976:	4028      	ands	r0, r5
 8013978:	4004      	ands	r4, r0
 801397a:	e7c9      	b.n	8013910 <uxr_serialize_CREATE_Payload+0x44>
 801397c:	f106 0108 	add.w	r1, r6, #8
 8013980:	4638      	mov	r0, r7
 8013982:	f7ff f9b9 	bl	8012cf8 <uxr_serialize_CLIENT_Representation>
 8013986:	4004      	ands	r4, r0
 8013988:	e7c2      	b.n	8013910 <uxr_serialize_CREATE_Payload+0x44>
 801398a:	f106 0108 	add.w	r1, r6, #8
 801398e:	4638      	mov	r0, r7
 8013990:	f7ff fa6e 	bl	8012e70 <uxr_serialize_AGENT_Representation>
 8013994:	4004      	ands	r4, r0
 8013996:	e7bb      	b.n	8013910 <uxr_serialize_CREATE_Payload+0x44>
 8013998:	7a31      	ldrb	r1, [r6, #8]
 801399a:	4638      	mov	r0, r7
 801399c:	f7fb fb82 	bl	800f0a4 <ucdr_serialize_uint8_t>
 80139a0:	4605      	mov	r5, r0
 80139a2:	b130      	cbz	r0, 80139b2 <uxr_serialize_CREATE_Payload+0xe6>
 80139a4:	7a33      	ldrb	r3, [r6, #8]
 80139a6:	2b02      	cmp	r3, #2
 80139a8:	d011      	beq.n	80139ce <uxr_serialize_CREATE_Payload+0x102>
 80139aa:	2b03      	cmp	r3, #3
 80139ac:	d015      	beq.n	80139da <uxr_serialize_CREATE_Payload+0x10e>
 80139ae:	2b01      	cmp	r3, #1
 80139b0:	d00d      	beq.n	80139ce <uxr_serialize_CREATE_Payload+0x102>
 80139b2:	f9b6 1210 	ldrsh.w	r1, [r6, #528]	@ 0x210
 80139b6:	4638      	mov	r0, r7
 80139b8:	f7fc f8b0 	bl	800fb1c <ucdr_serialize_int16_t>
 80139bc:	4028      	ands	r0, r5
 80139be:	4004      	ands	r4, r0
 80139c0:	e7a6      	b.n	8013910 <uxr_serialize_CREATE_Payload+0x44>
 80139c2:	68f1      	ldr	r1, [r6, #12]
 80139c4:	4638      	mov	r0, r7
 80139c6:	f003 fbaf 	bl	8017128 <ucdr_serialize_string>
 80139ca:	4605      	mov	r5, r0
 80139cc:	e7cd      	b.n	801396a <uxr_serialize_CREATE_Payload+0x9e>
 80139ce:	68f1      	ldr	r1, [r6, #12]
 80139d0:	4638      	mov	r0, r7
 80139d2:	f003 fba9 	bl	8017128 <ucdr_serialize_string>
 80139d6:	4605      	mov	r5, r0
 80139d8:	e7eb      	b.n	80139b2 <uxr_serialize_CREATE_Payload+0xe6>
 80139da:	68f2      	ldr	r2, [r6, #12]
 80139dc:	f106 0110 	add.w	r1, r6, #16
 80139e0:	4638      	mov	r0, r7
 80139e2:	f003 fb75 	bl	80170d0 <ucdr_serialize_sequence_uint8_t>
 80139e6:	4605      	mov	r5, r0
 80139e8:	e7e3      	b.n	80139b2 <uxr_serialize_CREATE_Payload+0xe6>
 80139ea:	bf00      	nop

080139ec <uxr_serialize_GET_INFO_Payload>:
 80139ec:	b570      	push	{r4, r5, r6, lr}
 80139ee:	2202      	movs	r2, #2
 80139f0:	4605      	mov	r5, r0
 80139f2:	460e      	mov	r6, r1
 80139f4:	f003 fa78 	bl	8016ee8 <ucdr_serialize_array_uint8_t>
 80139f8:	2202      	movs	r2, #2
 80139fa:	18b1      	adds	r1, r6, r2
 80139fc:	4604      	mov	r4, r0
 80139fe:	4628      	mov	r0, r5
 8013a00:	f003 fa72 	bl	8016ee8 <ucdr_serialize_array_uint8_t>
 8013a04:	6871      	ldr	r1, [r6, #4]
 8013a06:	4004      	ands	r4, r0
 8013a08:	4628      	mov	r0, r5
 8013a0a:	f7fb fd61 	bl	800f4d0 <ucdr_serialize_uint32_t>
 8013a0e:	b2e4      	uxtb	r4, r4
 8013a10:	4020      	ands	r0, r4
 8013a12:	bd70      	pop	{r4, r5, r6, pc}

08013a14 <uxr_deserialize_GET_INFO_Payload>:
 8013a14:	b570      	push	{r4, r5, r6, lr}
 8013a16:	2202      	movs	r2, #2
 8013a18:	4605      	mov	r5, r0
 8013a1a:	460e      	mov	r6, r1
 8013a1c:	f003 fac8 	bl	8016fb0 <ucdr_deserialize_array_uint8_t>
 8013a20:	2202      	movs	r2, #2
 8013a22:	18b1      	adds	r1, r6, r2
 8013a24:	4604      	mov	r4, r0
 8013a26:	4628      	mov	r0, r5
 8013a28:	f003 fac2 	bl	8016fb0 <ucdr_deserialize_array_uint8_t>
 8013a2c:	1d31      	adds	r1, r6, #4
 8013a2e:	4004      	ands	r4, r0
 8013a30:	4628      	mov	r0, r5
 8013a32:	f7fb fe7d 	bl	800f730 <ucdr_deserialize_uint32_t>
 8013a36:	b2e4      	uxtb	r4, r4
 8013a38:	4020      	ands	r0, r4
 8013a3a:	bd70      	pop	{r4, r5, r6, pc}

08013a3c <uxr_serialize_DELETE_Payload>:
 8013a3c:	b570      	push	{r4, r5, r6, lr}
 8013a3e:	2202      	movs	r2, #2
 8013a40:	4605      	mov	r5, r0
 8013a42:	460e      	mov	r6, r1
 8013a44:	f003 fa50 	bl	8016ee8 <ucdr_serialize_array_uint8_t>
 8013a48:	2202      	movs	r2, #2
 8013a4a:	4604      	mov	r4, r0
 8013a4c:	18b1      	adds	r1, r6, r2
 8013a4e:	4628      	mov	r0, r5
 8013a50:	f003 fa4a 	bl	8016ee8 <ucdr_serialize_array_uint8_t>
 8013a54:	4020      	ands	r0, r4
 8013a56:	b2c0      	uxtb	r0, r0
 8013a58:	bd70      	pop	{r4, r5, r6, pc}
 8013a5a:	bf00      	nop

08013a5c <uxr_deserialize_STATUS_AGENT_Payload>:
 8013a5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013a60:	4605      	mov	r5, r0
 8013a62:	460e      	mov	r6, r1
 8013a64:	f7fb fb34 	bl	800f0d0 <ucdr_deserialize_uint8_t>
 8013a68:	1c71      	adds	r1, r6, #1
 8013a6a:	4604      	mov	r4, r0
 8013a6c:	4628      	mov	r0, r5
 8013a6e:	f7fb fb2f 	bl	800f0d0 <ucdr_deserialize_uint8_t>
 8013a72:	2204      	movs	r2, #4
 8013a74:	18b1      	adds	r1, r6, r2
 8013a76:	4680      	mov	r8, r0
 8013a78:	4628      	mov	r0, r5
 8013a7a:	f003 fa99 	bl	8016fb0 <ucdr_deserialize_array_uint8_t>
 8013a7e:	f106 0108 	add.w	r1, r6, #8
 8013a82:	4607      	mov	r7, r0
 8013a84:	2202      	movs	r2, #2
 8013a86:	4628      	mov	r0, r5
 8013a88:	f003 fa92 	bl	8016fb0 <ucdr_deserialize_array_uint8_t>
 8013a8c:	ea04 0308 	and.w	r3, r4, r8
 8013a90:	b2db      	uxtb	r3, r3
 8013a92:	ea03 0407 	and.w	r4, r3, r7
 8013a96:	2202      	movs	r2, #2
 8013a98:	4607      	mov	r7, r0
 8013a9a:	f106 010a 	add.w	r1, r6, #10
 8013a9e:	4628      	mov	r0, r5
 8013aa0:	f003 fa86 	bl	8016fb0 <ucdr_deserialize_array_uint8_t>
 8013aa4:	f106 010c 	add.w	r1, r6, #12
 8013aa8:	4603      	mov	r3, r0
 8013aaa:	4628      	mov	r0, r5
 8013aac:	461d      	mov	r5, r3
 8013aae:	f7fb fae1 	bl	800f074 <ucdr_deserialize_bool>
 8013ab2:	403c      	ands	r4, r7
 8013ab4:	4025      	ands	r5, r4
 8013ab6:	4028      	ands	r0, r5
 8013ab8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08013abc <uxr_deserialize_STATUS_Payload>:
 8013abc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013ac0:	2202      	movs	r2, #2
 8013ac2:	4606      	mov	r6, r0
 8013ac4:	460f      	mov	r7, r1
 8013ac6:	f003 fa73 	bl	8016fb0 <ucdr_deserialize_array_uint8_t>
 8013aca:	2202      	movs	r2, #2
 8013acc:	18b9      	adds	r1, r7, r2
 8013ace:	4605      	mov	r5, r0
 8013ad0:	4630      	mov	r0, r6
 8013ad2:	f003 fa6d 	bl	8016fb0 <ucdr_deserialize_array_uint8_t>
 8013ad6:	1d39      	adds	r1, r7, #4
 8013ad8:	4680      	mov	r8, r0
 8013ada:	4630      	mov	r0, r6
 8013adc:	f7fb faf8 	bl	800f0d0 <ucdr_deserialize_uint8_t>
 8013ae0:	1d79      	adds	r1, r7, #5
 8013ae2:	4604      	mov	r4, r0
 8013ae4:	4630      	mov	r0, r6
 8013ae6:	f7fb faf3 	bl	800f0d0 <ucdr_deserialize_uint8_t>
 8013aea:	ea05 0508 	and.w	r5, r5, r8
 8013aee:	402c      	ands	r4, r5
 8013af0:	4020      	ands	r0, r4
 8013af2:	b2c0      	uxtb	r0, r0
 8013af4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08013af8 <uxr_serialize_INFO_Payload>:
 8013af8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013afc:	2202      	movs	r2, #2
 8013afe:	460c      	mov	r4, r1
 8013b00:	4605      	mov	r5, r0
 8013b02:	f003 f9f1 	bl	8016ee8 <ucdr_serialize_array_uint8_t>
 8013b06:	2202      	movs	r2, #2
 8013b08:	18a1      	adds	r1, r4, r2
 8013b0a:	4680      	mov	r8, r0
 8013b0c:	4628      	mov	r0, r5
 8013b0e:	f003 f9eb 	bl	8016ee8 <ucdr_serialize_array_uint8_t>
 8013b12:	7921      	ldrb	r1, [r4, #4]
 8013b14:	4607      	mov	r7, r0
 8013b16:	4628      	mov	r0, r5
 8013b18:	f7fb fac4 	bl	800f0a4 <ucdr_serialize_uint8_t>
 8013b1c:	7961      	ldrb	r1, [r4, #5]
 8013b1e:	4606      	mov	r6, r0
 8013b20:	4628      	mov	r0, r5
 8013b22:	f7fb fabf 	bl	800f0a4 <ucdr_serialize_uint8_t>
 8013b26:	ea08 0807 	and.w	r8, r8, r7
 8013b2a:	ea06 0608 	and.w	r6, r6, r8
 8013b2e:	4006      	ands	r6, r0
 8013b30:	7a21      	ldrb	r1, [r4, #8]
 8013b32:	4628      	mov	r0, r5
 8013b34:	f7fb fa88 	bl	800f048 <ucdr_serialize_bool>
 8013b38:	7a23      	ldrb	r3, [r4, #8]
 8013b3a:	b2f7      	uxtb	r7, r6
 8013b3c:	4606      	mov	r6, r0
 8013b3e:	b96b      	cbnz	r3, 8013b5c <uxr_serialize_INFO_Payload+0x64>
 8013b40:	f894 121c 	ldrb.w	r1, [r4, #540]	@ 0x21c
 8013b44:	4628      	mov	r0, r5
 8013b46:	f7fb fa7f 	bl	800f048 <ucdr_serialize_bool>
 8013b4a:	f894 321c 	ldrb.w	r3, [r4, #540]	@ 0x21c
 8013b4e:	4030      	ands	r0, r6
 8013b50:	b2c6      	uxtb	r6, r0
 8013b52:	b983      	cbnz	r3, 8013b76 <uxr_serialize_INFO_Payload+0x7e>
 8013b54:	ea06 0007 	and.w	r0, r6, r7
 8013b58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013b5c:	7b21      	ldrb	r1, [r4, #12]
 8013b5e:	4628      	mov	r0, r5
 8013b60:	f7fb faa0 	bl	800f0a4 <ucdr_serialize_uint8_t>
 8013b64:	b188      	cbz	r0, 8013b8a <uxr_serialize_INFO_Payload+0x92>
 8013b66:	f104 010c 	add.w	r1, r4, #12
 8013b6a:	4628      	mov	r0, r5
 8013b6c:	f7ff f9f2 	bl	8012f54 <uxr_serialize_ObjectVariant.part.0>
 8013b70:	4030      	ands	r0, r6
 8013b72:	b2c6      	uxtb	r6, r0
 8013b74:	e7e4      	b.n	8013b40 <uxr_serialize_INFO_Payload+0x48>
 8013b76:	f504 7108 	add.w	r1, r4, #544	@ 0x220
 8013b7a:	4628      	mov	r0, r5
 8013b7c:	f7ff fd9e 	bl	80136bc <uxr_serialize_ActivityInfoVariant>
 8013b80:	4006      	ands	r6, r0
 8013b82:	ea06 0007 	and.w	r0, r6, r7
 8013b86:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013b8a:	4606      	mov	r6, r0
 8013b8c:	e7d8      	b.n	8013b40 <uxr_serialize_INFO_Payload+0x48>
 8013b8e:	bf00      	nop

08013b90 <uxr_serialize_READ_DATA_Payload>:
 8013b90:	b570      	push	{r4, r5, r6, lr}
 8013b92:	2202      	movs	r2, #2
 8013b94:	4605      	mov	r5, r0
 8013b96:	460e      	mov	r6, r1
 8013b98:	f003 f9a6 	bl	8016ee8 <ucdr_serialize_array_uint8_t>
 8013b9c:	2202      	movs	r2, #2
 8013b9e:	18b1      	adds	r1, r6, r2
 8013ba0:	4604      	mov	r4, r0
 8013ba2:	4628      	mov	r0, r5
 8013ba4:	f003 f9a0 	bl	8016ee8 <ucdr_serialize_array_uint8_t>
 8013ba8:	1d31      	adds	r1, r6, #4
 8013baa:	4004      	ands	r4, r0
 8013bac:	4628      	mov	r0, r5
 8013bae:	f7ff fe49 	bl	8013844 <uxr_serialize_ReadSpecification>
 8013bb2:	b2e4      	uxtb	r4, r4
 8013bb4:	4020      	ands	r0, r4
 8013bb6:	bd70      	pop	{r4, r5, r6, pc}

08013bb8 <uxr_serialize_WRITE_DATA_Payload_Data>:
 8013bb8:	b570      	push	{r4, r5, r6, lr}
 8013bba:	2202      	movs	r2, #2
 8013bbc:	4605      	mov	r5, r0
 8013bbe:	460e      	mov	r6, r1
 8013bc0:	f003 f992 	bl	8016ee8 <ucdr_serialize_array_uint8_t>
 8013bc4:	2202      	movs	r2, #2
 8013bc6:	4604      	mov	r4, r0
 8013bc8:	18b1      	adds	r1, r6, r2
 8013bca:	4628      	mov	r0, r5
 8013bcc:	f003 f98c 	bl	8016ee8 <ucdr_serialize_array_uint8_t>
 8013bd0:	4020      	ands	r0, r4
 8013bd2:	b2c0      	uxtb	r0, r0
 8013bd4:	bd70      	pop	{r4, r5, r6, pc}
 8013bd6:	bf00      	nop

08013bd8 <uxr_serialize_ACKNACK_Payload>:
 8013bd8:	b570      	push	{r4, r5, r6, lr}
 8013bda:	460c      	mov	r4, r1
 8013bdc:	460e      	mov	r6, r1
 8013bde:	f834 1b02 	ldrh.w	r1, [r4], #2
 8013be2:	4605      	mov	r5, r0
 8013be4:	f7fb fa8a 	bl	800f0fc <ucdr_serialize_uint16_t>
 8013be8:	2202      	movs	r2, #2
 8013bea:	4621      	mov	r1, r4
 8013bec:	4604      	mov	r4, r0
 8013bee:	4628      	mov	r0, r5
 8013bf0:	f003 f97a 	bl	8016ee8 <ucdr_serialize_array_uint8_t>
 8013bf4:	7931      	ldrb	r1, [r6, #4]
 8013bf6:	4004      	ands	r4, r0
 8013bf8:	4628      	mov	r0, r5
 8013bfa:	f7fb fa53 	bl	800f0a4 <ucdr_serialize_uint8_t>
 8013bfe:	b2e4      	uxtb	r4, r4
 8013c00:	4020      	ands	r0, r4
 8013c02:	bd70      	pop	{r4, r5, r6, pc}

08013c04 <uxr_deserialize_ACKNACK_Payload>:
 8013c04:	b570      	push	{r4, r5, r6, lr}
 8013c06:	4605      	mov	r5, r0
 8013c08:	460e      	mov	r6, r1
 8013c0a:	f7fb fb77 	bl	800f2fc <ucdr_deserialize_uint16_t>
 8013c0e:	2202      	movs	r2, #2
 8013c10:	18b1      	adds	r1, r6, r2
 8013c12:	4604      	mov	r4, r0
 8013c14:	4628      	mov	r0, r5
 8013c16:	f003 f9cb 	bl	8016fb0 <ucdr_deserialize_array_uint8_t>
 8013c1a:	1d31      	adds	r1, r6, #4
 8013c1c:	4004      	ands	r4, r0
 8013c1e:	4628      	mov	r0, r5
 8013c20:	f7fb fa56 	bl	800f0d0 <ucdr_deserialize_uint8_t>
 8013c24:	b2e4      	uxtb	r4, r4
 8013c26:	4020      	ands	r0, r4
 8013c28:	bd70      	pop	{r4, r5, r6, pc}
 8013c2a:	bf00      	nop

08013c2c <uxr_serialize_HEARTBEAT_Payload>:
 8013c2c:	b570      	push	{r4, r5, r6, lr}
 8013c2e:	460d      	mov	r5, r1
 8013c30:	8809      	ldrh	r1, [r1, #0]
 8013c32:	4606      	mov	r6, r0
 8013c34:	f7fb fa62 	bl	800f0fc <ucdr_serialize_uint16_t>
 8013c38:	8869      	ldrh	r1, [r5, #2]
 8013c3a:	4604      	mov	r4, r0
 8013c3c:	4630      	mov	r0, r6
 8013c3e:	f7fb fa5d 	bl	800f0fc <ucdr_serialize_uint16_t>
 8013c42:	7929      	ldrb	r1, [r5, #4]
 8013c44:	4004      	ands	r4, r0
 8013c46:	4630      	mov	r0, r6
 8013c48:	f7fb fa2c 	bl	800f0a4 <ucdr_serialize_uint8_t>
 8013c4c:	b2e4      	uxtb	r4, r4
 8013c4e:	4020      	ands	r0, r4
 8013c50:	bd70      	pop	{r4, r5, r6, pc}
 8013c52:	bf00      	nop

08013c54 <uxr_deserialize_HEARTBEAT_Payload>:
 8013c54:	b570      	push	{r4, r5, r6, lr}
 8013c56:	4605      	mov	r5, r0
 8013c58:	460e      	mov	r6, r1
 8013c5a:	f7fb fb4f 	bl	800f2fc <ucdr_deserialize_uint16_t>
 8013c5e:	1cb1      	adds	r1, r6, #2
 8013c60:	4604      	mov	r4, r0
 8013c62:	4628      	mov	r0, r5
 8013c64:	f7fb fb4a 	bl	800f2fc <ucdr_deserialize_uint16_t>
 8013c68:	1d31      	adds	r1, r6, #4
 8013c6a:	4004      	ands	r4, r0
 8013c6c:	4628      	mov	r0, r5
 8013c6e:	f7fb fa2f 	bl	800f0d0 <ucdr_deserialize_uint8_t>
 8013c72:	b2e4      	uxtb	r4, r4
 8013c74:	4020      	ands	r0, r4
 8013c76:	bd70      	pop	{r4, r5, r6, pc}

08013c78 <uxr_deserialize_TIMESTAMP_REPLY_Payload>:
 8013c78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013c7c:	4605      	mov	r5, r0
 8013c7e:	460e      	mov	r6, r1
 8013c80:	f7fc f8d8 	bl	800fe34 <ucdr_deserialize_int32_t>
 8013c84:	1d31      	adds	r1, r6, #4
 8013c86:	4607      	mov	r7, r0
 8013c88:	4628      	mov	r0, r5
 8013c8a:	f7fb fd51 	bl	800f730 <ucdr_deserialize_uint32_t>
 8013c8e:	f106 0108 	add.w	r1, r6, #8
 8013c92:	4680      	mov	r8, r0
 8013c94:	4628      	mov	r0, r5
 8013c96:	f7fc f8cd 	bl	800fe34 <ucdr_deserialize_int32_t>
 8013c9a:	f106 010c 	add.w	r1, r6, #12
 8013c9e:	4604      	mov	r4, r0
 8013ca0:	4628      	mov	r0, r5
 8013ca2:	f7fb fd45 	bl	800f730 <ucdr_deserialize_uint32_t>
 8013ca6:	ea07 0708 	and.w	r7, r7, r8
 8013caa:	403c      	ands	r4, r7
 8013cac:	f106 0110 	add.w	r1, r6, #16
 8013cb0:	4004      	ands	r4, r0
 8013cb2:	4628      	mov	r0, r5
 8013cb4:	f7fc f8be 	bl	800fe34 <ucdr_deserialize_int32_t>
 8013cb8:	f106 0114 	add.w	r1, r6, #20
 8013cbc:	4607      	mov	r7, r0
 8013cbe:	4628      	mov	r0, r5
 8013cc0:	f7fb fd36 	bl	800f730 <ucdr_deserialize_uint32_t>
 8013cc4:	b2e4      	uxtb	r4, r4
 8013cc6:	403c      	ands	r4, r7
 8013cc8:	4020      	ands	r0, r4
 8013cca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013cce:	bf00      	nop

08013cd0 <uxr_serialize_SampleIdentity>:
 8013cd0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013cd4:	220c      	movs	r2, #12
 8013cd6:	4604      	mov	r4, r0
 8013cd8:	460d      	mov	r5, r1
 8013cda:	f003 f905 	bl	8016ee8 <ucdr_serialize_array_uint8_t>
 8013cde:	2203      	movs	r2, #3
 8013ce0:	f105 010c 	add.w	r1, r5, #12
 8013ce4:	4607      	mov	r7, r0
 8013ce6:	4620      	mov	r0, r4
 8013ce8:	f003 f8fe 	bl	8016ee8 <ucdr_serialize_array_uint8_t>
 8013cec:	7be9      	ldrb	r1, [r5, #15]
 8013cee:	4680      	mov	r8, r0
 8013cf0:	4620      	mov	r0, r4
 8013cf2:	f7fb f9d7 	bl	800f0a4 <ucdr_serialize_uint8_t>
 8013cf6:	6929      	ldr	r1, [r5, #16]
 8013cf8:	4606      	mov	r6, r0
 8013cfa:	4620      	mov	r0, r4
 8013cfc:	f7fc f802 	bl	800fd04 <ucdr_serialize_int32_t>
 8013d00:	6969      	ldr	r1, [r5, #20]
 8013d02:	4603      	mov	r3, r0
 8013d04:	4620      	mov	r0, r4
 8013d06:	ea07 0708 	and.w	r7, r7, r8
 8013d0a:	461c      	mov	r4, r3
 8013d0c:	f7fb fbe0 	bl	800f4d0 <ucdr_serialize_uint32_t>
 8013d10:	403e      	ands	r6, r7
 8013d12:	4034      	ands	r4, r6
 8013d14:	4020      	ands	r0, r4
 8013d16:	b2c0      	uxtb	r0, r0
 8013d18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08013d1c <uxr_deserialize_SampleIdentity>:
 8013d1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013d20:	220c      	movs	r2, #12
 8013d22:	4604      	mov	r4, r0
 8013d24:	460d      	mov	r5, r1
 8013d26:	f003 f943 	bl	8016fb0 <ucdr_deserialize_array_uint8_t>
 8013d2a:	2203      	movs	r2, #3
 8013d2c:	f105 010c 	add.w	r1, r5, #12
 8013d30:	4607      	mov	r7, r0
 8013d32:	4620      	mov	r0, r4
 8013d34:	f003 f93c 	bl	8016fb0 <ucdr_deserialize_array_uint8_t>
 8013d38:	f105 010f 	add.w	r1, r5, #15
 8013d3c:	4680      	mov	r8, r0
 8013d3e:	4620      	mov	r0, r4
 8013d40:	f7fb f9c6 	bl	800f0d0 <ucdr_deserialize_uint8_t>
 8013d44:	f105 0110 	add.w	r1, r5, #16
 8013d48:	4606      	mov	r6, r0
 8013d4a:	4620      	mov	r0, r4
 8013d4c:	f7fc f872 	bl	800fe34 <ucdr_deserialize_int32_t>
 8013d50:	f105 0114 	add.w	r1, r5, #20
 8013d54:	4603      	mov	r3, r0
 8013d56:	4620      	mov	r0, r4
 8013d58:	ea07 0708 	and.w	r7, r7, r8
 8013d5c:	461c      	mov	r4, r3
 8013d5e:	f7fb fce7 	bl	800f730 <ucdr_deserialize_uint32_t>
 8013d62:	403e      	ands	r6, r7
 8013d64:	4034      	ands	r4, r6
 8013d66:	4020      	ands	r0, r4
 8013d68:	b2c0      	uxtb	r0, r0
 8013d6a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013d6e:	bf00      	nop

08013d70 <rcl_client_get_rmw_handle>:
 8013d70:	b118      	cbz	r0, 8013d7a <rcl_client_get_rmw_handle+0xa>
 8013d72:	6800      	ldr	r0, [r0, #0]
 8013d74:	b108      	cbz	r0, 8013d7a <rcl_client_get_rmw_handle+0xa>
 8013d76:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 8013d7a:	4770      	bx	lr

08013d7c <rcl_send_request>:
 8013d7c:	b570      	push	{r4, r5, r6, lr}
 8013d7e:	b082      	sub	sp, #8
 8013d80:	b1e8      	cbz	r0, 8013dbe <rcl_send_request+0x42>
 8013d82:	4604      	mov	r4, r0
 8013d84:	6800      	ldr	r0, [r0, #0]
 8013d86:	b1d0      	cbz	r0, 8013dbe <rcl_send_request+0x42>
 8013d88:	f8d0 3108 	ldr.w	r3, [r0, #264]	@ 0x108
 8013d8c:	b1bb      	cbz	r3, 8013dbe <rcl_send_request+0x42>
 8013d8e:	460e      	mov	r6, r1
 8013d90:	b1d1      	cbz	r1, 8013dc8 <rcl_send_request+0x4c>
 8013d92:	4615      	mov	r5, r2
 8013d94:	b1c2      	cbz	r2, 8013dc8 <rcl_send_request+0x4c>
 8013d96:	2105      	movs	r1, #5
 8013d98:	f500 7088 	add.w	r0, r0, #272	@ 0x110
 8013d9c:	f7f9 f9ca 	bl	800d134 <__atomic_load_8>
 8013da0:	6823      	ldr	r3, [r4, #0]
 8013da2:	e9c5 0100 	strd	r0, r1, [r5]
 8013da6:	462a      	mov	r2, r5
 8013da8:	4631      	mov	r1, r6
 8013daa:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 8013dae:	f002 fcfd 	bl	80167ac <rmw_send_request>
 8013db2:	4606      	mov	r6, r0
 8013db4:	b160      	cbz	r0, 8013dd0 <rcl_send_request+0x54>
 8013db6:	2601      	movs	r6, #1
 8013db8:	4630      	mov	r0, r6
 8013dba:	b002      	add	sp, #8
 8013dbc:	bd70      	pop	{r4, r5, r6, pc}
 8013dbe:	f44f 76fa 	mov.w	r6, #500	@ 0x1f4
 8013dc2:	4630      	mov	r0, r6
 8013dc4:	b002      	add	sp, #8
 8013dc6:	bd70      	pop	{r4, r5, r6, pc}
 8013dc8:	260b      	movs	r6, #11
 8013dca:	4630      	mov	r0, r6
 8013dcc:	b002      	add	sp, #8
 8013dce:	bd70      	pop	{r4, r5, r6, pc}
 8013dd0:	6820      	ldr	r0, [r4, #0]
 8013dd2:	2105      	movs	r1, #5
 8013dd4:	e9d5 2300 	ldrd	r2, r3, [r5]
 8013dd8:	f500 7088 	add.w	r0, r0, #272	@ 0x110
 8013ddc:	9100      	str	r1, [sp, #0]
 8013dde:	f7f9 fa15 	bl	800d20c <__atomic_exchange_8>
 8013de2:	4630      	mov	r0, r6
 8013de4:	b002      	add	sp, #8
 8013de6:	bd70      	pop	{r4, r5, r6, pc}

08013de8 <rcl_take_response>:
 8013de8:	b570      	push	{r4, r5, r6, lr}
 8013dea:	468e      	mov	lr, r1
 8013dec:	460c      	mov	r4, r1
 8013dee:	4616      	mov	r6, r2
 8013df0:	4605      	mov	r5, r0
 8013df2:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8013df6:	b08c      	sub	sp, #48	@ 0x30
 8013df8:	f10d 0c18 	add.w	ip, sp, #24
 8013dfc:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8013e00:	e89e 0003 	ldmia.w	lr, {r0, r1}
 8013e04:	e88c 0003 	stmia.w	ip, {r0, r1}
 8013e08:	b35d      	cbz	r5, 8013e62 <rcl_take_response+0x7a>
 8013e0a:	682b      	ldr	r3, [r5, #0]
 8013e0c:	b34b      	cbz	r3, 8013e62 <rcl_take_response+0x7a>
 8013e0e:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 8013e12:	b330      	cbz	r0, 8013e62 <rcl_take_response+0x7a>
 8013e14:	b346      	cbz	r6, 8013e68 <rcl_take_response+0x80>
 8013e16:	ed9f 7b16 	vldr	d7, [pc, #88]	@ 8013e70 <rcl_take_response+0x88>
 8013e1a:	2300      	movs	r3, #0
 8013e1c:	f88d 3007 	strb.w	r3, [sp, #7]
 8013e20:	4632      	mov	r2, r6
 8013e22:	f10d 0307 	add.w	r3, sp, #7
 8013e26:	a902      	add	r1, sp, #8
 8013e28:	ed8d 7b02 	vstr	d7, [sp, #8]
 8013e2c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8013e30:	f002 fdc4 	bl	80169bc <rmw_take_response>
 8013e34:	4605      	mov	r5, r0
 8013e36:	b9c8      	cbnz	r0, 8013e6c <rcl_take_response+0x84>
 8013e38:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8013e3c:	f240 13f5 	movw	r3, #501	@ 0x1f5
 8013e40:	2a00      	cmp	r2, #0
 8013e42:	bf08      	it	eq
 8013e44:	461d      	moveq	r5, r3
 8013e46:	f10d 0e18 	add.w	lr, sp, #24
 8013e4a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8013e4e:	46a4      	mov	ip, r4
 8013e50:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8013e54:	e89e 0003 	ldmia.w	lr, {r0, r1}
 8013e58:	e88c 0003 	stmia.w	ip, {r0, r1}
 8013e5c:	4628      	mov	r0, r5
 8013e5e:	b00c      	add	sp, #48	@ 0x30
 8013e60:	bd70      	pop	{r4, r5, r6, pc}
 8013e62:	f44f 75fa 	mov.w	r5, #500	@ 0x1f4
 8013e66:	e7ee      	b.n	8013e46 <rcl_take_response+0x5e>
 8013e68:	250b      	movs	r5, #11
 8013e6a:	e7ec      	b.n	8013e46 <rcl_take_response+0x5e>
 8013e6c:	2501      	movs	r5, #1
 8013e6e:	e7ea      	b.n	8013e46 <rcl_take_response+0x5e>
	...

08013e78 <rcl_client_is_valid>:
 8013e78:	b130      	cbz	r0, 8013e88 <rcl_client_is_valid+0x10>
 8013e7a:	6800      	ldr	r0, [r0, #0]
 8013e7c:	b120      	cbz	r0, 8013e88 <rcl_client_is_valid+0x10>
 8013e7e:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 8013e82:	3800      	subs	r0, #0
 8013e84:	bf18      	it	ne
 8013e86:	2001      	movne	r0, #1
 8013e88:	4770      	bx	lr
 8013e8a:	bf00      	nop

08013e8c <rcl_convert_rmw_ret_to_rcl_ret>:
 8013e8c:	280b      	cmp	r0, #11
 8013e8e:	dc0d      	bgt.n	8013eac <rcl_convert_rmw_ret_to_rcl_ret+0x20>
 8013e90:	2800      	cmp	r0, #0
 8013e92:	db09      	blt.n	8013ea8 <rcl_convert_rmw_ret_to_rcl_ret+0x1c>
 8013e94:	280b      	cmp	r0, #11
 8013e96:	d807      	bhi.n	8013ea8 <rcl_convert_rmw_ret_to_rcl_ret+0x1c>
 8013e98:	e8df f000 	tbb	[pc, r0]
 8013e9c:	07060607 	.word	0x07060607
 8013ea0:	06060606 	.word	0x06060606
 8013ea4:	07070606 	.word	0x07070606
 8013ea8:	2001      	movs	r0, #1
 8013eaa:	4770      	bx	lr
 8013eac:	28cb      	cmp	r0, #203	@ 0xcb
 8013eae:	bf18      	it	ne
 8013eb0:	2001      	movne	r0, #1
 8013eb2:	4770      	bx	lr

08013eb4 <rcl_get_zero_initialized_guard_condition>:
 8013eb4:	4a03      	ldr	r2, [pc, #12]	@ (8013ec4 <rcl_get_zero_initialized_guard_condition+0x10>)
 8013eb6:	4603      	mov	r3, r0
 8013eb8:	e892 0003 	ldmia.w	r2, {r0, r1}
 8013ebc:	e883 0003 	stmia.w	r3, {r0, r1}
 8013ec0:	4618      	mov	r0, r3
 8013ec2:	4770      	bx	lr
 8013ec4:	0801a3b4 	.word	0x0801a3b4

08013ec8 <rcl_guard_condition_init>:
 8013ec8:	b082      	sub	sp, #8
 8013eca:	b5f0      	push	{r4, r5, r6, r7, lr}
 8013ecc:	b087      	sub	sp, #28
 8013ece:	ac0c      	add	r4, sp, #48	@ 0x30
 8013ed0:	e884 000c 	stmia.w	r4, {r2, r3}
 8013ed4:	46a6      	mov	lr, r4
 8013ed6:	460d      	mov	r5, r1
 8013ed8:	4604      	mov	r4, r0
 8013eda:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8013ede:	f10d 0c04 	add.w	ip, sp, #4
 8013ee2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8013ee6:	f8de 3000 	ldr.w	r3, [lr]
 8013eea:	f8cc 3000 	str.w	r3, [ip]
 8013eee:	a801      	add	r0, sp, #4
 8013ef0:	f7f9 f912 	bl	800d118 <rcutils_allocator_is_valid>
 8013ef4:	b338      	cbz	r0, 8013f46 <rcl_guard_condition_init+0x7e>
 8013ef6:	b334      	cbz	r4, 8013f46 <rcl_guard_condition_init+0x7e>
 8013ef8:	6866      	ldr	r6, [r4, #4]
 8013efa:	b9ee      	cbnz	r6, 8013f38 <rcl_guard_condition_init+0x70>
 8013efc:	b31d      	cbz	r5, 8013f46 <rcl_guard_condition_init+0x7e>
 8013efe:	4628      	mov	r0, r5
 8013f00:	f7f7 f874 	bl	800afec <rcl_context_is_valid>
 8013f04:	b308      	cbz	r0, 8013f4a <rcl_guard_condition_init+0x82>
 8013f06:	9b01      	ldr	r3, [sp, #4]
 8013f08:	9905      	ldr	r1, [sp, #20]
 8013f0a:	201c      	movs	r0, #28
 8013f0c:	4798      	blx	r3
 8013f0e:	4607      	mov	r7, r0
 8013f10:	6060      	str	r0, [r4, #4]
 8013f12:	b310      	cbz	r0, 8013f5a <rcl_guard_condition_init+0x92>
 8013f14:	6828      	ldr	r0, [r5, #0]
 8013f16:	3028      	adds	r0, #40	@ 0x28
 8013f18:	f002 fbae 	bl	8016678 <rmw_create_guard_condition>
 8013f1c:	6038      	str	r0, [r7, #0]
 8013f1e:	6860      	ldr	r0, [r4, #4]
 8013f20:	6805      	ldr	r5, [r0, #0]
 8013f22:	b1a5      	cbz	r5, 8013f4e <rcl_guard_condition_init+0x86>
 8013f24:	2301      	movs	r3, #1
 8013f26:	ac01      	add	r4, sp, #4
 8013f28:	7103      	strb	r3, [r0, #4]
 8013f2a:	f100 0708 	add.w	r7, r0, #8
 8013f2e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8013f30:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8013f32:	6823      	ldr	r3, [r4, #0]
 8013f34:	603b      	str	r3, [r7, #0]
 8013f36:	e000      	b.n	8013f3a <rcl_guard_condition_init+0x72>
 8013f38:	2664      	movs	r6, #100	@ 0x64
 8013f3a:	4630      	mov	r0, r6
 8013f3c:	b007      	add	sp, #28
 8013f3e:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8013f42:	b002      	add	sp, #8
 8013f44:	4770      	bx	lr
 8013f46:	260b      	movs	r6, #11
 8013f48:	e7f7      	b.n	8013f3a <rcl_guard_condition_init+0x72>
 8013f4a:	2665      	movs	r6, #101	@ 0x65
 8013f4c:	e7f5      	b.n	8013f3a <rcl_guard_condition_init+0x72>
 8013f4e:	9b02      	ldr	r3, [sp, #8]
 8013f50:	9905      	ldr	r1, [sp, #20]
 8013f52:	4798      	blx	r3
 8013f54:	2601      	movs	r6, #1
 8013f56:	6065      	str	r5, [r4, #4]
 8013f58:	e7ef      	b.n	8013f3a <rcl_guard_condition_init+0x72>
 8013f5a:	260a      	movs	r6, #10
 8013f5c:	e7ed      	b.n	8013f3a <rcl_guard_condition_init+0x72>
 8013f5e:	bf00      	nop

08013f60 <rcl_guard_condition_init_from_rmw>:
 8013f60:	b082      	sub	sp, #8
 8013f62:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013f66:	b086      	sub	sp, #24
 8013f68:	f10d 0c30 	add.w	ip, sp, #48	@ 0x30
 8013f6c:	4604      	mov	r4, r0
 8013f6e:	f84c 3f04 	str.w	r3, [ip, #4]!
 8013f72:	460e      	mov	r6, r1
 8013f74:	4617      	mov	r7, r2
 8013f76:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013f7a:	f10d 0e04 	add.w	lr, sp, #4
 8013f7e:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8013f82:	f8dc 3000 	ldr.w	r3, [ip]
 8013f86:	f8ce 3000 	str.w	r3, [lr]
 8013f8a:	a801      	add	r0, sp, #4
 8013f8c:	f7f9 f8c4 	bl	800d118 <rcutils_allocator_is_valid>
 8013f90:	b350      	cbz	r0, 8013fe8 <rcl_guard_condition_init_from_rmw+0x88>
 8013f92:	b34c      	cbz	r4, 8013fe8 <rcl_guard_condition_init_from_rmw+0x88>
 8013f94:	f8d4 8004 	ldr.w	r8, [r4, #4]
 8013f98:	f1b8 0f00 	cmp.w	r8, #0
 8013f9c:	d11e      	bne.n	8013fdc <rcl_guard_condition_init_from_rmw+0x7c>
 8013f9e:	b31f      	cbz	r7, 8013fe8 <rcl_guard_condition_init_from_rmw+0x88>
 8013fa0:	4638      	mov	r0, r7
 8013fa2:	f7f7 f823 	bl	800afec <rcl_context_is_valid>
 8013fa6:	b328      	cbz	r0, 8013ff4 <rcl_guard_condition_init_from_rmw+0x94>
 8013fa8:	9b01      	ldr	r3, [sp, #4]
 8013faa:	9905      	ldr	r1, [sp, #20]
 8013fac:	201c      	movs	r0, #28
 8013fae:	4798      	blx	r3
 8013fb0:	4605      	mov	r5, r0
 8013fb2:	6060      	str	r0, [r4, #4]
 8013fb4:	b358      	cbz	r0, 801400e <rcl_guard_condition_init_from_rmw+0xae>
 8013fb6:	b1fe      	cbz	r6, 8013ff8 <rcl_guard_condition_init_from_rmw+0x98>
 8013fb8:	6006      	str	r6, [r0, #0]
 8013fba:	f880 8004 	strb.w	r8, [r0, #4]
 8013fbe:	ac01      	add	r4, sp, #4
 8013fc0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8013fc2:	f105 0c08 	add.w	ip, r5, #8
 8013fc6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8013fca:	6823      	ldr	r3, [r4, #0]
 8013fcc:	f8cc 3000 	str.w	r3, [ip]
 8013fd0:	2000      	movs	r0, #0
 8013fd2:	b006      	add	sp, #24
 8013fd4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013fd8:	b002      	add	sp, #8
 8013fda:	4770      	bx	lr
 8013fdc:	2064      	movs	r0, #100	@ 0x64
 8013fde:	b006      	add	sp, #24
 8013fe0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013fe4:	b002      	add	sp, #8
 8013fe6:	4770      	bx	lr
 8013fe8:	200b      	movs	r0, #11
 8013fea:	b006      	add	sp, #24
 8013fec:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013ff0:	b002      	add	sp, #8
 8013ff2:	4770      	bx	lr
 8013ff4:	2065      	movs	r0, #101	@ 0x65
 8013ff6:	e7f2      	b.n	8013fde <rcl_guard_condition_init_from_rmw+0x7e>
 8013ff8:	6838      	ldr	r0, [r7, #0]
 8013ffa:	3028      	adds	r0, #40	@ 0x28
 8013ffc:	f002 fb3c 	bl	8016678 <rmw_create_guard_condition>
 8014000:	6028      	str	r0, [r5, #0]
 8014002:	6865      	ldr	r5, [r4, #4]
 8014004:	682e      	ldr	r6, [r5, #0]
 8014006:	b126      	cbz	r6, 8014012 <rcl_guard_condition_init_from_rmw+0xb2>
 8014008:	2301      	movs	r3, #1
 801400a:	712b      	strb	r3, [r5, #4]
 801400c:	e7d7      	b.n	8013fbe <rcl_guard_condition_init_from_rmw+0x5e>
 801400e:	200a      	movs	r0, #10
 8014010:	e7e5      	b.n	8013fde <rcl_guard_condition_init_from_rmw+0x7e>
 8014012:	4628      	mov	r0, r5
 8014014:	9b02      	ldr	r3, [sp, #8]
 8014016:	9905      	ldr	r1, [sp, #20]
 8014018:	4798      	blx	r3
 801401a:	6066      	str	r6, [r4, #4]
 801401c:	2001      	movs	r0, #1
 801401e:	e7de      	b.n	8013fde <rcl_guard_condition_init_from_rmw+0x7e>

08014020 <rcl_guard_condition_fini>:
 8014020:	b570      	push	{r4, r5, r6, lr}
 8014022:	b082      	sub	sp, #8
 8014024:	b1f0      	cbz	r0, 8014064 <rcl_guard_condition_fini+0x44>
 8014026:	6843      	ldr	r3, [r0, #4]
 8014028:	4604      	mov	r4, r0
 801402a:	b163      	cbz	r3, 8014046 <rcl_guard_condition_fini+0x26>
 801402c:	6818      	ldr	r0, [r3, #0]
 801402e:	68de      	ldr	r6, [r3, #12]
 8014030:	6999      	ldr	r1, [r3, #24]
 8014032:	b160      	cbz	r0, 801404e <rcl_guard_condition_fini+0x2e>
 8014034:	791d      	ldrb	r5, [r3, #4]
 8014036:	b965      	cbnz	r5, 8014052 <rcl_guard_condition_fini+0x32>
 8014038:	4618      	mov	r0, r3
 801403a:	47b0      	blx	r6
 801403c:	2300      	movs	r3, #0
 801403e:	4628      	mov	r0, r5
 8014040:	6063      	str	r3, [r4, #4]
 8014042:	b002      	add	sp, #8
 8014044:	bd70      	pop	{r4, r5, r6, pc}
 8014046:	461d      	mov	r5, r3
 8014048:	4628      	mov	r0, r5
 801404a:	b002      	add	sp, #8
 801404c:	bd70      	pop	{r4, r5, r6, pc}
 801404e:	4605      	mov	r5, r0
 8014050:	e7f2      	b.n	8014038 <rcl_guard_condition_fini+0x18>
 8014052:	9101      	str	r1, [sp, #4]
 8014054:	f002 fb24 	bl	80166a0 <rmw_destroy_guard_condition>
 8014058:	1e05      	subs	r5, r0, #0
 801405a:	6863      	ldr	r3, [r4, #4]
 801405c:	9901      	ldr	r1, [sp, #4]
 801405e:	bf18      	it	ne
 8014060:	2501      	movne	r5, #1
 8014062:	e7e9      	b.n	8014038 <rcl_guard_condition_fini+0x18>
 8014064:	250b      	movs	r5, #11
 8014066:	4628      	mov	r0, r5
 8014068:	b002      	add	sp, #8
 801406a:	bd70      	pop	{r4, r5, r6, pc}

0801406c <rcl_guard_condition_get_default_options>:
 801406c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801406e:	b087      	sub	sp, #28
 8014070:	4606      	mov	r6, r0
 8014072:	4668      	mov	r0, sp
 8014074:	f7f9 f842 	bl	800d0fc <rcutils_get_default_allocator>
 8014078:	4b09      	ldr	r3, [pc, #36]	@ (80140a0 <rcl_guard_condition_get_default_options+0x34>)
 801407a:	46ee      	mov	lr, sp
 801407c:	469c      	mov	ip, r3
 801407e:	461d      	mov	r5, r3
 8014080:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8014084:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8014088:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801408a:	4634      	mov	r4, r6
 801408c:	f8de 7000 	ldr.w	r7, [lr]
 8014090:	f8cc 7000 	str.w	r7, [ip]
 8014094:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8014096:	4630      	mov	r0, r6
 8014098:	6027      	str	r7, [r4, #0]
 801409a:	b007      	add	sp, #28
 801409c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801409e:	bf00      	nop
 80140a0:	20010ed8 	.word	0x20010ed8

080140a4 <rcl_trigger_guard_condition>:
 80140a4:	b148      	cbz	r0, 80140ba <rcl_trigger_guard_condition+0x16>
 80140a6:	b508      	push	{r3, lr}
 80140a8:	6843      	ldr	r3, [r0, #4]
 80140aa:	b143      	cbz	r3, 80140be <rcl_trigger_guard_condition+0x1a>
 80140ac:	6818      	ldr	r0, [r3, #0]
 80140ae:	f002 fccf 	bl	8016a50 <rmw_trigger_guard_condition>
 80140b2:	3800      	subs	r0, #0
 80140b4:	bf18      	it	ne
 80140b6:	2001      	movne	r0, #1
 80140b8:	bd08      	pop	{r3, pc}
 80140ba:	200b      	movs	r0, #11
 80140bc:	4770      	bx	lr
 80140be:	200b      	movs	r0, #11
 80140c0:	bd08      	pop	{r3, pc}
 80140c2:	bf00      	nop

080140c4 <rcl_guard_condition_get_rmw_handle>:
 80140c4:	b110      	cbz	r0, 80140cc <rcl_guard_condition_get_rmw_handle+0x8>
 80140c6:	6840      	ldr	r0, [r0, #4]
 80140c8:	b100      	cbz	r0, 80140cc <rcl_guard_condition_get_rmw_handle+0x8>
 80140ca:	6800      	ldr	r0, [r0, #0]
 80140cc:	4770      	bx	lr
 80140ce:	bf00      	nop

080140d0 <rcl_init>:
 80140d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80140d4:	1e05      	subs	r5, r0, #0
 80140d6:	b09c      	sub	sp, #112	@ 0x70
 80140d8:	460e      	mov	r6, r1
 80140da:	4690      	mov	r8, r2
 80140dc:	461f      	mov	r7, r3
 80140de:	f340 8099 	ble.w	8014214 <rcl_init+0x144>
 80140e2:	2900      	cmp	r1, #0
 80140e4:	f000 8099 	beq.w	801421a <rcl_init+0x14a>
 80140e8:	f1a1 0e04 	sub.w	lr, r1, #4
 80140ec:	f04f 0c00 	mov.w	ip, #0
 80140f0:	f85e 4f04 	ldr.w	r4, [lr, #4]!
 80140f4:	f10c 0c01 	add.w	ip, ip, #1
 80140f8:	2c00      	cmp	r4, #0
 80140fa:	f000 808e 	beq.w	801421a <rcl_init+0x14a>
 80140fe:	4565      	cmp	r5, ip
 8014100:	d1f6      	bne.n	80140f0 <rcl_init+0x20>
 8014102:	f1b8 0f00 	cmp.w	r8, #0
 8014106:	f000 8088 	beq.w	801421a <rcl_init+0x14a>
 801410a:	f8d8 4000 	ldr.w	r4, [r8]
 801410e:	2c00      	cmp	r4, #0
 8014110:	f000 8083 	beq.w	801421a <rcl_init+0x14a>
 8014114:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8014116:	f10d 0c5c 	add.w	ip, sp, #92	@ 0x5c
 801411a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801411e:	6823      	ldr	r3, [r4, #0]
 8014120:	f8cc 3000 	str.w	r3, [ip]
 8014124:	a817      	add	r0, sp, #92	@ 0x5c
 8014126:	f7f8 fff7 	bl	800d118 <rcutils_allocator_is_valid>
 801412a:	2800      	cmp	r0, #0
 801412c:	d075      	beq.n	801421a <rcl_init+0x14a>
 801412e:	2f00      	cmp	r7, #0
 8014130:	d073      	beq.n	801421a <rcl_init+0x14a>
 8014132:	683b      	ldr	r3, [r7, #0]
 8014134:	2b00      	cmp	r3, #0
 8014136:	d175      	bne.n	8014224 <rcl_init+0x154>
 8014138:	e9dd 321a 	ldrd	r3, r2, [sp, #104]	@ 0x68
 801413c:	2178      	movs	r1, #120	@ 0x78
 801413e:	2001      	movs	r0, #1
 8014140:	4798      	blx	r3
 8014142:	4604      	mov	r4, r0
 8014144:	6038      	str	r0, [r7, #0]
 8014146:	2800      	cmp	r0, #0
 8014148:	f000 80a0 	beq.w	801428c <rcl_init+0x1bc>
 801414c:	a802      	add	r0, sp, #8
 801414e:	f002 f833 	bl	80161b8 <rmw_get_zero_initialized_context>
 8014152:	a902      	add	r1, sp, #8
 8014154:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8014158:	2250      	movs	r2, #80	@ 0x50
 801415a:	ac17      	add	r4, sp, #92	@ 0x5c
 801415c:	f004 fce5 	bl	8018b2a <memcpy>
 8014160:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8014162:	f8d7 e000 	ldr.w	lr, [r7]
 8014166:	46f4      	mov	ip, lr
 8014168:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801416c:	6823      	ldr	r3, [r4, #0]
 801416e:	f8cc 3000 	str.w	r3, [ip]
 8014172:	f10e 0114 	add.w	r1, lr, #20
 8014176:	4640      	mov	r0, r8
 8014178:	f7f7 f84a 	bl	800b210 <rcl_init_options_copy>
 801417c:	4604      	mov	r4, r0
 801417e:	2800      	cmp	r0, #0
 8014180:	d144      	bne.n	801420c <rcl_init+0x13c>
 8014182:	f8d7 9000 	ldr.w	r9, [r7]
 8014186:	ea4f 78e5 	mov.w	r8, r5, asr #31
 801418a:	f8c9 0020 	str.w	r0, [r9, #32]
 801418e:	f8c9 5018 	str.w	r5, [r9, #24]
 8014192:	f8c9 801c 	str.w	r8, [r9, #28]
 8014196:	2d00      	cmp	r5, #0
 8014198:	d04b      	beq.n	8014232 <rcl_init+0x162>
 801419a:	2e00      	cmp	r6, #0
 801419c:	d049      	beq.n	8014232 <rcl_init+0x162>
 801419e:	e9dd 321a 	ldrd	r3, r2, [sp, #104]	@ 0x68
 80141a2:	2104      	movs	r1, #4
 80141a4:	4628      	mov	r0, r5
 80141a6:	4798      	blx	r3
 80141a8:	f8c9 0020 	str.w	r0, [r9, #32]
 80141ac:	f8d7 9000 	ldr.w	r9, [r7]
 80141b0:	f8d9 3020 	ldr.w	r3, [r9, #32]
 80141b4:	46ca      	mov	sl, r9
 80141b6:	b343      	cbz	r3, 801420a <rcl_init+0x13a>
 80141b8:	2d01      	cmp	r5, #1
 80141ba:	f178 0300 	sbcs.w	r3, r8, #0
 80141be:	db38      	blt.n	8014232 <rcl_init+0x162>
 80141c0:	2400      	movs	r4, #0
 80141c2:	3e04      	subs	r6, #4
 80141c4:	46a1      	mov	r9, r4
 80141c6:	e00b      	b.n	80141e0 <rcl_init+0x110>
 80141c8:	6831      	ldr	r1, [r6, #0]
 80141ca:	f004 fcae 	bl	8018b2a <memcpy>
 80141ce:	3401      	adds	r4, #1
 80141d0:	f149 0900 	adc.w	r9, r9, #0
 80141d4:	45c8      	cmp	r8, r9
 80141d6:	bf08      	it	eq
 80141d8:	42a5      	cmpeq	r5, r4
 80141da:	d028      	beq.n	801422e <rcl_init+0x15e>
 80141dc:	f8d7 a000 	ldr.w	sl, [r7]
 80141e0:	f856 0f04 	ldr.w	r0, [r6, #4]!
 80141e4:	f7ec f81e 	bl	8000224 <strlen>
 80141e8:	1c42      	adds	r2, r0, #1
 80141ea:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80141ec:	991b      	ldr	r1, [sp, #108]	@ 0x6c
 80141ee:	f8da a020 	ldr.w	sl, [sl, #32]
 80141f2:	9201      	str	r2, [sp, #4]
 80141f4:	4610      	mov	r0, r2
 80141f6:	4798      	blx	r3
 80141f8:	683b      	ldr	r3, [r7, #0]
 80141fa:	f84a 0024 	str.w	r0, [sl, r4, lsl #2]
 80141fe:	6a1b      	ldr	r3, [r3, #32]
 8014200:	9a01      	ldr	r2, [sp, #4]
 8014202:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8014206:	2800      	cmp	r0, #0
 8014208:	d1de      	bne.n	80141c8 <rcl_init+0xf8>
 801420a:	240a      	movs	r4, #10
 801420c:	4638      	mov	r0, r7
 801420e:	f7f6 fef9 	bl	800b004 <__cleanup_context>
 8014212:	e003      	b.n	801421c <rcl_init+0x14c>
 8014214:	2900      	cmp	r1, #0
 8014216:	f43f af74 	beq.w	8014102 <rcl_init+0x32>
 801421a:	240b      	movs	r4, #11
 801421c:	4620      	mov	r0, r4
 801421e:	b01c      	add	sp, #112	@ 0x70
 8014220:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014224:	2464      	movs	r4, #100	@ 0x64
 8014226:	4620      	mov	r0, r4
 8014228:	b01c      	add	sp, #112	@ 0x70
 801422a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801422e:	f8d7 9000 	ldr.w	r9, [r7]
 8014232:	491d      	ldr	r1, [pc, #116]	@ (80142a8 <rcl_init+0x1d8>)
 8014234:	680b      	ldr	r3, [r1, #0]
 8014236:	3301      	adds	r3, #1
 8014238:	d023      	beq.n	8014282 <rcl_init+0x1b2>
 801423a:	600b      	str	r3, [r1, #0]
 801423c:	461a      	mov	r2, r3
 801423e:	2400      	movs	r4, #0
 8014240:	f8d9 0014 	ldr.w	r0, [r9, #20]
 8014244:	607b      	str	r3, [r7, #4]
 8014246:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 8014248:	6182      	str	r2, [r0, #24]
 801424a:	3301      	adds	r3, #1
 801424c:	61c4      	str	r4, [r0, #28]
 801424e:	d01f      	beq.n	8014290 <rcl_init+0x1c0>
 8014250:	f890 3030 	ldrb.w	r3, [r0, #48]	@ 0x30
 8014254:	b94b      	cbnz	r3, 801426a <rcl_init+0x19a>
 8014256:	3030      	adds	r0, #48	@ 0x30
 8014258:	f000 f846 	bl	80142e8 <rcl_get_localhost_only>
 801425c:	4604      	mov	r4, r0
 801425e:	2800      	cmp	r0, #0
 8014260:	d1d4      	bne.n	801420c <rcl_init+0x13c>
 8014262:	f8d7 9000 	ldr.w	r9, [r7]
 8014266:	f8d9 0014 	ldr.w	r0, [r9, #20]
 801426a:	f109 0128 	add.w	r1, r9, #40	@ 0x28
 801426e:	3018      	adds	r0, #24
 8014270:	f7f9 fc82 	bl	800db78 <rmw_init>
 8014274:	4604      	mov	r4, r0
 8014276:	2800      	cmp	r0, #0
 8014278:	d0d0      	beq.n	801421c <rcl_init+0x14c>
 801427a:	f7ff fe07 	bl	8013e8c <rcl_convert_rmw_ret_to_rcl_ret>
 801427e:	4604      	mov	r4, r0
 8014280:	e7c4      	b.n	801420c <rcl_init+0x13c>
 8014282:	2201      	movs	r2, #1
 8014284:	461c      	mov	r4, r3
 8014286:	600a      	str	r2, [r1, #0]
 8014288:	4613      	mov	r3, r2
 801428a:	e7d9      	b.n	8014240 <rcl_init+0x170>
 801428c:	240a      	movs	r4, #10
 801428e:	e7c5      	b.n	801421c <rcl_init+0x14c>
 8014290:	3024      	adds	r0, #36	@ 0x24
 8014292:	f003 fcc9 	bl	8017c28 <rcl_get_default_domain_id>
 8014296:	4604      	mov	r4, r0
 8014298:	2800      	cmp	r0, #0
 801429a:	d1b7      	bne.n	801420c <rcl_init+0x13c>
 801429c:	f8d7 9000 	ldr.w	r9, [r7]
 80142a0:	f8d9 0014 	ldr.w	r0, [r9, #20]
 80142a4:	e7d4      	b.n	8014250 <rcl_init+0x180>
 80142a6:	bf00      	nop
 80142a8:	20010eec 	.word	0x20010eec

080142ac <rcl_shutdown>:
 80142ac:	b1a8      	cbz	r0, 80142da <rcl_shutdown+0x2e>
 80142ae:	6803      	ldr	r3, [r0, #0]
 80142b0:	b510      	push	{r4, lr}
 80142b2:	4604      	mov	r4, r0
 80142b4:	b173      	cbz	r3, 80142d4 <rcl_shutdown+0x28>
 80142b6:	f7f6 fe99 	bl	800afec <rcl_context_is_valid>
 80142ba:	b140      	cbz	r0, 80142ce <rcl_shutdown+0x22>
 80142bc:	6820      	ldr	r0, [r4, #0]
 80142be:	3028      	adds	r0, #40	@ 0x28
 80142c0:	f7f9 fd90 	bl	800dde4 <rmw_shutdown>
 80142c4:	4603      	mov	r3, r0
 80142c6:	b958      	cbnz	r0, 80142e0 <rcl_shutdown+0x34>
 80142c8:	6060      	str	r0, [r4, #4]
 80142ca:	4618      	mov	r0, r3
 80142cc:	bd10      	pop	{r4, pc}
 80142ce:	236a      	movs	r3, #106	@ 0x6a
 80142d0:	4618      	mov	r0, r3
 80142d2:	bd10      	pop	{r4, pc}
 80142d4:	230b      	movs	r3, #11
 80142d6:	4618      	mov	r0, r3
 80142d8:	bd10      	pop	{r4, pc}
 80142da:	230b      	movs	r3, #11
 80142dc:	4618      	mov	r0, r3
 80142de:	4770      	bx	lr
 80142e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80142e4:	f7ff bdd2 	b.w	8013e8c <rcl_convert_rmw_ret_to_rcl_ret>

080142e8 <rcl_get_localhost_only>:
 80142e8:	b510      	push	{r4, lr}
 80142ea:	b082      	sub	sp, #8
 80142ec:	2300      	movs	r3, #0
 80142ee:	9301      	str	r3, [sp, #4]
 80142f0:	b1b8      	cbz	r0, 8014322 <rcl_get_localhost_only+0x3a>
 80142f2:	4604      	mov	r4, r0
 80142f4:	a901      	add	r1, sp, #4
 80142f6:	480c      	ldr	r0, [pc, #48]	@ (8014328 <rcl_get_localhost_only+0x40>)
 80142f8:	f7f8 ffc0 	bl	800d27c <rcutils_get_env>
 80142fc:	b110      	cbz	r0, 8014304 <rcl_get_localhost_only+0x1c>
 80142fe:	2001      	movs	r0, #1
 8014300:	b002      	add	sp, #8
 8014302:	bd10      	pop	{r4, pc}
 8014304:	9b01      	ldr	r3, [sp, #4]
 8014306:	b113      	cbz	r3, 801430e <rcl_get_localhost_only+0x26>
 8014308:	781a      	ldrb	r2, [r3, #0]
 801430a:	2a31      	cmp	r2, #49	@ 0x31
 801430c:	d004      	beq.n	8014318 <rcl_get_localhost_only+0x30>
 801430e:	2302      	movs	r3, #2
 8014310:	2000      	movs	r0, #0
 8014312:	7023      	strb	r3, [r4, #0]
 8014314:	b002      	add	sp, #8
 8014316:	bd10      	pop	{r4, pc}
 8014318:	785b      	ldrb	r3, [r3, #1]
 801431a:	2b00      	cmp	r3, #0
 801431c:	d1f7      	bne.n	801430e <rcl_get_localhost_only+0x26>
 801431e:	2301      	movs	r3, #1
 8014320:	e7f6      	b.n	8014310 <rcl_get_localhost_only+0x28>
 8014322:	200b      	movs	r0, #11
 8014324:	b002      	add	sp, #8
 8014326:	bd10      	pop	{r4, pc}
 8014328:	08019ec8 	.word	0x08019ec8

0801432c <rcl_node_resolve_name>:
 801432c:	b082      	sub	sp, #8
 801432e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014332:	b091      	sub	sp, #68	@ 0x44
 8014334:	ac1a      	add	r4, sp, #104	@ 0x68
 8014336:	e884 000c 	stmia.w	r4, {r2, r3}
 801433a:	f89d 807c 	ldrb.w	r8, [sp, #124]	@ 0x7c
 801433e:	2800      	cmp	r0, #0
 8014340:	d03b      	beq.n	80143ba <rcl_node_resolve_name+0x8e>
 8014342:	460c      	mov	r4, r1
 8014344:	4605      	mov	r5, r0
 8014346:	f7f7 f973 	bl	800b630 <rcl_node_get_options>
 801434a:	2800      	cmp	r0, #0
 801434c:	d037      	beq.n	80143be <rcl_node_resolve_name+0x92>
 801434e:	4628      	mov	r0, r5
 8014350:	f7f7 f95e 	bl	800b610 <rcl_node_get_name>
 8014354:	4606      	mov	r6, r0
 8014356:	4628      	mov	r0, r5
 8014358:	f7f7 f962 	bl	800b620 <rcl_node_get_namespace>
 801435c:	f10d 0e68 	add.w	lr, sp, #104	@ 0x68
 8014360:	4681      	mov	r9, r0
 8014362:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8014366:	ad0b      	add	r5, sp, #44	@ 0x2c
 8014368:	46ac      	mov	ip, r5
 801436a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801436e:	f8de 3000 	ldr.w	r3, [lr]
 8014372:	f8cc 3000 	str.w	r3, [ip]
 8014376:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8014378:	b1fb      	cbz	r3, 80143ba <rcl_node_resolve_name+0x8e>
 801437a:	468a      	mov	sl, r1
 801437c:	f8dd b078 	ldr.w	fp, [sp, #120]	@ 0x78
 8014380:	f001 fdee 	bl	8015f60 <rcutils_get_zero_initialized_string_map>
 8014384:	ab10      	add	r3, sp, #64	@ 0x40
 8014386:	9008      	str	r0, [sp, #32]
 8014388:	e913 0007 	ldmdb	r3, {r0, r1, r2}
 801438c:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8014390:	2100      	movs	r1, #0
 8014392:	e895 000c 	ldmia.w	r5, {r2, r3}
 8014396:	a808      	add	r0, sp, #32
 8014398:	f001 fe5a 	bl	8016050 <rcutils_string_map_init>
 801439c:	4607      	mov	r7, r0
 801439e:	b180      	cbz	r0, 80143c2 <rcl_node_resolve_name+0x96>
 80143a0:	f7f8 ff84 	bl	800d2ac <rcutils_get_error_string>
 80143a4:	f7f8 ff98 	bl	800d2d8 <rcutils_reset_error>
 80143a8:	2f0a      	cmp	r7, #10
 80143aa:	bf18      	it	ne
 80143ac:	2701      	movne	r7, #1
 80143ae:	4638      	mov	r0, r7
 80143b0:	b011      	add	sp, #68	@ 0x44
 80143b2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80143b6:	b002      	add	sp, #8
 80143b8:	4770      	bx	lr
 80143ba:	270b      	movs	r7, #11
 80143bc:	e7f7      	b.n	80143ae <rcl_node_resolve_name+0x82>
 80143be:	2701      	movs	r7, #1
 80143c0:	e7f5      	b.n	80143ae <rcl_node_resolve_name+0x82>
 80143c2:	9009      	str	r0, [sp, #36]	@ 0x24
 80143c4:	9007      	str	r0, [sp, #28]
 80143c6:	a808      	add	r0, sp, #32
 80143c8:	f003 fdc0 	bl	8017f4c <rcl_get_default_topic_name_substitutions>
 80143cc:	4607      	mov	r7, r0
 80143ce:	b1a8      	cbz	r0, 80143fc <rcl_node_resolve_name+0xd0>
 80143d0:	280a      	cmp	r0, #10
 80143d2:	9c07      	ldr	r4, [sp, #28]
 80143d4:	d000      	beq.n	80143d8 <rcl_node_resolve_name+0xac>
 80143d6:	2701      	movs	r7, #1
 80143d8:	a808      	add	r0, sp, #32
 80143da:	f001 fe79 	bl	80160d0 <rcutils_string_map_fini>
 80143de:	2800      	cmp	r0, #0
 80143e0:	d13d      	bne.n	801445e <rcl_node_resolve_name+0x132>
 80143e2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80143e4:	4659      	mov	r1, fp
 80143e6:	47d0      	blx	sl
 80143e8:	4659      	mov	r1, fp
 80143ea:	4620      	mov	r0, r4
 80143ec:	47d0      	blx	sl
 80143ee:	f1b8 0f00 	cmp.w	r8, #0
 80143f2:	d0dc      	beq.n	80143ae <rcl_node_resolve_name+0x82>
 80143f4:	2f67      	cmp	r7, #103	@ 0x67
 80143f6:	bf08      	it	eq
 80143f8:	2768      	moveq	r7, #104	@ 0x68
 80143fa:	e7d8      	b.n	80143ae <rcl_node_resolve_name+0x82>
 80143fc:	ab09      	add	r3, sp, #36	@ 0x24
 80143fe:	9305      	str	r3, [sp, #20]
 8014400:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8014402:	46ec      	mov	ip, sp
 8014404:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8014408:	682b      	ldr	r3, [r5, #0]
 801440a:	f8cc 3000 	str.w	r3, [ip]
 801440e:	464a      	mov	r2, r9
 8014410:	4631      	mov	r1, r6
 8014412:	4620      	mov	r0, r4
 8014414:	ab08      	add	r3, sp, #32
 8014416:	f003 fc3b 	bl	8017c90 <rcl_expand_topic_name>
 801441a:	4607      	mov	r7, r0
 801441c:	b9b8      	cbnz	r0, 801444e <rcl_node_resolve_name+0x122>
 801441e:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 8014420:	9009      	str	r0, [sp, #36]	@ 0x24
 8014422:	4602      	mov	r2, r0
 8014424:	a90a      	add	r1, sp, #40	@ 0x28
 8014426:	4620      	mov	r0, r4
 8014428:	f001 ff5a 	bl	80162e0 <rmw_validate_full_topic_name>
 801442c:	b988      	cbnz	r0, 8014452 <rcl_node_resolve_name+0x126>
 801442e:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 8014430:	b9d5      	cbnz	r5, 8014468 <rcl_node_resolve_name+0x13c>
 8014432:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8014434:	a808      	add	r0, sp, #32
 8014436:	601c      	str	r4, [r3, #0]
 8014438:	f001 fe4a 	bl	80160d0 <rcutils_string_map_fini>
 801443c:	4607      	mov	r7, r0
 801443e:	b1a8      	cbz	r0, 801446c <rcl_node_resolve_name+0x140>
 8014440:	f7f8 ff34 	bl	800d2ac <rcutils_get_error_string>
 8014444:	462c      	mov	r4, r5
 8014446:	f7f8 ff47 	bl	800d2d8 <rcutils_reset_error>
 801444a:	2701      	movs	r7, #1
 801444c:	e7c9      	b.n	80143e2 <rcl_node_resolve_name+0xb6>
 801444e:	9c07      	ldr	r4, [sp, #28]
 8014450:	e7c2      	b.n	80143d8 <rcl_node_resolve_name+0xac>
 8014452:	f7f8 ff2b 	bl	800d2ac <rcutils_get_error_string>
 8014456:	2701      	movs	r7, #1
 8014458:	f7f8 ff3e 	bl	800d2d8 <rcutils_reset_error>
 801445c:	e7bc      	b.n	80143d8 <rcl_node_resolve_name+0xac>
 801445e:	f7f8 ff25 	bl	800d2ac <rcutils_get_error_string>
 8014462:	f7f8 ff39 	bl	800d2d8 <rcutils_reset_error>
 8014466:	e7bc      	b.n	80143e2 <rcl_node_resolve_name+0xb6>
 8014468:	2767      	movs	r7, #103	@ 0x67
 801446a:	e7b5      	b.n	80143d8 <rcl_node_resolve_name+0xac>
 801446c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801446e:	4659      	mov	r1, fp
 8014470:	47d0      	blx	sl
 8014472:	4659      	mov	r1, fp
 8014474:	4638      	mov	r0, r7
 8014476:	47d0      	blx	sl
 8014478:	e799      	b.n	80143ae <rcl_node_resolve_name+0x82>
 801447a:	bf00      	nop

0801447c <rcl_service_get_rmw_handle>:
 801447c:	b118      	cbz	r0, 8014486 <rcl_service_get_rmw_handle+0xa>
 801447e:	6800      	ldr	r0, [r0, #0]
 8014480:	b108      	cbz	r0, 8014486 <rcl_service_get_rmw_handle+0xa>
 8014482:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 8014486:	4770      	bx	lr

08014488 <rcl_take_request>:
 8014488:	b570      	push	{r4, r5, r6, lr}
 801448a:	468e      	mov	lr, r1
 801448c:	460c      	mov	r4, r1
 801448e:	4616      	mov	r6, r2
 8014490:	4605      	mov	r5, r0
 8014492:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8014496:	b08c      	sub	sp, #48	@ 0x30
 8014498:	f10d 0c18 	add.w	ip, sp, #24
 801449c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80144a0:	e89e 0003 	ldmia.w	lr, {r0, r1}
 80144a4:	e88c 0003 	stmia.w	ip, {r0, r1}
 80144a8:	b30d      	cbz	r5, 80144ee <rcl_take_request+0x66>
 80144aa:	682b      	ldr	r3, [r5, #0]
 80144ac:	b1fb      	cbz	r3, 80144ee <rcl_take_request+0x66>
 80144ae:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 80144b2:	b1e0      	cbz	r0, 80144ee <rcl_take_request+0x66>
 80144b4:	b336      	cbz	r6, 8014504 <rcl_take_request+0x7c>
 80144b6:	2300      	movs	r3, #0
 80144b8:	f88d 3007 	strb.w	r3, [sp, #7]
 80144bc:	4632      	mov	r2, r6
 80144be:	f10d 0307 	add.w	r3, sp, #7
 80144c2:	a902      	add	r1, sp, #8
 80144c4:	f002 f9c0 	bl	8016848 <rmw_take_request>
 80144c8:	4605      	mov	r5, r0
 80144ca:	b198      	cbz	r0, 80144f4 <rcl_take_request+0x6c>
 80144cc:	280a      	cmp	r0, #10
 80144ce:	bf18      	it	ne
 80144d0:	2501      	movne	r5, #1
 80144d2:	f10d 0e18 	add.w	lr, sp, #24
 80144d6:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80144da:	46a4      	mov	ip, r4
 80144dc:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80144e0:	e89e 0003 	ldmia.w	lr, {r0, r1}
 80144e4:	e88c 0003 	stmia.w	ip, {r0, r1}
 80144e8:	4628      	mov	r0, r5
 80144ea:	b00c      	add	sp, #48	@ 0x30
 80144ec:	bd70      	pop	{r4, r5, r6, pc}
 80144ee:	f44f 7516 	mov.w	r5, #600	@ 0x258
 80144f2:	e7ee      	b.n	80144d2 <rcl_take_request+0x4a>
 80144f4:	f89d 2007 	ldrb.w	r2, [sp, #7]
 80144f8:	f240 2359 	movw	r3, #601	@ 0x259
 80144fc:	2a00      	cmp	r2, #0
 80144fe:	bf08      	it	eq
 8014500:	461d      	moveq	r5, r3
 8014502:	e7e6      	b.n	80144d2 <rcl_take_request+0x4a>
 8014504:	250b      	movs	r5, #11
 8014506:	e7e4      	b.n	80144d2 <rcl_take_request+0x4a>

08014508 <rcl_send_response>:
 8014508:	b170      	cbz	r0, 8014528 <rcl_send_response+0x20>
 801450a:	6800      	ldr	r0, [r0, #0]
 801450c:	b160      	cbz	r0, 8014528 <rcl_send_response+0x20>
 801450e:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 8014512:	b148      	cbz	r0, 8014528 <rcl_send_response+0x20>
 8014514:	b159      	cbz	r1, 801452e <rcl_send_response+0x26>
 8014516:	b510      	push	{r4, lr}
 8014518:	b15a      	cbz	r2, 8014532 <rcl_send_response+0x2a>
 801451a:	f002 f9f3 	bl	8016904 <rmw_send_response>
 801451e:	b110      	cbz	r0, 8014526 <rcl_send_response+0x1e>
 8014520:	2802      	cmp	r0, #2
 8014522:	bf18      	it	ne
 8014524:	2001      	movne	r0, #1
 8014526:	bd10      	pop	{r4, pc}
 8014528:	f44f 7016 	mov.w	r0, #600	@ 0x258
 801452c:	4770      	bx	lr
 801452e:	200b      	movs	r0, #11
 8014530:	4770      	bx	lr
 8014532:	200b      	movs	r0, #11
 8014534:	bd10      	pop	{r4, pc}
 8014536:	bf00      	nop

08014538 <rcl_service_is_valid>:
 8014538:	b130      	cbz	r0, 8014548 <rcl_service_is_valid+0x10>
 801453a:	6800      	ldr	r0, [r0, #0]
 801453c:	b120      	cbz	r0, 8014548 <rcl_service_is_valid+0x10>
 801453e:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 8014542:	3800      	subs	r0, #0
 8014544:	bf18      	it	ne
 8014546:	2001      	movne	r0, #1
 8014548:	4770      	bx	lr
 801454a:	bf00      	nop

0801454c <rcl_get_system_time>:
 801454c:	4608      	mov	r0, r1
 801454e:	f7f9 b837 	b.w	800d5c0 <rcutils_system_time_now>
 8014552:	bf00      	nop

08014554 <rcl_get_steady_time>:
 8014554:	4608      	mov	r0, r1
 8014556:	f7f9 b85b 	b.w	800d610 <rcutils_steady_time_now>
 801455a:	bf00      	nop

0801455c <rcl_get_ros_time>:
 801455c:	7a03      	ldrb	r3, [r0, #8]
 801455e:	b510      	push	{r4, lr}
 8014560:	460c      	mov	r4, r1
 8014562:	b133      	cbz	r3, 8014572 <rcl_get_ros_time+0x16>
 8014564:	2105      	movs	r1, #5
 8014566:	f7f8 fde5 	bl	800d134 <__atomic_load_8>
 801456a:	e9c4 0100 	strd	r0, r1, [r4]
 801456e:	2000      	movs	r0, #0
 8014570:	bd10      	pop	{r4, pc}
 8014572:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014576:	4608      	mov	r0, r1
 8014578:	f7f9 b822 	b.w	800d5c0 <rcutils_system_time_now>

0801457c <rcl_clock_init>:
 801457c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801457e:	4605      	mov	r5, r0
 8014580:	4610      	mov	r0, r2
 8014582:	4614      	mov	r4, r2
 8014584:	460e      	mov	r6, r1
 8014586:	f7f8 fdc7 	bl	800d118 <rcutils_allocator_is_valid>
 801458a:	b128      	cbz	r0, 8014598 <rcl_clock_init+0x1c>
 801458c:	2d03      	cmp	r5, #3
 801458e:	d803      	bhi.n	8014598 <rcl_clock_init+0x1c>
 8014590:	e8df f005 	tbb	[pc, r5]
 8014594:	06532e1d 	.word	0x06532e1d
 8014598:	f04f 0c0b 	mov.w	ip, #11
 801459c:	4660      	mov	r0, ip
 801459e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80145a0:	2e00      	cmp	r6, #0
 80145a2:	d0f9      	beq.n	8014598 <rcl_clock_init+0x1c>
 80145a4:	2c00      	cmp	r4, #0
 80145a6:	d0f7      	beq.n	8014598 <rcl_clock_init+0x1c>
 80145a8:	2300      	movs	r3, #0
 80145aa:	e9c6 3301 	strd	r3, r3, [r6, #4]
 80145ae:	f8df e0b4 	ldr.w	lr, [pc, #180]	@ 8014664 <rcl_clock_init+0xe8>
 80145b2:	6133      	str	r3, [r6, #16]
 80145b4:	f106 0514 	add.w	r5, r6, #20
 80145b8:	469c      	mov	ip, r3
 80145ba:	2703      	movs	r7, #3
 80145bc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80145be:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80145c0:	6823      	ldr	r3, [r4, #0]
 80145c2:	602b      	str	r3, [r5, #0]
 80145c4:	7037      	strb	r7, [r6, #0]
 80145c6:	f8c6 e00c 	str.w	lr, [r6, #12]
 80145ca:	4660      	mov	r0, ip
 80145cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80145ce:	2e00      	cmp	r6, #0
 80145d0:	d0e2      	beq.n	8014598 <rcl_clock_init+0x1c>
 80145d2:	2300      	movs	r3, #0
 80145d4:	7033      	strb	r3, [r6, #0]
 80145d6:	e9c6 3301 	strd	r3, r3, [r6, #4]
 80145da:	e9c6 3303 	strd	r3, r3, [r6, #12]
 80145de:	469c      	mov	ip, r3
 80145e0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80145e2:	f106 0514 	add.w	r5, r6, #20
 80145e6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80145e8:	6823      	ldr	r3, [r4, #0]
 80145ea:	602b      	str	r3, [r5, #0]
 80145ec:	4660      	mov	r0, ip
 80145ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80145f0:	2e00      	cmp	r6, #0
 80145f2:	d0d1      	beq.n	8014598 <rcl_clock_init+0x1c>
 80145f4:	2c00      	cmp	r4, #0
 80145f6:	d0cf      	beq.n	8014598 <rcl_clock_init+0x1c>
 80145f8:	2700      	movs	r7, #0
 80145fa:	7037      	strb	r7, [r6, #0]
 80145fc:	46a4      	mov	ip, r4
 80145fe:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8014602:	f106 0514 	add.w	r5, r6, #20
 8014606:	e9c6 7701 	strd	r7, r7, [r6, #4]
 801460a:	e9c6 7703 	strd	r7, r7, [r6, #12]
 801460e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8014610:	f8dc 3000 	ldr.w	r3, [ip]
 8014614:	602b      	str	r3, [r5, #0]
 8014616:	6921      	ldr	r1, [r4, #16]
 8014618:	6823      	ldr	r3, [r4, #0]
 801461a:	2010      	movs	r0, #16
 801461c:	4798      	blx	r3
 801461e:	6130      	str	r0, [r6, #16]
 8014620:	b1d0      	cbz	r0, 8014658 <rcl_clock_init+0xdc>
 8014622:	2200      	movs	r2, #0
 8014624:	2300      	movs	r3, #0
 8014626:	e9c0 2300 	strd	r2, r3, [r0]
 801462a:	2301      	movs	r3, #1
 801462c:	7207      	strb	r7, [r0, #8]
 801462e:	4a0c      	ldr	r2, [pc, #48]	@ (8014660 <rcl_clock_init+0xe4>)
 8014630:	7033      	strb	r3, [r6, #0]
 8014632:	46bc      	mov	ip, r7
 8014634:	60f2      	str	r2, [r6, #12]
 8014636:	4660      	mov	r0, ip
 8014638:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801463a:	2e00      	cmp	r6, #0
 801463c:	d0ac      	beq.n	8014598 <rcl_clock_init+0x1c>
 801463e:	2c00      	cmp	r4, #0
 8014640:	d0aa      	beq.n	8014598 <rcl_clock_init+0x1c>
 8014642:	2300      	movs	r3, #0
 8014644:	e9c6 3301 	strd	r3, r3, [r6, #4]
 8014648:	f8df e01c 	ldr.w	lr, [pc, #28]	@ 8014668 <rcl_clock_init+0xec>
 801464c:	6133      	str	r3, [r6, #16]
 801464e:	f106 0514 	add.w	r5, r6, #20
 8014652:	469c      	mov	ip, r3
 8014654:	2702      	movs	r7, #2
 8014656:	e7b1      	b.n	80145bc <rcl_clock_init+0x40>
 8014658:	f04f 0c0a 	mov.w	ip, #10
 801465c:	e79e      	b.n	801459c <rcl_clock_init+0x20>
 801465e:	bf00      	nop
 8014660:	0801455d 	.word	0x0801455d
 8014664:	08014555 	.word	0x08014555
 8014668:	0801454d 	.word	0x0801454d

0801466c <rcl_clock_fini>:
 801466c:	2800      	cmp	r0, #0
 801466e:	d02c      	beq.n	80146ca <rcl_clock_fini+0x5e>
 8014670:	b538      	push	{r3, r4, r5, lr}
 8014672:	4604      	mov	r4, r0
 8014674:	3014      	adds	r0, #20
 8014676:	f7f8 fd4f 	bl	800d118 <rcutils_allocator_is_valid>
 801467a:	b140      	cbz	r0, 801468e <rcl_clock_fini+0x22>
 801467c:	7823      	ldrb	r3, [r4, #0]
 801467e:	2b02      	cmp	r3, #2
 8014680:	d007      	beq.n	8014692 <rcl_clock_fini+0x26>
 8014682:	2b03      	cmp	r3, #3
 8014684:	d005      	beq.n	8014692 <rcl_clock_fini+0x26>
 8014686:	2b01      	cmp	r3, #1
 8014688:	d00f      	beq.n	80146aa <rcl_clock_fini+0x3e>
 801468a:	200b      	movs	r0, #11
 801468c:	bd38      	pop	{r3, r4, r5, pc}
 801468e:	2001      	movs	r0, #1
 8014690:	bd38      	pop	{r3, r4, r5, pc}
 8014692:	68a0      	ldr	r0, [r4, #8]
 8014694:	2800      	cmp	r0, #0
 8014696:	d0f9      	beq.n	801468c <rcl_clock_fini+0x20>
 8014698:	2500      	movs	r5, #0
 801469a:	6860      	ldr	r0, [r4, #4]
 801469c:	69a3      	ldr	r3, [r4, #24]
 801469e:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80146a0:	60a5      	str	r5, [r4, #8]
 80146a2:	4798      	blx	r3
 80146a4:	6065      	str	r5, [r4, #4]
 80146a6:	4628      	mov	r0, r5
 80146a8:	bd38      	pop	{r3, r4, r5, pc}
 80146aa:	68a3      	ldr	r3, [r4, #8]
 80146ac:	b133      	cbz	r3, 80146bc <rcl_clock_fini+0x50>
 80146ae:	2500      	movs	r5, #0
 80146b0:	69a3      	ldr	r3, [r4, #24]
 80146b2:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80146b4:	6860      	ldr	r0, [r4, #4]
 80146b6:	60a5      	str	r5, [r4, #8]
 80146b8:	4798      	blx	r3
 80146ba:	6065      	str	r5, [r4, #4]
 80146bc:	6920      	ldr	r0, [r4, #16]
 80146be:	69a3      	ldr	r3, [r4, #24]
 80146c0:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80146c2:	4798      	blx	r3
 80146c4:	2000      	movs	r0, #0
 80146c6:	6120      	str	r0, [r4, #16]
 80146c8:	bd38      	pop	{r3, r4, r5, pc}
 80146ca:	200b      	movs	r0, #11
 80146cc:	4770      	bx	lr
 80146ce:	bf00      	nop

080146d0 <rcl_clock_get_now>:
 80146d0:	b140      	cbz	r0, 80146e4 <rcl_clock_get_now+0x14>
 80146d2:	b139      	cbz	r1, 80146e4 <rcl_clock_get_now+0x14>
 80146d4:	7803      	ldrb	r3, [r0, #0]
 80146d6:	b11b      	cbz	r3, 80146e0 <rcl_clock_get_now+0x10>
 80146d8:	68c3      	ldr	r3, [r0, #12]
 80146da:	b10b      	cbz	r3, 80146e0 <rcl_clock_get_now+0x10>
 80146dc:	6900      	ldr	r0, [r0, #16]
 80146de:	4718      	bx	r3
 80146e0:	2001      	movs	r0, #1
 80146e2:	4770      	bx	lr
 80146e4:	200b      	movs	r0, #11
 80146e6:	4770      	bx	lr

080146e8 <rcl_clock_add_jump_callback>:
 80146e8:	b082      	sub	sp, #8
 80146ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80146ee:	a906      	add	r1, sp, #24
 80146f0:	e881 000c 	stmia.w	r1, {r2, r3}
 80146f4:	e9dd 650c 	ldrd	r6, r5, [sp, #48]	@ 0x30
 80146f8:	b320      	cbz	r0, 8014744 <rcl_clock_add_jump_callback+0x5c>
 80146fa:	4604      	mov	r4, r0
 80146fc:	3014      	adds	r0, #20
 80146fe:	f7f8 fd0b 	bl	800d118 <rcutils_allocator_is_valid>
 8014702:	b1f8      	cbz	r0, 8014744 <rcl_clock_add_jump_callback+0x5c>
 8014704:	b1f6      	cbz	r6, 8014744 <rcl_clock_add_jump_callback+0x5c>
 8014706:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014708:	2b00      	cmp	r3, #0
 801470a:	db1b      	blt.n	8014744 <rcl_clock_add_jump_callback+0x5c>
 801470c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	@ 0x28
 8014710:	2a01      	cmp	r2, #1
 8014712:	f173 0300 	sbcs.w	r3, r3, #0
 8014716:	da15      	bge.n	8014744 <rcl_clock_add_jump_callback+0x5c>
 8014718:	e9d4 0701 	ldrd	r0, r7, [r4, #4]
 801471c:	2f00      	cmp	r7, #0
 801471e:	d042      	beq.n	80147a6 <rcl_clock_add_jump_callback+0xbe>
 8014720:	2300      	movs	r3, #0
 8014722:	4602      	mov	r2, r0
 8014724:	e003      	b.n	801472e <rcl_clock_add_jump_callback+0x46>
 8014726:	42bb      	cmp	r3, r7
 8014728:	f102 0228 	add.w	r2, r2, #40	@ 0x28
 801472c:	d011      	beq.n	8014752 <rcl_clock_add_jump_callback+0x6a>
 801472e:	6811      	ldr	r1, [r2, #0]
 8014730:	42b1      	cmp	r1, r6
 8014732:	f103 0301 	add.w	r3, r3, #1
 8014736:	d1f6      	bne.n	8014726 <rcl_clock_add_jump_callback+0x3e>
 8014738:	6a11      	ldr	r1, [r2, #32]
 801473a:	42a9      	cmp	r1, r5
 801473c:	d1f3      	bne.n	8014726 <rcl_clock_add_jump_callback+0x3e>
 801473e:	f04f 0e01 	mov.w	lr, #1
 8014742:	e001      	b.n	8014748 <rcl_clock_add_jump_callback+0x60>
 8014744:	f04f 0e0b 	mov.w	lr, #11
 8014748:	4670      	mov	r0, lr
 801474a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801474e:	b002      	add	sp, #8
 8014750:	4770      	bx	lr
 8014752:	3301      	adds	r3, #1
 8014754:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8014758:	00d9      	lsls	r1, r3, #3
 801475a:	69e3      	ldr	r3, [r4, #28]
 801475c:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 801475e:	4798      	blx	r3
 8014760:	b1f0      	cbz	r0, 80147a0 <rcl_clock_add_jump_callback+0xb8>
 8014762:	68a3      	ldr	r3, [r4, #8]
 8014764:	6060      	str	r0, [r4, #4]
 8014766:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 801476a:	f10d 0c18 	add.w	ip, sp, #24
 801476e:	f840 6032 	str.w	r6, [r0, r2, lsl #3]
 8014772:	f103 0801 	add.w	r8, r3, #1
 8014776:	eb00 06c2 	add.w	r6, r0, r2, lsl #3
 801477a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801477e:	f106 0708 	add.w	r7, r6, #8
 8014782:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8014784:	e89c 0003 	ldmia.w	ip, {r0, r1}
 8014788:	f04f 0e00 	mov.w	lr, #0
 801478c:	e887 0003 	stmia.w	r7, {r0, r1}
 8014790:	6235      	str	r5, [r6, #32]
 8014792:	4670      	mov	r0, lr
 8014794:	f8c4 8008 	str.w	r8, [r4, #8]
 8014798:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801479c:	b002      	add	sp, #8
 801479e:	4770      	bx	lr
 80147a0:	f04f 0e0a 	mov.w	lr, #10
 80147a4:	e7d0      	b.n	8014748 <rcl_clock_add_jump_callback+0x60>
 80147a6:	2128      	movs	r1, #40	@ 0x28
 80147a8:	e7d7      	b.n	801475a <rcl_clock_add_jump_callback+0x72>
 80147aa:	bf00      	nop

080147ac <rcl_clock_remove_jump_callback>:
 80147ac:	2800      	cmp	r0, #0
 80147ae:	d057      	beq.n	8014860 <rcl_clock_remove_jump_callback+0xb4>
 80147b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80147b4:	4605      	mov	r5, r0
 80147b6:	3014      	adds	r0, #20
 80147b8:	4688      	mov	r8, r1
 80147ba:	4692      	mov	sl, r2
 80147bc:	f7f8 fcac 	bl	800d118 <rcutils_allocator_is_valid>
 80147c0:	2800      	cmp	r0, #0
 80147c2:	d03b      	beq.n	801483c <rcl_clock_remove_jump_callback+0x90>
 80147c4:	f1b8 0f00 	cmp.w	r8, #0
 80147c8:	d038      	beq.n	801483c <rcl_clock_remove_jump_callback+0x90>
 80147ca:	68ae      	ldr	r6, [r5, #8]
 80147cc:	b166      	cbz	r6, 80147e8 <rcl_clock_remove_jump_callback+0x3c>
 80147ce:	f8d5 9004 	ldr.w	r9, [r5, #4]
 80147d2:	eb06 0786 	add.w	r7, r6, r6, lsl #2
 80147d6:	eb09 07c7 	add.w	r7, r9, r7, lsl #3
 80147da:	464c      	mov	r4, r9
 80147dc:	6823      	ldr	r3, [r4, #0]
 80147de:	4543      	cmp	r3, r8
 80147e0:	d005      	beq.n	80147ee <rcl_clock_remove_jump_callback+0x42>
 80147e2:	3428      	adds	r4, #40	@ 0x28
 80147e4:	42a7      	cmp	r7, r4
 80147e6:	d1f9      	bne.n	80147dc <rcl_clock_remove_jump_callback+0x30>
 80147e8:	2001      	movs	r0, #1
 80147ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80147ee:	6a23      	ldr	r3, [r4, #32]
 80147f0:	3428      	adds	r4, #40	@ 0x28
 80147f2:	42bc      	cmp	r4, r7
 80147f4:	d02d      	beq.n	8014852 <rcl_clock_remove_jump_callback+0xa6>
 80147f6:	4553      	cmp	r3, sl
 80147f8:	d1f0      	bne.n	80147dc <rcl_clock_remove_jump_callback+0x30>
 80147fa:	46a6      	mov	lr, r4
 80147fc:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8014800:	f1a4 0c28 	sub.w	ip, r4, #40	@ 0x28
 8014804:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8014808:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801480c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8014810:	e89e 0003 	ldmia.w	lr, {r0, r1}
 8014814:	3428      	adds	r4, #40	@ 0x28
 8014816:	42a7      	cmp	r7, r4
 8014818:	e88c 0003 	stmia.w	ip, {r0, r1}
 801481c:	d1ed      	bne.n	80147fa <rcl_clock_remove_jump_callback+0x4e>
 801481e:	3e01      	subs	r6, #1
 8014820:	60ae      	str	r6, [r5, #8]
 8014822:	b176      	cbz	r6, 8014842 <rcl_clock_remove_jump_callback+0x96>
 8014824:	eb06 0686 	add.w	r6, r6, r6, lsl #2
 8014828:	69eb      	ldr	r3, [r5, #28]
 801482a:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
 801482c:	00f1      	lsls	r1, r6, #3
 801482e:	4648      	mov	r0, r9
 8014830:	4798      	blx	r3
 8014832:	b1b8      	cbz	r0, 8014864 <rcl_clock_remove_jump_callback+0xb8>
 8014834:	6068      	str	r0, [r5, #4]
 8014836:	2000      	movs	r0, #0
 8014838:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801483c:	200b      	movs	r0, #11
 801483e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014842:	4648      	mov	r0, r9
 8014844:	69ab      	ldr	r3, [r5, #24]
 8014846:	6a69      	ldr	r1, [r5, #36]	@ 0x24
 8014848:	4798      	blx	r3
 801484a:	606e      	str	r6, [r5, #4]
 801484c:	4630      	mov	r0, r6
 801484e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014852:	4553      	cmp	r3, sl
 8014854:	d1c8      	bne.n	80147e8 <rcl_clock_remove_jump_callback+0x3c>
 8014856:	3e01      	subs	r6, #1
 8014858:	60ae      	str	r6, [r5, #8]
 801485a:	2e00      	cmp	r6, #0
 801485c:	d1e2      	bne.n	8014824 <rcl_clock_remove_jump_callback+0x78>
 801485e:	e7f0      	b.n	8014842 <rcl_clock_remove_jump_callback+0x96>
 8014860:	200b      	movs	r0, #11
 8014862:	4770      	bx	lr
 8014864:	200a      	movs	r0, #10
 8014866:	e7ea      	b.n	801483e <rcl_clock_remove_jump_callback+0x92>

08014868 <rcl_get_zero_initialized_wait_set>:
 8014868:	b510      	push	{r4, lr}
 801486a:	4c08      	ldr	r4, [pc, #32]	@ (801488c <rcl_get_zero_initialized_wait_set+0x24>)
 801486c:	4686      	mov	lr, r0
 801486e:	4684      	mov	ip, r0
 8014870:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8014872:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8014876:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8014878:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801487c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801487e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8014882:	6823      	ldr	r3, [r4, #0]
 8014884:	f8cc 3000 	str.w	r3, [ip]
 8014888:	4670      	mov	r0, lr
 801488a:	bd10      	pop	{r4, pc}
 801488c:	0801a3bc 	.word	0x0801a3bc

08014890 <rcl_wait_set_is_valid>:
 8014890:	b118      	cbz	r0, 801489a <rcl_wait_set_is_valid+0xa>
 8014892:	6b00      	ldr	r0, [r0, #48]	@ 0x30
 8014894:	3800      	subs	r0, #0
 8014896:	bf18      	it	ne
 8014898:	2001      	movne	r0, #1
 801489a:	4770      	bx	lr

0801489c <rcl_wait_set_fini>:
 801489c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80148a0:	b082      	sub	sp, #8
 80148a2:	2800      	cmp	r0, #0
 80148a4:	f000 8095 	beq.w	80149d2 <rcl_wait_set_fini+0x136>
 80148a8:	6b06      	ldr	r6, [r0, #48]	@ 0x30
 80148aa:	4604      	mov	r4, r0
 80148ac:	2e00      	cmp	r6, #0
 80148ae:	f000 808c 	beq.w	80149ca <rcl_wait_set_fini+0x12e>
 80148b2:	6bf0      	ldr	r0, [r6, #60]	@ 0x3c
 80148b4:	f002 fa5e 	bl	8016d74 <rmw_destroy_wait_set>
 80148b8:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 80148ba:	1e06      	subs	r6, r0, #0
 80148bc:	bf18      	it	ne
 80148be:	f44f 7661 	movne.w	r6, #900	@ 0x384
 80148c2:	2d00      	cmp	r5, #0
 80148c4:	f000 8081 	beq.w	80149ca <rcl_wait_set_fini+0x12e>
 80148c8:	6820      	ldr	r0, [r4, #0]
 80148ca:	f8d5 804c 	ldr.w	r8, [r5, #76]	@ 0x4c
 80148ce:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 80148d0:	2700      	movs	r7, #0
 80148d2:	6067      	str	r7, [r4, #4]
 80148d4:	602f      	str	r7, [r5, #0]
 80148d6:	b120      	cbz	r0, 80148e2 <rcl_wait_set_fini+0x46>
 80148d8:	9101      	str	r1, [sp, #4]
 80148da:	47c0      	blx	r8
 80148dc:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 80148de:	9901      	ldr	r1, [sp, #4]
 80148e0:	6027      	str	r7, [r4, #0]
 80148e2:	68a8      	ldr	r0, [r5, #8]
 80148e4:	b120      	cbz	r0, 80148f0 <rcl_wait_set_fini+0x54>
 80148e6:	47c0      	blx	r8
 80148e8:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 80148ea:	2300      	movs	r3, #0
 80148ec:	e9c5 3301 	strd	r3, r3, [r5, #4]
 80148f0:	68a0      	ldr	r0, [r4, #8]
 80148f2:	6cef      	ldr	r7, [r5, #76]	@ 0x4c
 80148f4:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 80148f6:	f04f 0800 	mov.w	r8, #0
 80148fa:	f8c4 800c 	str.w	r8, [r4, #12]
 80148fe:	f8c5 800c 	str.w	r8, [r5, #12]
 8014902:	b128      	cbz	r0, 8014910 <rcl_wait_set_fini+0x74>
 8014904:	47b8      	blx	r7
 8014906:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8014908:	f8c4 8008 	str.w	r8, [r4, #8]
 801490c:	6cef      	ldr	r7, [r5, #76]	@ 0x4c
 801490e:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 8014910:	6968      	ldr	r0, [r5, #20]
 8014912:	f04f 0800 	mov.w	r8, #0
 8014916:	f8c5 8010 	str.w	r8, [r5, #16]
 801491a:	b128      	cbz	r0, 8014928 <rcl_wait_set_fini+0x8c>
 801491c:	47b8      	blx	r7
 801491e:	f8c5 8014 	str.w	r8, [r5, #20]
 8014922:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8014924:	6cef      	ldr	r7, [r5, #76]	@ 0x4c
 8014926:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 8014928:	6920      	ldr	r0, [r4, #16]
 801492a:	f04f 0800 	mov.w	r8, #0
 801492e:	f8c4 8014 	str.w	r8, [r4, #20]
 8014932:	f8c5 8040 	str.w	r8, [r5, #64]	@ 0x40
 8014936:	b128      	cbz	r0, 8014944 <rcl_wait_set_fini+0xa8>
 8014938:	47b8      	blx	r7
 801493a:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 801493c:	f8c4 8010 	str.w	r8, [r4, #16]
 8014940:	6cef      	ldr	r7, [r5, #76]	@ 0x4c
 8014942:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 8014944:	69a0      	ldr	r0, [r4, #24]
 8014946:	f04f 0800 	mov.w	r8, #0
 801494a:	f8c4 801c 	str.w	r8, [r4, #28]
 801494e:	f8c5 8018 	str.w	r8, [r5, #24]
 8014952:	b128      	cbz	r0, 8014960 <rcl_wait_set_fini+0xc4>
 8014954:	9101      	str	r1, [sp, #4]
 8014956:	47b8      	blx	r7
 8014958:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 801495a:	9901      	ldr	r1, [sp, #4]
 801495c:	f8c4 8018 	str.w	r8, [r4, #24]
 8014960:	6a28      	ldr	r0, [r5, #32]
 8014962:	b120      	cbz	r0, 801496e <rcl_wait_set_fini+0xd2>
 8014964:	47b8      	blx	r7
 8014966:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8014968:	2300      	movs	r3, #0
 801496a:	e9c5 3307 	strd	r3, r3, [r5, #28]
 801496e:	6a20      	ldr	r0, [r4, #32]
 8014970:	f8d5 804c 	ldr.w	r8, [r5, #76]	@ 0x4c
 8014974:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 8014976:	2700      	movs	r7, #0
 8014978:	6267      	str	r7, [r4, #36]	@ 0x24
 801497a:	626f      	str	r7, [r5, #36]	@ 0x24
 801497c:	b120      	cbz	r0, 8014988 <rcl_wait_set_fini+0xec>
 801497e:	9101      	str	r1, [sp, #4]
 8014980:	47c0      	blx	r8
 8014982:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8014984:	9901      	ldr	r1, [sp, #4]
 8014986:	6227      	str	r7, [r4, #32]
 8014988:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
 801498a:	b120      	cbz	r0, 8014996 <rcl_wait_set_fini+0xfa>
 801498c:	47c0      	blx	r8
 801498e:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8014990:	2300      	movs	r3, #0
 8014992:	e9c5 330a 	strd	r3, r3, [r5, #40]	@ 0x28
 8014996:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8014998:	f8d5 804c 	ldr.w	r8, [r5, #76]	@ 0x4c
 801499c:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 801499e:	2700      	movs	r7, #0
 80149a0:	62e7      	str	r7, [r4, #44]	@ 0x2c
 80149a2:	632f      	str	r7, [r5, #48]	@ 0x30
 80149a4:	b120      	cbz	r0, 80149b0 <rcl_wait_set_fini+0x114>
 80149a6:	9101      	str	r1, [sp, #4]
 80149a8:	47c0      	blx	r8
 80149aa:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 80149ac:	9901      	ldr	r1, [sp, #4]
 80149ae:	62a7      	str	r7, [r4, #40]	@ 0x28
 80149b0:	6ba8      	ldr	r0, [r5, #56]	@ 0x38
 80149b2:	b120      	cbz	r0, 80149be <rcl_wait_set_fini+0x122>
 80149b4:	47c0      	blx	r8
 80149b6:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 80149b8:	2300      	movs	r3, #0
 80149ba:	e9c5 330d 	strd	r3, r3, [r5, #52]	@ 0x34
 80149be:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 80149c0:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 80149c2:	4628      	mov	r0, r5
 80149c4:	4798      	blx	r3
 80149c6:	2300      	movs	r3, #0
 80149c8:	6323      	str	r3, [r4, #48]	@ 0x30
 80149ca:	4630      	mov	r0, r6
 80149cc:	b002      	add	sp, #8
 80149ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80149d2:	260b      	movs	r6, #11
 80149d4:	4630      	mov	r0, r6
 80149d6:	b002      	add	sp, #8
 80149d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080149dc <rcl_wait_set_add_subscription>:
 80149dc:	b318      	cbz	r0, 8014a26 <rcl_wait_set_add_subscription+0x4a>
 80149de:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 80149e0:	b570      	push	{r4, r5, r6, lr}
 80149e2:	4604      	mov	r4, r0
 80149e4:	b30b      	cbz	r3, 8014a2a <rcl_wait_set_add_subscription+0x4e>
 80149e6:	b319      	cbz	r1, 8014a30 <rcl_wait_set_add_subscription+0x54>
 80149e8:	681d      	ldr	r5, [r3, #0]
 80149ea:	6840      	ldr	r0, [r0, #4]
 80149ec:	4285      	cmp	r5, r0
 80149ee:	d217      	bcs.n	8014a20 <rcl_wait_set_add_subscription+0x44>
 80149f0:	6820      	ldr	r0, [r4, #0]
 80149f2:	1c6e      	adds	r6, r5, #1
 80149f4:	601e      	str	r6, [r3, #0]
 80149f6:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
 80149fa:	b102      	cbz	r2, 80149fe <rcl_wait_set_add_subscription+0x22>
 80149fc:	6015      	str	r5, [r2, #0]
 80149fe:	4608      	mov	r0, r1
 8014a00:	f7f7 f91a 	bl	800bc38 <rcl_subscription_get_rmw_handle>
 8014a04:	b150      	cbz	r0, 8014a1c <rcl_wait_set_add_subscription+0x40>
 8014a06:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8014a08:	6842      	ldr	r2, [r0, #4]
 8014a0a:	689b      	ldr	r3, [r3, #8]
 8014a0c:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8014a10:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8014a12:	6853      	ldr	r3, [r2, #4]
 8014a14:	3301      	adds	r3, #1
 8014a16:	2000      	movs	r0, #0
 8014a18:	6053      	str	r3, [r2, #4]
 8014a1a:	bd70      	pop	{r4, r5, r6, pc}
 8014a1c:	2001      	movs	r0, #1
 8014a1e:	bd70      	pop	{r4, r5, r6, pc}
 8014a20:	f240 3086 	movw	r0, #902	@ 0x386
 8014a24:	bd70      	pop	{r4, r5, r6, pc}
 8014a26:	200b      	movs	r0, #11
 8014a28:	4770      	bx	lr
 8014a2a:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8014a2e:	bd70      	pop	{r4, r5, r6, pc}
 8014a30:	200b      	movs	r0, #11
 8014a32:	bd70      	pop	{r4, r5, r6, pc}

08014a34 <rcl_wait_set_clear>:
 8014a34:	2800      	cmp	r0, #0
 8014a36:	d073      	beq.n	8014b20 <rcl_wait_set_clear+0xec>
 8014a38:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8014a3a:	b510      	push	{r4, lr}
 8014a3c:	4604      	mov	r4, r0
 8014a3e:	2b00      	cmp	r3, #0
 8014a40:	d070      	beq.n	8014b24 <rcl_wait_set_clear+0xf0>
 8014a42:	6800      	ldr	r0, [r0, #0]
 8014a44:	b138      	cbz	r0, 8014a56 <rcl_wait_set_clear+0x22>
 8014a46:	6862      	ldr	r2, [r4, #4]
 8014a48:	2100      	movs	r1, #0
 8014a4a:	0092      	lsls	r2, r2, #2
 8014a4c:	f003 ff46 	bl	80188dc <memset>
 8014a50:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8014a52:	2200      	movs	r2, #0
 8014a54:	601a      	str	r2, [r3, #0]
 8014a56:	68a0      	ldr	r0, [r4, #8]
 8014a58:	b138      	cbz	r0, 8014a6a <rcl_wait_set_clear+0x36>
 8014a5a:	68e2      	ldr	r2, [r4, #12]
 8014a5c:	2100      	movs	r1, #0
 8014a5e:	0092      	lsls	r2, r2, #2
 8014a60:	f003 ff3c 	bl	80188dc <memset>
 8014a64:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8014a66:	2200      	movs	r2, #0
 8014a68:	60da      	str	r2, [r3, #12]
 8014a6a:	69a0      	ldr	r0, [r4, #24]
 8014a6c:	b138      	cbz	r0, 8014a7e <rcl_wait_set_clear+0x4a>
 8014a6e:	69e2      	ldr	r2, [r4, #28]
 8014a70:	2100      	movs	r1, #0
 8014a72:	0092      	lsls	r2, r2, #2
 8014a74:	f003 ff32 	bl	80188dc <memset>
 8014a78:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8014a7a:	2200      	movs	r2, #0
 8014a7c:	619a      	str	r2, [r3, #24]
 8014a7e:	6a20      	ldr	r0, [r4, #32]
 8014a80:	b138      	cbz	r0, 8014a92 <rcl_wait_set_clear+0x5e>
 8014a82:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8014a84:	2100      	movs	r1, #0
 8014a86:	0092      	lsls	r2, r2, #2
 8014a88:	f003 ff28 	bl	80188dc <memset>
 8014a8c:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8014a8e:	2200      	movs	r2, #0
 8014a90:	625a      	str	r2, [r3, #36]	@ 0x24
 8014a92:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8014a94:	b138      	cbz	r0, 8014aa6 <rcl_wait_set_clear+0x72>
 8014a96:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8014a98:	2100      	movs	r1, #0
 8014a9a:	0092      	lsls	r2, r2, #2
 8014a9c:	f003 ff1e 	bl	80188dc <memset>
 8014aa0:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8014aa2:	2200      	movs	r2, #0
 8014aa4:	631a      	str	r2, [r3, #48]	@ 0x30
 8014aa6:	6920      	ldr	r0, [r4, #16]
 8014aa8:	b138      	cbz	r0, 8014aba <rcl_wait_set_clear+0x86>
 8014aaa:	6962      	ldr	r2, [r4, #20]
 8014aac:	2100      	movs	r1, #0
 8014aae:	0092      	lsls	r2, r2, #2
 8014ab0:	f003 ff14 	bl	80188dc <memset>
 8014ab4:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8014ab6:	2200      	movs	r2, #0
 8014ab8:	641a      	str	r2, [r3, #64]	@ 0x40
 8014aba:	6898      	ldr	r0, [r3, #8]
 8014abc:	b138      	cbz	r0, 8014ace <rcl_wait_set_clear+0x9a>
 8014abe:	685a      	ldr	r2, [r3, #4]
 8014ac0:	2100      	movs	r1, #0
 8014ac2:	0092      	lsls	r2, r2, #2
 8014ac4:	f003 ff0a 	bl	80188dc <memset>
 8014ac8:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8014aca:	2200      	movs	r2, #0
 8014acc:	605a      	str	r2, [r3, #4]
 8014ace:	6958      	ldr	r0, [r3, #20]
 8014ad0:	b138      	cbz	r0, 8014ae2 <rcl_wait_set_clear+0xae>
 8014ad2:	691a      	ldr	r2, [r3, #16]
 8014ad4:	2100      	movs	r1, #0
 8014ad6:	0092      	lsls	r2, r2, #2
 8014ad8:	f003 ff00 	bl	80188dc <memset>
 8014adc:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8014ade:	2200      	movs	r2, #0
 8014ae0:	611a      	str	r2, [r3, #16]
 8014ae2:	6a18      	ldr	r0, [r3, #32]
 8014ae4:	b138      	cbz	r0, 8014af6 <rcl_wait_set_clear+0xc2>
 8014ae6:	69da      	ldr	r2, [r3, #28]
 8014ae8:	2100      	movs	r1, #0
 8014aea:	0092      	lsls	r2, r2, #2
 8014aec:	f003 fef6 	bl	80188dc <memset>
 8014af0:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8014af2:	2200      	movs	r2, #0
 8014af4:	61da      	str	r2, [r3, #28]
 8014af6:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8014af8:	b138      	cbz	r0, 8014b0a <rcl_wait_set_clear+0xd6>
 8014afa:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8014afc:	2100      	movs	r1, #0
 8014afe:	0092      	lsls	r2, r2, #2
 8014b00:	f003 feec 	bl	80188dc <memset>
 8014b04:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8014b06:	2200      	movs	r2, #0
 8014b08:	629a      	str	r2, [r3, #40]	@ 0x28
 8014b0a:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8014b0c:	b138      	cbz	r0, 8014b1e <rcl_wait_set_clear+0xea>
 8014b0e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8014b10:	2100      	movs	r1, #0
 8014b12:	0092      	lsls	r2, r2, #2
 8014b14:	f003 fee2 	bl	80188dc <memset>
 8014b18:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8014b1a:	2000      	movs	r0, #0
 8014b1c:	6358      	str	r0, [r3, #52]	@ 0x34
 8014b1e:	bd10      	pop	{r4, pc}
 8014b20:	200b      	movs	r0, #11
 8014b22:	4770      	bx	lr
 8014b24:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8014b28:	bd10      	pop	{r4, pc}
 8014b2a:	bf00      	nop

08014b2c <rcl_wait_set_resize>:
 8014b2c:	2800      	cmp	r0, #0
 8014b2e:	f000 8185 	beq.w	8014e3c <rcl_wait_set_resize+0x310>
 8014b32:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014b36:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 8014b38:	b083      	sub	sp, #12
 8014b3a:	4605      	mov	r5, r0
 8014b3c:	2c00      	cmp	r4, #0
 8014b3e:	f000 817f 	beq.w	8014e40 <rcl_wait_set_resize+0x314>
 8014b42:	f04f 0900 	mov.w	r9, #0
 8014b46:	f8d4 a058 	ldr.w	sl, [r4, #88]	@ 0x58
 8014b4a:	461f      	mov	r7, r3
 8014b4c:	4688      	mov	r8, r1
 8014b4e:	e9d4 b313 	ldrd	fp, r3, [r4, #76]	@ 0x4c
 8014b52:	4616      	mov	r6, r2
 8014b54:	f8c0 9004 	str.w	r9, [r0, #4]
 8014b58:	f8c4 9000 	str.w	r9, [r4]
 8014b5c:	2900      	cmp	r1, #0
 8014b5e:	f000 80bd 	beq.w	8014cdc <rcl_wait_set_resize+0x1b0>
 8014b62:	008c      	lsls	r4, r1, #2
 8014b64:	6800      	ldr	r0, [r0, #0]
 8014b66:	9301      	str	r3, [sp, #4]
 8014b68:	4652      	mov	r2, sl
 8014b6a:	4621      	mov	r1, r4
 8014b6c:	4798      	blx	r3
 8014b6e:	9b01      	ldr	r3, [sp, #4]
 8014b70:	6028      	str	r0, [r5, #0]
 8014b72:	2800      	cmp	r0, #0
 8014b74:	f000 80cb 	beq.w	8014d0e <rcl_wait_set_resize+0x1e2>
 8014b78:	4622      	mov	r2, r4
 8014b7a:	4649      	mov	r1, r9
 8014b7c:	9301      	str	r3, [sp, #4]
 8014b7e:	f003 fead 	bl	80188dc <memset>
 8014b82:	f8c5 8004 	str.w	r8, [r5, #4]
 8014b86:	f8d5 8030 	ldr.w	r8, [r5, #48]	@ 0x30
 8014b8a:	9b01      	ldr	r3, [sp, #4]
 8014b8c:	f8d8 0008 	ldr.w	r0, [r8, #8]
 8014b90:	f8c8 9004 	str.w	r9, [r8, #4]
 8014b94:	4652      	mov	r2, sl
 8014b96:	4621      	mov	r1, r4
 8014b98:	4798      	blx	r3
 8014b9a:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8014b9c:	f8c8 0008 	str.w	r0, [r8, #8]
 8014ba0:	689b      	ldr	r3, [r3, #8]
 8014ba2:	2b00      	cmp	r3, #0
 8014ba4:	f000 80ac 	beq.w	8014d00 <rcl_wait_set_resize+0x1d4>
 8014ba8:	4622      	mov	r2, r4
 8014baa:	4649      	mov	r1, r9
 8014bac:	4618      	mov	r0, r3
 8014bae:	f003 fe95 	bl	80188dc <memset>
 8014bb2:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8014bb4:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 8014bb8:	f04f 0800 	mov.w	r8, #0
 8014bbc:	e9d4 2313 	ldrd	r2, r3, [r4, #76]	@ 0x4c
 8014bc0:	f8c5 800c 	str.w	r8, [r5, #12]
 8014bc4:	f8c4 800c 	str.w	r8, [r4, #12]
 8014bc8:	2e00      	cmp	r6, #0
 8014bca:	f040 80a4 	bne.w	8014d16 <rcl_wait_set_resize+0x1ea>
 8014bce:	68a8      	ldr	r0, [r5, #8]
 8014bd0:	b128      	cbz	r0, 8014bde <rcl_wait_set_resize+0xb2>
 8014bd2:	4649      	mov	r1, r9
 8014bd4:	4790      	blx	r2
 8014bd6:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8014bd8:	60ae      	str	r6, [r5, #8]
 8014bda:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 8014bde:	f04f 0800 	mov.w	r8, #0
 8014be2:	19f6      	adds	r6, r6, r7
 8014be4:	f8c4 8010 	str.w	r8, [r4, #16]
 8014be8:	f040 80ac 	bne.w	8014d44 <rcl_wait_set_resize+0x218>
 8014bec:	6960      	ldr	r0, [r4, #20]
 8014bee:	b130      	cbz	r0, 8014bfe <rcl_wait_set_resize+0xd2>
 8014bf0:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8014bf2:	4649      	mov	r1, r9
 8014bf4:	4798      	blx	r3
 8014bf6:	6166      	str	r6, [r4, #20]
 8014bf8:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8014bfa:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 8014bfe:	2600      	movs	r6, #0
 8014c00:	e9d4 a813 	ldrd	sl, r8, [r4, #76]	@ 0x4c
 8014c04:	616e      	str	r6, [r5, #20]
 8014c06:	6426      	str	r6, [r4, #64]	@ 0x40
 8014c08:	2f00      	cmp	r7, #0
 8014c0a:	f040 80ad 	bne.w	8014d68 <rcl_wait_set_resize+0x23c>
 8014c0e:	6928      	ldr	r0, [r5, #16]
 8014c10:	b138      	cbz	r0, 8014c22 <rcl_wait_set_resize+0xf6>
 8014c12:	4649      	mov	r1, r9
 8014c14:	47d0      	blx	sl
 8014c16:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8014c18:	612f      	str	r7, [r5, #16]
 8014c1a:	e9d4 a813 	ldrd	sl, r8, [r4, #76]	@ 0x4c
 8014c1e:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 8014c22:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014c24:	2600      	movs	r6, #0
 8014c26:	61ee      	str	r6, [r5, #28]
 8014c28:	61a6      	str	r6, [r4, #24]
 8014c2a:	2b00      	cmp	r3, #0
 8014c2c:	f040 80af 	bne.w	8014d8e <rcl_wait_set_resize+0x262>
 8014c30:	69a8      	ldr	r0, [r5, #24]
 8014c32:	b120      	cbz	r0, 8014c3e <rcl_wait_set_resize+0x112>
 8014c34:	4649      	mov	r1, r9
 8014c36:	47d0      	blx	sl
 8014c38:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014c3a:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8014c3c:	61ab      	str	r3, [r5, #24]
 8014c3e:	6a20      	ldr	r0, [r4, #32]
 8014c40:	b128      	cbz	r0, 8014c4e <rcl_wait_set_resize+0x122>
 8014c42:	4649      	mov	r1, r9
 8014c44:	47d0      	blx	sl
 8014c46:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8014c48:	2300      	movs	r3, #0
 8014c4a:	e9c4 3307 	strd	r3, r3, [r4, #28]
 8014c4e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8014c50:	6da7      	ldr	r7, [r4, #88]	@ 0x58
 8014c52:	2600      	movs	r6, #0
 8014c54:	e9d4 8913 	ldrd	r8, r9, [r4, #76]	@ 0x4c
 8014c58:	626e      	str	r6, [r5, #36]	@ 0x24
 8014c5a:	6266      	str	r6, [r4, #36]	@ 0x24
 8014c5c:	2b00      	cmp	r3, #0
 8014c5e:	f000 80b6 	beq.w	8014dce <rcl_wait_set_resize+0x2a2>
 8014c62:	ea4f 0a83 	mov.w	sl, r3, lsl #2
 8014c66:	6a28      	ldr	r0, [r5, #32]
 8014c68:	463a      	mov	r2, r7
 8014c6a:	4651      	mov	r1, sl
 8014c6c:	47c8      	blx	r9
 8014c6e:	6228      	str	r0, [r5, #32]
 8014c70:	2800      	cmp	r0, #0
 8014c72:	d04c      	beq.n	8014d0e <rcl_wait_set_resize+0x1e2>
 8014c74:	4652      	mov	r2, sl
 8014c76:	4631      	mov	r1, r6
 8014c78:	f003 fe30 	bl	80188dc <memset>
 8014c7c:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8014c7e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8014c80:	626b      	str	r3, [r5, #36]	@ 0x24
 8014c82:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8014c84:	62a6      	str	r6, [r4, #40]	@ 0x28
 8014c86:	463a      	mov	r2, r7
 8014c88:	4651      	mov	r1, sl
 8014c8a:	47c8      	blx	r9
 8014c8c:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8014c8e:	62e0      	str	r0, [r4, #44]	@ 0x2c
 8014c90:	6adc      	ldr	r4, [r3, #44]	@ 0x2c
 8014c92:	2c00      	cmp	r4, #0
 8014c94:	f000 80f0 	beq.w	8014e78 <rcl_wait_set_resize+0x34c>
 8014c98:	4620      	mov	r0, r4
 8014c9a:	4652      	mov	r2, sl
 8014c9c:	4631      	mov	r1, r6
 8014c9e:	f003 fe1d 	bl	80188dc <memset>
 8014ca2:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8014ca4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014ca6:	6da7      	ldr	r7, [r4, #88]	@ 0x58
 8014ca8:	2600      	movs	r6, #0
 8014caa:	e9d4 8913 	ldrd	r8, r9, [r4, #76]	@ 0x4c
 8014cae:	62ee      	str	r6, [r5, #44]	@ 0x2c
 8014cb0:	6326      	str	r6, [r4, #48]	@ 0x30
 8014cb2:	2b00      	cmp	r3, #0
 8014cb4:	f040 809d 	bne.w	8014df2 <rcl_wait_set_resize+0x2c6>
 8014cb8:	6aa8      	ldr	r0, [r5, #40]	@ 0x28
 8014cba:	b120      	cbz	r0, 8014cc6 <rcl_wait_set_resize+0x19a>
 8014cbc:	4639      	mov	r1, r7
 8014cbe:	47c0      	blx	r8
 8014cc0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014cc2:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8014cc4:	62ab      	str	r3, [r5, #40]	@ 0x28
 8014cc6:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8014cc8:	b310      	cbz	r0, 8014d10 <rcl_wait_set_resize+0x1e4>
 8014cca:	4639      	mov	r1, r7
 8014ccc:	47c0      	blx	r8
 8014cce:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8014cd0:	2000      	movs	r0, #0
 8014cd2:	e9c3 000d 	strd	r0, r0, [r3, #52]	@ 0x34
 8014cd6:	b003      	add	sp, #12
 8014cd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014cdc:	6800      	ldr	r0, [r0, #0]
 8014cde:	b120      	cbz	r0, 8014cea <rcl_wait_set_resize+0x1be>
 8014ce0:	4651      	mov	r1, sl
 8014ce2:	47d8      	blx	fp
 8014ce4:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8014ce6:	f8c5 8000 	str.w	r8, [r5]
 8014cea:	68a0      	ldr	r0, [r4, #8]
 8014cec:	2800      	cmp	r0, #0
 8014cee:	f43f af61 	beq.w	8014bb4 <rcl_wait_set_resize+0x88>
 8014cf2:	4651      	mov	r1, sl
 8014cf4:	47d8      	blx	fp
 8014cf6:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8014cf8:	2300      	movs	r3, #0
 8014cfa:	e9c4 3301 	strd	r3, r3, [r4, #4]
 8014cfe:	e759      	b.n	8014bb4 <rcl_wait_set_resize+0x88>
 8014d00:	6828      	ldr	r0, [r5, #0]
 8014d02:	9301      	str	r3, [sp, #4]
 8014d04:	4651      	mov	r1, sl
 8014d06:	47d8      	blx	fp
 8014d08:	9b01      	ldr	r3, [sp, #4]
 8014d0a:	e9c5 3300 	strd	r3, r3, [r5]
 8014d0e:	200a      	movs	r0, #10
 8014d10:	b003      	add	sp, #12
 8014d12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014d16:	00b4      	lsls	r4, r6, #2
 8014d18:	68a8      	ldr	r0, [r5, #8]
 8014d1a:	464a      	mov	r2, r9
 8014d1c:	4621      	mov	r1, r4
 8014d1e:	4798      	blx	r3
 8014d20:	60a8      	str	r0, [r5, #8]
 8014d22:	2800      	cmp	r0, #0
 8014d24:	d0f3      	beq.n	8014d0e <rcl_wait_set_resize+0x1e2>
 8014d26:	4622      	mov	r2, r4
 8014d28:	4641      	mov	r1, r8
 8014d2a:	f003 fdd7 	bl	80188dc <memset>
 8014d2e:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8014d30:	60ee      	str	r6, [r5, #12]
 8014d32:	f04f 0800 	mov.w	r8, #0
 8014d36:	19f6      	adds	r6, r6, r7
 8014d38:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 8014d3c:	f8c4 8010 	str.w	r8, [r4, #16]
 8014d40:	f43f af54 	beq.w	8014bec <rcl_wait_set_resize+0xc0>
 8014d44:	00b6      	lsls	r6, r6, #2
 8014d46:	464a      	mov	r2, r9
 8014d48:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 8014d4a:	6960      	ldr	r0, [r4, #20]
 8014d4c:	4631      	mov	r1, r6
 8014d4e:	4798      	blx	r3
 8014d50:	4681      	mov	r9, r0
 8014d52:	6160      	str	r0, [r4, #20]
 8014d54:	2800      	cmp	r0, #0
 8014d56:	d076      	beq.n	8014e46 <rcl_wait_set_resize+0x31a>
 8014d58:	4632      	mov	r2, r6
 8014d5a:	4641      	mov	r1, r8
 8014d5c:	f003 fdbe 	bl	80188dc <memset>
 8014d60:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8014d62:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 8014d66:	e74a      	b.n	8014bfe <rcl_wait_set_resize+0xd2>
 8014d68:	00bc      	lsls	r4, r7, #2
 8014d6a:	6928      	ldr	r0, [r5, #16]
 8014d6c:	464a      	mov	r2, r9
 8014d6e:	4621      	mov	r1, r4
 8014d70:	47c0      	blx	r8
 8014d72:	6128      	str	r0, [r5, #16]
 8014d74:	2800      	cmp	r0, #0
 8014d76:	d0ca      	beq.n	8014d0e <rcl_wait_set_resize+0x1e2>
 8014d78:	4622      	mov	r2, r4
 8014d7a:	4631      	mov	r1, r6
 8014d7c:	f003 fdae 	bl	80188dc <memset>
 8014d80:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8014d82:	616f      	str	r7, [r5, #20]
 8014d84:	e9d4 a813 	ldrd	sl, r8, [r4, #76]	@ 0x4c
 8014d88:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 8014d8c:	e749      	b.n	8014c22 <rcl_wait_set_resize+0xf6>
 8014d8e:	009c      	lsls	r4, r3, #2
 8014d90:	69a8      	ldr	r0, [r5, #24]
 8014d92:	464a      	mov	r2, r9
 8014d94:	4621      	mov	r1, r4
 8014d96:	47c0      	blx	r8
 8014d98:	61a8      	str	r0, [r5, #24]
 8014d9a:	2800      	cmp	r0, #0
 8014d9c:	d0b7      	beq.n	8014d0e <rcl_wait_set_resize+0x1e2>
 8014d9e:	4622      	mov	r2, r4
 8014da0:	4631      	mov	r1, r6
 8014da2:	f003 fd9b 	bl	80188dc <memset>
 8014da6:	6b2f      	ldr	r7, [r5, #48]	@ 0x30
 8014da8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014daa:	61eb      	str	r3, [r5, #28]
 8014dac:	6a38      	ldr	r0, [r7, #32]
 8014dae:	61fe      	str	r6, [r7, #28]
 8014db0:	464a      	mov	r2, r9
 8014db2:	4621      	mov	r1, r4
 8014db4:	47c0      	blx	r8
 8014db6:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8014db8:	6238      	str	r0, [r7, #32]
 8014dba:	6a1f      	ldr	r7, [r3, #32]
 8014dbc:	2f00      	cmp	r7, #0
 8014dbe:	d054      	beq.n	8014e6a <rcl_wait_set_resize+0x33e>
 8014dc0:	4622      	mov	r2, r4
 8014dc2:	4631      	mov	r1, r6
 8014dc4:	4638      	mov	r0, r7
 8014dc6:	f003 fd89 	bl	80188dc <memset>
 8014dca:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8014dcc:	e73f      	b.n	8014c4e <rcl_wait_set_resize+0x122>
 8014dce:	6a28      	ldr	r0, [r5, #32]
 8014dd0:	b120      	cbz	r0, 8014ddc <rcl_wait_set_resize+0x2b0>
 8014dd2:	4639      	mov	r1, r7
 8014dd4:	47c0      	blx	r8
 8014dd6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8014dd8:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8014dda:	622b      	str	r3, [r5, #32]
 8014ddc:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8014dde:	2800      	cmp	r0, #0
 8014de0:	f43f af60 	beq.w	8014ca4 <rcl_wait_set_resize+0x178>
 8014de4:	4639      	mov	r1, r7
 8014de6:	47c0      	blx	r8
 8014de8:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8014dea:	2300      	movs	r3, #0
 8014dec:	e9c4 330a 	strd	r3, r3, [r4, #40]	@ 0x28
 8014df0:	e758      	b.n	8014ca4 <rcl_wait_set_resize+0x178>
 8014df2:	009c      	lsls	r4, r3, #2
 8014df4:	6aa8      	ldr	r0, [r5, #40]	@ 0x28
 8014df6:	463a      	mov	r2, r7
 8014df8:	4621      	mov	r1, r4
 8014dfa:	47c8      	blx	r9
 8014dfc:	62a8      	str	r0, [r5, #40]	@ 0x28
 8014dfe:	2800      	cmp	r0, #0
 8014e00:	d085      	beq.n	8014d0e <rcl_wait_set_resize+0x1e2>
 8014e02:	4622      	mov	r2, r4
 8014e04:	4631      	mov	r1, r6
 8014e06:	f003 fd69 	bl	80188dc <memset>
 8014e0a:	f8d5 a030 	ldr.w	sl, [r5, #48]	@ 0x30
 8014e0e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014e10:	62eb      	str	r3, [r5, #44]	@ 0x2c
 8014e12:	f8da 0038 	ldr.w	r0, [sl, #56]	@ 0x38
 8014e16:	f8ca 6034 	str.w	r6, [sl, #52]	@ 0x34
 8014e1a:	463a      	mov	r2, r7
 8014e1c:	4621      	mov	r1, r4
 8014e1e:	47c8      	blx	r9
 8014e20:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8014e22:	f8ca 0038 	str.w	r0, [sl, #56]	@ 0x38
 8014e26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014e28:	b36b      	cbz	r3, 8014e86 <rcl_wait_set_resize+0x35a>
 8014e2a:	4622      	mov	r2, r4
 8014e2c:	4631      	mov	r1, r6
 8014e2e:	4618      	mov	r0, r3
 8014e30:	f003 fd54 	bl	80188dc <memset>
 8014e34:	4630      	mov	r0, r6
 8014e36:	b003      	add	sp, #12
 8014e38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014e3c:	200b      	movs	r0, #11
 8014e3e:	4770      	bx	lr
 8014e40:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8014e44:	e764      	b.n	8014d10 <rcl_wait_set_resize+0x1e4>
 8014e46:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8014e48:	68a8      	ldr	r0, [r5, #8]
 8014e4a:	6d99      	ldr	r1, [r3, #88]	@ 0x58
 8014e4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8014e4e:	4798      	blx	r3
 8014e50:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8014e52:	6928      	ldr	r0, [r5, #16]
 8014e54:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8014e56:	6d99      	ldr	r1, [r3, #88]	@ 0x58
 8014e58:	f8c5 900c 	str.w	r9, [r5, #12]
 8014e5c:	f8c5 9008 	str.w	r9, [r5, #8]
 8014e60:	4790      	blx	r2
 8014e62:	e9c5 9904 	strd	r9, r9, [r5, #16]
 8014e66:	200a      	movs	r0, #10
 8014e68:	e752      	b.n	8014d10 <rcl_wait_set_resize+0x1e4>
 8014e6a:	69a8      	ldr	r0, [r5, #24]
 8014e6c:	4649      	mov	r1, r9
 8014e6e:	47d0      	blx	sl
 8014e70:	e9c5 7706 	strd	r7, r7, [r5, #24]
 8014e74:	200a      	movs	r0, #10
 8014e76:	e74b      	b.n	8014d10 <rcl_wait_set_resize+0x1e4>
 8014e78:	6a28      	ldr	r0, [r5, #32]
 8014e7a:	4639      	mov	r1, r7
 8014e7c:	47c0      	blx	r8
 8014e7e:	e9c5 4408 	strd	r4, r4, [r5, #32]
 8014e82:	200a      	movs	r0, #10
 8014e84:	e744      	b.n	8014d10 <rcl_wait_set_resize+0x1e4>
 8014e86:	6aa8      	ldr	r0, [r5, #40]	@ 0x28
 8014e88:	9301      	str	r3, [sp, #4]
 8014e8a:	4639      	mov	r1, r7
 8014e8c:	47c0      	blx	r8
 8014e8e:	9b01      	ldr	r3, [sp, #4]
 8014e90:	200a      	movs	r0, #10
 8014e92:	e9c5 330a 	strd	r3, r3, [r5, #40]	@ 0x28
 8014e96:	e73b      	b.n	8014d10 <rcl_wait_set_resize+0x1e4>

08014e98 <rcl_wait_set_init>:
 8014e98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014e9c:	b084      	sub	sp, #16
 8014e9e:	4604      	mov	r4, r0
 8014ea0:	a810      	add	r0, sp, #64	@ 0x40
 8014ea2:	f8dd a03c 	ldr.w	sl, [sp, #60]	@ 0x3c
 8014ea6:	460f      	mov	r7, r1
 8014ea8:	4690      	mov	r8, r2
 8014eaa:	4699      	mov	r9, r3
 8014eac:	f7f8 f934 	bl	800d118 <rcutils_allocator_is_valid>
 8014eb0:	2800      	cmp	r0, #0
 8014eb2:	d06b      	beq.n	8014f8c <rcl_wait_set_init+0xf4>
 8014eb4:	2c00      	cmp	r4, #0
 8014eb6:	d069      	beq.n	8014f8c <rcl_wait_set_init+0xf4>
 8014eb8:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8014eba:	b125      	cbz	r5, 8014ec6 <rcl_wait_set_init+0x2e>
 8014ebc:	2564      	movs	r5, #100	@ 0x64
 8014ebe:	4628      	mov	r0, r5
 8014ec0:	b004      	add	sp, #16
 8014ec2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014ec6:	f1ba 0f00 	cmp.w	sl, #0
 8014eca:	d05f      	beq.n	8014f8c <rcl_wait_set_init+0xf4>
 8014ecc:	4650      	mov	r0, sl
 8014ece:	f7f6 f88d 	bl	800afec <rcl_context_is_valid>
 8014ed2:	2800      	cmp	r0, #0
 8014ed4:	d067      	beq.n	8014fa6 <rcl_wait_set_init+0x10e>
 8014ed6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8014ed8:	9914      	ldr	r1, [sp, #80]	@ 0x50
 8014eda:	205c      	movs	r0, #92	@ 0x5c
 8014edc:	4798      	blx	r3
 8014ede:	6320      	str	r0, [r4, #48]	@ 0x30
 8014ee0:	2800      	cmp	r0, #0
 8014ee2:	d062      	beq.n	8014faa <rcl_wait_set_init+0x112>
 8014ee4:	4629      	mov	r1, r5
 8014ee6:	225c      	movs	r2, #92	@ 0x5c
 8014ee8:	f003 fcf8 	bl	80188dc <memset>
 8014eec:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	@ 0x34
 8014ef0:	eb03 0e02 	add.w	lr, r3, r2
 8014ef4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014ef6:	6b26      	ldr	r6, [r4, #48]	@ 0x30
 8014ef8:	f10d 0c40 	add.w	ip, sp, #64	@ 0x40
 8014efc:	449e      	add	lr, r3
 8014efe:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8014f02:	e9c6 5501 	strd	r5, r5, [r6, #4]
 8014f06:	e9c6 5504 	strd	r5, r5, [r6, #16]
 8014f0a:	e9c6 5507 	strd	r5, r5, [r6, #28]
 8014f0e:	e9c6 550a 	strd	r5, r5, [r6, #40]	@ 0x28
 8014f12:	e9c6 550d 	strd	r5, r5, [r6, #52]	@ 0x34
 8014f16:	f106 0548 	add.w	r5, r6, #72	@ 0x48
 8014f1a:	f8c6 a044 	str.w	sl, [r6, #68]	@ 0x44
 8014f1e:	f8da a000 	ldr.w	sl, [sl]
 8014f22:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8014f24:	44c6      	add	lr, r8
 8014f26:	f8dc 3000 	ldr.w	r3, [ip]
 8014f2a:	602b      	str	r3, [r5, #0]
 8014f2c:	eb0e 0147 	add.w	r1, lr, r7, lsl #1
 8014f30:	f10a 0028 	add.w	r0, sl, #40	@ 0x28
 8014f34:	f001 ff14 	bl	8016d60 <rmw_create_wait_set>
 8014f38:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8014f3a:	63f0      	str	r0, [r6, #60]	@ 0x3c
 8014f3c:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8014f3e:	b350      	cbz	r0, 8014f96 <rcl_wait_set_init+0xfe>
 8014f40:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014f42:	9302      	str	r3, [sp, #8]
 8014f44:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8014f46:	9301      	str	r3, [sp, #4]
 8014f48:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014f4a:	9300      	str	r3, [sp, #0]
 8014f4c:	4642      	mov	r2, r8
 8014f4e:	464b      	mov	r3, r9
 8014f50:	4639      	mov	r1, r7
 8014f52:	4620      	mov	r0, r4
 8014f54:	f7ff fdea 	bl	8014b2c <rcl_wait_set_resize>
 8014f58:	4605      	mov	r5, r0
 8014f5a:	2800      	cmp	r0, #0
 8014f5c:	d0af      	beq.n	8014ebe <rcl_wait_set_init+0x26>
 8014f5e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8014f60:	bb2b      	cbnz	r3, 8014fae <rcl_wait_set_init+0x116>
 8014f62:	2600      	movs	r6, #0
 8014f64:	e9cd 6601 	strd	r6, r6, [sp, #4]
 8014f68:	9600      	str	r6, [sp, #0]
 8014f6a:	4633      	mov	r3, r6
 8014f6c:	4632      	mov	r2, r6
 8014f6e:	4631      	mov	r1, r6
 8014f70:	4620      	mov	r0, r4
 8014f72:	f7ff fddb 	bl	8014b2c <rcl_wait_set_resize>
 8014f76:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8014f78:	2800      	cmp	r0, #0
 8014f7a:	d0a0      	beq.n	8014ebe <rcl_wait_set_init+0x26>
 8014f7c:	6cc3      	ldr	r3, [r0, #76]	@ 0x4c
 8014f7e:	6d81      	ldr	r1, [r0, #88]	@ 0x58
 8014f80:	4798      	blx	r3
 8014f82:	4628      	mov	r0, r5
 8014f84:	6326      	str	r6, [r4, #48]	@ 0x30
 8014f86:	b004      	add	sp, #16
 8014f88:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014f8c:	250b      	movs	r5, #11
 8014f8e:	4628      	mov	r0, r5
 8014f90:	b004      	add	sp, #16
 8014f92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014f96:	2501      	movs	r5, #1
 8014f98:	f001 feec 	bl	8016d74 <rmw_destroy_wait_set>
 8014f9c:	2800      	cmp	r0, #0
 8014f9e:	bf18      	it	ne
 8014fa0:	f44f 7561 	movne.w	r5, #900	@ 0x384
 8014fa4:	e7dd      	b.n	8014f62 <rcl_wait_set_init+0xca>
 8014fa6:	2565      	movs	r5, #101	@ 0x65
 8014fa8:	e789      	b.n	8014ebe <rcl_wait_set_init+0x26>
 8014faa:	250a      	movs	r5, #10
 8014fac:	e787      	b.n	8014ebe <rcl_wait_set_init+0x26>
 8014fae:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8014fb0:	e7f2      	b.n	8014f98 <rcl_wait_set_init+0x100>
 8014fb2:	bf00      	nop

08014fb4 <rcl_wait_set_add_guard_condition>:
 8014fb4:	b318      	cbz	r0, 8014ffe <rcl_wait_set_add_guard_condition+0x4a>
 8014fb6:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8014fb8:	b570      	push	{r4, r5, r6, lr}
 8014fba:	4604      	mov	r4, r0
 8014fbc:	b30b      	cbz	r3, 8015002 <rcl_wait_set_add_guard_condition+0x4e>
 8014fbe:	b319      	cbz	r1, 8015008 <rcl_wait_set_add_guard_condition+0x54>
 8014fc0:	68dd      	ldr	r5, [r3, #12]
 8014fc2:	68c0      	ldr	r0, [r0, #12]
 8014fc4:	4285      	cmp	r5, r0
 8014fc6:	d217      	bcs.n	8014ff8 <rcl_wait_set_add_guard_condition+0x44>
 8014fc8:	68a0      	ldr	r0, [r4, #8]
 8014fca:	1c6e      	adds	r6, r5, #1
 8014fcc:	60de      	str	r6, [r3, #12]
 8014fce:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
 8014fd2:	b102      	cbz	r2, 8014fd6 <rcl_wait_set_add_guard_condition+0x22>
 8014fd4:	6015      	str	r5, [r2, #0]
 8014fd6:	4608      	mov	r0, r1
 8014fd8:	f7ff f874 	bl	80140c4 <rcl_guard_condition_get_rmw_handle>
 8014fdc:	b150      	cbz	r0, 8014ff4 <rcl_wait_set_add_guard_condition+0x40>
 8014fde:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8014fe0:	6842      	ldr	r2, [r0, #4]
 8014fe2:	695b      	ldr	r3, [r3, #20]
 8014fe4:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8014fe8:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8014fea:	6913      	ldr	r3, [r2, #16]
 8014fec:	3301      	adds	r3, #1
 8014fee:	2000      	movs	r0, #0
 8014ff0:	6113      	str	r3, [r2, #16]
 8014ff2:	bd70      	pop	{r4, r5, r6, pc}
 8014ff4:	2001      	movs	r0, #1
 8014ff6:	bd70      	pop	{r4, r5, r6, pc}
 8014ff8:	f240 3086 	movw	r0, #902	@ 0x386
 8014ffc:	bd70      	pop	{r4, r5, r6, pc}
 8014ffe:	200b      	movs	r0, #11
 8015000:	4770      	bx	lr
 8015002:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8015006:	bd70      	pop	{r4, r5, r6, pc}
 8015008:	200b      	movs	r0, #11
 801500a:	bd70      	pop	{r4, r5, r6, pc}

0801500c <rcl_wait_set_add_timer>:
 801500c:	b328      	cbz	r0, 801505a <rcl_wait_set_add_timer+0x4e>
 801500e:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8015010:	b570      	push	{r4, r5, r6, lr}
 8015012:	4604      	mov	r4, r0
 8015014:	b31b      	cbz	r3, 801505e <rcl_wait_set_add_timer+0x52>
 8015016:	b329      	cbz	r1, 8015064 <rcl_wait_set_add_timer+0x58>
 8015018:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 801501a:	6965      	ldr	r5, [r4, #20]
 801501c:	42a8      	cmp	r0, r5
 801501e:	d219      	bcs.n	8015054 <rcl_wait_set_add_timer+0x48>
 8015020:	6925      	ldr	r5, [r4, #16]
 8015022:	1c46      	adds	r6, r0, #1
 8015024:	641e      	str	r6, [r3, #64]	@ 0x40
 8015026:	f845 1020 	str.w	r1, [r5, r0, lsl #2]
 801502a:	b102      	cbz	r2, 801502e <rcl_wait_set_add_timer+0x22>
 801502c:	6010      	str	r0, [r2, #0]
 801502e:	4608      	mov	r0, r1
 8015030:	f7f7 f882 	bl	800c138 <rcl_timer_get_guard_condition>
 8015034:	b168      	cbz	r0, 8015052 <rcl_wait_set_add_timer+0x46>
 8015036:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8015038:	68e3      	ldr	r3, [r4, #12]
 801503a:	6c15      	ldr	r5, [r2, #64]	@ 0x40
 801503c:	3b01      	subs	r3, #1
 801503e:	441d      	add	r5, r3
 8015040:	f7ff f840 	bl	80140c4 <rcl_guard_condition_get_rmw_handle>
 8015044:	b180      	cbz	r0, 8015068 <rcl_wait_set_add_timer+0x5c>
 8015046:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015048:	6842      	ldr	r2, [r0, #4]
 801504a:	695b      	ldr	r3, [r3, #20]
 801504c:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8015050:	2000      	movs	r0, #0
 8015052:	bd70      	pop	{r4, r5, r6, pc}
 8015054:	f240 3086 	movw	r0, #902	@ 0x386
 8015058:	bd70      	pop	{r4, r5, r6, pc}
 801505a:	200b      	movs	r0, #11
 801505c:	4770      	bx	lr
 801505e:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8015062:	bd70      	pop	{r4, r5, r6, pc}
 8015064:	200b      	movs	r0, #11
 8015066:	bd70      	pop	{r4, r5, r6, pc}
 8015068:	2001      	movs	r0, #1
 801506a:	bd70      	pop	{r4, r5, r6, pc}

0801506c <rcl_wait_set_add_client>:
 801506c:	b318      	cbz	r0, 80150b6 <rcl_wait_set_add_client+0x4a>
 801506e:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8015070:	b570      	push	{r4, r5, r6, lr}
 8015072:	4604      	mov	r4, r0
 8015074:	b30b      	cbz	r3, 80150ba <rcl_wait_set_add_client+0x4e>
 8015076:	b319      	cbz	r1, 80150c0 <rcl_wait_set_add_client+0x54>
 8015078:	699d      	ldr	r5, [r3, #24]
 801507a:	69c0      	ldr	r0, [r0, #28]
 801507c:	4285      	cmp	r5, r0
 801507e:	d217      	bcs.n	80150b0 <rcl_wait_set_add_client+0x44>
 8015080:	69a0      	ldr	r0, [r4, #24]
 8015082:	1c6e      	adds	r6, r5, #1
 8015084:	619e      	str	r6, [r3, #24]
 8015086:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
 801508a:	b102      	cbz	r2, 801508e <rcl_wait_set_add_client+0x22>
 801508c:	6015      	str	r5, [r2, #0]
 801508e:	4608      	mov	r0, r1
 8015090:	f7fe fe6e 	bl	8013d70 <rcl_client_get_rmw_handle>
 8015094:	b150      	cbz	r0, 80150ac <rcl_wait_set_add_client+0x40>
 8015096:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015098:	6842      	ldr	r2, [r0, #4]
 801509a:	6a1b      	ldr	r3, [r3, #32]
 801509c:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80150a0:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 80150a2:	69d3      	ldr	r3, [r2, #28]
 80150a4:	3301      	adds	r3, #1
 80150a6:	2000      	movs	r0, #0
 80150a8:	61d3      	str	r3, [r2, #28]
 80150aa:	bd70      	pop	{r4, r5, r6, pc}
 80150ac:	2001      	movs	r0, #1
 80150ae:	bd70      	pop	{r4, r5, r6, pc}
 80150b0:	f240 3086 	movw	r0, #902	@ 0x386
 80150b4:	bd70      	pop	{r4, r5, r6, pc}
 80150b6:	200b      	movs	r0, #11
 80150b8:	4770      	bx	lr
 80150ba:	f44f 7061 	mov.w	r0, #900	@ 0x384
 80150be:	bd70      	pop	{r4, r5, r6, pc}
 80150c0:	200b      	movs	r0, #11
 80150c2:	bd70      	pop	{r4, r5, r6, pc}

080150c4 <rcl_wait_set_add_service>:
 80150c4:	b318      	cbz	r0, 801510e <rcl_wait_set_add_service+0x4a>
 80150c6:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 80150c8:	b570      	push	{r4, r5, r6, lr}
 80150ca:	4604      	mov	r4, r0
 80150cc:	b30b      	cbz	r3, 8015112 <rcl_wait_set_add_service+0x4e>
 80150ce:	b319      	cbz	r1, 8015118 <rcl_wait_set_add_service+0x54>
 80150d0:	6a5d      	ldr	r5, [r3, #36]	@ 0x24
 80150d2:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 80150d4:	4285      	cmp	r5, r0
 80150d6:	d217      	bcs.n	8015108 <rcl_wait_set_add_service+0x44>
 80150d8:	6a20      	ldr	r0, [r4, #32]
 80150da:	1c6e      	adds	r6, r5, #1
 80150dc:	625e      	str	r6, [r3, #36]	@ 0x24
 80150de:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
 80150e2:	b102      	cbz	r2, 80150e6 <rcl_wait_set_add_service+0x22>
 80150e4:	6015      	str	r5, [r2, #0]
 80150e6:	4608      	mov	r0, r1
 80150e8:	f7ff f9c8 	bl	801447c <rcl_service_get_rmw_handle>
 80150ec:	b150      	cbz	r0, 8015104 <rcl_wait_set_add_service+0x40>
 80150ee:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80150f0:	6842      	ldr	r2, [r0, #4]
 80150f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80150f4:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80150f8:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 80150fa:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 80150fc:	3301      	adds	r3, #1
 80150fe:	2000      	movs	r0, #0
 8015100:	6293      	str	r3, [r2, #40]	@ 0x28
 8015102:	bd70      	pop	{r4, r5, r6, pc}
 8015104:	2001      	movs	r0, #1
 8015106:	bd70      	pop	{r4, r5, r6, pc}
 8015108:	f240 3086 	movw	r0, #902	@ 0x386
 801510c:	bd70      	pop	{r4, r5, r6, pc}
 801510e:	200b      	movs	r0, #11
 8015110:	4770      	bx	lr
 8015112:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8015116:	bd70      	pop	{r4, r5, r6, pc}
 8015118:	200b      	movs	r0, #11
 801511a:	bd70      	pop	{r4, r5, r6, pc}
 801511c:	0000      	movs	r0, r0
	...

08015120 <rcl_wait>:
 8015120:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015124:	ed2d 8b02 	vpush	{d8}
 8015128:	b08d      	sub	sp, #52	@ 0x34
 801512a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801512e:	2800      	cmp	r0, #0
 8015130:	f000 8143 	beq.w	80153ba <rcl_wait+0x29a>
 8015134:	6b06      	ldr	r6, [r0, #48]	@ 0x30
 8015136:	4605      	mov	r5, r0
 8015138:	2e00      	cmp	r6, #0
 801513a:	f000 8112 	beq.w	8015362 <rcl_wait+0x242>
 801513e:	6843      	ldr	r3, [r0, #4]
 8015140:	b983      	cbnz	r3, 8015164 <rcl_wait+0x44>
 8015142:	68eb      	ldr	r3, [r5, #12]
 8015144:	b973      	cbnz	r3, 8015164 <rcl_wait+0x44>
 8015146:	696b      	ldr	r3, [r5, #20]
 8015148:	b963      	cbnz	r3, 8015164 <rcl_wait+0x44>
 801514a:	69eb      	ldr	r3, [r5, #28]
 801514c:	b953      	cbnz	r3, 8015164 <rcl_wait+0x44>
 801514e:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 8015150:	b943      	cbnz	r3, 8015164 <rcl_wait+0x44>
 8015152:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8015154:	b933      	cbnz	r3, 8015164 <rcl_wait+0x44>
 8015156:	f240 3085 	movw	r0, #901	@ 0x385
 801515a:	b00d      	add	sp, #52	@ 0x34
 801515c:	ecbd 8b02 	vpop	{d8}
 8015160:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015164:	9b04      	ldr	r3, [sp, #16]
 8015166:	6c32      	ldr	r2, [r6, #64]	@ 0x40
 8015168:	2b01      	cmp	r3, #1
 801516a:	9b05      	ldr	r3, [sp, #20]
 801516c:	f173 0300 	sbcs.w	r3, r3, #0
 8015170:	f2c0 80f0 	blt.w	8015354 <rcl_wait+0x234>
 8015174:	e9dd 8704 	ldrd	r8, r7, [sp, #16]
 8015178:	4643      	mov	r3, r8
 801517a:	2a00      	cmp	r2, #0
 801517c:	f000 8133 	beq.w	80153e6 <rcl_wait+0x2c6>
 8015180:	2400      	movs	r4, #0
 8015182:	4613      	mov	r3, r2
 8015184:	ed9f 8b9c 	vldr	d8, [pc, #624]	@ 80153f8 <rcl_wait+0x2d8>
 8015188:	46a2      	mov	sl, r4
 801518a:	46a3      	mov	fp, r4
 801518c:	f240 3921 	movw	r9, #801	@ 0x321
 8015190:	4632      	mov	r2, r6
 8015192:	e014      	b.n	80151be <rcl_wait+0x9e>
 8015194:	2800      	cmp	r0, #0
 8015196:	d1e0      	bne.n	801515a <rcl_wait+0x3a>
 8015198:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 801519c:	4542      	cmp	r2, r8
 801519e:	eb73 0107 	sbcs.w	r1, r3, r7
 80151a2:	da03      	bge.n	80151ac <rcl_wait+0x8c>
 80151a4:	4690      	mov	r8, r2
 80151a6:	461f      	mov	r7, r3
 80151a8:	f04f 0b01 	mov.w	fp, #1
 80151ac:	6b2a      	ldr	r2, [r5, #48]	@ 0x30
 80151ae:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 80151b0:	3401      	adds	r4, #1
 80151b2:	f14a 0a00 	adc.w	sl, sl, #0
 80151b6:	429c      	cmp	r4, r3
 80151b8:	f17a 0100 	sbcs.w	r1, sl, #0
 80151bc:	d228      	bcs.n	8015210 <rcl_wait+0xf0>
 80151be:	6928      	ldr	r0, [r5, #16]
 80151c0:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 80151c4:	a908      	add	r1, sp, #32
 80151c6:	00a6      	lsls	r6, r4, #2
 80151c8:	2800      	cmp	r0, #0
 80151ca:	d0f1      	beq.n	80151b0 <rcl_wait+0x90>
 80151cc:	68eb      	ldr	r3, [r5, #12]
 80151ce:	f8d2 c014 	ldr.w	ip, [r2, #20]
 80151d2:	4423      	add	r3, r4
 80151d4:	f85c e023 	ldr.w	lr, [ip, r3, lsl #2]
 80151d8:	f1be 0f00 	cmp.w	lr, #0
 80151dc:	d006      	beq.n	80151ec <rcl_wait+0xcc>
 80151de:	6913      	ldr	r3, [r2, #16]
 80151e0:	f84c e023 	str.w	lr, [ip, r3, lsl #2]
 80151e4:	3301      	adds	r3, #1
 80151e6:	6113      	str	r3, [r2, #16]
 80151e8:	692b      	ldr	r3, [r5, #16]
 80151ea:	5998      	ldr	r0, [r3, r6]
 80151ec:	ed8d 8b08 	vstr	d8, [sp, #32]
 80151f0:	f7f6 ff70 	bl	800c0d4 <rcl_timer_get_time_until_next_call>
 80151f4:	4548      	cmp	r0, r9
 80151f6:	d1cd      	bne.n	8015194 <rcl_wait+0x74>
 80151f8:	692b      	ldr	r3, [r5, #16]
 80151fa:	6b2a      	ldr	r2, [r5, #48]	@ 0x30
 80151fc:	2100      	movs	r1, #0
 80151fe:	5199      	str	r1, [r3, r6]
 8015200:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8015202:	3401      	adds	r4, #1
 8015204:	f14a 0a00 	adc.w	sl, sl, #0
 8015208:	429c      	cmp	r4, r3
 801520a:	f17a 0100 	sbcs.w	r1, sl, #0
 801520e:	d3d6      	bcc.n	80151be <rcl_wait+0x9e>
 8015210:	4616      	mov	r6, r2
 8015212:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 8015216:	4313      	orrs	r3, r2
 8015218:	46d9      	mov	r9, fp
 801521a:	f040 80a9 	bne.w	8015370 <rcl_wait+0x250>
 801521e:	2300      	movs	r3, #0
 8015220:	2200      	movs	r2, #0
 8015222:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8015226:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
 801522a:	ab08      	add	r3, sp, #32
 801522c:	9302      	str	r3, [sp, #8]
 801522e:	6bf2      	ldr	r2, [r6, #60]	@ 0x3c
 8015230:	f106 0334 	add.w	r3, r6, #52	@ 0x34
 8015234:	e9cd 3200 	strd	r3, r2, [sp]
 8015238:	f106 0110 	add.w	r1, r6, #16
 801523c:	f106 031c 	add.w	r3, r6, #28
 8015240:	f106 0228 	add.w	r2, r6, #40	@ 0x28
 8015244:	1d30      	adds	r0, r6, #4
 8015246:	f001 fc13 	bl	8016a70 <rmw_wait>
 801524a:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 801524c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 801524e:	4680      	mov	r8, r0
 8015250:	b1ca      	cbz	r2, 8015286 <rcl_wait+0x166>
 8015252:	2400      	movs	r4, #0
 8015254:	4627      	mov	r7, r4
 8015256:	692a      	ldr	r2, [r5, #16]
 8015258:	f852 0024 	ldr.w	r0, [r2, r4, lsl #2]
 801525c:	f10d 011f 	add.w	r1, sp, #31
 8015260:	00a6      	lsls	r6, r4, #2
 8015262:	b160      	cbz	r0, 801527e <rcl_wait+0x15e>
 8015264:	f88d 701f 	strb.w	r7, [sp, #31]
 8015268:	f7f6 fefa 	bl	800c060 <rcl_timer_is_ready>
 801526c:	2800      	cmp	r0, #0
 801526e:	f47f af74 	bne.w	801515a <rcl_wait+0x3a>
 8015272:	f89d 301f 	ldrb.w	r3, [sp, #31]
 8015276:	b90b      	cbnz	r3, 801527c <rcl_wait+0x15c>
 8015278:	692a      	ldr	r2, [r5, #16]
 801527a:	5193      	str	r3, [r2, r6]
 801527c:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 801527e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8015280:	3401      	adds	r4, #1
 8015282:	42a2      	cmp	r2, r4
 8015284:	d8e7      	bhi.n	8015256 <rcl_wait+0x136>
 8015286:	f038 0002 	bics.w	r0, r8, #2
 801528a:	f040 8090 	bne.w	80153ae <rcl_wait+0x28e>
 801528e:	686e      	ldr	r6, [r5, #4]
 8015290:	4602      	mov	r2, r0
 8015292:	b91e      	cbnz	r6, 801529c <rcl_wait+0x17c>
 8015294:	e00d      	b.n	80152b2 <rcl_wait+0x192>
 8015296:	3201      	adds	r2, #1
 8015298:	42b2      	cmp	r2, r6
 801529a:	d00a      	beq.n	80152b2 <rcl_wait+0x192>
 801529c:	6899      	ldr	r1, [r3, #8]
 801529e:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 80152a2:	2900      	cmp	r1, #0
 80152a4:	d1f7      	bne.n	8015296 <rcl_wait+0x176>
 80152a6:	682c      	ldr	r4, [r5, #0]
 80152a8:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
 80152ac:	3201      	adds	r2, #1
 80152ae:	42b2      	cmp	r2, r6
 80152b0:	d1f4      	bne.n	801529c <rcl_wait+0x17c>
 80152b2:	68ee      	ldr	r6, [r5, #12]
 80152b4:	2200      	movs	r2, #0
 80152b6:	b91e      	cbnz	r6, 80152c0 <rcl_wait+0x1a0>
 80152b8:	e00d      	b.n	80152d6 <rcl_wait+0x1b6>
 80152ba:	3201      	adds	r2, #1
 80152bc:	42b2      	cmp	r2, r6
 80152be:	d00a      	beq.n	80152d6 <rcl_wait+0x1b6>
 80152c0:	6959      	ldr	r1, [r3, #20]
 80152c2:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 80152c6:	2900      	cmp	r1, #0
 80152c8:	d1f7      	bne.n	80152ba <rcl_wait+0x19a>
 80152ca:	68ac      	ldr	r4, [r5, #8]
 80152cc:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
 80152d0:	3201      	adds	r2, #1
 80152d2:	42b2      	cmp	r2, r6
 80152d4:	d1f4      	bne.n	80152c0 <rcl_wait+0x1a0>
 80152d6:	69ee      	ldr	r6, [r5, #28]
 80152d8:	2200      	movs	r2, #0
 80152da:	b91e      	cbnz	r6, 80152e4 <rcl_wait+0x1c4>
 80152dc:	e00d      	b.n	80152fa <rcl_wait+0x1da>
 80152de:	3201      	adds	r2, #1
 80152e0:	42b2      	cmp	r2, r6
 80152e2:	d00a      	beq.n	80152fa <rcl_wait+0x1da>
 80152e4:	6a19      	ldr	r1, [r3, #32]
 80152e6:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 80152ea:	2900      	cmp	r1, #0
 80152ec:	d1f7      	bne.n	80152de <rcl_wait+0x1be>
 80152ee:	69ac      	ldr	r4, [r5, #24]
 80152f0:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
 80152f4:	3201      	adds	r2, #1
 80152f6:	42b2      	cmp	r2, r6
 80152f8:	d1f4      	bne.n	80152e4 <rcl_wait+0x1c4>
 80152fa:	6a6e      	ldr	r6, [r5, #36]	@ 0x24
 80152fc:	2200      	movs	r2, #0
 80152fe:	b91e      	cbnz	r6, 8015308 <rcl_wait+0x1e8>
 8015300:	e00d      	b.n	801531e <rcl_wait+0x1fe>
 8015302:	3201      	adds	r2, #1
 8015304:	4296      	cmp	r6, r2
 8015306:	d00a      	beq.n	801531e <rcl_wait+0x1fe>
 8015308:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 801530a:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 801530e:	2900      	cmp	r1, #0
 8015310:	d1f7      	bne.n	8015302 <rcl_wait+0x1e2>
 8015312:	6a2c      	ldr	r4, [r5, #32]
 8015314:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
 8015318:	3201      	adds	r2, #1
 801531a:	4296      	cmp	r6, r2
 801531c:	d1f4      	bne.n	8015308 <rcl_wait+0x1e8>
 801531e:	6aee      	ldr	r6, [r5, #44]	@ 0x2c
 8015320:	2200      	movs	r2, #0
 8015322:	b91e      	cbnz	r6, 801532c <rcl_wait+0x20c>
 8015324:	e00d      	b.n	8015342 <rcl_wait+0x222>
 8015326:	3201      	adds	r2, #1
 8015328:	42b2      	cmp	r2, r6
 801532a:	d00a      	beq.n	8015342 <rcl_wait+0x222>
 801532c:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 801532e:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8015332:	2900      	cmp	r1, #0
 8015334:	d1f7      	bne.n	8015326 <rcl_wait+0x206>
 8015336:	6aac      	ldr	r4, [r5, #40]	@ 0x28
 8015338:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
 801533c:	3201      	adds	r2, #1
 801533e:	42b2      	cmp	r2, r6
 8015340:	d1f4      	bne.n	801532c <rcl_wait+0x20c>
 8015342:	f1b8 0f02 	cmp.w	r8, #2
 8015346:	f47f af08 	bne.w	801515a <rcl_wait+0x3a>
 801534a:	464b      	mov	r3, r9
 801534c:	2b00      	cmp	r3, #0
 801534e:	bf08      	it	eq
 8015350:	2002      	moveq	r0, #2
 8015352:	e702      	b.n	801515a <rcl_wait+0x3a>
 8015354:	2a00      	cmp	r2, #0
 8015356:	d03a      	beq.n	80153ce <rcl_wait+0x2ae>
 8015358:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 801535c:	f06f 4700 	mvn.w	r7, #2147483648	@ 0x80000000
 8015360:	e70e      	b.n	8015180 <rcl_wait+0x60>
 8015362:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8015366:	b00d      	add	sp, #52	@ 0x34
 8015368:	ecbd 8b02 	vpop	{d8}
 801536c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015370:	9b04      	ldr	r3, [sp, #16]
 8015372:	2b01      	cmp	r3, #1
 8015374:	9b05      	ldr	r3, [sp, #20]
 8015376:	f173 0300 	sbcs.w	r3, r3, #0
 801537a:	db24      	blt.n	80153c6 <rcl_wait+0x2a6>
 801537c:	2f00      	cmp	r7, #0
 801537e:	bfbc      	itt	lt
 8015380:	f04f 0800 	movlt.w	r8, #0
 8015384:	4647      	movlt	r7, r8
 8015386:	a31e      	add	r3, pc, #120	@ (adr r3, 8015400 <rcl_wait+0x2e0>)
 8015388:	e9d3 2300 	ldrd	r2, r3, [r3]
 801538c:	4640      	mov	r0, r8
 801538e:	4639      	mov	r1, r7
 8015390:	f7eb fbc4 	bl	8000b1c <__aeabi_ldivmod>
 8015394:	a31a      	add	r3, pc, #104	@ (adr r3, 8015400 <rcl_wait+0x2e0>)
 8015396:	e9d3 2300 	ldrd	r2, r3, [r3]
 801539a:	e9cd 0108 	strd	r0, r1, [sp, #32]
 801539e:	4640      	mov	r0, r8
 80153a0:	4639      	mov	r1, r7
 80153a2:	f7eb fbbb 	bl	8000b1c <__aeabi_ldivmod>
 80153a6:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
 80153aa:	ab08      	add	r3, sp, #32
 80153ac:	e73e      	b.n	801522c <rcl_wait+0x10c>
 80153ae:	2001      	movs	r0, #1
 80153b0:	b00d      	add	sp, #52	@ 0x34
 80153b2:	ecbd 8b02 	vpop	{d8}
 80153b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80153ba:	200b      	movs	r0, #11
 80153bc:	b00d      	add	sp, #52	@ 0x34
 80153be:	ecbd 8b02 	vpop	{d8}
 80153c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80153c6:	465b      	mov	r3, fp
 80153c8:	2b00      	cmp	r3, #0
 80153ca:	d1d7      	bne.n	801537c <rcl_wait+0x25c>
 80153cc:	e72e      	b.n	801522c <rcl_wait+0x10c>
 80153ce:	e9dd 3104 	ldrd	r3, r1, [sp, #16]
 80153d2:	430b      	orrs	r3, r1
 80153d4:	bf08      	it	eq
 80153d6:	4691      	moveq	r9, r2
 80153d8:	f43f af21 	beq.w	801521e <rcl_wait+0xfe>
 80153dc:	9b04      	ldr	r3, [sp, #16]
 80153de:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 80153e2:	f06f 4700 	mvn.w	r7, #2147483648	@ 0x80000000
 80153e6:	2b01      	cmp	r3, #1
 80153e8:	9b05      	ldr	r3, [sp, #20]
 80153ea:	f173 0300 	sbcs.w	r3, r3, #0
 80153ee:	f04f 0300 	mov.w	r3, #0
 80153f2:	4699      	mov	r9, r3
 80153f4:	dac2      	bge.n	801537c <rcl_wait+0x25c>
 80153f6:	e719      	b.n	801522c <rcl_wait+0x10c>
 80153f8:	ffffffff 	.word	0xffffffff
 80153fc:	7fffffff 	.word	0x7fffffff
 8015400:	3b9aca00 	.word	0x3b9aca00
 8015404:	00000000 	.word	0x00000000

08015408 <rcl_action_take_goal_response>:
 8015408:	2800      	cmp	r0, #0
 801540a:	d039      	beq.n	8015480 <rcl_action_take_goal_response+0x78>
 801540c:	b570      	push	{r4, r5, r6, lr}
 801540e:	4604      	mov	r4, r0
 8015410:	6800      	ldr	r0, [r0, #0]
 8015412:	b380      	cbz	r0, 8015476 <rcl_action_take_goal_response+0x6e>
 8015414:	460d      	mov	r5, r1
 8015416:	4616      	mov	r6, r2
 8015418:	f7fe fd2e 	bl	8013e78 <rcl_client_is_valid>
 801541c:	b330      	cbz	r0, 801546c <rcl_action_take_goal_response+0x64>
 801541e:	6820      	ldr	r0, [r4, #0]
 8015420:	3004      	adds	r0, #4
 8015422:	f7fe fd29 	bl	8013e78 <rcl_client_is_valid>
 8015426:	b308      	cbz	r0, 801546c <rcl_action_take_goal_response+0x64>
 8015428:	6820      	ldr	r0, [r4, #0]
 801542a:	3008      	adds	r0, #8
 801542c:	f7fe fd24 	bl	8013e78 <rcl_client_is_valid>
 8015430:	b1e0      	cbz	r0, 801546c <rcl_action_take_goal_response+0x64>
 8015432:	6820      	ldr	r0, [r4, #0]
 8015434:	300c      	adds	r0, #12
 8015436:	f7f6 fc05 	bl	800bc44 <rcl_subscription_is_valid>
 801543a:	b1b8      	cbz	r0, 801546c <rcl_action_take_goal_response+0x64>
 801543c:	6820      	ldr	r0, [r4, #0]
 801543e:	3010      	adds	r0, #16
 8015440:	f7f6 fc00 	bl	800bc44 <rcl_subscription_is_valid>
 8015444:	b190      	cbz	r0, 801546c <rcl_action_take_goal_response+0x64>
 8015446:	b1cd      	cbz	r5, 801547c <rcl_action_take_goal_response+0x74>
 8015448:	b1c6      	cbz	r6, 801547c <rcl_action_take_goal_response+0x74>
 801544a:	6820      	ldr	r0, [r4, #0]
 801544c:	4632      	mov	r2, r6
 801544e:	4629      	mov	r1, r5
 8015450:	f7fe fcca 	bl	8013de8 <rcl_take_response>
 8015454:	b148      	cbz	r0, 801546a <rcl_action_take_goal_response+0x62>
 8015456:	280a      	cmp	r0, #10
 8015458:	d007      	beq.n	801546a <rcl_action_take_goal_response+0x62>
 801545a:	f240 12f5 	movw	r2, #501	@ 0x1f5
 801545e:	f640 0337 	movw	r3, #2103	@ 0x837
 8015462:	4290      	cmp	r0, r2
 8015464:	bf0c      	ite	eq
 8015466:	4618      	moveq	r0, r3
 8015468:	2001      	movne	r0, #1
 801546a:	bd70      	pop	{r4, r5, r6, pc}
 801546c:	f7f7 ff34 	bl	800d2d8 <rcutils_reset_error>
 8015470:	f640 0036 	movw	r0, #2102	@ 0x836
 8015474:	bd70      	pop	{r4, r5, r6, pc}
 8015476:	f640 0036 	movw	r0, #2102	@ 0x836
 801547a:	bd70      	pop	{r4, r5, r6, pc}
 801547c:	200b      	movs	r0, #11
 801547e:	bd70      	pop	{r4, r5, r6, pc}
 8015480:	f640 0036 	movw	r0, #2102	@ 0x836
 8015484:	4770      	bx	lr
 8015486:	bf00      	nop

08015488 <rcl_action_send_result_request>:
 8015488:	b390      	cbz	r0, 80154f0 <rcl_action_send_result_request+0x68>
 801548a:	b570      	push	{r4, r5, r6, lr}
 801548c:	4604      	mov	r4, r0
 801548e:	6800      	ldr	r0, [r0, #0]
 8015490:	b348      	cbz	r0, 80154e6 <rcl_action_send_result_request+0x5e>
 8015492:	460d      	mov	r5, r1
 8015494:	4616      	mov	r6, r2
 8015496:	f7fe fcef 	bl	8013e78 <rcl_client_is_valid>
 801549a:	b1f8      	cbz	r0, 80154dc <rcl_action_send_result_request+0x54>
 801549c:	6820      	ldr	r0, [r4, #0]
 801549e:	3004      	adds	r0, #4
 80154a0:	f7fe fcea 	bl	8013e78 <rcl_client_is_valid>
 80154a4:	b1d0      	cbz	r0, 80154dc <rcl_action_send_result_request+0x54>
 80154a6:	6820      	ldr	r0, [r4, #0]
 80154a8:	3008      	adds	r0, #8
 80154aa:	f7fe fce5 	bl	8013e78 <rcl_client_is_valid>
 80154ae:	b1a8      	cbz	r0, 80154dc <rcl_action_send_result_request+0x54>
 80154b0:	6820      	ldr	r0, [r4, #0]
 80154b2:	300c      	adds	r0, #12
 80154b4:	f7f6 fbc6 	bl	800bc44 <rcl_subscription_is_valid>
 80154b8:	b180      	cbz	r0, 80154dc <rcl_action_send_result_request+0x54>
 80154ba:	6820      	ldr	r0, [r4, #0]
 80154bc:	3010      	adds	r0, #16
 80154be:	f7f6 fbc1 	bl	800bc44 <rcl_subscription_is_valid>
 80154c2:	b158      	cbz	r0, 80154dc <rcl_action_send_result_request+0x54>
 80154c4:	b195      	cbz	r5, 80154ec <rcl_action_send_result_request+0x64>
 80154c6:	b18e      	cbz	r6, 80154ec <rcl_action_send_result_request+0x64>
 80154c8:	6820      	ldr	r0, [r4, #0]
 80154ca:	4632      	mov	r2, r6
 80154cc:	4629      	mov	r1, r5
 80154ce:	3008      	adds	r0, #8
 80154d0:	f7fe fc54 	bl	8013d7c <rcl_send_request>
 80154d4:	3800      	subs	r0, #0
 80154d6:	bf18      	it	ne
 80154d8:	2001      	movne	r0, #1
 80154da:	bd70      	pop	{r4, r5, r6, pc}
 80154dc:	f7f7 fefc 	bl	800d2d8 <rcutils_reset_error>
 80154e0:	f640 0036 	movw	r0, #2102	@ 0x836
 80154e4:	bd70      	pop	{r4, r5, r6, pc}
 80154e6:	f640 0036 	movw	r0, #2102	@ 0x836
 80154ea:	bd70      	pop	{r4, r5, r6, pc}
 80154ec:	200b      	movs	r0, #11
 80154ee:	bd70      	pop	{r4, r5, r6, pc}
 80154f0:	f640 0036 	movw	r0, #2102	@ 0x836
 80154f4:	4770      	bx	lr
 80154f6:	bf00      	nop

080154f8 <rcl_action_take_result_response>:
 80154f8:	2800      	cmp	r0, #0
 80154fa:	d03a      	beq.n	8015572 <rcl_action_take_result_response+0x7a>
 80154fc:	b570      	push	{r4, r5, r6, lr}
 80154fe:	4604      	mov	r4, r0
 8015500:	6800      	ldr	r0, [r0, #0]
 8015502:	b388      	cbz	r0, 8015568 <rcl_action_take_result_response+0x70>
 8015504:	460d      	mov	r5, r1
 8015506:	4616      	mov	r6, r2
 8015508:	f7fe fcb6 	bl	8013e78 <rcl_client_is_valid>
 801550c:	b338      	cbz	r0, 801555e <rcl_action_take_result_response+0x66>
 801550e:	6820      	ldr	r0, [r4, #0]
 8015510:	3004      	adds	r0, #4
 8015512:	f7fe fcb1 	bl	8013e78 <rcl_client_is_valid>
 8015516:	b310      	cbz	r0, 801555e <rcl_action_take_result_response+0x66>
 8015518:	6820      	ldr	r0, [r4, #0]
 801551a:	3008      	adds	r0, #8
 801551c:	f7fe fcac 	bl	8013e78 <rcl_client_is_valid>
 8015520:	b1e8      	cbz	r0, 801555e <rcl_action_take_result_response+0x66>
 8015522:	6820      	ldr	r0, [r4, #0]
 8015524:	300c      	adds	r0, #12
 8015526:	f7f6 fb8d 	bl	800bc44 <rcl_subscription_is_valid>
 801552a:	b1c0      	cbz	r0, 801555e <rcl_action_take_result_response+0x66>
 801552c:	6820      	ldr	r0, [r4, #0]
 801552e:	3010      	adds	r0, #16
 8015530:	f7f6 fb88 	bl	800bc44 <rcl_subscription_is_valid>
 8015534:	b198      	cbz	r0, 801555e <rcl_action_take_result_response+0x66>
 8015536:	b1d5      	cbz	r5, 801556e <rcl_action_take_result_response+0x76>
 8015538:	b1ce      	cbz	r6, 801556e <rcl_action_take_result_response+0x76>
 801553a:	6820      	ldr	r0, [r4, #0]
 801553c:	4632      	mov	r2, r6
 801553e:	4629      	mov	r1, r5
 8015540:	3008      	adds	r0, #8
 8015542:	f7fe fc51 	bl	8013de8 <rcl_take_response>
 8015546:	b148      	cbz	r0, 801555c <rcl_action_take_result_response+0x64>
 8015548:	280a      	cmp	r0, #10
 801554a:	d007      	beq.n	801555c <rcl_action_take_result_response+0x64>
 801554c:	f240 12f5 	movw	r2, #501	@ 0x1f5
 8015550:	f640 0337 	movw	r3, #2103	@ 0x837
 8015554:	4290      	cmp	r0, r2
 8015556:	bf0c      	ite	eq
 8015558:	4618      	moveq	r0, r3
 801555a:	2001      	movne	r0, #1
 801555c:	bd70      	pop	{r4, r5, r6, pc}
 801555e:	f7f7 febb 	bl	800d2d8 <rcutils_reset_error>
 8015562:	f640 0036 	movw	r0, #2102	@ 0x836
 8015566:	bd70      	pop	{r4, r5, r6, pc}
 8015568:	f640 0036 	movw	r0, #2102	@ 0x836
 801556c:	bd70      	pop	{r4, r5, r6, pc}
 801556e:	200b      	movs	r0, #11
 8015570:	bd70      	pop	{r4, r5, r6, pc}
 8015572:	f640 0036 	movw	r0, #2102	@ 0x836
 8015576:	4770      	bx	lr

08015578 <rcl_action_take_cancel_response>:
 8015578:	2800      	cmp	r0, #0
 801557a:	d03a      	beq.n	80155f2 <rcl_action_take_cancel_response+0x7a>
 801557c:	b570      	push	{r4, r5, r6, lr}
 801557e:	4604      	mov	r4, r0
 8015580:	6800      	ldr	r0, [r0, #0]
 8015582:	b388      	cbz	r0, 80155e8 <rcl_action_take_cancel_response+0x70>
 8015584:	460d      	mov	r5, r1
 8015586:	4616      	mov	r6, r2
 8015588:	f7fe fc76 	bl	8013e78 <rcl_client_is_valid>
 801558c:	b338      	cbz	r0, 80155de <rcl_action_take_cancel_response+0x66>
 801558e:	6820      	ldr	r0, [r4, #0]
 8015590:	3004      	adds	r0, #4
 8015592:	f7fe fc71 	bl	8013e78 <rcl_client_is_valid>
 8015596:	b310      	cbz	r0, 80155de <rcl_action_take_cancel_response+0x66>
 8015598:	6820      	ldr	r0, [r4, #0]
 801559a:	3008      	adds	r0, #8
 801559c:	f7fe fc6c 	bl	8013e78 <rcl_client_is_valid>
 80155a0:	b1e8      	cbz	r0, 80155de <rcl_action_take_cancel_response+0x66>
 80155a2:	6820      	ldr	r0, [r4, #0]
 80155a4:	300c      	adds	r0, #12
 80155a6:	f7f6 fb4d 	bl	800bc44 <rcl_subscription_is_valid>
 80155aa:	b1c0      	cbz	r0, 80155de <rcl_action_take_cancel_response+0x66>
 80155ac:	6820      	ldr	r0, [r4, #0]
 80155ae:	3010      	adds	r0, #16
 80155b0:	f7f6 fb48 	bl	800bc44 <rcl_subscription_is_valid>
 80155b4:	b198      	cbz	r0, 80155de <rcl_action_take_cancel_response+0x66>
 80155b6:	b1d5      	cbz	r5, 80155ee <rcl_action_take_cancel_response+0x76>
 80155b8:	b1ce      	cbz	r6, 80155ee <rcl_action_take_cancel_response+0x76>
 80155ba:	6820      	ldr	r0, [r4, #0]
 80155bc:	4632      	mov	r2, r6
 80155be:	4629      	mov	r1, r5
 80155c0:	3004      	adds	r0, #4
 80155c2:	f7fe fc11 	bl	8013de8 <rcl_take_response>
 80155c6:	b148      	cbz	r0, 80155dc <rcl_action_take_cancel_response+0x64>
 80155c8:	280a      	cmp	r0, #10
 80155ca:	d007      	beq.n	80155dc <rcl_action_take_cancel_response+0x64>
 80155cc:	f240 12f5 	movw	r2, #501	@ 0x1f5
 80155d0:	f640 0337 	movw	r3, #2103	@ 0x837
 80155d4:	4290      	cmp	r0, r2
 80155d6:	bf0c      	ite	eq
 80155d8:	4618      	moveq	r0, r3
 80155da:	2001      	movne	r0, #1
 80155dc:	bd70      	pop	{r4, r5, r6, pc}
 80155de:	f7f7 fe7b 	bl	800d2d8 <rcutils_reset_error>
 80155e2:	f640 0036 	movw	r0, #2102	@ 0x836
 80155e6:	bd70      	pop	{r4, r5, r6, pc}
 80155e8:	f640 0036 	movw	r0, #2102	@ 0x836
 80155ec:	bd70      	pop	{r4, r5, r6, pc}
 80155ee:	200b      	movs	r0, #11
 80155f0:	bd70      	pop	{r4, r5, r6, pc}
 80155f2:	f640 0036 	movw	r0, #2102	@ 0x836
 80155f6:	4770      	bx	lr

080155f8 <rcl_action_take_feedback>:
 80155f8:	2800      	cmp	r0, #0
 80155fa:	d038      	beq.n	801566e <rcl_action_take_feedback+0x76>
 80155fc:	b530      	push	{r4, r5, lr}
 80155fe:	4604      	mov	r4, r0
 8015600:	6800      	ldr	r0, [r0, #0]
 8015602:	b091      	sub	sp, #68	@ 0x44
 8015604:	b378      	cbz	r0, 8015666 <rcl_action_take_feedback+0x6e>
 8015606:	460d      	mov	r5, r1
 8015608:	f7fe fc36 	bl	8013e78 <rcl_client_is_valid>
 801560c:	b328      	cbz	r0, 801565a <rcl_action_take_feedback+0x62>
 801560e:	6820      	ldr	r0, [r4, #0]
 8015610:	3004      	adds	r0, #4
 8015612:	f7fe fc31 	bl	8013e78 <rcl_client_is_valid>
 8015616:	b300      	cbz	r0, 801565a <rcl_action_take_feedback+0x62>
 8015618:	6820      	ldr	r0, [r4, #0]
 801561a:	3008      	adds	r0, #8
 801561c:	f7fe fc2c 	bl	8013e78 <rcl_client_is_valid>
 8015620:	b1d8      	cbz	r0, 801565a <rcl_action_take_feedback+0x62>
 8015622:	6820      	ldr	r0, [r4, #0]
 8015624:	300c      	adds	r0, #12
 8015626:	f7f6 fb0d 	bl	800bc44 <rcl_subscription_is_valid>
 801562a:	b1b0      	cbz	r0, 801565a <rcl_action_take_feedback+0x62>
 801562c:	6820      	ldr	r0, [r4, #0]
 801562e:	3010      	adds	r0, #16
 8015630:	f7f6 fb08 	bl	800bc44 <rcl_subscription_is_valid>
 8015634:	b188      	cbz	r0, 801565a <rcl_action_take_feedback+0x62>
 8015636:	b1ed      	cbz	r5, 8015674 <rcl_action_take_feedback+0x7c>
 8015638:	6820      	ldr	r0, [r4, #0]
 801563a:	2300      	movs	r3, #0
 801563c:	466a      	mov	r2, sp
 801563e:	4629      	mov	r1, r5
 8015640:	300c      	adds	r0, #12
 8015642:	f7f6 faa1 	bl	800bb88 <rcl_take>
 8015646:	b160      	cbz	r0, 8015662 <rcl_action_take_feedback+0x6a>
 8015648:	f240 1391 	movw	r3, #401	@ 0x191
 801564c:	4298      	cmp	r0, r3
 801564e:	d014      	beq.n	801567a <rcl_action_take_feedback+0x82>
 8015650:	280a      	cmp	r0, #10
 8015652:	bf18      	it	ne
 8015654:	2001      	movne	r0, #1
 8015656:	b011      	add	sp, #68	@ 0x44
 8015658:	bd30      	pop	{r4, r5, pc}
 801565a:	f7f7 fe3d 	bl	800d2d8 <rcutils_reset_error>
 801565e:	f640 0036 	movw	r0, #2102	@ 0x836
 8015662:	b011      	add	sp, #68	@ 0x44
 8015664:	bd30      	pop	{r4, r5, pc}
 8015666:	f640 0036 	movw	r0, #2102	@ 0x836
 801566a:	b011      	add	sp, #68	@ 0x44
 801566c:	bd30      	pop	{r4, r5, pc}
 801566e:	f640 0036 	movw	r0, #2102	@ 0x836
 8015672:	4770      	bx	lr
 8015674:	200b      	movs	r0, #11
 8015676:	b011      	add	sp, #68	@ 0x44
 8015678:	bd30      	pop	{r4, r5, pc}
 801567a:	f640 0037 	movw	r0, #2103	@ 0x837
 801567e:	e7f0      	b.n	8015662 <rcl_action_take_feedback+0x6a>

08015680 <rcl_action_wait_set_add_action_client>:
 8015680:	2800      	cmp	r0, #0
 8015682:	d048      	beq.n	8015716 <rcl_action_wait_set_add_action_client+0x96>
 8015684:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015686:	460c      	mov	r4, r1
 8015688:	2900      	cmp	r1, #0
 801568a:	d03c      	beq.n	8015706 <rcl_action_wait_set_add_action_client+0x86>
 801568c:	4605      	mov	r5, r0
 801568e:	6808      	ldr	r0, [r1, #0]
 8015690:	2800      	cmp	r0, #0
 8015692:	d038      	beq.n	8015706 <rcl_action_wait_set_add_action_client+0x86>
 8015694:	4617      	mov	r7, r2
 8015696:	461e      	mov	r6, r3
 8015698:	f7fe fbee 	bl	8013e78 <rcl_client_is_valid>
 801569c:	b3b0      	cbz	r0, 801570c <rcl_action_wait_set_add_action_client+0x8c>
 801569e:	6820      	ldr	r0, [r4, #0]
 80156a0:	3004      	adds	r0, #4
 80156a2:	f7fe fbe9 	bl	8013e78 <rcl_client_is_valid>
 80156a6:	b388      	cbz	r0, 801570c <rcl_action_wait_set_add_action_client+0x8c>
 80156a8:	6820      	ldr	r0, [r4, #0]
 80156aa:	3008      	adds	r0, #8
 80156ac:	f7fe fbe4 	bl	8013e78 <rcl_client_is_valid>
 80156b0:	b360      	cbz	r0, 801570c <rcl_action_wait_set_add_action_client+0x8c>
 80156b2:	6820      	ldr	r0, [r4, #0]
 80156b4:	300c      	adds	r0, #12
 80156b6:	f7f6 fac5 	bl	800bc44 <rcl_subscription_is_valid>
 80156ba:	b338      	cbz	r0, 801570c <rcl_action_wait_set_add_action_client+0x8c>
 80156bc:	6820      	ldr	r0, [r4, #0]
 80156be:	3010      	adds	r0, #16
 80156c0:	f7f6 fac0 	bl	800bc44 <rcl_subscription_is_valid>
 80156c4:	b310      	cbz	r0, 801570c <rcl_action_wait_set_add_action_client+0x8c>
 80156c6:	6821      	ldr	r1, [r4, #0]
 80156c8:	4628      	mov	r0, r5
 80156ca:	f501 72e2 	add.w	r2, r1, #452	@ 0x1c4
 80156ce:	f7ff fccd 	bl	801506c <rcl_wait_set_add_client>
 80156d2:	b9b8      	cbnz	r0, 8015704 <rcl_action_wait_set_add_action_client+0x84>
 80156d4:	6821      	ldr	r1, [r4, #0]
 80156d6:	4628      	mov	r0, r5
 80156d8:	f501 72e4 	add.w	r2, r1, #456	@ 0x1c8
 80156dc:	3104      	adds	r1, #4
 80156de:	f7ff fcc5 	bl	801506c <rcl_wait_set_add_client>
 80156e2:	b978      	cbnz	r0, 8015704 <rcl_action_wait_set_add_action_client+0x84>
 80156e4:	6821      	ldr	r1, [r4, #0]
 80156e6:	4628      	mov	r0, r5
 80156e8:	f501 72e6 	add.w	r2, r1, #460	@ 0x1cc
 80156ec:	3108      	adds	r1, #8
 80156ee:	f7ff fcbd 	bl	801506c <rcl_wait_set_add_client>
 80156f2:	b938      	cbnz	r0, 8015704 <rcl_action_wait_set_add_action_client+0x84>
 80156f4:	6821      	ldr	r1, [r4, #0]
 80156f6:	4628      	mov	r0, r5
 80156f8:	f501 72e8 	add.w	r2, r1, #464	@ 0x1d0
 80156fc:	310c      	adds	r1, #12
 80156fe:	f7ff f96d 	bl	80149dc <rcl_wait_set_add_subscription>
 8015702:	b158      	cbz	r0, 801571c <rcl_action_wait_set_add_action_client+0x9c>
 8015704:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015706:	f640 0036 	movw	r0, #2102	@ 0x836
 801570a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801570c:	f7f7 fde4 	bl	800d2d8 <rcutils_reset_error>
 8015710:	f640 0036 	movw	r0, #2102	@ 0x836
 8015714:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015716:	f44f 7061 	mov.w	r0, #900	@ 0x384
 801571a:	4770      	bx	lr
 801571c:	6821      	ldr	r1, [r4, #0]
 801571e:	4628      	mov	r0, r5
 8015720:	f501 72ea 	add.w	r2, r1, #468	@ 0x1d4
 8015724:	3110      	adds	r1, #16
 8015726:	f7ff f959 	bl	80149dc <rcl_wait_set_add_subscription>
 801572a:	2800      	cmp	r0, #0
 801572c:	d1ea      	bne.n	8015704 <rcl_action_wait_set_add_action_client+0x84>
 801572e:	b11f      	cbz	r7, 8015738 <rcl_action_wait_set_add_action_client+0xb8>
 8015730:	6823      	ldr	r3, [r4, #0]
 8015732:	f8d3 31c4 	ldr.w	r3, [r3, #452]	@ 0x1c4
 8015736:	603b      	str	r3, [r7, #0]
 8015738:	2e00      	cmp	r6, #0
 801573a:	d0e3      	beq.n	8015704 <rcl_action_wait_set_add_action_client+0x84>
 801573c:	6823      	ldr	r3, [r4, #0]
 801573e:	f8d3 31d0 	ldr.w	r3, [r3, #464]	@ 0x1d0
 8015742:	6033      	str	r3, [r6, #0]
 8015744:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015746:	bf00      	nop

08015748 <rcl_action_client_wait_set_get_entities_ready>:
 8015748:	2800      	cmp	r0, #0
 801574a:	f000 808d 	beq.w	8015868 <rcl_action_client_wait_set_get_entities_ready+0x120>
 801574e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015752:	460c      	mov	r4, r1
 8015754:	2900      	cmp	r1, #0
 8015756:	d077      	beq.n	8015848 <rcl_action_client_wait_set_get_entities_ready+0x100>
 8015758:	4605      	mov	r5, r0
 801575a:	6808      	ldr	r0, [r1, #0]
 801575c:	2800      	cmp	r0, #0
 801575e:	d073      	beq.n	8015848 <rcl_action_client_wait_set_get_entities_ready+0x100>
 8015760:	4616      	mov	r6, r2
 8015762:	461f      	mov	r7, r3
 8015764:	f7fe fb88 	bl	8013e78 <rcl_client_is_valid>
 8015768:	2800      	cmp	r0, #0
 801576a:	d071      	beq.n	8015850 <rcl_action_client_wait_set_get_entities_ready+0x108>
 801576c:	6820      	ldr	r0, [r4, #0]
 801576e:	3004      	adds	r0, #4
 8015770:	f7fe fb82 	bl	8013e78 <rcl_client_is_valid>
 8015774:	2800      	cmp	r0, #0
 8015776:	d06b      	beq.n	8015850 <rcl_action_client_wait_set_get_entities_ready+0x108>
 8015778:	6820      	ldr	r0, [r4, #0]
 801577a:	3008      	adds	r0, #8
 801577c:	f7fe fb7c 	bl	8013e78 <rcl_client_is_valid>
 8015780:	2800      	cmp	r0, #0
 8015782:	d065      	beq.n	8015850 <rcl_action_client_wait_set_get_entities_ready+0x108>
 8015784:	6820      	ldr	r0, [r4, #0]
 8015786:	300c      	adds	r0, #12
 8015788:	f7f6 fa5c 	bl	800bc44 <rcl_subscription_is_valid>
 801578c:	2800      	cmp	r0, #0
 801578e:	d05f      	beq.n	8015850 <rcl_action_client_wait_set_get_entities_ready+0x108>
 8015790:	6820      	ldr	r0, [r4, #0]
 8015792:	3010      	adds	r0, #16
 8015794:	f7f6 fa56 	bl	800bc44 <rcl_subscription_is_valid>
 8015798:	2800      	cmp	r0, #0
 801579a:	d059      	beq.n	8015850 <rcl_action_client_wait_set_get_entities_ready+0x108>
 801579c:	2e00      	cmp	r6, #0
 801579e:	d060      	beq.n	8015862 <rcl_action_client_wait_set_get_entities_ready+0x11a>
 80157a0:	2f00      	cmp	r7, #0
 80157a2:	d05e      	beq.n	8015862 <rcl_action_client_wait_set_get_entities_ready+0x11a>
 80157a4:	9b06      	ldr	r3, [sp, #24]
 80157a6:	2b00      	cmp	r3, #0
 80157a8:	d05b      	beq.n	8015862 <rcl_action_client_wait_set_get_entities_ready+0x11a>
 80157aa:	9b07      	ldr	r3, [sp, #28]
 80157ac:	2b00      	cmp	r3, #0
 80157ae:	d058      	beq.n	8015862 <rcl_action_client_wait_set_get_entities_ready+0x11a>
 80157b0:	9b08      	ldr	r3, [sp, #32]
 80157b2:	2b00      	cmp	r3, #0
 80157b4:	d055      	beq.n	8015862 <rcl_action_client_wait_set_get_entities_ready+0x11a>
 80157b6:	6823      	ldr	r3, [r4, #0]
 80157b8:	686a      	ldr	r2, [r5, #4]
 80157ba:	f8d3 11d0 	ldr.w	r1, [r3, #464]	@ 0x1d0
 80157be:	428a      	cmp	r2, r1
 80157c0:	d94c      	bls.n	801585c <rcl_action_client_wait_set_get_entities_ready+0x114>
 80157c2:	f8d3 01d4 	ldr.w	r0, [r3, #468]	@ 0x1d4
 80157c6:	4282      	cmp	r2, r0
 80157c8:	d948      	bls.n	801585c <rcl_action_client_wait_set_get_entities_ready+0x114>
 80157ca:	f8d3 41c4 	ldr.w	r4, [r3, #452]	@ 0x1c4
 80157ce:	69ea      	ldr	r2, [r5, #28]
 80157d0:	42a2      	cmp	r2, r4
 80157d2:	d943      	bls.n	801585c <rcl_action_client_wait_set_get_entities_ready+0x114>
 80157d4:	f8d3 c1c8 	ldr.w	ip, [r3, #456]	@ 0x1c8
 80157d8:	4562      	cmp	r2, ip
 80157da:	d93f      	bls.n	801585c <rcl_action_client_wait_set_get_entities_ready+0x114>
 80157dc:	f8d3 e1cc 	ldr.w	lr, [r3, #460]	@ 0x1cc
 80157e0:	4572      	cmp	r2, lr
 80157e2:	d93b      	bls.n	801585c <rcl_action_client_wait_set_get_entities_ready+0x114>
 80157e4:	69aa      	ldr	r2, [r5, #24]
 80157e6:	682d      	ldr	r5, [r5, #0]
 80157e8:	f852 8024 	ldr.w	r8, [r2, r4, lsl #2]
 80157ec:	f855 4020 	ldr.w	r4, [r5, r0, lsl #2]
 80157f0:	f855 5021 	ldr.w	r5, [r5, r1, lsl #2]
 80157f4:	f852 102c 	ldr.w	r1, [r2, ip, lsl #2]
 80157f8:	f852 202e 	ldr.w	r2, [r2, lr, lsl #2]
 80157fc:	f103 0c0c 	add.w	ip, r3, #12
 8015800:	eba5 050c 	sub.w	r5, r5, ip
 8015804:	fab5 f585 	clz	r5, r5
 8015808:	096d      	lsrs	r5, r5, #5
 801580a:	7035      	strb	r5, [r6, #0]
 801580c:	f103 0510 	add.w	r5, r3, #16
 8015810:	1b64      	subs	r4, r4, r5
 8015812:	fab4 f484 	clz	r4, r4
 8015816:	0964      	lsrs	r4, r4, #5
 8015818:	703c      	strb	r4, [r7, #0]
 801581a:	eba3 0008 	sub.w	r0, r3, r8
 801581e:	1d1c      	adds	r4, r3, #4
 8015820:	3308      	adds	r3, #8
 8015822:	1ad3      	subs	r3, r2, r3
 8015824:	fab0 f080 	clz	r0, r0
 8015828:	9a06      	ldr	r2, [sp, #24]
 801582a:	0940      	lsrs	r0, r0, #5
 801582c:	1b09      	subs	r1, r1, r4
 801582e:	7010      	strb	r0, [r2, #0]
 8015830:	fab1 f181 	clz	r1, r1
 8015834:	9a07      	ldr	r2, [sp, #28]
 8015836:	0949      	lsrs	r1, r1, #5
 8015838:	7011      	strb	r1, [r2, #0]
 801583a:	fab3 f383 	clz	r3, r3
 801583e:	9a08      	ldr	r2, [sp, #32]
 8015840:	095b      	lsrs	r3, r3, #5
 8015842:	2000      	movs	r0, #0
 8015844:	7013      	strb	r3, [r2, #0]
 8015846:	e001      	b.n	801584c <rcl_action_client_wait_set_get_entities_ready+0x104>
 8015848:	f640 0036 	movw	r0, #2102	@ 0x836
 801584c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015850:	f7f7 fd42 	bl	800d2d8 <rcutils_reset_error>
 8015854:	f640 0036 	movw	r0, #2102	@ 0x836
 8015858:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801585c:	2001      	movs	r0, #1
 801585e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015862:	200b      	movs	r0, #11
 8015864:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015868:	f44f 7061 	mov.w	r0, #900	@ 0x384
 801586c:	4770      	bx	lr
 801586e:	bf00      	nop

08015870 <rcl_action_take_goal_request>:
 8015870:	2800      	cmp	r0, #0
 8015872:	d039      	beq.n	80158e8 <rcl_action_take_goal_request+0x78>
 8015874:	b570      	push	{r4, r5, r6, lr}
 8015876:	4604      	mov	r4, r0
 8015878:	6800      	ldr	r0, [r0, #0]
 801587a:	b380      	cbz	r0, 80158de <rcl_action_take_goal_request+0x6e>
 801587c:	460d      	mov	r5, r1
 801587e:	4616      	mov	r6, r2
 8015880:	f7fe fe5a 	bl	8014538 <rcl_service_is_valid>
 8015884:	b330      	cbz	r0, 80158d4 <rcl_action_take_goal_request+0x64>
 8015886:	6820      	ldr	r0, [r4, #0]
 8015888:	3004      	adds	r0, #4
 801588a:	f7fe fe55 	bl	8014538 <rcl_service_is_valid>
 801588e:	b308      	cbz	r0, 80158d4 <rcl_action_take_goal_request+0x64>
 8015890:	6820      	ldr	r0, [r4, #0]
 8015892:	3008      	adds	r0, #8
 8015894:	f7fe fe50 	bl	8014538 <rcl_service_is_valid>
 8015898:	b1e0      	cbz	r0, 80158d4 <rcl_action_take_goal_request+0x64>
 801589a:	6820      	ldr	r0, [r4, #0]
 801589c:	300c      	adds	r0, #12
 801589e:	f7f6 f821 	bl	800b8e4 <rcl_publisher_is_valid>
 80158a2:	b1b8      	cbz	r0, 80158d4 <rcl_action_take_goal_request+0x64>
 80158a4:	6820      	ldr	r0, [r4, #0]
 80158a6:	3010      	adds	r0, #16
 80158a8:	f7f6 f81c 	bl	800b8e4 <rcl_publisher_is_valid>
 80158ac:	b190      	cbz	r0, 80158d4 <rcl_action_take_goal_request+0x64>
 80158ae:	b1cd      	cbz	r5, 80158e4 <rcl_action_take_goal_request+0x74>
 80158b0:	b1c6      	cbz	r6, 80158e4 <rcl_action_take_goal_request+0x74>
 80158b2:	6820      	ldr	r0, [r4, #0]
 80158b4:	4632      	mov	r2, r6
 80158b6:	4629      	mov	r1, r5
 80158b8:	f7fe fde6 	bl	8014488 <rcl_take_request>
 80158bc:	b148      	cbz	r0, 80158d2 <rcl_action_take_goal_request+0x62>
 80158be:	280a      	cmp	r0, #10
 80158c0:	d007      	beq.n	80158d2 <rcl_action_take_goal_request+0x62>
 80158c2:	f240 2259 	movw	r2, #601	@ 0x259
 80158c6:	f640 0399 	movw	r3, #2201	@ 0x899
 80158ca:	4290      	cmp	r0, r2
 80158cc:	bf0c      	ite	eq
 80158ce:	4618      	moveq	r0, r3
 80158d0:	2001      	movne	r0, #1
 80158d2:	bd70      	pop	{r4, r5, r6, pc}
 80158d4:	f7f7 fd00 	bl	800d2d8 <rcutils_reset_error>
 80158d8:	f640 0098 	movw	r0, #2200	@ 0x898
 80158dc:	bd70      	pop	{r4, r5, r6, pc}
 80158de:	f640 0098 	movw	r0, #2200	@ 0x898
 80158e2:	bd70      	pop	{r4, r5, r6, pc}
 80158e4:	200b      	movs	r0, #11
 80158e6:	bd70      	pop	{r4, r5, r6, pc}
 80158e8:	f640 0098 	movw	r0, #2200	@ 0x898
 80158ec:	4770      	bx	lr
 80158ee:	bf00      	nop

080158f0 <rcl_action_send_goal_response>:
 80158f0:	b390      	cbz	r0, 8015958 <rcl_action_send_goal_response+0x68>
 80158f2:	b570      	push	{r4, r5, r6, lr}
 80158f4:	4604      	mov	r4, r0
 80158f6:	6800      	ldr	r0, [r0, #0]
 80158f8:	b348      	cbz	r0, 801594e <rcl_action_send_goal_response+0x5e>
 80158fa:	460d      	mov	r5, r1
 80158fc:	4616      	mov	r6, r2
 80158fe:	f7fe fe1b 	bl	8014538 <rcl_service_is_valid>
 8015902:	b1f8      	cbz	r0, 8015944 <rcl_action_send_goal_response+0x54>
 8015904:	6820      	ldr	r0, [r4, #0]
 8015906:	3004      	adds	r0, #4
 8015908:	f7fe fe16 	bl	8014538 <rcl_service_is_valid>
 801590c:	b1d0      	cbz	r0, 8015944 <rcl_action_send_goal_response+0x54>
 801590e:	6820      	ldr	r0, [r4, #0]
 8015910:	3008      	adds	r0, #8
 8015912:	f7fe fe11 	bl	8014538 <rcl_service_is_valid>
 8015916:	b1a8      	cbz	r0, 8015944 <rcl_action_send_goal_response+0x54>
 8015918:	6820      	ldr	r0, [r4, #0]
 801591a:	300c      	adds	r0, #12
 801591c:	f7f5 ffe2 	bl	800b8e4 <rcl_publisher_is_valid>
 8015920:	b180      	cbz	r0, 8015944 <rcl_action_send_goal_response+0x54>
 8015922:	6820      	ldr	r0, [r4, #0]
 8015924:	3010      	adds	r0, #16
 8015926:	f7f5 ffdd 	bl	800b8e4 <rcl_publisher_is_valid>
 801592a:	b158      	cbz	r0, 8015944 <rcl_action_send_goal_response+0x54>
 801592c:	b195      	cbz	r5, 8015954 <rcl_action_send_goal_response+0x64>
 801592e:	b18e      	cbz	r6, 8015954 <rcl_action_send_goal_response+0x64>
 8015930:	6820      	ldr	r0, [r4, #0]
 8015932:	4632      	mov	r2, r6
 8015934:	4629      	mov	r1, r5
 8015936:	f7fe fde7 	bl	8014508 <rcl_send_response>
 801593a:	b110      	cbz	r0, 8015942 <rcl_action_send_goal_response+0x52>
 801593c:	2802      	cmp	r0, #2
 801593e:	bf18      	it	ne
 8015940:	2001      	movne	r0, #1
 8015942:	bd70      	pop	{r4, r5, r6, pc}
 8015944:	f7f7 fcc8 	bl	800d2d8 <rcutils_reset_error>
 8015948:	f640 0098 	movw	r0, #2200	@ 0x898
 801594c:	bd70      	pop	{r4, r5, r6, pc}
 801594e:	f640 0098 	movw	r0, #2200	@ 0x898
 8015952:	bd70      	pop	{r4, r5, r6, pc}
 8015954:	200b      	movs	r0, #11
 8015956:	bd70      	pop	{r4, r5, r6, pc}
 8015958:	f640 0098 	movw	r0, #2200	@ 0x898
 801595c:	4770      	bx	lr
 801595e:	bf00      	nop

08015960 <rcl_action_take_result_request>:
 8015960:	2800      	cmp	r0, #0
 8015962:	d03a      	beq.n	80159da <rcl_action_take_result_request+0x7a>
 8015964:	b570      	push	{r4, r5, r6, lr}
 8015966:	4604      	mov	r4, r0
 8015968:	6800      	ldr	r0, [r0, #0]
 801596a:	b388      	cbz	r0, 80159d0 <rcl_action_take_result_request+0x70>
 801596c:	460d      	mov	r5, r1
 801596e:	4616      	mov	r6, r2
 8015970:	f7fe fde2 	bl	8014538 <rcl_service_is_valid>
 8015974:	b338      	cbz	r0, 80159c6 <rcl_action_take_result_request+0x66>
 8015976:	6820      	ldr	r0, [r4, #0]
 8015978:	3004      	adds	r0, #4
 801597a:	f7fe fddd 	bl	8014538 <rcl_service_is_valid>
 801597e:	b310      	cbz	r0, 80159c6 <rcl_action_take_result_request+0x66>
 8015980:	6820      	ldr	r0, [r4, #0]
 8015982:	3008      	adds	r0, #8
 8015984:	f7fe fdd8 	bl	8014538 <rcl_service_is_valid>
 8015988:	b1e8      	cbz	r0, 80159c6 <rcl_action_take_result_request+0x66>
 801598a:	6820      	ldr	r0, [r4, #0]
 801598c:	300c      	adds	r0, #12
 801598e:	f7f5 ffa9 	bl	800b8e4 <rcl_publisher_is_valid>
 8015992:	b1c0      	cbz	r0, 80159c6 <rcl_action_take_result_request+0x66>
 8015994:	6820      	ldr	r0, [r4, #0]
 8015996:	3010      	adds	r0, #16
 8015998:	f7f5 ffa4 	bl	800b8e4 <rcl_publisher_is_valid>
 801599c:	b198      	cbz	r0, 80159c6 <rcl_action_take_result_request+0x66>
 801599e:	b1d5      	cbz	r5, 80159d6 <rcl_action_take_result_request+0x76>
 80159a0:	b1ce      	cbz	r6, 80159d6 <rcl_action_take_result_request+0x76>
 80159a2:	6820      	ldr	r0, [r4, #0]
 80159a4:	4632      	mov	r2, r6
 80159a6:	4629      	mov	r1, r5
 80159a8:	3008      	adds	r0, #8
 80159aa:	f7fe fd6d 	bl	8014488 <rcl_take_request>
 80159ae:	b148      	cbz	r0, 80159c4 <rcl_action_take_result_request+0x64>
 80159b0:	280a      	cmp	r0, #10
 80159b2:	d007      	beq.n	80159c4 <rcl_action_take_result_request+0x64>
 80159b4:	f240 2259 	movw	r2, #601	@ 0x259
 80159b8:	f640 0399 	movw	r3, #2201	@ 0x899
 80159bc:	4290      	cmp	r0, r2
 80159be:	bf0c      	ite	eq
 80159c0:	4618      	moveq	r0, r3
 80159c2:	2001      	movne	r0, #1
 80159c4:	bd70      	pop	{r4, r5, r6, pc}
 80159c6:	f7f7 fc87 	bl	800d2d8 <rcutils_reset_error>
 80159ca:	f640 0098 	movw	r0, #2200	@ 0x898
 80159ce:	bd70      	pop	{r4, r5, r6, pc}
 80159d0:	f640 0098 	movw	r0, #2200	@ 0x898
 80159d4:	bd70      	pop	{r4, r5, r6, pc}
 80159d6:	200b      	movs	r0, #11
 80159d8:	bd70      	pop	{r4, r5, r6, pc}
 80159da:	f640 0098 	movw	r0, #2200	@ 0x898
 80159de:	4770      	bx	lr

080159e0 <rcl_action_take_cancel_request>:
 80159e0:	2800      	cmp	r0, #0
 80159e2:	d03a      	beq.n	8015a5a <rcl_action_take_cancel_request+0x7a>
 80159e4:	b570      	push	{r4, r5, r6, lr}
 80159e6:	4604      	mov	r4, r0
 80159e8:	6800      	ldr	r0, [r0, #0]
 80159ea:	b388      	cbz	r0, 8015a50 <rcl_action_take_cancel_request+0x70>
 80159ec:	460d      	mov	r5, r1
 80159ee:	4616      	mov	r6, r2
 80159f0:	f7fe fda2 	bl	8014538 <rcl_service_is_valid>
 80159f4:	b338      	cbz	r0, 8015a46 <rcl_action_take_cancel_request+0x66>
 80159f6:	6820      	ldr	r0, [r4, #0]
 80159f8:	3004      	adds	r0, #4
 80159fa:	f7fe fd9d 	bl	8014538 <rcl_service_is_valid>
 80159fe:	b310      	cbz	r0, 8015a46 <rcl_action_take_cancel_request+0x66>
 8015a00:	6820      	ldr	r0, [r4, #0]
 8015a02:	3008      	adds	r0, #8
 8015a04:	f7fe fd98 	bl	8014538 <rcl_service_is_valid>
 8015a08:	b1e8      	cbz	r0, 8015a46 <rcl_action_take_cancel_request+0x66>
 8015a0a:	6820      	ldr	r0, [r4, #0]
 8015a0c:	300c      	adds	r0, #12
 8015a0e:	f7f5 ff69 	bl	800b8e4 <rcl_publisher_is_valid>
 8015a12:	b1c0      	cbz	r0, 8015a46 <rcl_action_take_cancel_request+0x66>
 8015a14:	6820      	ldr	r0, [r4, #0]
 8015a16:	3010      	adds	r0, #16
 8015a18:	f7f5 ff64 	bl	800b8e4 <rcl_publisher_is_valid>
 8015a1c:	b198      	cbz	r0, 8015a46 <rcl_action_take_cancel_request+0x66>
 8015a1e:	b1d5      	cbz	r5, 8015a56 <rcl_action_take_cancel_request+0x76>
 8015a20:	b1ce      	cbz	r6, 8015a56 <rcl_action_take_cancel_request+0x76>
 8015a22:	6820      	ldr	r0, [r4, #0]
 8015a24:	4632      	mov	r2, r6
 8015a26:	4629      	mov	r1, r5
 8015a28:	3004      	adds	r0, #4
 8015a2a:	f7fe fd2d 	bl	8014488 <rcl_take_request>
 8015a2e:	b148      	cbz	r0, 8015a44 <rcl_action_take_cancel_request+0x64>
 8015a30:	280a      	cmp	r0, #10
 8015a32:	d007      	beq.n	8015a44 <rcl_action_take_cancel_request+0x64>
 8015a34:	f240 2259 	movw	r2, #601	@ 0x259
 8015a38:	f640 0399 	movw	r3, #2201	@ 0x899
 8015a3c:	4290      	cmp	r0, r2
 8015a3e:	bf0c      	ite	eq
 8015a40:	4618      	moveq	r0, r3
 8015a42:	2001      	movne	r0, #1
 8015a44:	bd70      	pop	{r4, r5, r6, pc}
 8015a46:	f7f7 fc47 	bl	800d2d8 <rcutils_reset_error>
 8015a4a:	f640 0098 	movw	r0, #2200	@ 0x898
 8015a4e:	bd70      	pop	{r4, r5, r6, pc}
 8015a50:	f640 0098 	movw	r0, #2200	@ 0x898
 8015a54:	bd70      	pop	{r4, r5, r6, pc}
 8015a56:	200b      	movs	r0, #11
 8015a58:	bd70      	pop	{r4, r5, r6, pc}
 8015a5a:	f640 0098 	movw	r0, #2200	@ 0x898
 8015a5e:	4770      	bx	lr

08015a60 <rcl_action_send_cancel_response>:
 8015a60:	b398      	cbz	r0, 8015aca <rcl_action_send_cancel_response+0x6a>
 8015a62:	b570      	push	{r4, r5, r6, lr}
 8015a64:	4604      	mov	r4, r0
 8015a66:	6800      	ldr	r0, [r0, #0]
 8015a68:	b350      	cbz	r0, 8015ac0 <rcl_action_send_cancel_response+0x60>
 8015a6a:	460d      	mov	r5, r1
 8015a6c:	4616      	mov	r6, r2
 8015a6e:	f7fe fd63 	bl	8014538 <rcl_service_is_valid>
 8015a72:	b300      	cbz	r0, 8015ab6 <rcl_action_send_cancel_response+0x56>
 8015a74:	6820      	ldr	r0, [r4, #0]
 8015a76:	3004      	adds	r0, #4
 8015a78:	f7fe fd5e 	bl	8014538 <rcl_service_is_valid>
 8015a7c:	b1d8      	cbz	r0, 8015ab6 <rcl_action_send_cancel_response+0x56>
 8015a7e:	6820      	ldr	r0, [r4, #0]
 8015a80:	3008      	adds	r0, #8
 8015a82:	f7fe fd59 	bl	8014538 <rcl_service_is_valid>
 8015a86:	b1b0      	cbz	r0, 8015ab6 <rcl_action_send_cancel_response+0x56>
 8015a88:	6820      	ldr	r0, [r4, #0]
 8015a8a:	300c      	adds	r0, #12
 8015a8c:	f7f5 ff2a 	bl	800b8e4 <rcl_publisher_is_valid>
 8015a90:	b188      	cbz	r0, 8015ab6 <rcl_action_send_cancel_response+0x56>
 8015a92:	6820      	ldr	r0, [r4, #0]
 8015a94:	3010      	adds	r0, #16
 8015a96:	f7f5 ff25 	bl	800b8e4 <rcl_publisher_is_valid>
 8015a9a:	b160      	cbz	r0, 8015ab6 <rcl_action_send_cancel_response+0x56>
 8015a9c:	b19d      	cbz	r5, 8015ac6 <rcl_action_send_cancel_response+0x66>
 8015a9e:	b196      	cbz	r6, 8015ac6 <rcl_action_send_cancel_response+0x66>
 8015aa0:	6820      	ldr	r0, [r4, #0]
 8015aa2:	4632      	mov	r2, r6
 8015aa4:	4629      	mov	r1, r5
 8015aa6:	3004      	adds	r0, #4
 8015aa8:	f7fe fd2e 	bl	8014508 <rcl_send_response>
 8015aac:	b110      	cbz	r0, 8015ab4 <rcl_action_send_cancel_response+0x54>
 8015aae:	2802      	cmp	r0, #2
 8015ab0:	bf18      	it	ne
 8015ab2:	2001      	movne	r0, #1
 8015ab4:	bd70      	pop	{r4, r5, r6, pc}
 8015ab6:	f7f7 fc0f 	bl	800d2d8 <rcutils_reset_error>
 8015aba:	f640 0098 	movw	r0, #2200	@ 0x898
 8015abe:	bd70      	pop	{r4, r5, r6, pc}
 8015ac0:	f640 0098 	movw	r0, #2200	@ 0x898
 8015ac4:	bd70      	pop	{r4, r5, r6, pc}
 8015ac6:	200b      	movs	r0, #11
 8015ac8:	bd70      	pop	{r4, r5, r6, pc}
 8015aca:	f640 0098 	movw	r0, #2200	@ 0x898
 8015ace:	4770      	bx	lr

08015ad0 <rcl_action_wait_set_add_action_server>:
 8015ad0:	2800      	cmp	r0, #0
 8015ad2:	d04d      	beq.n	8015b70 <rcl_action_wait_set_add_action_server+0xa0>
 8015ad4:	b570      	push	{r4, r5, r6, lr}
 8015ad6:	460c      	mov	r4, r1
 8015ad8:	b159      	cbz	r1, 8015af2 <rcl_action_wait_set_add_action_server+0x22>
 8015ada:	4605      	mov	r5, r0
 8015adc:	6808      	ldr	r0, [r1, #0]
 8015ade:	b140      	cbz	r0, 8015af2 <rcl_action_wait_set_add_action_server+0x22>
 8015ae0:	4616      	mov	r6, r2
 8015ae2:	f7fe fd29 	bl	8014538 <rcl_service_is_valid>
 8015ae6:	b120      	cbz	r0, 8015af2 <rcl_action_wait_set_add_action_server+0x22>
 8015ae8:	6820      	ldr	r0, [r4, #0]
 8015aea:	3004      	adds	r0, #4
 8015aec:	f7fe fd24 	bl	8014538 <rcl_service_is_valid>
 8015af0:	b910      	cbnz	r0, 8015af8 <rcl_action_wait_set_add_action_server+0x28>
 8015af2:	f640 0098 	movw	r0, #2200	@ 0x898
 8015af6:	bd70      	pop	{r4, r5, r6, pc}
 8015af8:	6820      	ldr	r0, [r4, #0]
 8015afa:	3008      	adds	r0, #8
 8015afc:	f7fe fd1c 	bl	8014538 <rcl_service_is_valid>
 8015b00:	2800      	cmp	r0, #0
 8015b02:	d0f6      	beq.n	8015af2 <rcl_action_wait_set_add_action_server+0x22>
 8015b04:	6820      	ldr	r0, [r4, #0]
 8015b06:	300c      	adds	r0, #12
 8015b08:	f7f5 ff04 	bl	800b914 <rcl_publisher_is_valid_except_context>
 8015b0c:	2800      	cmp	r0, #0
 8015b0e:	d0f0      	beq.n	8015af2 <rcl_action_wait_set_add_action_server+0x22>
 8015b10:	6820      	ldr	r0, [r4, #0]
 8015b12:	3010      	adds	r0, #16
 8015b14:	f7f5 fefe 	bl	800b914 <rcl_publisher_is_valid_except_context>
 8015b18:	2800      	cmp	r0, #0
 8015b1a:	d0ea      	beq.n	8015af2 <rcl_action_wait_set_add_action_server+0x22>
 8015b1c:	6821      	ldr	r1, [r4, #0]
 8015b1e:	4628      	mov	r0, r5
 8015b20:	f501 72ee 	add.w	r2, r1, #476	@ 0x1dc
 8015b24:	f7ff face 	bl	80150c4 <rcl_wait_set_add_service>
 8015b28:	2800      	cmp	r0, #0
 8015b2a:	d1e4      	bne.n	8015af6 <rcl_action_wait_set_add_action_server+0x26>
 8015b2c:	6821      	ldr	r1, [r4, #0]
 8015b2e:	4628      	mov	r0, r5
 8015b30:	f501 72f0 	add.w	r2, r1, #480	@ 0x1e0
 8015b34:	3104      	adds	r1, #4
 8015b36:	f7ff fac5 	bl	80150c4 <rcl_wait_set_add_service>
 8015b3a:	2800      	cmp	r0, #0
 8015b3c:	d1db      	bne.n	8015af6 <rcl_action_wait_set_add_action_server+0x26>
 8015b3e:	6821      	ldr	r1, [r4, #0]
 8015b40:	4628      	mov	r0, r5
 8015b42:	f501 72f2 	add.w	r2, r1, #484	@ 0x1e4
 8015b46:	3108      	adds	r1, #8
 8015b48:	f7ff fabc 	bl	80150c4 <rcl_wait_set_add_service>
 8015b4c:	2800      	cmp	r0, #0
 8015b4e:	d1d2      	bne.n	8015af6 <rcl_action_wait_set_add_action_server+0x26>
 8015b50:	6821      	ldr	r1, [r4, #0]
 8015b52:	4628      	mov	r0, r5
 8015b54:	f501 72f4 	add.w	r2, r1, #488	@ 0x1e8
 8015b58:	3114      	adds	r1, #20
 8015b5a:	f7ff fa57 	bl	801500c <rcl_wait_set_add_timer>
 8015b5e:	2800      	cmp	r0, #0
 8015b60:	d1c9      	bne.n	8015af6 <rcl_action_wait_set_add_action_server+0x26>
 8015b62:	2e00      	cmp	r6, #0
 8015b64:	d0c7      	beq.n	8015af6 <rcl_action_wait_set_add_action_server+0x26>
 8015b66:	6823      	ldr	r3, [r4, #0]
 8015b68:	f8d3 31dc 	ldr.w	r3, [r3, #476]	@ 0x1dc
 8015b6c:	6033      	str	r3, [r6, #0]
 8015b6e:	bd70      	pop	{r4, r5, r6, pc}
 8015b70:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8015b74:	4770      	bx	lr
 8015b76:	bf00      	nop

08015b78 <rcl_action_server_wait_set_get_entities_ready>:
 8015b78:	2800      	cmp	r0, #0
 8015b7a:	d05a      	beq.n	8015c32 <rcl_action_server_wait_set_get_entities_ready+0xba>
 8015b7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015b7e:	460c      	mov	r4, r1
 8015b80:	b161      	cbz	r1, 8015b9c <rcl_action_server_wait_set_get_entities_ready+0x24>
 8015b82:	4605      	mov	r5, r0
 8015b84:	6808      	ldr	r0, [r1, #0]
 8015b86:	b148      	cbz	r0, 8015b9c <rcl_action_server_wait_set_get_entities_ready+0x24>
 8015b88:	4616      	mov	r6, r2
 8015b8a:	461f      	mov	r7, r3
 8015b8c:	f7fe fcd4 	bl	8014538 <rcl_service_is_valid>
 8015b90:	b120      	cbz	r0, 8015b9c <rcl_action_server_wait_set_get_entities_ready+0x24>
 8015b92:	6820      	ldr	r0, [r4, #0]
 8015b94:	3004      	adds	r0, #4
 8015b96:	f7fe fccf 	bl	8014538 <rcl_service_is_valid>
 8015b9a:	b910      	cbnz	r0, 8015ba2 <rcl_action_server_wait_set_get_entities_ready+0x2a>
 8015b9c:	f640 0098 	movw	r0, #2200	@ 0x898
 8015ba0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015ba2:	6820      	ldr	r0, [r4, #0]
 8015ba4:	3008      	adds	r0, #8
 8015ba6:	f7fe fcc7 	bl	8014538 <rcl_service_is_valid>
 8015baa:	2800      	cmp	r0, #0
 8015bac:	d0f6      	beq.n	8015b9c <rcl_action_server_wait_set_get_entities_ready+0x24>
 8015bae:	6820      	ldr	r0, [r4, #0]
 8015bb0:	300c      	adds	r0, #12
 8015bb2:	f7f5 feaf 	bl	800b914 <rcl_publisher_is_valid_except_context>
 8015bb6:	2800      	cmp	r0, #0
 8015bb8:	d0f0      	beq.n	8015b9c <rcl_action_server_wait_set_get_entities_ready+0x24>
 8015bba:	6820      	ldr	r0, [r4, #0]
 8015bbc:	3010      	adds	r0, #16
 8015bbe:	f7f5 fea9 	bl	800b914 <rcl_publisher_is_valid_except_context>
 8015bc2:	2800      	cmp	r0, #0
 8015bc4:	d0ea      	beq.n	8015b9c <rcl_action_server_wait_set_get_entities_ready+0x24>
 8015bc6:	b3be      	cbz	r6, 8015c38 <rcl_action_server_wait_set_get_entities_ready+0xc0>
 8015bc8:	b3b7      	cbz	r7, 8015c38 <rcl_action_server_wait_set_get_entities_ready+0xc0>
 8015bca:	9b06      	ldr	r3, [sp, #24]
 8015bcc:	b3a3      	cbz	r3, 8015c38 <rcl_action_server_wait_set_get_entities_ready+0xc0>
 8015bce:	9b07      	ldr	r3, [sp, #28]
 8015bd0:	b393      	cbz	r3, 8015c38 <rcl_action_server_wait_set_get_entities_ready+0xc0>
 8015bd2:	6821      	ldr	r1, [r4, #0]
 8015bd4:	692a      	ldr	r2, [r5, #16]
 8015bd6:	6a2c      	ldr	r4, [r5, #32]
 8015bd8:	f8d1 51e8 	ldr.w	r5, [r1, #488]	@ 0x1e8
 8015bdc:	f8d1 31e0 	ldr.w	r3, [r1, #480]	@ 0x1e0
 8015be0:	f852 2025 	ldr.w	r2, [r2, r5, lsl #2]
 8015be4:	f8d1 01e4 	ldr.w	r0, [r1, #484]	@ 0x1e4
 8015be8:	f8d1 51dc 	ldr.w	r5, [r1, #476]	@ 0x1dc
 8015bec:	f854 0020 	ldr.w	r0, [r4, r0, lsl #2]
 8015bf0:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 8015bf4:	f854 4025 	ldr.w	r4, [r4, r5, lsl #2]
 8015bf8:	1a64      	subs	r4, r4, r1
 8015bfa:	fab4 f484 	clz	r4, r4
 8015bfe:	0964      	lsrs	r4, r4, #5
 8015c00:	7034      	strb	r4, [r6, #0]
 8015c02:	1d0c      	adds	r4, r1, #4
 8015c04:	1b1b      	subs	r3, r3, r4
 8015c06:	fab3 f383 	clz	r3, r3
 8015c0a:	095b      	lsrs	r3, r3, #5
 8015c0c:	f101 0408 	add.w	r4, r1, #8
 8015c10:	703b      	strb	r3, [r7, #0]
 8015c12:	f101 0314 	add.w	r3, r1, #20
 8015c16:	1b01      	subs	r1, r0, r4
 8015c18:	1ad3      	subs	r3, r2, r3
 8015c1a:	fab1 f181 	clz	r1, r1
 8015c1e:	9a06      	ldr	r2, [sp, #24]
 8015c20:	0949      	lsrs	r1, r1, #5
 8015c22:	7011      	strb	r1, [r2, #0]
 8015c24:	fab3 f383 	clz	r3, r3
 8015c28:	9a07      	ldr	r2, [sp, #28]
 8015c2a:	095b      	lsrs	r3, r3, #5
 8015c2c:	2000      	movs	r0, #0
 8015c2e:	7013      	strb	r3, [r2, #0]
 8015c30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015c32:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8015c36:	4770      	bx	lr
 8015c38:	200b      	movs	r0, #11
 8015c3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08015c3c <_execute_event_handler>:
 8015c3c:	2002      	movs	r0, #2
 8015c3e:	4770      	bx	lr

08015c40 <_cancel_goal_event_handler>:
 8015c40:	2003      	movs	r0, #3
 8015c42:	4770      	bx	lr

08015c44 <_succeed_event_handler>:
 8015c44:	2004      	movs	r0, #4
 8015c46:	4770      	bx	lr

08015c48 <_abort_event_handler>:
 8015c48:	2006      	movs	r0, #6
 8015c4a:	4770      	bx	lr

08015c4c <_canceled_event_handler>:
 8015c4c:	2005      	movs	r0, #5
 8015c4e:	4770      	bx	lr

08015c50 <rcl_action_transition_goal_state>:
 8015c50:	b2c2      	uxtb	r2, r0
 8015c52:	2a06      	cmp	r2, #6
 8015c54:	d80c      	bhi.n	8015c70 <rcl_action_transition_goal_state+0x20>
 8015c56:	2904      	cmp	r1, #4
 8015c58:	d80a      	bhi.n	8015c70 <rcl_action_transition_goal_state+0x20>
 8015c5a:	eb00 0280 	add.w	r2, r0, r0, lsl #2
 8015c5e:	b410      	push	{r4}
 8015c60:	1853      	adds	r3, r2, r1
 8015c62:	4c06      	ldr	r4, [pc, #24]	@ (8015c7c <rcl_action_transition_goal_state+0x2c>)
 8015c64:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 8015c68:	b123      	cbz	r3, 8015c74 <rcl_action_transition_goal_state+0x24>
 8015c6a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8015c6e:	4718      	bx	r3
 8015c70:	2000      	movs	r0, #0
 8015c72:	4770      	bx	lr
 8015c74:	2000      	movs	r0, #0
 8015c76:	f85d 4b04 	ldr.w	r4, [sp], #4
 8015c7a:	4770      	bx	lr
 8015c7c:	0801a3f0 	.word	0x0801a3f0

08015c80 <rcl_action_get_zero_initialized_cancel_response>:
 8015c80:	b510      	push	{r4, lr}
 8015c82:	4c07      	ldr	r4, [pc, #28]	@ (8015ca0 <rcl_action_get_zero_initialized_cancel_response+0x20>)
 8015c84:	4686      	mov	lr, r0
 8015c86:	4684      	mov	ip, r0
 8015c88:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8015c8a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8015c8e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8015c90:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8015c94:	6823      	ldr	r3, [r4, #0]
 8015c96:	f8cc 3000 	str.w	r3, [ip]
 8015c9a:	4670      	mov	r0, lr
 8015c9c:	bd10      	pop	{r4, pc}
 8015c9e:	bf00      	nop
 8015ca0:	0801a47c 	.word	0x0801a47c

08015ca4 <rclc_action_send_result_request>:
 8015ca4:	b1d0      	cbz	r0, 8015cdc <rclc_action_send_result_request+0x38>
 8015ca6:	b500      	push	{lr}
 8015ca8:	4684      	mov	ip, r0
 8015caa:	b087      	sub	sp, #28
 8015cac:	f8d0 0009 	ldr.w	r0, [r0, #9]
 8015cb0:	f8dc 100d 	ldr.w	r1, [ip, #13]
 8015cb4:	f8dc 2011 	ldr.w	r2, [ip, #17]
 8015cb8:	f8dc 3015 	ldr.w	r3, [ip, #21]
 8015cbc:	f10d 0e08 	add.w	lr, sp, #8
 8015cc0:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8015cc4:	f8dc 0004 	ldr.w	r0, [ip, #4]
 8015cc8:	f10c 0240 	add.w	r2, ip, #64	@ 0x40
 8015ccc:	a902      	add	r1, sp, #8
 8015cce:	3010      	adds	r0, #16
 8015cd0:	f7ff fbda 	bl	8015488 <rcl_action_send_result_request>
 8015cd4:	b920      	cbnz	r0, 8015ce0 <rclc_action_send_result_request+0x3c>
 8015cd6:	b007      	add	sp, #28
 8015cd8:	f85d fb04 	ldr.w	pc, [sp], #4
 8015cdc:	200b      	movs	r0, #11
 8015cde:	4770      	bx	lr
 8015ce0:	9001      	str	r0, [sp, #4]
 8015ce2:	f7f7 faf9 	bl	800d2d8 <rcutils_reset_error>
 8015ce6:	9801      	ldr	r0, [sp, #4]
 8015ce8:	b007      	add	sp, #28
 8015cea:	f85d fb04 	ldr.w	pc, [sp], #4
 8015cee:	bf00      	nop

08015cf0 <rclc_action_take_goal_handle>:
 8015cf0:	b160      	cbz	r0, 8015d0c <rclc_action_take_goal_handle+0x1c>
 8015cf2:	6883      	ldr	r3, [r0, #8]
 8015cf4:	b143      	cbz	r3, 8015d08 <rclc_action_take_goal_handle+0x18>
 8015cf6:	6819      	ldr	r1, [r3, #0]
 8015cf8:	6081      	str	r1, [r0, #8]
 8015cfa:	2200      	movs	r2, #0
 8015cfc:	721a      	strb	r2, [r3, #8]
 8015cfe:	68c1      	ldr	r1, [r0, #12]
 8015d00:	6019      	str	r1, [r3, #0]
 8015d02:	621a      	str	r2, [r3, #32]
 8015d04:	849a      	strh	r2, [r3, #36]	@ 0x24
 8015d06:	60c3      	str	r3, [r0, #12]
 8015d08:	4618      	mov	r0, r3
 8015d0a:	4770      	bx	lr
 8015d0c:	4603      	mov	r3, r0
 8015d0e:	e7fb      	b.n	8015d08 <rclc_action_take_goal_handle+0x18>

08015d10 <rclc_action_remove_used_goal_handle>:
 8015d10:	b180      	cbz	r0, 8015d34 <rclc_action_remove_used_goal_handle+0x24>
 8015d12:	b179      	cbz	r1, 8015d34 <rclc_action_remove_used_goal_handle+0x24>
 8015d14:	68c3      	ldr	r3, [r0, #12]
 8015d16:	4299      	cmp	r1, r3
 8015d18:	d00d      	beq.n	8015d36 <rclc_action_remove_used_goal_handle+0x26>
 8015d1a:	b12b      	cbz	r3, 8015d28 <rclc_action_remove_used_goal_handle+0x18>
 8015d1c:	681a      	ldr	r2, [r3, #0]
 8015d1e:	4291      	cmp	r1, r2
 8015d20:	d003      	beq.n	8015d2a <rclc_action_remove_used_goal_handle+0x1a>
 8015d22:	4613      	mov	r3, r2
 8015d24:	2b00      	cmp	r3, #0
 8015d26:	d1f9      	bne.n	8015d1c <rclc_action_remove_used_goal_handle+0xc>
 8015d28:	4770      	bx	lr
 8015d2a:	680a      	ldr	r2, [r1, #0]
 8015d2c:	601a      	str	r2, [r3, #0]
 8015d2e:	6883      	ldr	r3, [r0, #8]
 8015d30:	600b      	str	r3, [r1, #0]
 8015d32:	6081      	str	r1, [r0, #8]
 8015d34:	4770      	bx	lr
 8015d36:	680b      	ldr	r3, [r1, #0]
 8015d38:	60c3      	str	r3, [r0, #12]
 8015d3a:	e7f8      	b.n	8015d2e <rclc_action_remove_used_goal_handle+0x1e>

08015d3c <rclc_action_find_goal_handle_by_uuid>:
 8015d3c:	b538      	push	{r3, r4, r5, lr}
 8015d3e:	b180      	cbz	r0, 8015d62 <rclc_action_find_goal_handle_by_uuid+0x26>
 8015d40:	460d      	mov	r5, r1
 8015d42:	b181      	cbz	r1, 8015d66 <rclc_action_find_goal_handle_by_uuid+0x2a>
 8015d44:	68c4      	ldr	r4, [r0, #12]
 8015d46:	b914      	cbnz	r4, 8015d4e <rclc_action_find_goal_handle_by_uuid+0x12>
 8015d48:	e009      	b.n	8015d5e <rclc_action_find_goal_handle_by_uuid+0x22>
 8015d4a:	6824      	ldr	r4, [r4, #0]
 8015d4c:	b13c      	cbz	r4, 8015d5e <rclc_action_find_goal_handle_by_uuid+0x22>
 8015d4e:	f104 0009 	add.w	r0, r4, #9
 8015d52:	2210      	movs	r2, #16
 8015d54:	4629      	mov	r1, r5
 8015d56:	f002 fd97 	bl	8018888 <memcmp>
 8015d5a:	2800      	cmp	r0, #0
 8015d5c:	d1f5      	bne.n	8015d4a <rclc_action_find_goal_handle_by_uuid+0xe>
 8015d5e:	4620      	mov	r0, r4
 8015d60:	bd38      	pop	{r3, r4, r5, pc}
 8015d62:	4604      	mov	r4, r0
 8015d64:	e7fb      	b.n	8015d5e <rclc_action_find_goal_handle_by_uuid+0x22>
 8015d66:	460c      	mov	r4, r1
 8015d68:	e7f9      	b.n	8015d5e <rclc_action_find_goal_handle_by_uuid+0x22>
 8015d6a:	bf00      	nop

08015d6c <rclc_action_find_first_handle_by_status>:
 8015d6c:	b140      	cbz	r0, 8015d80 <rclc_action_find_first_handle_by_status+0x14>
 8015d6e:	68c0      	ldr	r0, [r0, #12]
 8015d70:	b910      	cbnz	r0, 8015d78 <rclc_action_find_first_handle_by_status+0xc>
 8015d72:	e005      	b.n	8015d80 <rclc_action_find_first_handle_by_status+0x14>
 8015d74:	6800      	ldr	r0, [r0, #0]
 8015d76:	b118      	cbz	r0, 8015d80 <rclc_action_find_first_handle_by_status+0x14>
 8015d78:	f990 3008 	ldrsb.w	r3, [r0, #8]
 8015d7c:	428b      	cmp	r3, r1
 8015d7e:	d1f9      	bne.n	8015d74 <rclc_action_find_first_handle_by_status+0x8>
 8015d80:	4770      	bx	lr
 8015d82:	bf00      	nop

08015d84 <rclc_action_find_first_terminated_handle>:
 8015d84:	b140      	cbz	r0, 8015d98 <rclc_action_find_first_terminated_handle+0x14>
 8015d86:	68c0      	ldr	r0, [r0, #12]
 8015d88:	b910      	cbnz	r0, 8015d90 <rclc_action_find_first_terminated_handle+0xc>
 8015d8a:	e005      	b.n	8015d98 <rclc_action_find_first_terminated_handle+0x14>
 8015d8c:	6800      	ldr	r0, [r0, #0]
 8015d8e:	b118      	cbz	r0, 8015d98 <rclc_action_find_first_terminated_handle+0x14>
 8015d90:	f990 3008 	ldrsb.w	r3, [r0, #8]
 8015d94:	2b03      	cmp	r3, #3
 8015d96:	ddf9      	ble.n	8015d8c <rclc_action_find_first_terminated_handle+0x8>
 8015d98:	4770      	bx	lr
 8015d9a:	bf00      	nop

08015d9c <rclc_action_find_handle_by_goal_request_sequence_number>:
 8015d9c:	b170      	cbz	r0, 8015dbc <rclc_action_find_handle_by_goal_request_sequence_number+0x20>
 8015d9e:	68c0      	ldr	r0, [r0, #12]
 8015da0:	b160      	cbz	r0, 8015dbc <rclc_action_find_handle_by_goal_request_sequence_number+0x20>
 8015da2:	b410      	push	{r4}
 8015da4:	e001      	b.n	8015daa <rclc_action_find_handle_by_goal_request_sequence_number+0xe>
 8015da6:	6800      	ldr	r0, [r0, #0]
 8015da8:	b128      	cbz	r0, 8015db6 <rclc_action_find_handle_by_goal_request_sequence_number+0x1a>
 8015daa:	e9d0 410a 	ldrd	r4, r1, [r0, #40]	@ 0x28
 8015dae:	4299      	cmp	r1, r3
 8015db0:	bf08      	it	eq
 8015db2:	4294      	cmpeq	r4, r2
 8015db4:	d1f7      	bne.n	8015da6 <rclc_action_find_handle_by_goal_request_sequence_number+0xa>
 8015db6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8015dba:	4770      	bx	lr
 8015dbc:	4770      	bx	lr
 8015dbe:	bf00      	nop

08015dc0 <rclc_action_find_handle_by_result_request_sequence_number>:
 8015dc0:	b170      	cbz	r0, 8015de0 <rclc_action_find_handle_by_result_request_sequence_number+0x20>
 8015dc2:	68c0      	ldr	r0, [r0, #12]
 8015dc4:	b160      	cbz	r0, 8015de0 <rclc_action_find_handle_by_result_request_sequence_number+0x20>
 8015dc6:	b410      	push	{r4}
 8015dc8:	e001      	b.n	8015dce <rclc_action_find_handle_by_result_request_sequence_number+0xe>
 8015dca:	6800      	ldr	r0, [r0, #0]
 8015dcc:	b128      	cbz	r0, 8015dda <rclc_action_find_handle_by_result_request_sequence_number+0x1a>
 8015dce:	e9d0 4110 	ldrd	r4, r1, [r0, #64]	@ 0x40
 8015dd2:	4299      	cmp	r1, r3
 8015dd4:	bf08      	it	eq
 8015dd6:	4294      	cmpeq	r4, r2
 8015dd8:	d1f7      	bne.n	8015dca <rclc_action_find_handle_by_result_request_sequence_number+0xa>
 8015dda:	f85d 4b04 	ldr.w	r4, [sp], #4
 8015dde:	4770      	bx	lr
 8015de0:	4770      	bx	lr
 8015de2:	bf00      	nop

08015de4 <rclc_action_find_handle_by_cancel_request_sequence_number>:
 8015de4:	b170      	cbz	r0, 8015e04 <rclc_action_find_handle_by_cancel_request_sequence_number+0x20>
 8015de6:	68c0      	ldr	r0, [r0, #12]
 8015de8:	b160      	cbz	r0, 8015e04 <rclc_action_find_handle_by_cancel_request_sequence_number+0x20>
 8015dea:	b410      	push	{r4}
 8015dec:	e001      	b.n	8015df2 <rclc_action_find_handle_by_cancel_request_sequence_number+0xe>
 8015dee:	6800      	ldr	r0, [r0, #0]
 8015df0:	b128      	cbz	r0, 8015dfe <rclc_action_find_handle_by_cancel_request_sequence_number+0x1a>
 8015df2:	e9d0 4116 	ldrd	r4, r1, [r0, #88]	@ 0x58
 8015df6:	4299      	cmp	r1, r3
 8015df8:	bf08      	it	eq
 8015dfa:	4294      	cmpeq	r4, r2
 8015dfc:	d1f7      	bne.n	8015dee <rclc_action_find_handle_by_cancel_request_sequence_number+0xa>
 8015dfe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8015e02:	4770      	bx	lr
 8015e04:	4770      	bx	lr
 8015e06:	bf00      	nop

08015e08 <rclc_action_find_first_handle_with_goal_response>:
 8015e08:	b140      	cbz	r0, 8015e1c <rclc_action_find_first_handle_with_goal_response+0x14>
 8015e0a:	68c0      	ldr	r0, [r0, #12]
 8015e0c:	b910      	cbnz	r0, 8015e14 <rclc_action_find_first_handle_with_goal_response+0xc>
 8015e0e:	e005      	b.n	8015e1c <rclc_action_find_first_handle_with_goal_response+0x14>
 8015e10:	6800      	ldr	r0, [r0, #0]
 8015e12:	b118      	cbz	r0, 8015e1c <rclc_action_find_first_handle_with_goal_response+0x14>
 8015e14:	f890 3020 	ldrb.w	r3, [r0, #32]
 8015e18:	2b00      	cmp	r3, #0
 8015e1a:	d0f9      	beq.n	8015e10 <rclc_action_find_first_handle_with_goal_response+0x8>
 8015e1c:	4770      	bx	lr
 8015e1e:	bf00      	nop

08015e20 <rclc_action_find_first_handle_with_result_response>:
 8015e20:	b140      	cbz	r0, 8015e34 <rclc_action_find_first_handle_with_result_response+0x14>
 8015e22:	68c0      	ldr	r0, [r0, #12]
 8015e24:	b910      	cbnz	r0, 8015e2c <rclc_action_find_first_handle_with_result_response+0xc>
 8015e26:	e005      	b.n	8015e34 <rclc_action_find_first_handle_with_result_response+0x14>
 8015e28:	6800      	ldr	r0, [r0, #0]
 8015e2a:	b118      	cbz	r0, 8015e34 <rclc_action_find_first_handle_with_result_response+0x14>
 8015e2c:	f890 3023 	ldrb.w	r3, [r0, #35]	@ 0x23
 8015e30:	2b00      	cmp	r3, #0
 8015e32:	d0f9      	beq.n	8015e28 <rclc_action_find_first_handle_with_result_response+0x8>
 8015e34:	4770      	bx	lr
 8015e36:	bf00      	nop

08015e38 <rclc_action_server_response_goal_request>:
 8015e38:	b198      	cbz	r0, 8015e62 <rclc_action_server_response_goal_request+0x2a>
 8015e3a:	b510      	push	{r4, lr}
 8015e3c:	6844      	ldr	r4, [r0, #4]
 8015e3e:	b086      	sub	sp, #24
 8015e40:	2200      	movs	r2, #0
 8015e42:	e9cd 2203 	strd	r2, r2, [sp, #12]
 8015e46:	460b      	mov	r3, r1
 8015e48:	9205      	str	r2, [sp, #20]
 8015e4a:	f100 0128 	add.w	r1, r0, #40	@ 0x28
 8015e4e:	aa03      	add	r2, sp, #12
 8015e50:	f104 0010 	add.w	r0, r4, #16
 8015e54:	f88d 300c 	strb.w	r3, [sp, #12]
 8015e58:	f7ff fd4a 	bl	80158f0 <rcl_action_send_goal_response>
 8015e5c:	b918      	cbnz	r0, 8015e66 <rclc_action_server_response_goal_request+0x2e>
 8015e5e:	b006      	add	sp, #24
 8015e60:	bd10      	pop	{r4, pc}
 8015e62:	200b      	movs	r0, #11
 8015e64:	4770      	bx	lr
 8015e66:	9001      	str	r0, [sp, #4]
 8015e68:	f7f7 fa36 	bl	800d2d8 <rcutils_reset_error>
 8015e6c:	9801      	ldr	r0, [sp, #4]
 8015e6e:	b006      	add	sp, #24
 8015e70:	bd10      	pop	{r4, pc}
 8015e72:	bf00      	nop
 8015e74:	0000      	movs	r0, r0
	...

08015e78 <rclc_action_server_goal_cancel_accept>:
 8015e78:	b310      	cbz	r0, 8015ec0 <rclc_action_server_goal_cancel_accept+0x48>
 8015e7a:	b510      	push	{r4, lr}
 8015e7c:	b090      	sub	sp, #64	@ 0x40
 8015e7e:	4604      	mov	r4, r0
 8015e80:	a806      	add	r0, sp, #24
 8015e82:	f7ff fefd 	bl	8015c80 <rcl_action_get_zero_initialized_cancel_response>
 8015e86:	2300      	movs	r3, #0
 8015e88:	f8d4 0009 	ldr.w	r0, [r4, #9]
 8015e8c:	f8d4 100d 	ldr.w	r1, [r4, #13]
 8015e90:	f8d4 2011 	ldr.w	r2, [r4, #17]
 8015e94:	f88d 3018 	strb.w	r3, [sp, #24]
 8015e98:	f8d4 3015 	ldr.w	r3, [r4, #21]
 8015e9c:	f8cd d01c 	str.w	sp, [sp, #28]
 8015ea0:	46ec      	mov	ip, sp
 8015ea2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8015ea6:	ed9f 7b08 	vldr	d7, [pc, #32]	@ 8015ec8 <rclc_action_server_goal_cancel_accept+0x50>
 8015eaa:	6860      	ldr	r0, [r4, #4]
 8015eac:	aa06      	add	r2, sp, #24
 8015eae:	f104 0158 	add.w	r1, r4, #88	@ 0x58
 8015eb2:	3010      	adds	r0, #16
 8015eb4:	ed8d 7b08 	vstr	d7, [sp, #32]
 8015eb8:	f7ff fdd2 	bl	8015a60 <rcl_action_send_cancel_response>
 8015ebc:	b010      	add	sp, #64	@ 0x40
 8015ebe:	bd10      	pop	{r4, pc}
 8015ec0:	200b      	movs	r0, #11
 8015ec2:	4770      	bx	lr
 8015ec4:	f3af 8000 	nop.w
 8015ec8:	00000001 	.word	0x00000001
 8015ecc:	00000001 	.word	0x00000001

08015ed0 <rclc_action_server_goal_cancel_reject>:
 8015ed0:	b082      	sub	sp, #8
 8015ed2:	b530      	push	{r4, r5, lr}
 8015ed4:	b08b      	sub	sp, #44	@ 0x2c
 8015ed6:	ac0e      	add	r4, sp, #56	@ 0x38
 8015ed8:	e884 000c 	stmia.w	r4, {r2, r3}
 8015edc:	b188      	cbz	r0, 8015f02 <rclc_action_server_goal_cancel_reject+0x32>
 8015ede:	4604      	mov	r4, r0
 8015ee0:	a801      	add	r0, sp, #4
 8015ee2:	460d      	mov	r5, r1
 8015ee4:	f7ff fecc 	bl	8015c80 <rcl_action_get_zero_initialized_cancel_response>
 8015ee8:	aa01      	add	r2, sp, #4
 8015eea:	a90e      	add	r1, sp, #56	@ 0x38
 8015eec:	f104 0010 	add.w	r0, r4, #16
 8015ef0:	f88d 5004 	strb.w	r5, [sp, #4]
 8015ef4:	f7ff fdb4 	bl	8015a60 <rcl_action_send_cancel_response>
 8015ef8:	b00b      	add	sp, #44	@ 0x2c
 8015efa:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8015efe:	b002      	add	sp, #8
 8015f00:	4770      	bx	lr
 8015f02:	200b      	movs	r0, #11
 8015f04:	b00b      	add	sp, #44	@ 0x2c
 8015f06:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8015f0a:	b002      	add	sp, #8
 8015f0c:	4770      	bx	lr
 8015f0e:	bf00      	nop

08015f10 <rcutils_string_array_fini>:
 8015f10:	b320      	cbz	r0, 8015f5c <rcutils_string_array_fini+0x4c>
 8015f12:	b570      	push	{r4, r5, r6, lr}
 8015f14:	4604      	mov	r4, r0
 8015f16:	6840      	ldr	r0, [r0, #4]
 8015f18:	b1d8      	cbz	r0, 8015f52 <rcutils_string_array_fini+0x42>
 8015f1a:	f104 0008 	add.w	r0, r4, #8
 8015f1e:	f7f7 f8fb 	bl	800d118 <rcutils_allocator_is_valid>
 8015f22:	b1b8      	cbz	r0, 8015f54 <rcutils_string_array_fini+0x44>
 8015f24:	6823      	ldr	r3, [r4, #0]
 8015f26:	b1bb      	cbz	r3, 8015f58 <rcutils_string_array_fini+0x48>
 8015f28:	2500      	movs	r5, #0
 8015f2a:	6860      	ldr	r0, [r4, #4]
 8015f2c:	462e      	mov	r6, r5
 8015f2e:	f850 0025 	ldr.w	r0, [r0, r5, lsl #2]
 8015f32:	68e3      	ldr	r3, [r4, #12]
 8015f34:	69a1      	ldr	r1, [r4, #24]
 8015f36:	4798      	blx	r3
 8015f38:	e9d4 3000 	ldrd	r3, r0, [r4]
 8015f3c:	f840 6025 	str.w	r6, [r0, r5, lsl #2]
 8015f40:	3501      	adds	r5, #1
 8015f42:	429d      	cmp	r5, r3
 8015f44:	d3f3      	bcc.n	8015f2e <rcutils_string_array_fini+0x1e>
 8015f46:	68e3      	ldr	r3, [r4, #12]
 8015f48:	69a1      	ldr	r1, [r4, #24]
 8015f4a:	4798      	blx	r3
 8015f4c:	2000      	movs	r0, #0
 8015f4e:	e9c4 0000 	strd	r0, r0, [r4]
 8015f52:	bd70      	pop	{r4, r5, r6, pc}
 8015f54:	200b      	movs	r0, #11
 8015f56:	bd70      	pop	{r4, r5, r6, pc}
 8015f58:	6860      	ldr	r0, [r4, #4]
 8015f5a:	e7f4      	b.n	8015f46 <rcutils_string_array_fini+0x36>
 8015f5c:	200b      	movs	r0, #11
 8015f5e:	4770      	bx	lr

08015f60 <rcutils_get_zero_initialized_string_map>:
 8015f60:	4b01      	ldr	r3, [pc, #4]	@ (8015f68 <rcutils_get_zero_initialized_string_map+0x8>)
 8015f62:	2000      	movs	r0, #0
 8015f64:	6018      	str	r0, [r3, #0]
 8015f66:	4770      	bx	lr
 8015f68:	20010ef0 	.word	0x20010ef0

08015f6c <rcutils_string_map_reserve>:
 8015f6c:	2800      	cmp	r0, #0
 8015f6e:	d05f      	beq.n	8016030 <rcutils_string_map_reserve+0xc4>
 8015f70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015f74:	460c      	mov	r4, r1
 8015f76:	6801      	ldr	r1, [r0, #0]
 8015f78:	b082      	sub	sp, #8
 8015f7a:	4605      	mov	r5, r0
 8015f7c:	b129      	cbz	r1, 8015f8a <rcutils_string_map_reserve+0x1e>
 8015f7e:	68cb      	ldr	r3, [r1, #12]
 8015f80:	42a3      	cmp	r3, r4
 8015f82:	d906      	bls.n	8015f92 <rcutils_string_map_reserve+0x26>
 8015f84:	461c      	mov	r4, r3
 8015f86:	2900      	cmp	r1, #0
 8015f88:	d1f9      	bne.n	8015f7e <rcutils_string_map_reserve+0x12>
 8015f8a:	201f      	movs	r0, #31
 8015f8c:	b002      	add	sp, #8
 8015f8e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015f92:	688b      	ldr	r3, [r1, #8]
 8015f94:	42a3      	cmp	r3, r4
 8015f96:	d047      	beq.n	8016028 <rcutils_string_map_reserve+0xbc>
 8015f98:	6a0e      	ldr	r6, [r1, #32]
 8015f9a:	2c00      	cmp	r4, #0
 8015f9c:	d034      	beq.n	8016008 <rcutils_string_map_reserve+0x9c>
 8015f9e:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 8015fa2:	d243      	bcs.n	801602c <rcutils_string_map_reserve+0xc0>
 8015fa4:	00a7      	lsls	r7, r4, #2
 8015fa6:	f8d1 8018 	ldr.w	r8, [r1, #24]
 8015faa:	6808      	ldr	r0, [r1, #0]
 8015fac:	4632      	mov	r2, r6
 8015fae:	4639      	mov	r1, r7
 8015fb0:	47c0      	blx	r8
 8015fb2:	2800      	cmp	r0, #0
 8015fb4:	d03a      	beq.n	801602c <rcutils_string_map_reserve+0xc0>
 8015fb6:	682b      	ldr	r3, [r5, #0]
 8015fb8:	4632      	mov	r2, r6
 8015fba:	6018      	str	r0, [r3, #0]
 8015fbc:	4639      	mov	r1, r7
 8015fbe:	6858      	ldr	r0, [r3, #4]
 8015fc0:	47c0      	blx	r8
 8015fc2:	2800      	cmp	r0, #0
 8015fc4:	d032      	beq.n	801602c <rcutils_string_map_reserve+0xc0>
 8015fc6:	682d      	ldr	r5, [r5, #0]
 8015fc8:	68ab      	ldr	r3, [r5, #8]
 8015fca:	6068      	str	r0, [r5, #4]
 8015fcc:	42a3      	cmp	r3, r4
 8015fce:	d226      	bcs.n	801601e <rcutils_string_map_reserve+0xb2>
 8015fd0:	682a      	ldr	r2, [r5, #0]
 8015fd2:	eb00 0c07 	add.w	ip, r0, r7
 8015fd6:	eb02 0e83 	add.w	lr, r2, r3, lsl #2
 8015fda:	45e6      	cmp	lr, ip
 8015fdc:	ea4f 0183 	mov.w	r1, r3, lsl #2
 8015fe0:	eb00 0683 	add.w	r6, r0, r3, lsl #2
 8015fe4:	d203      	bcs.n	8015fee <rcutils_string_map_reserve+0x82>
 8015fe6:	eb02 0c07 	add.w	ip, r2, r7
 8015fea:	4566      	cmp	r6, ip
 8015fec:	d322      	bcc.n	8016034 <rcutils_string_map_reserve+0xc8>
 8015fee:	1ae3      	subs	r3, r4, r3
 8015ff0:	009a      	lsls	r2, r3, #2
 8015ff2:	4670      	mov	r0, lr
 8015ff4:	2100      	movs	r1, #0
 8015ff6:	9201      	str	r2, [sp, #4]
 8015ff8:	f002 fc70 	bl	80188dc <memset>
 8015ffc:	9a01      	ldr	r2, [sp, #4]
 8015ffe:	2100      	movs	r1, #0
 8016000:	4630      	mov	r0, r6
 8016002:	f002 fc6b 	bl	80188dc <memset>
 8016006:	e00a      	b.n	801601e <rcutils_string_map_reserve+0xb2>
 8016008:	694f      	ldr	r7, [r1, #20]
 801600a:	6808      	ldr	r0, [r1, #0]
 801600c:	4631      	mov	r1, r6
 801600e:	47b8      	blx	r7
 8016010:	682b      	ldr	r3, [r5, #0]
 8016012:	4631      	mov	r1, r6
 8016014:	6858      	ldr	r0, [r3, #4]
 8016016:	601c      	str	r4, [r3, #0]
 8016018:	47b8      	blx	r7
 801601a:	682d      	ldr	r5, [r5, #0]
 801601c:	606c      	str	r4, [r5, #4]
 801601e:	2000      	movs	r0, #0
 8016020:	60ac      	str	r4, [r5, #8]
 8016022:	b002      	add	sp, #8
 8016024:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016028:	2000      	movs	r0, #0
 801602a:	e7af      	b.n	8015f8c <rcutils_string_map_reserve+0x20>
 801602c:	200a      	movs	r0, #10
 801602e:	e7ad      	b.n	8015f8c <rcutils_string_map_reserve+0x20>
 8016030:	200b      	movs	r0, #11
 8016032:	4770      	bx	lr
 8016034:	1f0b      	subs	r3, r1, #4
 8016036:	4418      	add	r0, r3
 8016038:	4413      	add	r3, r2
 801603a:	3a04      	subs	r2, #4
 801603c:	4417      	add	r7, r2
 801603e:	2200      	movs	r2, #0
 8016040:	f843 2f04 	str.w	r2, [r3, #4]!
 8016044:	42bb      	cmp	r3, r7
 8016046:	f840 2f04 	str.w	r2, [r0, #4]!
 801604a:	d1f9      	bne.n	8016040 <rcutils_string_map_reserve+0xd4>
 801604c:	e7e7      	b.n	801601e <rcutils_string_map_reserve+0xb2>
 801604e:	bf00      	nop

08016050 <rcutils_string_map_init>:
 8016050:	b082      	sub	sp, #8
 8016052:	b570      	push	{r4, r5, r6, lr}
 8016054:	ac04      	add	r4, sp, #16
 8016056:	e884 000c 	stmia.w	r4, {r2, r3}
 801605a:	b380      	cbz	r0, 80160be <rcutils_string_map_init+0x6e>
 801605c:	6806      	ldr	r6, [r0, #0]
 801605e:	4604      	mov	r4, r0
 8016060:	b12e      	cbz	r6, 801606e <rcutils_string_map_init+0x1e>
 8016062:	251e      	movs	r5, #30
 8016064:	4628      	mov	r0, r5
 8016066:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801606a:	b002      	add	sp, #8
 801606c:	4770      	bx	lr
 801606e:	a804      	add	r0, sp, #16
 8016070:	460d      	mov	r5, r1
 8016072:	f7f7 f851 	bl	800d118 <rcutils_allocator_is_valid>
 8016076:	b310      	cbz	r0, 80160be <rcutils_string_map_init+0x6e>
 8016078:	9b04      	ldr	r3, [sp, #16]
 801607a:	9908      	ldr	r1, [sp, #32]
 801607c:	2024      	movs	r0, #36	@ 0x24
 801607e:	4798      	blx	r3
 8016080:	6020      	str	r0, [r4, #0]
 8016082:	b310      	cbz	r0, 80160ca <rcutils_string_map_init+0x7a>
 8016084:	f10d 0e10 	add.w	lr, sp, #16
 8016088:	e9c0 6600 	strd	r6, r6, [r0]
 801608c:	e9c0 6602 	strd	r6, r6, [r0, #8]
 8016090:	f100 0c10 	add.w	ip, r0, #16
 8016094:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8016098:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801609c:	f8de 3000 	ldr.w	r3, [lr]
 80160a0:	f8cc 3000 	str.w	r3, [ip]
 80160a4:	4629      	mov	r1, r5
 80160a6:	4620      	mov	r0, r4
 80160a8:	f7ff ff60 	bl	8015f6c <rcutils_string_map_reserve>
 80160ac:	4605      	mov	r5, r0
 80160ae:	2800      	cmp	r0, #0
 80160b0:	d0d8      	beq.n	8016064 <rcutils_string_map_init+0x14>
 80160b2:	9b05      	ldr	r3, [sp, #20]
 80160b4:	9908      	ldr	r1, [sp, #32]
 80160b6:	6820      	ldr	r0, [r4, #0]
 80160b8:	4798      	blx	r3
 80160ba:	6026      	str	r6, [r4, #0]
 80160bc:	e7d2      	b.n	8016064 <rcutils_string_map_init+0x14>
 80160be:	250b      	movs	r5, #11
 80160c0:	4628      	mov	r0, r5
 80160c2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80160c6:	b002      	add	sp, #8
 80160c8:	4770      	bx	lr
 80160ca:	250a      	movs	r5, #10
 80160cc:	e7ca      	b.n	8016064 <rcutils_string_map_init+0x14>
 80160ce:	bf00      	nop

080160d0 <rcutils_string_map_fini>:
 80160d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80160d4:	b082      	sub	sp, #8
 80160d6:	2800      	cmp	r0, #0
 80160d8:	d03a      	beq.n	8016150 <rcutils_string_map_fini+0x80>
 80160da:	6804      	ldr	r4, [r0, #0]
 80160dc:	4606      	mov	r6, r0
 80160de:	2c00      	cmp	r4, #0
 80160e0:	d032      	beq.n	8016148 <rcutils_string_map_fini+0x78>
 80160e2:	68a3      	ldr	r3, [r4, #8]
 80160e4:	b32b      	cbz	r3, 8016132 <rcutils_string_map_fini+0x62>
 80160e6:	2500      	movs	r5, #0
 80160e8:	6822      	ldr	r2, [r4, #0]
 80160ea:	462f      	mov	r7, r5
 80160ec:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
 80160f0:	b1e0      	cbz	r0, 801612c <rcutils_string_map_fini+0x5c>
 80160f2:	6a21      	ldr	r1, [r4, #32]
 80160f4:	f8d4 8014 	ldr.w	r8, [r4, #20]
 80160f8:	9101      	str	r1, [sp, #4]
 80160fa:	47c0      	blx	r8
 80160fc:	e9d4 2300 	ldrd	r2, r3, [r4]
 8016100:	f842 7025 	str.w	r7, [r2, r5, lsl #2]
 8016104:	9901      	ldr	r1, [sp, #4]
 8016106:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801610a:	47c0      	blx	r8
 801610c:	68e3      	ldr	r3, [r4, #12]
 801610e:	6862      	ldr	r2, [r4, #4]
 8016110:	3b01      	subs	r3, #1
 8016112:	f842 7025 	str.w	r7, [r2, r5, lsl #2]
 8016116:	60e3      	str	r3, [r4, #12]
 8016118:	6834      	ldr	r4, [r6, #0]
 801611a:	68a3      	ldr	r3, [r4, #8]
 801611c:	3501      	adds	r5, #1
 801611e:	429d      	cmp	r5, r3
 8016120:	d207      	bcs.n	8016132 <rcutils_string_map_fini+0x62>
 8016122:	6822      	ldr	r2, [r4, #0]
 8016124:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
 8016128:	2800      	cmp	r0, #0
 801612a:	d1e2      	bne.n	80160f2 <rcutils_string_map_fini+0x22>
 801612c:	3501      	adds	r5, #1
 801612e:	429d      	cmp	r5, r3
 8016130:	d3dc      	bcc.n	80160ec <rcutils_string_map_fini+0x1c>
 8016132:	2100      	movs	r1, #0
 8016134:	4630      	mov	r0, r6
 8016136:	f7ff ff19 	bl	8015f6c <rcutils_string_map_reserve>
 801613a:	4604      	mov	r4, r0
 801613c:	b920      	cbnz	r0, 8016148 <rcutils_string_map_fini+0x78>
 801613e:	6830      	ldr	r0, [r6, #0]
 8016140:	6943      	ldr	r3, [r0, #20]
 8016142:	6a01      	ldr	r1, [r0, #32]
 8016144:	4798      	blx	r3
 8016146:	6034      	str	r4, [r6, #0]
 8016148:	4620      	mov	r0, r4
 801614a:	b002      	add	sp, #8
 801614c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016150:	240b      	movs	r4, #11
 8016152:	4620      	mov	r0, r4
 8016154:	b002      	add	sp, #8
 8016156:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801615a:	bf00      	nop

0801615c <rcutils_string_map_getn>:
 801615c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016160:	b300      	cbz	r0, 80161a4 <rcutils_string_map_getn+0x48>
 8016162:	6807      	ldr	r7, [r0, #0]
 8016164:	b1ff      	cbz	r7, 80161a6 <rcutils_string_map_getn+0x4a>
 8016166:	4688      	mov	r8, r1
 8016168:	b1e1      	cbz	r1, 80161a4 <rcutils_string_map_getn+0x48>
 801616a:	f8d7 a008 	ldr.w	sl, [r7, #8]
 801616e:	683e      	ldr	r6, [r7, #0]
 8016170:	f1ba 0f00 	cmp.w	sl, #0
 8016174:	d016      	beq.n	80161a4 <rcutils_string_map_getn+0x48>
 8016176:	4691      	mov	r9, r2
 8016178:	3e04      	subs	r6, #4
 801617a:	2400      	movs	r4, #0
 801617c:	f856 5f04 	ldr.w	r5, [r6, #4]!
 8016180:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8016184:	4628      	mov	r0, r5
 8016186:	3401      	adds	r4, #1
 8016188:	b155      	cbz	r5, 80161a0 <rcutils_string_map_getn+0x44>
 801618a:	f7ea f84b 	bl	8000224 <strlen>
 801618e:	4548      	cmp	r0, r9
 8016190:	4602      	mov	r2, r0
 8016192:	4629      	mov	r1, r5
 8016194:	bf38      	it	cc
 8016196:	464a      	movcc	r2, r9
 8016198:	4640      	mov	r0, r8
 801619a:	f002 fbb4 	bl	8018906 <strncmp>
 801619e:	b128      	cbz	r0, 80161ac <rcutils_string_map_getn+0x50>
 80161a0:	45a2      	cmp	sl, r4
 80161a2:	d1eb      	bne.n	801617c <rcutils_string_map_getn+0x20>
 80161a4:	2700      	movs	r7, #0
 80161a6:	4638      	mov	r0, r7
 80161a8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80161ac:	687b      	ldr	r3, [r7, #4]
 80161ae:	f853 700b 	ldr.w	r7, [r3, fp]
 80161b2:	4638      	mov	r0, r7
 80161b4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

080161b8 <rmw_get_zero_initialized_context>:
 80161b8:	b510      	push	{r4, lr}
 80161ba:	4604      	mov	r4, r0
 80161bc:	3010      	adds	r0, #16
 80161be:	f7f7 fa4f 	bl	800d660 <rmw_get_zero_initialized_init_options>
 80161c2:	2300      	movs	r3, #0
 80161c4:	2000      	movs	r0, #0
 80161c6:	2100      	movs	r1, #0
 80161c8:	e9c4 0100 	strd	r0, r1, [r4]
 80161cc:	e9c4 3312 	strd	r3, r3, [r4, #72]	@ 0x48
 80161d0:	60a3      	str	r3, [r4, #8]
 80161d2:	4620      	mov	r0, r4
 80161d4:	bd10      	pop	{r4, pc}
 80161d6:	bf00      	nop

080161d8 <rmw_time_equal>:
 80161d8:	b4f0      	push	{r4, r5, r6, r7}
 80161da:	b084      	sub	sp, #16
 80161dc:	ac04      	add	r4, sp, #16
 80161de:	e904 000f 	stmdb	r4, {r0, r1, r2, r3}
 80161e2:	4603      	mov	r3, r0
 80161e4:	4924      	ldr	r1, [pc, #144]	@ (8016278 <rmw_time_equal+0xa0>)
 80161e6:	9e03      	ldr	r6, [sp, #12]
 80161e8:	e9dd 5001 	ldrd	r5, r0, [sp, #4]
 80161ec:	2202      	movs	r2, #2
 80161ee:	4299      	cmp	r1, r3
 80161f0:	41aa      	sbcs	r2, r5
 80161f2:	d330      	bcc.n	8016256 <rmw_time_equal+0x7e>
 80161f4:	4c21      	ldr	r4, [pc, #132]	@ (801627c <rmw_time_equal+0xa4>)
 80161f6:	fba3 3204 	umull	r3, r2, r3, r4
 80161fa:	fb04 2205 	mla	r2, r4, r5, r2
 80161fe:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8016202:	43dd      	mvns	r5, r3
 8016204:	1a8c      	subs	r4, r1, r2
 8016206:	4285      	cmp	r5, r0
 8016208:	41b4      	sbcs	r4, r6
 801620a:	d332      	bcc.n	8016272 <rmw_time_equal+0x9a>
 801620c:	eb10 0c03 	adds.w	ip, r0, r3
 8016210:	eb42 0106 	adc.w	r1, r2, r6
 8016214:	e9dd 3608 	ldrd	r3, r6, [sp, #32]
 8016218:	4817      	ldr	r0, [pc, #92]	@ (8016278 <rmw_time_equal+0xa0>)
 801621a:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 801621c:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 801621e:	2202      	movs	r2, #2
 8016220:	4298      	cmp	r0, r3
 8016222:	41b2      	sbcs	r2, r6
 8016224:	d31c      	bcc.n	8016260 <rmw_time_equal+0x88>
 8016226:	4c15      	ldr	r4, [pc, #84]	@ (801627c <rmw_time_equal+0xa4>)
 8016228:	fba3 3204 	umull	r3, r2, r3, r4
 801622c:	fb04 2206 	mla	r2, r4, r6, r2
 8016230:	f06f 4000 	mvn.w	r0, #2147483648	@ 0x80000000
 8016234:	43de      	mvns	r6, r3
 8016236:	1a84      	subs	r4, r0, r2
 8016238:	42ae      	cmp	r6, r5
 801623a:	41bc      	sbcs	r4, r7
 801623c:	d315      	bcc.n	801626a <rmw_time_equal+0x92>
 801623e:	195b      	adds	r3, r3, r5
 8016240:	eb42 0207 	adc.w	r2, r2, r7
 8016244:	428a      	cmp	r2, r1
 8016246:	bf08      	it	eq
 8016248:	4563      	cmpeq	r3, ip
 801624a:	bf0c      	ite	eq
 801624c:	2001      	moveq	r0, #1
 801624e:	2000      	movne	r0, #0
 8016250:	b004      	add	sp, #16
 8016252:	bcf0      	pop	{r4, r5, r6, r7}
 8016254:	4770      	bx	lr
 8016256:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 801625a:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 801625e:	e7d9      	b.n	8016214 <rmw_time_equal+0x3c>
 8016260:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8016264:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8016268:	e7ec      	b.n	8016244 <rmw_time_equal+0x6c>
 801626a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801626e:	4602      	mov	r2, r0
 8016270:	e7e8      	b.n	8016244 <rmw_time_equal+0x6c>
 8016272:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8016276:	e7cd      	b.n	8016214 <rmw_time_equal+0x3c>
 8016278:	25c17d04 	.word	0x25c17d04
 801627c:	3b9aca00 	.word	0x3b9aca00

08016280 <rmw_time_total_nsec>:
 8016280:	b470      	push	{r4, r5, r6}
 8016282:	b085      	sub	sp, #20
 8016284:	ac04      	add	r4, sp, #16
 8016286:	e904 000f 	stmdb	r4, {r0, r1, r2, r3}
 801628a:	4603      	mov	r3, r0
 801628c:	4912      	ldr	r1, [pc, #72]	@ (80162d8 <rmw_time_total_nsec+0x58>)
 801628e:	9e03      	ldr	r6, [sp, #12]
 8016290:	e9dd 5001 	ldrd	r5, r0, [sp, #4]
 8016294:	2202      	movs	r2, #2
 8016296:	4299      	cmp	r1, r3
 8016298:	41aa      	sbcs	r2, r5
 801629a:	d311      	bcc.n	80162c0 <rmw_time_total_nsec+0x40>
 801629c:	4c0f      	ldr	r4, [pc, #60]	@ (80162dc <rmw_time_total_nsec+0x5c>)
 801629e:	fba3 3204 	umull	r3, r2, r3, r4
 80162a2:	fb04 2205 	mla	r2, r4, r5, r2
 80162a6:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80162aa:	43dd      	mvns	r5, r3
 80162ac:	1a8c      	subs	r4, r1, r2
 80162ae:	4285      	cmp	r5, r0
 80162b0:	41b4      	sbcs	r4, r6
 80162b2:	d30c      	bcc.n	80162ce <rmw_time_total_nsec+0x4e>
 80162b4:	1818      	adds	r0, r3, r0
 80162b6:	eb42 0106 	adc.w	r1, r2, r6
 80162ba:	b005      	add	sp, #20
 80162bc:	bc70      	pop	{r4, r5, r6}
 80162be:	4770      	bx	lr
 80162c0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80162c4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80162c8:	b005      	add	sp, #20
 80162ca:	bc70      	pop	{r4, r5, r6}
 80162cc:	4770      	bx	lr
 80162ce:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80162d2:	b005      	add	sp, #20
 80162d4:	bc70      	pop	{r4, r5, r6}
 80162d6:	4770      	bx	lr
 80162d8:	25c17d04 	.word	0x25c17d04
 80162dc:	3b9aca00 	.word	0x3b9aca00

080162e0 <rmw_validate_full_topic_name>:
 80162e0:	2800      	cmp	r0, #0
 80162e2:	d057      	beq.n	8016394 <rmw_validate_full_topic_name+0xb4>
 80162e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80162e8:	460d      	mov	r5, r1
 80162ea:	2900      	cmp	r1, #0
 80162ec:	d054      	beq.n	8016398 <rmw_validate_full_topic_name+0xb8>
 80162ee:	4616      	mov	r6, r2
 80162f0:	4604      	mov	r4, r0
 80162f2:	f7e9 ff97 	bl	8000224 <strlen>
 80162f6:	b148      	cbz	r0, 801630c <rmw_validate_full_topic_name+0x2c>
 80162f8:	7823      	ldrb	r3, [r4, #0]
 80162fa:	2b2f      	cmp	r3, #47	@ 0x2f
 80162fc:	d00d      	beq.n	801631a <rmw_validate_full_topic_name+0x3a>
 80162fe:	2302      	movs	r3, #2
 8016300:	602b      	str	r3, [r5, #0]
 8016302:	b13e      	cbz	r6, 8016314 <rmw_validate_full_topic_name+0x34>
 8016304:	2000      	movs	r0, #0
 8016306:	6030      	str	r0, [r6, #0]
 8016308:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801630c:	2301      	movs	r3, #1
 801630e:	602b      	str	r3, [r5, #0]
 8016310:	2e00      	cmp	r6, #0
 8016312:	d1f7      	bne.n	8016304 <rmw_validate_full_topic_name+0x24>
 8016314:	2000      	movs	r0, #0
 8016316:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801631a:	1e43      	subs	r3, r0, #1
 801631c:	5ce2      	ldrb	r2, [r4, r3]
 801631e:	2a2f      	cmp	r2, #47	@ 0x2f
 8016320:	d03c      	beq.n	801639c <rmw_validate_full_topic_name+0xbc>
 8016322:	1e63      	subs	r3, r4, #1
 8016324:	eb03 0800 	add.w	r8, r3, r0
 8016328:	f1c4 0e01 	rsb	lr, r4, #1
 801632c:	eb0e 0703 	add.w	r7, lr, r3
 8016330:	f813 1f01 	ldrb.w	r1, [r3, #1]!
 8016334:	f021 0220 	bic.w	r2, r1, #32
 8016338:	3a41      	subs	r2, #65	@ 0x41
 801633a:	2a19      	cmp	r2, #25
 801633c:	f1a1 0c2f 	sub.w	ip, r1, #47	@ 0x2f
 8016340:	d90b      	bls.n	801635a <rmw_validate_full_topic_name+0x7a>
 8016342:	295f      	cmp	r1, #95	@ 0x5f
 8016344:	d009      	beq.n	801635a <rmw_validate_full_topic_name+0x7a>
 8016346:	f1bc 0f0a 	cmp.w	ip, #10
 801634a:	d906      	bls.n	801635a <rmw_validate_full_topic_name+0x7a>
 801634c:	2304      	movs	r3, #4
 801634e:	602b      	str	r3, [r5, #0]
 8016350:	2e00      	cmp	r6, #0
 8016352:	d0df      	beq.n	8016314 <rmw_validate_full_topic_name+0x34>
 8016354:	6037      	str	r7, [r6, #0]
 8016356:	2000      	movs	r0, #0
 8016358:	e7d6      	b.n	8016308 <rmw_validate_full_topic_name+0x28>
 801635a:	4543      	cmp	r3, r8
 801635c:	d1e6      	bne.n	801632c <rmw_validate_full_topic_name+0x4c>
 801635e:	4f1a      	ldr	r7, [pc, #104]	@ (80163c8 <rmw_validate_full_topic_name+0xe8>)
 8016360:	2301      	movs	r3, #1
 8016362:	e004      	b.n	801636e <rmw_validate_full_topic_name+0x8e>
 8016364:	4298      	cmp	r0, r3
 8016366:	f104 0401 	add.w	r4, r4, #1
 801636a:	d91c      	bls.n	80163a6 <rmw_validate_full_topic_name+0xc6>
 801636c:	4613      	mov	r3, r2
 801636e:	4298      	cmp	r0, r3
 8016370:	f103 0201 	add.w	r2, r3, #1
 8016374:	d0f6      	beq.n	8016364 <rmw_validate_full_topic_name+0x84>
 8016376:	7821      	ldrb	r1, [r4, #0]
 8016378:	292f      	cmp	r1, #47	@ 0x2f
 801637a:	d1f3      	bne.n	8016364 <rmw_validate_full_topic_name+0x84>
 801637c:	7861      	ldrb	r1, [r4, #1]
 801637e:	292f      	cmp	r1, #47	@ 0x2f
 8016380:	d01c      	beq.n	80163bc <rmw_validate_full_topic_name+0xdc>
 8016382:	5dc9      	ldrb	r1, [r1, r7]
 8016384:	0749      	lsls	r1, r1, #29
 8016386:	d5ed      	bpl.n	8016364 <rmw_validate_full_topic_name+0x84>
 8016388:	2206      	movs	r2, #6
 801638a:	602a      	str	r2, [r5, #0]
 801638c:	2e00      	cmp	r6, #0
 801638e:	d0c1      	beq.n	8016314 <rmw_validate_full_topic_name+0x34>
 8016390:	6033      	str	r3, [r6, #0]
 8016392:	e7bf      	b.n	8016314 <rmw_validate_full_topic_name+0x34>
 8016394:	200b      	movs	r0, #11
 8016396:	4770      	bx	lr
 8016398:	200b      	movs	r0, #11
 801639a:	e7b5      	b.n	8016308 <rmw_validate_full_topic_name+0x28>
 801639c:	2203      	movs	r2, #3
 801639e:	602a      	str	r2, [r5, #0]
 80163a0:	2e00      	cmp	r6, #0
 80163a2:	d1f5      	bne.n	8016390 <rmw_validate_full_topic_name+0xb0>
 80163a4:	e7b6      	b.n	8016314 <rmw_validate_full_topic_name+0x34>
 80163a6:	28f7      	cmp	r0, #247	@ 0xf7
 80163a8:	d802      	bhi.n	80163b0 <rmw_validate_full_topic_name+0xd0>
 80163aa:	2000      	movs	r0, #0
 80163ac:	6028      	str	r0, [r5, #0]
 80163ae:	e7ab      	b.n	8016308 <rmw_validate_full_topic_name+0x28>
 80163b0:	2307      	movs	r3, #7
 80163b2:	602b      	str	r3, [r5, #0]
 80163b4:	2e00      	cmp	r6, #0
 80163b6:	d0ad      	beq.n	8016314 <rmw_validate_full_topic_name+0x34>
 80163b8:	23f6      	movs	r3, #246	@ 0xf6
 80163ba:	e7e9      	b.n	8016390 <rmw_validate_full_topic_name+0xb0>
 80163bc:	2205      	movs	r2, #5
 80163be:	602a      	str	r2, [r5, #0]
 80163c0:	2e00      	cmp	r6, #0
 80163c2:	d1e5      	bne.n	8016390 <rmw_validate_full_topic_name+0xb0>
 80163c4:	e7a6      	b.n	8016314 <rmw_validate_full_topic_name+0x34>
 80163c6:	bf00      	nop
 80163c8:	0801a583 	.word	0x0801a583

080163cc <on_status>:
 80163cc:	b082      	sub	sp, #8
 80163ce:	b002      	add	sp, #8
 80163d0:	4770      	bx	lr
 80163d2:	bf00      	nop

080163d4 <on_topic>:
 80163d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80163d8:	4a22      	ldr	r2, [pc, #136]	@ (8016464 <on_topic+0x90>)
 80163da:	b094      	sub	sp, #80	@ 0x50
 80163dc:	6812      	ldr	r2, [r2, #0]
 80163de:	9d1a      	ldr	r5, [sp, #104]	@ 0x68
 80163e0:	f8bd 606c 	ldrh.w	r6, [sp, #108]	@ 0x6c
 80163e4:	e9cd 3112 	strd	r3, r1, [sp, #72]	@ 0x48
 80163e8:	b3c2      	cbz	r2, 801645c <on_topic+0x88>
 80163ea:	f8bd 104c 	ldrh.w	r1, [sp, #76]	@ 0x4c
 80163ee:	f89d 004e 	ldrb.w	r0, [sp, #78]	@ 0x4e
 80163f2:	e001      	b.n	80163f8 <on_topic+0x24>
 80163f4:	6852      	ldr	r2, [r2, #4]
 80163f6:	b38a      	cbz	r2, 801645c <on_topic+0x88>
 80163f8:	6894      	ldr	r4, [r2, #8]
 80163fa:	8aa3      	ldrh	r3, [r4, #20]
 80163fc:	428b      	cmp	r3, r1
 80163fe:	d1f9      	bne.n	80163f4 <on_topic+0x20>
 8016400:	7da3      	ldrb	r3, [r4, #22]
 8016402:	4283      	cmp	r3, r0
 8016404:	d1f6      	bne.n	80163f4 <on_topic+0x20>
 8016406:	2248      	movs	r2, #72	@ 0x48
 8016408:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 801640c:	4668      	mov	r0, sp
 801640e:	f002 fb8c 	bl	8018b2a <memcpy>
 8016412:	f104 0328 	add.w	r3, r4, #40	@ 0x28
 8016416:	cb0c      	ldmia	r3, {r2, r3}
 8016418:	4620      	mov	r0, r4
 801641a:	f7f8 fc2d 	bl	800ec78 <rmw_uxrce_get_static_input_buffer_for_entity>
 801641e:	4607      	mov	r7, r0
 8016420:	b1e0      	cbz	r0, 801645c <on_topic+0x88>
 8016422:	f8d0 8008 	ldr.w	r8, [r0, #8]
 8016426:	4632      	mov	r2, r6
 8016428:	4628      	mov	r0, r5
 801642a:	f108 0110 	add.w	r1, r8, #16
 801642e:	f000 fdbf 	bl	8016fb0 <ucdr_deserialize_array_uint8_t>
 8016432:	b930      	cbnz	r0, 8016442 <on_topic+0x6e>
 8016434:	480c      	ldr	r0, [pc, #48]	@ (8016468 <on_topic+0x94>)
 8016436:	4639      	mov	r1, r7
 8016438:	b014      	add	sp, #80	@ 0x50
 801643a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801643e:	f000 b8bd 	b.w	80165bc <put_memory>
 8016442:	f8c8 4814 	str.w	r4, [r8, #2068]	@ 0x814
 8016446:	f8c8 6810 	str.w	r6, [r8, #2064]	@ 0x810
 801644a:	f000 fca7 	bl	8016d9c <rmw_uros_epoch_nanos>
 801644e:	f508 6202 	add.w	r2, r8, #2080	@ 0x820
 8016452:	2305      	movs	r3, #5
 8016454:	e942 0102 	strd	r0, r1, [r2, #-8]
 8016458:	f888 3820 	strb.w	r3, [r8, #2080]	@ 0x820
 801645c:	b014      	add	sp, #80	@ 0x50
 801645e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016462:	bf00      	nop
 8016464:	20010ea4 	.word	0x20010ea4
 8016468:	20010e94 	.word	0x20010e94

0801646c <on_request>:
 801646c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016470:	4823      	ldr	r0, [pc, #140]	@ (8016500 <on_request+0x94>)
 8016472:	b094      	sub	sp, #80	@ 0x50
 8016474:	6800      	ldr	r0, [r0, #0]
 8016476:	9f1a      	ldr	r7, [sp, #104]	@ 0x68
 8016478:	f8bd 606c 	ldrh.w	r6, [sp, #108]	@ 0x6c
 801647c:	9113      	str	r1, [sp, #76]	@ 0x4c
 801647e:	2800      	cmp	r0, #0
 8016480:	d03b      	beq.n	80164fa <on_request+0x8e>
 8016482:	461d      	mov	r5, r3
 8016484:	e001      	b.n	801648a <on_request+0x1e>
 8016486:	6840      	ldr	r0, [r0, #4]
 8016488:	b3b8      	cbz	r0, 80164fa <on_request+0x8e>
 801648a:	6884      	ldr	r4, [r0, #8]
 801648c:	8b21      	ldrh	r1, [r4, #24]
 801648e:	4291      	cmp	r1, r2
 8016490:	d1f9      	bne.n	8016486 <on_request+0x1a>
 8016492:	2248      	movs	r2, #72	@ 0x48
 8016494:	f104 0128 	add.w	r1, r4, #40	@ 0x28
 8016498:	4668      	mov	r0, sp
 801649a:	f002 fb46 	bl	8018b2a <memcpy>
 801649e:	f104 0320 	add.w	r3, r4, #32
 80164a2:	cb0c      	ldmia	r3, {r2, r3}
 80164a4:	4620      	mov	r0, r4
 80164a6:	f7f8 fbe7 	bl	800ec78 <rmw_uxrce_get_static_input_buffer_for_entity>
 80164aa:	4680      	mov	r8, r0
 80164ac:	b328      	cbz	r0, 80164fa <on_request+0x8e>
 80164ae:	4638      	mov	r0, r7
 80164b0:	f8d8 7008 	ldr.w	r7, [r8, #8]
 80164b4:	4632      	mov	r2, r6
 80164b6:	f107 0110 	add.w	r1, r7, #16
 80164ba:	f000 fd79 	bl	8016fb0 <ucdr_deserialize_array_uint8_t>
 80164be:	b930      	cbnz	r0, 80164ce <on_request+0x62>
 80164c0:	4810      	ldr	r0, [pc, #64]	@ (8016504 <on_request+0x98>)
 80164c2:	4641      	mov	r1, r8
 80164c4:	b014      	add	sp, #80	@ 0x50
 80164c6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80164ca:	f000 b877 	b.w	80165bc <put_memory>
 80164ce:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80164d0:	f607 0c28 	addw	ip, r7, #2088	@ 0x828
 80164d4:	f8c7 4814 	str.w	r4, [r7, #2068]	@ 0x814
 80164d8:	f8c7 6810 	str.w	r6, [r7, #2064]	@ 0x810
 80164dc:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80164e0:	e895 0003 	ldmia.w	r5, {r0, r1}
 80164e4:	e88c 0003 	stmia.w	ip, {r0, r1}
 80164e8:	f000 fc58 	bl	8016d9c <rmw_uros_epoch_nanos>
 80164ec:	f507 6202 	add.w	r2, r7, #2080	@ 0x820
 80164f0:	2303      	movs	r3, #3
 80164f2:	e942 0102 	strd	r0, r1, [r2, #-8]
 80164f6:	f887 3820 	strb.w	r3, [r7, #2080]	@ 0x820
 80164fa:	b014      	add	sp, #80	@ 0x50
 80164fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016500:	20010e74 	.word	0x20010e74
 8016504:	20010e94 	.word	0x20010e94

08016508 <on_reply>:
 8016508:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801650c:	4821      	ldr	r0, [pc, #132]	@ (8016594 <on_reply+0x8c>)
 801650e:	b094      	sub	sp, #80	@ 0x50
 8016510:	6800      	ldr	r0, [r0, #0]
 8016512:	9f1a      	ldr	r7, [sp, #104]	@ 0x68
 8016514:	f8bd 606c 	ldrh.w	r6, [sp, #108]	@ 0x6c
 8016518:	9113      	str	r1, [sp, #76]	@ 0x4c
 801651a:	b3b8      	cbz	r0, 801658c <on_reply+0x84>
 801651c:	461d      	mov	r5, r3
 801651e:	e001      	b.n	8016524 <on_reply+0x1c>
 8016520:	6840      	ldr	r0, [r0, #4]
 8016522:	b398      	cbz	r0, 801658c <on_reply+0x84>
 8016524:	6884      	ldr	r4, [r0, #8]
 8016526:	8b21      	ldrh	r1, [r4, #24]
 8016528:	4291      	cmp	r1, r2
 801652a:	d1f9      	bne.n	8016520 <on_reply+0x18>
 801652c:	2248      	movs	r2, #72	@ 0x48
 801652e:	f104 0128 	add.w	r1, r4, #40	@ 0x28
 8016532:	4668      	mov	r0, sp
 8016534:	f002 faf9 	bl	8018b2a <memcpy>
 8016538:	f104 0320 	add.w	r3, r4, #32
 801653c:	cb0c      	ldmia	r3, {r2, r3}
 801653e:	4620      	mov	r0, r4
 8016540:	f7f8 fb9a 	bl	800ec78 <rmw_uxrce_get_static_input_buffer_for_entity>
 8016544:	4680      	mov	r8, r0
 8016546:	b308      	cbz	r0, 801658c <on_reply+0x84>
 8016548:	4638      	mov	r0, r7
 801654a:	f8d8 7008 	ldr.w	r7, [r8, #8]
 801654e:	4632      	mov	r2, r6
 8016550:	f107 0110 	add.w	r1, r7, #16
 8016554:	f000 fd2c 	bl	8016fb0 <ucdr_deserialize_array_uint8_t>
 8016558:	b930      	cbnz	r0, 8016568 <on_reply+0x60>
 801655a:	480f      	ldr	r0, [pc, #60]	@ (8016598 <on_reply+0x90>)
 801655c:	4641      	mov	r1, r8
 801655e:	b014      	add	sp, #80	@ 0x50
 8016560:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8016564:	f000 b82a 	b.w	80165bc <put_memory>
 8016568:	2200      	movs	r2, #0
 801656a:	f8c7 282c 	str.w	r2, [r7, #2092]	@ 0x82c
 801656e:	f8c7 4814 	str.w	r4, [r7, #2068]	@ 0x814
 8016572:	f8c7 6810 	str.w	r6, [r7, #2064]	@ 0x810
 8016576:	f8c7 5828 	str.w	r5, [r7, #2088]	@ 0x828
 801657a:	f000 fc0f 	bl	8016d9c <rmw_uros_epoch_nanos>
 801657e:	f507 6202 	add.w	r2, r7, #2080	@ 0x820
 8016582:	2304      	movs	r3, #4
 8016584:	e942 0102 	strd	r0, r1, [r2, #-8]
 8016588:	f887 3820 	strb.w	r3, [r7, #2080]	@ 0x820
 801658c:	b014      	add	sp, #80	@ 0x50
 801658e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016592:	bf00      	nop
 8016594:	2000c584 	.word	0x2000c584
 8016598:	20010e94 	.word	0x20010e94

0801659c <get_memory>:
 801659c:	4603      	mov	r3, r0
 801659e:	6840      	ldr	r0, [r0, #4]
 80165a0:	b158      	cbz	r0, 80165ba <get_memory+0x1e>
 80165a2:	6842      	ldr	r2, [r0, #4]
 80165a4:	605a      	str	r2, [r3, #4]
 80165a6:	b10a      	cbz	r2, 80165ac <get_memory+0x10>
 80165a8:	2100      	movs	r1, #0
 80165aa:	6011      	str	r1, [r2, #0]
 80165ac:	681a      	ldr	r2, [r3, #0]
 80165ae:	6042      	str	r2, [r0, #4]
 80165b0:	b102      	cbz	r2, 80165b4 <get_memory+0x18>
 80165b2:	6010      	str	r0, [r2, #0]
 80165b4:	2200      	movs	r2, #0
 80165b6:	6002      	str	r2, [r0, #0]
 80165b8:	6018      	str	r0, [r3, #0]
 80165ba:	4770      	bx	lr

080165bc <put_memory>:
 80165bc:	680b      	ldr	r3, [r1, #0]
 80165be:	b10b      	cbz	r3, 80165c4 <put_memory+0x8>
 80165c0:	684a      	ldr	r2, [r1, #4]
 80165c2:	605a      	str	r2, [r3, #4]
 80165c4:	684a      	ldr	r2, [r1, #4]
 80165c6:	b102      	cbz	r2, 80165ca <put_memory+0xe>
 80165c8:	6013      	str	r3, [r2, #0]
 80165ca:	6803      	ldr	r3, [r0, #0]
 80165cc:	428b      	cmp	r3, r1
 80165ce:	6843      	ldr	r3, [r0, #4]
 80165d0:	bf08      	it	eq
 80165d2:	6002      	streq	r2, [r0, #0]
 80165d4:	604b      	str	r3, [r1, #4]
 80165d6:	b103      	cbz	r3, 80165da <put_memory+0x1e>
 80165d8:	6019      	str	r1, [r3, #0]
 80165da:	2300      	movs	r3, #0
 80165dc:	600b      	str	r3, [r1, #0]
 80165de:	6041      	str	r1, [r0, #4]
 80165e0:	4770      	bx	lr
 80165e2:	bf00      	nop

080165e4 <rmw_destroy_client>:
 80165e4:	b570      	push	{r4, r5, r6, lr}
 80165e6:	b128      	cbz	r0, 80165f4 <rmw_destroy_client+0x10>
 80165e8:	4604      	mov	r4, r0
 80165ea:	6800      	ldr	r0, [r0, #0]
 80165ec:	460d      	mov	r5, r1
 80165ee:	f7f8 fcb9 	bl	800ef64 <is_uxrce_rmw_identifier_valid>
 80165f2:	b910      	cbnz	r0, 80165fa <rmw_destroy_client+0x16>
 80165f4:	2401      	movs	r4, #1
 80165f6:	4620      	mov	r0, r4
 80165f8:	bd70      	pop	{r4, r5, r6, pc}
 80165fa:	6863      	ldr	r3, [r4, #4]
 80165fc:	2b00      	cmp	r3, #0
 80165fe:	d0f9      	beq.n	80165f4 <rmw_destroy_client+0x10>
 8016600:	2d00      	cmp	r5, #0
 8016602:	d0f7      	beq.n	80165f4 <rmw_destroy_client+0x10>
 8016604:	6828      	ldr	r0, [r5, #0]
 8016606:	f7f8 fcad 	bl	800ef64 <is_uxrce_rmw_identifier_valid>
 801660a:	2800      	cmp	r0, #0
 801660c:	d0f2      	beq.n	80165f4 <rmw_destroy_client+0x10>
 801660e:	686e      	ldr	r6, [r5, #4]
 8016610:	2e00      	cmp	r6, #0
 8016612:	d0ef      	beq.n	80165f4 <rmw_destroy_client+0x10>
 8016614:	6864      	ldr	r4, [r4, #4]
 8016616:	6932      	ldr	r2, [r6, #16]
 8016618:	6920      	ldr	r0, [r4, #16]
 801661a:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 801661e:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8016622:	6819      	ldr	r1, [r3, #0]
 8016624:	f7fa f98c 	bl	8010940 <uxr_buffer_cancel_data>
 8016628:	4602      	mov	r2, r0
 801662a:	6920      	ldr	r0, [r4, #16]
 801662c:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 8016630:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 8016634:	f7f8 fc16 	bl	800ee64 <run_xrce_session>
 8016638:	6920      	ldr	r0, [r4, #16]
 801663a:	6932      	ldr	r2, [r6, #16]
 801663c:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 8016640:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8016644:	6819      	ldr	r1, [r3, #0]
 8016646:	f7f9 fd49 	bl	80100dc <uxr_buffer_delete_entity>
 801664a:	4602      	mov	r2, r0
 801664c:	6920      	ldr	r0, [r4, #16]
 801664e:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 8016652:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 8016656:	f7f8 fc05 	bl	800ee64 <run_xrce_session>
 801665a:	2800      	cmp	r0, #0
 801665c:	4628      	mov	r0, r5
 801665e:	bf14      	ite	ne
 8016660:	2400      	movne	r4, #0
 8016662:	2402      	moveq	r4, #2
 8016664:	f7f8 fae6 	bl	800ec34 <rmw_uxrce_fini_client_memory>
 8016668:	e7c5      	b.n	80165f6 <rmw_destroy_client+0x12>
 801666a:	bf00      	nop

0801666c <rmw_get_implementation_identifier>:
 801666c:	4b01      	ldr	r3, [pc, #4]	@ (8016674 <rmw_get_implementation_identifier+0x8>)
 801666e:	6818      	ldr	r0, [r3, #0]
 8016670:	4770      	bx	lr
 8016672:	bf00      	nop
 8016674:	0801a4a0 	.word	0x0801a4a0

08016678 <rmw_create_guard_condition>:
 8016678:	b538      	push	{r3, r4, r5, lr}
 801667a:	4605      	mov	r5, r0
 801667c:	4807      	ldr	r0, [pc, #28]	@ (801669c <rmw_create_guard_condition+0x24>)
 801667e:	f7ff ff8d 	bl	801659c <get_memory>
 8016682:	b148      	cbz	r0, 8016698 <rmw_create_guard_condition+0x20>
 8016684:	6884      	ldr	r4, [r0, #8]
 8016686:	2300      	movs	r3, #0
 8016688:	7423      	strb	r3, [r4, #16]
 801668a:	61e5      	str	r5, [r4, #28]
 801668c:	f7ff ffee 	bl	801666c <rmw_get_implementation_identifier>
 8016690:	e9c4 0405 	strd	r0, r4, [r4, #20]
 8016694:	f104 0014 	add.w	r0, r4, #20
 8016698:	bd38      	pop	{r3, r4, r5, pc}
 801669a:	bf00      	nop
 801669c:	20010e34 	.word	0x20010e34

080166a0 <rmw_destroy_guard_condition>:
 80166a0:	b508      	push	{r3, lr}
 80166a2:	4b08      	ldr	r3, [pc, #32]	@ (80166c4 <rmw_destroy_guard_condition+0x24>)
 80166a4:	6819      	ldr	r1, [r3, #0]
 80166a6:	b911      	cbnz	r1, 80166ae <rmw_destroy_guard_condition+0xe>
 80166a8:	e00a      	b.n	80166c0 <rmw_destroy_guard_condition+0x20>
 80166aa:	6849      	ldr	r1, [r1, #4]
 80166ac:	b141      	cbz	r1, 80166c0 <rmw_destroy_guard_condition+0x20>
 80166ae:	688b      	ldr	r3, [r1, #8]
 80166b0:	3314      	adds	r3, #20
 80166b2:	4298      	cmp	r0, r3
 80166b4:	d1f9      	bne.n	80166aa <rmw_destroy_guard_condition+0xa>
 80166b6:	4803      	ldr	r0, [pc, #12]	@ (80166c4 <rmw_destroy_guard_condition+0x24>)
 80166b8:	f7ff ff80 	bl	80165bc <put_memory>
 80166bc:	2000      	movs	r0, #0
 80166be:	bd08      	pop	{r3, pc}
 80166c0:	2001      	movs	r0, #1
 80166c2:	bd08      	pop	{r3, pc}
 80166c4:	20010e34 	.word	0x20010e34

080166c8 <create_topic>:
 80166c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80166cc:	4605      	mov	r5, r0
 80166ce:	b084      	sub	sp, #16
 80166d0:	4822      	ldr	r0, [pc, #136]	@ (801675c <create_topic+0x94>)
 80166d2:	460f      	mov	r7, r1
 80166d4:	4616      	mov	r6, r2
 80166d6:	f7ff ff61 	bl	801659c <get_memory>
 80166da:	4604      	mov	r4, r0
 80166dc:	2800      	cmp	r0, #0
 80166de:	d039      	beq.n	8016754 <create_topic+0x8c>
 80166e0:	692b      	ldr	r3, [r5, #16]
 80166e2:	6884      	ldr	r4, [r0, #8]
 80166e4:	f8df 807c 	ldr.w	r8, [pc, #124]	@ 8016764 <create_topic+0x9c>
 80166e8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80166ec:	e9c4 6505 	strd	r6, r5, [r4, #20]
 80166f0:	f8b3 0596 	ldrh.w	r0, [r3, #1430]	@ 0x596
 80166f4:	1c42      	adds	r2, r0, #1
 80166f6:	2102      	movs	r1, #2
 80166f8:	f8a3 2596 	strh.w	r2, [r3, #1430]	@ 0x596
 80166fc:	f7f9 ffb2 	bl	8010664 <uxr_object_id>
 8016700:	223c      	movs	r2, #60	@ 0x3c
 8016702:	6120      	str	r0, [r4, #16]
 8016704:	4641      	mov	r1, r8
 8016706:	4638      	mov	r0, r7
 8016708:	f7f8 fc12 	bl	800ef30 <generate_topic_name>
 801670c:	b1f0      	cbz	r0, 801674c <create_topic+0x84>
 801670e:	4f14      	ldr	r7, [pc, #80]	@ (8016760 <create_topic+0x98>)
 8016710:	4630      	mov	r0, r6
 8016712:	2264      	movs	r2, #100	@ 0x64
 8016714:	4639      	mov	r1, r7
 8016716:	f7f8 fbdb 	bl	800eed0 <generate_type_name>
 801671a:	b1b8      	cbz	r0, 801674c <create_topic+0x84>
 801671c:	6928      	ldr	r0, [r5, #16]
 801671e:	2306      	movs	r3, #6
 8016720:	f8d0 2384 	ldr.w	r2, [r0, #900]	@ 0x384
 8016724:	f8cd 8000 	str.w	r8, [sp]
 8016728:	e9cd 7301 	strd	r7, r3, [sp, #4]
 801672c:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8016730:	6811      	ldr	r1, [r2, #0]
 8016732:	696b      	ldr	r3, [r5, #20]
 8016734:	6922      	ldr	r2, [r4, #16]
 8016736:	f7f9 fd4f 	bl	80101d8 <uxr_buffer_create_topic_bin>
 801673a:	4602      	mov	r2, r0
 801673c:	6928      	ldr	r0, [r5, #16]
 801673e:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 8016742:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 8016746:	f7f8 fb8d 	bl	800ee64 <run_xrce_session>
 801674a:	b918      	cbnz	r0, 8016754 <create_topic+0x8c>
 801674c:	4620      	mov	r0, r4
 801674e:	f7f8 fa87 	bl	800ec60 <rmw_uxrce_fini_topic_memory>
 8016752:	2400      	movs	r4, #0
 8016754:	4620      	mov	r0, r4
 8016756:	b004      	add	sp, #16
 8016758:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801675c:	20010eb4 	.word	0x20010eb4
 8016760:	20010f30 	.word	0x20010f30
 8016764:	20010ef4 	.word	0x20010ef4

08016768 <destroy_topic>:
 8016768:	b538      	push	{r3, r4, r5, lr}
 801676a:	6985      	ldr	r5, [r0, #24]
 801676c:	b1d5      	cbz	r5, 80167a4 <destroy_topic+0x3c>
 801676e:	4604      	mov	r4, r0
 8016770:	6928      	ldr	r0, [r5, #16]
 8016772:	6922      	ldr	r2, [r4, #16]
 8016774:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 8016778:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801677c:	6819      	ldr	r1, [r3, #0]
 801677e:	f7f9 fcad 	bl	80100dc <uxr_buffer_delete_entity>
 8016782:	4602      	mov	r2, r0
 8016784:	6928      	ldr	r0, [r5, #16]
 8016786:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 801678a:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 801678e:	f7f8 fb69 	bl	800ee64 <run_xrce_session>
 8016792:	2800      	cmp	r0, #0
 8016794:	4620      	mov	r0, r4
 8016796:	bf14      	ite	ne
 8016798:	2400      	movne	r4, #0
 801679a:	2402      	moveq	r4, #2
 801679c:	f7f8 fa60 	bl	800ec60 <rmw_uxrce_fini_topic_memory>
 80167a0:	4620      	mov	r0, r4
 80167a2:	bd38      	pop	{r3, r4, r5, pc}
 80167a4:	2401      	movs	r4, #1
 80167a6:	4620      	mov	r0, r4
 80167a8:	bd38      	pop	{r3, r4, r5, pc}
 80167aa:	bf00      	nop

080167ac <rmw_send_request>:
 80167ac:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80167b0:	4604      	mov	r4, r0
 80167b2:	6800      	ldr	r0, [r0, #0]
 80167b4:	b08b      	sub	sp, #44	@ 0x2c
 80167b6:	460e      	mov	r6, r1
 80167b8:	4615      	mov	r5, r2
 80167ba:	b128      	cbz	r0, 80167c8 <rmw_send_request+0x1c>
 80167bc:	4b21      	ldr	r3, [pc, #132]	@ (8016844 <rmw_send_request+0x98>)
 80167be:	6819      	ldr	r1, [r3, #0]
 80167c0:	f7e9 fd26 	bl	8000210 <strcmp>
 80167c4:	2800      	cmp	r0, #0
 80167c6:	d139      	bne.n	801683c <rmw_send_request+0x90>
 80167c8:	6864      	ldr	r4, [r4, #4]
 80167ca:	6963      	ldr	r3, [r4, #20]
 80167cc:	f8d4 8078 	ldr.w	r8, [r4, #120]	@ 0x78
 80167d0:	689b      	ldr	r3, [r3, #8]
 80167d2:	4798      	blx	r3
 80167d4:	f8d0 9004 	ldr.w	r9, [r0, #4]
 80167d8:	4630      	mov	r0, r6
 80167da:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80167de:	4798      	blx	r3
 80167e0:	f8d8 3010 	ldr.w	r3, [r8, #16]
 80167e4:	9000      	str	r0, [sp, #0]
 80167e6:	6922      	ldr	r2, [r4, #16]
 80167e8:	6f21      	ldr	r1, [r4, #112]	@ 0x70
 80167ea:	f503 7028 	add.w	r0, r3, #672	@ 0x2a0
 80167ee:	ab02      	add	r3, sp, #8
 80167f0:	f7fc f922 	bl	8012a38 <uxr_prepare_output_stream>
 80167f4:	2700      	movs	r7, #0
 80167f6:	6028      	str	r0, [r5, #0]
 80167f8:	606f      	str	r7, [r5, #4]
 80167fa:	b198      	cbz	r0, 8016824 <rmw_send_request+0x78>
 80167fc:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8016800:	a902      	add	r1, sp, #8
 8016802:	4630      	mov	r0, r6
 8016804:	4798      	blx	r3
 8016806:	f894 3072 	ldrb.w	r3, [r4, #114]	@ 0x72
 801680a:	f8d8 0010 	ldr.w	r0, [r8, #16]
 801680e:	2b01      	cmp	r3, #1
 8016810:	d00c      	beq.n	801682c <rmw_send_request+0x80>
 8016812:	6f61      	ldr	r1, [r4, #116]	@ 0x74
 8016814:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8016818:	f7fa fe66 	bl	80114e8 <uxr_run_session_until_confirm_delivery>
 801681c:	4638      	mov	r0, r7
 801681e:	b00b      	add	sp, #44	@ 0x2c
 8016820:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8016824:	2001      	movs	r0, #1
 8016826:	b00b      	add	sp, #44	@ 0x2c
 8016828:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801682c:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8016830:	f7fa fa9a 	bl	8010d68 <uxr_flash_output_streams>
 8016834:	4638      	mov	r0, r7
 8016836:	b00b      	add	sp, #44	@ 0x2c
 8016838:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801683c:	200c      	movs	r0, #12
 801683e:	b00b      	add	sp, #44	@ 0x2c
 8016840:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8016844:	0801a4a0 	.word	0x0801a4a0

08016848 <rmw_take_request>:
 8016848:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801684c:	4605      	mov	r5, r0
 801684e:	6800      	ldr	r0, [r0, #0]
 8016850:	b089      	sub	sp, #36	@ 0x24
 8016852:	460c      	mov	r4, r1
 8016854:	4690      	mov	r8, r2
 8016856:	461e      	mov	r6, r3
 8016858:	b128      	cbz	r0, 8016866 <rmw_take_request+0x1e>
 801685a:	4b28      	ldr	r3, [pc, #160]	@ (80168fc <rmw_take_request+0xb4>)
 801685c:	6819      	ldr	r1, [r3, #0]
 801685e:	f7e9 fcd7 	bl	8000210 <strcmp>
 8016862:	2800      	cmp	r0, #0
 8016864:	d146      	bne.n	80168f4 <rmw_take_request+0xac>
 8016866:	b10e      	cbz	r6, 801686c <rmw_take_request+0x24>
 8016868:	2300      	movs	r3, #0
 801686a:	7033      	strb	r3, [r6, #0]
 801686c:	f8d5 9004 	ldr.w	r9, [r5, #4]
 8016870:	f7f8 fa7a 	bl	800ed68 <rmw_uxrce_clean_expired_static_input_buffer>
 8016874:	4648      	mov	r0, r9
 8016876:	f7f8 fa4f 	bl	800ed18 <rmw_uxrce_find_static_input_buffer_by_owner>
 801687a:	4607      	mov	r7, r0
 801687c:	b3b0      	cbz	r0, 80168ec <rmw_take_request+0xa4>
 801687e:	6885      	ldr	r5, [r0, #8]
 8016880:	f8d5 3838 	ldr.w	r3, [r5, #2104]	@ 0x838
 8016884:	f8d5 283c 	ldr.w	r2, [r5, #2108]	@ 0x83c
 8016888:	e9c4 2308 	strd	r2, r3, [r4, #32]
 801688c:	f895 3837 	ldrb.w	r3, [r5, #2103]	@ 0x837
 8016890:	7423      	strb	r3, [r4, #16]
 8016892:	f8b5 3834 	ldrh.w	r3, [r5, #2100]	@ 0x834
 8016896:	f895 2836 	ldrb.w	r2, [r5, #2102]	@ 0x836
 801689a:	74e2      	strb	r2, [r4, #19]
 801689c:	f8a4 3011 	strh.w	r3, [r4, #17]
 80168a0:	f8d5 2828 	ldr.w	r2, [r5, #2088]	@ 0x828
 80168a4:	f8d5 382c 	ldr.w	r3, [r5, #2092]	@ 0x82c
 80168a8:	f8d5 1830 	ldr.w	r1, [r5, #2096]	@ 0x830
 80168ac:	61e1      	str	r1, [r4, #28]
 80168ae:	6162      	str	r2, [r4, #20]
 80168b0:	61a3      	str	r3, [r4, #24]
 80168b2:	f8d9 3014 	ldr.w	r3, [r9, #20]
 80168b6:	689b      	ldr	r3, [r3, #8]
 80168b8:	4798      	blx	r3
 80168ba:	6844      	ldr	r4, [r0, #4]
 80168bc:	f8d5 2810 	ldr.w	r2, [r5, #2064]	@ 0x810
 80168c0:	f105 0110 	add.w	r1, r5, #16
 80168c4:	4668      	mov	r0, sp
 80168c6:	f7f9 fb99 	bl	800fffc <ucdr_init_buffer>
 80168ca:	68e3      	ldr	r3, [r4, #12]
 80168cc:	4641      	mov	r1, r8
 80168ce:	4668      	mov	r0, sp
 80168d0:	4798      	blx	r3
 80168d2:	4639      	mov	r1, r7
 80168d4:	4604      	mov	r4, r0
 80168d6:	480a      	ldr	r0, [pc, #40]	@ (8016900 <rmw_take_request+0xb8>)
 80168d8:	f7ff fe70 	bl	80165bc <put_memory>
 80168dc:	b106      	cbz	r6, 80168e0 <rmw_take_request+0x98>
 80168de:	7034      	strb	r4, [r6, #0]
 80168e0:	f084 0001 	eor.w	r0, r4, #1
 80168e4:	b2c0      	uxtb	r0, r0
 80168e6:	b009      	add	sp, #36	@ 0x24
 80168e8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80168ec:	2001      	movs	r0, #1
 80168ee:	b009      	add	sp, #36	@ 0x24
 80168f0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80168f4:	200c      	movs	r0, #12
 80168f6:	b009      	add	sp, #36	@ 0x24
 80168f8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80168fc:	0801a4a0 	.word	0x0801a4a0
 8016900:	20010e94 	.word	0x20010e94

08016904 <rmw_send_response>:
 8016904:	b5f0      	push	{r4, r5, r6, r7, lr}
 8016906:	4605      	mov	r5, r0
 8016908:	6800      	ldr	r0, [r0, #0]
 801690a:	b091      	sub	sp, #68	@ 0x44
 801690c:	460c      	mov	r4, r1
 801690e:	4616      	mov	r6, r2
 8016910:	b128      	cbz	r0, 801691e <rmw_send_response+0x1a>
 8016912:	4b29      	ldr	r3, [pc, #164]	@ (80169b8 <rmw_send_response+0xb4>)
 8016914:	6819      	ldr	r1, [r3, #0]
 8016916:	f7e9 fc7b 	bl	8000210 <strcmp>
 801691a:	2800      	cmp	r0, #0
 801691c:	d141      	bne.n	80169a2 <rmw_send_response+0x9e>
 801691e:	e9d4 2304 	ldrd	r2, r3, [r4, #16]
 8016922:	9306      	str	r3, [sp, #24]
 8016924:	4623      	mov	r3, r4
 8016926:	9207      	str	r2, [sp, #28]
 8016928:	f813 2b01 	ldrb.w	r2, [r3], #1
 801692c:	686d      	ldr	r5, [r5, #4]
 801692e:	789b      	ldrb	r3, [r3, #2]
 8016930:	68a1      	ldr	r1, [r4, #8]
 8016932:	f88d 2017 	strb.w	r2, [sp, #23]
 8016936:	f88d 3016 	strb.w	r3, [sp, #22]
 801693a:	68e2      	ldr	r2, [r4, #12]
 801693c:	f8b4 3001 	ldrh.w	r3, [r4, #1]
 8016940:	6860      	ldr	r0, [r4, #4]
 8016942:	f8ad 3014 	strh.w	r3, [sp, #20]
 8016946:	ab02      	add	r3, sp, #8
 8016948:	c307      	stmia	r3!, {r0, r1, r2}
 801694a:	696b      	ldr	r3, [r5, #20]
 801694c:	6faf      	ldr	r7, [r5, #120]	@ 0x78
 801694e:	68db      	ldr	r3, [r3, #12]
 8016950:	4798      	blx	r3
 8016952:	6844      	ldr	r4, [r0, #4]
 8016954:	4630      	mov	r0, r6
 8016956:	6923      	ldr	r3, [r4, #16]
 8016958:	4798      	blx	r3
 801695a:	f100 0318 	add.w	r3, r0, #24
 801695e:	6938      	ldr	r0, [r7, #16]
 8016960:	9300      	str	r3, [sp, #0]
 8016962:	692a      	ldr	r2, [r5, #16]
 8016964:	6f29      	ldr	r1, [r5, #112]	@ 0x70
 8016966:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801696a:	ab08      	add	r3, sp, #32
 801696c:	f7fc f864 	bl	8012a38 <uxr_prepare_output_stream>
 8016970:	b910      	cbnz	r0, 8016978 <rmw_send_response+0x74>
 8016972:	2001      	movs	r0, #1
 8016974:	b011      	add	sp, #68	@ 0x44
 8016976:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016978:	a902      	add	r1, sp, #8
 801697a:	a808      	add	r0, sp, #32
 801697c:	f7fd f9a8 	bl	8013cd0 <uxr_serialize_SampleIdentity>
 8016980:	68a3      	ldr	r3, [r4, #8]
 8016982:	a908      	add	r1, sp, #32
 8016984:	4630      	mov	r0, r6
 8016986:	4798      	blx	r3
 8016988:	f895 3072 	ldrb.w	r3, [r5, #114]	@ 0x72
 801698c:	6938      	ldr	r0, [r7, #16]
 801698e:	2b01      	cmp	r3, #1
 8016990:	d00a      	beq.n	80169a8 <rmw_send_response+0xa4>
 8016992:	6f69      	ldr	r1, [r5, #116]	@ 0x74
 8016994:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8016998:	f7fa fda6 	bl	80114e8 <uxr_run_session_until_confirm_delivery>
 801699c:	2000      	movs	r0, #0
 801699e:	b011      	add	sp, #68	@ 0x44
 80169a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80169a2:	200c      	movs	r0, #12
 80169a4:	b011      	add	sp, #68	@ 0x44
 80169a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80169a8:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 80169ac:	f7fa f9dc 	bl	8010d68 <uxr_flash_output_streams>
 80169b0:	2000      	movs	r0, #0
 80169b2:	b011      	add	sp, #68	@ 0x44
 80169b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80169b6:	bf00      	nop
 80169b8:	0801a4a0 	.word	0x0801a4a0

080169bc <rmw_take_response>:
 80169bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80169c0:	4604      	mov	r4, r0
 80169c2:	6800      	ldr	r0, [r0, #0]
 80169c4:	b088      	sub	sp, #32
 80169c6:	4688      	mov	r8, r1
 80169c8:	4617      	mov	r7, r2
 80169ca:	461d      	mov	r5, r3
 80169cc:	b120      	cbz	r0, 80169d8 <rmw_take_response+0x1c>
 80169ce:	4b1e      	ldr	r3, [pc, #120]	@ (8016a48 <rmw_take_response+0x8c>)
 80169d0:	6819      	ldr	r1, [r3, #0]
 80169d2:	f7e9 fc1d 	bl	8000210 <strcmp>
 80169d6:	bb78      	cbnz	r0, 8016a38 <rmw_take_response+0x7c>
 80169d8:	b10d      	cbz	r5, 80169de <rmw_take_response+0x22>
 80169da:	2300      	movs	r3, #0
 80169dc:	702b      	strb	r3, [r5, #0]
 80169de:	6864      	ldr	r4, [r4, #4]
 80169e0:	f7f8 f9c2 	bl	800ed68 <rmw_uxrce_clean_expired_static_input_buffer>
 80169e4:	4620      	mov	r0, r4
 80169e6:	f7f8 f997 	bl	800ed18 <rmw_uxrce_find_static_input_buffer_by_owner>
 80169ea:	4606      	mov	r6, r0
 80169ec:	b340      	cbz	r0, 8016a40 <rmw_take_response+0x84>
 80169ee:	6963      	ldr	r3, [r4, #20]
 80169f0:	6884      	ldr	r4, [r0, #8]
 80169f2:	68db      	ldr	r3, [r3, #12]
 80169f4:	f504 6203 	add.w	r2, r4, #2096	@ 0x830
 80169f8:	e952 0102 	ldrd	r0, r1, [r2, #-8]
 80169fc:	e9c8 0108 	strd	r0, r1, [r8, #32]
 8016a00:	4798      	blx	r3
 8016a02:	f8d0 8004 	ldr.w	r8, [r0, #4]
 8016a06:	f8d4 2810 	ldr.w	r2, [r4, #2064]	@ 0x810
 8016a0a:	f104 0110 	add.w	r1, r4, #16
 8016a0e:	4668      	mov	r0, sp
 8016a10:	f7f9 faf4 	bl	800fffc <ucdr_init_buffer>
 8016a14:	4639      	mov	r1, r7
 8016a16:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8016a1a:	4668      	mov	r0, sp
 8016a1c:	4798      	blx	r3
 8016a1e:	4631      	mov	r1, r6
 8016a20:	4604      	mov	r4, r0
 8016a22:	480a      	ldr	r0, [pc, #40]	@ (8016a4c <rmw_take_response+0x90>)
 8016a24:	f7ff fdca 	bl	80165bc <put_memory>
 8016a28:	b105      	cbz	r5, 8016a2c <rmw_take_response+0x70>
 8016a2a:	702c      	strb	r4, [r5, #0]
 8016a2c:	f084 0001 	eor.w	r0, r4, #1
 8016a30:	b2c0      	uxtb	r0, r0
 8016a32:	b008      	add	sp, #32
 8016a34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016a38:	200c      	movs	r0, #12
 8016a3a:	b008      	add	sp, #32
 8016a3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016a40:	2001      	movs	r0, #1
 8016a42:	b008      	add	sp, #32
 8016a44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016a48:	0801a4a0 	.word	0x0801a4a0
 8016a4c:	20010e94 	.word	0x20010e94

08016a50 <rmw_trigger_guard_condition>:
 8016a50:	b160      	cbz	r0, 8016a6c <rmw_trigger_guard_condition+0x1c>
 8016a52:	b510      	push	{r4, lr}
 8016a54:	4604      	mov	r4, r0
 8016a56:	6800      	ldr	r0, [r0, #0]
 8016a58:	f7f8 fa84 	bl	800ef64 <is_uxrce_rmw_identifier_valid>
 8016a5c:	b908      	cbnz	r0, 8016a62 <rmw_trigger_guard_condition+0x12>
 8016a5e:	2001      	movs	r0, #1
 8016a60:	bd10      	pop	{r4, pc}
 8016a62:	6863      	ldr	r3, [r4, #4]
 8016a64:	2201      	movs	r2, #1
 8016a66:	741a      	strb	r2, [r3, #16]
 8016a68:	2000      	movs	r0, #0
 8016a6a:	bd10      	pop	{r4, pc}
 8016a6c:	2001      	movs	r0, #1
 8016a6e:	4770      	bx	lr

08016a70 <rmw_wait>:
 8016a70:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8016a74:	b089      	sub	sp, #36	@ 0x24
 8016a76:	4605      	mov	r5, r0
 8016a78:	9c12      	ldr	r4, [sp, #72]	@ 0x48
 8016a7a:	460e      	mov	r6, r1
 8016a7c:	4698      	mov	r8, r3
 8016a7e:	4691      	mov	r9, r2
 8016a80:	2a00      	cmp	r2, #0
 8016a82:	f000 810a 	beq.w	8016c9a <rmw_wait+0x22a>
 8016a86:	b16c      	cbz	r4, 8016aa4 <rmw_wait+0x34>
 8016a88:	4bae      	ldr	r3, [pc, #696]	@ (8016d44 <rmw_wait+0x2d4>)
 8016a8a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8016a8c:	af04      	add	r7, sp, #16
 8016a8e:	e887 000f 	stmia.w	r7, {r0, r1, r2, r3}
 8016a92:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 8016a96:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8016a9a:	f7ff fb9d 	bl	80161d8 <rmw_time_equal>
 8016a9e:	2800      	cmp	r0, #0
 8016aa0:	f000 8127 	beq.w	8016cf2 <rmw_wait+0x282>
 8016aa4:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8016aa8:	f7f8 f95e 	bl	800ed68 <rmw_uxrce_clean_expired_static_input_buffer>
 8016aac:	4ba6      	ldr	r3, [pc, #664]	@ (8016d48 <rmw_wait+0x2d8>)
 8016aae:	681c      	ldr	r4, [r3, #0]
 8016ab0:	b14c      	cbz	r4, 8016ac6 <rmw_wait+0x56>
 8016ab2:	4623      	mov	r3, r4
 8016ab4:	2100      	movs	r1, #0
 8016ab6:	e9d3 3201 	ldrd	r3, r2, [r3, #4]
 8016aba:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8016abe:	f882 15a4 	strb.w	r1, [r2, #1444]	@ 0x5a4
 8016ac2:	2b00      	cmp	r3, #0
 8016ac4:	d1f7      	bne.n	8016ab6 <rmw_wait+0x46>
 8016ac6:	f1b9 0f00 	cmp.w	r9, #0
 8016aca:	d011      	beq.n	8016af0 <rmw_wait+0x80>
 8016acc:	f8d9 1000 	ldr.w	r1, [r9]
 8016ad0:	b171      	cbz	r1, 8016af0 <rmw_wait+0x80>
 8016ad2:	f8d9 c004 	ldr.w	ip, [r9, #4]
 8016ad6:	2300      	movs	r3, #0
 8016ad8:	2001      	movs	r0, #1
 8016ada:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 8016ade:	6f92      	ldr	r2, [r2, #120]	@ 0x78
 8016ae0:	6912      	ldr	r2, [r2, #16]
 8016ae2:	3301      	adds	r3, #1
 8016ae4:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8016ae8:	4299      	cmp	r1, r3
 8016aea:	f882 05a4 	strb.w	r0, [r2, #1444]	@ 0x5a4
 8016aee:	d1f4      	bne.n	8016ada <rmw_wait+0x6a>
 8016af0:	f1b8 0f00 	cmp.w	r8, #0
 8016af4:	d011      	beq.n	8016b1a <rmw_wait+0xaa>
 8016af6:	f8d8 1000 	ldr.w	r1, [r8]
 8016afa:	b171      	cbz	r1, 8016b1a <rmw_wait+0xaa>
 8016afc:	f8d8 c004 	ldr.w	ip, [r8, #4]
 8016b00:	2300      	movs	r3, #0
 8016b02:	2001      	movs	r0, #1
 8016b04:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 8016b08:	6f92      	ldr	r2, [r2, #120]	@ 0x78
 8016b0a:	6912      	ldr	r2, [r2, #16]
 8016b0c:	3301      	adds	r3, #1
 8016b0e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8016b12:	4299      	cmp	r1, r3
 8016b14:	f882 05a4 	strb.w	r0, [r2, #1444]	@ 0x5a4
 8016b18:	d1f4      	bne.n	8016b04 <rmw_wait+0x94>
 8016b1a:	b185      	cbz	r5, 8016b3e <rmw_wait+0xce>
 8016b1c:	6829      	ldr	r1, [r5, #0]
 8016b1e:	b171      	cbz	r1, 8016b3e <rmw_wait+0xce>
 8016b20:	f8d5 c004 	ldr.w	ip, [r5, #4]
 8016b24:	2300      	movs	r3, #0
 8016b26:	2001      	movs	r0, #1
 8016b28:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 8016b2c:	6a12      	ldr	r2, [r2, #32]
 8016b2e:	6912      	ldr	r2, [r2, #16]
 8016b30:	3301      	adds	r3, #1
 8016b32:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8016b36:	4299      	cmp	r1, r3
 8016b38:	f882 05a4 	strb.w	r0, [r2, #1444]	@ 0x5a4
 8016b3c:	d1f4      	bne.n	8016b28 <rmw_wait+0xb8>
 8016b3e:	b34c      	cbz	r4, 8016b94 <rmw_wait+0x124>
 8016b40:	4622      	mov	r2, r4
 8016b42:	2300      	movs	r3, #0
 8016b44:	e9d2 2101 	ldrd	r2, r1, [r2, #4]
 8016b48:	f501 5180 	add.w	r1, r1, #4096	@ 0x1000
 8016b4c:	f891 15a4 	ldrb.w	r1, [r1, #1444]	@ 0x5a4
 8016b50:	440b      	add	r3, r1
 8016b52:	b2db      	uxtb	r3, r3
 8016b54:	2a00      	cmp	r2, #0
 8016b56:	d1f5      	bne.n	8016b44 <rmw_wait+0xd4>
 8016b58:	2b00      	cmp	r3, #0
 8016b5a:	f000 8084 	beq.w	8016c66 <rmw_wait+0x1f6>
 8016b5e:	1c7a      	adds	r2, r7, #1
 8016b60:	d00d      	beq.n	8016b7e <rmw_wait+0x10e>
 8016b62:	ee07 7a90 	vmov	s15, r7
 8016b66:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8016b6a:	ee07 3a90 	vmov	s15, r3
 8016b6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8016b72:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8016b76:	eefd 7ac7 	vcvt.s32.f32	s15, s14
 8016b7a:	ee17 7a90 	vmov	r7, s15
 8016b7e:	68a0      	ldr	r0, [r4, #8]
 8016b80:	f500 5380 	add.w	r3, r0, #4096	@ 0x1000
 8016b84:	f893 35a4 	ldrb.w	r3, [r3, #1444]	@ 0x5a4
 8016b88:	2b00      	cmp	r3, #0
 8016b8a:	f040 8090 	bne.w	8016cae <rmw_wait+0x23e>
 8016b8e:	6864      	ldr	r4, [r4, #4]
 8016b90:	2c00      	cmp	r4, #0
 8016b92:	d1f4      	bne.n	8016b7e <rmw_wait+0x10e>
 8016b94:	f1b9 0f00 	cmp.w	r9, #0
 8016b98:	f000 80bc 	beq.w	8016d14 <rmw_wait+0x2a4>
 8016b9c:	f8d9 7000 	ldr.w	r7, [r9]
 8016ba0:	2f00      	cmp	r7, #0
 8016ba2:	f000 808e 	beq.w	8016cc2 <rmw_wait+0x252>
 8016ba6:	2400      	movs	r4, #0
 8016ba8:	4627      	mov	r7, r4
 8016baa:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8016bae:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8016bb2:	f7f8 f8b1 	bl	800ed18 <rmw_uxrce_find_static_input_buffer_by_owner>
 8016bb6:	2800      	cmp	r0, #0
 8016bb8:	d05f      	beq.n	8016c7a <rmw_wait+0x20a>
 8016bba:	f8d9 3000 	ldr.w	r3, [r9]
 8016bbe:	3401      	adds	r4, #1
 8016bc0:	42a3      	cmp	r3, r4
 8016bc2:	f04f 0701 	mov.w	r7, #1
 8016bc6:	d8f0      	bhi.n	8016baa <rmw_wait+0x13a>
 8016bc8:	f1b8 0f00 	cmp.w	r8, #0
 8016bcc:	d012      	beq.n	8016bf4 <rmw_wait+0x184>
 8016bce:	f8d8 3000 	ldr.w	r3, [r8]
 8016bd2:	b17b      	cbz	r3, 8016bf4 <rmw_wait+0x184>
 8016bd4:	2400      	movs	r4, #0
 8016bd6:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8016bda:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8016bde:	f7f8 f89b 	bl	800ed18 <rmw_uxrce_find_static_input_buffer_by_owner>
 8016be2:	2800      	cmp	r0, #0
 8016be4:	d051      	beq.n	8016c8a <rmw_wait+0x21a>
 8016be6:	f8d8 3000 	ldr.w	r3, [r8]
 8016bea:	3401      	adds	r4, #1
 8016bec:	42a3      	cmp	r3, r4
 8016bee:	f04f 0701 	mov.w	r7, #1
 8016bf2:	d8f0      	bhi.n	8016bd6 <rmw_wait+0x166>
 8016bf4:	b1dd      	cbz	r5, 8016c2e <rmw_wait+0x1be>
 8016bf6:	682b      	ldr	r3, [r5, #0]
 8016bf8:	b1cb      	cbz	r3, 8016c2e <rmw_wait+0x1be>
 8016bfa:	2400      	movs	r4, #0
 8016bfc:	686b      	ldr	r3, [r5, #4]
 8016bfe:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8016c02:	f7f8 f889 	bl	800ed18 <rmw_uxrce_find_static_input_buffer_by_owner>
 8016c06:	b158      	cbz	r0, 8016c20 <rmw_wait+0x1b0>
 8016c08:	682b      	ldr	r3, [r5, #0]
 8016c0a:	3401      	adds	r4, #1
 8016c0c:	42a3      	cmp	r3, r4
 8016c0e:	d969      	bls.n	8016ce4 <rmw_wait+0x274>
 8016c10:	686b      	ldr	r3, [r5, #4]
 8016c12:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8016c16:	2701      	movs	r7, #1
 8016c18:	f7f8 f87e 	bl	800ed18 <rmw_uxrce_find_static_input_buffer_by_owner>
 8016c1c:	2800      	cmp	r0, #0
 8016c1e:	d1f3      	bne.n	8016c08 <rmw_wait+0x198>
 8016c20:	e9d5 3200 	ldrd	r3, r2, [r5]
 8016c24:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 8016c28:	3401      	adds	r4, #1
 8016c2a:	42a3      	cmp	r3, r4
 8016c2c:	d8e6      	bhi.n	8016bfc <rmw_wait+0x18c>
 8016c2e:	b1a6      	cbz	r6, 8016c5a <rmw_wait+0x1ea>
 8016c30:	6834      	ldr	r4, [r6, #0]
 8016c32:	b194      	cbz	r4, 8016c5a <rmw_wait+0x1ea>
 8016c34:	2300      	movs	r3, #0
 8016c36:	461d      	mov	r5, r3
 8016c38:	e004      	b.n	8016c44 <rmw_wait+0x1d4>
 8016c3a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
 8016c3e:	3301      	adds	r3, #1
 8016c40:	42a3      	cmp	r3, r4
 8016c42:	d00a      	beq.n	8016c5a <rmw_wait+0x1ea>
 8016c44:	6870      	ldr	r0, [r6, #4]
 8016c46:	f850 1023 	ldr.w	r1, [r0, r3, lsl #2]
 8016c4a:	7c0a      	ldrb	r2, [r1, #16]
 8016c4c:	2a00      	cmp	r2, #0
 8016c4e:	d0f4      	beq.n	8016c3a <rmw_wait+0x1ca>
 8016c50:	3301      	adds	r3, #1
 8016c52:	42a3      	cmp	r3, r4
 8016c54:	740d      	strb	r5, [r1, #16]
 8016c56:	4617      	mov	r7, r2
 8016c58:	d1f4      	bne.n	8016c44 <rmw_wait+0x1d4>
 8016c5a:	2f00      	cmp	r7, #0
 8016c5c:	d03e      	beq.n	8016cdc <rmw_wait+0x26c>
 8016c5e:	2000      	movs	r0, #0
 8016c60:	b009      	add	sp, #36	@ 0x24
 8016c62:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8016c66:	68a0      	ldr	r0, [r4, #8]
 8016c68:	2100      	movs	r1, #0
 8016c6a:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8016c6e:	f7fa fc01 	bl	8011474 <uxr_run_session_timeout>
 8016c72:	6864      	ldr	r4, [r4, #4]
 8016c74:	2c00      	cmp	r4, #0
 8016c76:	d1f6      	bne.n	8016c66 <rmw_wait+0x1f6>
 8016c78:	e78c      	b.n	8016b94 <rmw_wait+0x124>
 8016c7a:	e9d9 3200 	ldrd	r3, r2, [r9]
 8016c7e:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 8016c82:	3401      	adds	r4, #1
 8016c84:	42a3      	cmp	r3, r4
 8016c86:	d890      	bhi.n	8016baa <rmw_wait+0x13a>
 8016c88:	e79e      	b.n	8016bc8 <rmw_wait+0x158>
 8016c8a:	e9d8 3200 	ldrd	r3, r2, [r8]
 8016c8e:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 8016c92:	3401      	adds	r4, #1
 8016c94:	429c      	cmp	r4, r3
 8016c96:	d39e      	bcc.n	8016bd6 <rmw_wait+0x166>
 8016c98:	e7ac      	b.n	8016bf4 <rmw_wait+0x184>
 8016c9a:	2b00      	cmp	r3, #0
 8016c9c:	f47f aef3 	bne.w	8016a86 <rmw_wait+0x16>
 8016ca0:	2800      	cmp	r0, #0
 8016ca2:	f47f aef0 	bne.w	8016a86 <rmw_wait+0x16>
 8016ca6:	2900      	cmp	r1, #0
 8016ca8:	f47f aeed 	bne.w	8016a86 <rmw_wait+0x16>
 8016cac:	e7d7      	b.n	8016c5e <rmw_wait+0x1ee>
 8016cae:	4639      	mov	r1, r7
 8016cb0:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8016cb4:	f7fa fbf8 	bl	80114a8 <uxr_run_session_until_data>
 8016cb8:	6864      	ldr	r4, [r4, #4]
 8016cba:	2c00      	cmp	r4, #0
 8016cbc:	f47f af5f 	bne.w	8016b7e <rmw_wait+0x10e>
 8016cc0:	e768      	b.n	8016b94 <rmw_wait+0x124>
 8016cc2:	f1b8 0f00 	cmp.w	r8, #0
 8016cc6:	d032      	beq.n	8016d2e <rmw_wait+0x2be>
 8016cc8:	f8d8 3000 	ldr.w	r3, [r8]
 8016ccc:	2b00      	cmp	r3, #0
 8016cce:	d181      	bne.n	8016bd4 <rmw_wait+0x164>
 8016cd0:	461f      	mov	r7, r3
 8016cd2:	2d00      	cmp	r5, #0
 8016cd4:	d18f      	bne.n	8016bf6 <rmw_wait+0x186>
 8016cd6:	462f      	mov	r7, r5
 8016cd8:	2e00      	cmp	r6, #0
 8016cda:	d1a9      	bne.n	8016c30 <rmw_wait+0x1c0>
 8016cdc:	2002      	movs	r0, #2
 8016cde:	b009      	add	sp, #36	@ 0x24
 8016ce0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8016ce4:	2e00      	cmp	r6, #0
 8016ce6:	d0ba      	beq.n	8016c5e <rmw_wait+0x1ee>
 8016ce8:	6834      	ldr	r4, [r6, #0]
 8016cea:	2701      	movs	r7, #1
 8016cec:	2c00      	cmp	r4, #0
 8016cee:	d1a1      	bne.n	8016c34 <rmw_wait+0x1c4>
 8016cf0:	e7b5      	b.n	8016c5e <rmw_wait+0x1ee>
 8016cf2:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8016cf6:	f7ff fac3 	bl	8016280 <rmw_time_total_nsec>
 8016cfa:	2300      	movs	r3, #0
 8016cfc:	4a13      	ldr	r2, [pc, #76]	@ (8016d4c <rmw_wait+0x2dc>)
 8016cfe:	f7e9 ff5d 	bl	8000bbc <__aeabi_uldivmod>
 8016d02:	f1b0 4f00 	cmp.w	r0, #2147483648	@ 0x80000000
 8016d06:	f171 0300 	sbcs.w	r3, r1, #0
 8016d0a:	4607      	mov	r7, r0
 8016d0c:	bfa8      	it	ge
 8016d0e:	f06f 4700 	mvnge.w	r7, #2147483648	@ 0x80000000
 8016d12:	e6c9      	b.n	8016aa8 <rmw_wait+0x38>
 8016d14:	f1b8 0f00 	cmp.w	r8, #0
 8016d18:	d009      	beq.n	8016d2e <rmw_wait+0x2be>
 8016d1a:	f8d8 3000 	ldr.w	r3, [r8]
 8016d1e:	464f      	mov	r7, r9
 8016d20:	2b00      	cmp	r3, #0
 8016d22:	f47f af57 	bne.w	8016bd4 <rmw_wait+0x164>
 8016d26:	2d00      	cmp	r5, #0
 8016d28:	f47f af65 	bne.w	8016bf6 <rmw_wait+0x186>
 8016d2c:	e7d3      	b.n	8016cd6 <rmw_wait+0x266>
 8016d2e:	b17d      	cbz	r5, 8016d50 <rmw_wait+0x2e0>
 8016d30:	682b      	ldr	r3, [r5, #0]
 8016d32:	4647      	mov	r7, r8
 8016d34:	2b00      	cmp	r3, #0
 8016d36:	f47f af60 	bne.w	8016bfa <rmw_wait+0x18a>
 8016d3a:	2e00      	cmp	r6, #0
 8016d3c:	f47f af78 	bne.w	8016c30 <rmw_wait+0x1c0>
 8016d40:	e7cc      	b.n	8016cdc <rmw_wait+0x26c>
 8016d42:	bf00      	nop
 8016d44:	080199e0 	.word	0x080199e0
 8016d48:	20010e84 	.word	0x20010e84
 8016d4c:	000f4240 	.word	0x000f4240
 8016d50:	2e00      	cmp	r6, #0
 8016d52:	d0c3      	beq.n	8016cdc <rmw_wait+0x26c>
 8016d54:	6834      	ldr	r4, [r6, #0]
 8016d56:	462f      	mov	r7, r5
 8016d58:	2c00      	cmp	r4, #0
 8016d5a:	f47f af6b 	bne.w	8016c34 <rmw_wait+0x1c4>
 8016d5e:	e7bd      	b.n	8016cdc <rmw_wait+0x26c>

08016d60 <rmw_create_wait_set>:
 8016d60:	b508      	push	{r3, lr}
 8016d62:	4803      	ldr	r0, [pc, #12]	@ (8016d70 <rmw_create_wait_set+0x10>)
 8016d64:	f7ff fc1a 	bl	801659c <get_memory>
 8016d68:	b108      	cbz	r0, 8016d6e <rmw_create_wait_set+0xe>
 8016d6a:	6880      	ldr	r0, [r0, #8]
 8016d6c:	3010      	adds	r0, #16
 8016d6e:	bd08      	pop	{r3, pc}
 8016d70:	20010ec4 	.word	0x20010ec4

08016d74 <rmw_destroy_wait_set>:
 8016d74:	b508      	push	{r3, lr}
 8016d76:	4b08      	ldr	r3, [pc, #32]	@ (8016d98 <rmw_destroy_wait_set+0x24>)
 8016d78:	6819      	ldr	r1, [r3, #0]
 8016d7a:	b911      	cbnz	r1, 8016d82 <rmw_destroy_wait_set+0xe>
 8016d7c:	e00a      	b.n	8016d94 <rmw_destroy_wait_set+0x20>
 8016d7e:	6849      	ldr	r1, [r1, #4]
 8016d80:	b141      	cbz	r1, 8016d94 <rmw_destroy_wait_set+0x20>
 8016d82:	688b      	ldr	r3, [r1, #8]
 8016d84:	3310      	adds	r3, #16
 8016d86:	4298      	cmp	r0, r3
 8016d88:	d1f9      	bne.n	8016d7e <rmw_destroy_wait_set+0xa>
 8016d8a:	4803      	ldr	r0, [pc, #12]	@ (8016d98 <rmw_destroy_wait_set+0x24>)
 8016d8c:	f7ff fc16 	bl	80165bc <put_memory>
 8016d90:	2000      	movs	r0, #0
 8016d92:	bd08      	pop	{r3, pc}
 8016d94:	2001      	movs	r0, #1
 8016d96:	bd08      	pop	{r3, pc}
 8016d98:	20010ec4 	.word	0x20010ec4

08016d9c <rmw_uros_epoch_nanos>:
 8016d9c:	4b05      	ldr	r3, [pc, #20]	@ (8016db4 <rmw_uros_epoch_nanos+0x18>)
 8016d9e:	681b      	ldr	r3, [r3, #0]
 8016da0:	b123      	cbz	r3, 8016dac <rmw_uros_epoch_nanos+0x10>
 8016da2:	6898      	ldr	r0, [r3, #8]
 8016da4:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8016da8:	f7f9 bfd4 	b.w	8010d54 <uxr_epoch_nanos>
 8016dac:	2000      	movs	r0, #0
 8016dae:	2100      	movs	r1, #0
 8016db0:	4770      	bx	lr
 8016db2:	bf00      	nop
 8016db4:	20010e84 	.word	0x20010e84

08016db8 <rosidl_typesupport_c__get_message_typesupport_handle_function>:
 8016db8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016dbc:	6805      	ldr	r5, [r0, #0]
 8016dbe:	4604      	mov	r4, r0
 8016dc0:	4628      	mov	r0, r5
 8016dc2:	460e      	mov	r6, r1
 8016dc4:	f7e9 fa24 	bl	8000210 <strcmp>
 8016dc8:	b1c8      	cbz	r0, 8016dfe <rosidl_typesupport_c__get_message_typesupport_handle_function+0x46>
 8016dca:	4b11      	ldr	r3, [pc, #68]	@ (8016e10 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x58>)
 8016dcc:	681b      	ldr	r3, [r3, #0]
 8016dce:	429d      	cmp	r5, r3
 8016dd0:	d112      	bne.n	8016df8 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x40>
 8016dd2:	f8d4 8004 	ldr.w	r8, [r4, #4]
 8016dd6:	f8d8 4000 	ldr.w	r4, [r8]
 8016dda:	b16c      	cbz	r4, 8016df8 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x40>
 8016ddc:	f8d8 5008 	ldr.w	r5, [r8, #8]
 8016de0:	2700      	movs	r7, #0
 8016de2:	3d04      	subs	r5, #4
 8016de4:	f855 0f04 	ldr.w	r0, [r5, #4]!
 8016de8:	4631      	mov	r1, r6
 8016dea:	f7e9 fa11 	bl	8000210 <strcmp>
 8016dee:	00bb      	lsls	r3, r7, #2
 8016df0:	b140      	cbz	r0, 8016e04 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x4c>
 8016df2:	3701      	adds	r7, #1
 8016df4:	42bc      	cmp	r4, r7
 8016df6:	d1f5      	bne.n	8016de4 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x2c>
 8016df8:	2000      	movs	r0, #0
 8016dfa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016dfe:	4620      	mov	r0, r4
 8016e00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016e04:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8016e08:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8016e0c:	58d3      	ldr	r3, [r2, r3]
 8016e0e:	4718      	bx	r3
 8016e10:	200000e0 	.word	0x200000e0

08016e14 <std_msgs__msg__Int32__init>:
 8016e14:	3800      	subs	r0, #0
 8016e16:	bf18      	it	ne
 8016e18:	2001      	movne	r0, #1
 8016e1a:	4770      	bx	lr

08016e1c <std_msgs__msg__Int32__fini>:
 8016e1c:	4770      	bx	lr
 8016e1e:	bf00      	nop

08016e20 <ucdr_serialize_endian_array_char>:
 8016e20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016e24:	4619      	mov	r1, r3
 8016e26:	461f      	mov	r7, r3
 8016e28:	4605      	mov	r5, r0
 8016e2a:	4690      	mov	r8, r2
 8016e2c:	f7f9 f892 	bl	800ff54 <ucdr_check_buffer_available_for>
 8016e30:	b9e0      	cbnz	r0, 8016e6c <ucdr_serialize_endian_array_char+0x4c>
 8016e32:	463e      	mov	r6, r7
 8016e34:	e009      	b.n	8016e4a <ucdr_serialize_endian_array_char+0x2a>
 8016e36:	68a8      	ldr	r0, [r5, #8]
 8016e38:	f001 fe77 	bl	8018b2a <memcpy>
 8016e3c:	68ab      	ldr	r3, [r5, #8]
 8016e3e:	6928      	ldr	r0, [r5, #16]
 8016e40:	4423      	add	r3, r4
 8016e42:	4420      	add	r0, r4
 8016e44:	1b36      	subs	r6, r6, r4
 8016e46:	60ab      	str	r3, [r5, #8]
 8016e48:	6128      	str	r0, [r5, #16]
 8016e4a:	4631      	mov	r1, r6
 8016e4c:	2201      	movs	r2, #1
 8016e4e:	4628      	mov	r0, r5
 8016e50:	f7f9 f908 	bl	8010064 <ucdr_check_final_buffer_behavior_array>
 8016e54:	1bb9      	subs	r1, r7, r6
 8016e56:	4441      	add	r1, r8
 8016e58:	4604      	mov	r4, r0
 8016e5a:	4602      	mov	r2, r0
 8016e5c:	2800      	cmp	r0, #0
 8016e5e:	d1ea      	bne.n	8016e36 <ucdr_serialize_endian_array_char+0x16>
 8016e60:	2301      	movs	r3, #1
 8016e62:	7da8      	ldrb	r0, [r5, #22]
 8016e64:	756b      	strb	r3, [r5, #21]
 8016e66:	4058      	eors	r0, r3
 8016e68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016e6c:	463a      	mov	r2, r7
 8016e6e:	68a8      	ldr	r0, [r5, #8]
 8016e70:	4641      	mov	r1, r8
 8016e72:	f001 fe5a 	bl	8018b2a <memcpy>
 8016e76:	68aa      	ldr	r2, [r5, #8]
 8016e78:	692b      	ldr	r3, [r5, #16]
 8016e7a:	443a      	add	r2, r7
 8016e7c:	443b      	add	r3, r7
 8016e7e:	60aa      	str	r2, [r5, #8]
 8016e80:	612b      	str	r3, [r5, #16]
 8016e82:	e7ed      	b.n	8016e60 <ucdr_serialize_endian_array_char+0x40>

08016e84 <ucdr_deserialize_endian_array_char>:
 8016e84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016e88:	4619      	mov	r1, r3
 8016e8a:	461f      	mov	r7, r3
 8016e8c:	4605      	mov	r5, r0
 8016e8e:	4690      	mov	r8, r2
 8016e90:	f7f9 f860 	bl	800ff54 <ucdr_check_buffer_available_for>
 8016e94:	b9e0      	cbnz	r0, 8016ed0 <ucdr_deserialize_endian_array_char+0x4c>
 8016e96:	463e      	mov	r6, r7
 8016e98:	e009      	b.n	8016eae <ucdr_deserialize_endian_array_char+0x2a>
 8016e9a:	68a9      	ldr	r1, [r5, #8]
 8016e9c:	f001 fe45 	bl	8018b2a <memcpy>
 8016ea0:	68ab      	ldr	r3, [r5, #8]
 8016ea2:	6928      	ldr	r0, [r5, #16]
 8016ea4:	4423      	add	r3, r4
 8016ea6:	4420      	add	r0, r4
 8016ea8:	1b36      	subs	r6, r6, r4
 8016eaa:	60ab      	str	r3, [r5, #8]
 8016eac:	6128      	str	r0, [r5, #16]
 8016eae:	2201      	movs	r2, #1
 8016eb0:	4631      	mov	r1, r6
 8016eb2:	4628      	mov	r0, r5
 8016eb4:	f7f9 f8d6 	bl	8010064 <ucdr_check_final_buffer_behavior_array>
 8016eb8:	4604      	mov	r4, r0
 8016eba:	1bb8      	subs	r0, r7, r6
 8016ebc:	4440      	add	r0, r8
 8016ebe:	4622      	mov	r2, r4
 8016ec0:	2c00      	cmp	r4, #0
 8016ec2:	d1ea      	bne.n	8016e9a <ucdr_deserialize_endian_array_char+0x16>
 8016ec4:	2301      	movs	r3, #1
 8016ec6:	7da8      	ldrb	r0, [r5, #22]
 8016ec8:	756b      	strb	r3, [r5, #21]
 8016eca:	4058      	eors	r0, r3
 8016ecc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016ed0:	463a      	mov	r2, r7
 8016ed2:	68a9      	ldr	r1, [r5, #8]
 8016ed4:	4640      	mov	r0, r8
 8016ed6:	f001 fe28 	bl	8018b2a <memcpy>
 8016eda:	68aa      	ldr	r2, [r5, #8]
 8016edc:	692b      	ldr	r3, [r5, #16]
 8016ede:	443a      	add	r2, r7
 8016ee0:	443b      	add	r3, r7
 8016ee2:	60aa      	str	r2, [r5, #8]
 8016ee4:	612b      	str	r3, [r5, #16]
 8016ee6:	e7ed      	b.n	8016ec4 <ucdr_deserialize_endian_array_char+0x40>

08016ee8 <ucdr_serialize_array_uint8_t>:
 8016ee8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016eec:	4688      	mov	r8, r1
 8016eee:	4611      	mov	r1, r2
 8016ef0:	4617      	mov	r7, r2
 8016ef2:	4605      	mov	r5, r0
 8016ef4:	f7f9 f82e 	bl	800ff54 <ucdr_check_buffer_available_for>
 8016ef8:	b9e0      	cbnz	r0, 8016f34 <ucdr_serialize_array_uint8_t+0x4c>
 8016efa:	463e      	mov	r6, r7
 8016efc:	e009      	b.n	8016f12 <ucdr_serialize_array_uint8_t+0x2a>
 8016efe:	68a8      	ldr	r0, [r5, #8]
 8016f00:	f001 fe13 	bl	8018b2a <memcpy>
 8016f04:	68aa      	ldr	r2, [r5, #8]
 8016f06:	692b      	ldr	r3, [r5, #16]
 8016f08:	4422      	add	r2, r4
 8016f0a:	4423      	add	r3, r4
 8016f0c:	1b36      	subs	r6, r6, r4
 8016f0e:	60aa      	str	r2, [r5, #8]
 8016f10:	612b      	str	r3, [r5, #16]
 8016f12:	4631      	mov	r1, r6
 8016f14:	2201      	movs	r2, #1
 8016f16:	4628      	mov	r0, r5
 8016f18:	f7f9 f8a4 	bl	8010064 <ucdr_check_final_buffer_behavior_array>
 8016f1c:	1bb9      	subs	r1, r7, r6
 8016f1e:	4441      	add	r1, r8
 8016f20:	4604      	mov	r4, r0
 8016f22:	4602      	mov	r2, r0
 8016f24:	2800      	cmp	r0, #0
 8016f26:	d1ea      	bne.n	8016efe <ucdr_serialize_array_uint8_t+0x16>
 8016f28:	2301      	movs	r3, #1
 8016f2a:	7da8      	ldrb	r0, [r5, #22]
 8016f2c:	756b      	strb	r3, [r5, #21]
 8016f2e:	4058      	eors	r0, r3
 8016f30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016f34:	463a      	mov	r2, r7
 8016f36:	68a8      	ldr	r0, [r5, #8]
 8016f38:	4641      	mov	r1, r8
 8016f3a:	f001 fdf6 	bl	8018b2a <memcpy>
 8016f3e:	68aa      	ldr	r2, [r5, #8]
 8016f40:	692b      	ldr	r3, [r5, #16]
 8016f42:	443a      	add	r2, r7
 8016f44:	443b      	add	r3, r7
 8016f46:	60aa      	str	r2, [r5, #8]
 8016f48:	612b      	str	r3, [r5, #16]
 8016f4a:	e7ed      	b.n	8016f28 <ucdr_serialize_array_uint8_t+0x40>

08016f4c <ucdr_serialize_endian_array_uint8_t>:
 8016f4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016f50:	4619      	mov	r1, r3
 8016f52:	461f      	mov	r7, r3
 8016f54:	4605      	mov	r5, r0
 8016f56:	4690      	mov	r8, r2
 8016f58:	f7f8 fffc 	bl	800ff54 <ucdr_check_buffer_available_for>
 8016f5c:	b9e0      	cbnz	r0, 8016f98 <ucdr_serialize_endian_array_uint8_t+0x4c>
 8016f5e:	463e      	mov	r6, r7
 8016f60:	e009      	b.n	8016f76 <ucdr_serialize_endian_array_uint8_t+0x2a>
 8016f62:	68a8      	ldr	r0, [r5, #8]
 8016f64:	f001 fde1 	bl	8018b2a <memcpy>
 8016f68:	68ab      	ldr	r3, [r5, #8]
 8016f6a:	6928      	ldr	r0, [r5, #16]
 8016f6c:	4423      	add	r3, r4
 8016f6e:	4420      	add	r0, r4
 8016f70:	1b36      	subs	r6, r6, r4
 8016f72:	60ab      	str	r3, [r5, #8]
 8016f74:	6128      	str	r0, [r5, #16]
 8016f76:	4631      	mov	r1, r6
 8016f78:	2201      	movs	r2, #1
 8016f7a:	4628      	mov	r0, r5
 8016f7c:	f7f9 f872 	bl	8010064 <ucdr_check_final_buffer_behavior_array>
 8016f80:	1bb9      	subs	r1, r7, r6
 8016f82:	4441      	add	r1, r8
 8016f84:	4604      	mov	r4, r0
 8016f86:	4602      	mov	r2, r0
 8016f88:	2800      	cmp	r0, #0
 8016f8a:	d1ea      	bne.n	8016f62 <ucdr_serialize_endian_array_uint8_t+0x16>
 8016f8c:	2301      	movs	r3, #1
 8016f8e:	7da8      	ldrb	r0, [r5, #22]
 8016f90:	756b      	strb	r3, [r5, #21]
 8016f92:	4058      	eors	r0, r3
 8016f94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016f98:	463a      	mov	r2, r7
 8016f9a:	68a8      	ldr	r0, [r5, #8]
 8016f9c:	4641      	mov	r1, r8
 8016f9e:	f001 fdc4 	bl	8018b2a <memcpy>
 8016fa2:	68aa      	ldr	r2, [r5, #8]
 8016fa4:	692b      	ldr	r3, [r5, #16]
 8016fa6:	443a      	add	r2, r7
 8016fa8:	443b      	add	r3, r7
 8016faa:	60aa      	str	r2, [r5, #8]
 8016fac:	612b      	str	r3, [r5, #16]
 8016fae:	e7ed      	b.n	8016f8c <ucdr_serialize_endian_array_uint8_t+0x40>

08016fb0 <ucdr_deserialize_array_uint8_t>:
 8016fb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016fb4:	4688      	mov	r8, r1
 8016fb6:	4611      	mov	r1, r2
 8016fb8:	4617      	mov	r7, r2
 8016fba:	4605      	mov	r5, r0
 8016fbc:	f7f8 ffca 	bl	800ff54 <ucdr_check_buffer_available_for>
 8016fc0:	b9e0      	cbnz	r0, 8016ffc <ucdr_deserialize_array_uint8_t+0x4c>
 8016fc2:	463e      	mov	r6, r7
 8016fc4:	e009      	b.n	8016fda <ucdr_deserialize_array_uint8_t+0x2a>
 8016fc6:	68a9      	ldr	r1, [r5, #8]
 8016fc8:	f001 fdaf 	bl	8018b2a <memcpy>
 8016fcc:	68aa      	ldr	r2, [r5, #8]
 8016fce:	692b      	ldr	r3, [r5, #16]
 8016fd0:	4422      	add	r2, r4
 8016fd2:	4423      	add	r3, r4
 8016fd4:	1b36      	subs	r6, r6, r4
 8016fd6:	60aa      	str	r2, [r5, #8]
 8016fd8:	612b      	str	r3, [r5, #16]
 8016fda:	2201      	movs	r2, #1
 8016fdc:	4631      	mov	r1, r6
 8016fde:	4628      	mov	r0, r5
 8016fe0:	f7f9 f840 	bl	8010064 <ucdr_check_final_buffer_behavior_array>
 8016fe4:	4604      	mov	r4, r0
 8016fe6:	1bb8      	subs	r0, r7, r6
 8016fe8:	4440      	add	r0, r8
 8016fea:	4622      	mov	r2, r4
 8016fec:	2c00      	cmp	r4, #0
 8016fee:	d1ea      	bne.n	8016fc6 <ucdr_deserialize_array_uint8_t+0x16>
 8016ff0:	2301      	movs	r3, #1
 8016ff2:	7da8      	ldrb	r0, [r5, #22]
 8016ff4:	756b      	strb	r3, [r5, #21]
 8016ff6:	4058      	eors	r0, r3
 8016ff8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016ffc:	463a      	mov	r2, r7
 8016ffe:	68a9      	ldr	r1, [r5, #8]
 8017000:	4640      	mov	r0, r8
 8017002:	f001 fd92 	bl	8018b2a <memcpy>
 8017006:	68aa      	ldr	r2, [r5, #8]
 8017008:	692b      	ldr	r3, [r5, #16]
 801700a:	443a      	add	r2, r7
 801700c:	443b      	add	r3, r7
 801700e:	60aa      	str	r2, [r5, #8]
 8017010:	612b      	str	r3, [r5, #16]
 8017012:	e7ed      	b.n	8016ff0 <ucdr_deserialize_array_uint8_t+0x40>

08017014 <ucdr_deserialize_endian_array_uint8_t>:
 8017014:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017018:	4619      	mov	r1, r3
 801701a:	461f      	mov	r7, r3
 801701c:	4605      	mov	r5, r0
 801701e:	4690      	mov	r8, r2
 8017020:	f7f8 ff98 	bl	800ff54 <ucdr_check_buffer_available_for>
 8017024:	b9e0      	cbnz	r0, 8017060 <ucdr_deserialize_endian_array_uint8_t+0x4c>
 8017026:	463e      	mov	r6, r7
 8017028:	e009      	b.n	801703e <ucdr_deserialize_endian_array_uint8_t+0x2a>
 801702a:	68a9      	ldr	r1, [r5, #8]
 801702c:	f001 fd7d 	bl	8018b2a <memcpy>
 8017030:	68ab      	ldr	r3, [r5, #8]
 8017032:	6928      	ldr	r0, [r5, #16]
 8017034:	4423      	add	r3, r4
 8017036:	4420      	add	r0, r4
 8017038:	1b36      	subs	r6, r6, r4
 801703a:	60ab      	str	r3, [r5, #8]
 801703c:	6128      	str	r0, [r5, #16]
 801703e:	2201      	movs	r2, #1
 8017040:	4631      	mov	r1, r6
 8017042:	4628      	mov	r0, r5
 8017044:	f7f9 f80e 	bl	8010064 <ucdr_check_final_buffer_behavior_array>
 8017048:	4604      	mov	r4, r0
 801704a:	1bb8      	subs	r0, r7, r6
 801704c:	4440      	add	r0, r8
 801704e:	4622      	mov	r2, r4
 8017050:	2c00      	cmp	r4, #0
 8017052:	d1ea      	bne.n	801702a <ucdr_deserialize_endian_array_uint8_t+0x16>
 8017054:	2301      	movs	r3, #1
 8017056:	7da8      	ldrb	r0, [r5, #22]
 8017058:	756b      	strb	r3, [r5, #21]
 801705a:	4058      	eors	r0, r3
 801705c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017060:	463a      	mov	r2, r7
 8017062:	68a9      	ldr	r1, [r5, #8]
 8017064:	4640      	mov	r0, r8
 8017066:	f001 fd60 	bl	8018b2a <memcpy>
 801706a:	68aa      	ldr	r2, [r5, #8]
 801706c:	692b      	ldr	r3, [r5, #16]
 801706e:	443a      	add	r2, r7
 8017070:	443b      	add	r3, r7
 8017072:	60aa      	str	r2, [r5, #8]
 8017074:	612b      	str	r3, [r5, #16]
 8017076:	e7ed      	b.n	8017054 <ucdr_deserialize_endian_array_uint8_t+0x40>

08017078 <ucdr_serialize_sequence_char>:
 8017078:	b570      	push	{r4, r5, r6, lr}
 801707a:	4615      	mov	r5, r2
 801707c:	460e      	mov	r6, r1
 801707e:	7d01      	ldrb	r1, [r0, #20]
 8017080:	4604      	mov	r4, r0
 8017082:	f7f8 fabd 	bl	800f600 <ucdr_serialize_endian_uint32_t>
 8017086:	b90d      	cbnz	r5, 801708c <ucdr_serialize_sequence_char+0x14>
 8017088:	2001      	movs	r0, #1
 801708a:	bd70      	pop	{r4, r5, r6, pc}
 801708c:	7d21      	ldrb	r1, [r4, #20]
 801708e:	462b      	mov	r3, r5
 8017090:	4632      	mov	r2, r6
 8017092:	4620      	mov	r0, r4
 8017094:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8017098:	f7ff bec2 	b.w	8016e20 <ucdr_serialize_endian_array_char>

0801709c <ucdr_deserialize_sequence_char>:
 801709c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80170a0:	461d      	mov	r5, r3
 80170a2:	4616      	mov	r6, r2
 80170a4:	460f      	mov	r7, r1
 80170a6:	461a      	mov	r2, r3
 80170a8:	7d01      	ldrb	r1, [r0, #20]
 80170aa:	4604      	mov	r4, r0
 80170ac:	f7f8 fbd0 	bl	800f850 <ucdr_deserialize_endian_uint32_t>
 80170b0:	682b      	ldr	r3, [r5, #0]
 80170b2:	429e      	cmp	r6, r3
 80170b4:	bf3c      	itt	cc
 80170b6:	2201      	movcc	r2, #1
 80170b8:	75a2      	strbcc	r2, [r4, #22]
 80170ba:	b913      	cbnz	r3, 80170c2 <ucdr_deserialize_sequence_char+0x26>
 80170bc:	2001      	movs	r0, #1
 80170be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80170c2:	7d21      	ldrb	r1, [r4, #20]
 80170c4:	463a      	mov	r2, r7
 80170c6:	4620      	mov	r0, r4
 80170c8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80170cc:	f7ff beda 	b.w	8016e84 <ucdr_deserialize_endian_array_char>

080170d0 <ucdr_serialize_sequence_uint8_t>:
 80170d0:	b570      	push	{r4, r5, r6, lr}
 80170d2:	4615      	mov	r5, r2
 80170d4:	460e      	mov	r6, r1
 80170d6:	7d01      	ldrb	r1, [r0, #20]
 80170d8:	4604      	mov	r4, r0
 80170da:	f7f8 fa91 	bl	800f600 <ucdr_serialize_endian_uint32_t>
 80170de:	b90d      	cbnz	r5, 80170e4 <ucdr_serialize_sequence_uint8_t+0x14>
 80170e0:	2001      	movs	r0, #1
 80170e2:	bd70      	pop	{r4, r5, r6, pc}
 80170e4:	7d21      	ldrb	r1, [r4, #20]
 80170e6:	462b      	mov	r3, r5
 80170e8:	4632      	mov	r2, r6
 80170ea:	4620      	mov	r0, r4
 80170ec:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80170f0:	f7ff bf2c 	b.w	8016f4c <ucdr_serialize_endian_array_uint8_t>

080170f4 <ucdr_deserialize_sequence_uint8_t>:
 80170f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80170f8:	461d      	mov	r5, r3
 80170fa:	4616      	mov	r6, r2
 80170fc:	460f      	mov	r7, r1
 80170fe:	461a      	mov	r2, r3
 8017100:	7d01      	ldrb	r1, [r0, #20]
 8017102:	4604      	mov	r4, r0
 8017104:	f7f8 fba4 	bl	800f850 <ucdr_deserialize_endian_uint32_t>
 8017108:	682b      	ldr	r3, [r5, #0]
 801710a:	429e      	cmp	r6, r3
 801710c:	bf3c      	itt	cc
 801710e:	2201      	movcc	r2, #1
 8017110:	75a2      	strbcc	r2, [r4, #22]
 8017112:	b913      	cbnz	r3, 801711a <ucdr_deserialize_sequence_uint8_t+0x26>
 8017114:	2001      	movs	r0, #1
 8017116:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801711a:	7d21      	ldrb	r1, [r4, #20]
 801711c:	463a      	mov	r2, r7
 801711e:	4620      	mov	r0, r4
 8017120:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8017124:	f7ff bf76 	b.w	8017014 <ucdr_deserialize_endian_array_uint8_t>

08017128 <ucdr_serialize_string>:
 8017128:	b510      	push	{r4, lr}
 801712a:	b082      	sub	sp, #8
 801712c:	4604      	mov	r4, r0
 801712e:	4608      	mov	r0, r1
 8017130:	9101      	str	r1, [sp, #4]
 8017132:	f7e9 f877 	bl	8000224 <strlen>
 8017136:	9901      	ldr	r1, [sp, #4]
 8017138:	1c42      	adds	r2, r0, #1
 801713a:	4620      	mov	r0, r4
 801713c:	b002      	add	sp, #8
 801713e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8017142:	f7ff bf99 	b.w	8017078 <ucdr_serialize_sequence_char>
 8017146:	bf00      	nop

08017148 <ucdr_deserialize_string>:
 8017148:	b500      	push	{lr}
 801714a:	b083      	sub	sp, #12
 801714c:	ab01      	add	r3, sp, #4
 801714e:	f7ff ffa5 	bl	801709c <ucdr_deserialize_sequence_char>
 8017152:	b003      	add	sp, #12
 8017154:	f85d fb04 	ldr.w	pc, [sp], #4

08017158 <uxr_init_input_best_effort_stream>:
 8017158:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801715c:	8003      	strh	r3, [r0, #0]
 801715e:	4770      	bx	lr

08017160 <uxr_reset_input_best_effort_stream>:
 8017160:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8017164:	8003      	strh	r3, [r0, #0]
 8017166:	4770      	bx	lr

08017168 <uxr_receive_best_effort_message>:
 8017168:	b538      	push	{r3, r4, r5, lr}
 801716a:	4604      	mov	r4, r0
 801716c:	8800      	ldrh	r0, [r0, #0]
 801716e:	460d      	mov	r5, r1
 8017170:	f000 fd42 	bl	8017bf8 <uxr_seq_num_cmp>
 8017174:	4603      	mov	r3, r0
 8017176:	2b00      	cmp	r3, #0
 8017178:	ea4f 70d0 	mov.w	r0, r0, lsr #31
 801717c:	bfb8      	it	lt
 801717e:	8025      	strhlt	r5, [r4, #0]
 8017180:	bd38      	pop	{r3, r4, r5, pc}
 8017182:	bf00      	nop

08017184 <on_full_input_buffer>:
 8017184:	b570      	push	{r4, r5, r6, lr}
 8017186:	4605      	mov	r5, r0
 8017188:	460c      	mov	r4, r1
 801718a:	682b      	ldr	r3, [r5, #0]
 801718c:	6809      	ldr	r1, [r1, #0]
 801718e:	8920      	ldrh	r0, [r4, #8]
 8017190:	6862      	ldr	r2, [r4, #4]
 8017192:	fbb2 f2f0 	udiv	r2, r2, r0
 8017196:	eba3 0c01 	sub.w	ip, r3, r1
 801719a:	fbbc fcf2 	udiv	ip, ip, r2
 801719e:	f10c 0c01 	add.w	ip, ip, #1
 80171a2:	fa1f f38c 	uxth.w	r3, ip
 80171a6:	fbb3 f6f0 	udiv	r6, r3, r0
 80171aa:	fb00 3316 	mls	r3, r0, r6, r3
 80171ae:	b29b      	uxth	r3, r3
 80171b0:	fb02 f303 	mul.w	r3, r2, r3
 80171b4:	1d18      	adds	r0, r3, #4
 80171b6:	4408      	add	r0, r1
 80171b8:	7d26      	ldrb	r6, [r4, #20]
 80171ba:	f850 2c04 	ldr.w	r2, [r0, #-4]
 80171be:	b116      	cbz	r6, 80171c6 <on_full_input_buffer+0x42>
 80171c0:	2600      	movs	r6, #0
 80171c2:	f840 6c04 	str.w	r6, [r0, #-4]
 80171c6:	2a03      	cmp	r2, #3
 80171c8:	d801      	bhi.n	80171ce <on_full_input_buffer+0x4a>
 80171ca:	2001      	movs	r0, #1
 80171cc:	bd70      	pop	{r4, r5, r6, pc}
 80171ce:	3308      	adds	r3, #8
 80171d0:	4419      	add	r1, r3
 80171d2:	4628      	mov	r0, r5
 80171d4:	692b      	ldr	r3, [r5, #16]
 80171d6:	3a04      	subs	r2, #4
 80171d8:	f7f8 ff08 	bl	800ffec <ucdr_init_buffer_origin>
 80171dc:	4628      	mov	r0, r5
 80171de:	4903      	ldr	r1, [pc, #12]	@ (80171ec <on_full_input_buffer+0x68>)
 80171e0:	4622      	mov	r2, r4
 80171e2:	f7f8 fedf 	bl	800ffa4 <ucdr_set_on_full_buffer_callback>
 80171e6:	2000      	movs	r0, #0
 80171e8:	bd70      	pop	{r4, r5, r6, pc}
 80171ea:	bf00      	nop
 80171ec:	08017185 	.word	0x08017185

080171f0 <uxr_init_input_reliable_stream>:
 80171f0:	b500      	push	{lr}
 80171f2:	e9c0 1200 	strd	r1, r2, [r0]
 80171f6:	f04f 0e00 	mov.w	lr, #0
 80171fa:	9a01      	ldr	r2, [sp, #4]
 80171fc:	8103      	strh	r3, [r0, #8]
 80171fe:	6102      	str	r2, [r0, #16]
 8017200:	f880 e014 	strb.w	lr, [r0, #20]
 8017204:	b1d3      	cbz	r3, 801723c <uxr_init_input_reliable_stream+0x4c>
 8017206:	f8c1 e000 	str.w	lr, [r1]
 801720a:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 801720e:	f1bc 0f01 	cmp.w	ip, #1
 8017212:	d913      	bls.n	801723c <uxr_init_input_reliable_stream+0x4c>
 8017214:	2301      	movs	r3, #1
 8017216:	fbb3 f1fc 	udiv	r1, r3, ip
 801721a:	fb0c 3111 	mls	r1, ip, r1, r3
 801721e:	b289      	uxth	r1, r1
 8017220:	6842      	ldr	r2, [r0, #4]
 8017222:	fbb2 f2fc 	udiv	r2, r2, ip
 8017226:	fb01 f202 	mul.w	r2, r1, r2
 801722a:	6801      	ldr	r1, [r0, #0]
 801722c:	f841 e002 	str.w	lr, [r1, r2]
 8017230:	3301      	adds	r3, #1
 8017232:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 8017236:	b29b      	uxth	r3, r3
 8017238:	459c      	cmp	ip, r3
 801723a:	d8ec      	bhi.n	8017216 <uxr_init_input_reliable_stream+0x26>
 801723c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8017240:	60c3      	str	r3, [r0, #12]
 8017242:	f85d fb04 	ldr.w	pc, [sp], #4
 8017246:	bf00      	nop

08017248 <uxr_reset_input_reliable_stream>:
 8017248:	8901      	ldrh	r1, [r0, #8]
 801724a:	b1e9      	cbz	r1, 8017288 <uxr_reset_input_reliable_stream+0x40>
 801724c:	f04f 0c00 	mov.w	ip, #0
 8017250:	b500      	push	{lr}
 8017252:	4663      	mov	r3, ip
 8017254:	46e6      	mov	lr, ip
 8017256:	fbb3 f2f1 	udiv	r2, r3, r1
 801725a:	fb01 3312 	mls	r3, r1, r2, r3
 801725e:	b29b      	uxth	r3, r3
 8017260:	6842      	ldr	r2, [r0, #4]
 8017262:	fbb2 f2f1 	udiv	r2, r2, r1
 8017266:	fb02 f303 	mul.w	r3, r2, r3
 801726a:	6802      	ldr	r2, [r0, #0]
 801726c:	f842 e003 	str.w	lr, [r2, r3]
 8017270:	f10c 0c01 	add.w	ip, ip, #1
 8017274:	8901      	ldrh	r1, [r0, #8]
 8017276:	fa1f f38c 	uxth.w	r3, ip
 801727a:	4299      	cmp	r1, r3
 801727c:	d8eb      	bhi.n	8017256 <uxr_reset_input_reliable_stream+0xe>
 801727e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8017282:	60c3      	str	r3, [r0, #12]
 8017284:	f85d fb04 	ldr.w	pc, [sp], #4
 8017288:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801728c:	60c3      	str	r3, [r0, #12]
 801728e:	4770      	bx	lr

08017290 <uxr_receive_reliable_message>:
 8017290:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017294:	4604      	mov	r4, r0
 8017296:	460d      	mov	r5, r1
 8017298:	8901      	ldrh	r1, [r0, #8]
 801729a:	8980      	ldrh	r0, [r0, #12]
 801729c:	4690      	mov	r8, r2
 801729e:	461f      	mov	r7, r3
 80172a0:	f000 fca2 	bl	8017be8 <uxr_seq_num_add>
 80172a4:	4629      	mov	r1, r5
 80172a6:	4606      	mov	r6, r0
 80172a8:	89a0      	ldrh	r0, [r4, #12]
 80172aa:	f000 fca5 	bl	8017bf8 <uxr_seq_num_cmp>
 80172ae:	2800      	cmp	r0, #0
 80172b0:	db0a      	blt.n	80172c8 <uxr_receive_reliable_message+0x38>
 80172b2:	2600      	movs	r6, #0
 80172b4:	89e0      	ldrh	r0, [r4, #14]
 80172b6:	4629      	mov	r1, r5
 80172b8:	f000 fc9e 	bl	8017bf8 <uxr_seq_num_cmp>
 80172bc:	2800      	cmp	r0, #0
 80172be:	da00      	bge.n	80172c2 <uxr_receive_reliable_message+0x32>
 80172c0:	81e5      	strh	r5, [r4, #14]
 80172c2:	4630      	mov	r0, r6
 80172c4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80172c8:	4630      	mov	r0, r6
 80172ca:	4629      	mov	r1, r5
 80172cc:	f000 fc94 	bl	8017bf8 <uxr_seq_num_cmp>
 80172d0:	2800      	cmp	r0, #0
 80172d2:	dbee      	blt.n	80172b2 <uxr_receive_reliable_message+0x22>
 80172d4:	6923      	ldr	r3, [r4, #16]
 80172d6:	4640      	mov	r0, r8
 80172d8:	4798      	blx	r3
 80172da:	2101      	movs	r1, #1
 80172dc:	4681      	mov	r9, r0
 80172de:	89a0      	ldrh	r0, [r4, #12]
 80172e0:	f000 fc82 	bl	8017be8 <uxr_seq_num_add>
 80172e4:	f1b9 0f00 	cmp.w	r9, #0
 80172e8:	d101      	bne.n	80172ee <uxr_receive_reliable_message+0x5e>
 80172ea:	4285      	cmp	r5, r0
 80172ec:	d047      	beq.n	801737e <uxr_receive_reliable_message+0xee>
 80172ee:	8922      	ldrh	r2, [r4, #8]
 80172f0:	fbb5 f0f2 	udiv	r0, r5, r2
 80172f4:	fb02 5010 	mls	r0, r2, r0, r5
 80172f8:	b280      	uxth	r0, r0
 80172fa:	6863      	ldr	r3, [r4, #4]
 80172fc:	fbb3 f3f2 	udiv	r3, r3, r2
 8017300:	fb00 f303 	mul.w	r3, r0, r3
 8017304:	6820      	ldr	r0, [r4, #0]
 8017306:	3304      	adds	r3, #4
 8017308:	4418      	add	r0, r3
 801730a:	f850 3c04 	ldr.w	r3, [r0, #-4]
 801730e:	2b00      	cmp	r3, #0
 8017310:	d1cf      	bne.n	80172b2 <uxr_receive_reliable_message+0x22>
 8017312:	4641      	mov	r1, r8
 8017314:	463a      	mov	r2, r7
 8017316:	f001 fc08 	bl	8018b2a <memcpy>
 801731a:	8921      	ldrh	r1, [r4, #8]
 801731c:	fbb5 f2f1 	udiv	r2, r5, r1
 8017320:	fb01 5212 	mls	r2, r1, r2, r5
 8017324:	b292      	uxth	r2, r2
 8017326:	6863      	ldr	r3, [r4, #4]
 8017328:	fbb3 f3f1 	udiv	r3, r3, r1
 801732c:	fb02 f303 	mul.w	r3, r2, r3
 8017330:	6822      	ldr	r2, [r4, #0]
 8017332:	50d7      	str	r7, [r2, r3]
 8017334:	9a08      	ldr	r2, [sp, #32]
 8017336:	2301      	movs	r3, #1
 8017338:	7013      	strb	r3, [r2, #0]
 801733a:	f1b9 0f00 	cmp.w	r9, #0
 801733e:	d0b8      	beq.n	80172b2 <uxr_receive_reliable_message+0x22>
 8017340:	89a6      	ldrh	r6, [r4, #12]
 8017342:	4630      	mov	r0, r6
 8017344:	2101      	movs	r1, #1
 8017346:	f000 fc4f 	bl	8017be8 <uxr_seq_num_add>
 801734a:	8922      	ldrh	r2, [r4, #8]
 801734c:	6863      	ldr	r3, [r4, #4]
 801734e:	fbb3 f3f2 	udiv	r3, r3, r2
 8017352:	4606      	mov	r6, r0
 8017354:	fbb0 f0f2 	udiv	r0, r0, r2
 8017358:	fb02 6010 	mls	r0, r2, r0, r6
 801735c:	b280      	uxth	r0, r0
 801735e:	fb00 f303 	mul.w	r3, r0, r3
 8017362:	6820      	ldr	r0, [r4, #0]
 8017364:	3304      	adds	r3, #4
 8017366:	4418      	add	r0, r3
 8017368:	f850 3c04 	ldr.w	r3, [r0, #-4]
 801736c:	2b00      	cmp	r3, #0
 801736e:	d0a0      	beq.n	80172b2 <uxr_receive_reliable_message+0x22>
 8017370:	6923      	ldr	r3, [r4, #16]
 8017372:	4798      	blx	r3
 8017374:	2802      	cmp	r0, #2
 8017376:	d008      	beq.n	801738a <uxr_receive_reliable_message+0xfa>
 8017378:	2801      	cmp	r0, #1
 801737a:	d0e2      	beq.n	8017342 <uxr_receive_reliable_message+0xb2>
 801737c:	e799      	b.n	80172b2 <uxr_receive_reliable_message+0x22>
 801737e:	9b08      	ldr	r3, [sp, #32]
 8017380:	81a5      	strh	r5, [r4, #12]
 8017382:	2601      	movs	r6, #1
 8017384:	f883 9000 	strb.w	r9, [r3]
 8017388:	e794      	b.n	80172b4 <uxr_receive_reliable_message+0x24>
 801738a:	2601      	movs	r6, #1
 801738c:	e792      	b.n	80172b4 <uxr_receive_reliable_message+0x24>
 801738e:	bf00      	nop

08017390 <uxr_next_input_reliable_buffer_available>:
 8017390:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017394:	4604      	mov	r4, r0
 8017396:	460f      	mov	r7, r1
 8017398:	8980      	ldrh	r0, [r0, #12]
 801739a:	2101      	movs	r1, #1
 801739c:	4690      	mov	r8, r2
 801739e:	f000 fc23 	bl	8017be8 <uxr_seq_num_add>
 80173a2:	8922      	ldrh	r2, [r4, #8]
 80173a4:	fbb0 f6f2 	udiv	r6, r0, r2
 80173a8:	fb02 0616 	mls	r6, r2, r6, r0
 80173ac:	b2b6      	uxth	r6, r6
 80173ae:	6863      	ldr	r3, [r4, #4]
 80173b0:	fbb3 f3f2 	udiv	r3, r3, r2
 80173b4:	fb06 f303 	mul.w	r3, r6, r3
 80173b8:	6826      	ldr	r6, [r4, #0]
 80173ba:	3304      	adds	r3, #4
 80173bc:	441e      	add	r6, r3
 80173be:	f856 9c04 	ldr.w	r9, [r6, #-4]
 80173c2:	f1b9 0f00 	cmp.w	r9, #0
 80173c6:	d023      	beq.n	8017410 <uxr_next_input_reliable_buffer_available+0x80>
 80173c8:	6923      	ldr	r3, [r4, #16]
 80173ca:	4605      	mov	r5, r0
 80173cc:	4630      	mov	r0, r6
 80173ce:	4798      	blx	r3
 80173d0:	4682      	mov	sl, r0
 80173d2:	b300      	cbz	r0, 8017416 <uxr_next_input_reliable_buffer_available+0x86>
 80173d4:	f8b4 a00c 	ldrh.w	sl, [r4, #12]
 80173d8:	2101      	movs	r1, #1
 80173da:	4650      	mov	r0, sl
 80173dc:	f000 fc04 	bl	8017be8 <uxr_seq_num_add>
 80173e0:	8921      	ldrh	r1, [r4, #8]
 80173e2:	fbb0 f2f1 	udiv	r2, r0, r1
 80173e6:	4682      	mov	sl, r0
 80173e8:	fb01 0212 	mls	r2, r1, r2, r0
 80173ec:	e9d4 0300 	ldrd	r0, r3, [r4]
 80173f0:	b292      	uxth	r2, r2
 80173f2:	fbb3 f3f1 	udiv	r3, r3, r1
 80173f6:	fb02 f303 	mul.w	r3, r2, r3
 80173fa:	3304      	adds	r3, #4
 80173fc:	4418      	add	r0, r3
 80173fe:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8017402:	b12b      	cbz	r3, 8017410 <uxr_next_input_reliable_buffer_available+0x80>
 8017404:	6923      	ldr	r3, [r4, #16]
 8017406:	4798      	blx	r3
 8017408:	2802      	cmp	r0, #2
 801740a:	d01b      	beq.n	8017444 <uxr_next_input_reliable_buffer_available+0xb4>
 801740c:	2801      	cmp	r0, #1
 801740e:	d0e3      	beq.n	80173d8 <uxr_next_input_reliable_buffer_available+0x48>
 8017410:	2000      	movs	r0, #0
 8017412:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017416:	464a      	mov	r2, r9
 8017418:	4631      	mov	r1, r6
 801741a:	4638      	mov	r0, r7
 801741c:	f7f8 fdee 	bl	800fffc <ucdr_init_buffer>
 8017420:	8921      	ldrh	r1, [r4, #8]
 8017422:	fbb5 f2f1 	udiv	r2, r5, r1
 8017426:	fb01 5212 	mls	r2, r1, r2, r5
 801742a:	b292      	uxth	r2, r2
 801742c:	6863      	ldr	r3, [r4, #4]
 801742e:	fbb3 f3f1 	udiv	r3, r3, r1
 8017432:	fb02 f303 	mul.w	r3, r2, r3
 8017436:	6822      	ldr	r2, [r4, #0]
 8017438:	f842 a003 	str.w	sl, [r2, r3]
 801743c:	2001      	movs	r0, #1
 801743e:	81a5      	strh	r5, [r4, #12]
 8017440:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017444:	8920      	ldrh	r0, [r4, #8]
 8017446:	fbb5 f3f0 	udiv	r3, r5, r0
 801744a:	fb00 5513 	mls	r5, r0, r3, r5
 801744e:	b2ad      	uxth	r5, r5
 8017450:	6863      	ldr	r3, [r4, #4]
 8017452:	fbb3 f3f0 	udiv	r3, r3, r0
 8017456:	fb03 f505 	mul.w	r5, r3, r5
 801745a:	6823      	ldr	r3, [r4, #0]
 801745c:	2000      	movs	r0, #0
 801745e:	5158      	str	r0, [r3, r5]
 8017460:	eb06 0108 	add.w	r1, r6, r8
 8017464:	eba9 0208 	sub.w	r2, r9, r8
 8017468:	4638      	mov	r0, r7
 801746a:	f7f8 fdc7 	bl	800fffc <ucdr_init_buffer>
 801746e:	4638      	mov	r0, r7
 8017470:	4903      	ldr	r1, [pc, #12]	@ (8017480 <uxr_next_input_reliable_buffer_available+0xf0>)
 8017472:	4622      	mov	r2, r4
 8017474:	f7f8 fd96 	bl	800ffa4 <ucdr_set_on_full_buffer_callback>
 8017478:	f8a4 a00c 	strh.w	sl, [r4, #12]
 801747c:	2001      	movs	r0, #1
 801747e:	e7c8      	b.n	8017412 <uxr_next_input_reliable_buffer_available+0x82>
 8017480:	08017185 	.word	0x08017185

08017484 <uxr_process_heartbeat>:
 8017484:	b538      	push	{r3, r4, r5, lr}
 8017486:	4611      	mov	r1, r2
 8017488:	4604      	mov	r4, r0
 801748a:	89c0      	ldrh	r0, [r0, #14]
 801748c:	4615      	mov	r5, r2
 801748e:	f000 fbb3 	bl	8017bf8 <uxr_seq_num_cmp>
 8017492:	2800      	cmp	r0, #0
 8017494:	bfb8      	it	lt
 8017496:	81e5      	strhlt	r5, [r4, #14]
 8017498:	bd38      	pop	{r3, r4, r5, pc}
 801749a:	bf00      	nop

0801749c <uxr_compute_acknack>:
 801749c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80174a0:	8903      	ldrh	r3, [r0, #8]
 80174a2:	8985      	ldrh	r5, [r0, #12]
 80174a4:	4604      	mov	r4, r0
 80174a6:	460e      	mov	r6, r1
 80174a8:	b1d3      	cbz	r3, 80174e0 <uxr_compute_acknack+0x44>
 80174aa:	4628      	mov	r0, r5
 80174ac:	2701      	movs	r7, #1
 80174ae:	e003      	b.n	80174b8 <uxr_compute_acknack+0x1c>
 80174b0:	4567      	cmp	r7, ip
 80174b2:	d215      	bcs.n	80174e0 <uxr_compute_acknack+0x44>
 80174b4:	89a0      	ldrh	r0, [r4, #12]
 80174b6:	3701      	adds	r7, #1
 80174b8:	b2b9      	uxth	r1, r7
 80174ba:	f000 fb95 	bl	8017be8 <uxr_seq_num_add>
 80174be:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 80174c2:	fbb0 f3fc 	udiv	r3, r0, ip
 80174c6:	fb0c 0313 	mls	r3, ip, r3, r0
 80174ca:	b29a      	uxth	r2, r3
 80174cc:	e9d4 1300 	ldrd	r1, r3, [r4]
 80174d0:	fbb3 f3fc 	udiv	r3, r3, ip
 80174d4:	fb02 f303 	mul.w	r3, r2, r3
 80174d8:	58cb      	ldr	r3, [r1, r3]
 80174da:	2b00      	cmp	r3, #0
 80174dc:	d1e8      	bne.n	80174b0 <uxr_compute_acknack+0x14>
 80174de:	4605      	mov	r5, r0
 80174e0:	8035      	strh	r5, [r6, #0]
 80174e2:	2101      	movs	r1, #1
 80174e4:	4628      	mov	r0, r5
 80174e6:	89e7      	ldrh	r7, [r4, #14]
 80174e8:	f000 fb82 	bl	8017bf0 <uxr_seq_num_sub>
 80174ec:	4601      	mov	r1, r0
 80174ee:	4638      	mov	r0, r7
 80174f0:	f000 fb7e 	bl	8017bf0 <uxr_seq_num_sub>
 80174f4:	4605      	mov	r5, r0
 80174f6:	b318      	cbz	r0, 8017540 <uxr_compute_acknack+0xa4>
 80174f8:	f04f 0900 	mov.w	r9, #0
 80174fc:	464f      	mov	r7, r9
 80174fe:	f04f 0801 	mov.w	r8, #1
 8017502:	fa1f f189 	uxth.w	r1, r9
 8017506:	8830      	ldrh	r0, [r6, #0]
 8017508:	f000 fb6e 	bl	8017be8 <uxr_seq_num_add>
 801750c:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 8017510:	fbb0 f3fc 	udiv	r3, r0, ip
 8017514:	e9d4 1200 	ldrd	r1, r2, [r4]
 8017518:	fb03 001c 	mls	r0, r3, ip, r0
 801751c:	b283      	uxth	r3, r0
 801751e:	fbb2 f2fc 	udiv	r2, r2, ip
 8017522:	fb02 f303 	mul.w	r3, r2, r3
 8017526:	fa08 f209 	lsl.w	r2, r8, r9
 801752a:	58cb      	ldr	r3, [r1, r3]
 801752c:	f109 0901 	add.w	r9, r9, #1
 8017530:	b90b      	cbnz	r3, 8017536 <uxr_compute_acknack+0x9a>
 8017532:	4317      	orrs	r7, r2
 8017534:	b2bf      	uxth	r7, r7
 8017536:	454d      	cmp	r5, r9
 8017538:	d1e3      	bne.n	8017502 <uxr_compute_acknack+0x66>
 801753a:	4638      	mov	r0, r7
 801753c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8017540:	4607      	mov	r7, r0
 8017542:	4638      	mov	r0, r7
 8017544:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08017548 <uxr_init_output_best_effort_stream>:
 8017548:	f64f 7cff 	movw	ip, #65535	@ 0xffff
 801754c:	e9c0 3201 	strd	r3, r2, [r0, #4]
 8017550:	6001      	str	r1, [r0, #0]
 8017552:	7303      	strb	r3, [r0, #12]
 8017554:	f8a0 c00e 	strh.w	ip, [r0, #14]
 8017558:	4770      	bx	lr
 801755a:	bf00      	nop

0801755c <uxr_reset_output_best_effort_stream>:
 801755c:	7b02      	ldrb	r2, [r0, #12]
 801755e:	6042      	str	r2, [r0, #4]
 8017560:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8017564:	81c3      	strh	r3, [r0, #14]
 8017566:	4770      	bx	lr

08017568 <uxr_prepare_best_effort_buffer_to_write>:
 8017568:	b5f0      	push	{r4, r5, r6, r7, lr}
 801756a:	4604      	mov	r4, r0
 801756c:	b083      	sub	sp, #12
 801756e:	6840      	ldr	r0, [r0, #4]
 8017570:	460d      	mov	r5, r1
 8017572:	4616      	mov	r6, r2
 8017574:	f7fb f9a0 	bl	80128b8 <uxr_submessage_padding>
 8017578:	6863      	ldr	r3, [r4, #4]
 801757a:	4418      	add	r0, r3
 801757c:	68a3      	ldr	r3, [r4, #8]
 801757e:	1942      	adds	r2, r0, r5
 8017580:	4293      	cmp	r3, r2
 8017582:	bf2c      	ite	cs
 8017584:	2701      	movcs	r7, #1
 8017586:	2700      	movcc	r7, #0
 8017588:	d202      	bcs.n	8017590 <uxr_prepare_best_effort_buffer_to_write+0x28>
 801758a:	4638      	mov	r0, r7
 801758c:	b003      	add	sp, #12
 801758e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8017590:	9000      	str	r0, [sp, #0]
 8017592:	6821      	ldr	r1, [r4, #0]
 8017594:	4630      	mov	r0, r6
 8017596:	2300      	movs	r3, #0
 8017598:	f7f8 fd1e 	bl	800ffd8 <ucdr_init_buffer_origin_offset>
 801759c:	6861      	ldr	r1, [r4, #4]
 801759e:	4638      	mov	r0, r7
 80175a0:	4429      	add	r1, r5
 80175a2:	6061      	str	r1, [r4, #4]
 80175a4:	b003      	add	sp, #12
 80175a6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080175a8 <uxr_prepare_best_effort_buffer_to_send>:
 80175a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80175ac:	4604      	mov	r4, r0
 80175ae:	461d      	mov	r5, r3
 80175b0:	6840      	ldr	r0, [r0, #4]
 80175b2:	7b23      	ldrb	r3, [r4, #12]
 80175b4:	4298      	cmp	r0, r3
 80175b6:	bf8c      	ite	hi
 80175b8:	2601      	movhi	r6, #1
 80175ba:	2600      	movls	r6, #0
 80175bc:	d802      	bhi.n	80175c4 <uxr_prepare_best_effort_buffer_to_send+0x1c>
 80175be:	4630      	mov	r0, r6
 80175c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80175c4:	4688      	mov	r8, r1
 80175c6:	89e0      	ldrh	r0, [r4, #14]
 80175c8:	2101      	movs	r1, #1
 80175ca:	4617      	mov	r7, r2
 80175cc:	f000 fb0c 	bl	8017be8 <uxr_seq_num_add>
 80175d0:	6823      	ldr	r3, [r4, #0]
 80175d2:	81e0      	strh	r0, [r4, #14]
 80175d4:	8028      	strh	r0, [r5, #0]
 80175d6:	f8c8 3000 	str.w	r3, [r8]
 80175da:	6863      	ldr	r3, [r4, #4]
 80175dc:	603b      	str	r3, [r7, #0]
 80175de:	7b23      	ldrb	r3, [r4, #12]
 80175e0:	6063      	str	r3, [r4, #4]
 80175e2:	4630      	mov	r0, r6
 80175e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080175e8 <on_full_output_buffer>:
 80175e8:	b538      	push	{r3, r4, r5, lr}
 80175ea:	6802      	ldr	r2, [r0, #0]
 80175ec:	460c      	mov	r4, r1
 80175ee:	6809      	ldr	r1, [r1, #0]
 80175f0:	8923      	ldrh	r3, [r4, #8]
 80175f2:	eba2 0c01 	sub.w	ip, r2, r1
 80175f6:	6862      	ldr	r2, [r4, #4]
 80175f8:	fbb2 f2f3 	udiv	r2, r2, r3
 80175fc:	fbbc fcf2 	udiv	ip, ip, r2
 8017600:	f10c 0c01 	add.w	ip, ip, #1
 8017604:	fa1f fc8c 	uxth.w	ip, ip
 8017608:	fbbc fef3 	udiv	lr, ip, r3
 801760c:	fb03 c31e 	mls	r3, r3, lr, ip
 8017610:	b29b      	uxth	r3, r3
 8017612:	fb02 f303 	mul.w	r3, r2, r3
 8017616:	f894 c00c 	ldrb.w	ip, [r4, #12]
 801761a:	58ca      	ldr	r2, [r1, r3]
 801761c:	4463      	add	r3, ip
 801761e:	eba2 020c 	sub.w	r2, r2, ip
 8017622:	3308      	adds	r3, #8
 8017624:	4605      	mov	r5, r0
 8017626:	4419      	add	r1, r3
 8017628:	3a04      	subs	r2, #4
 801762a:	6903      	ldr	r3, [r0, #16]
 801762c:	f7f8 fcde 	bl	800ffec <ucdr_init_buffer_origin>
 8017630:	4628      	mov	r0, r5
 8017632:	4903      	ldr	r1, [pc, #12]	@ (8017640 <on_full_output_buffer+0x58>)
 8017634:	4622      	mov	r2, r4
 8017636:	f7f8 fcb5 	bl	800ffa4 <ucdr_set_on_full_buffer_callback>
 801763a:	2000      	movs	r0, #0
 801763c:	bd38      	pop	{r3, r4, r5, pc}
 801763e:	bf00      	nop
 8017640:	080175e9 	.word	0x080175e9

08017644 <uxr_init_output_reliable_stream>:
 8017644:	b410      	push	{r4}
 8017646:	f89d c004 	ldrb.w	ip, [sp, #4]
 801764a:	8103      	strh	r3, [r0, #8]
 801764c:	e9c0 1200 	strd	r1, r2, [r0]
 8017650:	f880 c00c 	strb.w	ip, [r0, #12]
 8017654:	b1d3      	cbz	r3, 801768c <uxr_init_output_reliable_stream+0x48>
 8017656:	f8c1 c000 	str.w	ip, [r1]
 801765a:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 801765e:	f1bc 0f01 	cmp.w	ip, #1
 8017662:	d913      	bls.n	801768c <uxr_init_output_reliable_stream+0x48>
 8017664:	2301      	movs	r3, #1
 8017666:	fbb3 f1fc 	udiv	r1, r3, ip
 801766a:	fb0c 3111 	mls	r1, ip, r1, r3
 801766e:	b289      	uxth	r1, r1
 8017670:	6842      	ldr	r2, [r0, #4]
 8017672:	6804      	ldr	r4, [r0, #0]
 8017674:	fbb2 f2fc 	udiv	r2, r2, ip
 8017678:	fb01 f202 	mul.w	r2, r1, r2
 801767c:	7b01      	ldrb	r1, [r0, #12]
 801767e:	50a1      	str	r1, [r4, r2]
 8017680:	3301      	adds	r3, #1
 8017682:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 8017686:	b29b      	uxth	r3, r3
 8017688:	459c      	cmp	ip, r3
 801768a:	d8ec      	bhi.n	8017666 <uxr_init_output_reliable_stream+0x22>
 801768c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8017690:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8017694:	e9c0 2306 	strd	r2, r3, [r0, #24]
 8017698:	4905      	ldr	r1, [pc, #20]	@ (80176b0 <uxr_init_output_reliable_stream+0x6c>)
 801769a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801769e:	f8c0 100e 	str.w	r1, [r0, #14]
 80176a2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80176a6:	2300      	movs	r3, #0
 80176a8:	8242      	strh	r2, [r0, #18]
 80176aa:	8403      	strh	r3, [r0, #32]
 80176ac:	4770      	bx	lr
 80176ae:	bf00      	nop
 80176b0:	ffff0000 	.word	0xffff0000

080176b4 <uxr_reset_output_reliable_stream>:
 80176b4:	8901      	ldrh	r1, [r0, #8]
 80176b6:	b1b1      	cbz	r1, 80176e6 <uxr_reset_output_reliable_stream+0x32>
 80176b8:	f04f 0c00 	mov.w	ip, #0
 80176bc:	4663      	mov	r3, ip
 80176be:	fbb3 f2f1 	udiv	r2, r3, r1
 80176c2:	fb01 3312 	mls	r3, r1, r2, r3
 80176c6:	b29b      	uxth	r3, r3
 80176c8:	6842      	ldr	r2, [r0, #4]
 80176ca:	fbb2 f2f1 	udiv	r2, r2, r1
 80176ce:	6801      	ldr	r1, [r0, #0]
 80176d0:	fb02 f303 	mul.w	r3, r2, r3
 80176d4:	7b02      	ldrb	r2, [r0, #12]
 80176d6:	50ca      	str	r2, [r1, r3]
 80176d8:	f10c 0c01 	add.w	ip, ip, #1
 80176dc:	8901      	ldrh	r1, [r0, #8]
 80176de:	fa1f f38c 	uxth.w	r3, ip
 80176e2:	4299      	cmp	r1, r3
 80176e4:	d8eb      	bhi.n	80176be <uxr_reset_output_reliable_stream+0xa>
 80176e6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80176ea:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 80176ee:	e9c0 2306 	strd	r2, r3, [r0, #24]
 80176f2:	4904      	ldr	r1, [pc, #16]	@ (8017704 <uxr_reset_output_reliable_stream+0x50>)
 80176f4:	f8c0 100e 	str.w	r1, [r0, #14]
 80176f8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80176fc:	2300      	movs	r3, #0
 80176fe:	8242      	strh	r2, [r0, #18]
 8017700:	8403      	strh	r3, [r0, #32]
 8017702:	4770      	bx	lr
 8017704:	ffff0000 	.word	0xffff0000

08017708 <uxr_prepare_reliable_buffer_to_write>:
 8017708:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801770c:	4604      	mov	r4, r0
 801770e:	b091      	sub	sp, #68	@ 0x44
 8017710:	8900      	ldrh	r0, [r0, #8]
 8017712:	89e6      	ldrh	r6, [r4, #14]
 8017714:	6823      	ldr	r3, [r4, #0]
 8017716:	9204      	str	r2, [sp, #16]
 8017718:	fbb6 f2f0 	udiv	r2, r6, r0
 801771c:	fb00 6212 	mls	r2, r0, r2, r6
 8017720:	b292      	uxth	r2, r2
 8017722:	6865      	ldr	r5, [r4, #4]
 8017724:	fbb5 f5f0 	udiv	r5, r5, r0
 8017728:	fb05 3202 	mla	r2, r5, r2, r3
 801772c:	3204      	adds	r2, #4
 801772e:	f852 8c04 	ldr.w	r8, [r2, #-4]
 8017732:	f894 900c 	ldrb.w	r9, [r4, #12]
 8017736:	9203      	str	r2, [sp, #12]
 8017738:	468b      	mov	fp, r1
 801773a:	1f2f      	subs	r7, r5, #4
 801773c:	2800      	cmp	r0, #0
 801773e:	f000 814c 	beq.w	80179da <uxr_prepare_reliable_buffer_to_write+0x2d2>
 8017742:	f04f 0c00 	mov.w	ip, #0
 8017746:	46e2      	mov	sl, ip
 8017748:	4661      	mov	r1, ip
 801774a:	fbb1 f2f0 	udiv	r2, r1, r0
 801774e:	fb00 1212 	mls	r2, r0, r2, r1
 8017752:	b292      	uxth	r2, r2
 8017754:	fb05 f202 	mul.w	r2, r5, r2
 8017758:	f10c 0c01 	add.w	ip, ip, #1
 801775c:	589a      	ldr	r2, [r3, r2]
 801775e:	454a      	cmp	r2, r9
 8017760:	bf08      	it	eq
 8017762:	f10a 0a01 	addeq.w	sl, sl, #1
 8017766:	fa1f f18c 	uxth.w	r1, ip
 801776a:	bf08      	it	eq
 801776c:	fa1f fa8a 	uxtheq.w	sl, sl
 8017770:	4281      	cmp	r1, r0
 8017772:	d3ea      	bcc.n	801774a <uxr_prepare_reliable_buffer_to_write+0x42>
 8017774:	4640      	mov	r0, r8
 8017776:	2104      	movs	r1, #4
 8017778:	f8cd a014 	str.w	sl, [sp, #20]
 801777c:	f7f8 fc42 	bl	8010004 <ucdr_alignment>
 8017780:	4480      	add	r8, r0
 8017782:	eb08 020b 	add.w	r2, r8, fp
 8017786:	42ba      	cmp	r2, r7
 8017788:	f240 80cd 	bls.w	8017926 <uxr_prepare_reliable_buffer_to_write+0x21e>
 801778c:	7b22      	ldrb	r2, [r4, #12]
 801778e:	445a      	add	r2, fp
 8017790:	42ba      	cmp	r2, r7
 8017792:	f240 80b5 	bls.w	8017900 <uxr_prepare_reliable_buffer_to_write+0x1f8>
 8017796:	f5c9 437f 	rsb	r3, r9, #65280	@ 0xff00
 801779a:	33fc      	adds	r3, #252	@ 0xfc
 801779c:	b2ba      	uxth	r2, r7
 801779e:	4413      	add	r3, r2
 80177a0:	b29b      	uxth	r3, r3
 80177a2:	fb0a f903 	mul.w	r9, sl, r3
 80177a6:	45d9      	cmp	r9, fp
 80177a8:	9305      	str	r3, [sp, #20]
 80177aa:	9306      	str	r3, [sp, #24]
 80177ac:	f0c0 80b7 	bcc.w	801791e <uxr_prepare_reliable_buffer_to_write+0x216>
 80177b0:	f108 0304 	add.w	r3, r8, #4
 80177b4:	42bb      	cmp	r3, r7
 80177b6:	f080 80db 	bcs.w	8017970 <uxr_prepare_reliable_buffer_to_write+0x268>
 80177ba:	f1a2 0904 	sub.w	r9, r2, #4
 80177be:	eba9 0908 	sub.w	r9, r9, r8
 80177c2:	9b05      	ldr	r3, [sp, #20]
 80177c4:	fa1f f989 	uxth.w	r9, r9
 80177c8:	ebab 0b09 	sub.w	fp, fp, r9
 80177cc:	fbbb f2f3 	udiv	r2, fp, r3
 80177d0:	fb03 b312 	mls	r3, r3, r2, fp
 80177d4:	2b00      	cmp	r3, #0
 80177d6:	f000 80c8 	beq.w	801796a <uxr_prepare_reliable_buffer_to_write+0x262>
 80177da:	3201      	adds	r2, #1
 80177dc:	b292      	uxth	r2, r2
 80177de:	9306      	str	r3, [sp, #24]
 80177e0:	4552      	cmp	r2, sl
 80177e2:	f200 809c 	bhi.w	801791e <uxr_prepare_reliable_buffer_to_write+0x216>
 80177e6:	f10d 0b20 	add.w	fp, sp, #32
 80177ea:	2a00      	cmp	r2, #0
 80177ec:	d042      	beq.n	8017874 <uxr_prepare_reliable_buffer_to_write+0x16c>
 80177ee:	f8cd 801c 	str.w	r8, [sp, #28]
 80177f2:	f04f 0a00 	mov.w	sl, #0
 80177f6:	f8dd 8014 	ldr.w	r8, [sp, #20]
 80177fa:	9505      	str	r5, [sp, #20]
 80177fc:	f10d 0b20 	add.w	fp, sp, #32
 8017800:	4615      	mov	r5, r2
 8017802:	e000      	b.n	8017806 <uxr_prepare_reliable_buffer_to_write+0xfe>
 8017804:	46c1      	mov	r9, r8
 8017806:	8920      	ldrh	r0, [r4, #8]
 8017808:	fbb6 f2f0 	udiv	r2, r6, r0
 801780c:	fb00 6112 	mls	r1, r0, r2, r6
 8017810:	b28a      	uxth	r2, r1
 8017812:	6863      	ldr	r3, [r4, #4]
 8017814:	fbb3 f1f0 	udiv	r1, r3, r0
 8017818:	6823      	ldr	r3, [r4, #0]
 801781a:	fb02 f101 	mul.w	r1, r2, r1
 801781e:	3104      	adds	r1, #4
 8017820:	4419      	add	r1, r3
 8017822:	4658      	mov	r0, fp
 8017824:	f851 2c04 	ldr.w	r2, [r1, #-4]
 8017828:	9200      	str	r2, [sp, #0]
 801782a:	2300      	movs	r3, #0
 801782c:	463a      	mov	r2, r7
 801782e:	f7f8 fbd3 	bl	800ffd8 <ucdr_init_buffer_origin_offset>
 8017832:	464a      	mov	r2, r9
 8017834:	2300      	movs	r3, #0
 8017836:	210d      	movs	r1, #13
 8017838:	4658      	mov	r0, fp
 801783a:	f7fa fffd 	bl	8012838 <uxr_buffer_submessage_header>
 801783e:	8921      	ldrh	r1, [r4, #8]
 8017840:	fbb6 f2f1 	udiv	r2, r6, r1
 8017844:	fb01 6212 	mls	r2, r1, r2, r6
 8017848:	b292      	uxth	r2, r2
 801784a:	6863      	ldr	r3, [r4, #4]
 801784c:	fbb3 f3f1 	udiv	r3, r3, r1
 8017850:	fb02 f303 	mul.w	r3, r2, r3
 8017854:	6822      	ldr	r2, [r4, #0]
 8017856:	4630      	mov	r0, r6
 8017858:	50d7      	str	r7, [r2, r3]
 801785a:	2101      	movs	r1, #1
 801785c:	f000 f9c4 	bl	8017be8 <uxr_seq_num_add>
 8017860:	f10a 0a01 	add.w	sl, sl, #1
 8017864:	fa1f f38a 	uxth.w	r3, sl
 8017868:	429d      	cmp	r5, r3
 801786a:	4606      	mov	r6, r0
 801786c:	d8ca      	bhi.n	8017804 <uxr_prepare_reliable_buffer_to_write+0xfc>
 801786e:	f8dd 801c 	ldr.w	r8, [sp, #28]
 8017872:	9d05      	ldr	r5, [sp, #20]
 8017874:	8920      	ldrh	r0, [r4, #8]
 8017876:	fbb6 f3f0 	udiv	r3, r6, r0
 801787a:	fb00 6313 	mls	r3, r0, r3, r6
 801787e:	b299      	uxth	r1, r3
 8017880:	6863      	ldr	r3, [r4, #4]
 8017882:	fbb3 f3f0 	udiv	r3, r3, r0
 8017886:	fb01 f303 	mul.w	r3, r1, r3
 801788a:	6821      	ldr	r1, [r4, #0]
 801788c:	3304      	adds	r3, #4
 801788e:	4419      	add	r1, r3
 8017890:	463a      	mov	r2, r7
 8017892:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8017896:	9000      	str	r0, [sp, #0]
 8017898:	2300      	movs	r3, #0
 801789a:	4658      	mov	r0, fp
 801789c:	f7f8 fb9c 	bl	800ffd8 <ucdr_init_buffer_origin_offset>
 80178a0:	f8dd 9018 	ldr.w	r9, [sp, #24]
 80178a4:	4658      	mov	r0, fp
 80178a6:	fa1f f289 	uxth.w	r2, r9
 80178aa:	2302      	movs	r3, #2
 80178ac:	210d      	movs	r1, #13
 80178ae:	f7fa ffc3 	bl	8012838 <uxr_buffer_submessage_header>
 80178b2:	9b03      	ldr	r3, [sp, #12]
 80178b4:	8927      	ldrh	r7, [r4, #8]
 80178b6:	7b20      	ldrb	r0, [r4, #12]
 80178b8:	f108 0104 	add.w	r1, r8, #4
 80178bc:	440b      	add	r3, r1
 80178be:	4619      	mov	r1, r3
 80178c0:	fbb6 f3f7 	udiv	r3, r6, r7
 80178c4:	fb07 6313 	mls	r3, r7, r3, r6
 80178c8:	f1a5 0208 	sub.w	r2, r5, #8
 80178cc:	b29d      	uxth	r5, r3
 80178ce:	3004      	adds	r0, #4
 80178d0:	6863      	ldr	r3, [r4, #4]
 80178d2:	fbb3 f3f7 	udiv	r3, r3, r7
 80178d6:	fb05 f303 	mul.w	r3, r5, r3
 80178da:	6825      	ldr	r5, [r4, #0]
 80178dc:	4448      	add	r0, r9
 80178de:	50e8      	str	r0, [r5, r3]
 80178e0:	9d04      	ldr	r5, [sp, #16]
 80178e2:	eba2 0208 	sub.w	r2, r2, r8
 80178e6:	4628      	mov	r0, r5
 80178e8:	f7f8 fb88 	bl	800fffc <ucdr_init_buffer>
 80178ec:	4628      	mov	r0, r5
 80178ee:	493c      	ldr	r1, [pc, #240]	@ (80179e0 <uxr_prepare_reliable_buffer_to_write+0x2d8>)
 80178f0:	4622      	mov	r2, r4
 80178f2:	f7f8 fb57 	bl	800ffa4 <ucdr_set_on_full_buffer_callback>
 80178f6:	2001      	movs	r0, #1
 80178f8:	81e6      	strh	r6, [r4, #14]
 80178fa:	b011      	add	sp, #68	@ 0x44
 80178fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017900:	2101      	movs	r1, #1
 8017902:	89e0      	ldrh	r0, [r4, #14]
 8017904:	f000 f970 	bl	8017be8 <uxr_seq_num_add>
 8017908:	8921      	ldrh	r1, [r4, #8]
 801790a:	4605      	mov	r5, r0
 801790c:	8a60      	ldrh	r0, [r4, #18]
 801790e:	f000 f96b 	bl	8017be8 <uxr_seq_num_add>
 8017912:	4601      	mov	r1, r0
 8017914:	4628      	mov	r0, r5
 8017916:	f000 f96f 	bl	8017bf8 <uxr_seq_num_cmp>
 801791a:	2800      	cmp	r0, #0
 801791c:	dd42      	ble.n	80179a4 <uxr_prepare_reliable_buffer_to_write+0x29c>
 801791e:	2000      	movs	r0, #0
 8017920:	b011      	add	sp, #68	@ 0x44
 8017922:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017926:	8921      	ldrh	r1, [r4, #8]
 8017928:	8a60      	ldrh	r0, [r4, #18]
 801792a:	9205      	str	r2, [sp, #20]
 801792c:	f000 f95c 	bl	8017be8 <uxr_seq_num_add>
 8017930:	4601      	mov	r1, r0
 8017932:	4630      	mov	r0, r6
 8017934:	f000 f960 	bl	8017bf8 <uxr_seq_num_cmp>
 8017938:	2800      	cmp	r0, #0
 801793a:	9a05      	ldr	r2, [sp, #20]
 801793c:	dcef      	bgt.n	801791e <uxr_prepare_reliable_buffer_to_write+0x216>
 801793e:	8927      	ldrh	r7, [r4, #8]
 8017940:	fbb6 f3f7 	udiv	r3, r6, r7
 8017944:	fb07 6313 	mls	r3, r7, r3, r6
 8017948:	b29d      	uxth	r5, r3
 801794a:	6863      	ldr	r3, [r4, #4]
 801794c:	6824      	ldr	r4, [r4, #0]
 801794e:	fbb3 f3f7 	udiv	r3, r3, r7
 8017952:	fb05 f303 	mul.w	r3, r5, r3
 8017956:	e9dd 1003 	ldrd	r1, r0, [sp, #12]
 801795a:	50e2      	str	r2, [r4, r3]
 801795c:	2300      	movs	r3, #0
 801795e:	f8cd 8000 	str.w	r8, [sp]
 8017962:	f7f8 fb39 	bl	800ffd8 <ucdr_init_buffer_origin_offset>
 8017966:	2001      	movs	r0, #1
 8017968:	e7da      	b.n	8017920 <uxr_prepare_reliable_buffer_to_write+0x218>
 801796a:	b293      	uxth	r3, r2
 801796c:	461a      	mov	r2, r3
 801796e:	e737      	b.n	80177e0 <uxr_prepare_reliable_buffer_to_write+0xd8>
 8017970:	4630      	mov	r0, r6
 8017972:	2101      	movs	r1, #1
 8017974:	9207      	str	r2, [sp, #28]
 8017976:	f000 f937 	bl	8017be8 <uxr_seq_num_add>
 801797a:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 801797e:	fbb0 f1fc 	udiv	r1, r0, ip
 8017982:	fb0c 0111 	mls	r1, ip, r1, r0
 8017986:	4606      	mov	r6, r0
 8017988:	b288      	uxth	r0, r1
 801798a:	6863      	ldr	r3, [r4, #4]
 801798c:	fbb3 f1fc 	udiv	r1, r3, ip
 8017990:	6823      	ldr	r3, [r4, #0]
 8017992:	9a07      	ldr	r2, [sp, #28]
 8017994:	fb00 f101 	mul.w	r1, r0, r1
 8017998:	3104      	adds	r1, #4
 801799a:	440b      	add	r3, r1
 801799c:	9303      	str	r3, [sp, #12]
 801799e:	f853 8c04 	ldr.w	r8, [r3, #-4]
 80179a2:	e70a      	b.n	80177ba <uxr_prepare_reliable_buffer_to_write+0xb2>
 80179a4:	8921      	ldrh	r1, [r4, #8]
 80179a6:	fbb5 f3f1 	udiv	r3, r5, r1
 80179aa:	fb01 5313 	mls	r3, r1, r3, r5
 80179ae:	b29a      	uxth	r2, r3
 80179b0:	6863      	ldr	r3, [r4, #4]
 80179b2:	fbb3 f3f1 	udiv	r3, r3, r1
 80179b6:	6821      	ldr	r1, [r4, #0]
 80179b8:	9804      	ldr	r0, [sp, #16]
 80179ba:	fb02 f303 	mul.w	r3, r2, r3
 80179be:	3304      	adds	r3, #4
 80179c0:	7b22      	ldrb	r2, [r4, #12]
 80179c2:	4419      	add	r1, r3
 80179c4:	445a      	add	r2, fp
 80179c6:	f841 2c04 	str.w	r2, [r1, #-4]
 80179ca:	7b23      	ldrb	r3, [r4, #12]
 80179cc:	9300      	str	r3, [sp, #0]
 80179ce:	2300      	movs	r3, #0
 80179d0:	f7f8 fb02 	bl	800ffd8 <ucdr_init_buffer_origin_offset>
 80179d4:	81e5      	strh	r5, [r4, #14]
 80179d6:	2001      	movs	r0, #1
 80179d8:	e7a2      	b.n	8017920 <uxr_prepare_reliable_buffer_to_write+0x218>
 80179da:	4682      	mov	sl, r0
 80179dc:	e6ca      	b.n	8017774 <uxr_prepare_reliable_buffer_to_write+0x6c>
 80179de:	bf00      	nop
 80179e0:	080175e9 	.word	0x080175e9

080179e4 <uxr_prepare_next_reliable_buffer_to_send>:
 80179e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80179e6:	4604      	mov	r4, r0
 80179e8:	460f      	mov	r7, r1
 80179ea:	8a00      	ldrh	r0, [r0, #16]
 80179ec:	2101      	movs	r1, #1
 80179ee:	4616      	mov	r6, r2
 80179f0:	461d      	mov	r5, r3
 80179f2:	f000 f8f9 	bl	8017be8 <uxr_seq_num_add>
 80179f6:	8028      	strh	r0, [r5, #0]
 80179f8:	8922      	ldrh	r2, [r4, #8]
 80179fa:	fbb0 f3f2 	udiv	r3, r0, r2
 80179fe:	fb02 0c13 	mls	ip, r2, r3, r0
 8017a02:	fa1f fc8c 	uxth.w	ip, ip
 8017a06:	6863      	ldr	r3, [r4, #4]
 8017a08:	fbb3 f3f2 	udiv	r3, r3, r2
 8017a0c:	fb0c fc03 	mul.w	ip, ip, r3
 8017a10:	6823      	ldr	r3, [r4, #0]
 8017a12:	89e1      	ldrh	r1, [r4, #14]
 8017a14:	f10c 0c04 	add.w	ip, ip, #4
 8017a18:	4463      	add	r3, ip
 8017a1a:	603b      	str	r3, [r7, #0]
 8017a1c:	6823      	ldr	r3, [r4, #0]
 8017a1e:	449c      	add	ip, r3
 8017a20:	f85c 3c04 	ldr.w	r3, [ip, #-4]
 8017a24:	6033      	str	r3, [r6, #0]
 8017a26:	f000 f8e7 	bl	8017bf8 <uxr_seq_num_cmp>
 8017a2a:	2800      	cmp	r0, #0
 8017a2c:	dd01      	ble.n	8017a32 <uxr_prepare_next_reliable_buffer_to_send+0x4e>
 8017a2e:	2000      	movs	r0, #0
 8017a30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017a32:	7b23      	ldrb	r3, [r4, #12]
 8017a34:	6832      	ldr	r2, [r6, #0]
 8017a36:	429a      	cmp	r2, r3
 8017a38:	d9f9      	bls.n	8017a2e <uxr_prepare_next_reliable_buffer_to_send+0x4a>
 8017a3a:	8a61      	ldrh	r1, [r4, #18]
 8017a3c:	8a20      	ldrh	r0, [r4, #16]
 8017a3e:	f000 f8d7 	bl	8017bf0 <uxr_seq_num_sub>
 8017a42:	8923      	ldrh	r3, [r4, #8]
 8017a44:	4283      	cmp	r3, r0
 8017a46:	d0f2      	beq.n	8017a2e <uxr_prepare_next_reliable_buffer_to_send+0x4a>
 8017a48:	8828      	ldrh	r0, [r5, #0]
 8017a4a:	89e3      	ldrh	r3, [r4, #14]
 8017a4c:	8220      	strh	r0, [r4, #16]
 8017a4e:	4298      	cmp	r0, r3
 8017a50:	d001      	beq.n	8017a56 <uxr_prepare_next_reliable_buffer_to_send+0x72>
 8017a52:	2001      	movs	r0, #1
 8017a54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017a56:	2101      	movs	r1, #1
 8017a58:	f000 f8c6 	bl	8017be8 <uxr_seq_num_add>
 8017a5c:	81e0      	strh	r0, [r4, #14]
 8017a5e:	2001      	movs	r0, #1
 8017a60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017a62:	bf00      	nop

08017a64 <uxr_update_output_stream_heartbeat_timestamp>:
 8017a64:	b570      	push	{r4, r5, r6, lr}
 8017a66:	8a01      	ldrh	r1, [r0, #16]
 8017a68:	4604      	mov	r4, r0
 8017a6a:	8a40      	ldrh	r0, [r0, #18]
 8017a6c:	4615      	mov	r5, r2
 8017a6e:	461e      	mov	r6, r3
 8017a70:	f000 f8c2 	bl	8017bf8 <uxr_seq_num_cmp>
 8017a74:	2800      	cmp	r0, #0
 8017a76:	db07      	blt.n	8017a88 <uxr_update_output_stream_heartbeat_timestamp+0x24>
 8017a78:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8017a7c:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8017a80:	e9c4 2306 	strd	r2, r3, [r4, #24]
 8017a84:	2000      	movs	r0, #0
 8017a86:	bd70      	pop	{r4, r5, r6, pc}
 8017a88:	f894 0020 	ldrb.w	r0, [r4, #32]
 8017a8c:	b940      	cbnz	r0, 8017aa0 <uxr_update_output_stream_heartbeat_timestamp+0x3c>
 8017a8e:	2301      	movs	r3, #1
 8017a90:	f884 3020 	strb.w	r3, [r4, #32]
 8017a94:	3564      	adds	r5, #100	@ 0x64
 8017a96:	f146 0600 	adc.w	r6, r6, #0
 8017a9a:	e9c4 5606 	strd	r5, r6, [r4, #24]
 8017a9e:	bd70      	pop	{r4, r5, r6, pc}
 8017aa0:	e9d4 2306 	ldrd	r2, r3, [r4, #24]
 8017aa4:	4295      	cmp	r5, r2
 8017aa6:	eb76 0303 	sbcs.w	r3, r6, r3
 8017aaa:	bfa5      	ittet	ge
 8017aac:	3001      	addge	r0, #1
 8017aae:	f884 0020 	strbge.w	r0, [r4, #32]
 8017ab2:	2000      	movlt	r0, #0
 8017ab4:	2001      	movge	r0, #1
 8017ab6:	e7ed      	b.n	8017a94 <uxr_update_output_stream_heartbeat_timestamp+0x30>

08017ab8 <uxr_begin_output_nack_buffer_it>:
 8017ab8:	8a40      	ldrh	r0, [r0, #18]
 8017aba:	4770      	bx	lr

08017abc <uxr_next_reliable_nack_buffer_to_send>:
 8017abc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017ac0:	f890 8021 	ldrb.w	r8, [r0, #33]	@ 0x21
 8017ac4:	b082      	sub	sp, #8
 8017ac6:	f1b8 0f00 	cmp.w	r8, #0
 8017aca:	d011      	beq.n	8017af0 <uxr_next_reliable_nack_buffer_to_send+0x34>
 8017acc:	4604      	mov	r4, r0
 8017ace:	8818      	ldrh	r0, [r3, #0]
 8017ad0:	460e      	mov	r6, r1
 8017ad2:	4617      	mov	r7, r2
 8017ad4:	461d      	mov	r5, r3
 8017ad6:	2101      	movs	r1, #1
 8017ad8:	f000 f886 	bl	8017be8 <uxr_seq_num_add>
 8017adc:	8028      	strh	r0, [r5, #0]
 8017ade:	8a21      	ldrh	r1, [r4, #16]
 8017ae0:	f000 f88a 	bl	8017bf8 <uxr_seq_num_cmp>
 8017ae4:	2800      	cmp	r0, #0
 8017ae6:	dd07      	ble.n	8017af8 <uxr_next_reliable_nack_buffer_to_send+0x3c>
 8017ae8:	f04f 0800 	mov.w	r8, #0
 8017aec:	f884 8021 	strb.w	r8, [r4, #33]	@ 0x21
 8017af0:	4640      	mov	r0, r8
 8017af2:	b002      	add	sp, #8
 8017af4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017af8:	8921      	ldrh	r1, [r4, #8]
 8017afa:	8828      	ldrh	r0, [r5, #0]
 8017afc:	6823      	ldr	r3, [r4, #0]
 8017afe:	fbb0 f2f1 	udiv	r2, r0, r1
 8017b02:	fb01 0c12 	mls	ip, r1, r2, r0
 8017b06:	fa1f f28c 	uxth.w	r2, ip
 8017b0a:	9301      	str	r3, [sp, #4]
 8017b0c:	6863      	ldr	r3, [r4, #4]
 8017b0e:	fbb3 fcf1 	udiv	ip, r3, r1
 8017b12:	9b01      	ldr	r3, [sp, #4]
 8017b14:	fb02 fc0c 	mul.w	ip, r2, ip
 8017b18:	f10c 0c04 	add.w	ip, ip, #4
 8017b1c:	4463      	add	r3, ip
 8017b1e:	6033      	str	r3, [r6, #0]
 8017b20:	6823      	ldr	r3, [r4, #0]
 8017b22:	4463      	add	r3, ip
 8017b24:	f853 3c04 	ldr.w	r3, [r3, #-4]
 8017b28:	603b      	str	r3, [r7, #0]
 8017b2a:	7b22      	ldrb	r2, [r4, #12]
 8017b2c:	429a      	cmp	r2, r3
 8017b2e:	d0d2      	beq.n	8017ad6 <uxr_next_reliable_nack_buffer_to_send+0x1a>
 8017b30:	4640      	mov	r0, r8
 8017b32:	b002      	add	sp, #8
 8017b34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08017b38 <uxr_process_acknack>:
 8017b38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017b3a:	4604      	mov	r4, r0
 8017b3c:	460e      	mov	r6, r1
 8017b3e:	4610      	mov	r0, r2
 8017b40:	2101      	movs	r1, #1
 8017b42:	f000 f855 	bl	8017bf0 <uxr_seq_num_sub>
 8017b46:	8a61      	ldrh	r1, [r4, #18]
 8017b48:	f000 f852 	bl	8017bf0 <uxr_seq_num_sub>
 8017b4c:	b1c0      	cbz	r0, 8017b80 <uxr_process_acknack+0x48>
 8017b4e:	4605      	mov	r5, r0
 8017b50:	2700      	movs	r7, #0
 8017b52:	2101      	movs	r1, #1
 8017b54:	8a60      	ldrh	r0, [r4, #18]
 8017b56:	f000 f847 	bl	8017be8 <uxr_seq_num_add>
 8017b5a:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 8017b5e:	fbb0 f1fc 	udiv	r1, r0, ip
 8017b62:	e9d4 2300 	ldrd	r2, r3, [r4]
 8017b66:	fb0c 0111 	mls	r1, ip, r1, r0
 8017b6a:	b289      	uxth	r1, r1
 8017b6c:	3701      	adds	r7, #1
 8017b6e:	fbb3 f3fc 	udiv	r3, r3, ip
 8017b72:	fb01 f303 	mul.w	r3, r1, r3
 8017b76:	42bd      	cmp	r5, r7
 8017b78:	7b21      	ldrb	r1, [r4, #12]
 8017b7a:	8260      	strh	r0, [r4, #18]
 8017b7c:	50d1      	str	r1, [r2, r3]
 8017b7e:	d1e8      	bne.n	8017b52 <uxr_process_acknack+0x1a>
 8017b80:	3e00      	subs	r6, #0
 8017b82:	f04f 0300 	mov.w	r3, #0
 8017b86:	bf18      	it	ne
 8017b88:	2601      	movne	r6, #1
 8017b8a:	f884 3020 	strb.w	r3, [r4, #32]
 8017b8e:	f884 6021 	strb.w	r6, [r4, #33]	@ 0x21
 8017b92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08017b94 <uxr_is_output_up_to_date>:
 8017b94:	8a01      	ldrh	r1, [r0, #16]
 8017b96:	8a40      	ldrh	r0, [r0, #18]
 8017b98:	b508      	push	{r3, lr}
 8017b9a:	f000 f82d 	bl	8017bf8 <uxr_seq_num_cmp>
 8017b9e:	fab0 f080 	clz	r0, r0
 8017ba2:	0940      	lsrs	r0, r0, #5
 8017ba4:	bd08      	pop	{r3, pc}
 8017ba6:	bf00      	nop

08017ba8 <get_available_free_slots>:
 8017ba8:	8902      	ldrh	r2, [r0, #8]
 8017baa:	b1da      	cbz	r2, 8017be4 <get_available_free_slots+0x3c>
 8017bac:	b530      	push	{r4, r5, lr}
 8017bae:	2100      	movs	r1, #0
 8017bb0:	6843      	ldr	r3, [r0, #4]
 8017bb2:	6805      	ldr	r5, [r0, #0]
 8017bb4:	7b04      	ldrb	r4, [r0, #12]
 8017bb6:	fbb3 fef2 	udiv	lr, r3, r2
 8017bba:	4608      	mov	r0, r1
 8017bbc:	460b      	mov	r3, r1
 8017bbe:	fbb3 fcf2 	udiv	ip, r3, r2
 8017bc2:	fb02 331c 	mls	r3, r2, ip, r3
 8017bc6:	b29b      	uxth	r3, r3
 8017bc8:	fb0e f303 	mul.w	r3, lr, r3
 8017bcc:	3101      	adds	r1, #1
 8017bce:	f855 c003 	ldr.w	ip, [r5, r3]
 8017bd2:	4564      	cmp	r4, ip
 8017bd4:	bf08      	it	eq
 8017bd6:	3001      	addeq	r0, #1
 8017bd8:	b28b      	uxth	r3, r1
 8017bda:	bf08      	it	eq
 8017bdc:	b280      	uxtheq	r0, r0
 8017bde:	4293      	cmp	r3, r2
 8017be0:	d3ed      	bcc.n	8017bbe <get_available_free_slots+0x16>
 8017be2:	bd30      	pop	{r4, r5, pc}
 8017be4:	4610      	mov	r0, r2
 8017be6:	4770      	bx	lr

08017be8 <uxr_seq_num_add>:
 8017be8:	4408      	add	r0, r1
 8017bea:	b280      	uxth	r0, r0
 8017bec:	4770      	bx	lr
 8017bee:	bf00      	nop

08017bf0 <uxr_seq_num_sub>:
 8017bf0:	1a40      	subs	r0, r0, r1
 8017bf2:	b280      	uxth	r0, r0
 8017bf4:	4770      	bx	lr
 8017bf6:	bf00      	nop

08017bf8 <uxr_seq_num_cmp>:
 8017bf8:	4288      	cmp	r0, r1
 8017bfa:	d011      	beq.n	8017c20 <uxr_seq_num_cmp+0x28>
 8017bfc:	d309      	bcc.n	8017c12 <uxr_seq_num_cmp+0x1a>
 8017bfe:	4288      	cmp	r0, r1
 8017c00:	d910      	bls.n	8017c24 <uxr_seq_num_cmp+0x2c>
 8017c02:	1a40      	subs	r0, r0, r1
 8017c04:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8017c08:	bfd4      	ite	le
 8017c0a:	2001      	movle	r0, #1
 8017c0c:	f04f 30ff 	movgt.w	r0, #4294967295	@ 0xffffffff
 8017c10:	4770      	bx	lr
 8017c12:	1a0b      	subs	r3, r1, r0
 8017c14:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8017c18:	daf1      	bge.n	8017bfe <uxr_seq_num_cmp+0x6>
 8017c1a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8017c1e:	4770      	bx	lr
 8017c20:	2000      	movs	r0, #0
 8017c22:	4770      	bx	lr
 8017c24:	2001      	movs	r0, #1
 8017c26:	4770      	bx	lr

08017c28 <rcl_get_default_domain_id>:
 8017c28:	b530      	push	{r4, r5, lr}
 8017c2a:	b083      	sub	sp, #12
 8017c2c:	2300      	movs	r3, #0
 8017c2e:	9300      	str	r3, [sp, #0]
 8017c30:	b1d0      	cbz	r0, 8017c68 <rcl_get_default_domain_id+0x40>
 8017c32:	4604      	mov	r4, r0
 8017c34:	4669      	mov	r1, sp
 8017c36:	4815      	ldr	r0, [pc, #84]	@ (8017c8c <rcl_get_default_domain_id+0x64>)
 8017c38:	f7f5 fb20 	bl	800d27c <rcutils_get_env>
 8017c3c:	4602      	mov	r2, r0
 8017c3e:	b110      	cbz	r0, 8017c46 <rcl_get_default_domain_id+0x1e>
 8017c40:	2001      	movs	r0, #1
 8017c42:	b003      	add	sp, #12
 8017c44:	bd30      	pop	{r4, r5, pc}
 8017c46:	9b00      	ldr	r3, [sp, #0]
 8017c48:	b18b      	cbz	r3, 8017c6e <rcl_get_default_domain_id+0x46>
 8017c4a:	7818      	ldrb	r0, [r3, #0]
 8017c4c:	2800      	cmp	r0, #0
 8017c4e:	d0f8      	beq.n	8017c42 <rcl_get_default_domain_id+0x1a>
 8017c50:	a901      	add	r1, sp, #4
 8017c52:	4618      	mov	r0, r3
 8017c54:	9201      	str	r2, [sp, #4]
 8017c56:	f000 fc83 	bl	8018560 <strtoul>
 8017c5a:	4605      	mov	r5, r0
 8017c5c:	b150      	cbz	r0, 8017c74 <rcl_get_default_domain_id+0x4c>
 8017c5e:	1c43      	adds	r3, r0, #1
 8017c60:	d00d      	beq.n	8017c7e <rcl_get_default_domain_id+0x56>
 8017c62:	6025      	str	r5, [r4, #0]
 8017c64:	2000      	movs	r0, #0
 8017c66:	e7ec      	b.n	8017c42 <rcl_get_default_domain_id+0x1a>
 8017c68:	200b      	movs	r0, #11
 8017c6a:	b003      	add	sp, #12
 8017c6c:	bd30      	pop	{r4, r5, pc}
 8017c6e:	4618      	mov	r0, r3
 8017c70:	b003      	add	sp, #12
 8017c72:	bd30      	pop	{r4, r5, pc}
 8017c74:	9b01      	ldr	r3, [sp, #4]
 8017c76:	781b      	ldrb	r3, [r3, #0]
 8017c78:	2b00      	cmp	r3, #0
 8017c7a:	d0f2      	beq.n	8017c62 <rcl_get_default_domain_id+0x3a>
 8017c7c:	e7e0      	b.n	8017c40 <rcl_get_default_domain_id+0x18>
 8017c7e:	f000 ff1f 	bl	8018ac0 <__errno>
 8017c82:	6803      	ldr	r3, [r0, #0]
 8017c84:	2b22      	cmp	r3, #34	@ 0x22
 8017c86:	d1ec      	bne.n	8017c62 <rcl_get_default_domain_id+0x3a>
 8017c88:	e7da      	b.n	8017c40 <rcl_get_default_domain_id+0x18>
 8017c8a:	bf00      	nop
 8017c8c:	08019f0c 	.word	0x08019f0c

08017c90 <rcl_expand_topic_name>:
 8017c90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017c94:	b08b      	sub	sp, #44	@ 0x2c
 8017c96:	9306      	str	r3, [sp, #24]
 8017c98:	2800      	cmp	r0, #0
 8017c9a:	f000 80ad 	beq.w	8017df8 <rcl_expand_topic_name+0x168>
 8017c9e:	460e      	mov	r6, r1
 8017ca0:	2900      	cmp	r1, #0
 8017ca2:	f000 80a9 	beq.w	8017df8 <rcl_expand_topic_name+0x168>
 8017ca6:	4617      	mov	r7, r2
 8017ca8:	2a00      	cmp	r2, #0
 8017caa:	f000 80a5 	beq.w	8017df8 <rcl_expand_topic_name+0x168>
 8017cae:	2b00      	cmp	r3, #0
 8017cb0:	f000 80a2 	beq.w	8017df8 <rcl_expand_topic_name+0x168>
 8017cb4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8017cb6:	2b00      	cmp	r3, #0
 8017cb8:	f000 809e 	beq.w	8017df8 <rcl_expand_topic_name+0x168>
 8017cbc:	2200      	movs	r2, #0
 8017cbe:	a909      	add	r1, sp, #36	@ 0x24
 8017cc0:	4680      	mov	r8, r0
 8017cc2:	f000 f949 	bl	8017f58 <rcl_validate_topic_name>
 8017cc6:	4604      	mov	r4, r0
 8017cc8:	2800      	cmp	r0, #0
 8017cca:	f040 8096 	bne.w	8017dfa <rcl_expand_topic_name+0x16a>
 8017cce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017cd0:	2b00      	cmp	r3, #0
 8017cd2:	f040 809a 	bne.w	8017e0a <rcl_expand_topic_name+0x17a>
 8017cd6:	4602      	mov	r2, r0
 8017cd8:	a909      	add	r1, sp, #36	@ 0x24
 8017cda:	4630      	mov	r0, r6
 8017cdc:	f7f5 fd6c 	bl	800d7b8 <rmw_validate_node_name>
 8017ce0:	2800      	cmp	r0, #0
 8017ce2:	f040 808e 	bne.w	8017e02 <rcl_expand_topic_name+0x172>
 8017ce6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8017ce8:	2a00      	cmp	r2, #0
 8017cea:	f040 8093 	bne.w	8017e14 <rcl_expand_topic_name+0x184>
 8017cee:	a909      	add	r1, sp, #36	@ 0x24
 8017cf0:	4638      	mov	r0, r7
 8017cf2:	f7f5 fd43 	bl	800d77c <rmw_validate_namespace>
 8017cf6:	2800      	cmp	r0, #0
 8017cf8:	f040 8083 	bne.w	8017e02 <rcl_expand_topic_name+0x172>
 8017cfc:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 8017cfe:	2c00      	cmp	r4, #0
 8017d00:	f040 80ed 	bne.w	8017ede <rcl_expand_topic_name+0x24e>
 8017d04:	217b      	movs	r1, #123	@ 0x7b
 8017d06:	4640      	mov	r0, r8
 8017d08:	f000 fdf0 	bl	80188ec <strchr>
 8017d0c:	f898 3000 	ldrb.w	r3, [r8]
 8017d10:	2b2f      	cmp	r3, #47	@ 0x2f
 8017d12:	4605      	mov	r5, r0
 8017d14:	f000 809e 	beq.w	8017e54 <rcl_expand_topic_name+0x1c4>
 8017d18:	2b7e      	cmp	r3, #126	@ 0x7e
 8017d1a:	f040 80a2 	bne.w	8017e62 <rcl_expand_topic_name+0x1d2>
 8017d1e:	4638      	mov	r0, r7
 8017d20:	f7e8 fa80 	bl	8000224 <strlen>
 8017d24:	4a82      	ldr	r2, [pc, #520]	@ (8017f30 <rcl_expand_topic_name+0x2a0>)
 8017d26:	4b83      	ldr	r3, [pc, #524]	@ (8017f34 <rcl_expand_topic_name+0x2a4>)
 8017d28:	2801      	cmp	r0, #1
 8017d2a:	bf18      	it	ne
 8017d2c:	4613      	movne	r3, r2
 8017d2e:	9302      	str	r3, [sp, #8]
 8017d30:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 8017d32:	9300      	str	r3, [sp, #0]
 8017d34:	e9cd 7603 	strd	r7, r6, [sp, #12]
 8017d38:	f108 0301 	add.w	r3, r8, #1
 8017d3c:	9305      	str	r3, [sp, #20]
 8017d3e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8017d42:	9301      	str	r3, [sp, #4]
 8017d44:	ab14      	add	r3, sp, #80	@ 0x50
 8017d46:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8017d48:	f7f5 fae2 	bl	800d310 <rcutils_format_string_limit>
 8017d4c:	4682      	mov	sl, r0
 8017d4e:	2800      	cmp	r0, #0
 8017d50:	f000 80c7 	beq.w	8017ee2 <rcl_expand_topic_name+0x252>
 8017d54:	2d00      	cmp	r5, #0
 8017d56:	f000 80a2 	beq.w	8017e9e <rcl_expand_topic_name+0x20e>
 8017d5a:	217b      	movs	r1, #123	@ 0x7b
 8017d5c:	f000 fdc6 	bl	80188ec <strchr>
 8017d60:	46d1      	mov	r9, sl
 8017d62:	4605      	mov	r5, r0
 8017d64:	9407      	str	r4, [sp, #28]
 8017d66:	46d3      	mov	fp, sl
 8017d68:	464c      	mov	r4, r9
 8017d6a:	2d00      	cmp	r5, #0
 8017d6c:	f000 80be 	beq.w	8017eec <rcl_expand_topic_name+0x25c>
 8017d70:	217d      	movs	r1, #125	@ 0x7d
 8017d72:	4620      	mov	r0, r4
 8017d74:	f000 fdba 	bl	80188ec <strchr>
 8017d78:	eba0 0905 	sub.w	r9, r0, r5
 8017d7c:	f109 0a01 	add.w	sl, r9, #1
 8017d80:	486d      	ldr	r0, [pc, #436]	@ (8017f38 <rcl_expand_topic_name+0x2a8>)
 8017d82:	4652      	mov	r2, sl
 8017d84:	4629      	mov	r1, r5
 8017d86:	f000 fdbe 	bl	8018906 <strncmp>
 8017d8a:	2800      	cmp	r0, #0
 8017d8c:	d067      	beq.n	8017e5e <rcl_expand_topic_name+0x1ce>
 8017d8e:	486b      	ldr	r0, [pc, #428]	@ (8017f3c <rcl_expand_topic_name+0x2ac>)
 8017d90:	4652      	mov	r2, sl
 8017d92:	4629      	mov	r1, r5
 8017d94:	f000 fdb7 	bl	8018906 <strncmp>
 8017d98:	b130      	cbz	r0, 8017da8 <rcl_expand_topic_name+0x118>
 8017d9a:	4869      	ldr	r0, [pc, #420]	@ (8017f40 <rcl_expand_topic_name+0x2b0>)
 8017d9c:	4652      	mov	r2, sl
 8017d9e:	4629      	mov	r1, r5
 8017da0:	f000 fdb1 	bl	8018906 <strncmp>
 8017da4:	2800      	cmp	r0, #0
 8017da6:	d137      	bne.n	8017e18 <rcl_expand_topic_name+0x188>
 8017da8:	46b9      	mov	r9, r7
 8017daa:	ab16      	add	r3, sp, #88	@ 0x58
 8017dac:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8017db0:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8017db4:	ab14      	add	r3, sp, #80	@ 0x50
 8017db6:	4628      	mov	r0, r5
 8017db8:	cb0c      	ldmia	r3, {r2, r3}
 8017dba:	4651      	mov	r1, sl
 8017dbc:	f7f5 fbe4 	bl	800d588 <rcutils_strndup>
 8017dc0:	4605      	mov	r5, r0
 8017dc2:	2800      	cmp	r0, #0
 8017dc4:	f000 809c 	beq.w	8017f00 <rcl_expand_topic_name+0x270>
 8017dc8:	464a      	mov	r2, r9
 8017dca:	4620      	mov	r0, r4
 8017dcc:	ab14      	add	r3, sp, #80	@ 0x50
 8017dce:	4629      	mov	r1, r5
 8017dd0:	f7f5 fad8 	bl	800d384 <rcutils_repl_str>
 8017dd4:	9918      	ldr	r1, [sp, #96]	@ 0x60
 8017dd6:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8017dd8:	4604      	mov	r4, r0
 8017dda:	4628      	mov	r0, r5
 8017ddc:	4798      	blx	r3
 8017dde:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8017de0:	9918      	ldr	r1, [sp, #96]	@ 0x60
 8017de2:	4658      	mov	r0, fp
 8017de4:	4798      	blx	r3
 8017de6:	2c00      	cmp	r4, #0
 8017de8:	d07b      	beq.n	8017ee2 <rcl_expand_topic_name+0x252>
 8017dea:	217b      	movs	r1, #123	@ 0x7b
 8017dec:	4620      	mov	r0, r4
 8017dee:	f000 fd7d 	bl	80188ec <strchr>
 8017df2:	46a3      	mov	fp, r4
 8017df4:	4605      	mov	r5, r0
 8017df6:	e7b8      	b.n	8017d6a <rcl_expand_topic_name+0xda>
 8017df8:	240b      	movs	r4, #11
 8017dfa:	4620      	mov	r0, r4
 8017dfc:	b00b      	add	sp, #44	@ 0x2c
 8017dfe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017e02:	f7fc f843 	bl	8013e8c <rcl_convert_rmw_ret_to_rcl_ret>
 8017e06:	4604      	mov	r4, r0
 8017e08:	e7f7      	b.n	8017dfa <rcl_expand_topic_name+0x16a>
 8017e0a:	2467      	movs	r4, #103	@ 0x67
 8017e0c:	4620      	mov	r0, r4
 8017e0e:	b00b      	add	sp, #44	@ 0x2c
 8017e10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017e14:	24c9      	movs	r4, #201	@ 0xc9
 8017e16:	e7f0      	b.n	8017dfa <rcl_expand_topic_name+0x16a>
 8017e18:	f109 32ff 	add.w	r2, r9, #4294967295	@ 0xffffffff
 8017e1c:	9806      	ldr	r0, [sp, #24]
 8017e1e:	1c69      	adds	r1, r5, #1
 8017e20:	f7fe f99c 	bl	801615c <rcutils_string_map_getn>
 8017e24:	4681      	mov	r9, r0
 8017e26:	2800      	cmp	r0, #0
 8017e28:	d1bf      	bne.n	8017daa <rcl_expand_topic_name+0x11a>
 8017e2a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8017e2c:	aa16      	add	r2, sp, #88	@ 0x58
 8017e2e:	6018      	str	r0, [r3, #0]
 8017e30:	ca07      	ldmia	r2, {r0, r1, r2}
 8017e32:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8017e36:	ab14      	add	r3, sp, #80	@ 0x50
 8017e38:	cb0c      	ldmia	r3, {r2, r3}
 8017e3a:	4651      	mov	r1, sl
 8017e3c:	4628      	mov	r0, r5
 8017e3e:	f7f5 fba3 	bl	800d588 <rcutils_strndup>
 8017e42:	9918      	ldr	r1, [sp, #96]	@ 0x60
 8017e44:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8017e46:	4798      	blx	r3
 8017e48:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8017e4a:	9918      	ldr	r1, [sp, #96]	@ 0x60
 8017e4c:	4658      	mov	r0, fp
 8017e4e:	2469      	movs	r4, #105	@ 0x69
 8017e50:	4798      	blx	r3
 8017e52:	e7d2      	b.n	8017dfa <rcl_expand_topic_name+0x16a>
 8017e54:	2800      	cmp	r0, #0
 8017e56:	d05b      	beq.n	8017f10 <rcl_expand_topic_name+0x280>
 8017e58:	46c1      	mov	r9, r8
 8017e5a:	46a2      	mov	sl, r4
 8017e5c:	e782      	b.n	8017d64 <rcl_expand_topic_name+0xd4>
 8017e5e:	46b1      	mov	r9, r6
 8017e60:	e7a3      	b.n	8017daa <rcl_expand_topic_name+0x11a>
 8017e62:	2800      	cmp	r0, #0
 8017e64:	d1f8      	bne.n	8017e58 <rcl_expand_topic_name+0x1c8>
 8017e66:	4638      	mov	r0, r7
 8017e68:	f7e8 f9dc 	bl	8000224 <strlen>
 8017e6c:	4a35      	ldr	r2, [pc, #212]	@ (8017f44 <rcl_expand_topic_name+0x2b4>)
 8017e6e:	4b36      	ldr	r3, [pc, #216]	@ (8017f48 <rcl_expand_topic_name+0x2b8>)
 8017e70:	f8cd 8010 	str.w	r8, [sp, #16]
 8017e74:	2801      	cmp	r0, #1
 8017e76:	bf18      	it	ne
 8017e78:	4613      	movne	r3, r2
 8017e7a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8017e7e:	e9cd 1301 	strd	r1, r3, [sp, #4]
 8017e82:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8017e84:	9703      	str	r7, [sp, #12]
 8017e86:	9200      	str	r2, [sp, #0]
 8017e88:	ab14      	add	r3, sp, #80	@ 0x50
 8017e8a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8017e8c:	f7f5 fa40 	bl	800d310 <rcutils_format_string_limit>
 8017e90:	4682      	mov	sl, r0
 8017e92:	4653      	mov	r3, sl
 8017e94:	b32b      	cbz	r3, 8017ee2 <rcl_expand_topic_name+0x252>
 8017e96:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8017e98:	f8c3 a000 	str.w	sl, [r3]
 8017e9c:	e7ad      	b.n	8017dfa <rcl_expand_topic_name+0x16a>
 8017e9e:	f89a 3000 	ldrb.w	r3, [sl]
 8017ea2:	2b2f      	cmp	r3, #47	@ 0x2f
 8017ea4:	d0f7      	beq.n	8017e96 <rcl_expand_topic_name+0x206>
 8017ea6:	4638      	mov	r0, r7
 8017ea8:	f7e8 f9bc 	bl	8000224 <strlen>
 8017eac:	4a25      	ldr	r2, [pc, #148]	@ (8017f44 <rcl_expand_topic_name+0x2b4>)
 8017eae:	4b26      	ldr	r3, [pc, #152]	@ (8017f48 <rcl_expand_topic_name+0x2b8>)
 8017eb0:	f8cd a010 	str.w	sl, [sp, #16]
 8017eb4:	2801      	cmp	r0, #1
 8017eb6:	bf18      	it	ne
 8017eb8:	4613      	movne	r3, r2
 8017eba:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8017ebe:	e9cd 1301 	strd	r1, r3, [sp, #4]
 8017ec2:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8017ec4:	9703      	str	r7, [sp, #12]
 8017ec6:	9200      	str	r2, [sp, #0]
 8017ec8:	ab14      	add	r3, sp, #80	@ 0x50
 8017eca:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8017ecc:	f7f5 fa20 	bl	800d310 <rcutils_format_string_limit>
 8017ed0:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8017ed2:	9918      	ldr	r1, [sp, #96]	@ 0x60
 8017ed4:	4605      	mov	r5, r0
 8017ed6:	4650      	mov	r0, sl
 8017ed8:	4798      	blx	r3
 8017eda:	46aa      	mov	sl, r5
 8017edc:	e7d9      	b.n	8017e92 <rcl_expand_topic_name+0x202>
 8017ede:	24ca      	movs	r4, #202	@ 0xca
 8017ee0:	e78b      	b.n	8017dfa <rcl_expand_topic_name+0x16a>
 8017ee2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8017ee4:	2300      	movs	r3, #0
 8017ee6:	6013      	str	r3, [r2, #0]
 8017ee8:	240a      	movs	r4, #10
 8017eea:	e786      	b.n	8017dfa <rcl_expand_topic_name+0x16a>
 8017eec:	465b      	mov	r3, fp
 8017eee:	9c07      	ldr	r4, [sp, #28]
 8017ef0:	46da      	mov	sl, fp
 8017ef2:	2b00      	cmp	r3, #0
 8017ef4:	d1d3      	bne.n	8017e9e <rcl_expand_topic_name+0x20e>
 8017ef6:	f898 3000 	ldrb.w	r3, [r8]
 8017efa:	2b2f      	cmp	r3, #47	@ 0x2f
 8017efc:	d0cb      	beq.n	8017e96 <rcl_expand_topic_name+0x206>
 8017efe:	e7b2      	b.n	8017e66 <rcl_expand_topic_name+0x1d6>
 8017f00:	e9dd 1218 	ldrd	r1, r2, [sp, #96]	@ 0x60
 8017f04:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8017f06:	6015      	str	r5, [r2, #0]
 8017f08:	4658      	mov	r0, fp
 8017f0a:	4798      	blx	r3
 8017f0c:	240a      	movs	r4, #10
 8017f0e:	e774      	b.n	8017dfa <rcl_expand_topic_name+0x16a>
 8017f10:	ab17      	add	r3, sp, #92	@ 0x5c
 8017f12:	e893 0003 	ldmia.w	r3, {r0, r1}
 8017f16:	e88d 0003 	stmia.w	sp, {r0, r1}
 8017f1a:	ab14      	add	r3, sp, #80	@ 0x50
 8017f1c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8017f1e:	4640      	mov	r0, r8
 8017f20:	f7f5 fb10 	bl	800d544 <rcutils_strdup>
 8017f24:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8017f26:	2800      	cmp	r0, #0
 8017f28:	6018      	str	r0, [r3, #0]
 8017f2a:	bf08      	it	eq
 8017f2c:	240a      	moveq	r4, #10
 8017f2e:	e764      	b.n	8017dfa <rcl_expand_topic_name+0x16a>
 8017f30:	08019f1c 	.word	0x08019f1c
 8017f34:	08019da8 	.word	0x08019da8
 8017f38:	08019f24 	.word	0x08019f24
 8017f3c:	08019f2c 	.word	0x08019f2c
 8017f40:	08019f34 	.word	0x08019f34
 8017f44:	08019a50 	.word	0x08019a50
 8017f48:	08019a48 	.word	0x08019a48

08017f4c <rcl_get_default_topic_name_substitutions>:
 8017f4c:	2800      	cmp	r0, #0
 8017f4e:	bf0c      	ite	eq
 8017f50:	200b      	moveq	r0, #11
 8017f52:	2000      	movne	r0, #0
 8017f54:	4770      	bx	lr
 8017f56:	bf00      	nop

08017f58 <rcl_validate_topic_name>:
 8017f58:	2800      	cmp	r0, #0
 8017f5a:	d07a      	beq.n	8018052 <rcl_validate_topic_name+0xfa>
 8017f5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017f60:	460e      	mov	r6, r1
 8017f62:	2900      	cmp	r1, #0
 8017f64:	d07c      	beq.n	8018060 <rcl_validate_topic_name+0x108>
 8017f66:	4617      	mov	r7, r2
 8017f68:	4605      	mov	r5, r0
 8017f6a:	f7e8 f95b 	bl	8000224 <strlen>
 8017f6e:	b1b0      	cbz	r0, 8017f9e <rcl_validate_topic_name+0x46>
 8017f70:	f895 9000 	ldrb.w	r9, [r5]
 8017f74:	f8df c180 	ldr.w	ip, [pc, #384]	@ 80180f8 <rcl_validate_topic_name+0x1a0>
 8017f78:	f81c 3009 	ldrb.w	r3, [ip, r9]
 8017f7c:	f013 0304 	ands.w	r3, r3, #4
 8017f80:	d169      	bne.n	8018056 <rcl_validate_topic_name+0xfe>
 8017f82:	f100 38ff 	add.w	r8, r0, #4294967295	@ 0xffffffff
 8017f86:	f815 2008 	ldrb.w	r2, [r5, r8]
 8017f8a:	2a2f      	cmp	r2, #47	@ 0x2f
 8017f8c:	d10e      	bne.n	8017fac <rcl_validate_topic_name+0x54>
 8017f8e:	2202      	movs	r2, #2
 8017f90:	6032      	str	r2, [r6, #0]
 8017f92:	b36f      	cbz	r7, 8017ff0 <rcl_validate_topic_name+0x98>
 8017f94:	f8c7 8000 	str.w	r8, [r7]
 8017f98:	4618      	mov	r0, r3
 8017f9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017f9e:	2301      	movs	r3, #1
 8017fa0:	6033      	str	r3, [r6, #0]
 8017fa2:	b32f      	cbz	r7, 8017ff0 <rcl_validate_topic_name+0x98>
 8017fa4:	2000      	movs	r0, #0
 8017fa6:	6038      	str	r0, [r7, #0]
 8017fa8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017fac:	f105 3aff 	add.w	sl, r5, #4294967295	@ 0xffffffff
 8017fb0:	461c      	mov	r4, r3
 8017fb2:	4619      	mov	r1, r3
 8017fb4:	f81a 2f01 	ldrb.w	r2, [sl, #1]!
 8017fb8:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8017fbc:	f1be 0f09 	cmp.w	lr, #9
 8017fc0:	d919      	bls.n	8017ff6 <rcl_validate_topic_name+0x9e>
 8017fc2:	f022 0e20 	bic.w	lr, r2, #32
 8017fc6:	f1ae 0e41 	sub.w	lr, lr, #65	@ 0x41
 8017fca:	f1be 0f19 	cmp.w	lr, #25
 8017fce:	d912      	bls.n	8017ff6 <rcl_validate_topic_name+0x9e>
 8017fd0:	2a5f      	cmp	r2, #95	@ 0x5f
 8017fd2:	d019      	beq.n	8018008 <rcl_validate_topic_name+0xb0>
 8017fd4:	2a2f      	cmp	r2, #47	@ 0x2f
 8017fd6:	d051      	beq.n	801807c <rcl_validate_topic_name+0x124>
 8017fd8:	2a7e      	cmp	r2, #126	@ 0x7e
 8017fda:	d048      	beq.n	801806e <rcl_validate_topic_name+0x116>
 8017fdc:	2a7b      	cmp	r2, #123	@ 0x7b
 8017fde:	d054      	beq.n	801808a <rcl_validate_topic_name+0x132>
 8017fe0:	2a7d      	cmp	r2, #125	@ 0x7d
 8017fe2:	d161      	bne.n	80180a8 <rcl_validate_topic_name+0x150>
 8017fe4:	2c00      	cmp	r4, #0
 8017fe6:	d155      	bne.n	8018094 <rcl_validate_topic_name+0x13c>
 8017fe8:	2305      	movs	r3, #5
 8017fea:	6033      	str	r3, [r6, #0]
 8017fec:	b107      	cbz	r7, 8017ff0 <rcl_validate_topic_name+0x98>
 8017fee:	6039      	str	r1, [r7, #0]
 8017ff0:	2000      	movs	r0, #0
 8017ff2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017ff6:	f81c 2002 	ldrb.w	r2, [ip, r2]
 8017ffa:	0752      	lsls	r2, r2, #29
 8017ffc:	d504      	bpl.n	8018008 <rcl_validate_topic_name+0xb0>
 8017ffe:	b11c      	cbz	r4, 8018008 <rcl_validate_topic_name+0xb0>
 8018000:	b111      	cbz	r1, 8018008 <rcl_validate_topic_name+0xb0>
 8018002:	1e4a      	subs	r2, r1, #1
 8018004:	429a      	cmp	r2, r3
 8018006:	d02d      	beq.n	8018064 <rcl_validate_topic_name+0x10c>
 8018008:	3101      	adds	r1, #1
 801800a:	4288      	cmp	r0, r1
 801800c:	d1d2      	bne.n	8017fb4 <rcl_validate_topic_name+0x5c>
 801800e:	2c00      	cmp	r4, #0
 8018010:	d145      	bne.n	801809e <rcl_validate_topic_name+0x146>
 8018012:	f1b9 0f7e 	cmp.w	r9, #126	@ 0x7e
 8018016:	d04f      	beq.n	80180b8 <rcl_validate_topic_name+0x160>
 8018018:	4620      	mov	r0, r4
 801801a:	2301      	movs	r3, #1
 801801c:	e006      	b.n	801802c <rcl_validate_topic_name+0xd4>
 801801e:	428b      	cmp	r3, r1
 8018020:	f105 0501 	add.w	r5, r5, #1
 8018024:	f103 0201 	add.w	r2, r3, #1
 8018028:	d236      	bcs.n	8018098 <rcl_validate_topic_name+0x140>
 801802a:	4613      	mov	r3, r2
 801802c:	4580      	cmp	r8, r0
 801802e:	f100 0001 	add.w	r0, r0, #1
 8018032:	d0f4      	beq.n	801801e <rcl_validate_topic_name+0xc6>
 8018034:	782a      	ldrb	r2, [r5, #0]
 8018036:	2a2f      	cmp	r2, #47	@ 0x2f
 8018038:	d1f1      	bne.n	801801e <rcl_validate_topic_name+0xc6>
 801803a:	786a      	ldrb	r2, [r5, #1]
 801803c:	f81c 2002 	ldrb.w	r2, [ip, r2]
 8018040:	0754      	lsls	r4, r2, #29
 8018042:	d5ec      	bpl.n	801801e <rcl_validate_topic_name+0xc6>
 8018044:	2204      	movs	r2, #4
 8018046:	6032      	str	r2, [r6, #0]
 8018048:	2f00      	cmp	r7, #0
 801804a:	d0d1      	beq.n	8017ff0 <rcl_validate_topic_name+0x98>
 801804c:	603b      	str	r3, [r7, #0]
 801804e:	2000      	movs	r0, #0
 8018050:	e7aa      	b.n	8017fa8 <rcl_validate_topic_name+0x50>
 8018052:	200b      	movs	r0, #11
 8018054:	4770      	bx	lr
 8018056:	2304      	movs	r3, #4
 8018058:	6033      	str	r3, [r6, #0]
 801805a:	2f00      	cmp	r7, #0
 801805c:	d1a2      	bne.n	8017fa4 <rcl_validate_topic_name+0x4c>
 801805e:	e7c7      	b.n	8017ff0 <rcl_validate_topic_name+0x98>
 8018060:	200b      	movs	r0, #11
 8018062:	e7a1      	b.n	8017fa8 <rcl_validate_topic_name+0x50>
 8018064:	2309      	movs	r3, #9
 8018066:	6033      	str	r3, [r6, #0]
 8018068:	2f00      	cmp	r7, #0
 801806a:	d1c0      	bne.n	8017fee <rcl_validate_topic_name+0x96>
 801806c:	e7c0      	b.n	8017ff0 <rcl_validate_topic_name+0x98>
 801806e:	2900      	cmp	r1, #0
 8018070:	d0ca      	beq.n	8018008 <rcl_validate_topic_name+0xb0>
 8018072:	2306      	movs	r3, #6
 8018074:	6033      	str	r3, [r6, #0]
 8018076:	2f00      	cmp	r7, #0
 8018078:	d1b9      	bne.n	8017fee <rcl_validate_topic_name+0x96>
 801807a:	e7b9      	b.n	8017ff0 <rcl_validate_topic_name+0x98>
 801807c:	2c00      	cmp	r4, #0
 801807e:	d0c3      	beq.n	8018008 <rcl_validate_topic_name+0xb0>
 8018080:	2308      	movs	r3, #8
 8018082:	6033      	str	r3, [r6, #0]
 8018084:	2f00      	cmp	r7, #0
 8018086:	d1b2      	bne.n	8017fee <rcl_validate_topic_name+0x96>
 8018088:	e7b2      	b.n	8017ff0 <rcl_validate_topic_name+0x98>
 801808a:	2c00      	cmp	r4, #0
 801808c:	d1f8      	bne.n	8018080 <rcl_validate_topic_name+0x128>
 801808e:	460b      	mov	r3, r1
 8018090:	2401      	movs	r4, #1
 8018092:	e7b9      	b.n	8018008 <rcl_validate_topic_name+0xb0>
 8018094:	2400      	movs	r4, #0
 8018096:	e7b7      	b.n	8018008 <rcl_validate_topic_name+0xb0>
 8018098:	2000      	movs	r0, #0
 801809a:	6030      	str	r0, [r6, #0]
 801809c:	e784      	b.n	8017fa8 <rcl_validate_topic_name+0x50>
 801809e:	2205      	movs	r2, #5
 80180a0:	6032      	str	r2, [r6, #0]
 80180a2:	2f00      	cmp	r7, #0
 80180a4:	d1d2      	bne.n	801804c <rcl_validate_topic_name+0xf4>
 80180a6:	e7a3      	b.n	8017ff0 <rcl_validate_topic_name+0x98>
 80180a8:	2c00      	cmp	r4, #0
 80180aa:	bf14      	ite	ne
 80180ac:	2308      	movne	r3, #8
 80180ae:	2303      	moveq	r3, #3
 80180b0:	6033      	str	r3, [r6, #0]
 80180b2:	2f00      	cmp	r7, #0
 80180b4:	d19b      	bne.n	8017fee <rcl_validate_topic_name+0x96>
 80180b6:	e79b      	b.n	8017ff0 <rcl_validate_topic_name+0x98>
 80180b8:	2301      	movs	r3, #1
 80180ba:	e00a      	b.n	80180d2 <rcl_validate_topic_name+0x17a>
 80180bc:	2c01      	cmp	r4, #1
 80180be:	d013      	beq.n	80180e8 <rcl_validate_topic_name+0x190>
 80180c0:	4299      	cmp	r1, r3
 80180c2:	f104 0401 	add.w	r4, r4, #1
 80180c6:	f105 0501 	add.w	r5, r5, #1
 80180ca:	f103 0201 	add.w	r2, r3, #1
 80180ce:	d9e3      	bls.n	8018098 <rcl_validate_topic_name+0x140>
 80180d0:	4613      	mov	r3, r2
 80180d2:	45a0      	cmp	r8, r4
 80180d4:	d0f4      	beq.n	80180c0 <rcl_validate_topic_name+0x168>
 80180d6:	782a      	ldrb	r2, [r5, #0]
 80180d8:	2a2f      	cmp	r2, #47	@ 0x2f
 80180da:	d1ef      	bne.n	80180bc <rcl_validate_topic_name+0x164>
 80180dc:	786a      	ldrb	r2, [r5, #1]
 80180de:	f81c 2002 	ldrb.w	r2, [ip, r2]
 80180e2:	0752      	lsls	r2, r2, #29
 80180e4:	d5ec      	bpl.n	80180c0 <rcl_validate_topic_name+0x168>
 80180e6:	e7ad      	b.n	8018044 <rcl_validate_topic_name+0xec>
 80180e8:	2307      	movs	r3, #7
 80180ea:	6033      	str	r3, [r6, #0]
 80180ec:	2f00      	cmp	r7, #0
 80180ee:	f43f af7f 	beq.w	8017ff0 <rcl_validate_topic_name+0x98>
 80180f2:	603c      	str	r4, [r7, #0]
 80180f4:	2000      	movs	r0, #0
 80180f6:	e757      	b.n	8017fa8 <rcl_validate_topic_name+0x50>
 80180f8:	0801a583 	.word	0x0801a583

080180fc <calloc>:
 80180fc:	4b02      	ldr	r3, [pc, #8]	@ (8018108 <calloc+0xc>)
 80180fe:	460a      	mov	r2, r1
 8018100:	4601      	mov	r1, r0
 8018102:	6818      	ldr	r0, [r3, #0]
 8018104:	f000 b802 	b.w	801810c <_calloc_r>
 8018108:	200000f4 	.word	0x200000f4

0801810c <_calloc_r>:
 801810c:	b570      	push	{r4, r5, r6, lr}
 801810e:	fba1 5402 	umull	r5, r4, r1, r2
 8018112:	b934      	cbnz	r4, 8018122 <_calloc_r+0x16>
 8018114:	4629      	mov	r1, r5
 8018116:	f000 f887 	bl	8018228 <_malloc_r>
 801811a:	4606      	mov	r6, r0
 801811c:	b928      	cbnz	r0, 801812a <_calloc_r+0x1e>
 801811e:	4630      	mov	r0, r6
 8018120:	bd70      	pop	{r4, r5, r6, pc}
 8018122:	220c      	movs	r2, #12
 8018124:	6002      	str	r2, [r0, #0]
 8018126:	2600      	movs	r6, #0
 8018128:	e7f9      	b.n	801811e <_calloc_r+0x12>
 801812a:	462a      	mov	r2, r5
 801812c:	4621      	mov	r1, r4
 801812e:	f000 fbd5 	bl	80188dc <memset>
 8018132:	e7f4      	b.n	801811e <_calloc_r+0x12>

08018134 <getenv>:
 8018134:	b507      	push	{r0, r1, r2, lr}
 8018136:	4b04      	ldr	r3, [pc, #16]	@ (8018148 <getenv+0x14>)
 8018138:	4601      	mov	r1, r0
 801813a:	aa01      	add	r2, sp, #4
 801813c:	6818      	ldr	r0, [r3, #0]
 801813e:	f000 f805 	bl	801814c <_findenv_r>
 8018142:	b003      	add	sp, #12
 8018144:	f85d fb04 	ldr.w	pc, [sp], #4
 8018148:	200000f4 	.word	0x200000f4

0801814c <_findenv_r>:
 801814c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018150:	f8df a06c 	ldr.w	sl, [pc, #108]	@ 80181c0 <_findenv_r+0x74>
 8018154:	4606      	mov	r6, r0
 8018156:	4689      	mov	r9, r1
 8018158:	4617      	mov	r7, r2
 801815a:	f000 fd13 	bl	8018b84 <__env_lock>
 801815e:	f8da 4000 	ldr.w	r4, [sl]
 8018162:	b134      	cbz	r4, 8018172 <_findenv_r+0x26>
 8018164:	464b      	mov	r3, r9
 8018166:	4698      	mov	r8, r3
 8018168:	f813 2b01 	ldrb.w	r2, [r3], #1
 801816c:	b13a      	cbz	r2, 801817e <_findenv_r+0x32>
 801816e:	2a3d      	cmp	r2, #61	@ 0x3d
 8018170:	d1f9      	bne.n	8018166 <_findenv_r+0x1a>
 8018172:	4630      	mov	r0, r6
 8018174:	f000 fd0c 	bl	8018b90 <__env_unlock>
 8018178:	2000      	movs	r0, #0
 801817a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801817e:	eba8 0809 	sub.w	r8, r8, r9
 8018182:	46a3      	mov	fp, r4
 8018184:	f854 0b04 	ldr.w	r0, [r4], #4
 8018188:	2800      	cmp	r0, #0
 801818a:	d0f2      	beq.n	8018172 <_findenv_r+0x26>
 801818c:	4642      	mov	r2, r8
 801818e:	4649      	mov	r1, r9
 8018190:	f000 fbb9 	bl	8018906 <strncmp>
 8018194:	2800      	cmp	r0, #0
 8018196:	d1f4      	bne.n	8018182 <_findenv_r+0x36>
 8018198:	f854 3c04 	ldr.w	r3, [r4, #-4]
 801819c:	eb03 0508 	add.w	r5, r3, r8
 80181a0:	f813 3008 	ldrb.w	r3, [r3, r8]
 80181a4:	2b3d      	cmp	r3, #61	@ 0x3d
 80181a6:	d1ec      	bne.n	8018182 <_findenv_r+0x36>
 80181a8:	f8da 3000 	ldr.w	r3, [sl]
 80181ac:	ebab 0303 	sub.w	r3, fp, r3
 80181b0:	109b      	asrs	r3, r3, #2
 80181b2:	4630      	mov	r0, r6
 80181b4:	603b      	str	r3, [r7, #0]
 80181b6:	f000 fceb 	bl	8018b90 <__env_unlock>
 80181ba:	1c68      	adds	r0, r5, #1
 80181bc:	e7dd      	b.n	801817a <_findenv_r+0x2e>
 80181be:	bf00      	nop
 80181c0:	20000034 	.word	0x20000034

080181c4 <malloc>:
 80181c4:	4b02      	ldr	r3, [pc, #8]	@ (80181d0 <malloc+0xc>)
 80181c6:	4601      	mov	r1, r0
 80181c8:	6818      	ldr	r0, [r3, #0]
 80181ca:	f000 b82d 	b.w	8018228 <_malloc_r>
 80181ce:	bf00      	nop
 80181d0:	200000f4 	.word	0x200000f4

080181d4 <free>:
 80181d4:	4b02      	ldr	r3, [pc, #8]	@ (80181e0 <free+0xc>)
 80181d6:	4601      	mov	r1, r0
 80181d8:	6818      	ldr	r0, [r3, #0]
 80181da:	f000 bcdf 	b.w	8018b9c <_free_r>
 80181de:	bf00      	nop
 80181e0:	200000f4 	.word	0x200000f4

080181e4 <sbrk_aligned>:
 80181e4:	b570      	push	{r4, r5, r6, lr}
 80181e6:	4e0f      	ldr	r6, [pc, #60]	@ (8018224 <sbrk_aligned+0x40>)
 80181e8:	460c      	mov	r4, r1
 80181ea:	6831      	ldr	r1, [r6, #0]
 80181ec:	4605      	mov	r5, r0
 80181ee:	b911      	cbnz	r1, 80181f6 <sbrk_aligned+0x12>
 80181f0:	f000 fc44 	bl	8018a7c <_sbrk_r>
 80181f4:	6030      	str	r0, [r6, #0]
 80181f6:	4621      	mov	r1, r4
 80181f8:	4628      	mov	r0, r5
 80181fa:	f000 fc3f 	bl	8018a7c <_sbrk_r>
 80181fe:	1c43      	adds	r3, r0, #1
 8018200:	d103      	bne.n	801820a <sbrk_aligned+0x26>
 8018202:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8018206:	4620      	mov	r0, r4
 8018208:	bd70      	pop	{r4, r5, r6, pc}
 801820a:	1cc4      	adds	r4, r0, #3
 801820c:	f024 0403 	bic.w	r4, r4, #3
 8018210:	42a0      	cmp	r0, r4
 8018212:	d0f8      	beq.n	8018206 <sbrk_aligned+0x22>
 8018214:	1a21      	subs	r1, r4, r0
 8018216:	4628      	mov	r0, r5
 8018218:	f000 fc30 	bl	8018a7c <_sbrk_r>
 801821c:	3001      	adds	r0, #1
 801821e:	d1f2      	bne.n	8018206 <sbrk_aligned+0x22>
 8018220:	e7ef      	b.n	8018202 <sbrk_aligned+0x1e>
 8018222:	bf00      	nop
 8018224:	20010f94 	.word	0x20010f94

08018228 <_malloc_r>:
 8018228:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801822c:	1ccd      	adds	r5, r1, #3
 801822e:	f025 0503 	bic.w	r5, r5, #3
 8018232:	3508      	adds	r5, #8
 8018234:	2d0c      	cmp	r5, #12
 8018236:	bf38      	it	cc
 8018238:	250c      	movcc	r5, #12
 801823a:	2d00      	cmp	r5, #0
 801823c:	4606      	mov	r6, r0
 801823e:	db01      	blt.n	8018244 <_malloc_r+0x1c>
 8018240:	42a9      	cmp	r1, r5
 8018242:	d904      	bls.n	801824e <_malloc_r+0x26>
 8018244:	230c      	movs	r3, #12
 8018246:	6033      	str	r3, [r6, #0]
 8018248:	2000      	movs	r0, #0
 801824a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801824e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8018324 <_malloc_r+0xfc>
 8018252:	f000 f869 	bl	8018328 <__malloc_lock>
 8018256:	f8d8 3000 	ldr.w	r3, [r8]
 801825a:	461c      	mov	r4, r3
 801825c:	bb44      	cbnz	r4, 80182b0 <_malloc_r+0x88>
 801825e:	4629      	mov	r1, r5
 8018260:	4630      	mov	r0, r6
 8018262:	f7ff ffbf 	bl	80181e4 <sbrk_aligned>
 8018266:	1c43      	adds	r3, r0, #1
 8018268:	4604      	mov	r4, r0
 801826a:	d158      	bne.n	801831e <_malloc_r+0xf6>
 801826c:	f8d8 4000 	ldr.w	r4, [r8]
 8018270:	4627      	mov	r7, r4
 8018272:	2f00      	cmp	r7, #0
 8018274:	d143      	bne.n	80182fe <_malloc_r+0xd6>
 8018276:	2c00      	cmp	r4, #0
 8018278:	d04b      	beq.n	8018312 <_malloc_r+0xea>
 801827a:	6823      	ldr	r3, [r4, #0]
 801827c:	4639      	mov	r1, r7
 801827e:	4630      	mov	r0, r6
 8018280:	eb04 0903 	add.w	r9, r4, r3
 8018284:	f000 fbfa 	bl	8018a7c <_sbrk_r>
 8018288:	4581      	cmp	r9, r0
 801828a:	d142      	bne.n	8018312 <_malloc_r+0xea>
 801828c:	6821      	ldr	r1, [r4, #0]
 801828e:	1a6d      	subs	r5, r5, r1
 8018290:	4629      	mov	r1, r5
 8018292:	4630      	mov	r0, r6
 8018294:	f7ff ffa6 	bl	80181e4 <sbrk_aligned>
 8018298:	3001      	adds	r0, #1
 801829a:	d03a      	beq.n	8018312 <_malloc_r+0xea>
 801829c:	6823      	ldr	r3, [r4, #0]
 801829e:	442b      	add	r3, r5
 80182a0:	6023      	str	r3, [r4, #0]
 80182a2:	f8d8 3000 	ldr.w	r3, [r8]
 80182a6:	685a      	ldr	r2, [r3, #4]
 80182a8:	bb62      	cbnz	r2, 8018304 <_malloc_r+0xdc>
 80182aa:	f8c8 7000 	str.w	r7, [r8]
 80182ae:	e00f      	b.n	80182d0 <_malloc_r+0xa8>
 80182b0:	6822      	ldr	r2, [r4, #0]
 80182b2:	1b52      	subs	r2, r2, r5
 80182b4:	d420      	bmi.n	80182f8 <_malloc_r+0xd0>
 80182b6:	2a0b      	cmp	r2, #11
 80182b8:	d917      	bls.n	80182ea <_malloc_r+0xc2>
 80182ba:	1961      	adds	r1, r4, r5
 80182bc:	42a3      	cmp	r3, r4
 80182be:	6025      	str	r5, [r4, #0]
 80182c0:	bf18      	it	ne
 80182c2:	6059      	strne	r1, [r3, #4]
 80182c4:	6863      	ldr	r3, [r4, #4]
 80182c6:	bf08      	it	eq
 80182c8:	f8c8 1000 	streq.w	r1, [r8]
 80182cc:	5162      	str	r2, [r4, r5]
 80182ce:	604b      	str	r3, [r1, #4]
 80182d0:	4630      	mov	r0, r6
 80182d2:	f000 f82f 	bl	8018334 <__malloc_unlock>
 80182d6:	f104 000b 	add.w	r0, r4, #11
 80182da:	1d23      	adds	r3, r4, #4
 80182dc:	f020 0007 	bic.w	r0, r0, #7
 80182e0:	1ac2      	subs	r2, r0, r3
 80182e2:	bf1c      	itt	ne
 80182e4:	1a1b      	subne	r3, r3, r0
 80182e6:	50a3      	strne	r3, [r4, r2]
 80182e8:	e7af      	b.n	801824a <_malloc_r+0x22>
 80182ea:	6862      	ldr	r2, [r4, #4]
 80182ec:	42a3      	cmp	r3, r4
 80182ee:	bf0c      	ite	eq
 80182f0:	f8c8 2000 	streq.w	r2, [r8]
 80182f4:	605a      	strne	r2, [r3, #4]
 80182f6:	e7eb      	b.n	80182d0 <_malloc_r+0xa8>
 80182f8:	4623      	mov	r3, r4
 80182fa:	6864      	ldr	r4, [r4, #4]
 80182fc:	e7ae      	b.n	801825c <_malloc_r+0x34>
 80182fe:	463c      	mov	r4, r7
 8018300:	687f      	ldr	r7, [r7, #4]
 8018302:	e7b6      	b.n	8018272 <_malloc_r+0x4a>
 8018304:	461a      	mov	r2, r3
 8018306:	685b      	ldr	r3, [r3, #4]
 8018308:	42a3      	cmp	r3, r4
 801830a:	d1fb      	bne.n	8018304 <_malloc_r+0xdc>
 801830c:	2300      	movs	r3, #0
 801830e:	6053      	str	r3, [r2, #4]
 8018310:	e7de      	b.n	80182d0 <_malloc_r+0xa8>
 8018312:	230c      	movs	r3, #12
 8018314:	6033      	str	r3, [r6, #0]
 8018316:	4630      	mov	r0, r6
 8018318:	f000 f80c 	bl	8018334 <__malloc_unlock>
 801831c:	e794      	b.n	8018248 <_malloc_r+0x20>
 801831e:	6005      	str	r5, [r0, #0]
 8018320:	e7d6      	b.n	80182d0 <_malloc_r+0xa8>
 8018322:	bf00      	nop
 8018324:	20010f98 	.word	0x20010f98

08018328 <__malloc_lock>:
 8018328:	4801      	ldr	r0, [pc, #4]	@ (8018330 <__malloc_lock+0x8>)
 801832a:	f000 bbf4 	b.w	8018b16 <__retarget_lock_acquire_recursive>
 801832e:	bf00      	nop
 8018330:	200110dd 	.word	0x200110dd

08018334 <__malloc_unlock>:
 8018334:	4801      	ldr	r0, [pc, #4]	@ (801833c <__malloc_unlock+0x8>)
 8018336:	f000 bbef 	b.w	8018b18 <__retarget_lock_release_recursive>
 801833a:	bf00      	nop
 801833c:	200110dd 	.word	0x200110dd

08018340 <srand>:
 8018340:	b538      	push	{r3, r4, r5, lr}
 8018342:	4b10      	ldr	r3, [pc, #64]	@ (8018384 <srand+0x44>)
 8018344:	681d      	ldr	r5, [r3, #0]
 8018346:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8018348:	4604      	mov	r4, r0
 801834a:	b9b3      	cbnz	r3, 801837a <srand+0x3a>
 801834c:	2018      	movs	r0, #24
 801834e:	f7ff ff39 	bl	80181c4 <malloc>
 8018352:	4602      	mov	r2, r0
 8018354:	6328      	str	r0, [r5, #48]	@ 0x30
 8018356:	b920      	cbnz	r0, 8018362 <srand+0x22>
 8018358:	4b0b      	ldr	r3, [pc, #44]	@ (8018388 <srand+0x48>)
 801835a:	480c      	ldr	r0, [pc, #48]	@ (801838c <srand+0x4c>)
 801835c:	2146      	movs	r1, #70	@ 0x46
 801835e:	f000 fbf3 	bl	8018b48 <__assert_func>
 8018362:	490b      	ldr	r1, [pc, #44]	@ (8018390 <srand+0x50>)
 8018364:	4b0b      	ldr	r3, [pc, #44]	@ (8018394 <srand+0x54>)
 8018366:	e9c0 1300 	strd	r1, r3, [r0]
 801836a:	4b0b      	ldr	r3, [pc, #44]	@ (8018398 <srand+0x58>)
 801836c:	6083      	str	r3, [r0, #8]
 801836e:	230b      	movs	r3, #11
 8018370:	8183      	strh	r3, [r0, #12]
 8018372:	2100      	movs	r1, #0
 8018374:	2001      	movs	r0, #1
 8018376:	e9c2 0104 	strd	r0, r1, [r2, #16]
 801837a:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 801837c:	2200      	movs	r2, #0
 801837e:	611c      	str	r4, [r3, #16]
 8018380:	615a      	str	r2, [r3, #20]
 8018382:	bd38      	pop	{r3, r4, r5, pc}
 8018384:	200000f4 	.word	0x200000f4
 8018388:	0801a4a4 	.word	0x0801a4a4
 801838c:	0801a4bb 	.word	0x0801a4bb
 8018390:	abcd330e 	.word	0xabcd330e
 8018394:	e66d1234 	.word	0xe66d1234
 8018398:	0005deec 	.word	0x0005deec

0801839c <rand>:
 801839c:	4b16      	ldr	r3, [pc, #88]	@ (80183f8 <rand+0x5c>)
 801839e:	b510      	push	{r4, lr}
 80183a0:	681c      	ldr	r4, [r3, #0]
 80183a2:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80183a4:	b9b3      	cbnz	r3, 80183d4 <rand+0x38>
 80183a6:	2018      	movs	r0, #24
 80183a8:	f7ff ff0c 	bl	80181c4 <malloc>
 80183ac:	4602      	mov	r2, r0
 80183ae:	6320      	str	r0, [r4, #48]	@ 0x30
 80183b0:	b920      	cbnz	r0, 80183bc <rand+0x20>
 80183b2:	4b12      	ldr	r3, [pc, #72]	@ (80183fc <rand+0x60>)
 80183b4:	4812      	ldr	r0, [pc, #72]	@ (8018400 <rand+0x64>)
 80183b6:	2152      	movs	r1, #82	@ 0x52
 80183b8:	f000 fbc6 	bl	8018b48 <__assert_func>
 80183bc:	4911      	ldr	r1, [pc, #68]	@ (8018404 <rand+0x68>)
 80183be:	4b12      	ldr	r3, [pc, #72]	@ (8018408 <rand+0x6c>)
 80183c0:	e9c0 1300 	strd	r1, r3, [r0]
 80183c4:	4b11      	ldr	r3, [pc, #68]	@ (801840c <rand+0x70>)
 80183c6:	6083      	str	r3, [r0, #8]
 80183c8:	230b      	movs	r3, #11
 80183ca:	8183      	strh	r3, [r0, #12]
 80183cc:	2100      	movs	r1, #0
 80183ce:	2001      	movs	r0, #1
 80183d0:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80183d4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80183d6:	480e      	ldr	r0, [pc, #56]	@ (8018410 <rand+0x74>)
 80183d8:	690b      	ldr	r3, [r1, #16]
 80183da:	694c      	ldr	r4, [r1, #20]
 80183dc:	4a0d      	ldr	r2, [pc, #52]	@ (8018414 <rand+0x78>)
 80183de:	4358      	muls	r0, r3
 80183e0:	fb02 0004 	mla	r0, r2, r4, r0
 80183e4:	fba3 3202 	umull	r3, r2, r3, r2
 80183e8:	3301      	adds	r3, #1
 80183ea:	eb40 0002 	adc.w	r0, r0, r2
 80183ee:	e9c1 3004 	strd	r3, r0, [r1, #16]
 80183f2:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80183f6:	bd10      	pop	{r4, pc}
 80183f8:	200000f4 	.word	0x200000f4
 80183fc:	0801a4a4 	.word	0x0801a4a4
 8018400:	0801a4bb 	.word	0x0801a4bb
 8018404:	abcd330e 	.word	0xabcd330e
 8018408:	e66d1234 	.word	0xe66d1234
 801840c:	0005deec 	.word	0x0005deec
 8018410:	5851f42d 	.word	0x5851f42d
 8018414:	4c957f2d 	.word	0x4c957f2d

08018418 <realloc>:
 8018418:	4b02      	ldr	r3, [pc, #8]	@ (8018424 <realloc+0xc>)
 801841a:	460a      	mov	r2, r1
 801841c:	4601      	mov	r1, r0
 801841e:	6818      	ldr	r0, [r3, #0]
 8018420:	f000 b802 	b.w	8018428 <_realloc_r>
 8018424:	200000f4 	.word	0x200000f4

08018428 <_realloc_r>:
 8018428:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801842c:	4607      	mov	r7, r0
 801842e:	4614      	mov	r4, r2
 8018430:	460d      	mov	r5, r1
 8018432:	b921      	cbnz	r1, 801843e <_realloc_r+0x16>
 8018434:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8018438:	4611      	mov	r1, r2
 801843a:	f7ff bef5 	b.w	8018228 <_malloc_r>
 801843e:	b92a      	cbnz	r2, 801844c <_realloc_r+0x24>
 8018440:	f000 fbac 	bl	8018b9c <_free_r>
 8018444:	4625      	mov	r5, r4
 8018446:	4628      	mov	r0, r5
 8018448:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801844c:	f000 fbf0 	bl	8018c30 <_malloc_usable_size_r>
 8018450:	4284      	cmp	r4, r0
 8018452:	4606      	mov	r6, r0
 8018454:	d802      	bhi.n	801845c <_realloc_r+0x34>
 8018456:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801845a:	d8f4      	bhi.n	8018446 <_realloc_r+0x1e>
 801845c:	4621      	mov	r1, r4
 801845e:	4638      	mov	r0, r7
 8018460:	f7ff fee2 	bl	8018228 <_malloc_r>
 8018464:	4680      	mov	r8, r0
 8018466:	b908      	cbnz	r0, 801846c <_realloc_r+0x44>
 8018468:	4645      	mov	r5, r8
 801846a:	e7ec      	b.n	8018446 <_realloc_r+0x1e>
 801846c:	42b4      	cmp	r4, r6
 801846e:	4622      	mov	r2, r4
 8018470:	4629      	mov	r1, r5
 8018472:	bf28      	it	cs
 8018474:	4632      	movcs	r2, r6
 8018476:	f000 fb58 	bl	8018b2a <memcpy>
 801847a:	4629      	mov	r1, r5
 801847c:	4638      	mov	r0, r7
 801847e:	f000 fb8d 	bl	8018b9c <_free_r>
 8018482:	e7f1      	b.n	8018468 <_realloc_r+0x40>

08018484 <_strtoul_l.isra.0>:
 8018484:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8018488:	4e34      	ldr	r6, [pc, #208]	@ (801855c <_strtoul_l.isra.0+0xd8>)
 801848a:	4686      	mov	lr, r0
 801848c:	460d      	mov	r5, r1
 801848e:	4628      	mov	r0, r5
 8018490:	f815 4b01 	ldrb.w	r4, [r5], #1
 8018494:	5d37      	ldrb	r7, [r6, r4]
 8018496:	f017 0708 	ands.w	r7, r7, #8
 801849a:	d1f8      	bne.n	801848e <_strtoul_l.isra.0+0xa>
 801849c:	2c2d      	cmp	r4, #45	@ 0x2d
 801849e:	d110      	bne.n	80184c2 <_strtoul_l.isra.0+0x3e>
 80184a0:	782c      	ldrb	r4, [r5, #0]
 80184a2:	2701      	movs	r7, #1
 80184a4:	1c85      	adds	r5, r0, #2
 80184a6:	f033 0010 	bics.w	r0, r3, #16
 80184aa:	d115      	bne.n	80184d8 <_strtoul_l.isra.0+0x54>
 80184ac:	2c30      	cmp	r4, #48	@ 0x30
 80184ae:	d10d      	bne.n	80184cc <_strtoul_l.isra.0+0x48>
 80184b0:	7828      	ldrb	r0, [r5, #0]
 80184b2:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 80184b6:	2858      	cmp	r0, #88	@ 0x58
 80184b8:	d108      	bne.n	80184cc <_strtoul_l.isra.0+0x48>
 80184ba:	786c      	ldrb	r4, [r5, #1]
 80184bc:	3502      	adds	r5, #2
 80184be:	2310      	movs	r3, #16
 80184c0:	e00a      	b.n	80184d8 <_strtoul_l.isra.0+0x54>
 80184c2:	2c2b      	cmp	r4, #43	@ 0x2b
 80184c4:	bf04      	itt	eq
 80184c6:	782c      	ldrbeq	r4, [r5, #0]
 80184c8:	1c85      	addeq	r5, r0, #2
 80184ca:	e7ec      	b.n	80184a6 <_strtoul_l.isra.0+0x22>
 80184cc:	2b00      	cmp	r3, #0
 80184ce:	d1f6      	bne.n	80184be <_strtoul_l.isra.0+0x3a>
 80184d0:	2c30      	cmp	r4, #48	@ 0x30
 80184d2:	bf14      	ite	ne
 80184d4:	230a      	movne	r3, #10
 80184d6:	2308      	moveq	r3, #8
 80184d8:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 80184dc:	2600      	movs	r6, #0
 80184de:	fbb8 f8f3 	udiv	r8, r8, r3
 80184e2:	fb03 f908 	mul.w	r9, r3, r8
 80184e6:	ea6f 0909 	mvn.w	r9, r9
 80184ea:	4630      	mov	r0, r6
 80184ec:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 80184f0:	f1bc 0f09 	cmp.w	ip, #9
 80184f4:	d810      	bhi.n	8018518 <_strtoul_l.isra.0+0x94>
 80184f6:	4664      	mov	r4, ip
 80184f8:	42a3      	cmp	r3, r4
 80184fa:	dd1e      	ble.n	801853a <_strtoul_l.isra.0+0xb6>
 80184fc:	f1b6 3fff 	cmp.w	r6, #4294967295	@ 0xffffffff
 8018500:	d007      	beq.n	8018512 <_strtoul_l.isra.0+0x8e>
 8018502:	4580      	cmp	r8, r0
 8018504:	d316      	bcc.n	8018534 <_strtoul_l.isra.0+0xb0>
 8018506:	d101      	bne.n	801850c <_strtoul_l.isra.0+0x88>
 8018508:	45a1      	cmp	r9, r4
 801850a:	db13      	blt.n	8018534 <_strtoul_l.isra.0+0xb0>
 801850c:	fb00 4003 	mla	r0, r0, r3, r4
 8018510:	2601      	movs	r6, #1
 8018512:	f815 4b01 	ldrb.w	r4, [r5], #1
 8018516:	e7e9      	b.n	80184ec <_strtoul_l.isra.0+0x68>
 8018518:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 801851c:	f1bc 0f19 	cmp.w	ip, #25
 8018520:	d801      	bhi.n	8018526 <_strtoul_l.isra.0+0xa2>
 8018522:	3c37      	subs	r4, #55	@ 0x37
 8018524:	e7e8      	b.n	80184f8 <_strtoul_l.isra.0+0x74>
 8018526:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 801852a:	f1bc 0f19 	cmp.w	ip, #25
 801852e:	d804      	bhi.n	801853a <_strtoul_l.isra.0+0xb6>
 8018530:	3c57      	subs	r4, #87	@ 0x57
 8018532:	e7e1      	b.n	80184f8 <_strtoul_l.isra.0+0x74>
 8018534:	f04f 36ff 	mov.w	r6, #4294967295	@ 0xffffffff
 8018538:	e7eb      	b.n	8018512 <_strtoul_l.isra.0+0x8e>
 801853a:	1c73      	adds	r3, r6, #1
 801853c:	d106      	bne.n	801854c <_strtoul_l.isra.0+0xc8>
 801853e:	2322      	movs	r3, #34	@ 0x22
 8018540:	f8ce 3000 	str.w	r3, [lr]
 8018544:	4630      	mov	r0, r6
 8018546:	b932      	cbnz	r2, 8018556 <_strtoul_l.isra.0+0xd2>
 8018548:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801854c:	b107      	cbz	r7, 8018550 <_strtoul_l.isra.0+0xcc>
 801854e:	4240      	negs	r0, r0
 8018550:	2a00      	cmp	r2, #0
 8018552:	d0f9      	beq.n	8018548 <_strtoul_l.isra.0+0xc4>
 8018554:	b106      	cbz	r6, 8018558 <_strtoul_l.isra.0+0xd4>
 8018556:	1e69      	subs	r1, r5, #1
 8018558:	6011      	str	r1, [r2, #0]
 801855a:	e7f5      	b.n	8018548 <_strtoul_l.isra.0+0xc4>
 801855c:	0801a583 	.word	0x0801a583

08018560 <strtoul>:
 8018560:	4613      	mov	r3, r2
 8018562:	460a      	mov	r2, r1
 8018564:	4601      	mov	r1, r0
 8018566:	4802      	ldr	r0, [pc, #8]	@ (8018570 <strtoul+0x10>)
 8018568:	6800      	ldr	r0, [r0, #0]
 801856a:	f7ff bf8b 	b.w	8018484 <_strtoul_l.isra.0>
 801856e:	bf00      	nop
 8018570:	200000f4 	.word	0x200000f4

08018574 <std>:
 8018574:	2300      	movs	r3, #0
 8018576:	b510      	push	{r4, lr}
 8018578:	4604      	mov	r4, r0
 801857a:	e9c0 3300 	strd	r3, r3, [r0]
 801857e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8018582:	6083      	str	r3, [r0, #8]
 8018584:	8181      	strh	r1, [r0, #12]
 8018586:	6643      	str	r3, [r0, #100]	@ 0x64
 8018588:	81c2      	strh	r2, [r0, #14]
 801858a:	6183      	str	r3, [r0, #24]
 801858c:	4619      	mov	r1, r3
 801858e:	2208      	movs	r2, #8
 8018590:	305c      	adds	r0, #92	@ 0x5c
 8018592:	f000 f9a3 	bl	80188dc <memset>
 8018596:	4b0d      	ldr	r3, [pc, #52]	@ (80185cc <std+0x58>)
 8018598:	6263      	str	r3, [r4, #36]	@ 0x24
 801859a:	4b0d      	ldr	r3, [pc, #52]	@ (80185d0 <std+0x5c>)
 801859c:	62a3      	str	r3, [r4, #40]	@ 0x28
 801859e:	4b0d      	ldr	r3, [pc, #52]	@ (80185d4 <std+0x60>)
 80185a0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80185a2:	4b0d      	ldr	r3, [pc, #52]	@ (80185d8 <std+0x64>)
 80185a4:	6323      	str	r3, [r4, #48]	@ 0x30
 80185a6:	4b0d      	ldr	r3, [pc, #52]	@ (80185dc <std+0x68>)
 80185a8:	6224      	str	r4, [r4, #32]
 80185aa:	429c      	cmp	r4, r3
 80185ac:	d006      	beq.n	80185bc <std+0x48>
 80185ae:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80185b2:	4294      	cmp	r4, r2
 80185b4:	d002      	beq.n	80185bc <std+0x48>
 80185b6:	33d0      	adds	r3, #208	@ 0xd0
 80185b8:	429c      	cmp	r4, r3
 80185ba:	d105      	bne.n	80185c8 <std+0x54>
 80185bc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80185c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80185c4:	f000 baa6 	b.w	8018b14 <__retarget_lock_init_recursive>
 80185c8:	bd10      	pop	{r4, pc}
 80185ca:	bf00      	nop
 80185cc:	08018789 	.word	0x08018789
 80185d0:	080187ab 	.word	0x080187ab
 80185d4:	080187e3 	.word	0x080187e3
 80185d8:	08018807 	.word	0x08018807
 80185dc:	20010f9c 	.word	0x20010f9c

080185e0 <stdio_exit_handler>:
 80185e0:	4a02      	ldr	r2, [pc, #8]	@ (80185ec <stdio_exit_handler+0xc>)
 80185e2:	4903      	ldr	r1, [pc, #12]	@ (80185f0 <stdio_exit_handler+0x10>)
 80185e4:	4803      	ldr	r0, [pc, #12]	@ (80185f4 <stdio_exit_handler+0x14>)
 80185e6:	f000 b869 	b.w	80186bc <_fwalk_sglue>
 80185ea:	bf00      	nop
 80185ec:	200000e8 	.word	0x200000e8
 80185f0:	08019595 	.word	0x08019595
 80185f4:	200000f8 	.word	0x200000f8

080185f8 <cleanup_stdio>:
 80185f8:	6841      	ldr	r1, [r0, #4]
 80185fa:	4b0c      	ldr	r3, [pc, #48]	@ (801862c <cleanup_stdio+0x34>)
 80185fc:	4299      	cmp	r1, r3
 80185fe:	b510      	push	{r4, lr}
 8018600:	4604      	mov	r4, r0
 8018602:	d001      	beq.n	8018608 <cleanup_stdio+0x10>
 8018604:	f000 ffc6 	bl	8019594 <_fflush_r>
 8018608:	68a1      	ldr	r1, [r4, #8]
 801860a:	4b09      	ldr	r3, [pc, #36]	@ (8018630 <cleanup_stdio+0x38>)
 801860c:	4299      	cmp	r1, r3
 801860e:	d002      	beq.n	8018616 <cleanup_stdio+0x1e>
 8018610:	4620      	mov	r0, r4
 8018612:	f000 ffbf 	bl	8019594 <_fflush_r>
 8018616:	68e1      	ldr	r1, [r4, #12]
 8018618:	4b06      	ldr	r3, [pc, #24]	@ (8018634 <cleanup_stdio+0x3c>)
 801861a:	4299      	cmp	r1, r3
 801861c:	d004      	beq.n	8018628 <cleanup_stdio+0x30>
 801861e:	4620      	mov	r0, r4
 8018620:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018624:	f000 bfb6 	b.w	8019594 <_fflush_r>
 8018628:	bd10      	pop	{r4, pc}
 801862a:	bf00      	nop
 801862c:	20010f9c 	.word	0x20010f9c
 8018630:	20011004 	.word	0x20011004
 8018634:	2001106c 	.word	0x2001106c

08018638 <global_stdio_init.part.0>:
 8018638:	b510      	push	{r4, lr}
 801863a:	4b0b      	ldr	r3, [pc, #44]	@ (8018668 <global_stdio_init.part.0+0x30>)
 801863c:	4c0b      	ldr	r4, [pc, #44]	@ (801866c <global_stdio_init.part.0+0x34>)
 801863e:	4a0c      	ldr	r2, [pc, #48]	@ (8018670 <global_stdio_init.part.0+0x38>)
 8018640:	601a      	str	r2, [r3, #0]
 8018642:	4620      	mov	r0, r4
 8018644:	2200      	movs	r2, #0
 8018646:	2104      	movs	r1, #4
 8018648:	f7ff ff94 	bl	8018574 <std>
 801864c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8018650:	2201      	movs	r2, #1
 8018652:	2109      	movs	r1, #9
 8018654:	f7ff ff8e 	bl	8018574 <std>
 8018658:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 801865c:	2202      	movs	r2, #2
 801865e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018662:	2112      	movs	r1, #18
 8018664:	f7ff bf86 	b.w	8018574 <std>
 8018668:	200110d4 	.word	0x200110d4
 801866c:	20010f9c 	.word	0x20010f9c
 8018670:	080185e1 	.word	0x080185e1

08018674 <__sfp_lock_acquire>:
 8018674:	4801      	ldr	r0, [pc, #4]	@ (801867c <__sfp_lock_acquire+0x8>)
 8018676:	f000 ba4e 	b.w	8018b16 <__retarget_lock_acquire_recursive>
 801867a:	bf00      	nop
 801867c:	200110de 	.word	0x200110de

08018680 <__sfp_lock_release>:
 8018680:	4801      	ldr	r0, [pc, #4]	@ (8018688 <__sfp_lock_release+0x8>)
 8018682:	f000 ba49 	b.w	8018b18 <__retarget_lock_release_recursive>
 8018686:	bf00      	nop
 8018688:	200110de 	.word	0x200110de

0801868c <__sinit>:
 801868c:	b510      	push	{r4, lr}
 801868e:	4604      	mov	r4, r0
 8018690:	f7ff fff0 	bl	8018674 <__sfp_lock_acquire>
 8018694:	6a23      	ldr	r3, [r4, #32]
 8018696:	b11b      	cbz	r3, 80186a0 <__sinit+0x14>
 8018698:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801869c:	f7ff bff0 	b.w	8018680 <__sfp_lock_release>
 80186a0:	4b04      	ldr	r3, [pc, #16]	@ (80186b4 <__sinit+0x28>)
 80186a2:	6223      	str	r3, [r4, #32]
 80186a4:	4b04      	ldr	r3, [pc, #16]	@ (80186b8 <__sinit+0x2c>)
 80186a6:	681b      	ldr	r3, [r3, #0]
 80186a8:	2b00      	cmp	r3, #0
 80186aa:	d1f5      	bne.n	8018698 <__sinit+0xc>
 80186ac:	f7ff ffc4 	bl	8018638 <global_stdio_init.part.0>
 80186b0:	e7f2      	b.n	8018698 <__sinit+0xc>
 80186b2:	bf00      	nop
 80186b4:	080185f9 	.word	0x080185f9
 80186b8:	200110d4 	.word	0x200110d4

080186bc <_fwalk_sglue>:
 80186bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80186c0:	4607      	mov	r7, r0
 80186c2:	4688      	mov	r8, r1
 80186c4:	4614      	mov	r4, r2
 80186c6:	2600      	movs	r6, #0
 80186c8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80186cc:	f1b9 0901 	subs.w	r9, r9, #1
 80186d0:	d505      	bpl.n	80186de <_fwalk_sglue+0x22>
 80186d2:	6824      	ldr	r4, [r4, #0]
 80186d4:	2c00      	cmp	r4, #0
 80186d6:	d1f7      	bne.n	80186c8 <_fwalk_sglue+0xc>
 80186d8:	4630      	mov	r0, r6
 80186da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80186de:	89ab      	ldrh	r3, [r5, #12]
 80186e0:	2b01      	cmp	r3, #1
 80186e2:	d907      	bls.n	80186f4 <_fwalk_sglue+0x38>
 80186e4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80186e8:	3301      	adds	r3, #1
 80186ea:	d003      	beq.n	80186f4 <_fwalk_sglue+0x38>
 80186ec:	4629      	mov	r1, r5
 80186ee:	4638      	mov	r0, r7
 80186f0:	47c0      	blx	r8
 80186f2:	4306      	orrs	r6, r0
 80186f4:	3568      	adds	r5, #104	@ 0x68
 80186f6:	e7e9      	b.n	80186cc <_fwalk_sglue+0x10>

080186f8 <iprintf>:
 80186f8:	b40f      	push	{r0, r1, r2, r3}
 80186fa:	b507      	push	{r0, r1, r2, lr}
 80186fc:	4906      	ldr	r1, [pc, #24]	@ (8018718 <iprintf+0x20>)
 80186fe:	ab04      	add	r3, sp, #16
 8018700:	6808      	ldr	r0, [r1, #0]
 8018702:	f853 2b04 	ldr.w	r2, [r3], #4
 8018706:	6881      	ldr	r1, [r0, #8]
 8018708:	9301      	str	r3, [sp, #4]
 801870a:	f000 fc1b 	bl	8018f44 <_vfiprintf_r>
 801870e:	b003      	add	sp, #12
 8018710:	f85d eb04 	ldr.w	lr, [sp], #4
 8018714:	b004      	add	sp, #16
 8018716:	4770      	bx	lr
 8018718:	200000f4 	.word	0x200000f4

0801871c <sniprintf>:
 801871c:	b40c      	push	{r2, r3}
 801871e:	b530      	push	{r4, r5, lr}
 8018720:	4b18      	ldr	r3, [pc, #96]	@ (8018784 <sniprintf+0x68>)
 8018722:	1e0c      	subs	r4, r1, #0
 8018724:	681d      	ldr	r5, [r3, #0]
 8018726:	b09d      	sub	sp, #116	@ 0x74
 8018728:	da08      	bge.n	801873c <sniprintf+0x20>
 801872a:	238b      	movs	r3, #139	@ 0x8b
 801872c:	602b      	str	r3, [r5, #0]
 801872e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8018732:	b01d      	add	sp, #116	@ 0x74
 8018734:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8018738:	b002      	add	sp, #8
 801873a:	4770      	bx	lr
 801873c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8018740:	f8ad 3014 	strh.w	r3, [sp, #20]
 8018744:	f04f 0300 	mov.w	r3, #0
 8018748:	931b      	str	r3, [sp, #108]	@ 0x6c
 801874a:	bf14      	ite	ne
 801874c:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8018750:	4623      	moveq	r3, r4
 8018752:	9304      	str	r3, [sp, #16]
 8018754:	9307      	str	r3, [sp, #28]
 8018756:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801875a:	9002      	str	r0, [sp, #8]
 801875c:	9006      	str	r0, [sp, #24]
 801875e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8018762:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8018764:	ab21      	add	r3, sp, #132	@ 0x84
 8018766:	a902      	add	r1, sp, #8
 8018768:	4628      	mov	r0, r5
 801876a:	9301      	str	r3, [sp, #4]
 801876c:	f000 fac4 	bl	8018cf8 <_svfiprintf_r>
 8018770:	1c43      	adds	r3, r0, #1
 8018772:	bfbc      	itt	lt
 8018774:	238b      	movlt	r3, #139	@ 0x8b
 8018776:	602b      	strlt	r3, [r5, #0]
 8018778:	2c00      	cmp	r4, #0
 801877a:	d0da      	beq.n	8018732 <sniprintf+0x16>
 801877c:	9b02      	ldr	r3, [sp, #8]
 801877e:	2200      	movs	r2, #0
 8018780:	701a      	strb	r2, [r3, #0]
 8018782:	e7d6      	b.n	8018732 <sniprintf+0x16>
 8018784:	200000f4 	.word	0x200000f4

08018788 <__sread>:
 8018788:	b510      	push	{r4, lr}
 801878a:	460c      	mov	r4, r1
 801878c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018790:	f000 f962 	bl	8018a58 <_read_r>
 8018794:	2800      	cmp	r0, #0
 8018796:	bfab      	itete	ge
 8018798:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801879a:	89a3      	ldrhlt	r3, [r4, #12]
 801879c:	181b      	addge	r3, r3, r0
 801879e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80187a2:	bfac      	ite	ge
 80187a4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80187a6:	81a3      	strhlt	r3, [r4, #12]
 80187a8:	bd10      	pop	{r4, pc}

080187aa <__swrite>:
 80187aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80187ae:	461f      	mov	r7, r3
 80187b0:	898b      	ldrh	r3, [r1, #12]
 80187b2:	05db      	lsls	r3, r3, #23
 80187b4:	4605      	mov	r5, r0
 80187b6:	460c      	mov	r4, r1
 80187b8:	4616      	mov	r6, r2
 80187ba:	d505      	bpl.n	80187c8 <__swrite+0x1e>
 80187bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80187c0:	2302      	movs	r3, #2
 80187c2:	2200      	movs	r2, #0
 80187c4:	f000 f936 	bl	8018a34 <_lseek_r>
 80187c8:	89a3      	ldrh	r3, [r4, #12]
 80187ca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80187ce:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80187d2:	81a3      	strh	r3, [r4, #12]
 80187d4:	4632      	mov	r2, r6
 80187d6:	463b      	mov	r3, r7
 80187d8:	4628      	mov	r0, r5
 80187da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80187de:	f000 b95d 	b.w	8018a9c <_write_r>

080187e2 <__sseek>:
 80187e2:	b510      	push	{r4, lr}
 80187e4:	460c      	mov	r4, r1
 80187e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80187ea:	f000 f923 	bl	8018a34 <_lseek_r>
 80187ee:	1c43      	adds	r3, r0, #1
 80187f0:	89a3      	ldrh	r3, [r4, #12]
 80187f2:	bf15      	itete	ne
 80187f4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80187f6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80187fa:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80187fe:	81a3      	strheq	r3, [r4, #12]
 8018800:	bf18      	it	ne
 8018802:	81a3      	strhne	r3, [r4, #12]
 8018804:	bd10      	pop	{r4, pc}

08018806 <__sclose>:
 8018806:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801880a:	f000 b8a5 	b.w	8018958 <_close_r>

0801880e <_vsniprintf_r>:
 801880e:	b530      	push	{r4, r5, lr}
 8018810:	4614      	mov	r4, r2
 8018812:	2c00      	cmp	r4, #0
 8018814:	b09b      	sub	sp, #108	@ 0x6c
 8018816:	4605      	mov	r5, r0
 8018818:	461a      	mov	r2, r3
 801881a:	da05      	bge.n	8018828 <_vsniprintf_r+0x1a>
 801881c:	238b      	movs	r3, #139	@ 0x8b
 801881e:	6003      	str	r3, [r0, #0]
 8018820:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8018824:	b01b      	add	sp, #108	@ 0x6c
 8018826:	bd30      	pop	{r4, r5, pc}
 8018828:	f44f 7302 	mov.w	r3, #520	@ 0x208
 801882c:	f8ad 300c 	strh.w	r3, [sp, #12]
 8018830:	f04f 0300 	mov.w	r3, #0
 8018834:	9319      	str	r3, [sp, #100]	@ 0x64
 8018836:	bf14      	ite	ne
 8018838:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 801883c:	4623      	moveq	r3, r4
 801883e:	9302      	str	r3, [sp, #8]
 8018840:	9305      	str	r3, [sp, #20]
 8018842:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8018846:	9100      	str	r1, [sp, #0]
 8018848:	9104      	str	r1, [sp, #16]
 801884a:	f8ad 300e 	strh.w	r3, [sp, #14]
 801884e:	4669      	mov	r1, sp
 8018850:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8018852:	f000 fa51 	bl	8018cf8 <_svfiprintf_r>
 8018856:	1c43      	adds	r3, r0, #1
 8018858:	bfbc      	itt	lt
 801885a:	238b      	movlt	r3, #139	@ 0x8b
 801885c:	602b      	strlt	r3, [r5, #0]
 801885e:	2c00      	cmp	r4, #0
 8018860:	d0e0      	beq.n	8018824 <_vsniprintf_r+0x16>
 8018862:	9b00      	ldr	r3, [sp, #0]
 8018864:	2200      	movs	r2, #0
 8018866:	701a      	strb	r2, [r3, #0]
 8018868:	e7dc      	b.n	8018824 <_vsniprintf_r+0x16>
	...

0801886c <vsniprintf>:
 801886c:	b507      	push	{r0, r1, r2, lr}
 801886e:	9300      	str	r3, [sp, #0]
 8018870:	4613      	mov	r3, r2
 8018872:	460a      	mov	r2, r1
 8018874:	4601      	mov	r1, r0
 8018876:	4803      	ldr	r0, [pc, #12]	@ (8018884 <vsniprintf+0x18>)
 8018878:	6800      	ldr	r0, [r0, #0]
 801887a:	f7ff ffc8 	bl	801880e <_vsniprintf_r>
 801887e:	b003      	add	sp, #12
 8018880:	f85d fb04 	ldr.w	pc, [sp], #4
 8018884:	200000f4 	.word	0x200000f4

08018888 <memcmp>:
 8018888:	b510      	push	{r4, lr}
 801888a:	3901      	subs	r1, #1
 801888c:	4402      	add	r2, r0
 801888e:	4290      	cmp	r0, r2
 8018890:	d101      	bne.n	8018896 <memcmp+0xe>
 8018892:	2000      	movs	r0, #0
 8018894:	e005      	b.n	80188a2 <memcmp+0x1a>
 8018896:	7803      	ldrb	r3, [r0, #0]
 8018898:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801889c:	42a3      	cmp	r3, r4
 801889e:	d001      	beq.n	80188a4 <memcmp+0x1c>
 80188a0:	1b18      	subs	r0, r3, r4
 80188a2:	bd10      	pop	{r4, pc}
 80188a4:	3001      	adds	r0, #1
 80188a6:	e7f2      	b.n	801888e <memcmp+0x6>

080188a8 <memmove>:
 80188a8:	4288      	cmp	r0, r1
 80188aa:	b510      	push	{r4, lr}
 80188ac:	eb01 0402 	add.w	r4, r1, r2
 80188b0:	d902      	bls.n	80188b8 <memmove+0x10>
 80188b2:	4284      	cmp	r4, r0
 80188b4:	4623      	mov	r3, r4
 80188b6:	d807      	bhi.n	80188c8 <memmove+0x20>
 80188b8:	1e43      	subs	r3, r0, #1
 80188ba:	42a1      	cmp	r1, r4
 80188bc:	d008      	beq.n	80188d0 <memmove+0x28>
 80188be:	f811 2b01 	ldrb.w	r2, [r1], #1
 80188c2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80188c6:	e7f8      	b.n	80188ba <memmove+0x12>
 80188c8:	4402      	add	r2, r0
 80188ca:	4601      	mov	r1, r0
 80188cc:	428a      	cmp	r2, r1
 80188ce:	d100      	bne.n	80188d2 <memmove+0x2a>
 80188d0:	bd10      	pop	{r4, pc}
 80188d2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80188d6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80188da:	e7f7      	b.n	80188cc <memmove+0x24>

080188dc <memset>:
 80188dc:	4402      	add	r2, r0
 80188de:	4603      	mov	r3, r0
 80188e0:	4293      	cmp	r3, r2
 80188e2:	d100      	bne.n	80188e6 <memset+0xa>
 80188e4:	4770      	bx	lr
 80188e6:	f803 1b01 	strb.w	r1, [r3], #1
 80188ea:	e7f9      	b.n	80188e0 <memset+0x4>

080188ec <strchr>:
 80188ec:	b2c9      	uxtb	r1, r1
 80188ee:	4603      	mov	r3, r0
 80188f0:	4618      	mov	r0, r3
 80188f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80188f6:	b112      	cbz	r2, 80188fe <strchr+0x12>
 80188f8:	428a      	cmp	r2, r1
 80188fa:	d1f9      	bne.n	80188f0 <strchr+0x4>
 80188fc:	4770      	bx	lr
 80188fe:	2900      	cmp	r1, #0
 8018900:	bf18      	it	ne
 8018902:	2000      	movne	r0, #0
 8018904:	4770      	bx	lr

08018906 <strncmp>:
 8018906:	b510      	push	{r4, lr}
 8018908:	b16a      	cbz	r2, 8018926 <strncmp+0x20>
 801890a:	3901      	subs	r1, #1
 801890c:	1884      	adds	r4, r0, r2
 801890e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8018912:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8018916:	429a      	cmp	r2, r3
 8018918:	d103      	bne.n	8018922 <strncmp+0x1c>
 801891a:	42a0      	cmp	r0, r4
 801891c:	d001      	beq.n	8018922 <strncmp+0x1c>
 801891e:	2a00      	cmp	r2, #0
 8018920:	d1f5      	bne.n	801890e <strncmp+0x8>
 8018922:	1ad0      	subs	r0, r2, r3
 8018924:	bd10      	pop	{r4, pc}
 8018926:	4610      	mov	r0, r2
 8018928:	e7fc      	b.n	8018924 <strncmp+0x1e>

0801892a <strstr>:
 801892a:	780a      	ldrb	r2, [r1, #0]
 801892c:	b570      	push	{r4, r5, r6, lr}
 801892e:	b96a      	cbnz	r2, 801894c <strstr+0x22>
 8018930:	bd70      	pop	{r4, r5, r6, pc}
 8018932:	429a      	cmp	r2, r3
 8018934:	d109      	bne.n	801894a <strstr+0x20>
 8018936:	460c      	mov	r4, r1
 8018938:	4605      	mov	r5, r0
 801893a:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 801893e:	2b00      	cmp	r3, #0
 8018940:	d0f6      	beq.n	8018930 <strstr+0x6>
 8018942:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8018946:	429e      	cmp	r6, r3
 8018948:	d0f7      	beq.n	801893a <strstr+0x10>
 801894a:	3001      	adds	r0, #1
 801894c:	7803      	ldrb	r3, [r0, #0]
 801894e:	2b00      	cmp	r3, #0
 8018950:	d1ef      	bne.n	8018932 <strstr+0x8>
 8018952:	4618      	mov	r0, r3
 8018954:	e7ec      	b.n	8018930 <strstr+0x6>
	...

08018958 <_close_r>:
 8018958:	b538      	push	{r3, r4, r5, lr}
 801895a:	4d06      	ldr	r5, [pc, #24]	@ (8018974 <_close_r+0x1c>)
 801895c:	2300      	movs	r3, #0
 801895e:	4604      	mov	r4, r0
 8018960:	4608      	mov	r0, r1
 8018962:	602b      	str	r3, [r5, #0]
 8018964:	f7eb f932 	bl	8003bcc <_close>
 8018968:	1c43      	adds	r3, r0, #1
 801896a:	d102      	bne.n	8018972 <_close_r+0x1a>
 801896c:	682b      	ldr	r3, [r5, #0]
 801896e:	b103      	cbz	r3, 8018972 <_close_r+0x1a>
 8018970:	6023      	str	r3, [r4, #0]
 8018972:	bd38      	pop	{r3, r4, r5, pc}
 8018974:	200110d8 	.word	0x200110d8

08018978 <_reclaim_reent>:
 8018978:	4b2d      	ldr	r3, [pc, #180]	@ (8018a30 <_reclaim_reent+0xb8>)
 801897a:	681b      	ldr	r3, [r3, #0]
 801897c:	4283      	cmp	r3, r0
 801897e:	b570      	push	{r4, r5, r6, lr}
 8018980:	4604      	mov	r4, r0
 8018982:	d053      	beq.n	8018a2c <_reclaim_reent+0xb4>
 8018984:	69c3      	ldr	r3, [r0, #28]
 8018986:	b31b      	cbz	r3, 80189d0 <_reclaim_reent+0x58>
 8018988:	68db      	ldr	r3, [r3, #12]
 801898a:	b163      	cbz	r3, 80189a6 <_reclaim_reent+0x2e>
 801898c:	2500      	movs	r5, #0
 801898e:	69e3      	ldr	r3, [r4, #28]
 8018990:	68db      	ldr	r3, [r3, #12]
 8018992:	5959      	ldr	r1, [r3, r5]
 8018994:	b9b1      	cbnz	r1, 80189c4 <_reclaim_reent+0x4c>
 8018996:	3504      	adds	r5, #4
 8018998:	2d80      	cmp	r5, #128	@ 0x80
 801899a:	d1f8      	bne.n	801898e <_reclaim_reent+0x16>
 801899c:	69e3      	ldr	r3, [r4, #28]
 801899e:	4620      	mov	r0, r4
 80189a0:	68d9      	ldr	r1, [r3, #12]
 80189a2:	f000 f8fb 	bl	8018b9c <_free_r>
 80189a6:	69e3      	ldr	r3, [r4, #28]
 80189a8:	6819      	ldr	r1, [r3, #0]
 80189aa:	b111      	cbz	r1, 80189b2 <_reclaim_reent+0x3a>
 80189ac:	4620      	mov	r0, r4
 80189ae:	f000 f8f5 	bl	8018b9c <_free_r>
 80189b2:	69e3      	ldr	r3, [r4, #28]
 80189b4:	689d      	ldr	r5, [r3, #8]
 80189b6:	b15d      	cbz	r5, 80189d0 <_reclaim_reent+0x58>
 80189b8:	4629      	mov	r1, r5
 80189ba:	4620      	mov	r0, r4
 80189bc:	682d      	ldr	r5, [r5, #0]
 80189be:	f000 f8ed 	bl	8018b9c <_free_r>
 80189c2:	e7f8      	b.n	80189b6 <_reclaim_reent+0x3e>
 80189c4:	680e      	ldr	r6, [r1, #0]
 80189c6:	4620      	mov	r0, r4
 80189c8:	f000 f8e8 	bl	8018b9c <_free_r>
 80189cc:	4631      	mov	r1, r6
 80189ce:	e7e1      	b.n	8018994 <_reclaim_reent+0x1c>
 80189d0:	6961      	ldr	r1, [r4, #20]
 80189d2:	b111      	cbz	r1, 80189da <_reclaim_reent+0x62>
 80189d4:	4620      	mov	r0, r4
 80189d6:	f000 f8e1 	bl	8018b9c <_free_r>
 80189da:	69e1      	ldr	r1, [r4, #28]
 80189dc:	b111      	cbz	r1, 80189e4 <_reclaim_reent+0x6c>
 80189de:	4620      	mov	r0, r4
 80189e0:	f000 f8dc 	bl	8018b9c <_free_r>
 80189e4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80189e6:	b111      	cbz	r1, 80189ee <_reclaim_reent+0x76>
 80189e8:	4620      	mov	r0, r4
 80189ea:	f000 f8d7 	bl	8018b9c <_free_r>
 80189ee:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80189f0:	b111      	cbz	r1, 80189f8 <_reclaim_reent+0x80>
 80189f2:	4620      	mov	r0, r4
 80189f4:	f000 f8d2 	bl	8018b9c <_free_r>
 80189f8:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80189fa:	b111      	cbz	r1, 8018a02 <_reclaim_reent+0x8a>
 80189fc:	4620      	mov	r0, r4
 80189fe:	f000 f8cd 	bl	8018b9c <_free_r>
 8018a02:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8018a04:	b111      	cbz	r1, 8018a0c <_reclaim_reent+0x94>
 8018a06:	4620      	mov	r0, r4
 8018a08:	f000 f8c8 	bl	8018b9c <_free_r>
 8018a0c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8018a0e:	b111      	cbz	r1, 8018a16 <_reclaim_reent+0x9e>
 8018a10:	4620      	mov	r0, r4
 8018a12:	f000 f8c3 	bl	8018b9c <_free_r>
 8018a16:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8018a18:	b111      	cbz	r1, 8018a20 <_reclaim_reent+0xa8>
 8018a1a:	4620      	mov	r0, r4
 8018a1c:	f000 f8be 	bl	8018b9c <_free_r>
 8018a20:	6a23      	ldr	r3, [r4, #32]
 8018a22:	b11b      	cbz	r3, 8018a2c <_reclaim_reent+0xb4>
 8018a24:	4620      	mov	r0, r4
 8018a26:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8018a2a:	4718      	bx	r3
 8018a2c:	bd70      	pop	{r4, r5, r6, pc}
 8018a2e:	bf00      	nop
 8018a30:	200000f4 	.word	0x200000f4

08018a34 <_lseek_r>:
 8018a34:	b538      	push	{r3, r4, r5, lr}
 8018a36:	4d07      	ldr	r5, [pc, #28]	@ (8018a54 <_lseek_r+0x20>)
 8018a38:	4604      	mov	r4, r0
 8018a3a:	4608      	mov	r0, r1
 8018a3c:	4611      	mov	r1, r2
 8018a3e:	2200      	movs	r2, #0
 8018a40:	602a      	str	r2, [r5, #0]
 8018a42:	461a      	mov	r2, r3
 8018a44:	f7eb f8e9 	bl	8003c1a <_lseek>
 8018a48:	1c43      	adds	r3, r0, #1
 8018a4a:	d102      	bne.n	8018a52 <_lseek_r+0x1e>
 8018a4c:	682b      	ldr	r3, [r5, #0]
 8018a4e:	b103      	cbz	r3, 8018a52 <_lseek_r+0x1e>
 8018a50:	6023      	str	r3, [r4, #0]
 8018a52:	bd38      	pop	{r3, r4, r5, pc}
 8018a54:	200110d8 	.word	0x200110d8

08018a58 <_read_r>:
 8018a58:	b538      	push	{r3, r4, r5, lr}
 8018a5a:	4d07      	ldr	r5, [pc, #28]	@ (8018a78 <_read_r+0x20>)
 8018a5c:	4604      	mov	r4, r0
 8018a5e:	4608      	mov	r0, r1
 8018a60:	4611      	mov	r1, r2
 8018a62:	2200      	movs	r2, #0
 8018a64:	602a      	str	r2, [r5, #0]
 8018a66:	461a      	mov	r2, r3
 8018a68:	f7eb f877 	bl	8003b5a <_read>
 8018a6c:	1c43      	adds	r3, r0, #1
 8018a6e:	d102      	bne.n	8018a76 <_read_r+0x1e>
 8018a70:	682b      	ldr	r3, [r5, #0]
 8018a72:	b103      	cbz	r3, 8018a76 <_read_r+0x1e>
 8018a74:	6023      	str	r3, [r4, #0]
 8018a76:	bd38      	pop	{r3, r4, r5, pc}
 8018a78:	200110d8 	.word	0x200110d8

08018a7c <_sbrk_r>:
 8018a7c:	b538      	push	{r3, r4, r5, lr}
 8018a7e:	4d06      	ldr	r5, [pc, #24]	@ (8018a98 <_sbrk_r+0x1c>)
 8018a80:	2300      	movs	r3, #0
 8018a82:	4604      	mov	r4, r0
 8018a84:	4608      	mov	r0, r1
 8018a86:	602b      	str	r3, [r5, #0]
 8018a88:	f7eb f8d4 	bl	8003c34 <_sbrk>
 8018a8c:	1c43      	adds	r3, r0, #1
 8018a8e:	d102      	bne.n	8018a96 <_sbrk_r+0x1a>
 8018a90:	682b      	ldr	r3, [r5, #0]
 8018a92:	b103      	cbz	r3, 8018a96 <_sbrk_r+0x1a>
 8018a94:	6023      	str	r3, [r4, #0]
 8018a96:	bd38      	pop	{r3, r4, r5, pc}
 8018a98:	200110d8 	.word	0x200110d8

08018a9c <_write_r>:
 8018a9c:	b538      	push	{r3, r4, r5, lr}
 8018a9e:	4d07      	ldr	r5, [pc, #28]	@ (8018abc <_write_r+0x20>)
 8018aa0:	4604      	mov	r4, r0
 8018aa2:	4608      	mov	r0, r1
 8018aa4:	4611      	mov	r1, r2
 8018aa6:	2200      	movs	r2, #0
 8018aa8:	602a      	str	r2, [r5, #0]
 8018aaa:	461a      	mov	r2, r3
 8018aac:	f7eb f872 	bl	8003b94 <_write>
 8018ab0:	1c43      	adds	r3, r0, #1
 8018ab2:	d102      	bne.n	8018aba <_write_r+0x1e>
 8018ab4:	682b      	ldr	r3, [r5, #0]
 8018ab6:	b103      	cbz	r3, 8018aba <_write_r+0x1e>
 8018ab8:	6023      	str	r3, [r4, #0]
 8018aba:	bd38      	pop	{r3, r4, r5, pc}
 8018abc:	200110d8 	.word	0x200110d8

08018ac0 <__errno>:
 8018ac0:	4b01      	ldr	r3, [pc, #4]	@ (8018ac8 <__errno+0x8>)
 8018ac2:	6818      	ldr	r0, [r3, #0]
 8018ac4:	4770      	bx	lr
 8018ac6:	bf00      	nop
 8018ac8:	200000f4 	.word	0x200000f4

08018acc <__libc_init_array>:
 8018acc:	b570      	push	{r4, r5, r6, lr}
 8018ace:	4d0d      	ldr	r5, [pc, #52]	@ (8018b04 <__libc_init_array+0x38>)
 8018ad0:	4c0d      	ldr	r4, [pc, #52]	@ (8018b08 <__libc_init_array+0x3c>)
 8018ad2:	1b64      	subs	r4, r4, r5
 8018ad4:	10a4      	asrs	r4, r4, #2
 8018ad6:	2600      	movs	r6, #0
 8018ad8:	42a6      	cmp	r6, r4
 8018ada:	d109      	bne.n	8018af0 <__libc_init_array+0x24>
 8018adc:	4d0b      	ldr	r5, [pc, #44]	@ (8018b0c <__libc_init_array+0x40>)
 8018ade:	4c0c      	ldr	r4, [pc, #48]	@ (8018b10 <__libc_init_array+0x44>)
 8018ae0:	f000 fef6 	bl	80198d0 <_init>
 8018ae4:	1b64      	subs	r4, r4, r5
 8018ae6:	10a4      	asrs	r4, r4, #2
 8018ae8:	2600      	movs	r6, #0
 8018aea:	42a6      	cmp	r6, r4
 8018aec:	d105      	bne.n	8018afa <__libc_init_array+0x2e>
 8018aee:	bd70      	pop	{r4, r5, r6, pc}
 8018af0:	f855 3b04 	ldr.w	r3, [r5], #4
 8018af4:	4798      	blx	r3
 8018af6:	3601      	adds	r6, #1
 8018af8:	e7ee      	b.n	8018ad8 <__libc_init_array+0xc>
 8018afa:	f855 3b04 	ldr.w	r3, [r5], #4
 8018afe:	4798      	blx	r3
 8018b00:	3601      	adds	r6, #1
 8018b02:	e7f2      	b.n	8018aea <__libc_init_array+0x1e>
 8018b04:	0801a68c 	.word	0x0801a68c
 8018b08:	0801a68c 	.word	0x0801a68c
 8018b0c:	0801a68c 	.word	0x0801a68c
 8018b10:	0801a698 	.word	0x0801a698

08018b14 <__retarget_lock_init_recursive>:
 8018b14:	4770      	bx	lr

08018b16 <__retarget_lock_acquire_recursive>:
 8018b16:	4770      	bx	lr

08018b18 <__retarget_lock_release_recursive>:
 8018b18:	4770      	bx	lr

08018b1a <strcpy>:
 8018b1a:	4603      	mov	r3, r0
 8018b1c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8018b20:	f803 2b01 	strb.w	r2, [r3], #1
 8018b24:	2a00      	cmp	r2, #0
 8018b26:	d1f9      	bne.n	8018b1c <strcpy+0x2>
 8018b28:	4770      	bx	lr

08018b2a <memcpy>:
 8018b2a:	440a      	add	r2, r1
 8018b2c:	4291      	cmp	r1, r2
 8018b2e:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8018b32:	d100      	bne.n	8018b36 <memcpy+0xc>
 8018b34:	4770      	bx	lr
 8018b36:	b510      	push	{r4, lr}
 8018b38:	f811 4b01 	ldrb.w	r4, [r1], #1
 8018b3c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8018b40:	4291      	cmp	r1, r2
 8018b42:	d1f9      	bne.n	8018b38 <memcpy+0xe>
 8018b44:	bd10      	pop	{r4, pc}
	...

08018b48 <__assert_func>:
 8018b48:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8018b4a:	4614      	mov	r4, r2
 8018b4c:	461a      	mov	r2, r3
 8018b4e:	4b09      	ldr	r3, [pc, #36]	@ (8018b74 <__assert_func+0x2c>)
 8018b50:	681b      	ldr	r3, [r3, #0]
 8018b52:	4605      	mov	r5, r0
 8018b54:	68d8      	ldr	r0, [r3, #12]
 8018b56:	b14c      	cbz	r4, 8018b6c <__assert_func+0x24>
 8018b58:	4b07      	ldr	r3, [pc, #28]	@ (8018b78 <__assert_func+0x30>)
 8018b5a:	9100      	str	r1, [sp, #0]
 8018b5c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8018b60:	4906      	ldr	r1, [pc, #24]	@ (8018b7c <__assert_func+0x34>)
 8018b62:	462b      	mov	r3, r5
 8018b64:	f000 fd3e 	bl	80195e4 <fiprintf>
 8018b68:	f000 fde2 	bl	8019730 <abort>
 8018b6c:	4b04      	ldr	r3, [pc, #16]	@ (8018b80 <__assert_func+0x38>)
 8018b6e:	461c      	mov	r4, r3
 8018b70:	e7f3      	b.n	8018b5a <__assert_func+0x12>
 8018b72:	bf00      	nop
 8018b74:	200000f4 	.word	0x200000f4
 8018b78:	0801a513 	.word	0x0801a513
 8018b7c:	0801a520 	.word	0x0801a520
 8018b80:	0801a54e 	.word	0x0801a54e

08018b84 <__env_lock>:
 8018b84:	4801      	ldr	r0, [pc, #4]	@ (8018b8c <__env_lock+0x8>)
 8018b86:	f7ff bfc6 	b.w	8018b16 <__retarget_lock_acquire_recursive>
 8018b8a:	bf00      	nop
 8018b8c:	200110dc 	.word	0x200110dc

08018b90 <__env_unlock>:
 8018b90:	4801      	ldr	r0, [pc, #4]	@ (8018b98 <__env_unlock+0x8>)
 8018b92:	f7ff bfc1 	b.w	8018b18 <__retarget_lock_release_recursive>
 8018b96:	bf00      	nop
 8018b98:	200110dc 	.word	0x200110dc

08018b9c <_free_r>:
 8018b9c:	b538      	push	{r3, r4, r5, lr}
 8018b9e:	4605      	mov	r5, r0
 8018ba0:	2900      	cmp	r1, #0
 8018ba2:	d041      	beq.n	8018c28 <_free_r+0x8c>
 8018ba4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8018ba8:	1f0c      	subs	r4, r1, #4
 8018baa:	2b00      	cmp	r3, #0
 8018bac:	bfb8      	it	lt
 8018bae:	18e4      	addlt	r4, r4, r3
 8018bb0:	f7ff fbba 	bl	8018328 <__malloc_lock>
 8018bb4:	4a1d      	ldr	r2, [pc, #116]	@ (8018c2c <_free_r+0x90>)
 8018bb6:	6813      	ldr	r3, [r2, #0]
 8018bb8:	b933      	cbnz	r3, 8018bc8 <_free_r+0x2c>
 8018bba:	6063      	str	r3, [r4, #4]
 8018bbc:	6014      	str	r4, [r2, #0]
 8018bbe:	4628      	mov	r0, r5
 8018bc0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8018bc4:	f7ff bbb6 	b.w	8018334 <__malloc_unlock>
 8018bc8:	42a3      	cmp	r3, r4
 8018bca:	d908      	bls.n	8018bde <_free_r+0x42>
 8018bcc:	6820      	ldr	r0, [r4, #0]
 8018bce:	1821      	adds	r1, r4, r0
 8018bd0:	428b      	cmp	r3, r1
 8018bd2:	bf01      	itttt	eq
 8018bd4:	6819      	ldreq	r1, [r3, #0]
 8018bd6:	685b      	ldreq	r3, [r3, #4]
 8018bd8:	1809      	addeq	r1, r1, r0
 8018bda:	6021      	streq	r1, [r4, #0]
 8018bdc:	e7ed      	b.n	8018bba <_free_r+0x1e>
 8018bde:	461a      	mov	r2, r3
 8018be0:	685b      	ldr	r3, [r3, #4]
 8018be2:	b10b      	cbz	r3, 8018be8 <_free_r+0x4c>
 8018be4:	42a3      	cmp	r3, r4
 8018be6:	d9fa      	bls.n	8018bde <_free_r+0x42>
 8018be8:	6811      	ldr	r1, [r2, #0]
 8018bea:	1850      	adds	r0, r2, r1
 8018bec:	42a0      	cmp	r0, r4
 8018bee:	d10b      	bne.n	8018c08 <_free_r+0x6c>
 8018bf0:	6820      	ldr	r0, [r4, #0]
 8018bf2:	4401      	add	r1, r0
 8018bf4:	1850      	adds	r0, r2, r1
 8018bf6:	4283      	cmp	r3, r0
 8018bf8:	6011      	str	r1, [r2, #0]
 8018bfa:	d1e0      	bne.n	8018bbe <_free_r+0x22>
 8018bfc:	6818      	ldr	r0, [r3, #0]
 8018bfe:	685b      	ldr	r3, [r3, #4]
 8018c00:	6053      	str	r3, [r2, #4]
 8018c02:	4408      	add	r0, r1
 8018c04:	6010      	str	r0, [r2, #0]
 8018c06:	e7da      	b.n	8018bbe <_free_r+0x22>
 8018c08:	d902      	bls.n	8018c10 <_free_r+0x74>
 8018c0a:	230c      	movs	r3, #12
 8018c0c:	602b      	str	r3, [r5, #0]
 8018c0e:	e7d6      	b.n	8018bbe <_free_r+0x22>
 8018c10:	6820      	ldr	r0, [r4, #0]
 8018c12:	1821      	adds	r1, r4, r0
 8018c14:	428b      	cmp	r3, r1
 8018c16:	bf04      	itt	eq
 8018c18:	6819      	ldreq	r1, [r3, #0]
 8018c1a:	685b      	ldreq	r3, [r3, #4]
 8018c1c:	6063      	str	r3, [r4, #4]
 8018c1e:	bf04      	itt	eq
 8018c20:	1809      	addeq	r1, r1, r0
 8018c22:	6021      	streq	r1, [r4, #0]
 8018c24:	6054      	str	r4, [r2, #4]
 8018c26:	e7ca      	b.n	8018bbe <_free_r+0x22>
 8018c28:	bd38      	pop	{r3, r4, r5, pc}
 8018c2a:	bf00      	nop
 8018c2c:	20010f98 	.word	0x20010f98

08018c30 <_malloc_usable_size_r>:
 8018c30:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8018c34:	1f18      	subs	r0, r3, #4
 8018c36:	2b00      	cmp	r3, #0
 8018c38:	bfbc      	itt	lt
 8018c3a:	580b      	ldrlt	r3, [r1, r0]
 8018c3c:	18c0      	addlt	r0, r0, r3
 8018c3e:	4770      	bx	lr

08018c40 <__ssputs_r>:
 8018c40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018c44:	688e      	ldr	r6, [r1, #8]
 8018c46:	461f      	mov	r7, r3
 8018c48:	42be      	cmp	r6, r7
 8018c4a:	680b      	ldr	r3, [r1, #0]
 8018c4c:	4682      	mov	sl, r0
 8018c4e:	460c      	mov	r4, r1
 8018c50:	4690      	mov	r8, r2
 8018c52:	d82d      	bhi.n	8018cb0 <__ssputs_r+0x70>
 8018c54:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8018c58:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8018c5c:	d026      	beq.n	8018cac <__ssputs_r+0x6c>
 8018c5e:	6965      	ldr	r5, [r4, #20]
 8018c60:	6909      	ldr	r1, [r1, #16]
 8018c62:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8018c66:	eba3 0901 	sub.w	r9, r3, r1
 8018c6a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8018c6e:	1c7b      	adds	r3, r7, #1
 8018c70:	444b      	add	r3, r9
 8018c72:	106d      	asrs	r5, r5, #1
 8018c74:	429d      	cmp	r5, r3
 8018c76:	bf38      	it	cc
 8018c78:	461d      	movcc	r5, r3
 8018c7a:	0553      	lsls	r3, r2, #21
 8018c7c:	d527      	bpl.n	8018cce <__ssputs_r+0x8e>
 8018c7e:	4629      	mov	r1, r5
 8018c80:	f7ff fad2 	bl	8018228 <_malloc_r>
 8018c84:	4606      	mov	r6, r0
 8018c86:	b360      	cbz	r0, 8018ce2 <__ssputs_r+0xa2>
 8018c88:	6921      	ldr	r1, [r4, #16]
 8018c8a:	464a      	mov	r2, r9
 8018c8c:	f7ff ff4d 	bl	8018b2a <memcpy>
 8018c90:	89a3      	ldrh	r3, [r4, #12]
 8018c92:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8018c96:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8018c9a:	81a3      	strh	r3, [r4, #12]
 8018c9c:	6126      	str	r6, [r4, #16]
 8018c9e:	6165      	str	r5, [r4, #20]
 8018ca0:	444e      	add	r6, r9
 8018ca2:	eba5 0509 	sub.w	r5, r5, r9
 8018ca6:	6026      	str	r6, [r4, #0]
 8018ca8:	60a5      	str	r5, [r4, #8]
 8018caa:	463e      	mov	r6, r7
 8018cac:	42be      	cmp	r6, r7
 8018cae:	d900      	bls.n	8018cb2 <__ssputs_r+0x72>
 8018cb0:	463e      	mov	r6, r7
 8018cb2:	6820      	ldr	r0, [r4, #0]
 8018cb4:	4632      	mov	r2, r6
 8018cb6:	4641      	mov	r1, r8
 8018cb8:	f7ff fdf6 	bl	80188a8 <memmove>
 8018cbc:	68a3      	ldr	r3, [r4, #8]
 8018cbe:	1b9b      	subs	r3, r3, r6
 8018cc0:	60a3      	str	r3, [r4, #8]
 8018cc2:	6823      	ldr	r3, [r4, #0]
 8018cc4:	4433      	add	r3, r6
 8018cc6:	6023      	str	r3, [r4, #0]
 8018cc8:	2000      	movs	r0, #0
 8018cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018cce:	462a      	mov	r2, r5
 8018cd0:	f7ff fbaa 	bl	8018428 <_realloc_r>
 8018cd4:	4606      	mov	r6, r0
 8018cd6:	2800      	cmp	r0, #0
 8018cd8:	d1e0      	bne.n	8018c9c <__ssputs_r+0x5c>
 8018cda:	6921      	ldr	r1, [r4, #16]
 8018cdc:	4650      	mov	r0, sl
 8018cde:	f7ff ff5d 	bl	8018b9c <_free_r>
 8018ce2:	230c      	movs	r3, #12
 8018ce4:	f8ca 3000 	str.w	r3, [sl]
 8018ce8:	89a3      	ldrh	r3, [r4, #12]
 8018cea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8018cee:	81a3      	strh	r3, [r4, #12]
 8018cf0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8018cf4:	e7e9      	b.n	8018cca <__ssputs_r+0x8a>
	...

08018cf8 <_svfiprintf_r>:
 8018cf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018cfc:	4698      	mov	r8, r3
 8018cfe:	898b      	ldrh	r3, [r1, #12]
 8018d00:	061b      	lsls	r3, r3, #24
 8018d02:	b09d      	sub	sp, #116	@ 0x74
 8018d04:	4607      	mov	r7, r0
 8018d06:	460d      	mov	r5, r1
 8018d08:	4614      	mov	r4, r2
 8018d0a:	d510      	bpl.n	8018d2e <_svfiprintf_r+0x36>
 8018d0c:	690b      	ldr	r3, [r1, #16]
 8018d0e:	b973      	cbnz	r3, 8018d2e <_svfiprintf_r+0x36>
 8018d10:	2140      	movs	r1, #64	@ 0x40
 8018d12:	f7ff fa89 	bl	8018228 <_malloc_r>
 8018d16:	6028      	str	r0, [r5, #0]
 8018d18:	6128      	str	r0, [r5, #16]
 8018d1a:	b930      	cbnz	r0, 8018d2a <_svfiprintf_r+0x32>
 8018d1c:	230c      	movs	r3, #12
 8018d1e:	603b      	str	r3, [r7, #0]
 8018d20:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8018d24:	b01d      	add	sp, #116	@ 0x74
 8018d26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018d2a:	2340      	movs	r3, #64	@ 0x40
 8018d2c:	616b      	str	r3, [r5, #20]
 8018d2e:	2300      	movs	r3, #0
 8018d30:	9309      	str	r3, [sp, #36]	@ 0x24
 8018d32:	2320      	movs	r3, #32
 8018d34:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8018d38:	f8cd 800c 	str.w	r8, [sp, #12]
 8018d3c:	2330      	movs	r3, #48	@ 0x30
 8018d3e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8018edc <_svfiprintf_r+0x1e4>
 8018d42:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8018d46:	f04f 0901 	mov.w	r9, #1
 8018d4a:	4623      	mov	r3, r4
 8018d4c:	469a      	mov	sl, r3
 8018d4e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8018d52:	b10a      	cbz	r2, 8018d58 <_svfiprintf_r+0x60>
 8018d54:	2a25      	cmp	r2, #37	@ 0x25
 8018d56:	d1f9      	bne.n	8018d4c <_svfiprintf_r+0x54>
 8018d58:	ebba 0b04 	subs.w	fp, sl, r4
 8018d5c:	d00b      	beq.n	8018d76 <_svfiprintf_r+0x7e>
 8018d5e:	465b      	mov	r3, fp
 8018d60:	4622      	mov	r2, r4
 8018d62:	4629      	mov	r1, r5
 8018d64:	4638      	mov	r0, r7
 8018d66:	f7ff ff6b 	bl	8018c40 <__ssputs_r>
 8018d6a:	3001      	adds	r0, #1
 8018d6c:	f000 80a7 	beq.w	8018ebe <_svfiprintf_r+0x1c6>
 8018d70:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8018d72:	445a      	add	r2, fp
 8018d74:	9209      	str	r2, [sp, #36]	@ 0x24
 8018d76:	f89a 3000 	ldrb.w	r3, [sl]
 8018d7a:	2b00      	cmp	r3, #0
 8018d7c:	f000 809f 	beq.w	8018ebe <_svfiprintf_r+0x1c6>
 8018d80:	2300      	movs	r3, #0
 8018d82:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8018d86:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8018d8a:	f10a 0a01 	add.w	sl, sl, #1
 8018d8e:	9304      	str	r3, [sp, #16]
 8018d90:	9307      	str	r3, [sp, #28]
 8018d92:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8018d96:	931a      	str	r3, [sp, #104]	@ 0x68
 8018d98:	4654      	mov	r4, sl
 8018d9a:	2205      	movs	r2, #5
 8018d9c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018da0:	484e      	ldr	r0, [pc, #312]	@ (8018edc <_svfiprintf_r+0x1e4>)
 8018da2:	f7e7 fa4d 	bl	8000240 <memchr>
 8018da6:	9a04      	ldr	r2, [sp, #16]
 8018da8:	b9d8      	cbnz	r0, 8018de2 <_svfiprintf_r+0xea>
 8018daa:	06d0      	lsls	r0, r2, #27
 8018dac:	bf44      	itt	mi
 8018dae:	2320      	movmi	r3, #32
 8018db0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8018db4:	0711      	lsls	r1, r2, #28
 8018db6:	bf44      	itt	mi
 8018db8:	232b      	movmi	r3, #43	@ 0x2b
 8018dba:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8018dbe:	f89a 3000 	ldrb.w	r3, [sl]
 8018dc2:	2b2a      	cmp	r3, #42	@ 0x2a
 8018dc4:	d015      	beq.n	8018df2 <_svfiprintf_r+0xfa>
 8018dc6:	9a07      	ldr	r2, [sp, #28]
 8018dc8:	4654      	mov	r4, sl
 8018dca:	2000      	movs	r0, #0
 8018dcc:	f04f 0c0a 	mov.w	ip, #10
 8018dd0:	4621      	mov	r1, r4
 8018dd2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8018dd6:	3b30      	subs	r3, #48	@ 0x30
 8018dd8:	2b09      	cmp	r3, #9
 8018dda:	d94b      	bls.n	8018e74 <_svfiprintf_r+0x17c>
 8018ddc:	b1b0      	cbz	r0, 8018e0c <_svfiprintf_r+0x114>
 8018dde:	9207      	str	r2, [sp, #28]
 8018de0:	e014      	b.n	8018e0c <_svfiprintf_r+0x114>
 8018de2:	eba0 0308 	sub.w	r3, r0, r8
 8018de6:	fa09 f303 	lsl.w	r3, r9, r3
 8018dea:	4313      	orrs	r3, r2
 8018dec:	9304      	str	r3, [sp, #16]
 8018dee:	46a2      	mov	sl, r4
 8018df0:	e7d2      	b.n	8018d98 <_svfiprintf_r+0xa0>
 8018df2:	9b03      	ldr	r3, [sp, #12]
 8018df4:	1d19      	adds	r1, r3, #4
 8018df6:	681b      	ldr	r3, [r3, #0]
 8018df8:	9103      	str	r1, [sp, #12]
 8018dfa:	2b00      	cmp	r3, #0
 8018dfc:	bfbb      	ittet	lt
 8018dfe:	425b      	neglt	r3, r3
 8018e00:	f042 0202 	orrlt.w	r2, r2, #2
 8018e04:	9307      	strge	r3, [sp, #28]
 8018e06:	9307      	strlt	r3, [sp, #28]
 8018e08:	bfb8      	it	lt
 8018e0a:	9204      	strlt	r2, [sp, #16]
 8018e0c:	7823      	ldrb	r3, [r4, #0]
 8018e0e:	2b2e      	cmp	r3, #46	@ 0x2e
 8018e10:	d10a      	bne.n	8018e28 <_svfiprintf_r+0x130>
 8018e12:	7863      	ldrb	r3, [r4, #1]
 8018e14:	2b2a      	cmp	r3, #42	@ 0x2a
 8018e16:	d132      	bne.n	8018e7e <_svfiprintf_r+0x186>
 8018e18:	9b03      	ldr	r3, [sp, #12]
 8018e1a:	1d1a      	adds	r2, r3, #4
 8018e1c:	681b      	ldr	r3, [r3, #0]
 8018e1e:	9203      	str	r2, [sp, #12]
 8018e20:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8018e24:	3402      	adds	r4, #2
 8018e26:	9305      	str	r3, [sp, #20]
 8018e28:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8018eec <_svfiprintf_r+0x1f4>
 8018e2c:	7821      	ldrb	r1, [r4, #0]
 8018e2e:	2203      	movs	r2, #3
 8018e30:	4650      	mov	r0, sl
 8018e32:	f7e7 fa05 	bl	8000240 <memchr>
 8018e36:	b138      	cbz	r0, 8018e48 <_svfiprintf_r+0x150>
 8018e38:	9b04      	ldr	r3, [sp, #16]
 8018e3a:	eba0 000a 	sub.w	r0, r0, sl
 8018e3e:	2240      	movs	r2, #64	@ 0x40
 8018e40:	4082      	lsls	r2, r0
 8018e42:	4313      	orrs	r3, r2
 8018e44:	3401      	adds	r4, #1
 8018e46:	9304      	str	r3, [sp, #16]
 8018e48:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018e4c:	4824      	ldr	r0, [pc, #144]	@ (8018ee0 <_svfiprintf_r+0x1e8>)
 8018e4e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8018e52:	2206      	movs	r2, #6
 8018e54:	f7e7 f9f4 	bl	8000240 <memchr>
 8018e58:	2800      	cmp	r0, #0
 8018e5a:	d036      	beq.n	8018eca <_svfiprintf_r+0x1d2>
 8018e5c:	4b21      	ldr	r3, [pc, #132]	@ (8018ee4 <_svfiprintf_r+0x1ec>)
 8018e5e:	bb1b      	cbnz	r3, 8018ea8 <_svfiprintf_r+0x1b0>
 8018e60:	9b03      	ldr	r3, [sp, #12]
 8018e62:	3307      	adds	r3, #7
 8018e64:	f023 0307 	bic.w	r3, r3, #7
 8018e68:	3308      	adds	r3, #8
 8018e6a:	9303      	str	r3, [sp, #12]
 8018e6c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018e6e:	4433      	add	r3, r6
 8018e70:	9309      	str	r3, [sp, #36]	@ 0x24
 8018e72:	e76a      	b.n	8018d4a <_svfiprintf_r+0x52>
 8018e74:	fb0c 3202 	mla	r2, ip, r2, r3
 8018e78:	460c      	mov	r4, r1
 8018e7a:	2001      	movs	r0, #1
 8018e7c:	e7a8      	b.n	8018dd0 <_svfiprintf_r+0xd8>
 8018e7e:	2300      	movs	r3, #0
 8018e80:	3401      	adds	r4, #1
 8018e82:	9305      	str	r3, [sp, #20]
 8018e84:	4619      	mov	r1, r3
 8018e86:	f04f 0c0a 	mov.w	ip, #10
 8018e8a:	4620      	mov	r0, r4
 8018e8c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8018e90:	3a30      	subs	r2, #48	@ 0x30
 8018e92:	2a09      	cmp	r2, #9
 8018e94:	d903      	bls.n	8018e9e <_svfiprintf_r+0x1a6>
 8018e96:	2b00      	cmp	r3, #0
 8018e98:	d0c6      	beq.n	8018e28 <_svfiprintf_r+0x130>
 8018e9a:	9105      	str	r1, [sp, #20]
 8018e9c:	e7c4      	b.n	8018e28 <_svfiprintf_r+0x130>
 8018e9e:	fb0c 2101 	mla	r1, ip, r1, r2
 8018ea2:	4604      	mov	r4, r0
 8018ea4:	2301      	movs	r3, #1
 8018ea6:	e7f0      	b.n	8018e8a <_svfiprintf_r+0x192>
 8018ea8:	ab03      	add	r3, sp, #12
 8018eaa:	9300      	str	r3, [sp, #0]
 8018eac:	462a      	mov	r2, r5
 8018eae:	4b0e      	ldr	r3, [pc, #56]	@ (8018ee8 <_svfiprintf_r+0x1f0>)
 8018eb0:	a904      	add	r1, sp, #16
 8018eb2:	4638      	mov	r0, r7
 8018eb4:	f3af 8000 	nop.w
 8018eb8:	1c42      	adds	r2, r0, #1
 8018eba:	4606      	mov	r6, r0
 8018ebc:	d1d6      	bne.n	8018e6c <_svfiprintf_r+0x174>
 8018ebe:	89ab      	ldrh	r3, [r5, #12]
 8018ec0:	065b      	lsls	r3, r3, #25
 8018ec2:	f53f af2d 	bmi.w	8018d20 <_svfiprintf_r+0x28>
 8018ec6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8018ec8:	e72c      	b.n	8018d24 <_svfiprintf_r+0x2c>
 8018eca:	ab03      	add	r3, sp, #12
 8018ecc:	9300      	str	r3, [sp, #0]
 8018ece:	462a      	mov	r2, r5
 8018ed0:	4b05      	ldr	r3, [pc, #20]	@ (8018ee8 <_svfiprintf_r+0x1f0>)
 8018ed2:	a904      	add	r1, sp, #16
 8018ed4:	4638      	mov	r0, r7
 8018ed6:	f000 f9bb 	bl	8019250 <_printf_i>
 8018eda:	e7ed      	b.n	8018eb8 <_svfiprintf_r+0x1c0>
 8018edc:	0801a54f 	.word	0x0801a54f
 8018ee0:	0801a559 	.word	0x0801a559
 8018ee4:	00000000 	.word	0x00000000
 8018ee8:	08018c41 	.word	0x08018c41
 8018eec:	0801a555 	.word	0x0801a555

08018ef0 <__sfputc_r>:
 8018ef0:	6893      	ldr	r3, [r2, #8]
 8018ef2:	3b01      	subs	r3, #1
 8018ef4:	2b00      	cmp	r3, #0
 8018ef6:	b410      	push	{r4}
 8018ef8:	6093      	str	r3, [r2, #8]
 8018efa:	da08      	bge.n	8018f0e <__sfputc_r+0x1e>
 8018efc:	6994      	ldr	r4, [r2, #24]
 8018efe:	42a3      	cmp	r3, r4
 8018f00:	db01      	blt.n	8018f06 <__sfputc_r+0x16>
 8018f02:	290a      	cmp	r1, #10
 8018f04:	d103      	bne.n	8018f0e <__sfputc_r+0x1e>
 8018f06:	f85d 4b04 	ldr.w	r4, [sp], #4
 8018f0a:	f000 bb7d 	b.w	8019608 <__swbuf_r>
 8018f0e:	6813      	ldr	r3, [r2, #0]
 8018f10:	1c58      	adds	r0, r3, #1
 8018f12:	6010      	str	r0, [r2, #0]
 8018f14:	7019      	strb	r1, [r3, #0]
 8018f16:	4608      	mov	r0, r1
 8018f18:	f85d 4b04 	ldr.w	r4, [sp], #4
 8018f1c:	4770      	bx	lr

08018f1e <__sfputs_r>:
 8018f1e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018f20:	4606      	mov	r6, r0
 8018f22:	460f      	mov	r7, r1
 8018f24:	4614      	mov	r4, r2
 8018f26:	18d5      	adds	r5, r2, r3
 8018f28:	42ac      	cmp	r4, r5
 8018f2a:	d101      	bne.n	8018f30 <__sfputs_r+0x12>
 8018f2c:	2000      	movs	r0, #0
 8018f2e:	e007      	b.n	8018f40 <__sfputs_r+0x22>
 8018f30:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018f34:	463a      	mov	r2, r7
 8018f36:	4630      	mov	r0, r6
 8018f38:	f7ff ffda 	bl	8018ef0 <__sfputc_r>
 8018f3c:	1c43      	adds	r3, r0, #1
 8018f3e:	d1f3      	bne.n	8018f28 <__sfputs_r+0xa>
 8018f40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08018f44 <_vfiprintf_r>:
 8018f44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018f48:	460d      	mov	r5, r1
 8018f4a:	b09d      	sub	sp, #116	@ 0x74
 8018f4c:	4614      	mov	r4, r2
 8018f4e:	4698      	mov	r8, r3
 8018f50:	4606      	mov	r6, r0
 8018f52:	b118      	cbz	r0, 8018f5c <_vfiprintf_r+0x18>
 8018f54:	6a03      	ldr	r3, [r0, #32]
 8018f56:	b90b      	cbnz	r3, 8018f5c <_vfiprintf_r+0x18>
 8018f58:	f7ff fb98 	bl	801868c <__sinit>
 8018f5c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8018f5e:	07d9      	lsls	r1, r3, #31
 8018f60:	d405      	bmi.n	8018f6e <_vfiprintf_r+0x2a>
 8018f62:	89ab      	ldrh	r3, [r5, #12]
 8018f64:	059a      	lsls	r2, r3, #22
 8018f66:	d402      	bmi.n	8018f6e <_vfiprintf_r+0x2a>
 8018f68:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8018f6a:	f7ff fdd4 	bl	8018b16 <__retarget_lock_acquire_recursive>
 8018f6e:	89ab      	ldrh	r3, [r5, #12]
 8018f70:	071b      	lsls	r3, r3, #28
 8018f72:	d501      	bpl.n	8018f78 <_vfiprintf_r+0x34>
 8018f74:	692b      	ldr	r3, [r5, #16]
 8018f76:	b99b      	cbnz	r3, 8018fa0 <_vfiprintf_r+0x5c>
 8018f78:	4629      	mov	r1, r5
 8018f7a:	4630      	mov	r0, r6
 8018f7c:	f000 fb82 	bl	8019684 <__swsetup_r>
 8018f80:	b170      	cbz	r0, 8018fa0 <_vfiprintf_r+0x5c>
 8018f82:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8018f84:	07dc      	lsls	r4, r3, #31
 8018f86:	d504      	bpl.n	8018f92 <_vfiprintf_r+0x4e>
 8018f88:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8018f8c:	b01d      	add	sp, #116	@ 0x74
 8018f8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018f92:	89ab      	ldrh	r3, [r5, #12]
 8018f94:	0598      	lsls	r0, r3, #22
 8018f96:	d4f7      	bmi.n	8018f88 <_vfiprintf_r+0x44>
 8018f98:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8018f9a:	f7ff fdbd 	bl	8018b18 <__retarget_lock_release_recursive>
 8018f9e:	e7f3      	b.n	8018f88 <_vfiprintf_r+0x44>
 8018fa0:	2300      	movs	r3, #0
 8018fa2:	9309      	str	r3, [sp, #36]	@ 0x24
 8018fa4:	2320      	movs	r3, #32
 8018fa6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8018faa:	f8cd 800c 	str.w	r8, [sp, #12]
 8018fae:	2330      	movs	r3, #48	@ 0x30
 8018fb0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8019160 <_vfiprintf_r+0x21c>
 8018fb4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8018fb8:	f04f 0901 	mov.w	r9, #1
 8018fbc:	4623      	mov	r3, r4
 8018fbe:	469a      	mov	sl, r3
 8018fc0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8018fc4:	b10a      	cbz	r2, 8018fca <_vfiprintf_r+0x86>
 8018fc6:	2a25      	cmp	r2, #37	@ 0x25
 8018fc8:	d1f9      	bne.n	8018fbe <_vfiprintf_r+0x7a>
 8018fca:	ebba 0b04 	subs.w	fp, sl, r4
 8018fce:	d00b      	beq.n	8018fe8 <_vfiprintf_r+0xa4>
 8018fd0:	465b      	mov	r3, fp
 8018fd2:	4622      	mov	r2, r4
 8018fd4:	4629      	mov	r1, r5
 8018fd6:	4630      	mov	r0, r6
 8018fd8:	f7ff ffa1 	bl	8018f1e <__sfputs_r>
 8018fdc:	3001      	adds	r0, #1
 8018fde:	f000 80a7 	beq.w	8019130 <_vfiprintf_r+0x1ec>
 8018fe2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8018fe4:	445a      	add	r2, fp
 8018fe6:	9209      	str	r2, [sp, #36]	@ 0x24
 8018fe8:	f89a 3000 	ldrb.w	r3, [sl]
 8018fec:	2b00      	cmp	r3, #0
 8018fee:	f000 809f 	beq.w	8019130 <_vfiprintf_r+0x1ec>
 8018ff2:	2300      	movs	r3, #0
 8018ff4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8018ff8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8018ffc:	f10a 0a01 	add.w	sl, sl, #1
 8019000:	9304      	str	r3, [sp, #16]
 8019002:	9307      	str	r3, [sp, #28]
 8019004:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8019008:	931a      	str	r3, [sp, #104]	@ 0x68
 801900a:	4654      	mov	r4, sl
 801900c:	2205      	movs	r2, #5
 801900e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019012:	4853      	ldr	r0, [pc, #332]	@ (8019160 <_vfiprintf_r+0x21c>)
 8019014:	f7e7 f914 	bl	8000240 <memchr>
 8019018:	9a04      	ldr	r2, [sp, #16]
 801901a:	b9d8      	cbnz	r0, 8019054 <_vfiprintf_r+0x110>
 801901c:	06d1      	lsls	r1, r2, #27
 801901e:	bf44      	itt	mi
 8019020:	2320      	movmi	r3, #32
 8019022:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8019026:	0713      	lsls	r3, r2, #28
 8019028:	bf44      	itt	mi
 801902a:	232b      	movmi	r3, #43	@ 0x2b
 801902c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8019030:	f89a 3000 	ldrb.w	r3, [sl]
 8019034:	2b2a      	cmp	r3, #42	@ 0x2a
 8019036:	d015      	beq.n	8019064 <_vfiprintf_r+0x120>
 8019038:	9a07      	ldr	r2, [sp, #28]
 801903a:	4654      	mov	r4, sl
 801903c:	2000      	movs	r0, #0
 801903e:	f04f 0c0a 	mov.w	ip, #10
 8019042:	4621      	mov	r1, r4
 8019044:	f811 3b01 	ldrb.w	r3, [r1], #1
 8019048:	3b30      	subs	r3, #48	@ 0x30
 801904a:	2b09      	cmp	r3, #9
 801904c:	d94b      	bls.n	80190e6 <_vfiprintf_r+0x1a2>
 801904e:	b1b0      	cbz	r0, 801907e <_vfiprintf_r+0x13a>
 8019050:	9207      	str	r2, [sp, #28]
 8019052:	e014      	b.n	801907e <_vfiprintf_r+0x13a>
 8019054:	eba0 0308 	sub.w	r3, r0, r8
 8019058:	fa09 f303 	lsl.w	r3, r9, r3
 801905c:	4313      	orrs	r3, r2
 801905e:	9304      	str	r3, [sp, #16]
 8019060:	46a2      	mov	sl, r4
 8019062:	e7d2      	b.n	801900a <_vfiprintf_r+0xc6>
 8019064:	9b03      	ldr	r3, [sp, #12]
 8019066:	1d19      	adds	r1, r3, #4
 8019068:	681b      	ldr	r3, [r3, #0]
 801906a:	9103      	str	r1, [sp, #12]
 801906c:	2b00      	cmp	r3, #0
 801906e:	bfbb      	ittet	lt
 8019070:	425b      	neglt	r3, r3
 8019072:	f042 0202 	orrlt.w	r2, r2, #2
 8019076:	9307      	strge	r3, [sp, #28]
 8019078:	9307      	strlt	r3, [sp, #28]
 801907a:	bfb8      	it	lt
 801907c:	9204      	strlt	r2, [sp, #16]
 801907e:	7823      	ldrb	r3, [r4, #0]
 8019080:	2b2e      	cmp	r3, #46	@ 0x2e
 8019082:	d10a      	bne.n	801909a <_vfiprintf_r+0x156>
 8019084:	7863      	ldrb	r3, [r4, #1]
 8019086:	2b2a      	cmp	r3, #42	@ 0x2a
 8019088:	d132      	bne.n	80190f0 <_vfiprintf_r+0x1ac>
 801908a:	9b03      	ldr	r3, [sp, #12]
 801908c:	1d1a      	adds	r2, r3, #4
 801908e:	681b      	ldr	r3, [r3, #0]
 8019090:	9203      	str	r2, [sp, #12]
 8019092:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8019096:	3402      	adds	r4, #2
 8019098:	9305      	str	r3, [sp, #20]
 801909a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8019170 <_vfiprintf_r+0x22c>
 801909e:	7821      	ldrb	r1, [r4, #0]
 80190a0:	2203      	movs	r2, #3
 80190a2:	4650      	mov	r0, sl
 80190a4:	f7e7 f8cc 	bl	8000240 <memchr>
 80190a8:	b138      	cbz	r0, 80190ba <_vfiprintf_r+0x176>
 80190aa:	9b04      	ldr	r3, [sp, #16]
 80190ac:	eba0 000a 	sub.w	r0, r0, sl
 80190b0:	2240      	movs	r2, #64	@ 0x40
 80190b2:	4082      	lsls	r2, r0
 80190b4:	4313      	orrs	r3, r2
 80190b6:	3401      	adds	r4, #1
 80190b8:	9304      	str	r3, [sp, #16]
 80190ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 80190be:	4829      	ldr	r0, [pc, #164]	@ (8019164 <_vfiprintf_r+0x220>)
 80190c0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80190c4:	2206      	movs	r2, #6
 80190c6:	f7e7 f8bb 	bl	8000240 <memchr>
 80190ca:	2800      	cmp	r0, #0
 80190cc:	d03f      	beq.n	801914e <_vfiprintf_r+0x20a>
 80190ce:	4b26      	ldr	r3, [pc, #152]	@ (8019168 <_vfiprintf_r+0x224>)
 80190d0:	bb1b      	cbnz	r3, 801911a <_vfiprintf_r+0x1d6>
 80190d2:	9b03      	ldr	r3, [sp, #12]
 80190d4:	3307      	adds	r3, #7
 80190d6:	f023 0307 	bic.w	r3, r3, #7
 80190da:	3308      	adds	r3, #8
 80190dc:	9303      	str	r3, [sp, #12]
 80190de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80190e0:	443b      	add	r3, r7
 80190e2:	9309      	str	r3, [sp, #36]	@ 0x24
 80190e4:	e76a      	b.n	8018fbc <_vfiprintf_r+0x78>
 80190e6:	fb0c 3202 	mla	r2, ip, r2, r3
 80190ea:	460c      	mov	r4, r1
 80190ec:	2001      	movs	r0, #1
 80190ee:	e7a8      	b.n	8019042 <_vfiprintf_r+0xfe>
 80190f0:	2300      	movs	r3, #0
 80190f2:	3401      	adds	r4, #1
 80190f4:	9305      	str	r3, [sp, #20]
 80190f6:	4619      	mov	r1, r3
 80190f8:	f04f 0c0a 	mov.w	ip, #10
 80190fc:	4620      	mov	r0, r4
 80190fe:	f810 2b01 	ldrb.w	r2, [r0], #1
 8019102:	3a30      	subs	r2, #48	@ 0x30
 8019104:	2a09      	cmp	r2, #9
 8019106:	d903      	bls.n	8019110 <_vfiprintf_r+0x1cc>
 8019108:	2b00      	cmp	r3, #0
 801910a:	d0c6      	beq.n	801909a <_vfiprintf_r+0x156>
 801910c:	9105      	str	r1, [sp, #20]
 801910e:	e7c4      	b.n	801909a <_vfiprintf_r+0x156>
 8019110:	fb0c 2101 	mla	r1, ip, r1, r2
 8019114:	4604      	mov	r4, r0
 8019116:	2301      	movs	r3, #1
 8019118:	e7f0      	b.n	80190fc <_vfiprintf_r+0x1b8>
 801911a:	ab03      	add	r3, sp, #12
 801911c:	9300      	str	r3, [sp, #0]
 801911e:	462a      	mov	r2, r5
 8019120:	4b12      	ldr	r3, [pc, #72]	@ (801916c <_vfiprintf_r+0x228>)
 8019122:	a904      	add	r1, sp, #16
 8019124:	4630      	mov	r0, r6
 8019126:	f3af 8000 	nop.w
 801912a:	4607      	mov	r7, r0
 801912c:	1c78      	adds	r0, r7, #1
 801912e:	d1d6      	bne.n	80190de <_vfiprintf_r+0x19a>
 8019130:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8019132:	07d9      	lsls	r1, r3, #31
 8019134:	d405      	bmi.n	8019142 <_vfiprintf_r+0x1fe>
 8019136:	89ab      	ldrh	r3, [r5, #12]
 8019138:	059a      	lsls	r2, r3, #22
 801913a:	d402      	bmi.n	8019142 <_vfiprintf_r+0x1fe>
 801913c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801913e:	f7ff fceb 	bl	8018b18 <__retarget_lock_release_recursive>
 8019142:	89ab      	ldrh	r3, [r5, #12]
 8019144:	065b      	lsls	r3, r3, #25
 8019146:	f53f af1f 	bmi.w	8018f88 <_vfiprintf_r+0x44>
 801914a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801914c:	e71e      	b.n	8018f8c <_vfiprintf_r+0x48>
 801914e:	ab03      	add	r3, sp, #12
 8019150:	9300      	str	r3, [sp, #0]
 8019152:	462a      	mov	r2, r5
 8019154:	4b05      	ldr	r3, [pc, #20]	@ (801916c <_vfiprintf_r+0x228>)
 8019156:	a904      	add	r1, sp, #16
 8019158:	4630      	mov	r0, r6
 801915a:	f000 f879 	bl	8019250 <_printf_i>
 801915e:	e7e4      	b.n	801912a <_vfiprintf_r+0x1e6>
 8019160:	0801a54f 	.word	0x0801a54f
 8019164:	0801a559 	.word	0x0801a559
 8019168:	00000000 	.word	0x00000000
 801916c:	08018f1f 	.word	0x08018f1f
 8019170:	0801a555 	.word	0x0801a555

08019174 <_printf_common>:
 8019174:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019178:	4616      	mov	r6, r2
 801917a:	4698      	mov	r8, r3
 801917c:	688a      	ldr	r2, [r1, #8]
 801917e:	690b      	ldr	r3, [r1, #16]
 8019180:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8019184:	4293      	cmp	r3, r2
 8019186:	bfb8      	it	lt
 8019188:	4613      	movlt	r3, r2
 801918a:	6033      	str	r3, [r6, #0]
 801918c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8019190:	4607      	mov	r7, r0
 8019192:	460c      	mov	r4, r1
 8019194:	b10a      	cbz	r2, 801919a <_printf_common+0x26>
 8019196:	3301      	adds	r3, #1
 8019198:	6033      	str	r3, [r6, #0]
 801919a:	6823      	ldr	r3, [r4, #0]
 801919c:	0699      	lsls	r1, r3, #26
 801919e:	bf42      	ittt	mi
 80191a0:	6833      	ldrmi	r3, [r6, #0]
 80191a2:	3302      	addmi	r3, #2
 80191a4:	6033      	strmi	r3, [r6, #0]
 80191a6:	6825      	ldr	r5, [r4, #0]
 80191a8:	f015 0506 	ands.w	r5, r5, #6
 80191ac:	d106      	bne.n	80191bc <_printf_common+0x48>
 80191ae:	f104 0a19 	add.w	sl, r4, #25
 80191b2:	68e3      	ldr	r3, [r4, #12]
 80191b4:	6832      	ldr	r2, [r6, #0]
 80191b6:	1a9b      	subs	r3, r3, r2
 80191b8:	42ab      	cmp	r3, r5
 80191ba:	dc26      	bgt.n	801920a <_printf_common+0x96>
 80191bc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80191c0:	6822      	ldr	r2, [r4, #0]
 80191c2:	3b00      	subs	r3, #0
 80191c4:	bf18      	it	ne
 80191c6:	2301      	movne	r3, #1
 80191c8:	0692      	lsls	r2, r2, #26
 80191ca:	d42b      	bmi.n	8019224 <_printf_common+0xb0>
 80191cc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80191d0:	4641      	mov	r1, r8
 80191d2:	4638      	mov	r0, r7
 80191d4:	47c8      	blx	r9
 80191d6:	3001      	adds	r0, #1
 80191d8:	d01e      	beq.n	8019218 <_printf_common+0xa4>
 80191da:	6823      	ldr	r3, [r4, #0]
 80191dc:	6922      	ldr	r2, [r4, #16]
 80191de:	f003 0306 	and.w	r3, r3, #6
 80191e2:	2b04      	cmp	r3, #4
 80191e4:	bf02      	ittt	eq
 80191e6:	68e5      	ldreq	r5, [r4, #12]
 80191e8:	6833      	ldreq	r3, [r6, #0]
 80191ea:	1aed      	subeq	r5, r5, r3
 80191ec:	68a3      	ldr	r3, [r4, #8]
 80191ee:	bf0c      	ite	eq
 80191f0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80191f4:	2500      	movne	r5, #0
 80191f6:	4293      	cmp	r3, r2
 80191f8:	bfc4      	itt	gt
 80191fa:	1a9b      	subgt	r3, r3, r2
 80191fc:	18ed      	addgt	r5, r5, r3
 80191fe:	2600      	movs	r6, #0
 8019200:	341a      	adds	r4, #26
 8019202:	42b5      	cmp	r5, r6
 8019204:	d11a      	bne.n	801923c <_printf_common+0xc8>
 8019206:	2000      	movs	r0, #0
 8019208:	e008      	b.n	801921c <_printf_common+0xa8>
 801920a:	2301      	movs	r3, #1
 801920c:	4652      	mov	r2, sl
 801920e:	4641      	mov	r1, r8
 8019210:	4638      	mov	r0, r7
 8019212:	47c8      	blx	r9
 8019214:	3001      	adds	r0, #1
 8019216:	d103      	bne.n	8019220 <_printf_common+0xac>
 8019218:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801921c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019220:	3501      	adds	r5, #1
 8019222:	e7c6      	b.n	80191b2 <_printf_common+0x3e>
 8019224:	18e1      	adds	r1, r4, r3
 8019226:	1c5a      	adds	r2, r3, #1
 8019228:	2030      	movs	r0, #48	@ 0x30
 801922a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801922e:	4422      	add	r2, r4
 8019230:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8019234:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8019238:	3302      	adds	r3, #2
 801923a:	e7c7      	b.n	80191cc <_printf_common+0x58>
 801923c:	2301      	movs	r3, #1
 801923e:	4622      	mov	r2, r4
 8019240:	4641      	mov	r1, r8
 8019242:	4638      	mov	r0, r7
 8019244:	47c8      	blx	r9
 8019246:	3001      	adds	r0, #1
 8019248:	d0e6      	beq.n	8019218 <_printf_common+0xa4>
 801924a:	3601      	adds	r6, #1
 801924c:	e7d9      	b.n	8019202 <_printf_common+0x8e>
	...

08019250 <_printf_i>:
 8019250:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8019254:	7e0f      	ldrb	r7, [r1, #24]
 8019256:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8019258:	2f78      	cmp	r7, #120	@ 0x78
 801925a:	4691      	mov	r9, r2
 801925c:	4680      	mov	r8, r0
 801925e:	460c      	mov	r4, r1
 8019260:	469a      	mov	sl, r3
 8019262:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8019266:	d807      	bhi.n	8019278 <_printf_i+0x28>
 8019268:	2f62      	cmp	r7, #98	@ 0x62
 801926a:	d80a      	bhi.n	8019282 <_printf_i+0x32>
 801926c:	2f00      	cmp	r7, #0
 801926e:	f000 80d1 	beq.w	8019414 <_printf_i+0x1c4>
 8019272:	2f58      	cmp	r7, #88	@ 0x58
 8019274:	f000 80b8 	beq.w	80193e8 <_printf_i+0x198>
 8019278:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801927c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8019280:	e03a      	b.n	80192f8 <_printf_i+0xa8>
 8019282:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8019286:	2b15      	cmp	r3, #21
 8019288:	d8f6      	bhi.n	8019278 <_printf_i+0x28>
 801928a:	a101      	add	r1, pc, #4	@ (adr r1, 8019290 <_printf_i+0x40>)
 801928c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8019290:	080192e9 	.word	0x080192e9
 8019294:	080192fd 	.word	0x080192fd
 8019298:	08019279 	.word	0x08019279
 801929c:	08019279 	.word	0x08019279
 80192a0:	08019279 	.word	0x08019279
 80192a4:	08019279 	.word	0x08019279
 80192a8:	080192fd 	.word	0x080192fd
 80192ac:	08019279 	.word	0x08019279
 80192b0:	08019279 	.word	0x08019279
 80192b4:	08019279 	.word	0x08019279
 80192b8:	08019279 	.word	0x08019279
 80192bc:	080193fb 	.word	0x080193fb
 80192c0:	08019327 	.word	0x08019327
 80192c4:	080193b5 	.word	0x080193b5
 80192c8:	08019279 	.word	0x08019279
 80192cc:	08019279 	.word	0x08019279
 80192d0:	0801941d 	.word	0x0801941d
 80192d4:	08019279 	.word	0x08019279
 80192d8:	08019327 	.word	0x08019327
 80192dc:	08019279 	.word	0x08019279
 80192e0:	08019279 	.word	0x08019279
 80192e4:	080193bd 	.word	0x080193bd
 80192e8:	6833      	ldr	r3, [r6, #0]
 80192ea:	1d1a      	adds	r2, r3, #4
 80192ec:	681b      	ldr	r3, [r3, #0]
 80192ee:	6032      	str	r2, [r6, #0]
 80192f0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80192f4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80192f8:	2301      	movs	r3, #1
 80192fa:	e09c      	b.n	8019436 <_printf_i+0x1e6>
 80192fc:	6833      	ldr	r3, [r6, #0]
 80192fe:	6820      	ldr	r0, [r4, #0]
 8019300:	1d19      	adds	r1, r3, #4
 8019302:	6031      	str	r1, [r6, #0]
 8019304:	0606      	lsls	r6, r0, #24
 8019306:	d501      	bpl.n	801930c <_printf_i+0xbc>
 8019308:	681d      	ldr	r5, [r3, #0]
 801930a:	e003      	b.n	8019314 <_printf_i+0xc4>
 801930c:	0645      	lsls	r5, r0, #25
 801930e:	d5fb      	bpl.n	8019308 <_printf_i+0xb8>
 8019310:	f9b3 5000 	ldrsh.w	r5, [r3]
 8019314:	2d00      	cmp	r5, #0
 8019316:	da03      	bge.n	8019320 <_printf_i+0xd0>
 8019318:	232d      	movs	r3, #45	@ 0x2d
 801931a:	426d      	negs	r5, r5
 801931c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8019320:	4858      	ldr	r0, [pc, #352]	@ (8019484 <_printf_i+0x234>)
 8019322:	230a      	movs	r3, #10
 8019324:	e011      	b.n	801934a <_printf_i+0xfa>
 8019326:	6821      	ldr	r1, [r4, #0]
 8019328:	6833      	ldr	r3, [r6, #0]
 801932a:	0608      	lsls	r0, r1, #24
 801932c:	f853 5b04 	ldr.w	r5, [r3], #4
 8019330:	d402      	bmi.n	8019338 <_printf_i+0xe8>
 8019332:	0649      	lsls	r1, r1, #25
 8019334:	bf48      	it	mi
 8019336:	b2ad      	uxthmi	r5, r5
 8019338:	2f6f      	cmp	r7, #111	@ 0x6f
 801933a:	4852      	ldr	r0, [pc, #328]	@ (8019484 <_printf_i+0x234>)
 801933c:	6033      	str	r3, [r6, #0]
 801933e:	bf14      	ite	ne
 8019340:	230a      	movne	r3, #10
 8019342:	2308      	moveq	r3, #8
 8019344:	2100      	movs	r1, #0
 8019346:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801934a:	6866      	ldr	r6, [r4, #4]
 801934c:	60a6      	str	r6, [r4, #8]
 801934e:	2e00      	cmp	r6, #0
 8019350:	db05      	blt.n	801935e <_printf_i+0x10e>
 8019352:	6821      	ldr	r1, [r4, #0]
 8019354:	432e      	orrs	r6, r5
 8019356:	f021 0104 	bic.w	r1, r1, #4
 801935a:	6021      	str	r1, [r4, #0]
 801935c:	d04b      	beq.n	80193f6 <_printf_i+0x1a6>
 801935e:	4616      	mov	r6, r2
 8019360:	fbb5 f1f3 	udiv	r1, r5, r3
 8019364:	fb03 5711 	mls	r7, r3, r1, r5
 8019368:	5dc7      	ldrb	r7, [r0, r7]
 801936a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801936e:	462f      	mov	r7, r5
 8019370:	42bb      	cmp	r3, r7
 8019372:	460d      	mov	r5, r1
 8019374:	d9f4      	bls.n	8019360 <_printf_i+0x110>
 8019376:	2b08      	cmp	r3, #8
 8019378:	d10b      	bne.n	8019392 <_printf_i+0x142>
 801937a:	6823      	ldr	r3, [r4, #0]
 801937c:	07df      	lsls	r7, r3, #31
 801937e:	d508      	bpl.n	8019392 <_printf_i+0x142>
 8019380:	6923      	ldr	r3, [r4, #16]
 8019382:	6861      	ldr	r1, [r4, #4]
 8019384:	4299      	cmp	r1, r3
 8019386:	bfde      	ittt	le
 8019388:	2330      	movle	r3, #48	@ 0x30
 801938a:	f806 3c01 	strble.w	r3, [r6, #-1]
 801938e:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8019392:	1b92      	subs	r2, r2, r6
 8019394:	6122      	str	r2, [r4, #16]
 8019396:	f8cd a000 	str.w	sl, [sp]
 801939a:	464b      	mov	r3, r9
 801939c:	aa03      	add	r2, sp, #12
 801939e:	4621      	mov	r1, r4
 80193a0:	4640      	mov	r0, r8
 80193a2:	f7ff fee7 	bl	8019174 <_printf_common>
 80193a6:	3001      	adds	r0, #1
 80193a8:	d14a      	bne.n	8019440 <_printf_i+0x1f0>
 80193aa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80193ae:	b004      	add	sp, #16
 80193b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80193b4:	6823      	ldr	r3, [r4, #0]
 80193b6:	f043 0320 	orr.w	r3, r3, #32
 80193ba:	6023      	str	r3, [r4, #0]
 80193bc:	4832      	ldr	r0, [pc, #200]	@ (8019488 <_printf_i+0x238>)
 80193be:	2778      	movs	r7, #120	@ 0x78
 80193c0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80193c4:	6823      	ldr	r3, [r4, #0]
 80193c6:	6831      	ldr	r1, [r6, #0]
 80193c8:	061f      	lsls	r7, r3, #24
 80193ca:	f851 5b04 	ldr.w	r5, [r1], #4
 80193ce:	d402      	bmi.n	80193d6 <_printf_i+0x186>
 80193d0:	065f      	lsls	r7, r3, #25
 80193d2:	bf48      	it	mi
 80193d4:	b2ad      	uxthmi	r5, r5
 80193d6:	6031      	str	r1, [r6, #0]
 80193d8:	07d9      	lsls	r1, r3, #31
 80193da:	bf44      	itt	mi
 80193dc:	f043 0320 	orrmi.w	r3, r3, #32
 80193e0:	6023      	strmi	r3, [r4, #0]
 80193e2:	b11d      	cbz	r5, 80193ec <_printf_i+0x19c>
 80193e4:	2310      	movs	r3, #16
 80193e6:	e7ad      	b.n	8019344 <_printf_i+0xf4>
 80193e8:	4826      	ldr	r0, [pc, #152]	@ (8019484 <_printf_i+0x234>)
 80193ea:	e7e9      	b.n	80193c0 <_printf_i+0x170>
 80193ec:	6823      	ldr	r3, [r4, #0]
 80193ee:	f023 0320 	bic.w	r3, r3, #32
 80193f2:	6023      	str	r3, [r4, #0]
 80193f4:	e7f6      	b.n	80193e4 <_printf_i+0x194>
 80193f6:	4616      	mov	r6, r2
 80193f8:	e7bd      	b.n	8019376 <_printf_i+0x126>
 80193fa:	6833      	ldr	r3, [r6, #0]
 80193fc:	6825      	ldr	r5, [r4, #0]
 80193fe:	6961      	ldr	r1, [r4, #20]
 8019400:	1d18      	adds	r0, r3, #4
 8019402:	6030      	str	r0, [r6, #0]
 8019404:	062e      	lsls	r6, r5, #24
 8019406:	681b      	ldr	r3, [r3, #0]
 8019408:	d501      	bpl.n	801940e <_printf_i+0x1be>
 801940a:	6019      	str	r1, [r3, #0]
 801940c:	e002      	b.n	8019414 <_printf_i+0x1c4>
 801940e:	0668      	lsls	r0, r5, #25
 8019410:	d5fb      	bpl.n	801940a <_printf_i+0x1ba>
 8019412:	8019      	strh	r1, [r3, #0]
 8019414:	2300      	movs	r3, #0
 8019416:	6123      	str	r3, [r4, #16]
 8019418:	4616      	mov	r6, r2
 801941a:	e7bc      	b.n	8019396 <_printf_i+0x146>
 801941c:	6833      	ldr	r3, [r6, #0]
 801941e:	1d1a      	adds	r2, r3, #4
 8019420:	6032      	str	r2, [r6, #0]
 8019422:	681e      	ldr	r6, [r3, #0]
 8019424:	6862      	ldr	r2, [r4, #4]
 8019426:	2100      	movs	r1, #0
 8019428:	4630      	mov	r0, r6
 801942a:	f7e6 ff09 	bl	8000240 <memchr>
 801942e:	b108      	cbz	r0, 8019434 <_printf_i+0x1e4>
 8019430:	1b80      	subs	r0, r0, r6
 8019432:	6060      	str	r0, [r4, #4]
 8019434:	6863      	ldr	r3, [r4, #4]
 8019436:	6123      	str	r3, [r4, #16]
 8019438:	2300      	movs	r3, #0
 801943a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801943e:	e7aa      	b.n	8019396 <_printf_i+0x146>
 8019440:	6923      	ldr	r3, [r4, #16]
 8019442:	4632      	mov	r2, r6
 8019444:	4649      	mov	r1, r9
 8019446:	4640      	mov	r0, r8
 8019448:	47d0      	blx	sl
 801944a:	3001      	adds	r0, #1
 801944c:	d0ad      	beq.n	80193aa <_printf_i+0x15a>
 801944e:	6823      	ldr	r3, [r4, #0]
 8019450:	079b      	lsls	r3, r3, #30
 8019452:	d413      	bmi.n	801947c <_printf_i+0x22c>
 8019454:	68e0      	ldr	r0, [r4, #12]
 8019456:	9b03      	ldr	r3, [sp, #12]
 8019458:	4298      	cmp	r0, r3
 801945a:	bfb8      	it	lt
 801945c:	4618      	movlt	r0, r3
 801945e:	e7a6      	b.n	80193ae <_printf_i+0x15e>
 8019460:	2301      	movs	r3, #1
 8019462:	4632      	mov	r2, r6
 8019464:	4649      	mov	r1, r9
 8019466:	4640      	mov	r0, r8
 8019468:	47d0      	blx	sl
 801946a:	3001      	adds	r0, #1
 801946c:	d09d      	beq.n	80193aa <_printf_i+0x15a>
 801946e:	3501      	adds	r5, #1
 8019470:	68e3      	ldr	r3, [r4, #12]
 8019472:	9903      	ldr	r1, [sp, #12]
 8019474:	1a5b      	subs	r3, r3, r1
 8019476:	42ab      	cmp	r3, r5
 8019478:	dcf2      	bgt.n	8019460 <_printf_i+0x210>
 801947a:	e7eb      	b.n	8019454 <_printf_i+0x204>
 801947c:	2500      	movs	r5, #0
 801947e:	f104 0619 	add.w	r6, r4, #25
 8019482:	e7f5      	b.n	8019470 <_printf_i+0x220>
 8019484:	0801a560 	.word	0x0801a560
 8019488:	0801a571 	.word	0x0801a571

0801948c <__sflush_r>:
 801948c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8019490:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019494:	0716      	lsls	r6, r2, #28
 8019496:	4605      	mov	r5, r0
 8019498:	460c      	mov	r4, r1
 801949a:	d454      	bmi.n	8019546 <__sflush_r+0xba>
 801949c:	684b      	ldr	r3, [r1, #4]
 801949e:	2b00      	cmp	r3, #0
 80194a0:	dc02      	bgt.n	80194a8 <__sflush_r+0x1c>
 80194a2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80194a4:	2b00      	cmp	r3, #0
 80194a6:	dd48      	ble.n	801953a <__sflush_r+0xae>
 80194a8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80194aa:	2e00      	cmp	r6, #0
 80194ac:	d045      	beq.n	801953a <__sflush_r+0xae>
 80194ae:	2300      	movs	r3, #0
 80194b0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80194b4:	682f      	ldr	r7, [r5, #0]
 80194b6:	6a21      	ldr	r1, [r4, #32]
 80194b8:	602b      	str	r3, [r5, #0]
 80194ba:	d030      	beq.n	801951e <__sflush_r+0x92>
 80194bc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80194be:	89a3      	ldrh	r3, [r4, #12]
 80194c0:	0759      	lsls	r1, r3, #29
 80194c2:	d505      	bpl.n	80194d0 <__sflush_r+0x44>
 80194c4:	6863      	ldr	r3, [r4, #4]
 80194c6:	1ad2      	subs	r2, r2, r3
 80194c8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80194ca:	b10b      	cbz	r3, 80194d0 <__sflush_r+0x44>
 80194cc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80194ce:	1ad2      	subs	r2, r2, r3
 80194d0:	2300      	movs	r3, #0
 80194d2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80194d4:	6a21      	ldr	r1, [r4, #32]
 80194d6:	4628      	mov	r0, r5
 80194d8:	47b0      	blx	r6
 80194da:	1c43      	adds	r3, r0, #1
 80194dc:	89a3      	ldrh	r3, [r4, #12]
 80194de:	d106      	bne.n	80194ee <__sflush_r+0x62>
 80194e0:	6829      	ldr	r1, [r5, #0]
 80194e2:	291d      	cmp	r1, #29
 80194e4:	d82b      	bhi.n	801953e <__sflush_r+0xb2>
 80194e6:	4a2a      	ldr	r2, [pc, #168]	@ (8019590 <__sflush_r+0x104>)
 80194e8:	40ca      	lsrs	r2, r1
 80194ea:	07d6      	lsls	r6, r2, #31
 80194ec:	d527      	bpl.n	801953e <__sflush_r+0xb2>
 80194ee:	2200      	movs	r2, #0
 80194f0:	6062      	str	r2, [r4, #4]
 80194f2:	04d9      	lsls	r1, r3, #19
 80194f4:	6922      	ldr	r2, [r4, #16]
 80194f6:	6022      	str	r2, [r4, #0]
 80194f8:	d504      	bpl.n	8019504 <__sflush_r+0x78>
 80194fa:	1c42      	adds	r2, r0, #1
 80194fc:	d101      	bne.n	8019502 <__sflush_r+0x76>
 80194fe:	682b      	ldr	r3, [r5, #0]
 8019500:	b903      	cbnz	r3, 8019504 <__sflush_r+0x78>
 8019502:	6560      	str	r0, [r4, #84]	@ 0x54
 8019504:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8019506:	602f      	str	r7, [r5, #0]
 8019508:	b1b9      	cbz	r1, 801953a <__sflush_r+0xae>
 801950a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801950e:	4299      	cmp	r1, r3
 8019510:	d002      	beq.n	8019518 <__sflush_r+0x8c>
 8019512:	4628      	mov	r0, r5
 8019514:	f7ff fb42 	bl	8018b9c <_free_r>
 8019518:	2300      	movs	r3, #0
 801951a:	6363      	str	r3, [r4, #52]	@ 0x34
 801951c:	e00d      	b.n	801953a <__sflush_r+0xae>
 801951e:	2301      	movs	r3, #1
 8019520:	4628      	mov	r0, r5
 8019522:	47b0      	blx	r6
 8019524:	4602      	mov	r2, r0
 8019526:	1c50      	adds	r0, r2, #1
 8019528:	d1c9      	bne.n	80194be <__sflush_r+0x32>
 801952a:	682b      	ldr	r3, [r5, #0]
 801952c:	2b00      	cmp	r3, #0
 801952e:	d0c6      	beq.n	80194be <__sflush_r+0x32>
 8019530:	2b1d      	cmp	r3, #29
 8019532:	d001      	beq.n	8019538 <__sflush_r+0xac>
 8019534:	2b16      	cmp	r3, #22
 8019536:	d11e      	bne.n	8019576 <__sflush_r+0xea>
 8019538:	602f      	str	r7, [r5, #0]
 801953a:	2000      	movs	r0, #0
 801953c:	e022      	b.n	8019584 <__sflush_r+0xf8>
 801953e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8019542:	b21b      	sxth	r3, r3
 8019544:	e01b      	b.n	801957e <__sflush_r+0xf2>
 8019546:	690f      	ldr	r7, [r1, #16]
 8019548:	2f00      	cmp	r7, #0
 801954a:	d0f6      	beq.n	801953a <__sflush_r+0xae>
 801954c:	0793      	lsls	r3, r2, #30
 801954e:	680e      	ldr	r6, [r1, #0]
 8019550:	bf08      	it	eq
 8019552:	694b      	ldreq	r3, [r1, #20]
 8019554:	600f      	str	r7, [r1, #0]
 8019556:	bf18      	it	ne
 8019558:	2300      	movne	r3, #0
 801955a:	eba6 0807 	sub.w	r8, r6, r7
 801955e:	608b      	str	r3, [r1, #8]
 8019560:	f1b8 0f00 	cmp.w	r8, #0
 8019564:	dde9      	ble.n	801953a <__sflush_r+0xae>
 8019566:	6a21      	ldr	r1, [r4, #32]
 8019568:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801956a:	4643      	mov	r3, r8
 801956c:	463a      	mov	r2, r7
 801956e:	4628      	mov	r0, r5
 8019570:	47b0      	blx	r6
 8019572:	2800      	cmp	r0, #0
 8019574:	dc08      	bgt.n	8019588 <__sflush_r+0xfc>
 8019576:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801957a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801957e:	81a3      	strh	r3, [r4, #12]
 8019580:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8019584:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019588:	4407      	add	r7, r0
 801958a:	eba8 0800 	sub.w	r8, r8, r0
 801958e:	e7e7      	b.n	8019560 <__sflush_r+0xd4>
 8019590:	20400001 	.word	0x20400001

08019594 <_fflush_r>:
 8019594:	b538      	push	{r3, r4, r5, lr}
 8019596:	690b      	ldr	r3, [r1, #16]
 8019598:	4605      	mov	r5, r0
 801959a:	460c      	mov	r4, r1
 801959c:	b913      	cbnz	r3, 80195a4 <_fflush_r+0x10>
 801959e:	2500      	movs	r5, #0
 80195a0:	4628      	mov	r0, r5
 80195a2:	bd38      	pop	{r3, r4, r5, pc}
 80195a4:	b118      	cbz	r0, 80195ae <_fflush_r+0x1a>
 80195a6:	6a03      	ldr	r3, [r0, #32]
 80195a8:	b90b      	cbnz	r3, 80195ae <_fflush_r+0x1a>
 80195aa:	f7ff f86f 	bl	801868c <__sinit>
 80195ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80195b2:	2b00      	cmp	r3, #0
 80195b4:	d0f3      	beq.n	801959e <_fflush_r+0xa>
 80195b6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80195b8:	07d0      	lsls	r0, r2, #31
 80195ba:	d404      	bmi.n	80195c6 <_fflush_r+0x32>
 80195bc:	0599      	lsls	r1, r3, #22
 80195be:	d402      	bmi.n	80195c6 <_fflush_r+0x32>
 80195c0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80195c2:	f7ff faa8 	bl	8018b16 <__retarget_lock_acquire_recursive>
 80195c6:	4628      	mov	r0, r5
 80195c8:	4621      	mov	r1, r4
 80195ca:	f7ff ff5f 	bl	801948c <__sflush_r>
 80195ce:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80195d0:	07da      	lsls	r2, r3, #31
 80195d2:	4605      	mov	r5, r0
 80195d4:	d4e4      	bmi.n	80195a0 <_fflush_r+0xc>
 80195d6:	89a3      	ldrh	r3, [r4, #12]
 80195d8:	059b      	lsls	r3, r3, #22
 80195da:	d4e1      	bmi.n	80195a0 <_fflush_r+0xc>
 80195dc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80195de:	f7ff fa9b 	bl	8018b18 <__retarget_lock_release_recursive>
 80195e2:	e7dd      	b.n	80195a0 <_fflush_r+0xc>

080195e4 <fiprintf>:
 80195e4:	b40e      	push	{r1, r2, r3}
 80195e6:	b503      	push	{r0, r1, lr}
 80195e8:	4601      	mov	r1, r0
 80195ea:	ab03      	add	r3, sp, #12
 80195ec:	4805      	ldr	r0, [pc, #20]	@ (8019604 <fiprintf+0x20>)
 80195ee:	f853 2b04 	ldr.w	r2, [r3], #4
 80195f2:	6800      	ldr	r0, [r0, #0]
 80195f4:	9301      	str	r3, [sp, #4]
 80195f6:	f7ff fca5 	bl	8018f44 <_vfiprintf_r>
 80195fa:	b002      	add	sp, #8
 80195fc:	f85d eb04 	ldr.w	lr, [sp], #4
 8019600:	b003      	add	sp, #12
 8019602:	4770      	bx	lr
 8019604:	200000f4 	.word	0x200000f4

08019608 <__swbuf_r>:
 8019608:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801960a:	460e      	mov	r6, r1
 801960c:	4614      	mov	r4, r2
 801960e:	4605      	mov	r5, r0
 8019610:	b118      	cbz	r0, 801961a <__swbuf_r+0x12>
 8019612:	6a03      	ldr	r3, [r0, #32]
 8019614:	b90b      	cbnz	r3, 801961a <__swbuf_r+0x12>
 8019616:	f7ff f839 	bl	801868c <__sinit>
 801961a:	69a3      	ldr	r3, [r4, #24]
 801961c:	60a3      	str	r3, [r4, #8]
 801961e:	89a3      	ldrh	r3, [r4, #12]
 8019620:	071a      	lsls	r2, r3, #28
 8019622:	d501      	bpl.n	8019628 <__swbuf_r+0x20>
 8019624:	6923      	ldr	r3, [r4, #16]
 8019626:	b943      	cbnz	r3, 801963a <__swbuf_r+0x32>
 8019628:	4621      	mov	r1, r4
 801962a:	4628      	mov	r0, r5
 801962c:	f000 f82a 	bl	8019684 <__swsetup_r>
 8019630:	b118      	cbz	r0, 801963a <__swbuf_r+0x32>
 8019632:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8019636:	4638      	mov	r0, r7
 8019638:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801963a:	6823      	ldr	r3, [r4, #0]
 801963c:	6922      	ldr	r2, [r4, #16]
 801963e:	1a98      	subs	r0, r3, r2
 8019640:	6963      	ldr	r3, [r4, #20]
 8019642:	b2f6      	uxtb	r6, r6
 8019644:	4283      	cmp	r3, r0
 8019646:	4637      	mov	r7, r6
 8019648:	dc05      	bgt.n	8019656 <__swbuf_r+0x4e>
 801964a:	4621      	mov	r1, r4
 801964c:	4628      	mov	r0, r5
 801964e:	f7ff ffa1 	bl	8019594 <_fflush_r>
 8019652:	2800      	cmp	r0, #0
 8019654:	d1ed      	bne.n	8019632 <__swbuf_r+0x2a>
 8019656:	68a3      	ldr	r3, [r4, #8]
 8019658:	3b01      	subs	r3, #1
 801965a:	60a3      	str	r3, [r4, #8]
 801965c:	6823      	ldr	r3, [r4, #0]
 801965e:	1c5a      	adds	r2, r3, #1
 8019660:	6022      	str	r2, [r4, #0]
 8019662:	701e      	strb	r6, [r3, #0]
 8019664:	6962      	ldr	r2, [r4, #20]
 8019666:	1c43      	adds	r3, r0, #1
 8019668:	429a      	cmp	r2, r3
 801966a:	d004      	beq.n	8019676 <__swbuf_r+0x6e>
 801966c:	89a3      	ldrh	r3, [r4, #12]
 801966e:	07db      	lsls	r3, r3, #31
 8019670:	d5e1      	bpl.n	8019636 <__swbuf_r+0x2e>
 8019672:	2e0a      	cmp	r6, #10
 8019674:	d1df      	bne.n	8019636 <__swbuf_r+0x2e>
 8019676:	4621      	mov	r1, r4
 8019678:	4628      	mov	r0, r5
 801967a:	f7ff ff8b 	bl	8019594 <_fflush_r>
 801967e:	2800      	cmp	r0, #0
 8019680:	d0d9      	beq.n	8019636 <__swbuf_r+0x2e>
 8019682:	e7d6      	b.n	8019632 <__swbuf_r+0x2a>

08019684 <__swsetup_r>:
 8019684:	b538      	push	{r3, r4, r5, lr}
 8019686:	4b29      	ldr	r3, [pc, #164]	@ (801972c <__swsetup_r+0xa8>)
 8019688:	4605      	mov	r5, r0
 801968a:	6818      	ldr	r0, [r3, #0]
 801968c:	460c      	mov	r4, r1
 801968e:	b118      	cbz	r0, 8019698 <__swsetup_r+0x14>
 8019690:	6a03      	ldr	r3, [r0, #32]
 8019692:	b90b      	cbnz	r3, 8019698 <__swsetup_r+0x14>
 8019694:	f7fe fffa 	bl	801868c <__sinit>
 8019698:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801969c:	0719      	lsls	r1, r3, #28
 801969e:	d422      	bmi.n	80196e6 <__swsetup_r+0x62>
 80196a0:	06da      	lsls	r2, r3, #27
 80196a2:	d407      	bmi.n	80196b4 <__swsetup_r+0x30>
 80196a4:	2209      	movs	r2, #9
 80196a6:	602a      	str	r2, [r5, #0]
 80196a8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80196ac:	81a3      	strh	r3, [r4, #12]
 80196ae:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80196b2:	e033      	b.n	801971c <__swsetup_r+0x98>
 80196b4:	0758      	lsls	r0, r3, #29
 80196b6:	d512      	bpl.n	80196de <__swsetup_r+0x5a>
 80196b8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80196ba:	b141      	cbz	r1, 80196ce <__swsetup_r+0x4a>
 80196bc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80196c0:	4299      	cmp	r1, r3
 80196c2:	d002      	beq.n	80196ca <__swsetup_r+0x46>
 80196c4:	4628      	mov	r0, r5
 80196c6:	f7ff fa69 	bl	8018b9c <_free_r>
 80196ca:	2300      	movs	r3, #0
 80196cc:	6363      	str	r3, [r4, #52]	@ 0x34
 80196ce:	89a3      	ldrh	r3, [r4, #12]
 80196d0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80196d4:	81a3      	strh	r3, [r4, #12]
 80196d6:	2300      	movs	r3, #0
 80196d8:	6063      	str	r3, [r4, #4]
 80196da:	6923      	ldr	r3, [r4, #16]
 80196dc:	6023      	str	r3, [r4, #0]
 80196de:	89a3      	ldrh	r3, [r4, #12]
 80196e0:	f043 0308 	orr.w	r3, r3, #8
 80196e4:	81a3      	strh	r3, [r4, #12]
 80196e6:	6923      	ldr	r3, [r4, #16]
 80196e8:	b94b      	cbnz	r3, 80196fe <__swsetup_r+0x7a>
 80196ea:	89a3      	ldrh	r3, [r4, #12]
 80196ec:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80196f0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80196f4:	d003      	beq.n	80196fe <__swsetup_r+0x7a>
 80196f6:	4621      	mov	r1, r4
 80196f8:	4628      	mov	r0, r5
 80196fa:	f000 f846 	bl	801978a <__smakebuf_r>
 80196fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8019702:	f013 0201 	ands.w	r2, r3, #1
 8019706:	d00a      	beq.n	801971e <__swsetup_r+0x9a>
 8019708:	2200      	movs	r2, #0
 801970a:	60a2      	str	r2, [r4, #8]
 801970c:	6962      	ldr	r2, [r4, #20]
 801970e:	4252      	negs	r2, r2
 8019710:	61a2      	str	r2, [r4, #24]
 8019712:	6922      	ldr	r2, [r4, #16]
 8019714:	b942      	cbnz	r2, 8019728 <__swsetup_r+0xa4>
 8019716:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801971a:	d1c5      	bne.n	80196a8 <__swsetup_r+0x24>
 801971c:	bd38      	pop	{r3, r4, r5, pc}
 801971e:	0799      	lsls	r1, r3, #30
 8019720:	bf58      	it	pl
 8019722:	6962      	ldrpl	r2, [r4, #20]
 8019724:	60a2      	str	r2, [r4, #8]
 8019726:	e7f4      	b.n	8019712 <__swsetup_r+0x8e>
 8019728:	2000      	movs	r0, #0
 801972a:	e7f7      	b.n	801971c <__swsetup_r+0x98>
 801972c:	200000f4 	.word	0x200000f4

08019730 <abort>:
 8019730:	b508      	push	{r3, lr}
 8019732:	2006      	movs	r0, #6
 8019734:	f000 f88e 	bl	8019854 <raise>
 8019738:	2001      	movs	r0, #1
 801973a:	f7ea fa03 	bl	8003b44 <_exit>

0801973e <__swhatbuf_r>:
 801973e:	b570      	push	{r4, r5, r6, lr}
 8019740:	460c      	mov	r4, r1
 8019742:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019746:	2900      	cmp	r1, #0
 8019748:	b096      	sub	sp, #88	@ 0x58
 801974a:	4615      	mov	r5, r2
 801974c:	461e      	mov	r6, r3
 801974e:	da0d      	bge.n	801976c <__swhatbuf_r+0x2e>
 8019750:	89a3      	ldrh	r3, [r4, #12]
 8019752:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8019756:	f04f 0100 	mov.w	r1, #0
 801975a:	bf14      	ite	ne
 801975c:	2340      	movne	r3, #64	@ 0x40
 801975e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8019762:	2000      	movs	r0, #0
 8019764:	6031      	str	r1, [r6, #0]
 8019766:	602b      	str	r3, [r5, #0]
 8019768:	b016      	add	sp, #88	@ 0x58
 801976a:	bd70      	pop	{r4, r5, r6, pc}
 801976c:	466a      	mov	r2, sp
 801976e:	f000 f879 	bl	8019864 <_fstat_r>
 8019772:	2800      	cmp	r0, #0
 8019774:	dbec      	blt.n	8019750 <__swhatbuf_r+0x12>
 8019776:	9901      	ldr	r1, [sp, #4]
 8019778:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801977c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8019780:	4259      	negs	r1, r3
 8019782:	4159      	adcs	r1, r3
 8019784:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8019788:	e7eb      	b.n	8019762 <__swhatbuf_r+0x24>

0801978a <__smakebuf_r>:
 801978a:	898b      	ldrh	r3, [r1, #12]
 801978c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801978e:	079d      	lsls	r5, r3, #30
 8019790:	4606      	mov	r6, r0
 8019792:	460c      	mov	r4, r1
 8019794:	d507      	bpl.n	80197a6 <__smakebuf_r+0x1c>
 8019796:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801979a:	6023      	str	r3, [r4, #0]
 801979c:	6123      	str	r3, [r4, #16]
 801979e:	2301      	movs	r3, #1
 80197a0:	6163      	str	r3, [r4, #20]
 80197a2:	b003      	add	sp, #12
 80197a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80197a6:	ab01      	add	r3, sp, #4
 80197a8:	466a      	mov	r2, sp
 80197aa:	f7ff ffc8 	bl	801973e <__swhatbuf_r>
 80197ae:	9f00      	ldr	r7, [sp, #0]
 80197b0:	4605      	mov	r5, r0
 80197b2:	4639      	mov	r1, r7
 80197b4:	4630      	mov	r0, r6
 80197b6:	f7fe fd37 	bl	8018228 <_malloc_r>
 80197ba:	b948      	cbnz	r0, 80197d0 <__smakebuf_r+0x46>
 80197bc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80197c0:	059a      	lsls	r2, r3, #22
 80197c2:	d4ee      	bmi.n	80197a2 <__smakebuf_r+0x18>
 80197c4:	f023 0303 	bic.w	r3, r3, #3
 80197c8:	f043 0302 	orr.w	r3, r3, #2
 80197cc:	81a3      	strh	r3, [r4, #12]
 80197ce:	e7e2      	b.n	8019796 <__smakebuf_r+0xc>
 80197d0:	89a3      	ldrh	r3, [r4, #12]
 80197d2:	6020      	str	r0, [r4, #0]
 80197d4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80197d8:	81a3      	strh	r3, [r4, #12]
 80197da:	9b01      	ldr	r3, [sp, #4]
 80197dc:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80197e0:	b15b      	cbz	r3, 80197fa <__smakebuf_r+0x70>
 80197e2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80197e6:	4630      	mov	r0, r6
 80197e8:	f000 f84e 	bl	8019888 <_isatty_r>
 80197ec:	b128      	cbz	r0, 80197fa <__smakebuf_r+0x70>
 80197ee:	89a3      	ldrh	r3, [r4, #12]
 80197f0:	f023 0303 	bic.w	r3, r3, #3
 80197f4:	f043 0301 	orr.w	r3, r3, #1
 80197f8:	81a3      	strh	r3, [r4, #12]
 80197fa:	89a3      	ldrh	r3, [r4, #12]
 80197fc:	431d      	orrs	r5, r3
 80197fe:	81a5      	strh	r5, [r4, #12]
 8019800:	e7cf      	b.n	80197a2 <__smakebuf_r+0x18>

08019802 <_raise_r>:
 8019802:	291f      	cmp	r1, #31
 8019804:	b538      	push	{r3, r4, r5, lr}
 8019806:	4605      	mov	r5, r0
 8019808:	460c      	mov	r4, r1
 801980a:	d904      	bls.n	8019816 <_raise_r+0x14>
 801980c:	2316      	movs	r3, #22
 801980e:	6003      	str	r3, [r0, #0]
 8019810:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8019814:	bd38      	pop	{r3, r4, r5, pc}
 8019816:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8019818:	b112      	cbz	r2, 8019820 <_raise_r+0x1e>
 801981a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801981e:	b94b      	cbnz	r3, 8019834 <_raise_r+0x32>
 8019820:	4628      	mov	r0, r5
 8019822:	f000 f853 	bl	80198cc <_getpid_r>
 8019826:	4622      	mov	r2, r4
 8019828:	4601      	mov	r1, r0
 801982a:	4628      	mov	r0, r5
 801982c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8019830:	f000 b83a 	b.w	80198a8 <_kill_r>
 8019834:	2b01      	cmp	r3, #1
 8019836:	d00a      	beq.n	801984e <_raise_r+0x4c>
 8019838:	1c59      	adds	r1, r3, #1
 801983a:	d103      	bne.n	8019844 <_raise_r+0x42>
 801983c:	2316      	movs	r3, #22
 801983e:	6003      	str	r3, [r0, #0]
 8019840:	2001      	movs	r0, #1
 8019842:	e7e7      	b.n	8019814 <_raise_r+0x12>
 8019844:	2100      	movs	r1, #0
 8019846:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801984a:	4620      	mov	r0, r4
 801984c:	4798      	blx	r3
 801984e:	2000      	movs	r0, #0
 8019850:	e7e0      	b.n	8019814 <_raise_r+0x12>
	...

08019854 <raise>:
 8019854:	4b02      	ldr	r3, [pc, #8]	@ (8019860 <raise+0xc>)
 8019856:	4601      	mov	r1, r0
 8019858:	6818      	ldr	r0, [r3, #0]
 801985a:	f7ff bfd2 	b.w	8019802 <_raise_r>
 801985e:	bf00      	nop
 8019860:	200000f4 	.word	0x200000f4

08019864 <_fstat_r>:
 8019864:	b538      	push	{r3, r4, r5, lr}
 8019866:	4d07      	ldr	r5, [pc, #28]	@ (8019884 <_fstat_r+0x20>)
 8019868:	2300      	movs	r3, #0
 801986a:	4604      	mov	r4, r0
 801986c:	4608      	mov	r0, r1
 801986e:	4611      	mov	r1, r2
 8019870:	602b      	str	r3, [r5, #0]
 8019872:	f7ea f9b7 	bl	8003be4 <_fstat>
 8019876:	1c43      	adds	r3, r0, #1
 8019878:	d102      	bne.n	8019880 <_fstat_r+0x1c>
 801987a:	682b      	ldr	r3, [r5, #0]
 801987c:	b103      	cbz	r3, 8019880 <_fstat_r+0x1c>
 801987e:	6023      	str	r3, [r4, #0]
 8019880:	bd38      	pop	{r3, r4, r5, pc}
 8019882:	bf00      	nop
 8019884:	200110d8 	.word	0x200110d8

08019888 <_isatty_r>:
 8019888:	b538      	push	{r3, r4, r5, lr}
 801988a:	4d06      	ldr	r5, [pc, #24]	@ (80198a4 <_isatty_r+0x1c>)
 801988c:	2300      	movs	r3, #0
 801988e:	4604      	mov	r4, r0
 8019890:	4608      	mov	r0, r1
 8019892:	602b      	str	r3, [r5, #0]
 8019894:	f7ea f9b6 	bl	8003c04 <_isatty>
 8019898:	1c43      	adds	r3, r0, #1
 801989a:	d102      	bne.n	80198a2 <_isatty_r+0x1a>
 801989c:	682b      	ldr	r3, [r5, #0]
 801989e:	b103      	cbz	r3, 80198a2 <_isatty_r+0x1a>
 80198a0:	6023      	str	r3, [r4, #0]
 80198a2:	bd38      	pop	{r3, r4, r5, pc}
 80198a4:	200110d8 	.word	0x200110d8

080198a8 <_kill_r>:
 80198a8:	b538      	push	{r3, r4, r5, lr}
 80198aa:	4d07      	ldr	r5, [pc, #28]	@ (80198c8 <_kill_r+0x20>)
 80198ac:	2300      	movs	r3, #0
 80198ae:	4604      	mov	r4, r0
 80198b0:	4608      	mov	r0, r1
 80198b2:	4611      	mov	r1, r2
 80198b4:	602b      	str	r3, [r5, #0]
 80198b6:	f7ea f935 	bl	8003b24 <_kill>
 80198ba:	1c43      	adds	r3, r0, #1
 80198bc:	d102      	bne.n	80198c4 <_kill_r+0x1c>
 80198be:	682b      	ldr	r3, [r5, #0]
 80198c0:	b103      	cbz	r3, 80198c4 <_kill_r+0x1c>
 80198c2:	6023      	str	r3, [r4, #0]
 80198c4:	bd38      	pop	{r3, r4, r5, pc}
 80198c6:	bf00      	nop
 80198c8:	200110d8 	.word	0x200110d8

080198cc <_getpid_r>:
 80198cc:	f7ea b922 	b.w	8003b14 <_getpid>

080198d0 <_init>:
 80198d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80198d2:	bf00      	nop
 80198d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80198d6:	bc08      	pop	{r3}
 80198d8:	469e      	mov	lr, r3
 80198da:	4770      	bx	lr

080198dc <_fini>:
 80198dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80198de:	bf00      	nop
 80198e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80198e2:	bc08      	pop	{r3}
 80198e4:	469e      	mov	lr, r3
 80198e6:	4770      	bx	lr
