#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Feb  4 17:47:28 2023
# Process ID: 167860
# Current directory: /home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7
# Command line: vivado -mode gui -source ./vivado/leon3mp_vivado.tcl
# Log file: /home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado.log
# Journal file: /home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado.jou
#-----------------------------------------------------------
start_gui
source ./vivado/leon3mp_vivado.tcl
# create_project thesign ./vivado/thesign -part XC7A100TI-csg324-1L -force
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
# set_property top testbench [get_filesets sim_1]
# set_property top_lib work [get_filesets sim_1]
# set_property target_language verilog [current_project]
# set_property strategy {Vivado Synthesis Defaults} [get_runs synth_1]
# set_property strategy {Performance_ExplorePostRoutePhysOpt} [get_runs impl_1]
# read_vhdl -library grlib ../../lib/grlib/stdlib/version.vhd
# read_vhdl -library grlib ../../lib/grlib/stdlib/config_types.vhd
# read_vhdl -library grlib ../../lib/grlib/stdlib/config.vhd
# read_vhdl -library grlib ../../lib/grlib/stdlib/stdlib.vhd
# read_vhdl -library grlib ../../lib/grlib/stdlib/stdio.vhd
# set_property used_in_synthesis false [get_files ../../lib/grlib/stdlib/stdio.vhd]
# read_vhdl -library grlib ../../lib/grlib/stdlib/testlib.vhd
# set_property used_in_synthesis false [get_files ../../lib/grlib/stdlib/testlib.vhd]
# read_vhdl -library grlib ../../lib/grlib/util/util.vhd
# set_property used_in_synthesis false [get_files ../../lib/grlib/util/util.vhd]
# read_vhdl -library grlib ../../lib/grlib/sparc/sparc.vhd
# read_vhdl -library grlib ../../lib/grlib/sparc/sparc_disas.vhd
# set_property used_in_synthesis false [get_files ../../lib/grlib/sparc/sparc_disas.vhd]
# read_vhdl -library grlib ../../lib/grlib/sparc/cpu_disas.vhd
# set_property used_in_synthesis false [get_files ../../lib/grlib/sparc/cpu_disas.vhd]
# read_vhdl -library grlib ../../lib/grlib/riscv/riscv.vhd
# read_vhdl -library grlib ../../lib/grlib/riscv/riscv_disas.vhd
# set_property used_in_synthesis false [get_files ../../lib/grlib/riscv/riscv_disas.vhd]
# read_vhdl -library grlib ../../lib/grlib/riscv/cpu_disas.vhd
# set_property used_in_synthesis false [get_files ../../lib/grlib/riscv/cpu_disas.vhd]
# read_vhdl -library grlib ../../lib/grlib/modgen/multlib.vhd
# read_vhdl -library grlib ../../lib/grlib/modgen/leaves.vhd
# read_vhdl -library grlib ../../lib/grlib/amba/amba.vhd
# read_vhdl -library grlib ../../lib/grlib/amba/devices.vhd
# read_vhdl -library grlib ../../lib/grlib/amba/defmst.vhd
# read_vhdl -library grlib ../../lib/grlib/amba/apbctrl.vhd
# read_vhdl -library grlib ../../lib/grlib/amba/apbctrlx.vhd
# read_vhdl -library grlib ../../lib/grlib/amba/apbctrlsp.vhd
# read_vhdl -library grlib ../../lib/grlib/amba/apbctrldp.vhd
# read_vhdl -library grlib ../../lib/grlib/amba/apbctrl3p.vhd
# read_vhdl -library grlib ../../lib/grlib/amba/apbctrl4p.vhd
# read_vhdl -library grlib ../../lib/grlib/amba/ahbctrl.vhd
# read_vhdl -library grlib ../../lib/grlib/amba/dma2ahb_pkg.vhd
# read_vhdl -library grlib ../../lib/grlib/amba/dma2ahb.vhd
# read_vhdl -library grlib ../../lib/grlib/amba/ahbmst.vhd
# read_vhdl -library grlib ../../lib/grlib/amba/ahblitm2ahbm.vhd
# read_vhdl -library grlib ../../lib/grlib/amba/dma2ahb_tp.vhd
# set_property used_in_synthesis false [get_files ../../lib/grlib/amba/dma2ahb_tp.vhd]
# read_vhdl -library grlib ../../lib/grlib/amba/amba_tp.vhd
# set_property used_in_synthesis false [get_files ../../lib/grlib/amba/amba_tp.vhd]
# read_vhdl -library grlib ../../lib/grlib/dftlib/dftlib.vhd
# read_vhdl -library grlib ../../lib/grlib/dftlib/trstmux.vhd
# read_vhdl -library grlib ../../lib/grlib/dftlib/synciotest.vhd
# read_vhdl -library grlib ../../lib/grlib/generic_bm/generic_bm_pkg.vhd
# read_vhdl -library grlib ../../lib/grlib/generic_bm/ahb_be.vhd
# read_vhdl -library grlib ../../lib/grlib/generic_bm/axi4_be.vhd
# read_vhdl -library grlib ../../lib/grlib/generic_bm/bmahbmst.vhd
# read_vhdl -library grlib ../../lib/grlib/generic_bm/bm_fre.vhd
# read_vhdl -library grlib ../../lib/grlib/generic_bm/bm_me_rc.vhd
# read_vhdl -library grlib ../../lib/grlib/generic_bm/bm_me_wc.vhd
# read_vhdl -library grlib ../../lib/grlib/generic_bm/fifo_control_rc.vhd
# read_vhdl -library grlib ../../lib/grlib/generic_bm/fifo_control_wc.vhd
# read_vhdl -library grlib ../../lib/grlib/generic_bm/generic_bm_ahb.vhd
# read_vhdl -library grlib ../../lib/grlib/generic_bm/generic_bm_axi.vhd
# read_vhdl -library techmap ../../lib/techmap/gencomp/gencomp.vhd
# read_vhdl -library techmap ../../lib/techmap/gencomp/netcomp.vhd
# read_vhdl -library techmap ../../lib/techmap/alltech/allclkgen.vhd
# read_vhdl -library techmap ../../lib/techmap/alltech/allddr.vhd
# read_vhdl -library techmap ../../lib/techmap/alltech/allmem.vhd
# read_vhdl -library techmap ../../lib/techmap/alltech/allmul.vhd
# read_vhdl -library techmap ../../lib/techmap/alltech/allpads.vhd
# read_vhdl -library techmap ../../lib/techmap/alltech/alltap.vhd
# read_vhdl -library techmap ../../lib/techmap/inferred/memory_inferred.vhd
# read_vhdl -library techmap ../../lib/techmap/inferred/ddr_inferred.vhd
# read_vhdl -library techmap ../../lib/techmap/inferred/mul_inferred.vhd
# read_vhdl -library techmap ../../lib/techmap/inferred/ddr_phy_inferred.vhd
# read_vhdl -library techmap ../../lib/techmap/inferred/ddrphy_datapath.vhd
# read_vhdl -library techmap ../../lib/techmap/inferred/fifo_inferred.vhd
# read_vhdl -library techmap ../../lib/techmap/inferred/sim_pll.vhd
# set_property used_in_synthesis false [get_files ../../lib/techmap/inferred/sim_pll.vhd]
# read_vhdl -library techmap ../../lib/techmap/inferred/lpddr2_phy_inferred.vhd
# set_property used_in_synthesis false [get_files ../../lib/techmap/inferred/lpddr2_phy_inferred.vhd]
# read_vhdl -library techmap ../../lib/techmap/unisim/memory_kintex7.vhd
# read_vhdl -library techmap ../../lib/techmap/unisim/memory_ultrascale.vhd
# read_vhdl -library techmap ../../lib/techmap/unisim/memory_unisim.vhd
# read_vhdl -library techmap ../../lib/techmap/unisim/buffer_unisim.vhd
# read_vhdl -library techmap ../../lib/techmap/unisim/pads_unisim.vhd
# read_vhdl -library techmap ../../lib/techmap/unisim/clkgen_unisim.vhd
# read_vhdl -library techmap ../../lib/techmap/unisim/tap_unisim.vhd
# read_vhdl -library techmap ../../lib/techmap/unisim/ddr_unisim.vhd
# read_vhdl -library techmap ../../lib/techmap/unisim/ddr_phy_unisim.vhd
# read_vhdl -library techmap ../../lib/techmap/unisim/sysmon_unisim.vhd
# read_vhdl -library techmap ../../lib/techmap/unisim/mul_unisim.vhd
# read_vhdl -library techmap ../../lib/techmap/unisim/spictrl_unisim.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/techbuf.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/clkgen.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/clkmux.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/clkinv.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/clkand.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/grgates.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/ddr_ireg.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/ddr_oreg.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/clkpad.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/clkpad_ds.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/inpad.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/inpad_ds.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/iodpad.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/iopad.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/iopad_ds.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/lvds_combo.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/odpad.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/outpad.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/outpad_ds.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/toutpad.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/toutpad_ds.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/skew_outpad.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/ddrphy.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/syncram.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/syncram64.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/syncram_2p.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/syncram_dp.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/syncfifo_2p.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/regfile_3p.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/tap.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/nandtree.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/grlfpw_net.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/grfpw_net.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/leon3_net.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/leon4_net.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/mul_61x61.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/cpu_disas_net.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/ringosc.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/grpci2_phy_net.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/system_monitor.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/inpad_ddr.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/outpad_ddr.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/iopad_ddr.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/syncram128bw.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/syncram256bw.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/syncram128.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/syncram156bw.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/techmult.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/spictrl_net.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/scanreg.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/syncrambw.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/syncram_2pbw.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/sdram_phy.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/syncreg.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/serdes.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/iopad_tm.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/toutpad_tm.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/memrwcol.vhd
# read_vhdl -library techmap ../../lib/techmap/maps/cdcbus.vhd
# read_vhdl -library eth ../../lib/eth/comp/ethcomp.vhd
# read_vhdl -library eth ../../lib/eth/core/greth_pkg.vhd
# read_vhdl -library eth ../../lib/eth/core/eth_rstgen.vhd
# read_vhdl -library eth ../../lib/eth/core/eth_edcl_ahb_mst.vhd
# read_vhdl -library eth ../../lib/eth/core/eth_ahb_mst.vhd
# read_vhdl -library eth ../../lib/eth/core/greth_tx.vhd
# read_vhdl -library eth ../../lib/eth/core/greth_rx.vhd
# read_vhdl -library eth ../../lib/eth/core/grethc.vhd
# read_vhdl -library eth ../../lib/eth/wrapper/greth_gen.vhd
# read_vhdl -library opencores ../../lib/opencores/i2c/i2c_master_bit_ctrl.vhd
# read_vhdl -library opencores ../../lib/opencores/i2c/i2c_master_byte_ctrl.vhd
# read_vhdl -library opencores ../../lib/opencores/i2c/i2coc.vhd
# read_verilog -library opencores ../../lib/opencores/ge_1000baseX/clean_rst.v
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/clean_rst.v:]
# read_verilog -library opencores ../../lib/opencores/ge_1000baseX/decoder_8b10b.v
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/decoder_8b10b.v:]
# read_verilog -library opencores ../../lib/opencores/ge_1000baseX/encoder_8b10b.v
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/encoder_8b10b.v:]
# read_verilog -library opencores ../../lib/opencores/ge_1000baseX/ge_1000baseX_constants.v
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_constants.v:]
# read_verilog -library opencores ../../lib/opencores/ge_1000baseX/ge_1000baseX_regs.v
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_regs.v:]
# read_verilog -library opencores ../../lib/opencores/ge_1000baseX/ge_1000baseX_test.v
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_test.v:]
# read_verilog -library opencores ../../lib/opencores/ge_1000baseX/timescale.v
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/timescale.v:]
# read_vhdl -library opencores ../../lib/opencores/ge_1000baseX/ge_1000baseX_comp.vhd
# read_verilog -library opencores -sv ../../lib/opencores/ge_1000baseX/ge_1000baseX.v
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX.v:]
# read_verilog -library opencores -sv ../../lib/opencores/ge_1000baseX/ge_1000baseX_an.v
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_an.v:]
# read_verilog -library opencores -sv ../../lib/opencores/ge_1000baseX/ge_1000baseX_mdio.v
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_mdio.v:]
# read_verilog -library opencores -sv ../../lib/opencores/ge_1000baseX/ge_1000baseX_rx.v
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_rx.v:]
# read_verilog -library opencores -sv ../../lib/opencores/ge_1000baseX/ge_1000baseX_sync.v
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_sync.v:]
# read_verilog -library opencores -sv ../../lib/opencores/ge_1000baseX/ge_1000baseX_tx.v
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/opencores/ge_1000baseX/ge_1000baseX_tx.v:]
# read_vhdl -library gaisler ../../lib/gaisler/arith/arith.vhd
# read_vhdl -library gaisler ../../lib/gaisler/arith/mul32.vhd
# read_vhdl -library gaisler ../../lib/gaisler/arith/div32.vhd
# read_vhdl -library gaisler ../../lib/gaisler/memctrl/memctrl.vhd
# read_vhdl -library gaisler ../../lib/gaisler/memctrl/sdctrl.vhd
# read_vhdl -library gaisler ../../lib/gaisler/memctrl/sdctrl64.vhd
# read_vhdl -library gaisler ../../lib/gaisler/memctrl/sdmctrl.vhd
# read_vhdl -library gaisler ../../lib/gaisler/memctrl/srctrl.vhd
# read_vhdl -library gaisler ../../lib/gaisler/srmmu/mmuconfig.vhd
# read_vhdl -library gaisler ../../lib/gaisler/srmmu/mmuiface.vhd
# read_vhdl -library gaisler ../../lib/gaisler/srmmu/libmmu.vhd
# read_vhdl -library gaisler ../../lib/gaisler/srmmu/mmutlbcam.vhd
# read_vhdl -library gaisler ../../lib/gaisler/srmmu/mmulrue.vhd
# read_vhdl -library gaisler ../../lib/gaisler/srmmu/mmulru.vhd
# read_vhdl -library gaisler ../../lib/gaisler/srmmu/mmutlb.vhd
# read_vhdl -library gaisler ../../lib/gaisler/srmmu/mmutw.vhd
# read_vhdl -library gaisler ../../lib/gaisler/srmmu/mmu.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3/leon3.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3/grfpushwx.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/tbufmem.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/tbufmem_2p.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/dsu3x.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/dsu3.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/dsu3_mb.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/libfpu.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/libiu.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/libcache.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/libleon3.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/regfile_3p_l3.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/mmu_acache.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/mmu_icache.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/mmu_dcache.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/cachemem.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/mmu_cache.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/grfpwx.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/grlfpwx.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/iu3.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/proc3.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/grfpwxsh.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/leon3x.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/leon3cg.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/leon3s.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/leon3sh.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/l3stat.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon3v3/cmvalidbits.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon4/leon4.vhd
# read_vhdl -library gaisler ../../lib/gaisler/irqmp/irqmp.vhd
# read_vhdl -library gaisler ../../lib/gaisler/irqmp/irqamp.vhd
# read_vhdl -library gaisler ../../lib/gaisler/irqmp/irqmp_bmode.vhd
# read_vhdl -library gaisler ../../lib/gaisler/l2cache/pkg/l2cache.vhd
# read_vhdl -library gaisler ../../lib/gaisler/canfd/canfd.vhd
# read_vhdl -library gaisler ../../lib/gaisler/axi/axi.vhd
# read_vhdl -library gaisler ../../lib/gaisler/axi/ahbm2axi.vhd
# read_vhdl -library gaisler ../../lib/gaisler/axi/ahbm2axi3.vhd
# read_vhdl -library gaisler ../../lib/gaisler/axi/ahbm2axi4.vhd
# read_vhdl -library gaisler ../../lib/gaisler/axi/axinullslv.vhd
# read_vhdl -library gaisler ../../lib/gaisler/axi/ahb2axib.vhd
# read_vhdl -library gaisler ../../lib/gaisler/axi/ahb2axi3b.vhd
# read_vhdl -library gaisler ../../lib/gaisler/axi/ahb2axi4b.vhd
# read_vhdl -library gaisler ../../lib/gaisler/axi/ahb2axi_l.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/misc.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/rstgen.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/gptimer.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/ahbram.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/ahbdpram.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/ahbtrace_mmb.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/ahbtrace_mb.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/ahbtrace.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/grgpio.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/ahbstat.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/logan.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/apbps2.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/charrom_package.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/charrom.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/apbvga.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/svgactrl.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/grsysmon.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/gracectrl.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/grgpreg.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/ahb_mst_iface.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/grgprbank.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/grversion.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/apb3cdc.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/ahbsmux.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/ahbmmux.vhd
# read_vhdl -library gaisler ../../lib/gaisler/misc/grtachom.vhd
# read_vhdl -library gaisler ../../lib/gaisler/net/net.vhd
# read_vhdl -library gaisler ../../lib/gaisler/uart/uart.vhd
# read_vhdl -library gaisler ../../lib/gaisler/uart/libdcom.vhd
# read_vhdl -library gaisler ../../lib/gaisler/uart/apbuart.vhd
# read_vhdl -library gaisler ../../lib/gaisler/uart/dcom.vhd
# read_vhdl -library gaisler ../../lib/gaisler/uart/dcom_uart.vhd
# read_vhdl -library gaisler ../../lib/gaisler/uart/ahbuart.vhd
# read_vhdl -library gaisler ../../lib/gaisler/sim/sim.vhd
# set_property used_in_synthesis false [get_files ../../lib/gaisler/sim/sim.vhd]
# read_vhdl -library gaisler ../../lib/gaisler/sim/sram.vhd
# set_property used_in_synthesis false [get_files ../../lib/gaisler/sim/sram.vhd]
# read_vhdl -library gaisler ../../lib/gaisler/sim/sram16.vhd
# set_property used_in_synthesis false [get_files ../../lib/gaisler/sim/sram16.vhd]
# read_vhdl -library gaisler ../../lib/gaisler/sim/phy.vhd
# set_property used_in_synthesis false [get_files ../../lib/gaisler/sim/phy.vhd]
# read_vhdl -library gaisler ../../lib/gaisler/sim/ser_phy.vhd
# set_property used_in_synthesis false [get_files ../../lib/gaisler/sim/ser_phy.vhd]
# read_vhdl -library gaisler ../../lib/gaisler/sim/ahbrep.vhd
# set_property used_in_synthesis false [get_files ../../lib/gaisler/sim/ahbrep.vhd]
# read_vhdl -library gaisler ../../lib/gaisler/sim/delay_wire.vhd
# set_property used_in_synthesis false [get_files ../../lib/gaisler/sim/delay_wire.vhd]
# read_vhdl -library gaisler ../../lib/gaisler/sim/pwm_check.vhd
# set_property used_in_synthesis false [get_files ../../lib/gaisler/sim/pwm_check.vhd]
# read_vhdl -library gaisler ../../lib/gaisler/sim/ramback.vhd
# set_property used_in_synthesis false [get_files ../../lib/gaisler/sim/ramback.vhd]
# read_vhdl -library gaisler ../../lib/gaisler/sim/slavecheck_slv.vhd
# set_property used_in_synthesis false [get_files ../../lib/gaisler/sim/slavecheck_slv.vhd]
# read_vhdl -library gaisler ../../lib/gaisler/sim/ddrram.vhd
# set_property used_in_synthesis false [get_files ../../lib/gaisler/sim/ddrram.vhd]
# read_vhdl -library gaisler ../../lib/gaisler/sim/ddr2ram.vhd
# set_property used_in_synthesis false [get_files ../../lib/gaisler/sim/ddr2ram.vhd]
# read_vhdl -library gaisler ../../lib/gaisler/sim/ddr3ram.vhd
# set_property used_in_synthesis false [get_files ../../lib/gaisler/sim/ddr3ram.vhd]
# read_vhdl -library gaisler ../../lib/gaisler/sim/sdrtestmod.vhd
# set_property used_in_synthesis false [get_files ../../lib/gaisler/sim/sdrtestmod.vhd]
# read_vhdl -library gaisler ../../lib/gaisler/sim/ahbram_sim.vhd
# set_property used_in_synthesis false [get_files ../../lib/gaisler/sim/ahbram_sim.vhd]
# read_vhdl -library gaisler ../../lib/gaisler/sim/aximem.vhd
# set_property used_in_synthesis false [get_files ../../lib/gaisler/sim/aximem.vhd]
# read_vhdl -library gaisler ../../lib/gaisler/sim/axirep.vhd
# set_property used_in_synthesis false [get_files ../../lib/gaisler/sim/axirep.vhd]
# read_vhdl -library gaisler ../../lib/gaisler/sim/axixmem.vhd
# set_property used_in_synthesis false [get_files ../../lib/gaisler/sim/axixmem.vhd]
# read_vhdl -library gaisler ../../lib/gaisler/sim/sramtestmod.vhd
# set_property used_in_synthesis false [get_files ../../lib/gaisler/sim/sramtestmod.vhd]
# read_vhdl -library gaisler ../../lib/gaisler/sim/uartprint.vhd
# set_property used_in_synthesis false [get_files ../../lib/gaisler/sim/uartprint.vhd]
# read_vhdl -library gaisler ../../lib/gaisler/sim/dfi_phy_sim.vhd
# set_property used_in_synthesis false [get_files ../../lib/gaisler/sim/dfi_phy_sim.vhd]
# read_vhdl -library gaisler ../../lib/gaisler/sim/dfi_phy_sim_fr.vhd
# set_property used_in_synthesis false [get_files ../../lib/gaisler/sim/dfi_phy_sim_fr.vhd]
# read_vhdl -library gaisler ../../lib/gaisler/jtag/jtag.vhd
# read_vhdl -library gaisler ../../lib/gaisler/jtag/libjtagcom.vhd
# read_vhdl -library gaisler ../../lib/gaisler/jtag/jtagcom.vhd
# read_vhdl -library gaisler ../../lib/gaisler/jtag/bscanregs.vhd
# read_vhdl -library gaisler ../../lib/gaisler/jtag/bscanregsbd.vhd
# read_vhdl -library gaisler ../../lib/gaisler/jtag/jtagcom2.vhd
# read_vhdl -library gaisler ../../lib/gaisler/jtag/ahbjtag.vhd
# read_vhdl -library gaisler ../../lib/gaisler/jtag/ahbjtag_bsd.vhd
# read_vhdl -library gaisler ../../lib/gaisler/jtag/jtagcomrv.vhd
# read_vhdl -library gaisler ../../lib/gaisler/jtag/ahbjtagrv.vhd
# read_vhdl -library gaisler ../../lib/gaisler/jtag/jtagtst.vhd
# set_property used_in_synthesis false [get_files ../../lib/gaisler/jtag/jtagtst.vhd]
# read_vhdl -library gaisler ../../lib/gaisler/jtag/jtag_rv.vhd
# set_property used_in_synthesis false [get_files ../../lib/gaisler/jtag/jtag_rv.vhd]
# read_vhdl -library gaisler ../../lib/gaisler/greth/ethernet_mac.vhd
# read_vhdl -library gaisler ../../lib/gaisler/greth/greth.vhd
# read_vhdl -library gaisler ../../lib/gaisler/greth/greth_mb.vhd
# read_vhdl -library gaisler ../../lib/gaisler/greth/greth_gbit.vhd
# read_vhdl -library gaisler ../../lib/gaisler/greth/greths.vhd
# read_vhdl -library gaisler ../../lib/gaisler/greth/greth_gbit_mb.vhd
# read_vhdl -library gaisler ../../lib/gaisler/greth/greths_mb.vhd
# read_vhdl -library gaisler ../../lib/gaisler/greth/grethm.vhd
# read_vhdl -library gaisler ../../lib/gaisler/greth/grethm_mb.vhd
# read_vhdl -library gaisler ../../lib/gaisler/greth/adapters/rgmii.vhd
# read_vhdl -library gaisler ../../lib/gaisler/greth/adapters/rgmii_kc705.vhd
# read_vhdl -library gaisler ../../lib/gaisler/greth/adapters/rgmii_series6.vhd
# read_vhdl -library gaisler ../../lib/gaisler/greth/adapters/comma_detect.vhd
# read_vhdl -library gaisler ../../lib/gaisler/greth/adapters/elastic_buffer.vhd
# read_vhdl -library gaisler ../../lib/gaisler/greth/adapters/gmii_to_mii.vhd
# read_vhdl -library gaisler ../../lib/gaisler/greth/adapters/word_aligner.vhd
# read_vhdl -library gaisler ../../lib/gaisler/ddr/ddrpkg.vhd
# read_vhdl -library gaisler ../../lib/gaisler/ddr/ddrintpkg.vhd
# read_vhdl -library gaisler ../../lib/gaisler/ddr/ddrphy_wrap.vhd
# read_vhdl -library gaisler ../../lib/gaisler/ddr/ddr2spax_ahb.vhd
# read_vhdl -library gaisler ../../lib/gaisler/ddr/ddr2spax_ddr.vhd
# read_vhdl -library gaisler ../../lib/gaisler/ddr/ddr2buf.vhd
# read_vhdl -library gaisler ../../lib/gaisler/ddr/ddr2spax.vhd
# read_vhdl -library gaisler ../../lib/gaisler/ddr/ddr2spa.vhd
# read_vhdl -library gaisler ../../lib/gaisler/ddr/ddr1spax.vhd
# read_vhdl -library gaisler ../../lib/gaisler/ddr/ddr1spax_ddr.vhd
# read_vhdl -library gaisler ../../lib/gaisler/ddr/ddrspa.vhd
# read_vhdl -library gaisler ../../lib/gaisler/ddr/ahb2mig_7series_pkg.vhd
# read_vhdl -library gaisler ../../lib/gaisler/ddr/ahb2mig_7series.vhd
# read_vhdl -library gaisler ../../lib/gaisler/ddr/ahb2mig_7series_ddr2_dq16_ad13_ba3.vhd
# read_vhdl -library gaisler ../../lib/gaisler/ddr/ahb2mig_7series_ddr3_dq16_ad15_ba3.vhd
# read_vhdl -library gaisler ../../lib/gaisler/ddr/ahb2mig_7series_cpci_xc7k.vhd
# read_vhdl -library gaisler ../../lib/gaisler/ddr/ahb2axi_mig_7series.vhd
# read_vhdl -library gaisler ../../lib/gaisler/ddr/axi_mig_7series.vhd
# read_vhdl -library gaisler ../../lib/gaisler/ddr/ahb2avl_async.vhd
# read_vhdl -library gaisler ../../lib/gaisler/ddr/ahb2avl_async_be.vhd
# read_verilog -library gaisler ../../lib/gaisler/ddr/mig_interface_model.v
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/mig_interface_model.v:]
# set_property used_in_synthesis false [get_files ../../lib/gaisler/ddr/mig_interface_model.v]
# read_vhdl -library gaisler ../../lib/gaisler/i2c/i2c.vhd
# read_vhdl -library gaisler ../../lib/gaisler/i2c/i2cmst.vhd
# read_vhdl -library gaisler ../../lib/gaisler/i2c/i2cmst_gen.vhd
# read_vhdl -library gaisler ../../lib/gaisler/i2c/i2cslv.vhd
# read_vhdl -library gaisler ../../lib/gaisler/i2c/i2c2ahbx.vhd
# read_vhdl -library gaisler ../../lib/gaisler/i2c/i2c2ahb.vhd
# read_vhdl -library gaisler ../../lib/gaisler/i2c/i2c2ahb_apb.vhd
# read_vhdl -library gaisler ../../lib/gaisler/i2c/i2c2ahb_gen.vhd
# read_vhdl -library gaisler ../../lib/gaisler/i2c/i2c2ahb_apb_gen.vhd
# read_verilog -library gaisler ../../lib/gaisler/i2c/i2c_slave_model.v
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/i2c/i2c_slave_model.v:]
# set_property used_in_synthesis false [get_files ../../lib/gaisler/i2c/i2c_slave_model.v]
# read_vhdl -library gaisler ../../lib/gaisler/spi/spi.vhd
# read_vhdl -library gaisler ../../lib/gaisler/spi/spimctrl.vhd
# read_vhdl -library gaisler ../../lib/gaisler/spi/spictrlx.vhd
# read_vhdl -library gaisler ../../lib/gaisler/spi/spictrl.vhd
# read_vhdl -library gaisler ../../lib/gaisler/spi/spi2ahbx.vhd
# read_vhdl -library gaisler ../../lib/gaisler/spi/spi2ahb.vhd
# read_vhdl -library gaisler ../../lib/gaisler/spi/spi2ahb_apb.vhd
# read_vhdl -library gaisler ../../lib/gaisler/spi/spi_flash.vhd
# set_property used_in_synthesis false [get_files ../../lib/gaisler/spi/spi_flash.vhd]
# read_vhdl -library gaisler ../../lib/gaisler/nand/nandpkg.vhd
# read_vhdl -library gaisler ../../lib/gaisler/grdmac2/grdmac2_pkg.vhd
# read_vhdl -library gaisler ../../lib/gaisler/grdmac2/grdmac2_apb.vhd
# read_vhdl -library gaisler ../../lib/gaisler/grdmac2/mem2buf.vhd
# read_vhdl -library gaisler ../../lib/gaisler/grdmac2/buf2mem.vhd
# read_vhdl -library gaisler ../../lib/gaisler/grdmac2/grdmac2_ctrl.vhd
# read_vhdl -library gaisler ../../lib/gaisler/grdmac2/grdmac2.vhd
# read_vhdl -library gaisler ../../lib/gaisler/grdmac2/grdmac2_ahb.vhd
# read_vhdl -library gaisler ../../lib/gaisler/grdmac2/grdmac2_acc.vhd
# read_vhdl -library gaisler ../../lib/gaisler/grdmac2/grdmac2_axi.vhd
# read_vhdl -library gaisler ../../lib/gaisler/subsys/subsys.vhd
# read_vhdl -library gaisler ../../lib/gaisler/subsys/leon_dsu_stat_base.vhd
# read_vhdl -library gaisler ../../lib/gaisler/plic/plic.vhd
# read_vhdl -library gaisler ../../lib/gaisler/plic/grplic.vhd
# read_vhdl -library gaisler ../../lib/gaisler/plic/plic_encoder.vhd
# read_vhdl -library gaisler ../../lib/gaisler/plic/plic_gateway.vhd
# read_vhdl -library gaisler ../../lib/gaisler/plic/plic_target.vhd
# read_vhdl -library gaisler ../../lib/gaisler/plic/grplic_ahb.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon5/leon5.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon5v0/leon5int.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon5v0/itbufmem5.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon5v0/bht_pap.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon5v0/btb.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon5v0/inst_text.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon5v0/iu5.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon5v0/cctrl5.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon5v0/cachemem5.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon5v0/regfile5_ram.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon5v0/regfile5_dff.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon5v0/nanofpu.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon5v0/cpucore5.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon5v0/tbufmem5.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon5v0/dbgmod5.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon5v0/irqmp5.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon5v0/l5stat.vhd
# read_vhdl -library gaisler ../../lib/gaisler/leon5v0/leon5sys.vhd
# read_vhdl -library gaisler ../../lib/gaisler/l2c_lite/l2c_lite.vhd
# read_vhdl -library gaisler ../../lib/gaisler/l2c_lite/l2c_lite_mem.vhd
# read_vhdl -library gaisler ../../lib/gaisler/l2c_lite/l2c_lite_ctrl.vhd
# read_vhdl -library gaisler ../../lib/gaisler/l2c_lite/l2c_lite_ahb.vhd
# read_vhdl -library gaisler ../../lib/gaisler/l2c_lite/l2c_lite_axi.vhd
# read_vhdl -library work ../../lib/work/debug/debug.vhd
# set_property used_in_synthesis false [get_files ../../lib/work/debug/debug.vhd]
# read_vhdl -library work ../../lib/work/debug/grtestmod.vhd
# set_property used_in_synthesis false [get_files ../../lib/work/debug/grtestmod.vhd]
# read_vhdl -library work ../../lib/work/debug/cpu_disas.vhd
# set_property used_in_synthesis false [get_files ../../lib/work/debug/cpu_disas.vhd]
# read_vhdl -library work ../../boards/digilent-arty-a7/ahb2mig_arty_a7.vhdl
# read_vhdl -library work ../../boards/digilent-arty-a7/clockers_mig.vhdl
# read_vhdl -library work ../../boards/digilent-arty-a7/clockers_clkgen.vhdl
# read_vhdl -library work config.vhd
# read_vhdl -library work ahbrom.vhd
# read_vhdl -library work leon3mp.vhd
# read_vhdl -library work testbench.vhd
# set_property used_in_synthesis false [get_files testbench.vhd]
# add_files -fileset sim_1 prom.srec ram.srec
# read_xdc ../../boards/digilent-arty-a7/Arty-XC7A100TI.xdc
# set_property used_in_synthesis true [get_files ../../boards/digilent-arty-a7/Arty-XC7A100TI.xdc]
# set_property used_in_implementation true [get_files ../../boards/digilent-arty-a7/Arty-XC7A100TI.xdc]
# read_xdc ../../boards/digilent-arty-a7/voltage_config.xdc
# set_property used_in_synthesis true [get_files ../../boards/digilent-arty-a7/voltage_config.xdc]
# set_property used_in_implementation true [get_files ../../boards/digilent-arty-a7/voltage_config.xdc]
# read_xdc ../../boards/digilent-arty-a7/mig-XC7A100TI/mig-XC7A100TI.xdc
# set_property used_in_synthesis true [get_files ../../boards/digilent-arty-a7/mig-XC7A100TI/mig-XC7A100TI.xdc]
# set_property used_in_implementation true [get_files ../../boards/digilent-arty-a7/mig-XC7A100TI/mig-XC7A100TI.xdc]
# set_property target_simulator ModelSim [current_project]
# set_property top_lib work [current_fileset]
# set_property top_arch rtl [current_fileset]
# set_property top leon3mp [current_fileset]
# set_property target_language verilog [current_project]
# import_ip -files vivado/mig.xci -name mig
WARNING: [IP_Flow 19-2162] IP 'mig' is locked:
* IP definition 'Memory Interface Generator (MIG 7 Series) (4.1)' for IP 'mig' (customized with software release 2018.2) has a newer minor version in the IP Catalog.
import_ip: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 6524.051 ; gain = 0.000 ; free physical = 4732 ; free virtual = 49415
# generate_target  all [get_files ./vivado/thesign/thesign.srcs/sources_1/ip/mig/mig.xci] -force 
CRITICAL WARNING: [filemgmt 20-1365] Unable to generate target(s) for the following file is locked: /home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.srcs/sources_1/ip/mig/mig.xci
Locked reason: 
* IP definition 'Memory Interface Generator (MIG 7 Series) (4.1)' for IP 'mig' (customized with software release 2018.2) has a newer minor version in the IP Catalog.
update_compile_order -fileset sources_1
upgrade_ip -vlnv xilinx.com:ip:mig_7series:4.2 [get_ips  mig] -log ip_upgrade.log
Upgrading 'mig'
INFO: [IP_Flow 19-1972] Upgraded mig from Memory Interface Generator (MIG 7 Series) 4.1 to Memory Interface Generator (MIG 7 Series) 4.2
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mig'...
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 6892.230 ; gain = 0.000 ; free physical = 4471 ; free virtual = 49159
export_ip_user_files -of_objects [get_ips mig] -no_script -sync -force -quiet
generate_target all [get_files  /home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.srcs/sources_1/ip/mig/mig.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mig'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mig'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'mig'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mig'...
generate_target: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 7202.137 ; gain = 0.000 ; free physical = 4233 ; free virtual = 48922
catch { config_ip_cache -export [get_ips -all mig] }
export_ip_user_files -of_objects [get_files /home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.srcs/sources_1/ip/mig/mig.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.srcs/sources_1/ip/mig/mig.xci]
launch_runs -jobs 16 mig_synth_1
[Sat Feb  4 17:48:35 2023] Launched mig_synth_1...
Run output will be captured here: /home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.runs/mig_synth_1/runme.log
export_simulation -of_objects [get_files /home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.srcs/sources_1/ip/mig/mig.xci] -directory /home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.ip_user_files/sim_scripts -ip_user_files_dir /home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.ip_user_files -ipstatic_source_dir /home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.cache/compile_simlib/modelsim} {questa=/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.cache/compile_simlib/questa} {ies=/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.cache/compile_simlib/ies} {xcelium=/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.cache/compile_simlib/xcelium} {vcs=/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.cache/compile_simlib/vcs} {riviera=/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property target_simulator XSim [current_project]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.sim/sim_1/behav/xsim/prom.srec'
INFO: [SIM-utils-43] Exported '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.sim/sim_1/behav/xsim/ram.srec'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.srcs/sources_1/ip/mig/mig/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_iodelay_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.srcs/sources_1/ip/mig/mig/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_infrastructure
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.srcs/sources_1/ip/mig/mig/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.srcs/sources_1/ip/mig/mig/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_clk_ibuf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.srcs/sources_1/ip/mig/mig/user_design/rtl/ecc/mig_7series_v4_2_ecc_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.srcs/sources_1/ip/mig/mig/user_design/rtl/ecc/mig_7series_v4_2_ecc_dec_fix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_dec_fix
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.srcs/sources_1/ip/mig/mig/user_design/rtl/ecc/mig_7series_v4_2_ecc_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.srcs/sources_1/ip/mig/mig/user_design/rtl/ecc/mig_7series_v4_2_ecc_merge_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_merge_enc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.srcs/sources_1/ip/mig/mig/user_design/rtl/ecc/mig_7series_v4_2_fi_xor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_fi_xor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.srcs/sources_1/ip/mig/mig/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.srcs/sources_1/ip/mig/mig/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.srcs/sources_1/ip/mig/mig/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.srcs/sources_1/ip/mig/mig/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.srcs/sources_1/ip/mig/mig/user_design/rtl/controller/mig_7series_v4_2_arb_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_select
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.srcs/sources_1/ip/mig/mig/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.srcs/sources_1/ip/mig/mig/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_row_col
WARNING: [VRFC 10-2654] begin/end is required for generate-for in this mode of verilog [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.srcs/sources_1/ip/mig/mig/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:252]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.srcs/sources_1/ip/mig/mig/user_design/rtl/controller/mig_7series_v4_2_col_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_col_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.srcs/sources_1/ip/mig/mig/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.srcs/sources_1/ip/mig/mig/user_design/rtl/controller/mig_7series_v4_2_mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_mc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.srcs/sources_1/ip/mig/mig/user_design/rtl/controller/mig_7series_v4_2_bank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.srcs/sources_1/ip/mig/mig/user_design/rtl/controller/mig_7series_v4_2_rank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.srcs/sources_1/ip/mig/mig/user_design/rtl/controller/mig_7series_v4_2_bank_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.srcs/sources_1/ip/mig/mig/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_round_robin_arb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.srcs/sources_1/ip/mig/mig/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.srcs/sources_1/ip/mig/mig/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_rd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.srcs/sources_1/ip/mig/mig/user_design/rtl/ui/mig_7series_v4_2_ui_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.srcs/sources_1/ip/mig/mig/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_wr_data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.srcs/sources_1/ip/mig/mig/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.srcs/sources_1/ip/mig/mig/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_std.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_memc_ui_top_std
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.srcs/sources_1/ip/mig/mig/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_mem_intfc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_edge_store
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_4lanes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_of_pre_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_skip_calib_tap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_skip_calib_tap
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_poc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_dqs_found_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_if_post_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_mc_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_cc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_meta
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_tap_base
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_dqs_found_cal_hr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_prbs_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_lim
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_byte_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_pd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_byte_group_io
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_oclkdelay_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrlvl_off_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_samp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrcal
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_po_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_mc_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_calib_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_prbs_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.srcs/sources_1/ip/mig/mig/user_design/rtl/mig_mig_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_mig
INFO: [VRFC 10-2458] undeclared symbol dbg_sel_po_incdec, assumed default net type wire [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.srcs/sources_1/ip/mig/mig/user_design/rtl/mig_mig_sim.v:1096]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_inc, assumed default net type wire [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.srcs/sources_1/ip/mig/mig/user_design/rtl/mig_mig_sim.v:1100]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_stg23_sel, assumed default net type wire [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.srcs/sources_1/ip/mig/mig/user_design/rtl/mig_mig_sim.v:1101]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_dec, assumed default net type wire [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.srcs/sources_1/ip/mig/mig/user_design/rtl/mig_mig_sim.v:1102]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.srcs/sources_1/ip/mig/mig/user_design/rtl/mig.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.sim/sim_1/behav/xsim/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
xvhdl --incr --relax -prj testbench_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/grlib/stdlib/config_types.vhd" into library grlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/grlib/stdlib/config.vhd" into library grlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/grlib/stdlib/version.vhd" into library grlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/grlib/stdlib/stdlib.vhd" into library grlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/grlib/amba/amba.vhd" into library grlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/grlib/amba/devices.vhd" into library grlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/gencomp/gencomp.vhd" into library techmap
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/ddrpkg.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/ddrintpkg.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/ahb2avl_async.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ahb2avl_async'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/ahb2avl_async_be.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ahb2avl_async_be'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/axi/axi.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/axi/ahb2axi3b.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ahb2axi3b'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/axi/ahb2axi4b.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ahb2axi4b'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/axi/ahb2axi_l.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ahb2axi_l'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/misc/misc.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/ahb2axi_mig_7series.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ahb2axi_mig_7series'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/axi/ahb2axib.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ahb2axib'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/ahb2mig_7series_pkg.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/ahb2mig_7series.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ahb2mig_7series'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/ahb2mig_7series_cpci_xc7k.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ahb2mig_7series_cpci_xc7k'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/ahb2mig_7series_ddr2_dq16_ad13_ba3.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ahb2mig_7series_ddr2_dq16_ad13_ba3'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/ahb2mig_7series_ddr3_dq16_ad15_ba3.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ahb2mig_7series_ddr3_dq16_ad15_ba3'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/word_aligner.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'word_aligner'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/sim/uartprint.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'uartprint'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3/leon3.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/tbufmem_2p.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'tbufmem_2p'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/uart/uart.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon5/leon5.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/arith/arith.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/leon5int.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/tbufmem5.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'tbufmem5'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/tbufmem.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'tbufmem'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/misc/svgactrl.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'svgactrl'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/subsys/subsys.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/memctrl/memctrl.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/memctrl/srctrl.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'srctrl'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/grlib/stdlib/stdio.vhd" into library grlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/sim/sim.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/grlib/stdlib/testlib.vhd" into library grlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/sim/sramtestmod.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'sramtestmod'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/sim/sram16.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'sram16'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/sim/sram.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'sram'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/spi/spi.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/spi/spimctrl.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'spimctrl'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/spi/spictrlx.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'spictrlx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/gencomp/netcomp.vhd" into library techmap
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/spi/spictrl.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'spictrl'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/spi/spi_flash.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'spi_flash'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/spi/spi2ahbx.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'spi2ahbx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/spi/spi2ahb_apb.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'spi2ahb_apb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/spi/spi2ahb.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'spi2ahb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/net/net.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/sim/ser_phy.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ser_phy'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/sim/sdrtestmod.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'sdrtestmod'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/memctrl/sdmctrl.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'sdmctrl'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/memctrl/sdctrl64.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'sdctrl64'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/memctrl/sdctrl.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'sdctrl'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/misc/rstgen.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'rstgen'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/alltech/allclkgen.vhd" into library techmap
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/eth/core/greth_pkg.vhd" into library eth
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'rgmii'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/regfile_3p_l3.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'regfile_3p_l3'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/alltech/allmem.vhd" into library techmap
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/regfile5_ram.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'regfile5_ram'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/sim/ramback.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ramback'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/libfpu.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/srmmu/mmuconfig.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/libiu.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/srmmu/mmuiface.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/libcache.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/libleon3.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/proc3.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'proc3'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/plic/plic.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/plic/plic_target.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'plic_target'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/plic/plic_gateway.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'plic_gateway'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/regfile5_dff.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'regfile5_dff'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/plic/plic_encoder.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'plic_encoder'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/sim/phy.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'phy'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/grlib/sparc/sparc.vhd" into library grlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/nanofpu.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'nanofpu'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/nand/nandpkg.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/grlib/modgen/multlib.vhd" into library grlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/arith/mul32.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'mul32'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/srmmu/libmmu.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/srmmu/mmutw.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'mmutw'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/srmmu/mmutlbcam.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'mmutlbcam'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/srmmu/mmutlb.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'mmutlb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/srmmu/mmulru.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'mmulru'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/dsu3.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'dsu3'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/jtag/libjtagcom.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/jtag/jtagcom2.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'jtagcom2'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii_kc705.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'rgmii_kc705'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/arith/div32.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'div32'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/sim/dfi_phy_sim.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'dfi_phy_sim'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/sim/dfi_phy_sim_fr.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'dfi_phy_sim_fr'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/grdmac2/grdmac2_pkg.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/grdmac2/grdmac2_acc.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'grdmac2_acc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/ddr2spax_ddr.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ddr2spax_ddr'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/greth/ethernet_mac.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/eth/comp/ethcomp.vhd" into library eth
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/greth/greth.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'greth'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/grlib/generic_bm/generic_bm_pkg.vhd" into library grlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/grdmac2/grdmac2_axi.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'grdmac2_axi'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/ddrphy_wrap.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ddrphy_wrap'
INFO: [VRFC 10-3107] analyzing entity 'ddrphy_wrap_cbd'
INFO: [VRFC 10-3107] analyzing entity 'ddrphy_wrap_cbd_wo_pads'
INFO: [VRFC 10-3107] analyzing entity 'ddr2phy_wrap'
INFO: [VRFC 10-3107] analyzing entity 'ddr2phy_wrap_cbd'
INFO: [VRFC 10-3107] analyzing entity 'ddr2phy_wrap_cbd_wo_pads'
INFO: [VRFC 10-3107] analyzing entity 'lpddr2phy_wrap_cbd_wo_pads'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/sim/ddr3ram.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ddr3ram'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/leon3s.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'leon3s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/l5stat.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'l5stat'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/axi/axinullslv.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'axinullslv'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/sim/slavecheck_slv.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'slavecheck_slv'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/sim/axirep.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'axirep'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/mmu_dcache.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'mmu_dcache'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/uart/libdcom.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/uart/dcom.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'dcom'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/axi/ahbm2axi.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ahbm2axi'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/plic/grplic.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'grplic'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/l2c_lite/l2c_lite.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/l2c_lite/l2c_lite_axi.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'l2c_lite_axi'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/jtag/jtagtst.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/jtag/jtag_rv.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3/grfpushwx.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'grfpushwx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/srmmu/mmu.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'mmu'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/irqmp5.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'irqmp5'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/i2c/i2c.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/i2c/i2c2ahb_gen.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'i2c2ahb_gen'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/ddr1spax.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ddr1spax'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/btb.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'btb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/misc/charrom.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'charrom'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/misc/grgpio.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'grgpio'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'cctrl5'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/canfd/canfd.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/misc/ahbsmux.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ahbsmux'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cachemem5.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'cachemem5'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/misc/ahbtrace_mb.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ahbtrace_mb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/dbgmod5.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'dbgmod5'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/misc/ahbtrace_mmb.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ahbtrace_mmb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/misc/gptimer.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'gptimer'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/cmvalidbits.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'cmvalidbits'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/greth/greths.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'greths'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/grfpwx.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'grfpwx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/leon3cg.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'leon3cg'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/misc/charrom_package.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/misc/apbvga.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'apbvga'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/jtag/bscanregsbd.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'bscanregsbd'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/mmu_cache.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'mmu_cache'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/sim/axixmem.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'axixmem'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/grlib/dftlib/dftlib.vhd" into library grlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/jtag/jtag.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/jtag/ahbjtag.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ahbjtag'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/jtag/ahbjtagrv.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ahbjtagrv'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/ddr2spa.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ddr2spa'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/jtag/ahbjtag_bsd.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ahbjtag_bsd'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/l2c_lite/l2c_lite_ahb.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'l2c_lite_ahb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/misc/ahbdpram.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ahbdpram'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/misc/ahbmmux.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ahbmmux'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/leon3sh.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'leon3sh'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/dsu3_mb.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'dsu3_mb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/srmmu/mmulrue.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'mmulrue'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/plic/grplic_ahb.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'grplic_ahb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/uart/apbuart.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'apbuart'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/grdmac2/buf2mem.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'buf2mem'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/jtag/jtagcom.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'jtagcom'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/sim/aximem.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'aximem'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/sim/ahbrep.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ahbrep'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/sim/pwm_check.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'pwm_check'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/jtag/bscanregs.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'bscanregs'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/misc/ahbram.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ahbram'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/misc/grversion.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'grversion'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/inst_text.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'inst_text'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/ddr2buf.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ddr2buf'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/misc/ahb_mst_iface.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ahb_mst_iface'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii_series6.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'rgmii_series6'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/ddr1spax_ddr.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ddr1spax_ddr'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/uart/dcom_uart.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'dcom_uart'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cpucore5.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'cpucore5'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/mmu_acache.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'mmu_acache'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/misc/apb3cdc.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'apb3cdc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/misc/grgpreg.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'grgpreg'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/sim/ddr2ram.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ddr2ram'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/misc/ahbtrace.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ahbtrace'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/comma_detect.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'comma_detect'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/misc/ahbstat.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ahbstat'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/axi/ahbm2axi4.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ahbm2axi4'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/grdmac2/grdmac2_ahb.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'grdmac2_ahb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/i2c/i2c2ahb_apb.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'i2c2ahb_apb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/sim/delay_wire.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'delay_wire'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/bht_pap.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'bht_pap'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/greth/greths_mb.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'greths_mb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/leon3x.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'leon3x'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/ddrspa.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ddrspa'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/misc/apbps2.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'apbps2'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/axi/ahbm2axi3.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ahbm2axi3'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/misc/logan.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'logan'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/cachemem.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'cachemem'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/i2c/i2cslv.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'i2cslv'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/i2c/i2c2ahb_apb_gen.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'i2c2ahb_apb_gen'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/sim/ahbram_sim.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ahbram_sim'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/axi_mig_7series.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'axi_mig_7series'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/misc/grtachom.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'grtachom'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/l2c_lite/l2c_lite_mem.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'l2c_lite_mem'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/leon5sys.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'leon5sys'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/dsu3x.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'dsu3x'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/grdmac2/grdmac2_ctrl.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'grdmac2_ctrl'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/elastic_buffer.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'elastic_buffer'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/gmii_to_mii.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'gmii_to_mii'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/greth/greth_gbit_mb.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'greth_gbit_mb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/ddr2spax_ahb.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ddr2spax_ahb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/greth/greth_mb.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'greth_mb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/misc/gracectrl.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'gracectrl'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/irqmp/irqmp_bmode.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'irqmp_bmode'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/grdmac2/grdmac2.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'grdmac2'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/grdmac2/grdmac2_apb.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'grdmac2_apb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/grdmac2/mem2buf.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'mem2buf'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/greth/greth_gbit.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'greth_gbit'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/greth/grethm.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'grethm'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/greth/grethm_mb.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'grethm_mb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/l2c_lite/l2c_lite_ctrl.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'l2c_lite_ctrl'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/l3stat.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'l3stat'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/grfpwxsh.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'grfpwxsh'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/misc/grgprbank.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'grgprbank'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/opencores/i2c/i2coc.vhd" into library opencores
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/i2c/i2cmst.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'i2cmst'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/grlfpwx.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'grlfpwx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/irqmp/irqamp.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'irqamp'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/l2cache/pkg/l2cache.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/sim/ddrram.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ddrram'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/misc/grsysmon.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'grsysmon'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/i2c/i2c2ahb.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'i2c2ahb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/jtag/jtagcomrv.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'jtagcomrv'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/i2c/i2c2ahbx.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'i2c2ahbx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/i2c/i2cmst_gen.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'i2cmst_gen'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/grlib/sparc/sparc_disas.vhd" into library grlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'iu5'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/mmu_icache.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'mmu_icache'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/irqmp/irqmp.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'irqmp'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/uart/ahbuart.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ahbuart'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/itbufmem5.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'itbufmem5'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/iu3.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'iu3'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/ddr2spax.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ddr2spax'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon4/leon4.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/subsys/leon_dsu_stat_base.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'leon_dsu_stat_base'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/boards/digilent-arty-a7/ahb2mig_arty_a7.vhdl" into library work
INFO: [VRFC 10-3107] analyzing entity 'ahb2mig_arty_a7'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/grlib/amba/ahbctrl.vhd" into library grlib
INFO: [VRFC 10-3107] analyzing entity 'ahbctrl'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/grlib/amba/ahbmst.vhd" into library grlib
INFO: [VRFC 10-3107] analyzing entity 'ahbmst'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/ahbrom.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'ahbrom'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/alltech/allmul.vhd" into library techmap
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/alltech/allpads.vhd" into library techmap
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/alltech/alltap.vhd" into library techmap
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/grlib/amba/apbctrl.vhd" into library grlib
INFO: [VRFC 10-3107] analyzing entity 'apbctrl'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/grlib/amba/apbctrlx.vhd" into library grlib
INFO: [VRFC 10-3107] analyzing entity 'apbctrlx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/unisim/buffer_unisim.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'clkbuf_xilinx'
INFO: [VRFC 10-3107] analyzing entity 'clkmux_xilinx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/clkand.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'clkand'
INFO: [VRFC 10-3107] analyzing entity 'clkrand'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/clkgen.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'clkgen'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/unisim/clkgen_unisim.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'clkgen_virtex5'
INFO: [VRFC 10-3107] analyzing entity 'clkgen_virtex7'
INFO: [VRFC 10-3107] analyzing entity 'clkgen_kintexu'
INFO: [VRFC 10-3107] analyzing entity 'clkgen_virtexup'
INFO: [VRFC 10-3107] analyzing entity 'clkand_unisim'
INFO: [VRFC 10-3107] analyzing entity 'clkmux_unisim'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/clkmux.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'clkmux'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/clkpad.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'clkpad'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/boards/digilent-arty-a7/clockers_clkgen.vhdl" into library work
INFO: [VRFC 10-3107] analyzing entity 'clockers_clkgen'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/boards/digilent-arty-a7/clockers_mig.vhdl" into library work
INFO: [VRFC 10-3107] analyzing entity 'clockers_mig'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/config.vhd" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/work/debug/debug.vhd" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/eth/core/eth_ahb_mst.vhd" into library eth
INFO: [VRFC 10-3107] analyzing entity 'eth_ahb_mst'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/eth/core/eth_edcl_ahb_mst.vhd" into library eth
INFO: [VRFC 10-3107] analyzing entity 'eth_edcl_ahb_mst'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/eth/core/eth_rstgen.vhd" into library eth
INFO: [VRFC 10-3107] analyzing entity 'eth_rstgen'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/eth/core/greth_rx.vhd" into library eth
INFO: [VRFC 10-3107] analyzing entity 'greth_rx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/eth/core/greth_tx.vhd" into library eth
INFO: [VRFC 10-3107] analyzing entity 'greth_tx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/eth/core/grethc.vhd" into library eth
INFO: [VRFC 10-3107] analyzing entity 'grethc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/grfpw_net.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'grfpw_net'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/grgates.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'grmux2'
INFO: [VRFC 10-3107] analyzing entity 'grmux2v'
INFO: [VRFC 10-3107] analyzing entity 'grdff'
INFO: [VRFC 10-3107] analyzing entity 'gror2'
INFO: [VRFC 10-3107] analyzing entity 'grand12'
INFO: [VRFC 10-3107] analyzing entity 'grnand2'
INFO: [VRFC 10-3107] analyzing entity 'grand2'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/grlfpw_net.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'grlfpw_net'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/opencores/i2c/i2c_master_bit_ctrl.vhd" into library opencores
INFO: [VRFC 10-3107] analyzing entity 'i2c_master_bit_ctrl'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/opencores/i2c/i2c_master_byte_ctrl.vhd" into library opencores
INFO: [VRFC 10-3107] analyzing entity 'i2c_master_byte_ctrl'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/inpad.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'inpad'
INFO: [VRFC 10-3107] analyzing entity 'inpadv'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/iopad.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'iopad'
INFO: [VRFC 10-3107] analyzing entity 'iopadv'
INFO: [VRFC 10-3107] analyzing entity 'iopadvv'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/grlib/modgen/leaves.vhd" into library grlib
INFO: [VRFC 10-3107] analyzing entity 'FLIPFLOP'
INFO: [VRFC 10-3107] analyzing entity 'PP_LOW'
INFO: [VRFC 10-3107] analyzing entity 'PP_MIDDLE'
INFO: [VRFC 10-3107] analyzing entity 'PP_HIGH'
INFO: [VRFC 10-3107] analyzing entity 'R_GATE'
INFO: [VRFC 10-3107] analyzing entity 'DECODER'
INFO: [VRFC 10-3107] analyzing entity 'FULL_ADDER'
INFO: [VRFC 10-3107] analyzing entity 'HALF_ADDER'
INFO: [VRFC 10-3107] analyzing entity 'INVBLOCK'
INFO: [VRFC 10-3107] analyzing entity 'XXOR1'
INFO: [VRFC 10-3107] analyzing entity 'BLOCK0'
INFO: [VRFC 10-3107] analyzing entity 'BLOCK1'
INFO: [VRFC 10-3107] analyzing entity 'BLOCK2'
INFO: [VRFC 10-3107] analyzing entity 'BLOCK1A'
INFO: [VRFC 10-3107] analyzing entity 'BLOCK2A'
INFO: [VRFC 10-3107] analyzing entity 'PRESTAGE_64'
INFO: [VRFC 10-3107] analyzing entity 'DBLC_0_64'
INFO: [VRFC 10-3107] analyzing entity 'DBLC_1_64'
INFO: [VRFC 10-3107] analyzing entity 'DBLC_2_64'
INFO: [VRFC 10-3107] analyzing entity 'DBLC_3_64'
INFO: [VRFC 10-3107] analyzing entity 'DBLC_4_64'
INFO: [VRFC 10-3107] analyzing entity 'DBLC_5_64'
INFO: [VRFC 10-3107] analyzing entity 'XORSTAGE_64'
INFO: [VRFC 10-3107] analyzing entity 'DBLCTREE_64'
INFO: [VRFC 10-3107] analyzing entity 'DBLCADDER_64_64'
INFO: [VRFC 10-3107] analyzing entity 'XXOR2'
INFO: [VRFC 10-3107] analyzing entity 'DBLC_0_32'
INFO: [VRFC 10-3107] analyzing entity 'DBLC_1_32'
INFO: [VRFC 10-3107] analyzing entity 'DBLC_2_32'
INFO: [VRFC 10-3107] analyzing entity 'DBLC_3_32'
INFO: [VRFC 10-3107] analyzing entity 'DBLC_4_32'
INFO: [VRFC 10-3107] analyzing entity 'XORSTAGE_32'
INFO: [VRFC 10-3107] analyzing entity 'PRESTAGE_32'
INFO: [VRFC 10-3107] analyzing entity 'DBLCTREE_32'
INFO: [VRFC 10-3107] analyzing entity 'DBLCADDER_32_32'
INFO: [VRFC 10-3107] analyzing entity 'PRESTAGE_128'
INFO: [VRFC 10-3107] analyzing entity 'DBLC_0_128'
INFO: [VRFC 10-3107] analyzing entity 'DBLC_1_128'
INFO: [VRFC 10-3107] analyzing entity 'DBLC_2_128'
INFO: [VRFC 10-3107] analyzing entity 'DBLC_3_128'
INFO: [VRFC 10-3107] analyzing entity 'DBLC_4_128'
INFO: [VRFC 10-3107] analyzing entity 'DBLC_5_128'
INFO: [VRFC 10-3107] analyzing entity 'DBLC_6_128'
INFO: [VRFC 10-3107] analyzing entity 'XORSTAGE_128'
INFO: [VRFC 10-3107] analyzing entity 'DBLCTREE_128'
INFO: [VRFC 10-3107] analyzing entity 'DBLCADDER_128_128'
INFO: [VRFC 10-3107] analyzing entity 'BOOTHCODER_18_18'
INFO: [VRFC 10-3107] analyzing entity 'WALLACE_18_18'
INFO: [VRFC 10-3107] analyzing entity 'MULTIPLIER_18_18'
INFO: [VRFC 10-3107] analyzing entity 'BOOTHCODER_34_10'
INFO: [VRFC 10-3107] analyzing entity 'WALLACE_34_10'
INFO: [VRFC 10-3107] analyzing entity 'MULTIPLIER_34_10'
INFO: [VRFC 10-3107] analyzing entity 'MUL_33_9'
INFO: [VRFC 10-3107] analyzing entity 'BOOTHCODER_34_18'
INFO: [VRFC 10-3107] analyzing entity 'WALLACE_34_18'
INFO: [VRFC 10-3107] analyzing entity 'MULTIPLIER_34_18'
INFO: [VRFC 10-3107] analyzing entity 'MUL_33_17'
INFO: [VRFC 10-3107] analyzing entity 'BOOTHCODER_34_34'
INFO: [VRFC 10-3107] analyzing entity 'WALLACE_34_34'
INFO: [VRFC 10-3107] analyzing entity 'MULTIPLIER_34_34'
INFO: [VRFC 10-3107] analyzing entity 'MUL_33_33'
INFO: [VRFC 10-3107] analyzing entity 'ADD32'
INFO: [VRFC 10-3107] analyzing entity 'MUL_17_17'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/leon3_net.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'leon3_net'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/leon3mp.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'leon3mp'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/inferred/memory_inferred.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'generic_syncram'
INFO: [VRFC 10-3107] analyzing entity 'generic_syncram_reg'
INFO: [VRFC 10-3107] analyzing entity 'generic_syncram_2p'
INFO: [VRFC 10-3107] analyzing entity 'generic_syncram_2p_reg'
INFO: [VRFC 10-3107] analyzing entity 'generic_regfile_3p'
INFO: [VRFC 10-3107] analyzing entity 'generic_regfile_4p'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'kintex7_syncram_dp'
INFO: [VRFC 10-3107] analyzing entity 'kintex7_syncram_2p'
INFO: [VRFC 10-3107] analyzing entity 'kintex7_syncram'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_ultrascale.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'ultrascale_syncram'
INFO: [VRFC 10-3107] analyzing entity 'ultrascale_syncram_dp'
INFO: [VRFC 10-3107] analyzing entity 'ultrascale_syncram_2p'
INFO: [VRFC 10-3107] analyzing entity 'ultrascale_syncram64'
INFO: [VRFC 10-3107] analyzing entity 'ultrascale_syncram128'
INFO: [VRFC 10-3107] analyzing entity 'ultrascale_syncram128bw'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_unisim.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'unisim_syncram'
INFO: [VRFC 10-3107] analyzing entity 'unisim_syncram_dp'
INFO: [VRFC 10-3107] analyzing entity 'unisim_syncram_2p'
INFO: [VRFC 10-3107] analyzing entity 'unisim_syncram64'
INFO: [VRFC 10-3107] analyzing entity 'unisim_syncram128'
INFO: [VRFC 10-3107] analyzing entity 'unisim_syncram128bw'
INFO: [VRFC 10-3107] analyzing entity 'unisim_syncram_be'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'memrwcol'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/inferred/mul_inferred.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'gen_mul_61x61'
INFO: [VRFC 10-3107] analyzing entity 'gen_mult_pipe'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'outpad'
INFO: [VRFC 10-3107] analyzing entity 'outpadv'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/unisim/pads_unisim.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'unisim_inpad'
INFO: [VRFC 10-3107] analyzing entity 'unisim_iopad'
INFO: [VRFC 10-3107] analyzing entity 'unisim_outpad'
INFO: [VRFC 10-3107] analyzing entity 'unisim_toutpad'
INFO: [VRFC 10-3107] analyzing entity 'unisim_skew_outpad'
INFO: [VRFC 10-3107] analyzing entity 'unisim_clkpad'
INFO: [VRFC 10-3107] analyzing entity 'unisim_inpad_ds'
INFO: [VRFC 10-3107] analyzing entity 'unisim_clkpad_ds'
INFO: [VRFC 10-3107] analyzing entity 'virtex4_inpad_ds'
INFO: [VRFC 10-3107] analyzing entity 'virtex4_clkpad_ds'
INFO: [VRFC 10-3107] analyzing entity 'unisim_iopad_ds'
INFO: [VRFC 10-3107] analyzing entity 'unisim_outpad_ds'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/regfile_3p.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'regfile_3p'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/spictrl_net.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'spictrl_net'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/unisim/spictrl_unisim.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'spictrl_unisim'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'syncram'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram64.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'syncram64'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'syncram_2p'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_dp.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'syncram_dp'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncrambw.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'syncrambw'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncreg.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'syncreg'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/tap.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'tap'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/unisim/tap_unisim.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'virtex_tap'
INFO: [VRFC 10-3107] analyzing entity 'virtex2_tap'
INFO: [VRFC 10-3107] analyzing entity 'spartan3_tap'
INFO: [VRFC 10-3107] analyzing entity 'virtex4_tap'
INFO: [VRFC 10-3107] analyzing entity 'virtex5_tap'
INFO: [VRFC 10-3107] analyzing entity 'virtex6_tap'
INFO: [VRFC 10-3107] analyzing entity 'spartan6_tap'
INFO: [VRFC 10-3107] analyzing entity 'virtex7_tap'
INFO: [VRFC 10-3107] analyzing entity 'kintex7_tap'
INFO: [VRFC 10-3107] analyzing entity 'kintexu_tap'
INFO: [VRFC 10-3107] analyzing entity 'virtexup_tap'
INFO: [VRFC 10-3107] analyzing entity 'artix7_tap'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/techbuf.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'techbuf'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/techmult.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'techmult'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/toutpad.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'toutpad'
INFO: [VRFC 10-3107] analyzing entity 'toutpadv'
INFO: [VRFC 10-3107] analyzing entity 'toutpadvv'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/grlib/dftlib/trstmux.vhd" into library grlib
INFO: [VRFC 10-3107] analyzing entity 'trstmux'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/grlib/util/util.vhd" into library grlib
INFO: [VRFC 10-3107] analyzing entity 'report_version'
INFO: [VRFC 10-3107] analyzing entity 'report_design'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/testbench.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'testbench'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.sim/sim_1/behav/xsim'
xelab -wto bdd47f0d299f49108c3dd61141ae523f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L grlib -L techmap -L gaisler -L eth -L opencores -L work -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav work.testbench work.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto bdd47f0d299f49108c3dd61141ae523f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L grlib -L techmap -L gaisler -L eth -L opencores -L work -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav work.testbench work.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1766] non-static loop limit of 500000 exceeded [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/spi/spi_flash.vhd:466]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1671]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_phase_locked_lanes' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1679]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-digilent-arty-a7/vivado/thesign/thesign.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v:1340]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package grlib.version
Compiling package grlib.stdlib
Compiling package grlib.stdio
Compiling package grlib.config_types
Compiling package grlib.config
Compiling package grlib.amba
Compiling package grlib.devices
Compiling package techmap.gencomp
Compiling package gaisler.sim
Compiling package work.debug
Compiling package work.config
Compiling package gaisler.leon3
Compiling package gaisler.uart
Compiling package gaisler.misc
Compiling package gaisler.net
Compiling package gaisler.jtag
Compiling package gaisler.i2c
Compiling package gaisler.spi
Compiling package techmap.allpads
Compiling package ieee.math_real
Compiling package grlib.testlib
Compiling package techmap.netcomp
Compiling package gaisler.libfpu
Compiling package gaisler.arith
Compiling package gaisler.mmuconfig
Compiling package gaisler.libiu
Compiling package gaisler.mmuiface
Compiling package gaisler.libcache
Compiling package gaisler.libleon3
Compiling package grlib.sparc
Compiling package grlib.sparc_disas
Compiling package grlib.multlib
Compiling package techmap.allmul
Compiling package ieee.std_logic_arith
Compiling package gaisler.libmmu
Compiling package techmap.allmem
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_textio
Compiling package grlib.dftlib
Compiling package gaisler.libjtagcom
Compiling package techmap.alltap
Compiling package techmap.allclkgen
Compiling package gaisler.ahb2mig_7series_pkg
Compiling package opencores.i2coc
Compiling package gaisler.ethernet_mac
Compiling package eth.ethcomp
Compiling package eth.grethpkg
Compiling package vl.vl_types
Compiling module work.glbl
Compiling architecture sim of entity gaisler.spi_flash [\spi_flash(ftype=4,memoffset=419...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(read_width_a=18,sim_de...]
Compiling architecture ramb16_s18_v of entity unisim.RAMB16_S18 [\RAMB16_S18(0,19)(0,19)(1,11)(0,...]
Compiling architecture behav of entity techmap.unisim_syncram [\unisim_syncram(abits=10)\]
Compiling architecture behav of entity techmap.unisim_syncram64 [\unisim_syncram64(abits=10)\]
Compiling architecture rtl of entity techmap.syncram64 [\syncram64(tech=50,abits=10,cust...]
Compiling architecture rtl of entity gaisler.tbufmem [\tbufmem(tech=50,tbuf=16)\]
Compiling architecture simple of entity techmap.gen_mult_pipe [\gen_mult_pipe(a_width=33,b_widt...]
Compiling architecture rtl of entity techmap.techmult [\techmult(tech=50,a_width=33,b_w...]
Compiling architecture rtl of entity gaisler.mul32 [\mul32(tech=50,multype=3,pipe=1)...]
Compiling architecture rtl of entity gaisler.div32 [div32_default]
Compiling architecture rtl of entity gaisler.iu3 [\iu3(isets=2,dsets=2,v8=50,dsu=1...]
Compiling architecture rtl of entity gaisler.mmu_icache [\mmu_icache(fabtech=50,icen=1,is...]
Compiling architecture rtl of entity gaisler.mmu_dcache [\mmu_dcache(dsu=1,dcen=1,dsets=2...]
Compiling architecture rtl of entity gaisler.mmu_acache [\mmu_acache(ilinesize=8)\]
Compiling architecture rtl of entity gaisler.mmu_cache [\mmu_cache(fabtech=50,memtech=50...]
Compiling architecture rtl of entity gaisler.proc3 [\proc3(fabtech=50,memtech=50,dsu...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(init_a="0000...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(read_width_a=36,read_w...]
Compiling architecture ramb16_s36_s36_v of entity unisim.RAMB16_S36_S36 [\RAMB16_S36_S36(sim_collision_ch...]
Compiling architecture behav of entity techmap.unisim_syncram_dp [\unisim_syncram_dp(abits=8)\]
Compiling architecture behav of entity techmap.unisim_syncram_2p [\unisim_syncram_2p(abits=8,dbits...]
Compiling architecture rtl of entity techmap.memrwcol [\memrwcol(techwrfst=0,techrwcol=...]
Compiling architecture rtl of entity techmap.syncram_2p [\syncram_2p(tech=50,abits=8,dbit...]
Compiling architecture rtl of entity techmap.regfile_3p [\regfile_3p(tech=50,abits=8,dbit...]
Compiling architecture rtl of entity gaisler.regfile_3p_l3 [\regfile_3p_l3(tech=50,abits=8,d...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(init_a="0000...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(read_width_a=36,sim_de...]
Compiling architecture ramb16_s36_v of entity unisim.RAMB16_S36 [\RAMB16_S36(0,35)(0,35)(1,11)(0,...]
Compiling architecture behav of entity techmap.unisim_syncram [\unisim_syncram(dbits=26)\]
Compiling architecture rtl of entity techmap.syncram [\syncram(tech=50,abits=9,dbits=2...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(init_a="0000",read_wid...]
Compiling architecture ramb16_s4_v of entity unisim.RAMB16_S4 [\RAMB16_S4(0,3)(0,3)(1,11)(0,255...]
Compiling architecture behav of entity techmap.unisim_syncram [\unisim_syncram(abits=12)\]
Compiling architecture rtl of entity techmap.syncram [\syncram(tech=50,abits=12,dbits=...]
Compiling architecture behav of entity techmap.unisim_syncram_dp [\unisim_syncram_dp(abits=9,dbits...]
Compiling architecture rtl of entity techmap.memrwcol [\memrwcol(techwrfst=0,techrwcol=...]
Compiling architecture rtl of entity techmap.syncram_dp [\syncram_dp(tech=50,abits=9,dbit...]
Compiling architecture rtl of entity gaisler.cachemem [\cachemem(tech=50,icen=1,isets=2...]
Compiling architecture beh of entity grlib.report_version [\report_version(msg1="leon3_0:_L...]
Compiling architecture rtl of entity gaisler.leon3x [\leon3x(fabtech=50,memtech=50,ds...]
Compiling architecture rtl of entity gaisler.leon3s [\leon3s(fabtech=50,memtech=50,ds...]
Compiling architecture beh of entity grlib.report_version [\report_version(msg1="dsu3_2:_LE...]
Compiling architecture rtl of entity gaisler.dsu3x [\dsu3x(hindex=2,tech=50,kbytes=1...]
Compiling architecture rtl of entity gaisler.dsu3 [\dsu3(hindex=2,tech=50,kbytes=16...]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture rtl of entity techmap.clkbuf_xilinx [\clkbuf_xilinx(buftype=2)\]
Compiling architecture rtl of entity techmap.techbuf [\techbuf(buftype=2,tech=50)\]
Compiling architecture rtl of entity techmap.grdff [\grdff(tech=0)\]
Compiling architecture rtl of entity techmap.grnand2 [\grnand2(tech=50)\]
Compiling architecture rtl of entity gaisler.jtagcom2 [\jtagcom2(gatetech=50,isel=1)\]
Compiling architecture rtl of entity grlib.ahbmst [\ahbmst(hindex=1,venid=1,devid=2...]
Compiling architecture bscane2_v of entity unisim.BSCANE2 [\BSCANE2(1,5)\]
Compiling architecture bscane2_v of entity unisim.BSCANE2 [\BSCANE2(jtag_chain=2)(1,5)\]
Compiling architecture rtl of entity techmap.artix7_tap [artix7_tap_default]
Compiling architecture rtl of entity techmap.tap [\tap(tech=50,irlen=6)\]
Compiling architecture rtl of entity grlib.trstmux [\trstmux(scantest=0)\]
Compiling architecture beh of entity grlib.report_version [\report_version(msg1="ahbjtag_AH...]
Compiling architecture struct of entity gaisler.ahbjtag [\ahbjtag(tech=50,hindex=1)\]
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module xil_defaultlib.mig_7series_v4_2_iodelay_ctrl(IO...
Compiling module xil_defaultlib.mig_7series_v4_2_clk_ibuf(SYSCLK...
Compiling module unisims_ver.XADC(INIT_40=16'b01000000000000,...
Compiling module xil_defaultlib.mig_7series_v4_2_tempmon_default
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=8,CLKIN1...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.BUFH
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.mig_7series_v4_2_infrastructure(...
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.mig_7series_v4_2_rank_cntrl(DQRD...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_common(MAI...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_mach(CS_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_compare(CO...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue_defa...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ID=1...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ID=2...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ID=3...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_common(LOW...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_row_col(nCK...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_select(CS_W...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_mux(CS_WIDT...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_mach(COL_W...
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.mig_7series_v4_2_col_mach(COL_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_mc(COL_WIDTH=10...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.IOBUF_INTERMDISABLE(IBUF_LOW_PWR...
Compiling module unisims_ver.IOBUFDS_INTERMDISABLE(DQS_BIAS="...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module unisims_ver.BUFIO
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module unisims_ver.PHASER_OUT_PHY(FINE_DELAY=60,MEM...
Compiling module unisims_ver.OUT_FIFO(ARRAY_MODE="ARRAY_MODE_...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_OQ="SDR",DAT...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE")
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(B...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_if_post_fif...
Compiling module unisims_ver.PHASER_IN_PHY(BURST_MODE="TRUE",...
Compiling module unisims_ver.PHASER_OUT_PHY(CLKOUT_DIV=2,DATA...
Compiling module unisims_ver.IN_FIFO
Compiling module unisims_ver.OUT_FIFO
Compiling module unisims_ver.ISERDESE2(INTERFACE_TYPE="MEMORY...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.OSERDESE2(INIT_OQ=1'b1,INIT_TQ=1...
Compiling module unisims_ver.OSERDESE2(INIT_OQ=1'b1,INIT_TQ=1...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module unisims_ver.PHASER_IN_PHY(BURST_MODE="TRUE",...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,BURST_MO...
Compiling module unisims_ver.PHASER_REF
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_4lanes(...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy(DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy_wrap...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_prbs_gen(DQ...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_init(tC...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrcal(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrlvl(D...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_ck_addr...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_dqs_fou...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_rdlvl(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_tempmon...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_calib_top(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_top(DDR...
Compiling module xil_defaultlib.mig_7series_v4_2_mem_intfc(PAYLO...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_cmd(ADDR_WID...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_wr_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_rd_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_top(APP_DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_memc_ui_top_std...
Compiling module xil_defaultlib.mig_mig_default
Compiling module xil_defaultlib.mig
Compiling architecture rtl of entity work.ahb2mig_arty_a7 [\ahb2mig_arty_a7(hindex=5,haddr=...]
Compiling architecture plle2_adv_v of entity unisim.PLLE2_ADV [\PLLE2_ADV(clkfbout_mult=10,clki...]
Compiling architecture impl of entity work.clockers_mig [clockers_mig_default]
Compiling architecture beh of entity grlib.report_version [\report_version(msg1="spimctrl0:...]
Compiling architecture rtl of entity gaisler.spimctrl [\spimctrl(hirq=10,fmask=3584,iom...]
Compiling architecture beh of entity grlib.report_version [\report_version(msg1="irqmp:_Mul...]
Compiling architecture rtl of entity gaisler.irqmp [\irqmp(pindex=2,paddr=2)\]
Compiling architecture beh of entity grlib.report_version [\report_version(msg1="gptimer3:_...]
Compiling architecture rtl of entity gaisler.gptimer [\gptimer(pindex=3,paddr=3,pirq=8...]
Compiling architecture structural of entity opencores.i2c_master_bit_ctrl [\i2c_master_bit_ctrl(filter=5,dy...]
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Compiling architecture structural of entity opencores.i2c_master_byte_ctrl [\i2c_master_byte_ctrl(filter=5,d...]
run_program: Time (s): cpu = 00:01:32 ; elapsed = 00:33:17 . Memory (MB): peak = 7692.387 ; gain = 0.000 ; free physical = 1653 ; free virtual = 46572
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:01:36 ; elapsed = 00:33:21 . Memory (MB): peak = 7692.387 ; gain = 0.000 ; free physical = 1660 ; free virtual = 46580
INFO: [Common 17-344] 'launch_simulation' was cancelled
exit
INFO: [Common 17-206] Exiting Vivado at Sat Feb  4 18:24:48 2023...
