library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.std_logic_arith.all;
use IEEE.MATH_REAL.all;

entity approx_vector_calc is
port(a:in std_logic_vector(15 downto 0);
synth_sel : out std_logic_vector(7 downto 0));
--count:out integer);
end approx_vector_calc; 
architecture Behavioral_approx_vector_calc of approx_vector_calc is

begin

process(a)
variable c,c2: integer;
begin
c:=0;
c2:=0;
a1:for i in 0 to 15 loop
if(a(i)='1')then
c:=c+1;
end if; 
end loop a1;

c2:=integer((real(c)/16.00)*8.00);

a2:for j in 0 to c2-1 loop
synth_sel(j) <= '1';
end loop a2;

a3:for k in c2 to 7 loop
synth_sel(k) <= '0';
end loop a3;

end process;
end Behavioral_approx_vector_calc;