{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1696010283340 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1696010283341 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "c5g_camera2hdmi 5CGXFC5C6F27C7 " "Selected device 5CGXFC5C6F27C7 for design \"c5g_camera2hdmi\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1696010283402 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1696010283447 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1696010283447 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1696010284446 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1696010284491 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1696010285071 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1696010285436 ""}
{ "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED_GROUP" "1 " "1 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." { { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "HDMI_CLOCK_p HDMI_CLOCK_p(n) " "differential I/O pin \"HDMI_CLOCK_p\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"HDMI_CLOCK_p(n)\"." {  } { { "f:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { HDMI_CLOCK_p } } } { "f:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_CLOCK_p" } } } } { "../rtl/c5g_camera2hdmi_top.vhd" "" { Text "C:/Users/windows/Desktop/ycbcr.project/ycbcr.project/rtl/c5g_camera2hdmi_top.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/windows/Desktop/ycbcr.project/ycbcr.project/quartus/" { { 0 { 0 ""} 0 472 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 22758 14177 15141 0 0 "" 0 "" "" }  }  } } { "f:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { HDMI_CLOCK_p(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1696010293285 ""}  } {  } 0 184025 "%1!d! differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." 0 0 "Fitter" 0 -1 1696010293285 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1696010293783 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "3 s (3 global) " "Promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "c5g_clk_rst_housekeeping:c5g_clk_rst_housekeeping_u\|d8m_mipi_clk_gate:d8m_mipi_clk_gate_u\|d8m_mipi_clk_gate_altclkctrl_0:altclkctrl_0\|d8m_mipi_clk_gate_altclkctrl_0_sub:d8m_mipi_clk_gate_altclkctrl_0_sub_component\|sd1 1 global CLKCTRL_G8 " "c5g_clk_rst_housekeeping:c5g_clk_rst_housekeeping_u\|d8m_mipi_clk_gate:d8m_mipi_clk_gate_u\|d8m_mipi_clk_gate_altclkctrl_0:altclkctrl_0\|d8m_mipi_clk_gate_altclkctrl_0_sub:d8m_mipi_clk_gate_altclkctrl_0_sub_component\|sd1 with 1 fanout uses global clock CLKCTRL_G8" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1696010294586 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1696010294586 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "c5g_clk_rst_housekeeping:c5g_clk_rst_housekeeping_u\|d8m_pll:d8m_pll_u\|d8m_pll_0002:d8m_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 1 global CLKCTRL_G9 " "c5g_clk_rst_housekeeping:c5g_clk_rst_housekeeping_u\|d8m_pll:d8m_pll_u\|d8m_pll_0002:d8m_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G9" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1696010294586 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "c5g_clk_rst_housekeeping:c5g_clk_rst_housekeeping_u\|d8m_mipi_pll:d8m_mipi_pll_u\|d8m_mipi_pll_0002:d8m_mipi_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 848 global CLKCTRL_G4 " "c5g_clk_rst_housekeeping:c5g_clk_rst_housekeeping_u\|d8m_mipi_pll:d8m_mipi_pll_u\|d8m_mipi_pll_0002:d8m_mipi_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 848 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1696010294586 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1696010294586 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "SYS_CLOCK_50~inputCLKENA0 1690 global CLKCTRL_G11 " "SYS_CLOCK_50~inputCLKENA0 with 1690 fanout uses global clock CLKCTRL_G11" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1696010294587 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "HDMI_CLOCK_p~inputCLKENA0 550 global CLKCTRL_G5 " "HDMI_CLOCK_p~inputCLKENA0 with 550 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1696010294587 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1696010294587 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver c5g_clk_rst_housekeeping:c5g_clk_rst_housekeeping_u\|d8m_mipi_clk_gate:d8m_mipi_clk_gate_u\|d8m_mipi_clk_gate_altclkctrl_0:altclkctrl_0\|d8m_mipi_clk_gate_altclkctrl_0_sub:d8m_mipi_clk_gate_altclkctrl_0_sub_component\|sd1 CLKCTRL_G8 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver c5g_clk_rst_housekeeping:c5g_clk_rst_housekeeping_u\|d8m_mipi_clk_gate:d8m_mipi_clk_gate_u\|d8m_mipi_clk_gate_altclkctrl_0:altclkctrl_0\|d8m_mipi_clk_gate_altclkctrl_0_sub:d8m_mipi_clk_gate_altclkctrl_0_sub_component\|sd1, placed at CLKCTRL_G8" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad MIPI_PIXEL_CLK PIN_D26 " "Refclk input I/O pad MIPI_PIXEL_CLK is placed onto PIN_D26" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1696010294588 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1696010294588 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1696010294588 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696010294590 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696010296745 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696010296745 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696010296745 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696010296745 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696010296745 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696010296745 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696010296745 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696010296745 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696010296745 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696010296745 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696010296745 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696010296745 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696010296745 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696010296745 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696010296745 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696010296745 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696010296745 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696010296745 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696010296745 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696010296745 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696010296745 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696010296745 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696010296745 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696010296745 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696010296745 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696010296745 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1696010296745 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696010296745 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1696010296745 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696010296745 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696010296745 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696010296745 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1696010296745 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1696010296745 ""}
{ "Info" "ISTA_SDC_FOUND" "../nios/c5g_housekeeping/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: '../nios/c5g_housekeeping/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1696010296809 ""}
{ "Info" "ISTA_SDC_FOUND" "../nios/c5g_housekeeping/synthesis/submodules/c5g_housekeeping_nios2_gen2_0_cpu.sdc " "Reading SDC File: '../nios/c5g_housekeeping/synthesis/submodules/c5g_housekeeping_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1696010296820 ""}
{ "Info" "ISTA_SDC_FOUND" "../sdc/c5g_camera2hdmi.sdc " "Reading SDC File: '../sdc/c5g_camera2hdmi.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1696010296828 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1696010296830 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1696010296833 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: c5g_clk_rst_housekeeping_u\|d8m_mipi_pll_u\|d8m_mipi_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: c5g_clk_rst_housekeeping_u\|d8m_mipi_pll_u\|d8m_mipi_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696010296895 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: c5g_clk_rst_housekeeping_u\|d8m_mipi_pll_u\|d8m_mipi_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: c5g_clk_rst_housekeeping_u\|d8m_mipi_pll_u\|d8m_mipi_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696010296895 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: c5g_clk_rst_housekeeping_u\|d8m_mipi_pll_u\|d8m_mipi_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: c5g_clk_rst_housekeeping_u\|d8m_mipi_pll_u\|d8m_mipi_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696010296895 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: c5g_clk_rst_housekeeping_u\|d8m_pll_u\|d8m_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: c5g_clk_rst_housekeeping_u\|d8m_pll_u\|d8m_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696010296895 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: c5g_clk_rst_housekeeping_u\|d8m_pll_u\|d8m_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: c5g_clk_rst_housekeeping_u\|d8m_pll_u\|d8m_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696010296895 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: c5g_clk_rst_housekeeping_u\|d8m_pll_u\|d8m_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[3\]  to: clkout " "Cell: c5g_clk_rst_housekeeping_u\|d8m_pll_u\|d8m_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[3\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696010296895 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1696010296895 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1696010297035 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1696010297045 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 12 clocks " "Found 12 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1696010297046 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1696010297046 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 altera_reserved_tck " "  40.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1696010297046 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 CLK_1_UNUSED " "  20.000 CLK_1_UNUSED" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1696010297046 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 CLK_2_UNUSED " "  20.000 CLK_2_UNUSED" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1696010297046 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.698 HDMI_1080P_CLK " "   6.698 HDMI_1080P_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1696010297046 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.698 HDMI_1080P_CLK_out " "   6.698 HDMI_1080P_CLK_out" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1696010297046 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  50.000 MIPI_CLK20_int " "  50.000 MIPI_CLK20_int" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1696010297046 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  50.000 MIPI_CLK20_out " "  50.000 MIPI_CLK20_out" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1696010297046 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   MIPI_CLK50 " "  20.000   MIPI_CLK50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1696010297046 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MIPI_CLK50_gated " "  20.000 MIPI_CLK50_gated" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1696010297046 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MIPI_CLK50_int " "  20.000 MIPI_CLK50_int" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1696010297046 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MIPI_CLK_BASE " "  20.000 MIPI_CLK_BASE" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1696010297046 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    SYS_CLK50 " "  20.000    SYS_CLK50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1696010297046 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1696010297046 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1696010297380 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1696010297389 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1696010297415 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1696010297433 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1696010297478 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1696010297488 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1696010298460 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1696010298469 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "42 DSP block " "Packed 42 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1696010298469 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "36 " "Created 36 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1696010298469 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1696010298469 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:15 " "Fitter preparation operations ending: elapsed time is 00:00:15" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696010299127 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1696010302311 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1696010304422 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:02:01 " "Fitter placement preparation operations ending: elapsed time is 00:02:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696010424040 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1696010582487 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1696010593934 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:12 " "Fitter placement operations ending: elapsed time is 00:00:12" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696010593935 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1696010598185 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "21 X0_Y0 X10_Y11 " "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11" {  } { { "loc" "" { Generic "C:/Users/windows/Desktop/ycbcr.project/ycbcr.project/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11"} { { 12 { 0 ""} 0 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1696010611818 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1696010611818 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1696010620252 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1696010620252 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:18 " "Fitter routing operations ending: elapsed time is 00:00:18" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696010620265 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 16.91 " "Total time spent on timing analysis during the Fitter is 16.91 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1696010632970 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1696010633213 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1696010637108 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1696010637112 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1696010642634 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:30 " "Fitter post-fit operations ending: elapsed time is 00:00:30" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696010663018 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "24 " "Following 24 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_D\[0\] a permanently disabled " "Pin SRAM_D\[0\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SRAM_D[0] } } } { "f:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[0\]" } } } } { "../rtl/c5g_camera2hdmi_top.vhd" "" { Text "C:/Users/windows/Desktop/ycbcr.project/ycbcr.project/rtl/c5g_camera2hdmi_top.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/windows/Desktop/ycbcr.project/ycbcr.project/quartus/" { { 0 { 0 ""} 0 443 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696010663956 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_D\[1\] a permanently disabled " "Pin SRAM_D\[1\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SRAM_D[1] } } } { "f:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[1\]" } } } } { "../rtl/c5g_camera2hdmi_top.vhd" "" { Text "C:/Users/windows/Desktop/ycbcr.project/ycbcr.project/rtl/c5g_camera2hdmi_top.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/windows/Desktop/ycbcr.project/ycbcr.project/quartus/" { { 0 { 0 ""} 0 444 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696010663956 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_D\[2\] a permanently disabled " "Pin SRAM_D\[2\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SRAM_D[2] } } } { "f:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[2\]" } } } } { "../rtl/c5g_camera2hdmi_top.vhd" "" { Text "C:/Users/windows/Desktop/ycbcr.project/ycbcr.project/rtl/c5g_camera2hdmi_top.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/windows/Desktop/ycbcr.project/ycbcr.project/quartus/" { { 0 { 0 ""} 0 445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696010663956 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_D\[3\] a permanently disabled " "Pin SRAM_D\[3\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SRAM_D[3] } } } { "f:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[3\]" } } } } { "../rtl/c5g_camera2hdmi_top.vhd" "" { Text "C:/Users/windows/Desktop/ycbcr.project/ycbcr.project/rtl/c5g_camera2hdmi_top.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/windows/Desktop/ycbcr.project/ycbcr.project/quartus/" { { 0 { 0 ""} 0 446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696010663956 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_D\[4\] a permanently disabled " "Pin SRAM_D\[4\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SRAM_D[4] } } } { "f:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[4\]" } } } } { "../rtl/c5g_camera2hdmi_top.vhd" "" { Text "C:/Users/windows/Desktop/ycbcr.project/ycbcr.project/rtl/c5g_camera2hdmi_top.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/windows/Desktop/ycbcr.project/ycbcr.project/quartus/" { { 0 { 0 ""} 0 447 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696010663956 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_D\[5\] a permanently disabled " "Pin SRAM_D\[5\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SRAM_D[5] } } } { "f:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[5\]" } } } } { "../rtl/c5g_camera2hdmi_top.vhd" "" { Text "C:/Users/windows/Desktop/ycbcr.project/ycbcr.project/rtl/c5g_camera2hdmi_top.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/windows/Desktop/ycbcr.project/ycbcr.project/quartus/" { { 0 { 0 ""} 0 448 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696010663956 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_D\[6\] a permanently disabled " "Pin SRAM_D\[6\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SRAM_D[6] } } } { "f:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[6\]" } } } } { "../rtl/c5g_camera2hdmi_top.vhd" "" { Text "C:/Users/windows/Desktop/ycbcr.project/ycbcr.project/rtl/c5g_camera2hdmi_top.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/windows/Desktop/ycbcr.project/ycbcr.project/quartus/" { { 0 { 0 ""} 0 449 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696010663956 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_D\[7\] a permanently disabled " "Pin SRAM_D\[7\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SRAM_D[7] } } } { "f:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[7\]" } } } } { "../rtl/c5g_camera2hdmi_top.vhd" "" { Text "C:/Users/windows/Desktop/ycbcr.project/ycbcr.project/rtl/c5g_camera2hdmi_top.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/windows/Desktop/ycbcr.project/ycbcr.project/quartus/" { { 0 { 0 ""} 0 450 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696010663956 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_D\[8\] a permanently disabled " "Pin SRAM_D\[8\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SRAM_D[8] } } } { "f:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[8\]" } } } } { "../rtl/c5g_camera2hdmi_top.vhd" "" { Text "C:/Users/windows/Desktop/ycbcr.project/ycbcr.project/rtl/c5g_camera2hdmi_top.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/windows/Desktop/ycbcr.project/ycbcr.project/quartus/" { { 0 { 0 ""} 0 451 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696010663956 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_D\[9\] a permanently disabled " "Pin SRAM_D\[9\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SRAM_D[9] } } } { "f:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[9\]" } } } } { "../rtl/c5g_camera2hdmi_top.vhd" "" { Text "C:/Users/windows/Desktop/ycbcr.project/ycbcr.project/rtl/c5g_camera2hdmi_top.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/windows/Desktop/ycbcr.project/ycbcr.project/quartus/" { { 0 { 0 ""} 0 452 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696010663956 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_D\[10\] a permanently disabled " "Pin SRAM_D\[10\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SRAM_D[10] } } } { "f:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[10\]" } } } } { "../rtl/c5g_camera2hdmi_top.vhd" "" { Text "C:/Users/windows/Desktop/ycbcr.project/ycbcr.project/rtl/c5g_camera2hdmi_top.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/windows/Desktop/ycbcr.project/ycbcr.project/quartus/" { { 0 { 0 ""} 0 453 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696010663956 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_D\[11\] a permanently disabled " "Pin SRAM_D\[11\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SRAM_D[11] } } } { "f:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[11\]" } } } } { "../rtl/c5g_camera2hdmi_top.vhd" "" { Text "C:/Users/windows/Desktop/ycbcr.project/ycbcr.project/rtl/c5g_camera2hdmi_top.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/windows/Desktop/ycbcr.project/ycbcr.project/quartus/" { { 0 { 0 ""} 0 454 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696010663956 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_D\[12\] a permanently disabled " "Pin SRAM_D\[12\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SRAM_D[12] } } } { "f:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[12\]" } } } } { "../rtl/c5g_camera2hdmi_top.vhd" "" { Text "C:/Users/windows/Desktop/ycbcr.project/ycbcr.project/rtl/c5g_camera2hdmi_top.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/windows/Desktop/ycbcr.project/ycbcr.project/quartus/" { { 0 { 0 ""} 0 455 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696010663956 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_D\[13\] a permanently disabled " "Pin SRAM_D\[13\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SRAM_D[13] } } } { "f:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[13\]" } } } } { "../rtl/c5g_camera2hdmi_top.vhd" "" { Text "C:/Users/windows/Desktop/ycbcr.project/ycbcr.project/rtl/c5g_camera2hdmi_top.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/windows/Desktop/ycbcr.project/ycbcr.project/quartus/" { { 0 { 0 ""} 0 456 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696010663956 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_D\[14\] a permanently disabled " "Pin SRAM_D\[14\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SRAM_D[14] } } } { "f:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[14\]" } } } } { "../rtl/c5g_camera2hdmi_top.vhd" "" { Text "C:/Users/windows/Desktop/ycbcr.project/ycbcr.project/rtl/c5g_camera2hdmi_top.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/windows/Desktop/ycbcr.project/ycbcr.project/quartus/" { { 0 { 0 ""} 0 457 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696010663956 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_D\[15\] a permanently disabled " "Pin SRAM_D\[15\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SRAM_D[15] } } } { "f:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[15\]" } } } } { "../rtl/c5g_camera2hdmi_top.vhd" "" { Text "C:/Users/windows/Desktop/ycbcr.project/ycbcr.project/rtl/c5g_camera2hdmi_top.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/windows/Desktop/ycbcr.project/ycbcr.project/quartus/" { { 0 { 0 ""} 0 458 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696010663956 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Pin SD_CMD has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "f:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "../rtl/c5g_camera2hdmi_top.vhd" "" { Text "C:/Users/windows/Desktop/ycbcr.project/ycbcr.project/rtl/c5g_camera2hdmi_top.vhd" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/windows/Desktop/ycbcr.project/ycbcr.project/quartus/" { { 0 { 0 ""} 0 494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696010663956 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[0\] a permanently disabled " "Pin SD_DAT\[0\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SD_DAT[0] } } } { "f:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "../rtl/c5g_camera2hdmi_top.vhd" "" { Text "C:/Users/windows/Desktop/ycbcr.project/ycbcr.project/rtl/c5g_camera2hdmi_top.vhd" 78 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/windows/Desktop/ycbcr.project/ycbcr.project/quartus/" { { 0 { 0 ""} 0 459 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696010663956 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[1\] a permanently disabled " "Pin SD_DAT\[1\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SD_DAT[1] } } } { "f:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "../rtl/c5g_camera2hdmi_top.vhd" "" { Text "C:/Users/windows/Desktop/ycbcr.project/ycbcr.project/rtl/c5g_camera2hdmi_top.vhd" 78 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/windows/Desktop/ycbcr.project/ycbcr.project/quartus/" { { 0 { 0 ""} 0 460 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696010663956 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[2\] a permanently disabled " "Pin SD_DAT\[2\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SD_DAT[2] } } } { "f:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "../rtl/c5g_camera2hdmi_top.vhd" "" { Text "C:/Users/windows/Desktop/ycbcr.project/ycbcr.project/rtl/c5g_camera2hdmi_top.vhd" 78 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/windows/Desktop/ycbcr.project/ycbcr.project/quartus/" { { 0 { 0 ""} 0 461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696010663956 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[3\] a permanently disabled " "Pin SD_DAT\[3\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SD_DAT[3] } } } { "f:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "../rtl/c5g_camera2hdmi_top.vhd" "" { Text "C:/Users/windows/Desktop/ycbcr.project/ycbcr.project/rtl/c5g_camera2hdmi_top.vhd" 78 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/windows/Desktop/ycbcr.project/ycbcr.project/quartus/" { { 0 { 0 ""} 0 462 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696010663956 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "f:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "../rtl/c5g_camera2hdmi_top.vhd" "" { Text "C:/Users/windows/Desktop/ycbcr.project/ycbcr.project/rtl/c5g_camera2hdmi_top.vhd" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/windows/Desktop/ycbcr.project/ycbcr.project/quartus/" { { 0 { 0 ""} 0 502 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696010663956 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "f:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "../rtl/c5g_camera2hdmi_top.vhd" "" { Text "C:/Users/windows/Desktop/ycbcr.project/ycbcr.project/rtl/c5g_camera2hdmi_top.vhd" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/windows/Desktop/ycbcr.project/ycbcr.project/quartus/" { { 0 { 0 ""} 0 503 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696010663956 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "f:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "../rtl/c5g_camera2hdmi_top.vhd" "" { Text "C:/Users/windows/Desktop/ycbcr.project/ycbcr.project/rtl/c5g_camera2hdmi_top.vhd" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/windows/Desktop/ycbcr.project/ycbcr.project/quartus/" { { 0 { 0 ""} 0 505 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696010663956 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1696010663956 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/windows/Desktop/ycbcr.project/ycbcr.project/quartus/output_files/c5g_camera2hdmi/c5g_camera2hdmi.fit.smsg " "Generated suppressed messages file C:/Users/windows/Desktop/ycbcr.project/ycbcr.project/quartus/output_files/c5g_camera2hdmi/c5g_camera2hdmi.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1696010664720 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "42346 " "Peak virtual memory: 42346 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696010668252 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 29 11:04:28 2023 " "Processing ended: Fri Sep 29 11:04:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696010668252 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:06:27 " "Elapsed time: 00:06:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696010668252 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:19:54 " "Total CPU time (on all processors): 00:19:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696010668252 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1696010668252 ""}
