Item(by='monocasa', descendants=None, kids=None, score=None, time=1610116521, title=None, item_type='comment', url=None, parent=25684676, text='Cribbing from the comments on the original article, this does still seem to depend on hardware support to be helpful, but doesn&#x27;t require an IOMMU.  Doing things like reducing the size of the PCIE controller&#x27;s aperture into RAM, or using ARM&#x27;s Secure&#x2F;Nonsecure modes in a cute on way some chips can give you a simple base+bounds restriction for all DMA, that&#x27;s still beneficial but not really a full MMU.<p><a href="https:&#x2F;&#x2F;lwn.net&#x2F;ml&#x2F;linux-kernel&#x2F;d7043239-12cf-3636-4726-2e3b90917dc6@gmail.com&#x2F;" rel="nofollow">https:&#x2F;&#x2F;lwn.net&#x2F;ml&#x2F;linux-kernel&#x2F;d7043239-12cf-3636-4726-2e3b...</a><p>So that paragraph from the article is at best extremely confusing.')