DECL|PWMCH_NUM_NUMBER|macro|PWMCH_NUM_NUMBER
DECL|PWMCMP_NUMBER|macro|PWMCMP_NUMBER
DECL|PWM_CCNT_CNT_Msk|macro|PWM_CCNT_CNT_Msk
DECL|PWM_CCNT_CNT_Pos|macro|PWM_CCNT_CNT_Pos
DECL|PWM_CCNT|member|__I uint32_t PWM_CCNT; /**< \brief (PwmCh_num Offset: 0x14) PWM Channel Counter Register */
DECL|PWM_CDTYUPD_CDTYUPD_Msk|macro|PWM_CDTYUPD_CDTYUPD_Msk
DECL|PWM_CDTYUPD_CDTYUPD_Pos|macro|PWM_CDTYUPD_CDTYUPD_Pos
DECL|PWM_CDTYUPD_CDTYUPD|macro|PWM_CDTYUPD_CDTYUPD
DECL|PWM_CDTYUPD|member|__O uint32_t PWM_CDTYUPD; /**< \brief (PwmCh_num Offset: 0x8) PWM Channel Duty Cycle Update Register */
DECL|PWM_CDTY_CDTY_Msk|macro|PWM_CDTY_CDTY_Msk
DECL|PWM_CDTY_CDTY_Pos|macro|PWM_CDTY_CDTY_Pos
DECL|PWM_CDTY_CDTY|macro|PWM_CDTY_CDTY
DECL|PWM_CDTY|member|__IO uint32_t PWM_CDTY; /**< \brief (PwmCh_num Offset: 0x4) PWM Channel Duty Cycle Register */
DECL|PWM_CH_NUM|member|PwmCh_num PWM_CH_NUM[PWMCH_NUM_NUMBER]; /**< \brief (Pwm Offset: 0x200) ch_num = 0 .. 7 */
DECL|PWM_CLK_DIVA_Msk|macro|PWM_CLK_DIVA_Msk
DECL|PWM_CLK_DIVA_Pos|macro|PWM_CLK_DIVA_Pos
DECL|PWM_CLK_DIVA|macro|PWM_CLK_DIVA
DECL|PWM_CLK_DIVB_Msk|macro|PWM_CLK_DIVB_Msk
DECL|PWM_CLK_DIVB_Pos|macro|PWM_CLK_DIVB_Pos
DECL|PWM_CLK_DIVB|macro|PWM_CLK_DIVB
DECL|PWM_CLK_PREA_Msk|macro|PWM_CLK_PREA_Msk
DECL|PWM_CLK_PREA_Pos|macro|PWM_CLK_PREA_Pos
DECL|PWM_CLK_PREA|macro|PWM_CLK_PREA
DECL|PWM_CLK_PREB_Msk|macro|PWM_CLK_PREB_Msk
DECL|PWM_CLK_PREB_Pos|macro|PWM_CLK_PREB_Pos
DECL|PWM_CLK_PREB|macro|PWM_CLK_PREB
DECL|PWM_CLK|member|__IO uint32_t PWM_CLK; /**< \brief (Pwm Offset: 0x00) PWM Clock Register */
DECL|PWM_CMPMUPD_CENUPD|macro|PWM_CMPMUPD_CENUPD
DECL|PWM_CMPMUPD_CPRUPD_Msk|macro|PWM_CMPMUPD_CPRUPD_Msk
DECL|PWM_CMPMUPD_CPRUPD_Pos|macro|PWM_CMPMUPD_CPRUPD_Pos
DECL|PWM_CMPMUPD_CPRUPD|macro|PWM_CMPMUPD_CPRUPD
DECL|PWM_CMPMUPD_CTRUPD_Msk|macro|PWM_CMPMUPD_CTRUPD_Msk
DECL|PWM_CMPMUPD_CTRUPD_Pos|macro|PWM_CMPMUPD_CTRUPD_Pos
DECL|PWM_CMPMUPD_CTRUPD|macro|PWM_CMPMUPD_CTRUPD
DECL|PWM_CMPMUPD_CUPRUPD_Msk|macro|PWM_CMPMUPD_CUPRUPD_Msk
DECL|PWM_CMPMUPD_CUPRUPD_Pos|macro|PWM_CMPMUPD_CUPRUPD_Pos
DECL|PWM_CMPMUPD_CUPRUPD|macro|PWM_CMPMUPD_CUPRUPD
DECL|PWM_CMPMUPD|member|__O uint32_t PWM_CMPMUPD; /**< \brief (PwmCmp Offset: 0xC) PWM Comparison 0 Mode Update Register */
DECL|PWM_CMPM_CEN|macro|PWM_CMPM_CEN
DECL|PWM_CMPM_CPRCNT_Msk|macro|PWM_CMPM_CPRCNT_Msk
DECL|PWM_CMPM_CPRCNT_Pos|macro|PWM_CMPM_CPRCNT_Pos
DECL|PWM_CMPM_CPRCNT|macro|PWM_CMPM_CPRCNT
DECL|PWM_CMPM_CPR_Msk|macro|PWM_CMPM_CPR_Msk
DECL|PWM_CMPM_CPR_Pos|macro|PWM_CMPM_CPR_Pos
DECL|PWM_CMPM_CPR|macro|PWM_CMPM_CPR
DECL|PWM_CMPM_CTR_Msk|macro|PWM_CMPM_CTR_Msk
DECL|PWM_CMPM_CTR_Pos|macro|PWM_CMPM_CTR_Pos
DECL|PWM_CMPM_CTR|macro|PWM_CMPM_CTR
DECL|PWM_CMPM_CUPRCNT_Msk|macro|PWM_CMPM_CUPRCNT_Msk
DECL|PWM_CMPM_CUPRCNT_Pos|macro|PWM_CMPM_CUPRCNT_Pos
DECL|PWM_CMPM_CUPRCNT|macro|PWM_CMPM_CUPRCNT
DECL|PWM_CMPM_CUPR_Msk|macro|PWM_CMPM_CUPR_Msk
DECL|PWM_CMPM_CUPR_Pos|macro|PWM_CMPM_CUPR_Pos
DECL|PWM_CMPM_CUPR|macro|PWM_CMPM_CUPR
DECL|PWM_CMPM|member|__IO uint32_t PWM_CMPM; /**< \brief (PwmCmp Offset: 0x8) PWM Comparison 0 Mode Register */
DECL|PWM_CMPVUPD_CVMUPD|macro|PWM_CMPVUPD_CVMUPD
DECL|PWM_CMPVUPD_CVUPD_Msk|macro|PWM_CMPVUPD_CVUPD_Msk
DECL|PWM_CMPVUPD_CVUPD_Pos|macro|PWM_CMPVUPD_CVUPD_Pos
DECL|PWM_CMPVUPD_CVUPD|macro|PWM_CMPVUPD_CVUPD
DECL|PWM_CMPVUPD|member|__O uint32_t PWM_CMPVUPD; /**< \brief (PwmCmp Offset: 0x4) PWM Comparison 0 Value Update Register */
DECL|PWM_CMPV_CVM|macro|PWM_CMPV_CVM
DECL|PWM_CMPV_CV_Msk|macro|PWM_CMPV_CV_Msk
DECL|PWM_CMPV_CV_Pos|macro|PWM_CMPV_CV_Pos
DECL|PWM_CMPV_CV|macro|PWM_CMPV_CV
DECL|PWM_CMPV|member|__IO uint32_t PWM_CMPV; /**< \brief (PwmCmp Offset: 0x0) PWM Comparison 0 Value Register */
DECL|PWM_CMP|member|PwmCmp PWM_CMP[PWMCMP_NUMBER]; /**< \brief (Pwm Offset: 0x130) 0 .. 7 */
DECL|PWM_CMR_CALG|macro|PWM_CMR_CALG
DECL|PWM_CMR_CES|macro|PWM_CMR_CES
DECL|PWM_CMR_CPOL|macro|PWM_CMR_CPOL
DECL|PWM_CMR_CPRE_CLKA|macro|PWM_CMR_CPRE_CLKA
DECL|PWM_CMR_CPRE_CLKB|macro|PWM_CMR_CPRE_CLKB
DECL|PWM_CMR_CPRE_MCK_DIV_1024|macro|PWM_CMR_CPRE_MCK_DIV_1024
DECL|PWM_CMR_CPRE_MCK_DIV_128|macro|PWM_CMR_CPRE_MCK_DIV_128
DECL|PWM_CMR_CPRE_MCK_DIV_16|macro|PWM_CMR_CPRE_MCK_DIV_16
DECL|PWM_CMR_CPRE_MCK_DIV_256|macro|PWM_CMR_CPRE_MCK_DIV_256
DECL|PWM_CMR_CPRE_MCK_DIV_2|macro|PWM_CMR_CPRE_MCK_DIV_2
DECL|PWM_CMR_CPRE_MCK_DIV_32|macro|PWM_CMR_CPRE_MCK_DIV_32
DECL|PWM_CMR_CPRE_MCK_DIV_4|macro|PWM_CMR_CPRE_MCK_DIV_4
DECL|PWM_CMR_CPRE_MCK_DIV_512|macro|PWM_CMR_CPRE_MCK_DIV_512
DECL|PWM_CMR_CPRE_MCK_DIV_64|macro|PWM_CMR_CPRE_MCK_DIV_64
DECL|PWM_CMR_CPRE_MCK_DIV_8|macro|PWM_CMR_CPRE_MCK_DIV_8
DECL|PWM_CMR_CPRE_MCK|macro|PWM_CMR_CPRE_MCK
DECL|PWM_CMR_CPRE_Msk|macro|PWM_CMR_CPRE_Msk
DECL|PWM_CMR_CPRE_Pos|macro|PWM_CMR_CPRE_Pos
DECL|PWM_CMR_DTE|macro|PWM_CMR_DTE
DECL|PWM_CMR_DTHI|macro|PWM_CMR_DTHI
DECL|PWM_CMR_DTLI|macro|PWM_CMR_DTLI
DECL|PWM_CMR|member|__IO uint32_t PWM_CMR; /**< \brief (PwmCh_num Offset: 0x0) PWM Channel Mode Register */
DECL|PWM_CPRDUPD_CPRDUPD_Msk|macro|PWM_CPRDUPD_CPRDUPD_Msk
DECL|PWM_CPRDUPD_CPRDUPD_Pos|macro|PWM_CPRDUPD_CPRDUPD_Pos
DECL|PWM_CPRDUPD_CPRDUPD|macro|PWM_CPRDUPD_CPRDUPD
DECL|PWM_CPRDUPD|member|__O uint32_t PWM_CPRDUPD; /**< \brief (PwmCh_num Offset: 0x10) PWM Channel Period Update Register */
DECL|PWM_CPRD_CPRD_Msk|macro|PWM_CPRD_CPRD_Msk
DECL|PWM_CPRD_CPRD_Pos|macro|PWM_CPRD_CPRD_Pos
DECL|PWM_CPRD_CPRD|macro|PWM_CPRD_CPRD
DECL|PWM_CPRD|member|__IO uint32_t PWM_CPRD; /**< \brief (PwmCh_num Offset: 0xC) PWM Channel Period Register */
DECL|PWM_DIS_CHID0|macro|PWM_DIS_CHID0
DECL|PWM_DIS_CHID1|macro|PWM_DIS_CHID1
DECL|PWM_DIS_CHID2|macro|PWM_DIS_CHID2
DECL|PWM_DIS_CHID3|macro|PWM_DIS_CHID3
DECL|PWM_DIS_CHID4|macro|PWM_DIS_CHID4
DECL|PWM_DIS_CHID5|macro|PWM_DIS_CHID5
DECL|PWM_DIS_CHID6|macro|PWM_DIS_CHID6
DECL|PWM_DIS_CHID7|macro|PWM_DIS_CHID7
DECL|PWM_DIS|member|__O uint32_t PWM_DIS; /**< \brief (Pwm Offset: 0x08) PWM Disable Register */
DECL|PWM_DTUPD_DTHUPD_Msk|macro|PWM_DTUPD_DTHUPD_Msk
DECL|PWM_DTUPD_DTHUPD_Pos|macro|PWM_DTUPD_DTHUPD_Pos
DECL|PWM_DTUPD_DTHUPD|macro|PWM_DTUPD_DTHUPD
DECL|PWM_DTUPD_DTLUPD_Msk|macro|PWM_DTUPD_DTLUPD_Msk
DECL|PWM_DTUPD_DTLUPD_Pos|macro|PWM_DTUPD_DTLUPD_Pos
DECL|PWM_DTUPD_DTLUPD|macro|PWM_DTUPD_DTLUPD
DECL|PWM_DTUPD|member|__O uint32_t PWM_DTUPD; /**< \brief (PwmCh_num Offset: 0x1C) PWM Channel Dead Time Update Register */
DECL|PWM_DT_DTH_Msk|macro|PWM_DT_DTH_Msk
DECL|PWM_DT_DTH_Pos|macro|PWM_DT_DTH_Pos
DECL|PWM_DT_DTH|macro|PWM_DT_DTH
DECL|PWM_DT_DTL_Msk|macro|PWM_DT_DTL_Msk
DECL|PWM_DT_DTL_Pos|macro|PWM_DT_DTL_Pos
DECL|PWM_DT_DTL|macro|PWM_DT_DTL
DECL|PWM_DT|member|__IO uint32_t PWM_DT; /**< \brief (PwmCh_num Offset: 0x18) PWM Channel Dead Time Register */
DECL|PWM_ELMR_CSEL0|macro|PWM_ELMR_CSEL0
DECL|PWM_ELMR_CSEL1|macro|PWM_ELMR_CSEL1
DECL|PWM_ELMR_CSEL2|macro|PWM_ELMR_CSEL2
DECL|PWM_ELMR_CSEL3|macro|PWM_ELMR_CSEL3
DECL|PWM_ELMR_CSEL4|macro|PWM_ELMR_CSEL4
DECL|PWM_ELMR_CSEL5|macro|PWM_ELMR_CSEL5
DECL|PWM_ELMR_CSEL6|macro|PWM_ELMR_CSEL6
DECL|PWM_ELMR_CSEL7|macro|PWM_ELMR_CSEL7
DECL|PWM_ELMR|member|__IO uint32_t PWM_ELMR[2]; /**< \brief (Pwm Offset: 0x7C) PWM Event Line 0 Mode Register */
DECL|PWM_ENA_CHID0|macro|PWM_ENA_CHID0
DECL|PWM_ENA_CHID1|macro|PWM_ENA_CHID1
DECL|PWM_ENA_CHID2|macro|PWM_ENA_CHID2
DECL|PWM_ENA_CHID3|macro|PWM_ENA_CHID3
DECL|PWM_ENA_CHID4|macro|PWM_ENA_CHID4
DECL|PWM_ENA_CHID5|macro|PWM_ENA_CHID5
DECL|PWM_ENA_CHID6|macro|PWM_ENA_CHID6
DECL|PWM_ENA_CHID7|macro|PWM_ENA_CHID7
DECL|PWM_ENA|member|__O uint32_t PWM_ENA; /**< \brief (Pwm Offset: 0x04) PWM Enable Register */
DECL|PWM_FCR_FCLR_Msk|macro|PWM_FCR_FCLR_Msk
DECL|PWM_FCR_FCLR_Pos|macro|PWM_FCR_FCLR_Pos
DECL|PWM_FCR_FCLR|macro|PWM_FCR_FCLR
DECL|PWM_FCR|member|__O uint32_t PWM_FCR; /**< \brief (Pwm Offset: 0x64) PWM Fault Clear Register */
DECL|PWM_FMR_FFIL_Msk|macro|PWM_FMR_FFIL_Msk
DECL|PWM_FMR_FFIL_Pos|macro|PWM_FMR_FFIL_Pos
DECL|PWM_FMR_FFIL|macro|PWM_FMR_FFIL
DECL|PWM_FMR_FMOD_Msk|macro|PWM_FMR_FMOD_Msk
DECL|PWM_FMR_FMOD_Pos|macro|PWM_FMR_FMOD_Pos
DECL|PWM_FMR_FMOD|macro|PWM_FMR_FMOD
DECL|PWM_FMR_FPOL_Msk|macro|PWM_FMR_FPOL_Msk
DECL|PWM_FMR_FPOL_Pos|macro|PWM_FMR_FPOL_Pos
DECL|PWM_FMR_FPOL|macro|PWM_FMR_FPOL
DECL|PWM_FMR|member|__IO uint32_t PWM_FMR; /**< \brief (Pwm Offset: 0x5C) PWM Fault Mode Register */
DECL|PWM_FPE1_FPE0_Msk|macro|PWM_FPE1_FPE0_Msk
DECL|PWM_FPE1_FPE0_Pos|macro|PWM_FPE1_FPE0_Pos
DECL|PWM_FPE1_FPE0|macro|PWM_FPE1_FPE0
DECL|PWM_FPE1_FPE1_Msk|macro|PWM_FPE1_FPE1_Msk
DECL|PWM_FPE1_FPE1_Pos|macro|PWM_FPE1_FPE1_Pos
DECL|PWM_FPE1_FPE1|macro|PWM_FPE1_FPE1
DECL|PWM_FPE1_FPE2_Msk|macro|PWM_FPE1_FPE2_Msk
DECL|PWM_FPE1_FPE2_Pos|macro|PWM_FPE1_FPE2_Pos
DECL|PWM_FPE1_FPE2|macro|PWM_FPE1_FPE2
DECL|PWM_FPE1_FPE3_Msk|macro|PWM_FPE1_FPE3_Msk
DECL|PWM_FPE1_FPE3_Pos|macro|PWM_FPE1_FPE3_Pos
DECL|PWM_FPE1_FPE3|macro|PWM_FPE1_FPE3
DECL|PWM_FPE1|member|__IO uint32_t PWM_FPE1; /**< \brief (Pwm Offset: 0x6C) PWM Fault Protection Enable Register 1 */
DECL|PWM_FPE2_FPE4_Msk|macro|PWM_FPE2_FPE4_Msk
DECL|PWM_FPE2_FPE4_Pos|macro|PWM_FPE2_FPE4_Pos
DECL|PWM_FPE2_FPE4|macro|PWM_FPE2_FPE4
DECL|PWM_FPE2_FPE5_Msk|macro|PWM_FPE2_FPE5_Msk
DECL|PWM_FPE2_FPE5_Pos|macro|PWM_FPE2_FPE5_Pos
DECL|PWM_FPE2_FPE5|macro|PWM_FPE2_FPE5
DECL|PWM_FPE2_FPE6_Msk|macro|PWM_FPE2_FPE6_Msk
DECL|PWM_FPE2_FPE6_Pos|macro|PWM_FPE2_FPE6_Pos
DECL|PWM_FPE2_FPE6|macro|PWM_FPE2_FPE6
DECL|PWM_FPE2_FPE7_Msk|macro|PWM_FPE2_FPE7_Msk
DECL|PWM_FPE2_FPE7_Pos|macro|PWM_FPE2_FPE7_Pos
DECL|PWM_FPE2_FPE7|macro|PWM_FPE2_FPE7
DECL|PWM_FPE2|member|__IO uint32_t PWM_FPE2; /**< \brief (Pwm Offset: 0x70) PWM Fault Protection Enable Register 2 */
DECL|PWM_FPV_FPVH0|macro|PWM_FPV_FPVH0
DECL|PWM_FPV_FPVH1|macro|PWM_FPV_FPVH1
DECL|PWM_FPV_FPVH2|macro|PWM_FPV_FPVH2
DECL|PWM_FPV_FPVH3|macro|PWM_FPV_FPVH3
DECL|PWM_FPV_FPVH4|macro|PWM_FPV_FPVH4
DECL|PWM_FPV_FPVH5|macro|PWM_FPV_FPVH5
DECL|PWM_FPV_FPVH6|macro|PWM_FPV_FPVH6
DECL|PWM_FPV_FPVH7|macro|PWM_FPV_FPVH7
DECL|PWM_FPV_FPVL0|macro|PWM_FPV_FPVL0
DECL|PWM_FPV_FPVL1|macro|PWM_FPV_FPVL1
DECL|PWM_FPV_FPVL2|macro|PWM_FPV_FPVL2
DECL|PWM_FPV_FPVL3|macro|PWM_FPV_FPVL3
DECL|PWM_FPV_FPVL4|macro|PWM_FPV_FPVL4
DECL|PWM_FPV_FPVL5|macro|PWM_FPV_FPVL5
DECL|PWM_FPV_FPVL6|macro|PWM_FPV_FPVL6
DECL|PWM_FPV_FPVL7|macro|PWM_FPV_FPVL7
DECL|PWM_FPV|member|__IO uint32_t PWM_FPV; /**< \brief (Pwm Offset: 0x68) PWM Fault Protection Value Register */
DECL|PWM_FSR_FIV_Msk|macro|PWM_FSR_FIV_Msk
DECL|PWM_FSR_FIV_Pos|macro|PWM_FSR_FIV_Pos
DECL|PWM_FSR_FS_Msk|macro|PWM_FSR_FS_Msk
DECL|PWM_FSR_FS_Pos|macro|PWM_FSR_FS_Pos
DECL|PWM_FSR|member|__I uint32_t PWM_FSR; /**< \brief (Pwm Offset: 0x60) PWM Fault Status Register */
DECL|PWM_IDR1_CHID0|macro|PWM_IDR1_CHID0
DECL|PWM_IDR1_CHID1|macro|PWM_IDR1_CHID1
DECL|PWM_IDR1_CHID2|macro|PWM_IDR1_CHID2
DECL|PWM_IDR1_CHID3|macro|PWM_IDR1_CHID3
DECL|PWM_IDR1_CHID4|macro|PWM_IDR1_CHID4
DECL|PWM_IDR1_CHID5|macro|PWM_IDR1_CHID5
DECL|PWM_IDR1_CHID6|macro|PWM_IDR1_CHID6
DECL|PWM_IDR1_CHID7|macro|PWM_IDR1_CHID7
DECL|PWM_IDR1_FCHID0|macro|PWM_IDR1_FCHID0
DECL|PWM_IDR1_FCHID1|macro|PWM_IDR1_FCHID1
DECL|PWM_IDR1_FCHID2|macro|PWM_IDR1_FCHID2
DECL|PWM_IDR1_FCHID3|macro|PWM_IDR1_FCHID3
DECL|PWM_IDR1_FCHID4|macro|PWM_IDR1_FCHID4
DECL|PWM_IDR1_FCHID5|macro|PWM_IDR1_FCHID5
DECL|PWM_IDR1_FCHID6|macro|PWM_IDR1_FCHID6
DECL|PWM_IDR1_FCHID7|macro|PWM_IDR1_FCHID7
DECL|PWM_IDR1|member|__O uint32_t PWM_IDR1; /**< \brief (Pwm Offset: 0x14) PWM Interrupt Disable Register 1 */
DECL|PWM_IDR2_CMPM0|macro|PWM_IDR2_CMPM0
DECL|PWM_IDR2_CMPM1|macro|PWM_IDR2_CMPM1
DECL|PWM_IDR2_CMPM2|macro|PWM_IDR2_CMPM2
DECL|PWM_IDR2_CMPM3|macro|PWM_IDR2_CMPM3
DECL|PWM_IDR2_CMPM4|macro|PWM_IDR2_CMPM4
DECL|PWM_IDR2_CMPM5|macro|PWM_IDR2_CMPM5
DECL|PWM_IDR2_CMPM6|macro|PWM_IDR2_CMPM6
DECL|PWM_IDR2_CMPM7|macro|PWM_IDR2_CMPM7
DECL|PWM_IDR2_CMPU0|macro|PWM_IDR2_CMPU0
DECL|PWM_IDR2_CMPU1|macro|PWM_IDR2_CMPU1
DECL|PWM_IDR2_CMPU2|macro|PWM_IDR2_CMPU2
DECL|PWM_IDR2_CMPU3|macro|PWM_IDR2_CMPU3
DECL|PWM_IDR2_CMPU4|macro|PWM_IDR2_CMPU4
DECL|PWM_IDR2_CMPU5|macro|PWM_IDR2_CMPU5
DECL|PWM_IDR2_CMPU6|macro|PWM_IDR2_CMPU6
DECL|PWM_IDR2_CMPU7|macro|PWM_IDR2_CMPU7
DECL|PWM_IDR2_ENDTX|macro|PWM_IDR2_ENDTX
DECL|PWM_IDR2_TXBUFE|macro|PWM_IDR2_TXBUFE
DECL|PWM_IDR2_UNRE|macro|PWM_IDR2_UNRE
DECL|PWM_IDR2_WRDY|macro|PWM_IDR2_WRDY
DECL|PWM_IDR2|member|__O uint32_t PWM_IDR2; /**< \brief (Pwm Offset: 0x38) PWM Interrupt Disable Register 2 */
DECL|PWM_IER1_CHID0|macro|PWM_IER1_CHID0
DECL|PWM_IER1_CHID1|macro|PWM_IER1_CHID1
DECL|PWM_IER1_CHID2|macro|PWM_IER1_CHID2
DECL|PWM_IER1_CHID3|macro|PWM_IER1_CHID3
DECL|PWM_IER1_CHID4|macro|PWM_IER1_CHID4
DECL|PWM_IER1_CHID5|macro|PWM_IER1_CHID5
DECL|PWM_IER1_CHID6|macro|PWM_IER1_CHID6
DECL|PWM_IER1_CHID7|macro|PWM_IER1_CHID7
DECL|PWM_IER1_FCHID0|macro|PWM_IER1_FCHID0
DECL|PWM_IER1_FCHID1|macro|PWM_IER1_FCHID1
DECL|PWM_IER1_FCHID2|macro|PWM_IER1_FCHID2
DECL|PWM_IER1_FCHID3|macro|PWM_IER1_FCHID3
DECL|PWM_IER1_FCHID4|macro|PWM_IER1_FCHID4
DECL|PWM_IER1_FCHID5|macro|PWM_IER1_FCHID5
DECL|PWM_IER1_FCHID6|macro|PWM_IER1_FCHID6
DECL|PWM_IER1_FCHID7|macro|PWM_IER1_FCHID7
DECL|PWM_IER1|member|__O uint32_t PWM_IER1; /**< \brief (Pwm Offset: 0x10) PWM Interrupt Enable Register 1 */
DECL|PWM_IER2_CMPM0|macro|PWM_IER2_CMPM0
DECL|PWM_IER2_CMPM1|macro|PWM_IER2_CMPM1
DECL|PWM_IER2_CMPM2|macro|PWM_IER2_CMPM2
DECL|PWM_IER2_CMPM3|macro|PWM_IER2_CMPM3
DECL|PWM_IER2_CMPM4|macro|PWM_IER2_CMPM4
DECL|PWM_IER2_CMPM5|macro|PWM_IER2_CMPM5
DECL|PWM_IER2_CMPM6|macro|PWM_IER2_CMPM6
DECL|PWM_IER2_CMPM7|macro|PWM_IER2_CMPM7
DECL|PWM_IER2_CMPU0|macro|PWM_IER2_CMPU0
DECL|PWM_IER2_CMPU1|macro|PWM_IER2_CMPU1
DECL|PWM_IER2_CMPU2|macro|PWM_IER2_CMPU2
DECL|PWM_IER2_CMPU3|macro|PWM_IER2_CMPU3
DECL|PWM_IER2_CMPU4|macro|PWM_IER2_CMPU4
DECL|PWM_IER2_CMPU5|macro|PWM_IER2_CMPU5
DECL|PWM_IER2_CMPU6|macro|PWM_IER2_CMPU6
DECL|PWM_IER2_CMPU7|macro|PWM_IER2_CMPU7
DECL|PWM_IER2_ENDTX|macro|PWM_IER2_ENDTX
DECL|PWM_IER2_TXBUFE|macro|PWM_IER2_TXBUFE
DECL|PWM_IER2_UNRE|macro|PWM_IER2_UNRE
DECL|PWM_IER2_WRDY|macro|PWM_IER2_WRDY
DECL|PWM_IER2|member|__O uint32_t PWM_IER2; /**< \brief (Pwm Offset: 0x34) PWM Interrupt Enable Register 2 */
DECL|PWM_IMR1_CHID0|macro|PWM_IMR1_CHID0
DECL|PWM_IMR1_CHID1|macro|PWM_IMR1_CHID1
DECL|PWM_IMR1_CHID2|macro|PWM_IMR1_CHID2
DECL|PWM_IMR1_CHID3|macro|PWM_IMR1_CHID3
DECL|PWM_IMR1_CHID4|macro|PWM_IMR1_CHID4
DECL|PWM_IMR1_CHID5|macro|PWM_IMR1_CHID5
DECL|PWM_IMR1_CHID6|macro|PWM_IMR1_CHID6
DECL|PWM_IMR1_CHID7|macro|PWM_IMR1_CHID7
DECL|PWM_IMR1_FCHID0|macro|PWM_IMR1_FCHID0
DECL|PWM_IMR1_FCHID1|macro|PWM_IMR1_FCHID1
DECL|PWM_IMR1_FCHID2|macro|PWM_IMR1_FCHID2
DECL|PWM_IMR1_FCHID3|macro|PWM_IMR1_FCHID3
DECL|PWM_IMR1_FCHID4|macro|PWM_IMR1_FCHID4
DECL|PWM_IMR1_FCHID5|macro|PWM_IMR1_FCHID5
DECL|PWM_IMR1_FCHID6|macro|PWM_IMR1_FCHID6
DECL|PWM_IMR1_FCHID7|macro|PWM_IMR1_FCHID7
DECL|PWM_IMR1|member|__I uint32_t PWM_IMR1; /**< \brief (Pwm Offset: 0x18) PWM Interrupt Mask Register 1 */
DECL|PWM_IMR2_CMPM0|macro|PWM_IMR2_CMPM0
DECL|PWM_IMR2_CMPM1|macro|PWM_IMR2_CMPM1
DECL|PWM_IMR2_CMPM2|macro|PWM_IMR2_CMPM2
DECL|PWM_IMR2_CMPM3|macro|PWM_IMR2_CMPM3
DECL|PWM_IMR2_CMPM4|macro|PWM_IMR2_CMPM4
DECL|PWM_IMR2_CMPM5|macro|PWM_IMR2_CMPM5
DECL|PWM_IMR2_CMPM6|macro|PWM_IMR2_CMPM6
DECL|PWM_IMR2_CMPM7|macro|PWM_IMR2_CMPM7
DECL|PWM_IMR2_CMPU0|macro|PWM_IMR2_CMPU0
DECL|PWM_IMR2_CMPU1|macro|PWM_IMR2_CMPU1
DECL|PWM_IMR2_CMPU2|macro|PWM_IMR2_CMPU2
DECL|PWM_IMR2_CMPU3|macro|PWM_IMR2_CMPU3
DECL|PWM_IMR2_CMPU4|macro|PWM_IMR2_CMPU4
DECL|PWM_IMR2_CMPU5|macro|PWM_IMR2_CMPU5
DECL|PWM_IMR2_CMPU6|macro|PWM_IMR2_CMPU6
DECL|PWM_IMR2_CMPU7|macro|PWM_IMR2_CMPU7
DECL|PWM_IMR2_ENDTX|macro|PWM_IMR2_ENDTX
DECL|PWM_IMR2_TXBUFE|macro|PWM_IMR2_TXBUFE
DECL|PWM_IMR2_UNRE|macro|PWM_IMR2_UNRE
DECL|PWM_IMR2_WRDY|macro|PWM_IMR2_WRDY
DECL|PWM_IMR2|member|__I uint32_t PWM_IMR2; /**< \brief (Pwm Offset: 0x3C) PWM Interrupt Mask Register 2 */
DECL|PWM_ISR1_CHID0|macro|PWM_ISR1_CHID0
DECL|PWM_ISR1_CHID1|macro|PWM_ISR1_CHID1
DECL|PWM_ISR1_CHID2|macro|PWM_ISR1_CHID2
DECL|PWM_ISR1_CHID3|macro|PWM_ISR1_CHID3
DECL|PWM_ISR1_CHID4|macro|PWM_ISR1_CHID4
DECL|PWM_ISR1_CHID5|macro|PWM_ISR1_CHID5
DECL|PWM_ISR1_CHID6|macro|PWM_ISR1_CHID6
DECL|PWM_ISR1_CHID7|macro|PWM_ISR1_CHID7
DECL|PWM_ISR1_FCHID0|macro|PWM_ISR1_FCHID0
DECL|PWM_ISR1_FCHID1|macro|PWM_ISR1_FCHID1
DECL|PWM_ISR1_FCHID2|macro|PWM_ISR1_FCHID2
DECL|PWM_ISR1_FCHID3|macro|PWM_ISR1_FCHID3
DECL|PWM_ISR1_FCHID4|macro|PWM_ISR1_FCHID4
DECL|PWM_ISR1_FCHID5|macro|PWM_ISR1_FCHID5
DECL|PWM_ISR1_FCHID6|macro|PWM_ISR1_FCHID6
DECL|PWM_ISR1_FCHID7|macro|PWM_ISR1_FCHID7
DECL|PWM_ISR1|member|__I uint32_t PWM_ISR1; /**< \brief (Pwm Offset: 0x1C) PWM Interrupt Status Register 1 */
DECL|PWM_ISR2_CMPM0|macro|PWM_ISR2_CMPM0
DECL|PWM_ISR2_CMPM1|macro|PWM_ISR2_CMPM1
DECL|PWM_ISR2_CMPM2|macro|PWM_ISR2_CMPM2
DECL|PWM_ISR2_CMPM3|macro|PWM_ISR2_CMPM3
DECL|PWM_ISR2_CMPM4|macro|PWM_ISR2_CMPM4
DECL|PWM_ISR2_CMPM5|macro|PWM_ISR2_CMPM5
DECL|PWM_ISR2_CMPM6|macro|PWM_ISR2_CMPM6
DECL|PWM_ISR2_CMPM7|macro|PWM_ISR2_CMPM7
DECL|PWM_ISR2_CMPU0|macro|PWM_ISR2_CMPU0
DECL|PWM_ISR2_CMPU1|macro|PWM_ISR2_CMPU1
DECL|PWM_ISR2_CMPU2|macro|PWM_ISR2_CMPU2
DECL|PWM_ISR2_CMPU3|macro|PWM_ISR2_CMPU3
DECL|PWM_ISR2_CMPU4|macro|PWM_ISR2_CMPU4
DECL|PWM_ISR2_CMPU5|macro|PWM_ISR2_CMPU5
DECL|PWM_ISR2_CMPU6|macro|PWM_ISR2_CMPU6
DECL|PWM_ISR2_CMPU7|macro|PWM_ISR2_CMPU7
DECL|PWM_ISR2_ENDTX|macro|PWM_ISR2_ENDTX
DECL|PWM_ISR2_TXBUFE|macro|PWM_ISR2_TXBUFE
DECL|PWM_ISR2_UNRE|macro|PWM_ISR2_UNRE
DECL|PWM_ISR2_WRDY|macro|PWM_ISR2_WRDY
DECL|PWM_ISR2|member|__I uint32_t PWM_ISR2; /**< \brief (Pwm Offset: 0x40) PWM Interrupt Status Register 2 */
DECL|PWM_OOV_OOVH0|macro|PWM_OOV_OOVH0
DECL|PWM_OOV_OOVH1|macro|PWM_OOV_OOVH1
DECL|PWM_OOV_OOVH2|macro|PWM_OOV_OOVH2
DECL|PWM_OOV_OOVH3|macro|PWM_OOV_OOVH3
DECL|PWM_OOV_OOVH4|macro|PWM_OOV_OOVH4
DECL|PWM_OOV_OOVH5|macro|PWM_OOV_OOVH5
DECL|PWM_OOV_OOVH6|macro|PWM_OOV_OOVH6
DECL|PWM_OOV_OOVH7|macro|PWM_OOV_OOVH7
DECL|PWM_OOV_OOVL0|macro|PWM_OOV_OOVL0
DECL|PWM_OOV_OOVL1|macro|PWM_OOV_OOVL1
DECL|PWM_OOV_OOVL2|macro|PWM_OOV_OOVL2
DECL|PWM_OOV_OOVL3|macro|PWM_OOV_OOVL3
DECL|PWM_OOV_OOVL4|macro|PWM_OOV_OOVL4
DECL|PWM_OOV_OOVL5|macro|PWM_OOV_OOVL5
DECL|PWM_OOV_OOVL6|macro|PWM_OOV_OOVL6
DECL|PWM_OOV_OOVL7|macro|PWM_OOV_OOVL7
DECL|PWM_OOV|member|__IO uint32_t PWM_OOV; /**< \brief (Pwm Offset: 0x44) PWM Output Override Value Register */
DECL|PWM_OSCUPD_OSCUPH0|macro|PWM_OSCUPD_OSCUPH0
DECL|PWM_OSCUPD_OSCUPH1|macro|PWM_OSCUPD_OSCUPH1
DECL|PWM_OSCUPD_OSCUPH2|macro|PWM_OSCUPD_OSCUPH2
DECL|PWM_OSCUPD_OSCUPH3|macro|PWM_OSCUPD_OSCUPH3
DECL|PWM_OSCUPD_OSCUPH4|macro|PWM_OSCUPD_OSCUPH4
DECL|PWM_OSCUPD_OSCUPH5|macro|PWM_OSCUPD_OSCUPH5
DECL|PWM_OSCUPD_OSCUPH6|macro|PWM_OSCUPD_OSCUPH6
DECL|PWM_OSCUPD_OSCUPH7|macro|PWM_OSCUPD_OSCUPH7
DECL|PWM_OSCUPD_OSCUPL0|macro|PWM_OSCUPD_OSCUPL0
DECL|PWM_OSCUPD_OSCUPL1|macro|PWM_OSCUPD_OSCUPL1
DECL|PWM_OSCUPD_OSCUPL2|macro|PWM_OSCUPD_OSCUPL2
DECL|PWM_OSCUPD_OSCUPL3|macro|PWM_OSCUPD_OSCUPL3
DECL|PWM_OSCUPD_OSCUPL4|macro|PWM_OSCUPD_OSCUPL4
DECL|PWM_OSCUPD_OSCUPL5|macro|PWM_OSCUPD_OSCUPL5
DECL|PWM_OSCUPD_OSCUPL6|macro|PWM_OSCUPD_OSCUPL6
DECL|PWM_OSCUPD_OSCUPL7|macro|PWM_OSCUPD_OSCUPL7
DECL|PWM_OSCUPD|member|__O uint32_t PWM_OSCUPD; /**< \brief (Pwm Offset: 0x58) PWM Output Selection Clear Update Register */
DECL|PWM_OSC_OSCH0|macro|PWM_OSC_OSCH0
DECL|PWM_OSC_OSCH1|macro|PWM_OSC_OSCH1
DECL|PWM_OSC_OSCH2|macro|PWM_OSC_OSCH2
DECL|PWM_OSC_OSCH3|macro|PWM_OSC_OSCH3
DECL|PWM_OSC_OSCH4|macro|PWM_OSC_OSCH4
DECL|PWM_OSC_OSCH5|macro|PWM_OSC_OSCH5
DECL|PWM_OSC_OSCH6|macro|PWM_OSC_OSCH6
DECL|PWM_OSC_OSCH7|macro|PWM_OSC_OSCH7
DECL|PWM_OSC_OSCL0|macro|PWM_OSC_OSCL0
DECL|PWM_OSC_OSCL1|macro|PWM_OSC_OSCL1
DECL|PWM_OSC_OSCL2|macro|PWM_OSC_OSCL2
DECL|PWM_OSC_OSCL3|macro|PWM_OSC_OSCL3
DECL|PWM_OSC_OSCL4|macro|PWM_OSC_OSCL4
DECL|PWM_OSC_OSCL5|macro|PWM_OSC_OSCL5
DECL|PWM_OSC_OSCL6|macro|PWM_OSC_OSCL6
DECL|PWM_OSC_OSCL7|macro|PWM_OSC_OSCL7
DECL|PWM_OSC|member|__O uint32_t PWM_OSC; /**< \brief (Pwm Offset: 0x50) PWM Output Selection Clear Register */
DECL|PWM_OSSUPD_OSSUPH0|macro|PWM_OSSUPD_OSSUPH0
DECL|PWM_OSSUPD_OSSUPH1|macro|PWM_OSSUPD_OSSUPH1
DECL|PWM_OSSUPD_OSSUPH2|macro|PWM_OSSUPD_OSSUPH2
DECL|PWM_OSSUPD_OSSUPH3|macro|PWM_OSSUPD_OSSUPH3
DECL|PWM_OSSUPD_OSSUPH4|macro|PWM_OSSUPD_OSSUPH4
DECL|PWM_OSSUPD_OSSUPH5|macro|PWM_OSSUPD_OSSUPH5
DECL|PWM_OSSUPD_OSSUPH6|macro|PWM_OSSUPD_OSSUPH6
DECL|PWM_OSSUPD_OSSUPH7|macro|PWM_OSSUPD_OSSUPH7
DECL|PWM_OSSUPD_OSSUPL0|macro|PWM_OSSUPD_OSSUPL0
DECL|PWM_OSSUPD_OSSUPL1|macro|PWM_OSSUPD_OSSUPL1
DECL|PWM_OSSUPD_OSSUPL2|macro|PWM_OSSUPD_OSSUPL2
DECL|PWM_OSSUPD_OSSUPL3|macro|PWM_OSSUPD_OSSUPL3
DECL|PWM_OSSUPD_OSSUPL4|macro|PWM_OSSUPD_OSSUPL4
DECL|PWM_OSSUPD_OSSUPL5|macro|PWM_OSSUPD_OSSUPL5
DECL|PWM_OSSUPD_OSSUPL6|macro|PWM_OSSUPD_OSSUPL6
DECL|PWM_OSSUPD_OSSUPL7|macro|PWM_OSSUPD_OSSUPL7
DECL|PWM_OSSUPD|member|__O uint32_t PWM_OSSUPD; /**< \brief (Pwm Offset: 0x54) PWM Output Selection Set Update Register */
DECL|PWM_OSS_OSSH0|macro|PWM_OSS_OSSH0
DECL|PWM_OSS_OSSH1|macro|PWM_OSS_OSSH1
DECL|PWM_OSS_OSSH2|macro|PWM_OSS_OSSH2
DECL|PWM_OSS_OSSH3|macro|PWM_OSS_OSSH3
DECL|PWM_OSS_OSSH4|macro|PWM_OSS_OSSH4
DECL|PWM_OSS_OSSH5|macro|PWM_OSS_OSSH5
DECL|PWM_OSS_OSSH6|macro|PWM_OSS_OSSH6
DECL|PWM_OSS_OSSH7|macro|PWM_OSS_OSSH7
DECL|PWM_OSS_OSSL0|macro|PWM_OSS_OSSL0
DECL|PWM_OSS_OSSL1|macro|PWM_OSS_OSSL1
DECL|PWM_OSS_OSSL2|macro|PWM_OSS_OSSL2
DECL|PWM_OSS_OSSL3|macro|PWM_OSS_OSSL3
DECL|PWM_OSS_OSSL4|macro|PWM_OSS_OSSL4
DECL|PWM_OSS_OSSL5|macro|PWM_OSS_OSSL5
DECL|PWM_OSS_OSSL6|macro|PWM_OSS_OSSL6
DECL|PWM_OSS_OSSL7|macro|PWM_OSS_OSSL7
DECL|PWM_OSS|member|__O uint32_t PWM_OSS; /**< \brief (Pwm Offset: 0x4C) PWM Output Selection Set Register */
DECL|PWM_OS_OSH0|macro|PWM_OS_OSH0
DECL|PWM_OS_OSH1|macro|PWM_OS_OSH1
DECL|PWM_OS_OSH2|macro|PWM_OS_OSH2
DECL|PWM_OS_OSH3|macro|PWM_OS_OSH3
DECL|PWM_OS_OSH4|macro|PWM_OS_OSH4
DECL|PWM_OS_OSH5|macro|PWM_OS_OSH5
DECL|PWM_OS_OSH6|macro|PWM_OS_OSH6
DECL|PWM_OS_OSH7|macro|PWM_OS_OSH7
DECL|PWM_OS_OSL0|macro|PWM_OS_OSL0
DECL|PWM_OS_OSL1|macro|PWM_OS_OSL1
DECL|PWM_OS_OSL2|macro|PWM_OS_OSL2
DECL|PWM_OS_OSL3|macro|PWM_OS_OSL3
DECL|PWM_OS_OSL4|macro|PWM_OS_OSL4
DECL|PWM_OS_OSL5|macro|PWM_OS_OSL5
DECL|PWM_OS_OSL6|macro|PWM_OS_OSL6
DECL|PWM_OS_OSL7|macro|PWM_OS_OSL7
DECL|PWM_OS|member|__IO uint32_t PWM_OS; /**< \brief (Pwm Offset: 0x48) PWM Output Selection Register */
DECL|PWM_PTCR_RXTDIS|macro|PWM_PTCR_RXTDIS
DECL|PWM_PTCR_RXTEN|macro|PWM_PTCR_RXTEN
DECL|PWM_PTCR_TXTDIS|macro|PWM_PTCR_TXTDIS
DECL|PWM_PTCR_TXTEN|macro|PWM_PTCR_TXTEN
DECL|PWM_PTCR|member|__O uint32_t PWM_PTCR; /**< \brief (Pwm Offset: 0x120) Transfer Control Register */
DECL|PWM_PTSR_RXTEN|macro|PWM_PTSR_RXTEN
DECL|PWM_PTSR_TXTEN|macro|PWM_PTSR_TXTEN
DECL|PWM_PTSR|member|__I uint32_t PWM_PTSR; /**< \brief (Pwm Offset: 0x124) Transfer Status Register */
DECL|PWM_SCM_PTRCS_Msk|macro|PWM_SCM_PTRCS_Msk
DECL|PWM_SCM_PTRCS_Pos|macro|PWM_SCM_PTRCS_Pos
DECL|PWM_SCM_PTRCS|macro|PWM_SCM_PTRCS
DECL|PWM_SCM_PTRM|macro|PWM_SCM_PTRM
DECL|PWM_SCM_SYNC0|macro|PWM_SCM_SYNC0
DECL|PWM_SCM_SYNC1|macro|PWM_SCM_SYNC1
DECL|PWM_SCM_SYNC2|macro|PWM_SCM_SYNC2
DECL|PWM_SCM_SYNC3|macro|PWM_SCM_SYNC3
DECL|PWM_SCM_SYNC4|macro|PWM_SCM_SYNC4
DECL|PWM_SCM_SYNC5|macro|PWM_SCM_SYNC5
DECL|PWM_SCM_SYNC6|macro|PWM_SCM_SYNC6
DECL|PWM_SCM_SYNC7|macro|PWM_SCM_SYNC7
DECL|PWM_SCM_UPDM_MODE0|macro|PWM_SCM_UPDM_MODE0
DECL|PWM_SCM_UPDM_MODE1|macro|PWM_SCM_UPDM_MODE1
DECL|PWM_SCM_UPDM_MODE2|macro|PWM_SCM_UPDM_MODE2
DECL|PWM_SCM_UPDM_Msk|macro|PWM_SCM_UPDM_Msk
DECL|PWM_SCM_UPDM_Pos|macro|PWM_SCM_UPDM_Pos
DECL|PWM_SCM|member|__IO uint32_t PWM_SCM; /**< \brief (Pwm Offset: 0x20) PWM Sync Channels Mode Register */
DECL|PWM_SCUC_UPDULOCK|macro|PWM_SCUC_UPDULOCK
DECL|PWM_SCUC|member|__IO uint32_t PWM_SCUC; /**< \brief (Pwm Offset: 0x28) PWM Sync Channels Update Control Register */
DECL|PWM_SCUPUPD_UPRUPD_Msk|macro|PWM_SCUPUPD_UPRUPD_Msk
DECL|PWM_SCUPUPD_UPRUPD_Pos|macro|PWM_SCUPUPD_UPRUPD_Pos
DECL|PWM_SCUPUPD_UPRUPD|macro|PWM_SCUPUPD_UPRUPD
DECL|PWM_SCUPUPD|member|__O uint32_t PWM_SCUPUPD; /**< \brief (Pwm Offset: 0x30) PWM Sync Channels Update Period Update Register */
DECL|PWM_SCUP_UPRCNT_Msk|macro|PWM_SCUP_UPRCNT_Msk
DECL|PWM_SCUP_UPRCNT_Pos|macro|PWM_SCUP_UPRCNT_Pos
DECL|PWM_SCUP_UPRCNT|macro|PWM_SCUP_UPRCNT
DECL|PWM_SCUP_UPR_Msk|macro|PWM_SCUP_UPR_Msk
DECL|PWM_SCUP_UPR_Pos|macro|PWM_SCUP_UPR_Pos
DECL|PWM_SCUP_UPR|macro|PWM_SCUP_UPR
DECL|PWM_SCUP|member|__IO uint32_t PWM_SCUP; /**< \brief (Pwm Offset: 0x2C) PWM Sync Channels Update Period Register */
DECL|PWM_SMMR_DOWN0|macro|PWM_SMMR_DOWN0
DECL|PWM_SMMR_DOWN1|macro|PWM_SMMR_DOWN1
DECL|PWM_SMMR_DOWN2|macro|PWM_SMMR_DOWN2
DECL|PWM_SMMR_DOWN3|macro|PWM_SMMR_DOWN3
DECL|PWM_SMMR_GCEN0|macro|PWM_SMMR_GCEN0
DECL|PWM_SMMR_GCEN1|macro|PWM_SMMR_GCEN1
DECL|PWM_SMMR_GCEN2|macro|PWM_SMMR_GCEN2
DECL|PWM_SMMR_GCEN3|macro|PWM_SMMR_GCEN3
DECL|PWM_SMMR|member|__IO uint32_t PWM_SMMR; /**< \brief (Pwm Offset: 0xB0) PWM Stepper Motor Mode Register */
DECL|PWM_SR_CHID0|macro|PWM_SR_CHID0
DECL|PWM_SR_CHID1|macro|PWM_SR_CHID1
DECL|PWM_SR_CHID2|macro|PWM_SR_CHID2
DECL|PWM_SR_CHID3|macro|PWM_SR_CHID3
DECL|PWM_SR_CHID4|macro|PWM_SR_CHID4
DECL|PWM_SR_CHID5|macro|PWM_SR_CHID5
DECL|PWM_SR_CHID6|macro|PWM_SR_CHID6
DECL|PWM_SR_CHID7|macro|PWM_SR_CHID7
DECL|PWM_SR|member|__I uint32_t PWM_SR; /**< \brief (Pwm Offset: 0x0C) PWM Status Register */
DECL|PWM_TCR_TXCTR_Msk|macro|PWM_TCR_TXCTR_Msk
DECL|PWM_TCR_TXCTR_Pos|macro|PWM_TCR_TXCTR_Pos
DECL|PWM_TCR_TXCTR|macro|PWM_TCR_TXCTR
DECL|PWM_TCR|member|__IO uint32_t PWM_TCR; /**< \brief (Pwm Offset: 0x10C) Transmit Counter Register */
DECL|PWM_TNCR_TXNCTR_Msk|macro|PWM_TNCR_TXNCTR_Msk
DECL|PWM_TNCR_TXNCTR_Pos|macro|PWM_TNCR_TXNCTR_Pos
DECL|PWM_TNCR_TXNCTR|macro|PWM_TNCR_TXNCTR
DECL|PWM_TNCR|member|__IO uint32_t PWM_TNCR; /**< \brief (Pwm Offset: 0x11C) Transmit Next Counter Register */
DECL|PWM_TNPR_TXNPTR_Msk|macro|PWM_TNPR_TXNPTR_Msk
DECL|PWM_TNPR_TXNPTR_Pos|macro|PWM_TNPR_TXNPTR_Pos
DECL|PWM_TNPR_TXNPTR|macro|PWM_TNPR_TXNPTR
DECL|PWM_TNPR|member|__IO uint32_t PWM_TNPR; /**< \brief (Pwm Offset: 0x118) Transmit Next Pointer Register */
DECL|PWM_TPR_TXPTR_Msk|macro|PWM_TPR_TXPTR_Msk
DECL|PWM_TPR_TXPTR_Pos|macro|PWM_TPR_TXPTR_Pos
DECL|PWM_TPR_TXPTR|macro|PWM_TPR_TXPTR
DECL|PWM_TPR|member|__IO uint32_t PWM_TPR; /**< \brief (Pwm Offset: 0x108) Transmit Pointer Register */
DECL|PWM_WPCR_WPCMD_Msk|macro|PWM_WPCR_WPCMD_Msk
DECL|PWM_WPCR_WPCMD_Pos|macro|PWM_WPCR_WPCMD_Pos
DECL|PWM_WPCR_WPCMD|macro|PWM_WPCR_WPCMD
DECL|PWM_WPCR_WPKEY_Msk|macro|PWM_WPCR_WPKEY_Msk
DECL|PWM_WPCR_WPKEY_Pos|macro|PWM_WPCR_WPKEY_Pos
DECL|PWM_WPCR_WPKEY|macro|PWM_WPCR_WPKEY
DECL|PWM_WPCR_WPRG0|macro|PWM_WPCR_WPRG0
DECL|PWM_WPCR_WPRG1|macro|PWM_WPCR_WPRG1
DECL|PWM_WPCR_WPRG2|macro|PWM_WPCR_WPRG2
DECL|PWM_WPCR_WPRG3|macro|PWM_WPCR_WPRG3
DECL|PWM_WPCR_WPRG4|macro|PWM_WPCR_WPRG4
DECL|PWM_WPCR_WPRG5|macro|PWM_WPCR_WPRG5
DECL|PWM_WPCR|member|__O uint32_t PWM_WPCR; /**< \brief (Pwm Offset: 0xE4) PWM Write Protect Control Register */
DECL|PWM_WPSR_WPHWS0|macro|PWM_WPSR_WPHWS0
DECL|PWM_WPSR_WPHWS1|macro|PWM_WPSR_WPHWS1
DECL|PWM_WPSR_WPHWS2|macro|PWM_WPSR_WPHWS2
DECL|PWM_WPSR_WPHWS3|macro|PWM_WPSR_WPHWS3
DECL|PWM_WPSR_WPHWS4|macro|PWM_WPSR_WPHWS4
DECL|PWM_WPSR_WPHWS5|macro|PWM_WPSR_WPHWS5
DECL|PWM_WPSR_WPSWS0|macro|PWM_WPSR_WPSWS0
DECL|PWM_WPSR_WPSWS1|macro|PWM_WPSR_WPSWS1
DECL|PWM_WPSR_WPSWS2|macro|PWM_WPSR_WPSWS2
DECL|PWM_WPSR_WPSWS3|macro|PWM_WPSR_WPSWS3
DECL|PWM_WPSR_WPSWS4|macro|PWM_WPSR_WPSWS4
DECL|PWM_WPSR_WPSWS5|macro|PWM_WPSR_WPSWS5
DECL|PWM_WPSR_WPVSRC_Msk|macro|PWM_WPSR_WPVSRC_Msk
DECL|PWM_WPSR_WPVSRC_Pos|macro|PWM_WPSR_WPVSRC_Pos
DECL|PWM_WPSR_WPVS|macro|PWM_WPSR_WPVS
DECL|PWM_WPSR|member|__I uint32_t PWM_WPSR; /**< \brief (Pwm Offset: 0xE8) PWM Write Protect Status Register */
DECL|PwmCh_num|typedef|} PwmCh_num;
DECL|PwmCmp|typedef|} PwmCmp;
DECL|Pwm|typedef|} Pwm;
DECL|Reserved1|member|__I uint32_t Reserved1[1];
DECL|Reserved2|member|__I uint32_t Reserved2[2];
DECL|Reserved3|member|__I uint32_t Reserved3[11];
DECL|Reserved4|member|__I uint32_t Reserved4[12];
DECL|Reserved5|member|__I uint32_t Reserved5[7];
DECL|Reserved6|member|__I uint32_t Reserved6[2];
DECL|Reserved7|member|__I uint32_t Reserved7[2];
DECL|Reserved8|member|__I uint32_t Reserved8[20];
DECL|_SAM3XA_PWM_COMPONENT_|macro|_SAM3XA_PWM_COMPONENT_
