// Seed: 1295406460
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    input id_1,
    input id_2
);
  logic id_3 = id_1;
  assign id_0 = 1'b0;
  reg id_4;
  type_9(
      id_1, id_3
  );
  always @(posedge 1)
    if (1) begin
      id_4 <= 1;
    end else begin
      id_4 <= 1;
      #id_5 id_4 <= 1;
    end
endmodule
