/**************************************************
 * Generated include file for seeed,carbon
 *               DO NOT MODIFY
 */

#ifndef _DEVICE_TREE_BOARD_H
#define _DEVICE_TREE_BOARD_H

/* flash@8000000 */
#define CONFIG_FLASH_BASE_ADDRESS_0	0x8000000
#define CONFIG_FLASH_LOAD_OFFSET	0
#define CONFIG_FLASH_LOAD_SIZE		0
#define CONFIG_FLASH_SIZE_0		512
#define FLASH_WRITE_BLOCK_SIZE		1
#define CONFIG_FLASH_BASE_ADDRESS	CONFIG_FLASH_BASE_ADDRESS_0
#define CONFIG_FLASH_SIZE		CONFIG_FLASH_SIZE_0

/* partition@0 */
#define FLASH_AREA_MCUBOOT_LABEL	"mcuboot"
#define FLASH_AREA_MCUBOOT_OFFSET_0	0x0
#define FLASH_AREA_MCUBOOT_READ_ONLY	True
#define FLASH_AREA_MCUBOOT_SIZE_0	32768
#define FLASH_AREA_MCUBOOT_OFFSET	FLASH_AREA_MCUBOOT_OFFSET_0
#define FLASH_AREA_MCUBOOT_SIZE		FLASH_AREA_MCUBOOT_SIZE_0

/* partition@20000 */
#define FLASH_AREA_IMAGE_0_LABEL	"image-0"
#define FLASH_AREA_IMAGE_0_OFFSET_0	0x20000
#define FLASH_AREA_IMAGE_0_SIZE_0	131072
#define FLASH_AREA_IMAGE_0_OFFSET	FLASH_AREA_IMAGE_0_OFFSET_0
#define FLASH_AREA_IMAGE_0_SIZE		FLASH_AREA_IMAGE_0_SIZE_0

/* partition@40000 */
#define FLASH_AREA_IMAGE_1_LABEL	"image-1"
#define FLASH_AREA_IMAGE_1_OFFSET_0	0x40000
#define FLASH_AREA_IMAGE_1_SIZE_0	131072
#define FLASH_AREA_IMAGE_1_OFFSET	FLASH_AREA_IMAGE_1_OFFSET_0
#define FLASH_AREA_IMAGE_1_SIZE		FLASH_AREA_IMAGE_1_SIZE_0

/* partition@60000 */
#define FLASH_AREA_IMAGE_SCRATCH_LABEL		"image-scratch"
#define FLASH_AREA_IMAGE_SCRATCH_OFFSET_0	0x60000
#define FLASH_AREA_IMAGE_SCRATCH_SIZE_0		131072
#define FLASH_AREA_IMAGE_SCRATCH_OFFSET		FLASH_AREA_IMAGE_SCRATCH_OFFSET_0
#define FLASH_AREA_IMAGE_SCRATCH_SIZE		FLASH_AREA_IMAGE_SCRATCH_SIZE_0

/* memory@20000000 */
#define CONFIG_SRAM_BASE_ADDRESS_0	0x20000000
#define CONFIG_SRAM_SIZE_0		96
#define CONFIG_SRAM_BASE_ADDRESS	CONFIG_SRAM_BASE_ADDRESS_0
#define CONFIG_SRAM_SIZE		CONFIG_SRAM_SIZE_0

/* i2c@40005400 */
#define ST_STM32_I2C_V1_40005400_BASE_ADDRESS_0		0x40005400
#define ST_STM32_I2C_V1_40005400_BASE_ADDRESS_1		0x400
#define ST_STM32_I2C_V1_40005400_CLOCK_FREQUENCY	400000
#define ST_STM32_I2C_V1_40005400_IRQ_0			31
#define ST_STM32_I2C_V1_40005400_IRQ_0_PRIORITY		0
#define ST_STM32_I2C_V1_40005400_IRQ_1			32
#define ST_STM32_I2C_V1_40005400_IRQ_1_PRIORITY		0
#define ST_STM32_I2C_V1_40005400_LABEL			"I2C_1"
#define ST_STM32_I2C_V1_40005400_BASE_ADDRESS		ST_STM32_I2C_V1_40005400_BASE_ADDRESS_0
#define ST_STM32_I2C_V1_40005400_IRQ_ERROR		ST_STM32_I2C_V1_40005400_IRQ_1
#define ST_STM32_I2C_V1_40005400_IRQ_ERROR_PRIORITY	ST_STM32_I2C_V1_40005400_IRQ_1_PRIORITY
#define ST_STM32_I2C_V1_40005400_IRQ_EVENT		ST_STM32_I2C_V1_40005400_IRQ_0
#define ST_STM32_I2C_V1_40005400_IRQ_EVENT_PRIORITY	ST_STM32_I2C_V1_40005400_IRQ_0_PRIORITY

/* interrupt-controller@e000e100 */
#define ARM_V7M_NVIC_E000E100_ARM_NUM_IRQ_PRIORITY_BITS		4
#define ARM_V7M_NVIC_E000E100_BASE_ADDRESS_0			0xe000e100
#define ARM_V7M_NVIC_E000E100_SIZE_0				3072
#define ARM_V7M_NVIC_E000E100_BASE_ADDRESS			ARM_V7M_NVIC_E000E100_BASE_ADDRESS_0
#define ARM_V7M_NVIC_E000E100_SIZE				ARM_V7M_NVIC_E000E100_SIZE_0

/* pin-controller */
#define ST_STM32_PINMUX_SOC_PIN_CONTROLLER_BASE_ADDRESS_0	0x40020000
#define ST_STM32_PINMUX_SOC_PIN_CONTROLLER_SIZE_0		7168
#define ST_STM32_PINMUX_SOC_PIN_CONTROLLER_BASE_ADDRESS		ST_STM32_PINMUX_SOC_PIN_CONTROLLER_BASE_ADDRESS_0
#define ST_STM32_PINMUX_SOC_PIN_CONTROLLER_SIZE			ST_STM32_PINMUX_SOC_PIN_CONTROLLER_SIZE_0

/* rcc@40023800 */
#define ST_STM32_RCC_40023800_BASE_ADDRESS_0	0x40023800
#define ST_STM32_RCC_40023800_SIZE_0		1024
#define ST_STM32_RCC_40023800_BASE_ADDRESS	ST_STM32_RCC_40023800_BASE_ADDRESS_0
#define ST_STM32_RCC_40023800_SIZE		ST_STM32_RCC_40023800_SIZE_0

/* serial@40004400 */
#define ST_STM32_USART_40004400_BASE_ADDRESS_0				0x40004400
#define ST_STM32_USART_40004400_CURRENT_SPEED				115200
#define ST_STM32_USART_40004400_IRQ_0					38
#define ST_STM32_USART_40004400_IRQ_0_PRIORITY				0
#define ST_STM32_USART_40004400_LABEL					"UART_2"
#define ST_STM32_USART_40004400_PINMUX_USART2_0_RX_TX_FUNCTION_0	[3, 39]
#define ST_STM32_USART_40004400_PINMUX_USART2_0_RX_TX_FUNCTION_1	[2, 39]
#define ST_STM32_USART_40004400_PINMUX_USART2_0_RX_TX_PIN_0		rx
#define ST_STM32_USART_40004400_PINMUX_USART2_0_RX_TX_PIN_1		tx
#define ST_STM32_USART_40004400_SIZE_0					1024
#define ST_STM32_USART_40004400_clocks_BITS_0				131072
#define ST_STM32_USART_40004400_clocks_BUS_0				2
#define ST_STM32_USART_40004400_BASE_ADDRESS				ST_STM32_USART_40004400_BASE_ADDRESS_0
#define ST_STM32_USART_40004400_SIZE					ST_STM32_USART_40004400_SIZE_0
#define ST_STM32_USART_40004400_clocks_BITS				ST_STM32_USART_40004400_clocks_BITS_0
#define ST_STM32_USART_40004400_clocks_BUS				ST_STM32_USART_40004400_clocks_BUS_0

/* serial@40011000 */
#define CONFIG_UART_CONSOLE_ON_DEV_NAME					"UART_1"
#define ST_STM32_USART_40011000_BASE_ADDRESS_0				0x40011000
#define ST_STM32_USART_40011000_CURRENT_SPEED				115200
#define ST_STM32_USART_40011000_IRQ_0					37
#define ST_STM32_USART_40011000_IRQ_0_PRIORITY				0
#define ST_STM32_USART_40011000_LABEL					"UART_1"
#define ST_STM32_USART_40011000_PINMUX_USART1_1_RX_TX_FUNCTION_0	[10, 39]
#define ST_STM32_USART_40011000_PINMUX_USART1_1_RX_TX_FUNCTION_1	[9, 39]
#define ST_STM32_USART_40011000_PINMUX_USART1_1_RX_TX_PIN_0		rx
#define ST_STM32_USART_40011000_PINMUX_USART1_1_RX_TX_PIN_1		tx
#define ST_STM32_USART_40011000_SIZE_0					1024
#define ST_STM32_USART_40011000_clocks_BITS_0				16384
#define ST_STM32_USART_40011000_clocks_BUS_0				3
#define ST_STM32_USART_40011000_BASE_ADDRESS				ST_STM32_USART_40011000_BASE_ADDRESS_0
#define ST_STM32_USART_40011000_SIZE					ST_STM32_USART_40011000_SIZE_0
#define ST_STM32_USART_40011000_clocks_BITS				ST_STM32_USART_40011000_clocks_BITS_0
#define ST_STM32_USART_40011000_clocks_BUS				ST_STM32_USART_40011000_clocks_BUS_0


/* Following definitions fixup the generated include */
/* This file is a temporary workaround for mapping of the generated information
 * to the current driver definitions.  This will be removed when the drivers
 * are modified to handle the generated information, or the mapping of
 * generated data matches the driver definitions.
 */


#define CONFIG_NUM_IRQ_PRIO_BITS	ARM_V7M_NVIC_E000E100_ARM_NUM_IRQ_PRIORITY_BITS

#define CONFIG_UART_STM32_PORT_1_BASE_ADDRESS	ST_STM32_USART_40011000_BASE_ADDRESS
#define CONFIG_UART_STM32_PORT_1_BAUD_RATE	ST_STM32_USART_40011000_CURRENT_SPEED
#define CONFIG_UART_STM32_PORT_1_IRQ_PRI	ST_STM32_USART_40011000_IRQ_0_PRIORITY
#define CONFIG_UART_STM32_PORT_1_NAME		ST_STM32_USART_40011000_LABEL
#define PORT_1_IRQ				ST_STM32_USART_40011000_IRQ_0

#define CONFIG_UART_STM32_PORT_2_BASE_ADDRESS	ST_STM32_USART_40004400_BASE_ADDRESS
#define CONFIG_UART_STM32_PORT_2_BAUD_RATE	ST_STM32_USART_40004400_CURRENT_SPEED
#define CONFIG_UART_STM32_PORT_2_IRQ_PRI	ST_STM32_USART_40004400_IRQ_0_PRIORITY
#define CONFIG_UART_STM32_PORT_2_NAME		ST_STM32_USART_40004400_LABEL
#define PORT_2_IRQ				ST_STM32_USART_40004400_IRQ_0

#define CONFIG_I2C_1_BASE_ADDRESS		ST_STM32_I2C_V1_40005400_BASE_ADDRESS
#define CONFIG_I2C_1_EVENT_IRQ_PRI		ST_STM32_I2C_V1_40005400_IRQ_EVENT_PRIORITY
#define CONFIG_I2C_1_ERROR_IRQ_PRI		ST_STM32_I2C_V1_40005400_IRQ_ERROR_PRIORITY
#define CONFIG_I2C_1_NAME			ST_STM32_I2C_V1_40005400_LABEL
#define CONFIG_I2C_1_EVENT_IRQ			ST_STM32_I2C_V1_40005400_IRQ_EVENT
#define CONFIG_I2C_1_ERROR_IRQ			ST_STM32_I2C_V1_40005400_IRQ_ERROR
#define CONFIG_I2C_1_BITRATE			ST_STM32_I2C_V1_40005400_CLOCK_FREQUENCY

#define CONFIG_I2C_2_BASE_ADDRESS               ST_STM32_I2C_V1_40005800_BASE_ADDRESS
#define CONFIG_I2C_2_EVENT_IRQ_PRI              ST_STM32_I2C_V1_40005800_IRQ_EVENT_PRIORITY
#define CONFIG_I2C_2_ERROR_IRQ_PRI              ST_STM32_I2C_V1_40005800_IRQ_ERROR_PRIORITY
#define CONFIG_I2C_2_NAME                       ST_STM32_I2C_V1_40005800_LABEL
#define CONFIG_I2C_2_EVENT_IRQ                  ST_STM32_I2C_V1_40005800_IRQ_EVENT
#define CONFIG_I2C_2_ERROR_IRQ                  ST_STM32_I2C_V1_40005800_IRQ_ERROR
#define CONFIG_I2C_2_BITRATE                    ST_STM32_I2C_V1_40005800_CLOCK_FREQUENCY

#endif
