read -sv run_verilog_mid/adder_32b_16_67_959c568f9378793270c498a451d99081.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_16_67_959c568f9378793270c498a451d99081_yosys.v
