


// 4-bit Up/down counter code//

module COUNTER(
    input [1:0] clk,rst,m,
    output reg [3:0] count
    );
	 always@(posedge clk or negedge rst)
begin
if(!rst)
count=0;
if(m)
count=count+1;
else
count=count-1;
end
endmodule

//Test Bench//

initial begin
clk=0;
forever #5 clk=~clk;
end
initial begin
rst=1;
m=0;
#20;
rst=0;
#200;
m=1;
end
endmodule
