Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/paganoz/BOULOT/PLAT_GS/RTL/Source/clk_gating_cell.qsys --synthesis=VHDL --output-directory=/home/paganoz/BOULOT/PLAT_GS/RTL/Source/clk_gating_cell/synthesis --family="Cyclone 10 LP" --part=10CL016YU256C8G
Progress: Loading Source/clk_gating_cell.qsys
Progress: Reading input file
Progress: Adding altclkctrl_0 [altclkctrl 18.1]
Progress: Parameterizing module altclkctrl_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: clk_gating_cell.altclkctrl_0: Targeting device family: Cyclone 10 LP.
: clk_gating_cell.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs.
Info: clk_gating_cell: Generating clk_gating_cell "clk_gating_cell" for QUARTUS_SYNTH
Info: altclkctrl_0: Generating top-level entity clk_gating_cell_altclkctrl_0.
Info: altclkctrl_0: "clk_gating_cell" instantiated altclkctrl "altclkctrl_0"
Info: clk_gating_cell: Done "clk_gating_cell" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
