
===========================================================================
report_checks -unconstrained
===========================================================================
======================= min_tt_025C_1v80 Corner ===================================

Startpoint: _47_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: counter[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.009166    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000069    0.000034    0.000034 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.018119    0.040242    0.107926    0.107960 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.040242    0.000135    0.108095 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.006053    0.029717    0.110065    0.218160 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.029717    0.000037    0.218197 ^ _47_/CLK (sky130_fd_sc_hd__dfxtp_1)
     6    0.023435    0.223508    0.427757    0.645954 ^ _47_/Q (sky130_fd_sc_hd__dfxtp_1)
                                                         net5 (net)
                      0.223508    0.000272    0.646226 ^ output5/A (sky130_fd_sc_hd__buf_1)
     1    0.000753    0.025976    0.098393    0.744618 ^ output5/X (sky130_fd_sc_hd__buf_1)
                                                         counter[1] (net)
                      0.025976    0.000004    0.744622 ^ counter[1] (out)
                                              0.744622   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (propagated)
                                  0.000000   10.000000   clock reconvergence pessimism
                                 -2.000000    8.000000   output external delay
                                              8.000000   data required time
---------------------------------------------------------------------------------------------
                                              8.000000   data required time
                                             -0.744622   data arrival time
---------------------------------------------------------------------------------------------
                                              7.255378   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= min_tt_025C_1v80 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= min_tt_025C_1v80 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 0 unannotated drivers.
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
