#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x156608470 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x156607890 .scope module, "fifo_sync_tb" "fifo_sync_tb" 3 4;
 .timescale -9 -12;
v0x15661ae20_0 .var "clk", 0 0;
S_0x156607a00 .scope begin, "clk_generate" "clk_generate" 3 12, 3 12 0, S_0x156607890;
 .timescale -9 -12;
S_0x15660ad70 .scope module, "dut" "fifo_sync" 3 10, 4 1 0, S_0x156607890;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
v0x15660aee0_0 .net "clk", 0 0, v0x15661ae20_0;  1 drivers
E_0x156608bb0 .event posedge, v0x15660aee0_0;
    .scope S_0x15660ad70;
T_0 ;
    %wait E_0x156608bb0;
    %vpi_call/w 4 7 "$display", "Hello" {0 0 0};
    %jmp T_0;
    .thread T_0;
    .scope S_0x156607890;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15661ae20_0, 0, 1;
    %end;
    .thread T_1, $init;
    .scope S_0x156607890;
T_2 ;
    %fork t_1, S_0x156607a00;
    %jmp t_0;
    .scope S_0x156607a00;
t_1 ;
    %delay 5000, 0;
    %load/vec4 v0x15661ae20_0;
    %inv;
    %store/vec4 v0x15661ae20_0, 0, 1;
    %end;
    .scope S_0x156607890;
t_0 %join;
    %jmp T_2;
    .thread T_2;
    .scope S_0x156607890;
T_3 ;
    %delay 20000, 0;
    %vpi_call/w 3 18 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "fifo_sync_tb.sv";
    "./fifo_sync.sv";
