# âœ… What You Can & Should Build on Shrike 

## ðŸ§  Logic & Compute Cores
- [ ] **Brainfuck CPU** â€“ 8-opcode minimalist interpreter in FPGA, input/output via RP2040
- [ ] **8-bit Soft CPU** â€“ Tiny custom CPU core running instructions from RP2040
- [ ] **Bit-serial ALU** â€“ Shift-register based multiplier or adder
- [ ] **FSM Visualizer** â€“ FPGA runs a state machine, RP2040 displays current state

## ðŸ”§ Peripherals & Protocol Engines
- [ ] **IÂ²C Address Translator** â€“ FPGA remaps IÂ²C slave addresses in-line
- [ ] **Quadrature Decoder** â€“ FPGA decodes rotary encoder, RP2040 reads angle
- [ ] **PWM Generator** â€“ FPGA generates variable PWM, RP2040 adjusts duty cycle
- [ ] **SPI Slave Peripheral** â€“ FPGA acts as SPI slave with custom logic

## âŒ› Timing & Measurement
- [ ] **Edge Detector** â€“ FPGA detects rising/falling edges, sends event to RP2040
- [ ] **One-Shot Pulse Generator** â€“ FPGA generates a clean pulse from noisy input
- [ ] **Pulse Width Counter** â€“ FPGA measures time between signal edges

## ðŸŽ® Interactive Demos
- [ ] **LED Driver** â€“ FPGA lights LEDs based on logic or instructions
- [ ] **Button Matrix Scanner** â€“ FPGA scans matrix, RP2040 interprets key events
- [ ] **Custom Gamepad** â€“ FPGA handles button debounce, RP2040 presents USB HID

## ðŸŽ“ Educational / Visual Tools
- [ ] **Tiny Logic Analyzer** â€“ FPGA samples signals, RP2040 streams to PC
- [ ] **Waveform Generator** â€“ FPGA produces square/triangle/sawtooth wave
- [ ] **Live Verilog Upload Tool** â€“ Use RP2040 + WebSerial to upload designs

## ðŸŽ² Randomness & Security
- [ ] **LFSR-based PRNG** â€“ Linear feedback shift register in FPGA, seeded by RP2040
- [ ] **Simple XOR Cipher Core** â€“ FPGA does byte-wise XOR crypto

## ðŸ“Ÿ Display / Output (using external peripherals)
- [ ] **ILI9225 TFT Driver** â€“ RP2040 handles images, FPGA assists in timing or drawing
- [ ] **7-Segment Display Controller** â€“ FPGA drives multiplexed display, RP2040 sets digits
- [ ] **Signal Visualizer** â€“ FPGA sends sensor or logic info to TFT

## ðŸ“¦ System & Development Features
- [ ] **Bitstream Uploader** â€“ Upload precompiled bitstreams from RP2040 flash or WebSerial
- [ ] **Logic Instruction Loader** â€“ RP2040 sends runtime logic stream to FPGA
- [ ] **Self-Test Mode** â€“ FPGA runs built-in diagnostic, RP2040 logs output
