<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ISSDK: boardkit/frdm-k32w042/RTE_Device.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="issdk_stylesheet.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="nxp_logo_small.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ISSDK
   &#160;<span id="projectnumber">1.8</span>
   </div>
   <div id="projectbrief">IoT Sensing Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_6994211064bad48d3d63a6227f5100d6.html">boardkit</a></li><li class="navelem"><a class="el" href="dir_2692879e20973b44d33f0adfa9bd527e.html">frdm-k32w042</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">RTE_Device.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="a04691.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2016, Freescale Semiconductor, Inc.</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * Copyright 2016-2017 NXP</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * SPDX-License-Identifier: BSD-3-Clause</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;</div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#ifndef __RTE_DEVICE_H</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#define __RTE_DEVICE_H</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;</div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">/* Driver name mapping. */</span></div><div class="line"><a name="l00013"></a><span class="lineno"><a class="line" href="a04691.html#afdae116c2c595573ddee8725b6a4602a">   13</a></span>&#160;<span class="preprocessor">#define RTE_I2C0 1</span></div><div class="line"><a name="l00014"></a><span class="lineno"><a class="line" href="a04691.html#ab3079b071b25a964033ece9a17ebc622">   14</a></span>&#160;<span class="preprocessor">#define RTE_I2C0_DMA_EN 0</span></div><div class="line"><a name="l00015"></a><span class="lineno"><a class="line" href="a04691.html#a286e0b83a4a1806a5125d1e805afed5e">   15</a></span>&#160;<span class="preprocessor">#define RTE_I2C3 1</span></div><div class="line"><a name="l00016"></a><span class="lineno"><a class="line" href="a04691.html#a7e2203f604dc9bfc5ae76af6364b8e38">   16</a></span>&#160;<span class="preprocessor">#define RTE_I2C3_DMA_EN 0</span></div><div class="line"><a name="l00017"></a><span class="lineno"><a class="line" href="a04691.html#a0529e9360e95f2b1e4c67b49ae2df44c">   17</a></span>&#160;<span class="preprocessor">#define RTE_SPI0 1</span></div><div class="line"><a name="l00018"></a><span class="lineno"><a class="line" href="a04691.html#a7dd0070f51cd6be78f323f82df082b74">   18</a></span>&#160;<span class="preprocessor">#define RTE_SPI0_DMA_EN 0</span></div><div class="line"><a name="l00019"></a><span class="lineno"><a class="line" href="a04691.html#a17b2c1002dc50e01a17a2ce94a628133">   19</a></span>&#160;<span class="preprocessor">#define RTE_USART0 1</span></div><div class="line"><a name="l00020"></a><span class="lineno"><a class="line" href="a04691.html#a3071e002a5a0ce4ac87de6dcc87bb3da">   20</a></span>&#160;<span class="preprocessor">#define RTE_USART0_DMA_EN 0</span></div><div class="line"><a name="l00021"></a><span class="lineno"><a class="line" href="a04691.html#ae8f0e0260407d14858ce86d2ffb75424">   21</a></span>&#160;<span class="preprocessor">#define RTE_USART1 1</span></div><div class="line"><a name="l00022"></a><span class="lineno"><a class="line" href="a04691.html#a93373776f843912cefd1355e207352e2">   22</a></span>&#160;<span class="preprocessor">#define RTE_USART1_DMA_EN 0</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;</div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">/* UART configuration. */</span></div><div class="line"><a name="l00025"></a><span class="lineno"><a class="line" href="a04691.html#a43c0f3151f3f65559aec155908ac5804">   25</a></span>&#160;<span class="preprocessor">#define USART_RX_BUFFER_LEN 64</span></div><div class="line"><a name="l00026"></a><span class="lineno"><a class="line" href="a04691.html#adfe7d31cfa21c989ae68c212c8823e21">   26</a></span>&#160;<span class="preprocessor">#define USART0_RX_BUFFER_ENABLE 1</span></div><div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="a04691.html#aae7db8ea4ae8a66409ef96424118d951">   27</a></span>&#160;<span class="preprocessor">#define USART1_RX_BUFFER_ENABLE 1</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;</div><div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="a04691.html#af81ac610cf7c74e61a85f1a3740fb22b">   29</a></span>&#160;<span class="preprocessor">#define RTE_USART0_DMA_TX_CH 0</span></div><div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="a04691.html#af7b267680cefa76b8d8fe01501419ea2">   30</a></span>&#160;<span class="preprocessor">#define RTE_USART0_DMA_TX_PERI_SEL (uint8_t) kDmaRequestMux0LPUART0Tx</span></div><div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="a04691.html#ab0248236fa37a2c7620bd2bd26f52468">   31</a></span>&#160;<span class="preprocessor">#define RTE_USART0_DMA_TX_DMAMUX_BASE DMAMUX0</span></div><div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="a04691.html#a0d00eb7202289c47577da7ae83527ee2">   32</a></span>&#160;<span class="preprocessor">#define RTE_USART0_DMA_TX_DMA_BASE DMA0</span></div><div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="a04691.html#a1e834b0e165260ad32db0d6586e00abd">   33</a></span>&#160;<span class="preprocessor">#define RTE_USART0_DMA_RX_CH 1</span></div><div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="a04691.html#a576cdffd66190a9ed9bc593d0b51d7ad">   34</a></span>&#160;<span class="preprocessor">#define RTE_USART0_DMA_RX_PERI_SEL (uint8_t) kDmaRequestMux0LPUART0Rx</span></div><div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="a04691.html#aacbdf734cd66671ce5d6a96fdf39b6de">   35</a></span>&#160;<span class="preprocessor">#define RTE_USART0_DMA_RX_DMAMUX_BASE DMAMUX0</span></div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="a04691.html#a0764b3d48022468f836aa1ab0c6fe8e0">   36</a></span>&#160;<span class="preprocessor">#define RTE_USART0_DMA_RX_DMA_BASE DMA0</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="a04691.html#a272ab6f694a794b54d6d0bacf4b030c3">   38</a></span>&#160;<span class="preprocessor">#define RTE_USART1_DMA_TX_CH 0</span></div><div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="a04691.html#ab360b9072ab5034fe19c591b11ddaa4f">   39</a></span>&#160;<span class="preprocessor">#define RTE_USART1_DMA_TX_PERI_SEL (uint8_t) kDmaRequestMux0LPUART1Tx</span></div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="a04691.html#a28ef4acc4180de985e24a0bb392e42c8">   40</a></span>&#160;<span class="preprocessor">#define RTE_USART1_DMA_TX_DMAMUX_BASE DMAMUX0</span></div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="a04691.html#a7804081da977b330578221c5ce5ba89e">   41</a></span>&#160;<span class="preprocessor">#define RTE_USART1_DMA_TX_DMA_BASE DMA0</span></div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="a04691.html#af78c326f4aa3f8ba10614f88755ac30e">   42</a></span>&#160;<span class="preprocessor">#define RTE_USART1_DMA_RX_CH 1</span></div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="a04691.html#a2e6bd424c90e5734c38eb4f198ed0347">   43</a></span>&#160;<span class="preprocessor">#define RTE_USART1_DMA_RX_PERI_SEL (uint8_t) kDmaRequestMux0LPUART1Rx</span></div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="a04691.html#ad71e62366aea28e6c003f082a3ff5227">   44</a></span>&#160;<span class="preprocessor">#define RTE_USART1_DMA_RX_DMAMUX_BASE DMAMUX0</span></div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="a04691.html#ab58d0f95baca5b61fd1183daed257004">   45</a></span>&#160;<span class="preprocessor">#define RTE_USART1_DMA_RX_DMA_BASE DMA0</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">/* I2C configuration. */</span></div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="a04691.html#a82a10163b509a1e0086478e042941945">   48</a></span>&#160;<span class="preprocessor">#define RTE_I2C0_DMA_TX_CH 0</span></div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="a04691.html#a818277f64e7aa602993ce18bbf3f0332">   49</a></span>&#160;<span class="preprocessor">#define RTE_I2C0_DMA_TX_PERI_SEL (uint8_t) kDmaRequestMux0LPI2C0Tx</span></div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="a04691.html#aef0bf1c14652b6048a17bb3327886532">   50</a></span>&#160;<span class="preprocessor">#define RTE_I2C0_DMA_TX_DMAMUX_BASE DMAMUX0</span></div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="a04691.html#aab155d68e18222419e98deb928825a9d">   51</a></span>&#160;<span class="preprocessor">#define RTE_I2C0_DMA_TX_DMA_BASE DMA0</span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="a04691.html#aaed30ad80f0de50cbc8f259e5b0946ce">   52</a></span>&#160;<span class="preprocessor">#define RTE_I2C0_DMA_RX_CH 1</span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="a04691.html#aefbcbfc1b2d676eb7b1d8f143e32963c">   53</a></span>&#160;<span class="preprocessor">#define RTE_I2C0_DMA_RX_PERI_SEL (uint8_t) kDmaRequestMux0LPI2C0Rx</span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="a04691.html#ab65d74ccf6f3da3391f325cae62b63aa">   54</a></span>&#160;<span class="preprocessor">#define RTE_I2C0_DMA_RX_DMAMUX_BASE DMAMUX0</span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="a04691.html#a57e67ff109ccd8078a5f1998b4a7bc9a">   55</a></span>&#160;<span class="preprocessor">#define RTE_I2C0_DMA_RX_DMA_BASE DMA0</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="a04691.html#a8d59722d63164553e1aa90f0b5531aa6">   57</a></span>&#160;<span class="preprocessor">#define RTE_I2C3_DMA_TX_CH 0</span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="a04691.html#a1f3419a15ebd3e7915ab02ddb9d8e57a">   58</a></span>&#160;<span class="preprocessor">#define RTE_I2C3_DMA_TX_PERI_SEL (uint8_t) kDmaRequestMux1LPI2C3Tx</span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="a04691.html#a44e673920f642335b203389fc038fa14">   59</a></span>&#160;<span class="preprocessor">#define RTE_I2C3_DMA_TX_DMAMUX_BASE DMAMUX1</span></div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="a04691.html#a21c43b61ee31798e368937bdbc945eb7">   60</a></span>&#160;<span class="preprocessor">#define RTE_I2C3_DMA_TX_DMA_BASE DMA1</span></div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="a04691.html#ac78874337ab81de6e42b051fb9dce871">   61</a></span>&#160;<span class="preprocessor">#define RTE_I2C3_DMA_RX_CH 1</span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="a04691.html#a0994b2eeb8af41123e69175ac6f9c7b0">   62</a></span>&#160;<span class="preprocessor">#define RTE_I2C3_DMA_RX_PERI_SEL (uint8_t) kDmaRequestMux1LPI2C3Rx</span></div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="a04691.html#a24a23c8a15b60cf1095ef24463ff5807">   63</a></span>&#160;<span class="preprocessor">#define RTE_I2C3_DMA_RX_DMAMUX_BASE DMAMUX1</span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="a04691.html#acfb03589150d28227ff1dd5393b0b893">   64</a></span>&#160;<span class="preprocessor">#define RTE_I2C3_DMA_RX_DMA_BASE DMA1</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">/* SPI configuration. */</span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="a04691.html#add2cd6ad4093e7a3d7fa6c4fef7f4ef2">   67</a></span>&#160;<span class="preprocessor">#define RTE_SPI0_PCS_TO_SCK_DELAY 1000</span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="a04691.html#a7b8c673b8342fd9449c75163087f67ed">   68</a></span>&#160;<span class="preprocessor">#define RTE_SPI0_SCK_TO_PSC_DELAY 1000</span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="a04691.html#ac91b26c0631efc2051cd41425ae3d7b6">   69</a></span>&#160;<span class="preprocessor">#define RTE_SPI0_BETWEEN_TRANSFER_DELAY 1000</span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="a04691.html#a799cdf2dc139771b3d44a92fe88728e9">   70</a></span>&#160;<span class="preprocessor">#define RTE_SPI0_MASTER_PCS_PIN_SEL (kLPSPI_MasterPcs2)</span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="a04691.html#aac5d0f3fdaa10e215c5078c8b3bcf428">   71</a></span>&#160;<span class="preprocessor">#define RTE_SPI0_SLAVE_PCS_PIN_SEL (kLPSPI_SlavePcs2)</span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="a04691.html#a07db38aa07d8f53247d9f336a103614e">   72</a></span>&#160;<span class="preprocessor">#define RTE_SPI0_DMA_TX_CH 0</span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="a04691.html#a04087414cbdc82ab4c0763ecf07d0436">   73</a></span>&#160;<span class="preprocessor">#define RTE_SPI0_DMA_TX_PERI_SEL (uint8_t) kDmaRequestMux0LPSPI0Tx</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="a04691.html#a4990483eb826041a9ee88e69521c09af">   74</a></span>&#160;<span class="preprocessor">#define RTE_SPI0_DMA_TX_DMAMUX_BASE DMAMUX0</span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="a04691.html#aaede0b9427131087577590433607449d">   75</a></span>&#160;<span class="preprocessor">#define RTE_SPI0_DMA_TX_DMA_BASE DMA0</span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="a04691.html#a02289057d22141bdfd1d02cfca6d6e9c">   76</a></span>&#160;<span class="preprocessor">#define RTE_SPI0_DMA_RX_CH 1</span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="a04691.html#aa2d8fc34bfcd7688b60e3174e88e2eb2">   77</a></span>&#160;<span class="preprocessor">#define RTE_SPI0_DMA_RX_PERI_SEL (uint8_t) kDmaRequestMux0LPSPI0Rx</span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="a04691.html#afe4dfea37a910d7257ec09b27e193abd">   78</a></span>&#160;<span class="preprocessor">#define RTE_SPI0_DMA_RX_DMAMUX_BASE DMAMUX0</span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="a04691.html#a0c7c2438e156f00d87ea9edbff1192f2">   79</a></span>&#160;<span class="preprocessor">#define RTE_SPI0_DMA_RX_DMA_BASE DMA0</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __RTE_DEVICE_H */</span><span class="preprocessor"></span></div></div><!-- fragment --></div><!-- contents -->

<hr class="footer"/><address class="footer"><small>
&copy; Copyright 2016-2022 NXP. All Rights Reserved. SPDX-License-Identifier: BSD-3-Clause
</small></address>
</body>
</html>
