generate this pulse train from a regular square wave 
input. 
 
Solution 
 
A two-stage binary divider (based on J-K bistables) 
can be used together with a two-input AND gate as 
shown in Fig. 10.26. The waveforms for this logic 
arrangement are shown in Fig. 10.28. 