// Seed: 1963673611
module module_0 (
    id_1
);
  output wire id_1;
  wire id_2;
  always @(posedge id_2) begin : LABEL_0
    id_1 = 1;
  end
  assign module_1.type_5 = 0;
  assign id_1 = 1;
endmodule
module module_1 (
    input uwire id_0,
    output supply0 id_1,
    output wire id_2
);
  time id_4;
  module_0 modCall_1 (id_4);
endmodule
module module_2 (
    input  uwire id_0,
    output wor   id_1
);
  supply1 id_3 = 1;
  wor id_4;
  module_0 modCall_1 (id_3);
  assign modCall_1.id_1 = 0;
  initial begin : LABEL_0
    assume #1  (id_0) $display(1 == 1);
    if (id_4 >= 1) begin : LABEL_0
      assert (1'b0);
    end
    disable id_5;
  end
endmodule
