vhdl xil_defaultlib  \
"../../../bd/design_1/ip/design_1_audio_top_0_0/sim/design_1_audio_top_0_0.vhd" \
"../../../bd/design_1/ip/design_1_AudioInOut16_v1_0_0_0/sim/design_1_AudioInOut16_v1_0_0_0.vhd" \
"../../../bd/design_1/ip/design_1_rst_ps7_0_100M_0_1/sim/design_1_rst_ps7_0_100M_0.vhd" \
"../../../bd/design_1/ip/design_1_pmod_i2s_1_0/sim/design_1_pmod_i2s_1_0.vhd" \
"../../../bd/design_1/sim/design_1.vhd" \
"../../../bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd" \
"../../../bd/design_1/ip/design_1_source_mux_0_0/sim/design_1_source_mux_0_0.vhd" \
"../../../bd/design_1/ip/design_1_filter_control_0_0/sim/design_1_filter_control_0_0.vhd" \
"../../../bd/design_1/ip/design_1_filter_output_left_0/sim/design_1_filter_output_left_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_gpio_0_1/sim/design_1_axi_gpio_0_1.vhd" \
"../../../bd/design_1/ip/design_1_axi_gpio_0_2/sim/design_1_axi_gpio_0_2.vhd" \
"../../../bd/design_1/ipshared/600e/hdl/vhdl/LMS_pkg.vhd" \
"../../../bd/design_1/ipshared/600e/hdl/vhdl/LMS.vhd" \
"../../../bd/design_1/ipshared/600e/hdl/vhdl/lms_filter_ipcore_dut.vhd" \
"../../../bd/design_1/ipshared/600e/hdl/vhdl/lms_filter_ipcore_cop.vhd" \
"../../../bd/design_1/ipshared/600e/hdl/vhdl/lms_filter_ipcore_addr_decoder.vhd" \
"../../../bd/design_1/ipshared/600e/hdl/vhdl/lms_filter_ipcore_axi_lite_module.vhd" \
"../../../bd/design_1/ipshared/600e/hdl/vhdl/lms_filter_ipcore_axi_lite.vhd" \
"../../../bd/design_1/ipshared/600e/hdl/vhdl/lms_filter_ipcore.vhd" \
"../../../bd/design_1/ip/design_1_lms_filter_ipcore_0_0/sim/design_1_lms_filter_ipcore_0_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_gpio_0_3/sim/design_1_axi_gpio_0_3.vhd" \

nosort
