#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Apr 28 14:22:39 2021
# Process ID: 6636
# Current directory: C:/Users/user/Desktop/FPGA_UART
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1156 C:\Users\user\Desktop\FPGA_UART\project_uart3.xpr
# Log file: C:/Users/user/Desktop/FPGA_UART/vivado.log
# Journal file: C:/Users/user/Desktop/FPGA_UART\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/user/Desktop/FPGA_UART/project_uart3.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1126.250 ; gain = 0.000
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
update_compile_order -fileset sources_1
open_bd_design {C:/Users/user/Desktop/FPGA_UART/project_uart3.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/Users/user/Desktop/FPGA_UART/project_uart3.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_0
Successfully read diagram <design_1> from block design file <C:/Users/user/Desktop/FPGA_UART/project_uart3.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1277.621 ; gain = 128.012
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0
endgroup
set_property location {3 861 544} [get_bd_cells blk_mem_gen_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] design_1_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] design_1_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
endgroup
set_property location {2 457 513} [get_bd_cells axi_bram_ctrl_0]
set_property location {2 447 528} [get_bd_cells axi_bram_ctrl_0]
startgroup
set_property location {5 1599 520} [get_bd_cells axi_bram_ctrl_0]
set_property location {6 1949 530} [get_bd_cells blk_mem_gen_0]
endgroup
startgroup
set_property location {5 1631 -117} [get_bd_cells axi_bram_ctrl_0]
set_property location {6 1931 -107} [get_bd_cells blk_mem_gen_0]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells axi_bram_ctrl_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_bram_ctrl_0/S_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
Slave segment '/axi_bram_ctrl_0/S_AXI/Mem0' is being assigned into address space '/microblaze_0/Data' at <0xC000_0000 [ 8K ]>.
endgroup
set_property location {5 1648 531} [get_bd_cells axi_bram_ctrl_0]
set_property location {6 2030 525} [get_bd_cells blk_mem_gen_0]
set_property location {6 2025 530} [get_bd_cells blk_mem_gen_0]
make_wrapper -files [get_files C:/Users/user/Desktop/FPGA_UART/project_uart3.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
Wrote  : <C:\Users\user\Desktop\FPGA_UART\project_uart3.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/user/Desktop/FPGA_UART/project_uart3.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
VHDL Output written to : c:/Users/user/Desktop/FPGA_UART/project_uart3.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
VHDL Output written to : c:/Users/user/Desktop/FPGA_UART/project_uart3.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : c:/Users/user/Desktop/FPGA_UART/project_uart3.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
make_wrapper: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1656.805 ; gain = 171.477
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property location {5 1640 520} [get_bd_cells axi_bram_ctrl_0]
set_property location {5 1640 510} [get_bd_cells axi_bram_ctrl_0]
set_property location {5 1640 520} [get_bd_cells axi_bram_ctrl_0]
set_property location {5 1640 530} [get_bd_cells axi_bram_ctrl_0]
set_property location {5 1640 540} [get_bd_cells axi_bram_ctrl_0]
set_property location {5 1640 530} [get_bd_cells axi_bram_ctrl_0]
make_wrapper -files [get_files C:/Users/user/Desktop/FPGA_UART/project_uart3.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\user\Desktop\FPGA_UART\project_uart3.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/user/Desktop/FPGA_UART/project_uart3.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
VHDL Output written to : c:/Users/user/Desktop/FPGA_UART/project_uart3.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
VHDL Output written to : c:/Users/user/Desktop/FPGA_UART/project_uart3.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : c:/Users/user/Desktop/FPGA_UART/project_uart3.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
reset_run synth_1
reset_run design_1_dlmb_bram_if_cntlr_0_synth_1
reset_run design_1_xbar_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\user\Desktop\FPGA_UART\project_uart3.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
VHDL Output written to : c:/Users/user/Desktop/FPGA_UART/project_uart3.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
VHDL Output written to : c:/Users/user/Desktop/FPGA_UART/project_uart3.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : c:/Users/user/Desktop/FPGA_UART/project_uart3.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/user/Desktop/FPGA_UART/project_uart3.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m02_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
Exporting to file c:/Users/user/Desktop/FPGA_UART/project_uart3.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file c:/Users/user/Desktop/FPGA_UART/project_uart3.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File c:/Users/user/Desktop/FPGA_UART/project_uart3.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_axi_bram_ctrl_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_blk_mem_gen_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_dlmb_bram_if_cntlr_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_xbar_0
[Wed Apr 28 16:38:43 2021] Launched design_1_dlmb_bram_if_cntlr_0_synth_1, design_1_xbar_0_synth_1, design_1_auto_pc_0_synth_1, design_1_axi_bram_ctrl_0_0_synth_1, design_1_blk_mem_gen_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_dlmb_bram_if_cntlr_0_synth_1: C:/Users/user/Desktop/FPGA_UART/project_uart3.runs/design_1_dlmb_bram_if_cntlr_0_synth_1/runme.log
design_1_xbar_0_synth_1: C:/Users/user/Desktop/FPGA_UART/project_uart3.runs/design_1_xbar_0_synth_1/runme.log
design_1_auto_pc_0_synth_1: C:/Users/user/Desktop/FPGA_UART/project_uart3.runs/design_1_auto_pc_0_synth_1/runme.log
design_1_axi_bram_ctrl_0_0_synth_1: C:/Users/user/Desktop/FPGA_UART/project_uart3.runs/design_1_axi_bram_ctrl_0_0_synth_1/runme.log
design_1_blk_mem_gen_0_0_synth_1: C:/Users/user/Desktop/FPGA_UART/project_uart3.runs/design_1_blk_mem_gen_0_0_synth_1/runme.log
synth_1: C:/Users/user/Desktop/FPGA_UART/project_uart3.runs/synth_1/runme.log
[Wed Apr 28 16:38:44 2021] Launched impl_1...
Run output will be captured here: C:/Users/user/Desktop/FPGA_UART/project_uart3.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1715.926 ; gain = 44.148
write_hw_platform -fixed -include_bit -force -file C:/Users/user/Desktop/FPGA_UART/BRAM_XSA.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/user/Desktop/FPGA_UART/BRAM_XSA.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2020.2/data\embeddedsw) loading 0 seconds
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/user/Desktop/FPGA_UART/BRAM_XSA.xsa
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 28 19:46:02 2021...
