<!-- HTML header for doxygen 1.8.8-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<title>ChibiOS/HAL: hal_lld.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="custom.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">ChibiOS/HAL
   &#160;<span id="projectnumber">4.0.5</span>
<script type="text/javascript"><!--
google_ad_client = "pub-3840594581853944";
/* Documentation, bottom, 728x90, created 9/19/10 */
google_ad_slot = "1902290615";
google_ad_width = 728;
google_ad_height = 90;
//-->
</script>
<script type="text/javascript"
src="http://pagead2.googlesyndication.com/pagead/show_ads.js">
</script>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('hal__lld_8h.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">hal_lld.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>STM32F4xx/STM32F2xx HAL subsystem low level driver header.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="stm32__registry_8h_source.html">stm32_registry.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="nvic_8h_source.html">nvic.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="stm32__isr_8h_source.html">stm32_isr.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="stm32__dma_8h_source.html">stm32_dma.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="stm32__rcc_8h_source.html">stm32_rcc.h</a>&quot;</code><br />
</div>
<p><a href="hal__lld_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gab9381cecf5d8ee734b286623300f5740"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gab9381cecf5d8ee734b286623300f5740">HAL_IMPLEMENTS_COUNTERS</a>&#160;&#160;&#160;TRUE</td></tr>
<tr class="memdesc:gab9381cecf5d8ee734b286623300f5740"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the support for realtime counters in the HAL.  <a href="group___h_a_l.html#gab9381cecf5d8ee734b286623300f5740">More...</a><br /></td></tr>
<tr class="separator:gab9381cecf5d8ee734b286623300f5740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b2e7644734b6b3773a9252ba3dff048"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga0b2e7644734b6b3773a9252ba3dff048">STM32_0WS_THRESHOLD</a>&#160;&#160;&#160;30000000</td></tr>
<tr class="memdesc:ga0b2e7644734b6b3773a9252ba3dff048"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum frequency thresholds and wait states for flash access.  <a href="group___h_a_l.html#ga0b2e7644734b6b3773a9252ba3dff048">More...</a><br /></td></tr>
<tr class="separator:ga0b2e7644734b6b3773a9252ba3dff048"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97c9f16468ea7467b0911bdb042b142f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga97c9f16468ea7467b0911bdb042b142f">STM32_PLLM</a>&#160;&#160;&#160;(<a class="el" href="group___h_a_l.html#gacba56aaa8c0bd717ad217771ee8300c2">STM32_PLLM_VALUE</a> &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga97c9f16468ea7467b0911bdb042b142f"><td class="mdescLeft">&#160;</td><td class="mdescRight">STM32_PLLM field.  <a href="group___h_a_l.html#ga97c9f16468ea7467b0911bdb042b142f">More...</a><br /></td></tr>
<tr class="separator:ga97c9f16468ea7467b0911bdb042b142f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b32be6543b6d55b0505288f268ddbe1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga0b32be6543b6d55b0505288f268ddbe1">STM32_PLLCLKIN</a>&#160;&#160;&#160;(STM32_HSECLK / <a class="el" href="group___h_a_l.html#gacba56aaa8c0bd717ad217771ee8300c2">STM32_PLLM_VALUE</a>)</td></tr>
<tr class="memdesc:ga0b32be6543b6d55b0505288f268ddbe1"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLLs input clock frequency.  <a href="group___h_a_l.html#ga0b32be6543b6d55b0505288f268ddbe1">More...</a><br /></td></tr>
<tr class="separator:ga0b32be6543b6d55b0505288f268ddbe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50581c0af9cad3a47d3a72476236a810"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga50581c0af9cad3a47d3a72476236a810">STM32_ACTIVATE_PLL</a>&#160;&#160;&#160;TRUE</td></tr>
<tr class="memdesc:ga50581c0af9cad3a47d3a72476236a810"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL activation flag.  <a href="group___h_a_l.html#ga50581c0af9cad3a47d3a72476236a810">More...</a><br /></td></tr>
<tr class="separator:ga50581c0af9cad3a47d3a72476236a810"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63169967f5d9bffe007dc92f6148da96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga63169967f5d9bffe007dc92f6148da96">STM32_PLLN</a>&#160;&#160;&#160;(<a class="el" href="group___h_a_l.html#ga42a8bb439be9c6c643c7ab48f02ee662">STM32_PLLN_VALUE</a> &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga63169967f5d9bffe007dc92f6148da96"><td class="mdescLeft">&#160;</td><td class="mdescRight">STM32_PLLN field.  <a href="group___h_a_l.html#ga63169967f5d9bffe007dc92f6148da96">More...</a><br /></td></tr>
<tr class="separator:ga63169967f5d9bffe007dc92f6148da96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1946fac37c10bb94e6daa17dc4e6138e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga1946fac37c10bb94e6daa17dc4e6138e">STM32_PLLP</a>&#160;&#160;&#160;(0 &lt;&lt; 16)</td></tr>
<tr class="memdesc:ga1946fac37c10bb94e6daa17dc4e6138e"><td class="mdescLeft">&#160;</td><td class="mdescRight">STM32_PLLP field.  <a href="group___h_a_l.html#ga1946fac37c10bb94e6daa17dc4e6138e">More...</a><br /></td></tr>
<tr class="separator:ga1946fac37c10bb94e6daa17dc4e6138e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26c62d05f62b04754eb986ca83d63e7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga26c62d05f62b04754eb986ca83d63e7c">STM32_PLLQ</a>&#160;&#160;&#160;(<a class="el" href="group___h_a_l.html#gadc27d1e2fcdedcb56fc15a41e5f43d91">STM32_PLLQ_VALUE</a> &lt;&lt; 24)</td></tr>
<tr class="memdesc:ga26c62d05f62b04754eb986ca83d63e7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">STM32_PLLQ field.  <a href="group___h_a_l.html#ga26c62d05f62b04754eb986ca83d63e7c">More...</a><br /></td></tr>
<tr class="separator:ga26c62d05f62b04754eb986ca83d63e7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad537b9f020ad589c5a1b78f27316f8ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gad537b9f020ad589c5a1b78f27316f8ef">STM32_PLLVCO</a>&#160;&#160;&#160;(<a class="el" href="group___h_a_l.html#ga0b32be6543b6d55b0505288f268ddbe1">STM32_PLLCLKIN</a> * <a class="el" href="group___h_a_l.html#ga42a8bb439be9c6c643c7ab48f02ee662">STM32_PLLN_VALUE</a>)</td></tr>
<tr class="memdesc:gad537b9f020ad589c5a1b78f27316f8ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL VCO frequency.  <a href="group___h_a_l.html#gad537b9f020ad589c5a1b78f27316f8ef">More...</a><br /></td></tr>
<tr class="separator:gad537b9f020ad589c5a1b78f27316f8ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga551b4e93d2b76245c4b912ebfc54f9f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga551b4e93d2b76245c4b912ebfc54f9f3">STM32_PLLCLKOUT</a>&#160;&#160;&#160;(<a class="el" href="group___h_a_l.html#gad537b9f020ad589c5a1b78f27316f8ef">STM32_PLLVCO</a> / <a class="el" href="group___h_a_l.html#ga0a2a10496ad437bb1bf6bf23892148e4">STM32_PLLP_VALUE</a>)</td></tr>
<tr class="memdesc:ga551b4e93d2b76245c4b912ebfc54f9f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL output clock frequency.  <a href="group___h_a_l.html#ga551b4e93d2b76245c4b912ebfc54f9f3">More...</a><br /></td></tr>
<tr class="separator:ga551b4e93d2b76245c4b912ebfc54f9f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81594f71c9bc1c1fde4e5207e5133777"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga81594f71c9bc1c1fde4e5207e5133777">STM32_SYSCLK</a>&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#ga65c12bc7160ab579eaeee40ec2915110">STM32_HSICLK</a></td></tr>
<tr class="memdesc:ga81594f71c9bc1c1fde4e5207e5133777"><td class="mdescLeft">&#160;</td><td class="mdescRight">System clock source.  <a href="group___h_a_l.html#ga81594f71c9bc1c1fde4e5207e5133777">More...</a><br /></td></tr>
<tr class="separator:ga81594f71c9bc1c1fde4e5207e5133777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga918128f20df10ac68bd73605007bccf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga918128f20df10ac68bd73605007bccf1">STM32_HCLK</a>&#160;&#160;&#160;(<a class="el" href="group___h_a_l.html#ga81594f71c9bc1c1fde4e5207e5133777">STM32_SYSCLK</a> / 1)</td></tr>
<tr class="memdesc:ga918128f20df10ac68bd73605007bccf1"><td class="mdescLeft">&#160;</td><td class="mdescRight">AHB frequency.  <a href="group___h_a_l.html#ga918128f20df10ac68bd73605007bccf1">More...</a><br /></td></tr>
<tr class="separator:ga918128f20df10ac68bd73605007bccf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79d8b0164de9c4437da78024b0ed94cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga79d8b0164de9c4437da78024b0ed94cb">STM32_PCLK1</a>&#160;&#160;&#160;(<a class="el" href="group___h_a_l.html#ga918128f20df10ac68bd73605007bccf1">STM32_HCLK</a> / 1)</td></tr>
<tr class="memdesc:ga79d8b0164de9c4437da78024b0ed94cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB1 frequency.  <a href="group___h_a_l.html#ga79d8b0164de9c4437da78024b0ed94cb">More...</a><br /></td></tr>
<tr class="separator:ga79d8b0164de9c4437da78024b0ed94cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a19a811dd0dadfed94695a579997cec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga2a19a811dd0dadfed94695a579997cec">STM32_PCLK2</a>&#160;&#160;&#160;(<a class="el" href="group___h_a_l.html#ga918128f20df10ac68bd73605007bccf1">STM32_HCLK</a> / 1)</td></tr>
<tr class="memdesc:ga2a19a811dd0dadfed94695a579997cec"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB2 frequency.  <a href="group___h_a_l.html#ga2a19a811dd0dadfed94695a579997cec">More...</a><br /></td></tr>
<tr class="separator:ga2a19a811dd0dadfed94695a579997cec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0085c975246931b0437d1ac1517dd991"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga0085c975246931b0437d1ac1517dd991">STM32_ACTIVATE_PLLI2S</a>&#160;&#160;&#160;TRUE</td></tr>
<tr class="memdesc:ga0085c975246931b0437d1ac1517dd991"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLLI2S activation flag.  <a href="group___h_a_l.html#ga0085c975246931b0437d1ac1517dd991">More...</a><br /></td></tr>
<tr class="separator:ga0085c975246931b0437d1ac1517dd991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45edcd61a04651439c284de848bfa809"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga45edcd61a04651439c284de848bfa809">STM32_PLLI2SN</a>&#160;&#160;&#160;(<a class="el" href="group___h_a_l.html#gaa2179285dbf70d5d5a370c3353737813">STM32_PLLI2SN_VALUE</a> &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga45edcd61a04651439c284de848bfa809"><td class="mdescLeft">&#160;</td><td class="mdescRight">STM32_PLLI2SN field.  <a href="group___h_a_l.html#ga45edcd61a04651439c284de848bfa809">More...</a><br /></td></tr>
<tr class="separator:ga45edcd61a04651439c284de848bfa809"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaade70a783a8516086a8211a94393a84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaaade70a783a8516086a8211a94393a84">STM32_PLLI2SR</a>&#160;&#160;&#160;(<a class="el" href="group___h_a_l.html#gaa6385bafac509e5ef0926a722fc54adb">STM32_PLLI2SR_VALUE</a> &lt;&lt; 28)</td></tr>
<tr class="memdesc:gaaade70a783a8516086a8211a94393a84"><td class="mdescLeft">&#160;</td><td class="mdescRight">STM32_PLLI2SR field.  <a href="group___h_a_l.html#gaaade70a783a8516086a8211a94393a84">More...</a><br /></td></tr>
<tr class="separator:gaaade70a783a8516086a8211a94393a84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga408a5ad4e6af6c53ff3ee1a01840dc42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga408a5ad4e6af6c53ff3ee1a01840dc42">STM32_ACTIVATE_PLLSAI</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="memdesc:ga408a5ad4e6af6c53ff3ee1a01840dc42"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLLSAI activation flag.  <a href="group___h_a_l.html#ga408a5ad4e6af6c53ff3ee1a01840dc42">More...</a><br /></td></tr>
<tr class="separator:ga408a5ad4e6af6c53ff3ee1a01840dc42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01f74236e61505d7965975ba00f4cf90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga01f74236e61505d7965975ba00f4cf90">STM32_PLLSAIN</a>&#160;&#160;&#160;(<a class="el" href="group___h_a_l.html#gadad1367e1eb26c3a6df6a358f44ce98e">STM32_PLLSAIN_VALUE</a> &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga01f74236e61505d7965975ba00f4cf90"><td class="mdescLeft">&#160;</td><td class="mdescRight">STM32_PLLSAIN field.  <a href="group___h_a_l.html#ga01f74236e61505d7965975ba00f4cf90">More...</a><br /></td></tr>
<tr class="separator:ga01f74236e61505d7965975ba00f4cf90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6b08353dfb4dfbbe7e083c89ad02a66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gad6b08353dfb4dfbbe7e083c89ad02a66">STM32_PLLSAIQ</a>&#160;&#160;&#160;(<a class="el" href="group___h_a_l.html#ga33922bdd7e2781286b82d9e778c98b3f">STM32_PLLSAIQ_VALUE</a> &lt;&lt; 24)</td></tr>
<tr class="memdesc:gad6b08353dfb4dfbbe7e083c89ad02a66"><td class="mdescLeft">&#160;</td><td class="mdescRight">STM32_PLLSAIQ field.  <a href="group___h_a_l.html#gad6b08353dfb4dfbbe7e083c89ad02a66">More...</a><br /></td></tr>
<tr class="separator:gad6b08353dfb4dfbbe7e083c89ad02a66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6677bb6942189263c5b626218ec9119"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaf6677bb6942189263c5b626218ec9119">STM32_PLLSAIR</a>&#160;&#160;&#160;(<a class="el" href="group___h_a_l.html#ga0af6595a246fb86838a9c212d2451f23">STM32_PLLSAIR_VALUE</a> &lt;&lt; 28)</td></tr>
<tr class="memdesc:gaf6677bb6942189263c5b626218ec9119"><td class="mdescLeft">&#160;</td><td class="mdescRight">STM32_PLLSAIR field.  <a href="group___h_a_l.html#gaf6677bb6942189263c5b626218ec9119">More...</a><br /></td></tr>
<tr class="separator:gaf6677bb6942189263c5b626218ec9119"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7d88211678e05d307ef77d888dd2ee2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gab7d88211678e05d307ef77d888dd2ee2">STM32_PLLI2SVCO</a>&#160;&#160;&#160;(<a class="el" href="group___h_a_l.html#ga0b32be6543b6d55b0505288f268ddbe1">STM32_PLLCLKIN</a> * <a class="el" href="group___h_a_l.html#gaa2179285dbf70d5d5a370c3353737813">STM32_PLLI2SN_VALUE</a>)</td></tr>
<tr class="memdesc:gab7d88211678e05d307ef77d888dd2ee2"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL VCO frequency.  <a href="group___h_a_l.html#gab7d88211678e05d307ef77d888dd2ee2">More...</a><br /></td></tr>
<tr class="separator:gab7d88211678e05d307ef77d888dd2ee2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10c199a0627313131ae245fd4ecdef3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga10c199a0627313131ae245fd4ecdef3a">STM32_PLLI2SCLKOUT</a>&#160;&#160;&#160;(<a class="el" href="group___h_a_l.html#gab7d88211678e05d307ef77d888dd2ee2">STM32_PLLI2SVCO</a> / <a class="el" href="group___h_a_l.html#gaa6385bafac509e5ef0926a722fc54adb">STM32_PLLI2SR_VALUE</a>)</td></tr>
<tr class="memdesc:ga10c199a0627313131ae245fd4ecdef3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLLI2S output clock frequency.  <a href="group___h_a_l.html#ga10c199a0627313131ae245fd4ecdef3a">More...</a><br /></td></tr>
<tr class="separator:ga10c199a0627313131ae245fd4ecdef3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21cdcd3e60626026a78b4a8e70f9d47d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga21cdcd3e60626026a78b4a8e70f9d47d">STM32_MCO1DIVCLK</a>&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#ga65c12bc7160ab579eaeee40ec2915110">STM32_HSICLK</a></td></tr>
<tr class="memdesc:ga21cdcd3e60626026a78b4a8e70f9d47d"><td class="mdescLeft">&#160;</td><td class="mdescRight">MCO1 divider clock.  <a href="group___h_a_l.html#ga21cdcd3e60626026a78b4a8e70f9d47d">More...</a><br /></td></tr>
<tr class="separator:ga21cdcd3e60626026a78b4a8e70f9d47d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77c1274722d618f3611bba230c730de8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga77c1274722d618f3611bba230c730de8">STM32_MCO1CLK</a>&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#ga21cdcd3e60626026a78b4a8e70f9d47d">STM32_MCO1DIVCLK</a></td></tr>
<tr class="memdesc:ga77c1274722d618f3611bba230c730de8"><td class="mdescLeft">&#160;</td><td class="mdescRight">MCO1 output pin clock.  <a href="group___h_a_l.html#ga77c1274722d618f3611bba230c730de8">More...</a><br /></td></tr>
<tr class="separator:ga77c1274722d618f3611bba230c730de8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5be0ea978182dca835b72946674a26f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga5be0ea978182dca835b72946674a26f5">STM32_MCO2DIVCLK</a>&#160;&#160;&#160;STM32_HSECLK</td></tr>
<tr class="memdesc:ga5be0ea978182dca835b72946674a26f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">MCO2 divider clock.  <a href="group___h_a_l.html#ga5be0ea978182dca835b72946674a26f5">More...</a><br /></td></tr>
<tr class="separator:ga5be0ea978182dca835b72946674a26f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95bb2d37331070df33abe7d5677b1643"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga95bb2d37331070df33abe7d5677b1643">STM32_MCO2CLK</a>&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#ga5be0ea978182dca835b72946674a26f5">STM32_MCO2DIVCLK</a></td></tr>
<tr class="memdesc:ga95bb2d37331070df33abe7d5677b1643"><td class="mdescLeft">&#160;</td><td class="mdescRight">MCO2 output pin clock.  <a href="group___h_a_l.html#ga95bb2d37331070df33abe7d5677b1643">More...</a><br /></td></tr>
<tr class="separator:ga95bb2d37331070df33abe7d5677b1643"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8144c2af57de000f8c94863e2caa9a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gab8144c2af57de000f8c94863e2caa9a0">STM32_RTCPRE</a>&#160;&#160;&#160;(<a class="el" href="group___h_a_l.html#gaea50a21db71009ebc7951180dc0d29ea">STM32_RTCPRE_VALUE</a> &lt;&lt; 16)</td></tr>
<tr class="memdesc:gab8144c2af57de000f8c94863e2caa9a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTC HSE divider setting.  <a href="group___h_a_l.html#gab8144c2af57de000f8c94863e2caa9a0">More...</a><br /></td></tr>
<tr class="separator:gab8144c2af57de000f8c94863e2caa9a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab238ab776bcb3e1c2fa32d54b0919872"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gab238ab776bcb3e1c2fa32d54b0919872">STM32_HSEDIVCLK</a>&#160;&#160;&#160;(STM32_HSECLK / <a class="el" href="group___h_a_l.html#gaea50a21db71009ebc7951180dc0d29ea">STM32_RTCPRE_VALUE</a>)</td></tr>
<tr class="memdesc:gab238ab776bcb3e1c2fa32d54b0919872"><td class="mdescLeft">&#160;</td><td class="mdescRight">HSE divider toward RTC clock.  <a href="group___h_a_l.html#gab238ab776bcb3e1c2fa32d54b0919872">More...</a><br /></td></tr>
<tr class="separator:gab238ab776bcb3e1c2fa32d54b0919872"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fe3df90a74776d29cc824a0e24069b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga0fe3df90a74776d29cc824a0e24069b5">STM32_RTCCLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga0fe3df90a74776d29cc824a0e24069b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTC clock.  <a href="group___h_a_l.html#ga0fe3df90a74776d29cc824a0e24069b5">More...</a><br /></td></tr>
<tr class="separator:ga0fe3df90a74776d29cc824a0e24069b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab51da85c31d935b42e5ab9fda2224005"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gab51da85c31d935b42e5ab9fda2224005">STM32_PLL48CLK</a>&#160;&#160;&#160;(<a class="el" href="group___h_a_l.html#gad537b9f020ad589c5a1b78f27316f8ef">STM32_PLLVCO</a> / <a class="el" href="group___h_a_l.html#gadc27d1e2fcdedcb56fc15a41e5f43d91">STM32_PLLQ_VALUE</a>)</td></tr>
<tr class="memdesc:gab51da85c31d935b42e5ab9fda2224005"><td class="mdescLeft">&#160;</td><td class="mdescRight">48MHz frequency.  <a href="group___h_a_l.html#gab51da85c31d935b42e5ab9fda2224005">More...</a><br /></td></tr>
<tr class="separator:gab51da85c31d935b42e5ab9fda2224005"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d53f5e948e73dc86013349c17f742f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga8d53f5e948e73dc86013349c17f742f3">STM32_TIMCLK1</a>&#160;&#160;&#160;(<a class="el" href="group___h_a_l.html#ga79d8b0164de9c4437da78024b0ed94cb">STM32_PCLK1</a> * 1)</td></tr>
<tr class="memdesc:ga8d53f5e948e73dc86013349c17f742f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock of timers connected to APB1 (Timers 2, 3, 4, 5, 6, 7, 12, 13, 14).  <a href="group___h_a_l.html#ga8d53f5e948e73dc86013349c17f742f3">More...</a><br /></td></tr>
<tr class="separator:ga8d53f5e948e73dc86013349c17f742f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacacec831f4aa8037c710ab56c7a73686"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gacacec831f4aa8037c710ab56c7a73686">STM32_TIMCLK2</a>&#160;&#160;&#160;(<a class="el" href="group___h_a_l.html#ga2a19a811dd0dadfed94695a579997cec">STM32_PCLK2</a> * 1)</td></tr>
<tr class="memdesc:gacacec831f4aa8037c710ab56c7a73686"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock of timers connected to APB2 (Timers 1, 8, 9, 10, 11).  <a href="group___h_a_l.html#gacacec831f4aa8037c710ab56c7a73686">More...</a><br /></td></tr>
<tr class="separator:gacacec831f4aa8037c710ab56c7a73686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59b3885d4e2a3f63cfeb9ae58b6da563"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga59b3885d4e2a3f63cfeb9ae58b6da563">STM32_FLASHBITS</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="memdesc:ga59b3885d4e2a3f63cfeb9ae58b6da563"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash settings.  <a href="group___h_a_l.html#ga59b3885d4e2a3f63cfeb9ae58b6da563">More...</a><br /></td></tr>
<tr class="separator:ga59b3885d4e2a3f63cfeb9ae58b6da563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Platform identification macros</div></td></tr>
<tr class="memitem:gaa4688daf0f1e6dda714351a6e5a394c2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PLATFORM_NAME</b>&#160;&#160;&#160;&quot;STM32F439 High Performance with DSP and FPU&quot;</td></tr>
<tr class="separator:gaa4688daf0f1e6dda714351a6e5a394c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Absolute Maximum Ratings</div></td></tr>
<tr class="memitem:ga39bc63c812ed1405e2c6332bad22a73e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga39bc63c812ed1405e2c6332bad22a73e">STM32_SYSCLK_MAX</a>&#160;&#160;&#160;180000000</td></tr>
<tr class="memdesc:ga39bc63c812ed1405e2c6332bad22a73e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Absolute maximum system clock.  <a href="group___h_a_l.html#ga39bc63c812ed1405e2c6332bad22a73e">More...</a><br /></td></tr>
<tr class="separator:ga39bc63c812ed1405e2c6332bad22a73e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f81c871091f06bf48c8f114f6263858"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga7f81c871091f06bf48c8f114f6263858">STM32_HSECLK_MAX</a>&#160;&#160;&#160;26000000</td></tr>
<tr class="memdesc:ga7f81c871091f06bf48c8f114f6263858"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum HSE clock frequency.  <a href="group___h_a_l.html#ga7f81c871091f06bf48c8f114f6263858">More...</a><br /></td></tr>
<tr class="separator:ga7f81c871091f06bf48c8f114f6263858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga408814c11770f6bb094cd8a8f60910e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga408814c11770f6bb094cd8a8f60910e9">STM32_HSECLK_BYP_MAX</a>&#160;&#160;&#160;50000000</td></tr>
<tr class="memdesc:ga408814c11770f6bb094cd8a8f60910e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum HSE clock frequency using an external source.  <a href="group___h_a_l.html#ga408814c11770f6bb094cd8a8f60910e9">More...</a><br /></td></tr>
<tr class="separator:ga408814c11770f6bb094cd8a8f60910e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabcf6716bb0e679b2078a58356f8aba7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaabcf6716bb0e679b2078a58356f8aba7">STM32_HSECLK_MIN</a>&#160;&#160;&#160;4000000</td></tr>
<tr class="memdesc:gaabcf6716bb0e679b2078a58356f8aba7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum HSE clock frequency.  <a href="group___h_a_l.html#gaabcf6716bb0e679b2078a58356f8aba7">More...</a><br /></td></tr>
<tr class="separator:gaabcf6716bb0e679b2078a58356f8aba7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga188b528e83d7c43f460678da69885747"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga188b528e83d7c43f460678da69885747">STM32_HSECLK_BYP_MIN</a>&#160;&#160;&#160;1000000</td></tr>
<tr class="memdesc:ga188b528e83d7c43f460678da69885747"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum HSE clock frequency.  <a href="group___h_a_l.html#ga188b528e83d7c43f460678da69885747">More...</a><br /></td></tr>
<tr class="separator:ga188b528e83d7c43f460678da69885747"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90a027752339c87b502e7638a7493f67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga90a027752339c87b502e7638a7493f67">STM32_LSECLK_MAX</a>&#160;&#160;&#160;32768</td></tr>
<tr class="memdesc:ga90a027752339c87b502e7638a7493f67"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum LSE clock frequency.  <a href="group___h_a_l.html#ga90a027752339c87b502e7638a7493f67">More...</a><br /></td></tr>
<tr class="separator:ga90a027752339c87b502e7638a7493f67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabce3bff9a71ede82f85d5f983ab7a64a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gabce3bff9a71ede82f85d5f983ab7a64a">STM32_LSECLK_BYP_MAX</a>&#160;&#160;&#160;1000000</td></tr>
<tr class="memdesc:gabce3bff9a71ede82f85d5f983ab7a64a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum LSE clock frequency.  <a href="group___h_a_l.html#gabce3bff9a71ede82f85d5f983ab7a64a">More...</a><br /></td></tr>
<tr class="separator:gabce3bff9a71ede82f85d5f983ab7a64a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabeb1177abf2f0276e02501c1bef3d14c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gabeb1177abf2f0276e02501c1bef3d14c">STM32_LSECLK_MIN</a>&#160;&#160;&#160;32768</td></tr>
<tr class="memdesc:gabeb1177abf2f0276e02501c1bef3d14c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum LSE clock frequency.  <a href="group___h_a_l.html#gabeb1177abf2f0276e02501c1bef3d14c">More...</a><br /></td></tr>
<tr class="separator:gabeb1177abf2f0276e02501c1bef3d14c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47dbb0ce2f64ec0c7f5d3558a05c7d42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga47dbb0ce2f64ec0c7f5d3558a05c7d42">STM32_PLLIN_MAX</a>&#160;&#160;&#160;2100000</td></tr>
<tr class="memdesc:ga47dbb0ce2f64ec0c7f5d3558a05c7d42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum PLLs input clock frequency.  <a href="group___h_a_l.html#ga47dbb0ce2f64ec0c7f5d3558a05c7d42">More...</a><br /></td></tr>
<tr class="separator:ga47dbb0ce2f64ec0c7f5d3558a05c7d42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4556809a4709cae1ea664f6ab024a8b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga4556809a4709cae1ea664f6ab024a8b8">STM32_PLLIN_MIN</a>&#160;&#160;&#160;950000</td></tr>
<tr class="memdesc:ga4556809a4709cae1ea664f6ab024a8b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum PLLs input clock frequency.  <a href="group___h_a_l.html#ga4556809a4709cae1ea664f6ab024a8b8">More...</a><br /></td></tr>
<tr class="separator:ga4556809a4709cae1ea664f6ab024a8b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95948d00a5f3219c114769e367711d5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga95948d00a5f3219c114769e367711d5d">STM32_PLLVCO_MAX</a>&#160;&#160;&#160;432000000</td></tr>
<tr class="memdesc:ga95948d00a5f3219c114769e367711d5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum PLLs VCO clock frequency.  <a href="group___h_a_l.html#ga95948d00a5f3219c114769e367711d5d">More...</a><br /></td></tr>
<tr class="separator:ga95948d00a5f3219c114769e367711d5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac74244627c4eca57339cf858d8e35420"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gac74244627c4eca57339cf858d8e35420">STM32_PLLVCO_MIN</a>&#160;&#160;&#160;192000000</td></tr>
<tr class="memdesc:gac74244627c4eca57339cf858d8e35420"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum PLLs VCO clock frequency.  <a href="group___h_a_l.html#gac74244627c4eca57339cf858d8e35420">More...</a><br /></td></tr>
<tr class="separator:gac74244627c4eca57339cf858d8e35420"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79d72768a9926c488eae311ec9df13b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga79d72768a9926c488eae311ec9df13b9">STM32_PLLOUT_MAX</a>&#160;&#160;&#160;180000000</td></tr>
<tr class="memdesc:ga79d72768a9926c488eae311ec9df13b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum PLL output clock frequency.  <a href="group___h_a_l.html#ga79d72768a9926c488eae311ec9df13b9">More...</a><br /></td></tr>
<tr class="separator:ga79d72768a9926c488eae311ec9df13b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca3573921a349a7bd2fe4255873cd5e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaca3573921a349a7bd2fe4255873cd5e6">STM32_PLLOUT_MIN</a>&#160;&#160;&#160;24000000</td></tr>
<tr class="memdesc:gaca3573921a349a7bd2fe4255873cd5e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum PLL output clock frequency.  <a href="group___h_a_l.html#gaca3573921a349a7bd2fe4255873cd5e6">More...</a><br /></td></tr>
<tr class="separator:gaca3573921a349a7bd2fe4255873cd5e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4828e5c08bf22ef117bc69d76b20cf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gae4828e5c08bf22ef117bc69d76b20cf4">STM32_PCLK1_MAX</a>&#160;&#160;&#160;(<a class="el" href="group___h_a_l.html#ga79d72768a9926c488eae311ec9df13b9">STM32_PLLOUT_MAX</a> /4)</td></tr>
<tr class="memdesc:gae4828e5c08bf22ef117bc69d76b20cf4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum APB1 clock frequency.  <a href="group___h_a_l.html#gae4828e5c08bf22ef117bc69d76b20cf4">More...</a><br /></td></tr>
<tr class="separator:gae4828e5c08bf22ef117bc69d76b20cf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb4f27c65fb8a5b3271f89adb6ee95bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gabb4f27c65fb8a5b3271f89adb6ee95bf">STM32_PCLK2_MAX</a>&#160;&#160;&#160;(<a class="el" href="group___h_a_l.html#ga79d72768a9926c488eae311ec9df13b9">STM32_PLLOUT_MAX</a> / 2)</td></tr>
<tr class="memdesc:gabb4f27c65fb8a5b3271f89adb6ee95bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum APB2 clock frequency.  <a href="group___h_a_l.html#gabb4f27c65fb8a5b3271f89adb6ee95bf">More...</a><br /></td></tr>
<tr class="separator:gabb4f27c65fb8a5b3271f89adb6ee95bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb9446aadd865bf77b99f686b2cc1e57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaeb9446aadd865bf77b99f686b2cc1e57">STM32_SPII2S_MAX</a>&#160;&#160;&#160;45000000</td></tr>
<tr class="memdesc:gaeb9446aadd865bf77b99f686b2cc1e57"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum SPI/I2S clock frequency.  <a href="group___h_a_l.html#gaeb9446aadd865bf77b99f686b2cc1e57">More...</a><br /></td></tr>
<tr class="separator:gaeb9446aadd865bf77b99f686b2cc1e57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39bc63c812ed1405e2c6332bad22a73e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga39bc63c812ed1405e2c6332bad22a73e">STM32_SYSCLK_MAX</a>&#160;&#160;&#160;168000000</td></tr>
<tr class="memdesc:ga39bc63c812ed1405e2c6332bad22a73e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Absolute maximum system clock.  <a href="group___h_a_l.html#ga39bc63c812ed1405e2c6332bad22a73e">More...</a><br /></td></tr>
<tr class="separator:ga39bc63c812ed1405e2c6332bad22a73e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f81c871091f06bf48c8f114f6263858"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga7f81c871091f06bf48c8f114f6263858">STM32_HSECLK_MAX</a>&#160;&#160;&#160;26000000</td></tr>
<tr class="memdesc:ga7f81c871091f06bf48c8f114f6263858"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum HSE clock frequency.  <a href="group___h_a_l.html#ga7f81c871091f06bf48c8f114f6263858">More...</a><br /></td></tr>
<tr class="separator:ga7f81c871091f06bf48c8f114f6263858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga408814c11770f6bb094cd8a8f60910e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga408814c11770f6bb094cd8a8f60910e9">STM32_HSECLK_BYP_MAX</a>&#160;&#160;&#160;50000000</td></tr>
<tr class="memdesc:ga408814c11770f6bb094cd8a8f60910e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum HSE clock frequency using an external source.  <a href="group___h_a_l.html#ga408814c11770f6bb094cd8a8f60910e9">More...</a><br /></td></tr>
<tr class="separator:ga408814c11770f6bb094cd8a8f60910e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabcf6716bb0e679b2078a58356f8aba7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaabcf6716bb0e679b2078a58356f8aba7">STM32_HSECLK_MIN</a>&#160;&#160;&#160;4000000</td></tr>
<tr class="memdesc:gaabcf6716bb0e679b2078a58356f8aba7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum HSE clock frequency.  <a href="group___h_a_l.html#gaabcf6716bb0e679b2078a58356f8aba7">More...</a><br /></td></tr>
<tr class="separator:gaabcf6716bb0e679b2078a58356f8aba7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga188b528e83d7c43f460678da69885747"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga188b528e83d7c43f460678da69885747">STM32_HSECLK_BYP_MIN</a>&#160;&#160;&#160;1000000</td></tr>
<tr class="memdesc:ga188b528e83d7c43f460678da69885747"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum HSE clock frequency.  <a href="group___h_a_l.html#ga188b528e83d7c43f460678da69885747">More...</a><br /></td></tr>
<tr class="separator:ga188b528e83d7c43f460678da69885747"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90a027752339c87b502e7638a7493f67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga90a027752339c87b502e7638a7493f67">STM32_LSECLK_MAX</a>&#160;&#160;&#160;32768</td></tr>
<tr class="memdesc:ga90a027752339c87b502e7638a7493f67"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum LSE clock frequency.  <a href="group___h_a_l.html#ga90a027752339c87b502e7638a7493f67">More...</a><br /></td></tr>
<tr class="separator:ga90a027752339c87b502e7638a7493f67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabce3bff9a71ede82f85d5f983ab7a64a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gabce3bff9a71ede82f85d5f983ab7a64a">STM32_LSECLK_BYP_MAX</a>&#160;&#160;&#160;1000000</td></tr>
<tr class="memdesc:gabce3bff9a71ede82f85d5f983ab7a64a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum LSE clock frequency.  <a href="group___h_a_l.html#gabce3bff9a71ede82f85d5f983ab7a64a">More...</a><br /></td></tr>
<tr class="separator:gabce3bff9a71ede82f85d5f983ab7a64a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabeb1177abf2f0276e02501c1bef3d14c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gabeb1177abf2f0276e02501c1bef3d14c">STM32_LSECLK_MIN</a>&#160;&#160;&#160;32768</td></tr>
<tr class="memdesc:gabeb1177abf2f0276e02501c1bef3d14c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum LSE clock frequency.  <a href="group___h_a_l.html#gabeb1177abf2f0276e02501c1bef3d14c">More...</a><br /></td></tr>
<tr class="separator:gabeb1177abf2f0276e02501c1bef3d14c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47dbb0ce2f64ec0c7f5d3558a05c7d42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga47dbb0ce2f64ec0c7f5d3558a05c7d42">STM32_PLLIN_MAX</a>&#160;&#160;&#160;2100000</td></tr>
<tr class="memdesc:ga47dbb0ce2f64ec0c7f5d3558a05c7d42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum PLLs input clock frequency.  <a href="group___h_a_l.html#ga47dbb0ce2f64ec0c7f5d3558a05c7d42">More...</a><br /></td></tr>
<tr class="separator:ga47dbb0ce2f64ec0c7f5d3558a05c7d42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4556809a4709cae1ea664f6ab024a8b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga4556809a4709cae1ea664f6ab024a8b8">STM32_PLLIN_MIN</a>&#160;&#160;&#160;950000</td></tr>
<tr class="memdesc:ga4556809a4709cae1ea664f6ab024a8b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum PLLs input clock frequency.  <a href="group___h_a_l.html#ga4556809a4709cae1ea664f6ab024a8b8">More...</a><br /></td></tr>
<tr class="separator:ga4556809a4709cae1ea664f6ab024a8b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95948d00a5f3219c114769e367711d5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga95948d00a5f3219c114769e367711d5d">STM32_PLLVCO_MAX</a>&#160;&#160;&#160;432000000</td></tr>
<tr class="memdesc:ga95948d00a5f3219c114769e367711d5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum PLLs VCO clock frequency.  <a href="group___h_a_l.html#ga95948d00a5f3219c114769e367711d5d">More...</a><br /></td></tr>
<tr class="separator:ga95948d00a5f3219c114769e367711d5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac74244627c4eca57339cf858d8e35420"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gac74244627c4eca57339cf858d8e35420">STM32_PLLVCO_MIN</a>&#160;&#160;&#160;192000000</td></tr>
<tr class="memdesc:gac74244627c4eca57339cf858d8e35420"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum PLLs VCO clock frequency.  <a href="group___h_a_l.html#gac74244627c4eca57339cf858d8e35420">More...</a><br /></td></tr>
<tr class="separator:gac74244627c4eca57339cf858d8e35420"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79d72768a9926c488eae311ec9df13b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga79d72768a9926c488eae311ec9df13b9">STM32_PLLOUT_MAX</a>&#160;&#160;&#160;168000000</td></tr>
<tr class="memdesc:ga79d72768a9926c488eae311ec9df13b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum PLL output clock frequency.  <a href="group___h_a_l.html#ga79d72768a9926c488eae311ec9df13b9">More...</a><br /></td></tr>
<tr class="separator:ga79d72768a9926c488eae311ec9df13b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca3573921a349a7bd2fe4255873cd5e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaca3573921a349a7bd2fe4255873cd5e6">STM32_PLLOUT_MIN</a>&#160;&#160;&#160;24000000</td></tr>
<tr class="memdesc:gaca3573921a349a7bd2fe4255873cd5e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum PLL output clock frequency.  <a href="group___h_a_l.html#gaca3573921a349a7bd2fe4255873cd5e6">More...</a><br /></td></tr>
<tr class="separator:gaca3573921a349a7bd2fe4255873cd5e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4828e5c08bf22ef117bc69d76b20cf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gae4828e5c08bf22ef117bc69d76b20cf4">STM32_PCLK1_MAX</a>&#160;&#160;&#160;42000000</td></tr>
<tr class="memdesc:gae4828e5c08bf22ef117bc69d76b20cf4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum APB1 clock frequency.  <a href="group___h_a_l.html#gae4828e5c08bf22ef117bc69d76b20cf4">More...</a><br /></td></tr>
<tr class="separator:gae4828e5c08bf22ef117bc69d76b20cf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb4f27c65fb8a5b3271f89adb6ee95bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gabb4f27c65fb8a5b3271f89adb6ee95bf">STM32_PCLK2_MAX</a>&#160;&#160;&#160;84000000</td></tr>
<tr class="memdesc:gabb4f27c65fb8a5b3271f89adb6ee95bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum APB2 clock frequency.  <a href="group___h_a_l.html#gabb4f27c65fb8a5b3271f89adb6ee95bf">More...</a><br /></td></tr>
<tr class="separator:gabb4f27c65fb8a5b3271f89adb6ee95bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb9446aadd865bf77b99f686b2cc1e57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaeb9446aadd865bf77b99f686b2cc1e57">STM32_SPII2S_MAX</a>&#160;&#160;&#160;42000000</td></tr>
<tr class="memdesc:gaeb9446aadd865bf77b99f686b2cc1e57"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum SPI/I2S clock frequency.  <a href="group___h_a_l.html#gaeb9446aadd865bf77b99f686b2cc1e57">More...</a><br /></td></tr>
<tr class="separator:gaeb9446aadd865bf77b99f686b2cc1e57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39bc63c812ed1405e2c6332bad22a73e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga39bc63c812ed1405e2c6332bad22a73e">STM32_SYSCLK_MAX</a>&#160;&#160;&#160;84000000</td></tr>
<tr class="memdesc:ga39bc63c812ed1405e2c6332bad22a73e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Absolute maximum system clock.  <a href="group___h_a_l.html#ga39bc63c812ed1405e2c6332bad22a73e">More...</a><br /></td></tr>
<tr class="separator:ga39bc63c812ed1405e2c6332bad22a73e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f81c871091f06bf48c8f114f6263858"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga7f81c871091f06bf48c8f114f6263858">STM32_HSECLK_MAX</a>&#160;&#160;&#160;26000000</td></tr>
<tr class="memdesc:ga7f81c871091f06bf48c8f114f6263858"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum HSE clock frequency.  <a href="group___h_a_l.html#ga7f81c871091f06bf48c8f114f6263858">More...</a><br /></td></tr>
<tr class="separator:ga7f81c871091f06bf48c8f114f6263858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga408814c11770f6bb094cd8a8f60910e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga408814c11770f6bb094cd8a8f60910e9">STM32_HSECLK_BYP_MAX</a>&#160;&#160;&#160;50000000</td></tr>
<tr class="memdesc:ga408814c11770f6bb094cd8a8f60910e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum HSE clock frequency using an external source.  <a href="group___h_a_l.html#ga408814c11770f6bb094cd8a8f60910e9">More...</a><br /></td></tr>
<tr class="separator:ga408814c11770f6bb094cd8a8f60910e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabcf6716bb0e679b2078a58356f8aba7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaabcf6716bb0e679b2078a58356f8aba7">STM32_HSECLK_MIN</a>&#160;&#160;&#160;4000000</td></tr>
<tr class="memdesc:gaabcf6716bb0e679b2078a58356f8aba7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum HSE clock frequency.  <a href="group___h_a_l.html#gaabcf6716bb0e679b2078a58356f8aba7">More...</a><br /></td></tr>
<tr class="separator:gaabcf6716bb0e679b2078a58356f8aba7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga188b528e83d7c43f460678da69885747"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga188b528e83d7c43f460678da69885747">STM32_HSECLK_BYP_MIN</a>&#160;&#160;&#160;1000000</td></tr>
<tr class="memdesc:ga188b528e83d7c43f460678da69885747"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum HSE clock frequency.  <a href="group___h_a_l.html#ga188b528e83d7c43f460678da69885747">More...</a><br /></td></tr>
<tr class="separator:ga188b528e83d7c43f460678da69885747"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90a027752339c87b502e7638a7493f67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga90a027752339c87b502e7638a7493f67">STM32_LSECLK_MAX</a>&#160;&#160;&#160;32768</td></tr>
<tr class="memdesc:ga90a027752339c87b502e7638a7493f67"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum LSE clock frequency.  <a href="group___h_a_l.html#ga90a027752339c87b502e7638a7493f67">More...</a><br /></td></tr>
<tr class="separator:ga90a027752339c87b502e7638a7493f67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabce3bff9a71ede82f85d5f983ab7a64a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gabce3bff9a71ede82f85d5f983ab7a64a">STM32_LSECLK_BYP_MAX</a>&#160;&#160;&#160;1000000</td></tr>
<tr class="memdesc:gabce3bff9a71ede82f85d5f983ab7a64a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum LSE clock frequency.  <a href="group___h_a_l.html#gabce3bff9a71ede82f85d5f983ab7a64a">More...</a><br /></td></tr>
<tr class="separator:gabce3bff9a71ede82f85d5f983ab7a64a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabeb1177abf2f0276e02501c1bef3d14c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gabeb1177abf2f0276e02501c1bef3d14c">STM32_LSECLK_MIN</a>&#160;&#160;&#160;32768</td></tr>
<tr class="memdesc:gabeb1177abf2f0276e02501c1bef3d14c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum LSE clock frequency.  <a href="group___h_a_l.html#gabeb1177abf2f0276e02501c1bef3d14c">More...</a><br /></td></tr>
<tr class="separator:gabeb1177abf2f0276e02501c1bef3d14c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47dbb0ce2f64ec0c7f5d3558a05c7d42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga47dbb0ce2f64ec0c7f5d3558a05c7d42">STM32_PLLIN_MAX</a>&#160;&#160;&#160;2100000</td></tr>
<tr class="memdesc:ga47dbb0ce2f64ec0c7f5d3558a05c7d42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum PLLs input clock frequency.  <a href="group___h_a_l.html#ga47dbb0ce2f64ec0c7f5d3558a05c7d42">More...</a><br /></td></tr>
<tr class="separator:ga47dbb0ce2f64ec0c7f5d3558a05c7d42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4556809a4709cae1ea664f6ab024a8b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga4556809a4709cae1ea664f6ab024a8b8">STM32_PLLIN_MIN</a>&#160;&#160;&#160;950000</td></tr>
<tr class="memdesc:ga4556809a4709cae1ea664f6ab024a8b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum PLLs input clock frequency.  <a href="group___h_a_l.html#ga4556809a4709cae1ea664f6ab024a8b8">More...</a><br /></td></tr>
<tr class="separator:ga4556809a4709cae1ea664f6ab024a8b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95948d00a5f3219c114769e367711d5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga95948d00a5f3219c114769e367711d5d">STM32_PLLVCO_MAX</a>&#160;&#160;&#160;432000000</td></tr>
<tr class="memdesc:ga95948d00a5f3219c114769e367711d5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum PLLs VCO clock frequency.  <a href="group___h_a_l.html#ga95948d00a5f3219c114769e367711d5d">More...</a><br /></td></tr>
<tr class="separator:ga95948d00a5f3219c114769e367711d5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac74244627c4eca57339cf858d8e35420"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gac74244627c4eca57339cf858d8e35420">STM32_PLLVCO_MIN</a>&#160;&#160;&#160;192000000</td></tr>
<tr class="memdesc:gac74244627c4eca57339cf858d8e35420"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum PLLs VCO clock frequency.  <a href="group___h_a_l.html#gac74244627c4eca57339cf858d8e35420">More...</a><br /></td></tr>
<tr class="separator:gac74244627c4eca57339cf858d8e35420"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79d72768a9926c488eae311ec9df13b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga79d72768a9926c488eae311ec9df13b9">STM32_PLLOUT_MAX</a>&#160;&#160;&#160;84000000</td></tr>
<tr class="memdesc:ga79d72768a9926c488eae311ec9df13b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum PLL output clock frequency.  <a href="group___h_a_l.html#ga79d72768a9926c488eae311ec9df13b9">More...</a><br /></td></tr>
<tr class="separator:ga79d72768a9926c488eae311ec9df13b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca3573921a349a7bd2fe4255873cd5e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaca3573921a349a7bd2fe4255873cd5e6">STM32_PLLOUT_MIN</a>&#160;&#160;&#160;24000000</td></tr>
<tr class="memdesc:gaca3573921a349a7bd2fe4255873cd5e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum PLL output clock frequency.  <a href="group___h_a_l.html#gaca3573921a349a7bd2fe4255873cd5e6">More...</a><br /></td></tr>
<tr class="separator:gaca3573921a349a7bd2fe4255873cd5e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4828e5c08bf22ef117bc69d76b20cf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gae4828e5c08bf22ef117bc69d76b20cf4">STM32_PCLK1_MAX</a>&#160;&#160;&#160;42000000</td></tr>
<tr class="memdesc:gae4828e5c08bf22ef117bc69d76b20cf4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum APB1 clock frequency.  <a href="group___h_a_l.html#gae4828e5c08bf22ef117bc69d76b20cf4">More...</a><br /></td></tr>
<tr class="separator:gae4828e5c08bf22ef117bc69d76b20cf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb4f27c65fb8a5b3271f89adb6ee95bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gabb4f27c65fb8a5b3271f89adb6ee95bf">STM32_PCLK2_MAX</a>&#160;&#160;&#160;84000000</td></tr>
<tr class="memdesc:gabb4f27c65fb8a5b3271f89adb6ee95bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum APB2 clock frequency.  <a href="group___h_a_l.html#gabb4f27c65fb8a5b3271f89adb6ee95bf">More...</a><br /></td></tr>
<tr class="separator:gabb4f27c65fb8a5b3271f89adb6ee95bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb9446aadd865bf77b99f686b2cc1e57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaeb9446aadd865bf77b99f686b2cc1e57">STM32_SPII2S_MAX</a>&#160;&#160;&#160;42000000</td></tr>
<tr class="memdesc:gaeb9446aadd865bf77b99f686b2cc1e57"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum SPI/I2S clock frequency.  <a href="group___h_a_l.html#gaeb9446aadd865bf77b99f686b2cc1e57">More...</a><br /></td></tr>
<tr class="separator:gaeb9446aadd865bf77b99f686b2cc1e57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Internal clock sources</div></td></tr>
<tr class="memitem:ga65c12bc7160ab579eaeee40ec2915110"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga65c12bc7160ab579eaeee40ec2915110">STM32_HSICLK</a>&#160;&#160;&#160;16000000</td></tr>
<tr class="separator:ga65c12bc7160ab579eaeee40ec2915110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90421650b988332462db9a08815efb6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga90421650b988332462db9a08815efb6f">STM32_LSICLK</a>&#160;&#160;&#160;32000</td></tr>
<tr class="separator:ga90421650b988332462db9a08815efb6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PWR_CR register bits definitions</div></td></tr>
<tr class="memitem:ga13e5444c23bfbe3cbf675702dbfdd03f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_VOS_SCALE3</b>&#160;&#160;&#160;0x00004000</td></tr>
<tr class="separator:ga13e5444c23bfbe3cbf675702dbfdd03f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac365b2b4b225bdf0d45460eb81755ac8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_VOS_SCALE2</b>&#160;&#160;&#160;0x00008000</td></tr>
<tr class="separator:gac365b2b4b225bdf0d45460eb81755ac8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54a75da8f124c387becb222dd6ed89ec"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_VOS_SCALE1</b>&#160;&#160;&#160;0x0000C000</td></tr>
<tr class="separator:ga54a75da8f124c387becb222dd6ed89ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a3fb7f63420c5a83de6149a13d6abff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga8a3fb7f63420c5a83de6149a13d6abff">STM32_PLS_MASK</a>&#160;&#160;&#160;(7 &lt;&lt; 5)</td></tr>
<tr class="separator:ga8a3fb7f63420c5a83de6149a13d6abff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga262a564aa849ae91e77bb83e5f0ca007"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga262a564aa849ae91e77bb83e5f0ca007">STM32_PLS_LEV0</a>&#160;&#160;&#160;(0 &lt;&lt; 5)</td></tr>
<tr class="separator:ga262a564aa849ae91e77bb83e5f0ca007"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee5c37d9dba7c4d35c17b108da866cb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaee5c37d9dba7c4d35c17b108da866cb0">STM32_PLS_LEV1</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:gaee5c37d9dba7c4d35c17b108da866cb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb125df0f25ef8b273134bb9367cd503"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaeb125df0f25ef8b273134bb9367cd503">STM32_PLS_LEV2</a>&#160;&#160;&#160;(2 &lt;&lt; 5)</td></tr>
<tr class="separator:gaeb125df0f25ef8b273134bb9367cd503"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf35ee6978848e96c2a1110dc67f52f5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaf35ee6978848e96c2a1110dc67f52f5c">STM32_PLS_LEV3</a>&#160;&#160;&#160;(3 &lt;&lt; 5)</td></tr>
<tr class="separator:gaf35ee6978848e96c2a1110dc67f52f5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f9b9816446be77c75b8fcebd4dfe171"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga3f9b9816446be77c75b8fcebd4dfe171">STM32_PLS_LEV4</a>&#160;&#160;&#160;(4 &lt;&lt; 5)</td></tr>
<tr class="separator:ga3f9b9816446be77c75b8fcebd4dfe171"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ef3a377cdc03bf1a4ddae72aed07011"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga4ef3a377cdc03bf1a4ddae72aed07011">STM32_PLS_LEV5</a>&#160;&#160;&#160;(5 &lt;&lt; 5)</td></tr>
<tr class="separator:ga4ef3a377cdc03bf1a4ddae72aed07011"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74f2fbbca20cb011857741e6b5fb26c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga74f2fbbca20cb011857741e6b5fb26c5">STM32_PLS_LEV6</a>&#160;&#160;&#160;(6 &lt;&lt; 5)</td></tr>
<tr class="separator:ga74f2fbbca20cb011857741e6b5fb26c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac018edd117f15001f49a546c2ab0b24a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gac018edd117f15001f49a546c2ab0b24a">STM32_PLS_LEV7</a>&#160;&#160;&#160;(7 &lt;&lt; 5)</td></tr>
<tr class="separator:gac018edd117f15001f49a546c2ab0b24a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">RCC_PLLCFGR register bits definitions</div></td></tr>
<tr class="memitem:gaa6401af54c14a59ff521e0e75688bdeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaa6401af54c14a59ff521e0e75688bdeb">STM32_PLLP_MASK</a>&#160;&#160;&#160;(3 &lt;&lt; 16)</td></tr>
<tr class="separator:gaa6401af54c14a59ff521e0e75688bdeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bed1c4b29e905eaeaac11ea580f100f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga7bed1c4b29e905eaeaac11ea580f100f">STM32_PLLP_DIV2</a>&#160;&#160;&#160;(0 &lt;&lt; 16)</td></tr>
<tr class="separator:ga7bed1c4b29e905eaeaac11ea580f100f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0995def7207c9fb400579f994d5d6e49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga0995def7207c9fb400579f994d5d6e49">STM32_PLLP_DIV4</a>&#160;&#160;&#160;(1 &lt;&lt; 16)</td></tr>
<tr class="separator:ga0995def7207c9fb400579f994d5d6e49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f3e688e43cf9f17457e428c4dc2ad13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga7f3e688e43cf9f17457e428c4dc2ad13">STM32_PLLP_DIV6</a>&#160;&#160;&#160;(2 &lt;&lt; 16)</td></tr>
<tr class="separator:ga7f3e688e43cf9f17457e428c4dc2ad13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb823931691e49b0285dc1e621ba1133"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gabb823931691e49b0285dc1e621ba1133">STM32_PLLP_DIV8</a>&#160;&#160;&#160;(3 &lt;&lt; 16)</td></tr>
<tr class="separator:gabb823931691e49b0285dc1e621ba1133"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8438d5c9b3c6bfd0346e1026b8055fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gac8438d5c9b3c6bfd0346e1026b8055fc">STM32_PLLSRC_HSI</a>&#160;&#160;&#160;(0 &lt;&lt; 22)</td></tr>
<tr class="separator:gac8438d5c9b3c6bfd0346e1026b8055fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64328eed4cc2c355aab176e0beb31b63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga64328eed4cc2c355aab176e0beb31b63">STM32_PLLSRC_HSE</a>&#160;&#160;&#160;(1 &lt;&lt; 22)</td></tr>
<tr class="separator:ga64328eed4cc2c355aab176e0beb31b63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">RCC_CFGR register bits definitions</div></td></tr>
<tr class="memitem:ga4806a8924601d3fd7214f3a2783bc28c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga4806a8924601d3fd7214f3a2783bc28c">STM32_SW_MASK</a>&#160;&#160;&#160;(3 &lt;&lt; 0)</td></tr>
<tr class="separator:ga4806a8924601d3fd7214f3a2783bc28c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a49bf4388f3acf15661252b3bb7547b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga6a49bf4388f3acf15661252b3bb7547b">STM32_SW_HSI</a>&#160;&#160;&#160;(0 &lt;&lt; 0)</td></tr>
<tr class="separator:ga6a49bf4388f3acf15661252b3bb7547b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5b581bd1ff4fd48fc8c5f093ca776ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gab5b581bd1ff4fd48fc8c5f093ca776ca">STM32_SW_HSE</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:gab5b581bd1ff4fd48fc8c5f093ca776ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bc74f08245bf796555d33a86afd9fc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga8bc74f08245bf796555d33a86afd9fc4">STM32_SW_PLL</a>&#160;&#160;&#160;(2 &lt;&lt; 0)</td></tr>
<tr class="separator:ga8bc74f08245bf796555d33a86afd9fc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga968c4857140f1166ab72fc5b64369d2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga968c4857140f1166ab72fc5b64369d2f">STM32_HPRE_MASK</a>&#160;&#160;&#160;(15 &lt;&lt; 4)</td></tr>
<tr class="separator:ga968c4857140f1166ab72fc5b64369d2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf2bcd341b2140b7a82ff24b92f6af68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gabf2bcd341b2140b7a82ff24b92f6af68">STM32_HPRE_DIV1</a>&#160;&#160;&#160;(0 &lt;&lt; 4)</td></tr>
<tr class="separator:gabf2bcd341b2140b7a82ff24b92f6af68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dfcd5149eb88f1681b4defc77f4d8b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga6dfcd5149eb88f1681b4defc77f4d8b2">STM32_HPRE_DIV2</a>&#160;&#160;&#160;(8 &lt;&lt; 4)</td></tr>
<tr class="separator:ga6dfcd5149eb88f1681b4defc77f4d8b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb5f7cce4d1b6646f7e48d2784aade1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaeb5f7cce4d1b6646f7e48d2784aade1c">STM32_HPRE_DIV4</a>&#160;&#160;&#160;(9 &lt;&lt; 4)</td></tr>
<tr class="separator:gaeb5f7cce4d1b6646f7e48d2784aade1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa6b23363a848239b048cde5b565e2d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaaa6b23363a848239b048cde5b565e2d5">STM32_HPRE_DIV8</a>&#160;&#160;&#160;(10 &lt;&lt; 4)</td></tr>
<tr class="separator:gaaa6b23363a848239b048cde5b565e2d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab6772439c76981e1c1d23bf97ec3910"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaab6772439c76981e1c1d23bf97ec3910">STM32_HPRE_DIV16</a>&#160;&#160;&#160;(11 &lt;&lt; 4)</td></tr>
<tr class="separator:gaab6772439c76981e1c1d23bf97ec3910"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga152f3c2eabcc96019194c85bb2f7f2af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga152f3c2eabcc96019194c85bb2f7f2af">STM32_HPRE_DIV64</a>&#160;&#160;&#160;(12 &lt;&lt; 4)</td></tr>
<tr class="separator:ga152f3c2eabcc96019194c85bb2f7f2af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ea1e82317d266fa344d6787f485e991"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga6ea1e82317d266fa344d6787f485e991">STM32_HPRE_DIV128</a>&#160;&#160;&#160;(13 &lt;&lt; 4)</td></tr>
<tr class="separator:ga6ea1e82317d266fa344d6787f485e991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7099ae3ddeb74537f4a34f1e36730dbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga7099ae3ddeb74537f4a34f1e36730dbe">STM32_HPRE_DIV256</a>&#160;&#160;&#160;(14 &lt;&lt; 4)</td></tr>
<tr class="separator:ga7099ae3ddeb74537f4a34f1e36730dbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac6d223ccd51614bd3c8f354b16e4671"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaac6d223ccd51614bd3c8f354b16e4671">STM32_HPRE_DIV512</a>&#160;&#160;&#160;(15 &lt;&lt; 4)</td></tr>
<tr class="separator:gaac6d223ccd51614bd3c8f354b16e4671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga041cc4d2f3fcd72e35e243037a9abf5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga041cc4d2f3fcd72e35e243037a9abf5b">STM32_PPRE1_MASK</a>&#160;&#160;&#160;(7 &lt;&lt; 10)</td></tr>
<tr class="separator:ga041cc4d2f3fcd72e35e243037a9abf5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c9ece8fc206039d5723f8016adb789d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga3c9ece8fc206039d5723f8016adb789d">STM32_PPRE1_DIV1</a>&#160;&#160;&#160;(0 &lt;&lt; 10)</td></tr>
<tr class="separator:ga3c9ece8fc206039d5723f8016adb789d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae205bae3cec6b45723d687bc2b7a4e38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gae205bae3cec6b45723d687bc2b7a4e38">STM32_PPRE1_DIV2</a>&#160;&#160;&#160;(4 &lt;&lt; 10)</td></tr>
<tr class="separator:gae205bae3cec6b45723d687bc2b7a4e38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18b34bc52ebebd209fffb01002b2bc98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga18b34bc52ebebd209fffb01002b2bc98">STM32_PPRE1_DIV4</a>&#160;&#160;&#160;(5 &lt;&lt; 10)</td></tr>
<tr class="separator:ga18b34bc52ebebd209fffb01002b2bc98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7b100956dae0246dd9faa0a54010b17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gab7b100956dae0246dd9faa0a54010b17">STM32_PPRE1_DIV8</a>&#160;&#160;&#160;(6 &lt;&lt; 10)</td></tr>
<tr class="separator:gab7b100956dae0246dd9faa0a54010b17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga750b0ba24dbebb1fac1a3b2330666350"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga750b0ba24dbebb1fac1a3b2330666350">STM32_PPRE1_DIV16</a>&#160;&#160;&#160;(7 &lt;&lt; 10)</td></tr>
<tr class="separator:ga750b0ba24dbebb1fac1a3b2330666350"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f060a9c04d41d319f2e2d9a82f96c37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga1f060a9c04d41d319f2e2d9a82f96c37">STM32_PPRE2_MASK</a>&#160;&#160;&#160;(7 &lt;&lt; 13)</td></tr>
<tr class="separator:ga1f060a9c04d41d319f2e2d9a82f96c37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9883bc736b03534d09789f13a6026c31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga9883bc736b03534d09789f13a6026c31">STM32_PPRE2_DIV1</a>&#160;&#160;&#160;(0 &lt;&lt; 13)</td></tr>
<tr class="separator:ga9883bc736b03534d09789f13a6026c31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55e0199e60c0551b8fae6b8eb49d6364"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga55e0199e60c0551b8fae6b8eb49d6364">STM32_PPRE2_DIV2</a>&#160;&#160;&#160;(4 &lt;&lt; 13)</td></tr>
<tr class="separator:ga55e0199e60c0551b8fae6b8eb49d6364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa85c01042fcee21da997473f4f42ba78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaa85c01042fcee21da997473f4f42ba78">STM32_PPRE2_DIV4</a>&#160;&#160;&#160;(5 &lt;&lt; 13)</td></tr>
<tr class="separator:gaa85c01042fcee21da997473f4f42ba78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0db040c759cc09cee6261301a952d862"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga0db040c759cc09cee6261301a952d862">STM32_PPRE2_DIV8</a>&#160;&#160;&#160;(6 &lt;&lt; 13)</td></tr>
<tr class="separator:ga0db040c759cc09cee6261301a952d862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf986782e091335aeaf0235635d20353d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaf986782e091335aeaf0235635d20353d">STM32_PPRE2_DIV16</a>&#160;&#160;&#160;(7 &lt;&lt; 13)</td></tr>
<tr class="separator:gaf986782e091335aeaf0235635d20353d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga909ef4741c53a4bd260f6397df5789ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga909ef4741c53a4bd260f6397df5789ec">STM32_RTCPRE_MASK</a>&#160;&#160;&#160;(31 &lt;&lt; 16)</td></tr>
<tr class="separator:ga909ef4741c53a4bd260f6397df5789ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga668d903188b95c3a6acea4849c451f44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga668d903188b95c3a6acea4849c451f44">STM32_MCO1SEL_MASK</a>&#160;&#160;&#160;(3 &lt;&lt; 21)</td></tr>
<tr class="separator:ga668d903188b95c3a6acea4849c451f44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93f4edcadf54e0bc4f4e3acd21ef5a44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga93f4edcadf54e0bc4f4e3acd21ef5a44">STM32_MCO1SEL_HSI</a>&#160;&#160;&#160;(0 &lt;&lt; 21)</td></tr>
<tr class="separator:ga93f4edcadf54e0bc4f4e3acd21ef5a44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef68ecde5cfdb2eb63a4e0dc4203dfb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaef68ecde5cfdb2eb63a4e0dc4203dfb0">STM32_MCO1SEL_LSE</a>&#160;&#160;&#160;(1 &lt;&lt; 21)</td></tr>
<tr class="separator:gaef68ecde5cfdb2eb63a4e0dc4203dfb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43782ca2d60161f2c1884cdf2edf3a02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga43782ca2d60161f2c1884cdf2edf3a02">STM32_MCO1SEL_HSE</a>&#160;&#160;&#160;(2 &lt;&lt; 21)</td></tr>
<tr class="separator:ga43782ca2d60161f2c1884cdf2edf3a02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15b77bc569d070ffd9edcb8b965495d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga15b77bc569d070ffd9edcb8b965495d1">STM32_MCO1SEL_PLL</a>&#160;&#160;&#160;(3 &lt;&lt; 21)</td></tr>
<tr class="separator:ga15b77bc569d070ffd9edcb8b965495d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab139e7db05f3728d035608d21620e7e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gab139e7db05f3728d035608d21620e7e6">STM32_I2SSRC_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; 23)</td></tr>
<tr class="separator:gab139e7db05f3728d035608d21620e7e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ec5ae31fe6f8399980da7b3ed18339f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga6ec5ae31fe6f8399980da7b3ed18339f">STM32_I2SSRC_PLLI2S</a>&#160;&#160;&#160;(0 &lt;&lt; 23)</td></tr>
<tr class="separator:ga6ec5ae31fe6f8399980da7b3ed18339f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c77a0b0d7277366278f6394b63ec82b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga9c77a0b0d7277366278f6394b63ec82b">STM32_I2SSRC_CKIN</a>&#160;&#160;&#160;(1 &lt;&lt; 23)</td></tr>
<tr class="separator:ga9c77a0b0d7277366278f6394b63ec82b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51d9aa292fc45538e6618326d44b7f04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga51d9aa292fc45538e6618326d44b7f04">STM32_MCO1PRE_MASK</a>&#160;&#160;&#160;(7 &lt;&lt; 24)</td></tr>
<tr class="separator:ga51d9aa292fc45538e6618326d44b7f04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0d3cf5f81a9cb3076b962693c5f1139"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaa0d3cf5f81a9cb3076b962693c5f1139">STM32_MCO1PRE_DIV1</a>&#160;&#160;&#160;(0 &lt;&lt; 24)</td></tr>
<tr class="separator:gaa0d3cf5f81a9cb3076b962693c5f1139"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63fd32c850363dab843d896ded75b27d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga63fd32c850363dab843d896ded75b27d">STM32_MCO1PRE_DIV2</a>&#160;&#160;&#160;(4 &lt;&lt; 24)</td></tr>
<tr class="separator:ga63fd32c850363dab843d896ded75b27d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2dfe1b51f3a511f4d4efc0050a22356"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gab2dfe1b51f3a511f4d4efc0050a22356">STM32_MCO1PRE_DIV3</a>&#160;&#160;&#160;(5 &lt;&lt; 24)</td></tr>
<tr class="separator:gab2dfe1b51f3a511f4d4efc0050a22356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca7e3d23b5aea69f894795fec19bb48a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaca7e3d23b5aea69f894795fec19bb48a">STM32_MCO1PRE_DIV4</a>&#160;&#160;&#160;(6 &lt;&lt; 24)</td></tr>
<tr class="separator:gaca7e3d23b5aea69f894795fec19bb48a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d5300d18efcb934276a47dddff56746"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga3d5300d18efcb934276a47dddff56746">STM32_MCO1PRE_DIV5</a>&#160;&#160;&#160;(7 &lt;&lt; 24)</td></tr>
<tr class="separator:ga3d5300d18efcb934276a47dddff56746"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga736453f6dc86e14fb381ac0d3e88f1c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga736453f6dc86e14fb381ac0d3e88f1c1">STM32_MCO2PRE_MASK</a>&#160;&#160;&#160;(7 &lt;&lt; 27)</td></tr>
<tr class="separator:ga736453f6dc86e14fb381ac0d3e88f1c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac74c55a516dd0fffffee3bb486f52c0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gac74c55a516dd0fffffee3bb486f52c0c">STM32_MCO2PRE_DIV1</a>&#160;&#160;&#160;(0 &lt;&lt; 27)</td></tr>
<tr class="separator:gac74c55a516dd0fffffee3bb486f52c0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba5f392ef3174dff531a8d203199081f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaba5f392ef3174dff531a8d203199081f">STM32_MCO2PRE_DIV2</a>&#160;&#160;&#160;(4 &lt;&lt; 27)</td></tr>
<tr class="separator:gaba5f392ef3174dff531a8d203199081f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04e5eafebad884f16c6bf865b07b64b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga04e5eafebad884f16c6bf865b07b64b1">STM32_MCO2PRE_DIV3</a>&#160;&#160;&#160;(5 &lt;&lt; 27)</td></tr>
<tr class="separator:ga04e5eafebad884f16c6bf865b07b64b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1c7396d67497e5d84ec949dca248520"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaf1c7396d67497e5d84ec949dca248520">STM32_MCO2PRE_DIV4</a>&#160;&#160;&#160;(6 &lt;&lt; 27)</td></tr>
<tr class="separator:gaf1c7396d67497e5d84ec949dca248520"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga107d5b32f212fee69d3be7d7b51c3410"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga107d5b32f212fee69d3be7d7b51c3410">STM32_MCO2PRE_DIV5</a>&#160;&#160;&#160;(7 &lt;&lt; 27)</td></tr>
<tr class="separator:ga107d5b32f212fee69d3be7d7b51c3410"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ad64a30716417496cc5c1fe86e4a3d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga7ad64a30716417496cc5c1fe86e4a3d4">STM32_MCO2SEL_MASK</a>&#160;&#160;&#160;(3 &lt;&lt; 30)</td></tr>
<tr class="separator:ga7ad64a30716417496cc5c1fe86e4a3d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8344cb5f61736b164ad810d886649ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gac8344cb5f61736b164ad810d886649ca">STM32_MCO2SEL_SYSCLK</a>&#160;&#160;&#160;(0 &lt;&lt; 30)</td></tr>
<tr class="separator:gac8344cb5f61736b164ad810d886649ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b218eae7fb302bcdc962420ec1b4a73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga8b218eae7fb302bcdc962420ec1b4a73">STM32_MCO2SEL_PLLI2S</a>&#160;&#160;&#160;(1 &lt;&lt; 30)</td></tr>
<tr class="separator:ga8b218eae7fb302bcdc962420ec1b4a73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc6de16b70be0266bc6d76ad2f157e21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gacc6de16b70be0266bc6d76ad2f157e21">STM32_MCO2SEL_HSE</a>&#160;&#160;&#160;(2 &lt;&lt; 30)</td></tr>
<tr class="separator:gacc6de16b70be0266bc6d76ad2f157e21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf59c260790f17f130a1b1af980695082"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaf59c260790f17f130a1b1af980695082">STM32_MCO2SEL_PLL</a>&#160;&#160;&#160;(3 &lt;&lt; 30)</td></tr>
<tr class="separator:gaf59c260790f17f130a1b1af980695082"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">RCC_PLLI2SCFGR register bits definitions</div></td></tr>
<tr class="memitem:gadc76bea9e62a1882b176a1e14292b69f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gadc76bea9e62a1882b176a1e14292b69f">STM32_PLLI2SN_MASK</a>&#160;&#160;&#160;(511 &lt;&lt; 6)</td></tr>
<tr class="separator:gadc76bea9e62a1882b176a1e14292b69f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4324b18a9b2c5d7ece3d88c3f5097df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaf4324b18a9b2c5d7ece3d88c3f5097df">STM32_PLLI2SR_MASK</a>&#160;&#160;&#160;(7 &lt;&lt; 28)</td></tr>
<tr class="separator:gaf4324b18a9b2c5d7ece3d88c3f5097df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">RCC_BDCR register bits definitions</div></td></tr>
<tr class="memitem:gafd2e1233f00f5b0b087ae661e7bc60c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gafd2e1233f00f5b0b087ae661e7bc60c0">STM32_RTCSEL_MASK</a>&#160;&#160;&#160;(3 &lt;&lt; 8)</td></tr>
<tr class="separator:gafd2e1233f00f5b0b087ae661e7bc60c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ab9353b28c9eb66d0713d0d29170550"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga5ab9353b28c9eb66d0713d0d29170550">STM32_RTCSEL_NOCLOCK</a>&#160;&#160;&#160;(0 &lt;&lt; 8)</td></tr>
<tr class="separator:ga5ab9353b28c9eb66d0713d0d29170550"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacebd50151baf59de1d9185874b85b709"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gacebd50151baf59de1d9185874b85b709">STM32_RTCSEL_LSE</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:gacebd50151baf59de1d9185874b85b709"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5132550f1ca29b308396261787a3700"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gac5132550f1ca29b308396261787a3700">STM32_RTCSEL_LSI</a>&#160;&#160;&#160;(2 &lt;&lt; 8)</td></tr>
<tr class="separator:gac5132550f1ca29b308396261787a3700"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab364b1de8f49e6c04ae8b7a90360c7e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gab364b1de8f49e6c04ae8b7a90360c7e2">STM32_RTCSEL_HSEDIV</a>&#160;&#160;&#160;(3 &lt;&lt; 8)</td></tr>
<tr class="separator:gab364b1de8f49e6c04ae8b7a90360c7e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Configuration options</div></td></tr>
<tr class="memitem:gaffb519ca907542b6bff9104700c0009d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaffb519ca907542b6bff9104700c0009d">STM32_NO_INIT</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="memdesc:gaffb519ca907542b6bff9104700c0009d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the PWR/RCC initialization in the HAL.  <a href="group___h_a_l.html#gaffb519ca907542b6bff9104700c0009d">More...</a><br /></td></tr>
<tr class="separator:gaffb519ca907542b6bff9104700c0009d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab70d9b5c3764aac6282d594d8f6a88ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gab70d9b5c3764aac6282d594d8f6a88ec">STM32_PVD_ENABLE</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="memdesc:gab70d9b5c3764aac6282d594d8f6a88ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the programmable voltage detector.  <a href="group___h_a_l.html#gab70d9b5c3764aac6282d594d8f6a88ec">More...</a><br /></td></tr>
<tr class="separator:gab70d9b5c3764aac6282d594d8f6a88ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f4f9c19c6b1a1c3694278a542e3c60d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga6f4f9c19c6b1a1c3694278a542e3c60d">STM32_PLS</a>&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#ga262a564aa849ae91e77bb83e5f0ca007">STM32_PLS_LEV0</a></td></tr>
<tr class="memdesc:ga6f4f9c19c6b1a1c3694278a542e3c60d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets voltage level for programmable voltage detector.  <a href="group___h_a_l.html#ga6f4f9c19c6b1a1c3694278a542e3c60d">More...</a><br /></td></tr>
<tr class="separator:ga6f4f9c19c6b1a1c3694278a542e3c60d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fc47be2589d2a861f2a7e94048d7035"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga2fc47be2589d2a861f2a7e94048d7035">STM32_BKPRAM_ENABLE</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="memdesc:ga2fc47be2589d2a861f2a7e94048d7035"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the backup RAM regulator.  <a href="group___h_a_l.html#ga2fc47be2589d2a861f2a7e94048d7035">More...</a><br /></td></tr>
<tr class="separator:ga2fc47be2589d2a861f2a7e94048d7035"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2044f0288f2c20b27d6eee1e1a1e6256"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga2044f0288f2c20b27d6eee1e1a1e6256">STM32_HSI_ENABLED</a>&#160;&#160;&#160;TRUE</td></tr>
<tr class="memdesc:ga2044f0288f2c20b27d6eee1e1a1e6256"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the HSI clock source.  <a href="group___h_a_l.html#ga2044f0288f2c20b27d6eee1e1a1e6256">More...</a><br /></td></tr>
<tr class="separator:ga2044f0288f2c20b27d6eee1e1a1e6256"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02b4e3e6222baab7ee448cbbb2273370"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga02b4e3e6222baab7ee448cbbb2273370">STM32_LSI_ENABLED</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="memdesc:ga02b4e3e6222baab7ee448cbbb2273370"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the LSI clock source.  <a href="group___h_a_l.html#ga02b4e3e6222baab7ee448cbbb2273370">More...</a><br /></td></tr>
<tr class="separator:ga02b4e3e6222baab7ee448cbbb2273370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad94c4a0da6c8c7a3d0b800fdc0dbebfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gad94c4a0da6c8c7a3d0b800fdc0dbebfa">STM32_HSE_ENABLED</a>&#160;&#160;&#160;TRUE</td></tr>
<tr class="memdesc:gad94c4a0da6c8c7a3d0b800fdc0dbebfa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the HSE clock source.  <a href="group___h_a_l.html#gad94c4a0da6c8c7a3d0b800fdc0dbebfa">More...</a><br /></td></tr>
<tr class="separator:gad94c4a0da6c8c7a3d0b800fdc0dbebfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05b49e91f478558d33b2b862718758fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga05b49e91f478558d33b2b862718758fa">STM32_LSE_ENABLED</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="memdesc:ga05b49e91f478558d33b2b862718758fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the LSE clock source.  <a href="group___h_a_l.html#ga05b49e91f478558d33b2b862718758fa">More...</a><br /></td></tr>
<tr class="separator:ga05b49e91f478558d33b2b862718758fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab61440cd331858b31458b3ce72abf906"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gab61440cd331858b31458b3ce72abf906">STM32_CLOCK48_REQUIRED</a>&#160;&#160;&#160;TRUE</td></tr>
<tr class="memdesc:gab61440cd331858b31458b3ce72abf906"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB/SDIO clock setting.  <a href="group___h_a_l.html#gab61440cd331858b31458b3ce72abf906">More...</a><br /></td></tr>
<tr class="separator:gab61440cd331858b31458b3ce72abf906"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29204b81c265dd6e124fbcf12a2c8d6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga29204b81c265dd6e124fbcf12a2c8d6f">STM32_SW</a>&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#ga8bc74f08245bf796555d33a86afd9fc4">STM32_SW_PLL</a></td></tr>
<tr class="memdesc:ga29204b81c265dd6e124fbcf12a2c8d6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Main clock source selection.  <a href="group___h_a_l.html#ga29204b81c265dd6e124fbcf12a2c8d6f">More...</a><br /></td></tr>
<tr class="separator:ga29204b81c265dd6e124fbcf12a2c8d6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga811cfbd049f0ab00976def9593849d32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga811cfbd049f0ab00976def9593849d32">STM32_PLLSRC</a>&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#ga64328eed4cc2c355aab176e0beb31b63">STM32_PLLSRC_HSE</a></td></tr>
<tr class="memdesc:ga811cfbd049f0ab00976def9593849d32"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock source for the PLLs.  <a href="group___h_a_l.html#ga811cfbd049f0ab00976def9593849d32">More...</a><br /></td></tr>
<tr class="separator:ga811cfbd049f0ab00976def9593849d32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacba56aaa8c0bd717ad217771ee8300c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gacba56aaa8c0bd717ad217771ee8300c2">STM32_PLLM_VALUE</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:gacba56aaa8c0bd717ad217771ee8300c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLLM divider value.  <a href="group___h_a_l.html#gacba56aaa8c0bd717ad217771ee8300c2">More...</a><br /></td></tr>
<tr class="separator:gacba56aaa8c0bd717ad217771ee8300c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42a8bb439be9c6c643c7ab48f02ee662"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga42a8bb439be9c6c643c7ab48f02ee662">STM32_PLLN_VALUE</a>&#160;&#160;&#160;336</td></tr>
<tr class="memdesc:ga42a8bb439be9c6c643c7ab48f02ee662"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLLN multiplier value.  <a href="group___h_a_l.html#ga42a8bb439be9c6c643c7ab48f02ee662">More...</a><br /></td></tr>
<tr class="separator:ga42a8bb439be9c6c643c7ab48f02ee662"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a2a10496ad437bb1bf6bf23892148e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga0a2a10496ad437bb1bf6bf23892148e4">STM32_PLLP_VALUE</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga0a2a10496ad437bb1bf6bf23892148e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLLP divider value.  <a href="group___h_a_l.html#ga0a2a10496ad437bb1bf6bf23892148e4">More...</a><br /></td></tr>
<tr class="separator:ga0a2a10496ad437bb1bf6bf23892148e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc27d1e2fcdedcb56fc15a41e5f43d91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gadc27d1e2fcdedcb56fc15a41e5f43d91">STM32_PLLQ_VALUE</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:gadc27d1e2fcdedcb56fc15a41e5f43d91"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLLQ multiplier value.  <a href="group___h_a_l.html#gadc27d1e2fcdedcb56fc15a41e5f43d91">More...</a><br /></td></tr>
<tr class="separator:gadc27d1e2fcdedcb56fc15a41e5f43d91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga035ea0d8259c0f89306c6a7d344705f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga035ea0d8259c0f89306c6a7d344705f2">STM32_HPRE</a>&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#gabf2bcd341b2140b7a82ff24b92f6af68">STM32_HPRE_DIV1</a></td></tr>
<tr class="memdesc:ga035ea0d8259c0f89306c6a7d344705f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">AHB prescaler value.  <a href="group___h_a_l.html#ga035ea0d8259c0f89306c6a7d344705f2">More...</a><br /></td></tr>
<tr class="separator:ga035ea0d8259c0f89306c6a7d344705f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f9c3734d5d06c9ccd5214af5c78c4f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga5f9c3734d5d06c9ccd5214af5c78c4f8">STM32_PPRE1</a>&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#ga18b34bc52ebebd209fffb01002b2bc98">STM32_PPRE1_DIV4</a></td></tr>
<tr class="memdesc:ga5f9c3734d5d06c9ccd5214af5c78c4f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB1 prescaler value.  <a href="group___h_a_l.html#ga5f9c3734d5d06c9ccd5214af5c78c4f8">More...</a><br /></td></tr>
<tr class="separator:ga5f9c3734d5d06c9ccd5214af5c78c4f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3670f3886d02bb3010016bbf0db0db83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga3670f3886d02bb3010016bbf0db0db83">STM32_PPRE2</a>&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#ga55e0199e60c0551b8fae6b8eb49d6364">STM32_PPRE2_DIV2</a></td></tr>
<tr class="memdesc:ga3670f3886d02bb3010016bbf0db0db83"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB2 prescaler value.  <a href="group___h_a_l.html#ga3670f3886d02bb3010016bbf0db0db83">More...</a><br /></td></tr>
<tr class="separator:ga3670f3886d02bb3010016bbf0db0db83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga945eb1f70822303bd0191ef633e5eaca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga945eb1f70822303bd0191ef633e5eaca">STM32_RTCSEL</a>&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#gacebd50151baf59de1d9185874b85b709">STM32_RTCSEL_LSE</a></td></tr>
<tr class="memdesc:ga945eb1f70822303bd0191ef633e5eaca"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTC clock source.  <a href="group___h_a_l.html#ga945eb1f70822303bd0191ef633e5eaca">More...</a><br /></td></tr>
<tr class="separator:ga945eb1f70822303bd0191ef633e5eaca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea50a21db71009ebc7951180dc0d29ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaea50a21db71009ebc7951180dc0d29ea">STM32_RTCPRE_VALUE</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:gaea50a21db71009ebc7951180dc0d29ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTC HSE prescaler value.  <a href="group___h_a_l.html#gaea50a21db71009ebc7951180dc0d29ea">More...</a><br /></td></tr>
<tr class="separator:gaea50a21db71009ebc7951180dc0d29ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66f4dea2ca69a6afdc2a05593ddb4999"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga66f4dea2ca69a6afdc2a05593ddb4999">STM32_MCO1SEL</a>&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#ga93f4edcadf54e0bc4f4e3acd21ef5a44">STM32_MCO1SEL_HSI</a></td></tr>
<tr class="memdesc:ga66f4dea2ca69a6afdc2a05593ddb4999"><td class="mdescLeft">&#160;</td><td class="mdescRight">MCO1 clock source value.  <a href="group___h_a_l.html#ga66f4dea2ca69a6afdc2a05593ddb4999">More...</a><br /></td></tr>
<tr class="separator:ga66f4dea2ca69a6afdc2a05593ddb4999"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeadb80a063dd3d4975ca3947a18ff995"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaeadb80a063dd3d4975ca3947a18ff995">STM32_MCO1PRE</a>&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#gaa0d3cf5f81a9cb3076b962693c5f1139">STM32_MCO1PRE_DIV1</a></td></tr>
<tr class="memdesc:gaeadb80a063dd3d4975ca3947a18ff995"><td class="mdescLeft">&#160;</td><td class="mdescRight">MCO1 prescaler value.  <a href="group___h_a_l.html#gaeadb80a063dd3d4975ca3947a18ff995">More...</a><br /></td></tr>
<tr class="separator:gaeadb80a063dd3d4975ca3947a18ff995"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada1164056ea271b26c923140f69ace87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gada1164056ea271b26c923140f69ace87">STM32_MCO2SEL</a>&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#gac8344cb5f61736b164ad810d886649ca">STM32_MCO2SEL_SYSCLK</a></td></tr>
<tr class="memdesc:gada1164056ea271b26c923140f69ace87"><td class="mdescLeft">&#160;</td><td class="mdescRight">MCO2 clock source value.  <a href="group___h_a_l.html#gada1164056ea271b26c923140f69ace87">More...</a><br /></td></tr>
<tr class="separator:gada1164056ea271b26c923140f69ace87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7625378f7bf7e1a50a58739742839619"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga7625378f7bf7e1a50a58739742839619">STM32_MCO2PRE</a>&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#ga107d5b32f212fee69d3be7d7b51c3410">STM32_MCO2PRE_DIV5</a></td></tr>
<tr class="memdesc:ga7625378f7bf7e1a50a58739742839619"><td class="mdescLeft">&#160;</td><td class="mdescRight">MCO2 prescaler value.  <a href="group___h_a_l.html#ga7625378f7bf7e1a50a58739742839619">More...</a><br /></td></tr>
<tr class="separator:ga7625378f7bf7e1a50a58739742839619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54203015c2973969adee1dd719010d3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga54203015c2973969adee1dd719010d3a">STM32_I2SSRC</a>&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#ga9c77a0b0d7277366278f6394b63ec82b">STM32_I2SSRC_CKIN</a></td></tr>
<tr class="memdesc:ga54203015c2973969adee1dd719010d3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2S clock source.  <a href="group___h_a_l.html#ga54203015c2973969adee1dd719010d3a">More...</a><br /></td></tr>
<tr class="separator:ga54203015c2973969adee1dd719010d3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2179285dbf70d5d5a370c3353737813"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaa2179285dbf70d5d5a370c3353737813">STM32_PLLI2SN_VALUE</a>&#160;&#160;&#160;192</td></tr>
<tr class="memdesc:gaa2179285dbf70d5d5a370c3353737813"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLLI2SN multiplier value.  <a href="group___h_a_l.html#gaa2179285dbf70d5d5a370c3353737813">More...</a><br /></td></tr>
<tr class="separator:gaa2179285dbf70d5d5a370c3353737813"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6385bafac509e5ef0926a722fc54adb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaa6385bafac509e5ef0926a722fc54adb">STM32_PLLI2SR_VALUE</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:gaa6385bafac509e5ef0926a722fc54adb"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLLI2SR multiplier value.  <a href="group___h_a_l.html#gaa6385bafac509e5ef0926a722fc54adb">More...</a><br /></td></tr>
<tr class="separator:gaa6385bafac509e5ef0926a722fc54adb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33922bdd7e2781286b82d9e778c98b3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga33922bdd7e2781286b82d9e778c98b3f">STM32_PLLSAIQ_VALUE</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga33922bdd7e2781286b82d9e778c98b3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLLSAIQ value.  <a href="group___h_a_l.html#ga33922bdd7e2781286b82d9e778c98b3f">More...</a><br /></td></tr>
<tr class="separator:ga33922bdd7e2781286b82d9e778c98b3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadad1367e1eb26c3a6df6a358f44ce98e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gadad1367e1eb26c3a6df6a358f44ce98e">STM32_PLLSAIN_VALUE</a>&#160;&#160;&#160;120</td></tr>
<tr class="memdesc:gadad1367e1eb26c3a6df6a358f44ce98e"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLLSAIQ value.  <a href="group___h_a_l.html#gadad1367e1eb26c3a6df6a358f44ce98e">More...</a><br /></td></tr>
<tr class="separator:gadad1367e1eb26c3a6df6a358f44ce98e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0af6595a246fb86838a9c212d2451f23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga0af6595a246fb86838a9c212d2451f23">STM32_PLLSAIR_VALUE</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga0af6595a246fb86838a9c212d2451f23"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLLSAIQ value.  <a href="group___h_a_l.html#ga0af6595a246fb86838a9c212d2451f23">More...</a><br /></td></tr>
<tr class="separator:ga0af6595a246fb86838a9c212d2451f23"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga07d5821e5a06754e2ce920c97890d06f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga07d5821e5a06754e2ce920c97890d06f">hal_lld_init</a> (void)</td></tr>
<tr class="memdesc:ga07d5821e5a06754e2ce920c97890d06f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Low level HAL driver initialization.  <a href="group___h_a_l.html#ga07d5821e5a06754e2ce920c97890d06f">More...</a><br /></td></tr>
<tr class="separator:ga07d5821e5a06754e2ce920c97890d06f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdc37c6e05255d6485d9dfe06cdf82f5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gacdc37c6e05255d6485d9dfe06cdf82f5">stm32_clock_init</a> (void)</td></tr>
<tr class="memdesc:gacdc37c6e05255d6485d9dfe06cdf82f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">STM32F2xx clocks and PLL initialization.  <a href="group___h_a_l.html#gacdc37c6e05255d6485d9dfe06cdf82f5">More...</a><br /></td></tr>
<tr class="separator:gacdc37c6e05255d6485d9dfe06cdf82f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>STM32F4xx/STM32F2xx HAL subsystem low level driver header. </p>
<dl class="section pre"><dt>Precondition</dt><dd>This module requires the following macros to be defined in the <code>board.h</code> file:<ul>
<li>STM32_LSECLK.</li>
<li>STM32_LSE_BYPASS (optionally).</li>
<li>STM32_HSECLK.</li>
<li>STM32_HSE_BYPASS (optionally).</li>
<li>STM32_VDD (as hundredths of Volt).</li>
</ul>
One of the following macros must also be defined:<ul>
<li>STM32F2XX for High-performance STM32 F-2 devices.</li>
<li>STM32F405xx, STM32F415xx, STM32F407xx, STM32F417xx for High-performance STM32 F-4 devices.</li>
<li>STM32F427xx, STM32F437xx, STM32F429xx, STM32F439xx for High-performance STM32 F-4 devices.</li>
<li>STM32F401xC, STM32F401xE for High-performance STM32 F-4 devices.</li>
<li>STM32F411xE for High-performance STM32 F-4 devices.</li>
<li>STM32F446xx for High-performance STM32 F-4 devices.</li>
</ul>
</dd></dl>

<p>Definition in file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>
</div></div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.8-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_43e0a1f539e00dcfa1a6bc4d4fee4fc2.html">home</a></li><li class="navelem"><a class="el" href="dir_fcf8a3f15c8d5f50174806c5588fa2b9.html">sylvain</a></li><li class="navelem"><a class="el" href="dir_5ddfe5efd067633154511b6e294dc018.html">Documents</a></li><li class="navelem"><a class="el" href="dir_4170d7d592d1eecce4f2e2d8848e1673.html">SE</a></li><li class="navelem"><a class="el" href="dir_540fb538977cb42ea665d14592400a5b.html">SE302</a></li><li class="navelem"><a class="el" href="dir_1a1b6853fa51368d9888da06dd45452a.html">sylvain-le-roux</a></li><li class="navelem"><a class="el" href="dir_54e824ecef2f914ab36b90e497197daa.html">ChibiOS_16.1.5</a></li><li class="navelem"><a class="el" href="dir_23c3e7e2dbd1af1d0eb18131fe6d5066.html">os</a></li><li class="navelem"><a class="el" href="dir_052a3bf391a4269b3b709fe29e2196e3.html">hal</a></li><li class="navelem"><a class="el" href="dir_e659076929392eddd36683c65c451fa2.html">ports</a></li><li class="navelem"><a class="el" href="dir_20892380b55c3fe3ebf18a17807aa465.html">STM32</a></li><li class="navelem"><a class="el" href="dir_aba18dd45ad01151c31ea45cf69865ff.html">STM32F4xx</a></li><li class="navelem"><a class="el" href="hal__lld_8h.html">hal_lld.h</a></li>
    <li class="footer">Generated on Thu Nov 3 2016 09:43:52 for ChibiOS/HAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
