// Seed: 661684626
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  generate
    always_ff @(posedge -1'b0) $clog2(70);
    ;
  endgenerate
  assign module_1.id_5 = 0;
endmodule
module module_1 #(
    parameter id_19 = 32'd59
) (
    input uwire id_0,
    input supply0 id_1,
    input uwire id_2,
    output uwire id_3,
    input wor id_4,
    input wor id_5,
    input uwire id_6,
    input uwire id_7,
    output tri id_8,
    input tri id_9,
    input supply1 id_10,
    output wire id_11,
    input wire id_12,
    input tri1 id_13,
    output supply1 id_14,
    input tri1 id_15,
    output tri id_16,
    input wand id_17,
    input tri id_18,
    input wand _id_19,
    output wire id_20,
    input wor id_21,
    input supply0 id_22,
    input supply1 id_23
);
  logic [id_19 : 1] id_25;
  ;
  module_0 modCall_1 (
      id_25,
      id_25,
      id_25,
      id_25,
      id_25
  );
endmodule
