#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Jan  5 19:57:10 2025
# Process ID: 14888
# Current directory: D:/Extra_Projects/ADC_RX/ADC_RX/ADC_RX.runs/synth_1
# Command line: vivado.exe -log ADC_RX_Test_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ADC_RX_Test_wrapper.tcl
# Log file: D:/Extra_Projects/ADC_RX/ADC_RX/ADC_RX.runs/synth_1/ADC_RX_Test_wrapper.vds
# Journal file: D:/Extra_Projects/ADC_RX/ADC_RX/ADC_RX.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source ADC_RX_Test_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2019.1/data/ip'.
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 405.418 ; gain = 48.953
Command: synth_design -top ADC_RX_Test_wrapper -part xc7a100ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100ti'
INFO: [Device 21-403] Loading part xc7a100ticsg324-1L
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14652 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 842.676 ; gain = 178.883
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ADC_RX_Test_wrapper' [D:/Extra_Projects/ADC_RX/ADC_RX/ADC_RX.srcs/sources_1/bd/ADC_RX_Test/hdl/ADC_RX_Test_wrapper.vhd:26]
INFO: [Synth 8-3491] module 'ADC_RX_Test' declared at 'D:/Extra_Projects/ADC_RX/ADC_RX/ADC_RX.srcs/sources_1/bd/ADC_RX_Test/synth/ADC_RX_Test.vhd:14' bound to instance 'ADC_RX_Test_i' of component 'ADC_RX_Test' [D:/Extra_Projects/ADC_RX/ADC_RX/ADC_RX.srcs/sources_1/bd/ADC_RX_Test/hdl/ADC_RX_Test_wrapper.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ADC_RX_Test' [D:/Extra_Projects/ADC_RX/ADC_RX/ADC_RX.srcs/sources_1/bd/ADC_RX_Test/synth/ADC_RX_Test.vhd:30]
INFO: [Synth 8-3491] module 'ADC_RX_Test_ila_0_0' declared at 'D:/Extra_Projects/ADC_RX/ADC_RX/ADC_RX.runs/synth_1/.Xil/Vivado-14888-DESKTOP-946HOG3/realtime/ADC_RX_Test_ila_0_0_stub.vhdl:5' bound to instance 'ila_0' of component 'ADC_RX_Test_ila_0_0' [D:/Extra_Projects/ADC_RX/ADC_RX/ADC_RX.srcs/sources_1/bd/ADC_RX_Test/synth/ADC_RX_Test.vhd:83]
INFO: [Synth 8-638] synthesizing module 'ADC_RX_Test_ila_0_0' [D:/Extra_Projects/ADC_RX/ADC_RX/ADC_RX.runs/synth_1/.Xil/Vivado-14888-DESKTOP-946HOG3/realtime/ADC_RX_Test_ila_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'ADC_RX_Test_spi_0_0' declared at 'D:/Extra_Projects/ADC_RX/ADC_RX/ADC_RX.runs/synth_1/.Xil/Vivado-14888-DESKTOP-946HOG3/realtime/ADC_RX_Test_spi_0_0_stub.vhdl:5' bound to instance 'spi_0' of component 'ADC_RX_Test_spi_0_0' [D:/Extra_Projects/ADC_RX/ADC_RX/ADC_RX.srcs/sources_1/bd/ADC_RX_Test/synth/ADC_RX_Test.vhd:92]
INFO: [Synth 8-638] synthesizing module 'ADC_RX_Test_spi_0_0' [D:/Extra_Projects/ADC_RX/ADC_RX/ADC_RX.runs/synth_1/.Xil/Vivado-14888-DESKTOP-946HOG3/realtime/ADC_RX_Test_spi_0_0_stub.vhdl:18]
INFO: [Synth 8-3491] module 'ADC_RX_Test_uart_adc_0_0' declared at 'D:/Extra_Projects/ADC_RX/ADC_RX/ADC_RX.runs/synth_1/.Xil/Vivado-14888-DESKTOP-946HOG3/realtime/ADC_RX_Test_uart_adc_0_0_stub.vhdl:5' bound to instance 'uart_adc_0' of component 'ADC_RX_Test_uart_adc_0_0' [D:/Extra_Projects/ADC_RX/ADC_RX/ADC_RX.srcs/sources_1/bd/ADC_RX_Test/synth/ADC_RX_Test.vhd:102]
INFO: [Synth 8-638] synthesizing module 'ADC_RX_Test_uart_adc_0_0' [D:/Extra_Projects/ADC_RX/ADC_RX/ADC_RX.runs/synth_1/.Xil/Vivado-14888-DESKTOP-946HOG3/realtime/ADC_RX_Test_uart_adc_0_0_stub.vhdl:16]
INFO: [Synth 8-256] done synthesizing module 'ADC_RX_Test' (1#1) [D:/Extra_Projects/ADC_RX/ADC_RX/ADC_RX.srcs/sources_1/bd/ADC_RX_Test/synth/ADC_RX_Test.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'ADC_RX_Test_wrapper' (2#1) [D:/Extra_Projects/ADC_RX/ADC_RX/ADC_RX.srcs/sources_1/bd/ADC_RX_Test/hdl/ADC_RX_Test_wrapper.vhd:26]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 908.492 ; gain = 244.699
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 908.492 ; gain = 244.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 908.492 ; gain = 244.699
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Extra_Projects/ADC_RX/ADC_RX/ADC_RX.srcs/sources_1/bd/ADC_RX_Test/ip/ADC_RX_Test_spi_0_0/ADC_RX_Test_spi_0_0/ADC_RX_Test_spi_0_0_in_context.xdc] for cell 'ADC_RX_Test_i/spi_0'
Finished Parsing XDC File [d:/Extra_Projects/ADC_RX/ADC_RX/ADC_RX.srcs/sources_1/bd/ADC_RX_Test/ip/ADC_RX_Test_spi_0_0/ADC_RX_Test_spi_0_0/ADC_RX_Test_spi_0_0_in_context.xdc] for cell 'ADC_RX_Test_i/spi_0'
Parsing XDC File [d:/Extra_Projects/ADC_RX/ADC_RX/ADC_RX.srcs/sources_1/bd/ADC_RX_Test/ip/ADC_RX_Test_uart_adc_0_0/ADC_RX_Test_uart_adc_0_0/ADC_RX_Test_uart_adc_0_0_in_context.xdc] for cell 'ADC_RX_Test_i/uart_adc_0'
Finished Parsing XDC File [d:/Extra_Projects/ADC_RX/ADC_RX/ADC_RX.srcs/sources_1/bd/ADC_RX_Test/ip/ADC_RX_Test_uart_adc_0_0/ADC_RX_Test_uart_adc_0_0/ADC_RX_Test_uart_adc_0_0_in_context.xdc] for cell 'ADC_RX_Test_i/uart_adc_0'
Parsing XDC File [d:/Extra_Projects/ADC_RX/ADC_RX/ADC_RX.srcs/sources_1/bd/ADC_RX_Test/ip/ADC_RX_Test_ila_0_0/ADC_RX_Test_ila_0_0/ADC_RX_Test_ila_0_0_in_context.xdc] for cell 'ADC_RX_Test_i/ila_0'
Finished Parsing XDC File [d:/Extra_Projects/ADC_RX/ADC_RX/ADC_RX.srcs/sources_1/bd/ADC_RX_Test/ip/ADC_RX_Test_ila_0_0/ADC_RX_Test_ila_0_0/ADC_RX_Test_ila_0_0_in_context.xdc] for cell 'ADC_RX_Test_i/ila_0'
Parsing XDC File [D:/Extra_Projects/ADC_RX/ADC_RX/ADC_RX.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Extra_Projects/ADC_RX/ADC_RX/ADC_RX.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 935.668 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 935.668 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 935.668 ; gain = 271.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 935.668 ; gain = 271.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for ADC_RX_Test_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ADC_RX_Test_i/spi_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ADC_RX_Test_i/uart_adc_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ADC_RX_Test_i/ila_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 935.668 ; gain = 271.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 935.668 ; gain = 271.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 935.668 ; gain = 271.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 971.246 ; gain = 307.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 971.246 ; gain = 307.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 980.836 ; gain = 317.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 996.594 ; gain = 332.801
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 996.594 ; gain = 332.801
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 996.594 ; gain = 332.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 996.594 ; gain = 332.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 996.594 ; gain = 332.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 996.594 ; gain = 332.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------+----------+
|      |BlackBox name            |Instances |
+------+-------------------------+----------+
|1     |ADC_RX_Test_ila_0_0      |         1|
|2     |ADC_RX_Test_spi_0_0      |         1|
|3     |ADC_RX_Test_uart_adc_0_0 |         1|
+------+-------------------------+----------+

Report Cell Usage: 
+------+--------------------------------+------+
|      |Cell                            |Count |
+------+--------------------------------+------+
|1     |ADC_RX_Test_ila_0_0_bbox_0      |     1|
|2     |ADC_RX_Test_spi_0_0_bbox_1      |     1|
|3     |ADC_RX_Test_uart_adc_0_0_bbox_2 |     1|
|4     |IBUF                            |     3|
|5     |OBUF                            |     4|
+------+--------------------------------+------+

Report Instance Areas: 
+------+----------------+------------+------+
|      |Instance        |Module      |Cells |
+------+----------------+------------+------+
|1     |top             |            |    19|
|2     |  ADC_RX_Test_i |ADC_RX_Test |    12|
+------+----------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 996.594 ; gain = 332.801
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 996.594 ; gain = 305.625
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 996.594 ; gain = 332.801
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1017.422 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1017.422 ; gain = 612.004
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1017.422 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Extra_Projects/ADC_RX/ADC_RX/ADC_RX.runs/synth_1/ADC_RX_Test_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ADC_RX_Test_wrapper_utilization_synth.rpt -pb ADC_RX_Test_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jan  5 19:57:51 2025...
