;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP 0, 906
	CMP #12, @10
	CMP #12, @10
	SUB 25, 400
	MOV 0, <0
	MOV 0, <0
	MOV #12, @10
	SUB #12, @96
	SUB #12, @96
	MOV #12, @10
	SUB #12, @96
	JMZ 0, @0
	MOV -7, <-20
	SPL <107, 596
	MOV #12, @10
	SLT 20, @12
	DJN -121, 100
	SUB #12, @96
	MOV #12, @10
	ADD #270, <1
	MOV 20, @12
	MOV #12, @10
	ADD #270, <1
	MOV 20, @12
	SUB #12, @96
	MOV #12, @10
	JMP 25, 480
	SUB @121, 106
	SUB #12, @96
	CMP #12, @10
	ADD #270, <1
	SUB 0, <0
	SUB #12, @96
	JMZ 12, #910
	MOV #12, @10
	SUB 0, <0
	SPL 0, <332
	JMN <121, 103
	SPL 0, <332
	SUB @121, 106
	MOV #12, @10
	MOV -1, <-20
	SPL 0, <332
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	ADD <-30, 9
	CMP 0, 906
