Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Aug 30 11:04:34 2022
| Host         : D-14JM0W2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_ip_ultrasons_wrapper_timing_summary_routed.rpt -pb design_ip_ultrasons_wrapper_timing_summary_routed.pb -rpx design_ip_ultrasons_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_ip_ultrasons_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.901        0.000                      0                 1781        0.043        0.000                      0                 1781        9.020        0.000                       0                   788  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.901        0.000                      0                 1718        0.043        0.000                      0                 1718        9.020        0.000                       0                   788  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              13.905        0.000                      0                   63        1.052        0.000                      0                   63  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.901ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.901ns  (required time - arrival time)
  Source:                 design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.769ns  (logic 9.658ns (57.594%)  route 7.111ns (42.406%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=1 LUT3=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 22.647 - 20.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ip_ultrasons_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ip_ultrasons_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ip_ultrasons_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=788, routed)         1.639     2.933    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/s00_axi_aclk
    SLICE_X36Y79         FDCE                                         r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y79         FDCE (Prop_fdce_C_Q)         0.518     3.451 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/count_reg[3]/Q
                         net (fo=8, routed)           0.825     4.276    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/cpt_dist_us[3]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[3]_P[6])
                                                      3.841     8.117 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult1/P[6]
                         net (fo=11, routed)          1.377     9.495    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult1_n_99
    SLICE_X37Y74         LUT3 (Prop_lut3_I0_O)        0.152     9.647 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__1_i_3/O
                         net (fo=1, routed)           0.572    10.218    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__1_i_3_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    10.940 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__1/CO[3]
                         net (fo=1, routed)           0.009    10.949    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__1_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.066 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.066    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__2_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.389 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__3/O[1]
                         net (fo=23, routed)          1.037    12.427    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__3_n_6
    SLICE_X40Y77         LUT3 (Prop_lut3_I0_O)        0.334    12.761 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry_i_1/O
                         net (fo=1, routed)           0.546    13.307    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry_i_1_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    13.894 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry/CO[3]
                         net (fo=1, routed)           0.000    13.894    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.008 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.008    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry__0_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.230 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry__1/O[0]
                         net (fo=3, routed)           0.584    14.814    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry__1_n_7
    SLICE_X40Y77         LUT3 (Prop_lut3_I1_O)        0.292    15.106 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__0_i_1/O
                         net (fo=1, routed)           0.636    15.742    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__0_i_1_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.604    16.346 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.346    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__0_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.669 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__1/O[1]
                         net (fo=3, routed)           0.561    17.230    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__1_n_6
    SLICE_X37Y78         LUT4 (Prop_lut4_I2_O)        0.306    17.536 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__123_carry__2_i_5/O
                         net (fo=1, routed)           0.000    17.536    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__123_carry__2_i_5_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    18.106 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__123_carry__2/CO[2]
                         net (fo=4, routed)           0.454    18.560    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__123_carry__2_n_1
    SLICE_X38Y79         LUT3 (Prop_lut3_I2_O)        0.305    18.865 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult[7]_i_3/O
                         net (fo=5, routed)           0.509    19.374    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_delay_ms/s_data_ult_reg[2]_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I3_O)        0.328    19.702 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_delay_ms/s_data_ult[2]_i_1/O
                         net (fo=1, routed)           0.000    19.702    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/p_2_in[2]
    SLICE_X40Y79         FDCE                                         r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_ip_ultrasons_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_ip_ultrasons_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_ip_ultrasons_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=788, routed)         1.468    22.647    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s00_axi_aclk
    SLICE_X40Y79         FDCE                                         r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult_reg[2]/C
                         clock pessimism              0.229    22.876    
                         clock uncertainty           -0.302    22.574    
    SLICE_X40Y79         FDCE (Setup_fdce_C_D)        0.029    22.603    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult_reg[2]
  -------------------------------------------------------------------
                         required time                         22.603    
                         arrival time                         -19.702    
  -------------------------------------------------------------------
                         slack                                  2.901    

Slack (MET) :             2.906ns  (required time - arrival time)
  Source:                 design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.766ns  (logic 9.658ns (57.604%)  route 7.108ns (42.396%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=1 LUT3=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 22.647 - 20.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ip_ultrasons_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ip_ultrasons_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ip_ultrasons_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=788, routed)         1.639     2.933    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/s00_axi_aclk
    SLICE_X36Y79         FDCE                                         r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y79         FDCE (Prop_fdce_C_Q)         0.518     3.451 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/count_reg[3]/Q
                         net (fo=8, routed)           0.825     4.276    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/cpt_dist_us[3]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[3]_P[6])
                                                      3.841     8.117 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult1/P[6]
                         net (fo=11, routed)          1.377     9.495    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult1_n_99
    SLICE_X37Y74         LUT3 (Prop_lut3_I0_O)        0.152     9.647 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__1_i_3/O
                         net (fo=1, routed)           0.572    10.218    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__1_i_3_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    10.940 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__1/CO[3]
                         net (fo=1, routed)           0.009    10.949    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__1_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.066 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.066    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__2_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.389 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__3/O[1]
                         net (fo=23, routed)          1.037    12.427    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__3_n_6
    SLICE_X40Y77         LUT3 (Prop_lut3_I0_O)        0.334    12.761 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry_i_1/O
                         net (fo=1, routed)           0.546    13.307    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry_i_1_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    13.894 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry/CO[3]
                         net (fo=1, routed)           0.000    13.894    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.008 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.008    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry__0_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.230 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry__1/O[0]
                         net (fo=3, routed)           0.584    14.814    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry__1_n_7
    SLICE_X40Y77         LUT3 (Prop_lut3_I1_O)        0.292    15.106 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__0_i_1/O
                         net (fo=1, routed)           0.636    15.742    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__0_i_1_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.604    16.346 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.346    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__0_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.669 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__1/O[1]
                         net (fo=3, routed)           0.561    17.230    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__1_n_6
    SLICE_X37Y78         LUT4 (Prop_lut4_I2_O)        0.306    17.536 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__123_carry__2_i_5/O
                         net (fo=1, routed)           0.000    17.536    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__123_carry__2_i_5_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    18.106 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__123_carry__2/CO[2]
                         net (fo=4, routed)           0.454    18.560    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__123_carry__2_n_1
    SLICE_X38Y79         LUT3 (Prop_lut3_I2_O)        0.305    18.865 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult[7]_i_3/O
                         net (fo=5, routed)           0.506    19.371    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_delay_ms/s_data_ult_reg[2]_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I3_O)        0.328    19.699 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_delay_ms/s_data_ult[6]_i_1/O
                         net (fo=1, routed)           0.000    19.699    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/p_2_in[6]
    SLICE_X40Y79         FDCE                                         r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_ip_ultrasons_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_ip_ultrasons_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_ip_ultrasons_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=788, routed)         1.468    22.647    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s00_axi_aclk
    SLICE_X40Y79         FDCE                                         r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult_reg[6]/C
                         clock pessimism              0.229    22.876    
                         clock uncertainty           -0.302    22.574    
    SLICE_X40Y79         FDCE (Setup_fdce_C_D)        0.031    22.605    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult_reg[6]
  -------------------------------------------------------------------
                         required time                         22.605    
                         arrival time                         -19.699    
  -------------------------------------------------------------------
                         slack                                  2.906    

Slack (MET) :             2.942ns  (required time - arrival time)
  Source:                 design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.730ns  (logic 9.658ns (57.729%)  route 7.072ns (42.271%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=1 LUT3=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 22.647 - 20.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ip_ultrasons_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ip_ultrasons_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ip_ultrasons_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=788, routed)         1.639     2.933    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/s00_axi_aclk
    SLICE_X36Y79         FDCE                                         r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y79         FDCE (Prop_fdce_C_Q)         0.518     3.451 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/count_reg[3]/Q
                         net (fo=8, routed)           0.825     4.276    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/cpt_dist_us[3]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[3]_P[6])
                                                      3.841     8.117 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult1/P[6]
                         net (fo=11, routed)          1.377     9.495    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult1_n_99
    SLICE_X37Y74         LUT3 (Prop_lut3_I0_O)        0.152     9.647 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__1_i_3/O
                         net (fo=1, routed)           0.572    10.218    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__1_i_3_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    10.940 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__1/CO[3]
                         net (fo=1, routed)           0.009    10.949    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__1_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.066 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.066    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__2_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.389 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__3/O[1]
                         net (fo=23, routed)          1.037    12.427    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__3_n_6
    SLICE_X40Y77         LUT3 (Prop_lut3_I0_O)        0.334    12.761 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry_i_1/O
                         net (fo=1, routed)           0.546    13.307    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry_i_1_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    13.894 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry/CO[3]
                         net (fo=1, routed)           0.000    13.894    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.008 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.008    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry__0_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.230 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry__1/O[0]
                         net (fo=3, routed)           0.584    14.814    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry__1_n_7
    SLICE_X40Y77         LUT3 (Prop_lut3_I1_O)        0.292    15.106 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__0_i_1/O
                         net (fo=1, routed)           0.636    15.742    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__0_i_1_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.604    16.346 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.346    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__0_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.669 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__1/O[1]
                         net (fo=3, routed)           0.561    17.230    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__1_n_6
    SLICE_X37Y78         LUT4 (Prop_lut4_I2_O)        0.306    17.536 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__123_carry__2_i_5/O
                         net (fo=1, routed)           0.000    17.536    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__123_carry__2_i_5_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    18.106 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__123_carry__2/CO[2]
                         net (fo=4, routed)           0.454    18.560    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__123_carry__2_n_1
    SLICE_X38Y79         LUT3 (Prop_lut3_I2_O)        0.305    18.865 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult[7]_i_3/O
                         net (fo=5, routed)           0.470    19.335    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult[7]_i_3_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I1_O)        0.328    19.663 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult[7]_i_2/O
                         net (fo=1, routed)           0.000    19.663    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/p_2_in[7]
    SLICE_X40Y79         FDCE                                         r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_ip_ultrasons_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_ip_ultrasons_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_ip_ultrasons_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=788, routed)         1.468    22.647    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s00_axi_aclk
    SLICE_X40Y79         FDCE                                         r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult_reg[7]/C
                         clock pessimism              0.229    22.876    
                         clock uncertainty           -0.302    22.574    
    SLICE_X40Y79         FDCE (Setup_fdce_C_D)        0.031    22.605    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult_reg[7]
  -------------------------------------------------------------------
                         required time                         22.605    
                         arrival time                         -19.663    
  -------------------------------------------------------------------
                         slack                                  2.942    

Slack (MET) :             2.948ns  (required time - arrival time)
  Source:                 design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.725ns  (logic 9.658ns (57.745%)  route 7.067ns (42.255%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=1 LUT3=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 22.647 - 20.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ip_ultrasons_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ip_ultrasons_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ip_ultrasons_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=788, routed)         1.639     2.933    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/s00_axi_aclk
    SLICE_X36Y79         FDCE                                         r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y79         FDCE (Prop_fdce_C_Q)         0.518     3.451 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/count_reg[3]/Q
                         net (fo=8, routed)           0.825     4.276    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/cpt_dist_us[3]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[3]_P[6])
                                                      3.841     8.117 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult1/P[6]
                         net (fo=11, routed)          1.377     9.495    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult1_n_99
    SLICE_X37Y74         LUT3 (Prop_lut3_I0_O)        0.152     9.647 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__1_i_3/O
                         net (fo=1, routed)           0.572    10.218    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__1_i_3_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    10.940 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__1/CO[3]
                         net (fo=1, routed)           0.009    10.949    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__1_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.066 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.066    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__2_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.389 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__3/O[1]
                         net (fo=23, routed)          1.037    12.427    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__3_n_6
    SLICE_X40Y77         LUT3 (Prop_lut3_I0_O)        0.334    12.761 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry_i_1/O
                         net (fo=1, routed)           0.546    13.307    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry_i_1_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    13.894 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry/CO[3]
                         net (fo=1, routed)           0.000    13.894    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.008 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.008    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry__0_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.230 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry__1/O[0]
                         net (fo=3, routed)           0.584    14.814    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry__1_n_7
    SLICE_X40Y77         LUT3 (Prop_lut3_I1_O)        0.292    15.106 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__0_i_1/O
                         net (fo=1, routed)           0.636    15.742    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__0_i_1_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.604    16.346 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.346    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__0_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.669 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__1/O[1]
                         net (fo=3, routed)           0.561    17.230    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__1_n_6
    SLICE_X37Y78         LUT4 (Prop_lut4_I2_O)        0.306    17.536 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__123_carry__2_i_5/O
                         net (fo=1, routed)           0.000    17.536    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__123_carry__2_i_5_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    18.106 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__123_carry__2/CO[2]
                         net (fo=4, routed)           0.454    18.560    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__123_carry__2_n_1
    SLICE_X38Y79         LUT3 (Prop_lut3_I2_O)        0.305    18.865 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult[7]_i_3/O
                         net (fo=5, routed)           0.465    19.330    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_delay_ms/s_data_ult_reg[2]_0
    SLICE_X40Y79         LUT5 (Prop_lut5_I3_O)        0.328    19.658 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_delay_ms/s_data_ult[5]_i_1/O
                         net (fo=1, routed)           0.000    19.658    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/p_2_in[5]
    SLICE_X40Y79         FDCE                                         r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_ip_ultrasons_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_ip_ultrasons_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_ip_ultrasons_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=788, routed)         1.468    22.647    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s00_axi_aclk
    SLICE_X40Y79         FDCE                                         r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult_reg[5]/C
                         clock pessimism              0.229    22.876    
                         clock uncertainty           -0.302    22.574    
    SLICE_X40Y79         FDCE (Setup_fdce_C_D)        0.032    22.606    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult_reg[5]
  -------------------------------------------------------------------
                         required time                         22.606    
                         arrival time                         -19.658    
  -------------------------------------------------------------------
                         slack                                  2.948    

Slack (MET) :             3.299ns  (required time - arrival time)
  Source:                 design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.457ns  (logic 9.658ns (58.687%)  route 6.799ns (41.312%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=1 LUT3=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 22.647 - 20.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ip_ultrasons_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ip_ultrasons_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ip_ultrasons_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=788, routed)         1.639     2.933    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/s00_axi_aclk
    SLICE_X36Y79         FDCE                                         r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y79         FDCE (Prop_fdce_C_Q)         0.518     3.451 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/count_reg[3]/Q
                         net (fo=8, routed)           0.825     4.276    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/cpt_dist_us[3]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[3]_P[6])
                                                      3.841     8.117 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult1/P[6]
                         net (fo=11, routed)          1.377     9.495    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult1_n_99
    SLICE_X37Y74         LUT3 (Prop_lut3_I0_O)        0.152     9.647 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__1_i_3/O
                         net (fo=1, routed)           0.572    10.218    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__1_i_3_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    10.940 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__1/CO[3]
                         net (fo=1, routed)           0.009    10.949    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__1_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.066 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.066    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__2_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.389 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__3/O[1]
                         net (fo=23, routed)          1.037    12.427    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__3_n_6
    SLICE_X40Y77         LUT3 (Prop_lut3_I0_O)        0.334    12.761 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry_i_1/O
                         net (fo=1, routed)           0.546    13.307    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry_i_1_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    13.894 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry/CO[3]
                         net (fo=1, routed)           0.000    13.894    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.008 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.008    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry__0_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.230 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry__1/O[0]
                         net (fo=3, routed)           0.584    14.814    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry__1_n_7
    SLICE_X40Y77         LUT3 (Prop_lut3_I1_O)        0.292    15.106 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__0_i_1/O
                         net (fo=1, routed)           0.636    15.742    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__0_i_1_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.604    16.346 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.346    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__0_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.669 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__1/O[1]
                         net (fo=3, routed)           0.561    17.230    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__1_n_6
    SLICE_X37Y78         LUT4 (Prop_lut4_I2_O)        0.306    17.536 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__123_carry__2_i_5/O
                         net (fo=1, routed)           0.000    17.536    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__123_carry__2_i_5_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    18.106 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__123_carry__2/CO[2]
                         net (fo=4, routed)           0.454    18.560    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__123_carry__2_n_1
    SLICE_X38Y79         LUT3 (Prop_lut3_I2_O)        0.305    18.865 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult[7]_i_3/O
                         net (fo=5, routed)           0.196    19.062    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult[7]_i_3_n_0
    SLICE_X38Y79         LUT6 (Prop_lut6_I1_O)        0.328    19.390 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult[3]_i_1/O
                         net (fo=1, routed)           0.000    19.390    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/p_2_in[3]
    SLICE_X38Y79         FDCE                                         r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_ip_ultrasons_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_ip_ultrasons_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_ip_ultrasons_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=788, routed)         1.468    22.647    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s00_axi_aclk
    SLICE_X38Y79         FDCE                                         r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult_reg[3]/C
                         clock pessimism              0.263    22.910    
                         clock uncertainty           -0.302    22.608    
    SLICE_X38Y79         FDCE (Setup_fdce_C_D)        0.081    22.689    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult_reg[3]
  -------------------------------------------------------------------
                         required time                         22.689    
                         arrival time                         -19.390    
  -------------------------------------------------------------------
                         slack                                  3.299    

Slack (MET) :             3.380ns  (required time - arrival time)
  Source:                 design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.374ns  (logic 9.462ns (57.787%)  route 6.912ns (42.213%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=1 LUT3=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 22.647 - 20.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ip_ultrasons_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ip_ultrasons_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ip_ultrasons_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=788, routed)         1.639     2.933    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/s00_axi_aclk
    SLICE_X36Y79         FDCE                                         r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y79         FDCE (Prop_fdce_C_Q)         0.518     3.451 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/count_reg[3]/Q
                         net (fo=8, routed)           0.825     4.276    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/cpt_dist_us[3]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[3]_P[6])
                                                      3.841     8.117 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult1/P[6]
                         net (fo=11, routed)          1.377     9.495    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult1_n_99
    SLICE_X37Y74         LUT3 (Prop_lut3_I0_O)        0.152     9.647 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__1_i_3/O
                         net (fo=1, routed)           0.572    10.218    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__1_i_3_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    10.940 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__1/CO[3]
                         net (fo=1, routed)           0.009    10.949    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__1_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.066 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.066    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__2_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.389 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__3/O[1]
                         net (fo=23, routed)          1.037    12.427    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__3_n_6
    SLICE_X40Y77         LUT3 (Prop_lut3_I0_O)        0.334    12.761 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry_i_1/O
                         net (fo=1, routed)           0.546    13.307    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry_i_1_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    13.894 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry/CO[3]
                         net (fo=1, routed)           0.000    13.894    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.008 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.008    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry__0_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.230 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry__1/O[0]
                         net (fo=3, routed)           0.584    14.814    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry__1_n_7
    SLICE_X40Y77         LUT3 (Prop_lut3_I1_O)        0.292    15.106 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__0_i_1/O
                         net (fo=1, routed)           0.636    15.742    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__0_i_1_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.604    16.346 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.346    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__0_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.669 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__1/O[1]
                         net (fo=3, routed)           0.561    17.230    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__1_n_6
    SLICE_X37Y78         LUT4 (Prop_lut4_I2_O)        0.306    17.536 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__123_carry__2_i_5/O
                         net (fo=1, routed)           0.000    17.536    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__123_carry__2_i_5_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    18.106 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__123_carry__2/CO[2]
                         net (fo=4, routed)           0.482    18.588    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__123_carry__2_n_1
    SLICE_X38Y79         LUT6 (Prop_lut6_I1_O)        0.313    18.901 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult[4]_i_2/O
                         net (fo=1, routed)           0.282    19.183    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult[4]_i_2_n_0
    SLICE_X38Y79         LUT4 (Prop_lut4_I0_O)        0.124    19.307 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult[4]_i_1/O
                         net (fo=1, routed)           0.000    19.307    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/p_2_in[4]
    SLICE_X38Y79         FDCE                                         r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_ip_ultrasons_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_ip_ultrasons_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_ip_ultrasons_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=788, routed)         1.468    22.647    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s00_axi_aclk
    SLICE_X38Y79         FDCE                                         r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult_reg[4]/C
                         clock pessimism              0.263    22.910    
                         clock uncertainty           -0.302    22.608    
    SLICE_X38Y79         FDCE (Setup_fdce_C_D)        0.079    22.687    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult_reg[4]
  -------------------------------------------------------------------
                         required time                         22.687    
                         arrival time                         -19.307    
  -------------------------------------------------------------------
                         slack                                  3.380    

Slack (MET) :             3.781ns  (required time - arrival time)
  Source:                 design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.924ns  (logic 9.338ns (58.641%)  route 6.586ns (41.359%))
  Logic Levels:           15  (CARRY4=9 DSP48E1=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 22.647 - 20.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ip_ultrasons_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ip_ultrasons_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ip_ultrasons_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=788, routed)         1.639     2.933    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/s00_axi_aclk
    SLICE_X36Y79         FDCE                                         r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y79         FDCE (Prop_fdce_C_Q)         0.518     3.451 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/count_reg[3]/Q
                         net (fo=8, routed)           0.825     4.276    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/cpt_dist_us[3]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[3]_P[6])
                                                      3.841     8.117 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult1/P[6]
                         net (fo=11, routed)          1.377     9.495    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult1_n_99
    SLICE_X37Y74         LUT3 (Prop_lut3_I0_O)        0.152     9.647 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__1_i_3/O
                         net (fo=1, routed)           0.572    10.218    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__1_i_3_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    10.940 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__1/CO[3]
                         net (fo=1, routed)           0.009    10.949    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__1_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.066 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.066    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__2_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.389 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__3/O[1]
                         net (fo=23, routed)          1.037    12.427    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__3_n_6
    SLICE_X40Y77         LUT3 (Prop_lut3_I0_O)        0.334    12.761 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry_i_1/O
                         net (fo=1, routed)           0.546    13.307    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry_i_1_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    13.894 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry/CO[3]
                         net (fo=1, routed)           0.000    13.894    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.008 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.008    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry__0_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.230 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry__1/O[0]
                         net (fo=3, routed)           0.584    14.814    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry__1_n_7
    SLICE_X40Y77         LUT3 (Prop_lut3_I1_O)        0.292    15.106 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__0_i_1/O
                         net (fo=1, routed)           0.636    15.742    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__0_i_1_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.604    16.346 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.346    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__0_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.669 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__1/O[1]
                         net (fo=3, routed)           0.561    17.230    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__1_n_6
    SLICE_X37Y78         LUT4 (Prop_lut4_I2_O)        0.306    17.536 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__123_carry__2_i_5/O
                         net (fo=1, routed)           0.000    17.536    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__123_carry__2_i_5_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    18.106 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__123_carry__2/CO[2]
                         net (fo=4, routed)           0.438    18.544    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__123_carry__2_n_1
    SLICE_X37Y79         LUT6 (Prop_lut6_I4_O)        0.313    18.857 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult[1]_i_1/O
                         net (fo=1, routed)           0.000    18.857    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/p_2_in[1]
    SLICE_X37Y79         FDCE                                         r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_ip_ultrasons_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_ip_ultrasons_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_ip_ultrasons_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=788, routed)         1.468    22.647    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s00_axi_aclk
    SLICE_X37Y79         FDCE                                         r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult_reg[1]/C
                         clock pessimism              0.264    22.911    
                         clock uncertainty           -0.302    22.609    
    SLICE_X37Y79         FDCE (Setup_fdce_C_D)        0.029    22.638    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult_reg[1]
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.857    
  -------------------------------------------------------------------
                         slack                                  3.781    

Slack (MET) :             3.812ns  (required time - arrival time)
  Source:                 design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.940ns  (logic 9.338ns (58.582%)  route 6.602ns (41.418%))
  Logic Levels:           15  (CARRY4=9 DSP48E1=1 LUT3=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 22.647 - 20.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ip_ultrasons_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ip_ultrasons_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ip_ultrasons_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=788, routed)         1.639     2.933    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/s00_axi_aclk
    SLICE_X36Y79         FDCE                                         r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y79         FDCE (Prop_fdce_C_Q)         0.518     3.451 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/count_reg[3]/Q
                         net (fo=8, routed)           0.825     4.276    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/cpt_dist_us[3]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[3]_P[6])
                                                      3.841     8.117 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult1/P[6]
                         net (fo=11, routed)          1.377     9.495    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult1_n_99
    SLICE_X37Y74         LUT3 (Prop_lut3_I0_O)        0.152     9.647 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__1_i_3/O
                         net (fo=1, routed)           0.572    10.218    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__1_i_3_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    10.940 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__1/CO[3]
                         net (fo=1, routed)           0.009    10.949    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__1_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.066 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.066    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__2_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.389 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__3/O[1]
                         net (fo=23, routed)          1.037    12.427    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__3_n_6
    SLICE_X40Y77         LUT3 (Prop_lut3_I0_O)        0.334    12.761 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry_i_1/O
                         net (fo=1, routed)           0.546    13.307    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry_i_1_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    13.894 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry/CO[3]
                         net (fo=1, routed)           0.000    13.894    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.008 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.008    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry__0_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.230 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry__1/O[0]
                         net (fo=3, routed)           0.584    14.814    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry__1_n_7
    SLICE_X40Y77         LUT3 (Prop_lut3_I1_O)        0.292    15.106 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__0_i_1/O
                         net (fo=1, routed)           0.636    15.742    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__0_i_1_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.604    16.346 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.346    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__0_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.669 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__1/O[1]
                         net (fo=3, routed)           0.561    17.230    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__1_n_6
    SLICE_X37Y78         LUT4 (Prop_lut4_I2_O)        0.306    17.536 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__123_carry__2_i_5/O
                         net (fo=1, routed)           0.000    17.536    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__123_carry__2_i_5_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    18.106 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__123_carry__2/CO[2]
                         net (fo=4, routed)           0.454    18.560    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__123_carry__2_n_1
    SLICE_X38Y79         LUT5 (Prop_lut5_I1_O)        0.313    18.873 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult[0]_i_1/O
                         net (fo=1, routed)           0.000    18.873    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/p_2_in[0]
    SLICE_X38Y79         FDCE                                         r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_ip_ultrasons_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_ip_ultrasons_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_ip_ultrasons_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=788, routed)         1.468    22.647    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s00_axi_aclk
    SLICE_X38Y79         FDCE                                         r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult_reg[0]/C
                         clock pessimism              0.263    22.910    
                         clock uncertainty           -0.302    22.608    
    SLICE_X38Y79         FDCE (Setup_fdce_C_D)        0.077    22.685    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult_reg[0]
  -------------------------------------------------------------------
                         required time                         22.685    
                         arrival time                         -18.873    
  -------------------------------------------------------------------
                         slack                                  3.812    

Slack (MET) :             12.332ns  (required time - arrival time)
  Source:                 design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.086ns  (logic 2.526ns (35.648%)  route 4.560ns (64.352%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 22.659 - 20.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ip_ultrasons_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ip_ultrasons_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ip_ultrasons_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=788, routed)         1.892     3.186    design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y100        FDRE                                         r  design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.419     3.605 r  design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.840     4.445    design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X32Y100        LUT3 (Prop_lut3_I1_O)        0.321     4.766 f  design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.673     5.439    design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X33Y100        LUT6 (Prop_lut6_I3_O)        0.355     5.794 r  design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.481     6.275    design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X33Y101        LUT3 (Prop_lut3_I2_O)        0.124     6.399 r  design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=19, routed)          1.530     7.929    design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X30Y96         LUT4 (Prop_lut4_I3_O)        0.124     8.053 r  design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     8.053    design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X30Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.586 r  design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.586    design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X30Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.901 r  design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           1.036     9.937    design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X32Y97         LUT3 (Prop_lut3_I0_O)        0.335    10.272 r  design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000    10.272    design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X32Y97         FDRE                                         r  design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_ip_ultrasons_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_ip_ultrasons_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_ip_ultrasons_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=788, routed)         1.480    22.659    design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X32Y97         FDRE                                         r  design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.129    22.788    
                         clock uncertainty           -0.302    22.486    
    SLICE_X32Y97         FDRE (Setup_fdre_C_D)        0.118    22.604    design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         22.604    
                         arrival time                         -10.272    
  -------------------------------------------------------------------
                         slack                                 12.332    

Slack (MET) :             12.333ns  (required time - arrival time)
  Source:                 design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.048ns  (logic 2.505ns (35.542%)  route 4.543ns (64.458%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 22.659 - 20.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ip_ultrasons_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ip_ultrasons_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ip_ultrasons_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=788, routed)         1.892     3.186    design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y100        FDRE                                         r  design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.419     3.605 r  design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.840     4.445    design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X32Y100        LUT3 (Prop_lut3_I1_O)        0.321     4.766 f  design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.673     5.439    design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X33Y100        LUT6 (Prop_lut6_I3_O)        0.355     5.794 r  design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.481     6.275    design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X33Y101        LUT3 (Prop_lut3_I2_O)        0.124     6.399 r  design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=19, routed)          1.530     7.929    design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X30Y96         LUT4 (Prop_lut4_I3_O)        0.124     8.053 r  design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     8.053    design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X30Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.586 r  design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.586    design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X30Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.909 r  design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           1.019     9.928    design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X32Y97         LUT3 (Prop_lut3_I0_O)        0.306    10.234 r  design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000    10.234    design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X32Y97         FDRE                                         r  design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_ip_ultrasons_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_ip_ultrasons_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_ip_ultrasons_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=788, routed)         1.480    22.659    design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X32Y97         FDRE                                         r  design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.129    22.788    
                         clock uncertainty           -0.302    22.486    
    SLICE_X32Y97         FDRE (Setup_fdre_C_D)        0.081    22.567    design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         22.567    
                         arrival time                         -10.234    
  -------------------------------------------------------------------
                         slack                                 12.333    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.389%)  route 0.118ns (45.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ip_ultrasons_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ip_ultrasons_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ip_ultrasons_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=788, routed)         0.576     0.912    design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y96         FDRE                                         r  design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y96         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.118     1.171    design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y96         SRL16E                                       r  design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ip_ultrasons_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ip_ultrasons_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ip_ultrasons_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=788, routed)         0.843     1.209    design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y96         SRL16E                                       r  design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.264     0.945    
    SLICE_X26Y96         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.128    design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.185%)  route 0.119ns (45.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ip_ultrasons_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ip_ultrasons_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ip_ultrasons_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=788, routed)         0.569     0.905    design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y81         FDRE                                         r  design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y81         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.119     1.165    design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X26Y81         SRLC32E                                      r  design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ip_ultrasons_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ip_ultrasons_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ip_ultrasons_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=788, routed)         0.834     1.200    design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y81         SRLC32E                                      r  design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.264     0.936    
    SLICE_X26Y81         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.119    design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.119    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ip_ultrasons_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ip_ultrasons_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ip_ultrasons_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=788, routed)         0.575     0.911    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y92         FDRE                                         r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/axi_rdata_reg[9]/Q
                         net (fo=1, routed)           0.113     1.165    design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X30Y91         SRLC32E                                      r  design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ip_ultrasons_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ip_ultrasons_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ip_ultrasons_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=788, routed)         0.843     1.209    design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y91         SRLC32E                                      r  design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.302%)  route 0.170ns (54.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ip_ultrasons_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ip_ultrasons_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ip_ultrasons_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=788, routed)         0.571     0.907    design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y83         FDRE                                         r  design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y83         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.170     1.218    design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X26Y84         SRLC32E                                      r  design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ip_ultrasons_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ip_ultrasons_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ip_ultrasons_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=788, routed)         0.837     1.203    design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y84         SRLC32E                                      r  design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.264     0.939    
    SLICE_X26Y84         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.122    design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.218    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.672%)  route 0.161ns (53.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ip_ultrasons_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ip_ultrasons_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ip_ultrasons_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=788, routed)         0.571     0.907    design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y83         FDRE                                         r  design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y83         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.161     1.209    design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[7]
    SLICE_X30Y81         SRLC32E                                      r  design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ip_ultrasons_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ip_ultrasons_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ip_ultrasons_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=788, routed)         0.835     1.201    design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y81         SRLC32E                                      r  design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.282     0.919    
    SLICE_X30Y81         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.102    design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.209    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.228%)  route 0.119ns (45.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ip_ultrasons_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ip_ultrasons_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ip_ultrasons_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=788, routed)         0.577     0.913    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y98         FDRE                                         r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/axi_rdata_reg[26]/Q
                         net (fo=1, routed)           0.119     1.173    design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[26]
    SLICE_X26Y98         SRLC32E                                      r  design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ip_ultrasons_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ip_ultrasons_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ip_ultrasons_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=788, routed)         0.844     1.210    design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y98         SRLC32E                                      r  design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
                         clock pessimism             -0.264     0.946    
    SLICE_X26Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.063    design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.595%)  route 0.117ns (45.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ip_ultrasons_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ip_ultrasons_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ip_ultrasons_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=788, routed)         0.569     0.905    design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y81         FDRE                                         r  design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y81         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/Q
                         net (fo=1, routed)           0.117     1.163    design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[2]
    SLICE_X26Y81         SRLC32E                                      r  design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ip_ultrasons_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ip_ultrasons_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ip_ultrasons_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=788, routed)         0.834     1.200    design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y81         SRLC32E                                      r  design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
                         clock pessimism             -0.264     0.936    
    SLICE_X26Y81         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.051    design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.389%)  route 0.118ns (45.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ip_ultrasons_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ip_ultrasons_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ip_ultrasons_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=788, routed)         0.576     0.912    design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y96         FDRE                                         r  design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y96         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/Q
                         net (fo=1, routed)           0.118     1.171    design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[10]
    SLICE_X26Y96         SRL16E                                       r  design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ip_ultrasons_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ip_ultrasons_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ip_ultrasons_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=788, routed)         0.843     1.209    design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y96         SRL16E                                       r  design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
                         clock pessimism             -0.264     0.945    
    SLICE_X26Y96         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.054    design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ip_ultrasons_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ip_ultrasons_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ip_ultrasons_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=788, routed)         0.575     0.911    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y91         FDRE                                         r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y91         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/axi_rdata_reg[1]/Q
                         net (fo=1, routed)           0.110     1.162    design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[1]
    SLICE_X30Y90         SRLC32E                                      r  design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ip_ultrasons_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ip_ultrasons_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ip_ultrasons_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=788, routed)         0.843     1.209    design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y90         SRLC32E                                      r  design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.044    design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.789%)  route 0.172ns (51.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ip_ultrasons_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ip_ultrasons_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ip_ultrasons_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=788, routed)         0.575     0.911    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y92         FDRE                                         r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDRE (Prop_fdre_C_Q)         0.164     1.075 r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/axi_rdata_reg[7]/Q
                         net (fo=1, routed)           0.172     1.247    design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X26Y92         SRLC32E                                      r  design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ip_ultrasons_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ip_ultrasons_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ip_ultrasons_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=788, routed)         0.842     1.208    design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y92         SRLC32E                                      r  design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.264     0.944    
    SLICE_X26Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.127    design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_ip_ultrasons_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  design_ip_ultrasons_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X38Y81    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_delay_ms/count_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X38Y81    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_delay_ms/count_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X38Y81    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_delay_ms/count_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X39Y81    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_delay_ms/count_reg[3]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X40Y81    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_delay_ms/count_reg[4]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X40Y81    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_delay_ms/count_reg[5]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X38Y79    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X37Y79    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X40Y79    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult_reg[2]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X26Y90    design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X26Y90    design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y91    design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y91    design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y91    design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y91    design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y91    design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y91    design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y93    design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y93    design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y98    design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X26Y84    design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X26Y84    design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X26Y84    design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y81    design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y81    design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y81    design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y81    design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X26Y84    design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X26Y90    design_ip_ultrasons_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       13.905ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.052ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.905ns  (required time - arrival time)
  Source:                 design_ip_ultrasons_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.822ns  (logic 0.670ns (13.894%)  route 4.152ns (86.106%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 22.647 - 20.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ip_ultrasons_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ip_ultrasons_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ip_ultrasons_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=788, routed)         1.845     3.139    design_ip_ultrasons_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X32Y101        FDRE                                         r  design_ip_ultrasons_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  design_ip_ultrasons_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.396     5.053    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/s00_axi_aresetn
    SLICE_X33Y90         LUT1 (Prop_lut1_I0_O)        0.152     5.205 f  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/en_ult_inv_i_2/O
                         net (fo=185, routed)         2.756     7.961    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/en_cpt_dist2
    SLICE_X37Y79         FDCE                                         f  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_ip_ultrasons_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_ip_ultrasons_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_ip_ultrasons_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=788, routed)         1.468    22.647    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s00_axi_aclk
    SLICE_X37Y79         FDCE                                         r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult_reg[1]/C
                         clock pessimism              0.129    22.776    
                         clock uncertainty           -0.302    22.474    
    SLICE_X37Y79         FDCE (Recov_fdce_C_CLR)     -0.607    21.867    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult_reg[1]
  -------------------------------------------------------------------
                         required time                         21.867    
                         arrival time                          -7.961    
  -------------------------------------------------------------------
                         slack                                 13.905    

Slack (MET) :             13.991ns  (required time - arrival time)
  Source:                 design_ip_ultrasons_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.822ns  (logic 0.670ns (13.894%)  route 4.152ns (86.106%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 22.647 - 20.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ip_ultrasons_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ip_ultrasons_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ip_ultrasons_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=788, routed)         1.845     3.139    design_ip_ultrasons_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X32Y101        FDRE                                         r  design_ip_ultrasons_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  design_ip_ultrasons_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.396     5.053    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/s00_axi_aresetn
    SLICE_X33Y90         LUT1 (Prop_lut1_I0_O)        0.152     5.205 f  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/en_ult_inv_i_2/O
                         net (fo=185, routed)         2.756     7.961    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/AR[0]
    SLICE_X36Y79         FDCE                                         f  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_ip_ultrasons_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_ip_ultrasons_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_ip_ultrasons_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=788, routed)         1.468    22.647    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/s00_axi_aclk
    SLICE_X36Y79         FDCE                                         r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/count_reg[0]/C
                         clock pessimism              0.129    22.776    
                         clock uncertainty           -0.302    22.474    
    SLICE_X36Y79         FDCE (Recov_fdce_C_CLR)     -0.521    21.953    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/count_reg[0]
  -------------------------------------------------------------------
                         required time                         21.953    
                         arrival time                          -7.961    
  -------------------------------------------------------------------
                         slack                                 13.991    

Slack (MET) :             13.991ns  (required time - arrival time)
  Source:                 design_ip_ultrasons_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.822ns  (logic 0.670ns (13.894%)  route 4.152ns (86.106%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 22.647 - 20.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ip_ultrasons_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ip_ultrasons_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ip_ultrasons_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=788, routed)         1.845     3.139    design_ip_ultrasons_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X32Y101        FDRE                                         r  design_ip_ultrasons_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  design_ip_ultrasons_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.396     5.053    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/s00_axi_aresetn
    SLICE_X33Y90         LUT1 (Prop_lut1_I0_O)        0.152     5.205 f  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/en_ult_inv_i_2/O
                         net (fo=185, routed)         2.756     7.961    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/AR[0]
    SLICE_X36Y79         FDCE                                         f  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_ip_ultrasons_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_ip_ultrasons_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_ip_ultrasons_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=788, routed)         1.468    22.647    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/s00_axi_aclk
    SLICE_X36Y79         FDCE                                         r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/count_reg[1]/C
                         clock pessimism              0.129    22.776    
                         clock uncertainty           -0.302    22.474    
    SLICE_X36Y79         FDCE (Recov_fdce_C_CLR)     -0.521    21.953    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/count_reg[1]
  -------------------------------------------------------------------
                         required time                         21.953    
                         arrival time                          -7.961    
  -------------------------------------------------------------------
                         slack                                 13.991    

Slack (MET) :             13.991ns  (required time - arrival time)
  Source:                 design_ip_ultrasons_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.822ns  (logic 0.670ns (13.894%)  route 4.152ns (86.106%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 22.647 - 20.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ip_ultrasons_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ip_ultrasons_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ip_ultrasons_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=788, routed)         1.845     3.139    design_ip_ultrasons_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X32Y101        FDRE                                         r  design_ip_ultrasons_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  design_ip_ultrasons_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.396     5.053    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/s00_axi_aresetn
    SLICE_X33Y90         LUT1 (Prop_lut1_I0_O)        0.152     5.205 f  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/en_ult_inv_i_2/O
                         net (fo=185, routed)         2.756     7.961    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/AR[0]
    SLICE_X36Y79         FDCE                                         f  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_ip_ultrasons_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_ip_ultrasons_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_ip_ultrasons_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=788, routed)         1.468    22.647    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/s00_axi_aclk
    SLICE_X36Y79         FDCE                                         r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/count_reg[2]/C
                         clock pessimism              0.129    22.776    
                         clock uncertainty           -0.302    22.474    
    SLICE_X36Y79         FDCE (Recov_fdce_C_CLR)     -0.521    21.953    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/count_reg[2]
  -------------------------------------------------------------------
                         required time                         21.953    
                         arrival time                          -7.961    
  -------------------------------------------------------------------
                         slack                                 13.991    

Slack (MET) :             13.991ns  (required time - arrival time)
  Source:                 design_ip_ultrasons_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.822ns  (logic 0.670ns (13.894%)  route 4.152ns (86.106%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 22.647 - 20.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ip_ultrasons_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ip_ultrasons_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ip_ultrasons_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=788, routed)         1.845     3.139    design_ip_ultrasons_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X32Y101        FDRE                                         r  design_ip_ultrasons_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  design_ip_ultrasons_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.396     5.053    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/s00_axi_aresetn
    SLICE_X33Y90         LUT1 (Prop_lut1_I0_O)        0.152     5.205 f  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/en_ult_inv_i_2/O
                         net (fo=185, routed)         2.756     7.961    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/AR[0]
    SLICE_X36Y79         FDCE                                         f  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_ip_ultrasons_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_ip_ultrasons_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_ip_ultrasons_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=788, routed)         1.468    22.647    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/s00_axi_aclk
    SLICE_X36Y79         FDCE                                         r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/count_reg[3]/C
                         clock pessimism              0.129    22.776    
                         clock uncertainty           -0.302    22.474    
    SLICE_X36Y79         FDCE (Recov_fdce_C_CLR)     -0.521    21.953    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/count_reg[3]
  -------------------------------------------------------------------
                         required time                         21.953    
                         arrival time                          -7.961    
  -------------------------------------------------------------------
                         slack                                 13.991    

Slack (MET) :             14.249ns  (required time - arrival time)
  Source:                 design_ip_ultrasons_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.479ns  (logic 0.670ns (14.960%)  route 3.809ns (85.040%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 22.647 - 20.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ip_ultrasons_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ip_ultrasons_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ip_ultrasons_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=788, routed)         1.845     3.139    design_ip_ultrasons_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X32Y101        FDRE                                         r  design_ip_ultrasons_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  design_ip_ultrasons_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.396     5.053    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/s00_axi_aresetn
    SLICE_X33Y90         LUT1 (Prop_lut1_I0_O)        0.152     5.205 f  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/en_ult_inv_i_2/O
                         net (fo=185, routed)         2.413     7.618    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/en_cpt_dist2
    SLICE_X40Y79         FDCE                                         f  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_ip_ultrasons_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_ip_ultrasons_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_ip_ultrasons_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=788, routed)         1.468    22.647    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s00_axi_aclk
    SLICE_X40Y79         FDCE                                         r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult_reg[2]/C
                         clock pessimism              0.129    22.776    
                         clock uncertainty           -0.302    22.474    
    SLICE_X40Y79         FDCE (Recov_fdce_C_CLR)     -0.607    21.867    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult_reg[2]
  -------------------------------------------------------------------
                         required time                         21.867    
                         arrival time                          -7.618    
  -------------------------------------------------------------------
                         slack                                 14.249    

Slack (MET) :             14.249ns  (required time - arrival time)
  Source:                 design_ip_ultrasons_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.479ns  (logic 0.670ns (14.960%)  route 3.809ns (85.040%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 22.647 - 20.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ip_ultrasons_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ip_ultrasons_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ip_ultrasons_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=788, routed)         1.845     3.139    design_ip_ultrasons_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X32Y101        FDRE                                         r  design_ip_ultrasons_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  design_ip_ultrasons_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.396     5.053    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/s00_axi_aresetn
    SLICE_X33Y90         LUT1 (Prop_lut1_I0_O)        0.152     5.205 f  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/en_ult_inv_i_2/O
                         net (fo=185, routed)         2.413     7.618    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/en_cpt_dist2
    SLICE_X40Y79         FDCE                                         f  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_ip_ultrasons_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_ip_ultrasons_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_ip_ultrasons_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=788, routed)         1.468    22.647    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s00_axi_aclk
    SLICE_X40Y79         FDCE                                         r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult_reg[5]/C
                         clock pessimism              0.129    22.776    
                         clock uncertainty           -0.302    22.474    
    SLICE_X40Y79         FDCE (Recov_fdce_C_CLR)     -0.607    21.867    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult_reg[5]
  -------------------------------------------------------------------
                         required time                         21.867    
                         arrival time                          -7.618    
  -------------------------------------------------------------------
                         slack                                 14.249    

Slack (MET) :             14.249ns  (required time - arrival time)
  Source:                 design_ip_ultrasons_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.479ns  (logic 0.670ns (14.960%)  route 3.809ns (85.040%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 22.647 - 20.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ip_ultrasons_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ip_ultrasons_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ip_ultrasons_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=788, routed)         1.845     3.139    design_ip_ultrasons_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X32Y101        FDRE                                         r  design_ip_ultrasons_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  design_ip_ultrasons_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.396     5.053    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/s00_axi_aresetn
    SLICE_X33Y90         LUT1 (Prop_lut1_I0_O)        0.152     5.205 f  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/en_ult_inv_i_2/O
                         net (fo=185, routed)         2.413     7.618    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/en_cpt_dist2
    SLICE_X40Y79         FDCE                                         f  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_ip_ultrasons_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_ip_ultrasons_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_ip_ultrasons_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=788, routed)         1.468    22.647    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s00_axi_aclk
    SLICE_X40Y79         FDCE                                         r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult_reg[6]/C
                         clock pessimism              0.129    22.776    
                         clock uncertainty           -0.302    22.474    
    SLICE_X40Y79         FDCE (Recov_fdce_C_CLR)     -0.607    21.867    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult_reg[6]
  -------------------------------------------------------------------
                         required time                         21.867    
                         arrival time                          -7.618    
  -------------------------------------------------------------------
                         slack                                 14.249    

Slack (MET) :             14.249ns  (required time - arrival time)
  Source:                 design_ip_ultrasons_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.479ns  (logic 0.670ns (14.960%)  route 3.809ns (85.040%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 22.647 - 20.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ip_ultrasons_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ip_ultrasons_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ip_ultrasons_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=788, routed)         1.845     3.139    design_ip_ultrasons_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X32Y101        FDRE                                         r  design_ip_ultrasons_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  design_ip_ultrasons_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.396     5.053    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/s00_axi_aresetn
    SLICE_X33Y90         LUT1 (Prop_lut1_I0_O)        0.152     5.205 f  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/en_ult_inv_i_2/O
                         net (fo=185, routed)         2.413     7.618    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/en_cpt_dist2
    SLICE_X40Y79         FDCE                                         f  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_ip_ultrasons_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_ip_ultrasons_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_ip_ultrasons_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=788, routed)         1.468    22.647    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s00_axi_aclk
    SLICE_X40Y79         FDCE                                         r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult_reg[7]/C
                         clock pessimism              0.129    22.776    
                         clock uncertainty           -0.302    22.474    
    SLICE_X40Y79         FDCE (Recov_fdce_C_CLR)     -0.607    21.867    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult_reg[7]
  -------------------------------------------------------------------
                         required time                         21.867    
                         arrival time                          -7.618    
  -------------------------------------------------------------------
                         slack                                 14.249    

Slack (MET) :             14.390ns  (required time - arrival time)
  Source:                 design_ip_ultrasons_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_delay_ms/count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.338ns  (logic 0.670ns (15.444%)  route 3.668ns (84.556%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 22.648 - 20.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ip_ultrasons_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ip_ultrasons_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ip_ultrasons_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=788, routed)         1.845     3.139    design_ip_ultrasons_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X32Y101        FDRE                                         r  design_ip_ultrasons_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  design_ip_ultrasons_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.396     5.053    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/s00_axi_aresetn
    SLICE_X33Y90         LUT1 (Prop_lut1_I0_O)        0.152     5.205 f  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/en_ult_inv_i_2/O
                         net (fo=185, routed)         2.272     7.477    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_delay_ms/AR[0]
    SLICE_X39Y81         FDCE                                         f  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_delay_ms/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_ip_ultrasons_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_ip_ultrasons_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_ip_ultrasons_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=788, routed)         1.469    22.648    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_delay_ms/s00_axi_aclk
    SLICE_X39Y81         FDCE                                         r  design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_delay_ms/count_reg[3]/C
                         clock pessimism              0.129    22.777    
                         clock uncertainty           -0.302    22.475    
    SLICE_X39Y81         FDCE (Recov_fdce_C_CLR)     -0.607    21.868    design_ip_ultrasons_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_delay_ms/count_reg[3]
  -------------------------------------------------------------------
                         required time                         21.868    
                         arrival time                          -7.477    
  -------------------------------------------------------------------
                         slack                                 14.390    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.052ns  (arrival time - required time)
  Source:                 design_ip_ultrasons_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ip_ultrasons_i/time_pulse_0/U0/cpt_1ms_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.156ns  (logic 0.209ns (18.078%)  route 0.947ns (81.922%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ip_ultrasons_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ip_ultrasons_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ip_ultrasons_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=788, routed)         0.641     0.977    design_ip_ultrasons_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X32Y101        FDRE                                         r  design_ip_ultrasons_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  design_ip_ultrasons_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.694     1.835    design_ip_ultrasons_i/time_pulse_0/U0/rst_n
    SLICE_X33Y82         LUT1 (Prop_lut1_I0_O)        0.045     1.880 f  design_ip_ultrasons_i/time_pulse_0/U0/pulse_1us_i_2/O
                         net (fo=18, routed)          0.253     2.133    design_ip_ultrasons_i/time_pulse_0/U0/pulse_1us_i_2_n_0
    SLICE_X32Y82         FDCE                                         f  design_ip_ultrasons_i/time_pulse_0/U0/cpt_1ms_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ip_ultrasons_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ip_ultrasons_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ip_ultrasons_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=788, routed)         0.817     1.183    design_ip_ultrasons_i/time_pulse_0/U0/clk
    SLICE_X32Y82         FDCE                                         r  design_ip_ultrasons_i/time_pulse_0/U0/cpt_1ms_reg[3]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X32Y82         FDCE (Remov_fdce_C_CLR)     -0.067     1.081    design_ip_ultrasons_i/time_pulse_0/U0/cpt_1ms_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.081    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  1.052    

Slack (MET) :             1.052ns  (arrival time - required time)
  Source:                 design_ip_ultrasons_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ip_ultrasons_i/time_pulse_0/U0/cpt_1ms_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.156ns  (logic 0.209ns (18.078%)  route 0.947ns (81.922%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ip_ultrasons_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ip_ultrasons_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ip_ultrasons_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=788, routed)         0.641     0.977    design_ip_ultrasons_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X32Y101        FDRE                                         r  design_ip_ultrasons_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  design_ip_ultrasons_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.694     1.835    design_ip_ultrasons_i/time_pulse_0/U0/rst_n
    SLICE_X33Y82         LUT1 (Prop_lut1_I0_O)        0.045     1.880 f  design_ip_ultrasons_i/time_pulse_0/U0/pulse_1us_i_2/O
                         net (fo=18, routed)          0.253     2.133    design_ip_ultrasons_i/time_pulse_0/U0/pulse_1us_i_2_n_0
    SLICE_X32Y82         FDCE                                         f  design_ip_ultrasons_i/time_pulse_0/U0/cpt_1ms_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ip_ultrasons_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ip_ultrasons_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ip_ultrasons_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=788, routed)         0.817     1.183    design_ip_ultrasons_i/time_pulse_0/U0/clk
    SLICE_X32Y82         FDCE                                         r  design_ip_ultrasons_i/time_pulse_0/U0/cpt_1ms_reg[4]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X32Y82         FDCE (Remov_fdce_C_CLR)     -0.067     1.081    design_ip_ultrasons_i/time_pulse_0/U0/cpt_1ms_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.081    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  1.052    

Slack (MET) :             1.053ns  (arrival time - required time)
  Source:                 design_ip_ultrasons_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ip_ultrasons_i/time_pulse_0/U0/cpt_1ms_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.157ns  (logic 0.209ns (18.060%)  route 0.948ns (81.940%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ip_ultrasons_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ip_ultrasons_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ip_ultrasons_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=788, routed)         0.641     0.977    design_ip_ultrasons_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X32Y101        FDRE                                         r  design_ip_ultrasons_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  design_ip_ultrasons_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.694     1.835    design_ip_ultrasons_i/time_pulse_0/U0/rst_n
    SLICE_X33Y82         LUT1 (Prop_lut1_I0_O)        0.045     1.880 f  design_ip_ultrasons_i/time_pulse_0/U0/pulse_1us_i_2/O
                         net (fo=18, routed)          0.255     2.134    design_ip_ultrasons_i/time_pulse_0/U0/pulse_1us_i_2_n_0
    SLICE_X34Y82         FDCE                                         f  design_ip_ultrasons_i/time_pulse_0/U0/cpt_1ms_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ip_ultrasons_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ip_ultrasons_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ip_ultrasons_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=788, routed)         0.817     1.183    design_ip_ultrasons_i/time_pulse_0/U0/clk
    SLICE_X34Y82         FDCE                                         r  design_ip_ultrasons_i/time_pulse_0/U0/cpt_1ms_reg[5]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X34Y82         FDCE (Remov_fdce_C_CLR)     -0.067     1.081    design_ip_ultrasons_i/time_pulse_0/U0/cpt_1ms_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.081    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                  1.053    

Slack (MET) :             1.053ns  (arrival time - required time)
  Source:                 design_ip_ultrasons_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ip_ultrasons_i/time_pulse_0/U0/cpt_1ms_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.157ns  (logic 0.209ns (18.060%)  route 0.948ns (81.940%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ip_ultrasons_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ip_ultrasons_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ip_ultrasons_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=788, routed)         0.641     0.977    design_ip_ultrasons_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X32Y101        FDRE                                         r  design_ip_ultrasons_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  design_ip_ultrasons_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.694     1.835    design_ip_ultrasons_i/time_pulse_0/U0/rst_n
    SLICE_X33Y82         LUT1 (Prop_lut1_I0_O)        0.045     1.880 f  design_ip_ultrasons_i/time_pulse_0/U0/pulse_1us_i_2/O
                         net (fo=18, routed)          0.255     2.134    design_ip_ultrasons_i/time_pulse_0/U0/pulse_1us_i_2_n_0
    SLICE_X34Y82         FDCE                                         f  design_ip_ultrasons_i/time_pulse_0/U0/cpt_1ms_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ip_ultrasons_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ip_ultrasons_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ip_ultrasons_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=788, routed)         0.817     1.183    design_ip_ultrasons_i/time_pulse_0/U0/clk
    SLICE_X34Y82         FDCE                                         r  design_ip_ultrasons_i/time_pulse_0/U0/cpt_1ms_reg[8]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X34Y82         FDCE (Remov_fdce_C_CLR)     -0.067     1.081    design_ip_ultrasons_i/time_pulse_0/U0/cpt_1ms_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.081    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                  1.053    

Slack (MET) :             1.053ns  (arrival time - required time)
  Source:                 design_ip_ultrasons_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ip_ultrasons_i/time_pulse_0/U0/cpt_1ms_reg[9]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.157ns  (logic 0.209ns (18.060%)  route 0.948ns (81.940%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ip_ultrasons_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ip_ultrasons_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ip_ultrasons_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=788, routed)         0.641     0.977    design_ip_ultrasons_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X32Y101        FDRE                                         r  design_ip_ultrasons_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  design_ip_ultrasons_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.694     1.835    design_ip_ultrasons_i/time_pulse_0/U0/rst_n
    SLICE_X33Y82         LUT1 (Prop_lut1_I0_O)        0.045     1.880 f  design_ip_ultrasons_i/time_pulse_0/U0/pulse_1us_i_2/O
                         net (fo=18, routed)          0.255     2.134    design_ip_ultrasons_i/time_pulse_0/U0/pulse_1us_i_2_n_0
    SLICE_X34Y82         FDCE                                         f  design_ip_ultrasons_i/time_pulse_0/U0/cpt_1ms_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ip_ultrasons_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ip_ultrasons_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ip_ultrasons_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=788, routed)         0.817     1.183    design_ip_ultrasons_i/time_pulse_0/U0/clk
    SLICE_X34Y82         FDCE                                         r  design_ip_ultrasons_i/time_pulse_0/U0/cpt_1ms_reg[9]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X34Y82         FDCE (Remov_fdce_C_CLR)     -0.067     1.081    design_ip_ultrasons_i/time_pulse_0/U0/cpt_1ms_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.081    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                  1.053    

Slack (MET) :             1.077ns  (arrival time - required time)
  Source:                 design_ip_ultrasons_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ip_ultrasons_i/time_pulse_0/U0/cpt_1ms_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.156ns  (logic 0.209ns (18.078%)  route 0.947ns (81.922%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ip_ultrasons_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ip_ultrasons_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ip_ultrasons_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=788, routed)         0.641     0.977    design_ip_ultrasons_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X32Y101        FDRE                                         r  design_ip_ultrasons_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  design_ip_ultrasons_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.694     1.835    design_ip_ultrasons_i/time_pulse_0/U0/rst_n
    SLICE_X33Y82         LUT1 (Prop_lut1_I0_O)        0.045     1.880 f  design_ip_ultrasons_i/time_pulse_0/U0/pulse_1us_i_2/O
                         net (fo=18, routed)          0.253     2.133    design_ip_ultrasons_i/time_pulse_0/U0/pulse_1us_i_2_n_0
    SLICE_X33Y82         FDCE                                         f  design_ip_ultrasons_i/time_pulse_0/U0/cpt_1ms_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ip_ultrasons_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ip_ultrasons_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ip_ultrasons_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=788, routed)         0.817     1.183    design_ip_ultrasons_i/time_pulse_0/U0/clk
    SLICE_X33Y82         FDCE                                         r  design_ip_ultrasons_i/time_pulse_0/U0/cpt_1ms_reg[0]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X33Y82         FDCE (Remov_fdce_C_CLR)     -0.092     1.056    design_ip_ultrasons_i/time_pulse_0/U0/cpt_1ms_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  1.077    

Slack (MET) :             1.077ns  (arrival time - required time)
  Source:                 design_ip_ultrasons_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ip_ultrasons_i/time_pulse_0/U0/cpt_1ms_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.156ns  (logic 0.209ns (18.078%)  route 0.947ns (81.922%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ip_ultrasons_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ip_ultrasons_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ip_ultrasons_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=788, routed)         0.641     0.977    design_ip_ultrasons_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X32Y101        FDRE                                         r  design_ip_ultrasons_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  design_ip_ultrasons_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.694     1.835    design_ip_ultrasons_i/time_pulse_0/U0/rst_n
    SLICE_X33Y82         LUT1 (Prop_lut1_I0_O)        0.045     1.880 f  design_ip_ultrasons_i/time_pulse_0/U0/pulse_1us_i_2/O
                         net (fo=18, routed)          0.253     2.133    design_ip_ultrasons_i/time_pulse_0/U0/pulse_1us_i_2_n_0
    SLICE_X33Y82         FDCE                                         f  design_ip_ultrasons_i/time_pulse_0/U0/cpt_1ms_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ip_ultrasons_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ip_ultrasons_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ip_ultrasons_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=788, routed)         0.817     1.183    design_ip_ultrasons_i/time_pulse_0/U0/clk
    SLICE_X33Y82         FDCE                                         r  design_ip_ultrasons_i/time_pulse_0/U0/cpt_1ms_reg[1]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X33Y82         FDCE (Remov_fdce_C_CLR)     -0.092     1.056    design_ip_ultrasons_i/time_pulse_0/U0/cpt_1ms_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  1.077    

Slack (MET) :             1.077ns  (arrival time - required time)
  Source:                 design_ip_ultrasons_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ip_ultrasons_i/time_pulse_0/U0/cpt_1ms_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.156ns  (logic 0.209ns (18.078%)  route 0.947ns (81.922%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ip_ultrasons_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ip_ultrasons_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ip_ultrasons_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=788, routed)         0.641     0.977    design_ip_ultrasons_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X32Y101        FDRE                                         r  design_ip_ultrasons_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  design_ip_ultrasons_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.694     1.835    design_ip_ultrasons_i/time_pulse_0/U0/rst_n
    SLICE_X33Y82         LUT1 (Prop_lut1_I0_O)        0.045     1.880 f  design_ip_ultrasons_i/time_pulse_0/U0/pulse_1us_i_2/O
                         net (fo=18, routed)          0.253     2.133    design_ip_ultrasons_i/time_pulse_0/U0/pulse_1us_i_2_n_0
    SLICE_X33Y82         FDCE                                         f  design_ip_ultrasons_i/time_pulse_0/U0/cpt_1ms_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ip_ultrasons_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ip_ultrasons_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ip_ultrasons_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=788, routed)         0.817     1.183    design_ip_ultrasons_i/time_pulse_0/U0/clk
    SLICE_X33Y82         FDCE                                         r  design_ip_ultrasons_i/time_pulse_0/U0/cpt_1ms_reg[2]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X33Y82         FDCE (Remov_fdce_C_CLR)     -0.092     1.056    design_ip_ultrasons_i/time_pulse_0/U0/cpt_1ms_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  1.077    

Slack (MET) :             1.077ns  (arrival time - required time)
  Source:                 design_ip_ultrasons_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ip_ultrasons_i/time_pulse_0/U0/cpt_1ms_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.156ns  (logic 0.209ns (18.078%)  route 0.947ns (81.922%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ip_ultrasons_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ip_ultrasons_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ip_ultrasons_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=788, routed)         0.641     0.977    design_ip_ultrasons_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X32Y101        FDRE                                         r  design_ip_ultrasons_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  design_ip_ultrasons_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.694     1.835    design_ip_ultrasons_i/time_pulse_0/U0/rst_n
    SLICE_X33Y82         LUT1 (Prop_lut1_I0_O)        0.045     1.880 f  design_ip_ultrasons_i/time_pulse_0/U0/pulse_1us_i_2/O
                         net (fo=18, routed)          0.253     2.133    design_ip_ultrasons_i/time_pulse_0/U0/pulse_1us_i_2_n_0
    SLICE_X33Y82         FDCE                                         f  design_ip_ultrasons_i/time_pulse_0/U0/cpt_1ms_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ip_ultrasons_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ip_ultrasons_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ip_ultrasons_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=788, routed)         0.817     1.183    design_ip_ultrasons_i/time_pulse_0/U0/clk
    SLICE_X33Y82         FDCE                                         r  design_ip_ultrasons_i/time_pulse_0/U0/cpt_1ms_reg[6]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X33Y82         FDCE (Remov_fdce_C_CLR)     -0.092     1.056    design_ip_ultrasons_i/time_pulse_0/U0/cpt_1ms_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  1.077    

Slack (MET) :             1.077ns  (arrival time - required time)
  Source:                 design_ip_ultrasons_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ip_ultrasons_i/time_pulse_0/U0/cpt_1ms_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.156ns  (logic 0.209ns (18.078%)  route 0.947ns (81.922%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ip_ultrasons_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ip_ultrasons_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ip_ultrasons_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=788, routed)         0.641     0.977    design_ip_ultrasons_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X32Y101        FDRE                                         r  design_ip_ultrasons_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  design_ip_ultrasons_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.694     1.835    design_ip_ultrasons_i/time_pulse_0/U0/rst_n
    SLICE_X33Y82         LUT1 (Prop_lut1_I0_O)        0.045     1.880 f  design_ip_ultrasons_i/time_pulse_0/U0/pulse_1us_i_2/O
                         net (fo=18, routed)          0.253     2.133    design_ip_ultrasons_i/time_pulse_0/U0/pulse_1us_i_2_n_0
    SLICE_X33Y82         FDCE                                         f  design_ip_ultrasons_i/time_pulse_0/U0/cpt_1ms_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ip_ultrasons_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ip_ultrasons_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ip_ultrasons_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=788, routed)         0.817     1.183    design_ip_ultrasons_i/time_pulse_0/U0/clk
    SLICE_X33Y82         FDCE                                         r  design_ip_ultrasons_i/time_pulse_0/U0/cpt_1ms_reg[7]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X33Y82         FDCE (Remov_fdce_C_CLR)     -0.092     1.056    design_ip_ultrasons_i/time_pulse_0/U0/cpt_1ms_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  1.077    





