

================================================================
== Vivado HLS Report for 'compute'
================================================================
* Date:           Thu Mar 31 15:01:39 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Conv1d
* Solution:       solution1_base
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.321 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      455|      455| 4.550 us | 4.550 us |  455|  455|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      453|      453|         5|          1|          1|   450|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 7 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%wt_buff_15_3_2_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_15_3_2_V_s)" [Conv1d/conv1d.cpp:36]   --->   Operation 8 'read' 'wt_buff_15_3_2_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%wt_buff_15_3_1_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_15_3_1_V_s)" [Conv1d/conv1d.cpp:36]   --->   Operation 9 'read' 'wt_buff_15_3_1_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%wt_buff_15_3_0_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_15_3_0_V_s)" [Conv1d/conv1d.cpp:36]   --->   Operation 10 'read' 'wt_buff_15_3_0_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%wt_buff_15_2_2_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_15_2_2_V_s)" [Conv1d/conv1d.cpp:36]   --->   Operation 11 'read' 'wt_buff_15_2_2_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%wt_buff_15_2_1_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_15_2_1_V_s)" [Conv1d/conv1d.cpp:36]   --->   Operation 12 'read' 'wt_buff_15_2_1_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%wt_buff_15_2_0_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_15_2_0_V_s)" [Conv1d/conv1d.cpp:36]   --->   Operation 13 'read' 'wt_buff_15_2_0_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%wt_buff_15_1_2_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_15_1_2_V_s)" [Conv1d/conv1d.cpp:36]   --->   Operation 14 'read' 'wt_buff_15_1_2_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%wt_buff_15_1_1_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_15_1_1_V_s)" [Conv1d/conv1d.cpp:36]   --->   Operation 15 'read' 'wt_buff_15_1_1_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%wt_buff_15_1_0_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_15_1_0_V_s)" [Conv1d/conv1d.cpp:36]   --->   Operation 16 'read' 'wt_buff_15_1_0_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%wt_buff_15_0_2_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_15_0_2_V_s)" [Conv1d/conv1d.cpp:36]   --->   Operation 17 'read' 'wt_buff_15_0_2_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%wt_buff_15_0_1_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_15_0_1_V_s)" [Conv1d/conv1d.cpp:36]   --->   Operation 18 'read' 'wt_buff_15_0_1_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%wt_buff_15_0_0_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_15_0_0_V_s)" [Conv1d/conv1d.cpp:36]   --->   Operation 19 'read' 'wt_buff_15_0_0_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%wt_buff_14_3_2_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_14_3_2_V_s)" [Conv1d/conv1d.cpp:36]   --->   Operation 20 'read' 'wt_buff_14_3_2_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%wt_buff_14_3_1_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_14_3_1_V_s)" [Conv1d/conv1d.cpp:36]   --->   Operation 21 'read' 'wt_buff_14_3_1_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%wt_buff_14_3_0_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_14_3_0_V_s)" [Conv1d/conv1d.cpp:36]   --->   Operation 22 'read' 'wt_buff_14_3_0_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%wt_buff_14_2_2_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_14_2_2_V_s)" [Conv1d/conv1d.cpp:36]   --->   Operation 23 'read' 'wt_buff_14_2_2_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%wt_buff_14_2_1_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_14_2_1_V_s)" [Conv1d/conv1d.cpp:36]   --->   Operation 24 'read' 'wt_buff_14_2_1_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%wt_buff_14_2_0_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_14_2_0_V_s)" [Conv1d/conv1d.cpp:36]   --->   Operation 25 'read' 'wt_buff_14_2_0_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%wt_buff_14_1_2_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_14_1_2_V_s)" [Conv1d/conv1d.cpp:36]   --->   Operation 26 'read' 'wt_buff_14_1_2_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%wt_buff_14_1_1_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_14_1_1_V_s)" [Conv1d/conv1d.cpp:36]   --->   Operation 27 'read' 'wt_buff_14_1_1_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%wt_buff_14_1_0_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_14_1_0_V_s)" [Conv1d/conv1d.cpp:36]   --->   Operation 28 'read' 'wt_buff_14_1_0_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%wt_buff_14_0_2_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_14_0_2_V_s)" [Conv1d/conv1d.cpp:36]   --->   Operation 29 'read' 'wt_buff_14_0_2_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%wt_buff_14_0_1_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_14_0_1_V_s)" [Conv1d/conv1d.cpp:36]   --->   Operation 30 'read' 'wt_buff_14_0_1_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%wt_buff_14_0_0_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_14_0_0_V_s)" [Conv1d/conv1d.cpp:36]   --->   Operation 31 'read' 'wt_buff_14_0_0_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%wt_buff_13_3_2_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_13_3_2_V_s)" [Conv1d/conv1d.cpp:36]   --->   Operation 32 'read' 'wt_buff_13_3_2_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%wt_buff_13_3_1_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_13_3_1_V_s)" [Conv1d/conv1d.cpp:36]   --->   Operation 33 'read' 'wt_buff_13_3_1_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%wt_buff_13_3_0_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_13_3_0_V_s)" [Conv1d/conv1d.cpp:36]   --->   Operation 34 'read' 'wt_buff_13_3_0_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%wt_buff_13_2_2_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_13_2_2_V_s)" [Conv1d/conv1d.cpp:36]   --->   Operation 35 'read' 'wt_buff_13_2_2_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%wt_buff_13_2_1_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_13_2_1_V_s)" [Conv1d/conv1d.cpp:36]   --->   Operation 36 'read' 'wt_buff_13_2_1_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%wt_buff_13_2_0_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_13_2_0_V_s)" [Conv1d/conv1d.cpp:36]   --->   Operation 37 'read' 'wt_buff_13_2_0_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%wt_buff_13_1_2_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_13_1_2_V_s)" [Conv1d/conv1d.cpp:36]   --->   Operation 38 'read' 'wt_buff_13_1_2_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%wt_buff_13_1_1_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_13_1_1_V_s)" [Conv1d/conv1d.cpp:36]   --->   Operation 39 'read' 'wt_buff_13_1_1_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%wt_buff_13_1_0_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_13_1_0_V_s)" [Conv1d/conv1d.cpp:36]   --->   Operation 40 'read' 'wt_buff_13_1_0_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%wt_buff_13_0_2_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_13_0_2_V_s)" [Conv1d/conv1d.cpp:36]   --->   Operation 41 'read' 'wt_buff_13_0_2_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%wt_buff_13_0_1_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_13_0_1_V_s)" [Conv1d/conv1d.cpp:36]   --->   Operation 42 'read' 'wt_buff_13_0_1_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%wt_buff_13_0_0_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_13_0_0_V_s)" [Conv1d/conv1d.cpp:36]   --->   Operation 43 'read' 'wt_buff_13_0_0_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%wt_buff_12_3_2_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_12_3_2_V_s)" [Conv1d/conv1d.cpp:36]   --->   Operation 44 'read' 'wt_buff_12_3_2_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%wt_buff_12_3_1_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_12_3_1_V_s)" [Conv1d/conv1d.cpp:36]   --->   Operation 45 'read' 'wt_buff_12_3_1_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%wt_buff_12_3_0_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_12_3_0_V_s)" [Conv1d/conv1d.cpp:36]   --->   Operation 46 'read' 'wt_buff_12_3_0_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%wt_buff_12_2_2_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_12_2_2_V_s)" [Conv1d/conv1d.cpp:36]   --->   Operation 47 'read' 'wt_buff_12_2_2_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%wt_buff_12_2_1_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_12_2_1_V_s)" [Conv1d/conv1d.cpp:36]   --->   Operation 48 'read' 'wt_buff_12_2_1_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%wt_buff_12_2_0_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_12_2_0_V_s)" [Conv1d/conv1d.cpp:36]   --->   Operation 49 'read' 'wt_buff_12_2_0_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%wt_buff_12_1_2_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_12_1_2_V_s)" [Conv1d/conv1d.cpp:36]   --->   Operation 50 'read' 'wt_buff_12_1_2_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%wt_buff_12_1_1_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_12_1_1_V_s)" [Conv1d/conv1d.cpp:36]   --->   Operation 51 'read' 'wt_buff_12_1_1_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%wt_buff_12_1_0_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_12_1_0_V_s)" [Conv1d/conv1d.cpp:36]   --->   Operation 52 'read' 'wt_buff_12_1_0_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%wt_buff_12_0_2_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_12_0_2_V_s)" [Conv1d/conv1d.cpp:36]   --->   Operation 53 'read' 'wt_buff_12_0_2_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%wt_buff_12_0_1_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_12_0_1_V_s)" [Conv1d/conv1d.cpp:36]   --->   Operation 54 'read' 'wt_buff_12_0_1_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%wt_buff_12_0_0_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_12_0_0_V_s)" [Conv1d/conv1d.cpp:36]   --->   Operation 55 'read' 'wt_buff_12_0_0_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%wt_buff_11_3_2_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_11_3_2_V_s)" [Conv1d/conv1d.cpp:36]   --->   Operation 56 'read' 'wt_buff_11_3_2_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%wt_buff_11_3_1_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_11_3_1_V_s)" [Conv1d/conv1d.cpp:36]   --->   Operation 57 'read' 'wt_buff_11_3_1_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%wt_buff_11_3_0_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_11_3_0_V_s)" [Conv1d/conv1d.cpp:36]   --->   Operation 58 'read' 'wt_buff_11_3_0_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%wt_buff_11_2_2_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_11_2_2_V_s)" [Conv1d/conv1d.cpp:36]   --->   Operation 59 'read' 'wt_buff_11_2_2_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%wt_buff_11_2_1_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_11_2_1_V_s)" [Conv1d/conv1d.cpp:36]   --->   Operation 60 'read' 'wt_buff_11_2_1_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%wt_buff_11_2_0_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_11_2_0_V_s)" [Conv1d/conv1d.cpp:36]   --->   Operation 61 'read' 'wt_buff_11_2_0_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%wt_buff_11_1_2_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_11_1_2_V_s)" [Conv1d/conv1d.cpp:36]   --->   Operation 62 'read' 'wt_buff_11_1_2_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%wt_buff_11_1_1_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_11_1_1_V_s)" [Conv1d/conv1d.cpp:36]   --->   Operation 63 'read' 'wt_buff_11_1_1_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%wt_buff_11_1_0_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_11_1_0_V_s)" [Conv1d/conv1d.cpp:36]   --->   Operation 64 'read' 'wt_buff_11_1_0_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%wt_buff_11_0_2_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_11_0_2_V_s)" [Conv1d/conv1d.cpp:36]   --->   Operation 65 'read' 'wt_buff_11_0_2_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%wt_buff_11_0_1_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_11_0_1_V_s)" [Conv1d/conv1d.cpp:36]   --->   Operation 66 'read' 'wt_buff_11_0_1_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%wt_buff_11_0_0_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_11_0_0_V_s)" [Conv1d/conv1d.cpp:36]   --->   Operation 67 'read' 'wt_buff_11_0_0_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%wt_buff_10_3_2_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_10_3_2_V_s)" [Conv1d/conv1d.cpp:36]   --->   Operation 68 'read' 'wt_buff_10_3_2_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%wt_buff_10_3_1_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_10_3_1_V_s)" [Conv1d/conv1d.cpp:36]   --->   Operation 69 'read' 'wt_buff_10_3_1_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%wt_buff_10_3_0_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_10_3_0_V_s)" [Conv1d/conv1d.cpp:36]   --->   Operation 70 'read' 'wt_buff_10_3_0_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%wt_buff_10_2_2_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_10_2_2_V_s)" [Conv1d/conv1d.cpp:36]   --->   Operation 71 'read' 'wt_buff_10_2_2_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%wt_buff_10_2_1_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_10_2_1_V_s)" [Conv1d/conv1d.cpp:36]   --->   Operation 72 'read' 'wt_buff_10_2_1_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%wt_buff_10_2_0_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_10_2_0_V_s)" [Conv1d/conv1d.cpp:36]   --->   Operation 73 'read' 'wt_buff_10_2_0_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%wt_buff_10_1_2_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_10_1_2_V_s)" [Conv1d/conv1d.cpp:36]   --->   Operation 74 'read' 'wt_buff_10_1_2_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%wt_buff_10_1_1_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_10_1_1_V_s)" [Conv1d/conv1d.cpp:36]   --->   Operation 75 'read' 'wt_buff_10_1_1_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%wt_buff_10_1_0_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_10_1_0_V_s)" [Conv1d/conv1d.cpp:36]   --->   Operation 76 'read' 'wt_buff_10_1_0_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%wt_buff_10_0_2_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_10_0_2_V_s)" [Conv1d/conv1d.cpp:36]   --->   Operation 77 'read' 'wt_buff_10_0_2_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%wt_buff_10_0_1_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_10_0_1_V_s)" [Conv1d/conv1d.cpp:36]   --->   Operation 78 'read' 'wt_buff_10_0_1_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%wt_buff_10_0_0_V_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_10_0_0_V_s)" [Conv1d/conv1d.cpp:36]   --->   Operation 79 'read' 'wt_buff_10_0_0_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%wt_buff_9_3_2_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_9_3_2_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 80 'read' 'wt_buff_9_3_2_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%wt_buff_9_3_1_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_9_3_1_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 81 'read' 'wt_buff_9_3_1_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%wt_buff_9_3_0_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_9_3_0_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 82 'read' 'wt_buff_9_3_0_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%wt_buff_9_2_2_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_9_2_2_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 83 'read' 'wt_buff_9_2_2_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%wt_buff_9_2_1_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_9_2_1_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 84 'read' 'wt_buff_9_2_1_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%wt_buff_9_2_0_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_9_2_0_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 85 'read' 'wt_buff_9_2_0_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%wt_buff_9_1_2_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_9_1_2_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 86 'read' 'wt_buff_9_1_2_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%wt_buff_9_1_1_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_9_1_1_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 87 'read' 'wt_buff_9_1_1_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%wt_buff_9_1_0_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_9_1_0_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 88 'read' 'wt_buff_9_1_0_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%wt_buff_9_0_2_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_9_0_2_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 89 'read' 'wt_buff_9_0_2_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%wt_buff_9_0_1_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_9_0_1_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 90 'read' 'wt_buff_9_0_1_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%wt_buff_9_0_0_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_9_0_0_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 91 'read' 'wt_buff_9_0_0_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%wt_buff_8_3_2_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_8_3_2_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 92 'read' 'wt_buff_8_3_2_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%wt_buff_8_3_1_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_8_3_1_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 93 'read' 'wt_buff_8_3_1_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%wt_buff_8_3_0_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_8_3_0_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 94 'read' 'wt_buff_8_3_0_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%wt_buff_8_2_2_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_8_2_2_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 95 'read' 'wt_buff_8_2_2_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%wt_buff_8_2_1_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_8_2_1_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 96 'read' 'wt_buff_8_2_1_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%wt_buff_8_2_0_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_8_2_0_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 97 'read' 'wt_buff_8_2_0_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%wt_buff_8_1_2_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_8_1_2_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 98 'read' 'wt_buff_8_1_2_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%wt_buff_8_1_1_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_8_1_1_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 99 'read' 'wt_buff_8_1_1_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%wt_buff_8_1_0_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_8_1_0_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 100 'read' 'wt_buff_8_1_0_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%wt_buff_8_0_2_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_8_0_2_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 101 'read' 'wt_buff_8_0_2_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%wt_buff_8_0_1_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_8_0_1_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 102 'read' 'wt_buff_8_0_1_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%wt_buff_8_0_0_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_8_0_0_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 103 'read' 'wt_buff_8_0_0_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%wt_buff_7_3_2_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_7_3_2_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 104 'read' 'wt_buff_7_3_2_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%wt_buff_7_3_1_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_7_3_1_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 105 'read' 'wt_buff_7_3_1_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%wt_buff_7_3_0_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_7_3_0_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 106 'read' 'wt_buff_7_3_0_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%wt_buff_7_2_2_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_7_2_2_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 107 'read' 'wt_buff_7_2_2_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%wt_buff_7_2_1_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_7_2_1_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 108 'read' 'wt_buff_7_2_1_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%wt_buff_7_2_0_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_7_2_0_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 109 'read' 'wt_buff_7_2_0_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%wt_buff_7_1_2_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_7_1_2_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 110 'read' 'wt_buff_7_1_2_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%wt_buff_7_1_1_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_7_1_1_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 111 'read' 'wt_buff_7_1_1_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%wt_buff_7_1_0_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_7_1_0_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 112 'read' 'wt_buff_7_1_0_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%wt_buff_7_0_2_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_7_0_2_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 113 'read' 'wt_buff_7_0_2_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%wt_buff_7_0_1_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_7_0_1_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 114 'read' 'wt_buff_7_0_1_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%wt_buff_7_0_0_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_7_0_0_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 115 'read' 'wt_buff_7_0_0_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%wt_buff_6_3_2_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_6_3_2_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 116 'read' 'wt_buff_6_3_2_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%wt_buff_6_3_1_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_6_3_1_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 117 'read' 'wt_buff_6_3_1_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%wt_buff_6_3_0_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_6_3_0_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 118 'read' 'wt_buff_6_3_0_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%wt_buff_6_2_2_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_6_2_2_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 119 'read' 'wt_buff_6_2_2_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%wt_buff_6_2_1_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_6_2_1_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 120 'read' 'wt_buff_6_2_1_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%wt_buff_6_2_0_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_6_2_0_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 121 'read' 'wt_buff_6_2_0_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%wt_buff_6_1_2_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_6_1_2_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 122 'read' 'wt_buff_6_1_2_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%wt_buff_6_1_1_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_6_1_1_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 123 'read' 'wt_buff_6_1_1_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%wt_buff_6_1_0_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_6_1_0_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 124 'read' 'wt_buff_6_1_0_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%wt_buff_6_0_2_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_6_0_2_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 125 'read' 'wt_buff_6_0_2_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%wt_buff_6_0_1_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_6_0_1_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 126 'read' 'wt_buff_6_0_1_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%wt_buff_6_0_0_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_6_0_0_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 127 'read' 'wt_buff_6_0_0_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%wt_buff_5_3_2_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_5_3_2_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 128 'read' 'wt_buff_5_3_2_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%wt_buff_5_3_1_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_5_3_1_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 129 'read' 'wt_buff_5_3_1_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%wt_buff_5_3_0_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_5_3_0_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 130 'read' 'wt_buff_5_3_0_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%wt_buff_5_2_2_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_5_2_2_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 131 'read' 'wt_buff_5_2_2_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%wt_buff_5_2_1_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_5_2_1_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 132 'read' 'wt_buff_5_2_1_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%wt_buff_5_2_0_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_5_2_0_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 133 'read' 'wt_buff_5_2_0_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%wt_buff_5_1_2_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_5_1_2_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 134 'read' 'wt_buff_5_1_2_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%wt_buff_5_1_1_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_5_1_1_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 135 'read' 'wt_buff_5_1_1_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%wt_buff_5_1_0_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_5_1_0_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 136 'read' 'wt_buff_5_1_0_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%wt_buff_5_0_2_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_5_0_2_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 137 'read' 'wt_buff_5_0_2_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%wt_buff_5_0_1_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_5_0_1_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 138 'read' 'wt_buff_5_0_1_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%wt_buff_5_0_0_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_5_0_0_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 139 'read' 'wt_buff_5_0_0_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%wt_buff_4_3_2_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_4_3_2_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 140 'read' 'wt_buff_4_3_2_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%wt_buff_4_3_1_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_4_3_1_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 141 'read' 'wt_buff_4_3_1_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%wt_buff_4_3_0_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_4_3_0_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 142 'read' 'wt_buff_4_3_0_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%wt_buff_4_2_2_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_4_2_2_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 143 'read' 'wt_buff_4_2_2_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%wt_buff_4_2_1_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_4_2_1_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 144 'read' 'wt_buff_4_2_1_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%wt_buff_4_2_0_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_4_2_0_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 145 'read' 'wt_buff_4_2_0_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%wt_buff_4_1_2_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_4_1_2_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 146 'read' 'wt_buff_4_1_2_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%wt_buff_4_1_1_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_4_1_1_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 147 'read' 'wt_buff_4_1_1_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%wt_buff_4_1_0_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_4_1_0_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 148 'read' 'wt_buff_4_1_0_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%wt_buff_4_0_2_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_4_0_2_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 149 'read' 'wt_buff_4_0_2_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%wt_buff_4_0_1_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_4_0_1_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 150 'read' 'wt_buff_4_0_1_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%wt_buff_4_0_0_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_4_0_0_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 151 'read' 'wt_buff_4_0_0_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%wt_buff_3_3_2_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_3_3_2_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 152 'read' 'wt_buff_3_3_2_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%wt_buff_3_3_1_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_3_3_1_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 153 'read' 'wt_buff_3_3_1_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%wt_buff_3_3_0_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_3_3_0_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 154 'read' 'wt_buff_3_3_0_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%wt_buff_3_2_2_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_3_2_2_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 155 'read' 'wt_buff_3_2_2_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%wt_buff_3_2_1_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_3_2_1_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 156 'read' 'wt_buff_3_2_1_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%wt_buff_3_2_0_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_3_2_0_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 157 'read' 'wt_buff_3_2_0_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%wt_buff_3_1_2_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_3_1_2_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 158 'read' 'wt_buff_3_1_2_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%wt_buff_3_1_1_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_3_1_1_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 159 'read' 'wt_buff_3_1_1_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%wt_buff_3_1_0_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_3_1_0_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 160 'read' 'wt_buff_3_1_0_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%wt_buff_3_0_2_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_3_0_2_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 161 'read' 'wt_buff_3_0_2_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%wt_buff_3_0_1_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_3_0_1_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 162 'read' 'wt_buff_3_0_1_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%wt_buff_3_0_0_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_3_0_0_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 163 'read' 'wt_buff_3_0_0_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%wt_buff_2_3_2_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_2_3_2_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 164 'read' 'wt_buff_2_3_2_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%wt_buff_2_3_1_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_2_3_1_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 165 'read' 'wt_buff_2_3_1_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%wt_buff_2_3_0_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_2_3_0_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 166 'read' 'wt_buff_2_3_0_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%wt_buff_2_2_2_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_2_2_2_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 167 'read' 'wt_buff_2_2_2_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%wt_buff_2_2_1_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_2_2_1_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 168 'read' 'wt_buff_2_2_1_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%wt_buff_2_2_0_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_2_2_0_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 169 'read' 'wt_buff_2_2_0_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%wt_buff_2_1_2_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_2_1_2_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 170 'read' 'wt_buff_2_1_2_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%wt_buff_2_1_1_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_2_1_1_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 171 'read' 'wt_buff_2_1_1_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%wt_buff_2_1_0_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_2_1_0_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 172 'read' 'wt_buff_2_1_0_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%wt_buff_2_0_2_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_2_0_2_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 173 'read' 'wt_buff_2_0_2_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%wt_buff_2_0_1_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_2_0_1_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 174 'read' 'wt_buff_2_0_1_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%wt_buff_2_0_0_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_2_0_0_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 175 'read' 'wt_buff_2_0_0_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%wt_buff_1_3_2_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_1_3_2_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 176 'read' 'wt_buff_1_3_2_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%wt_buff_1_3_1_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_1_3_1_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 177 'read' 'wt_buff_1_3_1_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%wt_buff_1_3_0_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_1_3_0_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 178 'read' 'wt_buff_1_3_0_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%wt_buff_1_2_2_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_1_2_2_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 179 'read' 'wt_buff_1_2_2_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%wt_buff_1_2_1_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_1_2_1_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 180 'read' 'wt_buff_1_2_1_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%wt_buff_1_2_0_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_1_2_0_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 181 'read' 'wt_buff_1_2_0_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%wt_buff_1_1_2_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_1_1_2_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 182 'read' 'wt_buff_1_1_2_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%wt_buff_1_1_1_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_1_1_1_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 183 'read' 'wt_buff_1_1_1_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%wt_buff_1_1_0_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_1_1_0_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 184 'read' 'wt_buff_1_1_0_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%wt_buff_1_0_2_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_1_0_2_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 185 'read' 'wt_buff_1_0_2_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%wt_buff_1_0_1_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_1_0_1_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 186 'read' 'wt_buff_1_0_1_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%wt_buff_1_0_0_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_1_0_0_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 187 'read' 'wt_buff_1_0_0_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%wt_buff_0_3_2_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_0_3_2_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 188 'read' 'wt_buff_0_3_2_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%wt_buff_0_3_1_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_0_3_1_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 189 'read' 'wt_buff_0_3_1_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%wt_buff_0_3_0_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_0_3_0_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 190 'read' 'wt_buff_0_3_0_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%wt_buff_0_2_2_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_0_2_2_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 191 'read' 'wt_buff_0_2_2_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%wt_buff_0_2_1_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_0_2_1_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 192 'read' 'wt_buff_0_2_1_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%wt_buff_0_2_0_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_0_2_0_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 193 'read' 'wt_buff_0_2_0_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%wt_buff_0_1_2_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_0_1_2_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 194 'read' 'wt_buff_0_1_2_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%wt_buff_0_1_1_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_0_1_1_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 195 'read' 'wt_buff_0_1_1_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%wt_buff_0_1_0_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_0_1_0_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 196 'read' 'wt_buff_0_1_0_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%wt_buff_0_0_2_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_0_0_2_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 197 'read' 'wt_buff_0_0_2_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%wt_buff_0_0_1_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_0_0_1_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 198 'read' 'wt_buff_0_0_1_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%wt_buff_0_0_0_V_r_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %wt_buff_0_0_0_V_r)" [Conv1d/conv1d.cpp:36]   --->   Operation 199 'read' 'wt_buff_0_0_0_V_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.46ns)   --->   "br label %.preheader280" [Conv1d/conv1d.cpp:37]   --->   Operation 200 'br' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 6.20>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i9 [ 0, %0 ], [ %add_ln37, %hls_label_2 ]" [Conv1d/conv1d.cpp:37]   --->   Operation 201 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%k_0 = phi i2 [ 0, %0 ], [ %select_ln37_1, %hls_label_2 ]" [Conv1d/conv1d.cpp:37]   --->   Operation 202 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%i_0 = phi i8 [ 0, %0 ], [ %i, %hls_label_2 ]"   --->   Operation 203 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (1.62ns)   --->   "%icmp_ln37 = icmp eq i9 %indvar_flatten, -62" [Conv1d/conv1d.cpp:37]   --->   Operation 204 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 1.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 205 [1/1] (1.36ns)   --->   "%add_ln37 = add i9 %indvar_flatten, 1" [Conv1d/conv1d.cpp:37]   --->   Operation 205 'add' 'add_ln37' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "br i1 %icmp_ln37, label %1, label %hls_label_2" [Conv1d/conv1d.cpp:37]   --->   Operation 206 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (1.31ns)   --->   "%icmp_ln38 = icmp eq i8 %i_0, -106" [Conv1d/conv1d.cpp:38]   --->   Operation 207 'icmp' 'icmp_ln38' <Predicate = (!icmp_ln37)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 208 [1/1] (0.44ns)   --->   "%select_ln37 = select i1 %icmp_ln38, i8 0, i8 %i_0" [Conv1d/conv1d.cpp:37]   --->   Operation 208 'select' 'select_ln37' <Predicate = (!icmp_ln37)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 209 [1/1] (0.63ns)   --->   "%add_ln37_1 = add i2 1, %k_0" [Conv1d/conv1d.cpp:37]   --->   Operation 209 'add' 'add_ln37_1' <Predicate = (!icmp_ln37)> <Delay = 0.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 210 [1/1] (0.81ns)   --->   "%select_ln37_1 = select i1 %icmp_ln38, i2 %add_ln37_1, i2 %k_0" [Conv1d/conv1d.cpp:37]   --->   Operation 210 'select' 'select_ln37_1' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i2 %select_ln37_1 to i8" [Conv1d/conv1d.cpp:37]   --->   Operation 211 'zext' 'zext_ln37' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i8 %select_ln37 to i64" [Conv1d/conv1d.cpp:42]   --->   Operation 212 'zext' 'zext_ln42' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (1.30ns)   --->   "%add_ln43 = add i8 %select_ln37, %zext_ln37" [Conv1d/conv1d.cpp:43]   --->   Operation 213 'add' 'add_ln43' <Predicate = (!icmp_ln37)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i8 %add_ln43 to i64" [Conv1d/conv1d.cpp:43]   --->   Operation 214 'zext' 'zext_ln43' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%buff_out_0_V_addr = getelementptr [150 x i16]* %buff_out_0_V, i64 0, i64 %zext_ln42" [Conv1d/conv1d.cpp:42]   --->   Operation 215 'getelementptr' 'buff_out_0_V_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 216 [2/2] (2.77ns)   --->   "%buff_out_0_V_load = load i16* %buff_out_0_V_addr, align 2" [Conv1d/conv1d.cpp:42]   --->   Operation 216 'load' 'buff_out_0_V_load' <Predicate = (!icmp_ln37)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "%buff_in_0_V_addr = getelementptr [152 x i16]* %buff_in_0_V, i64 0, i64 %zext_ln43" [Conv1d/conv1d.cpp:43]   --->   Operation 217 'getelementptr' 'buff_in_0_V_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 218 [2/2] (2.77ns)   --->   "%buff_in_0_V_load = load i16* %buff_in_0_V_addr, align 2" [Conv1d/conv1d.cpp:43]   --->   Operation 218 'load' 'buff_in_0_V_load' <Predicate = (!icmp_ln37)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "%buff_in_1_V_addr = getelementptr [152 x i16]* %buff_in_1_V, i64 0, i64 %zext_ln43" [Conv1d/conv1d.cpp:43]   --->   Operation 219 'getelementptr' 'buff_in_1_V_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 220 [2/2] (2.77ns)   --->   "%buff_in_1_V_load = load i16* %buff_in_1_V_addr, align 2" [Conv1d/conv1d.cpp:43]   --->   Operation 220 'load' 'buff_in_1_V_load' <Predicate = (!icmp_ln37)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%buff_in_2_V_addr = getelementptr [152 x i16]* %buff_in_2_V, i64 0, i64 %zext_ln43" [Conv1d/conv1d.cpp:43]   --->   Operation 221 'getelementptr' 'buff_in_2_V_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 222 [2/2] (2.77ns)   --->   "%buff_in_2_V_load = load i16* %buff_in_2_V_addr, align 2" [Conv1d/conv1d.cpp:43]   --->   Operation 222 'load' 'buff_in_2_V_load' <Predicate = (!icmp_ln37)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "%buff_in_3_V_addr = getelementptr [152 x i16]* %buff_in_3_V, i64 0, i64 %zext_ln43" [Conv1d/conv1d.cpp:43]   --->   Operation 223 'getelementptr' 'buff_in_3_V_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 224 [2/2] (2.77ns)   --->   "%buff_in_3_V_load = load i16* %buff_in_3_V_addr, align 2" [Conv1d/conv1d.cpp:43]   --->   Operation 224 'load' 'buff_in_3_V_load' <Predicate = (!icmp_ln37)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "%buff_out_1_V_addr = getelementptr [150 x i16]* %buff_out_1_V, i64 0, i64 %zext_ln42" [Conv1d/conv1d.cpp:42]   --->   Operation 225 'getelementptr' 'buff_out_1_V_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 226 [2/2] (2.77ns)   --->   "%buff_out_1_V_load = load i16* %buff_out_1_V_addr, align 2" [Conv1d/conv1d.cpp:42]   --->   Operation 226 'load' 'buff_out_1_V_load' <Predicate = (!icmp_ln37)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "%buff_out_2_V_addr = getelementptr [150 x i16]* %buff_out_2_V, i64 0, i64 %zext_ln42" [Conv1d/conv1d.cpp:42]   --->   Operation 227 'getelementptr' 'buff_out_2_V_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 228 [2/2] (2.77ns)   --->   "%buff_out_2_V_load = load i16* %buff_out_2_V_addr, align 2" [Conv1d/conv1d.cpp:42]   --->   Operation 228 'load' 'buff_out_2_V_load' <Predicate = (!icmp_ln37)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_2 : Operation 229 [1/1] (0.00ns)   --->   "%buff_out_3_V_addr = getelementptr [150 x i16]* %buff_out_3_V, i64 0, i64 %zext_ln42" [Conv1d/conv1d.cpp:42]   --->   Operation 229 'getelementptr' 'buff_out_3_V_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 230 [2/2] (2.77ns)   --->   "%buff_out_3_V_load = load i16* %buff_out_3_V_addr, align 2" [Conv1d/conv1d.cpp:42]   --->   Operation 230 'load' 'buff_out_3_V_load' <Predicate = (!icmp_ln37)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "%buff_out_4_V_addr = getelementptr [150 x i16]* %buff_out_4_V, i64 0, i64 %zext_ln42" [Conv1d/conv1d.cpp:42]   --->   Operation 231 'getelementptr' 'buff_out_4_V_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 232 [2/2] (2.77ns)   --->   "%buff_out_4_V_load = load i16* %buff_out_4_V_addr, align 2" [Conv1d/conv1d.cpp:42]   --->   Operation 232 'load' 'buff_out_4_V_load' <Predicate = (!icmp_ln37)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_2 : Operation 233 [1/1] (0.00ns)   --->   "%buff_out_5_V_addr = getelementptr [150 x i16]* %buff_out_5_V, i64 0, i64 %zext_ln42" [Conv1d/conv1d.cpp:42]   --->   Operation 233 'getelementptr' 'buff_out_5_V_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 234 [2/2] (2.77ns)   --->   "%buff_out_5_V_load = load i16* %buff_out_5_V_addr, align 2" [Conv1d/conv1d.cpp:42]   --->   Operation 234 'load' 'buff_out_5_V_load' <Predicate = (!icmp_ln37)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_2 : Operation 235 [1/1] (0.00ns)   --->   "%buff_out_6_V_addr = getelementptr [150 x i16]* %buff_out_6_V, i64 0, i64 %zext_ln42" [Conv1d/conv1d.cpp:42]   --->   Operation 235 'getelementptr' 'buff_out_6_V_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 236 [2/2] (2.77ns)   --->   "%buff_out_6_V_load = load i16* %buff_out_6_V_addr, align 2" [Conv1d/conv1d.cpp:42]   --->   Operation 236 'load' 'buff_out_6_V_load' <Predicate = (!icmp_ln37)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_2 : Operation 237 [1/1] (0.00ns)   --->   "%buff_out_7_V_addr = getelementptr [150 x i16]* %buff_out_7_V, i64 0, i64 %zext_ln42" [Conv1d/conv1d.cpp:42]   --->   Operation 237 'getelementptr' 'buff_out_7_V_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 238 [2/2] (2.77ns)   --->   "%buff_out_7_V_load = load i16* %buff_out_7_V_addr, align 2" [Conv1d/conv1d.cpp:42]   --->   Operation 238 'load' 'buff_out_7_V_load' <Predicate = (!icmp_ln37)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "%buff_out_8_V_addr = getelementptr [150 x i16]* %buff_out_8_V, i64 0, i64 %zext_ln42" [Conv1d/conv1d.cpp:42]   --->   Operation 239 'getelementptr' 'buff_out_8_V_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 240 [2/2] (2.77ns)   --->   "%buff_out_8_V_load = load i16* %buff_out_8_V_addr, align 2" [Conv1d/conv1d.cpp:42]   --->   Operation 240 'load' 'buff_out_8_V_load' <Predicate = (!icmp_ln37)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_2 : Operation 241 [1/1] (0.00ns)   --->   "%buff_out_9_V_addr = getelementptr [150 x i16]* %buff_out_9_V, i64 0, i64 %zext_ln42" [Conv1d/conv1d.cpp:42]   --->   Operation 241 'getelementptr' 'buff_out_9_V_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 242 [2/2] (2.77ns)   --->   "%buff_out_9_V_load = load i16* %buff_out_9_V_addr, align 2" [Conv1d/conv1d.cpp:42]   --->   Operation 242 'load' 'buff_out_9_V_load' <Predicate = (!icmp_ln37)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "%buff_out_10_V_addr = getelementptr [150 x i16]* %buff_out_10_V, i64 0, i64 %zext_ln42" [Conv1d/conv1d.cpp:42]   --->   Operation 243 'getelementptr' 'buff_out_10_V_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 244 [2/2] (2.77ns)   --->   "%buff_out_10_V_load = load i16* %buff_out_10_V_addr, align 2" [Conv1d/conv1d.cpp:42]   --->   Operation 244 'load' 'buff_out_10_V_load' <Predicate = (!icmp_ln37)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "%buff_out_11_V_addr = getelementptr [150 x i16]* %buff_out_11_V, i64 0, i64 %zext_ln42" [Conv1d/conv1d.cpp:42]   --->   Operation 245 'getelementptr' 'buff_out_11_V_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 246 [2/2] (2.77ns)   --->   "%buff_out_11_V_load = load i16* %buff_out_11_V_addr, align 2" [Conv1d/conv1d.cpp:42]   --->   Operation 246 'load' 'buff_out_11_V_load' <Predicate = (!icmp_ln37)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_2 : Operation 247 [1/1] (0.00ns)   --->   "%buff_out_12_V_addr = getelementptr [150 x i16]* %buff_out_12_V, i64 0, i64 %zext_ln42" [Conv1d/conv1d.cpp:42]   --->   Operation 247 'getelementptr' 'buff_out_12_V_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 248 [2/2] (2.77ns)   --->   "%buff_out_12_V_load = load i16* %buff_out_12_V_addr, align 2" [Conv1d/conv1d.cpp:42]   --->   Operation 248 'load' 'buff_out_12_V_load' <Predicate = (!icmp_ln37)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_2 : Operation 249 [1/1] (0.00ns)   --->   "%buff_out_13_V_addr = getelementptr [150 x i16]* %buff_out_13_V, i64 0, i64 %zext_ln42" [Conv1d/conv1d.cpp:42]   --->   Operation 249 'getelementptr' 'buff_out_13_V_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 250 [2/2] (2.77ns)   --->   "%buff_out_13_V_load = load i16* %buff_out_13_V_addr, align 2" [Conv1d/conv1d.cpp:42]   --->   Operation 250 'load' 'buff_out_13_V_load' <Predicate = (!icmp_ln37)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_2 : Operation 251 [1/1] (0.00ns)   --->   "%buff_out_14_V_addr = getelementptr [150 x i16]* %buff_out_14_V, i64 0, i64 %zext_ln42" [Conv1d/conv1d.cpp:42]   --->   Operation 251 'getelementptr' 'buff_out_14_V_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 252 [2/2] (2.77ns)   --->   "%buff_out_14_V_load = load i16* %buff_out_14_V_addr, align 2" [Conv1d/conv1d.cpp:42]   --->   Operation 252 'load' 'buff_out_14_V_load' <Predicate = (!icmp_ln37)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_2 : Operation 253 [1/1] (0.00ns)   --->   "%buff_out_15_V_addr = getelementptr [150 x i16]* %buff_out_15_V, i64 0, i64 %zext_ln42" [Conv1d/conv1d.cpp:42]   --->   Operation 253 'getelementptr' 'buff_out_15_V_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 254 [2/2] (2.77ns)   --->   "%buff_out_15_V_load = load i16* %buff_out_15_V_addr, align 2" [Conv1d/conv1d.cpp:42]   --->   Operation 254 'load' 'buff_out_15_V_load' <Predicate = (!icmp_ln37)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_2 : Operation 255 [1/1] (1.30ns)   --->   "%i = add i8 1, %select_ln37" [Conv1d/conv1d.cpp:38]   --->   Operation 255 'add' 'i' <Predicate = (!icmp_ln37)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 8.32>
ST_3 : Operation 256 [1/2] (2.77ns)   --->   "%buff_out_0_V_load = load i16* %buff_out_0_V_addr, align 2" [Conv1d/conv1d.cpp:42]   --->   Operation 256 'load' 'buff_out_0_V_load' <Predicate = (!icmp_ln37)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_3 : Operation 257 [1/1] (1.35ns)   --->   "%tmp_6 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_0_0_0_V_r_2, i16 %wt_buff_0_0_1_V_r_2, i16 %wt_buff_0_0_2_V_r_2, i2 %select_ln37_1)" [Conv1d/conv1d.cpp:43]   --->   Operation 257 'mux' 'tmp_6' <Predicate = (!icmp_ln37)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i16 %tmp_6 to i32" [Conv1d/conv1d.cpp:43]   --->   Operation 258 'sext' 'sext_ln1116' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 259 [1/2] (2.77ns)   --->   "%buff_in_0_V_load = load i16* %buff_in_0_V_addr, align 2" [Conv1d/conv1d.cpp:43]   --->   Operation 259 'load' 'buff_in_0_V_load' <Predicate = (!icmp_ln37)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_3 : Operation 260 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i16 %buff_in_0_V_load to i32" [Conv1d/conv1d.cpp:43]   --->   Operation 260 'sext' 'sext_ln1118' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 261 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118 = mul nsw i32 %sext_ln1118, %sext_ln1116" [Conv1d/conv1d.cpp:43]   --->   Operation 261 'mul' 'mul_ln1118' <Predicate = (!icmp_ln37)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_64 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 262 'bitselect' 'tmp_64' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 263 [1/1] (0.00ns)   --->   "%trunc_ln4 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118, i32 10, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 263 'partselect' 'trunc_ln4' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_66 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118, i32 9)" [Conv1d/conv1d.cpp:43]   --->   Operation 264 'bitselect' 'tmp_66' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 265 [1/1] (0.00ns)   --->   "%p_Result_3 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118, i32 27, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 265 'partselect' 'p_Result_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 266 [1/1] (0.00ns)   --->   "%p_Result_4 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118, i32 26, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 266 'partselect' 'p_Result_4' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 267 [1/1] (1.35ns)   --->   "%tmp_7 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_0_1_0_V_r_2, i16 %wt_buff_0_1_1_V_r_2, i16 %wt_buff_0_1_2_V_r_2, i2 %select_ln37_1)" [Conv1d/conv1d.cpp:43]   --->   Operation 267 'mux' 'tmp_7' <Predicate = (!icmp_ln37)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 268 [1/1] (0.00ns)   --->   "%sext_ln1116_1 = sext i16 %tmp_7 to i32" [Conv1d/conv1d.cpp:43]   --->   Operation 268 'sext' 'sext_ln1116_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 269 [1/2] (2.77ns)   --->   "%buff_in_1_V_load = load i16* %buff_in_1_V_addr, align 2" [Conv1d/conv1d.cpp:43]   --->   Operation 269 'load' 'buff_in_1_V_load' <Predicate = (!icmp_ln37)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_3 : Operation 270 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i16 %buff_in_1_V_load to i32" [Conv1d/conv1d.cpp:43]   --->   Operation 270 'sext' 'sext_ln1118_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 271 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_1 = mul nsw i32 %sext_ln1118_1, %sext_ln1116_1" [Conv1d/conv1d.cpp:43]   --->   Operation 271 'mul' 'mul_ln1118_1' <Predicate = (!icmp_ln37)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_72 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_1, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 272 'bitselect' 'tmp_72' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 273 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_1, i32 10, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 273 'partselect' 'trunc_ln708_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_74 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_1, i32 9)" [Conv1d/conv1d.cpp:43]   --->   Operation 274 'bitselect' 'tmp_74' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 275 [1/1] (0.00ns)   --->   "%p_Result_3_0_1 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_1, i32 27, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 275 'partselect' 'p_Result_3_0_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 276 [1/1] (0.00ns)   --->   "%p_Result_4_0_1 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_1, i32 26, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 276 'partselect' 'p_Result_4_0_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 277 [1/2] (2.77ns)   --->   "%buff_in_2_V_load = load i16* %buff_in_2_V_addr, align 2" [Conv1d/conv1d.cpp:43]   --->   Operation 277 'load' 'buff_in_2_V_load' <Predicate = (!icmp_ln37)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_3 : Operation 278 [1/2] (2.77ns)   --->   "%buff_in_3_V_load = load i16* %buff_in_3_V_addr, align 2" [Conv1d/conv1d.cpp:43]   --->   Operation 278 'load' 'buff_in_3_V_load' <Predicate = (!icmp_ln37)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_3 : Operation 279 [1/2] (2.77ns)   --->   "%buff_out_1_V_load = load i16* %buff_out_1_V_addr, align 2" [Conv1d/conv1d.cpp:42]   --->   Operation 279 'load' 'buff_out_1_V_load' <Predicate = (!icmp_ln37)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_3 : Operation 280 [1/1] (1.35ns)   --->   "%tmp_s = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_1_0_0_V_r_2, i16 %wt_buff_1_0_1_V_r_2, i16 %wt_buff_1_0_2_V_r_2, i2 %select_ln37_1)" [Conv1d/conv1d.cpp:43]   --->   Operation 280 'mux' 'tmp_s' <Predicate = (!icmp_ln37)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 281 [1/1] (0.00ns)   --->   "%sext_ln1116_4 = sext i16 %tmp_s to i32" [Conv1d/conv1d.cpp:43]   --->   Operation 281 'sext' 'sext_ln1116_4' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 282 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_4 = mul nsw i32 %sext_ln1118, %sext_ln1116_4" [Conv1d/conv1d.cpp:43]   --->   Operation 282 'mul' 'mul_ln1118_4' <Predicate = (!icmp_ln37)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_96 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_4, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 283 'bitselect' 'tmp_96' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 284 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_4, i32 10, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 284 'partselect' 'trunc_ln708_4' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_98 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_4, i32 9)" [Conv1d/conv1d.cpp:43]   --->   Operation 285 'bitselect' 'tmp_98' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 286 [1/1] (0.00ns)   --->   "%p_Result_3_1 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_4, i32 27, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 286 'partselect' 'p_Result_3_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 287 [1/1] (0.00ns)   --->   "%p_Result_4_1 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_4, i32 26, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 287 'partselect' 'p_Result_4_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 288 [1/1] (1.35ns)   --->   "%tmp_1 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_1_1_0_V_r_2, i16 %wt_buff_1_1_1_V_r_2, i16 %wt_buff_1_1_2_V_r_2, i2 %select_ln37_1)" [Conv1d/conv1d.cpp:43]   --->   Operation 288 'mux' 'tmp_1' <Predicate = (!icmp_ln37)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 289 [1/1] (0.00ns)   --->   "%sext_ln1116_5 = sext i16 %tmp_1 to i32" [Conv1d/conv1d.cpp:43]   --->   Operation 289 'sext' 'sext_ln1116_5' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 290 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_5 = mul nsw i32 %sext_ln1118_1, %sext_ln1116_5" [Conv1d/conv1d.cpp:43]   --->   Operation 290 'mul' 'mul_ln1118_5' <Predicate = (!icmp_ln37)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_104 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_5, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 291 'bitselect' 'tmp_104' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 292 [1/1] (0.00ns)   --->   "%trunc_ln708_5 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_5, i32 10, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 292 'partselect' 'trunc_ln708_5' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_106 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_5, i32 9)" [Conv1d/conv1d.cpp:43]   --->   Operation 293 'bitselect' 'tmp_106' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 294 [1/1] (0.00ns)   --->   "%p_Result_3_1_1 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_5, i32 27, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 294 'partselect' 'p_Result_3_1_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 295 [1/1] (0.00ns)   --->   "%p_Result_4_1_1 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_5, i32 26, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 295 'partselect' 'p_Result_4_1_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 296 [1/2] (2.77ns)   --->   "%buff_out_2_V_load = load i16* %buff_out_2_V_addr, align 2" [Conv1d/conv1d.cpp:42]   --->   Operation 296 'load' 'buff_out_2_V_load' <Predicate = (!icmp_ln37)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_3 : Operation 297 [1/1] (1.35ns)   --->   "%tmp_4 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_2_0_0_V_r_2, i16 %wt_buff_2_0_1_V_r_2, i16 %wt_buff_2_0_2_V_r_2, i2 %select_ln37_1)" [Conv1d/conv1d.cpp:43]   --->   Operation 297 'mux' 'tmp_4' <Predicate = (!icmp_ln37)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 298 [1/1] (0.00ns)   --->   "%sext_ln1116_8 = sext i16 %tmp_4 to i32" [Conv1d/conv1d.cpp:43]   --->   Operation 298 'sext' 'sext_ln1116_8' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 299 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_8 = mul nsw i32 %sext_ln1118, %sext_ln1116_8" [Conv1d/conv1d.cpp:43]   --->   Operation 299 'mul' 'mul_ln1118_8' <Predicate = (!icmp_ln37)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 300 [1/1] (0.00ns)   --->   "%tmp_128 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_8, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 300 'bitselect' 'tmp_128' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 301 [1/1] (0.00ns)   --->   "%trunc_ln708_8 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_8, i32 10, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 301 'partselect' 'trunc_ln708_8' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_130 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_8, i32 9)" [Conv1d/conv1d.cpp:43]   --->   Operation 302 'bitselect' 'tmp_130' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 303 [1/1] (0.00ns)   --->   "%p_Result_3_2 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_8, i32 27, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 303 'partselect' 'p_Result_3_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 304 [1/1] (0.00ns)   --->   "%p_Result_4_2 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_8, i32 26, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 304 'partselect' 'p_Result_4_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 305 [1/1] (1.35ns)   --->   "%tmp_5 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_2_1_0_V_r_2, i16 %wt_buff_2_1_1_V_r_2, i16 %wt_buff_2_1_2_V_r_2, i2 %select_ln37_1)" [Conv1d/conv1d.cpp:43]   --->   Operation 305 'mux' 'tmp_5' <Predicate = (!icmp_ln37)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 306 [1/1] (0.00ns)   --->   "%sext_ln1116_9 = sext i16 %tmp_5 to i32" [Conv1d/conv1d.cpp:43]   --->   Operation 306 'sext' 'sext_ln1116_9' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 307 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_9 = mul nsw i32 %sext_ln1118_1, %sext_ln1116_9" [Conv1d/conv1d.cpp:43]   --->   Operation 307 'mul' 'mul_ln1118_9' <Predicate = (!icmp_ln37)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 308 [1/1] (0.00ns)   --->   "%tmp_136 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_9, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 308 'bitselect' 'tmp_136' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 309 [1/1] (0.00ns)   --->   "%trunc_ln708_9 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_9, i32 10, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 309 'partselect' 'trunc_ln708_9' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 310 [1/1] (0.00ns)   --->   "%tmp_138 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_9, i32 9)" [Conv1d/conv1d.cpp:43]   --->   Operation 310 'bitselect' 'tmp_138' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 311 [1/1] (0.00ns)   --->   "%p_Result_3_2_1 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_9, i32 27, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 311 'partselect' 'p_Result_3_2_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 312 [1/1] (0.00ns)   --->   "%p_Result_4_2_1 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_9, i32 26, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 312 'partselect' 'p_Result_4_2_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 313 [1/2] (2.77ns)   --->   "%buff_out_3_V_load = load i16* %buff_out_3_V_addr, align 2" [Conv1d/conv1d.cpp:42]   --->   Operation 313 'load' 'buff_out_3_V_load' <Predicate = (!icmp_ln37)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_3 : Operation 314 [1/1] (1.35ns)   --->   "%tmp_12 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_3_0_0_V_r_2, i16 %wt_buff_3_0_1_V_r_2, i16 %wt_buff_3_0_2_V_r_2, i2 %select_ln37_1)" [Conv1d/conv1d.cpp:43]   --->   Operation 314 'mux' 'tmp_12' <Predicate = (!icmp_ln37)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 315 [1/1] (0.00ns)   --->   "%sext_ln1116_12 = sext i16 %tmp_12 to i32" [Conv1d/conv1d.cpp:43]   --->   Operation 315 'sext' 'sext_ln1116_12' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 316 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_12 = mul nsw i32 %sext_ln1118, %sext_ln1116_12" [Conv1d/conv1d.cpp:43]   --->   Operation 316 'mul' 'mul_ln1118_12' <Predicate = (!icmp_ln37)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_160 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_12, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 317 'bitselect' 'tmp_160' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 318 [1/1] (0.00ns)   --->   "%trunc_ln708_11 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_12, i32 10, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 318 'partselect' 'trunc_ln708_11' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_162 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_12, i32 9)" [Conv1d/conv1d.cpp:43]   --->   Operation 319 'bitselect' 'tmp_162' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 320 [1/1] (0.00ns)   --->   "%p_Result_3_3 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_12, i32 27, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 320 'partselect' 'p_Result_3_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 321 [1/1] (0.00ns)   --->   "%p_Result_4_3 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_12, i32 26, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 321 'partselect' 'p_Result_4_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 322 [1/1] (1.35ns)   --->   "%tmp_13 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_3_1_0_V_r_2, i16 %wt_buff_3_1_1_V_r_2, i16 %wt_buff_3_1_2_V_r_2, i2 %select_ln37_1)" [Conv1d/conv1d.cpp:43]   --->   Operation 322 'mux' 'tmp_13' <Predicate = (!icmp_ln37)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 323 [1/1] (0.00ns)   --->   "%sext_ln1116_13 = sext i16 %tmp_13 to i32" [Conv1d/conv1d.cpp:43]   --->   Operation 323 'sext' 'sext_ln1116_13' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 324 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_13 = mul nsw i32 %sext_ln1118_1, %sext_ln1116_13" [Conv1d/conv1d.cpp:43]   --->   Operation 324 'mul' 'mul_ln1118_13' <Predicate = (!icmp_ln37)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 325 [1/1] (0.00ns)   --->   "%tmp_168 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_13, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 325 'bitselect' 'tmp_168' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 326 [1/1] (0.00ns)   --->   "%trunc_ln708_12 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_13, i32 10, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 326 'partselect' 'trunc_ln708_12' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 327 [1/1] (0.00ns)   --->   "%tmp_170 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_13, i32 9)" [Conv1d/conv1d.cpp:43]   --->   Operation 327 'bitselect' 'tmp_170' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 328 [1/1] (0.00ns)   --->   "%p_Result_3_3_1 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_13, i32 27, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 328 'partselect' 'p_Result_3_3_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 329 [1/1] (0.00ns)   --->   "%p_Result_4_3_1 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_13, i32 26, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 329 'partselect' 'p_Result_4_3_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 330 [1/2] (2.77ns)   --->   "%buff_out_4_V_load = load i16* %buff_out_4_V_addr, align 2" [Conv1d/conv1d.cpp:42]   --->   Operation 330 'load' 'buff_out_4_V_load' <Predicate = (!icmp_ln37)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_3 : Operation 331 [1/1] (1.35ns)   --->   "%tmp_16 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_4_0_0_V_r_2, i16 %wt_buff_4_0_1_V_r_2, i16 %wt_buff_4_0_2_V_r_2, i2 %select_ln37_1)" [Conv1d/conv1d.cpp:43]   --->   Operation 331 'mux' 'tmp_16' <Predicate = (!icmp_ln37)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 332 [1/1] (0.00ns)   --->   "%sext_ln1116_16 = sext i16 %tmp_16 to i32" [Conv1d/conv1d.cpp:43]   --->   Operation 332 'sext' 'sext_ln1116_16' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 333 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_16 = mul nsw i32 %sext_ln1118, %sext_ln1116_16" [Conv1d/conv1d.cpp:43]   --->   Operation 333 'mul' 'mul_ln1118_16' <Predicate = (!icmp_ln37)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 334 [1/1] (0.00ns)   --->   "%tmp_192 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_16, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 334 'bitselect' 'tmp_192' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 335 [1/1] (0.00ns)   --->   "%trunc_ln708_15 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_16, i32 10, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 335 'partselect' 'trunc_ln708_15' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 336 [1/1] (0.00ns)   --->   "%tmp_194 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_16, i32 9)" [Conv1d/conv1d.cpp:43]   --->   Operation 336 'bitselect' 'tmp_194' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 337 [1/1] (0.00ns)   --->   "%p_Result_3_4 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_16, i32 27, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 337 'partselect' 'p_Result_3_4' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 338 [1/1] (0.00ns)   --->   "%p_Result_4_4 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_16, i32 26, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 338 'partselect' 'p_Result_4_4' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 339 [1/1] (1.35ns)   --->   "%tmp_17 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_4_1_0_V_r_2, i16 %wt_buff_4_1_1_V_r_2, i16 %wt_buff_4_1_2_V_r_2, i2 %select_ln37_1)" [Conv1d/conv1d.cpp:43]   --->   Operation 339 'mux' 'tmp_17' <Predicate = (!icmp_ln37)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 340 [1/1] (0.00ns)   --->   "%sext_ln1116_17 = sext i16 %tmp_17 to i32" [Conv1d/conv1d.cpp:43]   --->   Operation 340 'sext' 'sext_ln1116_17' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 341 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_17 = mul nsw i32 %sext_ln1118_1, %sext_ln1116_17" [Conv1d/conv1d.cpp:43]   --->   Operation 341 'mul' 'mul_ln1118_17' <Predicate = (!icmp_ln37)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 342 [1/1] (0.00ns)   --->   "%tmp_200 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_17, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 342 'bitselect' 'tmp_200' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 343 [1/1] (0.00ns)   --->   "%trunc_ln708_16 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_17, i32 10, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 343 'partselect' 'trunc_ln708_16' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 344 [1/1] (0.00ns)   --->   "%tmp_202 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_17, i32 9)" [Conv1d/conv1d.cpp:43]   --->   Operation 344 'bitselect' 'tmp_202' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 345 [1/1] (0.00ns)   --->   "%p_Result_3_4_1 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_17, i32 27, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 345 'partselect' 'p_Result_3_4_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 346 [1/1] (0.00ns)   --->   "%p_Result_4_4_1 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_17, i32 26, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 346 'partselect' 'p_Result_4_4_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 347 [1/2] (2.77ns)   --->   "%buff_out_5_V_load = load i16* %buff_out_5_V_addr, align 2" [Conv1d/conv1d.cpp:42]   --->   Operation 347 'load' 'buff_out_5_V_load' <Predicate = (!icmp_ln37)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_3 : Operation 348 [1/1] (1.35ns)   --->   "%tmp_20 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_5_0_0_V_r_2, i16 %wt_buff_5_0_1_V_r_2, i16 %wt_buff_5_0_2_V_r_2, i2 %select_ln37_1)" [Conv1d/conv1d.cpp:43]   --->   Operation 348 'mux' 'tmp_20' <Predicate = (!icmp_ln37)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 349 [1/1] (0.00ns)   --->   "%sext_ln1116_20 = sext i16 %tmp_20 to i32" [Conv1d/conv1d.cpp:43]   --->   Operation 349 'sext' 'sext_ln1116_20' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 350 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_20 = mul nsw i32 %sext_ln1118, %sext_ln1116_20" [Conv1d/conv1d.cpp:43]   --->   Operation 350 'mul' 'mul_ln1118_20' <Predicate = (!icmp_ln37)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 351 [1/1] (0.00ns)   --->   "%tmp_224 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_20, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 351 'bitselect' 'tmp_224' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 352 [1/1] (0.00ns)   --->   "%trunc_ln708_19 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_20, i32 10, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 352 'partselect' 'trunc_ln708_19' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 353 [1/1] (0.00ns)   --->   "%tmp_226 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_20, i32 9)" [Conv1d/conv1d.cpp:43]   --->   Operation 353 'bitselect' 'tmp_226' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 354 [1/1] (0.00ns)   --->   "%p_Result_3_5 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_20, i32 27, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 354 'partselect' 'p_Result_3_5' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 355 [1/1] (0.00ns)   --->   "%p_Result_4_5 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_20, i32 26, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 355 'partselect' 'p_Result_4_5' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 356 [1/1] (1.35ns)   --->   "%tmp_21 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_5_1_0_V_r_2, i16 %wt_buff_5_1_1_V_r_2, i16 %wt_buff_5_1_2_V_r_2, i2 %select_ln37_1)" [Conv1d/conv1d.cpp:43]   --->   Operation 356 'mux' 'tmp_21' <Predicate = (!icmp_ln37)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 357 [1/1] (0.00ns)   --->   "%sext_ln1116_21 = sext i16 %tmp_21 to i32" [Conv1d/conv1d.cpp:43]   --->   Operation 357 'sext' 'sext_ln1116_21' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 358 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_21 = mul nsw i32 %sext_ln1118_1, %sext_ln1116_21" [Conv1d/conv1d.cpp:43]   --->   Operation 358 'mul' 'mul_ln1118_21' <Predicate = (!icmp_ln37)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 359 [1/1] (0.00ns)   --->   "%tmp_232 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_21, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 359 'bitselect' 'tmp_232' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 360 [1/1] (0.00ns)   --->   "%trunc_ln708_20 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_21, i32 10, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 360 'partselect' 'trunc_ln708_20' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 361 [1/1] (0.00ns)   --->   "%tmp_234 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_21, i32 9)" [Conv1d/conv1d.cpp:43]   --->   Operation 361 'bitselect' 'tmp_234' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 362 [1/1] (0.00ns)   --->   "%p_Result_3_5_1 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_21, i32 27, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 362 'partselect' 'p_Result_3_5_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 363 [1/1] (0.00ns)   --->   "%p_Result_4_5_1 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_21, i32 26, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 363 'partselect' 'p_Result_4_5_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 364 [1/2] (2.77ns)   --->   "%buff_out_6_V_load = load i16* %buff_out_6_V_addr, align 2" [Conv1d/conv1d.cpp:42]   --->   Operation 364 'load' 'buff_out_6_V_load' <Predicate = (!icmp_ln37)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_3 : Operation 365 [1/1] (1.35ns)   --->   "%tmp_24 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_6_0_0_V_r_2, i16 %wt_buff_6_0_1_V_r_2, i16 %wt_buff_6_0_2_V_r_2, i2 %select_ln37_1)" [Conv1d/conv1d.cpp:43]   --->   Operation 365 'mux' 'tmp_24' <Predicate = (!icmp_ln37)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 366 [1/1] (0.00ns)   --->   "%sext_ln1116_24 = sext i16 %tmp_24 to i32" [Conv1d/conv1d.cpp:43]   --->   Operation 366 'sext' 'sext_ln1116_24' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 367 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_24 = mul nsw i32 %sext_ln1118, %sext_ln1116_24" [Conv1d/conv1d.cpp:43]   --->   Operation 367 'mul' 'mul_ln1118_24' <Predicate = (!icmp_ln37)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 368 [1/1] (0.00ns)   --->   "%tmp_256 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_24, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 368 'bitselect' 'tmp_256' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 369 [1/1] (0.00ns)   --->   "%trunc_ln708_23 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_24, i32 10, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 369 'partselect' 'trunc_ln708_23' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 370 [1/1] (0.00ns)   --->   "%tmp_258 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_24, i32 9)" [Conv1d/conv1d.cpp:43]   --->   Operation 370 'bitselect' 'tmp_258' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 371 [1/1] (0.00ns)   --->   "%p_Result_3_6 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_24, i32 27, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 371 'partselect' 'p_Result_3_6' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 372 [1/1] (0.00ns)   --->   "%p_Result_4_6 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_24, i32 26, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 372 'partselect' 'p_Result_4_6' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 373 [1/1] (1.35ns)   --->   "%tmp_25 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_6_1_0_V_r_2, i16 %wt_buff_6_1_1_V_r_2, i16 %wt_buff_6_1_2_V_r_2, i2 %select_ln37_1)" [Conv1d/conv1d.cpp:43]   --->   Operation 373 'mux' 'tmp_25' <Predicate = (!icmp_ln37)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 374 [1/1] (0.00ns)   --->   "%sext_ln1116_25 = sext i16 %tmp_25 to i32" [Conv1d/conv1d.cpp:43]   --->   Operation 374 'sext' 'sext_ln1116_25' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 375 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_25 = mul nsw i32 %sext_ln1118_1, %sext_ln1116_25" [Conv1d/conv1d.cpp:43]   --->   Operation 375 'mul' 'mul_ln1118_25' <Predicate = (!icmp_ln37)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 376 [1/1] (0.00ns)   --->   "%tmp_264 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_25, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 376 'bitselect' 'tmp_264' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 377 [1/1] (0.00ns)   --->   "%trunc_ln708_24 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_25, i32 10, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 377 'partselect' 'trunc_ln708_24' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 378 [1/1] (0.00ns)   --->   "%tmp_266 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_25, i32 9)" [Conv1d/conv1d.cpp:43]   --->   Operation 378 'bitselect' 'tmp_266' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 379 [1/1] (0.00ns)   --->   "%p_Result_3_6_1 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_25, i32 27, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 379 'partselect' 'p_Result_3_6_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 380 [1/1] (0.00ns)   --->   "%p_Result_4_6_1 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_25, i32 26, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 380 'partselect' 'p_Result_4_6_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 381 [1/2] (2.77ns)   --->   "%buff_out_7_V_load = load i16* %buff_out_7_V_addr, align 2" [Conv1d/conv1d.cpp:42]   --->   Operation 381 'load' 'buff_out_7_V_load' <Predicate = (!icmp_ln37)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_3 : Operation 382 [1/1] (1.35ns)   --->   "%tmp_28 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_7_0_0_V_r_2, i16 %wt_buff_7_0_1_V_r_2, i16 %wt_buff_7_0_2_V_r_2, i2 %select_ln37_1)" [Conv1d/conv1d.cpp:43]   --->   Operation 382 'mux' 'tmp_28' <Predicate = (!icmp_ln37)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 383 [1/1] (0.00ns)   --->   "%sext_ln1116_28 = sext i16 %tmp_28 to i32" [Conv1d/conv1d.cpp:43]   --->   Operation 383 'sext' 'sext_ln1116_28' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 384 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_28 = mul nsw i32 %sext_ln1118, %sext_ln1116_28" [Conv1d/conv1d.cpp:43]   --->   Operation 384 'mul' 'mul_ln1118_28' <Predicate = (!icmp_ln37)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 385 [1/1] (0.00ns)   --->   "%tmp_288 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_28, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 385 'bitselect' 'tmp_288' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 386 [1/1] (0.00ns)   --->   "%trunc_ln708_27 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_28, i32 10, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 386 'partselect' 'trunc_ln708_27' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 387 [1/1] (0.00ns)   --->   "%tmp_290 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_28, i32 9)" [Conv1d/conv1d.cpp:43]   --->   Operation 387 'bitselect' 'tmp_290' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 388 [1/1] (0.00ns)   --->   "%p_Result_3_7 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_28, i32 27, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 388 'partselect' 'p_Result_3_7' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 389 [1/1] (0.00ns)   --->   "%p_Result_4_7 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_28, i32 26, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 389 'partselect' 'p_Result_4_7' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 390 [1/1] (1.35ns)   --->   "%tmp_29 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_7_1_0_V_r_2, i16 %wt_buff_7_1_1_V_r_2, i16 %wt_buff_7_1_2_V_r_2, i2 %select_ln37_1)" [Conv1d/conv1d.cpp:43]   --->   Operation 390 'mux' 'tmp_29' <Predicate = (!icmp_ln37)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 391 [1/1] (0.00ns)   --->   "%sext_ln1116_29 = sext i16 %tmp_29 to i32" [Conv1d/conv1d.cpp:43]   --->   Operation 391 'sext' 'sext_ln1116_29' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 392 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_29 = mul nsw i32 %sext_ln1118_1, %sext_ln1116_29" [Conv1d/conv1d.cpp:43]   --->   Operation 392 'mul' 'mul_ln1118_29' <Predicate = (!icmp_ln37)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 393 [1/1] (0.00ns)   --->   "%tmp_296 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_29, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 393 'bitselect' 'tmp_296' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 394 [1/1] (0.00ns)   --->   "%trunc_ln708_28 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_29, i32 10, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 394 'partselect' 'trunc_ln708_28' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 395 [1/1] (0.00ns)   --->   "%tmp_298 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_29, i32 9)" [Conv1d/conv1d.cpp:43]   --->   Operation 395 'bitselect' 'tmp_298' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 396 [1/1] (0.00ns)   --->   "%p_Result_3_7_1 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_29, i32 27, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 396 'partselect' 'p_Result_3_7_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 397 [1/1] (0.00ns)   --->   "%p_Result_4_7_1 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_29, i32 26, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 397 'partselect' 'p_Result_4_7_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 398 [1/2] (2.77ns)   --->   "%buff_out_8_V_load = load i16* %buff_out_8_V_addr, align 2" [Conv1d/conv1d.cpp:42]   --->   Operation 398 'load' 'buff_out_8_V_load' <Predicate = (!icmp_ln37)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_3 : Operation 399 [1/1] (1.35ns)   --->   "%tmp_32 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_8_0_0_V_r_2, i16 %wt_buff_8_0_1_V_r_2, i16 %wt_buff_8_0_2_V_r_2, i2 %select_ln37_1)" [Conv1d/conv1d.cpp:43]   --->   Operation 399 'mux' 'tmp_32' <Predicate = (!icmp_ln37)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 400 [1/1] (0.00ns)   --->   "%sext_ln1116_32 = sext i16 %tmp_32 to i32" [Conv1d/conv1d.cpp:43]   --->   Operation 400 'sext' 'sext_ln1116_32' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 401 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_32 = mul nsw i32 %sext_ln1118, %sext_ln1116_32" [Conv1d/conv1d.cpp:43]   --->   Operation 401 'mul' 'mul_ln1118_32' <Predicate = (!icmp_ln37)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 402 [1/1] (0.00ns)   --->   "%tmp_320 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_32, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 402 'bitselect' 'tmp_320' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 403 [1/1] (0.00ns)   --->   "%trunc_ln708_31 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_32, i32 10, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 403 'partselect' 'trunc_ln708_31' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 404 [1/1] (0.00ns)   --->   "%tmp_322 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_32, i32 9)" [Conv1d/conv1d.cpp:43]   --->   Operation 404 'bitselect' 'tmp_322' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 405 [1/1] (0.00ns)   --->   "%p_Result_3_8 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_32, i32 27, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 405 'partselect' 'p_Result_3_8' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 406 [1/1] (0.00ns)   --->   "%p_Result_4_8 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_32, i32 26, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 406 'partselect' 'p_Result_4_8' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 407 [1/1] (1.35ns)   --->   "%tmp_33 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_8_1_0_V_r_2, i16 %wt_buff_8_1_1_V_r_2, i16 %wt_buff_8_1_2_V_r_2, i2 %select_ln37_1)" [Conv1d/conv1d.cpp:43]   --->   Operation 407 'mux' 'tmp_33' <Predicate = (!icmp_ln37)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 408 [1/1] (0.00ns)   --->   "%sext_ln1116_33 = sext i16 %tmp_33 to i32" [Conv1d/conv1d.cpp:43]   --->   Operation 408 'sext' 'sext_ln1116_33' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 409 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_33 = mul nsw i32 %sext_ln1118_1, %sext_ln1116_33" [Conv1d/conv1d.cpp:43]   --->   Operation 409 'mul' 'mul_ln1118_33' <Predicate = (!icmp_ln37)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 410 [1/1] (0.00ns)   --->   "%tmp_328 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_33, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 410 'bitselect' 'tmp_328' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 411 [1/1] (0.00ns)   --->   "%trunc_ln708_32 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_33, i32 10, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 411 'partselect' 'trunc_ln708_32' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 412 [1/1] (0.00ns)   --->   "%tmp_330 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_33, i32 9)" [Conv1d/conv1d.cpp:43]   --->   Operation 412 'bitselect' 'tmp_330' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 413 [1/1] (0.00ns)   --->   "%p_Result_3_8_1 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_33, i32 27, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 413 'partselect' 'p_Result_3_8_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 414 [1/1] (0.00ns)   --->   "%p_Result_4_8_1 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_33, i32 26, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 414 'partselect' 'p_Result_4_8_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 415 [1/2] (2.77ns)   --->   "%buff_out_9_V_load = load i16* %buff_out_9_V_addr, align 2" [Conv1d/conv1d.cpp:42]   --->   Operation 415 'load' 'buff_out_9_V_load' <Predicate = (!icmp_ln37)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_3 : Operation 416 [1/1] (1.35ns)   --->   "%tmp_36 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_9_0_0_V_r_2, i16 %wt_buff_9_0_1_V_r_2, i16 %wt_buff_9_0_2_V_r_2, i2 %select_ln37_1)" [Conv1d/conv1d.cpp:43]   --->   Operation 416 'mux' 'tmp_36' <Predicate = (!icmp_ln37)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 417 [1/1] (0.00ns)   --->   "%sext_ln1116_36 = sext i16 %tmp_36 to i32" [Conv1d/conv1d.cpp:43]   --->   Operation 417 'sext' 'sext_ln1116_36' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 418 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_36 = mul nsw i32 %sext_ln1118, %sext_ln1116_36" [Conv1d/conv1d.cpp:43]   --->   Operation 418 'mul' 'mul_ln1118_36' <Predicate = (!icmp_ln37)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 419 [1/1] (0.00ns)   --->   "%tmp_352 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_36, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 419 'bitselect' 'tmp_352' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 420 [1/1] (0.00ns)   --->   "%trunc_ln708_35 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_36, i32 10, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 420 'partselect' 'trunc_ln708_35' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 421 [1/1] (0.00ns)   --->   "%tmp_354 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_36, i32 9)" [Conv1d/conv1d.cpp:43]   --->   Operation 421 'bitselect' 'tmp_354' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 422 [1/1] (0.00ns)   --->   "%p_Result_3_9 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_36, i32 27, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 422 'partselect' 'p_Result_3_9' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 423 [1/1] (0.00ns)   --->   "%p_Result_4_9 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_36, i32 26, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 423 'partselect' 'p_Result_4_9' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 424 [1/1] (1.35ns)   --->   "%tmp_37 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_9_1_0_V_r_2, i16 %wt_buff_9_1_1_V_r_2, i16 %wt_buff_9_1_2_V_r_2, i2 %select_ln37_1)" [Conv1d/conv1d.cpp:43]   --->   Operation 424 'mux' 'tmp_37' <Predicate = (!icmp_ln37)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 425 [1/1] (0.00ns)   --->   "%sext_ln1116_37 = sext i16 %tmp_37 to i32" [Conv1d/conv1d.cpp:43]   --->   Operation 425 'sext' 'sext_ln1116_37' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 426 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_37 = mul nsw i32 %sext_ln1118_1, %sext_ln1116_37" [Conv1d/conv1d.cpp:43]   --->   Operation 426 'mul' 'mul_ln1118_37' <Predicate = (!icmp_ln37)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 427 [1/1] (0.00ns)   --->   "%tmp_360 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_37, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 427 'bitselect' 'tmp_360' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 428 [1/1] (0.00ns)   --->   "%trunc_ln708_36 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_37, i32 10, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 428 'partselect' 'trunc_ln708_36' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 429 [1/1] (0.00ns)   --->   "%tmp_362 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_37, i32 9)" [Conv1d/conv1d.cpp:43]   --->   Operation 429 'bitselect' 'tmp_362' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 430 [1/1] (0.00ns)   --->   "%p_Result_3_9_1 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_37, i32 27, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 430 'partselect' 'p_Result_3_9_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 431 [1/1] (0.00ns)   --->   "%p_Result_4_9_1 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_37, i32 26, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 431 'partselect' 'p_Result_4_9_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 432 [1/2] (2.77ns)   --->   "%buff_out_10_V_load = load i16* %buff_out_10_V_addr, align 2" [Conv1d/conv1d.cpp:42]   --->   Operation 432 'load' 'buff_out_10_V_load' <Predicate = (!icmp_ln37)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_3 : Operation 433 [1/1] (1.35ns)   --->   "%tmp_40 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_10_0_0_V_2, i16 %wt_buff_10_0_1_V_2, i16 %wt_buff_10_0_2_V_2, i2 %select_ln37_1)" [Conv1d/conv1d.cpp:43]   --->   Operation 433 'mux' 'tmp_40' <Predicate = (!icmp_ln37)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 434 [1/1] (0.00ns)   --->   "%sext_ln1116_40 = sext i16 %tmp_40 to i32" [Conv1d/conv1d.cpp:43]   --->   Operation 434 'sext' 'sext_ln1116_40' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 435 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_40 = mul nsw i32 %sext_ln1118, %sext_ln1116_40" [Conv1d/conv1d.cpp:43]   --->   Operation 435 'mul' 'mul_ln1118_40' <Predicate = (!icmp_ln37)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 436 [1/1] (0.00ns)   --->   "%tmp_384 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_40, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 436 'bitselect' 'tmp_384' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 437 [1/1] (0.00ns)   --->   "%trunc_ln708_39 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_40, i32 10, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 437 'partselect' 'trunc_ln708_39' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 438 [1/1] (0.00ns)   --->   "%tmp_386 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_40, i32 9)" [Conv1d/conv1d.cpp:43]   --->   Operation 438 'bitselect' 'tmp_386' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 439 [1/1] (0.00ns)   --->   "%p_Result_3_s = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_40, i32 27, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 439 'partselect' 'p_Result_3_s' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 440 [1/1] (0.00ns)   --->   "%p_Result_4_s = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_40, i32 26, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 440 'partselect' 'p_Result_4_s' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 441 [1/1] (1.35ns)   --->   "%tmp_41 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_10_1_0_V_2, i16 %wt_buff_10_1_1_V_2, i16 %wt_buff_10_1_2_V_2, i2 %select_ln37_1)" [Conv1d/conv1d.cpp:43]   --->   Operation 441 'mux' 'tmp_41' <Predicate = (!icmp_ln37)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 442 [1/1] (0.00ns)   --->   "%sext_ln1116_41 = sext i16 %tmp_41 to i32" [Conv1d/conv1d.cpp:43]   --->   Operation 442 'sext' 'sext_ln1116_41' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 443 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_41 = mul nsw i32 %sext_ln1118_1, %sext_ln1116_41" [Conv1d/conv1d.cpp:43]   --->   Operation 443 'mul' 'mul_ln1118_41' <Predicate = (!icmp_ln37)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 444 [1/1] (0.00ns)   --->   "%tmp_392 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_41, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 444 'bitselect' 'tmp_392' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 445 [1/1] (0.00ns)   --->   "%trunc_ln708_40 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_41, i32 10, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 445 'partselect' 'trunc_ln708_40' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 446 [1/1] (0.00ns)   --->   "%tmp_394 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_41, i32 9)" [Conv1d/conv1d.cpp:43]   --->   Operation 446 'bitselect' 'tmp_394' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 447 [1/1] (0.00ns)   --->   "%p_Result_3_10_1 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_41, i32 27, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 447 'partselect' 'p_Result_3_10_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 448 [1/1] (0.00ns)   --->   "%p_Result_4_10_1 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_41, i32 26, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 448 'partselect' 'p_Result_4_10_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 449 [1/2] (2.77ns)   --->   "%buff_out_11_V_load = load i16* %buff_out_11_V_addr, align 2" [Conv1d/conv1d.cpp:42]   --->   Operation 449 'load' 'buff_out_11_V_load' <Predicate = (!icmp_ln37)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_3 : Operation 450 [1/1] (1.35ns)   --->   "%tmp_44 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_11_0_0_V_2, i16 %wt_buff_11_0_1_V_2, i16 %wt_buff_11_0_2_V_2, i2 %select_ln37_1)" [Conv1d/conv1d.cpp:43]   --->   Operation 450 'mux' 'tmp_44' <Predicate = (!icmp_ln37)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 451 [1/1] (0.00ns)   --->   "%sext_ln1116_44 = sext i16 %tmp_44 to i32" [Conv1d/conv1d.cpp:43]   --->   Operation 451 'sext' 'sext_ln1116_44' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 452 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_44 = mul nsw i32 %sext_ln1118, %sext_ln1116_44" [Conv1d/conv1d.cpp:43]   --->   Operation 452 'mul' 'mul_ln1118_44' <Predicate = (!icmp_ln37)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 453 [1/1] (0.00ns)   --->   "%tmp_416 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_44, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 453 'bitselect' 'tmp_416' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 454 [1/1] (0.00ns)   --->   "%trunc_ln708_43 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_44, i32 10, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 454 'partselect' 'trunc_ln708_43' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 455 [1/1] (0.00ns)   --->   "%tmp_418 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_44, i32 9)" [Conv1d/conv1d.cpp:43]   --->   Operation 455 'bitselect' 'tmp_418' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 456 [1/1] (0.00ns)   --->   "%p_Result_3_10 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_44, i32 27, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 456 'partselect' 'p_Result_3_10' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 457 [1/1] (0.00ns)   --->   "%p_Result_4_10 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_44, i32 26, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 457 'partselect' 'p_Result_4_10' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 458 [1/1] (1.35ns)   --->   "%tmp_45 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_11_1_0_V_2, i16 %wt_buff_11_1_1_V_2, i16 %wt_buff_11_1_2_V_2, i2 %select_ln37_1)" [Conv1d/conv1d.cpp:43]   --->   Operation 458 'mux' 'tmp_45' <Predicate = (!icmp_ln37)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 459 [1/1] (0.00ns)   --->   "%sext_ln1116_45 = sext i16 %tmp_45 to i32" [Conv1d/conv1d.cpp:43]   --->   Operation 459 'sext' 'sext_ln1116_45' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 460 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_45 = mul nsw i32 %sext_ln1118_1, %sext_ln1116_45" [Conv1d/conv1d.cpp:43]   --->   Operation 460 'mul' 'mul_ln1118_45' <Predicate = (!icmp_ln37)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 461 [1/1] (0.00ns)   --->   "%tmp_424 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_45, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 461 'bitselect' 'tmp_424' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 462 [1/1] (0.00ns)   --->   "%trunc_ln708_44 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_45, i32 10, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 462 'partselect' 'trunc_ln708_44' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 463 [1/1] (0.00ns)   --->   "%tmp_426 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_45, i32 9)" [Conv1d/conv1d.cpp:43]   --->   Operation 463 'bitselect' 'tmp_426' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 464 [1/1] (0.00ns)   --->   "%p_Result_3_11_1 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_45, i32 27, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 464 'partselect' 'p_Result_3_11_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 465 [1/1] (0.00ns)   --->   "%p_Result_4_11_1 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_45, i32 26, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 465 'partselect' 'p_Result_4_11_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 466 [1/2] (2.77ns)   --->   "%buff_out_12_V_load = load i16* %buff_out_12_V_addr, align 2" [Conv1d/conv1d.cpp:42]   --->   Operation 466 'load' 'buff_out_12_V_load' <Predicate = (!icmp_ln37)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_3 : Operation 467 [1/1] (1.35ns)   --->   "%tmp_48 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_12_0_0_V_2, i16 %wt_buff_12_0_1_V_2, i16 %wt_buff_12_0_2_V_2, i2 %select_ln37_1)" [Conv1d/conv1d.cpp:43]   --->   Operation 467 'mux' 'tmp_48' <Predicate = (!icmp_ln37)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 468 [1/1] (0.00ns)   --->   "%sext_ln1116_48 = sext i16 %tmp_48 to i32" [Conv1d/conv1d.cpp:43]   --->   Operation 468 'sext' 'sext_ln1116_48' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 469 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_48 = mul nsw i32 %sext_ln1118, %sext_ln1116_48" [Conv1d/conv1d.cpp:43]   --->   Operation 469 'mul' 'mul_ln1118_48' <Predicate = (!icmp_ln37)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 470 [1/1] (0.00ns)   --->   "%tmp_448 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_48, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 470 'bitselect' 'tmp_448' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 471 [1/1] (0.00ns)   --->   "%trunc_ln708_47 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_48, i32 10, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 471 'partselect' 'trunc_ln708_47' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 472 [1/1] (0.00ns)   --->   "%tmp_450 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_48, i32 9)" [Conv1d/conv1d.cpp:43]   --->   Operation 472 'bitselect' 'tmp_450' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 473 [1/1] (0.00ns)   --->   "%p_Result_3_11 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_48, i32 27, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 473 'partselect' 'p_Result_3_11' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 474 [1/1] (0.00ns)   --->   "%p_Result_4_11 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_48, i32 26, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 474 'partselect' 'p_Result_4_11' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 475 [1/1] (1.35ns)   --->   "%tmp_49 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_12_1_0_V_2, i16 %wt_buff_12_1_1_V_2, i16 %wt_buff_12_1_2_V_2, i2 %select_ln37_1)" [Conv1d/conv1d.cpp:43]   --->   Operation 475 'mux' 'tmp_49' <Predicate = (!icmp_ln37)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 476 [1/1] (0.00ns)   --->   "%sext_ln1116_49 = sext i16 %tmp_49 to i32" [Conv1d/conv1d.cpp:43]   --->   Operation 476 'sext' 'sext_ln1116_49' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 477 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_49 = mul nsw i32 %sext_ln1118_1, %sext_ln1116_49" [Conv1d/conv1d.cpp:43]   --->   Operation 477 'mul' 'mul_ln1118_49' <Predicate = (!icmp_ln37)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 478 [1/1] (0.00ns)   --->   "%tmp_456 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_49, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 478 'bitselect' 'tmp_456' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 479 [1/1] (0.00ns)   --->   "%trunc_ln708_48 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_49, i32 10, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 479 'partselect' 'trunc_ln708_48' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 480 [1/1] (0.00ns)   --->   "%tmp_458 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_49, i32 9)" [Conv1d/conv1d.cpp:43]   --->   Operation 480 'bitselect' 'tmp_458' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 481 [1/1] (0.00ns)   --->   "%p_Result_3_12_1 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_49, i32 27, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 481 'partselect' 'p_Result_3_12_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 482 [1/1] (0.00ns)   --->   "%p_Result_4_12_1 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_49, i32 26, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 482 'partselect' 'p_Result_4_12_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 483 [1/2] (2.77ns)   --->   "%buff_out_13_V_load = load i16* %buff_out_13_V_addr, align 2" [Conv1d/conv1d.cpp:42]   --->   Operation 483 'load' 'buff_out_13_V_load' <Predicate = (!icmp_ln37)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_3 : Operation 484 [1/1] (1.35ns)   --->   "%tmp_52 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_13_0_0_V_2, i16 %wt_buff_13_0_1_V_2, i16 %wt_buff_13_0_2_V_2, i2 %select_ln37_1)" [Conv1d/conv1d.cpp:43]   --->   Operation 484 'mux' 'tmp_52' <Predicate = (!icmp_ln37)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 485 [1/1] (0.00ns)   --->   "%sext_ln1116_52 = sext i16 %tmp_52 to i32" [Conv1d/conv1d.cpp:43]   --->   Operation 485 'sext' 'sext_ln1116_52' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 486 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_52 = mul nsw i32 %sext_ln1118, %sext_ln1116_52" [Conv1d/conv1d.cpp:43]   --->   Operation 486 'mul' 'mul_ln1118_52' <Predicate = (!icmp_ln37)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 487 [1/1] (0.00ns)   --->   "%tmp_480 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_52, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 487 'bitselect' 'tmp_480' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 488 [1/1] (0.00ns)   --->   "%trunc_ln708_51 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_52, i32 10, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 488 'partselect' 'trunc_ln708_51' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 489 [1/1] (0.00ns)   --->   "%tmp_482 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_52, i32 9)" [Conv1d/conv1d.cpp:43]   --->   Operation 489 'bitselect' 'tmp_482' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 490 [1/1] (0.00ns)   --->   "%p_Result_3_12 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_52, i32 27, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 490 'partselect' 'p_Result_3_12' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 491 [1/1] (0.00ns)   --->   "%p_Result_4_12 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_52, i32 26, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 491 'partselect' 'p_Result_4_12' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 492 [1/1] (1.35ns)   --->   "%tmp_53 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_13_1_0_V_2, i16 %wt_buff_13_1_1_V_2, i16 %wt_buff_13_1_2_V_2, i2 %select_ln37_1)" [Conv1d/conv1d.cpp:43]   --->   Operation 492 'mux' 'tmp_53' <Predicate = (!icmp_ln37)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 493 [1/1] (0.00ns)   --->   "%sext_ln1116_53 = sext i16 %tmp_53 to i32" [Conv1d/conv1d.cpp:43]   --->   Operation 493 'sext' 'sext_ln1116_53' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 494 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_53 = mul nsw i32 %sext_ln1118_1, %sext_ln1116_53" [Conv1d/conv1d.cpp:43]   --->   Operation 494 'mul' 'mul_ln1118_53' <Predicate = (!icmp_ln37)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 495 [1/1] (0.00ns)   --->   "%tmp_488 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_53, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 495 'bitselect' 'tmp_488' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 496 [1/1] (0.00ns)   --->   "%trunc_ln708_52 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_53, i32 10, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 496 'partselect' 'trunc_ln708_52' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 497 [1/1] (0.00ns)   --->   "%tmp_490 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_53, i32 9)" [Conv1d/conv1d.cpp:43]   --->   Operation 497 'bitselect' 'tmp_490' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 498 [1/1] (0.00ns)   --->   "%p_Result_3_13_1 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_53, i32 27, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 498 'partselect' 'p_Result_3_13_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 499 [1/1] (0.00ns)   --->   "%p_Result_4_13_1 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_53, i32 26, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 499 'partselect' 'p_Result_4_13_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 500 [1/2] (2.77ns)   --->   "%buff_out_14_V_load = load i16* %buff_out_14_V_addr, align 2" [Conv1d/conv1d.cpp:42]   --->   Operation 500 'load' 'buff_out_14_V_load' <Predicate = (!icmp_ln37)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_3 : Operation 501 [1/1] (1.35ns)   --->   "%tmp_56 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_14_0_0_V_2, i16 %wt_buff_14_0_1_V_2, i16 %wt_buff_14_0_2_V_2, i2 %select_ln37_1)" [Conv1d/conv1d.cpp:43]   --->   Operation 501 'mux' 'tmp_56' <Predicate = (!icmp_ln37)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 502 [1/1] (0.00ns)   --->   "%sext_ln1116_56 = sext i16 %tmp_56 to i32" [Conv1d/conv1d.cpp:43]   --->   Operation 502 'sext' 'sext_ln1116_56' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 503 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_56 = mul nsw i32 %sext_ln1118, %sext_ln1116_56" [Conv1d/conv1d.cpp:43]   --->   Operation 503 'mul' 'mul_ln1118_56' <Predicate = (!icmp_ln37)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 504 [1/1] (0.00ns)   --->   "%tmp_512 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_56, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 504 'bitselect' 'tmp_512' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 505 [1/1] (0.00ns)   --->   "%trunc_ln708_55 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_56, i32 10, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 505 'partselect' 'trunc_ln708_55' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 506 [1/1] (0.00ns)   --->   "%tmp_514 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_56, i32 9)" [Conv1d/conv1d.cpp:43]   --->   Operation 506 'bitselect' 'tmp_514' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 507 [1/1] (0.00ns)   --->   "%p_Result_3_13 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_56, i32 27, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 507 'partselect' 'p_Result_3_13' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 508 [1/1] (0.00ns)   --->   "%p_Result_4_13 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_56, i32 26, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 508 'partselect' 'p_Result_4_13' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 509 [1/1] (1.35ns)   --->   "%tmp_57 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_14_1_0_V_2, i16 %wt_buff_14_1_1_V_2, i16 %wt_buff_14_1_2_V_2, i2 %select_ln37_1)" [Conv1d/conv1d.cpp:43]   --->   Operation 509 'mux' 'tmp_57' <Predicate = (!icmp_ln37)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 510 [1/1] (0.00ns)   --->   "%sext_ln1116_57 = sext i16 %tmp_57 to i32" [Conv1d/conv1d.cpp:43]   --->   Operation 510 'sext' 'sext_ln1116_57' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 511 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_57 = mul nsw i32 %sext_ln1118_1, %sext_ln1116_57" [Conv1d/conv1d.cpp:43]   --->   Operation 511 'mul' 'mul_ln1118_57' <Predicate = (!icmp_ln37)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 512 [1/1] (0.00ns)   --->   "%tmp_520 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_57, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 512 'bitselect' 'tmp_520' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 513 [1/1] (0.00ns)   --->   "%trunc_ln708_56 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_57, i32 10, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 513 'partselect' 'trunc_ln708_56' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 514 [1/1] (0.00ns)   --->   "%tmp_522 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_57, i32 9)" [Conv1d/conv1d.cpp:43]   --->   Operation 514 'bitselect' 'tmp_522' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 515 [1/1] (0.00ns)   --->   "%p_Result_3_14_1 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_57, i32 27, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 515 'partselect' 'p_Result_3_14_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 516 [1/1] (0.00ns)   --->   "%p_Result_4_14_1 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_57, i32 26, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 516 'partselect' 'p_Result_4_14_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 517 [1/2] (2.77ns)   --->   "%buff_out_15_V_load = load i16* %buff_out_15_V_addr, align 2" [Conv1d/conv1d.cpp:42]   --->   Operation 517 'load' 'buff_out_15_V_load' <Predicate = (!icmp_ln37)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_3 : Operation 518 [1/1] (1.35ns)   --->   "%tmp_60 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_15_0_0_V_2, i16 %wt_buff_15_0_1_V_2, i16 %wt_buff_15_0_2_V_2, i2 %select_ln37_1)" [Conv1d/conv1d.cpp:43]   --->   Operation 518 'mux' 'tmp_60' <Predicate = (!icmp_ln37)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 519 [1/1] (0.00ns)   --->   "%sext_ln1116_60 = sext i16 %tmp_60 to i32" [Conv1d/conv1d.cpp:43]   --->   Operation 519 'sext' 'sext_ln1116_60' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 520 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_60 = mul nsw i32 %sext_ln1118, %sext_ln1116_60" [Conv1d/conv1d.cpp:43]   --->   Operation 520 'mul' 'mul_ln1118_60' <Predicate = (!icmp_ln37)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 521 [1/1] (0.00ns)   --->   "%tmp_544 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_60, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 521 'bitselect' 'tmp_544' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 522 [1/1] (0.00ns)   --->   "%trunc_ln708_59 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_60, i32 10, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 522 'partselect' 'trunc_ln708_59' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 523 [1/1] (0.00ns)   --->   "%tmp_546 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_60, i32 9)" [Conv1d/conv1d.cpp:43]   --->   Operation 523 'bitselect' 'tmp_546' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 524 [1/1] (0.00ns)   --->   "%p_Result_3_14 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_60, i32 27, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 524 'partselect' 'p_Result_3_14' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 525 [1/1] (0.00ns)   --->   "%p_Result_4_14 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_60, i32 26, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 525 'partselect' 'p_Result_4_14' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 526 [1/1] (1.35ns)   --->   "%tmp_61 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_15_1_0_V_2, i16 %wt_buff_15_1_1_V_2, i16 %wt_buff_15_1_2_V_2, i2 %select_ln37_1)" [Conv1d/conv1d.cpp:43]   --->   Operation 526 'mux' 'tmp_61' <Predicate = (!icmp_ln37)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 527 [1/1] (0.00ns)   --->   "%sext_ln1116_61 = sext i16 %tmp_61 to i32" [Conv1d/conv1d.cpp:43]   --->   Operation 527 'sext' 'sext_ln1116_61' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 528 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_61 = mul nsw i32 %sext_ln1118_1, %sext_ln1116_61" [Conv1d/conv1d.cpp:43]   --->   Operation 528 'mul' 'mul_ln1118_61' <Predicate = (!icmp_ln37)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 529 [1/1] (0.00ns)   --->   "%tmp_552 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_61, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 529 'bitselect' 'tmp_552' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 530 [1/1] (0.00ns)   --->   "%trunc_ln708_60 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_61, i32 10, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 530 'partselect' 'trunc_ln708_60' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 531 [1/1] (0.00ns)   --->   "%tmp_554 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_61, i32 9)" [Conv1d/conv1d.cpp:43]   --->   Operation 531 'bitselect' 'tmp_554' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 532 [1/1] (0.00ns)   --->   "%p_Result_3_15_1 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_61, i32 27, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 532 'partselect' 'p_Result_3_15_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 533 [1/1] (0.00ns)   --->   "%p_Result_4_15_1 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_61, i32 26, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 533 'partselect' 'p_Result_4_15_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.98>
ST_4 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node and_ln416)   --->   "%tmp_65 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 534 'bitselect' 'tmp_65' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 535 [1/1] (0.00ns)   --->   "%zext_ln415 = zext i1 %tmp_66 to i16" [Conv1d/conv1d.cpp:43]   --->   Operation 535 'zext' 'zext_ln415' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 536 [1/1] (1.54ns)   --->   "%add_ln415 = add i16 %zext_ln415, %trunc_ln4" [Conv1d/conv1d.cpp:43]   --->   Operation 536 'add' 'add_ln415' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node and_ln416)   --->   "%tmp_67 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 537 'bitselect' 'tmp_67' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node and_ln416)   --->   "%xor_ln416 = xor i1 %tmp_67, true" [Conv1d/conv1d.cpp:43]   --->   Operation 538 'xor' 'xor_ln416' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 539 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416 = and i1 %tmp_65, %xor_ln416" [Conv1d/conv1d.cpp:43]   --->   Operation 539 'and' 'and_ln416' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 540 [1/1] (0.00ns)   --->   "%tmp_68 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 540 'bitselect' 'tmp_68' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 541 [1/1] (0.97ns)   --->   "%icmp_ln879 = icmp eq i5 %p_Result_3, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 541 'icmp' 'icmp_ln879' <Predicate = (!icmp_ln37)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 542 [1/1] (1.07ns)   --->   "%icmp_ln879_1 = icmp eq i6 %p_Result_4, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 542 'icmp' 'icmp_ln879_1' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 543 [1/1] (1.07ns)   --->   "%icmp_ln768 = icmp eq i6 %p_Result_4, 0" [Conv1d/conv1d.cpp:43]   --->   Operation 543 'icmp' 'icmp_ln768' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%select_ln777 = select i1 %and_ln416, i1 %icmp_ln879_1, i1 %icmp_ln768" [Conv1d/conv1d.cpp:43]   --->   Operation 544 'select' 'select_ln777' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 545 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%tmp_69 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118, i32 26)" [Conv1d/conv1d.cpp:43]   --->   Operation 545 'bitselect' 'tmp_69' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%xor_ln779 = xor i1 %tmp_69, true" [Conv1d/conv1d.cpp:43]   --->   Operation 546 'xor' 'xor_ln779' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 547 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%and_ln779 = and i1 %icmp_ln879, %xor_ln779" [Conv1d/conv1d.cpp:43]   --->   Operation 547 'and' 'and_ln779' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 548 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%select_ln416 = select i1 %and_ln416, i1 %and_ln779, i1 %icmp_ln879_1" [Conv1d/conv1d.cpp:43]   --->   Operation 548 'select' 'select_ln416' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 549 [1/1] (0.80ns)   --->   "%and_ln781 = and i1 %and_ln416, %icmp_ln879_1" [Conv1d/conv1d.cpp:43]   --->   Operation 549 'and' 'and_ln781' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%xor_ln785 = xor i1 %select_ln777, true" [Conv1d/conv1d.cpp:43]   --->   Operation 550 'xor' 'xor_ln785' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 551 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%or_ln785 = or i1 %tmp_68, %xor_ln785" [Conv1d/conv1d.cpp:43]   --->   Operation 551 'or' 'or_ln785' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 552 [1/1] (0.80ns)   --->   "%xor_ln785_1 = xor i1 %tmp_64, true" [Conv1d/conv1d.cpp:43]   --->   Operation 552 'xor' 'xor_ln785_1' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 553 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%and_ln785 = and i1 %or_ln785, %xor_ln785_1" [Conv1d/conv1d.cpp:43]   --->   Operation 553 'and' 'and_ln785' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 554 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786 = and i1 %tmp_68, %select_ln416" [Conv1d/conv1d.cpp:43]   --->   Operation 554 'and' 'and_ln786' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1)   --->   "%or_ln786 = or i1 %and_ln781, %and_ln786" [Conv1d/conv1d.cpp:43]   --->   Operation 555 'or' 'or_ln786' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 556 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1)   --->   "%xor_ln786 = xor i1 %or_ln786, true" [Conv1d/conv1d.cpp:43]   --->   Operation 556 'xor' 'xor_ln786' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 557 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_1 = and i1 %tmp_64, %xor_ln786" [Conv1d/conv1d.cpp:43]   --->   Operation 557 'and' 'and_ln786_1' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 558 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340 = or i1 %and_ln786_1, %and_ln785" [Conv1d/conv1d.cpp:43]   --->   Operation 558 'or' 'or_ln340' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 559 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_128)   --->   "%or_ln340_2 = or i1 %and_ln786, %xor_ln785_1" [Conv1d/conv1d.cpp:43]   --->   Operation 559 'or' 'or_ln340_2' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 560 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_128)   --->   "%or_ln340_1 = or i1 %or_ln340_2, %and_ln781" [Conv1d/conv1d.cpp:43]   --->   Operation 560 'or' 'or_ln340_1' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 561 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340 = select i1 %or_ln340, i16 32767, i16 %add_ln415" [Conv1d/conv1d.cpp:43]   --->   Operation 561 'select' 'select_ln340' <Predicate = (!icmp_ln37)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 562 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_128)   --->   "%select_ln388 = select i1 %and_ln786_1, i16 -32768, i16 %add_ln415" [Conv1d/conv1d.cpp:43]   --->   Operation 562 'select' 'select_ln388' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 563 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_128 = select i1 %or_ln340_1, i16 %select_ln340, i16 %select_ln388" [Conv1d/conv1d.cpp:43]   --->   Operation 563 'select' 'select_ln340_128' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 564 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i16 %buff_out_0_V_load to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 564 'sext' 'sext_ln703' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 565 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i16 %select_ln340_128 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 565 'sext' 'sext_ln703_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 566 [1/1] (1.54ns)   --->   "%add_ln1192 = add nsw i17 %sext_ln703, %sext_ln703_1" [Conv1d/conv1d.cpp:44]   --->   Operation 566 'add' 'add_ln1192' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 567 [1/1] (0.00ns)   --->   "%tmp_70 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192, i32 16)" [Conv1d/conv1d.cpp:44]   --->   Operation 567 'bitselect' 'tmp_70' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 568 [1/1] (1.54ns)   --->   "%add_ln703 = add i16 %select_ln340_128, %buff_out_0_V_load" [Conv1d/conv1d.cpp:44]   --->   Operation 568 'add' 'add_ln703' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 569 [1/1] (0.00ns)   --->   "%tmp_71 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703, i32 15)" [Conv1d/conv1d.cpp:44]   --->   Operation 569 'bitselect' 'tmp_71' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 570 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_1)   --->   "%tmp_73 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_1, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 570 'bitselect' 'tmp_73' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 571 [1/1] (0.00ns)   --->   "%zext_ln415_1 = zext i1 %tmp_74 to i16" [Conv1d/conv1d.cpp:43]   --->   Operation 571 'zext' 'zext_ln415_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 572 [1/1] (1.54ns)   --->   "%add_ln415_1 = add i16 %zext_ln415_1, %trunc_ln708_1" [Conv1d/conv1d.cpp:43]   --->   Operation 572 'add' 'add_ln415_1' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 573 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_1)   --->   "%tmp_75 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_1, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 573 'bitselect' 'tmp_75' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 574 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_1)   --->   "%xor_ln416_1 = xor i1 %tmp_75, true" [Conv1d/conv1d.cpp:43]   --->   Operation 574 'xor' 'xor_ln416_1' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 575 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_1 = and i1 %tmp_73, %xor_ln416_1" [Conv1d/conv1d.cpp:43]   --->   Operation 575 'and' 'and_ln416_1' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 576 [1/1] (0.00ns)   --->   "%tmp_76 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_1, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 576 'bitselect' 'tmp_76' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 577 [1/1] (0.97ns)   --->   "%icmp_ln879_2 = icmp eq i5 %p_Result_3_0_1, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 577 'icmp' 'icmp_ln879_2' <Predicate = (!icmp_ln37)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 578 [1/1] (1.07ns)   --->   "%icmp_ln879_3 = icmp eq i6 %p_Result_4_0_1, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 578 'icmp' 'icmp_ln879_3' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 579 [1/1] (1.07ns)   --->   "%icmp_ln768_1 = icmp eq i6 %p_Result_4_0_1, 0" [Conv1d/conv1d.cpp:43]   --->   Operation 579 'icmp' 'icmp_ln768_1' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 580 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_4)   --->   "%select_ln777_1 = select i1 %and_ln416_1, i1 %icmp_ln879_3, i1 %icmp_ln768_1" [Conv1d/conv1d.cpp:43]   --->   Operation 580 'select' 'select_ln777_1' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 581 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_3)   --->   "%tmp_77 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_1, i32 26)" [Conv1d/conv1d.cpp:43]   --->   Operation 581 'bitselect' 'tmp_77' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 582 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_3)   --->   "%xor_ln779_1 = xor i1 %tmp_77, true" [Conv1d/conv1d.cpp:43]   --->   Operation 582 'xor' 'xor_ln779_1' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 583 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_3)   --->   "%and_ln779_1 = and i1 %icmp_ln879_2, %xor_ln779_1" [Conv1d/conv1d.cpp:43]   --->   Operation 583 'and' 'and_ln779_1' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 584 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_3)   --->   "%select_ln416_1 = select i1 %and_ln416_1, i1 %and_ln779_1, i1 %icmp_ln879_3" [Conv1d/conv1d.cpp:43]   --->   Operation 584 'select' 'select_ln416_1' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 585 [1/1] (0.80ns)   --->   "%and_ln781_1 = and i1 %and_ln416_1, %icmp_ln879_3" [Conv1d/conv1d.cpp:43]   --->   Operation 585 'and' 'and_ln781_1' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 586 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_4)   --->   "%xor_ln785_2 = xor i1 %select_ln777_1, true" [Conv1d/conv1d.cpp:43]   --->   Operation 586 'xor' 'xor_ln785_2' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 587 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_4)   --->   "%or_ln785_1 = or i1 %tmp_76, %xor_ln785_2" [Conv1d/conv1d.cpp:43]   --->   Operation 587 'or' 'or_ln785_1' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 588 [1/1] (0.80ns)   --->   "%xor_ln785_3 = xor i1 %tmp_72, true" [Conv1d/conv1d.cpp:43]   --->   Operation 588 'xor' 'xor_ln785_3' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 589 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_4)   --->   "%and_ln785_1 = and i1 %or_ln785_1, %xor_ln785_3" [Conv1d/conv1d.cpp:43]   --->   Operation 589 'and' 'and_ln785_1' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 590 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_3 = and i1 %tmp_76, %select_ln416_1" [Conv1d/conv1d.cpp:43]   --->   Operation 590 'and' 'and_ln786_3' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 591 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_4)   --->   "%or_ln786_1 = or i1 %and_ln781_1, %and_ln786_3" [Conv1d/conv1d.cpp:43]   --->   Operation 591 'or' 'or_ln786_1' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 592 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_4)   --->   "%xor_ln786_2 = xor i1 %or_ln786_1, true" [Conv1d/conv1d.cpp:43]   --->   Operation 592 'xor' 'xor_ln786_2' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 593 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_4 = and i1 %tmp_72, %xor_ln786_2" [Conv1d/conv1d.cpp:43]   --->   Operation 593 'and' 'and_ln786_4' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 594 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_4 = or i1 %and_ln786_4, %and_ln785_1" [Conv1d/conv1d.cpp:43]   --->   Operation 594 'or' 'or_ln340_4' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 595 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_130)   --->   "%or_ln340_5 = or i1 %and_ln786_3, %xor_ln785_3" [Conv1d/conv1d.cpp:43]   --->   Operation 595 'or' 'or_ln340_5' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 596 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_130)   --->   "%or_ln340_6 = or i1 %or_ln340_5, %and_ln781_1" [Conv1d/conv1d.cpp:43]   --->   Operation 596 'or' 'or_ln340_6' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 597 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_2 = select i1 %or_ln340_4, i16 32767, i16 %add_ln415_1" [Conv1d/conv1d.cpp:43]   --->   Operation 597 'select' 'select_ln340_2' <Predicate = (!icmp_ln37)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 598 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_130)   --->   "%select_ln388_2 = select i1 %and_ln786_4, i16 -32768, i16 %add_ln415_1" [Conv1d/conv1d.cpp:43]   --->   Operation 598 'select' 'select_ln388_2' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 599 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_130 = select i1 %or_ln340_6, i16 %select_ln340_2, i16 %select_ln388_2" [Conv1d/conv1d.cpp:43]   --->   Operation 599 'select' 'select_ln340_130' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 600 [1/1] (1.35ns)   --->   "%tmp_8 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_0_2_0_V_r_2, i16 %wt_buff_0_2_1_V_r_2, i16 %wt_buff_0_2_2_V_r_2, i2 %select_ln37_1)" [Conv1d/conv1d.cpp:43]   --->   Operation 600 'mux' 'tmp_8' <Predicate = (!icmp_ln37)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 601 [1/1] (0.00ns)   --->   "%sext_ln1116_2 = sext i16 %tmp_8 to i32" [Conv1d/conv1d.cpp:43]   --->   Operation 601 'sext' 'sext_ln1116_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 602 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i16 %buff_in_2_V_load to i32" [Conv1d/conv1d.cpp:43]   --->   Operation 602 'sext' 'sext_ln1118_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 603 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_2 = mul nsw i32 %sext_ln1118_2, %sext_ln1116_2" [Conv1d/conv1d.cpp:43]   --->   Operation 603 'mul' 'mul_ln1118_2' <Predicate = (!icmp_ln37)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 604 [1/1] (0.00ns)   --->   "%tmp_80 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_2, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 604 'bitselect' 'tmp_80' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 605 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_2, i32 10, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 605 'partselect' 'trunc_ln708_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 606 [1/1] (0.00ns)   --->   "%tmp_82 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_2, i32 9)" [Conv1d/conv1d.cpp:43]   --->   Operation 606 'bitselect' 'tmp_82' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 607 [1/1] (0.00ns)   --->   "%p_Result_3_0_2 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_2, i32 27, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 607 'partselect' 'p_Result_3_0_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 608 [1/1] (0.97ns)   --->   "%icmp_ln879_4 = icmp eq i5 %p_Result_3_0_2, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 608 'icmp' 'icmp_ln879_4' <Predicate = (!icmp_ln37)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 609 [1/1] (0.00ns)   --->   "%p_Result_4_0_2 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_2, i32 26, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 609 'partselect' 'p_Result_4_0_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 610 [1/1] (1.07ns)   --->   "%icmp_ln879_5 = icmp eq i6 %p_Result_4_0_2, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 610 'icmp' 'icmp_ln879_5' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 611 [1/1] (1.07ns)   --->   "%icmp_ln768_2 = icmp eq i6 %p_Result_4_0_2, 0" [Conv1d/conv1d.cpp:43]   --->   Operation 611 'icmp' 'icmp_ln768_2' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 612 [1/1] (1.35ns)   --->   "%tmp_9 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_0_3_0_V_r_2, i16 %wt_buff_0_3_1_V_r_2, i16 %wt_buff_0_3_2_V_r_2, i2 %select_ln37_1)" [Conv1d/conv1d.cpp:43]   --->   Operation 612 'mux' 'tmp_9' <Predicate = (!icmp_ln37)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 613 [1/1] (0.00ns)   --->   "%sext_ln1116_3 = sext i16 %tmp_9 to i32" [Conv1d/conv1d.cpp:43]   --->   Operation 613 'sext' 'sext_ln1116_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 614 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i16 %buff_in_3_V_load to i32" [Conv1d/conv1d.cpp:43]   --->   Operation 614 'sext' 'sext_ln1118_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 615 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_3 = mul nsw i32 %sext_ln1118_3, %sext_ln1116_3" [Conv1d/conv1d.cpp:43]   --->   Operation 615 'mul' 'mul_ln1118_3' <Predicate = (!icmp_ln37)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 616 [1/1] (0.00ns)   --->   "%tmp_88 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_3, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 616 'bitselect' 'tmp_88' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 617 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_3, i32 10, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 617 'partselect' 'trunc_ln708_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 618 [1/1] (0.00ns)   --->   "%tmp_90 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_3, i32 9)" [Conv1d/conv1d.cpp:43]   --->   Operation 618 'bitselect' 'tmp_90' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 619 [1/1] (0.00ns)   --->   "%p_Result_3_0_3 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_3, i32 27, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 619 'partselect' 'p_Result_3_0_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 620 [1/1] (0.97ns)   --->   "%icmp_ln879_6 = icmp eq i5 %p_Result_3_0_3, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 620 'icmp' 'icmp_ln879_6' <Predicate = (!icmp_ln37)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 621 [1/1] (0.00ns)   --->   "%p_Result_4_0_3 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_3, i32 26, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 621 'partselect' 'p_Result_4_0_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 622 [1/1] (1.07ns)   --->   "%icmp_ln879_7 = icmp eq i6 %p_Result_4_0_3, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 622 'icmp' 'icmp_ln879_7' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 623 [1/1] (1.07ns)   --->   "%icmp_ln768_3 = icmp eq i6 %p_Result_4_0_3, 0" [Conv1d/conv1d.cpp:43]   --->   Operation 623 'icmp' 'icmp_ln768_3' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 624 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_4)   --->   "%tmp_97 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_4, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 624 'bitselect' 'tmp_97' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 625 [1/1] (0.00ns)   --->   "%zext_ln415_4 = zext i1 %tmp_98 to i16" [Conv1d/conv1d.cpp:43]   --->   Operation 625 'zext' 'zext_ln415_4' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 626 [1/1] (1.54ns)   --->   "%add_ln415_4 = add i16 %zext_ln415_4, %trunc_ln708_4" [Conv1d/conv1d.cpp:43]   --->   Operation 626 'add' 'add_ln415_4' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 627 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_4)   --->   "%tmp_99 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_4, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 627 'bitselect' 'tmp_99' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 628 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_4)   --->   "%xor_ln416_4 = xor i1 %tmp_99, true" [Conv1d/conv1d.cpp:43]   --->   Operation 628 'xor' 'xor_ln416_4' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 629 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_4 = and i1 %tmp_97, %xor_ln416_4" [Conv1d/conv1d.cpp:43]   --->   Operation 629 'and' 'and_ln416_4' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 630 [1/1] (0.00ns)   --->   "%tmp_100 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_4, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 630 'bitselect' 'tmp_100' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 631 [1/1] (0.97ns)   --->   "%icmp_ln879_8 = icmp eq i5 %p_Result_3_1, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 631 'icmp' 'icmp_ln879_8' <Predicate = (!icmp_ln37)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 632 [1/1] (1.07ns)   --->   "%icmp_ln879_9 = icmp eq i6 %p_Result_4_1, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 632 'icmp' 'icmp_ln879_9' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 633 [1/1] (1.07ns)   --->   "%icmp_ln768_4 = icmp eq i6 %p_Result_4_1, 0" [Conv1d/conv1d.cpp:43]   --->   Operation 633 'icmp' 'icmp_ln768_4' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 634 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_16)   --->   "%select_ln777_4 = select i1 %and_ln416_4, i1 %icmp_ln879_9, i1 %icmp_ln768_4" [Conv1d/conv1d.cpp:43]   --->   Operation 634 'select' 'select_ln777_4' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 635 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_12)   --->   "%tmp_101 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_4, i32 26)" [Conv1d/conv1d.cpp:43]   --->   Operation 635 'bitselect' 'tmp_101' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 636 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_12)   --->   "%xor_ln779_4 = xor i1 %tmp_101, true" [Conv1d/conv1d.cpp:43]   --->   Operation 636 'xor' 'xor_ln779_4' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 637 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_12)   --->   "%and_ln779_4 = and i1 %icmp_ln879_8, %xor_ln779_4" [Conv1d/conv1d.cpp:43]   --->   Operation 637 'and' 'and_ln779_4' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 638 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_12)   --->   "%select_ln416_4 = select i1 %and_ln416_4, i1 %and_ln779_4, i1 %icmp_ln879_9" [Conv1d/conv1d.cpp:43]   --->   Operation 638 'select' 'select_ln416_4' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 639 [1/1] (0.80ns)   --->   "%and_ln781_4 = and i1 %and_ln416_4, %icmp_ln879_9" [Conv1d/conv1d.cpp:43]   --->   Operation 639 'and' 'and_ln781_4' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 640 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_16)   --->   "%xor_ln785_8 = xor i1 %select_ln777_4, true" [Conv1d/conv1d.cpp:43]   --->   Operation 640 'xor' 'xor_ln785_8' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 641 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_16)   --->   "%or_ln785_4 = or i1 %tmp_100, %xor_ln785_8" [Conv1d/conv1d.cpp:43]   --->   Operation 641 'or' 'or_ln785_4' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 642 [1/1] (0.80ns)   --->   "%xor_ln785_9 = xor i1 %tmp_96, true" [Conv1d/conv1d.cpp:43]   --->   Operation 642 'xor' 'xor_ln785_9' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 643 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_16)   --->   "%and_ln785_4 = and i1 %or_ln785_4, %xor_ln785_9" [Conv1d/conv1d.cpp:43]   --->   Operation 643 'and' 'and_ln785_4' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 644 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_12 = and i1 %tmp_100, %select_ln416_4" [Conv1d/conv1d.cpp:43]   --->   Operation 644 'and' 'and_ln786_12' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 645 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_13)   --->   "%or_ln786_4 = or i1 %and_ln781_4, %and_ln786_12" [Conv1d/conv1d.cpp:43]   --->   Operation 645 'or' 'or_ln786_4' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 646 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_13)   --->   "%xor_ln786_8 = xor i1 %or_ln786_4, true" [Conv1d/conv1d.cpp:43]   --->   Operation 646 'xor' 'xor_ln786_8' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 647 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_13 = and i1 %tmp_96, %xor_ln786_8" [Conv1d/conv1d.cpp:43]   --->   Operation 647 'and' 'and_ln786_13' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 648 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_16 = or i1 %and_ln786_13, %and_ln785_4" [Conv1d/conv1d.cpp:43]   --->   Operation 648 'or' 'or_ln340_16' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 649 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_136)   --->   "%or_ln340_17 = or i1 %and_ln786_12, %xor_ln785_9" [Conv1d/conv1d.cpp:43]   --->   Operation 649 'or' 'or_ln340_17' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 650 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_136)   --->   "%or_ln340_18 = or i1 %or_ln340_17, %and_ln781_4" [Conv1d/conv1d.cpp:43]   --->   Operation 650 'or' 'or_ln340_18' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 651 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_8 = select i1 %or_ln340_16, i16 32767, i16 %add_ln415_4" [Conv1d/conv1d.cpp:43]   --->   Operation 651 'select' 'select_ln340_8' <Predicate = (!icmp_ln37)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 652 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_136)   --->   "%select_ln388_8 = select i1 %and_ln786_13, i16 -32768, i16 %add_ln415_4" [Conv1d/conv1d.cpp:43]   --->   Operation 652 'select' 'select_ln388_8' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 653 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_136 = select i1 %or_ln340_18, i16 %select_ln340_8, i16 %select_ln388_8" [Conv1d/conv1d.cpp:43]   --->   Operation 653 'select' 'select_ln340_136' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 654 [1/1] (0.00ns)   --->   "%sext_ln703_8 = sext i16 %buff_out_1_V_load to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 654 'sext' 'sext_ln703_8' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 655 [1/1] (0.00ns)   --->   "%sext_ln703_9 = sext i16 %select_ln340_136 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 655 'sext' 'sext_ln703_9' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 656 [1/1] (1.54ns)   --->   "%add_ln1192_4 = add nsw i17 %sext_ln703_8, %sext_ln703_9" [Conv1d/conv1d.cpp:44]   --->   Operation 656 'add' 'add_ln1192_4' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 657 [1/1] (0.00ns)   --->   "%tmp_102 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_4, i32 16)" [Conv1d/conv1d.cpp:44]   --->   Operation 657 'bitselect' 'tmp_102' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 658 [1/1] (1.54ns)   --->   "%add_ln703_4 = add i16 %select_ln340_136, %buff_out_1_V_load" [Conv1d/conv1d.cpp:44]   --->   Operation 658 'add' 'add_ln703_4' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 659 [1/1] (0.00ns)   --->   "%tmp_103 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_4, i32 15)" [Conv1d/conv1d.cpp:44]   --->   Operation 659 'bitselect' 'tmp_103' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 660 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_5)   --->   "%tmp_105 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_5, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 660 'bitselect' 'tmp_105' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 661 [1/1] (0.00ns)   --->   "%zext_ln415_5 = zext i1 %tmp_106 to i16" [Conv1d/conv1d.cpp:43]   --->   Operation 661 'zext' 'zext_ln415_5' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 662 [1/1] (1.54ns)   --->   "%add_ln415_5 = add i16 %zext_ln415_5, %trunc_ln708_5" [Conv1d/conv1d.cpp:43]   --->   Operation 662 'add' 'add_ln415_5' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 663 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_5)   --->   "%tmp_107 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_5, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 663 'bitselect' 'tmp_107' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 664 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_5)   --->   "%xor_ln416_5 = xor i1 %tmp_107, true" [Conv1d/conv1d.cpp:43]   --->   Operation 664 'xor' 'xor_ln416_5' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 665 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_5 = and i1 %tmp_105, %xor_ln416_5" [Conv1d/conv1d.cpp:43]   --->   Operation 665 'and' 'and_ln416_5' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 666 [1/1] (0.00ns)   --->   "%tmp_108 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_5, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 666 'bitselect' 'tmp_108' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 667 [1/1] (0.97ns)   --->   "%icmp_ln879_10 = icmp eq i5 %p_Result_3_1_1, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 667 'icmp' 'icmp_ln879_10' <Predicate = (!icmp_ln37)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 668 [1/1] (1.07ns)   --->   "%icmp_ln879_11 = icmp eq i6 %p_Result_4_1_1, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 668 'icmp' 'icmp_ln879_11' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 669 [1/1] (1.07ns)   --->   "%icmp_ln768_5 = icmp eq i6 %p_Result_4_1_1, 0" [Conv1d/conv1d.cpp:43]   --->   Operation 669 'icmp' 'icmp_ln768_5' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 670 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_20)   --->   "%select_ln777_5 = select i1 %and_ln416_5, i1 %icmp_ln879_11, i1 %icmp_ln768_5" [Conv1d/conv1d.cpp:43]   --->   Operation 670 'select' 'select_ln777_5' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 671 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_15)   --->   "%tmp_109 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_5, i32 26)" [Conv1d/conv1d.cpp:43]   --->   Operation 671 'bitselect' 'tmp_109' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 672 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_15)   --->   "%xor_ln779_5 = xor i1 %tmp_109, true" [Conv1d/conv1d.cpp:43]   --->   Operation 672 'xor' 'xor_ln779_5' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 673 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_15)   --->   "%and_ln779_5 = and i1 %icmp_ln879_10, %xor_ln779_5" [Conv1d/conv1d.cpp:43]   --->   Operation 673 'and' 'and_ln779_5' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 674 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_15)   --->   "%select_ln416_5 = select i1 %and_ln416_5, i1 %and_ln779_5, i1 %icmp_ln879_11" [Conv1d/conv1d.cpp:43]   --->   Operation 674 'select' 'select_ln416_5' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 675 [1/1] (0.80ns)   --->   "%and_ln781_5 = and i1 %and_ln416_5, %icmp_ln879_11" [Conv1d/conv1d.cpp:43]   --->   Operation 675 'and' 'and_ln781_5' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 676 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_20)   --->   "%xor_ln785_10 = xor i1 %select_ln777_5, true" [Conv1d/conv1d.cpp:43]   --->   Operation 676 'xor' 'xor_ln785_10' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 677 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_20)   --->   "%or_ln785_5 = or i1 %tmp_108, %xor_ln785_10" [Conv1d/conv1d.cpp:43]   --->   Operation 677 'or' 'or_ln785_5' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 678 [1/1] (0.80ns)   --->   "%xor_ln785_11 = xor i1 %tmp_104, true" [Conv1d/conv1d.cpp:43]   --->   Operation 678 'xor' 'xor_ln785_11' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 679 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_20)   --->   "%and_ln785_5 = and i1 %or_ln785_5, %xor_ln785_11" [Conv1d/conv1d.cpp:43]   --->   Operation 679 'and' 'and_ln785_5' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 680 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_15 = and i1 %tmp_108, %select_ln416_5" [Conv1d/conv1d.cpp:43]   --->   Operation 680 'and' 'and_ln786_15' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 681 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_16)   --->   "%or_ln786_5 = or i1 %and_ln781_5, %and_ln786_15" [Conv1d/conv1d.cpp:43]   --->   Operation 681 'or' 'or_ln786_5' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 682 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_16)   --->   "%xor_ln786_10 = xor i1 %or_ln786_5, true" [Conv1d/conv1d.cpp:43]   --->   Operation 682 'xor' 'xor_ln786_10' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 683 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_16 = and i1 %tmp_104, %xor_ln786_10" [Conv1d/conv1d.cpp:43]   --->   Operation 683 'and' 'and_ln786_16' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 684 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_20 = or i1 %and_ln786_16, %and_ln785_5" [Conv1d/conv1d.cpp:43]   --->   Operation 684 'or' 'or_ln340_20' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 685 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_138)   --->   "%or_ln340_21 = or i1 %and_ln786_15, %xor_ln785_11" [Conv1d/conv1d.cpp:43]   --->   Operation 685 'or' 'or_ln340_21' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 686 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_138)   --->   "%or_ln340_22 = or i1 %or_ln340_21, %and_ln781_5" [Conv1d/conv1d.cpp:43]   --->   Operation 686 'or' 'or_ln340_22' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 687 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_10 = select i1 %or_ln340_20, i16 32767, i16 %add_ln415_5" [Conv1d/conv1d.cpp:43]   --->   Operation 687 'select' 'select_ln340_10' <Predicate = (!icmp_ln37)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 688 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_138)   --->   "%select_ln388_10 = select i1 %and_ln786_16, i16 -32768, i16 %add_ln415_5" [Conv1d/conv1d.cpp:43]   --->   Operation 688 'select' 'select_ln388_10' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 689 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_138 = select i1 %or_ln340_22, i16 %select_ln340_10, i16 %select_ln388_10" [Conv1d/conv1d.cpp:43]   --->   Operation 689 'select' 'select_ln340_138' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 690 [1/1] (1.35ns)   --->   "%tmp_2 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_1_2_0_V_r_2, i16 %wt_buff_1_2_1_V_r_2, i16 %wt_buff_1_2_2_V_r_2, i2 %select_ln37_1)" [Conv1d/conv1d.cpp:43]   --->   Operation 690 'mux' 'tmp_2' <Predicate = (!icmp_ln37)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 691 [1/1] (0.00ns)   --->   "%sext_ln1116_6 = sext i16 %tmp_2 to i32" [Conv1d/conv1d.cpp:43]   --->   Operation 691 'sext' 'sext_ln1116_6' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 692 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_6 = mul nsw i32 %sext_ln1118_2, %sext_ln1116_6" [Conv1d/conv1d.cpp:43]   --->   Operation 692 'mul' 'mul_ln1118_6' <Predicate = (!icmp_ln37)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 693 [1/1] (0.00ns)   --->   "%tmp_112 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_6, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 693 'bitselect' 'tmp_112' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 694 [1/1] (0.00ns)   --->   "%trunc_ln708_6 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_6, i32 10, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 694 'partselect' 'trunc_ln708_6' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 695 [1/1] (0.00ns)   --->   "%tmp_114 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_6, i32 9)" [Conv1d/conv1d.cpp:43]   --->   Operation 695 'bitselect' 'tmp_114' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 696 [1/1] (0.00ns)   --->   "%p_Result_3_1_2 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_6, i32 27, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 696 'partselect' 'p_Result_3_1_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 697 [1/1] (0.97ns)   --->   "%icmp_ln879_12 = icmp eq i5 %p_Result_3_1_2, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 697 'icmp' 'icmp_ln879_12' <Predicate = (!icmp_ln37)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 698 [1/1] (0.00ns)   --->   "%p_Result_4_1_2 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_6, i32 26, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 698 'partselect' 'p_Result_4_1_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 699 [1/1] (1.07ns)   --->   "%icmp_ln879_13 = icmp eq i6 %p_Result_4_1_2, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 699 'icmp' 'icmp_ln879_13' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 700 [1/1] (1.07ns)   --->   "%icmp_ln768_6 = icmp eq i6 %p_Result_4_1_2, 0" [Conv1d/conv1d.cpp:43]   --->   Operation 700 'icmp' 'icmp_ln768_6' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 701 [1/1] (1.35ns)   --->   "%tmp_3 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_1_3_0_V_r_2, i16 %wt_buff_1_3_1_V_r_2, i16 %wt_buff_1_3_2_V_r_2, i2 %select_ln37_1)" [Conv1d/conv1d.cpp:43]   --->   Operation 701 'mux' 'tmp_3' <Predicate = (!icmp_ln37)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 702 [1/1] (0.00ns)   --->   "%sext_ln1116_7 = sext i16 %tmp_3 to i32" [Conv1d/conv1d.cpp:43]   --->   Operation 702 'sext' 'sext_ln1116_7' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 703 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_7 = mul nsw i32 %sext_ln1118_3, %sext_ln1116_7" [Conv1d/conv1d.cpp:43]   --->   Operation 703 'mul' 'mul_ln1118_7' <Predicate = (!icmp_ln37)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 704 [1/1] (0.00ns)   --->   "%tmp_120 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_7, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 704 'bitselect' 'tmp_120' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 705 [1/1] (0.00ns)   --->   "%trunc_ln708_7 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_7, i32 10, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 705 'partselect' 'trunc_ln708_7' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 706 [1/1] (0.00ns)   --->   "%tmp_122 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_7, i32 9)" [Conv1d/conv1d.cpp:43]   --->   Operation 706 'bitselect' 'tmp_122' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 707 [1/1] (0.00ns)   --->   "%p_Result_3_1_3 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_7, i32 27, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 707 'partselect' 'p_Result_3_1_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 708 [1/1] (0.97ns)   --->   "%icmp_ln879_14 = icmp eq i5 %p_Result_3_1_3, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 708 'icmp' 'icmp_ln879_14' <Predicate = (!icmp_ln37)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 709 [1/1] (0.00ns)   --->   "%p_Result_4_1_3 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_7, i32 26, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 709 'partselect' 'p_Result_4_1_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 710 [1/1] (1.07ns)   --->   "%icmp_ln879_15 = icmp eq i6 %p_Result_4_1_3, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 710 'icmp' 'icmp_ln879_15' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 711 [1/1] (1.07ns)   --->   "%icmp_ln768_7 = icmp eq i6 %p_Result_4_1_3, 0" [Conv1d/conv1d.cpp:43]   --->   Operation 711 'icmp' 'icmp_ln768_7' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 712 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_8)   --->   "%tmp_129 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_8, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 712 'bitselect' 'tmp_129' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 713 [1/1] (0.00ns)   --->   "%zext_ln415_8 = zext i1 %tmp_130 to i16" [Conv1d/conv1d.cpp:43]   --->   Operation 713 'zext' 'zext_ln415_8' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 714 [1/1] (1.54ns)   --->   "%add_ln415_8 = add i16 %zext_ln415_8, %trunc_ln708_8" [Conv1d/conv1d.cpp:43]   --->   Operation 714 'add' 'add_ln415_8' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 715 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_8)   --->   "%tmp_131 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_8, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 715 'bitselect' 'tmp_131' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 716 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_8)   --->   "%xor_ln416_8 = xor i1 %tmp_131, true" [Conv1d/conv1d.cpp:43]   --->   Operation 716 'xor' 'xor_ln416_8' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 717 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_8 = and i1 %tmp_129, %xor_ln416_8" [Conv1d/conv1d.cpp:43]   --->   Operation 717 'and' 'and_ln416_8' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 718 [1/1] (0.00ns)   --->   "%tmp_132 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_8, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 718 'bitselect' 'tmp_132' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 719 [1/1] (0.97ns)   --->   "%icmp_ln879_16 = icmp eq i5 %p_Result_3_2, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 719 'icmp' 'icmp_ln879_16' <Predicate = (!icmp_ln37)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 720 [1/1] (1.07ns)   --->   "%icmp_ln879_17 = icmp eq i6 %p_Result_4_2, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 720 'icmp' 'icmp_ln879_17' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 721 [1/1] (1.07ns)   --->   "%icmp_ln768_8 = icmp eq i6 %p_Result_4_2, 0" [Conv1d/conv1d.cpp:43]   --->   Operation 721 'icmp' 'icmp_ln768_8' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 722 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_32)   --->   "%select_ln777_8 = select i1 %and_ln416_8, i1 %icmp_ln879_17, i1 %icmp_ln768_8" [Conv1d/conv1d.cpp:43]   --->   Operation 722 'select' 'select_ln777_8' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 723 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_24)   --->   "%tmp_133 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_8, i32 26)" [Conv1d/conv1d.cpp:43]   --->   Operation 723 'bitselect' 'tmp_133' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 724 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_24)   --->   "%xor_ln779_8 = xor i1 %tmp_133, true" [Conv1d/conv1d.cpp:43]   --->   Operation 724 'xor' 'xor_ln779_8' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 725 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_24)   --->   "%and_ln779_8 = and i1 %icmp_ln879_16, %xor_ln779_8" [Conv1d/conv1d.cpp:43]   --->   Operation 725 'and' 'and_ln779_8' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 726 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_24)   --->   "%select_ln416_8 = select i1 %and_ln416_8, i1 %and_ln779_8, i1 %icmp_ln879_17" [Conv1d/conv1d.cpp:43]   --->   Operation 726 'select' 'select_ln416_8' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 727 [1/1] (0.80ns)   --->   "%and_ln781_8 = and i1 %and_ln416_8, %icmp_ln879_17" [Conv1d/conv1d.cpp:43]   --->   Operation 727 'and' 'and_ln781_8' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 728 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_32)   --->   "%xor_ln785_16 = xor i1 %select_ln777_8, true" [Conv1d/conv1d.cpp:43]   --->   Operation 728 'xor' 'xor_ln785_16' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 729 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_32)   --->   "%or_ln785_8 = or i1 %tmp_132, %xor_ln785_16" [Conv1d/conv1d.cpp:43]   --->   Operation 729 'or' 'or_ln785_8' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 730 [1/1] (0.80ns)   --->   "%xor_ln785_17 = xor i1 %tmp_128, true" [Conv1d/conv1d.cpp:43]   --->   Operation 730 'xor' 'xor_ln785_17' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 731 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_32)   --->   "%and_ln785_8 = and i1 %or_ln785_8, %xor_ln785_17" [Conv1d/conv1d.cpp:43]   --->   Operation 731 'and' 'and_ln785_8' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 732 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_24 = and i1 %tmp_132, %select_ln416_8" [Conv1d/conv1d.cpp:43]   --->   Operation 732 'and' 'and_ln786_24' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 733 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_25)   --->   "%or_ln786_8 = or i1 %and_ln781_8, %and_ln786_24" [Conv1d/conv1d.cpp:43]   --->   Operation 733 'or' 'or_ln786_8' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 734 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_25)   --->   "%xor_ln786_16 = xor i1 %or_ln786_8, true" [Conv1d/conv1d.cpp:43]   --->   Operation 734 'xor' 'xor_ln786_16' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 735 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_25 = and i1 %tmp_128, %xor_ln786_16" [Conv1d/conv1d.cpp:43]   --->   Operation 735 'and' 'and_ln786_25' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 736 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_32 = or i1 %and_ln786_25, %and_ln785_8" [Conv1d/conv1d.cpp:43]   --->   Operation 736 'or' 'or_ln340_32' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 737 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_144)   --->   "%or_ln340_33 = or i1 %and_ln786_24, %xor_ln785_17" [Conv1d/conv1d.cpp:43]   --->   Operation 737 'or' 'or_ln340_33' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 738 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_144)   --->   "%or_ln340_34 = or i1 %or_ln340_33, %and_ln781_8" [Conv1d/conv1d.cpp:43]   --->   Operation 738 'or' 'or_ln340_34' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 739 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_16 = select i1 %or_ln340_32, i16 32767, i16 %add_ln415_8" [Conv1d/conv1d.cpp:43]   --->   Operation 739 'select' 'select_ln340_16' <Predicate = (!icmp_ln37)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 740 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_144)   --->   "%select_ln388_16 = select i1 %and_ln786_25, i16 -32768, i16 %add_ln415_8" [Conv1d/conv1d.cpp:43]   --->   Operation 740 'select' 'select_ln388_16' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 741 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_144 = select i1 %or_ln340_34, i16 %select_ln340_16, i16 %select_ln388_16" [Conv1d/conv1d.cpp:43]   --->   Operation 741 'select' 'select_ln340_144' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 742 [1/1] (0.00ns)   --->   "%sext_ln703_16 = sext i16 %buff_out_2_V_load to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 742 'sext' 'sext_ln703_16' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 743 [1/1] (0.00ns)   --->   "%sext_ln703_17 = sext i16 %select_ln340_144 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 743 'sext' 'sext_ln703_17' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 744 [1/1] (1.54ns)   --->   "%add_ln1192_8 = add nsw i17 %sext_ln703_16, %sext_ln703_17" [Conv1d/conv1d.cpp:44]   --->   Operation 744 'add' 'add_ln1192_8' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 745 [1/1] (0.00ns)   --->   "%tmp_134 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_8, i32 16)" [Conv1d/conv1d.cpp:44]   --->   Operation 745 'bitselect' 'tmp_134' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 746 [1/1] (1.54ns)   --->   "%add_ln703_8 = add i16 %select_ln340_144, %buff_out_2_V_load" [Conv1d/conv1d.cpp:44]   --->   Operation 746 'add' 'add_ln703_8' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 747 [1/1] (0.00ns)   --->   "%tmp_135 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_8, i32 15)" [Conv1d/conv1d.cpp:44]   --->   Operation 747 'bitselect' 'tmp_135' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 748 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_9)   --->   "%tmp_137 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_9, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 748 'bitselect' 'tmp_137' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 749 [1/1] (0.00ns)   --->   "%zext_ln415_9 = zext i1 %tmp_138 to i16" [Conv1d/conv1d.cpp:43]   --->   Operation 749 'zext' 'zext_ln415_9' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 750 [1/1] (1.54ns)   --->   "%add_ln415_9 = add i16 %zext_ln415_9, %trunc_ln708_9" [Conv1d/conv1d.cpp:43]   --->   Operation 750 'add' 'add_ln415_9' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 751 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_9)   --->   "%tmp_139 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_9, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 751 'bitselect' 'tmp_139' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 752 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_9)   --->   "%xor_ln416_9 = xor i1 %tmp_139, true" [Conv1d/conv1d.cpp:43]   --->   Operation 752 'xor' 'xor_ln416_9' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 753 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_9 = and i1 %tmp_137, %xor_ln416_9" [Conv1d/conv1d.cpp:43]   --->   Operation 753 'and' 'and_ln416_9' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 754 [1/1] (0.00ns)   --->   "%tmp_140 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_9, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 754 'bitselect' 'tmp_140' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 755 [1/1] (0.97ns)   --->   "%icmp_ln879_18 = icmp eq i5 %p_Result_3_2_1, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 755 'icmp' 'icmp_ln879_18' <Predicate = (!icmp_ln37)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 756 [1/1] (1.07ns)   --->   "%icmp_ln879_19 = icmp eq i6 %p_Result_4_2_1, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 756 'icmp' 'icmp_ln879_19' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 757 [1/1] (1.07ns)   --->   "%icmp_ln768_9 = icmp eq i6 %p_Result_4_2_1, 0" [Conv1d/conv1d.cpp:43]   --->   Operation 757 'icmp' 'icmp_ln768_9' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 758 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_36)   --->   "%select_ln777_9 = select i1 %and_ln416_9, i1 %icmp_ln879_19, i1 %icmp_ln768_9" [Conv1d/conv1d.cpp:43]   --->   Operation 758 'select' 'select_ln777_9' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 759 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_27)   --->   "%tmp_141 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_9, i32 26)" [Conv1d/conv1d.cpp:43]   --->   Operation 759 'bitselect' 'tmp_141' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 760 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_27)   --->   "%xor_ln779_9 = xor i1 %tmp_141, true" [Conv1d/conv1d.cpp:43]   --->   Operation 760 'xor' 'xor_ln779_9' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 761 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_27)   --->   "%and_ln779_9 = and i1 %icmp_ln879_18, %xor_ln779_9" [Conv1d/conv1d.cpp:43]   --->   Operation 761 'and' 'and_ln779_9' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 762 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_27)   --->   "%select_ln416_9 = select i1 %and_ln416_9, i1 %and_ln779_9, i1 %icmp_ln879_19" [Conv1d/conv1d.cpp:43]   --->   Operation 762 'select' 'select_ln416_9' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 763 [1/1] (0.80ns)   --->   "%and_ln781_9 = and i1 %and_ln416_9, %icmp_ln879_19" [Conv1d/conv1d.cpp:43]   --->   Operation 763 'and' 'and_ln781_9' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 764 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_36)   --->   "%xor_ln785_18 = xor i1 %select_ln777_9, true" [Conv1d/conv1d.cpp:43]   --->   Operation 764 'xor' 'xor_ln785_18' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 765 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_36)   --->   "%or_ln785_9 = or i1 %tmp_140, %xor_ln785_18" [Conv1d/conv1d.cpp:43]   --->   Operation 765 'or' 'or_ln785_9' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 766 [1/1] (0.80ns)   --->   "%xor_ln785_19 = xor i1 %tmp_136, true" [Conv1d/conv1d.cpp:43]   --->   Operation 766 'xor' 'xor_ln785_19' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 767 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_36)   --->   "%and_ln785_9 = and i1 %or_ln785_9, %xor_ln785_19" [Conv1d/conv1d.cpp:43]   --->   Operation 767 'and' 'and_ln785_9' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 768 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_27 = and i1 %tmp_140, %select_ln416_9" [Conv1d/conv1d.cpp:43]   --->   Operation 768 'and' 'and_ln786_27' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 769 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_28)   --->   "%or_ln786_9 = or i1 %and_ln781_9, %and_ln786_27" [Conv1d/conv1d.cpp:43]   --->   Operation 769 'or' 'or_ln786_9' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 770 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_28)   --->   "%xor_ln786_18 = xor i1 %or_ln786_9, true" [Conv1d/conv1d.cpp:43]   --->   Operation 770 'xor' 'xor_ln786_18' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 771 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_28 = and i1 %tmp_136, %xor_ln786_18" [Conv1d/conv1d.cpp:43]   --->   Operation 771 'and' 'and_ln786_28' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 772 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_36 = or i1 %and_ln786_28, %and_ln785_9" [Conv1d/conv1d.cpp:43]   --->   Operation 772 'or' 'or_ln340_36' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 773 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_146)   --->   "%or_ln340_37 = or i1 %and_ln786_27, %xor_ln785_19" [Conv1d/conv1d.cpp:43]   --->   Operation 773 'or' 'or_ln340_37' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 774 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_146)   --->   "%or_ln340_38 = or i1 %or_ln340_37, %and_ln781_9" [Conv1d/conv1d.cpp:43]   --->   Operation 774 'or' 'or_ln340_38' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 775 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_18 = select i1 %or_ln340_36, i16 32767, i16 %add_ln415_9" [Conv1d/conv1d.cpp:43]   --->   Operation 775 'select' 'select_ln340_18' <Predicate = (!icmp_ln37)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 776 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_146)   --->   "%select_ln388_18 = select i1 %and_ln786_28, i16 -32768, i16 %add_ln415_9" [Conv1d/conv1d.cpp:43]   --->   Operation 776 'select' 'select_ln388_18' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 777 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_146 = select i1 %or_ln340_38, i16 %select_ln340_18, i16 %select_ln388_18" [Conv1d/conv1d.cpp:43]   --->   Operation 777 'select' 'select_ln340_146' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 778 [1/1] (1.35ns)   --->   "%tmp_10 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_2_2_0_V_r_2, i16 %wt_buff_2_2_1_V_r_2, i16 %wt_buff_2_2_2_V_r_2, i2 %select_ln37_1)" [Conv1d/conv1d.cpp:43]   --->   Operation 778 'mux' 'tmp_10' <Predicate = (!icmp_ln37)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 779 [1/1] (0.00ns)   --->   "%sext_ln1116_10 = sext i16 %tmp_10 to i32" [Conv1d/conv1d.cpp:43]   --->   Operation 779 'sext' 'sext_ln1116_10' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 780 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_10 = mul nsw i32 %sext_ln1118_2, %sext_ln1116_10" [Conv1d/conv1d.cpp:43]   --->   Operation 780 'mul' 'mul_ln1118_10' <Predicate = (!icmp_ln37)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 781 [1/1] (0.00ns)   --->   "%tmp_144 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_10, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 781 'bitselect' 'tmp_144' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 782 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_10, i32 10, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 782 'partselect' 'trunc_ln708_s' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 783 [1/1] (0.00ns)   --->   "%tmp_146 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_10, i32 9)" [Conv1d/conv1d.cpp:43]   --->   Operation 783 'bitselect' 'tmp_146' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 784 [1/1] (0.00ns)   --->   "%p_Result_3_2_2 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_10, i32 27, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 784 'partselect' 'p_Result_3_2_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 785 [1/1] (0.97ns)   --->   "%icmp_ln879_20 = icmp eq i5 %p_Result_3_2_2, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 785 'icmp' 'icmp_ln879_20' <Predicate = (!icmp_ln37)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 786 [1/1] (0.00ns)   --->   "%p_Result_4_2_2 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_10, i32 26, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 786 'partselect' 'p_Result_4_2_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 787 [1/1] (1.07ns)   --->   "%icmp_ln879_21 = icmp eq i6 %p_Result_4_2_2, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 787 'icmp' 'icmp_ln879_21' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 788 [1/1] (1.07ns)   --->   "%icmp_ln768_10 = icmp eq i6 %p_Result_4_2_2, 0" [Conv1d/conv1d.cpp:43]   --->   Operation 788 'icmp' 'icmp_ln768_10' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 789 [1/1] (1.35ns)   --->   "%tmp_11 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_2_3_0_V_r_2, i16 %wt_buff_2_3_1_V_r_2, i16 %wt_buff_2_3_2_V_r_2, i2 %select_ln37_1)" [Conv1d/conv1d.cpp:43]   --->   Operation 789 'mux' 'tmp_11' <Predicate = (!icmp_ln37)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 790 [1/1] (0.00ns)   --->   "%sext_ln1116_11 = sext i16 %tmp_11 to i32" [Conv1d/conv1d.cpp:43]   --->   Operation 790 'sext' 'sext_ln1116_11' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 791 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_11 = mul nsw i32 %sext_ln1118_3, %sext_ln1116_11" [Conv1d/conv1d.cpp:43]   --->   Operation 791 'mul' 'mul_ln1118_11' <Predicate = (!icmp_ln37)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 792 [1/1] (0.00ns)   --->   "%tmp_152 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_11, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 792 'bitselect' 'tmp_152' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 793 [1/1] (0.00ns)   --->   "%trunc_ln708_10 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_11, i32 10, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 793 'partselect' 'trunc_ln708_10' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 794 [1/1] (0.00ns)   --->   "%tmp_154 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_11, i32 9)" [Conv1d/conv1d.cpp:43]   --->   Operation 794 'bitselect' 'tmp_154' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 795 [1/1] (0.00ns)   --->   "%p_Result_3_2_3 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_11, i32 27, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 795 'partselect' 'p_Result_3_2_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 796 [1/1] (0.97ns)   --->   "%icmp_ln879_22 = icmp eq i5 %p_Result_3_2_3, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 796 'icmp' 'icmp_ln879_22' <Predicate = (!icmp_ln37)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 797 [1/1] (0.00ns)   --->   "%p_Result_4_2_3 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_11, i32 26, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 797 'partselect' 'p_Result_4_2_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 798 [1/1] (1.07ns)   --->   "%icmp_ln879_23 = icmp eq i6 %p_Result_4_2_3, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 798 'icmp' 'icmp_ln879_23' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 799 [1/1] (1.07ns)   --->   "%icmp_ln768_11 = icmp eq i6 %p_Result_4_2_3, 0" [Conv1d/conv1d.cpp:43]   --->   Operation 799 'icmp' 'icmp_ln768_11' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 800 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_12)   --->   "%tmp_161 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_12, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 800 'bitselect' 'tmp_161' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 801 [1/1] (0.00ns)   --->   "%zext_ln415_12 = zext i1 %tmp_162 to i16" [Conv1d/conv1d.cpp:43]   --->   Operation 801 'zext' 'zext_ln415_12' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 802 [1/1] (1.54ns)   --->   "%add_ln415_12 = add i16 %zext_ln415_12, %trunc_ln708_11" [Conv1d/conv1d.cpp:43]   --->   Operation 802 'add' 'add_ln415_12' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 803 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_12)   --->   "%tmp_163 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_12, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 803 'bitselect' 'tmp_163' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 804 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_12)   --->   "%xor_ln416_12 = xor i1 %tmp_163, true" [Conv1d/conv1d.cpp:43]   --->   Operation 804 'xor' 'xor_ln416_12' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 805 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_12 = and i1 %tmp_161, %xor_ln416_12" [Conv1d/conv1d.cpp:43]   --->   Operation 805 'and' 'and_ln416_12' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 806 [1/1] (0.00ns)   --->   "%tmp_164 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_12, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 806 'bitselect' 'tmp_164' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 807 [1/1] (0.97ns)   --->   "%icmp_ln879_24 = icmp eq i5 %p_Result_3_3, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 807 'icmp' 'icmp_ln879_24' <Predicate = (!icmp_ln37)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 808 [1/1] (1.07ns)   --->   "%icmp_ln879_25 = icmp eq i6 %p_Result_4_3, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 808 'icmp' 'icmp_ln879_25' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 809 [1/1] (1.07ns)   --->   "%icmp_ln768_12 = icmp eq i6 %p_Result_4_3, 0" [Conv1d/conv1d.cpp:43]   --->   Operation 809 'icmp' 'icmp_ln768_12' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 810 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_48)   --->   "%select_ln777_12 = select i1 %and_ln416_12, i1 %icmp_ln879_25, i1 %icmp_ln768_12" [Conv1d/conv1d.cpp:43]   --->   Operation 810 'select' 'select_ln777_12' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 811 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_36)   --->   "%tmp_165 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_12, i32 26)" [Conv1d/conv1d.cpp:43]   --->   Operation 811 'bitselect' 'tmp_165' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 812 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_36)   --->   "%xor_ln779_12 = xor i1 %tmp_165, true" [Conv1d/conv1d.cpp:43]   --->   Operation 812 'xor' 'xor_ln779_12' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 813 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_36)   --->   "%and_ln779_12 = and i1 %icmp_ln879_24, %xor_ln779_12" [Conv1d/conv1d.cpp:43]   --->   Operation 813 'and' 'and_ln779_12' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 814 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_36)   --->   "%select_ln416_12 = select i1 %and_ln416_12, i1 %and_ln779_12, i1 %icmp_ln879_25" [Conv1d/conv1d.cpp:43]   --->   Operation 814 'select' 'select_ln416_12' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 815 [1/1] (0.80ns)   --->   "%and_ln781_12 = and i1 %and_ln416_12, %icmp_ln879_25" [Conv1d/conv1d.cpp:43]   --->   Operation 815 'and' 'and_ln781_12' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 816 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_48)   --->   "%xor_ln785_24 = xor i1 %select_ln777_12, true" [Conv1d/conv1d.cpp:43]   --->   Operation 816 'xor' 'xor_ln785_24' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 817 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_48)   --->   "%or_ln785_12 = or i1 %tmp_164, %xor_ln785_24" [Conv1d/conv1d.cpp:43]   --->   Operation 817 'or' 'or_ln785_12' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 818 [1/1] (0.80ns)   --->   "%xor_ln785_25 = xor i1 %tmp_160, true" [Conv1d/conv1d.cpp:43]   --->   Operation 818 'xor' 'xor_ln785_25' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 819 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_48)   --->   "%and_ln785_12 = and i1 %or_ln785_12, %xor_ln785_25" [Conv1d/conv1d.cpp:43]   --->   Operation 819 'and' 'and_ln785_12' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 820 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_36 = and i1 %tmp_164, %select_ln416_12" [Conv1d/conv1d.cpp:43]   --->   Operation 820 'and' 'and_ln786_36' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 821 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_37)   --->   "%or_ln786_12 = or i1 %and_ln781_12, %and_ln786_36" [Conv1d/conv1d.cpp:43]   --->   Operation 821 'or' 'or_ln786_12' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 822 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_37)   --->   "%xor_ln786_24 = xor i1 %or_ln786_12, true" [Conv1d/conv1d.cpp:43]   --->   Operation 822 'xor' 'xor_ln786_24' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 823 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_37 = and i1 %tmp_160, %xor_ln786_24" [Conv1d/conv1d.cpp:43]   --->   Operation 823 'and' 'and_ln786_37' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 824 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_48 = or i1 %and_ln786_37, %and_ln785_12" [Conv1d/conv1d.cpp:43]   --->   Operation 824 'or' 'or_ln340_48' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 825 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_152)   --->   "%or_ln340_49 = or i1 %and_ln786_36, %xor_ln785_25" [Conv1d/conv1d.cpp:43]   --->   Operation 825 'or' 'or_ln340_49' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 826 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_152)   --->   "%or_ln340_50 = or i1 %or_ln340_49, %and_ln781_12" [Conv1d/conv1d.cpp:43]   --->   Operation 826 'or' 'or_ln340_50' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 827 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_24 = select i1 %or_ln340_48, i16 32767, i16 %add_ln415_12" [Conv1d/conv1d.cpp:43]   --->   Operation 827 'select' 'select_ln340_24' <Predicate = (!icmp_ln37)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 828 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_152)   --->   "%select_ln388_24 = select i1 %and_ln786_37, i16 -32768, i16 %add_ln415_12" [Conv1d/conv1d.cpp:43]   --->   Operation 828 'select' 'select_ln388_24' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 829 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_152 = select i1 %or_ln340_50, i16 %select_ln340_24, i16 %select_ln388_24" [Conv1d/conv1d.cpp:43]   --->   Operation 829 'select' 'select_ln340_152' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 830 [1/1] (0.00ns)   --->   "%sext_ln703_24 = sext i16 %buff_out_3_V_load to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 830 'sext' 'sext_ln703_24' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 831 [1/1] (0.00ns)   --->   "%sext_ln703_25 = sext i16 %select_ln340_152 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 831 'sext' 'sext_ln703_25' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 832 [1/1] (1.54ns)   --->   "%add_ln1192_12 = add nsw i17 %sext_ln703_24, %sext_ln703_25" [Conv1d/conv1d.cpp:44]   --->   Operation 832 'add' 'add_ln1192_12' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 833 [1/1] (0.00ns)   --->   "%tmp_166 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_12, i32 16)" [Conv1d/conv1d.cpp:44]   --->   Operation 833 'bitselect' 'tmp_166' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 834 [1/1] (1.54ns)   --->   "%add_ln703_12 = add i16 %select_ln340_152, %buff_out_3_V_load" [Conv1d/conv1d.cpp:44]   --->   Operation 834 'add' 'add_ln703_12' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 835 [1/1] (0.00ns)   --->   "%tmp_167 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_12, i32 15)" [Conv1d/conv1d.cpp:44]   --->   Operation 835 'bitselect' 'tmp_167' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 836 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_13)   --->   "%tmp_169 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_13, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 836 'bitselect' 'tmp_169' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 837 [1/1] (0.00ns)   --->   "%zext_ln415_13 = zext i1 %tmp_170 to i16" [Conv1d/conv1d.cpp:43]   --->   Operation 837 'zext' 'zext_ln415_13' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 838 [1/1] (1.54ns)   --->   "%add_ln415_13 = add i16 %zext_ln415_13, %trunc_ln708_12" [Conv1d/conv1d.cpp:43]   --->   Operation 838 'add' 'add_ln415_13' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 839 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_13)   --->   "%tmp_171 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_13, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 839 'bitselect' 'tmp_171' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 840 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_13)   --->   "%xor_ln416_13 = xor i1 %tmp_171, true" [Conv1d/conv1d.cpp:43]   --->   Operation 840 'xor' 'xor_ln416_13' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 841 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_13 = and i1 %tmp_169, %xor_ln416_13" [Conv1d/conv1d.cpp:43]   --->   Operation 841 'and' 'and_ln416_13' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 842 [1/1] (0.00ns)   --->   "%tmp_172 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_13, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 842 'bitselect' 'tmp_172' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 843 [1/1] (0.97ns)   --->   "%icmp_ln879_26 = icmp eq i5 %p_Result_3_3_1, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 843 'icmp' 'icmp_ln879_26' <Predicate = (!icmp_ln37)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 844 [1/1] (1.07ns)   --->   "%icmp_ln879_27 = icmp eq i6 %p_Result_4_3_1, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 844 'icmp' 'icmp_ln879_27' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 845 [1/1] (1.07ns)   --->   "%icmp_ln768_13 = icmp eq i6 %p_Result_4_3_1, 0" [Conv1d/conv1d.cpp:43]   --->   Operation 845 'icmp' 'icmp_ln768_13' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 846 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_52)   --->   "%select_ln777_13 = select i1 %and_ln416_13, i1 %icmp_ln879_27, i1 %icmp_ln768_13" [Conv1d/conv1d.cpp:43]   --->   Operation 846 'select' 'select_ln777_13' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 847 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_39)   --->   "%tmp_173 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_13, i32 26)" [Conv1d/conv1d.cpp:43]   --->   Operation 847 'bitselect' 'tmp_173' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 848 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_39)   --->   "%xor_ln779_13 = xor i1 %tmp_173, true" [Conv1d/conv1d.cpp:43]   --->   Operation 848 'xor' 'xor_ln779_13' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 849 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_39)   --->   "%and_ln779_13 = and i1 %icmp_ln879_26, %xor_ln779_13" [Conv1d/conv1d.cpp:43]   --->   Operation 849 'and' 'and_ln779_13' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 850 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_39)   --->   "%select_ln416_13 = select i1 %and_ln416_13, i1 %and_ln779_13, i1 %icmp_ln879_27" [Conv1d/conv1d.cpp:43]   --->   Operation 850 'select' 'select_ln416_13' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 851 [1/1] (0.80ns)   --->   "%and_ln781_13 = and i1 %and_ln416_13, %icmp_ln879_27" [Conv1d/conv1d.cpp:43]   --->   Operation 851 'and' 'and_ln781_13' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 852 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_52)   --->   "%xor_ln785_26 = xor i1 %select_ln777_13, true" [Conv1d/conv1d.cpp:43]   --->   Operation 852 'xor' 'xor_ln785_26' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 853 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_52)   --->   "%or_ln785_13 = or i1 %tmp_172, %xor_ln785_26" [Conv1d/conv1d.cpp:43]   --->   Operation 853 'or' 'or_ln785_13' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 854 [1/1] (0.80ns)   --->   "%xor_ln785_27 = xor i1 %tmp_168, true" [Conv1d/conv1d.cpp:43]   --->   Operation 854 'xor' 'xor_ln785_27' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 855 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_52)   --->   "%and_ln785_13 = and i1 %or_ln785_13, %xor_ln785_27" [Conv1d/conv1d.cpp:43]   --->   Operation 855 'and' 'and_ln785_13' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 856 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_39 = and i1 %tmp_172, %select_ln416_13" [Conv1d/conv1d.cpp:43]   --->   Operation 856 'and' 'and_ln786_39' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 857 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_40)   --->   "%or_ln786_13 = or i1 %and_ln781_13, %and_ln786_39" [Conv1d/conv1d.cpp:43]   --->   Operation 857 'or' 'or_ln786_13' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 858 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_40)   --->   "%xor_ln786_26 = xor i1 %or_ln786_13, true" [Conv1d/conv1d.cpp:43]   --->   Operation 858 'xor' 'xor_ln786_26' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 859 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_40 = and i1 %tmp_168, %xor_ln786_26" [Conv1d/conv1d.cpp:43]   --->   Operation 859 'and' 'and_ln786_40' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 860 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_52 = or i1 %and_ln786_40, %and_ln785_13" [Conv1d/conv1d.cpp:43]   --->   Operation 860 'or' 'or_ln340_52' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 861 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_154)   --->   "%or_ln340_53 = or i1 %and_ln786_39, %xor_ln785_27" [Conv1d/conv1d.cpp:43]   --->   Operation 861 'or' 'or_ln340_53' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 862 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_154)   --->   "%or_ln340_54 = or i1 %or_ln340_53, %and_ln781_13" [Conv1d/conv1d.cpp:43]   --->   Operation 862 'or' 'or_ln340_54' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 863 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_26 = select i1 %or_ln340_52, i16 32767, i16 %add_ln415_13" [Conv1d/conv1d.cpp:43]   --->   Operation 863 'select' 'select_ln340_26' <Predicate = (!icmp_ln37)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 864 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_154)   --->   "%select_ln388_26 = select i1 %and_ln786_40, i16 -32768, i16 %add_ln415_13" [Conv1d/conv1d.cpp:43]   --->   Operation 864 'select' 'select_ln388_26' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 865 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_154 = select i1 %or_ln340_54, i16 %select_ln340_26, i16 %select_ln388_26" [Conv1d/conv1d.cpp:43]   --->   Operation 865 'select' 'select_ln340_154' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 866 [1/1] (1.35ns)   --->   "%tmp_14 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_3_2_0_V_r_2, i16 %wt_buff_3_2_1_V_r_2, i16 %wt_buff_3_2_2_V_r_2, i2 %select_ln37_1)" [Conv1d/conv1d.cpp:43]   --->   Operation 866 'mux' 'tmp_14' <Predicate = (!icmp_ln37)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 867 [1/1] (0.00ns)   --->   "%sext_ln1116_14 = sext i16 %tmp_14 to i32" [Conv1d/conv1d.cpp:43]   --->   Operation 867 'sext' 'sext_ln1116_14' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 868 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_14 = mul nsw i32 %sext_ln1118_2, %sext_ln1116_14" [Conv1d/conv1d.cpp:43]   --->   Operation 868 'mul' 'mul_ln1118_14' <Predicate = (!icmp_ln37)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 869 [1/1] (0.00ns)   --->   "%tmp_176 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_14, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 869 'bitselect' 'tmp_176' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 870 [1/1] (0.00ns)   --->   "%trunc_ln708_13 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_14, i32 10, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 870 'partselect' 'trunc_ln708_13' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 871 [1/1] (0.00ns)   --->   "%tmp_178 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_14, i32 9)" [Conv1d/conv1d.cpp:43]   --->   Operation 871 'bitselect' 'tmp_178' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 872 [1/1] (0.00ns)   --->   "%p_Result_3_3_2 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_14, i32 27, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 872 'partselect' 'p_Result_3_3_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 873 [1/1] (0.97ns)   --->   "%icmp_ln879_28 = icmp eq i5 %p_Result_3_3_2, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 873 'icmp' 'icmp_ln879_28' <Predicate = (!icmp_ln37)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 874 [1/1] (0.00ns)   --->   "%p_Result_4_3_2 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_14, i32 26, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 874 'partselect' 'p_Result_4_3_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 875 [1/1] (1.07ns)   --->   "%icmp_ln879_29 = icmp eq i6 %p_Result_4_3_2, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 875 'icmp' 'icmp_ln879_29' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 876 [1/1] (1.07ns)   --->   "%icmp_ln768_14 = icmp eq i6 %p_Result_4_3_2, 0" [Conv1d/conv1d.cpp:43]   --->   Operation 876 'icmp' 'icmp_ln768_14' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 877 [1/1] (1.35ns)   --->   "%tmp_15 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_3_3_0_V_r_2, i16 %wt_buff_3_3_1_V_r_2, i16 %wt_buff_3_3_2_V_r_2, i2 %select_ln37_1)" [Conv1d/conv1d.cpp:43]   --->   Operation 877 'mux' 'tmp_15' <Predicate = (!icmp_ln37)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 878 [1/1] (0.00ns)   --->   "%sext_ln1116_15 = sext i16 %tmp_15 to i32" [Conv1d/conv1d.cpp:43]   --->   Operation 878 'sext' 'sext_ln1116_15' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 879 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_15 = mul nsw i32 %sext_ln1118_3, %sext_ln1116_15" [Conv1d/conv1d.cpp:43]   --->   Operation 879 'mul' 'mul_ln1118_15' <Predicate = (!icmp_ln37)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 880 [1/1] (0.00ns)   --->   "%tmp_184 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_15, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 880 'bitselect' 'tmp_184' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 881 [1/1] (0.00ns)   --->   "%trunc_ln708_14 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_15, i32 10, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 881 'partselect' 'trunc_ln708_14' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 882 [1/1] (0.00ns)   --->   "%tmp_186 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_15, i32 9)" [Conv1d/conv1d.cpp:43]   --->   Operation 882 'bitselect' 'tmp_186' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 883 [1/1] (0.00ns)   --->   "%p_Result_3_3_3 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_15, i32 27, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 883 'partselect' 'p_Result_3_3_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 884 [1/1] (0.97ns)   --->   "%icmp_ln879_30 = icmp eq i5 %p_Result_3_3_3, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 884 'icmp' 'icmp_ln879_30' <Predicate = (!icmp_ln37)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 885 [1/1] (0.00ns)   --->   "%p_Result_4_3_3 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_15, i32 26, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 885 'partselect' 'p_Result_4_3_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 886 [1/1] (1.07ns)   --->   "%icmp_ln879_31 = icmp eq i6 %p_Result_4_3_3, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 886 'icmp' 'icmp_ln879_31' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 887 [1/1] (1.07ns)   --->   "%icmp_ln768_15 = icmp eq i6 %p_Result_4_3_3, 0" [Conv1d/conv1d.cpp:43]   --->   Operation 887 'icmp' 'icmp_ln768_15' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 888 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_16)   --->   "%tmp_193 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_16, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 888 'bitselect' 'tmp_193' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 889 [1/1] (0.00ns)   --->   "%zext_ln415_16 = zext i1 %tmp_194 to i16" [Conv1d/conv1d.cpp:43]   --->   Operation 889 'zext' 'zext_ln415_16' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 890 [1/1] (1.54ns)   --->   "%add_ln415_16 = add i16 %zext_ln415_16, %trunc_ln708_15" [Conv1d/conv1d.cpp:43]   --->   Operation 890 'add' 'add_ln415_16' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 891 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_16)   --->   "%tmp_195 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_16, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 891 'bitselect' 'tmp_195' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 892 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_16)   --->   "%xor_ln416_16 = xor i1 %tmp_195, true" [Conv1d/conv1d.cpp:43]   --->   Operation 892 'xor' 'xor_ln416_16' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 893 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_16 = and i1 %tmp_193, %xor_ln416_16" [Conv1d/conv1d.cpp:43]   --->   Operation 893 'and' 'and_ln416_16' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 894 [1/1] (0.00ns)   --->   "%tmp_196 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_16, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 894 'bitselect' 'tmp_196' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 895 [1/1] (0.97ns)   --->   "%icmp_ln879_32 = icmp eq i5 %p_Result_3_4, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 895 'icmp' 'icmp_ln879_32' <Predicate = (!icmp_ln37)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 896 [1/1] (1.07ns)   --->   "%icmp_ln879_33 = icmp eq i6 %p_Result_4_4, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 896 'icmp' 'icmp_ln879_33' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 897 [1/1] (1.07ns)   --->   "%icmp_ln768_16 = icmp eq i6 %p_Result_4_4, 0" [Conv1d/conv1d.cpp:43]   --->   Operation 897 'icmp' 'icmp_ln768_16' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 898 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_64)   --->   "%select_ln777_16 = select i1 %and_ln416_16, i1 %icmp_ln879_33, i1 %icmp_ln768_16" [Conv1d/conv1d.cpp:43]   --->   Operation 898 'select' 'select_ln777_16' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 899 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_48)   --->   "%tmp_197 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_16, i32 26)" [Conv1d/conv1d.cpp:43]   --->   Operation 899 'bitselect' 'tmp_197' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 900 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_48)   --->   "%xor_ln779_16 = xor i1 %tmp_197, true" [Conv1d/conv1d.cpp:43]   --->   Operation 900 'xor' 'xor_ln779_16' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 901 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_48)   --->   "%and_ln779_16 = and i1 %icmp_ln879_32, %xor_ln779_16" [Conv1d/conv1d.cpp:43]   --->   Operation 901 'and' 'and_ln779_16' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 902 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_48)   --->   "%select_ln416_16 = select i1 %and_ln416_16, i1 %and_ln779_16, i1 %icmp_ln879_33" [Conv1d/conv1d.cpp:43]   --->   Operation 902 'select' 'select_ln416_16' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 903 [1/1] (0.80ns)   --->   "%and_ln781_16 = and i1 %and_ln416_16, %icmp_ln879_33" [Conv1d/conv1d.cpp:43]   --->   Operation 903 'and' 'and_ln781_16' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 904 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_64)   --->   "%xor_ln785_32 = xor i1 %select_ln777_16, true" [Conv1d/conv1d.cpp:43]   --->   Operation 904 'xor' 'xor_ln785_32' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 905 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_64)   --->   "%or_ln785_16 = or i1 %tmp_196, %xor_ln785_32" [Conv1d/conv1d.cpp:43]   --->   Operation 905 'or' 'or_ln785_16' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 906 [1/1] (0.80ns)   --->   "%xor_ln785_33 = xor i1 %tmp_192, true" [Conv1d/conv1d.cpp:43]   --->   Operation 906 'xor' 'xor_ln785_33' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 907 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_64)   --->   "%and_ln785_16 = and i1 %or_ln785_16, %xor_ln785_33" [Conv1d/conv1d.cpp:43]   --->   Operation 907 'and' 'and_ln785_16' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 908 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_48 = and i1 %tmp_196, %select_ln416_16" [Conv1d/conv1d.cpp:43]   --->   Operation 908 'and' 'and_ln786_48' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 909 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_49)   --->   "%or_ln786_16 = or i1 %and_ln781_16, %and_ln786_48" [Conv1d/conv1d.cpp:43]   --->   Operation 909 'or' 'or_ln786_16' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 910 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_49)   --->   "%xor_ln786_32 = xor i1 %or_ln786_16, true" [Conv1d/conv1d.cpp:43]   --->   Operation 910 'xor' 'xor_ln786_32' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 911 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_49 = and i1 %tmp_192, %xor_ln786_32" [Conv1d/conv1d.cpp:43]   --->   Operation 911 'and' 'and_ln786_49' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 912 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_64 = or i1 %and_ln786_49, %and_ln785_16" [Conv1d/conv1d.cpp:43]   --->   Operation 912 'or' 'or_ln340_64' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 913 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_160)   --->   "%or_ln340_65 = or i1 %and_ln786_48, %xor_ln785_33" [Conv1d/conv1d.cpp:43]   --->   Operation 913 'or' 'or_ln340_65' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 914 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_160)   --->   "%or_ln340_66 = or i1 %or_ln340_65, %and_ln781_16" [Conv1d/conv1d.cpp:43]   --->   Operation 914 'or' 'or_ln340_66' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 915 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_32 = select i1 %or_ln340_64, i16 32767, i16 %add_ln415_16" [Conv1d/conv1d.cpp:43]   --->   Operation 915 'select' 'select_ln340_32' <Predicate = (!icmp_ln37)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 916 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_160)   --->   "%select_ln388_32 = select i1 %and_ln786_49, i16 -32768, i16 %add_ln415_16" [Conv1d/conv1d.cpp:43]   --->   Operation 916 'select' 'select_ln388_32' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 917 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_160 = select i1 %or_ln340_66, i16 %select_ln340_32, i16 %select_ln388_32" [Conv1d/conv1d.cpp:43]   --->   Operation 917 'select' 'select_ln340_160' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 918 [1/1] (0.00ns)   --->   "%sext_ln703_32 = sext i16 %buff_out_4_V_load to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 918 'sext' 'sext_ln703_32' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 919 [1/1] (0.00ns)   --->   "%sext_ln703_33 = sext i16 %select_ln340_160 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 919 'sext' 'sext_ln703_33' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 920 [1/1] (1.54ns)   --->   "%add_ln1192_16 = add nsw i17 %sext_ln703_32, %sext_ln703_33" [Conv1d/conv1d.cpp:44]   --->   Operation 920 'add' 'add_ln1192_16' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 921 [1/1] (0.00ns)   --->   "%tmp_198 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_16, i32 16)" [Conv1d/conv1d.cpp:44]   --->   Operation 921 'bitselect' 'tmp_198' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 922 [1/1] (1.54ns)   --->   "%add_ln703_16 = add i16 %select_ln340_160, %buff_out_4_V_load" [Conv1d/conv1d.cpp:44]   --->   Operation 922 'add' 'add_ln703_16' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 923 [1/1] (0.00ns)   --->   "%tmp_199 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_16, i32 15)" [Conv1d/conv1d.cpp:44]   --->   Operation 923 'bitselect' 'tmp_199' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 924 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_17)   --->   "%tmp_201 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_17, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 924 'bitselect' 'tmp_201' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 925 [1/1] (0.00ns)   --->   "%zext_ln415_17 = zext i1 %tmp_202 to i16" [Conv1d/conv1d.cpp:43]   --->   Operation 925 'zext' 'zext_ln415_17' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 926 [1/1] (1.54ns)   --->   "%add_ln415_17 = add i16 %zext_ln415_17, %trunc_ln708_16" [Conv1d/conv1d.cpp:43]   --->   Operation 926 'add' 'add_ln415_17' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 927 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_17)   --->   "%tmp_203 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_17, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 927 'bitselect' 'tmp_203' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 928 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_17)   --->   "%xor_ln416_17 = xor i1 %tmp_203, true" [Conv1d/conv1d.cpp:43]   --->   Operation 928 'xor' 'xor_ln416_17' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 929 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_17 = and i1 %tmp_201, %xor_ln416_17" [Conv1d/conv1d.cpp:43]   --->   Operation 929 'and' 'and_ln416_17' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 930 [1/1] (0.00ns)   --->   "%tmp_204 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_17, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 930 'bitselect' 'tmp_204' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 931 [1/1] (0.97ns)   --->   "%icmp_ln879_34 = icmp eq i5 %p_Result_3_4_1, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 931 'icmp' 'icmp_ln879_34' <Predicate = (!icmp_ln37)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 932 [1/1] (1.07ns)   --->   "%icmp_ln879_35 = icmp eq i6 %p_Result_4_4_1, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 932 'icmp' 'icmp_ln879_35' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 933 [1/1] (1.07ns)   --->   "%icmp_ln768_17 = icmp eq i6 %p_Result_4_4_1, 0" [Conv1d/conv1d.cpp:43]   --->   Operation 933 'icmp' 'icmp_ln768_17' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 934 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_68)   --->   "%select_ln777_17 = select i1 %and_ln416_17, i1 %icmp_ln879_35, i1 %icmp_ln768_17" [Conv1d/conv1d.cpp:43]   --->   Operation 934 'select' 'select_ln777_17' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 935 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_51)   --->   "%tmp_205 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_17, i32 26)" [Conv1d/conv1d.cpp:43]   --->   Operation 935 'bitselect' 'tmp_205' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 936 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_51)   --->   "%xor_ln779_17 = xor i1 %tmp_205, true" [Conv1d/conv1d.cpp:43]   --->   Operation 936 'xor' 'xor_ln779_17' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 937 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_51)   --->   "%and_ln779_17 = and i1 %icmp_ln879_34, %xor_ln779_17" [Conv1d/conv1d.cpp:43]   --->   Operation 937 'and' 'and_ln779_17' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 938 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_51)   --->   "%select_ln416_17 = select i1 %and_ln416_17, i1 %and_ln779_17, i1 %icmp_ln879_35" [Conv1d/conv1d.cpp:43]   --->   Operation 938 'select' 'select_ln416_17' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 939 [1/1] (0.80ns)   --->   "%and_ln781_17 = and i1 %and_ln416_17, %icmp_ln879_35" [Conv1d/conv1d.cpp:43]   --->   Operation 939 'and' 'and_ln781_17' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 940 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_68)   --->   "%xor_ln785_34 = xor i1 %select_ln777_17, true" [Conv1d/conv1d.cpp:43]   --->   Operation 940 'xor' 'xor_ln785_34' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 941 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_68)   --->   "%or_ln785_17 = or i1 %tmp_204, %xor_ln785_34" [Conv1d/conv1d.cpp:43]   --->   Operation 941 'or' 'or_ln785_17' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 942 [1/1] (0.80ns)   --->   "%xor_ln785_35 = xor i1 %tmp_200, true" [Conv1d/conv1d.cpp:43]   --->   Operation 942 'xor' 'xor_ln785_35' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 943 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_68)   --->   "%and_ln785_17 = and i1 %or_ln785_17, %xor_ln785_35" [Conv1d/conv1d.cpp:43]   --->   Operation 943 'and' 'and_ln785_17' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 944 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_51 = and i1 %tmp_204, %select_ln416_17" [Conv1d/conv1d.cpp:43]   --->   Operation 944 'and' 'and_ln786_51' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 945 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_52)   --->   "%or_ln786_17 = or i1 %and_ln781_17, %and_ln786_51" [Conv1d/conv1d.cpp:43]   --->   Operation 945 'or' 'or_ln786_17' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 946 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_52)   --->   "%xor_ln786_34 = xor i1 %or_ln786_17, true" [Conv1d/conv1d.cpp:43]   --->   Operation 946 'xor' 'xor_ln786_34' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 947 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_52 = and i1 %tmp_200, %xor_ln786_34" [Conv1d/conv1d.cpp:43]   --->   Operation 947 'and' 'and_ln786_52' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 948 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_68 = or i1 %and_ln786_52, %and_ln785_17" [Conv1d/conv1d.cpp:43]   --->   Operation 948 'or' 'or_ln340_68' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 949 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_162)   --->   "%or_ln340_69 = or i1 %and_ln786_51, %xor_ln785_35" [Conv1d/conv1d.cpp:43]   --->   Operation 949 'or' 'or_ln340_69' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 950 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_162)   --->   "%or_ln340_70 = or i1 %or_ln340_69, %and_ln781_17" [Conv1d/conv1d.cpp:43]   --->   Operation 950 'or' 'or_ln340_70' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 951 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_34 = select i1 %or_ln340_68, i16 32767, i16 %add_ln415_17" [Conv1d/conv1d.cpp:43]   --->   Operation 951 'select' 'select_ln340_34' <Predicate = (!icmp_ln37)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 952 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_162)   --->   "%select_ln388_34 = select i1 %and_ln786_52, i16 -32768, i16 %add_ln415_17" [Conv1d/conv1d.cpp:43]   --->   Operation 952 'select' 'select_ln388_34' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 953 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_162 = select i1 %or_ln340_70, i16 %select_ln340_34, i16 %select_ln388_34" [Conv1d/conv1d.cpp:43]   --->   Operation 953 'select' 'select_ln340_162' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 954 [1/1] (1.35ns)   --->   "%tmp_18 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_4_2_0_V_r_2, i16 %wt_buff_4_2_1_V_r_2, i16 %wt_buff_4_2_2_V_r_2, i2 %select_ln37_1)" [Conv1d/conv1d.cpp:43]   --->   Operation 954 'mux' 'tmp_18' <Predicate = (!icmp_ln37)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 955 [1/1] (0.00ns)   --->   "%sext_ln1116_18 = sext i16 %tmp_18 to i32" [Conv1d/conv1d.cpp:43]   --->   Operation 955 'sext' 'sext_ln1116_18' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 956 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_18 = mul nsw i32 %sext_ln1118_2, %sext_ln1116_18" [Conv1d/conv1d.cpp:43]   --->   Operation 956 'mul' 'mul_ln1118_18' <Predicate = (!icmp_ln37)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 957 [1/1] (0.00ns)   --->   "%tmp_208 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_18, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 957 'bitselect' 'tmp_208' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 958 [1/1] (0.00ns)   --->   "%trunc_ln708_17 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_18, i32 10, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 958 'partselect' 'trunc_ln708_17' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 959 [1/1] (0.00ns)   --->   "%tmp_210 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_18, i32 9)" [Conv1d/conv1d.cpp:43]   --->   Operation 959 'bitselect' 'tmp_210' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 960 [1/1] (0.00ns)   --->   "%p_Result_3_4_2 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_18, i32 27, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 960 'partselect' 'p_Result_3_4_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 961 [1/1] (0.97ns)   --->   "%icmp_ln879_36 = icmp eq i5 %p_Result_3_4_2, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 961 'icmp' 'icmp_ln879_36' <Predicate = (!icmp_ln37)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 962 [1/1] (0.00ns)   --->   "%p_Result_4_4_2 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_18, i32 26, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 962 'partselect' 'p_Result_4_4_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 963 [1/1] (1.07ns)   --->   "%icmp_ln879_37 = icmp eq i6 %p_Result_4_4_2, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 963 'icmp' 'icmp_ln879_37' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 964 [1/1] (1.07ns)   --->   "%icmp_ln768_18 = icmp eq i6 %p_Result_4_4_2, 0" [Conv1d/conv1d.cpp:43]   --->   Operation 964 'icmp' 'icmp_ln768_18' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 965 [1/1] (1.35ns)   --->   "%tmp_19 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_4_3_0_V_r_2, i16 %wt_buff_4_3_1_V_r_2, i16 %wt_buff_4_3_2_V_r_2, i2 %select_ln37_1)" [Conv1d/conv1d.cpp:43]   --->   Operation 965 'mux' 'tmp_19' <Predicate = (!icmp_ln37)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 966 [1/1] (0.00ns)   --->   "%sext_ln1116_19 = sext i16 %tmp_19 to i32" [Conv1d/conv1d.cpp:43]   --->   Operation 966 'sext' 'sext_ln1116_19' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 967 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_19 = mul nsw i32 %sext_ln1118_3, %sext_ln1116_19" [Conv1d/conv1d.cpp:43]   --->   Operation 967 'mul' 'mul_ln1118_19' <Predicate = (!icmp_ln37)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 968 [1/1] (0.00ns)   --->   "%tmp_216 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_19, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 968 'bitselect' 'tmp_216' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 969 [1/1] (0.00ns)   --->   "%trunc_ln708_18 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_19, i32 10, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 969 'partselect' 'trunc_ln708_18' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 970 [1/1] (0.00ns)   --->   "%tmp_218 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_19, i32 9)" [Conv1d/conv1d.cpp:43]   --->   Operation 970 'bitselect' 'tmp_218' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 971 [1/1] (0.00ns)   --->   "%p_Result_3_4_3 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_19, i32 27, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 971 'partselect' 'p_Result_3_4_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 972 [1/1] (0.97ns)   --->   "%icmp_ln879_38 = icmp eq i5 %p_Result_3_4_3, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 972 'icmp' 'icmp_ln879_38' <Predicate = (!icmp_ln37)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 973 [1/1] (0.00ns)   --->   "%p_Result_4_4_3 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_19, i32 26, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 973 'partselect' 'p_Result_4_4_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 974 [1/1] (1.07ns)   --->   "%icmp_ln879_39 = icmp eq i6 %p_Result_4_4_3, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 974 'icmp' 'icmp_ln879_39' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 975 [1/1] (1.07ns)   --->   "%icmp_ln768_19 = icmp eq i6 %p_Result_4_4_3, 0" [Conv1d/conv1d.cpp:43]   --->   Operation 975 'icmp' 'icmp_ln768_19' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 976 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_20)   --->   "%tmp_225 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_20, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 976 'bitselect' 'tmp_225' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 977 [1/1] (0.00ns)   --->   "%zext_ln415_20 = zext i1 %tmp_226 to i16" [Conv1d/conv1d.cpp:43]   --->   Operation 977 'zext' 'zext_ln415_20' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 978 [1/1] (1.54ns)   --->   "%add_ln415_20 = add i16 %zext_ln415_20, %trunc_ln708_19" [Conv1d/conv1d.cpp:43]   --->   Operation 978 'add' 'add_ln415_20' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 979 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_20)   --->   "%tmp_227 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_20, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 979 'bitselect' 'tmp_227' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 980 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_20)   --->   "%xor_ln416_20 = xor i1 %tmp_227, true" [Conv1d/conv1d.cpp:43]   --->   Operation 980 'xor' 'xor_ln416_20' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 981 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_20 = and i1 %tmp_225, %xor_ln416_20" [Conv1d/conv1d.cpp:43]   --->   Operation 981 'and' 'and_ln416_20' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 982 [1/1] (0.00ns)   --->   "%tmp_228 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_20, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 982 'bitselect' 'tmp_228' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 983 [1/1] (0.97ns)   --->   "%icmp_ln879_40 = icmp eq i5 %p_Result_3_5, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 983 'icmp' 'icmp_ln879_40' <Predicate = (!icmp_ln37)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 984 [1/1] (1.07ns)   --->   "%icmp_ln879_41 = icmp eq i6 %p_Result_4_5, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 984 'icmp' 'icmp_ln879_41' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 985 [1/1] (1.07ns)   --->   "%icmp_ln768_20 = icmp eq i6 %p_Result_4_5, 0" [Conv1d/conv1d.cpp:43]   --->   Operation 985 'icmp' 'icmp_ln768_20' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 986 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_80)   --->   "%select_ln777_20 = select i1 %and_ln416_20, i1 %icmp_ln879_41, i1 %icmp_ln768_20" [Conv1d/conv1d.cpp:43]   --->   Operation 986 'select' 'select_ln777_20' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 987 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_60)   --->   "%tmp_229 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_20, i32 26)" [Conv1d/conv1d.cpp:43]   --->   Operation 987 'bitselect' 'tmp_229' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 988 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_60)   --->   "%xor_ln779_20 = xor i1 %tmp_229, true" [Conv1d/conv1d.cpp:43]   --->   Operation 988 'xor' 'xor_ln779_20' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 989 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_60)   --->   "%and_ln779_20 = and i1 %icmp_ln879_40, %xor_ln779_20" [Conv1d/conv1d.cpp:43]   --->   Operation 989 'and' 'and_ln779_20' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 990 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_60)   --->   "%select_ln416_20 = select i1 %and_ln416_20, i1 %and_ln779_20, i1 %icmp_ln879_41" [Conv1d/conv1d.cpp:43]   --->   Operation 990 'select' 'select_ln416_20' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 991 [1/1] (0.80ns)   --->   "%and_ln781_20 = and i1 %and_ln416_20, %icmp_ln879_41" [Conv1d/conv1d.cpp:43]   --->   Operation 991 'and' 'and_ln781_20' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 992 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_80)   --->   "%xor_ln785_40 = xor i1 %select_ln777_20, true" [Conv1d/conv1d.cpp:43]   --->   Operation 992 'xor' 'xor_ln785_40' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 993 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_80)   --->   "%or_ln785_20 = or i1 %tmp_228, %xor_ln785_40" [Conv1d/conv1d.cpp:43]   --->   Operation 993 'or' 'or_ln785_20' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 994 [1/1] (0.80ns)   --->   "%xor_ln785_41 = xor i1 %tmp_224, true" [Conv1d/conv1d.cpp:43]   --->   Operation 994 'xor' 'xor_ln785_41' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 995 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_80)   --->   "%and_ln785_20 = and i1 %or_ln785_20, %xor_ln785_41" [Conv1d/conv1d.cpp:43]   --->   Operation 995 'and' 'and_ln785_20' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 996 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_60 = and i1 %tmp_228, %select_ln416_20" [Conv1d/conv1d.cpp:43]   --->   Operation 996 'and' 'and_ln786_60' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 997 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_61)   --->   "%or_ln786_20 = or i1 %and_ln781_20, %and_ln786_60" [Conv1d/conv1d.cpp:43]   --->   Operation 997 'or' 'or_ln786_20' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 998 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_61)   --->   "%xor_ln786_40 = xor i1 %or_ln786_20, true" [Conv1d/conv1d.cpp:43]   --->   Operation 998 'xor' 'xor_ln786_40' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 999 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_61 = and i1 %tmp_224, %xor_ln786_40" [Conv1d/conv1d.cpp:43]   --->   Operation 999 'and' 'and_ln786_61' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1000 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_80 = or i1 %and_ln786_61, %and_ln785_20" [Conv1d/conv1d.cpp:43]   --->   Operation 1000 'or' 'or_ln340_80' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1001 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_168)   --->   "%or_ln340_81 = or i1 %and_ln786_60, %xor_ln785_41" [Conv1d/conv1d.cpp:43]   --->   Operation 1001 'or' 'or_ln340_81' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1002 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_168)   --->   "%or_ln340_82 = or i1 %or_ln340_81, %and_ln781_20" [Conv1d/conv1d.cpp:43]   --->   Operation 1002 'or' 'or_ln340_82' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1003 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_40 = select i1 %or_ln340_80, i16 32767, i16 %add_ln415_20" [Conv1d/conv1d.cpp:43]   --->   Operation 1003 'select' 'select_ln340_40' <Predicate = (!icmp_ln37)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1004 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_168)   --->   "%select_ln388_40 = select i1 %and_ln786_61, i16 -32768, i16 %add_ln415_20" [Conv1d/conv1d.cpp:43]   --->   Operation 1004 'select' 'select_ln388_40' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1005 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_168 = select i1 %or_ln340_82, i16 %select_ln340_40, i16 %select_ln388_40" [Conv1d/conv1d.cpp:43]   --->   Operation 1005 'select' 'select_ln340_168' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1006 [1/1] (0.00ns)   --->   "%sext_ln703_40 = sext i16 %buff_out_5_V_load to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 1006 'sext' 'sext_ln703_40' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1007 [1/1] (0.00ns)   --->   "%sext_ln703_41 = sext i16 %select_ln340_168 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 1007 'sext' 'sext_ln703_41' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1008 [1/1] (1.54ns)   --->   "%add_ln1192_20 = add nsw i17 %sext_ln703_40, %sext_ln703_41" [Conv1d/conv1d.cpp:44]   --->   Operation 1008 'add' 'add_ln1192_20' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1009 [1/1] (0.00ns)   --->   "%tmp_230 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_20, i32 16)" [Conv1d/conv1d.cpp:44]   --->   Operation 1009 'bitselect' 'tmp_230' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1010 [1/1] (1.54ns)   --->   "%add_ln703_20 = add i16 %select_ln340_168, %buff_out_5_V_load" [Conv1d/conv1d.cpp:44]   --->   Operation 1010 'add' 'add_ln703_20' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1011 [1/1] (0.00ns)   --->   "%tmp_231 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_20, i32 15)" [Conv1d/conv1d.cpp:44]   --->   Operation 1011 'bitselect' 'tmp_231' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1012 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_21)   --->   "%tmp_233 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_21, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 1012 'bitselect' 'tmp_233' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1013 [1/1] (0.00ns)   --->   "%zext_ln415_21 = zext i1 %tmp_234 to i16" [Conv1d/conv1d.cpp:43]   --->   Operation 1013 'zext' 'zext_ln415_21' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1014 [1/1] (1.54ns)   --->   "%add_ln415_21 = add i16 %zext_ln415_21, %trunc_ln708_20" [Conv1d/conv1d.cpp:43]   --->   Operation 1014 'add' 'add_ln415_21' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1015 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_21)   --->   "%tmp_235 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_21, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 1015 'bitselect' 'tmp_235' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1016 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_21)   --->   "%xor_ln416_21 = xor i1 %tmp_235, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1016 'xor' 'xor_ln416_21' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1017 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_21 = and i1 %tmp_233, %xor_ln416_21" [Conv1d/conv1d.cpp:43]   --->   Operation 1017 'and' 'and_ln416_21' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1018 [1/1] (0.00ns)   --->   "%tmp_236 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_21, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 1018 'bitselect' 'tmp_236' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1019 [1/1] (0.97ns)   --->   "%icmp_ln879_42 = icmp eq i5 %p_Result_3_5_1, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 1019 'icmp' 'icmp_ln879_42' <Predicate = (!icmp_ln37)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1020 [1/1] (1.07ns)   --->   "%icmp_ln879_43 = icmp eq i6 %p_Result_4_5_1, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 1020 'icmp' 'icmp_ln879_43' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1021 [1/1] (1.07ns)   --->   "%icmp_ln768_21 = icmp eq i6 %p_Result_4_5_1, 0" [Conv1d/conv1d.cpp:43]   --->   Operation 1021 'icmp' 'icmp_ln768_21' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1022 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_84)   --->   "%select_ln777_21 = select i1 %and_ln416_21, i1 %icmp_ln879_43, i1 %icmp_ln768_21" [Conv1d/conv1d.cpp:43]   --->   Operation 1022 'select' 'select_ln777_21' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1023 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_63)   --->   "%tmp_237 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_21, i32 26)" [Conv1d/conv1d.cpp:43]   --->   Operation 1023 'bitselect' 'tmp_237' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1024 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_63)   --->   "%xor_ln779_21 = xor i1 %tmp_237, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1024 'xor' 'xor_ln779_21' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1025 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_63)   --->   "%and_ln779_21 = and i1 %icmp_ln879_42, %xor_ln779_21" [Conv1d/conv1d.cpp:43]   --->   Operation 1025 'and' 'and_ln779_21' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1026 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_63)   --->   "%select_ln416_21 = select i1 %and_ln416_21, i1 %and_ln779_21, i1 %icmp_ln879_43" [Conv1d/conv1d.cpp:43]   --->   Operation 1026 'select' 'select_ln416_21' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1027 [1/1] (0.80ns)   --->   "%and_ln781_21 = and i1 %and_ln416_21, %icmp_ln879_43" [Conv1d/conv1d.cpp:43]   --->   Operation 1027 'and' 'and_ln781_21' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1028 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_84)   --->   "%xor_ln785_42 = xor i1 %select_ln777_21, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1028 'xor' 'xor_ln785_42' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1029 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_84)   --->   "%or_ln785_21 = or i1 %tmp_236, %xor_ln785_42" [Conv1d/conv1d.cpp:43]   --->   Operation 1029 'or' 'or_ln785_21' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1030 [1/1] (0.80ns)   --->   "%xor_ln785_43 = xor i1 %tmp_232, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1030 'xor' 'xor_ln785_43' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1031 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_84)   --->   "%and_ln785_21 = and i1 %or_ln785_21, %xor_ln785_43" [Conv1d/conv1d.cpp:43]   --->   Operation 1031 'and' 'and_ln785_21' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1032 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_63 = and i1 %tmp_236, %select_ln416_21" [Conv1d/conv1d.cpp:43]   --->   Operation 1032 'and' 'and_ln786_63' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1033 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_64)   --->   "%or_ln786_21 = or i1 %and_ln781_21, %and_ln786_63" [Conv1d/conv1d.cpp:43]   --->   Operation 1033 'or' 'or_ln786_21' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1034 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_64)   --->   "%xor_ln786_42 = xor i1 %or_ln786_21, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1034 'xor' 'xor_ln786_42' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1035 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_64 = and i1 %tmp_232, %xor_ln786_42" [Conv1d/conv1d.cpp:43]   --->   Operation 1035 'and' 'and_ln786_64' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1036 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_84 = or i1 %and_ln786_64, %and_ln785_21" [Conv1d/conv1d.cpp:43]   --->   Operation 1036 'or' 'or_ln340_84' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1037 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_170)   --->   "%or_ln340_85 = or i1 %and_ln786_63, %xor_ln785_43" [Conv1d/conv1d.cpp:43]   --->   Operation 1037 'or' 'or_ln340_85' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1038 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_170)   --->   "%or_ln340_86 = or i1 %or_ln340_85, %and_ln781_21" [Conv1d/conv1d.cpp:43]   --->   Operation 1038 'or' 'or_ln340_86' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1039 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_42 = select i1 %or_ln340_84, i16 32767, i16 %add_ln415_21" [Conv1d/conv1d.cpp:43]   --->   Operation 1039 'select' 'select_ln340_42' <Predicate = (!icmp_ln37)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1040 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_170)   --->   "%select_ln388_42 = select i1 %and_ln786_64, i16 -32768, i16 %add_ln415_21" [Conv1d/conv1d.cpp:43]   --->   Operation 1040 'select' 'select_ln388_42' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1041 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_170 = select i1 %or_ln340_86, i16 %select_ln340_42, i16 %select_ln388_42" [Conv1d/conv1d.cpp:43]   --->   Operation 1041 'select' 'select_ln340_170' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1042 [1/1] (1.35ns)   --->   "%tmp_22 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_5_2_0_V_r_2, i16 %wt_buff_5_2_1_V_r_2, i16 %wt_buff_5_2_2_V_r_2, i2 %select_ln37_1)" [Conv1d/conv1d.cpp:43]   --->   Operation 1042 'mux' 'tmp_22' <Predicate = (!icmp_ln37)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1043 [1/1] (0.00ns)   --->   "%sext_ln1116_22 = sext i16 %tmp_22 to i32" [Conv1d/conv1d.cpp:43]   --->   Operation 1043 'sext' 'sext_ln1116_22' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1044 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_22 = mul nsw i32 %sext_ln1118_2, %sext_ln1116_22" [Conv1d/conv1d.cpp:43]   --->   Operation 1044 'mul' 'mul_ln1118_22' <Predicate = (!icmp_ln37)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1045 [1/1] (0.00ns)   --->   "%tmp_240 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_22, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 1045 'bitselect' 'tmp_240' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1046 [1/1] (0.00ns)   --->   "%trunc_ln708_21 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_22, i32 10, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 1046 'partselect' 'trunc_ln708_21' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1047 [1/1] (0.00ns)   --->   "%tmp_242 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_22, i32 9)" [Conv1d/conv1d.cpp:43]   --->   Operation 1047 'bitselect' 'tmp_242' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1048 [1/1] (0.00ns)   --->   "%p_Result_3_5_2 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_22, i32 27, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 1048 'partselect' 'p_Result_3_5_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1049 [1/1] (0.97ns)   --->   "%icmp_ln879_44 = icmp eq i5 %p_Result_3_5_2, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 1049 'icmp' 'icmp_ln879_44' <Predicate = (!icmp_ln37)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1050 [1/1] (0.00ns)   --->   "%p_Result_4_5_2 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_22, i32 26, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 1050 'partselect' 'p_Result_4_5_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1051 [1/1] (1.07ns)   --->   "%icmp_ln879_45 = icmp eq i6 %p_Result_4_5_2, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 1051 'icmp' 'icmp_ln879_45' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1052 [1/1] (1.07ns)   --->   "%icmp_ln768_22 = icmp eq i6 %p_Result_4_5_2, 0" [Conv1d/conv1d.cpp:43]   --->   Operation 1052 'icmp' 'icmp_ln768_22' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1053 [1/1] (1.35ns)   --->   "%tmp_23 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_5_3_0_V_r_2, i16 %wt_buff_5_3_1_V_r_2, i16 %wt_buff_5_3_2_V_r_2, i2 %select_ln37_1)" [Conv1d/conv1d.cpp:43]   --->   Operation 1053 'mux' 'tmp_23' <Predicate = (!icmp_ln37)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1054 [1/1] (0.00ns)   --->   "%sext_ln1116_23 = sext i16 %tmp_23 to i32" [Conv1d/conv1d.cpp:43]   --->   Operation 1054 'sext' 'sext_ln1116_23' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1055 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_23 = mul nsw i32 %sext_ln1118_3, %sext_ln1116_23" [Conv1d/conv1d.cpp:43]   --->   Operation 1055 'mul' 'mul_ln1118_23' <Predicate = (!icmp_ln37)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1056 [1/1] (0.00ns)   --->   "%tmp_248 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_23, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 1056 'bitselect' 'tmp_248' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1057 [1/1] (0.00ns)   --->   "%trunc_ln708_22 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_23, i32 10, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 1057 'partselect' 'trunc_ln708_22' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1058 [1/1] (0.00ns)   --->   "%tmp_250 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_23, i32 9)" [Conv1d/conv1d.cpp:43]   --->   Operation 1058 'bitselect' 'tmp_250' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1059 [1/1] (0.00ns)   --->   "%p_Result_3_5_3 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_23, i32 27, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 1059 'partselect' 'p_Result_3_5_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1060 [1/1] (0.97ns)   --->   "%icmp_ln879_46 = icmp eq i5 %p_Result_3_5_3, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 1060 'icmp' 'icmp_ln879_46' <Predicate = (!icmp_ln37)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1061 [1/1] (0.00ns)   --->   "%p_Result_4_5_3 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_23, i32 26, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 1061 'partselect' 'p_Result_4_5_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1062 [1/1] (1.07ns)   --->   "%icmp_ln879_47 = icmp eq i6 %p_Result_4_5_3, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 1062 'icmp' 'icmp_ln879_47' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1063 [1/1] (1.07ns)   --->   "%icmp_ln768_23 = icmp eq i6 %p_Result_4_5_3, 0" [Conv1d/conv1d.cpp:43]   --->   Operation 1063 'icmp' 'icmp_ln768_23' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1064 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_24)   --->   "%tmp_257 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_24, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 1064 'bitselect' 'tmp_257' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1065 [1/1] (0.00ns)   --->   "%zext_ln415_24 = zext i1 %tmp_258 to i16" [Conv1d/conv1d.cpp:43]   --->   Operation 1065 'zext' 'zext_ln415_24' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1066 [1/1] (1.54ns)   --->   "%add_ln415_24 = add i16 %zext_ln415_24, %trunc_ln708_23" [Conv1d/conv1d.cpp:43]   --->   Operation 1066 'add' 'add_ln415_24' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1067 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_24)   --->   "%tmp_259 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_24, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 1067 'bitselect' 'tmp_259' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1068 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_24)   --->   "%xor_ln416_24 = xor i1 %tmp_259, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1068 'xor' 'xor_ln416_24' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1069 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_24 = and i1 %tmp_257, %xor_ln416_24" [Conv1d/conv1d.cpp:43]   --->   Operation 1069 'and' 'and_ln416_24' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1070 [1/1] (0.00ns)   --->   "%tmp_260 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_24, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 1070 'bitselect' 'tmp_260' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1071 [1/1] (0.97ns)   --->   "%icmp_ln879_48 = icmp eq i5 %p_Result_3_6, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 1071 'icmp' 'icmp_ln879_48' <Predicate = (!icmp_ln37)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1072 [1/1] (1.07ns)   --->   "%icmp_ln879_49 = icmp eq i6 %p_Result_4_6, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 1072 'icmp' 'icmp_ln879_49' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1073 [1/1] (1.07ns)   --->   "%icmp_ln768_24 = icmp eq i6 %p_Result_4_6, 0" [Conv1d/conv1d.cpp:43]   --->   Operation 1073 'icmp' 'icmp_ln768_24' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1074 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_96)   --->   "%select_ln777_24 = select i1 %and_ln416_24, i1 %icmp_ln879_49, i1 %icmp_ln768_24" [Conv1d/conv1d.cpp:43]   --->   Operation 1074 'select' 'select_ln777_24' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1075 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_72)   --->   "%tmp_261 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_24, i32 26)" [Conv1d/conv1d.cpp:43]   --->   Operation 1075 'bitselect' 'tmp_261' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1076 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_72)   --->   "%xor_ln779_24 = xor i1 %tmp_261, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1076 'xor' 'xor_ln779_24' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1077 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_72)   --->   "%and_ln779_24 = and i1 %icmp_ln879_48, %xor_ln779_24" [Conv1d/conv1d.cpp:43]   --->   Operation 1077 'and' 'and_ln779_24' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1078 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_72)   --->   "%select_ln416_24 = select i1 %and_ln416_24, i1 %and_ln779_24, i1 %icmp_ln879_49" [Conv1d/conv1d.cpp:43]   --->   Operation 1078 'select' 'select_ln416_24' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1079 [1/1] (0.80ns)   --->   "%and_ln781_24 = and i1 %and_ln416_24, %icmp_ln879_49" [Conv1d/conv1d.cpp:43]   --->   Operation 1079 'and' 'and_ln781_24' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1080 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_96)   --->   "%xor_ln785_48 = xor i1 %select_ln777_24, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1080 'xor' 'xor_ln785_48' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1081 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_96)   --->   "%or_ln785_24 = or i1 %tmp_260, %xor_ln785_48" [Conv1d/conv1d.cpp:43]   --->   Operation 1081 'or' 'or_ln785_24' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1082 [1/1] (0.80ns)   --->   "%xor_ln785_49 = xor i1 %tmp_256, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1082 'xor' 'xor_ln785_49' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1083 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_96)   --->   "%and_ln785_24 = and i1 %or_ln785_24, %xor_ln785_49" [Conv1d/conv1d.cpp:43]   --->   Operation 1083 'and' 'and_ln785_24' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1084 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_72 = and i1 %tmp_260, %select_ln416_24" [Conv1d/conv1d.cpp:43]   --->   Operation 1084 'and' 'and_ln786_72' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1085 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_73)   --->   "%or_ln786_24 = or i1 %and_ln781_24, %and_ln786_72" [Conv1d/conv1d.cpp:43]   --->   Operation 1085 'or' 'or_ln786_24' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1086 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_73)   --->   "%xor_ln786_48 = xor i1 %or_ln786_24, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1086 'xor' 'xor_ln786_48' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1087 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_73 = and i1 %tmp_256, %xor_ln786_48" [Conv1d/conv1d.cpp:43]   --->   Operation 1087 'and' 'and_ln786_73' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1088 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_96 = or i1 %and_ln786_73, %and_ln785_24" [Conv1d/conv1d.cpp:43]   --->   Operation 1088 'or' 'or_ln340_96' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1089 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_176)   --->   "%or_ln340_97 = or i1 %and_ln786_72, %xor_ln785_49" [Conv1d/conv1d.cpp:43]   --->   Operation 1089 'or' 'or_ln340_97' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1090 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_176)   --->   "%or_ln340_98 = or i1 %or_ln340_97, %and_ln781_24" [Conv1d/conv1d.cpp:43]   --->   Operation 1090 'or' 'or_ln340_98' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1091 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_48 = select i1 %or_ln340_96, i16 32767, i16 %add_ln415_24" [Conv1d/conv1d.cpp:43]   --->   Operation 1091 'select' 'select_ln340_48' <Predicate = (!icmp_ln37)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1092 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_176)   --->   "%select_ln388_48 = select i1 %and_ln786_73, i16 -32768, i16 %add_ln415_24" [Conv1d/conv1d.cpp:43]   --->   Operation 1092 'select' 'select_ln388_48' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1093 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_176 = select i1 %or_ln340_98, i16 %select_ln340_48, i16 %select_ln388_48" [Conv1d/conv1d.cpp:43]   --->   Operation 1093 'select' 'select_ln340_176' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1094 [1/1] (0.00ns)   --->   "%sext_ln703_48 = sext i16 %buff_out_6_V_load to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 1094 'sext' 'sext_ln703_48' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1095 [1/1] (0.00ns)   --->   "%sext_ln703_49 = sext i16 %select_ln340_176 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 1095 'sext' 'sext_ln703_49' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1096 [1/1] (1.54ns)   --->   "%add_ln1192_24 = add nsw i17 %sext_ln703_48, %sext_ln703_49" [Conv1d/conv1d.cpp:44]   --->   Operation 1096 'add' 'add_ln1192_24' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1097 [1/1] (0.00ns)   --->   "%tmp_262 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_24, i32 16)" [Conv1d/conv1d.cpp:44]   --->   Operation 1097 'bitselect' 'tmp_262' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1098 [1/1] (1.54ns)   --->   "%add_ln703_24 = add i16 %select_ln340_176, %buff_out_6_V_load" [Conv1d/conv1d.cpp:44]   --->   Operation 1098 'add' 'add_ln703_24' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1099 [1/1] (0.00ns)   --->   "%tmp_263 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_24, i32 15)" [Conv1d/conv1d.cpp:44]   --->   Operation 1099 'bitselect' 'tmp_263' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1100 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_25)   --->   "%tmp_265 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_25, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 1100 'bitselect' 'tmp_265' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1101 [1/1] (0.00ns)   --->   "%zext_ln415_25 = zext i1 %tmp_266 to i16" [Conv1d/conv1d.cpp:43]   --->   Operation 1101 'zext' 'zext_ln415_25' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1102 [1/1] (1.54ns)   --->   "%add_ln415_25 = add i16 %zext_ln415_25, %trunc_ln708_24" [Conv1d/conv1d.cpp:43]   --->   Operation 1102 'add' 'add_ln415_25' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1103 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_25)   --->   "%tmp_267 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_25, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 1103 'bitselect' 'tmp_267' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1104 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_25)   --->   "%xor_ln416_25 = xor i1 %tmp_267, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1104 'xor' 'xor_ln416_25' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1105 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_25 = and i1 %tmp_265, %xor_ln416_25" [Conv1d/conv1d.cpp:43]   --->   Operation 1105 'and' 'and_ln416_25' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1106 [1/1] (0.00ns)   --->   "%tmp_268 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_25, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 1106 'bitselect' 'tmp_268' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1107 [1/1] (0.97ns)   --->   "%icmp_ln879_50 = icmp eq i5 %p_Result_3_6_1, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 1107 'icmp' 'icmp_ln879_50' <Predicate = (!icmp_ln37)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1108 [1/1] (1.07ns)   --->   "%icmp_ln879_51 = icmp eq i6 %p_Result_4_6_1, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 1108 'icmp' 'icmp_ln879_51' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1109 [1/1] (1.07ns)   --->   "%icmp_ln768_25 = icmp eq i6 %p_Result_4_6_1, 0" [Conv1d/conv1d.cpp:43]   --->   Operation 1109 'icmp' 'icmp_ln768_25' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1110 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_100)   --->   "%select_ln777_25 = select i1 %and_ln416_25, i1 %icmp_ln879_51, i1 %icmp_ln768_25" [Conv1d/conv1d.cpp:43]   --->   Operation 1110 'select' 'select_ln777_25' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1111 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_75)   --->   "%tmp_269 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_25, i32 26)" [Conv1d/conv1d.cpp:43]   --->   Operation 1111 'bitselect' 'tmp_269' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1112 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_75)   --->   "%xor_ln779_25 = xor i1 %tmp_269, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1112 'xor' 'xor_ln779_25' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1113 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_75)   --->   "%and_ln779_25 = and i1 %icmp_ln879_50, %xor_ln779_25" [Conv1d/conv1d.cpp:43]   --->   Operation 1113 'and' 'and_ln779_25' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1114 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_75)   --->   "%select_ln416_25 = select i1 %and_ln416_25, i1 %and_ln779_25, i1 %icmp_ln879_51" [Conv1d/conv1d.cpp:43]   --->   Operation 1114 'select' 'select_ln416_25' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1115 [1/1] (0.80ns)   --->   "%and_ln781_25 = and i1 %and_ln416_25, %icmp_ln879_51" [Conv1d/conv1d.cpp:43]   --->   Operation 1115 'and' 'and_ln781_25' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1116 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_100)   --->   "%xor_ln785_50 = xor i1 %select_ln777_25, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1116 'xor' 'xor_ln785_50' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1117 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_100)   --->   "%or_ln785_25 = or i1 %tmp_268, %xor_ln785_50" [Conv1d/conv1d.cpp:43]   --->   Operation 1117 'or' 'or_ln785_25' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1118 [1/1] (0.80ns)   --->   "%xor_ln785_51 = xor i1 %tmp_264, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1118 'xor' 'xor_ln785_51' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1119 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_100)   --->   "%and_ln785_25 = and i1 %or_ln785_25, %xor_ln785_51" [Conv1d/conv1d.cpp:43]   --->   Operation 1119 'and' 'and_ln785_25' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1120 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_75 = and i1 %tmp_268, %select_ln416_25" [Conv1d/conv1d.cpp:43]   --->   Operation 1120 'and' 'and_ln786_75' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1121 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_76)   --->   "%or_ln786_25 = or i1 %and_ln781_25, %and_ln786_75" [Conv1d/conv1d.cpp:43]   --->   Operation 1121 'or' 'or_ln786_25' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1122 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_76)   --->   "%xor_ln786_50 = xor i1 %or_ln786_25, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1122 'xor' 'xor_ln786_50' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1123 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_76 = and i1 %tmp_264, %xor_ln786_50" [Conv1d/conv1d.cpp:43]   --->   Operation 1123 'and' 'and_ln786_76' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1124 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_100 = or i1 %and_ln786_76, %and_ln785_25" [Conv1d/conv1d.cpp:43]   --->   Operation 1124 'or' 'or_ln340_100' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1125 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_178)   --->   "%or_ln340_101 = or i1 %and_ln786_75, %xor_ln785_51" [Conv1d/conv1d.cpp:43]   --->   Operation 1125 'or' 'or_ln340_101' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1126 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_178)   --->   "%or_ln340_102 = or i1 %or_ln340_101, %and_ln781_25" [Conv1d/conv1d.cpp:43]   --->   Operation 1126 'or' 'or_ln340_102' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1127 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_50 = select i1 %or_ln340_100, i16 32767, i16 %add_ln415_25" [Conv1d/conv1d.cpp:43]   --->   Operation 1127 'select' 'select_ln340_50' <Predicate = (!icmp_ln37)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1128 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_178)   --->   "%select_ln388_50 = select i1 %and_ln786_76, i16 -32768, i16 %add_ln415_25" [Conv1d/conv1d.cpp:43]   --->   Operation 1128 'select' 'select_ln388_50' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1129 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_178 = select i1 %or_ln340_102, i16 %select_ln340_50, i16 %select_ln388_50" [Conv1d/conv1d.cpp:43]   --->   Operation 1129 'select' 'select_ln340_178' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1130 [1/1] (1.35ns)   --->   "%tmp_26 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_6_2_0_V_r_2, i16 %wt_buff_6_2_1_V_r_2, i16 %wt_buff_6_2_2_V_r_2, i2 %select_ln37_1)" [Conv1d/conv1d.cpp:43]   --->   Operation 1130 'mux' 'tmp_26' <Predicate = (!icmp_ln37)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1131 [1/1] (0.00ns)   --->   "%sext_ln1116_26 = sext i16 %tmp_26 to i32" [Conv1d/conv1d.cpp:43]   --->   Operation 1131 'sext' 'sext_ln1116_26' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1132 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_26 = mul nsw i32 %sext_ln1118_2, %sext_ln1116_26" [Conv1d/conv1d.cpp:43]   --->   Operation 1132 'mul' 'mul_ln1118_26' <Predicate = (!icmp_ln37)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1133 [1/1] (0.00ns)   --->   "%tmp_272 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_26, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 1133 'bitselect' 'tmp_272' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1134 [1/1] (0.00ns)   --->   "%trunc_ln708_25 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_26, i32 10, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 1134 'partselect' 'trunc_ln708_25' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1135 [1/1] (0.00ns)   --->   "%tmp_274 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_26, i32 9)" [Conv1d/conv1d.cpp:43]   --->   Operation 1135 'bitselect' 'tmp_274' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1136 [1/1] (0.00ns)   --->   "%p_Result_3_6_2 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_26, i32 27, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 1136 'partselect' 'p_Result_3_6_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1137 [1/1] (0.97ns)   --->   "%icmp_ln879_52 = icmp eq i5 %p_Result_3_6_2, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 1137 'icmp' 'icmp_ln879_52' <Predicate = (!icmp_ln37)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1138 [1/1] (0.00ns)   --->   "%p_Result_4_6_2 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_26, i32 26, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 1138 'partselect' 'p_Result_4_6_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1139 [1/1] (1.07ns)   --->   "%icmp_ln879_53 = icmp eq i6 %p_Result_4_6_2, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 1139 'icmp' 'icmp_ln879_53' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1140 [1/1] (1.07ns)   --->   "%icmp_ln768_26 = icmp eq i6 %p_Result_4_6_2, 0" [Conv1d/conv1d.cpp:43]   --->   Operation 1140 'icmp' 'icmp_ln768_26' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1141 [1/1] (1.35ns)   --->   "%tmp_27 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_6_3_0_V_r_2, i16 %wt_buff_6_3_1_V_r_2, i16 %wt_buff_6_3_2_V_r_2, i2 %select_ln37_1)" [Conv1d/conv1d.cpp:43]   --->   Operation 1141 'mux' 'tmp_27' <Predicate = (!icmp_ln37)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1142 [1/1] (0.00ns)   --->   "%sext_ln1116_27 = sext i16 %tmp_27 to i32" [Conv1d/conv1d.cpp:43]   --->   Operation 1142 'sext' 'sext_ln1116_27' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1143 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_27 = mul nsw i32 %sext_ln1118_3, %sext_ln1116_27" [Conv1d/conv1d.cpp:43]   --->   Operation 1143 'mul' 'mul_ln1118_27' <Predicate = (!icmp_ln37)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1144 [1/1] (0.00ns)   --->   "%tmp_280 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_27, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 1144 'bitselect' 'tmp_280' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1145 [1/1] (0.00ns)   --->   "%trunc_ln708_26 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_27, i32 10, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 1145 'partselect' 'trunc_ln708_26' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1146 [1/1] (0.00ns)   --->   "%tmp_282 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_27, i32 9)" [Conv1d/conv1d.cpp:43]   --->   Operation 1146 'bitselect' 'tmp_282' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1147 [1/1] (0.00ns)   --->   "%p_Result_3_6_3 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_27, i32 27, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 1147 'partselect' 'p_Result_3_6_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1148 [1/1] (0.97ns)   --->   "%icmp_ln879_54 = icmp eq i5 %p_Result_3_6_3, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 1148 'icmp' 'icmp_ln879_54' <Predicate = (!icmp_ln37)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1149 [1/1] (0.00ns)   --->   "%p_Result_4_6_3 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_27, i32 26, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 1149 'partselect' 'p_Result_4_6_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1150 [1/1] (1.07ns)   --->   "%icmp_ln879_55 = icmp eq i6 %p_Result_4_6_3, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 1150 'icmp' 'icmp_ln879_55' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1151 [1/1] (1.07ns)   --->   "%icmp_ln768_27 = icmp eq i6 %p_Result_4_6_3, 0" [Conv1d/conv1d.cpp:43]   --->   Operation 1151 'icmp' 'icmp_ln768_27' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1152 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_28)   --->   "%tmp_289 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_28, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 1152 'bitselect' 'tmp_289' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1153 [1/1] (0.00ns)   --->   "%zext_ln415_28 = zext i1 %tmp_290 to i16" [Conv1d/conv1d.cpp:43]   --->   Operation 1153 'zext' 'zext_ln415_28' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1154 [1/1] (1.54ns)   --->   "%add_ln415_28 = add i16 %zext_ln415_28, %trunc_ln708_27" [Conv1d/conv1d.cpp:43]   --->   Operation 1154 'add' 'add_ln415_28' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1155 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_28)   --->   "%tmp_291 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_28, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 1155 'bitselect' 'tmp_291' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1156 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_28)   --->   "%xor_ln416_28 = xor i1 %tmp_291, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1156 'xor' 'xor_ln416_28' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1157 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_28 = and i1 %tmp_289, %xor_ln416_28" [Conv1d/conv1d.cpp:43]   --->   Operation 1157 'and' 'and_ln416_28' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1158 [1/1] (0.00ns)   --->   "%tmp_292 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_28, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 1158 'bitselect' 'tmp_292' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1159 [1/1] (0.97ns)   --->   "%icmp_ln879_56 = icmp eq i5 %p_Result_3_7, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 1159 'icmp' 'icmp_ln879_56' <Predicate = (!icmp_ln37)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1160 [1/1] (1.07ns)   --->   "%icmp_ln879_57 = icmp eq i6 %p_Result_4_7, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 1160 'icmp' 'icmp_ln879_57' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1161 [1/1] (1.07ns)   --->   "%icmp_ln768_28 = icmp eq i6 %p_Result_4_7, 0" [Conv1d/conv1d.cpp:43]   --->   Operation 1161 'icmp' 'icmp_ln768_28' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1162 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_112)   --->   "%select_ln777_28 = select i1 %and_ln416_28, i1 %icmp_ln879_57, i1 %icmp_ln768_28" [Conv1d/conv1d.cpp:43]   --->   Operation 1162 'select' 'select_ln777_28' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1163 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_84)   --->   "%tmp_293 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_28, i32 26)" [Conv1d/conv1d.cpp:43]   --->   Operation 1163 'bitselect' 'tmp_293' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1164 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_84)   --->   "%xor_ln779_28 = xor i1 %tmp_293, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1164 'xor' 'xor_ln779_28' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1165 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_84)   --->   "%and_ln779_28 = and i1 %icmp_ln879_56, %xor_ln779_28" [Conv1d/conv1d.cpp:43]   --->   Operation 1165 'and' 'and_ln779_28' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1166 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_84)   --->   "%select_ln416_28 = select i1 %and_ln416_28, i1 %and_ln779_28, i1 %icmp_ln879_57" [Conv1d/conv1d.cpp:43]   --->   Operation 1166 'select' 'select_ln416_28' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1167 [1/1] (0.80ns)   --->   "%and_ln781_28 = and i1 %and_ln416_28, %icmp_ln879_57" [Conv1d/conv1d.cpp:43]   --->   Operation 1167 'and' 'and_ln781_28' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1168 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_112)   --->   "%xor_ln785_56 = xor i1 %select_ln777_28, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1168 'xor' 'xor_ln785_56' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1169 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_112)   --->   "%or_ln785_28 = or i1 %tmp_292, %xor_ln785_56" [Conv1d/conv1d.cpp:43]   --->   Operation 1169 'or' 'or_ln785_28' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1170 [1/1] (0.80ns)   --->   "%xor_ln785_57 = xor i1 %tmp_288, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1170 'xor' 'xor_ln785_57' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1171 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_112)   --->   "%and_ln785_28 = and i1 %or_ln785_28, %xor_ln785_57" [Conv1d/conv1d.cpp:43]   --->   Operation 1171 'and' 'and_ln785_28' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1172 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_84 = and i1 %tmp_292, %select_ln416_28" [Conv1d/conv1d.cpp:43]   --->   Operation 1172 'and' 'and_ln786_84' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1173 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_85)   --->   "%or_ln786_28 = or i1 %and_ln781_28, %and_ln786_84" [Conv1d/conv1d.cpp:43]   --->   Operation 1173 'or' 'or_ln786_28' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1174 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_85)   --->   "%xor_ln786_56 = xor i1 %or_ln786_28, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1174 'xor' 'xor_ln786_56' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1175 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_85 = and i1 %tmp_288, %xor_ln786_56" [Conv1d/conv1d.cpp:43]   --->   Operation 1175 'and' 'and_ln786_85' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1176 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_112 = or i1 %and_ln786_85, %and_ln785_28" [Conv1d/conv1d.cpp:43]   --->   Operation 1176 'or' 'or_ln340_112' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1177 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_184)   --->   "%or_ln340_113 = or i1 %and_ln786_84, %xor_ln785_57" [Conv1d/conv1d.cpp:43]   --->   Operation 1177 'or' 'or_ln340_113' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1178 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_184)   --->   "%or_ln340_114 = or i1 %or_ln340_113, %and_ln781_28" [Conv1d/conv1d.cpp:43]   --->   Operation 1178 'or' 'or_ln340_114' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1179 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_56 = select i1 %or_ln340_112, i16 32767, i16 %add_ln415_28" [Conv1d/conv1d.cpp:43]   --->   Operation 1179 'select' 'select_ln340_56' <Predicate = (!icmp_ln37)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1180 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_184)   --->   "%select_ln388_56 = select i1 %and_ln786_85, i16 -32768, i16 %add_ln415_28" [Conv1d/conv1d.cpp:43]   --->   Operation 1180 'select' 'select_ln388_56' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1181 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_184 = select i1 %or_ln340_114, i16 %select_ln340_56, i16 %select_ln388_56" [Conv1d/conv1d.cpp:43]   --->   Operation 1181 'select' 'select_ln340_184' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1182 [1/1] (0.00ns)   --->   "%sext_ln703_56 = sext i16 %buff_out_7_V_load to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 1182 'sext' 'sext_ln703_56' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1183 [1/1] (0.00ns)   --->   "%sext_ln703_57 = sext i16 %select_ln340_184 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 1183 'sext' 'sext_ln703_57' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1184 [1/1] (1.54ns)   --->   "%add_ln1192_28 = add nsw i17 %sext_ln703_56, %sext_ln703_57" [Conv1d/conv1d.cpp:44]   --->   Operation 1184 'add' 'add_ln1192_28' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1185 [1/1] (0.00ns)   --->   "%tmp_294 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_28, i32 16)" [Conv1d/conv1d.cpp:44]   --->   Operation 1185 'bitselect' 'tmp_294' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1186 [1/1] (1.54ns)   --->   "%add_ln703_28 = add i16 %select_ln340_184, %buff_out_7_V_load" [Conv1d/conv1d.cpp:44]   --->   Operation 1186 'add' 'add_ln703_28' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1187 [1/1] (0.00ns)   --->   "%tmp_295 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_28, i32 15)" [Conv1d/conv1d.cpp:44]   --->   Operation 1187 'bitselect' 'tmp_295' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1188 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_29)   --->   "%tmp_297 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_29, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 1188 'bitselect' 'tmp_297' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1189 [1/1] (0.00ns)   --->   "%zext_ln415_29 = zext i1 %tmp_298 to i16" [Conv1d/conv1d.cpp:43]   --->   Operation 1189 'zext' 'zext_ln415_29' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1190 [1/1] (1.54ns)   --->   "%add_ln415_29 = add i16 %zext_ln415_29, %trunc_ln708_28" [Conv1d/conv1d.cpp:43]   --->   Operation 1190 'add' 'add_ln415_29' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1191 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_29)   --->   "%tmp_299 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_29, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 1191 'bitselect' 'tmp_299' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1192 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_29)   --->   "%xor_ln416_29 = xor i1 %tmp_299, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1192 'xor' 'xor_ln416_29' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1193 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_29 = and i1 %tmp_297, %xor_ln416_29" [Conv1d/conv1d.cpp:43]   --->   Operation 1193 'and' 'and_ln416_29' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1194 [1/1] (0.00ns)   --->   "%tmp_300 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_29, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 1194 'bitselect' 'tmp_300' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1195 [1/1] (0.97ns)   --->   "%icmp_ln879_58 = icmp eq i5 %p_Result_3_7_1, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 1195 'icmp' 'icmp_ln879_58' <Predicate = (!icmp_ln37)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1196 [1/1] (1.07ns)   --->   "%icmp_ln879_59 = icmp eq i6 %p_Result_4_7_1, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 1196 'icmp' 'icmp_ln879_59' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1197 [1/1] (1.07ns)   --->   "%icmp_ln768_29 = icmp eq i6 %p_Result_4_7_1, 0" [Conv1d/conv1d.cpp:43]   --->   Operation 1197 'icmp' 'icmp_ln768_29' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1198 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_116)   --->   "%select_ln777_29 = select i1 %and_ln416_29, i1 %icmp_ln879_59, i1 %icmp_ln768_29" [Conv1d/conv1d.cpp:43]   --->   Operation 1198 'select' 'select_ln777_29' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1199 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_87)   --->   "%tmp_301 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_29, i32 26)" [Conv1d/conv1d.cpp:43]   --->   Operation 1199 'bitselect' 'tmp_301' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1200 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_87)   --->   "%xor_ln779_29 = xor i1 %tmp_301, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1200 'xor' 'xor_ln779_29' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1201 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_87)   --->   "%and_ln779_29 = and i1 %icmp_ln879_58, %xor_ln779_29" [Conv1d/conv1d.cpp:43]   --->   Operation 1201 'and' 'and_ln779_29' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1202 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_87)   --->   "%select_ln416_29 = select i1 %and_ln416_29, i1 %and_ln779_29, i1 %icmp_ln879_59" [Conv1d/conv1d.cpp:43]   --->   Operation 1202 'select' 'select_ln416_29' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1203 [1/1] (0.80ns)   --->   "%and_ln781_29 = and i1 %and_ln416_29, %icmp_ln879_59" [Conv1d/conv1d.cpp:43]   --->   Operation 1203 'and' 'and_ln781_29' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1204 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_116)   --->   "%xor_ln785_58 = xor i1 %select_ln777_29, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1204 'xor' 'xor_ln785_58' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1205 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_116)   --->   "%or_ln785_29 = or i1 %tmp_300, %xor_ln785_58" [Conv1d/conv1d.cpp:43]   --->   Operation 1205 'or' 'or_ln785_29' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1206 [1/1] (0.80ns)   --->   "%xor_ln785_59 = xor i1 %tmp_296, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1206 'xor' 'xor_ln785_59' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1207 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_116)   --->   "%and_ln785_29 = and i1 %or_ln785_29, %xor_ln785_59" [Conv1d/conv1d.cpp:43]   --->   Operation 1207 'and' 'and_ln785_29' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1208 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_87 = and i1 %tmp_300, %select_ln416_29" [Conv1d/conv1d.cpp:43]   --->   Operation 1208 'and' 'and_ln786_87' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1209 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_88)   --->   "%or_ln786_29 = or i1 %and_ln781_29, %and_ln786_87" [Conv1d/conv1d.cpp:43]   --->   Operation 1209 'or' 'or_ln786_29' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1210 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_88)   --->   "%xor_ln786_58 = xor i1 %or_ln786_29, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1210 'xor' 'xor_ln786_58' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1211 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_88 = and i1 %tmp_296, %xor_ln786_58" [Conv1d/conv1d.cpp:43]   --->   Operation 1211 'and' 'and_ln786_88' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1212 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_116 = or i1 %and_ln786_88, %and_ln785_29" [Conv1d/conv1d.cpp:43]   --->   Operation 1212 'or' 'or_ln340_116' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1213 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_186)   --->   "%or_ln340_117 = or i1 %and_ln786_87, %xor_ln785_59" [Conv1d/conv1d.cpp:43]   --->   Operation 1213 'or' 'or_ln340_117' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1214 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_186)   --->   "%or_ln340_118 = or i1 %or_ln340_117, %and_ln781_29" [Conv1d/conv1d.cpp:43]   --->   Operation 1214 'or' 'or_ln340_118' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1215 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_58 = select i1 %or_ln340_116, i16 32767, i16 %add_ln415_29" [Conv1d/conv1d.cpp:43]   --->   Operation 1215 'select' 'select_ln340_58' <Predicate = (!icmp_ln37)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1216 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_186)   --->   "%select_ln388_58 = select i1 %and_ln786_88, i16 -32768, i16 %add_ln415_29" [Conv1d/conv1d.cpp:43]   --->   Operation 1216 'select' 'select_ln388_58' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1217 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_186 = select i1 %or_ln340_118, i16 %select_ln340_58, i16 %select_ln388_58" [Conv1d/conv1d.cpp:43]   --->   Operation 1217 'select' 'select_ln340_186' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1218 [1/1] (1.35ns)   --->   "%tmp_30 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_7_2_0_V_r_2, i16 %wt_buff_7_2_1_V_r_2, i16 %wt_buff_7_2_2_V_r_2, i2 %select_ln37_1)" [Conv1d/conv1d.cpp:43]   --->   Operation 1218 'mux' 'tmp_30' <Predicate = (!icmp_ln37)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1219 [1/1] (0.00ns)   --->   "%sext_ln1116_30 = sext i16 %tmp_30 to i32" [Conv1d/conv1d.cpp:43]   --->   Operation 1219 'sext' 'sext_ln1116_30' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1220 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_30 = mul nsw i32 %sext_ln1118_2, %sext_ln1116_30" [Conv1d/conv1d.cpp:43]   --->   Operation 1220 'mul' 'mul_ln1118_30' <Predicate = (!icmp_ln37)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1221 [1/1] (0.00ns)   --->   "%tmp_304 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_30, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 1221 'bitselect' 'tmp_304' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1222 [1/1] (0.00ns)   --->   "%trunc_ln708_29 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_30, i32 10, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 1222 'partselect' 'trunc_ln708_29' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1223 [1/1] (0.00ns)   --->   "%tmp_306 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_30, i32 9)" [Conv1d/conv1d.cpp:43]   --->   Operation 1223 'bitselect' 'tmp_306' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1224 [1/1] (0.00ns)   --->   "%p_Result_3_7_2 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_30, i32 27, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 1224 'partselect' 'p_Result_3_7_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1225 [1/1] (0.97ns)   --->   "%icmp_ln879_60 = icmp eq i5 %p_Result_3_7_2, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 1225 'icmp' 'icmp_ln879_60' <Predicate = (!icmp_ln37)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1226 [1/1] (0.00ns)   --->   "%p_Result_4_7_2 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_30, i32 26, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 1226 'partselect' 'p_Result_4_7_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1227 [1/1] (1.07ns)   --->   "%icmp_ln879_61 = icmp eq i6 %p_Result_4_7_2, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 1227 'icmp' 'icmp_ln879_61' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1228 [1/1] (1.07ns)   --->   "%icmp_ln768_30 = icmp eq i6 %p_Result_4_7_2, 0" [Conv1d/conv1d.cpp:43]   --->   Operation 1228 'icmp' 'icmp_ln768_30' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1229 [1/1] (1.35ns)   --->   "%tmp_31 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_7_3_0_V_r_2, i16 %wt_buff_7_3_1_V_r_2, i16 %wt_buff_7_3_2_V_r_2, i2 %select_ln37_1)" [Conv1d/conv1d.cpp:43]   --->   Operation 1229 'mux' 'tmp_31' <Predicate = (!icmp_ln37)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1230 [1/1] (0.00ns)   --->   "%sext_ln1116_31 = sext i16 %tmp_31 to i32" [Conv1d/conv1d.cpp:43]   --->   Operation 1230 'sext' 'sext_ln1116_31' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1231 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_31 = mul nsw i32 %sext_ln1118_3, %sext_ln1116_31" [Conv1d/conv1d.cpp:43]   --->   Operation 1231 'mul' 'mul_ln1118_31' <Predicate = (!icmp_ln37)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1232 [1/1] (0.00ns)   --->   "%tmp_312 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_31, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 1232 'bitselect' 'tmp_312' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1233 [1/1] (0.00ns)   --->   "%trunc_ln708_30 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_31, i32 10, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 1233 'partselect' 'trunc_ln708_30' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1234 [1/1] (0.00ns)   --->   "%tmp_314 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_31, i32 9)" [Conv1d/conv1d.cpp:43]   --->   Operation 1234 'bitselect' 'tmp_314' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1235 [1/1] (0.00ns)   --->   "%p_Result_3_7_3 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_31, i32 27, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 1235 'partselect' 'p_Result_3_7_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1236 [1/1] (0.97ns)   --->   "%icmp_ln879_62 = icmp eq i5 %p_Result_3_7_3, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 1236 'icmp' 'icmp_ln879_62' <Predicate = (!icmp_ln37)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1237 [1/1] (0.00ns)   --->   "%p_Result_4_7_3 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_31, i32 26, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 1237 'partselect' 'p_Result_4_7_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1238 [1/1] (1.07ns)   --->   "%icmp_ln879_63 = icmp eq i6 %p_Result_4_7_3, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 1238 'icmp' 'icmp_ln879_63' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1239 [1/1] (1.07ns)   --->   "%icmp_ln768_31 = icmp eq i6 %p_Result_4_7_3, 0" [Conv1d/conv1d.cpp:43]   --->   Operation 1239 'icmp' 'icmp_ln768_31' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1240 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_32)   --->   "%tmp_321 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_32, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 1240 'bitselect' 'tmp_321' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1241 [1/1] (0.00ns)   --->   "%zext_ln415_32 = zext i1 %tmp_322 to i16" [Conv1d/conv1d.cpp:43]   --->   Operation 1241 'zext' 'zext_ln415_32' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1242 [1/1] (1.54ns)   --->   "%add_ln415_32 = add i16 %zext_ln415_32, %trunc_ln708_31" [Conv1d/conv1d.cpp:43]   --->   Operation 1242 'add' 'add_ln415_32' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1243 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_32)   --->   "%tmp_323 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_32, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 1243 'bitselect' 'tmp_323' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1244 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_32)   --->   "%xor_ln416_32 = xor i1 %tmp_323, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1244 'xor' 'xor_ln416_32' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1245 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_32 = and i1 %tmp_321, %xor_ln416_32" [Conv1d/conv1d.cpp:43]   --->   Operation 1245 'and' 'and_ln416_32' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1246 [1/1] (0.00ns)   --->   "%tmp_324 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_32, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 1246 'bitselect' 'tmp_324' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1247 [1/1] (0.97ns)   --->   "%icmp_ln879_64 = icmp eq i5 %p_Result_3_8, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 1247 'icmp' 'icmp_ln879_64' <Predicate = (!icmp_ln37)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1248 [1/1] (1.07ns)   --->   "%icmp_ln879_65 = icmp eq i6 %p_Result_4_8, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 1248 'icmp' 'icmp_ln879_65' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1249 [1/1] (1.07ns)   --->   "%icmp_ln768_32 = icmp eq i6 %p_Result_4_8, 0" [Conv1d/conv1d.cpp:43]   --->   Operation 1249 'icmp' 'icmp_ln768_32' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1250 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_128)   --->   "%select_ln777_32 = select i1 %and_ln416_32, i1 %icmp_ln879_65, i1 %icmp_ln768_32" [Conv1d/conv1d.cpp:43]   --->   Operation 1250 'select' 'select_ln777_32' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1251 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_96)   --->   "%tmp_325 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_32, i32 26)" [Conv1d/conv1d.cpp:43]   --->   Operation 1251 'bitselect' 'tmp_325' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1252 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_96)   --->   "%xor_ln779_32 = xor i1 %tmp_325, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1252 'xor' 'xor_ln779_32' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1253 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_96)   --->   "%and_ln779_32 = and i1 %icmp_ln879_64, %xor_ln779_32" [Conv1d/conv1d.cpp:43]   --->   Operation 1253 'and' 'and_ln779_32' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1254 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_96)   --->   "%select_ln416_32 = select i1 %and_ln416_32, i1 %and_ln779_32, i1 %icmp_ln879_65" [Conv1d/conv1d.cpp:43]   --->   Operation 1254 'select' 'select_ln416_32' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1255 [1/1] (0.80ns)   --->   "%and_ln781_32 = and i1 %and_ln416_32, %icmp_ln879_65" [Conv1d/conv1d.cpp:43]   --->   Operation 1255 'and' 'and_ln781_32' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1256 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_128)   --->   "%xor_ln785_64 = xor i1 %select_ln777_32, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1256 'xor' 'xor_ln785_64' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1257 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_128)   --->   "%or_ln785_32 = or i1 %tmp_324, %xor_ln785_64" [Conv1d/conv1d.cpp:43]   --->   Operation 1257 'or' 'or_ln785_32' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1258 [1/1] (0.80ns)   --->   "%xor_ln785_65 = xor i1 %tmp_320, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1258 'xor' 'xor_ln785_65' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1259 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_128)   --->   "%and_ln785_32 = and i1 %or_ln785_32, %xor_ln785_65" [Conv1d/conv1d.cpp:43]   --->   Operation 1259 'and' 'and_ln785_32' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1260 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_96 = and i1 %tmp_324, %select_ln416_32" [Conv1d/conv1d.cpp:43]   --->   Operation 1260 'and' 'and_ln786_96' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1261 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_97)   --->   "%or_ln786_32 = or i1 %and_ln781_32, %and_ln786_96" [Conv1d/conv1d.cpp:43]   --->   Operation 1261 'or' 'or_ln786_32' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1262 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_97)   --->   "%xor_ln786_64 = xor i1 %or_ln786_32, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1262 'xor' 'xor_ln786_64' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1263 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_97 = and i1 %tmp_320, %xor_ln786_64" [Conv1d/conv1d.cpp:43]   --->   Operation 1263 'and' 'and_ln786_97' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1264 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_128 = or i1 %and_ln786_97, %and_ln785_32" [Conv1d/conv1d.cpp:43]   --->   Operation 1264 'or' 'or_ln340_128' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1265 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_192)   --->   "%or_ln340_129 = or i1 %and_ln786_96, %xor_ln785_65" [Conv1d/conv1d.cpp:43]   --->   Operation 1265 'or' 'or_ln340_129' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1266 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_192)   --->   "%or_ln340_130 = or i1 %or_ln340_129, %and_ln781_32" [Conv1d/conv1d.cpp:43]   --->   Operation 1266 'or' 'or_ln340_130' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1267 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_64 = select i1 %or_ln340_128, i16 32767, i16 %add_ln415_32" [Conv1d/conv1d.cpp:43]   --->   Operation 1267 'select' 'select_ln340_64' <Predicate = (!icmp_ln37)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1268 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_192)   --->   "%select_ln388_64 = select i1 %and_ln786_97, i16 -32768, i16 %add_ln415_32" [Conv1d/conv1d.cpp:43]   --->   Operation 1268 'select' 'select_ln388_64' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1269 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_192 = select i1 %or_ln340_130, i16 %select_ln340_64, i16 %select_ln388_64" [Conv1d/conv1d.cpp:43]   --->   Operation 1269 'select' 'select_ln340_192' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1270 [1/1] (0.00ns)   --->   "%sext_ln703_64 = sext i16 %buff_out_8_V_load to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 1270 'sext' 'sext_ln703_64' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1271 [1/1] (0.00ns)   --->   "%sext_ln703_65 = sext i16 %select_ln340_192 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 1271 'sext' 'sext_ln703_65' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1272 [1/1] (1.54ns)   --->   "%add_ln1192_32 = add nsw i17 %sext_ln703_64, %sext_ln703_65" [Conv1d/conv1d.cpp:44]   --->   Operation 1272 'add' 'add_ln1192_32' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1273 [1/1] (0.00ns)   --->   "%tmp_326 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_32, i32 16)" [Conv1d/conv1d.cpp:44]   --->   Operation 1273 'bitselect' 'tmp_326' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1274 [1/1] (1.54ns)   --->   "%add_ln703_32 = add i16 %select_ln340_192, %buff_out_8_V_load" [Conv1d/conv1d.cpp:44]   --->   Operation 1274 'add' 'add_ln703_32' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1275 [1/1] (0.00ns)   --->   "%tmp_327 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_32, i32 15)" [Conv1d/conv1d.cpp:44]   --->   Operation 1275 'bitselect' 'tmp_327' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1276 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_33)   --->   "%tmp_329 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_33, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 1276 'bitselect' 'tmp_329' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1277 [1/1] (0.00ns)   --->   "%zext_ln415_33 = zext i1 %tmp_330 to i16" [Conv1d/conv1d.cpp:43]   --->   Operation 1277 'zext' 'zext_ln415_33' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1278 [1/1] (1.54ns)   --->   "%add_ln415_33 = add i16 %zext_ln415_33, %trunc_ln708_32" [Conv1d/conv1d.cpp:43]   --->   Operation 1278 'add' 'add_ln415_33' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1279 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_33)   --->   "%tmp_331 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_33, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 1279 'bitselect' 'tmp_331' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1280 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_33)   --->   "%xor_ln416_33 = xor i1 %tmp_331, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1280 'xor' 'xor_ln416_33' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1281 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_33 = and i1 %tmp_329, %xor_ln416_33" [Conv1d/conv1d.cpp:43]   --->   Operation 1281 'and' 'and_ln416_33' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1282 [1/1] (0.00ns)   --->   "%tmp_332 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_33, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 1282 'bitselect' 'tmp_332' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1283 [1/1] (0.97ns)   --->   "%icmp_ln879_66 = icmp eq i5 %p_Result_3_8_1, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 1283 'icmp' 'icmp_ln879_66' <Predicate = (!icmp_ln37)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1284 [1/1] (1.07ns)   --->   "%icmp_ln879_67 = icmp eq i6 %p_Result_4_8_1, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 1284 'icmp' 'icmp_ln879_67' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1285 [1/1] (1.07ns)   --->   "%icmp_ln768_33 = icmp eq i6 %p_Result_4_8_1, 0" [Conv1d/conv1d.cpp:43]   --->   Operation 1285 'icmp' 'icmp_ln768_33' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1286 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_132)   --->   "%select_ln777_33 = select i1 %and_ln416_33, i1 %icmp_ln879_67, i1 %icmp_ln768_33" [Conv1d/conv1d.cpp:43]   --->   Operation 1286 'select' 'select_ln777_33' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1287 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_99)   --->   "%tmp_333 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_33, i32 26)" [Conv1d/conv1d.cpp:43]   --->   Operation 1287 'bitselect' 'tmp_333' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1288 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_99)   --->   "%xor_ln779_33 = xor i1 %tmp_333, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1288 'xor' 'xor_ln779_33' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1289 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_99)   --->   "%and_ln779_33 = and i1 %icmp_ln879_66, %xor_ln779_33" [Conv1d/conv1d.cpp:43]   --->   Operation 1289 'and' 'and_ln779_33' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1290 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_99)   --->   "%select_ln416_33 = select i1 %and_ln416_33, i1 %and_ln779_33, i1 %icmp_ln879_67" [Conv1d/conv1d.cpp:43]   --->   Operation 1290 'select' 'select_ln416_33' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1291 [1/1] (0.80ns)   --->   "%and_ln781_33 = and i1 %and_ln416_33, %icmp_ln879_67" [Conv1d/conv1d.cpp:43]   --->   Operation 1291 'and' 'and_ln781_33' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1292 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_132)   --->   "%xor_ln785_66 = xor i1 %select_ln777_33, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1292 'xor' 'xor_ln785_66' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1293 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_132)   --->   "%or_ln785_33 = or i1 %tmp_332, %xor_ln785_66" [Conv1d/conv1d.cpp:43]   --->   Operation 1293 'or' 'or_ln785_33' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1294 [1/1] (0.80ns)   --->   "%xor_ln785_67 = xor i1 %tmp_328, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1294 'xor' 'xor_ln785_67' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1295 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_132)   --->   "%and_ln785_33 = and i1 %or_ln785_33, %xor_ln785_67" [Conv1d/conv1d.cpp:43]   --->   Operation 1295 'and' 'and_ln785_33' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1296 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_99 = and i1 %tmp_332, %select_ln416_33" [Conv1d/conv1d.cpp:43]   --->   Operation 1296 'and' 'and_ln786_99' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1297 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_100)   --->   "%or_ln786_33 = or i1 %and_ln781_33, %and_ln786_99" [Conv1d/conv1d.cpp:43]   --->   Operation 1297 'or' 'or_ln786_33' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1298 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_100)   --->   "%xor_ln786_66 = xor i1 %or_ln786_33, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1298 'xor' 'xor_ln786_66' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1299 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_100 = and i1 %tmp_328, %xor_ln786_66" [Conv1d/conv1d.cpp:43]   --->   Operation 1299 'and' 'and_ln786_100' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1300 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_132 = or i1 %and_ln786_100, %and_ln785_33" [Conv1d/conv1d.cpp:43]   --->   Operation 1300 'or' 'or_ln340_132' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1301 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_194)   --->   "%or_ln340_133 = or i1 %and_ln786_99, %xor_ln785_67" [Conv1d/conv1d.cpp:43]   --->   Operation 1301 'or' 'or_ln340_133' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1302 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_194)   --->   "%or_ln340_134 = or i1 %or_ln340_133, %and_ln781_33" [Conv1d/conv1d.cpp:43]   --->   Operation 1302 'or' 'or_ln340_134' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1303 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_66 = select i1 %or_ln340_132, i16 32767, i16 %add_ln415_33" [Conv1d/conv1d.cpp:43]   --->   Operation 1303 'select' 'select_ln340_66' <Predicate = (!icmp_ln37)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1304 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_194)   --->   "%select_ln388_66 = select i1 %and_ln786_100, i16 -32768, i16 %add_ln415_33" [Conv1d/conv1d.cpp:43]   --->   Operation 1304 'select' 'select_ln388_66' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1305 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_194 = select i1 %or_ln340_134, i16 %select_ln340_66, i16 %select_ln388_66" [Conv1d/conv1d.cpp:43]   --->   Operation 1305 'select' 'select_ln340_194' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1306 [1/1] (1.35ns)   --->   "%tmp_34 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_8_2_0_V_r_2, i16 %wt_buff_8_2_1_V_r_2, i16 %wt_buff_8_2_2_V_r_2, i2 %select_ln37_1)" [Conv1d/conv1d.cpp:43]   --->   Operation 1306 'mux' 'tmp_34' <Predicate = (!icmp_ln37)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1307 [1/1] (0.00ns)   --->   "%sext_ln1116_34 = sext i16 %tmp_34 to i32" [Conv1d/conv1d.cpp:43]   --->   Operation 1307 'sext' 'sext_ln1116_34' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1308 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_34 = mul nsw i32 %sext_ln1118_2, %sext_ln1116_34" [Conv1d/conv1d.cpp:43]   --->   Operation 1308 'mul' 'mul_ln1118_34' <Predicate = (!icmp_ln37)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1309 [1/1] (0.00ns)   --->   "%tmp_336 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_34, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 1309 'bitselect' 'tmp_336' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1310 [1/1] (0.00ns)   --->   "%trunc_ln708_33 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_34, i32 10, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 1310 'partselect' 'trunc_ln708_33' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1311 [1/1] (0.00ns)   --->   "%tmp_338 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_34, i32 9)" [Conv1d/conv1d.cpp:43]   --->   Operation 1311 'bitselect' 'tmp_338' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1312 [1/1] (0.00ns)   --->   "%p_Result_3_8_2 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_34, i32 27, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 1312 'partselect' 'p_Result_3_8_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1313 [1/1] (0.97ns)   --->   "%icmp_ln879_68 = icmp eq i5 %p_Result_3_8_2, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 1313 'icmp' 'icmp_ln879_68' <Predicate = (!icmp_ln37)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1314 [1/1] (0.00ns)   --->   "%p_Result_4_8_2 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_34, i32 26, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 1314 'partselect' 'p_Result_4_8_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1315 [1/1] (1.07ns)   --->   "%icmp_ln879_69 = icmp eq i6 %p_Result_4_8_2, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 1315 'icmp' 'icmp_ln879_69' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1316 [1/1] (1.07ns)   --->   "%icmp_ln768_34 = icmp eq i6 %p_Result_4_8_2, 0" [Conv1d/conv1d.cpp:43]   --->   Operation 1316 'icmp' 'icmp_ln768_34' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1317 [1/1] (1.35ns)   --->   "%tmp_35 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_8_3_0_V_r_2, i16 %wt_buff_8_3_1_V_r_2, i16 %wt_buff_8_3_2_V_r_2, i2 %select_ln37_1)" [Conv1d/conv1d.cpp:43]   --->   Operation 1317 'mux' 'tmp_35' <Predicate = (!icmp_ln37)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1318 [1/1] (0.00ns)   --->   "%sext_ln1116_35 = sext i16 %tmp_35 to i32" [Conv1d/conv1d.cpp:43]   --->   Operation 1318 'sext' 'sext_ln1116_35' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1319 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_35 = mul nsw i32 %sext_ln1118_3, %sext_ln1116_35" [Conv1d/conv1d.cpp:43]   --->   Operation 1319 'mul' 'mul_ln1118_35' <Predicate = (!icmp_ln37)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1320 [1/1] (0.00ns)   --->   "%tmp_344 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_35, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 1320 'bitselect' 'tmp_344' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1321 [1/1] (0.00ns)   --->   "%trunc_ln708_34 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_35, i32 10, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 1321 'partselect' 'trunc_ln708_34' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1322 [1/1] (0.00ns)   --->   "%tmp_346 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_35, i32 9)" [Conv1d/conv1d.cpp:43]   --->   Operation 1322 'bitselect' 'tmp_346' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1323 [1/1] (0.00ns)   --->   "%p_Result_3_8_3 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_35, i32 27, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 1323 'partselect' 'p_Result_3_8_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1324 [1/1] (0.97ns)   --->   "%icmp_ln879_70 = icmp eq i5 %p_Result_3_8_3, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 1324 'icmp' 'icmp_ln879_70' <Predicate = (!icmp_ln37)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1325 [1/1] (0.00ns)   --->   "%p_Result_4_8_3 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_35, i32 26, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 1325 'partselect' 'p_Result_4_8_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1326 [1/1] (1.07ns)   --->   "%icmp_ln879_71 = icmp eq i6 %p_Result_4_8_3, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 1326 'icmp' 'icmp_ln879_71' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1327 [1/1] (1.07ns)   --->   "%icmp_ln768_35 = icmp eq i6 %p_Result_4_8_3, 0" [Conv1d/conv1d.cpp:43]   --->   Operation 1327 'icmp' 'icmp_ln768_35' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1328 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_36)   --->   "%tmp_353 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_36, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 1328 'bitselect' 'tmp_353' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1329 [1/1] (0.00ns)   --->   "%zext_ln415_36 = zext i1 %tmp_354 to i16" [Conv1d/conv1d.cpp:43]   --->   Operation 1329 'zext' 'zext_ln415_36' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1330 [1/1] (1.54ns)   --->   "%add_ln415_36 = add i16 %zext_ln415_36, %trunc_ln708_35" [Conv1d/conv1d.cpp:43]   --->   Operation 1330 'add' 'add_ln415_36' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1331 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_36)   --->   "%tmp_355 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_36, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 1331 'bitselect' 'tmp_355' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1332 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_36)   --->   "%xor_ln416_36 = xor i1 %tmp_355, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1332 'xor' 'xor_ln416_36' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1333 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_36 = and i1 %tmp_353, %xor_ln416_36" [Conv1d/conv1d.cpp:43]   --->   Operation 1333 'and' 'and_ln416_36' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1334 [1/1] (0.00ns)   --->   "%tmp_356 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_36, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 1334 'bitselect' 'tmp_356' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1335 [1/1] (0.97ns)   --->   "%icmp_ln879_72 = icmp eq i5 %p_Result_3_9, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 1335 'icmp' 'icmp_ln879_72' <Predicate = (!icmp_ln37)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1336 [1/1] (1.07ns)   --->   "%icmp_ln879_73 = icmp eq i6 %p_Result_4_9, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 1336 'icmp' 'icmp_ln879_73' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1337 [1/1] (1.07ns)   --->   "%icmp_ln768_36 = icmp eq i6 %p_Result_4_9, 0" [Conv1d/conv1d.cpp:43]   --->   Operation 1337 'icmp' 'icmp_ln768_36' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1338 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_144)   --->   "%select_ln777_36 = select i1 %and_ln416_36, i1 %icmp_ln879_73, i1 %icmp_ln768_36" [Conv1d/conv1d.cpp:43]   --->   Operation 1338 'select' 'select_ln777_36' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1339 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_108)   --->   "%tmp_357 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_36, i32 26)" [Conv1d/conv1d.cpp:43]   --->   Operation 1339 'bitselect' 'tmp_357' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1340 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_108)   --->   "%xor_ln779_36 = xor i1 %tmp_357, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1340 'xor' 'xor_ln779_36' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1341 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_108)   --->   "%and_ln779_36 = and i1 %icmp_ln879_72, %xor_ln779_36" [Conv1d/conv1d.cpp:43]   --->   Operation 1341 'and' 'and_ln779_36' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1342 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_108)   --->   "%select_ln416_36 = select i1 %and_ln416_36, i1 %and_ln779_36, i1 %icmp_ln879_73" [Conv1d/conv1d.cpp:43]   --->   Operation 1342 'select' 'select_ln416_36' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1343 [1/1] (0.80ns)   --->   "%and_ln781_36 = and i1 %and_ln416_36, %icmp_ln879_73" [Conv1d/conv1d.cpp:43]   --->   Operation 1343 'and' 'and_ln781_36' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1344 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_144)   --->   "%xor_ln785_72 = xor i1 %select_ln777_36, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1344 'xor' 'xor_ln785_72' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1345 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_144)   --->   "%or_ln785_36 = or i1 %tmp_356, %xor_ln785_72" [Conv1d/conv1d.cpp:43]   --->   Operation 1345 'or' 'or_ln785_36' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1346 [1/1] (0.80ns)   --->   "%xor_ln785_73 = xor i1 %tmp_352, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1346 'xor' 'xor_ln785_73' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1347 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_144)   --->   "%and_ln785_36 = and i1 %or_ln785_36, %xor_ln785_73" [Conv1d/conv1d.cpp:43]   --->   Operation 1347 'and' 'and_ln785_36' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1348 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_108 = and i1 %tmp_356, %select_ln416_36" [Conv1d/conv1d.cpp:43]   --->   Operation 1348 'and' 'and_ln786_108' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1349 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_109)   --->   "%or_ln786_36 = or i1 %and_ln781_36, %and_ln786_108" [Conv1d/conv1d.cpp:43]   --->   Operation 1349 'or' 'or_ln786_36' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1350 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_109)   --->   "%xor_ln786_72 = xor i1 %or_ln786_36, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1350 'xor' 'xor_ln786_72' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1351 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_109 = and i1 %tmp_352, %xor_ln786_72" [Conv1d/conv1d.cpp:43]   --->   Operation 1351 'and' 'and_ln786_109' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1352 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_144 = or i1 %and_ln786_109, %and_ln785_36" [Conv1d/conv1d.cpp:43]   --->   Operation 1352 'or' 'or_ln340_144' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1353 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_200)   --->   "%or_ln340_145 = or i1 %and_ln786_108, %xor_ln785_73" [Conv1d/conv1d.cpp:43]   --->   Operation 1353 'or' 'or_ln340_145' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1354 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_200)   --->   "%or_ln340_146 = or i1 %or_ln340_145, %and_ln781_36" [Conv1d/conv1d.cpp:43]   --->   Operation 1354 'or' 'or_ln340_146' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1355 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_72 = select i1 %or_ln340_144, i16 32767, i16 %add_ln415_36" [Conv1d/conv1d.cpp:43]   --->   Operation 1355 'select' 'select_ln340_72' <Predicate = (!icmp_ln37)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1356 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_200)   --->   "%select_ln388_72 = select i1 %and_ln786_109, i16 -32768, i16 %add_ln415_36" [Conv1d/conv1d.cpp:43]   --->   Operation 1356 'select' 'select_ln388_72' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1357 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_200 = select i1 %or_ln340_146, i16 %select_ln340_72, i16 %select_ln388_72" [Conv1d/conv1d.cpp:43]   --->   Operation 1357 'select' 'select_ln340_200' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1358 [1/1] (0.00ns)   --->   "%sext_ln703_72 = sext i16 %buff_out_9_V_load to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 1358 'sext' 'sext_ln703_72' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1359 [1/1] (0.00ns)   --->   "%sext_ln703_73 = sext i16 %select_ln340_200 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 1359 'sext' 'sext_ln703_73' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1360 [1/1] (1.54ns)   --->   "%add_ln1192_36 = add nsw i17 %sext_ln703_72, %sext_ln703_73" [Conv1d/conv1d.cpp:44]   --->   Operation 1360 'add' 'add_ln1192_36' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1361 [1/1] (0.00ns)   --->   "%tmp_358 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_36, i32 16)" [Conv1d/conv1d.cpp:44]   --->   Operation 1361 'bitselect' 'tmp_358' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1362 [1/1] (1.54ns)   --->   "%add_ln703_36 = add i16 %select_ln340_200, %buff_out_9_V_load" [Conv1d/conv1d.cpp:44]   --->   Operation 1362 'add' 'add_ln703_36' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1363 [1/1] (0.00ns)   --->   "%tmp_359 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_36, i32 15)" [Conv1d/conv1d.cpp:44]   --->   Operation 1363 'bitselect' 'tmp_359' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1364 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_37)   --->   "%tmp_361 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_37, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 1364 'bitselect' 'tmp_361' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1365 [1/1] (0.00ns)   --->   "%zext_ln415_37 = zext i1 %tmp_362 to i16" [Conv1d/conv1d.cpp:43]   --->   Operation 1365 'zext' 'zext_ln415_37' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1366 [1/1] (1.54ns)   --->   "%add_ln415_37 = add i16 %zext_ln415_37, %trunc_ln708_36" [Conv1d/conv1d.cpp:43]   --->   Operation 1366 'add' 'add_ln415_37' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1367 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_37)   --->   "%tmp_363 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_37, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 1367 'bitselect' 'tmp_363' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1368 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_37)   --->   "%xor_ln416_37 = xor i1 %tmp_363, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1368 'xor' 'xor_ln416_37' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1369 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_37 = and i1 %tmp_361, %xor_ln416_37" [Conv1d/conv1d.cpp:43]   --->   Operation 1369 'and' 'and_ln416_37' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1370 [1/1] (0.00ns)   --->   "%tmp_364 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_37, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 1370 'bitselect' 'tmp_364' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1371 [1/1] (0.97ns)   --->   "%icmp_ln879_74 = icmp eq i5 %p_Result_3_9_1, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 1371 'icmp' 'icmp_ln879_74' <Predicate = (!icmp_ln37)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1372 [1/1] (1.07ns)   --->   "%icmp_ln879_75 = icmp eq i6 %p_Result_4_9_1, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 1372 'icmp' 'icmp_ln879_75' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1373 [1/1] (1.07ns)   --->   "%icmp_ln768_37 = icmp eq i6 %p_Result_4_9_1, 0" [Conv1d/conv1d.cpp:43]   --->   Operation 1373 'icmp' 'icmp_ln768_37' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1374 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_148)   --->   "%select_ln777_37 = select i1 %and_ln416_37, i1 %icmp_ln879_75, i1 %icmp_ln768_37" [Conv1d/conv1d.cpp:43]   --->   Operation 1374 'select' 'select_ln777_37' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1375 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_111)   --->   "%tmp_365 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_37, i32 26)" [Conv1d/conv1d.cpp:43]   --->   Operation 1375 'bitselect' 'tmp_365' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1376 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_111)   --->   "%xor_ln779_37 = xor i1 %tmp_365, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1376 'xor' 'xor_ln779_37' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1377 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_111)   --->   "%and_ln779_37 = and i1 %icmp_ln879_74, %xor_ln779_37" [Conv1d/conv1d.cpp:43]   --->   Operation 1377 'and' 'and_ln779_37' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1378 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_111)   --->   "%select_ln416_37 = select i1 %and_ln416_37, i1 %and_ln779_37, i1 %icmp_ln879_75" [Conv1d/conv1d.cpp:43]   --->   Operation 1378 'select' 'select_ln416_37' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1379 [1/1] (0.80ns)   --->   "%and_ln781_37 = and i1 %and_ln416_37, %icmp_ln879_75" [Conv1d/conv1d.cpp:43]   --->   Operation 1379 'and' 'and_ln781_37' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1380 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_148)   --->   "%xor_ln785_74 = xor i1 %select_ln777_37, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1380 'xor' 'xor_ln785_74' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1381 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_148)   --->   "%or_ln785_37 = or i1 %tmp_364, %xor_ln785_74" [Conv1d/conv1d.cpp:43]   --->   Operation 1381 'or' 'or_ln785_37' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1382 [1/1] (0.80ns)   --->   "%xor_ln785_75 = xor i1 %tmp_360, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1382 'xor' 'xor_ln785_75' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1383 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_148)   --->   "%and_ln785_37 = and i1 %or_ln785_37, %xor_ln785_75" [Conv1d/conv1d.cpp:43]   --->   Operation 1383 'and' 'and_ln785_37' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1384 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_111 = and i1 %tmp_364, %select_ln416_37" [Conv1d/conv1d.cpp:43]   --->   Operation 1384 'and' 'and_ln786_111' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1385 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_112)   --->   "%or_ln786_37 = or i1 %and_ln781_37, %and_ln786_111" [Conv1d/conv1d.cpp:43]   --->   Operation 1385 'or' 'or_ln786_37' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1386 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_112)   --->   "%xor_ln786_74 = xor i1 %or_ln786_37, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1386 'xor' 'xor_ln786_74' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1387 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_112 = and i1 %tmp_360, %xor_ln786_74" [Conv1d/conv1d.cpp:43]   --->   Operation 1387 'and' 'and_ln786_112' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1388 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_148 = or i1 %and_ln786_112, %and_ln785_37" [Conv1d/conv1d.cpp:43]   --->   Operation 1388 'or' 'or_ln340_148' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1389 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_202)   --->   "%or_ln340_149 = or i1 %and_ln786_111, %xor_ln785_75" [Conv1d/conv1d.cpp:43]   --->   Operation 1389 'or' 'or_ln340_149' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1390 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_202)   --->   "%or_ln340_150 = or i1 %or_ln340_149, %and_ln781_37" [Conv1d/conv1d.cpp:43]   --->   Operation 1390 'or' 'or_ln340_150' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1391 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_74 = select i1 %or_ln340_148, i16 32767, i16 %add_ln415_37" [Conv1d/conv1d.cpp:43]   --->   Operation 1391 'select' 'select_ln340_74' <Predicate = (!icmp_ln37)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1392 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_202)   --->   "%select_ln388_74 = select i1 %and_ln786_112, i16 -32768, i16 %add_ln415_37" [Conv1d/conv1d.cpp:43]   --->   Operation 1392 'select' 'select_ln388_74' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1393 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_202 = select i1 %or_ln340_150, i16 %select_ln340_74, i16 %select_ln388_74" [Conv1d/conv1d.cpp:43]   --->   Operation 1393 'select' 'select_ln340_202' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1394 [1/1] (1.35ns)   --->   "%tmp_38 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_9_2_0_V_r_2, i16 %wt_buff_9_2_1_V_r_2, i16 %wt_buff_9_2_2_V_r_2, i2 %select_ln37_1)" [Conv1d/conv1d.cpp:43]   --->   Operation 1394 'mux' 'tmp_38' <Predicate = (!icmp_ln37)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1395 [1/1] (0.00ns)   --->   "%sext_ln1116_38 = sext i16 %tmp_38 to i32" [Conv1d/conv1d.cpp:43]   --->   Operation 1395 'sext' 'sext_ln1116_38' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1396 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_38 = mul nsw i32 %sext_ln1118_2, %sext_ln1116_38" [Conv1d/conv1d.cpp:43]   --->   Operation 1396 'mul' 'mul_ln1118_38' <Predicate = (!icmp_ln37)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1397 [1/1] (0.00ns)   --->   "%tmp_368 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_38, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 1397 'bitselect' 'tmp_368' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1398 [1/1] (0.00ns)   --->   "%trunc_ln708_37 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_38, i32 10, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 1398 'partselect' 'trunc_ln708_37' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1399 [1/1] (0.00ns)   --->   "%tmp_370 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_38, i32 9)" [Conv1d/conv1d.cpp:43]   --->   Operation 1399 'bitselect' 'tmp_370' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1400 [1/1] (0.00ns)   --->   "%p_Result_3_9_2 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_38, i32 27, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 1400 'partselect' 'p_Result_3_9_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1401 [1/1] (0.97ns)   --->   "%icmp_ln879_76 = icmp eq i5 %p_Result_3_9_2, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 1401 'icmp' 'icmp_ln879_76' <Predicate = (!icmp_ln37)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1402 [1/1] (0.00ns)   --->   "%p_Result_4_9_2 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_38, i32 26, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 1402 'partselect' 'p_Result_4_9_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1403 [1/1] (1.07ns)   --->   "%icmp_ln879_77 = icmp eq i6 %p_Result_4_9_2, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 1403 'icmp' 'icmp_ln879_77' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1404 [1/1] (1.07ns)   --->   "%icmp_ln768_38 = icmp eq i6 %p_Result_4_9_2, 0" [Conv1d/conv1d.cpp:43]   --->   Operation 1404 'icmp' 'icmp_ln768_38' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1405 [1/1] (1.35ns)   --->   "%tmp_39 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_9_3_0_V_r_2, i16 %wt_buff_9_3_1_V_r_2, i16 %wt_buff_9_3_2_V_r_2, i2 %select_ln37_1)" [Conv1d/conv1d.cpp:43]   --->   Operation 1405 'mux' 'tmp_39' <Predicate = (!icmp_ln37)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1406 [1/1] (0.00ns)   --->   "%sext_ln1116_39 = sext i16 %tmp_39 to i32" [Conv1d/conv1d.cpp:43]   --->   Operation 1406 'sext' 'sext_ln1116_39' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1407 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_39 = mul nsw i32 %sext_ln1118_3, %sext_ln1116_39" [Conv1d/conv1d.cpp:43]   --->   Operation 1407 'mul' 'mul_ln1118_39' <Predicate = (!icmp_ln37)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1408 [1/1] (0.00ns)   --->   "%tmp_376 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_39, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 1408 'bitselect' 'tmp_376' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1409 [1/1] (0.00ns)   --->   "%trunc_ln708_38 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_39, i32 10, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 1409 'partselect' 'trunc_ln708_38' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1410 [1/1] (0.00ns)   --->   "%tmp_378 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_39, i32 9)" [Conv1d/conv1d.cpp:43]   --->   Operation 1410 'bitselect' 'tmp_378' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1411 [1/1] (0.00ns)   --->   "%p_Result_3_9_3 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_39, i32 27, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 1411 'partselect' 'p_Result_3_9_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1412 [1/1] (0.97ns)   --->   "%icmp_ln879_78 = icmp eq i5 %p_Result_3_9_3, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 1412 'icmp' 'icmp_ln879_78' <Predicate = (!icmp_ln37)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1413 [1/1] (0.00ns)   --->   "%p_Result_4_9_3 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_39, i32 26, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 1413 'partselect' 'p_Result_4_9_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1414 [1/1] (1.07ns)   --->   "%icmp_ln879_79 = icmp eq i6 %p_Result_4_9_3, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 1414 'icmp' 'icmp_ln879_79' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1415 [1/1] (1.07ns)   --->   "%icmp_ln768_39 = icmp eq i6 %p_Result_4_9_3, 0" [Conv1d/conv1d.cpp:43]   --->   Operation 1415 'icmp' 'icmp_ln768_39' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1416 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_40)   --->   "%tmp_385 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_40, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 1416 'bitselect' 'tmp_385' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1417 [1/1] (0.00ns)   --->   "%zext_ln415_40 = zext i1 %tmp_386 to i16" [Conv1d/conv1d.cpp:43]   --->   Operation 1417 'zext' 'zext_ln415_40' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1418 [1/1] (1.54ns)   --->   "%add_ln415_40 = add i16 %zext_ln415_40, %trunc_ln708_39" [Conv1d/conv1d.cpp:43]   --->   Operation 1418 'add' 'add_ln415_40' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1419 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_40)   --->   "%tmp_387 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_40, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 1419 'bitselect' 'tmp_387' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1420 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_40)   --->   "%xor_ln416_40 = xor i1 %tmp_387, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1420 'xor' 'xor_ln416_40' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1421 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_40 = and i1 %tmp_385, %xor_ln416_40" [Conv1d/conv1d.cpp:43]   --->   Operation 1421 'and' 'and_ln416_40' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1422 [1/1] (0.00ns)   --->   "%tmp_388 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_40, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 1422 'bitselect' 'tmp_388' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1423 [1/1] (0.97ns)   --->   "%icmp_ln879_80 = icmp eq i5 %p_Result_3_s, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 1423 'icmp' 'icmp_ln879_80' <Predicate = (!icmp_ln37)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1424 [1/1] (1.07ns)   --->   "%icmp_ln879_81 = icmp eq i6 %p_Result_4_s, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 1424 'icmp' 'icmp_ln879_81' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1425 [1/1] (1.07ns)   --->   "%icmp_ln768_40 = icmp eq i6 %p_Result_4_s, 0" [Conv1d/conv1d.cpp:43]   --->   Operation 1425 'icmp' 'icmp_ln768_40' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1426 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_160)   --->   "%select_ln777_40 = select i1 %and_ln416_40, i1 %icmp_ln879_81, i1 %icmp_ln768_40" [Conv1d/conv1d.cpp:43]   --->   Operation 1426 'select' 'select_ln777_40' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1427 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_120)   --->   "%tmp_389 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_40, i32 26)" [Conv1d/conv1d.cpp:43]   --->   Operation 1427 'bitselect' 'tmp_389' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1428 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_120)   --->   "%xor_ln779_40 = xor i1 %tmp_389, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1428 'xor' 'xor_ln779_40' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1429 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_120)   --->   "%and_ln779_40 = and i1 %icmp_ln879_80, %xor_ln779_40" [Conv1d/conv1d.cpp:43]   --->   Operation 1429 'and' 'and_ln779_40' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1430 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_120)   --->   "%select_ln416_40 = select i1 %and_ln416_40, i1 %and_ln779_40, i1 %icmp_ln879_81" [Conv1d/conv1d.cpp:43]   --->   Operation 1430 'select' 'select_ln416_40' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1431 [1/1] (0.80ns)   --->   "%and_ln781_40 = and i1 %and_ln416_40, %icmp_ln879_81" [Conv1d/conv1d.cpp:43]   --->   Operation 1431 'and' 'and_ln781_40' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1432 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_160)   --->   "%xor_ln785_80 = xor i1 %select_ln777_40, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1432 'xor' 'xor_ln785_80' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1433 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_160)   --->   "%or_ln785_40 = or i1 %tmp_388, %xor_ln785_80" [Conv1d/conv1d.cpp:43]   --->   Operation 1433 'or' 'or_ln785_40' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1434 [1/1] (0.80ns)   --->   "%xor_ln785_81 = xor i1 %tmp_384, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1434 'xor' 'xor_ln785_81' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1435 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_160)   --->   "%and_ln785_40 = and i1 %or_ln785_40, %xor_ln785_81" [Conv1d/conv1d.cpp:43]   --->   Operation 1435 'and' 'and_ln785_40' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1436 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_120 = and i1 %tmp_388, %select_ln416_40" [Conv1d/conv1d.cpp:43]   --->   Operation 1436 'and' 'and_ln786_120' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1437 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_121)   --->   "%or_ln786_40 = or i1 %and_ln781_40, %and_ln786_120" [Conv1d/conv1d.cpp:43]   --->   Operation 1437 'or' 'or_ln786_40' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1438 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_121)   --->   "%xor_ln786_80 = xor i1 %or_ln786_40, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1438 'xor' 'xor_ln786_80' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1439 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_121 = and i1 %tmp_384, %xor_ln786_80" [Conv1d/conv1d.cpp:43]   --->   Operation 1439 'and' 'and_ln786_121' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1440 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_160 = or i1 %and_ln786_121, %and_ln785_40" [Conv1d/conv1d.cpp:43]   --->   Operation 1440 'or' 'or_ln340_160' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1441 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_208)   --->   "%or_ln340_161 = or i1 %and_ln786_120, %xor_ln785_81" [Conv1d/conv1d.cpp:43]   --->   Operation 1441 'or' 'or_ln340_161' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1442 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_208)   --->   "%or_ln340_162 = or i1 %or_ln340_161, %and_ln781_40" [Conv1d/conv1d.cpp:43]   --->   Operation 1442 'or' 'or_ln340_162' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1443 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_80 = select i1 %or_ln340_160, i16 32767, i16 %add_ln415_40" [Conv1d/conv1d.cpp:43]   --->   Operation 1443 'select' 'select_ln340_80' <Predicate = (!icmp_ln37)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1444 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_208)   --->   "%select_ln388_80 = select i1 %and_ln786_121, i16 -32768, i16 %add_ln415_40" [Conv1d/conv1d.cpp:43]   --->   Operation 1444 'select' 'select_ln388_80' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1445 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_208 = select i1 %or_ln340_162, i16 %select_ln340_80, i16 %select_ln388_80" [Conv1d/conv1d.cpp:43]   --->   Operation 1445 'select' 'select_ln340_208' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1446 [1/1] (0.00ns)   --->   "%sext_ln703_80 = sext i16 %buff_out_10_V_load to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 1446 'sext' 'sext_ln703_80' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1447 [1/1] (0.00ns)   --->   "%sext_ln703_81 = sext i16 %select_ln340_208 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 1447 'sext' 'sext_ln703_81' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1448 [1/1] (1.54ns)   --->   "%add_ln1192_40 = add nsw i17 %sext_ln703_80, %sext_ln703_81" [Conv1d/conv1d.cpp:44]   --->   Operation 1448 'add' 'add_ln1192_40' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1449 [1/1] (0.00ns)   --->   "%tmp_390 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_40, i32 16)" [Conv1d/conv1d.cpp:44]   --->   Operation 1449 'bitselect' 'tmp_390' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1450 [1/1] (1.54ns)   --->   "%add_ln703_40 = add i16 %select_ln340_208, %buff_out_10_V_load" [Conv1d/conv1d.cpp:44]   --->   Operation 1450 'add' 'add_ln703_40' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1451 [1/1] (0.00ns)   --->   "%tmp_391 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_40, i32 15)" [Conv1d/conv1d.cpp:44]   --->   Operation 1451 'bitselect' 'tmp_391' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1452 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_41)   --->   "%tmp_393 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_41, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 1452 'bitselect' 'tmp_393' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1453 [1/1] (0.00ns)   --->   "%zext_ln415_41 = zext i1 %tmp_394 to i16" [Conv1d/conv1d.cpp:43]   --->   Operation 1453 'zext' 'zext_ln415_41' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1454 [1/1] (1.54ns)   --->   "%add_ln415_41 = add i16 %zext_ln415_41, %trunc_ln708_40" [Conv1d/conv1d.cpp:43]   --->   Operation 1454 'add' 'add_ln415_41' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1455 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_41)   --->   "%tmp_395 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_41, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 1455 'bitselect' 'tmp_395' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1456 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_41)   --->   "%xor_ln416_41 = xor i1 %tmp_395, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1456 'xor' 'xor_ln416_41' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1457 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_41 = and i1 %tmp_393, %xor_ln416_41" [Conv1d/conv1d.cpp:43]   --->   Operation 1457 'and' 'and_ln416_41' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1458 [1/1] (0.00ns)   --->   "%tmp_396 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_41, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 1458 'bitselect' 'tmp_396' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1459 [1/1] (0.97ns)   --->   "%icmp_ln879_82 = icmp eq i5 %p_Result_3_10_1, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 1459 'icmp' 'icmp_ln879_82' <Predicate = (!icmp_ln37)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1460 [1/1] (1.07ns)   --->   "%icmp_ln879_83 = icmp eq i6 %p_Result_4_10_1, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 1460 'icmp' 'icmp_ln879_83' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1461 [1/1] (1.07ns)   --->   "%icmp_ln768_41 = icmp eq i6 %p_Result_4_10_1, 0" [Conv1d/conv1d.cpp:43]   --->   Operation 1461 'icmp' 'icmp_ln768_41' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1462 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_164)   --->   "%select_ln777_41 = select i1 %and_ln416_41, i1 %icmp_ln879_83, i1 %icmp_ln768_41" [Conv1d/conv1d.cpp:43]   --->   Operation 1462 'select' 'select_ln777_41' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1463 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_123)   --->   "%tmp_397 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_41, i32 26)" [Conv1d/conv1d.cpp:43]   --->   Operation 1463 'bitselect' 'tmp_397' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1464 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_123)   --->   "%xor_ln779_41 = xor i1 %tmp_397, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1464 'xor' 'xor_ln779_41' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1465 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_123)   --->   "%and_ln779_41 = and i1 %icmp_ln879_82, %xor_ln779_41" [Conv1d/conv1d.cpp:43]   --->   Operation 1465 'and' 'and_ln779_41' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1466 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_123)   --->   "%select_ln416_41 = select i1 %and_ln416_41, i1 %and_ln779_41, i1 %icmp_ln879_83" [Conv1d/conv1d.cpp:43]   --->   Operation 1466 'select' 'select_ln416_41' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1467 [1/1] (0.80ns)   --->   "%and_ln781_41 = and i1 %and_ln416_41, %icmp_ln879_83" [Conv1d/conv1d.cpp:43]   --->   Operation 1467 'and' 'and_ln781_41' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1468 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_164)   --->   "%xor_ln785_82 = xor i1 %select_ln777_41, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1468 'xor' 'xor_ln785_82' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1469 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_164)   --->   "%or_ln785_41 = or i1 %tmp_396, %xor_ln785_82" [Conv1d/conv1d.cpp:43]   --->   Operation 1469 'or' 'or_ln785_41' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1470 [1/1] (0.80ns)   --->   "%xor_ln785_83 = xor i1 %tmp_392, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1470 'xor' 'xor_ln785_83' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1471 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_164)   --->   "%and_ln785_41 = and i1 %or_ln785_41, %xor_ln785_83" [Conv1d/conv1d.cpp:43]   --->   Operation 1471 'and' 'and_ln785_41' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1472 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_123 = and i1 %tmp_396, %select_ln416_41" [Conv1d/conv1d.cpp:43]   --->   Operation 1472 'and' 'and_ln786_123' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1473 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_124)   --->   "%or_ln786_41 = or i1 %and_ln781_41, %and_ln786_123" [Conv1d/conv1d.cpp:43]   --->   Operation 1473 'or' 'or_ln786_41' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1474 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_124)   --->   "%xor_ln786_82 = xor i1 %or_ln786_41, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1474 'xor' 'xor_ln786_82' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1475 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_124 = and i1 %tmp_392, %xor_ln786_82" [Conv1d/conv1d.cpp:43]   --->   Operation 1475 'and' 'and_ln786_124' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1476 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_164 = or i1 %and_ln786_124, %and_ln785_41" [Conv1d/conv1d.cpp:43]   --->   Operation 1476 'or' 'or_ln340_164' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1477 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_210)   --->   "%or_ln340_165 = or i1 %and_ln786_123, %xor_ln785_83" [Conv1d/conv1d.cpp:43]   --->   Operation 1477 'or' 'or_ln340_165' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1478 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_210)   --->   "%or_ln340_166 = or i1 %or_ln340_165, %and_ln781_41" [Conv1d/conv1d.cpp:43]   --->   Operation 1478 'or' 'or_ln340_166' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1479 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_82 = select i1 %or_ln340_164, i16 32767, i16 %add_ln415_41" [Conv1d/conv1d.cpp:43]   --->   Operation 1479 'select' 'select_ln340_82' <Predicate = (!icmp_ln37)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1480 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_210)   --->   "%select_ln388_82 = select i1 %and_ln786_124, i16 -32768, i16 %add_ln415_41" [Conv1d/conv1d.cpp:43]   --->   Operation 1480 'select' 'select_ln388_82' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1481 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_210 = select i1 %or_ln340_166, i16 %select_ln340_82, i16 %select_ln388_82" [Conv1d/conv1d.cpp:43]   --->   Operation 1481 'select' 'select_ln340_210' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1482 [1/1] (1.35ns)   --->   "%tmp_42 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_10_2_0_V_2, i16 %wt_buff_10_2_1_V_2, i16 %wt_buff_10_2_2_V_2, i2 %select_ln37_1)" [Conv1d/conv1d.cpp:43]   --->   Operation 1482 'mux' 'tmp_42' <Predicate = (!icmp_ln37)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1483 [1/1] (0.00ns)   --->   "%sext_ln1116_42 = sext i16 %tmp_42 to i32" [Conv1d/conv1d.cpp:43]   --->   Operation 1483 'sext' 'sext_ln1116_42' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1484 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_42 = mul nsw i32 %sext_ln1118_2, %sext_ln1116_42" [Conv1d/conv1d.cpp:43]   --->   Operation 1484 'mul' 'mul_ln1118_42' <Predicate = (!icmp_ln37)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1485 [1/1] (0.00ns)   --->   "%tmp_400 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_42, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 1485 'bitselect' 'tmp_400' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1486 [1/1] (0.00ns)   --->   "%trunc_ln708_41 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_42, i32 10, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 1486 'partselect' 'trunc_ln708_41' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1487 [1/1] (0.00ns)   --->   "%tmp_402 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_42, i32 9)" [Conv1d/conv1d.cpp:43]   --->   Operation 1487 'bitselect' 'tmp_402' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1488 [1/1] (0.00ns)   --->   "%p_Result_3_10_2 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_42, i32 27, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 1488 'partselect' 'p_Result_3_10_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1489 [1/1] (0.97ns)   --->   "%icmp_ln879_84 = icmp eq i5 %p_Result_3_10_2, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 1489 'icmp' 'icmp_ln879_84' <Predicate = (!icmp_ln37)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1490 [1/1] (0.00ns)   --->   "%p_Result_4_10_2 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_42, i32 26, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 1490 'partselect' 'p_Result_4_10_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1491 [1/1] (1.07ns)   --->   "%icmp_ln879_85 = icmp eq i6 %p_Result_4_10_2, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 1491 'icmp' 'icmp_ln879_85' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1492 [1/1] (1.07ns)   --->   "%icmp_ln768_42 = icmp eq i6 %p_Result_4_10_2, 0" [Conv1d/conv1d.cpp:43]   --->   Operation 1492 'icmp' 'icmp_ln768_42' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1493 [1/1] (1.35ns)   --->   "%tmp_43 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_10_3_0_V_2, i16 %wt_buff_10_3_1_V_2, i16 %wt_buff_10_3_2_V_2, i2 %select_ln37_1)" [Conv1d/conv1d.cpp:43]   --->   Operation 1493 'mux' 'tmp_43' <Predicate = (!icmp_ln37)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1494 [1/1] (0.00ns)   --->   "%sext_ln1116_43 = sext i16 %tmp_43 to i32" [Conv1d/conv1d.cpp:43]   --->   Operation 1494 'sext' 'sext_ln1116_43' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1495 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_43 = mul nsw i32 %sext_ln1118_3, %sext_ln1116_43" [Conv1d/conv1d.cpp:43]   --->   Operation 1495 'mul' 'mul_ln1118_43' <Predicate = (!icmp_ln37)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1496 [1/1] (0.00ns)   --->   "%tmp_408 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_43, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 1496 'bitselect' 'tmp_408' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1497 [1/1] (0.00ns)   --->   "%trunc_ln708_42 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_43, i32 10, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 1497 'partselect' 'trunc_ln708_42' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1498 [1/1] (0.00ns)   --->   "%tmp_410 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_43, i32 9)" [Conv1d/conv1d.cpp:43]   --->   Operation 1498 'bitselect' 'tmp_410' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1499 [1/1] (0.00ns)   --->   "%p_Result_3_10_3 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_43, i32 27, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 1499 'partselect' 'p_Result_3_10_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1500 [1/1] (0.97ns)   --->   "%icmp_ln879_86 = icmp eq i5 %p_Result_3_10_3, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 1500 'icmp' 'icmp_ln879_86' <Predicate = (!icmp_ln37)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1501 [1/1] (0.00ns)   --->   "%p_Result_4_10_3 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_43, i32 26, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 1501 'partselect' 'p_Result_4_10_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1502 [1/1] (1.07ns)   --->   "%icmp_ln879_87 = icmp eq i6 %p_Result_4_10_3, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 1502 'icmp' 'icmp_ln879_87' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1503 [1/1] (1.07ns)   --->   "%icmp_ln768_43 = icmp eq i6 %p_Result_4_10_3, 0" [Conv1d/conv1d.cpp:43]   --->   Operation 1503 'icmp' 'icmp_ln768_43' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1504 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_44)   --->   "%tmp_417 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_44, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 1504 'bitselect' 'tmp_417' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1505 [1/1] (0.00ns)   --->   "%zext_ln415_44 = zext i1 %tmp_418 to i16" [Conv1d/conv1d.cpp:43]   --->   Operation 1505 'zext' 'zext_ln415_44' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1506 [1/1] (1.54ns)   --->   "%add_ln415_44 = add i16 %zext_ln415_44, %trunc_ln708_43" [Conv1d/conv1d.cpp:43]   --->   Operation 1506 'add' 'add_ln415_44' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1507 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_44)   --->   "%tmp_419 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_44, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 1507 'bitselect' 'tmp_419' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1508 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_44)   --->   "%xor_ln416_44 = xor i1 %tmp_419, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1508 'xor' 'xor_ln416_44' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1509 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_44 = and i1 %tmp_417, %xor_ln416_44" [Conv1d/conv1d.cpp:43]   --->   Operation 1509 'and' 'and_ln416_44' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1510 [1/1] (0.00ns)   --->   "%tmp_420 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_44, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 1510 'bitselect' 'tmp_420' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1511 [1/1] (0.97ns)   --->   "%icmp_ln879_88 = icmp eq i5 %p_Result_3_10, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 1511 'icmp' 'icmp_ln879_88' <Predicate = (!icmp_ln37)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1512 [1/1] (1.07ns)   --->   "%icmp_ln879_89 = icmp eq i6 %p_Result_4_10, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 1512 'icmp' 'icmp_ln879_89' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1513 [1/1] (1.07ns)   --->   "%icmp_ln768_44 = icmp eq i6 %p_Result_4_10, 0" [Conv1d/conv1d.cpp:43]   --->   Operation 1513 'icmp' 'icmp_ln768_44' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1514 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_176)   --->   "%select_ln777_44 = select i1 %and_ln416_44, i1 %icmp_ln879_89, i1 %icmp_ln768_44" [Conv1d/conv1d.cpp:43]   --->   Operation 1514 'select' 'select_ln777_44' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1515 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_132)   --->   "%tmp_421 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_44, i32 26)" [Conv1d/conv1d.cpp:43]   --->   Operation 1515 'bitselect' 'tmp_421' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1516 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_132)   --->   "%xor_ln779_44 = xor i1 %tmp_421, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1516 'xor' 'xor_ln779_44' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1517 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_132)   --->   "%and_ln779_44 = and i1 %icmp_ln879_88, %xor_ln779_44" [Conv1d/conv1d.cpp:43]   --->   Operation 1517 'and' 'and_ln779_44' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1518 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_132)   --->   "%select_ln416_44 = select i1 %and_ln416_44, i1 %and_ln779_44, i1 %icmp_ln879_89" [Conv1d/conv1d.cpp:43]   --->   Operation 1518 'select' 'select_ln416_44' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1519 [1/1] (0.80ns)   --->   "%and_ln781_44 = and i1 %and_ln416_44, %icmp_ln879_89" [Conv1d/conv1d.cpp:43]   --->   Operation 1519 'and' 'and_ln781_44' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1520 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_176)   --->   "%xor_ln785_88 = xor i1 %select_ln777_44, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1520 'xor' 'xor_ln785_88' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1521 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_176)   --->   "%or_ln785_44 = or i1 %tmp_420, %xor_ln785_88" [Conv1d/conv1d.cpp:43]   --->   Operation 1521 'or' 'or_ln785_44' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1522 [1/1] (0.80ns)   --->   "%xor_ln785_89 = xor i1 %tmp_416, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1522 'xor' 'xor_ln785_89' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1523 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_176)   --->   "%and_ln785_44 = and i1 %or_ln785_44, %xor_ln785_89" [Conv1d/conv1d.cpp:43]   --->   Operation 1523 'and' 'and_ln785_44' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1524 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_132 = and i1 %tmp_420, %select_ln416_44" [Conv1d/conv1d.cpp:43]   --->   Operation 1524 'and' 'and_ln786_132' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1525 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_133)   --->   "%or_ln786_44 = or i1 %and_ln781_44, %and_ln786_132" [Conv1d/conv1d.cpp:43]   --->   Operation 1525 'or' 'or_ln786_44' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1526 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_133)   --->   "%xor_ln786_88 = xor i1 %or_ln786_44, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1526 'xor' 'xor_ln786_88' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1527 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_133 = and i1 %tmp_416, %xor_ln786_88" [Conv1d/conv1d.cpp:43]   --->   Operation 1527 'and' 'and_ln786_133' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1528 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_176 = or i1 %and_ln786_133, %and_ln785_44" [Conv1d/conv1d.cpp:43]   --->   Operation 1528 'or' 'or_ln340_176' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1529 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_216)   --->   "%or_ln340_177 = or i1 %and_ln786_132, %xor_ln785_89" [Conv1d/conv1d.cpp:43]   --->   Operation 1529 'or' 'or_ln340_177' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1530 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_216)   --->   "%or_ln340_178 = or i1 %or_ln340_177, %and_ln781_44" [Conv1d/conv1d.cpp:43]   --->   Operation 1530 'or' 'or_ln340_178' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1531 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_88 = select i1 %or_ln340_176, i16 32767, i16 %add_ln415_44" [Conv1d/conv1d.cpp:43]   --->   Operation 1531 'select' 'select_ln340_88' <Predicate = (!icmp_ln37)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1532 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_216)   --->   "%select_ln388_88 = select i1 %and_ln786_133, i16 -32768, i16 %add_ln415_44" [Conv1d/conv1d.cpp:43]   --->   Operation 1532 'select' 'select_ln388_88' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1533 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_216 = select i1 %or_ln340_178, i16 %select_ln340_88, i16 %select_ln388_88" [Conv1d/conv1d.cpp:43]   --->   Operation 1533 'select' 'select_ln340_216' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1534 [1/1] (0.00ns)   --->   "%sext_ln703_88 = sext i16 %buff_out_11_V_load to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 1534 'sext' 'sext_ln703_88' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1535 [1/1] (0.00ns)   --->   "%sext_ln703_89 = sext i16 %select_ln340_216 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 1535 'sext' 'sext_ln703_89' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1536 [1/1] (1.54ns)   --->   "%add_ln1192_44 = add nsw i17 %sext_ln703_88, %sext_ln703_89" [Conv1d/conv1d.cpp:44]   --->   Operation 1536 'add' 'add_ln1192_44' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1537 [1/1] (0.00ns)   --->   "%tmp_422 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_44, i32 16)" [Conv1d/conv1d.cpp:44]   --->   Operation 1537 'bitselect' 'tmp_422' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1538 [1/1] (1.54ns)   --->   "%add_ln703_44 = add i16 %select_ln340_216, %buff_out_11_V_load" [Conv1d/conv1d.cpp:44]   --->   Operation 1538 'add' 'add_ln703_44' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1539 [1/1] (0.00ns)   --->   "%tmp_423 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_44, i32 15)" [Conv1d/conv1d.cpp:44]   --->   Operation 1539 'bitselect' 'tmp_423' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1540 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_45)   --->   "%tmp_425 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_45, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 1540 'bitselect' 'tmp_425' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1541 [1/1] (0.00ns)   --->   "%zext_ln415_45 = zext i1 %tmp_426 to i16" [Conv1d/conv1d.cpp:43]   --->   Operation 1541 'zext' 'zext_ln415_45' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1542 [1/1] (1.54ns)   --->   "%add_ln415_45 = add i16 %zext_ln415_45, %trunc_ln708_44" [Conv1d/conv1d.cpp:43]   --->   Operation 1542 'add' 'add_ln415_45' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1543 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_45)   --->   "%tmp_427 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_45, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 1543 'bitselect' 'tmp_427' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1544 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_45)   --->   "%xor_ln416_45 = xor i1 %tmp_427, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1544 'xor' 'xor_ln416_45' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1545 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_45 = and i1 %tmp_425, %xor_ln416_45" [Conv1d/conv1d.cpp:43]   --->   Operation 1545 'and' 'and_ln416_45' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1546 [1/1] (0.00ns)   --->   "%tmp_428 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_45, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 1546 'bitselect' 'tmp_428' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1547 [1/1] (0.97ns)   --->   "%icmp_ln879_90 = icmp eq i5 %p_Result_3_11_1, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 1547 'icmp' 'icmp_ln879_90' <Predicate = (!icmp_ln37)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1548 [1/1] (1.07ns)   --->   "%icmp_ln879_91 = icmp eq i6 %p_Result_4_11_1, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 1548 'icmp' 'icmp_ln879_91' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1549 [1/1] (1.07ns)   --->   "%icmp_ln768_45 = icmp eq i6 %p_Result_4_11_1, 0" [Conv1d/conv1d.cpp:43]   --->   Operation 1549 'icmp' 'icmp_ln768_45' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1550 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_180)   --->   "%select_ln777_45 = select i1 %and_ln416_45, i1 %icmp_ln879_91, i1 %icmp_ln768_45" [Conv1d/conv1d.cpp:43]   --->   Operation 1550 'select' 'select_ln777_45' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1551 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_135)   --->   "%tmp_429 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_45, i32 26)" [Conv1d/conv1d.cpp:43]   --->   Operation 1551 'bitselect' 'tmp_429' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1552 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_135)   --->   "%xor_ln779_45 = xor i1 %tmp_429, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1552 'xor' 'xor_ln779_45' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1553 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_135)   --->   "%and_ln779_45 = and i1 %icmp_ln879_90, %xor_ln779_45" [Conv1d/conv1d.cpp:43]   --->   Operation 1553 'and' 'and_ln779_45' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1554 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_135)   --->   "%select_ln416_45 = select i1 %and_ln416_45, i1 %and_ln779_45, i1 %icmp_ln879_91" [Conv1d/conv1d.cpp:43]   --->   Operation 1554 'select' 'select_ln416_45' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1555 [1/1] (0.80ns)   --->   "%and_ln781_45 = and i1 %and_ln416_45, %icmp_ln879_91" [Conv1d/conv1d.cpp:43]   --->   Operation 1555 'and' 'and_ln781_45' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1556 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_180)   --->   "%xor_ln785_90 = xor i1 %select_ln777_45, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1556 'xor' 'xor_ln785_90' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1557 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_180)   --->   "%or_ln785_45 = or i1 %tmp_428, %xor_ln785_90" [Conv1d/conv1d.cpp:43]   --->   Operation 1557 'or' 'or_ln785_45' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1558 [1/1] (0.80ns)   --->   "%xor_ln785_91 = xor i1 %tmp_424, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1558 'xor' 'xor_ln785_91' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1559 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_180)   --->   "%and_ln785_45 = and i1 %or_ln785_45, %xor_ln785_91" [Conv1d/conv1d.cpp:43]   --->   Operation 1559 'and' 'and_ln785_45' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1560 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_135 = and i1 %tmp_428, %select_ln416_45" [Conv1d/conv1d.cpp:43]   --->   Operation 1560 'and' 'and_ln786_135' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1561 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_136)   --->   "%or_ln786_45 = or i1 %and_ln781_45, %and_ln786_135" [Conv1d/conv1d.cpp:43]   --->   Operation 1561 'or' 'or_ln786_45' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1562 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_136)   --->   "%xor_ln786_90 = xor i1 %or_ln786_45, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1562 'xor' 'xor_ln786_90' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1563 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_136 = and i1 %tmp_424, %xor_ln786_90" [Conv1d/conv1d.cpp:43]   --->   Operation 1563 'and' 'and_ln786_136' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1564 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_180 = or i1 %and_ln786_136, %and_ln785_45" [Conv1d/conv1d.cpp:43]   --->   Operation 1564 'or' 'or_ln340_180' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1565 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_218)   --->   "%or_ln340_181 = or i1 %and_ln786_135, %xor_ln785_91" [Conv1d/conv1d.cpp:43]   --->   Operation 1565 'or' 'or_ln340_181' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1566 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_218)   --->   "%or_ln340_182 = or i1 %or_ln340_181, %and_ln781_45" [Conv1d/conv1d.cpp:43]   --->   Operation 1566 'or' 'or_ln340_182' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1567 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_90 = select i1 %or_ln340_180, i16 32767, i16 %add_ln415_45" [Conv1d/conv1d.cpp:43]   --->   Operation 1567 'select' 'select_ln340_90' <Predicate = (!icmp_ln37)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1568 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_218)   --->   "%select_ln388_90 = select i1 %and_ln786_136, i16 -32768, i16 %add_ln415_45" [Conv1d/conv1d.cpp:43]   --->   Operation 1568 'select' 'select_ln388_90' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1569 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_218 = select i1 %or_ln340_182, i16 %select_ln340_90, i16 %select_ln388_90" [Conv1d/conv1d.cpp:43]   --->   Operation 1569 'select' 'select_ln340_218' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1570 [1/1] (1.35ns)   --->   "%tmp_46 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_11_2_0_V_2, i16 %wt_buff_11_2_1_V_2, i16 %wt_buff_11_2_2_V_2, i2 %select_ln37_1)" [Conv1d/conv1d.cpp:43]   --->   Operation 1570 'mux' 'tmp_46' <Predicate = (!icmp_ln37)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1571 [1/1] (0.00ns)   --->   "%sext_ln1116_46 = sext i16 %tmp_46 to i32" [Conv1d/conv1d.cpp:43]   --->   Operation 1571 'sext' 'sext_ln1116_46' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1572 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_46 = mul nsw i32 %sext_ln1118_2, %sext_ln1116_46" [Conv1d/conv1d.cpp:43]   --->   Operation 1572 'mul' 'mul_ln1118_46' <Predicate = (!icmp_ln37)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1573 [1/1] (0.00ns)   --->   "%tmp_432 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_46, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 1573 'bitselect' 'tmp_432' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1574 [1/1] (0.00ns)   --->   "%trunc_ln708_45 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_46, i32 10, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 1574 'partselect' 'trunc_ln708_45' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1575 [1/1] (0.00ns)   --->   "%tmp_434 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_46, i32 9)" [Conv1d/conv1d.cpp:43]   --->   Operation 1575 'bitselect' 'tmp_434' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1576 [1/1] (0.00ns)   --->   "%p_Result_3_11_2 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_46, i32 27, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 1576 'partselect' 'p_Result_3_11_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1577 [1/1] (0.97ns)   --->   "%icmp_ln879_92 = icmp eq i5 %p_Result_3_11_2, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 1577 'icmp' 'icmp_ln879_92' <Predicate = (!icmp_ln37)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1578 [1/1] (0.00ns)   --->   "%p_Result_4_11_2 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_46, i32 26, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 1578 'partselect' 'p_Result_4_11_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1579 [1/1] (1.07ns)   --->   "%icmp_ln879_93 = icmp eq i6 %p_Result_4_11_2, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 1579 'icmp' 'icmp_ln879_93' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1580 [1/1] (1.07ns)   --->   "%icmp_ln768_46 = icmp eq i6 %p_Result_4_11_2, 0" [Conv1d/conv1d.cpp:43]   --->   Operation 1580 'icmp' 'icmp_ln768_46' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1581 [1/1] (1.35ns)   --->   "%tmp_47 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_11_3_0_V_2, i16 %wt_buff_11_3_1_V_2, i16 %wt_buff_11_3_2_V_2, i2 %select_ln37_1)" [Conv1d/conv1d.cpp:43]   --->   Operation 1581 'mux' 'tmp_47' <Predicate = (!icmp_ln37)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1582 [1/1] (0.00ns)   --->   "%sext_ln1116_47 = sext i16 %tmp_47 to i32" [Conv1d/conv1d.cpp:43]   --->   Operation 1582 'sext' 'sext_ln1116_47' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1583 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_47 = mul nsw i32 %sext_ln1118_3, %sext_ln1116_47" [Conv1d/conv1d.cpp:43]   --->   Operation 1583 'mul' 'mul_ln1118_47' <Predicate = (!icmp_ln37)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1584 [1/1] (0.00ns)   --->   "%tmp_440 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_47, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 1584 'bitselect' 'tmp_440' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1585 [1/1] (0.00ns)   --->   "%trunc_ln708_46 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_47, i32 10, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 1585 'partselect' 'trunc_ln708_46' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1586 [1/1] (0.00ns)   --->   "%tmp_442 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_47, i32 9)" [Conv1d/conv1d.cpp:43]   --->   Operation 1586 'bitselect' 'tmp_442' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1587 [1/1] (0.00ns)   --->   "%p_Result_3_11_3 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_47, i32 27, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 1587 'partselect' 'p_Result_3_11_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1588 [1/1] (0.97ns)   --->   "%icmp_ln879_94 = icmp eq i5 %p_Result_3_11_3, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 1588 'icmp' 'icmp_ln879_94' <Predicate = (!icmp_ln37)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1589 [1/1] (0.00ns)   --->   "%p_Result_4_11_3 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_47, i32 26, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 1589 'partselect' 'p_Result_4_11_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1590 [1/1] (1.07ns)   --->   "%icmp_ln879_95 = icmp eq i6 %p_Result_4_11_3, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 1590 'icmp' 'icmp_ln879_95' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1591 [1/1] (1.07ns)   --->   "%icmp_ln768_47 = icmp eq i6 %p_Result_4_11_3, 0" [Conv1d/conv1d.cpp:43]   --->   Operation 1591 'icmp' 'icmp_ln768_47' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1592 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_48)   --->   "%tmp_449 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_48, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 1592 'bitselect' 'tmp_449' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1593 [1/1] (0.00ns)   --->   "%zext_ln415_48 = zext i1 %tmp_450 to i16" [Conv1d/conv1d.cpp:43]   --->   Operation 1593 'zext' 'zext_ln415_48' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1594 [1/1] (1.54ns)   --->   "%add_ln415_48 = add i16 %zext_ln415_48, %trunc_ln708_47" [Conv1d/conv1d.cpp:43]   --->   Operation 1594 'add' 'add_ln415_48' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1595 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_48)   --->   "%tmp_451 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_48, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 1595 'bitselect' 'tmp_451' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1596 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_48)   --->   "%xor_ln416_48 = xor i1 %tmp_451, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1596 'xor' 'xor_ln416_48' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1597 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_48 = and i1 %tmp_449, %xor_ln416_48" [Conv1d/conv1d.cpp:43]   --->   Operation 1597 'and' 'and_ln416_48' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1598 [1/1] (0.00ns)   --->   "%tmp_452 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_48, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 1598 'bitselect' 'tmp_452' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1599 [1/1] (0.97ns)   --->   "%icmp_ln879_96 = icmp eq i5 %p_Result_3_11, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 1599 'icmp' 'icmp_ln879_96' <Predicate = (!icmp_ln37)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1600 [1/1] (1.07ns)   --->   "%icmp_ln879_97 = icmp eq i6 %p_Result_4_11, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 1600 'icmp' 'icmp_ln879_97' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1601 [1/1] (1.07ns)   --->   "%icmp_ln768_48 = icmp eq i6 %p_Result_4_11, 0" [Conv1d/conv1d.cpp:43]   --->   Operation 1601 'icmp' 'icmp_ln768_48' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1602 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_192)   --->   "%select_ln777_48 = select i1 %and_ln416_48, i1 %icmp_ln879_97, i1 %icmp_ln768_48" [Conv1d/conv1d.cpp:43]   --->   Operation 1602 'select' 'select_ln777_48' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1603 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_144)   --->   "%tmp_453 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_48, i32 26)" [Conv1d/conv1d.cpp:43]   --->   Operation 1603 'bitselect' 'tmp_453' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1604 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_144)   --->   "%xor_ln779_48 = xor i1 %tmp_453, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1604 'xor' 'xor_ln779_48' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1605 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_144)   --->   "%and_ln779_48 = and i1 %icmp_ln879_96, %xor_ln779_48" [Conv1d/conv1d.cpp:43]   --->   Operation 1605 'and' 'and_ln779_48' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1606 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_144)   --->   "%select_ln416_48 = select i1 %and_ln416_48, i1 %and_ln779_48, i1 %icmp_ln879_97" [Conv1d/conv1d.cpp:43]   --->   Operation 1606 'select' 'select_ln416_48' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1607 [1/1] (0.80ns)   --->   "%and_ln781_48 = and i1 %and_ln416_48, %icmp_ln879_97" [Conv1d/conv1d.cpp:43]   --->   Operation 1607 'and' 'and_ln781_48' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1608 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_192)   --->   "%xor_ln785_96 = xor i1 %select_ln777_48, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1608 'xor' 'xor_ln785_96' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1609 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_192)   --->   "%or_ln785_48 = or i1 %tmp_452, %xor_ln785_96" [Conv1d/conv1d.cpp:43]   --->   Operation 1609 'or' 'or_ln785_48' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1610 [1/1] (0.80ns)   --->   "%xor_ln785_97 = xor i1 %tmp_448, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1610 'xor' 'xor_ln785_97' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1611 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_192)   --->   "%and_ln785_48 = and i1 %or_ln785_48, %xor_ln785_97" [Conv1d/conv1d.cpp:43]   --->   Operation 1611 'and' 'and_ln785_48' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1612 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_144 = and i1 %tmp_452, %select_ln416_48" [Conv1d/conv1d.cpp:43]   --->   Operation 1612 'and' 'and_ln786_144' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1613 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_145)   --->   "%or_ln786_48 = or i1 %and_ln781_48, %and_ln786_144" [Conv1d/conv1d.cpp:43]   --->   Operation 1613 'or' 'or_ln786_48' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1614 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_145)   --->   "%xor_ln786_96 = xor i1 %or_ln786_48, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1614 'xor' 'xor_ln786_96' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1615 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_145 = and i1 %tmp_448, %xor_ln786_96" [Conv1d/conv1d.cpp:43]   --->   Operation 1615 'and' 'and_ln786_145' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1616 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_192 = or i1 %and_ln786_145, %and_ln785_48" [Conv1d/conv1d.cpp:43]   --->   Operation 1616 'or' 'or_ln340_192' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1617 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_224)   --->   "%or_ln340_193 = or i1 %and_ln786_144, %xor_ln785_97" [Conv1d/conv1d.cpp:43]   --->   Operation 1617 'or' 'or_ln340_193' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1618 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_224)   --->   "%or_ln340_194 = or i1 %or_ln340_193, %and_ln781_48" [Conv1d/conv1d.cpp:43]   --->   Operation 1618 'or' 'or_ln340_194' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1619 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_96 = select i1 %or_ln340_192, i16 32767, i16 %add_ln415_48" [Conv1d/conv1d.cpp:43]   --->   Operation 1619 'select' 'select_ln340_96' <Predicate = (!icmp_ln37)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1620 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_224)   --->   "%select_ln388_96 = select i1 %and_ln786_145, i16 -32768, i16 %add_ln415_48" [Conv1d/conv1d.cpp:43]   --->   Operation 1620 'select' 'select_ln388_96' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1621 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_224 = select i1 %or_ln340_194, i16 %select_ln340_96, i16 %select_ln388_96" [Conv1d/conv1d.cpp:43]   --->   Operation 1621 'select' 'select_ln340_224' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1622 [1/1] (0.00ns)   --->   "%sext_ln703_96 = sext i16 %buff_out_12_V_load to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 1622 'sext' 'sext_ln703_96' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1623 [1/1] (0.00ns)   --->   "%sext_ln703_97 = sext i16 %select_ln340_224 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 1623 'sext' 'sext_ln703_97' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1624 [1/1] (1.54ns)   --->   "%add_ln1192_48 = add nsw i17 %sext_ln703_96, %sext_ln703_97" [Conv1d/conv1d.cpp:44]   --->   Operation 1624 'add' 'add_ln1192_48' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1625 [1/1] (0.00ns)   --->   "%tmp_454 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_48, i32 16)" [Conv1d/conv1d.cpp:44]   --->   Operation 1625 'bitselect' 'tmp_454' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1626 [1/1] (1.54ns)   --->   "%add_ln703_48 = add i16 %select_ln340_224, %buff_out_12_V_load" [Conv1d/conv1d.cpp:44]   --->   Operation 1626 'add' 'add_ln703_48' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1627 [1/1] (0.00ns)   --->   "%tmp_455 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_48, i32 15)" [Conv1d/conv1d.cpp:44]   --->   Operation 1627 'bitselect' 'tmp_455' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1628 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_49)   --->   "%tmp_457 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_49, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 1628 'bitselect' 'tmp_457' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1629 [1/1] (0.00ns)   --->   "%zext_ln415_49 = zext i1 %tmp_458 to i16" [Conv1d/conv1d.cpp:43]   --->   Operation 1629 'zext' 'zext_ln415_49' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1630 [1/1] (1.54ns)   --->   "%add_ln415_49 = add i16 %zext_ln415_49, %trunc_ln708_48" [Conv1d/conv1d.cpp:43]   --->   Operation 1630 'add' 'add_ln415_49' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1631 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_49)   --->   "%tmp_459 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_49, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 1631 'bitselect' 'tmp_459' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1632 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_49)   --->   "%xor_ln416_49 = xor i1 %tmp_459, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1632 'xor' 'xor_ln416_49' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1633 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_49 = and i1 %tmp_457, %xor_ln416_49" [Conv1d/conv1d.cpp:43]   --->   Operation 1633 'and' 'and_ln416_49' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1634 [1/1] (0.00ns)   --->   "%tmp_460 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_49, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 1634 'bitselect' 'tmp_460' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1635 [1/1] (0.97ns)   --->   "%icmp_ln879_98 = icmp eq i5 %p_Result_3_12_1, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 1635 'icmp' 'icmp_ln879_98' <Predicate = (!icmp_ln37)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1636 [1/1] (1.07ns)   --->   "%icmp_ln879_99 = icmp eq i6 %p_Result_4_12_1, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 1636 'icmp' 'icmp_ln879_99' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1637 [1/1] (1.07ns)   --->   "%icmp_ln768_49 = icmp eq i6 %p_Result_4_12_1, 0" [Conv1d/conv1d.cpp:43]   --->   Operation 1637 'icmp' 'icmp_ln768_49' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1638 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_196)   --->   "%select_ln777_49 = select i1 %and_ln416_49, i1 %icmp_ln879_99, i1 %icmp_ln768_49" [Conv1d/conv1d.cpp:43]   --->   Operation 1638 'select' 'select_ln777_49' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1639 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_147)   --->   "%tmp_461 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_49, i32 26)" [Conv1d/conv1d.cpp:43]   --->   Operation 1639 'bitselect' 'tmp_461' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1640 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_147)   --->   "%xor_ln779_49 = xor i1 %tmp_461, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1640 'xor' 'xor_ln779_49' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1641 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_147)   --->   "%and_ln779_49 = and i1 %icmp_ln879_98, %xor_ln779_49" [Conv1d/conv1d.cpp:43]   --->   Operation 1641 'and' 'and_ln779_49' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1642 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_147)   --->   "%select_ln416_49 = select i1 %and_ln416_49, i1 %and_ln779_49, i1 %icmp_ln879_99" [Conv1d/conv1d.cpp:43]   --->   Operation 1642 'select' 'select_ln416_49' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1643 [1/1] (0.80ns)   --->   "%and_ln781_49 = and i1 %and_ln416_49, %icmp_ln879_99" [Conv1d/conv1d.cpp:43]   --->   Operation 1643 'and' 'and_ln781_49' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1644 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_196)   --->   "%xor_ln785_98 = xor i1 %select_ln777_49, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1644 'xor' 'xor_ln785_98' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1645 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_196)   --->   "%or_ln785_49 = or i1 %tmp_460, %xor_ln785_98" [Conv1d/conv1d.cpp:43]   --->   Operation 1645 'or' 'or_ln785_49' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1646 [1/1] (0.80ns)   --->   "%xor_ln785_99 = xor i1 %tmp_456, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1646 'xor' 'xor_ln785_99' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1647 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_196)   --->   "%and_ln785_49 = and i1 %or_ln785_49, %xor_ln785_99" [Conv1d/conv1d.cpp:43]   --->   Operation 1647 'and' 'and_ln785_49' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1648 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_147 = and i1 %tmp_460, %select_ln416_49" [Conv1d/conv1d.cpp:43]   --->   Operation 1648 'and' 'and_ln786_147' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1649 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_148)   --->   "%or_ln786_49 = or i1 %and_ln781_49, %and_ln786_147" [Conv1d/conv1d.cpp:43]   --->   Operation 1649 'or' 'or_ln786_49' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1650 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_148)   --->   "%xor_ln786_98 = xor i1 %or_ln786_49, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1650 'xor' 'xor_ln786_98' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1651 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_148 = and i1 %tmp_456, %xor_ln786_98" [Conv1d/conv1d.cpp:43]   --->   Operation 1651 'and' 'and_ln786_148' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1652 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_196 = or i1 %and_ln786_148, %and_ln785_49" [Conv1d/conv1d.cpp:43]   --->   Operation 1652 'or' 'or_ln340_196' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1653 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_226)   --->   "%or_ln340_197 = or i1 %and_ln786_147, %xor_ln785_99" [Conv1d/conv1d.cpp:43]   --->   Operation 1653 'or' 'or_ln340_197' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1654 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_226)   --->   "%or_ln340_198 = or i1 %or_ln340_197, %and_ln781_49" [Conv1d/conv1d.cpp:43]   --->   Operation 1654 'or' 'or_ln340_198' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1655 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_98 = select i1 %or_ln340_196, i16 32767, i16 %add_ln415_49" [Conv1d/conv1d.cpp:43]   --->   Operation 1655 'select' 'select_ln340_98' <Predicate = (!icmp_ln37)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1656 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_226)   --->   "%select_ln388_98 = select i1 %and_ln786_148, i16 -32768, i16 %add_ln415_49" [Conv1d/conv1d.cpp:43]   --->   Operation 1656 'select' 'select_ln388_98' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1657 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_226 = select i1 %or_ln340_198, i16 %select_ln340_98, i16 %select_ln388_98" [Conv1d/conv1d.cpp:43]   --->   Operation 1657 'select' 'select_ln340_226' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1658 [1/1] (1.35ns)   --->   "%tmp_50 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_12_2_0_V_2, i16 %wt_buff_12_2_1_V_2, i16 %wt_buff_12_2_2_V_2, i2 %select_ln37_1)" [Conv1d/conv1d.cpp:43]   --->   Operation 1658 'mux' 'tmp_50' <Predicate = (!icmp_ln37)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1659 [1/1] (0.00ns)   --->   "%sext_ln1116_50 = sext i16 %tmp_50 to i32" [Conv1d/conv1d.cpp:43]   --->   Operation 1659 'sext' 'sext_ln1116_50' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1660 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_50 = mul nsw i32 %sext_ln1118_2, %sext_ln1116_50" [Conv1d/conv1d.cpp:43]   --->   Operation 1660 'mul' 'mul_ln1118_50' <Predicate = (!icmp_ln37)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1661 [1/1] (0.00ns)   --->   "%tmp_464 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_50, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 1661 'bitselect' 'tmp_464' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1662 [1/1] (0.00ns)   --->   "%trunc_ln708_49 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_50, i32 10, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 1662 'partselect' 'trunc_ln708_49' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1663 [1/1] (0.00ns)   --->   "%tmp_466 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_50, i32 9)" [Conv1d/conv1d.cpp:43]   --->   Operation 1663 'bitselect' 'tmp_466' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1664 [1/1] (0.00ns)   --->   "%p_Result_3_12_2 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_50, i32 27, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 1664 'partselect' 'p_Result_3_12_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1665 [1/1] (0.97ns)   --->   "%icmp_ln879_100 = icmp eq i5 %p_Result_3_12_2, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 1665 'icmp' 'icmp_ln879_100' <Predicate = (!icmp_ln37)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1666 [1/1] (0.00ns)   --->   "%p_Result_4_12_2 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_50, i32 26, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 1666 'partselect' 'p_Result_4_12_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1667 [1/1] (1.07ns)   --->   "%icmp_ln879_101 = icmp eq i6 %p_Result_4_12_2, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 1667 'icmp' 'icmp_ln879_101' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1668 [1/1] (1.07ns)   --->   "%icmp_ln768_50 = icmp eq i6 %p_Result_4_12_2, 0" [Conv1d/conv1d.cpp:43]   --->   Operation 1668 'icmp' 'icmp_ln768_50' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1669 [1/1] (1.35ns)   --->   "%tmp_51 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_12_3_0_V_2, i16 %wt_buff_12_3_1_V_2, i16 %wt_buff_12_3_2_V_2, i2 %select_ln37_1)" [Conv1d/conv1d.cpp:43]   --->   Operation 1669 'mux' 'tmp_51' <Predicate = (!icmp_ln37)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1670 [1/1] (0.00ns)   --->   "%sext_ln1116_51 = sext i16 %tmp_51 to i32" [Conv1d/conv1d.cpp:43]   --->   Operation 1670 'sext' 'sext_ln1116_51' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1671 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_51 = mul nsw i32 %sext_ln1118_3, %sext_ln1116_51" [Conv1d/conv1d.cpp:43]   --->   Operation 1671 'mul' 'mul_ln1118_51' <Predicate = (!icmp_ln37)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1672 [1/1] (0.00ns)   --->   "%tmp_472 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_51, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 1672 'bitselect' 'tmp_472' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1673 [1/1] (0.00ns)   --->   "%trunc_ln708_50 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_51, i32 10, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 1673 'partselect' 'trunc_ln708_50' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1674 [1/1] (0.00ns)   --->   "%tmp_474 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_51, i32 9)" [Conv1d/conv1d.cpp:43]   --->   Operation 1674 'bitselect' 'tmp_474' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1675 [1/1] (0.00ns)   --->   "%p_Result_3_12_3 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_51, i32 27, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 1675 'partselect' 'p_Result_3_12_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1676 [1/1] (0.97ns)   --->   "%icmp_ln879_102 = icmp eq i5 %p_Result_3_12_3, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 1676 'icmp' 'icmp_ln879_102' <Predicate = (!icmp_ln37)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1677 [1/1] (0.00ns)   --->   "%p_Result_4_12_3 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_51, i32 26, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 1677 'partselect' 'p_Result_4_12_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1678 [1/1] (1.07ns)   --->   "%icmp_ln879_103 = icmp eq i6 %p_Result_4_12_3, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 1678 'icmp' 'icmp_ln879_103' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1679 [1/1] (1.07ns)   --->   "%icmp_ln768_51 = icmp eq i6 %p_Result_4_12_3, 0" [Conv1d/conv1d.cpp:43]   --->   Operation 1679 'icmp' 'icmp_ln768_51' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1680 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_52)   --->   "%tmp_481 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_52, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 1680 'bitselect' 'tmp_481' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1681 [1/1] (0.00ns)   --->   "%zext_ln415_52 = zext i1 %tmp_482 to i16" [Conv1d/conv1d.cpp:43]   --->   Operation 1681 'zext' 'zext_ln415_52' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1682 [1/1] (1.54ns)   --->   "%add_ln415_52 = add i16 %zext_ln415_52, %trunc_ln708_51" [Conv1d/conv1d.cpp:43]   --->   Operation 1682 'add' 'add_ln415_52' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1683 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_52)   --->   "%tmp_483 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_52, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 1683 'bitselect' 'tmp_483' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1684 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_52)   --->   "%xor_ln416_52 = xor i1 %tmp_483, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1684 'xor' 'xor_ln416_52' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1685 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_52 = and i1 %tmp_481, %xor_ln416_52" [Conv1d/conv1d.cpp:43]   --->   Operation 1685 'and' 'and_ln416_52' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1686 [1/1] (0.00ns)   --->   "%tmp_484 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_52, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 1686 'bitselect' 'tmp_484' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1687 [1/1] (0.97ns)   --->   "%icmp_ln879_104 = icmp eq i5 %p_Result_3_12, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 1687 'icmp' 'icmp_ln879_104' <Predicate = (!icmp_ln37)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1688 [1/1] (1.07ns)   --->   "%icmp_ln879_105 = icmp eq i6 %p_Result_4_12, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 1688 'icmp' 'icmp_ln879_105' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1689 [1/1] (1.07ns)   --->   "%icmp_ln768_52 = icmp eq i6 %p_Result_4_12, 0" [Conv1d/conv1d.cpp:43]   --->   Operation 1689 'icmp' 'icmp_ln768_52' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1690 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_208)   --->   "%select_ln777_52 = select i1 %and_ln416_52, i1 %icmp_ln879_105, i1 %icmp_ln768_52" [Conv1d/conv1d.cpp:43]   --->   Operation 1690 'select' 'select_ln777_52' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1691 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_156)   --->   "%tmp_485 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_52, i32 26)" [Conv1d/conv1d.cpp:43]   --->   Operation 1691 'bitselect' 'tmp_485' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1692 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_156)   --->   "%xor_ln779_52 = xor i1 %tmp_485, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1692 'xor' 'xor_ln779_52' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1693 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_156)   --->   "%and_ln779_52 = and i1 %icmp_ln879_104, %xor_ln779_52" [Conv1d/conv1d.cpp:43]   --->   Operation 1693 'and' 'and_ln779_52' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1694 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_156)   --->   "%select_ln416_52 = select i1 %and_ln416_52, i1 %and_ln779_52, i1 %icmp_ln879_105" [Conv1d/conv1d.cpp:43]   --->   Operation 1694 'select' 'select_ln416_52' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1695 [1/1] (0.80ns)   --->   "%and_ln781_52 = and i1 %and_ln416_52, %icmp_ln879_105" [Conv1d/conv1d.cpp:43]   --->   Operation 1695 'and' 'and_ln781_52' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1696 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_208)   --->   "%xor_ln785_104 = xor i1 %select_ln777_52, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1696 'xor' 'xor_ln785_104' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1697 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_208)   --->   "%or_ln785_52 = or i1 %tmp_484, %xor_ln785_104" [Conv1d/conv1d.cpp:43]   --->   Operation 1697 'or' 'or_ln785_52' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1698 [1/1] (0.80ns)   --->   "%xor_ln785_105 = xor i1 %tmp_480, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1698 'xor' 'xor_ln785_105' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1699 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_208)   --->   "%and_ln785_52 = and i1 %or_ln785_52, %xor_ln785_105" [Conv1d/conv1d.cpp:43]   --->   Operation 1699 'and' 'and_ln785_52' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1700 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_156 = and i1 %tmp_484, %select_ln416_52" [Conv1d/conv1d.cpp:43]   --->   Operation 1700 'and' 'and_ln786_156' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1701 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_157)   --->   "%or_ln786_52 = or i1 %and_ln781_52, %and_ln786_156" [Conv1d/conv1d.cpp:43]   --->   Operation 1701 'or' 'or_ln786_52' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1702 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_157)   --->   "%xor_ln786_104 = xor i1 %or_ln786_52, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1702 'xor' 'xor_ln786_104' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1703 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_157 = and i1 %tmp_480, %xor_ln786_104" [Conv1d/conv1d.cpp:43]   --->   Operation 1703 'and' 'and_ln786_157' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1704 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_208 = or i1 %and_ln786_157, %and_ln785_52" [Conv1d/conv1d.cpp:43]   --->   Operation 1704 'or' 'or_ln340_208' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1705 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_232)   --->   "%or_ln340_209 = or i1 %and_ln786_156, %xor_ln785_105" [Conv1d/conv1d.cpp:43]   --->   Operation 1705 'or' 'or_ln340_209' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1706 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_232)   --->   "%or_ln340_210 = or i1 %or_ln340_209, %and_ln781_52" [Conv1d/conv1d.cpp:43]   --->   Operation 1706 'or' 'or_ln340_210' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1707 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_104 = select i1 %or_ln340_208, i16 32767, i16 %add_ln415_52" [Conv1d/conv1d.cpp:43]   --->   Operation 1707 'select' 'select_ln340_104' <Predicate = (!icmp_ln37)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1708 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_232)   --->   "%select_ln388_104 = select i1 %and_ln786_157, i16 -32768, i16 %add_ln415_52" [Conv1d/conv1d.cpp:43]   --->   Operation 1708 'select' 'select_ln388_104' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1709 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_232 = select i1 %or_ln340_210, i16 %select_ln340_104, i16 %select_ln388_104" [Conv1d/conv1d.cpp:43]   --->   Operation 1709 'select' 'select_ln340_232' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1710 [1/1] (0.00ns)   --->   "%sext_ln703_104 = sext i16 %buff_out_13_V_load to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 1710 'sext' 'sext_ln703_104' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1711 [1/1] (0.00ns)   --->   "%sext_ln703_105 = sext i16 %select_ln340_232 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 1711 'sext' 'sext_ln703_105' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1712 [1/1] (1.54ns)   --->   "%add_ln1192_52 = add nsw i17 %sext_ln703_104, %sext_ln703_105" [Conv1d/conv1d.cpp:44]   --->   Operation 1712 'add' 'add_ln1192_52' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1713 [1/1] (0.00ns)   --->   "%tmp_486 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_52, i32 16)" [Conv1d/conv1d.cpp:44]   --->   Operation 1713 'bitselect' 'tmp_486' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1714 [1/1] (1.54ns)   --->   "%add_ln703_52 = add i16 %select_ln340_232, %buff_out_13_V_load" [Conv1d/conv1d.cpp:44]   --->   Operation 1714 'add' 'add_ln703_52' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1715 [1/1] (0.00ns)   --->   "%tmp_487 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_52, i32 15)" [Conv1d/conv1d.cpp:44]   --->   Operation 1715 'bitselect' 'tmp_487' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1716 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_53)   --->   "%tmp_489 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_53, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 1716 'bitselect' 'tmp_489' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1717 [1/1] (0.00ns)   --->   "%zext_ln415_53 = zext i1 %tmp_490 to i16" [Conv1d/conv1d.cpp:43]   --->   Operation 1717 'zext' 'zext_ln415_53' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1718 [1/1] (1.54ns)   --->   "%add_ln415_53 = add i16 %zext_ln415_53, %trunc_ln708_52" [Conv1d/conv1d.cpp:43]   --->   Operation 1718 'add' 'add_ln415_53' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1719 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_53)   --->   "%tmp_491 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_53, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 1719 'bitselect' 'tmp_491' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1720 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_53)   --->   "%xor_ln416_53 = xor i1 %tmp_491, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1720 'xor' 'xor_ln416_53' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1721 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_53 = and i1 %tmp_489, %xor_ln416_53" [Conv1d/conv1d.cpp:43]   --->   Operation 1721 'and' 'and_ln416_53' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1722 [1/1] (0.00ns)   --->   "%tmp_492 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_53, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 1722 'bitselect' 'tmp_492' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1723 [1/1] (0.97ns)   --->   "%icmp_ln879_106 = icmp eq i5 %p_Result_3_13_1, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 1723 'icmp' 'icmp_ln879_106' <Predicate = (!icmp_ln37)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1724 [1/1] (1.07ns)   --->   "%icmp_ln879_107 = icmp eq i6 %p_Result_4_13_1, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 1724 'icmp' 'icmp_ln879_107' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1725 [1/1] (1.07ns)   --->   "%icmp_ln768_53 = icmp eq i6 %p_Result_4_13_1, 0" [Conv1d/conv1d.cpp:43]   --->   Operation 1725 'icmp' 'icmp_ln768_53' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1726 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_212)   --->   "%select_ln777_53 = select i1 %and_ln416_53, i1 %icmp_ln879_107, i1 %icmp_ln768_53" [Conv1d/conv1d.cpp:43]   --->   Operation 1726 'select' 'select_ln777_53' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1727 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_159)   --->   "%tmp_493 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_53, i32 26)" [Conv1d/conv1d.cpp:43]   --->   Operation 1727 'bitselect' 'tmp_493' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1728 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_159)   --->   "%xor_ln779_53 = xor i1 %tmp_493, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1728 'xor' 'xor_ln779_53' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1729 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_159)   --->   "%and_ln779_53 = and i1 %icmp_ln879_106, %xor_ln779_53" [Conv1d/conv1d.cpp:43]   --->   Operation 1729 'and' 'and_ln779_53' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1730 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_159)   --->   "%select_ln416_53 = select i1 %and_ln416_53, i1 %and_ln779_53, i1 %icmp_ln879_107" [Conv1d/conv1d.cpp:43]   --->   Operation 1730 'select' 'select_ln416_53' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1731 [1/1] (0.80ns)   --->   "%and_ln781_53 = and i1 %and_ln416_53, %icmp_ln879_107" [Conv1d/conv1d.cpp:43]   --->   Operation 1731 'and' 'and_ln781_53' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1732 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_212)   --->   "%xor_ln785_106 = xor i1 %select_ln777_53, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1732 'xor' 'xor_ln785_106' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1733 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_212)   --->   "%or_ln785_53 = or i1 %tmp_492, %xor_ln785_106" [Conv1d/conv1d.cpp:43]   --->   Operation 1733 'or' 'or_ln785_53' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1734 [1/1] (0.80ns)   --->   "%xor_ln785_107 = xor i1 %tmp_488, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1734 'xor' 'xor_ln785_107' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1735 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_212)   --->   "%and_ln785_53 = and i1 %or_ln785_53, %xor_ln785_107" [Conv1d/conv1d.cpp:43]   --->   Operation 1735 'and' 'and_ln785_53' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1736 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_159 = and i1 %tmp_492, %select_ln416_53" [Conv1d/conv1d.cpp:43]   --->   Operation 1736 'and' 'and_ln786_159' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1737 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_160)   --->   "%or_ln786_53 = or i1 %and_ln781_53, %and_ln786_159" [Conv1d/conv1d.cpp:43]   --->   Operation 1737 'or' 'or_ln786_53' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1738 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_160)   --->   "%xor_ln786_106 = xor i1 %or_ln786_53, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1738 'xor' 'xor_ln786_106' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1739 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_160 = and i1 %tmp_488, %xor_ln786_106" [Conv1d/conv1d.cpp:43]   --->   Operation 1739 'and' 'and_ln786_160' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1740 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_212 = or i1 %and_ln786_160, %and_ln785_53" [Conv1d/conv1d.cpp:43]   --->   Operation 1740 'or' 'or_ln340_212' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1741 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_234)   --->   "%or_ln340_213 = or i1 %and_ln786_159, %xor_ln785_107" [Conv1d/conv1d.cpp:43]   --->   Operation 1741 'or' 'or_ln340_213' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1742 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_234)   --->   "%or_ln340_214 = or i1 %or_ln340_213, %and_ln781_53" [Conv1d/conv1d.cpp:43]   --->   Operation 1742 'or' 'or_ln340_214' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1743 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_106 = select i1 %or_ln340_212, i16 32767, i16 %add_ln415_53" [Conv1d/conv1d.cpp:43]   --->   Operation 1743 'select' 'select_ln340_106' <Predicate = (!icmp_ln37)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1744 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_234)   --->   "%select_ln388_106 = select i1 %and_ln786_160, i16 -32768, i16 %add_ln415_53" [Conv1d/conv1d.cpp:43]   --->   Operation 1744 'select' 'select_ln388_106' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1745 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_234 = select i1 %or_ln340_214, i16 %select_ln340_106, i16 %select_ln388_106" [Conv1d/conv1d.cpp:43]   --->   Operation 1745 'select' 'select_ln340_234' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1746 [1/1] (1.35ns)   --->   "%tmp_54 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_13_2_0_V_2, i16 %wt_buff_13_2_1_V_2, i16 %wt_buff_13_2_2_V_2, i2 %select_ln37_1)" [Conv1d/conv1d.cpp:43]   --->   Operation 1746 'mux' 'tmp_54' <Predicate = (!icmp_ln37)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1747 [1/1] (0.00ns)   --->   "%sext_ln1116_54 = sext i16 %tmp_54 to i32" [Conv1d/conv1d.cpp:43]   --->   Operation 1747 'sext' 'sext_ln1116_54' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1748 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_54 = mul nsw i32 %sext_ln1118_2, %sext_ln1116_54" [Conv1d/conv1d.cpp:43]   --->   Operation 1748 'mul' 'mul_ln1118_54' <Predicate = (!icmp_ln37)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1749 [1/1] (0.00ns)   --->   "%tmp_496 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_54, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 1749 'bitselect' 'tmp_496' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1750 [1/1] (0.00ns)   --->   "%trunc_ln708_53 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_54, i32 10, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 1750 'partselect' 'trunc_ln708_53' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1751 [1/1] (0.00ns)   --->   "%tmp_498 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_54, i32 9)" [Conv1d/conv1d.cpp:43]   --->   Operation 1751 'bitselect' 'tmp_498' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1752 [1/1] (0.00ns)   --->   "%p_Result_3_13_2 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_54, i32 27, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 1752 'partselect' 'p_Result_3_13_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1753 [1/1] (0.97ns)   --->   "%icmp_ln879_108 = icmp eq i5 %p_Result_3_13_2, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 1753 'icmp' 'icmp_ln879_108' <Predicate = (!icmp_ln37)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1754 [1/1] (0.00ns)   --->   "%p_Result_4_13_2 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_54, i32 26, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 1754 'partselect' 'p_Result_4_13_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1755 [1/1] (1.07ns)   --->   "%icmp_ln879_109 = icmp eq i6 %p_Result_4_13_2, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 1755 'icmp' 'icmp_ln879_109' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1756 [1/1] (1.07ns)   --->   "%icmp_ln768_54 = icmp eq i6 %p_Result_4_13_2, 0" [Conv1d/conv1d.cpp:43]   --->   Operation 1756 'icmp' 'icmp_ln768_54' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1757 [1/1] (1.35ns)   --->   "%tmp_55 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_13_3_0_V_2, i16 %wt_buff_13_3_1_V_2, i16 %wt_buff_13_3_2_V_2, i2 %select_ln37_1)" [Conv1d/conv1d.cpp:43]   --->   Operation 1757 'mux' 'tmp_55' <Predicate = (!icmp_ln37)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1758 [1/1] (0.00ns)   --->   "%sext_ln1116_55 = sext i16 %tmp_55 to i32" [Conv1d/conv1d.cpp:43]   --->   Operation 1758 'sext' 'sext_ln1116_55' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1759 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_55 = mul nsw i32 %sext_ln1118_3, %sext_ln1116_55" [Conv1d/conv1d.cpp:43]   --->   Operation 1759 'mul' 'mul_ln1118_55' <Predicate = (!icmp_ln37)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1760 [1/1] (0.00ns)   --->   "%tmp_504 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_55, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 1760 'bitselect' 'tmp_504' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1761 [1/1] (0.00ns)   --->   "%trunc_ln708_54 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_55, i32 10, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 1761 'partselect' 'trunc_ln708_54' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1762 [1/1] (0.00ns)   --->   "%tmp_506 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_55, i32 9)" [Conv1d/conv1d.cpp:43]   --->   Operation 1762 'bitselect' 'tmp_506' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1763 [1/1] (0.00ns)   --->   "%p_Result_3_13_3 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_55, i32 27, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 1763 'partselect' 'p_Result_3_13_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1764 [1/1] (0.97ns)   --->   "%icmp_ln879_110 = icmp eq i5 %p_Result_3_13_3, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 1764 'icmp' 'icmp_ln879_110' <Predicate = (!icmp_ln37)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1765 [1/1] (0.00ns)   --->   "%p_Result_4_13_3 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_55, i32 26, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 1765 'partselect' 'p_Result_4_13_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1766 [1/1] (1.07ns)   --->   "%icmp_ln879_111 = icmp eq i6 %p_Result_4_13_3, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 1766 'icmp' 'icmp_ln879_111' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1767 [1/1] (1.07ns)   --->   "%icmp_ln768_55 = icmp eq i6 %p_Result_4_13_3, 0" [Conv1d/conv1d.cpp:43]   --->   Operation 1767 'icmp' 'icmp_ln768_55' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1768 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_56)   --->   "%tmp_513 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_56, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 1768 'bitselect' 'tmp_513' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1769 [1/1] (0.00ns)   --->   "%zext_ln415_56 = zext i1 %tmp_514 to i16" [Conv1d/conv1d.cpp:43]   --->   Operation 1769 'zext' 'zext_ln415_56' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1770 [1/1] (1.54ns)   --->   "%add_ln415_56 = add i16 %zext_ln415_56, %trunc_ln708_55" [Conv1d/conv1d.cpp:43]   --->   Operation 1770 'add' 'add_ln415_56' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1771 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_56)   --->   "%tmp_515 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_56, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 1771 'bitselect' 'tmp_515' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1772 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_56)   --->   "%xor_ln416_56 = xor i1 %tmp_515, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1772 'xor' 'xor_ln416_56' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1773 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_56 = and i1 %tmp_513, %xor_ln416_56" [Conv1d/conv1d.cpp:43]   --->   Operation 1773 'and' 'and_ln416_56' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1774 [1/1] (0.00ns)   --->   "%tmp_516 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_56, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 1774 'bitselect' 'tmp_516' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1775 [1/1] (0.97ns)   --->   "%icmp_ln879_112 = icmp eq i5 %p_Result_3_13, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 1775 'icmp' 'icmp_ln879_112' <Predicate = (!icmp_ln37)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1776 [1/1] (1.07ns)   --->   "%icmp_ln879_113 = icmp eq i6 %p_Result_4_13, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 1776 'icmp' 'icmp_ln879_113' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1777 [1/1] (1.07ns)   --->   "%icmp_ln768_56 = icmp eq i6 %p_Result_4_13, 0" [Conv1d/conv1d.cpp:43]   --->   Operation 1777 'icmp' 'icmp_ln768_56' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1778 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_224)   --->   "%select_ln777_56 = select i1 %and_ln416_56, i1 %icmp_ln879_113, i1 %icmp_ln768_56" [Conv1d/conv1d.cpp:43]   --->   Operation 1778 'select' 'select_ln777_56' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1779 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_168)   --->   "%tmp_517 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_56, i32 26)" [Conv1d/conv1d.cpp:43]   --->   Operation 1779 'bitselect' 'tmp_517' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1780 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_168)   --->   "%xor_ln779_56 = xor i1 %tmp_517, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1780 'xor' 'xor_ln779_56' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1781 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_168)   --->   "%and_ln779_56 = and i1 %icmp_ln879_112, %xor_ln779_56" [Conv1d/conv1d.cpp:43]   --->   Operation 1781 'and' 'and_ln779_56' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1782 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_168)   --->   "%select_ln416_56 = select i1 %and_ln416_56, i1 %and_ln779_56, i1 %icmp_ln879_113" [Conv1d/conv1d.cpp:43]   --->   Operation 1782 'select' 'select_ln416_56' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1783 [1/1] (0.80ns)   --->   "%and_ln781_56 = and i1 %and_ln416_56, %icmp_ln879_113" [Conv1d/conv1d.cpp:43]   --->   Operation 1783 'and' 'and_ln781_56' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1784 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_224)   --->   "%xor_ln785_112 = xor i1 %select_ln777_56, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1784 'xor' 'xor_ln785_112' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1785 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_224)   --->   "%or_ln785_56 = or i1 %tmp_516, %xor_ln785_112" [Conv1d/conv1d.cpp:43]   --->   Operation 1785 'or' 'or_ln785_56' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1786 [1/1] (0.80ns)   --->   "%xor_ln785_113 = xor i1 %tmp_512, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1786 'xor' 'xor_ln785_113' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1787 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_224)   --->   "%and_ln785_56 = and i1 %or_ln785_56, %xor_ln785_113" [Conv1d/conv1d.cpp:43]   --->   Operation 1787 'and' 'and_ln785_56' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1788 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_168 = and i1 %tmp_516, %select_ln416_56" [Conv1d/conv1d.cpp:43]   --->   Operation 1788 'and' 'and_ln786_168' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1789 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_169)   --->   "%or_ln786_56 = or i1 %and_ln781_56, %and_ln786_168" [Conv1d/conv1d.cpp:43]   --->   Operation 1789 'or' 'or_ln786_56' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1790 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_169)   --->   "%xor_ln786_112 = xor i1 %or_ln786_56, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1790 'xor' 'xor_ln786_112' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1791 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_169 = and i1 %tmp_512, %xor_ln786_112" [Conv1d/conv1d.cpp:43]   --->   Operation 1791 'and' 'and_ln786_169' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1792 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_224 = or i1 %and_ln786_169, %and_ln785_56" [Conv1d/conv1d.cpp:43]   --->   Operation 1792 'or' 'or_ln340_224' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1793 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_240)   --->   "%or_ln340_225 = or i1 %and_ln786_168, %xor_ln785_113" [Conv1d/conv1d.cpp:43]   --->   Operation 1793 'or' 'or_ln340_225' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1794 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_240)   --->   "%or_ln340_226 = or i1 %or_ln340_225, %and_ln781_56" [Conv1d/conv1d.cpp:43]   --->   Operation 1794 'or' 'or_ln340_226' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1795 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_112 = select i1 %or_ln340_224, i16 32767, i16 %add_ln415_56" [Conv1d/conv1d.cpp:43]   --->   Operation 1795 'select' 'select_ln340_112' <Predicate = (!icmp_ln37)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1796 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_240)   --->   "%select_ln388_112 = select i1 %and_ln786_169, i16 -32768, i16 %add_ln415_56" [Conv1d/conv1d.cpp:43]   --->   Operation 1796 'select' 'select_ln388_112' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1797 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_240 = select i1 %or_ln340_226, i16 %select_ln340_112, i16 %select_ln388_112" [Conv1d/conv1d.cpp:43]   --->   Operation 1797 'select' 'select_ln340_240' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1798 [1/1] (0.00ns)   --->   "%sext_ln703_112 = sext i16 %buff_out_14_V_load to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 1798 'sext' 'sext_ln703_112' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1799 [1/1] (0.00ns)   --->   "%sext_ln703_113 = sext i16 %select_ln340_240 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 1799 'sext' 'sext_ln703_113' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1800 [1/1] (1.54ns)   --->   "%add_ln1192_56 = add nsw i17 %sext_ln703_112, %sext_ln703_113" [Conv1d/conv1d.cpp:44]   --->   Operation 1800 'add' 'add_ln1192_56' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1801 [1/1] (0.00ns)   --->   "%tmp_518 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_56, i32 16)" [Conv1d/conv1d.cpp:44]   --->   Operation 1801 'bitselect' 'tmp_518' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1802 [1/1] (1.54ns)   --->   "%add_ln703_56 = add i16 %select_ln340_240, %buff_out_14_V_load" [Conv1d/conv1d.cpp:44]   --->   Operation 1802 'add' 'add_ln703_56' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1803 [1/1] (0.00ns)   --->   "%tmp_519 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_56, i32 15)" [Conv1d/conv1d.cpp:44]   --->   Operation 1803 'bitselect' 'tmp_519' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1804 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_57)   --->   "%tmp_521 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_57, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 1804 'bitselect' 'tmp_521' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1805 [1/1] (0.00ns)   --->   "%zext_ln415_57 = zext i1 %tmp_522 to i16" [Conv1d/conv1d.cpp:43]   --->   Operation 1805 'zext' 'zext_ln415_57' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1806 [1/1] (1.54ns)   --->   "%add_ln415_57 = add i16 %zext_ln415_57, %trunc_ln708_56" [Conv1d/conv1d.cpp:43]   --->   Operation 1806 'add' 'add_ln415_57' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1807 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_57)   --->   "%tmp_523 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_57, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 1807 'bitselect' 'tmp_523' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1808 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_57)   --->   "%xor_ln416_57 = xor i1 %tmp_523, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1808 'xor' 'xor_ln416_57' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1809 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_57 = and i1 %tmp_521, %xor_ln416_57" [Conv1d/conv1d.cpp:43]   --->   Operation 1809 'and' 'and_ln416_57' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1810 [1/1] (0.00ns)   --->   "%tmp_524 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_57, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 1810 'bitselect' 'tmp_524' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1811 [1/1] (0.97ns)   --->   "%icmp_ln879_114 = icmp eq i5 %p_Result_3_14_1, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 1811 'icmp' 'icmp_ln879_114' <Predicate = (!icmp_ln37)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1812 [1/1] (1.07ns)   --->   "%icmp_ln879_115 = icmp eq i6 %p_Result_4_14_1, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 1812 'icmp' 'icmp_ln879_115' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1813 [1/1] (1.07ns)   --->   "%icmp_ln768_57 = icmp eq i6 %p_Result_4_14_1, 0" [Conv1d/conv1d.cpp:43]   --->   Operation 1813 'icmp' 'icmp_ln768_57' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1814 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_228)   --->   "%select_ln777_57 = select i1 %and_ln416_57, i1 %icmp_ln879_115, i1 %icmp_ln768_57" [Conv1d/conv1d.cpp:43]   --->   Operation 1814 'select' 'select_ln777_57' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1815 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_171)   --->   "%tmp_525 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_57, i32 26)" [Conv1d/conv1d.cpp:43]   --->   Operation 1815 'bitselect' 'tmp_525' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1816 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_171)   --->   "%xor_ln779_57 = xor i1 %tmp_525, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1816 'xor' 'xor_ln779_57' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1817 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_171)   --->   "%and_ln779_57 = and i1 %icmp_ln879_114, %xor_ln779_57" [Conv1d/conv1d.cpp:43]   --->   Operation 1817 'and' 'and_ln779_57' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1818 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_171)   --->   "%select_ln416_57 = select i1 %and_ln416_57, i1 %and_ln779_57, i1 %icmp_ln879_115" [Conv1d/conv1d.cpp:43]   --->   Operation 1818 'select' 'select_ln416_57' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1819 [1/1] (0.80ns)   --->   "%and_ln781_57 = and i1 %and_ln416_57, %icmp_ln879_115" [Conv1d/conv1d.cpp:43]   --->   Operation 1819 'and' 'and_ln781_57' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1820 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_228)   --->   "%xor_ln785_114 = xor i1 %select_ln777_57, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1820 'xor' 'xor_ln785_114' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1821 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_228)   --->   "%or_ln785_57 = or i1 %tmp_524, %xor_ln785_114" [Conv1d/conv1d.cpp:43]   --->   Operation 1821 'or' 'or_ln785_57' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1822 [1/1] (0.80ns)   --->   "%xor_ln785_115 = xor i1 %tmp_520, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1822 'xor' 'xor_ln785_115' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1823 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_228)   --->   "%and_ln785_57 = and i1 %or_ln785_57, %xor_ln785_115" [Conv1d/conv1d.cpp:43]   --->   Operation 1823 'and' 'and_ln785_57' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1824 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_171 = and i1 %tmp_524, %select_ln416_57" [Conv1d/conv1d.cpp:43]   --->   Operation 1824 'and' 'and_ln786_171' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1825 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_172)   --->   "%or_ln786_57 = or i1 %and_ln781_57, %and_ln786_171" [Conv1d/conv1d.cpp:43]   --->   Operation 1825 'or' 'or_ln786_57' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1826 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_172)   --->   "%xor_ln786_114 = xor i1 %or_ln786_57, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1826 'xor' 'xor_ln786_114' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1827 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_172 = and i1 %tmp_520, %xor_ln786_114" [Conv1d/conv1d.cpp:43]   --->   Operation 1827 'and' 'and_ln786_172' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1828 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_228 = or i1 %and_ln786_172, %and_ln785_57" [Conv1d/conv1d.cpp:43]   --->   Operation 1828 'or' 'or_ln340_228' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1829 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_242)   --->   "%or_ln340_229 = or i1 %and_ln786_171, %xor_ln785_115" [Conv1d/conv1d.cpp:43]   --->   Operation 1829 'or' 'or_ln340_229' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1830 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_242)   --->   "%or_ln340_230 = or i1 %or_ln340_229, %and_ln781_57" [Conv1d/conv1d.cpp:43]   --->   Operation 1830 'or' 'or_ln340_230' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1831 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_114 = select i1 %or_ln340_228, i16 32767, i16 %add_ln415_57" [Conv1d/conv1d.cpp:43]   --->   Operation 1831 'select' 'select_ln340_114' <Predicate = (!icmp_ln37)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1832 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_242)   --->   "%select_ln388_114 = select i1 %and_ln786_172, i16 -32768, i16 %add_ln415_57" [Conv1d/conv1d.cpp:43]   --->   Operation 1832 'select' 'select_ln388_114' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1833 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_242 = select i1 %or_ln340_230, i16 %select_ln340_114, i16 %select_ln388_114" [Conv1d/conv1d.cpp:43]   --->   Operation 1833 'select' 'select_ln340_242' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1834 [1/1] (1.35ns)   --->   "%tmp_58 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_14_2_0_V_2, i16 %wt_buff_14_2_1_V_2, i16 %wt_buff_14_2_2_V_2, i2 %select_ln37_1)" [Conv1d/conv1d.cpp:43]   --->   Operation 1834 'mux' 'tmp_58' <Predicate = (!icmp_ln37)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1835 [1/1] (0.00ns)   --->   "%sext_ln1116_58 = sext i16 %tmp_58 to i32" [Conv1d/conv1d.cpp:43]   --->   Operation 1835 'sext' 'sext_ln1116_58' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1836 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_58 = mul nsw i32 %sext_ln1118_2, %sext_ln1116_58" [Conv1d/conv1d.cpp:43]   --->   Operation 1836 'mul' 'mul_ln1118_58' <Predicate = (!icmp_ln37)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1837 [1/1] (0.00ns)   --->   "%tmp_528 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_58, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 1837 'bitselect' 'tmp_528' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1838 [1/1] (0.00ns)   --->   "%trunc_ln708_57 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_58, i32 10, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 1838 'partselect' 'trunc_ln708_57' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1839 [1/1] (0.00ns)   --->   "%tmp_530 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_58, i32 9)" [Conv1d/conv1d.cpp:43]   --->   Operation 1839 'bitselect' 'tmp_530' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1840 [1/1] (0.00ns)   --->   "%p_Result_3_14_2 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_58, i32 27, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 1840 'partselect' 'p_Result_3_14_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1841 [1/1] (0.97ns)   --->   "%icmp_ln879_116 = icmp eq i5 %p_Result_3_14_2, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 1841 'icmp' 'icmp_ln879_116' <Predicate = (!icmp_ln37)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1842 [1/1] (0.00ns)   --->   "%p_Result_4_14_2 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_58, i32 26, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 1842 'partselect' 'p_Result_4_14_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1843 [1/1] (1.07ns)   --->   "%icmp_ln879_117 = icmp eq i6 %p_Result_4_14_2, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 1843 'icmp' 'icmp_ln879_117' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1844 [1/1] (1.07ns)   --->   "%icmp_ln768_58 = icmp eq i6 %p_Result_4_14_2, 0" [Conv1d/conv1d.cpp:43]   --->   Operation 1844 'icmp' 'icmp_ln768_58' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1845 [1/1] (1.35ns)   --->   "%tmp_59 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_14_3_0_V_2, i16 %wt_buff_14_3_1_V_2, i16 %wt_buff_14_3_2_V_2, i2 %select_ln37_1)" [Conv1d/conv1d.cpp:43]   --->   Operation 1845 'mux' 'tmp_59' <Predicate = (!icmp_ln37)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1846 [1/1] (0.00ns)   --->   "%sext_ln1116_59 = sext i16 %tmp_59 to i32" [Conv1d/conv1d.cpp:43]   --->   Operation 1846 'sext' 'sext_ln1116_59' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1847 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_59 = mul nsw i32 %sext_ln1118_3, %sext_ln1116_59" [Conv1d/conv1d.cpp:43]   --->   Operation 1847 'mul' 'mul_ln1118_59' <Predicate = (!icmp_ln37)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1848 [1/1] (0.00ns)   --->   "%tmp_536 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_59, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 1848 'bitselect' 'tmp_536' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1849 [1/1] (0.00ns)   --->   "%trunc_ln708_58 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_59, i32 10, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 1849 'partselect' 'trunc_ln708_58' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1850 [1/1] (0.00ns)   --->   "%tmp_538 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_59, i32 9)" [Conv1d/conv1d.cpp:43]   --->   Operation 1850 'bitselect' 'tmp_538' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1851 [1/1] (0.00ns)   --->   "%p_Result_3_14_3 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_59, i32 27, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 1851 'partselect' 'p_Result_3_14_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1852 [1/1] (0.97ns)   --->   "%icmp_ln879_118 = icmp eq i5 %p_Result_3_14_3, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 1852 'icmp' 'icmp_ln879_118' <Predicate = (!icmp_ln37)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1853 [1/1] (0.00ns)   --->   "%p_Result_4_14_3 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_59, i32 26, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 1853 'partselect' 'p_Result_4_14_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1854 [1/1] (1.07ns)   --->   "%icmp_ln879_119 = icmp eq i6 %p_Result_4_14_3, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 1854 'icmp' 'icmp_ln879_119' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1855 [1/1] (1.07ns)   --->   "%icmp_ln768_59 = icmp eq i6 %p_Result_4_14_3, 0" [Conv1d/conv1d.cpp:43]   --->   Operation 1855 'icmp' 'icmp_ln768_59' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1856 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_60)   --->   "%tmp_545 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_60, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 1856 'bitselect' 'tmp_545' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1857 [1/1] (0.00ns)   --->   "%zext_ln415_60 = zext i1 %tmp_546 to i16" [Conv1d/conv1d.cpp:43]   --->   Operation 1857 'zext' 'zext_ln415_60' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1858 [1/1] (1.54ns)   --->   "%add_ln415_60 = add i16 %zext_ln415_60, %trunc_ln708_59" [Conv1d/conv1d.cpp:43]   --->   Operation 1858 'add' 'add_ln415_60' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1859 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_60)   --->   "%tmp_547 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_60, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 1859 'bitselect' 'tmp_547' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1860 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_60)   --->   "%xor_ln416_60 = xor i1 %tmp_547, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1860 'xor' 'xor_ln416_60' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1861 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_60 = and i1 %tmp_545, %xor_ln416_60" [Conv1d/conv1d.cpp:43]   --->   Operation 1861 'and' 'and_ln416_60' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1862 [1/1] (0.00ns)   --->   "%tmp_548 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_60, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 1862 'bitselect' 'tmp_548' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1863 [1/1] (0.97ns)   --->   "%icmp_ln879_120 = icmp eq i5 %p_Result_3_14, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 1863 'icmp' 'icmp_ln879_120' <Predicate = (!icmp_ln37)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1864 [1/1] (1.07ns)   --->   "%icmp_ln879_121 = icmp eq i6 %p_Result_4_14, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 1864 'icmp' 'icmp_ln879_121' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1865 [1/1] (1.07ns)   --->   "%icmp_ln768_60 = icmp eq i6 %p_Result_4_14, 0" [Conv1d/conv1d.cpp:43]   --->   Operation 1865 'icmp' 'icmp_ln768_60' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1866 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_240)   --->   "%select_ln777_60 = select i1 %and_ln416_60, i1 %icmp_ln879_121, i1 %icmp_ln768_60" [Conv1d/conv1d.cpp:43]   --->   Operation 1866 'select' 'select_ln777_60' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1867 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_180)   --->   "%tmp_549 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_60, i32 26)" [Conv1d/conv1d.cpp:43]   --->   Operation 1867 'bitselect' 'tmp_549' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1868 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_180)   --->   "%xor_ln779_60 = xor i1 %tmp_549, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1868 'xor' 'xor_ln779_60' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1869 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_180)   --->   "%and_ln779_60 = and i1 %icmp_ln879_120, %xor_ln779_60" [Conv1d/conv1d.cpp:43]   --->   Operation 1869 'and' 'and_ln779_60' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1870 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_180)   --->   "%select_ln416_60 = select i1 %and_ln416_60, i1 %and_ln779_60, i1 %icmp_ln879_121" [Conv1d/conv1d.cpp:43]   --->   Operation 1870 'select' 'select_ln416_60' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1871 [1/1] (0.80ns)   --->   "%and_ln781_60 = and i1 %and_ln416_60, %icmp_ln879_121" [Conv1d/conv1d.cpp:43]   --->   Operation 1871 'and' 'and_ln781_60' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1872 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_240)   --->   "%xor_ln785_120 = xor i1 %select_ln777_60, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1872 'xor' 'xor_ln785_120' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1873 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_240)   --->   "%or_ln785_60 = or i1 %tmp_548, %xor_ln785_120" [Conv1d/conv1d.cpp:43]   --->   Operation 1873 'or' 'or_ln785_60' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1874 [1/1] (0.80ns)   --->   "%xor_ln785_121 = xor i1 %tmp_544, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1874 'xor' 'xor_ln785_121' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1875 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_240)   --->   "%and_ln785_60 = and i1 %or_ln785_60, %xor_ln785_121" [Conv1d/conv1d.cpp:43]   --->   Operation 1875 'and' 'and_ln785_60' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1876 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_180 = and i1 %tmp_548, %select_ln416_60" [Conv1d/conv1d.cpp:43]   --->   Operation 1876 'and' 'and_ln786_180' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1877 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_181)   --->   "%or_ln786_60 = or i1 %and_ln781_60, %and_ln786_180" [Conv1d/conv1d.cpp:43]   --->   Operation 1877 'or' 'or_ln786_60' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1878 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_181)   --->   "%xor_ln786_120 = xor i1 %or_ln786_60, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1878 'xor' 'xor_ln786_120' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1879 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_181 = and i1 %tmp_544, %xor_ln786_120" [Conv1d/conv1d.cpp:43]   --->   Operation 1879 'and' 'and_ln786_181' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1880 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_240 = or i1 %and_ln786_181, %and_ln785_60" [Conv1d/conv1d.cpp:43]   --->   Operation 1880 'or' 'or_ln340_240' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1881 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_248)   --->   "%or_ln340_241 = or i1 %and_ln786_180, %xor_ln785_121" [Conv1d/conv1d.cpp:43]   --->   Operation 1881 'or' 'or_ln340_241' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1882 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_248)   --->   "%or_ln340_242 = or i1 %or_ln340_241, %and_ln781_60" [Conv1d/conv1d.cpp:43]   --->   Operation 1882 'or' 'or_ln340_242' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1883 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_120 = select i1 %or_ln340_240, i16 32767, i16 %add_ln415_60" [Conv1d/conv1d.cpp:43]   --->   Operation 1883 'select' 'select_ln340_120' <Predicate = (!icmp_ln37)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1884 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_248)   --->   "%select_ln388_120 = select i1 %and_ln786_181, i16 -32768, i16 %add_ln415_60" [Conv1d/conv1d.cpp:43]   --->   Operation 1884 'select' 'select_ln388_120' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1885 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_248 = select i1 %or_ln340_242, i16 %select_ln340_120, i16 %select_ln388_120" [Conv1d/conv1d.cpp:43]   --->   Operation 1885 'select' 'select_ln340_248' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1886 [1/1] (0.00ns)   --->   "%sext_ln703_120 = sext i16 %buff_out_15_V_load to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 1886 'sext' 'sext_ln703_120' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1887 [1/1] (0.00ns)   --->   "%sext_ln703_121 = sext i16 %select_ln340_248 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 1887 'sext' 'sext_ln703_121' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1888 [1/1] (1.54ns)   --->   "%add_ln1192_60 = add nsw i17 %sext_ln703_120, %sext_ln703_121" [Conv1d/conv1d.cpp:44]   --->   Operation 1888 'add' 'add_ln1192_60' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1889 [1/1] (0.00ns)   --->   "%tmp_550 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_60, i32 16)" [Conv1d/conv1d.cpp:44]   --->   Operation 1889 'bitselect' 'tmp_550' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1890 [1/1] (1.54ns)   --->   "%add_ln703_60 = add i16 %select_ln340_248, %buff_out_15_V_load" [Conv1d/conv1d.cpp:44]   --->   Operation 1890 'add' 'add_ln703_60' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1891 [1/1] (0.00ns)   --->   "%tmp_551 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_60, i32 15)" [Conv1d/conv1d.cpp:44]   --->   Operation 1891 'bitselect' 'tmp_551' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1892 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_61)   --->   "%tmp_553 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_61, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 1892 'bitselect' 'tmp_553' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1893 [1/1] (0.00ns)   --->   "%zext_ln415_61 = zext i1 %tmp_554 to i16" [Conv1d/conv1d.cpp:43]   --->   Operation 1893 'zext' 'zext_ln415_61' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1894 [1/1] (1.54ns)   --->   "%add_ln415_61 = add i16 %zext_ln415_61, %trunc_ln708_60" [Conv1d/conv1d.cpp:43]   --->   Operation 1894 'add' 'add_ln415_61' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1895 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_61)   --->   "%tmp_555 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_61, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 1895 'bitselect' 'tmp_555' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1896 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_61)   --->   "%xor_ln416_61 = xor i1 %tmp_555, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1896 'xor' 'xor_ln416_61' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1897 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_61 = and i1 %tmp_553, %xor_ln416_61" [Conv1d/conv1d.cpp:43]   --->   Operation 1897 'and' 'and_ln416_61' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1898 [1/1] (0.00ns)   --->   "%tmp_556 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_61, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 1898 'bitselect' 'tmp_556' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1899 [1/1] (0.97ns)   --->   "%icmp_ln879_122 = icmp eq i5 %p_Result_3_15_1, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 1899 'icmp' 'icmp_ln879_122' <Predicate = (!icmp_ln37)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1900 [1/1] (1.07ns)   --->   "%icmp_ln879_123 = icmp eq i6 %p_Result_4_15_1, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 1900 'icmp' 'icmp_ln879_123' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1901 [1/1] (1.07ns)   --->   "%icmp_ln768_61 = icmp eq i6 %p_Result_4_15_1, 0" [Conv1d/conv1d.cpp:43]   --->   Operation 1901 'icmp' 'icmp_ln768_61' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1902 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_244)   --->   "%select_ln777_61 = select i1 %and_ln416_61, i1 %icmp_ln879_123, i1 %icmp_ln768_61" [Conv1d/conv1d.cpp:43]   --->   Operation 1902 'select' 'select_ln777_61' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1903 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_183)   --->   "%tmp_557 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_61, i32 26)" [Conv1d/conv1d.cpp:43]   --->   Operation 1903 'bitselect' 'tmp_557' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1904 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_183)   --->   "%xor_ln779_61 = xor i1 %tmp_557, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1904 'xor' 'xor_ln779_61' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1905 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_183)   --->   "%and_ln779_61 = and i1 %icmp_ln879_122, %xor_ln779_61" [Conv1d/conv1d.cpp:43]   --->   Operation 1905 'and' 'and_ln779_61' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1906 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_183)   --->   "%select_ln416_61 = select i1 %and_ln416_61, i1 %and_ln779_61, i1 %icmp_ln879_123" [Conv1d/conv1d.cpp:43]   --->   Operation 1906 'select' 'select_ln416_61' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1907 [1/1] (0.80ns)   --->   "%and_ln781_61 = and i1 %and_ln416_61, %icmp_ln879_123" [Conv1d/conv1d.cpp:43]   --->   Operation 1907 'and' 'and_ln781_61' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1908 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_244)   --->   "%xor_ln785_122 = xor i1 %select_ln777_61, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1908 'xor' 'xor_ln785_122' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1909 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_244)   --->   "%or_ln785_61 = or i1 %tmp_556, %xor_ln785_122" [Conv1d/conv1d.cpp:43]   --->   Operation 1909 'or' 'or_ln785_61' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1910 [1/1] (0.80ns)   --->   "%xor_ln785_123 = xor i1 %tmp_552, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1910 'xor' 'xor_ln785_123' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1911 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_244)   --->   "%and_ln785_61 = and i1 %or_ln785_61, %xor_ln785_123" [Conv1d/conv1d.cpp:43]   --->   Operation 1911 'and' 'and_ln785_61' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1912 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_183 = and i1 %tmp_556, %select_ln416_61" [Conv1d/conv1d.cpp:43]   --->   Operation 1912 'and' 'and_ln786_183' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1913 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_184)   --->   "%or_ln786_61 = or i1 %and_ln781_61, %and_ln786_183" [Conv1d/conv1d.cpp:43]   --->   Operation 1913 'or' 'or_ln786_61' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1914 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_184)   --->   "%xor_ln786_122 = xor i1 %or_ln786_61, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1914 'xor' 'xor_ln786_122' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1915 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_184 = and i1 %tmp_552, %xor_ln786_122" [Conv1d/conv1d.cpp:43]   --->   Operation 1915 'and' 'and_ln786_184' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1916 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_244 = or i1 %and_ln786_184, %and_ln785_61" [Conv1d/conv1d.cpp:43]   --->   Operation 1916 'or' 'or_ln340_244' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1917 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_250)   --->   "%or_ln340_245 = or i1 %and_ln786_183, %xor_ln785_123" [Conv1d/conv1d.cpp:43]   --->   Operation 1917 'or' 'or_ln340_245' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1918 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_250)   --->   "%or_ln340_246 = or i1 %or_ln340_245, %and_ln781_61" [Conv1d/conv1d.cpp:43]   --->   Operation 1918 'or' 'or_ln340_246' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1919 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_122 = select i1 %or_ln340_244, i16 32767, i16 %add_ln415_61" [Conv1d/conv1d.cpp:43]   --->   Operation 1919 'select' 'select_ln340_122' <Predicate = (!icmp_ln37)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1920 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_250)   --->   "%select_ln388_122 = select i1 %and_ln786_184, i16 -32768, i16 %add_ln415_61" [Conv1d/conv1d.cpp:43]   --->   Operation 1920 'select' 'select_ln388_122' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1921 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_250 = select i1 %or_ln340_246, i16 %select_ln340_122, i16 %select_ln388_122" [Conv1d/conv1d.cpp:43]   --->   Operation 1921 'select' 'select_ln340_250' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1922 [1/1] (1.35ns)   --->   "%tmp_62 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_15_2_0_V_2, i16 %wt_buff_15_2_1_V_2, i16 %wt_buff_15_2_2_V_2, i2 %select_ln37_1)" [Conv1d/conv1d.cpp:43]   --->   Operation 1922 'mux' 'tmp_62' <Predicate = (!icmp_ln37)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1923 [1/1] (0.00ns)   --->   "%sext_ln1116_62 = sext i16 %tmp_62 to i32" [Conv1d/conv1d.cpp:43]   --->   Operation 1923 'sext' 'sext_ln1116_62' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1924 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_62 = mul nsw i32 %sext_ln1118_2, %sext_ln1116_62" [Conv1d/conv1d.cpp:43]   --->   Operation 1924 'mul' 'mul_ln1118_62' <Predicate = (!icmp_ln37)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1925 [1/1] (0.00ns)   --->   "%tmp_560 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_62, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 1925 'bitselect' 'tmp_560' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1926 [1/1] (0.00ns)   --->   "%trunc_ln708_61 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_62, i32 10, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 1926 'partselect' 'trunc_ln708_61' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1927 [1/1] (0.00ns)   --->   "%tmp_562 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_62, i32 9)" [Conv1d/conv1d.cpp:43]   --->   Operation 1927 'bitselect' 'tmp_562' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1928 [1/1] (0.00ns)   --->   "%p_Result_3_15_2 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_62, i32 27, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 1928 'partselect' 'p_Result_3_15_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1929 [1/1] (0.97ns)   --->   "%icmp_ln879_124 = icmp eq i5 %p_Result_3_15_2, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 1929 'icmp' 'icmp_ln879_124' <Predicate = (!icmp_ln37)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1930 [1/1] (0.00ns)   --->   "%p_Result_4_15_2 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_62, i32 26, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 1930 'partselect' 'p_Result_4_15_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1931 [1/1] (1.07ns)   --->   "%icmp_ln879_125 = icmp eq i6 %p_Result_4_15_2, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 1931 'icmp' 'icmp_ln879_125' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1932 [1/1] (1.07ns)   --->   "%icmp_ln768_62 = icmp eq i6 %p_Result_4_15_2, 0" [Conv1d/conv1d.cpp:43]   --->   Operation 1932 'icmp' 'icmp_ln768_62' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1933 [1/1] (1.35ns)   --->   "%tmp_63 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %wt_buff_15_3_0_V_2, i16 %wt_buff_15_3_1_V_2, i16 %wt_buff_15_3_2_V_2, i2 %select_ln37_1)" [Conv1d/conv1d.cpp:43]   --->   Operation 1933 'mux' 'tmp_63' <Predicate = (!icmp_ln37)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1934 [1/1] (0.00ns)   --->   "%sext_ln1116_63 = sext i16 %tmp_63 to i32" [Conv1d/conv1d.cpp:43]   --->   Operation 1934 'sext' 'sext_ln1116_63' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1935 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_63 = mul nsw i32 %sext_ln1118_3, %sext_ln1116_63" [Conv1d/conv1d.cpp:43]   --->   Operation 1935 'mul' 'mul_ln1118_63' <Predicate = (!icmp_ln37)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1936 [1/1] (0.00ns)   --->   "%tmp_568 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_63, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 1936 'bitselect' 'tmp_568' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1937 [1/1] (0.00ns)   --->   "%trunc_ln708_62 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_63, i32 10, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 1937 'partselect' 'trunc_ln708_62' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1938 [1/1] (0.00ns)   --->   "%tmp_570 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_63, i32 9)" [Conv1d/conv1d.cpp:43]   --->   Operation 1938 'bitselect' 'tmp_570' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1939 [1/1] (0.00ns)   --->   "%p_Result_3_15_3 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_63, i32 27, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 1939 'partselect' 'p_Result_3_15_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1940 [1/1] (0.97ns)   --->   "%icmp_ln879_126 = icmp eq i5 %p_Result_3_15_3, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 1940 'icmp' 'icmp_ln879_126' <Predicate = (!icmp_ln37)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1941 [1/1] (0.00ns)   --->   "%p_Result_4_15_3 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_63, i32 26, i32 31)" [Conv1d/conv1d.cpp:43]   --->   Operation 1941 'partselect' 'p_Result_4_15_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 1942 [1/1] (1.07ns)   --->   "%icmp_ln879_127 = icmp eq i6 %p_Result_4_15_3, -1" [Conv1d/conv1d.cpp:43]   --->   Operation 1942 'icmp' 'icmp_ln879_127' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1943 [1/1] (1.07ns)   --->   "%icmp_ln768_63 = icmp eq i6 %p_Result_4_15_3, 0" [Conv1d/conv1d.cpp:43]   --->   Operation 1943 'icmp' 'icmp_ln768_63' <Predicate = (!icmp_ln37)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.74>
ST_5 : Operation 1944 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_1)   --->   "%xor_ln786_1 = xor i1 %tmp_71, true" [Conv1d/conv1d.cpp:44]   --->   Operation 1944 'xor' 'xor_ln786_1' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1945 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_1)   --->   "%and_ln786_2 = and i1 %tmp_70, %xor_ln786_1" [Conv1d/conv1d.cpp:44]   --->   Operation 1945 'and' 'and_ln786_2' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1946 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_129)   --->   "%xor_ln340 = xor i1 %tmp_70, %tmp_71" [Conv1d/conv1d.cpp:44]   --->   Operation 1946 'xor' 'xor_ln340' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1947 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_129)   --->   "%xor_ln340_1 = xor i1 %tmp_70, true" [Conv1d/conv1d.cpp:44]   --->   Operation 1947 'xor' 'xor_ln340_1' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1948 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_129)   --->   "%or_ln340_3 = or i1 %tmp_71, %xor_ln340_1" [Conv1d/conv1d.cpp:44]   --->   Operation 1948 'or' 'or_ln340_3' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1949 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_129)   --->   "%select_ln340_1 = select i1 %xor_ln340, i16 32767, i16 %add_ln703" [Conv1d/conv1d.cpp:44]   --->   Operation 1949 'select' 'select_ln340_1' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1950 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln388_1 = select i1 %and_ln786_2, i16 -32768, i16 %add_ln703" [Conv1d/conv1d.cpp:44]   --->   Operation 1950 'select' 'select_ln388_1' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1951 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_129 = select i1 %or_ln340_3, i16 %select_ln340_1, i16 %select_ln388_1" [Conv1d/conv1d.cpp:44]   --->   Operation 1951 'select' 'select_ln340_129' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1952 [1/1] (0.00ns)   --->   "%sext_ln703_2 = sext i16 %select_ln340_129 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 1952 'sext' 'sext_ln703_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 1953 [1/1] (0.00ns)   --->   "%sext_ln703_3 = sext i16 %select_ln340_130 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 1953 'sext' 'sext_ln703_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 1954 [1/1] (1.54ns)   --->   "%add_ln1192_1 = add nsw i17 %sext_ln703_2, %sext_ln703_3" [Conv1d/conv1d.cpp:44]   --->   Operation 1954 'add' 'add_ln1192_1' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1955 [1/1] (0.00ns)   --->   "%tmp_78 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_1, i32 16)" [Conv1d/conv1d.cpp:44]   --->   Operation 1955 'bitselect' 'tmp_78' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 1956 [1/1] (1.54ns)   --->   "%add_ln703_1 = add i16 %select_ln340_130, %select_ln340_129" [Conv1d/conv1d.cpp:44]   --->   Operation 1956 'add' 'add_ln703_1' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1957 [1/1] (0.00ns)   --->   "%tmp_79 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_1, i32 15)" [Conv1d/conv1d.cpp:44]   --->   Operation 1957 'bitselect' 'tmp_79' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 1958 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_3)   --->   "%xor_ln786_3 = xor i1 %tmp_79, true" [Conv1d/conv1d.cpp:44]   --->   Operation 1958 'xor' 'xor_ln786_3' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1959 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_3)   --->   "%and_ln786_5 = and i1 %tmp_78, %xor_ln786_3" [Conv1d/conv1d.cpp:44]   --->   Operation 1959 'and' 'and_ln786_5' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1960 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_131)   --->   "%xor_ln340_2 = xor i1 %tmp_78, %tmp_79" [Conv1d/conv1d.cpp:44]   --->   Operation 1960 'xor' 'xor_ln340_2' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1961 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_131)   --->   "%xor_ln340_3 = xor i1 %tmp_78, true" [Conv1d/conv1d.cpp:44]   --->   Operation 1961 'xor' 'xor_ln340_3' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1962 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_131)   --->   "%or_ln340_7 = or i1 %tmp_79, %xor_ln340_3" [Conv1d/conv1d.cpp:44]   --->   Operation 1962 'or' 'or_ln340_7' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1963 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_131)   --->   "%select_ln340_3 = select i1 %xor_ln340_2, i16 32767, i16 %add_ln703_1" [Conv1d/conv1d.cpp:44]   --->   Operation 1963 'select' 'select_ln340_3' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1964 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln388_3 = select i1 %and_ln786_5, i16 -32768, i16 %add_ln703_1" [Conv1d/conv1d.cpp:44]   --->   Operation 1964 'select' 'select_ln388_3' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1965 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_131 = select i1 %or_ln340_7, i16 %select_ln340_3, i16 %select_ln388_3" [Conv1d/conv1d.cpp:44]   --->   Operation 1965 'select' 'select_ln340_131' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1966 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_2)   --->   "%tmp_81 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_2, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 1966 'bitselect' 'tmp_81' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 1967 [1/1] (0.00ns)   --->   "%zext_ln415_2 = zext i1 %tmp_82 to i16" [Conv1d/conv1d.cpp:43]   --->   Operation 1967 'zext' 'zext_ln415_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 1968 [1/1] (1.54ns)   --->   "%add_ln415_2 = add i16 %zext_ln415_2, %trunc_ln708_2" [Conv1d/conv1d.cpp:43]   --->   Operation 1968 'add' 'add_ln415_2' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1969 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_2)   --->   "%tmp_83 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_2, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 1969 'bitselect' 'tmp_83' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 1970 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_2)   --->   "%xor_ln416_2 = xor i1 %tmp_83, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1970 'xor' 'xor_ln416_2' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1971 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_2 = and i1 %tmp_81, %xor_ln416_2" [Conv1d/conv1d.cpp:43]   --->   Operation 1971 'and' 'and_ln416_2' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1972 [1/1] (0.00ns)   --->   "%tmp_84 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_2, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 1972 'bitselect' 'tmp_84' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 1973 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_8)   --->   "%select_ln777_2 = select i1 %and_ln416_2, i1 %icmp_ln879_5, i1 %icmp_ln768_2" [Conv1d/conv1d.cpp:43]   --->   Operation 1973 'select' 'select_ln777_2' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1974 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_6)   --->   "%tmp_85 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_2, i32 26)" [Conv1d/conv1d.cpp:43]   --->   Operation 1974 'bitselect' 'tmp_85' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 1975 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_6)   --->   "%xor_ln779_2 = xor i1 %tmp_85, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1975 'xor' 'xor_ln779_2' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1976 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_6)   --->   "%and_ln779_2 = and i1 %icmp_ln879_4, %xor_ln779_2" [Conv1d/conv1d.cpp:43]   --->   Operation 1976 'and' 'and_ln779_2' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1977 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_6)   --->   "%select_ln416_2 = select i1 %and_ln416_2, i1 %and_ln779_2, i1 %icmp_ln879_5" [Conv1d/conv1d.cpp:43]   --->   Operation 1977 'select' 'select_ln416_2' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1978 [1/1] (0.80ns)   --->   "%and_ln781_2 = and i1 %and_ln416_2, %icmp_ln879_5" [Conv1d/conv1d.cpp:43]   --->   Operation 1978 'and' 'and_ln781_2' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1979 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_8)   --->   "%xor_ln785_4 = xor i1 %select_ln777_2, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1979 'xor' 'xor_ln785_4' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1980 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_8)   --->   "%or_ln785_2 = or i1 %tmp_84, %xor_ln785_4" [Conv1d/conv1d.cpp:43]   --->   Operation 1980 'or' 'or_ln785_2' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1981 [1/1] (0.80ns)   --->   "%xor_ln785_5 = xor i1 %tmp_80, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1981 'xor' 'xor_ln785_5' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1982 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_8)   --->   "%and_ln785_2 = and i1 %or_ln785_2, %xor_ln785_5" [Conv1d/conv1d.cpp:43]   --->   Operation 1982 'and' 'and_ln785_2' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1983 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_6 = and i1 %tmp_84, %select_ln416_2" [Conv1d/conv1d.cpp:43]   --->   Operation 1983 'and' 'and_ln786_6' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1984 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_7)   --->   "%or_ln786_2 = or i1 %and_ln781_2, %and_ln786_6" [Conv1d/conv1d.cpp:43]   --->   Operation 1984 'or' 'or_ln786_2' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1985 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_7)   --->   "%xor_ln786_4 = xor i1 %or_ln786_2, true" [Conv1d/conv1d.cpp:43]   --->   Operation 1985 'xor' 'xor_ln786_4' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1986 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_7 = and i1 %tmp_80, %xor_ln786_4" [Conv1d/conv1d.cpp:43]   --->   Operation 1986 'and' 'and_ln786_7' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1987 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_8 = or i1 %and_ln786_7, %and_ln785_2" [Conv1d/conv1d.cpp:43]   --->   Operation 1987 'or' 'or_ln340_8' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1988 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_132)   --->   "%or_ln340_9 = or i1 %and_ln786_6, %xor_ln785_5" [Conv1d/conv1d.cpp:43]   --->   Operation 1988 'or' 'or_ln340_9' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1989 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_132)   --->   "%or_ln340_10 = or i1 %or_ln340_9, %and_ln781_2" [Conv1d/conv1d.cpp:43]   --->   Operation 1989 'or' 'or_ln340_10' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1990 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_4 = select i1 %or_ln340_8, i16 32767, i16 %add_ln415_2" [Conv1d/conv1d.cpp:43]   --->   Operation 1990 'select' 'select_ln340_4' <Predicate = (!icmp_ln37)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1991 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_132)   --->   "%select_ln388_4 = select i1 %and_ln786_7, i16 -32768, i16 %add_ln415_2" [Conv1d/conv1d.cpp:43]   --->   Operation 1991 'select' 'select_ln388_4' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1992 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_132 = select i1 %or_ln340_10, i16 %select_ln340_4, i16 %select_ln388_4" [Conv1d/conv1d.cpp:43]   --->   Operation 1992 'select' 'select_ln340_132' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1993 [1/1] (0.00ns)   --->   "%sext_ln703_4 = sext i16 %select_ln340_131 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 1993 'sext' 'sext_ln703_4' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 1994 [1/1] (0.00ns)   --->   "%sext_ln703_5 = sext i16 %select_ln340_132 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 1994 'sext' 'sext_ln703_5' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 1995 [1/1] (1.54ns)   --->   "%add_ln1192_2 = add nsw i17 %sext_ln703_4, %sext_ln703_5" [Conv1d/conv1d.cpp:44]   --->   Operation 1995 'add' 'add_ln1192_2' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1996 [1/1] (0.00ns)   --->   "%tmp_86 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_2, i32 16)" [Conv1d/conv1d.cpp:44]   --->   Operation 1996 'bitselect' 'tmp_86' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 1997 [1/1] (1.54ns)   --->   "%add_ln703_2 = add i16 %select_ln340_132, %select_ln340_131" [Conv1d/conv1d.cpp:44]   --->   Operation 1997 'add' 'add_ln703_2' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1998 [1/1] (0.00ns)   --->   "%tmp_87 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_2, i32 15)" [Conv1d/conv1d.cpp:44]   --->   Operation 1998 'bitselect' 'tmp_87' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 1999 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_3)   --->   "%tmp_89 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_3, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 1999 'bitselect' 'tmp_89' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2000 [1/1] (0.00ns)   --->   "%zext_ln415_3 = zext i1 %tmp_90 to i16" [Conv1d/conv1d.cpp:43]   --->   Operation 2000 'zext' 'zext_ln415_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2001 [1/1] (1.54ns)   --->   "%add_ln415_3 = add i16 %zext_ln415_3, %trunc_ln708_3" [Conv1d/conv1d.cpp:43]   --->   Operation 2001 'add' 'add_ln415_3' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2002 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_3)   --->   "%tmp_91 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_3, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 2002 'bitselect' 'tmp_91' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2003 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_3)   --->   "%xor_ln416_3 = xor i1 %tmp_91, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2003 'xor' 'xor_ln416_3' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2004 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_3 = and i1 %tmp_89, %xor_ln416_3" [Conv1d/conv1d.cpp:43]   --->   Operation 2004 'and' 'and_ln416_3' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2005 [1/1] (0.00ns)   --->   "%tmp_92 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_3, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 2005 'bitselect' 'tmp_92' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2006 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_12)   --->   "%select_ln777_3 = select i1 %and_ln416_3, i1 %icmp_ln879_7, i1 %icmp_ln768_3" [Conv1d/conv1d.cpp:43]   --->   Operation 2006 'select' 'select_ln777_3' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2007 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_9)   --->   "%tmp_93 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_3, i32 26)" [Conv1d/conv1d.cpp:43]   --->   Operation 2007 'bitselect' 'tmp_93' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2008 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_9)   --->   "%xor_ln779_3 = xor i1 %tmp_93, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2008 'xor' 'xor_ln779_3' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2009 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_9)   --->   "%and_ln779_3 = and i1 %icmp_ln879_6, %xor_ln779_3" [Conv1d/conv1d.cpp:43]   --->   Operation 2009 'and' 'and_ln779_3' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2010 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_9)   --->   "%select_ln416_3 = select i1 %and_ln416_3, i1 %and_ln779_3, i1 %icmp_ln879_7" [Conv1d/conv1d.cpp:43]   --->   Operation 2010 'select' 'select_ln416_3' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2011 [1/1] (0.80ns)   --->   "%and_ln781_3 = and i1 %and_ln416_3, %icmp_ln879_7" [Conv1d/conv1d.cpp:43]   --->   Operation 2011 'and' 'and_ln781_3' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2012 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_12)   --->   "%xor_ln785_6 = xor i1 %select_ln777_3, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2012 'xor' 'xor_ln785_6' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2013 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_12)   --->   "%or_ln785_3 = or i1 %tmp_92, %xor_ln785_6" [Conv1d/conv1d.cpp:43]   --->   Operation 2013 'or' 'or_ln785_3' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2014 [1/1] (0.80ns)   --->   "%xor_ln785_7 = xor i1 %tmp_88, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2014 'xor' 'xor_ln785_7' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2015 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_12)   --->   "%and_ln785_3 = and i1 %or_ln785_3, %xor_ln785_7" [Conv1d/conv1d.cpp:43]   --->   Operation 2015 'and' 'and_ln785_3' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2016 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_9 = and i1 %tmp_92, %select_ln416_3" [Conv1d/conv1d.cpp:43]   --->   Operation 2016 'and' 'and_ln786_9' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2017 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_10)   --->   "%or_ln786_3 = or i1 %and_ln781_3, %and_ln786_9" [Conv1d/conv1d.cpp:43]   --->   Operation 2017 'or' 'or_ln786_3' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2018 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_10)   --->   "%xor_ln786_6 = xor i1 %or_ln786_3, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2018 'xor' 'xor_ln786_6' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2019 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_10 = and i1 %tmp_88, %xor_ln786_6" [Conv1d/conv1d.cpp:43]   --->   Operation 2019 'and' 'and_ln786_10' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2020 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_12 = or i1 %and_ln786_10, %and_ln785_3" [Conv1d/conv1d.cpp:43]   --->   Operation 2020 'or' 'or_ln340_12' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2021 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_134)   --->   "%or_ln340_13 = or i1 %and_ln786_9, %xor_ln785_7" [Conv1d/conv1d.cpp:43]   --->   Operation 2021 'or' 'or_ln340_13' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2022 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_134)   --->   "%or_ln340_14 = or i1 %or_ln340_13, %and_ln781_3" [Conv1d/conv1d.cpp:43]   --->   Operation 2022 'or' 'or_ln340_14' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2023 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_6 = select i1 %or_ln340_12, i16 32767, i16 %add_ln415_3" [Conv1d/conv1d.cpp:43]   --->   Operation 2023 'select' 'select_ln340_6' <Predicate = (!icmp_ln37)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2024 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_134)   --->   "%select_ln388_6 = select i1 %and_ln786_10, i16 -32768, i16 %add_ln415_3" [Conv1d/conv1d.cpp:43]   --->   Operation 2024 'select' 'select_ln388_6' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2025 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_134 = select i1 %or_ln340_14, i16 %select_ln340_6, i16 %select_ln388_6" [Conv1d/conv1d.cpp:43]   --->   Operation 2025 'select' 'select_ln340_134' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2026 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_9)   --->   "%xor_ln786_9 = xor i1 %tmp_103, true" [Conv1d/conv1d.cpp:44]   --->   Operation 2026 'xor' 'xor_ln786_9' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2027 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_9)   --->   "%and_ln786_14 = and i1 %tmp_102, %xor_ln786_9" [Conv1d/conv1d.cpp:44]   --->   Operation 2027 'and' 'and_ln786_14' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2028 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_137)   --->   "%xor_ln340_8 = xor i1 %tmp_102, %tmp_103" [Conv1d/conv1d.cpp:44]   --->   Operation 2028 'xor' 'xor_ln340_8' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2029 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_137)   --->   "%xor_ln340_9 = xor i1 %tmp_102, true" [Conv1d/conv1d.cpp:44]   --->   Operation 2029 'xor' 'xor_ln340_9' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2030 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_137)   --->   "%or_ln340_19 = or i1 %tmp_103, %xor_ln340_9" [Conv1d/conv1d.cpp:44]   --->   Operation 2030 'or' 'or_ln340_19' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2031 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_137)   --->   "%select_ln340_9 = select i1 %xor_ln340_8, i16 32767, i16 %add_ln703_4" [Conv1d/conv1d.cpp:44]   --->   Operation 2031 'select' 'select_ln340_9' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2032 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln388_9 = select i1 %and_ln786_14, i16 -32768, i16 %add_ln703_4" [Conv1d/conv1d.cpp:44]   --->   Operation 2032 'select' 'select_ln388_9' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2033 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_137 = select i1 %or_ln340_19, i16 %select_ln340_9, i16 %select_ln388_9" [Conv1d/conv1d.cpp:44]   --->   Operation 2033 'select' 'select_ln340_137' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2034 [1/1] (0.00ns)   --->   "%sext_ln703_10 = sext i16 %select_ln340_137 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 2034 'sext' 'sext_ln703_10' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2035 [1/1] (0.00ns)   --->   "%sext_ln703_11 = sext i16 %select_ln340_138 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 2035 'sext' 'sext_ln703_11' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2036 [1/1] (1.54ns)   --->   "%add_ln1192_5 = add nsw i17 %sext_ln703_10, %sext_ln703_11" [Conv1d/conv1d.cpp:44]   --->   Operation 2036 'add' 'add_ln1192_5' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2037 [1/1] (0.00ns)   --->   "%tmp_110 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_5, i32 16)" [Conv1d/conv1d.cpp:44]   --->   Operation 2037 'bitselect' 'tmp_110' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2038 [1/1] (1.54ns)   --->   "%add_ln703_5 = add i16 %select_ln340_138, %select_ln340_137" [Conv1d/conv1d.cpp:44]   --->   Operation 2038 'add' 'add_ln703_5' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2039 [1/1] (0.00ns)   --->   "%tmp_111 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_5, i32 15)" [Conv1d/conv1d.cpp:44]   --->   Operation 2039 'bitselect' 'tmp_111' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2040 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_11)   --->   "%xor_ln786_11 = xor i1 %tmp_111, true" [Conv1d/conv1d.cpp:44]   --->   Operation 2040 'xor' 'xor_ln786_11' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2041 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_11)   --->   "%and_ln786_17 = and i1 %tmp_110, %xor_ln786_11" [Conv1d/conv1d.cpp:44]   --->   Operation 2041 'and' 'and_ln786_17' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2042 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_139)   --->   "%xor_ln340_10 = xor i1 %tmp_110, %tmp_111" [Conv1d/conv1d.cpp:44]   --->   Operation 2042 'xor' 'xor_ln340_10' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2043 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_139)   --->   "%xor_ln340_11 = xor i1 %tmp_110, true" [Conv1d/conv1d.cpp:44]   --->   Operation 2043 'xor' 'xor_ln340_11' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2044 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_139)   --->   "%or_ln340_23 = or i1 %tmp_111, %xor_ln340_11" [Conv1d/conv1d.cpp:44]   --->   Operation 2044 'or' 'or_ln340_23' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2045 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_139)   --->   "%select_ln340_11 = select i1 %xor_ln340_10, i16 32767, i16 %add_ln703_5" [Conv1d/conv1d.cpp:44]   --->   Operation 2045 'select' 'select_ln340_11' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2046 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln388_11 = select i1 %and_ln786_17, i16 -32768, i16 %add_ln703_5" [Conv1d/conv1d.cpp:44]   --->   Operation 2046 'select' 'select_ln388_11' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2047 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_139 = select i1 %or_ln340_23, i16 %select_ln340_11, i16 %select_ln388_11" [Conv1d/conv1d.cpp:44]   --->   Operation 2047 'select' 'select_ln340_139' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2048 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_6)   --->   "%tmp_113 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_6, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 2048 'bitselect' 'tmp_113' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2049 [1/1] (0.00ns)   --->   "%zext_ln415_6 = zext i1 %tmp_114 to i16" [Conv1d/conv1d.cpp:43]   --->   Operation 2049 'zext' 'zext_ln415_6' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2050 [1/1] (1.54ns)   --->   "%add_ln415_6 = add i16 %zext_ln415_6, %trunc_ln708_6" [Conv1d/conv1d.cpp:43]   --->   Operation 2050 'add' 'add_ln415_6' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2051 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_6)   --->   "%tmp_115 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_6, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 2051 'bitselect' 'tmp_115' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2052 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_6)   --->   "%xor_ln416_6 = xor i1 %tmp_115, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2052 'xor' 'xor_ln416_6' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2053 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_6 = and i1 %tmp_113, %xor_ln416_6" [Conv1d/conv1d.cpp:43]   --->   Operation 2053 'and' 'and_ln416_6' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2054 [1/1] (0.00ns)   --->   "%tmp_116 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_6, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 2054 'bitselect' 'tmp_116' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2055 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_24)   --->   "%select_ln777_6 = select i1 %and_ln416_6, i1 %icmp_ln879_13, i1 %icmp_ln768_6" [Conv1d/conv1d.cpp:43]   --->   Operation 2055 'select' 'select_ln777_6' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2056 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_18)   --->   "%tmp_117 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_6, i32 26)" [Conv1d/conv1d.cpp:43]   --->   Operation 2056 'bitselect' 'tmp_117' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2057 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_18)   --->   "%xor_ln779_6 = xor i1 %tmp_117, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2057 'xor' 'xor_ln779_6' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2058 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_18)   --->   "%and_ln779_6 = and i1 %icmp_ln879_12, %xor_ln779_6" [Conv1d/conv1d.cpp:43]   --->   Operation 2058 'and' 'and_ln779_6' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2059 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_18)   --->   "%select_ln416_6 = select i1 %and_ln416_6, i1 %and_ln779_6, i1 %icmp_ln879_13" [Conv1d/conv1d.cpp:43]   --->   Operation 2059 'select' 'select_ln416_6' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2060 [1/1] (0.80ns)   --->   "%and_ln781_6 = and i1 %and_ln416_6, %icmp_ln879_13" [Conv1d/conv1d.cpp:43]   --->   Operation 2060 'and' 'and_ln781_6' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2061 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_24)   --->   "%xor_ln785_12 = xor i1 %select_ln777_6, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2061 'xor' 'xor_ln785_12' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2062 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_24)   --->   "%or_ln785_6 = or i1 %tmp_116, %xor_ln785_12" [Conv1d/conv1d.cpp:43]   --->   Operation 2062 'or' 'or_ln785_6' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2063 [1/1] (0.80ns)   --->   "%xor_ln785_13 = xor i1 %tmp_112, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2063 'xor' 'xor_ln785_13' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2064 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_24)   --->   "%and_ln785_6 = and i1 %or_ln785_6, %xor_ln785_13" [Conv1d/conv1d.cpp:43]   --->   Operation 2064 'and' 'and_ln785_6' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2065 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_18 = and i1 %tmp_116, %select_ln416_6" [Conv1d/conv1d.cpp:43]   --->   Operation 2065 'and' 'and_ln786_18' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2066 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_19)   --->   "%or_ln786_6 = or i1 %and_ln781_6, %and_ln786_18" [Conv1d/conv1d.cpp:43]   --->   Operation 2066 'or' 'or_ln786_6' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2067 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_19)   --->   "%xor_ln786_12 = xor i1 %or_ln786_6, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2067 'xor' 'xor_ln786_12' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2068 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_19 = and i1 %tmp_112, %xor_ln786_12" [Conv1d/conv1d.cpp:43]   --->   Operation 2068 'and' 'and_ln786_19' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2069 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_24 = or i1 %and_ln786_19, %and_ln785_6" [Conv1d/conv1d.cpp:43]   --->   Operation 2069 'or' 'or_ln340_24' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2070 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_140)   --->   "%or_ln340_25 = or i1 %and_ln786_18, %xor_ln785_13" [Conv1d/conv1d.cpp:43]   --->   Operation 2070 'or' 'or_ln340_25' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2071 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_140)   --->   "%or_ln340_26 = or i1 %or_ln340_25, %and_ln781_6" [Conv1d/conv1d.cpp:43]   --->   Operation 2071 'or' 'or_ln340_26' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2072 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_12 = select i1 %or_ln340_24, i16 32767, i16 %add_ln415_6" [Conv1d/conv1d.cpp:43]   --->   Operation 2072 'select' 'select_ln340_12' <Predicate = (!icmp_ln37)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2073 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_140)   --->   "%select_ln388_12 = select i1 %and_ln786_19, i16 -32768, i16 %add_ln415_6" [Conv1d/conv1d.cpp:43]   --->   Operation 2073 'select' 'select_ln388_12' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2074 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_140 = select i1 %or_ln340_26, i16 %select_ln340_12, i16 %select_ln388_12" [Conv1d/conv1d.cpp:43]   --->   Operation 2074 'select' 'select_ln340_140' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2075 [1/1] (0.00ns)   --->   "%sext_ln703_12 = sext i16 %select_ln340_139 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 2075 'sext' 'sext_ln703_12' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2076 [1/1] (0.00ns)   --->   "%sext_ln703_13 = sext i16 %select_ln340_140 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 2076 'sext' 'sext_ln703_13' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2077 [1/1] (1.54ns)   --->   "%add_ln1192_6 = add nsw i17 %sext_ln703_12, %sext_ln703_13" [Conv1d/conv1d.cpp:44]   --->   Operation 2077 'add' 'add_ln1192_6' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2078 [1/1] (0.00ns)   --->   "%tmp_118 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_6, i32 16)" [Conv1d/conv1d.cpp:44]   --->   Operation 2078 'bitselect' 'tmp_118' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2079 [1/1] (1.54ns)   --->   "%add_ln703_6 = add i16 %select_ln340_140, %select_ln340_139" [Conv1d/conv1d.cpp:44]   --->   Operation 2079 'add' 'add_ln703_6' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2080 [1/1] (0.00ns)   --->   "%tmp_119 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_6, i32 15)" [Conv1d/conv1d.cpp:44]   --->   Operation 2080 'bitselect' 'tmp_119' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2081 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_7)   --->   "%tmp_121 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_7, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 2081 'bitselect' 'tmp_121' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2082 [1/1] (0.00ns)   --->   "%zext_ln415_7 = zext i1 %tmp_122 to i16" [Conv1d/conv1d.cpp:43]   --->   Operation 2082 'zext' 'zext_ln415_7' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2083 [1/1] (1.54ns)   --->   "%add_ln415_7 = add i16 %zext_ln415_7, %trunc_ln708_7" [Conv1d/conv1d.cpp:43]   --->   Operation 2083 'add' 'add_ln415_7' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2084 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_7)   --->   "%tmp_123 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_7, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 2084 'bitselect' 'tmp_123' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2085 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_7)   --->   "%xor_ln416_7 = xor i1 %tmp_123, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2085 'xor' 'xor_ln416_7' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2086 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_7 = and i1 %tmp_121, %xor_ln416_7" [Conv1d/conv1d.cpp:43]   --->   Operation 2086 'and' 'and_ln416_7' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2087 [1/1] (0.00ns)   --->   "%tmp_124 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_7, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 2087 'bitselect' 'tmp_124' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2088 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_28)   --->   "%select_ln777_7 = select i1 %and_ln416_7, i1 %icmp_ln879_15, i1 %icmp_ln768_7" [Conv1d/conv1d.cpp:43]   --->   Operation 2088 'select' 'select_ln777_7' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2089 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_21)   --->   "%tmp_125 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_7, i32 26)" [Conv1d/conv1d.cpp:43]   --->   Operation 2089 'bitselect' 'tmp_125' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2090 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_21)   --->   "%xor_ln779_7 = xor i1 %tmp_125, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2090 'xor' 'xor_ln779_7' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2091 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_21)   --->   "%and_ln779_7 = and i1 %icmp_ln879_14, %xor_ln779_7" [Conv1d/conv1d.cpp:43]   --->   Operation 2091 'and' 'and_ln779_7' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2092 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_21)   --->   "%select_ln416_7 = select i1 %and_ln416_7, i1 %and_ln779_7, i1 %icmp_ln879_15" [Conv1d/conv1d.cpp:43]   --->   Operation 2092 'select' 'select_ln416_7' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2093 [1/1] (0.80ns)   --->   "%and_ln781_7 = and i1 %and_ln416_7, %icmp_ln879_15" [Conv1d/conv1d.cpp:43]   --->   Operation 2093 'and' 'and_ln781_7' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2094 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_28)   --->   "%xor_ln785_14 = xor i1 %select_ln777_7, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2094 'xor' 'xor_ln785_14' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2095 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_28)   --->   "%or_ln785_7 = or i1 %tmp_124, %xor_ln785_14" [Conv1d/conv1d.cpp:43]   --->   Operation 2095 'or' 'or_ln785_7' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2096 [1/1] (0.80ns)   --->   "%xor_ln785_15 = xor i1 %tmp_120, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2096 'xor' 'xor_ln785_15' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2097 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_28)   --->   "%and_ln785_7 = and i1 %or_ln785_7, %xor_ln785_15" [Conv1d/conv1d.cpp:43]   --->   Operation 2097 'and' 'and_ln785_7' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2098 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_21 = and i1 %tmp_124, %select_ln416_7" [Conv1d/conv1d.cpp:43]   --->   Operation 2098 'and' 'and_ln786_21' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2099 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_22)   --->   "%or_ln786_7 = or i1 %and_ln781_7, %and_ln786_21" [Conv1d/conv1d.cpp:43]   --->   Operation 2099 'or' 'or_ln786_7' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2100 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_22)   --->   "%xor_ln786_14 = xor i1 %or_ln786_7, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2100 'xor' 'xor_ln786_14' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2101 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_22 = and i1 %tmp_120, %xor_ln786_14" [Conv1d/conv1d.cpp:43]   --->   Operation 2101 'and' 'and_ln786_22' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2102 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_28 = or i1 %and_ln786_22, %and_ln785_7" [Conv1d/conv1d.cpp:43]   --->   Operation 2102 'or' 'or_ln340_28' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2103 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_142)   --->   "%or_ln340_29 = or i1 %and_ln786_21, %xor_ln785_15" [Conv1d/conv1d.cpp:43]   --->   Operation 2103 'or' 'or_ln340_29' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2104 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_142)   --->   "%or_ln340_30 = or i1 %or_ln340_29, %and_ln781_7" [Conv1d/conv1d.cpp:43]   --->   Operation 2104 'or' 'or_ln340_30' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2105 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_14 = select i1 %or_ln340_28, i16 32767, i16 %add_ln415_7" [Conv1d/conv1d.cpp:43]   --->   Operation 2105 'select' 'select_ln340_14' <Predicate = (!icmp_ln37)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2106 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_142)   --->   "%select_ln388_14 = select i1 %and_ln786_22, i16 -32768, i16 %add_ln415_7" [Conv1d/conv1d.cpp:43]   --->   Operation 2106 'select' 'select_ln388_14' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2107 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_142 = select i1 %or_ln340_30, i16 %select_ln340_14, i16 %select_ln388_14" [Conv1d/conv1d.cpp:43]   --->   Operation 2107 'select' 'select_ln340_142' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2108 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_17)   --->   "%xor_ln786_17 = xor i1 %tmp_135, true" [Conv1d/conv1d.cpp:44]   --->   Operation 2108 'xor' 'xor_ln786_17' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2109 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_17)   --->   "%and_ln786_26 = and i1 %tmp_134, %xor_ln786_17" [Conv1d/conv1d.cpp:44]   --->   Operation 2109 'and' 'and_ln786_26' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2110 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_145)   --->   "%xor_ln340_16 = xor i1 %tmp_134, %tmp_135" [Conv1d/conv1d.cpp:44]   --->   Operation 2110 'xor' 'xor_ln340_16' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2111 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_145)   --->   "%xor_ln340_17 = xor i1 %tmp_134, true" [Conv1d/conv1d.cpp:44]   --->   Operation 2111 'xor' 'xor_ln340_17' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2112 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_145)   --->   "%or_ln340_35 = or i1 %tmp_135, %xor_ln340_17" [Conv1d/conv1d.cpp:44]   --->   Operation 2112 'or' 'or_ln340_35' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2113 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_145)   --->   "%select_ln340_17 = select i1 %xor_ln340_16, i16 32767, i16 %add_ln703_8" [Conv1d/conv1d.cpp:44]   --->   Operation 2113 'select' 'select_ln340_17' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2114 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln388_17 = select i1 %and_ln786_26, i16 -32768, i16 %add_ln703_8" [Conv1d/conv1d.cpp:44]   --->   Operation 2114 'select' 'select_ln388_17' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2115 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_145 = select i1 %or_ln340_35, i16 %select_ln340_17, i16 %select_ln388_17" [Conv1d/conv1d.cpp:44]   --->   Operation 2115 'select' 'select_ln340_145' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2116 [1/1] (0.00ns)   --->   "%sext_ln703_18 = sext i16 %select_ln340_145 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 2116 'sext' 'sext_ln703_18' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2117 [1/1] (0.00ns)   --->   "%sext_ln703_19 = sext i16 %select_ln340_146 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 2117 'sext' 'sext_ln703_19' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2118 [1/1] (1.54ns)   --->   "%add_ln1192_9 = add nsw i17 %sext_ln703_18, %sext_ln703_19" [Conv1d/conv1d.cpp:44]   --->   Operation 2118 'add' 'add_ln1192_9' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2119 [1/1] (0.00ns)   --->   "%tmp_142 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_9, i32 16)" [Conv1d/conv1d.cpp:44]   --->   Operation 2119 'bitselect' 'tmp_142' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2120 [1/1] (1.54ns)   --->   "%add_ln703_9 = add i16 %select_ln340_146, %select_ln340_145" [Conv1d/conv1d.cpp:44]   --->   Operation 2120 'add' 'add_ln703_9' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2121 [1/1] (0.00ns)   --->   "%tmp_143 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_9, i32 15)" [Conv1d/conv1d.cpp:44]   --->   Operation 2121 'bitselect' 'tmp_143' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2122 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_19)   --->   "%xor_ln786_19 = xor i1 %tmp_143, true" [Conv1d/conv1d.cpp:44]   --->   Operation 2122 'xor' 'xor_ln786_19' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2123 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_19)   --->   "%and_ln786_29 = and i1 %tmp_142, %xor_ln786_19" [Conv1d/conv1d.cpp:44]   --->   Operation 2123 'and' 'and_ln786_29' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2124 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_147)   --->   "%xor_ln340_18 = xor i1 %tmp_142, %tmp_143" [Conv1d/conv1d.cpp:44]   --->   Operation 2124 'xor' 'xor_ln340_18' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2125 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_147)   --->   "%xor_ln340_19 = xor i1 %tmp_142, true" [Conv1d/conv1d.cpp:44]   --->   Operation 2125 'xor' 'xor_ln340_19' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2126 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_147)   --->   "%or_ln340_39 = or i1 %tmp_143, %xor_ln340_19" [Conv1d/conv1d.cpp:44]   --->   Operation 2126 'or' 'or_ln340_39' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2127 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_147)   --->   "%select_ln340_19 = select i1 %xor_ln340_18, i16 32767, i16 %add_ln703_9" [Conv1d/conv1d.cpp:44]   --->   Operation 2127 'select' 'select_ln340_19' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2128 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln388_19 = select i1 %and_ln786_29, i16 -32768, i16 %add_ln703_9" [Conv1d/conv1d.cpp:44]   --->   Operation 2128 'select' 'select_ln388_19' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2129 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_147 = select i1 %or_ln340_39, i16 %select_ln340_19, i16 %select_ln388_19" [Conv1d/conv1d.cpp:44]   --->   Operation 2129 'select' 'select_ln340_147' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2130 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_10)   --->   "%tmp_145 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_10, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 2130 'bitselect' 'tmp_145' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2131 [1/1] (0.00ns)   --->   "%zext_ln415_10 = zext i1 %tmp_146 to i16" [Conv1d/conv1d.cpp:43]   --->   Operation 2131 'zext' 'zext_ln415_10' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2132 [1/1] (1.54ns)   --->   "%add_ln415_10 = add i16 %zext_ln415_10, %trunc_ln708_s" [Conv1d/conv1d.cpp:43]   --->   Operation 2132 'add' 'add_ln415_10' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2133 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_10)   --->   "%tmp_147 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_10, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 2133 'bitselect' 'tmp_147' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2134 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_10)   --->   "%xor_ln416_10 = xor i1 %tmp_147, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2134 'xor' 'xor_ln416_10' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2135 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_10 = and i1 %tmp_145, %xor_ln416_10" [Conv1d/conv1d.cpp:43]   --->   Operation 2135 'and' 'and_ln416_10' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2136 [1/1] (0.00ns)   --->   "%tmp_148 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_10, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 2136 'bitselect' 'tmp_148' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2137 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_40)   --->   "%select_ln777_10 = select i1 %and_ln416_10, i1 %icmp_ln879_21, i1 %icmp_ln768_10" [Conv1d/conv1d.cpp:43]   --->   Operation 2137 'select' 'select_ln777_10' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2138 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_30)   --->   "%tmp_149 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_10, i32 26)" [Conv1d/conv1d.cpp:43]   --->   Operation 2138 'bitselect' 'tmp_149' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2139 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_30)   --->   "%xor_ln779_10 = xor i1 %tmp_149, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2139 'xor' 'xor_ln779_10' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2140 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_30)   --->   "%and_ln779_10 = and i1 %icmp_ln879_20, %xor_ln779_10" [Conv1d/conv1d.cpp:43]   --->   Operation 2140 'and' 'and_ln779_10' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2141 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_30)   --->   "%select_ln416_10 = select i1 %and_ln416_10, i1 %and_ln779_10, i1 %icmp_ln879_21" [Conv1d/conv1d.cpp:43]   --->   Operation 2141 'select' 'select_ln416_10' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2142 [1/1] (0.80ns)   --->   "%and_ln781_10 = and i1 %and_ln416_10, %icmp_ln879_21" [Conv1d/conv1d.cpp:43]   --->   Operation 2142 'and' 'and_ln781_10' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2143 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_40)   --->   "%xor_ln785_20 = xor i1 %select_ln777_10, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2143 'xor' 'xor_ln785_20' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2144 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_40)   --->   "%or_ln785_10 = or i1 %tmp_148, %xor_ln785_20" [Conv1d/conv1d.cpp:43]   --->   Operation 2144 'or' 'or_ln785_10' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2145 [1/1] (0.80ns)   --->   "%xor_ln785_21 = xor i1 %tmp_144, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2145 'xor' 'xor_ln785_21' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2146 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_40)   --->   "%and_ln785_10 = and i1 %or_ln785_10, %xor_ln785_21" [Conv1d/conv1d.cpp:43]   --->   Operation 2146 'and' 'and_ln785_10' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2147 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_30 = and i1 %tmp_148, %select_ln416_10" [Conv1d/conv1d.cpp:43]   --->   Operation 2147 'and' 'and_ln786_30' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2148 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_31)   --->   "%or_ln786_10 = or i1 %and_ln781_10, %and_ln786_30" [Conv1d/conv1d.cpp:43]   --->   Operation 2148 'or' 'or_ln786_10' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2149 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_31)   --->   "%xor_ln786_20 = xor i1 %or_ln786_10, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2149 'xor' 'xor_ln786_20' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2150 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_31 = and i1 %tmp_144, %xor_ln786_20" [Conv1d/conv1d.cpp:43]   --->   Operation 2150 'and' 'and_ln786_31' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2151 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_40 = or i1 %and_ln786_31, %and_ln785_10" [Conv1d/conv1d.cpp:43]   --->   Operation 2151 'or' 'or_ln340_40' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2152 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_148)   --->   "%or_ln340_41 = or i1 %and_ln786_30, %xor_ln785_21" [Conv1d/conv1d.cpp:43]   --->   Operation 2152 'or' 'or_ln340_41' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2153 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_148)   --->   "%or_ln340_42 = or i1 %or_ln340_41, %and_ln781_10" [Conv1d/conv1d.cpp:43]   --->   Operation 2153 'or' 'or_ln340_42' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2154 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_20 = select i1 %or_ln340_40, i16 32767, i16 %add_ln415_10" [Conv1d/conv1d.cpp:43]   --->   Operation 2154 'select' 'select_ln340_20' <Predicate = (!icmp_ln37)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2155 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_148)   --->   "%select_ln388_20 = select i1 %and_ln786_31, i16 -32768, i16 %add_ln415_10" [Conv1d/conv1d.cpp:43]   --->   Operation 2155 'select' 'select_ln388_20' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2156 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_148 = select i1 %or_ln340_42, i16 %select_ln340_20, i16 %select_ln388_20" [Conv1d/conv1d.cpp:43]   --->   Operation 2156 'select' 'select_ln340_148' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2157 [1/1] (0.00ns)   --->   "%sext_ln703_20 = sext i16 %select_ln340_147 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 2157 'sext' 'sext_ln703_20' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2158 [1/1] (0.00ns)   --->   "%sext_ln703_21 = sext i16 %select_ln340_148 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 2158 'sext' 'sext_ln703_21' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2159 [1/1] (1.54ns)   --->   "%add_ln1192_10 = add nsw i17 %sext_ln703_20, %sext_ln703_21" [Conv1d/conv1d.cpp:44]   --->   Operation 2159 'add' 'add_ln1192_10' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2160 [1/1] (0.00ns)   --->   "%tmp_150 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_10, i32 16)" [Conv1d/conv1d.cpp:44]   --->   Operation 2160 'bitselect' 'tmp_150' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2161 [1/1] (1.54ns)   --->   "%add_ln703_10 = add i16 %select_ln340_148, %select_ln340_147" [Conv1d/conv1d.cpp:44]   --->   Operation 2161 'add' 'add_ln703_10' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2162 [1/1] (0.00ns)   --->   "%tmp_151 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_10, i32 15)" [Conv1d/conv1d.cpp:44]   --->   Operation 2162 'bitselect' 'tmp_151' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2163 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_11)   --->   "%tmp_153 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_11, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 2163 'bitselect' 'tmp_153' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2164 [1/1] (0.00ns)   --->   "%zext_ln415_11 = zext i1 %tmp_154 to i16" [Conv1d/conv1d.cpp:43]   --->   Operation 2164 'zext' 'zext_ln415_11' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2165 [1/1] (1.54ns)   --->   "%add_ln415_11 = add i16 %zext_ln415_11, %trunc_ln708_10" [Conv1d/conv1d.cpp:43]   --->   Operation 2165 'add' 'add_ln415_11' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2166 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_11)   --->   "%tmp_155 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_11, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 2166 'bitselect' 'tmp_155' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2167 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_11)   --->   "%xor_ln416_11 = xor i1 %tmp_155, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2167 'xor' 'xor_ln416_11' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2168 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_11 = and i1 %tmp_153, %xor_ln416_11" [Conv1d/conv1d.cpp:43]   --->   Operation 2168 'and' 'and_ln416_11' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2169 [1/1] (0.00ns)   --->   "%tmp_156 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_11, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 2169 'bitselect' 'tmp_156' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2170 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_44)   --->   "%select_ln777_11 = select i1 %and_ln416_11, i1 %icmp_ln879_23, i1 %icmp_ln768_11" [Conv1d/conv1d.cpp:43]   --->   Operation 2170 'select' 'select_ln777_11' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2171 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_33)   --->   "%tmp_157 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_11, i32 26)" [Conv1d/conv1d.cpp:43]   --->   Operation 2171 'bitselect' 'tmp_157' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2172 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_33)   --->   "%xor_ln779_11 = xor i1 %tmp_157, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2172 'xor' 'xor_ln779_11' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2173 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_33)   --->   "%and_ln779_11 = and i1 %icmp_ln879_22, %xor_ln779_11" [Conv1d/conv1d.cpp:43]   --->   Operation 2173 'and' 'and_ln779_11' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2174 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_33)   --->   "%select_ln416_11 = select i1 %and_ln416_11, i1 %and_ln779_11, i1 %icmp_ln879_23" [Conv1d/conv1d.cpp:43]   --->   Operation 2174 'select' 'select_ln416_11' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2175 [1/1] (0.80ns)   --->   "%and_ln781_11 = and i1 %and_ln416_11, %icmp_ln879_23" [Conv1d/conv1d.cpp:43]   --->   Operation 2175 'and' 'and_ln781_11' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2176 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_44)   --->   "%xor_ln785_22 = xor i1 %select_ln777_11, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2176 'xor' 'xor_ln785_22' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2177 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_44)   --->   "%or_ln785_11 = or i1 %tmp_156, %xor_ln785_22" [Conv1d/conv1d.cpp:43]   --->   Operation 2177 'or' 'or_ln785_11' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2178 [1/1] (0.80ns)   --->   "%xor_ln785_23 = xor i1 %tmp_152, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2178 'xor' 'xor_ln785_23' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2179 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_44)   --->   "%and_ln785_11 = and i1 %or_ln785_11, %xor_ln785_23" [Conv1d/conv1d.cpp:43]   --->   Operation 2179 'and' 'and_ln785_11' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2180 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_33 = and i1 %tmp_156, %select_ln416_11" [Conv1d/conv1d.cpp:43]   --->   Operation 2180 'and' 'and_ln786_33' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2181 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_34)   --->   "%or_ln786_11 = or i1 %and_ln781_11, %and_ln786_33" [Conv1d/conv1d.cpp:43]   --->   Operation 2181 'or' 'or_ln786_11' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2182 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_34)   --->   "%xor_ln786_22 = xor i1 %or_ln786_11, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2182 'xor' 'xor_ln786_22' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2183 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_34 = and i1 %tmp_152, %xor_ln786_22" [Conv1d/conv1d.cpp:43]   --->   Operation 2183 'and' 'and_ln786_34' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2184 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_44 = or i1 %and_ln786_34, %and_ln785_11" [Conv1d/conv1d.cpp:43]   --->   Operation 2184 'or' 'or_ln340_44' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2185 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_150)   --->   "%or_ln340_45 = or i1 %and_ln786_33, %xor_ln785_23" [Conv1d/conv1d.cpp:43]   --->   Operation 2185 'or' 'or_ln340_45' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2186 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_150)   --->   "%or_ln340_46 = or i1 %or_ln340_45, %and_ln781_11" [Conv1d/conv1d.cpp:43]   --->   Operation 2186 'or' 'or_ln340_46' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2187 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_22 = select i1 %or_ln340_44, i16 32767, i16 %add_ln415_11" [Conv1d/conv1d.cpp:43]   --->   Operation 2187 'select' 'select_ln340_22' <Predicate = (!icmp_ln37)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2188 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_150)   --->   "%select_ln388_22 = select i1 %and_ln786_34, i16 -32768, i16 %add_ln415_11" [Conv1d/conv1d.cpp:43]   --->   Operation 2188 'select' 'select_ln388_22' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2189 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_150 = select i1 %or_ln340_46, i16 %select_ln340_22, i16 %select_ln388_22" [Conv1d/conv1d.cpp:43]   --->   Operation 2189 'select' 'select_ln340_150' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2190 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_25)   --->   "%xor_ln786_25 = xor i1 %tmp_167, true" [Conv1d/conv1d.cpp:44]   --->   Operation 2190 'xor' 'xor_ln786_25' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2191 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_25)   --->   "%and_ln786_38 = and i1 %tmp_166, %xor_ln786_25" [Conv1d/conv1d.cpp:44]   --->   Operation 2191 'and' 'and_ln786_38' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2192 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_153)   --->   "%xor_ln340_24 = xor i1 %tmp_166, %tmp_167" [Conv1d/conv1d.cpp:44]   --->   Operation 2192 'xor' 'xor_ln340_24' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2193 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_153)   --->   "%xor_ln340_25 = xor i1 %tmp_166, true" [Conv1d/conv1d.cpp:44]   --->   Operation 2193 'xor' 'xor_ln340_25' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2194 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_153)   --->   "%or_ln340_51 = or i1 %tmp_167, %xor_ln340_25" [Conv1d/conv1d.cpp:44]   --->   Operation 2194 'or' 'or_ln340_51' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2195 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_153)   --->   "%select_ln340_25 = select i1 %xor_ln340_24, i16 32767, i16 %add_ln703_12" [Conv1d/conv1d.cpp:44]   --->   Operation 2195 'select' 'select_ln340_25' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2196 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln388_25 = select i1 %and_ln786_38, i16 -32768, i16 %add_ln703_12" [Conv1d/conv1d.cpp:44]   --->   Operation 2196 'select' 'select_ln388_25' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2197 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_153 = select i1 %or_ln340_51, i16 %select_ln340_25, i16 %select_ln388_25" [Conv1d/conv1d.cpp:44]   --->   Operation 2197 'select' 'select_ln340_153' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2198 [1/1] (0.00ns)   --->   "%sext_ln703_26 = sext i16 %select_ln340_153 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 2198 'sext' 'sext_ln703_26' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2199 [1/1] (0.00ns)   --->   "%sext_ln703_27 = sext i16 %select_ln340_154 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 2199 'sext' 'sext_ln703_27' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2200 [1/1] (1.54ns)   --->   "%add_ln1192_13 = add nsw i17 %sext_ln703_26, %sext_ln703_27" [Conv1d/conv1d.cpp:44]   --->   Operation 2200 'add' 'add_ln1192_13' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2201 [1/1] (0.00ns)   --->   "%tmp_174 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_13, i32 16)" [Conv1d/conv1d.cpp:44]   --->   Operation 2201 'bitselect' 'tmp_174' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2202 [1/1] (1.54ns)   --->   "%add_ln703_13 = add i16 %select_ln340_154, %select_ln340_153" [Conv1d/conv1d.cpp:44]   --->   Operation 2202 'add' 'add_ln703_13' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2203 [1/1] (0.00ns)   --->   "%tmp_175 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_13, i32 15)" [Conv1d/conv1d.cpp:44]   --->   Operation 2203 'bitselect' 'tmp_175' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2204 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_27)   --->   "%xor_ln786_27 = xor i1 %tmp_175, true" [Conv1d/conv1d.cpp:44]   --->   Operation 2204 'xor' 'xor_ln786_27' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2205 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_27)   --->   "%and_ln786_41 = and i1 %tmp_174, %xor_ln786_27" [Conv1d/conv1d.cpp:44]   --->   Operation 2205 'and' 'and_ln786_41' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2206 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_155)   --->   "%xor_ln340_26 = xor i1 %tmp_174, %tmp_175" [Conv1d/conv1d.cpp:44]   --->   Operation 2206 'xor' 'xor_ln340_26' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2207 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_155)   --->   "%xor_ln340_27 = xor i1 %tmp_174, true" [Conv1d/conv1d.cpp:44]   --->   Operation 2207 'xor' 'xor_ln340_27' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2208 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_155)   --->   "%or_ln340_55 = or i1 %tmp_175, %xor_ln340_27" [Conv1d/conv1d.cpp:44]   --->   Operation 2208 'or' 'or_ln340_55' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2209 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_155)   --->   "%select_ln340_27 = select i1 %xor_ln340_26, i16 32767, i16 %add_ln703_13" [Conv1d/conv1d.cpp:44]   --->   Operation 2209 'select' 'select_ln340_27' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2210 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln388_27 = select i1 %and_ln786_41, i16 -32768, i16 %add_ln703_13" [Conv1d/conv1d.cpp:44]   --->   Operation 2210 'select' 'select_ln388_27' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2211 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_155 = select i1 %or_ln340_55, i16 %select_ln340_27, i16 %select_ln388_27" [Conv1d/conv1d.cpp:44]   --->   Operation 2211 'select' 'select_ln340_155' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2212 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_14)   --->   "%tmp_177 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_14, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 2212 'bitselect' 'tmp_177' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2213 [1/1] (0.00ns)   --->   "%zext_ln415_14 = zext i1 %tmp_178 to i16" [Conv1d/conv1d.cpp:43]   --->   Operation 2213 'zext' 'zext_ln415_14' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2214 [1/1] (1.54ns)   --->   "%add_ln415_14 = add i16 %zext_ln415_14, %trunc_ln708_13" [Conv1d/conv1d.cpp:43]   --->   Operation 2214 'add' 'add_ln415_14' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2215 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_14)   --->   "%tmp_179 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_14, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 2215 'bitselect' 'tmp_179' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2216 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_14)   --->   "%xor_ln416_14 = xor i1 %tmp_179, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2216 'xor' 'xor_ln416_14' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2217 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_14 = and i1 %tmp_177, %xor_ln416_14" [Conv1d/conv1d.cpp:43]   --->   Operation 2217 'and' 'and_ln416_14' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2218 [1/1] (0.00ns)   --->   "%tmp_180 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_14, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 2218 'bitselect' 'tmp_180' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2219 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_56)   --->   "%select_ln777_14 = select i1 %and_ln416_14, i1 %icmp_ln879_29, i1 %icmp_ln768_14" [Conv1d/conv1d.cpp:43]   --->   Operation 2219 'select' 'select_ln777_14' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2220 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_42)   --->   "%tmp_181 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_14, i32 26)" [Conv1d/conv1d.cpp:43]   --->   Operation 2220 'bitselect' 'tmp_181' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2221 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_42)   --->   "%xor_ln779_14 = xor i1 %tmp_181, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2221 'xor' 'xor_ln779_14' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2222 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_42)   --->   "%and_ln779_14 = and i1 %icmp_ln879_28, %xor_ln779_14" [Conv1d/conv1d.cpp:43]   --->   Operation 2222 'and' 'and_ln779_14' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2223 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_42)   --->   "%select_ln416_14 = select i1 %and_ln416_14, i1 %and_ln779_14, i1 %icmp_ln879_29" [Conv1d/conv1d.cpp:43]   --->   Operation 2223 'select' 'select_ln416_14' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2224 [1/1] (0.80ns)   --->   "%and_ln781_14 = and i1 %and_ln416_14, %icmp_ln879_29" [Conv1d/conv1d.cpp:43]   --->   Operation 2224 'and' 'and_ln781_14' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2225 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_56)   --->   "%xor_ln785_28 = xor i1 %select_ln777_14, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2225 'xor' 'xor_ln785_28' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2226 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_56)   --->   "%or_ln785_14 = or i1 %tmp_180, %xor_ln785_28" [Conv1d/conv1d.cpp:43]   --->   Operation 2226 'or' 'or_ln785_14' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2227 [1/1] (0.80ns)   --->   "%xor_ln785_29 = xor i1 %tmp_176, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2227 'xor' 'xor_ln785_29' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2228 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_56)   --->   "%and_ln785_14 = and i1 %or_ln785_14, %xor_ln785_29" [Conv1d/conv1d.cpp:43]   --->   Operation 2228 'and' 'and_ln785_14' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2229 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_42 = and i1 %tmp_180, %select_ln416_14" [Conv1d/conv1d.cpp:43]   --->   Operation 2229 'and' 'and_ln786_42' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2230 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_43)   --->   "%or_ln786_14 = or i1 %and_ln781_14, %and_ln786_42" [Conv1d/conv1d.cpp:43]   --->   Operation 2230 'or' 'or_ln786_14' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2231 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_43)   --->   "%xor_ln786_28 = xor i1 %or_ln786_14, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2231 'xor' 'xor_ln786_28' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2232 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_43 = and i1 %tmp_176, %xor_ln786_28" [Conv1d/conv1d.cpp:43]   --->   Operation 2232 'and' 'and_ln786_43' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2233 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_56 = or i1 %and_ln786_43, %and_ln785_14" [Conv1d/conv1d.cpp:43]   --->   Operation 2233 'or' 'or_ln340_56' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2234 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_156)   --->   "%or_ln340_57 = or i1 %and_ln786_42, %xor_ln785_29" [Conv1d/conv1d.cpp:43]   --->   Operation 2234 'or' 'or_ln340_57' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2235 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_156)   --->   "%or_ln340_58 = or i1 %or_ln340_57, %and_ln781_14" [Conv1d/conv1d.cpp:43]   --->   Operation 2235 'or' 'or_ln340_58' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2236 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_28 = select i1 %or_ln340_56, i16 32767, i16 %add_ln415_14" [Conv1d/conv1d.cpp:43]   --->   Operation 2236 'select' 'select_ln340_28' <Predicate = (!icmp_ln37)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2237 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_156)   --->   "%select_ln388_28 = select i1 %and_ln786_43, i16 -32768, i16 %add_ln415_14" [Conv1d/conv1d.cpp:43]   --->   Operation 2237 'select' 'select_ln388_28' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2238 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_156 = select i1 %or_ln340_58, i16 %select_ln340_28, i16 %select_ln388_28" [Conv1d/conv1d.cpp:43]   --->   Operation 2238 'select' 'select_ln340_156' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2239 [1/1] (0.00ns)   --->   "%sext_ln703_28 = sext i16 %select_ln340_155 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 2239 'sext' 'sext_ln703_28' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2240 [1/1] (0.00ns)   --->   "%sext_ln703_29 = sext i16 %select_ln340_156 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 2240 'sext' 'sext_ln703_29' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2241 [1/1] (1.54ns)   --->   "%add_ln1192_14 = add nsw i17 %sext_ln703_28, %sext_ln703_29" [Conv1d/conv1d.cpp:44]   --->   Operation 2241 'add' 'add_ln1192_14' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2242 [1/1] (0.00ns)   --->   "%tmp_182 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_14, i32 16)" [Conv1d/conv1d.cpp:44]   --->   Operation 2242 'bitselect' 'tmp_182' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2243 [1/1] (1.54ns)   --->   "%add_ln703_14 = add i16 %select_ln340_156, %select_ln340_155" [Conv1d/conv1d.cpp:44]   --->   Operation 2243 'add' 'add_ln703_14' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2244 [1/1] (0.00ns)   --->   "%tmp_183 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_14, i32 15)" [Conv1d/conv1d.cpp:44]   --->   Operation 2244 'bitselect' 'tmp_183' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2245 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_15)   --->   "%tmp_185 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_15, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 2245 'bitselect' 'tmp_185' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2246 [1/1] (0.00ns)   --->   "%zext_ln415_15 = zext i1 %tmp_186 to i16" [Conv1d/conv1d.cpp:43]   --->   Operation 2246 'zext' 'zext_ln415_15' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2247 [1/1] (1.54ns)   --->   "%add_ln415_15 = add i16 %zext_ln415_15, %trunc_ln708_14" [Conv1d/conv1d.cpp:43]   --->   Operation 2247 'add' 'add_ln415_15' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2248 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_15)   --->   "%tmp_187 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_15, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 2248 'bitselect' 'tmp_187' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2249 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_15)   --->   "%xor_ln416_15 = xor i1 %tmp_187, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2249 'xor' 'xor_ln416_15' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2250 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_15 = and i1 %tmp_185, %xor_ln416_15" [Conv1d/conv1d.cpp:43]   --->   Operation 2250 'and' 'and_ln416_15' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2251 [1/1] (0.00ns)   --->   "%tmp_188 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_15, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 2251 'bitselect' 'tmp_188' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2252 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_60)   --->   "%select_ln777_15 = select i1 %and_ln416_15, i1 %icmp_ln879_31, i1 %icmp_ln768_15" [Conv1d/conv1d.cpp:43]   --->   Operation 2252 'select' 'select_ln777_15' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2253 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_45)   --->   "%tmp_189 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_15, i32 26)" [Conv1d/conv1d.cpp:43]   --->   Operation 2253 'bitselect' 'tmp_189' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2254 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_45)   --->   "%xor_ln779_15 = xor i1 %tmp_189, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2254 'xor' 'xor_ln779_15' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2255 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_45)   --->   "%and_ln779_15 = and i1 %icmp_ln879_30, %xor_ln779_15" [Conv1d/conv1d.cpp:43]   --->   Operation 2255 'and' 'and_ln779_15' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2256 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_45)   --->   "%select_ln416_15 = select i1 %and_ln416_15, i1 %and_ln779_15, i1 %icmp_ln879_31" [Conv1d/conv1d.cpp:43]   --->   Operation 2256 'select' 'select_ln416_15' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2257 [1/1] (0.80ns)   --->   "%and_ln781_15 = and i1 %and_ln416_15, %icmp_ln879_31" [Conv1d/conv1d.cpp:43]   --->   Operation 2257 'and' 'and_ln781_15' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2258 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_60)   --->   "%xor_ln785_30 = xor i1 %select_ln777_15, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2258 'xor' 'xor_ln785_30' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2259 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_60)   --->   "%or_ln785_15 = or i1 %tmp_188, %xor_ln785_30" [Conv1d/conv1d.cpp:43]   --->   Operation 2259 'or' 'or_ln785_15' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2260 [1/1] (0.80ns)   --->   "%xor_ln785_31 = xor i1 %tmp_184, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2260 'xor' 'xor_ln785_31' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2261 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_60)   --->   "%and_ln785_15 = and i1 %or_ln785_15, %xor_ln785_31" [Conv1d/conv1d.cpp:43]   --->   Operation 2261 'and' 'and_ln785_15' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2262 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_45 = and i1 %tmp_188, %select_ln416_15" [Conv1d/conv1d.cpp:43]   --->   Operation 2262 'and' 'and_ln786_45' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2263 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_46)   --->   "%or_ln786_15 = or i1 %and_ln781_15, %and_ln786_45" [Conv1d/conv1d.cpp:43]   --->   Operation 2263 'or' 'or_ln786_15' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2264 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_46)   --->   "%xor_ln786_30 = xor i1 %or_ln786_15, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2264 'xor' 'xor_ln786_30' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2265 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_46 = and i1 %tmp_184, %xor_ln786_30" [Conv1d/conv1d.cpp:43]   --->   Operation 2265 'and' 'and_ln786_46' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2266 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_60 = or i1 %and_ln786_46, %and_ln785_15" [Conv1d/conv1d.cpp:43]   --->   Operation 2266 'or' 'or_ln340_60' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2267 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_158)   --->   "%or_ln340_61 = or i1 %and_ln786_45, %xor_ln785_31" [Conv1d/conv1d.cpp:43]   --->   Operation 2267 'or' 'or_ln340_61' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2268 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_158)   --->   "%or_ln340_62 = or i1 %or_ln340_61, %and_ln781_15" [Conv1d/conv1d.cpp:43]   --->   Operation 2268 'or' 'or_ln340_62' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2269 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_30 = select i1 %or_ln340_60, i16 32767, i16 %add_ln415_15" [Conv1d/conv1d.cpp:43]   --->   Operation 2269 'select' 'select_ln340_30' <Predicate = (!icmp_ln37)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2270 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_158)   --->   "%select_ln388_30 = select i1 %and_ln786_46, i16 -32768, i16 %add_ln415_15" [Conv1d/conv1d.cpp:43]   --->   Operation 2270 'select' 'select_ln388_30' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2271 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_158 = select i1 %or_ln340_62, i16 %select_ln340_30, i16 %select_ln388_30" [Conv1d/conv1d.cpp:43]   --->   Operation 2271 'select' 'select_ln340_158' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2272 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_33)   --->   "%xor_ln786_33 = xor i1 %tmp_199, true" [Conv1d/conv1d.cpp:44]   --->   Operation 2272 'xor' 'xor_ln786_33' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2273 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_33)   --->   "%and_ln786_50 = and i1 %tmp_198, %xor_ln786_33" [Conv1d/conv1d.cpp:44]   --->   Operation 2273 'and' 'and_ln786_50' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2274 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_161)   --->   "%xor_ln340_32 = xor i1 %tmp_198, %tmp_199" [Conv1d/conv1d.cpp:44]   --->   Operation 2274 'xor' 'xor_ln340_32' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2275 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_161)   --->   "%xor_ln340_33 = xor i1 %tmp_198, true" [Conv1d/conv1d.cpp:44]   --->   Operation 2275 'xor' 'xor_ln340_33' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2276 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_161)   --->   "%or_ln340_67 = or i1 %tmp_199, %xor_ln340_33" [Conv1d/conv1d.cpp:44]   --->   Operation 2276 'or' 'or_ln340_67' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2277 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_161)   --->   "%select_ln340_33 = select i1 %xor_ln340_32, i16 32767, i16 %add_ln703_16" [Conv1d/conv1d.cpp:44]   --->   Operation 2277 'select' 'select_ln340_33' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2278 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln388_33 = select i1 %and_ln786_50, i16 -32768, i16 %add_ln703_16" [Conv1d/conv1d.cpp:44]   --->   Operation 2278 'select' 'select_ln388_33' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2279 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_161 = select i1 %or_ln340_67, i16 %select_ln340_33, i16 %select_ln388_33" [Conv1d/conv1d.cpp:44]   --->   Operation 2279 'select' 'select_ln340_161' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2280 [1/1] (0.00ns)   --->   "%sext_ln703_34 = sext i16 %select_ln340_161 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 2280 'sext' 'sext_ln703_34' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2281 [1/1] (0.00ns)   --->   "%sext_ln703_35 = sext i16 %select_ln340_162 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 2281 'sext' 'sext_ln703_35' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2282 [1/1] (1.54ns)   --->   "%add_ln1192_17 = add nsw i17 %sext_ln703_34, %sext_ln703_35" [Conv1d/conv1d.cpp:44]   --->   Operation 2282 'add' 'add_ln1192_17' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2283 [1/1] (0.00ns)   --->   "%tmp_206 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_17, i32 16)" [Conv1d/conv1d.cpp:44]   --->   Operation 2283 'bitselect' 'tmp_206' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2284 [1/1] (1.54ns)   --->   "%add_ln703_17 = add i16 %select_ln340_162, %select_ln340_161" [Conv1d/conv1d.cpp:44]   --->   Operation 2284 'add' 'add_ln703_17' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2285 [1/1] (0.00ns)   --->   "%tmp_207 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_17, i32 15)" [Conv1d/conv1d.cpp:44]   --->   Operation 2285 'bitselect' 'tmp_207' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2286 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_35)   --->   "%xor_ln786_35 = xor i1 %tmp_207, true" [Conv1d/conv1d.cpp:44]   --->   Operation 2286 'xor' 'xor_ln786_35' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2287 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_35)   --->   "%and_ln786_53 = and i1 %tmp_206, %xor_ln786_35" [Conv1d/conv1d.cpp:44]   --->   Operation 2287 'and' 'and_ln786_53' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2288 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_163)   --->   "%xor_ln340_34 = xor i1 %tmp_206, %tmp_207" [Conv1d/conv1d.cpp:44]   --->   Operation 2288 'xor' 'xor_ln340_34' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2289 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_163)   --->   "%xor_ln340_35 = xor i1 %tmp_206, true" [Conv1d/conv1d.cpp:44]   --->   Operation 2289 'xor' 'xor_ln340_35' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2290 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_163)   --->   "%or_ln340_71 = or i1 %tmp_207, %xor_ln340_35" [Conv1d/conv1d.cpp:44]   --->   Operation 2290 'or' 'or_ln340_71' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2291 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_163)   --->   "%select_ln340_35 = select i1 %xor_ln340_34, i16 32767, i16 %add_ln703_17" [Conv1d/conv1d.cpp:44]   --->   Operation 2291 'select' 'select_ln340_35' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2292 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln388_35 = select i1 %and_ln786_53, i16 -32768, i16 %add_ln703_17" [Conv1d/conv1d.cpp:44]   --->   Operation 2292 'select' 'select_ln388_35' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2293 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_163 = select i1 %or_ln340_71, i16 %select_ln340_35, i16 %select_ln388_35" [Conv1d/conv1d.cpp:44]   --->   Operation 2293 'select' 'select_ln340_163' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2294 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_18)   --->   "%tmp_209 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_18, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 2294 'bitselect' 'tmp_209' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2295 [1/1] (0.00ns)   --->   "%zext_ln415_18 = zext i1 %tmp_210 to i16" [Conv1d/conv1d.cpp:43]   --->   Operation 2295 'zext' 'zext_ln415_18' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2296 [1/1] (1.54ns)   --->   "%add_ln415_18 = add i16 %zext_ln415_18, %trunc_ln708_17" [Conv1d/conv1d.cpp:43]   --->   Operation 2296 'add' 'add_ln415_18' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2297 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_18)   --->   "%tmp_211 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_18, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 2297 'bitselect' 'tmp_211' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2298 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_18)   --->   "%xor_ln416_18 = xor i1 %tmp_211, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2298 'xor' 'xor_ln416_18' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2299 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_18 = and i1 %tmp_209, %xor_ln416_18" [Conv1d/conv1d.cpp:43]   --->   Operation 2299 'and' 'and_ln416_18' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2300 [1/1] (0.00ns)   --->   "%tmp_212 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_18, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 2300 'bitselect' 'tmp_212' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2301 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_72)   --->   "%select_ln777_18 = select i1 %and_ln416_18, i1 %icmp_ln879_37, i1 %icmp_ln768_18" [Conv1d/conv1d.cpp:43]   --->   Operation 2301 'select' 'select_ln777_18' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2302 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_54)   --->   "%tmp_213 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_18, i32 26)" [Conv1d/conv1d.cpp:43]   --->   Operation 2302 'bitselect' 'tmp_213' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2303 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_54)   --->   "%xor_ln779_18 = xor i1 %tmp_213, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2303 'xor' 'xor_ln779_18' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2304 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_54)   --->   "%and_ln779_18 = and i1 %icmp_ln879_36, %xor_ln779_18" [Conv1d/conv1d.cpp:43]   --->   Operation 2304 'and' 'and_ln779_18' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2305 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_54)   --->   "%select_ln416_18 = select i1 %and_ln416_18, i1 %and_ln779_18, i1 %icmp_ln879_37" [Conv1d/conv1d.cpp:43]   --->   Operation 2305 'select' 'select_ln416_18' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2306 [1/1] (0.80ns)   --->   "%and_ln781_18 = and i1 %and_ln416_18, %icmp_ln879_37" [Conv1d/conv1d.cpp:43]   --->   Operation 2306 'and' 'and_ln781_18' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2307 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_72)   --->   "%xor_ln785_36 = xor i1 %select_ln777_18, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2307 'xor' 'xor_ln785_36' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2308 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_72)   --->   "%or_ln785_18 = or i1 %tmp_212, %xor_ln785_36" [Conv1d/conv1d.cpp:43]   --->   Operation 2308 'or' 'or_ln785_18' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2309 [1/1] (0.80ns)   --->   "%xor_ln785_37 = xor i1 %tmp_208, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2309 'xor' 'xor_ln785_37' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2310 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_72)   --->   "%and_ln785_18 = and i1 %or_ln785_18, %xor_ln785_37" [Conv1d/conv1d.cpp:43]   --->   Operation 2310 'and' 'and_ln785_18' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2311 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_54 = and i1 %tmp_212, %select_ln416_18" [Conv1d/conv1d.cpp:43]   --->   Operation 2311 'and' 'and_ln786_54' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2312 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_55)   --->   "%or_ln786_18 = or i1 %and_ln781_18, %and_ln786_54" [Conv1d/conv1d.cpp:43]   --->   Operation 2312 'or' 'or_ln786_18' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2313 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_55)   --->   "%xor_ln786_36 = xor i1 %or_ln786_18, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2313 'xor' 'xor_ln786_36' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2314 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_55 = and i1 %tmp_208, %xor_ln786_36" [Conv1d/conv1d.cpp:43]   --->   Operation 2314 'and' 'and_ln786_55' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2315 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_72 = or i1 %and_ln786_55, %and_ln785_18" [Conv1d/conv1d.cpp:43]   --->   Operation 2315 'or' 'or_ln340_72' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2316 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_164)   --->   "%or_ln340_73 = or i1 %and_ln786_54, %xor_ln785_37" [Conv1d/conv1d.cpp:43]   --->   Operation 2316 'or' 'or_ln340_73' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2317 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_164)   --->   "%or_ln340_74 = or i1 %or_ln340_73, %and_ln781_18" [Conv1d/conv1d.cpp:43]   --->   Operation 2317 'or' 'or_ln340_74' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2318 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_36 = select i1 %or_ln340_72, i16 32767, i16 %add_ln415_18" [Conv1d/conv1d.cpp:43]   --->   Operation 2318 'select' 'select_ln340_36' <Predicate = (!icmp_ln37)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2319 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_164)   --->   "%select_ln388_36 = select i1 %and_ln786_55, i16 -32768, i16 %add_ln415_18" [Conv1d/conv1d.cpp:43]   --->   Operation 2319 'select' 'select_ln388_36' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2320 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_164 = select i1 %or_ln340_74, i16 %select_ln340_36, i16 %select_ln388_36" [Conv1d/conv1d.cpp:43]   --->   Operation 2320 'select' 'select_ln340_164' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2321 [1/1] (0.00ns)   --->   "%sext_ln703_36 = sext i16 %select_ln340_163 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 2321 'sext' 'sext_ln703_36' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2322 [1/1] (0.00ns)   --->   "%sext_ln703_37 = sext i16 %select_ln340_164 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 2322 'sext' 'sext_ln703_37' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2323 [1/1] (1.54ns)   --->   "%add_ln1192_18 = add nsw i17 %sext_ln703_36, %sext_ln703_37" [Conv1d/conv1d.cpp:44]   --->   Operation 2323 'add' 'add_ln1192_18' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2324 [1/1] (0.00ns)   --->   "%tmp_214 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_18, i32 16)" [Conv1d/conv1d.cpp:44]   --->   Operation 2324 'bitselect' 'tmp_214' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2325 [1/1] (1.54ns)   --->   "%add_ln703_18 = add i16 %select_ln340_164, %select_ln340_163" [Conv1d/conv1d.cpp:44]   --->   Operation 2325 'add' 'add_ln703_18' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2326 [1/1] (0.00ns)   --->   "%tmp_215 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_18, i32 15)" [Conv1d/conv1d.cpp:44]   --->   Operation 2326 'bitselect' 'tmp_215' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2327 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_19)   --->   "%tmp_217 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_19, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 2327 'bitselect' 'tmp_217' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2328 [1/1] (0.00ns)   --->   "%zext_ln415_19 = zext i1 %tmp_218 to i16" [Conv1d/conv1d.cpp:43]   --->   Operation 2328 'zext' 'zext_ln415_19' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2329 [1/1] (1.54ns)   --->   "%add_ln415_19 = add i16 %zext_ln415_19, %trunc_ln708_18" [Conv1d/conv1d.cpp:43]   --->   Operation 2329 'add' 'add_ln415_19' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2330 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_19)   --->   "%tmp_219 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_19, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 2330 'bitselect' 'tmp_219' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2331 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_19)   --->   "%xor_ln416_19 = xor i1 %tmp_219, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2331 'xor' 'xor_ln416_19' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2332 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_19 = and i1 %tmp_217, %xor_ln416_19" [Conv1d/conv1d.cpp:43]   --->   Operation 2332 'and' 'and_ln416_19' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2333 [1/1] (0.00ns)   --->   "%tmp_220 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_19, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 2333 'bitselect' 'tmp_220' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2334 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_76)   --->   "%select_ln777_19 = select i1 %and_ln416_19, i1 %icmp_ln879_39, i1 %icmp_ln768_19" [Conv1d/conv1d.cpp:43]   --->   Operation 2334 'select' 'select_ln777_19' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2335 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_57)   --->   "%tmp_221 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_19, i32 26)" [Conv1d/conv1d.cpp:43]   --->   Operation 2335 'bitselect' 'tmp_221' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2336 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_57)   --->   "%xor_ln779_19 = xor i1 %tmp_221, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2336 'xor' 'xor_ln779_19' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2337 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_57)   --->   "%and_ln779_19 = and i1 %icmp_ln879_38, %xor_ln779_19" [Conv1d/conv1d.cpp:43]   --->   Operation 2337 'and' 'and_ln779_19' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2338 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_57)   --->   "%select_ln416_19 = select i1 %and_ln416_19, i1 %and_ln779_19, i1 %icmp_ln879_39" [Conv1d/conv1d.cpp:43]   --->   Operation 2338 'select' 'select_ln416_19' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2339 [1/1] (0.80ns)   --->   "%and_ln781_19 = and i1 %and_ln416_19, %icmp_ln879_39" [Conv1d/conv1d.cpp:43]   --->   Operation 2339 'and' 'and_ln781_19' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2340 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_76)   --->   "%xor_ln785_38 = xor i1 %select_ln777_19, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2340 'xor' 'xor_ln785_38' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2341 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_76)   --->   "%or_ln785_19 = or i1 %tmp_220, %xor_ln785_38" [Conv1d/conv1d.cpp:43]   --->   Operation 2341 'or' 'or_ln785_19' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2342 [1/1] (0.80ns)   --->   "%xor_ln785_39 = xor i1 %tmp_216, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2342 'xor' 'xor_ln785_39' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2343 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_76)   --->   "%and_ln785_19 = and i1 %or_ln785_19, %xor_ln785_39" [Conv1d/conv1d.cpp:43]   --->   Operation 2343 'and' 'and_ln785_19' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2344 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_57 = and i1 %tmp_220, %select_ln416_19" [Conv1d/conv1d.cpp:43]   --->   Operation 2344 'and' 'and_ln786_57' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2345 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_58)   --->   "%or_ln786_19 = or i1 %and_ln781_19, %and_ln786_57" [Conv1d/conv1d.cpp:43]   --->   Operation 2345 'or' 'or_ln786_19' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2346 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_58)   --->   "%xor_ln786_38 = xor i1 %or_ln786_19, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2346 'xor' 'xor_ln786_38' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2347 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_58 = and i1 %tmp_216, %xor_ln786_38" [Conv1d/conv1d.cpp:43]   --->   Operation 2347 'and' 'and_ln786_58' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2348 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_76 = or i1 %and_ln786_58, %and_ln785_19" [Conv1d/conv1d.cpp:43]   --->   Operation 2348 'or' 'or_ln340_76' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2349 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_166)   --->   "%or_ln340_77 = or i1 %and_ln786_57, %xor_ln785_39" [Conv1d/conv1d.cpp:43]   --->   Operation 2349 'or' 'or_ln340_77' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2350 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_166)   --->   "%or_ln340_78 = or i1 %or_ln340_77, %and_ln781_19" [Conv1d/conv1d.cpp:43]   --->   Operation 2350 'or' 'or_ln340_78' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2351 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_38 = select i1 %or_ln340_76, i16 32767, i16 %add_ln415_19" [Conv1d/conv1d.cpp:43]   --->   Operation 2351 'select' 'select_ln340_38' <Predicate = (!icmp_ln37)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2352 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_166)   --->   "%select_ln388_38 = select i1 %and_ln786_58, i16 -32768, i16 %add_ln415_19" [Conv1d/conv1d.cpp:43]   --->   Operation 2352 'select' 'select_ln388_38' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2353 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_166 = select i1 %or_ln340_78, i16 %select_ln340_38, i16 %select_ln388_38" [Conv1d/conv1d.cpp:43]   --->   Operation 2353 'select' 'select_ln340_166' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2354 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_41)   --->   "%xor_ln786_41 = xor i1 %tmp_231, true" [Conv1d/conv1d.cpp:44]   --->   Operation 2354 'xor' 'xor_ln786_41' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2355 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_41)   --->   "%and_ln786_62 = and i1 %tmp_230, %xor_ln786_41" [Conv1d/conv1d.cpp:44]   --->   Operation 2355 'and' 'and_ln786_62' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2356 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_169)   --->   "%xor_ln340_40 = xor i1 %tmp_230, %tmp_231" [Conv1d/conv1d.cpp:44]   --->   Operation 2356 'xor' 'xor_ln340_40' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2357 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_169)   --->   "%xor_ln340_41 = xor i1 %tmp_230, true" [Conv1d/conv1d.cpp:44]   --->   Operation 2357 'xor' 'xor_ln340_41' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2358 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_169)   --->   "%or_ln340_83 = or i1 %tmp_231, %xor_ln340_41" [Conv1d/conv1d.cpp:44]   --->   Operation 2358 'or' 'or_ln340_83' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2359 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_169)   --->   "%select_ln340_41 = select i1 %xor_ln340_40, i16 32767, i16 %add_ln703_20" [Conv1d/conv1d.cpp:44]   --->   Operation 2359 'select' 'select_ln340_41' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2360 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln388_41 = select i1 %and_ln786_62, i16 -32768, i16 %add_ln703_20" [Conv1d/conv1d.cpp:44]   --->   Operation 2360 'select' 'select_ln388_41' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2361 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_169 = select i1 %or_ln340_83, i16 %select_ln340_41, i16 %select_ln388_41" [Conv1d/conv1d.cpp:44]   --->   Operation 2361 'select' 'select_ln340_169' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2362 [1/1] (0.00ns)   --->   "%sext_ln703_42 = sext i16 %select_ln340_169 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 2362 'sext' 'sext_ln703_42' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2363 [1/1] (0.00ns)   --->   "%sext_ln703_43 = sext i16 %select_ln340_170 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 2363 'sext' 'sext_ln703_43' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2364 [1/1] (1.54ns)   --->   "%add_ln1192_21 = add nsw i17 %sext_ln703_42, %sext_ln703_43" [Conv1d/conv1d.cpp:44]   --->   Operation 2364 'add' 'add_ln1192_21' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2365 [1/1] (0.00ns)   --->   "%tmp_238 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_21, i32 16)" [Conv1d/conv1d.cpp:44]   --->   Operation 2365 'bitselect' 'tmp_238' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2366 [1/1] (1.54ns)   --->   "%add_ln703_21 = add i16 %select_ln340_170, %select_ln340_169" [Conv1d/conv1d.cpp:44]   --->   Operation 2366 'add' 'add_ln703_21' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2367 [1/1] (0.00ns)   --->   "%tmp_239 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_21, i32 15)" [Conv1d/conv1d.cpp:44]   --->   Operation 2367 'bitselect' 'tmp_239' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2368 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_43)   --->   "%xor_ln786_43 = xor i1 %tmp_239, true" [Conv1d/conv1d.cpp:44]   --->   Operation 2368 'xor' 'xor_ln786_43' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2369 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_43)   --->   "%and_ln786_65 = and i1 %tmp_238, %xor_ln786_43" [Conv1d/conv1d.cpp:44]   --->   Operation 2369 'and' 'and_ln786_65' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2370 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_171)   --->   "%xor_ln340_42 = xor i1 %tmp_238, %tmp_239" [Conv1d/conv1d.cpp:44]   --->   Operation 2370 'xor' 'xor_ln340_42' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2371 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_171)   --->   "%xor_ln340_43 = xor i1 %tmp_238, true" [Conv1d/conv1d.cpp:44]   --->   Operation 2371 'xor' 'xor_ln340_43' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2372 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_171)   --->   "%or_ln340_87 = or i1 %tmp_239, %xor_ln340_43" [Conv1d/conv1d.cpp:44]   --->   Operation 2372 'or' 'or_ln340_87' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2373 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_171)   --->   "%select_ln340_43 = select i1 %xor_ln340_42, i16 32767, i16 %add_ln703_21" [Conv1d/conv1d.cpp:44]   --->   Operation 2373 'select' 'select_ln340_43' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2374 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln388_43 = select i1 %and_ln786_65, i16 -32768, i16 %add_ln703_21" [Conv1d/conv1d.cpp:44]   --->   Operation 2374 'select' 'select_ln388_43' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2375 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_171 = select i1 %or_ln340_87, i16 %select_ln340_43, i16 %select_ln388_43" [Conv1d/conv1d.cpp:44]   --->   Operation 2375 'select' 'select_ln340_171' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2376 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_22)   --->   "%tmp_241 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_22, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 2376 'bitselect' 'tmp_241' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2377 [1/1] (0.00ns)   --->   "%zext_ln415_22 = zext i1 %tmp_242 to i16" [Conv1d/conv1d.cpp:43]   --->   Operation 2377 'zext' 'zext_ln415_22' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2378 [1/1] (1.54ns)   --->   "%add_ln415_22 = add i16 %zext_ln415_22, %trunc_ln708_21" [Conv1d/conv1d.cpp:43]   --->   Operation 2378 'add' 'add_ln415_22' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2379 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_22)   --->   "%tmp_243 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_22, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 2379 'bitselect' 'tmp_243' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2380 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_22)   --->   "%xor_ln416_22 = xor i1 %tmp_243, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2380 'xor' 'xor_ln416_22' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2381 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_22 = and i1 %tmp_241, %xor_ln416_22" [Conv1d/conv1d.cpp:43]   --->   Operation 2381 'and' 'and_ln416_22' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2382 [1/1] (0.00ns)   --->   "%tmp_244 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_22, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 2382 'bitselect' 'tmp_244' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2383 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_88)   --->   "%select_ln777_22 = select i1 %and_ln416_22, i1 %icmp_ln879_45, i1 %icmp_ln768_22" [Conv1d/conv1d.cpp:43]   --->   Operation 2383 'select' 'select_ln777_22' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2384 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_66)   --->   "%tmp_245 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_22, i32 26)" [Conv1d/conv1d.cpp:43]   --->   Operation 2384 'bitselect' 'tmp_245' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2385 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_66)   --->   "%xor_ln779_22 = xor i1 %tmp_245, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2385 'xor' 'xor_ln779_22' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2386 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_66)   --->   "%and_ln779_22 = and i1 %icmp_ln879_44, %xor_ln779_22" [Conv1d/conv1d.cpp:43]   --->   Operation 2386 'and' 'and_ln779_22' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2387 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_66)   --->   "%select_ln416_22 = select i1 %and_ln416_22, i1 %and_ln779_22, i1 %icmp_ln879_45" [Conv1d/conv1d.cpp:43]   --->   Operation 2387 'select' 'select_ln416_22' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2388 [1/1] (0.80ns)   --->   "%and_ln781_22 = and i1 %and_ln416_22, %icmp_ln879_45" [Conv1d/conv1d.cpp:43]   --->   Operation 2388 'and' 'and_ln781_22' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2389 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_88)   --->   "%xor_ln785_44 = xor i1 %select_ln777_22, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2389 'xor' 'xor_ln785_44' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2390 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_88)   --->   "%or_ln785_22 = or i1 %tmp_244, %xor_ln785_44" [Conv1d/conv1d.cpp:43]   --->   Operation 2390 'or' 'or_ln785_22' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2391 [1/1] (0.80ns)   --->   "%xor_ln785_45 = xor i1 %tmp_240, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2391 'xor' 'xor_ln785_45' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2392 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_88)   --->   "%and_ln785_22 = and i1 %or_ln785_22, %xor_ln785_45" [Conv1d/conv1d.cpp:43]   --->   Operation 2392 'and' 'and_ln785_22' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2393 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_66 = and i1 %tmp_244, %select_ln416_22" [Conv1d/conv1d.cpp:43]   --->   Operation 2393 'and' 'and_ln786_66' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2394 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_67)   --->   "%or_ln786_22 = or i1 %and_ln781_22, %and_ln786_66" [Conv1d/conv1d.cpp:43]   --->   Operation 2394 'or' 'or_ln786_22' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2395 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_67)   --->   "%xor_ln786_44 = xor i1 %or_ln786_22, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2395 'xor' 'xor_ln786_44' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2396 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_67 = and i1 %tmp_240, %xor_ln786_44" [Conv1d/conv1d.cpp:43]   --->   Operation 2396 'and' 'and_ln786_67' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2397 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_88 = or i1 %and_ln786_67, %and_ln785_22" [Conv1d/conv1d.cpp:43]   --->   Operation 2397 'or' 'or_ln340_88' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2398 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_172)   --->   "%or_ln340_89 = or i1 %and_ln786_66, %xor_ln785_45" [Conv1d/conv1d.cpp:43]   --->   Operation 2398 'or' 'or_ln340_89' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2399 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_172)   --->   "%or_ln340_90 = or i1 %or_ln340_89, %and_ln781_22" [Conv1d/conv1d.cpp:43]   --->   Operation 2399 'or' 'or_ln340_90' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2400 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_44 = select i1 %or_ln340_88, i16 32767, i16 %add_ln415_22" [Conv1d/conv1d.cpp:43]   --->   Operation 2400 'select' 'select_ln340_44' <Predicate = (!icmp_ln37)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2401 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_172)   --->   "%select_ln388_44 = select i1 %and_ln786_67, i16 -32768, i16 %add_ln415_22" [Conv1d/conv1d.cpp:43]   --->   Operation 2401 'select' 'select_ln388_44' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2402 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_172 = select i1 %or_ln340_90, i16 %select_ln340_44, i16 %select_ln388_44" [Conv1d/conv1d.cpp:43]   --->   Operation 2402 'select' 'select_ln340_172' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2403 [1/1] (0.00ns)   --->   "%sext_ln703_44 = sext i16 %select_ln340_171 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 2403 'sext' 'sext_ln703_44' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2404 [1/1] (0.00ns)   --->   "%sext_ln703_45 = sext i16 %select_ln340_172 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 2404 'sext' 'sext_ln703_45' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2405 [1/1] (1.54ns)   --->   "%add_ln1192_22 = add nsw i17 %sext_ln703_44, %sext_ln703_45" [Conv1d/conv1d.cpp:44]   --->   Operation 2405 'add' 'add_ln1192_22' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2406 [1/1] (0.00ns)   --->   "%tmp_246 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_22, i32 16)" [Conv1d/conv1d.cpp:44]   --->   Operation 2406 'bitselect' 'tmp_246' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2407 [1/1] (1.54ns)   --->   "%add_ln703_22 = add i16 %select_ln340_172, %select_ln340_171" [Conv1d/conv1d.cpp:44]   --->   Operation 2407 'add' 'add_ln703_22' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2408 [1/1] (0.00ns)   --->   "%tmp_247 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_22, i32 15)" [Conv1d/conv1d.cpp:44]   --->   Operation 2408 'bitselect' 'tmp_247' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2409 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_23)   --->   "%tmp_249 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_23, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 2409 'bitselect' 'tmp_249' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2410 [1/1] (0.00ns)   --->   "%zext_ln415_23 = zext i1 %tmp_250 to i16" [Conv1d/conv1d.cpp:43]   --->   Operation 2410 'zext' 'zext_ln415_23' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2411 [1/1] (1.54ns)   --->   "%add_ln415_23 = add i16 %zext_ln415_23, %trunc_ln708_22" [Conv1d/conv1d.cpp:43]   --->   Operation 2411 'add' 'add_ln415_23' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2412 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_23)   --->   "%tmp_251 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_23, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 2412 'bitselect' 'tmp_251' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2413 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_23)   --->   "%xor_ln416_23 = xor i1 %tmp_251, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2413 'xor' 'xor_ln416_23' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2414 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_23 = and i1 %tmp_249, %xor_ln416_23" [Conv1d/conv1d.cpp:43]   --->   Operation 2414 'and' 'and_ln416_23' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2415 [1/1] (0.00ns)   --->   "%tmp_252 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_23, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 2415 'bitselect' 'tmp_252' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2416 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_92)   --->   "%select_ln777_23 = select i1 %and_ln416_23, i1 %icmp_ln879_47, i1 %icmp_ln768_23" [Conv1d/conv1d.cpp:43]   --->   Operation 2416 'select' 'select_ln777_23' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2417 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_69)   --->   "%tmp_253 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_23, i32 26)" [Conv1d/conv1d.cpp:43]   --->   Operation 2417 'bitselect' 'tmp_253' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2418 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_69)   --->   "%xor_ln779_23 = xor i1 %tmp_253, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2418 'xor' 'xor_ln779_23' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2419 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_69)   --->   "%and_ln779_23 = and i1 %icmp_ln879_46, %xor_ln779_23" [Conv1d/conv1d.cpp:43]   --->   Operation 2419 'and' 'and_ln779_23' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2420 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_69)   --->   "%select_ln416_23 = select i1 %and_ln416_23, i1 %and_ln779_23, i1 %icmp_ln879_47" [Conv1d/conv1d.cpp:43]   --->   Operation 2420 'select' 'select_ln416_23' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2421 [1/1] (0.80ns)   --->   "%and_ln781_23 = and i1 %and_ln416_23, %icmp_ln879_47" [Conv1d/conv1d.cpp:43]   --->   Operation 2421 'and' 'and_ln781_23' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2422 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_92)   --->   "%xor_ln785_46 = xor i1 %select_ln777_23, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2422 'xor' 'xor_ln785_46' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2423 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_92)   --->   "%or_ln785_23 = or i1 %tmp_252, %xor_ln785_46" [Conv1d/conv1d.cpp:43]   --->   Operation 2423 'or' 'or_ln785_23' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2424 [1/1] (0.80ns)   --->   "%xor_ln785_47 = xor i1 %tmp_248, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2424 'xor' 'xor_ln785_47' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2425 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_92)   --->   "%and_ln785_23 = and i1 %or_ln785_23, %xor_ln785_47" [Conv1d/conv1d.cpp:43]   --->   Operation 2425 'and' 'and_ln785_23' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2426 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_69 = and i1 %tmp_252, %select_ln416_23" [Conv1d/conv1d.cpp:43]   --->   Operation 2426 'and' 'and_ln786_69' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2427 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_70)   --->   "%or_ln786_23 = or i1 %and_ln781_23, %and_ln786_69" [Conv1d/conv1d.cpp:43]   --->   Operation 2427 'or' 'or_ln786_23' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2428 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_70)   --->   "%xor_ln786_46 = xor i1 %or_ln786_23, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2428 'xor' 'xor_ln786_46' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2429 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_70 = and i1 %tmp_248, %xor_ln786_46" [Conv1d/conv1d.cpp:43]   --->   Operation 2429 'and' 'and_ln786_70' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2430 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_92 = or i1 %and_ln786_70, %and_ln785_23" [Conv1d/conv1d.cpp:43]   --->   Operation 2430 'or' 'or_ln340_92' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2431 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_174)   --->   "%or_ln340_93 = or i1 %and_ln786_69, %xor_ln785_47" [Conv1d/conv1d.cpp:43]   --->   Operation 2431 'or' 'or_ln340_93' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2432 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_174)   --->   "%or_ln340_94 = or i1 %or_ln340_93, %and_ln781_23" [Conv1d/conv1d.cpp:43]   --->   Operation 2432 'or' 'or_ln340_94' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2433 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_46 = select i1 %or_ln340_92, i16 32767, i16 %add_ln415_23" [Conv1d/conv1d.cpp:43]   --->   Operation 2433 'select' 'select_ln340_46' <Predicate = (!icmp_ln37)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2434 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_174)   --->   "%select_ln388_46 = select i1 %and_ln786_70, i16 -32768, i16 %add_ln415_23" [Conv1d/conv1d.cpp:43]   --->   Operation 2434 'select' 'select_ln388_46' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2435 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_174 = select i1 %or_ln340_94, i16 %select_ln340_46, i16 %select_ln388_46" [Conv1d/conv1d.cpp:43]   --->   Operation 2435 'select' 'select_ln340_174' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2436 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_49)   --->   "%xor_ln786_49 = xor i1 %tmp_263, true" [Conv1d/conv1d.cpp:44]   --->   Operation 2436 'xor' 'xor_ln786_49' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2437 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_49)   --->   "%and_ln786_74 = and i1 %tmp_262, %xor_ln786_49" [Conv1d/conv1d.cpp:44]   --->   Operation 2437 'and' 'and_ln786_74' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2438 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_177)   --->   "%xor_ln340_48 = xor i1 %tmp_262, %tmp_263" [Conv1d/conv1d.cpp:44]   --->   Operation 2438 'xor' 'xor_ln340_48' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2439 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_177)   --->   "%xor_ln340_49 = xor i1 %tmp_262, true" [Conv1d/conv1d.cpp:44]   --->   Operation 2439 'xor' 'xor_ln340_49' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2440 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_177)   --->   "%or_ln340_99 = or i1 %tmp_263, %xor_ln340_49" [Conv1d/conv1d.cpp:44]   --->   Operation 2440 'or' 'or_ln340_99' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2441 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_177)   --->   "%select_ln340_49 = select i1 %xor_ln340_48, i16 32767, i16 %add_ln703_24" [Conv1d/conv1d.cpp:44]   --->   Operation 2441 'select' 'select_ln340_49' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2442 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln388_49 = select i1 %and_ln786_74, i16 -32768, i16 %add_ln703_24" [Conv1d/conv1d.cpp:44]   --->   Operation 2442 'select' 'select_ln388_49' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2443 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_177 = select i1 %or_ln340_99, i16 %select_ln340_49, i16 %select_ln388_49" [Conv1d/conv1d.cpp:44]   --->   Operation 2443 'select' 'select_ln340_177' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2444 [1/1] (0.00ns)   --->   "%sext_ln703_50 = sext i16 %select_ln340_177 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 2444 'sext' 'sext_ln703_50' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2445 [1/1] (0.00ns)   --->   "%sext_ln703_51 = sext i16 %select_ln340_178 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 2445 'sext' 'sext_ln703_51' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2446 [1/1] (1.54ns)   --->   "%add_ln1192_25 = add nsw i17 %sext_ln703_50, %sext_ln703_51" [Conv1d/conv1d.cpp:44]   --->   Operation 2446 'add' 'add_ln1192_25' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2447 [1/1] (0.00ns)   --->   "%tmp_270 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_25, i32 16)" [Conv1d/conv1d.cpp:44]   --->   Operation 2447 'bitselect' 'tmp_270' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2448 [1/1] (1.54ns)   --->   "%add_ln703_25 = add i16 %select_ln340_178, %select_ln340_177" [Conv1d/conv1d.cpp:44]   --->   Operation 2448 'add' 'add_ln703_25' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2449 [1/1] (0.00ns)   --->   "%tmp_271 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_25, i32 15)" [Conv1d/conv1d.cpp:44]   --->   Operation 2449 'bitselect' 'tmp_271' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2450 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_51)   --->   "%xor_ln786_51 = xor i1 %tmp_271, true" [Conv1d/conv1d.cpp:44]   --->   Operation 2450 'xor' 'xor_ln786_51' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2451 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_51)   --->   "%and_ln786_77 = and i1 %tmp_270, %xor_ln786_51" [Conv1d/conv1d.cpp:44]   --->   Operation 2451 'and' 'and_ln786_77' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2452 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_179)   --->   "%xor_ln340_50 = xor i1 %tmp_270, %tmp_271" [Conv1d/conv1d.cpp:44]   --->   Operation 2452 'xor' 'xor_ln340_50' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2453 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_179)   --->   "%xor_ln340_51 = xor i1 %tmp_270, true" [Conv1d/conv1d.cpp:44]   --->   Operation 2453 'xor' 'xor_ln340_51' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2454 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_179)   --->   "%or_ln340_103 = or i1 %tmp_271, %xor_ln340_51" [Conv1d/conv1d.cpp:44]   --->   Operation 2454 'or' 'or_ln340_103' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2455 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_179)   --->   "%select_ln340_51 = select i1 %xor_ln340_50, i16 32767, i16 %add_ln703_25" [Conv1d/conv1d.cpp:44]   --->   Operation 2455 'select' 'select_ln340_51' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2456 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln388_51 = select i1 %and_ln786_77, i16 -32768, i16 %add_ln703_25" [Conv1d/conv1d.cpp:44]   --->   Operation 2456 'select' 'select_ln388_51' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2457 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_179 = select i1 %or_ln340_103, i16 %select_ln340_51, i16 %select_ln388_51" [Conv1d/conv1d.cpp:44]   --->   Operation 2457 'select' 'select_ln340_179' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2458 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_26)   --->   "%tmp_273 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_26, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 2458 'bitselect' 'tmp_273' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2459 [1/1] (0.00ns)   --->   "%zext_ln415_26 = zext i1 %tmp_274 to i16" [Conv1d/conv1d.cpp:43]   --->   Operation 2459 'zext' 'zext_ln415_26' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2460 [1/1] (1.54ns)   --->   "%add_ln415_26 = add i16 %zext_ln415_26, %trunc_ln708_25" [Conv1d/conv1d.cpp:43]   --->   Operation 2460 'add' 'add_ln415_26' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2461 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_26)   --->   "%tmp_275 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_26, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 2461 'bitselect' 'tmp_275' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2462 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_26)   --->   "%xor_ln416_26 = xor i1 %tmp_275, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2462 'xor' 'xor_ln416_26' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2463 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_26 = and i1 %tmp_273, %xor_ln416_26" [Conv1d/conv1d.cpp:43]   --->   Operation 2463 'and' 'and_ln416_26' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2464 [1/1] (0.00ns)   --->   "%tmp_276 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_26, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 2464 'bitselect' 'tmp_276' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2465 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_104)   --->   "%select_ln777_26 = select i1 %and_ln416_26, i1 %icmp_ln879_53, i1 %icmp_ln768_26" [Conv1d/conv1d.cpp:43]   --->   Operation 2465 'select' 'select_ln777_26' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2466 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_78)   --->   "%tmp_277 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_26, i32 26)" [Conv1d/conv1d.cpp:43]   --->   Operation 2466 'bitselect' 'tmp_277' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2467 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_78)   --->   "%xor_ln779_26 = xor i1 %tmp_277, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2467 'xor' 'xor_ln779_26' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2468 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_78)   --->   "%and_ln779_26 = and i1 %icmp_ln879_52, %xor_ln779_26" [Conv1d/conv1d.cpp:43]   --->   Operation 2468 'and' 'and_ln779_26' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2469 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_78)   --->   "%select_ln416_26 = select i1 %and_ln416_26, i1 %and_ln779_26, i1 %icmp_ln879_53" [Conv1d/conv1d.cpp:43]   --->   Operation 2469 'select' 'select_ln416_26' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2470 [1/1] (0.80ns)   --->   "%and_ln781_26 = and i1 %and_ln416_26, %icmp_ln879_53" [Conv1d/conv1d.cpp:43]   --->   Operation 2470 'and' 'and_ln781_26' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2471 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_104)   --->   "%xor_ln785_52 = xor i1 %select_ln777_26, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2471 'xor' 'xor_ln785_52' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2472 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_104)   --->   "%or_ln785_26 = or i1 %tmp_276, %xor_ln785_52" [Conv1d/conv1d.cpp:43]   --->   Operation 2472 'or' 'or_ln785_26' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2473 [1/1] (0.80ns)   --->   "%xor_ln785_53 = xor i1 %tmp_272, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2473 'xor' 'xor_ln785_53' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2474 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_104)   --->   "%and_ln785_26 = and i1 %or_ln785_26, %xor_ln785_53" [Conv1d/conv1d.cpp:43]   --->   Operation 2474 'and' 'and_ln785_26' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2475 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_78 = and i1 %tmp_276, %select_ln416_26" [Conv1d/conv1d.cpp:43]   --->   Operation 2475 'and' 'and_ln786_78' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2476 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_79)   --->   "%or_ln786_26 = or i1 %and_ln781_26, %and_ln786_78" [Conv1d/conv1d.cpp:43]   --->   Operation 2476 'or' 'or_ln786_26' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2477 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_79)   --->   "%xor_ln786_52 = xor i1 %or_ln786_26, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2477 'xor' 'xor_ln786_52' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2478 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_79 = and i1 %tmp_272, %xor_ln786_52" [Conv1d/conv1d.cpp:43]   --->   Operation 2478 'and' 'and_ln786_79' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2479 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_104 = or i1 %and_ln786_79, %and_ln785_26" [Conv1d/conv1d.cpp:43]   --->   Operation 2479 'or' 'or_ln340_104' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2480 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_180)   --->   "%or_ln340_105 = or i1 %and_ln786_78, %xor_ln785_53" [Conv1d/conv1d.cpp:43]   --->   Operation 2480 'or' 'or_ln340_105' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2481 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_180)   --->   "%or_ln340_106 = or i1 %or_ln340_105, %and_ln781_26" [Conv1d/conv1d.cpp:43]   --->   Operation 2481 'or' 'or_ln340_106' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2482 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_52 = select i1 %or_ln340_104, i16 32767, i16 %add_ln415_26" [Conv1d/conv1d.cpp:43]   --->   Operation 2482 'select' 'select_ln340_52' <Predicate = (!icmp_ln37)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2483 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_180)   --->   "%select_ln388_52 = select i1 %and_ln786_79, i16 -32768, i16 %add_ln415_26" [Conv1d/conv1d.cpp:43]   --->   Operation 2483 'select' 'select_ln388_52' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2484 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_180 = select i1 %or_ln340_106, i16 %select_ln340_52, i16 %select_ln388_52" [Conv1d/conv1d.cpp:43]   --->   Operation 2484 'select' 'select_ln340_180' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2485 [1/1] (0.00ns)   --->   "%sext_ln703_52 = sext i16 %select_ln340_179 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 2485 'sext' 'sext_ln703_52' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2486 [1/1] (0.00ns)   --->   "%sext_ln703_53 = sext i16 %select_ln340_180 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 2486 'sext' 'sext_ln703_53' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2487 [1/1] (1.54ns)   --->   "%add_ln1192_26 = add nsw i17 %sext_ln703_52, %sext_ln703_53" [Conv1d/conv1d.cpp:44]   --->   Operation 2487 'add' 'add_ln1192_26' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2488 [1/1] (0.00ns)   --->   "%tmp_278 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_26, i32 16)" [Conv1d/conv1d.cpp:44]   --->   Operation 2488 'bitselect' 'tmp_278' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2489 [1/1] (1.54ns)   --->   "%add_ln703_26 = add i16 %select_ln340_180, %select_ln340_179" [Conv1d/conv1d.cpp:44]   --->   Operation 2489 'add' 'add_ln703_26' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2490 [1/1] (0.00ns)   --->   "%tmp_279 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_26, i32 15)" [Conv1d/conv1d.cpp:44]   --->   Operation 2490 'bitselect' 'tmp_279' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2491 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_27)   --->   "%tmp_281 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_27, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 2491 'bitselect' 'tmp_281' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2492 [1/1] (0.00ns)   --->   "%zext_ln415_27 = zext i1 %tmp_282 to i16" [Conv1d/conv1d.cpp:43]   --->   Operation 2492 'zext' 'zext_ln415_27' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2493 [1/1] (1.54ns)   --->   "%add_ln415_27 = add i16 %zext_ln415_27, %trunc_ln708_26" [Conv1d/conv1d.cpp:43]   --->   Operation 2493 'add' 'add_ln415_27' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2494 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_27)   --->   "%tmp_283 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_27, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 2494 'bitselect' 'tmp_283' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2495 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_27)   --->   "%xor_ln416_27 = xor i1 %tmp_283, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2495 'xor' 'xor_ln416_27' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2496 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_27 = and i1 %tmp_281, %xor_ln416_27" [Conv1d/conv1d.cpp:43]   --->   Operation 2496 'and' 'and_ln416_27' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2497 [1/1] (0.00ns)   --->   "%tmp_284 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_27, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 2497 'bitselect' 'tmp_284' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2498 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_108)   --->   "%select_ln777_27 = select i1 %and_ln416_27, i1 %icmp_ln879_55, i1 %icmp_ln768_27" [Conv1d/conv1d.cpp:43]   --->   Operation 2498 'select' 'select_ln777_27' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2499 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_81)   --->   "%tmp_285 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_27, i32 26)" [Conv1d/conv1d.cpp:43]   --->   Operation 2499 'bitselect' 'tmp_285' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2500 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_81)   --->   "%xor_ln779_27 = xor i1 %tmp_285, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2500 'xor' 'xor_ln779_27' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2501 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_81)   --->   "%and_ln779_27 = and i1 %icmp_ln879_54, %xor_ln779_27" [Conv1d/conv1d.cpp:43]   --->   Operation 2501 'and' 'and_ln779_27' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2502 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_81)   --->   "%select_ln416_27 = select i1 %and_ln416_27, i1 %and_ln779_27, i1 %icmp_ln879_55" [Conv1d/conv1d.cpp:43]   --->   Operation 2502 'select' 'select_ln416_27' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2503 [1/1] (0.80ns)   --->   "%and_ln781_27 = and i1 %and_ln416_27, %icmp_ln879_55" [Conv1d/conv1d.cpp:43]   --->   Operation 2503 'and' 'and_ln781_27' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2504 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_108)   --->   "%xor_ln785_54 = xor i1 %select_ln777_27, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2504 'xor' 'xor_ln785_54' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2505 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_108)   --->   "%or_ln785_27 = or i1 %tmp_284, %xor_ln785_54" [Conv1d/conv1d.cpp:43]   --->   Operation 2505 'or' 'or_ln785_27' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2506 [1/1] (0.80ns)   --->   "%xor_ln785_55 = xor i1 %tmp_280, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2506 'xor' 'xor_ln785_55' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2507 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_108)   --->   "%and_ln785_27 = and i1 %or_ln785_27, %xor_ln785_55" [Conv1d/conv1d.cpp:43]   --->   Operation 2507 'and' 'and_ln785_27' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2508 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_81 = and i1 %tmp_284, %select_ln416_27" [Conv1d/conv1d.cpp:43]   --->   Operation 2508 'and' 'and_ln786_81' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2509 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_82)   --->   "%or_ln786_27 = or i1 %and_ln781_27, %and_ln786_81" [Conv1d/conv1d.cpp:43]   --->   Operation 2509 'or' 'or_ln786_27' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2510 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_82)   --->   "%xor_ln786_54 = xor i1 %or_ln786_27, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2510 'xor' 'xor_ln786_54' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2511 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_82 = and i1 %tmp_280, %xor_ln786_54" [Conv1d/conv1d.cpp:43]   --->   Operation 2511 'and' 'and_ln786_82' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2512 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_108 = or i1 %and_ln786_82, %and_ln785_27" [Conv1d/conv1d.cpp:43]   --->   Operation 2512 'or' 'or_ln340_108' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2513 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_182)   --->   "%or_ln340_109 = or i1 %and_ln786_81, %xor_ln785_55" [Conv1d/conv1d.cpp:43]   --->   Operation 2513 'or' 'or_ln340_109' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2514 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_182)   --->   "%or_ln340_110 = or i1 %or_ln340_109, %and_ln781_27" [Conv1d/conv1d.cpp:43]   --->   Operation 2514 'or' 'or_ln340_110' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2515 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_54 = select i1 %or_ln340_108, i16 32767, i16 %add_ln415_27" [Conv1d/conv1d.cpp:43]   --->   Operation 2515 'select' 'select_ln340_54' <Predicate = (!icmp_ln37)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2516 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_182)   --->   "%select_ln388_54 = select i1 %and_ln786_82, i16 -32768, i16 %add_ln415_27" [Conv1d/conv1d.cpp:43]   --->   Operation 2516 'select' 'select_ln388_54' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2517 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_182 = select i1 %or_ln340_110, i16 %select_ln340_54, i16 %select_ln388_54" [Conv1d/conv1d.cpp:43]   --->   Operation 2517 'select' 'select_ln340_182' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2518 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_57)   --->   "%xor_ln786_57 = xor i1 %tmp_295, true" [Conv1d/conv1d.cpp:44]   --->   Operation 2518 'xor' 'xor_ln786_57' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2519 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_57)   --->   "%and_ln786_86 = and i1 %tmp_294, %xor_ln786_57" [Conv1d/conv1d.cpp:44]   --->   Operation 2519 'and' 'and_ln786_86' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2520 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_185)   --->   "%xor_ln340_56 = xor i1 %tmp_294, %tmp_295" [Conv1d/conv1d.cpp:44]   --->   Operation 2520 'xor' 'xor_ln340_56' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2521 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_185)   --->   "%xor_ln340_57 = xor i1 %tmp_294, true" [Conv1d/conv1d.cpp:44]   --->   Operation 2521 'xor' 'xor_ln340_57' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2522 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_185)   --->   "%or_ln340_115 = or i1 %tmp_295, %xor_ln340_57" [Conv1d/conv1d.cpp:44]   --->   Operation 2522 'or' 'or_ln340_115' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2523 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_185)   --->   "%select_ln340_57 = select i1 %xor_ln340_56, i16 32767, i16 %add_ln703_28" [Conv1d/conv1d.cpp:44]   --->   Operation 2523 'select' 'select_ln340_57' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2524 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln388_57 = select i1 %and_ln786_86, i16 -32768, i16 %add_ln703_28" [Conv1d/conv1d.cpp:44]   --->   Operation 2524 'select' 'select_ln388_57' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2525 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_185 = select i1 %or_ln340_115, i16 %select_ln340_57, i16 %select_ln388_57" [Conv1d/conv1d.cpp:44]   --->   Operation 2525 'select' 'select_ln340_185' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2526 [1/1] (0.00ns)   --->   "%sext_ln703_58 = sext i16 %select_ln340_185 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 2526 'sext' 'sext_ln703_58' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2527 [1/1] (0.00ns)   --->   "%sext_ln703_59 = sext i16 %select_ln340_186 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 2527 'sext' 'sext_ln703_59' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2528 [1/1] (1.54ns)   --->   "%add_ln1192_29 = add nsw i17 %sext_ln703_58, %sext_ln703_59" [Conv1d/conv1d.cpp:44]   --->   Operation 2528 'add' 'add_ln1192_29' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2529 [1/1] (0.00ns)   --->   "%tmp_302 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_29, i32 16)" [Conv1d/conv1d.cpp:44]   --->   Operation 2529 'bitselect' 'tmp_302' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2530 [1/1] (1.54ns)   --->   "%add_ln703_29 = add i16 %select_ln340_186, %select_ln340_185" [Conv1d/conv1d.cpp:44]   --->   Operation 2530 'add' 'add_ln703_29' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2531 [1/1] (0.00ns)   --->   "%tmp_303 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_29, i32 15)" [Conv1d/conv1d.cpp:44]   --->   Operation 2531 'bitselect' 'tmp_303' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2532 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_59)   --->   "%xor_ln786_59 = xor i1 %tmp_303, true" [Conv1d/conv1d.cpp:44]   --->   Operation 2532 'xor' 'xor_ln786_59' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2533 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_59)   --->   "%and_ln786_89 = and i1 %tmp_302, %xor_ln786_59" [Conv1d/conv1d.cpp:44]   --->   Operation 2533 'and' 'and_ln786_89' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2534 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_187)   --->   "%xor_ln340_58 = xor i1 %tmp_302, %tmp_303" [Conv1d/conv1d.cpp:44]   --->   Operation 2534 'xor' 'xor_ln340_58' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2535 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_187)   --->   "%xor_ln340_59 = xor i1 %tmp_302, true" [Conv1d/conv1d.cpp:44]   --->   Operation 2535 'xor' 'xor_ln340_59' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2536 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_187)   --->   "%or_ln340_119 = or i1 %tmp_303, %xor_ln340_59" [Conv1d/conv1d.cpp:44]   --->   Operation 2536 'or' 'or_ln340_119' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2537 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_187)   --->   "%select_ln340_59 = select i1 %xor_ln340_58, i16 32767, i16 %add_ln703_29" [Conv1d/conv1d.cpp:44]   --->   Operation 2537 'select' 'select_ln340_59' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2538 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln388_59 = select i1 %and_ln786_89, i16 -32768, i16 %add_ln703_29" [Conv1d/conv1d.cpp:44]   --->   Operation 2538 'select' 'select_ln388_59' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2539 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_187 = select i1 %or_ln340_119, i16 %select_ln340_59, i16 %select_ln388_59" [Conv1d/conv1d.cpp:44]   --->   Operation 2539 'select' 'select_ln340_187' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2540 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_30)   --->   "%tmp_305 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_30, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 2540 'bitselect' 'tmp_305' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2541 [1/1] (0.00ns)   --->   "%zext_ln415_30 = zext i1 %tmp_306 to i16" [Conv1d/conv1d.cpp:43]   --->   Operation 2541 'zext' 'zext_ln415_30' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2542 [1/1] (1.54ns)   --->   "%add_ln415_30 = add i16 %zext_ln415_30, %trunc_ln708_29" [Conv1d/conv1d.cpp:43]   --->   Operation 2542 'add' 'add_ln415_30' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2543 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_30)   --->   "%tmp_307 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_30, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 2543 'bitselect' 'tmp_307' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2544 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_30)   --->   "%xor_ln416_30 = xor i1 %tmp_307, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2544 'xor' 'xor_ln416_30' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2545 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_30 = and i1 %tmp_305, %xor_ln416_30" [Conv1d/conv1d.cpp:43]   --->   Operation 2545 'and' 'and_ln416_30' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2546 [1/1] (0.00ns)   --->   "%tmp_308 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_30, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 2546 'bitselect' 'tmp_308' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2547 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_120)   --->   "%select_ln777_30 = select i1 %and_ln416_30, i1 %icmp_ln879_61, i1 %icmp_ln768_30" [Conv1d/conv1d.cpp:43]   --->   Operation 2547 'select' 'select_ln777_30' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2548 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_90)   --->   "%tmp_309 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_30, i32 26)" [Conv1d/conv1d.cpp:43]   --->   Operation 2548 'bitselect' 'tmp_309' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2549 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_90)   --->   "%xor_ln779_30 = xor i1 %tmp_309, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2549 'xor' 'xor_ln779_30' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2550 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_90)   --->   "%and_ln779_30 = and i1 %icmp_ln879_60, %xor_ln779_30" [Conv1d/conv1d.cpp:43]   --->   Operation 2550 'and' 'and_ln779_30' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2551 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_90)   --->   "%select_ln416_30 = select i1 %and_ln416_30, i1 %and_ln779_30, i1 %icmp_ln879_61" [Conv1d/conv1d.cpp:43]   --->   Operation 2551 'select' 'select_ln416_30' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2552 [1/1] (0.80ns)   --->   "%and_ln781_30 = and i1 %and_ln416_30, %icmp_ln879_61" [Conv1d/conv1d.cpp:43]   --->   Operation 2552 'and' 'and_ln781_30' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2553 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_120)   --->   "%xor_ln785_60 = xor i1 %select_ln777_30, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2553 'xor' 'xor_ln785_60' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2554 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_120)   --->   "%or_ln785_30 = or i1 %tmp_308, %xor_ln785_60" [Conv1d/conv1d.cpp:43]   --->   Operation 2554 'or' 'or_ln785_30' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2555 [1/1] (0.80ns)   --->   "%xor_ln785_61 = xor i1 %tmp_304, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2555 'xor' 'xor_ln785_61' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2556 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_120)   --->   "%and_ln785_30 = and i1 %or_ln785_30, %xor_ln785_61" [Conv1d/conv1d.cpp:43]   --->   Operation 2556 'and' 'and_ln785_30' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2557 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_90 = and i1 %tmp_308, %select_ln416_30" [Conv1d/conv1d.cpp:43]   --->   Operation 2557 'and' 'and_ln786_90' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2558 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_91)   --->   "%or_ln786_30 = or i1 %and_ln781_30, %and_ln786_90" [Conv1d/conv1d.cpp:43]   --->   Operation 2558 'or' 'or_ln786_30' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2559 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_91)   --->   "%xor_ln786_60 = xor i1 %or_ln786_30, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2559 'xor' 'xor_ln786_60' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2560 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_91 = and i1 %tmp_304, %xor_ln786_60" [Conv1d/conv1d.cpp:43]   --->   Operation 2560 'and' 'and_ln786_91' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2561 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_120 = or i1 %and_ln786_91, %and_ln785_30" [Conv1d/conv1d.cpp:43]   --->   Operation 2561 'or' 'or_ln340_120' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2562 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_188)   --->   "%or_ln340_121 = or i1 %and_ln786_90, %xor_ln785_61" [Conv1d/conv1d.cpp:43]   --->   Operation 2562 'or' 'or_ln340_121' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2563 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_188)   --->   "%or_ln340_122 = or i1 %or_ln340_121, %and_ln781_30" [Conv1d/conv1d.cpp:43]   --->   Operation 2563 'or' 'or_ln340_122' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2564 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_60 = select i1 %or_ln340_120, i16 32767, i16 %add_ln415_30" [Conv1d/conv1d.cpp:43]   --->   Operation 2564 'select' 'select_ln340_60' <Predicate = (!icmp_ln37)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2565 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_188)   --->   "%select_ln388_60 = select i1 %and_ln786_91, i16 -32768, i16 %add_ln415_30" [Conv1d/conv1d.cpp:43]   --->   Operation 2565 'select' 'select_ln388_60' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2566 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_188 = select i1 %or_ln340_122, i16 %select_ln340_60, i16 %select_ln388_60" [Conv1d/conv1d.cpp:43]   --->   Operation 2566 'select' 'select_ln340_188' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2567 [1/1] (0.00ns)   --->   "%sext_ln703_60 = sext i16 %select_ln340_187 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 2567 'sext' 'sext_ln703_60' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2568 [1/1] (0.00ns)   --->   "%sext_ln703_61 = sext i16 %select_ln340_188 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 2568 'sext' 'sext_ln703_61' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2569 [1/1] (1.54ns)   --->   "%add_ln1192_30 = add nsw i17 %sext_ln703_60, %sext_ln703_61" [Conv1d/conv1d.cpp:44]   --->   Operation 2569 'add' 'add_ln1192_30' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2570 [1/1] (0.00ns)   --->   "%tmp_310 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_30, i32 16)" [Conv1d/conv1d.cpp:44]   --->   Operation 2570 'bitselect' 'tmp_310' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2571 [1/1] (1.54ns)   --->   "%add_ln703_30 = add i16 %select_ln340_188, %select_ln340_187" [Conv1d/conv1d.cpp:44]   --->   Operation 2571 'add' 'add_ln703_30' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2572 [1/1] (0.00ns)   --->   "%tmp_311 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_30, i32 15)" [Conv1d/conv1d.cpp:44]   --->   Operation 2572 'bitselect' 'tmp_311' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2573 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_31)   --->   "%tmp_313 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_31, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 2573 'bitselect' 'tmp_313' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2574 [1/1] (0.00ns)   --->   "%zext_ln415_31 = zext i1 %tmp_314 to i16" [Conv1d/conv1d.cpp:43]   --->   Operation 2574 'zext' 'zext_ln415_31' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2575 [1/1] (1.54ns)   --->   "%add_ln415_31 = add i16 %zext_ln415_31, %trunc_ln708_30" [Conv1d/conv1d.cpp:43]   --->   Operation 2575 'add' 'add_ln415_31' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2576 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_31)   --->   "%tmp_315 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_31, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 2576 'bitselect' 'tmp_315' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2577 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_31)   --->   "%xor_ln416_31 = xor i1 %tmp_315, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2577 'xor' 'xor_ln416_31' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2578 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_31 = and i1 %tmp_313, %xor_ln416_31" [Conv1d/conv1d.cpp:43]   --->   Operation 2578 'and' 'and_ln416_31' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2579 [1/1] (0.00ns)   --->   "%tmp_316 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_31, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 2579 'bitselect' 'tmp_316' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2580 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_124)   --->   "%select_ln777_31 = select i1 %and_ln416_31, i1 %icmp_ln879_63, i1 %icmp_ln768_31" [Conv1d/conv1d.cpp:43]   --->   Operation 2580 'select' 'select_ln777_31' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2581 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_93)   --->   "%tmp_317 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_31, i32 26)" [Conv1d/conv1d.cpp:43]   --->   Operation 2581 'bitselect' 'tmp_317' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2582 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_93)   --->   "%xor_ln779_31 = xor i1 %tmp_317, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2582 'xor' 'xor_ln779_31' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2583 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_93)   --->   "%and_ln779_31 = and i1 %icmp_ln879_62, %xor_ln779_31" [Conv1d/conv1d.cpp:43]   --->   Operation 2583 'and' 'and_ln779_31' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2584 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_93)   --->   "%select_ln416_31 = select i1 %and_ln416_31, i1 %and_ln779_31, i1 %icmp_ln879_63" [Conv1d/conv1d.cpp:43]   --->   Operation 2584 'select' 'select_ln416_31' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2585 [1/1] (0.80ns)   --->   "%and_ln781_31 = and i1 %and_ln416_31, %icmp_ln879_63" [Conv1d/conv1d.cpp:43]   --->   Operation 2585 'and' 'and_ln781_31' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2586 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_124)   --->   "%xor_ln785_62 = xor i1 %select_ln777_31, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2586 'xor' 'xor_ln785_62' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2587 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_124)   --->   "%or_ln785_31 = or i1 %tmp_316, %xor_ln785_62" [Conv1d/conv1d.cpp:43]   --->   Operation 2587 'or' 'or_ln785_31' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2588 [1/1] (0.80ns)   --->   "%xor_ln785_63 = xor i1 %tmp_312, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2588 'xor' 'xor_ln785_63' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2589 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_124)   --->   "%and_ln785_31 = and i1 %or_ln785_31, %xor_ln785_63" [Conv1d/conv1d.cpp:43]   --->   Operation 2589 'and' 'and_ln785_31' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2590 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_93 = and i1 %tmp_316, %select_ln416_31" [Conv1d/conv1d.cpp:43]   --->   Operation 2590 'and' 'and_ln786_93' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2591 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_94)   --->   "%or_ln786_31 = or i1 %and_ln781_31, %and_ln786_93" [Conv1d/conv1d.cpp:43]   --->   Operation 2591 'or' 'or_ln786_31' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2592 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_94)   --->   "%xor_ln786_62 = xor i1 %or_ln786_31, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2592 'xor' 'xor_ln786_62' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2593 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_94 = and i1 %tmp_312, %xor_ln786_62" [Conv1d/conv1d.cpp:43]   --->   Operation 2593 'and' 'and_ln786_94' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2594 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_124 = or i1 %and_ln786_94, %and_ln785_31" [Conv1d/conv1d.cpp:43]   --->   Operation 2594 'or' 'or_ln340_124' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2595 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_190)   --->   "%or_ln340_125 = or i1 %and_ln786_93, %xor_ln785_63" [Conv1d/conv1d.cpp:43]   --->   Operation 2595 'or' 'or_ln340_125' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2596 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_190)   --->   "%or_ln340_126 = or i1 %or_ln340_125, %and_ln781_31" [Conv1d/conv1d.cpp:43]   --->   Operation 2596 'or' 'or_ln340_126' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2597 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_62 = select i1 %or_ln340_124, i16 32767, i16 %add_ln415_31" [Conv1d/conv1d.cpp:43]   --->   Operation 2597 'select' 'select_ln340_62' <Predicate = (!icmp_ln37)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2598 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_190)   --->   "%select_ln388_62 = select i1 %and_ln786_94, i16 -32768, i16 %add_ln415_31" [Conv1d/conv1d.cpp:43]   --->   Operation 2598 'select' 'select_ln388_62' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2599 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_190 = select i1 %or_ln340_126, i16 %select_ln340_62, i16 %select_ln388_62" [Conv1d/conv1d.cpp:43]   --->   Operation 2599 'select' 'select_ln340_190' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2600 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_65)   --->   "%xor_ln786_65 = xor i1 %tmp_327, true" [Conv1d/conv1d.cpp:44]   --->   Operation 2600 'xor' 'xor_ln786_65' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2601 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_65)   --->   "%and_ln786_98 = and i1 %tmp_326, %xor_ln786_65" [Conv1d/conv1d.cpp:44]   --->   Operation 2601 'and' 'and_ln786_98' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2602 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_193)   --->   "%xor_ln340_64 = xor i1 %tmp_326, %tmp_327" [Conv1d/conv1d.cpp:44]   --->   Operation 2602 'xor' 'xor_ln340_64' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2603 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_193)   --->   "%xor_ln340_65 = xor i1 %tmp_326, true" [Conv1d/conv1d.cpp:44]   --->   Operation 2603 'xor' 'xor_ln340_65' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2604 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_193)   --->   "%or_ln340_131 = or i1 %tmp_327, %xor_ln340_65" [Conv1d/conv1d.cpp:44]   --->   Operation 2604 'or' 'or_ln340_131' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2605 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_193)   --->   "%select_ln340_65 = select i1 %xor_ln340_64, i16 32767, i16 %add_ln703_32" [Conv1d/conv1d.cpp:44]   --->   Operation 2605 'select' 'select_ln340_65' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2606 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln388_65 = select i1 %and_ln786_98, i16 -32768, i16 %add_ln703_32" [Conv1d/conv1d.cpp:44]   --->   Operation 2606 'select' 'select_ln388_65' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2607 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_193 = select i1 %or_ln340_131, i16 %select_ln340_65, i16 %select_ln388_65" [Conv1d/conv1d.cpp:44]   --->   Operation 2607 'select' 'select_ln340_193' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2608 [1/1] (0.00ns)   --->   "%sext_ln703_66 = sext i16 %select_ln340_193 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 2608 'sext' 'sext_ln703_66' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2609 [1/1] (0.00ns)   --->   "%sext_ln703_67 = sext i16 %select_ln340_194 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 2609 'sext' 'sext_ln703_67' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2610 [1/1] (1.54ns)   --->   "%add_ln1192_33 = add nsw i17 %sext_ln703_66, %sext_ln703_67" [Conv1d/conv1d.cpp:44]   --->   Operation 2610 'add' 'add_ln1192_33' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2611 [1/1] (0.00ns)   --->   "%tmp_334 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_33, i32 16)" [Conv1d/conv1d.cpp:44]   --->   Operation 2611 'bitselect' 'tmp_334' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2612 [1/1] (1.54ns)   --->   "%add_ln703_33 = add i16 %select_ln340_194, %select_ln340_193" [Conv1d/conv1d.cpp:44]   --->   Operation 2612 'add' 'add_ln703_33' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2613 [1/1] (0.00ns)   --->   "%tmp_335 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_33, i32 15)" [Conv1d/conv1d.cpp:44]   --->   Operation 2613 'bitselect' 'tmp_335' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2614 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_67)   --->   "%xor_ln786_67 = xor i1 %tmp_335, true" [Conv1d/conv1d.cpp:44]   --->   Operation 2614 'xor' 'xor_ln786_67' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2615 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_67)   --->   "%and_ln786_101 = and i1 %tmp_334, %xor_ln786_67" [Conv1d/conv1d.cpp:44]   --->   Operation 2615 'and' 'and_ln786_101' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2616 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_195)   --->   "%xor_ln340_66 = xor i1 %tmp_334, %tmp_335" [Conv1d/conv1d.cpp:44]   --->   Operation 2616 'xor' 'xor_ln340_66' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2617 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_195)   --->   "%xor_ln340_67 = xor i1 %tmp_334, true" [Conv1d/conv1d.cpp:44]   --->   Operation 2617 'xor' 'xor_ln340_67' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2618 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_195)   --->   "%or_ln340_135 = or i1 %tmp_335, %xor_ln340_67" [Conv1d/conv1d.cpp:44]   --->   Operation 2618 'or' 'or_ln340_135' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2619 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_195)   --->   "%select_ln340_67 = select i1 %xor_ln340_66, i16 32767, i16 %add_ln703_33" [Conv1d/conv1d.cpp:44]   --->   Operation 2619 'select' 'select_ln340_67' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2620 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln388_67 = select i1 %and_ln786_101, i16 -32768, i16 %add_ln703_33" [Conv1d/conv1d.cpp:44]   --->   Operation 2620 'select' 'select_ln388_67' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2621 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_195 = select i1 %or_ln340_135, i16 %select_ln340_67, i16 %select_ln388_67" [Conv1d/conv1d.cpp:44]   --->   Operation 2621 'select' 'select_ln340_195' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2622 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_34)   --->   "%tmp_337 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_34, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 2622 'bitselect' 'tmp_337' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2623 [1/1] (0.00ns)   --->   "%zext_ln415_34 = zext i1 %tmp_338 to i16" [Conv1d/conv1d.cpp:43]   --->   Operation 2623 'zext' 'zext_ln415_34' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2624 [1/1] (1.54ns)   --->   "%add_ln415_34 = add i16 %zext_ln415_34, %trunc_ln708_33" [Conv1d/conv1d.cpp:43]   --->   Operation 2624 'add' 'add_ln415_34' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2625 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_34)   --->   "%tmp_339 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_34, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 2625 'bitselect' 'tmp_339' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2626 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_34)   --->   "%xor_ln416_34 = xor i1 %tmp_339, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2626 'xor' 'xor_ln416_34' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2627 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_34 = and i1 %tmp_337, %xor_ln416_34" [Conv1d/conv1d.cpp:43]   --->   Operation 2627 'and' 'and_ln416_34' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2628 [1/1] (0.00ns)   --->   "%tmp_340 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_34, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 2628 'bitselect' 'tmp_340' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2629 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_136)   --->   "%select_ln777_34 = select i1 %and_ln416_34, i1 %icmp_ln879_69, i1 %icmp_ln768_34" [Conv1d/conv1d.cpp:43]   --->   Operation 2629 'select' 'select_ln777_34' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2630 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_102)   --->   "%tmp_341 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_34, i32 26)" [Conv1d/conv1d.cpp:43]   --->   Operation 2630 'bitselect' 'tmp_341' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2631 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_102)   --->   "%xor_ln779_34 = xor i1 %tmp_341, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2631 'xor' 'xor_ln779_34' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2632 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_102)   --->   "%and_ln779_34 = and i1 %icmp_ln879_68, %xor_ln779_34" [Conv1d/conv1d.cpp:43]   --->   Operation 2632 'and' 'and_ln779_34' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2633 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_102)   --->   "%select_ln416_34 = select i1 %and_ln416_34, i1 %and_ln779_34, i1 %icmp_ln879_69" [Conv1d/conv1d.cpp:43]   --->   Operation 2633 'select' 'select_ln416_34' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2634 [1/1] (0.80ns)   --->   "%and_ln781_34 = and i1 %and_ln416_34, %icmp_ln879_69" [Conv1d/conv1d.cpp:43]   --->   Operation 2634 'and' 'and_ln781_34' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2635 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_136)   --->   "%xor_ln785_68 = xor i1 %select_ln777_34, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2635 'xor' 'xor_ln785_68' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2636 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_136)   --->   "%or_ln785_34 = or i1 %tmp_340, %xor_ln785_68" [Conv1d/conv1d.cpp:43]   --->   Operation 2636 'or' 'or_ln785_34' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2637 [1/1] (0.80ns)   --->   "%xor_ln785_69 = xor i1 %tmp_336, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2637 'xor' 'xor_ln785_69' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2638 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_136)   --->   "%and_ln785_34 = and i1 %or_ln785_34, %xor_ln785_69" [Conv1d/conv1d.cpp:43]   --->   Operation 2638 'and' 'and_ln785_34' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2639 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_102 = and i1 %tmp_340, %select_ln416_34" [Conv1d/conv1d.cpp:43]   --->   Operation 2639 'and' 'and_ln786_102' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2640 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_103)   --->   "%or_ln786_34 = or i1 %and_ln781_34, %and_ln786_102" [Conv1d/conv1d.cpp:43]   --->   Operation 2640 'or' 'or_ln786_34' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2641 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_103)   --->   "%xor_ln786_68 = xor i1 %or_ln786_34, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2641 'xor' 'xor_ln786_68' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2642 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_103 = and i1 %tmp_336, %xor_ln786_68" [Conv1d/conv1d.cpp:43]   --->   Operation 2642 'and' 'and_ln786_103' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2643 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_136 = or i1 %and_ln786_103, %and_ln785_34" [Conv1d/conv1d.cpp:43]   --->   Operation 2643 'or' 'or_ln340_136' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2644 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_196)   --->   "%or_ln340_137 = or i1 %and_ln786_102, %xor_ln785_69" [Conv1d/conv1d.cpp:43]   --->   Operation 2644 'or' 'or_ln340_137' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2645 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_196)   --->   "%or_ln340_138 = or i1 %or_ln340_137, %and_ln781_34" [Conv1d/conv1d.cpp:43]   --->   Operation 2645 'or' 'or_ln340_138' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2646 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_68 = select i1 %or_ln340_136, i16 32767, i16 %add_ln415_34" [Conv1d/conv1d.cpp:43]   --->   Operation 2646 'select' 'select_ln340_68' <Predicate = (!icmp_ln37)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2647 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_196)   --->   "%select_ln388_68 = select i1 %and_ln786_103, i16 -32768, i16 %add_ln415_34" [Conv1d/conv1d.cpp:43]   --->   Operation 2647 'select' 'select_ln388_68' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2648 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_196 = select i1 %or_ln340_138, i16 %select_ln340_68, i16 %select_ln388_68" [Conv1d/conv1d.cpp:43]   --->   Operation 2648 'select' 'select_ln340_196' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2649 [1/1] (0.00ns)   --->   "%sext_ln703_68 = sext i16 %select_ln340_195 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 2649 'sext' 'sext_ln703_68' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2650 [1/1] (0.00ns)   --->   "%sext_ln703_69 = sext i16 %select_ln340_196 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 2650 'sext' 'sext_ln703_69' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2651 [1/1] (1.54ns)   --->   "%add_ln1192_34 = add nsw i17 %sext_ln703_68, %sext_ln703_69" [Conv1d/conv1d.cpp:44]   --->   Operation 2651 'add' 'add_ln1192_34' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2652 [1/1] (0.00ns)   --->   "%tmp_342 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_34, i32 16)" [Conv1d/conv1d.cpp:44]   --->   Operation 2652 'bitselect' 'tmp_342' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2653 [1/1] (1.54ns)   --->   "%add_ln703_34 = add i16 %select_ln340_196, %select_ln340_195" [Conv1d/conv1d.cpp:44]   --->   Operation 2653 'add' 'add_ln703_34' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2654 [1/1] (0.00ns)   --->   "%tmp_343 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_34, i32 15)" [Conv1d/conv1d.cpp:44]   --->   Operation 2654 'bitselect' 'tmp_343' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2655 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_35)   --->   "%tmp_345 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_35, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 2655 'bitselect' 'tmp_345' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2656 [1/1] (0.00ns)   --->   "%zext_ln415_35 = zext i1 %tmp_346 to i16" [Conv1d/conv1d.cpp:43]   --->   Operation 2656 'zext' 'zext_ln415_35' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2657 [1/1] (1.54ns)   --->   "%add_ln415_35 = add i16 %zext_ln415_35, %trunc_ln708_34" [Conv1d/conv1d.cpp:43]   --->   Operation 2657 'add' 'add_ln415_35' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2658 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_35)   --->   "%tmp_347 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_35, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 2658 'bitselect' 'tmp_347' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2659 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_35)   --->   "%xor_ln416_35 = xor i1 %tmp_347, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2659 'xor' 'xor_ln416_35' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2660 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_35 = and i1 %tmp_345, %xor_ln416_35" [Conv1d/conv1d.cpp:43]   --->   Operation 2660 'and' 'and_ln416_35' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2661 [1/1] (0.00ns)   --->   "%tmp_348 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_35, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 2661 'bitselect' 'tmp_348' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2662 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_140)   --->   "%select_ln777_35 = select i1 %and_ln416_35, i1 %icmp_ln879_71, i1 %icmp_ln768_35" [Conv1d/conv1d.cpp:43]   --->   Operation 2662 'select' 'select_ln777_35' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2663 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_105)   --->   "%tmp_349 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_35, i32 26)" [Conv1d/conv1d.cpp:43]   --->   Operation 2663 'bitselect' 'tmp_349' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2664 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_105)   --->   "%xor_ln779_35 = xor i1 %tmp_349, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2664 'xor' 'xor_ln779_35' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2665 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_105)   --->   "%and_ln779_35 = and i1 %icmp_ln879_70, %xor_ln779_35" [Conv1d/conv1d.cpp:43]   --->   Operation 2665 'and' 'and_ln779_35' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2666 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_105)   --->   "%select_ln416_35 = select i1 %and_ln416_35, i1 %and_ln779_35, i1 %icmp_ln879_71" [Conv1d/conv1d.cpp:43]   --->   Operation 2666 'select' 'select_ln416_35' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2667 [1/1] (0.80ns)   --->   "%and_ln781_35 = and i1 %and_ln416_35, %icmp_ln879_71" [Conv1d/conv1d.cpp:43]   --->   Operation 2667 'and' 'and_ln781_35' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2668 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_140)   --->   "%xor_ln785_70 = xor i1 %select_ln777_35, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2668 'xor' 'xor_ln785_70' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2669 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_140)   --->   "%or_ln785_35 = or i1 %tmp_348, %xor_ln785_70" [Conv1d/conv1d.cpp:43]   --->   Operation 2669 'or' 'or_ln785_35' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2670 [1/1] (0.80ns)   --->   "%xor_ln785_71 = xor i1 %tmp_344, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2670 'xor' 'xor_ln785_71' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2671 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_140)   --->   "%and_ln785_35 = and i1 %or_ln785_35, %xor_ln785_71" [Conv1d/conv1d.cpp:43]   --->   Operation 2671 'and' 'and_ln785_35' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2672 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_105 = and i1 %tmp_348, %select_ln416_35" [Conv1d/conv1d.cpp:43]   --->   Operation 2672 'and' 'and_ln786_105' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2673 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_106)   --->   "%or_ln786_35 = or i1 %and_ln781_35, %and_ln786_105" [Conv1d/conv1d.cpp:43]   --->   Operation 2673 'or' 'or_ln786_35' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2674 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_106)   --->   "%xor_ln786_70 = xor i1 %or_ln786_35, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2674 'xor' 'xor_ln786_70' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2675 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_106 = and i1 %tmp_344, %xor_ln786_70" [Conv1d/conv1d.cpp:43]   --->   Operation 2675 'and' 'and_ln786_106' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2676 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_140 = or i1 %and_ln786_106, %and_ln785_35" [Conv1d/conv1d.cpp:43]   --->   Operation 2676 'or' 'or_ln340_140' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2677 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_198)   --->   "%or_ln340_141 = or i1 %and_ln786_105, %xor_ln785_71" [Conv1d/conv1d.cpp:43]   --->   Operation 2677 'or' 'or_ln340_141' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2678 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_198)   --->   "%or_ln340_142 = or i1 %or_ln340_141, %and_ln781_35" [Conv1d/conv1d.cpp:43]   --->   Operation 2678 'or' 'or_ln340_142' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2679 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_70 = select i1 %or_ln340_140, i16 32767, i16 %add_ln415_35" [Conv1d/conv1d.cpp:43]   --->   Operation 2679 'select' 'select_ln340_70' <Predicate = (!icmp_ln37)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2680 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_198)   --->   "%select_ln388_70 = select i1 %and_ln786_106, i16 -32768, i16 %add_ln415_35" [Conv1d/conv1d.cpp:43]   --->   Operation 2680 'select' 'select_ln388_70' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2681 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_198 = select i1 %or_ln340_142, i16 %select_ln340_70, i16 %select_ln388_70" [Conv1d/conv1d.cpp:43]   --->   Operation 2681 'select' 'select_ln340_198' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2682 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_73)   --->   "%xor_ln786_73 = xor i1 %tmp_359, true" [Conv1d/conv1d.cpp:44]   --->   Operation 2682 'xor' 'xor_ln786_73' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2683 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_73)   --->   "%and_ln786_110 = and i1 %tmp_358, %xor_ln786_73" [Conv1d/conv1d.cpp:44]   --->   Operation 2683 'and' 'and_ln786_110' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2684 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_201)   --->   "%xor_ln340_72 = xor i1 %tmp_358, %tmp_359" [Conv1d/conv1d.cpp:44]   --->   Operation 2684 'xor' 'xor_ln340_72' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2685 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_201)   --->   "%xor_ln340_73 = xor i1 %tmp_358, true" [Conv1d/conv1d.cpp:44]   --->   Operation 2685 'xor' 'xor_ln340_73' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2686 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_201)   --->   "%or_ln340_147 = or i1 %tmp_359, %xor_ln340_73" [Conv1d/conv1d.cpp:44]   --->   Operation 2686 'or' 'or_ln340_147' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2687 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_201)   --->   "%select_ln340_73 = select i1 %xor_ln340_72, i16 32767, i16 %add_ln703_36" [Conv1d/conv1d.cpp:44]   --->   Operation 2687 'select' 'select_ln340_73' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2688 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln388_73 = select i1 %and_ln786_110, i16 -32768, i16 %add_ln703_36" [Conv1d/conv1d.cpp:44]   --->   Operation 2688 'select' 'select_ln388_73' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2689 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_201 = select i1 %or_ln340_147, i16 %select_ln340_73, i16 %select_ln388_73" [Conv1d/conv1d.cpp:44]   --->   Operation 2689 'select' 'select_ln340_201' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2690 [1/1] (0.00ns)   --->   "%sext_ln703_74 = sext i16 %select_ln340_201 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 2690 'sext' 'sext_ln703_74' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2691 [1/1] (0.00ns)   --->   "%sext_ln703_75 = sext i16 %select_ln340_202 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 2691 'sext' 'sext_ln703_75' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2692 [1/1] (1.54ns)   --->   "%add_ln1192_37 = add nsw i17 %sext_ln703_74, %sext_ln703_75" [Conv1d/conv1d.cpp:44]   --->   Operation 2692 'add' 'add_ln1192_37' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2693 [1/1] (0.00ns)   --->   "%tmp_366 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_37, i32 16)" [Conv1d/conv1d.cpp:44]   --->   Operation 2693 'bitselect' 'tmp_366' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2694 [1/1] (1.54ns)   --->   "%add_ln703_37 = add i16 %select_ln340_202, %select_ln340_201" [Conv1d/conv1d.cpp:44]   --->   Operation 2694 'add' 'add_ln703_37' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2695 [1/1] (0.00ns)   --->   "%tmp_367 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_37, i32 15)" [Conv1d/conv1d.cpp:44]   --->   Operation 2695 'bitselect' 'tmp_367' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2696 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_75)   --->   "%xor_ln786_75 = xor i1 %tmp_367, true" [Conv1d/conv1d.cpp:44]   --->   Operation 2696 'xor' 'xor_ln786_75' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2697 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_75)   --->   "%and_ln786_113 = and i1 %tmp_366, %xor_ln786_75" [Conv1d/conv1d.cpp:44]   --->   Operation 2697 'and' 'and_ln786_113' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2698 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_203)   --->   "%xor_ln340_74 = xor i1 %tmp_366, %tmp_367" [Conv1d/conv1d.cpp:44]   --->   Operation 2698 'xor' 'xor_ln340_74' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2699 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_203)   --->   "%xor_ln340_75 = xor i1 %tmp_366, true" [Conv1d/conv1d.cpp:44]   --->   Operation 2699 'xor' 'xor_ln340_75' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2700 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_203)   --->   "%or_ln340_151 = or i1 %tmp_367, %xor_ln340_75" [Conv1d/conv1d.cpp:44]   --->   Operation 2700 'or' 'or_ln340_151' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2701 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_203)   --->   "%select_ln340_75 = select i1 %xor_ln340_74, i16 32767, i16 %add_ln703_37" [Conv1d/conv1d.cpp:44]   --->   Operation 2701 'select' 'select_ln340_75' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2702 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln388_75 = select i1 %and_ln786_113, i16 -32768, i16 %add_ln703_37" [Conv1d/conv1d.cpp:44]   --->   Operation 2702 'select' 'select_ln388_75' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2703 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_203 = select i1 %or_ln340_151, i16 %select_ln340_75, i16 %select_ln388_75" [Conv1d/conv1d.cpp:44]   --->   Operation 2703 'select' 'select_ln340_203' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2704 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_38)   --->   "%tmp_369 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_38, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 2704 'bitselect' 'tmp_369' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2705 [1/1] (0.00ns)   --->   "%zext_ln415_38 = zext i1 %tmp_370 to i16" [Conv1d/conv1d.cpp:43]   --->   Operation 2705 'zext' 'zext_ln415_38' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2706 [1/1] (1.54ns)   --->   "%add_ln415_38 = add i16 %zext_ln415_38, %trunc_ln708_37" [Conv1d/conv1d.cpp:43]   --->   Operation 2706 'add' 'add_ln415_38' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2707 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_38)   --->   "%tmp_371 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_38, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 2707 'bitselect' 'tmp_371' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2708 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_38)   --->   "%xor_ln416_38 = xor i1 %tmp_371, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2708 'xor' 'xor_ln416_38' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2709 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_38 = and i1 %tmp_369, %xor_ln416_38" [Conv1d/conv1d.cpp:43]   --->   Operation 2709 'and' 'and_ln416_38' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2710 [1/1] (0.00ns)   --->   "%tmp_372 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_38, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 2710 'bitselect' 'tmp_372' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2711 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_152)   --->   "%select_ln777_38 = select i1 %and_ln416_38, i1 %icmp_ln879_77, i1 %icmp_ln768_38" [Conv1d/conv1d.cpp:43]   --->   Operation 2711 'select' 'select_ln777_38' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2712 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_114)   --->   "%tmp_373 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_38, i32 26)" [Conv1d/conv1d.cpp:43]   --->   Operation 2712 'bitselect' 'tmp_373' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2713 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_114)   --->   "%xor_ln779_38 = xor i1 %tmp_373, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2713 'xor' 'xor_ln779_38' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2714 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_114)   --->   "%and_ln779_38 = and i1 %icmp_ln879_76, %xor_ln779_38" [Conv1d/conv1d.cpp:43]   --->   Operation 2714 'and' 'and_ln779_38' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2715 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_114)   --->   "%select_ln416_38 = select i1 %and_ln416_38, i1 %and_ln779_38, i1 %icmp_ln879_77" [Conv1d/conv1d.cpp:43]   --->   Operation 2715 'select' 'select_ln416_38' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2716 [1/1] (0.80ns)   --->   "%and_ln781_38 = and i1 %and_ln416_38, %icmp_ln879_77" [Conv1d/conv1d.cpp:43]   --->   Operation 2716 'and' 'and_ln781_38' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2717 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_152)   --->   "%xor_ln785_76 = xor i1 %select_ln777_38, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2717 'xor' 'xor_ln785_76' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2718 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_152)   --->   "%or_ln785_38 = or i1 %tmp_372, %xor_ln785_76" [Conv1d/conv1d.cpp:43]   --->   Operation 2718 'or' 'or_ln785_38' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2719 [1/1] (0.80ns)   --->   "%xor_ln785_77 = xor i1 %tmp_368, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2719 'xor' 'xor_ln785_77' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2720 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_152)   --->   "%and_ln785_38 = and i1 %or_ln785_38, %xor_ln785_77" [Conv1d/conv1d.cpp:43]   --->   Operation 2720 'and' 'and_ln785_38' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2721 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_114 = and i1 %tmp_372, %select_ln416_38" [Conv1d/conv1d.cpp:43]   --->   Operation 2721 'and' 'and_ln786_114' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2722 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_115)   --->   "%or_ln786_38 = or i1 %and_ln781_38, %and_ln786_114" [Conv1d/conv1d.cpp:43]   --->   Operation 2722 'or' 'or_ln786_38' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2723 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_115)   --->   "%xor_ln786_76 = xor i1 %or_ln786_38, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2723 'xor' 'xor_ln786_76' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2724 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_115 = and i1 %tmp_368, %xor_ln786_76" [Conv1d/conv1d.cpp:43]   --->   Operation 2724 'and' 'and_ln786_115' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2725 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_152 = or i1 %and_ln786_115, %and_ln785_38" [Conv1d/conv1d.cpp:43]   --->   Operation 2725 'or' 'or_ln340_152' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2726 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_204)   --->   "%or_ln340_153 = or i1 %and_ln786_114, %xor_ln785_77" [Conv1d/conv1d.cpp:43]   --->   Operation 2726 'or' 'or_ln340_153' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2727 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_204)   --->   "%or_ln340_154 = or i1 %or_ln340_153, %and_ln781_38" [Conv1d/conv1d.cpp:43]   --->   Operation 2727 'or' 'or_ln340_154' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2728 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_76 = select i1 %or_ln340_152, i16 32767, i16 %add_ln415_38" [Conv1d/conv1d.cpp:43]   --->   Operation 2728 'select' 'select_ln340_76' <Predicate = (!icmp_ln37)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2729 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_204)   --->   "%select_ln388_76 = select i1 %and_ln786_115, i16 -32768, i16 %add_ln415_38" [Conv1d/conv1d.cpp:43]   --->   Operation 2729 'select' 'select_ln388_76' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2730 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_204 = select i1 %or_ln340_154, i16 %select_ln340_76, i16 %select_ln388_76" [Conv1d/conv1d.cpp:43]   --->   Operation 2730 'select' 'select_ln340_204' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2731 [1/1] (0.00ns)   --->   "%sext_ln703_76 = sext i16 %select_ln340_203 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 2731 'sext' 'sext_ln703_76' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2732 [1/1] (0.00ns)   --->   "%sext_ln703_77 = sext i16 %select_ln340_204 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 2732 'sext' 'sext_ln703_77' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2733 [1/1] (1.54ns)   --->   "%add_ln1192_38 = add nsw i17 %sext_ln703_76, %sext_ln703_77" [Conv1d/conv1d.cpp:44]   --->   Operation 2733 'add' 'add_ln1192_38' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2734 [1/1] (0.00ns)   --->   "%tmp_374 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_38, i32 16)" [Conv1d/conv1d.cpp:44]   --->   Operation 2734 'bitselect' 'tmp_374' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2735 [1/1] (1.54ns)   --->   "%add_ln703_38 = add i16 %select_ln340_204, %select_ln340_203" [Conv1d/conv1d.cpp:44]   --->   Operation 2735 'add' 'add_ln703_38' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2736 [1/1] (0.00ns)   --->   "%tmp_375 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_38, i32 15)" [Conv1d/conv1d.cpp:44]   --->   Operation 2736 'bitselect' 'tmp_375' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2737 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_39)   --->   "%tmp_377 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_39, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 2737 'bitselect' 'tmp_377' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2738 [1/1] (0.00ns)   --->   "%zext_ln415_39 = zext i1 %tmp_378 to i16" [Conv1d/conv1d.cpp:43]   --->   Operation 2738 'zext' 'zext_ln415_39' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2739 [1/1] (1.54ns)   --->   "%add_ln415_39 = add i16 %zext_ln415_39, %trunc_ln708_38" [Conv1d/conv1d.cpp:43]   --->   Operation 2739 'add' 'add_ln415_39' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2740 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_39)   --->   "%tmp_379 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_39, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 2740 'bitselect' 'tmp_379' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2741 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_39)   --->   "%xor_ln416_39 = xor i1 %tmp_379, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2741 'xor' 'xor_ln416_39' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2742 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_39 = and i1 %tmp_377, %xor_ln416_39" [Conv1d/conv1d.cpp:43]   --->   Operation 2742 'and' 'and_ln416_39' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2743 [1/1] (0.00ns)   --->   "%tmp_380 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_39, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 2743 'bitselect' 'tmp_380' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2744 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_156)   --->   "%select_ln777_39 = select i1 %and_ln416_39, i1 %icmp_ln879_79, i1 %icmp_ln768_39" [Conv1d/conv1d.cpp:43]   --->   Operation 2744 'select' 'select_ln777_39' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2745 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_117)   --->   "%tmp_381 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_39, i32 26)" [Conv1d/conv1d.cpp:43]   --->   Operation 2745 'bitselect' 'tmp_381' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2746 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_117)   --->   "%xor_ln779_39 = xor i1 %tmp_381, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2746 'xor' 'xor_ln779_39' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2747 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_117)   --->   "%and_ln779_39 = and i1 %icmp_ln879_78, %xor_ln779_39" [Conv1d/conv1d.cpp:43]   --->   Operation 2747 'and' 'and_ln779_39' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2748 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_117)   --->   "%select_ln416_39 = select i1 %and_ln416_39, i1 %and_ln779_39, i1 %icmp_ln879_79" [Conv1d/conv1d.cpp:43]   --->   Operation 2748 'select' 'select_ln416_39' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2749 [1/1] (0.80ns)   --->   "%and_ln781_39 = and i1 %and_ln416_39, %icmp_ln879_79" [Conv1d/conv1d.cpp:43]   --->   Operation 2749 'and' 'and_ln781_39' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2750 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_156)   --->   "%xor_ln785_78 = xor i1 %select_ln777_39, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2750 'xor' 'xor_ln785_78' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2751 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_156)   --->   "%or_ln785_39 = or i1 %tmp_380, %xor_ln785_78" [Conv1d/conv1d.cpp:43]   --->   Operation 2751 'or' 'or_ln785_39' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2752 [1/1] (0.80ns)   --->   "%xor_ln785_79 = xor i1 %tmp_376, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2752 'xor' 'xor_ln785_79' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2753 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_156)   --->   "%and_ln785_39 = and i1 %or_ln785_39, %xor_ln785_79" [Conv1d/conv1d.cpp:43]   --->   Operation 2753 'and' 'and_ln785_39' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2754 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_117 = and i1 %tmp_380, %select_ln416_39" [Conv1d/conv1d.cpp:43]   --->   Operation 2754 'and' 'and_ln786_117' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2755 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_118)   --->   "%or_ln786_39 = or i1 %and_ln781_39, %and_ln786_117" [Conv1d/conv1d.cpp:43]   --->   Operation 2755 'or' 'or_ln786_39' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2756 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_118)   --->   "%xor_ln786_78 = xor i1 %or_ln786_39, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2756 'xor' 'xor_ln786_78' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2757 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_118 = and i1 %tmp_376, %xor_ln786_78" [Conv1d/conv1d.cpp:43]   --->   Operation 2757 'and' 'and_ln786_118' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2758 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_156 = or i1 %and_ln786_118, %and_ln785_39" [Conv1d/conv1d.cpp:43]   --->   Operation 2758 'or' 'or_ln340_156' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2759 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_206)   --->   "%or_ln340_157 = or i1 %and_ln786_117, %xor_ln785_79" [Conv1d/conv1d.cpp:43]   --->   Operation 2759 'or' 'or_ln340_157' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2760 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_206)   --->   "%or_ln340_158 = or i1 %or_ln340_157, %and_ln781_39" [Conv1d/conv1d.cpp:43]   --->   Operation 2760 'or' 'or_ln340_158' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2761 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_78 = select i1 %or_ln340_156, i16 32767, i16 %add_ln415_39" [Conv1d/conv1d.cpp:43]   --->   Operation 2761 'select' 'select_ln340_78' <Predicate = (!icmp_ln37)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2762 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_206)   --->   "%select_ln388_78 = select i1 %and_ln786_118, i16 -32768, i16 %add_ln415_39" [Conv1d/conv1d.cpp:43]   --->   Operation 2762 'select' 'select_ln388_78' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2763 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_206 = select i1 %or_ln340_158, i16 %select_ln340_78, i16 %select_ln388_78" [Conv1d/conv1d.cpp:43]   --->   Operation 2763 'select' 'select_ln340_206' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2764 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_81)   --->   "%xor_ln786_81 = xor i1 %tmp_391, true" [Conv1d/conv1d.cpp:44]   --->   Operation 2764 'xor' 'xor_ln786_81' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2765 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_81)   --->   "%and_ln786_122 = and i1 %tmp_390, %xor_ln786_81" [Conv1d/conv1d.cpp:44]   --->   Operation 2765 'and' 'and_ln786_122' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2766 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_209)   --->   "%xor_ln340_80 = xor i1 %tmp_390, %tmp_391" [Conv1d/conv1d.cpp:44]   --->   Operation 2766 'xor' 'xor_ln340_80' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2767 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_209)   --->   "%xor_ln340_81 = xor i1 %tmp_390, true" [Conv1d/conv1d.cpp:44]   --->   Operation 2767 'xor' 'xor_ln340_81' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2768 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_209)   --->   "%or_ln340_163 = or i1 %tmp_391, %xor_ln340_81" [Conv1d/conv1d.cpp:44]   --->   Operation 2768 'or' 'or_ln340_163' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2769 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_209)   --->   "%select_ln340_81 = select i1 %xor_ln340_80, i16 32767, i16 %add_ln703_40" [Conv1d/conv1d.cpp:44]   --->   Operation 2769 'select' 'select_ln340_81' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2770 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln388_81 = select i1 %and_ln786_122, i16 -32768, i16 %add_ln703_40" [Conv1d/conv1d.cpp:44]   --->   Operation 2770 'select' 'select_ln388_81' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2771 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_209 = select i1 %or_ln340_163, i16 %select_ln340_81, i16 %select_ln388_81" [Conv1d/conv1d.cpp:44]   --->   Operation 2771 'select' 'select_ln340_209' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2772 [1/1] (0.00ns)   --->   "%sext_ln703_82 = sext i16 %select_ln340_209 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 2772 'sext' 'sext_ln703_82' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2773 [1/1] (0.00ns)   --->   "%sext_ln703_83 = sext i16 %select_ln340_210 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 2773 'sext' 'sext_ln703_83' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2774 [1/1] (1.54ns)   --->   "%add_ln1192_41 = add nsw i17 %sext_ln703_82, %sext_ln703_83" [Conv1d/conv1d.cpp:44]   --->   Operation 2774 'add' 'add_ln1192_41' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2775 [1/1] (0.00ns)   --->   "%tmp_398 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_41, i32 16)" [Conv1d/conv1d.cpp:44]   --->   Operation 2775 'bitselect' 'tmp_398' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2776 [1/1] (1.54ns)   --->   "%add_ln703_41 = add i16 %select_ln340_210, %select_ln340_209" [Conv1d/conv1d.cpp:44]   --->   Operation 2776 'add' 'add_ln703_41' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2777 [1/1] (0.00ns)   --->   "%tmp_399 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_41, i32 15)" [Conv1d/conv1d.cpp:44]   --->   Operation 2777 'bitselect' 'tmp_399' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2778 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_83)   --->   "%xor_ln786_83 = xor i1 %tmp_399, true" [Conv1d/conv1d.cpp:44]   --->   Operation 2778 'xor' 'xor_ln786_83' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2779 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_83)   --->   "%and_ln786_125 = and i1 %tmp_398, %xor_ln786_83" [Conv1d/conv1d.cpp:44]   --->   Operation 2779 'and' 'and_ln786_125' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2780 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_211)   --->   "%xor_ln340_82 = xor i1 %tmp_398, %tmp_399" [Conv1d/conv1d.cpp:44]   --->   Operation 2780 'xor' 'xor_ln340_82' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2781 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_211)   --->   "%xor_ln340_83 = xor i1 %tmp_398, true" [Conv1d/conv1d.cpp:44]   --->   Operation 2781 'xor' 'xor_ln340_83' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2782 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_211)   --->   "%or_ln340_167 = or i1 %tmp_399, %xor_ln340_83" [Conv1d/conv1d.cpp:44]   --->   Operation 2782 'or' 'or_ln340_167' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2783 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_211)   --->   "%select_ln340_83 = select i1 %xor_ln340_82, i16 32767, i16 %add_ln703_41" [Conv1d/conv1d.cpp:44]   --->   Operation 2783 'select' 'select_ln340_83' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2784 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln388_83 = select i1 %and_ln786_125, i16 -32768, i16 %add_ln703_41" [Conv1d/conv1d.cpp:44]   --->   Operation 2784 'select' 'select_ln388_83' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2785 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_211 = select i1 %or_ln340_167, i16 %select_ln340_83, i16 %select_ln388_83" [Conv1d/conv1d.cpp:44]   --->   Operation 2785 'select' 'select_ln340_211' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2786 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_42)   --->   "%tmp_401 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_42, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 2786 'bitselect' 'tmp_401' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2787 [1/1] (0.00ns)   --->   "%zext_ln415_42 = zext i1 %tmp_402 to i16" [Conv1d/conv1d.cpp:43]   --->   Operation 2787 'zext' 'zext_ln415_42' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2788 [1/1] (1.54ns)   --->   "%add_ln415_42 = add i16 %zext_ln415_42, %trunc_ln708_41" [Conv1d/conv1d.cpp:43]   --->   Operation 2788 'add' 'add_ln415_42' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2789 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_42)   --->   "%tmp_403 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_42, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 2789 'bitselect' 'tmp_403' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2790 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_42)   --->   "%xor_ln416_42 = xor i1 %tmp_403, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2790 'xor' 'xor_ln416_42' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2791 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_42 = and i1 %tmp_401, %xor_ln416_42" [Conv1d/conv1d.cpp:43]   --->   Operation 2791 'and' 'and_ln416_42' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2792 [1/1] (0.00ns)   --->   "%tmp_404 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_42, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 2792 'bitselect' 'tmp_404' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2793 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_168)   --->   "%select_ln777_42 = select i1 %and_ln416_42, i1 %icmp_ln879_85, i1 %icmp_ln768_42" [Conv1d/conv1d.cpp:43]   --->   Operation 2793 'select' 'select_ln777_42' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2794 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_126)   --->   "%tmp_405 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_42, i32 26)" [Conv1d/conv1d.cpp:43]   --->   Operation 2794 'bitselect' 'tmp_405' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2795 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_126)   --->   "%xor_ln779_42 = xor i1 %tmp_405, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2795 'xor' 'xor_ln779_42' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2796 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_126)   --->   "%and_ln779_42 = and i1 %icmp_ln879_84, %xor_ln779_42" [Conv1d/conv1d.cpp:43]   --->   Operation 2796 'and' 'and_ln779_42' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2797 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_126)   --->   "%select_ln416_42 = select i1 %and_ln416_42, i1 %and_ln779_42, i1 %icmp_ln879_85" [Conv1d/conv1d.cpp:43]   --->   Operation 2797 'select' 'select_ln416_42' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2798 [1/1] (0.80ns)   --->   "%and_ln781_42 = and i1 %and_ln416_42, %icmp_ln879_85" [Conv1d/conv1d.cpp:43]   --->   Operation 2798 'and' 'and_ln781_42' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2799 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_168)   --->   "%xor_ln785_84 = xor i1 %select_ln777_42, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2799 'xor' 'xor_ln785_84' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2800 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_168)   --->   "%or_ln785_42 = or i1 %tmp_404, %xor_ln785_84" [Conv1d/conv1d.cpp:43]   --->   Operation 2800 'or' 'or_ln785_42' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2801 [1/1] (0.80ns)   --->   "%xor_ln785_85 = xor i1 %tmp_400, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2801 'xor' 'xor_ln785_85' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2802 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_168)   --->   "%and_ln785_42 = and i1 %or_ln785_42, %xor_ln785_85" [Conv1d/conv1d.cpp:43]   --->   Operation 2802 'and' 'and_ln785_42' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2803 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_126 = and i1 %tmp_404, %select_ln416_42" [Conv1d/conv1d.cpp:43]   --->   Operation 2803 'and' 'and_ln786_126' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2804 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_127)   --->   "%or_ln786_42 = or i1 %and_ln781_42, %and_ln786_126" [Conv1d/conv1d.cpp:43]   --->   Operation 2804 'or' 'or_ln786_42' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2805 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_127)   --->   "%xor_ln786_84 = xor i1 %or_ln786_42, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2805 'xor' 'xor_ln786_84' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2806 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_127 = and i1 %tmp_400, %xor_ln786_84" [Conv1d/conv1d.cpp:43]   --->   Operation 2806 'and' 'and_ln786_127' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2807 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_168 = or i1 %and_ln786_127, %and_ln785_42" [Conv1d/conv1d.cpp:43]   --->   Operation 2807 'or' 'or_ln340_168' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2808 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_212)   --->   "%or_ln340_169 = or i1 %and_ln786_126, %xor_ln785_85" [Conv1d/conv1d.cpp:43]   --->   Operation 2808 'or' 'or_ln340_169' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2809 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_212)   --->   "%or_ln340_170 = or i1 %or_ln340_169, %and_ln781_42" [Conv1d/conv1d.cpp:43]   --->   Operation 2809 'or' 'or_ln340_170' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2810 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_84 = select i1 %or_ln340_168, i16 32767, i16 %add_ln415_42" [Conv1d/conv1d.cpp:43]   --->   Operation 2810 'select' 'select_ln340_84' <Predicate = (!icmp_ln37)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2811 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_212)   --->   "%select_ln388_84 = select i1 %and_ln786_127, i16 -32768, i16 %add_ln415_42" [Conv1d/conv1d.cpp:43]   --->   Operation 2811 'select' 'select_ln388_84' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2812 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_212 = select i1 %or_ln340_170, i16 %select_ln340_84, i16 %select_ln388_84" [Conv1d/conv1d.cpp:43]   --->   Operation 2812 'select' 'select_ln340_212' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2813 [1/1] (0.00ns)   --->   "%sext_ln703_84 = sext i16 %select_ln340_211 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 2813 'sext' 'sext_ln703_84' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2814 [1/1] (0.00ns)   --->   "%sext_ln703_85 = sext i16 %select_ln340_212 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 2814 'sext' 'sext_ln703_85' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2815 [1/1] (1.54ns)   --->   "%add_ln1192_42 = add nsw i17 %sext_ln703_84, %sext_ln703_85" [Conv1d/conv1d.cpp:44]   --->   Operation 2815 'add' 'add_ln1192_42' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2816 [1/1] (0.00ns)   --->   "%tmp_406 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_42, i32 16)" [Conv1d/conv1d.cpp:44]   --->   Operation 2816 'bitselect' 'tmp_406' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2817 [1/1] (1.54ns)   --->   "%add_ln703_42 = add i16 %select_ln340_212, %select_ln340_211" [Conv1d/conv1d.cpp:44]   --->   Operation 2817 'add' 'add_ln703_42' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2818 [1/1] (0.00ns)   --->   "%tmp_407 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_42, i32 15)" [Conv1d/conv1d.cpp:44]   --->   Operation 2818 'bitselect' 'tmp_407' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2819 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_43)   --->   "%tmp_409 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_43, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 2819 'bitselect' 'tmp_409' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2820 [1/1] (0.00ns)   --->   "%zext_ln415_43 = zext i1 %tmp_410 to i16" [Conv1d/conv1d.cpp:43]   --->   Operation 2820 'zext' 'zext_ln415_43' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2821 [1/1] (1.54ns)   --->   "%add_ln415_43 = add i16 %zext_ln415_43, %trunc_ln708_42" [Conv1d/conv1d.cpp:43]   --->   Operation 2821 'add' 'add_ln415_43' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2822 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_43)   --->   "%tmp_411 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_43, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 2822 'bitselect' 'tmp_411' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2823 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_43)   --->   "%xor_ln416_43 = xor i1 %tmp_411, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2823 'xor' 'xor_ln416_43' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2824 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_43 = and i1 %tmp_409, %xor_ln416_43" [Conv1d/conv1d.cpp:43]   --->   Operation 2824 'and' 'and_ln416_43' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2825 [1/1] (0.00ns)   --->   "%tmp_412 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_43, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 2825 'bitselect' 'tmp_412' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2826 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_172)   --->   "%select_ln777_43 = select i1 %and_ln416_43, i1 %icmp_ln879_87, i1 %icmp_ln768_43" [Conv1d/conv1d.cpp:43]   --->   Operation 2826 'select' 'select_ln777_43' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2827 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_129)   --->   "%tmp_413 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_43, i32 26)" [Conv1d/conv1d.cpp:43]   --->   Operation 2827 'bitselect' 'tmp_413' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2828 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_129)   --->   "%xor_ln779_43 = xor i1 %tmp_413, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2828 'xor' 'xor_ln779_43' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2829 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_129)   --->   "%and_ln779_43 = and i1 %icmp_ln879_86, %xor_ln779_43" [Conv1d/conv1d.cpp:43]   --->   Operation 2829 'and' 'and_ln779_43' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2830 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_129)   --->   "%select_ln416_43 = select i1 %and_ln416_43, i1 %and_ln779_43, i1 %icmp_ln879_87" [Conv1d/conv1d.cpp:43]   --->   Operation 2830 'select' 'select_ln416_43' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2831 [1/1] (0.80ns)   --->   "%and_ln781_43 = and i1 %and_ln416_43, %icmp_ln879_87" [Conv1d/conv1d.cpp:43]   --->   Operation 2831 'and' 'and_ln781_43' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2832 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_172)   --->   "%xor_ln785_86 = xor i1 %select_ln777_43, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2832 'xor' 'xor_ln785_86' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2833 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_172)   --->   "%or_ln785_43 = or i1 %tmp_412, %xor_ln785_86" [Conv1d/conv1d.cpp:43]   --->   Operation 2833 'or' 'or_ln785_43' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2834 [1/1] (0.80ns)   --->   "%xor_ln785_87 = xor i1 %tmp_408, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2834 'xor' 'xor_ln785_87' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2835 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_172)   --->   "%and_ln785_43 = and i1 %or_ln785_43, %xor_ln785_87" [Conv1d/conv1d.cpp:43]   --->   Operation 2835 'and' 'and_ln785_43' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2836 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_129 = and i1 %tmp_412, %select_ln416_43" [Conv1d/conv1d.cpp:43]   --->   Operation 2836 'and' 'and_ln786_129' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2837 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_130)   --->   "%or_ln786_43 = or i1 %and_ln781_43, %and_ln786_129" [Conv1d/conv1d.cpp:43]   --->   Operation 2837 'or' 'or_ln786_43' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2838 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_130)   --->   "%xor_ln786_86 = xor i1 %or_ln786_43, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2838 'xor' 'xor_ln786_86' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2839 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_130 = and i1 %tmp_408, %xor_ln786_86" [Conv1d/conv1d.cpp:43]   --->   Operation 2839 'and' 'and_ln786_130' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2840 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_172 = or i1 %and_ln786_130, %and_ln785_43" [Conv1d/conv1d.cpp:43]   --->   Operation 2840 'or' 'or_ln340_172' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2841 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_214)   --->   "%or_ln340_173 = or i1 %and_ln786_129, %xor_ln785_87" [Conv1d/conv1d.cpp:43]   --->   Operation 2841 'or' 'or_ln340_173' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2842 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_214)   --->   "%or_ln340_174 = or i1 %or_ln340_173, %and_ln781_43" [Conv1d/conv1d.cpp:43]   --->   Operation 2842 'or' 'or_ln340_174' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2843 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_86 = select i1 %or_ln340_172, i16 32767, i16 %add_ln415_43" [Conv1d/conv1d.cpp:43]   --->   Operation 2843 'select' 'select_ln340_86' <Predicate = (!icmp_ln37)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2844 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_214)   --->   "%select_ln388_86 = select i1 %and_ln786_130, i16 -32768, i16 %add_ln415_43" [Conv1d/conv1d.cpp:43]   --->   Operation 2844 'select' 'select_ln388_86' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2845 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_214 = select i1 %or_ln340_174, i16 %select_ln340_86, i16 %select_ln388_86" [Conv1d/conv1d.cpp:43]   --->   Operation 2845 'select' 'select_ln340_214' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2846 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_89)   --->   "%xor_ln786_89 = xor i1 %tmp_423, true" [Conv1d/conv1d.cpp:44]   --->   Operation 2846 'xor' 'xor_ln786_89' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2847 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_89)   --->   "%and_ln786_134 = and i1 %tmp_422, %xor_ln786_89" [Conv1d/conv1d.cpp:44]   --->   Operation 2847 'and' 'and_ln786_134' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2848 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_217)   --->   "%xor_ln340_88 = xor i1 %tmp_422, %tmp_423" [Conv1d/conv1d.cpp:44]   --->   Operation 2848 'xor' 'xor_ln340_88' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2849 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_217)   --->   "%xor_ln340_89 = xor i1 %tmp_422, true" [Conv1d/conv1d.cpp:44]   --->   Operation 2849 'xor' 'xor_ln340_89' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2850 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_217)   --->   "%or_ln340_179 = or i1 %tmp_423, %xor_ln340_89" [Conv1d/conv1d.cpp:44]   --->   Operation 2850 'or' 'or_ln340_179' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2851 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_217)   --->   "%select_ln340_89 = select i1 %xor_ln340_88, i16 32767, i16 %add_ln703_44" [Conv1d/conv1d.cpp:44]   --->   Operation 2851 'select' 'select_ln340_89' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2852 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln388_89 = select i1 %and_ln786_134, i16 -32768, i16 %add_ln703_44" [Conv1d/conv1d.cpp:44]   --->   Operation 2852 'select' 'select_ln388_89' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2853 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_217 = select i1 %or_ln340_179, i16 %select_ln340_89, i16 %select_ln388_89" [Conv1d/conv1d.cpp:44]   --->   Operation 2853 'select' 'select_ln340_217' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2854 [1/1] (0.00ns)   --->   "%sext_ln703_90 = sext i16 %select_ln340_217 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 2854 'sext' 'sext_ln703_90' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2855 [1/1] (0.00ns)   --->   "%sext_ln703_91 = sext i16 %select_ln340_218 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 2855 'sext' 'sext_ln703_91' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2856 [1/1] (1.54ns)   --->   "%add_ln1192_45 = add nsw i17 %sext_ln703_90, %sext_ln703_91" [Conv1d/conv1d.cpp:44]   --->   Operation 2856 'add' 'add_ln1192_45' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2857 [1/1] (0.00ns)   --->   "%tmp_430 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_45, i32 16)" [Conv1d/conv1d.cpp:44]   --->   Operation 2857 'bitselect' 'tmp_430' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2858 [1/1] (1.54ns)   --->   "%add_ln703_45 = add i16 %select_ln340_218, %select_ln340_217" [Conv1d/conv1d.cpp:44]   --->   Operation 2858 'add' 'add_ln703_45' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2859 [1/1] (0.00ns)   --->   "%tmp_431 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_45, i32 15)" [Conv1d/conv1d.cpp:44]   --->   Operation 2859 'bitselect' 'tmp_431' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2860 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_91)   --->   "%xor_ln786_91 = xor i1 %tmp_431, true" [Conv1d/conv1d.cpp:44]   --->   Operation 2860 'xor' 'xor_ln786_91' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2861 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_91)   --->   "%and_ln786_137 = and i1 %tmp_430, %xor_ln786_91" [Conv1d/conv1d.cpp:44]   --->   Operation 2861 'and' 'and_ln786_137' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2862 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_219)   --->   "%xor_ln340_90 = xor i1 %tmp_430, %tmp_431" [Conv1d/conv1d.cpp:44]   --->   Operation 2862 'xor' 'xor_ln340_90' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2863 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_219)   --->   "%xor_ln340_91 = xor i1 %tmp_430, true" [Conv1d/conv1d.cpp:44]   --->   Operation 2863 'xor' 'xor_ln340_91' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2864 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_219)   --->   "%or_ln340_183 = or i1 %tmp_431, %xor_ln340_91" [Conv1d/conv1d.cpp:44]   --->   Operation 2864 'or' 'or_ln340_183' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2865 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_219)   --->   "%select_ln340_91 = select i1 %xor_ln340_90, i16 32767, i16 %add_ln703_45" [Conv1d/conv1d.cpp:44]   --->   Operation 2865 'select' 'select_ln340_91' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2866 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln388_91 = select i1 %and_ln786_137, i16 -32768, i16 %add_ln703_45" [Conv1d/conv1d.cpp:44]   --->   Operation 2866 'select' 'select_ln388_91' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2867 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_219 = select i1 %or_ln340_183, i16 %select_ln340_91, i16 %select_ln388_91" [Conv1d/conv1d.cpp:44]   --->   Operation 2867 'select' 'select_ln340_219' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2868 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_46)   --->   "%tmp_433 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_46, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 2868 'bitselect' 'tmp_433' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2869 [1/1] (0.00ns)   --->   "%zext_ln415_46 = zext i1 %tmp_434 to i16" [Conv1d/conv1d.cpp:43]   --->   Operation 2869 'zext' 'zext_ln415_46' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2870 [1/1] (1.54ns)   --->   "%add_ln415_46 = add i16 %zext_ln415_46, %trunc_ln708_45" [Conv1d/conv1d.cpp:43]   --->   Operation 2870 'add' 'add_ln415_46' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2871 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_46)   --->   "%tmp_435 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_46, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 2871 'bitselect' 'tmp_435' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2872 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_46)   --->   "%xor_ln416_46 = xor i1 %tmp_435, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2872 'xor' 'xor_ln416_46' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2873 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_46 = and i1 %tmp_433, %xor_ln416_46" [Conv1d/conv1d.cpp:43]   --->   Operation 2873 'and' 'and_ln416_46' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2874 [1/1] (0.00ns)   --->   "%tmp_436 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_46, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 2874 'bitselect' 'tmp_436' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2875 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_184)   --->   "%select_ln777_46 = select i1 %and_ln416_46, i1 %icmp_ln879_93, i1 %icmp_ln768_46" [Conv1d/conv1d.cpp:43]   --->   Operation 2875 'select' 'select_ln777_46' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2876 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_138)   --->   "%tmp_437 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_46, i32 26)" [Conv1d/conv1d.cpp:43]   --->   Operation 2876 'bitselect' 'tmp_437' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2877 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_138)   --->   "%xor_ln779_46 = xor i1 %tmp_437, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2877 'xor' 'xor_ln779_46' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2878 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_138)   --->   "%and_ln779_46 = and i1 %icmp_ln879_92, %xor_ln779_46" [Conv1d/conv1d.cpp:43]   --->   Operation 2878 'and' 'and_ln779_46' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2879 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_138)   --->   "%select_ln416_46 = select i1 %and_ln416_46, i1 %and_ln779_46, i1 %icmp_ln879_93" [Conv1d/conv1d.cpp:43]   --->   Operation 2879 'select' 'select_ln416_46' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2880 [1/1] (0.80ns)   --->   "%and_ln781_46 = and i1 %and_ln416_46, %icmp_ln879_93" [Conv1d/conv1d.cpp:43]   --->   Operation 2880 'and' 'and_ln781_46' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2881 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_184)   --->   "%xor_ln785_92 = xor i1 %select_ln777_46, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2881 'xor' 'xor_ln785_92' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2882 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_184)   --->   "%or_ln785_46 = or i1 %tmp_436, %xor_ln785_92" [Conv1d/conv1d.cpp:43]   --->   Operation 2882 'or' 'or_ln785_46' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2883 [1/1] (0.80ns)   --->   "%xor_ln785_93 = xor i1 %tmp_432, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2883 'xor' 'xor_ln785_93' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2884 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_184)   --->   "%and_ln785_46 = and i1 %or_ln785_46, %xor_ln785_93" [Conv1d/conv1d.cpp:43]   --->   Operation 2884 'and' 'and_ln785_46' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2885 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_138 = and i1 %tmp_436, %select_ln416_46" [Conv1d/conv1d.cpp:43]   --->   Operation 2885 'and' 'and_ln786_138' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2886 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_139)   --->   "%or_ln786_46 = or i1 %and_ln781_46, %and_ln786_138" [Conv1d/conv1d.cpp:43]   --->   Operation 2886 'or' 'or_ln786_46' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2887 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_139)   --->   "%xor_ln786_92 = xor i1 %or_ln786_46, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2887 'xor' 'xor_ln786_92' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2888 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_139 = and i1 %tmp_432, %xor_ln786_92" [Conv1d/conv1d.cpp:43]   --->   Operation 2888 'and' 'and_ln786_139' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2889 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_184 = or i1 %and_ln786_139, %and_ln785_46" [Conv1d/conv1d.cpp:43]   --->   Operation 2889 'or' 'or_ln340_184' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2890 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_220)   --->   "%or_ln340_185 = or i1 %and_ln786_138, %xor_ln785_93" [Conv1d/conv1d.cpp:43]   --->   Operation 2890 'or' 'or_ln340_185' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2891 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_220)   --->   "%or_ln340_186 = or i1 %or_ln340_185, %and_ln781_46" [Conv1d/conv1d.cpp:43]   --->   Operation 2891 'or' 'or_ln340_186' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2892 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_92 = select i1 %or_ln340_184, i16 32767, i16 %add_ln415_46" [Conv1d/conv1d.cpp:43]   --->   Operation 2892 'select' 'select_ln340_92' <Predicate = (!icmp_ln37)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2893 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_220)   --->   "%select_ln388_92 = select i1 %and_ln786_139, i16 -32768, i16 %add_ln415_46" [Conv1d/conv1d.cpp:43]   --->   Operation 2893 'select' 'select_ln388_92' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2894 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_220 = select i1 %or_ln340_186, i16 %select_ln340_92, i16 %select_ln388_92" [Conv1d/conv1d.cpp:43]   --->   Operation 2894 'select' 'select_ln340_220' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2895 [1/1] (0.00ns)   --->   "%sext_ln703_92 = sext i16 %select_ln340_219 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 2895 'sext' 'sext_ln703_92' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2896 [1/1] (0.00ns)   --->   "%sext_ln703_93 = sext i16 %select_ln340_220 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 2896 'sext' 'sext_ln703_93' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2897 [1/1] (1.54ns)   --->   "%add_ln1192_46 = add nsw i17 %sext_ln703_92, %sext_ln703_93" [Conv1d/conv1d.cpp:44]   --->   Operation 2897 'add' 'add_ln1192_46' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2898 [1/1] (0.00ns)   --->   "%tmp_438 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_46, i32 16)" [Conv1d/conv1d.cpp:44]   --->   Operation 2898 'bitselect' 'tmp_438' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2899 [1/1] (1.54ns)   --->   "%add_ln703_46 = add i16 %select_ln340_220, %select_ln340_219" [Conv1d/conv1d.cpp:44]   --->   Operation 2899 'add' 'add_ln703_46' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2900 [1/1] (0.00ns)   --->   "%tmp_439 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_46, i32 15)" [Conv1d/conv1d.cpp:44]   --->   Operation 2900 'bitselect' 'tmp_439' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2901 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_47)   --->   "%tmp_441 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_47, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 2901 'bitselect' 'tmp_441' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2902 [1/1] (0.00ns)   --->   "%zext_ln415_47 = zext i1 %tmp_442 to i16" [Conv1d/conv1d.cpp:43]   --->   Operation 2902 'zext' 'zext_ln415_47' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2903 [1/1] (1.54ns)   --->   "%add_ln415_47 = add i16 %zext_ln415_47, %trunc_ln708_46" [Conv1d/conv1d.cpp:43]   --->   Operation 2903 'add' 'add_ln415_47' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2904 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_47)   --->   "%tmp_443 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_47, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 2904 'bitselect' 'tmp_443' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2905 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_47)   --->   "%xor_ln416_47 = xor i1 %tmp_443, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2905 'xor' 'xor_ln416_47' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2906 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_47 = and i1 %tmp_441, %xor_ln416_47" [Conv1d/conv1d.cpp:43]   --->   Operation 2906 'and' 'and_ln416_47' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2907 [1/1] (0.00ns)   --->   "%tmp_444 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_47, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 2907 'bitselect' 'tmp_444' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2908 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_188)   --->   "%select_ln777_47 = select i1 %and_ln416_47, i1 %icmp_ln879_95, i1 %icmp_ln768_47" [Conv1d/conv1d.cpp:43]   --->   Operation 2908 'select' 'select_ln777_47' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2909 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_141)   --->   "%tmp_445 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_47, i32 26)" [Conv1d/conv1d.cpp:43]   --->   Operation 2909 'bitselect' 'tmp_445' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2910 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_141)   --->   "%xor_ln779_47 = xor i1 %tmp_445, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2910 'xor' 'xor_ln779_47' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2911 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_141)   --->   "%and_ln779_47 = and i1 %icmp_ln879_94, %xor_ln779_47" [Conv1d/conv1d.cpp:43]   --->   Operation 2911 'and' 'and_ln779_47' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2912 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_141)   --->   "%select_ln416_47 = select i1 %and_ln416_47, i1 %and_ln779_47, i1 %icmp_ln879_95" [Conv1d/conv1d.cpp:43]   --->   Operation 2912 'select' 'select_ln416_47' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2913 [1/1] (0.80ns)   --->   "%and_ln781_47 = and i1 %and_ln416_47, %icmp_ln879_95" [Conv1d/conv1d.cpp:43]   --->   Operation 2913 'and' 'and_ln781_47' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2914 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_188)   --->   "%xor_ln785_94 = xor i1 %select_ln777_47, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2914 'xor' 'xor_ln785_94' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2915 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_188)   --->   "%or_ln785_47 = or i1 %tmp_444, %xor_ln785_94" [Conv1d/conv1d.cpp:43]   --->   Operation 2915 'or' 'or_ln785_47' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2916 [1/1] (0.80ns)   --->   "%xor_ln785_95 = xor i1 %tmp_440, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2916 'xor' 'xor_ln785_95' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2917 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_188)   --->   "%and_ln785_47 = and i1 %or_ln785_47, %xor_ln785_95" [Conv1d/conv1d.cpp:43]   --->   Operation 2917 'and' 'and_ln785_47' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2918 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_141 = and i1 %tmp_444, %select_ln416_47" [Conv1d/conv1d.cpp:43]   --->   Operation 2918 'and' 'and_ln786_141' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2919 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_142)   --->   "%or_ln786_47 = or i1 %and_ln781_47, %and_ln786_141" [Conv1d/conv1d.cpp:43]   --->   Operation 2919 'or' 'or_ln786_47' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2920 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_142)   --->   "%xor_ln786_94 = xor i1 %or_ln786_47, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2920 'xor' 'xor_ln786_94' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2921 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_142 = and i1 %tmp_440, %xor_ln786_94" [Conv1d/conv1d.cpp:43]   --->   Operation 2921 'and' 'and_ln786_142' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2922 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_188 = or i1 %and_ln786_142, %and_ln785_47" [Conv1d/conv1d.cpp:43]   --->   Operation 2922 'or' 'or_ln340_188' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2923 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_222)   --->   "%or_ln340_189 = or i1 %and_ln786_141, %xor_ln785_95" [Conv1d/conv1d.cpp:43]   --->   Operation 2923 'or' 'or_ln340_189' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2924 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_222)   --->   "%or_ln340_190 = or i1 %or_ln340_189, %and_ln781_47" [Conv1d/conv1d.cpp:43]   --->   Operation 2924 'or' 'or_ln340_190' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2925 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_94 = select i1 %or_ln340_188, i16 32767, i16 %add_ln415_47" [Conv1d/conv1d.cpp:43]   --->   Operation 2925 'select' 'select_ln340_94' <Predicate = (!icmp_ln37)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2926 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_222)   --->   "%select_ln388_94 = select i1 %and_ln786_142, i16 -32768, i16 %add_ln415_47" [Conv1d/conv1d.cpp:43]   --->   Operation 2926 'select' 'select_ln388_94' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2927 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_222 = select i1 %or_ln340_190, i16 %select_ln340_94, i16 %select_ln388_94" [Conv1d/conv1d.cpp:43]   --->   Operation 2927 'select' 'select_ln340_222' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2928 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_97)   --->   "%xor_ln786_97 = xor i1 %tmp_455, true" [Conv1d/conv1d.cpp:44]   --->   Operation 2928 'xor' 'xor_ln786_97' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2929 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_97)   --->   "%and_ln786_146 = and i1 %tmp_454, %xor_ln786_97" [Conv1d/conv1d.cpp:44]   --->   Operation 2929 'and' 'and_ln786_146' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2930 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_225)   --->   "%xor_ln340_96 = xor i1 %tmp_454, %tmp_455" [Conv1d/conv1d.cpp:44]   --->   Operation 2930 'xor' 'xor_ln340_96' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2931 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_225)   --->   "%xor_ln340_97 = xor i1 %tmp_454, true" [Conv1d/conv1d.cpp:44]   --->   Operation 2931 'xor' 'xor_ln340_97' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2932 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_225)   --->   "%or_ln340_195 = or i1 %tmp_455, %xor_ln340_97" [Conv1d/conv1d.cpp:44]   --->   Operation 2932 'or' 'or_ln340_195' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2933 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_225)   --->   "%select_ln340_97 = select i1 %xor_ln340_96, i16 32767, i16 %add_ln703_48" [Conv1d/conv1d.cpp:44]   --->   Operation 2933 'select' 'select_ln340_97' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2934 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln388_97 = select i1 %and_ln786_146, i16 -32768, i16 %add_ln703_48" [Conv1d/conv1d.cpp:44]   --->   Operation 2934 'select' 'select_ln388_97' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2935 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_225 = select i1 %or_ln340_195, i16 %select_ln340_97, i16 %select_ln388_97" [Conv1d/conv1d.cpp:44]   --->   Operation 2935 'select' 'select_ln340_225' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2936 [1/1] (0.00ns)   --->   "%sext_ln703_98 = sext i16 %select_ln340_225 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 2936 'sext' 'sext_ln703_98' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2937 [1/1] (0.00ns)   --->   "%sext_ln703_99 = sext i16 %select_ln340_226 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 2937 'sext' 'sext_ln703_99' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2938 [1/1] (1.54ns)   --->   "%add_ln1192_49 = add nsw i17 %sext_ln703_98, %sext_ln703_99" [Conv1d/conv1d.cpp:44]   --->   Operation 2938 'add' 'add_ln1192_49' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2939 [1/1] (0.00ns)   --->   "%tmp_462 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_49, i32 16)" [Conv1d/conv1d.cpp:44]   --->   Operation 2939 'bitselect' 'tmp_462' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2940 [1/1] (1.54ns)   --->   "%add_ln703_49 = add i16 %select_ln340_226, %select_ln340_225" [Conv1d/conv1d.cpp:44]   --->   Operation 2940 'add' 'add_ln703_49' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2941 [1/1] (0.00ns)   --->   "%tmp_463 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_49, i32 15)" [Conv1d/conv1d.cpp:44]   --->   Operation 2941 'bitselect' 'tmp_463' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2942 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_99)   --->   "%xor_ln786_99 = xor i1 %tmp_463, true" [Conv1d/conv1d.cpp:44]   --->   Operation 2942 'xor' 'xor_ln786_99' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2943 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_99)   --->   "%and_ln786_149 = and i1 %tmp_462, %xor_ln786_99" [Conv1d/conv1d.cpp:44]   --->   Operation 2943 'and' 'and_ln786_149' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2944 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_227)   --->   "%xor_ln340_98 = xor i1 %tmp_462, %tmp_463" [Conv1d/conv1d.cpp:44]   --->   Operation 2944 'xor' 'xor_ln340_98' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2945 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_227)   --->   "%xor_ln340_99 = xor i1 %tmp_462, true" [Conv1d/conv1d.cpp:44]   --->   Operation 2945 'xor' 'xor_ln340_99' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2946 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_227)   --->   "%or_ln340_199 = or i1 %tmp_463, %xor_ln340_99" [Conv1d/conv1d.cpp:44]   --->   Operation 2946 'or' 'or_ln340_199' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2947 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_227)   --->   "%select_ln340_99 = select i1 %xor_ln340_98, i16 32767, i16 %add_ln703_49" [Conv1d/conv1d.cpp:44]   --->   Operation 2947 'select' 'select_ln340_99' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2948 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln388_99 = select i1 %and_ln786_149, i16 -32768, i16 %add_ln703_49" [Conv1d/conv1d.cpp:44]   --->   Operation 2948 'select' 'select_ln388_99' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2949 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_227 = select i1 %or_ln340_199, i16 %select_ln340_99, i16 %select_ln388_99" [Conv1d/conv1d.cpp:44]   --->   Operation 2949 'select' 'select_ln340_227' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2950 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_50)   --->   "%tmp_465 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_50, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 2950 'bitselect' 'tmp_465' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2951 [1/1] (0.00ns)   --->   "%zext_ln415_50 = zext i1 %tmp_466 to i16" [Conv1d/conv1d.cpp:43]   --->   Operation 2951 'zext' 'zext_ln415_50' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2952 [1/1] (1.54ns)   --->   "%add_ln415_50 = add i16 %zext_ln415_50, %trunc_ln708_49" [Conv1d/conv1d.cpp:43]   --->   Operation 2952 'add' 'add_ln415_50' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2953 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_50)   --->   "%tmp_467 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_50, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 2953 'bitselect' 'tmp_467' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2954 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_50)   --->   "%xor_ln416_50 = xor i1 %tmp_467, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2954 'xor' 'xor_ln416_50' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2955 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_50 = and i1 %tmp_465, %xor_ln416_50" [Conv1d/conv1d.cpp:43]   --->   Operation 2955 'and' 'and_ln416_50' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2956 [1/1] (0.00ns)   --->   "%tmp_468 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_50, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 2956 'bitselect' 'tmp_468' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2957 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_200)   --->   "%select_ln777_50 = select i1 %and_ln416_50, i1 %icmp_ln879_101, i1 %icmp_ln768_50" [Conv1d/conv1d.cpp:43]   --->   Operation 2957 'select' 'select_ln777_50' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2958 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_150)   --->   "%tmp_469 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_50, i32 26)" [Conv1d/conv1d.cpp:43]   --->   Operation 2958 'bitselect' 'tmp_469' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2959 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_150)   --->   "%xor_ln779_50 = xor i1 %tmp_469, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2959 'xor' 'xor_ln779_50' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2960 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_150)   --->   "%and_ln779_50 = and i1 %icmp_ln879_100, %xor_ln779_50" [Conv1d/conv1d.cpp:43]   --->   Operation 2960 'and' 'and_ln779_50' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2961 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_150)   --->   "%select_ln416_50 = select i1 %and_ln416_50, i1 %and_ln779_50, i1 %icmp_ln879_101" [Conv1d/conv1d.cpp:43]   --->   Operation 2961 'select' 'select_ln416_50' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2962 [1/1] (0.80ns)   --->   "%and_ln781_50 = and i1 %and_ln416_50, %icmp_ln879_101" [Conv1d/conv1d.cpp:43]   --->   Operation 2962 'and' 'and_ln781_50' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2963 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_200)   --->   "%xor_ln785_100 = xor i1 %select_ln777_50, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2963 'xor' 'xor_ln785_100' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2964 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_200)   --->   "%or_ln785_50 = or i1 %tmp_468, %xor_ln785_100" [Conv1d/conv1d.cpp:43]   --->   Operation 2964 'or' 'or_ln785_50' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2965 [1/1] (0.80ns)   --->   "%xor_ln785_101 = xor i1 %tmp_464, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2965 'xor' 'xor_ln785_101' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2966 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_200)   --->   "%and_ln785_50 = and i1 %or_ln785_50, %xor_ln785_101" [Conv1d/conv1d.cpp:43]   --->   Operation 2966 'and' 'and_ln785_50' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2967 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_150 = and i1 %tmp_468, %select_ln416_50" [Conv1d/conv1d.cpp:43]   --->   Operation 2967 'and' 'and_ln786_150' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2968 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_151)   --->   "%or_ln786_50 = or i1 %and_ln781_50, %and_ln786_150" [Conv1d/conv1d.cpp:43]   --->   Operation 2968 'or' 'or_ln786_50' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2969 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_151)   --->   "%xor_ln786_100 = xor i1 %or_ln786_50, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2969 'xor' 'xor_ln786_100' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2970 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_151 = and i1 %tmp_464, %xor_ln786_100" [Conv1d/conv1d.cpp:43]   --->   Operation 2970 'and' 'and_ln786_151' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2971 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_200 = or i1 %and_ln786_151, %and_ln785_50" [Conv1d/conv1d.cpp:43]   --->   Operation 2971 'or' 'or_ln340_200' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2972 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_228)   --->   "%or_ln340_201 = or i1 %and_ln786_150, %xor_ln785_101" [Conv1d/conv1d.cpp:43]   --->   Operation 2972 'or' 'or_ln340_201' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2973 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_228)   --->   "%or_ln340_202 = or i1 %or_ln340_201, %and_ln781_50" [Conv1d/conv1d.cpp:43]   --->   Operation 2973 'or' 'or_ln340_202' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2974 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_100 = select i1 %or_ln340_200, i16 32767, i16 %add_ln415_50" [Conv1d/conv1d.cpp:43]   --->   Operation 2974 'select' 'select_ln340_100' <Predicate = (!icmp_ln37)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2975 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_228)   --->   "%select_ln388_100 = select i1 %and_ln786_151, i16 -32768, i16 %add_ln415_50" [Conv1d/conv1d.cpp:43]   --->   Operation 2975 'select' 'select_ln388_100' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2976 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_228 = select i1 %or_ln340_202, i16 %select_ln340_100, i16 %select_ln388_100" [Conv1d/conv1d.cpp:43]   --->   Operation 2976 'select' 'select_ln340_228' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2977 [1/1] (0.00ns)   --->   "%sext_ln703_100 = sext i16 %select_ln340_227 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 2977 'sext' 'sext_ln703_100' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2978 [1/1] (0.00ns)   --->   "%sext_ln703_101 = sext i16 %select_ln340_228 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 2978 'sext' 'sext_ln703_101' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2979 [1/1] (1.54ns)   --->   "%add_ln1192_50 = add nsw i17 %sext_ln703_100, %sext_ln703_101" [Conv1d/conv1d.cpp:44]   --->   Operation 2979 'add' 'add_ln1192_50' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2980 [1/1] (0.00ns)   --->   "%tmp_470 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_50, i32 16)" [Conv1d/conv1d.cpp:44]   --->   Operation 2980 'bitselect' 'tmp_470' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2981 [1/1] (1.54ns)   --->   "%add_ln703_50 = add i16 %select_ln340_228, %select_ln340_227" [Conv1d/conv1d.cpp:44]   --->   Operation 2981 'add' 'add_ln703_50' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2982 [1/1] (0.00ns)   --->   "%tmp_471 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_50, i32 15)" [Conv1d/conv1d.cpp:44]   --->   Operation 2982 'bitselect' 'tmp_471' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2983 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_51)   --->   "%tmp_473 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_51, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 2983 'bitselect' 'tmp_473' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2984 [1/1] (0.00ns)   --->   "%zext_ln415_51 = zext i1 %tmp_474 to i16" [Conv1d/conv1d.cpp:43]   --->   Operation 2984 'zext' 'zext_ln415_51' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2985 [1/1] (1.54ns)   --->   "%add_ln415_51 = add i16 %zext_ln415_51, %trunc_ln708_50" [Conv1d/conv1d.cpp:43]   --->   Operation 2985 'add' 'add_ln415_51' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2986 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_51)   --->   "%tmp_475 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_51, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 2986 'bitselect' 'tmp_475' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2987 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_51)   --->   "%xor_ln416_51 = xor i1 %tmp_475, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2987 'xor' 'xor_ln416_51' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2988 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_51 = and i1 %tmp_473, %xor_ln416_51" [Conv1d/conv1d.cpp:43]   --->   Operation 2988 'and' 'and_ln416_51' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2989 [1/1] (0.00ns)   --->   "%tmp_476 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_51, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 2989 'bitselect' 'tmp_476' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2990 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_204)   --->   "%select_ln777_51 = select i1 %and_ln416_51, i1 %icmp_ln879_103, i1 %icmp_ln768_51" [Conv1d/conv1d.cpp:43]   --->   Operation 2990 'select' 'select_ln777_51' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2991 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_153)   --->   "%tmp_477 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_51, i32 26)" [Conv1d/conv1d.cpp:43]   --->   Operation 2991 'bitselect' 'tmp_477' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 2992 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_153)   --->   "%xor_ln779_51 = xor i1 %tmp_477, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2992 'xor' 'xor_ln779_51' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2993 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_153)   --->   "%and_ln779_51 = and i1 %icmp_ln879_102, %xor_ln779_51" [Conv1d/conv1d.cpp:43]   --->   Operation 2993 'and' 'and_ln779_51' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2994 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_153)   --->   "%select_ln416_51 = select i1 %and_ln416_51, i1 %and_ln779_51, i1 %icmp_ln879_103" [Conv1d/conv1d.cpp:43]   --->   Operation 2994 'select' 'select_ln416_51' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2995 [1/1] (0.80ns)   --->   "%and_ln781_51 = and i1 %and_ln416_51, %icmp_ln879_103" [Conv1d/conv1d.cpp:43]   --->   Operation 2995 'and' 'and_ln781_51' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2996 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_204)   --->   "%xor_ln785_102 = xor i1 %select_ln777_51, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2996 'xor' 'xor_ln785_102' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2997 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_204)   --->   "%or_ln785_51 = or i1 %tmp_476, %xor_ln785_102" [Conv1d/conv1d.cpp:43]   --->   Operation 2997 'or' 'or_ln785_51' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2998 [1/1] (0.80ns)   --->   "%xor_ln785_103 = xor i1 %tmp_472, true" [Conv1d/conv1d.cpp:43]   --->   Operation 2998 'xor' 'xor_ln785_103' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2999 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_204)   --->   "%and_ln785_51 = and i1 %or_ln785_51, %xor_ln785_103" [Conv1d/conv1d.cpp:43]   --->   Operation 2999 'and' 'and_ln785_51' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3000 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_153 = and i1 %tmp_476, %select_ln416_51" [Conv1d/conv1d.cpp:43]   --->   Operation 3000 'and' 'and_ln786_153' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3001 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_154)   --->   "%or_ln786_51 = or i1 %and_ln781_51, %and_ln786_153" [Conv1d/conv1d.cpp:43]   --->   Operation 3001 'or' 'or_ln786_51' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3002 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_154)   --->   "%xor_ln786_102 = xor i1 %or_ln786_51, true" [Conv1d/conv1d.cpp:43]   --->   Operation 3002 'xor' 'xor_ln786_102' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3003 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_154 = and i1 %tmp_472, %xor_ln786_102" [Conv1d/conv1d.cpp:43]   --->   Operation 3003 'and' 'and_ln786_154' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3004 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_204 = or i1 %and_ln786_154, %and_ln785_51" [Conv1d/conv1d.cpp:43]   --->   Operation 3004 'or' 'or_ln340_204' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3005 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_230)   --->   "%or_ln340_205 = or i1 %and_ln786_153, %xor_ln785_103" [Conv1d/conv1d.cpp:43]   --->   Operation 3005 'or' 'or_ln340_205' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3006 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_230)   --->   "%or_ln340_206 = or i1 %or_ln340_205, %and_ln781_51" [Conv1d/conv1d.cpp:43]   --->   Operation 3006 'or' 'or_ln340_206' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3007 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_102 = select i1 %or_ln340_204, i16 32767, i16 %add_ln415_51" [Conv1d/conv1d.cpp:43]   --->   Operation 3007 'select' 'select_ln340_102' <Predicate = (!icmp_ln37)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 3008 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_230)   --->   "%select_ln388_102 = select i1 %and_ln786_154, i16 -32768, i16 %add_ln415_51" [Conv1d/conv1d.cpp:43]   --->   Operation 3008 'select' 'select_ln388_102' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 3009 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_230 = select i1 %or_ln340_206, i16 %select_ln340_102, i16 %select_ln388_102" [Conv1d/conv1d.cpp:43]   --->   Operation 3009 'select' 'select_ln340_230' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 3010 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_105)   --->   "%xor_ln786_105 = xor i1 %tmp_487, true" [Conv1d/conv1d.cpp:44]   --->   Operation 3010 'xor' 'xor_ln786_105' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3011 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_105)   --->   "%and_ln786_158 = and i1 %tmp_486, %xor_ln786_105" [Conv1d/conv1d.cpp:44]   --->   Operation 3011 'and' 'and_ln786_158' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3012 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_233)   --->   "%xor_ln340_104 = xor i1 %tmp_486, %tmp_487" [Conv1d/conv1d.cpp:44]   --->   Operation 3012 'xor' 'xor_ln340_104' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3013 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_233)   --->   "%xor_ln340_105 = xor i1 %tmp_486, true" [Conv1d/conv1d.cpp:44]   --->   Operation 3013 'xor' 'xor_ln340_105' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3014 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_233)   --->   "%or_ln340_211 = or i1 %tmp_487, %xor_ln340_105" [Conv1d/conv1d.cpp:44]   --->   Operation 3014 'or' 'or_ln340_211' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3015 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_233)   --->   "%select_ln340_105 = select i1 %xor_ln340_104, i16 32767, i16 %add_ln703_52" [Conv1d/conv1d.cpp:44]   --->   Operation 3015 'select' 'select_ln340_105' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 3016 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln388_105 = select i1 %and_ln786_158, i16 -32768, i16 %add_ln703_52" [Conv1d/conv1d.cpp:44]   --->   Operation 3016 'select' 'select_ln388_105' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 3017 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_233 = select i1 %or_ln340_211, i16 %select_ln340_105, i16 %select_ln388_105" [Conv1d/conv1d.cpp:44]   --->   Operation 3017 'select' 'select_ln340_233' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 3018 [1/1] (0.00ns)   --->   "%sext_ln703_106 = sext i16 %select_ln340_233 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 3018 'sext' 'sext_ln703_106' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 3019 [1/1] (0.00ns)   --->   "%sext_ln703_107 = sext i16 %select_ln340_234 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 3019 'sext' 'sext_ln703_107' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 3020 [1/1] (1.54ns)   --->   "%add_ln1192_53 = add nsw i17 %sext_ln703_106, %sext_ln703_107" [Conv1d/conv1d.cpp:44]   --->   Operation 3020 'add' 'add_ln1192_53' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3021 [1/1] (0.00ns)   --->   "%tmp_494 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_53, i32 16)" [Conv1d/conv1d.cpp:44]   --->   Operation 3021 'bitselect' 'tmp_494' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 3022 [1/1] (1.54ns)   --->   "%add_ln703_53 = add i16 %select_ln340_234, %select_ln340_233" [Conv1d/conv1d.cpp:44]   --->   Operation 3022 'add' 'add_ln703_53' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3023 [1/1] (0.00ns)   --->   "%tmp_495 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_53, i32 15)" [Conv1d/conv1d.cpp:44]   --->   Operation 3023 'bitselect' 'tmp_495' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 3024 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_107)   --->   "%xor_ln786_107 = xor i1 %tmp_495, true" [Conv1d/conv1d.cpp:44]   --->   Operation 3024 'xor' 'xor_ln786_107' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3025 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_107)   --->   "%and_ln786_161 = and i1 %tmp_494, %xor_ln786_107" [Conv1d/conv1d.cpp:44]   --->   Operation 3025 'and' 'and_ln786_161' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3026 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_235)   --->   "%xor_ln340_106 = xor i1 %tmp_494, %tmp_495" [Conv1d/conv1d.cpp:44]   --->   Operation 3026 'xor' 'xor_ln340_106' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3027 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_235)   --->   "%xor_ln340_107 = xor i1 %tmp_494, true" [Conv1d/conv1d.cpp:44]   --->   Operation 3027 'xor' 'xor_ln340_107' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3028 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_235)   --->   "%or_ln340_215 = or i1 %tmp_495, %xor_ln340_107" [Conv1d/conv1d.cpp:44]   --->   Operation 3028 'or' 'or_ln340_215' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3029 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_235)   --->   "%select_ln340_107 = select i1 %xor_ln340_106, i16 32767, i16 %add_ln703_53" [Conv1d/conv1d.cpp:44]   --->   Operation 3029 'select' 'select_ln340_107' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 3030 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln388_107 = select i1 %and_ln786_161, i16 -32768, i16 %add_ln703_53" [Conv1d/conv1d.cpp:44]   --->   Operation 3030 'select' 'select_ln388_107' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 3031 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_235 = select i1 %or_ln340_215, i16 %select_ln340_107, i16 %select_ln388_107" [Conv1d/conv1d.cpp:44]   --->   Operation 3031 'select' 'select_ln340_235' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 3032 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_54)   --->   "%tmp_497 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_54, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 3032 'bitselect' 'tmp_497' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 3033 [1/1] (0.00ns)   --->   "%zext_ln415_54 = zext i1 %tmp_498 to i16" [Conv1d/conv1d.cpp:43]   --->   Operation 3033 'zext' 'zext_ln415_54' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 3034 [1/1] (1.54ns)   --->   "%add_ln415_54 = add i16 %zext_ln415_54, %trunc_ln708_53" [Conv1d/conv1d.cpp:43]   --->   Operation 3034 'add' 'add_ln415_54' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3035 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_54)   --->   "%tmp_499 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_54, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 3035 'bitselect' 'tmp_499' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 3036 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_54)   --->   "%xor_ln416_54 = xor i1 %tmp_499, true" [Conv1d/conv1d.cpp:43]   --->   Operation 3036 'xor' 'xor_ln416_54' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3037 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_54 = and i1 %tmp_497, %xor_ln416_54" [Conv1d/conv1d.cpp:43]   --->   Operation 3037 'and' 'and_ln416_54' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3038 [1/1] (0.00ns)   --->   "%tmp_500 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_54, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 3038 'bitselect' 'tmp_500' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 3039 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_216)   --->   "%select_ln777_54 = select i1 %and_ln416_54, i1 %icmp_ln879_109, i1 %icmp_ln768_54" [Conv1d/conv1d.cpp:43]   --->   Operation 3039 'select' 'select_ln777_54' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 3040 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_162)   --->   "%tmp_501 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_54, i32 26)" [Conv1d/conv1d.cpp:43]   --->   Operation 3040 'bitselect' 'tmp_501' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 3041 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_162)   --->   "%xor_ln779_54 = xor i1 %tmp_501, true" [Conv1d/conv1d.cpp:43]   --->   Operation 3041 'xor' 'xor_ln779_54' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3042 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_162)   --->   "%and_ln779_54 = and i1 %icmp_ln879_108, %xor_ln779_54" [Conv1d/conv1d.cpp:43]   --->   Operation 3042 'and' 'and_ln779_54' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3043 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_162)   --->   "%select_ln416_54 = select i1 %and_ln416_54, i1 %and_ln779_54, i1 %icmp_ln879_109" [Conv1d/conv1d.cpp:43]   --->   Operation 3043 'select' 'select_ln416_54' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 3044 [1/1] (0.80ns)   --->   "%and_ln781_54 = and i1 %and_ln416_54, %icmp_ln879_109" [Conv1d/conv1d.cpp:43]   --->   Operation 3044 'and' 'and_ln781_54' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3045 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_216)   --->   "%xor_ln785_108 = xor i1 %select_ln777_54, true" [Conv1d/conv1d.cpp:43]   --->   Operation 3045 'xor' 'xor_ln785_108' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3046 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_216)   --->   "%or_ln785_54 = or i1 %tmp_500, %xor_ln785_108" [Conv1d/conv1d.cpp:43]   --->   Operation 3046 'or' 'or_ln785_54' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3047 [1/1] (0.80ns)   --->   "%xor_ln785_109 = xor i1 %tmp_496, true" [Conv1d/conv1d.cpp:43]   --->   Operation 3047 'xor' 'xor_ln785_109' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3048 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_216)   --->   "%and_ln785_54 = and i1 %or_ln785_54, %xor_ln785_109" [Conv1d/conv1d.cpp:43]   --->   Operation 3048 'and' 'and_ln785_54' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3049 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_162 = and i1 %tmp_500, %select_ln416_54" [Conv1d/conv1d.cpp:43]   --->   Operation 3049 'and' 'and_ln786_162' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3050 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_163)   --->   "%or_ln786_54 = or i1 %and_ln781_54, %and_ln786_162" [Conv1d/conv1d.cpp:43]   --->   Operation 3050 'or' 'or_ln786_54' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3051 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_163)   --->   "%xor_ln786_108 = xor i1 %or_ln786_54, true" [Conv1d/conv1d.cpp:43]   --->   Operation 3051 'xor' 'xor_ln786_108' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3052 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_163 = and i1 %tmp_496, %xor_ln786_108" [Conv1d/conv1d.cpp:43]   --->   Operation 3052 'and' 'and_ln786_163' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3053 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_216 = or i1 %and_ln786_163, %and_ln785_54" [Conv1d/conv1d.cpp:43]   --->   Operation 3053 'or' 'or_ln340_216' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3054 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_236)   --->   "%or_ln340_217 = or i1 %and_ln786_162, %xor_ln785_109" [Conv1d/conv1d.cpp:43]   --->   Operation 3054 'or' 'or_ln340_217' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3055 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_236)   --->   "%or_ln340_218 = or i1 %or_ln340_217, %and_ln781_54" [Conv1d/conv1d.cpp:43]   --->   Operation 3055 'or' 'or_ln340_218' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3056 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_108 = select i1 %or_ln340_216, i16 32767, i16 %add_ln415_54" [Conv1d/conv1d.cpp:43]   --->   Operation 3056 'select' 'select_ln340_108' <Predicate = (!icmp_ln37)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 3057 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_236)   --->   "%select_ln388_108 = select i1 %and_ln786_163, i16 -32768, i16 %add_ln415_54" [Conv1d/conv1d.cpp:43]   --->   Operation 3057 'select' 'select_ln388_108' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 3058 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_236 = select i1 %or_ln340_218, i16 %select_ln340_108, i16 %select_ln388_108" [Conv1d/conv1d.cpp:43]   --->   Operation 3058 'select' 'select_ln340_236' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 3059 [1/1] (0.00ns)   --->   "%sext_ln703_108 = sext i16 %select_ln340_235 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 3059 'sext' 'sext_ln703_108' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 3060 [1/1] (0.00ns)   --->   "%sext_ln703_109 = sext i16 %select_ln340_236 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 3060 'sext' 'sext_ln703_109' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 3061 [1/1] (1.54ns)   --->   "%add_ln1192_54 = add nsw i17 %sext_ln703_108, %sext_ln703_109" [Conv1d/conv1d.cpp:44]   --->   Operation 3061 'add' 'add_ln1192_54' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3062 [1/1] (0.00ns)   --->   "%tmp_502 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_54, i32 16)" [Conv1d/conv1d.cpp:44]   --->   Operation 3062 'bitselect' 'tmp_502' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 3063 [1/1] (1.54ns)   --->   "%add_ln703_54 = add i16 %select_ln340_236, %select_ln340_235" [Conv1d/conv1d.cpp:44]   --->   Operation 3063 'add' 'add_ln703_54' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3064 [1/1] (0.00ns)   --->   "%tmp_503 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_54, i32 15)" [Conv1d/conv1d.cpp:44]   --->   Operation 3064 'bitselect' 'tmp_503' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 3065 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_55)   --->   "%tmp_505 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_55, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 3065 'bitselect' 'tmp_505' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 3066 [1/1] (0.00ns)   --->   "%zext_ln415_55 = zext i1 %tmp_506 to i16" [Conv1d/conv1d.cpp:43]   --->   Operation 3066 'zext' 'zext_ln415_55' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 3067 [1/1] (1.54ns)   --->   "%add_ln415_55 = add i16 %zext_ln415_55, %trunc_ln708_54" [Conv1d/conv1d.cpp:43]   --->   Operation 3067 'add' 'add_ln415_55' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3068 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_55)   --->   "%tmp_507 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_55, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 3068 'bitselect' 'tmp_507' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 3069 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_55)   --->   "%xor_ln416_55 = xor i1 %tmp_507, true" [Conv1d/conv1d.cpp:43]   --->   Operation 3069 'xor' 'xor_ln416_55' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3070 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_55 = and i1 %tmp_505, %xor_ln416_55" [Conv1d/conv1d.cpp:43]   --->   Operation 3070 'and' 'and_ln416_55' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3071 [1/1] (0.00ns)   --->   "%tmp_508 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_55, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 3071 'bitselect' 'tmp_508' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 3072 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_220)   --->   "%select_ln777_55 = select i1 %and_ln416_55, i1 %icmp_ln879_111, i1 %icmp_ln768_55" [Conv1d/conv1d.cpp:43]   --->   Operation 3072 'select' 'select_ln777_55' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 3073 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_165)   --->   "%tmp_509 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_55, i32 26)" [Conv1d/conv1d.cpp:43]   --->   Operation 3073 'bitselect' 'tmp_509' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 3074 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_165)   --->   "%xor_ln779_55 = xor i1 %tmp_509, true" [Conv1d/conv1d.cpp:43]   --->   Operation 3074 'xor' 'xor_ln779_55' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3075 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_165)   --->   "%and_ln779_55 = and i1 %icmp_ln879_110, %xor_ln779_55" [Conv1d/conv1d.cpp:43]   --->   Operation 3075 'and' 'and_ln779_55' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3076 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_165)   --->   "%select_ln416_55 = select i1 %and_ln416_55, i1 %and_ln779_55, i1 %icmp_ln879_111" [Conv1d/conv1d.cpp:43]   --->   Operation 3076 'select' 'select_ln416_55' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 3077 [1/1] (0.80ns)   --->   "%and_ln781_55 = and i1 %and_ln416_55, %icmp_ln879_111" [Conv1d/conv1d.cpp:43]   --->   Operation 3077 'and' 'and_ln781_55' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3078 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_220)   --->   "%xor_ln785_110 = xor i1 %select_ln777_55, true" [Conv1d/conv1d.cpp:43]   --->   Operation 3078 'xor' 'xor_ln785_110' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3079 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_220)   --->   "%or_ln785_55 = or i1 %tmp_508, %xor_ln785_110" [Conv1d/conv1d.cpp:43]   --->   Operation 3079 'or' 'or_ln785_55' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3080 [1/1] (0.80ns)   --->   "%xor_ln785_111 = xor i1 %tmp_504, true" [Conv1d/conv1d.cpp:43]   --->   Operation 3080 'xor' 'xor_ln785_111' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3081 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_220)   --->   "%and_ln785_55 = and i1 %or_ln785_55, %xor_ln785_111" [Conv1d/conv1d.cpp:43]   --->   Operation 3081 'and' 'and_ln785_55' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3082 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_165 = and i1 %tmp_508, %select_ln416_55" [Conv1d/conv1d.cpp:43]   --->   Operation 3082 'and' 'and_ln786_165' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3083 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_166)   --->   "%or_ln786_55 = or i1 %and_ln781_55, %and_ln786_165" [Conv1d/conv1d.cpp:43]   --->   Operation 3083 'or' 'or_ln786_55' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3084 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_166)   --->   "%xor_ln786_110 = xor i1 %or_ln786_55, true" [Conv1d/conv1d.cpp:43]   --->   Operation 3084 'xor' 'xor_ln786_110' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3085 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_166 = and i1 %tmp_504, %xor_ln786_110" [Conv1d/conv1d.cpp:43]   --->   Operation 3085 'and' 'and_ln786_166' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3086 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_220 = or i1 %and_ln786_166, %and_ln785_55" [Conv1d/conv1d.cpp:43]   --->   Operation 3086 'or' 'or_ln340_220' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3087 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_238)   --->   "%or_ln340_221 = or i1 %and_ln786_165, %xor_ln785_111" [Conv1d/conv1d.cpp:43]   --->   Operation 3087 'or' 'or_ln340_221' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3088 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_238)   --->   "%or_ln340_222 = or i1 %or_ln340_221, %and_ln781_55" [Conv1d/conv1d.cpp:43]   --->   Operation 3088 'or' 'or_ln340_222' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3089 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_110 = select i1 %or_ln340_220, i16 32767, i16 %add_ln415_55" [Conv1d/conv1d.cpp:43]   --->   Operation 3089 'select' 'select_ln340_110' <Predicate = (!icmp_ln37)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 3090 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_238)   --->   "%select_ln388_110 = select i1 %and_ln786_166, i16 -32768, i16 %add_ln415_55" [Conv1d/conv1d.cpp:43]   --->   Operation 3090 'select' 'select_ln388_110' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 3091 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_238 = select i1 %or_ln340_222, i16 %select_ln340_110, i16 %select_ln388_110" [Conv1d/conv1d.cpp:43]   --->   Operation 3091 'select' 'select_ln340_238' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 3092 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_113)   --->   "%xor_ln786_113 = xor i1 %tmp_519, true" [Conv1d/conv1d.cpp:44]   --->   Operation 3092 'xor' 'xor_ln786_113' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3093 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_113)   --->   "%and_ln786_170 = and i1 %tmp_518, %xor_ln786_113" [Conv1d/conv1d.cpp:44]   --->   Operation 3093 'and' 'and_ln786_170' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3094 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_241)   --->   "%xor_ln340_112 = xor i1 %tmp_518, %tmp_519" [Conv1d/conv1d.cpp:44]   --->   Operation 3094 'xor' 'xor_ln340_112' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3095 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_241)   --->   "%xor_ln340_113 = xor i1 %tmp_518, true" [Conv1d/conv1d.cpp:44]   --->   Operation 3095 'xor' 'xor_ln340_113' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3096 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_241)   --->   "%or_ln340_227 = or i1 %tmp_519, %xor_ln340_113" [Conv1d/conv1d.cpp:44]   --->   Operation 3096 'or' 'or_ln340_227' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3097 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_241)   --->   "%select_ln340_113 = select i1 %xor_ln340_112, i16 32767, i16 %add_ln703_56" [Conv1d/conv1d.cpp:44]   --->   Operation 3097 'select' 'select_ln340_113' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 3098 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln388_113 = select i1 %and_ln786_170, i16 -32768, i16 %add_ln703_56" [Conv1d/conv1d.cpp:44]   --->   Operation 3098 'select' 'select_ln388_113' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 3099 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_241 = select i1 %or_ln340_227, i16 %select_ln340_113, i16 %select_ln388_113" [Conv1d/conv1d.cpp:44]   --->   Operation 3099 'select' 'select_ln340_241' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 3100 [1/1] (0.00ns)   --->   "%sext_ln703_114 = sext i16 %select_ln340_241 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 3100 'sext' 'sext_ln703_114' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 3101 [1/1] (0.00ns)   --->   "%sext_ln703_115 = sext i16 %select_ln340_242 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 3101 'sext' 'sext_ln703_115' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 3102 [1/1] (1.54ns)   --->   "%add_ln1192_57 = add nsw i17 %sext_ln703_114, %sext_ln703_115" [Conv1d/conv1d.cpp:44]   --->   Operation 3102 'add' 'add_ln1192_57' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3103 [1/1] (0.00ns)   --->   "%tmp_526 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_57, i32 16)" [Conv1d/conv1d.cpp:44]   --->   Operation 3103 'bitselect' 'tmp_526' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 3104 [1/1] (1.54ns)   --->   "%add_ln703_57 = add i16 %select_ln340_242, %select_ln340_241" [Conv1d/conv1d.cpp:44]   --->   Operation 3104 'add' 'add_ln703_57' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3105 [1/1] (0.00ns)   --->   "%tmp_527 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_57, i32 15)" [Conv1d/conv1d.cpp:44]   --->   Operation 3105 'bitselect' 'tmp_527' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 3106 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_115)   --->   "%xor_ln786_115 = xor i1 %tmp_527, true" [Conv1d/conv1d.cpp:44]   --->   Operation 3106 'xor' 'xor_ln786_115' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3107 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_115)   --->   "%and_ln786_173 = and i1 %tmp_526, %xor_ln786_115" [Conv1d/conv1d.cpp:44]   --->   Operation 3107 'and' 'and_ln786_173' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3108 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_243)   --->   "%xor_ln340_114 = xor i1 %tmp_526, %tmp_527" [Conv1d/conv1d.cpp:44]   --->   Operation 3108 'xor' 'xor_ln340_114' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3109 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_243)   --->   "%xor_ln340_115 = xor i1 %tmp_526, true" [Conv1d/conv1d.cpp:44]   --->   Operation 3109 'xor' 'xor_ln340_115' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3110 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_243)   --->   "%or_ln340_231 = or i1 %tmp_527, %xor_ln340_115" [Conv1d/conv1d.cpp:44]   --->   Operation 3110 'or' 'or_ln340_231' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3111 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_243)   --->   "%select_ln340_115 = select i1 %xor_ln340_114, i16 32767, i16 %add_ln703_57" [Conv1d/conv1d.cpp:44]   --->   Operation 3111 'select' 'select_ln340_115' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 3112 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln388_115 = select i1 %and_ln786_173, i16 -32768, i16 %add_ln703_57" [Conv1d/conv1d.cpp:44]   --->   Operation 3112 'select' 'select_ln388_115' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 3113 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_243 = select i1 %or_ln340_231, i16 %select_ln340_115, i16 %select_ln388_115" [Conv1d/conv1d.cpp:44]   --->   Operation 3113 'select' 'select_ln340_243' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 3114 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_58)   --->   "%tmp_529 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_58, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 3114 'bitselect' 'tmp_529' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 3115 [1/1] (0.00ns)   --->   "%zext_ln415_58 = zext i1 %tmp_530 to i16" [Conv1d/conv1d.cpp:43]   --->   Operation 3115 'zext' 'zext_ln415_58' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 3116 [1/1] (1.54ns)   --->   "%add_ln415_58 = add i16 %zext_ln415_58, %trunc_ln708_57" [Conv1d/conv1d.cpp:43]   --->   Operation 3116 'add' 'add_ln415_58' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3117 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_58)   --->   "%tmp_531 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_58, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 3117 'bitselect' 'tmp_531' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 3118 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_58)   --->   "%xor_ln416_58 = xor i1 %tmp_531, true" [Conv1d/conv1d.cpp:43]   --->   Operation 3118 'xor' 'xor_ln416_58' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3119 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_58 = and i1 %tmp_529, %xor_ln416_58" [Conv1d/conv1d.cpp:43]   --->   Operation 3119 'and' 'and_ln416_58' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3120 [1/1] (0.00ns)   --->   "%tmp_532 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_58, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 3120 'bitselect' 'tmp_532' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 3121 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_232)   --->   "%select_ln777_58 = select i1 %and_ln416_58, i1 %icmp_ln879_117, i1 %icmp_ln768_58" [Conv1d/conv1d.cpp:43]   --->   Operation 3121 'select' 'select_ln777_58' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 3122 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_174)   --->   "%tmp_533 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_58, i32 26)" [Conv1d/conv1d.cpp:43]   --->   Operation 3122 'bitselect' 'tmp_533' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 3123 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_174)   --->   "%xor_ln779_58 = xor i1 %tmp_533, true" [Conv1d/conv1d.cpp:43]   --->   Operation 3123 'xor' 'xor_ln779_58' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3124 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_174)   --->   "%and_ln779_58 = and i1 %icmp_ln879_116, %xor_ln779_58" [Conv1d/conv1d.cpp:43]   --->   Operation 3124 'and' 'and_ln779_58' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3125 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_174)   --->   "%select_ln416_58 = select i1 %and_ln416_58, i1 %and_ln779_58, i1 %icmp_ln879_117" [Conv1d/conv1d.cpp:43]   --->   Operation 3125 'select' 'select_ln416_58' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 3126 [1/1] (0.80ns)   --->   "%and_ln781_58 = and i1 %and_ln416_58, %icmp_ln879_117" [Conv1d/conv1d.cpp:43]   --->   Operation 3126 'and' 'and_ln781_58' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3127 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_232)   --->   "%xor_ln785_116 = xor i1 %select_ln777_58, true" [Conv1d/conv1d.cpp:43]   --->   Operation 3127 'xor' 'xor_ln785_116' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3128 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_232)   --->   "%or_ln785_58 = or i1 %tmp_532, %xor_ln785_116" [Conv1d/conv1d.cpp:43]   --->   Operation 3128 'or' 'or_ln785_58' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3129 [1/1] (0.80ns)   --->   "%xor_ln785_117 = xor i1 %tmp_528, true" [Conv1d/conv1d.cpp:43]   --->   Operation 3129 'xor' 'xor_ln785_117' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3130 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_232)   --->   "%and_ln785_58 = and i1 %or_ln785_58, %xor_ln785_117" [Conv1d/conv1d.cpp:43]   --->   Operation 3130 'and' 'and_ln785_58' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3131 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_174 = and i1 %tmp_532, %select_ln416_58" [Conv1d/conv1d.cpp:43]   --->   Operation 3131 'and' 'and_ln786_174' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3132 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_175)   --->   "%or_ln786_58 = or i1 %and_ln781_58, %and_ln786_174" [Conv1d/conv1d.cpp:43]   --->   Operation 3132 'or' 'or_ln786_58' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3133 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_175)   --->   "%xor_ln786_116 = xor i1 %or_ln786_58, true" [Conv1d/conv1d.cpp:43]   --->   Operation 3133 'xor' 'xor_ln786_116' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3134 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_175 = and i1 %tmp_528, %xor_ln786_116" [Conv1d/conv1d.cpp:43]   --->   Operation 3134 'and' 'and_ln786_175' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3135 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_232 = or i1 %and_ln786_175, %and_ln785_58" [Conv1d/conv1d.cpp:43]   --->   Operation 3135 'or' 'or_ln340_232' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3136 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_244)   --->   "%or_ln340_233 = or i1 %and_ln786_174, %xor_ln785_117" [Conv1d/conv1d.cpp:43]   --->   Operation 3136 'or' 'or_ln340_233' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3137 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_244)   --->   "%or_ln340_234 = or i1 %or_ln340_233, %and_ln781_58" [Conv1d/conv1d.cpp:43]   --->   Operation 3137 'or' 'or_ln340_234' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3138 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_116 = select i1 %or_ln340_232, i16 32767, i16 %add_ln415_58" [Conv1d/conv1d.cpp:43]   --->   Operation 3138 'select' 'select_ln340_116' <Predicate = (!icmp_ln37)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 3139 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_244)   --->   "%select_ln388_116 = select i1 %and_ln786_175, i16 -32768, i16 %add_ln415_58" [Conv1d/conv1d.cpp:43]   --->   Operation 3139 'select' 'select_ln388_116' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 3140 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_244 = select i1 %or_ln340_234, i16 %select_ln340_116, i16 %select_ln388_116" [Conv1d/conv1d.cpp:43]   --->   Operation 3140 'select' 'select_ln340_244' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 3141 [1/1] (0.00ns)   --->   "%sext_ln703_116 = sext i16 %select_ln340_243 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 3141 'sext' 'sext_ln703_116' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 3142 [1/1] (0.00ns)   --->   "%sext_ln703_117 = sext i16 %select_ln340_244 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 3142 'sext' 'sext_ln703_117' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 3143 [1/1] (1.54ns)   --->   "%add_ln1192_58 = add nsw i17 %sext_ln703_116, %sext_ln703_117" [Conv1d/conv1d.cpp:44]   --->   Operation 3143 'add' 'add_ln1192_58' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3144 [1/1] (0.00ns)   --->   "%tmp_534 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_58, i32 16)" [Conv1d/conv1d.cpp:44]   --->   Operation 3144 'bitselect' 'tmp_534' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 3145 [1/1] (1.54ns)   --->   "%add_ln703_58 = add i16 %select_ln340_244, %select_ln340_243" [Conv1d/conv1d.cpp:44]   --->   Operation 3145 'add' 'add_ln703_58' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3146 [1/1] (0.00ns)   --->   "%tmp_535 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_58, i32 15)" [Conv1d/conv1d.cpp:44]   --->   Operation 3146 'bitselect' 'tmp_535' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 3147 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_59)   --->   "%tmp_537 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_59, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 3147 'bitselect' 'tmp_537' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 3148 [1/1] (0.00ns)   --->   "%zext_ln415_59 = zext i1 %tmp_538 to i16" [Conv1d/conv1d.cpp:43]   --->   Operation 3148 'zext' 'zext_ln415_59' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 3149 [1/1] (1.54ns)   --->   "%add_ln415_59 = add i16 %zext_ln415_59, %trunc_ln708_58" [Conv1d/conv1d.cpp:43]   --->   Operation 3149 'add' 'add_ln415_59' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3150 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_59)   --->   "%tmp_539 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_59, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 3150 'bitselect' 'tmp_539' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 3151 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_59)   --->   "%xor_ln416_59 = xor i1 %tmp_539, true" [Conv1d/conv1d.cpp:43]   --->   Operation 3151 'xor' 'xor_ln416_59' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3152 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_59 = and i1 %tmp_537, %xor_ln416_59" [Conv1d/conv1d.cpp:43]   --->   Operation 3152 'and' 'and_ln416_59' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3153 [1/1] (0.00ns)   --->   "%tmp_540 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_59, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 3153 'bitselect' 'tmp_540' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 3154 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_236)   --->   "%select_ln777_59 = select i1 %and_ln416_59, i1 %icmp_ln879_119, i1 %icmp_ln768_59" [Conv1d/conv1d.cpp:43]   --->   Operation 3154 'select' 'select_ln777_59' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 3155 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_177)   --->   "%tmp_541 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_59, i32 26)" [Conv1d/conv1d.cpp:43]   --->   Operation 3155 'bitselect' 'tmp_541' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 3156 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_177)   --->   "%xor_ln779_59 = xor i1 %tmp_541, true" [Conv1d/conv1d.cpp:43]   --->   Operation 3156 'xor' 'xor_ln779_59' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3157 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_177)   --->   "%and_ln779_59 = and i1 %icmp_ln879_118, %xor_ln779_59" [Conv1d/conv1d.cpp:43]   --->   Operation 3157 'and' 'and_ln779_59' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3158 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_177)   --->   "%select_ln416_59 = select i1 %and_ln416_59, i1 %and_ln779_59, i1 %icmp_ln879_119" [Conv1d/conv1d.cpp:43]   --->   Operation 3158 'select' 'select_ln416_59' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 3159 [1/1] (0.80ns)   --->   "%and_ln781_59 = and i1 %and_ln416_59, %icmp_ln879_119" [Conv1d/conv1d.cpp:43]   --->   Operation 3159 'and' 'and_ln781_59' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3160 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_236)   --->   "%xor_ln785_118 = xor i1 %select_ln777_59, true" [Conv1d/conv1d.cpp:43]   --->   Operation 3160 'xor' 'xor_ln785_118' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3161 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_236)   --->   "%or_ln785_59 = or i1 %tmp_540, %xor_ln785_118" [Conv1d/conv1d.cpp:43]   --->   Operation 3161 'or' 'or_ln785_59' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3162 [1/1] (0.80ns)   --->   "%xor_ln785_119 = xor i1 %tmp_536, true" [Conv1d/conv1d.cpp:43]   --->   Operation 3162 'xor' 'xor_ln785_119' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3163 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_236)   --->   "%and_ln785_59 = and i1 %or_ln785_59, %xor_ln785_119" [Conv1d/conv1d.cpp:43]   --->   Operation 3163 'and' 'and_ln785_59' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3164 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_177 = and i1 %tmp_540, %select_ln416_59" [Conv1d/conv1d.cpp:43]   --->   Operation 3164 'and' 'and_ln786_177' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3165 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_178)   --->   "%or_ln786_59 = or i1 %and_ln781_59, %and_ln786_177" [Conv1d/conv1d.cpp:43]   --->   Operation 3165 'or' 'or_ln786_59' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3166 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_178)   --->   "%xor_ln786_118 = xor i1 %or_ln786_59, true" [Conv1d/conv1d.cpp:43]   --->   Operation 3166 'xor' 'xor_ln786_118' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3167 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_178 = and i1 %tmp_536, %xor_ln786_118" [Conv1d/conv1d.cpp:43]   --->   Operation 3167 'and' 'and_ln786_178' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3168 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_236 = or i1 %and_ln786_178, %and_ln785_59" [Conv1d/conv1d.cpp:43]   --->   Operation 3168 'or' 'or_ln340_236' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3169 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_246)   --->   "%or_ln340_237 = or i1 %and_ln786_177, %xor_ln785_119" [Conv1d/conv1d.cpp:43]   --->   Operation 3169 'or' 'or_ln340_237' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3170 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_246)   --->   "%or_ln340_238 = or i1 %or_ln340_237, %and_ln781_59" [Conv1d/conv1d.cpp:43]   --->   Operation 3170 'or' 'or_ln340_238' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3171 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_118 = select i1 %or_ln340_236, i16 32767, i16 %add_ln415_59" [Conv1d/conv1d.cpp:43]   --->   Operation 3171 'select' 'select_ln340_118' <Predicate = (!icmp_ln37)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 3172 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_246)   --->   "%select_ln388_118 = select i1 %and_ln786_178, i16 -32768, i16 %add_ln415_59" [Conv1d/conv1d.cpp:43]   --->   Operation 3172 'select' 'select_ln388_118' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 3173 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_246 = select i1 %or_ln340_238, i16 %select_ln340_118, i16 %select_ln388_118" [Conv1d/conv1d.cpp:43]   --->   Operation 3173 'select' 'select_ln340_246' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 3174 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_121)   --->   "%xor_ln786_121 = xor i1 %tmp_551, true" [Conv1d/conv1d.cpp:44]   --->   Operation 3174 'xor' 'xor_ln786_121' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3175 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_121)   --->   "%and_ln786_182 = and i1 %tmp_550, %xor_ln786_121" [Conv1d/conv1d.cpp:44]   --->   Operation 3175 'and' 'and_ln786_182' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3176 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_249)   --->   "%xor_ln340_120 = xor i1 %tmp_550, %tmp_551" [Conv1d/conv1d.cpp:44]   --->   Operation 3176 'xor' 'xor_ln340_120' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3177 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_249)   --->   "%xor_ln340_121 = xor i1 %tmp_550, true" [Conv1d/conv1d.cpp:44]   --->   Operation 3177 'xor' 'xor_ln340_121' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3178 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_249)   --->   "%or_ln340_243 = or i1 %tmp_551, %xor_ln340_121" [Conv1d/conv1d.cpp:44]   --->   Operation 3178 'or' 'or_ln340_243' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3179 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_249)   --->   "%select_ln340_121 = select i1 %xor_ln340_120, i16 32767, i16 %add_ln703_60" [Conv1d/conv1d.cpp:44]   --->   Operation 3179 'select' 'select_ln340_121' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 3180 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln388_121 = select i1 %and_ln786_182, i16 -32768, i16 %add_ln703_60" [Conv1d/conv1d.cpp:44]   --->   Operation 3180 'select' 'select_ln388_121' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 3181 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_249 = select i1 %or_ln340_243, i16 %select_ln340_121, i16 %select_ln388_121" [Conv1d/conv1d.cpp:44]   --->   Operation 3181 'select' 'select_ln340_249' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 3182 [1/1] (0.00ns)   --->   "%sext_ln703_122 = sext i16 %select_ln340_249 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 3182 'sext' 'sext_ln703_122' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 3183 [1/1] (0.00ns)   --->   "%sext_ln703_123 = sext i16 %select_ln340_250 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 3183 'sext' 'sext_ln703_123' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 3184 [1/1] (1.54ns)   --->   "%add_ln1192_61 = add nsw i17 %sext_ln703_122, %sext_ln703_123" [Conv1d/conv1d.cpp:44]   --->   Operation 3184 'add' 'add_ln1192_61' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3185 [1/1] (0.00ns)   --->   "%tmp_558 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_61, i32 16)" [Conv1d/conv1d.cpp:44]   --->   Operation 3185 'bitselect' 'tmp_558' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 3186 [1/1] (1.54ns)   --->   "%add_ln703_61 = add i16 %select_ln340_250, %select_ln340_249" [Conv1d/conv1d.cpp:44]   --->   Operation 3186 'add' 'add_ln703_61' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3187 [1/1] (0.00ns)   --->   "%tmp_559 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_61, i32 15)" [Conv1d/conv1d.cpp:44]   --->   Operation 3187 'bitselect' 'tmp_559' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 3188 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_123)   --->   "%xor_ln786_123 = xor i1 %tmp_559, true" [Conv1d/conv1d.cpp:44]   --->   Operation 3188 'xor' 'xor_ln786_123' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3189 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_123)   --->   "%and_ln786_185 = and i1 %tmp_558, %xor_ln786_123" [Conv1d/conv1d.cpp:44]   --->   Operation 3189 'and' 'and_ln786_185' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3190 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_251)   --->   "%xor_ln340_122 = xor i1 %tmp_558, %tmp_559" [Conv1d/conv1d.cpp:44]   --->   Operation 3190 'xor' 'xor_ln340_122' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3191 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_251)   --->   "%xor_ln340_123 = xor i1 %tmp_558, true" [Conv1d/conv1d.cpp:44]   --->   Operation 3191 'xor' 'xor_ln340_123' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3192 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_251)   --->   "%or_ln340_247 = or i1 %tmp_559, %xor_ln340_123" [Conv1d/conv1d.cpp:44]   --->   Operation 3192 'or' 'or_ln340_247' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3193 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_251)   --->   "%select_ln340_123 = select i1 %xor_ln340_122, i16 32767, i16 %add_ln703_61" [Conv1d/conv1d.cpp:44]   --->   Operation 3193 'select' 'select_ln340_123' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 3194 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln388_123 = select i1 %and_ln786_185, i16 -32768, i16 %add_ln703_61" [Conv1d/conv1d.cpp:44]   --->   Operation 3194 'select' 'select_ln388_123' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 3195 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_251 = select i1 %or_ln340_247, i16 %select_ln340_123, i16 %select_ln388_123" [Conv1d/conv1d.cpp:44]   --->   Operation 3195 'select' 'select_ln340_251' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 3196 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_62)   --->   "%tmp_561 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_62, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 3196 'bitselect' 'tmp_561' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 3197 [1/1] (0.00ns)   --->   "%zext_ln415_62 = zext i1 %tmp_562 to i16" [Conv1d/conv1d.cpp:43]   --->   Operation 3197 'zext' 'zext_ln415_62' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 3198 [1/1] (1.54ns)   --->   "%add_ln415_62 = add i16 %zext_ln415_62, %trunc_ln708_61" [Conv1d/conv1d.cpp:43]   --->   Operation 3198 'add' 'add_ln415_62' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3199 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_62)   --->   "%tmp_563 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_62, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 3199 'bitselect' 'tmp_563' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 3200 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_62)   --->   "%xor_ln416_62 = xor i1 %tmp_563, true" [Conv1d/conv1d.cpp:43]   --->   Operation 3200 'xor' 'xor_ln416_62' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3201 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_62 = and i1 %tmp_561, %xor_ln416_62" [Conv1d/conv1d.cpp:43]   --->   Operation 3201 'and' 'and_ln416_62' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3202 [1/1] (0.00ns)   --->   "%tmp_564 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_62, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 3202 'bitselect' 'tmp_564' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 3203 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_248)   --->   "%select_ln777_62 = select i1 %and_ln416_62, i1 %icmp_ln879_125, i1 %icmp_ln768_62" [Conv1d/conv1d.cpp:43]   --->   Operation 3203 'select' 'select_ln777_62' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 3204 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_186)   --->   "%tmp_565 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_62, i32 26)" [Conv1d/conv1d.cpp:43]   --->   Operation 3204 'bitselect' 'tmp_565' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 3205 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_186)   --->   "%xor_ln779_62 = xor i1 %tmp_565, true" [Conv1d/conv1d.cpp:43]   --->   Operation 3205 'xor' 'xor_ln779_62' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3206 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_186)   --->   "%and_ln779_62 = and i1 %icmp_ln879_124, %xor_ln779_62" [Conv1d/conv1d.cpp:43]   --->   Operation 3206 'and' 'and_ln779_62' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3207 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_186)   --->   "%select_ln416_62 = select i1 %and_ln416_62, i1 %and_ln779_62, i1 %icmp_ln879_125" [Conv1d/conv1d.cpp:43]   --->   Operation 3207 'select' 'select_ln416_62' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 3208 [1/1] (0.80ns)   --->   "%and_ln781_62 = and i1 %and_ln416_62, %icmp_ln879_125" [Conv1d/conv1d.cpp:43]   --->   Operation 3208 'and' 'and_ln781_62' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3209 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_248)   --->   "%xor_ln785_124 = xor i1 %select_ln777_62, true" [Conv1d/conv1d.cpp:43]   --->   Operation 3209 'xor' 'xor_ln785_124' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3210 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_248)   --->   "%or_ln785_62 = or i1 %tmp_564, %xor_ln785_124" [Conv1d/conv1d.cpp:43]   --->   Operation 3210 'or' 'or_ln785_62' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3211 [1/1] (0.80ns)   --->   "%xor_ln785_125 = xor i1 %tmp_560, true" [Conv1d/conv1d.cpp:43]   --->   Operation 3211 'xor' 'xor_ln785_125' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3212 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_248)   --->   "%and_ln785_62 = and i1 %or_ln785_62, %xor_ln785_125" [Conv1d/conv1d.cpp:43]   --->   Operation 3212 'and' 'and_ln785_62' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3213 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_186 = and i1 %tmp_564, %select_ln416_62" [Conv1d/conv1d.cpp:43]   --->   Operation 3213 'and' 'and_ln786_186' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3214 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_187)   --->   "%or_ln786_62 = or i1 %and_ln781_62, %and_ln786_186" [Conv1d/conv1d.cpp:43]   --->   Operation 3214 'or' 'or_ln786_62' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3215 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_187)   --->   "%xor_ln786_124 = xor i1 %or_ln786_62, true" [Conv1d/conv1d.cpp:43]   --->   Operation 3215 'xor' 'xor_ln786_124' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3216 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_187 = and i1 %tmp_560, %xor_ln786_124" [Conv1d/conv1d.cpp:43]   --->   Operation 3216 'and' 'and_ln786_187' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3217 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_248 = or i1 %and_ln786_187, %and_ln785_62" [Conv1d/conv1d.cpp:43]   --->   Operation 3217 'or' 'or_ln340_248' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3218 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_252)   --->   "%or_ln340_249 = or i1 %and_ln786_186, %xor_ln785_125" [Conv1d/conv1d.cpp:43]   --->   Operation 3218 'or' 'or_ln340_249' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3219 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_252)   --->   "%or_ln340_250 = or i1 %or_ln340_249, %and_ln781_62" [Conv1d/conv1d.cpp:43]   --->   Operation 3219 'or' 'or_ln340_250' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3220 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_124 = select i1 %or_ln340_248, i16 32767, i16 %add_ln415_62" [Conv1d/conv1d.cpp:43]   --->   Operation 3220 'select' 'select_ln340_124' <Predicate = (!icmp_ln37)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 3221 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_252)   --->   "%select_ln388_124 = select i1 %and_ln786_187, i16 -32768, i16 %add_ln415_62" [Conv1d/conv1d.cpp:43]   --->   Operation 3221 'select' 'select_ln388_124' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 3222 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_252 = select i1 %or_ln340_250, i16 %select_ln340_124, i16 %select_ln388_124" [Conv1d/conv1d.cpp:43]   --->   Operation 3222 'select' 'select_ln340_252' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 3223 [1/1] (0.00ns)   --->   "%sext_ln703_124 = sext i16 %select_ln340_251 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 3223 'sext' 'sext_ln703_124' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 3224 [1/1] (0.00ns)   --->   "%sext_ln703_125 = sext i16 %select_ln340_252 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 3224 'sext' 'sext_ln703_125' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 3225 [1/1] (1.54ns)   --->   "%add_ln1192_62 = add nsw i17 %sext_ln703_124, %sext_ln703_125" [Conv1d/conv1d.cpp:44]   --->   Operation 3225 'add' 'add_ln1192_62' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3226 [1/1] (0.00ns)   --->   "%tmp_566 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_62, i32 16)" [Conv1d/conv1d.cpp:44]   --->   Operation 3226 'bitselect' 'tmp_566' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 3227 [1/1] (1.54ns)   --->   "%add_ln703_62 = add i16 %select_ln340_252, %select_ln340_251" [Conv1d/conv1d.cpp:44]   --->   Operation 3227 'add' 'add_ln703_62' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3228 [1/1] (0.00ns)   --->   "%tmp_567 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_62, i32 15)" [Conv1d/conv1d.cpp:44]   --->   Operation 3228 'bitselect' 'tmp_567' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 3229 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_63)   --->   "%tmp_569 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_63, i32 25)" [Conv1d/conv1d.cpp:43]   --->   Operation 3229 'bitselect' 'tmp_569' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 3230 [1/1] (0.00ns)   --->   "%zext_ln415_63 = zext i1 %tmp_570 to i16" [Conv1d/conv1d.cpp:43]   --->   Operation 3230 'zext' 'zext_ln415_63' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 3231 [1/1] (1.54ns)   --->   "%add_ln415_63 = add i16 %zext_ln415_63, %trunc_ln708_62" [Conv1d/conv1d.cpp:43]   --->   Operation 3231 'add' 'add_ln415_63' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3232 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_63)   --->   "%tmp_571 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_63, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 3232 'bitselect' 'tmp_571' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 3233 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_63)   --->   "%xor_ln416_63 = xor i1 %tmp_571, true" [Conv1d/conv1d.cpp:43]   --->   Operation 3233 'xor' 'xor_ln416_63' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3234 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_63 = and i1 %tmp_569, %xor_ln416_63" [Conv1d/conv1d.cpp:43]   --->   Operation 3234 'and' 'and_ln416_63' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3235 [1/1] (0.00ns)   --->   "%tmp_572 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_63, i32 15)" [Conv1d/conv1d.cpp:43]   --->   Operation 3235 'bitselect' 'tmp_572' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 3236 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_252)   --->   "%select_ln777_63 = select i1 %and_ln416_63, i1 %icmp_ln879_127, i1 %icmp_ln768_63" [Conv1d/conv1d.cpp:43]   --->   Operation 3236 'select' 'select_ln777_63' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 3237 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_189)   --->   "%tmp_573 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_63, i32 26)" [Conv1d/conv1d.cpp:43]   --->   Operation 3237 'bitselect' 'tmp_573' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 3238 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_189)   --->   "%xor_ln779_63 = xor i1 %tmp_573, true" [Conv1d/conv1d.cpp:43]   --->   Operation 3238 'xor' 'xor_ln779_63' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3239 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_189)   --->   "%and_ln779_63 = and i1 %icmp_ln879_126, %xor_ln779_63" [Conv1d/conv1d.cpp:43]   --->   Operation 3239 'and' 'and_ln779_63' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3240 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_189)   --->   "%select_ln416_63 = select i1 %and_ln416_63, i1 %and_ln779_63, i1 %icmp_ln879_127" [Conv1d/conv1d.cpp:43]   --->   Operation 3240 'select' 'select_ln416_63' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 3241 [1/1] (0.80ns)   --->   "%and_ln781_63 = and i1 %and_ln416_63, %icmp_ln879_127" [Conv1d/conv1d.cpp:43]   --->   Operation 3241 'and' 'and_ln781_63' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3242 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_252)   --->   "%xor_ln785_126 = xor i1 %select_ln777_63, true" [Conv1d/conv1d.cpp:43]   --->   Operation 3242 'xor' 'xor_ln785_126' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3243 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_252)   --->   "%or_ln785_63 = or i1 %tmp_572, %xor_ln785_126" [Conv1d/conv1d.cpp:43]   --->   Operation 3243 'or' 'or_ln785_63' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3244 [1/1] (0.80ns)   --->   "%xor_ln785_127 = xor i1 %tmp_568, true" [Conv1d/conv1d.cpp:43]   --->   Operation 3244 'xor' 'xor_ln785_127' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3245 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_252)   --->   "%and_ln785_63 = and i1 %or_ln785_63, %xor_ln785_127" [Conv1d/conv1d.cpp:43]   --->   Operation 3245 'and' 'and_ln785_63' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3246 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_189 = and i1 %tmp_572, %select_ln416_63" [Conv1d/conv1d.cpp:43]   --->   Operation 3246 'and' 'and_ln786_189' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3247 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_190)   --->   "%or_ln786_63 = or i1 %and_ln781_63, %and_ln786_189" [Conv1d/conv1d.cpp:43]   --->   Operation 3247 'or' 'or_ln786_63' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3248 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_190)   --->   "%xor_ln786_126 = xor i1 %or_ln786_63, true" [Conv1d/conv1d.cpp:43]   --->   Operation 3248 'xor' 'xor_ln786_126' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3249 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_190 = and i1 %tmp_568, %xor_ln786_126" [Conv1d/conv1d.cpp:43]   --->   Operation 3249 'and' 'and_ln786_190' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3250 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_252 = or i1 %and_ln786_190, %and_ln785_63" [Conv1d/conv1d.cpp:43]   --->   Operation 3250 'or' 'or_ln340_252' <Predicate = (!icmp_ln37)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3251 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_254)   --->   "%or_ln340_253 = or i1 %and_ln786_189, %xor_ln785_127" [Conv1d/conv1d.cpp:43]   --->   Operation 3251 'or' 'or_ln340_253' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3252 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_254)   --->   "%or_ln340_254 = or i1 %or_ln340_253, %and_ln781_63" [Conv1d/conv1d.cpp:43]   --->   Operation 3252 'or' 'or_ln340_254' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3253 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_126 = select i1 %or_ln340_252, i16 32767, i16 %add_ln415_63" [Conv1d/conv1d.cpp:43]   --->   Operation 3253 'select' 'select_ln340_126' <Predicate = (!icmp_ln37)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 3254 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_254)   --->   "%select_ln388_126 = select i1 %and_ln786_190, i16 -32768, i16 %add_ln415_63" [Conv1d/conv1d.cpp:43]   --->   Operation 3254 'select' 'select_ln388_126' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 3255 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_254 = select i1 %or_ln340_254, i16 %select_ln340_126, i16 %select_ln388_126" [Conv1d/conv1d.cpp:43]   --->   Operation 3255 'select' 'select_ln340_254' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.51>
ST_6 : Operation 3256 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 450, i64 450, i64 450)"   --->   Operation 3256 'speclooptripcount' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 3257 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)" [Conv1d/conv1d.cpp:38]   --->   Operation 3257 'specregionbegin' 'tmp' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 3258 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Conv1d/conv1d.cpp:39]   --->   Operation 3258 'specpipeline' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 3259 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_5)   --->   "%xor_ln786_5 = xor i1 %tmp_87, true" [Conv1d/conv1d.cpp:44]   --->   Operation 3259 'xor' 'xor_ln786_5' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3260 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_5)   --->   "%and_ln786_8 = and i1 %tmp_86, %xor_ln786_5" [Conv1d/conv1d.cpp:44]   --->   Operation 3260 'and' 'and_ln786_8' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3261 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_133)   --->   "%xor_ln340_4 = xor i1 %tmp_86, %tmp_87" [Conv1d/conv1d.cpp:44]   --->   Operation 3261 'xor' 'xor_ln340_4' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3262 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_133)   --->   "%xor_ln340_5 = xor i1 %tmp_86, true" [Conv1d/conv1d.cpp:44]   --->   Operation 3262 'xor' 'xor_ln340_5' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3263 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_133)   --->   "%or_ln340_11 = or i1 %tmp_87, %xor_ln340_5" [Conv1d/conv1d.cpp:44]   --->   Operation 3263 'or' 'or_ln340_11' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3264 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_133)   --->   "%select_ln340_5 = select i1 %xor_ln340_4, i16 32767, i16 %add_ln703_2" [Conv1d/conv1d.cpp:44]   --->   Operation 3264 'select' 'select_ln340_5' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3265 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln388_5 = select i1 %and_ln786_8, i16 -32768, i16 %add_ln703_2" [Conv1d/conv1d.cpp:44]   --->   Operation 3265 'select' 'select_ln388_5' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3266 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_133 = select i1 %or_ln340_11, i16 %select_ln340_5, i16 %select_ln388_5" [Conv1d/conv1d.cpp:44]   --->   Operation 3266 'select' 'select_ln340_133' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3267 [1/1] (0.00ns)   --->   "%sext_ln703_6 = sext i16 %select_ln340_133 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 3267 'sext' 'sext_ln703_6' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 3268 [1/1] (0.00ns)   --->   "%sext_ln703_7 = sext i16 %select_ln340_134 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 3268 'sext' 'sext_ln703_7' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 3269 [1/1] (1.54ns)   --->   "%add_ln1192_3 = add nsw i17 %sext_ln703_6, %sext_ln703_7" [Conv1d/conv1d.cpp:44]   --->   Operation 3269 'add' 'add_ln1192_3' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3270 [1/1] (0.00ns)   --->   "%tmp_94 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_3, i32 16)" [Conv1d/conv1d.cpp:44]   --->   Operation 3270 'bitselect' 'tmp_94' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 3271 [1/1] (1.54ns)   --->   "%add_ln703_3 = add i16 %select_ln340_134, %select_ln340_133" [Conv1d/conv1d.cpp:44]   --->   Operation 3271 'add' 'add_ln703_3' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3272 [1/1] (0.00ns)   --->   "%tmp_95 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_3, i32 15)" [Conv1d/conv1d.cpp:44]   --->   Operation 3272 'bitselect' 'tmp_95' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 3273 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_7)   --->   "%xor_ln786_7 = xor i1 %tmp_95, true" [Conv1d/conv1d.cpp:44]   --->   Operation 3273 'xor' 'xor_ln786_7' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3274 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_7)   --->   "%and_ln786_11 = and i1 %tmp_94, %xor_ln786_7" [Conv1d/conv1d.cpp:44]   --->   Operation 3274 'and' 'and_ln786_11' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3275 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_135)   --->   "%xor_ln340_6 = xor i1 %tmp_94, %tmp_95" [Conv1d/conv1d.cpp:44]   --->   Operation 3275 'xor' 'xor_ln340_6' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3276 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_135)   --->   "%xor_ln340_7 = xor i1 %tmp_94, true" [Conv1d/conv1d.cpp:44]   --->   Operation 3276 'xor' 'xor_ln340_7' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3277 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_135)   --->   "%or_ln340_15 = or i1 %tmp_95, %xor_ln340_7" [Conv1d/conv1d.cpp:44]   --->   Operation 3277 'or' 'or_ln340_15' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3278 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_135)   --->   "%select_ln340_7 = select i1 %xor_ln340_6, i16 32767, i16 %add_ln703_3" [Conv1d/conv1d.cpp:44]   --->   Operation 3278 'select' 'select_ln340_7' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3279 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln388_7 = select i1 %and_ln786_11, i16 -32768, i16 %add_ln703_3" [Conv1d/conv1d.cpp:44]   --->   Operation 3279 'select' 'select_ln388_7' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3280 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_135 = select i1 %or_ln340_15, i16 %select_ln340_7, i16 %select_ln388_7" [Conv1d/conv1d.cpp:44]   --->   Operation 3280 'select' 'select_ln340_135' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3281 [1/1] (2.77ns)   --->   "store i16 %select_ln340_135, i16* %buff_out_0_V_addr, align 2" [Conv1d/conv1d.cpp:45]   --->   Operation 3281 'store' <Predicate = (!icmp_ln37)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_6 : Operation 3282 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_13)   --->   "%xor_ln786_13 = xor i1 %tmp_119, true" [Conv1d/conv1d.cpp:44]   --->   Operation 3282 'xor' 'xor_ln786_13' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3283 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_13)   --->   "%and_ln786_20 = and i1 %tmp_118, %xor_ln786_13" [Conv1d/conv1d.cpp:44]   --->   Operation 3283 'and' 'and_ln786_20' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3284 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_141)   --->   "%xor_ln340_12 = xor i1 %tmp_118, %tmp_119" [Conv1d/conv1d.cpp:44]   --->   Operation 3284 'xor' 'xor_ln340_12' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3285 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_141)   --->   "%xor_ln340_13 = xor i1 %tmp_118, true" [Conv1d/conv1d.cpp:44]   --->   Operation 3285 'xor' 'xor_ln340_13' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3286 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_141)   --->   "%or_ln340_27 = or i1 %tmp_119, %xor_ln340_13" [Conv1d/conv1d.cpp:44]   --->   Operation 3286 'or' 'or_ln340_27' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3287 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_141)   --->   "%select_ln340_13 = select i1 %xor_ln340_12, i16 32767, i16 %add_ln703_6" [Conv1d/conv1d.cpp:44]   --->   Operation 3287 'select' 'select_ln340_13' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3288 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln388_13 = select i1 %and_ln786_20, i16 -32768, i16 %add_ln703_6" [Conv1d/conv1d.cpp:44]   --->   Operation 3288 'select' 'select_ln388_13' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3289 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_141 = select i1 %or_ln340_27, i16 %select_ln340_13, i16 %select_ln388_13" [Conv1d/conv1d.cpp:44]   --->   Operation 3289 'select' 'select_ln340_141' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3290 [1/1] (0.00ns)   --->   "%sext_ln703_14 = sext i16 %select_ln340_141 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 3290 'sext' 'sext_ln703_14' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 3291 [1/1] (0.00ns)   --->   "%sext_ln703_15 = sext i16 %select_ln340_142 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 3291 'sext' 'sext_ln703_15' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 3292 [1/1] (1.54ns)   --->   "%add_ln1192_7 = add nsw i17 %sext_ln703_14, %sext_ln703_15" [Conv1d/conv1d.cpp:44]   --->   Operation 3292 'add' 'add_ln1192_7' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3293 [1/1] (0.00ns)   --->   "%tmp_126 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_7, i32 16)" [Conv1d/conv1d.cpp:44]   --->   Operation 3293 'bitselect' 'tmp_126' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 3294 [1/1] (1.54ns)   --->   "%add_ln703_7 = add i16 %select_ln340_142, %select_ln340_141" [Conv1d/conv1d.cpp:44]   --->   Operation 3294 'add' 'add_ln703_7' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3295 [1/1] (0.00ns)   --->   "%tmp_127 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_7, i32 15)" [Conv1d/conv1d.cpp:44]   --->   Operation 3295 'bitselect' 'tmp_127' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 3296 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_15)   --->   "%xor_ln786_15 = xor i1 %tmp_127, true" [Conv1d/conv1d.cpp:44]   --->   Operation 3296 'xor' 'xor_ln786_15' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3297 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_15)   --->   "%and_ln786_23 = and i1 %tmp_126, %xor_ln786_15" [Conv1d/conv1d.cpp:44]   --->   Operation 3297 'and' 'and_ln786_23' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3298 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_143)   --->   "%xor_ln340_14 = xor i1 %tmp_126, %tmp_127" [Conv1d/conv1d.cpp:44]   --->   Operation 3298 'xor' 'xor_ln340_14' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3299 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_143)   --->   "%xor_ln340_15 = xor i1 %tmp_126, true" [Conv1d/conv1d.cpp:44]   --->   Operation 3299 'xor' 'xor_ln340_15' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3300 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_143)   --->   "%or_ln340_31 = or i1 %tmp_127, %xor_ln340_15" [Conv1d/conv1d.cpp:44]   --->   Operation 3300 'or' 'or_ln340_31' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3301 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_143)   --->   "%select_ln340_15 = select i1 %xor_ln340_14, i16 32767, i16 %add_ln703_7" [Conv1d/conv1d.cpp:44]   --->   Operation 3301 'select' 'select_ln340_15' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3302 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln388_15 = select i1 %and_ln786_23, i16 -32768, i16 %add_ln703_7" [Conv1d/conv1d.cpp:44]   --->   Operation 3302 'select' 'select_ln388_15' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3303 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_143 = select i1 %or_ln340_31, i16 %select_ln340_15, i16 %select_ln388_15" [Conv1d/conv1d.cpp:44]   --->   Operation 3303 'select' 'select_ln340_143' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3304 [1/1] (2.77ns)   --->   "store i16 %select_ln340_143, i16* %buff_out_1_V_addr, align 2" [Conv1d/conv1d.cpp:45]   --->   Operation 3304 'store' <Predicate = (!icmp_ln37)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_6 : Operation 3305 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_21)   --->   "%xor_ln786_21 = xor i1 %tmp_151, true" [Conv1d/conv1d.cpp:44]   --->   Operation 3305 'xor' 'xor_ln786_21' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3306 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_21)   --->   "%and_ln786_32 = and i1 %tmp_150, %xor_ln786_21" [Conv1d/conv1d.cpp:44]   --->   Operation 3306 'and' 'and_ln786_32' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3307 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_149)   --->   "%xor_ln340_20 = xor i1 %tmp_150, %tmp_151" [Conv1d/conv1d.cpp:44]   --->   Operation 3307 'xor' 'xor_ln340_20' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3308 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_149)   --->   "%xor_ln340_21 = xor i1 %tmp_150, true" [Conv1d/conv1d.cpp:44]   --->   Operation 3308 'xor' 'xor_ln340_21' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3309 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_149)   --->   "%or_ln340_43 = or i1 %tmp_151, %xor_ln340_21" [Conv1d/conv1d.cpp:44]   --->   Operation 3309 'or' 'or_ln340_43' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3310 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_149)   --->   "%select_ln340_21 = select i1 %xor_ln340_20, i16 32767, i16 %add_ln703_10" [Conv1d/conv1d.cpp:44]   --->   Operation 3310 'select' 'select_ln340_21' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3311 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln388_21 = select i1 %and_ln786_32, i16 -32768, i16 %add_ln703_10" [Conv1d/conv1d.cpp:44]   --->   Operation 3311 'select' 'select_ln388_21' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3312 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_149 = select i1 %or_ln340_43, i16 %select_ln340_21, i16 %select_ln388_21" [Conv1d/conv1d.cpp:44]   --->   Operation 3312 'select' 'select_ln340_149' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3313 [1/1] (0.00ns)   --->   "%sext_ln703_22 = sext i16 %select_ln340_149 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 3313 'sext' 'sext_ln703_22' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 3314 [1/1] (0.00ns)   --->   "%sext_ln703_23 = sext i16 %select_ln340_150 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 3314 'sext' 'sext_ln703_23' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 3315 [1/1] (1.54ns)   --->   "%add_ln1192_11 = add nsw i17 %sext_ln703_22, %sext_ln703_23" [Conv1d/conv1d.cpp:44]   --->   Operation 3315 'add' 'add_ln1192_11' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3316 [1/1] (0.00ns)   --->   "%tmp_158 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_11, i32 16)" [Conv1d/conv1d.cpp:44]   --->   Operation 3316 'bitselect' 'tmp_158' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 3317 [1/1] (1.54ns)   --->   "%add_ln703_11 = add i16 %select_ln340_150, %select_ln340_149" [Conv1d/conv1d.cpp:44]   --->   Operation 3317 'add' 'add_ln703_11' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3318 [1/1] (0.00ns)   --->   "%tmp_159 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_11, i32 15)" [Conv1d/conv1d.cpp:44]   --->   Operation 3318 'bitselect' 'tmp_159' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 3319 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_23)   --->   "%xor_ln786_23 = xor i1 %tmp_159, true" [Conv1d/conv1d.cpp:44]   --->   Operation 3319 'xor' 'xor_ln786_23' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3320 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_23)   --->   "%and_ln786_35 = and i1 %tmp_158, %xor_ln786_23" [Conv1d/conv1d.cpp:44]   --->   Operation 3320 'and' 'and_ln786_35' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3321 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_151)   --->   "%xor_ln340_22 = xor i1 %tmp_158, %tmp_159" [Conv1d/conv1d.cpp:44]   --->   Operation 3321 'xor' 'xor_ln340_22' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3322 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_151)   --->   "%xor_ln340_23 = xor i1 %tmp_158, true" [Conv1d/conv1d.cpp:44]   --->   Operation 3322 'xor' 'xor_ln340_23' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3323 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_151)   --->   "%or_ln340_47 = or i1 %tmp_159, %xor_ln340_23" [Conv1d/conv1d.cpp:44]   --->   Operation 3323 'or' 'or_ln340_47' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3324 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_151)   --->   "%select_ln340_23 = select i1 %xor_ln340_22, i16 32767, i16 %add_ln703_11" [Conv1d/conv1d.cpp:44]   --->   Operation 3324 'select' 'select_ln340_23' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3325 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln388_23 = select i1 %and_ln786_35, i16 -32768, i16 %add_ln703_11" [Conv1d/conv1d.cpp:44]   --->   Operation 3325 'select' 'select_ln388_23' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3326 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_151 = select i1 %or_ln340_47, i16 %select_ln340_23, i16 %select_ln388_23" [Conv1d/conv1d.cpp:44]   --->   Operation 3326 'select' 'select_ln340_151' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3327 [1/1] (2.77ns)   --->   "store i16 %select_ln340_151, i16* %buff_out_2_V_addr, align 2" [Conv1d/conv1d.cpp:45]   --->   Operation 3327 'store' <Predicate = (!icmp_ln37)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_6 : Operation 3328 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_29)   --->   "%xor_ln786_29 = xor i1 %tmp_183, true" [Conv1d/conv1d.cpp:44]   --->   Operation 3328 'xor' 'xor_ln786_29' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3329 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_29)   --->   "%and_ln786_44 = and i1 %tmp_182, %xor_ln786_29" [Conv1d/conv1d.cpp:44]   --->   Operation 3329 'and' 'and_ln786_44' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3330 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_157)   --->   "%xor_ln340_28 = xor i1 %tmp_182, %tmp_183" [Conv1d/conv1d.cpp:44]   --->   Operation 3330 'xor' 'xor_ln340_28' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3331 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_157)   --->   "%xor_ln340_29 = xor i1 %tmp_182, true" [Conv1d/conv1d.cpp:44]   --->   Operation 3331 'xor' 'xor_ln340_29' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3332 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_157)   --->   "%or_ln340_59 = or i1 %tmp_183, %xor_ln340_29" [Conv1d/conv1d.cpp:44]   --->   Operation 3332 'or' 'or_ln340_59' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3333 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_157)   --->   "%select_ln340_29 = select i1 %xor_ln340_28, i16 32767, i16 %add_ln703_14" [Conv1d/conv1d.cpp:44]   --->   Operation 3333 'select' 'select_ln340_29' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3334 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln388_29 = select i1 %and_ln786_44, i16 -32768, i16 %add_ln703_14" [Conv1d/conv1d.cpp:44]   --->   Operation 3334 'select' 'select_ln388_29' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3335 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_157 = select i1 %or_ln340_59, i16 %select_ln340_29, i16 %select_ln388_29" [Conv1d/conv1d.cpp:44]   --->   Operation 3335 'select' 'select_ln340_157' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3336 [1/1] (0.00ns)   --->   "%sext_ln703_30 = sext i16 %select_ln340_157 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 3336 'sext' 'sext_ln703_30' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 3337 [1/1] (0.00ns)   --->   "%sext_ln703_31 = sext i16 %select_ln340_158 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 3337 'sext' 'sext_ln703_31' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 3338 [1/1] (1.54ns)   --->   "%add_ln1192_15 = add nsw i17 %sext_ln703_30, %sext_ln703_31" [Conv1d/conv1d.cpp:44]   --->   Operation 3338 'add' 'add_ln1192_15' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3339 [1/1] (0.00ns)   --->   "%tmp_190 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_15, i32 16)" [Conv1d/conv1d.cpp:44]   --->   Operation 3339 'bitselect' 'tmp_190' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 3340 [1/1] (1.54ns)   --->   "%add_ln703_15 = add i16 %select_ln340_158, %select_ln340_157" [Conv1d/conv1d.cpp:44]   --->   Operation 3340 'add' 'add_ln703_15' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3341 [1/1] (0.00ns)   --->   "%tmp_191 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_15, i32 15)" [Conv1d/conv1d.cpp:44]   --->   Operation 3341 'bitselect' 'tmp_191' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 3342 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_31)   --->   "%xor_ln786_31 = xor i1 %tmp_191, true" [Conv1d/conv1d.cpp:44]   --->   Operation 3342 'xor' 'xor_ln786_31' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3343 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_31)   --->   "%and_ln786_47 = and i1 %tmp_190, %xor_ln786_31" [Conv1d/conv1d.cpp:44]   --->   Operation 3343 'and' 'and_ln786_47' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3344 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_159)   --->   "%xor_ln340_30 = xor i1 %tmp_190, %tmp_191" [Conv1d/conv1d.cpp:44]   --->   Operation 3344 'xor' 'xor_ln340_30' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3345 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_159)   --->   "%xor_ln340_31 = xor i1 %tmp_190, true" [Conv1d/conv1d.cpp:44]   --->   Operation 3345 'xor' 'xor_ln340_31' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3346 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_159)   --->   "%or_ln340_63 = or i1 %tmp_191, %xor_ln340_31" [Conv1d/conv1d.cpp:44]   --->   Operation 3346 'or' 'or_ln340_63' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3347 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_159)   --->   "%select_ln340_31 = select i1 %xor_ln340_30, i16 32767, i16 %add_ln703_15" [Conv1d/conv1d.cpp:44]   --->   Operation 3347 'select' 'select_ln340_31' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3348 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln388_31 = select i1 %and_ln786_47, i16 -32768, i16 %add_ln703_15" [Conv1d/conv1d.cpp:44]   --->   Operation 3348 'select' 'select_ln388_31' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3349 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_159 = select i1 %or_ln340_63, i16 %select_ln340_31, i16 %select_ln388_31" [Conv1d/conv1d.cpp:44]   --->   Operation 3349 'select' 'select_ln340_159' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3350 [1/1] (2.77ns)   --->   "store i16 %select_ln340_159, i16* %buff_out_3_V_addr, align 2" [Conv1d/conv1d.cpp:45]   --->   Operation 3350 'store' <Predicate = (!icmp_ln37)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_6 : Operation 3351 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_37)   --->   "%xor_ln786_37 = xor i1 %tmp_215, true" [Conv1d/conv1d.cpp:44]   --->   Operation 3351 'xor' 'xor_ln786_37' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3352 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_37)   --->   "%and_ln786_56 = and i1 %tmp_214, %xor_ln786_37" [Conv1d/conv1d.cpp:44]   --->   Operation 3352 'and' 'and_ln786_56' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3353 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_165)   --->   "%xor_ln340_36 = xor i1 %tmp_214, %tmp_215" [Conv1d/conv1d.cpp:44]   --->   Operation 3353 'xor' 'xor_ln340_36' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3354 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_165)   --->   "%xor_ln340_37 = xor i1 %tmp_214, true" [Conv1d/conv1d.cpp:44]   --->   Operation 3354 'xor' 'xor_ln340_37' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3355 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_165)   --->   "%or_ln340_75 = or i1 %tmp_215, %xor_ln340_37" [Conv1d/conv1d.cpp:44]   --->   Operation 3355 'or' 'or_ln340_75' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3356 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_165)   --->   "%select_ln340_37 = select i1 %xor_ln340_36, i16 32767, i16 %add_ln703_18" [Conv1d/conv1d.cpp:44]   --->   Operation 3356 'select' 'select_ln340_37' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3357 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln388_37 = select i1 %and_ln786_56, i16 -32768, i16 %add_ln703_18" [Conv1d/conv1d.cpp:44]   --->   Operation 3357 'select' 'select_ln388_37' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3358 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_165 = select i1 %or_ln340_75, i16 %select_ln340_37, i16 %select_ln388_37" [Conv1d/conv1d.cpp:44]   --->   Operation 3358 'select' 'select_ln340_165' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3359 [1/1] (0.00ns)   --->   "%sext_ln703_38 = sext i16 %select_ln340_165 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 3359 'sext' 'sext_ln703_38' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 3360 [1/1] (0.00ns)   --->   "%sext_ln703_39 = sext i16 %select_ln340_166 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 3360 'sext' 'sext_ln703_39' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 3361 [1/1] (1.54ns)   --->   "%add_ln1192_19 = add nsw i17 %sext_ln703_38, %sext_ln703_39" [Conv1d/conv1d.cpp:44]   --->   Operation 3361 'add' 'add_ln1192_19' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3362 [1/1] (0.00ns)   --->   "%tmp_222 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_19, i32 16)" [Conv1d/conv1d.cpp:44]   --->   Operation 3362 'bitselect' 'tmp_222' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 3363 [1/1] (1.54ns)   --->   "%add_ln703_19 = add i16 %select_ln340_166, %select_ln340_165" [Conv1d/conv1d.cpp:44]   --->   Operation 3363 'add' 'add_ln703_19' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3364 [1/1] (0.00ns)   --->   "%tmp_223 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_19, i32 15)" [Conv1d/conv1d.cpp:44]   --->   Operation 3364 'bitselect' 'tmp_223' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 3365 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_39)   --->   "%xor_ln786_39 = xor i1 %tmp_223, true" [Conv1d/conv1d.cpp:44]   --->   Operation 3365 'xor' 'xor_ln786_39' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3366 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_39)   --->   "%and_ln786_59 = and i1 %tmp_222, %xor_ln786_39" [Conv1d/conv1d.cpp:44]   --->   Operation 3366 'and' 'and_ln786_59' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3367 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_167)   --->   "%xor_ln340_38 = xor i1 %tmp_222, %tmp_223" [Conv1d/conv1d.cpp:44]   --->   Operation 3367 'xor' 'xor_ln340_38' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3368 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_167)   --->   "%xor_ln340_39 = xor i1 %tmp_222, true" [Conv1d/conv1d.cpp:44]   --->   Operation 3368 'xor' 'xor_ln340_39' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3369 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_167)   --->   "%or_ln340_79 = or i1 %tmp_223, %xor_ln340_39" [Conv1d/conv1d.cpp:44]   --->   Operation 3369 'or' 'or_ln340_79' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3370 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_167)   --->   "%select_ln340_39 = select i1 %xor_ln340_38, i16 32767, i16 %add_ln703_19" [Conv1d/conv1d.cpp:44]   --->   Operation 3370 'select' 'select_ln340_39' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3371 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln388_39 = select i1 %and_ln786_59, i16 -32768, i16 %add_ln703_19" [Conv1d/conv1d.cpp:44]   --->   Operation 3371 'select' 'select_ln388_39' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3372 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_167 = select i1 %or_ln340_79, i16 %select_ln340_39, i16 %select_ln388_39" [Conv1d/conv1d.cpp:44]   --->   Operation 3372 'select' 'select_ln340_167' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3373 [1/1] (2.77ns)   --->   "store i16 %select_ln340_167, i16* %buff_out_4_V_addr, align 2" [Conv1d/conv1d.cpp:45]   --->   Operation 3373 'store' <Predicate = (!icmp_ln37)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_6 : Operation 3374 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_45)   --->   "%xor_ln786_45 = xor i1 %tmp_247, true" [Conv1d/conv1d.cpp:44]   --->   Operation 3374 'xor' 'xor_ln786_45' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3375 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_45)   --->   "%and_ln786_68 = and i1 %tmp_246, %xor_ln786_45" [Conv1d/conv1d.cpp:44]   --->   Operation 3375 'and' 'and_ln786_68' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3376 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_173)   --->   "%xor_ln340_44 = xor i1 %tmp_246, %tmp_247" [Conv1d/conv1d.cpp:44]   --->   Operation 3376 'xor' 'xor_ln340_44' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3377 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_173)   --->   "%xor_ln340_45 = xor i1 %tmp_246, true" [Conv1d/conv1d.cpp:44]   --->   Operation 3377 'xor' 'xor_ln340_45' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3378 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_173)   --->   "%or_ln340_91 = or i1 %tmp_247, %xor_ln340_45" [Conv1d/conv1d.cpp:44]   --->   Operation 3378 'or' 'or_ln340_91' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3379 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_173)   --->   "%select_ln340_45 = select i1 %xor_ln340_44, i16 32767, i16 %add_ln703_22" [Conv1d/conv1d.cpp:44]   --->   Operation 3379 'select' 'select_ln340_45' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3380 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln388_45 = select i1 %and_ln786_68, i16 -32768, i16 %add_ln703_22" [Conv1d/conv1d.cpp:44]   --->   Operation 3380 'select' 'select_ln388_45' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3381 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_173 = select i1 %or_ln340_91, i16 %select_ln340_45, i16 %select_ln388_45" [Conv1d/conv1d.cpp:44]   --->   Operation 3381 'select' 'select_ln340_173' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3382 [1/1] (0.00ns)   --->   "%sext_ln703_46 = sext i16 %select_ln340_173 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 3382 'sext' 'sext_ln703_46' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 3383 [1/1] (0.00ns)   --->   "%sext_ln703_47 = sext i16 %select_ln340_174 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 3383 'sext' 'sext_ln703_47' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 3384 [1/1] (1.54ns)   --->   "%add_ln1192_23 = add nsw i17 %sext_ln703_46, %sext_ln703_47" [Conv1d/conv1d.cpp:44]   --->   Operation 3384 'add' 'add_ln1192_23' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3385 [1/1] (0.00ns)   --->   "%tmp_254 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_23, i32 16)" [Conv1d/conv1d.cpp:44]   --->   Operation 3385 'bitselect' 'tmp_254' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 3386 [1/1] (1.54ns)   --->   "%add_ln703_23 = add i16 %select_ln340_174, %select_ln340_173" [Conv1d/conv1d.cpp:44]   --->   Operation 3386 'add' 'add_ln703_23' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3387 [1/1] (0.00ns)   --->   "%tmp_255 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_23, i32 15)" [Conv1d/conv1d.cpp:44]   --->   Operation 3387 'bitselect' 'tmp_255' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 3388 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_47)   --->   "%xor_ln786_47 = xor i1 %tmp_255, true" [Conv1d/conv1d.cpp:44]   --->   Operation 3388 'xor' 'xor_ln786_47' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3389 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_47)   --->   "%and_ln786_71 = and i1 %tmp_254, %xor_ln786_47" [Conv1d/conv1d.cpp:44]   --->   Operation 3389 'and' 'and_ln786_71' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3390 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_175)   --->   "%xor_ln340_46 = xor i1 %tmp_254, %tmp_255" [Conv1d/conv1d.cpp:44]   --->   Operation 3390 'xor' 'xor_ln340_46' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3391 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_175)   --->   "%xor_ln340_47 = xor i1 %tmp_254, true" [Conv1d/conv1d.cpp:44]   --->   Operation 3391 'xor' 'xor_ln340_47' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3392 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_175)   --->   "%or_ln340_95 = or i1 %tmp_255, %xor_ln340_47" [Conv1d/conv1d.cpp:44]   --->   Operation 3392 'or' 'or_ln340_95' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3393 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_175)   --->   "%select_ln340_47 = select i1 %xor_ln340_46, i16 32767, i16 %add_ln703_23" [Conv1d/conv1d.cpp:44]   --->   Operation 3393 'select' 'select_ln340_47' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3394 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln388_47 = select i1 %and_ln786_71, i16 -32768, i16 %add_ln703_23" [Conv1d/conv1d.cpp:44]   --->   Operation 3394 'select' 'select_ln388_47' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3395 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_175 = select i1 %or_ln340_95, i16 %select_ln340_47, i16 %select_ln388_47" [Conv1d/conv1d.cpp:44]   --->   Operation 3395 'select' 'select_ln340_175' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3396 [1/1] (2.77ns)   --->   "store i16 %select_ln340_175, i16* %buff_out_5_V_addr, align 2" [Conv1d/conv1d.cpp:45]   --->   Operation 3396 'store' <Predicate = (!icmp_ln37)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_6 : Operation 3397 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_53)   --->   "%xor_ln786_53 = xor i1 %tmp_279, true" [Conv1d/conv1d.cpp:44]   --->   Operation 3397 'xor' 'xor_ln786_53' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3398 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_53)   --->   "%and_ln786_80 = and i1 %tmp_278, %xor_ln786_53" [Conv1d/conv1d.cpp:44]   --->   Operation 3398 'and' 'and_ln786_80' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3399 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_181)   --->   "%xor_ln340_52 = xor i1 %tmp_278, %tmp_279" [Conv1d/conv1d.cpp:44]   --->   Operation 3399 'xor' 'xor_ln340_52' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3400 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_181)   --->   "%xor_ln340_53 = xor i1 %tmp_278, true" [Conv1d/conv1d.cpp:44]   --->   Operation 3400 'xor' 'xor_ln340_53' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3401 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_181)   --->   "%or_ln340_107 = or i1 %tmp_279, %xor_ln340_53" [Conv1d/conv1d.cpp:44]   --->   Operation 3401 'or' 'or_ln340_107' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3402 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_181)   --->   "%select_ln340_53 = select i1 %xor_ln340_52, i16 32767, i16 %add_ln703_26" [Conv1d/conv1d.cpp:44]   --->   Operation 3402 'select' 'select_ln340_53' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3403 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln388_53 = select i1 %and_ln786_80, i16 -32768, i16 %add_ln703_26" [Conv1d/conv1d.cpp:44]   --->   Operation 3403 'select' 'select_ln388_53' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3404 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_181 = select i1 %or_ln340_107, i16 %select_ln340_53, i16 %select_ln388_53" [Conv1d/conv1d.cpp:44]   --->   Operation 3404 'select' 'select_ln340_181' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3405 [1/1] (0.00ns)   --->   "%sext_ln703_54 = sext i16 %select_ln340_181 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 3405 'sext' 'sext_ln703_54' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 3406 [1/1] (0.00ns)   --->   "%sext_ln703_55 = sext i16 %select_ln340_182 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 3406 'sext' 'sext_ln703_55' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 3407 [1/1] (1.54ns)   --->   "%add_ln1192_27 = add nsw i17 %sext_ln703_54, %sext_ln703_55" [Conv1d/conv1d.cpp:44]   --->   Operation 3407 'add' 'add_ln1192_27' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3408 [1/1] (0.00ns)   --->   "%tmp_286 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_27, i32 16)" [Conv1d/conv1d.cpp:44]   --->   Operation 3408 'bitselect' 'tmp_286' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 3409 [1/1] (1.54ns)   --->   "%add_ln703_27 = add i16 %select_ln340_182, %select_ln340_181" [Conv1d/conv1d.cpp:44]   --->   Operation 3409 'add' 'add_ln703_27' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3410 [1/1] (0.00ns)   --->   "%tmp_287 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_27, i32 15)" [Conv1d/conv1d.cpp:44]   --->   Operation 3410 'bitselect' 'tmp_287' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 3411 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_55)   --->   "%xor_ln786_55 = xor i1 %tmp_287, true" [Conv1d/conv1d.cpp:44]   --->   Operation 3411 'xor' 'xor_ln786_55' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3412 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_55)   --->   "%and_ln786_83 = and i1 %tmp_286, %xor_ln786_55" [Conv1d/conv1d.cpp:44]   --->   Operation 3412 'and' 'and_ln786_83' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3413 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_183)   --->   "%xor_ln340_54 = xor i1 %tmp_286, %tmp_287" [Conv1d/conv1d.cpp:44]   --->   Operation 3413 'xor' 'xor_ln340_54' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3414 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_183)   --->   "%xor_ln340_55 = xor i1 %tmp_286, true" [Conv1d/conv1d.cpp:44]   --->   Operation 3414 'xor' 'xor_ln340_55' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3415 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_183)   --->   "%or_ln340_111 = or i1 %tmp_287, %xor_ln340_55" [Conv1d/conv1d.cpp:44]   --->   Operation 3415 'or' 'or_ln340_111' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3416 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_183)   --->   "%select_ln340_55 = select i1 %xor_ln340_54, i16 32767, i16 %add_ln703_27" [Conv1d/conv1d.cpp:44]   --->   Operation 3416 'select' 'select_ln340_55' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3417 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln388_55 = select i1 %and_ln786_83, i16 -32768, i16 %add_ln703_27" [Conv1d/conv1d.cpp:44]   --->   Operation 3417 'select' 'select_ln388_55' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3418 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_183 = select i1 %or_ln340_111, i16 %select_ln340_55, i16 %select_ln388_55" [Conv1d/conv1d.cpp:44]   --->   Operation 3418 'select' 'select_ln340_183' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3419 [1/1] (2.77ns)   --->   "store i16 %select_ln340_183, i16* %buff_out_6_V_addr, align 2" [Conv1d/conv1d.cpp:45]   --->   Operation 3419 'store' <Predicate = (!icmp_ln37)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_6 : Operation 3420 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_61)   --->   "%xor_ln786_61 = xor i1 %tmp_311, true" [Conv1d/conv1d.cpp:44]   --->   Operation 3420 'xor' 'xor_ln786_61' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3421 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_61)   --->   "%and_ln786_92 = and i1 %tmp_310, %xor_ln786_61" [Conv1d/conv1d.cpp:44]   --->   Operation 3421 'and' 'and_ln786_92' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3422 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_189)   --->   "%xor_ln340_60 = xor i1 %tmp_310, %tmp_311" [Conv1d/conv1d.cpp:44]   --->   Operation 3422 'xor' 'xor_ln340_60' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3423 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_189)   --->   "%xor_ln340_61 = xor i1 %tmp_310, true" [Conv1d/conv1d.cpp:44]   --->   Operation 3423 'xor' 'xor_ln340_61' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3424 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_189)   --->   "%or_ln340_123 = or i1 %tmp_311, %xor_ln340_61" [Conv1d/conv1d.cpp:44]   --->   Operation 3424 'or' 'or_ln340_123' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3425 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_189)   --->   "%select_ln340_61 = select i1 %xor_ln340_60, i16 32767, i16 %add_ln703_30" [Conv1d/conv1d.cpp:44]   --->   Operation 3425 'select' 'select_ln340_61' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3426 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln388_61 = select i1 %and_ln786_92, i16 -32768, i16 %add_ln703_30" [Conv1d/conv1d.cpp:44]   --->   Operation 3426 'select' 'select_ln388_61' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3427 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_189 = select i1 %or_ln340_123, i16 %select_ln340_61, i16 %select_ln388_61" [Conv1d/conv1d.cpp:44]   --->   Operation 3427 'select' 'select_ln340_189' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3428 [1/1] (0.00ns)   --->   "%sext_ln703_62 = sext i16 %select_ln340_189 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 3428 'sext' 'sext_ln703_62' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 3429 [1/1] (0.00ns)   --->   "%sext_ln703_63 = sext i16 %select_ln340_190 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 3429 'sext' 'sext_ln703_63' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 3430 [1/1] (1.54ns)   --->   "%add_ln1192_31 = add nsw i17 %sext_ln703_62, %sext_ln703_63" [Conv1d/conv1d.cpp:44]   --->   Operation 3430 'add' 'add_ln1192_31' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3431 [1/1] (0.00ns)   --->   "%tmp_318 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_31, i32 16)" [Conv1d/conv1d.cpp:44]   --->   Operation 3431 'bitselect' 'tmp_318' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 3432 [1/1] (1.54ns)   --->   "%add_ln703_31 = add i16 %select_ln340_190, %select_ln340_189" [Conv1d/conv1d.cpp:44]   --->   Operation 3432 'add' 'add_ln703_31' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3433 [1/1] (0.00ns)   --->   "%tmp_319 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_31, i32 15)" [Conv1d/conv1d.cpp:44]   --->   Operation 3433 'bitselect' 'tmp_319' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 3434 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_63)   --->   "%xor_ln786_63 = xor i1 %tmp_319, true" [Conv1d/conv1d.cpp:44]   --->   Operation 3434 'xor' 'xor_ln786_63' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3435 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_63)   --->   "%and_ln786_95 = and i1 %tmp_318, %xor_ln786_63" [Conv1d/conv1d.cpp:44]   --->   Operation 3435 'and' 'and_ln786_95' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3436 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_191)   --->   "%xor_ln340_62 = xor i1 %tmp_318, %tmp_319" [Conv1d/conv1d.cpp:44]   --->   Operation 3436 'xor' 'xor_ln340_62' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3437 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_191)   --->   "%xor_ln340_63 = xor i1 %tmp_318, true" [Conv1d/conv1d.cpp:44]   --->   Operation 3437 'xor' 'xor_ln340_63' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3438 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_191)   --->   "%or_ln340_127 = or i1 %tmp_319, %xor_ln340_63" [Conv1d/conv1d.cpp:44]   --->   Operation 3438 'or' 'or_ln340_127' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3439 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_191)   --->   "%select_ln340_63 = select i1 %xor_ln340_62, i16 32767, i16 %add_ln703_31" [Conv1d/conv1d.cpp:44]   --->   Operation 3439 'select' 'select_ln340_63' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3440 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln388_63 = select i1 %and_ln786_95, i16 -32768, i16 %add_ln703_31" [Conv1d/conv1d.cpp:44]   --->   Operation 3440 'select' 'select_ln388_63' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3441 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_191 = select i1 %or_ln340_127, i16 %select_ln340_63, i16 %select_ln388_63" [Conv1d/conv1d.cpp:44]   --->   Operation 3441 'select' 'select_ln340_191' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3442 [1/1] (2.77ns)   --->   "store i16 %select_ln340_191, i16* %buff_out_7_V_addr, align 2" [Conv1d/conv1d.cpp:45]   --->   Operation 3442 'store' <Predicate = (!icmp_ln37)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_6 : Operation 3443 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_69)   --->   "%xor_ln786_69 = xor i1 %tmp_343, true" [Conv1d/conv1d.cpp:44]   --->   Operation 3443 'xor' 'xor_ln786_69' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3444 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_69)   --->   "%and_ln786_104 = and i1 %tmp_342, %xor_ln786_69" [Conv1d/conv1d.cpp:44]   --->   Operation 3444 'and' 'and_ln786_104' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3445 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_197)   --->   "%xor_ln340_68 = xor i1 %tmp_342, %tmp_343" [Conv1d/conv1d.cpp:44]   --->   Operation 3445 'xor' 'xor_ln340_68' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3446 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_197)   --->   "%xor_ln340_69 = xor i1 %tmp_342, true" [Conv1d/conv1d.cpp:44]   --->   Operation 3446 'xor' 'xor_ln340_69' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3447 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_197)   --->   "%or_ln340_139 = or i1 %tmp_343, %xor_ln340_69" [Conv1d/conv1d.cpp:44]   --->   Operation 3447 'or' 'or_ln340_139' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3448 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_197)   --->   "%select_ln340_69 = select i1 %xor_ln340_68, i16 32767, i16 %add_ln703_34" [Conv1d/conv1d.cpp:44]   --->   Operation 3448 'select' 'select_ln340_69' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3449 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln388_69 = select i1 %and_ln786_104, i16 -32768, i16 %add_ln703_34" [Conv1d/conv1d.cpp:44]   --->   Operation 3449 'select' 'select_ln388_69' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3450 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_197 = select i1 %or_ln340_139, i16 %select_ln340_69, i16 %select_ln388_69" [Conv1d/conv1d.cpp:44]   --->   Operation 3450 'select' 'select_ln340_197' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3451 [1/1] (0.00ns)   --->   "%sext_ln703_70 = sext i16 %select_ln340_197 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 3451 'sext' 'sext_ln703_70' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 3452 [1/1] (0.00ns)   --->   "%sext_ln703_71 = sext i16 %select_ln340_198 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 3452 'sext' 'sext_ln703_71' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 3453 [1/1] (1.54ns)   --->   "%add_ln1192_35 = add nsw i17 %sext_ln703_70, %sext_ln703_71" [Conv1d/conv1d.cpp:44]   --->   Operation 3453 'add' 'add_ln1192_35' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3454 [1/1] (0.00ns)   --->   "%tmp_350 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_35, i32 16)" [Conv1d/conv1d.cpp:44]   --->   Operation 3454 'bitselect' 'tmp_350' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 3455 [1/1] (1.54ns)   --->   "%add_ln703_35 = add i16 %select_ln340_198, %select_ln340_197" [Conv1d/conv1d.cpp:44]   --->   Operation 3455 'add' 'add_ln703_35' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3456 [1/1] (0.00ns)   --->   "%tmp_351 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_35, i32 15)" [Conv1d/conv1d.cpp:44]   --->   Operation 3456 'bitselect' 'tmp_351' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 3457 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_71)   --->   "%xor_ln786_71 = xor i1 %tmp_351, true" [Conv1d/conv1d.cpp:44]   --->   Operation 3457 'xor' 'xor_ln786_71' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3458 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_71)   --->   "%and_ln786_107 = and i1 %tmp_350, %xor_ln786_71" [Conv1d/conv1d.cpp:44]   --->   Operation 3458 'and' 'and_ln786_107' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3459 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_199)   --->   "%xor_ln340_70 = xor i1 %tmp_350, %tmp_351" [Conv1d/conv1d.cpp:44]   --->   Operation 3459 'xor' 'xor_ln340_70' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3460 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_199)   --->   "%xor_ln340_71 = xor i1 %tmp_350, true" [Conv1d/conv1d.cpp:44]   --->   Operation 3460 'xor' 'xor_ln340_71' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3461 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_199)   --->   "%or_ln340_143 = or i1 %tmp_351, %xor_ln340_71" [Conv1d/conv1d.cpp:44]   --->   Operation 3461 'or' 'or_ln340_143' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3462 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_199)   --->   "%select_ln340_71 = select i1 %xor_ln340_70, i16 32767, i16 %add_ln703_35" [Conv1d/conv1d.cpp:44]   --->   Operation 3462 'select' 'select_ln340_71' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3463 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln388_71 = select i1 %and_ln786_107, i16 -32768, i16 %add_ln703_35" [Conv1d/conv1d.cpp:44]   --->   Operation 3463 'select' 'select_ln388_71' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3464 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_199 = select i1 %or_ln340_143, i16 %select_ln340_71, i16 %select_ln388_71" [Conv1d/conv1d.cpp:44]   --->   Operation 3464 'select' 'select_ln340_199' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3465 [1/1] (2.77ns)   --->   "store i16 %select_ln340_199, i16* %buff_out_8_V_addr, align 2" [Conv1d/conv1d.cpp:45]   --->   Operation 3465 'store' <Predicate = (!icmp_ln37)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_6 : Operation 3466 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_77)   --->   "%xor_ln786_77 = xor i1 %tmp_375, true" [Conv1d/conv1d.cpp:44]   --->   Operation 3466 'xor' 'xor_ln786_77' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3467 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_77)   --->   "%and_ln786_116 = and i1 %tmp_374, %xor_ln786_77" [Conv1d/conv1d.cpp:44]   --->   Operation 3467 'and' 'and_ln786_116' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3468 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_205)   --->   "%xor_ln340_76 = xor i1 %tmp_374, %tmp_375" [Conv1d/conv1d.cpp:44]   --->   Operation 3468 'xor' 'xor_ln340_76' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3469 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_205)   --->   "%xor_ln340_77 = xor i1 %tmp_374, true" [Conv1d/conv1d.cpp:44]   --->   Operation 3469 'xor' 'xor_ln340_77' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3470 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_205)   --->   "%or_ln340_155 = or i1 %tmp_375, %xor_ln340_77" [Conv1d/conv1d.cpp:44]   --->   Operation 3470 'or' 'or_ln340_155' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3471 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_205)   --->   "%select_ln340_77 = select i1 %xor_ln340_76, i16 32767, i16 %add_ln703_38" [Conv1d/conv1d.cpp:44]   --->   Operation 3471 'select' 'select_ln340_77' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3472 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln388_77 = select i1 %and_ln786_116, i16 -32768, i16 %add_ln703_38" [Conv1d/conv1d.cpp:44]   --->   Operation 3472 'select' 'select_ln388_77' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3473 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_205 = select i1 %or_ln340_155, i16 %select_ln340_77, i16 %select_ln388_77" [Conv1d/conv1d.cpp:44]   --->   Operation 3473 'select' 'select_ln340_205' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3474 [1/1] (0.00ns)   --->   "%sext_ln703_78 = sext i16 %select_ln340_205 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 3474 'sext' 'sext_ln703_78' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 3475 [1/1] (0.00ns)   --->   "%sext_ln703_79 = sext i16 %select_ln340_206 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 3475 'sext' 'sext_ln703_79' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 3476 [1/1] (1.54ns)   --->   "%add_ln1192_39 = add nsw i17 %sext_ln703_78, %sext_ln703_79" [Conv1d/conv1d.cpp:44]   --->   Operation 3476 'add' 'add_ln1192_39' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3477 [1/1] (0.00ns)   --->   "%tmp_382 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_39, i32 16)" [Conv1d/conv1d.cpp:44]   --->   Operation 3477 'bitselect' 'tmp_382' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 3478 [1/1] (1.54ns)   --->   "%add_ln703_39 = add i16 %select_ln340_206, %select_ln340_205" [Conv1d/conv1d.cpp:44]   --->   Operation 3478 'add' 'add_ln703_39' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3479 [1/1] (0.00ns)   --->   "%tmp_383 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_39, i32 15)" [Conv1d/conv1d.cpp:44]   --->   Operation 3479 'bitselect' 'tmp_383' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 3480 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_79)   --->   "%xor_ln786_79 = xor i1 %tmp_383, true" [Conv1d/conv1d.cpp:44]   --->   Operation 3480 'xor' 'xor_ln786_79' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3481 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_79)   --->   "%and_ln786_119 = and i1 %tmp_382, %xor_ln786_79" [Conv1d/conv1d.cpp:44]   --->   Operation 3481 'and' 'and_ln786_119' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3482 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_207)   --->   "%xor_ln340_78 = xor i1 %tmp_382, %tmp_383" [Conv1d/conv1d.cpp:44]   --->   Operation 3482 'xor' 'xor_ln340_78' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3483 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_207)   --->   "%xor_ln340_79 = xor i1 %tmp_382, true" [Conv1d/conv1d.cpp:44]   --->   Operation 3483 'xor' 'xor_ln340_79' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3484 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_207)   --->   "%or_ln340_159 = or i1 %tmp_383, %xor_ln340_79" [Conv1d/conv1d.cpp:44]   --->   Operation 3484 'or' 'or_ln340_159' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3485 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_207)   --->   "%select_ln340_79 = select i1 %xor_ln340_78, i16 32767, i16 %add_ln703_39" [Conv1d/conv1d.cpp:44]   --->   Operation 3485 'select' 'select_ln340_79' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3486 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln388_79 = select i1 %and_ln786_119, i16 -32768, i16 %add_ln703_39" [Conv1d/conv1d.cpp:44]   --->   Operation 3486 'select' 'select_ln388_79' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3487 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_207 = select i1 %or_ln340_159, i16 %select_ln340_79, i16 %select_ln388_79" [Conv1d/conv1d.cpp:44]   --->   Operation 3487 'select' 'select_ln340_207' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3488 [1/1] (2.77ns)   --->   "store i16 %select_ln340_207, i16* %buff_out_9_V_addr, align 2" [Conv1d/conv1d.cpp:45]   --->   Operation 3488 'store' <Predicate = (!icmp_ln37)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_6 : Operation 3489 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_85)   --->   "%xor_ln786_85 = xor i1 %tmp_407, true" [Conv1d/conv1d.cpp:44]   --->   Operation 3489 'xor' 'xor_ln786_85' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3490 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_85)   --->   "%and_ln786_128 = and i1 %tmp_406, %xor_ln786_85" [Conv1d/conv1d.cpp:44]   --->   Operation 3490 'and' 'and_ln786_128' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3491 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_213)   --->   "%xor_ln340_84 = xor i1 %tmp_406, %tmp_407" [Conv1d/conv1d.cpp:44]   --->   Operation 3491 'xor' 'xor_ln340_84' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3492 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_213)   --->   "%xor_ln340_85 = xor i1 %tmp_406, true" [Conv1d/conv1d.cpp:44]   --->   Operation 3492 'xor' 'xor_ln340_85' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3493 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_213)   --->   "%or_ln340_171 = or i1 %tmp_407, %xor_ln340_85" [Conv1d/conv1d.cpp:44]   --->   Operation 3493 'or' 'or_ln340_171' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3494 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_213)   --->   "%select_ln340_85 = select i1 %xor_ln340_84, i16 32767, i16 %add_ln703_42" [Conv1d/conv1d.cpp:44]   --->   Operation 3494 'select' 'select_ln340_85' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3495 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln388_85 = select i1 %and_ln786_128, i16 -32768, i16 %add_ln703_42" [Conv1d/conv1d.cpp:44]   --->   Operation 3495 'select' 'select_ln388_85' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3496 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_213 = select i1 %or_ln340_171, i16 %select_ln340_85, i16 %select_ln388_85" [Conv1d/conv1d.cpp:44]   --->   Operation 3496 'select' 'select_ln340_213' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3497 [1/1] (0.00ns)   --->   "%sext_ln703_86 = sext i16 %select_ln340_213 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 3497 'sext' 'sext_ln703_86' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 3498 [1/1] (0.00ns)   --->   "%sext_ln703_87 = sext i16 %select_ln340_214 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 3498 'sext' 'sext_ln703_87' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 3499 [1/1] (1.54ns)   --->   "%add_ln1192_43 = add nsw i17 %sext_ln703_86, %sext_ln703_87" [Conv1d/conv1d.cpp:44]   --->   Operation 3499 'add' 'add_ln1192_43' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3500 [1/1] (0.00ns)   --->   "%tmp_414 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_43, i32 16)" [Conv1d/conv1d.cpp:44]   --->   Operation 3500 'bitselect' 'tmp_414' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 3501 [1/1] (1.54ns)   --->   "%add_ln703_43 = add i16 %select_ln340_214, %select_ln340_213" [Conv1d/conv1d.cpp:44]   --->   Operation 3501 'add' 'add_ln703_43' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3502 [1/1] (0.00ns)   --->   "%tmp_415 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_43, i32 15)" [Conv1d/conv1d.cpp:44]   --->   Operation 3502 'bitselect' 'tmp_415' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 3503 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_87)   --->   "%xor_ln786_87 = xor i1 %tmp_415, true" [Conv1d/conv1d.cpp:44]   --->   Operation 3503 'xor' 'xor_ln786_87' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3504 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_87)   --->   "%and_ln786_131 = and i1 %tmp_414, %xor_ln786_87" [Conv1d/conv1d.cpp:44]   --->   Operation 3504 'and' 'and_ln786_131' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3505 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_215)   --->   "%xor_ln340_86 = xor i1 %tmp_414, %tmp_415" [Conv1d/conv1d.cpp:44]   --->   Operation 3505 'xor' 'xor_ln340_86' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3506 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_215)   --->   "%xor_ln340_87 = xor i1 %tmp_414, true" [Conv1d/conv1d.cpp:44]   --->   Operation 3506 'xor' 'xor_ln340_87' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3507 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_215)   --->   "%or_ln340_175 = or i1 %tmp_415, %xor_ln340_87" [Conv1d/conv1d.cpp:44]   --->   Operation 3507 'or' 'or_ln340_175' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3508 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_215)   --->   "%select_ln340_87 = select i1 %xor_ln340_86, i16 32767, i16 %add_ln703_43" [Conv1d/conv1d.cpp:44]   --->   Operation 3508 'select' 'select_ln340_87' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3509 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln388_87 = select i1 %and_ln786_131, i16 -32768, i16 %add_ln703_43" [Conv1d/conv1d.cpp:44]   --->   Operation 3509 'select' 'select_ln388_87' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3510 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_215 = select i1 %or_ln340_175, i16 %select_ln340_87, i16 %select_ln388_87" [Conv1d/conv1d.cpp:44]   --->   Operation 3510 'select' 'select_ln340_215' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3511 [1/1] (2.77ns)   --->   "store i16 %select_ln340_215, i16* %buff_out_10_V_addr, align 2" [Conv1d/conv1d.cpp:45]   --->   Operation 3511 'store' <Predicate = (!icmp_ln37)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_6 : Operation 3512 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_93)   --->   "%xor_ln786_93 = xor i1 %tmp_439, true" [Conv1d/conv1d.cpp:44]   --->   Operation 3512 'xor' 'xor_ln786_93' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3513 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_93)   --->   "%and_ln786_140 = and i1 %tmp_438, %xor_ln786_93" [Conv1d/conv1d.cpp:44]   --->   Operation 3513 'and' 'and_ln786_140' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3514 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_221)   --->   "%xor_ln340_92 = xor i1 %tmp_438, %tmp_439" [Conv1d/conv1d.cpp:44]   --->   Operation 3514 'xor' 'xor_ln340_92' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3515 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_221)   --->   "%xor_ln340_93 = xor i1 %tmp_438, true" [Conv1d/conv1d.cpp:44]   --->   Operation 3515 'xor' 'xor_ln340_93' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3516 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_221)   --->   "%or_ln340_187 = or i1 %tmp_439, %xor_ln340_93" [Conv1d/conv1d.cpp:44]   --->   Operation 3516 'or' 'or_ln340_187' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3517 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_221)   --->   "%select_ln340_93 = select i1 %xor_ln340_92, i16 32767, i16 %add_ln703_46" [Conv1d/conv1d.cpp:44]   --->   Operation 3517 'select' 'select_ln340_93' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3518 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln388_93 = select i1 %and_ln786_140, i16 -32768, i16 %add_ln703_46" [Conv1d/conv1d.cpp:44]   --->   Operation 3518 'select' 'select_ln388_93' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3519 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_221 = select i1 %or_ln340_187, i16 %select_ln340_93, i16 %select_ln388_93" [Conv1d/conv1d.cpp:44]   --->   Operation 3519 'select' 'select_ln340_221' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3520 [1/1] (0.00ns)   --->   "%sext_ln703_94 = sext i16 %select_ln340_221 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 3520 'sext' 'sext_ln703_94' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 3521 [1/1] (0.00ns)   --->   "%sext_ln703_95 = sext i16 %select_ln340_222 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 3521 'sext' 'sext_ln703_95' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 3522 [1/1] (1.54ns)   --->   "%add_ln1192_47 = add nsw i17 %sext_ln703_94, %sext_ln703_95" [Conv1d/conv1d.cpp:44]   --->   Operation 3522 'add' 'add_ln1192_47' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3523 [1/1] (0.00ns)   --->   "%tmp_446 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_47, i32 16)" [Conv1d/conv1d.cpp:44]   --->   Operation 3523 'bitselect' 'tmp_446' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 3524 [1/1] (1.54ns)   --->   "%add_ln703_47 = add i16 %select_ln340_222, %select_ln340_221" [Conv1d/conv1d.cpp:44]   --->   Operation 3524 'add' 'add_ln703_47' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3525 [1/1] (0.00ns)   --->   "%tmp_447 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_47, i32 15)" [Conv1d/conv1d.cpp:44]   --->   Operation 3525 'bitselect' 'tmp_447' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 3526 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_95)   --->   "%xor_ln786_95 = xor i1 %tmp_447, true" [Conv1d/conv1d.cpp:44]   --->   Operation 3526 'xor' 'xor_ln786_95' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3527 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_95)   --->   "%and_ln786_143 = and i1 %tmp_446, %xor_ln786_95" [Conv1d/conv1d.cpp:44]   --->   Operation 3527 'and' 'and_ln786_143' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3528 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_223)   --->   "%xor_ln340_94 = xor i1 %tmp_446, %tmp_447" [Conv1d/conv1d.cpp:44]   --->   Operation 3528 'xor' 'xor_ln340_94' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3529 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_223)   --->   "%xor_ln340_95 = xor i1 %tmp_446, true" [Conv1d/conv1d.cpp:44]   --->   Operation 3529 'xor' 'xor_ln340_95' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3530 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_223)   --->   "%or_ln340_191 = or i1 %tmp_447, %xor_ln340_95" [Conv1d/conv1d.cpp:44]   --->   Operation 3530 'or' 'or_ln340_191' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3531 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_223)   --->   "%select_ln340_95 = select i1 %xor_ln340_94, i16 32767, i16 %add_ln703_47" [Conv1d/conv1d.cpp:44]   --->   Operation 3531 'select' 'select_ln340_95' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3532 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln388_95 = select i1 %and_ln786_143, i16 -32768, i16 %add_ln703_47" [Conv1d/conv1d.cpp:44]   --->   Operation 3532 'select' 'select_ln388_95' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3533 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_223 = select i1 %or_ln340_191, i16 %select_ln340_95, i16 %select_ln388_95" [Conv1d/conv1d.cpp:44]   --->   Operation 3533 'select' 'select_ln340_223' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3534 [1/1] (2.77ns)   --->   "store i16 %select_ln340_223, i16* %buff_out_11_V_addr, align 2" [Conv1d/conv1d.cpp:45]   --->   Operation 3534 'store' <Predicate = (!icmp_ln37)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_6 : Operation 3535 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_101)   --->   "%xor_ln786_101 = xor i1 %tmp_471, true" [Conv1d/conv1d.cpp:44]   --->   Operation 3535 'xor' 'xor_ln786_101' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3536 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_101)   --->   "%and_ln786_152 = and i1 %tmp_470, %xor_ln786_101" [Conv1d/conv1d.cpp:44]   --->   Operation 3536 'and' 'and_ln786_152' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3537 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_229)   --->   "%xor_ln340_100 = xor i1 %tmp_470, %tmp_471" [Conv1d/conv1d.cpp:44]   --->   Operation 3537 'xor' 'xor_ln340_100' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3538 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_229)   --->   "%xor_ln340_101 = xor i1 %tmp_470, true" [Conv1d/conv1d.cpp:44]   --->   Operation 3538 'xor' 'xor_ln340_101' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3539 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_229)   --->   "%or_ln340_203 = or i1 %tmp_471, %xor_ln340_101" [Conv1d/conv1d.cpp:44]   --->   Operation 3539 'or' 'or_ln340_203' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3540 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_229)   --->   "%select_ln340_101 = select i1 %xor_ln340_100, i16 32767, i16 %add_ln703_50" [Conv1d/conv1d.cpp:44]   --->   Operation 3540 'select' 'select_ln340_101' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3541 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln388_101 = select i1 %and_ln786_152, i16 -32768, i16 %add_ln703_50" [Conv1d/conv1d.cpp:44]   --->   Operation 3541 'select' 'select_ln388_101' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3542 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_229 = select i1 %or_ln340_203, i16 %select_ln340_101, i16 %select_ln388_101" [Conv1d/conv1d.cpp:44]   --->   Operation 3542 'select' 'select_ln340_229' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3543 [1/1] (0.00ns)   --->   "%sext_ln703_102 = sext i16 %select_ln340_229 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 3543 'sext' 'sext_ln703_102' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 3544 [1/1] (0.00ns)   --->   "%sext_ln703_103 = sext i16 %select_ln340_230 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 3544 'sext' 'sext_ln703_103' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 3545 [1/1] (1.54ns)   --->   "%add_ln1192_51 = add nsw i17 %sext_ln703_102, %sext_ln703_103" [Conv1d/conv1d.cpp:44]   --->   Operation 3545 'add' 'add_ln1192_51' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3546 [1/1] (0.00ns)   --->   "%tmp_478 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_51, i32 16)" [Conv1d/conv1d.cpp:44]   --->   Operation 3546 'bitselect' 'tmp_478' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 3547 [1/1] (1.54ns)   --->   "%add_ln703_51 = add i16 %select_ln340_230, %select_ln340_229" [Conv1d/conv1d.cpp:44]   --->   Operation 3547 'add' 'add_ln703_51' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3548 [1/1] (0.00ns)   --->   "%tmp_479 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_51, i32 15)" [Conv1d/conv1d.cpp:44]   --->   Operation 3548 'bitselect' 'tmp_479' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 3549 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_103)   --->   "%xor_ln786_103 = xor i1 %tmp_479, true" [Conv1d/conv1d.cpp:44]   --->   Operation 3549 'xor' 'xor_ln786_103' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3550 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_103)   --->   "%and_ln786_155 = and i1 %tmp_478, %xor_ln786_103" [Conv1d/conv1d.cpp:44]   --->   Operation 3550 'and' 'and_ln786_155' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3551 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_231)   --->   "%xor_ln340_102 = xor i1 %tmp_478, %tmp_479" [Conv1d/conv1d.cpp:44]   --->   Operation 3551 'xor' 'xor_ln340_102' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3552 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_231)   --->   "%xor_ln340_103 = xor i1 %tmp_478, true" [Conv1d/conv1d.cpp:44]   --->   Operation 3552 'xor' 'xor_ln340_103' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3553 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_231)   --->   "%or_ln340_207 = or i1 %tmp_479, %xor_ln340_103" [Conv1d/conv1d.cpp:44]   --->   Operation 3553 'or' 'or_ln340_207' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3554 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_231)   --->   "%select_ln340_103 = select i1 %xor_ln340_102, i16 32767, i16 %add_ln703_51" [Conv1d/conv1d.cpp:44]   --->   Operation 3554 'select' 'select_ln340_103' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3555 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln388_103 = select i1 %and_ln786_155, i16 -32768, i16 %add_ln703_51" [Conv1d/conv1d.cpp:44]   --->   Operation 3555 'select' 'select_ln388_103' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3556 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_231 = select i1 %or_ln340_207, i16 %select_ln340_103, i16 %select_ln388_103" [Conv1d/conv1d.cpp:44]   --->   Operation 3556 'select' 'select_ln340_231' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3557 [1/1] (2.77ns)   --->   "store i16 %select_ln340_231, i16* %buff_out_12_V_addr, align 2" [Conv1d/conv1d.cpp:45]   --->   Operation 3557 'store' <Predicate = (!icmp_ln37)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_6 : Operation 3558 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_109)   --->   "%xor_ln786_109 = xor i1 %tmp_503, true" [Conv1d/conv1d.cpp:44]   --->   Operation 3558 'xor' 'xor_ln786_109' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3559 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_109)   --->   "%and_ln786_164 = and i1 %tmp_502, %xor_ln786_109" [Conv1d/conv1d.cpp:44]   --->   Operation 3559 'and' 'and_ln786_164' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3560 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_237)   --->   "%xor_ln340_108 = xor i1 %tmp_502, %tmp_503" [Conv1d/conv1d.cpp:44]   --->   Operation 3560 'xor' 'xor_ln340_108' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3561 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_237)   --->   "%xor_ln340_109 = xor i1 %tmp_502, true" [Conv1d/conv1d.cpp:44]   --->   Operation 3561 'xor' 'xor_ln340_109' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3562 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_237)   --->   "%or_ln340_219 = or i1 %tmp_503, %xor_ln340_109" [Conv1d/conv1d.cpp:44]   --->   Operation 3562 'or' 'or_ln340_219' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3563 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_237)   --->   "%select_ln340_109 = select i1 %xor_ln340_108, i16 32767, i16 %add_ln703_54" [Conv1d/conv1d.cpp:44]   --->   Operation 3563 'select' 'select_ln340_109' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3564 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln388_109 = select i1 %and_ln786_164, i16 -32768, i16 %add_ln703_54" [Conv1d/conv1d.cpp:44]   --->   Operation 3564 'select' 'select_ln388_109' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3565 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_237 = select i1 %or_ln340_219, i16 %select_ln340_109, i16 %select_ln388_109" [Conv1d/conv1d.cpp:44]   --->   Operation 3565 'select' 'select_ln340_237' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3566 [1/1] (0.00ns)   --->   "%sext_ln703_110 = sext i16 %select_ln340_237 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 3566 'sext' 'sext_ln703_110' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 3567 [1/1] (0.00ns)   --->   "%sext_ln703_111 = sext i16 %select_ln340_238 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 3567 'sext' 'sext_ln703_111' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 3568 [1/1] (1.54ns)   --->   "%add_ln1192_55 = add nsw i17 %sext_ln703_110, %sext_ln703_111" [Conv1d/conv1d.cpp:44]   --->   Operation 3568 'add' 'add_ln1192_55' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3569 [1/1] (0.00ns)   --->   "%tmp_510 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_55, i32 16)" [Conv1d/conv1d.cpp:44]   --->   Operation 3569 'bitselect' 'tmp_510' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 3570 [1/1] (1.54ns)   --->   "%add_ln703_55 = add i16 %select_ln340_238, %select_ln340_237" [Conv1d/conv1d.cpp:44]   --->   Operation 3570 'add' 'add_ln703_55' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3571 [1/1] (0.00ns)   --->   "%tmp_511 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_55, i32 15)" [Conv1d/conv1d.cpp:44]   --->   Operation 3571 'bitselect' 'tmp_511' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 3572 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_111)   --->   "%xor_ln786_111 = xor i1 %tmp_511, true" [Conv1d/conv1d.cpp:44]   --->   Operation 3572 'xor' 'xor_ln786_111' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3573 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_111)   --->   "%and_ln786_167 = and i1 %tmp_510, %xor_ln786_111" [Conv1d/conv1d.cpp:44]   --->   Operation 3573 'and' 'and_ln786_167' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3574 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_239)   --->   "%xor_ln340_110 = xor i1 %tmp_510, %tmp_511" [Conv1d/conv1d.cpp:44]   --->   Operation 3574 'xor' 'xor_ln340_110' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3575 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_239)   --->   "%xor_ln340_111 = xor i1 %tmp_510, true" [Conv1d/conv1d.cpp:44]   --->   Operation 3575 'xor' 'xor_ln340_111' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3576 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_239)   --->   "%or_ln340_223 = or i1 %tmp_511, %xor_ln340_111" [Conv1d/conv1d.cpp:44]   --->   Operation 3576 'or' 'or_ln340_223' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3577 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_239)   --->   "%select_ln340_111 = select i1 %xor_ln340_110, i16 32767, i16 %add_ln703_55" [Conv1d/conv1d.cpp:44]   --->   Operation 3577 'select' 'select_ln340_111' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3578 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln388_111 = select i1 %and_ln786_167, i16 -32768, i16 %add_ln703_55" [Conv1d/conv1d.cpp:44]   --->   Operation 3578 'select' 'select_ln388_111' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3579 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_239 = select i1 %or_ln340_223, i16 %select_ln340_111, i16 %select_ln388_111" [Conv1d/conv1d.cpp:44]   --->   Operation 3579 'select' 'select_ln340_239' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3580 [1/1] (2.77ns)   --->   "store i16 %select_ln340_239, i16* %buff_out_13_V_addr, align 2" [Conv1d/conv1d.cpp:45]   --->   Operation 3580 'store' <Predicate = (!icmp_ln37)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_6 : Operation 3581 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_117)   --->   "%xor_ln786_117 = xor i1 %tmp_535, true" [Conv1d/conv1d.cpp:44]   --->   Operation 3581 'xor' 'xor_ln786_117' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3582 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_117)   --->   "%and_ln786_176 = and i1 %tmp_534, %xor_ln786_117" [Conv1d/conv1d.cpp:44]   --->   Operation 3582 'and' 'and_ln786_176' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3583 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_245)   --->   "%xor_ln340_116 = xor i1 %tmp_534, %tmp_535" [Conv1d/conv1d.cpp:44]   --->   Operation 3583 'xor' 'xor_ln340_116' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3584 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_245)   --->   "%xor_ln340_117 = xor i1 %tmp_534, true" [Conv1d/conv1d.cpp:44]   --->   Operation 3584 'xor' 'xor_ln340_117' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3585 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_245)   --->   "%or_ln340_235 = or i1 %tmp_535, %xor_ln340_117" [Conv1d/conv1d.cpp:44]   --->   Operation 3585 'or' 'or_ln340_235' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3586 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_245)   --->   "%select_ln340_117 = select i1 %xor_ln340_116, i16 32767, i16 %add_ln703_58" [Conv1d/conv1d.cpp:44]   --->   Operation 3586 'select' 'select_ln340_117' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3587 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln388_117 = select i1 %and_ln786_176, i16 -32768, i16 %add_ln703_58" [Conv1d/conv1d.cpp:44]   --->   Operation 3587 'select' 'select_ln388_117' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3588 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_245 = select i1 %or_ln340_235, i16 %select_ln340_117, i16 %select_ln388_117" [Conv1d/conv1d.cpp:44]   --->   Operation 3588 'select' 'select_ln340_245' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3589 [1/1] (0.00ns)   --->   "%sext_ln703_118 = sext i16 %select_ln340_245 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 3589 'sext' 'sext_ln703_118' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 3590 [1/1] (0.00ns)   --->   "%sext_ln703_119 = sext i16 %select_ln340_246 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 3590 'sext' 'sext_ln703_119' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 3591 [1/1] (1.54ns)   --->   "%add_ln1192_59 = add nsw i17 %sext_ln703_118, %sext_ln703_119" [Conv1d/conv1d.cpp:44]   --->   Operation 3591 'add' 'add_ln1192_59' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3592 [1/1] (0.00ns)   --->   "%tmp_542 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_59, i32 16)" [Conv1d/conv1d.cpp:44]   --->   Operation 3592 'bitselect' 'tmp_542' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 3593 [1/1] (1.54ns)   --->   "%add_ln703_59 = add i16 %select_ln340_246, %select_ln340_245" [Conv1d/conv1d.cpp:44]   --->   Operation 3593 'add' 'add_ln703_59' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3594 [1/1] (0.00ns)   --->   "%tmp_543 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_59, i32 15)" [Conv1d/conv1d.cpp:44]   --->   Operation 3594 'bitselect' 'tmp_543' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 3595 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_119)   --->   "%xor_ln786_119 = xor i1 %tmp_543, true" [Conv1d/conv1d.cpp:44]   --->   Operation 3595 'xor' 'xor_ln786_119' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3596 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_119)   --->   "%and_ln786_179 = and i1 %tmp_542, %xor_ln786_119" [Conv1d/conv1d.cpp:44]   --->   Operation 3596 'and' 'and_ln786_179' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3597 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_247)   --->   "%xor_ln340_118 = xor i1 %tmp_542, %tmp_543" [Conv1d/conv1d.cpp:44]   --->   Operation 3597 'xor' 'xor_ln340_118' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3598 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_247)   --->   "%xor_ln340_119 = xor i1 %tmp_542, true" [Conv1d/conv1d.cpp:44]   --->   Operation 3598 'xor' 'xor_ln340_119' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3599 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_247)   --->   "%or_ln340_239 = or i1 %tmp_543, %xor_ln340_119" [Conv1d/conv1d.cpp:44]   --->   Operation 3599 'or' 'or_ln340_239' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3600 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_247)   --->   "%select_ln340_119 = select i1 %xor_ln340_118, i16 32767, i16 %add_ln703_59" [Conv1d/conv1d.cpp:44]   --->   Operation 3600 'select' 'select_ln340_119' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3601 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln388_119 = select i1 %and_ln786_179, i16 -32768, i16 %add_ln703_59" [Conv1d/conv1d.cpp:44]   --->   Operation 3601 'select' 'select_ln388_119' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3602 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_247 = select i1 %or_ln340_239, i16 %select_ln340_119, i16 %select_ln388_119" [Conv1d/conv1d.cpp:44]   --->   Operation 3602 'select' 'select_ln340_247' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3603 [1/1] (2.77ns)   --->   "store i16 %select_ln340_247, i16* %buff_out_14_V_addr, align 2" [Conv1d/conv1d.cpp:45]   --->   Operation 3603 'store' <Predicate = (!icmp_ln37)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_6 : Operation 3604 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_125)   --->   "%xor_ln786_125 = xor i1 %tmp_567, true" [Conv1d/conv1d.cpp:44]   --->   Operation 3604 'xor' 'xor_ln786_125' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3605 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_125)   --->   "%and_ln786_188 = and i1 %tmp_566, %xor_ln786_125" [Conv1d/conv1d.cpp:44]   --->   Operation 3605 'and' 'and_ln786_188' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3606 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_253)   --->   "%xor_ln340_124 = xor i1 %tmp_566, %tmp_567" [Conv1d/conv1d.cpp:44]   --->   Operation 3606 'xor' 'xor_ln340_124' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3607 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_253)   --->   "%xor_ln340_125 = xor i1 %tmp_566, true" [Conv1d/conv1d.cpp:44]   --->   Operation 3607 'xor' 'xor_ln340_125' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3608 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_253)   --->   "%or_ln340_251 = or i1 %tmp_567, %xor_ln340_125" [Conv1d/conv1d.cpp:44]   --->   Operation 3608 'or' 'or_ln340_251' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3609 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_253)   --->   "%select_ln340_125 = select i1 %xor_ln340_124, i16 32767, i16 %add_ln703_62" [Conv1d/conv1d.cpp:44]   --->   Operation 3609 'select' 'select_ln340_125' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3610 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln388_125 = select i1 %and_ln786_188, i16 -32768, i16 %add_ln703_62" [Conv1d/conv1d.cpp:44]   --->   Operation 3610 'select' 'select_ln388_125' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3611 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_253 = select i1 %or_ln340_251, i16 %select_ln340_125, i16 %select_ln388_125" [Conv1d/conv1d.cpp:44]   --->   Operation 3611 'select' 'select_ln340_253' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3612 [1/1] (0.00ns)   --->   "%sext_ln703_126 = sext i16 %select_ln340_253 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 3612 'sext' 'sext_ln703_126' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 3613 [1/1] (0.00ns)   --->   "%sext_ln703_127 = sext i16 %select_ln340_254 to i17" [Conv1d/conv1d.cpp:44]   --->   Operation 3613 'sext' 'sext_ln703_127' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 3614 [1/1] (1.54ns)   --->   "%add_ln1192_63 = add nsw i17 %sext_ln703_126, %sext_ln703_127" [Conv1d/conv1d.cpp:44]   --->   Operation 3614 'add' 'add_ln1192_63' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3615 [1/1] (0.00ns)   --->   "%tmp_574 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_63, i32 16)" [Conv1d/conv1d.cpp:44]   --->   Operation 3615 'bitselect' 'tmp_574' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 3616 [1/1] (1.54ns)   --->   "%add_ln703_63 = add i16 %select_ln340_254, %select_ln340_253" [Conv1d/conv1d.cpp:44]   --->   Operation 3616 'add' 'add_ln703_63' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3617 [1/1] (0.00ns)   --->   "%tmp_575 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_63, i32 15)" [Conv1d/conv1d.cpp:44]   --->   Operation 3617 'bitselect' 'tmp_575' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 3618 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_127)   --->   "%xor_ln786_127 = xor i1 %tmp_575, true" [Conv1d/conv1d.cpp:44]   --->   Operation 3618 'xor' 'xor_ln786_127' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3619 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_127)   --->   "%and_ln786_191 = and i1 %tmp_574, %xor_ln786_127" [Conv1d/conv1d.cpp:44]   --->   Operation 3619 'and' 'and_ln786_191' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3620 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_255)   --->   "%xor_ln340_126 = xor i1 %tmp_574, %tmp_575" [Conv1d/conv1d.cpp:44]   --->   Operation 3620 'xor' 'xor_ln340_126' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3621 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_255)   --->   "%xor_ln340_127 = xor i1 %tmp_574, true" [Conv1d/conv1d.cpp:44]   --->   Operation 3621 'xor' 'xor_ln340_127' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3622 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_255)   --->   "%or_ln340_255 = or i1 %tmp_575, %xor_ln340_127" [Conv1d/conv1d.cpp:44]   --->   Operation 3622 'or' 'or_ln340_255' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3623 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_255)   --->   "%select_ln340_127 = select i1 %xor_ln340_126, i16 32767, i16 %add_ln703_63" [Conv1d/conv1d.cpp:44]   --->   Operation 3623 'select' 'select_ln340_127' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3624 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln388_127 = select i1 %and_ln786_191, i16 -32768, i16 %add_ln703_63" [Conv1d/conv1d.cpp:44]   --->   Operation 3624 'select' 'select_ln388_127' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3625 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_255 = select i1 %or_ln340_255, i16 %select_ln340_127, i16 %select_ln388_127" [Conv1d/conv1d.cpp:44]   --->   Operation 3625 'select' 'select_ln340_255' <Predicate = (!icmp_ln37)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3626 [1/1] (2.77ns)   --->   "store i16 %select_ln340_255, i16* %buff_out_15_V_addr, align 2" [Conv1d/conv1d.cpp:45]   --->   Operation 3626 'store' <Predicate = (!icmp_ln37)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_6 : Operation 3627 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp)" [Conv1d/conv1d.cpp:48]   --->   Operation 3627 'specregionend' 'empty' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 3628 [1/1] (0.00ns)   --->   "br label %.preheader280" [Conv1d/conv1d.cpp:38]   --->   Operation 3628 'br' <Predicate = (!icmp_ln37)> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 3629 [1/1] (0.00ns)   --->   "ret void" [Conv1d/conv1d.cpp:49]   --->   Operation 3629 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.466ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', Conv1d/conv1d.cpp:37) with incoming values : ('add_ln37', Conv1d/conv1d.cpp:37) [407]  (0.466 ns)

 <State 2>: 6.2ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', Conv1d/conv1d.cpp:38) [409]  (0 ns)
	'icmp' operation ('icmp_ln38', Conv1d/conv1d.cpp:38) [415]  (1.31 ns)
	'select' operation ('select_ln37_1', Conv1d/conv1d.cpp:37) [418]  (0.813 ns)
	'add' operation ('add_ln43', Conv1d/conv1d.cpp:43) [423]  (1.31 ns)
	'getelementptr' operation ('buff_in_0_V_addr', Conv1d/conv1d.cpp:43) [429]  (0 ns)
	'load' operation ('buff_in_0_V_load', Conv1d/conv1d.cpp:43) on array 'buff_in_0_V' [430]  (2.77 ns)

 <State 3>: 8.32ns
The critical path consists of the following:
	'load' operation ('buff_in_0_V_load', Conv1d/conv1d.cpp:43) on array 'buff_in_0_V' [430]  (2.77 ns)
	'mul' operation of DSP[432] ('mul_ln1118', Conv1d/conv1d.cpp:43) [432]  (5.55 ns)

 <State 4>: 7.98ns
The critical path consists of the following:
	'mux' operation ('tmp_8', Conv1d/conv1d.cpp:43) [537]  (1.36 ns)
	'mul' operation of DSP[542] ('mul_ln1118_2', Conv1d/conv1d.cpp:43) [542]  (5.55 ns)
	'icmp' operation ('icmp_ln879_5', Conv1d/conv1d.cpp:43) [556]  (1.07 ns)

 <State 5>: 7.74ns
The critical path consists of the following:
	'add' operation ('add_ln415_2', Conv1d/conv1d.cpp:43) [548]  (1.54 ns)
	'xor' operation ('xor_ln416_2', Conv1d/conv1d.cpp:43) [550]  (0 ns)
	'and' operation ('and_ln416_2', Conv1d/conv1d.cpp:43) [551]  (0.8 ns)
	'select' operation ('select_ln416_2', Conv1d/conv1d.cpp:43) [562]  (0 ns)
	'and' operation ('and_ln786_6', Conv1d/conv1d.cpp:43) [568]  (0.813 ns)
	'or' operation ('or_ln786_2', Conv1d/conv1d.cpp:43) [569]  (0 ns)
	'xor' operation ('xor_ln786_4', Conv1d/conv1d.cpp:43) [570]  (0 ns)
	'and' operation ('and_ln786_7', Conv1d/conv1d.cpp:43) [571]  (0.8 ns)
	'or' operation ('or_ln340_8', Conv1d/conv1d.cpp:43) [572]  (0.813 ns)
	'select' operation ('select_ln340_4', Conv1d/conv1d.cpp:43) [575]  (0.627 ns)
	'select' operation ('select_ln340_132', Conv1d/conv1d.cpp:43) [577]  (0.8 ns)
	'add' operation ('add_ln1192_2', Conv1d/conv1d.cpp:44) [580]  (1.54 ns)

 <State 6>: 7.52ns
The critical path consists of the following:
	'xor' operation ('xor_ln786_5', Conv1d/conv1d.cpp:44) [584]  (0 ns)
	'and' operation ('and_ln786_8', Conv1d/conv1d.cpp:44) [585]  (0 ns)
	'select' operation ('select_ln388_5', Conv1d/conv1d.cpp:44) [590]  (0.8 ns)
	'select' operation ('select_ln340_133', Conv1d/conv1d.cpp:44) [591]  (0.8 ns)
	'add' operation ('add_ln703_3', Conv1d/conv1d.cpp:44) [637]  (1.54 ns)
	'select' operation ('select_ln388_7', Conv1d/conv1d.cpp:44) [645]  (0.8 ns)
	'select' operation ('select_ln340_135', Conv1d/conv1d.cpp:44) [646]  (0.8 ns)
	'store' operation ('store_ln45', Conv1d/conv1d.cpp:45) of variable 'select_ln340_135', Conv1d/conv1d.cpp:44 on array 'buff_out_0_V' [647]  (2.77 ns)

 <State 7>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
