Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Nov 11 01:30:03 2023
| Host         : DESKTOP-3HOO1AQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab6_timing_summary_routed.rpt -pb lab6_timing_summary_routed.pb -rpx lab6_timing_summary_routed.rpx -warn_on_violation
| Design       : lab6
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert    1           
TIMING-18  Warning   Missing input or output delay   3           
TIMING-20  Warning   Non-clocked latch               3           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (9)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (9)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: P_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: P_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: P_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.621        0.000                      0                  423        0.093        0.000                      0                  423        4.500        0.000                       0                   201  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.621        0.000                      0                  384        0.093        0.000                      0                  384        4.500        0.000                       0                   201  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.612        0.000                      0                   39        0.777        0.000                      0                   39  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.621ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.621ns  (required time - arrival time)
  Source:                 num1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_ans_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.803ns  (logic 1.748ns (25.694%)  route 5.055ns (74.306%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.622     5.173    clk_IBUF_BUFG
    SLICE_X7Y52          FDRE                                         r  num1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.456     5.629 r  num1_reg[10]/Q
                         net (fo=4, routed)           1.125     6.754    num1_reg_n_0_[10]
    SLICE_X8Y52          LUT6 (Prop_lut6_I1_O)        0.124     6.878 r  r[0]_i_4/O
                         net (fo=1, routed)           0.844     7.722    r[0]_i_4_n_0
    SLICE_X8Y52          LUT6 (Prop_lut6_I1_O)        0.124     7.846 r  r[0]_i_2/O
                         net (fo=5, routed)           0.805     8.651    p_0_in__0[0]
    SLICE_X11Y57         LUT4 (Prop_lut4_I1_O)        0.124     8.775 r  r[14]_i_23/O
                         net (fo=1, routed)           0.000     8.775    r[14]_i_23_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.307 r  r_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.307    r_reg[14]_i_4_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.421 r  r_reg[14]_i_2/CO[3]
                         net (fo=19, routed)          0.927    10.348    num_ans1
    SLICE_X12Y52         LUT6 (Prop_lut6_I5_O)        0.124    10.472 r  num_ans[12]_i_2/O
                         net (fo=4, routed)           0.817    11.289    num_ans[12]_i_2_n_0
    SLICE_X12Y51         LUT3 (Prop_lut3_I1_O)        0.150    11.439 r  num_ans[4]_i_1/O
                         net (fo=1, routed)           0.537    11.977    num_ans[4]_i_1_n_0
    SLICE_X12Y49         FDCE                                         r  num_ans_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.454    14.826    clk_IBUF_BUFG
    SLICE_X12Y49         FDCE                                         r  num_ans_reg[4]/C
                         clock pessimism              0.180    15.006    
                         clock uncertainty           -0.035    14.970    
    SLICE_X12Y49         FDCE (Setup_fdce_C_CE)      -0.373    14.597    num_ans_reg[4]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -11.977    
  -------------------------------------------------------------------
                         slack                                  2.621    

Slack (MET) :             2.754ns  (required time - arrival time)
  Source:                 num1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_ans_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.735ns  (logic 1.750ns (25.984%)  route 4.985ns (74.016%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.622     5.173    clk_IBUF_BUFG
    SLICE_X7Y52          FDRE                                         r  num1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.456     5.629 r  num1_reg[10]/Q
                         net (fo=4, routed)           1.125     6.754    num1_reg_n_0_[10]
    SLICE_X8Y52          LUT6 (Prop_lut6_I1_O)        0.124     6.878 r  r[0]_i_4/O
                         net (fo=1, routed)           0.844     7.722    r[0]_i_4_n_0
    SLICE_X8Y52          LUT6 (Prop_lut6_I1_O)        0.124     7.846 r  r[0]_i_2/O
                         net (fo=5, routed)           0.805     8.651    p_0_in__0[0]
    SLICE_X11Y57         LUT4 (Prop_lut4_I1_O)        0.124     8.775 r  r[14]_i_23/O
                         net (fo=1, routed)           0.000     8.775    r[14]_i_23_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.307 r  r_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.307    r_reg[14]_i_4_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.421 r  r_reg[14]_i_2/CO[3]
                         net (fo=19, routed)          1.061    10.483    num_ans1
    SLICE_X12Y53         LUT6 (Prop_lut6_I5_O)        0.124    10.607 r  num_ans[15]_i_2/O
                         net (fo=4, routed)           0.667    11.273    num_ans[15]_i_2_n_0
    SLICE_X13Y53         LUT3 (Prop_lut3_I1_O)        0.152    11.425 r  num_ans[7]_i_1/O
                         net (fo=1, routed)           0.483    11.908    num_ans[7]_i_1_n_0
    SLICE_X14Y50         FDCE                                         r  num_ans_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.438    14.809    clk_IBUF_BUFG
    SLICE_X14Y50         FDCE                                         r  num_ans_reg[7]/C
                         clock pessimism              0.259    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X14Y50         FDCE (Setup_fdce_C_CE)      -0.371    14.662    num_ans_reg[7]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                         -11.908    
  -------------------------------------------------------------------
                         slack                                  2.754    

Slack (MET) :             2.778ns  (required time - arrival time)
  Source:                 num1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_ans_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.689ns  (logic 1.750ns (26.163%)  route 4.939ns (73.837%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.622     5.173    clk_IBUF_BUFG
    SLICE_X7Y52          FDRE                                         r  num1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.456     5.629 r  num1_reg[10]/Q
                         net (fo=4, routed)           1.125     6.754    num1_reg_n_0_[10]
    SLICE_X8Y52          LUT6 (Prop_lut6_I1_O)        0.124     6.878 r  r[0]_i_4/O
                         net (fo=1, routed)           0.844     7.722    r[0]_i_4_n_0
    SLICE_X8Y52          LUT6 (Prop_lut6_I1_O)        0.124     7.846 r  r[0]_i_2/O
                         net (fo=5, routed)           0.805     8.651    p_0_in__0[0]
    SLICE_X11Y57         LUT4 (Prop_lut4_I1_O)        0.124     8.775 r  r[14]_i_23/O
                         net (fo=1, routed)           0.000     8.775    r[14]_i_23_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.307 r  r_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.307    r_reg[14]_i_4_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.421 r  r_reg[14]_i_2/CO[3]
                         net (fo=19, routed)          1.106    10.528    num_ans1
    SLICE_X13Y52         LUT6 (Prop_lut6_I5_O)        0.124    10.652 r  num_ans[13]_i_2/O
                         net (fo=4, routed)           0.676    11.328    num_ans[13]_i_2_n_0
    SLICE_X12Y52         LUT3 (Prop_lut3_I1_O)        0.152    11.480 r  num_ans[9]_i_1/O
                         net (fo=1, routed)           0.383    11.862    num_ans[9]_i_1_n_0
    SLICE_X12Y52         FDCE                                         r  num_ans_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.438    14.809    clk_IBUF_BUFG
    SLICE_X12Y52         FDCE                                         r  num_ans_reg[9]/C
                         clock pessimism              0.259    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X12Y52         FDCE (Setup_fdce_C_CE)      -0.393    14.640    num_ans_reg[9]
  -------------------------------------------------------------------
                         required time                         14.640    
                         arrival time                         -11.862    
  -------------------------------------------------------------------
                         slack                                  2.778    

Slack (MET) :             2.860ns  (required time - arrival time)
  Source:                 num1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_ans_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.561ns  (logic 1.715ns (26.138%)  route 4.846ns (73.862%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.622     5.173    clk_IBUF_BUFG
    SLICE_X7Y52          FDRE                                         r  num1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.456     5.629 r  num1_reg[10]/Q
                         net (fo=4, routed)           1.125     6.754    num1_reg_n_0_[10]
    SLICE_X8Y52          LUT6 (Prop_lut6_I1_O)        0.124     6.878 r  r[0]_i_4/O
                         net (fo=1, routed)           0.844     7.722    r[0]_i_4_n_0
    SLICE_X8Y52          LUT6 (Prop_lut6_I1_O)        0.124     7.846 r  r[0]_i_2/O
                         net (fo=5, routed)           0.805     8.651    p_0_in__0[0]
    SLICE_X11Y57         LUT4 (Prop_lut4_I1_O)        0.124     8.775 r  r[14]_i_23/O
                         net (fo=1, routed)           0.000     8.775    r[14]_i_23_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.307 r  r_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.307    r_reg[14]_i_4_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.421 r  r_reg[14]_i_2/CO[3]
                         net (fo=19, routed)          1.106    10.528    num_ans1
    SLICE_X13Y52         LUT6 (Prop_lut6_I5_O)        0.124    10.652 r  num_ans[13]_i_2/O
                         net (fo=4, routed)           0.438    11.090    num_ans[13]_i_2_n_0
    SLICE_X14Y51         LUT3 (Prop_lut3_I1_O)        0.117    11.207 r  num_ans[5]_i_1/O
                         net (fo=1, routed)           0.528    11.735    num_ans[5]_i_1_n_0
    SLICE_X14Y49         FDCE                                         r  num_ans_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.454    14.826    clk_IBUF_BUFG
    SLICE_X14Y49         FDCE                                         r  num_ans_reg[5]/C
                         clock pessimism              0.180    15.006    
                         clock uncertainty           -0.035    14.970    
    SLICE_X14Y49         FDCE (Setup_fdce_C_CE)      -0.376    14.594    num_ans_reg[5]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                         -11.735    
  -------------------------------------------------------------------
                         slack                                  2.860    

Slack (MET) :             2.910ns  (required time - arrival time)
  Source:                 num1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_ans_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.743ns  (logic 1.722ns (25.536%)  route 5.021ns (74.464%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.622     5.173    clk_IBUF_BUFG
    SLICE_X7Y52          FDRE                                         r  num1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.456     5.629 r  num1_reg[10]/Q
                         net (fo=4, routed)           1.125     6.754    num1_reg_n_0_[10]
    SLICE_X8Y52          LUT6 (Prop_lut6_I1_O)        0.124     6.878 r  r[0]_i_4/O
                         net (fo=1, routed)           0.844     7.722    r[0]_i_4_n_0
    SLICE_X8Y52          LUT6 (Prop_lut6_I1_O)        0.124     7.846 r  r[0]_i_2/O
                         net (fo=5, routed)           0.805     8.651    p_0_in__0[0]
    SLICE_X11Y57         LUT4 (Prop_lut4_I1_O)        0.124     8.775 r  r[14]_i_23/O
                         net (fo=1, routed)           0.000     8.775    r[14]_i_23_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.307 r  r_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.307    r_reg[14]_i_4_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.421 r  r_reg[14]_i_2/CO[3]
                         net (fo=19, routed)          1.061    10.483    num_ans1
    SLICE_X12Y53         LUT6 (Prop_lut6_I5_O)        0.124    10.607 r  num_ans[15]_i_2/O
                         net (fo=4, routed)           0.667    11.273    num_ans[15]_i_2_n_0
    SLICE_X13Y53         LUT3 (Prop_lut3_I1_O)        0.124    11.397 r  num_ans[3]_i_1/O
                         net (fo=1, routed)           0.519    11.917    num_ans[3]_i_1_n_0
    SLICE_X13Y53         FDCE                                         r  num_ans_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.437    14.808    clk_IBUF_BUFG
    SLICE_X13Y53         FDCE                                         r  num_ans_reg[3]/C
                         clock pessimism              0.259    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X13Y53         FDCE (Setup_fdce_C_CE)      -0.205    14.827    num_ans_reg[3]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                         -11.917    
  -------------------------------------------------------------------
                         slack                                  2.910    

Slack (MET) :             2.925ns  (required time - arrival time)
  Source:                 num1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_ans_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.561ns  (logic 1.748ns (26.643%)  route 4.813ns (73.356%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.622     5.173    clk_IBUF_BUFG
    SLICE_X7Y52          FDRE                                         r  num1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.456     5.629 r  num1_reg[10]/Q
                         net (fo=4, routed)           1.125     6.754    num1_reg_n_0_[10]
    SLICE_X8Y52          LUT6 (Prop_lut6_I1_O)        0.124     6.878 r  r[0]_i_4/O
                         net (fo=1, routed)           0.844     7.722    r[0]_i_4_n_0
    SLICE_X8Y52          LUT6 (Prop_lut6_I1_O)        0.124     7.846 r  r[0]_i_2/O
                         net (fo=5, routed)           0.805     8.651    p_0_in__0[0]
    SLICE_X11Y57         LUT4 (Prop_lut4_I1_O)        0.124     8.775 r  r[14]_i_23/O
                         net (fo=1, routed)           0.000     8.775    r[14]_i_23_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.307 r  r_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.307    r_reg[14]_i_4_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.421 r  r_reg[14]_i_2/CO[3]
                         net (fo=19, routed)          1.061    10.483    num_ans1
    SLICE_X12Y53         LUT6 (Prop_lut6_I5_O)        0.124    10.607 r  num_ans[15]_i_2/O
                         net (fo=4, routed)           0.463    11.069    num_ans[15]_i_2_n_0
    SLICE_X12Y53         LUT3 (Prop_lut3_I0_O)        0.150    11.219 r  num_ans[15]_i_1/O
                         net (fo=1, routed)           0.515    11.734    num_ans[15]_i_1_n_0
    SLICE_X14Y53         FDCE                                         r  num_ans_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.437    14.808    clk_IBUF_BUFG
    SLICE_X14Y53         FDCE                                         r  num_ans_reg[15]/C
                         clock pessimism              0.259    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X14Y53         FDCE (Setup_fdce_C_CE)      -0.373    14.659    num_ans_reg[15]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                         -11.734    
  -------------------------------------------------------------------
                         slack                                  2.925    

Slack (MET) :             2.938ns  (required time - arrival time)
  Source:                 num1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_ans_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.654ns  (logic 1.722ns (25.880%)  route 4.932ns (74.120%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.622     5.173    clk_IBUF_BUFG
    SLICE_X7Y52          FDRE                                         r  num1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.456     5.629 r  num1_reg[10]/Q
                         net (fo=4, routed)           1.125     6.754    num1_reg_n_0_[10]
    SLICE_X8Y52          LUT6 (Prop_lut6_I1_O)        0.124     6.878 r  r[0]_i_4/O
                         net (fo=1, routed)           0.844     7.722    r[0]_i_4_n_0
    SLICE_X8Y52          LUT6 (Prop_lut6_I1_O)        0.124     7.846 r  r[0]_i_2/O
                         net (fo=5, routed)           0.805     8.651    p_0_in__0[0]
    SLICE_X11Y57         LUT4 (Prop_lut4_I1_O)        0.124     8.775 r  r[14]_i_23/O
                         net (fo=1, routed)           0.000     8.775    r[14]_i_23_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.307 r  r_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.307    r_reg[14]_i_4_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.421 r  r_reg[14]_i_2/CO[3]
                         net (fo=19, routed)          0.915    10.336    num_ans1
    SLICE_X13Y52         LUT6 (Prop_lut6_I5_O)        0.124    10.460 r  num_ans[14]_i_2/O
                         net (fo=4, routed)           0.626    11.086    num_ans[14]_i_2_n_0
    SLICE_X14Y51         LUT3 (Prop_lut3_I0_O)        0.124    11.210 r  num_ans[14]_i_1/O
                         net (fo=1, routed)           0.617    11.827    num_ans[14]_i_1_n_0
    SLICE_X13Y49         FDCE                                         r  num_ans_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.454    14.826    clk_IBUF_BUFG
    SLICE_X13Y49         FDCE                                         r  num_ans_reg[14]/C
                         clock pessimism              0.180    15.006    
                         clock uncertainty           -0.035    14.970    
    SLICE_X13Y49         FDCE (Setup_fdce_C_CE)      -0.205    14.765    num_ans_reg[14]
  -------------------------------------------------------------------
                         required time                         14.765    
                         arrival time                         -11.827    
  -------------------------------------------------------------------
                         slack                                  2.938    

Slack (MET) :             2.957ns  (required time - arrival time)
  Source:                 num1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_ans_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.496ns  (logic 1.716ns (26.416%)  route 4.780ns (73.584%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.622     5.173    clk_IBUF_BUFG
    SLICE_X7Y52          FDRE                                         r  num1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.456     5.629 r  num1_reg[10]/Q
                         net (fo=4, routed)           1.125     6.754    num1_reg_n_0_[10]
    SLICE_X8Y52          LUT6 (Prop_lut6_I1_O)        0.124     6.878 r  r[0]_i_4/O
                         net (fo=1, routed)           0.844     7.722    r[0]_i_4_n_0
    SLICE_X8Y52          LUT6 (Prop_lut6_I1_O)        0.124     7.846 r  r[0]_i_2/O
                         net (fo=5, routed)           0.805     8.651    p_0_in__0[0]
    SLICE_X11Y57         LUT4 (Prop_lut4_I1_O)        0.124     8.775 r  r[14]_i_23/O
                         net (fo=1, routed)           0.000     8.775    r[14]_i_23_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.307 r  r_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.307    r_reg[14]_i_4_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.421 r  r_reg[14]_i_2/CO[3]
                         net (fo=19, routed)          0.915    10.336    num_ans1
    SLICE_X13Y52         LUT6 (Prop_lut6_I5_O)        0.124    10.460 r  num_ans[14]_i_2/O
                         net (fo=4, routed)           0.474    10.935    num_ans[14]_i_2_n_0
    SLICE_X13Y52         LUT3 (Prop_lut3_I1_O)        0.118    11.053 r  num_ans[2]_i_1/O
                         net (fo=1, routed)           0.617    11.669    num_ans[2]_i_1_n_0
    SLICE_X13Y52         FDCE                                         r  num_ans_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.438    14.809    clk_IBUF_BUFG
    SLICE_X13Y52         FDCE                                         r  num_ans_reg[2]/C
                         clock pessimism              0.259    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X13Y52         FDCE (Setup_fdce_C_CE)      -0.407    14.626    num_ans_reg[2]
  -------------------------------------------------------------------
                         required time                         14.626    
                         arrival time                         -11.669    
  -------------------------------------------------------------------
                         slack                                  2.957    

Slack (MET) :             3.027ns  (required time - arrival time)
  Source:                 num1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_ans_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.396ns  (logic 1.747ns (27.313%)  route 4.649ns (72.687%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.622     5.173    clk_IBUF_BUFG
    SLICE_X7Y52          FDRE                                         r  num1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.456     5.629 r  num1_reg[10]/Q
                         net (fo=4, routed)           1.125     6.754    num1_reg_n_0_[10]
    SLICE_X8Y52          LUT6 (Prop_lut6_I1_O)        0.124     6.878 r  r[0]_i_4/O
                         net (fo=1, routed)           0.844     7.722    r[0]_i_4_n_0
    SLICE_X8Y52          LUT6 (Prop_lut6_I1_O)        0.124     7.846 r  r[0]_i_2/O
                         net (fo=5, routed)           0.805     8.651    p_0_in__0[0]
    SLICE_X11Y57         LUT4 (Prop_lut4_I1_O)        0.124     8.775 r  r[14]_i_23/O
                         net (fo=1, routed)           0.000     8.775    r[14]_i_23_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.307 r  r_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.307    r_reg[14]_i_4_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.421 r  r_reg[14]_i_2/CO[3]
                         net (fo=19, routed)          0.915    10.336    num_ans1
    SLICE_X13Y52         LUT6 (Prop_lut6_I5_O)        0.124    10.460 r  num_ans[14]_i_2/O
                         net (fo=4, routed)           0.626    11.086    num_ans[14]_i_2_n_0
    SLICE_X14Y51         LUT3 (Prop_lut3_I1_O)        0.149    11.235 r  num_ans[6]_i_1/O
                         net (fo=1, routed)           0.335    11.570    num_ans[6]_i_1_n_0
    SLICE_X15Y50         FDCE                                         r  num_ans_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.438    14.809    clk_IBUF_BUFG
    SLICE_X15Y50         FDCE                                         r  num_ans_reg[6]/C
                         clock pessimism              0.259    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X15Y50         FDCE (Setup_fdce_C_CE)      -0.436    14.597    num_ans_reg[6]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -11.570    
  -------------------------------------------------------------------
                         slack                                  3.027    

Slack (MET) :             3.046ns  (required time - arrival time)
  Source:                 num1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_ans_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.608ns  (logic 1.722ns (26.058%)  route 4.886ns (73.942%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.622     5.173    clk_IBUF_BUFG
    SLICE_X7Y52          FDRE                                         r  num1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.456     5.629 r  num1_reg[10]/Q
                         net (fo=4, routed)           1.125     6.754    num1_reg_n_0_[10]
    SLICE_X8Y52          LUT6 (Prop_lut6_I1_O)        0.124     6.878 r  r[0]_i_4/O
                         net (fo=1, routed)           0.844     7.722    r[0]_i_4_n_0
    SLICE_X8Y52          LUT6 (Prop_lut6_I1_O)        0.124     7.846 r  r[0]_i_2/O
                         net (fo=5, routed)           0.805     8.651    p_0_in__0[0]
    SLICE_X11Y57         LUT4 (Prop_lut4_I1_O)        0.124     8.775 r  r[14]_i_23/O
                         net (fo=1, routed)           0.000     8.775    r[14]_i_23_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.307 r  r_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.307    r_reg[14]_i_4_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.421 r  r_reg[14]_i_2/CO[3]
                         net (fo=19, routed)          1.106    10.528    num_ans1
    SLICE_X13Y52         LUT6 (Prop_lut6_I5_O)        0.124    10.652 r  num_ans[13]_i_2/O
                         net (fo=4, routed)           0.438    11.090    num_ans[13]_i_2_n_0
    SLICE_X14Y51         LUT3 (Prop_lut3_I0_O)        0.124    11.214 r  num_ans[13]_i_1/O
                         net (fo=1, routed)           0.568    11.782    num_ans[13]_i_1_n_0
    SLICE_X15Y51         FDCE                                         r  num_ans_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.438    14.809    clk_IBUF_BUFG
    SLICE_X15Y51         FDCE                                         r  num_ans_reg[13]/C
                         clock pessimism              0.259    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X15Y51         FDCE (Setup_fdce_C_CE)      -0.205    14.828    num_ans_reg[13]
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                         -11.782    
  -------------------------------------------------------------------
                         slack                                  3.046    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 num_ans_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[102][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.209ns (45.077%)  route 0.255ns (54.923%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.569     1.482    clk_IBUF_BUFG
    SLICE_X14Y49         FDCE                                         r  num_ans_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDCE (Prop_fdce_C_Q)         0.164     1.646 r  num_ans_reg[5]/Q
                         net (fo=6, routed)           0.255     1.901    num_ans_reg_n_0_[5]
    SLICE_X13Y50         LUT4 (Prop_lut4_I0_O)        0.045     1.946 r  data[102][6]_i_1/O
                         net (fo=1, routed)           0.000     1.946    data[102][6]_i_1_n_0
    SLICE_X13Y50         FDRE                                         r  data_reg[102][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.833     1.991    clk_IBUF_BUFG
    SLICE_X13Y50         FDRE                                         r  data_reg[102][6]/C
                         clock pessimism             -0.245     1.746    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.107     1.853    data_reg[102][6]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 num_ans_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[102][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.209ns (45.077%)  route 0.255ns (54.923%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.569     1.482    clk_IBUF_BUFG
    SLICE_X14Y49         FDCE                                         r  num_ans_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDCE (Prop_fdce_C_Q)         0.164     1.646 f  num_ans_reg[5]/Q
                         net (fo=6, routed)           0.255     1.901    num_ans_reg_n_0_[5]
    SLICE_X13Y50         LUT4 (Prop_lut4_I3_O)        0.045     1.946 r  data[102][4]_i_1/O
                         net (fo=1, routed)           0.000     1.946    data[102][4]_i_1_n_0
    SLICE_X13Y50         FDRE                                         r  data_reg[102][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.833     1.991    clk_IBUF_BUFG
    SLICE_X13Y50         FDRE                                         r  data_reg[102][4]/C
                         clock pessimism             -0.245     1.746    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.092     1.838    data_reg[102][4]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 num_ans_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[102][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.209ns (44.330%)  route 0.262ns (55.670%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.569     1.482    clk_IBUF_BUFG
    SLICE_X12Y49         FDCE                                         r  num_ans_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDCE (Prop_fdce_C_Q)         0.164     1.646 r  num_ans_reg[4]/Q
                         net (fo=3, routed)           0.262     1.909    num_ans_reg_n_0_[4]
    SLICE_X13Y50         LUT5 (Prop_lut5_I2_O)        0.045     1.954 r  data[102][2]_i_1/O
                         net (fo=1, routed)           0.000     1.954    data[102][2]_i_1_n_0
    SLICE_X13Y50         FDRE                                         r  data_reg[102][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.833     1.991    clk_IBUF_BUFG
    SLICE_X13Y50         FDRE                                         r  data_reg[102][2]/C
                         clock pessimism             -0.245     1.746    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.092     1.838    data_reg[102][2]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 num_ans_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[100][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.184ns (35.777%)  route 0.330ns (64.223%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.569     1.482    clk_IBUF_BUFG
    SLICE_X13Y49         FDCE                                         r  num_ans_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.141     1.623 f  num_ans_reg[14]/Q
                         net (fo=6, routed)           0.330     1.954    num_ans_reg_n_0_[14]
    SLICE_X12Y50         LUT4 (Prop_lut4_I1_O)        0.043     1.997 r  data[100][3]_i_1/O
                         net (fo=1, routed)           0.000     1.997    data[100][3]_i_1_n_0
    SLICE_X12Y50         FDRE                                         r  data_reg[100][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.833     1.991    clk_IBUF_BUFG
    SLICE_X12Y50         FDRE                                         r  data_reg[100][3]/C
                         clock pessimism             -0.245     1.746    
    SLICE_X12Y50         FDRE (Hold_fdre_C_D)         0.131     1.877    data_reg[100][3]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 num_ans_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[100][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.184ns (35.777%)  route 0.330ns (64.223%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.569     1.482    clk_IBUF_BUFG
    SLICE_X13Y49         FDCE                                         r  num_ans_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.141     1.623 r  num_ans_reg[14]/Q
                         net (fo=6, routed)           0.330     1.954    num_ans_reg_n_0_[14]
    SLICE_X12Y50         LUT4 (Prop_lut4_I1_O)        0.043     1.997 r  data[100][6]_i_2/O
                         net (fo=1, routed)           0.000     1.997    data[100][6]_i_2_n_0
    SLICE_X12Y50         FDRE                                         r  data_reg[100][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.833     1.991    clk_IBUF_BUFG
    SLICE_X12Y50         FDRE                                         r  data_reg[100][6]/C
                         clock pessimism             -0.245     1.746    
    SLICE_X12Y50         FDRE (Hold_fdre_C_D)         0.131     1.877    data_reg[100][6]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 num_ans_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[100][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.186ns (36.026%)  route 0.330ns (63.974%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.569     1.482    clk_IBUF_BUFG
    SLICE_X13Y49         FDCE                                         r  num_ans_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.141     1.623 f  num_ans_reg[14]/Q
                         net (fo=6, routed)           0.330     1.954    num_ans_reg_n_0_[14]
    SLICE_X12Y50         LUT4 (Prop_lut4_I2_O)        0.045     1.999 r  data[100][4]_i_1/O
                         net (fo=1, routed)           0.000     1.999    data[100][4]_i_1_n_0
    SLICE_X12Y50         FDRE                                         r  data_reg[100][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.833     1.991    clk_IBUF_BUFG
    SLICE_X12Y50         FDRE                                         r  data_reg[100][4]/C
                         clock pessimism             -0.245     1.746    
    SLICE_X12Y50         FDRE (Hold_fdre_C_D)         0.121     1.867    data_reg[100][4]
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 num_ans_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[100][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.186ns (36.026%)  route 0.330ns (63.974%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.569     1.482    clk_IBUF_BUFG
    SLICE_X13Y49         FDCE                                         r  num_ans_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.141     1.623 r  num_ans_reg[14]/Q
                         net (fo=6, routed)           0.330     1.954    num_ans_reg_n_0_[14]
    SLICE_X12Y50         LUT5 (Prop_lut5_I4_O)        0.045     1.999 r  data[100][2]_i_1/O
                         net (fo=1, routed)           0.000     1.999    data[100][2]_i_1_n_0
    SLICE_X12Y50         FDRE                                         r  data_reg[100][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.833     1.991    clk_IBUF_BUFG
    SLICE_X12Y50         FDRE                                         r  data_reg[100][2]/C
                         clock pessimism             -0.245     1.746    
    SLICE_X12Y50         FDRE (Hold_fdre_C_D)         0.120     1.866    data_reg[100][2]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 uart/tx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.598     1.511    uart/clk_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  uart/tx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  uart/tx_data_reg[2]/Q
                         net (fo=1, routed)           0.087     1.739    uart/tx_data_reg_n_0_[2]
    SLICE_X2Y49          LUT4 (Prop_lut4_I0_O)        0.045     1.784 r  uart/tx_data[1]_i_1/O
                         net (fo=1, routed)           0.000     1.784    uart/tx_data[1]_i_1_n_0
    SLICE_X2Y49          FDRE                                         r  uart/tx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.869     2.027    uart/clk_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  uart/tx_data_reg[1]/C
                         clock pessimism             -0.503     1.524    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.120     1.644    uart/tx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 num_ans_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[100][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.189ns (65.571%)  route 0.099ns (34.429%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.563     1.476    clk_IBUF_BUFG
    SLICE_X15Y51         FDCE                                         r  num_ans_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  num_ans_reg[13]/Q
                         net (fo=6, routed)           0.099     1.717    num_ans_reg_n_0_[13]
    SLICE_X14Y51         LUT4 (Prop_lut4_I2_O)        0.048     1.765 r  data[100][1]_i_1/O
                         net (fo=1, routed)           0.000     1.765    data[100][1]_i_1_n_0
    SLICE_X14Y51         FDRE                                         r  data_reg[100][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.833     1.991    clk_IBUF_BUFG
    SLICE_X14Y51         FDRE                                         r  data_reg[100][1]/C
                         clock pessimism             -0.501     1.489    
    SLICE_X14Y51         FDRE (Hold_fdre_C_D)         0.131     1.620    data_reg[100][1]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 num_ans_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[100][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.563     1.476    clk_IBUF_BUFG
    SLICE_X15Y51         FDCE                                         r  num_ans_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  num_ans_reg[13]/Q
                         net (fo=6, routed)           0.099     1.717    num_ans_reg_n_0_[13]
    SLICE_X14Y51         LUT4 (Prop_lut4_I2_O)        0.045     1.762 r  data[100][0]_i_1/O
                         net (fo=1, routed)           0.000     1.762    data[100][0]_i_1_n_0
    SLICE_X14Y51         FDRE                                         r  data_reg[100][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.833     1.991    clk_IBUF_BUFG
    SLICE_X14Y51         FDRE                                         r  data_reg[100][0]/C
                         clock pessimism             -0.501     1.489    
    SLICE_X14Y51         FDRE (Hold_fdre_C_D)         0.120     1.609    data_reg[100][0]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y51     FSM_sequential_Q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y51     FSM_sequential_Q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y51     P_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y51     P_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y51     P_reg[2]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X8Y52     counter_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X8Y52     counter_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X8Y52     counter_reg[2]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X8Y52     counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y51     FSM_sequential_Q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y51     FSM_sequential_Q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y51     FSM_sequential_Q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y51     FSM_sequential_Q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y51     P_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y51     P_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y51     P_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y51     P_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y51     P_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y51     P_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y51     FSM_sequential_Q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y51     FSM_sequential_Q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y51     FSM_sequential_Q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y51     FSM_sequential_Q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y51     P_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y51     P_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y51     P_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y51     P_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y51     P_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y51     P_reg[2]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.612ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.777ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.612ns  (required time - arrival time)
  Source:                 P_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.840ns  (logic 0.718ns (18.696%)  route 3.122ns (81.304%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 14.807 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.622     5.173    clk_IBUF_BUFG
    SLICE_X5Y51          FDRE                                         r  P_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.419     5.592 r  P_reg[0]/Q
                         net (fo=21, routed)          1.423     7.015    P[0]
    SLICE_X9Y51          LUT3 (Prop_lut3_I2_O)        0.299     7.314 f  counter[7]_i_3/O
                         net (fo=39, routed)          1.700     9.014    counter[7]_i_3_n_0
    SLICE_X11Y59         FDCE                                         f  r_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.436    14.807    clk_IBUF_BUFG
    SLICE_X11Y59         FDCE                                         r  r_reg[12]/C
                         clock pessimism              0.259    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X11Y59         FDCE (Recov_fdce_C_CLR)     -0.405    14.626    r_reg[12]
  -------------------------------------------------------------------
                         required time                         14.626    
                         arrival time                          -9.014    
  -------------------------------------------------------------------
                         slack                                  5.612    

Slack (MET) :             5.612ns  (required time - arrival time)
  Source:                 P_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.840ns  (logic 0.718ns (18.696%)  route 3.122ns (81.304%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 14.807 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.622     5.173    clk_IBUF_BUFG
    SLICE_X5Y51          FDRE                                         r  P_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.419     5.592 r  P_reg[0]/Q
                         net (fo=21, routed)          1.423     7.015    P[0]
    SLICE_X9Y51          LUT3 (Prop_lut3_I2_O)        0.299     7.314 f  counter[7]_i_3/O
                         net (fo=39, routed)          1.700     9.014    counter[7]_i_3_n_0
    SLICE_X11Y59         FDCE                                         f  r_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.436    14.807    clk_IBUF_BUFG
    SLICE_X11Y59         FDCE                                         r  r_reg[13]/C
                         clock pessimism              0.259    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X11Y59         FDCE (Recov_fdce_C_CLR)     -0.405    14.626    r_reg[13]
  -------------------------------------------------------------------
                         required time                         14.626    
                         arrival time                          -9.014    
  -------------------------------------------------------------------
                         slack                                  5.612    

Slack (MET) :             5.612ns  (required time - arrival time)
  Source:                 P_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.840ns  (logic 0.718ns (18.696%)  route 3.122ns (81.304%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 14.807 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.622     5.173    clk_IBUF_BUFG
    SLICE_X5Y51          FDRE                                         r  P_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.419     5.592 r  P_reg[0]/Q
                         net (fo=21, routed)          1.423     7.015    P[0]
    SLICE_X9Y51          LUT3 (Prop_lut3_I2_O)        0.299     7.314 f  counter[7]_i_3/O
                         net (fo=39, routed)          1.700     9.014    counter[7]_i_3_n_0
    SLICE_X11Y59         FDCE                                         f  r_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.436    14.807    clk_IBUF_BUFG
    SLICE_X11Y59         FDCE                                         r  r_reg[14]/C
                         clock pessimism              0.259    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X11Y59         FDCE (Recov_fdce_C_CLR)     -0.405    14.626    r_reg[14]
  -------------------------------------------------------------------
                         required time                         14.626    
                         arrival time                          -9.014    
  -------------------------------------------------------------------
                         slack                                  5.612    

Slack (MET) :             5.777ns  (required time - arrival time)
  Source:                 P_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 0.718ns (19.532%)  route 2.958ns (80.468%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 14.807 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.622     5.173    clk_IBUF_BUFG
    SLICE_X5Y51          FDRE                                         r  P_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.419     5.592 r  P_reg[0]/Q
                         net (fo=21, routed)          1.423     7.015    P[0]
    SLICE_X9Y51          LUT3 (Prop_lut3_I2_O)        0.299     7.314 f  counter[7]_i_3/O
                         net (fo=39, routed)          1.535     8.850    counter[7]_i_3_n_0
    SLICE_X9Y58          FDCE                                         f  r_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.436    14.807    clk_IBUF_BUFG
    SLICE_X9Y58          FDCE                                         r  r_reg[10]/C
                         clock pessimism              0.259    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X9Y58          FDCE (Recov_fdce_C_CLR)     -0.405    14.626    r_reg[10]
  -------------------------------------------------------------------
                         required time                         14.626    
                         arrival time                          -8.850    
  -------------------------------------------------------------------
                         slack                                  5.777    

Slack (MET) :             5.777ns  (required time - arrival time)
  Source:                 P_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 0.718ns (19.532%)  route 2.958ns (80.468%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 14.807 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.622     5.173    clk_IBUF_BUFG
    SLICE_X5Y51          FDRE                                         r  P_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.419     5.592 r  P_reg[0]/Q
                         net (fo=21, routed)          1.423     7.015    P[0]
    SLICE_X9Y51          LUT3 (Prop_lut3_I2_O)        0.299     7.314 f  counter[7]_i_3/O
                         net (fo=39, routed)          1.535     8.850    counter[7]_i_3_n_0
    SLICE_X9Y58          FDCE                                         f  r_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.436    14.807    clk_IBUF_BUFG
    SLICE_X9Y58          FDCE                                         r  r_reg[11]/C
                         clock pessimism              0.259    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X9Y58          FDCE (Recov_fdce_C_CLR)     -0.405    14.626    r_reg[11]
  -------------------------------------------------------------------
                         required time                         14.626    
                         arrival time                          -8.850    
  -------------------------------------------------------------------
                         slack                                  5.777    

Slack (MET) :             5.777ns  (required time - arrival time)
  Source:                 P_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 0.718ns (19.532%)  route 2.958ns (80.468%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 14.807 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.622     5.173    clk_IBUF_BUFG
    SLICE_X5Y51          FDRE                                         r  P_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.419     5.592 r  P_reg[0]/Q
                         net (fo=21, routed)          1.423     7.015    P[0]
    SLICE_X9Y51          LUT3 (Prop_lut3_I2_O)        0.299     7.314 f  counter[7]_i_3/O
                         net (fo=39, routed)          1.535     8.850    counter[7]_i_3_n_0
    SLICE_X9Y58          FDCE                                         f  r_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.436    14.807    clk_IBUF_BUFG
    SLICE_X9Y58          FDCE                                         r  r_reg[8]/C
                         clock pessimism              0.259    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X9Y58          FDCE (Recov_fdce_C_CLR)     -0.405    14.626    r_reg[8]
  -------------------------------------------------------------------
                         required time                         14.626    
                         arrival time                          -8.850    
  -------------------------------------------------------------------
                         slack                                  5.777    

Slack (MET) :             5.777ns  (required time - arrival time)
  Source:                 P_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 0.718ns (19.532%)  route 2.958ns (80.468%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 14.807 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.622     5.173    clk_IBUF_BUFG
    SLICE_X5Y51          FDRE                                         r  P_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.419     5.592 r  P_reg[0]/Q
                         net (fo=21, routed)          1.423     7.015    P[0]
    SLICE_X9Y51          LUT3 (Prop_lut3_I2_O)        0.299     7.314 f  counter[7]_i_3/O
                         net (fo=39, routed)          1.535     8.850    counter[7]_i_3_n_0
    SLICE_X9Y58          FDCE                                         f  r_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.436    14.807    clk_IBUF_BUFG
    SLICE_X9Y58          FDCE                                         r  r_reg[9]/C
                         clock pessimism              0.259    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X9Y58          FDCE (Recov_fdce_C_CLR)     -0.405    14.626    r_reg[9]
  -------------------------------------------------------------------
                         required time                         14.626    
                         arrival time                          -8.850    
  -------------------------------------------------------------------
                         slack                                  5.777    

Slack (MET) :             6.100ns  (required time - arrival time)
  Source:                 P_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_ans_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.440ns  (logic 0.718ns (20.875%)  route 2.722ns (79.125%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.622     5.173    clk_IBUF_BUFG
    SLICE_X5Y51          FDRE                                         r  P_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.419     5.592 r  P_reg[0]/Q
                         net (fo=21, routed)          1.423     7.015    P[0]
    SLICE_X9Y51          LUT3 (Prop_lut3_I2_O)        0.299     7.314 f  counter[7]_i_3/O
                         net (fo=39, routed)          1.299     8.613    counter[7]_i_3_n_0
    SLICE_X12Y54         FDCE                                         f  num_ans_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.437    14.808    clk_IBUF_BUFG
    SLICE_X12Y54         FDCE                                         r  num_ans_reg[10]/C
                         clock pessimism              0.259    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X12Y54         FDCE (Recov_fdce_C_CLR)     -0.319    14.713    num_ans_reg[10]
  -------------------------------------------------------------------
                         required time                         14.713    
                         arrival time                          -8.613    
  -------------------------------------------------------------------
                         slack                                  6.100    

Slack (MET) :             6.216ns  (required time - arrival time)
  Source:                 P_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 0.718ns (22.172%)  route 2.520ns (77.828%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.622     5.173    clk_IBUF_BUFG
    SLICE_X5Y51          FDRE                                         r  P_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.419     5.592 r  P_reg[0]/Q
                         net (fo=21, routed)          1.423     7.015    P[0]
    SLICE_X9Y51          LUT3 (Prop_lut3_I2_O)        0.299     7.314 f  counter[7]_i_3/O
                         net (fo=39, routed)          1.098     8.412    counter[7]_i_3_n_0
    SLICE_X11Y56         FDCE                                         f  r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.438    14.809    clk_IBUF_BUFG
    SLICE_X11Y56         FDCE                                         r  r_reg[4]/C
                         clock pessimism              0.259    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X11Y56         FDCE (Recov_fdce_C_CLR)     -0.405    14.628    r_reg[4]
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                          -8.412    
  -------------------------------------------------------------------
                         slack                                  6.216    

Slack (MET) :             6.216ns  (required time - arrival time)
  Source:                 P_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 0.718ns (22.172%)  route 2.520ns (77.828%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.622     5.173    clk_IBUF_BUFG
    SLICE_X5Y51          FDRE                                         r  P_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.419     5.592 r  P_reg[0]/Q
                         net (fo=21, routed)          1.423     7.015    P[0]
    SLICE_X9Y51          LUT3 (Prop_lut3_I2_O)        0.299     7.314 f  counter[7]_i_3/O
                         net (fo=39, routed)          1.098     8.412    counter[7]_i_3_n_0
    SLICE_X11Y56         FDCE                                         f  r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.438    14.809    clk_IBUF_BUFG
    SLICE_X11Y56         FDCE                                         r  r_reg[5]/C
                         clock pessimism              0.259    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X11Y56         FDCE (Recov_fdce_C_CLR)     -0.405    14.628    r_reg[5]
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                          -8.412    
  -------------------------------------------------------------------
                         slack                                  6.216    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.777ns  (arrival time - required time)
  Source:                 P_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_ans_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.186ns (19.393%)  route 0.773ns (80.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.590     1.503    clk_IBUF_BUFG
    SLICE_X5Y51          FDRE                                         r  P_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  P_reg[2]/Q
                         net (fo=22, routed)          0.395     2.040    P[2]
    SLICE_X9Y51          LUT3 (Prop_lut3_I1_O)        0.045     2.085 f  counter[7]_i_3/O
                         net (fo=39, routed)          0.378     2.463    counter[7]_i_3_n_0
    SLICE_X12Y49         FDCE                                         f  num_ans_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.839     1.997    clk_IBUF_BUFG
    SLICE_X12Y49         FDCE                                         r  num_ans_reg[4]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X12Y49         FDCE (Remov_fdce_C_CLR)     -0.067     1.685    num_ans_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           2.463    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             0.802ns  (arrival time - required time)
  Source:                 P_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_ans_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.186ns (19.393%)  route 0.773ns (80.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.590     1.503    clk_IBUF_BUFG
    SLICE_X5Y51          FDRE                                         r  P_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  P_reg[2]/Q
                         net (fo=22, routed)          0.395     2.040    P[2]
    SLICE_X9Y51          LUT3 (Prop_lut3_I1_O)        0.045     2.085 f  counter[7]_i_3/O
                         net (fo=39, routed)          0.378     2.463    counter[7]_i_3_n_0
    SLICE_X13Y49         FDCE                                         f  num_ans_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.839     1.997    clk_IBUF_BUFG
    SLICE_X13Y49         FDCE                                         r  num_ans_reg[14]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X13Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.660    num_ans_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           2.463    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.830ns  (arrival time - required time)
  Source:                 P_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_ans_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.012ns  (logic 0.186ns (18.381%)  route 0.826ns (81.619%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.590     1.503    clk_IBUF_BUFG
    SLICE_X5Y51          FDRE                                         r  P_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  P_reg[2]/Q
                         net (fo=22, routed)          0.395     2.040    P[2]
    SLICE_X9Y51          LUT3 (Prop_lut3_I1_O)        0.045     2.085 f  counter[7]_i_3/O
                         net (fo=39, routed)          0.431     2.515    counter[7]_i_3_n_0
    SLICE_X14Y49         FDCE                                         f  num_ans_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.839     1.997    clk_IBUF_BUFG
    SLICE_X14Y49         FDCE                                         r  num_ans_reg[5]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X14Y49         FDCE (Remov_fdce_C_CLR)     -0.067     1.685    num_ans_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           2.515    
  -------------------------------------------------------------------
                         slack                                  0.830    

Slack (MET) :             0.909ns  (arrival time - required time)
  Source:                 P_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.186ns (21.965%)  route 0.661ns (78.035%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.590     1.503    clk_IBUF_BUFG
    SLICE_X5Y51          FDRE                                         r  P_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  P_reg[2]/Q
                         net (fo=22, routed)          0.395     2.040    P[2]
    SLICE_X9Y51          LUT3 (Prop_lut3_I1_O)        0.045     2.085 f  counter[7]_i_3/O
                         net (fo=39, routed)          0.265     2.350    counter[7]_i_3_n_0
    SLICE_X8Y52          FDPE                                         f  counter_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.833     1.991    clk_IBUF_BUFG
    SLICE_X8Y52          FDPE                                         r  counter_reg[0]/C
                         clock pessimism             -0.478     1.512    
    SLICE_X8Y52          FDPE (Remov_fdpe_C_PRE)     -0.071     1.441    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           2.350    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.909ns  (arrival time - required time)
  Source:                 P_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.186ns (21.965%)  route 0.661ns (78.035%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.590     1.503    clk_IBUF_BUFG
    SLICE_X5Y51          FDRE                                         r  P_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  P_reg[2]/Q
                         net (fo=22, routed)          0.395     2.040    P[2]
    SLICE_X9Y51          LUT3 (Prop_lut3_I1_O)        0.045     2.085 f  counter[7]_i_3/O
                         net (fo=39, routed)          0.265     2.350    counter[7]_i_3_n_0
    SLICE_X8Y52          FDPE                                         f  counter_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.833     1.991    clk_IBUF_BUFG
    SLICE_X8Y52          FDPE                                         r  counter_reg[1]/C
                         clock pessimism             -0.478     1.512    
    SLICE_X8Y52          FDPE (Remov_fdpe_C_PRE)     -0.071     1.441    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           2.350    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.909ns  (arrival time - required time)
  Source:                 P_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[2]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.186ns (21.965%)  route 0.661ns (78.035%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.590     1.503    clk_IBUF_BUFG
    SLICE_X5Y51          FDRE                                         r  P_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  P_reg[2]/Q
                         net (fo=22, routed)          0.395     2.040    P[2]
    SLICE_X9Y51          LUT3 (Prop_lut3_I1_O)        0.045     2.085 f  counter[7]_i_3/O
                         net (fo=39, routed)          0.265     2.350    counter[7]_i_3_n_0
    SLICE_X8Y52          FDPE                                         f  counter_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.833     1.991    clk_IBUF_BUFG
    SLICE_X8Y52          FDPE                                         r  counter_reg[2]/C
                         clock pessimism             -0.478     1.512    
    SLICE_X8Y52          FDPE (Remov_fdpe_C_PRE)     -0.071     1.441    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           2.350    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.909ns  (arrival time - required time)
  Source:                 P_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[3]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.186ns (21.965%)  route 0.661ns (78.035%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.590     1.503    clk_IBUF_BUFG
    SLICE_X5Y51          FDRE                                         r  P_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  P_reg[2]/Q
                         net (fo=22, routed)          0.395     2.040    P[2]
    SLICE_X9Y51          LUT3 (Prop_lut3_I1_O)        0.045     2.085 f  counter[7]_i_3/O
                         net (fo=39, routed)          0.265     2.350    counter[7]_i_3_n_0
    SLICE_X8Y52          FDPE                                         f  counter_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.833     1.991    clk_IBUF_BUFG
    SLICE_X8Y52          FDPE                                         r  counter_reg[3]/C
                         clock pessimism             -0.478     1.512    
    SLICE_X8Y52          FDPE (Remov_fdpe_C_PRE)     -0.071     1.441    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           2.350    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.917ns  (arrival time - required time)
  Source:                 P_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.186ns (21.665%)  route 0.673ns (78.335%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.590     1.503    clk_IBUF_BUFG
    SLICE_X5Y51          FDRE                                         r  P_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  P_reg[2]/Q
                         net (fo=22, routed)          0.395     2.040    P[2]
    SLICE_X9Y51          LUT3 (Prop_lut3_I1_O)        0.045     2.085 f  counter[7]_i_3/O
                         net (fo=39, routed)          0.277     2.362    counter[7]_i_3_n_0
    SLICE_X10Y52         FDCE                                         f  counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.833     1.991    clk_IBUF_BUFG
    SLICE_X10Y52         FDCE                                         r  counter_reg[4]/C
                         clock pessimism             -0.478     1.512    
    SLICE_X10Y52         FDCE (Remov_fdce_C_CLR)     -0.067     1.445    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           2.362    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.917ns  (arrival time - required time)
  Source:                 P_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.186ns (21.665%)  route 0.673ns (78.335%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.590     1.503    clk_IBUF_BUFG
    SLICE_X5Y51          FDRE                                         r  P_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  P_reg[2]/Q
                         net (fo=22, routed)          0.395     2.040    P[2]
    SLICE_X9Y51          LUT3 (Prop_lut3_I1_O)        0.045     2.085 f  counter[7]_i_3/O
                         net (fo=39, routed)          0.277     2.362    counter[7]_i_3_n_0
    SLICE_X10Y52         FDCE                                         f  counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.833     1.991    clk_IBUF_BUFG
    SLICE_X10Y52         FDCE                                         r  counter_reg[5]/C
                         clock pessimism             -0.478     1.512    
    SLICE_X10Y52         FDCE (Remov_fdce_C_CLR)     -0.067     1.445    counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           2.362    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.917ns  (arrival time - required time)
  Source:                 P_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.186ns (21.665%)  route 0.673ns (78.335%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.590     1.503    clk_IBUF_BUFG
    SLICE_X5Y51          FDRE                                         r  P_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  P_reg[2]/Q
                         net (fo=22, routed)          0.395     2.040    P[2]
    SLICE_X9Y51          LUT3 (Prop_lut3_I1_O)        0.045     2.085 f  counter[7]_i_3/O
                         net (fo=39, routed)          0.277     2.362    counter[7]_i_3_n_0
    SLICE_X10Y52         FDCE                                         f  counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.833     1.991    clk_IBUF_BUFG
    SLICE_X10Y52         FDCE                                         r  counter_reg[6]/C
                         clock pessimism             -0.478     1.512    
    SLICE_X10Y52         FDCE (Remov_fdce_C_CLR)     -0.067     1.445    counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           2.362    
  -------------------------------------------------------------------
                         slack                                  0.917    





