# This file automatically generated by v++.
# kernel,type,kernel_directory
maxPool,c,/home/zhoujw/FPGA/PipeCNN/project_xilinx/build.hw/link/int/xo/maxPool/maxPool
coreConv,c,/home/zhoujw/FPGA/PipeCNN/project_xilinx/build.hw/link/int/xo/coreConv/coreConv
memRead,c,/home/zhoujw/FPGA/PipeCNN/project_xilinx/build.hw/link/int/xo/memRead/memRead
memWrite,c,/home/zhoujw/FPGA/PipeCNN/project_xilinx/build.hw/link/int/xo/memWrite/memWrite
