library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity RCA_3 is
    Port ( A : in STD_LOGIC_VECTOR (2 downto 0);
           B : in STD_LOGIC_VECTOR (2 downto 0);
           C_in : in STD_LOGIC;
           S : out STD_LOGIC_VECTOR (2 downto 0);
           C_out : out STD_LOGIC);
end RCA_3;

architecture Structural of RCA_3 is
    component FA
        port ( A, B, C_in : in STD_LOGIC;
               S, C_out : out STD_LOGIC);
    end component;

    -- Internal carry signals
    signal FA0_C, FA1_C : STD_LOGIC;

begin
    FA_0: FA port map (
        A => A(0),
        B => B(0),
        C_in => C_in,
        S => S(0),
        C_out => FA0_C
    );

    FA_1: FA port map (
        A => A(1),
        B => B(1),
        C_in => FA0_C,
        S => S(1),
        C_out => FA1_C
    );

    FA_2: FA port map (
        A => A(2),
        B => B(2),
        C_in => FA1_C,
        S => S(2),
        C_out => C_out
    );
end Structural;