-- ==============================================================
-- Generated by Vitis HLS v2025.1.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top_kernel_top_kernel_Pipeline_VITIS_LOOP_110_2_VITIS_LOOP_111_3 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_A_0_AWVALID : OUT STD_LOGIC;
    m_axi_A_0_AWREADY : IN STD_LOGIC;
    m_axi_A_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_A_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_A_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_A_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_A_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_A_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_A_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_A_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_A_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_A_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_A_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_A_0_WVALID : OUT STD_LOGIC;
    m_axi_A_0_WREADY : IN STD_LOGIC;
    m_axi_A_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_A_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_A_0_WLAST : OUT STD_LOGIC;
    m_axi_A_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_A_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_A_0_ARVALID : OUT STD_LOGIC;
    m_axi_A_0_ARREADY : IN STD_LOGIC;
    m_axi_A_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_A_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_A_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_A_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_A_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_A_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_A_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_A_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_A_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_A_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_A_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_A_0_RVALID : IN STD_LOGIC;
    m_axi_A_0_RREADY : OUT STD_LOGIC;
    m_axi_A_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_A_0_RLAST : IN STD_LOGIC;
    m_axi_A_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_A_0_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_A_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_A_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_A_0_BVALID : IN STD_LOGIC;
    m_axi_A_0_BREADY : OUT STD_LOGIC;
    m_axi_A_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_A_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_A_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    sext_ln110 : IN STD_LOGIC_VECTOR (61 downto 0);
    A_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    A_1_ce0 : OUT STD_LOGIC;
    A_1_we0 : OUT STD_LOGIC;
    A_1_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    A_2_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    A_2_ce0 : OUT STD_LOGIC;
    A_2_we0 : OUT STD_LOGIC;
    A_2_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    A_3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    A_3_ce0 : OUT STD_LOGIC;
    A_3_we0 : OUT STD_LOGIC;
    A_3_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    A_4_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    A_4_ce0 : OUT STD_LOGIC;
    A_4_we0 : OUT STD_LOGIC;
    A_4_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    A_5_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    A_5_ce0 : OUT STD_LOGIC;
    A_5_we0 : OUT STD_LOGIC;
    A_5_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    A_6_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    A_6_ce0 : OUT STD_LOGIC;
    A_6_we0 : OUT STD_LOGIC;
    A_6_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    A_7_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    A_7_ce0 : OUT STD_LOGIC;
    A_7_we0 : OUT STD_LOGIC;
    A_7_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    A_8_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    A_8_ce0 : OUT STD_LOGIC;
    A_8_we0 : OUT STD_LOGIC;
    A_8_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    A_9_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    A_9_ce0 : OUT STD_LOGIC;
    A_9_we0 : OUT STD_LOGIC;
    A_9_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    A_10_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    A_10_ce0 : OUT STD_LOGIC;
    A_10_we0 : OUT STD_LOGIC;
    A_10_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    A_11_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    A_11_ce0 : OUT STD_LOGIC;
    A_11_we0 : OUT STD_LOGIC;
    A_11_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    A_12_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    A_12_ce0 : OUT STD_LOGIC;
    A_12_we0 : OUT STD_LOGIC;
    A_12_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    A_13_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    A_13_ce0 : OUT STD_LOGIC;
    A_13_we0 : OUT STD_LOGIC;
    A_13_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    A_14_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    A_14_ce0 : OUT STD_LOGIC;
    A_14_we0 : OUT STD_LOGIC;
    A_14_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    A_15_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    A_15_ce0 : OUT STD_LOGIC;
    A_15_we0 : OUT STD_LOGIC;
    A_15_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    A_16_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    A_16_ce0 : OUT STD_LOGIC;
    A_16_we0 : OUT STD_LOGIC;
    A_16_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    A_17_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    A_17_ce0 : OUT STD_LOGIC;
    A_17_we0 : OUT STD_LOGIC;
    A_17_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    A_18_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    A_18_ce0 : OUT STD_LOGIC;
    A_18_we0 : OUT STD_LOGIC;
    A_18_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    A_19_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    A_19_ce0 : OUT STD_LOGIC;
    A_19_we0 : OUT STD_LOGIC;
    A_19_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    A_20_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    A_20_ce0 : OUT STD_LOGIC;
    A_20_we0 : OUT STD_LOGIC;
    A_20_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    A_21_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    A_21_ce0 : OUT STD_LOGIC;
    A_21_we0 : OUT STD_LOGIC;
    A_21_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    A_22_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    A_22_ce0 : OUT STD_LOGIC;
    A_22_we0 : OUT STD_LOGIC;
    A_22_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    A_23_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    A_23_ce0 : OUT STD_LOGIC;
    A_23_we0 : OUT STD_LOGIC;
    A_23_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    A_24_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    A_24_ce0 : OUT STD_LOGIC;
    A_24_we0 : OUT STD_LOGIC;
    A_24_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    A_25_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    A_25_ce0 : OUT STD_LOGIC;
    A_25_we0 : OUT STD_LOGIC;
    A_25_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    A_26_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    A_26_ce0 : OUT STD_LOGIC;
    A_26_we0 : OUT STD_LOGIC;
    A_26_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    A_27_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    A_27_ce0 : OUT STD_LOGIC;
    A_27_we0 : OUT STD_LOGIC;
    A_27_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    A_28_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    A_28_ce0 : OUT STD_LOGIC;
    A_28_we0 : OUT STD_LOGIC;
    A_28_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    A_29_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    A_29_ce0 : OUT STD_LOGIC;
    A_29_we0 : OUT STD_LOGIC;
    A_29_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    A_30_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    A_30_ce0 : OUT STD_LOGIC;
    A_30_we0 : OUT STD_LOGIC;
    A_30_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    A_31_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    A_31_ce0 : OUT STD_LOGIC;
    A_31_we0 : OUT STD_LOGIC;
    A_31_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    A_32_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    A_32_ce0 : OUT STD_LOGIC;
    A_32_we0 : OUT STD_LOGIC;
    A_32_d0 : OUT STD_LOGIC_VECTOR (23 downto 0) );
end;


architecture behav of top_kernel_top_kernel_Pipeline_VITIS_LOOP_110_2_VITIS_LOOP_111_3 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv15_4000 : STD_LOGIC_VECTOR (14 downto 0) := "100000000000000";
    constant ap_const_lv15_1 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln110_fu_656_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal A_blk_n_R : STD_LOGIC;
    signal ap_block_pp0_stage0_grp1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal trunc_ln110_fu_713_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln110_reg_834 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp0 : BOOLEAN;
    signal trunc_ln111_fu_717_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln111_reg_838 : STD_LOGIC_VECTOR (3 downto 0);
    signal lshr_ln1_reg_842 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_115_reg_847 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln113_fu_742_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln113_reg_852 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln113_fu_768_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_grp0 : BOOLEAN;
    signal j_1_fu_162 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal add_ln111_fu_746_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal i_fu_166 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal select_ln110_1_fu_705_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal indvar_flatten_fu_170 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    signal add_ln110_1_fu_662_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_sig_allocacmp_indvar_flatten_load : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal A_15_we0_local : STD_LOGIC;
    signal A_15_ce0_local : STD_LOGIC;
    signal A_14_we0_local : STD_LOGIC;
    signal A_14_ce0_local : STD_LOGIC;
    signal A_13_we0_local : STD_LOGIC;
    signal A_13_ce0_local : STD_LOGIC;
    signal A_12_we0_local : STD_LOGIC;
    signal A_12_ce0_local : STD_LOGIC;
    signal A_11_we0_local : STD_LOGIC;
    signal A_11_ce0_local : STD_LOGIC;
    signal A_10_we0_local : STD_LOGIC;
    signal A_10_ce0_local : STD_LOGIC;
    signal A_9_we0_local : STD_LOGIC;
    signal A_9_ce0_local : STD_LOGIC;
    signal A_8_we0_local : STD_LOGIC;
    signal A_8_ce0_local : STD_LOGIC;
    signal A_7_we0_local : STD_LOGIC;
    signal A_7_ce0_local : STD_LOGIC;
    signal A_6_we0_local : STD_LOGIC;
    signal A_6_ce0_local : STD_LOGIC;
    signal A_5_we0_local : STD_LOGIC;
    signal A_5_ce0_local : STD_LOGIC;
    signal A_4_we0_local : STD_LOGIC;
    signal A_4_ce0_local : STD_LOGIC;
    signal A_3_we0_local : STD_LOGIC;
    signal A_3_ce0_local : STD_LOGIC;
    signal A_2_we0_local : STD_LOGIC;
    signal A_2_ce0_local : STD_LOGIC;
    signal A_1_we0_local : STD_LOGIC;
    signal A_1_ce0_local : STD_LOGIC;
    signal A_16_we0_local : STD_LOGIC;
    signal A_16_ce0_local : STD_LOGIC;
    signal A_31_we0_local : STD_LOGIC;
    signal A_31_ce0_local : STD_LOGIC;
    signal A_30_we0_local : STD_LOGIC;
    signal A_30_ce0_local : STD_LOGIC;
    signal A_29_we0_local : STD_LOGIC;
    signal A_29_ce0_local : STD_LOGIC;
    signal A_28_we0_local : STD_LOGIC;
    signal A_28_ce0_local : STD_LOGIC;
    signal A_27_we0_local : STD_LOGIC;
    signal A_27_ce0_local : STD_LOGIC;
    signal A_26_we0_local : STD_LOGIC;
    signal A_26_ce0_local : STD_LOGIC;
    signal A_25_we0_local : STD_LOGIC;
    signal A_25_ce0_local : STD_LOGIC;
    signal A_24_we0_local : STD_LOGIC;
    signal A_24_ce0_local : STD_LOGIC;
    signal A_23_we0_local : STD_LOGIC;
    signal A_23_ce0_local : STD_LOGIC;
    signal A_22_we0_local : STD_LOGIC;
    signal A_22_ce0_local : STD_LOGIC;
    signal A_21_we0_local : STD_LOGIC;
    signal A_21_ce0_local : STD_LOGIC;
    signal A_20_we0_local : STD_LOGIC;
    signal A_20_ce0_local : STD_LOGIC;
    signal A_19_we0_local : STD_LOGIC;
    signal A_19_ce0_local : STD_LOGIC;
    signal A_18_we0_local : STD_LOGIC;
    signal A_18_ce0_local : STD_LOGIC;
    signal A_17_we0_local : STD_LOGIC;
    signal A_17_ce0_local : STD_LOGIC;
    signal A_32_we0_local : STD_LOGIC;
    signal A_32_ce0_local : STD_LOGIC;
    signal icmp_ln111_fu_691_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln110_fu_685_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln110_fu_697_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_116_fu_762_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_condition_358 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component top_kernel_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component top_kernel_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_block_pp0_stage0_subdone_grp0_done_reg <= ap_const_boolean_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0)) then 
                    ap_block_pp0_stage0_subdone_grp0_done_reg <= ap_const_boolean_1;
                end if; 
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    i_fu_166_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_358)) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_166 <= ap_const_lv9_0;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    i_fu_166 <= select_ln110_1_fu_705_p3;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_170_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln110_fu_656_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    indvar_flatten_fu_170 <= add_ln110_1_fu_662_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten_fu_170 <= ap_const_lv15_0;
                end if;
            end if; 
        end if;
    end process;

    j_1_fu_162_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_358)) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    j_1_fu_162 <= ap_const_lv7_0;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    j_1_fu_162 <= add_ln111_fu_746_p2;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                lshr_ln1_reg_842 <= select_ln110_fu_697_p3(5 downto 4);
                tmp_115_reg_847 <= select_ln110_1_fu_705_p3(7 downto 1);
                trunc_ln110_reg_834 <= trunc_ln110_fu_713_p1;
                trunc_ln111_reg_838 <= trunc_ln111_fu_717_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                trunc_ln113_reg_852 <= trunc_ln113_fu_742_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    A_10_address0 <= zext_ln113_fu_768_p1(9 - 1 downto 0);
    A_10_ce0 <= A_10_ce0_local;

    A_10_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_10_ce0_local <= ap_const_logic_1;
        else 
            A_10_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_10_d0 <= trunc_ln113_reg_852;
    A_10_we0 <= A_10_we0_local;

    A_10_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln110_reg_834, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, trunc_ln111_reg_838)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (trunc_ln111_reg_838 = ap_const_lv4_9) and (trunc_ln110_reg_834 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_10_we0_local <= ap_const_logic_1;
        else 
            A_10_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_11_address0 <= zext_ln113_fu_768_p1(9 - 1 downto 0);
    A_11_ce0 <= A_11_ce0_local;

    A_11_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_11_ce0_local <= ap_const_logic_1;
        else 
            A_11_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_11_d0 <= trunc_ln113_reg_852;
    A_11_we0 <= A_11_we0_local;

    A_11_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln110_reg_834, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, trunc_ln111_reg_838)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (trunc_ln111_reg_838 = ap_const_lv4_A) and (trunc_ln110_reg_834 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_11_we0_local <= ap_const_logic_1;
        else 
            A_11_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_12_address0 <= zext_ln113_fu_768_p1(9 - 1 downto 0);
    A_12_ce0 <= A_12_ce0_local;

    A_12_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_12_ce0_local <= ap_const_logic_1;
        else 
            A_12_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_12_d0 <= trunc_ln113_reg_852;
    A_12_we0 <= A_12_we0_local;

    A_12_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln110_reg_834, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, trunc_ln111_reg_838)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (trunc_ln111_reg_838 = ap_const_lv4_B) and (trunc_ln110_reg_834 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_12_we0_local <= ap_const_logic_1;
        else 
            A_12_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_13_address0 <= zext_ln113_fu_768_p1(9 - 1 downto 0);
    A_13_ce0 <= A_13_ce0_local;

    A_13_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_13_ce0_local <= ap_const_logic_1;
        else 
            A_13_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_13_d0 <= trunc_ln113_reg_852;
    A_13_we0 <= A_13_we0_local;

    A_13_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln110_reg_834, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, trunc_ln111_reg_838)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (trunc_ln111_reg_838 = ap_const_lv4_C) and (trunc_ln110_reg_834 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_13_we0_local <= ap_const_logic_1;
        else 
            A_13_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_14_address0 <= zext_ln113_fu_768_p1(9 - 1 downto 0);
    A_14_ce0 <= A_14_ce0_local;

    A_14_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_14_ce0_local <= ap_const_logic_1;
        else 
            A_14_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_14_d0 <= trunc_ln113_reg_852;
    A_14_we0 <= A_14_we0_local;

    A_14_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln110_reg_834, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, trunc_ln111_reg_838)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (trunc_ln111_reg_838 = ap_const_lv4_D) and (trunc_ln110_reg_834 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_14_we0_local <= ap_const_logic_1;
        else 
            A_14_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_15_address0 <= zext_ln113_fu_768_p1(9 - 1 downto 0);
    A_15_ce0 <= A_15_ce0_local;

    A_15_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_15_ce0_local <= ap_const_logic_1;
        else 
            A_15_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_15_d0 <= trunc_ln113_reg_852;
    A_15_we0 <= A_15_we0_local;

    A_15_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln110_reg_834, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, trunc_ln111_reg_838)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (trunc_ln111_reg_838 = ap_const_lv4_E) and (trunc_ln110_reg_834 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_15_we0_local <= ap_const_logic_1;
        else 
            A_15_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_16_address0 <= zext_ln113_fu_768_p1(9 - 1 downto 0);
    A_16_ce0 <= A_16_ce0_local;

    A_16_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_16_ce0_local <= ap_const_logic_1;
        else 
            A_16_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_16_d0 <= trunc_ln113_reg_852;
    A_16_we0 <= A_16_we0_local;

    A_16_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln110_reg_834, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, trunc_ln111_reg_838)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (trunc_ln111_reg_838 = ap_const_lv4_F) and (trunc_ln110_reg_834 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_16_we0_local <= ap_const_logic_1;
        else 
            A_16_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_17_address0 <= zext_ln113_fu_768_p1(9 - 1 downto 0);
    A_17_ce0 <= A_17_ce0_local;

    A_17_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_17_ce0_local <= ap_const_logic_1;
        else 
            A_17_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_17_d0 <= trunc_ln113_reg_852;
    A_17_we0 <= A_17_we0_local;

    A_17_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln110_reg_834, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, trunc_ln111_reg_838)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (trunc_ln111_reg_838 = ap_const_lv4_0) and (trunc_ln110_reg_834 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_17_we0_local <= ap_const_logic_1;
        else 
            A_17_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_18_address0 <= zext_ln113_fu_768_p1(9 - 1 downto 0);
    A_18_ce0 <= A_18_ce0_local;

    A_18_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_18_ce0_local <= ap_const_logic_1;
        else 
            A_18_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_18_d0 <= trunc_ln113_reg_852;
    A_18_we0 <= A_18_we0_local;

    A_18_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln110_reg_834, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, trunc_ln111_reg_838)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (trunc_ln111_reg_838 = ap_const_lv4_1) and (trunc_ln110_reg_834 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_18_we0_local <= ap_const_logic_1;
        else 
            A_18_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_19_address0 <= zext_ln113_fu_768_p1(9 - 1 downto 0);
    A_19_ce0 <= A_19_ce0_local;

    A_19_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_19_ce0_local <= ap_const_logic_1;
        else 
            A_19_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_19_d0 <= trunc_ln113_reg_852;
    A_19_we0 <= A_19_we0_local;

    A_19_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln110_reg_834, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, trunc_ln111_reg_838)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (trunc_ln111_reg_838 = ap_const_lv4_2) and (trunc_ln110_reg_834 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_19_we0_local <= ap_const_logic_1;
        else 
            A_19_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_1_address0 <= zext_ln113_fu_768_p1(9 - 1 downto 0);
    A_1_ce0 <= A_1_ce0_local;

    A_1_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_1_ce0_local <= ap_const_logic_1;
        else 
            A_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_1_d0 <= trunc_ln113_reg_852;
    A_1_we0 <= A_1_we0_local;

    A_1_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln110_reg_834, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, trunc_ln111_reg_838)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (trunc_ln111_reg_838 = ap_const_lv4_0) and (trunc_ln110_reg_834 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_1_we0_local <= ap_const_logic_1;
        else 
            A_1_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_20_address0 <= zext_ln113_fu_768_p1(9 - 1 downto 0);
    A_20_ce0 <= A_20_ce0_local;

    A_20_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_20_ce0_local <= ap_const_logic_1;
        else 
            A_20_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_20_d0 <= trunc_ln113_reg_852;
    A_20_we0 <= A_20_we0_local;

    A_20_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln110_reg_834, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, trunc_ln111_reg_838)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (trunc_ln111_reg_838 = ap_const_lv4_3) and (trunc_ln110_reg_834 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_20_we0_local <= ap_const_logic_1;
        else 
            A_20_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_21_address0 <= zext_ln113_fu_768_p1(9 - 1 downto 0);
    A_21_ce0 <= A_21_ce0_local;

    A_21_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_21_ce0_local <= ap_const_logic_1;
        else 
            A_21_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_21_d0 <= trunc_ln113_reg_852;
    A_21_we0 <= A_21_we0_local;

    A_21_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln110_reg_834, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, trunc_ln111_reg_838)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (trunc_ln111_reg_838 = ap_const_lv4_4) and (trunc_ln110_reg_834 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_21_we0_local <= ap_const_logic_1;
        else 
            A_21_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_22_address0 <= zext_ln113_fu_768_p1(9 - 1 downto 0);
    A_22_ce0 <= A_22_ce0_local;

    A_22_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_22_ce0_local <= ap_const_logic_1;
        else 
            A_22_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_22_d0 <= trunc_ln113_reg_852;
    A_22_we0 <= A_22_we0_local;

    A_22_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln110_reg_834, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, trunc_ln111_reg_838)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (trunc_ln111_reg_838 = ap_const_lv4_5) and (trunc_ln110_reg_834 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_22_we0_local <= ap_const_logic_1;
        else 
            A_22_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_23_address0 <= zext_ln113_fu_768_p1(9 - 1 downto 0);
    A_23_ce0 <= A_23_ce0_local;

    A_23_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_23_ce0_local <= ap_const_logic_1;
        else 
            A_23_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_23_d0 <= trunc_ln113_reg_852;
    A_23_we0 <= A_23_we0_local;

    A_23_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln110_reg_834, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, trunc_ln111_reg_838)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (trunc_ln111_reg_838 = ap_const_lv4_6) and (trunc_ln110_reg_834 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_23_we0_local <= ap_const_logic_1;
        else 
            A_23_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_24_address0 <= zext_ln113_fu_768_p1(9 - 1 downto 0);
    A_24_ce0 <= A_24_ce0_local;

    A_24_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_24_ce0_local <= ap_const_logic_1;
        else 
            A_24_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_24_d0 <= trunc_ln113_reg_852;
    A_24_we0 <= A_24_we0_local;

    A_24_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln110_reg_834, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, trunc_ln111_reg_838)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (trunc_ln111_reg_838 = ap_const_lv4_7) and (trunc_ln110_reg_834 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_24_we0_local <= ap_const_logic_1;
        else 
            A_24_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_25_address0 <= zext_ln113_fu_768_p1(9 - 1 downto 0);
    A_25_ce0 <= A_25_ce0_local;

    A_25_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_25_ce0_local <= ap_const_logic_1;
        else 
            A_25_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_25_d0 <= trunc_ln113_reg_852;
    A_25_we0 <= A_25_we0_local;

    A_25_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln110_reg_834, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, trunc_ln111_reg_838)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (trunc_ln111_reg_838 = ap_const_lv4_8) and (trunc_ln110_reg_834 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_25_we0_local <= ap_const_logic_1;
        else 
            A_25_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_26_address0 <= zext_ln113_fu_768_p1(9 - 1 downto 0);
    A_26_ce0 <= A_26_ce0_local;

    A_26_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_26_ce0_local <= ap_const_logic_1;
        else 
            A_26_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_26_d0 <= trunc_ln113_reg_852;
    A_26_we0 <= A_26_we0_local;

    A_26_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln110_reg_834, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, trunc_ln111_reg_838)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (trunc_ln111_reg_838 = ap_const_lv4_9) and (trunc_ln110_reg_834 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_26_we0_local <= ap_const_logic_1;
        else 
            A_26_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_27_address0 <= zext_ln113_fu_768_p1(9 - 1 downto 0);
    A_27_ce0 <= A_27_ce0_local;

    A_27_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_27_ce0_local <= ap_const_logic_1;
        else 
            A_27_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_27_d0 <= trunc_ln113_reg_852;
    A_27_we0 <= A_27_we0_local;

    A_27_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln110_reg_834, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, trunc_ln111_reg_838)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (trunc_ln111_reg_838 = ap_const_lv4_A) and (trunc_ln110_reg_834 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_27_we0_local <= ap_const_logic_1;
        else 
            A_27_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_28_address0 <= zext_ln113_fu_768_p1(9 - 1 downto 0);
    A_28_ce0 <= A_28_ce0_local;

    A_28_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_28_ce0_local <= ap_const_logic_1;
        else 
            A_28_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_28_d0 <= trunc_ln113_reg_852;
    A_28_we0 <= A_28_we0_local;

    A_28_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln110_reg_834, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, trunc_ln111_reg_838)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (trunc_ln111_reg_838 = ap_const_lv4_B) and (trunc_ln110_reg_834 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_28_we0_local <= ap_const_logic_1;
        else 
            A_28_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_29_address0 <= zext_ln113_fu_768_p1(9 - 1 downto 0);
    A_29_ce0 <= A_29_ce0_local;

    A_29_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_29_ce0_local <= ap_const_logic_1;
        else 
            A_29_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_29_d0 <= trunc_ln113_reg_852;
    A_29_we0 <= A_29_we0_local;

    A_29_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln110_reg_834, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, trunc_ln111_reg_838)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (trunc_ln111_reg_838 = ap_const_lv4_C) and (trunc_ln110_reg_834 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_29_we0_local <= ap_const_logic_1;
        else 
            A_29_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_2_address0 <= zext_ln113_fu_768_p1(9 - 1 downto 0);
    A_2_ce0 <= A_2_ce0_local;

    A_2_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_2_ce0_local <= ap_const_logic_1;
        else 
            A_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_2_d0 <= trunc_ln113_reg_852;
    A_2_we0 <= A_2_we0_local;

    A_2_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln110_reg_834, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, trunc_ln111_reg_838)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (trunc_ln111_reg_838 = ap_const_lv4_1) and (trunc_ln110_reg_834 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_2_we0_local <= ap_const_logic_1;
        else 
            A_2_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_30_address0 <= zext_ln113_fu_768_p1(9 - 1 downto 0);
    A_30_ce0 <= A_30_ce0_local;

    A_30_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_30_ce0_local <= ap_const_logic_1;
        else 
            A_30_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_30_d0 <= trunc_ln113_reg_852;
    A_30_we0 <= A_30_we0_local;

    A_30_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln110_reg_834, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, trunc_ln111_reg_838)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (trunc_ln111_reg_838 = ap_const_lv4_D) and (trunc_ln110_reg_834 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_30_we0_local <= ap_const_logic_1;
        else 
            A_30_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_31_address0 <= zext_ln113_fu_768_p1(9 - 1 downto 0);
    A_31_ce0 <= A_31_ce0_local;

    A_31_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_31_ce0_local <= ap_const_logic_1;
        else 
            A_31_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_31_d0 <= trunc_ln113_reg_852;
    A_31_we0 <= A_31_we0_local;

    A_31_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln110_reg_834, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, trunc_ln111_reg_838)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (trunc_ln111_reg_838 = ap_const_lv4_E) and (trunc_ln110_reg_834 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_31_we0_local <= ap_const_logic_1;
        else 
            A_31_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_32_address0 <= zext_ln113_fu_768_p1(9 - 1 downto 0);
    A_32_ce0 <= A_32_ce0_local;

    A_32_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_32_ce0_local <= ap_const_logic_1;
        else 
            A_32_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_32_d0 <= trunc_ln113_reg_852;
    A_32_we0 <= A_32_we0_local;

    A_32_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln110_reg_834, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, trunc_ln111_reg_838)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (trunc_ln111_reg_838 = ap_const_lv4_F) and (trunc_ln110_reg_834 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_32_we0_local <= ap_const_logic_1;
        else 
            A_32_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_3_address0 <= zext_ln113_fu_768_p1(9 - 1 downto 0);
    A_3_ce0 <= A_3_ce0_local;

    A_3_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_3_ce0_local <= ap_const_logic_1;
        else 
            A_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_3_d0 <= trunc_ln113_reg_852;
    A_3_we0 <= A_3_we0_local;

    A_3_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln110_reg_834, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, trunc_ln111_reg_838)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (trunc_ln111_reg_838 = ap_const_lv4_2) and (trunc_ln110_reg_834 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_3_we0_local <= ap_const_logic_1;
        else 
            A_3_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_4_address0 <= zext_ln113_fu_768_p1(9 - 1 downto 0);
    A_4_ce0 <= A_4_ce0_local;

    A_4_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_4_ce0_local <= ap_const_logic_1;
        else 
            A_4_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_4_d0 <= trunc_ln113_reg_852;
    A_4_we0 <= A_4_we0_local;

    A_4_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln110_reg_834, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, trunc_ln111_reg_838)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (trunc_ln111_reg_838 = ap_const_lv4_3) and (trunc_ln110_reg_834 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_4_we0_local <= ap_const_logic_1;
        else 
            A_4_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_5_address0 <= zext_ln113_fu_768_p1(9 - 1 downto 0);
    A_5_ce0 <= A_5_ce0_local;

    A_5_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_ce0_local <= ap_const_logic_1;
        else 
            A_5_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_5_d0 <= trunc_ln113_reg_852;
    A_5_we0 <= A_5_we0_local;

    A_5_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln110_reg_834, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, trunc_ln111_reg_838)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (trunc_ln111_reg_838 = ap_const_lv4_4) and (trunc_ln110_reg_834 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_5_we0_local <= ap_const_logic_1;
        else 
            A_5_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_6_address0 <= zext_ln113_fu_768_p1(9 - 1 downto 0);
    A_6_ce0 <= A_6_ce0_local;

    A_6_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_6_ce0_local <= ap_const_logic_1;
        else 
            A_6_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_6_d0 <= trunc_ln113_reg_852;
    A_6_we0 <= A_6_we0_local;

    A_6_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln110_reg_834, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, trunc_ln111_reg_838)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (trunc_ln111_reg_838 = ap_const_lv4_5) and (trunc_ln110_reg_834 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_6_we0_local <= ap_const_logic_1;
        else 
            A_6_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_7_address0 <= zext_ln113_fu_768_p1(9 - 1 downto 0);
    A_7_ce0 <= A_7_ce0_local;

    A_7_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_7_ce0_local <= ap_const_logic_1;
        else 
            A_7_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_7_d0 <= trunc_ln113_reg_852;
    A_7_we0 <= A_7_we0_local;

    A_7_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln110_reg_834, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, trunc_ln111_reg_838)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (trunc_ln111_reg_838 = ap_const_lv4_6) and (trunc_ln110_reg_834 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_7_we0_local <= ap_const_logic_1;
        else 
            A_7_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_8_address0 <= zext_ln113_fu_768_p1(9 - 1 downto 0);
    A_8_ce0 <= A_8_ce0_local;

    A_8_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_8_ce0_local <= ap_const_logic_1;
        else 
            A_8_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_8_d0 <= trunc_ln113_reg_852;
    A_8_we0 <= A_8_we0_local;

    A_8_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln110_reg_834, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, trunc_ln111_reg_838)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (trunc_ln111_reg_838 = ap_const_lv4_7) and (trunc_ln110_reg_834 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_8_we0_local <= ap_const_logic_1;
        else 
            A_8_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_9_address0 <= zext_ln113_fu_768_p1(9 - 1 downto 0);
    A_9_ce0 <= A_9_ce0_local;

    A_9_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_9_ce0_local <= ap_const_logic_1;
        else 
            A_9_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_9_d0 <= trunc_ln113_reg_852;
    A_9_we0 <= A_9_we0_local;

    A_9_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln110_reg_834, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, trunc_ln111_reg_838)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (trunc_ln111_reg_838 = ap_const_lv4_8) and (trunc_ln110_reg_834 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_9_we0_local <= ap_const_logic_1;
        else 
            A_9_we0_local <= ap_const_logic_0;
        end if; 
    end process;


    A_blk_n_R_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, m_axi_A_0_RVALID, ap_block_pp0_stage0_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_blk_n_R <= m_axi_A_0_RVALID;
        else 
            A_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;

    add_ln110_1_fu_662_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten_load) + unsigned(ap_const_lv15_1));
    add_ln110_fu_685_p2 <= std_logic_vector(unsigned(i_fu_166) + unsigned(ap_const_lv9_1));
    add_ln111_fu_746_p2 <= std_logic_vector(unsigned(select_ln110_fu_697_p3) + unsigned(ap_const_lv7_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_A_0_RVALID)
    begin
                ap_block_pp0_stage0_11001 <= ((m_axi_A_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage0_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_grp1_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_A_0_RVALID)
    begin
                ap_block_pp0_stage0_11001_grp1 <= ((m_axi_A_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage0_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_grp1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_A_0_RVALID)
    begin
                ap_block_pp0_stage0_subdone <= ((m_axi_A_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage0_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_358_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
                ap_condition_358 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln110_fu_656_p2)
    begin
        if (((icmp_ln110_fu_656_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_loop_init, indvar_flatten_fu_170, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten_load <= ap_const_lv15_0;
        else 
            ap_sig_allocacmp_indvar_flatten_load <= indvar_flatten_fu_170;
        end if; 
    end process;

    icmp_ln110_fu_656_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten_load = ap_const_lv15_4000) else "0";
    icmp_ln111_fu_691_p2 <= "1" when (j_1_fu_162 = ap_const_lv7_40) else "0";
    m_axi_A_0_ARADDR <= ap_const_lv64_0;
    m_axi_A_0_ARBURST <= ap_const_lv2_0;
    m_axi_A_0_ARCACHE <= ap_const_lv4_0;
    m_axi_A_0_ARID <= ap_const_lv1_0;
    m_axi_A_0_ARLEN <= ap_const_lv32_0;
    m_axi_A_0_ARLOCK <= ap_const_lv2_0;
    m_axi_A_0_ARPROT <= ap_const_lv3_0;
    m_axi_A_0_ARQOS <= ap_const_lv4_0;
    m_axi_A_0_ARREGION <= ap_const_lv4_0;
    m_axi_A_0_ARSIZE <= ap_const_lv3_0;
    m_axi_A_0_ARUSER <= ap_const_lv1_0;
    m_axi_A_0_ARVALID <= ap_const_logic_0;
    m_axi_A_0_AWADDR <= ap_const_lv64_0;
    m_axi_A_0_AWBURST <= ap_const_lv2_0;
    m_axi_A_0_AWCACHE <= ap_const_lv4_0;
    m_axi_A_0_AWID <= ap_const_lv1_0;
    m_axi_A_0_AWLEN <= ap_const_lv32_0;
    m_axi_A_0_AWLOCK <= ap_const_lv2_0;
    m_axi_A_0_AWPROT <= ap_const_lv3_0;
    m_axi_A_0_AWQOS <= ap_const_lv4_0;
    m_axi_A_0_AWREGION <= ap_const_lv4_0;
    m_axi_A_0_AWSIZE <= ap_const_lv3_0;
    m_axi_A_0_AWUSER <= ap_const_lv1_0;
    m_axi_A_0_AWVALID <= ap_const_logic_0;
    m_axi_A_0_BREADY <= ap_const_logic_0;

    m_axi_A_0_RREADY_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            m_axi_A_0_RREADY <= ap_const_logic_1;
        else 
            m_axi_A_0_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_A_0_WDATA <= ap_const_lv32_0;
    m_axi_A_0_WID <= ap_const_lv1_0;
    m_axi_A_0_WLAST <= ap_const_logic_0;
    m_axi_A_0_WSTRB <= ap_const_lv4_0;
    m_axi_A_0_WUSER <= ap_const_lv1_0;
    m_axi_A_0_WVALID <= ap_const_logic_0;
    select_ln110_1_fu_705_p3 <= 
        add_ln110_fu_685_p2 when (icmp_ln111_fu_691_p2(0) = '1') else 
        i_fu_166;
    select_ln110_fu_697_p3 <= 
        ap_const_lv7_0 when (icmp_ln111_fu_691_p2(0) = '1') else 
        j_1_fu_162;
    tmp_116_fu_762_p3 <= (tmp_115_reg_847 & lshr_ln1_reg_842);
    trunc_ln110_fu_713_p1 <= select_ln110_1_fu_705_p3(1 - 1 downto 0);
    trunc_ln111_fu_717_p1 <= select_ln110_fu_697_p3(4 - 1 downto 0);
    trunc_ln113_fu_742_p1 <= m_axi_A_0_RDATA(24 - 1 downto 0);
    zext_ln113_fu_768_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_116_fu_762_p3),64));
end behav;
