{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 10 19:46:07 2013 " "Info: Processing started: Fri May 10 19:46:07 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DDS_sin -c DDS_sin " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DDS_sin -c DDS_sin" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DDS_top.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file DDS_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDS_top " "Info: Found entity 1: DDS_top" {  } { { "DDS_top.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/DDS_top.v" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TLC615.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file TLC615.v" { { "Info" "ISGN_ENTITY_NAME" "1 TLC5615 " "Info: Found entity 1: TLC5615" {  } { { "TLC615.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/TLC615.v" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_coding.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file key_coding.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_coding " "Info: Found entity 1: key_coding" {  } { { "key_coding.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/key_coding.v" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file key.v" { { "Info" "ISGN_ENTITY_NAME" "1 key " "Info: Found entity 1: key" {  } { { "key.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/key.v" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dpsk_code.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file dpsk_code.v" { { "Info" "ISGN_ENTITY_NAME" "1 dpsk_code " "Info: Found entity 1: dpsk_code" {  } { { "dpsk_code.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/dpsk_code.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "psk_code.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file psk_code.v" { { "Info" "ISGN_ENTITY_NAME" "1 psk_code " "Info: Found entity 1: psk_code" {  } { { "psk_code.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/psk_code.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsk_code.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fsk_code.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsk_code " "Info: Found entity 1: fsk_code" {  } { { "fsk_code.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/fsk_code.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ask_code.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ask_code.v" { { "Info" "ISGN_ENTITY_NAME" "1 ask_code " "Info: Found entity 1: ask_code" {  } { { "ask_code.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/ask_code.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_ser.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file m_ser.v" { { "Info" "ISGN_ENTITY_NAME" "1 m_ser " "Info: Found entity 1: m_ser" {  } { { "m_ser.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/m_ser.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DDS.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file DDS.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDS " "Info: Found entity 1: DDS" {  } { { "DDS.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/DDS.v" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_10.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file adder_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_10 " "Info: Found entity 1: adder_10" {  } { { "adder_10.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/adder_10.v" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_10.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file reg_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_10 " "Info: Found entity 1: reg_10" {  } { { "reg_10.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/reg_10.v" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file adder_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_32 " "Info: Found entity 1: adder_32" {  } { { "adder_32.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/adder_32.v" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file reg32.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg32 " "Info: Found entity 1: reg32" {  } { { "reg32.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/reg32.v" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sin_rom.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sin_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sin_rom " "Info: Found entity 1: sin_rom" {  } { { "sin_rom.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/sin_rom.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "DDS_top " "Info: Elaborating entity \"DDS_top\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DDS DDS:u4 " "Info: Elaborating entity \"DDS\" for hierarchy \"DDS:u4\"" {  } { { "DDS_top.v" "u4" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/DDS_top.v" 63 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_32 DDS:u4\|adder_32:u1 " "Info: Elaborating entity \"adder_32\" for hierarchy \"DDS:u4\|adder_32:u1\"" {  } { { "DDS.v" "u1" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/DDS.v" 52 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32 DDS:u4\|reg32:u2 " "Info: Elaborating entity \"reg32\" for hierarchy \"DDS:u4\|reg32:u2\"" {  } { { "DDS.v" "u2" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/DDS.v" 53 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_10 DDS:u4\|adder_10:u3 " "Info: Elaborating entity \"adder_10\" for hierarchy \"DDS:u4\|adder_10:u3\"" {  } { { "DDS.v" "u3" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/DDS.v" 54 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_10 DDS:u4\|reg_10:u4 " "Info: Elaborating entity \"reg_10\" for hierarchy \"DDS:u4\|reg_10:u4\"" {  } { { "DDS.v" "u4" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/DDS.v" 55 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sin_rom DDS:u4\|sin_rom:u5 " "Info: Elaborating entity \"sin_rom\" for hierarchy \"DDS:u4\|sin_rom:u5\"" {  } { { "DDS.v" "u5" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/DDS.v" 56 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DDS:u4\|sin_rom:u5\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"DDS:u4\|sin_rom:u5\|altsyncram:altsyncram_component\"" {  } { { "sin_rom.v" "altsyncram_component" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/sin_rom.v" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DDS:u4\|sin_rom:u5\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"DDS:u4\|sin_rom:u5\|altsyncram:altsyncram_component\"" {  } { { "sin_rom.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/sin_rom.v" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DDS:u4\|sin_rom:u5\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"DDS:u4\|sin_rom:u5\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sin.mif " "Info: Parameter \"init_file\" = \"sin.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=rom " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=rom\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Info: Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Info: Parameter \"widthad_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Info: Parameter \"width_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "sin_rom.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/sin_rom.v" 74 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9i91.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_9i91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9i91 " "Info: Found entity 1: altsyncram_9i91" {  } { { "db/altsyncram_9i91.tdf" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/db/altsyncram_9i91.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9i91 DDS:u4\|sin_rom:u5\|altsyncram:altsyncram_component\|altsyncram_9i91:auto_generated " "Info: Elaborating entity \"altsyncram_9i91\" for hierarchy \"DDS:u4\|sin_rom:u5\|altsyncram:altsyncram_component\|altsyncram_9i91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7u82.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_7u82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7u82 " "Info: Found entity 1: altsyncram_7u82" {  } { { "db/altsyncram_7u82.tdf" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/db/altsyncram_7u82.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7u82 DDS:u4\|sin_rom:u5\|altsyncram:altsyncram_component\|altsyncram_9i91:auto_generated\|altsyncram_7u82:altsyncram1 " "Info: Elaborating entity \"altsyncram_7u82\" for hierarchy \"DDS:u4\|sin_rom:u5\|altsyncram:altsyncram_component\|altsyncram_9i91:auto_generated\|altsyncram_7u82:altsyncram1\"" {  } { { "db/altsyncram_9i91.tdf" "altsyncram1" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/db/altsyncram_9i91.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom DDS:u4\|sin_rom:u5\|altsyncram:altsyncram_component\|altsyncram_9i91:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Info: Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"DDS:u4\|sin_rom:u5\|altsyncram:altsyncram_component\|altsyncram_9i91:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_9i91.tdf" "mgl_prim2" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/db/altsyncram_9i91.tdf" 35 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DDS:u4\|sin_rom:u5\|altsyncram:altsyncram_component\|altsyncram_9i91:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Info: Elaborated megafunction instantiation \"DDS:u4\|sin_rom:u5\|altsyncram:altsyncram_component\|altsyncram_9i91:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_9i91.tdf" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/db/altsyncram_9i91.tdf" 35 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DDS:u4\|sin_rom:u5\|altsyncram:altsyncram_component\|altsyncram_9i91:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Info: Instantiated megafunction \"DDS:u4\|sin_rom:u5\|altsyncram:altsyncram_component\|altsyncram_9i91:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000 " "Info: Parameter \"CVALUE\" = \"0000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Info: Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Info: Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1919905024 " "Info: Parameter \"NODE_NAME\" = \"1919905024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1024 " "Info: Parameter \"NUMWORDS\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Info: Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 10 " "Info: Parameter \"WIDTH_WORD\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 10 " "Info: Parameter \"WIDTHAD\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "db/altsyncram_9i91.tdf" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/db/altsyncram_9i91.tdf" 35 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr DDS:u4\|sin_rom:u5\|altsyncram:altsyncram_component\|altsyncram_9i91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Info: Elaborating entity \"sld_rom_sr\" for hierarchy \"DDS:u4\|sin_rom:u5\|altsyncram:altsyncram_component\|altsyncram_9i91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 631 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_ser m_ser:u5 " "Info: Elaborating entity \"m_ser\" for hierarchy \"m_ser:u5\"" {  } { { "DDS_top.v" "u5" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/DDS_top.v" 69 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ask_code ask_code:u6 " "Info: Elaborating entity \"ask_code\" for hierarchy \"ask_code:u6\"" {  } { { "DDS_top.v" "u6" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/DDS_top.v" 75 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsk_code fsk_code:u7 " "Info: Elaborating entity \"fsk_code\" for hierarchy \"fsk_code:u7\"" {  } { { "DDS_top.v" "u7" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/DDS_top.v" 82 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "psk_code psk_code:u8 " "Info: Elaborating entity \"psk_code\" for hierarchy \"psk_code:u8\"" {  } { { "DDS_top.v" "u8" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/DDS_top.v" 89 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpsk_code dpsk_code:u9 " "Info: Elaborating entity \"dpsk_code\" for hierarchy \"dpsk_code:u9\"" {  } { { "DDS_top.v" "u9" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/DDS_top.v" 98 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key key:u10 " "Info: Elaborating entity \"key\" for hierarchy \"key:u10\"" {  } { { "DDS_top.v" "u10" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/DDS_top.v" 99 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_coding key_coding:u14 " "Info: Elaborating entity \"key_coding\" for hierarchy \"key_coding:u14\"" {  } { { "DDS_top.v" "u14" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/DDS_top.v" 114 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLC5615 TLC5615:u15 " "Info: Elaborating entity \"TLC5615\" for hierarchy \"TLC5615:u15\"" {  } { { "DDS_top.v" "u15" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/DDS_top.v" 120 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "m_ser.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/m_ser.v" 45 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 24 " "Info: 24 registers lost all their fanouts during netlist optimizations. The first 24 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "key:u13\|state.s2 " "Info: Register \"key:u13\|state.s2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "key:u13\|state.s3 " "Info: Register \"key:u13\|state.s3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "key:u12\|state.s2 " "Info: Register \"key:u12\|state.s2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "key:u12\|state.s3 " "Info: Register \"key:u12\|state.s3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "key:u11\|state.s2 " "Info: Register \"key:u11\|state.s2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "key:u11\|state.s3 " "Info: Register \"key:u11\|state.s3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "key:u10\|state.s2 " "Info: Register \"key:u10\|state.s2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "key:u10\|state.s3 " "Info: Register \"key:u10\|state.s3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "key:u13\|state~12 " "Info: Register \"key:u13\|state~12\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "key:u13\|state~13 " "Info: Register \"key:u13\|state~13\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "key:u13\|state.s1 " "Info: Register \"key:u13\|state.s1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "key:u13\|state.s0 " "Info: Register \"key:u13\|state.s0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "key:u12\|state~12 " "Info: Register \"key:u12\|state~12\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "key:u12\|state~13 " "Info: Register \"key:u12\|state~13\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "key:u12\|state.s1 " "Info: Register \"key:u12\|state.s1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "key:u12\|state.s0 " "Info: Register \"key:u12\|state.s0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "key:u11\|state~12 " "Info: Register \"key:u11\|state~12\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "key:u11\|state~13 " "Info: Register \"key:u11\|state~13\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "key:u11\|state.s1 " "Info: Register \"key:u11\|state.s1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "key:u11\|state.s0 " "Info: Register \"key:u11\|state.s0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "key:u10\|state~12 " "Info: Register \"key:u10\|state~12\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "key:u10\|state~13 " "Info: Register \"key:u10\|state~13\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "key:u10\|state.s1 " "Info: Register \"key:u10\|state.s1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "key:u10\|state.s0 " "Info: Register \"key:u10\|state.s0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Warning: Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sclk " "Warning (15610): No output dependent on input pin \"sclk\"" {  } { { "DDS_top.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/DDS_top.v" 32 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din " "Warning (15610): No output dependent on input pin \"din\"" {  } { { "DDS_top.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/DDS_top.v" 33 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cs " "Warning (15610): No output dependent on input pin \"cs\"" {  } { { "DDS_top.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/DDS_top.v" 34 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "set_dpsk " "Warning (15610): No output dependent on input pin \"set_dpsk\"" {  } { { "DDS_top.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/DDS_top.v" 38 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "set_psk " "Warning (15610): No output dependent on input pin \"set_psk\"" {  } { { "DDS_top.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/DDS_top.v" 37 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "set_fsk " "Warning (15610): No output dependent on input pin \"set_fsk\"" {  } { { "DDS_top.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/DDS_top.v" 36 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "set_ask " "Warning (15610): No output dependent on input pin \"set_ask\"" {  } { { "DDS_top.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/DDS_top.v" 35 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "524 " "Info: Implemented 524 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Info: Implemented 12 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Info: Implemented 3 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "478 " "Info: Implemented 478 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "30 " "Info: Implemented 30 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "201 " "Info: Peak virtual memory: 201 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 10 19:46:17 2013 " "Info: Processing ended: Fri May 10 19:46:17 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
