Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Apr 12 16:03:37 2024
| Host         : DQ-232647 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file alu_8bit_control_sets_placed.rpt
| Design       : alu_8bit
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    52 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              16 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             100 |           28 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              24 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+-------------------------------+--------------------------+------------------+----------------+--------------+
|       Clock Signal      |         Enable Signal         |     Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------+-------------------------------+--------------------------+------------------+----------------+--------------+
|  rst/u1/clk_out_reg_0   |                               |                          |                1 |              2 |         2.00 |
|  three/u1/clk_out_reg_0 |                               |                          |                1 |              2 |         2.00 |
|  two/u1/clk_out_reg_0   |                               |                          |                1 |              2 |         2.00 |
|  one/u1/clk_out_reg_0   |                               |                          |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG          |                               |                          |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG          | two/nolabel_line13/Q_reg_0[0] | rst/nolabel_line12/SR[0] |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG          | two/nolabel_line12/E[0]       | rst/nolabel_line12/SR[0] |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG          | one/nolabel_line12/E[0]       | rst/nolabel_line12/SR[0] |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG          |                               | rst/u1/clk_out           |                7 |             25 |         3.57 |
|  clk_IBUF_BUFG          |                               | three/u1/clk_out         |                7 |             25 |         3.57 |
|  clk_IBUF_BUFG          |                               | two/u1/clk_out           |                7 |             25 |         3.57 |
|  clk_IBUF_BUFG          |                               | one/u1/clk_out           |                7 |             25 |         3.57 |
+-------------------------+-------------------------------+--------------------------+------------------+----------------+--------------+


