<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p818" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_818{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_818{left:117px;bottom:68px;letter-spacing:0.1px;}
#t3_818{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_818{left:69px;bottom:1086px;letter-spacing:0.13px;}
#t5_818{left:155px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.03px;}
#t6_818{left:69px;bottom:1062px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t7_818{left:69px;bottom:1045px;letter-spacing:-0.14px;word-spacing:-0.84px;}
#t8_818{left:69px;bottom:1028px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t9_818{left:69px;bottom:970px;letter-spacing:0.13px;}
#ta_818{left:151px;bottom:970px;letter-spacing:0.15px;word-spacing:0.01px;}
#tb_818{left:69px;bottom:946px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tc_818{left:69px;bottom:929px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#td_818{left:69px;bottom:912px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#te_818{left:69px;bottom:895px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tf_818{left:69px;bottom:878px;letter-spacing:-0.14px;word-spacing:-0.58px;}
#tg_818{left:69px;bottom:862px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#th_818{left:69px;bottom:837px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ti_818{left:69px;bottom:811px;}
#tj_818{left:95px;bottom:814px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tk_818{left:95px;bottom:797px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tl_818{left:69px;bottom:771px;}
#tm_818{left:95px;bottom:774px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tn_818{left:95px;bottom:758px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#to_818{left:69px;bottom:731px;}
#tp_818{left:95px;bottom:735px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tq_818{left:69px;bottom:708px;}
#tr_818{left:95px;bottom:712px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#ts_818{left:95px;bottom:695px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tt_818{left:69px;bottom:669px;}
#tu_818{left:95px;bottom:672px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tv_818{left:69px;bottom:646px;}
#tw_818{left:95px;bottom:649px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tx_818{left:69px;bottom:623px;}
#ty_818{left:95px;bottom:626px;letter-spacing:-0.14px;word-spacing:-0.94px;}
#tz_818{left:95px;bottom:609px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t10_818{left:69px;bottom:583px;}
#t11_818{left:95px;bottom:587px;letter-spacing:-0.15px;word-spacing:-1.06px;}
#t12_818{left:95px;bottom:570px;letter-spacing:-0.14px;}
#t13_818{left:69px;bottom:543px;}
#t14_818{left:95px;bottom:547px;letter-spacing:-0.14px;word-spacing:-0.7px;}
#t15_818{left:95px;bottom:530px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#t16_818{left:69px;bottom:506px;letter-spacing:-0.15px;word-spacing:-0.93px;}
#t17_818{left:69px;bottom:489px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t18_818{left:733px;bottom:489px;letter-spacing:-0.14px;}
#t19_818{left:69px;bottom:472px;letter-spacing:-0.15px;}
#t1a_818{left:191px;bottom:421px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1b_818{left:286px;bottom:421px;letter-spacing:0.14px;word-spacing:-0.03px;}
#t1c_818{left:270px;bottom:403px;letter-spacing:0.12px;word-spacing:0.01px;}
#t1d_818{left:187px;bottom:380px;letter-spacing:-0.14px;}
#t1e_818{left:449px;bottom:380px;letter-spacing:-0.13px;}
#t1f_818{left:698px;bottom:380px;letter-spacing:-0.15px;}
#t1g_818{left:76px;bottom:356px;letter-spacing:-0.19px;}
#t1h_818{left:252px;bottom:356px;letter-spacing:-0.15px;}
#t1i_818{left:299px;bottom:356px;letter-spacing:-0.13px;}
#t1j_818{left:359px;bottom:356px;letter-spacing:-0.17px;}
#t1k_818{left:524px;bottom:356px;letter-spacing:-0.13px;}
#t1l_818{left:583px;bottom:356px;letter-spacing:-0.17px;}
#t1m_818{left:744px;bottom:356px;letter-spacing:-0.15px;}
#t1n_818{left:787px;bottom:356px;letter-spacing:-0.13px;}
#t1o_818{left:76px;bottom:331px;letter-spacing:-0.16px;}
#t1p_818{left:252px;bottom:331px;}
#t1q_818{left:299px;bottom:331px;letter-spacing:-0.16px;}
#t1r_818{left:359px;bottom:331px;letter-spacing:-0.15px;}
#t1s_818{left:524px;bottom:331px;letter-spacing:-0.16px;}
#t1t_818{left:583px;bottom:331px;letter-spacing:-0.15px;}
#t1u_818{left:583px;bottom:318px;letter-spacing:-0.14px;}
#t1v_818{left:583px;bottom:304px;letter-spacing:-0.15px;}
#t1w_818{left:583px;bottom:290px;letter-spacing:-0.15px;}
#t1x_818{left:583px;bottom:276px;letter-spacing:-0.15px;}
#t1y_818{left:583px;bottom:263px;letter-spacing:-0.14px;}
#t1z_818{left:583px;bottom:249px;letter-spacing:-0.14px;}
#t20_818{left:583px;bottom:235px;letter-spacing:-0.14px;}
#t21_818{left:744px;bottom:331px;}
#t22_818{left:744px;bottom:318px;}
#t23_818{left:744px;bottom:304px;}
#t24_818{left:744px;bottom:290px;}
#t25_818{left:744px;bottom:276px;}
#t26_818{left:744px;bottom:263px;}
#t27_818{left:744px;bottom:249px;}
#t28_818{left:744px;bottom:235px;}
#t29_818{left:787px;bottom:331px;letter-spacing:-0.15px;}
#t2a_818{left:787px;bottom:318px;letter-spacing:-0.15px;}
#t2b_818{left:787px;bottom:304px;letter-spacing:-0.13px;}
#t2c_818{left:787px;bottom:290px;letter-spacing:-0.14px;}
#t2d_818{left:787px;bottom:276px;letter-spacing:-0.15px;}
#t2e_818{left:787px;bottom:263px;letter-spacing:-0.15px;}
#t2f_818{left:787px;bottom:249px;letter-spacing:-0.15px;}
#t2g_818{left:787px;bottom:235px;letter-spacing:-0.15px;}

.s1_818{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_818{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_818{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_818{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_818{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_818{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s7_818{font-size:14px;font-family:Verdana_3e8;color:#0860A8;}
.s8_818{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
.s9_818{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts818" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg818Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg818" style="-webkit-user-select: none;"><object width="935" height="1210" data="818/818.svg" type="image/svg+xml" id="pdf818" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_818" class="t s1_818">20-104 </span><span id="t2_818" class="t s1_818">Vol. 3B </span>
<span id="t3_818" class="t s2_818">PERFORMANCE MONITORING </span>
<span id="t4_818" class="t s3_818">20.6.2.4.4 </span><span id="t5_818" class="t s3_818">Re-configuring PEBS Facilities </span>
<span id="t6_818" class="t s4_818">When software needs to reconfigure PEBS facilities, it should allow a quiescent period between stopping the prior </span>
<span id="t7_818" class="t s4_818">event counting and setting up a new PEBS event. The quiescent period is to allow any latent residual PEBS records </span>
<span id="t8_818" class="t s4_818">to complete its capture at their previously specified buffer address (provided by IA32_DS_AREA). </span>
<span id="t9_818" class="t s5_818">20.6.3 </span><span id="ta_818" class="t s5_818">Performance Monitoring (Processors Based on Intel NetBurst® Microarchitecture) </span>
<span id="tb_818" class="t s4_818">The performance monitoring mechanism provided in processors based on Intel NetBurst microarchitecture is </span>
<span id="tc_818" class="t s4_818">different from that provided in the P6 family and Pentium processors. While the general concept of selecting, </span>
<span id="td_818" class="t s4_818">filtering, counting, and reading performance events through the WRMSR, RDMSR, and RDPMC instructions is </span>
<span id="te_818" class="t s4_818">unchanged, the setup mechanism and MSR layouts are incompatible with the P6 family and Pentium processor </span>
<span id="tf_818" class="t s4_818">mechanisms. Also, the RDPMC instruction has been extended to support faster reading of counters and to read all </span>
<span id="tg_818" class="t s4_818">performance counters available in processors based on Intel NetBurst microarchitecture. </span>
<span id="th_818" class="t s4_818">The event monitoring mechanism consists of the following facilities: </span>
<span id="ti_818" class="t s6_818">• </span><span id="tj_818" class="t s4_818">The IA32_MISC_ENABLE MSR, which indicates the availability in an Intel 64 or IA-32 processor of the </span>
<span id="tk_818" class="t s4_818">performance monitoring and processor event-based sampling (PEBS) facilities. </span>
<span id="tl_818" class="t s6_818">• </span><span id="tm_818" class="t s4_818">Event selection control (ESCR) MSRs for selecting events to be monitored with specific performance counters. </span>
<span id="tn_818" class="t s4_818">The number available differs by family and model (43 to 45). </span>
<span id="to_818" class="t s6_818">• </span><span id="tp_818" class="t s4_818">18 performance counter MSRs for counting events. </span>
<span id="tq_818" class="t s6_818">• </span><span id="tr_818" class="t s4_818">18 counter configuration control (CCCR) MSRs, with one CCCR associated with each performance counter. </span>
<span id="ts_818" class="t s4_818">CCCRs sets up an associated performance counter for a specific method of counting. </span>
<span id="tt_818" class="t s6_818">• </span><span id="tu_818" class="t s4_818">A debug store (DS) save area in memory for storing PEBS records. </span>
<span id="tv_818" class="t s6_818">• </span><span id="tw_818" class="t s4_818">The IA32_DS_AREA MSR, which establishes the location of the DS save area. </span>
<span id="tx_818" class="t s6_818">• </span><span id="ty_818" class="t s4_818">The debug store (DS) feature flag (bit 21) returned by the CPUID instruction, which indicates the availability of </span>
<span id="tz_818" class="t s4_818">the DS mechanism. </span>
<span id="t10_818" class="t s6_818">• </span><span id="t11_818" class="t s4_818">The MSR_PEBS_ENABLE MSR, which enables the PEBS facilities and replay tagging used in at-retirement event </span>
<span id="t12_818" class="t s4_818">counting. </span>
<span id="t13_818" class="t s6_818">• </span><span id="t14_818" class="t s4_818">A set of predefined events and event metrics that simplify the setting up of the performance counters to count </span>
<span id="t15_818" class="t s4_818">specific events. </span>
<span id="t16_818" class="t s4_818">Table 20-86 lists the performance counters and their associated CCCRs, along with the ESCRs that select events to </span>
<span id="t17_818" class="t s4_818">be counted for each performance counter. Predefined event metrics and events can be found at: </span><span id="t18_818" class="t s7_818">https://perfmon- </span>
<span id="t19_818" class="t s7_818">events.intel.com/. </span>
<span id="t1a_818" class="t s3_818">Table 20-86. </span><span id="t1b_818" class="t s3_818">Performance Counter MSRs and Associated CCCR and ESCR MSRs </span>
<span id="t1c_818" class="t s3_818">(Processors Based on Intel NetBurst Microarchitecture) </span>
<span id="t1d_818" class="t s8_818">Counter </span><span id="t1e_818" class="t s8_818">CCCR </span><span id="t1f_818" class="t s8_818">ESCR </span>
<span id="t1g_818" class="t s8_818">Name </span><span id="t1h_818" class="t s8_818">No. </span><span id="t1i_818" class="t s8_818">Addr </span><span id="t1j_818" class="t s8_818">Name </span><span id="t1k_818" class="t s8_818">Addr </span><span id="t1l_818" class="t s8_818">Name </span><span id="t1m_818" class="t s8_818">No. </span><span id="t1n_818" class="t s8_818">Addr </span>
<span id="t1o_818" class="t s9_818">MSR_BPU_COUNTER0 </span><span id="t1p_818" class="t s9_818">0 </span><span id="t1q_818" class="t s9_818">300H </span><span id="t1r_818" class="t s9_818">MSR_BPU_CCCR0 </span><span id="t1s_818" class="t s9_818">360H </span><span id="t1t_818" class="t s9_818">MSR_BSU_ESCR0 </span>
<span id="t1u_818" class="t s9_818">MSR_FSB_ESCR0 </span>
<span id="t1v_818" class="t s9_818">MSR_MOB_ESCR0 </span>
<span id="t1w_818" class="t s9_818">MSR_PMH_ESCR0 </span>
<span id="t1x_818" class="t s9_818">MSR_BPU_ESCR0 </span>
<span id="t1y_818" class="t s9_818">MSR_IS_ESCR0 </span>
<span id="t1z_818" class="t s9_818">MSR_ITLB_ESCR0 </span>
<span id="t20_818" class="t s9_818">MSR_IX_ESCR0 </span>
<span id="t21_818" class="t s9_818">7 </span>
<span id="t22_818" class="t s9_818">6 </span>
<span id="t23_818" class="t s9_818">2 </span>
<span id="t24_818" class="t s9_818">4 </span>
<span id="t25_818" class="t s9_818">0 </span>
<span id="t26_818" class="t s9_818">1 </span>
<span id="t27_818" class="t s9_818">3 </span>
<span id="t28_818" class="t s9_818">5 </span>
<span id="t29_818" class="t s9_818">3A0H </span>
<span id="t2a_818" class="t s9_818">3A2H </span>
<span id="t2b_818" class="t s9_818">3AAH </span>
<span id="t2c_818" class="t s9_818">3ACH </span>
<span id="t2d_818" class="t s9_818">3B2H </span>
<span id="t2e_818" class="t s9_818">3B4H </span>
<span id="t2f_818" class="t s9_818">3B6H </span>
<span id="t2g_818" class="t s9_818">3C8H </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
