# Reading pref.tcl
# do Sequence_Generator_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/HP/Desktop/Third Sem/EE-214/Experiment/210070094_Lab_07/DUT.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:43:47 on Sep 29,2022
# vcom -reportprogress 300 -93 -work work C:/Users/HP/Desktop/Third Sem/EE-214/Experiment/210070094_Lab_07/DUT.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DUT
# -- Compiling architecture DutWrap of DUT
# End time: 16:43:47 on Sep 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/HP/Desktop/Third Sem/EE-214/Experiment/210070094_Lab_07/Sequence_Generator.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:43:47 on Sep 29,2022
# vcom -reportprogress 300 -93 -work work C:/Users/HP/Desktop/Third Sem/EE-214/Experiment/210070094_Lab_07/Sequence_Generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package Flipflops
# -- Compiling entity dff_set
# -- Compiling architecture behav of dff_set
# -- Compiling entity dff_reset
# -- Compiling architecture behav of dff_reset
# -- Compiling entity Sequence_Generator
# -- Compiling architecture struct of Sequence_generator
# End time: 16:43:47 on Sep 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/HP/Desktop/Third Sem/EE-214/Experiment/210070094_Lab_07/Testbench.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:43:47 on Sep 29,2022
# vcom -reportprogress 300 -93 -work work C:/Users/HP/Desktop/Third Sem/EE-214/Experiment/210070094_Lab_07/Testbench.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Testbench
# -- Compiling architecture Behave of Testbench
# End time: 16:43:47 on Sep 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  Testbench
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" Testbench 
# Start time: 16:43:47 on Sep 29,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench(behave)
# Loading work.dut(dutwrap)
# Loading work.sequence_generator(struct)
# Loading work.dff_set(behav)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: SUCCESS, all tests passed.
#    Time: 350 ns  Iteration: 0  Instance: /testbench
# End time: 16:47:00 on Sep 29,2022, Elapsed time: 0:03:13
# Errors: 0, Warnings: 0
