Analysis & Synthesis report for t1
Fri May 14 10:03:38 2021
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for sld_signaltap:auto_signaltap_0
 16. Parameter Settings for User Entity Instance: mux4_1:u_rst_time
 17. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 18. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0
 19. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1
 20. Parameter Settings for Inferred Entity Instance: lpm_divide:Div0
 21. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod3
 22. Parameter Settings for Inferred Entity Instance: lpm_divide:Div1
 23. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod4
 24. Parameter Settings for Inferred Entity Instance: lpm_divide:Div3
 25. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod6
 26. Parameter Settings for Inferred Entity Instance: lpm_divide:Div4
 27. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod7
 28. Parameter Settings for Inferred Entity Instance: lpm_divide:Div6
 29. Port Connectivity Checks: "mux4_1:u_rst_time"
 30. Port Connectivity Checks: "SEG7_LUT_8:useg"
 31. Port Connectivity Checks: "clock_all:uc|divider_10:clk7"
 32. Port Connectivity Checks: "clock_all:uc|divider_10:clk6"
 33. Port Connectivity Checks: "clock_all:uc|divider_10:clk5"
 34. Port Connectivity Checks: "clock_all:uc|divider_10:clk4"
 35. Port Connectivity Checks: "clock_all:uc|divider_10:clk3"
 36. Port Connectivity Checks: "clock_all:uc|divider_10:clk2"
 37. Port Connectivity Checks: "clock_all:uc|divider_10:clk1"
 38. Port Connectivity Checks: "clock_all:uc|divider_50:clk0"
 39. Port Connectivity Checks: "clock_all:uc"
 40. Signal Tap Logic Analyzer Settings
 41. Post-Synthesis Netlist Statistics for Top Partition
 42. Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0
 43. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 44. Elapsed Time Per Partition
 45. Connections to In-System Debugging Instance "auto_signaltap_0"
 46. Analysis & Synthesis Messages
 47. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri May 14 10:03:38 2021       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; t1                                          ;
; Top-level Entity Name              ; t1                                          ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 3,469                                       ;
;     Total combinational functions  ; 3,268                                       ;
;     Dedicated logic registers      ; 530                                         ;
; Total registers                    ; 530                                         ;
; Total pins                         ; 144                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 1,024                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; t1                 ; t1                 ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                           ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; clock_all.v                                                        ; yes             ; User Verilog HDL File                        ; C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/clock_all.v                                                        ;             ;
; SEG7_LUT_8.v                                                       ; yes             ; User Verilog HDL File                        ; C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/SEG7_LUT_8.v                                                       ;             ;
; mux4_1.v                                                           ; yes             ; User Verilog HDL File                        ; C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/mux4_1.v                                                           ;             ;
; t1.v                                                               ; yes             ; Auto-Found Verilog HDL File                  ; C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v                                                               ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/program_files/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                 ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/program_files/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                            ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/program_files/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                               ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/program_files/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                  ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/program_files/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                  ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/program_files/intelfpga_lite/17.1/quartus/libraries/megafunctions/dffeea.inc                                                                        ;             ;
; aglobal171.inc                                                     ; yes             ; Megafunction                                 ; c:/program_files/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc                                                                    ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/program_files/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                     ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/program_files/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                      ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/program_files/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                            ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/program_files/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                    ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/program_files/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                             ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/program_files/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                       ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/program_files/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                    ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/program_files/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                     ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/program_files/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc                                                                        ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/program_files/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc                                                                        ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/program_files/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc                                                                      ;             ;
; db/altsyncram_6224.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/altsyncram_6224.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/program_files/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.tdf                                                                      ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/program_files/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                    ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/program_files/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                       ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/program_files/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                               ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/program_files/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.inc                                                                    ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/program_files/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                       ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/program_files/intelfpga_lite/17.1/quartus/libraries/megafunctions/muxlut.inc                                                                        ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/program_files/intelfpga_lite/17.1/quartus/libraries/megafunctions/bypassff.inc                                                                      ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/program_files/intelfpga_lite/17.1/quartus/libraries/megafunctions/altshift.inc                                                                      ;             ;
; db/mux_ssc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/mux_ssc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/program_files/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                    ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/program_files/intelfpga_lite/17.1/quartus/libraries/megafunctions/declut.inc                                                                        ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/program_files/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                   ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/program_files/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                   ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/program_files/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                   ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/program_files/intelfpga_lite/17.1/quartus/libraries/megafunctions/cmpconst.inc                                                                      ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/program_files/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                   ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/program_files/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                           ;             ;
; db/cntr_vei.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/cntr_vei.tdf                                                    ;             ;
; db/cntr_i6j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/cntr_i6j.tdf                                                    ;             ;
; db/cntr_egi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/cntr_egi.tdf                                                    ;             ;
; db/cmpr_qgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/cmpr_qgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/program_files/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                    ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/program_files/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                     ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/program_files/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                 ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/program_files/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                       ; altera_sld  ;
; db/ip/slda4b0afb8/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/ip/slda4b0afb8/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/slda4b0afb8/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/ip/slda4b0afb8/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/slda4b0afb8/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/ip/slda4b0afb8/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/slda4b0afb8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/ip/slda4b0afb8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/slda4b0afb8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/ip/slda4b0afb8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/slda4b0afb8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/ip/slda4b0afb8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/program_files/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                  ;             ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                 ; c:/program_files/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                                    ;             ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                 ; c:/program_files/intelfpga_lite/17.1/quartus/libraries/megafunctions/abs_divider.inc                                                                   ;             ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                 ; c:/program_files/intelfpga_lite/17.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                                               ;             ;
; db/lpm_divide_5bm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/lpm_divide_5bm.tdf                                              ;             ;
; db/sign_div_unsign_qlh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/sign_div_unsign_qlh.tdf                                         ;             ;
; db/alt_u_div_87f.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/alt_u_div_87f.tdf                                               ;             ;
; db/add_sub_7pc.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/add_sub_7pc.tdf                                                 ;             ;
; db/add_sub_8pc.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/add_sub_8pc.tdf                                                 ;             ;
; db/lpm_divide_k9m.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/lpm_divide_k9m.tdf                                              ;             ;
; db/sign_div_unsign_9kh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/sign_div_unsign_9kh.tdf                                         ;             ;
; db/alt_u_div_64f.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/alt_u_div_64f.tdf                                               ;             ;
; db/lpm_divide_hhm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/lpm_divide_hhm.tdf                                              ;             ;
; db/lpm_divide_icm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/lpm_divide_icm.tdf                                              ;             ;
; db/sign_div_unsign_7nh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/sign_div_unsign_7nh.tdf                                         ;             ;
; db/alt_u_div_2af.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/alt_u_div_2af.tdf                                               ;             ;
; db/lpm_divide_0jm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/lpm_divide_0jm.tdf                                              ;             ;
; db/sign_div_unsign_olh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/sign_div_unsign_olh.tdf                                         ;             ;
; db/alt_u_div_47f.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/alt_u_div_47f.tdf                                               ;             ;
; db/lpm_divide_1bm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/lpm_divide_1bm.tdf                                              ;             ;
; db/sign_div_unsign_mlh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/sign_div_unsign_mlh.tdf                                         ;             ;
; db/alt_u_div_07f.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/alt_u_div_07f.tdf                                               ;             ;
; db/lpm_divide_uim.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/lpm_divide_uim.tdf                                              ;             ;
; db/lpm_divide_ncm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/lpm_divide_ncm.tdf                                              ;             ;
; db/sign_div_unsign_cnh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/sign_div_unsign_cnh.tdf                                         ;             ;
; db/alt_u_div_caf.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/alt_u_div_caf.tdf                                               ;             ;
; db/lpm_divide_ikm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/lpm_divide_ikm.tdf                                              ;             ;
; db/sign_div_unsign_anh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/sign_div_unsign_anh.tdf                                         ;             ;
; db/alt_u_div_8af.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/alt_u_div_8af.tdf                                               ;             ;
; db/lpm_divide_6bm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/lpm_divide_6bm.tdf                                              ;             ;
; db/sign_div_unsign_rlh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/sign_div_unsign_rlh.tdf                                         ;             ;
; db/alt_u_div_a7f.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/alt_u_div_a7f.tdf                                               ;             ;
; db/lpm_divide_3jm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/lpm_divide_3jm.tdf                                              ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 3,469                    ;
;                                             ;                          ;
; Total combinational functions               ; 3268                     ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 919                      ;
;     -- 3 input functions                    ; 831                      ;
;     -- <=2 input functions                  ; 1518                     ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 2450                     ;
;     -- arithmetic mode                      ; 818                      ;
;                                             ;                          ;
; Total registers                             ; 530                      ;
;     -- Dedicated logic registers            ; 530                      ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 144                      ;
; Total memory bits                           ; 1024                     ;
;                                             ;                          ;
; Embedded Multiplier 9-bit elements          ; 0                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 325                      ;
; Total fan-out                               ; 11067                    ;
; Average fan-out                             ; 2.67                     ;
+---------------------------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                            ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |t1                                                                                                                                     ; 3268 (164)          ; 530 (73)                  ; 1024        ; 0            ; 0       ; 0         ; 144  ; 0            ; |t1                                                                                                                                                                                                                                                                                                                                            ; t1                                ; work         ;
;    |SEG7_LUT_8:useg|                                                                                                                    ; 45 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|SEG7_LUT_8:useg                                                                                                                                                                                                                                                                                                                            ; SEG7_LUT_8                        ; work         ;
;       |SEG7_LUT:u0|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|SEG7_LUT_8:useg|SEG7_LUT:u0                                                                                                                                                                                                                                                                                                                ; SEG7_LUT                          ; work         ;
;       |SEG7_LUT:u1|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|SEG7_LUT_8:useg|SEG7_LUT:u1                                                                                                                                                                                                                                                                                                                ; SEG7_LUT                          ; work         ;
;       |SEG7_LUT:u2|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|SEG7_LUT_8:useg|SEG7_LUT:u2                                                                                                                                                                                                                                                                                                                ; SEG7_LUT                          ; work         ;
;       |SEG7_LUT:u3|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|SEG7_LUT_8:useg|SEG7_LUT:u3                                                                                                                                                                                                                                                                                                                ; SEG7_LUT                          ; work         ;
;       |SEG7_LUT:u4|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|SEG7_LUT_8:useg|SEG7_LUT:u4                                                                                                                                                                                                                                                                                                                ; SEG7_LUT                          ; work         ;
;       |SEG7_LUT:u5|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|SEG7_LUT_8:useg|SEG7_LUT:u5                                                                                                                                                                                                                                                                                                                ; SEG7_LUT                          ; work         ;
;       |SEG7_LUT:u6|                                                                                                                     ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|SEG7_LUT_8:useg|SEG7_LUT:u6                                                                                                                                                                                                                                                                                                                ; SEG7_LUT                          ; work         ;
;    |lpm_divide:Div0|                                                                                                                    ; 32 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|lpm_divide:Div0                                                                                                                                                                                                                                                                                                                            ; lpm_divide                        ; work         ;
;       |lpm_divide_hhm:auto_generated|                                                                                                   ; 32 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|lpm_divide:Div0|lpm_divide_hhm:auto_generated                                                                                                                                                                                                                                                                                              ; lpm_divide_hhm                    ; work         ;
;          |sign_div_unsign_9kh:divider|                                                                                                  ; 32 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|lpm_divide:Div0|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider                                                                                                                                                                                                                                                                  ; sign_div_unsign_9kh               ; work         ;
;             |alt_u_div_64f:divider|                                                                                                     ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|lpm_divide:Div0|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider                                                                                                                                                                                                                                            ; alt_u_div_64f                     ; work         ;
;    |lpm_divide:Div1|                                                                                                                    ; 122 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|lpm_divide:Div1                                                                                                                                                                                                                                                                                                                            ; lpm_divide                        ; work         ;
;       |lpm_divide_0jm:auto_generated|                                                                                                   ; 122 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|lpm_divide:Div1|lpm_divide_0jm:auto_generated                                                                                                                                                                                                                                                                                              ; lpm_divide_0jm                    ; work         ;
;          |sign_div_unsign_olh:divider|                                                                                                  ; 122 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider                                                                                                                                                                                                                                                                  ; sign_div_unsign_olh               ; work         ;
;             |alt_u_div_47f:divider|                                                                                                     ; 122 (122)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider                                                                                                                                                                                                                                            ; alt_u_div_47f                     ; work         ;
;    |lpm_divide:Div3|                                                                                                                    ; 47 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|lpm_divide:Div3                                                                                                                                                                                                                                                                                                                            ; lpm_divide                        ; work         ;
;       |lpm_divide_uim:auto_generated|                                                                                                   ; 47 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|lpm_divide:Div3|lpm_divide_uim:auto_generated                                                                                                                                                                                                                                                                                              ; lpm_divide_uim                    ; work         ;
;          |sign_div_unsign_mlh:divider|                                                                                                  ; 47 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|lpm_divide:Div3|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider                                                                                                                                                                                                                                                                  ; sign_div_unsign_mlh               ; work         ;
;             |alt_u_div_07f:divider|                                                                                                     ; 47 (47)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|lpm_divide:Div3|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider                                                                                                                                                                                                                                            ; alt_u_div_07f                     ; work         ;
;    |lpm_divide:Div4|                                                                                                                    ; 181 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|lpm_divide:Div4                                                                                                                                                                                                                                                                                                                            ; lpm_divide                        ; work         ;
;       |lpm_divide_ikm:auto_generated|                                                                                                   ; 181 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|lpm_divide:Div4|lpm_divide_ikm:auto_generated                                                                                                                                                                                                                                                                                              ; lpm_divide_ikm                    ; work         ;
;          |sign_div_unsign_anh:divider|                                                                                                  ; 181 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider                                                                                                                                                                                                                                                                  ; sign_div_unsign_anh               ; work         ;
;             |alt_u_div_8af:divider|                                                                                                     ; 181 (181)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider                                                                                                                                                                                                                                            ; alt_u_div_8af                     ; work         ;
;    |lpm_divide:Div6|                                                                                                                    ; 33 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|lpm_divide:Div6                                                                                                                                                                                                                                                                                                                            ; lpm_divide                        ; work         ;
;       |lpm_divide_3jm:auto_generated|                                                                                                   ; 33 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|lpm_divide:Div6|lpm_divide_3jm:auto_generated                                                                                                                                                                                                                                                                                              ; lpm_divide_3jm                    ; work         ;
;          |sign_div_unsign_rlh:divider|                                                                                                  ; 33 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|lpm_divide:Div6|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider                                                                                                                                                                                                                                                                  ; sign_div_unsign_rlh               ; work         ;
;             |alt_u_div_a7f:divider|                                                                                                     ; 33 (33)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|lpm_divide:Div6|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider                                                                                                                                                                                                                                            ; alt_u_div_a7f                     ; work         ;
;    |lpm_divide:Mod0|                                                                                                                    ; 511 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                                            ; lpm_divide                        ; work         ;
;       |lpm_divide_5bm:auto_generated|                                                                                                   ; 511 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|lpm_divide:Mod0|lpm_divide_5bm:auto_generated                                                                                                                                                                                                                                                                                              ; lpm_divide_5bm                    ; work         ;
;          |sign_div_unsign_qlh:divider|                                                                                                  ; 511 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider                                                                                                                                                                                                                                                                  ; sign_div_unsign_qlh               ; work         ;
;             |alt_u_div_87f:divider|                                                                                                     ; 511 (511)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider                                                                                                                                                                                                                                            ; alt_u_div_87f                     ; work         ;
;    |lpm_divide:Mod1|                                                                                                                    ; 37 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|lpm_divide:Mod1                                                                                                                                                                                                                                                                                                                            ; lpm_divide                        ; work         ;
;       |lpm_divide_k9m:auto_generated|                                                                                                   ; 37 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|lpm_divide:Mod1|lpm_divide_k9m:auto_generated                                                                                                                                                                                                                                                                                              ; lpm_divide_k9m                    ; work         ;
;          |sign_div_unsign_9kh:divider|                                                                                                  ; 37 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|lpm_divide:Mod1|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider                                                                                                                                                                                                                                                                  ; sign_div_unsign_9kh               ; work         ;
;             |alt_u_div_64f:divider|                                                                                                     ; 37 (37)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|lpm_divide:Mod1|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider                                                                                                                                                                                                                                            ; alt_u_div_64f                     ; work         ;
;    |lpm_divide:Mod3|                                                                                                                    ; 766 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|lpm_divide:Mod3                                                                                                                                                                                                                                                                                                                            ; lpm_divide                        ; work         ;
;       |lpm_divide_icm:auto_generated|                                                                                                   ; 766 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|lpm_divide:Mod3|lpm_divide_icm:auto_generated                                                                                                                                                                                                                                                                                              ; lpm_divide_icm                    ; work         ;
;          |sign_div_unsign_7nh:divider|                                                                                                  ; 766 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|lpm_divide:Mod3|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider                                                                                                                                                                                                                                                                  ; sign_div_unsign_7nh               ; work         ;
;             |alt_u_div_2af:divider|                                                                                                     ; 766 (766)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|lpm_divide:Mod3|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider                                                                                                                                                                                                                                            ; alt_u_div_2af                     ; work         ;
;    |lpm_divide:Mod4|                                                                                                                    ; 52 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|lpm_divide:Mod4                                                                                                                                                                                                                                                                                                                            ; lpm_divide                        ; work         ;
;       |lpm_divide_1bm:auto_generated|                                                                                                   ; 52 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|lpm_divide:Mod4|lpm_divide_1bm:auto_generated                                                                                                                                                                                                                                                                                              ; lpm_divide_1bm                    ; work         ;
;          |sign_div_unsign_mlh:divider|                                                                                                  ; 52 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|lpm_divide:Mod4|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider                                                                                                                                                                                                                                                                  ; sign_div_unsign_mlh               ; work         ;
;             |alt_u_div_07f:divider|                                                                                                     ; 52 (52)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|lpm_divide:Mod4|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider                                                                                                                                                                                                                                            ; alt_u_div_07f                     ; work         ;
;    |lpm_divide:Mod6|                                                                                                                    ; 799 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|lpm_divide:Mod6                                                                                                                                                                                                                                                                                                                            ; lpm_divide                        ; work         ;
;       |lpm_divide_ncm:auto_generated|                                                                                                   ; 799 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|lpm_divide:Mod6|lpm_divide_ncm:auto_generated                                                                                                                                                                                                                                                                                              ; lpm_divide_ncm                    ; work         ;
;          |sign_div_unsign_cnh:divider|                                                                                                  ; 799 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|lpm_divide:Mod6|lpm_divide_ncm:auto_generated|sign_div_unsign_cnh:divider                                                                                                                                                                                                                                                                  ; sign_div_unsign_cnh               ; work         ;
;             |alt_u_div_caf:divider|                                                                                                     ; 799 (799)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|lpm_divide:Mod6|lpm_divide_ncm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_caf:divider                                                                                                                                                                                                                                            ; alt_u_div_caf                     ; work         ;
;    |lpm_divide:Mod7|                                                                                                                    ; 38 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|lpm_divide:Mod7                                                                                                                                                                                                                                                                                                                            ; lpm_divide                        ; work         ;
;       |lpm_divide_6bm:auto_generated|                                                                                                   ; 38 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|lpm_divide:Mod7|lpm_divide_6bm:auto_generated                                                                                                                                                                                                                                                                                              ; lpm_divide_6bm                    ; work         ;
;          |sign_div_unsign_rlh:divider|                                                                                                  ; 38 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|lpm_divide:Mod7|lpm_divide_6bm:auto_generated|sign_div_unsign_rlh:divider                                                                                                                                                                                                                                                                  ; sign_div_unsign_rlh               ; work         ;
;             |alt_u_div_a7f:divider|                                                                                                     ; 38 (38)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|lpm_divide:Mod7|lpm_divide_6bm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider                                                                                                                                                                                                                                            ; alt_u_div_a7f                     ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 129 (1)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 128 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 128 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 128 (1)             ; 91 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 127 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 127 (88)            ; 86 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 312 (2)             ; 366 (16)                  ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 310 (0)             ; 350 (0)                   ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 310 (88)            ; 350 (106)                 ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 17 (0)              ; 46 (46)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_ssc:auto_generated|                                                                                              ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_ssc:auto_generated                                                                                                                              ; mux_ssc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_6224:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6224:auto_generated                                                                                                                                                 ; altsyncram_6224                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 59 (59)             ; 44 (44)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 20 (1)              ; 56 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 16 (0)              ; 40 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 16 (0)              ; 16 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 3 (3)               ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 65 (8)              ; 53 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 3 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_vei:auto_generated|                                                                                             ; 3 (3)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_vei:auto_generated                                                             ; cntr_vei                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_i6j:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated                                                                                      ; cntr_i6j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_egi:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                            ; cntr_egi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |t1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6224:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                     ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                         ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |t1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |t1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |t1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |t1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |t1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                          ; Reason for Removal                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                       ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Total Number of Removed Registers = 18                                                                                                                                                 ;                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15] ; Stuck at GND              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14], ;
;                                                                                                                                                              ; due to stuck port data_in ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 530   ;
; Number of registers using Synchronous Clear  ; 48    ;
; Number of registers using Synchronous Load   ; 61    ;
; Number of registers using Asynchronous Clear ; 161   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 324   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 10                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |t1|num[1]                                                                                                                                                                                                                                                                                                                                                   ;
; 5:1                ; 28 bits   ; 84 LEs        ; 56 LEs               ; 28 LEs                 ; Yes        ; |t1|num[25]                                                                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |t1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |t1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |t1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |t1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |t1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |t1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                                                                                                                                                        ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |t1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                                                                                             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; No         ; |t1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                                                                                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |t1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |t1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |t1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |t1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |t1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |t1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux4_1:u_rst_time ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; width          ; 32    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                  ;
+-------------------------------------------------+-----------------------------------------------+----------------+
; Parameter Name                                  ; Value                                         ; Type           ;
+-------------------------------------------------+-----------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                 ; String         ;
; sld_node_info                                   ; 805334528                                     ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                               ; String         ;
; SLD_IP_VERSION                                  ; 6                                             ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                             ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                             ; Signed Integer ;
; sld_data_bits                                   ; 8                                             ; Untyped        ;
; sld_trigger_bits                                ; 8                                             ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                            ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                         ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                         ; Signed Integer ;
; sld_incremental_routing                         ; 1                                             ; Untyped        ;
; sld_sample_depth                                ; 128                                           ; Untyped        ;
; sld_segment_size                                ; 128                                           ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                          ; Untyped        ;
; sld_state_bits                                  ; 11                                            ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                             ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                             ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                             ; Signed Integer ;
; sld_trigger_level                               ; 1                                             ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                             ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                             ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                             ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                             ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                             ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                      ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                             ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                             ; Untyped        ;
; sld_ram_pipeline                                ; 0                                             ; Untyped        ;
; sld_counter_pipeline                            ; 0                                             ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                             ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                          ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                          ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                          ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                          ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                          ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                          ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                          ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                          ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                          ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                          ; String         ;
; sld_inversion_mask_length                       ; 45                                            ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                             ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                     ; String         ;
; sld_state_flow_use_generated                    ; 0                                             ; Untyped        ;
; sld_current_resource_width                      ; 1                                             ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                           ; Untyped        ;
; sld_storage_qualifier_bits                      ; 8                                             ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                             ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                           ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                             ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                             ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                         ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                             ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                             ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                             ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 6              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_5bm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_k9m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_hhm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod3 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 12             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_icm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                ;
; LPM_WIDTHD             ; 6              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_0jm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod4 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_1bm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div3 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_uim ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod6 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 17             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_ncm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div4 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                ;
; LPM_WIDTHD             ; 12             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_ikm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod7 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_6bm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div6 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_3jm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux4_1:u_rst_time"                                                                                                                                   ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                        ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; D0         ; Input  ; Warning  ; Input port expression (28 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "D0[31..28]" will be connected to GND. ;
; D0[19..18] ; Input  ; Info     ; Stuck at VCC                                                                                                                                   ;
; D0[9..8]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                   ;
; D0[27..23] ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; D0[21..20] ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; D0[17..15] ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; D0[13..12] ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; D0[5..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; D0[26]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                   ;
; D0[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                   ;
; D0[15]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                   ;
; D0[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; D0[11]     ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; D0[10]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                   ;
; D1         ; Input  ; Warning  ; Input port expression (28 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "D1[31..28]" will be connected to GND. ;
; D1[18..15] ; Input  ; Info     ; Stuck at VCC                                                                                                                                   ;
; D1[27..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; D1[12..9]  ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; D1[7..6]   ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; D1[4..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; D1[18]     ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; D1[17]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                   ;
; D1[12]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                   ;
; D1[9]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                   ;
; D2         ; Input  ; Warning  ; Input port expression (28 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "D2[31..28]" will be connected to GND. ;
; D2[15..14] ; Input  ; Info     ; Stuck at VCC                                                                                                                                   ;
; D2[9..8]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                   ;
; D2[27..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; D2[13..10] ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; D2[3..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; D2[11]     ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; D2[10]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                   ;
; D2[9]      ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; D2[8]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                   ;
; D3         ; Input  ; Warning  ; Input port expression (28 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "D3[31..28]" will be connected to GND. ;
; D3[9..7]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                   ;
; D3[27..13] ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; D3[11..10] ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; D3[6..4]   ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; D3[2..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; D3[16]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                   ;
; D3[7]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                   ;
; Y          ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (28 bits) it drives; bit(s) "Y[31..28]" have no fanouts                       ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "SEG7_LUT_8:useg"    ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; iDIG[31..29] ; Input ; Info     ; Stuck at GND ;
; iDIG[27..26] ; Input ; Info     ; Stuck at GND ;
+--------------+-------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock_all:uc|divider_10:clk7"                                                                                ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; count_10 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock_all:uc|divider_10:clk6"                                                                                ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; count_10 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock_all:uc|divider_10:clk5"                                                                                ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; count_10 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock_all:uc|divider_10:clk4"                                                                                ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; count_10 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock_all:uc|divider_10:clk3"                                                                                ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; count_10 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock_all:uc|divider_10:clk2"                                                                                ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; count_10 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock_all:uc|divider_10:clk1"                                                                                ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; count_10 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock_all:uc|divider_50:clk0"                                                                                ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; count_50 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock_all:uc"                                                                                                    ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; clock_1MHz   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; clock_100ms  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; clock_10ms   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; clock_1s     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; clock_100kHz ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; clock_10kHz  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; clock_1kHz   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; clock_100Hz  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; clock_10Hz   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; clock_1Hz    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; clock_01Hz   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; clock_1ms    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; clock_100us  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; clock_10us   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; clock_1us    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 8                   ; 8                ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 144                         ;
; cycloneiii_ff         ; 73                          ;
;     ENA               ; 32                          ;
;     plain             ; 41                          ;
; cycloneiii_io_obuf    ; 36                          ;
; cycloneiii_lcell_comb ; 2836                        ;
;     arith             ; 747                         ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 63                          ;
;         3 data inputs ; 680                         ;
;     normal            ; 2089                        ;
;         0 data inputs ; 99                          ;
;         1 data inputs ; 20                          ;
;         2 data inputs ; 1213                        ;
;         3 data inputs ; 26                          ;
;         4 data inputs ; 731                         ;
;                       ;                             ;
; Max LUT depth         ; 81.20                       ;
; Average LUT depth     ; 67.48                       ;
+-----------------------+-----------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0 ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; boundary_port         ; 124                                                    ;
; cycloneiii_ff         ; 366                                                    ;
;     CLR               ; 42                                                     ;
;     ENA               ; 103                                                    ;
;     ENA CLR           ; 81                                                     ;
;     ENA SCLR SLD      ; 36                                                     ;
;     ENA SLD           ; 8                                                      ;
;     SLD               ; 7                                                      ;
;     plain             ; 89                                                     ;
; cycloneiii_lcell_comb ; 312                                                    ;
;     arith             ; 63                                                     ;
;         2 data inputs ; 62                                                     ;
;         3 data inputs ; 1                                                      ;
;     normal            ; 249                                                    ;
;         0 data inputs ; 5                                                      ;
;         1 data inputs ; 6                                                      ;
;         2 data inputs ; 19                                                     ;
;         3 data inputs ; 88                                                     ;
;         4 data inputs ; 131                                                    ;
; cycloneiii_ram_block  ; 8                                                      ;
;                       ;                                                        ;
; Max LUT depth         ; 4.30                                                   ;
; Average LUT depth     ; 2.06                                                   ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 107                                      ;
; cycloneiii_ff         ; 91                                       ;
;     CLR               ; 4                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 33                                       ;
;     ENA CLR SLD       ; 1                                        ;
;     ENA SCLR          ; 5                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 129                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 121                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 21                                       ;
;         3 data inputs ; 36                                       ;
;         4 data inputs ; 57                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 1.87                                     ;
+-----------------------+------------------------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; Top                            ; 00:00:04     ;
; sld_signaltap:auto_signaltap_0 ; 00:00:00     ;
; sld_hub:auto_hub               ; 00:00:00     ;
+--------------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                          ;
+---------------------------------------+--------------+-----------+--------------------------------+-------------------+---------------------------------------+---------+
; Name                                  ; Type         ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                     ; Details ;
+---------------------------------------+--------------+-----------+--------------------------------+-------------------+---------------------------------------+---------+
; CLOCK_50                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; CLOCK_50                              ; N/A     ;
; SEG7_LUT_8:useg|SEG7_LUT:u0|WideOr0~0 ; post-fitting ; connected ; Top                            ; post-synthesis    ; SEG7_LUT_8:useg|SEG7_LUT:u0|WideOr0~0 ; N/A     ;
; SEG7_LUT_8:useg|SEG7_LUT:u0|WideOr0~0 ; post-fitting ; connected ; Top                            ; post-synthesis    ; SEG7_LUT_8:useg|SEG7_LUT:u0|WideOr0~0 ; N/A     ;
; SEG7_LUT_8:useg|SEG7_LUT:u0|WideOr1~0 ; post-fitting ; connected ; Top                            ; post-synthesis    ; SEG7_LUT_8:useg|SEG7_LUT:u0|WideOr1~0 ; N/A     ;
; SEG7_LUT_8:useg|SEG7_LUT:u0|WideOr1~0 ; post-fitting ; connected ; Top                            ; post-synthesis    ; SEG7_LUT_8:useg|SEG7_LUT:u0|WideOr1~0 ; N/A     ;
; SEG7_LUT_8:useg|SEG7_LUT:u0|WideOr2~0 ; post-fitting ; connected ; Top                            ; post-synthesis    ; SEG7_LUT_8:useg|SEG7_LUT:u0|WideOr2~0 ; N/A     ;
; SEG7_LUT_8:useg|SEG7_LUT:u0|WideOr2~0 ; post-fitting ; connected ; Top                            ; post-synthesis    ; SEG7_LUT_8:useg|SEG7_LUT:u0|WideOr2~0 ; N/A     ;
; SEG7_LUT_8:useg|SEG7_LUT:u0|WideOr3~0 ; post-fitting ; connected ; Top                            ; post-synthesis    ; SEG7_LUT_8:useg|SEG7_LUT:u0|WideOr3~0 ; N/A     ;
; SEG7_LUT_8:useg|SEG7_LUT:u0|WideOr3~0 ; post-fitting ; connected ; Top                            ; post-synthesis    ; SEG7_LUT_8:useg|SEG7_LUT:u0|WideOr3~0 ; N/A     ;
; SEG7_LUT_8:useg|SEG7_LUT:u0|WideOr4~0 ; post-fitting ; connected ; Top                            ; post-synthesis    ; SEG7_LUT_8:useg|SEG7_LUT:u0|WideOr4~0 ; N/A     ;
; SEG7_LUT_8:useg|SEG7_LUT:u0|WideOr4~0 ; post-fitting ; connected ; Top                            ; post-synthesis    ; SEG7_LUT_8:useg|SEG7_LUT:u0|WideOr4~0 ; N/A     ;
; SEG7_LUT_8:useg|SEG7_LUT:u0|WideOr5~0 ; post-fitting ; connected ; Top                            ; post-synthesis    ; SEG7_LUT_8:useg|SEG7_LUT:u0|WideOr5~0 ; N/A     ;
; SEG7_LUT_8:useg|SEG7_LUT:u0|WideOr5~0 ; post-fitting ; connected ; Top                            ; post-synthesis    ; SEG7_LUT_8:useg|SEG7_LUT:u0|WideOr5~0 ; N/A     ;
; SEG7_LUT_8:useg|SEG7_LUT:u0|WideOr6~0 ; post-fitting ; connected ; Top                            ; post-synthesis    ; SEG7_LUT_8:useg|SEG7_LUT:u0|WideOr6~0 ; N/A     ;
; SEG7_LUT_8:useg|SEG7_LUT:u0|WideOr6~0 ; post-fitting ; connected ; Top                            ; post-synthesis    ; SEG7_LUT_8:useg|SEG7_LUT:u0|WideOr6~0 ; N/A     ;
; auto_signaltap_0|gnd                  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A     ;
; auto_signaltap_0|gnd                  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A     ;
; auto_signaltap_0|gnd                  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A     ;
; auto_signaltap_0|gnd                  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A     ;
; auto_signaltap_0|gnd                  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A     ;
; auto_signaltap_0|gnd                  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A     ;
; auto_signaltap_0|gnd                  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A     ;
; auto_signaltap_0|gnd                  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A     ;
; auto_signaltap_0|gnd                  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A     ;
; auto_signaltap_0|gnd                  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A     ;
; counter_1~42                          ; post-fitting ; connected ; Top                            ; post-synthesis    ; counter_1~42                          ; N/A     ;
; counter_1~42                          ; post-fitting ; connected ; Top                            ; post-synthesis    ; counter_1~42                          ; N/A     ;
+---------------------------------------+--------------+-----------+--------------------------------+-------------------+---------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Fri May 14 10:03:06 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off t1 -c t1
Critical Warning (138067): Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically.
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 3 design units, including 3 entities, in source file clock_all.v
    Info (12023): Found entity 1: clock_all File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/clock_all.v Line: 4
    Info (12023): Found entity 2: divider_10 File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/clock_all.v Line: 56
    Info (12023): Found entity 3: divider_50 File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/clock_all.v Line: 76
Info (12021): Found 1 design units, including 1 entities, in source file clock_timer.v
    Info (12023): Found entity 1: clock_timer File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/clock_timer.v Line: 4
Info (12021): Found 2 design units, including 2 entities, in source file seg7_lut_8.v
    Info (12023): Found entity 1: SEG7_LUT_8 File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/SEG7_LUT_8.v Line: 1
    Info (12023): Found entity 2: SEG7_LUT File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/SEG7_LUT_8.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file demux1_4.v
    Info (12023): Found entity 1: demux1_4 File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/demux1_4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux4_1.v
    Info (12023): Found entity 1: mux4_1 File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/mux4_1.v Line: 1
Warning (12125): Using design file t1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: t1 File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 6
Info (12127): Elaborating entity "t1" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at t1.v(86): truncated value with size 32 to match size of target (4) File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 86
Warning (10230): Verilog HDL assignment warning at t1.v(87): truncated value with size 32 to match size of target (4) File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 87
Warning (10230): Verilog HDL assignment warning at t1.v(89): truncated value with size 32 to match size of target (4) File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 89
Warning (10230): Verilog HDL assignment warning at t1.v(90): truncated value with size 32 to match size of target (4) File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 90
Warning (10230): Verilog HDL assignment warning at t1.v(92): truncated value with size 32 to match size of target (4) File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 92
Warning (10230): Verilog HDL assignment warning at t1.v(93): truncated value with size 32 to match size of target (4) File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 93
Warning (10230): Verilog HDL assignment warning at t1.v(142): truncated value with size 32 to match size of target (1) File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 142
Warning (10230): Verilog HDL assignment warning at t1.v(147): truncated value with size 32 to match size of target (28) File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 147
Warning (10034): Output port "LEDG" at t1.v(52) has no driver File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 52
Info (12128): Elaborating entity "clock_all" for hierarchy "clock_all:uc" File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 108
Info (12128): Elaborating entity "divider_50" for hierarchy "clock_all:uc|divider_50:clk0" File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/clock_all.v Line: 44
Warning (10230): Verilog HDL assignment warning at clock_all.v(92): truncated value with size 32 to match size of target (6) File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/clock_all.v Line: 92
Info (12128): Elaborating entity "divider_10" for hierarchy "clock_all:uc|divider_10:clk1" File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/clock_all.v Line: 45
Warning (10230): Verilog HDL assignment warning at clock_all.v(72): truncated value with size 32 to match size of target (4) File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/clock_all.v Line: 72
Info (12128): Elaborating entity "SEG7_LUT_8" for hierarchy "SEG7_LUT_8:useg" File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 120
Info (12128): Elaborating entity "SEG7_LUT" for hierarchy "SEG7_LUT_8:useg|SEG7_LUT:u0" File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/SEG7_LUT_8.v Line: 6
Info (12128): Elaborating entity "mux4_1" for hierarchy "mux4_1:u_rst_time" File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 124
Warning (10235): Verilog HDL Always Construct warning at mux4_1.v(12): variable "s0" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/mux4_1.v Line: 12
Critical Warning (138067): Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically.
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6224.tdf
    Info (12023): Found entity 1: altsyncram_6224 File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/altsyncram_6224.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf
    Info (12023): Found entity 1: mux_ssc File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/mux_ssc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/decode_dvf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vei.tdf
    Info (12023): Found entity 1: cntr_vei File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/cntr_vei.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf
    Info (12023): Found entity 1: cntr_i6j File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/cntr_i6j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/cntr_egi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/cmpr_qgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/cntr_23j.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/cmpr_ngc.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2021.05.14.10:03:21 Progress: Loading slda4b0afb8/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda4b0afb8/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/ip/slda4b0afb8/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda4b0afb8/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/ip/slda4b0afb8/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda4b0afb8/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/ip/slda4b0afb8/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda4b0afb8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/ip/slda4b0afb8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/slda4b0afb8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/ip/slda4b0afb8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/ip/slda4b0afb8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda4b0afb8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/ip/slda4b0afb8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (278001): Inferred 11 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod0" File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 86
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod1" File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 86
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div0" File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 87
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod3" File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 89
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div1" File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 89
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod4" File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 89
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div3" File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 90
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod6" File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 92
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div4" File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 92
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod7" File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 92
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div6" File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 93
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod0" File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 86
Info (12133): Instantiated megafunction "lpm_divide:Mod0" with the following parameter: File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 86
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_5bm.tdf
    Info (12023): Found entity 1: lpm_divide_5bm File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/lpm_divide_5bm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_qlh File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/sign_div_unsign_qlh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_87f.tdf
    Info (12023): Found entity 1: alt_u_div_87f File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/alt_u_div_87f.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/add_sub_7pc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/add_sub_8pc.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod1" File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 86
Info (12133): Instantiated megafunction "lpm_divide:Mod1" with the following parameter: File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 86
    Info (12134): Parameter "LPM_WIDTHN" = "6"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_k9m.tdf
    Info (12023): Found entity 1: lpm_divide_k9m File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/lpm_divide_k9m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9kh File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/sign_div_unsign_9kh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_64f.tdf
    Info (12023): Found entity 1: alt_u_div_64f File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/alt_u_div_64f.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div0" File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 87
Info (12133): Instantiated megafunction "lpm_divide:Div0" with the following parameter: File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 87
    Info (12134): Parameter "LPM_WIDTHN" = "6"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_hhm.tdf
    Info (12023): Found entity 1: lpm_divide_hhm File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/lpm_divide_hhm.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod3" File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 89
Info (12133): Instantiated megafunction "lpm_divide:Mod3" with the following parameter: File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 89
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "12"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_icm.tdf
    Info (12023): Found entity 1: lpm_divide_icm File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/lpm_divide_icm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_7nh File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/sign_div_unsign_7nh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_2af.tdf
    Info (12023): Found entity 1: alt_u_div_2af File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/alt_u_div_2af.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div1" File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 89
Info (12133): Instantiated megafunction "lpm_divide:Div1" with the following parameter: File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 89
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_0jm.tdf
    Info (12023): Found entity 1: lpm_divide_0jm File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/lpm_divide_0jm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info (12023): Found entity 1: sign_div_unsign_olh File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/sign_div_unsign_olh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf
    Info (12023): Found entity 1: alt_u_div_47f File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/alt_u_div_47f.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod4" File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 89
Info (12133): Instantiated megafunction "lpm_divide:Mod4" with the following parameter: File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 89
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_1bm.tdf
    Info (12023): Found entity 1: lpm_divide_1bm File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/lpm_divide_1bm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_mlh File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/sign_div_unsign_mlh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_07f.tdf
    Info (12023): Found entity 1: alt_u_div_07f File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/alt_u_div_07f.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div3" File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 90
Info (12133): Instantiated megafunction "lpm_divide:Div3" with the following parameter: File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 90
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_uim.tdf
    Info (12023): Found entity 1: lpm_divide_uim File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/lpm_divide_uim.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod6" File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 92
Info (12133): Instantiated megafunction "lpm_divide:Mod6" with the following parameter: File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 92
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "17"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ncm.tdf
    Info (12023): Found entity 1: lpm_divide_ncm File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/lpm_divide_ncm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_cnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_cnh File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/sign_div_unsign_cnh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_caf.tdf
    Info (12023): Found entity 1: alt_u_div_caf File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/alt_u_div_caf.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div4" File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 92
Info (12133): Instantiated megafunction "lpm_divide:Div4" with the following parameter: File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 92
    Info (12134): Parameter "LPM_WIDTHN" = "17"
    Info (12134): Parameter "LPM_WIDTHD" = "12"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ikm.tdf
    Info (12023): Found entity 1: lpm_divide_ikm File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/lpm_divide_ikm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf
    Info (12023): Found entity 1: sign_div_unsign_anh File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/sign_div_unsign_anh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_8af.tdf
    Info (12023): Found entity 1: alt_u_div_8af File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/alt_u_div_8af.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod7" File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 92
Info (12133): Instantiated megafunction "lpm_divide:Mod7" with the following parameter: File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 92
    Info (12134): Parameter "LPM_WIDTHN" = "17"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_6bm.tdf
    Info (12023): Found entity 1: lpm_divide_6bm File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/lpm_divide_6bm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_rlh File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/sign_div_unsign_rlh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_a7f.tdf
    Info (12023): Found entity 1: alt_u_div_a7f File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/alt_u_div_a7f.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div6" File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 93
Info (12133): Instantiated megafunction "lpm_divide:Div6" with the following parameter: File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 93
    Info (12134): Parameter "LPM_WIDTHN" = "17"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_3jm.tdf
    Info (12023): Found entity 1: lpm_divide_3jm File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/lpm_divide_3jm.tdf Line: 24
Warning (12241): 10 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO[0]" has no driver File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 72
    Warning (13040): bidirectional pin "GPIO[1]" has no driver File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 72
    Warning (13040): bidirectional pin "GPIO[2]" has no driver File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 72
    Warning (13040): bidirectional pin "GPIO[3]" has no driver File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 72
    Warning (13040): bidirectional pin "GPIO[4]" has no driver File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 72
    Warning (13040): bidirectional pin "GPIO[5]" has no driver File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 72
    Warning (13040): bidirectional pin "GPIO[6]" has no driver File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 72
    Warning (13040): bidirectional pin "GPIO[7]" has no driver File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 72
    Warning (13040): bidirectional pin "GPIO[8]" has no driver File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 72
    Warning (13040): bidirectional pin "GPIO[9]" has no driver File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 72
    Warning (13040): bidirectional pin "GPIO[10]" has no driver File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 72
    Warning (13040): bidirectional pin "GPIO[11]" has no driver File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 72
    Warning (13040): bidirectional pin "GPIO[12]" has no driver File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 72
    Warning (13040): bidirectional pin "GPIO[13]" has no driver File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 72
    Warning (13040): bidirectional pin "GPIO[14]" has no driver File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 72
    Warning (13040): bidirectional pin "GPIO[15]" has no driver File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 72
    Warning (13040): bidirectional pin "GPIO[16]" has no driver File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 72
    Warning (13040): bidirectional pin "GPIO[17]" has no driver File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 72
    Warning (13040): bidirectional pin "GPIO[18]" has no driver File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 72
    Warning (13040): bidirectional pin "GPIO[19]" has no driver File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 72
    Warning (13040): bidirectional pin "GPIO[20]" has no driver File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 72
    Warning (13040): bidirectional pin "GPIO[21]" has no driver File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 72
    Warning (13040): bidirectional pin "GPIO[22]" has no driver File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 72
    Warning (13040): bidirectional pin "GPIO[23]" has no driver File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 72
    Warning (13040): bidirectional pin "GPIO[24]" has no driver File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 72
    Warning (13040): bidirectional pin "GPIO[25]" has no driver File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 72
    Warning (13040): bidirectional pin "GPIO[26]" has no driver File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 72
    Warning (13040): bidirectional pin "GPIO[27]" has no driver File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 72
    Warning (13040): bidirectional pin "GPIO[28]" has no driver File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 72
    Warning (13040): bidirectional pin "GPIO[29]" has no driver File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 72
    Warning (13040): bidirectional pin "GPIO[30]" has no driver File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 72
    Warning (13040): bidirectional pin "GPIO[31]" has no driver File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 72
    Warning (13040): bidirectional pin "GPIO[32]" has no driver File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 72
    Warning (13040): bidirectional pin "GPIO[33]" has no driver File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 72
    Warning (13040): bidirectional pin "GPIO[34]" has no driver File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 72
    Warning (13040): bidirectional pin "GPIO[35]" has no driver File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 72
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDG[0]" is stuck at GND File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 52
    Warning (13410): Pin "LEDG[1]" is stuck at GND File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 52
    Warning (13410): Pin "LEDG[2]" is stuck at GND File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 52
    Warning (13410): Pin "LEDG[3]" is stuck at GND File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 52
    Warning (13410): Pin "LEDG[4]" is stuck at GND File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 52
    Warning (13410): Pin "LEDG[5]" is stuck at GND File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 52
    Warning (13410): Pin "LEDG[6]" is stuck at GND File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 52
    Warning (13410): Pin "LEDG[7]" is stuck at GND File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 52
    Warning (13410): Pin "LEDG[8]" is stuck at GND File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 52
    Warning (13410): Pin "HEX6[1]" is stuck at GND File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 68
    Warning (13410): Pin "HEX7[1]" is stuck at GND File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 69
    Warning (13410): Pin "HEX7[2]" is stuck at GND File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 69
    Warning (13410): Pin "HEX7[6]" is stuck at VCC File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 69
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "lpm_divide:Mod4|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_11_result_int[0]~0" File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/alt_u_div_07f.tdf Line: 41
    Info (17048): Logic cell "lpm_divide:Mod4|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_8_result_int[0]~10" File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/alt_u_div_07f.tdf Line: 76
    Info (17048): Logic cell "lpm_divide:Mod4|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_9_result_int[0]~10" File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/alt_u_div_07f.tdf Line: 81
    Info (17048): Logic cell "lpm_divide:Mod4|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_10_result_int[0]~10" File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/alt_u_div_07f.tdf Line: 36
    Info (17048): Logic cell "lpm_divide:Div3|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_8_result_int[0]~10" File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/alt_u_div_07f.tdf Line: 76
    Info (17048): Logic cell "lpm_divide:Div3|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_9_result_int[0]~10" File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/alt_u_div_07f.tdf Line: 81
    Info (17048): Logic cell "lpm_divide:Div3|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_10_result_int[0]~10" File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/alt_u_div_07f.tdf Line: 36
    Info (17048): Logic cell "lpm_divide:Mod7|lpm_divide_6bm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_16_result_int[0]~0" File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/alt_u_div_a7f.tdf Line: 66
    Info (17048): Logic cell "lpm_divide:Mod7|lpm_divide_6bm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_14_result_int[0]~10" File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/alt_u_div_a7f.tdf Line: 56
    Info (17048): Logic cell "lpm_divide:Mod7|lpm_divide_6bm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_15_result_int[0]~10" File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/alt_u_div_a7f.tdf Line: 61
    Info (17048): Logic cell "lpm_divide:Div6|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_14_result_int[0]~10" File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/alt_u_div_a7f.tdf Line: 56
    Info (17048): Logic cell "lpm_divide:Div6|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_15_result_int[0]~10" File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/db/alt_u_div_a7f.tdf Line: 61
Info (13000): Registers with preset signals will power-up high File: c:/program_files/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 356
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (13000): Registers with preset signals will power-up high File: c:/program_files/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 49 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 48
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 49
Info (21057): Implemented 3648 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 28 input pins
    Info (21059): Implemented 84 output pins
    Info (21060): Implemented 36 bidirectional pins
    Info (21061): Implemented 3491 logic cells
    Info (21064): Implemented 8 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 71 warnings
    Info: Peak virtual memory: 4905 megabytes
    Info: Processing ended: Fri May 14 10:03:38 2021
    Info: Elapsed time: 00:00:32
    Info: Total CPU time (on all processors): 00:00:51


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.map.smsg.


