$date
	Thu Apr 24 03:52:50 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! bench_initlcd $end
$var wire 1 " bench_rwlcd $end
$var wire 1 # bench_rslcd $end
$var wire 1 $ bench_resetlcd $end
$var wire 1 % bench_lcdreset $end
$var wire 1 & bench_lcdhome $end
$var wire 8 ' bench_lcddatin [7:0] $end
$var wire 1 ( bench_lcddata $end
$var wire 4 ) bench_lcdd [3:0] $end
$var wire 1 * bench_lcdclear $end
$var wire 1 + bench_lcdaddr $end
$var wire 1 , bench_homelcd $end
$var wire 1 - bench_elcd $end
$var wire 1 . bench_datalcd $end
$var wire 1 / bench_clearlcd $end
$var wire 1 0 bench_addrlcd $end
$var wire 1 1 bench_CCLK $end
$var reg 1 2 bench_reset $end
$var reg 14 3 indata_array [0:13] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 3
x2
x1
x0
x/
x.
x-
x,
x+
x*
bx )
x(
bx '
x&
x%
x$
x#
x"
x!
$end
#5
11
1$
0/
1,
0.
10
b100100 '
b11010100100100 3
#10
01
1/
1.
00
b10000001 '
b1111010000001 3
02
#15
0/
b1001 '
b1011000001001 3
#20
b1100011 '
b1011001100011 3
#25
11
1/
0,
10
b1101 '
b11101100001101 3
#30
01
0.
b10001101 '
b1100110001101 3
#35
0$
0/
1,
00
b1100101 '
b10001100101 3
#40
1$
0,
1.
b10010 '
b1001000010010 3
#45
11
0$
10
b1 '
b10001100000001 3
#50
01
1/
1,
0.
b1101 '
b110100001101 3
#55
11
1$
0/
0,
b1110110 '
b11000101110110 3
#60
01
0$
1/
1,
b111101 '
b110100111101 3
#65
1$
0/
1.
b11101101 '
b1011111101101 3
#70
11
b10001100 '
b11011110001100 3
#75
0$
1/
0,
0.
b11111001 '
b10100111111001 3
#80
0/
1,
00
b11000110 '
b10010011000110 3
#85
01
b11000101 '
b10011000101 3
#90
1$
0,
1.
b10101010 '
b1001010101010 3
#95
11
1,
10
b11100101 '
b11011111100101 3
#100
0,
00
b1110111 '
b11001001110111 3
#105
01
1,
b10010 '
b1011000010010 3
#110
1/
0,
10
b10001111 '
b1101110001111 3
#115
11
0$
0.
b11110010 '
b10100111110010 3
#120
01
1$
0/
1,
1.
00
b11001110 '
b1011011001110 3
#125
11
1/
0,
b11101000 '
b11101011101000 3
#130
01
0$
1,
b11000101 '
b111011000101 3
#135
0,
0.
10
b1011100 '
b100101011100 3
#140
11
00
b10111101 '
b10100010111101 3
#145
01
1$
b101101 '
b1100000101101 3
#150
11
0$
0/
1,
1.
b1100101 '
b10011001100101 3
#155
0,
b1100011 '
b10001001100011 3
#160
01
1,
10
b1010 '
b11100001010 3
#165
11
0,
00
b10000000 '
b10001010000000 3
#170
0.
10
b100000 '
b10000100100000 3
#175
01
1,
b10101010 '
b10110101010 3
#180
1/
00
b10011101 '
b110010011101 3
#185
11
1$
1.
b10010110 '
b11111010010110 3
#190
0,
0.
b10011 '
b11100000010011 3
#195
b1101 '
b11100000001101 3
#199
