Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Nov 29 18:36:59 2025
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.469        0.000                      0                 4011        0.097        0.000                      0                 4011        3.750        0.000                       0                  1412  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.469        0.000                      0                 3943        0.097        0.000                      0                 3943        3.750        0.000                       0                  1412  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.191        0.000                      0                   68        0.474        0.000                      0                   68  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.469ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.469ns  (required time - arrival time)
  Source:                 bram_reg_1_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/mem_rdata_q_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.194ns  (logic 3.430ns (37.307%)  route 5.764ns (62.693%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.100ns = ( 15.100 - 10.000 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1411, routed)        1.862     5.464    clk_100mhz_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  bram_reg_1_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.918 f  bram_reg_1_3/DOADO[0]
                         net (fo=3, routed)           1.884     9.802    cpu/bram_rdata_r[14]
    SLICE_X28Y14         LUT6 (Prop_lut6_I1_O)        0.124     9.926 f  cpu/instr_jal_i_8/O
                         net (fo=2, routed)           0.586    10.512    cpu/instr_jal_i_8_n_0
    SLICE_X28Y15         LUT5 (Prop_lut5_I1_O)        0.124    10.636 r  cpu/instr_jal_i_2/O
                         net (fo=64, routed)          0.847    11.483    cpu/instr_jal_i_2_n_0
    SLICE_X37Y17         LUT3 (Prop_lut3_I0_O)        0.124    11.607 r  cpu/mem_rdata_q[23]_i_9/O
                         net (fo=11, routed)          0.611    12.218    cpu/mem_rdata_q[23]_i_9_n_0
    SLICE_X37Y16         LUT5 (Prop_lut5_I4_O)        0.153    12.371 r  cpu/mem_rdata_q[31]_i_14/O
                         net (fo=1, routed)           0.716    13.087    cpu/mem_rdata_q[31]_i_14_n_0
    SLICE_X41Y16         LUT6 (Prop_lut6_I3_O)        0.327    13.414 r  cpu/mem_rdata_q[31]_i_4/O
                         net (fo=1, routed)           0.571    13.985    cpu/mem_rdata_q[31]_i_4_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I1_O)        0.124    14.109 r  cpu/mem_rdata_q[31]_i_1/O
                         net (fo=10, routed)          0.549    14.658    cpu/mem_rdata_q[31]_i_1_n_0
    SLICE_X41Y14         FDRE                                         r  cpu/mem_rdata_q_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1411, routed)        1.678    15.100    cpu/clk_100mhz_IBUF_BUFG
    SLICE_X41Y14         FDRE                                         r  cpu/mem_rdata_q_reg[14]/C
                         clock pessimism              0.267    15.368    
                         clock uncertainty           -0.035    15.332    
    SLICE_X41Y14         FDRE (Setup_fdre_C_CE)      -0.205    15.127    cpu/mem_rdata_q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                         -14.658    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.469ns  (required time - arrival time)
  Source:                 bram_reg_1_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/mem_rdata_q_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.194ns  (logic 3.430ns (37.307%)  route 5.764ns (62.693%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.100ns = ( 15.100 - 10.000 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1411, routed)        1.862     5.464    clk_100mhz_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  bram_reg_1_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.918 f  bram_reg_1_3/DOADO[0]
                         net (fo=3, routed)           1.884     9.802    cpu/bram_rdata_r[14]
    SLICE_X28Y14         LUT6 (Prop_lut6_I1_O)        0.124     9.926 f  cpu/instr_jal_i_8/O
                         net (fo=2, routed)           0.586    10.512    cpu/instr_jal_i_8_n_0
    SLICE_X28Y15         LUT5 (Prop_lut5_I1_O)        0.124    10.636 r  cpu/instr_jal_i_2/O
                         net (fo=64, routed)          0.847    11.483    cpu/instr_jal_i_2_n_0
    SLICE_X37Y17         LUT3 (Prop_lut3_I0_O)        0.124    11.607 r  cpu/mem_rdata_q[23]_i_9/O
                         net (fo=11, routed)          0.611    12.218    cpu/mem_rdata_q[23]_i_9_n_0
    SLICE_X37Y16         LUT5 (Prop_lut5_I4_O)        0.153    12.371 r  cpu/mem_rdata_q[31]_i_14/O
                         net (fo=1, routed)           0.716    13.087    cpu/mem_rdata_q[31]_i_14_n_0
    SLICE_X41Y16         LUT6 (Prop_lut6_I3_O)        0.327    13.414 r  cpu/mem_rdata_q[31]_i_4/O
                         net (fo=1, routed)           0.571    13.985    cpu/mem_rdata_q[31]_i_4_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I1_O)        0.124    14.109 r  cpu/mem_rdata_q[31]_i_1/O
                         net (fo=10, routed)          0.549    14.658    cpu/mem_rdata_q[31]_i_1_n_0
    SLICE_X41Y14         FDRE                                         r  cpu/mem_rdata_q_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1411, routed)        1.678    15.100    cpu/clk_100mhz_IBUF_BUFG
    SLICE_X41Y14         FDRE                                         r  cpu/mem_rdata_q_reg[28]/C
                         clock pessimism              0.267    15.368    
                         clock uncertainty           -0.035    15.332    
    SLICE_X41Y14         FDRE (Setup_fdre_C_CE)      -0.205    15.127    cpu/mem_rdata_q_reg[28]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                         -14.658    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.469ns  (required time - arrival time)
  Source:                 bram_reg_1_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/mem_rdata_q_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.194ns  (logic 3.430ns (37.307%)  route 5.764ns (62.693%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.100ns = ( 15.100 - 10.000 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1411, routed)        1.862     5.464    clk_100mhz_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  bram_reg_1_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.918 f  bram_reg_1_3/DOADO[0]
                         net (fo=3, routed)           1.884     9.802    cpu/bram_rdata_r[14]
    SLICE_X28Y14         LUT6 (Prop_lut6_I1_O)        0.124     9.926 f  cpu/instr_jal_i_8/O
                         net (fo=2, routed)           0.586    10.512    cpu/instr_jal_i_8_n_0
    SLICE_X28Y15         LUT5 (Prop_lut5_I1_O)        0.124    10.636 r  cpu/instr_jal_i_2/O
                         net (fo=64, routed)          0.847    11.483    cpu/instr_jal_i_2_n_0
    SLICE_X37Y17         LUT3 (Prop_lut3_I0_O)        0.124    11.607 r  cpu/mem_rdata_q[23]_i_9/O
                         net (fo=11, routed)          0.611    12.218    cpu/mem_rdata_q[23]_i_9_n_0
    SLICE_X37Y16         LUT5 (Prop_lut5_I4_O)        0.153    12.371 r  cpu/mem_rdata_q[31]_i_14/O
                         net (fo=1, routed)           0.716    13.087    cpu/mem_rdata_q[31]_i_14_n_0
    SLICE_X41Y16         LUT6 (Prop_lut6_I3_O)        0.327    13.414 r  cpu/mem_rdata_q[31]_i_4/O
                         net (fo=1, routed)           0.571    13.985    cpu/mem_rdata_q[31]_i_4_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I1_O)        0.124    14.109 r  cpu/mem_rdata_q[31]_i_1/O
                         net (fo=10, routed)          0.549    14.658    cpu/mem_rdata_q[31]_i_1_n_0
    SLICE_X41Y14         FDRE                                         r  cpu/mem_rdata_q_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1411, routed)        1.678    15.100    cpu/clk_100mhz_IBUF_BUFG
    SLICE_X41Y14         FDRE                                         r  cpu/mem_rdata_q_reg[30]/C
                         clock pessimism              0.267    15.368    
                         clock uncertainty           -0.035    15.332    
    SLICE_X41Y14         FDRE (Setup_fdre_C_CE)      -0.205    15.127    cpu/mem_rdata_q_reg[30]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                         -14.658    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.469ns  (required time - arrival time)
  Source:                 bram_reg_1_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/mem_rdata_q_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.194ns  (logic 3.430ns (37.307%)  route 5.764ns (62.693%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.100ns = ( 15.100 - 10.000 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1411, routed)        1.862     5.464    clk_100mhz_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  bram_reg_1_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.918 f  bram_reg_1_3/DOADO[0]
                         net (fo=3, routed)           1.884     9.802    cpu/bram_rdata_r[14]
    SLICE_X28Y14         LUT6 (Prop_lut6_I1_O)        0.124     9.926 f  cpu/instr_jal_i_8/O
                         net (fo=2, routed)           0.586    10.512    cpu/instr_jal_i_8_n_0
    SLICE_X28Y15         LUT5 (Prop_lut5_I1_O)        0.124    10.636 r  cpu/instr_jal_i_2/O
                         net (fo=64, routed)          0.847    11.483    cpu/instr_jal_i_2_n_0
    SLICE_X37Y17         LUT3 (Prop_lut3_I0_O)        0.124    11.607 r  cpu/mem_rdata_q[23]_i_9/O
                         net (fo=11, routed)          0.611    12.218    cpu/mem_rdata_q[23]_i_9_n_0
    SLICE_X37Y16         LUT5 (Prop_lut5_I4_O)        0.153    12.371 r  cpu/mem_rdata_q[31]_i_14/O
                         net (fo=1, routed)           0.716    13.087    cpu/mem_rdata_q[31]_i_14_n_0
    SLICE_X41Y16         LUT6 (Prop_lut6_I3_O)        0.327    13.414 r  cpu/mem_rdata_q[31]_i_4/O
                         net (fo=1, routed)           0.571    13.985    cpu/mem_rdata_q[31]_i_4_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I1_O)        0.124    14.109 r  cpu/mem_rdata_q[31]_i_1/O
                         net (fo=10, routed)          0.549    14.658    cpu/mem_rdata_q[31]_i_1_n_0
    SLICE_X41Y14         FDRE                                         r  cpu/mem_rdata_q_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1411, routed)        1.678    15.100    cpu/clk_100mhz_IBUF_BUFG
    SLICE_X41Y14         FDRE                                         r  cpu/mem_rdata_q_reg[31]/C
                         clock pessimism              0.267    15.368    
                         clock uncertainty           -0.035    15.332    
    SLICE_X41Y14         FDRE (Setup_fdre_C_CE)      -0.205    15.127    cpu/mem_rdata_q_reg[31]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                         -14.658    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.504ns  (required time - arrival time)
  Source:                 bram_reg_1_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/mem_rdata_q_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.157ns  (logic 3.430ns (37.459%)  route 5.727ns (62.541%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.098ns = ( 15.098 - 10.000 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1411, routed)        1.862     5.464    clk_100mhz_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  bram_reg_1_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.918 f  bram_reg_1_3/DOADO[0]
                         net (fo=3, routed)           1.884     9.802    cpu/bram_rdata_r[14]
    SLICE_X28Y14         LUT6 (Prop_lut6_I1_O)        0.124     9.926 f  cpu/instr_jal_i_8/O
                         net (fo=2, routed)           0.586    10.512    cpu/instr_jal_i_8_n_0
    SLICE_X28Y15         LUT5 (Prop_lut5_I1_O)        0.124    10.636 r  cpu/instr_jal_i_2/O
                         net (fo=64, routed)          0.847    11.483    cpu/instr_jal_i_2_n_0
    SLICE_X37Y17         LUT3 (Prop_lut3_I0_O)        0.124    11.607 r  cpu/mem_rdata_q[23]_i_9/O
                         net (fo=11, routed)          0.611    12.218    cpu/mem_rdata_q[23]_i_9_n_0
    SLICE_X37Y16         LUT5 (Prop_lut5_I4_O)        0.153    12.371 r  cpu/mem_rdata_q[31]_i_14/O
                         net (fo=1, routed)           0.716    13.087    cpu/mem_rdata_q[31]_i_14_n_0
    SLICE_X41Y16         LUT6 (Prop_lut6_I3_O)        0.327    13.414 r  cpu/mem_rdata_q[31]_i_4/O
                         net (fo=1, routed)           0.571    13.985    cpu/mem_rdata_q[31]_i_4_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I1_O)        0.124    14.109 r  cpu/mem_rdata_q[31]_i_1/O
                         net (fo=10, routed)          0.512    14.621    cpu/mem_rdata_q[31]_i_1_n_0
    SLICE_X41Y16         FDRE                                         r  cpu/mem_rdata_q_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1411, routed)        1.676    15.098    cpu/clk_100mhz_IBUF_BUFG
    SLICE_X41Y16         FDRE                                         r  cpu/mem_rdata_q_reg[25]/C
                         clock pessimism              0.267    15.366    
                         clock uncertainty           -0.035    15.330    
    SLICE_X41Y16         FDRE (Setup_fdre_C_CE)      -0.205    15.125    cpu/mem_rdata_q_reg[25]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                         -14.621    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.510ns  (required time - arrival time)
  Source:                 bram_reg_1_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/mem_rdata_q_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.187ns  (logic 3.430ns (37.337%)  route 5.757ns (62.663%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.097ns = ( 15.097 - 10.000 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1411, routed)        1.862     5.464    clk_100mhz_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  bram_reg_1_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.918 f  bram_reg_1_3/DOADO[0]
                         net (fo=3, routed)           1.884     9.802    cpu/bram_rdata_r[14]
    SLICE_X28Y14         LUT6 (Prop_lut6_I1_O)        0.124     9.926 f  cpu/instr_jal_i_8/O
                         net (fo=2, routed)           0.586    10.512    cpu/instr_jal_i_8_n_0
    SLICE_X28Y15         LUT5 (Prop_lut5_I1_O)        0.124    10.636 r  cpu/instr_jal_i_2/O
                         net (fo=64, routed)          0.847    11.483    cpu/instr_jal_i_2_n_0
    SLICE_X37Y17         LUT3 (Prop_lut3_I0_O)        0.124    11.607 r  cpu/mem_rdata_q[23]_i_9/O
                         net (fo=11, routed)          0.611    12.218    cpu/mem_rdata_q[23]_i_9_n_0
    SLICE_X37Y16         LUT5 (Prop_lut5_I4_O)        0.153    12.371 r  cpu/mem_rdata_q[31]_i_14/O
                         net (fo=1, routed)           0.716    13.087    cpu/mem_rdata_q[31]_i_14_n_0
    SLICE_X41Y16         LUT6 (Prop_lut6_I3_O)        0.327    13.414 r  cpu/mem_rdata_q[31]_i_4/O
                         net (fo=1, routed)           0.571    13.985    cpu/mem_rdata_q[31]_i_4_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I1_O)        0.124    14.109 r  cpu/mem_rdata_q[31]_i_1/O
                         net (fo=10, routed)          0.541    14.651    cpu/mem_rdata_q[31]_i_1_n_0
    SLICE_X42Y13         FDRE                                         r  cpu/mem_rdata_q_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1411, routed)        1.675    15.097    cpu/clk_100mhz_IBUF_BUFG
    SLICE_X42Y13         FDRE                                         r  cpu/mem_rdata_q_reg[12]/C
                         clock pessimism              0.267    15.365    
                         clock uncertainty           -0.035    15.329    
    SLICE_X42Y13         FDRE (Setup_fdre_C_CE)      -0.169    15.160    cpu/mem_rdata_q_reg[12]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                         -14.651    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.517ns  (required time - arrival time)
  Source:                 bram_reg_1_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/mem_rdata_q_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.178ns  (logic 3.430ns (37.373%)  route 5.748ns (62.627%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.096ns = ( 15.096 - 10.000 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1411, routed)        1.862     5.464    clk_100mhz_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  bram_reg_1_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.918 f  bram_reg_1_3/DOADO[0]
                         net (fo=3, routed)           1.884     9.802    cpu/bram_rdata_r[14]
    SLICE_X28Y14         LUT6 (Prop_lut6_I1_O)        0.124     9.926 f  cpu/instr_jal_i_8/O
                         net (fo=2, routed)           0.586    10.512    cpu/instr_jal_i_8_n_0
    SLICE_X28Y15         LUT5 (Prop_lut5_I1_O)        0.124    10.636 r  cpu/instr_jal_i_2/O
                         net (fo=64, routed)          0.847    11.483    cpu/instr_jal_i_2_n_0
    SLICE_X37Y17         LUT3 (Prop_lut3_I0_O)        0.124    11.607 r  cpu/mem_rdata_q[23]_i_9/O
                         net (fo=11, routed)          0.611    12.218    cpu/mem_rdata_q[23]_i_9_n_0
    SLICE_X37Y16         LUT5 (Prop_lut5_I4_O)        0.153    12.371 r  cpu/mem_rdata_q[31]_i_14/O
                         net (fo=1, routed)           0.716    13.087    cpu/mem_rdata_q[31]_i_14_n_0
    SLICE_X41Y16         LUT6 (Prop_lut6_I3_O)        0.327    13.414 r  cpu/mem_rdata_q[31]_i_4/O
                         net (fo=1, routed)           0.571    13.985    cpu/mem_rdata_q[31]_i_4_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I1_O)        0.124    14.109 r  cpu/mem_rdata_q[31]_i_1/O
                         net (fo=10, routed)          0.533    14.642    cpu/mem_rdata_q[31]_i_1_n_0
    SLICE_X42Y15         FDRE                                         r  cpu/mem_rdata_q_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1411, routed)        1.674    15.096    cpu/clk_100mhz_IBUF_BUFG
    SLICE_X42Y15         FDRE                                         r  cpu/mem_rdata_q_reg[13]/C
                         clock pessimism              0.267    15.364    
                         clock uncertainty           -0.035    15.328    
    SLICE_X42Y15         FDRE (Setup_fdre_C_CE)      -0.169    15.159    cpu/mem_rdata_q_reg[13]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                         -14.642    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.587ns  (required time - arrival time)
  Source:                 bram_reg_1_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/mem_rdata_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.309ns  (logic 3.397ns (36.491%)  route 5.912ns (63.509%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.099ns = ( 15.099 - 10.000 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1411, routed)        1.862     5.464    clk_100mhz_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  bram_reg_1_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.918 f  bram_reg_1_3/DOADO[0]
                         net (fo=3, routed)           1.884     9.802    cpu/bram_rdata_r[14]
    SLICE_X28Y14         LUT6 (Prop_lut6_I1_O)        0.124     9.926 f  cpu/instr_jal_i_8/O
                         net (fo=2, routed)           0.586    10.512    cpu/instr_jal_i_8_n_0
    SLICE_X28Y15         LUT5 (Prop_lut5_I1_O)        0.124    10.636 r  cpu/instr_jal_i_2/O
                         net (fo=64, routed)          0.947    11.583    cpu/instr_jal_i_2_n_0
    SLICE_X36Y16         LUT2 (Prop_lut2_I0_O)        0.124    11.707 r  cpu/mem_rdata_q[21]_i_6/O
                         net (fo=15, routed)          0.705    12.411    cpu/mem_rdata_q[21]_i_6_n_0
    SLICE_X36Y17         LUT2 (Prop_lut2_I1_O)        0.120    12.531 r  cpu/mem_rdata_q[27]_i_7/O
                         net (fo=5, routed)           1.235    13.766    cpu/mem_rdata_q[27]_i_7_n_0
    SLICE_X42Y15         LUT6 (Prop_lut6_I0_O)        0.327    14.093 r  cpu/mem_rdata_q[27]_i_3/O
                         net (fo=1, routed)           0.556    14.649    cpu/mem_rdata_q[27]_i_3_n_0
    SLICE_X39Y15         LUT6 (Prop_lut6_I2_O)        0.124    14.773 r  cpu/mem_rdata_q[27]_i_1/O
                         net (fo=1, routed)           0.000    14.773    cpu/mem_rdata_q[27]_i_1_n_0
    SLICE_X39Y15         FDRE                                         r  cpu/mem_rdata_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1411, routed)        1.677    15.099    cpu/clk_100mhz_IBUF_BUFG
    SLICE_X39Y15         FDRE                                         r  cpu/mem_rdata_q_reg[27]/C
                         clock pessimism              0.267    15.367    
                         clock uncertainty           -0.035    15.331    
    SLICE_X39Y15         FDRE (Setup_fdre_C_D)        0.029    15.360    cpu/mem_rdata_q_reg[27]
  -------------------------------------------------------------------
                         required time                         15.360    
                         arrival time                         -14.773    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.631ns  (required time - arrival time)
  Source:                 bram_reg_1_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/mem_rdata_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.269ns  (logic 3.198ns (34.504%)  route 6.071ns (65.496%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.097ns = ( 15.097 - 10.000 ) 
    Source Clock Delay      (SCD):    5.462ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1411, routed)        1.860     5.462    clk_100mhz_IBUF_BUFG
    RAMB36_X0Y7          RAMB36E1                                     r  bram_reg_1_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.916 f  bram_reg_1_1/DOADO[0]
                         net (fo=3, routed)           2.066     9.982    cpu/bram_rdata_r[10]
    SLICE_X30Y17         LUT6 (Prop_lut6_I1_O)        0.124    10.106 r  cpu/mem_rdata_q[10]_i_3/O
                         net (fo=2, routed)           0.455    10.561    cpu/mem_rdata_q[10]_i_3_n_0
    SLICE_X29Y17         LUT5 (Prop_lut5_I4_O)        0.124    10.685 f  cpu/mem_rdata_q[10]_i_1/O
                         net (fo=25, routed)          1.354    12.039    cpu/p_3_in[0]
    SLICE_X37Y13         LUT5 (Prop_lut5_I0_O)        0.124    12.163 r  cpu/is_lb_lh_lw_lbu_lhu_i_2/O
                         net (fo=11, routed)          1.048    13.212    cpu/is_lb_lh_lw_lbu_lhu_i_2_n_0
    SLICE_X41Y16         LUT6 (Prop_lut6_I1_O)        0.124    13.336 f  cpu/mem_rdata_q[24]_i_6/O
                         net (fo=2, routed)           0.490    13.826    cpu/mem_rdata_q[24]_i_6_n_0
    SLICE_X41Y17         LUT3 (Prop_lut3_I2_O)        0.124    13.950 r  cpu/mem_rdata_q[22]_i_2/O
                         net (fo=3, routed)           0.657    14.607    cpu/mem_rdata_q[22]_i_2_n_0
    SLICE_X40Y17         LUT6 (Prop_lut6_I0_O)        0.124    14.731 r  cpu/mem_rdata_q[22]_i_1/O
                         net (fo=1, routed)           0.000    14.731    cpu/mem_rdata_q[22]_i_1_n_0
    SLICE_X40Y17         FDRE                                         r  cpu/mem_rdata_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1411, routed)        1.675    15.097    cpu/clk_100mhz_IBUF_BUFG
    SLICE_X40Y17         FDRE                                         r  cpu/mem_rdata_q_reg[22]/C
                         clock pessimism              0.267    15.365    
                         clock uncertainty           -0.035    15.329    
    SLICE_X40Y17         FDRE (Setup_fdre_C_D)        0.032    15.361    cpu/mem_rdata_q_reg[22]
  -------------------------------------------------------------------
                         required time                         15.361    
                         arrival time                         -14.731    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.656ns  (required time - arrival time)
  Source:                 bram_reg_1_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/mem_rdata_q_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.006ns  (logic 3.430ns (38.087%)  route 5.576ns (61.913%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.099ns = ( 15.099 - 10.000 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1411, routed)        1.862     5.464    clk_100mhz_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  bram_reg_1_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.918 f  bram_reg_1_3/DOADO[0]
                         net (fo=3, routed)           1.884     9.802    cpu/bram_rdata_r[14]
    SLICE_X28Y14         LUT6 (Prop_lut6_I1_O)        0.124     9.926 f  cpu/instr_jal_i_8/O
                         net (fo=2, routed)           0.586    10.512    cpu/instr_jal_i_8_n_0
    SLICE_X28Y15         LUT5 (Prop_lut5_I1_O)        0.124    10.636 r  cpu/instr_jal_i_2/O
                         net (fo=64, routed)          0.847    11.483    cpu/instr_jal_i_2_n_0
    SLICE_X37Y17         LUT3 (Prop_lut3_I0_O)        0.124    11.607 r  cpu/mem_rdata_q[23]_i_9/O
                         net (fo=11, routed)          0.611    12.218    cpu/mem_rdata_q[23]_i_9_n_0
    SLICE_X37Y16         LUT5 (Prop_lut5_I4_O)        0.153    12.371 r  cpu/mem_rdata_q[31]_i_14/O
                         net (fo=1, routed)           0.716    13.087    cpu/mem_rdata_q[31]_i_14_n_0
    SLICE_X41Y16         LUT6 (Prop_lut6_I3_O)        0.327    13.414 r  cpu/mem_rdata_q[31]_i_4/O
                         net (fo=1, routed)           0.571    13.985    cpu/mem_rdata_q[31]_i_4_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I1_O)        0.124    14.109 r  cpu/mem_rdata_q[31]_i_1/O
                         net (fo=10, routed)          0.360    14.470    cpu/mem_rdata_q[31]_i_1_n_0
    SLICE_X39Y15         FDRE                                         r  cpu/mem_rdata_q_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1411, routed)        1.677    15.099    cpu/clk_100mhz_IBUF_BUFG
    SLICE_X39Y15         FDRE                                         r  cpu/mem_rdata_q_reg[26]/C
                         clock pessimism              0.267    15.367    
                         clock uncertainty           -0.035    15.331    
    SLICE_X39Y15         FDRE (Setup_fdre_C_CE)      -0.205    15.126    cpu/mem_rdata_q_reg[26]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                         -14.470    
  -------------------------------------------------------------------
                         slack                                  0.656    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 cpu/mem_wdata_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_wdata_r_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.043%)  route 0.286ns (66.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1411, routed)        0.624     1.544    cpu/clk_100mhz_IBUF_BUFG
    SLICE_X41Y27         FDRE                                         r  cpu/mem_wdata_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDRE (Prop_fdre_C_Q)         0.141     1.685 r  cpu/mem_wdata_reg[25]/Q
                         net (fo=1, routed)           0.286     1.971    mem_wdata[25]
    SLICE_X52Y27         FDCE                                         r  bram_wdata_r_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1411, routed)        0.891     2.056    clk_100mhz_IBUF_BUFG
    SLICE_X52Y27         FDCE                                         r  bram_wdata_r_reg[25]/C
                         clock pessimism             -0.254     1.802    
    SLICE_X52Y27         FDCE (Hold_fdce_C_D)         0.072     1.874    bram_wdata_r_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 cpu/pcpi_mul/rs2_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/pcpi_mul/rdx_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.530%)  route 0.085ns (31.470%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1411, routed)        0.619     1.539    cpu/pcpi_mul/clk_100mhz_IBUF_BUFG
    SLICE_X47Y24         FDRE                                         r  cpu/pcpi_mul/rs2_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  cpu/pcpi_mul/rs2_reg[34]/Q
                         net (fo=4, routed)           0.085     1.765    cpu/pcpi_mul/rs2[34]
    SLICE_X46Y24         LUT6 (Prop_lut6_I0_O)        0.045     1.810 r  cpu/pcpi_mul/rdx[36]_i_1/O
                         net (fo=1, routed)           0.000     1.810    cpu/pcpi_mul/rd14[4]
    SLICE_X46Y24         FDRE                                         r  cpu/pcpi_mul/rdx_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1411, routed)        0.891     2.056    cpu/pcpi_mul/clk_100mhz_IBUF_BUFG
    SLICE_X46Y24         FDRE                                         r  cpu/pcpi_mul/rdx_reg[36]/C
                         clock pessimism             -0.504     1.552    
    SLICE_X46Y24         FDRE (Hold_fdre_C_D)         0.121     1.673    cpu/pcpi_mul/rdx_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 cpu/pcpi_mul/rs2_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/pcpi_mul/rd_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.028%)  route 0.087ns (31.972%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1411, routed)        0.619     1.539    cpu/pcpi_mul/clk_100mhz_IBUF_BUFG
    SLICE_X47Y24         FDRE                                         r  cpu/pcpi_mul/rs2_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  cpu/pcpi_mul/rs2_reg[34]/Q
                         net (fo=4, routed)           0.087     1.767    cpu/pcpi_mul/rs2[34]
    SLICE_X46Y24         LUT6 (Prop_lut6_I5_O)        0.045     1.812 r  cpu/pcpi_mul/rd[35]_i_1/O
                         net (fo=1, routed)           0.000     1.812    cpu/pcpi_mul/rd14[3]
    SLICE_X46Y24         FDRE                                         r  cpu/pcpi_mul/rd_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1411, routed)        0.891     2.056    cpu/pcpi_mul/clk_100mhz_IBUF_BUFG
    SLICE_X46Y24         FDRE                                         r  cpu/pcpi_mul/rd_reg[35]/C
                         clock pessimism             -0.504     1.552    
    SLICE_X46Y24         FDRE (Hold_fdre_C_D)         0.121     1.673    cpu/pcpi_mul/rd_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 cpu/mem_wdata_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_wdata_r_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.378%)  route 0.323ns (69.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1411, routed)        0.628     1.548    cpu/clk_100mhz_IBUF_BUFG
    SLICE_X32Y27         FDRE                                         r  cpu/mem_wdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.141     1.689 r  cpu/mem_wdata_reg[12]/Q
                         net (fo=1, routed)           0.323     2.012    mem_wdata[12]
    SLICE_X52Y27         FDCE                                         r  bram_wdata_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1411, routed)        0.891     2.056    clk_100mhz_IBUF_BUFG
    SLICE_X52Y27         FDCE                                         r  bram_wdata_r_reg[12]/C
                         clock pessimism             -0.254     1.802    
    SLICE_X52Y27         FDCE (Hold_fdce_C_D)         0.070     1.872    bram_wdata_r_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 cpu/pcpi_mul/rs1_reg[33]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/pcpi_mul/rs1_reg[32]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.788%)  route 0.115ns (38.212%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1411, routed)        0.638     1.558    cpu/pcpi_mul/clk_100mhz_IBUF_BUFG
    SLICE_X37Y47         FDSE                                         r  cpu/pcpi_mul/rs1_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDSE (Prop_fdse_C_Q)         0.141     1.699 r  cpu/pcpi_mul/rs1_reg[33]/Q
                         net (fo=1, routed)           0.115     1.814    cpu/pcpi_mul/rs1__0[33]
    SLICE_X38Y47         LUT2 (Prop_lut2_I0_O)        0.045     1.859 r  cpu/pcpi_mul/rs1[32]_i_1/O
                         net (fo=1, routed)           0.000     1.859    cpu/pcpi_mul/rs1[32]_i_1_n_0
    SLICE_X38Y47         FDSE                                         r  cpu/pcpi_mul/rs1_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1411, routed)        0.911     2.076    cpu/pcpi_mul/clk_100mhz_IBUF_BUFG
    SLICE_X38Y47         FDSE                                         r  cpu/pcpi_mul/rs1_reg[32]/C
                         clock pessimism             -0.483     1.593    
    SLICE_X38Y47         FDSE (Hold_fdse_C_D)         0.121     1.714    cpu/pcpi_mul/rs1_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 uart_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UTX/sh_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.537%)  route 0.113ns (44.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1411, routed)        0.624     1.544    clk_100mhz_IBUF_BUFG
    SLICE_X45Y22         FDRE                                         r  uart_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y22         FDRE (Prop_fdre_C_Q)         0.141     1.685 r  uart_data_reg[6]/Q
                         net (fo=1, routed)           0.113     1.798    UTX/sh_reg[7]_0[6]
    SLICE_X47Y22         FDRE                                         r  UTX/sh_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1411, routed)        0.894     2.059    UTX/clk_100mhz_IBUF_BUFG
    SLICE_X47Y22         FDRE                                         r  UTX/sh_reg[6]/C
                         clock pessimism             -0.483     1.576    
    SLICE_X47Y22         FDRE (Hold_fdre_C_D)         0.075     1.651    UTX/sh_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 bram_addr_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_reg_3_0/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.141ns (22.005%)  route 0.500ns (77.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1411, routed)        0.624     1.544    clk_100mhz_IBUF_BUFG
    SLICE_X43Y21         FDCE                                         r  bram_addr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDCE (Prop_fdce_C_Q)         0.141     1.685 r  bram_addr_r_reg[1]/Q
                         net (fo=16, routed)          0.500     2.185    bram_addr_r[1]
    RAMB36_X1Y4          RAMB36E1                                     r  bram_reg_3_0/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1411, routed)        0.936     2.101    clk_100mhz_IBUF_BUFG
    RAMB36_X1Y4          RAMB36E1                                     r  bram_reg_3_0/CLKARDCLK
                         clock pessimism             -0.254     1.847    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     2.030    bram_reg_3_0
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 cpu/mem_wdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_wdata_r_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.148ns (34.375%)  route 0.283ns (65.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1411, routed)        0.621     1.541    cpu/clk_100mhz_IBUF_BUFG
    SLICE_X42Y24         FDRE                                         r  cpu/mem_wdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y24         FDRE (Prop_fdre_C_Q)         0.148     1.689 r  cpu/mem_wdata_reg[6]/Q
                         net (fo=2, routed)           0.283     1.971    mem_wdata[6]
    SLICE_X52Y25         FDCE                                         r  bram_wdata_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1411, routed)        0.888     2.053    clk_100mhz_IBUF_BUFG
    SLICE_X52Y25         FDCE                                         r  bram_wdata_r_reg[6]/C
                         clock pessimism             -0.254     1.799    
    SLICE_X52Y25         FDCE (Hold_fdce_C_D)         0.017     1.816    bram_wdata_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 cpu/pcpi_div/divisor_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/pcpi_div/divisor_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.206%)  route 0.114ns (44.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1411, routed)        0.627     1.547    cpu/pcpi_div/clk_100mhz_IBUF_BUFG
    SLICE_X43Y31         FDRE                                         r  cpu/pcpi_div/divisor_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDRE (Prop_fdre_C_Q)         0.141     1.688 r  cpu/pcpi_div/divisor_reg[14]/Q
                         net (fo=5, routed)           0.114     1.802    cpu/pcpi_div/divisor_reg_n_0_[14]
    SLICE_X42Y31         FDRE                                         r  cpu/pcpi_div/divisor_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1411, routed)        0.900     2.065    cpu/pcpi_div/clk_100mhz_IBUF_BUFG
    SLICE_X42Y31         FDRE                                         r  cpu/pcpi_div/divisor_reg[13]/C
                         clock pessimism             -0.505     1.560    
    SLICE_X42Y31         FDRE (Hold_fdre_C_D)         0.085     1.645    cpu/pcpi_div/divisor_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 cpu/pcpi_div/divisor_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/pcpi_div/divisor_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.998%)  route 0.115ns (45.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1411, routed)        0.628     1.548    cpu/pcpi_div/clk_100mhz_IBUF_BUFG
    SLICE_X43Y32         FDRE                                         r  cpu/pcpi_div/divisor_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDRE (Prop_fdre_C_Q)         0.141     1.689 r  cpu/pcpi_div/divisor_reg[20]/Q
                         net (fo=5, routed)           0.115     1.804    cpu/pcpi_div/divisor_reg_n_0_[20]
    SLICE_X42Y32         FDRE                                         r  cpu/pcpi_div/divisor_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1411, routed)        0.901     2.066    cpu/pcpi_div/clk_100mhz_IBUF_BUFG
    SLICE_X42Y32         FDRE                                         r  cpu/pcpi_div/divisor_reg[19]/C
                         clock pessimism             -0.505     1.561    
    SLICE_X42Y32         FDRE (Hold_fdre_C_D)         0.085     1.646    cpu/pcpi_div/divisor_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.158    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y2   bram_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3   bram_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3   bram_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5   bram_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y3   bram_reg_2_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4   bram_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2   bram_reg_3_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y5   bram_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7   bram_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1   bram_reg_1_3/CLKARDCLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y23  cpu/cpuregs_reg_r1_0_63_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y23  cpu/cpuregs_reg_r1_0_63_12_14/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y23  cpu/cpuregs_reg_r1_0_63_12_14/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y23  cpu/cpuregs_reg_r1_0_63_12_14/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y26  cpu/cpuregs_reg_r1_0_63_15_17/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y26  cpu/cpuregs_reg_r1_0_63_15_17/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y26  cpu/cpuregs_reg_r1_0_63_15_17/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y26  cpu/cpuregs_reg_r1_0_63_15_17/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y25  cpu/cpuregs_reg_r1_0_63_21_23/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y25  cpu/cpuregs_reg_r1_0_63_21_23/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y26  cpu/cpuregs_reg_r1_0_63_15_17/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y26  cpu/cpuregs_reg_r1_0_63_15_17/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y26  cpu/cpuregs_reg_r1_0_63_15_17/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y26  cpu/cpuregs_reg_r1_0_63_15_17/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y27  cpu/cpuregs_reg_r1_0_63_18_20/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y27  cpu/cpuregs_reg_r1_0_63_18_20/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y27  cpu/cpuregs_reg_r1_0_63_18_20/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y27  cpu/cpuregs_reg_r1_0_63_18_20/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y28  cpu/cpuregs_reg_r1_0_63_27_29/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y28  cpu/cpuregs_reg_r1_0_63_27_29/RAMB/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.191ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.474ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.191ns  (required time - arrival time)
  Source:                 rst_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_wdata_r_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.423ns  (logic 0.456ns (10.309%)  route 3.967ns (89.691%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.100ns = ( 15.100 - 10.000 ) 
    Source Clock Delay      (SCD):    5.399ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1411, routed)        1.796     5.399    clk_100mhz_IBUF_BUFG
    SLICE_X35Y27         FDPE                                         r  rst_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDPE (Prop_fdpe_C_Q)         0.456     5.855 f  rst_sync_reg[2]/Q
                         net (fo=487, routed)         3.967     9.822    reset
    SLICE_X12Y22         FDCE                                         f  bram_wdata_r_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1411, routed)        1.678    15.100    clk_100mhz_IBUF_BUFG
    SLICE_X12Y22         FDCE                                         r  bram_wdata_r_reg[15]/C
                         clock pessimism              0.267    15.368    
                         clock uncertainty           -0.035    15.332    
    SLICE_X12Y22         FDCE (Recov_fdce_C_CLR)     -0.319    15.013    bram_wdata_r_reg[15]
  -------------------------------------------------------------------
                         required time                         15.013    
                         arrival time                          -9.822    
  -------------------------------------------------------------------
                         slack                                  5.191    

Slack (MET) :             5.191ns  (required time - arrival time)
  Source:                 rst_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_wdata_r_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.423ns  (logic 0.456ns (10.309%)  route 3.967ns (89.691%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.100ns = ( 15.100 - 10.000 ) 
    Source Clock Delay      (SCD):    5.399ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1411, routed)        1.796     5.399    clk_100mhz_IBUF_BUFG
    SLICE_X35Y27         FDPE                                         r  rst_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDPE (Prop_fdpe_C_Q)         0.456     5.855 f  rst_sync_reg[2]/Q
                         net (fo=487, routed)         3.967     9.822    reset
    SLICE_X12Y22         FDCE                                         f  bram_wdata_r_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1411, routed)        1.678    15.100    clk_100mhz_IBUF_BUFG
    SLICE_X12Y22         FDCE                                         r  bram_wdata_r_reg[29]/C
                         clock pessimism              0.267    15.368    
                         clock uncertainty           -0.035    15.332    
    SLICE_X12Y22         FDCE (Recov_fdce_C_CLR)     -0.319    15.013    bram_wdata_r_reg[29]
  -------------------------------------------------------------------
                         required time                         15.013    
                         arrival time                          -9.822    
  -------------------------------------------------------------------
                         slack                                  5.191    

Slack (MET) :             5.191ns  (required time - arrival time)
  Source:                 rst_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_wdata_r_reg[31]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.423ns  (logic 0.456ns (10.309%)  route 3.967ns (89.691%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.100ns = ( 15.100 - 10.000 ) 
    Source Clock Delay      (SCD):    5.399ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1411, routed)        1.796     5.399    clk_100mhz_IBUF_BUFG
    SLICE_X35Y27         FDPE                                         r  rst_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDPE (Prop_fdpe_C_Q)         0.456     5.855 f  rst_sync_reg[2]/Q
                         net (fo=487, routed)         3.967     9.822    reset
    SLICE_X12Y22         FDCE                                         f  bram_wdata_r_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1411, routed)        1.678    15.100    clk_100mhz_IBUF_BUFG
    SLICE_X12Y22         FDCE                                         r  bram_wdata_r_reg[31]/C
                         clock pessimism              0.267    15.368    
                         clock uncertainty           -0.035    15.332    
    SLICE_X12Y22         FDCE (Recov_fdce_C_CLR)     -0.319    15.013    bram_wdata_r_reg[31]
  -------------------------------------------------------------------
                         required time                         15.013    
                         arrival time                          -9.822    
  -------------------------------------------------------------------
                         slack                                  5.191    

Slack (MET) :             5.460ns  (required time - arrival time)
  Source:                 rst_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_addr_r_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.061ns  (logic 0.456ns (11.228%)  route 3.605ns (88.772%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.093ns = ( 15.093 - 10.000 ) 
    Source Clock Delay      (SCD):    5.399ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1411, routed)        1.796     5.399    clk_100mhz_IBUF_BUFG
    SLICE_X35Y27         FDPE                                         r  rst_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDPE (Prop_fdpe_C_Q)         0.456     5.855 f  rst_sync_reg[2]/Q
                         net (fo=487, routed)         3.605     9.460    reset
    SLICE_X41Y21         FDCE                                         f  bram_addr_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1411, routed)        1.671    15.093    clk_100mhz_IBUF_BUFG
    SLICE_X41Y21         FDCE                                         r  bram_addr_r_reg[2]/C
                         clock pessimism              0.267    15.361    
                         clock uncertainty           -0.035    15.325    
    SLICE_X41Y21         FDCE (Recov_fdce_C_CLR)     -0.405    14.920    bram_addr_r_reg[2]
  -------------------------------------------------------------------
                         required time                         14.920    
                         arrival time                          -9.460    
  -------------------------------------------------------------------
                         slack                                  5.460    

Slack (MET) :             5.654ns  (required time - arrival time)
  Source:                 rst_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_wdata_r_reg[30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.915ns  (logic 0.456ns (11.646%)  route 3.459ns (88.354%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.097ns = ( 15.097 - 10.000 ) 
    Source Clock Delay      (SCD):    5.399ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1411, routed)        1.796     5.399    clk_100mhz_IBUF_BUFG
    SLICE_X35Y27         FDPE                                         r  rst_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDPE (Prop_fdpe_C_Q)         0.456     5.855 f  rst_sync_reg[2]/Q
                         net (fo=487, routed)         3.459     9.314    reset
    SLICE_X12Y25         FDCE                                         f  bram_wdata_r_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1411, routed)        1.675    15.097    clk_100mhz_IBUF_BUFG
    SLICE_X12Y25         FDCE                                         r  bram_wdata_r_reg[30]/C
                         clock pessimism              0.267    15.365    
                         clock uncertainty           -0.035    15.329    
    SLICE_X12Y25         FDCE (Recov_fdce_C_CLR)     -0.361    14.968    bram_wdata_r_reg[30]
  -------------------------------------------------------------------
                         required time                         14.968    
                         arrival time                          -9.314    
  -------------------------------------------------------------------
                         slack                                  5.654    

Slack (MET) :             5.654ns  (required time - arrival time)
  Source:                 rst_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_wdata_r_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.915ns  (logic 0.456ns (11.646%)  route 3.459ns (88.354%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.097ns = ( 15.097 - 10.000 ) 
    Source Clock Delay      (SCD):    5.399ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1411, routed)        1.796     5.399    clk_100mhz_IBUF_BUFG
    SLICE_X35Y27         FDPE                                         r  rst_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDPE (Prop_fdpe_C_Q)         0.456     5.855 f  rst_sync_reg[2]/Q
                         net (fo=487, routed)         3.459     9.314    reset
    SLICE_X12Y25         FDCE                                         f  bram_wdata_r_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1411, routed)        1.675    15.097    clk_100mhz_IBUF_BUFG
    SLICE_X12Y25         FDCE                                         r  bram_wdata_r_reg[8]/C
                         clock pessimism              0.267    15.365    
                         clock uncertainty           -0.035    15.329    
    SLICE_X12Y25         FDCE (Recov_fdce_C_CLR)     -0.361    14.968    bram_wdata_r_reg[8]
  -------------------------------------------------------------------
                         required time                         14.968    
                         arrival time                          -9.314    
  -------------------------------------------------------------------
                         slack                                  5.654    

Slack (MET) :             5.654ns  (required time - arrival time)
  Source:                 rst_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_wdata_r_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.915ns  (logic 0.456ns (11.646%)  route 3.459ns (88.354%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.097ns = ( 15.097 - 10.000 ) 
    Source Clock Delay      (SCD):    5.399ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1411, routed)        1.796     5.399    clk_100mhz_IBUF_BUFG
    SLICE_X35Y27         FDPE                                         r  rst_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDPE (Prop_fdpe_C_Q)         0.456     5.855 f  rst_sync_reg[2]/Q
                         net (fo=487, routed)         3.459     9.314    reset
    SLICE_X12Y25         FDCE                                         f  bram_wdata_r_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1411, routed)        1.675    15.097    clk_100mhz_IBUF_BUFG
    SLICE_X12Y25         FDCE                                         r  bram_wdata_r_reg[9]/C
                         clock pessimism              0.267    15.365    
                         clock uncertainty           -0.035    15.329    
    SLICE_X12Y25         FDCE (Recov_fdce_C_CLR)     -0.361    14.968    bram_wdata_r_reg[9]
  -------------------------------------------------------------------
                         required time                         14.968    
                         arrival time                          -9.314    
  -------------------------------------------------------------------
                         slack                                  5.654    

Slack (MET) :             5.696ns  (required time - arrival time)
  Source:                 rst_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_wdata_r_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.915ns  (logic 0.456ns (11.646%)  route 3.459ns (88.354%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.097ns = ( 15.097 - 10.000 ) 
    Source Clock Delay      (SCD):    5.399ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1411, routed)        1.796     5.399    clk_100mhz_IBUF_BUFG
    SLICE_X35Y27         FDPE                                         r  rst_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDPE (Prop_fdpe_C_Q)         0.456     5.855 f  rst_sync_reg[2]/Q
                         net (fo=487, routed)         3.459     9.314    reset
    SLICE_X12Y25         FDCE                                         f  bram_wdata_r_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1411, routed)        1.675    15.097    clk_100mhz_IBUF_BUFG
    SLICE_X12Y25         FDCE                                         r  bram_wdata_r_reg[14]/C
                         clock pessimism              0.267    15.365    
                         clock uncertainty           -0.035    15.329    
    SLICE_X12Y25         FDCE (Recov_fdce_C_CLR)     -0.319    15.010    bram_wdata_r_reg[14]
  -------------------------------------------------------------------
                         required time                         15.010    
                         arrival time                          -9.314    
  -------------------------------------------------------------------
                         slack                                  5.696    

Slack (MET) :             5.696ns  (required time - arrival time)
  Source:                 rst_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_wdata_r_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.915ns  (logic 0.456ns (11.646%)  route 3.459ns (88.354%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.097ns = ( 15.097 - 10.000 ) 
    Source Clock Delay      (SCD):    5.399ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1411, routed)        1.796     5.399    clk_100mhz_IBUF_BUFG
    SLICE_X35Y27         FDPE                                         r  rst_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDPE (Prop_fdpe_C_Q)         0.456     5.855 f  rst_sync_reg[2]/Q
                         net (fo=487, routed)         3.459     9.314    reset
    SLICE_X12Y25         FDCE                                         f  bram_wdata_r_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1411, routed)        1.675    15.097    clk_100mhz_IBUF_BUFG
    SLICE_X12Y25         FDCE                                         r  bram_wdata_r_reg[16]/C
                         clock pessimism              0.267    15.365    
                         clock uncertainty           -0.035    15.329    
    SLICE_X12Y25         FDCE (Recov_fdce_C_CLR)     -0.319    15.010    bram_wdata_r_reg[16]
  -------------------------------------------------------------------
                         required time                         15.010    
                         arrival time                          -9.314    
  -------------------------------------------------------------------
                         slack                                  5.696    

Slack (MET) :             5.696ns  (required time - arrival time)
  Source:                 rst_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_wdata_r_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.915ns  (logic 0.456ns (11.646%)  route 3.459ns (88.354%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.097ns = ( 15.097 - 10.000 ) 
    Source Clock Delay      (SCD):    5.399ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1411, routed)        1.796     5.399    clk_100mhz_IBUF_BUFG
    SLICE_X35Y27         FDPE                                         r  rst_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDPE (Prop_fdpe_C_Q)         0.456     5.855 f  rst_sync_reg[2]/Q
                         net (fo=487, routed)         3.459     9.314    reset
    SLICE_X12Y25         FDCE                                         f  bram_wdata_r_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1411, routed)        1.675    15.097    clk_100mhz_IBUF_BUFG
    SLICE_X12Y25         FDCE                                         r  bram_wdata_r_reg[17]/C
                         clock pessimism              0.267    15.365    
                         clock uncertainty           -0.035    15.329    
    SLICE_X12Y25         FDCE (Recov_fdce_C_CLR)     -0.319    15.010    bram_wdata_r_reg[17]
  -------------------------------------------------------------------
                         required time                         15.010    
                         arrival time                          -9.314    
  -------------------------------------------------------------------
                         slack                                  5.696    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 rst_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_wdata_r_reg[22]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.309%)  route 0.295ns (67.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1411, routed)        0.627     1.547    clk_100mhz_IBUF_BUFG
    SLICE_X35Y27         FDPE                                         r  rst_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDPE (Prop_fdpe_C_Q)         0.141     1.688 f  rst_sync_reg[2]/Q
                         net (fo=487, routed)         0.295     1.983    reset
    SLICE_X38Y25         FDCE                                         f  bram_wdata_r_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1411, routed)        0.894     2.059    clk_100mhz_IBUF_BUFG
    SLICE_X38Y25         FDCE                                         r  bram_wdata_r_reg[22]/C
                         clock pessimism             -0.483     1.576    
    SLICE_X38Y25         FDCE (Remov_fdce_C_CLR)     -0.067     1.509    bram_wdata_r_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 rst_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_wdata_r_reg[23]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.309%)  route 0.295ns (67.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1411, routed)        0.627     1.547    clk_100mhz_IBUF_BUFG
    SLICE_X35Y27         FDPE                                         r  rst_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDPE (Prop_fdpe_C_Q)         0.141     1.688 f  rst_sync_reg[2]/Q
                         net (fo=487, routed)         0.295     1.983    reset
    SLICE_X38Y25         FDCE                                         f  bram_wdata_r_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1411, routed)        0.894     2.059    clk_100mhz_IBUF_BUFG
    SLICE_X38Y25         FDCE                                         r  bram_wdata_r_reg[23]/C
                         clock pessimism             -0.483     1.576    
    SLICE_X38Y25         FDCE (Remov_fdce_C_CLR)     -0.067     1.509    bram_wdata_r_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.761ns  (arrival time - required time)
  Source:                 rst_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_addr_r_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.141ns (20.046%)  route 0.562ns (79.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1411, routed)        0.627     1.547    clk_100mhz_IBUF_BUFG
    SLICE_X35Y27         FDPE                                         r  rst_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDPE (Prop_fdpe_C_Q)         0.141     1.688 f  rst_sync_reg[2]/Q
                         net (fo=487, routed)         0.562     2.250    reset
    SLICE_X35Y21         FDCE                                         f  bram_addr_r_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1411, routed)        0.899     2.064    clk_100mhz_IBUF_BUFG
    SLICE_X35Y21         FDCE                                         r  bram_addr_r_reg[10]/C
                         clock pessimism             -0.483     1.581    
    SLICE_X35Y21         FDCE (Remov_fdce_C_CLR)     -0.092     1.489    bram_addr_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.489    
                         arrival time                           2.250    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.761ns  (arrival time - required time)
  Source:                 rst_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_addr_r_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.141ns (20.046%)  route 0.562ns (79.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1411, routed)        0.627     1.547    clk_100mhz_IBUF_BUFG
    SLICE_X35Y27         FDPE                                         r  rst_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDPE (Prop_fdpe_C_Q)         0.141     1.688 f  rst_sync_reg[2]/Q
                         net (fo=487, routed)         0.562     2.250    reset
    SLICE_X35Y21         FDCE                                         f  bram_addr_r_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1411, routed)        0.899     2.064    clk_100mhz_IBUF_BUFG
    SLICE_X35Y21         FDCE                                         r  bram_addr_r_reg[11]/C
                         clock pessimism             -0.483     1.581    
    SLICE_X35Y21         FDCE (Remov_fdce_C_CLR)     -0.092     1.489    bram_addr_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.489    
                         arrival time                           2.250    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.761ns  (arrival time - required time)
  Source:                 rst_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_addr_r_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.141ns (20.046%)  route 0.562ns (79.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1411, routed)        0.627     1.547    clk_100mhz_IBUF_BUFG
    SLICE_X35Y27         FDPE                                         r  rst_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDPE (Prop_fdpe_C_Q)         0.141     1.688 f  rst_sync_reg[2]/Q
                         net (fo=487, routed)         0.562     2.250    reset
    SLICE_X35Y21         FDCE                                         f  bram_addr_r_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1411, routed)        0.899     2.064    clk_100mhz_IBUF_BUFG
    SLICE_X35Y21         FDCE                                         r  bram_addr_r_reg[12]/C
                         clock pessimism             -0.483     1.581    
    SLICE_X35Y21         FDCE (Remov_fdce_C_CLR)     -0.092     1.489    bram_addr_r_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.489    
                         arrival time                           2.250    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.761ns  (arrival time - required time)
  Source:                 rst_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_addr_r_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.141ns (20.046%)  route 0.562ns (79.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1411, routed)        0.627     1.547    clk_100mhz_IBUF_BUFG
    SLICE_X35Y27         FDPE                                         r  rst_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDPE (Prop_fdpe_C_Q)         0.141     1.688 f  rst_sync_reg[2]/Q
                         net (fo=487, routed)         0.562     2.250    reset
    SLICE_X35Y21         FDCE                                         f  bram_addr_r_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1411, routed)        0.899     2.064    clk_100mhz_IBUF_BUFG
    SLICE_X35Y21         FDCE                                         r  bram_addr_r_reg[6]/C
                         clock pessimism             -0.483     1.581    
    SLICE_X35Y21         FDCE (Remov_fdce_C_CLR)     -0.092     1.489    bram_addr_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.489    
                         arrival time                           2.250    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.761ns  (arrival time - required time)
  Source:                 rst_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_addr_r_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.141ns (20.046%)  route 0.562ns (79.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1411, routed)        0.627     1.547    clk_100mhz_IBUF_BUFG
    SLICE_X35Y27         FDPE                                         r  rst_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDPE (Prop_fdpe_C_Q)         0.141     1.688 f  rst_sync_reg[2]/Q
                         net (fo=487, routed)         0.562     2.250    reset
    SLICE_X35Y21         FDCE                                         f  bram_addr_r_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1411, routed)        0.899     2.064    clk_100mhz_IBUF_BUFG
    SLICE_X35Y21         FDCE                                         r  bram_addr_r_reg[7]/C
                         clock pessimism             -0.483     1.581    
    SLICE_X35Y21         FDCE (Remov_fdce_C_CLR)     -0.092     1.489    bram_addr_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.489    
                         arrival time                           2.250    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.761ns  (arrival time - required time)
  Source:                 rst_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_addr_r_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.141ns (20.046%)  route 0.562ns (79.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1411, routed)        0.627     1.547    clk_100mhz_IBUF_BUFG
    SLICE_X35Y27         FDPE                                         r  rst_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDPE (Prop_fdpe_C_Q)         0.141     1.688 f  rst_sync_reg[2]/Q
                         net (fo=487, routed)         0.562     2.250    reset
    SLICE_X35Y21         FDCE                                         f  bram_addr_r_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1411, routed)        0.899     2.064    clk_100mhz_IBUF_BUFG
    SLICE_X35Y21         FDCE                                         r  bram_addr_r_reg[8]/C
                         clock pessimism             -0.483     1.581    
    SLICE_X35Y21         FDCE (Remov_fdce_C_CLR)     -0.092     1.489    bram_addr_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.489    
                         arrival time                           2.250    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.761ns  (arrival time - required time)
  Source:                 rst_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_addr_r_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.141ns (20.046%)  route 0.562ns (79.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1411, routed)        0.627     1.547    clk_100mhz_IBUF_BUFG
    SLICE_X35Y27         FDPE                                         r  rst_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDPE (Prop_fdpe_C_Q)         0.141     1.688 f  rst_sync_reg[2]/Q
                         net (fo=487, routed)         0.562     2.250    reset
    SLICE_X35Y21         FDCE                                         f  bram_addr_r_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1411, routed)        0.899     2.064    clk_100mhz_IBUF_BUFG
    SLICE_X35Y21         FDCE                                         r  bram_addr_r_reg[9]/C
                         clock pessimism             -0.483     1.581    
    SLICE_X35Y21         FDCE (Remov_fdce_C_CLR)     -0.092     1.489    bram_addr_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.489    
                         arrival time                           2.250    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.823ns  (arrival time - required time)
  Source:                 rst_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            req_wdata_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.141ns (18.504%)  route 0.621ns (81.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1411, routed)        0.627     1.547    clk_100mhz_IBUF_BUFG
    SLICE_X35Y27         FDPE                                         r  rst_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDPE (Prop_fdpe_C_Q)         0.141     1.688 f  rst_sync_reg[2]/Q
                         net (fo=487, routed)         0.621     2.309    reset
    SLICE_X43Y22         FDCE                                         f  req_wdata_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1411, routed)        0.896     2.061    clk_100mhz_IBUF_BUFG
    SLICE_X43Y22         FDCE                                         r  req_wdata_reg[1]/C
                         clock pessimism             -0.483     1.578    
    SLICE_X43Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.486    req_wdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.823    





