/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az803-386
+ date
Thu Aug 31 19:14:11 UTC 2023
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1693509251
+ CACTUS_STARTTIME=1693509251
+ '[' 1 = 1 ']'
+ '[' 0 -eq 0 ']'
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.14.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.14.0
Compile date:      Aug 31 2023 (19:06:10)
Run date:          Aug 31 2023 (19:14:11+0000)
Run host:          fv-az803-386 (pid=100690)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.7.0, API version 0x20500
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az803-386
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7098320KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=9b459830-8d0c-5c4e-b2ed-c1a9e1514447, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/system.slice/runner-provisioner.service, OSName=Linux, OSRelease=5.15.0-1041-azure, OSVersion="#48-Ubuntu SMP Tue Jun 20 20:34:08 UTC 2023", HostName=fv-az803-386, Architecture=x86_64, hwlocVersion=2.7.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7098320KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=79, CPUModel="Intel(R) Xeon(R) CPU E5-2673 v4 @ 2.30GHz", CPUStepping=1)
    L3Cache L#0: (P#0, size=51200KB, linesize=64, ways=20, Inclusive=1)
      L2Cache L#0: (P#0, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#0: (P#0, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#1: (P#1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-1} P#{0-1}
    OpenMP thread 1: PU set L#{0-1} P#{0-1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 262144 linesize 64 associativity 8 stride 32768, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 52428800 linesize 64 associativity 20 stride 2621440, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00291262 sec
      iterations=10000000... time=0.030381 sec
      iterations=100000000... time=0.302655 sec
      iterations=400000000... time=1.2035 sec
      iterations=400000000... time=0.929873 sec
      result: 2.92368 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00358742 sec
      iterations=10000000... time=0.0346702 sec
      iterations=100000000... time=0.323284 sec
      iterations=300000000... time=0.956843 sec
      iterations=600000000... time=1.91753 sec
      result: 10.0129 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00186491 sec
      iterations=10000000... time=0.020191 sec
      iterations=100000000... time=0.20175 sec
      iterations=500000000... time=1.02613 sec
      result: 7.79631 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.0001392 sec
      iterations=10000... time=0.00148311 sec
      iterations=100000... time=0.0150806 sec
      iterations=1000000... time=0.151885 sec
      iterations=7000000... time=1.10139 sec
      result: 1.57341 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=0.000732903 sec
      iterations=10000... time=0.00740823 sec
      iterations=100000... time=0.0630012 sec
      iterations=1000000... time=0.602288 sec
      iterations=2000000... time=1.24784 sec
      result: 6.2392 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=1.2e-06 sec
      iterations=10... time=3.3e-06 sec
      iterations=100... time=2.99e-05 sec
      iterations=1000... time=0.000296801 sec
      iterations=10000... time=0.00297631 sec
      iterations=100000... time=0.0294214 sec
      iterations=1000000... time=0.305848 sec
      iterations=4000000... time=1.20964 sec
      result: 81.267 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=7.3e-06 sec
      iterations=10... time=4.98e-05 sec
      iterations=100... time=0.000526102 sec
      iterations=1000... time=0.00558452 sec
      iterations=10000... time=0.0540159 sec
      iterations=100000... time=0.545573 sec
      iterations=200000... time=1.12903 sec
      result: 34.8278 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=3.801e-06 sec
      iterations=10000... time=2.95e-05 sec
      iterations=100000... time=0.000286901 sec
      iterations=1000000... time=0.00312191 sec
      iterations=10000000... time=0.0304 sec
      iterations=100000000... time=0.302564 sec
      iterations=400000000... time=1.24531 sec
      result: 0.38916 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=3.66e-05 sec
      iterations=10000... time=0.000162801 sec
      iterations=100000... time=0.00190601 sec
      iterations=1000000... time=0.0182222 sec
      iterations=10000000... time=0.185143 sec
      iterations=60000000... time=1.09861 sec
      result: 2.28876 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=7e-07 sec
      iterations=10... time=5.801e-06 sec
      iterations=100... time=5.63e-05 sec
      iterations=1000... time=0.000624803 sec
      iterations=10000... time=0.00595903 sec
      iterations=100000... time=0.0579809 sec
      iterations=1000000... time=0.588216 sec
      iterations=2000000... time=1.21129 sec
      result: 40.5782 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=8.6e-06 sec
      iterations=10... time=8.5101e-05 sec
      iterations=100... time=0.000994605 sec
      iterations=1000... time=0.00969055 sec
      iterations=10000... time=0.10459 sec
      iterations=100000... time=0.907109 sec
      iterations=200000... time=1.83328 sec
      result: 21.4487 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=1.53e-05 sec
      iterations=10... time=0.000220801 sec
      iterations=100... time=0.00232631 sec
      iterations=1000... time=0.0236508 sec
      iterations=10000... time=0.242371 sec
      iterations=50000... time=1.23043 sec
      result: 0.0702193 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*23^3 grid points, 1*194672 bytes):
      iterations=1... time=3.06e-05 sec
      iterations=10... time=0.000533003 sec
      iterations=100... time=0.00427992 sec
      iterations=1000... time=0.0440906 sec
      iterations=10000... time=0.429612 sec
      iterations=30000... time=1.23048 sec
      result: 0.296641 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      iterations=1... time=0.00552402 sec
      iterations=10... time=0.0631373 sec
      iterations=100... time=0.63057 sec
      iterations=200... time=1.26752 sec
      result: 0.38822 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00317842 sec
      iterations=10000000... time=0.0312306 sec
      iterations=100000000... time=0.322308 sec
      iterations=300000000... time=0.948864 sec
      iterations=600000000... time=1.89085 sec
      iterations=600000000... time=1.40418 sec
      result: 2.46571 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00320931 sec
      iterations=10000000... time=0.0332997 sec
      iterations=100000000... time=0.327564 sec
      iterations=300000000... time=0.996036 sec
      iterations=600000000... time=1.97649 sec
      result: 9.7142 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00250961 sec
      iterations=10000000... time=0.0199837 sec
      iterations=100000000... time=0.20839 sec
      iterations=500000000... time=1.0926 sec
      result: 7.32197 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000155751 sec
      iterations=10000... time=0.00158891 sec
      iterations=100000... time=0.016106 sec
      iterations=1000000... time=0.156589 sec
      iterations=7000000... time=1.08395 sec
      result: 1.5485 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=0.000649352 sec
      iterations=10000... time=0.00587218 sec
      iterations=100000... time=0.0577964 sec
      iterations=1000000... time=0.57943 sec
      iterations=2000000... time=1.16778 sec
      result: 5.83889 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=8e-07 sec
      iterations=10... time=2.95e-06 sec
      iterations=100... time=2.755e-05 sec
      iterations=1000... time=0.000406352 sec
      iterations=10000... time=0.00309046 sec
      iterations=100000... time=0.0305962 sec
      iterations=1000000... time=0.312994 sec
      iterations=4000000... time=1.24953 sec
      result: 78.6725 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=6.5e-06 sec
      iterations=10... time=7.1251e-05 sec
      iterations=100... time=0.000704553 sec
      iterations=1000... time=0.00627828 sec
      iterations=10000... time=0.0607947 sec
      iterations=100000... time=0.611976 sec
      iterations=200000... time=1.21591 sec
      result: 32.3392 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=3.4e-06 sec
      iterations=10000... time=2.815e-05 sec
      iterations=100000... time=0.000298701 sec
      iterations=1000000... time=0.00283531 sec
      iterations=10000000... time=0.0345855 sec
      iterations=100000000... time=0.318629 sec
      iterations=300000000... time=0.934796 sec
      iterations=600000000... time=1.87143 sec
      result: 0.389881 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=3.98e-05 sec
      iterations=10000... time=0.000195051 sec
      iterations=100000... time=0.00206801 sec
      iterations=1000000... time=0.0211161 sec
      iterations=10000000... time=0.209678 sec
      iterations=50000000... time=1.0123 sec
      result: 2.53075 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=7.5e-07 sec
      iterations=10... time=2.455e-05 sec
      iterations=100... time=0.000137801 sec
      iterations=1000... time=0.000664303 sec
      iterations=10000... time=0.00626943 sec
      iterations=100000... time=0.0613699 sec
      iterations=1000000... time=0.610858 sec
      iterations=2000000... time=1.24816 sec
      result: 39.3797 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=8.9e-06 sec
      iterations=10... time=8.8451e-05 sec
      iterations=100... time=0.000982404 sec
      iterations=1000... time=0.00982734 sec
      iterations=10000... time=0.0961688 sec
      iterations=100000... time=0.966815 sec
      iterations=200000... time=1.83975 sec
      result: 21.3733 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=2.6e-06 sec
      iterations=10... time=2.64e-05 sec
      iterations=100... time=0.000274601 sec
      iterations=1000... time=0.00285036 sec
      iterations=10000... time=0.0282413 sec
      iterations=100000... time=0.284751 sec
      iterations=400000... time=1.16602 sec
      result: 0.250082 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*18^3 grid points, 2*93312 bytes):
      iterations=1... time=1.235e-05 sec
      iterations=10... time=0.0001241 sec
      iterations=100... time=0.00137226 sec
      iterations=1000... time=0.0142752 sec
      iterations=10000... time=0.137935 sec
      iterations=80000... time=1.11446 sec
      result: 0.418643 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      iterations=1... time=0.0016174 sec
      iterations=10... time=0.0163405 sec
      iterations=100... time=0.166981 sec
      iterations=700... time=1.15584 sec
      result: 1.49005 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Thu Aug 31 19:15:11 UTC 2023
+ echo Done.
Done.
  Elapsed time: 60.8 s
