Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\Z_MT_NHUNG\FPGA_Workspace\Project_uart_2\uart_module.qsys --block-symbol-file --output-directory=D:\Z_MT_NHUNG\FPGA_Workspace\Project_uart_2\system --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading Project_uart_2/uart_module.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding led [altera_avalon_pio 18.1]
Progress: Parameterizing module led
Progress: Adding nios2_gen2 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2
Progress: Adding onchip_memory2 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2
Progress: Adding sdram [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram
Progress: Adding switch [altera_avalon_pio 18.1]
Progress: Parameterizing module switch
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys
Progress: Adding uart [altera_avalon_uart 18.1]
Progress: Parameterizing module uart
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: uart_module.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: uart_module.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: uart_module.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: uart_module.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: uart_module.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\Z_MT_NHUNG\FPGA_Workspace\Project_uart_2\uart_module.qsys --synthesis=VERILOG --output-directory=D:\Z_MT_NHUNG\FPGA_Workspace\Project_uart_2\system\synthesis --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading Project_uart_2/uart_module.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding led [altera_avalon_pio 18.1]
Progress: Parameterizing module led
Progress: Adding nios2_gen2 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2
Progress: Adding onchip_memory2 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2
Progress: Adding sdram [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram
Progress: Adding switch [altera_avalon_pio 18.1]
Progress: Parameterizing module switch
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys
Progress: Adding uart [altera_avalon_uart 18.1]
Progress: Parameterizing module uart
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: uart_module.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: uart_module.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: uart_module.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: uart_module.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: uart_module.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: uart_module: Generating uart_module "uart_module" for QUARTUS_SYNTH
Info: jtag_uart: Starting RTL generation for module 'uart_module_jtag_uart'
Info: jtag_uart:   Generation command is [exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=uart_module_jtag_uart --dir=C:/Users/LAPTOP~1/AppData/Local/Temp/alt9731_4005239515790444687.dir/0002_jtag_uart_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/LAPTOP~1/AppData/Local/Temp/alt9731_4005239515790444687.dir/0002_jtag_uart_gen//uart_module_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'uart_module_jtag_uart'
Info: jtag_uart: "uart_module" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: led: Starting RTL generation for module 'uart_module_led'
Info: led:   Generation command is [exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=uart_module_led --dir=C:/Users/LAPTOP~1/AppData/Local/Temp/alt9731_4005239515790444687.dir/0003_led_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/LAPTOP~1/AppData/Local/Temp/alt9731_4005239515790444687.dir/0003_led_gen//uart_module_led_component_configuration.pl  --do_build_sim=0  ]
Info: led: Done RTL generation for module 'uart_module_led'
Info: led: "uart_module" instantiated altera_avalon_pio "led"
Info: nios2_gen2: "uart_module" instantiated altera_nios2_gen2 "nios2_gen2"
Info: onchip_memory2: Starting RTL generation for module 'uart_module_onchip_memory2'
Info: onchip_memory2:   Generation command is [exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=uart_module_onchip_memory2 --dir=C:/Users/LAPTOP~1/AppData/Local/Temp/alt9731_4005239515790444687.dir/0004_onchip_memory2_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/LAPTOP~1/AppData/Local/Temp/alt9731_4005239515790444687.dir/0004_onchip_memory2_gen//uart_module_onchip_memory2_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2: Done RTL generation for module 'uart_module_onchip_memory2'
Info: onchip_memory2: "uart_module" instantiated altera_avalon_onchip_memory2 "onchip_memory2"
Info: sdram: Starting RTL generation for module 'uart_module_sdram'
Info: sdram:   Generation command is [exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=uart_module_sdram --dir=C:/Users/LAPTOP~1/AppData/Local/Temp/alt9731_4005239515790444687.dir/0005_sdram_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/LAPTOP~1/AppData/Local/Temp/alt9731_4005239515790444687.dir/0005_sdram_gen//uart_module_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'uart_module_sdram'
Info: sdram: "uart_module" instantiated altera_avalon_new_sdram_controller "sdram"
Info: switch: Starting RTL generation for module 'uart_module_switch'
Info: switch:   Generation command is [exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=uart_module_switch --dir=C:/Users/LAPTOP~1/AppData/Local/Temp/alt9731_4005239515790444687.dir/0006_switch_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/LAPTOP~1/AppData/Local/Temp/alt9731_4005239515790444687.dir/0006_switch_gen//uart_module_switch_component_configuration.pl  --do_build_sim=0  ]
Info: switch: Done RTL generation for module 'uart_module_switch'
Info: switch: "uart_module" instantiated altera_avalon_pio "switch"
Info: sysid_qsys: "uart_module" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: uart: Starting RTL generation for module 'uart_module_uart'
Info: uart:   Generation command is [exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=uart_module_uart --dir=C:/Users/LAPTOP~1/AppData/Local/Temp/alt9731_4005239515790444687.dir/0008_uart_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/LAPTOP~1/AppData/Local/Temp/alt9731_4005239515790444687.dir/0008_uart_gen//uart_module_uart_component_configuration.pl  --do_build_sim=0  ]
Info: uart: Done RTL generation for module 'uart_module_uart'
Info: uart: "uart_module" instantiated altera_avalon_uart "uart"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "uart_module" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "uart_module" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "uart_module" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'uart_module_nios2_gen2_cpu'
Info: cpu:   Generation command is [exec D:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I D:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=uart_module_nios2_gen2_cpu --dir=C:/Users/LAPTOP~1/AppData/Local/Temp/alt9731_4005239515790444687.dir/0011_cpu_gen/ --quartus_bindir=D:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/LAPTOP~1/AppData/Local/Temp/alt9731_4005239515790444687.dir/0011_cpu_gen//uart_module_nios2_gen2_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2024.01.09 16:02:51 (*) Starting Nios II generation
Info: cpu: # 2024.01.09 16:02:51 (*)   Checking for plaintext license.
Info: cpu: # 2024.01.09 16:02:52 (*)   Couldn't query license setup in Quartus directory D:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2024.01.09 16:02:52 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2024.01.09 16:02:52 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2024.01.09 16:02:52 (*)   Plaintext license not found.
Info: cpu: # 2024.01.09 16:02:52 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2024.01.09 16:02:52 (*)   Elaborating CPU configuration settings
Info: cpu: # 2024.01.09 16:02:52 (*)   Creating all objects for CPU
Info: cpu: # 2024.01.09 16:02:53 (*)   Generating RTL from CPU objects
Info: cpu: # 2024.01.09 16:02:53 (*)   Creating plain-text RTL
Info: cpu: # 2024.01.09 16:02:54 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'uart_module_nios2_gen2_cpu'
Info: cpu: "nios2_gen2" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: nios2_gen2_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_009: "mm_interconnect_0" instantiated altera_merlin_router "router_009"
Info: sdram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: sdram_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_s1_rsp_width_adapter"
Info: Reusing file D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_007: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_007"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_007" instantiated error_adapter "error_adapter_0"
Info: uart_module: Done "uart_module" with 37 modules, 59 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
