# //  Questa Sim-64
# //  Version 2020.4 linux_x86_64 Oct 13 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
do keccak.tcl
# /home/phd-students/alessandra.dolmeta/Desktop/pqc_riscv/test/keccak_ip/modelsim_sim
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 08:43:42 on Jan 27,2023
# vcom -reportprogress 300 -work work /home/phd-students/alessandra.dolmeta/Desktop/pqc_riscv/test/keccak_ip/modelsim_sim/../rtl/src_64bit_buffer/with_FSM/keccak_globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package std_logic_arith
# -- Compiling package keccak_globals
# End time: 08:43:42 on Jan 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 08:43:42 on Jan 27,2023
# vcom -reportprogress 300 -work work /home/phd-students/alessandra.dolmeta/Desktop/pqc_riscv/test/keccak_ip/modelsim_sim/../rtl/src_64bit_buffer/with_FSM/Keccak_2to1mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package std_logic_arith
# -- Loading package keccak_globals
# -- Loading package NUMERIC_STD
# -- Compiling entity Keccak_2to1mux
# -- Compiling architecture Structure of Keccak_2to1mux
# End time: 08:43:42 on Jan 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 08:43:42 on Jan 27,2023
# vcom -reportprogress 300 -work work /home/phd-students/alessandra.dolmeta/Desktop/pqc_riscv/test/keccak_ip/modelsim_sim/../rtl/src_64bit_buffer/with_FSM/Keccak_REG_rst_n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package std_logic_arith
# -- Loading package keccak_globals
# -- Loading package NUMERIC_STD
# -- Compiling entity Keccak_REG_rst_n
# -- Compiling architecture RTL of Keccak_REG_rst_n
# End time: 08:43:42 on Jan 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 08:43:42 on Jan 27,2023
# vcom -reportprogress 300 -work work /home/phd-students/alessandra.dolmeta/Desktop/pqc_riscv/test/keccak_ip/modelsim_sim/../rtl/src_64bit_buffer/with_FSM/reg_en_rst_n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg_en_rst_n
# -- Compiling architecture behaviour of reg_en_rst_n
# End time: 08:43:43 on Jan 27,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 08:43:43 on Jan 27,2023
# vcom -reportprogress 300 -work work /home/phd-students/alessandra.dolmeta/Desktop/pqc_riscv/test/keccak_ip/modelsim_sim/../rtl/src_64bit_buffer/with_FSM/keccak_round_constants_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package std_logic_arith
# -- Loading package keccak_globals
# -- Compiling entity keccak_round_constants_gen
# -- Compiling architecture rtl of keccak_round_constants_gen
# End time: 08:43:43 on Jan 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 08:43:43 on Jan 27,2023
# vcom -reportprogress 300 -work work /home/phd-students/alessandra.dolmeta/Desktop/pqc_riscv/test/keccak_ip/modelsim_sim/../rtl/src_64bit_buffer/with_FSM/keccak_round.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package std_logic_arith
# -- Loading package keccak_globals
# -- Compiling entity keccak_round
# -- Compiling architecture rtl of keccak_round
# End time: 08:43:43 on Jan 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 08:43:43 on Jan 27,2023
# vcom -reportprogress 300 -work work /home/phd-students/alessandra.dolmeta/Desktop/pqc_riscv/test/keccak_ip/modelsim_sim/../rtl/src_64bit_buffer/with_FSM/keccak_buffer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package std_logic_arith
# -- Loading package keccak_globals
# -- Compiling entity keccak_buffer
# -- Compiling architecture rtl of keccak_buffer
# End time: 08:43:43 on Jan 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 08:43:43 on Jan 27,2023
# vcom -reportprogress 300 -work work /home/phd-students/alessandra.dolmeta/Desktop/pqc_riscv/test/keccak_ip/modelsim_sim/../rtl/src_64bit_buffer/with_FSM/keccak.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package std_logic_arith
# -- Loading package keccak_globals
# -- Compiling entity keccak
# -- Compiling architecture rtl of keccak
# End time: 08:43:43 on Jan 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 08:43:43 on Jan 27,2023
# vlog -reportprogress 300 -work work /home/phd-students/alessandra.dolmeta/Desktop/pqc_riscv/test/keccak_ip/modelsim_sim/../rtl/src_64bit_buffer/with_FSM/keccak_cu.sv 
# -- Compiling module keccak_cu
# 
# Top level modules:
# 	keccak_cu
# End time: 08:43:43 on Jan 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 08:43:43 on Jan 27,2023
# vcom -reportprogress 300 -work work /home/phd-students/alessandra.dolmeta/Desktop/pqc_riscv/test/keccak_ip/modelsim_sim/keccak_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity keccak_tb
# -- Compiling architecture structure of keccak_tb
# End time: 08:43:43 on Jan 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -debugDB -t 1ns work.keccak_tb 
# Start time: 08:43:43 on Jan 27,2023
# ** Warning: (vsim-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Note: (vopt-143) Recognized 1 FSM in module "keccak_cu(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.keccak_tb(structure)#1
# Loading sv_std.std
# Loading work.keccak_cu(fast)
# Loading synopsys.attributes
# Loading ieee.std_logic_misc(body)
# Loading ieee.std_logic_arith(body)
# Loading work.keccak_globals
# Loading work.keccak(rtl)#1
# Loading work.keccak_round(rtl)#1
# Loading work.keccak_round_constants_gen(rtl)#1
# Loading work.keccak_buffer(rtl)#1
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ** Note: dout valid changed
#    Time: 10 ns  Iteration: 2  Instance: /keccak_tb
# ** Note: dout valid changed
#    Time: 1130 ns  Iteration: 2  Instance: /keccak_tb
# ** Note: closing file
#    Time: 1640 ns  Iteration: 1  Instance: /keccak_tb
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.keccak_cu(fast)
# ** Note: (vsim-8716) Reusing existing debug database vsim.dbg.
run -all
# ** Note: dout valid changed
#    Time: 10 ns  Iteration: 2  Instance: /keccak_tb
# ** Note: dout valid changed
#    Time: 1130 ns  Iteration: 2  Instance: /keccak_tb
# ** Note: closing file
#    Time: 1640 ns  Iteration: 1  Instance: /keccak_tb
# Break key hit
# Simulation stop requested.
# End time: 09:31:58 on Jan 27,2023, Elapsed time: 0:48:15
# Errors: 0, Warnings: 1
