{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1747939426189 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1747939426189 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "frequency_counter_assembly 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"frequency_counter_assembly\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1747939426196 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1747939426237 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1747939426237 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_module:pll_module_inst\|altpll:altpll_component\|pll_module_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"pll_module:pll_module_inst\|altpll:altpll_component\|pll_module_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_module:pll_module_inst\|altpll:altpll_component\|pll_module_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_module:pll_module_inst\|altpll:altpll_component\|pll_module_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_module_altpll.v" "" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/db/pll_module_altpll.v" 46 -1 0 } } { "" "" { Generic "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1747939426296 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_module:pll_module_inst\|altpll:altpll_component\|pll_module_altpll:auto_generated\|wire_pll1_clk\[3\] 2 1 216 6000 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 216 degrees (6000 ps) for pll_module:pll_module_inst\|altpll:altpll_component\|pll_module_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/pll_module_altpll.v" "" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/db/pll_module_altpll.v" 46 -1 0 } } { "" "" { Generic "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1747939426296 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_module:pll_module_inst\|altpll:altpll_component\|pll_module_altpll:auto_generated\|wire_pll1_clk\[4\] 2 1 288 8000 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 288 degrees (8000 ps) for pll_module:pll_module_inst\|altpll:altpll_component\|pll_module_altpll:auto_generated\|wire_pll1_clk\[4\] port" {  } { { "db/pll_module_altpll.v" "" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/db/pll_module_altpll.v" 46 -1 0 } } { "" "" { Generic "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1747939426296 ""}  } { { "db/pll_module_altpll.v" "" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/db/pll_module_altpll.v" 46 -1 0 } } { "" "" { Generic "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1747939426296 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_sample_signal:pll_sample_inst\|altpll:altpll_component\|pll_sample_signal_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"pll_sample_signal:pll_sample_inst\|altpll:altpll_component\|pll_sample_signal_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_sample_signal:pll_sample_inst\|altpll:altpll_component\|pll_sample_signal_altpll:auto_generated\|wire_pll1_clk\[0\] 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for pll_sample_signal:pll_sample_inst\|altpll:altpll_component\|pll_sample_signal_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_sample_signal_altpll.v" "" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/db/pll_sample_signal_altpll.v" 46 -1 0 } } { "" "" { Generic "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1747939426297 ""}  } { { "db/pll_sample_signal_altpll.v" "" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/db/pll_sample_signal_altpll.v" 46 -1 0 } } { "" "" { Generic "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1747939426297 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1747939426425 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1747939426428 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747939426461 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747939426461 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747939426461 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747939426461 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747939426461 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747939426461 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747939426461 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747939426461 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747939426461 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747939426461 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747939426461 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747939426461 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747939426461 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1747939426461 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "/home/raditya/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/raditya/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 1067 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1747939426463 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "/home/raditya/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/raditya/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 1069 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1747939426463 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "/home/raditya/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/raditya/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 1071 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1747939426463 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "/home/raditya/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/raditya/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 1073 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1747939426463 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "/home/raditya/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/raditya/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 1075 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1747939426463 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "/home/raditya/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/raditya/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 1077 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1747939426463 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "/home/raditya/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/raditya/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 1079 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1747939426463 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "/home/raditya/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/raditya/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 1081 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1747939426463 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1747939426463 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1747939426463 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1747939426463 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1747939426463 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1747939426464 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1747939426464 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 26 " "No exact pin location assignment(s) for 2 pins of 26 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1747939426628 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "pll_sample_signal:pll_sample_inst\|altpll:altpll_component\|pll_sample_signal_altpll:auto_generated\|pll1 pll_module:pll_module_inst\|altpll:altpll_component\|pll_module_altpll:auto_generated\|pll1 " "The parameters of the PLL pll_sample_signal:pll_sample_inst\|altpll:altpll_component\|pll_sample_signal_altpll:auto_generated\|pll1 and the PLL pll_module:pll_module_inst\|altpll:altpll_component\|pll_module_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M pll_module:pll_module_inst\|altpll:altpll_component\|pll_module_altpll:auto_generated\|pll1 pll_sample_signal:pll_sample_inst\|altpll:altpll_component\|pll_sample_signal_altpll:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms pll_module:pll_module_inst\|altpll:altpll_component\|pll_module_altpll:auto_generated\|pll1 and PLL pll_sample_signal:pll_sample_inst\|altpll:altpll_component\|pll_sample_signal_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M pll_module:pll_module_inst\|altpll:altpll_component\|pll_module_altpll:auto_generated\|pll1 100 " "The value of the parameter \"M\" for the PLL atom pll_module:pll_module_inst\|altpll:altpll_component\|pll_module_altpll:auto_generated\|pll1 is 100" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1747939426632 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M pll_sample_signal:pll_sample_inst\|altpll:altpll_component\|pll_sample_signal_altpll:auto_generated\|pll1 104 " "The value of the parameter \"M\" for the PLL atom pll_sample_signal:pll_sample_inst\|altpll:altpll_component\|pll_sample_signal_altpll:auto_generated\|pll1 is 104" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1747939426632 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1747939426632 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "N pll_module:pll_module_inst\|altpll:altpll_component\|pll_module_altpll:auto_generated\|pll1 pll_sample_signal:pll_sample_inst\|altpll:altpll_component\|pll_sample_signal_altpll:auto_generated\|pll1 " "The values of the parameter \"N\" do not match for the PLL atoms pll_module:pll_module_inst\|altpll:altpll_component\|pll_module_altpll:auto_generated\|pll1 and PLL pll_sample_signal:pll_sample_inst\|altpll:altpll_component\|pll_sample_signal_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N pll_module:pll_module_inst\|altpll:altpll_component\|pll_module_altpll:auto_generated\|pll1 10 " "The value of the parameter \"N\" for the PLL atom pll_module:pll_module_inst\|altpll:altpll_component\|pll_module_altpll:auto_generated\|pll1 is 10" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1747939426632 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N pll_sample_signal:pll_sample_inst\|altpll:altpll_component\|pll_sample_signal_altpll:auto_generated\|pll1 8 " "The value of the parameter \"N\" for the PLL atom pll_sample_signal:pll_sample_inst\|altpll:altpll_component\|pll_sample_signal_altpll:auto_generated\|pll1 is 8" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1747939426632 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1747939426632 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Auto self-reset on loss-of-lock pll_module:pll_module_inst\|altpll:altpll_component\|pll_module_altpll:auto_generated\|pll1 pll_sample_signal:pll_sample_inst\|altpll:altpll_component\|pll_sample_signal_altpll:auto_generated\|pll1 " "The values of the parameter \"Auto self-reset on loss-of-lock\" do not match for the PLL atoms pll_module:pll_module_inst\|altpll:altpll_component\|pll_module_altpll:auto_generated\|pll1 and PLL pll_sample_signal:pll_sample_inst\|altpll:altpll_component\|pll_sample_signal_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Auto self-reset on loss-of-lock pll_module:pll_module_inst\|altpll:altpll_component\|pll_module_altpll:auto_generated\|pll1 OFF " "The value of the parameter \"Auto self-reset on loss-of-lock\" for the PLL atom pll_module:pll_module_inst\|altpll:altpll_component\|pll_module_altpll:auto_generated\|pll1 is OFF" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1747939426632 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Auto self-reset on loss-of-lock pll_sample_signal:pll_sample_inst\|altpll:altpll_component\|pll_sample_signal_altpll:auto_generated\|pll1 ON " "The value of the parameter \"Auto self-reset on loss-of-lock\" for the PLL atom pll_sample_signal:pll_sample_inst\|altpll:altpll_component\|pll_sample_signal_altpll:auto_generated\|pll1 is ON" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1747939426632 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1747939426632 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period pll_module:pll_module_inst\|altpll:altpll_component\|pll_module_altpll:auto_generated\|pll1 pll_sample_signal:pll_sample_inst\|altpll:altpll_component\|pll_sample_signal_altpll:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms pll_module:pll_module_inst\|altpll:altpll_component\|pll_module_altpll:auto_generated\|pll1 and PLL pll_sample_signal:pll_sample_inst\|altpll:altpll_component\|pll_sample_signal_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period pll_module:pll_module_inst\|altpll:altpll_component\|pll_module_altpll:auto_generated\|pll1 15380 " "The value of the parameter \"Min Lock Period\" for the PLL atom pll_module:pll_module_inst\|altpll:altpll_component\|pll_module_altpll:auto_generated\|pll1 is 15380" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1747939426632 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period pll_sample_signal:pll_sample_inst\|altpll:altpll_component\|pll_sample_signal_altpll:auto_generated\|pll1 19994 " "The value of the parameter \"Min Lock Period\" for the PLL atom pll_sample_signal:pll_sample_inst\|altpll:altpll_component\|pll_sample_signal_altpll:auto_generated\|pll1 is 19994" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1747939426632 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1747939426632 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period pll_module:pll_module_inst\|altpll:altpll_component\|pll_module_altpll:auto_generated\|pll1 pll_sample_signal:pll_sample_inst\|altpll:altpll_component\|pll_sample_signal_altpll:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms pll_module:pll_module_inst\|altpll:altpll_component\|pll_module_altpll:auto_generated\|pll1 and PLL pll_sample_signal:pll_sample_inst\|altpll:altpll_component\|pll_sample_signal_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period pll_module:pll_module_inst\|altpll:altpll_component\|pll_module_altpll:auto_generated\|pll1 20000 " "The value of the parameter \"Max Lock Period\" for the PLL atom pll_module:pll_module_inst\|altpll:altpll_component\|pll_module_altpll:auto_generated\|pll1 is 20000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1747939426632 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period pll_sample_signal:pll_sample_inst\|altpll:altpll_component\|pll_sample_signal_altpll:auto_generated\|pll1 25000 " "The value of the parameter \"Max Lock Period\" for the PLL atom pll_sample_signal:pll_sample_inst\|altpll:altpll_component\|pll_sample_signal_altpll:auto_generated\|pll1 is 25000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1747939426632 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1747939426632 ""}  } { { "db/pll_sample_signal_altpll.v" "" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/db/pll_sample_signal_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/pll_module_altpll.v" "" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/db/pll_module_altpll.v" 81 -1 0 } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1747939426632 ""}
{ "Info" "ISTA_SDC_FOUND" "timing.sdc " "Reading SDC File: 'timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1747939426956 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "timing.sdc 2 ref_measurement_clk_1 port " "Ignored filter at timing.sdc(2): ref_measurement_clk_1 could not be matched with a port" {  } { { "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" "" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1747939426958 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock timing.sdc 2 Argument <targets> is an empty collection " "Ignored create_clock at timing.sdc(2): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -add -name measure_clk_ref_1 -period 10ns \[get_ports ref_measurement_clk_1\] " "create_clock -add -name measure_clk_ref_1 -period 10ns \[get_ports ref_measurement_clk_1\]" {  } { { "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" "" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747939426958 ""}  } { { "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" "" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1747939426958 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "timing.sdc 3 ref_measurement_clk_2 port " "Ignored filter at timing.sdc(3): ref_measurement_clk_2 could not be matched with a port" {  } { { "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" "" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1747939426958 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock timing.sdc 3 Argument <targets> is an empty collection " "Ignored create_clock at timing.sdc(3): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -add -name measure_clk_ref_2 -period 10ns \[get_ports ref_measurement_clk_2\] " "create_clock -add -name measure_clk_ref_2 -period 10ns \[get_ports ref_measurement_clk_2\]" {  } { { "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" "" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747939426958 ""}  } { { "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" "" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1747939426958 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "timing.sdc 4 ref_measurement_clk_3 port " "Ignored filter at timing.sdc(4): ref_measurement_clk_3 could not be matched with a port" {  } { { "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" "" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1747939426958 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock timing.sdc 4 Argument <targets> is an empty collection " "Ignored create_clock at timing.sdc(4): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -add -name measure_clk_ref_3 -period 10ns \[get_ports ref_measurement_clk_3\] " "create_clock -add -name measure_clk_ref_3 -period 10ns \[get_ports ref_measurement_clk_3\]" {  } { { "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" "" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747939426958 ""}  } { { "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" "" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1747939426958 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "timing.sdc 5 ref_measurement_clk_4 port " "Ignored filter at timing.sdc(5): ref_measurement_clk_4 could not be matched with a port" {  } { { "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" "" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1747939426958 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock timing.sdc 5 Argument <targets> is an empty collection " "Ignored create_clock at timing.sdc(5): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -add -name measure_clk_ref_4 -period 10ns \[get_ports ref_measurement_clk_4\] " "create_clock -add -name measure_clk_ref_4 -period 10ns \[get_ports ref_measurement_clk_4\]" {  } { { "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" "" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747939426958 ""}  } { { "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" "" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1747939426958 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "timing.sdc 6 ref_measurement_clk_5 port " "Ignored filter at timing.sdc(6): ref_measurement_clk_5 could not be matched with a port" {  } { { "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" "" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1747939426958 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock timing.sdc 6 Argument <targets> is an empty collection " "Ignored create_clock at timing.sdc(6): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -add -name measure_clk_ref_5 -period 10ns \[get_ports ref_measurement_clk_5\] " "create_clock -add -name measure_clk_ref_5 -period 10ns \[get_ports ref_measurement_clk_5\]" {  } { { "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" "" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747939426958 ""}  } { { "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" "" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1747939426958 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "frequency_counter:counter_module\|measurement_is_done " "Node: frequency_counter:counter_module\|measurement_is_done was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register frequency_counter:counter_module\|phase_count_reg\[4\] frequency_counter:counter_module\|measurement_is_done " "Register frequency_counter:counter_module\|phase_count_reg\[4\] is being clocked by frequency_counter:counter_module\|measurement_is_done" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1747939426960 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1747939426960 "|top_level|frequency_counter:counter_module|measurement_is_done"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\] " "Node: uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register uart_interface:uart_module\|uart_tx_module:tx_module\|tx_module_ready_internal uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\] " "Register uart_interface:uart_module\|uart_tx_module:tx_module\|tx_module_ready_internal is being clocked by uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1747939426960 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1747939426960 "|top_level|uart_interface:uart_module|uart_tx_module:tx_module|baud_rate_counter_internal[31]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "frequency_counter:counter_module\|measurement_begin " "Node: frequency_counter:counter_module\|measurement_begin was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register frequency_counter:counter_module\|phase_count_reg\[6\] frequency_counter:counter_module\|measurement_begin " "Register frequency_counter:counter_module\|phase_count_reg\[6\] is being clocked by frequency_counter:counter_module\|measurement_begin" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1747939426960 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1747939426960 "|top_level|frequency_counter:counter_module|measurement_begin"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_sample_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_sample_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1747939426962 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1747939426962 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1747939426962 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1747939426962 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1747939426962 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_i (Rise) clk_i (Rise) setup and hold " "From clk_i (Rise) to clk_i (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1747939426962 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1747939426962 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1747939426962 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1747939426962 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1747939426962 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000        clk_i " "  20.000        clk_i" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1747939426962 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 measure_signal_i " "  20.000 measure_signal_i" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1747939426962 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1747939426962 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_i_ext~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clk_i_ext~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G16 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1747939427011 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\] " "Destination node uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\]" {  } { { "uart_interface.v" "" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v" 274 -1 0 } } { "temporary_test_loc" "" { Generic "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1747939427011 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1747939427011 ""}  } { { "top_level.v" "" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 1057 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1747939427011 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_module:pll_module_inst\|altpll:altpll_component\|pll_module_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll_module:pll_module_inst\|altpll:altpll_component\|pll_module_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1747939427011 ""}  } { { "db/pll_module_altpll.v" "" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/db/pll_module_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1747939427011 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_module:pll_module_inst\|altpll:altpll_component\|pll_module_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll_module:pll_module_inst\|altpll:altpll_component\|pll_module_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1747939427011 ""}  } { { "db/pll_module_altpll.v" "" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/db/pll_module_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1747939427011 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_module:pll_module_inst\|altpll:altpll_component\|pll_module_altpll:auto_generated\|wire_pll1_clk\[4\] (placed in counter C2 of PLL_1) " "Automatically promoted node pll_module:pll_module_inst\|altpll:altpll_component\|pll_module_altpll:auto_generated\|wire_pll1_clk\[4\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1747939427011 ""}  } { { "db/pll_module_altpll.v" "" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/db/pll_module_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1747939427011 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_sample_signal:pll_sample_inst\|altpll:altpll_component\|pll_sample_signal_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node pll_sample_signal:pll_sample_inst\|altpll:altpll_component\|pll_sample_signal_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1747939427011 ""}  } { { "db/pll_sample_signal_altpll.v" "" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/db/pll_sample_signal_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1747939427011 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\]  " "Automatically promoted node uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1747939427011 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\]~94 " "Destination node uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\]~94" {  } { { "uart_interface.v" "" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v" 274 -1 0 } } { "temporary_test_loc" "" { Generic "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1747939427011 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1747939427011 ""}  } { { "uart_interface.v" "" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v" 274 -1 0 } } { "temporary_test_loc" "" { Generic "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1747939427011 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "frequency_counter:counter_module\|measurement_begin  " "Automatically promoted node frequency_counter:counter_module\|measurement_begin " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1747939427011 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "frequency_counter:counter_module\|measurement_is_done~2 " "Destination node frequency_counter:counter_module\|measurement_is_done~2" {  } { { "frequency_counter.v" "" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/frequency_counter.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 946 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1747939427011 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "frequency_counter:counter_module\|measurement_count_internal\[25\]~17 " "Destination node frequency_counter:counter_module\|measurement_count_internal\[25\]~17" {  } { { "frequency_counter.v" "" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/frequency_counter.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 957 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1747939427011 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "frequency_counter:counter_module\|measurement_count_internal\[25\]~18 " "Destination node frequency_counter:counter_module\|measurement_count_internal\[25\]~18" {  } { { "frequency_counter.v" "" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/frequency_counter.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 958 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1747939427011 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "frequency_counter:counter_module\|measurement_state_machine\[3\]~16 " "Destination node frequency_counter:counter_module\|measurement_state_machine\[3\]~16" {  } { { "frequency_counter.v" "" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/frequency_counter.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 973 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1747939427011 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1747939427011 ""}  } { { "frequency_counter.v" "" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/frequency_counter.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1747939427011 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1747939427261 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1747939427262 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1747939427262 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1747939427263 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1747939427264 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1747939427266 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1747939427266 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1747939427267 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1747939427284 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1747939427285 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1747939427285 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 2.5V 0 2 0 " "Number of I/O pins in group: 2 (unused VREF, 2.5V VCCIO, 0 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1747939427288 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1747939427288 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1747939427288 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1747939427289 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1747939427289 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 36 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1747939427289 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 5 43 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1747939427289 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1747939427289 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1747939427289 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 12 48 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 12 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1747939427289 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 7 45 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1747939427289 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1747939427289 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1747939427289 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1747939427289 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747939427357 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1747939427359 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1747939428326 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747939428415 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1747939428434 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1747939428840 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747939428840 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1747939429186 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X45_Y33 X55_Y43 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X45_Y33 to location X55_Y43" {  } { { "loc" "" { Generic "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X45_Y33 to location X55_Y43"} { { 12 { 0 ""} 45 33 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1747939430296 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1747939430296 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1747939430415 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1747939430415 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1747939430415 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747939430417 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.15 " "Total time spent on timing analysis during the Fitter is 0.15 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1747939430551 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1747939430560 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1747939430806 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1747939430806 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1747939431095 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747939431447 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "1 MAX 10 " "1 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "measure_signal_i 3.3-V LVTTL AB7 " "Pin measure_signal_i uses I/O standard 3.3-V LVTTL at AB7" {  } { { "/home/raditya/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/raditya/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { measure_signal_i } } } { "/home/raditya/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/raditya/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "measure_signal_i" } } } } { "top_level.v" "" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1747939431596 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1747939431596 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/output_files/frequency_counter_assembly.fit.smsg " "Generated suppressed messages file /home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/output_files/frequency_counter_assembly.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1747939431642 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 26 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1879 " "Peak virtual memory: 1879 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747939431935 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 23 01:43:51 2025 " "Processing ended: Fri May 23 01:43:51 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747939431935 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747939431935 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747939431935 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1747939431935 ""}
