Classic Timing Analyzer report for THREE-STATE-GATE
Tue Apr 13 21:33:26 2021
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. tsu
  6. tco
  7. tpd
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                   ;
+------------------------------+-------+---------------+-------------+-------+-------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From  ; To    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+-------+-------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.740 ns    ; D2    ; inst4 ; --         ; CP       ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.657 ns    ; inst4 ; Q2    ; CP         ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 10.374 ns   ; EN    ; Q0    ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 1.105 ns    ; D5    ; inst7 ; --         ; CP       ; 0            ;
; Total number of failed paths ;       ;               ;             ;       ;       ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+-------+-------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C8Q208C7        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CP              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+-------------------------------------------------------------+
; tsu                                                         ;
+-------+--------------+------------+------+-------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To    ; To Clock ;
+-------+--------------+------------+------+-------+----------+
; N/A   ; None         ; 3.740 ns   ; D2   ; inst4 ; CP       ;
; N/A   ; None         ; 3.727 ns   ; D6   ; inst8 ; CP       ;
; N/A   ; None         ; 3.369 ns   ; D0   ; inst  ; CP       ;
; N/A   ; None         ; 3.362 ns   ; D7   ; inst9 ; CP       ;
; N/A   ; None         ; 3.345 ns   ; D1   ; inst3 ; CP       ;
; N/A   ; None         ; 3.341 ns   ; D3   ; inst5 ; CP       ;
; N/A   ; None         ; -0.458 ns  ; D4   ; inst6 ; CP       ;
; N/A   ; None         ; -0.857 ns  ; D5   ; inst7 ; CP       ;
+-------+--------------+------------+------+-------+----------+


+-------------------------------------------------------------+
; tco                                                         ;
+-------+--------------+------------+-------+----+------------+
; Slack ; Required tco ; Actual tco ; From  ; To ; From Clock ;
+-------+--------------+------------+-------+----+------------+
; N/A   ; None         ; 7.657 ns   ; inst4 ; Q2 ; CP         ;
; N/A   ; None         ; 7.342 ns   ; inst6 ; Q4 ; CP         ;
; N/A   ; None         ; 7.018 ns   ; inst8 ; Q6 ; CP         ;
; N/A   ; None         ; 6.990 ns   ; inst7 ; Q5 ; CP         ;
; N/A   ; None         ; 6.790 ns   ; inst5 ; Q3 ; CP         ;
; N/A   ; None         ; 6.398 ns   ; inst3 ; Q1 ; CP         ;
; N/A   ; None         ; 6.381 ns   ; inst9 ; Q7 ; CP         ;
; N/A   ; None         ; 6.362 ns   ; inst  ; Q0 ; CP         ;
+-------+--------------+------------+-------+----+------------+


+---------------------------------------------------------+
; tpd                                                     ;
+-------+-------------------+-----------------+------+----+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To ;
+-------+-------------------+-----------------+------+----+
; N/A   ; None              ; 10.374 ns       ; EN   ; Q0 ;
; N/A   ; None              ; 10.339 ns       ; EN   ; Q6 ;
; N/A   ; None              ; 10.318 ns       ; EN   ; Q3 ;
; N/A   ; None              ; 10.107 ns       ; EN   ; Q5 ;
; N/A   ; None              ; 10.073 ns       ; EN   ; Q7 ;
; N/A   ; None              ; 9.937 ns        ; EN   ; Q2 ;
; N/A   ; None              ; 9.932 ns        ; EN   ; Q4 ;
; N/A   ; None              ; 9.532 ns        ; EN   ; Q1 ;
+-------+-------------------+-----------------+------+----+


+-------------------------------------------------------------------+
; th                                                                ;
+---------------+-------------+-----------+------+-------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To    ; To Clock ;
+---------------+-------------+-----------+------+-------+----------+
; N/A           ; None        ; 1.105 ns  ; D5   ; inst7 ; CP       ;
; N/A           ; None        ; 0.706 ns  ; D4   ; inst6 ; CP       ;
; N/A           ; None        ; -3.093 ns ; D3   ; inst5 ; CP       ;
; N/A           ; None        ; -3.097 ns ; D1   ; inst3 ; CP       ;
; N/A           ; None        ; -3.114 ns ; D7   ; inst9 ; CP       ;
; N/A           ; None        ; -3.121 ns ; D0   ; inst  ; CP       ;
; N/A           ; None        ; -3.479 ns ; D6   ; inst8 ; CP       ;
; N/A           ; None        ; -3.492 ns ; D2   ; inst4 ; CP       ;
+---------------+-------------+-----------+------+-------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Tue Apr 13 21:33:26 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off THREE-STATE-GATE -c THREE-STATE-GATE --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CP" is an undefined clock
Info: No valid register-to-register data paths exist for clock "CP"
Info: tsu for register "inst4" (data pin = "D2", clock pin = "CP") is 3.740 ns
    Info: + Longest pin to register delay is 6.427 ns
        Info: 1: + IC(0.000 ns) + CELL(0.913 ns) = 0.913 ns; Loc. = PIN_89; Fanout = 1; PIN Node = 'D2'
        Info: 2: + IC(5.240 ns) + CELL(0.178 ns) = 6.331 ns; Loc. = LCCOMB_X28_Y4_N0; Fanout = 1; COMB Node = 'inst4~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.427 ns; Loc. = LCFF_X28_Y4_N1; Fanout = 1; REG Node = 'inst4'
        Info: Total cell delay = 1.187 ns ( 18.47 % )
        Info: Total interconnect delay = 5.240 ns ( 81.53 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "CP" to destination register is 2.649 ns
        Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CP'
        Info: 2: + IC(0.128 ns) + CELL(0.000 ns) = 1.194 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'CP~clkctrl'
        Info: 3: + IC(0.853 ns) + CELL(0.602 ns) = 2.649 ns; Loc. = LCFF_X28_Y4_N1; Fanout = 1; REG Node = 'inst4'
        Info: Total cell delay = 1.668 ns ( 62.97 % )
        Info: Total interconnect delay = 0.981 ns ( 37.03 % )
Info: tco from clock "CP" to destination pin "Q2" through register "inst4" is 7.657 ns
    Info: + Longest clock path from clock "CP" to source register is 2.649 ns
        Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CP'
        Info: 2: + IC(0.128 ns) + CELL(0.000 ns) = 1.194 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'CP~clkctrl'
        Info: 3: + IC(0.853 ns) + CELL(0.602 ns) = 2.649 ns; Loc. = LCFF_X28_Y4_N1; Fanout = 1; REG Node = 'inst4'
        Info: Total cell delay = 1.668 ns ( 62.97 % )
        Info: Total interconnect delay = 0.981 ns ( 37.03 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 4.731 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y4_N1; Fanout = 1; REG Node = 'inst4'
        Info: 2: + IC(1.841 ns) + CELL(2.890 ns) = 4.731 ns; Loc. = PIN_134; Fanout = 0; PIN Node = 'Q2'
        Info: Total cell delay = 2.890 ns ( 61.09 % )
        Info: Total interconnect delay = 1.841 ns ( 38.91 % )
Info: Longest tpd from source pin "EN" to destination pin "Q0" is 10.374 ns
    Info: 1: + IC(0.000 ns) + CELL(0.913 ns) = 0.913 ns; Loc. = PIN_191; Fanout = 8; PIN Node = 'EN'
    Info: 2: + IC(6.538 ns) + CELL(2.923 ns) = 10.374 ns; Loc. = PIN_30; Fanout = 0; PIN Node = 'Q0'
    Info: Total cell delay = 3.836 ns ( 36.98 % )
    Info: Total interconnect delay = 6.538 ns ( 63.02 % )
Info: th for register "inst7" (data pin = "D5", clock pin = "CP") is 1.105 ns
    Info: + Longest clock path from clock "CP" to destination register is 2.592 ns
        Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CP'
        Info: 2: + IC(0.128 ns) + CELL(0.000 ns) = 1.194 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'CP~clkctrl'
        Info: 3: + IC(0.796 ns) + CELL(0.602 ns) = 2.592 ns; Loc. = LCFF_X1_Y9_N1; Fanout = 1; REG Node = 'inst7'
        Info: Total cell delay = 1.668 ns ( 64.35 % )
        Info: Total interconnect delay = 0.924 ns ( 35.65 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 1.773 ns
        Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_28; Fanout = 1; PIN Node = 'D5'
        Info: 2: + IC(0.433 ns) + CELL(0.178 ns) = 1.677 ns; Loc. = LCCOMB_X1_Y9_N0; Fanout = 1; COMB Node = 'inst7~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 1.773 ns; Loc. = LCFF_X1_Y9_N1; Fanout = 1; REG Node = 'inst7'
        Info: Total cell delay = 1.340 ns ( 75.58 % )
        Info: Total interconnect delay = 0.433 ns ( 24.42 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 196 megabytes
    Info: Processing ended: Tue Apr 13 21:33:26 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


