type:
  type: int16
  branch: avx
  raw: &raw_t sse::zint16<Interface::capability>
  vector_t: &vector_t std::array<sse::zint16<capability>, 2>
  mask_t: &mask_t std::array<sse::zint16<capability>, 2>
  scalar_t: &scalar_t int16_t
  vec_size: &vec_size 16
  alignment: 32
#-----------------------------------------------------------------------------------------------------------------------
  traits:
     shared:
      - printable
     default:
       - io
       - math
       - numeric
       - arithmetic
       - bitwise
       - bitwise_shift
       - logical
       - comparison
       - conditional
#-----------------------------------------------------------------------------------------------------------------------
modules:
  init:
    default:

      - args: "std::array<sse::zint16<Interface::capability>, 2> value"
        init: value

      - args: "sse::zint16<Interface::capability> hi, sse::zint16<Interface::capability> lo"
        init: "std::array<sse::zint16<Interface::capability>, 2> ({ hi, lo })"

      - args: [[*scalar_t, "value"]]
        init: "std::array<sse::zint16<Interface::capability>, 2> ({ _mm_set1_epi16(value), _mm_set1_epi16(value) })"

      - args: "extracted_type value"
        init: "std::array<sse::zint16<Interface::capability>, 2> ({ _mm_load_si128((__m128i*)value.data()), _mm_load_si128((__m128i*)(value.data() + 4)) })"

      #- args: { from: *vec_size, to: 0, type: *scalar_t }
      #  init: { args: { from: 0, to: *vec_size, type: *scalar_t }, body: _mm_set_ps }
#-----------------------------------------------------------------------------------------------------------------------
  io:
    vstore: &io_store
      prefix: "template<typename OutputIt> friend"
      args: "OutputIt result, Composed input"
      returns: void
      body:
        - _mm_store_si128((__m128i*)(target.data()), input.value()[1]);
        - _mm_store_si128((__m128i*)(result + size / 2), input.value()[0]);
    vstream:
      <<: *io_store
      body:
       - _mm_stream_si128((__m128i*)(target.data()), input.value()[1]);
       - _mm_stream_si128((__m128i*)(result + size / 2), input.value()[0]);
#-----------------------------------------------------------------------------------------------------------------------
  numeric: {} #dummy
#-----------------------------------------------------------------------------------------------------------------------
  math:
    vabs:
      args: one
      body: return zint16<Interface::capability> ({ vabs(one.value()[1]), vabs(one.value()[0]) });

    vmin: return zint16<Interface::capability> ({ vmin(one.value()[1], other.value()[1]), vmin(one.value()[0], other.value()[0]) });
    vmax: return zint16<Interface::capability> ({ vmax(one.value()[1], other.value()[1]), vmax(one.value()[0], other.value()[0]) });

    vclamp:
     args: [self, from, to]
     body: return zint16<Interface::capability> ({ vclamp(self.value()[1], from.value()[1], to.value()[1]), vclamp(self.value()[0], from.value()[0], to.value()[0]) });
#-----------------------------------------------------------------------------------------------------------------------
  arithmetic:
    vneg:
      args: one
      body: return zint16<Interface::capability> ({ -one.value()[1], -one.value()[0] });
    vadd: return zint16<Interface::capability> ({ one.value()[1] + other.value()[1], one.value()[0] + other.value()[0] });
    vsub: return zint16<Interface::capability> ({ one.value()[1] - other.value()[1], one.value()[0] - other.value()[0] });
    vmul: return zint16<Interface::capability> ({ one.value()[1] * other.value()[1], one.value()[0] * other.value()[0] });
    vdiv: return zint16<Interface::capability> ({ one.value()[1] / other.value()[1], one.value()[0] / other.value()[0] });
    vmod: return zint16<Interface::capability> ({ one.value()[1] % other.value()[1], one.value()[0] % other.value()[0] });
#-----------------------------------------------------------------------------------------------------------------------
  bitwise:
    vbneg: &bitwise_negate
      args: one
      body: return zint16<Interface::capability> ({ ~one.value()[1], ~one.value()[1] });
    vbor:   &bitwise_or
      body: return zint16<Interface::capability> ({ one.value()[1] | other.value()[1], one.value()[0] | other.value()[0] });
    vband:  &bitwise_and
      body: return zint16<Interface::capability> ({ one.value()[1] & other.value()[1], one.value()[0] & other.value()[0] });
    vbxor:  &bitwise_xor
      body: return zint16<Interface::capability> ({ one.value()[1] ^ other.value()[1], one.value()[0] ^ other.value()[0] });

    vis_set:
      args: one
      returns: bool
      body: return vis_set(one.value()[1]) && vis_set(one.value()[0])
#-----------------------------------------------------------------------------------------------------------------------
  bitwise_shift:
    vbsll:  return zint16<Interface::capability> ({ one.value()[1] << other.value()[1], one.value()[0] << other.value()[0] });
    vbsrl:  return zint16<Interface::capability> ({ one.value()[1] >> other.value()[1], one.value()[0] >> other.value()[0] });
    vbslli:
      args: { raw: "const Composed one, const size_t other" }
      body: return zint16<Interface::capability> ({ one.value()[1] << other, one.value()[0] << other });
    vbsrli:
      args: { raw: "const Composed one, const size_t other" }
      body: return zint16<Interface::capability> ({ one.value()[1] >> other, one.value()[0] >> other });
#-----------------------------------------------------------------------------------------------------------------------
  logical:
    vlneg:
      args: one
      body: return zint16<Interface::capability> ({ !one.value()[1], !one.value()[1] });
    vlor:   return zint16<Interface::capability> ({ one.value()[1] || other.value()[1], one.value()[0] || other.value()[0] });
    vland:  return zint16<Interface::capability> ({ one.value()[1] && other.value()[1], one.value()[0] && other.value()[0] });
#-----------------------------------------------------------------------------------------------------------------------
  comparison:
    veq:   return zint16<Interface::capability> ({ one.value()[1] == other.value()[1], one.value()[0] == other.value()[0] });
    vneq:  return zint16<Interface::capability> ({ one.value()[1] != other.value()[1], one.value()[0] != other.value()[0] });
    vgt:   return zint16<Interface::capability> ({ one.value()[1] > other.value()[1], one.value()[0] > other.value()[0] });
    vlt:   return zint16<Interface::capability> ({ one.value()[1] < other.value()[1], one.value()[0] < other.value()[0] });
    vge:   return zint16<Interface::capability> ({ one.value()[1] >= other.value()[1], one.value()[0] >= other.value()[0] });
    vle:   return zint16<Interface::capability> ({ one.value()[1] <= other.value()[1], one.value()[0] <= other.value()[0] });
#-----------------------------------------------------------------------------------------------------------------------
  conditional:
    vsel:
      args: [bval_t condition, if_value, else_value]
      mangling: false
      body: return zint16<Interface::capability> ({ vsel(condition.value()[1], if_value.value()[1], else_value.value()[1]), vsel(condition.value()[0], if_value.value()[0], else_value.value()[0]) });