// Seed: 1543074725
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_7;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wire id_3;
  wire id_4;
  tri  id_5 = 1;
  logic [7:0] id_6, id_7;
  wire id_8;
  wire id_9;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_5,
      id_9,
      id_4,
      id_4
  );
  id_10(
      1, id_5, 1
  );
  if ((id_8)) wire id_11;
  wire id_12;
  assign id_4 = id_9;
  assign id_6 = id_6[1 : 1];
  assign id_9 = id_1;
endmodule
