<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file blank_trb3_periph_blank.ncd.
Design name: trb3_periph_blank
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE3-150EA
Package:     FPBGA672
Performance: 8
Loading device for application trce from file 'ec5a124x182.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.74.
Performance Hardware Data Status:   Final          Version 36.22.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.10.2.115</big></U></B>
Wed Dec 05 06:41:20 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 8 -sphld m -o blank_trb3_periph_blank.twr -gui -msgset E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/project/promote.xml blank_trb3_periph_blank.ncd blank_trb3_periph_blank.prf 
Design file:     blank_trb3_periph_blank.ncd
Preference file: blank_trb3_periph_blank.prf
Device,speed:    LFE3-150EA,8
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "CLK_GPLL_RIGHT_c" 200.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_0_1' Target='right'>FREQUENCY NET "clk_100_i" 100.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:  121.139MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_2' Target='right'>FREQUENCY NET "THE_MEDIA_UPLINK/ff_rxhalfclk" 100.000000 MHz (0 errors)</A></LI>            330 items scored, 0 timing errors detected.
Report:  311.042MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_3' Target='right'>FREQUENCY NET "clk_200_i_0" 200.000000 MHz (0 errors)</A></LI>            814 items scored, 0 timing errors detected.
Report:  340.832MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_4' Target='right'>FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.
Report:  500.000MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_5' Target='right'>MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 20.000000 ns (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_0_6' Target='right'>MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 30.000000 ns (0 errors)</A></LI>            3 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_0_7' Target='right'>MULTICYCLE TO CELL "THE_RESET_HANDLER/trb_reset_*" 20.000000 ns (0 errors)</A></LI>            2 items scored, 0 timing errors detected.

70 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK RD_DURING_WR_PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "CLK_GPLL_RIGHT_c" 200.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1"></A>Preference: FREQUENCY NET "clk_100_i" 100.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 1.745ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[20]  (from clk_100_i +)
   Destination:    FF         Data in        THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_reg[35]  (to clk_100_i +)

   Delay:               8.194ns  (25.8% logic, 74.2% route), 12 logic levels.

 Constraint Details:

      8.194ns physical path delay THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5544 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_5053 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 9.939ns) by 1.745ns

 Physical Path Details:

      Data path THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5544 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_5053:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R22C60C.CLK to     R22C60C.Q0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5544 (from clk_100_i)
ROUTE        35     1.265     R22C60C.Q0 to     R27C63D.B0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[20]
CTOOFX_DEL  ---     0.281     R27C63D.B0 to   R27C63D.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop4.un332_t_6/SLICE_6528
ROUTE         1     0.893   R27C63D.OFX0 to     R24C64B.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1383
CTOOFX_DEL  ---     0.281     R24C64B.C0 to   R24C64B.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop4.un332_t_15/SLICE_6368
ROUTE         1     0.000   R24C64B.OFX0 to    R24C64A.FXA THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1392
FXTOOFX_DE  ---     0.129    R24C64A.FXA to   R24C64A.OFX1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop4.un332_t_30/SLICE_6369
ROUTE         1     0.716   R24C64A.OFX1 to     R28C64A.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un332_t
CTOF_DEL    ---     0.147     R28C64A.C1 to     R28C64A.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_7195
ROUTE         1     0.347     R28C64A.F1 to     R28C64A.B0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un365_t
CTOF_DEL    ---     0.147     R28C64A.B0 to     R28C64A.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_7195
ROUTE         1     0.768     R28C64A.F0 to     R26C58D.A1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_4
CTOF_DEL    ---     0.147     R26C58D.A1 to     R26C58D.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_7190
ROUTE         1     0.360     R26C58D.F1 to     R26C58D.A0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_13
CTOF_DEL    ---     0.147     R26C58D.A0 to     R26C58D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_7190
ROUTE         4     0.676     R26C58D.F0 to     R32C59A.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence
CTOF_DEL    ---     0.147     R32C59A.C0 to     R32C59A.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5596
ROUTE         1     0.139     R32C59A.F0 to     R32C59B.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un80_output_i
CTOF_DEL    ---     0.147     R32C59B.D1 to     R32C59B.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5590
ROUTE         4     0.566     R32C59B.F1 to     R26C60B.D1 FPGA5_COMM_c[10]
CTOF_DEL    ---     0.147     R26C60B.D1 to     R26C60B.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_5092
ROUTE         2     0.354     R26C60B.F1 to     R26C60A.B1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch[35]
CTOF_DEL    ---     0.147     R26C60A.B1 to     R26C60A.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_5053
ROUTE         1     0.000     R26C60A.F1 to    R26C60A.DI1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch_1[35] (to clk_100_i)
                  --------
                    8.194   (25.8% logic, 74.2% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5544:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.120 *L_R79C5.CLKOP to    R22C60C.CLK clk_100_i
                  --------
                    1.120   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_5053:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.120 *L_R79C5.CLKOP to    R26C60A.CLK clk_100_i
                  --------
                    1.120   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.756ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[20]  (from clk_100_i +)
   Destination:    FF         Data in        THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_reg[32]  (to clk_100_i +)

   Delay:               8.183ns  (25.8% logic, 74.2% route), 12 logic levels.

 Constraint Details:

      8.183ns physical path delay THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5544 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_5052 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 9.939ns) by 1.756ns

 Physical Path Details:

      Data path THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5544 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_5052:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R22C60C.CLK to     R22C60C.Q0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5544 (from clk_100_i)
ROUTE        35     1.265     R22C60C.Q0 to     R27C63D.B0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[20]
CTOOFX_DEL  ---     0.281     R27C63D.B0 to   R27C63D.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop4.un332_t_6/SLICE_6528
ROUTE         1     0.893   R27C63D.OFX0 to     R24C64B.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1383
CTOOFX_DEL  ---     0.281     R24C64B.C0 to   R24C64B.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop4.un332_t_15/SLICE_6368
ROUTE         1     0.000   R24C64B.OFX0 to    R24C64A.FXA THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1392
FXTOOFX_DE  ---     0.129    R24C64A.FXA to   R24C64A.OFX1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop4.un332_t_30/SLICE_6369
ROUTE         1     0.716   R24C64A.OFX1 to     R28C64A.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un332_t
CTOF_DEL    ---     0.147     R28C64A.C1 to     R28C64A.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_7195
ROUTE         1     0.347     R28C64A.F1 to     R28C64A.B0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un365_t
CTOF_DEL    ---     0.147     R28C64A.B0 to     R28C64A.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_7195
ROUTE         1     0.768     R28C64A.F0 to     R26C58D.A1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_4
CTOF_DEL    ---     0.147     R26C58D.A1 to     R26C58D.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_7190
ROUTE         1     0.360     R26C58D.F1 to     R26C58D.A0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_13
CTOF_DEL    ---     0.147     R26C58D.A0 to     R26C58D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_7190
ROUTE         4     0.354     R26C58D.F0 to     R28C58C.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence
CTOF_DEL    ---     0.147     R28C58C.D0 to     R28C58C.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5595
ROUTE         1     0.655     R28C58C.F0 to     R30C56B.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_i
CTOF_DEL    ---     0.147     R30C56B.C0 to     R30C56B.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5589
ROUTE         4     0.569     R30C56B.F0 to     R30C48B.D0 FPGA5_COMM_c[7]
CTOF_DEL    ---     0.147     R30C48B.D0 to     R30C48B.F0 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_5091
ROUTE         2     0.146     R30C48B.F0 to     R30C48A.D0 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch[32]
CTOF_DEL    ---     0.147     R30C48A.D0 to     R30C48A.F0 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_5052
ROUTE         1     0.000     R30C48A.F0 to    R30C48A.DI0 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch_1[32] (to clk_100_i)
                  --------
                    8.183   (25.8% logic, 74.2% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5544:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.120 *L_R79C5.CLKOP to    R22C60C.CLK clk_100_i
                  --------
                    1.120   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_5052:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.120 *L_R79C5.CLKOP to    R30C48A.CLK clk_100_i
                  --------
                    1.120   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.774ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_BUS_HANDLER/buf_BUS_ADDR_OUT[5]  (from clk_100_i +)
   Destination:    FF         Data in        THE_RDO_STAT.busrdo_tx.data[3]  (to clk_100_i +)

   Delay:               8.161ns  (15.6% logic, 84.4% route), 8 logic levels.

 Constraint Details:

      8.161ns physical path delay THE_BUS_HANDLER/SLICE_2236 to SLICE_4086 meets
     10.000ns delay constraint less
      0.004ns skew and
      0.061ns DIN_SET requirement (totaling 9.935ns) by 1.774ns

 Physical Path Details:

      Data path THE_BUS_HANDLER/SLICE_2236 to SLICE_4086:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R45C88C.CLK to     R45C88C.Q0 THE_BUS_HANDLER/SLICE_2236 (from clk_100_i)
ROUTE        48     1.924     R45C88C.Q0 to     R66C91C.B1 BUS_RX_0[13]
CTOF_DEL    ---     0.147     R66C91C.B1 to     R66C91C.F1 Master_Trigger/GEN_TRIG_OR_1/SLICE_7337
ROUTE        10     1.180     R66C91C.F1 to     R69C89B.A0 Master_Trigger/GEN_TRIG_OR_1/ack430_3
CTOF_DEL    ---     0.147     R69C89B.A0 to     R69C89B.F0 Master_Trigger/GEN_TRIG_OR_1/SLICE_7116
ROUTE         5     1.047     R69C89B.F0 to     R68C86A.C1 Master_Trigger/un1_THE_BUS_HANDLER_43
CTOF_DEL    ---     0.147     R68C86A.C1 to     R68C86A.F1 SLICE_4095
ROUTE         1     0.562     R68C86A.F1 to     R68C88C.A0 Master_Trigger/GEN_TRIG_LOGIC_0/data_215_iv_a_2_a_a_a_a_0_12
CTOF_DEL    ---     0.147     R68C88C.A0 to     R68C88C.F0 Master_Trigger/SLICE_6853
ROUTE         1     0.747     R68C88C.F0 to     R64C88D.B0 Master_Trigger/GEN_TRIG_LOGIC_0/data_215_iv_a_2_a_a_a_a_0_27
CTOF_DEL    ---     0.147     R64C88D.B0 to     R64C88D.F0 Master_Trigger/GEN_TRIG_LOGIC_0/SLICE_7138
ROUTE         1     0.902     R64C88D.F0 to     R63C91B.C0 Master_Trigger/GEN_TRIG_LOGIC_0/data_215_iv_a_2_a_a_a_a_0_39
CTOF_DEL    ---     0.147     R63C91B.C0 to     R63C91B.F0 Master_Trigger/GEN_TRIG_LOGIC_0/SLICE_7134
ROUTE         1     0.527     R63C91B.F0 to     R63C92C.B1 Master_Trigger/GEN_TRIG_LOGIC_0/data_215_iv_a_2_a_a_a_a
CTOF_DEL    ---     0.147     R63C92C.B1 to     R63C92C.F1 SLICE_4086
ROUTE         1     0.000     R63C92C.F1 to    R63C92C.DI1 THE_RDO_STAT.busrdo_tx.data_215[3] (to clk_100_i)
                  --------
                    8.161   (15.6% logic, 84.4% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_BUS_HANDLER/SLICE_2236:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.107 *L_R79C5.CLKOP to    R45C88C.CLK clk_100_i
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to SLICE_4086:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.103 *L_R79C5.CLKOP to    R63C92C.CLK clk_100_i
                  --------
                    1.103   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.828ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[20]  (from clk_100_i +)
   Destination:    FF         Data in        THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_reg[35]  (to clk_100_i +)

   Delay:               8.111ns  (24.2% logic, 75.8% route), 11 logic levels.

 Constraint Details:

      8.111ns physical path delay THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5544 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_5053 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 9.939ns) by 1.828ns

 Physical Path Details:

      Data path THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5544 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_5053:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R22C60C.CLK to     R22C60C.Q0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5544 (from clk_100_i)
ROUTE        35     1.720     R22C60C.Q0 to     R31C70C.B0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[20]
CTOOFX_DEL  ---     0.281     R31C70C.B0 to   R31C70C.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop5.un413_t_6/SLICE_6567
ROUTE         1     0.725   R31C70C.OFX0 to     R30C70D.A0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1445
CTOOFX_DEL  ---     0.281     R30C70D.A0 to   R30C70D.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop5.un413_t_15/SLICE_6372
ROUTE         1     0.000   R30C70D.OFX0 to    R30C70C.FXA THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1454
FXTOOFX_DE  ---     0.129    R30C70C.FXA to   R30C70C.OFX1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop5.un413_t_30/SLICE_6373
ROUTE         1     0.840   R30C70C.OFX1 to     R28C64A.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un413_t
CTOF_DEL    ---     0.147     R28C64A.C0 to     R28C64A.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_7195
ROUTE         1     0.768     R28C64A.F0 to     R26C58D.A1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_4
CTOF_DEL    ---     0.147     R26C58D.A1 to     R26C58D.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_7190
ROUTE         1     0.360     R26C58D.F1 to     R26C58D.A0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_13
CTOF_DEL    ---     0.147     R26C58D.A0 to     R26C58D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_7190
ROUTE         4     0.676     R26C58D.F0 to     R32C59A.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence
CTOF_DEL    ---     0.147     R32C59A.C0 to     R32C59A.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5596
ROUTE         1     0.139     R32C59A.F0 to     R32C59B.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un80_output_i
CTOF_DEL    ---     0.147     R32C59B.D1 to     R32C59B.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5590
ROUTE         4     0.566     R32C59B.F1 to     R26C60B.D1 FPGA5_COMM_c[10]
CTOF_DEL    ---     0.147     R26C60B.D1 to     R26C60B.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_5092
ROUTE         2     0.354     R26C60B.F1 to     R26C60A.B1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch[35]
CTOF_DEL    ---     0.147     R26C60A.B1 to     R26C60A.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_5053
ROUTE         1     0.000     R26C60A.F1 to    R26C60A.DI1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch_1[35] (to clk_100_i)
                  --------
                    8.111   (24.2% logic, 75.8% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5544:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.120 *L_R79C5.CLKOP to    R22C60C.CLK clk_100_i
                  --------
                    1.120   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_5053:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.120 *L_R79C5.CLKOP to    R26C60A.CLK clk_100_i
                  --------
                    1.120   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.839ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[20]  (from clk_100_i +)
   Destination:    FF         Data in        THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_reg[32]  (to clk_100_i +)

   Delay:               8.100ns  (24.2% logic, 75.8% route), 11 logic levels.

 Constraint Details:

      8.100ns physical path delay THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5544 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_5052 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 9.939ns) by 1.839ns

 Physical Path Details:

      Data path THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5544 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_5052:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R22C60C.CLK to     R22C60C.Q0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5544 (from clk_100_i)
ROUTE        35     1.720     R22C60C.Q0 to     R31C70C.B0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[20]
CTOOFX_DEL  ---     0.281     R31C70C.B0 to   R31C70C.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop5.un413_t_6/SLICE_6567
ROUTE         1     0.725   R31C70C.OFX0 to     R30C70D.A0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1445
CTOOFX_DEL  ---     0.281     R30C70D.A0 to   R30C70D.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop5.un413_t_15/SLICE_6372
ROUTE         1     0.000   R30C70D.OFX0 to    R30C70C.FXA THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1454
FXTOOFX_DE  ---     0.129    R30C70C.FXA to   R30C70C.OFX1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop5.un413_t_30/SLICE_6373
ROUTE         1     0.840   R30C70C.OFX1 to     R28C64A.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un413_t
CTOF_DEL    ---     0.147     R28C64A.C0 to     R28C64A.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_7195
ROUTE         1     0.768     R28C64A.F0 to     R26C58D.A1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_4
CTOF_DEL    ---     0.147     R26C58D.A1 to     R26C58D.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_7190
ROUTE         1     0.360     R26C58D.F1 to     R26C58D.A0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_13
CTOF_DEL    ---     0.147     R26C58D.A0 to     R26C58D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_7190
ROUTE         4     0.354     R26C58D.F0 to     R28C58C.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence
CTOF_DEL    ---     0.147     R28C58C.D0 to     R28C58C.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5595
ROUTE         1     0.655     R28C58C.F0 to     R30C56B.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_i
CTOF_DEL    ---     0.147     R30C56B.C0 to     R30C56B.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5589
ROUTE         4     0.569     R30C56B.F0 to     R30C48B.D0 FPGA5_COMM_c[7]
CTOF_DEL    ---     0.147     R30C48B.D0 to     R30C48B.F0 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_5091
ROUTE         2     0.146     R30C48B.F0 to     R30C48A.D0 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch[32]
CTOF_DEL    ---     0.147     R30C48A.D0 to     R30C48A.F0 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_5052
ROUTE         1     0.000     R30C48A.F0 to    R30C48A.DI0 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch_1[32] (to clk_100_i)
                  --------
                    8.100   (24.2% logic, 75.8% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5544:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.120 *L_R79C5.CLKOP to    R22C60C.CLK clk_100_i
                  --------
                    1.120   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_5052:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.120 *L_R79C5.CLKOP to    R30C48A.CLK clk_100_i
                  --------
                    1.120   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.841ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[20]  (from clk_100_i +)
   Destination:    FF         Data in        THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_reg[32]  (to clk_100_i +)

   Delay:               8.098ns  (24.2% logic, 75.8% route), 11 logic levels.

 Constraint Details:

      8.098ns physical path delay THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5544 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_5052 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 9.939ns) by 1.841ns

 Physical Path Details:

      Data path THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5544 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_5052:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R22C60C.CLK to     R22C60C.Q0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5544 (from clk_100_i)
ROUTE        35     1.265     R22C60C.Q0 to     R27C63D.B0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[20]
CTOOFX_DEL  ---     0.281     R27C63D.B0 to   R27C63D.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop4.un332_t_6/SLICE_6528
ROUTE         1     0.893   R27C63D.OFX0 to     R24C64B.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1383
CTOOFX_DEL  ---     0.281     R24C64B.C0 to   R24C64B.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop4.un332_t_15/SLICE_6368
ROUTE         1     0.000   R24C64B.OFX0 to    R24C64A.FXA THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1392
FXTOOFX_DE  ---     0.129    R24C64A.FXA to   R24C64A.OFX1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop4.un332_t_30/SLICE_6369
ROUTE         1     0.716   R24C64A.OFX1 to     R28C64A.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un332_t
CTOF_DEL    ---     0.147     R28C64A.C1 to     R28C64A.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_7195
ROUTE         1     0.347     R28C64A.F1 to     R28C64A.B0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un365_t
CTOF_DEL    ---     0.147     R28C64A.B0 to     R28C64A.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_7195
ROUTE         1     0.768     R28C64A.F0 to     R26C58D.A1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_4
CTOF_DEL    ---     0.147     R26C58D.A1 to     R26C58D.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_7190
ROUTE         1     0.360     R26C58D.F1 to     R26C58D.A0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_13
CTOF_DEL    ---     0.147     R26C58D.A0 to     R26C58D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_7190
ROUTE         4     0.354     R26C58D.F0 to     R28C58C.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence
CTOF_DEL    ---     0.147     R28C58C.D0 to     R28C58C.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5595
ROUTE         1     0.655     R28C58C.F0 to     R30C56B.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_i
CTOF_DEL    ---     0.147     R30C56B.C0 to     R30C56B.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5589
ROUTE         4     0.777     R30C56B.F0 to     R30C48A.B0 FPGA5_COMM_c[7]
CTOF_DEL    ---     0.147     R30C48A.B0 to     R30C48A.F0 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_5052
ROUTE         1     0.000     R30C48A.F0 to    R30C48A.DI0 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch_1[32] (to clk_100_i)
                  --------
                    8.098   (24.2% logic, 75.8% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5544:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.120 *L_R79C5.CLKOP to    R22C60C.CLK clk_100_i
                  --------
                    1.120   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_5052:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.120 *L_R79C5.CLKOP to    R30C48A.CLK clk_100_i
                  --------
                    1.120   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.858ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[20]  (from clk_100_i +)
   Destination:    FF         Data in        THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_reg[34]  (to clk_100_i +)

   Delay:               8.081ns  (24.3% logic, 75.7% route), 11 logic levels.

 Constraint Details:

      8.081ns physical path delay THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5544 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_5053 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 9.939ns) by 1.858ns

 Physical Path Details:

      Data path THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5544 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_5053:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R22C60C.CLK to     R22C60C.Q0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5544 (from clk_100_i)
ROUTE        35     1.265     R22C60C.Q0 to     R27C63D.B0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[20]
CTOOFX_DEL  ---     0.281     R27C63D.B0 to   R27C63D.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop4.un332_t_6/SLICE_6528
ROUTE         1     0.893   R27C63D.OFX0 to     R24C64B.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1383
CTOOFX_DEL  ---     0.281     R24C64B.C0 to   R24C64B.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop4.un332_t_15/SLICE_6368
ROUTE         1     0.000   R24C64B.OFX0 to    R24C64A.FXA THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1392
FXTOOFX_DE  ---     0.129    R24C64A.FXA to   R24C64A.OFX1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop4.un332_t_30/SLICE_6369
ROUTE         1     0.716   R24C64A.OFX1 to     R28C64A.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un332_t
CTOF_DEL    ---     0.147     R28C64A.C1 to     R28C64A.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_7195
ROUTE         1     0.347     R28C64A.F1 to     R28C64A.B0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un365_t
CTOF_DEL    ---     0.147     R28C64A.B0 to     R28C64A.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_7195
ROUTE         1     0.768     R28C64A.F0 to     R26C58D.A1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_4
CTOF_DEL    ---     0.147     R26C58D.A1 to     R26C58D.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_7190
ROUTE         1     0.360     R26C58D.F1 to     R26C58D.A0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_13
CTOF_DEL    ---     0.147     R26C58D.A0 to     R26C58D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_7190
ROUTE         4     0.676     R26C58D.F0 to     R32C59B.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence
CTOF_DEL    ---     0.147     R32C59B.C0 to     R32C59B.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5590
ROUTE         4     0.566     R32C59B.F0 to     R26C60B.D0 FPGA5_COMM_c[9]
CTOF_DEL    ---     0.147     R26C60B.D0 to     R26C60B.F0 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_5092
ROUTE         2     0.527     R26C60B.F0 to     R26C60A.B0 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch[34]
CTOF_DEL    ---     0.147     R26C60A.B0 to     R26C60A.F0 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_5053
ROUTE         1     0.000     R26C60A.F0 to    R26C60A.DI0 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch_1[34] (to clk_100_i)
                  --------
                    8.081   (24.3% logic, 75.7% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5544:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.120 *L_R79C5.CLKOP to    R22C60C.CLK clk_100_i
                  --------
                    1.120   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_5053:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.120 *L_R79C5.CLKOP to    R26C60A.CLK clk_100_i
                  --------
                    1.120   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.886ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[20]  (from clk_100_i +)
   Destination:    FF         Data in        THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_reg[33]  (to clk_100_i +)

   Delay:               8.053ns  (24.4% logic, 75.6% route), 11 logic levels.

 Constraint Details:

      8.053ns physical path delay THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5544 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_5052 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 9.939ns) by 1.886ns

 Physical Path Details:

      Data path THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5544 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_5052:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R22C60C.CLK to     R22C60C.Q0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5544 (from clk_100_i)
ROUTE        35     1.265     R22C60C.Q0 to     R27C63D.B0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[20]
CTOOFX_DEL  ---     0.281     R27C63D.B0 to   R27C63D.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop4.un332_t_6/SLICE_6528
ROUTE         1     0.893   R27C63D.OFX0 to     R24C64B.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1383
CTOOFX_DEL  ---     0.281     R24C64B.C0 to   R24C64B.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop4.un332_t_15/SLICE_6368
ROUTE         1     0.000   R24C64B.OFX0 to    R24C64A.FXA THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1392
FXTOOFX_DE  ---     0.129    R24C64A.FXA to   R24C64A.OFX1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop4.un332_t_30/SLICE_6369
ROUTE         1     0.716   R24C64A.OFX1 to     R28C64A.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un332_t
CTOF_DEL    ---     0.147     R28C64A.C1 to     R28C64A.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_7195
ROUTE         1     0.347     R28C64A.F1 to     R28C64A.B0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un365_t
CTOF_DEL    ---     0.147     R28C64A.B0 to     R28C64A.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_7195
ROUTE         1     0.768     R28C64A.F0 to     R26C58D.A1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_4
CTOF_DEL    ---     0.147     R26C58D.A1 to     R26C58D.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_7190
ROUTE         1     0.360     R26C58D.F1 to     R26C58D.A0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_13
CTOF_DEL    ---     0.147     R26C58D.A0 to     R26C58D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_7190
ROUTE         4     0.866     R26C58D.F0 to     R30C56B.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence
CTOF_DEL    ---     0.147     R30C56B.C1 to     R30C56B.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5589
ROUTE         4     0.562     R30C56B.F1 to     R30C48B.D1 FPGA5_COMM_c[8]
CTOF_DEL    ---     0.147     R30C48B.D1 to     R30C48B.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_5091
ROUTE         2     0.313     R30C48B.F1 to     R30C48A.D1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch[33]
CTOF_DEL    ---     0.147     R30C48A.D1 to     R30C48A.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_5052
ROUTE         1     0.000     R30C48A.F1 to    R30C48A.DI1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch_1[33] (to clk_100_i)
                  --------
                    8.053   (24.4% logic, 75.6% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5544:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.120 *L_R79C5.CLKOP to    R22C60C.CLK clk_100_i
                  --------
                    1.120   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_5052:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.120 *L_R79C5.CLKOP to    R30C48A.CLK clk_100_i
                  --------
                    1.120   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.901ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[31]  (from clk_100_i +)
   Destination:    FF         Data in        THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_reg[35]  (to clk_100_i +)

   Delay:               8.038ns  (26.3% logic, 73.7% route), 12 logic levels.

 Constraint Details:

      8.038ns physical path delay THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5549 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_5053 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 9.939ns) by 1.901ns

 Physical Path Details:

      Data path THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5549 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_5053:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R27C61B.CLK to     R27C61B.Q1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5549 (from clk_100_i)
ROUTE        35     1.410     R27C61B.Q1 to     R22C62C.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[31]
CTOOFX_DEL  ---     0.281     R22C62C.D1 to   R22C62C.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop1.un127_t_28_i_m4/SLICE_6487
ROUTE         1     0.853   R22C62C.OFX0 to     R23C60C.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_3551
CTOOFX_DEL  ---     0.281     R23C60C.C1 to   R23C60C.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop1.un127_t_30/SLICE_6380
ROUTE         1     0.000   R23C60C.OFX0 to    R23C60C.FXB THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1872
FXTOOFX_DE  ---     0.129    R23C60C.FXB to   R23C60C.OFX1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop1.un127_t_30/SLICE_6380
ROUTE         1     0.955   R23C60C.OFX1 to     R26C58C.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un127_t
CTOF_DEL    ---     0.147     R26C58C.D1 to     R26C58C.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_7197
ROUTE         1     0.360     R26C58C.F1 to     R26C58C.A0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un122_t
CTOF_DEL    ---     0.147     R26C58C.A0 to     R26C58C.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_7197
ROUTE         1     0.255     R26C58C.F0 to     R26C58D.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_6
CTOF_DEL    ---     0.147     R26C58D.C1 to     R26C58D.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_7190
ROUTE         1     0.360     R26C58D.F1 to     R26C58D.A0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_13
CTOF_DEL    ---     0.147     R26C58D.A0 to     R26C58D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_7190
ROUTE         4     0.676     R26C58D.F0 to     R32C59A.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence
CTOF_DEL    ---     0.147     R32C59A.C0 to     R32C59A.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5596
ROUTE         1     0.139     R32C59A.F0 to     R32C59B.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un80_output_i
CTOF_DEL    ---     0.147     R32C59B.D1 to     R32C59B.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5590
ROUTE         4     0.566     R32C59B.F1 to     R26C60B.D1 FPGA5_COMM_c[10]
CTOF_DEL    ---     0.147     R26C60B.D1 to     R26C60B.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_5092
ROUTE         2     0.354     R26C60B.F1 to     R26C60A.B1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch[35]
CTOF_DEL    ---     0.147     R26C60A.B1 to     R26C60A.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_5053
ROUTE         1     0.000     R26C60A.F1 to    R26C60A.DI1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch_1[35] (to clk_100_i)
                  --------
                    8.038   (26.3% logic, 73.7% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5549:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.120 *L_R79C5.CLKOP to    R27C61B.CLK clk_100_i
                  --------
                    1.120   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_5053:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.120 *L_R79C5.CLKOP to    R26C60A.CLK clk_100_i
                  --------
                    1.120   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.907ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[11]  (from clk_100_i +)
   Destination:    FF         Data in        THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_reg[35]  (to clk_100_i +)

   Delay:               8.032ns  (26.3% logic, 73.7% route), 12 logic levels.

 Constraint Details:

      8.032ns physical path delay THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5539 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_5053 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 9.939ns) by 1.907ns

 Physical Path Details:

      Data path THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5539 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_5053:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R26C69B.CLK to     R26C69B.Q1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5539 (from clk_100_i)
ROUTE        35     1.747     R26C69B.Q1 to     R21C62B.B1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[11]
CTOOFX_DEL  ---     0.281     R21C62B.B1 to   R21C62B.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop0.un46_t_25/SLICE_6591
ROUTE         1     0.724   R21C62B.OFX0 to     R19C59C.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1805
CTOOFX_DEL  ---     0.281     R19C59C.D1 to   R19C59C.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop0.un46_t_30/SLICE_6376
ROUTE         1     0.000   R19C59C.OFX0 to    R19C59C.FXB THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1810
FXTOOFX_DE  ---     0.129    R19C59C.FXB to   R19C59C.OFX1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop0.un46_t_30/SLICE_6376
ROUTE         1     0.898   R19C59C.OFX1 to     R26C58B.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un46_t
CTOF_DEL    ---     0.147     R26C58B.C1 to     R26C58B.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_7196
ROUTE         1     0.319     R26C58B.F1 to     R26C58B.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/t_1
CTOF_DEL    ---     0.147     R26C58B.D0 to     R26C58B.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_7196
ROUTE         1     0.139     R26C58B.F0 to     R26C58D.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_5
CTOF_DEL    ---     0.147     R26C58D.D1 to     R26C58D.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_7190
ROUTE         1     0.360     R26C58D.F1 to     R26C58D.A0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_13
CTOF_DEL    ---     0.147     R26C58D.A0 to     R26C58D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_7190
ROUTE         4     0.676     R26C58D.F0 to     R32C59A.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence
CTOF_DEL    ---     0.147     R32C59A.C0 to     R32C59A.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5596
ROUTE         1     0.139     R32C59A.F0 to     R32C59B.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un80_output_i
CTOF_DEL    ---     0.147     R32C59B.D1 to     R32C59B.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5590
ROUTE         4     0.566     R32C59B.F1 to     R26C60B.D1 FPGA5_COMM_c[10]
CTOF_DEL    ---     0.147     R26C60B.D1 to     R26C60B.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_5092
ROUTE         2     0.354     R26C60B.F1 to     R26C60A.B1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch[35]
CTOF_DEL    ---     0.147     R26C60A.B1 to     R26C60A.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_5053
ROUTE         1     0.000     R26C60A.F1 to    R26C60A.DI1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch_1[35] (to clk_100_i)
                  --------
                    8.032   (26.3% logic, 73.7% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5539:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.120 *L_R79C5.CLKOP to    R26C69B.CLK clk_100_i
                  --------
                    1.120   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_5053:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.120 *L_R79C5.CLKOP to    R26C60A.CLK clk_100_i
                  --------
                    1.120   (0.0% logic, 100.0% route), 0 logic levels.

Report:  121.139MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_2"></A>Preference: FREQUENCY NET "THE_MEDIA_UPLINK/ff_rxhalfclk" 100.000000 MHz ;
            330 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 6.785ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[8]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[3]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)
                   FF                        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[2]

   Delay:               2.842ns  (24.1% logic, 75.9% route), 4 logic levels.

 Constraint Details:

      2.842ns physical path delay THE_MEDIA_UPLINK/SLICE_3986 to THE_MEDIA_UPLINK/SLICE_4027 meets
     10.000ns delay constraint less
     -0.013ns skew and
      0.386ns LSR_SET requirement (totaling 9.627ns) by 6.785ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3986 to THE_MEDIA_UPLINK/SLICE_4027:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R109C110C.CLK to   R109C110C.Q0 THE_MEDIA_UPLINK/SLICE_3986 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         3     0.749   R109C110C.Q0 to   R108C108C.A1 THE_MEDIA_UPLINK/fifo_rx_din[8]
CTOF_DEL    ---     0.147   R108C108C.A1 to   R108C108C.F1 THE_MEDIA_UPLINK/SLICE_7274
ROUTE         1     0.360   R108C108C.F1 to   R108C108C.A0 THE_MEDIA_UPLINK/fifo_rx_din_RNI3R35[0]
CTOF_DEL    ---     0.147   R108C108C.A0 to   R108C108C.F0 THE_MEDIA_UPLINK/SLICE_7274
ROUTE         1     0.255   R108C108C.F0 to   R108C108D.C0 THE_MEDIA_UPLINK/sync_q_1_RNI6MOQ[1]
CTOF_DEL    ---     0.147   R108C108D.C0 to   R108C108D.F0 THE_MEDIA_UPLINK/SLICE_7276
ROUTE         3     0.794   R108C108D.F0 to  R109C115C.LSR THE_MEDIA_UPLINK/THE_N_7_mux_i (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    2.842   (24.1% logic, 75.9% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3986:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.579 *FF_RX_H_CLK_1 to  R109C110C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.579   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_4027:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.592 *FF_RX_H_CLK_1 to  R109C115C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.592   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.785ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[8]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[1]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)
                   FF                        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[0]

   Delay:               2.842ns  (24.1% logic, 75.9% route), 4 logic levels.

 Constraint Details:

      2.842ns physical path delay THE_MEDIA_UPLINK/SLICE_3986 to THE_MEDIA_UPLINK/SLICE_4026 meets
     10.000ns delay constraint less
     -0.013ns skew and
      0.386ns LSR_SET requirement (totaling 9.627ns) by 6.785ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3986 to THE_MEDIA_UPLINK/SLICE_4026:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R109C110C.CLK to   R109C110C.Q0 THE_MEDIA_UPLINK/SLICE_3986 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         3     0.749   R109C110C.Q0 to   R108C108C.A1 THE_MEDIA_UPLINK/fifo_rx_din[8]
CTOF_DEL    ---     0.147   R108C108C.A1 to   R108C108C.F1 THE_MEDIA_UPLINK/SLICE_7274
ROUTE         1     0.360   R108C108C.F1 to   R108C108C.A0 THE_MEDIA_UPLINK/fifo_rx_din_RNI3R35[0]
CTOF_DEL    ---     0.147   R108C108C.A0 to   R108C108C.F0 THE_MEDIA_UPLINK/SLICE_7274
ROUTE         1     0.255   R108C108C.F0 to   R108C108D.C0 THE_MEDIA_UPLINK/sync_q_1_RNI6MOQ[1]
CTOF_DEL    ---     0.147   R108C108D.C0 to   R108C108D.F0 THE_MEDIA_UPLINK/SLICE_7276
ROUTE         3     0.794   R108C108D.F0 to  R109C115B.LSR THE_MEDIA_UPLINK/THE_N_7_mux_i (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    2.842   (24.1% logic, 75.9% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3986:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.579 *FF_RX_H_CLK_1 to  R109C110C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.579   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_4026:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.592 *FF_RX_H_CLK_1 to  R109C115B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.592   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.790ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[16]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[3]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)
                   FF                        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[2]

   Delay:               2.824ns  (19.0% logic, 81.0% route), 3 logic levels.

 Constraint Details:

      2.824ns physical path delay THE_MEDIA_UPLINK/SLICE_3990 to THE_MEDIA_UPLINK/SLICE_4027 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.386ns LSR_SET requirement (totaling 9.614ns) by 6.790ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3990 to THE_MEDIA_UPLINK/SLICE_4027:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R107C112C.CLK to   R107C112C.Q0 THE_MEDIA_UPLINK/SLICE_3990 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         2     0.953   R107C112C.Q0 to   R108C107C.B1 THE_MEDIA_UPLINK/fifo_rx_din[16]
CTOF_DEL    ---     0.147   R108C107C.B1 to   R108C107C.F1 THE_MEDIA_UPLINK/SLICE_4022
ROUTE         3     0.540   R108C107C.F1 to   R108C108D.B0 THE_MEDIA_UPLINK/un40_fifo_rx_din_12
CTOF_DEL    ---     0.147   R108C108D.B0 to   R108C108D.F0 THE_MEDIA_UPLINK/SLICE_7276
ROUTE         3     0.794   R108C108D.F0 to  R109C115C.LSR THE_MEDIA_UPLINK/THE_N_7_mux_i (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    2.824   (19.0% logic, 81.0% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3990:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.592 *FF_RX_H_CLK_1 to  R107C112C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_4027:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.592 *FF_RX_H_CLK_1 to  R109C115C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.592   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.790ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[16]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[1]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)
                   FF                        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[0]

   Delay:               2.824ns  (19.0% logic, 81.0% route), 3 logic levels.

 Constraint Details:

      2.824ns physical path delay THE_MEDIA_UPLINK/SLICE_3990 to THE_MEDIA_UPLINK/SLICE_4026 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.386ns LSR_SET requirement (totaling 9.614ns) by 6.790ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3990 to THE_MEDIA_UPLINK/SLICE_4026:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R107C112C.CLK to   R107C112C.Q0 THE_MEDIA_UPLINK/SLICE_3990 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         2     0.953   R107C112C.Q0 to   R108C107C.B1 THE_MEDIA_UPLINK/fifo_rx_din[16]
CTOF_DEL    ---     0.147   R108C107C.B1 to   R108C107C.F1 THE_MEDIA_UPLINK/SLICE_4022
ROUTE         3     0.540   R108C107C.F1 to   R108C108D.B0 THE_MEDIA_UPLINK/un40_fifo_rx_din_12
CTOF_DEL    ---     0.147   R108C108D.B0 to   R108C108D.F0 THE_MEDIA_UPLINK/SLICE_7276
ROUTE         3     0.794   R108C108D.F0 to  R109C115B.LSR THE_MEDIA_UPLINK/THE_N_7_mux_i (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    2.824   (19.0% logic, 81.0% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3990:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.592 *FF_RX_H_CLK_1 to  R107C112C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_4026:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.592 *FF_RX_H_CLK_1 to  R109C115B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.592   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.829ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[17]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[3]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)
                   FF                        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[2]

   Delay:               2.785ns  (19.3% logic, 80.7% route), 3 logic levels.

 Constraint Details:

      2.785ns physical path delay THE_MEDIA_UPLINK/SLICE_3990 to THE_MEDIA_UPLINK/SLICE_4027 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.386ns LSR_SET requirement (totaling 9.614ns) by 6.829ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3990 to THE_MEDIA_UPLINK/SLICE_4027:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R107C112C.CLK to   R107C112C.Q1 THE_MEDIA_UPLINK/SLICE_3990 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         2     0.914   R107C112C.Q1 to   R108C107C.D1 THE_MEDIA_UPLINK/fifo_rx_din[17]
CTOF_DEL    ---     0.147   R108C107C.D1 to   R108C107C.F1 THE_MEDIA_UPLINK/SLICE_4022
ROUTE         3     0.540   R108C107C.F1 to   R108C108D.B0 THE_MEDIA_UPLINK/un40_fifo_rx_din_12
CTOF_DEL    ---     0.147   R108C108D.B0 to   R108C108D.F0 THE_MEDIA_UPLINK/SLICE_7276
ROUTE         3     0.794   R108C108D.F0 to  R109C115C.LSR THE_MEDIA_UPLINK/THE_N_7_mux_i (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    2.785   (19.3% logic, 80.7% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3990:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.592 *FF_RX_H_CLK_1 to  R107C112C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_4027:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.592 *FF_RX_H_CLK_1 to  R109C115C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.592   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.829ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[17]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[1]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)
                   FF                        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[0]

   Delay:               2.785ns  (19.3% logic, 80.7% route), 3 logic levels.

 Constraint Details:

      2.785ns physical path delay THE_MEDIA_UPLINK/SLICE_3990 to THE_MEDIA_UPLINK/SLICE_4026 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.386ns LSR_SET requirement (totaling 9.614ns) by 6.829ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3990 to THE_MEDIA_UPLINK/SLICE_4026:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R107C112C.CLK to   R107C112C.Q1 THE_MEDIA_UPLINK/SLICE_3990 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         2     0.914   R107C112C.Q1 to   R108C107C.D1 THE_MEDIA_UPLINK/fifo_rx_din[17]
CTOF_DEL    ---     0.147   R108C107C.D1 to   R108C107C.F1 THE_MEDIA_UPLINK/SLICE_4022
ROUTE         3     0.540   R108C107C.F1 to   R108C108D.B0 THE_MEDIA_UPLINK/un40_fifo_rx_din_12
CTOF_DEL    ---     0.147   R108C108D.B0 to   R108C108D.F0 THE_MEDIA_UPLINK/SLICE_7276
ROUTE         3     0.794   R108C108D.F0 to  R109C115B.LSR THE_MEDIA_UPLINK/THE_N_7_mux_i (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    2.785   (19.3% logic, 80.7% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3990:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.592 *FF_RX_H_CLK_1 to  R107C112C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_4026:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.592 *FF_RX_H_CLK_1 to  R109C115B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.592   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.836ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[8]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[4]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               2.842ns  (24.1% logic, 75.9% route), 4 logic levels.

 Constraint Details:

      2.842ns physical path delay THE_MEDIA_UPLINK/SLICE_3986 to THE_MEDIA_UPLINK/SLICE_4028 meets
     10.000ns delay constraint less
     -0.013ns skew and
      0.335ns LSR_SET requirement (totaling 9.678ns) by 6.836ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3986 to THE_MEDIA_UPLINK/SLICE_4028:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R109C110C.CLK to   R109C110C.Q0 THE_MEDIA_UPLINK/SLICE_3986 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         3     0.749   R109C110C.Q0 to   R108C108C.A1 THE_MEDIA_UPLINK/fifo_rx_din[8]
CTOF_DEL    ---     0.147   R108C108C.A1 to   R108C108C.F1 THE_MEDIA_UPLINK/SLICE_7274
ROUTE         1     0.360   R108C108C.F1 to   R108C108C.A0 THE_MEDIA_UPLINK/fifo_rx_din_RNI3R35[0]
CTOF_DEL    ---     0.147   R108C108C.A0 to   R108C108C.F0 THE_MEDIA_UPLINK/SLICE_7274
ROUTE         1     0.255   R108C108C.F0 to   R108C108D.C0 THE_MEDIA_UPLINK/sync_q_1_RNI6MOQ[1]
CTOF_DEL    ---     0.147   R108C108D.C0 to   R108C108D.F0 THE_MEDIA_UPLINK/SLICE_7276
ROUTE         3     0.794   R108C108D.F0 to  R109C115A.LSR THE_MEDIA_UPLINK/THE_N_7_mux_i (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    2.842   (24.1% logic, 75.9% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3986:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.579 *FF_RX_H_CLK_1 to  R109C110C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.579   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_4028:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.592 *FF_RX_H_CLK_1 to  R109C115A.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.592   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.841ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[16]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[4]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               2.824ns  (19.0% logic, 81.0% route), 3 logic levels.

 Constraint Details:

      2.824ns physical path delay THE_MEDIA_UPLINK/SLICE_3990 to THE_MEDIA_UPLINK/SLICE_4028 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.335ns LSR_SET requirement (totaling 9.665ns) by 6.841ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3990 to THE_MEDIA_UPLINK/SLICE_4028:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R107C112C.CLK to   R107C112C.Q0 THE_MEDIA_UPLINK/SLICE_3990 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         2     0.953   R107C112C.Q0 to   R108C107C.B1 THE_MEDIA_UPLINK/fifo_rx_din[16]
CTOF_DEL    ---     0.147   R108C107C.B1 to   R108C107C.F1 THE_MEDIA_UPLINK/SLICE_4022
ROUTE         3     0.540   R108C107C.F1 to   R108C108D.B0 THE_MEDIA_UPLINK/un40_fifo_rx_din_12
CTOF_DEL    ---     0.147   R108C108D.B0 to   R108C108D.F0 THE_MEDIA_UPLINK/SLICE_7276
ROUTE         3     0.794   R108C108D.F0 to  R109C115A.LSR THE_MEDIA_UPLINK/THE_N_7_mux_i (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    2.824   (19.0% logic, 81.0% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3990:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.592 *FF_RX_H_CLK_1 to  R107C112C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_4028:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.592 *FF_RX_H_CLK_1 to  R109C115A.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.592   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.880ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[17]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[4]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               2.785ns  (19.3% logic, 80.7% route), 3 logic levels.

 Constraint Details:

      2.785ns physical path delay THE_MEDIA_UPLINK/SLICE_3990 to THE_MEDIA_UPLINK/SLICE_4028 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.335ns LSR_SET requirement (totaling 9.665ns) by 6.880ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3990 to THE_MEDIA_UPLINK/SLICE_4028:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R107C112C.CLK to   R107C112C.Q1 THE_MEDIA_UPLINK/SLICE_3990 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         2     0.914   R107C112C.Q1 to   R108C107C.D1 THE_MEDIA_UPLINK/fifo_rx_din[17]
CTOF_DEL    ---     0.147   R108C107C.D1 to   R108C107C.F1 THE_MEDIA_UPLINK/SLICE_4022
ROUTE         3     0.540   R108C107C.F1 to   R108C108D.B0 THE_MEDIA_UPLINK/un40_fifo_rx_din_12
CTOF_DEL    ---     0.147   R108C108D.B0 to   R108C108D.F0 THE_MEDIA_UPLINK/SLICE_7276
ROUTE         3     0.794   R108C108D.F0 to  R109C115A.LSR THE_MEDIA_UPLINK/THE_N_7_mux_i (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    2.785   (19.3% logic, 80.7% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3990:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.592 *FF_RX_H_CLK_1 to  R107C112C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_4028:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.592 *FF_RX_H_CLK_1 to  R109C115A.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.592   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.974ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[1]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[1]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)
                   FF                        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[0]

   Delay:               2.653ns  (25.8% logic, 74.2% route), 4 logic levels.

 Constraint Details:

      2.653ns physical path delay THE_MEDIA_UPLINK/SLICE_3982 to THE_MEDIA_UPLINK/SLICE_4026 meets
     10.000ns delay constraint less
     -0.013ns skew and
      0.386ns LSR_SET requirement (totaling 9.627ns) by 6.974ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3982 to THE_MEDIA_UPLINK/SLICE_4026:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R108C110A.CLK to   R108C110A.Q1 THE_MEDIA_UPLINK/SLICE_3982 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         3     0.560   R108C110A.Q1 to   R108C108C.B1 THE_MEDIA_UPLINK/fifo_rx_din[1]
CTOF_DEL    ---     0.147   R108C108C.B1 to   R108C108C.F1 THE_MEDIA_UPLINK/SLICE_7274
ROUTE         1     0.360   R108C108C.F1 to   R108C108C.A0 THE_MEDIA_UPLINK/fifo_rx_din_RNI3R35[0]
CTOF_DEL    ---     0.147   R108C108C.A0 to   R108C108C.F0 THE_MEDIA_UPLINK/SLICE_7274
ROUTE         1     0.255   R108C108C.F0 to   R108C108D.C0 THE_MEDIA_UPLINK/sync_q_1_RNI6MOQ[1]
CTOF_DEL    ---     0.147   R108C108D.C0 to   R108C108D.F0 THE_MEDIA_UPLINK/SLICE_7276
ROUTE         3     0.794   R108C108D.F0 to  R109C115B.LSR THE_MEDIA_UPLINK/THE_N_7_mux_i (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    2.653   (25.8% logic, 74.2% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3982:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.579 *FF_RX_H_CLK_1 to  R108C110A.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.579   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_4026:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.592 *FF_RX_H_CLK_1 to  R109C115B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.592   (0.0% logic, 100.0% route), 0 logic levels.

Report:  311.042MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_3"></A>Preference: FREQUENCY NET "clk_200_i_0" 200.000000 MHz ;
            814 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 2.066ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/cs[2]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/counter2[18]  (to clk_200_i_0 +)
                   FF                        THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/counter2[17]

   Delay:               2.561ns  (15.2% logic, 84.8% route), 2 logic levels.

 Constraint Details:

      2.561ns physical path delay THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3993 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_1843 meets
      5.000ns delay constraint less
     -0.013ns skew and
      0.386ns LSR_SET requirement (totaling 4.627ns) by 2.066ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3993 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_1843:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R112C107B.CLK to   R112C107B.Q0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3993 (from clk_200_i_0)
ROUTE         5     0.905   R112C107B.Q0 to   R111C111D.D0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/cs[2]
CTOF_DEL    ---     0.147   R111C111D.D0 to   R111C111D.F0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/SLICE_8468
ROUTE        10     1.266   R111C111D.F0 to  R107C116A.LSR THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/refclkdiv2_rx_ch1_RNI8B3A (to clk_200_i_0)
                  --------
                    2.561   (15.2% logic, 84.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3993:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.103 *L_R79C5.CLKOK to  R112C107B.CLK clk_200_i_0
                  --------
                    1.103   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_1843:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.116 *L_R79C5.CLKOK to  R107C116A.CLK clk_200_i_0
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.126ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/async_pulse  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/reset_cnt[2]  (to clk_200_i_0 +)
                   FF                        THE_RESET_HANDLER/reset_cnt[1]

   Delay:               2.492ns  (15.7% logic, 84.3% route), 2 logic levels.

 Constraint Details:

      2.492ns physical path delay THE_RESET_HANDLER/SLICE_4288 to THE_RESET_HANDLER/SLICE_1859 meets
      5.000ns delay constraint less
     -0.004ns skew and
      0.386ns LSR_SET requirement (totaling 4.618ns) by 2.126ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_4288 to THE_RESET_HANDLER/SLICE_1859:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R58C92C.CLK to     R58C92C.Q0 THE_RESET_HANDLER/SLICE_4288 (from clk_200_i_0)
ROUTE         2     0.959     R58C92C.Q0 to     R51C93C.D0 THE_RESET_HANDLER/async_pulse
CTOF_DEL    ---     0.147     R51C93C.D0 to     R51C93C.F0 THE_RESET_HANDLER/SLICE_4296
ROUTE         9     1.143     R51C93C.F0 to    R50C88B.LSR THE_RESET_HANDLER/N_11_i (to clk_200_i_0)
                  --------
                    2.492   (15.7% logic, 84.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_4288:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.103 *L_R79C5.CLKOK to    R58C92C.CLK clk_200_i_0
                  --------
                    1.103   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_1859:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.107 *L_R79C5.CLKOK to    R50C88B.CLK clk_200_i_0
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.126ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/async_pulse  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/reset_cnt[4]  (to clk_200_i_0 +)
                   FF                        THE_RESET_HANDLER/reset_cnt[3]

   Delay:               2.492ns  (15.7% logic, 84.3% route), 2 logic levels.

 Constraint Details:

      2.492ns physical path delay THE_RESET_HANDLER/SLICE_4288 to THE_RESET_HANDLER/SLICE_1860 meets
      5.000ns delay constraint less
     -0.004ns skew and
      0.386ns LSR_SET requirement (totaling 4.618ns) by 2.126ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_4288 to THE_RESET_HANDLER/SLICE_1860:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R58C92C.CLK to     R58C92C.Q0 THE_RESET_HANDLER/SLICE_4288 (from clk_200_i_0)
ROUTE         2     0.959     R58C92C.Q0 to     R51C93C.D0 THE_RESET_HANDLER/async_pulse
CTOF_DEL    ---     0.147     R51C93C.D0 to     R51C93C.F0 THE_RESET_HANDLER/SLICE_4296
ROUTE         9     1.143     R51C93C.F0 to    R50C88C.LSR THE_RESET_HANDLER/N_11_i (to clk_200_i_0)
                  --------
                    2.492   (15.7% logic, 84.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_4288:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.103 *L_R79C5.CLKOK to    R58C92C.CLK clk_200_i_0
                  --------
                    1.103   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_1860:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.107 *L_R79C5.CLKOK to    R50C88C.CLK clk_200_i_0
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.173ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/cs[2]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/counter2[14]  (to clk_200_i_0 +)
                   FF                        THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/counter2[13]

   Delay:               2.454ns  (15.9% logic, 84.1% route), 2 logic levels.

 Constraint Details:

      2.454ns physical path delay THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3993 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_1841 meets
      5.000ns delay constraint less
     -0.013ns skew and
      0.386ns LSR_SET requirement (totaling 4.627ns) by 2.173ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3993 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_1841:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R112C107B.CLK to   R112C107B.Q0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3993 (from clk_200_i_0)
ROUTE         5     0.905   R112C107B.Q0 to   R111C111D.D0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/cs[2]
CTOF_DEL    ---     0.147   R111C111D.D0 to   R111C111D.F0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/SLICE_8468
ROUTE        10     1.159   R111C111D.F0 to  R107C115B.LSR THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/refclkdiv2_rx_ch1_RNI8B3A (to clk_200_i_0)
                  --------
                    2.454   (15.9% logic, 84.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3993:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.103 *L_R79C5.CLKOK to  R112C107B.CLK clk_200_i_0
                  --------
                    1.103   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_1841:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.116 *L_R79C5.CLKOK to  R107C115B.CLK clk_200_i_0
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.173ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/cs[2]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/counter2[12]  (to clk_200_i_0 +)
                   FF                        THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/counter2[11]

   Delay:               2.454ns  (15.9% logic, 84.1% route), 2 logic levels.

 Constraint Details:

      2.454ns physical path delay THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3993 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_1840 meets
      5.000ns delay constraint less
     -0.013ns skew and
      0.386ns LSR_SET requirement (totaling 4.627ns) by 2.173ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3993 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_1840:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R112C107B.CLK to   R112C107B.Q0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3993 (from clk_200_i_0)
ROUTE         5     0.905   R112C107B.Q0 to   R111C111D.D0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/cs[2]
CTOF_DEL    ---     0.147   R111C111D.D0 to   R111C111D.F0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/SLICE_8468
ROUTE        10     1.159   R111C111D.F0 to  R107C115A.LSR THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/refclkdiv2_rx_ch1_RNI8B3A (to clk_200_i_0)
                  --------
                    2.454   (15.9% logic, 84.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3993:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.103 *L_R79C5.CLKOK to  R112C107B.CLK clk_200_i_0
                  --------
                    1.103   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_1840:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.116 *L_R79C5.CLKOK to  R107C115A.CLK clk_200_i_0
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.173ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/cs[2]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/counter2[16]  (to clk_200_i_0 +)
                   FF                        THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/counter2[15]

   Delay:               2.454ns  (15.9% logic, 84.1% route), 2 logic levels.

 Constraint Details:

      2.454ns physical path delay THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3993 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_1842 meets
      5.000ns delay constraint less
     -0.013ns skew and
      0.386ns LSR_SET requirement (totaling 4.627ns) by 2.173ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3993 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_1842:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R112C107B.CLK to   R112C107B.Q0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3993 (from clk_200_i_0)
ROUTE         5     0.905   R112C107B.Q0 to   R111C111D.D0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/cs[2]
CTOF_DEL    ---     0.147   R111C111D.D0 to   R111C111D.F0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/SLICE_8468
ROUTE        10     1.159   R111C111D.F0 to  R107C115C.LSR THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/refclkdiv2_rx_ch1_RNI8B3A (to clk_200_i_0)
                  --------
                    2.454   (15.9% logic, 84.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3993:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.103 *L_R79C5.CLKOK to  R112C107B.CLK clk_200_i_0
                  --------
                    1.103   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_1842:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.116 *L_R79C5.CLKOK to  R107C115C.CLK clk_200_i_0
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.267ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/cs[2]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/counter2[4]  (to clk_200_i_0 +)
                   FF                        THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/counter2[3]

   Delay:               2.360ns  (16.5% logic, 83.5% route), 2 logic levels.

 Constraint Details:

      2.360ns physical path delay THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3993 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_1836 meets
      5.000ns delay constraint less
     -0.013ns skew and
      0.386ns LSR_SET requirement (totaling 4.627ns) by 2.267ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3993 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_1836:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R112C107B.CLK to   R112C107B.Q0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3993 (from clk_200_i_0)
ROUTE         5     0.905   R112C107B.Q0 to   R111C111D.D0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/cs[2]
CTOF_DEL    ---     0.147   R111C111D.D0 to   R111C111D.F0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/SLICE_8468
ROUTE        10     1.065   R111C111D.F0 to  R107C113C.LSR THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/refclkdiv2_rx_ch1_RNI8B3A (to clk_200_i_0)
                  --------
                    2.360   (16.5% logic, 83.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3993:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.103 *L_R79C5.CLKOK to  R112C107B.CLK clk_200_i_0
                  --------
                    1.103   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_1836:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.116 *L_R79C5.CLKOK to  R107C113C.CLK clk_200_i_0
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.318ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/cs[2]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/counter2[0]  (to clk_200_i_0 +)

   Delay:               2.360ns  (16.5% logic, 83.5% route), 2 logic levels.

 Constraint Details:

      2.360ns physical path delay THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3993 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_1834 meets
      5.000ns delay constraint less
     -0.013ns skew and
      0.335ns LSR_SET requirement (totaling 4.678ns) by 2.318ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3993 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_1834:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R112C107B.CLK to   R112C107B.Q0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3993 (from clk_200_i_0)
ROUTE         5     0.905   R112C107B.Q0 to   R111C111D.D0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/cs[2]
CTOF_DEL    ---     0.147   R111C111D.D0 to   R111C111D.F0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/SLICE_8468
ROUTE        10     1.065   R111C111D.F0 to  R107C113A.LSR THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/refclkdiv2_rx_ch1_RNI8B3A (to clk_200_i_0)
                  --------
                    2.360   (16.5% logic, 83.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3993:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.103 *L_R79C5.CLKOK to  R112C107B.CLK clk_200_i_0
                  --------
                    1.103   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_1834:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.116 *L_R79C5.CLKOK to  R107C113A.CLK clk_200_i_0
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.324ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/async_pulse  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/reset_cnt[6]  (to clk_200_i_0 +)
                   FF                        THE_RESET_HANDLER/reset_cnt[5]

   Delay:               2.294ns  (17.0% logic, 83.0% route), 2 logic levels.

 Constraint Details:

      2.294ns physical path delay THE_RESET_HANDLER/SLICE_4288 to THE_RESET_HANDLER/SLICE_1861 meets
      5.000ns delay constraint less
     -0.004ns skew and
      0.386ns LSR_SET requirement (totaling 4.618ns) by 2.324ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_4288 to THE_RESET_HANDLER/SLICE_1861:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R58C92C.CLK to     R58C92C.Q0 THE_RESET_HANDLER/SLICE_4288 (from clk_200_i_0)
ROUTE         2     0.959     R58C92C.Q0 to     R51C93C.D0 THE_RESET_HANDLER/async_pulse
CTOF_DEL    ---     0.147     R51C93C.D0 to     R51C93C.F0 THE_RESET_HANDLER/SLICE_4296
ROUTE         9     0.945     R51C93C.F0 to    R50C89A.LSR THE_RESET_HANDLER/N_11_i (to clk_200_i_0)
                  --------
                    2.294   (17.0% logic, 83.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_4288:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.103 *L_R79C5.CLKOK to    R58C92C.CLK clk_200_i_0
                  --------
                    1.103   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_1861:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.107 *L_R79C5.CLKOK to    R50C89A.CLK clk_200_i_0
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.324ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/async_pulse  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/reset_cnt[10]  (to clk_200_i_0 +)
                   FF                        THE_RESET_HANDLER/reset_cnt[9]

   Delay:               2.294ns  (17.0% logic, 83.0% route), 2 logic levels.

 Constraint Details:

      2.294ns physical path delay THE_RESET_HANDLER/SLICE_4288 to THE_RESET_HANDLER/SLICE_1863 meets
      5.000ns delay constraint less
     -0.004ns skew and
      0.386ns LSR_SET requirement (totaling 4.618ns) by 2.324ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_4288 to THE_RESET_HANDLER/SLICE_1863:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R58C92C.CLK to     R58C92C.Q0 THE_RESET_HANDLER/SLICE_4288 (from clk_200_i_0)
ROUTE         2     0.959     R58C92C.Q0 to     R51C93C.D0 THE_RESET_HANDLER/async_pulse
CTOF_DEL    ---     0.147     R51C93C.D0 to     R51C93C.F0 THE_RESET_HANDLER/SLICE_4296
ROUTE         9     0.945     R51C93C.F0 to    R50C89C.LSR THE_RESET_HANDLER/N_11_i (to clk_200_i_0)
                  --------
                    2.294   (17.0% logic, 83.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_4288:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.103 *L_R79C5.CLKOK to    R58C92C.CLK clk_200_i_0
                  --------
                    1.103   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_1863:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.107 *L_R79C5.CLKOK to    R50C89C.CLK clk_200_i_0
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.

Report:  340.832MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_4"></A>Preference: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 3.000ns
         The internal maximum frequency of the following component is 500.000 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    FSLICE     CLK            THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/SLICE_3995

   Delay:               2.000ns -- based on Minimum Pulse Width

Report:  500.000MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_5"></A>Preference: MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 20.000000 ns ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_6"></A>Preference: MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 30.000000 ns ;
            3 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 24.555ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/reset  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/final_reset[0]  (to clk_100_i +)

   Delay:               4.373ns  (5.6% logic, 94.4% route), 1 logic levels.

 Constraint Details:

      4.373ns physical path delay THE_RESET_HANDLER/SLICE_4294 to THE_RESET_HANDLER/SLICE_4293 meets
     30.000ns delay constraint less
      0.938ns skew and
      0.000ns feedback compensation and
      0.134ns M_SET requirement (totaling 28.928ns) by 24.555ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_4294 to THE_RESET_HANDLER/SLICE_4293:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R53C91B.CLK to     R53C91B.Q0 THE_RESET_HANDLER/SLICE_4294 (from clk_200_i_0)
ROUTE         1     4.130     R53C91B.Q0 to    R60C181A.M0 THE_RESET_HANDLER/reset (to clk_100_i)
                  --------
                    4.373   (5.6% logic, 94.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_GPLL_RIGHT to THE_RESET_HANDLER/SLICE_4294:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.777       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OK_DE  ---     0.951 PLL_R79C5.CLKI to *L_R79C5.CLKOK THE_MAIN_PLL/PLLInst_0
ROUTE        60     1.103 *L_R79C5.CLKOK to    R53C91B.CLK clk_200_i_0
                  --------
                    3.254   (42.2% logic, 57.8% route), 2 logic levels.

      Destination Clock Path CLK_GPLL_RIGHT to THE_RESET_HANDLER/SLICE_4293:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.777       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP THE_MAIN_PLL/PLLInst_0
ROUTE       999     1.116 *L_R79C5.CLKOP to   R60C181A.CLK clk_100_i
                  --------
                    2.316   (18.3% logic, 81.7% route), 2 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 *L_R79C5.CLKFB to *79C5.CLKINTFB THE_MAIN_PLL/PLLInst_0
ROUTE         1     0.000 *79C5.CLKINTFB to *L_R79C5.CLKFB THE_MAIN_PLL/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R79C5.CLKINTFB attributes: 


Passed: The following path meets requirements by 25.204ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/final_reset[0]  (from clk_100_i +)
   Destination:    FF         Data in        THE_RESET_HANDLER/final_reset[1]  (to clk_100_i +)

   Delay:               4.649ns  (5.2% logic, 94.8% route), 1 logic levels.

 Constraint Details:

      4.649ns physical path delay THE_RESET_HANDLER/SLICE_4293 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/genREPLYOBUF1.REPLYOBUF/GEN_CRC.CRC_gen/SLICE_2943_ppo_0 meets
     30.000ns delay constraint less
      0.013ns skew and
      0.134ns M_SET requirement (totaling 29.853ns) by 25.204ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_4293 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/genREPLYOBUF1.REPLYOBUF/GEN_CRC.CRC_gen/SLICE_2943_ppo_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R60C181A.CLK to    R60C181A.Q0 THE_RESET_HANDLER/SLICE_4293 (from clk_100_i)
ROUTE         2     4.406    R60C181A.Q0 to     R56C81B.M0 THE_RESET_HANDLER/final_reset[0] (to clk_100_i)
                  --------
                    4.649   (5.2% logic, 94.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_4293:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.116 *L_R79C5.CLKOP to   R60C181A.CLK clk_100_i
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/genREPLYOBUF1.REPLYOBUF/GEN_CRC.CRC_gen/SLICE_2943_ppo_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.103 *L_R79C5.CLKOP to    R56C81B.CLK clk_100_i
                  --------
                    1.103   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 29.323ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/final_reset[0]  (from clk_100_i +)
   Destination:    FF         Data in        THE_RESET_HANDLER/final_reset_iso[1]  (to clk_100_i +)

   Delay:               0.543ns  (44.8% logic, 55.2% route), 1 logic levels.

 Constraint Details:

      0.543ns physical path delay THE_RESET_HANDLER/SLICE_4293 to THE_RESET_HANDLER/SLICE_4293 meets
     30.000ns delay constraint less
      0.000ns skew and
      0.134ns M_SET requirement (totaling 29.866ns) by 29.323ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_4293 to THE_RESET_HANDLER/SLICE_4293:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R60C181A.CLK to    R60C181A.Q0 THE_RESET_HANDLER/SLICE_4293 (from clk_100_i)
ROUTE         2     0.300    R60C181A.Q0 to    R60C181A.M1 THE_RESET_HANDLER/final_reset[0] (to clk_100_i)
                  --------
                    0.543   (44.8% logic, 55.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_4293:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.116 *L_R79C5.CLKOP to   R60C181A.CLK clk_100_i
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_4293:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.116 *L_R79C5.CLKOP to   R60C181A.CLK clk_100_i
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

Report:    5.445ns is the minimum delay for this preference.


================================================================================
<A name="par_twr_pref_0_7"></A>Preference: MULTICYCLE TO CELL "THE_RESET_HANDLER/trb_reset_*" 20.000000 ns ;
            2 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 18.998ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_ENDPOINT/THE_ENDPOINT/last_make_trbnet_reset  (from clk_100_i +)
   Destination:    FF         Data in        THE_RESET_HANDLER/trb_reset_pulse[0]  (to clk_200_i_0 +)

   Delay:               1.819ns  (13.4% logic, 86.6% route), 1 logic levels.

 Constraint Details:

      1.819ns physical path delay THE_ENDPOINT/THE_ENDPOINT/SLICE_4287 to THE_RESET_HANDLER/SLICE_4296 meets
     20.000ns delay constraint less
     -0.951ns skew and
      0.000ns feedback compensation and
      0.134ns M_SET requirement (totaling 20.817ns) by 18.998ns

 Physical Path Details:

      Data path THE_ENDPOINT/THE_ENDPOINT/SLICE_4287 to THE_RESET_HANDLER/SLICE_4296:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R50C92B.CLK to     R50C92B.Q0 THE_ENDPOINT/THE_ENDPOINT/SLICE_4287 (from clk_100_i)
ROUTE         2     1.576     R50C92B.Q0 to     R51C93C.M0 THE_RESET_HANDLER.trb_reset_buffer (to clk_200_i_0)
                  --------
                    1.819   (13.4% logic, 86.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_GPLL_RIGHT to THE_ENDPOINT/THE_ENDPOINT/SLICE_4287:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.777       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP THE_MAIN_PLL/PLLInst_0
ROUTE       999     1.107 *L_R79C5.CLKOP to    R50C92B.CLK clk_100_i
                  --------
                    2.307   (18.3% logic, 81.7% route), 2 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 *L_R79C5.CLKFB to *79C5.CLKINTFB THE_MAIN_PLL/PLLInst_0
ROUTE         1     0.000 *79C5.CLKINTFB to *L_R79C5.CLKFB THE_MAIN_PLL/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R79C5.CLKINTFB attributes: 

      Destination Clock Path CLK_GPLL_RIGHT to THE_RESET_HANDLER/SLICE_4296:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.777       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OK_DE  ---     0.951 PLL_R79C5.CLKI to *L_R79C5.CLKOK THE_MAIN_PLL/PLLInst_0
ROUTE        60     1.107 *L_R79C5.CLKOK to    R51C93C.CLK clk_200_i_0
                  --------
                    3.258   (42.2% logic, 57.8% route), 2 logic levels.


Passed: The following path meets requirements by 19.329ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/trb_reset_pulse[0]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/trb_reset_pulse[1]  (to clk_200_i_0 +)

   Delay:               0.537ns  (45.3% logic, 54.7% route), 1 logic levels.

 Constraint Details:

      0.537ns physical path delay THE_RESET_HANDLER/SLICE_4296 to THE_RESET_HANDLER/SLICE_4296 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.134ns M_SET requirement (totaling 19.866ns) by 19.329ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_4296 to THE_RESET_HANDLER/SLICE_4296:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R51C93C.CLK to     R51C93C.Q0 THE_RESET_HANDLER/SLICE_4296 (from clk_200_i_0)
ROUTE         1     0.294     R51C93C.Q0 to     R51C93C.M1 THE_RESET_HANDLER/trb_reset_pulse[0] (to clk_200_i_0)
                  --------
                    0.537   (45.3% logic, 54.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_4296:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.107 *L_R79C5.CLKOK to    R51C93C.CLK clk_200_i_0
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_4296:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.107 *L_R79C5.CLKOK to    R51C93C.CLK clk_200_i_0
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.

Report:    1.002ns is the minimum delay for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "CLK_GPLL_RIGHT_c"        |             |             |
200.000000 MHz ;                        |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "clk_100_i" 100.000000    |             |             |
MHz ;                                   |  100.000 MHz|  121.139 MHz|  12  
                                        |             |             |
FREQUENCY NET                           |             |             |
"THE_MEDIA_UPLINK/ff_rxhalfclk"         |             |             |
100.000000 MHz ;                        |  100.000 MHz|  311.042 MHz|   4  
                                        |             |             |
FREQUENCY NET "clk_200_i_0" 200.000000  |             |             |
MHz ;                                   |  200.000 MHz|  340.832 MHz|   2  
                                        |             |             |
FREQUENCY PORT "CLK_GPLL_RIGHT"         |             |             |
200.000000 MHz ;                        |  200.000 MHz|  500.000 MHz|   0  
                                        |             |             |
MULTICYCLE TO CELL                      |             |             |
"THE_RESET_HANDLER/final_reset*"        |             |             |
20.000000 ns ;                          |            -|            -|   0  
                                        |             |             |
MULTICYCLE TO CELL                      |             |             |
"THE_RESET_HANDLER/final_reset*"        |             |             |
30.000000 ns ;                          |    30.000 ns|     5.445 ns|   1  
                                        |             |             |
MULTICYCLE TO CELL                      |             |             |
"THE_RESET_HANDLER/trb_reset_*"         |             |             |
20.000000 ns ;                          |    20.000 ns|     1.002 ns|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 8 clocks:

Clock Domain: clk_200_i_0   Source: THE_MAIN_PLL/PLLInst_0.CLKOK   Loads: 60
   Covered under: FREQUENCY NET "clk_200_i_0" 200.000000 MHz ;
   Covered under: MULTICYCLE TO CELL "THE_RESET_HANDLER/trb_reset_*" 20.000000 ns ;

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: MULTICYCLE TO CELL "THE_RESET_HANDLER/trb_reset_*" 20.000000 ns ;   Transfers: 1

Clock Domain: TRIGGER_LEFT_c   Source: TRIGGER_LEFT.PAD   Loads: 2
   No transfer within this clock domain is found

Clock Domain: CLK_GPLL_RIGHT_c   Source: CLK_GPLL_RIGHT.PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1   Loads: 62
   Covered under: FREQUENCY NET "THE_MEDIA_UPLINK/ff_rxhalfclk" 100.000000 MHz ;

   Data transfers from:
Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1   Loads: 62
   No transfer within this clock domain is found

Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP   Loads: 4989
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TRIGGER_LEFT_c   Source: TRIGGER_LEFT.PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.

   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.

Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1   Loads: 62
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_200_i_0   Source: THE_MAIN_PLL/PLLInst_0.CLKOK
      Covered under: MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 30.000000 ns ;   Transfers: 1

   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Not reported because source and destination domains are unrelated.
      Covered under: MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 30.000000 ns ;   Transfers: 1

Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1   Loads: 62
   No transfer within this clock domain is found


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 193325 paths, 124 nets, and 61212 connections (98.72% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.10.2.115</big></U></B>
Wed Dec 05 06:41:27 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 8 -sphld m -o blank_trb3_periph_blank.twr -gui -msgset E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/project/promote.xml blank_trb3_periph_blank.ncd blank_trb3_periph_blank.prf 
Design file:     blank_trb3_periph_blank.ncd
Preference file: blank_trb3_periph_blank.prf
Device,speed:    LFE3-150EA,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "CLK_GPLL_RIGHT_c" 200.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_1' Target='right'>FREQUENCY NET "clk_100_i" 100.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_2' Target='right'>FREQUENCY NET "THE_MEDIA_UPLINK/ff_rxhalfclk" 100.000000 MHz (0 errors)</A></LI>            330 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_3' Target='right'>FREQUENCY NET "clk_200_i_0" 200.000000 MHz (0 errors)</A></LI>            814 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_4' Target='right'>FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_5' Target='right'>MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 20.000000 ns (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_6' Target='right'>MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 30.000000 ns (0 errors)</A></LI>            3 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_7' Target='right'>MULTICYCLE TO CELL "THE_RESET_HANDLER/trb_reset_*" 20.000000 ns (0 errors)</A></LI>            2 items scored, 0 timing errors detected.

70 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK RD_DURING_WR_PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "CLK_GPLL_RIGHT_c" 200.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1"></A>Preference: FREQUENCY NET "clk_100_i" 100.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.012ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/tx_data[14]  (from clk_100_i +)
   Destination:    PCSD       Port           THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST(ASIC)  (to clk_100_i +)

   Delay:               0.326ns  (29.4% logic, 70.6% route), 1 logic levels.

 Constraint Details:

      0.326ns physical path delay THE_MEDIA_UPLINK/SLICE_4061 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST meets
      0.298ns FFTXD_HLD and
      0.000ns delay constraint less
     -0.016ns skew requirement (totaling 0.314ns) by 0.012ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_4061 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R114C112C.CLK to   R114C112C.Q0 THE_MEDIA_UPLINK/SLICE_4061 (from clk_100_i)
ROUTE         1     0.230   R114C112C.Q0 to *.FF_TX_D_1_18 THE_MEDIA_UPLINK/tx_data[14] (to clk_100_i)
                  --------
                    0.326   (29.4% logic, 70.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/SLICE_4061:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.494 *L_R79C5.CLKOP to  R114C112C.CLK clk_100_i
                  --------
                    0.494   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.510 *L_R79C5.CLKOP to *.FF_TXI_CLK_1 clk_100_i
                  --------
                    0.510   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.043ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/length_buffer_data_in[16]  (from clk_100_i +)
   Destination:    PDPW16KC   Port           THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/pdp_ram_0_0_0(ASIC)  (to clk_100_i +)

   Delay:               0.215ns  (44.7% logic, 55.3% route), 1 logic levels.

 Constraint Details:

      0.215ns physical path delay THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/SLICE_3651 to THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/pdp_ram_0_0_0 meets
      0.113ns DATA_HLD and
      0.000ns delay constraint less
     -0.059ns skew requirement (totaling 0.172ns) by 0.043ns

 Physical Path Details:

      Data path THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/SLICE_3651 to THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R42C98B.CLK to     R42C98B.Q0 THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/SLICE_3651 (from clk_100_i)
ROUTE         1     0.119     R42C98B.Q0 to *R_R43C98.DI16 THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/length_buffer_data_in[16] (to clk_100_i)
                  --------
                    0.215   (44.7% logic, 55.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/SLICE_3651:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.489 *L_R79C5.CLKOP to    R42C98B.CLK clk_100_i
                  --------
                    0.489   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.548 *L_R79C5.CLKOP to *R_R43C98.CLKW clk_100_i
                  --------
                    0.548   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.046ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_ENDPOINT/THE_ENDPOINT/THE_LVL1_HANDLER/lvl1_int_trg_number[10]  (from clk_100_i +)
   Destination:    PDPW16KC   Port           THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/THE_HDR_FIFO/gen_36_512.THE_FIFO/pdp_ram_0_0_0(ASIC)  (to clk_100_i +)

   Delay:               0.218ns  (44.0% logic, 56.0% route), 1 logic levels.

 Constraint Details:

      0.218ns physical path delay THE_ENDPOINT/THE_ENDPOINT/THE_LVL1_HANDLER/SLICE_3844 to THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/THE_HDR_FIFO/gen_36_512.THE_FIFO/pdp_ram_0_0_0 meets
      0.113ns DATA_HLD and
      0.000ns delay constraint less
     -0.059ns skew requirement (totaling 0.172ns) by 0.046ns

 Physical Path Details:

      Data path THE_ENDPOINT/THE_ENDPOINT/THE_LVL1_HANDLER/SLICE_3844 to THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/THE_HDR_FIFO/gen_36_512.THE_FIFO/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R42C97A.CLK to     R42C97A.Q0 THE_ENDPOINT/THE_ENDPOINT/THE_LVL1_HANDLER/SLICE_3844 (from clk_100_i)
ROUTE         4     0.122     R42C97A.Q0 to *R_R43C95.DI10 THE_ENDPOINT/lvl1_int_trg_number_i[10] (to clk_100_i)
                  --------
                    0.218   (44.0% logic, 56.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_ENDPOINT/THE_ENDPOINT/THE_LVL1_HANDLER/SLICE_3844:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.489 *L_R79C5.CLKOP to    R42C97A.CLK clk_100_i
                  --------
                    0.489   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/THE_HDR_FIFO/gen_36_512.THE_FIFO/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.548 *L_R79C5.CLKOP to *R_R43C95.CLKW clk_100_i
                  --------
                    0.548   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.058ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/tx_data[11]  (from clk_100_i +)
   Destination:    PCSD       Port           THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST(ASIC)  (to clk_100_i +)

   Delay:               0.372ns  (25.8% logic, 74.2% route), 1 logic levels.

 Constraint Details:

      0.372ns physical path delay THE_MEDIA_UPLINK/SLICE_4058 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST meets
      0.298ns FFTXD_HLD and
      0.000ns delay constraint less
     -0.016ns skew requirement (totaling 0.314ns) by 0.058ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_4058 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R113C114C.CLK to   R113C114C.Q0 THE_MEDIA_UPLINK/SLICE_4058 (from clk_100_i)
ROUTE         1     0.276   R113C114C.Q0 to *.FF_TX_D_1_15 THE_MEDIA_UPLINK/tx_data[11] (to clk_100_i)
                  --------
                    0.372   (25.8% logic, 74.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/SLICE_4058:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.494 *L_R79C5.CLKOP to  R113C114C.CLK clk_100_i
                  --------
                    0.494   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.510 *L_R79C5.CLKOP to *.FF_TXI_CLK_1 clk_100_i
                  --------
                    0.510   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.058ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/tx_data[12]  (from clk_100_i +)
   Destination:    PCSD       Port           THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST(ASIC)  (to clk_100_i +)

   Delay:               0.372ns  (25.8% logic, 74.2% route), 1 logic levels.

 Constraint Details:

      0.372ns physical path delay THE_MEDIA_UPLINK/SLICE_4059 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST meets
      0.298ns FFTXD_HLD and
      0.000ns delay constraint less
     -0.016ns skew requirement (totaling 0.314ns) by 0.058ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_4059 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R113C113B.CLK to   R113C113B.Q0 THE_MEDIA_UPLINK/SLICE_4059 (from clk_100_i)
ROUTE         1     0.276   R113C113B.Q0 to *.FF_TX_D_1_16 THE_MEDIA_UPLINK/tx_data[12] (to clk_100_i)
                  --------
                    0.372   (25.8% logic, 74.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/SLICE_4059:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.494 *L_R79C5.CLKOP to  R113C113B.CLK clk_100_i
                  --------
                    0.494   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.510 *L_R79C5.CLKOP to *.FF_TXI_CLK_1 clk_100_i
                  --------
                    0.510   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.068ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/tx_k[1]  (from clk_100_i +)
   Destination:    PCSD       Port           THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST(ASIC)  (to clk_100_i +)

   Delay:               0.382ns  (25.1% logic, 74.9% route), 1 logic levels.

 Constraint Details:

      0.382ns physical path delay THE_MEDIA_UPLINK/SLICE_4063 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST meets
      0.298ns FFTXD_HLD and
      0.000ns delay constraint less
     -0.016ns skew requirement (totaling 0.314ns) by 0.068ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_4063 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R113C112C.CLK to   R113C112C.Q1 THE_MEDIA_UPLINK/SLICE_4063 (from clk_100_i)
ROUTE         1     0.286   R113C112C.Q1 to *.FF_TX_D_1_20 THE_MEDIA_UPLINK/tx_k[1] (to clk_100_i)
                  --------
                    0.382   (25.1% logic, 74.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/SLICE_4063:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.494 *L_R79C5.CLKOP to  R113C112C.CLK clk_100_i
                  --------
                    0.494   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.510 *L_R79C5.CLKOP to *.FF_TXI_CLK_1 clk_100_i
                  --------
                    0.510   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.089ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/tx_data[4]  (from clk_100_i +)
   Destination:    PCSD       Port           THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST(ASIC)  (to clk_100_i +)

   Delay:               0.403ns  (23.8% logic, 76.2% route), 1 logic levels.

 Constraint Details:

      0.403ns physical path delay THE_MEDIA_UPLINK/SLICE_4054 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST meets
      0.298ns FFTXD_HLD and
      0.000ns delay constraint less
     -0.016ns skew requirement (totaling 0.314ns) by 0.089ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_4054 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R109C112B.CLK to   R109C112B.Q0 THE_MEDIA_UPLINK/SLICE_4054 (from clk_100_i)
ROUTE         1     0.307   R109C112B.Q0 to *A.FF_TX_D_1_4 THE_MEDIA_UPLINK/tx_data[4] (to clk_100_i)
                  --------
                    0.403   (23.8% logic, 76.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/SLICE_4054:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.494 *L_R79C5.CLKOP to  R109C112B.CLK clk_100_i
                  --------
                    0.494   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.510 *L_R79C5.CLKOP to *.FF_TXI_CLK_1 clk_100_i
                  --------
                    0.510   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.089ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/tx_data[5]  (from clk_100_i +)
   Destination:    PCSD       Port           THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST(ASIC)  (to clk_100_i +)

   Delay:               0.403ns  (23.8% logic, 76.2% route), 1 logic levels.

 Constraint Details:

      0.403ns physical path delay THE_MEDIA_UPLINK/SLICE_4054 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST meets
      0.298ns FFTXD_HLD and
      0.000ns delay constraint less
     -0.016ns skew requirement (totaling 0.314ns) by 0.089ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_4054 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R109C112B.CLK to   R109C112B.Q1 THE_MEDIA_UPLINK/SLICE_4054 (from clk_100_i)
ROUTE         1     0.307   R109C112B.Q1 to *A.FF_TX_D_1_5 THE_MEDIA_UPLINK/tx_data[5] (to clk_100_i)
                  --------
                    0.403   (23.8% logic, 76.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/SLICE_4054:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.494 *L_R79C5.CLKOP to  R109C112B.CLK clk_100_i
                  --------
                    0.494   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.510 *L_R79C5.CLKOP to *.FF_TXI_CLK_1 clk_100_i
                  --------
                    0.510   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.102ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Master_Trigger/GEN_DELAY.41.DELAY/writecounter[3]  (from clk_100_i +)
   Destination:    FF         Data in        Master_Trigger/GEN_DELAY.37.DELAY/memory_ram/RAM0  (to Master_Trigger/GEN_DELAY.37.DELAY/memory_ram/WCK_INT +)

   Delay:               0.210ns  (45.7% logic, 54.3% route), 2 logic levels.

 Constraint Details:

      0.210ns physical path delay Master_Trigger/GEN_DELAY.41.DELAY/SLICE_1111 to Master_Trigger/GEN_DELAY.37.DELAY/memory_ram/SLICE_2010 meets
      0.108ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.108ns) by 0.102ns

 Physical Path Details:

      Data path Master_Trigger/GEN_DELAY.41.DELAY/SLICE_1111 to Master_Trigger/GEN_DELAY.37.DELAY/memory_ram/SLICE_2010:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096   R76C107C.CLK to    R76C107C.Q0 Master_Trigger/GEN_DELAY.41.DELAY/SLICE_1111 (from clk_100_i)
ROUTE       145     0.114    R76C107C.Q0 to    R74C107C.D0 Master_Trigger/writecounter[3]
ZERO_DEL    ---     0.000    R74C107C.D0 to R74C107C.WADO3 Master_Trigger/GEN_DELAY.37.DELAY/memory_ram/SLICE_2009
ROUTE         1     0.000 R74C107C.WADO3 to  R74C107A.WAD3 Master_Trigger/GEN_DELAY.37.DELAY/memory_ram/WAD3_INT (to Master_Trigger/GEN_DELAY.37.DELAY/memory_ram/WCK_INT)
                  --------
                    0.210   (45.7% logic, 54.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to Master_Trigger/GEN_DELAY.41.DELAY/SLICE_1111:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.489 *L_R79C5.CLKOP to   R76C107C.CLK clk_100_i
                  --------
                    0.489   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to Master_Trigger/GEN_DELAY.37.DELAY/memory_ram/SLICE_2010:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.489 *L_R79C5.CLKOP to   R74C107C.CLK clk_100_i
ZERO_DEL    ---     0.000   R74C107C.CLK to  R74C107C.WCKO Master_Trigger/GEN_DELAY.37.DELAY/memory_ram/SLICE_2009
ROUTE         2     0.000  R74C107C.WCKO to   R74C107A.WCK Master_Trigger/GEN_DELAY.37.DELAY/memory_ram/WCK_INT
                  --------
                    0.489   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.105ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/FF_16  (from clk_100_i +)
   Destination:    DP16KC     Port           THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0(ASIC)  (to clk_100_i +)

   Delay:               0.217ns  (44.2% logic, 55.8% route), 1 logic levels.

 Constraint Details:

      0.217ns physical path delay THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/SLICE_774 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0 meets
      0.053ns ADDR_HLD and
      0.000ns delay constraint less
     -0.059ns skew requirement (totaling 0.112ns) by 0.105ns

 Physical Path Details:

      Data path THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/SLICE_774 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R15C89B.CLK to     R15C89B.Q0 THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/SLICE_774 (from clk_100_i)
ROUTE         2     0.121     R15C89B.Q0 to *_R16C89.ADA10 THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/wcount_6 (to clk_100_i)
                  --------
                    0.217   (44.2% logic, 55.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/SLICE_774:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.489 *L_R79C5.CLKOP to    R15C89B.CLK clk_100_i
                  --------
                    0.489   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.548 *L_R79C5.CLKOP to *R_R16C89.CLKA clk_100_i
                  --------
                    0.548   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_2"></A>Preference: FREQUENCY NET "THE_MEDIA_UPLINK/ff_rxhalfclk" 100.000000 MHz ;
            330 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.117ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/FF_55  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    DP16KC     Port           THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0(ASIC)  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               0.230ns  (41.7% logic, 58.3% route), 1 logic levels.

 Constraint Details:

      0.230ns physical path delay THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/SLICE_3955 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0 meets
      0.053ns ADDR_HLD and
      0.000ns delay constraint less
     -0.060ns skew requirement (totaling 0.113ns) by 0.117ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/SLICE_3955 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R107C108A.CLK to   R107C108A.Q1 THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/SLICE_3955 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         1     0.134   R107C108A.Q1 to *R106C107.ADA5 THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/wptr_1 (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    0.230   (41.7% logic, 58.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/SLICE_3955:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.739 *FF_RX_H_CLK_1 to  R107C108A.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.739   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.799 *FF_RX_H_CLK_1 to *R106C107.CLKA THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.799   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.150ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[11]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    DP16KC     Port           THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0(ASIC)  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               0.323ns  (29.7% logic, 70.3% route), 1 logic levels.

 Constraint Details:

      0.323ns physical path delay THE_MEDIA_UPLINK/SLICE_3987 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0 meets
      0.113ns DATA_HLD and
      0.000ns delay constraint less
     -0.060ns skew requirement (totaling 0.173ns) by 0.150ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3987 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R108C109C.CLK to   R108C109C.Q1 THE_MEDIA_UPLINK/SLICE_3987 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         2     0.227   R108C109C.Q1 to *106C107.DIA11 THE_MEDIA_UPLINK/fifo_rx_din[11] (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    0.323   (29.7% logic, 70.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3987:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.739 *FF_RX_H_CLK_1 to  R108C109C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.739   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.799 *FF_RX_H_CLK_1 to *R106C107.CLKA THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.799   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.150ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[10]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    DP16KC     Port           THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0(ASIC)  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               0.323ns  (29.7% logic, 70.3% route), 1 logic levels.

 Constraint Details:

      0.323ns physical path delay THE_MEDIA_UPLINK/SLICE_3987 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0 meets
      0.113ns DATA_HLD and
      0.000ns delay constraint less
     -0.060ns skew requirement (totaling 0.173ns) by 0.150ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3987 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R108C109C.CLK to   R108C109C.Q0 THE_MEDIA_UPLINK/SLICE_3987 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         2     0.227   R108C109C.Q0 to *106C107.DIA10 THE_MEDIA_UPLINK/fifo_rx_din[10] (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    0.323   (29.7% logic, 70.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3987:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.739 *FF_RX_H_CLK_1 to  R108C109C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.739   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.799 *FF_RX_H_CLK_1 to *R106C107.CLKA THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.799   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.160ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[3]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    DP16KC     Port           THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0(ASIC)  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               0.333ns  (28.8% logic, 71.2% route), 1 logic levels.

 Constraint Details:

      0.333ns physical path delay THE_MEDIA_UPLINK/SLICE_3983 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0 meets
      0.113ns DATA_HLD and
      0.000ns delay constraint less
     -0.060ns skew requirement (totaling 0.173ns) by 0.160ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3983 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R108C109B.CLK to   R108C109B.Q1 THE_MEDIA_UPLINK/SLICE_3983 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         3     0.237   R108C109B.Q1 to *R106C107.DIA3 THE_MEDIA_UPLINK/fifo_rx_din[3] (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    0.333   (28.8% logic, 71.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3983:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.739 *FF_RX_H_CLK_1 to  R108C109B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.739   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.799 *FF_RX_H_CLK_1 to *R106C107.CLKA THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.799   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.180ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[0]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    DP16KC     Port           THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0(ASIC)  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               0.353ns  (27.2% logic, 72.8% route), 1 logic levels.

 Constraint Details:

      0.353ns physical path delay THE_MEDIA_UPLINK/SLICE_3982 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0 meets
      0.113ns DATA_HLD and
      0.000ns delay constraint less
     -0.060ns skew requirement (totaling 0.173ns) by 0.180ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3982 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R108C110A.CLK to   R108C110A.Q0 THE_MEDIA_UPLINK/SLICE_3982 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         3     0.257   R108C110A.Q0 to *R106C107.DIA0 THE_MEDIA_UPLINK/fifo_rx_din[0] (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    0.353   (27.2% logic, 72.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3982:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.739 *FF_RX_H_CLK_1 to  R108C110A.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.739   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.799 *FF_RX_H_CLK_1 to *R106C107.CLKA THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.799   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.185ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/FF_53  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    DP16KC     Port           THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0(ASIC)  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               0.298ns  (32.2% logic, 67.8% route), 1 logic levels.

 Constraint Details:

      0.298ns physical path delay THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/SLICE_3956 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0 meets
      0.053ns ADDR_HLD and
      0.000ns delay constraint less
     -0.060ns skew requirement (totaling 0.113ns) by 0.185ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/SLICE_3956 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R107C105C.CLK to   R107C105C.Q1 THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/SLICE_3956 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         1     0.202   R107C105C.Q1 to *R106C107.ADA7 THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/wptr_3 (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    0.298   (32.2% logic, 67.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/SLICE_3956:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.739 *FF_RX_H_CLK_1 to  R107C105C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.739   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.799 *FF_RX_H_CLK_1 to *R106C107.CLKA THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.799   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.207ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[15]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    DP16KC     Port           THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0(ASIC)  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               0.380ns  (25.3% logic, 74.7% route), 1 logic levels.

 Constraint Details:

      0.380ns physical path delay THE_MEDIA_UPLINK/SLICE_3989 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0 meets
      0.113ns DATA_HLD and
      0.000ns delay constraint less
     -0.060ns skew requirement (totaling 0.173ns) by 0.207ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3989 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R108C108B.CLK to   R108C108B.Q1 THE_MEDIA_UPLINK/SLICE_3989 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         2     0.284   R108C108B.Q1 to *106C107.DIA15 THE_MEDIA_UPLINK/fifo_rx_din[15] (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    0.380   (25.3% logic, 74.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3989:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.739 *FF_RX_H_CLK_1 to  R108C108B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.739   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.799 *FF_RX_H_CLK_1 to *R106C107.CLKA THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.799   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.207ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[0]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[0]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               0.196ns  (78.6% logic, 21.4% route), 2 logic levels.

 Constraint Details:

      0.196ns physical path delay THE_MEDIA_UPLINK/SLICE_4026 to THE_MEDIA_UPLINK/SLICE_4026 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.207ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_4026 to THE_MEDIA_UPLINK/SLICE_4026:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R109C115B.CLK to   R109C115B.Q0 THE_MEDIA_UPLINK/SLICE_4026 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         4     0.042   R109C115B.Q0 to   R109C115B.D0 THE_MEDIA_UPLINK/reset_word_cnt[0]
CTOF_DEL    ---     0.058   R109C115B.D0 to   R109C115B.F0 THE_MEDIA_UPLINK/SLICE_4026
ROUTE         1     0.000   R109C115B.F0 to  R109C115B.DI0 THE_MEDIA_UPLINK/un1_reset_word_cnt_1[1] (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    0.196   (78.6% logic, 21.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_4026:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.745 *FF_RX_H_CLK_1 to  R109C115B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.745   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_4026:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.745 *FF_RX_H_CLK_1 to  R109C115B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.745   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.208ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[4]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[4]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               0.197ns  (78.2% logic, 21.8% route), 2 logic levels.

 Constraint Details:

      0.197ns physical path delay THE_MEDIA_UPLINK/SLICE_4028 to THE_MEDIA_UPLINK/SLICE_4028 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.208ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_4028 to THE_MEDIA_UPLINK/SLICE_4028:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R109C115A.CLK to   R109C115A.Q0 THE_MEDIA_UPLINK/SLICE_4028 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         7     0.043   R109C115A.Q0 to   R109C115A.D0 THE_MEDIA_UPLINK/reset_word_cnt[4]
CTOF_DEL    ---     0.058   R109C115A.D0 to   R109C115A.F0 THE_MEDIA_UPLINK/SLICE_4028
ROUTE         1     0.000   R109C115A.F0 to  R109C115A.DI0 THE_MEDIA_UPLINK/un1_reset_word_cnt_1[5] (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    0.197   (78.2% logic, 21.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_4028:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.745 *FF_RX_H_CLK_1 to  R109C115A.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.745   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_4028:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.745 *FF_RX_H_CLK_1 to  R109C115A.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.745   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.208ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[2]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    DP16KC     Port           THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0(ASIC)  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               0.381ns  (25.2% logic, 74.8% route), 1 logic levels.

 Constraint Details:

      0.381ns physical path delay THE_MEDIA_UPLINK/SLICE_3983 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0 meets
      0.113ns DATA_HLD and
      0.000ns delay constraint less
     -0.060ns skew requirement (totaling 0.173ns) by 0.208ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3983 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R108C109B.CLK to   R108C109B.Q0 THE_MEDIA_UPLINK/SLICE_3983 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         3     0.285   R108C109B.Q0 to *R106C107.DIA2 THE_MEDIA_UPLINK/fifo_rx_din[2] (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    0.381   (25.2% logic, 74.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3983:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.739 *FF_RX_H_CLK_1 to  R108C109B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.739   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.799 *FF_RX_H_CLK_1 to *R106C107.CLKA THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.799   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_3"></A>Preference: FREQUENCY NET "clk_200_i_0" 200.000000 MHz ;
            814 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.208ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/counter1[0]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/counter1[0]  (to clk_200_i_0 +)

   Delay:               0.197ns  (78.2% logic, 21.8% route), 2 logic levels.

 Constraint Details:

      0.197ns physical path delay THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_4010 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_4010 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.208ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_4010 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_4010:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R110C109B.CLK to   R110C109B.Q0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_4010 (from clk_200_i_0)
ROUTE         3     0.043   R110C109B.Q0 to   R110C109B.D0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/counter1[0]
CTOF_DEL    ---     0.058   R110C109B.D0 to   R110C109B.F0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_4010
ROUTE         1     0.000   R110C109B.F0 to  R110C109B.DI0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/N_9166_i (to clk_200_i_0)
                  --------
                    0.197   (78.2% logic, 21.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_4010:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.494 *L_R79C5.CLKOK to  R110C109B.CLK clk_200_i_0
                  --------
                    0.494   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_4010:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.494 *L_R79C5.CLKOK to  R110C109B.CLK clk_200_i_0
                  --------
                    0.494   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.208ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/counter1[2]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/counter1[2]  (to clk_200_i_0 +)

   Delay:               0.197ns  (78.2% logic, 21.8% route), 2 logic levels.

 Constraint Details:

      0.197ns physical path delay THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_4011 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_4011 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.208ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_4011 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_4011:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R110C109A.CLK to   R110C109A.Q0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_4011 (from clk_200_i_0)
ROUTE         4     0.043   R110C109A.Q0 to   R110C109A.D0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/counter1[2]
CTOF_DEL    ---     0.058   R110C109A.D0 to   R110C109A.F0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_4011
ROUTE         1     0.000   R110C109A.F0 to  R110C109A.DI0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/counter1_RNO[2] (to clk_200_i_0)
                  --------
                    0.197   (78.2% logic, 21.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_4011:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.494 *L_R79C5.CLKOK to  R110C109A.CLK clk_200_i_0
                  --------
                    0.494   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_4011:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.494 *L_R79C5.CLKOK to  R110C109A.CLK clk_200_i_0
                  --------
                    0.494   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.208ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/cs[2]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/cs[2]  (to clk_200_i_0 +)

   Delay:               0.197ns  (78.2% logic, 21.8% route), 2 logic levels.

 Constraint Details:

      0.197ns physical path delay THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_4013 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_4013 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.208ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_4013 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_4013:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R111C114A.CLK to   R111C114A.Q0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_4013 (from clk_200_i_0)
ROUTE         8     0.043   R111C114A.Q0 to   R111C114A.D0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/cs[2]
CTOF_DEL    ---     0.058   R111C114A.D0 to   R111C114A.F0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_4013
ROUTE         1     0.000   R111C114A.F0 to  R111C114A.DI0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/cs_ns[2] (to clk_200_i_0)
                  --------
                    0.197   (78.2% logic, 21.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_4013:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.494 *L_R79C5.CLKOK to  R111C114A.CLK clk_200_i_0
                  --------
                    0.494   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_4013:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.494 *L_R79C5.CLKOK to  R111C114A.CLK clk_200_i_0
                  --------
                    0.494   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.210ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/refclkdiv2_rx_ch1_fast  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/refclkdiv2_rx_ch1_fast  (to clk_200_i_0 +)

   Delay:               0.199ns  (77.4% logic, 22.6% route), 2 logic levels.

 Constraint Details:

      0.199ns physical path delay THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/SLICE_3994 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/SLICE_3994 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.210ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/SLICE_3994 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/SLICE_3994:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R111C111B.CLK to   R111C111B.Q0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/SLICE_3994 (from clk_200_i_0)
ROUTE        42     0.043   R111C111B.Q0 to   R111C111B.D0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/refclkdiv2_rx_ch1_fast
CTOF_DEL    ---     0.058   R111C111B.D0 to   R111C111B.F0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/SLICE_3994
ROUTE         2     0.002   R111C111B.F0 to  R111C111B.DI0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/refclkdiv2_rx_ch1_fast_i (to clk_200_i_0)
                  --------
                    0.199   (77.4% logic, 22.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/SLICE_3994:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.494 *L_R79C5.CLKOK to  R111C111B.CLK clk_200_i_0
                  --------
                    0.494   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/SLICE_3994:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.494 *L_R79C5.CLKOK to  R111C111B.CLK clk_200_i_0
                  --------
                    0.494   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/async_sampler[0]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/async_sampler[1]  (to clk_200_i_0 +)

   Delay:               0.186ns  (51.6% logic, 48.4% route), 1 logic levels.

 Constraint Details:

      0.186ns physical path delay THE_RESET_HANDLER/SLICE_4289 to THE_RESET_HANDLER/SLICE_4289 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.235ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_4289 to THE_RESET_HANDLER/SLICE_4289:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R80C93A.CLK to     R80C93A.Q0 THE_RESET_HANDLER/SLICE_4289 (from clk_200_i_0)
ROUTE         1     0.090     R80C93A.Q0 to     R80C93A.M1 THE_RESET_HANDLER/async_sampler[0] (to clk_200_i_0)
                  --------
                    0.186   (51.6% logic, 48.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_4289:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.489 *L_R79C5.CLKOK to    R80C93A.CLK clk_200_i_0
                  --------
                    0.489   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_4289:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.489 *L_R79C5.CLKOK to    R80C93A.CLK clk_200_i_0
                  --------
                    0.489   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.237ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/cs[3]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/cs[3]  (to clk_200_i_0 +)

   Delay:               0.226ns  (68.1% logic, 31.9% route), 2 logic levels.

 Constraint Details:

      0.226ns physical path delay THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_4001 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_4001 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.237ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_4001 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_4001:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R112C107C.CLK to   R112C107C.Q0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_4001 (from clk_200_i_0)
ROUTE         5     0.072   R112C107C.Q0 to   R112C107C.C0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/cs[3]
CTOF_DEL    ---     0.058   R112C107C.C0 to   R112C107C.F0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_4001
ROUTE         1     0.000   R112C107C.F0 to  R112C107C.DI0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/csse_1_0_0 (to clk_200_i_0)
                  --------
                    0.226   (68.1% logic, 31.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_4001:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.488 *L_R79C5.CLKOK to  R112C107C.CLK clk_200_i_0
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_4001:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.488 *L_R79C5.CLKOK to  R112C107C.CLK clk_200_i_0
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.237ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/async_sampler[2]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/async_sampler[3]  (to clk_200_i_0 +)

   Delay:               0.188ns  (51.1% logic, 48.9% route), 1 logic levels.

 Constraint Details:

      0.188ns physical path delay THE_RESET_HANDLER/SLICE_4290 to THE_RESET_HANDLER/SLICE_4290 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.237ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_4290 to THE_RESET_HANDLER/SLICE_4290:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R69C92A.CLK to     R69C92A.Q0 THE_RESET_HANDLER/SLICE_4290 (from clk_200_i_0)
ROUTE         2     0.092     R69C92A.Q0 to     R69C92A.M1 THE_RESET_HANDLER/async_sampler[2] (to clk_200_i_0)
                  --------
                    0.188   (51.1% logic, 48.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_4290:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.488 *L_R79C5.CLKOK to    R69C92A.CLK clk_200_i_0
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_4290:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.488 *L_R79C5.CLKOK to    R69C92A.CLK clk_200_i_0
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.241ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/async_sampler[5]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/async_sampler[6]  (to clk_200_i_0 +)

   Delay:               0.192ns  (50.0% logic, 50.0% route), 1 logic levels.

 Constraint Details:

      0.192ns physical path delay THE_RESET_HANDLER/SLICE_4291 to THE_RESET_HANDLER/SLICE_4292 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.241ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_4291 to THE_RESET_HANDLER/SLICE_4292:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R58C92A.CLK to     R58C92A.Q1 THE_RESET_HANDLER/SLICE_4291 (from clk_200_i_0)
ROUTE         2     0.096     R58C92A.Q1 to     R58C92B.M0 THE_RESET_HANDLER/async_sampler[5] (to clk_200_i_0)
                  --------
                    0.192   (50.0% logic, 50.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_4291:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.488 *L_R79C5.CLKOK to    R58C92A.CLK clk_200_i_0
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_4292:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.488 *L_R79C5.CLKOK to    R58C92B.CLK clk_200_i_0
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.241ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/async_sampler[4]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/async_sampler[5]  (to clk_200_i_0 +)

   Delay:               0.192ns  (50.0% logic, 50.0% route), 1 logic levels.

 Constraint Details:

      0.192ns physical path delay THE_RESET_HANDLER/SLICE_4291 to THE_RESET_HANDLER/SLICE_4291 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.241ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_4291 to THE_RESET_HANDLER/SLICE_4291:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R58C92A.CLK to     R58C92A.Q0 THE_RESET_HANDLER/SLICE_4291 (from clk_200_i_0)
ROUTE         2     0.096     R58C92A.Q0 to     R58C92A.M1 THE_RESET_HANDLER/async_sampler[4] (to clk_200_i_0)
                  --------
                    0.192   (50.0% logic, 50.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_4291:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.488 *L_R79C5.CLKOK to    R58C92A.CLK clk_200_i_0
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_4291:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.488 *L_R79C5.CLKOK to    R58C92A.CLK clk_200_i_0
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.243ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/rx_lol_los_del  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/rx_lol_los_int  (to clk_200_i_0 +)

   Delay:               0.194ns  (49.5% logic, 50.5% route), 1 logic levels.

 Constraint Details:

      0.194ns physical path delay THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_4003 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_4004 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.243ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_4003 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_4004:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R113C107B.CLK to   R113C107B.Q0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_4003 (from clk_200_i_0)
ROUTE         4     0.098   R113C107B.Q0 to   R113C107A.M0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/rx_lol_los_del (to clk_200_i_0)
                  --------
                    0.194   (49.5% logic, 50.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_4003:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.488 *L_R79C5.CLKOK to  R113C107B.CLK clk_200_i_0
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_4004:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.488 *L_R79C5.CLKOK to  R113C107A.CLK clk_200_i_0
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_4"></A>Preference: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_5"></A>Preference: MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 20.000000 ns ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_6"></A>Preference: MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 30.000000 ns ;
            3 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.237ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/final_reset[0]  (from clk_100_i +)
   Destination:    FF         Data in        THE_RESET_HANDLER/final_reset_iso[1]  (to clk_100_i +)

   Delay:               0.188ns  (51.1% logic, 48.9% route), 1 logic levels.

 Constraint Details:

      0.188ns physical path delay THE_RESET_HANDLER/SLICE_4293 to THE_RESET_HANDLER/SLICE_4293 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.237ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_4293 to THE_RESET_HANDLER/SLICE_4293:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096   R60C181A.CLK to    R60C181A.Q0 THE_RESET_HANDLER/SLICE_4293 (from clk_100_i)
ROUTE         2     0.092    R60C181A.Q0 to    R60C181A.M1 THE_RESET_HANDLER/final_reset[0] (to clk_100_i)
                  --------
                    0.188   (51.1% logic, 48.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_4293:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.494 *L_R79C5.CLKOP to   R60C181A.CLK clk_100_i
                  --------
                    0.494   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_4293:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.494 *L_R79C5.CLKOP to   R60C181A.CLK clk_100_i
                  --------
                    0.494   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.752ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/final_reset[0]  (from clk_100_i +)
   Destination:    FF         Data in        THE_RESET_HANDLER/final_reset[1]  (to clk_100_i +)

   Delay:               1.697ns  (5.7% logic, 94.3% route), 1 logic levels.

 Constraint Details:

      1.697ns physical path delay THE_RESET_HANDLER/SLICE_4293 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/genREPLYOBUF1.REPLYOBUF/GEN_CRC.CRC_gen/SLICE_2943_ppo_0 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.006ns skew requirement (totaling -0.055ns) by 1.752ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_4293 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/genREPLYOBUF1.REPLYOBUF/GEN_CRC.CRC_gen/SLICE_2943_ppo_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096   R60C181A.CLK to    R60C181A.Q0 THE_RESET_HANDLER/SLICE_4293 (from clk_100_i)
ROUTE         2     1.601    R60C181A.Q0 to     R56C81B.M0 THE_RESET_HANDLER/final_reset[0] (to clk_100_i)
                  --------
                    1.697   (5.7% logic, 94.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_4293:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.494 *L_R79C5.CLKOP to   R60C181A.CLK clk_100_i
                  --------
                    0.494   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/genREPLYOBUF1.REPLYOBUF/GEN_CRC.CRC_gen/SLICE_2943_ppo_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.488 *L_R79C5.CLKOP to    R56C81B.CLK clk_100_i
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.216ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/reset  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/final_reset[0]  (to clk_100_i +)

   Delay:               1.632ns  (5.9% logic, 94.1% route), 1 logic levels.

 Constraint Details:

      1.632ns physical path delay THE_RESET_HANDLER/SLICE_4294 to THE_RESET_HANDLER/SLICE_4293 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.535ns skew less
      0.000ns feedback compensation requirement (totaling -0.584ns) by 2.216ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_4294 to THE_RESET_HANDLER/SLICE_4293:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R53C91B.CLK to     R53C91B.Q0 THE_RESET_HANDLER/SLICE_4294 (from clk_200_i_0)
ROUTE         1     1.536     R53C91B.Q0 to    R60C181A.M0 THE_RESET_HANDLER/reset (to clk_100_i)
                  --------
                    1.632   (5.9% logic, 94.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_GPLL_RIGHT to THE_RESET_HANDLER/SLICE_4294:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.366       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OK_DE  ---     0.541 PLL_R79C5.CLKI to *L_R79C5.CLKOK THE_MAIN_PLL/PLLInst_0
ROUTE        60     0.488 *L_R79C5.CLKOK to    R53C91B.CLK clk_200_i_0
                  --------
                    1.644   (48.1% logic, 51.9% route), 2 logic levels.

      Destination Clock Path CLK_GPLL_RIGHT to THE_RESET_HANDLER/SLICE_4293:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.366       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP THE_MAIN_PLL/PLLInst_0
ROUTE       999     0.494 *L_R79C5.CLKOP to   R60C181A.CLK clk_100_i
                  --------
                    1.109   (22.5% logic, 77.5% route), 2 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 *L_R79C5.CLKFB to *79C5.CLKINTFB THE_MAIN_PLL/PLLInst_0
ROUTE         1     0.000 *79C5.CLKINTFB to *L_R79C5.CLKFB THE_MAIN_PLL/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R79C5.CLKINTFB attributes: 


================================================================================
<A name="par_twr_pref_1_7"></A>Preference: MULTICYCLE TO CELL "THE_RESET_HANDLER/trb_reset_*" 20.000000 ns ;
            2 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.129ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_ENDPOINT/THE_ENDPOINT/last_make_trbnet_reset  (from clk_100_i +)
   Destination:    FF         Data in        THE_RESET_HANDLER/trb_reset_pulse[0]  (to clk_200_i_0 +)

   Delay:               0.621ns  (15.5% logic, 84.5% route), 1 logic levels.

 Constraint Details:

      0.621ns physical path delay THE_ENDPOINT/THE_ENDPOINT/SLICE_4287 to THE_RESET_HANDLER/SLICE_4296 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
     -0.541ns skew less
      0.000ns feedback compensation requirement (totaling 0.492ns) by 0.129ns

 Physical Path Details:

      Data path THE_ENDPOINT/THE_ENDPOINT/SLICE_4287 to THE_RESET_HANDLER/SLICE_4296:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R50C92B.CLK to     R50C92B.Q0 THE_ENDPOINT/THE_ENDPOINT/SLICE_4287 (from clk_100_i)
ROUTE         2     0.525     R50C92B.Q0 to     R51C93C.M0 THE_RESET_HANDLER.trb_reset_buffer (to clk_200_i_0)
                  --------
                    0.621   (15.5% logic, 84.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_GPLL_RIGHT to THE_ENDPOINT/THE_ENDPOINT/SLICE_4287:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.366       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP THE_MAIN_PLL/PLLInst_0
ROUTE       999     0.489 *L_R79C5.CLKOP to    R50C92B.CLK clk_100_i
                  --------
                    1.104   (22.6% logic, 77.4% route), 2 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 *L_R79C5.CLKFB to *79C5.CLKINTFB THE_MAIN_PLL/PLLInst_0
ROUTE         1     0.000 *79C5.CLKINTFB to *L_R79C5.CLKFB THE_MAIN_PLL/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R79C5.CLKINTFB attributes: 

      Destination Clock Path CLK_GPLL_RIGHT to THE_RESET_HANDLER/SLICE_4296:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.366       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OK_DE  ---     0.541 PLL_R79C5.CLKI to *L_R79C5.CLKOK THE_MAIN_PLL/PLLInst_0
ROUTE        60     0.489 *L_R79C5.CLKOK to    R51C93C.CLK clk_200_i_0
                  --------
                    1.645   (48.0% logic, 52.0% route), 2 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/trb_reset_pulse[0]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/trb_reset_pulse[1]  (to clk_200_i_0 +)

   Delay:               0.186ns  (51.6% logic, 48.4% route), 1 logic levels.

 Constraint Details:

      0.186ns physical path delay THE_RESET_HANDLER/SLICE_4296 to THE_RESET_HANDLER/SLICE_4296 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.235ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_4296 to THE_RESET_HANDLER/SLICE_4296:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R51C93C.CLK to     R51C93C.Q0 THE_RESET_HANDLER/SLICE_4296 (from clk_200_i_0)
ROUTE         1     0.090     R51C93C.Q0 to     R51C93C.M1 THE_RESET_HANDLER/trb_reset_pulse[0] (to clk_200_i_0)
                  --------
                    0.186   (51.6% logic, 48.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_4296:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.489 *L_R79C5.CLKOK to    R51C93C.CLK clk_200_i_0
                  --------
                    0.489   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_4296:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.489 *L_R79C5.CLKOK to    R51C93C.CLK clk_200_i_0
                  --------
                    0.489   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "CLK_GPLL_RIGHT_c"        |             |             |
200.000000 MHz ;                        |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "clk_100_i" 100.000000    |             |             |
MHz ;                                   |     0.000 ns|     0.012 ns|   1  
                                        |             |             |
FREQUENCY NET                           |             |             |
"THE_MEDIA_UPLINK/ff_rxhalfclk"         |             |             |
100.000000 MHz ;                        |     0.000 ns|     0.117 ns|   1  
                                        |             |             |
FREQUENCY NET "clk_200_i_0" 200.000000  |             |             |
MHz ;                                   |     0.000 ns|     0.208 ns|   2  
                                        |             |             |
FREQUENCY PORT "CLK_GPLL_RIGHT"         |             |             |
200.000000 MHz ;                        |            -|            -|   0  
                                        |             |             |
MULTICYCLE TO CELL                      |             |             |
"THE_RESET_HANDLER/final_reset*"        |             |             |
20.000000 ns ;                          |            -|            -|   0  
                                        |             |             |
MULTICYCLE TO CELL                      |             |             |
"THE_RESET_HANDLER/final_reset*"        |             |             |
30.000000 ns ;                          |            -|            -|   1  
                                        |             |             |
MULTICYCLE TO CELL                      |             |             |
"THE_RESET_HANDLER/trb_reset_*"         |             |             |
20.000000 ns ;                          |            -|            -|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 9 clocks:

Clock Domain: clk_200_i_0   Source: THE_MAIN_PLL/PLLInst_0.CLKOK   Loads: 60
   Covered under: MULTICYCLE TO CELL "THE_RESET_HANDLER/trb_reset_*" 20.000000 ns ;
   Covered under: FREQUENCY NET "clk_200_i_0" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: MULTICYCLE TO CELL "THE_RESET_HANDLER/trb_reset_*" 20.000000 ns ;   Transfers: 1

Clock Domain: TRIGGER_LEFT_c   Source: TRIGGER_LEFT.PAD   Loads: 2
   No transfer within this clock domain is found

Clock Domain: CLK_GPLL_RIGHT_c   Source: CLK_GPLL_RIGHT.PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1   Loads: 62
   Covered under: FREQUENCY NET "THE_MEDIA_UPLINK/ff_rxhalfclk" 100.000000 MHz ;

   Data transfers from:
Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP   Loads: 4989
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TRIGGER_LEFT_c   Source: TRIGGER_LEFT.PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.

   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.

Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1   Loads: 62
   No transfer within this clock domain is found

Clock Domain: THE_MAIN_PLL/CLKFB_t   Source: THE_MAIN_PLL/PLLInst_0.CLKINTFB   Loads: 1
   No transfer within this clock domain is found

Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1   Loads: 62
   Covered under: MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 30.000000 ns ;

   Data transfers from:
   Clock Domain: clk_200_i_0   Source: THE_MAIN_PLL/PLLInst_0.CLKOK
      Covered under: MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 30.000000 ns ;   Transfers: 1

   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Not reported because source and destination domains are unrelated.
      Covered under: MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 30.000000 ns ;   Transfers: 1

Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1   Loads: 62
   No transfer within this clock domain is found


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 193325 paths, 124 nets, and 61212 connections (98.72% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
