Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Mar  6 16:18:05 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_upcounter_timing_summary_routed.rpt -pb top_upcounter_timing_summary_routed.pb -rpx top_upcounter_timing_summary_routed.rpx -warn_on_violation
| Design       : top_upcounter
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (18)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (50)
5. checking no_input_delay (3)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (18)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: U_Fnd_Cotrol/U_clock_devider/o_clk_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: U_clock_devider/o_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (50)
-------------------------------------------------
 There are 50 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.006        0.000                      0                   69        0.260        0.000                      0                   69        4.500        0.000                       0                    70  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.006        0.000                      0                   69        0.260        0.000                      0                   69        4.500        0.000                       0                    70  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.006ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.260ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.006ns  (required time - arrival time)
  Source:                 U_Fnd_Cotrol/U_clock_devider/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Fnd_Cotrol/U_clock_devider/count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.008ns  (logic 0.890ns (22.205%)  route 3.118ns (77.795%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.632     5.153    U_Fnd_Cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X60Y14         FDCE                                         r  U_Fnd_Cotrol/U_clock_devider/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y14         FDCE (Prop_fdce_C_Q)         0.518     5.671 r  U_Fnd_Cotrol/U_clock_devider/count_reg[12]/Q
                         net (fo=2, routed)           0.829     6.500    U_Fnd_Cotrol/U_clock_devider/count_reg_n_0_[12]
    SLICE_X62Y15         LUT4 (Prop_lut4_I1_O)        0.124     6.624 r  U_Fnd_Cotrol/U_clock_devider/count[31]_i_7__0/O
                         net (fo=1, routed)           0.574     7.198    U_Fnd_Cotrol/U_clock_devider/count[31]_i_7__0_n_0
    SLICE_X62Y14         LUT5 (Prop_lut5_I4_O)        0.124     7.322 r  U_Fnd_Cotrol/U_clock_devider/count[31]_i_2__0/O
                         net (fo=32, routed)          1.715     9.037    U_Fnd_Cotrol/U_clock_devider/count[31]_i_2__0_n_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I0_O)        0.124     9.161 r  U_Fnd_Cotrol/U_clock_devider/count[31]_i_1__0/O
                         net (fo=1, routed)           0.000     9.161    U_Fnd_Cotrol/U_clock_devider/count[31]
    SLICE_X60Y18         FDCE                                         r  U_Fnd_Cotrol/U_clock_devider/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.508    14.849    U_Fnd_Cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X60Y18         FDCE                                         r  U_Fnd_Cotrol/U_clock_devider/count_reg[31]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X60Y18         FDCE (Setup_fdce_C_D)        0.079    15.167    U_Fnd_Cotrol/U_clock_devider/count_reg[31]
  -------------------------------------------------------------------
                         required time                         15.167    
                         arrival time                          -9.161    
  -------------------------------------------------------------------
                         slack                                  6.006    

Slack (MET) :             6.090ns  (required time - arrival time)
  Source:                 U_clock_devider/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_devider/count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.875ns  (logic 0.890ns (22.967%)  route 2.985ns (77.034%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.635     5.156    U_clock_devider/o_clk_reg_0
    SLICE_X60Y9          FDCE                                         r  U_clock_devider/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          FDCE (Prop_fdce_C_Q)         0.518     5.674 f  U_clock_devider/count_reg[4]/Q
                         net (fo=2, routed)           0.720     6.395    U_clock_devider/count[4]
    SLICE_X58Y10         LUT4 (Prop_lut4_I1_O)        0.124     6.519 r  U_clock_devider/count[31]_i_8/O
                         net (fo=1, routed)           0.416     6.934    U_clock_devider/count[31]_i_8_n_0
    SLICE_X58Y9          LUT5 (Prop_lut5_I4_O)        0.124     7.058 r  U_clock_devider/count[31]_i_3/O
                         net (fo=32, routed)          1.849     8.907    U_clock_devider/count[31]_i_3_n_0
    SLICE_X58Y16         LUT5 (Prop_lut5_I1_O)        0.124     9.031 r  U_clock_devider/count[30]_i_1/O
                         net (fo=1, routed)           0.000     9.031    U_clock_devider/count_0[30]
    SLICE_X58Y16         FDCE                                         r  U_clock_devider/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.511    14.852    U_clock_devider/o_clk_reg_0
    SLICE_X58Y16         FDCE                                         r  U_clock_devider/count_reg[30]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X58Y16         FDCE (Setup_fdce_C_D)        0.031    15.122    U_clock_devider/count_reg[30]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                          -9.031    
  -------------------------------------------------------------------
                         slack                                  6.090    

Slack (MET) :             6.091ns  (required time - arrival time)
  Source:                 U_clock_devider/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_devider/count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.873ns  (logic 0.890ns (22.982%)  route 2.983ns (77.018%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.635     5.156    U_clock_devider/o_clk_reg_0
    SLICE_X60Y9          FDCE                                         r  U_clock_devider/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          FDCE (Prop_fdce_C_Q)         0.518     5.674 f  U_clock_devider/count_reg[4]/Q
                         net (fo=2, routed)           0.720     6.395    U_clock_devider/count[4]
    SLICE_X58Y10         LUT4 (Prop_lut4_I1_O)        0.124     6.519 r  U_clock_devider/count[31]_i_8/O
                         net (fo=1, routed)           0.416     6.934    U_clock_devider/count[31]_i_8_n_0
    SLICE_X58Y9          LUT5 (Prop_lut5_I4_O)        0.124     7.058 r  U_clock_devider/count[31]_i_3/O
                         net (fo=32, routed)          1.846     8.905    U_clock_devider/count[31]_i_3_n_0
    SLICE_X58Y16         LUT5 (Prop_lut5_I1_O)        0.124     9.029 r  U_clock_devider/count[29]_i_1/O
                         net (fo=1, routed)           0.000     9.029    U_clock_devider/count_0[29]
    SLICE_X58Y16         FDCE                                         r  U_clock_devider/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.511    14.852    U_clock_devider/o_clk_reg_0
    SLICE_X58Y16         FDCE                                         r  U_clock_devider/count_reg[29]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X58Y16         FDCE (Setup_fdce_C_D)        0.029    15.120    U_clock_devider/count_reg[29]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                          -9.029    
  -------------------------------------------------------------------
                         slack                                  6.091    

Slack (MET) :             6.106ns  (required time - arrival time)
  Source:                 U_clock_devider/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_devider/o_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.903ns  (logic 0.918ns (23.519%)  route 2.985ns (76.481%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.635     5.156    U_clock_devider/o_clk_reg_0
    SLICE_X60Y9          FDCE                                         r  U_clock_devider/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          FDCE (Prop_fdce_C_Q)         0.518     5.674 r  U_clock_devider/count_reg[4]/Q
                         net (fo=2, routed)           0.720     6.395    U_clock_devider/count[4]
    SLICE_X58Y10         LUT4 (Prop_lut4_I1_O)        0.124     6.519 f  U_clock_devider/count[31]_i_8/O
                         net (fo=1, routed)           0.416     6.934    U_clock_devider/count[31]_i_8_n_0
    SLICE_X58Y9          LUT5 (Prop_lut5_I4_O)        0.124     7.058 f  U_clock_devider/count[31]_i_3/O
                         net (fo=32, routed)          1.849     8.907    U_clock_devider/count[31]_i_3_n_0
    SLICE_X58Y16         LUT4 (Prop_lut4_I1_O)        0.152     9.059 r  U_clock_devider/o_clk_i_1/O
                         net (fo=1, routed)           0.000     9.059    U_clock_devider/o_clk
    SLICE_X58Y16         FDCE                                         r  U_clock_devider/o_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.511    14.852    U_clock_devider/o_clk_reg_0
    SLICE_X58Y16         FDCE                                         r  U_clock_devider/o_clk_reg/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X58Y16         FDCE (Setup_fdce_C_D)        0.075    15.166    U_clock_devider/o_clk_reg
  -------------------------------------------------------------------
                         required time                         15.166    
                         arrival time                          -9.059    
  -------------------------------------------------------------------
                         slack                                  6.106    

Slack (MET) :             6.126ns  (required time - arrival time)
  Source:                 U_clock_devider/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_devider/count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.888ns  (logic 0.890ns (22.888%)  route 2.998ns (77.112%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.635     5.156    U_clock_devider/o_clk_reg_0
    SLICE_X60Y9          FDCE                                         r  U_clock_devider/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          FDCE (Prop_fdce_C_Q)         0.518     5.674 f  U_clock_devider/count_reg[4]/Q
                         net (fo=2, routed)           0.720     6.395    U_clock_devider/count[4]
    SLICE_X58Y10         LUT4 (Prop_lut4_I1_O)        0.124     6.519 r  U_clock_devider/count[31]_i_8/O
                         net (fo=1, routed)           0.416     6.934    U_clock_devider/count[31]_i_8_n_0
    SLICE_X58Y9          LUT5 (Prop_lut5_I4_O)        0.124     7.058 r  U_clock_devider/count[31]_i_3/O
                         net (fo=32, routed)          1.862     8.921    U_clock_devider/count[31]_i_3_n_0
    SLICE_X60Y15         LUT5 (Prop_lut5_I1_O)        0.124     9.045 r  U_clock_devider/count[28]_i_1/O
                         net (fo=1, routed)           0.000     9.045    U_clock_devider/count_0[28]
    SLICE_X60Y15         FDCE                                         r  U_clock_devider/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.512    14.853    U_clock_devider/o_clk_reg_0
    SLICE_X60Y15         FDCE                                         r  U_clock_devider/count_reg[28]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X60Y15         FDCE (Setup_fdce_C_D)        0.079    15.171    U_clock_devider/count_reg[28]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                          -9.045    
  -------------------------------------------------------------------
                         slack                                  6.126    

Slack (MET) :             6.182ns  (required time - arrival time)
  Source:                 U_clock_devider/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_devider/count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.784ns  (logic 2.203ns (58.218%)  route 1.581ns (41.782%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.635     5.156    U_clock_devider/o_clk_reg_0
    SLICE_X58Y9          FDCE                                         r  U_clock_devider/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y9          FDCE (Prop_fdce_C_Q)         0.456     5.612 r  U_clock_devider/count_reg[3]/Q
                         net (fo=2, routed)           0.773     6.385    U_clock_devider/count[3]
    SLICE_X59Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.907 r  U_clock_devider/count_reg[4]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.907    U_clock_devider/count_reg[4]_i_2__0_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.021 r  U_clock_devider/count_reg[8]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.021    U_clock_devider/count_reg[8]_i_2__0_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.135 r  U_clock_devider/count_reg[12]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.135    U_clock_devider/count_reg[12]_i_2__0_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.249 r  U_clock_devider/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.249    U_clock_devider/count_reg[16]_i_2_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.363 r  U_clock_devider/count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.363    U_clock_devider/count_reg[20]_i_2_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.477 r  U_clock_devider/count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.477    U_clock_devider/count_reg[24]_i_2_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.591 r  U_clock_devider/count_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.591    U_clock_devider/count_reg[28]_i_2_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.830 r  U_clock_devider/count_reg[31]_i_6/O[2]
                         net (fo=1, routed)           0.808     8.638    U_clock_devider/data0[31]
    SLICE_X58Y16         LUT5 (Prop_lut5_I4_O)        0.302     8.940 r  U_clock_devider/count[31]_i_1/O
                         net (fo=1, routed)           0.000     8.940    U_clock_devider/count_0[31]
    SLICE_X58Y16         FDCE                                         r  U_clock_devider/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.511    14.852    U_clock_devider/o_clk_reg_0
    SLICE_X58Y16         FDCE                                         r  U_clock_devider/count_reg[31]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X58Y16         FDCE (Setup_fdce_C_D)        0.031    15.122    U_clock_devider/count_reg[31]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                          -8.940    
  -------------------------------------------------------------------
                         slack                                  6.182    

Slack (MET) :             6.194ns  (required time - arrival time)
  Source:                 U_Fnd_Cotrol/U_clock_devider/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Fnd_Cotrol/U_clock_devider/count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.817ns  (logic 0.890ns (23.314%)  route 2.927ns (76.686%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.632     5.153    U_Fnd_Cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X60Y13         FDCE                                         r  U_Fnd_Cotrol/U_clock_devider/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y13         FDCE (Prop_fdce_C_Q)         0.518     5.671 r  U_Fnd_Cotrol/U_clock_devider/count_reg[7]/Q
                         net (fo=2, routed)           0.816     6.487    U_Fnd_Cotrol/U_clock_devider/count_reg_n_0_[7]
    SLICE_X62Y13         LUT4 (Prop_lut4_I2_O)        0.124     6.611 r  U_Fnd_Cotrol/U_clock_devider/count[31]_i_8__0/O
                         net (fo=1, routed)           0.299     6.910    U_Fnd_Cotrol/U_clock_devider/count[31]_i_8__0_n_0
    SLICE_X62Y12         LUT5 (Prop_lut5_I4_O)        0.124     7.034 r  U_Fnd_Cotrol/U_clock_devider/count[31]_i_3__0/O
                         net (fo=32, routed)          1.813     8.847    U_Fnd_Cotrol/U_clock_devider/count[31]_i_3__0_n_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I1_O)        0.124     8.971 r  U_Fnd_Cotrol/U_clock_devider/count[29]_i_1__0/O
                         net (fo=1, routed)           0.000     8.971    U_Fnd_Cotrol/U_clock_devider/count[29]
    SLICE_X60Y18         FDCE                                         r  U_Fnd_Cotrol/U_clock_devider/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.508    14.849    U_Fnd_Cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X60Y18         FDCE                                         r  U_Fnd_Cotrol/U_clock_devider/count_reg[29]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X60Y18         FDCE (Setup_fdce_C_D)        0.077    15.165    U_Fnd_Cotrol/U_clock_devider/count_reg[29]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                          -8.971    
  -------------------------------------------------------------------
                         slack                                  6.194    

Slack (MET) :             6.206ns  (required time - arrival time)
  Source:                 U_Fnd_Cotrol/U_clock_devider/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Fnd_Cotrol/U_clock_devider/count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.809ns  (logic 0.890ns (23.363%)  route 2.919ns (76.637%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.632     5.153    U_Fnd_Cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X60Y13         FDCE                                         r  U_Fnd_Cotrol/U_clock_devider/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y13         FDCE (Prop_fdce_C_Q)         0.518     5.671 r  U_Fnd_Cotrol/U_clock_devider/count_reg[7]/Q
                         net (fo=2, routed)           0.816     6.487    U_Fnd_Cotrol/U_clock_devider/count_reg_n_0_[7]
    SLICE_X62Y13         LUT4 (Prop_lut4_I2_O)        0.124     6.611 r  U_Fnd_Cotrol/U_clock_devider/count[31]_i_8__0/O
                         net (fo=1, routed)           0.299     6.910    U_Fnd_Cotrol/U_clock_devider/count[31]_i_8__0_n_0
    SLICE_X62Y12         LUT5 (Prop_lut5_I4_O)        0.124     7.034 r  U_Fnd_Cotrol/U_clock_devider/count[31]_i_3__0/O
                         net (fo=32, routed)          1.805     8.839    U_Fnd_Cotrol/U_clock_devider/count[31]_i_3__0_n_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I1_O)        0.124     8.963 r  U_Fnd_Cotrol/U_clock_devider/count[30]_i_1__0/O
                         net (fo=1, routed)           0.000     8.963    U_Fnd_Cotrol/U_clock_devider/count[30]
    SLICE_X60Y18         FDCE                                         r  U_Fnd_Cotrol/U_clock_devider/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.508    14.849    U_Fnd_Cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X60Y18         FDCE                                         r  U_Fnd_Cotrol/U_clock_devider/count_reg[30]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X60Y18         FDCE (Setup_fdce_C_D)        0.081    15.169    U_Fnd_Cotrol/U_clock_devider/count_reg[30]
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                          -8.963    
  -------------------------------------------------------------------
                         slack                                  6.206    

Slack (MET) :             6.215ns  (required time - arrival time)
  Source:                 U_Fnd_Cotrol/U_clock_devider/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Fnd_Cotrol/U_clock_devider/o_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.837ns  (logic 0.918ns (23.922%)  route 2.919ns (76.078%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.632     5.153    U_Fnd_Cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X60Y13         FDCE                                         r  U_Fnd_Cotrol/U_clock_devider/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y13         FDCE (Prop_fdce_C_Q)         0.518     5.671 f  U_Fnd_Cotrol/U_clock_devider/count_reg[7]/Q
                         net (fo=2, routed)           0.816     6.487    U_Fnd_Cotrol/U_clock_devider/count_reg_n_0_[7]
    SLICE_X62Y13         LUT4 (Prop_lut4_I2_O)        0.124     6.611 f  U_Fnd_Cotrol/U_clock_devider/count[31]_i_8__0/O
                         net (fo=1, routed)           0.299     6.910    U_Fnd_Cotrol/U_clock_devider/count[31]_i_8__0_n_0
    SLICE_X62Y12         LUT5 (Prop_lut5_I4_O)        0.124     7.034 f  U_Fnd_Cotrol/U_clock_devider/count[31]_i_3__0/O
                         net (fo=32, routed)          1.805     8.839    U_Fnd_Cotrol/U_clock_devider/count[31]_i_3__0_n_0
    SLICE_X60Y18         LUT4 (Prop_lut4_I1_O)        0.152     8.991 r  U_Fnd_Cotrol/U_clock_devider/o_clk_i_1__0/O
                         net (fo=1, routed)           0.000     8.991    U_Fnd_Cotrol/U_clock_devider/o_clk
    SLICE_X60Y18         FDCE                                         r  U_Fnd_Cotrol/U_clock_devider/o_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.508    14.849    U_Fnd_Cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X60Y18         FDCE                                         r  U_Fnd_Cotrol/U_clock_devider/o_clk_reg/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X60Y18         FDCE (Setup_fdce_C_D)        0.118    15.206    U_Fnd_Cotrol/U_clock_devider/o_clk_reg
  -------------------------------------------------------------------
                         required time                         15.206    
                         arrival time                          -8.991    
  -------------------------------------------------------------------
                         slack                                  6.215    

Slack (MET) :             6.233ns  (required time - arrival time)
  Source:                 U_clock_devider/count_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_devider/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.741ns  (logic 0.890ns (23.793%)  route 2.851ns (76.207%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.630     5.151    U_clock_devider/o_clk_reg_0
    SLICE_X60Y15         FDCE                                         r  U_clock_devider/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y15         FDCE (Prop_fdce_C_Q)         0.518     5.669 r  U_clock_devider/count_reg[28]/Q
                         net (fo=2, routed)           0.815     6.484    U_clock_devider/count[28]
    SLICE_X58Y16         LUT4 (Prop_lut4_I1_O)        0.124     6.608 r  U_clock_devider/count[31]_i_9/O
                         net (fo=1, routed)           0.416     7.024    U_clock_devider/count[31]_i_9_n_0
    SLICE_X58Y15         LUT5 (Prop_lut5_I4_O)        0.124     7.148 r  U_clock_devider/count[31]_i_4/O
                         net (fo=32, routed)          1.620     8.768    U_clock_devider/count[31]_i_4_n_0
    SLICE_X58Y10         LUT5 (Prop_lut5_I2_O)        0.124     8.892 r  U_clock_devider/count[5]_i_1__0/O
                         net (fo=1, routed)           0.000     8.892    U_clock_devider/count_0[5]
    SLICE_X58Y10         FDCE                                         r  U_clock_devider/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.516    14.857    U_clock_devider/o_clk_reg_0
    SLICE_X58Y10         FDCE                                         r  U_clock_devider/count_reg[5]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X58Y10         FDCE (Setup_fdce_C_D)        0.029    15.125    U_clock_devider/count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                          -8.892    
  -------------------------------------------------------------------
                         slack                                  6.233    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 U_Control_Unit/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Control_Unit/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.562     1.445    U_Control_Unit/CLK
    SLICE_X56Y17         FDPE                                         r  U_Control_Unit/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         FDPE (Prop_fdpe_C_Q)         0.164     1.609 r  U_Control_Unit/FSM_onehot_state_reg[0]/Q
                         net (fo=7, routed)           0.186     1.795    U_Control_Unit/state[0]
    SLICE_X56Y17         LUT5 (Prop_lut5_I1_O)        0.043     1.838 r  U_Control_Unit/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.838    U_Control_Unit/next__0[0]
    SLICE_X56Y17         FDPE                                         r  U_Control_Unit/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.829     1.956    U_Control_Unit/CLK
    SLICE_X56Y17         FDPE                                         r  U_Control_Unit/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.511     1.445    
    SLICE_X56Y17         FDPE (Hold_fdpe_C_D)         0.133     1.578    U_Control_Unit/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 U_Control_Unit/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Control_Unit/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.562     1.445    U_Control_Unit/CLK
    SLICE_X56Y17         FDPE                                         r  U_Control_Unit/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         FDPE (Prop_fdpe_C_Q)         0.164     1.609 r  U_Control_Unit/FSM_onehot_state_reg[0]/Q
                         net (fo=7, routed)           0.186     1.795    U_Control_Unit/state[0]
    SLICE_X56Y17         LUT3 (Prop_lut3_I2_O)        0.043     1.838 r  U_Control_Unit/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.838    U_Control_Unit/next__0[1]
    SLICE_X56Y17         FDCE                                         r  U_Control_Unit/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.829     1.956    U_Control_Unit/CLK
    SLICE_X56Y17         FDCE                                         r  U_Control_Unit/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.511     1.445    
    SLICE_X56Y17         FDCE (Hold_fdce_C_D)         0.133     1.578    U_Control_Unit/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U_clock_devider/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_devider/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.593     1.476    U_clock_devider/o_clk_reg_0
    SLICE_X60Y9          FDCE                                         r  U_clock_devider/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          FDCE (Prop_fdce_C_Q)         0.164     1.640 f  U_clock_devider/count_reg[0]/Q
                         net (fo=3, routed)           0.175     1.815    U_clock_devider/count[0]
    SLICE_X60Y9          LUT1 (Prop_lut1_I0_O)        0.045     1.860 r  U_clock_devider/count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.860    U_clock_devider/count_0[0]
    SLICE_X60Y9          FDCE                                         r  U_clock_devider/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.863     1.990    U_clock_devider/o_clk_reg_0
    SLICE_X60Y9          FDCE                                         r  U_clock_devider/count_reg[0]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X60Y9          FDCE (Hold_fdce_C_D)         0.120     1.596    U_clock_devider/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 U_Fnd_Cotrol/U_clock_devider/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Fnd_Cotrol/U_clock_devider/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.891%)  route 0.248ns (57.109%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.592     1.475    U_Fnd_Cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X62Y12         FDCE                                         r  U_Fnd_Cotrol/U_clock_devider/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDCE (Prop_fdce_C_Q)         0.141     1.616 f  U_Fnd_Cotrol/U_clock_devider/count_reg[0]/Q
                         net (fo=3, routed)           0.248     1.864    U_Fnd_Cotrol/U_clock_devider/count_reg_n_0_[0]
    SLICE_X62Y12         LUT1 (Prop_lut1_I0_O)        0.045     1.909 r  U_Fnd_Cotrol/U_clock_devider/count[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.909    U_Fnd_Cotrol/U_clock_devider/count[0]
    SLICE_X62Y12         FDCE                                         r  U_Fnd_Cotrol/U_clock_devider/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.862     1.989    U_Fnd_Cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X62Y12         FDCE                                         r  U_Fnd_Cotrol/U_clock_devider/count_reg[0]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X62Y12         FDCE (Hold_fdce_C_D)         0.092     1.567    U_Fnd_Cotrol/U_clock_devider/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 U_clock_devider/count_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_devider/count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.231ns (45.510%)  route 0.277ns (54.490%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.590     1.473    U_clock_devider/o_clk_reg_0
    SLICE_X58Y15         FDCE                                         r  U_clock_devider/count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  U_clock_devider/count_reg[25]/Q
                         net (fo=2, routed)           0.135     1.749    U_clock_devider/count[25]
    SLICE_X58Y15         LUT5 (Prop_lut5_I3_O)        0.045     1.794 r  U_clock_devider/count[31]_i_4/O
                         net (fo=32, routed)          0.142     1.936    U_clock_devider/count[31]_i_4_n_0
    SLICE_X60Y15         LUT5 (Prop_lut5_I2_O)        0.045     1.981 r  U_clock_devider/count[28]_i_1/O
                         net (fo=1, routed)           0.000     1.981    U_clock_devider/count_0[28]
    SLICE_X60Y15         FDCE                                         r  U_clock_devider/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.858     1.985    U_clock_devider/o_clk_reg_0
    SLICE_X60Y15         FDCE                                         r  U_clock_devider/count_reg[28]/C
                         clock pessimism             -0.498     1.487    
    SLICE_X60Y15         FDCE (Hold_fdce_C_D)         0.121     1.608    U_clock_devider/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 U_Fnd_Cotrol/U_clock_devider/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Fnd_Cotrol/U_clock_devider/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.254ns (50.018%)  route 0.254ns (49.982%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.591     1.474    U_Fnd_Cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X60Y12         FDCE                                         r  U_Fnd_Cotrol/U_clock_devider/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y12         FDCE (Prop_fdce_C_Q)         0.164     1.638 f  U_Fnd_Cotrol/U_clock_devider/count_reg[3]/Q
                         net (fo=2, routed)           0.170     1.809    U_Fnd_Cotrol/U_clock_devider/count_reg_n_0_[3]
    SLICE_X62Y12         LUT5 (Prop_lut5_I1_O)        0.045     1.854 r  U_Fnd_Cotrol/U_clock_devider/count[31]_i_3__0/O
                         net (fo=32, routed)          0.083     1.937    U_Fnd_Cotrol/U_clock_devider/count[31]_i_3__0_n_0
    SLICE_X62Y12         LUT5 (Prop_lut5_I1_O)        0.045     1.982 r  U_Fnd_Cotrol/U_clock_devider/count[4]_i_1__1/O
                         net (fo=1, routed)           0.000     1.982    U_Fnd_Cotrol/U_clock_devider/count[4]
    SLICE_X62Y12         FDCE                                         r  U_Fnd_Cotrol/U_clock_devider/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.862     1.989    U_Fnd_Cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X62Y12         FDCE                                         r  U_Fnd_Cotrol/U_clock_devider/count_reg[4]/C
                         clock pessimism             -0.478     1.511    
    SLICE_X62Y12         FDCE (Hold_fdce_C_D)         0.091     1.602    U_Fnd_Cotrol/U_clock_devider/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 U_clock_devider/count_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_devider/count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.231ns (46.175%)  route 0.269ns (53.825%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.590     1.473    U_clock_devider/o_clk_reg_0
    SLICE_X58Y15         FDCE                                         r  U_clock_devider/count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  U_clock_devider/count_reg[25]/Q
                         net (fo=2, routed)           0.135     1.749    U_clock_devider/count[25]
    SLICE_X58Y15         LUT5 (Prop_lut5_I3_O)        0.045     1.794 r  U_clock_devider/count[31]_i_4/O
                         net (fo=32, routed)          0.134     1.928    U_clock_devider/count[31]_i_4_n_0
    SLICE_X58Y15         LUT5 (Prop_lut5_I2_O)        0.045     1.973 r  U_clock_devider/count[27]_i_1/O
                         net (fo=1, routed)           0.000     1.973    U_clock_devider/count_0[27]
    SLICE_X58Y15         FDCE                                         r  U_clock_devider/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.858     1.985    U_clock_devider/o_clk_reg_0
    SLICE_X58Y15         FDCE                                         r  U_clock_devider/count_reg[27]/C
                         clock pessimism             -0.512     1.473    
    SLICE_X58Y15         FDCE (Hold_fdce_C_D)         0.092     1.565    U_clock_devider/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 U_Fnd_Cotrol/U_clock_devider/count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Fnd_Cotrol/U_clock_devider/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.254ns (47.284%)  route 0.283ns (52.716%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.589     1.472    U_Fnd_Cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X60Y16         FDCE                                         r  U_Fnd_Cotrol/U_clock_devider/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y16         FDCE (Prop_fdce_C_Q)         0.164     1.636 r  U_Fnd_Cotrol/U_clock_devider/count_reg[17]/Q
                         net (fo=2, routed)           0.124     1.760    U_Fnd_Cotrol/U_clock_devider/count_reg_n_0_[17]
    SLICE_X60Y16         LUT5 (Prop_lut5_I3_O)        0.045     1.805 r  U_Fnd_Cotrol/U_clock_devider/count[31]_i_5__0/O
                         net (fo=32, routed)          0.159     1.964    U_Fnd_Cotrol/U_clock_devider/count[31]_i_5__0_n_0
    SLICE_X60Y16         LUT5 (Prop_lut5_I3_O)        0.045     2.009 r  U_Fnd_Cotrol/U_clock_devider/count[19]_i_1__0/O
                         net (fo=1, routed)           0.000     2.009    U_Fnd_Cotrol/U_clock_devider/count[19]
    SLICE_X60Y16         FDCE                                         r  U_Fnd_Cotrol/U_clock_devider/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.857     1.984    U_Fnd_Cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X60Y16         FDCE                                         r  U_Fnd_Cotrol/U_clock_devider/count_reg[19]/C
                         clock pessimism             -0.512     1.472    
    SLICE_X60Y16         FDCE (Hold_fdce_C_D)         0.121     1.593    U_Fnd_Cotrol/U_clock_devider/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 U_clock_devider/count_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_devider/count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.231ns (43.490%)  route 0.300ns (56.510%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.590     1.473    U_clock_devider/o_clk_reg_0
    SLICE_X58Y15         FDCE                                         r  U_clock_devider/count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  U_clock_devider/count_reg[25]/Q
                         net (fo=2, routed)           0.135     1.749    U_clock_devider/count[25]
    SLICE_X58Y15         LUT5 (Prop_lut5_I3_O)        0.045     1.794 r  U_clock_devider/count[31]_i_4/O
                         net (fo=32, routed)          0.165     1.959    U_clock_devider/count[31]_i_4_n_0
    SLICE_X58Y16         LUT5 (Prop_lut5_I2_O)        0.045     2.004 r  U_clock_devider/count[29]_i_1/O
                         net (fo=1, routed)           0.000     2.004    U_clock_devider/count_0[29]
    SLICE_X58Y16         FDCE                                         r  U_clock_devider/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.857     1.984    U_clock_devider/o_clk_reg_0
    SLICE_X58Y16         FDCE                                         r  U_clock_devider/count_reg[29]/C
                         clock pessimism             -0.498     1.486    
    SLICE_X58Y16         FDCE (Hold_fdce_C_D)         0.091     1.577    U_clock_devider/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 U_clock_devider/count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_devider/count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.231ns (39.896%)  route 0.348ns (60.104%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.590     1.473    U_clock_devider/o_clk_reg_0
    SLICE_X58Y13         FDCE                                         r  U_clock_devider/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y13         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  U_clock_devider/count_reg[17]/Q
                         net (fo=2, routed)           0.135     1.749    U_clock_devider/count[17]
    SLICE_X58Y13         LUT5 (Prop_lut5_I3_O)        0.045     1.794 r  U_clock_devider/count[31]_i_5/O
                         net (fo=32, routed)          0.213     2.007    U_clock_devider/count[31]_i_5_n_0
    SLICE_X60Y12         LUT5 (Prop_lut5_I3_O)        0.045     2.052 r  U_clock_devider/count[13]_i_1__0/O
                         net (fo=1, routed)           0.000     2.052    U_clock_devider/count_0[13]
    SLICE_X60Y12         FDCE                                         r  U_clock_devider/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.860     1.987    U_clock_devider/o_clk_reg_0
    SLICE_X60Y12         FDCE                                         r  U_clock_devider/count_reg[13]/C
                         clock pessimism             -0.498     1.489    
    SLICE_X60Y12         FDCE (Hold_fdce_C_D)         0.121     1.610    U_clock_devider/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.442    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X56Y17   U_Control_Unit/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y17   U_Control_Unit/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y17   U_Control_Unit/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y14   U_Fnd_Cotrol/U_clock_devider/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y14   U_Fnd_Cotrol/U_clock_devider/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y15   U_Fnd_Cotrol/U_clock_devider/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y15   U_Fnd_Cotrol/U_clock_devider/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y15   U_Fnd_Cotrol/U_clock_devider/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y15   U_Fnd_Cotrol/U_clock_devider/count_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y14   U_Fnd_Cotrol/U_clock_devider/count_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y14   U_Fnd_Cotrol/U_clock_devider/count_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y15   U_Fnd_Cotrol/U_clock_devider/count_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y15   U_Fnd_Cotrol/U_clock_devider/count_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y15   U_Fnd_Cotrol/U_clock_devider/count_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y15   U_Fnd_Cotrol/U_clock_devider/count_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y16   U_Fnd_Cotrol/U_clock_devider/count_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y16   U_Fnd_Cotrol/U_clock_devider/count_reg[18]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y16   U_Fnd_Cotrol/U_clock_devider/count_reg[19]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y12   U_Fnd_Cotrol/U_clock_devider/count_reg[1]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X56Y17   U_Control_Unit/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y17   U_Control_Unit/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y17   U_Control_Unit/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y15   U_Fnd_Cotrol/U_clock_devider/count_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y15   U_Fnd_Cotrol/U_clock_devider/count_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y15   U_Fnd_Cotrol/U_clock_devider/count_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y15   U_Fnd_Cotrol/U_clock_devider/count_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y15   U_Fnd_Cotrol/U_clock_devider/count_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y15   U_Fnd_Cotrol/U_clock_devider/count_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y15   U_Fnd_Cotrol/U_clock_devider/count_reg[16]/C



