
*** Running vivado
    with args -log SYSTEM_TOP.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source SYSTEM_TOP.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source SYSTEM_TOP.tcl -notrace
Command: open_checkpoint C:/Ain_shams/GP/Synthesis/project_2/project_2.runs/impl_1/SYSTEM_TOP.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 241.398 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 67 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xcku115-flvb2104-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 24 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 3 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 5 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 16 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:27 . Memory (MB): peak = 1207.590 ; gain = 975.500
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku115'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku115'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1229.289 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 14f567f20

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1310.863 ; gain = 81.574

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 48 inverter(s) to 1212 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 6694f663

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.732 . Memory (MB): peak = 1310.863 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: d559262b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.839 . Memory (MB): peak = 1310.863 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 06a2b43f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.978 . Memory (MB): peak = 1310.863 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG RCC_instance/GATE/GATED_CLK_BUFG_inst to drive 386 load(s) on clock net PCLKG
INFO: [Opt 31-194] Inserted BUFG RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst to drive 306 load(s) on clock net PCLK
INFO: [Opt 31-194] Inserted BUFG RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst to drive 95 load(s) on clock net TIMCLK
INFO: [Opt 31-194] Inserted BUFG RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst to drive 44 load(s) on clock net WDOGCLK
INFO: [Opt 31-193] Inserted 4 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: d47887ee

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1310.863 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 4 cells of which 4 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: e286b01b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1310.863 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: e286b01b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1310.863 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1310.863 ; gain = 0.000
Ending Logic Optimization Task | Checksum: e286b01b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1310.863 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.362 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 64 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 128
Ending PowerOpt Patch Enables Task | Checksum: e286b01b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.259 . Memory (MB): peak = 2894.336 ; gain = 0.000
Ending Power Optimization Task | Checksum: e286b01b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:34 . Memory (MB): peak = 2894.336 ; gain = 1583.473

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: e286b01b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2894.336 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:47 . Memory (MB): peak = 2894.336 ; gain = 1686.746
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'C:/Ain_shams/GP/Synthesis/project_2/project_2.runs/impl_1/SYSTEM_TOP_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file SYSTEM_TOP_drc_opted.rpt -pb SYSTEM_TOP_drc_opted.pb -rpx SYSTEM_TOP_drc_opted.rpx
Command: report_drc -file SYSTEM_TOP_drc_opted.rpt -pb SYSTEM_TOP_drc_opted.pb -rpx SYSTEM_TOP_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Ain_shams/GP/Synthesis/project_2/project_2.runs/impl_1/SYSTEM_TOP_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2934.461 ; gain = 40.125
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku115'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku115'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2965.941 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e08387cf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2965.941 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2965.941 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10ecd73ea

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2965.941 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1ecd78d1a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2965.941 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1ecd78d1a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2965.941 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1ecd78d1a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2965.941 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1820df704

Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2965.941 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_1_i_1_n_0 could not be optimized because driver Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_1_i_1 could not be replicated
INFO: [Physopt 32-117] Net Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_4_i_2_n_0 could not be optimized because driver Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_4_i_2 could not be replicated
INFO: [Physopt 32-117] Net DATA_SRAM_TOP_instance/U0_cmsdk_fpga_dsram/BRAM0_reg_bram_4_i_2_n_0 could not be optimized because driver DATA_SRAM_TOP_instance/U0_cmsdk_fpga_dsram/BRAM0_reg_bram_4_i_2 could not be replicated
INFO: [Physopt 32-117] Net Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_2_i_2_n_0 could not be optimized because driver Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_2_i_2 could not be replicated
INFO: [Physopt 32-117] Net DATA_SRAM_TOP_instance/U0_cmsdk_fpga_dsram/BRAM0_reg_bram_1_i_1_n_0 could not be optimized because driver DATA_SRAM_TOP_instance/U0_cmsdk_fpga_dsram/BRAM0_reg_bram_1_i_1 could not be replicated
INFO: [Physopt 32-117] Net Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_3_i_1_n_0 could not be optimized because driver Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_3_i_1 could not be replicated
INFO: [Physopt 32-117] Net DATA_SRAM_TOP_instance/U0_cmsdk_fpga_dsram/BRAM0_reg_bram_3_i_2_n_0 could not be optimized because driver DATA_SRAM_TOP_instance/U0_cmsdk_fpga_dsram/BRAM0_reg_bram_3_i_2 could not be replicated
INFO: [Physopt 32-117] Net Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_3_i_2_n_0 could not be optimized because driver Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_3_i_2 could not be replicated
INFO: [Physopt 32-117] Net Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_2_i_1_n_0 could not be optimized because driver Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_2_i_1 could not be replicated
INFO: [Physopt 32-117] Net DATA_SRAM_TOP_instance/U0_cmsdk_fpga_dsram/BRAM0_reg_bram_2_i_2_n_0 could not be optimized because driver DATA_SRAM_TOP_instance/U0_cmsdk_fpga_dsram/BRAM0_reg_bram_2_i_2 could not be replicated
INFO: [Physopt 32-117] Net Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_4_i_1_n_0 could not be optimized because driver Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_4_i_1 could not be replicated
INFO: [Physopt 32-117] Net DATA_SRAM_TOP_instance/U0_cmsdk_fpga_dsram/BRAM0_reg_bram_3_i_1_n_0 could not be optimized because driver DATA_SRAM_TOP_instance/U0_cmsdk_fpga_dsram/BRAM0_reg_bram_3_i_1 could not be replicated
INFO: [Physopt 32-117] Net DATA_SRAM_TOP_instance/U0_cmsdk_fpga_dsram/BRAM0_reg_bram_4_i_1_n_0 could not be optimized because driver DATA_SRAM_TOP_instance/U0_cmsdk_fpga_dsram/BRAM0_reg_bram_4_i_1 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2965.941 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout             |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell      |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 865639d6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 2965.941 ; gain = 0.000
Phase 2 Global Placement | Checksum: 18ec57407

Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 2965.941 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18ec57407

Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 2965.941 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 104703a3f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 2965.941 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: c3f49683

Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 2965.941 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: c3f49683

Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 2965.941 ; gain = 0.000

Phase 3.5 IO Cut Optimizer
Phase 3.5 IO Cut Optimizer | Checksum: f46d0a45

Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 2965.941 ; gain = 0.000

Phase 3.6 Timing Path Optimizer
Phase 3.6 Timing Path Optimizer | Checksum: f46d0a45

Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 2965.941 ; gain = 0.000

Phase 3.7 Fast Optimization
Phase 3.7 Fast Optimization | Checksum: 1613d4c23

Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 2965.941 ; gain = 0.000

Phase 3.8 Small Shape Clustering
Phase 3.8 Small Shape Clustering | Checksum: a8e31dfd

Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 2965.941 ; gain = 0.000

Phase 3.9 DP Optimization
Phase 3.9 DP Optimization | Checksum: 16374cee1

Time (s): cpu = 00:00:19 ; elapsed = 00:00:40 . Memory (MB): peak = 2965.941 ; gain = 0.000

Phase 3.10 Flow Legalize Slice Clusters
Phase 3.10 Flow Legalize Slice Clusters | Checksum: 9495d7ff

Time (s): cpu = 00:00:19 ; elapsed = 00:00:40 . Memory (MB): peak = 2965.941 ; gain = 0.000

Phase 3.11 Slice Area Swap
Phase 3.11 Slice Area Swap | Checksum: 132c3dbf7

Time (s): cpu = 00:00:19 ; elapsed = 00:00:41 . Memory (MB): peak = 2965.941 ; gain = 0.000

Phase 3.12 Commit Slice Clusters
Phase 3.12 Commit Slice Clusters | Checksum: 1388bc102

Time (s): cpu = 00:00:20 ; elapsed = 00:00:42 . Memory (MB): peak = 2965.941 ; gain = 0.000

Phase 3.13 Re-assign LUT pins
Phase 3.13 Re-assign LUT pins | Checksum: 197b52cfa

Time (s): cpu = 00:00:20 ; elapsed = 00:00:42 . Memory (MB): peak = 2965.941 ; gain = 0.000

Phase 3.14 Pipeline Register Optimization
Phase 3.14 Pipeline Register Optimization | Checksum: 197b52cfa

Time (s): cpu = 00:00:20 ; elapsed = 00:00:42 . Memory (MB): peak = 2965.941 ; gain = 0.000

Phase 3.15 Fast Optimization
Phase 3.15 Fast Optimization | Checksum: 197b52cfa

Time (s): cpu = 00:00:20 ; elapsed = 00:00:43 . Memory (MB): peak = 2965.941 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 197b52cfa

Time (s): cpu = 00:00:20 ; elapsed = 00:00:43 . Memory (MB): peak = 2965.941 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: e216795b

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: e216795b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:46 . Memory (MB): peak = 2965.941 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.542. For the most accurate timing information please run report_timing.

Phase 4.1.1.2 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=0.542. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Replication | Checksum: e4c09e40

Time (s): cpu = 00:00:28 ; elapsed = 00:00:57 . Memory (MB): peak = 2965.941 ; gain = 0.000
Phase 4.1.1 Post Placement Optimization | Checksum: e4c09e40

Time (s): cpu = 00:00:28 ; elapsed = 00:00:57 . Memory (MB): peak = 2965.941 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: e4c09e40

Time (s): cpu = 00:00:28 ; elapsed = 00:00:57 . Memory (MB): peak = 2965.941 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: e4c09e40

Time (s): cpu = 00:00:28 ; elapsed = 00:00:57 . Memory (MB): peak = 2965.941 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 185a5ceca

Time (s): cpu = 00:00:28 ; elapsed = 00:00:58 . Memory (MB): peak = 2965.941 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1d68453ea

Time (s): cpu = 00:00:28 ; elapsed = 00:00:58 . Memory (MB): peak = 2965.941 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d68453ea

Time (s): cpu = 00:00:28 ; elapsed = 00:00:58 . Memory (MB): peak = 2965.941 ; gain = 0.000
Ending Placer Task | Checksum: 1709e8f84

Time (s): cpu = 00:00:28 ; elapsed = 00:00:58 . Memory (MB): peak = 2965.941 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:31 ; elapsed = 00:01:07 . Memory (MB): peak = 2965.941 ; gain = 31.480
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.421 . Memory (MB): peak = 2965.941 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Ain_shams/GP/Synthesis/project_2/project_2.runs/impl_1/SYSTEM_TOP_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file SYSTEM_TOP_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.152 . Memory (MB): peak = 2965.941 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file SYSTEM_TOP_utilization_placed.rpt -pb SYSTEM_TOP_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.852 . Memory (MB): peak = 2965.941 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file SYSTEM_TOP_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2965.941 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku115'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku115'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 51d757e3 ConstDB: 0 ShapeSum: 7de20717 RouteDB: a0e5308a

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: bdf9ddac

Time (s): cpu = 00:00:15 ; elapsed = 00:00:42 . Memory (MB): peak = 3084.625 ; gain = 0.000
Post Restoration Checksum: NetGraph: c12a4cdf NumContArr: c3931d97 Constraints: f9337750 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 27df0e1c6

Time (s): cpu = 00:00:15 ; elapsed = 00:00:42 . Memory (MB): peak = 3084.625 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 27df0e1c6

Time (s): cpu = 00:00:15 ; elapsed = 00:00:42 . Memory (MB): peak = 3084.625 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 27df0e1c6

Time (s): cpu = 00:00:15 ; elapsed = 00:00:42 . Memory (MB): peak = 3084.625 ; gain = 0.000

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 1835675b3

Time (s): cpu = 00:00:16 ; elapsed = 00:00:46 . Memory (MB): peak = 3084.625 ; gain = 0.000

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 267b5339c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:48 . Memory (MB): peak = 3084.625 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.575  | TNS=0.000  | WHS=0.047  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 222932793

Time (s): cpu = 00:00:17 ; elapsed = 00:00:50 . Memory (MB): peak = 3084.625 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 13bf4b637

Time (s): cpu = 00:00:21 ; elapsed = 00:00:58 . Memory (MB): peak = 3084.625 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2618
 Number of Nodes with overlaps = 426
 Number of Nodes with overlaps = 116
 Number of Nodes with overlaps = 50
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.545  | TNS=0.000  | WHS=0.047  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 181dcf931

Time (s): cpu = 00:00:26 ; elapsed = 00:01:08 . Memory (MB): peak = 3084.625 ; gain = 0.000

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 1616eae1f

Time (s): cpu = 00:00:26 ; elapsed = 00:01:08 . Memory (MB): peak = 3084.625 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 1616eae1f

Time (s): cpu = 00:00:26 ; elapsed = 00:01:08 . Memory (MB): peak = 3084.625 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1616eae1f

Time (s): cpu = 00:00:26 ; elapsed = 00:01:08 . Memory (MB): peak = 3084.625 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1616eae1f

Time (s): cpu = 00:00:26 ; elapsed = 00:01:08 . Memory (MB): peak = 3084.625 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 1616eae1f

Time (s): cpu = 00:00:26 ; elapsed = 00:01:08 . Memory (MB): peak = 3084.625 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1bef83671

Time (s): cpu = 00:00:26 ; elapsed = 00:01:09 . Memory (MB): peak = 3084.625 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.545  | TNS=0.000  | WHS=0.047  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1bef83671

Time (s): cpu = 00:00:26 ; elapsed = 00:01:09 . Memory (MB): peak = 3084.625 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 1bef83671

Time (s): cpu = 00:00:26 ; elapsed = 00:01:09 . Memory (MB): peak = 3084.625 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.199831 %
  Global Horizontal Routing Utilization  = 0.143248 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 16757da64

Time (s): cpu = 00:00:27 ; elapsed = 00:01:10 . Memory (MB): peak = 3084.625 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 16757da64

Time (s): cpu = 00:00:27 ; elapsed = 00:01:10 . Memory (MB): peak = 3084.625 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 16757da64

Time (s): cpu = 00:00:27 ; elapsed = 00:01:11 . Memory (MB): peak = 3084.625 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.545  | TNS=0.000  | WHS=0.047  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 16757da64

Time (s): cpu = 00:00:27 ; elapsed = 00:01:11 . Memory (MB): peak = 3084.625 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:27 ; elapsed = 00:01:11 . Memory (MB): peak = 3084.625 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
99 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:31 ; elapsed = 00:01:19 . Memory (MB): peak = 3084.625 ; gain = 118.684
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.514 . Memory (MB): peak = 3084.625 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Ain_shams/GP/Synthesis/project_2/project_2.runs/impl_1/SYSTEM_TOP_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file SYSTEM_TOP_drc_routed.rpt -pb SYSTEM_TOP_drc_routed.pb -rpx SYSTEM_TOP_drc_routed.rpx
Command: report_drc -file SYSTEM_TOP_drc_routed.rpt -pb SYSTEM_TOP_drc_routed.pb -rpx SYSTEM_TOP_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Ain_shams/GP/Synthesis/project_2/project_2.runs/impl_1/SYSTEM_TOP_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file SYSTEM_TOP_methodology_drc_routed.rpt -pb SYSTEM_TOP_methodology_drc_routed.pb -rpx SYSTEM_TOP_methodology_drc_routed.rpx
Command: report_methodology -file SYSTEM_TOP_methodology_drc_routed.rpt -pb SYSTEM_TOP_methodology_drc_routed.pb -rpx SYSTEM_TOP_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Ain_shams/GP/Synthesis/project_2/project_2.runs/impl_1/SYSTEM_TOP_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file SYSTEM_TOP_power_routed.rpt -pb SYSTEM_TOP_power_summary_routed.pb -rpx SYSTEM_TOP_power_routed.rpx
Command: report_power -file SYSTEM_TOP_power_routed.rpt -pb SYSTEM_TOP_power_summary_routed.pb -rpx SYSTEM_TOP_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
111 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3540.793 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file SYSTEM_TOP_route_status.rpt -pb SYSTEM_TOP_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file SYSTEM_TOP_timing_summary_routed.rpt -pb SYSTEM_TOP_timing_summary_routed.pb -rpx SYSTEM_TOP_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file SYSTEM_TOP_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file SYSTEM_TOP_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 3540.793 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file SYSTEM_TOP_bus_skew_routed.rpt -pb SYSTEM_TOP_bus_skew_routed.pb -rpx SYSTEM_TOP_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Mar  5 17:20:43 2024...
