{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1548190121188 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1548190121196 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 22 13:48:41 2019 " "Processing started: Tue Jan 22 13:48:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1548190121196 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548190121196 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab_8-2_part2 -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab_8-2_part2 -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548190121196 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1548190122476 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1548190122476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-top_arch " "Found design unit 1: top-top_arch" {  } { { "top.vhd" "" { Text "E:/EELE 367/Lab8-2part_dos/top.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548190132717 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "E:/EELE 367/Lab8-2part_dos/top.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548190132717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548190132717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binary.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binary-binary_arch " "Found design unit 1: binary-binary_arch" {  } { { "binary.vhd" "" { Text "E:/EELE 367/Lab8-2part_dos/binary.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548190132778 ""} { "Info" "ISGN_ENTITY_NAME" "1 binary " "Found entity 1: binary" {  } { { "binary.vhd" "" { Text "E:/EELE 367/Lab8-2part_dos/binary.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548190132778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548190132778 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1548190132960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary binary:C0 " "Elaborating entity \"binary\" for hierarchy \"binary:C0\"" {  } { { "top.vhd" "C0" { Text "E:/EELE 367/Lab8-2part_dos/top.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548190133091 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "HEX_OUT\[0\] binary.vhd(16) " "Can't infer register for \"HEX_OUT\[0\]\" at binary.vhd(16) because it does not hold its value outside the clock edge" {  } { { "binary.vhd" "" { Text "E:/EELE 367/Lab8-2part_dos/binary.vhd" 16 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1548190133094 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX_OUT\[0\] binary.vhd(14) " "Inferred latch for \"HEX_OUT\[0\]\" at binary.vhd(14)" {  } { { "binary.vhd" "" { Text "E:/EELE 367/Lab8-2part_dos/binary.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548190133098 "|top|binary:C0"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "HEX_OUT\[1\] binary.vhd(16) " "Can't infer register for \"HEX_OUT\[1\]\" at binary.vhd(16) because it does not hold its value outside the clock edge" {  } { { "binary.vhd" "" { Text "E:/EELE 367/Lab8-2part_dos/binary.vhd" 16 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1548190133098 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX_OUT\[1\] binary.vhd(14) " "Inferred latch for \"HEX_OUT\[1\]\" at binary.vhd(14)" {  } { { "binary.vhd" "" { Text "E:/EELE 367/Lab8-2part_dos/binary.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548190133098 "|top|binary:C0"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "HEX_OUT\[2\] binary.vhd(16) " "Can't infer register for \"HEX_OUT\[2\]\" at binary.vhd(16) because it does not hold its value outside the clock edge" {  } { { "binary.vhd" "" { Text "E:/EELE 367/Lab8-2part_dos/binary.vhd" 16 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1548190133098 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX_OUT\[2\] binary.vhd(14) " "Inferred latch for \"HEX_OUT\[2\]\" at binary.vhd(14)" {  } { { "binary.vhd" "" { Text "E:/EELE 367/Lab8-2part_dos/binary.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548190133098 "|top|binary:C0"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "HEX_OUT\[3\] binary.vhd(16) " "Can't infer register for \"HEX_OUT\[3\]\" at binary.vhd(16) because it does not hold its value outside the clock edge" {  } { { "binary.vhd" "" { Text "E:/EELE 367/Lab8-2part_dos/binary.vhd" 16 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1548190133098 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX_OUT\[3\] binary.vhd(14) " "Inferred latch for \"HEX_OUT\[3\]\" at binary.vhd(14)" {  } { { "binary.vhd" "" { Text "E:/EELE 367/Lab8-2part_dos/binary.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548190133098 "|top|binary:C0"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "HEX_OUT\[4\] binary.vhd(16) " "Can't infer register for \"HEX_OUT\[4\]\" at binary.vhd(16) because it does not hold its value outside the clock edge" {  } { { "binary.vhd" "" { Text "E:/EELE 367/Lab8-2part_dos/binary.vhd" 16 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1548190133098 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX_OUT\[4\] binary.vhd(14) " "Inferred latch for \"HEX_OUT\[4\]\" at binary.vhd(14)" {  } { { "binary.vhd" "" { Text "E:/EELE 367/Lab8-2part_dos/binary.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548190133098 "|top|binary:C0"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "HEX_OUT\[5\] binary.vhd(16) " "Can't infer register for \"HEX_OUT\[5\]\" at binary.vhd(16) because it does not hold its value outside the clock edge" {  } { { "binary.vhd" "" { Text "E:/EELE 367/Lab8-2part_dos/binary.vhd" 16 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1548190133098 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX_OUT\[5\] binary.vhd(14) " "Inferred latch for \"HEX_OUT\[5\]\" at binary.vhd(14)" {  } { { "binary.vhd" "" { Text "E:/EELE 367/Lab8-2part_dos/binary.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548190133107 "|top|binary:C0"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "HEX_OUT\[6\] binary.vhd(16) " "Can't infer register for \"HEX_OUT\[6\]\" at binary.vhd(16) because it does not hold its value outside the clock edge" {  } { { "binary.vhd" "" { Text "E:/EELE 367/Lab8-2part_dos/binary.vhd" 16 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1548190133107 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX_OUT\[6\] binary.vhd(14) " "Inferred latch for \"HEX_OUT\[6\]\" at binary.vhd(14)" {  } { { "binary.vhd" "" { Text "E:/EELE 367/Lab8-2part_dos/binary.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548190133107 "|top|binary:C0"}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "binary.vhd(16) " "HDL error at binary.vhd(16): couldn't implement registers for assignments on this clock edge" {  } { { "binary.vhd" "" { Text "E:/EELE 367/Lab8-2part_dos/binary.vhd" 16 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Analysis & Synthesis" 0 -1 1548190133107 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "binary:C0 " "Can't elaborate user hierarchy \"binary:C0\"" {  } { { "top.vhd" "C0" { Text "E:/EELE 367/Lab8-2part_dos/top.vhd" 24 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548190133107 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 9 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4860 " "Peak virtual memory: 4860 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1548190134064 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jan 22 13:48:54 2019 " "Processing ended: Tue Jan 22 13:48:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1548190134064 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1548190134064 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1548190134064 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1548190134064 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 11 s 1  " "Quartus Prime Full Compilation was unsuccessful. 11 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1548190135049 ""}
