INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_add_top -prj add.prj --initfile C:/Xilinx/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s add 
Multi-threading is on. Using 2 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "A:/COMP_ARCH/PYNQ_Projects/HLS_proj/proj_4_simple_add/add_example/solution1/sim/verilog/add.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_add_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "A:/COMP_ARCH/PYNQ_Projects/HLS_proj/proj_4_simple_add/add_example/solution1/sim/verilog/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "A:/COMP_ARCH/PYNQ_Projects/HLS_proj/proj_4_simple_add/add_example/solution1/sim/verilog/add_AXILiteS_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_AXILiteS_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "A:/COMP_ARCH/PYNQ_Projects/HLS_proj/proj_4_simple_add/add_example/solution1/sim/verilog/add_A_BUS_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_A_BUS_m_axi
INFO: [VRFC 10-311] analyzing module add_A_BUS_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module add_A_BUS_m_axi_fifo
INFO: [VRFC 10-311] analyzing module add_A_BUS_m_axi_buffer
INFO: [VRFC 10-311] analyzing module add_A_BUS_m_axi_decoder
INFO: [VRFC 10-311] analyzing module add_A_BUS_m_axi_throttl
INFO: [VRFC 10-311] analyzing module add_A_BUS_m_axi_read
INFO: [VRFC 10-311] analyzing module add_A_BUS_m_axi_write
INFO: [VRFC 10-2458] undeclared symbol data_valid, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/HLS_proj/proj_4_simple_add/add_example/solution1/sim/verilog/add_A_BUS_m_axi.v:2009]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "A:/COMP_ARCH/PYNQ_Projects/HLS_proj/proj_4_simple_add/add_example/solution1/sim/verilog/AESL_axi_master_A_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_A_BUS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "A:/COMP_ARCH/PYNQ_Projects/HLS_proj/proj_4_simple_add/add_example/solution1/sim/verilog/AESL_axi_slave_AXILiteS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_AXILiteS
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.add_AXILiteS_s_axi(C_S_AXI_ADDR_...
Compiling module xil_defaultlib.add_A_BUS_m_axi_throttl_default
Compiling module xil_defaultlib.add_A_BUS_m_axi_fifo(DATA_BITS=6...
Compiling module xil_defaultlib.add_A_BUS_m_axi_buffer(DATA_WIDT...
Compiling module xil_defaultlib.add_A_BUS_m_axi_fifo(DEPTH=5,DEP...
Compiling module xil_defaultlib.add_A_BUS_m_axi_fifo(DATA_BITS=2...
Compiling module xil_defaultlib.add_A_BUS_m_axi_fifo(DATA_BITS=2...
Compiling module xil_defaultlib.add_A_BUS_m_axi_write(NUM_WRITE_...
Compiling module xil_defaultlib.add_A_BUS_m_axi_buffer(DATA_WIDT...
Compiling module xil_defaultlib.add_A_BUS_m_axi_reg_slice(N=34)
Compiling module xil_defaultlib.add_A_BUS_m_axi_read(NUM_READ_OU...
Compiling module xil_defaultlib.add_A_BUS_m_axi(NUM_READ_OUTSTAN...
Compiling module xil_defaultlib.add_default
Compiling module xil_defaultlib.AESL_axi_master_A_BUS
Compiling module xil_defaultlib.AESL_axi_slave_AXILiteS
Compiling module xil_defaultlib.apatb_add_top
Built simulation snapshot add
