$date
	Mon Feb 27 01:11:50 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test_counter_2bit_T_ff $end
$var wire 2 ! count [1:0] $end
$var reg 1 " clk $end
$scope module UUT $end
$var wire 1 # HIGH $end
$var wire 2 $ Qb [1:0] $end
$var wire 1 % clk $end
$var wire 2 & cnt [1:0] $end
$scope module TFF0 $end
$var wire 1 ' Q $end
$var wire 1 ( Qb $end
$var wire 1 # T $end
$var wire 1 % clk $end
$scope module jkff $end
$var wire 1 # J $end
$var wire 1 # K $end
$var wire 1 % clk $end
$var reg 1 ) Q $end
$var reg 1 * Qb $end
$upscope $end
$upscope $end
$scope module TFF1 $end
$var wire 1 + Q $end
$var wire 1 , Qb $end
$var wire 1 - T $end
$var wire 1 % clk $end
$scope module jkff $end
$var wire 1 - J $end
$var wire 1 - K $end
$var wire 1 % clk $end
$var reg 1 . Q $end
$var reg 1 / Qb $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1/
0.
0-
1,
0+
1*
0)
1(
0'
b0 &
0%
b11 $
1#
0"
b0 !
$end
#10000
1-
0*
0(
b10 $
1)
1'
b1 !
b1 &
1"
1%
#20000
0"
0%
#30000
0-
0/
0,
1.
1+
1*
1(
b1 $
0)
0'
b10 !
b10 &
1"
1%
#40000
0"
0%
#50000
1-
0*
0(
b0 $
1)
1'
b11 !
b11 &
1"
1%
#60000
0"
0%
#70000
0-
1/
1,
0.
0+
1*
1(
b11 $
0)
0'
b0 !
b0 &
1"
1%
#80000
0"
0%
#90000
1-
0*
0(
b10 $
1)
1'
b1 !
b1 &
1"
1%
#100000
0"
0%
