

================================================================
== Vitis HLS Report for 'dec_MIMD'
================================================================
* Date:           Thu May  2 22:04:08 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       59|       91|  0.590 us|  0.910 us|   60|   92|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                               |                                    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                    Instance                   |               Module               |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_dec_MIMD_Pipeline_VITIS_LOOP_104_1_fu_136  |dec_MIMD_Pipeline_VITIS_LOOP_104_1  |       58|       58|  0.580 us|  0.580 us|   58|   58|       no|
        |grp_dec_MIMD_Pipeline_VITIS_LOOP_49_1_fu_146   |dec_MIMD_Pipeline_VITIS_LOOP_49_1   |       90|       90|  0.900 us|  0.900 us|   90|   90|       no|
        |grp_dec_MIMD_Pipeline_VITIS_LOOP_37_1_fu_158   |dec_MIMD_Pipeline_VITIS_LOOP_37_1   |       61|       61|  0.610 us|  0.610 us|   61|   61|       no|
        |grp_dec_MIMD_Pipeline_VITIS_LOOP_30_1_fu_180   |dec_MIMD_Pipeline_VITIS_LOOP_30_1   |       61|       61|  0.610 us|  0.610 us|   61|   61|       no|
        |grp_dec_MIMD_Pipeline_VITIS_LOOP_19_1_fu_190   |dec_MIMD_Pipeline_VITIS_LOOP_19_1   |       61|       61|  0.610 us|  0.610 us|   61|   61|       no|
        |grp_dec_MIMD_Pipeline_VITIS_LOOP_9_1_fu_206    |dec_MIMD_Pipeline_VITIS_LOOP_9_1    |       58|       58|  0.580 us|  0.580 us|   58|   58|       no|
        +-----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      4|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       16|    3|    8289|   7401|    -|
|Memory           |        4|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    574|    -|
|Register         |        -|    -|     328|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       20|    3|    8617|   7979|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        7|    1|       8|     14|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+------------------------------------+---------+----+------+------+-----+
    |                    Instance                   |               Module               | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------------------+------------------------------------+---------+----+------+------+-----+
    |control_s_axi_U                                |control_s_axi                       |        0|   0|   354|   616|    0|
    |grp_dec_MIMD_Pipeline_VITIS_LOOP_104_1_fu_136  |dec_MIMD_Pipeline_VITIS_LOOP_104_1  |        0|   0|   117|   168|    0|
    |grp_dec_MIMD_Pipeline_VITIS_LOOP_19_1_fu_190   |dec_MIMD_Pipeline_VITIS_LOOP_19_1   |        0|   0|   289|   282|    0|
    |grp_dec_MIMD_Pipeline_VITIS_LOOP_30_1_fu_180   |dec_MIMD_Pipeline_VITIS_LOOP_30_1   |        0|   0|   193|   189|    0|
    |grp_dec_MIMD_Pipeline_VITIS_LOOP_37_1_fu_158   |dec_MIMD_Pipeline_VITIS_LOOP_37_1   |        0|   0|   385|   371|    0|
    |grp_dec_MIMD_Pipeline_VITIS_LOOP_49_1_fu_146   |dec_MIMD_Pipeline_VITIS_LOOP_49_1   |        0|   3|  3546|  2671|    0|
    |grp_dec_MIMD_Pipeline_VITIS_LOOP_9_1_fu_206    |dec_MIMD_Pipeline_VITIS_LOOP_9_1    |        0|   0|    85|   168|    0|
    |gmem0_m_axi_U                                  |gmem0_m_axi                         |        4|   0|   830|   734|    0|
    |gmem1_m_axi_U                                  |gmem1_m_axi                         |        4|   0|   830|   734|    0|
    |gmem2_m_axi_U                                  |gmem2_m_axi                         |        4|   0|   830|   734|    0|
    |gmem3_m_axi_U                                  |gmem3_m_axi                         |        4|   0|   830|   734|    0|
    +-----------------------------------------------+------------------------------------+---------+----+------+------+-----+
    |Total                                          |                                    |       16|   3|  8289|  7401|    0|
    +-----------------------------------------------+------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |           Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |data_a_U         |data_a_RAM_AUTO_1R1W       |        1|  0|   0|    0|    50|   32|     1|         1600|
    |data_b_U         |data_a_RAM_AUTO_1R1W       |        1|  0|   0|    0|    50|   32|     1|         1600|
    |ALU_operation_U  |data_a_RAM_AUTO_1R1W       |        1|  0|   0|    0|    50|   32|     1|         1600|
    |data_result_U    |data_result_RAM_AUTO_1R1W  |        1|  0|   0|    0|    50|   32|     1|         1600|
    +-----------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                           |        4|  0|   0|    0|   200|  128|     4|         6400|
    +-----------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_condition_1128                |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|   4|           2|           2|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ALU_operation_address0              |  20|          4|    6|         24|
    |ALU_operation_ce0                   |  20|          4|    1|          4|
    |ALU_operation_d0                    |  14|          3|   32|         96|
    |ALU_operation_we0                   |  14|          3|    1|          3|
    |ap_NS_fsm                           |  14|          3|    1|          3|
    |ap_sig_allocacmp_selec_assign_load  |   9|          2|   32|         64|
    |data_a_address0                     |  25|          5|    6|         30|
    |data_a_ce0                          |  25|          5|    1|          5|
    |data_a_d0                           |  20|          4|   32|        128|
    |data_a_we0                          |  20|          4|    1|          4|
    |data_b_address0                     |  25|          5|    6|         30|
    |data_b_ce0                          |  25|          5|    1|          5|
    |data_b_d0                           |  20|          4|   32|        128|
    |data_b_we0                          |  20|          4|    1|          4|
    |data_result_address0                |  14|          3|    6|         18|
    |data_result_ce0                     |  14|          3|    1|          3|
    |data_result_we0                     |   9|          2|    1|          2|
    |gmem0_ARADDR                        |  14|          3|   64|        192|
    |gmem0_ARLEN                         |  14|          3|   32|         96|
    |gmem0_ARVALID                       |  14|          3|    1|          3|
    |gmem0_RREADY                        |  14|          3|    1|          3|
    |gmem1_ARADDR                        |  14|          3|   64|        192|
    |gmem1_ARLEN                         |  14|          3|   32|         96|
    |gmem1_ARVALID                       |  14|          3|    1|          3|
    |gmem1_RREADY                        |  14|          3|    1|          3|
    |gmem2_AWADDR                        |  14|          3|   64|        192|
    |gmem2_AWLEN                         |  14|          3|   32|         96|
    |gmem2_AWVALID                       |  14|          3|    1|          3|
    |gmem2_BREADY                        |  14|          3|    1|          3|
    |gmem2_WDATA                         |  14|          3|   32|         96|
    |gmem2_WSTRB                         |  14|          3|    4|         12|
    |gmem2_WVALID                        |  14|          3|    1|          3|
    |gmem3_ARADDR                        |  14|          3|   64|        192|
    |gmem3_ARLEN                         |  14|          3|   32|         96|
    |gmem3_ARVALID                       |  14|          3|    1|          3|
    |gmem3_RREADY                        |  14|          3|    1|          3|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 574|        120|  590|       1838|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------+----+----+-----+-----------+
    |                            Name                            | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------+----+----+-----+-----------+
    |a_read_reg_244                                              |  64|   0|   64|          0|
    |ap_CS_fsm                                                   |   2|   0|    2|          0|
    |b_read_reg_238                                              |  64|   0|   64|          0|
    |c_read_reg_232                                              |  64|   0|   64|          0|
    |grp_dec_MIMD_Pipeline_VITIS_LOOP_104_1_fu_136_ap_start_reg  |   1|   0|    1|          0|
    |grp_dec_MIMD_Pipeline_VITIS_LOOP_19_1_fu_190_ap_start_reg   |   1|   0|    1|          0|
    |grp_dec_MIMD_Pipeline_VITIS_LOOP_30_1_fu_180_ap_start_reg   |   1|   0|    1|          0|
    |grp_dec_MIMD_Pipeline_VITIS_LOOP_37_1_fu_158_ap_start_reg   |   1|   0|    1|          0|
    |grp_dec_MIMD_Pipeline_VITIS_LOOP_49_1_fu_146_ap_start_reg   |   1|   0|    1|          0|
    |grp_dec_MIMD_Pipeline_VITIS_LOOP_9_1_fu_206_ap_start_reg    |   1|   0|    1|          0|
    |op_read_reg_226                                             |  64|   0|   64|          0|
    |selec_assign_fu_98                                          |  32|   0|   32|          0|
    |selec_assign_load_reg_256                                   |  32|   0|   32|          0|
    +------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                       | 328|   0|  328|          0|
    +------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    7|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    7|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|      dec_MIMD|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|      dec_MIMD|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|      dec_MIMD|  return value|
|m_axi_gmem0_AWVALID    |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWREADY    |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWADDR     |  out|   64|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWID       |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWLEN      |  out|    8|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWSIZE     |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWBURST    |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWLOCK     |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWCACHE    |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWPROT     |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWQOS      |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWREGION   |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWUSER     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WVALID     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WREADY     |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WDATA      |  out|   32|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WSTRB      |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WLAST      |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WID        |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WUSER      |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARVALID    |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARREADY    |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARADDR     |  out|   64|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARID       |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARLEN      |  out|    8|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARSIZE     |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARBURST    |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARLOCK     |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARCACHE    |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARPROT     |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARQOS      |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARREGION   |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARUSER     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RVALID     |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RREADY     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RDATA      |   in|   32|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RLAST      |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RID        |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RUSER      |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RRESP      |   in|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BVALID     |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BREADY     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BRESP      |   in|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BID        |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BUSER      |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem1_AWVALID    |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWREADY    |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWADDR     |  out|   64|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWID       |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWLEN      |  out|    8|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWSIZE     |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWBURST    |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWLOCK     |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWCACHE    |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWPROT     |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWQOS      |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWREGION   |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWUSER     |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WVALID     |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WREADY     |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WDATA      |  out|   32|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WSTRB      |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WLAST      |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WID        |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WUSER      |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARVALID    |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARREADY    |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARADDR     |  out|   64|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARID       |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARLEN      |  out|    8|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARSIZE     |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARBURST    |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARLOCK     |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARCACHE    |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARPROT     |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARQOS      |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARREGION   |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARUSER     |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RVALID     |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RREADY     |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RDATA      |   in|   32|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RLAST      |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RID        |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RUSER      |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RRESP      |   in|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BVALID     |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BREADY     |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BRESP      |   in|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BID        |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BUSER      |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem2_AWVALID    |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWREADY    |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWADDR     |  out|   64|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWID       |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWLEN      |  out|    8|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWSIZE     |  out|    3|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWBURST    |  out|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWLOCK     |  out|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWCACHE    |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWPROT     |  out|    3|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWQOS      |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWREGION   |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWUSER     |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WVALID     |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WREADY     |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WDATA      |  out|   32|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WSTRB      |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WLAST      |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WID        |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WUSER      |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARVALID    |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARREADY    |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARADDR     |  out|   64|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARID       |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARLEN      |  out|    8|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARSIZE     |  out|    3|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARBURST    |  out|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARLOCK     |  out|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARCACHE    |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARPROT     |  out|    3|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARQOS      |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARREGION   |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARUSER     |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RVALID     |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RREADY     |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RDATA      |   in|   32|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RLAST      |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RID        |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RUSER      |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RRESP      |   in|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BVALID     |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BREADY     |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BRESP      |   in|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BID        |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BUSER      |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem3_AWVALID    |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWREADY    |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWADDR     |  out|   64|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWID       |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWLEN      |  out|    8|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWSIZE     |  out|    3|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWBURST    |  out|    2|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWLOCK     |  out|    2|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWCACHE    |  out|    4|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWPROT     |  out|    3|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWQOS      |  out|    4|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWREGION   |  out|    4|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWUSER     |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_WVALID     |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_WREADY     |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_WDATA      |  out|   32|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_WSTRB      |  out|    4|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_WLAST      |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_WID        |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_WUSER      |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARVALID    |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARREADY    |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARADDR     |  out|   64|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARID       |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARLEN      |  out|    8|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARSIZE     |  out|    3|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARBURST    |  out|    2|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARLOCK     |  out|    2|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARCACHE    |  out|    4|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARPROT     |  out|    3|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARQOS      |  out|    4|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARREGION   |  out|    4|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARUSER     |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_RVALID     |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_RREADY     |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_RDATA      |   in|   32|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_RLAST      |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_RID        |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_RUSER      |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_RRESP      |   in|    2|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_BVALID     |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_BREADY     |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_BRESP      |   in|    2|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_BID        |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_BUSER      |   in|    1|       m_axi|         gmem3|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.77>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%spectopmodule_ln108 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_15" [HLS/core.c:108]   --->   Operation 3 'spectopmodule' 'spectopmodule_ln108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 50, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem0"   --->   Operation 5 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 50, void @empty_3, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem1"   --->   Operation 7 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 50, void @empty_4, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem2"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 50, void @empty_5, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem3"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_7, void @empty_8, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_9, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a, void @empty_10, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_9, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_7, void @empty_11, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_9, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b, void @empty_10, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_9, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_7, void @empty_12, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_9, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c, void @empty_10, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_9, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %op, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_7, void @empty_13, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_9, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %op, void @empty_10, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_9, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %selec"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %selec, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_7, void @empty_14, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %selec, void @empty_10, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_7, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.00ns)   --->   "%selec_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %selec"   --->   Operation 24 'read' 'selec_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 25 [1/1] (1.00ns)   --->   "%op_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %op"   --->   Operation 25 'read' 'op_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 26 [1/1] (1.00ns)   --->   "%c_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %c"   --->   Operation 26 'read' 'c_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 27 [1/1] (1.00ns)   --->   "%b_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %b"   --->   Operation 27 'read' 'b_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 28 [1/1] (1.00ns)   --->   "%a_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %a"   --->   Operation 28 'read' 'a_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%selec_assign = alloca i64 1"   --->   Operation 29 'alloca' 'selec_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (3.25ns)   --->   "%data_result = alloca i64 1" [HLS/core.c:127]   --->   Operation 30 'alloca' 'data_result' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %selec_read, i32 %selec_assign"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%selec_assign_load = load i32 %selec_assign" [HLS/core.c:132]   --->   Operation 32 'load' 'selec_assign_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (2.23ns)   --->   "%switch_ln132 = switch i32 %selec_assign_load, void %for.inc.i31.preheader, i32 0, void %for.inc.i.preheader, i32 1, void %for.inc.i6.preheader, i32 2, void %for.inc.i14.preheader, i32 3, void %for.body.i.preheader, i32 4, void %for.inc.i25.preheader" [HLS/core.c:132]   --->   Operation 33 'switch' 'switch_ln132' <Predicate = true> <Delay = 2.23>
ST_1 : Operation 34 [2/2] (3.52ns)   --->   "%call_ln0 = call void @dec_MIMD_Pipeline_VITIS_LOOP_104_1, i32 %gmem2, i32 %data_result, i64 %c_read"   --->   Operation 34 'call' 'call_ln0' <Predicate = (selec_assign_load == 4)> <Delay = 3.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 35 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dec_MIMD_Pipeline_VITIS_LOOP_49_1, i32 %data_result, i32 %data_a, i32 %ALU_operation, i32 %data_b"   --->   Operation 35 'call' 'call_ln0' <Predicate = (selec_assign_load == 3)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 36 [2/2] (3.52ns)   --->   "%call_ln0 = call void @dec_MIMD_Pipeline_VITIS_LOOP_37_1, i32 %gmem3, i32 %gmem1, i32 %gmem0, i64 %a_read, i64 %b_read, i64 %op_read, i32 %data_a, i32 %data_b, i32 %ALU_operation"   --->   Operation 36 'call' 'call_ln0' <Predicate = (selec_assign_load == 2)> <Delay = 3.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 37 [2/2] (3.52ns)   --->   "%call_ln0 = call void @dec_MIMD_Pipeline_VITIS_LOOP_30_1, i32 %gmem3, i64 %op_read, i32 %ALU_operation"   --->   Operation 37 'call' 'call_ln0' <Predicate = (selec_assign_load == 1)> <Delay = 3.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 38 [2/2] (3.52ns)   --->   "%call_ln0 = call void @dec_MIMD_Pipeline_VITIS_LOOP_19_1, i32 %gmem1, i32 %gmem0, i64 %a_read, i64 %b_read, i32 %data_a, i32 %data_b"   --->   Operation 38 'call' 'call_ln0' <Predicate = (selec_assign_load == 0)> <Delay = 3.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 39 [2/2] (3.52ns)   --->   "%call_ln0 = call void @dec_MIMD_Pipeline_VITIS_LOOP_9_1, i32 %gmem2, i64 %c_read, i32 %data_a, i32 %data_b"   --->   Operation 39 'call' 'call_ln0' <Predicate = (selec_assign_load != 0 & selec_assign_load != 1 & selec_assign_load != 2 & selec_assign_load != 3 & selec_assign_load != 4)> <Delay = 3.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 40 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dec_MIMD_Pipeline_VITIS_LOOP_104_1, i32 %gmem2, i32 %data_result, i64 %c_read"   --->   Operation 40 'call' 'call_ln0' <Predicate = (selec_assign_load == 4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln0 = br void %sw.epilog"   --->   Operation 41 'br' 'br_ln0' <Predicate = (selec_assign_load == 4)> <Delay = 0.00>
ST_2 : Operation 42 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dec_MIMD_Pipeline_VITIS_LOOP_49_1, i32 %data_result, i32 %data_a, i32 %ALU_operation, i32 %data_b"   --->   Operation 42 'call' 'call_ln0' <Predicate = (selec_assign_load == 3)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln0 = br void %sw.epilog"   --->   Operation 43 'br' 'br_ln0' <Predicate = (selec_assign_load == 3)> <Delay = 0.00>
ST_2 : Operation 44 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dec_MIMD_Pipeline_VITIS_LOOP_37_1, i32 %gmem3, i32 %gmem1, i32 %gmem0, i64 %a_read, i64 %b_read, i64 %op_read, i32 %data_a, i32 %data_b, i32 %ALU_operation"   --->   Operation 44 'call' 'call_ln0' <Predicate = (selec_assign_load == 2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln0 = br void %sw.epilog"   --->   Operation 45 'br' 'br_ln0' <Predicate = (selec_assign_load == 2)> <Delay = 0.00>
ST_2 : Operation 46 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dec_MIMD_Pipeline_VITIS_LOOP_30_1, i32 %gmem3, i64 %op_read, i32 %ALU_operation"   --->   Operation 46 'call' 'call_ln0' <Predicate = (selec_assign_load == 1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln0 = br void %sw.epilog"   --->   Operation 47 'br' 'br_ln0' <Predicate = (selec_assign_load == 1)> <Delay = 0.00>
ST_2 : Operation 48 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dec_MIMD_Pipeline_VITIS_LOOP_19_1, i32 %gmem1, i32 %gmem0, i64 %a_read, i64 %b_read, i32 %data_a, i32 %data_b"   --->   Operation 48 'call' 'call_ln0' <Predicate = (selec_assign_load == 0)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln0 = br void %sw.epilog"   --->   Operation 49 'br' 'br_ln0' <Predicate = (selec_assign_load == 0)> <Delay = 0.00>
ST_2 : Operation 50 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dec_MIMD_Pipeline_VITIS_LOOP_9_1, i32 %gmem2, i64 %c_read, i32 %data_a, i32 %data_b"   --->   Operation 50 'call' 'call_ln0' <Predicate = (selec_assign_load != 0 & selec_assign_load != 1 & selec_assign_load != 2 & selec_assign_load != 3 & selec_assign_load != 4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln0 = br void %sw.epilog"   --->   Operation 51 'br' 'br_ln0' <Predicate = (selec_assign_load != 0 & selec_assign_load != 1 & selec_assign_load != 2 & selec_assign_load != 3 & selec_assign_load != 4)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%ret_ln162 = ret" [HLS/core.c:162]   --->   Operation 52 'ret' 'ret_ln162' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ op]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ selec]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_a]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ data_b]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ ALU_operation]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln108 (spectopmodule) [ 000]
specinterface_ln0   (specinterface) [ 000]
specbitsmap_ln0     (specbitsmap  ) [ 000]
specinterface_ln0   (specinterface) [ 000]
specbitsmap_ln0     (specbitsmap  ) [ 000]
specinterface_ln0   (specinterface) [ 000]
specbitsmap_ln0     (specbitsmap  ) [ 000]
specinterface_ln0   (specinterface) [ 000]
specbitsmap_ln0     (specbitsmap  ) [ 000]
specinterface_ln0   (specinterface) [ 000]
specinterface_ln0   (specinterface) [ 000]
specinterface_ln0   (specinterface) [ 000]
specinterface_ln0   (specinterface) [ 000]
specinterface_ln0   (specinterface) [ 000]
specinterface_ln0   (specinterface) [ 000]
specinterface_ln0   (specinterface) [ 000]
specinterface_ln0   (specinterface) [ 000]
specbitsmap_ln0     (specbitsmap  ) [ 000]
specinterface_ln0   (specinterface) [ 000]
specinterface_ln0   (specinterface) [ 000]
specinterface_ln0   (specinterface) [ 000]
selec_read          (read         ) [ 000]
op_read             (read         ) [ 001]
c_read              (read         ) [ 001]
b_read              (read         ) [ 001]
a_read              (read         ) [ 001]
selec_assign        (alloca       ) [ 010]
data_result         (alloca       ) [ 001]
store_ln0           (store        ) [ 000]
selec_assign_load   (load         ) [ 011]
switch_ln132        (switch       ) [ 000]
call_ln0            (call         ) [ 000]
br_ln0              (br           ) [ 000]
call_ln0            (call         ) [ 000]
br_ln0              (br           ) [ 000]
call_ln0            (call         ) [ 000]
br_ln0              (br           ) [ 000]
call_ln0            (call         ) [ 000]
br_ln0              (br           ) [ 000]
call_ln0            (call         ) [ 000]
br_ln0              (br           ) [ 000]
call_ln0            (call         ) [ 000]
br_ln0              (br           ) [ 000]
ret_ln162           (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="gmem3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="a">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="b">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="c">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="op">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="op"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="selec">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="selec"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="data_a">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_a"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="data_b">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_b"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="ALU_operation">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ALU_operation"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_MIMD_Pipeline_VITIS_LOOP_104_1"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_MIMD_Pipeline_VITIS_LOOP_49_1"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_MIMD_Pipeline_VITIS_LOOP_37_1"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_MIMD_Pipeline_VITIS_LOOP_30_1"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_MIMD_Pipeline_VITIS_LOOP_19_1"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_MIMD_Pipeline_VITIS_LOOP_9_1"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="selec_assign_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="selec_assign/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="data_result_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_result/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="selec_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="selec_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="op_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="64" slack="0"/>
<pin id="114" dir="0" index="1" bw="64" slack="0"/>
<pin id="115" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="op_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="c_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="64" slack="0"/>
<pin id="120" dir="0" index="1" bw="64" slack="0"/>
<pin id="121" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="b_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="64" slack="0"/>
<pin id="126" dir="0" index="1" bw="64" slack="0"/>
<pin id="127" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="a_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="0"/>
<pin id="132" dir="0" index="1" bw="64" slack="0"/>
<pin id="133" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_dec_MIMD_Pipeline_VITIS_LOOP_104_1_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="0" index="2" bw="32" slack="0"/>
<pin id="140" dir="0" index="3" bw="64" slack="0"/>
<pin id="141" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_dec_MIMD_Pipeline_VITIS_LOOP_49_1_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="0" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="0" index="2" bw="32" slack="0"/>
<pin id="150" dir="0" index="3" bw="32" slack="0"/>
<pin id="151" dir="0" index="4" bw="32" slack="0"/>
<pin id="152" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_dec_MIMD_Pipeline_VITIS_LOOP_37_1_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="0" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="0" index="2" bw="32" slack="0"/>
<pin id="162" dir="0" index="3" bw="32" slack="0"/>
<pin id="163" dir="0" index="4" bw="64" slack="0"/>
<pin id="164" dir="0" index="5" bw="64" slack="0"/>
<pin id="165" dir="0" index="6" bw="64" slack="0"/>
<pin id="166" dir="0" index="7" bw="32" slack="0"/>
<pin id="167" dir="0" index="8" bw="32" slack="0"/>
<pin id="168" dir="0" index="9" bw="32" slack="0"/>
<pin id="169" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_dec_MIMD_Pipeline_VITIS_LOOP_30_1_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="0" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="0" index="2" bw="64" slack="0"/>
<pin id="184" dir="0" index="3" bw="32" slack="0"/>
<pin id="185" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_dec_MIMD_Pipeline_VITIS_LOOP_19_1_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="0" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="0" index="2" bw="32" slack="0"/>
<pin id="194" dir="0" index="3" bw="64" slack="0"/>
<pin id="195" dir="0" index="4" bw="64" slack="0"/>
<pin id="196" dir="0" index="5" bw="32" slack="0"/>
<pin id="197" dir="0" index="6" bw="32" slack="0"/>
<pin id="198" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_dec_MIMD_Pipeline_VITIS_LOOP_9_1_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="0" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="0" index="2" bw="64" slack="0"/>
<pin id="210" dir="0" index="3" bw="32" slack="0"/>
<pin id="211" dir="0" index="4" bw="32" slack="0"/>
<pin id="212" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="store_ln0_store_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="selec_assign_load_load_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="selec_assign_load/1 "/>
</bind>
</comp>

<comp id="226" class="1005" name="op_read_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="64" slack="1"/>
<pin id="228" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="op_read "/>
</bind>
</comp>

<comp id="232" class="1005" name="c_read_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="64" slack="1"/>
<pin id="234" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="c_read "/>
</bind>
</comp>

<comp id="238" class="1005" name="b_read_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="64" slack="1"/>
<pin id="240" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="b_read "/>
</bind>
</comp>

<comp id="244" class="1005" name="a_read_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="64" slack="1"/>
<pin id="246" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="a_read "/>
</bind>
</comp>

<comp id="250" class="1005" name="selec_assign_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="selec_assign "/>
</bind>
</comp>

<comp id="256" class="1005" name="selec_assign_load_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="1"/>
<pin id="258" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="selec_assign_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="101"><net_src comp="76" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="76" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="72" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="16" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="74" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="14" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="74" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="12" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="74" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="10" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="74" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="8" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="86" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="4" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="144"><net_src comp="102" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="145"><net_src comp="118" pin="2"/><net_sink comp="136" pin=3"/></net>

<net id="153"><net_src comp="88" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="154"><net_src comp="102" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="155"><net_src comp="18" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="156"><net_src comp="22" pin="0"/><net_sink comp="146" pin=3"/></net>

<net id="157"><net_src comp="20" pin="0"/><net_sink comp="146" pin=4"/></net>

<net id="170"><net_src comp="90" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="171"><net_src comp="6" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="172"><net_src comp="2" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="173"><net_src comp="0" pin="0"/><net_sink comp="158" pin=3"/></net>

<net id="174"><net_src comp="130" pin="2"/><net_sink comp="158" pin=4"/></net>

<net id="175"><net_src comp="124" pin="2"/><net_sink comp="158" pin=5"/></net>

<net id="176"><net_src comp="112" pin="2"/><net_sink comp="158" pin=6"/></net>

<net id="177"><net_src comp="18" pin="0"/><net_sink comp="158" pin=7"/></net>

<net id="178"><net_src comp="20" pin="0"/><net_sink comp="158" pin=8"/></net>

<net id="179"><net_src comp="22" pin="0"/><net_sink comp="158" pin=9"/></net>

<net id="186"><net_src comp="92" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="6" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="188"><net_src comp="112" pin="2"/><net_sink comp="180" pin=2"/></net>

<net id="189"><net_src comp="22" pin="0"/><net_sink comp="180" pin=3"/></net>

<net id="199"><net_src comp="94" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="2" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="201"><net_src comp="0" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="202"><net_src comp="130" pin="2"/><net_sink comp="190" pin=3"/></net>

<net id="203"><net_src comp="124" pin="2"/><net_sink comp="190" pin=4"/></net>

<net id="204"><net_src comp="18" pin="0"/><net_sink comp="190" pin=5"/></net>

<net id="205"><net_src comp="20" pin="0"/><net_sink comp="190" pin=6"/></net>

<net id="213"><net_src comp="96" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="214"><net_src comp="4" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="215"><net_src comp="118" pin="2"/><net_sink comp="206" pin=2"/></net>

<net id="216"><net_src comp="18" pin="0"/><net_sink comp="206" pin=3"/></net>

<net id="217"><net_src comp="20" pin="0"/><net_sink comp="206" pin=4"/></net>

<net id="222"><net_src comp="106" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="229"><net_src comp="112" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="158" pin=6"/></net>

<net id="231"><net_src comp="226" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="235"><net_src comp="118" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="136" pin=3"/></net>

<net id="237"><net_src comp="232" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="241"><net_src comp="124" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="158" pin=5"/></net>

<net id="243"><net_src comp="238" pin="1"/><net_sink comp="190" pin=4"/></net>

<net id="247"><net_src comp="130" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="158" pin=4"/></net>

<net id="249"><net_src comp="244" pin="1"/><net_sink comp="190" pin=3"/></net>

<net id="253"><net_src comp="98" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="255"><net_src comp="250" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="259"><net_src comp="223" pin="1"/><net_sink comp="256" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem2 | {1 2 }
	Port: data_a | {1 2 }
	Port: data_b | {1 2 }
	Port: ALU_operation | {1 2 }
 - Input state : 
	Port: dec_MIMD : gmem0 | {1 2 }
	Port: dec_MIMD : gmem1 | {1 2 }
	Port: dec_MIMD : gmem3 | {1 2 }
	Port: dec_MIMD : a | {1 }
	Port: dec_MIMD : b | {1 }
	Port: dec_MIMD : c | {1 }
	Port: dec_MIMD : op | {1 }
	Port: dec_MIMD : selec | {1 }
	Port: dec_MIMD : data_a | {1 2 }
	Port: dec_MIMD : data_b | {1 2 }
	Port: dec_MIMD : ALU_operation | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		selec_assign_load : 1
		switch_ln132 : 2
		call_ln0 : 1
		call_ln0 : 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------|---------|---------|---------|---------|
| Operation|                Functional Unit                |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|          | grp_dec_MIMD_Pipeline_VITIS_LOOP_104_1_fu_136 |    0    |  3.176  |    77   |   108   |
|          |  grp_dec_MIMD_Pipeline_VITIS_LOOP_49_1_fu_146 |    3    |  9.0947 |   3029  |   2388  |
|   call   |  grp_dec_MIMD_Pipeline_VITIS_LOOP_37_1_fu_158 |    0    |    0    |   205   |   241   |
|          |  grp_dec_MIMD_Pipeline_VITIS_LOOP_30_1_fu_180 |    0    |    0    |    77   |    99   |
|          |  grp_dec_MIMD_Pipeline_VITIS_LOOP_19_1_fu_190 |    0    |    0    |   141   |   170   |
|          |  grp_dec_MIMD_Pipeline_VITIS_LOOP_9_1_fu_206  |    0    |  1.588  |    39   |    99   |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|          |             selec_read_read_fu_106            |    0    |    0    |    0    |    0    |
|          |              op_read_read_fu_112              |    0    |    0    |    0    |    0    |
|   read   |               c_read_read_fu_118              |    0    |    0    |    0    |    0    |
|          |               b_read_read_fu_124              |    0    |    0    |    0    |    0    |
|          |               a_read_read_fu_130              |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|   Total  |                                               |    3    | 13.8587 |   3568  |   3105  |
|----------|-----------------------------------------------|---------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |  URAM  |
+-------------+--------+--------+--------+--------+
|ALU_operation|    1   |    0   |    0   |    0   |
|    data_a   |    1   |    0   |    0   |    0   |
|    data_b   |    1   |    0   |    0   |    0   |
| data_result |    1   |    0   |    0   |    0   |
+-------------+--------+--------+--------+--------+
|    Total    |    4   |    0   |    0   |    0   |
+-------------+--------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|      a_read_reg_244     |   64   |
|      b_read_reg_238     |   64   |
|      c_read_reg_232     |   64   |
|     op_read_reg_226     |   64   |
|selec_assign_load_reg_256|   32   |
|   selec_assign_reg_250  |   32   |
+-------------------------+--------+
|          Total          |   320  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------------|------|------|------|--------||---------||---------|
|                      Comp                     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------------------|------|------|------|--------||---------||---------|
| grp_dec_MIMD_Pipeline_VITIS_LOOP_104_1_fu_136 |  p3  |   2  |  64  |   128  ||    9    |
|  grp_dec_MIMD_Pipeline_VITIS_LOOP_37_1_fu_158 |  p4  |   2  |  64  |   128  ||    9    |
|  grp_dec_MIMD_Pipeline_VITIS_LOOP_37_1_fu_158 |  p5  |   2  |  64  |   128  ||    9    |
|  grp_dec_MIMD_Pipeline_VITIS_LOOP_37_1_fu_158 |  p6  |   2  |  64  |   128  ||    9    |
|  grp_dec_MIMD_Pipeline_VITIS_LOOP_30_1_fu_180 |  p2  |   2  |  64  |   128  ||    9    |
|  grp_dec_MIMD_Pipeline_VITIS_LOOP_19_1_fu_190 |  p3  |   2  |  64  |   128  ||    9    |
|  grp_dec_MIMD_Pipeline_VITIS_LOOP_19_1_fu_190 |  p4  |   2  |  64  |   128  ||    9    |
|  grp_dec_MIMD_Pipeline_VITIS_LOOP_9_1_fu_206  |  p2  |   2  |  64  |   128  ||    9    |
|-----------------------------------------------|------|------|------|--------||---------||---------|
|                     Total                     |      |      |      |  1024  ||  12.704 ||    72   |
|-----------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    3   |   13   |  3568  |  3105  |    -   |
|   Memory  |    4   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |   12   |    -   |   72   |    -   |
|  Register |    -   |    -   |    -   |   320  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    4   |    3   |   26   |  3888  |  3177  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
