[submodule "verilog/rtl/tinyfpga_bx_usbserial"]
	path = verilog/rtl/tinyfpga_bx_usbserial
	url = https://github.com/davidthings/tinyfpga_bx_usbserial.git
