statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =      25.0962
gpu_ipc_2 =      24.9995
gpu_ipc_3 =     239.2175
gpu_tot_sim_cycle_stream_1 = 126324
gpu_tot_sim_cycle_stream_2 = 126323
gpu_tot_sim_cycle_stream_3 = 126122
gpu_sim_insn_1 = 3170249
gpu_sim_insn_2 = 3158015
gpu_sim_insn_3 = 30170592
gpu_sim_cycle = 126325
gpu_sim_insn = 36498856
gpu_ipc =     288.9282
gpu_tot_sim_cycle = 126325
gpu_tot_sim_insn = 36498856
gpu_tot_ipc =     288.9282
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 576168
gpu_stall_icnt2sh    = 950849
gpu_total_sim_rate=186218

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 770593
	L1I_total_cache_misses = 5739
	L1I_total_cache_miss_rate = 0.0074
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 34997
L1D_cache:
	L1D_cache_core[0]: Access = 6841, Miss = 3947, Miss_rate = 0.577, Pending_hits = 613, Reservation_fails = 50604
	L1D_cache_core[1]: Access = 6446, Miss = 3798, Miss_rate = 0.589, Pending_hits = 641, Reservation_fails = 50508
	L1D_cache_core[2]: Access = 6143, Miss = 3525, Miss_rate = 0.574, Pending_hits = 609, Reservation_fails = 45575
	L1D_cache_core[3]: Access = 6672, Miss = 3900, Miss_rate = 0.585, Pending_hits = 574, Reservation_fails = 51923
	L1D_cache_core[4]: Access = 6217, Miss = 3549, Miss_rate = 0.571, Pending_hits = 593, Reservation_fails = 49749
	L1D_cache_core[5]: Access = 6065, Miss = 3553, Miss_rate = 0.586, Pending_hits = 581, Reservation_fails = 50321
	L1D_cache_core[6]: Access = 6419, Miss = 3760, Miss_rate = 0.586, Pending_hits = 604, Reservation_fails = 57963
	L1D_cache_core[7]: Access = 6572, Miss = 3811, Miss_rate = 0.580, Pending_hits = 581, Reservation_fails = 55734
	L1D_cache_core[8]: Access = 5794, Miss = 3510, Miss_rate = 0.606, Pending_hits = 589, Reservation_fails = 61309
	L1D_cache_core[9]: Access = 5737, Miss = 3400, Miss_rate = 0.593, Pending_hits = 558, Reservation_fails = 48056
	L1D_cache_core[10]: Access = 5959, Miss = 3340, Miss_rate = 0.560, Pending_hits = 542, Reservation_fails = 52630
	L1D_cache_core[11]: Access = 5952, Miss = 3449, Miss_rate = 0.579, Pending_hits = 575, Reservation_fails = 53461
	L1D_cache_core[12]: Access = 5187, Miss = 3053, Miss_rate = 0.589, Pending_hits = 567, Reservation_fails = 45193
	L1D_cache_core[13]: Access = 6244, Miss = 3468, Miss_rate = 0.555, Pending_hits = 595, Reservation_fails = 44008
	L1D_cache_core[14]: Access = 5507, Miss = 3229, Miss_rate = 0.586, Pending_hits = 606, Reservation_fails = 48870
	L1D_cache_core[15]: Access = 6677, Miss = 3763, Miss_rate = 0.564, Pending_hits = 600, Reservation_fails = 51914
	L1D_cache_core[16]: Access = 6819, Miss = 3804, Miss_rate = 0.558, Pending_hits = 575, Reservation_fails = 56458
	L1D_cache_core[17]: Access = 6026, Miss = 3418, Miss_rate = 0.567, Pending_hits = 553, Reservation_fails = 49385
	L1D_cache_core[18]: Access = 6049, Miss = 3699, Miss_rate = 0.612, Pending_hits = 572, Reservation_fails = 61653
	L1D_cache_core[19]: Access = 5932, Miss = 3495, Miss_rate = 0.589, Pending_hits = 624, Reservation_fails = 47262
	L1D_cache_core[20]: Access = 1510, Miss = 1510, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3884
	L1D_cache_core[21]: Access = 1973, Miss = 1973, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 1950, Miss = 1950, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 176
	L1D_cache_core[23]: Access = 1532, Miss = 1532, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2442
	L1D_cache_core[24]: Access = 1891, Miss = 1891, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 670
	L1D_cache_core[25]: Access = 2033, Miss = 2033, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1847
	L1D_cache_core[26]: Access = 1545, Miss = 1545, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3362
	L1D_cache_core[27]: Access = 2052, Miss = 2052, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 1559, Miss = 1559, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1288
	L1D_cache_core[29]: Access = 1551, Miss = 1551, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2557
	L1D_cache_core[30]: Access = 1951, Miss = 1951, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[31]: Access = 1976, Miss = 1976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 1549, Miss = 1549, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1678
	L1D_cache_core[33]: Access = 1689, Miss = 1689, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1797
	L1D_cache_core[34]: Access = 1975, Miss = 1975, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 1674, Miss = 1674, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2014
	L1D_cache_core[36]: Access = 1940, Miss = 1940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 689
	L1D_cache_core[37]: Access = 1731, Miss = 1731, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2426
	L1D_cache_core[38]: Access = 1643, Miss = 1643, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1534
	L1D_cache_core[39]: Access = 1978, Miss = 1978, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[40]: Access = 1997, Miss = 1997, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 265
	L1D_cache_core[41]: Access = 1710, Miss = 1710, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1489
	L1D_cache_core[42]: Access = 1447, Miss = 1447, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4767
	L1D_cache_core[43]: Access = 1777, Miss = 1777, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 188
	L1D_cache_core[44]: Access = 1549, Miss = 1549, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2543
	L1D_cache_core[45]: Access = 1975, Miss = 1975, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 1462, Miss = 1462, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1312
	L1D_cache_core[47]: Access = 1543, Miss = 1543, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1715
	L1D_cache_core[48]: Access = 2003, Miss = 2003, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 201
	L1D_cache_core[49]: Access = 1950, Miss = 1950, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 173
	L1D_cache_core[50]: Access = 1646, Miss = 1646, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2755
	L1D_cache_core[51]: Access = 1812, Miss = 1812, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1693
	L1D_cache_core[52]: Access = 2007, Miss = 2007, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 1542, Miss = 1542, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2297
	L1D_cache_core[54]: Access = 1923, Miss = 1923, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 452
	L1D_cache_core[55]: Access = 1787, Miss = 1787, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 245
	L1D_cache_core[56]: Access = 1644, Miss = 1644, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1229
	L1D_cache_core[57]: Access = 1975, Miss = 1975, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 93
	L1D_cache_core[58]: Access = 2059, Miss = 2059, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 855
	L1D_cache_core[59]: Access = 1379, Miss = 1379, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 951
	L1D_total_cache_accesses = 194147
	L1D_total_cache_misses = 142360
	L1D_total_cache_miss_rate = 0.7333
	L1D_total_cache_pending_hits = 11752
	L1D_total_cache_reservation_fails = 1082186
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 99877
	L1C_total_cache_misses = 3007
	L1C_total_cache_miss_rate = 0.0301
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 32255
L1T_cache:
	L1T_total_cache_accesses = 215910
	L1T_total_cache_misses = 81939
	L1T_total_cache_miss_rate = 0.3795
	L1T_total_cache_pending_hits = 133971
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 37931
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11714
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 98951
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 645671
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 96870
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 3007
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 32255
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 133971
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 81939
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2104
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 38
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 43409
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 436515
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 764854
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5739
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 34997
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1263, 421, 477, 427, 451, 811, 987, 809, 872, 369, 892, 1172, 449, 236, 444, 748, 860, 703, 681, 1180, 386, 255, 382, 674, 350, 259, 347, 1084, 337, 246, 298, 242, 1135, 221, 689, 234, 1116, 221, 237, 222, 632, 221, 221, 234, 221, 221, 680, 1050, 
gpgpu_n_tot_thrd_icount = 46203904
gpgpu_n_tot_w_icount = 1443872
gpgpu_n_stall_shd_mem = 1856879
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 98907
gpgpu_n_mem_write_global = 45494
gpgpu_n_mem_texture = 81939
gpgpu_n_mem_const = 1456
gpgpu_n_load_insn  = 2627317
gpgpu_n_store_insn = 129089
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 1030688
gpgpu_n_const_mem_insn = 1095744
gpgpu_n_param_mem_insn = 1220116
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 32255
gpgpu_stall_shd_mem[c_mem][bk_conf] = 32255
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1115162
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2455083	W0_Idle:1673108	W0_Scoreboard:9586567	W1:196139	W2:34944	W3:20842	W4:17027	W5:13965	W6:7742	W7:4518	W8:1306	W9:529	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1147230
Warp Occupancy Distribution:
Stall:1917263	W0_Idle:1222913	W0_Scoreboard:1421578	W1:196139	W2:34944	W3:20842	W4:17027	W5:13965	W6:7742	W7:4518	W8:1306	W9:529	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:194234
Warp Occupancy Distribution:
Stall:269163	W0_Idle:201043	W0_Scoreboard:4102704	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:480090
warp_utilization0: 0.095273
warp_utilization1: 0.097219
warp_utilization2: 0.095011
traffic_breakdown_coretomem[CONST_ACC_R] = 11648 {8:1456,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 791256 {8:98907,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2054640 {40:42616,72:647,136:2231,}
traffic_breakdown_coretomem[INST_ACC_R] = 4000 {8:500,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 655512 {8:81939,}
traffic_breakdown_memtocore[CONST_ACC_R] = 104832 {72:1456,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 13390560 {136:98460,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 361688 {8:45211,}
traffic_breakdown_memtocore[INST_ACC_R] = 68000 {136:500,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 11143704 {136:81939,}
maxmrqlatency = 910 
maxdqlatency = 0 
maxmflatency = 3857 
averagemflatency = 554 
averagemflatency_1 = 666 
averagemflatency_2= 504 
averagemflatency_3 = 500 
averagemrqlatency_1 = 55 
averagemrqlatency_2 = 58 
averagemrqlatency_3 = 41 
max_icnt2mem_latency = 3402 
max_icnt2sh_latency = 126324 
mrq_lat_table:52955 	2693 	3317 	6300 	16256 	19975 	19861 	11439 	2994 	203 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	1074 	3270 	6475 	18824 	82112 	99920 	15201 	189 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	35669 	9977 	13550 	26706 	44449 	59634 	35118 	2902 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	12980 	148092 	20296 	483 	3 	0 	0 	2 	1 	25 	120 	1304 	15521 	28238 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	91 	159 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        25        28        18        22        24        20        18        18        26        28        24        26        13        14        22        19 
dram[1]:        26        28        22        22        23        21        17        18        26        28        24        26        13        14        22        18 
dram[2]:        20        26        22        24        21        20        18        17        26        26        22        26        14        11        19        19 
dram[3]:        25        25        21        22        18        22        18        14        28        26        26        22        14        11        16        18 
dram[4]:        24        22        22        22        16        21        18        18        28        26        38        26        14        14        17        19 
dram[5]:        27        25        22        22        23        22        20        17        28        26        22        23        14        14        19        19 
maximum service time to same row:
dram[0]:      2909      4812      3849      3889      4147      3975      5514      8964      5487      5603      2883      3828      6928      5756      7744      7188 
dram[1]:      4561      5087      3421      3912      4026      3466      2327      7796      5597      5482      2019      3460      5706      6021      8377      7248 
dram[2]:      4553      4585      3679      3592      3685      2623      8694      6540      5422      5307      2977      2865      6194      5030      7627      8672 
dram[3]:      4932      5203      3839      3747      2797      3508      7834      4294      5315      5477      3454      3156      6169      5663      7221      9548 
dram[4]:      4688      3287      4190      3766      2582      3870      7334      6066      5399      4325      2928      3054      6535      6012      8146      7192 
dram[5]:      4754      3175      4120      3862      3626      3859      9047      7079      5369      4238      3754      2826      4847      6573      7779      7566 
average row accesses per activate:
dram[0]:  1.698297  1.669988  1.566502  1.599757  1.573022  1.657503  1.475636  1.457143  1.737948  1.667925  1.842222  1.905882  1.585605  1.605889  1.660880  1.635404 
dram[1]:  1.640279  1.625598  1.591738  1.668883  1.684807  1.626849  1.506757  1.502890  1.670498  1.674476  1.809577  1.864310  1.609574  1.598451  1.653226  1.634902 
dram[2]:  1.611177  1.657044  1.647355  1.596273  1.636766  1.615217  1.532014  1.490132  1.703990  1.707809  1.870115  1.874266  1.601831  1.606466  1.632701  1.597506 
dram[3]:  1.639856  1.642608  1.637419  1.626582  1.598919  1.648169  1.468997  1.477866  1.686170  1.687422  1.869061  1.846328  1.553355  1.574054  1.591948  1.680233 
dram[4]:  1.697867  1.681159  1.598978  1.602792  1.574268  1.644370  1.482428  1.521158  1.684606  1.711744  1.888393  1.880282  1.531148  1.584081  1.595622  1.600000 
dram[5]:  1.666265  1.677536  1.597813  1.607990  1.623077  1.658343  1.465724  1.510907  1.645729  1.719343  1.883747  1.864055  1.576586  1.572678  1.644870  1.698837 
average row locality = 135993/82703 = 1.644354
average row locality_1 = 53715/25813 = 2.080928
average row locality_2 = 43033/28412 = 1.514606
average row locality_3 = 39245/28478 = 1.378081
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1127      1086      1087      1122      1270      1174      1244      1239      1135      1079      1175      1151      1165      1127      1185      1158 
dram[1]:      1152      1122      1098      1071      1205      1160      1186      1159      1049      1087      1157      1163      1225      1171      1193      1160 
dram[2]:      1108      1155      1095      1104      1198      1216      1176      1223      1078      1102      1144      1137      1130      1155      1124      1163 
dram[3]:      1124      1162      1080      1089      1200      1206      1150      1160      1018      1081      1128      1151      1145      1200      1223      1200 
dram[4]:      1145      1124      1074      1074      1224      1203      1248      1220      1106      1159      1170      1126      1147      1151      1155      1125 
dram[5]:      1121      1136      1117      1098      1189      1192      1189      1160      1074      1082      1186      1155      1179      1205      1214      1209 
total reads: 110464
bank skew: 1270/1018 = 1.25
chip skew: 18524/18308 = 1.01
number of total write accesses:
dram[0]:       269       255       185       193       281       273       149       138       271       247       483       469       289       291       250       237 
dram[1]:       257       237       212       184       281       270       152       141       259       271       468       472       288       274       242       264 
dram[2]:       247       280       213       181       280       270       140       136       246       254       483       458       270       286       254       246 
dram[3]:       242       249       189       196       279       279       153       142       250       274       485       483       267       256       240       245 
dram[4]:       288       268       178       189       282       272       144       146       240       284       522       476       254       262       230       243 
dram[5]:       262       253       198       190       288       269       159       156       236       278       483       463       262       234       245       252 
total reads: 25531
bank skew: 522/136 = 3.84
chip skew: 4280/4228 = 1.01
average mf latency per bank:
dram[0]:       1036      1154      1078      1168      1003      1109       821       865       546       593       638       693       877       967       739       770
dram[1]:       1092      1179      1079      1159      1030      1136       905       968       568       634       674       725       954      1017       851       843
dram[2]:       1120      1188      1175      1265      1100      1160       874       942       557       610       660       763       878      1537       746       793
dram[3]:       1144      1211      1176      1896      1168      1213       959      1019       577       676       743       807       935      1110       815       933
dram[4]:       1091      1069      1158      1112      1124      1061       878       838       612       576       670       649       892       910       758       758
dram[5]:       1048      1078      1031      1106      1101      1133       925       954       597       596       696       721       924      1018       795       800
maximum mf latency per bank:
dram[0]:       2219      1922      2536      2167      2313      2345      2263      1814      2177      2461      2688      2234      2135      2497      2088      2313
dram[1]:       2576      2014      3667      2372      2514      1956      2274      2216      2014      2295      2638      2157      2646      2444      2037      2191
dram[2]:       2533      2189      2863      2287      2164      2013      1957      1686      2435      3828      3729      2826      2070      2755      2859      1700
dram[3]:       2402      3857      2770      2512      1755      2158      2083      2349      2082      2387      2911      2446      2062      2277      2055      2439
dram[4]:       3042      2465      3173      2979      2026      1699      2076      1930      2497      1867      2085      2280      2096      2145      2266      2604
dram[5]:       2599      2494      1998      2221      2968      1582      3487      1776      2670      2243      3697      2034      2318      2488      1832      2050
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=166748 n_nop=96064 n_act=13878 n_pre=13862 n_req=21448 n_req_1=4051 n_req_2=3582 n_req_3=13815 n_rd=37046 n_write=5898 bw_util=0.4825 bw_util_1=0.08256 bw_util_2=0.07144 bw_util_3=0.3286 blp=6.586064 blp_1= 2.083976 blp_2= 1.961541 blp_3= 3.722221
 n_activity=153987 dram_eff=0.5225 dram_eff_1=0.0894 dram_eff_2=0.07736 dram_eff_3=0.3558
bk0: 2254a 108571i bk1: 2172a 110718i bk2: 2174a 116185i bk3: 2244a 115548i bk4: 2540a 101260i bk5: 2348a 105294i bk6: 2488a 108831i bk7: 2478a 108234i bk8: 2268a 111258i bk9: 2158a 111458i bk10: 2350a 92479i bk11: 2302a 94561i bk12: 2330a 102509i bk13: 2254a 101380i bk14: 2370a 103395i bk15: 2316a 101589i 
bw_dist = 0.083	0.071	0.329	0.441	0.077
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.08344
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=166748 n_nop=96669 n_act=13737 n_pre=13721 n_req=21248 n_req_1=3705 n_req_2=3834 n_req_3=13709 n_rd=36715 n_write=5906 bw_util=0.4781 bw_util_1=0.0738 bw_util_2=0.07815 bw_util_3=0.3261 blp=6.669021 blp_1= 2.019866 blp_2= 2.050643 blp_3= 3.764683
 n_activity=152635 dram_eff=0.5223 dram_eff_1=0.08062 dram_eff_2=0.08538 dram_eff_3=0.3562
bk0: 2304a 108992i bk1: 2244a 109974i bk2: 2196a 114944i bk3: 2142a 116757i bk4: 2410a 106101i bk5: 2320a 102032i bk6: 2372a 109783i bk7: 2318a 111509i bk8: 2098a 113656i bk9: 2174a 109911i bk10: 2313a 92810i bk11: 2326a 91443i bk12: 2450a 100440i bk13: 2342a 99781i bk14: 2386a 101417i bk15: 2320a 98292i 
bw_dist = 0.074	0.078	0.326	0.437	0.085
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.23432
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=166748 n_nop=96950 n_act=13689 n_pre=13674 n_req=21215 n_req_1=3890 n_req_2=3571 n_req_3=13754 n_rd=36613 n_write=5822 bw_util=0.4769 bw_util_1=0.07875 bw_util_2=0.07125 bw_util_3=0.3269 blp=6.552338 blp_1= 2.063508 blp_2= 1.968708 blp_3= 3.738337
 n_activity=153055 dram_eff=0.5196 dram_eff_1=0.0858 dram_eff_2=0.07762 dram_eff_3=0.3561
bk0: 2216a 111432i bk1: 2310a 107772i bk2: 2190a 116744i bk3: 2208a 117329i bk4: 2396a 106719i bk5: 2430a 102677i bk6: 2352a 111560i bk7: 2446a 109489i bk8: 2156a 112685i bk9: 2203a 111044i bk10: 2288a 94688i bk11: 2274a 93162i bk12: 2260a 105391i bk13: 2310a 100441i bk14: 2248a 103186i bk15: 2326a 102480i 
bw_dist = 0.079	0.071	0.327	0.441	0.082
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.10037
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=166748 n_nop=96778 n_act=13768 n_pre=13752 n_req=21205 n_req_1=3784 n_req_2=3713 n_req_3=13708 n_rd=36634 n_write=5816 bw_util=0.477 bw_util_1=0.07528 bw_util_2=0.07561 bw_util_3=0.3261 blp=6.599932 blp_1= 2.056484 blp_2= 1.966267 blp_3= 3.784935
 n_activity=152563 dram_eff=0.5213 dram_eff_1=0.08227 dram_eff_2=0.08264 dram_eff_3=0.3564
bk0: 2248a 110908i bk1: 2324a 108763i bk2: 2160a 118283i bk3: 2178a 116458i bk4: 2400a 103344i bk5: 2412a 102689i bk6: 2300a 110423i bk7: 2320a 109524i bk8: 2036a 115107i bk9: 2162a 108530i bk10: 2256a 95140i bk11: 2302a 93681i bk12: 2290a 102707i bk13: 2400a 101678i bk14: 2446a 101837i bk15: 2400a 100719i 
bw_dist = 0.075	0.076	0.326	0.438	0.085
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.37705
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=166748 n_nop=96290 n_act=13852 n_pre=13837 n_req=21393 n_req_1=4059 n_req_2=3596 n_req_3=13738 n_rd=36898 n_write=5871 bw_util=0.4809 bw_util_1=0.08217 bw_util_2=0.07184 bw_util_3=0.3269 blp=6.674552 blp_1= 2.084553 blp_2= 2.002331 blp_3= 3.753001
 n_activity=152849 dram_eff=0.5247 dram_eff_1=0.08964 dram_eff_2=0.07838 dram_eff_3=0.3566
bk0: 2290a 107407i bk1: 2248a 108615i bk2: 2148a 116937i bk3: 2148a 117724i bk4: 2444a 101081i bk5: 2406a 104393i bk6: 2496a 107263i bk7: 2440a 107294i bk8: 2212a 113697i bk9: 2318a 107430i bk10: 2340a 88742i bk11: 2252a 94969i bk12: 2294a 102585i bk13: 2302a 102339i bk14: 2310a 103244i bk15: 2250a 103823i 
bw_dist = 0.082	0.072	0.327	0.436	0.083
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.21214
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=166748 n_nop=96388 n_act=13780 n_pre=13764 n_req=21395 n_req_1=3778 n_req_2=3951 n_req_3=13666 n_rd=37009 n_write=5807 bw_util=0.4814 bw_util_1=0.07556 bw_util_2=0.08079 bw_util_3=0.3251 blp=6.568398 blp_1= 2.024000 blp_2= 2.059593 blp_3= 3.701330
 n_activity=154999 dram_eff=0.5179 dram_eff_1=0.08129 dram_eff_2=0.08692 dram_eff_3=0.3497
bk0: 2242a 111280i bk1: 2272a 109142i bk2: 2234a 115752i bk3: 2196a 115299i bk4: 2378a 103459i bk5: 2384a 104895i bk6: 2375a 109598i bk7: 2320a 108360i bk8: 2148a 115119i bk9: 2164a 110432i bk10: 2372a 94587i bk11: 2310a 91457i bk12: 2358a 101679i bk13: 2410a 102239i bk14: 2428a 101815i bk15: 2418a 100338i 
bw_dist = 0.076	0.081	0.325	0.448	0.070
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.37268

========= L2 cache stats =========
L2_cache_bank[0]: Access = 18811, Miss = 9390, Miss_rate = 0.499, Pending_hits = 432, Reservation_fails = 5113
L2_cache_bank[1]: Access = 18637, Miss = 9141, Miss_rate = 0.490, Pending_hits = 390, Reservation_fails = 5848
L2_cache_bank[2]: Access = 18869, Miss = 9269, Miss_rate = 0.491, Pending_hits = 414, Reservation_fails = 5328
L2_cache_bank[3]: Access = 18888, Miss = 9097, Miss_rate = 0.482, Pending_hits = 400, Reservation_fails = 3658
L2_cache_bank[4]: Access = 18617, Miss = 9053, Miss_rate = 0.486, Pending_hits = 433, Reservation_fails = 4340
L2_cache_bank[5]: Access = 19972, Miss = 9256, Miss_rate = 0.463, Pending_hits = 433, Reservation_fails = 5336
L2_cache_bank[6]: Access = 18864, Miss = 9071, Miss_rate = 0.481, Pending_hits = 417, Reservation_fails = 4858
L2_cache_bank[7]: Access = 20042, Miss = 9255, Miss_rate = 0.462, Pending_hits = 452, Reservation_fails = 7994
L2_cache_bank[8]: Access = 18573, Miss = 9270, Miss_rate = 0.499, Pending_hits = 420, Reservation_fails = 7329
L2_cache_bank[9]: Access = 18755, Miss = 9184, Miss_rate = 0.490, Pending_hits = 456, Reservation_fails = 6224
L2_cache_bank[10]: Access = 18657, Miss = 9275, Miss_rate = 0.497, Pending_hits = 381, Reservation_fails = 6227
L2_cache_bank[11]: Access = 19040, Miss = 9242, Miss_rate = 0.485, Pending_hits = 429, Reservation_fails = 5996
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 18811, Miss = 9390 (0.499), PendingHit = 432 (0.023)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 18637, Miss = 9141 (0.49), PendingHit = 390 (0.0209)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 18869, Miss = 9269 (0.491), PendingHit = 414 (0.0219)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 18888, Miss = 9097 (0.482), PendingHit = 400 (0.0212)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 18617, Miss = 9053 (0.486), PendingHit = 433 (0.0233)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 19972, Miss = 9256 (0.463), PendingHit = 433 (0.0217)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 18864, Miss = 9071 (0.481), PendingHit = 417 (0.0221)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 20042, Miss = 9255 (0.462), PendingHit = 452 (0.0226)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 18573, Miss = 9270 (0.499), PendingHit = 420 (0.0226)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 18755, Miss = 9184 (0.49), PendingHit = 456 (0.0243)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 18657, Miss = 9275 (0.497), PendingHit = 381 (0.0204)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 19040, Miss = 9242 (0.485), PendingHit = 429 (0.0225)
L2 Cache Total Miss Rate = 0.485
Stream 1: L2 Cache Miss Rate = 0.424
Stream 2: L2 Cache Miss Rate = 0.513
Stream 3: L2 Cache Miss Rate = 0.471
Stream 1: Accesses  = 73101
Stream 1: Misses  = 31007
Stream 2: Accesses  = 76825
Stream 2: Misses  = 39423
Stream 3: Accesses  = 150900
Stream 3: Misses  = 71080
Stream 1+2: Accesses  = 149926
Stream 1+2: Misses  = 70430
Stream 1+2+3: Accesses  = 300826
Stream 1+2+3: Misses  = 141510
Total Accesses  = 227725
MPKI-CORES
CORE_L2MPKI_0	5.174
CORE_L2MPKI_1	5.035
CORE_L2MPKI_2	4.742
CORE_L2MPKI_3	5.676
CORE_L2MPKI_4	4.832
CORE_L2MPKI_5	4.834
CORE_L2MPKI_6	5.031
CORE_L2MPKI_7	5.171
CORE_L2MPKI_8	4.725
CORE_L2MPKI_9	4.616
CORE_L2MPKI_10	4.669
CORE_L2MPKI_11	4.600
CORE_L2MPKI_12	4.223
CORE_L2MPKI_13	4.626
CORE_L2MPKI_14	4.493
CORE_L2MPKI_15	5.066
CORE_L2MPKI_16	5.216
CORE_L2MPKI_17	5.186
CORE_L2MPKI_18	6.155
CORE_L2MPKI_19	4.297
CORE_L2MPKI_20	2.554
CORE_L2MPKI_21	2.505
CORE_L2MPKI_22	2.616
CORE_L2MPKI_23	2.632
CORE_L2MPKI_24	2.705
CORE_L2MPKI_25	2.588
CORE_L2MPKI_26	2.645
CORE_L2MPKI_27	2.575
CORE_L2MPKI_28	2.906
CORE_L2MPKI_29	2.652
CORE_L2MPKI_30	2.573
CORE_L2MPKI_31	2.558
CORE_L2MPKI_32	2.542
CORE_L2MPKI_33	2.494
CORE_L2MPKI_34	2.573
CORE_L2MPKI_35	2.511
CORE_L2MPKI_36	2.575
CORE_L2MPKI_37	2.687
CORE_L2MPKI_38	2.542
CORE_L2MPKI_39	2.511
CORE_L2MPKI_40	2.585
CORE_L2MPKI_41	2.579
CORE_L2MPKI_42	2.971
CORE_L2MPKI_43	2.660
CORE_L2MPKI_44	2.534
CORE_L2MPKI_45	2.526
CORE_L2MPKI_46	3.068
CORE_L2MPKI_47	3.127
CORE_L2MPKI_48	2.517
CORE_L2MPKI_49	2.575
CORE_L2MPKI_50	2.626
CORE_L2MPKI_51	2.564
CORE_L2MPKI_52	2.540
CORE_L2MPKI_53	3.142
CORE_L2MPKI_54	2.531
CORE_L2MPKI_55	2.603
CORE_L2MPKI_56	2.491
CORE_L2MPKI_57	2.563
CORE_L2MPKI_58	2.530
CORE_L2MPKI_59	3.258
Avg_MPKI_Stream1= 4.918
Avg_MPKI_Stream2= 2.597
Avg_MPKI_Stream3= 2.700
MISSES-CORES
CORE_MISSES_0	1666
CORE_MISSES_1	1653
CORE_MISSES_2	1564
CORE_MISSES_3	1683
CORE_MISSES_4	1539
CORE_MISSES_5	1574
CORE_MISSES_6	1609
CORE_MISSES_7	1620
CORE_MISSES_8	1422
CORE_MISSES_9	1456
CORE_MISSES_10	1469
CORE_MISSES_11	1460
CORE_MISSES_12	1329
CORE_MISSES_13	1565
CORE_MISSES_14	1486
CORE_MISSES_15	1618
CORE_MISSES_16	1676
CORE_MISSES_17	1525
CORE_MISSES_18	1598
CORE_MISSES_19	1495
CORE_MISSES_20	1647
CORE_MISSES_21	2118
CORE_MISSES_22	2175
CORE_MISSES_23	1716
CORE_MISSES_24	2184
CORE_MISSES_25	2215
CORE_MISSES_26	1748
CORE_MISSES_27	2246
CORE_MISSES_28	1923
CORE_MISSES_29	1746
CORE_MISSES_30	2146
CORE_MISSES_31	2163
CORE_MISSES_32	1687
CORE_MISSES_33	1803
CORE_MISSES_34	2176
CORE_MISSES_35	1786
CORE_MISSES_36	2118
CORE_MISSES_37	1922
CORE_MISSES_38	1781
CORE_MISSES_39	2123
CORE_MISSES_40	2195
CORE_MISSES_41	1867
CORE_MISSES_42	1780
CORE_MISSES_43	2002
CORE_MISSES_44	1675
CORE_MISSES_45	2136
CORE_MISSES_46	1900
CORE_MISSES_47	2075
CORE_MISSES_48	2148
CORE_MISSES_49	2154
CORE_MISSES_50	1838
CORE_MISSES_51	1974
CORE_MISSES_52	2159
CORE_MISSES_53	2085
CORE_MISSES_54	2084
CORE_MISSES_55	1979
CORE_MISSES_56	1756
CORE_MISSES_57	2167
CORE_MISSES_58	2187
CORE_MISSES_59	1912
L2_MISSES = 110503
L2_total_cache_accesses = 227725
L2_total_cache_misses = 110503
L2_total_cache_miss_rate = 0.4852
L2_total_cache_pending_hits = 5057
L2_total_cache_reservation_fails = 68251
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 13597
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 243
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 84729
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 44775
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 1260
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 129
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 67
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2427
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 69061
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2412
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 10466
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 9994
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 27807
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2234
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15220
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 9825
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 440
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 39
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 21
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1230
L2_cache_data_port_util = 0.260
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=954074
icnt_total_pkts_simt_to_mem=281130
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =      25.0962
gpu_ipc_2 =      24.9995
gpu_ipc_3 =     239.2175
gpu_tot_sim_cycle_stream_1 = 126324
gpu_tot_sim_cycle_stream_2 = 126323
gpu_tot_sim_cycle_stream_3 = 126122
gpu_sim_insn_1 = 3170249
gpu_sim_insn_2 = 3158015
gpu_sim_insn_3 = 30170592
gpu_sim_cycle = 126325
gpu_sim_insn = 36498856
gpu_ipc =     288.9282
gpu_tot_sim_cycle = 126325
gpu_tot_sim_insn = 36498856
gpu_tot_ipc =     288.9282
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 576168
gpu_stall_icnt2sh    = 950849
gpu_total_sim_rate=186218

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 770593
	L1I_total_cache_misses = 5739
	L1I_total_cache_miss_rate = 0.0074
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 34997
L1D_cache:
	L1D_cache_core[0]: Access = 6841, Miss = 3947, Miss_rate = 0.577, Pending_hits = 613, Reservation_fails = 50604
	L1D_cache_core[1]: Access = 6446, Miss = 3798, Miss_rate = 0.589, Pending_hits = 641, Reservation_fails = 50508
	L1D_cache_core[2]: Access = 6143, Miss = 3525, Miss_rate = 0.574, Pending_hits = 609, Reservation_fails = 45575
	L1D_cache_core[3]: Access = 6672, Miss = 3900, Miss_rate = 0.585, Pending_hits = 574, Reservation_fails = 51923
	L1D_cache_core[4]: Access = 6217, Miss = 3549, Miss_rate = 0.571, Pending_hits = 593, Reservation_fails = 49749
	L1D_cache_core[5]: Access = 6065, Miss = 3553, Miss_rate = 0.586, Pending_hits = 581, Reservation_fails = 50321
	L1D_cache_core[6]: Access = 6419, Miss = 3760, Miss_rate = 0.586, Pending_hits = 604, Reservation_fails = 57963
	L1D_cache_core[7]: Access = 6572, Miss = 3811, Miss_rate = 0.580, Pending_hits = 581, Reservation_fails = 55734
	L1D_cache_core[8]: Access = 5794, Miss = 3510, Miss_rate = 0.606, Pending_hits = 589, Reservation_fails = 61309
	L1D_cache_core[9]: Access = 5737, Miss = 3400, Miss_rate = 0.593, Pending_hits = 558, Reservation_fails = 48056
	L1D_cache_core[10]: Access = 5959, Miss = 3340, Miss_rate = 0.560, Pending_hits = 542, Reservation_fails = 52630
	L1D_cache_core[11]: Access = 5952, Miss = 3449, Miss_rate = 0.579, Pending_hits = 575, Reservation_fails = 53461
	L1D_cache_core[12]: Access = 5187, Miss = 3053, Miss_rate = 0.589, Pending_hits = 567, Reservation_fails = 45193
	L1D_cache_core[13]: Access = 6244, Miss = 3468, Miss_rate = 0.555, Pending_hits = 595, Reservation_fails = 44008
	L1D_cache_core[14]: Access = 5507, Miss = 3229, Miss_rate = 0.586, Pending_hits = 606, Reservation_fails = 48870
	L1D_cache_core[15]: Access = 6677, Miss = 3763, Miss_rate = 0.564, Pending_hits = 600, Reservation_fails = 51914
	L1D_cache_core[16]: Access = 6819, Miss = 3804, Miss_rate = 0.558, Pending_hits = 575, Reservation_fails = 56458
	L1D_cache_core[17]: Access = 6026, Miss = 3418, Miss_rate = 0.567, Pending_hits = 553, Reservation_fails = 49385
	L1D_cache_core[18]: Access = 6049, Miss = 3699, Miss_rate = 0.612, Pending_hits = 572, Reservation_fails = 61653
	L1D_cache_core[19]: Access = 5932, Miss = 3495, Miss_rate = 0.589, Pending_hits = 624, Reservation_fails = 47262
	L1D_cache_core[20]: Access = 1510, Miss = 1510, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3884
	L1D_cache_core[21]: Access = 1973, Miss = 1973, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 1950, Miss = 1950, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 176
	L1D_cache_core[23]: Access = 1532, Miss = 1532, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2442
	L1D_cache_core[24]: Access = 1891, Miss = 1891, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 670
	L1D_cache_core[25]: Access = 2033, Miss = 2033, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1847
	L1D_cache_core[26]: Access = 1545, Miss = 1545, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3362
	L1D_cache_core[27]: Access = 2052, Miss = 2052, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 1559, Miss = 1559, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1288
	L1D_cache_core[29]: Access = 1551, Miss = 1551, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2557
	L1D_cache_core[30]: Access = 1951, Miss = 1951, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[31]: Access = 1976, Miss = 1976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 1549, Miss = 1549, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1678
	L1D_cache_core[33]: Access = 1689, Miss = 1689, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1797
	L1D_cache_core[34]: Access = 1975, Miss = 1975, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 1674, Miss = 1674, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2014
	L1D_cache_core[36]: Access = 1940, Miss = 1940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 689
	L1D_cache_core[37]: Access = 1731, Miss = 1731, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2426
	L1D_cache_core[38]: Access = 1643, Miss = 1643, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1534
	L1D_cache_core[39]: Access = 1978, Miss = 1978, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[40]: Access = 1997, Miss = 1997, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 265
	L1D_cache_core[41]: Access = 1710, Miss = 1710, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1489
	L1D_cache_core[42]: Access = 1447, Miss = 1447, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4767
	L1D_cache_core[43]: Access = 1777, Miss = 1777, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 188
	L1D_cache_core[44]: Access = 1549, Miss = 1549, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2543
	L1D_cache_core[45]: Access = 1975, Miss = 1975, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 1462, Miss = 1462, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1312
	L1D_cache_core[47]: Access = 1543, Miss = 1543, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1715
	L1D_cache_core[48]: Access = 2003, Miss = 2003, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 201
	L1D_cache_core[49]: Access = 1950, Miss = 1950, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 173
	L1D_cache_core[50]: Access = 1646, Miss = 1646, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2755
	L1D_cache_core[51]: Access = 1812, Miss = 1812, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1693
	L1D_cache_core[52]: Access = 2007, Miss = 2007, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 1542, Miss = 1542, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2297
	L1D_cache_core[54]: Access = 1923, Miss = 1923, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 452
	L1D_cache_core[55]: Access = 1787, Miss = 1787, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 245
	L1D_cache_core[56]: Access = 1644, Miss = 1644, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1229
	L1D_cache_core[57]: Access = 1975, Miss = 1975, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 93
	L1D_cache_core[58]: Access = 2059, Miss = 2059, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 855
	L1D_cache_core[59]: Access = 1379, Miss = 1379, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 951
	L1D_total_cache_accesses = 194147
	L1D_total_cache_misses = 142360
	L1D_total_cache_miss_rate = 0.7333
	L1D_total_cache_pending_hits = 11752
	L1D_total_cache_reservation_fails = 1082186
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 99877
	L1C_total_cache_misses = 3007
	L1C_total_cache_miss_rate = 0.0301
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 32255
L1T_cache:
	L1T_total_cache_accesses = 215910
	L1T_total_cache_misses = 81939
	L1T_total_cache_miss_rate = 0.3795
	L1T_total_cache_pending_hits = 133971
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 37931
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11714
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 98951
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 645671
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 96870
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 3007
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 32255
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 133971
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 81939
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2104
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 38
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 43409
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 436515
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 764854
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5739
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 34997
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1263, 421, 477, 427, 451, 811, 987, 809, 872, 369, 892, 1172, 449, 236, 444, 748, 860, 703, 681, 1180, 386, 255, 382, 674, 350, 259, 347, 1084, 337, 246, 298, 242, 1135, 221, 689, 234, 1116, 221, 237, 222, 632, 221, 221, 234, 221, 221, 680, 1050, 
gpgpu_n_tot_thrd_icount = 46203904
gpgpu_n_tot_w_icount = 1443872
gpgpu_n_stall_shd_mem = 1856879
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 98907
gpgpu_n_mem_write_global = 45494
gpgpu_n_mem_texture = 81939
gpgpu_n_mem_const = 1456
gpgpu_n_load_insn  = 2627317
gpgpu_n_store_insn = 129089
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 1030688
gpgpu_n_const_mem_insn = 1095744
gpgpu_n_param_mem_insn = 1220116
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 32255
gpgpu_stall_shd_mem[c_mem][bk_conf] = 32255
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1115162
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2455083	W0_Idle:1673108	W0_Scoreboard:9586567	W1:196139	W2:34944	W3:20842	W4:17027	W5:13965	W6:7742	W7:4518	W8:1306	W9:529	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1147230
Warp Occupancy Distribution:
Stall:1917263	W0_Idle:1222913	W0_Scoreboard:1421578	W1:196139	W2:34944	W3:20842	W4:17027	W5:13965	W6:7742	W7:4518	W8:1306	W9:529	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:194234
Warp Occupancy Distribution:
Stall:269163	W0_Idle:201043	W0_Scoreboard:4102704	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:480090
warp_utilization0: 0.095273
warp_utilization1: 0.097219
warp_utilization2: 0.095011
traffic_breakdown_coretomem[CONST_ACC_R] = 11648 {8:1456,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 791256 {8:98907,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2054640 {40:42616,72:647,136:2231,}
traffic_breakdown_coretomem[INST_ACC_R] = 4000 {8:500,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 655512 {8:81939,}
traffic_breakdown_memtocore[CONST_ACC_R] = 104832 {72:1456,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 13390560 {136:98460,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 361688 {8:45211,}
traffic_breakdown_memtocore[INST_ACC_R] = 68000 {136:500,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 11143704 {136:81939,}
maxmrqlatency = 910 
maxdqlatency = 0 
maxmflatency = 3857 
averagemflatency = 554 
averagemflatency_1 = 666 
averagemflatency_2= 504 
averagemflatency_3 = 500 
averagemrqlatency_1 = 55 
averagemrqlatency_2 = 58 
averagemrqlatency_3 = 41 
max_icnt2mem_latency = 3402 
max_icnt2sh_latency = 126324 
mrq_lat_table:52955 	2693 	3317 	6300 	16256 	19975 	19861 	11439 	2994 	203 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	1074 	3270 	6475 	18824 	82112 	99920 	15201 	189 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	35669 	9977 	13550 	26706 	44449 	59634 	35118 	2902 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	12980 	148092 	20296 	483 	3 	0 	0 	2 	1 	25 	120 	1304 	15521 	28238 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	91 	159 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        25        28        18        22        24        20        18        18        26        28        24        26        13        14        22        19 
dram[1]:        26        28        22        22        23        21        17        18        26        28        24        26        13        14        22        18 
dram[2]:        20        26        22        24        21        20        18        17        26        26        22        26        14        11        19        19 
dram[3]:        25        25        21        22        18        22        18        14        28        26        26        22        14        11        16        18 
dram[4]:        24        22        22        22        16        21        18        18        28        26        38        26        14        14        17        19 
dram[5]:        27        25        22        22        23        22        20        17        28        26        22        23        14        14        19        19 
maximum service time to same row:
dram[0]:      2909      4812      3849      3889      4147      3975      5514      8964      5487      5603      2883      3828      6928      5756      7744      7188 
dram[1]:      4561      5087      3421      3912      4026      3466      2327      7796      5597      5482      2019      3460      5706      6021      8377      7248 
dram[2]:      4553      4585      3679      3592      3685      2623      8694      6540      5422      5307      2977      2865      6194      5030      7627      8672 
dram[3]:      4932      5203      3839      3747      2797      3508      7834      4294      5315      5477      3454      3156      6169      5663      7221      9548 
dram[4]:      4688      3287      4190      3766      2582      3870      7334      6066      5399      4325      2928      3054      6535      6012      8146      7192 
dram[5]:      4754      3175      4120      3862      3626      3859      9047      7079      5369      4238      3754      2826      4847      6573      7779      7566 
average row accesses per activate:
dram[0]:  1.698297  1.669988  1.566502  1.599757  1.573022  1.657503  1.475636  1.457143  1.737948  1.667925  1.842222  1.905882  1.585605  1.605889  1.660880  1.635404 
dram[1]:  1.640279  1.625598  1.591738  1.668883  1.684807  1.626849  1.506757  1.502890  1.670498  1.674476  1.809577  1.864310  1.609574  1.598451  1.653226  1.634902 
dram[2]:  1.611177  1.657044  1.647355  1.596273  1.636766  1.615217  1.532014  1.490132  1.703990  1.707809  1.870115  1.874266  1.601831  1.606466  1.632701  1.597506 
dram[3]:  1.639856  1.642608  1.637419  1.626582  1.598919  1.648169  1.468997  1.477866  1.686170  1.687422  1.869061  1.846328  1.553355  1.574054  1.591948  1.680233 
dram[4]:  1.697867  1.681159  1.598978  1.602792  1.574268  1.644370  1.482428  1.521158  1.684606  1.711744  1.888393  1.880282  1.531148  1.584081  1.595622  1.600000 
dram[5]:  1.666265  1.677536  1.597813  1.607990  1.623077  1.658343  1.465724  1.510907  1.645729  1.719343  1.883747  1.864055  1.576586  1.572678  1.644870  1.698837 
average row locality = 135993/82703 = 1.644354
average row locality_1 = 53715/25813 = 2.080928
average row locality_2 = 43033/28412 = 1.514606
average row locality_3 = 39245/28478 = 1.378081
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1127      1086      1087      1122      1270      1174      1244      1239      1135      1079      1175      1151      1165      1127      1185      1158 
dram[1]:      1152      1122      1098      1071      1205      1160      1186      1159      1049      1087      1157      1163      1225      1171      1193      1160 
dram[2]:      1108      1155      1095      1104      1198      1216      1176      1223      1078      1102      1144      1137      1130      1155      1124      1163 
dram[3]:      1124      1162      1080      1089      1200      1206      1150      1160      1018      1081      1128      1151      1145      1200      1223      1200 
dram[4]:      1145      1124      1074      1074      1224      1203      1248      1220      1106      1159      1170      1126      1147      1151      1155      1125 
dram[5]:      1121      1136      1117      1098      1189      1192      1189      1160      1074      1082      1186      1155      1179      1205      1214      1209 
total reads: 110464
bank skew: 1270/1018 = 1.25
chip skew: 18524/18308 = 1.01
number of total write accesses:
dram[0]:       269       255       185       193       281       273       149       138       271       247       483       469       289       291       250       237 
dram[1]:       257       237       212       184       281       270       152       141       259       271       468       472       288       274       242       264 
dram[2]:       247       280       213       181       280       270       140       136       246       254       483       458       270       286       254       246 
dram[3]:       242       249       189       196       279       279       153       142       250       274       485       483       267       256       240       245 
dram[4]:       288       268       178       189       282       272       144       146       240       284       522       476       254       262       230       243 
dram[5]:       262       253       198       190       288       269       159       156       236       278       483       463       262       234       245       252 
total reads: 25531
bank skew: 522/136 = 3.84
chip skew: 4280/4228 = 1.01
average mf latency per bank:
dram[0]:       1036      1154      1078      1168      1003      1109       821       865       546       593       638       693       877       967       739       770
dram[1]:       1092      1179      1079      1159      1030      1136       905       968       568       634       674       725       954      1017       851       843
dram[2]:       1120      1188      1175      1265      1100      1160       874       942       557       610       660       763       878      1537       746       793
dram[3]:       1144      1211      1176      1896      1168      1213       959      1019       577       676       743       807       935      1110       815       933
dram[4]:       1091      1069      1158      1112      1124      1061       878       838       612       576       670       649       892       910       758       758
dram[5]:       1048      1078      1031      1106      1101      1133       925       954       597       596       696       721       924      1018       795       800
maximum mf latency per bank:
dram[0]:       2219      1922      2536      2167      2313      2345      2263      1814      2177      2461      2688      2234      2135      2497      2088      2313
dram[1]:       2576      2014      3667      2372      2514      1956      2274      2216      2014      2295      2638      2157      2646      2444      2037      2191
dram[2]:       2533      2189      2863      2287      2164      2013      1957      1686      2435      3828      3729      2826      2070      2755      2859      1700
dram[3]:       2402      3857      2770      2512      1755      2158      2083      2349      2082      2387      2911      2446      2062      2277      2055      2439
dram[4]:       3042      2465      3173      2979      2026      1699      2076      1930      2497      1867      2085      2280      2096      2145      2266      2604
dram[5]:       2599      2494      1998      2221      2968      1582      3487      1776      2670      2243      3697      2034      2318      2488      1832      2050
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=166748 n_nop=96064 n_act=13878 n_pre=13862 n_req=21448 n_req_1=4051 n_req_2=3582 n_req_3=13815 n_rd=37046 n_write=5898 bw_util=0.4825 bw_util_1=0.08256 bw_util_2=0.07144 bw_util_3=0.3286 blp=6.586064 blp_1= 2.083976 blp_2= 1.961541 blp_3= 3.722221
 n_activity=153987 dram_eff=0.5225 dram_eff_1=0.0894 dram_eff_2=0.07736 dram_eff_3=0.3558
bk0: 2254a 108571i bk1: 2172a 110718i bk2: 2174a 116185i bk3: 2244a 115548i bk4: 2540a 101260i bk5: 2348a 105294i bk6: 2488a 108831i bk7: 2478a 108234i bk8: 2268a 111258i bk9: 2158a 111458i bk10: 2350a 92479i bk11: 2302a 94561i bk12: 2330a 102509i bk13: 2254a 101380i bk14: 2370a 103395i bk15: 2316a 101589i 
bw_dist = 0.083	0.071	0.329	0.441	0.077
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.08344
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=166748 n_nop=96669 n_act=13737 n_pre=13721 n_req=21248 n_req_1=3705 n_req_2=3834 n_req_3=13709 n_rd=36715 n_write=5906 bw_util=0.4781 bw_util_1=0.0738 bw_util_2=0.07815 bw_util_3=0.3261 blp=6.669021 blp_1= 2.019866 blp_2= 2.050643 blp_3= 3.764683
 n_activity=152635 dram_eff=0.5223 dram_eff_1=0.08062 dram_eff_2=0.08538 dram_eff_3=0.3562
bk0: 2304a 108992i bk1: 2244a 109974i bk2: 2196a 114944i bk3: 2142a 116757i bk4: 2410a 106101i bk5: 2320a 102032i bk6: 2372a 109783i bk7: 2318a 111509i bk8: 2098a 113656i bk9: 2174a 109911i bk10: 2313a 92810i bk11: 2326a 91443i bk12: 2450a 100440i bk13: 2342a 99781i bk14: 2386a 101417i bk15: 2320a 98292i 
bw_dist = 0.074	0.078	0.326	0.437	0.085
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.23432
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=166748 n_nop=96950 n_act=13689 n_pre=13674 n_req=21215 n_req_1=3890 n_req_2=3571 n_req_3=13754 n_rd=36613 n_write=5822 bw_util=0.4769 bw_util_1=0.07875 bw_util_2=0.07125 bw_util_3=0.3269 blp=6.552338 blp_1= 2.063508 blp_2= 1.968708 blp_3= 3.738337
 n_activity=153055 dram_eff=0.5196 dram_eff_1=0.0858 dram_eff_2=0.07762 dram_eff_3=0.3561
bk0: 2216a 111432i bk1: 2310a 107772i bk2: 2190a 116744i bk3: 2208a 117329i bk4: 2396a 106719i bk5: 2430a 102677i bk6: 2352a 111560i bk7: 2446a 109489i bk8: 2156a 112685i bk9: 2203a 111044i bk10: 2288a 94688i bk11: 2274a 93162i bk12: 2260a 105391i bk13: 2310a 100441i bk14: 2248a 103186i bk15: 2326a 102480i 
bw_dist = 0.079	0.071	0.327	0.441	0.082
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.10037
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=166748 n_nop=96778 n_act=13768 n_pre=13752 n_req=21205 n_req_1=3784 n_req_2=3713 n_req_3=13708 n_rd=36634 n_write=5816 bw_util=0.477 bw_util_1=0.07528 bw_util_2=0.07561 bw_util_3=0.3261 blp=6.599932 blp_1= 2.056484 blp_2= 1.966267 blp_3= 3.784935
 n_activity=152563 dram_eff=0.5213 dram_eff_1=0.08227 dram_eff_2=0.08264 dram_eff_3=0.3564
bk0: 2248a 110908i bk1: 2324a 108763i bk2: 2160a 118283i bk3: 2178a 116458i bk4: 2400a 103344i bk5: 2412a 102689i bk6: 2300a 110423i bk7: 2320a 109524i bk8: 2036a 115107i bk9: 2162a 108530i bk10: 2256a 95140i bk11: 2302a 93681i bk12: 2290a 102707i bk13: 2400a 101678i bk14: 2446a 101837i bk15: 2400a 100719i 
bw_dist = 0.075	0.076	0.326	0.438	0.085
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.37705
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=166748 n_nop=96290 n_act=13852 n_pre=13837 n_req=21393 n_req_1=4059 n_req_2=3596 n_req_3=13738 n_rd=36898 n_write=5871 bw_util=0.4809 bw_util_1=0.08217 bw_util_2=0.07184 bw_util_3=0.3269 blp=6.674552 blp_1= 2.084553 blp_2= 2.002331 blp_3= 3.753001
 n_activity=152849 dram_eff=0.5247 dram_eff_1=0.08964 dram_eff_2=0.07838 dram_eff_3=0.3566
bk0: 2290a 107407i bk1: 2248a 108615i bk2: 2148a 116937i bk3: 2148a 117724i bk4: 2444a 101081i bk5: 2406a 104393i bk6: 2496a 107263i bk7: 2440a 107294i bk8: 2212a 113697i bk9: 2318a 107430i bk10: 2340a 88742i bk11: 2252a 94969i bk12: 2294a 102585i bk13: 2302a 102339i bk14: 2310a 103244i bk15: 2250a 103823i 
bw_dist = 0.082	0.072	0.327	0.436	0.083
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.21214
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=166748 n_nop=96388 n_act=13780 n_pre=13764 n_req=21395 n_req_1=3778 n_req_2=3951 n_req_3=13666 n_rd=37009 n_write=5807 bw_util=0.4814 bw_util_1=0.07556 bw_util_2=0.08079 bw_util_3=0.3251 blp=6.568398 blp_1= 2.024000 blp_2= 2.059593 blp_3= 3.701330
 n_activity=154999 dram_eff=0.5179 dram_eff_1=0.08129 dram_eff_2=0.08692 dram_eff_3=0.3497
bk0: 2242a 111280i bk1: 2272a 109142i bk2: 2234a 115752i bk3: 2196a 115299i bk4: 2378a 103459i bk5: 2384a 104895i bk6: 2375a 109598i bk7: 2320a 108360i bk8: 2148a 115119i bk9: 2164a 110432i bk10: 2372a 94587i bk11: 2310a 91457i bk12: 2358a 101679i bk13: 2410a 102239i bk14: 2428a 101815i bk15: 2418a 100338i 
bw_dist = 0.076	0.081	0.325	0.448	0.070
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.37268

========= L2 cache stats =========
L2_cache_bank[0]: Access = 18811, Miss = 9390, Miss_rate = 0.499, Pending_hits = 432, Reservation_fails = 5113
L2_cache_bank[1]: Access = 18637, Miss = 9141, Miss_rate = 0.490, Pending_hits = 390, Reservation_fails = 5848
L2_cache_bank[2]: Access = 18869, Miss = 9269, Miss_rate = 0.491, Pending_hits = 414, Reservation_fails = 5328
L2_cache_bank[3]: Access = 18888, Miss = 9097, Miss_rate = 0.482, Pending_hits = 400, Reservation_fails = 3658
L2_cache_bank[4]: Access = 18617, Miss = 9053, Miss_rate = 0.486, Pending_hits = 433, Reservation_fails = 4340
L2_cache_bank[5]: Access = 19972, Miss = 9256, Miss_rate = 0.463, Pending_hits = 433, Reservation_fails = 5336
L2_cache_bank[6]: Access = 18864, Miss = 9071, Miss_rate = 0.481, Pending_hits = 417, Reservation_fails = 4858
L2_cache_bank[7]: Access = 20042, Miss = 9255, Miss_rate = 0.462, Pending_hits = 452, Reservation_fails = 7994
L2_cache_bank[8]: Access = 18573, Miss = 9270, Miss_rate = 0.499, Pending_hits = 420, Reservation_fails = 7329
L2_cache_bank[9]: Access = 18755, Miss = 9184, Miss_rate = 0.490, Pending_hits = 456, Reservation_fails = 6224
L2_cache_bank[10]: Access = 18657, Miss = 9275, Miss_rate = 0.497, Pending_hits = 381, Reservation_fails = 6227
L2_cache_bank[11]: Access = 19040, Miss = 9242, Miss_rate = 0.485, Pending_hits = 429, Reservation_fails = 5996
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 18811, Miss = 9390 (0.499), PendingHit = 432 (0.023)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 18637, Miss = 9141 (0.49), PendingHit = 390 (0.0209)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 18869, Miss = 9269 (0.491), PendingHit = 414 (0.0219)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 18888, Miss = 9097 (0.482), PendingHit = 400 (0.0212)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 18617, Miss = 9053 (0.486), PendingHit = 433 (0.0233)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 19972, Miss = 9256 (0.463), PendingHit = 433 (0.0217)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 18864, Miss = 9071 (0.481), PendingHit = 417 (0.0221)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 20042, Miss = 9255 (0.462), PendingHit = 452 (0.0226)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 18573, Miss = 9270 (0.499), PendingHit = 420 (0.0226)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 18755, Miss = 9184 (0.49), PendingHit = 456 (0.0243)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 18657, Miss = 9275 (0.497), PendingHit = 381 (0.0204)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 19040, Miss = 9242 (0.485), PendingHit = 429 (0.0225)
L2 Cache Total Miss Rate = 0.485
Stream 1: L2 Cache Miss Rate = 0.424
Stream 2: L2 Cache Miss Rate = 0.513
Stream 3: L2 Cache Miss Rate = 0.471
Stream 1: Accesses  = 73101
Stream 1: Misses  = 31007
Stream 2: Accesses  = 76825
Stream 2: Misses  = 39423
Stream 3: Accesses  = 150900
Stream 3: Misses  = 71080
Stream 1+2: Accesses  = 149926
Stream 1+2: Misses  = 70430
Stream 1+2+3: Accesses  = 300826
Stream 1+2+3: Misses  = 141510
Total Accesses  = 227725
MPKI-CORES
CORE_L2MPKI_0	5.174
CORE_L2MPKI_1	5.035
CORE_L2MPKI_2	4.742
CORE_L2MPKI_3	5.676
CORE_L2MPKI_4	4.832
CORE_L2MPKI_5	4.834
CORE_L2MPKI_6	5.031
CORE_L2MPKI_7	5.171
CORE_L2MPKI_8	4.725
CORE_L2MPKI_9	4.616
CORE_L2MPKI_10	4.669
CORE_L2MPKI_11	4.600
CORE_L2MPKI_12	4.223
CORE_L2MPKI_13	4.626
CORE_L2MPKI_14	4.493
CORE_L2MPKI_15	5.066
CORE_L2MPKI_16	5.216
CORE_L2MPKI_17	5.186
CORE_L2MPKI_18	6.155
CORE_L2MPKI_19	4.297
CORE_L2MPKI_20	2.554
CORE_L2MPKI_21	2.505
CORE_L2MPKI_22	2.616
CORE_L2MPKI_23	2.632
CORE_L2MPKI_24	2.705
CORE_L2MPKI_25	2.588
CORE_L2MPKI_26	2.645
CORE_L2MPKI_27	2.575
CORE_L2MPKI_28	2.906
CORE_L2MPKI_29	2.652
CORE_L2MPKI_30	2.573
CORE_L2MPKI_31	2.558
CORE_L2MPKI_32	2.542
CORE_L2MPKI_33	2.494
CORE_L2MPKI_34	2.573
CORE_L2MPKI_35	2.511
CORE_L2MPKI_36	2.575
CORE_L2MPKI_37	2.687
CORE_L2MPKI_38	2.542
CORE_L2MPKI_39	2.511
CORE_L2MPKI_40	2.585
CORE_L2MPKI_41	2.579
CORE_L2MPKI_42	2.971
CORE_L2MPKI_43	2.660
CORE_L2MPKI_44	2.534
CORE_L2MPKI_45	2.526
CORE_L2MPKI_46	3.068
CORE_L2MPKI_47	3.127
CORE_L2MPKI_48	2.517
CORE_L2MPKI_49	2.575
CORE_L2MPKI_50	2.626
CORE_L2MPKI_51	2.564
CORE_L2MPKI_52	2.540
CORE_L2MPKI_53	3.142
CORE_L2MPKI_54	2.531
CORE_L2MPKI_55	2.603
CORE_L2MPKI_56	2.491
CORE_L2MPKI_57	2.563
CORE_L2MPKI_58	2.530
CORE_L2MPKI_59	3.258
Avg_MPKI_Stream1= 4.918
Avg_MPKI_Stream2= 2.597
Avg_MPKI_Stream3= 2.700
MISSES-CORES
CORE_MISSES_0	1666
CORE_MISSES_1	1653
CORE_MISSES_2	1564
CORE_MISSES_3	1683
CORE_MISSES_4	1539
CORE_MISSES_5	1574
CORE_MISSES_6	1609
CORE_MISSES_7	1620
CORE_MISSES_8	1422
CORE_MISSES_9	1456
CORE_MISSES_10	1469
CORE_MISSES_11	1460
CORE_MISSES_12	1329
CORE_MISSES_13	1565
CORE_MISSES_14	1486
CORE_MISSES_15	1618
CORE_MISSES_16	1676
CORE_MISSES_17	1525
CORE_MISSES_18	1598
CORE_MISSES_19	1495
CORE_MISSES_20	1647
CORE_MISSES_21	2118
CORE_MISSES_22	2175
CORE_MISSES_23	1716
CORE_MISSES_24	2184
CORE_MISSES_25	2215
CORE_MISSES_26	1748
CORE_MISSES_27	2246
CORE_MISSES_28	1923
CORE_MISSES_29	1746
CORE_MISSES_30	2146
CORE_MISSES_31	2163
CORE_MISSES_32	1687
CORE_MISSES_33	1803
CORE_MISSES_34	2176
CORE_MISSES_35	1786
CORE_MISSES_36	2118
CORE_MISSES_37	1922
CORE_MISSES_38	1781
CORE_MISSES_39	2123
CORE_MISSES_40	2195
CORE_MISSES_41	1867
CORE_MISSES_42	1780
CORE_MISSES_43	2002
CORE_MISSES_44	1675
CORE_MISSES_45	2136
CORE_MISSES_46	1900
CORE_MISSES_47	2075
CORE_MISSES_48	2148
CORE_MISSES_49	2154
CORE_MISSES_50	1838
CORE_MISSES_51	1974
CORE_MISSES_52	2159
CORE_MISSES_53	2085
CORE_MISSES_54	2084
CORE_MISSES_55	1979
CORE_MISSES_56	1756
CORE_MISSES_57	2167
CORE_MISSES_58	2187
CORE_MISSES_59	1912
L2_MISSES = 110503
L2_total_cache_accesses = 227725
L2_total_cache_misses = 110503
L2_total_cache_miss_rate = 0.4852
L2_total_cache_pending_hits = 5057
L2_total_cache_reservation_fails = 68251
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 13597
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 243
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 84729
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 44775
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 1260
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 129
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 67
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2427
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 69061
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2412
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 10466
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 9994
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 27807
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2234
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15220
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 9825
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 440
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 39
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 21
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1230
L2_cache_data_port_util = 0.260
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=954074
icnt_total_pkts_simt_to_mem=281130
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =      13.0668
gpu_ipc_2 =      12.9822
gpu_ipc_3 =     222.9154
gpu_tot_sim_cycle_stream_1 = 271181
gpu_tot_sim_cycle_stream_2 = 271178
gpu_tot_sim_cycle_stream_3 = 270691
gpu_sim_insn_1 = 3543472
gpu_sim_insn_2 = 3520494
gpu_sim_insn_3 = 60341184
gpu_sim_cycle = 271182
gpu_sim_insn = 67405150
gpu_ipc =     248.5606
gpu_tot_sim_cycle = 271182
gpu_tot_sim_insn = 67405150
gpu_tot_ipc =     248.5606
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1287471
gpu_stall_icnt2sh    = 2039575
gpu_total_sim_rate=156392

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1382363
	L1I_total_cache_misses = 6894
	L1I_total_cache_miss_rate = 0.0050
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 34997
L1D_cache:
	L1D_cache_core[0]: Access = 14502, Miss = 10014, Miss_rate = 0.691, Pending_hits = 1081, Reservation_fails = 186831
	L1D_cache_core[1]: Access = 14191, Miss = 10004, Miss_rate = 0.705, Pending_hits = 1174, Reservation_fails = 186697
	L1D_cache_core[2]: Access = 13516, Miss = 9349, Miss_rate = 0.692, Pending_hits = 1076, Reservation_fails = 182153
	L1D_cache_core[3]: Access = 14254, Miss = 9818, Miss_rate = 0.689, Pending_hits = 1070, Reservation_fails = 188238
	L1D_cache_core[4]: Access = 13954, Miss = 9638, Miss_rate = 0.691, Pending_hits = 1109, Reservation_fails = 185941
	L1D_cache_core[5]: Access = 13395, Miss = 9244, Miss_rate = 0.690, Pending_hits = 1098, Reservation_fails = 186891
	L1D_cache_core[6]: Access = 13976, Miss = 9690, Miss_rate = 0.693, Pending_hits = 1083, Reservation_fails = 194306
	L1D_cache_core[7]: Access = 13779, Miss = 9633, Miss_rate = 0.699, Pending_hits = 1041, Reservation_fails = 192594
	L1D_cache_core[8]: Access = 13488, Miss = 9606, Miss_rate = 0.712, Pending_hits = 1131, Reservation_fails = 197506
	L1D_cache_core[9]: Access = 13286, Miss = 9437, Miss_rate = 0.710, Pending_hits = 1070, Reservation_fails = 184439
	L1D_cache_core[10]: Access = 13454, Miss = 9267, Miss_rate = 0.689, Pending_hits = 1045, Reservation_fails = 189045
	L1D_cache_core[11]: Access = 13024, Miss = 8975, Miss_rate = 0.689, Pending_hits = 1012, Reservation_fails = 190353
	L1D_cache_core[12]: Access = 12649, Miss = 8890, Miss_rate = 0.703, Pending_hits = 1055, Reservation_fails = 181544
	L1D_cache_core[13]: Access = 13481, Miss = 9187, Miss_rate = 0.681, Pending_hits = 1040, Reservation_fails = 180672
	L1D_cache_core[14]: Access = 12760, Miss = 9020, Miss_rate = 0.707, Pending_hits = 1082, Reservation_fails = 185671
	L1D_cache_core[15]: Access = 13953, Miss = 9631, Miss_rate = 0.690, Pending_hits = 1041, Reservation_fails = 188632
	L1D_cache_core[16]: Access = 14119, Miss = 9654, Miss_rate = 0.684, Pending_hits = 1084, Reservation_fails = 193201
	L1D_cache_core[17]: Access = 13202, Miss = 9174, Miss_rate = 0.695, Pending_hits = 1055, Reservation_fails = 186193
	L1D_cache_core[18]: Access = 13519, Miss = 9594, Miss_rate = 0.710, Pending_hits = 1090, Reservation_fails = 198108
	L1D_cache_core[19]: Access = 13448, Miss = 9453, Miss_rate = 0.703, Pending_hits = 1113, Reservation_fails = 183709
	L1D_cache_core[20]: Access = 3679, Miss = 3679, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4176
	L1D_cache_core[21]: Access = 3481, Miss = 3481, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1750
	L1D_cache_core[22]: Access = 3925, Miss = 3925, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1524
	L1D_cache_core[23]: Access = 3220, Miss = 3220, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5506
	L1D_cache_core[24]: Access = 3400, Miss = 3400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3156
	L1D_cache_core[25]: Access = 3768, Miss = 3768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3631
	L1D_cache_core[26]: Access = 3602, Miss = 3602, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3362
	L1D_cache_core[27]: Access = 3558, Miss = 3558, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2088
	L1D_cache_core[28]: Access = 3206, Miss = 3206, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3461
	L1D_cache_core[29]: Access = 3528, Miss = 3528, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3890
	L1D_cache_core[30]: Access = 3591, Miss = 3591, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3182
	L1D_cache_core[31]: Access = 4029, Miss = 4029, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 57
	L1D_cache_core[32]: Access = 3502, Miss = 3502, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2682
	L1D_cache_core[33]: Access = 2783, Miss = 2783, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5481
	L1D_cache_core[34]: Access = 4157, Miss = 4157, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 214
	L1D_cache_core[35]: Access = 3682, Miss = 3682, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2506
	L1D_cache_core[36]: Access = 3587, Miss = 3587, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2554
	L1D_cache_core[37]: Access = 3321, Miss = 3321, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6256
	L1D_cache_core[38]: Access = 3618, Miss = 3618, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2007
	L1D_cache_core[39]: Access = 3526, Miss = 3526, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4540
	L1D_cache_core[40]: Access = 4040, Miss = 4040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1286
	L1D_cache_core[41]: Access = 2947, Miss = 2947, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6358
	L1D_cache_core[42]: Access = 3060, Miss = 3060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8808
	L1D_cache_core[43]: Access = 3752, Miss = 3752, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 929
	L1D_cache_core[44]: Access = 3610, Miss = 3610, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2543
	L1D_cache_core[45]: Access = 3655, Miss = 3655, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2090
	L1D_cache_core[46]: Access = 3288, Miss = 3288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2872
	L1D_cache_core[47]: Access = 3664, Miss = 3664, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2076
	L1D_cache_core[48]: Access = 3628, Miss = 3628, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2969
	L1D_cache_core[49]: Access = 3927, Miss = 3927, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 844
	L1D_cache_core[50]: Access = 3619, Miss = 3619, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3262
	L1D_cache_core[51]: Access = 3433, Miss = 3433, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4336
	L1D_cache_core[52]: Access = 4067, Miss = 4067, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 141
	L1D_cache_core[53]: Access = 3759, Miss = 3759, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2297
	L1D_cache_core[54]: Access = 3314, Miss = 3314, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3772
	L1D_cache_core[55]: Access = 3070, Miss = 3070, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7902
	L1D_cache_core[56]: Access = 3614, Miss = 3614, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1942
	L1D_cache_core[57]: Access = 4030, Miss = 4030, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 719
	L1D_cache_core[58]: Access = 3482, Miss = 3482, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3526
	L1D_cache_core[59]: Access = 2656, Miss = 2656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5152
	L1D_total_cache_accesses = 413728
	L1D_total_cache_misses = 331056
	L1D_total_cache_miss_rate = 0.8002
	L1D_total_cache_pending_hits = 21550
	L1D_total_cache_reservation_fails = 3888571
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 161211
	L1C_total_cache_misses = 4244
	L1C_total_cache_miss_rate = 0.0263
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 47027
L1T_cache:
	L1T_total_cache_accesses = 431820
	L1T_total_cache_misses = 166055
	L1T_total_cache_miss_rate = 0.3845
	L1T_total_cache_pending_hits = 265765
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 58723
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21457
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 229637
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2572530
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 156967
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 4244
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 47027
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 265765
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 166055
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2399
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 93
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 101419
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1316041
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1375469
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6894
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 34997
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1493, 707, 707, 733, 707, 1139, 1165, 1137, 1124, 694, 1137, 1461, 692, 236, 720, 1009, 1152, 915, 681, 1367, 694, 441, 694, 893, 694, 389, 707, 1220, 681, 366, 694, 340, 1541, 302, 1111, 302, 1528, 263, 612, 262, 1011, 252, 638, 259, 507, 246, 949, 1068, 
gpgpu_n_tot_thrd_icount = 83561088
gpgpu_n_tot_w_icount = 2611284
gpgpu_n_stall_shd_mem = 5788838
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 229581
gpgpu_n_mem_write_global = 103839
gpgpu_n_mem_texture = 166055
gpgpu_n_mem_const = 2378
gpgpu_n_load_insn  = 4896754
gpgpu_n_store_insn = 248648
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 2061376
gpgpu_n_const_mem_insn = 2191488
gpgpu_n_param_mem_insn = 1602193
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 47027
gpgpu_stall_shd_mem[c_mem][bk_conf] = 47027
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4015461
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8780728	W0_Idle:2074022	W0_Scoreboard:19075395	W1:219350	W2:82172	W3:64532	W4:57149	W5:45940	W6:24410	W7:12400	W8:3684	W9:1389	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2100669
Warp Occupancy Distribution:
Stall:7321916	W0_Idle:1222913	W0_Scoreboard:1596748	W1:219350	W2:82172	W3:64532	W4:57149	W5:45940	W6:24410	W7:12400	W8:3684	W9:1389	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:194677
Warp Occupancy Distribution:
Stall:753965	W0_Idle:339266	W0_Scoreboard:8797357	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:956692
warp_utilization0: 0.080257
warp_utilization1: 0.065058
warp_utilization2: 0.088196
traffic_breakdown_coretomem[CONST_ACC_R] = 19024 {8:2378,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1836648 {8:229581,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4624504 {40:98068,72:1298,136:4473,}
traffic_breakdown_coretomem[INST_ACC_R] = 5440 {8:680,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 1328440 {8:166055,}
traffic_breakdown_memtocore[CONST_ACC_R] = 171216 {72:2378,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 31170656 {136:229196,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 828400 {8:103550,}
traffic_breakdown_memtocore[INST_ACC_R] = 92480 {136:680,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 22583480 {136:166055,}
maxmrqlatency = 1092 
maxdqlatency = 0 
maxmflatency = 5010 
averagemflatency = 631 
averagemflatency_1 = 769 
averagemflatency_2= 548 
averagemflatency_3 = 543 
averagemrqlatency_1 = 54 
averagemrqlatency_2 = 56 
averagemrqlatency_3 = 45 
max_icnt2mem_latency = 4462 
max_icnt2sh_latency = 271181 
mrq_lat_table:116488 	5433 	7035 	13957 	36593 	46317 	47472 	28657 	7240 	492 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	1756 	5635 	11585 	31770 	148177 	242780 	58862 	605 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	58283 	17215 	24042 	50619 	86563 	142366 	111964 	11030 	161 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	28258 	329360 	39406 	602 	3 	0 	0 	2 	1 	25 	120 	1304 	15521 	30054 	50253 	6269 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	103 	437 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        25        28        18        22        24        20        18        18        26        28        24        26        13        14        22        24 
dram[1]:        26        28        22        22        23        21        17        18        26        28        24        26        13        14        22        18 
dram[2]:        20        26        22        24        21        20        18        17        26        26        22        26        14        16        19        19 
dram[3]:        25        25        21        22        18        22        18        14        28        26        26        22        14        11        16        18 
dram[4]:        24        22        22        22        17        21        18        18        28        26        38        26        14        14        17        19 
dram[5]:        27        25        22        22        23        22        20        17        28        26        22        23        14        14        19        19 
maximum service time to same row:
dram[0]:      2909      4812      3849      3889      4147      3975      5514      8964      5487      5603      2883      3828      6928      5756      7744      7188 
dram[1]:      4561      5087      3421      3912      4026      3466      2327      7796      5597      5482      2019      3460      5706      6021      8377      7248 
dram[2]:      4553      4585      3679      3592      3685      2623      8694      6540      5422      5307      2977      2865      6194      5030      7627      8672 
dram[3]:      4932      5203      3839      3747      2797      3508      7834      4294      5315      5477      3454      3156      6169      5663      7221      9548 
dram[4]:      4688      3287      4190      3766      2582      3870      7334      6066      5399      4325      2928      3054      6535      6012      8146      7192 
dram[5]:      4754      3175      4120      3862      3626      3859      9047      7079      5369      4238      3754      2826      4847      6573      7779      7566 
average row accesses per activate:
dram[0]:  1.670234  1.644641  1.510016  1.504000  1.541144  1.560466  1.424967  1.419854  1.666667  1.613578  1.764988  1.780280  1.519157  1.515708  1.612934  1.594321 
dram[1]:  1.647427  1.609337  1.520652  1.576989  1.557445  1.550097  1.448960  1.427073  1.675589  1.630916  1.757711  1.748081  1.509675  1.536184  1.582198  1.590338 
dram[2]:  1.603042  1.636318  1.537181  1.519613  1.563800  1.533489  1.469018  1.436431  1.661522  1.644865  1.770109  1.823352  1.508364  1.520955  1.627169  1.579300 
dram[3]:  1.609305  1.636986  1.506797  1.523497  1.554706  1.554650  1.430077  1.470675  1.646801  1.631791  1.786761  1.772636  1.508933  1.492565  1.572423  1.615602 
dram[4]:  1.627576  1.639083  1.511918  1.529212  1.535404  1.570014  1.438643  1.454889  1.645907  1.653620  1.766921  1.799598  1.499534  1.507952  1.597256  1.618017 
dram[5]:  1.613193  1.620863  1.521810  1.522941  1.549038  1.552297  1.425112  1.437083  1.618950  1.686790  1.816357  1.772095  1.512385  1.507075  1.593934  1.615747 
average row locality = 309687/195481 = 1.584231
average row locality_1 = 142556/75020 = 1.900240
average row locality_2 = 86847/60767 = 1.429180
average row locality_3 = 80284/59694 = 1.344926
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2575      2512      2375      2399      2667      2576      2906      2816      2650      2504      2557      2488      2601      2568      2722      2658 
dram[1]:      2709      2618      2348      2325      2722      2588      2745      2684      2411      2523      2465      2538      2836      2678      2865      2651 
dram[2]:      2570      2543      2327      2410      2638      2631      2774      2807      2461      2551      2459      2481      2653      2592      2580      2631 
dram[3]:      2556      2671      2349      2373      2609      2609      2666      2671      2344      2549      2426      2434      2589      2724      2778      2810 
dram[4]:      2612      2610      2369      2290      2696      2697      2922      2778      2620      2681      2545      2452      2672      2611      2639      2565 
dram[5]:      2570      2563      2380      2345      2659      2578      2846      2696      2499      2540      2557      2479      2713      2719      2909      2796 
total reads: 249154
bank skew: 2922/2290 = 1.28
chip skew: 41849/41108 = 1.02
number of total write accesses:
dram[0]:       702       649       414       421       648       637       313       303       706       658      1123      1069       571       568       670       655 
dram[1]:       716       657       450       430       667       599       321       310       719       716      1068      1105       597       591       619       641 
dram[2]:       697       710       443       418       671       643       308       300       661       668      1106      1142       593       529       702       665 
dram[3]:       661       675       422       415       645       634       320       313       668       695      1110      1091       536       488       609       628 
dram[4]:       705       678       422       406       665       633       302       302       657       699      1162      1131       549       518       621       650 
dram[5]:       658       669       411       410       642       598       332       319       645       729      1152      1090       584       476       612       632 
total reads: 60538
bank skew: 1162/300 = 3.87
chip skew: 10256/9910 = 1.03
average mf latency per bank:
dram[0]:       1150      1156      1184      1193      1178      1203      1014       993       684       670       744       765      1139      1139       884       850
dram[1]:       1210      1155      1223      1158      1237      1260      1167      1110       735       717       829       808      1245      1155      1039       930
dram[2]:       1057      1178      1134      1221      1155      1208       959      1019       629       693       706       793      1063      1452       806       884
dram[3]:       1072      1256      1115      1583      1185      1309      1005      1126       627       745       760       858      1110      1315       863      1009
dram[4]:       1158      1161      1203      1206      1230      1186      1032      1013       714       683       772       756      1123      1125       878       876
dram[5]:       1182      1142      1182      1182      1313      1270      1083      1056       716       669       808       797      1159      1248       944       922
maximum mf latency per bank:
dram[0]:       2928      4676      2536      2818      2313      2997      2414      2270      3265      2461      3448      3642      2269      2497      2190      2313
dram[1]:       3102      4026      3667      3712      2567      2232      2575      2722      2960      2525      3823      2397      2735      3497      3367      2335
dram[2]:       4252      2760      3181      2353      2410      2825      2505      2415      2435      4137      3729      3632      2492      2990      3060      2995
dram[3]:       3398      3857      3096      2895      2158      4001      3050      3618      4168      3193      2911      4382      2359      3045      2055      2439
dram[4]:       3831      2465      3173      3776      4337      2928      2182      2038      2497      3214      3946      2477      2838      2419      2266      3525
dram[5]:       2599      3335      3351      3220      2968      2394      3487      2530      5010      3245      4420      3814      2871      3267      3931      3174
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=357959 n_nop=195576 n_act=32661 n_pre=32649 n_req=48366 n_req_1=10764 n_req_2=9636 n_req_3=27966 n_rd=83140 n_write=13933 bw_util=0.5053 bw_util_1=0.1039 bw_util_2=0.09166 bw_util_3=0.3098 blp=7.015119 blp_1= 2.194554 blp_2= 2.090871 blp_3= 3.608661
 n_activity=340652 dram_eff=0.531 dram_eff_1=0.1091 dram_eff_2=0.09632 dram_eff_3=0.3256
bk0: 5150a 217173i bk1: 5024a 223582i bk2: 4750a 241683i bk3: 4798a 239192i bk4: 5334a 209614i bk5: 5152a 213127i bk6: 5812a 218951i bk7: 5630a 218884i bk8: 5298a 216520i bk9: 5006a 218107i bk10: 5114a 180487i bk11: 4976a 187178i bk12: 5202a 212307i bk13: 5136a 210862i bk14: 5442a 197775i bk15: 5316a 196404i 
bw_dist = 0.104	0.092	0.310	0.446	0.048
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.11559
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=357959 n_nop=194960 n_act=32770 n_pre=32754 n_req=48566 n_req_1=9937 n_req_2=10706 n_req_3=27923 n_rd=83404 n_write=14071 bw_util=0.5072 bw_util_1=0.09415 bw_util_2=0.1036 bw_util_3=0.3095 blp=7.124451 blp_1= 2.107411 blp_2= 2.200746 blp_3= 3.602512
 n_activity=340542 dram_eff=0.5332 dram_eff_1=0.09897 dram_eff_2=0.1089 dram_eff_3=0.3253
bk0: 5418a 210240i bk1: 5236a 214377i bk2: 4696a 239334i bk3: 4648a 242308i bk4: 5442a 210040i bk5: 5176a 211568i bk6: 5490a 222245i bk7: 5368a 223932i bk8: 4822a 218654i bk9: 5044a 214484i bk10: 4930a 184172i bk11: 5074a 179183i bk12: 5672a 198845i bk13: 5356a 201886i bk14: 5730a 193254i bk15: 5302a 195823i 
bw_dist = 0.094	0.104	0.309	0.444	0.049
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.54539
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=357959 n_nop=196991 n_act=32347 n_pre=32331 n_req=48035 n_req_1=10299 n_req_2=9798 n_req_3=27938 n_rd=82210 n_write=14080 bw_util=0.5008 bw_util_1=0.09853 bw_util_2=0.09278 bw_util_3=0.3095 blp=6.975787 blp_1= 2.130018 blp_2= 2.125908 blp_3= 3.586822
 n_activity=340489 dram_eff=0.5265 dram_eff_1=0.1036 dram_eff_2=0.09754 dram_eff_3=0.3254
bk0: 5140a 217308i bk1: 5086a 213732i bk2: 4654a 242870i bk3: 4820a 239114i bk4: 5276a 213291i bk5: 5262a 207681i bk6: 5546a 225561i bk7: 5614a 219109i bk8: 4920a 224060i bk9: 5102a 218313i bk10: 4916a 189104i bk11: 4962a 180128i bk12: 5306a 209443i bk13: 5184a 212393i bk14: 5160a 204446i bk15: 5262a 199629i 
bw_dist = 0.099	0.093	0.309	0.450	0.049
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.9727
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=357959 n_nop=197440 n_act=32298 n_pre=32282 n_req=47852 n_req_1=9911 n_req_2=10037 n_req_3=27904 n_rd=82312 n_write=13627 bw_util=0.5001 bw_util_1=0.09409 bw_util_2=0.09679 bw_util_3=0.3092 blp=6.912804 blp_1= 2.117114 blp_2= 2.108349 blp_3= 3.576185
 n_activity=339907 dram_eff=0.5267 dram_eff_1=0.09909 dram_eff_2=0.1019 dram_eff_3=0.3256
bk0: 5112a 221653i bk1: 5342a 214894i bk2: 4698a 244185i bk3: 4746a 241238i bk4: 5218a 212954i bk5: 5218a 210687i bk6: 5332a 227722i bk7: 5342a 224678i bk8: 4688a 229578i bk9: 5098a 212557i bk10: 4852a 189106i bk11: 4864a 188257i bk12: 5178a 216843i bk13: 5448a 211428i bk14: 5556a 202160i bk15: 5620a 193395i 
bw_dist = 0.094	0.097	0.309	0.449	0.050
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.0556
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=357959 n_nop=195189 n_act=32696 n_pre=32680 n_req=48577 n_req_1=11000 n_req_2=9637 n_req_3=27940 n_rd=83515 n_write=13879 bw_util=0.5075 bw_util_1=0.1063 bw_util_2=0.09162 bw_util_3=0.3096 blp=7.041502 blp_1= 2.185331 blp_2= 2.086474 blp_3= 3.575435
 n_activity=340167 dram_eff=0.534 dram_eff_1=0.1119 dram_eff_2=0.09641 dram_eff_3=0.3258
bk0: 5224a 215798i bk1: 5220a 217709i bk2: 4738a 240750i bk3: 4580a 246027i bk4: 5391a 207852i bk5: 5394a 208618i bk6: 5844a 218248i bk7: 5556a 219438i bk8: 5240a 218262i bk9: 5362a 213971i bk10: 5090a 177016i bk11: 4904a 180424i bk12: 5342a 207363i bk13: 5222a 212465i bk14: 5278a 204619i bk15: 5130a 204850i 
bw_dist = 0.106	0.092	0.310	0.443	0.050
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.3521
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=357959 n_nop=195207 n_act=32709 n_pre=32693 n_req=48610 n_req_1=10071 n_req_2=10734 n_req_3=27805 n_rd=83692 n_write=13658 bw_util=0.5082 bw_util_1=0.09584 bw_util_2=0.1042 bw_util_3=0.3082 blp=7.044828 blp_1= 2.151785 blp_2= 2.168128 blp_3= 3.591444
 n_activity=342406 dram_eff=0.5313 dram_eff_1=0.1002 dram_eff_2=0.1089 dram_eff_3=0.3222
bk0: 5140a 221655i bk1: 5124a 216794i bk2: 4760a 243231i bk3: 4690a 240808i bk4: 5318a 208360i bk5: 5156a 213093i bk6: 5692a 217562i bk7: 5392a 220190i bk8: 4998a 223098i bk9: 5080a 213965i bk10: 5114a 179490i bk11: 4958a 178533i bk12: 5426a 204769i bk13: 5438a 214178i bk14: 5818a 196028i bk15: 5588a 193248i 
bw_dist = 0.096	0.104	0.308	0.448	0.043
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.50057

========= L2 cache stats =========
L2_cache_bank[0]: Access = 41836, Miss = 21055, Miss_rate = 0.503, Pending_hits = 774, Reservation_fails = 13235
L2_cache_bank[1]: Access = 41232, Miss = 20522, Miss_rate = 0.498, Pending_hits = 731, Reservation_fails = 15663
L2_cache_bank[2]: Access = 42131, Miss = 21103, Miss_rate = 0.501, Pending_hits = 809, Reservation_fails = 20659
L2_cache_bank[3]: Access = 41592, Miss = 20606, Miss_rate = 0.495, Pending_hits = 750, Reservation_fails = 15627
L2_cache_bank[4]: Access = 41017, Miss = 20465, Miss_rate = 0.499, Pending_hits = 823, Reservation_fails = 11785
L2_cache_bank[5]: Access = 42804, Miss = 20649, Miss_rate = 0.482, Pending_hits = 801, Reservation_fails = 10854
L2_cache_bank[6]: Access = 41194, Miss = 20321, Miss_rate = 0.493, Pending_hits = 761, Reservation_fails = 12645
L2_cache_bank[7]: Access = 43148, Miss = 20845, Miss_rate = 0.483, Pending_hits = 803, Reservation_fails = 17653
L2_cache_bank[8]: Access = 41491, Miss = 21075, Miss_rate = 0.508, Pending_hits = 763, Reservation_fails = 17290
L2_cache_bank[9]: Access = 41562, Miss = 20685, Miss_rate = 0.498, Pending_hits = 823, Reservation_fails = 15832
L2_cache_bank[10]: Access = 42012, Miss = 21136, Miss_rate = 0.503, Pending_hits = 748, Reservation_fails = 17568
L2_cache_bank[11]: Access = 41994, Miss = 20716, Miss_rate = 0.493, Pending_hits = 785, Reservation_fails = 15649
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 41836, Miss = 21055 (0.503), PendingHit = 774 (0.0185)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 41232, Miss = 20522 (0.498), PendingHit = 731 (0.0177)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 42131, Miss = 21103 (0.501), PendingHit = 809 (0.0192)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 41592, Miss = 20606 (0.495), PendingHit = 750 (0.018)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 41017, Miss = 20465 (0.499), PendingHit = 823 (0.0201)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 42804, Miss = 20649 (0.482), PendingHit = 801 (0.0187)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 41194, Miss = 20321 (0.493), PendingHit = 761 (0.0185)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 43148, Miss = 20845 (0.483), PendingHit = 803 (0.0186)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 41491, Miss = 21075 (0.508), PendingHit = 763 (0.0184)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 41562, Miss = 20685 (0.498), PendingHit = 823 (0.0198)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 42012, Miss = 21136 (0.503), PendingHit = 748 (0.0178)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 41994, Miss = 20716 (0.493), PendingHit = 785 (0.0187)
L2 Cache Total Miss Rate = 0.496
Stream 1: L2 Cache Miss Rate = 0.458
Stream 2: L2 Cache Miss Rate = 0.521
Stream 3: L2 Cache Miss Rate = 0.485
Stream 1: Accesses  = 191282
Stream 1: Misses  = 87543
Stream 2: Accesses  = 155505
Stream 2: Misses  = 81002
Stream 3: Accesses  = 346508
Stream 3: Misses  = 168176
Stream 1+2: Accesses  = 346787
Stream 1+2: Misses  = 168545
Stream 1+2+3: Accesses  = 693295
Stream 1+2+3: Misses  = 336721
Total Accesses  = 502013
MPKI-CORES
CORE_L2MPKI_0	12.477
CORE_L2MPKI_1	12.450
CORE_L2MPKI_2	11.934
CORE_L2MPKI_3	13.380
CORE_L2MPKI_4	12.624
CORE_L2MPKI_5	11.931
CORE_L2MPKI_6	12.266
CORE_L2MPKI_7	12.557
CORE_L2MPKI_8	12.762
CORE_L2MPKI_9	12.316
CORE_L2MPKI_10	12.411
CORE_L2MPKI_11	11.580
CORE_L2MPKI_12	11.719
CORE_L2MPKI_13	11.516
CORE_L2MPKI_14	11.643
CORE_L2MPKI_15	12.507
CORE_L2MPKI_16	12.959
CORE_L2MPKI_17	13.303
CORE_L2MPKI_18	15.025
CORE_L2MPKI_19	11.254
CORE_L2MPKI_20	2.654
CORE_L2MPKI_21	2.577
CORE_L2MPKI_22	2.614
CORE_L2MPKI_23	2.697
CORE_L2MPKI_24	2.761
CORE_L2MPKI_25	2.968
CORE_L2MPKI_26	2.580
CORE_L2MPKI_27	2.639
CORE_L2MPKI_28	2.763
CORE_L2MPKI_29	2.690
CORE_L2MPKI_30	2.610
CORE_L2MPKI_31	2.539
CORE_L2MPKI_32	2.590
CORE_L2MPKI_33	3.292
CORE_L2MPKI_34	2.558
CORE_L2MPKI_35	2.579
CORE_L2MPKI_36	2.583
CORE_L2MPKI_37	2.873
CORE_L2MPKI_38	2.564
CORE_L2MPKI_39	2.566
CORE_L2MPKI_40	2.553
CORE_L2MPKI_41	3.135
CORE_L2MPKI_42	2.758
CORE_L2MPKI_43	2.577
CORE_L2MPKI_44	2.499
CORE_L2MPKI_45	2.559
CORE_L2MPKI_46	2.848
CORE_L2MPKI_47	2.783
CORE_L2MPKI_48	2.536
CORE_L2MPKI_49	2.550
CORE_L2MPKI_50	2.643
CORE_L2MPKI_51	2.539
CORE_L2MPKI_52	2.506
CORE_L2MPKI_53	2.767
CORE_L2MPKI_54	2.846
CORE_L2MPKI_55	2.860
CORE_L2MPKI_56	2.522
CORE_L2MPKI_57	2.549
CORE_L2MPKI_58	2.590
CORE_L2MPKI_59	3.441
Avg_MPKI_Stream1= 12.431
Avg_MPKI_Stream2= 2.685
Avg_MPKI_Stream3= 2.703
MISSES-CORES
CORE_MISSES_0	4503
CORE_MISSES_1	4572
CORE_MISSES_2	4377
CORE_MISSES_3	4460
CORE_MISSES_4	4499
CORE_MISSES_5	4310
CORE_MISSES_6	4382
CORE_MISSES_7	4385
CORE_MISSES_8	4319
CORE_MISSES_9	4344
CORE_MISSES_10	4364
CORE_MISSES_11	4078
CORE_MISSES_12	4121
CORE_MISSES_13	4307
CORE_MISSES_14	4278
CORE_MISSES_15	4450
CORE_MISSES_16	4629
CORE_MISSES_17	4382
CORE_MISSES_18	4448
CORE_MISSES_19	4335
CORE_MISSES_20	4122
CORE_MISSES_21	3843
CORE_MISSES_22	4383
CORE_MISSES_23	3701
CORE_MISSES_24	3997
CORE_MISSES_25	4745
CORE_MISSES_26	3962
CORE_MISSES_27	4006
CORE_MISSES_28	3776
CORE_MISSES_29	4046
CORE_MISSES_30	3994
CORE_MISSES_31	4366
CORE_MISSES_32	3886
CORE_MISSES_33	3880
CORE_MISSES_34	4533
CORE_MISSES_35	4026
CORE_MISSES_36	3939
CORE_MISSES_37	3959
CORE_MISSES_38	3965
CORE_MISSES_39	3873
CORE_MISSES_40	4380
CORE_MISSES_41	3917
CORE_MISSES_42	3515
CORE_MISSES_43	4119
CORE_MISSES_44	3856
CORE_MISSES_45	3982
CORE_MISSES_46	3981
CORE_MISSES_47	4351
CORE_MISSES_48	3893
CORE_MISSES_49	4290
CORE_MISSES_50	4084
CORE_MISSES_51	3719
CORE_MISSES_52	4334
CORE_MISSES_53	4464
CORE_MISSES_54	3989
CORE_MISSES_55	3750
CORE_MISSES_56	3910
CORE_MISSES_57	4366
CORE_MISSES_58	3819
CORE_MISSES_59	3914
L2_MISSES = 249178
L2_total_cache_accesses = 502013
L2_total_cache_misses = 249178
L2_total_cache_miss_rate = 0.4964
L2_total_cache_pending_hits = 9371
L2_total_cache_reservation_fails = 184460
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 40446
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 634
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 188212
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 125979
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 2009
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 237
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 132
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4019
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 137666
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 4868
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 23521
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 25723
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 62748
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3582
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37278
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 27062
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 595
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 50
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 35
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1677
L2_cache_data_port_util = 0.263
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2090339
icnt_total_pkts_simt_to_mem=621089
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =      13.0668
gpu_ipc_2 =      12.9822
gpu_ipc_3 =     222.9154
gpu_tot_sim_cycle_stream_1 = 271181
gpu_tot_sim_cycle_stream_2 = 271178
gpu_tot_sim_cycle_stream_3 = 270691
gpu_sim_insn_1 = 3543472
gpu_sim_insn_2 = 3520494
gpu_sim_insn_3 = 60341184
gpu_sim_cycle = 271182
gpu_sim_insn = 67405150
gpu_ipc =     248.5606
gpu_tot_sim_cycle = 271182
gpu_tot_sim_insn = 67405150
gpu_tot_ipc =     248.5606
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1287471
gpu_stall_icnt2sh    = 2039575
gpu_total_sim_rate=156392

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1382363
	L1I_total_cache_misses = 6894
	L1I_total_cache_miss_rate = 0.0050
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 34997
L1D_cache:
	L1D_cache_core[0]: Access = 14502, Miss = 10014, Miss_rate = 0.691, Pending_hits = 1081, Reservation_fails = 186831
	L1D_cache_core[1]: Access = 14191, Miss = 10004, Miss_rate = 0.705, Pending_hits = 1174, Reservation_fails = 186697
	L1D_cache_core[2]: Access = 13516, Miss = 9349, Miss_rate = 0.692, Pending_hits = 1076, Reservation_fails = 182153
	L1D_cache_core[3]: Access = 14254, Miss = 9818, Miss_rate = 0.689, Pending_hits = 1070, Reservation_fails = 188238
	L1D_cache_core[4]: Access = 13954, Miss = 9638, Miss_rate = 0.691, Pending_hits = 1109, Reservation_fails = 185941
	L1D_cache_core[5]: Access = 13395, Miss = 9244, Miss_rate = 0.690, Pending_hits = 1098, Reservation_fails = 186891
	L1D_cache_core[6]: Access = 13976, Miss = 9690, Miss_rate = 0.693, Pending_hits = 1083, Reservation_fails = 194306
	L1D_cache_core[7]: Access = 13779, Miss = 9633, Miss_rate = 0.699, Pending_hits = 1041, Reservation_fails = 192594
	L1D_cache_core[8]: Access = 13488, Miss = 9606, Miss_rate = 0.712, Pending_hits = 1131, Reservation_fails = 197506
	L1D_cache_core[9]: Access = 13286, Miss = 9437, Miss_rate = 0.710, Pending_hits = 1070, Reservation_fails = 184439
	L1D_cache_core[10]: Access = 13454, Miss = 9267, Miss_rate = 0.689, Pending_hits = 1045, Reservation_fails = 189045
	L1D_cache_core[11]: Access = 13024, Miss = 8975, Miss_rate = 0.689, Pending_hits = 1012, Reservation_fails = 190353
	L1D_cache_core[12]: Access = 12649, Miss = 8890, Miss_rate = 0.703, Pending_hits = 1055, Reservation_fails = 181544
	L1D_cache_core[13]: Access = 13481, Miss = 9187, Miss_rate = 0.681, Pending_hits = 1040, Reservation_fails = 180672
	L1D_cache_core[14]: Access = 12760, Miss = 9020, Miss_rate = 0.707, Pending_hits = 1082, Reservation_fails = 185671
	L1D_cache_core[15]: Access = 13953, Miss = 9631, Miss_rate = 0.690, Pending_hits = 1041, Reservation_fails = 188632
	L1D_cache_core[16]: Access = 14119, Miss = 9654, Miss_rate = 0.684, Pending_hits = 1084, Reservation_fails = 193201
	L1D_cache_core[17]: Access = 13202, Miss = 9174, Miss_rate = 0.695, Pending_hits = 1055, Reservation_fails = 186193
	L1D_cache_core[18]: Access = 13519, Miss = 9594, Miss_rate = 0.710, Pending_hits = 1090, Reservation_fails = 198108
	L1D_cache_core[19]: Access = 13448, Miss = 9453, Miss_rate = 0.703, Pending_hits = 1113, Reservation_fails = 183709
	L1D_cache_core[20]: Access = 3679, Miss = 3679, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4176
	L1D_cache_core[21]: Access = 3481, Miss = 3481, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1750
	L1D_cache_core[22]: Access = 3925, Miss = 3925, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1524
	L1D_cache_core[23]: Access = 3220, Miss = 3220, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5506
	L1D_cache_core[24]: Access = 3400, Miss = 3400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3156
	L1D_cache_core[25]: Access = 3768, Miss = 3768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3631
	L1D_cache_core[26]: Access = 3602, Miss = 3602, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3362
	L1D_cache_core[27]: Access = 3558, Miss = 3558, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2088
	L1D_cache_core[28]: Access = 3206, Miss = 3206, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3461
	L1D_cache_core[29]: Access = 3528, Miss = 3528, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3890
	L1D_cache_core[30]: Access = 3591, Miss = 3591, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3182
	L1D_cache_core[31]: Access = 4029, Miss = 4029, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 57
	L1D_cache_core[32]: Access = 3502, Miss = 3502, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2682
	L1D_cache_core[33]: Access = 2783, Miss = 2783, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5481
	L1D_cache_core[34]: Access = 4157, Miss = 4157, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 214
	L1D_cache_core[35]: Access = 3682, Miss = 3682, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2506
	L1D_cache_core[36]: Access = 3587, Miss = 3587, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2554
	L1D_cache_core[37]: Access = 3321, Miss = 3321, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6256
	L1D_cache_core[38]: Access = 3618, Miss = 3618, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2007
	L1D_cache_core[39]: Access = 3526, Miss = 3526, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4540
	L1D_cache_core[40]: Access = 4040, Miss = 4040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1286
	L1D_cache_core[41]: Access = 2947, Miss = 2947, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6358
	L1D_cache_core[42]: Access = 3060, Miss = 3060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8808
	L1D_cache_core[43]: Access = 3752, Miss = 3752, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 929
	L1D_cache_core[44]: Access = 3610, Miss = 3610, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2543
	L1D_cache_core[45]: Access = 3655, Miss = 3655, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2090
	L1D_cache_core[46]: Access = 3288, Miss = 3288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2872
	L1D_cache_core[47]: Access = 3664, Miss = 3664, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2076
	L1D_cache_core[48]: Access = 3628, Miss = 3628, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2969
	L1D_cache_core[49]: Access = 3927, Miss = 3927, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 844
	L1D_cache_core[50]: Access = 3619, Miss = 3619, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3262
	L1D_cache_core[51]: Access = 3433, Miss = 3433, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4336
	L1D_cache_core[52]: Access = 4067, Miss = 4067, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 141
	L1D_cache_core[53]: Access = 3759, Miss = 3759, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2297
	L1D_cache_core[54]: Access = 3314, Miss = 3314, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3772
	L1D_cache_core[55]: Access = 3070, Miss = 3070, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7902
	L1D_cache_core[56]: Access = 3614, Miss = 3614, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1942
	L1D_cache_core[57]: Access = 4030, Miss = 4030, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 719
	L1D_cache_core[58]: Access = 3482, Miss = 3482, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3526
	L1D_cache_core[59]: Access = 2656, Miss = 2656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5152
	L1D_total_cache_accesses = 413728
	L1D_total_cache_misses = 331056
	L1D_total_cache_miss_rate = 0.8002
	L1D_total_cache_pending_hits = 21550
	L1D_total_cache_reservation_fails = 3888571
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 161211
	L1C_total_cache_misses = 4244
	L1C_total_cache_miss_rate = 0.0263
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 47027
L1T_cache:
	L1T_total_cache_accesses = 431820
	L1T_total_cache_misses = 166055
	L1T_total_cache_miss_rate = 0.3845
	L1T_total_cache_pending_hits = 265765
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 58723
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21457
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 229637
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2572530
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 156967
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 4244
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 47027
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 265765
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 166055
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2399
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 93
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 101419
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1316041
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1375469
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6894
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 34997
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1493, 707, 707, 733, 707, 1139, 1165, 1137, 1124, 694, 1137, 1461, 692, 236, 720, 1009, 1152, 915, 681, 1367, 694, 441, 694, 893, 694, 389, 707, 1220, 681, 366, 694, 340, 1541, 302, 1111, 302, 1528, 263, 612, 262, 1011, 252, 638, 259, 507, 246, 949, 1068, 
gpgpu_n_tot_thrd_icount = 83561088
gpgpu_n_tot_w_icount = 2611284
gpgpu_n_stall_shd_mem = 5788838
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 229581
gpgpu_n_mem_write_global = 103839
gpgpu_n_mem_texture = 166055
gpgpu_n_mem_const = 2378
gpgpu_n_load_insn  = 4896754
gpgpu_n_store_insn = 248648
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 2061376
gpgpu_n_const_mem_insn = 2191488
gpgpu_n_param_mem_insn = 1602193
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 47027
gpgpu_stall_shd_mem[c_mem][bk_conf] = 47027
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4015461
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8780728	W0_Idle:2074022	W0_Scoreboard:19075395	W1:219350	W2:82172	W3:64532	W4:57149	W5:45940	W6:24410	W7:12400	W8:3684	W9:1389	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2100669
Warp Occupancy Distribution:
Stall:7321916	W0_Idle:1222913	W0_Scoreboard:1596748	W1:219350	W2:82172	W3:64532	W4:57149	W5:45940	W6:24410	W7:12400	W8:3684	W9:1389	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:194677
Warp Occupancy Distribution:
Stall:753965	W0_Idle:339266	W0_Scoreboard:8797357	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:956692
warp_utilization0: 0.080257
warp_utilization1: 0.065058
warp_utilization2: 0.088196
traffic_breakdown_coretomem[CONST_ACC_R] = 19024 {8:2378,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1836648 {8:229581,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4624504 {40:98068,72:1298,136:4473,}
traffic_breakdown_coretomem[INST_ACC_R] = 5440 {8:680,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 1328440 {8:166055,}
traffic_breakdown_memtocore[CONST_ACC_R] = 171216 {72:2378,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 31170656 {136:229196,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 828400 {8:103550,}
traffic_breakdown_memtocore[INST_ACC_R] = 92480 {136:680,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 22583480 {136:166055,}
maxmrqlatency = 1092 
maxdqlatency = 0 
maxmflatency = 5010 
averagemflatency = 631 
averagemflatency_1 = 769 
averagemflatency_2= 548 
averagemflatency_3 = 543 
averagemrqlatency_1 = 54 
averagemrqlatency_2 = 56 
averagemrqlatency_3 = 45 
max_icnt2mem_latency = 4462 
max_icnt2sh_latency = 271181 
mrq_lat_table:116488 	5433 	7035 	13957 	36593 	46317 	47472 	28657 	7240 	492 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	1756 	5635 	11585 	31770 	148177 	242780 	58862 	605 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	58283 	17215 	24042 	50619 	86563 	142366 	111964 	11030 	161 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	28258 	329360 	39406 	602 	3 	0 	0 	2 	1 	25 	120 	1304 	15521 	30054 	50253 	6269 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	103 	437 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        25        28        18        22        24        20        18        18        26        28        24        26        13        14        22        24 
dram[1]:        26        28        22        22        23        21        17        18        26        28        24        26        13        14        22        18 
dram[2]:        20        26        22        24        21        20        18        17        26        26        22        26        14        16        19        19 
dram[3]:        25        25        21        22        18        22        18        14        28        26        26        22        14        11        16        18 
dram[4]:        24        22        22        22        17        21        18        18        28        26        38        26        14        14        17        19 
dram[5]:        27        25        22        22        23        22        20        17        28        26        22        23        14        14        19        19 
maximum service time to same row:
dram[0]:      2909      4812      3849      3889      4147      3975      5514      8964      5487      5603      2883      3828      6928      5756      7744      7188 
dram[1]:      4561      5087      3421      3912      4026      3466      2327      7796      5597      5482      2019      3460      5706      6021      8377      7248 
dram[2]:      4553      4585      3679      3592      3685      2623      8694      6540      5422      5307      2977      2865      6194      5030      7627      8672 
dram[3]:      4932      5203      3839      3747      2797      3508      7834      4294      5315      5477      3454      3156      6169      5663      7221      9548 
dram[4]:      4688      3287      4190      3766      2582      3870      7334      6066      5399      4325      2928      3054      6535      6012      8146      7192 
dram[5]:      4754      3175      4120      3862      3626      3859      9047      7079      5369      4238      3754      2826      4847      6573      7779      7566 
average row accesses per activate:
dram[0]:  1.670234  1.644641  1.510016  1.504000  1.541144  1.560466  1.424967  1.419854  1.666667  1.613578  1.764988  1.780280  1.519157  1.515708  1.612934  1.594321 
dram[1]:  1.647427  1.609337  1.520652  1.576989  1.557445  1.550097  1.448960  1.427073  1.675589  1.630916  1.757711  1.748081  1.509675  1.536184  1.582198  1.590338 
dram[2]:  1.603042  1.636318  1.537181  1.519613  1.563800  1.533489  1.469018  1.436431  1.661522  1.644865  1.770109  1.823352  1.508364  1.520955  1.627169  1.579300 
dram[3]:  1.609305  1.636986  1.506797  1.523497  1.554706  1.554650  1.430077  1.470675  1.646801  1.631791  1.786761  1.772636  1.508933  1.492565  1.572423  1.615602 
dram[4]:  1.627576  1.639083  1.511918  1.529212  1.535404  1.570014  1.438643  1.454889  1.645907  1.653620  1.766921  1.799598  1.499534  1.507952  1.597256  1.618017 
dram[5]:  1.613193  1.620863  1.521810  1.522941  1.549038  1.552297  1.425112  1.437083  1.618950  1.686790  1.816357  1.772095  1.512385  1.507075  1.593934  1.615747 
average row locality = 309687/195481 = 1.584231
average row locality_1 = 142556/75020 = 1.900240
average row locality_2 = 86847/60767 = 1.429180
average row locality_3 = 80284/59694 = 1.344926
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2575      2512      2375      2399      2667      2576      2906      2816      2650      2504      2557      2488      2601      2568      2722      2658 
dram[1]:      2709      2618      2348      2325      2722      2588      2745      2684      2411      2523      2465      2538      2836      2678      2865      2651 
dram[2]:      2570      2543      2327      2410      2638      2631      2774      2807      2461      2551      2459      2481      2653      2592      2580      2631 
dram[3]:      2556      2671      2349      2373      2609      2609      2666      2671      2344      2549      2426      2434      2589      2724      2778      2810 
dram[4]:      2612      2610      2369      2290      2696      2697      2922      2778      2620      2681      2545      2452      2672      2611      2639      2565 
dram[5]:      2570      2563      2380      2345      2659      2578      2846      2696      2499      2540      2557      2479      2713      2719      2909      2796 
total reads: 249154
bank skew: 2922/2290 = 1.28
chip skew: 41849/41108 = 1.02
number of total write accesses:
dram[0]:       702       649       414       421       648       637       313       303       706       658      1123      1069       571       568       670       655 
dram[1]:       716       657       450       430       667       599       321       310       719       716      1068      1105       597       591       619       641 
dram[2]:       697       710       443       418       671       643       308       300       661       668      1106      1142       593       529       702       665 
dram[3]:       661       675       422       415       645       634       320       313       668       695      1110      1091       536       488       609       628 
dram[4]:       705       678       422       406       665       633       302       302       657       699      1162      1131       549       518       621       650 
dram[5]:       658       669       411       410       642       598       332       319       645       729      1152      1090       584       476       612       632 
total reads: 60538
bank skew: 1162/300 = 3.87
chip skew: 10256/9910 = 1.03
average mf latency per bank:
dram[0]:       1150      1156      1184      1193      1178      1203      1014       993       684       670       744       765      1139      1139       884       850
dram[1]:       1210      1155      1223      1158      1237      1260      1167      1110       735       717       829       808      1245      1155      1039       930
dram[2]:       1057      1178      1134      1221      1155      1208       959      1019       629       693       706       793      1063      1452       806       884
dram[3]:       1072      1256      1115      1583      1185      1309      1005      1126       627       745       760       858      1110      1315       863      1009
dram[4]:       1158      1161      1203      1206      1230      1186      1032      1013       714       683       772       756      1123      1125       878       876
dram[5]:       1182      1142      1182      1182      1313      1270      1083      1056       716       669       808       797      1159      1248       944       922
maximum mf latency per bank:
dram[0]:       2928      4676      2536      2818      2313      2997      2414      2270      3265      2461      3448      3642      2269      2497      2190      2313
dram[1]:       3102      4026      3667      3712      2567      2232      2575      2722      2960      2525      3823      2397      2735      3497      3367      2335
dram[2]:       4252      2760      3181      2353      2410      2825      2505      2415      2435      4137      3729      3632      2492      2990      3060      2995
dram[3]:       3398      3857      3096      2895      2158      4001      3050      3618      4168      3193      2911      4382      2359      3045      2055      2439
dram[4]:       3831      2465      3173      3776      4337      2928      2182      2038      2497      3214      3946      2477      2838      2419      2266      3525
dram[5]:       2599      3335      3351      3220      2968      2394      3487      2530      5010      3245      4420      3814      2871      3267      3931      3174
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=357959 n_nop=195576 n_act=32661 n_pre=32649 n_req=48366 n_req_1=10764 n_req_2=9636 n_req_3=27966 n_rd=83140 n_write=13933 bw_util=0.5053 bw_util_1=0.1039 bw_util_2=0.09166 bw_util_3=0.3098 blp=7.015119 blp_1= 2.194554 blp_2= 2.090871 blp_3= 3.608661
 n_activity=340652 dram_eff=0.531 dram_eff_1=0.1091 dram_eff_2=0.09632 dram_eff_3=0.3256
bk0: 5150a 217173i bk1: 5024a 223582i bk2: 4750a 241683i bk3: 4798a 239192i bk4: 5334a 209614i bk5: 5152a 213127i bk6: 5812a 218951i bk7: 5630a 218884i bk8: 5298a 216520i bk9: 5006a 218107i bk10: 5114a 180487i bk11: 4976a 187178i bk12: 5202a 212307i bk13: 5136a 210862i bk14: 5442a 197775i bk15: 5316a 196404i 
bw_dist = 0.104	0.092	0.310	0.446	0.048
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.11559
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=357959 n_nop=194960 n_act=32770 n_pre=32754 n_req=48566 n_req_1=9937 n_req_2=10706 n_req_3=27923 n_rd=83404 n_write=14071 bw_util=0.5072 bw_util_1=0.09415 bw_util_2=0.1036 bw_util_3=0.3095 blp=7.124451 blp_1= 2.107411 blp_2= 2.200746 blp_3= 3.602512
 n_activity=340542 dram_eff=0.5332 dram_eff_1=0.09897 dram_eff_2=0.1089 dram_eff_3=0.3253
bk0: 5418a 210240i bk1: 5236a 214377i bk2: 4696a 239334i bk3: 4648a 242308i bk4: 5442a 210040i bk5: 5176a 211568i bk6: 5490a 222245i bk7: 5368a 223932i bk8: 4822a 218654i bk9: 5044a 214484i bk10: 4930a 184172i bk11: 5074a 179183i bk12: 5672a 198845i bk13: 5356a 201886i bk14: 5730a 193254i bk15: 5302a 195823i 
bw_dist = 0.094	0.104	0.309	0.444	0.049
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.54539
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=357959 n_nop=196991 n_act=32347 n_pre=32331 n_req=48035 n_req_1=10299 n_req_2=9798 n_req_3=27938 n_rd=82210 n_write=14080 bw_util=0.5008 bw_util_1=0.09853 bw_util_2=0.09278 bw_util_3=0.3095 blp=6.975787 blp_1= 2.130018 blp_2= 2.125908 blp_3= 3.586822
 n_activity=340489 dram_eff=0.5265 dram_eff_1=0.1036 dram_eff_2=0.09754 dram_eff_3=0.3254
bk0: 5140a 217308i bk1: 5086a 213732i bk2: 4654a 242870i bk3: 4820a 239114i bk4: 5276a 213291i bk5: 5262a 207681i bk6: 5546a 225561i bk7: 5614a 219109i bk8: 4920a 224060i bk9: 5102a 218313i bk10: 4916a 189104i bk11: 4962a 180128i bk12: 5306a 209443i bk13: 5184a 212393i bk14: 5160a 204446i bk15: 5262a 199629i 
bw_dist = 0.099	0.093	0.309	0.450	0.049
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.9727
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=357959 n_nop=197440 n_act=32298 n_pre=32282 n_req=47852 n_req_1=9911 n_req_2=10037 n_req_3=27904 n_rd=82312 n_write=13627 bw_util=0.5001 bw_util_1=0.09409 bw_util_2=0.09679 bw_util_3=0.3092 blp=6.912804 blp_1= 2.117114 blp_2= 2.108349 blp_3= 3.576185
 n_activity=339907 dram_eff=0.5267 dram_eff_1=0.09909 dram_eff_2=0.1019 dram_eff_3=0.3256
bk0: 5112a 221653i bk1: 5342a 214894i bk2: 4698a 244185i bk3: 4746a 241238i bk4: 5218a 212954i bk5: 5218a 210687i bk6: 5332a 227722i bk7: 5342a 224678i bk8: 4688a 229578i bk9: 5098a 212557i bk10: 4852a 189106i bk11: 4864a 188257i bk12: 5178a 216843i bk13: 5448a 211428i bk14: 5556a 202160i bk15: 5620a 193395i 
bw_dist = 0.094	0.097	0.309	0.449	0.050
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.0556
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=357959 n_nop=195189 n_act=32696 n_pre=32680 n_req=48577 n_req_1=11000 n_req_2=9637 n_req_3=27940 n_rd=83515 n_write=13879 bw_util=0.5075 bw_util_1=0.1063 bw_util_2=0.09162 bw_util_3=0.3096 blp=7.041502 blp_1= 2.185331 blp_2= 2.086474 blp_3= 3.575435
 n_activity=340167 dram_eff=0.534 dram_eff_1=0.1119 dram_eff_2=0.09641 dram_eff_3=0.3258
bk0: 5224a 215798i bk1: 5220a 217709i bk2: 4738a 240750i bk3: 4580a 246027i bk4: 5391a 207852i bk5: 5394a 208618i bk6: 5844a 218248i bk7: 5556a 219438i bk8: 5240a 218262i bk9: 5362a 213971i bk10: 5090a 177016i bk11: 4904a 180424i bk12: 5342a 207363i bk13: 5222a 212465i bk14: 5278a 204619i bk15: 5130a 204850i 
bw_dist = 0.106	0.092	0.310	0.443	0.050
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.3521
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=357959 n_nop=195207 n_act=32709 n_pre=32693 n_req=48610 n_req_1=10071 n_req_2=10734 n_req_3=27805 n_rd=83692 n_write=13658 bw_util=0.5082 bw_util_1=0.09584 bw_util_2=0.1042 bw_util_3=0.3082 blp=7.044828 blp_1= 2.151785 blp_2= 2.168128 blp_3= 3.591444
 n_activity=342406 dram_eff=0.5313 dram_eff_1=0.1002 dram_eff_2=0.1089 dram_eff_3=0.3222
bk0: 5140a 221655i bk1: 5124a 216794i bk2: 4760a 243231i bk3: 4690a 240808i bk4: 5318a 208360i bk5: 5156a 213093i bk6: 5692a 217562i bk7: 5392a 220190i bk8: 4998a 223098i bk9: 5080a 213965i bk10: 5114a 179490i bk11: 4958a 178533i bk12: 5426a 204769i bk13: 5438a 214178i bk14: 5818a 196028i bk15: 5588a 193248i 
bw_dist = 0.096	0.104	0.308	0.448	0.043
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.50057

========= L2 cache stats =========
L2_cache_bank[0]: Access = 41836, Miss = 21055, Miss_rate = 0.503, Pending_hits = 774, Reservation_fails = 13235
L2_cache_bank[1]: Access = 41232, Miss = 20522, Miss_rate = 0.498, Pending_hits = 731, Reservation_fails = 15663
L2_cache_bank[2]: Access = 42131, Miss = 21103, Miss_rate = 0.501, Pending_hits = 809, Reservation_fails = 20659
L2_cache_bank[3]: Access = 41592, Miss = 20606, Miss_rate = 0.495, Pending_hits = 750, Reservation_fails = 15627
L2_cache_bank[4]: Access = 41017, Miss = 20465, Miss_rate = 0.499, Pending_hits = 823, Reservation_fails = 11785
L2_cache_bank[5]: Access = 42804, Miss = 20649, Miss_rate = 0.482, Pending_hits = 801, Reservation_fails = 10854
L2_cache_bank[6]: Access = 41194, Miss = 20321, Miss_rate = 0.493, Pending_hits = 761, Reservation_fails = 12645
L2_cache_bank[7]: Access = 43148, Miss = 20845, Miss_rate = 0.483, Pending_hits = 803, Reservation_fails = 17653
L2_cache_bank[8]: Access = 41491, Miss = 21075, Miss_rate = 0.508, Pending_hits = 763, Reservation_fails = 17290
L2_cache_bank[9]: Access = 41562, Miss = 20685, Miss_rate = 0.498, Pending_hits = 823, Reservation_fails = 15832
L2_cache_bank[10]: Access = 42012, Miss = 21136, Miss_rate = 0.503, Pending_hits = 748, Reservation_fails = 17568
L2_cache_bank[11]: Access = 41994, Miss = 20716, Miss_rate = 0.493, Pending_hits = 785, Reservation_fails = 15649
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 41836, Miss = 21055 (0.503), PendingHit = 774 (0.0185)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 41232, Miss = 20522 (0.498), PendingHit = 731 (0.0177)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 42131, Miss = 21103 (0.501), PendingHit = 809 (0.0192)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 41592, Miss = 20606 (0.495), PendingHit = 750 (0.018)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 41017, Miss = 20465 (0.499), PendingHit = 823 (0.0201)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 42804, Miss = 20649 (0.482), PendingHit = 801 (0.0187)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 41194, Miss = 20321 (0.493), PendingHit = 761 (0.0185)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 43148, Miss = 20845 (0.483), PendingHit = 803 (0.0186)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 41491, Miss = 21075 (0.508), PendingHit = 763 (0.0184)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 41562, Miss = 20685 (0.498), PendingHit = 823 (0.0198)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 42012, Miss = 21136 (0.503), PendingHit = 748 (0.0178)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 41994, Miss = 20716 (0.493), PendingHit = 785 (0.0187)
L2 Cache Total Miss Rate = 0.496
Stream 1: L2 Cache Miss Rate = 0.458
Stream 2: L2 Cache Miss Rate = 0.521
Stream 3: L2 Cache Miss Rate = 0.485
Stream 1: Accesses  = 191282
Stream 1: Misses  = 87543
Stream 2: Accesses  = 155505
Stream 2: Misses  = 81002
Stream 3: Accesses  = 346508
Stream 3: Misses  = 168176
Stream 1+2: Accesses  = 346787
Stream 1+2: Misses  = 168545
Stream 1+2+3: Accesses  = 693295
Stream 1+2+3: Misses  = 336721
Total Accesses  = 502013
MPKI-CORES
CORE_L2MPKI_0	12.477
CORE_L2MPKI_1	12.450
CORE_L2MPKI_2	11.934
CORE_L2MPKI_3	13.380
CORE_L2MPKI_4	12.624
CORE_L2MPKI_5	11.931
CORE_L2MPKI_6	12.266
CORE_L2MPKI_7	12.557
CORE_L2MPKI_8	12.762
CORE_L2MPKI_9	12.316
CORE_L2MPKI_10	12.411
CORE_L2MPKI_11	11.580
CORE_L2MPKI_12	11.719
CORE_L2MPKI_13	11.516
CORE_L2MPKI_14	11.643
CORE_L2MPKI_15	12.507
CORE_L2MPKI_16	12.959
CORE_L2MPKI_17	13.303
CORE_L2MPKI_18	15.025
CORE_L2MPKI_19	11.254
CORE_L2MPKI_20	2.654
CORE_L2MPKI_21	2.577
CORE_L2MPKI_22	2.614
CORE_L2MPKI_23	2.697
CORE_L2MPKI_24	2.761
CORE_L2MPKI_25	2.968
CORE_L2MPKI_26	2.580
CORE_L2MPKI_27	2.639
CORE_L2MPKI_28	2.763
CORE_L2MPKI_29	2.690
CORE_L2MPKI_30	2.610
CORE_L2MPKI_31	2.539
CORE_L2MPKI_32	2.590
CORE_L2MPKI_33	3.292
CORE_L2MPKI_34	2.558
CORE_L2MPKI_35	2.579
CORE_L2MPKI_36	2.583
CORE_L2MPKI_37	2.873
CORE_L2MPKI_38	2.564
CORE_L2MPKI_39	2.566
CORE_L2MPKI_40	2.553
CORE_L2MPKI_41	3.135
CORE_L2MPKI_42	2.758
CORE_L2MPKI_43	2.577
CORE_L2MPKI_44	2.499
CORE_L2MPKI_45	2.559
CORE_L2MPKI_46	2.848
CORE_L2MPKI_47	2.783
CORE_L2MPKI_48	2.536
CORE_L2MPKI_49	2.550
CORE_L2MPKI_50	2.643
CORE_L2MPKI_51	2.539
CORE_L2MPKI_52	2.506
CORE_L2MPKI_53	2.767
CORE_L2MPKI_54	2.846
CORE_L2MPKI_55	2.860
CORE_L2MPKI_56	2.522
CORE_L2MPKI_57	2.549
CORE_L2MPKI_58	2.590
CORE_L2MPKI_59	3.441
Avg_MPKI_Stream1= 12.431
Avg_MPKI_Stream2= 2.685
Avg_MPKI_Stream3= 2.703
MISSES-CORES
CORE_MISSES_0	4503
CORE_MISSES_1	4572
CORE_MISSES_2	4377
CORE_MISSES_3	4460
CORE_MISSES_4	4499
CORE_MISSES_5	4310
CORE_MISSES_6	4382
CORE_MISSES_7	4385
CORE_MISSES_8	4319
CORE_MISSES_9	4344
CORE_MISSES_10	4364
CORE_MISSES_11	4078
CORE_MISSES_12	4121
CORE_MISSES_13	4307
CORE_MISSES_14	4278
CORE_MISSES_15	4450
CORE_MISSES_16	4629
CORE_MISSES_17	4382
CORE_MISSES_18	4448
CORE_MISSES_19	4335
CORE_MISSES_20	4122
CORE_MISSES_21	3843
CORE_MISSES_22	4383
CORE_MISSES_23	3701
CORE_MISSES_24	3997
CORE_MISSES_25	4745
CORE_MISSES_26	3962
CORE_MISSES_27	4006
CORE_MISSES_28	3776
CORE_MISSES_29	4046
CORE_MISSES_30	3994
CORE_MISSES_31	4366
CORE_MISSES_32	3886
CORE_MISSES_33	3880
CORE_MISSES_34	4533
CORE_MISSES_35	4026
CORE_MISSES_36	3939
CORE_MISSES_37	3959
CORE_MISSES_38	3965
CORE_MISSES_39	3873
CORE_MISSES_40	4380
CORE_MISSES_41	3917
CORE_MISSES_42	3515
CORE_MISSES_43	4119
CORE_MISSES_44	3856
CORE_MISSES_45	3982
CORE_MISSES_46	3981
CORE_MISSES_47	4351
CORE_MISSES_48	3893
CORE_MISSES_49	4290
CORE_MISSES_50	4084
CORE_MISSES_51	3719
CORE_MISSES_52	4334
CORE_MISSES_53	4464
CORE_MISSES_54	3989
CORE_MISSES_55	3750
CORE_MISSES_56	3910
CORE_MISSES_57	4366
CORE_MISSES_58	3819
CORE_MISSES_59	3914
L2_MISSES = 249178
L2_total_cache_accesses = 502013
L2_total_cache_misses = 249178
L2_total_cache_miss_rate = 0.4964
L2_total_cache_pending_hits = 9371
L2_total_cache_reservation_fails = 184460
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 40446
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 634
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 188212
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 125979
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 2009
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 237
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 132
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4019
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 137666
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 4868
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 23521
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 25723
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 62748
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3582
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37278
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 27062
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 595
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 50
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 35
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1677
L2_cache_data_port_util = 0.263
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2090339
icnt_total_pkts_simt_to_mem=621089
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       9.7925
gpu_ipc_2 =       9.7316
gpu_ipc_3 =     218.7458
gpu_tot_sim_cycle_stream_1 = 414268
gpu_tot_sim_cycle_stream_2 = 413835
gpu_tot_sim_cycle_stream_3 = 413776
gpu_sim_insn_1 = 4056702
gpu_sim_insn_2 = 4027290
gpu_sim_insn_3 = 90511776
gpu_sim_cycle = 414269
gpu_sim_insn = 98595768
gpu_ipc =     237.9994
gpu_tot_sim_cycle = 414269
gpu_tot_sim_insn = 98595768
gpu_tot_ipc =     237.9994
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1998811
gpu_stall_icnt2sh    = 3133061
gpu_total_sim_rate=150069

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2014214
	L1I_total_cache_misses = 8047
	L1I_total_cache_miss_rate = 0.0040
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 34997
L1D_cache:
	L1D_cache_core[0]: Access = 22265, Miss = 16064, Miss_rate = 0.721, Pending_hits = 1571, Reservation_fails = 320851
	L1D_cache_core[1]: Access = 22196, Miss = 15912, Miss_rate = 0.717, Pending_hits = 1687, Reservation_fails = 320302
	L1D_cache_core[2]: Access = 21119, Miss = 15281, Miss_rate = 0.724, Pending_hits = 1557, Reservation_fails = 316510
	L1D_cache_core[3]: Access = 21833, Miss = 15732, Miss_rate = 0.721, Pending_hits = 1545, Reservation_fails = 322441
	L1D_cache_core[4]: Access = 21869, Miss = 15782, Miss_rate = 0.722, Pending_hits = 1627, Reservation_fails = 319888
	L1D_cache_core[5]: Access = 21209, Miss = 15126, Miss_rate = 0.713, Pending_hits = 1615, Reservation_fails = 319347
	L1D_cache_core[6]: Access = 22097, Miss = 15847, Miss_rate = 0.717, Pending_hits = 1624, Reservation_fails = 327307
	L1D_cache_core[7]: Access = 21485, Miss = 15433, Miss_rate = 0.718, Pending_hits = 1519, Reservation_fails = 325311
	L1D_cache_core[8]: Access = 21419, Miss = 15616, Miss_rate = 0.729, Pending_hits = 1640, Reservation_fails = 331232
	L1D_cache_core[9]: Access = 21287, Miss = 15554, Miss_rate = 0.731, Pending_hits = 1601, Reservation_fails = 317643
	L1D_cache_core[10]: Access = 21151, Miss = 15302, Miss_rate = 0.723, Pending_hits = 1503, Reservation_fails = 323219
	L1D_cache_core[11]: Access = 20298, Miss = 14593, Miss_rate = 0.719, Pending_hits = 1473, Reservation_fails = 324740
	L1D_cache_core[12]: Access = 20456, Miss = 14510, Miss_rate = 0.709, Pending_hits = 1538, Reservation_fails = 314720
	L1D_cache_core[13]: Access = 21376, Miss = 15061, Miss_rate = 0.705, Pending_hits = 1543, Reservation_fails = 314164
	L1D_cache_core[14]: Access = 20166, Miss = 14758, Miss_rate = 0.732, Pending_hits = 1562, Reservation_fails = 319019
	L1D_cache_core[15]: Access = 21863, Miss = 15657, Miss_rate = 0.716, Pending_hits = 1493, Reservation_fails = 321914
	L1D_cache_core[16]: Access = 22003, Miss = 15633, Miss_rate = 0.710, Pending_hits = 1621, Reservation_fails = 326264
	L1D_cache_core[17]: Access = 21180, Miss = 15067, Miss_rate = 0.711, Pending_hits = 1570, Reservation_fails = 319290
	L1D_cache_core[18]: Access = 20656, Miss = 15140, Miss_rate = 0.733, Pending_hits = 1509, Reservation_fails = 333013
	L1D_cache_core[19]: Access = 21428, Miss = 15620, Miss_rate = 0.729, Pending_hits = 1622, Reservation_fails = 317051
	L1D_cache_core[20]: Access = 5174, Miss = 5174, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10077
	L1D_cache_core[21]: Access = 5029, Miss = 5029, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4786
	L1D_cache_core[22]: Access = 5897, Miss = 5897, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2872
	L1D_cache_core[23]: Access = 5363, Miss = 5363, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5815
	L1D_cache_core[24]: Access = 4951, Miss = 4951, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5714
	L1D_cache_core[25]: Access = 5618, Miss = 5618, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4785
	L1D_cache_core[26]: Access = 5402, Miss = 5402, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4841
	L1D_cache_core[27]: Access = 5022, Miss = 5022, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6479
	L1D_cache_core[28]: Access = 5181, Miss = 5181, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4495
	L1D_cache_core[29]: Access = 4646, Miss = 4646, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6901
	L1D_cache_core[30]: Access = 4973, Miss = 4973, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7727
	L1D_cache_core[31]: Access = 6253, Miss = 6253, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 149
	L1D_cache_core[32]: Access = 5540, Miss = 5540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3098
	L1D_cache_core[33]: Access = 4333, Miss = 4333, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7707
	L1D_cache_core[34]: Access = 5704, Miss = 5704, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2420
	L1D_cache_core[35]: Access = 5677, Miss = 5677, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5017
	L1D_cache_core[36]: Access = 5211, Miss = 5211, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6643
	L1D_cache_core[37]: Access = 5339, Miss = 5339, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6685
	L1D_cache_core[38]: Access = 5495, Miss = 5495, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2953
	L1D_cache_core[39]: Access = 5070, Miss = 5070, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6607
	L1D_cache_core[40]: Access = 6091, Miss = 6091, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1286
	L1D_cache_core[41]: Access = 4939, Miss = 4939, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6543
	L1D_cache_core[42]: Access = 4679, Miss = 4679, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11145
	L1D_cache_core[43]: Access = 5031, Miss = 5031, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4286
	L1D_cache_core[44]: Access = 5565, Miss = 5565, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2840
	L1D_cache_core[45]: Access = 5203, Miss = 5203, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4552
	L1D_cache_core[46]: Access = 5354, Miss = 5354, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3059
	L1D_cache_core[47]: Access = 5333, Miss = 5333, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5188
	L1D_cache_core[48]: Access = 5281, Miss = 5281, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5362
	L1D_cache_core[49]: Access = 5885, Miss = 5885, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1529
	L1D_cache_core[50]: Access = 5678, Miss = 5678, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3550
	L1D_cache_core[51]: Access = 5222, Miss = 5222, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6626
	L1D_cache_core[52]: Access = 5527, Miss = 5527, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5303
	L1D_cache_core[53]: Access = 5734, Miss = 5734, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2600
	L1D_cache_core[54]: Access = 4893, Miss = 4893, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7114
	L1D_cache_core[55]: Access = 4961, Miss = 4961, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8589
	L1D_cache_core[56]: Access = 5568, Miss = 5568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2873
	L1D_cache_core[57]: Access = 5580, Miss = 5580, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4323
	L1D_cache_core[58]: Access = 5580, Miss = 5580, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4331
	L1D_cache_core[59]: Access = 4685, Miss = 4685, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6277
	L1D_total_cache_accesses = 640023
	L1D_total_cache_misses = 520355
	L1D_total_cache_miss_rate = 0.8130
	L1D_total_cache_pending_hits = 31420
	L1D_total_cache_reservation_fails = 6637373
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 226350
	L1C_total_cache_misses = 5137
	L1C_total_cache_miss_rate = 0.0227
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 49984
L1T_cache:
	L1T_total_cache_accesses = 647730
	L1T_total_cache_misses = 248162
	L1T_total_cache_miss_rate = 0.3831
	L1T_total_cache_pending_hits = 399568
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 85334
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 31273
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 360216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4451055
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 221213
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5137
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 49984
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 399568
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 248162
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2914
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 147
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 160139
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2186318
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2006167
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8047
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 34997
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1966, 950, 1180, 956, 722, 1310, 1638, 1308, 1571, 813, 1595, 1664, 1113, 313, 1193, 1242, 1369, 1133, 872, 1643, 901, 701, 859, 1090, 901, 674, 878, 1551, 862, 712, 833, 710, 1541, 597, 1111, 692, 1528, 679, 612, 679, 1085, 679, 638, 624, 679, 549, 1137, 1378, 
gpgpu_n_tot_thrd_icount = 122122528
gpgpu_n_tot_w_icount = 3816329
gpgpu_n_stall_shd_mem = 9588287
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 360144
gpgpu_n_mem_write_global = 163148
gpgpu_n_mem_texture = 248162
gpgpu_n_mem_const = 3004
gpgpu_n_load_insn  = 7189143
gpgpu_n_store_insn = 370098
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 3092064
gpgpu_n_const_mem_insn = 3287232
gpgpu_n_param_mem_insn = 2026652
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 49984
gpgpu_stall_shd_mem[c_mem][bk_conf] = 49984
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6857021
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:14187448	W0_Idle:2687786	W0_Scoreboard:29020275	W1:257633	W2:136803	W3:119959	W4:100320	W5:75530	W6:35773	W7:19903	W8:6032	W9:1968	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3062850
Warp Occupancy Distribution:
Stall:11901415	W0_Idle:1370340	W0_Scoreboard:2341222	W1:257633	W2:136803	W3:119959	W4:100320	W5:75530	W6:35773	W7:19903	W8:6032	W9:1968	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:203862
Warp Occupancy Distribution:
Stall:1255765	W0_Idle:515971	W0_Scoreboard:13375435	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1423589
warp_utilization0: 0.076777
warp_utilization1: 0.057800
warp_utilization2: 0.085910
traffic_breakdown_coretomem[CONST_ACC_R] = 24032 {8:3004,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2881152 {8:360144,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7232768 {40:154485,72:1950,136:6713,}
traffic_breakdown_coretomem[INST_ACC_R] = 6880 {8:860,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 1985296 {8:248162,}
traffic_breakdown_memtocore[CONST_ACC_R] = 216288 {72:3004,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 48920016 {136:359706,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1302128 {8:162766,}
traffic_breakdown_memtocore[INST_ACC_R] = 116960 {136:860,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 33750032 {136:248162,}
maxmrqlatency = 1210 
maxdqlatency = 0 
maxmflatency = 5010 
averagemflatency = 649 
averagemflatency_1 = 787 
averagemflatency_2= 561 
averagemflatency_3 = 554 
averagemrqlatency_1 = 55 
averagemrqlatency_2 = 55 
averagemrqlatency_3 = 46 
max_icnt2mem_latency = 4462 
max_icnt2sh_latency = 414268 
mrq_lat_table:179561 	8154 	10655 	21583 	56200 	71981 	74190 	44883 	11514 	779 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	2474 	7976 	16328 	45188 	216295 	384605 	99756 	999 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	80986 	24719 	34769 	74518 	129957 	225620 	185661 	18547 	272 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	42567 	508589 	59003 	710 	3 	0 	0 	2 	1 	25 	120 	1304 	15521 	30054 	50253 	65486 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	114 	712 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        25        28        25        22        24        20        18        18        26        28        24        26        13        14        22        24 
dram[1]:        26        28        22        22        23        21        17        18        26        28        24        26        13        14        22        18 
dram[2]:        20        26        22        24        21        20        18        17        26        26        22        26        14        16        19        19 
dram[3]:        25        25        21        22        18        22        18        14        28        26        26        22        14        12        16        18 
dram[4]:        24        22        22        26        17        21        18        18        28        26        38        26        18        16        17        19 
dram[5]:        27        25        22        22        23        22        20        17        28        26        22        23        14        15        19        19 
maximum service time to same row:
dram[0]:      2909      4812      3849      3889      4147      3975      5514      8964      5487      5603      2883      3828      6928      5756      7744      7188 
dram[1]:      4561      5087      3421      3912      4026      3466      2327      7796      5597      5482      2019      3460      5706      6021      8377      7248 
dram[2]:      4553      4585      3679      3592      3685      2623      8694      6540      5422      5307      2977      2865      6194      5030      7627      8672 
dram[3]:      4932      5203      3839      3747      2797      3508      7834      4294      5315      5477      3454      3156      6169      5663      7221      9548 
dram[4]:      4688      3287      4190      3766      2582      3870      7334      6066      5399      4325      2928      3054      6535      6012      8146      7192 
dram[5]:      4754      3175      4120      3862      3626      3859      9047      7079      5369      4238      3754      2826      4847      6573      7779      7566 
average row accesses per activate:
dram[0]:  1.617583  1.609987  1.492815  1.493711  1.548702  1.569431  1.420989  1.419276  1.646923  1.622514  1.722023  1.730028  1.489056  1.494591  1.610221  1.593941 
dram[1]:  1.608266  1.593386  1.481356  1.534139  1.538532  1.535894  1.434054  1.419005  1.648947  1.619500  1.709135  1.725704  1.501762  1.532492  1.599636  1.593493 
dram[2]:  1.591874  1.614699  1.522004  1.486856  1.559237  1.548536  1.443393  1.435841  1.651505  1.631078  1.723222  1.784202  1.510404  1.485644  1.611840  1.572033 
dram[3]:  1.597690  1.613858  1.474803  1.503519  1.562096  1.536135  1.419190  1.455980  1.628476  1.600502  1.731558  1.747983  1.499064  1.478165  1.600370  1.605207 
dram[4]:  1.606537  1.623197  1.493375  1.500543  1.528846  1.559213  1.432684  1.447845  1.644141  1.645586  1.730009  1.774855  1.505709  1.479755  1.618405  1.605181 
dram[5]:  1.612802  1.597641  1.493959  1.489282  1.553913  1.539209  1.409264  1.434796  1.602832  1.629213  1.783062  1.747456  1.499084  1.479677  1.589016  1.630090 
average row locality = 479504/305424 = 1.569962
average row locality_1 = 228107/122458 = 1.862737
average row locality_2 = 130197/92205 = 1.412038
average row locality_3 = 121200/90761 = 1.335375
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4107      4035      3620      3629      4036      3911      4217      4130      3900      3749      4045      3994      4114      4108      4254      4165 
dram[1]:      4258      4020      3699      3664      4050      3961      4194      4202      3784      3979      3952      3982      4230      3981      4228      4006 
dram[2]:      4172      4138      3596      3619      3940      3991      4108      4073      3739      3862      3934      3912      4177      4107      4156      4139 
dram[3]:      4054      4056      3648      3675      4039      3882      4217      4118      3777      4001      3873      3903      3988      3998      4146      4206 
dram[4]:      4109      4212      3645      3545      4046      4063      4297      4134      3880      3998      4072      4029      4171      4078      4211      4099 
dram[5]:      4042      4061      3706      3750      4006      3949      4306      4165      3912      3934      4034      3931      4045      4068      4243      4169 
total reads: 384358
bank skew: 4306/3545 = 1.21
chip skew: 64589/63581 = 1.02
number of total write accesses:
dram[0]:      1100      1059       639       646      1036      1028       495       494      1105      1065      1710      1658       852       866      1071      1044 
dram[1]:      1112      1039       671       650      1001       917       514       502      1148      1137      1642      1718       885       877      1046      1039 
dram[2]:      1078      1113       658       623      1048      1034       469       470      1090      1103      1713      1735       904       757      1126      1066 
dram[3]:      1065      1068       654       598      1030       943       516       496      1084      1103      1784      1729       818       707      1044      1035 
dram[4]:      1101      1078       638       601      1042      1006       481       502      1059      1128      1791      1773       840       746      1065      1044 
dram[5]:      1098      1085       622       627      1038       958       501       511      1069      1141      1777      1736       863       701      1023      1075 
total reads: 95147
bank skew: 1791/469 = 3.82
chip skew: 15987/15674 = 1.02
average mf latency per bank:
dram[0]:       1181      1155      1204      1182      1149      1182      1027       995       692       676       793       810      1202      1182       914       888
dram[1]:       1204      1192      1230      1209      1258      1283      1148      1118       749       755       843       839      1291      1229      1014       956
dram[2]:       1110      1172      1163      1244      1171      1201       992      1030       663       710       750       823      1140      1402       856       922
dram[3]:       1120      1219      1165      1441      1236      1307      1077      1100       696       745       826       851      1241      1326       912       987
dram[4]:       1170      1214      1194      1257      1232      1263      1054      1093       726       742       814       866      1210      1322       915       981
dram[5]:       1149      1200      1156      1213      1282      1298      1071      1088       722       733       828       851      1226      1380       935       967
maximum mf latency per bank:
dram[0]:       4371      4676      3333      2818      2709      2997      2414      2270      3265      2849      4373      4334      2269      3682      2768      2313
dram[1]:       3661      4026      3667      4132      3771      3754      2575      2722      2960      2655      3823      3048      3055      3497      3367      2673
dram[2]:       4252      3674      3181      2799      2713      2825      2505      2415      2827      4137      3729      3632      2492      2990      3060      2995
dram[3]:       4121      3930      3096      2937      2301      4001      3050      3696      4168      3223      2911      4382      2359      3542      2494      2497
dram[4]:       3831      3418      3173      3776      4337      2928      2308      2194      3273      3534      3946      3136      4111      3034      2532      3525
dram[5]:       3763      3335      4205      3220      3554      2394      3487      2622      5010      4466      4629      3911      2871      3267      3931      3174
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=546834 n_nop=295021 n_act=50948 n_pre=50932 n_req=74607 n_req_1=16795 n_req_2=15821 n_req_3=41991 n_rd=128028 n_write=21905 bw_util=0.5098 bw_util_1=0.1058 bw_util_2=0.09945 bw_util_3=0.3045 blp=7.079581 blp_1= 2.171237 blp_2= 2.104434 blp_3= 3.565043
 n_activity=524867 dram_eff=0.5311 dram_eff_1=0.1102 dram_eff_2=0.1036 dram_eff_3=0.3173
bk0: 8214a 321641i bk1: 8070a 327508i bk2: 7240a 366979i bk3: 7258a 363697i bk4: 8072a 317775i bk5: 7822a 322454i bk6: 8434a 338896i bk7: 8260a 334185i bk8: 7800a 330291i bk9: 7498a 332190i bk10: 8090a 268084i bk11: 7988a 274053i bk12: 8228a 319794i bk13: 8216a 314970i bk14: 8508a 294315i bk15: 8330a 293724i 
bw_dist = 0.106	0.099	0.305	0.450	0.040
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.33953
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=546834 n_nop=294300 n_act=51099 n_pre=51083 n_req=74797 n_req_1=16327 n_req_2=16448 n_req_3=42022 n_rd=128380 n_write=21972 bw_util=0.5112 bw_util_1=0.1024 bw_util_2=0.1039 bw_util_3=0.3048 blp=7.148433 blp_1= 2.125660 blp_2= 2.186913 blp_3= 3.562396
 n_activity=524925 dram_eff=0.5325 dram_eff_1=0.1067 dram_eff_2=0.1083 dram_eff_3=0.3176
bk0: 8516a 316268i bk1: 8040a 325433i bk2: 7398a 359859i bk3: 7328a 363644i bk4: 8100a 323145i bk5: 7922a 323415i bk6: 8388a 336157i bk7: 8404a 332152i bk8: 7568a 324381i bk9: 7958a 320083i bk10: 7904a 273688i bk11: 7964a 265275i bk12: 8460a 310724i bk13: 7962a 314911i bk14: 8456a 294056i bk15: 8012a 297084i 
bw_dist = 0.102	0.104	0.305	0.449	0.040
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.59257
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=546834 n_nop=296286 n_act=50614 n_pre=50598 n_req=74377 n_req_1=16180 n_req_2=16197 n_req_3=42000 n_rd=127326 n_write=22010 bw_util=0.5076 bw_util_1=0.1014 bw_util_2=0.1017 bw_util_3=0.3046 blp=7.049517 blp_1= 2.121760 blp_2= 2.155085 blp_3= 3.545311
 n_activity=525202 dram_eff=0.5285 dram_eff_1=0.1055 dram_eff_2=0.1058 dram_eff_3=0.3171
bk0: 8344a 322467i bk1: 8276a 315804i bk2: 7192a 367505i bk3: 7238a 364138i bk4: 7880a 322841i bk5: 7982a 315982i bk6: 8216a 346557i bk7: 8146a 341911i bk8: 7478a 335816i bk9: 7724a 324829i bk10: 7868a 276858i bk11: 7824a 270394i bk12: 8354a 316251i bk13: 8214a 320968i bk14: 8312a 297993i bk15: 8278a 293396i 
bw_dist = 0.101	0.102	0.305	0.453	0.040
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.27418
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=546834 n_nop=296927 n_act=50587 n_pre=50573 n_req=74101 n_req_1=16401 n_req_2=15699 n_req_3=42001 n_rd=127158 n_write=21589 bw_util=0.5063 bw_util_1=0.1029 bw_util_2=0.09875 bw_util_3=0.3047 blp=7.014365 blp_1= 2.154280 blp_2= 2.099888 blp_3= 3.555239
 n_activity=525338 dram_eff=0.527 dram_eff_1=0.1071 dram_eff_2=0.1028 dram_eff_3=0.3171
bk0: 8106a 329264i bk1: 8112a 325324i bk2: 7296a 366550i bk3: 7350a 368606i bk4: 8078a 317274i bk5: 7764a 326338i bk6: 8434a 337981i bk7: 8236a 339219i bk8: 7554a 335374i bk9: 8002a 315569i bk10: 7744a 272296i bk11: 7806a 270431i bk12: 7976a 325167i bk13: 7996a 328364i bk14: 8292a 302224i bk15: 8412a 293091i 
bw_dist = 0.103	0.099	0.305	0.454	0.039
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.35004
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=546834 n_nop=293670 n_act=51078 n_pre=51062 n_req=75292 n_req_1=17080 n_req_2=16166 n_req_3=42046 n_rd=129178 n_write=21846 bw_util=0.5144 bw_util_1=0.1077 bw_util_2=0.1018 bw_util_3=0.3049 blp=7.162832 blp_1= 2.169095 blp_2= 2.139752 blp_3= 3.567415
 n_activity=524320 dram_eff=0.5365 dram_eff_1=0.1123 dram_eff_2=0.1061 dram_eff_3=0.318
bk0: 8218a 323167i bk1: 8424a 319702i bk2: 7290a 363880i bk3: 7090a 372944i bk4: 8092a 315180i bk5: 8126a 314873i bk6: 8594a 337048i bk7: 8268a 330963i bk8: 7760a 331315i bk9: 7996a 322219i bk10: 8144a 261611i bk11: 8058a 259821i bk12: 8342a 313565i bk13: 8156a 318810i bk14: 8422a 296397i bk15: 8198a 298681i 
bw_dist = 0.108	0.102	0.305	0.444	0.041
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.76336
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=546834 n_nop=294237 n_act=51100 n_pre=51084 n_req=74965 n_req_1=16526 n_req_2=16524 n_req_3=41915 n_rd=128637 n_write=21776 bw_util=0.5122 bw_util_1=0.1036 bw_util_2=0.1045 bw_util_3=0.3041 blp=7.126173 blp_1= 2.177599 blp_2= 2.151883 blp_3= 3.554319
 n_activity=527740 dram_eff=0.5308 dram_eff_1=0.1074 dram_eff_2=0.1083 dram_eff_3=0.3151
bk0: 8084a 326702i bk1: 8122a 321410i bk2: 7411a 368300i bk3: 7500a 359303i bk4: 8010a 317208i bk5: 7898a 319197i bk6: 8612a 332628i bk7: 8330a 331402i bk8: 7822a 328126i bk9: 7868a 318439i bk10: 8068a 265747i bk11: 7862a 261230i bk12: 8090a 316217i bk13: 8136a 328783i bk14: 8486a 298744i bk15: 8338a 289941i 
bw_dist = 0.104	0.105	0.304	0.453	0.035
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.63839

========= L2 cache stats =========
L2_cache_bank[0]: Access = 64471, Miss = 32298, Miss_rate = 0.501, Pending_hits = 1121, Reservation_fails = 20612
L2_cache_bank[1]: Access = 63747, Miss = 31726, Miss_rate = 0.498, Pending_hits = 1049, Reservation_fails = 23523
L2_cache_bank[2]: Access = 64877, Miss = 32398, Miss_rate = 0.499, Pending_hits = 1148, Reservation_fails = 28019
L2_cache_bank[3]: Access = 64401, Miss = 31798, Miss_rate = 0.494, Pending_hits = 1108, Reservation_fails = 23627
L2_cache_bank[4]: Access = 63718, Miss = 31826, Miss_rate = 0.499, Pending_hits = 1161, Reservation_fails = 18128
L2_cache_bank[5]: Access = 65290, Miss = 31842, Miss_rate = 0.488, Pending_hits = 1162, Reservation_fails = 16925
L2_cache_bank[6]: Access = 64349, Miss = 31744, Miss_rate = 0.493, Pending_hits = 1169, Reservation_fails = 24270
L2_cache_bank[7]: Access = 65528, Miss = 31843, Miss_rate = 0.486, Pending_hits = 1139, Reservation_fails = 23582
L2_cache_bank[8]: Access = 64045, Miss = 32436, Miss_rate = 0.506, Pending_hits = 1169, Reservation_fails = 29957
L2_cache_bank[9]: Access = 64612, Miss = 32160, Miss_rate = 0.498, Pending_hits = 1179, Reservation_fails = 31888
L2_cache_bank[10]: Access = 64530, Miss = 32299, Miss_rate = 0.501, Pending_hits = 1110, Reservation_fails = 26241
L2_cache_bank[11]: Access = 65107, Miss = 32034, Miss_rate = 0.492, Pending_hits = 1153, Reservation_fails = 26511
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 64471, Miss = 32298 (0.501), PendingHit = 1121 (0.0174)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 63747, Miss = 31726 (0.498), PendingHit = 1049 (0.0165)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 64877, Miss = 32398 (0.499), PendingHit = 1148 (0.0177)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 64401, Miss = 31798 (0.494), PendingHit = 1108 (0.0172)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 63718, Miss = 31826 (0.499), PendingHit = 1161 (0.0182)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 65290, Miss = 31842 (0.488), PendingHit = 1162 (0.0178)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 64349, Miss = 31744 (0.493), PendingHit = 1169 (0.0182)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 65528, Miss = 31843 (0.486), PendingHit = 1139 (0.0174)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 64045, Miss = 32436 (0.506), PendingHit = 1169 (0.0183)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 64612, Miss = 32160 (0.498), PendingHit = 1179 (0.0182)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 64530, Miss = 32299 (0.501), PendingHit = 1110 (0.0172)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 65107, Miss = 32034 (0.492), PendingHit = 1153 (0.0177)
L2 Cache Total Miss Rate = 0.496
Stream 1: L2 Cache Miss Rate = 0.455
Stream 2: L2 Cache Miss Rate = 0.520
Stream 3: L2 Cache Miss Rate = 0.486
Stream 1: Accesses  = 310142
Stream 1: Misses  = 141249
Stream 2: Accesses  = 235005
Stream 2: Misses  = 122272
Stream 3: Accesses  = 539670
Stream 3: Misses  = 262132
Stream 1+2: Accesses  = 545147
Stream 1+2: Misses  = 263521
Stream 1+2+3: Accesses  = 1084817
Stream 1+2+3: Misses  = 525653
Total Accesses  = 774675
MPKI-CORES
CORE_L2MPKI_0	17.439
CORE_L2MPKI_1	17.237
CORE_L2MPKI_2	17.029
CORE_L2MPKI_3	18.682
CORE_L2MPKI_4	18.051
CORE_L2MPKI_5	16.832
CORE_L2MPKI_6	17.406
CORE_L2MPKI_7	17.599
CORE_L2MPKI_8	18.072
CORE_L2MPKI_9	17.474
CORE_L2MPKI_10	17.879
CORE_L2MPKI_11	16.874
CORE_L2MPKI_12	16.212
CORE_L2MPKI_13	16.471
CORE_L2MPKI_14	16.559
CORE_L2MPKI_15	17.523
CORE_L2MPKI_16	17.915
CORE_L2MPKI_17	18.316
CORE_L2MPKI_18	20.497
CORE_L2MPKI_19	16.190
CORE_L2MPKI_20	2.827
CORE_L2MPKI_21	2.590
CORE_L2MPKI_22	2.613
CORE_L2MPKI_23	2.666
CORE_L2MPKI_24	2.736
CORE_L2MPKI_25	2.872
CORE_L2MPKI_26	2.774
CORE_L2MPKI_27	2.661
CORE_L2MPKI_28	2.705
CORE_L2MPKI_29	3.079
CORE_L2MPKI_30	2.638
CORE_L2MPKI_31	2.596
CORE_L2MPKI_32	2.600
CORE_L2MPKI_33	3.079
CORE_L2MPKI_34	2.675
CORE_L2MPKI_35	2.631
CORE_L2MPKI_36	2.572
CORE_L2MPKI_37	2.779
CORE_L2MPKI_38	2.593
CORE_L2MPKI_39	2.721
CORE_L2MPKI_40	2.517
CORE_L2MPKI_41	2.917
CORE_L2MPKI_42	2.704
CORE_L2MPKI_43	2.895
CORE_L2MPKI_44	2.537
CORE_L2MPKI_45	2.553
CORE_L2MPKI_46	2.721
CORE_L2MPKI_47	2.742
CORE_L2MPKI_48	2.536
CORE_L2MPKI_49	2.542
CORE_L2MPKI_50	2.582
CORE_L2MPKI_51	2.570
CORE_L2MPKI_52	2.665
CORE_L2MPKI_53	2.677
CORE_L2MPKI_54	2.765
CORE_L2MPKI_55	2.746
CORE_L2MPKI_56	2.548
CORE_L2MPKI_57	2.535
CORE_L2MPKI_58	2.567
CORE_L2MPKI_59	3.031
Avg_MPKI_Stream1= 17.513
Avg_MPKI_Stream2= 2.720
Avg_MPKI_Stream3= 2.668
MISSES-CORES
CORE_MISSES_0	7205
CORE_MISSES_1	7214
CORE_MISSES_2	7106
CORE_MISSES_3	7161
CORE_MISSES_4	7362
CORE_MISSES_5	6936
CORE_MISSES_6	7146
CORE_MISSES_7	7004
CORE_MISSES_8	7064
CORE_MISSES_9	7079
CORE_MISSES_10	7199
CORE_MISSES_11	6742
CORE_MISSES_12	6599
CORE_MISSES_13	7016
CORE_MISSES_14	6878
CORE_MISSES_15	7152
CORE_MISSES_16	7303
CORE_MISSES_17	6983
CORE_MISSES_18	7029
CORE_MISSES_19	7071
CORE_MISSES_20	6111
CORE_MISSES_21	5581
CORE_MISSES_22	6592
CORE_MISSES_23	6094
CORE_MISSES_24	5770
CORE_MISSES_25	6860
CORE_MISSES_26	6408
CORE_MISSES_27	5704
CORE_MISSES_28	5984
CORE_MISSES_29	6104
CORE_MISSES_30	5600
CORE_MISSES_31	6922
CORE_MISSES_32	6154
CORE_MISSES_33	5671
CORE_MISSES_34	6515
CORE_MISSES_35	6338
CORE_MISSES_36	5689
CORE_MISSES_37	6185
CORE_MISSES_38	6079
CORE_MISSES_39	5911
CORE_MISSES_40	6525
CORE_MISSES_41	6130
CORE_MISSES_42	5288
CORE_MISSES_43	6208
CORE_MISSES_44	6023
CORE_MISSES_45	5667
CORE_MISSES_46	6196
CORE_MISSES_47	6238
CORE_MISSES_48	5684
CORE_MISSES_49	6401
CORE_MISSES_50	6267
CORE_MISSES_51	5730
CORE_MISSES_52	6194
CORE_MISSES_53	6582
CORE_MISSES_54	5720
CORE_MISSES_55	5816
CORE_MISSES_56	6083
CORE_MISSES_57	6023
CORE_MISSES_58	6071
CORE_MISSES_59	6037
L2_MISSES = 384404
L2_total_cache_accesses = 774675
L2_total_cache_misses = 384404
L2_total_cache_miss_rate = 0.4962
L2_total_cache_pending_hits = 13668
L2_total_cache_reservation_fails = 293283
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 69417
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1081
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 289307
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 201666
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 2480
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 325
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 199
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5556
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 204915
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 7278
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 35969
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 40266
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 99044
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4917
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 58883
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 43505
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 747
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 67
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 46
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2290
L2_cache_data_port_util = 0.266
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3215418
icnt_total_pkts_simt_to_mem=960555
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       9.7925
gpu_ipc_2 =       9.7316
gpu_ipc_3 =     218.7458
gpu_tot_sim_cycle_stream_1 = 414268
gpu_tot_sim_cycle_stream_2 = 413835
gpu_tot_sim_cycle_stream_3 = 413776
gpu_sim_insn_1 = 4056702
gpu_sim_insn_2 = 4027290
gpu_sim_insn_3 = 90511776
gpu_sim_cycle = 414269
gpu_sim_insn = 98595768
gpu_ipc =     237.9994
gpu_tot_sim_cycle = 414269
gpu_tot_sim_insn = 98595768
gpu_tot_ipc =     237.9994
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1998811
gpu_stall_icnt2sh    = 3133061
gpu_total_sim_rate=150069

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2014214
	L1I_total_cache_misses = 8047
	L1I_total_cache_miss_rate = 0.0040
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 34997
L1D_cache:
	L1D_cache_core[0]: Access = 22265, Miss = 16064, Miss_rate = 0.721, Pending_hits = 1571, Reservation_fails = 320851
	L1D_cache_core[1]: Access = 22196, Miss = 15912, Miss_rate = 0.717, Pending_hits = 1687, Reservation_fails = 320302
	L1D_cache_core[2]: Access = 21119, Miss = 15281, Miss_rate = 0.724, Pending_hits = 1557, Reservation_fails = 316510
	L1D_cache_core[3]: Access = 21833, Miss = 15732, Miss_rate = 0.721, Pending_hits = 1545, Reservation_fails = 322441
	L1D_cache_core[4]: Access = 21869, Miss = 15782, Miss_rate = 0.722, Pending_hits = 1627, Reservation_fails = 319888
	L1D_cache_core[5]: Access = 21209, Miss = 15126, Miss_rate = 0.713, Pending_hits = 1615, Reservation_fails = 319347
	L1D_cache_core[6]: Access = 22097, Miss = 15847, Miss_rate = 0.717, Pending_hits = 1624, Reservation_fails = 327307
	L1D_cache_core[7]: Access = 21485, Miss = 15433, Miss_rate = 0.718, Pending_hits = 1519, Reservation_fails = 325311
	L1D_cache_core[8]: Access = 21419, Miss = 15616, Miss_rate = 0.729, Pending_hits = 1640, Reservation_fails = 331232
	L1D_cache_core[9]: Access = 21287, Miss = 15554, Miss_rate = 0.731, Pending_hits = 1601, Reservation_fails = 317643
	L1D_cache_core[10]: Access = 21151, Miss = 15302, Miss_rate = 0.723, Pending_hits = 1503, Reservation_fails = 323219
	L1D_cache_core[11]: Access = 20298, Miss = 14593, Miss_rate = 0.719, Pending_hits = 1473, Reservation_fails = 324740
	L1D_cache_core[12]: Access = 20456, Miss = 14510, Miss_rate = 0.709, Pending_hits = 1538, Reservation_fails = 314720
	L1D_cache_core[13]: Access = 21376, Miss = 15061, Miss_rate = 0.705, Pending_hits = 1543, Reservation_fails = 314164
	L1D_cache_core[14]: Access = 20166, Miss = 14758, Miss_rate = 0.732, Pending_hits = 1562, Reservation_fails = 319019
	L1D_cache_core[15]: Access = 21863, Miss = 15657, Miss_rate = 0.716, Pending_hits = 1493, Reservation_fails = 321914
	L1D_cache_core[16]: Access = 22003, Miss = 15633, Miss_rate = 0.710, Pending_hits = 1621, Reservation_fails = 326264
	L1D_cache_core[17]: Access = 21180, Miss = 15067, Miss_rate = 0.711, Pending_hits = 1570, Reservation_fails = 319290
	L1D_cache_core[18]: Access = 20656, Miss = 15140, Miss_rate = 0.733, Pending_hits = 1509, Reservation_fails = 333013
	L1D_cache_core[19]: Access = 21428, Miss = 15620, Miss_rate = 0.729, Pending_hits = 1622, Reservation_fails = 317051
	L1D_cache_core[20]: Access = 5174, Miss = 5174, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10077
	L1D_cache_core[21]: Access = 5029, Miss = 5029, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4786
	L1D_cache_core[22]: Access = 5897, Miss = 5897, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2872
	L1D_cache_core[23]: Access = 5363, Miss = 5363, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5815
	L1D_cache_core[24]: Access = 4951, Miss = 4951, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5714
	L1D_cache_core[25]: Access = 5618, Miss = 5618, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4785
	L1D_cache_core[26]: Access = 5402, Miss = 5402, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4841
	L1D_cache_core[27]: Access = 5022, Miss = 5022, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6479
	L1D_cache_core[28]: Access = 5181, Miss = 5181, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4495
	L1D_cache_core[29]: Access = 4646, Miss = 4646, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6901
	L1D_cache_core[30]: Access = 4973, Miss = 4973, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7727
	L1D_cache_core[31]: Access = 6253, Miss = 6253, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 149
	L1D_cache_core[32]: Access = 5540, Miss = 5540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3098
	L1D_cache_core[33]: Access = 4333, Miss = 4333, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7707
	L1D_cache_core[34]: Access = 5704, Miss = 5704, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2420
	L1D_cache_core[35]: Access = 5677, Miss = 5677, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5017
	L1D_cache_core[36]: Access = 5211, Miss = 5211, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6643
	L1D_cache_core[37]: Access = 5339, Miss = 5339, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6685
	L1D_cache_core[38]: Access = 5495, Miss = 5495, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2953
	L1D_cache_core[39]: Access = 5070, Miss = 5070, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6607
	L1D_cache_core[40]: Access = 6091, Miss = 6091, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1286
	L1D_cache_core[41]: Access = 4939, Miss = 4939, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6543
	L1D_cache_core[42]: Access = 4679, Miss = 4679, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11145
	L1D_cache_core[43]: Access = 5031, Miss = 5031, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4286
	L1D_cache_core[44]: Access = 5565, Miss = 5565, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2840
	L1D_cache_core[45]: Access = 5203, Miss = 5203, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4552
	L1D_cache_core[46]: Access = 5354, Miss = 5354, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3059
	L1D_cache_core[47]: Access = 5333, Miss = 5333, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5188
	L1D_cache_core[48]: Access = 5281, Miss = 5281, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5362
	L1D_cache_core[49]: Access = 5885, Miss = 5885, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1529
	L1D_cache_core[50]: Access = 5678, Miss = 5678, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3550
	L1D_cache_core[51]: Access = 5222, Miss = 5222, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6626
	L1D_cache_core[52]: Access = 5527, Miss = 5527, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5303
	L1D_cache_core[53]: Access = 5734, Miss = 5734, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2600
	L1D_cache_core[54]: Access = 4893, Miss = 4893, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7114
	L1D_cache_core[55]: Access = 4961, Miss = 4961, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8589
	L1D_cache_core[56]: Access = 5568, Miss = 5568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2873
	L1D_cache_core[57]: Access = 5580, Miss = 5580, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4323
	L1D_cache_core[58]: Access = 5580, Miss = 5580, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4331
	L1D_cache_core[59]: Access = 4685, Miss = 4685, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6277
	L1D_total_cache_accesses = 640023
	L1D_total_cache_misses = 520355
	L1D_total_cache_miss_rate = 0.8130
	L1D_total_cache_pending_hits = 31420
	L1D_total_cache_reservation_fails = 6637373
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 226350
	L1C_total_cache_misses = 5137
	L1C_total_cache_miss_rate = 0.0227
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 49984
L1T_cache:
	L1T_total_cache_accesses = 647730
	L1T_total_cache_misses = 248162
	L1T_total_cache_miss_rate = 0.3831
	L1T_total_cache_pending_hits = 399568
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 85334
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 31273
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 360216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4451055
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 221213
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5137
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 49984
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 399568
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 248162
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2914
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 147
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 160139
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2186318
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2006167
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8047
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 34997
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1966, 950, 1180, 956, 722, 1310, 1638, 1308, 1571, 813, 1595, 1664, 1113, 313, 1193, 1242, 1369, 1133, 872, 1643, 901, 701, 859, 1090, 901, 674, 878, 1551, 862, 712, 833, 710, 1541, 597, 1111, 692, 1528, 679, 612, 679, 1085, 679, 638, 624, 679, 549, 1137, 1378, 
gpgpu_n_tot_thrd_icount = 122122528
gpgpu_n_tot_w_icount = 3816329
gpgpu_n_stall_shd_mem = 9588287
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 360144
gpgpu_n_mem_write_global = 163148
gpgpu_n_mem_texture = 248162
gpgpu_n_mem_const = 3004
gpgpu_n_load_insn  = 7189143
gpgpu_n_store_insn = 370098
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 3092064
gpgpu_n_const_mem_insn = 3287232
gpgpu_n_param_mem_insn = 2026652
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 49984
gpgpu_stall_shd_mem[c_mem][bk_conf] = 49984
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6857021
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:14187448	W0_Idle:2687786	W0_Scoreboard:29020275	W1:257633	W2:136803	W3:119959	W4:100320	W5:75530	W6:35773	W7:19903	W8:6032	W9:1968	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3062850
Warp Occupancy Distribution:
Stall:11901415	W0_Idle:1370340	W0_Scoreboard:2341222	W1:257633	W2:136803	W3:119959	W4:100320	W5:75530	W6:35773	W7:19903	W8:6032	W9:1968	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:203862
Warp Occupancy Distribution:
Stall:1255765	W0_Idle:515971	W0_Scoreboard:13375435	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1423589
warp_utilization0: 0.076777
warp_utilization1: 0.057800
warp_utilization2: 0.085910
traffic_breakdown_coretomem[CONST_ACC_R] = 24032 {8:3004,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2881152 {8:360144,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7232768 {40:154485,72:1950,136:6713,}
traffic_breakdown_coretomem[INST_ACC_R] = 6880 {8:860,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 1985296 {8:248162,}
traffic_breakdown_memtocore[CONST_ACC_R] = 216288 {72:3004,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 48920016 {136:359706,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1302128 {8:162766,}
traffic_breakdown_memtocore[INST_ACC_R] = 116960 {136:860,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 33750032 {136:248162,}
maxmrqlatency = 1210 
maxdqlatency = 0 
maxmflatency = 5010 
averagemflatency = 649 
averagemflatency_1 = 787 
averagemflatency_2= 561 
averagemflatency_3 = 554 
averagemrqlatency_1 = 55 
averagemrqlatency_2 = 55 
averagemrqlatency_3 = 46 
max_icnt2mem_latency = 4462 
max_icnt2sh_latency = 414268 
mrq_lat_table:179561 	8154 	10655 	21583 	56200 	71981 	74190 	44883 	11514 	779 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	2474 	7976 	16328 	45188 	216295 	384605 	99756 	999 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	80986 	24719 	34769 	74518 	129957 	225620 	185661 	18547 	272 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	42567 	508589 	59003 	710 	3 	0 	0 	2 	1 	25 	120 	1304 	15521 	30054 	50253 	65486 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	114 	712 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        25        28        25        22        24        20        18        18        26        28        24        26        13        14        22        24 
dram[1]:        26        28        22        22        23        21        17        18        26        28        24        26        13        14        22        18 
dram[2]:        20        26        22        24        21        20        18        17        26        26        22        26        14        16        19        19 
dram[3]:        25        25        21        22        18        22        18        14        28        26        26        22        14        12        16        18 
dram[4]:        24        22        22        26        17        21        18        18        28        26        38        26        18        16        17        19 
dram[5]:        27        25        22        22        23        22        20        17        28        26        22        23        14        15        19        19 
maximum service time to same row:
dram[0]:      2909      4812      3849      3889      4147      3975      5514      8964      5487      5603      2883      3828      6928      5756      7744      7188 
dram[1]:      4561      5087      3421      3912      4026      3466      2327      7796      5597      5482      2019      3460      5706      6021      8377      7248 
dram[2]:      4553      4585      3679      3592      3685      2623      8694      6540      5422      5307      2977      2865      6194      5030      7627      8672 
dram[3]:      4932      5203      3839      3747      2797      3508      7834      4294      5315      5477      3454      3156      6169      5663      7221      9548 
dram[4]:      4688      3287      4190      3766      2582      3870      7334      6066      5399      4325      2928      3054      6535      6012      8146      7192 
dram[5]:      4754      3175      4120      3862      3626      3859      9047      7079      5369      4238      3754      2826      4847      6573      7779      7566 
average row accesses per activate:
dram[0]:  1.617583  1.609987  1.492815  1.493711  1.548702  1.569431  1.420989  1.419276  1.646923  1.622514  1.722023  1.730028  1.489056  1.494591  1.610221  1.593941 
dram[1]:  1.608266  1.593386  1.481356  1.534139  1.538532  1.535894  1.434054  1.419005  1.648947  1.619500  1.709135  1.725704  1.501762  1.532492  1.599636  1.593493 
dram[2]:  1.591874  1.614699  1.522004  1.486856  1.559237  1.548536  1.443393  1.435841  1.651505  1.631078  1.723222  1.784202  1.510404  1.485644  1.611840  1.572033 
dram[3]:  1.597690  1.613858  1.474803  1.503519  1.562096  1.536135  1.419190  1.455980  1.628476  1.600502  1.731558  1.747983  1.499064  1.478165  1.600370  1.605207 
dram[4]:  1.606537  1.623197  1.493375  1.500543  1.528846  1.559213  1.432684  1.447845  1.644141  1.645586  1.730009  1.774855  1.505709  1.479755  1.618405  1.605181 
dram[5]:  1.612802  1.597641  1.493959  1.489282  1.553913  1.539209  1.409264  1.434796  1.602832  1.629213  1.783062  1.747456  1.499084  1.479677  1.589016  1.630090 
average row locality = 479504/305424 = 1.569962
average row locality_1 = 228107/122458 = 1.862737
average row locality_2 = 130197/92205 = 1.412038
average row locality_3 = 121200/90761 = 1.335375
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4107      4035      3620      3629      4036      3911      4217      4130      3900      3749      4045      3994      4114      4108      4254      4165 
dram[1]:      4258      4020      3699      3664      4050      3961      4194      4202      3784      3979      3952      3982      4230      3981      4228      4006 
dram[2]:      4172      4138      3596      3619      3940      3991      4108      4073      3739      3862      3934      3912      4177      4107      4156      4139 
dram[3]:      4054      4056      3648      3675      4039      3882      4217      4118      3777      4001      3873      3903      3988      3998      4146      4206 
dram[4]:      4109      4212      3645      3545      4046      4063      4297      4134      3880      3998      4072      4029      4171      4078      4211      4099 
dram[5]:      4042      4061      3706      3750      4006      3949      4306      4165      3912      3934      4034      3931      4045      4068      4243      4169 
total reads: 384358
bank skew: 4306/3545 = 1.21
chip skew: 64589/63581 = 1.02
number of total write accesses:
dram[0]:      1100      1059       639       646      1036      1028       495       494      1105      1065      1710      1658       852       866      1071      1044 
dram[1]:      1112      1039       671       650      1001       917       514       502      1148      1137      1642      1718       885       877      1046      1039 
dram[2]:      1078      1113       658       623      1048      1034       469       470      1090      1103      1713      1735       904       757      1126      1066 
dram[3]:      1065      1068       654       598      1030       943       516       496      1084      1103      1784      1729       818       707      1044      1035 
dram[4]:      1101      1078       638       601      1042      1006       481       502      1059      1128      1791      1773       840       746      1065      1044 
dram[5]:      1098      1085       622       627      1038       958       501       511      1069      1141      1777      1736       863       701      1023      1075 
total reads: 95147
bank skew: 1791/469 = 3.82
chip skew: 15987/15674 = 1.02
average mf latency per bank:
dram[0]:       1181      1155      1204      1182      1149      1182      1027       995       692       676       793       810      1202      1182       914       888
dram[1]:       1204      1192      1230      1209      1258      1283      1148      1118       749       755       843       839      1291      1229      1014       956
dram[2]:       1110      1172      1163      1244      1171      1201       992      1030       663       710       750       823      1140      1402       856       922
dram[3]:       1120      1219      1165      1441      1236      1307      1077      1100       696       745       826       851      1241      1326       912       987
dram[4]:       1170      1214      1194      1257      1232      1263      1054      1093       726       742       814       866      1210      1322       915       981
dram[5]:       1149      1200      1156      1213      1282      1298      1071      1088       722       733       828       851      1226      1380       935       967
maximum mf latency per bank:
dram[0]:       4371      4676      3333      2818      2709      2997      2414      2270      3265      2849      4373      4334      2269      3682      2768      2313
dram[1]:       3661      4026      3667      4132      3771      3754      2575      2722      2960      2655      3823      3048      3055      3497      3367      2673
dram[2]:       4252      3674      3181      2799      2713      2825      2505      2415      2827      4137      3729      3632      2492      2990      3060      2995
dram[3]:       4121      3930      3096      2937      2301      4001      3050      3696      4168      3223      2911      4382      2359      3542      2494      2497
dram[4]:       3831      3418      3173      3776      4337      2928      2308      2194      3273      3534      3946      3136      4111      3034      2532      3525
dram[5]:       3763      3335      4205      3220      3554      2394      3487      2622      5010      4466      4629      3911      2871      3267      3931      3174
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=546834 n_nop=295021 n_act=50948 n_pre=50932 n_req=74607 n_req_1=16795 n_req_2=15821 n_req_3=41991 n_rd=128028 n_write=21905 bw_util=0.5098 bw_util_1=0.1058 bw_util_2=0.09945 bw_util_3=0.3045 blp=7.079581 blp_1= 2.171237 blp_2= 2.104434 blp_3= 3.565043
 n_activity=524867 dram_eff=0.5311 dram_eff_1=0.1102 dram_eff_2=0.1036 dram_eff_3=0.3173
bk0: 8214a 321641i bk1: 8070a 327508i bk2: 7240a 366979i bk3: 7258a 363697i bk4: 8072a 317775i bk5: 7822a 322454i bk6: 8434a 338896i bk7: 8260a 334185i bk8: 7800a 330291i bk9: 7498a 332190i bk10: 8090a 268084i bk11: 7988a 274053i bk12: 8228a 319794i bk13: 8216a 314970i bk14: 8508a 294315i bk15: 8330a 293724i 
bw_dist = 0.106	0.099	0.305	0.450	0.040
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.33953
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=546834 n_nop=294300 n_act=51099 n_pre=51083 n_req=74797 n_req_1=16327 n_req_2=16448 n_req_3=42022 n_rd=128380 n_write=21972 bw_util=0.5112 bw_util_1=0.1024 bw_util_2=0.1039 bw_util_3=0.3048 blp=7.148433 blp_1= 2.125660 blp_2= 2.186913 blp_3= 3.562396
 n_activity=524925 dram_eff=0.5325 dram_eff_1=0.1067 dram_eff_2=0.1083 dram_eff_3=0.3176
bk0: 8516a 316268i bk1: 8040a 325433i bk2: 7398a 359859i bk3: 7328a 363644i bk4: 8100a 323145i bk5: 7922a 323415i bk6: 8388a 336157i bk7: 8404a 332152i bk8: 7568a 324381i bk9: 7958a 320083i bk10: 7904a 273688i bk11: 7964a 265275i bk12: 8460a 310724i bk13: 7962a 314911i bk14: 8456a 294056i bk15: 8012a 297084i 
bw_dist = 0.102	0.104	0.305	0.449	0.040
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.59257
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=546834 n_nop=296286 n_act=50614 n_pre=50598 n_req=74377 n_req_1=16180 n_req_2=16197 n_req_3=42000 n_rd=127326 n_write=22010 bw_util=0.5076 bw_util_1=0.1014 bw_util_2=0.1017 bw_util_3=0.3046 blp=7.049517 blp_1= 2.121760 blp_2= 2.155085 blp_3= 3.545311
 n_activity=525202 dram_eff=0.5285 dram_eff_1=0.1055 dram_eff_2=0.1058 dram_eff_3=0.3171
bk0: 8344a 322467i bk1: 8276a 315804i bk2: 7192a 367505i bk3: 7238a 364138i bk4: 7880a 322841i bk5: 7982a 315982i bk6: 8216a 346557i bk7: 8146a 341911i bk8: 7478a 335816i bk9: 7724a 324829i bk10: 7868a 276858i bk11: 7824a 270394i bk12: 8354a 316251i bk13: 8214a 320968i bk14: 8312a 297993i bk15: 8278a 293396i 
bw_dist = 0.101	0.102	0.305	0.453	0.040
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.27418
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=546834 n_nop=296927 n_act=50587 n_pre=50573 n_req=74101 n_req_1=16401 n_req_2=15699 n_req_3=42001 n_rd=127158 n_write=21589 bw_util=0.5063 bw_util_1=0.1029 bw_util_2=0.09875 bw_util_3=0.3047 blp=7.014365 blp_1= 2.154280 blp_2= 2.099888 blp_3= 3.555239
 n_activity=525338 dram_eff=0.527 dram_eff_1=0.1071 dram_eff_2=0.1028 dram_eff_3=0.3171
bk0: 8106a 329264i bk1: 8112a 325324i bk2: 7296a 366550i bk3: 7350a 368606i bk4: 8078a 317274i bk5: 7764a 326338i bk6: 8434a 337981i bk7: 8236a 339219i bk8: 7554a 335374i bk9: 8002a 315569i bk10: 7744a 272296i bk11: 7806a 270431i bk12: 7976a 325167i bk13: 7996a 328364i bk14: 8292a 302224i bk15: 8412a 293091i 
bw_dist = 0.103	0.099	0.305	0.454	0.039
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.35004
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=546834 n_nop=293670 n_act=51078 n_pre=51062 n_req=75292 n_req_1=17080 n_req_2=16166 n_req_3=42046 n_rd=129178 n_write=21846 bw_util=0.5144 bw_util_1=0.1077 bw_util_2=0.1018 bw_util_3=0.3049 blp=7.162832 blp_1= 2.169095 blp_2= 2.139752 blp_3= 3.567415
 n_activity=524320 dram_eff=0.5365 dram_eff_1=0.1123 dram_eff_2=0.1061 dram_eff_3=0.318
bk0: 8218a 323167i bk1: 8424a 319702i bk2: 7290a 363880i bk3: 7090a 372944i bk4: 8092a 315180i bk5: 8126a 314873i bk6: 8594a 337048i bk7: 8268a 330963i bk8: 7760a 331315i bk9: 7996a 322219i bk10: 8144a 261611i bk11: 8058a 259821i bk12: 8342a 313565i bk13: 8156a 318810i bk14: 8422a 296397i bk15: 8198a 298681i 
bw_dist = 0.108	0.102	0.305	0.444	0.041
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.76336
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=546834 n_nop=294237 n_act=51100 n_pre=51084 n_req=74965 n_req_1=16526 n_req_2=16524 n_req_3=41915 n_rd=128637 n_write=21776 bw_util=0.5122 bw_util_1=0.1036 bw_util_2=0.1045 bw_util_3=0.3041 blp=7.126173 blp_1= 2.177599 blp_2= 2.151883 blp_3= 3.554319
 n_activity=527740 dram_eff=0.5308 dram_eff_1=0.1074 dram_eff_2=0.1083 dram_eff_3=0.3151
bk0: 8084a 326702i bk1: 8122a 321410i bk2: 7411a 368300i bk3: 7500a 359303i bk4: 8010a 317208i bk5: 7898a 319197i bk6: 8612a 332628i bk7: 8330a 331402i bk8: 7822a 328126i bk9: 7868a 318439i bk10: 8068a 265747i bk11: 7862a 261230i bk12: 8090a 316217i bk13: 8136a 328783i bk14: 8486a 298744i bk15: 8338a 289941i 
bw_dist = 0.104	0.105	0.304	0.453	0.035
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.63839

========= L2 cache stats =========
L2_cache_bank[0]: Access = 64471, Miss = 32298, Miss_rate = 0.501, Pending_hits = 1121, Reservation_fails = 20612
L2_cache_bank[1]: Access = 63747, Miss = 31726, Miss_rate = 0.498, Pending_hits = 1049, Reservation_fails = 23523
L2_cache_bank[2]: Access = 64877, Miss = 32398, Miss_rate = 0.499, Pending_hits = 1148, Reservation_fails = 28019
L2_cache_bank[3]: Access = 64401, Miss = 31798, Miss_rate = 0.494, Pending_hits = 1108, Reservation_fails = 23627
L2_cache_bank[4]: Access = 63718, Miss = 31826, Miss_rate = 0.499, Pending_hits = 1161, Reservation_fails = 18128
L2_cache_bank[5]: Access = 65290, Miss = 31842, Miss_rate = 0.488, Pending_hits = 1162, Reservation_fails = 16925
L2_cache_bank[6]: Access = 64349, Miss = 31744, Miss_rate = 0.493, Pending_hits = 1169, Reservation_fails = 24270
L2_cache_bank[7]: Access = 65528, Miss = 31843, Miss_rate = 0.486, Pending_hits = 1139, Reservation_fails = 23582
L2_cache_bank[8]: Access = 64045, Miss = 32436, Miss_rate = 0.506, Pending_hits = 1169, Reservation_fails = 29957
L2_cache_bank[9]: Access = 64612, Miss = 32160, Miss_rate = 0.498, Pending_hits = 1179, Reservation_fails = 31888
L2_cache_bank[10]: Access = 64530, Miss = 32299, Miss_rate = 0.501, Pending_hits = 1110, Reservation_fails = 26241
L2_cache_bank[11]: Access = 65107, Miss = 32034, Miss_rate = 0.492, Pending_hits = 1153, Reservation_fails = 26511
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 64471, Miss = 32298 (0.501), PendingHit = 1121 (0.0174)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 63747, Miss = 31726 (0.498), PendingHit = 1049 (0.0165)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 64877, Miss = 32398 (0.499), PendingHit = 1148 (0.0177)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 64401, Miss = 31798 (0.494), PendingHit = 1108 (0.0172)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 63718, Miss = 31826 (0.499), PendingHit = 1161 (0.0182)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 65290, Miss = 31842 (0.488), PendingHit = 1162 (0.0178)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 64349, Miss = 31744 (0.493), PendingHit = 1169 (0.0182)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 65528, Miss = 31843 (0.486), PendingHit = 1139 (0.0174)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 64045, Miss = 32436 (0.506), PendingHit = 1169 (0.0183)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 64612, Miss = 32160 (0.498), PendingHit = 1179 (0.0182)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 64530, Miss = 32299 (0.501), PendingHit = 1110 (0.0172)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 65107, Miss = 32034 (0.492), PendingHit = 1153 (0.0177)
L2 Cache Total Miss Rate = 0.496
Stream 1: L2 Cache Miss Rate = 0.455
Stream 2: L2 Cache Miss Rate = 0.520
Stream 3: L2 Cache Miss Rate = 0.486
Stream 1: Accesses  = 310142
Stream 1: Misses  = 141249
Stream 2: Accesses  = 235005
Stream 2: Misses  = 122272
Stream 3: Accesses  = 539670
Stream 3: Misses  = 262132
Stream 1+2: Accesses  = 545147
Stream 1+2: Misses  = 263521
Stream 1+2+3: Accesses  = 1084817
Stream 1+2+3: Misses  = 525653
Total Accesses  = 774675
MPKI-CORES
CORE_L2MPKI_0	17.439
CORE_L2MPKI_1	17.237
CORE_L2MPKI_2	17.029
CORE_L2MPKI_3	18.682
CORE_L2MPKI_4	18.051
CORE_L2MPKI_5	16.832
CORE_L2MPKI_6	17.406
CORE_L2MPKI_7	17.599
CORE_L2MPKI_8	18.072
CORE_L2MPKI_9	17.474
CORE_L2MPKI_10	17.879
CORE_L2MPKI_11	16.874
CORE_L2MPKI_12	16.212
CORE_L2MPKI_13	16.471
CORE_L2MPKI_14	16.559
CORE_L2MPKI_15	17.523
CORE_L2MPKI_16	17.915
CORE_L2MPKI_17	18.316
CORE_L2MPKI_18	20.497
CORE_L2MPKI_19	16.190
CORE_L2MPKI_20	2.827
CORE_L2MPKI_21	2.590
CORE_L2MPKI_22	2.613
CORE_L2MPKI_23	2.666
CORE_L2MPKI_24	2.736
CORE_L2MPKI_25	2.872
CORE_L2MPKI_26	2.774
CORE_L2MPKI_27	2.661
CORE_L2MPKI_28	2.705
CORE_L2MPKI_29	3.079
CORE_L2MPKI_30	2.638
CORE_L2MPKI_31	2.596
CORE_L2MPKI_32	2.600
CORE_L2MPKI_33	3.079
CORE_L2MPKI_34	2.675
CORE_L2MPKI_35	2.631
CORE_L2MPKI_36	2.572
CORE_L2MPKI_37	2.779
CORE_L2MPKI_38	2.593
CORE_L2MPKI_39	2.721
CORE_L2MPKI_40	2.517
CORE_L2MPKI_41	2.917
CORE_L2MPKI_42	2.704
CORE_L2MPKI_43	2.895
CORE_L2MPKI_44	2.537
CORE_L2MPKI_45	2.553
CORE_L2MPKI_46	2.721
CORE_L2MPKI_47	2.742
CORE_L2MPKI_48	2.536
CORE_L2MPKI_49	2.542
CORE_L2MPKI_50	2.582
CORE_L2MPKI_51	2.570
CORE_L2MPKI_52	2.665
CORE_L2MPKI_53	2.677
CORE_L2MPKI_54	2.765
CORE_L2MPKI_55	2.746
CORE_L2MPKI_56	2.548
CORE_L2MPKI_57	2.535
CORE_L2MPKI_58	2.567
CORE_L2MPKI_59	3.031
Avg_MPKI_Stream1= 17.513
Avg_MPKI_Stream2= 2.720
Avg_MPKI_Stream3= 2.668
MISSES-CORES
CORE_MISSES_0	7205
CORE_MISSES_1	7214
CORE_MISSES_2	7106
CORE_MISSES_3	7161
CORE_MISSES_4	7362
CORE_MISSES_5	6936
CORE_MISSES_6	7146
CORE_MISSES_7	7004
CORE_MISSES_8	7064
CORE_MISSES_9	7079
CORE_MISSES_10	7199
CORE_MISSES_11	6742
CORE_MISSES_12	6599
CORE_MISSES_13	7016
CORE_MISSES_14	6878
CORE_MISSES_15	7152
CORE_MISSES_16	7303
CORE_MISSES_17	6983
CORE_MISSES_18	7029
CORE_MISSES_19	7071
CORE_MISSES_20	6111
CORE_MISSES_21	5581
CORE_MISSES_22	6592
CORE_MISSES_23	6094
CORE_MISSES_24	5770
CORE_MISSES_25	6860
CORE_MISSES_26	6408
CORE_MISSES_27	5704
CORE_MISSES_28	5984
CORE_MISSES_29	6104
CORE_MISSES_30	5600
CORE_MISSES_31	6922
CORE_MISSES_32	6154
CORE_MISSES_33	5671
CORE_MISSES_34	6515
CORE_MISSES_35	6338
CORE_MISSES_36	5689
CORE_MISSES_37	6185
CORE_MISSES_38	6079
CORE_MISSES_39	5911
CORE_MISSES_40	6525
CORE_MISSES_41	6130
CORE_MISSES_42	5288
CORE_MISSES_43	6208
CORE_MISSES_44	6023
CORE_MISSES_45	5667
CORE_MISSES_46	6196
CORE_MISSES_47	6238
CORE_MISSES_48	5684
CORE_MISSES_49	6401
CORE_MISSES_50	6267
CORE_MISSES_51	5730
CORE_MISSES_52	6194
CORE_MISSES_53	6582
CORE_MISSES_54	5720
CORE_MISSES_55	5816
CORE_MISSES_56	6083
CORE_MISSES_57	6023
CORE_MISSES_58	6071
CORE_MISSES_59	6037
L2_MISSES = 384404
L2_total_cache_accesses = 774675
L2_total_cache_misses = 384404
L2_total_cache_miss_rate = 0.4962
L2_total_cache_pending_hits = 13668
L2_total_cache_reservation_fails = 293283
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 69417
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1081
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 289307
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 201666
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 2480
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 325
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 199
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5556
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 204915
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 7278
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 35969
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 40266
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 99044
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4917
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 58883
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 43505
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 747
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 67
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 46
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2290
L2_cache_data_port_util = 0.266
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3215418
icnt_total_pkts_simt_to_mem=960555
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       8.1265
gpu_ipc_2 =       8.0845
gpu_ipc_3 =     217.4030
gpu_tot_sim_cycle_stream_1 = 556784
gpu_tot_sim_cycle_stream_2 = 556349
gpu_tot_sim_cycle_stream_3 = 555109
gpu_sim_insn_1 = 4524716
gpu_sim_insn_2 = 4497790
gpu_sim_insn_3 = 120682368
gpu_sim_cycle = 556785
gpu_sim_insn = 129704874
gpu_ipc =     232.9532
gpu_tot_sim_cycle = 556785
gpu_tot_sim_insn = 129704874
gpu_tot_ipc =     232.9532
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 2735313
gpu_stall_icnt2sh    = 4219904
gpu_total_sim_rate=147727

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2644836
	L1I_total_cache_misses = 9232
	L1I_total_cache_miss_rate = 0.0035
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 34997
L1D_cache:
	L1D_cache_core[0]: Access = 30216, Miss = 22085, Miss_rate = 0.731, Pending_hits = 2072, Reservation_fails = 452335
	L1D_cache_core[1]: Access = 29844, Miss = 21749, Miss_rate = 0.729, Pending_hits = 2153, Reservation_fails = 454079
	L1D_cache_core[2]: Access = 28595, Miss = 20925, Miss_rate = 0.732, Pending_hits = 1988, Reservation_fails = 449948
	L1D_cache_core[3]: Access = 29631, Miss = 21855, Miss_rate = 0.738, Pending_hits = 2045, Reservation_fails = 456146
	L1D_cache_core[4]: Access = 29721, Miss = 21770, Miss_rate = 0.732, Pending_hits = 2140, Reservation_fails = 453153
	L1D_cache_core[5]: Access = 29066, Miss = 21175, Miss_rate = 0.729, Pending_hits = 2114, Reservation_fails = 452686
	L1D_cache_core[6]: Access = 30054, Miss = 21853, Miss_rate = 0.727, Pending_hits = 2134, Reservation_fails = 459061
	L1D_cache_core[7]: Access = 29353, Miss = 21374, Miss_rate = 0.728, Pending_hits = 2036, Reservation_fails = 458677
	L1D_cache_core[8]: Access = 29126, Miss = 21477, Miss_rate = 0.737, Pending_hits = 2114, Reservation_fails = 462311
	L1D_cache_core[9]: Access = 28977, Miss = 21250, Miss_rate = 0.733, Pending_hits = 2106, Reservation_fails = 450693
	L1D_cache_core[10]: Access = 29224, Miss = 21581, Miss_rate = 0.738, Pending_hits = 2028, Reservation_fails = 456453
	L1D_cache_core[11]: Access = 27622, Miss = 20220, Miss_rate = 0.732, Pending_hits = 1915, Reservation_fails = 458973
	L1D_cache_core[12]: Access = 28297, Miss = 20477, Miss_rate = 0.724, Pending_hits = 2035, Reservation_fails = 448305
	L1D_cache_core[13]: Access = 29284, Miss = 21073, Miss_rate = 0.720, Pending_hits = 2083, Reservation_fails = 447473
	L1D_cache_core[14]: Access = 27939, Miss = 20658, Miss_rate = 0.739, Pending_hits = 2044, Reservation_fails = 452593
	L1D_cache_core[15]: Access = 29651, Miss = 21603, Miss_rate = 0.729, Pending_hits = 1969, Reservation_fails = 455203
	L1D_cache_core[16]: Access = 29758, Miss = 21525, Miss_rate = 0.723, Pending_hits = 2161, Reservation_fails = 459815
	L1D_cache_core[17]: Access = 29192, Miss = 20979, Miss_rate = 0.719, Pending_hits = 2106, Reservation_fails = 452234
	L1D_cache_core[18]: Access = 28205, Miss = 20961, Miss_rate = 0.743, Pending_hits = 1960, Reservation_fails = 466734
	L1D_cache_core[19]: Access = 29655, Miss = 21835, Miss_rate = 0.736, Pending_hits = 2178, Reservation_fails = 449135
	L1D_cache_core[20]: Access = 6521, Miss = 6521, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16051
	L1D_cache_core[21]: Access = 7025, Miss = 7025, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5711
	L1D_cache_core[22]: Access = 7844, Miss = 7844, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3481
	L1D_cache_core[23]: Access = 6852, Miss = 6852, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8973
	L1D_cache_core[24]: Access = 6866, Miss = 6866, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7065
	L1D_cache_core[25]: Access = 7676, Miss = 7676, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4951
	L1D_cache_core[26]: Access = 6826, Miss = 6826, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7219
	L1D_cache_core[27]: Access = 6997, Miss = 6997, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8016
	L1D_cache_core[28]: Access = 6905, Miss = 6905, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5972
	L1D_cache_core[29]: Access = 6060, Miss = 6060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10949
	L1D_cache_core[30]: Access = 7132, Miss = 7132, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7755
	L1D_cache_core[31]: Access = 8366, Miss = 8366, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 149
	L1D_cache_core[32]: Access = 6962, Miss = 6962, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6549
	L1D_cache_core[33]: Access = 5707, Miss = 5707, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12747
	L1D_cache_core[34]: Access = 7680, Miss = 7680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3310
	L1D_cache_core[35]: Access = 7244, Miss = 7244, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7514
	L1D_cache_core[36]: Access = 6919, Miss = 6919, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8014
	L1D_cache_core[37]: Access = 7274, Miss = 7274, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8149
	L1D_cache_core[38]: Access = 7186, Miss = 7186, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5001
	L1D_cache_core[39]: Access = 7128, Miss = 7128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6802
	L1D_cache_core[40]: Access = 8062, Miss = 8062, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1715
	L1D_cache_core[41]: Access = 6557, Miss = 6557, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8834
	L1D_cache_core[42]: Access = 6346, Miss = 6346, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13883
	L1D_cache_core[43]: Access = 7007, Miss = 7007, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4417
	L1D_cache_core[44]: Access = 7153, Miss = 7153, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5715
	L1D_cache_core[45]: Access = 7198, Miss = 7198, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4552
	L1D_cache_core[46]: Access = 6633, Miss = 6633, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7713
	L1D_cache_core[47]: Access = 6928, Miss = 6928, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8850
	L1D_cache_core[48]: Access = 7257, Miss = 7257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5673
	L1D_cache_core[49]: Access = 7957, Miss = 7957, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1665
	L1D_cache_core[50]: Access = 7279, Miss = 7279, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6296
	L1D_cache_core[51]: Access = 6693, Miss = 6693, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11273
	L1D_cache_core[52]: Access = 7502, Miss = 7502, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5633
	L1D_cache_core[53]: Access = 7291, Miss = 7291, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4527
	L1D_cache_core[54]: Access = 6867, Miss = 6867, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7854
	L1D_cache_core[55]: Access = 6935, Miss = 6935, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10433
	L1D_cache_core[56]: Access = 7210, Miss = 7210, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5243
	L1D_cache_core[57]: Access = 7555, Miss = 7555, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4498
	L1D_cache_core[58]: Access = 7616, Miss = 7616, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4524
	L1D_cache_core[59]: Access = 6340, Miss = 6340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8465
	L1D_total_cache_accesses = 866966
	L1D_total_cache_misses = 709981
	L1D_total_cache_miss_rate = 0.8189
	L1D_total_cache_pending_hits = 41381
	L1D_total_cache_reservation_fails = 9372148
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 291022
	L1C_total_cache_misses = 5856
	L1C_total_cache_miss_rate = 0.0201
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 50135
L1T_cache:
	L1T_total_cache_accesses = 863640
	L1T_total_cache_misses = 330241
	L1T_total_cache_miss_rate = 0.3824
	L1T_total_cache_pending_hits = 533399
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 112216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 41178
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 490914
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6328813
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 285166
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5856
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 50135
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 533399
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 330241
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3388
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 203
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 219067
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3043335
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2635604
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 9232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 34997
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1966, 1124, 1180, 1180, 722, 1597, 1638, 1554, 1571, 1167, 1595, 2044, 1113, 683, 1193, 1638, 1625, 1560, 1128, 1996, 1167, 1028, 1167, 1417, 1167, 1070, 1180, 1975, 1154, 1004, 1167, 969, 2014, 866, 1558, 879, 2001, 840, 627, 866, 1558, 834, 1111, 853, 1126, 838, 1584, 1643, 
gpgpu_n_tot_thrd_icount = 160611520
gpgpu_n_tot_w_icount = 5019110
gpgpu_n_stall_shd_mem = 13371475
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 490873
gpgpu_n_mem_write_global = 222599
gpgpu_n_mem_texture = 330241
gpgpu_n_mem_const = 3497
gpgpu_n_load_insn  = 9476647
gpgpu_n_store_insn = 491334
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 4122752
gpgpu_n_const_mem_insn = 4382976
gpgpu_n_param_mem_insn = 2439251
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 50135
gpgpu_stall_shd_mem[c_mem][bk_conf] = 50135
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9685070
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:19762249	W0_Idle:2923366	W0_Scoreboard:38878755	W1:290667	W2:193641	W3:183384	W4:141812	W5:104266	W6:47067	W7:27069	W8:7078	W9:2120	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4022404
Warp Occupancy Distribution:
Stall:16674210	W0_Idle:1414896	W0_Scoreboard:2974770	W1:290667	W2:193641	W3:183384	W4:141812	W5:104266	W6:47067	W7:27069	W8:7078	W9:2120	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:210420
Warp Occupancy Distribution:
Stall:1718297	W0_Idle:554852	W0_Scoreboard:18001286	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1898511
warp_utilization0: 0.075386
warp_utilization1: 0.054219
warp_utilization2: 0.085623
traffic_breakdown_coretomem[CONST_ACC_R] = 27976 {8:3497,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3926984 {8:490873,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9847672 {40:211038,72:2596,136:8965,}
traffic_breakdown_coretomem[INST_ACC_R] = 8320 {8:1040,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 2641928 {8:330241,}
traffic_breakdown_memtocore[CONST_ACC_R] = 251784 {72:3497,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 66698888 {136:490433,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1778256 {8:222282,}
traffic_breakdown_memtocore[INST_ACC_R] = 141440 {136:1040,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 44912776 {136:330241,}
maxmrqlatency = 1210 
maxdqlatency = 0 
maxmflatency = 5010 
averagemflatency = 659 
averagemflatency_1 = 795 
averagemflatency_2= 567 
averagemflatency_3 = 560 
averagemrqlatency_1 = 55 
averagemrqlatency_2 = 54 
averagemrqlatency_3 = 47 
max_icnt2mem_latency = 4478 
max_icnt2sh_latency = 556784 
mrq_lat_table:241919 	10839 	14388 	29428 	76116 	97614 	101215 	61735 	15759 	1095 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	3094 	10086 	21208 	58756 	282378 	529252 	140322 	1330 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	102905 	31998 	45039 	98106 	174920 	310167 	259252 	25253 	370 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	57167 	688632 	77586 	783 	3 	0 	0 	2 	1 	25 	120 	1304 	15521 	30054 	50253 	108016 	16985 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	125 	986 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        25        28        25        22        24        20        18        18        26        28        24        26        13        14        22        24 
dram[1]:        26        28        25        22        23        21        17        18        26        28        24        26        14        14        22        18 
dram[2]:        20        26        22        24        21        20        18        17        26        26        22        26        14        16        19        19 
dram[3]:        25        25        21        22        18        22        18        14        28        26        26        22        14        12        16        18 
dram[4]:        24        22        22        26        17        21        18        18        28        26        38        26        18        16        17        19 
dram[5]:        27        25        22        22        23        22        20        17        28        26        22        23        14        15        19        19 
maximum service time to same row:
dram[0]:      2909      4812      3849      3889      4147      3975      5514      8964      5487      5603      2883      3828      6928      5756      7744      7188 
dram[1]:      4561      5087      3421      3912      4026      3466      2327      7796      5597      5482      2019      3460      5706      6021      8377      7248 
dram[2]:      4553      4585      3679      3592      3685      2623      8694      6540      5422      5307      2977      2865      6194      5030      7627      8672 
dram[3]:      4932      5203      3839      3747      2797      3508      7834      4294      5315      5477      3454      3156      6169      5663      7221      9548 
dram[4]:      4688      3287      4190      3766      2582      3870      7334      6066      5399      4325      2928      3054      6535      6012      8146      7192 
dram[5]:      4754      3175      4120      3862      3626      3859      9047      7079      5369      4238      3754      2826      4847      6573      7779      7566 
average row accesses per activate:
dram[0]:  1.585861  1.595706  1.465116  1.472474  1.538770  1.563174  1.419657  1.411900  1.636993  1.629862  1.709300  1.710865  1.470756  1.492763  1.599331  1.606658 
dram[1]:  1.598653  1.587012  1.463830  1.491977  1.532066  1.529412  1.420323  1.421338  1.625304  1.621563  1.681788  1.705231  1.494353  1.518051  1.599370  1.602244 
dram[2]:  1.583596  1.594388  1.489883  1.477686  1.556829  1.541826  1.442840  1.436316  1.632725  1.629731  1.702257  1.769808  1.502644  1.464563  1.603648  1.578564 
dram[3]:  1.580455  1.613642  1.451751  1.475389  1.561249  1.527925  1.427407  1.449917  1.625591  1.601038  1.712908  1.732115  1.489872  1.479756  1.603864  1.625461 
dram[4]:  1.599330  1.598224  1.489436  1.468854  1.536543  1.558286  1.431086  1.449286  1.650214  1.645421  1.723057  1.737410  1.497940  1.461233  1.626073  1.606572 
dram[5]:  1.605802  1.594446  1.469810  1.458396  1.551625  1.535754  1.406757  1.435406  1.599952  1.633229  1.733692  1.717921  1.483250  1.477217  1.607892  1.637762 
average row locality = 650112/416462 = 1.561036
average row locality_1 = 314131/170038 = 1.847416
average row locality_2 = 173867/124496 = 1.396567
average row locality_3 = 162114/121928 = 1.329588
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5607      5518      5082      5154      5508      5422      5521      5457      5126      4978      5295      5333      5577      5570      5699      5607 
dram[1]:      5609      5416      4981      4935      5553      5458      5536      5573      5068      5204      5445      5526      5855      5547      5639      5403 
dram[2]:      5555      5597      5108      5109      5381      5486      5432      5385      4948      5024      5258      5200      5618      5618      5648      5625 
dram[3]:      5479      5420      4914      4927      5625      5559      5578      5420      5014      5259      5419      5331      5642      5593      5586      5558 
dram[4]:      5657      5717      5137      4955      5589      5557      5583      5387      5069      5179      5409      5379      5787      5617      5694      5573 
dram[5]:      5469      5466      5070      5066      5583      5529      5632      5520      5100      5187      5653      5500      5689      5638      5657      5514 
total reads: 520080
bank skew: 5855/4914 = 1.19
chip skew: 87289/85992 = 1.02
number of total write accesses:
dram[0]:      1504      1468       840       864      1398      1395       690       689      1494      1517      2296      2241      1112      1134      1474      1489 
dram[1]:      1514      1451       867       830      1375      1276       712       715      1612      1579      2229      2330      1158      1181      1475      1453 
dram[2]:      1492      1506       856       818      1413      1389       664       682      1498      1521      2283      2350      1201       974      1562      1518 
dram[3]:      1475      1488       848       768      1474      1335       724       703      1516      1531      2397      2344      1125       949      1471      1490 
dram[4]:      1501      1483       855       775      1433      1354       678       700      1484      1559      2393      2349      1120       998      1503      1467 
dram[5]:      1505      1481       821       788      1435      1322       697       691      1495      1586      2400      2332      1174       943      1474      1512 
total reads: 130035
bank skew: 2400/664 = 3.61
chip skew: 21757/21605 = 1.01
average mf latency per bank:
dram[0]:       1172      1146      1174      1144      1139      1164      1013       990       688       668       809       824      1262      1216       931       883
dram[1]:       1224      1189      1244      1198      1261      1276      1150      1121       749       742       879       875      1330      1292      1021       959
dram[2]:       1151      1175      1179      1217      1168      1190       990      1020       670       700       788       846      1199      1396       887       939
dram[3]:       1154      1242      1200      1421      1236      1303      1078      1112       705       745       870       893      1293      1361       930       999
dram[4]:       1163      1186      1183      1230      1202      1214      1047      1054       707       724       830       870      1231      1320       922       966
dram[5]:       1199      1208      1205      1236      1308      1313      1105      1114       738       737       896       890      1316      1401       975       998
maximum mf latency per bank:
dram[0]:       4371      4676      3333      4517      2709      2997      2414      3993      3381      3427      4381      4334      2313      3682      2768      2313
dram[1]:       3661      4026      3667      4132      3771      3754      3256      2722      2960      2655      3823      3048      3917      3497      3367      2673
dram[2]:       4252      3674      4899      3548      3940      2825      3594      2415      2827      4137      4092      3632      2492      2990      3060      2995
dram[3]:       4121      3930      3096      3267      2775      4001      3050      3696      4168      3223      3854      4382      3657      3542      2494      2497
dram[4]:       3831      3418      3522      3776      4337      2986      2308      2194      3273      3534      4450      3136      4111      3253      3494      3525
dram[5]:       4234      3335      4892      4556      3554      2394      3487      2662      5010      4466      4629      3911      2871      3267      3931      3174
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=734955 n_nop=393372 n_act=69405 n_pre=69390 n_req=100808 n_req_1=22471 n_req_2=22237 n_req_3=56100 n_rd=172906 n_write=29882 bw_util=0.5124 bw_util_1=0.1052 bw_util_2=0.1045 bw_util_3=0.3027 blp=7.102859 blp_1= 2.147094 blp_2= 2.131579 blp_3= 3.536834
 n_activity=709346 dram_eff=0.5309 dram_eff_1=0.109 dram_eff_2=0.1083 dram_eff_3=0.3136
bk0: 11214a 424852i bk1: 11036a 433825i bk2: 10164a 484854i bk3: 10308a 476259i bk4: 11016a 423014i bk5: 10844a 426581i bk6: 11042a 454909i bk7: 10914a 449528i bk8: 10252a 444601i bk9: 9956a 440800i bk10: 10590a 365994i bk11: 10666a 367584i bk12: 11154a 429065i bk13: 11140a 422288i bk14: 11398a 394080i bk15: 11212a 389609i 
bw_dist = 0.105	0.105	0.303	0.453	0.035
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.38374
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=734955 n_nop=392001 n_act=69704 n_pre=69689 n_req=101242 n_req_1=22719 n_req_2=22367 n_req_3=56156 n_rd=173494 n_write=30067 bw_util=0.5144 bw_util_1=0.1063 bw_util_2=0.105 bw_util_3=0.3031 blp=7.206613 blp_1= 2.146942 blp_2= 2.172757 blp_3= 3.550168
 n_activity=709205 dram_eff=0.5331 dram_eff_1=0.1102 dram_eff_2=0.1088 dram_eff_3=0.3141
bk0: 11218a 427506i bk1: 10832a 431039i bk2: 9962a 484553i bk3: 9870a 488439i bk4: 11106a 424043i bk5: 10916a 425074i bk6: 11072a 449055i bk7: 11146a 445939i bk8: 10136a 428216i bk9: 10408a 428505i bk10: 10890a 356367i bk11: 11050a 348604i bk12: 11710a 412560i bk13: 11094a 413899i bk14: 11278a 390026i bk15: 10806a 396412i 
bw_dist = 0.106	0.105	0.303	0.451	0.035
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.83306
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=734955 n_nop=395203 n_act=68911 n_pre=68896 n_req=100485 n_req_1=21876 n_req_2=22483 n_req_3=56126 n_rd=171982 n_write=29963 bw_util=0.5102 bw_util_1=0.102 bw_util_2=0.1053 bw_util_3=0.3028 blp=7.086516 blp_1= 2.108622 blp_2= 2.166235 blp_3= 3.533804
 n_activity=709201 dram_eff=0.5287 dram_eff_1=0.1057 dram_eff_2=0.1092 dram_eff_3=0.3138
bk0: 11110a 431538i bk1: 11194a 421607i bk2: 10216a 484013i bk3: 10216a 481884i bk4: 10762a 428618i bk5: 10972a 417799i bk6: 10864a 465639i bk7: 10770a 458403i bk8: 9896a 449097i bk9: 10048a 439219i bk10: 10516a 370680i bk11: 10400a 362583i bk12: 11236a 424222i bk13: 11236a 430004i bk14: 11296a 391814i bk15: 11250a 384897i 
bw_dist = 0.102	0.105	0.303	0.455	0.035
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.37154
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=734955 n_nop=394176 n_act=69158 n_pre=69143 n_req=100789 n_req_1=23017 n_req_2=21612 n_req_3=56160 n_rd=172644 n_write=29834 bw_util=0.512 bw_util_1=0.1077 bw_util_2=0.1011 bw_util_3=0.3031 blp=7.151802 blp_1= 2.188310 blp_2= 2.115291 blp_3= 3.557280
 n_activity=709278 dram_eff=0.5305 dram_eff_1=0.1116 dram_eff_2=0.1048 dram_eff_3=0.314
bk0: 10958a 434584i bk1: 10840a 431187i bk2: 9828a 490069i bk3: 9852a 494347i bk4: 11250a 413446i bk5: 11118a 416628i bk6: 11156a 453039i bk7: 10840a 452497i bk8: 10028a 443079i bk9: 10518a 421811i bk10: 10838a 354827i bk11: 10660a 353818i bk12: 11284a 421690i bk13: 11186a 432525i bk14: 11172a 397276i bk15: 11116a 387896i 
bw_dist = 0.108	0.101	0.303	0.453	0.035
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.6922
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=734955 n_nop=391653 n_act=69472 n_pre=69456 n_req=101826 n_req_1=23076 n_req_2=22560 n_req_3=56190 n_rd=174576 n_write=29798 bw_util=0.5174 bw_util_1=0.1083 bw_util_2=0.106 bw_util_3=0.3032 blp=7.208994 blp_1= 2.163903 blp_2= 2.154023 blp_3= 3.552087
 n_activity=708151 dram_eff=0.537 dram_eff_1=0.1124 dram_eff_2=0.11 dram_eff_3=0.3146
bk0: 11314a 429096i bk1: 11434a 422276i bk2: 10274a 481078i bk3: 9910a 492568i bk4: 11176a 414416i bk5: 11114a 419113i bk6: 11166a 453677i bk7: 10774a 447443i bk8: 10138a 443482i bk9: 10358a 432700i bk10: 10818a 351921i bk11: 10758a 348005i bk12: 11574a 417843i bk13: 11234a 423406i bk14: 11388a 391361i bk15: 11146a 394226i 
bw_dist = 0.108	0.106	0.303	0.446	0.036
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.80436
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=734955 n_nop=390984 n_act=69812 n_pre=69796 n_req=101794 n_req_1=23116 n_req_2=22663 n_req_3=56015 n_rd=174546 n_write=29817 bw_util=0.5173 bw_util_1=0.1083 bw_util_2=0.1067 bw_util_3=0.3023 blp=7.202518 blp_1= 2.187484 blp_2= 2.158805 blp_3= 3.547387
 n_activity=712703 dram_eff=0.5334 dram_eff_1=0.1117 dram_eff_2=0.11 dram_eff_3=0.3118
bk0: 10938a 434879i bk1: 10932a 431408i bk2: 10140a 487342i bk3: 10132a 484132i bk4: 11166a 415263i bk5: 11058a 417033i bk6: 11264a 447299i bk7: 11040a 446626i bk8: 10200a 437289i bk9: 10374a 426513i bk10: 11306a 346016i bk11: 11000a 342668i bk12: 11378a 412268i bk13: 11276a 433837i bk14: 11314a 393152i bk15: 11028a 386022i 
bw_dist = 0.108	0.107	0.302	0.452	0.030
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.92151

========= L2 cache stats =========
L2_cache_bank[0]: Access = 87201, Miss = 43416, Miss_rate = 0.498, Pending_hits = 1484, Reservation_fails = 25358
L2_cache_bank[1]: Access = 86239, Miss = 43046, Miss_rate = 0.499, Pending_hits = 1425, Reservation_fails = 29548
L2_cache_bank[2]: Access = 87790, Miss = 43690, Miss_rate = 0.498, Pending_hits = 1553, Reservation_fails = 40250
L2_cache_bank[3]: Access = 87053, Miss = 43063, Miss_rate = 0.495, Pending_hits = 1507, Reservation_fails = 35157
L2_cache_bank[4]: Access = 86363, Miss = 42952, Miss_rate = 0.497, Pending_hits = 1547, Reservation_fails = 25186
L2_cache_bank[5]: Access = 87695, Miss = 43050, Miss_rate = 0.491, Pending_hits = 1524, Reservation_fails = 24662
L2_cache_bank[6]: Access = 87298, Miss = 43262, Miss_rate = 0.496, Pending_hits = 1570, Reservation_fails = 35269
L2_cache_bank[7]: Access = 88399, Miss = 43068, Miss_rate = 0.487, Pending_hits = 1519, Reservation_fails = 35038
L2_cache_bank[8]: Access = 86878, Miss = 43926, Miss_rate = 0.506, Pending_hits = 1584, Reservation_fails = 38210
L2_cache_bank[9]: Access = 87032, Miss = 43364, Miss_rate = 0.498, Pending_hits = 1543, Reservation_fails = 37919
L2_cache_bank[10]: Access = 87771, Miss = 43856, Miss_rate = 0.500, Pending_hits = 1528, Reservation_fails = 42171
L2_cache_bank[11]: Access = 87933, Miss = 43421, Miss_rate = 0.494, Pending_hits = 1530, Reservation_fails = 41741
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 87201, Miss = 43416 (0.498), PendingHit = 1484 (0.017)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 86239, Miss = 43046 (0.499), PendingHit = 1425 (0.0165)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 87790, Miss = 43690 (0.498), PendingHit = 1553 (0.0177)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 87053, Miss = 43063 (0.495), PendingHit = 1507 (0.0173)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 86363, Miss = 42952 (0.497), PendingHit = 1547 (0.0179)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 87695, Miss = 43050 (0.491), PendingHit = 1524 (0.0174)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 87298, Miss = 43262 (0.496), PendingHit = 1570 (0.018)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 88399, Miss = 43068 (0.487), PendingHit = 1519 (0.0172)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 86878, Miss = 43926 (0.506), PendingHit = 1584 (0.0182)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 87032, Miss = 43364 (0.498), PendingHit = 1543 (0.0177)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 87771, Miss = 43856 (0.5), PendingHit = 1528 (0.0174)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 87933, Miss = 43421 (0.494), PendingHit = 1530 (0.0174)
L2 Cache Total Miss Rate = 0.496
Stream 1: L2 Cache Miss Rate = 0.455
Stream 2: L2 Cache Miss Rate = 0.523
Stream 3: L2 Cache Miss Rate = 0.485
Stream 1: Accesses  = 429478
Stream 1: Misses  = 195201
Stream 2: Accesses  = 313327
Stream 2: Misses  = 164022
Stream 3: Accesses  = 734325
Stream 3: Misses  = 356092
Stream 1+2: Accesses  = 742805
Stream 1+2: Misses  = 359223
Stream 1+2+3: Accesses  = 1477130
Stream 1+2+3: Misses  = 715315
Total Accesses  = 1047652
MPKI-CORES
CORE_L2MPKI_0	21.654
CORE_L2MPKI_1	21.246
CORE_L2MPKI_2	20.942
CORE_L2MPKI_3	23.299
CORE_L2MPKI_4	22.240
CORE_L2MPKI_5	20.850
CORE_L2MPKI_6	21.437
CORE_L2MPKI_7	21.857
CORE_L2MPKI_8	22.216
CORE_L2MPKI_9	21.235
CORE_L2MPKI_10	22.440
CORE_L2MPKI_11	21.077
CORE_L2MPKI_12	20.569
CORE_L2MPKI_13	20.440
CORE_L2MPKI_14	20.624
CORE_L2MPKI_15	21.613
CORE_L2MPKI_16	22.079
CORE_L2MPKI_17	22.403
CORE_L2MPKI_18	24.871
CORE_L2MPKI_19	20.417
CORE_L2MPKI_20	2.823
CORE_L2MPKI_21	2.600
CORE_L2MPKI_22	2.710
CORE_L2MPKI_23	2.687
CORE_L2MPKI_24	2.739
CORE_L2MPKI_25	2.792
CORE_L2MPKI_26	2.784
CORE_L2MPKI_27	2.680
CORE_L2MPKI_28	2.694
CORE_L2MPKI_29	3.014
CORE_L2MPKI_30	2.638
CORE_L2MPKI_31	2.592
CORE_L2MPKI_32	2.617
CORE_L2MPKI_33	3.187
CORE_L2MPKI_34	2.643
CORE_L2MPKI_35	2.719
CORE_L2MPKI_36	2.819
CORE_L2MPKI_37	2.741
CORE_L2MPKI_38	2.596
CORE_L2MPKI_39	2.683
CORE_L2MPKI_40	2.536
CORE_L2MPKI_41	2.839
CORE_L2MPKI_42	2.750
CORE_L2MPKI_43	2.790
CORE_L2MPKI_44	2.541
CORE_L2MPKI_45	2.584
CORE_L2MPKI_46	2.933
CORE_L2MPKI_47	2.706
CORE_L2MPKI_48	2.536
CORE_L2MPKI_49	2.528
CORE_L2MPKI_50	2.577
CORE_L2MPKI_51	2.692
CORE_L2MPKI_52	2.637
CORE_L2MPKI_53	2.653
CORE_L2MPKI_54	2.715
CORE_L2MPKI_55	2.693
CORE_L2MPKI_56	2.562
CORE_L2MPKI_57	2.532
CORE_L2MPKI_58	2.550
CORE_L2MPKI_59	2.902
Avg_MPKI_Stream1= 21.675
Avg_MPKI_Stream2= 2.738
Avg_MPKI_Stream3= 2.663
MISSES-CORES
CORE_MISSES_0	9939
CORE_MISSES_1	9945
CORE_MISSES_2	9663
CORE_MISSES_3	10036
CORE_MISSES_4	10077
CORE_MISSES_5	9670
CORE_MISSES_6	9761
CORE_MISSES_7	9705
CORE_MISSES_8	9667
CORE_MISSES_9	9642
CORE_MISSES_10	10095
CORE_MISSES_11	9368
CORE_MISSES_12	9336
CORE_MISSES_13	9740
CORE_MISSES_14	9525
CORE_MISSES_15	9793
CORE_MISSES_16	9984
CORE_MISSES_17	9688
CORE_MISSES_18	9681
CORE_MISSES_19	9886
CORE_MISSES_20	7715
CORE_MISSES_21	7809
CORE_MISSES_22	9103
CORE_MISSES_23	7846
CORE_MISSES_24	7977
CORE_MISSES_25	9093
CORE_MISSES_26	8121
CORE_MISSES_27	8003
CORE_MISSES_28	7934
CORE_MISSES_29	7781
CORE_MISSES_30	8026
CORE_MISSES_31	9249
CORE_MISSES_32	7788
CORE_MISSES_33	7725
CORE_MISSES_34	8672
CORE_MISSES_35	8369
CORE_MISSES_36	8300
CORE_MISSES_37	8362
CORE_MISSES_38	7954
CORE_MISSES_39	8195
CORE_MISSES_40	8716
CORE_MISSES_41	7876
CORE_MISSES_42	7284
CORE_MISSES_43	8340
CORE_MISSES_44	7742
CORE_MISSES_45	7937
CORE_MISSES_46	8283
CORE_MISSES_47	7982
CORE_MISSES_48	7829
CORE_MISSES_49	8609
CORE_MISSES_50	7997
CORE_MISSES_51	7620
CORE_MISSES_52	8357
CORE_MISSES_53	8284
CORE_MISSES_54	7911
CORE_MISSES_55	7983
CORE_MISSES_56	7901
CORE_MISSES_57	8158
CORE_MISSES_58	8242
CORE_MISSES_59	7840
L2_MISSES = 520114
L2_total_cache_accesses = 1047652
L2_total_cache_misses = 520114
L2_total_cache_miss_rate = 0.4965
L2_total_cache_pending_hits = 18314
L2_total_cache_reservation_fails = 410509
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 98433
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1532
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 390566
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 284297
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 2841
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 395
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 261
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5935
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 271586
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 10014
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 48641
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 55335
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 135464
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6291
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 80588
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 62233
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 900
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 82
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2709
L2_cache_data_port_util = 0.267
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=4341343
icnt_total_pkts_simt_to_mem=1300340
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       8.1265
gpu_ipc_2 =       8.0845
gpu_ipc_3 =     217.4030
gpu_tot_sim_cycle_stream_1 = 556784
gpu_tot_sim_cycle_stream_2 = 556349
gpu_tot_sim_cycle_stream_3 = 555109
gpu_sim_insn_1 = 4524716
gpu_sim_insn_2 = 4497790
gpu_sim_insn_3 = 120682368
gpu_sim_cycle = 556785
gpu_sim_insn = 129704874
gpu_ipc =     232.9532
gpu_tot_sim_cycle = 556785
gpu_tot_sim_insn = 129704874
gpu_tot_ipc =     232.9532
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 2735313
gpu_stall_icnt2sh    = 4219904
gpu_total_sim_rate=147727

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2644836
	L1I_total_cache_misses = 9232
	L1I_total_cache_miss_rate = 0.0035
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 34997
L1D_cache:
	L1D_cache_core[0]: Access = 30216, Miss = 22085, Miss_rate = 0.731, Pending_hits = 2072, Reservation_fails = 452335
	L1D_cache_core[1]: Access = 29844, Miss = 21749, Miss_rate = 0.729, Pending_hits = 2153, Reservation_fails = 454079
	L1D_cache_core[2]: Access = 28595, Miss = 20925, Miss_rate = 0.732, Pending_hits = 1988, Reservation_fails = 449948
	L1D_cache_core[3]: Access = 29631, Miss = 21855, Miss_rate = 0.738, Pending_hits = 2045, Reservation_fails = 456146
	L1D_cache_core[4]: Access = 29721, Miss = 21770, Miss_rate = 0.732, Pending_hits = 2140, Reservation_fails = 453153
	L1D_cache_core[5]: Access = 29066, Miss = 21175, Miss_rate = 0.729, Pending_hits = 2114, Reservation_fails = 452686
	L1D_cache_core[6]: Access = 30054, Miss = 21853, Miss_rate = 0.727, Pending_hits = 2134, Reservation_fails = 459061
	L1D_cache_core[7]: Access = 29353, Miss = 21374, Miss_rate = 0.728, Pending_hits = 2036, Reservation_fails = 458677
	L1D_cache_core[8]: Access = 29126, Miss = 21477, Miss_rate = 0.737, Pending_hits = 2114, Reservation_fails = 462311
	L1D_cache_core[9]: Access = 28977, Miss = 21250, Miss_rate = 0.733, Pending_hits = 2106, Reservation_fails = 450693
	L1D_cache_core[10]: Access = 29224, Miss = 21581, Miss_rate = 0.738, Pending_hits = 2028, Reservation_fails = 456453
	L1D_cache_core[11]: Access = 27622, Miss = 20220, Miss_rate = 0.732, Pending_hits = 1915, Reservation_fails = 458973
	L1D_cache_core[12]: Access = 28297, Miss = 20477, Miss_rate = 0.724, Pending_hits = 2035, Reservation_fails = 448305
	L1D_cache_core[13]: Access = 29284, Miss = 21073, Miss_rate = 0.720, Pending_hits = 2083, Reservation_fails = 447473
	L1D_cache_core[14]: Access = 27939, Miss = 20658, Miss_rate = 0.739, Pending_hits = 2044, Reservation_fails = 452593
	L1D_cache_core[15]: Access = 29651, Miss = 21603, Miss_rate = 0.729, Pending_hits = 1969, Reservation_fails = 455203
	L1D_cache_core[16]: Access = 29758, Miss = 21525, Miss_rate = 0.723, Pending_hits = 2161, Reservation_fails = 459815
	L1D_cache_core[17]: Access = 29192, Miss = 20979, Miss_rate = 0.719, Pending_hits = 2106, Reservation_fails = 452234
	L1D_cache_core[18]: Access = 28205, Miss = 20961, Miss_rate = 0.743, Pending_hits = 1960, Reservation_fails = 466734
	L1D_cache_core[19]: Access = 29655, Miss = 21835, Miss_rate = 0.736, Pending_hits = 2178, Reservation_fails = 449135
	L1D_cache_core[20]: Access = 6521, Miss = 6521, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16051
	L1D_cache_core[21]: Access = 7025, Miss = 7025, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5711
	L1D_cache_core[22]: Access = 7844, Miss = 7844, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3481
	L1D_cache_core[23]: Access = 6852, Miss = 6852, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8973
	L1D_cache_core[24]: Access = 6866, Miss = 6866, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7065
	L1D_cache_core[25]: Access = 7676, Miss = 7676, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4951
	L1D_cache_core[26]: Access = 6826, Miss = 6826, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7219
	L1D_cache_core[27]: Access = 6997, Miss = 6997, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8016
	L1D_cache_core[28]: Access = 6905, Miss = 6905, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5972
	L1D_cache_core[29]: Access = 6060, Miss = 6060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10949
	L1D_cache_core[30]: Access = 7132, Miss = 7132, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7755
	L1D_cache_core[31]: Access = 8366, Miss = 8366, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 149
	L1D_cache_core[32]: Access = 6962, Miss = 6962, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6549
	L1D_cache_core[33]: Access = 5707, Miss = 5707, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12747
	L1D_cache_core[34]: Access = 7680, Miss = 7680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3310
	L1D_cache_core[35]: Access = 7244, Miss = 7244, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7514
	L1D_cache_core[36]: Access = 6919, Miss = 6919, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8014
	L1D_cache_core[37]: Access = 7274, Miss = 7274, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8149
	L1D_cache_core[38]: Access = 7186, Miss = 7186, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5001
	L1D_cache_core[39]: Access = 7128, Miss = 7128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6802
	L1D_cache_core[40]: Access = 8062, Miss = 8062, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1715
	L1D_cache_core[41]: Access = 6557, Miss = 6557, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8834
	L1D_cache_core[42]: Access = 6346, Miss = 6346, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13883
	L1D_cache_core[43]: Access = 7007, Miss = 7007, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4417
	L1D_cache_core[44]: Access = 7153, Miss = 7153, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5715
	L1D_cache_core[45]: Access = 7198, Miss = 7198, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4552
	L1D_cache_core[46]: Access = 6633, Miss = 6633, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7713
	L1D_cache_core[47]: Access = 6928, Miss = 6928, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8850
	L1D_cache_core[48]: Access = 7257, Miss = 7257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5673
	L1D_cache_core[49]: Access = 7957, Miss = 7957, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1665
	L1D_cache_core[50]: Access = 7279, Miss = 7279, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6296
	L1D_cache_core[51]: Access = 6693, Miss = 6693, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11273
	L1D_cache_core[52]: Access = 7502, Miss = 7502, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5633
	L1D_cache_core[53]: Access = 7291, Miss = 7291, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4527
	L1D_cache_core[54]: Access = 6867, Miss = 6867, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7854
	L1D_cache_core[55]: Access = 6935, Miss = 6935, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10433
	L1D_cache_core[56]: Access = 7210, Miss = 7210, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5243
	L1D_cache_core[57]: Access = 7555, Miss = 7555, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4498
	L1D_cache_core[58]: Access = 7616, Miss = 7616, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4524
	L1D_cache_core[59]: Access = 6340, Miss = 6340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8465
	L1D_total_cache_accesses = 866966
	L1D_total_cache_misses = 709981
	L1D_total_cache_miss_rate = 0.8189
	L1D_total_cache_pending_hits = 41381
	L1D_total_cache_reservation_fails = 9372148
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 291022
	L1C_total_cache_misses = 5856
	L1C_total_cache_miss_rate = 0.0201
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 50135
L1T_cache:
	L1T_total_cache_accesses = 863640
	L1T_total_cache_misses = 330241
	L1T_total_cache_miss_rate = 0.3824
	L1T_total_cache_pending_hits = 533399
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 112216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 41178
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 490914
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6328813
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 285166
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5856
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 50135
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 533399
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 330241
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3388
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 203
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 219067
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3043335
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2635604
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 9232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 34997
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1966, 1124, 1180, 1180, 722, 1597, 1638, 1554, 1571, 1167, 1595, 2044, 1113, 683, 1193, 1638, 1625, 1560, 1128, 1996, 1167, 1028, 1167, 1417, 1167, 1070, 1180, 1975, 1154, 1004, 1167, 969, 2014, 866, 1558, 879, 2001, 840, 627, 866, 1558, 834, 1111, 853, 1126, 838, 1584, 1643, 
gpgpu_n_tot_thrd_icount = 160611520
gpgpu_n_tot_w_icount = 5019110
gpgpu_n_stall_shd_mem = 13371475
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 490873
gpgpu_n_mem_write_global = 222599
gpgpu_n_mem_texture = 330241
gpgpu_n_mem_const = 3497
gpgpu_n_load_insn  = 9476647
gpgpu_n_store_insn = 491334
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 4122752
gpgpu_n_const_mem_insn = 4382976
gpgpu_n_param_mem_insn = 2439251
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 50135
gpgpu_stall_shd_mem[c_mem][bk_conf] = 50135
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9685070
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:19762249	W0_Idle:2923366	W0_Scoreboard:38878755	W1:290667	W2:193641	W3:183384	W4:141812	W5:104266	W6:47067	W7:27069	W8:7078	W9:2120	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4022404
Warp Occupancy Distribution:
Stall:16674210	W0_Idle:1414896	W0_Scoreboard:2974770	W1:290667	W2:193641	W3:183384	W4:141812	W5:104266	W6:47067	W7:27069	W8:7078	W9:2120	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:210420
Warp Occupancy Distribution:
Stall:1718297	W0_Idle:554852	W0_Scoreboard:18001286	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1898511
warp_utilization0: 0.075386
warp_utilization1: 0.054219
warp_utilization2: 0.085623
traffic_breakdown_coretomem[CONST_ACC_R] = 27976 {8:3497,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3926984 {8:490873,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9847672 {40:211038,72:2596,136:8965,}
traffic_breakdown_coretomem[INST_ACC_R] = 8320 {8:1040,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 2641928 {8:330241,}
traffic_breakdown_memtocore[CONST_ACC_R] = 251784 {72:3497,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 66698888 {136:490433,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1778256 {8:222282,}
traffic_breakdown_memtocore[INST_ACC_R] = 141440 {136:1040,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 44912776 {136:330241,}
maxmrqlatency = 1210 
maxdqlatency = 0 
maxmflatency = 5010 
averagemflatency = 659 
averagemflatency_1 = 795 
averagemflatency_2= 567 
averagemflatency_3 = 560 
averagemrqlatency_1 = 55 
averagemrqlatency_2 = 54 
averagemrqlatency_3 = 47 
max_icnt2mem_latency = 4478 
max_icnt2sh_latency = 556784 
mrq_lat_table:241919 	10839 	14388 	29428 	76116 	97614 	101215 	61735 	15759 	1095 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	3094 	10086 	21208 	58756 	282378 	529252 	140322 	1330 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	102905 	31998 	45039 	98106 	174920 	310167 	259252 	25253 	370 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	57167 	688632 	77586 	783 	3 	0 	0 	2 	1 	25 	120 	1304 	15521 	30054 	50253 	108016 	16985 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	125 	986 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        25        28        25        22        24        20        18        18        26        28        24        26        13        14        22        24 
dram[1]:        26        28        25        22        23        21        17        18        26        28        24        26        14        14        22        18 
dram[2]:        20        26        22        24        21        20        18        17        26        26        22        26        14        16        19        19 
dram[3]:        25        25        21        22        18        22        18        14        28        26        26        22        14        12        16        18 
dram[4]:        24        22        22        26        17        21        18        18        28        26        38        26        18        16        17        19 
dram[5]:        27        25        22        22        23        22        20        17        28        26        22        23        14        15        19        19 
maximum service time to same row:
dram[0]:      2909      4812      3849      3889      4147      3975      5514      8964      5487      5603      2883      3828      6928      5756      7744      7188 
dram[1]:      4561      5087      3421      3912      4026      3466      2327      7796      5597      5482      2019      3460      5706      6021      8377      7248 
dram[2]:      4553      4585      3679      3592      3685      2623      8694      6540      5422      5307      2977      2865      6194      5030      7627      8672 
dram[3]:      4932      5203      3839      3747      2797      3508      7834      4294      5315      5477      3454      3156      6169      5663      7221      9548 
dram[4]:      4688      3287      4190      3766      2582      3870      7334      6066      5399      4325      2928      3054      6535      6012      8146      7192 
dram[5]:      4754      3175      4120      3862      3626      3859      9047      7079      5369      4238      3754      2826      4847      6573      7779      7566 
average row accesses per activate:
dram[0]:  1.585861  1.595706  1.465116  1.472474  1.538770  1.563174  1.419657  1.411900  1.636993  1.629862  1.709300  1.710865  1.470756  1.492763  1.599331  1.606658 
dram[1]:  1.598653  1.587012  1.463830  1.491977  1.532066  1.529412  1.420323  1.421338  1.625304  1.621563  1.681788  1.705231  1.494353  1.518051  1.599370  1.602244 
dram[2]:  1.583596  1.594388  1.489883  1.477686  1.556829  1.541826  1.442840  1.436316  1.632725  1.629731  1.702257  1.769808  1.502644  1.464563  1.603648  1.578564 
dram[3]:  1.580455  1.613642  1.451751  1.475389  1.561249  1.527925  1.427407  1.449917  1.625591  1.601038  1.712908  1.732115  1.489872  1.479756  1.603864  1.625461 
dram[4]:  1.599330  1.598224  1.489436  1.468854  1.536543  1.558286  1.431086  1.449286  1.650214  1.645421  1.723057  1.737410  1.497940  1.461233  1.626073  1.606572 
dram[5]:  1.605802  1.594446  1.469810  1.458396  1.551625  1.535754  1.406757  1.435406  1.599952  1.633229  1.733692  1.717921  1.483250  1.477217  1.607892  1.637762 
average row locality = 650112/416462 = 1.561036
average row locality_1 = 314131/170038 = 1.847416
average row locality_2 = 173867/124496 = 1.396567
average row locality_3 = 162114/121928 = 1.329588
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5607      5518      5082      5154      5508      5422      5521      5457      5126      4978      5295      5333      5577      5570      5699      5607 
dram[1]:      5609      5416      4981      4935      5553      5458      5536      5573      5068      5204      5445      5526      5855      5547      5639      5403 
dram[2]:      5555      5597      5108      5109      5381      5486      5432      5385      4948      5024      5258      5200      5618      5618      5648      5625 
dram[3]:      5479      5420      4914      4927      5625      5559      5578      5420      5014      5259      5419      5331      5642      5593      5586      5558 
dram[4]:      5657      5717      5137      4955      5589      5557      5583      5387      5069      5179      5409      5379      5787      5617      5694      5573 
dram[5]:      5469      5466      5070      5066      5583      5529      5632      5520      5100      5187      5653      5500      5689      5638      5657      5514 
total reads: 520080
bank skew: 5855/4914 = 1.19
chip skew: 87289/85992 = 1.02
number of total write accesses:
dram[0]:      1504      1468       840       864      1398      1395       690       689      1494      1517      2296      2241      1112      1134      1474      1489 
dram[1]:      1514      1451       867       830      1375      1276       712       715      1612      1579      2229      2330      1158      1181      1475      1453 
dram[2]:      1492      1506       856       818      1413      1389       664       682      1498      1521      2283      2350      1201       974      1562      1518 
dram[3]:      1475      1488       848       768      1474      1335       724       703      1516      1531      2397      2344      1125       949      1471      1490 
dram[4]:      1501      1483       855       775      1433      1354       678       700      1484      1559      2393      2349      1120       998      1503      1467 
dram[5]:      1505      1481       821       788      1435      1322       697       691      1495      1586      2400      2332      1174       943      1474      1512 
total reads: 130035
bank skew: 2400/664 = 3.61
chip skew: 21757/21605 = 1.01
average mf latency per bank:
dram[0]:       1172      1146      1174      1144      1139      1164      1013       990       688       668       809       824      1262      1216       931       883
dram[1]:       1224      1189      1244      1198      1261      1276      1150      1121       749       742       879       875      1330      1292      1021       959
dram[2]:       1151      1175      1179      1217      1168      1190       990      1020       670       700       788       846      1199      1396       887       939
dram[3]:       1154      1242      1200      1421      1236      1303      1078      1112       705       745       870       893      1293      1361       930       999
dram[4]:       1163      1186      1183      1230      1202      1214      1047      1054       707       724       830       870      1231      1320       922       966
dram[5]:       1199      1208      1205      1236      1308      1313      1105      1114       738       737       896       890      1316      1401       975       998
maximum mf latency per bank:
dram[0]:       4371      4676      3333      4517      2709      2997      2414      3993      3381      3427      4381      4334      2313      3682      2768      2313
dram[1]:       3661      4026      3667      4132      3771      3754      3256      2722      2960      2655      3823      3048      3917      3497      3367      2673
dram[2]:       4252      3674      4899      3548      3940      2825      3594      2415      2827      4137      4092      3632      2492      2990      3060      2995
dram[3]:       4121      3930      3096      3267      2775      4001      3050      3696      4168      3223      3854      4382      3657      3542      2494      2497
dram[4]:       3831      3418      3522      3776      4337      2986      2308      2194      3273      3534      4450      3136      4111      3253      3494      3525
dram[5]:       4234      3335      4892      4556      3554      2394      3487      2662      5010      4466      4629      3911      2871      3267      3931      3174
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=734955 n_nop=393372 n_act=69405 n_pre=69390 n_req=100808 n_req_1=22471 n_req_2=22237 n_req_3=56100 n_rd=172906 n_write=29882 bw_util=0.5124 bw_util_1=0.1052 bw_util_2=0.1045 bw_util_3=0.3027 blp=7.102859 blp_1= 2.147094 blp_2= 2.131579 blp_3= 3.536834
 n_activity=709346 dram_eff=0.5309 dram_eff_1=0.109 dram_eff_2=0.1083 dram_eff_3=0.3136
bk0: 11214a 424852i bk1: 11036a 433825i bk2: 10164a 484854i bk3: 10308a 476259i bk4: 11016a 423014i bk5: 10844a 426581i bk6: 11042a 454909i bk7: 10914a 449528i bk8: 10252a 444601i bk9: 9956a 440800i bk10: 10590a 365994i bk11: 10666a 367584i bk12: 11154a 429065i bk13: 11140a 422288i bk14: 11398a 394080i bk15: 11212a 389609i 
bw_dist = 0.105	0.105	0.303	0.453	0.035
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.38374
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=734955 n_nop=392001 n_act=69704 n_pre=69689 n_req=101242 n_req_1=22719 n_req_2=22367 n_req_3=56156 n_rd=173494 n_write=30067 bw_util=0.5144 bw_util_1=0.1063 bw_util_2=0.105 bw_util_3=0.3031 blp=7.206613 blp_1= 2.146942 blp_2= 2.172757 blp_3= 3.550168
 n_activity=709205 dram_eff=0.5331 dram_eff_1=0.1102 dram_eff_2=0.1088 dram_eff_3=0.3141
bk0: 11218a 427506i bk1: 10832a 431039i bk2: 9962a 484553i bk3: 9870a 488439i bk4: 11106a 424043i bk5: 10916a 425074i bk6: 11072a 449055i bk7: 11146a 445939i bk8: 10136a 428216i bk9: 10408a 428505i bk10: 10890a 356367i bk11: 11050a 348604i bk12: 11710a 412560i bk13: 11094a 413899i bk14: 11278a 390026i bk15: 10806a 396412i 
bw_dist = 0.106	0.105	0.303	0.451	0.035
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.83306
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=734955 n_nop=395203 n_act=68911 n_pre=68896 n_req=100485 n_req_1=21876 n_req_2=22483 n_req_3=56126 n_rd=171982 n_write=29963 bw_util=0.5102 bw_util_1=0.102 bw_util_2=0.1053 bw_util_3=0.3028 blp=7.086516 blp_1= 2.108622 blp_2= 2.166235 blp_3= 3.533804
 n_activity=709201 dram_eff=0.5287 dram_eff_1=0.1057 dram_eff_2=0.1092 dram_eff_3=0.3138
bk0: 11110a 431538i bk1: 11194a 421607i bk2: 10216a 484013i bk3: 10216a 481884i bk4: 10762a 428618i bk5: 10972a 417799i bk6: 10864a 465639i bk7: 10770a 458403i bk8: 9896a 449097i bk9: 10048a 439219i bk10: 10516a 370680i bk11: 10400a 362583i bk12: 11236a 424222i bk13: 11236a 430004i bk14: 11296a 391814i bk15: 11250a 384897i 
bw_dist = 0.102	0.105	0.303	0.455	0.035
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.37154
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=734955 n_nop=394176 n_act=69158 n_pre=69143 n_req=100789 n_req_1=23017 n_req_2=21612 n_req_3=56160 n_rd=172644 n_write=29834 bw_util=0.512 bw_util_1=0.1077 bw_util_2=0.1011 bw_util_3=0.3031 blp=7.151802 blp_1= 2.188310 blp_2= 2.115291 blp_3= 3.557280
 n_activity=709278 dram_eff=0.5305 dram_eff_1=0.1116 dram_eff_2=0.1048 dram_eff_3=0.314
bk0: 10958a 434584i bk1: 10840a 431187i bk2: 9828a 490069i bk3: 9852a 494347i bk4: 11250a 413446i bk5: 11118a 416628i bk6: 11156a 453039i bk7: 10840a 452497i bk8: 10028a 443079i bk9: 10518a 421811i bk10: 10838a 354827i bk11: 10660a 353818i bk12: 11284a 421690i bk13: 11186a 432525i bk14: 11172a 397276i bk15: 11116a 387896i 
bw_dist = 0.108	0.101	0.303	0.453	0.035
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.6922
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=734955 n_nop=391653 n_act=69472 n_pre=69456 n_req=101826 n_req_1=23076 n_req_2=22560 n_req_3=56190 n_rd=174576 n_write=29798 bw_util=0.5174 bw_util_1=0.1083 bw_util_2=0.106 bw_util_3=0.3032 blp=7.208994 blp_1= 2.163903 blp_2= 2.154023 blp_3= 3.552087
 n_activity=708151 dram_eff=0.537 dram_eff_1=0.1124 dram_eff_2=0.11 dram_eff_3=0.3146
bk0: 11314a 429096i bk1: 11434a 422276i bk2: 10274a 481078i bk3: 9910a 492568i bk4: 11176a 414416i bk5: 11114a 419113i bk6: 11166a 453677i bk7: 10774a 447443i bk8: 10138a 443482i bk9: 10358a 432700i bk10: 10818a 351921i bk11: 10758a 348005i bk12: 11574a 417843i bk13: 11234a 423406i bk14: 11388a 391361i bk15: 11146a 394226i 
bw_dist = 0.108	0.106	0.303	0.446	0.036
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.80436
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=734955 n_nop=390984 n_act=69812 n_pre=69796 n_req=101794 n_req_1=23116 n_req_2=22663 n_req_3=56015 n_rd=174546 n_write=29817 bw_util=0.5173 bw_util_1=0.1083 bw_util_2=0.1067 bw_util_3=0.3023 blp=7.202518 blp_1= 2.187484 blp_2= 2.158805 blp_3= 3.547387
 n_activity=712703 dram_eff=0.5334 dram_eff_1=0.1117 dram_eff_2=0.11 dram_eff_3=0.3118
bk0: 10938a 434879i bk1: 10932a 431408i bk2: 10140a 487342i bk3: 10132a 484132i bk4: 11166a 415263i bk5: 11058a 417033i bk6: 11264a 447299i bk7: 11040a 446626i bk8: 10200a 437289i bk9: 10374a 426513i bk10: 11306a 346016i bk11: 11000a 342668i bk12: 11378a 412268i bk13: 11276a 433837i bk14: 11314a 393152i bk15: 11028a 386022i 
bw_dist = 0.108	0.107	0.302	0.452	0.030
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.92151

========= L2 cache stats =========
L2_cache_bank[0]: Access = 87201, Miss = 43416, Miss_rate = 0.498, Pending_hits = 1484, Reservation_fails = 25358
L2_cache_bank[1]: Access = 86239, Miss = 43046, Miss_rate = 0.499, Pending_hits = 1425, Reservation_fails = 29548
L2_cache_bank[2]: Access = 87790, Miss = 43690, Miss_rate = 0.498, Pending_hits = 1553, Reservation_fails = 40250
L2_cache_bank[3]: Access = 87053, Miss = 43063, Miss_rate = 0.495, Pending_hits = 1507, Reservation_fails = 35157
L2_cache_bank[4]: Access = 86363, Miss = 42952, Miss_rate = 0.497, Pending_hits = 1547, Reservation_fails = 25186
L2_cache_bank[5]: Access = 87695, Miss = 43050, Miss_rate = 0.491, Pending_hits = 1524, Reservation_fails = 24662
L2_cache_bank[6]: Access = 87298, Miss = 43262, Miss_rate = 0.496, Pending_hits = 1570, Reservation_fails = 35269
L2_cache_bank[7]: Access = 88399, Miss = 43068, Miss_rate = 0.487, Pending_hits = 1519, Reservation_fails = 35038
L2_cache_bank[8]: Access = 86878, Miss = 43926, Miss_rate = 0.506, Pending_hits = 1584, Reservation_fails = 38210
L2_cache_bank[9]: Access = 87032, Miss = 43364, Miss_rate = 0.498, Pending_hits = 1543, Reservation_fails = 37919
L2_cache_bank[10]: Access = 87771, Miss = 43856, Miss_rate = 0.500, Pending_hits = 1528, Reservation_fails = 42171
L2_cache_bank[11]: Access = 87933, Miss = 43421, Miss_rate = 0.494, Pending_hits = 1530, Reservation_fails = 41741
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 87201, Miss = 43416 (0.498), PendingHit = 1484 (0.017)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 86239, Miss = 43046 (0.499), PendingHit = 1425 (0.0165)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 87790, Miss = 43690 (0.498), PendingHit = 1553 (0.0177)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 87053, Miss = 43063 (0.495), PendingHit = 1507 (0.0173)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 86363, Miss = 42952 (0.497), PendingHit = 1547 (0.0179)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 87695, Miss = 43050 (0.491), PendingHit = 1524 (0.0174)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 87298, Miss = 43262 (0.496), PendingHit = 1570 (0.018)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 88399, Miss = 43068 (0.487), PendingHit = 1519 (0.0172)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 86878, Miss = 43926 (0.506), PendingHit = 1584 (0.0182)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 87032, Miss = 43364 (0.498), PendingHit = 1543 (0.0177)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 87771, Miss = 43856 (0.5), PendingHit = 1528 (0.0174)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 87933, Miss = 43421 (0.494), PendingHit = 1530 (0.0174)
L2 Cache Total Miss Rate = 0.496
Stream 1: L2 Cache Miss Rate = 0.455
Stream 2: L2 Cache Miss Rate = 0.523
Stream 3: L2 Cache Miss Rate = 0.485
Stream 1: Accesses  = 429478
Stream 1: Misses  = 195201
Stream 2: Accesses  = 313327
Stream 2: Misses  = 164022
Stream 3: Accesses  = 734325
Stream 3: Misses  = 356092
Stream 1+2: Accesses  = 742805
Stream 1+2: Misses  = 359223
Stream 1+2+3: Accesses  = 1477130
Stream 1+2+3: Misses  = 715315
Total Accesses  = 1047652
MPKI-CORES
CORE_L2MPKI_0	21.654
CORE_L2MPKI_1	21.246
CORE_L2MPKI_2	20.942
CORE_L2MPKI_3	23.299
CORE_L2MPKI_4	22.240
CORE_L2MPKI_5	20.850
CORE_L2MPKI_6	21.437
CORE_L2MPKI_7	21.857
CORE_L2MPKI_8	22.216
CORE_L2MPKI_9	21.235
CORE_L2MPKI_10	22.440
CORE_L2MPKI_11	21.077
CORE_L2MPKI_12	20.569
CORE_L2MPKI_13	20.440
CORE_L2MPKI_14	20.624
CORE_L2MPKI_15	21.613
CORE_L2MPKI_16	22.079
CORE_L2MPKI_17	22.403
CORE_L2MPKI_18	24.871
CORE_L2MPKI_19	20.417
CORE_L2MPKI_20	2.823
CORE_L2MPKI_21	2.600
CORE_L2MPKI_22	2.710
CORE_L2MPKI_23	2.687
CORE_L2MPKI_24	2.739
CORE_L2MPKI_25	2.792
CORE_L2MPKI_26	2.784
CORE_L2MPKI_27	2.680
CORE_L2MPKI_28	2.694
CORE_L2MPKI_29	3.014
CORE_L2MPKI_30	2.638
CORE_L2MPKI_31	2.592
CORE_L2MPKI_32	2.617
CORE_L2MPKI_33	3.187
CORE_L2MPKI_34	2.643
CORE_L2MPKI_35	2.719
CORE_L2MPKI_36	2.819
CORE_L2MPKI_37	2.741
CORE_L2MPKI_38	2.596
CORE_L2MPKI_39	2.683
CORE_L2MPKI_40	2.536
CORE_L2MPKI_41	2.839
CORE_L2MPKI_42	2.750
CORE_L2MPKI_43	2.790
CORE_L2MPKI_44	2.541
CORE_L2MPKI_45	2.584
CORE_L2MPKI_46	2.933
CORE_L2MPKI_47	2.706
CORE_L2MPKI_48	2.536
CORE_L2MPKI_49	2.528
CORE_L2MPKI_50	2.577
CORE_L2MPKI_51	2.692
CORE_L2MPKI_52	2.637
CORE_L2MPKI_53	2.653
CORE_L2MPKI_54	2.715
CORE_L2MPKI_55	2.693
CORE_L2MPKI_56	2.562
CORE_L2MPKI_57	2.532
CORE_L2MPKI_58	2.550
CORE_L2MPKI_59	2.902
Avg_MPKI_Stream1= 21.675
Avg_MPKI_Stream2= 2.738
Avg_MPKI_Stream3= 2.663
MISSES-CORES
CORE_MISSES_0	9939
CORE_MISSES_1	9945
CORE_MISSES_2	9663
CORE_MISSES_3	10036
CORE_MISSES_4	10077
CORE_MISSES_5	9670
CORE_MISSES_6	9761
CORE_MISSES_7	9705
CORE_MISSES_8	9667
CORE_MISSES_9	9642
CORE_MISSES_10	10095
CORE_MISSES_11	9368
CORE_MISSES_12	9336
CORE_MISSES_13	9740
CORE_MISSES_14	9525
CORE_MISSES_15	9793
CORE_MISSES_16	9984
CORE_MISSES_17	9688
CORE_MISSES_18	9681
CORE_MISSES_19	9886
CORE_MISSES_20	7715
CORE_MISSES_21	7809
CORE_MISSES_22	9103
CORE_MISSES_23	7846
CORE_MISSES_24	7977
CORE_MISSES_25	9093
CORE_MISSES_26	8121
CORE_MISSES_27	8003
CORE_MISSES_28	7934
CORE_MISSES_29	7781
CORE_MISSES_30	8026
CORE_MISSES_31	9249
CORE_MISSES_32	7788
CORE_MISSES_33	7725
CORE_MISSES_34	8672
CORE_MISSES_35	8369
CORE_MISSES_36	8300
CORE_MISSES_37	8362
CORE_MISSES_38	7954
CORE_MISSES_39	8195
CORE_MISSES_40	8716
CORE_MISSES_41	7876
CORE_MISSES_42	7284
CORE_MISSES_43	8340
CORE_MISSES_44	7742
CORE_MISSES_45	7937
CORE_MISSES_46	8283
CORE_MISSES_47	7982
CORE_MISSES_48	7829
CORE_MISSES_49	8609
CORE_MISSES_50	7997
CORE_MISSES_51	7620
CORE_MISSES_52	8357
CORE_MISSES_53	8284
CORE_MISSES_54	7911
CORE_MISSES_55	7983
CORE_MISSES_56	7901
CORE_MISSES_57	8158
CORE_MISSES_58	8242
CORE_MISSES_59	7840
L2_MISSES = 520114
L2_total_cache_accesses = 1047652
L2_total_cache_misses = 520114
L2_total_cache_miss_rate = 0.4965
L2_total_cache_pending_hits = 18314
L2_total_cache_reservation_fails = 410509
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 98433
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1532
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 390566
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 284297
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 2841
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 395
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 261
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5935
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 271586
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 10014
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 48641
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 55335
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 135464
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6291
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 80588
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 62233
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 900
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 82
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2709
L2_cache_data_port_util = 0.267
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=4341343
icnt_total_pkts_simt_to_mem=1300340
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       8.4204
gpu_ipc_2 =       8.4187
gpu_ipc_3 =     219.2984
gpu_tot_sim_cycle_stream_1 = 689576
gpu_tot_sim_cycle_stream_2 = 689139
gpu_tot_sim_cycle_stream_3 = 687889
gpu_sim_insn_1 = 5806493
gpu_sim_insn_2 = 5801646
gpu_sim_insn_3 = 150852960
gpu_sim_cycle = 689577
gpu_sim_insn = 162461099
gpu_ipc =     235.5953
gpu_tot_sim_cycle = 689577
gpu_tot_sim_insn = 162461099
gpu_tot_ipc =     235.5953
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 3433309
gpu_stall_icnt2sh    = 5348096
gpu_total_sim_rate=152976

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3247773
	L1I_total_cache_misses = 10373
	L1I_total_cache_miss_rate = 0.0032
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 34997
L1D_cache:
	L1D_cache_core[0]: Access = 34724, Miss = 25420, Miss_rate = 0.732, Pending_hits = 2358, Reservation_fails = 519631
	L1D_cache_core[1]: Access = 37564, Miss = 27377, Miss_rate = 0.729, Pending_hits = 2641, Reservation_fails = 555808
	L1D_cache_core[2]: Access = 34073, Miss = 24937, Miss_rate = 0.732, Pending_hits = 2328, Reservation_fails = 530155
	L1D_cache_core[3]: Access = 36336, Miss = 26812, Miss_rate = 0.738, Pending_hits = 2451, Reservation_fails = 552896
	L1D_cache_core[4]: Access = 35403, Miss = 25993, Miss_rate = 0.734, Pending_hits = 2452, Reservation_fails = 537416
	L1D_cache_core[5]: Access = 36852, Miss = 26836, Miss_rate = 0.728, Pending_hits = 2557, Reservation_fails = 557811
	L1D_cache_core[6]: Access = 34172, Miss = 24913, Miss_rate = 0.729, Pending_hits = 2426, Reservation_fails = 515245
	L1D_cache_core[7]: Access = 35079, Miss = 25607, Miss_rate = 0.730, Pending_hits = 2376, Reservation_fails = 545227
	L1D_cache_core[8]: Access = 33747, Miss = 24906, Miss_rate = 0.738, Pending_hits = 2405, Reservation_fails = 522595
	L1D_cache_core[9]: Access = 34827, Miss = 25497, Miss_rate = 0.732, Pending_hits = 2451, Reservation_fails = 537185
	L1D_cache_core[10]: Access = 34769, Miss = 25694, Miss_rate = 0.739, Pending_hits = 2334, Reservation_fails = 544245
	L1D_cache_core[11]: Access = 35138, Miss = 25942, Miss_rate = 0.738, Pending_hits = 2337, Reservation_fails = 562731
	L1D_cache_core[12]: Access = 35090, Miss = 25374, Miss_rate = 0.723, Pending_hits = 2441, Reservation_fails = 549850
	L1D_cache_core[13]: Access = 35427, Miss = 25513, Miss_rate = 0.720, Pending_hits = 2448, Reservation_fails = 541060
	L1D_cache_core[14]: Access = 33806, Miss = 24878, Miss_rate = 0.736, Pending_hits = 2399, Reservation_fails = 541302
	L1D_cache_core[15]: Access = 35342, Miss = 25820, Miss_rate = 0.731, Pending_hits = 2290, Reservation_fails = 543861
	L1D_cache_core[16]: Access = 35802, Miss = 25969, Miss_rate = 0.725, Pending_hits = 2522, Reservation_fails = 556354
	L1D_cache_core[17]: Access = 36884, Miss = 26551, Miss_rate = 0.720, Pending_hits = 2524, Reservation_fails = 559352
	L1D_cache_core[18]: Access = 35451, Miss = 26368, Miss_rate = 0.744, Pending_hits = 2428, Reservation_fails = 571190
	L1D_cache_core[19]: Access = 34555, Miss = 25453, Miss_rate = 0.737, Pending_hits = 2470, Reservation_fails = 524135
	L1D_cache_core[20]: Access = 8090, Miss = 8090, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18080
	L1D_cache_core[21]: Access = 8593, Miss = 8593, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9164
	L1D_cache_core[22]: Access = 9386, Miss = 9386, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5629
	L1D_cache_core[23]: Access = 8504, Miss = 8504, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11954
	L1D_cache_core[24]: Access = 8416, Miss = 8416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9034
	L1D_cache_core[25]: Access = 9282, Miss = 9282, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9307
	L1D_cache_core[26]: Access = 8638, Miss = 8638, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7671
	L1D_cache_core[27]: Access = 8495, Miss = 8495, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10214
	L1D_cache_core[28]: Access = 8555, Miss = 8555, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10555
	L1D_cache_core[29]: Access = 7743, Miss = 7743, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14393
	L1D_cache_core[30]: Access = 8902, Miss = 8902, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8895
	L1D_cache_core[31]: Access = 10014, Miss = 10014, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2839
	L1D_cache_core[32]: Access = 8524, Miss = 8524, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8491
	L1D_cache_core[33]: Access = 7500, Miss = 7500, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14477
	L1D_cache_core[34]: Access = 9401, Miss = 9401, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4652
	L1D_cache_core[35]: Access = 8865, Miss = 8865, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9533
	L1D_cache_core[36]: Access = 8795, Miss = 8795, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9216
	L1D_cache_core[37]: Access = 9021, Miss = 9021, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10590
	L1D_cache_core[38]: Access = 8980, Miss = 8980, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7404
	L1D_cache_core[39]: Access = 8956, Miss = 8956, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8355
	L1D_cache_core[40]: Access = 9876, Miss = 9876, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3717
	L1D_cache_core[41]: Access = 8244, Miss = 8244, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10603
	L1D_cache_core[42]: Access = 8154, Miss = 8154, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14407
	L1D_cache_core[43]: Access = 8589, Miss = 8589, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8325
	L1D_cache_core[44]: Access = 9121, Miss = 9121, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6753
	L1D_cache_core[45]: Access = 9196, Miss = 9196, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4874
	L1D_cache_core[46]: Access = 8609, Miss = 8609, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7713
	L1D_cache_core[47]: Access = 8902, Miss = 8902, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8971
	L1D_cache_core[48]: Access = 9016, Miss = 9016, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6520
	L1D_cache_core[49]: Access = 9892, Miss = 9892, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2245
	L1D_cache_core[50]: Access = 9096, Miss = 9096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8087
	L1D_cache_core[51]: Access = 8645, Miss = 8645, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11372
	L1D_cache_core[52]: Access = 9415, Miss = 9415, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7078
	L1D_cache_core[53]: Access = 9265, Miss = 9265, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4644
	L1D_cache_core[54]: Access = 8819, Miss = 8819, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8288
	L1D_cache_core[55]: Access = 8963, Miss = 8963, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11832
	L1D_cache_core[56]: Access = 9183, Miss = 9183, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6302
	L1D_cache_core[57]: Access = 9169, Miss = 9169, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6057
	L1D_cache_core[58]: Access = 9486, Miss = 9486, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5111
	L1D_cache_core[59]: Access = 8145, Miss = 8145, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9153
	L1D_total_cache_accesses = 1059486
	L1D_total_cache_misses = 870305
	L1D_total_cache_miss_rate = 0.8214
	L1D_total_cache_pending_hits = 48638
	L1D_total_cache_reservation_fails = 11210554
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 358281
	L1C_total_cache_misses = 6477
	L1C_total_cache_miss_rate = 0.0181
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 58681
L1T_cache:
	L1T_total_cache_accesses = 1079550
	L1T_total_cache_misses = 412197
	L1T_total_cache_miss_rate = 0.3818
	L1T_total_cache_pending_hits = 667353
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 136041
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 48408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 610686
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7659575
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 351804
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 6477
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 58681
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 667353
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 412197
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4502
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 230
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 259619
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3550979
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3237400
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 10373
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 34997
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2166, 1265, 1375, 1302, 897, 1728, 1823, 1650, 1751, 1253, 1765, 2119, 1282, 754, 1352, 1709, 1746, 1631, 1224, 2152, 1267, 1240, 1256, 1605, 1244, 1190, 1261, 2052, 1231, 1216, 1252, 1238, 2057, 1087, 1601, 1208, 2044, 1169, 670, 1169, 1601, 1143, 1154, 1130, 1175, 1199, 1631, 1994, 
gpgpu_n_tot_thrd_icount = 197586816
gpgpu_n_tot_w_icount = 6174588
gpgpu_n_stall_shd_mem = 16129712
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 610675
gpgpu_n_mem_write_global = 264344
gpgpu_n_mem_texture = 412197
gpgpu_n_mem_const = 3948
gpgpu_n_load_insn  = 11831650
gpgpu_n_store_insn = 787410
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 5153440
gpgpu_n_const_mem_insn = 5478720
gpgpu_n_param_mem_insn = 3156255
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 58681
gpgpu_stall_shd_mem[c_mem][bk_conf] = 58681
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11601818
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:23152102	W0_Idle:5043081	W0_Scoreboard:48148930	W1:310046	W2:219390	W3:211172	W4:161979	W5:116163	W6:53719	W7:28956	W8:8287	W9:2510	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:52	W17:429	W18:582	W19:2153	W20:2405	W21:4526	W22:6321	W23:5675	W24:6365	W25:5625	W26:4427	W27:2738	W28:1279	W29:384	W30:178	W31:0	W32:5019444
Warp Occupancy Distribution:
Stall:19473285	W0_Idle:3032797	W0_Scoreboard:3667173	W1:310046	W2:219390	W3:211172	W4:161979	W5:116163	W6:53719	W7:28956	W8:8287	W9:2510	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:52	W17:429	W18:582	W19:2153	W20:2405	W21:4526	W22:6321	W23:5675	W24:6365	W25:5625	W26:4427	W27:2738	W28:1279	W29:384	W30:178	W31:0	W32:254464
Warp Occupancy Distribution:
Stall:2172661	W0_Idle:782725	W0_Scoreboard:22180999	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2348241
warp_utilization0: 0.074829
warp_utilization1: 0.051112
warp_utilization2: 0.085438
traffic_breakdown_coretomem[CONST_ACC_R] = 31584 {8:3948,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4885400 {8:610675,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11752704 {40:249902,72:3242,136:11200,}
traffic_breakdown_coretomem[INST_ACC_R] = 9760 {8:1220,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 3297576 {8:412197,}
traffic_breakdown_memtocore[CONST_ACC_R] = 284256 {72:3948,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 82971288 {136:610083,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2114008 {8:264251,}
traffic_breakdown_memtocore[INST_ACC_R] = 165920 {136:1220,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 56058792 {136:412197,}
maxmrqlatency = 1210 
maxdqlatency = 0 
maxmflatency = 5010 
averagemflatency = 650 
averagemflatency_1 = 787 
averagemflatency_2= 563 
averagemflatency_3 = 553 
averagemrqlatency_1 = 53 
averagemrqlatency_2 = 53 
averagemrqlatency_3 = 45 
max_icnt2mem_latency = 4478 
max_icnt2sh_latency = 689576 
mrq_lat_table:299927 	13511 	17615 	36383 	94540 	118395 	120279 	71872 	17985 	1234 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	3914 	12770 	26811 	74778 	357785 	646552 	166283 	1559 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	134522 	41156 	57933 	123057 	218187 	373730 	312910 	30260 	433 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	65925 	859131 	99992 	1175 	5 	0 	0 	2 	1 	25 	120 	1304 	15521 	30054 	50253 	108016 	58955 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	200 	1177 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        25        28        25        22        24        20        18        18        26        28        24        26        18        14        22        24 
dram[1]:        26        28        25        48        23        21        17        18        26        28        24        26        15        14        22        18 
dram[2]:        20        26        22        24        21        20        18        17        26        26        22        26        20        18        19        19 
dram[3]:        25        25        21        22        18        22        18        14        28        26        26        23        14        18        16        22 
dram[4]:        24        23        22        30        17        21        18        18        28        26        38        26        18        16        17        19 
dram[5]:        27        25        22        22        23        22        20        17        28        26        22        23        15        15        19        19 
maximum service time to same row:
dram[0]:      2909      4812      3849      3889      4147      3975      5514      8964      5487      5603      2883      3828      6928      5756      7744      7188 
dram[1]:      4561      5087      3421      4716      4026      5578      2458      7796      5597      5482      3215      3690      5706      6021      8377      7248 
dram[2]:      4553      4585      3679      3592      3685      3233      8694      6540      5422      5307      2977      2865      6194      6266      7627      8672 
dram[3]:      4932      5203      6284      3747      3996      3508      7834      4294      5315      5477      3454      3156      6169      5663      7221      9548 
dram[4]:      4688      3287      4190      3766      2582      3870      7334      6066      5399      4325      2928      3054      6535      6012      8146      7192 
dram[5]:      4754      3175      4120      3862      3626      3859      9047      7079      5369      4238      3754      3210      4847      6573      7779      7566 
average row accesses per activate:
dram[0]:  1.591237  1.595207  1.475494  1.480464  1.546373  1.577554  1.435125  1.426362  1.640442  1.635910  1.708527  1.717513  1.507723  1.534173  1.610106  1.611331 
dram[1]:  1.604202  1.595838  1.481005  1.513124  1.549135  1.551354  1.448964  1.435472  1.632906  1.625449  1.684701  1.705988  1.515045  1.541035  1.610738  1.605760 
dram[2]:  1.596035  1.609797  1.495350  1.482865  1.555782  1.546977  1.455528  1.451297  1.645646  1.639290  1.714928  1.751862  1.530578  1.504925  1.609697  1.594087 
dram[3]:  1.596789  1.619507  1.467890  1.492473  1.576374  1.548581  1.440557  1.460078  1.633867  1.622882  1.708734  1.723574  1.511023  1.506317  1.607638  1.635254 
dram[4]:  1.604089  1.619083  1.489192  1.479368  1.551847  1.569936  1.448976  1.468268  1.650156  1.661142  1.729759  1.731526  1.521974  1.492557  1.629979  1.600038 
dram[5]:  1.600151  1.601748  1.489300  1.474969  1.573551  1.554983  1.428996  1.456547  1.606890  1.636455  1.739350  1.711051  1.517495  1.504503  1.611173  1.634954 
average row locality = 791745/503430 = 1.572701
average row locality_1 = 373821/199902 = 1.870021
average row locality_2 = 213870/151469 = 1.411972
average row locality_3 = 204054/152059 = 1.341940
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6863      6737      6193      6261      6877      6769      6797      6713      6238      6110      6478      6504      6808      6857      6884      6808 
dram[1]:      6861      6650      6094      6038      6770      6685      6745      6802      6159      6292      6596      6712      7188      6898      6886      6677 
dram[2]:      6774      6852      6238      6249      6701      6845      6716      6708      6090      6139      6430      6383      6875      6876      6829      6786 
dram[3]:      6704      6653      6030      6027      6839      6872      6774      6662      6080      6347      6596      6507      6998      6932      6840      6803 
dram[4]:      6865      6945      6300      6105      6963      6920      6855      6649      6194      6287      6580      6542      7054      6875      6858      6784 
dram[5]:      6721      6699      6185      6188      6846      6818      6816      6734      6174      6257      6806      6688      7029      7018      6891      6759 
total reads: 636510
bank skew: 7188/6027 = 1.19
chip skew: 106776/105491 = 1.01
number of total write accesses:
dram[0]:      1744      1716       972      1014      1693      1693       868       851      1769      1762      2719      2695      1391      1426      1751      1753 
dram[1]:      1768      1709      1040       995      1648      1562       878       895      1870      1858      2621      2775      1422      1439      1754      1742 
dram[2]:      1760      1791       998       977      1694      1651       828       846      1791      1805      2726      2788      1459      1222      1836      1787 
dram[3]:      1751      1749      1010       913      1768      1639       884       872      1774      1795      2814      2771      1364      1175      1748      1769 
dram[4]:      1765      1743      1003       922      1732      1644       855       870      1735      1831      2842      2784      1396      1246      1776      1733 
dram[5]:      1747      1731       983       942      1733      1624       872       875      1756      1850      2830      2757      1428      1168      1732      1782 
total reads: 155235
bank skew: 2842/828 = 3.43
chip skew: 25976/25796 = 1.01
average mf latency per bank:
dram[0]:       1169      1160      1203      1167      1093      1128       999       989       676       666       796       816      1276      1244       935       900
dram[1]:       1214      1203      1239      1226      1214      1237      1127      1117       735       733       861       870      1329      1333      1020       987
dram[2]:       1172      1168      1208      1220      1147      1152       999      1018       675       686       781       837      1255      1488       922       948
dram[3]:       1148      1245      1188      1527      1195      1258      1069      1119       694       735       860       889      1323      1413       948      1016
dram[4]:       1156      1188      1174      1241      1145      1161      1034      1040       693       709       813       848      1257      1317       920       975
dram[5]:       1191      1229      1213      1262      1238      1272      1087      1128       716       730       876       882      1329      1434       988      1028
maximum mf latency per bank:
dram[0]:       4371      4676      3333      4517      2709      2997      3996      3993      3381      3427      4381      4334      2313      3682      2768      2313
dram[1]:       3689      4598      3667      4132      3771      3754      3256      2722      3007      2655      3823      3048      3917      3497      3367      2673
dram[2]:       4252      3674      4899      3548      3940      2825      3594      2415      4075      4137      4092      3632      2492      2990      3060      2995
dram[3]:       4121      3930      3096      3482      2775      4001      3050      3696      4168      3223      3854      4382      3657      3542      2494      2497
dram[4]:       3831      3418      3522      3776      4337      2986      2308      2194      3273      3534      4450      3136      4111      3253      3494      3525
dram[5]:       4234      3335      4892      4556      3554      2394      3487      2662      5010      4466      4629      3911      2871      3267      3931      3174
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=910241 n_nop=494697 n_act=83974 n_pre=83958 n_req=122997 n_req_1=26579 n_req_2=26614 n_req_3=69804 n_rd=211794 n_write=35818 bw_util=0.5058 bw_util_1=0.1005 bw_util_2=0.1011 bw_util_3=0.3041 blp=6.864627 blp_1= 2.092315 blp_2= 2.079908 blp_3= 3.530453
 n_activity=876293 dram_eff=0.5253 dram_eff_1=0.1044 dram_eff_2=0.105 dram_eff_3=0.3159
bk0: 13726a 546030i bk1: 13474a 555195i bk2: 12386a 613774i bk3: 12522a 603365i bk4: 13754a 532208i bk5: 13538a 534889i bk6: 13594a 571590i bk7: 13426a 565846i bk8: 12476a 567075i bk9: 12220a 564541i bk10: 12956a 472958i bk11: 13008a 472851i bk12: 13616a 542355i bk13: 13714a 533738i bk14: 13768a 507468i bk15: 13616a 503729i 
bw_dist = 0.101	0.101	0.304	0.457	0.037
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.90701
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=910241 n_nop=493867 n_act=84118 n_pre=84103 n_req=123270 n_req_1=26859 n_req_2=26582 n_req_3=69829 n_rd=212104 n_write=36049 bw_util=0.5068 bw_util_1=0.1016 bw_util_2=0.1009 bw_util_3=0.3043 blp=6.936919 blp_1= 2.080476 blp_2= 2.115816 blp_3= 3.543834
 n_activity=876661 dram_eff=0.5262 dram_eff_1=0.1055 dram_eff_2=0.1047 dram_eff_3=0.316
bk0: 13722a 547447i bk1: 13300a 550457i bk2: 12188a 610942i bk3: 12076a 616393i bk4: 13540a 540622i bk5: 13370a 539675i bk6: 13490a 570912i bk7: 13604a 563005i bk8: 12318a 553961i bk9: 12584a 550413i bk10: 13190a 466174i bk11: 13424a 453727i bk12: 14376a 523016i bk13: 13796a 523803i bk14: 13772a 502592i bk15: 13354a 503703i 
bw_dist = 0.102	0.101	0.304	0.456	0.037
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.34194
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=910241 n_nop=496339 n_act=83501 n_pre=83485 n_req=122733 n_req_1=25991 n_req_2=26884 n_req_3=69858 n_rd=210982 n_write=35934 bw_util=0.5042 bw_util_1=0.09802 bw_util_2=0.1019 bw_util_3=0.3043 blp=6.844753 blp_1= 2.056865 blp_2= 2.107093 blp_3= 3.519326
 n_activity=876764 dram_eff=0.5235 dram_eff_1=0.1018 dram_eff_2=0.1058 dram_eff_3=0.316
bk0: 13548a 552852i bk1: 13704a 540677i bk2: 12476a 611400i bk3: 12498a 606659i bk4: 13402a 540246i bk5: 13690a 527771i bk6: 13432a 582947i bk7: 13416a 573149i bk8: 12180a 568915i bk9: 12278a 562632i bk10: 12860a 479470i bk11: 12766a 467268i bk12: 13750a 538110i bk13: 13752a 543867i bk14: 13658a 506038i bk15: 13572a 499543i 
bw_dist = 0.098	0.102	0.304	0.459	0.037
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.95138
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=910241 n_nop=496061 n_act=83576 n_pre=83560 n_req=122798 n_req_1=27191 n_req_2=25780 n_req_3=69827 n_rd=211328 n_write=35716 bw_util=0.5047 bw_util_1=0.1029 bw_util_2=0.09758 bw_util_3=0.3043 blp=6.889921 blp_1= 2.130772 blp_2= 2.065811 blp_3= 3.543858
 n_activity=876778 dram_eff=0.524 dram_eff_1=0.1068 dram_eff_2=0.1013 dram_eff_3=0.3159
bk0: 13408a 555745i bk1: 13306a 551125i bk2: 12060a 617143i bk3: 12054a 621476i bk4: 13678a 529872i bk5: 13744a 526613i bk6: 13548a 574714i bk7: 13324a 569707i bk8: 12160a 568082i bk9: 12694a 546124i bk10: 13192a 463228i bk11: 13014a 459111i bk12: 13996a 532456i bk13: 13864a 543743i bk14: 13680a 509484i bk15: 13606a 500451i 
bw_dist = 0.103	0.098	0.304	0.458	0.037
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.23034
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=910241 n_nop=492894 n_act=84037 n_pre=84022 n_req=124072 n_req_1=27218 n_req_2=26944 n_req_3=69910 n_rd=213550 n_write=35738 bw_util=0.51 bw_util_1=0.1031 bw_util_2=0.1023 bw_util_3=0.3046 blp=6.945428 blp_1= 2.109106 blp_2= 2.100999 blp_3= 3.535885
 n_activity=876083 dram_eff=0.5299 dram_eff_1=0.1072 dram_eff_2=0.1063 dram_eff_3=0.3164
bk0: 13730a 549945i bk1: 13890a 544571i bk2: 12600a 607961i bk3: 12210a 618949i bk4: 13926a 522837i bk5: 13840a 528140i bk6: 13710a 568879i bk7: 13298a 562648i bk8: 12388a 567237i bk9: 12574a 556767i bk10: 13160a 458282i bk11: 13084a 454054i bk12: 14108a 530439i bk13: 13748a 539810i bk14: 13716a 506815i bk15: 13568a 503923i 
bw_dist = 0.103	0.102	0.305	0.452	0.038
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.26025
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=910241 n_nop=492879 n_act=84226 n_pre=84210 n_req=123855 n_req_1=27304 n_req_2=26859 n_req_3=69692 n_rd=213258 n_write=35668 bw_util=0.5092 bw_util_1=0.1033 bw_util_2=0.1022 bw_util_3=0.3037 blp=6.968057 blp_1= 2.130866 blp_2= 2.107927 blp_3= 3.549824
 n_activity=878319 dram_eff=0.5277 dram_eff_1=0.1071 dram_eff_2=0.1059 dram_eff_3=0.3148
bk0: 13442a 555202i bk1: 13398a 550622i bk2: 12370a 614593i bk3: 12376a 609431i bk4: 13692a 527081i bk5: 13636a 525183i bk6: 13632a 567814i bk7: 13468a 563864i bk8: 12348a 562744i bk9: 12514a 550132i bk10: 13612a 454240i bk11: 13376a 445052i bk12: 14058a 523625i bk13: 14036a 543871i bk14: 13782a 506264i bk15: 13518a 494785i 
bw_dist = 0.103	0.102	0.304	0.456	0.035
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.45428

========= L2 cache stats =========
L2_cache_bank[0]: Access = 107218, Miss = 53140, Miss_rate = 0.496, Pending_hits = 1892, Reservation_fails = 28610
L2_cache_bank[1]: Access = 106386, Miss = 52763, Miss_rate = 0.496, Pending_hits = 1783, Reservation_fails = 32454
L2_cache_bank[2]: Access = 107819, Miss = 53303, Miss_rate = 0.494, Pending_hits = 1944, Reservation_fails = 44258
L2_cache_bank[3]: Access = 107592, Miss = 52754, Miss_rate = 0.490, Pending_hits = 1898, Reservation_fails = 39779
L2_cache_bank[4]: Access = 106665, Miss = 52653, Miss_rate = 0.494, Pending_hits = 1926, Reservation_fails = 29421
L2_cache_bank[5]: Access = 108719, Miss = 52842, Miss_rate = 0.486, Pending_hits = 1911, Reservation_fails = 30245
L2_cache_bank[6]: Access = 107482, Miss = 52865, Miss_rate = 0.492, Pending_hits = 1928, Reservation_fails = 40505
L2_cache_bank[7]: Access = 109666, Miss = 52807, Miss_rate = 0.482, Pending_hits = 1893, Reservation_fails = 42778
L2_cache_bank[8]: Access = 106886, Miss = 53674, Miss_rate = 0.502, Pending_hits = 1950, Reservation_fails = 42691
L2_cache_bank[9]: Access = 107150, Miss = 53109, Miss_rate = 0.496, Pending_hits = 1940, Reservation_fails = 42431
L2_cache_bank[10]: Access = 107806, Miss = 53472, Miss_rate = 0.496, Pending_hits = 1946, Reservation_fails = 46835
L2_cache_bank[11]: Access = 108447, Miss = 53165, Miss_rate = 0.490, Pending_hits = 1940, Reservation_fails = 47126
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 107218, Miss = 53140 (0.496), PendingHit = 1892 (0.0176)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 106386, Miss = 52763 (0.496), PendingHit = 1783 (0.0168)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 107819, Miss = 53303 (0.494), PendingHit = 1944 (0.018)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 107592, Miss = 52754 (0.49), PendingHit = 1898 (0.0176)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 106665, Miss = 52653 (0.494), PendingHit = 1926 (0.0181)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 108719, Miss = 52842 (0.486), PendingHit = 1911 (0.0176)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 107482, Miss = 52865 (0.492), PendingHit = 1928 (0.0179)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 109666, Miss = 52807 (0.482), PendingHit = 1893 (0.0173)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 106886, Miss = 53674 (0.502), PendingHit = 1950 (0.0182)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 107150, Miss = 53109 (0.496), PendingHit = 1940 (0.0181)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 107806, Miss = 53472 (0.496), PendingHit = 1946 (0.0181)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 108447, Miss = 53165 (0.49), PendingHit = 1940 (0.0179)
L2 Cache Total Miss Rate = 0.493
Stream 1: L2 Cache Miss Rate = 0.447
Stream 2: L2 Cache Miss Rate = 0.514
Stream 3: L2 Cache Miss Rate = 0.484
Stream 1: Accesses  = 520186
Stream 1: Misses  = 232348
Stream 2: Accesses  = 393457
Stream 2: Misses  = 202067
Stream 3: Accesses  = 898379
Stream 3: Misses  = 434480
Stream 1+2: Accesses  = 913643
Stream 1+2: Misses  = 434415
Stream 1+2+3: Accesses  = 1812022
Stream 1+2+3: Misses  = 868895
Total Accesses  = 1291836
MPKI-CORES
CORE_L2MPKI_0	20.023
CORE_L2MPKI_1	20.726
CORE_L2MPKI_2	19.104
CORE_L2MPKI_3	21.387
CORE_L2MPKI_4	20.325
CORE_L2MPKI_5	20.335
CORE_L2MPKI_6	18.977
CORE_L2MPKI_7	19.815
CORE_L2MPKI_8	19.950
CORE_L2MPKI_9	19.560
CORE_L2MPKI_10	20.055
CORE_L2MPKI_11	20.330
CORE_L2MPKI_12	19.378
CORE_L2MPKI_13	19.107
CORE_L2MPKI_14	18.833
CORE_L2MPKI_15	19.967
CORE_L2MPKI_16	20.387
CORE_L2MPKI_17	21.168
CORE_L2MPKI_18	22.433
CORE_L2MPKI_19	18.826
CORE_L2MPKI_20	2.778
CORE_L2MPKI_21	2.590
CORE_L2MPKI_22	2.743
CORE_L2MPKI_23	2.646
CORE_L2MPKI_24	2.715
CORE_L2MPKI_25	2.772
CORE_L2MPKI_26	2.759
CORE_L2MPKI_27	2.760
CORE_L2MPKI_28	2.652
CORE_L2MPKI_29	2.909
CORE_L2MPKI_30	2.629
CORE_L2MPKI_31	2.593
CORE_L2MPKI_32	2.658
CORE_L2MPKI_33	3.069
CORE_L2MPKI_34	2.649
CORE_L2MPKI_35	2.724
CORE_L2MPKI_36	2.796
CORE_L2MPKI_37	2.722
CORE_L2MPKI_38	2.613
CORE_L2MPKI_39	2.685
CORE_L2MPKI_40	2.537
CORE_L2MPKI_41	2.798
CORE_L2MPKI_42	2.698
CORE_L2MPKI_43	2.797
CORE_L2MPKI_44	2.543
CORE_L2MPKI_45	2.585
CORE_L2MPKI_46	2.845
CORE_L2MPKI_47	2.676
CORE_L2MPKI_48	2.538
CORE_L2MPKI_49	2.540
CORE_L2MPKI_50	2.557
CORE_L2MPKI_51	2.645
CORE_L2MPKI_52	2.626
CORE_L2MPKI_53	2.642
CORE_L2MPKI_54	2.677
CORE_L2MPKI_55	2.669
CORE_L2MPKI_56	2.570
CORE_L2MPKI_57	2.574
CORE_L2MPKI_58	2.571
CORE_L2MPKI_59	2.832
Avg_MPKI_Stream1= 20.034
Avg_MPKI_Stream2= 2.723
Avg_MPKI_Stream3= 2.646
MISSES-CORES
CORE_MISSES_0	11350
CORE_MISSES_1	12503
CORE_MISSES_2	11308
CORE_MISSES_3	12196
CORE_MISSES_4	11738
CORE_MISSES_5	12191
CORE_MISSES_6	11079
CORE_MISSES_7	11478
CORE_MISSES_8	11063
CORE_MISSES_9	11336
CORE_MISSES_10	11747
CORE_MISSES_11	11777
CORE_MISSES_12	11301
CORE_MISSES_13	11491
CORE_MISSES_14	11248
CORE_MISSES_15	11523
CORE_MISSES_16	11787
CORE_MISSES_17	11974
CORE_MISSES_18	11891
CORE_MISSES_19	11367
CORE_MISSES_20	9453
CORE_MISSES_21	9504
CORE_MISSES_22	11033
CORE_MISSES_23	9571
CORE_MISSES_24	9710
CORE_MISSES_25	10914
CORE_MISSES_26	10183
CORE_MISSES_27	10026
CORE_MISSES_28	9673
CORE_MISSES_29	9605
CORE_MISSES_30	9985
CORE_MISSES_31	11081
CORE_MISSES_32	9687
CORE_MISSES_33	9774
CORE_MISSES_34	10569
CORE_MISSES_35	10233
CORE_MISSES_36	10449
CORE_MISSES_37	10320
CORE_MISSES_38	10006
CORE_MISSES_39	10291
CORE_MISSES_40	10670
CORE_MISSES_41	9734
CORE_MISSES_42	9229
CORE_MISSES_43	10245
CORE_MISSES_44	9886
CORE_MISSES_45	10140
CORE_MISSES_46	10442
CORE_MISSES_47	10155
CORE_MISSES_48	9723
CORE_MISSES_49	10746
CORE_MISSES_50	9920
CORE_MISSES_51	9701
CORE_MISSES_52	10468
CORE_MISSES_53	10486
CORE_MISSES_54	10035
CORE_MISSES_55	10203
CORE_MISSES_56	10097
CORE_MISSES_57	10044
CORE_MISSES_58	10364
CORE_MISSES_59	9844
L2_MISSES = 636547
L2_total_cache_accesses = 1291836
L2_total_cache_misses = 636547
L2_total_cache_miss_rate = 0.4927
L2_total_cache_pending_hits = 22951
L2_total_cache_reservation_fails = 467133
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 126212
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1809
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 482178
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 325826
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 3177
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 444
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 327
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 6247
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 340836
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 12401
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 58960
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 65043
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 161054
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 95015
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 67051
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1059
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 94
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 67
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2966
L2_cache_data_port_util = 0.270
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=5393595
icnt_total_pkts_simt_to_mem=1593570
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       8.4204
gpu_ipc_2 =       8.4187
gpu_ipc_3 =     219.2984
gpu_tot_sim_cycle_stream_1 = 689576
gpu_tot_sim_cycle_stream_2 = 689139
gpu_tot_sim_cycle_stream_3 = 687889
gpu_sim_insn_1 = 5806493
gpu_sim_insn_2 = 5801646
gpu_sim_insn_3 = 150852960
gpu_sim_cycle = 689577
gpu_sim_insn = 162461099
gpu_ipc =     235.5953
gpu_tot_sim_cycle = 689577
gpu_tot_sim_insn = 162461099
gpu_tot_ipc =     235.5953
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 3433309
gpu_stall_icnt2sh    = 5348096
gpu_total_sim_rate=152976

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3247773
	L1I_total_cache_misses = 10373
	L1I_total_cache_miss_rate = 0.0032
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 34997
L1D_cache:
	L1D_cache_core[0]: Access = 34724, Miss = 25420, Miss_rate = 0.732, Pending_hits = 2358, Reservation_fails = 519631
	L1D_cache_core[1]: Access = 37564, Miss = 27377, Miss_rate = 0.729, Pending_hits = 2641, Reservation_fails = 555808
	L1D_cache_core[2]: Access = 34073, Miss = 24937, Miss_rate = 0.732, Pending_hits = 2328, Reservation_fails = 530155
	L1D_cache_core[3]: Access = 36336, Miss = 26812, Miss_rate = 0.738, Pending_hits = 2451, Reservation_fails = 552896
	L1D_cache_core[4]: Access = 35403, Miss = 25993, Miss_rate = 0.734, Pending_hits = 2452, Reservation_fails = 537416
	L1D_cache_core[5]: Access = 36852, Miss = 26836, Miss_rate = 0.728, Pending_hits = 2557, Reservation_fails = 557811
	L1D_cache_core[6]: Access = 34172, Miss = 24913, Miss_rate = 0.729, Pending_hits = 2426, Reservation_fails = 515245
	L1D_cache_core[7]: Access = 35079, Miss = 25607, Miss_rate = 0.730, Pending_hits = 2376, Reservation_fails = 545227
	L1D_cache_core[8]: Access = 33747, Miss = 24906, Miss_rate = 0.738, Pending_hits = 2405, Reservation_fails = 522595
	L1D_cache_core[9]: Access = 34827, Miss = 25497, Miss_rate = 0.732, Pending_hits = 2451, Reservation_fails = 537185
	L1D_cache_core[10]: Access = 34769, Miss = 25694, Miss_rate = 0.739, Pending_hits = 2334, Reservation_fails = 544245
	L1D_cache_core[11]: Access = 35138, Miss = 25942, Miss_rate = 0.738, Pending_hits = 2337, Reservation_fails = 562731
	L1D_cache_core[12]: Access = 35090, Miss = 25374, Miss_rate = 0.723, Pending_hits = 2441, Reservation_fails = 549850
	L1D_cache_core[13]: Access = 35427, Miss = 25513, Miss_rate = 0.720, Pending_hits = 2448, Reservation_fails = 541060
	L1D_cache_core[14]: Access = 33806, Miss = 24878, Miss_rate = 0.736, Pending_hits = 2399, Reservation_fails = 541302
	L1D_cache_core[15]: Access = 35342, Miss = 25820, Miss_rate = 0.731, Pending_hits = 2290, Reservation_fails = 543861
	L1D_cache_core[16]: Access = 35802, Miss = 25969, Miss_rate = 0.725, Pending_hits = 2522, Reservation_fails = 556354
	L1D_cache_core[17]: Access = 36884, Miss = 26551, Miss_rate = 0.720, Pending_hits = 2524, Reservation_fails = 559352
	L1D_cache_core[18]: Access = 35451, Miss = 26368, Miss_rate = 0.744, Pending_hits = 2428, Reservation_fails = 571190
	L1D_cache_core[19]: Access = 34555, Miss = 25453, Miss_rate = 0.737, Pending_hits = 2470, Reservation_fails = 524135
	L1D_cache_core[20]: Access = 8090, Miss = 8090, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18080
	L1D_cache_core[21]: Access = 8593, Miss = 8593, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9164
	L1D_cache_core[22]: Access = 9386, Miss = 9386, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5629
	L1D_cache_core[23]: Access = 8504, Miss = 8504, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11954
	L1D_cache_core[24]: Access = 8416, Miss = 8416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9034
	L1D_cache_core[25]: Access = 9282, Miss = 9282, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9307
	L1D_cache_core[26]: Access = 8638, Miss = 8638, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7671
	L1D_cache_core[27]: Access = 8495, Miss = 8495, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10214
	L1D_cache_core[28]: Access = 8555, Miss = 8555, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10555
	L1D_cache_core[29]: Access = 7743, Miss = 7743, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14393
	L1D_cache_core[30]: Access = 8902, Miss = 8902, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8895
	L1D_cache_core[31]: Access = 10014, Miss = 10014, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2839
	L1D_cache_core[32]: Access = 8524, Miss = 8524, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8491
	L1D_cache_core[33]: Access = 7500, Miss = 7500, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14477
	L1D_cache_core[34]: Access = 9401, Miss = 9401, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4652
	L1D_cache_core[35]: Access = 8865, Miss = 8865, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9533
	L1D_cache_core[36]: Access = 8795, Miss = 8795, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9216
	L1D_cache_core[37]: Access = 9021, Miss = 9021, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10590
	L1D_cache_core[38]: Access = 8980, Miss = 8980, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7404
	L1D_cache_core[39]: Access = 8956, Miss = 8956, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8355
	L1D_cache_core[40]: Access = 9876, Miss = 9876, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3717
	L1D_cache_core[41]: Access = 8244, Miss = 8244, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10603
	L1D_cache_core[42]: Access = 8154, Miss = 8154, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14407
	L1D_cache_core[43]: Access = 8589, Miss = 8589, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8325
	L1D_cache_core[44]: Access = 9121, Miss = 9121, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6753
	L1D_cache_core[45]: Access = 9196, Miss = 9196, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4874
	L1D_cache_core[46]: Access = 8609, Miss = 8609, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7713
	L1D_cache_core[47]: Access = 8902, Miss = 8902, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8971
	L1D_cache_core[48]: Access = 9016, Miss = 9016, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6520
	L1D_cache_core[49]: Access = 9892, Miss = 9892, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2245
	L1D_cache_core[50]: Access = 9096, Miss = 9096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8087
	L1D_cache_core[51]: Access = 8645, Miss = 8645, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11372
	L1D_cache_core[52]: Access = 9415, Miss = 9415, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7078
	L1D_cache_core[53]: Access = 9265, Miss = 9265, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4644
	L1D_cache_core[54]: Access = 8819, Miss = 8819, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8288
	L1D_cache_core[55]: Access = 8963, Miss = 8963, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11832
	L1D_cache_core[56]: Access = 9183, Miss = 9183, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6302
	L1D_cache_core[57]: Access = 9169, Miss = 9169, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6057
	L1D_cache_core[58]: Access = 9486, Miss = 9486, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5111
	L1D_cache_core[59]: Access = 8145, Miss = 8145, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9153
	L1D_total_cache_accesses = 1059486
	L1D_total_cache_misses = 870305
	L1D_total_cache_miss_rate = 0.8214
	L1D_total_cache_pending_hits = 48638
	L1D_total_cache_reservation_fails = 11210554
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 358281
	L1C_total_cache_misses = 6477
	L1C_total_cache_miss_rate = 0.0181
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 58681
L1T_cache:
	L1T_total_cache_accesses = 1079550
	L1T_total_cache_misses = 412197
	L1T_total_cache_miss_rate = 0.3818
	L1T_total_cache_pending_hits = 667353
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 136041
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 48408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 610686
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7659575
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 351804
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 6477
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 58681
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 667353
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 412197
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4502
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 230
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 259619
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3550979
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3237400
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 10373
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 34997
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2166, 1265, 1375, 1302, 897, 1728, 1823, 1650, 1751, 1253, 1765, 2119, 1282, 754, 1352, 1709, 1746, 1631, 1224, 2152, 1267, 1240, 1256, 1605, 1244, 1190, 1261, 2052, 1231, 1216, 1252, 1238, 2057, 1087, 1601, 1208, 2044, 1169, 670, 1169, 1601, 1143, 1154, 1130, 1175, 1199, 1631, 1994, 
gpgpu_n_tot_thrd_icount = 197586816
gpgpu_n_tot_w_icount = 6174588
gpgpu_n_stall_shd_mem = 16129712
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 610675
gpgpu_n_mem_write_global = 264344
gpgpu_n_mem_texture = 412197
gpgpu_n_mem_const = 3948
gpgpu_n_load_insn  = 11831650
gpgpu_n_store_insn = 787410
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 5153440
gpgpu_n_const_mem_insn = 5478720
gpgpu_n_param_mem_insn = 3156255
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 58681
gpgpu_stall_shd_mem[c_mem][bk_conf] = 58681
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11601818
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:23152102	W0_Idle:5043081	W0_Scoreboard:48148930	W1:310046	W2:219390	W3:211172	W4:161979	W5:116163	W6:53719	W7:28956	W8:8287	W9:2510	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:52	W17:429	W18:582	W19:2153	W20:2405	W21:4526	W22:6321	W23:5675	W24:6365	W25:5625	W26:4427	W27:2738	W28:1279	W29:384	W30:178	W31:0	W32:5019444
Warp Occupancy Distribution:
Stall:19473285	W0_Idle:3032797	W0_Scoreboard:3667173	W1:310046	W2:219390	W3:211172	W4:161979	W5:116163	W6:53719	W7:28956	W8:8287	W9:2510	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:52	W17:429	W18:582	W19:2153	W20:2405	W21:4526	W22:6321	W23:5675	W24:6365	W25:5625	W26:4427	W27:2738	W28:1279	W29:384	W30:178	W31:0	W32:254464
Warp Occupancy Distribution:
Stall:2172661	W0_Idle:782725	W0_Scoreboard:22180999	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2348241
warp_utilization0: 0.074829
warp_utilization1: 0.051112
warp_utilization2: 0.085438
traffic_breakdown_coretomem[CONST_ACC_R] = 31584 {8:3948,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4885400 {8:610675,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11752704 {40:249902,72:3242,136:11200,}
traffic_breakdown_coretomem[INST_ACC_R] = 9760 {8:1220,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 3297576 {8:412197,}
traffic_breakdown_memtocore[CONST_ACC_R] = 284256 {72:3948,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 82971288 {136:610083,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2114008 {8:264251,}
traffic_breakdown_memtocore[INST_ACC_R] = 165920 {136:1220,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 56058792 {136:412197,}
maxmrqlatency = 1210 
maxdqlatency = 0 
maxmflatency = 5010 
averagemflatency = 650 
averagemflatency_1 = 787 
averagemflatency_2= 563 
averagemflatency_3 = 553 
averagemrqlatency_1 = 53 
averagemrqlatency_2 = 53 
averagemrqlatency_3 = 45 
max_icnt2mem_latency = 4478 
max_icnt2sh_latency = 689576 
mrq_lat_table:299927 	13511 	17615 	36383 	94540 	118395 	120279 	71872 	17985 	1234 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	3914 	12770 	26811 	74778 	357785 	646552 	166283 	1559 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	134522 	41156 	57933 	123057 	218187 	373730 	312910 	30260 	433 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	65925 	859131 	99992 	1175 	5 	0 	0 	2 	1 	25 	120 	1304 	15521 	30054 	50253 	108016 	58955 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	200 	1177 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        25        28        25        22        24        20        18        18        26        28        24        26        18        14        22        24 
dram[1]:        26        28        25        48        23        21        17        18        26        28        24        26        15        14        22        18 
dram[2]:        20        26        22        24        21        20        18        17        26        26        22        26        20        18        19        19 
dram[3]:        25        25        21        22        18        22        18        14        28        26        26        23        14        18        16        22 
dram[4]:        24        23        22        30        17        21        18        18        28        26        38        26        18        16        17        19 
dram[5]:        27        25        22        22        23        22        20        17        28        26        22        23        15        15        19        19 
maximum service time to same row:
dram[0]:      2909      4812      3849      3889      4147      3975      5514      8964      5487      5603      2883      3828      6928      5756      7744      7188 
dram[1]:      4561      5087      3421      4716      4026      5578      2458      7796      5597      5482      3215      3690      5706      6021      8377      7248 
dram[2]:      4553      4585      3679      3592      3685      3233      8694      6540      5422      5307      2977      2865      6194      6266      7627      8672 
dram[3]:      4932      5203      6284      3747      3996      3508      7834      4294      5315      5477      3454      3156      6169      5663      7221      9548 
dram[4]:      4688      3287      4190      3766      2582      3870      7334      6066      5399      4325      2928      3054      6535      6012      8146      7192 
dram[5]:      4754      3175      4120      3862      3626      3859      9047      7079      5369      4238      3754      3210      4847      6573      7779      7566 
average row accesses per activate:
dram[0]:  1.591237  1.595207  1.475494  1.480464  1.546373  1.577554  1.435125  1.426362  1.640442  1.635910  1.708527  1.717513  1.507723  1.534173  1.610106  1.611331 
dram[1]:  1.604202  1.595838  1.481005  1.513124  1.549135  1.551354  1.448964  1.435472  1.632906  1.625449  1.684701  1.705988  1.515045  1.541035  1.610738  1.605760 
dram[2]:  1.596035  1.609797  1.495350  1.482865  1.555782  1.546977  1.455528  1.451297  1.645646  1.639290  1.714928  1.751862  1.530578  1.504925  1.609697  1.594087 
dram[3]:  1.596789  1.619507  1.467890  1.492473  1.576374  1.548581  1.440557  1.460078  1.633867  1.622882  1.708734  1.723574  1.511023  1.506317  1.607638  1.635254 
dram[4]:  1.604089  1.619083  1.489192  1.479368  1.551847  1.569936  1.448976  1.468268  1.650156  1.661142  1.729759  1.731526  1.521974  1.492557  1.629979  1.600038 
dram[5]:  1.600151  1.601748  1.489300  1.474969  1.573551  1.554983  1.428996  1.456547  1.606890  1.636455  1.739350  1.711051  1.517495  1.504503  1.611173  1.634954 
average row locality = 791745/503430 = 1.572701
average row locality_1 = 373821/199902 = 1.870021
average row locality_2 = 213870/151469 = 1.411972
average row locality_3 = 204054/152059 = 1.341940
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6863      6737      6193      6261      6877      6769      6797      6713      6238      6110      6478      6504      6808      6857      6884      6808 
dram[1]:      6861      6650      6094      6038      6770      6685      6745      6802      6159      6292      6596      6712      7188      6898      6886      6677 
dram[2]:      6774      6852      6238      6249      6701      6845      6716      6708      6090      6139      6430      6383      6875      6876      6829      6786 
dram[3]:      6704      6653      6030      6027      6839      6872      6774      6662      6080      6347      6596      6507      6998      6932      6840      6803 
dram[4]:      6865      6945      6300      6105      6963      6920      6855      6649      6194      6287      6580      6542      7054      6875      6858      6784 
dram[5]:      6721      6699      6185      6188      6846      6818      6816      6734      6174      6257      6806      6688      7029      7018      6891      6759 
total reads: 636510
bank skew: 7188/6027 = 1.19
chip skew: 106776/105491 = 1.01
number of total write accesses:
dram[0]:      1744      1716       972      1014      1693      1693       868       851      1769      1762      2719      2695      1391      1426      1751      1753 
dram[1]:      1768      1709      1040       995      1648      1562       878       895      1870      1858      2621      2775      1422      1439      1754      1742 
dram[2]:      1760      1791       998       977      1694      1651       828       846      1791      1805      2726      2788      1459      1222      1836      1787 
dram[3]:      1751      1749      1010       913      1768      1639       884       872      1774      1795      2814      2771      1364      1175      1748      1769 
dram[4]:      1765      1743      1003       922      1732      1644       855       870      1735      1831      2842      2784      1396      1246      1776      1733 
dram[5]:      1747      1731       983       942      1733      1624       872       875      1756      1850      2830      2757      1428      1168      1732      1782 
total reads: 155235
bank skew: 2842/828 = 3.43
chip skew: 25976/25796 = 1.01
average mf latency per bank:
dram[0]:       1169      1160      1203      1167      1093      1128       999       989       676       666       796       816      1276      1244       935       900
dram[1]:       1214      1203      1239      1226      1214      1237      1127      1117       735       733       861       870      1329      1333      1020       987
dram[2]:       1172      1168      1208      1220      1147      1152       999      1018       675       686       781       837      1255      1488       922       948
dram[3]:       1148      1245      1188      1527      1195      1258      1069      1119       694       735       860       889      1323      1413       948      1016
dram[4]:       1156      1188      1174      1241      1145      1161      1034      1040       693       709       813       848      1257      1317       920       975
dram[5]:       1191      1229      1213      1262      1238      1272      1087      1128       716       730       876       882      1329      1434       988      1028
maximum mf latency per bank:
dram[0]:       4371      4676      3333      4517      2709      2997      3996      3993      3381      3427      4381      4334      2313      3682      2768      2313
dram[1]:       3689      4598      3667      4132      3771      3754      3256      2722      3007      2655      3823      3048      3917      3497      3367      2673
dram[2]:       4252      3674      4899      3548      3940      2825      3594      2415      4075      4137      4092      3632      2492      2990      3060      2995
dram[3]:       4121      3930      3096      3482      2775      4001      3050      3696      4168      3223      3854      4382      3657      3542      2494      2497
dram[4]:       3831      3418      3522      3776      4337      2986      2308      2194      3273      3534      4450      3136      4111      3253      3494      3525
dram[5]:       4234      3335      4892      4556      3554      2394      3487      2662      5010      4466      4629      3911      2871      3267      3931      3174
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=910241 n_nop=494697 n_act=83974 n_pre=83958 n_req=122997 n_req_1=26579 n_req_2=26614 n_req_3=69804 n_rd=211794 n_write=35818 bw_util=0.5058 bw_util_1=0.1005 bw_util_2=0.1011 bw_util_3=0.3041 blp=6.864627 blp_1= 2.092315 blp_2= 2.079908 blp_3= 3.530453
 n_activity=876293 dram_eff=0.5253 dram_eff_1=0.1044 dram_eff_2=0.105 dram_eff_3=0.3159
bk0: 13726a 546030i bk1: 13474a 555195i bk2: 12386a 613774i bk3: 12522a 603365i bk4: 13754a 532208i bk5: 13538a 534889i bk6: 13594a 571590i bk7: 13426a 565846i bk8: 12476a 567075i bk9: 12220a 564541i bk10: 12956a 472958i bk11: 13008a 472851i bk12: 13616a 542355i bk13: 13714a 533738i bk14: 13768a 507468i bk15: 13616a 503729i 
bw_dist = 0.101	0.101	0.304	0.457	0.037
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.90701
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=910241 n_nop=493867 n_act=84118 n_pre=84103 n_req=123270 n_req_1=26859 n_req_2=26582 n_req_3=69829 n_rd=212104 n_write=36049 bw_util=0.5068 bw_util_1=0.1016 bw_util_2=0.1009 bw_util_3=0.3043 blp=6.936919 blp_1= 2.080476 blp_2= 2.115816 blp_3= 3.543834
 n_activity=876661 dram_eff=0.5262 dram_eff_1=0.1055 dram_eff_2=0.1047 dram_eff_3=0.316
bk0: 13722a 547447i bk1: 13300a 550457i bk2: 12188a 610942i bk3: 12076a 616393i bk4: 13540a 540622i bk5: 13370a 539675i bk6: 13490a 570912i bk7: 13604a 563005i bk8: 12318a 553961i bk9: 12584a 550413i bk10: 13190a 466174i bk11: 13424a 453727i bk12: 14376a 523016i bk13: 13796a 523803i bk14: 13772a 502592i bk15: 13354a 503703i 
bw_dist = 0.102	0.101	0.304	0.456	0.037
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.34194
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=910241 n_nop=496339 n_act=83501 n_pre=83485 n_req=122733 n_req_1=25991 n_req_2=26884 n_req_3=69858 n_rd=210982 n_write=35934 bw_util=0.5042 bw_util_1=0.09802 bw_util_2=0.1019 bw_util_3=0.3043 blp=6.844753 blp_1= 2.056865 blp_2= 2.107093 blp_3= 3.519326
 n_activity=876764 dram_eff=0.5235 dram_eff_1=0.1018 dram_eff_2=0.1058 dram_eff_3=0.316
bk0: 13548a 552852i bk1: 13704a 540677i bk2: 12476a 611400i bk3: 12498a 606659i bk4: 13402a 540246i bk5: 13690a 527771i bk6: 13432a 582947i bk7: 13416a 573149i bk8: 12180a 568915i bk9: 12278a 562632i bk10: 12860a 479470i bk11: 12766a 467268i bk12: 13750a 538110i bk13: 13752a 543867i bk14: 13658a 506038i bk15: 13572a 499543i 
bw_dist = 0.098	0.102	0.304	0.459	0.037
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.95138
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=910241 n_nop=496061 n_act=83576 n_pre=83560 n_req=122798 n_req_1=27191 n_req_2=25780 n_req_3=69827 n_rd=211328 n_write=35716 bw_util=0.5047 bw_util_1=0.1029 bw_util_2=0.09758 bw_util_3=0.3043 blp=6.889921 blp_1= 2.130772 blp_2= 2.065811 blp_3= 3.543858
 n_activity=876778 dram_eff=0.524 dram_eff_1=0.1068 dram_eff_2=0.1013 dram_eff_3=0.3159
bk0: 13408a 555745i bk1: 13306a 551125i bk2: 12060a 617143i bk3: 12054a 621476i bk4: 13678a 529872i bk5: 13744a 526613i bk6: 13548a 574714i bk7: 13324a 569707i bk8: 12160a 568082i bk9: 12694a 546124i bk10: 13192a 463228i bk11: 13014a 459111i bk12: 13996a 532456i bk13: 13864a 543743i bk14: 13680a 509484i bk15: 13606a 500451i 
bw_dist = 0.103	0.098	0.304	0.458	0.037
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.23034
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=910241 n_nop=492894 n_act=84037 n_pre=84022 n_req=124072 n_req_1=27218 n_req_2=26944 n_req_3=69910 n_rd=213550 n_write=35738 bw_util=0.51 bw_util_1=0.1031 bw_util_2=0.1023 bw_util_3=0.3046 blp=6.945428 blp_1= 2.109106 blp_2= 2.100999 blp_3= 3.535885
 n_activity=876083 dram_eff=0.5299 dram_eff_1=0.1072 dram_eff_2=0.1063 dram_eff_3=0.3164
bk0: 13730a 549945i bk1: 13890a 544571i bk2: 12600a 607961i bk3: 12210a 618949i bk4: 13926a 522837i bk5: 13840a 528140i bk6: 13710a 568879i bk7: 13298a 562648i bk8: 12388a 567237i bk9: 12574a 556767i bk10: 13160a 458282i bk11: 13084a 454054i bk12: 14108a 530439i bk13: 13748a 539810i bk14: 13716a 506815i bk15: 13568a 503923i 
bw_dist = 0.103	0.102	0.305	0.452	0.038
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.26025
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=910241 n_nop=492879 n_act=84226 n_pre=84210 n_req=123855 n_req_1=27304 n_req_2=26859 n_req_3=69692 n_rd=213258 n_write=35668 bw_util=0.5092 bw_util_1=0.1033 bw_util_2=0.1022 bw_util_3=0.3037 blp=6.968057 blp_1= 2.130866 blp_2= 2.107927 blp_3= 3.549824
 n_activity=878319 dram_eff=0.5277 dram_eff_1=0.1071 dram_eff_2=0.1059 dram_eff_3=0.3148
bk0: 13442a 555202i bk1: 13398a 550622i bk2: 12370a 614593i bk3: 12376a 609431i bk4: 13692a 527081i bk5: 13636a 525183i bk6: 13632a 567814i bk7: 13468a 563864i bk8: 12348a 562744i bk9: 12514a 550132i bk10: 13612a 454240i bk11: 13376a 445052i bk12: 14058a 523625i bk13: 14036a 543871i bk14: 13782a 506264i bk15: 13518a 494785i 
bw_dist = 0.103	0.102	0.304	0.456	0.035
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.45428

========= L2 cache stats =========
L2_cache_bank[0]: Access = 107218, Miss = 53140, Miss_rate = 0.496, Pending_hits = 1892, Reservation_fails = 28610
L2_cache_bank[1]: Access = 106386, Miss = 52763, Miss_rate = 0.496, Pending_hits = 1783, Reservation_fails = 32454
L2_cache_bank[2]: Access = 107819, Miss = 53303, Miss_rate = 0.494, Pending_hits = 1944, Reservation_fails = 44258
L2_cache_bank[3]: Access = 107592, Miss = 52754, Miss_rate = 0.490, Pending_hits = 1898, Reservation_fails = 39779
L2_cache_bank[4]: Access = 106665, Miss = 52653, Miss_rate = 0.494, Pending_hits = 1926, Reservation_fails = 29421
L2_cache_bank[5]: Access = 108719, Miss = 52842, Miss_rate = 0.486, Pending_hits = 1911, Reservation_fails = 30245
L2_cache_bank[6]: Access = 107482, Miss = 52865, Miss_rate = 0.492, Pending_hits = 1928, Reservation_fails = 40505
L2_cache_bank[7]: Access = 109666, Miss = 52807, Miss_rate = 0.482, Pending_hits = 1893, Reservation_fails = 42778
L2_cache_bank[8]: Access = 106886, Miss = 53674, Miss_rate = 0.502, Pending_hits = 1950, Reservation_fails = 42691
L2_cache_bank[9]: Access = 107150, Miss = 53109, Miss_rate = 0.496, Pending_hits = 1940, Reservation_fails = 42431
L2_cache_bank[10]: Access = 107806, Miss = 53472, Miss_rate = 0.496, Pending_hits = 1946, Reservation_fails = 46835
L2_cache_bank[11]: Access = 108447, Miss = 53165, Miss_rate = 0.490, Pending_hits = 1940, Reservation_fails = 47126
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 107218, Miss = 53140 (0.496), PendingHit = 1892 (0.0176)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 106386, Miss = 52763 (0.496), PendingHit = 1783 (0.0168)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 107819, Miss = 53303 (0.494), PendingHit = 1944 (0.018)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 107592, Miss = 52754 (0.49), PendingHit = 1898 (0.0176)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 106665, Miss = 52653 (0.494), PendingHit = 1926 (0.0181)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 108719, Miss = 52842 (0.486), PendingHit = 1911 (0.0176)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 107482, Miss = 52865 (0.492), PendingHit = 1928 (0.0179)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 109666, Miss = 52807 (0.482), PendingHit = 1893 (0.0173)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 106886, Miss = 53674 (0.502), PendingHit = 1950 (0.0182)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 107150, Miss = 53109 (0.496), PendingHit = 1940 (0.0181)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 107806, Miss = 53472 (0.496), PendingHit = 1946 (0.0181)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 108447, Miss = 53165 (0.49), PendingHit = 1940 (0.0179)
L2 Cache Total Miss Rate = 0.493
Stream 1: L2 Cache Miss Rate = 0.447
Stream 2: L2 Cache Miss Rate = 0.514
Stream 3: L2 Cache Miss Rate = 0.484
Stream 1: Accesses  = 520186
Stream 1: Misses  = 232348
Stream 2: Accesses  = 393457
Stream 2: Misses  = 202067
Stream 3: Accesses  = 898379
Stream 3: Misses  = 434480
Stream 1+2: Accesses  = 913643
Stream 1+2: Misses  = 434415
Stream 1+2+3: Accesses  = 1812022
Stream 1+2+3: Misses  = 868895
Total Accesses  = 1291836
MPKI-CORES
CORE_L2MPKI_0	20.023
CORE_L2MPKI_1	20.726
CORE_L2MPKI_2	19.104
CORE_L2MPKI_3	21.387
CORE_L2MPKI_4	20.325
CORE_L2MPKI_5	20.335
CORE_L2MPKI_6	18.977
CORE_L2MPKI_7	19.815
CORE_L2MPKI_8	19.950
CORE_L2MPKI_9	19.560
CORE_L2MPKI_10	20.055
CORE_L2MPKI_11	20.330
CORE_L2MPKI_12	19.378
CORE_L2MPKI_13	19.107
CORE_L2MPKI_14	18.833
CORE_L2MPKI_15	19.967
CORE_L2MPKI_16	20.387
CORE_L2MPKI_17	21.168
CORE_L2MPKI_18	22.433
CORE_L2MPKI_19	18.826
CORE_L2MPKI_20	2.778
CORE_L2MPKI_21	2.590
CORE_L2MPKI_22	2.743
CORE_L2MPKI_23	2.646
CORE_L2MPKI_24	2.715
CORE_L2MPKI_25	2.772
CORE_L2MPKI_26	2.759
CORE_L2MPKI_27	2.760
CORE_L2MPKI_28	2.652
CORE_L2MPKI_29	2.909
CORE_L2MPKI_30	2.629
CORE_L2MPKI_31	2.593
CORE_L2MPKI_32	2.658
CORE_L2MPKI_33	3.069
CORE_L2MPKI_34	2.649
CORE_L2MPKI_35	2.724
CORE_L2MPKI_36	2.796
CORE_L2MPKI_37	2.722
CORE_L2MPKI_38	2.613
CORE_L2MPKI_39	2.685
CORE_L2MPKI_40	2.537
CORE_L2MPKI_41	2.798
CORE_L2MPKI_42	2.698
CORE_L2MPKI_43	2.797
CORE_L2MPKI_44	2.543
CORE_L2MPKI_45	2.585
CORE_L2MPKI_46	2.845
CORE_L2MPKI_47	2.676
CORE_L2MPKI_48	2.538
CORE_L2MPKI_49	2.540
CORE_L2MPKI_50	2.557
CORE_L2MPKI_51	2.645
CORE_L2MPKI_52	2.626
CORE_L2MPKI_53	2.642
CORE_L2MPKI_54	2.677
CORE_L2MPKI_55	2.669
CORE_L2MPKI_56	2.570
CORE_L2MPKI_57	2.574
CORE_L2MPKI_58	2.571
CORE_L2MPKI_59	2.832
Avg_MPKI_Stream1= 20.034
Avg_MPKI_Stream2= 2.723
Avg_MPKI_Stream3= 2.646
MISSES-CORES
CORE_MISSES_0	11350
CORE_MISSES_1	12503
CORE_MISSES_2	11308
CORE_MISSES_3	12196
CORE_MISSES_4	11738
CORE_MISSES_5	12191
CORE_MISSES_6	11079
CORE_MISSES_7	11478
CORE_MISSES_8	11063
CORE_MISSES_9	11336
CORE_MISSES_10	11747
CORE_MISSES_11	11777
CORE_MISSES_12	11301
CORE_MISSES_13	11491
CORE_MISSES_14	11248
CORE_MISSES_15	11523
CORE_MISSES_16	11787
CORE_MISSES_17	11974
CORE_MISSES_18	11891
CORE_MISSES_19	11367
CORE_MISSES_20	9453
CORE_MISSES_21	9504
CORE_MISSES_22	11033
CORE_MISSES_23	9571
CORE_MISSES_24	9710
CORE_MISSES_25	10914
CORE_MISSES_26	10183
CORE_MISSES_27	10026
CORE_MISSES_28	9673
CORE_MISSES_29	9605
CORE_MISSES_30	9985
CORE_MISSES_31	11081
CORE_MISSES_32	9687
CORE_MISSES_33	9774
CORE_MISSES_34	10569
CORE_MISSES_35	10233
CORE_MISSES_36	10449
CORE_MISSES_37	10320
CORE_MISSES_38	10006
CORE_MISSES_39	10291
CORE_MISSES_40	10670
CORE_MISSES_41	9734
CORE_MISSES_42	9229
CORE_MISSES_43	10245
CORE_MISSES_44	9886
CORE_MISSES_45	10140
CORE_MISSES_46	10442
CORE_MISSES_47	10155
CORE_MISSES_48	9723
CORE_MISSES_49	10746
CORE_MISSES_50	9920
CORE_MISSES_51	9701
CORE_MISSES_52	10468
CORE_MISSES_53	10486
CORE_MISSES_54	10035
CORE_MISSES_55	10203
CORE_MISSES_56	10097
CORE_MISSES_57	10044
CORE_MISSES_58	10364
CORE_MISSES_59	9844
L2_MISSES = 636547
L2_total_cache_accesses = 1291836
L2_total_cache_misses = 636547
L2_total_cache_miss_rate = 0.4927
L2_total_cache_pending_hits = 22951
L2_total_cache_reservation_fails = 467133
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 126212
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1809
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 482178
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 325826
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 3177
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 444
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 327
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 6247
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 340836
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 12401
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 58960
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 65043
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 161054
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 95015
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 67051
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1059
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 94
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 67
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2966
L2_cache_data_port_util = 0.270
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=5393595
icnt_total_pkts_simt_to_mem=1593570
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       7.4356
gpu_ipc_2 =       7.4268
gpu_ipc_3 =     216.2575
gpu_tot_sim_cycle_stream_1 = 840565
gpu_tot_sim_cycle_stream_2 = 840126
gpu_tot_sim_cycle_stream_3 = 837074
gpu_sim_insn_1 = 6250117
gpu_sim_insn_2 = 6239467
gpu_sim_insn_3 = 181023552
gpu_sim_cycle = 840566
gpu_sim_insn = 193513136
gpu_ipc =     230.2177
gpu_tot_sim_cycle = 840566
gpu_tot_sim_insn = 193513136
gpu_tot_ipc =     230.2177
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 4328378
gpu_stall_icnt2sh    = 6725858
gpu_total_sim_rate=150828

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3785644
	L1I_total_cache_misses = 11535
	L1I_total_cache_miss_rate = 0.0030
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 34997
L1D_cache:
	L1D_cache_core[0]: Access = 42075, Miss = 31540, Miss_rate = 0.750, Pending_hits = 2771, Reservation_fails = 662963
	L1D_cache_core[1]: Access = 44810, Miss = 33438, Miss_rate = 0.746, Pending_hits = 3068, Reservation_fails = 699241
	L1D_cache_core[2]: Access = 41057, Miss = 30788, Miss_rate = 0.750, Pending_hits = 2735, Reservation_fails = 673853
	L1D_cache_core[3]: Access = 43546, Miss = 32836, Miss_rate = 0.754, Pending_hits = 2852, Reservation_fails = 696355
	L1D_cache_core[4]: Access = 41918, Miss = 31457, Miss_rate = 0.750, Pending_hits = 2816, Reservation_fails = 681610
	L1D_cache_core[5]: Access = 43993, Miss = 32812, Miss_rate = 0.746, Pending_hits = 2960, Reservation_fails = 701366
	L1D_cache_core[6]: Access = 41457, Miss = 30972, Miss_rate = 0.747, Pending_hits = 2857, Reservation_fails = 658634
	L1D_cache_core[7]: Access = 42090, Miss = 31450, Miss_rate = 0.747, Pending_hits = 2779, Reservation_fails = 688901
	L1D_cache_core[8]: Access = 41046, Miss = 30985, Miss_rate = 0.755, Pending_hits = 2864, Reservation_fails = 665958
	L1D_cache_core[9]: Access = 41609, Miss = 31248, Miss_rate = 0.751, Pending_hits = 2818, Reservation_fails = 681109
	L1D_cache_core[10]: Access = 41830, Miss = 31562, Miss_rate = 0.755, Pending_hits = 2738, Reservation_fails = 687870
	L1D_cache_core[11]: Access = 42128, Miss = 31801, Miss_rate = 0.755, Pending_hits = 2779, Reservation_fails = 706426
	L1D_cache_core[12]: Access = 42158, Miss = 31276, Miss_rate = 0.742, Pending_hits = 2833, Reservation_fails = 693479
	L1D_cache_core[13]: Access = 42841, Miss = 31716, Miss_rate = 0.740, Pending_hits = 2861, Reservation_fails = 684313
	L1D_cache_core[14]: Access = 40637, Miss = 30597, Miss_rate = 0.753, Pending_hits = 2800, Reservation_fails = 685157
	L1D_cache_core[15]: Access = 42360, Miss = 31703, Miss_rate = 0.748, Pending_hits = 2695, Reservation_fails = 687542
	L1D_cache_core[16]: Access = 42794, Miss = 31799, Miss_rate = 0.743, Pending_hits = 2949, Reservation_fails = 700064
	L1D_cache_core[17]: Access = 43646, Miss = 32240, Miss_rate = 0.739, Pending_hits = 2938, Reservation_fails = 703275
	L1D_cache_core[18]: Access = 42291, Miss = 32084, Miss_rate = 0.759, Pending_hits = 2804, Reservation_fails = 715067
	L1D_cache_core[19]: Access = 41769, Miss = 31534, Miss_rate = 0.755, Pending_hits = 2885, Reservation_fails = 667590
	L1D_cache_core[20]: Access = 9501, Miss = 9501, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21495
	L1D_cache_core[21]: Access = 10631, Miss = 10631, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9629
	L1D_cache_core[22]: Access = 11360, Miss = 11360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5865
	L1D_cache_core[23]: Access = 10170, Miss = 10170, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15302
	L1D_cache_core[24]: Access = 9976, Miss = 9976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12762
	L1D_cache_core[25]: Access = 11256, Miss = 11256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10554
	L1D_cache_core[26]: Access = 10587, Miss = 10587, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8390
	L1D_cache_core[27]: Access = 10043, Miss = 10043, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13987
	L1D_cache_core[28]: Access = 10379, Miss = 10379, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11723
	L1D_cache_core[29]: Access = 9825, Miss = 9825, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14758
	L1D_cache_core[30]: Access = 10450, Miss = 10450, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12424
	L1D_cache_core[31]: Access = 11944, Miss = 11944, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4245
	L1D_cache_core[32]: Access = 10171, Miss = 10171, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11239
	L1D_cache_core[33]: Access = 8894, Miss = 8894, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16363
	L1D_cache_core[34]: Access = 11513, Miss = 11513, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4874
	L1D_cache_core[35]: Access = 10999, Miss = 10999, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9908
	L1D_cache_core[36]: Access = 10204, Miss = 10204, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11842
	L1D_cache_core[37]: Access = 10570, Miss = 10570, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14917
	L1D_cache_core[38]: Access = 11030, Miss = 11030, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7838
	L1D_cache_core[39]: Access = 10505, Miss = 10505, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13284
	L1D_cache_core[40]: Access = 11988, Miss = 11988, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4423
	L1D_cache_core[41]: Access = 10053, Miss = 10053, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12633
	L1D_cache_core[42]: Access = 9820, Miss = 9820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16985
	L1D_cache_core[43]: Access = 10685, Miss = 10685, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8325
	L1D_cache_core[44]: Access = 11151, Miss = 11151, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7085
	L1D_cache_core[45]: Access = 10795, Miss = 10795, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7758
	L1D_cache_core[46]: Access = 10252, Miss = 10252, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9451
	L1D_cache_core[47]: Access = 10880, Miss = 10880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9256
	L1D_cache_core[48]: Access = 10564, Miss = 10564, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9979
	L1D_cache_core[49]: Access = 11644, Miss = 11644, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5533
	L1D_cache_core[50]: Access = 10439, Miss = 10439, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10669
	L1D_cache_core[51]: Access = 10193, Miss = 10193, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13700
	L1D_cache_core[52]: Access = 11387, Miss = 11387, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7416
	L1D_cache_core[53]: Access = 11417, Miss = 11417, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4834
	L1D_cache_core[54]: Access = 10610, Miss = 10610, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10828
	L1D_cache_core[55]: Access = 10450, Miss = 10450, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17008
	L1D_cache_core[56]: Access = 11158, Miss = 11158, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6692
	L1D_cache_core[57]: Access = 10822, Miss = 10822, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9224
	L1D_cache_core[58]: Access = 10918, Miss = 10918, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9460
	L1D_cache_core[59]: Access = 10100, Miss = 10100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10070
	L1D_total_cache_accesses = 1271389
	L1D_total_cache_misses = 1059172
	L1D_total_cache_miss_rate = 0.8331
	L1D_total_cache_pending_hits = 56802
	L1D_total_cache_reservation_fails = 14163501
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 408553
	L1C_total_cache_misses = 6940
	L1C_total_cache_miss_rate = 0.0170
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 60239
L1T_cache:
	L1T_total_cache_accesses = 1295460
	L1T_total_cache_misses = 493305
	L1T_total_cache_miss_rate = 0.3808
	L1T_total_cache_pending_hits = 802155
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 150887
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 56560
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 775674
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 10389650
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 401613
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 6940
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 60239
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 802155
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 493305
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4528
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 242
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 283498
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3773851
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3774109
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 11535
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 34997
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2495, 1502, 1694, 1527, 1236, 1860, 2152, 1725, 2059, 1279, 2067, 2125, 1574, 754, 1627, 1709, 1935, 1631, 1365, 2152, 1358, 1240, 1326, 1605, 1315, 1190, 1301, 2052, 1250, 1216, 1271, 1238, 2063, 1087, 1616, 1208, 2045, 1169, 670, 1169, 1601, 1143, 1154, 1130, 1175, 1199, 1631, 1994, 
gpgpu_n_tot_thrd_icount = 230523488
gpgpu_n_tot_w_icount = 7203859
gpgpu_n_stall_shd_mem = 20226267
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 775674
gpgpu_n_mem_write_global = 288268
gpgpu_n_mem_texture = 493305
gpgpu_n_mem_const = 4259
gpgpu_n_load_insn  = 14121553
gpgpu_n_store_insn = 872504
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 6184128
gpgpu_n_const_mem_insn = 6574464
gpgpu_n_param_mem_insn = 3504218
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 60239
gpgpu_stall_shd_mem[c_mem][bk_conf] = 60239
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 14677822
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:29984581	W0_Idle:5542609	W0_Scoreboard:57906340	W1:315364	W2:228090	W3:221645	W4:170418	W5:121692	W6:56521	W7:30471	W8:9061	W9:2699	W10:168	W11:110	W12:129	W13:144	W14:206	W15:88	W16:260	W17:767	W18:990	W19:4090	W20:4210	W21:8364	W22:11063	W23:9873	W24:11142	W25:9156	W26:6817	W27:4819	W28:2300	W29:576	W30:311	W31:0	W32:5972524
Warp Occupancy Distribution:
Stall:25436578	W0_Idle:3032797	W0_Scoreboard:3667173	W1:315364	W2:228090	W3:221645	W4:170418	W5:121692	W6:56521	W7:30471	W8:9061	W9:2699	W10:168	W11:110	W12:129	W13:144	W14:206	W15:88	W16:260	W17:767	W18:990	W19:4090	W20:4210	W21:8364	W22:11063	W23:9873	W24:11142	W25:9156	W26:6817	W27:4819	W28:2300	W29:576	W30:311	W31:0	W32:254548
Warp Occupancy Distribution:
Stall:2658663	W0_Idle:972124	W0_Scoreboard:27069141	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2824258
warp_utilization0: 0.071584
warp_utilization1: 0.044199
warp_utilization2: 0.084245
traffic_breakdown_coretomem[CONST_ACC_R] = 34072 {8:4259,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6205392 {8:775674,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12944448 {40:270951,72:3886,136:13431,}
traffic_breakdown_coretomem[INST_ACC_R] = 11200 {8:1400,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 3946440 {8:493305,}
traffic_breakdown_memtocore[CONST_ACC_R] = 306648 {72:4259,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 105404760 {136:775035,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2305312 {8:288164,}
traffic_breakdown_memtocore[INST_ACC_R] = 190400 {136:1400,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 67089480 {136:493305,}
maxmrqlatency = 1210 
maxdqlatency = 0 
maxmflatency = 5010 
averagemflatency = 665 
averagemflatency_1 = 802 
averagemflatency_2= 574 
averagemflatency_3 = 564 
averagemrqlatency_1 = 52 
averagemrqlatency_2 = 52 
averagemrqlatency_3 = 44 
max_icnt2mem_latency = 4478 
max_icnt2sh_latency = 840565 
mrq_lat_table:365333 	16281 	21082 	44089 	117699 	143939 	142907 	84017 	20376 	1346 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	4192 	14020 	30679 	86296 	416829 	788855 	217760 	2095 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	154458 	47890 	68519 	145053 	262712 	450192 	391751 	41642 	604 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	72402 	1076085 	122733 	1374 	5 	0 	0 	2 	1 	25 	120 	1304 	15521 	30054 	50253 	108016 	82868 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	205 	1474 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        25        28        25        22        24        20        18        18        26        28        24        26        18        14        22        24 
dram[1]:        26        28        25        48        23        21        17        18        26        28        24        26        15        14        22        18 
dram[2]:        20        26        22        24        21        20        18        17        26        26        22        26        20        18        19        19 
dram[3]:        25        25        21        22        18        22        18        14        28        26        26        23        14        18        18        22 
dram[4]:        24        23        22        30        17        21        18        18        28        26        38        26        18        16        17        19 
dram[5]:        27        25        22        22        23        22        20        17        28        26        22        23        15        15        19        19 
maximum service time to same row:
dram[0]:      2909      4812      3849      3889      4147      3975      5514      8964      5487      5603      2883      3828      6928      5756      7744      7188 
dram[1]:      4561      5087      3421      4716      4026      5578      2458      7796      5597      5482      3215      3690      5706      6021      8377      7248 
dram[2]:      4553      4585      3679      3592      3685      3233      8694      6540      5422      5307      2977      2865      6194      6266      7627      8672 
dram[3]:      4932      5203      6284      3747      3996      3508      7834      4294      5315      5477      3454      3156      6169      5663      7221      9548 
dram[4]:      4688      3287      4190      3766      2582      3870      7334      6066      5399      4325      2928      3054      6535      6012      8146      7192 
dram[5]:      4754      3175      4120      3862      3626      3859      9047      7079      5369      4238      3754      3210      4847      6573      7779      7566 
average row accesses per activate:
dram[0]:  1.601792  1.599220  1.482207  1.482341  1.559124  1.585992  1.440555  1.446584  1.626577  1.639856  1.688052  1.706957  1.509750  1.534448  1.605828  1.611015 
dram[1]:  1.593779  1.584377  1.482261  1.504616  1.560170  1.557607  1.458150  1.443399  1.629219  1.617760  1.662549  1.699300  1.533256  1.552708  1.603657  1.599051 
dram[2]:  1.596426  1.601362  1.495759  1.481184  1.574232  1.555193  1.472381  1.450241  1.635925  1.622267  1.698579  1.711060  1.541373  1.507378  1.589386  1.581810 
dram[3]:  1.588098  1.598545  1.468962  1.487230  1.585859  1.560120  1.450313  1.466148  1.624892  1.617554  1.690405  1.697149  1.532965  1.512934  1.607813  1.623637 
dram[4]:  1.605414  1.610593  1.481204  1.485558  1.565952  1.580297  1.452813  1.476366  1.636395  1.657099  1.710503  1.713610  1.519063  1.506286  1.616393  1.601503 
dram[5]:  1.590754  1.595358  1.486919  1.466724  1.580156  1.566185  1.434716  1.457977  1.591837  1.634028  1.717790  1.698254  1.524886  1.516139  1.595044  1.625557 
average row locality = 957073/609232 = 1.570950
average row locality_1 = 455211/243807 = 1.867096
average row locality_2 = 257019/182798 = 1.406027
average row locality_3 = 244843/182627 = 1.340672
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      8423      8318      7559      7577      8533      8441      8373      8345      7666      7575      8020      8096      8293      8346      8286      8304 
dram[1]:      8412      8229      7408      7392      8356      8279      8270      8347      7490      7652      8091      8264      8873      8510      8371      8155 
dram[2]:      8336      8396      7571      7594      8333      8543      8312      8383      7481      7569      7944      7972      8357      8364      8222      8170 
dram[3]:      8270      8204      7350      7330      8414      8503      8262      8211      7434      7713      8096      8053      8646      8577      8315      8300 
dram[4]:      8407      8443      7637      7444      8625      8584      8478      8229      7675      7710      8140      8070      8490      8368      8256      8249 
dram[5]:      8327      8266      7550      7510      8468      8482      8348      8211      7538      7614      8374      8222      8672      8636      8405      8236 
total reads: 781143
bank skew: 8873/7330 = 1.21
chip skew: 130859/129547 = 1.01
number of total write accesses:
dram[0]:      1947      1933      1063      1111      2002      1998       969       971      2004      1987      3057      3117      1617      1654      1964      1992 
dram[1]:      1938      1893      1115      1082      1938      1847       998      1014      2067      2040      2945      3140      1685      1668      1979      1951 
dram[2]:      1937      1952      1070      1065      2016      1939       964       958      2011      2004      3056      3167      1702      1443      2020      1952 
dram[3]:      1924      1902      1098       997      2105      1942       991      1014      2005      2036      3179      3138      1608      1366      1975      1976 
dram[4]:      1972      1926      1071       991      2036      1955       974       985      1965      2047      3228      3161      1630      1456      1979      1983 
dram[5]:      1927      1906      1089       998      2059      1930      1025       983      1978      2115      3252      3158      1653      1369      1958      1979 
total reads: 175936
bank skew: 3252/958 = 3.39
chip skew: 29386/29256 = 1.00
average mf latency per bank:
dram[0]:       1175      1177      1180      1163      1072      1095      1072      1063       682       679       792       808      1354      1314       970       951
dram[1]:       1248      1222      1245      1232      1187      1227      1191      1189       740       743       853       870      1403      1427      1063      1043
dram[2]:       1169      1209      1192      1235      1098      1162      1059      1134       676       712       772       854      1312      1594       952      1014
dram[3]:       1169      1256      1193      1481      1166      1235      1147      1184       700       740       852       883      1391      1501       986      1049
dram[4]:       1179      1168      1182      1191      1126      1112      1115      1076       710       695       829       820      1359      1360       974       978
dram[5]:       1224      1251      1218      1252      1223      1247      1181      1197       736       735       887       883      1438      1510      1055      1065
maximum mf latency per bank:
dram[0]:       4371      4676      3333      4517      3172      2997      3996      3993      3575      3427      4381      4334      3894      3682      2768      2617
dram[1]:       4657      4598      3667      4132      3936      3754      3256      2722      3007      3082      3823      3306      4603      3497      3367      2673
dram[2]:       4252      3674      4899      4338      3940      4244      3594      2575      4580      4137      4092      3632      2492      2990      3060      2995
dram[3]:       4121      3930      3621      4210      2775      4001      3577      3696      4168      4025      4357      4382      3657      3542      2494      3189
dram[4]:       3831      3418      3667      3776      4337      2986      3499      2372      3793      3534      4450      3136      4111      3253      3624      3945
dram[5]:       4234      3747      4892      4556      3931      3835      3580      3895      5010      4466      4629      3911      2871      3267      3931      3174
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1109546 n_nop=605508 n_act=101589 n_pre=101573 n_req=149895 n_req_1=33248 n_req_2=32829 n_req_3=83818 n_rd=260310 n_write=40566 bw_util=0.5076 bw_util_1=0.1046 bw_util_2=0.1033 bw_util_3=0.2996 blp=6.683799 blp_1= 2.070299 blp_2= 2.059821 blp_3= 3.471662
 n_activity=1070332 dram_eff=0.5262 dram_eff_1=0.1085 dram_eff_2=0.1071 dram_eff_3=0.3106
bk0: 16846a 682469i bk1: 16636a 690520i bk2: 15118a 760911i bk3: 15154a 750858i bk4: 17066a 651879i bk5: 16882a 653267i bk6: 16746a 705565i bk7: 16690a 696329i bk8: 15332a 700506i bk9: 15150a 699023i bk10: 16040a 594439i bk11: 16192a 586048i bk12: 16586a 669528i bk13: 16692a 659575i bk14: 16572a 638532i bk15: 16608a 628563i 
bw_dist = 0.105	0.103	0.300	0.457	0.035
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.61579
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1109546 n_nop=605614 n_act=101623 n_pre=101609 n_req=149756 n_req_1=32889 n_req_2=33044 n_req_3=83823 n_rd=260188 n_write=40512 bw_util=0.5073 bw_util_1=0.1033 bw_util_2=0.1042 bw_util_3=0.2997 blp=6.747039 blp_1= 2.050046 blp_2= 2.094170 blp_3= 3.485684
 n_activity=1068300 dram_eff=0.5268 dram_eff_1=0.1073 dram_eff_2=0.1083 dram_eff_3=0.3113
bk0: 16824a 685656i bk1: 16458a 683606i bk2: 14816a 758419i bk3: 14784a 761919i bk4: 16712a 664436i bk5: 16556a 661063i bk6: 16540a 705543i bk7: 16688a 694925i bk8: 14980a 693669i bk9: 15302a 691057i bk10: 16182a 588296i bk11: 16528a 571772i bk12: 17746a 644281i bk13: 17020a 647715i bk14: 16742a 630156i bk15: 16310a 631233i 
bw_dist = 0.103	0.104	0.300	0.456	0.037
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.98972
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1109546 n_nop=607856 n_act=101138 n_pre=101122 n_req=149243 n_req_1=32544 n_req_2=32793 n_req_3=83906 n_rd=259089 n_write=40341 bw_util=0.5053 bw_util_1=0.1022 bw_util_2=0.1032 bw_util_3=0.2999 blp=6.663152 blp_1= 2.043019 blp_2= 2.078728 blp_3= 3.468138
 n_activity=1068995 dram_eff=0.5244 dram_eff_1=0.106 dram_eff_2=0.1071 dram_eff_3=0.3113
bk0: 16672a 691128i bk1: 16792a 677412i bk2: 15142a 760916i bk3: 15188a 752534i bk4: 16666a 663188i bk5: 17086a 646047i bk6: 16624a 716548i bk7: 16766a 698688i bk8: 14957a 706486i bk9: 15138a 696204i bk10: 15888a 604115i bk11: 15944a 578701i bk12: 16714a 665276i bk13: 16728a 668829i bk14: 16444a 640170i bk15: 16340a 633175i 
bw_dist = 0.102	0.103	0.300	0.458	0.037
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.62883
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1109546 n_nop=607537 n_act=101182 n_pre=101166 n_req=149380 n_req_1=33320 n_req_2=32211 n_req_3=83849 n_rd=259354 n_write=40307 bw_util=0.5057 bw_util_1=0.1045 bw_util_2=0.1014 bw_util_3=0.2997 blp=6.710535 blp_1= 2.096289 blp_2= 2.052114 blp_3= 3.491786
 n_activity=1069923 dram_eff=0.5244 dram_eff_1=0.1084 dram_eff_2=0.1052 dram_eff_3=0.3108
bk0: 16540a 692776i bk1: 16408a 687809i bk2: 14700a 764095i bk3: 14660a 768465i bk4: 16828a 649100i bk5: 17006a 646275i bk6: 16524a 711725i bk7: 16422a 700582i bk8: 14868a 703921i bk9: 15426a 679948i bk10: 16192a 582222i bk11: 16106a 573859i bk12: 17292a 657235i bk13: 17154a 668262i bk14: 16630a 638931i bk15: 16598a 627376i 
bw_dist = 0.105	0.101	0.300	0.459	0.036
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.93563
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1109546 n_nop=604446 n_act=101568 n_pre=101552 n_req=150684 n_req_1=33807 n_req_2=32952 n_req_3=83925 n_rd=261610 n_write=40370 bw_util=0.5102 bw_util_1=0.1065 bw_util_2=0.1037 bw_util_3=0.3 blp=6.736802 blp_1= 2.076160 blp_2= 2.071922 blp_3= 3.472946
 n_activity=1069308 dram_eff=0.5294 dram_eff_1=0.1105 dram_eff_2=0.1076 dram_eff_3=0.3113
bk0: 16814a 684210i bk1: 16886a 683543i bk2: 15274a 755740i bk3: 14888a 770392i bk4: 17250a 642679i bk5: 17168a 649473i bk6: 16956a 697778i bk7: 16458a 695254i bk8: 15350a 699223i bk9: 15420a 696285i bk10: 16280a 574278i bk11: 16140a 573320i bk12: 16980a 658243i bk13: 16736a 670725i bk14: 16512a 638856i bk15: 16498a 630782i 
bw_dist = 0.106	0.104	0.300	0.454	0.036
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.86833
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1109546 n_nop=603143 n_act=102132 n_pre=102117 n_req=150706 n_req_1=33577 n_req_2=33417 n_req_3=83712 n_rd=261716 n_write=40438 bw_util=0.5103 bw_util_1=0.1053 bw_util_2=0.1056 bw_util_3=0.2993 blp=6.807711 blp_1= 2.110714 blp_2= 2.084714 blp_3= 3.496352
 n_activity=1070154 dram_eff=0.5291 dram_eff_1=0.1092 dram_eff_2=0.1095 dram_eff_3=0.3103
bk0: 16654a 690869i bk1: 16532a 685425i bk2: 15100a 757869i bk3: 15018a 758381i bk4: 16936a 645715i bk5: 16964a 642403i bk6: 16696a 695419i bk7: 16422a 697638i bk8: 15076a 697398i bk9: 15228a 681523i bk10: 16748a 565028i bk11: 16444a 558659i bk12: 17344a 646581i bk13: 17272a 672195i bk14: 16810a 631612i bk15: 16472a 622855i 
bw_dist = 0.105	0.106	0.299	0.454	0.036
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.21219

========= L2 cache stats =========
L2_cache_bank[0]: Access = 129634, Miss = 65163, Miss_rate = 0.503, Pending_hits = 2111, Reservation_fails = 33511
L2_cache_bank[1]: Access = 128785, Miss = 65023, Miss_rate = 0.505, Pending_hits = 2066, Reservation_fails = 38780
L2_cache_bank[2]: Access = 130439, Miss = 65274, Miss_rate = 0.500, Pending_hits = 2196, Reservation_fails = 50701
L2_cache_bank[3]: Access = 130320, Miss = 64841, Miss_rate = 0.498, Pending_hits = 2131, Reservation_fails = 47962
L2_cache_bank[4]: Access = 128618, Miss = 64560, Miss_rate = 0.502, Pending_hits = 2206, Reservation_fails = 32849
L2_cache_bank[5]: Access = 131649, Miss = 64991, Miss_rate = 0.494, Pending_hits = 2189, Reservation_fails = 39183
L2_cache_bank[6]: Access = 129838, Miss = 64788, Miss_rate = 0.499, Pending_hits = 2205, Reservation_fails = 47212
L2_cache_bank[7]: Access = 132445, Miss = 64896, Miss_rate = 0.490, Pending_hits = 2135, Reservation_fails = 51639
L2_cache_bank[8]: Access = 129365, Miss = 65724, Miss_rate = 0.508, Pending_hits = 2209, Reservation_fails = 49063
L2_cache_bank[9]: Access = 129339, Miss = 65107, Miss_rate = 0.503, Pending_hits = 2200, Reservation_fails = 44944
L2_cache_bank[10]: Access = 130772, Miss = 65694, Miss_rate = 0.502, Pending_hits = 2217, Reservation_fails = 56345
L2_cache_bank[11]: Access = 131185, Miss = 65179, Miss_rate = 0.497, Pending_hits = 2201, Reservation_fails = 56001
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 129634, Miss = 65163 (0.503), PendingHit = 2111 (0.0163)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 128785, Miss = 65023 (0.505), PendingHit = 2066 (0.016)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 130439, Miss = 65274 (0.5), PendingHit = 2196 (0.0168)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 130320, Miss = 64841 (0.498), PendingHit = 2131 (0.0164)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 128618, Miss = 64560 (0.502), PendingHit = 2206 (0.0172)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 131649, Miss = 64991 (0.494), PendingHit = 2189 (0.0166)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 129838, Miss = 64788 (0.499), PendingHit = 2205 (0.017)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 132445, Miss = 64896 (0.49), PendingHit = 2135 (0.0161)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 129365, Miss = 65724 (0.508), PendingHit = 2209 (0.0171)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 129339, Miss = 65107 (0.503), PendingHit = 2200 (0.017)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 130772, Miss = 65694 (0.502), PendingHit = 2217 (0.017)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 131185, Miss = 65179 (0.497), PendingHit = 2201 (0.0168)
L2 Cache Total Miss Rate = 0.500
Stream 1: L2 Cache Miss Rate = 0.463
Stream 2: L2 Cache Miss Rate = 0.516
Stream 3: L2 Cache Miss Rate = 0.493
Stream 1: Accesses  = 638251
Stream 1: Misses  = 295825
Stream 2: Accesses  = 470687
Stream 2: Misses  = 242948
Stream 3: Accesses  = 1091702
Stream 3: Misses  = 538292
Stream 1+2: Accesses  = 1108938
Stream 1+2: Misses  = 538773
Stream 1+2+3: Accesses  = 2200640
Stream 1+2+3: Misses  = 1077065
Total Accesses  = 1562389
MPKI-CORES
CORE_L2MPKI_0	23.735
CORE_L2MPKI_1	24.266
CORE_L2MPKI_2	22.800
CORE_L2MPKI_3	25.091
CORE_L2MPKI_4	23.889
CORE_L2MPKI_5	23.918
CORE_L2MPKI_6	22.853
CORE_L2MPKI_7	23.399
CORE_L2MPKI_8	24.042
CORE_L2MPKI_9	23.194
CORE_L2MPKI_10	23.662
CORE_L2MPKI_11	23.835
CORE_L2MPKI_12	22.967
CORE_L2MPKI_13	22.914
CORE_L2MPKI_14	22.455
CORE_L2MPKI_15	23.659
CORE_L2MPKI_16	24.039
CORE_L2MPKI_17	24.803
CORE_L2MPKI_18	26.034
CORE_L2MPKI_19	22.522
CORE_L2MPKI_20	2.824
CORE_L2MPKI_21	2.580
CORE_L2MPKI_22	2.797
CORE_L2MPKI_23	2.632
CORE_L2MPKI_24	2.750
CORE_L2MPKI_25	2.760
CORE_L2MPKI_26	2.779
CORE_L2MPKI_27	2.738
CORE_L2MPKI_28	2.666
CORE_L2MPKI_29	2.828
CORE_L2MPKI_30	2.628
CORE_L2MPKI_31	2.598
CORE_L2MPKI_32	2.645
CORE_L2MPKI_33	3.024
CORE_L2MPKI_34	2.643
CORE_L2MPKI_35	2.698
CORE_L2MPKI_36	2.809
CORE_L2MPKI_37	2.706
CORE_L2MPKI_38	2.618
CORE_L2MPKI_39	2.708
CORE_L2MPKI_40	2.542
CORE_L2MPKI_41	2.761
CORE_L2MPKI_42	2.657
CORE_L2MPKI_43	2.762
CORE_L2MPKI_44	2.548
CORE_L2MPKI_45	2.593
CORE_L2MPKI_46	2.788
CORE_L2MPKI_47	2.652
CORE_L2MPKI_48	2.540
CORE_L2MPKI_49	2.651
CORE_L2MPKI_50	2.652
CORE_L2MPKI_51	2.628
CORE_L2MPKI_52	2.620
CORE_L2MPKI_53	2.630
CORE_L2MPKI_54	2.655
CORE_L2MPKI_55	2.747
CORE_L2MPKI_56	2.570
CORE_L2MPKI_57	2.563
CORE_L2MPKI_58	2.637
CORE_L2MPKI_59	2.784
Avg_MPKI_Stream1= 23.704
Avg_MPKI_Stream2= 2.722
Avg_MPKI_Stream3= 2.649
MISSES-CORES
CORE_MISSES_0	14566
CORE_MISSES_1	15754
CORE_MISSES_2	14504
CORE_MISSES_3	15441
CORE_MISSES_4	14763
CORE_MISSES_5	15396
CORE_MISSES_6	14384
CORE_MISSES_7	14590
CORE_MISSES_8	14415
CORE_MISSES_9	14414
CORE_MISSES_10	14900
CORE_MISSES_11	14867
CORE_MISSES_12	14410
CORE_MISSES_13	14835
CORE_MISSES_14	14371
CORE_MISSES_15	14686
CORE_MISSES_16	14925
CORE_MISSES_17	15065
CORE_MISSES_18	14919
CORE_MISSES_19	14620
CORE_MISSES_20	11284
CORE_MISSES_21	11695
CORE_MISSES_22	13618
CORE_MISSES_23	11394
CORE_MISSES_24	11650
CORE_MISSES_25	13203
CORE_MISSES_26	12581
CORE_MISSES_27	11763
CORE_MISSES_28	11806
CORE_MISSES_29	11850
CORE_MISSES_30	11729
CORE_MISSES_31	13240
CORE_MISSES_32	11506
CORE_MISSES_33	11422
CORE_MISSES_34	12914
CORE_MISSES_35	12595
CORE_MISSES_36	12158
CORE_MISSES_37	12053
CORE_MISSES_38	12310
CORE_MISSES_39	12177
CORE_MISSES_40	12968
CORE_MISSES_41	11733
CORE_MISSES_42	10985
CORE_MISSES_43	12567
CORE_MISSES_44	12096
CORE_MISSES_45	11910
CORE_MISSES_46	12176
CORE_MISSES_47	12306
CORE_MISSES_48	11416
CORE_MISSES_49	13199
CORE_MISSES_50	11789
CORE_MISSES_51	11384
CORE_MISSES_52	12656
CORE_MISSES_53	12815
CORE_MISSES_54	11991
CORE_MISSES_55	12171
CORE_MISSES_56	12273
CORE_MISSES_57	11795
CORE_MISSES_58	12230
CORE_MISSES_59	12007
L2_MISSES = 781240
L2_total_cache_accesses = 1562389
L2_total_cache_misses = 781240
L2_total_cache_miss_rate = 0.5000
L2_total_cache_pending_hits = 26066
L2_total_cache_reservation_fails = 548190
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 173162
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2130
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 599936
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 389087
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 3380
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 489
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 390
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 6553
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 407677
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 14532
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 71096
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 74887
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 169653
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8806
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 109738
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 74036
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1211
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 109
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 80
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3627
L2_cache_data_port_util = 0.270
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=6649641
icnt_total_pkts_simt_to_mem=1895353
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       7.4356
gpu_ipc_2 =       7.4268
gpu_ipc_3 =     216.2575
gpu_tot_sim_cycle_stream_1 = 840565
gpu_tot_sim_cycle_stream_2 = 840126
gpu_tot_sim_cycle_stream_3 = 837074
gpu_sim_insn_1 = 6250117
gpu_sim_insn_2 = 6239467
gpu_sim_insn_3 = 181023552
gpu_sim_cycle = 840566
gpu_sim_insn = 193513136
gpu_ipc =     230.2177
gpu_tot_sim_cycle = 840566
gpu_tot_sim_insn = 193513136
gpu_tot_ipc =     230.2177
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 4328378
gpu_stall_icnt2sh    = 6725858
gpu_total_sim_rate=150828

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3785644
	L1I_total_cache_misses = 11535
	L1I_total_cache_miss_rate = 0.0030
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 34997
L1D_cache:
	L1D_cache_core[0]: Access = 42075, Miss = 31540, Miss_rate = 0.750, Pending_hits = 2771, Reservation_fails = 662963
	L1D_cache_core[1]: Access = 44810, Miss = 33438, Miss_rate = 0.746, Pending_hits = 3068, Reservation_fails = 699241
	L1D_cache_core[2]: Access = 41057, Miss = 30788, Miss_rate = 0.750, Pending_hits = 2735, Reservation_fails = 673853
	L1D_cache_core[3]: Access = 43546, Miss = 32836, Miss_rate = 0.754, Pending_hits = 2852, Reservation_fails = 696355
	L1D_cache_core[4]: Access = 41918, Miss = 31457, Miss_rate = 0.750, Pending_hits = 2816, Reservation_fails = 681610
	L1D_cache_core[5]: Access = 43993, Miss = 32812, Miss_rate = 0.746, Pending_hits = 2960, Reservation_fails = 701366
	L1D_cache_core[6]: Access = 41457, Miss = 30972, Miss_rate = 0.747, Pending_hits = 2857, Reservation_fails = 658634
	L1D_cache_core[7]: Access = 42090, Miss = 31450, Miss_rate = 0.747, Pending_hits = 2779, Reservation_fails = 688901
	L1D_cache_core[8]: Access = 41046, Miss = 30985, Miss_rate = 0.755, Pending_hits = 2864, Reservation_fails = 665958
	L1D_cache_core[9]: Access = 41609, Miss = 31248, Miss_rate = 0.751, Pending_hits = 2818, Reservation_fails = 681109
	L1D_cache_core[10]: Access = 41830, Miss = 31562, Miss_rate = 0.755, Pending_hits = 2738, Reservation_fails = 687870
	L1D_cache_core[11]: Access = 42128, Miss = 31801, Miss_rate = 0.755, Pending_hits = 2779, Reservation_fails = 706426
	L1D_cache_core[12]: Access = 42158, Miss = 31276, Miss_rate = 0.742, Pending_hits = 2833, Reservation_fails = 693479
	L1D_cache_core[13]: Access = 42841, Miss = 31716, Miss_rate = 0.740, Pending_hits = 2861, Reservation_fails = 684313
	L1D_cache_core[14]: Access = 40637, Miss = 30597, Miss_rate = 0.753, Pending_hits = 2800, Reservation_fails = 685157
	L1D_cache_core[15]: Access = 42360, Miss = 31703, Miss_rate = 0.748, Pending_hits = 2695, Reservation_fails = 687542
	L1D_cache_core[16]: Access = 42794, Miss = 31799, Miss_rate = 0.743, Pending_hits = 2949, Reservation_fails = 700064
	L1D_cache_core[17]: Access = 43646, Miss = 32240, Miss_rate = 0.739, Pending_hits = 2938, Reservation_fails = 703275
	L1D_cache_core[18]: Access = 42291, Miss = 32084, Miss_rate = 0.759, Pending_hits = 2804, Reservation_fails = 715067
	L1D_cache_core[19]: Access = 41769, Miss = 31534, Miss_rate = 0.755, Pending_hits = 2885, Reservation_fails = 667590
	L1D_cache_core[20]: Access = 9501, Miss = 9501, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21495
	L1D_cache_core[21]: Access = 10631, Miss = 10631, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9629
	L1D_cache_core[22]: Access = 11360, Miss = 11360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5865
	L1D_cache_core[23]: Access = 10170, Miss = 10170, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15302
	L1D_cache_core[24]: Access = 9976, Miss = 9976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12762
	L1D_cache_core[25]: Access = 11256, Miss = 11256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10554
	L1D_cache_core[26]: Access = 10587, Miss = 10587, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8390
	L1D_cache_core[27]: Access = 10043, Miss = 10043, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13987
	L1D_cache_core[28]: Access = 10379, Miss = 10379, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11723
	L1D_cache_core[29]: Access = 9825, Miss = 9825, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14758
	L1D_cache_core[30]: Access = 10450, Miss = 10450, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12424
	L1D_cache_core[31]: Access = 11944, Miss = 11944, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4245
	L1D_cache_core[32]: Access = 10171, Miss = 10171, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11239
	L1D_cache_core[33]: Access = 8894, Miss = 8894, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16363
	L1D_cache_core[34]: Access = 11513, Miss = 11513, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4874
	L1D_cache_core[35]: Access = 10999, Miss = 10999, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9908
	L1D_cache_core[36]: Access = 10204, Miss = 10204, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11842
	L1D_cache_core[37]: Access = 10570, Miss = 10570, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14917
	L1D_cache_core[38]: Access = 11030, Miss = 11030, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7838
	L1D_cache_core[39]: Access = 10505, Miss = 10505, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13284
	L1D_cache_core[40]: Access = 11988, Miss = 11988, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4423
	L1D_cache_core[41]: Access = 10053, Miss = 10053, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12633
	L1D_cache_core[42]: Access = 9820, Miss = 9820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16985
	L1D_cache_core[43]: Access = 10685, Miss = 10685, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8325
	L1D_cache_core[44]: Access = 11151, Miss = 11151, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7085
	L1D_cache_core[45]: Access = 10795, Miss = 10795, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7758
	L1D_cache_core[46]: Access = 10252, Miss = 10252, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9451
	L1D_cache_core[47]: Access = 10880, Miss = 10880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9256
	L1D_cache_core[48]: Access = 10564, Miss = 10564, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9979
	L1D_cache_core[49]: Access = 11644, Miss = 11644, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5533
	L1D_cache_core[50]: Access = 10439, Miss = 10439, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10669
	L1D_cache_core[51]: Access = 10193, Miss = 10193, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13700
	L1D_cache_core[52]: Access = 11387, Miss = 11387, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7416
	L1D_cache_core[53]: Access = 11417, Miss = 11417, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4834
	L1D_cache_core[54]: Access = 10610, Miss = 10610, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10828
	L1D_cache_core[55]: Access = 10450, Miss = 10450, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17008
	L1D_cache_core[56]: Access = 11158, Miss = 11158, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6692
	L1D_cache_core[57]: Access = 10822, Miss = 10822, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9224
	L1D_cache_core[58]: Access = 10918, Miss = 10918, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9460
	L1D_cache_core[59]: Access = 10100, Miss = 10100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10070
	L1D_total_cache_accesses = 1271389
	L1D_total_cache_misses = 1059172
	L1D_total_cache_miss_rate = 0.8331
	L1D_total_cache_pending_hits = 56802
	L1D_total_cache_reservation_fails = 14163501
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 408553
	L1C_total_cache_misses = 6940
	L1C_total_cache_miss_rate = 0.0170
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 60239
L1T_cache:
	L1T_total_cache_accesses = 1295460
	L1T_total_cache_misses = 493305
	L1T_total_cache_miss_rate = 0.3808
	L1T_total_cache_pending_hits = 802155
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 150887
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 56560
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 775674
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 10389650
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 401613
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 6940
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 60239
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 802155
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 493305
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4528
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 242
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 283498
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3773851
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3774109
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 11535
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 34997
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2495, 1502, 1694, 1527, 1236, 1860, 2152, 1725, 2059, 1279, 2067, 2125, 1574, 754, 1627, 1709, 1935, 1631, 1365, 2152, 1358, 1240, 1326, 1605, 1315, 1190, 1301, 2052, 1250, 1216, 1271, 1238, 2063, 1087, 1616, 1208, 2045, 1169, 670, 1169, 1601, 1143, 1154, 1130, 1175, 1199, 1631, 1994, 
gpgpu_n_tot_thrd_icount = 230523488
gpgpu_n_tot_w_icount = 7203859
gpgpu_n_stall_shd_mem = 20226267
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 775674
gpgpu_n_mem_write_global = 288268
gpgpu_n_mem_texture = 493305
gpgpu_n_mem_const = 4259
gpgpu_n_load_insn  = 14121553
gpgpu_n_store_insn = 872504
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 6184128
gpgpu_n_const_mem_insn = 6574464
gpgpu_n_param_mem_insn = 3504218
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 60239
gpgpu_stall_shd_mem[c_mem][bk_conf] = 60239
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 14677822
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:29984581	W0_Idle:5542609	W0_Scoreboard:57906340	W1:315364	W2:228090	W3:221645	W4:170418	W5:121692	W6:56521	W7:30471	W8:9061	W9:2699	W10:168	W11:110	W12:129	W13:144	W14:206	W15:88	W16:260	W17:767	W18:990	W19:4090	W20:4210	W21:8364	W22:11063	W23:9873	W24:11142	W25:9156	W26:6817	W27:4819	W28:2300	W29:576	W30:311	W31:0	W32:5972524
Warp Occupancy Distribution:
Stall:25436578	W0_Idle:3032797	W0_Scoreboard:3667173	W1:315364	W2:228090	W3:221645	W4:170418	W5:121692	W6:56521	W7:30471	W8:9061	W9:2699	W10:168	W11:110	W12:129	W13:144	W14:206	W15:88	W16:260	W17:767	W18:990	W19:4090	W20:4210	W21:8364	W22:11063	W23:9873	W24:11142	W25:9156	W26:6817	W27:4819	W28:2300	W29:576	W30:311	W31:0	W32:254548
Warp Occupancy Distribution:
Stall:2658663	W0_Idle:972124	W0_Scoreboard:27069141	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2824258
warp_utilization0: 0.071584
warp_utilization1: 0.044199
warp_utilization2: 0.084245
traffic_breakdown_coretomem[CONST_ACC_R] = 34072 {8:4259,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6205392 {8:775674,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12944448 {40:270951,72:3886,136:13431,}
traffic_breakdown_coretomem[INST_ACC_R] = 11200 {8:1400,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 3946440 {8:493305,}
traffic_breakdown_memtocore[CONST_ACC_R] = 306648 {72:4259,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 105404760 {136:775035,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2305312 {8:288164,}
traffic_breakdown_memtocore[INST_ACC_R] = 190400 {136:1400,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 67089480 {136:493305,}
maxmrqlatency = 1210 
maxdqlatency = 0 
maxmflatency = 5010 
averagemflatency = 665 
averagemflatency_1 = 802 
averagemflatency_2= 574 
averagemflatency_3 = 564 
averagemrqlatency_1 = 52 
averagemrqlatency_2 = 52 
averagemrqlatency_3 = 44 
max_icnt2mem_latency = 4478 
max_icnt2sh_latency = 840565 
mrq_lat_table:365333 	16281 	21082 	44089 	117699 	143939 	142907 	84017 	20376 	1346 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	4192 	14020 	30679 	86296 	416829 	788855 	217760 	2095 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	154458 	47890 	68519 	145053 	262712 	450192 	391751 	41642 	604 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	72402 	1076085 	122733 	1374 	5 	0 	0 	2 	1 	25 	120 	1304 	15521 	30054 	50253 	108016 	82868 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	205 	1474 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        25        28        25        22        24        20        18        18        26        28        24        26        18        14        22        24 
dram[1]:        26        28        25        48        23        21        17        18        26        28        24        26        15        14        22        18 
dram[2]:        20        26        22        24        21        20        18        17        26        26        22        26        20        18        19        19 
dram[3]:        25        25        21        22        18        22        18        14        28        26        26        23        14        18        18        22 
dram[4]:        24        23        22        30        17        21        18        18        28        26        38        26        18        16        17        19 
dram[5]:        27        25        22        22        23        22        20        17        28        26        22        23        15        15        19        19 
maximum service time to same row:
dram[0]:      2909      4812      3849      3889      4147      3975      5514      8964      5487      5603      2883      3828      6928      5756      7744      7188 
dram[1]:      4561      5087      3421      4716      4026      5578      2458      7796      5597      5482      3215      3690      5706      6021      8377      7248 
dram[2]:      4553      4585      3679      3592      3685      3233      8694      6540      5422      5307      2977      2865      6194      6266      7627      8672 
dram[3]:      4932      5203      6284      3747      3996      3508      7834      4294      5315      5477      3454      3156      6169      5663      7221      9548 
dram[4]:      4688      3287      4190      3766      2582      3870      7334      6066      5399      4325      2928      3054      6535      6012      8146      7192 
dram[5]:      4754      3175      4120      3862      3626      3859      9047      7079      5369      4238      3754      3210      4847      6573      7779      7566 
average row accesses per activate:
dram[0]:  1.601792  1.599220  1.482207  1.482341  1.559124  1.585992  1.440555  1.446584  1.626577  1.639856  1.688052  1.706957  1.509750  1.534448  1.605828  1.611015 
dram[1]:  1.593779  1.584377  1.482261  1.504616  1.560170  1.557607  1.458150  1.443399  1.629219  1.617760  1.662549  1.699300  1.533256  1.552708  1.603657  1.599051 
dram[2]:  1.596426  1.601362  1.495759  1.481184  1.574232  1.555193  1.472381  1.450241  1.635925  1.622267  1.698579  1.711060  1.541373  1.507378  1.589386  1.581810 
dram[3]:  1.588098  1.598545  1.468962  1.487230  1.585859  1.560120  1.450313  1.466148  1.624892  1.617554  1.690405  1.697149  1.532965  1.512934  1.607813  1.623637 
dram[4]:  1.605414  1.610593  1.481204  1.485558  1.565952  1.580297  1.452813  1.476366  1.636395  1.657099  1.710503  1.713610  1.519063  1.506286  1.616393  1.601503 
dram[5]:  1.590754  1.595358  1.486919  1.466724  1.580156  1.566185  1.434716  1.457977  1.591837  1.634028  1.717790  1.698254  1.524886  1.516139  1.595044  1.625557 
average row locality = 957073/609232 = 1.570950
average row locality_1 = 455211/243807 = 1.867096
average row locality_2 = 257019/182798 = 1.406027
average row locality_3 = 244843/182627 = 1.340672
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      8423      8318      7559      7577      8533      8441      8373      8345      7666      7575      8020      8096      8293      8346      8286      8304 
dram[1]:      8412      8229      7408      7392      8356      8279      8270      8347      7490      7652      8091      8264      8873      8510      8371      8155 
dram[2]:      8336      8396      7571      7594      8333      8543      8312      8383      7481      7569      7944      7972      8357      8364      8222      8170 
dram[3]:      8270      8204      7350      7330      8414      8503      8262      8211      7434      7713      8096      8053      8646      8577      8315      8300 
dram[4]:      8407      8443      7637      7444      8625      8584      8478      8229      7675      7710      8140      8070      8490      8368      8256      8249 
dram[5]:      8327      8266      7550      7510      8468      8482      8348      8211      7538      7614      8374      8222      8672      8636      8405      8236 
total reads: 781143
bank skew: 8873/7330 = 1.21
chip skew: 130859/129547 = 1.01
number of total write accesses:
dram[0]:      1947      1933      1063      1111      2002      1998       969       971      2004      1987      3057      3117      1617      1654      1964      1992 
dram[1]:      1938      1893      1115      1082      1938      1847       998      1014      2067      2040      2945      3140      1685      1668      1979      1951 
dram[2]:      1937      1952      1070      1065      2016      1939       964       958      2011      2004      3056      3167      1702      1443      2020      1952 
dram[3]:      1924      1902      1098       997      2105      1942       991      1014      2005      2036      3179      3138      1608      1366      1975      1976 
dram[4]:      1972      1926      1071       991      2036      1955       974       985      1965      2047      3228      3161      1630      1456      1979      1983 
dram[5]:      1927      1906      1089       998      2059      1930      1025       983      1978      2115      3252      3158      1653      1369      1958      1979 
total reads: 175936
bank skew: 3252/958 = 3.39
chip skew: 29386/29256 = 1.00
average mf latency per bank:
dram[0]:       1175      1177      1180      1163      1072      1095      1072      1063       682       679       792       808      1354      1314       970       951
dram[1]:       1248      1222      1245      1232      1187      1227      1191      1189       740       743       853       870      1403      1427      1063      1043
dram[2]:       1169      1209      1192      1235      1098      1162      1059      1134       676       712       772       854      1312      1594       952      1014
dram[3]:       1169      1256      1193      1481      1166      1235      1147      1184       700       740       852       883      1391      1501       986      1049
dram[4]:       1179      1168      1182      1191      1126      1112      1115      1076       710       695       829       820      1359      1360       974       978
dram[5]:       1224      1251      1218      1252      1223      1247      1181      1197       736       735       887       883      1438      1510      1055      1065
maximum mf latency per bank:
dram[0]:       4371      4676      3333      4517      3172      2997      3996      3993      3575      3427      4381      4334      3894      3682      2768      2617
dram[1]:       4657      4598      3667      4132      3936      3754      3256      2722      3007      3082      3823      3306      4603      3497      3367      2673
dram[2]:       4252      3674      4899      4338      3940      4244      3594      2575      4580      4137      4092      3632      2492      2990      3060      2995
dram[3]:       4121      3930      3621      4210      2775      4001      3577      3696      4168      4025      4357      4382      3657      3542      2494      3189
dram[4]:       3831      3418      3667      3776      4337      2986      3499      2372      3793      3534      4450      3136      4111      3253      3624      3945
dram[5]:       4234      3747      4892      4556      3931      3835      3580      3895      5010      4466      4629      3911      2871      3267      3931      3174
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1109546 n_nop=605508 n_act=101589 n_pre=101573 n_req=149895 n_req_1=33248 n_req_2=32829 n_req_3=83818 n_rd=260310 n_write=40566 bw_util=0.5076 bw_util_1=0.1046 bw_util_2=0.1033 bw_util_3=0.2996 blp=6.683799 blp_1= 2.070299 blp_2= 2.059821 blp_3= 3.471662
 n_activity=1070332 dram_eff=0.5262 dram_eff_1=0.1085 dram_eff_2=0.1071 dram_eff_3=0.3106
bk0: 16846a 682469i bk1: 16636a 690520i bk2: 15118a 760911i bk3: 15154a 750858i bk4: 17066a 651879i bk5: 16882a 653267i bk6: 16746a 705565i bk7: 16690a 696329i bk8: 15332a 700506i bk9: 15150a 699023i bk10: 16040a 594439i bk11: 16192a 586048i bk12: 16586a 669528i bk13: 16692a 659575i bk14: 16572a 638532i bk15: 16608a 628563i 
bw_dist = 0.105	0.103	0.300	0.457	0.035
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.61579
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1109546 n_nop=605614 n_act=101623 n_pre=101609 n_req=149756 n_req_1=32889 n_req_2=33044 n_req_3=83823 n_rd=260188 n_write=40512 bw_util=0.5073 bw_util_1=0.1033 bw_util_2=0.1042 bw_util_3=0.2997 blp=6.747039 blp_1= 2.050046 blp_2= 2.094170 blp_3= 3.485684
 n_activity=1068300 dram_eff=0.5268 dram_eff_1=0.1073 dram_eff_2=0.1083 dram_eff_3=0.3113
bk0: 16824a 685656i bk1: 16458a 683606i bk2: 14816a 758419i bk3: 14784a 761919i bk4: 16712a 664436i bk5: 16556a 661063i bk6: 16540a 705543i bk7: 16688a 694925i bk8: 14980a 693669i bk9: 15302a 691057i bk10: 16182a 588296i bk11: 16528a 571772i bk12: 17746a 644281i bk13: 17020a 647715i bk14: 16742a 630156i bk15: 16310a 631233i 
bw_dist = 0.103	0.104	0.300	0.456	0.037
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.98972
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1109546 n_nop=607856 n_act=101138 n_pre=101122 n_req=149243 n_req_1=32544 n_req_2=32793 n_req_3=83906 n_rd=259089 n_write=40341 bw_util=0.5053 bw_util_1=0.1022 bw_util_2=0.1032 bw_util_3=0.2999 blp=6.663152 blp_1= 2.043019 blp_2= 2.078728 blp_3= 3.468138
 n_activity=1068995 dram_eff=0.5244 dram_eff_1=0.106 dram_eff_2=0.1071 dram_eff_3=0.3113
bk0: 16672a 691128i bk1: 16792a 677412i bk2: 15142a 760916i bk3: 15188a 752534i bk4: 16666a 663188i bk5: 17086a 646047i bk6: 16624a 716548i bk7: 16766a 698688i bk8: 14957a 706486i bk9: 15138a 696204i bk10: 15888a 604115i bk11: 15944a 578701i bk12: 16714a 665276i bk13: 16728a 668829i bk14: 16444a 640170i bk15: 16340a 633175i 
bw_dist = 0.102	0.103	0.300	0.458	0.037
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.62883
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1109546 n_nop=607537 n_act=101182 n_pre=101166 n_req=149380 n_req_1=33320 n_req_2=32211 n_req_3=83849 n_rd=259354 n_write=40307 bw_util=0.5057 bw_util_1=0.1045 bw_util_2=0.1014 bw_util_3=0.2997 blp=6.710535 blp_1= 2.096289 blp_2= 2.052114 blp_3= 3.491786
 n_activity=1069923 dram_eff=0.5244 dram_eff_1=0.1084 dram_eff_2=0.1052 dram_eff_3=0.3108
bk0: 16540a 692776i bk1: 16408a 687809i bk2: 14700a 764095i bk3: 14660a 768465i bk4: 16828a 649100i bk5: 17006a 646275i bk6: 16524a 711725i bk7: 16422a 700582i bk8: 14868a 703921i bk9: 15426a 679948i bk10: 16192a 582222i bk11: 16106a 573859i bk12: 17292a 657235i bk13: 17154a 668262i bk14: 16630a 638931i bk15: 16598a 627376i 
bw_dist = 0.105	0.101	0.300	0.459	0.036
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.93563
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1109546 n_nop=604446 n_act=101568 n_pre=101552 n_req=150684 n_req_1=33807 n_req_2=32952 n_req_3=83925 n_rd=261610 n_write=40370 bw_util=0.5102 bw_util_1=0.1065 bw_util_2=0.1037 bw_util_3=0.3 blp=6.736802 blp_1= 2.076160 blp_2= 2.071922 blp_3= 3.472946
 n_activity=1069308 dram_eff=0.5294 dram_eff_1=0.1105 dram_eff_2=0.1076 dram_eff_3=0.3113
bk0: 16814a 684210i bk1: 16886a 683543i bk2: 15274a 755740i bk3: 14888a 770392i bk4: 17250a 642679i bk5: 17168a 649473i bk6: 16956a 697778i bk7: 16458a 695254i bk8: 15350a 699223i bk9: 15420a 696285i bk10: 16280a 574278i bk11: 16140a 573320i bk12: 16980a 658243i bk13: 16736a 670725i bk14: 16512a 638856i bk15: 16498a 630782i 
bw_dist = 0.106	0.104	0.300	0.454	0.036
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.86833
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1109546 n_nop=603143 n_act=102132 n_pre=102117 n_req=150706 n_req_1=33577 n_req_2=33417 n_req_3=83712 n_rd=261716 n_write=40438 bw_util=0.5103 bw_util_1=0.1053 bw_util_2=0.1056 bw_util_3=0.2993 blp=6.807711 blp_1= 2.110714 blp_2= 2.084714 blp_3= 3.496352
 n_activity=1070154 dram_eff=0.5291 dram_eff_1=0.1092 dram_eff_2=0.1095 dram_eff_3=0.3103
bk0: 16654a 690869i bk1: 16532a 685425i bk2: 15100a 757869i bk3: 15018a 758381i bk4: 16936a 645715i bk5: 16964a 642403i bk6: 16696a 695419i bk7: 16422a 697638i bk8: 15076a 697398i bk9: 15228a 681523i bk10: 16748a 565028i bk11: 16444a 558659i bk12: 17344a 646581i bk13: 17272a 672195i bk14: 16810a 631612i bk15: 16472a 622855i 
bw_dist = 0.105	0.106	0.299	0.454	0.036
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.21219

========= L2 cache stats =========
L2_cache_bank[0]: Access = 129634, Miss = 65163, Miss_rate = 0.503, Pending_hits = 2111, Reservation_fails = 33511
L2_cache_bank[1]: Access = 128785, Miss = 65023, Miss_rate = 0.505, Pending_hits = 2066, Reservation_fails = 38780
L2_cache_bank[2]: Access = 130439, Miss = 65274, Miss_rate = 0.500, Pending_hits = 2196, Reservation_fails = 50701
L2_cache_bank[3]: Access = 130320, Miss = 64841, Miss_rate = 0.498, Pending_hits = 2131, Reservation_fails = 47962
L2_cache_bank[4]: Access = 128618, Miss = 64560, Miss_rate = 0.502, Pending_hits = 2206, Reservation_fails = 32849
L2_cache_bank[5]: Access = 131649, Miss = 64991, Miss_rate = 0.494, Pending_hits = 2189, Reservation_fails = 39183
L2_cache_bank[6]: Access = 129838, Miss = 64788, Miss_rate = 0.499, Pending_hits = 2205, Reservation_fails = 47212
L2_cache_bank[7]: Access = 132445, Miss = 64896, Miss_rate = 0.490, Pending_hits = 2135, Reservation_fails = 51639
L2_cache_bank[8]: Access = 129365, Miss = 65724, Miss_rate = 0.508, Pending_hits = 2209, Reservation_fails = 49063
L2_cache_bank[9]: Access = 129339, Miss = 65107, Miss_rate = 0.503, Pending_hits = 2200, Reservation_fails = 44944
L2_cache_bank[10]: Access = 130772, Miss = 65694, Miss_rate = 0.502, Pending_hits = 2217, Reservation_fails = 56345
L2_cache_bank[11]: Access = 131185, Miss = 65179, Miss_rate = 0.497, Pending_hits = 2201, Reservation_fails = 56001
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 129634, Miss = 65163 (0.503), PendingHit = 2111 (0.0163)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 128785, Miss = 65023 (0.505), PendingHit = 2066 (0.016)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 130439, Miss = 65274 (0.5), PendingHit = 2196 (0.0168)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 130320, Miss = 64841 (0.498), PendingHit = 2131 (0.0164)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 128618, Miss = 64560 (0.502), PendingHit = 2206 (0.0172)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 131649, Miss = 64991 (0.494), PendingHit = 2189 (0.0166)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 129838, Miss = 64788 (0.499), PendingHit = 2205 (0.017)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 132445, Miss = 64896 (0.49), PendingHit = 2135 (0.0161)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 129365, Miss = 65724 (0.508), PendingHit = 2209 (0.0171)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 129339, Miss = 65107 (0.503), PendingHit = 2200 (0.017)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 130772, Miss = 65694 (0.502), PendingHit = 2217 (0.017)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 131185, Miss = 65179 (0.497), PendingHit = 2201 (0.0168)
L2 Cache Total Miss Rate = 0.500
Stream 1: L2 Cache Miss Rate = 0.463
Stream 2: L2 Cache Miss Rate = 0.516
Stream 3: L2 Cache Miss Rate = 0.493
Stream 1: Accesses  = 638251
Stream 1: Misses  = 295825
Stream 2: Accesses  = 470687
Stream 2: Misses  = 242948
Stream 3: Accesses  = 1091702
Stream 3: Misses  = 538292
Stream 1+2: Accesses  = 1108938
Stream 1+2: Misses  = 538773
Stream 1+2+3: Accesses  = 2200640
Stream 1+2+3: Misses  = 1077065
Total Accesses  = 1562389
MPKI-CORES
CORE_L2MPKI_0	23.735
CORE_L2MPKI_1	24.266
CORE_L2MPKI_2	22.800
CORE_L2MPKI_3	25.091
CORE_L2MPKI_4	23.889
CORE_L2MPKI_5	23.918
CORE_L2MPKI_6	22.853
CORE_L2MPKI_7	23.399
CORE_L2MPKI_8	24.042
CORE_L2MPKI_9	23.194
CORE_L2MPKI_10	23.662
CORE_L2MPKI_11	23.835
CORE_L2MPKI_12	22.967
CORE_L2MPKI_13	22.914
CORE_L2MPKI_14	22.455
CORE_L2MPKI_15	23.659
CORE_L2MPKI_16	24.039
CORE_L2MPKI_17	24.803
CORE_L2MPKI_18	26.034
CORE_L2MPKI_19	22.522
CORE_L2MPKI_20	2.824
CORE_L2MPKI_21	2.580
CORE_L2MPKI_22	2.797
CORE_L2MPKI_23	2.632
CORE_L2MPKI_24	2.750
CORE_L2MPKI_25	2.760
CORE_L2MPKI_26	2.779
CORE_L2MPKI_27	2.738
CORE_L2MPKI_28	2.666
CORE_L2MPKI_29	2.828
CORE_L2MPKI_30	2.628
CORE_L2MPKI_31	2.598
CORE_L2MPKI_32	2.645
CORE_L2MPKI_33	3.024
CORE_L2MPKI_34	2.643
CORE_L2MPKI_35	2.698
CORE_L2MPKI_36	2.809
CORE_L2MPKI_37	2.706
CORE_L2MPKI_38	2.618
CORE_L2MPKI_39	2.708
CORE_L2MPKI_40	2.542
CORE_L2MPKI_41	2.761
CORE_L2MPKI_42	2.657
CORE_L2MPKI_43	2.762
CORE_L2MPKI_44	2.548
CORE_L2MPKI_45	2.593
CORE_L2MPKI_46	2.788
CORE_L2MPKI_47	2.652
CORE_L2MPKI_48	2.540
CORE_L2MPKI_49	2.651
CORE_L2MPKI_50	2.652
CORE_L2MPKI_51	2.628
CORE_L2MPKI_52	2.620
CORE_L2MPKI_53	2.630
CORE_L2MPKI_54	2.655
CORE_L2MPKI_55	2.747
CORE_L2MPKI_56	2.570
CORE_L2MPKI_57	2.563
CORE_L2MPKI_58	2.637
CORE_L2MPKI_59	2.784
Avg_MPKI_Stream1= 23.704
Avg_MPKI_Stream2= 2.722
Avg_MPKI_Stream3= 2.649
MISSES-CORES
CORE_MISSES_0	14566
CORE_MISSES_1	15754
CORE_MISSES_2	14504
CORE_MISSES_3	15441
CORE_MISSES_4	14763
CORE_MISSES_5	15396
CORE_MISSES_6	14384
CORE_MISSES_7	14590
CORE_MISSES_8	14415
CORE_MISSES_9	14414
CORE_MISSES_10	14900
CORE_MISSES_11	14867
CORE_MISSES_12	14410
CORE_MISSES_13	14835
CORE_MISSES_14	14371
CORE_MISSES_15	14686
CORE_MISSES_16	14925
CORE_MISSES_17	15065
CORE_MISSES_18	14919
CORE_MISSES_19	14620
CORE_MISSES_20	11284
CORE_MISSES_21	11695
CORE_MISSES_22	13618
CORE_MISSES_23	11394
CORE_MISSES_24	11650
CORE_MISSES_25	13203
CORE_MISSES_26	12581
CORE_MISSES_27	11763
CORE_MISSES_28	11806
CORE_MISSES_29	11850
CORE_MISSES_30	11729
CORE_MISSES_31	13240
CORE_MISSES_32	11506
CORE_MISSES_33	11422
CORE_MISSES_34	12914
CORE_MISSES_35	12595
CORE_MISSES_36	12158
CORE_MISSES_37	12053
CORE_MISSES_38	12310
CORE_MISSES_39	12177
CORE_MISSES_40	12968
CORE_MISSES_41	11733
CORE_MISSES_42	10985
CORE_MISSES_43	12567
CORE_MISSES_44	12096
CORE_MISSES_45	11910
CORE_MISSES_46	12176
CORE_MISSES_47	12306
CORE_MISSES_48	11416
CORE_MISSES_49	13199
CORE_MISSES_50	11789
CORE_MISSES_51	11384
CORE_MISSES_52	12656
CORE_MISSES_53	12815
CORE_MISSES_54	11991
CORE_MISSES_55	12171
CORE_MISSES_56	12273
CORE_MISSES_57	11795
CORE_MISSES_58	12230
CORE_MISSES_59	12007
L2_MISSES = 781240
L2_total_cache_accesses = 1562389
L2_total_cache_misses = 781240
L2_total_cache_miss_rate = 0.5000
L2_total_cache_pending_hits = 26066
L2_total_cache_reservation_fails = 548190
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 173162
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2130
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 599936
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 389087
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 3380
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 489
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 390
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 6553
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 407677
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 14532
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 71096
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 74887
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 169653
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8806
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 109738
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 74036
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1211
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 109
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 80
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3627
L2_cache_data_port_util = 0.270
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=6649641
icnt_total_pkts_simt_to_mem=1895353
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       6.7640
gpu_ipc_2 =       6.7415
gpu_ipc_3 =     213.7621
gpu_tot_sim_cycle_stream_1 = 991816
gpu_tot_sim_cycle_stream_2 = 991375
gpu_tot_sim_cycle_stream_3 = 987987
gpu_sim_insn_1 = 6708614
gpu_sim_insn_2 = 6683364
gpu_sim_insn_3 = 211194144
gpu_sim_cycle = 991817
gpu_sim_insn = 224586122
gpu_ipc =     226.4391
gpu_tot_sim_cycle = 991817
gpu_tot_sim_insn = 224586122
gpu_tot_ipc =     226.4391
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 5260062
gpu_stall_icnt2sh    = 8111815
gpu_total_sim_rate=149425

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4324516
	L1I_total_cache_misses = 12649
	L1I_total_cache_miss_rate = 0.0029
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 34997
L1D_cache:
	L1D_cache_core[0]: Access = 49484, Miss = 37737, Miss_rate = 0.763, Pending_hits = 3241, Reservation_fails = 806462
	L1D_cache_core[1]: Access = 52138, Miss = 39608, Miss_rate = 0.760, Pending_hits = 3480, Reservation_fails = 842829
	L1D_cache_core[2]: Access = 48499, Miss = 37018, Miss_rate = 0.763, Pending_hits = 3174, Reservation_fails = 817334
	L1D_cache_core[3]: Access = 50610, Miss = 38750, Miss_rate = 0.766, Pending_hits = 3252, Reservation_fails = 840207
	L1D_cache_core[4]: Access = 48807, Miss = 37239, Miss_rate = 0.763, Pending_hits = 3219, Reservation_fails = 825648
	L1D_cache_core[5]: Access = 51046, Miss = 38729, Miss_rate = 0.759, Pending_hits = 3381, Reservation_fails = 845241
	L1D_cache_core[6]: Access = 48470, Miss = 36823, Miss_rate = 0.760, Pending_hits = 3269, Reservation_fails = 802562
	L1D_cache_core[7]: Access = 49174, Miss = 37401, Miss_rate = 0.761, Pending_hits = 3181, Reservation_fails = 832755
	L1D_cache_core[8]: Access = 47994, Miss = 36765, Miss_rate = 0.766, Pending_hits = 3260, Reservation_fails = 809947
	L1D_cache_core[9]: Access = 48558, Miss = 37065, Miss_rate = 0.763, Pending_hits = 3234, Reservation_fails = 825087
	L1D_cache_core[10]: Access = 48757, Miss = 37324, Miss_rate = 0.766, Pending_hits = 3136, Reservation_fails = 831893
	L1D_cache_core[11]: Access = 48892, Miss = 37489, Miss_rate = 0.767, Pending_hits = 3192, Reservation_fails = 850597
	L1D_cache_core[12]: Access = 48976, Miss = 37000, Miss_rate = 0.755, Pending_hits = 3234, Reservation_fails = 837619
	L1D_cache_core[13]: Access = 49787, Miss = 37500, Miss_rate = 0.753, Pending_hits = 3252, Reservation_fails = 828304
	L1D_cache_core[14]: Access = 47594, Miss = 36457, Miss_rate = 0.766, Pending_hits = 3177, Reservation_fails = 829138
	L1D_cache_core[15]: Access = 49172, Miss = 37343, Miss_rate = 0.759, Pending_hits = 3082, Reservation_fails = 831672
	L1D_cache_core[16]: Access = 49953, Miss = 37798, Miss_rate = 0.757, Pending_hits = 3361, Reservation_fails = 843827
	L1D_cache_core[17]: Access = 50343, Miss = 37918, Miss_rate = 0.753, Pending_hits = 3306, Reservation_fails = 847526
	L1D_cache_core[18]: Access = 49224, Miss = 37893, Miss_rate = 0.770, Pending_hits = 3175, Reservation_fails = 859072
	L1D_cache_core[19]: Access = 48632, Miss = 37307, Miss_rate = 0.767, Pending_hits = 3288, Reservation_fails = 811661
	L1D_cache_core[20]: Access = 11092, Miss = 11092, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24589
	L1D_cache_core[21]: Access = 11928, Miss = 11928, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13723
	L1D_cache_core[22]: Access = 13337, Miss = 13337, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5939
	L1D_cache_core[23]: Access = 11946, Miss = 11946, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17334
	L1D_cache_core[24]: Access = 11749, Miss = 11749, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16632
	L1D_cache_core[25]: Access = 13231, Miss = 13231, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11069
	L1D_cache_core[26]: Access = 12286, Miss = 12286, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10251
	L1D_cache_core[27]: Access = 12113, Miss = 12113, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14360
	L1D_cache_core[28]: Access = 12558, Miss = 12558, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11737
	L1D_cache_core[29]: Access = 11551, Miss = 11551, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17306
	L1D_cache_core[30]: Access = 12032, Miss = 12032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17014
	L1D_cache_core[31]: Access = 13876, Miss = 13876, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5929
	L1D_cache_core[32]: Access = 12249, Miss = 12249, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11533
	L1D_cache_core[33]: Access = 10441, Miss = 10441, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19640
	L1D_cache_core[34]: Access = 12897, Miss = 12897, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10477
	L1D_cache_core[35]: Access = 13053, Miss = 13053, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10852
	L1D_cache_core[36]: Access = 11608, Miss = 11608, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14274
	L1D_cache_core[37]: Access = 12545, Miss = 12545, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15417
	L1D_cache_core[38]: Access = 12845, Miss = 12845, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11211
	L1D_cache_core[39]: Access = 12053, Miss = 12053, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17031
	L1D_cache_core[40]: Access = 14046, Miss = 14046, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4423
	L1D_cache_core[41]: Access = 12120, Miss = 12120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13034
	L1D_cache_core[42]: Access = 11152, Miss = 11152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21831
	L1D_cache_core[43]: Access = 12234, Miss = 12234, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10700
	L1D_cache_core[44]: Access = 13195, Miss = 13195, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7088
	L1D_cache_core[45]: Access = 12324, Miss = 12324, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11289
	L1D_cache_core[46]: Access = 12302, Miss = 12302, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9643
	L1D_cache_core[47]: Access = 12266, Miss = 12266, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12537
	L1D_cache_core[48]: Access = 11940, Miss = 11940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13094
	L1D_cache_core[49]: Access = 13764, Miss = 13764, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5906
	L1D_cache_core[50]: Access = 12501, Miss = 12501, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10876
	L1D_cache_core[51]: Access = 11799, Miss = 11799, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16238
	L1D_cache_core[52]: Access = 12767, Miss = 12767, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10434
	L1D_cache_core[53]: Access = 13390, Miss = 13390, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4834
	L1D_cache_core[54]: Access = 12158, Miss = 12158, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14662
	L1D_cache_core[55]: Access = 12486, Miss = 12486, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18236
	L1D_cache_core[56]: Access = 12954, Miss = 12954, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7937
	L1D_cache_core[57]: Access = 12372, Miss = 12372, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11563
	L1D_cache_core[58]: Access = 12872, Miss = 12872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9776
	L1D_cache_core[59]: Access = 12191, Miss = 12191, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10278
	L1D_total_cache_accesses = 1482333
	L1D_total_cache_misses = 1247387
	L1D_total_cache_miss_rate = 0.8415
	L1D_total_cache_pending_hits = 64894
	L1D_total_cache_reservation_fails = 17120078
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 459144
	L1C_total_cache_misses = 7326
	L1C_total_cache_miss_rate = 0.0160
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 64080
L1T_cache:
	L1T_total_cache_accesses = 1511370
	L1T_total_cache_misses = 575097
	L1T_total_cache_miss_rate = 0.3805
	L1T_total_cache_pending_hits = 936273
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 165489
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 64639
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 940291
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 13119916
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 451818
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 7326
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 64080
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 936273
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 575097
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4563
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 255
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 307096
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4000162
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4311867
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 12649
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 34997
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2495, 1638, 1694, 1709, 1236, 2067, 2152, 1829, 2085, 1323, 2109, 2156, 1642, 758, 1722, 1710, 2094, 1631, 1657, 2152, 1696, 1240, 1696, 1605, 1675, 1190, 1609, 2052, 1537, 1216, 1540, 1238, 2281, 1087, 1810, 1208, 2236, 1169, 805, 1169, 1668, 1143, 1188, 1130, 1194, 1199, 1652, 1994, 
gpgpu_n_tot_thrd_icount = 263530496
gpgpu_n_tot_w_icount = 8235328
gpgpu_n_stall_shd_mem = 24323806
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 940264
gpgpu_n_mem_write_global = 311905
gpgpu_n_mem_texture = 575097
gpgpu_n_mem_const = 4529
gpgpu_n_load_insn  = 16414540
gpgpu_n_store_insn = 958767
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 7214816
gpgpu_n_const_mem_insn = 7670208
gpgpu_n_param_mem_insn = 3858947
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 64080
gpgpu_stall_shd_mem[c_mem][bk_conf] = 64080
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 17756122
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:36813143	W0_Idle:6028756	W0_Scoreboard:67710283	W1:321119	W2:237714	W3:231339	W4:178844	W5:127114	W6:59447	W7:31894	W8:10001	W9:3172	W10:516	W11:366	W12:348	W13:297	W14:558	W15:271	W16:674	W17:1425	W18:1707	W19:6018	W20:5599	W21:11708	W22:15927	W23:13893	W24:15295	W25:13580	W26:9676	W27:6794	W28:3269	W29:829	W30:432	W31:0	W32:6925710
Warp Occupancy Distribution:
Stall:31404291	W0_Idle:3032797	W0_Scoreboard:3671028	W1:321119	W2:237714	W3:231339	W4:178844	W5:127114	W6:59447	W7:31894	W8:10001	W9:3172	W10:516	W11:366	W12:348	W13:297	W14:558	W15:271	W16:674	W17:1425	W18:1707	W19:6018	W20:5599	W21:11708	W22:15927	W23:13893	W24:15295	W25:13580	W26:9676	W27:6794	W28:3269	W29:829	W30:432	W31:0	W32:254738
Warp Occupancy Distribution:
Stall:3128999	W0_Idle:1127489	W0_Scoreboard:32017918	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3299820
warp_utilization0: 0.069330
warp_utilization1: 0.039437
warp_utilization2: 0.083383
traffic_breakdown_coretomem[CONST_ACC_R] = 36232 {8:4529,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7522112 {8:940264,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 14124808 {40:291710,72:4533,136:15662,}
traffic_breakdown_coretomem[INST_ACC_R] = 12640 {8:1580,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 4600776 {8:575097,}
traffic_breakdown_memtocore[CONST_ACC_R] = 326088 {72:4529,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 127795936 {136:939676,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2493976 {8:311747,}
traffic_breakdown_memtocore[INST_ACC_R] = 214880 {136:1580,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 78213192 {136:575097,}
maxmrqlatency = 1210 
maxdqlatency = 0 
maxmflatency = 5010 
averagemflatency = 675 
averagemflatency_1 = 814 
averagemflatency_2= 582 
averagemflatency_3 = 573 
averagemrqlatency_1 = 51 
averagemrqlatency_2 = 51 
averagemrqlatency_3 = 43 
max_icnt2mem_latency = 4478 
max_icnt2sh_latency = 991816 
mrq_lat_table:430332 	19052 	24606 	51614 	140831 	169828 	165653 	96366 	22849 	1507 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	4467 	15257 	34317 	97923 	475279 	931080 	270095 	2585 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	173714 	54603 	79123 	167220 	307522 	526549 	470398 	53203 	755 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	78863 	1292685 	146198 	1551 	5 	0 	0 	2 	1 	25 	120 	1304 	15521 	30054 	50253 	108016 	106451 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	209 	1772 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        25        28        25        22        24        20        18        18        26        28        24        26        18        14        22        24 
dram[1]:        26        28        25        48        23        21        17        18        26        28        24        26        15        14        22        18 
dram[2]:        20        26        22        24        21        20        18        17        26        26        22        26        20        18        19        19 
dram[3]:        25        25        21        22        18        22        18        14        28        26        26        23        14        18        18        22 
dram[4]:        24        23        22        30        17        21        18        18        28        26        38        26        18        24        17        19 
dram[5]:        27        25        22        22        23        22        20        17        28        26        22        23        15        15        19        19 
maximum service time to same row:
dram[0]:      2909      4812      3849      3889      4147      3975      5514      8964      5487      5603      2883      3828      6928      5756      7744      7188 
dram[1]:      4561      5087      3421      4716      4026      5578      2458      7796      5597      5482      3215      3690      5706      6021      8377      7248 
dram[2]:      4553      4585      3679      3592      3685      3233      8694      6540      5422      5307      2977      2865      6194      6266      7627      8672 
dram[3]:      4932      5203      6284      3747      3996      3508      7834      4294      5315      5477      3454      3156      6169      5663      7221      9548 
dram[4]:      4688      3287      4190      3766      2582      3870      7334      6066      5399      4325      2928      3054      6535      6012      8146      7192 
dram[5]:      4754      3175      4120      3862      3626      3859      9047      7079      5369      4238      3754      3210      4847      6573      7779      7566 
average row accesses per activate:
dram[0]:  1.590909  1.593227  1.478128  1.475051  1.572166  1.596060  1.450756  1.457283  1.619980  1.632204  1.663538  1.694053  1.510495  1.539146  1.604051  1.611194 
dram[1]:  1.583311  1.577607  1.479007  1.492199  1.568013  1.556127  1.469808  1.444828  1.628194  1.602461  1.650162  1.684709  1.537317  1.546402  1.601790  1.594269 
dram[2]:  1.592425  1.589105  1.490605  1.474519  1.581809  1.559564  1.484664  1.457196  1.631495  1.616111  1.683356  1.692418  1.545853  1.503873  1.586258  1.575839 
dram[3]:  1.576831  1.585936  1.462958  1.486232  1.585141  1.568570  1.442513  1.478995  1.614846  1.609676  1.671493  1.677841  1.531227  1.510995  1.588235  1.615674 
dram[4]:  1.596896  1.609114  1.475407  1.477610  1.578417  1.591883  1.460031  1.484307  1.621540  1.645027  1.691764  1.698876  1.519343  1.511607  1.609192  1.598524 
dram[5]:  1.582913  1.578477  1.485852  1.460427  1.589939  1.561154  1.446594  1.455997  1.593531  1.626575  1.706454  1.680153  1.528005  1.513875  1.596480  1.608479 
average row locality = 1122644/716399 = 1.567065
average row locality_1 = 536776/288746 = 1.858990
average row locality_2 = 300506/214783 = 1.399114
average row locality_3 = 285362/212870 = 1.340546
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      9904      9786      8995      8964     10187     10138      9932      9879      9193      9073      9370      9480     10025     10038      9714      9715 
dram[1]:      9955      9807      8814      8795     10015      9979      9721      9757      8919      8977      9426      9639     10577     10262      9972      9729 
dram[2]:      9814      9828      9004      8992      9947     10207      9883      9903      9024      9083      9244      9389     10072     10018      9614      9603 
dram[3]:      9796      9671      8731      8692     10147     10161      9672      9604      8841      9084      9457      9439     10420     10315      9814      9875 
dram[4]:      9884      9921      9065      8816     10313     10281     10059      9743      9132      9187      9533      9471     10164     10063      9643      9702 
dram[5]:      9856      9788      8957      8859     10141     10166      9748      9550      8937      9006      9707      9614     10455     10427      9978      9781 
total reads: 926028
bank skew: 10577/8692 = 1.22
chip skew: 154977/153625 = 1.01
number of total write accesses:
dram[0]:      2136      2117      1142      1205      2307      2340      1101      1106      2223      2199      3391      3510      1849      1895      2164      2203 
dram[1]:      2094      2085      1190      1152      2250      2123      1135      1137      2296      2221      3305      3528      1926      1902      2200      2177 
dram[2]:      2126      2103      1150      1135      2331      2243      1105      1093      2248      2212      3398      3558      1930      1631      2229      2137 
dram[3]:      2087      2057      1182      1077      2421      2226      1118      1169      2232      2261      3589      3524      1839      1572      2201      2165 
dram[4]:      2155      2120      1164      1050      2368      2271      1119      1134      2175      2241      3634      3522      1854      1658      2191      2215 
dram[5]:      2076      2049      1178      1050      2375      2228      1168      1121      2197      2354      3646      3550      1876      1575      2176      2170 
total reads: 196618
bank skew: 3646/1050 = 3.47
chip skew: 32888/32629 = 1.01
average mf latency per bank:
dram[0]:       1177      1189      1157      1155      1046      1080      1119      1128       690       695       794       828      1395      1384      1000      1006
dram[1]:       1250      1246      1221      1237      1154      1230      1227      1263       741       757       852       887      1436      1510      1090      1111
dram[2]:       1177      1230      1173      1216      1073      1150      1108      1192       688       723       774       858      1357      1634       995      1063
dram[3]:       1201      1261      1199      1429      1149      1215      1210      1227       716       744       854       884      1443      1549      1057      1092
dram[4]:       1169      1175      1154      1177      1086      1096      1142      1134       709       704       816       828      1387      1418      1003      1025
dram[5]:       1225      1263      1203      1246      1190      1233      1221      1249       738       746       876       893      1461      1572      1086      1102
maximum mf latency per bank:
dram[0]:       4371      4676      3502      4517      4827      2997      3996      3993      3575      3427      4381      4334      3894      4409      2768      2617
dram[1]:       4657      4598      3667      4132      3936      3754      3256      2722      3007      4296      3823      3325      4603      3497      3367      3086
dram[2]:       4252      3932      4899      4338      3940      4244      3594      3291      4580      4137      4092      4524      2492      2990      3260      3616
dram[3]:       4121      3930      3621      4210      2775      4001      4034      3696      4168      4501      4357      4382      3657      3542      2747      3189
dram[4]:       3831      3418      3667      3776      4337      2986      3499      2575      3793      3534      4450      4339      4111      3253      3624      3945
dram[5]:       4234      3747      4892      4556      3931      3835      4661      3895      5010      4466      4629      3911      2871      5000      3931      3174
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1309198 n_nop=716381 n_act=119408 n_pre=119392 n_req=176722 n_req_1=39947 n_req_2=38919 n_req_3=97856 n_rd=308786 n_write=45231 bw_util=0.5086 bw_util_1=0.1075 bw_util_2=0.1046 bw_util_3=0.2964 blp=6.579349 blp_1= 2.066150 blp_2= 2.038109 blp_3= 3.434502
 n_activity=1261613 dram_eff=0.5277 dram_eff_1=0.1115 dram_eff_2=0.1086 dram_eff_3=0.3076
bk0: 19808a 821525i bk1: 19572a 827433i bk2: 17990a 906881i bk3: 17928a 893916i bk4: 20374a 773323i bk5: 20276a 767427i bk6: 19864a 838629i bk7: 19758a 828972i bk8: 18386a 833707i bk9: 18146a 832748i bk10: 18740a 719120i bk11: 18960a 703322i bk12: 20050a 788840i bk13: 20076a 780530i bk14: 19428a 770895i bk15: 19430a 759722i 
bw_dist = 0.107	0.105	0.296	0.455	0.036
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.44199
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1309198 n_nop=716332 n_act=119576 n_pre=119560 n_req=176562 n_req_1=38989 n_req_2=39700 n_req_3=97873 n_rd=308686 n_write=45044 bw_util=0.5083 bw_util_1=0.1047 bw_util_2=0.1071 bw_util_3=0.2965 blp=6.637570 blp_1= 2.038190 blp_2= 2.086568 blp_3= 3.449442
 n_activity=1260473 dram_eff=0.5279 dram_eff_1=0.1087 dram_eff_2=0.1112 dram_eff_3=0.308
bk0: 19910a 823856i bk1: 19614a 816302i bk2: 17628a 904673i bk3: 17590a 905918i bk4: 20030a 782777i bk5: 19958a 777265i bk6: 19442a 841625i bk7: 19514a 828615i bk8: 17838a 829686i bk9: 17954a 831091i bk10: 18852a 711915i bk11: 19276a 689118i bk12: 21154a 765595i bk13: 20524a 765147i bk14: 19944a 754981i bk15: 19458a 753556i 
bw_dist = 0.105	0.107	0.297	0.454	0.037
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.82158
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1309198 n_nop=719412 n_act=118863 n_pre=118847 n_req=175825 n_req_1=39247 n_req_2=38635 n_req_3=97943 n_rd=307246 n_write=44830 bw_util=0.506 bw_util_1=0.1054 bw_util_2=0.1039 bw_util_3=0.2967 blp=6.547756 blp_1= 2.041914 blp_2= 2.050127 blp_3= 3.436737
 n_activity=1261250 dram_eff=0.5252 dram_eff_1=0.1094 dram_eff_2=0.1078 dram_eff_3=0.308
bk0: 19628a 829904i bk1: 19656a 818940i bk2: 18008a 906294i bk3: 17984a 897402i bk4: 19894a 784248i bk5: 20414a 761258i bk6: 19766a 849140i bk7: 19804a 829863i bk8: 18046a 837984i bk9: 18166a 828346i bk10: 18488a 730316i bk11: 18778a 693859i bk12: 20144a 788960i bk13: 20036a 793672i bk14: 19228a 774416i bk15: 19206a 765480i 
bw_dist = 0.105	0.104	0.297	0.457	0.037
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.43055
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1309198 n_nop=718466 n_act=119196 n_pre=119180 n_req=175999 n_req_1=39467 n_req_2=38663 n_req_3=97869 n_rd=307436 n_write=44920 bw_util=0.5064 bw_util_1=0.1057 bw_util_2=0.1042 bw_util_3=0.2965 blp=6.621300 blp_1= 2.078677 blp_2= 2.045383 blp_3= 3.463697
 n_activity=1261341 dram_eff=0.5256 dram_eff_1=0.1097 dram_eff_2=0.1081 dram_eff_3=0.3078
bk0: 19592a 828279i bk1: 19342a 825301i bk2: 17462a 907594i bk3: 17384a 914885i bk4: 20292a 761412i bk5: 20322a 766201i bk6: 19344a 845098i bk7: 19208a 835827i bk8: 17682a 838347i bk9: 18168a 814864i bk10: 18914a 699394i bk11: 18878a 692040i bk12: 20840a 774116i bk13: 20630a 786833i bk14: 19628a 764172i bk15: 19750a 754446i 
bw_dist = 0.106	0.104	0.297	0.457	0.037
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.77001
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1309198 n_nop=715510 n_act=119359 n_pre=119343 n_req=177481 n_req_1=40541 n_req_2=38955 n_req_3=97985 n_rd=309954 n_write=45032 bw_util=0.5106 bw_util_1=0.1092 bw_util_2=0.1046 bw_util_3=0.2968 blp=6.618832 blp_1= 2.066250 blp_2= 2.059517 blp_3= 3.438293
 n_activity=1261927 dram_eff=0.5297 dram_eff_1=0.1133 dram_eff_2=0.1085 dram_eff_3=0.308
bk0: 19768a 822469i bk1: 19842a 820809i bk2: 18130a 899045i bk3: 17632a 917836i bk4: 20626a 761711i bk5: 20562a 766136i bk6: 20118a 827697i bk7: 19486a 826094i bk8: 18264a 835152i bk9: 18374a 832555i bk10: 19066a 691528i bk11: 18942a 690812i bk12: 20328a 781627i bk13: 20126a 794892i bk14: 19286a 770499i bk15: 19404a 756486i 
bw_dist = 0.109	0.105	0.297	0.453	0.036
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.62811
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1309198 n_nop=714294 n_act=120000 n_pre=119985 n_req=177342 n_req_1=39781 n_req_2=39821 n_req_3=97740 n_rd=309938 n_write=44981 bw_util=0.5104 bw_util_1=0.1066 bw_util_2=0.1076 bw_util_3=0.2962 blp=6.679561 blp_1= 2.091468 blp_2= 2.075280 blp_3= 3.456462
 n_activity=1262882 dram_eff=0.5291 dram_eff_1=0.1105 dram_eff_2=0.1116 dram_eff_3=0.307
bk0: 19712a 829941i bk1: 19576a 821644i bk2: 17914a 902421i bk3: 17716a 906146i bk4: 20282a 766443i bk5: 20332a 758685i bk6: 19496a 833151i bk7: 19100a 835196i bk8: 17874a 834301i bk9: 18012a 813801i bk10: 19414a 686160i bk11: 19228a 673945i bk12: 20910a 766636i bk13: 20854a 790802i bk14: 19956a 758381i bk15: 19562a 750349i 
bw_dist = 0.107	0.108	0.296	0.454	0.035
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.97012

========= L2 cache stats =========
L2_cache_bank[0]: Access = 152023, Miss = 77326, Miss_rate = 0.509, Pending_hits = 2406, Reservation_fails = 37790
L2_cache_bank[1]: Access = 151375, Miss = 77074, Miss_rate = 0.509, Pending_hits = 2310, Reservation_fails = 45883
L2_cache_bank[2]: Access = 152933, Miss = 77403, Miss_rate = 0.506, Pending_hits = 2464, Reservation_fails = 57008
L2_cache_bank[3]: Access = 153230, Miss = 76953, Miss_rate = 0.502, Pending_hits = 2398, Reservation_fails = 58348
L2_cache_bank[4]: Access = 150864, Miss = 76608, Miss_rate = 0.508, Pending_hits = 2484, Reservation_fails = 37511
L2_cache_bank[5]: Access = 154197, Miss = 77029, Miss_rate = 0.500, Pending_hits = 2444, Reservation_fails = 46987
L2_cache_bank[6]: Access = 152589, Miss = 76884, Miss_rate = 0.504, Pending_hits = 2478, Reservation_fails = 54670
L2_cache_bank[7]: Access = 155124, Miss = 76850, Miss_rate = 0.495, Pending_hits = 2405, Reservation_fails = 59383
L2_cache_bank[8]: Access = 151441, Miss = 77797, Miss_rate = 0.514, Pending_hits = 2474, Reservation_fails = 54017
L2_cache_bank[9]: Access = 151989, Miss = 77188, Miss_rate = 0.508, Pending_hits = 2494, Reservation_fails = 50270
L2_cache_bank[10]: Access = 153054, Miss = 77779, Miss_rate = 0.508, Pending_hits = 2502, Reservation_fails = 62410
L2_cache_bank[11]: Access = 154006, Miss = 77202, Miss_rate = 0.501, Pending_hits = 2465, Reservation_fails = 64160
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 152023, Miss = 77326 (0.509), PendingHit = 2406 (0.0158)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 151375, Miss = 77074 (0.509), PendingHit = 2310 (0.0153)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 152933, Miss = 77403 (0.506), PendingHit = 2464 (0.0161)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 153230, Miss = 76953 (0.502), PendingHit = 2398 (0.0156)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 150864, Miss = 76608 (0.508), PendingHit = 2484 (0.0165)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 154197, Miss = 77029 (0.5), PendingHit = 2444 (0.0158)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 152589, Miss = 76884 (0.504), PendingHit = 2478 (0.0162)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 155124, Miss = 76850 (0.495), PendingHit = 2405 (0.0155)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 151441, Miss = 77797 (0.514), PendingHit = 2474 (0.0163)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 151989, Miss = 77188 (0.508), PendingHit = 2494 (0.0164)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 153054, Miss = 77779 (0.508), PendingHit = 2502 (0.0163)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 154006, Miss = 77202 (0.501), PendingHit = 2465 (0.016)
L2 Cache Total Miss Rate = 0.505
Stream 1: L2 Cache Miss Rate = 0.476
Stream 2: L2 Cache Miss Rate = 0.518
Stream 3: L2 Cache Miss Rate = 0.500
Stream 1: Accesses  = 755556
Stream 1: Misses  = 359380
Stream 2: Accesses  = 549293
Stream 2: Misses  = 284356
Stream 3: Accesses  = 1283532
Stream 3: Misses  = 641737
Stream 1+2: Accesses  = 1304849
Stream 1+2: Misses  = 643736
Stream 1+2+3: Accesses  = 2588381
Stream 1+2+3: Misses  = 1285473
Total Accesses  = 1832825
MPKI-CORES
CORE_L2MPKI_0	27.167
CORE_L2MPKI_1	27.466
CORE_L2MPKI_2	25.965
CORE_L2MPKI_3	28.223
CORE_L2MPKI_4	27.039
CORE_L2MPKI_5	26.892
CORE_L2MPKI_6	25.925
CORE_L2MPKI_7	26.552
CORE_L2MPKI_8	27.210
CORE_L2MPKI_9	26.496
CORE_L2MPKI_10	26.743
CORE_L2MPKI_11	26.990
CORE_L2MPKI_12	26.112
CORE_L2MPKI_13	25.980
CORE_L2MPKI_14	25.477
CORE_L2MPKI_15	26.651
CORE_L2MPKI_16	27.283
CORE_L2MPKI_17	27.984
CORE_L2MPKI_18	29.293
CORE_L2MPKI_19	25.628
CORE_L2MPKI_20	2.844
CORE_L2MPKI_21	2.691
CORE_L2MPKI_22	2.786
CORE_L2MPKI_23	2.640
CORE_L2MPKI_24	2.741
CORE_L2MPKI_25	2.743
CORE_L2MPKI_26	2.796
CORE_L2MPKI_27	2.732
CORE_L2MPKI_28	2.651
CORE_L2MPKI_29	2.790
CORE_L2MPKI_30	2.671
CORE_L2MPKI_31	2.611
CORE_L2MPKI_32	2.639
CORE_L2MPKI_33	2.964
CORE_L2MPKI_34	2.705
CORE_L2MPKI_35	2.688
CORE_L2MPKI_36	2.795
CORE_L2MPKI_37	2.702
CORE_L2MPKI_38	2.612
CORE_L2MPKI_39	2.710
CORE_L2MPKI_40	2.538
CORE_L2MPKI_41	2.723
CORE_L2MPKI_42	2.671
CORE_L2MPKI_43	2.739
CORE_L2MPKI_44	2.561
CORE_L2MPKI_45	2.612
CORE_L2MPKI_46	2.738
CORE_L2MPKI_47	2.680
CORE_L2MPKI_48	2.601
CORE_L2MPKI_49	2.647
CORE_L2MPKI_50	2.624
CORE_L2MPKI_51	2.609
CORE_L2MPKI_52	2.680
CORE_L2MPKI_53	2.628
CORE_L2MPKI_54	2.655
CORE_L2MPKI_55	2.714
CORE_L2MPKI_56	2.566
CORE_L2MPKI_57	2.567
CORE_L2MPKI_58	2.631
CORE_L2MPKI_59	2.754
Avg_MPKI_Stream1= 26.854
Avg_MPKI_Stream2= 2.726
Avg_MPKI_Stream3= 2.647
MISSES-CORES
CORE_MISSES_0	17960
CORE_MISSES_1	19112
CORE_MISSES_2	17771
CORE_MISSES_3	18637
CORE_MISSES_4	17919
CORE_MISSES_5	18557
CORE_MISSES_6	17497
CORE_MISSES_7	17765
CORE_MISSES_8	17545
CORE_MISSES_9	17630
CORE_MISSES_10	18032
CORE_MISSES_11	17995
CORE_MISSES_12	17529
CORE_MISSES_13	17980
CORE_MISSES_14	17466
CORE_MISSES_15	17745
CORE_MISSES_16	18178
CORE_MISSES_17	18186
CORE_MISSES_18	18110
CORE_MISSES_19	17766
CORE_MISSES_20	13276
CORE_MISSES_21	13696
CORE_MISSES_22	15917
CORE_MISSES_23	13416
CORE_MISSES_24	13657
CORE_MISSES_25	15442
CORE_MISSES_26	14675
CORE_MISSES_27	14150
CORE_MISSES_28	14209
CORE_MISSES_29	13752
CORE_MISSES_30	13720
CORE_MISSES_31	15463
CORE_MISSES_32	13813
CORE_MISSES_33	13163
CORE_MISSES_34	14753
CORE_MISSES_35	14883
CORE_MISSES_36	13773
CORE_MISSES_37	14313
CORE_MISSES_38	14311
CORE_MISSES_39	13974
CORE_MISSES_40	15183
CORE_MISSES_41	13961
CORE_MISSES_42	12529
CORE_MISSES_43	14284
CORE_MISSES_44	14370
CORE_MISSES_45	13706
CORE_MISSES_46	14348
CORE_MISSES_47	14012
CORE_MISSES_48	13213
CORE_MISSES_49	15559
CORE_MISSES_50	13968
CORE_MISSES_51	13090
CORE_MISSES_52	14526
CORE_MISSES_53	15030
CORE_MISSES_54	13749
CORE_MISSES_55	14372
CORE_MISSES_56	14226
CORE_MISSES_57	13520
CORE_MISSES_58	14404
CORE_MISSES_59	14307
L2_MISSES = 926093
L2_total_cache_accesses = 1832825
L2_total_cache_misses = 926093
L2_total_cache_miss_rate = 0.5053
L2_total_cache_pending_hits = 29324
L2_total_cache_reservation_fails = 628437
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 219628
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2458
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 717754
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 451182
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 3551
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 521
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 457
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 6928
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 475002
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 16797
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 83298
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 84732
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 177865
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 9426
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 124488
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 81483
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1362
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 122
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 96
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4112
L2_cache_data_port_util = 0.269
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=7907099
icnt_total_pkts_simt_to_mem=2196799
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       6.7640
gpu_ipc_2 =       6.7415
gpu_ipc_3 =     213.7621
gpu_tot_sim_cycle_stream_1 = 991816
gpu_tot_sim_cycle_stream_2 = 991375
gpu_tot_sim_cycle_stream_3 = 987987
gpu_sim_insn_1 = 6708614
gpu_sim_insn_2 = 6683364
gpu_sim_insn_3 = 211194144
gpu_sim_cycle = 991817
gpu_sim_insn = 224586122
gpu_ipc =     226.4391
gpu_tot_sim_cycle = 991817
gpu_tot_sim_insn = 224586122
gpu_tot_ipc =     226.4391
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 5260062
gpu_stall_icnt2sh    = 8111815
gpu_total_sim_rate=149425

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4324516
	L1I_total_cache_misses = 12649
	L1I_total_cache_miss_rate = 0.0029
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 34997
L1D_cache:
	L1D_cache_core[0]: Access = 49484, Miss = 37737, Miss_rate = 0.763, Pending_hits = 3241, Reservation_fails = 806462
	L1D_cache_core[1]: Access = 52138, Miss = 39608, Miss_rate = 0.760, Pending_hits = 3480, Reservation_fails = 842829
	L1D_cache_core[2]: Access = 48499, Miss = 37018, Miss_rate = 0.763, Pending_hits = 3174, Reservation_fails = 817334
	L1D_cache_core[3]: Access = 50610, Miss = 38750, Miss_rate = 0.766, Pending_hits = 3252, Reservation_fails = 840207
	L1D_cache_core[4]: Access = 48807, Miss = 37239, Miss_rate = 0.763, Pending_hits = 3219, Reservation_fails = 825648
	L1D_cache_core[5]: Access = 51046, Miss = 38729, Miss_rate = 0.759, Pending_hits = 3381, Reservation_fails = 845241
	L1D_cache_core[6]: Access = 48470, Miss = 36823, Miss_rate = 0.760, Pending_hits = 3269, Reservation_fails = 802562
	L1D_cache_core[7]: Access = 49174, Miss = 37401, Miss_rate = 0.761, Pending_hits = 3181, Reservation_fails = 832755
	L1D_cache_core[8]: Access = 47994, Miss = 36765, Miss_rate = 0.766, Pending_hits = 3260, Reservation_fails = 809947
	L1D_cache_core[9]: Access = 48558, Miss = 37065, Miss_rate = 0.763, Pending_hits = 3234, Reservation_fails = 825087
	L1D_cache_core[10]: Access = 48757, Miss = 37324, Miss_rate = 0.766, Pending_hits = 3136, Reservation_fails = 831893
	L1D_cache_core[11]: Access = 48892, Miss = 37489, Miss_rate = 0.767, Pending_hits = 3192, Reservation_fails = 850597
	L1D_cache_core[12]: Access = 48976, Miss = 37000, Miss_rate = 0.755, Pending_hits = 3234, Reservation_fails = 837619
	L1D_cache_core[13]: Access = 49787, Miss = 37500, Miss_rate = 0.753, Pending_hits = 3252, Reservation_fails = 828304
	L1D_cache_core[14]: Access = 47594, Miss = 36457, Miss_rate = 0.766, Pending_hits = 3177, Reservation_fails = 829138
	L1D_cache_core[15]: Access = 49172, Miss = 37343, Miss_rate = 0.759, Pending_hits = 3082, Reservation_fails = 831672
	L1D_cache_core[16]: Access = 49953, Miss = 37798, Miss_rate = 0.757, Pending_hits = 3361, Reservation_fails = 843827
	L1D_cache_core[17]: Access = 50343, Miss = 37918, Miss_rate = 0.753, Pending_hits = 3306, Reservation_fails = 847526
	L1D_cache_core[18]: Access = 49224, Miss = 37893, Miss_rate = 0.770, Pending_hits = 3175, Reservation_fails = 859072
	L1D_cache_core[19]: Access = 48632, Miss = 37307, Miss_rate = 0.767, Pending_hits = 3288, Reservation_fails = 811661
	L1D_cache_core[20]: Access = 11092, Miss = 11092, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24589
	L1D_cache_core[21]: Access = 11928, Miss = 11928, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13723
	L1D_cache_core[22]: Access = 13337, Miss = 13337, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5939
	L1D_cache_core[23]: Access = 11946, Miss = 11946, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17334
	L1D_cache_core[24]: Access = 11749, Miss = 11749, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16632
	L1D_cache_core[25]: Access = 13231, Miss = 13231, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11069
	L1D_cache_core[26]: Access = 12286, Miss = 12286, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10251
	L1D_cache_core[27]: Access = 12113, Miss = 12113, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14360
	L1D_cache_core[28]: Access = 12558, Miss = 12558, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11737
	L1D_cache_core[29]: Access = 11551, Miss = 11551, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17306
	L1D_cache_core[30]: Access = 12032, Miss = 12032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17014
	L1D_cache_core[31]: Access = 13876, Miss = 13876, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5929
	L1D_cache_core[32]: Access = 12249, Miss = 12249, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11533
	L1D_cache_core[33]: Access = 10441, Miss = 10441, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19640
	L1D_cache_core[34]: Access = 12897, Miss = 12897, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10477
	L1D_cache_core[35]: Access = 13053, Miss = 13053, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10852
	L1D_cache_core[36]: Access = 11608, Miss = 11608, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14274
	L1D_cache_core[37]: Access = 12545, Miss = 12545, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15417
	L1D_cache_core[38]: Access = 12845, Miss = 12845, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11211
	L1D_cache_core[39]: Access = 12053, Miss = 12053, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17031
	L1D_cache_core[40]: Access = 14046, Miss = 14046, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4423
	L1D_cache_core[41]: Access = 12120, Miss = 12120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13034
	L1D_cache_core[42]: Access = 11152, Miss = 11152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21831
	L1D_cache_core[43]: Access = 12234, Miss = 12234, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10700
	L1D_cache_core[44]: Access = 13195, Miss = 13195, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7088
	L1D_cache_core[45]: Access = 12324, Miss = 12324, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11289
	L1D_cache_core[46]: Access = 12302, Miss = 12302, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9643
	L1D_cache_core[47]: Access = 12266, Miss = 12266, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12537
	L1D_cache_core[48]: Access = 11940, Miss = 11940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13094
	L1D_cache_core[49]: Access = 13764, Miss = 13764, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5906
	L1D_cache_core[50]: Access = 12501, Miss = 12501, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10876
	L1D_cache_core[51]: Access = 11799, Miss = 11799, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16238
	L1D_cache_core[52]: Access = 12767, Miss = 12767, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10434
	L1D_cache_core[53]: Access = 13390, Miss = 13390, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4834
	L1D_cache_core[54]: Access = 12158, Miss = 12158, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14662
	L1D_cache_core[55]: Access = 12486, Miss = 12486, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18236
	L1D_cache_core[56]: Access = 12954, Miss = 12954, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7937
	L1D_cache_core[57]: Access = 12372, Miss = 12372, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11563
	L1D_cache_core[58]: Access = 12872, Miss = 12872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9776
	L1D_cache_core[59]: Access = 12191, Miss = 12191, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10278
	L1D_total_cache_accesses = 1482333
	L1D_total_cache_misses = 1247387
	L1D_total_cache_miss_rate = 0.8415
	L1D_total_cache_pending_hits = 64894
	L1D_total_cache_reservation_fails = 17120078
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 459144
	L1C_total_cache_misses = 7326
	L1C_total_cache_miss_rate = 0.0160
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 64080
L1T_cache:
	L1T_total_cache_accesses = 1511370
	L1T_total_cache_misses = 575097
	L1T_total_cache_miss_rate = 0.3805
	L1T_total_cache_pending_hits = 936273
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 165489
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 64639
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 940291
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 13119916
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 451818
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 7326
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 64080
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 936273
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 575097
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4563
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 255
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 307096
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4000162
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4311867
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 12649
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 34997
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2495, 1638, 1694, 1709, 1236, 2067, 2152, 1829, 2085, 1323, 2109, 2156, 1642, 758, 1722, 1710, 2094, 1631, 1657, 2152, 1696, 1240, 1696, 1605, 1675, 1190, 1609, 2052, 1537, 1216, 1540, 1238, 2281, 1087, 1810, 1208, 2236, 1169, 805, 1169, 1668, 1143, 1188, 1130, 1194, 1199, 1652, 1994, 
gpgpu_n_tot_thrd_icount = 263530496
gpgpu_n_tot_w_icount = 8235328
gpgpu_n_stall_shd_mem = 24323806
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 940264
gpgpu_n_mem_write_global = 311905
gpgpu_n_mem_texture = 575097
gpgpu_n_mem_const = 4529
gpgpu_n_load_insn  = 16414540
gpgpu_n_store_insn = 958767
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 7214816
gpgpu_n_const_mem_insn = 7670208
gpgpu_n_param_mem_insn = 3858947
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 64080
gpgpu_stall_shd_mem[c_mem][bk_conf] = 64080
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 17756122
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:36813143	W0_Idle:6028756	W0_Scoreboard:67710283	W1:321119	W2:237714	W3:231339	W4:178844	W5:127114	W6:59447	W7:31894	W8:10001	W9:3172	W10:516	W11:366	W12:348	W13:297	W14:558	W15:271	W16:674	W17:1425	W18:1707	W19:6018	W20:5599	W21:11708	W22:15927	W23:13893	W24:15295	W25:13580	W26:9676	W27:6794	W28:3269	W29:829	W30:432	W31:0	W32:6925710
Warp Occupancy Distribution:
Stall:31404291	W0_Idle:3032797	W0_Scoreboard:3671028	W1:321119	W2:237714	W3:231339	W4:178844	W5:127114	W6:59447	W7:31894	W8:10001	W9:3172	W10:516	W11:366	W12:348	W13:297	W14:558	W15:271	W16:674	W17:1425	W18:1707	W19:6018	W20:5599	W21:11708	W22:15927	W23:13893	W24:15295	W25:13580	W26:9676	W27:6794	W28:3269	W29:829	W30:432	W31:0	W32:254738
Warp Occupancy Distribution:
Stall:3128999	W0_Idle:1127489	W0_Scoreboard:32017918	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3299820
warp_utilization0: 0.069330
warp_utilization1: 0.039437
warp_utilization2: 0.083383
traffic_breakdown_coretomem[CONST_ACC_R] = 36232 {8:4529,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7522112 {8:940264,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 14124808 {40:291710,72:4533,136:15662,}
traffic_breakdown_coretomem[INST_ACC_R] = 12640 {8:1580,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 4600776 {8:575097,}
traffic_breakdown_memtocore[CONST_ACC_R] = 326088 {72:4529,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 127795936 {136:939676,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2493976 {8:311747,}
traffic_breakdown_memtocore[INST_ACC_R] = 214880 {136:1580,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 78213192 {136:575097,}
maxmrqlatency = 1210 
maxdqlatency = 0 
maxmflatency = 5010 
averagemflatency = 675 
averagemflatency_1 = 814 
averagemflatency_2= 582 
averagemflatency_3 = 573 
averagemrqlatency_1 = 51 
averagemrqlatency_2 = 51 
averagemrqlatency_3 = 43 
max_icnt2mem_latency = 4478 
max_icnt2sh_latency = 991816 
mrq_lat_table:430332 	19052 	24606 	51614 	140831 	169828 	165653 	96366 	22849 	1507 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	4467 	15257 	34317 	97923 	475279 	931080 	270095 	2585 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	173714 	54603 	79123 	167220 	307522 	526549 	470398 	53203 	755 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	78863 	1292685 	146198 	1551 	5 	0 	0 	2 	1 	25 	120 	1304 	15521 	30054 	50253 	108016 	106451 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	209 	1772 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        25        28        25        22        24        20        18        18        26        28        24        26        18        14        22        24 
dram[1]:        26        28        25        48        23        21        17        18        26        28        24        26        15        14        22        18 
dram[2]:        20        26        22        24        21        20        18        17        26        26        22        26        20        18        19        19 
dram[3]:        25        25        21        22        18        22        18        14        28        26        26        23        14        18        18        22 
dram[4]:        24        23        22        30        17        21        18        18        28        26        38        26        18        24        17        19 
dram[5]:        27        25        22        22        23        22        20        17        28        26        22        23        15        15        19        19 
maximum service time to same row:
dram[0]:      2909      4812      3849      3889      4147      3975      5514      8964      5487      5603      2883      3828      6928      5756      7744      7188 
dram[1]:      4561      5087      3421      4716      4026      5578      2458      7796      5597      5482      3215      3690      5706      6021      8377      7248 
dram[2]:      4553      4585      3679      3592      3685      3233      8694      6540      5422      5307      2977      2865      6194      6266      7627      8672 
dram[3]:      4932      5203      6284      3747      3996      3508      7834      4294      5315      5477      3454      3156      6169      5663      7221      9548 
dram[4]:      4688      3287      4190      3766      2582      3870      7334      6066      5399      4325      2928      3054      6535      6012      8146      7192 
dram[5]:      4754      3175      4120      3862      3626      3859      9047      7079      5369      4238      3754      3210      4847      6573      7779      7566 
average row accesses per activate:
dram[0]:  1.590909  1.593227  1.478128  1.475051  1.572166  1.596060  1.450756  1.457283  1.619980  1.632204  1.663538  1.694053  1.510495  1.539146  1.604051  1.611194 
dram[1]:  1.583311  1.577607  1.479007  1.492199  1.568013  1.556127  1.469808  1.444828  1.628194  1.602461  1.650162  1.684709  1.537317  1.546402  1.601790  1.594269 
dram[2]:  1.592425  1.589105  1.490605  1.474519  1.581809  1.559564  1.484664  1.457196  1.631495  1.616111  1.683356  1.692418  1.545853  1.503873  1.586258  1.575839 
dram[3]:  1.576831  1.585936  1.462958  1.486232  1.585141  1.568570  1.442513  1.478995  1.614846  1.609676  1.671493  1.677841  1.531227  1.510995  1.588235  1.615674 
dram[4]:  1.596896  1.609114  1.475407  1.477610  1.578417  1.591883  1.460031  1.484307  1.621540  1.645027  1.691764  1.698876  1.519343  1.511607  1.609192  1.598524 
dram[5]:  1.582913  1.578477  1.485852  1.460427  1.589939  1.561154  1.446594  1.455997  1.593531  1.626575  1.706454  1.680153  1.528005  1.513875  1.596480  1.608479 
average row locality = 1122644/716399 = 1.567065
average row locality_1 = 536776/288746 = 1.858990
average row locality_2 = 300506/214783 = 1.399114
average row locality_3 = 285362/212870 = 1.340546
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      9904      9786      8995      8964     10187     10138      9932      9879      9193      9073      9370      9480     10025     10038      9714      9715 
dram[1]:      9955      9807      8814      8795     10015      9979      9721      9757      8919      8977      9426      9639     10577     10262      9972      9729 
dram[2]:      9814      9828      9004      8992      9947     10207      9883      9903      9024      9083      9244      9389     10072     10018      9614      9603 
dram[3]:      9796      9671      8731      8692     10147     10161      9672      9604      8841      9084      9457      9439     10420     10315      9814      9875 
dram[4]:      9884      9921      9065      8816     10313     10281     10059      9743      9132      9187      9533      9471     10164     10063      9643      9702 
dram[5]:      9856      9788      8957      8859     10141     10166      9748      9550      8937      9006      9707      9614     10455     10427      9978      9781 
total reads: 926028
bank skew: 10577/8692 = 1.22
chip skew: 154977/153625 = 1.01
number of total write accesses:
dram[0]:      2136      2117      1142      1205      2307      2340      1101      1106      2223      2199      3391      3510      1849      1895      2164      2203 
dram[1]:      2094      2085      1190      1152      2250      2123      1135      1137      2296      2221      3305      3528      1926      1902      2200      2177 
dram[2]:      2126      2103      1150      1135      2331      2243      1105      1093      2248      2212      3398      3558      1930      1631      2229      2137 
dram[3]:      2087      2057      1182      1077      2421      2226      1118      1169      2232      2261      3589      3524      1839      1572      2201      2165 
dram[4]:      2155      2120      1164      1050      2368      2271      1119      1134      2175      2241      3634      3522      1854      1658      2191      2215 
dram[5]:      2076      2049      1178      1050      2375      2228      1168      1121      2197      2354      3646      3550      1876      1575      2176      2170 
total reads: 196618
bank skew: 3646/1050 = 3.47
chip skew: 32888/32629 = 1.01
average mf latency per bank:
dram[0]:       1177      1189      1157      1155      1046      1080      1119      1128       690       695       794       828      1395      1384      1000      1006
dram[1]:       1250      1246      1221      1237      1154      1230      1227      1263       741       757       852       887      1436      1510      1090      1111
dram[2]:       1177      1230      1173      1216      1073      1150      1108      1192       688       723       774       858      1357      1634       995      1063
dram[3]:       1201      1261      1199      1429      1149      1215      1210      1227       716       744       854       884      1443      1549      1057      1092
dram[4]:       1169      1175      1154      1177      1086      1096      1142      1134       709       704       816       828      1387      1418      1003      1025
dram[5]:       1225      1263      1203      1246      1190      1233      1221      1249       738       746       876       893      1461      1572      1086      1102
maximum mf latency per bank:
dram[0]:       4371      4676      3502      4517      4827      2997      3996      3993      3575      3427      4381      4334      3894      4409      2768      2617
dram[1]:       4657      4598      3667      4132      3936      3754      3256      2722      3007      4296      3823      3325      4603      3497      3367      3086
dram[2]:       4252      3932      4899      4338      3940      4244      3594      3291      4580      4137      4092      4524      2492      2990      3260      3616
dram[3]:       4121      3930      3621      4210      2775      4001      4034      3696      4168      4501      4357      4382      3657      3542      2747      3189
dram[4]:       3831      3418      3667      3776      4337      2986      3499      2575      3793      3534      4450      4339      4111      3253      3624      3945
dram[5]:       4234      3747      4892      4556      3931      3835      4661      3895      5010      4466      4629      3911      2871      5000      3931      3174
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1309198 n_nop=716381 n_act=119408 n_pre=119392 n_req=176722 n_req_1=39947 n_req_2=38919 n_req_3=97856 n_rd=308786 n_write=45231 bw_util=0.5086 bw_util_1=0.1075 bw_util_2=0.1046 bw_util_3=0.2964 blp=6.579349 blp_1= 2.066150 blp_2= 2.038109 blp_3= 3.434502
 n_activity=1261613 dram_eff=0.5277 dram_eff_1=0.1115 dram_eff_2=0.1086 dram_eff_3=0.3076
bk0: 19808a 821525i bk1: 19572a 827433i bk2: 17990a 906881i bk3: 17928a 893916i bk4: 20374a 773323i bk5: 20276a 767427i bk6: 19864a 838629i bk7: 19758a 828972i bk8: 18386a 833707i bk9: 18146a 832748i bk10: 18740a 719120i bk11: 18960a 703322i bk12: 20050a 788840i bk13: 20076a 780530i bk14: 19428a 770895i bk15: 19430a 759722i 
bw_dist = 0.107	0.105	0.296	0.455	0.036
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.44199
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1309198 n_nop=716332 n_act=119576 n_pre=119560 n_req=176562 n_req_1=38989 n_req_2=39700 n_req_3=97873 n_rd=308686 n_write=45044 bw_util=0.5083 bw_util_1=0.1047 bw_util_2=0.1071 bw_util_3=0.2965 blp=6.637570 blp_1= 2.038190 blp_2= 2.086568 blp_3= 3.449442
 n_activity=1260473 dram_eff=0.5279 dram_eff_1=0.1087 dram_eff_2=0.1112 dram_eff_3=0.308
bk0: 19910a 823856i bk1: 19614a 816302i bk2: 17628a 904673i bk3: 17590a 905918i bk4: 20030a 782777i bk5: 19958a 777265i bk6: 19442a 841625i bk7: 19514a 828615i bk8: 17838a 829686i bk9: 17954a 831091i bk10: 18852a 711915i bk11: 19276a 689118i bk12: 21154a 765595i bk13: 20524a 765147i bk14: 19944a 754981i bk15: 19458a 753556i 
bw_dist = 0.105	0.107	0.297	0.454	0.037
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.82158
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1309198 n_nop=719412 n_act=118863 n_pre=118847 n_req=175825 n_req_1=39247 n_req_2=38635 n_req_3=97943 n_rd=307246 n_write=44830 bw_util=0.506 bw_util_1=0.1054 bw_util_2=0.1039 bw_util_3=0.2967 blp=6.547756 blp_1= 2.041914 blp_2= 2.050127 blp_3= 3.436737
 n_activity=1261250 dram_eff=0.5252 dram_eff_1=0.1094 dram_eff_2=0.1078 dram_eff_3=0.308
bk0: 19628a 829904i bk1: 19656a 818940i bk2: 18008a 906294i bk3: 17984a 897402i bk4: 19894a 784248i bk5: 20414a 761258i bk6: 19766a 849140i bk7: 19804a 829863i bk8: 18046a 837984i bk9: 18166a 828346i bk10: 18488a 730316i bk11: 18778a 693859i bk12: 20144a 788960i bk13: 20036a 793672i bk14: 19228a 774416i bk15: 19206a 765480i 
bw_dist = 0.105	0.104	0.297	0.457	0.037
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.43055
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1309198 n_nop=718466 n_act=119196 n_pre=119180 n_req=175999 n_req_1=39467 n_req_2=38663 n_req_3=97869 n_rd=307436 n_write=44920 bw_util=0.5064 bw_util_1=0.1057 bw_util_2=0.1042 bw_util_3=0.2965 blp=6.621300 blp_1= 2.078677 blp_2= 2.045383 blp_3= 3.463697
 n_activity=1261341 dram_eff=0.5256 dram_eff_1=0.1097 dram_eff_2=0.1081 dram_eff_3=0.3078
bk0: 19592a 828279i bk1: 19342a 825301i bk2: 17462a 907594i bk3: 17384a 914885i bk4: 20292a 761412i bk5: 20322a 766201i bk6: 19344a 845098i bk7: 19208a 835827i bk8: 17682a 838347i bk9: 18168a 814864i bk10: 18914a 699394i bk11: 18878a 692040i bk12: 20840a 774116i bk13: 20630a 786833i bk14: 19628a 764172i bk15: 19750a 754446i 
bw_dist = 0.106	0.104	0.297	0.457	0.037
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.77001
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1309198 n_nop=715510 n_act=119359 n_pre=119343 n_req=177481 n_req_1=40541 n_req_2=38955 n_req_3=97985 n_rd=309954 n_write=45032 bw_util=0.5106 bw_util_1=0.1092 bw_util_2=0.1046 bw_util_3=0.2968 blp=6.618832 blp_1= 2.066250 blp_2= 2.059517 blp_3= 3.438293
 n_activity=1261927 dram_eff=0.5297 dram_eff_1=0.1133 dram_eff_2=0.1085 dram_eff_3=0.308
bk0: 19768a 822469i bk1: 19842a 820809i bk2: 18130a 899045i bk3: 17632a 917836i bk4: 20626a 761711i bk5: 20562a 766136i bk6: 20118a 827697i bk7: 19486a 826094i bk8: 18264a 835152i bk9: 18374a 832555i bk10: 19066a 691528i bk11: 18942a 690812i bk12: 20328a 781627i bk13: 20126a 794892i bk14: 19286a 770499i bk15: 19404a 756486i 
bw_dist = 0.109	0.105	0.297	0.453	0.036
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.62811
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1309198 n_nop=714294 n_act=120000 n_pre=119985 n_req=177342 n_req_1=39781 n_req_2=39821 n_req_3=97740 n_rd=309938 n_write=44981 bw_util=0.5104 bw_util_1=0.1066 bw_util_2=0.1076 bw_util_3=0.2962 blp=6.679561 blp_1= 2.091468 blp_2= 2.075280 blp_3= 3.456462
 n_activity=1262882 dram_eff=0.5291 dram_eff_1=0.1105 dram_eff_2=0.1116 dram_eff_3=0.307
bk0: 19712a 829941i bk1: 19576a 821644i bk2: 17914a 902421i bk3: 17716a 906146i bk4: 20282a 766443i bk5: 20332a 758685i bk6: 19496a 833151i bk7: 19100a 835196i bk8: 17874a 834301i bk9: 18012a 813801i bk10: 19414a 686160i bk11: 19228a 673945i bk12: 20910a 766636i bk13: 20854a 790802i bk14: 19956a 758381i bk15: 19562a 750349i 
bw_dist = 0.107	0.108	0.296	0.454	0.035
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.97012

========= L2 cache stats =========
L2_cache_bank[0]: Access = 152023, Miss = 77326, Miss_rate = 0.509, Pending_hits = 2406, Reservation_fails = 37790
L2_cache_bank[1]: Access = 151375, Miss = 77074, Miss_rate = 0.509, Pending_hits = 2310, Reservation_fails = 45883
L2_cache_bank[2]: Access = 152933, Miss = 77403, Miss_rate = 0.506, Pending_hits = 2464, Reservation_fails = 57008
L2_cache_bank[3]: Access = 153230, Miss = 76953, Miss_rate = 0.502, Pending_hits = 2398, Reservation_fails = 58348
L2_cache_bank[4]: Access = 150864, Miss = 76608, Miss_rate = 0.508, Pending_hits = 2484, Reservation_fails = 37511
L2_cache_bank[5]: Access = 154197, Miss = 77029, Miss_rate = 0.500, Pending_hits = 2444, Reservation_fails = 46987
L2_cache_bank[6]: Access = 152589, Miss = 76884, Miss_rate = 0.504, Pending_hits = 2478, Reservation_fails = 54670
L2_cache_bank[7]: Access = 155124, Miss = 76850, Miss_rate = 0.495, Pending_hits = 2405, Reservation_fails = 59383
L2_cache_bank[8]: Access = 151441, Miss = 77797, Miss_rate = 0.514, Pending_hits = 2474, Reservation_fails = 54017
L2_cache_bank[9]: Access = 151989, Miss = 77188, Miss_rate = 0.508, Pending_hits = 2494, Reservation_fails = 50270
L2_cache_bank[10]: Access = 153054, Miss = 77779, Miss_rate = 0.508, Pending_hits = 2502, Reservation_fails = 62410
L2_cache_bank[11]: Access = 154006, Miss = 77202, Miss_rate = 0.501, Pending_hits = 2465, Reservation_fails = 64160
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 152023, Miss = 77326 (0.509), PendingHit = 2406 (0.0158)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 151375, Miss = 77074 (0.509), PendingHit = 2310 (0.0153)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 152933, Miss = 77403 (0.506), PendingHit = 2464 (0.0161)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 153230, Miss = 76953 (0.502), PendingHit = 2398 (0.0156)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 150864, Miss = 76608 (0.508), PendingHit = 2484 (0.0165)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 154197, Miss = 77029 (0.5), PendingHit = 2444 (0.0158)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 152589, Miss = 76884 (0.504), PendingHit = 2478 (0.0162)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 155124, Miss = 76850 (0.495), PendingHit = 2405 (0.0155)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 151441, Miss = 77797 (0.514), PendingHit = 2474 (0.0163)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 151989, Miss = 77188 (0.508), PendingHit = 2494 (0.0164)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 153054, Miss = 77779 (0.508), PendingHit = 2502 (0.0163)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 154006, Miss = 77202 (0.501), PendingHit = 2465 (0.016)
L2 Cache Total Miss Rate = 0.505
Stream 1: L2 Cache Miss Rate = 0.476
Stream 2: L2 Cache Miss Rate = 0.518
Stream 3: L2 Cache Miss Rate = 0.500
Stream 1: Accesses  = 755556
Stream 1: Misses  = 359380
Stream 2: Accesses  = 549293
Stream 2: Misses  = 284356
Stream 3: Accesses  = 1283532
Stream 3: Misses  = 641737
Stream 1+2: Accesses  = 1304849
Stream 1+2: Misses  = 643736
Stream 1+2+3: Accesses  = 2588381
Stream 1+2+3: Misses  = 1285473
Total Accesses  = 1832825
MPKI-CORES
CORE_L2MPKI_0	27.167
CORE_L2MPKI_1	27.466
CORE_L2MPKI_2	25.965
CORE_L2MPKI_3	28.223
CORE_L2MPKI_4	27.039
CORE_L2MPKI_5	26.892
CORE_L2MPKI_6	25.925
CORE_L2MPKI_7	26.552
CORE_L2MPKI_8	27.210
CORE_L2MPKI_9	26.496
CORE_L2MPKI_10	26.743
CORE_L2MPKI_11	26.990
CORE_L2MPKI_12	26.112
CORE_L2MPKI_13	25.980
CORE_L2MPKI_14	25.477
CORE_L2MPKI_15	26.651
CORE_L2MPKI_16	27.283
CORE_L2MPKI_17	27.984
CORE_L2MPKI_18	29.293
CORE_L2MPKI_19	25.628
CORE_L2MPKI_20	2.844
CORE_L2MPKI_21	2.691
CORE_L2MPKI_22	2.786
CORE_L2MPKI_23	2.640
CORE_L2MPKI_24	2.741
CORE_L2MPKI_25	2.743
CORE_L2MPKI_26	2.796
CORE_L2MPKI_27	2.732
CORE_L2MPKI_28	2.651
CORE_L2MPKI_29	2.790
CORE_L2MPKI_30	2.671
CORE_L2MPKI_31	2.611
CORE_L2MPKI_32	2.639
CORE_L2MPKI_33	2.964
CORE_L2MPKI_34	2.705
CORE_L2MPKI_35	2.688
CORE_L2MPKI_36	2.795
CORE_L2MPKI_37	2.702
CORE_L2MPKI_38	2.612
CORE_L2MPKI_39	2.710
CORE_L2MPKI_40	2.538
CORE_L2MPKI_41	2.723
CORE_L2MPKI_42	2.671
CORE_L2MPKI_43	2.739
CORE_L2MPKI_44	2.561
CORE_L2MPKI_45	2.612
CORE_L2MPKI_46	2.738
CORE_L2MPKI_47	2.680
CORE_L2MPKI_48	2.601
CORE_L2MPKI_49	2.647
CORE_L2MPKI_50	2.624
CORE_L2MPKI_51	2.609
CORE_L2MPKI_52	2.680
CORE_L2MPKI_53	2.628
CORE_L2MPKI_54	2.655
CORE_L2MPKI_55	2.714
CORE_L2MPKI_56	2.566
CORE_L2MPKI_57	2.567
CORE_L2MPKI_58	2.631
CORE_L2MPKI_59	2.754
Avg_MPKI_Stream1= 26.854
Avg_MPKI_Stream2= 2.726
Avg_MPKI_Stream3= 2.647
MISSES-CORES
CORE_MISSES_0	17960
CORE_MISSES_1	19112
CORE_MISSES_2	17771
CORE_MISSES_3	18637
CORE_MISSES_4	17919
CORE_MISSES_5	18557
CORE_MISSES_6	17497
CORE_MISSES_7	17765
CORE_MISSES_8	17545
CORE_MISSES_9	17630
CORE_MISSES_10	18032
CORE_MISSES_11	17995
CORE_MISSES_12	17529
CORE_MISSES_13	17980
CORE_MISSES_14	17466
CORE_MISSES_15	17745
CORE_MISSES_16	18178
CORE_MISSES_17	18186
CORE_MISSES_18	18110
CORE_MISSES_19	17766
CORE_MISSES_20	13276
CORE_MISSES_21	13696
CORE_MISSES_22	15917
CORE_MISSES_23	13416
CORE_MISSES_24	13657
CORE_MISSES_25	15442
CORE_MISSES_26	14675
CORE_MISSES_27	14150
CORE_MISSES_28	14209
CORE_MISSES_29	13752
CORE_MISSES_30	13720
CORE_MISSES_31	15463
CORE_MISSES_32	13813
CORE_MISSES_33	13163
CORE_MISSES_34	14753
CORE_MISSES_35	14883
CORE_MISSES_36	13773
CORE_MISSES_37	14313
CORE_MISSES_38	14311
CORE_MISSES_39	13974
CORE_MISSES_40	15183
CORE_MISSES_41	13961
CORE_MISSES_42	12529
CORE_MISSES_43	14284
CORE_MISSES_44	14370
CORE_MISSES_45	13706
CORE_MISSES_46	14348
CORE_MISSES_47	14012
CORE_MISSES_48	13213
CORE_MISSES_49	15559
CORE_MISSES_50	13968
CORE_MISSES_51	13090
CORE_MISSES_52	14526
CORE_MISSES_53	15030
CORE_MISSES_54	13749
CORE_MISSES_55	14372
CORE_MISSES_56	14226
CORE_MISSES_57	13520
CORE_MISSES_58	14404
CORE_MISSES_59	14307
L2_MISSES = 926093
L2_total_cache_accesses = 1832825
L2_total_cache_misses = 926093
L2_total_cache_miss_rate = 0.5053
L2_total_cache_pending_hits = 29324
L2_total_cache_reservation_fails = 628437
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 219628
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2458
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 717754
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 451182
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 3551
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 521
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 457
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 6928
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 475002
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 16797
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 83298
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 84732
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 177865
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 9426
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 124488
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 81483
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1362
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 122
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 96
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4112
L2_cache_data_port_util = 0.269
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=7907099
icnt_total_pkts_simt_to_mem=2196799
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       6.2598
gpu_ipc_2 =       6.2403
gpu_ipc_3 =     211.7025
gpu_tot_sim_cycle_stream_1 = 1143948
gpu_tot_sim_cycle_stream_2 = 1143505
gpu_tot_sim_cycle_stream_3 = 1140113
gpu_sim_insn_1 = 7160836
gpu_sim_insn_2 = 7135839
gpu_sim_insn_3 = 241364736
gpu_sim_cycle = 1143949
gpu_sim_insn = 255661411
gpu_ipc =     223.4902
gpu_tot_sim_cycle = 1143949
gpu_tot_sim_insn = 255661411
gpu_tot_ipc =     223.4902
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 6196004
gpu_stall_icnt2sh    = 9501215
gpu_total_sim_rate=148900

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4863574
	L1I_total_cache_misses = 13814
	L1I_total_cache_miss_rate = 0.0028
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 34997
L1D_cache:
	L1D_cache_core[0]: Access = 56538, Miss = 43660, Miss_rate = 0.772, Pending_hits = 3632, Reservation_fails = 951231
	L1D_cache_core[1]: Access = 59280, Miss = 45682, Miss_rate = 0.771, Pending_hits = 3884, Reservation_fails = 987491
	L1D_cache_core[2]: Access = 55749, Miss = 43090, Miss_rate = 0.773, Pending_hits = 3620, Reservation_fails = 961897
	L1D_cache_core[3]: Access = 57560, Miss = 44649, Miss_rate = 0.776, Pending_hits = 3645, Reservation_fails = 985058
	L1D_cache_core[4]: Access = 55951, Miss = 43183, Miss_rate = 0.772, Pending_hits = 3646, Reservation_fails = 970329
	L1D_cache_core[5]: Access = 58361, Miss = 44896, Miss_rate = 0.769, Pending_hits = 3792, Reservation_fails = 989738
	L1D_cache_core[6]: Access = 55291, Miss = 42524, Miss_rate = 0.769, Pending_hits = 3670, Reservation_fails = 947565
	L1D_cache_core[7]: Access = 56378, Miss = 43472, Miss_rate = 0.771, Pending_hits = 3614, Reservation_fails = 977349
	L1D_cache_core[8]: Access = 54887, Miss = 42565, Miss_rate = 0.776, Pending_hits = 3655, Reservation_fails = 954883
	L1D_cache_core[9]: Access = 55387, Miss = 42846, Miss_rate = 0.774, Pending_hits = 3632, Reservation_fails = 970084
	L1D_cache_core[10]: Access = 55635, Miss = 43169, Miss_rate = 0.776, Pending_hits = 3540, Reservation_fails = 976830
	L1D_cache_core[11]: Access = 55975, Miss = 43468, Miss_rate = 0.777, Pending_hits = 3621, Reservation_fails = 995338
	L1D_cache_core[12]: Access = 56156, Miss = 42946, Miss_rate = 0.765, Pending_hits = 3662, Reservation_fails = 982228
	L1D_cache_core[13]: Access = 57030, Miss = 43555, Miss_rate = 0.764, Pending_hits = 3692, Reservation_fails = 972854
	L1D_cache_core[14]: Access = 54904, Miss = 42537, Miss_rate = 0.775, Pending_hits = 3610, Reservation_fails = 973629
	L1D_cache_core[15]: Access = 56128, Miss = 43207, Miss_rate = 0.770, Pending_hits = 3468, Reservation_fails = 976547
	L1D_cache_core[16]: Access = 57005, Miss = 43758, Miss_rate = 0.768, Pending_hits = 3751, Reservation_fails = 988559
	L1D_cache_core[17]: Access = 57566, Miss = 43977, Miss_rate = 0.764, Pending_hits = 3723, Reservation_fails = 992104
	L1D_cache_core[18]: Access = 56233, Miss = 43723, Miss_rate = 0.778, Pending_hits = 3592, Reservation_fails = 1003882
	L1D_cache_core[19]: Access = 55424, Miss = 43029, Miss_rate = 0.776, Pending_hits = 3678, Reservation_fails = 956682
	L1D_cache_core[20]: Access = 13002, Miss = 13002, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25533
	L1D_cache_core[21]: Access = 13205, Miss = 13205, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19003
	L1D_cache_core[22]: Access = 14974, Miss = 14974, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8290
	L1D_cache_core[23]: Access = 13918, Miss = 13918, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18528
	L1D_cache_core[24]: Access = 13626, Miss = 13626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17474
	L1D_cache_core[25]: Access = 14877, Miss = 14877, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15321
	L1D_cache_core[26]: Access = 14196, Miss = 14196, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12542
	L1D_cache_core[27]: Access = 14135, Miss = 14135, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14389
	L1D_cache_core[28]: Access = 14152, Miss = 14152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14621
	L1D_cache_core[29]: Access = 13527, Miss = 13527, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17554
	L1D_cache_core[30]: Access = 14018, Miss = 14018, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17783
	L1D_cache_core[31]: Access = 15521, Miss = 15521, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9761
	L1D_cache_core[32]: Access = 14236, Miss = 14236, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11601
	L1D_cache_core[33]: Access = 12412, Miss = 12412, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20300
	L1D_cache_core[34]: Access = 14173, Miss = 14173, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15236
	L1D_cache_core[35]: Access = 14479, Miss = 14479, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15124
	L1D_cache_core[36]: Access = 13581, Miss = 13581, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14356
	L1D_cache_core[37]: Access = 14613, Miss = 14613, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15426
	L1D_cache_core[38]: Access = 14350, Miss = 14350, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13158
	L1D_cache_core[39]: Access = 13881, Miss = 13881, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17952
	L1D_cache_core[40]: Access = 16098, Miss = 16098, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5077
	L1D_cache_core[41]: Access = 13668, Miss = 13668, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17596
	L1D_cache_core[42]: Access = 13063, Miss = 13063, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22655
	L1D_cache_core[43]: Access = 13901, Miss = 13901, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13312
	L1D_cache_core[44]: Access = 14561, Miss = 14561, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11760
	L1D_cache_core[45]: Access = 14378, Miss = 14378, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11377
	L1D_cache_core[46]: Access = 14358, Miss = 14358, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9651
	L1D_cache_core[47]: Access = 13649, Miss = 13649, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15700
	L1D_cache_core[48]: Access = 13560, Miss = 13560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15398
	L1D_cache_core[49]: Access = 15719, Miss = 15719, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7136
	L1D_cache_core[50]: Access = 14049, Miss = 14049, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13097
	L1D_cache_core[51]: Access = 13859, Miss = 13859, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16238
	L1D_cache_core[52]: Access = 14321, Miss = 14321, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12538
	L1D_cache_core[53]: Access = 15207, Miss = 15207, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8125
	L1D_cache_core[54]: Access = 14265, Miss = 14265, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14871
	L1D_cache_core[55]: Access = 14585, Miss = 14585, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18893
	L1D_cache_core[56]: Access = 14563, Miss = 14563, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11579
	L1D_cache_core[57]: Access = 13863, Miss = 13863, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16430
	L1D_cache_core[58]: Access = 14828, Miss = 14828, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10181
	L1D_cache_core[59]: Access = 13741, Miss = 13741, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12853
	L1D_total_cache_accesses = 1694550
	L1D_total_cache_misses = 1437048
	L1D_total_cache_miss_rate = 0.8480
	L1D_total_cache_pending_hits = 73127
	L1D_total_cache_reservation_fails = 20092697
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 509684
	L1C_total_cache_misses = 7696
	L1C_total_cache_miss_rate = 0.0151
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 66238
L1T_cache:
	L1T_total_cache_accesses = 1727280
	L1T_total_cache_misses = 656846
	L1T_total_cache_miss_rate = 0.3803
	L1T_total_cache_pending_hits = 1070434
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 179783
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 72862
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1105512
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 15870549
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 501988
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 7696
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 66238
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1070434
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 656846
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4592
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 265
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 331536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4222148
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4849760
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 13814
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 34997
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2495, 1638, 1694, 1709, 1236, 2111, 2152, 2083, 2085, 1568, 2109, 2369, 1642, 887, 1722, 1835, 2094, 1727, 1657, 2224, 1696, 1282, 1696, 1628, 1681, 1215, 1694, 2064, 1668, 1218, 1696, 1242, 2515, 1088, 2044, 1208, 2487, 1169, 1098, 1169, 1996, 1143, 1508, 1130, 1483, 1199, 1918, 1994, 
gpgpu_n_tot_thrd_icount = 296543648
gpgpu_n_tot_w_icount = 9266989
gpgpu_n_stall_shd_mem = 28430911
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1105472
gpgpu_n_mem_write_global = 336386
gpgpu_n_mem_texture = 656846
gpgpu_n_mem_const = 4789
gpgpu_n_load_insn  = 18707565
gpgpu_n_store_insn = 1045697
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 8245504
gpgpu_n_const_mem_insn = 8765952
gpgpu_n_param_mem_insn = 4212056
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 66238
gpgpu_stall_shd_mem[c_mem][bk_conf] = 66238
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 20851576
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:43447074	W0_Idle:6486889	W0_Scoreboard:77842392	W1:326843	W2:246480	W3:241224	W4:187168	W5:132948	W6:62860	W7:33425	W8:10912	W9:3704	W10:881	W11:694	W12:588	W13:462	W14:881	W15:569	W16:921	W17:2271	W18:2686	W19:8186	W20:6966	W21:14793	W22:20223	W23:16791	W24:19592	W25:18443	W26:13989	W27:8115	W28:4099	W29:979	W30:617	W31:0	W32:7878893
Warp Occupancy Distribution:
Stall:37164255	W0_Idle:3032797	W0_Scoreboard:3917673	W1:326843	W2:246480	W3:241224	W4:187168	W5:132948	W6:62860	W7:33425	W8:10912	W9:3704	W10:881	W11:694	W12:588	W13:462	W14:881	W15:569	W16:921	W17:2271	W18:2686	W19:8186	W20:6966	W21:14793	W22:20223	W23:16791	W24:19592	W25:18443	W26:13989	W27:8115	W28:4099	W29:979	W30:617	W31:0	W32:254925
Warp Occupancy Distribution:
Stall:3563217	W0_Idle:1302381	W0_Scoreboard:37015760	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3778148
warp_utilization0: 0.067622
warp_utilization1: 0.035911
warp_utilization2: 0.082746
traffic_breakdown_coretomem[CONST_ACC_R] = 38312 {8:4789,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8843776 {8:1105472,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15339312 {40:313305,72:5186,136:17895,}
traffic_breakdown_coretomem[INST_ACC_R] = 14080 {8:1760,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 5254768 {8:656846,}
traffic_breakdown_memtocore[CONST_ACC_R] = 344808 {72:4789,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 150264224 {136:1104884,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2690168 {8:336271,}
traffic_breakdown_memtocore[INST_ACC_R] = 239360 {136:1760,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 89331056 {136:656846,}
maxmrqlatency = 1210 
maxdqlatency = 0 
maxmflatency = 5735 
averagemflatency = 683 
averagemflatency_1 = 823 
averagemflatency_2= 588 
averagemflatency_3 = 580 
averagemrqlatency_1 = 50 
averagemrqlatency_2 = 50 
averagemrqlatency_3 = 42 
max_icnt2mem_latency = 5286 
max_icnt2sh_latency = 1143948 
mrq_lat_table:495692 	21896 	28129 	59337 	164390 	195693 	188202 	108735 	25302 	1649 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	4770 	16498 	38003 	109442 	533478 	1074582 	322795 	3163 	59 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	192636 	61316 	89874 	189360 	352221 	604659 	549225 	64817 	913 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	85445 	1509102 	170275 	1692 	5 	0 	0 	2 	1 	25 	120 	1304 	15521 	30054 	50253 	108016 	113642 	17333 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	213 	2072 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        25        28        25        22        24        20        18        18        26        28        24        26        18        14        22        24 
dram[1]:        26        28        25        48        23        21        17        18        26        28        24        26        20        14        22        18 
dram[2]:        20        26        22        24        21        20        18        17        26        26        22        26        20        18        19        19 
dram[3]:        25        25        21        22        18        22        18        14        28        26        26        23        24        24        18        22 
dram[4]:        24        23        22        30        17        21        18        18        28        26        38        26        20        24        17        19 
dram[5]:        27        25        22        22        23        22        20        17        28        26        22        23        15        15        19        19 
maximum service time to same row:
dram[0]:      2909      4812      3849      3889      4147      3975      5514      8964      5487      5603      2883      3828      6928      5756      7744      7188 
dram[1]:      4561      5087      3421      4716      4026      5578      2458      7796      5597      5482      3215      3690      5706      6021      8377      7248 
dram[2]:      4553      4585      3679      3592      3685      3233      8694      6540      5422      5307      2977      2865      6194      6266      7627      8672 
dram[3]:      4932      5203      6284      3747      3996      3508      7834      4294      5315      5477      3454      3156      6169      5663      7221      9548 
dram[4]:      4688      3287      4190      3766      2582      3870      7334      6066      5399      4325      2928      3054      6535      6012      8146      7192 
dram[5]:      4754      3175      4120      3862      3626      3859      9047      7079      5369      4238      3754      3210      4847      6573      7779      7566 
average row accesses per activate:
dram[0]:  1.583045  1.585187  1.478266  1.471116  1.572853  1.604747  1.456893  1.465154  1.613726  1.624969  1.656214  1.686729  1.510013  1.544836  1.596260  1.607580 
dram[1]:  1.569665  1.578657  1.478110  1.484785  1.567606  1.565450  1.478691  1.445695  1.619667  1.595646  1.641207  1.683444  1.533376  1.544741  1.597484  1.600093 
dram[2]:  1.586159  1.579816  1.489059  1.472730  1.589945  1.557747  1.494582  1.459949  1.626994  1.608792  1.676174  1.679522  1.549722  1.505291  1.577715  1.569413 
dram[3]:  1.572429  1.581352  1.461440  1.478335  1.591846  1.573432  1.444431  1.477875  1.614849  1.605363  1.662834  1.668086  1.536381  1.506174  1.588485  1.606670 
dram[4]:  1.592855  1.597211  1.476588  1.474082  1.582192  1.592560  1.467486  1.487323  1.610761  1.626650  1.686559  1.685488  1.518300  1.511789  1.599073  1.597895 
dram[5]:  1.572693  1.575127  1.480438  1.457437  1.588365  1.564209  1.462810  1.458729  1.596859  1.614111  1.696097  1.678814  1.525539  1.512885  1.590842  1.596096 
average row locality = 1289033/823833 = 1.564678
average row locality_1 = 618951/333944 = 1.853457
average row locality_2 = 344760/247208 = 1.394615
average row locality_3 = 325322/242681 = 1.340533
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     11444     11315     10420     10346     11740     11724     11399     11354     10710     10598     10834     10981     11658     11698     11190     11209 
dram[1]:     11601     11443     10214     10178     11619     11609     11142     11188     10346     10356     10933     11095     12106     11823     11559     11348 
dram[2]:     11408     11348     10397     10380     11519     11752     11419     11347     10560     10636     10692     10839     11765     11674     11057     11031 
dram[3]:     11452     11269     10114     10066     11788     11735     11088     11001     10291     10551     10922     10941     11998     11871     11413     11460 
dram[4]:     11411     11433     10422     10194     11861     11802     11505     11208     10645     10740     11084     10956     11826     11666     11060     11216 
dram[5]:     11455     11398     10341     10201     11736     11757     11220     11031     10379     10480     11198     11092     12027     11964     11551     11373 
total reads: 1071196
bank skew: 12106/10066 = 1.20
chip skew: 179203/177824 = 1.01
number of total write accesses:
dram[0]:      2300      2297      1245      1292      2617      2678      1241      1239      2458      2418      3744      3928      2065      2153      2384      2449 
dram[1]:      2256      2285      1265      1240      2560      2419      1279      1271      2485      2398      3700      3923      2182      2143      2411      2392 
dram[2]:      2298      2240      1240      1231      2649      2545      1270      1229      2495      2429      3766      3924      2167      1839      2424      2320 
dram[3]:      2247      2231      1275      1159      2736      2514      1246      1323      2455      2499      3972      3945      2086      1790      2437      2367 
dram[4]:      2321      2311      1246      1124      2693      2582      1269      1287      2378      2444      4036      3910      2071      1863      2393      2446 
dram[5]:      2229      2230      1276      1116      2708      2543      1347      1269      2431      2583      4055      3972      2130      1773      2380      2363 
total reads: 217844
bank skew: 4055/1116 = 3.63
chip skew: 36508/36066 = 1.01
average mf latency per bank:
dram[0]:       1179      1198      1133      1128      1034      1059      1159      1166       696       701       807       826      1443      1412      1034      1033
dram[1]:       1251      1239      1204      1213      1135      1207      1265      1292       747       758       860       882      1480      1542      1119      1128
dram[2]:       1165      1237      1142      1189      1045      1135      1136      1234       690       731       777       869      1376      1664      1024      1102
dram[3]:       1196      1270      1172      1393      1122      1213      1244      1280       719       757       856       906      1473      1614      1079      1133
dram[4]:       1176      1199      1136      1161      1068      1095      1179      1190       716       720       817       843      1418      1488      1045      1079
dram[5]:       1247      1270      1199      1239      1178      1229      1270      1299       750       761       887       915      1520      1639      1130      1145
maximum mf latency per bank:
dram[0]:       4371      4676      3502      4517      4827      2997      3996      3993      3575      3735      4381      4334      3894      4409      3322      4103
dram[1]:       4657      4598      3667      4132      3936      3754      3256      3389      3869      4296      3823      3325      4603      3497      3538      3086
dram[2]:       4252      3932      4899      4338      4211      4244      3594      3291      4967      4137      4092      4524      2492      2990      3276      3616
dram[3]:       4121      3930      3621      4210      2775      4001      4034      4845      4168      4501      4357      4382      3657      3542      3519      3189
dram[4]:       3831      3418      4023      4210      4337      2986      3499      4518      3793      4155      4450      4339      4111      3253      3833      5174
dram[5]:       5735      3747      4892      4556      3931      3835      4661      3895      5010      4466      4629      3911      3252      5000      3931      3875
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1510012 n_nop=828139 n_act=137308 n_pre=137293 n_req=203649 n_req_1=46447 n_req_2=45289 n_req_3=111913 n_rd=357231 n_write=50041 bw_util=0.509 bw_util_1=0.109 bw_util_2=0.1061 bw_util_3=0.2939 blp=6.485054 blp_1= 2.053057 blp_2= 2.029840 blp_3= 3.393450
 n_activity=1455630 dram_eff=0.528 dram_eff_1=0.113 dram_eff_2=0.1101 dram_eff_3=0.3049
bk0: 22888a 962100i bk1: 22630a 964933i bk2: 20838a 1052699i bk3: 20692a 1041144i bk4: 23480a 898160i bk5: 23444a 889446i bk6: 22798a 974928i bk7: 22708a 966465i bk8: 21420a 965799i bk9: 21196a 966244i bk10: 21668a 839756i bk11: 21962a 820297i bk12: 23316a 915254i bk13: 23396a 903087i bk14: 22377a 901340i bk15: 22418a 886099i 
bw_dist = 0.109	0.106	0.294	0.455	0.036
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.28215
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1510012 n_nop=828333 n_act=137448 n_pre=137432 n_req=203357 n_req_1=45108 n_req_2=46317 n_req_3=111932 n_rd=357119 n_write=49680 bw_util=0.5086 bw_util_1=0.1056 bw_util_2=0.1089 bw_util_3=0.294 blp=6.543469 blp_1= 2.025501 blp_2= 2.079731 blp_3= 3.414580
 n_activity=1454363 dram_eff=0.528 dram_eff_1=0.1097 dram_eff_2=0.1131 dram_eff_3=0.3053
bk0: 23202a 958773i bk1: 22885a 947761i bk2: 20428a 1051853i bk3: 20356a 1052633i bk4: 23238a 903825i bk5: 23218a 898863i bk6: 22284a 980568i bk7: 22376a 964768i bk8: 20692a 969136i bk9: 20712a 971933i bk10: 21866a 826499i bk11: 22190a 808386i bk12: 24212a 888750i bk13: 23646a 890305i bk14: 23118a 883200i bk15: 22696a 879844i 
bw_dist = 0.106	0.109	0.294	0.455	0.037
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.6523
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1510012 n_nop=831575 n_act=136712 n_pre=136697 n_req=202594 n_req_1=45724 n_req_2=44832 n_req_3=112038 n_rd=355642 n_write=49386 bw_util=0.5065 bw_util_1=0.1072 bw_util_2=0.1051 bw_util_3=0.2943 blp=6.454007 blp_1= 2.031742 blp_2= 2.041548 blp_3= 3.399089
 n_activity=1455769 dram_eff=0.5254 dram_eff_1=0.1111 dram_eff_2=0.109 dram_eff_3=0.3052
bk0: 22816a 966687i bk1: 22696a 959865i bk2: 20794a 1053781i bk3: 20760a 1042561i bk4: 23038a 909576i bk5: 23504a 881328i bk6: 22838a 983976i bk7: 22694a 964806i bk8: 21120a 972305i bk9: 21272a 958672i bk10: 21382a 853357i bk11: 21678a 813475i bk12: 23530a 913511i bk13: 23348a 918321i bk14: 22110a 906623i bk15: 22062a 898517i 
bw_dist = 0.107	0.105	0.294	0.458	0.036
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.26672
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1510012 n_nop=830123 n_act=137159 n_pre=137143 n_req=202866 n_req_1=45732 n_req_2=45206 n_req_3=111928 n_rd=355920 n_write=49667 bw_util=0.5071 bw_util_1=0.1068 bw_util_2=0.1062 bw_util_3=0.294 blp=6.534414 blp_1= 2.066269 blp_2= 2.043313 blp_3= 3.425498
 n_activity=1455874 dram_eff=0.5259 dram_eff_1=0.1108 dram_eff_2=0.1102 dram_eff_3=0.305
bk0: 22904a 963651i bk1: 22538a 960305i bk2: 20228a 1053277i bk3: 20132a 1059095i bk4: 23576a 882699i bk5: 23470a 887983i bk6: 22176a 982623i bk7: 22002a 971344i bk8: 20582a 975949i bk9: 21102a 947268i bk10: 21844a 819414i bk11: 21882a 804963i bk12: 23996a 899992i bk13: 23742a 911441i bk14: 22826a 890613i bk15: 22920a 881743i 
bw_dist = 0.107	0.106	0.294	0.457	0.036
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.6132
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1510012 n_nop=827930 n_act=137179 n_pre=137165 n_req=204127 n_req_1=46938 n_req_2=45181 n_req_3=112008 n_rd=358052 n_write=49686 bw_util=0.5102 bw_util_1=0.1102 bw_util_2=0.1058 bw_util_3=0.2942 blp=6.529010 blp_1= 2.052310 blp_2= 2.056040 blp_3= 3.401934
 n_activity=1454686 dram_eff=0.5296 dram_eff_1=0.1144 dram_eff_2=0.1098 dram_eff_3=0.3054
bk0: 22822a 963770i bk1: 22866a 955642i bk2: 20844a 1047336i bk3: 20388a 1064242i bk4: 23718a 885232i bk5: 23604a 888842i bk6: 23008a 966498i bk7: 22416a 959365i bk8: 21290a 969725i bk9: 21480a 965764i bk10: 22168a 808669i bk11: 21912a 807608i bk12: 23652a 906333i bk13: 23332a 919906i bk14: 22120a 902417i bk15: 22432a 883048i 
bw_dist = 0.110	0.106	0.294	0.453	0.037
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.45973
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1510012 n_nop=825783 n_act=138025 n_pre=138011 n_req=204251 n_req_1=46213 n_req_2=46246 n_req_3=111792 n_rd=358398 n_write=49795 bw_util=0.5106 bw_util_1=0.1079 bw_util_2=0.109 bw_util_3=0.2937 blp=6.596620 blp_1= 2.081308 blp_2= 2.064923 blp_3= 3.423438
 n_activity=1456545 dram_eff=0.5293 dram_eff_1=0.1119 dram_eff_2=0.113 dram_eff_3=0.3045
bk0: 22910a 964480i bk1: 22796a 956316i bk2: 20682a 1046512i bk3: 20402a 1054127i bk4: 23468a 888058i bk5: 23514a 878418i bk6: 22440a 967502i bk7: 22060a 966484i bk8: 20758a 968780i bk9: 20960a 945726i bk10: 22396a 801379i bk11: 22182a 788022i bk12: 24054a 890323i bk13: 23928a 919530i bk14: 23102a 887588i bk15: 22746a 875987i 
bw_dist = 0.108	0.109	0.294	0.454	0.035
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.8476

========= L2 cache stats =========
L2_cache_bank[0]: Access = 174721, Miss = 89400, Miss_rate = 0.512, Pending_hits = 2643, Reservation_fails = 42770
L2_cache_bank[1]: Access = 173769, Miss = 89230, Miss_rate = 0.513, Pending_hits = 2530, Reservation_fails = 51383
L2_cache_bank[2]: Access = 175647, Miss = 89527, Miss_rate = 0.510, Pending_hits = 2712, Reservation_fails = 64195
L2_cache_bank[3]: Access = 175792, Miss = 89046, Miss_rate = 0.507, Pending_hits = 2652, Reservation_fails = 65215
L2_cache_bank[4]: Access = 173103, Miss = 88828, Miss_rate = 0.513, Pending_hits = 2746, Reservation_fails = 42294
L2_cache_bank[5]: Access = 176948, Miss = 89014, Miss_rate = 0.503, Pending_hits = 2693, Reservation_fails = 51814
L2_cache_bank[6]: Access = 175097, Miss = 89070, Miss_rate = 0.509, Pending_hits = 2736, Reservation_fails = 61531
L2_cache_bank[7]: Access = 178250, Miss = 88899, Miss_rate = 0.499, Pending_hits = 2682, Reservation_fails = 65692
L2_cache_bank[8]: Access = 173769, Miss = 89816, Miss_rate = 0.517, Pending_hits = 2699, Reservation_fails = 58608
L2_cache_bank[9]: Access = 174754, Miss = 89219, Miss_rate = 0.511, Pending_hits = 2769, Reservation_fails = 57250
L2_cache_bank[10]: Access = 175889, Miss = 89909, Miss_rate = 0.511, Pending_hits = 2753, Reservation_fails = 71320
L2_cache_bank[11]: Access = 177017, Miss = 89298, Miss_rate = 0.504, Pending_hits = 2737, Reservation_fails = 73890
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 174721, Miss = 89400 (0.512), PendingHit = 2643 (0.0151)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 173769, Miss = 89230 (0.513), PendingHit = 2530 (0.0146)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 175647, Miss = 89527 (0.51), PendingHit = 2712 (0.0154)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 175792, Miss = 89046 (0.507), PendingHit = 2652 (0.0151)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 173103, Miss = 88828 (0.513), PendingHit = 2746 (0.0159)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 176948, Miss = 89014 (0.503), PendingHit = 2693 (0.0152)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 175097, Miss = 89070 (0.509), PendingHit = 2736 (0.0156)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 178250, Miss = 88899 (0.499), PendingHit = 2682 (0.015)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 173769, Miss = 89816 (0.517), PendingHit = 2699 (0.0155)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 174754, Miss = 89219 (0.511), PendingHit = 2769 (0.0158)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 175889, Miss = 89909 (0.511), PendingHit = 2753 (0.0157)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 177017, Miss = 89298 (0.504), PendingHit = 2737 (0.0155)
L2 Cache Total Miss Rate = 0.509
Stream 1: L2 Cache Miss Rate = 0.484
Stream 2: L2 Cache Miss Rate = 0.521
Stream 3: L2 Cache Miss Rate = 0.504
Stream 1: Accesses  = 874409
Stream 1: Misses  = 423085
Stream 2: Accesses  = 626595
Stream 2: Misses  = 326496
Stream 3: Accesses  = 1478161
Stream 3: Misses  = 744760
Stream 1+2: Accesses  = 1501004
Stream 1+2: Misses  = 749581
Stream 1+2+3: Accesses  = 2979165
Stream 1+2+3: Misses  = 1494341
Total Accesses  = 2104756
MPKI-CORES
CORE_L2MPKI_0	29.794
CORE_L2MPKI_1	30.142
CORE_L2MPKI_2	28.762
CORE_L2MPKI_3	31.049
CORE_L2MPKI_4	29.802
CORE_L2MPKI_5	29.597
CORE_L2MPKI_6	28.430
CORE_L2MPKI_7	29.353
CORE_L2MPKI_8	30.010
CORE_L2MPKI_9	29.273
CORE_L2MPKI_10	29.574
CORE_L2MPKI_11	29.845
CORE_L2MPKI_12	28.989
CORE_L2MPKI_13	28.817
CORE_L2MPKI_14	28.201
CORE_L2MPKI_15	29.399
CORE_L2MPKI_16	30.049
CORE_L2MPKI_17	30.843
CORE_L2MPKI_18	31.956
CORE_L2MPKI_19	28.324
CORE_L2MPKI_20	2.879
CORE_L2MPKI_21	2.803
CORE_L2MPKI_22	2.755
CORE_L2MPKI_23	2.645
CORE_L2MPKI_24	2.777
CORE_L2MPKI_25	2.728
CORE_L2MPKI_26	2.774
CORE_L2MPKI_27	2.714
CORE_L2MPKI_28	2.647
CORE_L2MPKI_29	2.767
CORE_L2MPKI_30	2.657
CORE_L2MPKI_31	2.622
CORE_L2MPKI_32	2.630
CORE_L2MPKI_33	2.930
CORE_L2MPKI_34	2.819
CORE_L2MPKI_35	2.695
CORE_L2MPKI_36	2.781
CORE_L2MPKI_37	2.677
CORE_L2MPKI_38	2.631
CORE_L2MPKI_39	2.719
CORE_L2MPKI_40	2.540
CORE_L2MPKI_41	2.723
CORE_L2MPKI_42	2.654
CORE_L2MPKI_43	2.739
CORE_L2MPKI_44	2.577
CORE_L2MPKI_45	2.593
CORE_L2MPKI_46	2.709
CORE_L2MPKI_47	2.675
CORE_L2MPKI_48	2.611
CORE_L2MPKI_49	2.642
CORE_L2MPKI_50	2.620
CORE_L2MPKI_51	2.598
CORE_L2MPKI_52	2.704
CORE_L2MPKI_53	2.629
CORE_L2MPKI_54	2.640
CORE_L2MPKI_55	2.694
CORE_L2MPKI_56	2.568
CORE_L2MPKI_57	2.597
CORE_L2MPKI_58	2.613
CORE_L2MPKI_59	2.735
Avg_MPKI_Stream1= 29.611
Avg_MPKI_Stream2= 2.733
Avg_MPKI_Stream3= 2.643
MISSES-CORES
CORE_MISSES_0	21055
CORE_MISSES_1	22371
CORE_MISSES_2	21022
CORE_MISSES_3	21883
CORE_MISSES_4	21092
CORE_MISSES_5	21818
CORE_MISSES_6	20433
CORE_MISSES_7	20996
CORE_MISSES_8	20673
CORE_MISSES_9	20741
CORE_MISSES_10	21227
CORE_MISSES_11	21220
CORE_MISSES_12	20792
CORE_MISSES_13	21289
CORE_MISSES_14	20668
CORE_MISSES_15	20867
CORE_MISSES_16	21409
CORE_MISSES_17	21474
CORE_MISSES_18	21193
CORE_MISSES_19	20862
CORE_MISSES_20	15794
CORE_MISSES_21	15809
CORE_MISSES_22	17670
CORE_MISSES_23	15678
CORE_MISSES_24	16061
CORE_MISSES_25	17259
CORE_MISSES_26	16826
CORE_MISSES_27	16389
CORE_MISSES_28	15972
CORE_MISSES_29	15979
CORE_MISSES_30	15904
CORE_MISSES_31	17348
CORE_MISSES_32	15995
CORE_MISSES_33	15492
CORE_MISSES_34	16931
CORE_MISSES_35	16552
CORE_MISSES_36	16054
CORE_MISSES_37	16540
CORE_MISSES_38	16101
CORE_MISSES_39	16142
CORE_MISSES_40	17387
CORE_MISSES_41	15767
CORE_MISSES_42	14606
CORE_MISSES_43	16231
CORE_MISSES_44	15961
CORE_MISSES_45	15885
CORE_MISSES_46	16575
CORE_MISSES_47	15572
CORE_MISSES_48	15058
CORE_MISSES_49	17743
CORE_MISSES_50	15685
CORE_MISSES_51	15299
CORE_MISSES_52	16403
CORE_MISSES_53	17074
CORE_MISSES_54	16029
CORE_MISSES_55	16645
CORE_MISSES_56	15974
CORE_MISSES_57	15268
CORE_MISSES_58	16494
CORE_MISSES_59	16019
L2_MISSES = 1071256
L2_total_cache_accesses = 2104756
L2_total_cache_misses = 1071256
L2_total_cache_miss_rate = 0.5090
L2_total_cache_pending_hits = 32352
L2_total_cache_reservation_fails = 705962
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 266988
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2742
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 835331
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 510319
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 3716
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 551
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 522
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 7132
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 542292
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 18882
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 95672
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 94770
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 186642
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10039
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 139619
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 89216
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1510
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 138
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 112
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4525
L2_cache_data_port_util = 0.269
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=9168088
icnt_total_pkts_simt_to_mem=2500510
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       6.2598
gpu_ipc_2 =       6.2403
gpu_ipc_3 =     211.7025
gpu_tot_sim_cycle_stream_1 = 1143948
gpu_tot_sim_cycle_stream_2 = 1143505
gpu_tot_sim_cycle_stream_3 = 1140113
gpu_sim_insn_1 = 7160836
gpu_sim_insn_2 = 7135839
gpu_sim_insn_3 = 241364736
gpu_sim_cycle = 1143949
gpu_sim_insn = 255661411
gpu_ipc =     223.4902
gpu_tot_sim_cycle = 1143949
gpu_tot_sim_insn = 255661411
gpu_tot_ipc =     223.4902
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 6196004
gpu_stall_icnt2sh    = 9501215
gpu_total_sim_rate=148900

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4863574
	L1I_total_cache_misses = 13814
	L1I_total_cache_miss_rate = 0.0028
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 34997
L1D_cache:
	L1D_cache_core[0]: Access = 56538, Miss = 43660, Miss_rate = 0.772, Pending_hits = 3632, Reservation_fails = 951231
	L1D_cache_core[1]: Access = 59280, Miss = 45682, Miss_rate = 0.771, Pending_hits = 3884, Reservation_fails = 987491
	L1D_cache_core[2]: Access = 55749, Miss = 43090, Miss_rate = 0.773, Pending_hits = 3620, Reservation_fails = 961897
	L1D_cache_core[3]: Access = 57560, Miss = 44649, Miss_rate = 0.776, Pending_hits = 3645, Reservation_fails = 985058
	L1D_cache_core[4]: Access = 55951, Miss = 43183, Miss_rate = 0.772, Pending_hits = 3646, Reservation_fails = 970329
	L1D_cache_core[5]: Access = 58361, Miss = 44896, Miss_rate = 0.769, Pending_hits = 3792, Reservation_fails = 989738
	L1D_cache_core[6]: Access = 55291, Miss = 42524, Miss_rate = 0.769, Pending_hits = 3670, Reservation_fails = 947565
	L1D_cache_core[7]: Access = 56378, Miss = 43472, Miss_rate = 0.771, Pending_hits = 3614, Reservation_fails = 977349
	L1D_cache_core[8]: Access = 54887, Miss = 42565, Miss_rate = 0.776, Pending_hits = 3655, Reservation_fails = 954883
	L1D_cache_core[9]: Access = 55387, Miss = 42846, Miss_rate = 0.774, Pending_hits = 3632, Reservation_fails = 970084
	L1D_cache_core[10]: Access = 55635, Miss = 43169, Miss_rate = 0.776, Pending_hits = 3540, Reservation_fails = 976830
	L1D_cache_core[11]: Access = 55975, Miss = 43468, Miss_rate = 0.777, Pending_hits = 3621, Reservation_fails = 995338
	L1D_cache_core[12]: Access = 56156, Miss = 42946, Miss_rate = 0.765, Pending_hits = 3662, Reservation_fails = 982228
	L1D_cache_core[13]: Access = 57030, Miss = 43555, Miss_rate = 0.764, Pending_hits = 3692, Reservation_fails = 972854
	L1D_cache_core[14]: Access = 54904, Miss = 42537, Miss_rate = 0.775, Pending_hits = 3610, Reservation_fails = 973629
	L1D_cache_core[15]: Access = 56128, Miss = 43207, Miss_rate = 0.770, Pending_hits = 3468, Reservation_fails = 976547
	L1D_cache_core[16]: Access = 57005, Miss = 43758, Miss_rate = 0.768, Pending_hits = 3751, Reservation_fails = 988559
	L1D_cache_core[17]: Access = 57566, Miss = 43977, Miss_rate = 0.764, Pending_hits = 3723, Reservation_fails = 992104
	L1D_cache_core[18]: Access = 56233, Miss = 43723, Miss_rate = 0.778, Pending_hits = 3592, Reservation_fails = 1003882
	L1D_cache_core[19]: Access = 55424, Miss = 43029, Miss_rate = 0.776, Pending_hits = 3678, Reservation_fails = 956682
	L1D_cache_core[20]: Access = 13002, Miss = 13002, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25533
	L1D_cache_core[21]: Access = 13205, Miss = 13205, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19003
	L1D_cache_core[22]: Access = 14974, Miss = 14974, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8290
	L1D_cache_core[23]: Access = 13918, Miss = 13918, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18528
	L1D_cache_core[24]: Access = 13626, Miss = 13626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17474
	L1D_cache_core[25]: Access = 14877, Miss = 14877, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15321
	L1D_cache_core[26]: Access = 14196, Miss = 14196, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12542
	L1D_cache_core[27]: Access = 14135, Miss = 14135, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14389
	L1D_cache_core[28]: Access = 14152, Miss = 14152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14621
	L1D_cache_core[29]: Access = 13527, Miss = 13527, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17554
	L1D_cache_core[30]: Access = 14018, Miss = 14018, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17783
	L1D_cache_core[31]: Access = 15521, Miss = 15521, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9761
	L1D_cache_core[32]: Access = 14236, Miss = 14236, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11601
	L1D_cache_core[33]: Access = 12412, Miss = 12412, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20300
	L1D_cache_core[34]: Access = 14173, Miss = 14173, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15236
	L1D_cache_core[35]: Access = 14479, Miss = 14479, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15124
	L1D_cache_core[36]: Access = 13581, Miss = 13581, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14356
	L1D_cache_core[37]: Access = 14613, Miss = 14613, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15426
	L1D_cache_core[38]: Access = 14350, Miss = 14350, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13158
	L1D_cache_core[39]: Access = 13881, Miss = 13881, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17952
	L1D_cache_core[40]: Access = 16098, Miss = 16098, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5077
	L1D_cache_core[41]: Access = 13668, Miss = 13668, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17596
	L1D_cache_core[42]: Access = 13063, Miss = 13063, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22655
	L1D_cache_core[43]: Access = 13901, Miss = 13901, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13312
	L1D_cache_core[44]: Access = 14561, Miss = 14561, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11760
	L1D_cache_core[45]: Access = 14378, Miss = 14378, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11377
	L1D_cache_core[46]: Access = 14358, Miss = 14358, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9651
	L1D_cache_core[47]: Access = 13649, Miss = 13649, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15700
	L1D_cache_core[48]: Access = 13560, Miss = 13560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15398
	L1D_cache_core[49]: Access = 15719, Miss = 15719, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7136
	L1D_cache_core[50]: Access = 14049, Miss = 14049, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13097
	L1D_cache_core[51]: Access = 13859, Miss = 13859, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16238
	L1D_cache_core[52]: Access = 14321, Miss = 14321, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12538
	L1D_cache_core[53]: Access = 15207, Miss = 15207, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8125
	L1D_cache_core[54]: Access = 14265, Miss = 14265, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14871
	L1D_cache_core[55]: Access = 14585, Miss = 14585, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18893
	L1D_cache_core[56]: Access = 14563, Miss = 14563, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11579
	L1D_cache_core[57]: Access = 13863, Miss = 13863, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16430
	L1D_cache_core[58]: Access = 14828, Miss = 14828, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10181
	L1D_cache_core[59]: Access = 13741, Miss = 13741, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12853
	L1D_total_cache_accesses = 1694550
	L1D_total_cache_misses = 1437048
	L1D_total_cache_miss_rate = 0.8480
	L1D_total_cache_pending_hits = 73127
	L1D_total_cache_reservation_fails = 20092697
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 509684
	L1C_total_cache_misses = 7696
	L1C_total_cache_miss_rate = 0.0151
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 66238
L1T_cache:
	L1T_total_cache_accesses = 1727280
	L1T_total_cache_misses = 656846
	L1T_total_cache_miss_rate = 0.3803
	L1T_total_cache_pending_hits = 1070434
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 179783
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 72862
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1105512
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 15870549
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 501988
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 7696
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 66238
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1070434
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 656846
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4592
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 265
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 331536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4222148
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4849760
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 13814
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 34997
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2495, 1638, 1694, 1709, 1236, 2111, 2152, 2083, 2085, 1568, 2109, 2369, 1642, 887, 1722, 1835, 2094, 1727, 1657, 2224, 1696, 1282, 1696, 1628, 1681, 1215, 1694, 2064, 1668, 1218, 1696, 1242, 2515, 1088, 2044, 1208, 2487, 1169, 1098, 1169, 1996, 1143, 1508, 1130, 1483, 1199, 1918, 1994, 
gpgpu_n_tot_thrd_icount = 296543648
gpgpu_n_tot_w_icount = 9266989
gpgpu_n_stall_shd_mem = 28430911
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1105472
gpgpu_n_mem_write_global = 336386
gpgpu_n_mem_texture = 656846
gpgpu_n_mem_const = 4789
gpgpu_n_load_insn  = 18707565
gpgpu_n_store_insn = 1045697
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 8245504
gpgpu_n_const_mem_insn = 8765952
gpgpu_n_param_mem_insn = 4212056
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 66238
gpgpu_stall_shd_mem[c_mem][bk_conf] = 66238
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 20851576
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:43447074	W0_Idle:6486889	W0_Scoreboard:77842392	W1:326843	W2:246480	W3:241224	W4:187168	W5:132948	W6:62860	W7:33425	W8:10912	W9:3704	W10:881	W11:694	W12:588	W13:462	W14:881	W15:569	W16:921	W17:2271	W18:2686	W19:8186	W20:6966	W21:14793	W22:20223	W23:16791	W24:19592	W25:18443	W26:13989	W27:8115	W28:4099	W29:979	W30:617	W31:0	W32:7878893
Warp Occupancy Distribution:
Stall:37164255	W0_Idle:3032797	W0_Scoreboard:3917673	W1:326843	W2:246480	W3:241224	W4:187168	W5:132948	W6:62860	W7:33425	W8:10912	W9:3704	W10:881	W11:694	W12:588	W13:462	W14:881	W15:569	W16:921	W17:2271	W18:2686	W19:8186	W20:6966	W21:14793	W22:20223	W23:16791	W24:19592	W25:18443	W26:13989	W27:8115	W28:4099	W29:979	W30:617	W31:0	W32:254925
Warp Occupancy Distribution:
Stall:3563217	W0_Idle:1302381	W0_Scoreboard:37015760	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3778148
warp_utilization0: 0.067622
warp_utilization1: 0.035911
warp_utilization2: 0.082746
traffic_breakdown_coretomem[CONST_ACC_R] = 38312 {8:4789,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8843776 {8:1105472,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15339312 {40:313305,72:5186,136:17895,}
traffic_breakdown_coretomem[INST_ACC_R] = 14080 {8:1760,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 5254768 {8:656846,}
traffic_breakdown_memtocore[CONST_ACC_R] = 344808 {72:4789,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 150264224 {136:1104884,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2690168 {8:336271,}
traffic_breakdown_memtocore[INST_ACC_R] = 239360 {136:1760,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 89331056 {136:656846,}
maxmrqlatency = 1210 
maxdqlatency = 0 
maxmflatency = 5735 
averagemflatency = 683 
averagemflatency_1 = 823 
averagemflatency_2= 588 
averagemflatency_3 = 580 
averagemrqlatency_1 = 50 
averagemrqlatency_2 = 50 
averagemrqlatency_3 = 42 
max_icnt2mem_latency = 5286 
max_icnt2sh_latency = 1143948 
mrq_lat_table:495692 	21896 	28129 	59337 	164390 	195693 	188202 	108735 	25302 	1649 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	4770 	16498 	38003 	109442 	533478 	1074582 	322795 	3163 	59 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	192636 	61316 	89874 	189360 	352221 	604659 	549225 	64817 	913 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	85445 	1509102 	170275 	1692 	5 	0 	0 	2 	1 	25 	120 	1304 	15521 	30054 	50253 	108016 	113642 	17333 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	213 	2072 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        25        28        25        22        24        20        18        18        26        28        24        26        18        14        22        24 
dram[1]:        26        28        25        48        23        21        17        18        26        28        24        26        20        14        22        18 
dram[2]:        20        26        22        24        21        20        18        17        26        26        22        26        20        18        19        19 
dram[3]:        25        25        21        22        18        22        18        14        28        26        26        23        24        24        18        22 
dram[4]:        24        23        22        30        17        21        18        18        28        26        38        26        20        24        17        19 
dram[5]:        27        25        22        22        23        22        20        17        28        26        22        23        15        15        19        19 
maximum service time to same row:
dram[0]:      2909      4812      3849      3889      4147      3975      5514      8964      5487      5603      2883      3828      6928      5756      7744      7188 
dram[1]:      4561      5087      3421      4716      4026      5578      2458      7796      5597      5482      3215      3690      5706      6021      8377      7248 
dram[2]:      4553      4585      3679      3592      3685      3233      8694      6540      5422      5307      2977      2865      6194      6266      7627      8672 
dram[3]:      4932      5203      6284      3747      3996      3508      7834      4294      5315      5477      3454      3156      6169      5663      7221      9548 
dram[4]:      4688      3287      4190      3766      2582      3870      7334      6066      5399      4325      2928      3054      6535      6012      8146      7192 
dram[5]:      4754      3175      4120      3862      3626      3859      9047      7079      5369      4238      3754      3210      4847      6573      7779      7566 
average row accesses per activate:
dram[0]:  1.583045  1.585187  1.478266  1.471116  1.572853  1.604747  1.456893  1.465154  1.613726  1.624969  1.656214  1.686729  1.510013  1.544836  1.596260  1.607580 
dram[1]:  1.569665  1.578657  1.478110  1.484785  1.567606  1.565450  1.478691  1.445695  1.619667  1.595646  1.641207  1.683444  1.533376  1.544741  1.597484  1.600093 
dram[2]:  1.586159  1.579816  1.489059  1.472730  1.589945  1.557747  1.494582  1.459949  1.626994  1.608792  1.676174  1.679522  1.549722  1.505291  1.577715  1.569413 
dram[3]:  1.572429  1.581352  1.461440  1.478335  1.591846  1.573432  1.444431  1.477875  1.614849  1.605363  1.662834  1.668086  1.536381  1.506174  1.588485  1.606670 
dram[4]:  1.592855  1.597211  1.476588  1.474082  1.582192  1.592560  1.467486  1.487323  1.610761  1.626650  1.686559  1.685488  1.518300  1.511789  1.599073  1.597895 
dram[5]:  1.572693  1.575127  1.480438  1.457437  1.588365  1.564209  1.462810  1.458729  1.596859  1.614111  1.696097  1.678814  1.525539  1.512885  1.590842  1.596096 
average row locality = 1289033/823833 = 1.564678
average row locality_1 = 618951/333944 = 1.853457
average row locality_2 = 344760/247208 = 1.394615
average row locality_3 = 325322/242681 = 1.340533
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     11444     11315     10420     10346     11740     11724     11399     11354     10710     10598     10834     10981     11658     11698     11190     11209 
dram[1]:     11601     11443     10214     10178     11619     11609     11142     11188     10346     10356     10933     11095     12106     11823     11559     11348 
dram[2]:     11408     11348     10397     10380     11519     11752     11419     11347     10560     10636     10692     10839     11765     11674     11057     11031 
dram[3]:     11452     11269     10114     10066     11788     11735     11088     11001     10291     10551     10922     10941     11998     11871     11413     11460 
dram[4]:     11411     11433     10422     10194     11861     11802     11505     11208     10645     10740     11084     10956     11826     11666     11060     11216 
dram[5]:     11455     11398     10341     10201     11736     11757     11220     11031     10379     10480     11198     11092     12027     11964     11551     11373 
total reads: 1071196
bank skew: 12106/10066 = 1.20
chip skew: 179203/177824 = 1.01
number of total write accesses:
dram[0]:      2300      2297      1245      1292      2617      2678      1241      1239      2458      2418      3744      3928      2065      2153      2384      2449 
dram[1]:      2256      2285      1265      1240      2560      2419      1279      1271      2485      2398      3700      3923      2182      2143      2411      2392 
dram[2]:      2298      2240      1240      1231      2649      2545      1270      1229      2495      2429      3766      3924      2167      1839      2424      2320 
dram[3]:      2247      2231      1275      1159      2736      2514      1246      1323      2455      2499      3972      3945      2086      1790      2437      2367 
dram[4]:      2321      2311      1246      1124      2693      2582      1269      1287      2378      2444      4036      3910      2071      1863      2393      2446 
dram[5]:      2229      2230      1276      1116      2708      2543      1347      1269      2431      2583      4055      3972      2130      1773      2380      2363 
total reads: 217844
bank skew: 4055/1116 = 3.63
chip skew: 36508/36066 = 1.01
average mf latency per bank:
dram[0]:       1179      1198      1133      1128      1034      1059      1159      1166       696       701       807       826      1443      1412      1034      1033
dram[1]:       1251      1239      1204      1213      1135      1207      1265      1292       747       758       860       882      1480      1542      1119      1128
dram[2]:       1165      1237      1142      1189      1045      1135      1136      1234       690       731       777       869      1376      1664      1024      1102
dram[3]:       1196      1270      1172      1393      1122      1213      1244      1280       719       757       856       906      1473      1614      1079      1133
dram[4]:       1176      1199      1136      1161      1068      1095      1179      1190       716       720       817       843      1418      1488      1045      1079
dram[5]:       1247      1270      1199      1239      1178      1229      1270      1299       750       761       887       915      1520      1639      1130      1145
maximum mf latency per bank:
dram[0]:       4371      4676      3502      4517      4827      2997      3996      3993      3575      3735      4381      4334      3894      4409      3322      4103
dram[1]:       4657      4598      3667      4132      3936      3754      3256      3389      3869      4296      3823      3325      4603      3497      3538      3086
dram[2]:       4252      3932      4899      4338      4211      4244      3594      3291      4967      4137      4092      4524      2492      2990      3276      3616
dram[3]:       4121      3930      3621      4210      2775      4001      4034      4845      4168      4501      4357      4382      3657      3542      3519      3189
dram[4]:       3831      3418      4023      4210      4337      2986      3499      4518      3793      4155      4450      4339      4111      3253      3833      5174
dram[5]:       5735      3747      4892      4556      3931      3835      4661      3895      5010      4466      4629      3911      3252      5000      3931      3875
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1510012 n_nop=828139 n_act=137308 n_pre=137293 n_req=203649 n_req_1=46447 n_req_2=45289 n_req_3=111913 n_rd=357231 n_write=50041 bw_util=0.509 bw_util_1=0.109 bw_util_2=0.1061 bw_util_3=0.2939 blp=6.485054 blp_1= 2.053057 blp_2= 2.029840 blp_3= 3.393450
 n_activity=1455630 dram_eff=0.528 dram_eff_1=0.113 dram_eff_2=0.1101 dram_eff_3=0.3049
bk0: 22888a 962100i bk1: 22630a 964933i bk2: 20838a 1052699i bk3: 20692a 1041144i bk4: 23480a 898160i bk5: 23444a 889446i bk6: 22798a 974928i bk7: 22708a 966465i bk8: 21420a 965799i bk9: 21196a 966244i bk10: 21668a 839756i bk11: 21962a 820297i bk12: 23316a 915254i bk13: 23396a 903087i bk14: 22377a 901340i bk15: 22418a 886099i 
bw_dist = 0.109	0.106	0.294	0.455	0.036
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.28215
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1510012 n_nop=828333 n_act=137448 n_pre=137432 n_req=203357 n_req_1=45108 n_req_2=46317 n_req_3=111932 n_rd=357119 n_write=49680 bw_util=0.5086 bw_util_1=0.1056 bw_util_2=0.1089 bw_util_3=0.294 blp=6.543469 blp_1= 2.025501 blp_2= 2.079731 blp_3= 3.414580
 n_activity=1454363 dram_eff=0.528 dram_eff_1=0.1097 dram_eff_2=0.1131 dram_eff_3=0.3053
bk0: 23202a 958773i bk1: 22885a 947761i bk2: 20428a 1051853i bk3: 20356a 1052633i bk4: 23238a 903825i bk5: 23218a 898863i bk6: 22284a 980568i bk7: 22376a 964768i bk8: 20692a 969136i bk9: 20712a 971933i bk10: 21866a 826499i bk11: 22190a 808386i bk12: 24212a 888750i bk13: 23646a 890305i bk14: 23118a 883200i bk15: 22696a 879844i 
bw_dist = 0.106	0.109	0.294	0.455	0.037
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.6523
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1510012 n_nop=831575 n_act=136712 n_pre=136697 n_req=202594 n_req_1=45724 n_req_2=44832 n_req_3=112038 n_rd=355642 n_write=49386 bw_util=0.5065 bw_util_1=0.1072 bw_util_2=0.1051 bw_util_3=0.2943 blp=6.454007 blp_1= 2.031742 blp_2= 2.041548 blp_3= 3.399089
 n_activity=1455769 dram_eff=0.5254 dram_eff_1=0.1111 dram_eff_2=0.109 dram_eff_3=0.3052
bk0: 22816a 966687i bk1: 22696a 959865i bk2: 20794a 1053781i bk3: 20760a 1042561i bk4: 23038a 909576i bk5: 23504a 881328i bk6: 22838a 983976i bk7: 22694a 964806i bk8: 21120a 972305i bk9: 21272a 958672i bk10: 21382a 853357i bk11: 21678a 813475i bk12: 23530a 913511i bk13: 23348a 918321i bk14: 22110a 906623i bk15: 22062a 898517i 
bw_dist = 0.107	0.105	0.294	0.458	0.036
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.26672
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1510012 n_nop=830123 n_act=137159 n_pre=137143 n_req=202866 n_req_1=45732 n_req_2=45206 n_req_3=111928 n_rd=355920 n_write=49667 bw_util=0.5071 bw_util_1=0.1068 bw_util_2=0.1062 bw_util_3=0.294 blp=6.534414 blp_1= 2.066269 blp_2= 2.043313 blp_3= 3.425498
 n_activity=1455874 dram_eff=0.5259 dram_eff_1=0.1108 dram_eff_2=0.1102 dram_eff_3=0.305
bk0: 22904a 963651i bk1: 22538a 960305i bk2: 20228a 1053277i bk3: 20132a 1059095i bk4: 23576a 882699i bk5: 23470a 887983i bk6: 22176a 982623i bk7: 22002a 971344i bk8: 20582a 975949i bk9: 21102a 947268i bk10: 21844a 819414i bk11: 21882a 804963i bk12: 23996a 899992i bk13: 23742a 911441i bk14: 22826a 890613i bk15: 22920a 881743i 
bw_dist = 0.107	0.106	0.294	0.457	0.036
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.6132
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1510012 n_nop=827930 n_act=137179 n_pre=137165 n_req=204127 n_req_1=46938 n_req_2=45181 n_req_3=112008 n_rd=358052 n_write=49686 bw_util=0.5102 bw_util_1=0.1102 bw_util_2=0.1058 bw_util_3=0.2942 blp=6.529010 blp_1= 2.052310 blp_2= 2.056040 blp_3= 3.401934
 n_activity=1454686 dram_eff=0.5296 dram_eff_1=0.1144 dram_eff_2=0.1098 dram_eff_3=0.3054
bk0: 22822a 963770i bk1: 22866a 955642i bk2: 20844a 1047336i bk3: 20388a 1064242i bk4: 23718a 885232i bk5: 23604a 888842i bk6: 23008a 966498i bk7: 22416a 959365i bk8: 21290a 969725i bk9: 21480a 965764i bk10: 22168a 808669i bk11: 21912a 807608i bk12: 23652a 906333i bk13: 23332a 919906i bk14: 22120a 902417i bk15: 22432a 883048i 
bw_dist = 0.110	0.106	0.294	0.453	0.037
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.45973
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1510012 n_nop=825783 n_act=138025 n_pre=138011 n_req=204251 n_req_1=46213 n_req_2=46246 n_req_3=111792 n_rd=358398 n_write=49795 bw_util=0.5106 bw_util_1=0.1079 bw_util_2=0.109 bw_util_3=0.2937 blp=6.596620 blp_1= 2.081308 blp_2= 2.064923 blp_3= 3.423438
 n_activity=1456545 dram_eff=0.5293 dram_eff_1=0.1119 dram_eff_2=0.113 dram_eff_3=0.3045
bk0: 22910a 964480i bk1: 22796a 956316i bk2: 20682a 1046512i bk3: 20402a 1054127i bk4: 23468a 888058i bk5: 23514a 878418i bk6: 22440a 967502i bk7: 22060a 966484i bk8: 20758a 968780i bk9: 20960a 945726i bk10: 22396a 801379i bk11: 22182a 788022i bk12: 24054a 890323i bk13: 23928a 919530i bk14: 23102a 887588i bk15: 22746a 875987i 
bw_dist = 0.108	0.109	0.294	0.454	0.035
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.8476

========= L2 cache stats =========
L2_cache_bank[0]: Access = 174721, Miss = 89400, Miss_rate = 0.512, Pending_hits = 2643, Reservation_fails = 42770
L2_cache_bank[1]: Access = 173769, Miss = 89230, Miss_rate = 0.513, Pending_hits = 2530, Reservation_fails = 51383
L2_cache_bank[2]: Access = 175647, Miss = 89527, Miss_rate = 0.510, Pending_hits = 2712, Reservation_fails = 64195
L2_cache_bank[3]: Access = 175792, Miss = 89046, Miss_rate = 0.507, Pending_hits = 2652, Reservation_fails = 65215
L2_cache_bank[4]: Access = 173103, Miss = 88828, Miss_rate = 0.513, Pending_hits = 2746, Reservation_fails = 42294
L2_cache_bank[5]: Access = 176948, Miss = 89014, Miss_rate = 0.503, Pending_hits = 2693, Reservation_fails = 51814
L2_cache_bank[6]: Access = 175097, Miss = 89070, Miss_rate = 0.509, Pending_hits = 2736, Reservation_fails = 61531
L2_cache_bank[7]: Access = 178250, Miss = 88899, Miss_rate = 0.499, Pending_hits = 2682, Reservation_fails = 65692
L2_cache_bank[8]: Access = 173769, Miss = 89816, Miss_rate = 0.517, Pending_hits = 2699, Reservation_fails = 58608
L2_cache_bank[9]: Access = 174754, Miss = 89219, Miss_rate = 0.511, Pending_hits = 2769, Reservation_fails = 57250
L2_cache_bank[10]: Access = 175889, Miss = 89909, Miss_rate = 0.511, Pending_hits = 2753, Reservation_fails = 71320
L2_cache_bank[11]: Access = 177017, Miss = 89298, Miss_rate = 0.504, Pending_hits = 2737, Reservation_fails = 73890
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 174721, Miss = 89400 (0.512), PendingHit = 2643 (0.0151)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 173769, Miss = 89230 (0.513), PendingHit = 2530 (0.0146)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 175647, Miss = 89527 (0.51), PendingHit = 2712 (0.0154)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 175792, Miss = 89046 (0.507), PendingHit = 2652 (0.0151)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 173103, Miss = 88828 (0.513), PendingHit = 2746 (0.0159)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 176948, Miss = 89014 (0.503), PendingHit = 2693 (0.0152)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 175097, Miss = 89070 (0.509), PendingHit = 2736 (0.0156)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 178250, Miss = 88899 (0.499), PendingHit = 2682 (0.015)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 173769, Miss = 89816 (0.517), PendingHit = 2699 (0.0155)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 174754, Miss = 89219 (0.511), PendingHit = 2769 (0.0158)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 175889, Miss = 89909 (0.511), PendingHit = 2753 (0.0157)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 177017, Miss = 89298 (0.504), PendingHit = 2737 (0.0155)
L2 Cache Total Miss Rate = 0.509
Stream 1: L2 Cache Miss Rate = 0.484
Stream 2: L2 Cache Miss Rate = 0.521
Stream 3: L2 Cache Miss Rate = 0.504
Stream 1: Accesses  = 874409
Stream 1: Misses  = 423085
Stream 2: Accesses  = 626595
Stream 2: Misses  = 326496
Stream 3: Accesses  = 1478161
Stream 3: Misses  = 744760
Stream 1+2: Accesses  = 1501004
Stream 1+2: Misses  = 749581
Stream 1+2+3: Accesses  = 2979165
Stream 1+2+3: Misses  = 1494341
Total Accesses  = 2104756
MPKI-CORES
CORE_L2MPKI_0	29.794
CORE_L2MPKI_1	30.142
CORE_L2MPKI_2	28.762
CORE_L2MPKI_3	31.049
CORE_L2MPKI_4	29.802
CORE_L2MPKI_5	29.597
CORE_L2MPKI_6	28.430
CORE_L2MPKI_7	29.353
CORE_L2MPKI_8	30.010
CORE_L2MPKI_9	29.273
CORE_L2MPKI_10	29.574
CORE_L2MPKI_11	29.845
CORE_L2MPKI_12	28.989
CORE_L2MPKI_13	28.817
CORE_L2MPKI_14	28.201
CORE_L2MPKI_15	29.399
CORE_L2MPKI_16	30.049
CORE_L2MPKI_17	30.843
CORE_L2MPKI_18	31.956
CORE_L2MPKI_19	28.324
CORE_L2MPKI_20	2.879
CORE_L2MPKI_21	2.803
CORE_L2MPKI_22	2.755
CORE_L2MPKI_23	2.645
CORE_L2MPKI_24	2.777
CORE_L2MPKI_25	2.728
CORE_L2MPKI_26	2.774
CORE_L2MPKI_27	2.714
CORE_L2MPKI_28	2.647
CORE_L2MPKI_29	2.767
CORE_L2MPKI_30	2.657
CORE_L2MPKI_31	2.622
CORE_L2MPKI_32	2.630
CORE_L2MPKI_33	2.930
CORE_L2MPKI_34	2.819
CORE_L2MPKI_35	2.695
CORE_L2MPKI_36	2.781
CORE_L2MPKI_37	2.677
CORE_L2MPKI_38	2.631
CORE_L2MPKI_39	2.719
CORE_L2MPKI_40	2.540
CORE_L2MPKI_41	2.723
CORE_L2MPKI_42	2.654
CORE_L2MPKI_43	2.739
CORE_L2MPKI_44	2.577
CORE_L2MPKI_45	2.593
CORE_L2MPKI_46	2.709
CORE_L2MPKI_47	2.675
CORE_L2MPKI_48	2.611
CORE_L2MPKI_49	2.642
CORE_L2MPKI_50	2.620
CORE_L2MPKI_51	2.598
CORE_L2MPKI_52	2.704
CORE_L2MPKI_53	2.629
CORE_L2MPKI_54	2.640
CORE_L2MPKI_55	2.694
CORE_L2MPKI_56	2.568
CORE_L2MPKI_57	2.597
CORE_L2MPKI_58	2.613
CORE_L2MPKI_59	2.735
Avg_MPKI_Stream1= 29.611
Avg_MPKI_Stream2= 2.733
Avg_MPKI_Stream3= 2.643
MISSES-CORES
CORE_MISSES_0	21055
CORE_MISSES_1	22371
CORE_MISSES_2	21022
CORE_MISSES_3	21883
CORE_MISSES_4	21092
CORE_MISSES_5	21818
CORE_MISSES_6	20433
CORE_MISSES_7	20996
CORE_MISSES_8	20673
CORE_MISSES_9	20741
CORE_MISSES_10	21227
CORE_MISSES_11	21220
CORE_MISSES_12	20792
CORE_MISSES_13	21289
CORE_MISSES_14	20668
CORE_MISSES_15	20867
CORE_MISSES_16	21409
CORE_MISSES_17	21474
CORE_MISSES_18	21193
CORE_MISSES_19	20862
CORE_MISSES_20	15794
CORE_MISSES_21	15809
CORE_MISSES_22	17670
CORE_MISSES_23	15678
CORE_MISSES_24	16061
CORE_MISSES_25	17259
CORE_MISSES_26	16826
CORE_MISSES_27	16389
CORE_MISSES_28	15972
CORE_MISSES_29	15979
CORE_MISSES_30	15904
CORE_MISSES_31	17348
CORE_MISSES_32	15995
CORE_MISSES_33	15492
CORE_MISSES_34	16931
CORE_MISSES_35	16552
CORE_MISSES_36	16054
CORE_MISSES_37	16540
CORE_MISSES_38	16101
CORE_MISSES_39	16142
CORE_MISSES_40	17387
CORE_MISSES_41	15767
CORE_MISSES_42	14606
CORE_MISSES_43	16231
CORE_MISSES_44	15961
CORE_MISSES_45	15885
CORE_MISSES_46	16575
CORE_MISSES_47	15572
CORE_MISSES_48	15058
CORE_MISSES_49	17743
CORE_MISSES_50	15685
CORE_MISSES_51	15299
CORE_MISSES_52	16403
CORE_MISSES_53	17074
CORE_MISSES_54	16029
CORE_MISSES_55	16645
CORE_MISSES_56	15974
CORE_MISSES_57	15268
CORE_MISSES_58	16494
CORE_MISSES_59	16019
L2_MISSES = 1071256
L2_total_cache_accesses = 2104756
L2_total_cache_misses = 1071256
L2_total_cache_miss_rate = 0.5090
L2_total_cache_pending_hits = 32352
L2_total_cache_reservation_fails = 705962
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 266988
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2742
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 835331
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 510319
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 3716
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 551
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 522
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 7132
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 542292
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 18882
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 95672
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 94770
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 186642
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10039
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 139619
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 89216
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1510
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 138
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 112
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4525
L2_cache_data_port_util = 0.269
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=9168088
icnt_total_pkts_simt_to_mem=2500510
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       5.9132
gpu_ipc_2 =       5.8918
gpu_ipc_3 =     210.3805
gpu_tot_sim_cycle_stream_1 = 1294608
gpu_tot_sim_cycle_stream_2 = 1294163
gpu_tot_sim_cycle_stream_3 = 1290687
gpu_sim_insn_1 = 7655322
gpu_sim_insn_2 = 7624926
gpu_sim_insn_3 = 271535328
gpu_sim_cycle = 1294609
gpu_sim_insn = 286815576
gpu_ipc =     221.5461
gpu_tot_sim_cycle = 1294609
gpu_tot_sim_insn = 286815576
gpu_tot_ipc =     221.5461
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 7097800
gpu_stall_icnt2sh    = 10867932
gpu_total_sim_rate=149072

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5403558
	L1I_total_cache_misses = 14977
	L1I_total_cache_miss_rate = 0.0028
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 34997
L1D_cache:
	L1D_cache_core[0]: Access = 63798, Miss = 49586, Miss_rate = 0.777, Pending_hits = 4058, Reservation_fails = 1094266
	L1D_cache_core[1]: Access = 66334, Miss = 51517, Miss_rate = 0.777, Pending_hits = 4279, Reservation_fails = 1130734
	L1D_cache_core[2]: Access = 62690, Miss = 48841, Miss_rate = 0.779, Pending_hits = 4002, Reservation_fails = 1105262
	L1D_cache_core[3]: Access = 64197, Miss = 50165, Miss_rate = 0.781, Pending_hits = 4010, Reservation_fails = 1128726
	L1D_cache_core[4]: Access = 62919, Miss = 48924, Miss_rate = 0.778, Pending_hits = 4066, Reservation_fails = 1113688
	L1D_cache_core[5]: Access = 65394, Miss = 50719, Miss_rate = 0.776, Pending_hits = 4189, Reservation_fails = 1133007
	L1D_cache_core[6]: Access = 62142, Miss = 48207, Miss_rate = 0.776, Pending_hits = 4090, Reservation_fails = 1091041
	L1D_cache_core[7]: Access = 63410, Miss = 49317, Miss_rate = 0.778, Pending_hits = 4044, Reservation_fails = 1120601
	L1D_cache_core[8]: Access = 61849, Miss = 48364, Miss_rate = 0.782, Pending_hits = 4055, Reservation_fails = 1098223
	L1D_cache_core[9]: Access = 62370, Miss = 48586, Miss_rate = 0.779, Pending_hits = 4047, Reservation_fails = 1113421
	L1D_cache_core[10]: Access = 62523, Miss = 48944, Miss_rate = 0.783, Pending_hits = 3933, Reservation_fails = 1120238
	L1D_cache_core[11]: Access = 63133, Miss = 49381, Miss_rate = 0.782, Pending_hits = 4066, Reservation_fails = 1138447
	L1D_cache_core[12]: Access = 63292, Miss = 48908, Miss_rate = 0.773, Pending_hits = 4112, Reservation_fails = 1125394
	L1D_cache_core[13]: Access = 64089, Miss = 49412, Miss_rate = 0.771, Pending_hits = 4085, Reservation_fails = 1116129
	L1D_cache_core[14]: Access = 62044, Miss = 48427, Miss_rate = 0.781, Pending_hits = 4053, Reservation_fails = 1116804
	L1D_cache_core[15]: Access = 63273, Miss = 49153, Miss_rate = 0.777, Pending_hits = 3878, Reservation_fails = 1119671
	L1D_cache_core[16]: Access = 63938, Miss = 49491, Miss_rate = 0.774, Pending_hits = 4166, Reservation_fails = 1131905
	L1D_cache_core[17]: Access = 64270, Miss = 49565, Miss_rate = 0.771, Pending_hits = 4106, Reservation_fails = 1135721
	L1D_cache_core[18]: Access = 63286, Miss = 49522, Miss_rate = 0.783, Pending_hits = 4044, Reservation_fails = 1147013
	L1D_cache_core[19]: Access = 62615, Miss = 48983, Miss_rate = 0.782, Pending_hits = 4116, Reservation_fails = 1099743
	L1D_cache_core[20]: Access = 14924, Miss = 14924, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26759
	L1D_cache_core[21]: Access = 14875, Miss = 14875, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22064
	L1D_cache_core[22]: Access = 16501, Miss = 16501, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11571
	L1D_cache_core[23]: Access = 15891, Miss = 15891, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19470
	L1D_cache_core[24]: Access = 15747, Miss = 15747, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17474
	L1D_cache_core[25]: Access = 16383, Miss = 16383, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18246
	L1D_cache_core[26]: Access = 15753, Miss = 15753, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15608
	L1D_cache_core[27]: Access = 16171, Miss = 16171, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15205
	L1D_cache_core[28]: Access = 15702, Miss = 15702, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18218
	L1D_cache_core[29]: Access = 15549, Miss = 15549, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18845
	L1D_cache_core[30]: Access = 15793, Miss = 15793, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20499
	L1D_cache_core[31]: Access = 16921, Miss = 16921, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14146
	L1D_cache_core[32]: Access = 16366, Miss = 16366, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11601
	L1D_cache_core[33]: Access = 14471, Miss = 14471, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21637
	L1D_cache_core[34]: Access = 15768, Miss = 15768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17922
	L1D_cache_core[35]: Access = 16189, Miss = 16189, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17659
	L1D_cache_core[36]: Access = 15618, Miss = 15618, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14389
	L1D_cache_core[37]: Access = 16161, Miss = 16161, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18887
	L1D_cache_core[38]: Access = 16542, Miss = 16542, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13313
	L1D_cache_core[39]: Access = 15514, Miss = 15514, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21417
	L1D_cache_core[40]: Access = 17646, Miss = 17646, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9070
	L1D_cache_core[41]: Access = 15642, Miss = 15642, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18201
	L1D_cache_core[42]: Access = 15127, Miss = 15127, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22686
	L1D_cache_core[43]: Access = 15179, Miss = 15179, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18369
	L1D_cache_core[44]: Access = 16246, Miss = 16246, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13239
	L1D_cache_core[45]: Access = 16351, Miss = 16351, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11424
	L1D_cache_core[46]: Access = 16002, Miss = 16002, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13922
	L1D_cache_core[47]: Access = 14976, Miss = 14976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18912
	L1D_cache_core[48]: Access = 15494, Miss = 15494, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15509
	L1D_cache_core[49]: Access = 17278, Miss = 17278, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9978
	L1D_cache_core[50]: Access = 16097, Miss = 16097, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13642
	L1D_cache_core[51]: Access = 15929, Miss = 15929, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16238
	L1D_cache_core[52]: Access = 15966, Miss = 15966, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15284
	L1D_cache_core[53]: Access = 16914, Miss = 16914, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10760
	L1D_cache_core[54]: Access = 16145, Miss = 16145, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16013
	L1D_cache_core[55]: Access = 16657, Miss = 16657, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19348
	L1D_cache_core[56]: Access = 15848, Miss = 15848, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15306
	L1D_cache_core[57]: Access = 15547, Miss = 15547, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19007
	L1D_cache_core[58]: Access = 16829, Miss = 16829, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10692
	L1D_cache_core[59]: Access = 15289, Miss = 15289, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15225
	L1D_total_cache_accesses = 1905567
	L1D_total_cache_misses = 1624013
	L1D_total_cache_miss_rate = 0.8522
	L1D_total_cache_pending_hits = 81399
	L1D_total_cache_reservation_fails = 23037789
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 560677
	L1C_total_cache_misses = 7980
	L1C_total_cache_miss_rate = 0.0142
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 66755
L1T_cache:
	L1T_total_cache_accesses = 1943190
	L1T_total_cache_misses = 738259
	L1T_total_cache_miss_rate = 0.3799
	L1T_total_cache_pending_hits = 1204931
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 195498
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 81130
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1268878
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 18589535
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 552697
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 7980
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 66755
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1204931
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 738259
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4657
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 269
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 355135
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4448254
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5388581
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 14977
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 34997
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2532, 1642, 1733, 1713, 1271, 2115, 2191, 2087, 2116, 1685, 2138, 2547, 1672, 1201, 1751, 2171, 2094, 2059, 1657, 2547, 1696, 1607, 1696, 1900, 1681, 1458, 1694, 2268, 1668, 1423, 1696, 1418, 2515, 1213, 2044, 1306, 2487, 1224, 1098, 1210, 2029, 1177, 1612, 1152, 1597, 1209, 2070, 2019, 
gpgpu_n_tot_thrd_icount = 329610272
gpgpu_n_tot_w_icount = 10300321
gpgpu_n_stall_shd_mem = 32515203
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1268863
gpgpu_n_mem_write_global = 360047
gpgpu_n_mem_texture = 738259
gpgpu_n_mem_const = 4988
gpgpu_n_load_insn  = 21008163
gpgpu_n_store_insn = 1134640
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 9276192
gpgpu_n_const_mem_insn = 9861696
gpgpu_n_param_mem_insn = 4580452
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 66755
gpgpu_stall_shd_mem[c_mem][bk_conf] = 66755
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 23918449
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:48085830	W0_Idle:8304036	W0_Scoreboard:88432323	W1:332177	W2:255684	W3:250801	W4:194701	W5:138627	W6:66164	W7:34986	W8:11821	W9:4162	W10:1246	W11:878	W12:814	W13:653	W14:1089	W15:825	W16:1122	W17:3223	W18:3532	W19:10052	W20:8747	W21:17784	W22:24538	W23:20413	W24:24714	W25:23380	W26:17520	W27:9474	W28:5500	W29:1144	W30:921	W31:0	W32:8833877
Warp Occupancy Distribution:
Stall:40941913	W0_Idle:4428078	W0_Scoreboard:4690764	W1:332177	W2:255684	W3:250801	W4:194701	W5:138627	W6:66164	W7:34986	W8:11821	W9:4162	W10:1246	W11:878	W12:814	W13:653	W14:1089	W15:825	W16:1122	W17:3223	W18:3532	W19:10052	W20:8747	W21:17784	W22:24538	W23:20413	W24:24714	W25:23380	W26:17520	W27:9474	W28:5500	W29:1144	W30:921	W31:0	W32:256913
Warp Occupancy Distribution:
Stall:4005848	W0_Idle:1445654	W0_Scoreboard:41973157	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4261247
warp_utilization0: 0.066403
warp_utilization1: 0.033284
warp_utilization2: 0.082445
traffic_breakdown_coretomem[CONST_ACC_R] = 39904 {8:4988,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10150904 {8:1268863,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16521432 {40:334081,72:5831,136:20135,}
traffic_breakdown_coretomem[INST_ACC_R] = 15520 {8:1940,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 5906072 {8:738259,}
traffic_breakdown_memtocore[CONST_ACC_R] = 359136 {72:4988,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 172485264 {136:1268274,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2879248 {8:359906,}
traffic_breakdown_memtocore[INST_ACC_R] = 263840 {136:1940,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 100403224 {136:738259,}
maxmrqlatency = 1210 
maxdqlatency = 0 
maxmflatency = 5735 
averagemflatency = 689 
averagemflatency_1 = 830 
averagemflatency_2= 593 
averagemflatency_3 = 585 
averagemrqlatency_1 = 50 
averagemrqlatency_2 = 50 
averagemrqlatency_3 = 42 
max_icnt2mem_latency = 5286 
max_icnt2sh_latency = 1294608 
mrq_lat_table:560596 	24599 	31613 	67039 	187794 	221446 	210707 	120907 	27901 	1780 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	5068 	17834 	41938 	120797 	591961 	1214506 	375526 	3725 	72 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	212225 	67997 	100225 	211027 	396716 	680841 	626928 	76929 	1060 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	92456 	1723635 	193555 	1869 	6 	0 	0 	2 	1 	25 	120 	1304 	15521 	30054 	50253 	108016 	113642 	40968 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	218 	2369 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        25        28        25        22        24        20        18        18        26        28        24        26        18        14        22        24 
dram[1]:        26        28        25        48        23        21        17        18        26        28        24        26        20        14        22        18 
dram[2]:        20        26        22        24        21        20        18        17        26        26        22        26        20        18        19        19 
dram[3]:        25        25        21        22        18        22        18        14        28        26        26        23        24        24        18        22 
dram[4]:        24        23        22        30        17        21        18        18        28        26        38        26        20        24        17        19 
dram[5]:        27        25        22        22        23        22        20        17        28        26        22        23        15        17        19        19 
maximum service time to same row:
dram[0]:      2909      4812      3849      3889      4147      3975      5514      8964      5487      5603      2883      3828      6928      5756      7744      7188 
dram[1]:      4561      5087      3421      4716      4026      5578      2458      7796      5597      5482      3215      3690      5706      6021      8377      7248 
dram[2]:      4553      4585      3679      3592      3685      3233      8694      6540      5422      5307      2977      2865      6194      6266      7627      8672 
dram[3]:      4932      5203      6284      3747      3996      3508      7834      4294      5315      5477      3454      3156      6169      5663      7221      9548 
dram[4]:      4688      3287      4190      3766      2582      3870      7334      6066      5399      4325      2928      3054      6535      6012      8146      7192 
dram[5]:      4754      3175      4120      3862      3626      3859      9047      7079      5369      4238      3754      3210      4847      6573      7779      7566 
average row accesses per activate:
dram[0]:  1.569973  1.583290  1.473485  1.473678  1.576698  1.600710  1.458286  1.468242  1.607571  1.620832  1.648373  1.676356  1.509147  1.546705  1.588725  1.601634 
dram[1]:  1.568062  1.569778  1.478589  1.479867  1.572159  1.560618  1.481750  1.441761  1.616850  1.584404  1.638591  1.669663  1.529490  1.543719  1.595126  1.589210 
dram[2]:  1.581221  1.574785  1.488522  1.469230  1.596612  1.564725  1.499738  1.462320  1.624234  1.608308  1.670740  1.673369  1.550532  1.501559  1.573840  1.562461 
dram[3]:  1.565359  1.574051  1.464322  1.478064  1.581627  1.575186  1.446016  1.483506  1.611585  1.606975  1.664497  1.662604  1.535973  1.504342  1.588492  1.596497 
dram[4]:  1.587387  1.593012  1.470444  1.473108  1.583944  1.590254  1.467760  1.487454  1.608440  1.620686  1.683355  1.683689  1.519824  1.512023  1.592508  1.592391 
dram[5]:  1.569066  1.560404  1.485973  1.450517  1.593191  1.560443  1.471630  1.452418  1.594869  1.602951  1.691561  1.670456  1.525532  1.507071  1.588624  1.587420 
average row locality = 1454390/931185 = 1.561870
average row locality_1 = 700403/378654 = 1.849718
average row locality_2 = 388227/279363 = 1.389687
average row locality_3 = 365760/273168 = 1.338956
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12951     12917     11878     11786     13262     13254     12821     12713     12052     11909     12352     12513     13379     13377     12847     12822 
dram[1]:     13080     12914     11613     11612     13121     13240     12663     12686     11747     11728     12449     12615     13653     13387     13041     12836 
dram[2]:     12953     12849     11844     11803     13037     13299     12858     12737     11861     11938     12273     12370     13478     13372     12656     12603 
dram[3]:     12943     12728     11571     11465     13338     13299     12629     12552     11692     12026     12521     12463     13555     13431     12958     12927 
dram[4]:     12925     12982     11829     11584     13398     13321     12897     12619     11918     12081     12688     12516     13569     13351     12668     12830 
dram[5]:     12911     12909     11770     11592     13336     13390     12719     12607     11773     11957     12791     12661     13605     13487     13048     12922 
total reads: 1215901
bank skew: 13653/11465 = 1.19
chip skew: 203478/201931 = 1.01
number of total write accesses:
dram[0]:      2452      2490      1348      1400      2937      2990      1390      1388      2683      2625      4108      4326      2296      2370      2597      2662 
dram[1]:      2425      2440      1335      1325      2871      2722      1424      1400      2685      2576      4068      4287      2425      2379      2604      2600 
dram[2]:      2456      2365      1320      1304      2985      2874      1430      1370      2711      2659      4132      4275      2401      2034      2638      2506 
dram[3]:      2385      2364      1378      1236      3035      2812      1380      1479      2667      2718      4357      4316      2350      1987      2668      2567 
dram[4]:      2479      2478      1331      1207      3019      2898      1421      1430      2604      2664      4393      4299      2301      2055      2593      2656 
dram[5]:      2367      2397      1366      1174      3042      2823      1495      1419      2651      2819      4468      4386      2379      1965      2592      2549 
total reads: 238507
bank skew: 4468/1174 = 3.81
chip skew: 40062/39460 = 1.02
average mf latency per bank:
dram[0]:       1190      1193      1114      1104      1030      1045      1194      1194       703       703       821       831      1496      1446      1072      1058
dram[1]:       1244      1258      1170      1197      1109      1196      1279      1328       742       765       862       893      1501      1581      1133      1166
dram[2]:       1180      1225      1120      1158      1035      1115      1175      1249       697       726       793       864      1423      1674      1062      1114
dram[3]:       1208      1269      1156      1351      1110      1197      1275      1304       727       760       868       908      1513      1642      1102      1157
dram[4]:       1168      1203      1104      1144      1042      1096      1194      1230       712       728       817       869      1438      1546      1057      1113
dram[5]:       1246      1282      1171      1226      1149      1232      1292      1340       750       774       890       942      1538      1707      1150      1185
maximum mf latency per bank:
dram[0]:       4371      4676      3502      4517      4827      4151      3996      3993      3575      5290      4381      4334      3894      4409      3322      4103
dram[1]:       4657      5385      3667      4132      4725      3754      3578      3817      3869      4296      3823      3325      4603      3497      3538      3727
dram[2]:       4252      3932      4899      4510      4211      4244      3707      3291      4967      4137      4092      4524      3065      2990      3656      3616
dram[3]:       4121      3930      3621      4210      2775      4001      4034      4845      4168      4501      4357      4382      3657      3937      3519      3411
dram[4]:       3831      3418      4023      4210      4337      2986      3668      4767      4873      4155      4450      4339      4615      3253      3833      5174
dram[5]:       5735      3747      4892      4556      3931      3835      4661      3895      5010      4466      4629      3911      3252      5000      3931      3875
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1708883 n_nop=937792 n_act=155353 n_pre=155339 n_req=230505 n_req_1=52438 n_req_2=52143 n_req_3=125924 n_rd=405651 n_write=54748 bw_util=0.5098 bw_util_1=0.1091 bw_util_2=0.1085 bw_util_3=0.2923 blp=6.422355 blp_1= 2.035845 blp_2= 2.034883 blp_3= 3.368516
 n_activity=1649027 dram_eff=0.5283 dram_eff_1=0.113 dram_eff_2=0.1124 dram_eff_3=0.3029
bk0: 25902a 1098119i bk1: 25834a 1097928i bk2: 23756a 1192398i bk3: 23570a 1183249i bk4: 26524a 1019853i bk5: 26508a 1008598i bk6: 25642a 1108590i bk7: 25426a 1104414i bk8: 24103a 1101622i bk9: 23818a 1105482i bk10: 24702a 958318i bk11: 25026a 935044i bk12: 26754a 1035024i bk13: 26754a 1024341i bk14: 25692a 1024394i bk15: 25640a 1007055i 
bw_dist = 0.109	0.109	0.292	0.455	0.035
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.19744
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1708883 n_nop=939497 n_act=155249 n_pre=155233 n_req=229693 n_req_1=51460 n_req_2=52313 n_req_3=125920 n_rd=404768 n_write=54136 bw_util=0.5084 bw_util_1=0.1071 bw_util_2=0.109 bw_util_3=0.2923 blp=6.471905 blp_1= 2.019494 blp_2= 2.066232 blp_3= 3.393554
 n_activity=1645797 dram_eff=0.5279 dram_eff_1=0.1112 dram_eff_2=0.1132 dram_eff_3=0.3035
bk0: 26160a 1097603i bk1: 25828a 1086594i bk2: 23226a 1199057i bk3: 23224a 1193554i bk4: 26242a 1027211i bk5: 26480a 1013504i bk6: 25326a 1114853i bk7: 25372a 1094060i bk8: 23494a 1105981i bk9: 23456a 1108246i bk10: 24898a 945924i bk11: 25228a 923237i bk12: 27306a 1011546i bk13: 26774a 1012590i bk14: 26082a 1015047i bk15: 25672a 1006335i 
bw_dist = 0.107	0.109	0.292	0.455	0.037
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.507
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1708883 n_nop=942327 n_act=154411 n_pre=154401 n_req=229242 n_req_1=51857 n_req_2=51321 n_req_3=126064 n_rd=403847 n_write=53897 bw_util=0.5073 bw_util_1=0.1078 bw_util_2=0.1069 bw_util_3=0.2926 blp=6.381208 blp_1= 2.018396 blp_2= 2.036190 blp_3= 3.374134
 n_activity=1648860 dram_eff=0.5258 dram_eff_1=0.1117 dram_eff_2=0.1108 dram_eff_3=0.3032
bk0: 25906a 1104447i bk1: 25696a 1101038i bk2: 23686a 1198373i bk3: 23606a 1186787i bk4: 26072a 1029410i bk5: 26598a 1001209i bk6: 25716a 1117938i bk7: 25474a 1102391i bk8: 23719a 1110489i bk9: 23876a 1095554i bk10: 24546a 969718i bk11: 24738a 933382i bk12: 26954a 1035252i bk13: 26744a 1041094i bk14: 25310a 1031216i bk15: 25206a 1026185i 
bw_dist = 0.108	0.107	0.293	0.458	0.035
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.1547
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1708883 n_nop=940493 n_act=155003 n_pre=154988 n_req=229546 n_req_1=52286 n_req_2=51307 n_req_3=125953 n_rd=404186 n_write=54213 bw_util=0.5078 bw_util_1=0.1085 bw_util_2=0.107 bw_util_3=0.2924 blp=6.463646 blp_1= 2.055666 blp_2= 2.029789 blp_3= 3.402365
 n_activity=1648326 dram_eff=0.5265 dram_eff_1=0.1125 dram_eff_2=0.1109 dram_eff_3=0.3031
bk0: 25886a 1104262i bk1: 25456a 1100004i bk2: 23142a 1194056i bk3: 22930a 1204943i bk4: 26674a 1002888i bk5: 26598a 1009091i bk6: 25258a 1114689i bk7: 25104a 1100683i bk8: 23376a 1112672i bk9: 24052a 1080836i bk10: 25042a 934331i bk11: 24926a 922804i bk12: 27110a 1023142i bk13: 26862a 1036392i bk14: 25916a 1013617i bk15: 25854a 1009429i 
bw_dist = 0.108	0.107	0.292	0.457	0.035
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.51294
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1708883 n_nop=938266 n_act=155000 n_pre=154985 n_req=230829 n_req_1=52944 n_req_2=51865 n_req_3=126020 n_rd=406334 n_write=54298 bw_util=0.5106 bw_util_1=0.1102 bw_util_2=0.1079 bw_util_3=0.2925 blp=6.445096 blp_1= 2.038739 blp_2= 2.047614 blp_3= 3.372961
 n_activity=1647593 dram_eff=0.5296 dram_eff_1=0.1143 dram_eff_2=0.1119 dram_eff_3=0.3034
bk0: 25850a 1102535i bk1: 25958a 1092844i bk2: 23656a 1191970i bk3: 23168a 1209066i bk4: 26792a 1007540i bk5: 26641a 1008349i bk6: 25794a 1103321i bk7: 25238a 1095841i bk8: 23833a 1108286i bk9: 24160a 1101822i bk10: 25376a 928188i bk11: 25032a 923561i bk12: 27138a 1028310i bk13: 26702a 1044051i bk14: 25336a 1029461i bk15: 25660a 1006819i 
bw_dist = 0.110	0.108	0.292	0.454	0.036
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.32162
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1708883 n_nop=935203 n_act=156163 n_pre=156147 n_req=231140 n_req_1=53067 n_req_2=52217 n_req_3=125856 n_rd=406952 n_write=54418 bw_util=0.5113 bw_util_1=0.1101 bw_util_2=0.1091 bw_util_3=0.2922 blp=6.540448 blp_1= 2.076227 blp_2= 2.057286 blp_3= 3.404308
 n_activity=1648220 dram_eff=0.5302 dram_eff_1=0.1142 dram_eff_2=0.1131 dram_eff_3=0.3029
bk0: 25822a 1105297i bk1: 25818a 1088291i bk2: 23540a 1191588i bk3: 23184a 1198155i bk4: 26672a 1006776i bk5: 26780a 994617i bk6: 25436a 1100140i bk7: 25214a 1089068i bk8: 23546a 1105413i bk9: 23914a 1074997i bk10: 25582a 913858i bk11: 25322a 896519i bk12: 27208a 1012646i bk13: 26974a 1045892i bk14: 26096a 1015125i bk15: 25844a 1002317i 
bw_dist = 0.110	0.109	0.292	0.453	0.035
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.75688

========= L2 cache stats =========
L2_cache_bank[0]: Access = 197322, Miss = 101546, Miss_rate = 0.515, Pending_hits = 2940, Reservation_fails = 51300
L2_cache_bank[1]: Access = 195808, Miss = 101296, Miss_rate = 0.517, Pending_hits = 2796, Reservation_fails = 58924
L2_cache_bank[2]: Access = 197946, Miss = 101377, Miss_rate = 0.512, Pending_hits = 2986, Reservation_fails = 68079
L2_cache_bank[3]: Access = 198355, Miss = 101019, Miss_rate = 0.509, Pending_hits = 2913, Reservation_fails = 73056
L2_cache_bank[4]: Access = 195540, Miss = 100969, Miss_rate = 0.516, Pending_hits = 3018, Reservation_fails = 49788
L2_cache_bank[5]: Access = 198982, Miss = 100974, Miss_rate = 0.507, Pending_hits = 2924, Reservation_fails = 58453
L2_cache_bank[6]: Access = 197575, Miss = 101208, Miss_rate = 0.512, Pending_hits = 3027, Reservation_fails = 69168
L2_cache_bank[7]: Access = 200662, Miss = 100897, Miss_rate = 0.503, Pending_hits = 2934, Reservation_fails = 73039
L2_cache_bank[8]: Access = 195669, Miss = 101893, Miss_rate = 0.521, Pending_hits = 2950, Reservation_fails = 62035
L2_cache_bank[9]: Access = 197493, Miss = 101292, Miss_rate = 0.513, Pending_hits = 3016, Reservation_fails = 64667
L2_cache_bank[10]: Access = 198123, Miss = 101955, Miss_rate = 0.515, Pending_hits = 2999, Reservation_fails = 77000
L2_cache_bank[11]: Access = 200099, Miss = 101530, Miss_rate = 0.507, Pending_hits = 3057, Reservation_fails = 84870
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 197322, Miss = 101546 (0.515), PendingHit = 2940 (0.0149)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 195808, Miss = 101296 (0.517), PendingHit = 2796 (0.0143)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 197946, Miss = 101377 (0.512), PendingHit = 2986 (0.0151)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 198355, Miss = 101019 (0.509), PendingHit = 2913 (0.0147)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 195540, Miss = 100969 (0.516), PendingHit = 3018 (0.0154)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 198982, Miss = 100974 (0.507), PendingHit = 2924 (0.0147)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 197575, Miss = 101208 (0.512), PendingHit = 3027 (0.0153)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 200662, Miss = 100897 (0.503), PendingHit = 2934 (0.0146)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 195669, Miss = 101893 (0.521), PendingHit = 2950 (0.0151)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 197493, Miss = 101292 (0.513), PendingHit = 3016 (0.0153)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 198123, Miss = 101955 (0.515), PendingHit = 2999 (0.0151)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 200099, Miss = 101530 (0.507), PendingHit = 3057 (0.0153)
L2 Cache Total Miss Rate = 0.512
Stream 1: L2 Cache Miss Rate = 0.491
Stream 2: L2 Cache Miss Rate = 0.523
Stream 3: L2 Cache Miss Rate = 0.508
Stream 1: Accesses  = 990546
Stream 1: Misses  = 486581
Stream 2: Accesses  = 703260
Stream 2: Misses  = 367980
Stream 3: Accesses  = 1670314
Stream 3: Misses  = 847976
Stream 1+2: Accesses  = 1693806
Stream 1+2: Misses  = 854561
Stream 1+2+3: Accesses  = 3364120
Stream 1+2+3: Misses  = 1702537
Total Accesses  = 2373574
MPKI-CORES
CORE_L2MPKI_0	31.928
CORE_L2MPKI_1	32.120
CORE_L2MPKI_2	30.851
CORE_L2MPKI_3	33.169
CORE_L2MPKI_4	32.308
CORE_L2MPKI_5	31.688
CORE_L2MPKI_6	30.761
CORE_L2MPKI_7	31.628
CORE_L2MPKI_8	32.269
CORE_L2MPKI_9	31.672
CORE_L2MPKI_10	31.900
CORE_L2MPKI_11	31.874
CORE_L2MPKI_12	31.472
CORE_L2MPKI_13	31.117
CORE_L2MPKI_14	30.478
CORE_L2MPKI_15	31.630
CORE_L2MPKI_16	32.150
CORE_L2MPKI_17	33.213
CORE_L2MPKI_18	34.430
CORE_L2MPKI_19	30.597
CORE_L2MPKI_20	2.851
CORE_L2MPKI_21	2.786
CORE_L2MPKI_22	2.751
CORE_L2MPKI_23	2.680
CORE_L2MPKI_24	2.752
CORE_L2MPKI_25	2.720
CORE_L2MPKI_26	2.761
CORE_L2MPKI_27	2.709
CORE_L2MPKI_28	2.666
CORE_L2MPKI_29	2.745
CORE_L2MPKI_30	2.668
CORE_L2MPKI_31	2.669
CORE_L2MPKI_32	2.634
CORE_L2MPKI_33	2.882
CORE_L2MPKI_34	2.793
CORE_L2MPKI_35	2.695
CORE_L2MPKI_36	2.750
CORE_L2MPKI_37	2.677
CORE_L2MPKI_38	2.656
CORE_L2MPKI_39	2.749
CORE_L2MPKI_40	2.548
CORE_L2MPKI_41	2.703
CORE_L2MPKI_42	2.636
CORE_L2MPKI_43	2.815
CORE_L2MPKI_44	2.590
CORE_L2MPKI_45	2.593
CORE_L2MPKI_46	2.691
CORE_L2MPKI_47	2.752
CORE_L2MPKI_48	2.611
CORE_L2MPKI_49	2.648
CORE_L2MPKI_50	2.609
CORE_L2MPKI_51	2.586
CORE_L2MPKI_52	2.681
CORE_L2MPKI_53	2.624
CORE_L2MPKI_54	2.641
CORE_L2MPKI_55	2.670
CORE_L2MPKI_56	2.601
CORE_L2MPKI_57	2.607
CORE_L2MPKI_58	2.596
CORE_L2MPKI_59	2.729
Avg_MPKI_Stream1= 31.863
Avg_MPKI_Stream2= 2.730
Avg_MPKI_Stream3= 2.647
MISSES-CORES
CORE_MISSES_0	24297
CORE_MISSES_1	25501
CORE_MISSES_2	24136
CORE_MISSES_3	24991
CORE_MISSES_4	24322
CORE_MISSES_5	25009
CORE_MISSES_6	23507
CORE_MISSES_7	24244
CORE_MISSES_8	23820
CORE_MISSES_9	23871
CORE_MISSES_10	24402
CORE_MISSES_11	24387
CORE_MISSES_12	24027
CORE_MISSES_13	24415
CORE_MISSES_14	23835
CORE_MISSES_15	24153
CORE_MISSES_16	24516
CORE_MISSES_17	24573
CORE_MISSES_18	24427
CORE_MISSES_19	24148
CORE_MISSES_20	17989
CORE_MISSES_21	17699
CORE_MISSES_22	19445
CORE_MISSES_23	18150
CORE_MISSES_24	18409
CORE_MISSES_25	18965
CORE_MISSES_26	18583
CORE_MISSES_27	18677
CORE_MISSES_28	17847
CORE_MISSES_29	18209
CORE_MISSES_30	17965
CORE_MISSES_31	19237
CORE_MISSES_32	18394
CORE_MISSES_33	17733
CORE_MISSES_34	18650
CORE_MISSES_35	18512
CORE_MISSES_36	18271
CORE_MISSES_37	18316
CORE_MISSES_38	18718
CORE_MISSES_39	18211
CORE_MISSES_40	19133
CORE_MISSES_41	17935
CORE_MISSES_42	16826
CORE_MISSES_43	18231
CORE_MISSES_44	17896
CORE_MISSES_45	18076
CORE_MISSES_46	18326
CORE_MISSES_47	17546
CORE_MISSES_48	17214
CORE_MISSES_49	19549
CORE_MISSES_50	17878
CORE_MISSES_51	17526
CORE_MISSES_52	18158
CORE_MISSES_53	18945
CORE_MISSES_54	18134
CORE_MISSES_55	18838
CORE_MISSES_56	17609
CORE_MISSES_57	17180
CORE_MISSES_58	18595
CORE_MISSES_59	17800
L2_MISSES = 1215956
L2_total_cache_accesses = 2373574
L2_total_cache_misses = 1215956
L2_total_cache_miss_rate = 0.5123
L2_total_cache_pending_hits = 35560
L2_total_cache_reservation_fails = 790379
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 312325
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3066
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 953045
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 575385
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 3838
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 573
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 577
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 7476
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 609349
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 21120
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 107790
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 105774
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 194886
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10647
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 154418
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 96679
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1660
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 154
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 126
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5065
L2_cache_data_port_util = 0.269
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=10417235
icnt_total_pkts_simt_to_mem=2800380
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       5.9132
gpu_ipc_2 =       5.8918
gpu_ipc_3 =     210.3805
gpu_tot_sim_cycle_stream_1 = 1294608
gpu_tot_sim_cycle_stream_2 = 1294163
gpu_tot_sim_cycle_stream_3 = 1290687
gpu_sim_insn_1 = 7655322
gpu_sim_insn_2 = 7624926
gpu_sim_insn_3 = 271535328
gpu_sim_cycle = 1294609
gpu_sim_insn = 286815576
gpu_ipc =     221.5461
gpu_tot_sim_cycle = 1294609
gpu_tot_sim_insn = 286815576
gpu_tot_ipc =     221.5461
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 7097800
gpu_stall_icnt2sh    = 10867932
gpu_total_sim_rate=149072

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5403558
	L1I_total_cache_misses = 14977
	L1I_total_cache_miss_rate = 0.0028
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 34997
L1D_cache:
	L1D_cache_core[0]: Access = 63798, Miss = 49586, Miss_rate = 0.777, Pending_hits = 4058, Reservation_fails = 1094266
	L1D_cache_core[1]: Access = 66334, Miss = 51517, Miss_rate = 0.777, Pending_hits = 4279, Reservation_fails = 1130734
	L1D_cache_core[2]: Access = 62690, Miss = 48841, Miss_rate = 0.779, Pending_hits = 4002, Reservation_fails = 1105262
	L1D_cache_core[3]: Access = 64197, Miss = 50165, Miss_rate = 0.781, Pending_hits = 4010, Reservation_fails = 1128726
	L1D_cache_core[4]: Access = 62919, Miss = 48924, Miss_rate = 0.778, Pending_hits = 4066, Reservation_fails = 1113688
	L1D_cache_core[5]: Access = 65394, Miss = 50719, Miss_rate = 0.776, Pending_hits = 4189, Reservation_fails = 1133007
	L1D_cache_core[6]: Access = 62142, Miss = 48207, Miss_rate = 0.776, Pending_hits = 4090, Reservation_fails = 1091041
	L1D_cache_core[7]: Access = 63410, Miss = 49317, Miss_rate = 0.778, Pending_hits = 4044, Reservation_fails = 1120601
	L1D_cache_core[8]: Access = 61849, Miss = 48364, Miss_rate = 0.782, Pending_hits = 4055, Reservation_fails = 1098223
	L1D_cache_core[9]: Access = 62370, Miss = 48586, Miss_rate = 0.779, Pending_hits = 4047, Reservation_fails = 1113421
	L1D_cache_core[10]: Access = 62523, Miss = 48944, Miss_rate = 0.783, Pending_hits = 3933, Reservation_fails = 1120238
	L1D_cache_core[11]: Access = 63133, Miss = 49381, Miss_rate = 0.782, Pending_hits = 4066, Reservation_fails = 1138447
	L1D_cache_core[12]: Access = 63292, Miss = 48908, Miss_rate = 0.773, Pending_hits = 4112, Reservation_fails = 1125394
	L1D_cache_core[13]: Access = 64089, Miss = 49412, Miss_rate = 0.771, Pending_hits = 4085, Reservation_fails = 1116129
	L1D_cache_core[14]: Access = 62044, Miss = 48427, Miss_rate = 0.781, Pending_hits = 4053, Reservation_fails = 1116804
	L1D_cache_core[15]: Access = 63273, Miss = 49153, Miss_rate = 0.777, Pending_hits = 3878, Reservation_fails = 1119671
	L1D_cache_core[16]: Access = 63938, Miss = 49491, Miss_rate = 0.774, Pending_hits = 4166, Reservation_fails = 1131905
	L1D_cache_core[17]: Access = 64270, Miss = 49565, Miss_rate = 0.771, Pending_hits = 4106, Reservation_fails = 1135721
	L1D_cache_core[18]: Access = 63286, Miss = 49522, Miss_rate = 0.783, Pending_hits = 4044, Reservation_fails = 1147013
	L1D_cache_core[19]: Access = 62615, Miss = 48983, Miss_rate = 0.782, Pending_hits = 4116, Reservation_fails = 1099743
	L1D_cache_core[20]: Access = 14924, Miss = 14924, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26759
	L1D_cache_core[21]: Access = 14875, Miss = 14875, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22064
	L1D_cache_core[22]: Access = 16501, Miss = 16501, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11571
	L1D_cache_core[23]: Access = 15891, Miss = 15891, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19470
	L1D_cache_core[24]: Access = 15747, Miss = 15747, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17474
	L1D_cache_core[25]: Access = 16383, Miss = 16383, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18246
	L1D_cache_core[26]: Access = 15753, Miss = 15753, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15608
	L1D_cache_core[27]: Access = 16171, Miss = 16171, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15205
	L1D_cache_core[28]: Access = 15702, Miss = 15702, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18218
	L1D_cache_core[29]: Access = 15549, Miss = 15549, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18845
	L1D_cache_core[30]: Access = 15793, Miss = 15793, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20499
	L1D_cache_core[31]: Access = 16921, Miss = 16921, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14146
	L1D_cache_core[32]: Access = 16366, Miss = 16366, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11601
	L1D_cache_core[33]: Access = 14471, Miss = 14471, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21637
	L1D_cache_core[34]: Access = 15768, Miss = 15768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17922
	L1D_cache_core[35]: Access = 16189, Miss = 16189, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17659
	L1D_cache_core[36]: Access = 15618, Miss = 15618, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14389
	L1D_cache_core[37]: Access = 16161, Miss = 16161, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18887
	L1D_cache_core[38]: Access = 16542, Miss = 16542, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13313
	L1D_cache_core[39]: Access = 15514, Miss = 15514, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21417
	L1D_cache_core[40]: Access = 17646, Miss = 17646, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9070
	L1D_cache_core[41]: Access = 15642, Miss = 15642, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18201
	L1D_cache_core[42]: Access = 15127, Miss = 15127, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22686
	L1D_cache_core[43]: Access = 15179, Miss = 15179, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18369
	L1D_cache_core[44]: Access = 16246, Miss = 16246, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13239
	L1D_cache_core[45]: Access = 16351, Miss = 16351, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11424
	L1D_cache_core[46]: Access = 16002, Miss = 16002, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13922
	L1D_cache_core[47]: Access = 14976, Miss = 14976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18912
	L1D_cache_core[48]: Access = 15494, Miss = 15494, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15509
	L1D_cache_core[49]: Access = 17278, Miss = 17278, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9978
	L1D_cache_core[50]: Access = 16097, Miss = 16097, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13642
	L1D_cache_core[51]: Access = 15929, Miss = 15929, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16238
	L1D_cache_core[52]: Access = 15966, Miss = 15966, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15284
	L1D_cache_core[53]: Access = 16914, Miss = 16914, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10760
	L1D_cache_core[54]: Access = 16145, Miss = 16145, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16013
	L1D_cache_core[55]: Access = 16657, Miss = 16657, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19348
	L1D_cache_core[56]: Access = 15848, Miss = 15848, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15306
	L1D_cache_core[57]: Access = 15547, Miss = 15547, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19007
	L1D_cache_core[58]: Access = 16829, Miss = 16829, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10692
	L1D_cache_core[59]: Access = 15289, Miss = 15289, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15225
	L1D_total_cache_accesses = 1905567
	L1D_total_cache_misses = 1624013
	L1D_total_cache_miss_rate = 0.8522
	L1D_total_cache_pending_hits = 81399
	L1D_total_cache_reservation_fails = 23037789
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 560677
	L1C_total_cache_misses = 7980
	L1C_total_cache_miss_rate = 0.0142
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 66755
L1T_cache:
	L1T_total_cache_accesses = 1943190
	L1T_total_cache_misses = 738259
	L1T_total_cache_miss_rate = 0.3799
	L1T_total_cache_pending_hits = 1204931
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 195498
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 81130
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1268878
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 18589535
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 552697
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 7980
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 66755
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1204931
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 738259
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4657
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 269
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 355135
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4448254
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5388581
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 14977
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 34997
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2532, 1642, 1733, 1713, 1271, 2115, 2191, 2087, 2116, 1685, 2138, 2547, 1672, 1201, 1751, 2171, 2094, 2059, 1657, 2547, 1696, 1607, 1696, 1900, 1681, 1458, 1694, 2268, 1668, 1423, 1696, 1418, 2515, 1213, 2044, 1306, 2487, 1224, 1098, 1210, 2029, 1177, 1612, 1152, 1597, 1209, 2070, 2019, 
gpgpu_n_tot_thrd_icount = 329610272
gpgpu_n_tot_w_icount = 10300321
gpgpu_n_stall_shd_mem = 32515203
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1268863
gpgpu_n_mem_write_global = 360047
gpgpu_n_mem_texture = 738259
gpgpu_n_mem_const = 4988
gpgpu_n_load_insn  = 21008163
gpgpu_n_store_insn = 1134640
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 9276192
gpgpu_n_const_mem_insn = 9861696
gpgpu_n_param_mem_insn = 4580452
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 66755
gpgpu_stall_shd_mem[c_mem][bk_conf] = 66755
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 23918449
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:48085830	W0_Idle:8304036	W0_Scoreboard:88432323	W1:332177	W2:255684	W3:250801	W4:194701	W5:138627	W6:66164	W7:34986	W8:11821	W9:4162	W10:1246	W11:878	W12:814	W13:653	W14:1089	W15:825	W16:1122	W17:3223	W18:3532	W19:10052	W20:8747	W21:17784	W22:24538	W23:20413	W24:24714	W25:23380	W26:17520	W27:9474	W28:5500	W29:1144	W30:921	W31:0	W32:8833877
Warp Occupancy Distribution:
Stall:40941913	W0_Idle:4428078	W0_Scoreboard:4690764	W1:332177	W2:255684	W3:250801	W4:194701	W5:138627	W6:66164	W7:34986	W8:11821	W9:4162	W10:1246	W11:878	W12:814	W13:653	W14:1089	W15:825	W16:1122	W17:3223	W18:3532	W19:10052	W20:8747	W21:17784	W22:24538	W23:20413	W24:24714	W25:23380	W26:17520	W27:9474	W28:5500	W29:1144	W30:921	W31:0	W32:256913
Warp Occupancy Distribution:
Stall:4005848	W0_Idle:1445654	W0_Scoreboard:41973157	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4261247
warp_utilization0: 0.066403
warp_utilization1: 0.033284
warp_utilization2: 0.082445
traffic_breakdown_coretomem[CONST_ACC_R] = 39904 {8:4988,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10150904 {8:1268863,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16521432 {40:334081,72:5831,136:20135,}
traffic_breakdown_coretomem[INST_ACC_R] = 15520 {8:1940,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 5906072 {8:738259,}
traffic_breakdown_memtocore[CONST_ACC_R] = 359136 {72:4988,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 172485264 {136:1268274,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2879248 {8:359906,}
traffic_breakdown_memtocore[INST_ACC_R] = 263840 {136:1940,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 100403224 {136:738259,}
maxmrqlatency = 1210 
maxdqlatency = 0 
maxmflatency = 5735 
averagemflatency = 689 
averagemflatency_1 = 830 
averagemflatency_2= 593 
averagemflatency_3 = 585 
averagemrqlatency_1 = 50 
averagemrqlatency_2 = 50 
averagemrqlatency_3 = 42 
max_icnt2mem_latency = 5286 
max_icnt2sh_latency = 1294608 
mrq_lat_table:560596 	24599 	31613 	67039 	187794 	221446 	210707 	120907 	27901 	1780 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	5068 	17834 	41938 	120797 	591961 	1214506 	375526 	3725 	72 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	212225 	67997 	100225 	211027 	396716 	680841 	626928 	76929 	1060 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	92456 	1723635 	193555 	1869 	6 	0 	0 	2 	1 	25 	120 	1304 	15521 	30054 	50253 	108016 	113642 	40968 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	218 	2369 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        25        28        25        22        24        20        18        18        26        28        24        26        18        14        22        24 
dram[1]:        26        28        25        48        23        21        17        18        26        28        24        26        20        14        22        18 
dram[2]:        20        26        22        24        21        20        18        17        26        26        22        26        20        18        19        19 
dram[3]:        25        25        21        22        18        22        18        14        28        26        26        23        24        24        18        22 
dram[4]:        24        23        22        30        17        21        18        18        28        26        38        26        20        24        17        19 
dram[5]:        27        25        22        22        23        22        20        17        28        26        22        23        15        17        19        19 
maximum service time to same row:
dram[0]:      2909      4812      3849      3889      4147      3975      5514      8964      5487      5603      2883      3828      6928      5756      7744      7188 
dram[1]:      4561      5087      3421      4716      4026      5578      2458      7796      5597      5482      3215      3690      5706      6021      8377      7248 
dram[2]:      4553      4585      3679      3592      3685      3233      8694      6540      5422      5307      2977      2865      6194      6266      7627      8672 
dram[3]:      4932      5203      6284      3747      3996      3508      7834      4294      5315      5477      3454      3156      6169      5663      7221      9548 
dram[4]:      4688      3287      4190      3766      2582      3870      7334      6066      5399      4325      2928      3054      6535      6012      8146      7192 
dram[5]:      4754      3175      4120      3862      3626      3859      9047      7079      5369      4238      3754      3210      4847      6573      7779      7566 
average row accesses per activate:
dram[0]:  1.569973  1.583290  1.473485  1.473678  1.576698  1.600710  1.458286  1.468242  1.607571  1.620832  1.648373  1.676356  1.509147  1.546705  1.588725  1.601634 
dram[1]:  1.568062  1.569778  1.478589  1.479867  1.572159  1.560618  1.481750  1.441761  1.616850  1.584404  1.638591  1.669663  1.529490  1.543719  1.595126  1.589210 
dram[2]:  1.581221  1.574785  1.488522  1.469230  1.596612  1.564725  1.499738  1.462320  1.624234  1.608308  1.670740  1.673369  1.550532  1.501559  1.573840  1.562461 
dram[3]:  1.565359  1.574051  1.464322  1.478064  1.581627  1.575186  1.446016  1.483506  1.611585  1.606975  1.664497  1.662604  1.535973  1.504342  1.588492  1.596497 
dram[4]:  1.587387  1.593012  1.470444  1.473108  1.583944  1.590254  1.467760  1.487454  1.608440  1.620686  1.683355  1.683689  1.519824  1.512023  1.592508  1.592391 
dram[5]:  1.569066  1.560404  1.485973  1.450517  1.593191  1.560443  1.471630  1.452418  1.594869  1.602951  1.691561  1.670456  1.525532  1.507071  1.588624  1.587420 
average row locality = 1454390/931185 = 1.561870
average row locality_1 = 700403/378654 = 1.849718
average row locality_2 = 388227/279363 = 1.389687
average row locality_3 = 365760/273168 = 1.338956
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12951     12917     11878     11786     13262     13254     12821     12713     12052     11909     12352     12513     13379     13377     12847     12822 
dram[1]:     13080     12914     11613     11612     13121     13240     12663     12686     11747     11728     12449     12615     13653     13387     13041     12836 
dram[2]:     12953     12849     11844     11803     13037     13299     12858     12737     11861     11938     12273     12370     13478     13372     12656     12603 
dram[3]:     12943     12728     11571     11465     13338     13299     12629     12552     11692     12026     12521     12463     13555     13431     12958     12927 
dram[4]:     12925     12982     11829     11584     13398     13321     12897     12619     11918     12081     12688     12516     13569     13351     12668     12830 
dram[5]:     12911     12909     11770     11592     13336     13390     12719     12607     11773     11957     12791     12661     13605     13487     13048     12922 
total reads: 1215901
bank skew: 13653/11465 = 1.19
chip skew: 203478/201931 = 1.01
number of total write accesses:
dram[0]:      2452      2490      1348      1400      2937      2990      1390      1388      2683      2625      4108      4326      2296      2370      2597      2662 
dram[1]:      2425      2440      1335      1325      2871      2722      1424      1400      2685      2576      4068      4287      2425      2379      2604      2600 
dram[2]:      2456      2365      1320      1304      2985      2874      1430      1370      2711      2659      4132      4275      2401      2034      2638      2506 
dram[3]:      2385      2364      1378      1236      3035      2812      1380      1479      2667      2718      4357      4316      2350      1987      2668      2567 
dram[4]:      2479      2478      1331      1207      3019      2898      1421      1430      2604      2664      4393      4299      2301      2055      2593      2656 
dram[5]:      2367      2397      1366      1174      3042      2823      1495      1419      2651      2819      4468      4386      2379      1965      2592      2549 
total reads: 238507
bank skew: 4468/1174 = 3.81
chip skew: 40062/39460 = 1.02
average mf latency per bank:
dram[0]:       1190      1193      1114      1104      1030      1045      1194      1194       703       703       821       831      1496      1446      1072      1058
dram[1]:       1244      1258      1170      1197      1109      1196      1279      1328       742       765       862       893      1501      1581      1133      1166
dram[2]:       1180      1225      1120      1158      1035      1115      1175      1249       697       726       793       864      1423      1674      1062      1114
dram[3]:       1208      1269      1156      1351      1110      1197      1275      1304       727       760       868       908      1513      1642      1102      1157
dram[4]:       1168      1203      1104      1144      1042      1096      1194      1230       712       728       817       869      1438      1546      1057      1113
dram[5]:       1246      1282      1171      1226      1149      1232      1292      1340       750       774       890       942      1538      1707      1150      1185
maximum mf latency per bank:
dram[0]:       4371      4676      3502      4517      4827      4151      3996      3993      3575      5290      4381      4334      3894      4409      3322      4103
dram[1]:       4657      5385      3667      4132      4725      3754      3578      3817      3869      4296      3823      3325      4603      3497      3538      3727
dram[2]:       4252      3932      4899      4510      4211      4244      3707      3291      4967      4137      4092      4524      3065      2990      3656      3616
dram[3]:       4121      3930      3621      4210      2775      4001      4034      4845      4168      4501      4357      4382      3657      3937      3519      3411
dram[4]:       3831      3418      4023      4210      4337      2986      3668      4767      4873      4155      4450      4339      4615      3253      3833      5174
dram[5]:       5735      3747      4892      4556      3931      3835      4661      3895      5010      4466      4629      3911      3252      5000      3931      3875
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1708883 n_nop=937792 n_act=155353 n_pre=155339 n_req=230505 n_req_1=52438 n_req_2=52143 n_req_3=125924 n_rd=405651 n_write=54748 bw_util=0.5098 bw_util_1=0.1091 bw_util_2=0.1085 bw_util_3=0.2923 blp=6.422355 blp_1= 2.035845 blp_2= 2.034883 blp_3= 3.368516
 n_activity=1649027 dram_eff=0.5283 dram_eff_1=0.113 dram_eff_2=0.1124 dram_eff_3=0.3029
bk0: 25902a 1098119i bk1: 25834a 1097928i bk2: 23756a 1192398i bk3: 23570a 1183249i bk4: 26524a 1019853i bk5: 26508a 1008598i bk6: 25642a 1108590i bk7: 25426a 1104414i bk8: 24103a 1101622i bk9: 23818a 1105482i bk10: 24702a 958318i bk11: 25026a 935044i bk12: 26754a 1035024i bk13: 26754a 1024341i bk14: 25692a 1024394i bk15: 25640a 1007055i 
bw_dist = 0.109	0.109	0.292	0.455	0.035
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.19744
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1708883 n_nop=939497 n_act=155249 n_pre=155233 n_req=229693 n_req_1=51460 n_req_2=52313 n_req_3=125920 n_rd=404768 n_write=54136 bw_util=0.5084 bw_util_1=0.1071 bw_util_2=0.109 bw_util_3=0.2923 blp=6.471905 blp_1= 2.019494 blp_2= 2.066232 blp_3= 3.393554
 n_activity=1645797 dram_eff=0.5279 dram_eff_1=0.1112 dram_eff_2=0.1132 dram_eff_3=0.3035
bk0: 26160a 1097603i bk1: 25828a 1086594i bk2: 23226a 1199057i bk3: 23224a 1193554i bk4: 26242a 1027211i bk5: 26480a 1013504i bk6: 25326a 1114853i bk7: 25372a 1094060i bk8: 23494a 1105981i bk9: 23456a 1108246i bk10: 24898a 945924i bk11: 25228a 923237i bk12: 27306a 1011546i bk13: 26774a 1012590i bk14: 26082a 1015047i bk15: 25672a 1006335i 
bw_dist = 0.107	0.109	0.292	0.455	0.037
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.507
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1708883 n_nop=942327 n_act=154411 n_pre=154401 n_req=229242 n_req_1=51857 n_req_2=51321 n_req_3=126064 n_rd=403847 n_write=53897 bw_util=0.5073 bw_util_1=0.1078 bw_util_2=0.1069 bw_util_3=0.2926 blp=6.381208 blp_1= 2.018396 blp_2= 2.036190 blp_3= 3.374134
 n_activity=1648860 dram_eff=0.5258 dram_eff_1=0.1117 dram_eff_2=0.1108 dram_eff_3=0.3032
bk0: 25906a 1104447i bk1: 25696a 1101038i bk2: 23686a 1198373i bk3: 23606a 1186787i bk4: 26072a 1029410i bk5: 26598a 1001209i bk6: 25716a 1117938i bk7: 25474a 1102391i bk8: 23719a 1110489i bk9: 23876a 1095554i bk10: 24546a 969718i bk11: 24738a 933382i bk12: 26954a 1035252i bk13: 26744a 1041094i bk14: 25310a 1031216i bk15: 25206a 1026185i 
bw_dist = 0.108	0.107	0.293	0.458	0.035
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.1547
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1708883 n_nop=940493 n_act=155003 n_pre=154988 n_req=229546 n_req_1=52286 n_req_2=51307 n_req_3=125953 n_rd=404186 n_write=54213 bw_util=0.5078 bw_util_1=0.1085 bw_util_2=0.107 bw_util_3=0.2924 blp=6.463646 blp_1= 2.055666 blp_2= 2.029789 blp_3= 3.402365
 n_activity=1648326 dram_eff=0.5265 dram_eff_1=0.1125 dram_eff_2=0.1109 dram_eff_3=0.3031
bk0: 25886a 1104262i bk1: 25456a 1100004i bk2: 23142a 1194056i bk3: 22930a 1204943i bk4: 26674a 1002888i bk5: 26598a 1009091i bk6: 25258a 1114689i bk7: 25104a 1100683i bk8: 23376a 1112672i bk9: 24052a 1080836i bk10: 25042a 934331i bk11: 24926a 922804i bk12: 27110a 1023142i bk13: 26862a 1036392i bk14: 25916a 1013617i bk15: 25854a 1009429i 
bw_dist = 0.108	0.107	0.292	0.457	0.035
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.51294
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1708883 n_nop=938266 n_act=155000 n_pre=154985 n_req=230829 n_req_1=52944 n_req_2=51865 n_req_3=126020 n_rd=406334 n_write=54298 bw_util=0.5106 bw_util_1=0.1102 bw_util_2=0.1079 bw_util_3=0.2925 blp=6.445096 blp_1= 2.038739 blp_2= 2.047614 blp_3= 3.372961
 n_activity=1647593 dram_eff=0.5296 dram_eff_1=0.1143 dram_eff_2=0.1119 dram_eff_3=0.3034
bk0: 25850a 1102535i bk1: 25958a 1092844i bk2: 23656a 1191970i bk3: 23168a 1209066i bk4: 26792a 1007540i bk5: 26641a 1008349i bk6: 25794a 1103321i bk7: 25238a 1095841i bk8: 23833a 1108286i bk9: 24160a 1101822i bk10: 25376a 928188i bk11: 25032a 923561i bk12: 27138a 1028310i bk13: 26702a 1044051i bk14: 25336a 1029461i bk15: 25660a 1006819i 
bw_dist = 0.110	0.108	0.292	0.454	0.036
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.32162
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1708883 n_nop=935203 n_act=156163 n_pre=156147 n_req=231140 n_req_1=53067 n_req_2=52217 n_req_3=125856 n_rd=406952 n_write=54418 bw_util=0.5113 bw_util_1=0.1101 bw_util_2=0.1091 bw_util_3=0.2922 blp=6.540448 blp_1= 2.076227 blp_2= 2.057286 blp_3= 3.404308
 n_activity=1648220 dram_eff=0.5302 dram_eff_1=0.1142 dram_eff_2=0.1131 dram_eff_3=0.3029
bk0: 25822a 1105297i bk1: 25818a 1088291i bk2: 23540a 1191588i bk3: 23184a 1198155i bk4: 26672a 1006776i bk5: 26780a 994617i bk6: 25436a 1100140i bk7: 25214a 1089068i bk8: 23546a 1105413i bk9: 23914a 1074997i bk10: 25582a 913858i bk11: 25322a 896519i bk12: 27208a 1012646i bk13: 26974a 1045892i bk14: 26096a 1015125i bk15: 25844a 1002317i 
bw_dist = 0.110	0.109	0.292	0.453	0.035
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.75688

========= L2 cache stats =========
L2_cache_bank[0]: Access = 197322, Miss = 101546, Miss_rate = 0.515, Pending_hits = 2940, Reservation_fails = 51300
L2_cache_bank[1]: Access = 195808, Miss = 101296, Miss_rate = 0.517, Pending_hits = 2796, Reservation_fails = 58924
L2_cache_bank[2]: Access = 197946, Miss = 101377, Miss_rate = 0.512, Pending_hits = 2986, Reservation_fails = 68079
L2_cache_bank[3]: Access = 198355, Miss = 101019, Miss_rate = 0.509, Pending_hits = 2913, Reservation_fails = 73056
L2_cache_bank[4]: Access = 195540, Miss = 100969, Miss_rate = 0.516, Pending_hits = 3018, Reservation_fails = 49788
L2_cache_bank[5]: Access = 198982, Miss = 100974, Miss_rate = 0.507, Pending_hits = 2924, Reservation_fails = 58453
L2_cache_bank[6]: Access = 197575, Miss = 101208, Miss_rate = 0.512, Pending_hits = 3027, Reservation_fails = 69168
L2_cache_bank[7]: Access = 200662, Miss = 100897, Miss_rate = 0.503, Pending_hits = 2934, Reservation_fails = 73039
L2_cache_bank[8]: Access = 195669, Miss = 101893, Miss_rate = 0.521, Pending_hits = 2950, Reservation_fails = 62035
L2_cache_bank[9]: Access = 197493, Miss = 101292, Miss_rate = 0.513, Pending_hits = 3016, Reservation_fails = 64667
L2_cache_bank[10]: Access = 198123, Miss = 101955, Miss_rate = 0.515, Pending_hits = 2999, Reservation_fails = 77000
L2_cache_bank[11]: Access = 200099, Miss = 101530, Miss_rate = 0.507, Pending_hits = 3057, Reservation_fails = 84870
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 197322, Miss = 101546 (0.515), PendingHit = 2940 (0.0149)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 195808, Miss = 101296 (0.517), PendingHit = 2796 (0.0143)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 197946, Miss = 101377 (0.512), PendingHit = 2986 (0.0151)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 198355, Miss = 101019 (0.509), PendingHit = 2913 (0.0147)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 195540, Miss = 100969 (0.516), PendingHit = 3018 (0.0154)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 198982, Miss = 100974 (0.507), PendingHit = 2924 (0.0147)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 197575, Miss = 101208 (0.512), PendingHit = 3027 (0.0153)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 200662, Miss = 100897 (0.503), PendingHit = 2934 (0.0146)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 195669, Miss = 101893 (0.521), PendingHit = 2950 (0.0151)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 197493, Miss = 101292 (0.513), PendingHit = 3016 (0.0153)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 198123, Miss = 101955 (0.515), PendingHit = 2999 (0.0151)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 200099, Miss = 101530 (0.507), PendingHit = 3057 (0.0153)
L2 Cache Total Miss Rate = 0.512
Stream 1: L2 Cache Miss Rate = 0.491
Stream 2: L2 Cache Miss Rate = 0.523
Stream 3: L2 Cache Miss Rate = 0.508
Stream 1: Accesses  = 990546
Stream 1: Misses  = 486581
Stream 2: Accesses  = 703260
Stream 2: Misses  = 367980
Stream 3: Accesses  = 1670314
Stream 3: Misses  = 847976
Stream 1+2: Accesses  = 1693806
Stream 1+2: Misses  = 854561
Stream 1+2+3: Accesses  = 3364120
Stream 1+2+3: Misses  = 1702537
Total Accesses  = 2373574
MPKI-CORES
CORE_L2MPKI_0	31.928
CORE_L2MPKI_1	32.120
CORE_L2MPKI_2	30.851
CORE_L2MPKI_3	33.169
CORE_L2MPKI_4	32.308
CORE_L2MPKI_5	31.688
CORE_L2MPKI_6	30.761
CORE_L2MPKI_7	31.628
CORE_L2MPKI_8	32.269
CORE_L2MPKI_9	31.672
CORE_L2MPKI_10	31.900
CORE_L2MPKI_11	31.874
CORE_L2MPKI_12	31.472
CORE_L2MPKI_13	31.117
CORE_L2MPKI_14	30.478
CORE_L2MPKI_15	31.630
CORE_L2MPKI_16	32.150
CORE_L2MPKI_17	33.213
CORE_L2MPKI_18	34.430
CORE_L2MPKI_19	30.597
CORE_L2MPKI_20	2.851
CORE_L2MPKI_21	2.786
CORE_L2MPKI_22	2.751
CORE_L2MPKI_23	2.680
CORE_L2MPKI_24	2.752
CORE_L2MPKI_25	2.720
CORE_L2MPKI_26	2.761
CORE_L2MPKI_27	2.709
CORE_L2MPKI_28	2.666
CORE_L2MPKI_29	2.745
CORE_L2MPKI_30	2.668
CORE_L2MPKI_31	2.669
CORE_L2MPKI_32	2.634
CORE_L2MPKI_33	2.882
CORE_L2MPKI_34	2.793
CORE_L2MPKI_35	2.695
CORE_L2MPKI_36	2.750
CORE_L2MPKI_37	2.677
CORE_L2MPKI_38	2.656
CORE_L2MPKI_39	2.749
CORE_L2MPKI_40	2.548
CORE_L2MPKI_41	2.703
CORE_L2MPKI_42	2.636
CORE_L2MPKI_43	2.815
CORE_L2MPKI_44	2.590
CORE_L2MPKI_45	2.593
CORE_L2MPKI_46	2.691
CORE_L2MPKI_47	2.752
CORE_L2MPKI_48	2.611
CORE_L2MPKI_49	2.648
CORE_L2MPKI_50	2.609
CORE_L2MPKI_51	2.586
CORE_L2MPKI_52	2.681
CORE_L2MPKI_53	2.624
CORE_L2MPKI_54	2.641
CORE_L2MPKI_55	2.670
CORE_L2MPKI_56	2.601
CORE_L2MPKI_57	2.607
CORE_L2MPKI_58	2.596
CORE_L2MPKI_59	2.729
Avg_MPKI_Stream1= 31.863
Avg_MPKI_Stream2= 2.730
Avg_MPKI_Stream3= 2.647
MISSES-CORES
CORE_MISSES_0	24297
CORE_MISSES_1	25501
CORE_MISSES_2	24136
CORE_MISSES_3	24991
CORE_MISSES_4	24322
CORE_MISSES_5	25009
CORE_MISSES_6	23507
CORE_MISSES_7	24244
CORE_MISSES_8	23820
CORE_MISSES_9	23871
CORE_MISSES_10	24402
CORE_MISSES_11	24387
CORE_MISSES_12	24027
CORE_MISSES_13	24415
CORE_MISSES_14	23835
CORE_MISSES_15	24153
CORE_MISSES_16	24516
CORE_MISSES_17	24573
CORE_MISSES_18	24427
CORE_MISSES_19	24148
CORE_MISSES_20	17989
CORE_MISSES_21	17699
CORE_MISSES_22	19445
CORE_MISSES_23	18150
CORE_MISSES_24	18409
CORE_MISSES_25	18965
CORE_MISSES_26	18583
CORE_MISSES_27	18677
CORE_MISSES_28	17847
CORE_MISSES_29	18209
CORE_MISSES_30	17965
CORE_MISSES_31	19237
CORE_MISSES_32	18394
CORE_MISSES_33	17733
CORE_MISSES_34	18650
CORE_MISSES_35	18512
CORE_MISSES_36	18271
CORE_MISSES_37	18316
CORE_MISSES_38	18718
CORE_MISSES_39	18211
CORE_MISSES_40	19133
CORE_MISSES_41	17935
CORE_MISSES_42	16826
CORE_MISSES_43	18231
CORE_MISSES_44	17896
CORE_MISSES_45	18076
CORE_MISSES_46	18326
CORE_MISSES_47	17546
CORE_MISSES_48	17214
CORE_MISSES_49	19549
CORE_MISSES_50	17878
CORE_MISSES_51	17526
CORE_MISSES_52	18158
CORE_MISSES_53	18945
CORE_MISSES_54	18134
CORE_MISSES_55	18838
CORE_MISSES_56	17609
CORE_MISSES_57	17180
CORE_MISSES_58	18595
CORE_MISSES_59	17800
L2_MISSES = 1215956
L2_total_cache_accesses = 2373574
L2_total_cache_misses = 1215956
L2_total_cache_miss_rate = 0.5123
L2_total_cache_pending_hits = 35560
L2_total_cache_reservation_fails = 790379
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 312325
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3066
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 953045
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 575385
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 3838
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 573
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 577
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 7476
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 609349
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 21120
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 107790
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 105774
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 194886
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10647
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 154418
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 96679
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1660
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 154
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 126
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5065
L2_cache_data_port_util = 0.269
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=10417235
icnt_total_pkts_simt_to_mem=2800380
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       5.6167
gpu_ipc_2 =       5.6036
gpu_ipc_3 =     209.2136
gpu_tot_sim_cycle_stream_1 = 1446142
gpu_tot_sim_cycle_stream_2 = 1445695
gpu_tot_sim_cycle_stream_3 = 1442095
gpu_sim_insn_1 = 8122598
gpu_sim_insn_2 = 8101084
gpu_sim_insn_3 = 301705920
gpu_sim_cycle = 1446143
gpu_sim_insn = 317929602
gpu_ipc =     219.8466
gpu_tot_sim_cycle = 1446143
gpu_tot_sim_insn = 317929602
gpu_tot_ipc =     219.8466
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 8039703
gpu_stall_icnt2sh    = 12256122
gpu_total_sim_rate=148773

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5942858
	L1I_total_cache_misses = 16177
	L1I_total_cache_miss_rate = 0.0027
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 34997
L1D_cache:
	L1D_cache_core[0]: Access = 70574, Miss = 55255, Miss_rate = 0.783, Pending_hits = 4471, Reservation_fails = 1238723
	L1D_cache_core[1]: Access = 73598, Miss = 57588, Miss_rate = 0.782, Pending_hits = 4754, Reservation_fails = 1274671
	L1D_cache_core[2]: Access = 70056, Miss = 54923, Miss_rate = 0.784, Pending_hits = 4444, Reservation_fails = 1249117
	L1D_cache_core[3]: Access = 71280, Miss = 56085, Miss_rate = 0.787, Pending_hits = 4435, Reservation_fails = 1272866
	L1D_cache_core[4]: Access = 70197, Miss = 54980, Miss_rate = 0.783, Pending_hits = 4473, Reservation_fails = 1257571
	L1D_cache_core[5]: Access = 72847, Miss = 56947, Miss_rate = 0.782, Pending_hits = 4637, Reservation_fails = 1276785
	L1D_cache_core[6]: Access = 69181, Miss = 54080, Miss_rate = 0.782, Pending_hits = 4517, Reservation_fails = 1235195
	L1D_cache_core[7]: Access = 70222, Miss = 55021, Miss_rate = 0.784, Pending_hits = 4436, Reservation_fails = 1265032
	L1D_cache_core[8]: Access = 69109, Miss = 54380, Miss_rate = 0.787, Pending_hits = 4474, Reservation_fails = 1242176
	L1D_cache_core[9]: Access = 69595, Miss = 54658, Miss_rate = 0.785, Pending_hits = 4473, Reservation_fails = 1257375
	L1D_cache_core[10]: Access = 69775, Miss = 54970, Miss_rate = 0.788, Pending_hits = 4352, Reservation_fails = 1264191
	L1D_cache_core[11]: Access = 70188, Miss = 55245, Miss_rate = 0.787, Pending_hits = 4489, Reservation_fails = 1282629
	L1D_cache_core[12]: Access = 70470, Miss = 54950, Miss_rate = 0.780, Pending_hits = 4510, Reservation_fails = 1269426
	L1D_cache_core[13]: Access = 70828, Miss = 54994, Miss_rate = 0.776, Pending_hits = 4498, Reservation_fails = 1260617
	L1D_cache_core[14]: Access = 68954, Miss = 54232, Miss_rate = 0.786, Pending_hits = 4448, Reservation_fails = 1261109
	L1D_cache_core[15]: Access = 70449, Miss = 55069, Miss_rate = 0.782, Pending_hits = 4311, Reservation_fails = 1263736
	L1D_cache_core[16]: Access = 71294, Miss = 55692, Miss_rate = 0.781, Pending_hits = 4655, Reservation_fails = 1275761
	L1D_cache_core[17]: Access = 71369, Miss = 55483, Miss_rate = 0.777, Pending_hits = 4525, Reservation_fails = 1279819
	L1D_cache_core[18]: Access = 70638, Miss = 55674, Miss_rate = 0.788, Pending_hits = 4457, Reservation_fails = 1290848
	L1D_cache_core[19]: Access = 70001, Miss = 55071, Miss_rate = 0.787, Pending_hits = 4554, Reservation_fails = 1243588
	L1D_cache_core[20]: Access = 16989, Miss = 16989, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27039
	L1D_cache_core[21]: Access = 16401, Miss = 16401, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26812
	L1D_cache_core[22]: Access = 18247, Miss = 18247, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13150
	L1D_cache_core[23]: Access = 17982, Miss = 17982, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19658
	L1D_cache_core[24]: Access = 17295, Miss = 17295, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21082
	L1D_cache_core[25]: Access = 18273, Miss = 18273, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18994
	L1D_cache_core[26]: Access = 17549, Miss = 17549, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18231
	L1D_cache_core[27]: Access = 17720, Miss = 17720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19010
	L1D_cache_core[28]: Access = 17673, Miss = 17673, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18466
	L1D_cache_core[29]: Access = 17502, Miss = 17502, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19444
	L1D_cache_core[30]: Access = 17216, Miss = 17216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24548
	L1D_cache_core[31]: Access = 18597, Miss = 18597, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17924
	L1D_cache_core[32]: Access = 18409, Miss = 18409, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11601
	L1D_cache_core[33]: Access = 16021, Miss = 16021, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24808
	L1D_cache_core[34]: Access = 17829, Miss = 17829, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17949
	L1D_cache_core[35]: Access = 17996, Miss = 17996, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20560
	L1D_cache_core[36]: Access = 16926, Miss = 16926, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20179
	L1D_cache_core[37]: Access = 18256, Miss = 18256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18972
	L1D_cache_core[38]: Access = 18613, Miss = 18613, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13808
	L1D_cache_core[39]: Access = 17133, Miss = 17133, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23545
	L1D_cache_core[40]: Access = 18926, Miss = 18926, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12937
	L1D_cache_core[41]: Access = 17693, Miss = 17693, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18656
	L1D_cache_core[42]: Access = 16676, Miss = 16676, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24036
	L1D_cache_core[43]: Access = 16991, Miss = 16991, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19463
	L1D_cache_core[44]: Access = 18115, Miss = 18115, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14186
	L1D_cache_core[45]: Access = 17896, Miss = 17896, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15167
	L1D_cache_core[46]: Access = 17976, Miss = 17976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14596
	L1D_cache_core[47]: Access = 17047, Miss = 17047, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18912
	L1D_cache_core[48]: Access = 17194, Miss = 17194, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17278
	L1D_cache_core[49]: Access = 18753, Miss = 18753, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12832
	L1D_cache_core[50]: Access = 18099, Miss = 18099, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14760
	L1D_cache_core[51]: Access = 17501, Miss = 17501, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19015
	L1D_cache_core[52]: Access = 17350, Miss = 17350, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20260
	L1D_cache_core[53]: Access = 18847, Miss = 18847, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12026
	L1D_cache_core[54]: Access = 17804, Miss = 17804, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17297
	L1D_cache_core[55]: Access = 18706, Miss = 18706, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19937
	L1D_cache_core[56]: Access = 17921, Miss = 17921, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15308
	L1D_cache_core[57]: Access = 17152, Miss = 17152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22485
	L1D_cache_core[58]: Access = 18621, Miss = 18621, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13827
	L1D_cache_core[59]: Access = 16995, Miss = 16995, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17543
	L1D_total_cache_accesses = 2119515
	L1D_total_cache_misses = 1814187
	L1D_total_cache_miss_rate = 0.8559
	L1D_total_cache_pending_hits = 89913
	L1D_total_cache_reservation_fails = 25997536
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 611254
	L1C_total_cache_misses = 8228
	L1C_total_cache_miss_rate = 0.0135
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 66755
L1T_cache:
	L1T_total_cache_accesses = 2159100
	L1T_total_cache_misses = 819539
	L1T_total_cache_miss_rate = 0.3796
	L1T_total_cache_pending_hits = 1339561
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 210684
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 89631
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1434493
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 21311717
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 603026
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 8228
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 66755
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1339561
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 819539
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4731
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 282
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 379694
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4685819
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5926681
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 16177
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 34997
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2927, 1642, 2109, 1713, 1636, 2115, 2532, 2087, 2432, 1685, 2468, 2547, 1938, 1201, 2006, 2171, 2094, 2059, 1657, 2610, 1696, 1653, 1696, 2042, 1681, 1627, 1694, 2420, 1668, 1564, 1696, 1531, 2515, 1310, 2044, 1382, 2487, 1254, 1098, 1224, 2029, 1194, 1612, 1155, 1597, 1210, 2070, 2019, 
gpgpu_n_tot_thrd_icount = 362631008
gpgpu_n_tot_w_icount = 11332219
gpgpu_n_stall_shd_mem = 36631767
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1434458
gpgpu_n_mem_write_global = 384693
gpgpu_n_mem_texture = 819539
gpgpu_n_mem_const = 5138
gpgpu_n_load_insn  = 23304968
gpgpu_n_store_insn = 1221736
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 10306880
gpgpu_n_const_mem_insn = 10957440
gpgpu_n_param_mem_insn = 4935937
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 66755
gpgpu_stall_shd_mem[c_mem][bk_conf] = 66755
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 27002921
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:54684774	W0_Idle:8845740	W0_Scoreboard:98443903	W1:337041	W2:264155	W3:261212	W4:203299	W5:144765	W6:69368	W7:36333	W8:12537	W9:4569	W10:1490	W11:1026	W12:927	W13:841	W14:1185	W15:932	W16:1716	W17:3557	W18:4122	W19:11824	W20:11028	W21:20573	W22:29313	W23:23804	W24:28829	W25:29265	W26:20424	W27:11350	W28:6066	W29:1785	W30:989	W31:0	W32:9788096
Warp Occupancy Distribution:
Stall:46673954	W0_Idle:4483642	W0_Scoreboard:4885663	W1:337041	W2:264155	W3:261212	W4:203299	W5:144765	W6:69368	W7:36333	W8:12537	W9:4569	W10:1490	W11:1026	W12:927	W13:841	W14:1185	W15:932	W16:1716	W17:3557	W18:4122	W19:11824	W20:11028	W21:20573	W22:29313	W23:23804	W24:28829	W25:29265	W26:20424	W27:11350	W28:6066	W29:1785	W30:989	W31:0	W32:258136
Warp Occupancy Distribution:
Stall:4467734	W0_Idle:1613186	W0_Scoreboard:46924486	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4741860
warp_utilization0: 0.065389
warp_utilization1: 0.031160
warp_utilization2: 0.082114
traffic_breakdown_coretomem[CONST_ACC_R] = 41104 {8:5138,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11475664 {8:1434458,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17742120 {40:355848,72:6480,136:22365,}
traffic_breakdown_coretomem[INST_ACC_R] = 16960 {8:2120,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 6556312 {8:819539,}
traffic_breakdown_memtocore[CONST_ACC_R] = 369936 {72:5138,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 195008768 {136:1433888,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3076376 {8:384547,}
traffic_breakdown_memtocore[INST_ACC_R] = 288320 {136:2120,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 111457304 {136:819539,}
maxmrqlatency = 1210 
maxdqlatency = 0 
maxmflatency = 5735 
averagemflatency = 694 
averagemflatency_1 = 834 
averagemflatency_2= 597 
averagemflatency_3 = 590 
averagemrqlatency_1 = 50 
averagemrqlatency_2 = 49 
averagemrqlatency_3 = 41 
max_icnt2mem_latency = 5286 
max_icnt2sh_latency = 1446142 
mrq_lat_table:625705 	27414 	35260 	74758 	211287 	247682 	233473 	133214 	30401 	1903 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	5379 	19118 	45531 	132014 	649995 	1359402 	427272 	4318 	83 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	231288 	74712 	111081 	233617 	441696 	758111 	705777 	88164 	1239 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	98792 	1940724 	217004 	2039 	6 	0 	0 	2 	1 	25 	120 	1304 	15521 	30054 	50253 	108016 	113642 	65609 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	221 	2669 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        25        28        25        22        24        20        18        18        26        28        24        26        18        14        22        24 
dram[1]:        26        28        25        48        23        21        17        18        26        28        24        26        20        14        22        18 
dram[2]:        20        26        22        24        21        20        18        17        26        26        22        26        20        18        19        19 
dram[3]:        25        25        21        22        22        22        18        14        28        26        26        23        24        24        18        22 
dram[4]:        24        23        22        30        17        21        18        18        28        26        38        26        20        24        17        19 
dram[5]:        27        25        22        22        23        22        20        17        28        26        22        23        15        22        19        19 
maximum service time to same row:
dram[0]:      2909      4812      3849      3889      4147      3975      5514      8964      5487      5603      2883      3828      6928      5756      7744      7188 
dram[1]:      4561      5087      3421      4716      4026      5578      2458      7796      5597      5482      3215      3690      5706      6021      8377      7248 
dram[2]:      4553      4585      3679      3592      3685      3233      8694      6540      5422      5307      2977      2865      6194      6266      7627      8672 
dram[3]:      4932      5203      6284      3747      3996      3508      7834      4294      5315      5477      3454      3156      6169      5663      7221      9548 
dram[4]:      4688      3287      4190      3766      2582      3870      7334      6066      5399      4325      2928      3054      6535      6012      8146      7192 
dram[5]:      4754      3175      4120      3862      3626      3859      9047      7079      5369      4238      3754      3210      4847      6573      7779      7566 
average row accesses per activate:
dram[0]:  1.569555  1.588875  1.477685  1.471715  1.585677  1.610229  1.462768  1.469425  1.606888  1.621238  1.651460  1.675688  1.508764  1.551171  1.582517  1.599851 
dram[1]:  1.568557  1.568542  1.483600  1.489405  1.578630  1.569013  1.486067  1.447192  1.618003  1.578437  1.643035  1.666224  1.531119  1.545044  1.597363  1.582128 
dram[2]:  1.576930  1.570026  1.490488  1.472297  1.599445  1.575339  1.499616  1.470237  1.622939  1.606652  1.675313  1.677411  1.549132  1.505030  1.574650  1.563017 
dram[3]:  1.565911  1.562391  1.476186  1.475796  1.594313  1.579956  1.450357  1.485769  1.609844  1.598989  1.660467  1.659531  1.535596  1.503832  1.588678  1.587140 
dram[4]:  1.587770  1.590516  1.471483  1.476210  1.593600  1.591451  1.471437  1.494834  1.608407  1.615415  1.682368  1.683637  1.526549  1.518775  1.588087  1.593464 
dram[5]:  1.568783  1.555315  1.491369  1.454445  1.604837  1.566670  1.477703  1.458632  1.598954  1.603266  1.685937  1.674038  1.529513  1.510484  1.585945  1.585237 
average row locality = 1621105/1036693 = 1.563727
average row locality_1 = 783139/422727 = 1.852588
average row locality_2 = 431818/310859 = 1.389112
average row locality_3 = 406148/303107 = 1.339949
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     14629     14585     13380     13253     14758     14709     14036     13917     13517     13358     14146     14318     14858     14878     14336     14353 
dram[1]:     14818     14621     13244     13263     14630     14694     13959     14016     13252     13179     14015     14176     15142     14827     14514     14257 
dram[2]:     14607     14441     13323     13309     14539     14693     14043     14006     13289     13355     14088     14279     14945     14828     14125     14116 
dram[3]:     14724     14479     13180     13098     14828     14750     13949     13911     13196     13516     14087     13996     15011     14875     14426     14378 
dram[4]:     14613     14667     13301     13059     14904     14786     14140     13893     13376     13448     14537     14330     15070     14847     14199     14384 
dram[5]:     14681     14661     13399     13196     14836     14876     14016     13901     13311     13451     14349     14212     15092     14905     14489     14384 
total reads: 1361341
bank skew: 15142/13059 = 1.16
chip skew: 227759/225986 = 1.01
number of total write accesses:
dram[0]:      2600      2667      1453      1498      3287      3332      1522      1534      2907      2856      4461      4753      2529      2614      2790      2887 
dram[1]:      2582      2611      1411      1427      3188      3028      1560      1550      2907      2779      4433      4664      2694      2615      2811      2811 
dram[2]:      2591      2509      1406      1386      3314      3206      1580      1505      2955      2877      4513      4666      2633      2227      2845      2688 
dram[3]:      2548      2512      1482      1323      3395      3143      1506      1645      2896      2936      4751      4687      2590      2195      2889      2752 
dram[4]:      2654      2641      1405      1275      3373      3234      1572      1589      2848      2879      4785      4685      2525      2262      2784      2878 
dram[5]:      2516      2561      1461      1235      3411      3136      1658      1543      2896      3045      4869      4790      2606      2168      2820      2754 
total reads: 259770
bank skew: 4869/1235 = 3.94
chip skew: 43690/42901 = 1.02
average mf latency per bank:
dram[0]:       1189      1172      1095      1068      1025      1022      1231      1209       710       698       849       832      1559      1466      1098      1066
dram[1]:       1237      1249      1146      1171      1094      1185      1307      1348       745       766       879       907      1543      1616      1151      1187
dram[2]:       1173      1230      1086      1137      1016      1114      1201      1281       696       733       799       879      1453      1720      1083      1146
dram[3]:       1207      1284      1133      1320      1093      1200      1303      1342       732       772       880       926      1554      1711      1126      1202
dram[4]:       1176      1195      1086      1111      1033      1087      1231      1253       716       727       842       873      1488      1584      1087      1126
dram[5]:       1239      1268      1148      1197      1129      1215      1314      1363       752       773       900       945      1576      1742      1165      1198
maximum mf latency per bank:
dram[0]:       4371      4676      3502      4517      4827      4151      3996      3993      3575      5290      4381      4334      3894      4409      4258      4103
dram[1]:       4657      5385      3667      4132      4725      3754      3578      3817      3869      4296      3823      3325      4603      4374      3652      4893
dram[2]:       4252      3932      4899      4510      4211      4244      3707      3293      4967      4137      4092      4524      3065      2990      3827      3616
dram[3]:       4121      4109      4171      4210      2775      4001      4034      4845      4168      4501      4357      4382      3657      3937      3519      3592
dram[4]:       3831      3697      4023      4210      4337      3828      3668      5203      4873      4155      4450      4339      4615      3409      3833      5174
dram[5]:       5735      3747      4892      4556      3931      3835      4661      3895      5010      4466      4629      3911      3252      5000      3931      5227
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1908908 n_nop=1049473 n_act=172899 n_pre=172884 n_req=257360 n_req_1=58972 n_req_2=58430 n_req_3=139958 n_rd=454060 n_write=59592 bw_util=0.5102 bw_util_1=0.1102 bw_util_2=0.1092 bw_util_3=0.2908 blp=6.363890 blp_1= 2.025656 blp_2= 2.030051 blp_3= 3.344316
 n_activity=1842874 dram_eff=0.5284 dram_eff_1=0.1142 dram_eff_2=0.1131 dram_eff_3=0.3012
bk0: 29258a 1232940i bk1: 29170a 1235402i bk2: 26760a 1332256i bk3: 26506a 1324821i bk4: 29516a 1139157i bk5: 29418a 1132380i bk6: 28072a 1250804i bk7: 27834a 1250953i bk8: 27034a 1237996i bk9: 26716a 1241655i bk10: 28292a 1074690i bk11: 28636a 1042897i bk12: 29716a 1160197i bk13: 29754a 1153116i bk14: 28672a 1153768i bk15: 28706a 1135402i 
bw_dist = 0.110	0.109	0.291	0.455	0.035
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.10483
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1908908 n_nop=1051283 n_act=172806 n_pre=172790 n_req=256495 n_req_1=57599 n_req_2=58916 n_req_3=139980 n_rd=453214 n_write=58815 bw_util=0.5088 bw_util_1=0.1077 bw_util_2=0.1103 bw_util_3=0.2909 blp=6.416895 blp_1= 2.015317 blp_2= 2.059014 blp_3= 3.371001
 n_activity=1838621 dram_eff=0.5283 dram_eff_1=0.1118 dram_eff_2=0.1145 dram_eff_3=0.302
bk0: 29636a 1231211i bk1: 29242a 1217468i bk2: 26488a 1338834i bk3: 26526a 1330379i bk4: 29260a 1149526i bk5: 29388a 1137121i bk6: 27918a 1255931i bk7: 28032a 1231592i bk8: 26504a 1240351i bk9: 26358a 1243665i bk10: 28030a 1064390i bk11: 28352a 1037453i bk12: 30284a 1137005i bk13: 29654a 1142074i bk14: 29028a 1147996i bk15: 28514a 1136530i 
bw_dist = 0.108	0.110	0.291	0.454	0.037
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.42249
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1908908 n_nop=1054944 n_act=171773 n_pre=171757 n_req=255850 n_req_1=58353 n_req_2=57469 n_req_3=140028 n_rd=451967 n_write=58467 bw_util=0.5075 bw_util_1=0.109 bw_util_2=0.1076 bw_util_3=0.2909 blp=6.322539 blp_1= 2.012414 blp_2= 2.027477 blp_3= 3.353910
 n_activity=1841736 dram_eff=0.526 dram_eff_1=0.1129 dram_eff_2=0.1115 dram_eff_3=0.3016
bk0: 29214a 1242926i bk1: 28882a 1235261i bk2: 26646a 1343721i bk3: 26618a 1329951i bk4: 29078a 1152211i bk5: 29386a 1124402i bk6: 28086a 1263068i bk7: 28012a 1245237i bk8: 26578a 1246328i bk9: 26710a 1231403i bk10: 28176a 1083988i bk11: 28554a 1041323i bk12: 29890a 1164500i bk13: 29656a 1170770i bk14: 28250a 1164940i bk15: 28231a 1156032i 
bw_dist = 0.109	0.108	0.291	0.457	0.035
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.06045
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1908908 n_nop=1051397 n_act=172882 n_pre=172866 n_req=256462 n_req_1=58615 n_req_2=57856 n_req_3=139991 n_rd=452798 n_write=58965 bw_util=0.5085 bw_util_1=0.1093 bw_util_2=0.1084 bw_util_3=0.2909 blp=6.423333 blp_1= 2.052677 blp_2= 2.031749 blp_3= 3.381371
 n_activity=1840948 dram_eff=0.5273 dram_eff_1=0.1133 dram_eff_2=0.1124 dram_eff_3=0.3017
bk0: 29446a 1236320i bk1: 28958a 1227399i bk2: 26354a 1331715i bk3: 26194a 1341902i bk4: 29656a 1122383i bk5: 29500a 1129133i bk6: 27898a 1256731i bk7: 27822a 1234434i bk8: 26392a 1244874i bk9: 27032a 1213440i bk10: 28174a 1048059i bk11: 27992a 1038868i bk12: 30022a 1149583i bk13: 29750a 1167005i bk14: 28852a 1144990i bk15: 28756a 1139677i 
bw_dist = 0.109	0.108	0.291	0.456	0.036
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.45248
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1908908 n_nop=1049643 n_act=172579 n_pre=172563 n_req=257869 n_req_1=59602 n_req_2=58186 n_req_3=140081 n_rd=455108 n_write=59015 bw_util=0.5113 bw_util_1=0.1115 bw_util_2=0.1087 bw_util_3=0.2911 blp=6.399966 blp_1= 2.033643 blp_2= 2.041036 blp_3= 3.358634
 n_activity=1839182 dram_eff=0.5306 dram_eff_1=0.1157 dram_eff_2=0.1128 dram_eff_3=0.3021
bk0: 29226a 1234821i bk1: 29334a 1225408i bk2: 26602a 1336431i bk3: 26118a 1353645i bk4: 29808a 1125329i bk5: 29572a 1130798i bk6: 28280a 1242855i bk7: 27786a 1235683i bk8: 26752a 1239992i bk9: 26896a 1238842i bk10: 29074a 1036399i bk11: 28660a 1034950i bk12: 30140a 1156643i bk13: 29694a 1175362i bk14: 28398a 1158215i bk15: 28768a 1133644i 
bw_dist = 0.111	0.109	0.291	0.452	0.037
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.23883
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1908908 n_nop=1046709 n_act=173757 n_pre=173741 n_req=258062 n_req_1=59398 n_req_2=58776 n_req_3=139888 n_rd=455516 n_write=59185 bw_util=0.5117 bw_util_1=0.1107 bw_util_2=0.1103 bw_util_3=0.2907 blp=6.477869 blp_1= 2.065035 blp_2= 2.053027 blp_3= 3.382008
 n_activity=1841673 dram_eff=0.5304 dram_eff_1=0.1147 dram_eff_2=0.1143 dram_eff_3=0.3013
bk0: 29362a 1239316i bk1: 29322a 1217580i bk2: 26798a 1329640i bk3: 26392a 1337355i bk4: 29672a 1126557i bk5: 29752a 1114159i bk6: 28032a 1239105i bk7: 27802a 1229545i bk8: 26622a 1236490i bk9: 26902a 1209803i bk10: 28698a 1029876i bk11: 28424a 1012133i bk12: 30184a 1140994i bk13: 29808a 1179423i bk14: 28978a 1146016i bk15: 28768a 1134244i 
bw_dist = 0.111	0.110	0.291	0.453	0.035
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.64167

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220044, Miss = 113661, Miss_rate = 0.517, Pending_hits = 3188, Reservation_fails = 59904
L2_cache_bank[1]: Access = 217948, Miss = 113379, Miss_rate = 0.520, Pending_hits = 3078, Reservation_fails = 63324
L2_cache_bank[2]: Access = 220744, Miss = 113580, Miss_rate = 0.515, Pending_hits = 3266, Reservation_fails = 76910
L2_cache_bank[3]: Access = 220856, Miss = 113036, Miss_rate = 0.512, Pending_hits = 3173, Reservation_fails = 81623
L2_cache_bank[4]: Access = 217820, Miss = 112963, Miss_rate = 0.519, Pending_hits = 3273, Reservation_fails = 53258
L2_cache_bank[5]: Access = 221709, Miss = 113035, Miss_rate = 0.510, Pending_hits = 3203, Reservation_fails = 65502
L2_cache_bank[6]: Access = 220219, Miss = 113403, Miss_rate = 0.515, Pending_hits = 3283, Reservation_fails = 78108
L2_cache_bank[7]: Access = 223809, Miss = 113003, Miss_rate = 0.505, Pending_hits = 3226, Reservation_fails = 82406
L2_cache_bank[8]: Access = 218384, Miss = 114143, Miss_rate = 0.523, Pending_hits = 3192, Reservation_fails = 70457
L2_cache_bank[9]: Access = 220149, Miss = 113423, Miss_rate = 0.515, Pending_hits = 3272, Reservation_fails = 69770
L2_cache_bank[10]: Access = 220909, Miss = 114176, Miss_rate = 0.517, Pending_hits = 3267, Reservation_fails = 84706
L2_cache_bank[11]: Access = 222818, Miss = 113587, Miss_rate = 0.510, Pending_hits = 3337, Reservation_fails = 92949
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 220044, Miss = 113661 (0.517), PendingHit = 3188 (0.0145)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 217948, Miss = 113379 (0.52), PendingHit = 3078 (0.0141)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 220744, Miss = 113580 (0.515), PendingHit = 3266 (0.0148)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 220856, Miss = 113036 (0.512), PendingHit = 3173 (0.0144)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 217820, Miss = 112963 (0.519), PendingHit = 3273 (0.015)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 221709, Miss = 113035 (0.51), PendingHit = 3203 (0.0144)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 220219, Miss = 113403 (0.515), PendingHit = 3283 (0.0149)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 223809, Miss = 113003 (0.505), PendingHit = 3226 (0.0144)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 218384, Miss = 114143 (0.523), PendingHit = 3192 (0.0146)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 220149, Miss = 113423 (0.515), PendingHit = 3272 (0.0149)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 220909, Miss = 114176 (0.517), PendingHit = 3267 (0.0148)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 222818, Miss = 113587 (0.51), PendingHit = 3337 (0.015)
L2 Cache Total Miss Rate = 0.515
Stream 1: L2 Cache Miss Rate = 0.496
Stream 2: L2 Cache Miss Rate = 0.525
Stream 3: L2 Cache Miss Rate = 0.510
Stream 1: Accesses  = 1109882
Stream 1: Misses  = 550711
Stream 2: Accesses  = 780855
Stream 2: Misses  = 409625
Stream 3: Accesses  = 1864554
Stream 3: Misses  = 951764
Stream 1+2: Accesses  = 1890737
Stream 1+2: Misses  = 960336
Stream 1+2+3: Accesses  = 3755291
Stream 1+2+3: Misses  = 1912100
Total Accesses  = 2645409
MPKI-CORES
CORE_L2MPKI_0	34.086
CORE_L2MPKI_1	34.294
CORE_L2MPKI_2	33.096
CORE_L2MPKI_3	35.366
CORE_L2MPKI_4	34.266
CORE_L2MPKI_5	33.810
CORE_L2MPKI_6	32.751
CORE_L2MPKI_7	33.767
CORE_L2MPKI_8	34.440
CORE_L2MPKI_9	33.673
CORE_L2MPKI_10	34.033
CORE_L2MPKI_11	34.087
CORE_L2MPKI_12	33.458
CORE_L2MPKI_13	32.918
CORE_L2MPKI_14	32.581
CORE_L2MPKI_15	33.786
CORE_L2MPKI_16	34.419
CORE_L2MPKI_17	35.219
CORE_L2MPKI_18	36.368
CORE_L2MPKI_19	32.809
CORE_L2MPKI_20	2.851
CORE_L2MPKI_21	2.772
CORE_L2MPKI_22	2.760
CORE_L2MPKI_23	2.684
CORE_L2MPKI_24	2.740
CORE_L2MPKI_25	2.717
CORE_L2MPKI_26	2.750
CORE_L2MPKI_27	2.707
CORE_L2MPKI_28	2.688
CORE_L2MPKI_29	2.765
CORE_L2MPKI_30	2.669
CORE_L2MPKI_31	2.678
CORE_L2MPKI_32	2.634
CORE_L2MPKI_33	2.878
CORE_L2MPKI_34	2.762
CORE_L2MPKI_35	2.701
CORE_L2MPKI_36	2.799
CORE_L2MPKI_37	2.662
CORE_L2MPKI_38	2.645
CORE_L2MPKI_39	2.749
CORE_L2MPKI_40	2.584
CORE_L2MPKI_41	2.677
CORE_L2MPKI_42	2.629
CORE_L2MPKI_43	2.827
CORE_L2MPKI_44	2.589
CORE_L2MPKI_45	2.607
CORE_L2MPKI_46	2.683
CORE_L2MPKI_47	2.723
CORE_L2MPKI_48	2.607
CORE_L2MPKI_49	2.689
CORE_L2MPKI_50	2.601
CORE_L2MPKI_51	2.580
CORE_L2MPKI_52	2.710
CORE_L2MPKI_53	2.622
CORE_L2MPKI_54	2.643
CORE_L2MPKI_55	2.644
CORE_L2MPKI_56	2.585
CORE_L2MPKI_57	2.596
CORE_L2MPKI_58	2.606
CORE_L2MPKI_59	2.729
Avg_MPKI_Stream1= 33.961
Avg_MPKI_Stream2= 2.731
Avg_MPKI_Stream3= 2.647
MISSES-CORES
CORE_MISSES_0	27361
CORE_MISSES_1	28767
CORE_MISSES_2	27419
CORE_MISSES_3	28172
CORE_MISSES_4	27609
CORE_MISSES_5	28262
CORE_MISSES_6	26651
CORE_MISSES_7	27313
CORE_MISSES_8	27079
CORE_MISSES_9	27125
CORE_MISSES_10	27652
CORE_MISSES_11	27554
CORE_MISSES_12	27237
CORE_MISSES_13	27435
CORE_MISSES_14	26973
CORE_MISSES_15	27322
CORE_MISSES_16	27814
CORE_MISSES_17	27836
CORE_MISSES_18	27705
CORE_MISSES_19	27425
CORE_MISSES_20	20489
CORE_MISSES_21	19429
CORE_MISSES_22	21556
CORE_MISSES_23	20561
CORE_MISSES_24	20145
CORE_MISSES_25	21144
CORE_MISSES_26	20624
CORE_MISSES_27	20466
CORE_MISSES_28	20266
CORE_MISSES_29	20647
CORE_MISSES_30	19573
CORE_MISSES_31	21208
CORE_MISSES_32	20662
CORE_MISSES_33	19615
CORE_MISSES_34	20882
CORE_MISSES_35	20621
CORE_MISSES_36	20119
CORE_MISSES_37	20593
CORE_MISSES_38	20958
CORE_MISSES_39	20067
CORE_MISSES_40	20830
CORE_MISSES_41	20091
CORE_MISSES_42	18524
CORE_MISSES_43	20490
CORE_MISSES_44	19965
CORE_MISSES_45	19897
CORE_MISSES_46	20540
CORE_MISSES_47	19779
CORE_MISSES_48	19069
CORE_MISSES_49	21529
CORE_MISSES_50	20039
CORE_MISSES_51	19226
CORE_MISSES_52	19924
CORE_MISSES_53	21104
CORE_MISSES_54	19995
CORE_MISSES_55	20963
CORE_MISSES_56	19793
CORE_MISSES_57	18856
CORE_MISSES_58	20668
CORE_MISSES_59	19771
L2_MISSES = 1361389
L2_total_cache_accesses = 2645409
L2_total_cache_misses = 1361389
L2_total_cache_miss_rate = 0.5146
L2_total_cache_pending_hits = 38758
L2_total_cache_reservation_fails = 878917
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 359528
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3411
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1071108
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 642822
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 3916
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 593
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 629
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 7885
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 676197
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 23332
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 120010
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 117926
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 203806
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11255
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 169504
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 104816
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1815
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 167
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 138
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5468
L2_cache_data_port_util = 0.269
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=11677696
icnt_total_pkts_simt_to_mem=3104216
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       5.6167
gpu_ipc_2 =       5.6036
gpu_ipc_3 =     209.2136
gpu_tot_sim_cycle_stream_1 = 1446142
gpu_tot_sim_cycle_stream_2 = 1445695
gpu_tot_sim_cycle_stream_3 = 1442095
gpu_sim_insn_1 = 8122598
gpu_sim_insn_2 = 8101084
gpu_sim_insn_3 = 301705920
gpu_sim_cycle = 1446143
gpu_sim_insn = 317929602
gpu_ipc =     219.8466
gpu_tot_sim_cycle = 1446143
gpu_tot_sim_insn = 317929602
gpu_tot_ipc =     219.8466
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 8039703
gpu_stall_icnt2sh    = 12256122
gpu_total_sim_rate=148773

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5942858
	L1I_total_cache_misses = 16177
	L1I_total_cache_miss_rate = 0.0027
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 34997
L1D_cache:
	L1D_cache_core[0]: Access = 70574, Miss = 55255, Miss_rate = 0.783, Pending_hits = 4471, Reservation_fails = 1238723
	L1D_cache_core[1]: Access = 73598, Miss = 57588, Miss_rate = 0.782, Pending_hits = 4754, Reservation_fails = 1274671
	L1D_cache_core[2]: Access = 70056, Miss = 54923, Miss_rate = 0.784, Pending_hits = 4444, Reservation_fails = 1249117
	L1D_cache_core[3]: Access = 71280, Miss = 56085, Miss_rate = 0.787, Pending_hits = 4435, Reservation_fails = 1272866
	L1D_cache_core[4]: Access = 70197, Miss = 54980, Miss_rate = 0.783, Pending_hits = 4473, Reservation_fails = 1257571
	L1D_cache_core[5]: Access = 72847, Miss = 56947, Miss_rate = 0.782, Pending_hits = 4637, Reservation_fails = 1276785
	L1D_cache_core[6]: Access = 69181, Miss = 54080, Miss_rate = 0.782, Pending_hits = 4517, Reservation_fails = 1235195
	L1D_cache_core[7]: Access = 70222, Miss = 55021, Miss_rate = 0.784, Pending_hits = 4436, Reservation_fails = 1265032
	L1D_cache_core[8]: Access = 69109, Miss = 54380, Miss_rate = 0.787, Pending_hits = 4474, Reservation_fails = 1242176
	L1D_cache_core[9]: Access = 69595, Miss = 54658, Miss_rate = 0.785, Pending_hits = 4473, Reservation_fails = 1257375
	L1D_cache_core[10]: Access = 69775, Miss = 54970, Miss_rate = 0.788, Pending_hits = 4352, Reservation_fails = 1264191
	L1D_cache_core[11]: Access = 70188, Miss = 55245, Miss_rate = 0.787, Pending_hits = 4489, Reservation_fails = 1282629
	L1D_cache_core[12]: Access = 70470, Miss = 54950, Miss_rate = 0.780, Pending_hits = 4510, Reservation_fails = 1269426
	L1D_cache_core[13]: Access = 70828, Miss = 54994, Miss_rate = 0.776, Pending_hits = 4498, Reservation_fails = 1260617
	L1D_cache_core[14]: Access = 68954, Miss = 54232, Miss_rate = 0.786, Pending_hits = 4448, Reservation_fails = 1261109
	L1D_cache_core[15]: Access = 70449, Miss = 55069, Miss_rate = 0.782, Pending_hits = 4311, Reservation_fails = 1263736
	L1D_cache_core[16]: Access = 71294, Miss = 55692, Miss_rate = 0.781, Pending_hits = 4655, Reservation_fails = 1275761
	L1D_cache_core[17]: Access = 71369, Miss = 55483, Miss_rate = 0.777, Pending_hits = 4525, Reservation_fails = 1279819
	L1D_cache_core[18]: Access = 70638, Miss = 55674, Miss_rate = 0.788, Pending_hits = 4457, Reservation_fails = 1290848
	L1D_cache_core[19]: Access = 70001, Miss = 55071, Miss_rate = 0.787, Pending_hits = 4554, Reservation_fails = 1243588
	L1D_cache_core[20]: Access = 16989, Miss = 16989, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27039
	L1D_cache_core[21]: Access = 16401, Miss = 16401, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26812
	L1D_cache_core[22]: Access = 18247, Miss = 18247, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13150
	L1D_cache_core[23]: Access = 17982, Miss = 17982, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19658
	L1D_cache_core[24]: Access = 17295, Miss = 17295, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21082
	L1D_cache_core[25]: Access = 18273, Miss = 18273, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18994
	L1D_cache_core[26]: Access = 17549, Miss = 17549, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18231
	L1D_cache_core[27]: Access = 17720, Miss = 17720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19010
	L1D_cache_core[28]: Access = 17673, Miss = 17673, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18466
	L1D_cache_core[29]: Access = 17502, Miss = 17502, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19444
	L1D_cache_core[30]: Access = 17216, Miss = 17216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24548
	L1D_cache_core[31]: Access = 18597, Miss = 18597, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17924
	L1D_cache_core[32]: Access = 18409, Miss = 18409, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11601
	L1D_cache_core[33]: Access = 16021, Miss = 16021, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24808
	L1D_cache_core[34]: Access = 17829, Miss = 17829, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17949
	L1D_cache_core[35]: Access = 17996, Miss = 17996, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20560
	L1D_cache_core[36]: Access = 16926, Miss = 16926, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20179
	L1D_cache_core[37]: Access = 18256, Miss = 18256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18972
	L1D_cache_core[38]: Access = 18613, Miss = 18613, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13808
	L1D_cache_core[39]: Access = 17133, Miss = 17133, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23545
	L1D_cache_core[40]: Access = 18926, Miss = 18926, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12937
	L1D_cache_core[41]: Access = 17693, Miss = 17693, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18656
	L1D_cache_core[42]: Access = 16676, Miss = 16676, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24036
	L1D_cache_core[43]: Access = 16991, Miss = 16991, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19463
	L1D_cache_core[44]: Access = 18115, Miss = 18115, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14186
	L1D_cache_core[45]: Access = 17896, Miss = 17896, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15167
	L1D_cache_core[46]: Access = 17976, Miss = 17976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14596
	L1D_cache_core[47]: Access = 17047, Miss = 17047, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18912
	L1D_cache_core[48]: Access = 17194, Miss = 17194, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17278
	L1D_cache_core[49]: Access = 18753, Miss = 18753, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12832
	L1D_cache_core[50]: Access = 18099, Miss = 18099, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14760
	L1D_cache_core[51]: Access = 17501, Miss = 17501, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19015
	L1D_cache_core[52]: Access = 17350, Miss = 17350, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20260
	L1D_cache_core[53]: Access = 18847, Miss = 18847, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12026
	L1D_cache_core[54]: Access = 17804, Miss = 17804, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17297
	L1D_cache_core[55]: Access = 18706, Miss = 18706, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19937
	L1D_cache_core[56]: Access = 17921, Miss = 17921, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15308
	L1D_cache_core[57]: Access = 17152, Miss = 17152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22485
	L1D_cache_core[58]: Access = 18621, Miss = 18621, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13827
	L1D_cache_core[59]: Access = 16995, Miss = 16995, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17543
	L1D_total_cache_accesses = 2119515
	L1D_total_cache_misses = 1814187
	L1D_total_cache_miss_rate = 0.8559
	L1D_total_cache_pending_hits = 89913
	L1D_total_cache_reservation_fails = 25997536
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 611254
	L1C_total_cache_misses = 8228
	L1C_total_cache_miss_rate = 0.0135
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 66755
L1T_cache:
	L1T_total_cache_accesses = 2159100
	L1T_total_cache_misses = 819539
	L1T_total_cache_miss_rate = 0.3796
	L1T_total_cache_pending_hits = 1339561
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 210684
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 89631
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1434493
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 21311717
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 603026
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 8228
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 66755
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1339561
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 819539
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4731
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 282
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 379694
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4685819
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5926681
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 16177
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 34997
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2927, 1642, 2109, 1713, 1636, 2115, 2532, 2087, 2432, 1685, 2468, 2547, 1938, 1201, 2006, 2171, 2094, 2059, 1657, 2610, 1696, 1653, 1696, 2042, 1681, 1627, 1694, 2420, 1668, 1564, 1696, 1531, 2515, 1310, 2044, 1382, 2487, 1254, 1098, 1224, 2029, 1194, 1612, 1155, 1597, 1210, 2070, 2019, 
gpgpu_n_tot_thrd_icount = 362631008
gpgpu_n_tot_w_icount = 11332219
gpgpu_n_stall_shd_mem = 36631767
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1434458
gpgpu_n_mem_write_global = 384693
gpgpu_n_mem_texture = 819539
gpgpu_n_mem_const = 5138
gpgpu_n_load_insn  = 23304968
gpgpu_n_store_insn = 1221736
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 10306880
gpgpu_n_const_mem_insn = 10957440
gpgpu_n_param_mem_insn = 4935937
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 66755
gpgpu_stall_shd_mem[c_mem][bk_conf] = 66755
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 27002921
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:54684774	W0_Idle:8845740	W0_Scoreboard:98443903	W1:337041	W2:264155	W3:261212	W4:203299	W5:144765	W6:69368	W7:36333	W8:12537	W9:4569	W10:1490	W11:1026	W12:927	W13:841	W14:1185	W15:932	W16:1716	W17:3557	W18:4122	W19:11824	W20:11028	W21:20573	W22:29313	W23:23804	W24:28829	W25:29265	W26:20424	W27:11350	W28:6066	W29:1785	W30:989	W31:0	W32:9788096
Warp Occupancy Distribution:
Stall:46673954	W0_Idle:4483642	W0_Scoreboard:4885663	W1:337041	W2:264155	W3:261212	W4:203299	W5:144765	W6:69368	W7:36333	W8:12537	W9:4569	W10:1490	W11:1026	W12:927	W13:841	W14:1185	W15:932	W16:1716	W17:3557	W18:4122	W19:11824	W20:11028	W21:20573	W22:29313	W23:23804	W24:28829	W25:29265	W26:20424	W27:11350	W28:6066	W29:1785	W30:989	W31:0	W32:258136
Warp Occupancy Distribution:
Stall:4467734	W0_Idle:1613186	W0_Scoreboard:46924486	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4741860
warp_utilization0: 0.065389
warp_utilization1: 0.031160
warp_utilization2: 0.082114
traffic_breakdown_coretomem[CONST_ACC_R] = 41104 {8:5138,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11475664 {8:1434458,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17742120 {40:355848,72:6480,136:22365,}
traffic_breakdown_coretomem[INST_ACC_R] = 16960 {8:2120,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 6556312 {8:819539,}
traffic_breakdown_memtocore[CONST_ACC_R] = 369936 {72:5138,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 195008768 {136:1433888,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3076376 {8:384547,}
traffic_breakdown_memtocore[INST_ACC_R] = 288320 {136:2120,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 111457304 {136:819539,}
maxmrqlatency = 1210 
maxdqlatency = 0 
maxmflatency = 5735 
averagemflatency = 694 
averagemflatency_1 = 834 
averagemflatency_2= 597 
averagemflatency_3 = 590 
averagemrqlatency_1 = 50 
averagemrqlatency_2 = 49 
averagemrqlatency_3 = 41 
max_icnt2mem_latency = 5286 
max_icnt2sh_latency = 1446142 
mrq_lat_table:625705 	27414 	35260 	74758 	211287 	247682 	233473 	133214 	30401 	1903 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	5379 	19118 	45531 	132014 	649995 	1359402 	427272 	4318 	83 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	231288 	74712 	111081 	233617 	441696 	758111 	705777 	88164 	1239 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	98792 	1940724 	217004 	2039 	6 	0 	0 	2 	1 	25 	120 	1304 	15521 	30054 	50253 	108016 	113642 	65609 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	221 	2669 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        25        28        25        22        24        20        18        18        26        28        24        26        18        14        22        24 
dram[1]:        26        28        25        48        23        21        17        18        26        28        24        26        20        14        22        18 
dram[2]:        20        26        22        24        21        20        18        17        26        26        22        26        20        18        19        19 
dram[3]:        25        25        21        22        22        22        18        14        28        26        26        23        24        24        18        22 
dram[4]:        24        23        22        30        17        21        18        18        28        26        38        26        20        24        17        19 
dram[5]:        27        25        22        22        23        22        20        17        28        26        22        23        15        22        19        19 
maximum service time to same row:
dram[0]:      2909      4812      3849      3889      4147      3975      5514      8964      5487      5603      2883      3828      6928      5756      7744      7188 
dram[1]:      4561      5087      3421      4716      4026      5578      2458      7796      5597      5482      3215      3690      5706      6021      8377      7248 
dram[2]:      4553      4585      3679      3592      3685      3233      8694      6540      5422      5307      2977      2865      6194      6266      7627      8672 
dram[3]:      4932      5203      6284      3747      3996      3508      7834      4294      5315      5477      3454      3156      6169      5663      7221      9548 
dram[4]:      4688      3287      4190      3766      2582      3870      7334      6066      5399      4325      2928      3054      6535      6012      8146      7192 
dram[5]:      4754      3175      4120      3862      3626      3859      9047      7079      5369      4238      3754      3210      4847      6573      7779      7566 
average row accesses per activate:
dram[0]:  1.569555  1.588875  1.477685  1.471715  1.585677  1.610229  1.462768  1.469425  1.606888  1.621238  1.651460  1.675688  1.508764  1.551171  1.582517  1.599851 
dram[1]:  1.568557  1.568542  1.483600  1.489405  1.578630  1.569013  1.486067  1.447192  1.618003  1.578437  1.643035  1.666224  1.531119  1.545044  1.597363  1.582128 
dram[2]:  1.576930  1.570026  1.490488  1.472297  1.599445  1.575339  1.499616  1.470237  1.622939  1.606652  1.675313  1.677411  1.549132  1.505030  1.574650  1.563017 
dram[3]:  1.565911  1.562391  1.476186  1.475796  1.594313  1.579956  1.450357  1.485769  1.609844  1.598989  1.660467  1.659531  1.535596  1.503832  1.588678  1.587140 
dram[4]:  1.587770  1.590516  1.471483  1.476210  1.593600  1.591451  1.471437  1.494834  1.608407  1.615415  1.682368  1.683637  1.526549  1.518775  1.588087  1.593464 
dram[5]:  1.568783  1.555315  1.491369  1.454445  1.604837  1.566670  1.477703  1.458632  1.598954  1.603266  1.685937  1.674038  1.529513  1.510484  1.585945  1.585237 
average row locality = 1621105/1036693 = 1.563727
average row locality_1 = 783139/422727 = 1.852588
average row locality_2 = 431818/310859 = 1.389112
average row locality_3 = 406148/303107 = 1.339949
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     14629     14585     13380     13253     14758     14709     14036     13917     13517     13358     14146     14318     14858     14878     14336     14353 
dram[1]:     14818     14621     13244     13263     14630     14694     13959     14016     13252     13179     14015     14176     15142     14827     14514     14257 
dram[2]:     14607     14441     13323     13309     14539     14693     14043     14006     13289     13355     14088     14279     14945     14828     14125     14116 
dram[3]:     14724     14479     13180     13098     14828     14750     13949     13911     13196     13516     14087     13996     15011     14875     14426     14378 
dram[4]:     14613     14667     13301     13059     14904     14786     14140     13893     13376     13448     14537     14330     15070     14847     14199     14384 
dram[5]:     14681     14661     13399     13196     14836     14876     14016     13901     13311     13451     14349     14212     15092     14905     14489     14384 
total reads: 1361341
bank skew: 15142/13059 = 1.16
chip skew: 227759/225986 = 1.01
number of total write accesses:
dram[0]:      2600      2667      1453      1498      3287      3332      1522      1534      2907      2856      4461      4753      2529      2614      2790      2887 
dram[1]:      2582      2611      1411      1427      3188      3028      1560      1550      2907      2779      4433      4664      2694      2615      2811      2811 
dram[2]:      2591      2509      1406      1386      3314      3206      1580      1505      2955      2877      4513      4666      2633      2227      2845      2688 
dram[3]:      2548      2512      1482      1323      3395      3143      1506      1645      2896      2936      4751      4687      2590      2195      2889      2752 
dram[4]:      2654      2641      1405      1275      3373      3234      1572      1589      2848      2879      4785      4685      2525      2262      2784      2878 
dram[5]:      2516      2561      1461      1235      3411      3136      1658      1543      2896      3045      4869      4790      2606      2168      2820      2754 
total reads: 259770
bank skew: 4869/1235 = 3.94
chip skew: 43690/42901 = 1.02
average mf latency per bank:
dram[0]:       1189      1172      1095      1068      1025      1022      1231      1209       710       698       849       832      1559      1466      1098      1066
dram[1]:       1237      1249      1146      1171      1094      1185      1307      1348       745       766       879       907      1543      1616      1151      1187
dram[2]:       1173      1230      1086      1137      1016      1114      1201      1281       696       733       799       879      1453      1720      1083      1146
dram[3]:       1207      1284      1133      1320      1093      1200      1303      1342       732       772       880       926      1554      1711      1126      1202
dram[4]:       1176      1195      1086      1111      1033      1087      1231      1253       716       727       842       873      1488      1584      1087      1126
dram[5]:       1239      1268      1148      1197      1129      1215      1314      1363       752       773       900       945      1576      1742      1165      1198
maximum mf latency per bank:
dram[0]:       4371      4676      3502      4517      4827      4151      3996      3993      3575      5290      4381      4334      3894      4409      4258      4103
dram[1]:       4657      5385      3667      4132      4725      3754      3578      3817      3869      4296      3823      3325      4603      4374      3652      4893
dram[2]:       4252      3932      4899      4510      4211      4244      3707      3293      4967      4137      4092      4524      3065      2990      3827      3616
dram[3]:       4121      4109      4171      4210      2775      4001      4034      4845      4168      4501      4357      4382      3657      3937      3519      3592
dram[4]:       3831      3697      4023      4210      4337      3828      3668      5203      4873      4155      4450      4339      4615      3409      3833      5174
dram[5]:       5735      3747      4892      4556      3931      3835      4661      3895      5010      4466      4629      3911      3252      5000      3931      5227
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1908908 n_nop=1049473 n_act=172899 n_pre=172884 n_req=257360 n_req_1=58972 n_req_2=58430 n_req_3=139958 n_rd=454060 n_write=59592 bw_util=0.5102 bw_util_1=0.1102 bw_util_2=0.1092 bw_util_3=0.2908 blp=6.363890 blp_1= 2.025656 blp_2= 2.030051 blp_3= 3.344316
 n_activity=1842874 dram_eff=0.5284 dram_eff_1=0.1142 dram_eff_2=0.1131 dram_eff_3=0.3012
bk0: 29258a 1232940i bk1: 29170a 1235402i bk2: 26760a 1332256i bk3: 26506a 1324821i bk4: 29516a 1139157i bk5: 29418a 1132380i bk6: 28072a 1250804i bk7: 27834a 1250953i bk8: 27034a 1237996i bk9: 26716a 1241655i bk10: 28292a 1074690i bk11: 28636a 1042897i bk12: 29716a 1160197i bk13: 29754a 1153116i bk14: 28672a 1153768i bk15: 28706a 1135402i 
bw_dist = 0.110	0.109	0.291	0.455	0.035
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.10483
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1908908 n_nop=1051283 n_act=172806 n_pre=172790 n_req=256495 n_req_1=57599 n_req_2=58916 n_req_3=139980 n_rd=453214 n_write=58815 bw_util=0.5088 bw_util_1=0.1077 bw_util_2=0.1103 bw_util_3=0.2909 blp=6.416895 blp_1= 2.015317 blp_2= 2.059014 blp_3= 3.371001
 n_activity=1838621 dram_eff=0.5283 dram_eff_1=0.1118 dram_eff_2=0.1145 dram_eff_3=0.302
bk0: 29636a 1231211i bk1: 29242a 1217468i bk2: 26488a 1338834i bk3: 26526a 1330379i bk4: 29260a 1149526i bk5: 29388a 1137121i bk6: 27918a 1255931i bk7: 28032a 1231592i bk8: 26504a 1240351i bk9: 26358a 1243665i bk10: 28030a 1064390i bk11: 28352a 1037453i bk12: 30284a 1137005i bk13: 29654a 1142074i bk14: 29028a 1147996i bk15: 28514a 1136530i 
bw_dist = 0.108	0.110	0.291	0.454	0.037
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.42249
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1908908 n_nop=1054944 n_act=171773 n_pre=171757 n_req=255850 n_req_1=58353 n_req_2=57469 n_req_3=140028 n_rd=451967 n_write=58467 bw_util=0.5075 bw_util_1=0.109 bw_util_2=0.1076 bw_util_3=0.2909 blp=6.322539 blp_1= 2.012414 blp_2= 2.027477 blp_3= 3.353910
 n_activity=1841736 dram_eff=0.526 dram_eff_1=0.1129 dram_eff_2=0.1115 dram_eff_3=0.3016
bk0: 29214a 1242926i bk1: 28882a 1235261i bk2: 26646a 1343721i bk3: 26618a 1329951i bk4: 29078a 1152211i bk5: 29386a 1124402i bk6: 28086a 1263068i bk7: 28012a 1245237i bk8: 26578a 1246328i bk9: 26710a 1231403i bk10: 28176a 1083988i bk11: 28554a 1041323i bk12: 29890a 1164500i bk13: 29656a 1170770i bk14: 28250a 1164940i bk15: 28231a 1156032i 
bw_dist = 0.109	0.108	0.291	0.457	0.035
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.06045
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1908908 n_nop=1051397 n_act=172882 n_pre=172866 n_req=256462 n_req_1=58615 n_req_2=57856 n_req_3=139991 n_rd=452798 n_write=58965 bw_util=0.5085 bw_util_1=0.1093 bw_util_2=0.1084 bw_util_3=0.2909 blp=6.423333 blp_1= 2.052677 blp_2= 2.031749 blp_3= 3.381371
 n_activity=1840948 dram_eff=0.5273 dram_eff_1=0.1133 dram_eff_2=0.1124 dram_eff_3=0.3017
bk0: 29446a 1236320i bk1: 28958a 1227399i bk2: 26354a 1331715i bk3: 26194a 1341902i bk4: 29656a 1122383i bk5: 29500a 1129133i bk6: 27898a 1256731i bk7: 27822a 1234434i bk8: 26392a 1244874i bk9: 27032a 1213440i bk10: 28174a 1048059i bk11: 27992a 1038868i bk12: 30022a 1149583i bk13: 29750a 1167005i bk14: 28852a 1144990i bk15: 28756a 1139677i 
bw_dist = 0.109	0.108	0.291	0.456	0.036
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.45248
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1908908 n_nop=1049643 n_act=172579 n_pre=172563 n_req=257869 n_req_1=59602 n_req_2=58186 n_req_3=140081 n_rd=455108 n_write=59015 bw_util=0.5113 bw_util_1=0.1115 bw_util_2=0.1087 bw_util_3=0.2911 blp=6.399966 blp_1= 2.033643 blp_2= 2.041036 blp_3= 3.358634
 n_activity=1839182 dram_eff=0.5306 dram_eff_1=0.1157 dram_eff_2=0.1128 dram_eff_3=0.3021
bk0: 29226a 1234821i bk1: 29334a 1225408i bk2: 26602a 1336431i bk3: 26118a 1353645i bk4: 29808a 1125329i bk5: 29572a 1130798i bk6: 28280a 1242855i bk7: 27786a 1235683i bk8: 26752a 1239992i bk9: 26896a 1238842i bk10: 29074a 1036399i bk11: 28660a 1034950i bk12: 30140a 1156643i bk13: 29694a 1175362i bk14: 28398a 1158215i bk15: 28768a 1133644i 
bw_dist = 0.111	0.109	0.291	0.452	0.037
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.23883
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1908908 n_nop=1046709 n_act=173757 n_pre=173741 n_req=258062 n_req_1=59398 n_req_2=58776 n_req_3=139888 n_rd=455516 n_write=59185 bw_util=0.5117 bw_util_1=0.1107 bw_util_2=0.1103 bw_util_3=0.2907 blp=6.477869 blp_1= 2.065035 blp_2= 2.053027 blp_3= 3.382008
 n_activity=1841673 dram_eff=0.5304 dram_eff_1=0.1147 dram_eff_2=0.1143 dram_eff_3=0.3013
bk0: 29362a 1239316i bk1: 29322a 1217580i bk2: 26798a 1329640i bk3: 26392a 1337355i bk4: 29672a 1126557i bk5: 29752a 1114159i bk6: 28032a 1239105i bk7: 27802a 1229545i bk8: 26622a 1236490i bk9: 26902a 1209803i bk10: 28698a 1029876i bk11: 28424a 1012133i bk12: 30184a 1140994i bk13: 29808a 1179423i bk14: 28978a 1146016i bk15: 28768a 1134244i 
bw_dist = 0.111	0.110	0.291	0.453	0.035
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.64167

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220044, Miss = 113661, Miss_rate = 0.517, Pending_hits = 3188, Reservation_fails = 59904
L2_cache_bank[1]: Access = 217948, Miss = 113379, Miss_rate = 0.520, Pending_hits = 3078, Reservation_fails = 63324
L2_cache_bank[2]: Access = 220744, Miss = 113580, Miss_rate = 0.515, Pending_hits = 3266, Reservation_fails = 76910
L2_cache_bank[3]: Access = 220856, Miss = 113036, Miss_rate = 0.512, Pending_hits = 3173, Reservation_fails = 81623
L2_cache_bank[4]: Access = 217820, Miss = 112963, Miss_rate = 0.519, Pending_hits = 3273, Reservation_fails = 53258
L2_cache_bank[5]: Access = 221709, Miss = 113035, Miss_rate = 0.510, Pending_hits = 3203, Reservation_fails = 65502
L2_cache_bank[6]: Access = 220219, Miss = 113403, Miss_rate = 0.515, Pending_hits = 3283, Reservation_fails = 78108
L2_cache_bank[7]: Access = 223809, Miss = 113003, Miss_rate = 0.505, Pending_hits = 3226, Reservation_fails = 82406
L2_cache_bank[8]: Access = 218384, Miss = 114143, Miss_rate = 0.523, Pending_hits = 3192, Reservation_fails = 70457
L2_cache_bank[9]: Access = 220149, Miss = 113423, Miss_rate = 0.515, Pending_hits = 3272, Reservation_fails = 69770
L2_cache_bank[10]: Access = 220909, Miss = 114176, Miss_rate = 0.517, Pending_hits = 3267, Reservation_fails = 84706
L2_cache_bank[11]: Access = 222818, Miss = 113587, Miss_rate = 0.510, Pending_hits = 3337, Reservation_fails = 92949
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 220044, Miss = 113661 (0.517), PendingHit = 3188 (0.0145)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 217948, Miss = 113379 (0.52), PendingHit = 3078 (0.0141)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 220744, Miss = 113580 (0.515), PendingHit = 3266 (0.0148)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 220856, Miss = 113036 (0.512), PendingHit = 3173 (0.0144)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 217820, Miss = 112963 (0.519), PendingHit = 3273 (0.015)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 221709, Miss = 113035 (0.51), PendingHit = 3203 (0.0144)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 220219, Miss = 113403 (0.515), PendingHit = 3283 (0.0149)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 223809, Miss = 113003 (0.505), PendingHit = 3226 (0.0144)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 218384, Miss = 114143 (0.523), PendingHit = 3192 (0.0146)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 220149, Miss = 113423 (0.515), PendingHit = 3272 (0.0149)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 220909, Miss = 114176 (0.517), PendingHit = 3267 (0.0148)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 222818, Miss = 113587 (0.51), PendingHit = 3337 (0.015)
L2 Cache Total Miss Rate = 0.515
Stream 1: L2 Cache Miss Rate = 0.496
Stream 2: L2 Cache Miss Rate = 0.525
Stream 3: L2 Cache Miss Rate = 0.510
Stream 1: Accesses  = 1109882
Stream 1: Misses  = 550711
Stream 2: Accesses  = 780855
Stream 2: Misses  = 409625
Stream 3: Accesses  = 1864554
Stream 3: Misses  = 951764
Stream 1+2: Accesses  = 1890737
Stream 1+2: Misses  = 960336
Stream 1+2+3: Accesses  = 3755291
Stream 1+2+3: Misses  = 1912100
Total Accesses  = 2645409
MPKI-CORES
CORE_L2MPKI_0	34.086
CORE_L2MPKI_1	34.294
CORE_L2MPKI_2	33.096
CORE_L2MPKI_3	35.366
CORE_L2MPKI_4	34.266
CORE_L2MPKI_5	33.810
CORE_L2MPKI_6	32.751
CORE_L2MPKI_7	33.767
CORE_L2MPKI_8	34.440
CORE_L2MPKI_9	33.673
CORE_L2MPKI_10	34.033
CORE_L2MPKI_11	34.087
CORE_L2MPKI_12	33.458
CORE_L2MPKI_13	32.918
CORE_L2MPKI_14	32.581
CORE_L2MPKI_15	33.786
CORE_L2MPKI_16	34.419
CORE_L2MPKI_17	35.219
CORE_L2MPKI_18	36.368
CORE_L2MPKI_19	32.809
CORE_L2MPKI_20	2.851
CORE_L2MPKI_21	2.772
CORE_L2MPKI_22	2.760
CORE_L2MPKI_23	2.684
CORE_L2MPKI_24	2.740
CORE_L2MPKI_25	2.717
CORE_L2MPKI_26	2.750
CORE_L2MPKI_27	2.707
CORE_L2MPKI_28	2.688
CORE_L2MPKI_29	2.765
CORE_L2MPKI_30	2.669
CORE_L2MPKI_31	2.678
CORE_L2MPKI_32	2.634
CORE_L2MPKI_33	2.878
CORE_L2MPKI_34	2.762
CORE_L2MPKI_35	2.701
CORE_L2MPKI_36	2.799
CORE_L2MPKI_37	2.662
CORE_L2MPKI_38	2.645
CORE_L2MPKI_39	2.749
CORE_L2MPKI_40	2.584
CORE_L2MPKI_41	2.677
CORE_L2MPKI_42	2.629
CORE_L2MPKI_43	2.827
CORE_L2MPKI_44	2.589
CORE_L2MPKI_45	2.607
CORE_L2MPKI_46	2.683
CORE_L2MPKI_47	2.723
CORE_L2MPKI_48	2.607
CORE_L2MPKI_49	2.689
CORE_L2MPKI_50	2.601
CORE_L2MPKI_51	2.580
CORE_L2MPKI_52	2.710
CORE_L2MPKI_53	2.622
CORE_L2MPKI_54	2.643
CORE_L2MPKI_55	2.644
CORE_L2MPKI_56	2.585
CORE_L2MPKI_57	2.596
CORE_L2MPKI_58	2.606
CORE_L2MPKI_59	2.729
Avg_MPKI_Stream1= 33.961
Avg_MPKI_Stream2= 2.731
Avg_MPKI_Stream3= 2.647
MISSES-CORES
CORE_MISSES_0	27361
CORE_MISSES_1	28767
CORE_MISSES_2	27419
CORE_MISSES_3	28172
CORE_MISSES_4	27609
CORE_MISSES_5	28262
CORE_MISSES_6	26651
CORE_MISSES_7	27313
CORE_MISSES_8	27079
CORE_MISSES_9	27125
CORE_MISSES_10	27652
CORE_MISSES_11	27554
CORE_MISSES_12	27237
CORE_MISSES_13	27435
CORE_MISSES_14	26973
CORE_MISSES_15	27322
CORE_MISSES_16	27814
CORE_MISSES_17	27836
CORE_MISSES_18	27705
CORE_MISSES_19	27425
CORE_MISSES_20	20489
CORE_MISSES_21	19429
CORE_MISSES_22	21556
CORE_MISSES_23	20561
CORE_MISSES_24	20145
CORE_MISSES_25	21144
CORE_MISSES_26	20624
CORE_MISSES_27	20466
CORE_MISSES_28	20266
CORE_MISSES_29	20647
CORE_MISSES_30	19573
CORE_MISSES_31	21208
CORE_MISSES_32	20662
CORE_MISSES_33	19615
CORE_MISSES_34	20882
CORE_MISSES_35	20621
CORE_MISSES_36	20119
CORE_MISSES_37	20593
CORE_MISSES_38	20958
CORE_MISSES_39	20067
CORE_MISSES_40	20830
CORE_MISSES_41	20091
CORE_MISSES_42	18524
CORE_MISSES_43	20490
CORE_MISSES_44	19965
CORE_MISSES_45	19897
CORE_MISSES_46	20540
CORE_MISSES_47	19779
CORE_MISSES_48	19069
CORE_MISSES_49	21529
CORE_MISSES_50	20039
CORE_MISSES_51	19226
CORE_MISSES_52	19924
CORE_MISSES_53	21104
CORE_MISSES_54	19995
CORE_MISSES_55	20963
CORE_MISSES_56	19793
CORE_MISSES_57	18856
CORE_MISSES_58	20668
CORE_MISSES_59	19771
L2_MISSES = 1361389
L2_total_cache_accesses = 2645409
L2_total_cache_misses = 1361389
L2_total_cache_miss_rate = 0.5146
L2_total_cache_pending_hits = 38758
L2_total_cache_reservation_fails = 878917
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 359528
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3411
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1071108
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 642822
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 3916
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 593
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 629
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 7885
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 676197
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 23332
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 120010
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 117926
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 203806
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11255
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 169504
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 104816
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1815
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 167
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 138
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5468
L2_cache_data_port_util = 0.269
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=11677696
icnt_total_pkts_simt_to_mem=3104216
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       5.4144
gpu_ipc_2 =       5.4090
gpu_ipc_3 =     208.0952
gpu_tot_sim_cycle_stream_1 = 1598879
gpu_tot_sim_cycle_stream_2 = 1598354
gpu_tot_sim_cycle_stream_3 = 1594830
gpu_sim_insn_1 = 8656953
gpu_sim_insn_2 = 8645540
gpu_sim_insn_3 = 331876512
gpu_sim_cycle = 1598880
gpu_sim_insn = 349179005
gpu_ipc =     218.3898
gpu_tot_sim_cycle = 1598880
gpu_tot_sim_insn = 349179005
gpu_tot_ipc =     218.3898
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 8952556
gpu_stall_icnt2sh    = 13646187
gpu_total_sim_rate=148523

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6485532
	L1I_total_cache_misses = 17272
	L1I_total_cache_miss_rate = 0.0027
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 34997
L1D_cache:
	L1D_cache_core[0]: Access = 77558, Miss = 61074, Miss_rate = 0.787, Pending_hits = 4888, Reservation_fails = 1384109
	L1D_cache_core[1]: Access = 80447, Miss = 63302, Miss_rate = 0.787, Pending_hits = 5127, Reservation_fails = 1419717
	L1D_cache_core[2]: Access = 77171, Miss = 60846, Miss_rate = 0.788, Pending_hits = 4852, Reservation_fails = 1394353
	L1D_cache_core[3]: Access = 78282, Miss = 61963, Miss_rate = 0.792, Pending_hits = 4856, Reservation_fails = 1418192
	L1D_cache_core[4]: Access = 77409, Miss = 60985, Miss_rate = 0.788, Pending_hits = 4928, Reservation_fails = 1402733
	L1D_cache_core[5]: Access = 79921, Miss = 62830, Miss_rate = 0.786, Pending_hits = 5074, Reservation_fails = 1421913
	L1D_cache_core[6]: Access = 76239, Miss = 59984, Miss_rate = 0.787, Pending_hits = 4954, Reservation_fails = 1380483
	L1D_cache_core[7]: Access = 77410, Miss = 61034, Miss_rate = 0.788, Pending_hits = 4850, Reservation_fails = 1410173
	L1D_cache_core[8]: Access = 76366, Miss = 60372, Miss_rate = 0.791, Pending_hits = 4908, Reservation_fails = 1386927
	L1D_cache_core[9]: Access = 76641, Miss = 60503, Miss_rate = 0.789, Pending_hits = 4876, Reservation_fails = 1402719
	L1D_cache_core[10]: Access = 76936, Miss = 60945, Miss_rate = 0.792, Pending_hits = 4784, Reservation_fails = 1409342
	L1D_cache_core[11]: Access = 77460, Miss = 61286, Miss_rate = 0.791, Pending_hits = 4888, Reservation_fails = 1427702
	L1D_cache_core[12]: Access = 77666, Miss = 61012, Miss_rate = 0.786, Pending_hits = 4954, Reservation_fails = 1414597
	L1D_cache_core[13]: Access = 77778, Miss = 60829, Miss_rate = 0.782, Pending_hits = 4892, Reservation_fails = 1406013
	L1D_cache_core[14]: Access = 76267, Miss = 60320, Miss_rate = 0.791, Pending_hits = 4883, Reservation_fails = 1406136
	L1D_cache_core[15]: Access = 77596, Miss = 60972, Miss_rate = 0.786, Pending_hits = 4729, Reservation_fails = 1408946
	L1D_cache_core[16]: Access = 78289, Miss = 61515, Miss_rate = 0.786, Pending_hits = 5038, Reservation_fails = 1421133
	L1D_cache_core[17]: Access = 78562, Miss = 61548, Miss_rate = 0.783, Pending_hits = 4917, Reservation_fails = 1424944
	L1D_cache_core[18]: Access = 77905, Miss = 61716, Miss_rate = 0.792, Pending_hits = 4869, Reservation_fails = 1435922
	L1D_cache_core[19]: Access = 77041, Miss = 60867, Miss_rate = 0.790, Pending_hits = 4989, Reservation_fails = 1388922
	L1D_cache_core[20]: Access = 19030, Miss = 19030, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27490
	L1D_cache_core[21]: Access = 17989, Miss = 17989, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30982
	L1D_cache_core[22]: Access = 20160, Miss = 20160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13862
	L1D_cache_core[23]: Access = 19443, Miss = 19443, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21745
	L1D_cache_core[24]: Access = 18853, Miss = 18853, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24882
	L1D_cache_core[25]: Access = 20317, Miss = 20317, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19795
	L1D_cache_core[26]: Access = 19286, Miss = 19286, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21455
	L1D_cache_core[27]: Access = 19286, Miss = 19286, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21608
	L1D_cache_core[28]: Access = 19646, Miss = 19646, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19536
	L1D_cache_core[29]: Access = 19593, Miss = 19593, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19722
	L1D_cache_core[30]: Access = 18837, Miss = 18837, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28727
	L1D_cache_core[31]: Access = 20572, Miss = 20572, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18911
	L1D_cache_core[32]: Access = 20361, Miss = 20361, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12769
	L1D_cache_core[33]: Access = 17698, Miss = 17698, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29354
	L1D_cache_core[34]: Access = 19938, Miss = 19938, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18018
	L1D_cache_core[35]: Access = 20149, Miss = 20149, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20560
	L1D_cache_core[36]: Access = 18476, Miss = 18476, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24571
	L1D_cache_core[37]: Access = 19614, Miss = 19614, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27280
	L1D_cache_core[38]: Access = 20563, Miss = 20563, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16220
	L1D_cache_core[39]: Access = 19180, Miss = 19180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24344
	L1D_cache_core[40]: Access = 20276, Miss = 20276, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17372
	L1D_cache_core[41]: Access = 19358, Miss = 19358, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22569
	L1D_cache_core[42]: Access = 18714, Miss = 18714, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24247
	L1D_cache_core[43]: Access = 18500, Miss = 18500, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22295
	L1D_cache_core[44]: Access = 20073, Miss = 20073, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14689
	L1D_cache_core[45]: Access = 19486, Miss = 19486, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17575
	L1D_cache_core[46]: Access = 19273, Miss = 19273, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20058
	L1D_cache_core[47]: Access = 19156, Miss = 19156, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18971
	L1D_cache_core[48]: Access = 19261, Miss = 19261, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18139
	L1D_cache_core[49]: Access = 20126, Miss = 20126, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15955
	L1D_cache_core[50]: Access = 19790, Miss = 19790, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16905
	L1D_cache_core[51]: Access = 19477, Miss = 19477, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19079
	L1D_cache_core[52]: Access = 18899, Miss = 18899, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23034
	L1D_cache_core[53]: Access = 20676, Miss = 20676, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14053
	L1D_cache_core[54]: Access = 19573, Miss = 19573, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18677
	L1D_cache_core[55]: Access = 20417, Miss = 20417, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22157
	L1D_cache_core[56]: Access = 20076, Miss = 20076, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15308
	L1D_cache_core[57]: Access = 19127, Miss = 19127, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22499
	L1D_cache_core[58]: Access = 20241, Miss = 20241, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17499
	L1D_cache_core[59]: Access = 18289, Miss = 18289, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21717
	L1D_total_cache_accesses = 2332723
	L1D_total_cache_misses = 2003682
	L1D_total_cache_miss_rate = 0.8589
	L1D_total_cache_pending_hits = 98256
	L1D_total_cache_reservation_fails = 28989605
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 662839
	L1C_total_cache_misses = 8439
	L1C_total_cache_miss_rate = 0.0127
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 68035
L1T_cache:
	L1T_total_cache_accesses = 2375010
	L1T_total_cache_misses = 901871
	L1T_total_cache_miss_rate = 0.3797
	L1T_total_cache_pending_hits = 1473139
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 225901
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 97964
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1600236
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 24081397
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 654400
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 8439
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 68035
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1473139
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 901871
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4884
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 292
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 403446
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4908208
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6468260
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 17272
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 34997
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2953, 1701, 2167, 1742, 1679, 2140, 2610, 2104, 2558, 1700, 2582, 2568, 2100, 1212, 2180, 2182, 2322, 2063, 1853, 2614, 1893, 1657, 1887, 2046, 1852, 1631, 1865, 2478, 1833, 1659, 1874, 1700, 2515, 1530, 2044, 1640, 2487, 1501, 1098, 1409, 2029, 1345, 1612, 1292, 1597, 1328, 2070, 2094, 
gpgpu_n_tot_thrd_icount = 395869184
gpgpu_n_tot_w_icount = 12370912
gpgpu_n_stall_shd_mem = 40805474
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1600229
gpgpu_n_mem_write_global = 408621
gpgpu_n_mem_texture = 901871
gpgpu_n_mem_const = 5293
gpgpu_n_load_insn  = 25614636
gpgpu_n_store_insn = 1312654
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 11337568
gpgpu_n_const_mem_insn = 12053184
gpgpu_n_param_mem_insn = 5319150
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 68035
gpgpu_stall_shd_mem[c_mem][bk_conf] = 68035
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 30118080
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:60436310	W0_Idle:9845727	W0_Scoreboard:108982116	W1:343185	W2:273293	W3:271041	W4:211177	W5:150534	W6:72582	W7:38099	W8:13346	W9:5101	W10:1891	W11:1458	W12:1214	W13:1074	W14:1519	W15:1122	W16:2183	W17:4212	W18:4947	W19:13410	W20:13394	W21:23752	W22:33477	W23:28588	W24:33249	W25:34503	W26:23595	W27:13186	W28:6890	W29:2398	W30:1080	W31:0	W32:10745625
Warp Occupancy Distribution:
Stall:51535105	W0_Idle:5025609	W0_Scoreboard:5506317	W1:343185	W2:273293	W3:271041	W4:211177	W5:150534	W6:72582	W7:38099	W8:13346	W9:5101	W10:1891	W11:1458	W12:1214	W13:1074	W14:1519	W15:1122	W16:2183	W17:4212	W18:4947	W19:13410	W20:13394	W21:23752	W22:33477	W23:28588	W24:33249	W25:34503	W26:23595	W27:13186	W28:6890	W29:2398	W30:1080	W31:0	W32:262669
Warp Occupancy Distribution:
Stall:4875713	W0_Idle:1798680	W0_Scoreboard:51951044	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5231309
warp_utilization0: 0.064556
warp_utilization1: 0.029523
warp_utilization2: 0.081923
traffic_breakdown_coretomem[CONST_ACC_R] = 42344 {8:5293,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12801832 {8:1600229,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 18935112 {40:376887,72:7128,136:24606,}
traffic_breakdown_coretomem[INST_ACC_R] = 18400 {8:2300,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 7214968 {8:901871,}
traffic_breakdown_memtocore[CONST_ACC_R] = 381096 {72:5293,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 217546552 {136:1599607,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3268128 {8:408516,}
traffic_breakdown_memtocore[INST_ACC_R] = 312800 {136:2300,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 122654456 {136:901871,}
maxmrqlatency = 1210 
maxdqlatency = 0 
maxmflatency = 5735 
averagemflatency = 698 
averagemflatency_1 = 838 
averagemflatency_2= 599 
averagemflatency_3 = 594 
averagemrqlatency_1 = 49 
averagemrqlatency_2 = 49 
averagemrqlatency_3 = 41 
max_icnt2mem_latency = 5286 
max_icnt2sh_latency = 1598879 
mrq_lat_table:691488 	30234 	38771 	82230 	234792 	273562 	256466 	145597 	32808 	2004 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	5711 	20380 	49472 	143840 	709343 	1501568 	479788 	5089 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	251532 	81599 	122046 	255721 	486250 	834509 	784449 	100583 	1460 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	105596 	2157809 	241176 	2184 	6 	0 	0 	2 	1 	25 	120 	1304 	15521 	30054 	50253 	108016 	113642 	89578 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	226 	2969 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        25        28        25        22        24        20        18        18        26        28        24        26        18        14        22        24 
dram[1]:        26        28        25        48        23        21        17        18        26        28        24        26        20        14        22        18 
dram[2]:        20        26        22        24        21        20        18        17        26        26        22        26        20        18        19        19 
dram[3]:        25        25        21        22        22        22        18        14        28        26        26        23        24        24        18        22 
dram[4]:        24        23        22        30        17        21        18        18        28        26        38        26        20        24        17        19 
dram[5]:        27        25        22        22        23        22        20        17        28        26        22        23        15        22        19        19 
maximum service time to same row:
dram[0]:      2909      4812      3849      3889      4147      3975      5514      8964      5487      5603      2883      3828      6928      5756      7744      7188 
dram[1]:      4561      5087      3421      4716      4026      5578      2458      7796      5597      5482      3215      3690      5706      6021      8377      7248 
dram[2]:      4553      4585      3679      3592      3685      3233      8694      6540      5422      5307      2977      2865      6194      6266      7627      8672 
dram[3]:      4932      5203      6284      3747      3996      3508      7834      4294      5315      5477      3454      3156      6169      5663      7221      9548 
dram[4]:      4688      3287      4190      3766      2582      3870      7334      6066      5399      4325      2928      3054      6535      6012      8146      7192 
dram[5]:      4754      3175      4120      3862      3626      3859      9047      7079      5369      4238      3754      3210      4847      6573      7779      7566 
average row accesses per activate:
dram[0]:  1.558384  1.579350  1.480306  1.474391  1.590045  1.614671  1.467090  1.472686  1.604426  1.619286  1.643726  1.669595  1.515460  1.553166  1.578934  1.597244 
dram[1]:  1.564244  1.558978  1.488416  1.484969  1.586672  1.570426  1.486510  1.449602  1.613337  1.570422  1.643977  1.658025  1.530671  1.542429  1.594731  1.575311 
dram[2]:  1.570341  1.564470  1.486445  1.471131  1.602203  1.578176  1.506149  1.475215  1.618880  1.601040  1.676329  1.672787  1.549924  1.508916  1.576210  1.561503 
dram[3]:  1.554891  1.552964  1.470488  1.471349  1.601963  1.586672  1.451577  1.487286  1.607410  1.593980  1.655876  1.657423  1.537681  1.503026  1.584492  1.581611 
dram[4]:  1.581060  1.580122  1.477063  1.471462  1.596292  1.593978  1.476199  1.494296  1.604865  1.609756  1.679204  1.676042  1.532616  1.521816  1.581121  1.592450 
dram[5]:  1.562381  1.543189  1.493427  1.445952  1.616738  1.567621  1.485768  1.451830  1.595586  1.588282  1.681210  1.663002  1.527821  1.502831  1.580232  1.571046 
average row locality = 1787960/1144865 = 1.561721
average row locality_1 = 865625/467669 = 1.850935
average row locality_2 = 476164/343828 = 1.384890
average row locality_3 = 446171/333368 = 1.338374
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     16236     16186     14898     14761     16274     16169     15437     15254     14908     14747     15688     15914     16596     16581     15906     15938 
dram[1]:     16344     16199     14879     14881     16123     16149     15379     15426     14756     14652     15543     15691     16709     16372     15981     15721 
dram[2]:     16223     16031     14800     14777     15964     16177     15417     15352     14701     14750     15640     15822     16644     16509     15759     15664 
dram[3]:     16248     16052     14846     14650     16314     16274     15365     15333     14707     15000     15634     15548     16553     16476     15936     15803 
dram[4]:     16247     16325     14802     14518     16352     16267     15497     15283     14754     14793     16089     15863     16739     16577     15802     15945 
dram[5]:     16172     16278     15020     14786     16350     16399     15457     15334     14824     14947     15864     15812     16656     16487     15949     15854 
total reads: 1507309
bank skew: 16739/14518 = 1.15
chip skew: 252189/250230 = 1.01
number of total write accesses:
dram[0]:      2743      2813      1563      1590      3627      3664      1659      1676      3145      3070      4852      5178      2764      2846      2967      3078 
dram[1]:      2721      2780      1505      1519      3520      3329      1701      1688      3124      2956      4794      5032      2954      2859      3025      3000 
dram[2]:      2753      2630      1484      1479      3671      3536      1729      1641      3187      3100      4890      5043      2869      2446      3031      2832 
dram[3]:      2717      2655      1572      1399      3765      3488      1617      1805      3125      3165      5134      5073      2831      2399      3089      2947 
dram[4]:      2819      2785      1490      1337      3707      3586      1745      1746      3061      3093      5163      5054      2762      2467      2958      3080 
dram[5]:      2650      2731      1567      1307      3780      3480      1822      1680      3106      3242      5252      5217      2839      2360      3030      2920 
total reads: 280680
bank skew: 5252/1307 = 4.02
chip skew: 47235/46321 = 1.02
average mf latency per bank:
dram[0]:       1184      1167      1065      1047      1010      1013      1243      1228       708       701       853       848      1588      1498      1113      1086
dram[1]:       1223      1239      1117      1151      1073      1173      1317      1368       743       770       880       922      1563      1651      1152      1207
dram[2]:       1165      1216      1064      1109      1005      1102      1223      1298       699       734       823       887      1490      1738      1101      1166
dram[3]:       1206      1270      1116      1286      1087      1184      1331      1357       740       774       901       941      1602      1744      1152      1217
dram[4]:       1166      1185      1056      1092      1018      1080      1245      1270       713       729       849       884      1518      1620      1109      1146
dram[5]:       1232      1278      1119      1194      1109      1221      1324      1405       753       789       910       972      1602      1811      1174      1237
maximum mf latency per bank:
dram[0]:       4371      4676      4494      4517      4827      4151      3996      3993      3575      5290      4381      4334      3894      4409      4258      4103
dram[1]:       4657      5385      3667      4132      4725      3754      3578      3894      3869      4296      3823      3325      5034      4485      3919      4893
dram[2]:       5149      3932      4899      4510      4211      4244      3707      3293      4967      4137      4092      4524      3269      3016      3827      3616
dram[3]:       4466      4109      4401      4210      3000      4001      4034      4845      5212      4501      4357      4584      3657      4405      3519      3592
dram[4]:       3831      3697      4068      4346      4337      3828      3668      5203      4873      4155      4450      4339      4615      3409      3833      5174
dram[5]:       5735      3747      4892      4556      3931      3835      4661      3895      5010      4466      4629      3911      3348      5000      3931      5227
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2110521 n_nop=1161484 n_act=190888 n_pre=190873 n_req=284467 n_req_1=65375 n_req_2=64978 n_req_3=154114 n_rd=502975 n_write=64301 bw_util=0.5105 bw_util_1=0.1108 bw_util_2=0.1101 bw_util_3=0.2896 blp=6.317775 blp_1= 2.020266 blp_2= 2.027975 blp_3= 3.327888
 n_activity=2038062 dram_eff=0.5287 dram_eff_1=0.1147 dram_eff_2=0.1141 dram_eff_3=0.2999
bk0: 32470a 1369361i bk1: 32370a 1372044i bk2: 29796a 1475853i bk3: 29522a 1467648i bk4: 32548a 1262441i bk5: 32338a 1256987i bk6: 30874a 1390407i bk7: 30508a 1392947i bk8: 29816a 1376166i bk9: 29493a 1380240i bk10: 31376a 1192898i bk11: 31828a 1156813i bk12: 33192a 1283000i bk13: 33162a 1277690i bk14: 31812a 1286330i bk15: 31870a 1266112i 
bw_dist = 0.111	0.110	0.290	0.455	0.034
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.03793
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2110521 n_nop=1164026 n_act=190765 n_pre=190754 n_req=283236 n_req_1=63881 n_req_2=65331 n_req_3=154024 n_rd=501588 n_write=63388 bw_util=0.5087 bw_util_1=0.1084 bw_util_2=0.1109 bw_util_3=0.2895 blp=6.366176 blp_1= 2.010471 blp_2= 2.051548 blp_3= 3.355120
 n_activity=2033235 dram_eff=0.5281 dram_eff_1=0.1125 dram_eff_2=0.1151 dram_eff_3=0.3005
bk0: 32688a 1374660i bk1: 32398a 1352906i bk2: 29754a 1480080i bk3: 29762a 1469264i bk4: 32246a 1275061i bk5: 32298a 1261872i bk6: 30758a 1395564i bk7: 30852a 1368763i bk8: 29508a 1374403i bk9: 29298a 1379103i bk10: 31082a 1186013i bk11: 31378a 1155409i bk12: 33418a 1263835i bk13: 32744a 1266544i bk14: 31962a 1281254i bk15: 31442a 1268142i 
bw_dist = 0.108	0.111	0.289	0.455	0.037
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.30138
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2110521 n_nop=1168051 n_act=189498 n_pre=189483 n_req=282603 n_req_1=64648 n_req_2=63823 n_req_3=154132 n_rd=500442 n_write=63047 bw_util=0.5075 bw_util_1=0.1095 bw_util_2=0.1084 bw_util_3=0.2897 blp=6.282116 blp_1= 2.005548 blp_2= 2.022515 blp_3= 3.342248
 n_activity=2035416 dram_eff=0.5263 dram_eff_1=0.1135 dram_eff_2=0.1124 dram_eff_3=0.3003
bk0: 32446a 1380265i bk1: 32062a 1376490i bk2: 29598a 1488536i bk3: 29554a 1472728i bk4: 31928a 1274470i bk5: 32354a 1247755i bk6: 30834a 1403666i bk7: 30704a 1385930i bk8: 29398a 1382614i bk9: 29498a 1369265i bk10: 31280a 1203904i bk11: 31640a 1159317i bk12: 33284a 1288674i bk13: 33016a 1296071i bk14: 31518a 1294069i bk15: 31328a 1290720i 
bw_dist = 0.110	0.108	0.290	0.457	0.036
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.99253
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2110521 n_nop=1163360 n_act=191024 n_pre=191008 n_req=283428 n_req_1=65062 n_req_2=64255 n_req_3=154111 n_rd=501467 n_write=63662 bw_util=0.5088 bw_util_1=0.11 bw_util_2=0.1091 bw_util_3=0.2897 blp=6.387153 blp_1= 2.050465 blp_2= 2.031056 blp_3= 3.366370
 n_activity=2035431 dram_eff=0.5276 dram_eff_1=0.1141 dram_eff_2=0.1132 dram_eff_3=0.3003
bk0: 32496a 1372666i bk1: 32104a 1362709i bk2: 29692a 1467363i bk3: 29297a 1483508i bk4: 32628a 1242941i bk5: 32548a 1250735i bk6: 30730a 1396629i bk7: 30666a 1370537i bk8: 29410a 1377588i bk9: 30000a 1346385i bk10: 31268a 1164528i bk11: 31092a 1152637i bk12: 33106a 1276261i bk13: 32952a 1294084i bk14: 31872a 1276657i bk15: 31606a 1273688i 
bw_dist = 0.110	0.109	0.290	0.456	0.036
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.3983
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2110521 n_nop=1162312 n_act=190452 n_pre=190436 n_req=284733 n_req_1=65892 n_req_2=64654 n_req_3=154187 n_rd=503701 n_write=63620 bw_util=0.5111 bw_util_1=0.1118 bw_util_2=0.1096 bw_util_3=0.2898 blp=6.343484 blp_1= 2.028083 blp_2= 2.036110 blp_3= 3.338577
 n_activity=2034581 dram_eff=0.5302 dram_eff_1=0.116 dram_eff_2=0.1137 dram_eff_3=0.3006
bk0: 32494a 1372635i bk1: 32650a 1361804i bk2: 29604a 1482339i bk3: 29036a 1499963i bk4: 32704a 1253280i bk5: 32534a 1251370i bk6: 30994a 1381663i bk7: 30566a 1373795i bk8: 29504a 1378952i bk9: 29586a 1377975i bk10: 32178a 1157432i bk11: 31726a 1152919i bk12: 33478a 1282622i bk13: 33153a 1299910i bk14: 31604a 1289211i bk15: 31890a 1263968i 
bw_dist = 0.112	0.110	0.290	0.453	0.036
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.14539
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2110521 n_nop=1157884 n_act=192229 n_pre=192216 n_req=285116 n_req_1=65941 n_req_2=65217 n_req_3=153958 n_rd=504354 n_write=63838 bw_util=0.5118 bw_util_1=0.1115 bw_util_2=0.1109 bw_util_3=0.2894 blp=6.439906 blp_1= 2.061346 blp_2= 2.050683 blp_3= 3.371169
 n_activity=2036431 dram_eff=0.5304 dram_eff_1=0.1155 dram_eff_2=0.115 dram_eff_3=0.2999
bk0: 32344a 1381514i bk1: 32556a 1348621i bk2: 30036a 1469026i bk3: 29569a 1474075i bk4: 32700a 1249687i bk5: 32798a 1231710i bk6: 30910a 1377077i bk7: 30668a 1363028i bk8: 29642a 1371716i bk9: 29894a 1340876i bk10: 31728a 1149117i bk11: 31620a 1120875i bk12: 33312a 1269893i bk13: 32974a 1304046i bk14: 31895a 1280078i bk15: 31708a 1263457i 
bw_dist = 0.111	0.111	0.289	0.453	0.035
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.55535

========= L2 cache stats =========
L2_cache_bank[0]: Access = 242571, Miss = 125952, Miss_rate = 0.519, Pending_hits = 3440, Reservation_fails = 65559
L2_cache_bank[1]: Access = 240443, Miss = 125552, Miss_rate = 0.522, Pending_hits = 3325, Reservation_fails = 69567
L2_cache_bank[2]: Access = 243358, Miss = 125720, Miss_rate = 0.517, Pending_hits = 3509, Reservation_fails = 81488
L2_cache_bank[3]: Access = 243674, Miss = 125101, Miss_rate = 0.513, Pending_hits = 3414, Reservation_fails = 86172
L2_cache_bank[4]: Access = 240496, Miss = 125154, Miss_rate = 0.520, Pending_hits = 3546, Reservation_fails = 59483
L2_cache_bank[5]: Access = 244100, Miss = 125089, Miss_rate = 0.512, Pending_hits = 3477, Reservation_fails = 70698
L2_cache_bank[6]: Access = 243132, Miss = 125619, Miss_rate = 0.517, Pending_hits = 3537, Reservation_fails = 86920
L2_cache_bank[7]: Access = 246574, Miss = 125146, Miss_rate = 0.508, Pending_hits = 3513, Reservation_fails = 91172
L2_cache_bank[8]: Access = 240938, Miss = 126285, Miss_rate = 0.524, Pending_hits = 3437, Reservation_fails = 75207
L2_cache_bank[9]: Access = 242841, Miss = 125583, Miss_rate = 0.517, Pending_hits = 3530, Reservation_fails = 74842
L2_cache_bank[10]: Access = 243469, Miss = 126294, Miss_rate = 0.519, Pending_hits = 3544, Reservation_fails = 91531
L2_cache_bank[11]: Access = 246258, Miss = 125898, Miss_rate = 0.511, Pending_hits = 3583, Reservation_fails = 103799
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 242571, Miss = 125952 (0.519), PendingHit = 3440 (0.0142)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 240443, Miss = 125552 (0.522), PendingHit = 3325 (0.0138)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 243358, Miss = 125720 (0.517), PendingHit = 3509 (0.0144)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 243674, Miss = 125101 (0.513), PendingHit = 3414 (0.014)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 240496, Miss = 125154 (0.52), PendingHit = 3546 (0.0147)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 244100, Miss = 125089 (0.512), PendingHit = 3477 (0.0142)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 243132, Miss = 125619 (0.517), PendingHit = 3537 (0.0145)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 246574, Miss = 125146 (0.508), PendingHit = 3513 (0.0142)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 240938, Miss = 126285 (0.524), PendingHit = 3437 (0.0143)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 242841, Miss = 125583 (0.517), PendingHit = 3530 (0.0145)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 243469, Miss = 126294 (0.519), PendingHit = 3544 (0.0146)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 246258, Miss = 125898 (0.511), PendingHit = 3583 (0.0145)
L2 Cache Total Miss Rate = 0.517
Stream 1: L2 Cache Miss Rate = 0.501
Stream 2: L2 Cache Miss Rate = 0.527
Stream 3: L2 Cache Miss Rate = 0.512
Stream 1: Accesses  = 1228771
Stream 1: Misses  = 615033
Stream 2: Accesses  = 857994
Stream 2: Misses  = 451926
Stream 3: Accesses  = 2059860
Stream 3: Misses  = 1055467
Stream 1+2: Accesses  = 2086765
Stream 1+2: Misses  = 1066959
Stream 1+2+3: Accesses  = 4146625
Stream 1+2+3: Misses  = 2122426
Total Accesses  = 2917854
MPKI-CORES
CORE_L2MPKI_0	35.658
CORE_L2MPKI_1	35.835
CORE_L2MPKI_2	34.766
CORE_L2MPKI_3	36.922
CORE_L2MPKI_4	36.032
CORE_L2MPKI_5	35.370
CORE_L2MPKI_6	34.328
CORE_L2MPKI_7	35.374
CORE_L2MPKI_8	36.002
CORE_L2MPKI_9	35.298
CORE_L2MPKI_10	35.631
CORE_L2MPKI_11	35.641
CORE_L2MPKI_12	35.124
CORE_L2MPKI_13	34.480
CORE_L2MPKI_14	34.234
CORE_L2MPKI_15	35.404
CORE_L2MPKI_16	35.938
CORE_L2MPKI_17	36.921
CORE_L2MPKI_18	37.846
CORE_L2MPKI_19	34.420
CORE_L2MPKI_20	2.826
CORE_L2MPKI_21	2.758
CORE_L2MPKI_22	2.778
CORE_L2MPKI_23	2.726
CORE_L2MPKI_24	2.758
CORE_L2MPKI_25	2.707
CORE_L2MPKI_26	2.803
CORE_L2MPKI_27	2.700
CORE_L2MPKI_28	2.690
CORE_L2MPKI_29	2.748
CORE_L2MPKI_30	2.659
CORE_L2MPKI_31	2.670
CORE_L2MPKI_32	2.639
CORE_L2MPKI_33	2.852
CORE_L2MPKI_34	2.732
CORE_L2MPKI_35	2.683
CORE_L2MPKI_36	2.817
CORE_L2MPKI_37	2.683
CORE_L2MPKI_38	2.643
CORE_L2MPKI_39	2.738
CORE_L2MPKI_40	2.607
CORE_L2MPKI_41	2.690
CORE_L2MPKI_42	2.608
CORE_L2MPKI_43	2.829
CORE_L2MPKI_44	2.597
CORE_L2MPKI_45	2.601
CORE_L2MPKI_46	2.701
CORE_L2MPKI_47	2.699
CORE_L2MPKI_48	2.602
CORE_L2MPKI_49	2.689
CORE_L2MPKI_50	2.594
CORE_L2MPKI_51	2.585
CORE_L2MPKI_52	2.697
CORE_L2MPKI_53	2.661
CORE_L2MPKI_54	2.636
CORE_L2MPKI_55	2.647
CORE_L2MPKI_56	2.575
CORE_L2MPKI_57	2.595
CORE_L2MPKI_58	2.599
CORE_L2MPKI_59	2.791
Avg_MPKI_Stream1= 35.561
Avg_MPKI_Stream2= 2.730
Avg_MPKI_Stream3= 2.650
MISSES-CORES
CORE_MISSES_0	30523
CORE_MISSES_1	31909
CORE_MISSES_2	30691
CORE_MISSES_3	31409
CORE_MISSES_4	30922
CORE_MISSES_5	31482
CORE_MISSES_6	29801
CORE_MISSES_7	30518
CORE_MISSES_8	30270
CORE_MISSES_9	30255
CORE_MISSES_10	30914
CORE_MISSES_11	30808
CORE_MISSES_12	30513
CORE_MISSES_13	30563
CORE_MISSES_14	30256
CORE_MISSES_15	30545
CORE_MISSES_16	30934
CORE_MISSES_17	31165
CORE_MISSES_18	30945
CORE_MISSES_19	30610
CORE_MISSES_20	22755
CORE_MISSES_21	21186
CORE_MISSES_22	23938
CORE_MISSES_23	22599
CORE_MISSES_24	22123
CORE_MISSES_25	23428
CORE_MISSES_26	23087
CORE_MISSES_27	22220
CORE_MISSES_28	22556
CORE_MISSES_29	22972
CORE_MISSES_30	21326
CORE_MISSES_31	23398
CORE_MISSES_32	22912
CORE_MISSES_33	21447
CORE_MISSES_34	23124
CORE_MISSES_35	22955
CORE_MISSES_36	22108
CORE_MISSES_37	22272
CORE_MISSES_38	23152
CORE_MISSES_39	22368
CORE_MISSES_40	22489
CORE_MISSES_41	22059
CORE_MISSES_42	20631
CORE_MISSES_43	22310
CORE_MISSES_44	22200
CORE_MISSES_45	21610
CORE_MISSES_46	22164
CORE_MISSES_47	22042
CORE_MISSES_48	21301
CORE_MISSES_49	23091
CORE_MISSES_50	21852
CORE_MISSES_51	21449
CORE_MISSES_52	21613
CORE_MISSES_53	23477
CORE_MISSES_54	21938
CORE_MISSES_55	22906
CORE_MISSES_56	22099
CORE_MISSES_57	21047
CORE_MISSES_58	22396
CORE_MISSES_59	21760
L2_MISSES = 1507393
L2_total_cache_accesses = 2917854
L2_total_cache_misses = 1507393
L2_total_cache_miss_rate = 0.5166
L2_total_cache_pending_hits = 41855
L2_total_cache_reservation_fails = 956438
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 406578
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3719
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1189530
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 702479
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4007
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 605
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 681
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 8085
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 743785
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 25472
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 132614
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 127491
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 212271
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11879
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 184413
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 112427
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1965
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 180
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 155
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5956
L2_cache_data_port_util = 0.269
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=12943285
icnt_total_pkts_simt_to_mem=3407881
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       5.4144
gpu_ipc_2 =       5.4090
gpu_ipc_3 =     208.0952
gpu_tot_sim_cycle_stream_1 = 1598879
gpu_tot_sim_cycle_stream_2 = 1598354
gpu_tot_sim_cycle_stream_3 = 1594830
gpu_sim_insn_1 = 8656953
gpu_sim_insn_2 = 8645540
gpu_sim_insn_3 = 331876512
gpu_sim_cycle = 1598880
gpu_sim_insn = 349179005
gpu_ipc =     218.3898
gpu_tot_sim_cycle = 1598880
gpu_tot_sim_insn = 349179005
gpu_tot_ipc =     218.3898
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 8952556
gpu_stall_icnt2sh    = 13646187
gpu_total_sim_rate=148523

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6485532
	L1I_total_cache_misses = 17272
	L1I_total_cache_miss_rate = 0.0027
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 34997
L1D_cache:
	L1D_cache_core[0]: Access = 77558, Miss = 61074, Miss_rate = 0.787, Pending_hits = 4888, Reservation_fails = 1384109
	L1D_cache_core[1]: Access = 80447, Miss = 63302, Miss_rate = 0.787, Pending_hits = 5127, Reservation_fails = 1419717
	L1D_cache_core[2]: Access = 77171, Miss = 60846, Miss_rate = 0.788, Pending_hits = 4852, Reservation_fails = 1394353
	L1D_cache_core[3]: Access = 78282, Miss = 61963, Miss_rate = 0.792, Pending_hits = 4856, Reservation_fails = 1418192
	L1D_cache_core[4]: Access = 77409, Miss = 60985, Miss_rate = 0.788, Pending_hits = 4928, Reservation_fails = 1402733
	L1D_cache_core[5]: Access = 79921, Miss = 62830, Miss_rate = 0.786, Pending_hits = 5074, Reservation_fails = 1421913
	L1D_cache_core[6]: Access = 76239, Miss = 59984, Miss_rate = 0.787, Pending_hits = 4954, Reservation_fails = 1380483
	L1D_cache_core[7]: Access = 77410, Miss = 61034, Miss_rate = 0.788, Pending_hits = 4850, Reservation_fails = 1410173
	L1D_cache_core[8]: Access = 76366, Miss = 60372, Miss_rate = 0.791, Pending_hits = 4908, Reservation_fails = 1386927
	L1D_cache_core[9]: Access = 76641, Miss = 60503, Miss_rate = 0.789, Pending_hits = 4876, Reservation_fails = 1402719
	L1D_cache_core[10]: Access = 76936, Miss = 60945, Miss_rate = 0.792, Pending_hits = 4784, Reservation_fails = 1409342
	L1D_cache_core[11]: Access = 77460, Miss = 61286, Miss_rate = 0.791, Pending_hits = 4888, Reservation_fails = 1427702
	L1D_cache_core[12]: Access = 77666, Miss = 61012, Miss_rate = 0.786, Pending_hits = 4954, Reservation_fails = 1414597
	L1D_cache_core[13]: Access = 77778, Miss = 60829, Miss_rate = 0.782, Pending_hits = 4892, Reservation_fails = 1406013
	L1D_cache_core[14]: Access = 76267, Miss = 60320, Miss_rate = 0.791, Pending_hits = 4883, Reservation_fails = 1406136
	L1D_cache_core[15]: Access = 77596, Miss = 60972, Miss_rate = 0.786, Pending_hits = 4729, Reservation_fails = 1408946
	L1D_cache_core[16]: Access = 78289, Miss = 61515, Miss_rate = 0.786, Pending_hits = 5038, Reservation_fails = 1421133
	L1D_cache_core[17]: Access = 78562, Miss = 61548, Miss_rate = 0.783, Pending_hits = 4917, Reservation_fails = 1424944
	L1D_cache_core[18]: Access = 77905, Miss = 61716, Miss_rate = 0.792, Pending_hits = 4869, Reservation_fails = 1435922
	L1D_cache_core[19]: Access = 77041, Miss = 60867, Miss_rate = 0.790, Pending_hits = 4989, Reservation_fails = 1388922
	L1D_cache_core[20]: Access = 19030, Miss = 19030, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27490
	L1D_cache_core[21]: Access = 17989, Miss = 17989, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30982
	L1D_cache_core[22]: Access = 20160, Miss = 20160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13862
	L1D_cache_core[23]: Access = 19443, Miss = 19443, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21745
	L1D_cache_core[24]: Access = 18853, Miss = 18853, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24882
	L1D_cache_core[25]: Access = 20317, Miss = 20317, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19795
	L1D_cache_core[26]: Access = 19286, Miss = 19286, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21455
	L1D_cache_core[27]: Access = 19286, Miss = 19286, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21608
	L1D_cache_core[28]: Access = 19646, Miss = 19646, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19536
	L1D_cache_core[29]: Access = 19593, Miss = 19593, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19722
	L1D_cache_core[30]: Access = 18837, Miss = 18837, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28727
	L1D_cache_core[31]: Access = 20572, Miss = 20572, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18911
	L1D_cache_core[32]: Access = 20361, Miss = 20361, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12769
	L1D_cache_core[33]: Access = 17698, Miss = 17698, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29354
	L1D_cache_core[34]: Access = 19938, Miss = 19938, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18018
	L1D_cache_core[35]: Access = 20149, Miss = 20149, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20560
	L1D_cache_core[36]: Access = 18476, Miss = 18476, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24571
	L1D_cache_core[37]: Access = 19614, Miss = 19614, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27280
	L1D_cache_core[38]: Access = 20563, Miss = 20563, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16220
	L1D_cache_core[39]: Access = 19180, Miss = 19180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24344
	L1D_cache_core[40]: Access = 20276, Miss = 20276, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17372
	L1D_cache_core[41]: Access = 19358, Miss = 19358, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22569
	L1D_cache_core[42]: Access = 18714, Miss = 18714, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24247
	L1D_cache_core[43]: Access = 18500, Miss = 18500, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22295
	L1D_cache_core[44]: Access = 20073, Miss = 20073, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14689
	L1D_cache_core[45]: Access = 19486, Miss = 19486, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17575
	L1D_cache_core[46]: Access = 19273, Miss = 19273, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20058
	L1D_cache_core[47]: Access = 19156, Miss = 19156, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18971
	L1D_cache_core[48]: Access = 19261, Miss = 19261, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18139
	L1D_cache_core[49]: Access = 20126, Miss = 20126, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15955
	L1D_cache_core[50]: Access = 19790, Miss = 19790, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16905
	L1D_cache_core[51]: Access = 19477, Miss = 19477, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19079
	L1D_cache_core[52]: Access = 18899, Miss = 18899, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23034
	L1D_cache_core[53]: Access = 20676, Miss = 20676, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14053
	L1D_cache_core[54]: Access = 19573, Miss = 19573, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18677
	L1D_cache_core[55]: Access = 20417, Miss = 20417, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22157
	L1D_cache_core[56]: Access = 20076, Miss = 20076, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15308
	L1D_cache_core[57]: Access = 19127, Miss = 19127, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22499
	L1D_cache_core[58]: Access = 20241, Miss = 20241, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17499
	L1D_cache_core[59]: Access = 18289, Miss = 18289, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21717
	L1D_total_cache_accesses = 2332723
	L1D_total_cache_misses = 2003682
	L1D_total_cache_miss_rate = 0.8589
	L1D_total_cache_pending_hits = 98256
	L1D_total_cache_reservation_fails = 28989605
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 662839
	L1C_total_cache_misses = 8439
	L1C_total_cache_miss_rate = 0.0127
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 68035
L1T_cache:
	L1T_total_cache_accesses = 2375010
	L1T_total_cache_misses = 901871
	L1T_total_cache_miss_rate = 0.3797
	L1T_total_cache_pending_hits = 1473139
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 225901
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 97964
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1600236
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 24081397
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 654400
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 8439
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 68035
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1473139
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 901871
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4884
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 292
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 403446
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4908208
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6468260
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 17272
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 34997
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2953, 1701, 2167, 1742, 1679, 2140, 2610, 2104, 2558, 1700, 2582, 2568, 2100, 1212, 2180, 2182, 2322, 2063, 1853, 2614, 1893, 1657, 1887, 2046, 1852, 1631, 1865, 2478, 1833, 1659, 1874, 1700, 2515, 1530, 2044, 1640, 2487, 1501, 1098, 1409, 2029, 1345, 1612, 1292, 1597, 1328, 2070, 2094, 
gpgpu_n_tot_thrd_icount = 395869184
gpgpu_n_tot_w_icount = 12370912
gpgpu_n_stall_shd_mem = 40805474
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1600229
gpgpu_n_mem_write_global = 408621
gpgpu_n_mem_texture = 901871
gpgpu_n_mem_const = 5293
gpgpu_n_load_insn  = 25614636
gpgpu_n_store_insn = 1312654
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 11337568
gpgpu_n_const_mem_insn = 12053184
gpgpu_n_param_mem_insn = 5319150
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 68035
gpgpu_stall_shd_mem[c_mem][bk_conf] = 68035
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 30118080
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:60436310	W0_Idle:9845727	W0_Scoreboard:108982116	W1:343185	W2:273293	W3:271041	W4:211177	W5:150534	W6:72582	W7:38099	W8:13346	W9:5101	W10:1891	W11:1458	W12:1214	W13:1074	W14:1519	W15:1122	W16:2183	W17:4212	W18:4947	W19:13410	W20:13394	W21:23752	W22:33477	W23:28588	W24:33249	W25:34503	W26:23595	W27:13186	W28:6890	W29:2398	W30:1080	W31:0	W32:10745625
Warp Occupancy Distribution:
Stall:51535105	W0_Idle:5025609	W0_Scoreboard:5506317	W1:343185	W2:273293	W3:271041	W4:211177	W5:150534	W6:72582	W7:38099	W8:13346	W9:5101	W10:1891	W11:1458	W12:1214	W13:1074	W14:1519	W15:1122	W16:2183	W17:4212	W18:4947	W19:13410	W20:13394	W21:23752	W22:33477	W23:28588	W24:33249	W25:34503	W26:23595	W27:13186	W28:6890	W29:2398	W30:1080	W31:0	W32:262669
Warp Occupancy Distribution:
Stall:4875713	W0_Idle:1798680	W0_Scoreboard:51951044	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5231309
warp_utilization0: 0.064556
warp_utilization1: 0.029523
warp_utilization2: 0.081923
traffic_breakdown_coretomem[CONST_ACC_R] = 42344 {8:5293,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12801832 {8:1600229,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 18935112 {40:376887,72:7128,136:24606,}
traffic_breakdown_coretomem[INST_ACC_R] = 18400 {8:2300,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 7214968 {8:901871,}
traffic_breakdown_memtocore[CONST_ACC_R] = 381096 {72:5293,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 217546552 {136:1599607,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3268128 {8:408516,}
traffic_breakdown_memtocore[INST_ACC_R] = 312800 {136:2300,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 122654456 {136:901871,}
maxmrqlatency = 1210 
maxdqlatency = 0 
maxmflatency = 5735 
averagemflatency = 698 
averagemflatency_1 = 838 
averagemflatency_2= 599 
averagemflatency_3 = 594 
averagemrqlatency_1 = 49 
averagemrqlatency_2 = 49 
averagemrqlatency_3 = 41 
max_icnt2mem_latency = 5286 
max_icnt2sh_latency = 1598879 
mrq_lat_table:691488 	30234 	38771 	82230 	234792 	273562 	256466 	145597 	32808 	2004 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	5711 	20380 	49472 	143840 	709343 	1501568 	479788 	5089 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	251532 	81599 	122046 	255721 	486250 	834509 	784449 	100583 	1460 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	105596 	2157809 	241176 	2184 	6 	0 	0 	2 	1 	25 	120 	1304 	15521 	30054 	50253 	108016 	113642 	89578 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	226 	2969 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        25        28        25        22        24        20        18        18        26        28        24        26        18        14        22        24 
dram[1]:        26        28        25        48        23        21        17        18        26        28        24        26        20        14        22        18 
dram[2]:        20        26        22        24        21        20        18        17        26        26        22        26        20        18        19        19 
dram[3]:        25        25        21        22        22        22        18        14        28        26        26        23        24        24        18        22 
dram[4]:        24        23        22        30        17        21        18        18        28        26        38        26        20        24        17        19 
dram[5]:        27        25        22        22        23        22        20        17        28        26        22        23        15        22        19        19 
maximum service time to same row:
dram[0]:      2909      4812      3849      3889      4147      3975      5514      8964      5487      5603      2883      3828      6928      5756      7744      7188 
dram[1]:      4561      5087      3421      4716      4026      5578      2458      7796      5597      5482      3215      3690      5706      6021      8377      7248 
dram[2]:      4553      4585      3679      3592      3685      3233      8694      6540      5422      5307      2977      2865      6194      6266      7627      8672 
dram[3]:      4932      5203      6284      3747      3996      3508      7834      4294      5315      5477      3454      3156      6169      5663      7221      9548 
dram[4]:      4688      3287      4190      3766      2582      3870      7334      6066      5399      4325      2928      3054      6535      6012      8146      7192 
dram[5]:      4754      3175      4120      3862      3626      3859      9047      7079      5369      4238      3754      3210      4847      6573      7779      7566 
average row accesses per activate:
dram[0]:  1.558384  1.579350  1.480306  1.474391  1.590045  1.614671  1.467090  1.472686  1.604426  1.619286  1.643726  1.669595  1.515460  1.553166  1.578934  1.597244 
dram[1]:  1.564244  1.558978  1.488416  1.484969  1.586672  1.570426  1.486510  1.449602  1.613337  1.570422  1.643977  1.658025  1.530671  1.542429  1.594731  1.575311 
dram[2]:  1.570341  1.564470  1.486445  1.471131  1.602203  1.578176  1.506149  1.475215  1.618880  1.601040  1.676329  1.672787  1.549924  1.508916  1.576210  1.561503 
dram[3]:  1.554891  1.552964  1.470488  1.471349  1.601963  1.586672  1.451577  1.487286  1.607410  1.593980  1.655876  1.657423  1.537681  1.503026  1.584492  1.581611 
dram[4]:  1.581060  1.580122  1.477063  1.471462  1.596292  1.593978  1.476199  1.494296  1.604865  1.609756  1.679204  1.676042  1.532616  1.521816  1.581121  1.592450 
dram[5]:  1.562381  1.543189  1.493427  1.445952  1.616738  1.567621  1.485768  1.451830  1.595586  1.588282  1.681210  1.663002  1.527821  1.502831  1.580232  1.571046 
average row locality = 1787960/1144865 = 1.561721
average row locality_1 = 865625/467669 = 1.850935
average row locality_2 = 476164/343828 = 1.384890
average row locality_3 = 446171/333368 = 1.338374
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     16236     16186     14898     14761     16274     16169     15437     15254     14908     14747     15688     15914     16596     16581     15906     15938 
dram[1]:     16344     16199     14879     14881     16123     16149     15379     15426     14756     14652     15543     15691     16709     16372     15981     15721 
dram[2]:     16223     16031     14800     14777     15964     16177     15417     15352     14701     14750     15640     15822     16644     16509     15759     15664 
dram[3]:     16248     16052     14846     14650     16314     16274     15365     15333     14707     15000     15634     15548     16553     16476     15936     15803 
dram[4]:     16247     16325     14802     14518     16352     16267     15497     15283     14754     14793     16089     15863     16739     16577     15802     15945 
dram[5]:     16172     16278     15020     14786     16350     16399     15457     15334     14824     14947     15864     15812     16656     16487     15949     15854 
total reads: 1507309
bank skew: 16739/14518 = 1.15
chip skew: 252189/250230 = 1.01
number of total write accesses:
dram[0]:      2743      2813      1563      1590      3627      3664      1659      1676      3145      3070      4852      5178      2764      2846      2967      3078 
dram[1]:      2721      2780      1505      1519      3520      3329      1701      1688      3124      2956      4794      5032      2954      2859      3025      3000 
dram[2]:      2753      2630      1484      1479      3671      3536      1729      1641      3187      3100      4890      5043      2869      2446      3031      2832 
dram[3]:      2717      2655      1572      1399      3765      3488      1617      1805      3125      3165      5134      5073      2831      2399      3089      2947 
dram[4]:      2819      2785      1490      1337      3707      3586      1745      1746      3061      3093      5163      5054      2762      2467      2958      3080 
dram[5]:      2650      2731      1567      1307      3780      3480      1822      1680      3106      3242      5252      5217      2839      2360      3030      2920 
total reads: 280680
bank skew: 5252/1307 = 4.02
chip skew: 47235/46321 = 1.02
average mf latency per bank:
dram[0]:       1184      1167      1065      1047      1010      1013      1243      1228       708       701       853       848      1588      1498      1113      1086
dram[1]:       1223      1239      1117      1151      1073      1173      1317      1368       743       770       880       922      1563      1651      1152      1207
dram[2]:       1165      1216      1064      1109      1005      1102      1223      1298       699       734       823       887      1490      1738      1101      1166
dram[3]:       1206      1270      1116      1286      1087      1184      1331      1357       740       774       901       941      1602      1744      1152      1217
dram[4]:       1166      1185      1056      1092      1018      1080      1245      1270       713       729       849       884      1518      1620      1109      1146
dram[5]:       1232      1278      1119      1194      1109      1221      1324      1405       753       789       910       972      1602      1811      1174      1237
maximum mf latency per bank:
dram[0]:       4371      4676      4494      4517      4827      4151      3996      3993      3575      5290      4381      4334      3894      4409      4258      4103
dram[1]:       4657      5385      3667      4132      4725      3754      3578      3894      3869      4296      3823      3325      5034      4485      3919      4893
dram[2]:       5149      3932      4899      4510      4211      4244      3707      3293      4967      4137      4092      4524      3269      3016      3827      3616
dram[3]:       4466      4109      4401      4210      3000      4001      4034      4845      5212      4501      4357      4584      3657      4405      3519      3592
dram[4]:       3831      3697      4068      4346      4337      3828      3668      5203      4873      4155      4450      4339      4615      3409      3833      5174
dram[5]:       5735      3747      4892      4556      3931      3835      4661      3895      5010      4466      4629      3911      3348      5000      3931      5227
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2110521 n_nop=1161484 n_act=190888 n_pre=190873 n_req=284467 n_req_1=65375 n_req_2=64978 n_req_3=154114 n_rd=502975 n_write=64301 bw_util=0.5105 bw_util_1=0.1108 bw_util_2=0.1101 bw_util_3=0.2896 blp=6.317775 blp_1= 2.020266 blp_2= 2.027975 blp_3= 3.327888
 n_activity=2038062 dram_eff=0.5287 dram_eff_1=0.1147 dram_eff_2=0.1141 dram_eff_3=0.2999
bk0: 32470a 1369361i bk1: 32370a 1372044i bk2: 29796a 1475853i bk3: 29522a 1467648i bk4: 32548a 1262441i bk5: 32338a 1256987i bk6: 30874a 1390407i bk7: 30508a 1392947i bk8: 29816a 1376166i bk9: 29493a 1380240i bk10: 31376a 1192898i bk11: 31828a 1156813i bk12: 33192a 1283000i bk13: 33162a 1277690i bk14: 31812a 1286330i bk15: 31870a 1266112i 
bw_dist = 0.111	0.110	0.290	0.455	0.034
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.03793
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2110521 n_nop=1164026 n_act=190765 n_pre=190754 n_req=283236 n_req_1=63881 n_req_2=65331 n_req_3=154024 n_rd=501588 n_write=63388 bw_util=0.5087 bw_util_1=0.1084 bw_util_2=0.1109 bw_util_3=0.2895 blp=6.366176 blp_1= 2.010471 blp_2= 2.051548 blp_3= 3.355120
 n_activity=2033235 dram_eff=0.5281 dram_eff_1=0.1125 dram_eff_2=0.1151 dram_eff_3=0.3005
bk0: 32688a 1374660i bk1: 32398a 1352906i bk2: 29754a 1480080i bk3: 29762a 1469264i bk4: 32246a 1275061i bk5: 32298a 1261872i bk6: 30758a 1395564i bk7: 30852a 1368763i bk8: 29508a 1374403i bk9: 29298a 1379103i bk10: 31082a 1186013i bk11: 31378a 1155409i bk12: 33418a 1263835i bk13: 32744a 1266544i bk14: 31962a 1281254i bk15: 31442a 1268142i 
bw_dist = 0.108	0.111	0.289	0.455	0.037
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.30138
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2110521 n_nop=1168051 n_act=189498 n_pre=189483 n_req=282603 n_req_1=64648 n_req_2=63823 n_req_3=154132 n_rd=500442 n_write=63047 bw_util=0.5075 bw_util_1=0.1095 bw_util_2=0.1084 bw_util_3=0.2897 blp=6.282116 blp_1= 2.005548 blp_2= 2.022515 blp_3= 3.342248
 n_activity=2035416 dram_eff=0.5263 dram_eff_1=0.1135 dram_eff_2=0.1124 dram_eff_3=0.3003
bk0: 32446a 1380265i bk1: 32062a 1376490i bk2: 29598a 1488536i bk3: 29554a 1472728i bk4: 31928a 1274470i bk5: 32354a 1247755i bk6: 30834a 1403666i bk7: 30704a 1385930i bk8: 29398a 1382614i bk9: 29498a 1369265i bk10: 31280a 1203904i bk11: 31640a 1159317i bk12: 33284a 1288674i bk13: 33016a 1296071i bk14: 31518a 1294069i bk15: 31328a 1290720i 
bw_dist = 0.110	0.108	0.290	0.457	0.036
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.99253
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2110521 n_nop=1163360 n_act=191024 n_pre=191008 n_req=283428 n_req_1=65062 n_req_2=64255 n_req_3=154111 n_rd=501467 n_write=63662 bw_util=0.5088 bw_util_1=0.11 bw_util_2=0.1091 bw_util_3=0.2897 blp=6.387153 blp_1= 2.050465 blp_2= 2.031056 blp_3= 3.366370
 n_activity=2035431 dram_eff=0.5276 dram_eff_1=0.1141 dram_eff_2=0.1132 dram_eff_3=0.3003
bk0: 32496a 1372666i bk1: 32104a 1362709i bk2: 29692a 1467363i bk3: 29297a 1483508i bk4: 32628a 1242941i bk5: 32548a 1250735i bk6: 30730a 1396629i bk7: 30666a 1370537i bk8: 29410a 1377588i bk9: 30000a 1346385i bk10: 31268a 1164528i bk11: 31092a 1152637i bk12: 33106a 1276261i bk13: 32952a 1294084i bk14: 31872a 1276657i bk15: 31606a 1273688i 
bw_dist = 0.110	0.109	0.290	0.456	0.036
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.3983
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2110521 n_nop=1162312 n_act=190452 n_pre=190436 n_req=284733 n_req_1=65892 n_req_2=64654 n_req_3=154187 n_rd=503701 n_write=63620 bw_util=0.5111 bw_util_1=0.1118 bw_util_2=0.1096 bw_util_3=0.2898 blp=6.343484 blp_1= 2.028083 blp_2= 2.036110 blp_3= 3.338577
 n_activity=2034581 dram_eff=0.5302 dram_eff_1=0.116 dram_eff_2=0.1137 dram_eff_3=0.3006
bk0: 32494a 1372635i bk1: 32650a 1361804i bk2: 29604a 1482339i bk3: 29036a 1499963i bk4: 32704a 1253280i bk5: 32534a 1251370i bk6: 30994a 1381663i bk7: 30566a 1373795i bk8: 29504a 1378952i bk9: 29586a 1377975i bk10: 32178a 1157432i bk11: 31726a 1152919i bk12: 33478a 1282622i bk13: 33153a 1299910i bk14: 31604a 1289211i bk15: 31890a 1263968i 
bw_dist = 0.112	0.110	0.290	0.453	0.036
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.14539
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2110521 n_nop=1157884 n_act=192229 n_pre=192216 n_req=285116 n_req_1=65941 n_req_2=65217 n_req_3=153958 n_rd=504354 n_write=63838 bw_util=0.5118 bw_util_1=0.1115 bw_util_2=0.1109 bw_util_3=0.2894 blp=6.439906 blp_1= 2.061346 blp_2= 2.050683 blp_3= 3.371169
 n_activity=2036431 dram_eff=0.5304 dram_eff_1=0.1155 dram_eff_2=0.115 dram_eff_3=0.2999
bk0: 32344a 1381514i bk1: 32556a 1348621i bk2: 30036a 1469026i bk3: 29569a 1474075i bk4: 32700a 1249687i bk5: 32798a 1231710i bk6: 30910a 1377077i bk7: 30668a 1363028i bk8: 29642a 1371716i bk9: 29894a 1340876i bk10: 31728a 1149117i bk11: 31620a 1120875i bk12: 33312a 1269893i bk13: 32974a 1304046i bk14: 31895a 1280078i bk15: 31708a 1263457i 
bw_dist = 0.111	0.111	0.289	0.453	0.035
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.55535

========= L2 cache stats =========
L2_cache_bank[0]: Access = 242571, Miss = 125952, Miss_rate = 0.519, Pending_hits = 3440, Reservation_fails = 65559
L2_cache_bank[1]: Access = 240443, Miss = 125552, Miss_rate = 0.522, Pending_hits = 3325, Reservation_fails = 69567
L2_cache_bank[2]: Access = 243358, Miss = 125720, Miss_rate = 0.517, Pending_hits = 3509, Reservation_fails = 81488
L2_cache_bank[3]: Access = 243674, Miss = 125101, Miss_rate = 0.513, Pending_hits = 3414, Reservation_fails = 86172
L2_cache_bank[4]: Access = 240496, Miss = 125154, Miss_rate = 0.520, Pending_hits = 3546, Reservation_fails = 59483
L2_cache_bank[5]: Access = 244100, Miss = 125089, Miss_rate = 0.512, Pending_hits = 3477, Reservation_fails = 70698
L2_cache_bank[6]: Access = 243132, Miss = 125619, Miss_rate = 0.517, Pending_hits = 3537, Reservation_fails = 86920
L2_cache_bank[7]: Access = 246574, Miss = 125146, Miss_rate = 0.508, Pending_hits = 3513, Reservation_fails = 91172
L2_cache_bank[8]: Access = 240938, Miss = 126285, Miss_rate = 0.524, Pending_hits = 3437, Reservation_fails = 75207
L2_cache_bank[9]: Access = 242841, Miss = 125583, Miss_rate = 0.517, Pending_hits = 3530, Reservation_fails = 74842
L2_cache_bank[10]: Access = 243469, Miss = 126294, Miss_rate = 0.519, Pending_hits = 3544, Reservation_fails = 91531
L2_cache_bank[11]: Access = 246258, Miss = 125898, Miss_rate = 0.511, Pending_hits = 3583, Reservation_fails = 103799
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 242571, Miss = 125952 (0.519), PendingHit = 3440 (0.0142)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 240443, Miss = 125552 (0.522), PendingHit = 3325 (0.0138)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 243358, Miss = 125720 (0.517), PendingHit = 3509 (0.0144)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 243674, Miss = 125101 (0.513), PendingHit = 3414 (0.014)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 240496, Miss = 125154 (0.52), PendingHit = 3546 (0.0147)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 244100, Miss = 125089 (0.512), PendingHit = 3477 (0.0142)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 243132, Miss = 125619 (0.517), PendingHit = 3537 (0.0145)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 246574, Miss = 125146 (0.508), PendingHit = 3513 (0.0142)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 240938, Miss = 126285 (0.524), PendingHit = 3437 (0.0143)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 242841, Miss = 125583 (0.517), PendingHit = 3530 (0.0145)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 243469, Miss = 126294 (0.519), PendingHit = 3544 (0.0146)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 246258, Miss = 125898 (0.511), PendingHit = 3583 (0.0145)
L2 Cache Total Miss Rate = 0.517
Stream 1: L2 Cache Miss Rate = 0.501
Stream 2: L2 Cache Miss Rate = 0.527
Stream 3: L2 Cache Miss Rate = 0.512
Stream 1: Accesses  = 1228771
Stream 1: Misses  = 615033
Stream 2: Accesses  = 857994
Stream 2: Misses  = 451926
Stream 3: Accesses  = 2059860
Stream 3: Misses  = 1055467
Stream 1+2: Accesses  = 2086765
Stream 1+2: Misses  = 1066959
Stream 1+2+3: Accesses  = 4146625
Stream 1+2+3: Misses  = 2122426
Total Accesses  = 2917854
MPKI-CORES
CORE_L2MPKI_0	35.658
CORE_L2MPKI_1	35.835
CORE_L2MPKI_2	34.766
CORE_L2MPKI_3	36.922
CORE_L2MPKI_4	36.032
CORE_L2MPKI_5	35.370
CORE_L2MPKI_6	34.328
CORE_L2MPKI_7	35.374
CORE_L2MPKI_8	36.002
CORE_L2MPKI_9	35.298
CORE_L2MPKI_10	35.631
CORE_L2MPKI_11	35.641
CORE_L2MPKI_12	35.124
CORE_L2MPKI_13	34.480
CORE_L2MPKI_14	34.234
CORE_L2MPKI_15	35.404
CORE_L2MPKI_16	35.938
CORE_L2MPKI_17	36.921
CORE_L2MPKI_18	37.846
CORE_L2MPKI_19	34.420
CORE_L2MPKI_20	2.826
CORE_L2MPKI_21	2.758
CORE_L2MPKI_22	2.778
CORE_L2MPKI_23	2.726
CORE_L2MPKI_24	2.758
CORE_L2MPKI_25	2.707
CORE_L2MPKI_26	2.803
CORE_L2MPKI_27	2.700
CORE_L2MPKI_28	2.690
CORE_L2MPKI_29	2.748
CORE_L2MPKI_30	2.659
CORE_L2MPKI_31	2.670
CORE_L2MPKI_32	2.639
CORE_L2MPKI_33	2.852
CORE_L2MPKI_34	2.732
CORE_L2MPKI_35	2.683
CORE_L2MPKI_36	2.817
CORE_L2MPKI_37	2.683
CORE_L2MPKI_38	2.643
CORE_L2MPKI_39	2.738
CORE_L2MPKI_40	2.607
CORE_L2MPKI_41	2.690
CORE_L2MPKI_42	2.608
CORE_L2MPKI_43	2.829
CORE_L2MPKI_44	2.597
CORE_L2MPKI_45	2.601
CORE_L2MPKI_46	2.701
CORE_L2MPKI_47	2.699
CORE_L2MPKI_48	2.602
CORE_L2MPKI_49	2.689
CORE_L2MPKI_50	2.594
CORE_L2MPKI_51	2.585
CORE_L2MPKI_52	2.697
CORE_L2MPKI_53	2.661
CORE_L2MPKI_54	2.636
CORE_L2MPKI_55	2.647
CORE_L2MPKI_56	2.575
CORE_L2MPKI_57	2.595
CORE_L2MPKI_58	2.599
CORE_L2MPKI_59	2.791
Avg_MPKI_Stream1= 35.561
Avg_MPKI_Stream2= 2.730
Avg_MPKI_Stream3= 2.650
MISSES-CORES
CORE_MISSES_0	30523
CORE_MISSES_1	31909
CORE_MISSES_2	30691
CORE_MISSES_3	31409
CORE_MISSES_4	30922
CORE_MISSES_5	31482
CORE_MISSES_6	29801
CORE_MISSES_7	30518
CORE_MISSES_8	30270
CORE_MISSES_9	30255
CORE_MISSES_10	30914
CORE_MISSES_11	30808
CORE_MISSES_12	30513
CORE_MISSES_13	30563
CORE_MISSES_14	30256
CORE_MISSES_15	30545
CORE_MISSES_16	30934
CORE_MISSES_17	31165
CORE_MISSES_18	30945
CORE_MISSES_19	30610
CORE_MISSES_20	22755
CORE_MISSES_21	21186
CORE_MISSES_22	23938
CORE_MISSES_23	22599
CORE_MISSES_24	22123
CORE_MISSES_25	23428
CORE_MISSES_26	23087
CORE_MISSES_27	22220
CORE_MISSES_28	22556
CORE_MISSES_29	22972
CORE_MISSES_30	21326
CORE_MISSES_31	23398
CORE_MISSES_32	22912
CORE_MISSES_33	21447
CORE_MISSES_34	23124
CORE_MISSES_35	22955
CORE_MISSES_36	22108
CORE_MISSES_37	22272
CORE_MISSES_38	23152
CORE_MISSES_39	22368
CORE_MISSES_40	22489
CORE_MISSES_41	22059
CORE_MISSES_42	20631
CORE_MISSES_43	22310
CORE_MISSES_44	22200
CORE_MISSES_45	21610
CORE_MISSES_46	22164
CORE_MISSES_47	22042
CORE_MISSES_48	21301
CORE_MISSES_49	23091
CORE_MISSES_50	21852
CORE_MISSES_51	21449
CORE_MISSES_52	21613
CORE_MISSES_53	23477
CORE_MISSES_54	21938
CORE_MISSES_55	22906
CORE_MISSES_56	22099
CORE_MISSES_57	21047
CORE_MISSES_58	22396
CORE_MISSES_59	21760
L2_MISSES = 1507393
L2_total_cache_accesses = 2917854
L2_total_cache_misses = 1507393
L2_total_cache_miss_rate = 0.5166
L2_total_cache_pending_hits = 41855
L2_total_cache_reservation_fails = 956438
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 406578
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3719
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1189530
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 702479
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4007
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 605
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 681
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 8085
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 743785
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 25472
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 132614
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 127491
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 212271
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11879
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 184413
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 112427
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1965
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 180
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 155
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5956
L2_cache_data_port_util = 0.269
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=12943285
icnt_total_pkts_simt_to_mem=3407881
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       5.2112
gpu_ipc_2 =       5.1994
gpu_ipc_3 =     207.4291
gpu_tot_sim_cycle_stream_1 = 1750139
gpu_tot_sim_cycle_stream_2 = 1749612
gpu_tot_sim_cycle_stream_3 = 1745402
gpu_sim_insn_1 = 9120365
gpu_sim_insn_2 = 9096977
gpu_sim_insn_3 = 362047104
gpu_sim_cycle = 1750140
gpu_sim_insn = 380264446
gpu_ipc =     217.2766
gpu_tot_sim_cycle = 1750140
gpu_tot_sim_insn = 380264446
gpu_tot_ipc =     217.2766
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 9881466
gpu_stall_icnt2sh    = 15030807
gpu_total_sim_rate=148193

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7024629
	L1I_total_cache_misses = 18419
	L1I_total_cache_miss_rate = 0.0026
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 34997
L1D_cache:
	L1D_cache_core[0]: Access = 84537, Miss = 66913, Miss_rate = 0.792, Pending_hits = 5303, Reservation_fails = 1528002
	L1D_cache_core[1]: Access = 87517, Miss = 69235, Miss_rate = 0.791, Pending_hits = 5559, Reservation_fails = 1563283
	L1D_cache_core[2]: Access = 84555, Miss = 67045, Miss_rate = 0.793, Pending_hits = 5295, Reservation_fails = 1537844
	L1D_cache_core[3]: Access = 85239, Miss = 67763, Miss_rate = 0.795, Pending_hits = 5270, Reservation_fails = 1562198
	L1D_cache_core[4]: Access = 84325, Miss = 66770, Miss_rate = 0.792, Pending_hits = 5321, Reservation_fails = 1546778
	L1D_cache_core[5]: Access = 86835, Miss = 68655, Miss_rate = 0.791, Pending_hits = 5475, Reservation_fails = 1565963
	L1D_cache_core[6]: Access = 83463, Miss = 66023, Miss_rate = 0.791, Pending_hits = 5342, Reservation_fails = 1524215
	L1D_cache_core[7]: Access = 84493, Miss = 66976, Miss_rate = 0.793, Pending_hits = 5283, Reservation_fails = 1554021
	L1D_cache_core[8]: Access = 83503, Miss = 66333, Miss_rate = 0.794, Pending_hits = 5330, Reservation_fails = 1530701
	L1D_cache_core[9]: Access = 83725, Miss = 66502, Miss_rate = 0.794, Pending_hits = 5283, Reservation_fails = 1546583
	L1D_cache_core[10]: Access = 83734, Miss = 66632, Miss_rate = 0.796, Pending_hits = 5181, Reservation_fails = 1553527
	L1D_cache_core[11]: Access = 84368, Miss = 67040, Miss_rate = 0.795, Pending_hits = 5276, Reservation_fails = 1571759
	L1D_cache_core[12]: Access = 84708, Miss = 66948, Miss_rate = 0.790, Pending_hits = 5371, Reservation_fails = 1558475
	L1D_cache_core[13]: Access = 84743, Miss = 66682, Miss_rate = 0.787, Pending_hits = 5301, Reservation_fails = 1549990
	L1D_cache_core[14]: Access = 83327, Miss = 66256, Miss_rate = 0.795, Pending_hits = 5296, Reservation_fails = 1550007
	L1D_cache_core[15]: Access = 84697, Miss = 66915, Miss_rate = 0.790, Pending_hits = 5163, Reservation_fails = 1552783
	L1D_cache_core[16]: Access = 85129, Miss = 67252, Miss_rate = 0.790, Pending_hits = 5460, Reservation_fails = 1565232
	L1D_cache_core[17]: Access = 85492, Miss = 67411, Miss_rate = 0.789, Pending_hits = 5322, Reservation_fails = 1568925
	L1D_cache_core[18]: Access = 85440, Miss = 68067, Miss_rate = 0.797, Pending_hits = 5337, Reservation_fails = 1579316
	L1D_cache_core[19]: Access = 83942, Miss = 66701, Miss_rate = 0.795, Pending_hits = 5376, Reservation_fails = 1532964
	L1D_cache_core[20]: Access = 20140, Miss = 20140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32836
	L1D_cache_core[21]: Access = 19999, Miss = 19999, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31154
	L1D_cache_core[22]: Access = 22226, Miss = 22226, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14117
	L1D_cache_core[23]: Access = 21088, Miss = 21088, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24370
	L1D_cache_core[24]: Access = 20519, Miss = 20519, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28416
	L1D_cache_core[25]: Access = 22287, Miss = 22287, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20654
	L1D_cache_core[26]: Access = 21167, Miss = 21167, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22734
	L1D_cache_core[27]: Access = 20813, Miss = 20813, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26149
	L1D_cache_core[28]: Access = 21400, Miss = 21400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22954
	L1D_cache_core[29]: Access = 21809, Miss = 21809, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19722
	L1D_cache_core[30]: Access = 20237, Miss = 20237, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32513
	L1D_cache_core[31]: Access = 22484, Miss = 22484, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20711
	L1D_cache_core[32]: Access = 21909, Miss = 21909, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17901
	L1D_cache_core[33]: Access = 19080, Miss = 19080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33374
	L1D_cache_core[34]: Access = 22093, Miss = 22093, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18018
	L1D_cache_core[35]: Access = 22227, Miss = 22227, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20987
	L1D_cache_core[36]: Access = 20004, Miss = 20004, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27132
	L1D_cache_core[37]: Access = 21246, Miss = 21246, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31185
	L1D_cache_core[38]: Access = 22538, Miss = 22538, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16750
	L1D_cache_core[39]: Access = 20713, Miss = 20713, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28407
	L1D_cache_core[40]: Access = 22347, Miss = 22347, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17608
	L1D_cache_core[41]: Access = 21131, Miss = 21131, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24863
	L1D_cache_core[42]: Access = 20355, Miss = 20355, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26632
	L1D_cache_core[43]: Access = 20668, Miss = 20668, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22602
	L1D_cache_core[44]: Access = 22193, Miss = 22193, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15660
	L1D_cache_core[45]: Access = 21221, Miss = 21221, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19451
	L1D_cache_core[46]: Access = 20734, Miss = 20734, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23019
	L1D_cache_core[47]: Access = 21215, Miss = 21215, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19349
	L1D_cache_core[48]: Access = 20789, Miss = 20789, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22716
	L1D_cache_core[49]: Access = 22159, Miss = 22159, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16126
	L1D_cache_core[50]: Access = 21328, Miss = 21328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21264
	L1D_cache_core[51]: Access = 21052, Miss = 21052, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21981
	L1D_cache_core[52]: Access = 20874, Miss = 20874, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23640
	L1D_cache_core[53]: Access = 22790, Miss = 22790, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14270
	L1D_cache_core[54]: Access = 21224, Miss = 21224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21478
	L1D_cache_core[55]: Access = 21880, Miss = 21880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26908
	L1D_cache_core[56]: Access = 22030, Miss = 22030, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15308
	L1D_cache_core[57]: Access = 20708, Miss = 20708, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24628
	L1D_cache_core[58]: Access = 21747, Miss = 21747, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19420
	L1D_cache_core[59]: Access = 20244, Miss = 20244, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22297
	L1D_total_cache_accesses = 2544440
	L1D_total_cache_misses = 2192787
	L1D_total_cache_miss_rate = 0.8618
	L1D_total_cache_pending_hits = 106544
	L1D_total_cache_reservation_fails = 31951870
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 713416
	L1C_total_cache_misses = 8573
	L1C_total_cache_miss_rate = 0.0120
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 68035
L1T_cache:
	L1T_total_cache_accesses = 2590920
	L1T_total_cache_misses = 983852
	L1T_total_cache_miss_rate = 0.3797
	L1T_total_cache_pending_hits = 1607068
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 240182
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 106246
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1764810
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 26801936
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 704843
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 8573
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 68035
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1607068
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 983852
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4927
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 298
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 427977
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 5149934
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7006210
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 18419
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 34997
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2953, 1853, 2167, 1854, 1679, 2220, 2610, 2182, 2558, 1764, 2582, 2626, 2100, 1232, 2180, 2200, 2537, 2084, 2115, 2631, 2169, 1678, 2154, 2063, 2139, 1643, 2167, 2493, 2141, 1670, 2154, 1711, 2515, 1530, 2044, 1651, 2487, 1627, 1098, 1627, 2029, 1601, 1612, 1526, 1597, 1517, 2070, 2256, 
gpgpu_n_tot_thrd_icount = 428887776
gpgpu_n_tot_w_icount = 13402743
gpgpu_n_stall_shd_mem = 44895091
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1764768
gpgpu_n_mem_write_global = 433179
gpgpu_n_mem_texture = 983852
gpgpu_n_mem_const = 5379
gpgpu_n_load_insn  = 27907369
gpgpu_n_store_insn = 1399472
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 12368256
gpgpu_n_const_mem_insn = 13148928
gpgpu_n_param_mem_insn = 5675122
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 68035
gpgpu_stall_shd_mem[c_mem][bk_conf] = 68035
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 33202760
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:66793512	W0_Idle:10346355	W0_Scoreboard:119243650	W1:348949	W2:280879	W3:281910	W4:219453	W5:156368	W6:76051	W7:40169	W8:14181	W9:5609	W10:2115	W11:1702	W12:1523	W13:1257	W14:1833	W15:1492	W16:2734	W17:4579	W18:5561	W19:14854	W20:15294	W21:26753	W22:36833	W23:33381	W24:37158	W25:38989	W26:26956	W27:14880	W28:7598	W29:3134	W30:1129	W31:0	W32:11699637
Warp Occupancy Distribution:
Stall:57063559	W0_Idle:5042183	W0_Scoreboard:5932849	W1:348949	W2:280879	W3:281910	W4:219453	W5:156368	W6:76051	W7:40169	W8:14181	W9:5609	W10:2115	W11:1702	W12:1523	W13:1257	W14:1833	W15:1492	W16:2734	W17:4579	W18:5561	W19:14854	W20:15294	W21:26753	W22:36833	W23:33381	W24:37158	W25:38989	W26:26956	W27:14880	W28:7598	W29:3134	W30:1129	W31:0	W32:263685
Warp Occupancy Distribution:
Stall:5364894	W0_Idle:1991344	W0_Scoreboard:56848028	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5702880
warp_utilization0: 0.063889
warp_utilization1: 0.028098
warp_utilization2: 0.081578
traffic_breakdown_coretomem[CONST_ACC_R] = 43032 {8:5379,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14118144 {8:1764768,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 20152824 {40:398561,72:7776,136:26842,}
traffic_breakdown_coretomem[INST_ACC_R] = 19840 {8:2480,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 7870816 {8:983852,}
traffic_breakdown_memtocore[CONST_ACC_R] = 387288 {72:5379,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 239933648 {136:1764218,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3464408 {8:433051,}
traffic_breakdown_memtocore[INST_ACC_R] = 337280 {136:2480,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 133803872 {136:983852,}
maxmrqlatency = 1210 
maxdqlatency = 0 
maxmflatency = 5735 
averagemflatency = 701 
averagemflatency_1 = 841 
averagemflatency_2= 602 
averagemflatency_3 = 596 
averagemrqlatency_1 = 49 
averagemrqlatency_2 = 48 
averagemrqlatency_3 = 41 
max_icnt2mem_latency = 5286 
max_icnt2sh_latency = 1750139 
mrq_lat_table:756501 	33148 	42320 	89919 	257995 	299388 	279203 	157810 	35210 	2143 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	6017 	21669 	53295 	155242 	767423 	1645683 	531376 	5686 	109 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	270752 	88352 	132665 	277628 	530779 	913177 	862354 	112012 	1642 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	111918 	2375242 	263975 	2308 	6 	0 	0 	2 	1 	25 	120 	1304 	15521 	30054 	50253 	108016 	113642 	114113 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	231 	3267 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        25        28        25        22        24        20        18        18        26        28        24        26        18        16        22        24 
dram[1]:        26        28        25        48        23        21        17        18        26        28        24        26        20        15        22        18 
dram[2]:        20        26        22        24        21        20        18        17        26        26        22        26        20        18        19        19 
dram[3]:        25        25        21        22        22        22        18        14        28        26        26        23        24        24        18        22 
dram[4]:        24        23        22        30        17        21        18        18        28        26        38        26        20        24        17        19 
dram[5]:        27        25        22        22        23        22        20        17        28        26        22        23        16        22        19        19 
maximum service time to same row:
dram[0]:      2909      4812      3849      3889      4147      3975      5514      8964      5487      5603      2883      3828      6928      5756      7744      7188 
dram[1]:      4561      5087      3421      4716      4026      5578      2458      7796      5597      5482      3215      3690      5706      6021      8377      7248 
dram[2]:      4553      4585      3679      3592      3685      3233      8694      6540      5422      5307      2977      2865      6194      6266      7627      8672 
dram[3]:      4932      5203      6284      3747      3996      3508      7834      4294      5315      5477      3454      3156      6169      5663      7221      9548 
dram[4]:      4688      3287      4190      3766      2582      3870      7334      6066      5399      4325      2928      3054      6535      6012      8146      7192 
dram[5]:      4754      3175      4120      3862      3626      3859      9047      7079      5369      4238      3754      3210      4847      6573      7779      7566 
average row accesses per activate:
dram[0]:  1.559707  1.575051  1.482699  1.477983  1.601110  1.621254  1.470542  1.479926  1.601482  1.611451  1.643753  1.668286  1.520896  1.556906  1.581026  1.591876 
dram[1]:  1.558711  1.555738  1.489035  1.484504  1.593669  1.582453  1.491042  1.458088  1.610657  1.569940  1.640270  1.657925  1.533037  1.542441  1.591988  1.569161 
dram[2]:  1.567984  1.557922  1.486209  1.476266  1.616041  1.584768  1.512231  1.480070  1.610346  1.599902  1.671921  1.669919  1.553776  1.516693  1.577035  1.563451 
dram[3]:  1.548052  1.545969  1.471997  1.471081  1.613511  1.592161  1.458343  1.493617  1.602973  1.587695  1.656459  1.654543  1.536550  1.509197  1.582149  1.579475 
dram[4]:  1.576891  1.574148  1.477861  1.470333  1.606799  1.607474  1.480301  1.494716  1.597286  1.606210  1.675917  1.668057  1.535640  1.523241  1.583449  1.593406 
dram[5]:  1.557195  1.539291  1.493092  1.445984  1.626807  1.579219  1.488700  1.455224  1.588655  1.583718  1.680945  1.661627  1.530596  1.506875  1.576797  1.570860 
average row locality = 1953645/1250174 = 1.562698
average row locality_1 = 947364/511671 = 1.851510
average row locality_2 = 518824/374458 = 1.385533
average row locality_3 = 487457/364045 = 1.339002
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     17978     17909     16251     16127     17649     17509     16804     16586     16295     16172     17192     17434     18355     18332     17487     17481 
dram[1]:     17987     17876     16348     16335     17575     17577     16723     16768     16187     16137     17150     17274     18195     17883     17560     17285 
dram[2]:     17946     17724     16115     16127     17328     17560     16771     16712     16091     16198     17133     17351     18430     18248     17329     17253 
dram[3]:     17834     17703     16353     16084     17801     17732     16717     16744     16160     16466     17259     17172     18014     18010     17520     17332 
dram[4]:     17960     18056     16136     15834     17749     17707     16778     16628     16139     16197     17581     17373     18476     18366     17386     17540 
dram[5]:     17783     17956     16493     16170     17780     17856     16809     16700     16281     16414     17461     17434     18128     18044     17463     17422 
total reads: 1651738
bank skew: 18476/15834 = 1.17
chip skew: 276194/274316 = 1.01
number of total write accesses:
dram[0]:      2894      2962      1660      1696      3998      4078      1816      1808      3376      3304      5215      5580      2972      3063      3128      3250 
dram[1]:      2867      2932      1577      1580      3871      3688      1836      1827      3339      3145      5179      5423      3174      3105      3225      3180 
dram[2]:      2927      2758      1559      1569      4070      3893      1899      1780      3428      3332      5249      5415      3110      2649      3204      2989 
dram[3]:      2865      2795      1651      1466      4125      3837      1750      1977      3361      3404      5567      5482      3069      2583      3290      3138 
dram[4]:      2989      2951      1554      1413      4089      3973      1896      1899      3284      3304      5550      5421      3003      2673      3145      3289 
dram[5]:      2800      2886      1663      1364      4164      3833      1965      1825      3323      3468      5652      5646      3083      2558      3223      3084 
total reads: 301909
bank skew: 5652/1364 = 4.14
chip skew: 50800/49831 = 1.02
average mf latency per bank:
dram[0]:       1177      1155      1052      1026      1003      1001      1267      1248       716       706       863       850      1632      1529      1130      1106
dram[1]:       1216      1233      1102      1134      1060      1164      1335      1385       747       781       886       928      1608      1689      1169      1217
dram[2]:       1148      1211      1039      1094       990      1099      1234      1322       699       746       823       900      1508      1775      1104      1184
dram[3]:       1199      1266      1099      1267      1073      1177      1346      1380       744       789       904       956      1637      1791      1157      1230
dram[4]:       1157      1162      1040      1066      1008      1065      1270      1275       725       732       855       880      1550      1630      1125      1147
dram[5]:       1221      1267      1104      1178      1099      1211      1344      1425       766       800       918       980      1645      1848      1189      1249
maximum mf latency per bank:
dram[0]:       4371      4676      4494      4517      4892      4151      4514      3993      3575      5290      4381      4334      3894      4409      4971      4103
dram[1]:       4657      5385      3769      4132      4725      3754      4103      3894      3869      4296      3823      3325      5034      4485      3919      4893
dram[2]:       5149      3932      4899      4510      4211      4618      3707      3293      4967      4137      4092      4524      3269      3342      3827      3616
dram[3]:       4466      4176      4527      4210      3162      4001      4034      4845      5212      4501      4357      4584      3657      4405      3519      5065
dram[4]:       5555      4032      4068      4346      4535      3828      3668      5203      4873      4155      4450      4339      4615      3409      3833      5174
dram[5]:       5735      3747      4892      4556      3931      3835      4661      3895      5010      4466      4629      3911      4616      5000      3931      5227
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2310184 n_nop=1273405 n_act=208320 n_pre=208304 n_req=311191 n_req_1=71898 n_req_2=71140 n_req_3=168153 n_rd=551118 n_write=69037 bw_util=0.5106 bw_util_1=0.1115 bw_util_2=0.1104 bw_util_3=0.2887 blp=6.277908 blp_1= 2.017142 blp_2= 2.021427 blp_3= 3.312107
 n_activity=2230081 dram_eff=0.529 dram_eff_1=0.1155 dram_eff_2=0.1144 dram_eff_3=0.2991
bk0: 35956a 1502662i bk1: 35818a 1504394i bk2: 32502a 1622052i bk3: 32254a 1612444i bk4: 35298a 1387971i bk5: 35018a 1378381i bk6: 33608a 1526213i bk7: 33172a 1535727i bk8: 32590a 1511038i bk9: 32344a 1514402i bk10: 34382a 1313646i bk11: 34868a 1273373i bk12: 36708a 1407459i bk13: 36664a 1401788i bk14: 34974a 1418962i bk15: 34962a 1397047i 
bw_dist = 0.112	0.110	0.289	0.455	0.035
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.97229
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2310184 n_nop=1275929 n_act=208308 n_pre=208292 n_req=309872 n_req_1=70057 n_req_2=71774 n_req_3=168041 n_rd=549720 n_write=67935 bw_util=0.5089 bw_util_1=0.1088 bw_util_2=0.1115 bw_util_3=0.2885 blp=6.329486 blp_1= 2.005745 blp_2= 2.049162 blp_3= 3.344508
 n_activity=2224785 dram_eff=0.5284 dram_eff_1=0.113 dram_eff_2=0.1158 dram_eff_3=0.2996
bk0: 35974a 1509460i bk1: 35752a 1484625i bk2: 32696a 1624240i bk3: 32670a 1614806i bk4: 35150a 1397039i bk5: 35154a 1385782i bk6: 33446a 1534957i bk7: 33536a 1507791i bk8: 32374a 1509690i bk9: 32274a 1515254i bk10: 34300a 1300853i bk11: 34548a 1269670i bk12: 36390a 1393691i bk13: 35766a 1391082i bk14: 35120a 1408249i bk15: 34570a 1395119i 
bw_dist = 0.109	0.112	0.289	0.454	0.037
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.23404
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2310184 n_nop=1280021 n_act=206913 n_pre=206897 n_req=309301 n_req_1=71179 n_req_2=69923 n_req_3=168199 n_rd=548632 n_write=67721 bw_util=0.5079 bw_util_1=0.1104 bw_util_2=0.1087 bw_util_3=0.2888 blp=6.239234 blp_1= 2.003547 blp_2= 2.015039 blp_3= 3.327608
 n_activity=2228489 dram_eff=0.5265 dram_eff_1=0.1144 dram_eff_2=0.1127 dram_eff_3=0.2994
bk0: 35892a 1511819i bk1: 35448a 1510953i bk2: 32230a 1638589i bk3: 32254a 1620679i bk4: 34656a 1399103i bk5: 35120a 1371378i bk6: 33542a 1542479i bk7: 33424a 1523426i bk8: 32182a 1518073i bk9: 32396a 1501807i bk10: 34266a 1326848i bk11: 34702a 1278372i bk12: 36860a 1412312i bk13: 36496a 1419184i bk14: 34658a 1425449i bk15: 34506a 1422062i 
bw_dist = 0.110	0.109	0.289	0.457	0.035
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.91859
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2310184 n_nop=1274459 n_act=208769 n_pre=208753 n_req=310261 n_req_1=71486 n_req_2=70638 n_req_3=168137 n_rd=549802 n_write=68401 bw_util=0.5092 bw_util_1=0.1107 bw_util_2=0.1098 bw_util_3=0.2887 blp=6.355899 blp_1= 2.047797 blp_2= 2.029825 blp_3= 3.353124
 n_activity=2227854 dram_eff=0.528 dram_eff_1=0.1148 dram_eff_2=0.1139 dram_eff_3=0.2994
bk0: 35668a 1509106i bk1: 35406a 1494638i bk2: 32706a 1610269i bk3: 32168a 1627778i bk4: 35602a 1364053i bk5: 35464a 1371777i bk6: 33434a 1537416i bk7: 33488a 1504008i bk8: 32320a 1510307i bk9: 32932a 1475170i bk10: 34518a 1275562i bk11: 34344a 1261480i bk12: 36028a 1404355i bk13: 36020a 1423629i bk14: 35040a 1405875i bk15: 34664a 1401041i 
bw_dist = 0.111	0.110	0.289	0.455	0.036
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.34564
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2310184 n_nop=1273949 n_act=208022 n_pre=208007 n_req=311427 n_req_1=72316 n_req_2=70884 n_req_3=168227 n_rd=551810 n_write=68396 bw_util=0.5111 bw_util_1=0.1123 bw_util_2=0.11 bw_util_3=0.2888 blp=6.303451 blp_1= 2.023765 blp_2= 2.029609 blp_3= 3.324955
 n_activity=2227842 dram_eff=0.53 dram_eff_1=0.1164 dram_eff_2=0.1141 dram_eff_3=0.2995
bk0: 35920a 1504404i bk1: 36112a 1492079i bk2: 32272a 1630783i bk3: 31668a 1648452i bk4: 35498a 1374702i bk5: 35414a 1374764i bk6: 33556a 1521917i bk7: 33256a 1511052i bk8: 32278a 1512442i bk9: 32394a 1515330i bk10: 35162a 1275885i bk11: 34746a 1272661i bk12: 36950a 1403979i bk13: 36732a 1422801i bk14: 34772a 1417734i bk15: 35080a 1390039i 
bw_dist = 0.112	0.110	0.289	0.453	0.036
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.0664
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2310184 n_nop=1269542 n_act=209845 n_pre=209829 n_req=311733 n_req_1=72215 n_req_2=71546 n_req_3=167972 n_rd=552388 n_write=68580 bw_util=0.5116 bw_util_1=0.1118 bw_util_2=0.1114 bw_util_3=0.2884 blp=6.405126 blp_1= 2.055262 blp_2= 2.047802 blp_3= 3.361068
 n_activity=2227800 dram_eff=0.5305 dram_eff_1=0.1159 dram_eff_2=0.1155 dram_eff_3=0.2991
bk0: 35566a 1515603i bk1: 35912a 1479122i bk2: 32986a 1611354i bk3: 32340a 1620837i bk4: 35560a 1370979i bk5: 35712a 1353074i bk6: 33618a 1514956i bk7: 33400a 1499101i bk8: 32562a 1504986i bk9: 32828a 1472078i bk10: 34922a 1263814i bk11: 34868a 1229411i bk12: 36256a 1397505i bk13: 36088a 1431740i bk14: 34926a 1411010i bk15: 34844a 1392049i 
bw_dist = 0.112	0.111	0.288	0.453	0.036
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.50728

========= L2 cache stats =========
L2_cache_bank[0]: Access = 265145, Miss = 138017, Miss_rate = 0.521, Pending_hits = 3694, Reservation_fails = 73137
L2_cache_bank[1]: Access = 262903, Miss = 137550, Miss_rate = 0.523, Pending_hits = 3562, Reservation_fails = 74273
L2_cache_bank[2]: Access = 265999, Miss = 137728, Miss_rate = 0.518, Pending_hits = 3766, Reservation_fails = 88546
L2_cache_bank[3]: Access = 266378, Miss = 137139, Miss_rate = 0.515, Pending_hits = 3683, Reservation_fails = 94607
L2_cache_bank[4]: Access = 262598, Miss = 137147, Miss_rate = 0.522, Pending_hits = 3803, Reservation_fails = 63333
L2_cache_bank[5]: Access = 266959, Miss = 137176, Miss_rate = 0.514, Pending_hits = 3727, Reservation_fails = 77852
L2_cache_bank[6]: Access = 265539, Miss = 137658, Miss_rate = 0.518, Pending_hits = 3763, Reservation_fails = 94668
L2_cache_bank[7]: Access = 269541, Miss = 137244, Miss_rate = 0.509, Pending_hits = 3791, Reservation_fails = 101191
L2_cache_bank[8]: Access = 263388, Miss = 138210, Miss_rate = 0.525, Pending_hits = 3713, Reservation_fails = 80383
L2_cache_bank[9]: Access = 265282, Miss = 137704, Miss_rate = 0.519, Pending_hits = 3776, Reservation_fails = 79410
L2_cache_bank[10]: Access = 266121, Miss = 138198, Miss_rate = 0.519, Pending_hits = 3795, Reservation_fails = 99216
L2_cache_bank[11]: Access = 269246, Miss = 137996, Miss_rate = 0.513, Pending_hits = 3846, Reservation_fails = 113745
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 265145, Miss = 138017 (0.521), PendingHit = 3694 (0.0139)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 262903, Miss = 137550 (0.523), PendingHit = 3562 (0.0135)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 265999, Miss = 137728 (0.518), PendingHit = 3766 (0.0142)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 266378, Miss = 137139 (0.515), PendingHit = 3683 (0.0138)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 262598, Miss = 137147 (0.522), PendingHit = 3803 (0.0145)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 266959, Miss = 137176 (0.514), PendingHit = 3727 (0.014)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 265539, Miss = 137658 (0.518), PendingHit = 3763 (0.0142)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 269541, Miss = 137244 (0.509), PendingHit = 3791 (0.0141)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 263388, Miss = 138210 (0.525), PendingHit = 3713 (0.0141)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 265282, Miss = 137704 (0.519), PendingHit = 3776 (0.0142)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 266121, Miss = 138198 (0.519), PendingHit = 3795 (0.0143)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 269246, Miss = 137996 (0.513), PendingHit = 3846 (0.0143)
L2 Cache Total Miss Rate = 0.518
Stream 1: L2 Cache Miss Rate = 0.503
Stream 2: L2 Cache Miss Rate = 0.527
Stream 3: L2 Cache Miss Rate = 0.514
Stream 1: Accesses  = 1346880
Stream 1: Misses  = 678126
Stream 2: Accesses  = 935290
Stream 2: Misses  = 492530
Stream 3: Accesses  = 2253809
Stream 3: Misses  = 1159237
Stream 1+2: Accesses  = 2282170
Stream 1+2: Misses  = 1170656
Stream 1+2+3: Accesses  = 4535979
Stream 1+2+3: Misses  = 2329893
Total Accesses  = 3189099
MPKI-CORES
CORE_L2MPKI_0	37.164
CORE_L2MPKI_1	37.386
CORE_L2MPKI_2	36.487
CORE_L2MPKI_3	38.496
CORE_L2MPKI_4	37.685
CORE_L2MPKI_5	37.058
CORE_L2MPKI_6	36.165
CORE_L2MPKI_7	37.090
CORE_L2MPKI_8	37.733
CORE_L2MPKI_9	37.011
CORE_L2MPKI_10	37.305
CORE_L2MPKI_11	37.363
CORE_L2MPKI_12	36.807
CORE_L2MPKI_13	36.103
CORE_L2MPKI_14	35.819
CORE_L2MPKI_15	37.220
CORE_L2MPKI_16	37.572
CORE_L2MPKI_17	38.637
CORE_L2MPKI_18	39.674
CORE_L2MPKI_19	36.018
CORE_L2MPKI_20	2.894
CORE_L2MPKI_21	2.733
CORE_L2MPKI_22	2.752
CORE_L2MPKI_23	2.727
CORE_L2MPKI_24	2.741
CORE_L2MPKI_25	2.708
CORE_L2MPKI_26	2.816
CORE_L2MPKI_27	2.696
CORE_L2MPKI_28	2.693
CORE_L2MPKI_29	2.735
CORE_L2MPKI_30	2.663
CORE_L2MPKI_31	2.663
CORE_L2MPKI_32	2.664
CORE_L2MPKI_33	2.844
CORE_L2MPKI_34	2.722
CORE_L2MPKI_35	2.679
CORE_L2MPKI_36	2.805
CORE_L2MPKI_37	2.678
CORE_L2MPKI_38	2.638
CORE_L2MPKI_39	2.748
CORE_L2MPKI_40	2.597
CORE_L2MPKI_41	2.691
CORE_L2MPKI_42	2.618
CORE_L2MPKI_43	2.797
CORE_L2MPKI_44	2.600
CORE_L2MPKI_45	2.599
CORE_L2MPKI_46	2.724
CORE_L2MPKI_47	2.676
CORE_L2MPKI_48	2.606
CORE_L2MPKI_49	2.700
CORE_L2MPKI_50	2.625
CORE_L2MPKI_51	2.584
CORE_L2MPKI_52	2.689
CORE_L2MPKI_53	2.650
CORE_L2MPKI_54	2.629
CORE_L2MPKI_55	2.671
CORE_L2MPKI_56	2.575
CORE_L2MPKI_57	2.591
CORE_L2MPKI_58	2.624
CORE_L2MPKI_59	2.781
Avg_MPKI_Stream1= 37.240
Avg_MPKI_Stream2= 2.730
Avg_MPKI_Stream3= 2.651
MISSES-CORES
CORE_MISSES_0	33581
CORE_MISSES_1	35110
CORE_MISSES_2	34043
CORE_MISSES_3	34436
CORE_MISSES_4	34002
CORE_MISSES_5	34605
CORE_MISSES_6	33080
CORE_MISSES_7	33668
CORE_MISSES_8	33495
CORE_MISSES_9	33455
CORE_MISSES_10	33947
CORE_MISSES_11	33894
CORE_MISSES_12	33654
CORE_MISSES_13	33667
CORE_MISSES_14	33351
CORE_MISSES_15	33791
CORE_MISSES_16	34020
CORE_MISSES_17	34339
CORE_MISSES_18	34327
CORE_MISSES_19	33661
CORE_MISSES_20	24677
CORE_MISSES_21	23344
CORE_MISSES_22	26134
CORE_MISSES_23	24529
CORE_MISSES_24	23932
CORE_MISSES_25	25721
CORE_MISSES_26	25464
CORE_MISSES_27	23947
CORE_MISSES_28	24580
CORE_MISSES_29	25464
CORE_MISSES_30	22950
CORE_MISSES_31	25520
CORE_MISSES_32	24873
CORE_MISSES_33	23063
CORE_MISSES_34	25554
CORE_MISSES_35	25279
CORE_MISSES_36	23852
CORE_MISSES_37	24077
CORE_MISSES_38	25344
CORE_MISSES_39	24226
CORE_MISSES_40	24692
CORE_MISSES_41	24078
CORE_MISSES_42	22510
CORE_MISSES_43	24651
CORE_MISSES_44	24533
CORE_MISSES_45	23511
CORE_MISSES_46	24041
CORE_MISSES_47	24195
CORE_MISSES_48	23038
CORE_MISSES_49	25518
CORE_MISSES_50	23815
CORE_MISSES_51	23170
CORE_MISSES_52	23822
CORE_MISSES_53	25781
CORE_MISSES_54	23718
CORE_MISSES_55	24737
CORE_MISSES_56	24249
CORE_MISSES_57	22752
CORE_MISSES_58	24308
CORE_MISSES_59	23992
L2_MISSES = 1651767
L2_total_cache_accesses = 3189099
L2_total_cache_misses = 1651767
L2_total_cache_miss_rate = 0.5179
L2_total_cache_pending_hits = 44919
L2_total_cache_reservation_fails = 1040361
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 453753
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4020
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1306539
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 766516
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 616
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 715
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 8228
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 811468
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 27574
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 144810
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 138560
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 221023
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12516
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 199537
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 120579
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2121
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 193
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 166
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6478
L2_cache_data_port_util = 0.269
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=14201938
icnt_total_pkts_simt_to_mem=3711139
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       5.2112
gpu_ipc_2 =       5.1994
gpu_ipc_3 =     207.4291
gpu_tot_sim_cycle_stream_1 = 1750139
gpu_tot_sim_cycle_stream_2 = 1749612
gpu_tot_sim_cycle_stream_3 = 1745402
gpu_sim_insn_1 = 9120365
gpu_sim_insn_2 = 9096977
gpu_sim_insn_3 = 362047104
gpu_sim_cycle = 1750140
gpu_sim_insn = 380264446
gpu_ipc =     217.2766
gpu_tot_sim_cycle = 1750140
gpu_tot_sim_insn = 380264446
gpu_tot_ipc =     217.2766
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 9881466
gpu_stall_icnt2sh    = 15030807
gpu_total_sim_rate=148193

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7024629
	L1I_total_cache_misses = 18419
	L1I_total_cache_miss_rate = 0.0026
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 34997
L1D_cache:
	L1D_cache_core[0]: Access = 84537, Miss = 66913, Miss_rate = 0.792, Pending_hits = 5303, Reservation_fails = 1528002
	L1D_cache_core[1]: Access = 87517, Miss = 69235, Miss_rate = 0.791, Pending_hits = 5559, Reservation_fails = 1563283
	L1D_cache_core[2]: Access = 84555, Miss = 67045, Miss_rate = 0.793, Pending_hits = 5295, Reservation_fails = 1537844
	L1D_cache_core[3]: Access = 85239, Miss = 67763, Miss_rate = 0.795, Pending_hits = 5270, Reservation_fails = 1562198
	L1D_cache_core[4]: Access = 84325, Miss = 66770, Miss_rate = 0.792, Pending_hits = 5321, Reservation_fails = 1546778
	L1D_cache_core[5]: Access = 86835, Miss = 68655, Miss_rate = 0.791, Pending_hits = 5475, Reservation_fails = 1565963
	L1D_cache_core[6]: Access = 83463, Miss = 66023, Miss_rate = 0.791, Pending_hits = 5342, Reservation_fails = 1524215
	L1D_cache_core[7]: Access = 84493, Miss = 66976, Miss_rate = 0.793, Pending_hits = 5283, Reservation_fails = 1554021
	L1D_cache_core[8]: Access = 83503, Miss = 66333, Miss_rate = 0.794, Pending_hits = 5330, Reservation_fails = 1530701
	L1D_cache_core[9]: Access = 83725, Miss = 66502, Miss_rate = 0.794, Pending_hits = 5283, Reservation_fails = 1546583
	L1D_cache_core[10]: Access = 83734, Miss = 66632, Miss_rate = 0.796, Pending_hits = 5181, Reservation_fails = 1553527
	L1D_cache_core[11]: Access = 84368, Miss = 67040, Miss_rate = 0.795, Pending_hits = 5276, Reservation_fails = 1571759
	L1D_cache_core[12]: Access = 84708, Miss = 66948, Miss_rate = 0.790, Pending_hits = 5371, Reservation_fails = 1558475
	L1D_cache_core[13]: Access = 84743, Miss = 66682, Miss_rate = 0.787, Pending_hits = 5301, Reservation_fails = 1549990
	L1D_cache_core[14]: Access = 83327, Miss = 66256, Miss_rate = 0.795, Pending_hits = 5296, Reservation_fails = 1550007
	L1D_cache_core[15]: Access = 84697, Miss = 66915, Miss_rate = 0.790, Pending_hits = 5163, Reservation_fails = 1552783
	L1D_cache_core[16]: Access = 85129, Miss = 67252, Miss_rate = 0.790, Pending_hits = 5460, Reservation_fails = 1565232
	L1D_cache_core[17]: Access = 85492, Miss = 67411, Miss_rate = 0.789, Pending_hits = 5322, Reservation_fails = 1568925
	L1D_cache_core[18]: Access = 85440, Miss = 68067, Miss_rate = 0.797, Pending_hits = 5337, Reservation_fails = 1579316
	L1D_cache_core[19]: Access = 83942, Miss = 66701, Miss_rate = 0.795, Pending_hits = 5376, Reservation_fails = 1532964
	L1D_cache_core[20]: Access = 20140, Miss = 20140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32836
	L1D_cache_core[21]: Access = 19999, Miss = 19999, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31154
	L1D_cache_core[22]: Access = 22226, Miss = 22226, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14117
	L1D_cache_core[23]: Access = 21088, Miss = 21088, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24370
	L1D_cache_core[24]: Access = 20519, Miss = 20519, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28416
	L1D_cache_core[25]: Access = 22287, Miss = 22287, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20654
	L1D_cache_core[26]: Access = 21167, Miss = 21167, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22734
	L1D_cache_core[27]: Access = 20813, Miss = 20813, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26149
	L1D_cache_core[28]: Access = 21400, Miss = 21400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22954
	L1D_cache_core[29]: Access = 21809, Miss = 21809, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19722
	L1D_cache_core[30]: Access = 20237, Miss = 20237, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32513
	L1D_cache_core[31]: Access = 22484, Miss = 22484, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20711
	L1D_cache_core[32]: Access = 21909, Miss = 21909, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17901
	L1D_cache_core[33]: Access = 19080, Miss = 19080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33374
	L1D_cache_core[34]: Access = 22093, Miss = 22093, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18018
	L1D_cache_core[35]: Access = 22227, Miss = 22227, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20987
	L1D_cache_core[36]: Access = 20004, Miss = 20004, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27132
	L1D_cache_core[37]: Access = 21246, Miss = 21246, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31185
	L1D_cache_core[38]: Access = 22538, Miss = 22538, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16750
	L1D_cache_core[39]: Access = 20713, Miss = 20713, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28407
	L1D_cache_core[40]: Access = 22347, Miss = 22347, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17608
	L1D_cache_core[41]: Access = 21131, Miss = 21131, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24863
	L1D_cache_core[42]: Access = 20355, Miss = 20355, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26632
	L1D_cache_core[43]: Access = 20668, Miss = 20668, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22602
	L1D_cache_core[44]: Access = 22193, Miss = 22193, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15660
	L1D_cache_core[45]: Access = 21221, Miss = 21221, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19451
	L1D_cache_core[46]: Access = 20734, Miss = 20734, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23019
	L1D_cache_core[47]: Access = 21215, Miss = 21215, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19349
	L1D_cache_core[48]: Access = 20789, Miss = 20789, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22716
	L1D_cache_core[49]: Access = 22159, Miss = 22159, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16126
	L1D_cache_core[50]: Access = 21328, Miss = 21328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21264
	L1D_cache_core[51]: Access = 21052, Miss = 21052, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21981
	L1D_cache_core[52]: Access = 20874, Miss = 20874, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23640
	L1D_cache_core[53]: Access = 22790, Miss = 22790, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14270
	L1D_cache_core[54]: Access = 21224, Miss = 21224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21478
	L1D_cache_core[55]: Access = 21880, Miss = 21880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26908
	L1D_cache_core[56]: Access = 22030, Miss = 22030, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15308
	L1D_cache_core[57]: Access = 20708, Miss = 20708, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24628
	L1D_cache_core[58]: Access = 21747, Miss = 21747, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19420
	L1D_cache_core[59]: Access = 20244, Miss = 20244, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22297
	L1D_total_cache_accesses = 2544440
	L1D_total_cache_misses = 2192787
	L1D_total_cache_miss_rate = 0.8618
	L1D_total_cache_pending_hits = 106544
	L1D_total_cache_reservation_fails = 31951870
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 713416
	L1C_total_cache_misses = 8573
	L1C_total_cache_miss_rate = 0.0120
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 68035
L1T_cache:
	L1T_total_cache_accesses = 2590920
	L1T_total_cache_misses = 983852
	L1T_total_cache_miss_rate = 0.3797
	L1T_total_cache_pending_hits = 1607068
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 240182
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 106246
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1764810
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 26801936
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 704843
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 8573
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 68035
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1607068
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 983852
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4927
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 298
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 427977
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 5149934
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7006210
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 18419
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 34997
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2953, 1853, 2167, 1854, 1679, 2220, 2610, 2182, 2558, 1764, 2582, 2626, 2100, 1232, 2180, 2200, 2537, 2084, 2115, 2631, 2169, 1678, 2154, 2063, 2139, 1643, 2167, 2493, 2141, 1670, 2154, 1711, 2515, 1530, 2044, 1651, 2487, 1627, 1098, 1627, 2029, 1601, 1612, 1526, 1597, 1517, 2070, 2256, 
gpgpu_n_tot_thrd_icount = 428887776
gpgpu_n_tot_w_icount = 13402743
gpgpu_n_stall_shd_mem = 44895091
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1764768
gpgpu_n_mem_write_global = 433179
gpgpu_n_mem_texture = 983852
gpgpu_n_mem_const = 5379
gpgpu_n_load_insn  = 27907369
gpgpu_n_store_insn = 1399472
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 12368256
gpgpu_n_const_mem_insn = 13148928
gpgpu_n_param_mem_insn = 5675122
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 68035
gpgpu_stall_shd_mem[c_mem][bk_conf] = 68035
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 33202760
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:66793512	W0_Idle:10346355	W0_Scoreboard:119243650	W1:348949	W2:280879	W3:281910	W4:219453	W5:156368	W6:76051	W7:40169	W8:14181	W9:5609	W10:2115	W11:1702	W12:1523	W13:1257	W14:1833	W15:1492	W16:2734	W17:4579	W18:5561	W19:14854	W20:15294	W21:26753	W22:36833	W23:33381	W24:37158	W25:38989	W26:26956	W27:14880	W28:7598	W29:3134	W30:1129	W31:0	W32:11699637
Warp Occupancy Distribution:
Stall:57063559	W0_Idle:5042183	W0_Scoreboard:5932849	W1:348949	W2:280879	W3:281910	W4:219453	W5:156368	W6:76051	W7:40169	W8:14181	W9:5609	W10:2115	W11:1702	W12:1523	W13:1257	W14:1833	W15:1492	W16:2734	W17:4579	W18:5561	W19:14854	W20:15294	W21:26753	W22:36833	W23:33381	W24:37158	W25:38989	W26:26956	W27:14880	W28:7598	W29:3134	W30:1129	W31:0	W32:263685
Warp Occupancy Distribution:
Stall:5364894	W0_Idle:1991344	W0_Scoreboard:56848028	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5702880
warp_utilization0: 0.063889
warp_utilization1: 0.028098
warp_utilization2: 0.081578
traffic_breakdown_coretomem[CONST_ACC_R] = 43032 {8:5379,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14118144 {8:1764768,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 20152824 {40:398561,72:7776,136:26842,}
traffic_breakdown_coretomem[INST_ACC_R] = 19840 {8:2480,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 7870816 {8:983852,}
traffic_breakdown_memtocore[CONST_ACC_R] = 387288 {72:5379,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 239933648 {136:1764218,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3464408 {8:433051,}
traffic_breakdown_memtocore[INST_ACC_R] = 337280 {136:2480,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 133803872 {136:983852,}
maxmrqlatency = 1210 
maxdqlatency = 0 
maxmflatency = 5735 
averagemflatency = 701 
averagemflatency_1 = 841 
averagemflatency_2= 602 
averagemflatency_3 = 596 
averagemrqlatency_1 = 49 
averagemrqlatency_2 = 48 
averagemrqlatency_3 = 41 
max_icnt2mem_latency = 5286 
max_icnt2sh_latency = 1750139 
mrq_lat_table:756501 	33148 	42320 	89919 	257995 	299388 	279203 	157810 	35210 	2143 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	6017 	21669 	53295 	155242 	767423 	1645683 	531376 	5686 	109 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	270752 	88352 	132665 	277628 	530779 	913177 	862354 	112012 	1642 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	111918 	2375242 	263975 	2308 	6 	0 	0 	2 	1 	25 	120 	1304 	15521 	30054 	50253 	108016 	113642 	114113 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	231 	3267 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        25        28        25        22        24        20        18        18        26        28        24        26        18        16        22        24 
dram[1]:        26        28        25        48        23        21        17        18        26        28        24        26        20        15        22        18 
dram[2]:        20        26        22        24        21        20        18        17        26        26        22        26        20        18        19        19 
dram[3]:        25        25        21        22        22        22        18        14        28        26        26        23        24        24        18        22 
dram[4]:        24        23        22        30        17        21        18        18        28        26        38        26        20        24        17        19 
dram[5]:        27        25        22        22        23        22        20        17        28        26        22        23        16        22        19        19 
maximum service time to same row:
dram[0]:      2909      4812      3849      3889      4147      3975      5514      8964      5487      5603      2883      3828      6928      5756      7744      7188 
dram[1]:      4561      5087      3421      4716      4026      5578      2458      7796      5597      5482      3215      3690      5706      6021      8377      7248 
dram[2]:      4553      4585      3679      3592      3685      3233      8694      6540      5422      5307      2977      2865      6194      6266      7627      8672 
dram[3]:      4932      5203      6284      3747      3996      3508      7834      4294      5315      5477      3454      3156      6169      5663      7221      9548 
dram[4]:      4688      3287      4190      3766      2582      3870      7334      6066      5399      4325      2928      3054      6535      6012      8146      7192 
dram[5]:      4754      3175      4120      3862      3626      3859      9047      7079      5369      4238      3754      3210      4847      6573      7779      7566 
average row accesses per activate:
dram[0]:  1.559707  1.575051  1.482699  1.477983  1.601110  1.621254  1.470542  1.479926  1.601482  1.611451  1.643753  1.668286  1.520896  1.556906  1.581026  1.591876 
dram[1]:  1.558711  1.555738  1.489035  1.484504  1.593669  1.582453  1.491042  1.458088  1.610657  1.569940  1.640270  1.657925  1.533037  1.542441  1.591988  1.569161 
dram[2]:  1.567984  1.557922  1.486209  1.476266  1.616041  1.584768  1.512231  1.480070  1.610346  1.599902  1.671921  1.669919  1.553776  1.516693  1.577035  1.563451 
dram[3]:  1.548052  1.545969  1.471997  1.471081  1.613511  1.592161  1.458343  1.493617  1.602973  1.587695  1.656459  1.654543  1.536550  1.509197  1.582149  1.579475 
dram[4]:  1.576891  1.574148  1.477861  1.470333  1.606799  1.607474  1.480301  1.494716  1.597286  1.606210  1.675917  1.668057  1.535640  1.523241  1.583449  1.593406 
dram[5]:  1.557195  1.539291  1.493092  1.445984  1.626807  1.579219  1.488700  1.455224  1.588655  1.583718  1.680945  1.661627  1.530596  1.506875  1.576797  1.570860 
average row locality = 1953645/1250174 = 1.562698
average row locality_1 = 947364/511671 = 1.851510
average row locality_2 = 518824/374458 = 1.385533
average row locality_3 = 487457/364045 = 1.339002
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     17978     17909     16251     16127     17649     17509     16804     16586     16295     16172     17192     17434     18355     18332     17487     17481 
dram[1]:     17987     17876     16348     16335     17575     17577     16723     16768     16187     16137     17150     17274     18195     17883     17560     17285 
dram[2]:     17946     17724     16115     16127     17328     17560     16771     16712     16091     16198     17133     17351     18430     18248     17329     17253 
dram[3]:     17834     17703     16353     16084     17801     17732     16717     16744     16160     16466     17259     17172     18014     18010     17520     17332 
dram[4]:     17960     18056     16136     15834     17749     17707     16778     16628     16139     16197     17581     17373     18476     18366     17386     17540 
dram[5]:     17783     17956     16493     16170     17780     17856     16809     16700     16281     16414     17461     17434     18128     18044     17463     17422 
total reads: 1651738
bank skew: 18476/15834 = 1.17
chip skew: 276194/274316 = 1.01
number of total write accesses:
dram[0]:      2894      2962      1660      1696      3998      4078      1816      1808      3376      3304      5215      5580      2972      3063      3128      3250 
dram[1]:      2867      2932      1577      1580      3871      3688      1836      1827      3339      3145      5179      5423      3174      3105      3225      3180 
dram[2]:      2927      2758      1559      1569      4070      3893      1899      1780      3428      3332      5249      5415      3110      2649      3204      2989 
dram[3]:      2865      2795      1651      1466      4125      3837      1750      1977      3361      3404      5567      5482      3069      2583      3290      3138 
dram[4]:      2989      2951      1554      1413      4089      3973      1896      1899      3284      3304      5550      5421      3003      2673      3145      3289 
dram[5]:      2800      2886      1663      1364      4164      3833      1965      1825      3323      3468      5652      5646      3083      2558      3223      3084 
total reads: 301909
bank skew: 5652/1364 = 4.14
chip skew: 50800/49831 = 1.02
average mf latency per bank:
dram[0]:       1177      1155      1052      1026      1003      1001      1267      1248       716       706       863       850      1632      1529      1130      1106
dram[1]:       1216      1233      1102      1134      1060      1164      1335      1385       747       781       886       928      1608      1689      1169      1217
dram[2]:       1148      1211      1039      1094       990      1099      1234      1322       699       746       823       900      1508      1775      1104      1184
dram[3]:       1199      1266      1099      1267      1073      1177      1346      1380       744       789       904       956      1637      1791      1157      1230
dram[4]:       1157      1162      1040      1066      1008      1065      1270      1275       725       732       855       880      1550      1630      1125      1147
dram[5]:       1221      1267      1104      1178      1099      1211      1344      1425       766       800       918       980      1645      1848      1189      1249
maximum mf latency per bank:
dram[0]:       4371      4676      4494      4517      4892      4151      4514      3993      3575      5290      4381      4334      3894      4409      4971      4103
dram[1]:       4657      5385      3769      4132      4725      3754      4103      3894      3869      4296      3823      3325      5034      4485      3919      4893
dram[2]:       5149      3932      4899      4510      4211      4618      3707      3293      4967      4137      4092      4524      3269      3342      3827      3616
dram[3]:       4466      4176      4527      4210      3162      4001      4034      4845      5212      4501      4357      4584      3657      4405      3519      5065
dram[4]:       5555      4032      4068      4346      4535      3828      3668      5203      4873      4155      4450      4339      4615      3409      3833      5174
dram[5]:       5735      3747      4892      4556      3931      3835      4661      3895      5010      4466      4629      3911      4616      5000      3931      5227
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2310184 n_nop=1273405 n_act=208320 n_pre=208304 n_req=311191 n_req_1=71898 n_req_2=71140 n_req_3=168153 n_rd=551118 n_write=69037 bw_util=0.5106 bw_util_1=0.1115 bw_util_2=0.1104 bw_util_3=0.2887 blp=6.277908 blp_1= 2.017142 blp_2= 2.021427 blp_3= 3.312107
 n_activity=2230081 dram_eff=0.529 dram_eff_1=0.1155 dram_eff_2=0.1144 dram_eff_3=0.2991
bk0: 35956a 1502662i bk1: 35818a 1504394i bk2: 32502a 1622052i bk3: 32254a 1612444i bk4: 35298a 1387971i bk5: 35018a 1378381i bk6: 33608a 1526213i bk7: 33172a 1535727i bk8: 32590a 1511038i bk9: 32344a 1514402i bk10: 34382a 1313646i bk11: 34868a 1273373i bk12: 36708a 1407459i bk13: 36664a 1401788i bk14: 34974a 1418962i bk15: 34962a 1397047i 
bw_dist = 0.112	0.110	0.289	0.455	0.035
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.97229
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2310184 n_nop=1275929 n_act=208308 n_pre=208292 n_req=309872 n_req_1=70057 n_req_2=71774 n_req_3=168041 n_rd=549720 n_write=67935 bw_util=0.5089 bw_util_1=0.1088 bw_util_2=0.1115 bw_util_3=0.2885 blp=6.329486 blp_1= 2.005745 blp_2= 2.049162 blp_3= 3.344508
 n_activity=2224785 dram_eff=0.5284 dram_eff_1=0.113 dram_eff_2=0.1158 dram_eff_3=0.2996
bk0: 35974a 1509460i bk1: 35752a 1484625i bk2: 32696a 1624240i bk3: 32670a 1614806i bk4: 35150a 1397039i bk5: 35154a 1385782i bk6: 33446a 1534957i bk7: 33536a 1507791i bk8: 32374a 1509690i bk9: 32274a 1515254i bk10: 34300a 1300853i bk11: 34548a 1269670i bk12: 36390a 1393691i bk13: 35766a 1391082i bk14: 35120a 1408249i bk15: 34570a 1395119i 
bw_dist = 0.109	0.112	0.289	0.454	0.037
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.23404
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2310184 n_nop=1280021 n_act=206913 n_pre=206897 n_req=309301 n_req_1=71179 n_req_2=69923 n_req_3=168199 n_rd=548632 n_write=67721 bw_util=0.5079 bw_util_1=0.1104 bw_util_2=0.1087 bw_util_3=0.2888 blp=6.239234 blp_1= 2.003547 blp_2= 2.015039 blp_3= 3.327608
 n_activity=2228489 dram_eff=0.5265 dram_eff_1=0.1144 dram_eff_2=0.1127 dram_eff_3=0.2994
bk0: 35892a 1511819i bk1: 35448a 1510953i bk2: 32230a 1638589i bk3: 32254a 1620679i bk4: 34656a 1399103i bk5: 35120a 1371378i bk6: 33542a 1542479i bk7: 33424a 1523426i bk8: 32182a 1518073i bk9: 32396a 1501807i bk10: 34266a 1326848i bk11: 34702a 1278372i bk12: 36860a 1412312i bk13: 36496a 1419184i bk14: 34658a 1425449i bk15: 34506a 1422062i 
bw_dist = 0.110	0.109	0.289	0.457	0.035
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.91859
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2310184 n_nop=1274459 n_act=208769 n_pre=208753 n_req=310261 n_req_1=71486 n_req_2=70638 n_req_3=168137 n_rd=549802 n_write=68401 bw_util=0.5092 bw_util_1=0.1107 bw_util_2=0.1098 bw_util_3=0.2887 blp=6.355899 blp_1= 2.047797 blp_2= 2.029825 blp_3= 3.353124
 n_activity=2227854 dram_eff=0.528 dram_eff_1=0.1148 dram_eff_2=0.1139 dram_eff_3=0.2994
bk0: 35668a 1509106i bk1: 35406a 1494638i bk2: 32706a 1610269i bk3: 32168a 1627778i bk4: 35602a 1364053i bk5: 35464a 1371777i bk6: 33434a 1537416i bk7: 33488a 1504008i bk8: 32320a 1510307i bk9: 32932a 1475170i bk10: 34518a 1275562i bk11: 34344a 1261480i bk12: 36028a 1404355i bk13: 36020a 1423629i bk14: 35040a 1405875i bk15: 34664a 1401041i 
bw_dist = 0.111	0.110	0.289	0.455	0.036
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.34564
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2310184 n_nop=1273949 n_act=208022 n_pre=208007 n_req=311427 n_req_1=72316 n_req_2=70884 n_req_3=168227 n_rd=551810 n_write=68396 bw_util=0.5111 bw_util_1=0.1123 bw_util_2=0.11 bw_util_3=0.2888 blp=6.303451 blp_1= 2.023765 blp_2= 2.029609 blp_3= 3.324955
 n_activity=2227842 dram_eff=0.53 dram_eff_1=0.1164 dram_eff_2=0.1141 dram_eff_3=0.2995
bk0: 35920a 1504404i bk1: 36112a 1492079i bk2: 32272a 1630783i bk3: 31668a 1648452i bk4: 35498a 1374702i bk5: 35414a 1374764i bk6: 33556a 1521917i bk7: 33256a 1511052i bk8: 32278a 1512442i bk9: 32394a 1515330i bk10: 35162a 1275885i bk11: 34746a 1272661i bk12: 36950a 1403979i bk13: 36732a 1422801i bk14: 34772a 1417734i bk15: 35080a 1390039i 
bw_dist = 0.112	0.110	0.289	0.453	0.036
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.0664
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2310184 n_nop=1269542 n_act=209845 n_pre=209829 n_req=311733 n_req_1=72215 n_req_2=71546 n_req_3=167972 n_rd=552388 n_write=68580 bw_util=0.5116 bw_util_1=0.1118 bw_util_2=0.1114 bw_util_3=0.2884 blp=6.405126 blp_1= 2.055262 blp_2= 2.047802 blp_3= 3.361068
 n_activity=2227800 dram_eff=0.5305 dram_eff_1=0.1159 dram_eff_2=0.1155 dram_eff_3=0.2991
bk0: 35566a 1515603i bk1: 35912a 1479122i bk2: 32986a 1611354i bk3: 32340a 1620837i bk4: 35560a 1370979i bk5: 35712a 1353074i bk6: 33618a 1514956i bk7: 33400a 1499101i bk8: 32562a 1504986i bk9: 32828a 1472078i bk10: 34922a 1263814i bk11: 34868a 1229411i bk12: 36256a 1397505i bk13: 36088a 1431740i bk14: 34926a 1411010i bk15: 34844a 1392049i 
bw_dist = 0.112	0.111	0.288	0.453	0.036
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.50728

========= L2 cache stats =========
L2_cache_bank[0]: Access = 265145, Miss = 138017, Miss_rate = 0.521, Pending_hits = 3694, Reservation_fails = 73137
L2_cache_bank[1]: Access = 262903, Miss = 137550, Miss_rate = 0.523, Pending_hits = 3562, Reservation_fails = 74273
L2_cache_bank[2]: Access = 265999, Miss = 137728, Miss_rate = 0.518, Pending_hits = 3766, Reservation_fails = 88546
L2_cache_bank[3]: Access = 266378, Miss = 137139, Miss_rate = 0.515, Pending_hits = 3683, Reservation_fails = 94607
L2_cache_bank[4]: Access = 262598, Miss = 137147, Miss_rate = 0.522, Pending_hits = 3803, Reservation_fails = 63333
L2_cache_bank[5]: Access = 266959, Miss = 137176, Miss_rate = 0.514, Pending_hits = 3727, Reservation_fails = 77852
L2_cache_bank[6]: Access = 265539, Miss = 137658, Miss_rate = 0.518, Pending_hits = 3763, Reservation_fails = 94668
L2_cache_bank[7]: Access = 269541, Miss = 137244, Miss_rate = 0.509, Pending_hits = 3791, Reservation_fails = 101191
L2_cache_bank[8]: Access = 263388, Miss = 138210, Miss_rate = 0.525, Pending_hits = 3713, Reservation_fails = 80383
L2_cache_bank[9]: Access = 265282, Miss = 137704, Miss_rate = 0.519, Pending_hits = 3776, Reservation_fails = 79410
L2_cache_bank[10]: Access = 266121, Miss = 138198, Miss_rate = 0.519, Pending_hits = 3795, Reservation_fails = 99216
L2_cache_bank[11]: Access = 269246, Miss = 137996, Miss_rate = 0.513, Pending_hits = 3846, Reservation_fails = 113745
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 265145, Miss = 138017 (0.521), PendingHit = 3694 (0.0139)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 262903, Miss = 137550 (0.523), PendingHit = 3562 (0.0135)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 265999, Miss = 137728 (0.518), PendingHit = 3766 (0.0142)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 266378, Miss = 137139 (0.515), PendingHit = 3683 (0.0138)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 262598, Miss = 137147 (0.522), PendingHit = 3803 (0.0145)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 266959, Miss = 137176 (0.514), PendingHit = 3727 (0.014)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 265539, Miss = 137658 (0.518), PendingHit = 3763 (0.0142)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 269541, Miss = 137244 (0.509), PendingHit = 3791 (0.0141)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 263388, Miss = 138210 (0.525), PendingHit = 3713 (0.0141)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 265282, Miss = 137704 (0.519), PendingHit = 3776 (0.0142)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 266121, Miss = 138198 (0.519), PendingHit = 3795 (0.0143)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 269246, Miss = 137996 (0.513), PendingHit = 3846 (0.0143)
L2 Cache Total Miss Rate = 0.518
Stream 1: L2 Cache Miss Rate = 0.503
Stream 2: L2 Cache Miss Rate = 0.527
Stream 3: L2 Cache Miss Rate = 0.514
Stream 1: Accesses  = 1346880
Stream 1: Misses  = 678126
Stream 2: Accesses  = 935290
Stream 2: Misses  = 492530
Stream 3: Accesses  = 2253809
Stream 3: Misses  = 1159237
Stream 1+2: Accesses  = 2282170
Stream 1+2: Misses  = 1170656
Stream 1+2+3: Accesses  = 4535979
Stream 1+2+3: Misses  = 2329893
Total Accesses  = 3189099
MPKI-CORES
CORE_L2MPKI_0	37.164
CORE_L2MPKI_1	37.386
CORE_L2MPKI_2	36.487
CORE_L2MPKI_3	38.496
CORE_L2MPKI_4	37.685
CORE_L2MPKI_5	37.058
CORE_L2MPKI_6	36.165
CORE_L2MPKI_7	37.090
CORE_L2MPKI_8	37.733
CORE_L2MPKI_9	37.011
CORE_L2MPKI_10	37.305
CORE_L2MPKI_11	37.363
CORE_L2MPKI_12	36.807
CORE_L2MPKI_13	36.103
CORE_L2MPKI_14	35.819
CORE_L2MPKI_15	37.220
CORE_L2MPKI_16	37.572
CORE_L2MPKI_17	38.637
CORE_L2MPKI_18	39.674
CORE_L2MPKI_19	36.018
CORE_L2MPKI_20	2.894
CORE_L2MPKI_21	2.733
CORE_L2MPKI_22	2.752
CORE_L2MPKI_23	2.727
CORE_L2MPKI_24	2.741
CORE_L2MPKI_25	2.708
CORE_L2MPKI_26	2.816
CORE_L2MPKI_27	2.696
CORE_L2MPKI_28	2.693
CORE_L2MPKI_29	2.735
CORE_L2MPKI_30	2.663
CORE_L2MPKI_31	2.663
CORE_L2MPKI_32	2.664
CORE_L2MPKI_33	2.844
CORE_L2MPKI_34	2.722
CORE_L2MPKI_35	2.679
CORE_L2MPKI_36	2.805
CORE_L2MPKI_37	2.678
CORE_L2MPKI_38	2.638
CORE_L2MPKI_39	2.748
CORE_L2MPKI_40	2.597
CORE_L2MPKI_41	2.691
CORE_L2MPKI_42	2.618
CORE_L2MPKI_43	2.797
CORE_L2MPKI_44	2.600
CORE_L2MPKI_45	2.599
CORE_L2MPKI_46	2.724
CORE_L2MPKI_47	2.676
CORE_L2MPKI_48	2.606
CORE_L2MPKI_49	2.700
CORE_L2MPKI_50	2.625
CORE_L2MPKI_51	2.584
CORE_L2MPKI_52	2.689
CORE_L2MPKI_53	2.650
CORE_L2MPKI_54	2.629
CORE_L2MPKI_55	2.671
CORE_L2MPKI_56	2.575
CORE_L2MPKI_57	2.591
CORE_L2MPKI_58	2.624
CORE_L2MPKI_59	2.781
Avg_MPKI_Stream1= 37.240
Avg_MPKI_Stream2= 2.730
Avg_MPKI_Stream3= 2.651
MISSES-CORES
CORE_MISSES_0	33581
CORE_MISSES_1	35110
CORE_MISSES_2	34043
CORE_MISSES_3	34436
CORE_MISSES_4	34002
CORE_MISSES_5	34605
CORE_MISSES_6	33080
CORE_MISSES_7	33668
CORE_MISSES_8	33495
CORE_MISSES_9	33455
CORE_MISSES_10	33947
CORE_MISSES_11	33894
CORE_MISSES_12	33654
CORE_MISSES_13	33667
CORE_MISSES_14	33351
CORE_MISSES_15	33791
CORE_MISSES_16	34020
CORE_MISSES_17	34339
CORE_MISSES_18	34327
CORE_MISSES_19	33661
CORE_MISSES_20	24677
CORE_MISSES_21	23344
CORE_MISSES_22	26134
CORE_MISSES_23	24529
CORE_MISSES_24	23932
CORE_MISSES_25	25721
CORE_MISSES_26	25464
CORE_MISSES_27	23947
CORE_MISSES_28	24580
CORE_MISSES_29	25464
CORE_MISSES_30	22950
CORE_MISSES_31	25520
CORE_MISSES_32	24873
CORE_MISSES_33	23063
CORE_MISSES_34	25554
CORE_MISSES_35	25279
CORE_MISSES_36	23852
CORE_MISSES_37	24077
CORE_MISSES_38	25344
CORE_MISSES_39	24226
CORE_MISSES_40	24692
CORE_MISSES_41	24078
CORE_MISSES_42	22510
CORE_MISSES_43	24651
CORE_MISSES_44	24533
CORE_MISSES_45	23511
CORE_MISSES_46	24041
CORE_MISSES_47	24195
CORE_MISSES_48	23038
CORE_MISSES_49	25518
CORE_MISSES_50	23815
CORE_MISSES_51	23170
CORE_MISSES_52	23822
CORE_MISSES_53	25781
CORE_MISSES_54	23718
CORE_MISSES_55	24737
CORE_MISSES_56	24249
CORE_MISSES_57	22752
CORE_MISSES_58	24308
CORE_MISSES_59	23992
L2_MISSES = 1651767
L2_total_cache_accesses = 3189099
L2_total_cache_misses = 1651767
L2_total_cache_miss_rate = 0.5179
L2_total_cache_pending_hits = 44919
L2_total_cache_reservation_fails = 1040361
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 453753
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4020
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1306539
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 766516
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 616
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 715
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 8228
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 811468
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 27574
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 144810
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 138560
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 221023
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12516
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 199537
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 120579
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2121
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 193
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 166
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6478
L2_cache_data_port_util = 0.269
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=14201938
icnt_total_pkts_simt_to_mem=3711139
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       5.0732
gpu_ipc_2 =       5.0686
gpu_ipc_3 =     206.7701
gpu_tot_sim_cycle_stream_1 = 1901617
gpu_tot_sim_cycle_stream_2 = 1900970
gpu_tot_sim_cycle_stream_3 = 1896878
gpu_sim_insn_1 = 9647344
gpu_sim_insn_2 = 9635165
gpu_sim_insn_3 = 392217696
gpu_sim_cycle = 1901618
gpu_sim_insn = 411500205
gpu_ipc =     216.3948
gpu_tot_sim_cycle = 1901618
gpu_tot_sim_insn = 411500205
gpu_tot_ipc =     216.3948
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 10795565
gpu_stall_icnt2sh    = 16410372
gpu_total_sim_rate=148021

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7564893
	L1I_total_cache_misses = 19545
	L1I_total_cache_miss_rate = 0.0026
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 34997
L1D_cache:
	L1D_cache_core[0]: Access = 91500, Miss = 72666, Miss_rate = 0.794, Pending_hits = 5705, Reservation_fails = 1672174
	L1D_cache_core[1]: Access = 94698, Miss = 75237, Miss_rate = 0.794, Pending_hits = 5966, Reservation_fails = 1707243
	L1D_cache_core[2]: Access = 91504, Miss = 72877, Miss_rate = 0.796, Pending_hits = 5693, Reservation_fails = 1682035
	L1D_cache_core[3]: Access = 92460, Miss = 73696, Miss_rate = 0.797, Pending_hits = 5699, Reservation_fails = 1705983
	L1D_cache_core[4]: Access = 91379, Miss = 72614, Miss_rate = 0.795, Pending_hits = 5699, Reservation_fails = 1690805
	L1D_cache_core[5]: Access = 93650, Miss = 74283, Miss_rate = 0.793, Pending_hits = 5890, Reservation_fails = 1710225
	L1D_cache_core[6]: Access = 90735, Miss = 72007, Miss_rate = 0.794, Pending_hits = 5758, Reservation_fails = 1668007
	L1D_cache_core[7]: Access = 91490, Miss = 72757, Miss_rate = 0.795, Pending_hits = 5723, Reservation_fails = 1698165
	L1D_cache_core[8]: Access = 90571, Miss = 72186, Miss_rate = 0.797, Pending_hits = 5734, Reservation_fails = 1674751
	L1D_cache_core[9]: Access = 90915, Miss = 72514, Miss_rate = 0.798, Pending_hits = 5673, Reservation_fails = 1690484
	L1D_cache_core[10]: Access = 91266, Miss = 72840, Miss_rate = 0.798, Pending_hits = 5603, Reservation_fails = 1697045
	L1D_cache_core[11]: Access = 91634, Miss = 73071, Miss_rate = 0.797, Pending_hits = 5721, Reservation_fails = 1715564
	L1D_cache_core[12]: Access = 91863, Miss = 72868, Miss_rate = 0.793, Pending_hits = 5814, Reservation_fails = 1702110
	L1D_cache_core[13]: Access = 91738, Miss = 72425, Miss_rate = 0.789, Pending_hits = 5720, Reservation_fails = 1694109
	L1D_cache_core[14]: Access = 90334, Miss = 72045, Miss_rate = 0.798, Pending_hits = 5694, Reservation_fails = 1694126
	L1D_cache_core[15]: Access = 91902, Miss = 72922, Miss_rate = 0.793, Pending_hits = 5576, Reservation_fails = 1696567
	L1D_cache_core[16]: Access = 92228, Miss = 73109, Miss_rate = 0.793, Pending_hits = 5820, Reservation_fails = 1709278
	L1D_cache_core[17]: Access = 92278, Miss = 73084, Miss_rate = 0.792, Pending_hits = 5722, Reservation_fails = 1713269
	L1D_cache_core[18]: Access = 92724, Miss = 74054, Miss_rate = 0.799, Pending_hits = 5755, Reservation_fails = 1723135
	L1D_cache_core[19]: Access = 90985, Miss = 72557, Miss_rate = 0.797, Pending_hits = 5793, Reservation_fails = 1677045
	L1D_cache_core[20]: Access = 22335, Miss = 22335, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32836
	L1D_cache_core[21]: Access = 21685, Miss = 21685, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32966
	L1D_cache_core[22]: Access = 23602, Miss = 23602, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17389
	L1D_cache_core[23]: Access = 23137, Miss = 23137, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25821
	L1D_cache_core[24]: Access = 22067, Miss = 22067, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32077
	L1D_cache_core[25]: Access = 24211, Miss = 24211, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21310
	L1D_cache_core[26]: Access = 23057, Miss = 23057, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24345
	L1D_cache_core[27]: Access = 22406, Miss = 22406, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28199
	L1D_cache_core[28]: Access = 23384, Miss = 23384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23761
	L1D_cache_core[29]: Access = 23517, Miss = 23517, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22582
	L1D_cache_core[30]: Access = 21927, Miss = 21927, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35440
	L1D_cache_core[31]: Access = 24181, Miss = 24181, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23345
	L1D_cache_core[32]: Access = 23883, Miss = 23883, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18250
	L1D_cache_core[33]: Access = 20388, Miss = 20388, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37569
	L1D_cache_core[34]: Access = 23884, Miss = 23884, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20233
	L1D_cache_core[35]: Access = 24226, Miss = 24226, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21258
	L1D_cache_core[36]: Access = 21690, Miss = 21690, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29803
	L1D_cache_core[37]: Access = 23337, Miss = 23337, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31428
	L1D_cache_core[38]: Access = 24584, Miss = 24584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19824
	L1D_cache_core[39]: Access = 22468, Miss = 22468, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31767
	L1D_cache_core[40]: Access = 24014, Miss = 24014, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20835
	L1D_cache_core[41]: Access = 22930, Miss = 22930, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26361
	L1D_cache_core[42]: Access = 22414, Miss = 22414, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27455
	L1D_cache_core[43]: Access = 22111, Miss = 22111, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26333
	L1D_cache_core[44]: Access = 23714, Miss = 23714, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18482
	L1D_cache_core[45]: Access = 23328, Miss = 23328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19895
	L1D_cache_core[46]: Access = 22182, Miss = 22182, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25464
	L1D_cache_core[47]: Access = 23189, Miss = 23189, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20226
	L1D_cache_core[48]: Access = 22477, Miss = 22477, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26460
	L1D_cache_core[49]: Access = 23517, Miss = 23517, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21018
	L1D_cache_core[50]: Access = 23386, Miss = 23386, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21264
	L1D_cache_core[51]: Access = 23123, Miss = 23123, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22095
	L1D_cache_core[52]: Access = 22243, Miss = 22243, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26535
	L1D_cache_core[53]: Access = 24339, Miss = 24339, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18868
	L1D_cache_core[54]: Access = 23280, Miss = 23280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21969
	L1D_cache_core[55]: Access = 23251, Miss = 23251, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31054
	L1D_cache_core[56]: Access = 24122, Miss = 24122, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15308
	L1D_cache_core[57]: Access = 22115, Miss = 22115, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28074
	L1D_cache_core[58]: Access = 23562, Miss = 23562, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21694
	L1D_cache_core[59]: Access = 22291, Miss = 22291, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23292
	L1D_total_cache_accesses = 2757411
	L1D_total_cache_misses = 2381369
	L1D_total_cache_miss_rate = 0.8636
	L1D_total_cache_pending_hits = 114758
	L1D_total_cache_reservation_fails = 34915005
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 764626
	L1C_total_cache_misses = 8713
	L1C_total_cache_miss_rate = 0.0114
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 68035
L1T_cache:
	L1T_total_cache_accesses = 2806830
	L1T_total_cache_misses = 1065933
	L1T_total_cache_miss_rate = 0.3798
	L1T_total_cache_pending_hits = 1740897
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 256214
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 114448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1929452
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 29521219
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 755913
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 8713
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 68035
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1740897
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1065933
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5070
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 310
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 451917
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 5393786
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7545348
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 19545
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 34997
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2953, 2081, 2167, 2156, 1679, 2515, 2610, 2428, 2558, 2004, 2582, 2807, 2100, 1376, 2180, 2301, 2537, 2181, 2115, 2699, 2169, 1719, 2154, 2105, 2139, 1664, 2167, 2504, 2141, 1670, 2154, 1711, 2746, 1534, 2262, 1655, 2702, 1631, 1289, 1631, 2216, 1605, 1799, 1577, 1732, 1657, 2189, 2441, 
gpgpu_n_tot_thrd_icount = 461976928
gpgpu_n_tot_w_icount = 14436779
gpgpu_n_stall_shd_mem = 49030447
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1929437
gpgpu_n_mem_write_global = 457277
gpgpu_n_mem_texture = 1065933
gpgpu_n_mem_const = 5473
gpgpu_n_load_insn  = 30217941
gpgpu_n_store_insn = 1490261
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 13398944
gpgpu_n_const_mem_insn = 14244672
gpgpu_n_param_mem_insn = 6054521
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 68035
gpgpu_stall_shd_mem[c_mem][bk_conf] = 68035
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 36289843
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:72073967	W0_Idle:11992459	W0_Scoreboard:129460421	W1:353986	W2:288470	W3:290438	W4:228307	W5:161983	W6:79677	W7:41809	W8:14934	W9:6004	W10:2292	W11:1836	W12:1688	W13:1420	W14:2046	W15:1586	W16:2935	W17:4860	W18:6107	W19:15667	W20:17022	W21:30222	W22:39755	W23:38490	W24:42619	W25:43801	W26:31309	W27:17994	W28:8438	W29:3394	W30:1395	W31:0	W32:12656507
Warp Occupancy Distribution:
Stall:61444135	W0_Idle:6256007	W0_Scoreboard:6316535	W1:353986	W2:288470	W3:290438	W4:228307	W5:161983	W6:79677	W7:41809	W8:14934	W9:6004	W10:2292	W11:1836	W12:1688	W13:1420	W14:2046	W15:1586	W16:2935	W17:4860	W18:6107	W19:15667	W20:17022	W21:30222	W22:39755	W23:38490	W24:42619	W25:43801	W26:31309	W27:17994	W28:8438	W29:3394	W30:1395	W31:0	W32:267559
Warp Occupancy Distribution:
Stall:5800352	W0_Idle:2126131	W0_Scoreboard:61853222	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6186561
warp_utilization0: 0.063330
warp_utilization1: 0.026925
warp_utilization2: 0.081438
traffic_breakdown_coretomem[CONST_ACC_R] = 43784 {8:5473,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 15435496 {8:1929437,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 21352328 {40:419771,72:8427,136:29079,}
traffic_breakdown_coretomem[INST_ACC_R] = 21280 {8:2660,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 8527464 {8:1065933,}
traffic_breakdown_memtocore[CONST_ACC_R] = 394056 {72:5473,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 262322784 {136:1928844,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3657088 {8:457136,}
traffic_breakdown_memtocore[INST_ACC_R] = 361760 {136:2660,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 144966888 {136:1065933,}
maxmrqlatency = 1210 
maxdqlatency = 0 
maxmflatency = 5735 
averagemflatency = 704 
averagemflatency_1 = 843 
averagemflatency_2= 604 
averagemflatency_3 = 599 
averagemrqlatency_1 = 49 
averagemrqlatency_2 = 48 
averagemrqlatency_3 = 40 
max_icnt2mem_latency = 5286 
max_icnt2sh_latency = 1901617 
mrq_lat_table:821690 	35983 	45886 	97595 	281369 	325209 	301636 	170316 	37659 	2352 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	6274 	22801 	57303 	166727 	825329 	1789326 	583302 	6205 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	289496 	94961 	143369 	300108 	575529 	990912 	940932 	123383 	1822 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	118469 	2592251 	287093 	2430 	7 	0 	0 	2 	1 	25 	120 	1304 	15521 	30054 	50253 	108016 	113642 	138198 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	237 	3564 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        25        28        25        22        24        20        18        18        26        28        24        26        18        24        22        24 
dram[1]:        26        28        25        48        23        21        17        18        26        28        24        26        20        17        22        18 
dram[2]:        20        26        22        24        21        20        18        17        26        26        22        26        21        18        19        19 
dram[3]:        25        25        21        22        22        22        18        14        28        26        26        23        24        24        18        22 
dram[4]:        24        23        22        30        17        21        18        18        28        26        38        26        20        24        17        19 
dram[5]:        27        25        22        22        23        22        20        17        28        26        22        23        25        22        19        19 
maximum service time to same row:
dram[0]:      2909      4812      3849      3889      4147      3975      5514      8964      5487      5603      2883      3828      6928      5756      7744      7188 
dram[1]:      4561      5087      3421      4716      4026      5578      2458      7796      5597      5482      3215      3690      5706      6021      8377      7248 
dram[2]:      4553      4585      3679      3592      3685      3233      8694      6540      5422      5307      2977      2865      6194      6266      7627      8672 
dram[3]:      4932      5203      6284      3747      3996      3508      7834      4294      5315      5477      3454      3156      6169      5663      7221      9548 
dram[4]:      4688      3287      4190      3766      2582      3870      7334      6066      5399      4325      2928      3054      6535      6012      8146      7192 
dram[5]:      4754      3175      4120      3862      3626      3859      9047      7079      5369      4238      3754      3210      4847      6573      7779      7566 
average row accesses per activate:
dram[0]:  1.558854  1.571488  1.485669  1.478679  1.611816  1.629329  1.477734  1.484883  1.600675  1.609667  1.636473  1.669614  1.527486  1.561563  1.582632  1.592527 
dram[1]:  1.554031  1.552633  1.488637  1.482662  1.602426  1.589988  1.494342  1.461764  1.605948  1.563945  1.634746  1.655553  1.537353  1.544127  1.591574  1.567573 
dram[2]:  1.562384  1.554341  1.483153  1.477870  1.623612  1.591533  1.515190  1.484319  1.606946  1.593103  1.668948  1.663406  1.555429  1.518426  1.574321  1.563757 
dram[3]:  1.541839  1.542104  1.469936  1.469760  1.617902  1.599455  1.460174  1.499888  1.594322  1.583112  1.654888  1.649463  1.540641  1.514288  1.577840  1.577088 
dram[4]:  1.572535  1.566258  1.480443  1.466826  1.616775  1.613320  1.482761  1.497478  1.596645  1.599940  1.674624  1.662759  1.538640  1.524138  1.579343  1.594354 
dram[5]:  1.552114  1.536617  1.493342  1.439289  1.637408  1.584350  1.492506  1.459216  1.592038  1.577817  1.678562  1.655851  1.534445  1.511194  1.577685  1.567125 
average row locality = 2119705/1356109 = 1.563079
average row locality_1 = 1029076/555523 = 1.852445
average row locality_2 = 563267/407221 = 1.383197
average row locality_3 = 527362/393365 = 1.340643
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     19579     19554     17874     17740     19132     18995     18043     17801     17735     17607     18840     19107     19890     19835     19088     19037 
dram[1]:     19526     19403     17803     17828     19150     19165     17962     17980     17627     17524     18985     19144     19734     19393     19002     18723 
dram[2]:     19608     19301     17689     17762     18796     18962     17998     17947     17570     17602     18780     19045     19916     19733     18885     18798 
dram[3]:     19372     19239     17858     17569     19378     19301     17957     17947     17592     17871     19104     19004     19516     19520     19012     18745 
dram[4]:     19592     19726     17746     17478     19233     19163     17991     17842     17592     17647     19244     19020     19973     19902     18964     19110 
dram[5]:     19290     19506     17968     17680     19396     19436     18005     17941     17722     17851     19342     19322     19615     19584     18890     18866 
total reads: 1796820
bank skew: 19973/17478 = 1.14
chip skew: 300414/298392 = 1.01
number of total write accesses:
dram[0]:      3054      3133      1771      1783      4358      4482      1967      1942      3602      3507      5568      6009      3201      3298      3293      3424 
dram[1]:      3009      3091      1652      1669      4231      4053      1977      1976      3541      3315      5546      5782      3417      3335      3401      3350 
dram[2]:      3095      2881      1635      1638      4446      4233      2051      1931      3669      3556      5605      5778      3333      2846      3357      3129 
dram[3]:      2997      2938      1748      1532      4499      4195      1878      2144      3579      3634      5951      5860      3324      2790      3488      3309 
dram[4]:      3150      3121      1633      1491      4477      4335      2050      2052      3538      3525      5939      5800      3222      2861      3300      3482 
dram[5]:      2958      3050      1771      1428      4556      4193      2111      1970      3554      3673      6058      6093      3305      2760      3410      3243 
total reads: 322895
bank skew: 6093/1428 = 4.27
chip skew: 54392/53183 = 1.02
average mf latency per bank:
dram[0]:       1160      1149      1029      1014       996       998      1280      1272       727       729       864       862      1663      1578      1136      1121
dram[1]:       1198      1224      1082      1119      1046      1154      1343      1406       755       798       886       939      1636      1729      1168      1226
dram[2]:       1136      1195      1024      1072       984      1088      1253      1334       710       755       829       903      1547      1814      1112      1194
dram[3]:       1201      1250      1090      1238      1065      1161      1370      1393       760       798       915       958      1692      1821      1176      1236
dram[4]:       1142      1155      1017      1052       994      1063      1282      1298       729       750       856       892      1578      1680      1126      1162
dram[5]:       1207      1260      1081      1162      1078      1201      1352      1448       767       817       915       986      1665      1884      1187      1263
maximum mf latency per bank:
dram[0]:       4371      5330      4494      4517      4892      4151      4514      3993      4227      5290      4381      4334      3894      4409      4971      4103
dram[1]:       4657      5385      3769      4132      4725      3754      4103      3894      3869      4296      3823      3325      5034      4485      3919      4893
dram[2]:       5149      3932      4899      4510      4211      4618      3707      3629      4967      4137      4092      4524      3269      3381      3827      3616
dram[3]:       4466      4176      4527      4210      3162      4089      4034      4845      5212      4501      4357      4584      3657      4876      3714      5065
dram[4]:       5555      4032      4068      4346      4535      3828      3668      5203      4873      4155      4450      4339      4615      3409      3833      5174
dram[5]:       5735      4363      4892      4902      3931      3835      4661      3895      5010      4611      4629      3911      4616      5000      3931      5227
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2510135 n_nop=1385039 n_act=225782 n_pre=225766 n_req=338124 n_req_1=78160 n_req_2=77691 n_req_3=182273 n_rd=599708 n_write=73840 bw_util=0.511 bw_util_1=0.1118 bw_util_2=0.1112 bw_util_3=0.288 blp=6.250454 blp_1= 2.012836 blp_2= 2.021999 blp_3= 3.300215
 n_activity=2423028 dram_eff=0.5293 dram_eff_1=0.1158 dram_eff_2=0.1152 dram_eff_3=0.2984
bk0: 39158a 1639402i bk1: 39106a 1635718i bk2: 35748a 1758880i bk3: 35480a 1751490i bk4: 38262a 1507931i bk5: 37990a 1497456i bk6: 36086a 1666663i bk7: 35602a 1679678i bk8: 35470a 1645774i bk9: 35214a 1648811i bk10: 37680a 1431231i bk11: 38214a 1381986i bk12: 39780a 1536139i bk13: 39670a 1530931i bk14: 38174a 1551249i bk15: 38074a 1528654i 
bw_dist = 0.112	0.111	0.288	0.454	0.035
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.96211
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2510135 n_nop=1388003 n_act=225898 n_pre=225882 n_req=336478 n_req_1=76298 n_req_2=78048 n_req_3=182132 n_rd=597888 n_write=72464 bw_util=0.5089 bw_util_1=0.1093 bw_util_2=0.1118 bw_util_3=0.2878 blp=6.288730 blp_1= 1.999834 blp_2= 2.047081 blp_3= 3.330028
 n_activity=2417878 dram_eff=0.5283 dram_eff_1=0.1135 dram_eff_2=0.1161 dram_eff_3=0.2988
bk0: 39052a 1648154i bk1: 38804a 1621866i bk2: 35606a 1770569i bk3: 35656a 1754959i bk4: 38300a 1519299i bk5: 38326a 1503407i bk6: 35924a 1679284i bk7: 35960a 1647885i bk8: 35254a 1648241i bk9: 35044a 1653351i bk10: 37970a 1412731i bk11: 38288a 1376779i bk12: 39468a 1520619i bk13: 38786a 1519957i bk14: 38004a 1544114i bk15: 37446a 1527918i 
bw_dist = 0.109	0.112	0.288	0.454	0.037
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.17629
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2510135 n_nop=1392239 n_act=224470 n_pre=224455 n_req=335850 n_req_1=77436 n_req_2=76158 n_req_3=182256 n_rd=596778 n_write=72193 bw_util=0.508 bw_util_1=0.1107 bw_util_2=0.1092 bw_util_3=0.288 blp=6.205198 blp_1= 2.000091 blp_2= 2.009671 blp_3= 3.317422
 n_activity=2421054 dram_eff=0.5266 dram_eff_1=0.1148 dram_eff_2=0.1133 dram_eff_3=0.2986
bk0: 39216a 1645096i bk1: 38602a 1650106i bk2: 35378a 1779318i bk3: 35522a 1759345i bk4: 37592a 1521431i bk5: 37924a 1494742i bk6: 35996a 1684016i bk7: 35894a 1665048i bk8: 35140a 1653176i bk9: 35202a 1636750i bk10: 37560a 1446014i bk11: 38090a 1391134i bk12: 39832a 1543059i bk13: 39466a 1551240i bk14: 37770a 1558989i bk15: 37594a 1556058i 
bw_dist = 0.111	0.109	0.288	0.457	0.035
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.86342
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2510135 n_nop=1386045 n_act=226530 n_pre=226514 n_req=336944 n_req_1=77881 n_req_2=76863 n_req_3=182200 n_rd=597970 n_write=73076 bw_util=0.5093 bw_util_1=0.1112 bw_util_2=0.1102 bw_util_3=0.2879 blp=6.328772 blp_1= 2.044134 blp_2= 2.029211 blp_3= 3.342902
 n_activity=2420005 dram_eff=0.5283 dram_eff_1=0.1154 dram_eff_2=0.1143 dram_eff_3=0.2987
bk0: 38744a 1648232i bk1: 38478a 1632709i bk2: 35716a 1749851i bk3: 35138a 1770696i bk4: 38756a 1481153i bk5: 38602a 1490690i bk6: 35914a 1677204i bk7: 35894a 1645193i bk8: 35184a 1643158i bk9: 35742a 1609811i bk10: 38208a 1385101i bk11: 38008a 1369018i bk12: 39032a 1530153i bk13: 39040a 1552507i bk14: 38024a 1533645i bk15: 37490a 1535224i 
bw_dist = 0.111	0.110	0.288	0.455	0.036
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.30065
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2510135 n_nop=1384974 n_act=225809 n_pre=225795 n_req=338367 n_req_1=78668 n_req_2=77374 n_req_3=182325 n_rd=600442 n_write=73115 bw_util=0.5114 bw_util_1=0.1126 bw_util_2=0.1108 bw_util_3=0.2881 blp=6.280396 blp_1= 2.022936 blp_2= 2.029282 blp_3= 3.313039
 n_activity=2419672 dram_eff=0.5306 dram_eff_1=0.1168 dram_eff_2=0.1149 dram_eff_3=0.2989
bk0: 39182a 1639959i bk1: 39452a 1622268i bk2: 35492a 1771765i bk3: 34956a 1783948i bk4: 38466a 1498194i bk5: 38326a 1493854i bk6: 35982a 1664924i bk7: 35684a 1650210i bk8: 35184a 1644673i bk9: 35294a 1645613i bk10: 38488a 1390548i bk11: 38040a 1384709i bk12: 39944a 1535038i bk13: 39804a 1554117i bk14: 37928a 1549349i bk15: 38220a 1516776i 
bw_dist = 0.113	0.111	0.288	0.453	0.036
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.01878
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2510135 n_nop=1380702 n_act=227619 n_pre=227605 n_req=338582 n_req_1=78683 n_req_2=77892 n_req_3=182007 n_rd=600816 n_write=73393 bw_util=0.5117 bw_util_1=0.1123 bw_util_2=0.1118 bw_util_3=0.2876 blp=6.367326 blp_1= 2.049189 blp_2= 2.043250 blp_3= 3.347256
 n_activity=2420646 dram_eff=0.5307 dram_eff_1=0.1165 dram_eff_2=0.1159 dram_eff_3=0.2983
bk0: 38580a 1654276i bk1: 39012a 1613133i bk2: 35936a 1755349i bk3: 35360a 1761083i bk4: 38792a 1488313i bk5: 38872a 1468762i bk6: 36010a 1661253i bk7: 35882a 1637563i bk8: 35442a 1642451i bk9: 35700a 1605556i bk10: 38684a 1371335i bk11: 38640a 1329337i bk12: 39230a 1530246i bk13: 39166a 1560138i bk14: 37778a 1547107i bk15: 37732a 1525522i 
bw_dist = 0.112	0.112	0.288	0.453	0.036
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.44527

========= L2 cache stats =========
L2_cache_bank[0]: Access = 287639, Miss = 150196, Miss_rate = 0.522, Pending_hits = 3967, Reservation_fails = 78683
L2_cache_bank[1]: Access = 285436, Miss = 149678, Miss_rate = 0.524, Pending_hits = 3816, Reservation_fails = 83433
L2_cache_bank[2]: Access = 288534, Miss = 149802, Miss_rate = 0.519, Pending_hits = 4021, Reservation_fails = 96356
L2_cache_bank[3]: Access = 289146, Miss = 149166, Miss_rate = 0.516, Pending_hits = 3947, Reservation_fails = 104040
L2_cache_bank[4]: Access = 284960, Miss = 149253, Miss_rate = 0.524, Pending_hits = 4073, Reservation_fails = 68658
L2_cache_bank[5]: Access = 289455, Miss = 149151, Miss_rate = 0.515, Pending_hits = 4016, Reservation_fails = 83592
L2_cache_bank[6]: Access = 288415, Miss = 149802, Miss_rate = 0.519, Pending_hits = 4039, Reservation_fails = 102891
L2_cache_bank[7]: Access = 292189, Miss = 149201, Miss_rate = 0.511, Pending_hits = 4094, Reservation_fails = 108693
L2_cache_bank[8]: Access = 285508, Miss = 150340, Miss_rate = 0.527, Pending_hits = 3946, Reservation_fails = 85567
L2_cache_bank[9]: Access = 288097, Miss = 149893, Miss_rate = 0.520, Pending_hits = 4043, Reservation_fails = 88151
L2_cache_bank[10]: Access = 288486, Miss = 150239, Miss_rate = 0.521, Pending_hits = 4037, Reservation_fails = 103686
L2_cache_bank[11]: Access = 292409, Miss = 150188, Miss_rate = 0.514, Pending_hits = 4148, Reservation_fails = 121318
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 287639, Miss = 150196 (0.522), PendingHit = 3967 (0.0138)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 285436, Miss = 149678 (0.524), PendingHit = 3816 (0.0134)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 288534, Miss = 149802 (0.519), PendingHit = 4021 (0.0139)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 289146, Miss = 149166 (0.516), PendingHit = 3947 (0.0137)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 284960, Miss = 149253 (0.524), PendingHit = 4073 (0.0143)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 289455, Miss = 149151 (0.515), PendingHit = 4016 (0.0139)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 288415, Miss = 149802 (0.519), PendingHit = 4039 (0.014)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 292189, Miss = 149201 (0.511), PendingHit = 4094 (0.014)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 285508, Miss = 150340 (0.527), PendingHit = 3946 (0.0138)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 288097, Miss = 149893 (0.52), PendingHit = 4043 (0.014)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 288486, Miss = 150239 (0.521), PendingHit = 4037 (0.014)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 292409, Miss = 150188 (0.514), PendingHit = 4148 (0.0142)
L2 Cache Total Miss Rate = 0.519
Stream 1: L2 Cache Miss Rate = 0.506
Stream 2: L2 Cache Miss Rate = 0.528
Stream 3: L2 Cache Miss Rate = 0.516
Stream 1: Accesses  = 1464811
Stream 1: Misses  = 741725
Stream 2: Accesses  = 1012904
Stream 2: Misses  = 534952
Stream 3: Accesses  = 2447370
Stream 3: Misses  = 1261957
Stream 1+2: Accesses  = 2477715
Stream 1+2: Misses  = 1276677
Stream 1+2+3: Accesses  = 4925085
Stream 1+2+3: Misses  = 2538634
Total Accesses  = 3460274
MPKI-CORES
CORE_L2MPKI_0	38.405
CORE_L2MPKI_1	38.738
CORE_L2MPKI_2	37.858
CORE_L2MPKI_3	39.620
CORE_L2MPKI_4	38.839
CORE_L2MPKI_5	38.182
CORE_L2MPKI_6	37.427
CORE_L2MPKI_7	38.420
CORE_L2MPKI_8	39.050
CORE_L2MPKI_9	38.293
CORE_L2MPKI_10	38.553
CORE_L2MPKI_11	38.566
CORE_L2MPKI_12	37.970
CORE_L2MPKI_13	37.345
CORE_L2MPKI_14	37.078
CORE_L2MPKI_15	38.473
CORE_L2MPKI_16	38.803
CORE_L2MPKI_17	39.831
CORE_L2MPKI_18	40.746
CORE_L2MPKI_19	37.397
CORE_L2MPKI_20	2.873
CORE_L2MPKI_21	2.723
CORE_L2MPKI_22	2.784
CORE_L2MPKI_23	2.722
CORE_L2MPKI_24	2.740
CORE_L2MPKI_25	2.730
CORE_L2MPKI_26	2.807
CORE_L2MPKI_27	2.695
CORE_L2MPKI_28	2.681
CORE_L2MPKI_29	2.780
CORE_L2MPKI_30	2.663
CORE_L2MPKI_31	2.681
CORE_L2MPKI_32	2.657
CORE_L2MPKI_33	2.890
CORE_L2MPKI_34	2.718
CORE_L2MPKI_35	2.681
CORE_L2MPKI_36	2.788
CORE_L2MPKI_37	2.665
CORE_L2MPKI_38	2.651
CORE_L2MPKI_39	2.733
CORE_L2MPKI_40	2.587
CORE_L2MPKI_41	2.682
CORE_L2MPKI_42	2.611
CORE_L2MPKI_43	2.788
CORE_L2MPKI_44	2.630
CORE_L2MPKI_45	2.602
CORE_L2MPKI_46	2.723
CORE_L2MPKI_47	2.669
CORE_L2MPKI_48	2.603
CORE_L2MPKI_49	2.702
CORE_L2MPKI_50	2.616
CORE_L2MPKI_51	2.576
CORE_L2MPKI_52	2.692
CORE_L2MPKI_53	2.644
CORE_L2MPKI_54	2.625
CORE_L2MPKI_55	2.672
CORE_L2MPKI_56	2.569
CORE_L2MPKI_57	2.642
CORE_L2MPKI_58	2.618
CORE_L2MPKI_59	2.755
Avg_MPKI_Stream1= 38.480
Avg_MPKI_Stream2= 2.733
Avg_MPKI_Stream3= 2.650
MISSES-CORES
CORE_MISSES_0	36634
CORE_MISSES_1	38357
CORE_MISSES_2	37225
CORE_MISSES_3	37644
CORE_MISSES_4	37185
CORE_MISSES_5	37631
CORE_MISSES_6	36324
CORE_MISSES_7	36829
CORE_MISSES_8	36674
CORE_MISSES_9	36708
CORE_MISSES_10	37258
CORE_MISSES_11	37149
CORE_MISSES_12	36799
CORE_MISSES_13	36797
CORE_MISSES_14	36425
CORE_MISSES_15	37051
CORE_MISSES_16	37206
CORE_MISSES_17	37426
CORE_MISSES_18	37499
CORE_MISSES_19	36904
CORE_MISSES_20	27203
CORE_MISSES_21	25226
CORE_MISSES_22	28047
CORE_MISSES_23	26835
CORE_MISSES_24	25740
CORE_MISSES_25	28171
CORE_MISSES_26	27655
CORE_MISSES_27	25758
CORE_MISSES_28	26747
CORE_MISSES_29	27915
CORE_MISSES_30	24868
CORE_MISSES_31	27608
CORE_MISSES_32	27053
CORE_MISSES_33	25040
CORE_MISSES_34	27579
CORE_MISSES_35	27580
CORE_MISSES_36	25722
CORE_MISSES_37	26323
CORE_MISSES_38	27743
CORE_MISSES_39	26139
CORE_MISSES_40	26450
CORE_MISSES_41	26045
CORE_MISSES_42	24727
CORE_MISSES_43	26293
CORE_MISSES_44	26492
CORE_MISSES_45	25859
CORE_MISSES_46	25714
CORE_MISSES_47	26384
CORE_MISSES_48	24893
CORE_MISSES_49	27080
CORE_MISSES_50	26039
CORE_MISSES_51	25375
CORE_MISSES_52	25434
CORE_MISSES_53	27476
CORE_MISSES_54	25957
CORE_MISSES_55	26301
CORE_MISSES_56	26484
CORE_MISSES_57	24797
CORE_MISSES_58	26277
CORE_MISSES_59	26155
L2_MISSES = 1796909
L2_total_cache_accesses = 3460274
L2_total_cache_misses = 1796909
L2_total_cache_miss_rate = 0.5193
L2_total_cache_pending_hits = 48147
L2_total_cache_reservation_fails = 1125068
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 500337
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4354
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1424332
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 830315
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4086
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 633
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 754
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 8669
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 878882
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 29769
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 157282
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 149969
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 229641
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 13185
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 214359
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 129021
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2272
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 206
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 182
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7094
L2_cache_data_port_util = 0.269
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=15460740
icnt_total_pkts_simt_to_mem=4013721
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       5.0732
gpu_ipc_2 =       5.0686
gpu_ipc_3 =     206.7701
gpu_tot_sim_cycle_stream_1 = 1901617
gpu_tot_sim_cycle_stream_2 = 1900970
gpu_tot_sim_cycle_stream_3 = 1896878
gpu_sim_insn_1 = 9647344
gpu_sim_insn_2 = 9635165
gpu_sim_insn_3 = 392217696
gpu_sim_cycle = 1901618
gpu_sim_insn = 411500205
gpu_ipc =     216.3948
gpu_tot_sim_cycle = 1901618
gpu_tot_sim_insn = 411500205
gpu_tot_ipc =     216.3948
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 10795565
gpu_stall_icnt2sh    = 16410372
gpu_total_sim_rate=148021

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7564893
	L1I_total_cache_misses = 19545
	L1I_total_cache_miss_rate = 0.0026
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 34997
L1D_cache:
	L1D_cache_core[0]: Access = 91500, Miss = 72666, Miss_rate = 0.794, Pending_hits = 5705, Reservation_fails = 1672174
	L1D_cache_core[1]: Access = 94698, Miss = 75237, Miss_rate = 0.794, Pending_hits = 5966, Reservation_fails = 1707243
	L1D_cache_core[2]: Access = 91504, Miss = 72877, Miss_rate = 0.796, Pending_hits = 5693, Reservation_fails = 1682035
	L1D_cache_core[3]: Access = 92460, Miss = 73696, Miss_rate = 0.797, Pending_hits = 5699, Reservation_fails = 1705983
	L1D_cache_core[4]: Access = 91379, Miss = 72614, Miss_rate = 0.795, Pending_hits = 5699, Reservation_fails = 1690805
	L1D_cache_core[5]: Access = 93650, Miss = 74283, Miss_rate = 0.793, Pending_hits = 5890, Reservation_fails = 1710225
	L1D_cache_core[6]: Access = 90735, Miss = 72007, Miss_rate = 0.794, Pending_hits = 5758, Reservation_fails = 1668007
	L1D_cache_core[7]: Access = 91490, Miss = 72757, Miss_rate = 0.795, Pending_hits = 5723, Reservation_fails = 1698165
	L1D_cache_core[8]: Access = 90571, Miss = 72186, Miss_rate = 0.797, Pending_hits = 5734, Reservation_fails = 1674751
	L1D_cache_core[9]: Access = 90915, Miss = 72514, Miss_rate = 0.798, Pending_hits = 5673, Reservation_fails = 1690484
	L1D_cache_core[10]: Access = 91266, Miss = 72840, Miss_rate = 0.798, Pending_hits = 5603, Reservation_fails = 1697045
	L1D_cache_core[11]: Access = 91634, Miss = 73071, Miss_rate = 0.797, Pending_hits = 5721, Reservation_fails = 1715564
	L1D_cache_core[12]: Access = 91863, Miss = 72868, Miss_rate = 0.793, Pending_hits = 5814, Reservation_fails = 1702110
	L1D_cache_core[13]: Access = 91738, Miss = 72425, Miss_rate = 0.789, Pending_hits = 5720, Reservation_fails = 1694109
	L1D_cache_core[14]: Access = 90334, Miss = 72045, Miss_rate = 0.798, Pending_hits = 5694, Reservation_fails = 1694126
	L1D_cache_core[15]: Access = 91902, Miss = 72922, Miss_rate = 0.793, Pending_hits = 5576, Reservation_fails = 1696567
	L1D_cache_core[16]: Access = 92228, Miss = 73109, Miss_rate = 0.793, Pending_hits = 5820, Reservation_fails = 1709278
	L1D_cache_core[17]: Access = 92278, Miss = 73084, Miss_rate = 0.792, Pending_hits = 5722, Reservation_fails = 1713269
	L1D_cache_core[18]: Access = 92724, Miss = 74054, Miss_rate = 0.799, Pending_hits = 5755, Reservation_fails = 1723135
	L1D_cache_core[19]: Access = 90985, Miss = 72557, Miss_rate = 0.797, Pending_hits = 5793, Reservation_fails = 1677045
	L1D_cache_core[20]: Access = 22335, Miss = 22335, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32836
	L1D_cache_core[21]: Access = 21685, Miss = 21685, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32966
	L1D_cache_core[22]: Access = 23602, Miss = 23602, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17389
	L1D_cache_core[23]: Access = 23137, Miss = 23137, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25821
	L1D_cache_core[24]: Access = 22067, Miss = 22067, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32077
	L1D_cache_core[25]: Access = 24211, Miss = 24211, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21310
	L1D_cache_core[26]: Access = 23057, Miss = 23057, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24345
	L1D_cache_core[27]: Access = 22406, Miss = 22406, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28199
	L1D_cache_core[28]: Access = 23384, Miss = 23384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23761
	L1D_cache_core[29]: Access = 23517, Miss = 23517, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22582
	L1D_cache_core[30]: Access = 21927, Miss = 21927, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35440
	L1D_cache_core[31]: Access = 24181, Miss = 24181, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23345
	L1D_cache_core[32]: Access = 23883, Miss = 23883, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18250
	L1D_cache_core[33]: Access = 20388, Miss = 20388, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37569
	L1D_cache_core[34]: Access = 23884, Miss = 23884, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20233
	L1D_cache_core[35]: Access = 24226, Miss = 24226, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21258
	L1D_cache_core[36]: Access = 21690, Miss = 21690, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29803
	L1D_cache_core[37]: Access = 23337, Miss = 23337, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31428
	L1D_cache_core[38]: Access = 24584, Miss = 24584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19824
	L1D_cache_core[39]: Access = 22468, Miss = 22468, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31767
	L1D_cache_core[40]: Access = 24014, Miss = 24014, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20835
	L1D_cache_core[41]: Access = 22930, Miss = 22930, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26361
	L1D_cache_core[42]: Access = 22414, Miss = 22414, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27455
	L1D_cache_core[43]: Access = 22111, Miss = 22111, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26333
	L1D_cache_core[44]: Access = 23714, Miss = 23714, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18482
	L1D_cache_core[45]: Access = 23328, Miss = 23328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19895
	L1D_cache_core[46]: Access = 22182, Miss = 22182, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25464
	L1D_cache_core[47]: Access = 23189, Miss = 23189, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20226
	L1D_cache_core[48]: Access = 22477, Miss = 22477, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26460
	L1D_cache_core[49]: Access = 23517, Miss = 23517, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21018
	L1D_cache_core[50]: Access = 23386, Miss = 23386, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21264
	L1D_cache_core[51]: Access = 23123, Miss = 23123, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22095
	L1D_cache_core[52]: Access = 22243, Miss = 22243, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26535
	L1D_cache_core[53]: Access = 24339, Miss = 24339, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18868
	L1D_cache_core[54]: Access = 23280, Miss = 23280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21969
	L1D_cache_core[55]: Access = 23251, Miss = 23251, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31054
	L1D_cache_core[56]: Access = 24122, Miss = 24122, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15308
	L1D_cache_core[57]: Access = 22115, Miss = 22115, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28074
	L1D_cache_core[58]: Access = 23562, Miss = 23562, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21694
	L1D_cache_core[59]: Access = 22291, Miss = 22291, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23292
	L1D_total_cache_accesses = 2757411
	L1D_total_cache_misses = 2381369
	L1D_total_cache_miss_rate = 0.8636
	L1D_total_cache_pending_hits = 114758
	L1D_total_cache_reservation_fails = 34915005
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 764626
	L1C_total_cache_misses = 8713
	L1C_total_cache_miss_rate = 0.0114
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 68035
L1T_cache:
	L1T_total_cache_accesses = 2806830
	L1T_total_cache_misses = 1065933
	L1T_total_cache_miss_rate = 0.3798
	L1T_total_cache_pending_hits = 1740897
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 256214
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 114448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1929452
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 29521219
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 755913
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 8713
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 68035
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1740897
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1065933
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5070
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 310
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 451917
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 5393786
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7545348
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 19545
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 34997
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2953, 2081, 2167, 2156, 1679, 2515, 2610, 2428, 2558, 2004, 2582, 2807, 2100, 1376, 2180, 2301, 2537, 2181, 2115, 2699, 2169, 1719, 2154, 2105, 2139, 1664, 2167, 2504, 2141, 1670, 2154, 1711, 2746, 1534, 2262, 1655, 2702, 1631, 1289, 1631, 2216, 1605, 1799, 1577, 1732, 1657, 2189, 2441, 
gpgpu_n_tot_thrd_icount = 461976928
gpgpu_n_tot_w_icount = 14436779
gpgpu_n_stall_shd_mem = 49030447
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1929437
gpgpu_n_mem_write_global = 457277
gpgpu_n_mem_texture = 1065933
gpgpu_n_mem_const = 5473
gpgpu_n_load_insn  = 30217941
gpgpu_n_store_insn = 1490261
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 13398944
gpgpu_n_const_mem_insn = 14244672
gpgpu_n_param_mem_insn = 6054521
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 68035
gpgpu_stall_shd_mem[c_mem][bk_conf] = 68035
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 36289843
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:72073967	W0_Idle:11992459	W0_Scoreboard:129460421	W1:353986	W2:288470	W3:290438	W4:228307	W5:161983	W6:79677	W7:41809	W8:14934	W9:6004	W10:2292	W11:1836	W12:1688	W13:1420	W14:2046	W15:1586	W16:2935	W17:4860	W18:6107	W19:15667	W20:17022	W21:30222	W22:39755	W23:38490	W24:42619	W25:43801	W26:31309	W27:17994	W28:8438	W29:3394	W30:1395	W31:0	W32:12656507
Warp Occupancy Distribution:
Stall:61444135	W0_Idle:6256007	W0_Scoreboard:6316535	W1:353986	W2:288470	W3:290438	W4:228307	W5:161983	W6:79677	W7:41809	W8:14934	W9:6004	W10:2292	W11:1836	W12:1688	W13:1420	W14:2046	W15:1586	W16:2935	W17:4860	W18:6107	W19:15667	W20:17022	W21:30222	W22:39755	W23:38490	W24:42619	W25:43801	W26:31309	W27:17994	W28:8438	W29:3394	W30:1395	W31:0	W32:267559
Warp Occupancy Distribution:
Stall:5800352	W0_Idle:2126131	W0_Scoreboard:61853222	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6186561
warp_utilization0: 0.063330
warp_utilization1: 0.026925
warp_utilization2: 0.081438
traffic_breakdown_coretomem[CONST_ACC_R] = 43784 {8:5473,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 15435496 {8:1929437,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 21352328 {40:419771,72:8427,136:29079,}
traffic_breakdown_coretomem[INST_ACC_R] = 21280 {8:2660,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 8527464 {8:1065933,}
traffic_breakdown_memtocore[CONST_ACC_R] = 394056 {72:5473,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 262322784 {136:1928844,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3657088 {8:457136,}
traffic_breakdown_memtocore[INST_ACC_R] = 361760 {136:2660,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 144966888 {136:1065933,}
maxmrqlatency = 1210 
maxdqlatency = 0 
maxmflatency = 5735 
averagemflatency = 704 
averagemflatency_1 = 843 
averagemflatency_2= 604 
averagemflatency_3 = 599 
averagemrqlatency_1 = 49 
averagemrqlatency_2 = 48 
averagemrqlatency_3 = 40 
max_icnt2mem_latency = 5286 
max_icnt2sh_latency = 1901617 
mrq_lat_table:821690 	35983 	45886 	97595 	281369 	325209 	301636 	170316 	37659 	2352 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	6274 	22801 	57303 	166727 	825329 	1789326 	583302 	6205 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	289496 	94961 	143369 	300108 	575529 	990912 	940932 	123383 	1822 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	118469 	2592251 	287093 	2430 	7 	0 	0 	2 	1 	25 	120 	1304 	15521 	30054 	50253 	108016 	113642 	138198 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	237 	3564 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        25        28        25        22        24        20        18        18        26        28        24        26        18        24        22        24 
dram[1]:        26        28        25        48        23        21        17        18        26        28        24        26        20        17        22        18 
dram[2]:        20        26        22        24        21        20        18        17        26        26        22        26        21        18        19        19 
dram[3]:        25        25        21        22        22        22        18        14        28        26        26        23        24        24        18        22 
dram[4]:        24        23        22        30        17        21        18        18        28        26        38        26        20        24        17        19 
dram[5]:        27        25        22        22        23        22        20        17        28        26        22        23        25        22        19        19 
maximum service time to same row:
dram[0]:      2909      4812      3849      3889      4147      3975      5514      8964      5487      5603      2883      3828      6928      5756      7744      7188 
dram[1]:      4561      5087      3421      4716      4026      5578      2458      7796      5597      5482      3215      3690      5706      6021      8377      7248 
dram[2]:      4553      4585      3679      3592      3685      3233      8694      6540      5422      5307      2977      2865      6194      6266      7627      8672 
dram[3]:      4932      5203      6284      3747      3996      3508      7834      4294      5315      5477      3454      3156      6169      5663      7221      9548 
dram[4]:      4688      3287      4190      3766      2582      3870      7334      6066      5399      4325      2928      3054      6535      6012      8146      7192 
dram[5]:      4754      3175      4120      3862      3626      3859      9047      7079      5369      4238      3754      3210      4847      6573      7779      7566 
average row accesses per activate:
dram[0]:  1.558854  1.571488  1.485669  1.478679  1.611816  1.629329  1.477734  1.484883  1.600675  1.609667  1.636473  1.669614  1.527486  1.561563  1.582632  1.592527 
dram[1]:  1.554031  1.552633  1.488637  1.482662  1.602426  1.589988  1.494342  1.461764  1.605948  1.563945  1.634746  1.655553  1.537353  1.544127  1.591574  1.567573 
dram[2]:  1.562384  1.554341  1.483153  1.477870  1.623612  1.591533  1.515190  1.484319  1.606946  1.593103  1.668948  1.663406  1.555429  1.518426  1.574321  1.563757 
dram[3]:  1.541839  1.542104  1.469936  1.469760  1.617902  1.599455  1.460174  1.499888  1.594322  1.583112  1.654888  1.649463  1.540641  1.514288  1.577840  1.577088 
dram[4]:  1.572535  1.566258  1.480443  1.466826  1.616775  1.613320  1.482761  1.497478  1.596645  1.599940  1.674624  1.662759  1.538640  1.524138  1.579343  1.594354 
dram[5]:  1.552114  1.536617  1.493342  1.439289  1.637408  1.584350  1.492506  1.459216  1.592038  1.577817  1.678562  1.655851  1.534445  1.511194  1.577685  1.567125 
average row locality = 2119705/1356109 = 1.563079
average row locality_1 = 1029076/555523 = 1.852445
average row locality_2 = 563267/407221 = 1.383197
average row locality_3 = 527362/393365 = 1.340643
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     19579     19554     17874     17740     19132     18995     18043     17801     17735     17607     18840     19107     19890     19835     19088     19037 
dram[1]:     19526     19403     17803     17828     19150     19165     17962     17980     17627     17524     18985     19144     19734     19393     19002     18723 
dram[2]:     19608     19301     17689     17762     18796     18962     17998     17947     17570     17602     18780     19045     19916     19733     18885     18798 
dram[3]:     19372     19239     17858     17569     19378     19301     17957     17947     17592     17871     19104     19004     19516     19520     19012     18745 
dram[4]:     19592     19726     17746     17478     19233     19163     17991     17842     17592     17647     19244     19020     19973     19902     18964     19110 
dram[5]:     19290     19506     17968     17680     19396     19436     18005     17941     17722     17851     19342     19322     19615     19584     18890     18866 
total reads: 1796820
bank skew: 19973/17478 = 1.14
chip skew: 300414/298392 = 1.01
number of total write accesses:
dram[0]:      3054      3133      1771      1783      4358      4482      1967      1942      3602      3507      5568      6009      3201      3298      3293      3424 
dram[1]:      3009      3091      1652      1669      4231      4053      1977      1976      3541      3315      5546      5782      3417      3335      3401      3350 
dram[2]:      3095      2881      1635      1638      4446      4233      2051      1931      3669      3556      5605      5778      3333      2846      3357      3129 
dram[3]:      2997      2938      1748      1532      4499      4195      1878      2144      3579      3634      5951      5860      3324      2790      3488      3309 
dram[4]:      3150      3121      1633      1491      4477      4335      2050      2052      3538      3525      5939      5800      3222      2861      3300      3482 
dram[5]:      2958      3050      1771      1428      4556      4193      2111      1970      3554      3673      6058      6093      3305      2760      3410      3243 
total reads: 322895
bank skew: 6093/1428 = 4.27
chip skew: 54392/53183 = 1.02
average mf latency per bank:
dram[0]:       1160      1149      1029      1014       996       998      1280      1272       727       729       864       862      1663      1578      1136      1121
dram[1]:       1198      1224      1082      1119      1046      1154      1343      1406       755       798       886       939      1636      1729      1168      1226
dram[2]:       1136      1195      1024      1072       984      1088      1253      1334       710       755       829       903      1547      1814      1112      1194
dram[3]:       1201      1250      1090      1238      1065      1161      1370      1393       760       798       915       958      1692      1821      1176      1236
dram[4]:       1142      1155      1017      1052       994      1063      1282      1298       729       750       856       892      1578      1680      1126      1162
dram[5]:       1207      1260      1081      1162      1078      1201      1352      1448       767       817       915       986      1665      1884      1187      1263
maximum mf latency per bank:
dram[0]:       4371      5330      4494      4517      4892      4151      4514      3993      4227      5290      4381      4334      3894      4409      4971      4103
dram[1]:       4657      5385      3769      4132      4725      3754      4103      3894      3869      4296      3823      3325      5034      4485      3919      4893
dram[2]:       5149      3932      4899      4510      4211      4618      3707      3629      4967      4137      4092      4524      3269      3381      3827      3616
dram[3]:       4466      4176      4527      4210      3162      4089      4034      4845      5212      4501      4357      4584      3657      4876      3714      5065
dram[4]:       5555      4032      4068      4346      4535      3828      3668      5203      4873      4155      4450      4339      4615      3409      3833      5174
dram[5]:       5735      4363      4892      4902      3931      3835      4661      3895      5010      4611      4629      3911      4616      5000      3931      5227
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2510135 n_nop=1385039 n_act=225782 n_pre=225766 n_req=338124 n_req_1=78160 n_req_2=77691 n_req_3=182273 n_rd=599708 n_write=73840 bw_util=0.511 bw_util_1=0.1118 bw_util_2=0.1112 bw_util_3=0.288 blp=6.250454 blp_1= 2.012836 blp_2= 2.021999 blp_3= 3.300215
 n_activity=2423028 dram_eff=0.5293 dram_eff_1=0.1158 dram_eff_2=0.1152 dram_eff_3=0.2984
bk0: 39158a 1639402i bk1: 39106a 1635718i bk2: 35748a 1758880i bk3: 35480a 1751490i bk4: 38262a 1507931i bk5: 37990a 1497456i bk6: 36086a 1666663i bk7: 35602a 1679678i bk8: 35470a 1645774i bk9: 35214a 1648811i bk10: 37680a 1431231i bk11: 38214a 1381986i bk12: 39780a 1536139i bk13: 39670a 1530931i bk14: 38174a 1551249i bk15: 38074a 1528654i 
bw_dist = 0.112	0.111	0.288	0.454	0.035
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.96211
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2510135 n_nop=1388003 n_act=225898 n_pre=225882 n_req=336478 n_req_1=76298 n_req_2=78048 n_req_3=182132 n_rd=597888 n_write=72464 bw_util=0.5089 bw_util_1=0.1093 bw_util_2=0.1118 bw_util_3=0.2878 blp=6.288730 blp_1= 1.999834 blp_2= 2.047081 blp_3= 3.330028
 n_activity=2417878 dram_eff=0.5283 dram_eff_1=0.1135 dram_eff_2=0.1161 dram_eff_3=0.2988
bk0: 39052a 1648154i bk1: 38804a 1621866i bk2: 35606a 1770569i bk3: 35656a 1754959i bk4: 38300a 1519299i bk5: 38326a 1503407i bk6: 35924a 1679284i bk7: 35960a 1647885i bk8: 35254a 1648241i bk9: 35044a 1653351i bk10: 37970a 1412731i bk11: 38288a 1376779i bk12: 39468a 1520619i bk13: 38786a 1519957i bk14: 38004a 1544114i bk15: 37446a 1527918i 
bw_dist = 0.109	0.112	0.288	0.454	0.037
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.17629
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2510135 n_nop=1392239 n_act=224470 n_pre=224455 n_req=335850 n_req_1=77436 n_req_2=76158 n_req_3=182256 n_rd=596778 n_write=72193 bw_util=0.508 bw_util_1=0.1107 bw_util_2=0.1092 bw_util_3=0.288 blp=6.205198 blp_1= 2.000091 blp_2= 2.009671 blp_3= 3.317422
 n_activity=2421054 dram_eff=0.5266 dram_eff_1=0.1148 dram_eff_2=0.1133 dram_eff_3=0.2986
bk0: 39216a 1645096i bk1: 38602a 1650106i bk2: 35378a 1779318i bk3: 35522a 1759345i bk4: 37592a 1521431i bk5: 37924a 1494742i bk6: 35996a 1684016i bk7: 35894a 1665048i bk8: 35140a 1653176i bk9: 35202a 1636750i bk10: 37560a 1446014i bk11: 38090a 1391134i bk12: 39832a 1543059i bk13: 39466a 1551240i bk14: 37770a 1558989i bk15: 37594a 1556058i 
bw_dist = 0.111	0.109	0.288	0.457	0.035
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.86342
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2510135 n_nop=1386045 n_act=226530 n_pre=226514 n_req=336944 n_req_1=77881 n_req_2=76863 n_req_3=182200 n_rd=597970 n_write=73076 bw_util=0.5093 bw_util_1=0.1112 bw_util_2=0.1102 bw_util_3=0.2879 blp=6.328772 blp_1= 2.044134 blp_2= 2.029211 blp_3= 3.342902
 n_activity=2420005 dram_eff=0.5283 dram_eff_1=0.1154 dram_eff_2=0.1143 dram_eff_3=0.2987
bk0: 38744a 1648232i bk1: 38478a 1632709i bk2: 35716a 1749851i bk3: 35138a 1770696i bk4: 38756a 1481153i bk5: 38602a 1490690i bk6: 35914a 1677204i bk7: 35894a 1645193i bk8: 35184a 1643158i bk9: 35742a 1609811i bk10: 38208a 1385101i bk11: 38008a 1369018i bk12: 39032a 1530153i bk13: 39040a 1552507i bk14: 38024a 1533645i bk15: 37490a 1535224i 
bw_dist = 0.111	0.110	0.288	0.455	0.036
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.30065
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2510135 n_nop=1384974 n_act=225809 n_pre=225795 n_req=338367 n_req_1=78668 n_req_2=77374 n_req_3=182325 n_rd=600442 n_write=73115 bw_util=0.5114 bw_util_1=0.1126 bw_util_2=0.1108 bw_util_3=0.2881 blp=6.280396 blp_1= 2.022936 blp_2= 2.029282 blp_3= 3.313039
 n_activity=2419672 dram_eff=0.5306 dram_eff_1=0.1168 dram_eff_2=0.1149 dram_eff_3=0.2989
bk0: 39182a 1639959i bk1: 39452a 1622268i bk2: 35492a 1771765i bk3: 34956a 1783948i bk4: 38466a 1498194i bk5: 38326a 1493854i bk6: 35982a 1664924i bk7: 35684a 1650210i bk8: 35184a 1644673i bk9: 35294a 1645613i bk10: 38488a 1390548i bk11: 38040a 1384709i bk12: 39944a 1535038i bk13: 39804a 1554117i bk14: 37928a 1549349i bk15: 38220a 1516776i 
bw_dist = 0.113	0.111	0.288	0.453	0.036
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.01878
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2510135 n_nop=1380702 n_act=227619 n_pre=227605 n_req=338582 n_req_1=78683 n_req_2=77892 n_req_3=182007 n_rd=600816 n_write=73393 bw_util=0.5117 bw_util_1=0.1123 bw_util_2=0.1118 bw_util_3=0.2876 blp=6.367326 blp_1= 2.049189 blp_2= 2.043250 blp_3= 3.347256
 n_activity=2420646 dram_eff=0.5307 dram_eff_1=0.1165 dram_eff_2=0.1159 dram_eff_3=0.2983
bk0: 38580a 1654276i bk1: 39012a 1613133i bk2: 35936a 1755349i bk3: 35360a 1761083i bk4: 38792a 1488313i bk5: 38872a 1468762i bk6: 36010a 1661253i bk7: 35882a 1637563i bk8: 35442a 1642451i bk9: 35700a 1605556i bk10: 38684a 1371335i bk11: 38640a 1329337i bk12: 39230a 1530246i bk13: 39166a 1560138i bk14: 37778a 1547107i bk15: 37732a 1525522i 
bw_dist = 0.112	0.112	0.288	0.453	0.036
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.44527

========= L2 cache stats =========
L2_cache_bank[0]: Access = 287639, Miss = 150196, Miss_rate = 0.522, Pending_hits = 3967, Reservation_fails = 78683
L2_cache_bank[1]: Access = 285436, Miss = 149678, Miss_rate = 0.524, Pending_hits = 3816, Reservation_fails = 83433
L2_cache_bank[2]: Access = 288534, Miss = 149802, Miss_rate = 0.519, Pending_hits = 4021, Reservation_fails = 96356
L2_cache_bank[3]: Access = 289146, Miss = 149166, Miss_rate = 0.516, Pending_hits = 3947, Reservation_fails = 104040
L2_cache_bank[4]: Access = 284960, Miss = 149253, Miss_rate = 0.524, Pending_hits = 4073, Reservation_fails = 68658
L2_cache_bank[5]: Access = 289455, Miss = 149151, Miss_rate = 0.515, Pending_hits = 4016, Reservation_fails = 83592
L2_cache_bank[6]: Access = 288415, Miss = 149802, Miss_rate = 0.519, Pending_hits = 4039, Reservation_fails = 102891
L2_cache_bank[7]: Access = 292189, Miss = 149201, Miss_rate = 0.511, Pending_hits = 4094, Reservation_fails = 108693
L2_cache_bank[8]: Access = 285508, Miss = 150340, Miss_rate = 0.527, Pending_hits = 3946, Reservation_fails = 85567
L2_cache_bank[9]: Access = 288097, Miss = 149893, Miss_rate = 0.520, Pending_hits = 4043, Reservation_fails = 88151
L2_cache_bank[10]: Access = 288486, Miss = 150239, Miss_rate = 0.521, Pending_hits = 4037, Reservation_fails = 103686
L2_cache_bank[11]: Access = 292409, Miss = 150188, Miss_rate = 0.514, Pending_hits = 4148, Reservation_fails = 121318
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 287639, Miss = 150196 (0.522), PendingHit = 3967 (0.0138)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 285436, Miss = 149678 (0.524), PendingHit = 3816 (0.0134)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 288534, Miss = 149802 (0.519), PendingHit = 4021 (0.0139)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 289146, Miss = 149166 (0.516), PendingHit = 3947 (0.0137)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 284960, Miss = 149253 (0.524), PendingHit = 4073 (0.0143)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 289455, Miss = 149151 (0.515), PendingHit = 4016 (0.0139)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 288415, Miss = 149802 (0.519), PendingHit = 4039 (0.014)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 292189, Miss = 149201 (0.511), PendingHit = 4094 (0.014)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 285508, Miss = 150340 (0.527), PendingHit = 3946 (0.0138)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 288097, Miss = 149893 (0.52), PendingHit = 4043 (0.014)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 288486, Miss = 150239 (0.521), PendingHit = 4037 (0.014)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 292409, Miss = 150188 (0.514), PendingHit = 4148 (0.0142)
L2 Cache Total Miss Rate = 0.519
Stream 1: L2 Cache Miss Rate = 0.506
Stream 2: L2 Cache Miss Rate = 0.528
Stream 3: L2 Cache Miss Rate = 0.516
Stream 1: Accesses  = 1464811
Stream 1: Misses  = 741725
Stream 2: Accesses  = 1012904
Stream 2: Misses  = 534952
Stream 3: Accesses  = 2447370
Stream 3: Misses  = 1261957
Stream 1+2: Accesses  = 2477715
Stream 1+2: Misses  = 1276677
Stream 1+2+3: Accesses  = 4925085
Stream 1+2+3: Misses  = 2538634
Total Accesses  = 3460274
MPKI-CORES
CORE_L2MPKI_0	38.405
CORE_L2MPKI_1	38.738
CORE_L2MPKI_2	37.858
CORE_L2MPKI_3	39.620
CORE_L2MPKI_4	38.839
CORE_L2MPKI_5	38.182
CORE_L2MPKI_6	37.427
CORE_L2MPKI_7	38.420
CORE_L2MPKI_8	39.050
CORE_L2MPKI_9	38.293
CORE_L2MPKI_10	38.553
CORE_L2MPKI_11	38.566
CORE_L2MPKI_12	37.970
CORE_L2MPKI_13	37.345
CORE_L2MPKI_14	37.078
CORE_L2MPKI_15	38.473
CORE_L2MPKI_16	38.803
CORE_L2MPKI_17	39.831
CORE_L2MPKI_18	40.746
CORE_L2MPKI_19	37.397
CORE_L2MPKI_20	2.873
CORE_L2MPKI_21	2.723
CORE_L2MPKI_22	2.784
CORE_L2MPKI_23	2.722
CORE_L2MPKI_24	2.740
CORE_L2MPKI_25	2.730
CORE_L2MPKI_26	2.807
CORE_L2MPKI_27	2.695
CORE_L2MPKI_28	2.681
CORE_L2MPKI_29	2.780
CORE_L2MPKI_30	2.663
CORE_L2MPKI_31	2.681
CORE_L2MPKI_32	2.657
CORE_L2MPKI_33	2.890
CORE_L2MPKI_34	2.718
CORE_L2MPKI_35	2.681
CORE_L2MPKI_36	2.788
CORE_L2MPKI_37	2.665
CORE_L2MPKI_38	2.651
CORE_L2MPKI_39	2.733
CORE_L2MPKI_40	2.587
CORE_L2MPKI_41	2.682
CORE_L2MPKI_42	2.611
CORE_L2MPKI_43	2.788
CORE_L2MPKI_44	2.630
CORE_L2MPKI_45	2.602
CORE_L2MPKI_46	2.723
CORE_L2MPKI_47	2.669
CORE_L2MPKI_48	2.603
CORE_L2MPKI_49	2.702
CORE_L2MPKI_50	2.616
CORE_L2MPKI_51	2.576
CORE_L2MPKI_52	2.692
CORE_L2MPKI_53	2.644
CORE_L2MPKI_54	2.625
CORE_L2MPKI_55	2.672
CORE_L2MPKI_56	2.569
CORE_L2MPKI_57	2.642
CORE_L2MPKI_58	2.618
CORE_L2MPKI_59	2.755
Avg_MPKI_Stream1= 38.480
Avg_MPKI_Stream2= 2.733
Avg_MPKI_Stream3= 2.650
MISSES-CORES
CORE_MISSES_0	36634
CORE_MISSES_1	38357
CORE_MISSES_2	37225
CORE_MISSES_3	37644
CORE_MISSES_4	37185
CORE_MISSES_5	37631
CORE_MISSES_6	36324
CORE_MISSES_7	36829
CORE_MISSES_8	36674
CORE_MISSES_9	36708
CORE_MISSES_10	37258
CORE_MISSES_11	37149
CORE_MISSES_12	36799
CORE_MISSES_13	36797
CORE_MISSES_14	36425
CORE_MISSES_15	37051
CORE_MISSES_16	37206
CORE_MISSES_17	37426
CORE_MISSES_18	37499
CORE_MISSES_19	36904
CORE_MISSES_20	27203
CORE_MISSES_21	25226
CORE_MISSES_22	28047
CORE_MISSES_23	26835
CORE_MISSES_24	25740
CORE_MISSES_25	28171
CORE_MISSES_26	27655
CORE_MISSES_27	25758
CORE_MISSES_28	26747
CORE_MISSES_29	27915
CORE_MISSES_30	24868
CORE_MISSES_31	27608
CORE_MISSES_32	27053
CORE_MISSES_33	25040
CORE_MISSES_34	27579
CORE_MISSES_35	27580
CORE_MISSES_36	25722
CORE_MISSES_37	26323
CORE_MISSES_38	27743
CORE_MISSES_39	26139
CORE_MISSES_40	26450
CORE_MISSES_41	26045
CORE_MISSES_42	24727
CORE_MISSES_43	26293
CORE_MISSES_44	26492
CORE_MISSES_45	25859
CORE_MISSES_46	25714
CORE_MISSES_47	26384
CORE_MISSES_48	24893
CORE_MISSES_49	27080
CORE_MISSES_50	26039
CORE_MISSES_51	25375
CORE_MISSES_52	25434
CORE_MISSES_53	27476
CORE_MISSES_54	25957
CORE_MISSES_55	26301
CORE_MISSES_56	26484
CORE_MISSES_57	24797
CORE_MISSES_58	26277
CORE_MISSES_59	26155
L2_MISSES = 1796909
L2_total_cache_accesses = 3460274
L2_total_cache_misses = 1796909
L2_total_cache_miss_rate = 0.5193
L2_total_cache_pending_hits = 48147
L2_total_cache_reservation_fails = 1125068
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 500337
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4354
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1424332
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 830315
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4086
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 633
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 754
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 8669
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 878882
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 29769
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 157282
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 149969
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 229641
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 13185
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 214359
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 129021
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2272
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 206
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 182
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7094
L2_cache_data_port_util = 0.269
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=15460740
icnt_total_pkts_simt_to_mem=4013721
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       4.9298
gpu_ipc_2 =       4.9278
gpu_ipc_3 =     206.2611
gpu_tot_sim_cycle_stream_1 = 2052702
gpu_tot_sim_cycle_stream_2 = 2052053
gpu_tot_sim_cycle_stream_3 = 2047833
gpu_sim_insn_1 = 10119400
gpu_sim_insn_2 = 10112127
gpu_sim_insn_3 = 422388288
gpu_sim_cycle = 2052703
gpu_sim_insn = 442619815
gpu_ipc =     215.6278
gpu_tot_sim_cycle = 2052703
gpu_tot_sim_insn = 442619815
gpu_tot_ipc =     215.6278
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 11721964
gpu_stall_icnt2sh    = 17792894
gpu_total_sim_rate=147885

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8105078
	L1I_total_cache_misses = 20696
	L1I_total_cache_miss_rate = 0.0026
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 34997
L1D_cache:
	L1D_cache_core[0]: Access = 98674, Miss = 78719, Miss_rate = 0.798, Pending_hits = 6131, Reservation_fails = 1815725
	L1D_cache_core[1]: Access = 101891, Miss = 81220, Miss_rate = 0.797, Pending_hits = 6400, Reservation_fails = 1850802
	L1D_cache_core[2]: Access = 98532, Miss = 78740, Miss_rate = 0.799, Pending_hits = 6150, Reservation_fails = 1825772
	L1D_cache_core[3]: Access = 99486, Miss = 79571, Miss_rate = 0.800, Pending_hits = 6122, Reservation_fails = 1849703
	L1D_cache_core[4]: Access = 98702, Miss = 78697, Miss_rate = 0.797, Pending_hits = 6143, Reservation_fails = 1834240
	L1D_cache_core[5]: Access = 100495, Miss = 80006, Miss_rate = 0.796, Pending_hits = 6287, Reservation_fails = 1854164
	L1D_cache_core[6]: Access = 97966, Miss = 77944, Miss_rate = 0.796, Pending_hits = 6210, Reservation_fails = 1811549
	L1D_cache_core[7]: Access = 98682, Miss = 78861, Miss_rate = 0.799, Pending_hits = 6129, Reservation_fails = 1841280
	L1D_cache_core[8]: Access = 97613, Miss = 78080, Miss_rate = 0.800, Pending_hits = 6142, Reservation_fails = 1818201
	L1D_cache_core[9]: Access = 97916, Miss = 78373, Miss_rate = 0.800, Pending_hits = 6081, Reservation_fails = 1834187
	L1D_cache_core[10]: Access = 98496, Miss = 78868, Miss_rate = 0.801, Pending_hits = 6048, Reservation_fails = 1840549
	L1D_cache_core[11]: Access = 98726, Miss = 79018, Miss_rate = 0.800, Pending_hits = 6137, Reservation_fails = 1859242
	L1D_cache_core[12]: Access = 99343, Miss = 79071, Miss_rate = 0.796, Pending_hits = 6245, Reservation_fails = 1845253
	L1D_cache_core[13]: Access = 99171, Miss = 78596, Miss_rate = 0.793, Pending_hits = 6195, Reservation_fails = 1837414
	L1D_cache_core[14]: Access = 97304, Miss = 77867, Miss_rate = 0.800, Pending_hits = 6096, Reservation_fails = 1837886
	L1D_cache_core[15]: Access = 98917, Miss = 78844, Miss_rate = 0.797, Pending_hits = 6022, Reservation_fails = 1840159
	L1D_cache_core[16]: Access = 99507, Miss = 79149, Miss_rate = 0.795, Pending_hits = 6263, Reservation_fails = 1852750
	L1D_cache_core[17]: Access = 99584, Miss = 79216, Miss_rate = 0.795, Pending_hits = 6130, Reservation_fails = 1856729
	L1D_cache_core[18]: Access = 99810, Miss = 79974, Miss_rate = 0.801, Pending_hits = 6200, Reservation_fails = 1866817
	L1D_cache_core[19]: Access = 97865, Miss = 78328, Miss_rate = 0.800, Pending_hits = 6193, Reservation_fails = 1820883
	L1D_cache_core[20]: Access = 23885, Miss = 23885, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36256
	L1D_cache_core[21]: Access = 23744, Miss = 23744, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33339
	L1D_cache_core[22]: Access = 25477, Miss = 25477, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18831
	L1D_cache_core[23]: Access = 24503, Miss = 24503, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29745
	L1D_cache_core[24]: Access = 23649, Miss = 23649, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35193
	L1D_cache_core[25]: Access = 26186, Miss = 26186, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21773
	L1D_cache_core[26]: Access = 24606, Miss = 24606, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28406
	L1D_cache_core[27]: Access = 24486, Miss = 24486, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28353
	L1D_cache_core[28]: Access = 25102, Miss = 25102, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27104
	L1D_cache_core[29]: Access = 24812, Miss = 24812, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28496
	L1D_cache_core[30]: Access = 24087, Miss = 24087, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35783
	L1D_cache_core[31]: Access = 26274, Miss = 26274, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23874
	L1D_cache_core[32]: Access = 25627, Miss = 25627, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20025
	L1D_cache_core[33]: Access = 21820, Miss = 21820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 41729
	L1D_cache_core[34]: Access = 25911, Miss = 25911, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21363
	L1D_cache_core[35]: Access = 25776, Miss = 25776, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24906
	L1D_cache_core[36]: Access = 23807, Miss = 23807, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29803
	L1D_cache_core[37]: Access = 25117, Miss = 25117, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33294
	L1D_cache_core[38]: Access = 26132, Miss = 26132, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23082
	L1D_cache_core[39]: Access = 24444, Miss = 24444, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32187
	L1D_cache_core[40]: Access = 26060, Miss = 26060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20868
	L1D_cache_core[41]: Access = 24475, Miss = 24475, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28518
	L1D_cache_core[42]: Access = 24168, Miss = 24168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30258
	L1D_cache_core[43]: Access = 24085, Miss = 24085, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26610
	L1D_cache_core[44]: Access = 25363, Miss = 25363, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20904
	L1D_cache_core[45]: Access = 24606, Miss = 24606, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23816
	L1D_cache_core[46]: Access = 24158, Miss = 24158, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27355
	L1D_cache_core[47]: Access = 24588, Miss = 24588, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23175
	L1D_cache_core[48]: Access = 24574, Miss = 24574, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26460
	L1D_cache_core[49]: Access = 25631, Miss = 25631, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21018
	L1D_cache_core[50]: Access = 25044, Miss = 25044, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26617
	L1D_cache_core[51]: Access = 24917, Miss = 24917, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25595
	L1D_cache_core[52]: Access = 24196, Miss = 24196, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26984
	L1D_cache_core[53]: Access = 26359, Miss = 26359, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18869
	L1D_cache_core[54]: Access = 24663, Miss = 24663, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27515
	L1D_cache_core[55]: Access = 25022, Miss = 25022, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33862
	L1D_cache_core[56]: Access = 26192, Miss = 26192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16054
	L1D_cache_core[57]: Access = 23643, Miss = 23643, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30733
	L1D_cache_core[58]: Access = 25318, Miss = 25318, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22506
	L1D_cache_core[59]: Access = 23939, Miss = 23939, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25224
	L1D_total_cache_accesses = 2971126
	L1D_total_cache_misses = 2571588
	L1D_total_cache_miss_rate = 0.8655
	L1D_total_cache_pending_hits = 123324
	L1D_total_cache_reservation_fails = 37869788
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 815412
	L1C_total_cache_misses = 8812
	L1C_total_cache_miss_rate = 0.0108
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 68035
L1T_cache:
	L1T_total_cache_accesses = 3022740
	L1T_total_cache_misses = 1146932
	L1T_total_cache_miss_rate = 0.3794
	L1T_total_cache_pending_hits = 1875808
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 271083
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 122999
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2094956
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 32237000
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 806600
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 8812
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 68035
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1875808
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1146932
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5131
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 325
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 476632
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 5632788
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8084382
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 20696
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 34997
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2953, 2081, 2167, 2182, 1679, 2584, 2610, 2526, 2558, 2154, 2582, 3016, 2100, 1598, 2180, 2510, 2537, 2360, 2115, 2833, 2169, 1850, 2154, 2238, 2139, 1762, 2167, 2587, 2141, 1722, 2154, 1763, 2988, 1576, 2502, 1682, 2945, 1657, 1541, 1643, 2472, 1616, 2085, 1588, 2055, 1668, 2528, 2452, 
gpgpu_n_tot_thrd_icount = 495064416
gpgpu_n_tot_w_icount = 15470763
gpgpu_n_stall_shd_mem = 53119779
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2094928
gpgpu_n_mem_write_global = 482087
gpgpu_n_mem_texture = 1146932
gpgpu_n_mem_const = 5547
gpgpu_n_load_insn  = 32515460
gpgpu_n_store_insn = 1577804
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 14429632
gpgpu_n_const_mem_insn = 15340416
gpgpu_n_param_mem_insn = 6414136
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 68035
gpgpu_stall_shd_mem[c_mem][bk_conf] = 68035
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 39368576
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:78261341	W0_Idle:12517196	W0_Scoreboard:139844533	W1:359766	W2:297672	W3:300007	W4:236471	W5:168837	W6:82985	W7:43820	W8:15762	W9:6371	W10:2723	W11:2226	W12:1937	W13:1596	W14:2465	W15:2017	W16:3313	W17:5230	W18:6870	W19:16485	W20:18872	W21:33230	W22:42737	W23:43207	W24:47128	W25:47998	W26:34905	W27:20682	W28:9391	W29:3713	W30:1552	W31:0	W32:13611000
Warp Occupancy Distribution:
Stall:66780143	W0_Idle:6330965	W0_Scoreboard:6867988	W1:359766	W2:297672	W3:300007	W4:236471	W5:168837	W6:82985	W7:43820	W8:15762	W9:6371	W10:2723	W11:2226	W12:1937	W13:1596	W14:2465	W15:2017	W16:3313	W17:5230	W18:6870	W19:16485	W20:18872	W21:33230	W22:42737	W23:43207	W24:47128	W25:47998	W26:34905	W27:20682	W28:9391	W29:3713	W30:1552	W31:0	W32:269056
Warp Occupancy Distribution:
Stall:6263193	W0_Idle:2293598	W0_Scoreboard:66790081	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6662794
warp_utilization0: 0.062866
warp_utilization1: 0.025930
warp_utilization2: 0.081244
traffic_breakdown_coretomem[CONST_ACC_R] = 44376 {8:5547,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16759424 {8:2094928,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 22579992 {40:441699,72:9074,136:31314,}
traffic_breakdown_coretomem[INST_ACC_R] = 22720 {8:2840,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 9175456 {8:1146932,}
traffic_breakdown_memtocore[CONST_ACC_R] = 399384 {72:5547,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 284830512 {136:2094342,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3855824 {8:481978,}
traffic_breakdown_memtocore[INST_ACC_R] = 386240 {136:2840,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 155982752 {136:1146932,}
maxmrqlatency = 1210 
maxdqlatency = 0 
maxmflatency = 5735 
averagemflatency = 706 
averagemflatency_1 = 845 
averagemflatency_2= 606 
averagemflatency_3 = 601 
averagemrqlatency_1 = 49 
averagemrqlatency_2 = 48 
averagemrqlatency_3 = 40 
max_icnt2mem_latency = 5286 
max_icnt2sh_latency = 2052702 
mrq_lat_table:886733 	38855 	49442 	105328 	304792 	350740 	324382 	182923 	40503 	2496 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	6533 	23963 	61264 	177925 	882841 	1934867 	634515 	6752 	139 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	308636 	101822 	153979 	321683 	620167 	1069888 	1019787 	134117 	2011 	54 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	124668 	2809662 	309935 	2549 	7 	0 	0 	2 	1 	25 	120 	1304 	15521 	30054 	50253 	108016 	113642 	163040 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	243 	3860 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        25        28        25        22        24        20        18        18        26        28        24        26        18        24        22        24 
dram[1]:        26        28        25        48        23        21        17        18        26        28        24        26        20        17        22        18 
dram[2]:        20        26        22        24        21        20        18        17        26        26        22        26        21        18        19        19 
dram[3]:        25        25        21        22        22        22        18        14        28        26        26        23        24        24        18        22 
dram[4]:        24        23        22        30        17        21        18        18        28        26        38        26        20        24        17        19 
dram[5]:        27        25        22        22        23        22        20        17        28        26        22        23        25        22        19        19 
maximum service time to same row:
dram[0]:      2909      4812      3849      3889      4147      3975      5514      8964      5487      5603      2883      3828      6928      5756      7744      7188 
dram[1]:      4561      5087      3421      4716      4026      5578      2458      7796      5597      5482      3215      3690      5706      6021      8377      7248 
dram[2]:      4553      4585      3679      3592      3685      3233      8694      6540      5422      5307      2977      2865      6194      6266      7627      8672 
dram[3]:      4932      5203      6284      3747      3996      3508      7834      4294      5315      5477      3454      3156      6169      5663      7221      9548 
dram[4]:      4688      3287      4190      3766      2582      3870      7334      6066      5399      4325      2928      3054      6535      6012      8146      7192 
dram[5]:      4754      3175      4120      3862      3626      3859      9047      7079      5369      4238      3754      3210      4847      6573      7779      7566 
average row accesses per activate:
dram[0]:  1.557528  1.566988  1.484060  1.475186  1.617836  1.636176  1.480889  1.487678  1.601801  1.606935  1.631384  1.666524  1.525980  1.565498  1.577779  1.595127 
dram[1]:  1.553847  1.547382  1.484327  1.480017  1.607791  1.592515  1.495808  1.467248  1.601001  1.564541  1.630479  1.649486  1.541828  1.545369  1.591901  1.567733 
dram[2]:  1.561139  1.547576  1.479228  1.477254  1.631839  1.592376  1.518241  1.485595  1.606099  1.592678  1.664298  1.658290  1.557476  1.513936  1.577868  1.559294 
dram[3]:  1.540442  1.538317  1.468008  1.466297  1.623043  1.599048  1.462590  1.500733  1.594617  1.583849  1.646866  1.644901  1.542350  1.515904  1.574496  1.572877 
dram[4]:  1.569312  1.564628  1.478763  1.467677  1.626359  1.617325  1.490161  1.502820  1.597267  1.595787  1.667116  1.656762  1.537979  1.526152  1.577528  1.595657 
dram[5]:  1.547282  1.534315  1.488662  1.437849  1.644941  1.590445  1.496357  1.464063  1.591042  1.577696  1.671222  1.652215  1.539442  1.514032  1.575594  1.561568 
average row locality = 2286205/1462883 = 1.562808
average row locality_1 = 1111529/600207 = 1.851909
average row locality_2 = 606731/439134 = 1.381653
average row locality_3 = 567945/423542 = 1.340941
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     21075     21047     19448     19326     20641     20476     19345     19036     19083     18921     20467     20814     21480     21461     20789     20703 
dram[1]:     20970     20827     19240     19315     20797     20830     19277     19256     18945     18812     20686     20958     21428     20992     20549     20273 
dram[2]:     21040     20752     19225     19368     20296     20449     19280     19219     18940     18953     20476     20767     21490     21293     20625     20502 
dram[3]:     20835     20685     19300     19033     21031     20971     19282     19200     18934     19182     20822     20806     21182     21156     20554     20271 
dram[4]:     21060     21178     19281     19061     20703     20674     19301     19108     18916     18974     20891     20681     21545     21420     20645     20817 
dram[5]:     20702     20954     19396     19086     21091     21133     19299     19205     19028     19190     21156     21111     21231     21224     20363     20379 
total reads: 1941989
bank skew: 21545/18812 = 1.15
chip skew: 324548/322675 = 1.01
number of total write accesses:
dram[0]:      3224      3304      1872      1868      4738      4870      2119      2092      3866      3740      5919      6427      3395      3540      3452      3586 
dram[1]:      3183      3258      1738      1756      4627      4405      2131      2113      3762      3514      5912      6148      3656      3567      3589      3544 
dram[2]:      3256      2994      1712      1739      4849      4615      2194      2077      3918      3800      5993      6157      3562      3042      3529      3272 
dram[3]:      3162      3102      1854      1611      4889      4561      2006      2298      3818      3844      6292      6274      3565      3006      3646      3470 
dram[4]:      3302      3274      1713      1576      4878      4718      2205      2211      3762      3750      6318      6195      3441      3032      3447      3654 
dram[5]:      3089      3213      1874      1504      4955      4567      2265      2122      3778      3898      6481      6519      3534      2946      3575      3399 
total reads: 344217
bank skew: 6519/1504 = 4.33
chip skew: 58012/56709 = 1.02
average mf latency per bank:
dram[0]:       1147      1130      1016       995       992       988      1297      1284       741       734       875       866      1706      1597      1151      1121
dram[1]:       1183      1210      1063      1101      1037      1143      1353      1415       766       804       893       944      1654      1757      1170      1225
dram[2]:       1120      1186      1003      1059       976      1090      1262      1356       720       778       836       920      1573      1858      1113      1207
dram[3]:       1184      1238      1072      1219      1053      1156      1381      1413       770       817       921       972      1709      1859      1178      1241
dram[4]:       1128      1139       999      1031       988      1055      1291      1309       736       757       863       896      1610      1720      1130      1167
dram[5]:       1197      1243      1070      1141      1075      1189      1365      1460       778       829       927       992      1704      1905      1205      1266
maximum mf latency per bank:
dram[0]:       4371      5330      4494      4517      4892      4151      4514      4103      4227      5290      4381      4334      4954      4409      4971      4103
dram[1]:       4657      5385      3769      4132      4725      3754      4497      3894      3869      4296      3823      3325      5034      4485      3919      4893
dram[2]:       5149      3932      4899      4510      4596      4618      3707      3629      4967      4137      4092      4524      4471      4060      4593      3616
dram[3]:       4466      4176      4527      4210      3162      4089      4290      4845      5212      4501      4357      4584      4799      4876      3714      5170
dram[4]:       5555      4032      4068      4346      4535      4234      3668      5203      4873      4155      4450      4339      4615      4173      4427      5174
dram[5]:       5735      4363      4892      4902      3931      4913      4661      4081      5010      4611      4629      3911      4616      5000      3931      5227
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2709567 n_nop=1495609 n_act=243559 n_pre=243544 n_req=365079 n_req_1=84668 n_req_2=84065 n_req_3=196346 n_rd=648218 n_write=78637 bw_util=0.5113 bw_util_1=0.1123 bw_util_2=0.1116 bw_util_3=0.2874 blp=6.233437 blp_1= 2.012420 blp_2= 2.019671 blp_3= 3.293251
 n_activity=2614668 dram_eff=0.5299 dram_eff_1=0.1164 dram_eff_2=0.1157 dram_eff_3=0.2978
bk0: 42150a 1774802i bk1: 42094a 1773240i bk2: 38896a 1896629i bk3: 38652a 1889734i bk4: 41282a 1625890i bk5: 40952a 1616165i bk6: 38688a 1805519i bk7: 38072a 1820336i bk8: 38164a 1779959i bk9: 37842a 1783737i bk10: 40932a 1547310i bk11: 41628a 1493931i bk12: 42960a 1662958i bk13: 42922a 1655740i bk14: 41578a 1676718i bk15: 41406a 1656006i 
bw_dist = 0.112	0.112	0.287	0.454	0.035
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.94265
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2709567 n_nop=1498604 n_act=243730 n_pre=243714 n_req=363302 n_req_1=82544 n_req_2=84607 n_req_3=196151 n_rd=646308 n_write=77211 bw_util=0.5093 bw_util_1=0.1097 bw_util_2=0.1124 bw_util_3=0.2872 blp=6.264360 blp_1= 1.994419 blp_2= 2.045056 blp_3= 3.322571
 n_activity=2610785 dram_eff=0.5286 dram_eff_1=0.1139 dram_eff_2=0.1167 dram_eff_3=0.298
bk0: 41940a 1785942i bk1: 41654a 1758780i bk2: 38480a 1913794i bk3: 38628a 1896830i bk4: 41594a 1630985i bk5: 41660a 1617101i bk6: 38554a 1815559i bk7: 38512a 1788893i bk8: 37890a 1785941i bk9: 37624a 1794997i bk10: 41372a 1528745i bk11: 41916a 1485158i bk12: 42856a 1645192i bk13: 41984a 1644916i bk14: 41098a 1674360i bk15: 40546a 1654295i 
bw_dist = 0.110	0.112	0.287	0.454	0.036
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.13373
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2709567 n_nop=1502622 n_act=242348 n_pre=242333 n_req=362713 n_req_1=83978 n_req_2=82430 n_req_3=196305 n_rd=645344 n_write=76920 bw_util=0.5085 bw_util_1=0.1114 bw_util_2=0.1097 bw_util_3=0.2874 blp=6.187802 blp_1= 2.002223 blp_2= 2.005395 blp_3= 3.308741
 n_activity=2614209 dram_eff=0.5271 dram_eff_1=0.1155 dram_eff_2=0.1137 dram_eff_3=0.2978
bk0: 42080a 1786717i bk1: 41504a 1790612i bk2: 38450a 1920654i bk3: 38736a 1895670i bk4: 40592a 1639939i bk5: 40898a 1607968i bk6: 38560a 1825138i bk7: 38436a 1802803i bk8: 37880a 1786937i bk9: 37906a 1770036i bk10: 40952a 1558069i bk11: 41534a 1500694i bk12: 42980a 1671180i bk13: 42586a 1677576i bk14: 41250a 1686706i bk15: 41000a 1679319i 
bw_dist = 0.111	0.110	0.287	0.456	0.035
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.8467
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2709567 n_nop=1496300 n_act=244528 n_pre=244513 n_req=363841 n_req_1=84199 n_req_2=83410 n_req_3=196232 n_rd=646488 n_write=77738 bw_util=0.5098 bw_util_1=0.1116 bw_util_2=0.1109 bw_util_3=0.2873 blp=6.303126 blp_1= 2.037090 blp_2= 2.029268 blp_3= 3.332296
 n_activity=2613065 dram_eff=0.5286 dram_eff_1=0.1157 dram_eff_2=0.115 dram_eff_3=0.2979
bk0: 41670a 1788184i bk1: 41370a 1768334i bk2: 38600a 1891597i bk3: 38066a 1911104i bk4: 42062a 1595968i bk5: 41942a 1603162i bk6: 38564a 1814449i bk7: 38400a 1785320i bk8: 37868a 1779658i bk9: 38364a 1749268i bk10: 41644a 1501741i bk11: 41612a 1473490i bk12: 42364a 1653681i bk13: 42312a 1676095i bk14: 41108a 1664769i bk15: 40542a 1663891i 
bw_dist = 0.112	0.111	0.287	0.455	0.036
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.27171
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2709567 n_nop=1496659 n_act=243313 n_pre=243298 n_req=364972 n_req_1=85032 n_req_2=83596 n_req_3=196344 n_rd=648508 n_write=77789 bw_util=0.5114 bw_util_1=0.1129 bw_util_2=0.111 bw_util_3=0.2874 blp=6.247332 blp_1= 2.018092 blp_2= 2.022586 blp_3= 3.300501
 n_activity=2612041 dram_eff=0.5305 dram_eff_1=0.1171 dram_eff_2=0.1152 dram_eff_3=0.2981
bk0: 42120a 1779940i bk1: 42356a 1761837i bk2: 38562a 1914241i bk3: 38120a 1923890i bk4: 41406a 1616027i bk5: 41348a 1611008i bk6: 38602a 1805169i bk7: 38216a 1789659i bk8: 37832a 1784115i bk9: 37948a 1782344i bk10: 41782a 1503218i bk11: 41362a 1497989i bk12: 43090a 1663064i bk13: 42840a 1687325i bk14: 41290a 1680160i bk15: 41634a 1644580i 
bw_dist = 0.113	0.111	0.287	0.453	0.036
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.97167
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2709567 n_nop=1491512 n_act=245404 n_pre=245389 n_req=365368 n_req_1=85089 n_req_2=84244 n_req_3=196035 n_rd=649094 n_write=78168 bw_util=0.5119 bw_util_1=0.1127 bw_util_2=0.1122 bw_util_3=0.287 blp=6.348215 blp_1= 2.045072 blp_2= 2.042552 blp_3= 3.339520
 n_activity=2612418 dram_eff=0.5309 dram_eff_1=0.1169 dram_eff_2=0.1163 dram_eff_3=0.2977
bk0: 41404a 1794122i bk1: 41908a 1749936i bk2: 38792a 1896840i bk3: 38172a 1905044i bk4: 42182a 1599584i bk5: 42266a 1581097i bk6: 38598a 1798288i bk7: 38410a 1774718i bk8: 38056a 1778844i bk9: 38380a 1740452i bk10: 42312a 1476493i bk11: 42220a 1433590i bk12: 42462a 1655596i bk13: 42448a 1686153i bk14: 40726a 1678742i bk15: 40758a 1654109i 
bw_dist = 0.113	0.112	0.287	0.452	0.036
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.43174

========= L2 cache stats =========
L2_cache_bank[0]: Access = 310439, Miss = 162330, Miss_rate = 0.523, Pending_hits = 4253, Reservation_fails = 85178
L2_cache_bank[1]: Access = 307669, Miss = 161786, Miss_rate = 0.526, Pending_hits = 4070, Reservation_fails = 89218
L2_cache_bank[2]: Access = 311127, Miss = 161894, Miss_rate = 0.520, Pending_hits = 4270, Reservation_fails = 102490
L2_cache_bank[3]: Access = 311754, Miss = 161266, Miss_rate = 0.517, Pending_hits = 4197, Reservation_fails = 110320
L2_cache_bank[4]: Access = 307196, Miss = 161375, Miss_rate = 0.525, Pending_hits = 4329, Reservation_fails = 74197
L2_cache_bank[5]: Access = 312411, Miss = 161307, Miss_rate = 0.516, Pending_hits = 4284, Reservation_fails = 92143
L2_cache_bank[6]: Access = 310948, Miss = 161942, Miss_rate = 0.521, Pending_hits = 4293, Reservation_fails = 111512
L2_cache_bank[7]: Access = 315284, Miss = 161307, Miss_rate = 0.512, Pending_hits = 4366, Reservation_fails = 117787
L2_cache_bank[8]: Access = 307807, Miss = 162345, Miss_rate = 0.527, Pending_hits = 4223, Reservation_fails = 91675
L2_cache_bank[9]: Access = 310760, Miss = 161917, Miss_rate = 0.521, Pending_hits = 4310, Reservation_fails = 94144
L2_cache_bank[10]: Access = 311145, Miss = 162269, Miss_rate = 0.522, Pending_hits = 4309, Reservation_fails = 112589
L2_cache_bank[11]: Access = 315222, Miss = 162283, Miss_rate = 0.515, Pending_hits = 4453, Reservation_fails = 130933
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 310439, Miss = 162330 (0.523), PendingHit = 4253 (0.0137)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 307669, Miss = 161786 (0.526), PendingHit = 4070 (0.0132)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 311127, Miss = 161894 (0.52), PendingHit = 4270 (0.0137)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 311754, Miss = 161266 (0.517), PendingHit = 4197 (0.0135)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 307196, Miss = 161375 (0.525), PendingHit = 4329 (0.0141)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 312411, Miss = 161307 (0.516), PendingHit = 4284 (0.0137)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 310948, Miss = 161942 (0.521), PendingHit = 4293 (0.0138)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 315284, Miss = 161307 (0.512), PendingHit = 4366 (0.0138)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 307807, Miss = 162345 (0.527), PendingHit = 4223 (0.0137)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 310760, Miss = 161917 (0.521), PendingHit = 4310 (0.0139)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 311145, Miss = 162269 (0.522), PendingHit = 4309 (0.0138)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 315222, Miss = 162283 (0.515), PendingHit = 4453 (0.0141)
L2 Cache Total Miss Rate = 0.520
Stream 1: L2 Cache Miss Rate = 0.508
Stream 2: L2 Cache Miss Rate = 0.529
Stream 3: L2 Cache Miss Rate = 0.517
Stream 1: Accesses  = 1584157
Stream 1: Misses  = 805516
Stream 2: Accesses  = 1089818
Stream 2: Misses  = 576218
Stream 3: Accesses  = 2641944
Stream 3: Misses  = 1365803
Stream 1+2: Accesses  = 2673975
Stream 1+2: Misses  = 1381734
Stream 1+2+3: Accesses  = 5315919
Stream 1+2+3: Misses  = 2747537
Total Accesses  = 3731762
MPKI-CORES
CORE_L2MPKI_0	39.767
CORE_L2MPKI_1	40.054
CORE_L2MPKI_2	39.257
CORE_L2MPKI_3	40.860
CORE_L2MPKI_4	40.272
CORE_L2MPKI_5	39.483
CORE_L2MPKI_6	38.860
CORE_L2MPKI_7	39.732
CORE_L2MPKI_8	40.415
CORE_L2MPKI_9	39.614
CORE_L2MPKI_10	39.891
CORE_L2MPKI_11	39.937
CORE_L2MPKI_12	39.372
CORE_L2MPKI_13	38.756
CORE_L2MPKI_14	38.322
CORE_L2MPKI_15	39.878
CORE_L2MPKI_16	40.131
CORE_L2MPKI_17	41.161
CORE_L2MPKI_18	42.008
CORE_L2MPKI_19	38.779
CORE_L2MPKI_20	2.874
CORE_L2MPKI_21	2.712
CORE_L2MPKI_22	2.812
CORE_L2MPKI_23	2.722
CORE_L2MPKI_24	2.736
CORE_L2MPKI_25	2.728
CORE_L2MPKI_26	2.805
CORE_L2MPKI_27	2.683
CORE_L2MPKI_28	2.678
CORE_L2MPKI_29	2.815
CORE_L2MPKI_30	2.656
CORE_L2MPKI_31	2.678
CORE_L2MPKI_32	2.657
CORE_L2MPKI_33	2.907
CORE_L2MPKI_34	2.709
CORE_L2MPKI_35	2.678
CORE_L2MPKI_36	2.786
CORE_L2MPKI_37	2.660
CORE_L2MPKI_38	2.660
CORE_L2MPKI_39	2.718
CORE_L2MPKI_40	2.574
CORE_L2MPKI_41	2.686
CORE_L2MPKI_42	2.627
CORE_L2MPKI_43	2.770
CORE_L2MPKI_44	2.625
CORE_L2MPKI_45	2.656
CORE_L2MPKI_46	2.718
CORE_L2MPKI_47	2.710
CORE_L2MPKI_48	2.596
CORE_L2MPKI_49	2.694
CORE_L2MPKI_50	2.611
CORE_L2MPKI_51	2.571
CORE_L2MPKI_52	2.680
CORE_L2MPKI_53	2.634
CORE_L2MPKI_54	2.639
CORE_L2MPKI_55	2.664
CORE_L2MPKI_56	2.565
CORE_L2MPKI_57	2.641
CORE_L2MPKI_58	2.615
CORE_L2MPKI_59	2.738
Avg_MPKI_Stream1= 39.827
Avg_MPKI_Stream2= 2.734
Avg_MPKI_Stream3= 2.651
MISSES-CORES
CORE_MISSES_0	39847
CORE_MISSES_1	41581
CORE_MISSES_2	40401
CORE_MISSES_3	40742
CORE_MISSES_4	40474
CORE_MISSES_5	40651
CORE_MISSES_6	39494
CORE_MISSES_7	40075
CORE_MISSES_8	39924
CORE_MISSES_9	39836
CORE_MISSES_10	40475
CORE_MISSES_11	40236
CORE_MISSES_12	40111
CORE_MISSES_13	40114
CORE_MISSES_14	39522
CORE_MISSES_15	40240
CORE_MISSES_16	40426
CORE_MISSES_17	40652
CORE_MISSES_18	40646
CORE_MISSES_19	40069
CORE_MISSES_20	29110
CORE_MISSES_21	27482
CORE_MISSES_22	30545
CORE_MISSES_23	28412
CORE_MISSES_24	27543
CORE_MISSES_25	30462
CORE_MISSES_26	29497
CORE_MISSES_27	28032
CORE_MISSES_28	28671
CORE_MISSES_29	29798
CORE_MISSES_30	27252
CORE_MISSES_31	29947
CORE_MISSES_32	29014
CORE_MISSES_33	26941
CORE_MISSES_34	29813
CORE_MISSES_35	29333
CORE_MISSES_36	28186
CORE_MISSES_37	28285
CORE_MISSES_38	29608
CORE_MISSES_39	28287
CORE_MISSES_40	28566
CORE_MISSES_41	27866
CORE_MISSES_42	26820
CORE_MISSES_43	28463
CORE_MISSES_44	28278
CORE_MISSES_45	27862
CORE_MISSES_46	27962
CORE_MISSES_47	28422
CORE_MISSES_48	27139
CORE_MISSES_49	29423
CORE_MISSES_50	27821
CORE_MISSES_51	27300
CORE_MISSES_52	27559
CORE_MISSES_53	29635
CORE_MISSES_54	27604
CORE_MISSES_55	28239
CORE_MISSES_56	28676
CORE_MISSES_57	26522
CORE_MISSES_58	28211
CORE_MISSES_59	27919
L2_MISSES = 1942021
L2_total_cache_accesses = 3731762
L2_total_cache_misses = 1942021
L2_total_cache_miss_rate = 0.5204
L2_total_cache_pending_hits = 51357
L2_total_cache_reservation_fails = 1212186
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 547722
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4702
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1542028
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 896326
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4122
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 645
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 780
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 8710
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 945415
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 31973
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 169544
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 162274
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 238701
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 13817
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 229473
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 137522
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2424
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 220
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 196
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7354
L2_cache_data_port_util = 0.269
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=16719189
icnt_total_pkts_simt_to_mem=4317437
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       4.9298
gpu_ipc_2 =       4.9278
gpu_ipc_3 =     206.2611
gpu_tot_sim_cycle_stream_1 = 2052702
gpu_tot_sim_cycle_stream_2 = 2052053
gpu_tot_sim_cycle_stream_3 = 2047833
gpu_sim_insn_1 = 10119400
gpu_sim_insn_2 = 10112127
gpu_sim_insn_3 = 422388288
gpu_sim_cycle = 2052703
gpu_sim_insn = 442619815
gpu_ipc =     215.6278
gpu_tot_sim_cycle = 2052703
gpu_tot_sim_insn = 442619815
gpu_tot_ipc =     215.6278
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 11721964
gpu_stall_icnt2sh    = 17792894
gpu_total_sim_rate=147885

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8105078
	L1I_total_cache_misses = 20696
	L1I_total_cache_miss_rate = 0.0026
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 34997
L1D_cache:
	L1D_cache_core[0]: Access = 98674, Miss = 78719, Miss_rate = 0.798, Pending_hits = 6131, Reservation_fails = 1815725
	L1D_cache_core[1]: Access = 101891, Miss = 81220, Miss_rate = 0.797, Pending_hits = 6400, Reservation_fails = 1850802
	L1D_cache_core[2]: Access = 98532, Miss = 78740, Miss_rate = 0.799, Pending_hits = 6150, Reservation_fails = 1825772
	L1D_cache_core[3]: Access = 99486, Miss = 79571, Miss_rate = 0.800, Pending_hits = 6122, Reservation_fails = 1849703
	L1D_cache_core[4]: Access = 98702, Miss = 78697, Miss_rate = 0.797, Pending_hits = 6143, Reservation_fails = 1834240
	L1D_cache_core[5]: Access = 100495, Miss = 80006, Miss_rate = 0.796, Pending_hits = 6287, Reservation_fails = 1854164
	L1D_cache_core[6]: Access = 97966, Miss = 77944, Miss_rate = 0.796, Pending_hits = 6210, Reservation_fails = 1811549
	L1D_cache_core[7]: Access = 98682, Miss = 78861, Miss_rate = 0.799, Pending_hits = 6129, Reservation_fails = 1841280
	L1D_cache_core[8]: Access = 97613, Miss = 78080, Miss_rate = 0.800, Pending_hits = 6142, Reservation_fails = 1818201
	L1D_cache_core[9]: Access = 97916, Miss = 78373, Miss_rate = 0.800, Pending_hits = 6081, Reservation_fails = 1834187
	L1D_cache_core[10]: Access = 98496, Miss = 78868, Miss_rate = 0.801, Pending_hits = 6048, Reservation_fails = 1840549
	L1D_cache_core[11]: Access = 98726, Miss = 79018, Miss_rate = 0.800, Pending_hits = 6137, Reservation_fails = 1859242
	L1D_cache_core[12]: Access = 99343, Miss = 79071, Miss_rate = 0.796, Pending_hits = 6245, Reservation_fails = 1845253
	L1D_cache_core[13]: Access = 99171, Miss = 78596, Miss_rate = 0.793, Pending_hits = 6195, Reservation_fails = 1837414
	L1D_cache_core[14]: Access = 97304, Miss = 77867, Miss_rate = 0.800, Pending_hits = 6096, Reservation_fails = 1837886
	L1D_cache_core[15]: Access = 98917, Miss = 78844, Miss_rate = 0.797, Pending_hits = 6022, Reservation_fails = 1840159
	L1D_cache_core[16]: Access = 99507, Miss = 79149, Miss_rate = 0.795, Pending_hits = 6263, Reservation_fails = 1852750
	L1D_cache_core[17]: Access = 99584, Miss = 79216, Miss_rate = 0.795, Pending_hits = 6130, Reservation_fails = 1856729
	L1D_cache_core[18]: Access = 99810, Miss = 79974, Miss_rate = 0.801, Pending_hits = 6200, Reservation_fails = 1866817
	L1D_cache_core[19]: Access = 97865, Miss = 78328, Miss_rate = 0.800, Pending_hits = 6193, Reservation_fails = 1820883
	L1D_cache_core[20]: Access = 23885, Miss = 23885, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36256
	L1D_cache_core[21]: Access = 23744, Miss = 23744, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33339
	L1D_cache_core[22]: Access = 25477, Miss = 25477, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18831
	L1D_cache_core[23]: Access = 24503, Miss = 24503, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29745
	L1D_cache_core[24]: Access = 23649, Miss = 23649, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35193
	L1D_cache_core[25]: Access = 26186, Miss = 26186, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21773
	L1D_cache_core[26]: Access = 24606, Miss = 24606, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28406
	L1D_cache_core[27]: Access = 24486, Miss = 24486, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28353
	L1D_cache_core[28]: Access = 25102, Miss = 25102, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27104
	L1D_cache_core[29]: Access = 24812, Miss = 24812, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28496
	L1D_cache_core[30]: Access = 24087, Miss = 24087, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35783
	L1D_cache_core[31]: Access = 26274, Miss = 26274, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23874
	L1D_cache_core[32]: Access = 25627, Miss = 25627, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20025
	L1D_cache_core[33]: Access = 21820, Miss = 21820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 41729
	L1D_cache_core[34]: Access = 25911, Miss = 25911, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21363
	L1D_cache_core[35]: Access = 25776, Miss = 25776, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24906
	L1D_cache_core[36]: Access = 23807, Miss = 23807, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29803
	L1D_cache_core[37]: Access = 25117, Miss = 25117, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33294
	L1D_cache_core[38]: Access = 26132, Miss = 26132, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23082
	L1D_cache_core[39]: Access = 24444, Miss = 24444, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32187
	L1D_cache_core[40]: Access = 26060, Miss = 26060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20868
	L1D_cache_core[41]: Access = 24475, Miss = 24475, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28518
	L1D_cache_core[42]: Access = 24168, Miss = 24168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30258
	L1D_cache_core[43]: Access = 24085, Miss = 24085, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26610
	L1D_cache_core[44]: Access = 25363, Miss = 25363, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20904
	L1D_cache_core[45]: Access = 24606, Miss = 24606, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23816
	L1D_cache_core[46]: Access = 24158, Miss = 24158, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27355
	L1D_cache_core[47]: Access = 24588, Miss = 24588, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23175
	L1D_cache_core[48]: Access = 24574, Miss = 24574, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26460
	L1D_cache_core[49]: Access = 25631, Miss = 25631, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21018
	L1D_cache_core[50]: Access = 25044, Miss = 25044, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26617
	L1D_cache_core[51]: Access = 24917, Miss = 24917, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25595
	L1D_cache_core[52]: Access = 24196, Miss = 24196, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26984
	L1D_cache_core[53]: Access = 26359, Miss = 26359, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18869
	L1D_cache_core[54]: Access = 24663, Miss = 24663, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27515
	L1D_cache_core[55]: Access = 25022, Miss = 25022, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33862
	L1D_cache_core[56]: Access = 26192, Miss = 26192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16054
	L1D_cache_core[57]: Access = 23643, Miss = 23643, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30733
	L1D_cache_core[58]: Access = 25318, Miss = 25318, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22506
	L1D_cache_core[59]: Access = 23939, Miss = 23939, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25224
	L1D_total_cache_accesses = 2971126
	L1D_total_cache_misses = 2571588
	L1D_total_cache_miss_rate = 0.8655
	L1D_total_cache_pending_hits = 123324
	L1D_total_cache_reservation_fails = 37869788
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 815412
	L1C_total_cache_misses = 8812
	L1C_total_cache_miss_rate = 0.0108
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 68035
L1T_cache:
	L1T_total_cache_accesses = 3022740
	L1T_total_cache_misses = 1146932
	L1T_total_cache_miss_rate = 0.3794
	L1T_total_cache_pending_hits = 1875808
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 271083
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 122999
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2094956
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 32237000
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 806600
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 8812
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 68035
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1875808
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1146932
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5131
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 325
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 476632
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 5632788
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8084382
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 20696
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 34997
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2953, 2081, 2167, 2182, 1679, 2584, 2610, 2526, 2558, 2154, 2582, 3016, 2100, 1598, 2180, 2510, 2537, 2360, 2115, 2833, 2169, 1850, 2154, 2238, 2139, 1762, 2167, 2587, 2141, 1722, 2154, 1763, 2988, 1576, 2502, 1682, 2945, 1657, 1541, 1643, 2472, 1616, 2085, 1588, 2055, 1668, 2528, 2452, 
gpgpu_n_tot_thrd_icount = 495064416
gpgpu_n_tot_w_icount = 15470763
gpgpu_n_stall_shd_mem = 53119779
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2094928
gpgpu_n_mem_write_global = 482087
gpgpu_n_mem_texture = 1146932
gpgpu_n_mem_const = 5547
gpgpu_n_load_insn  = 32515460
gpgpu_n_store_insn = 1577804
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 14429632
gpgpu_n_const_mem_insn = 15340416
gpgpu_n_param_mem_insn = 6414136
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 68035
gpgpu_stall_shd_mem[c_mem][bk_conf] = 68035
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 39368576
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:78261341	W0_Idle:12517196	W0_Scoreboard:139844533	W1:359766	W2:297672	W3:300007	W4:236471	W5:168837	W6:82985	W7:43820	W8:15762	W9:6371	W10:2723	W11:2226	W12:1937	W13:1596	W14:2465	W15:2017	W16:3313	W17:5230	W18:6870	W19:16485	W20:18872	W21:33230	W22:42737	W23:43207	W24:47128	W25:47998	W26:34905	W27:20682	W28:9391	W29:3713	W30:1552	W31:0	W32:13611000
Warp Occupancy Distribution:
Stall:66780143	W0_Idle:6330965	W0_Scoreboard:6867988	W1:359766	W2:297672	W3:300007	W4:236471	W5:168837	W6:82985	W7:43820	W8:15762	W9:6371	W10:2723	W11:2226	W12:1937	W13:1596	W14:2465	W15:2017	W16:3313	W17:5230	W18:6870	W19:16485	W20:18872	W21:33230	W22:42737	W23:43207	W24:47128	W25:47998	W26:34905	W27:20682	W28:9391	W29:3713	W30:1552	W31:0	W32:269056
Warp Occupancy Distribution:
Stall:6263193	W0_Idle:2293598	W0_Scoreboard:66790081	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6662794
warp_utilization0: 0.062866
warp_utilization1: 0.025930
warp_utilization2: 0.081244
traffic_breakdown_coretomem[CONST_ACC_R] = 44376 {8:5547,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16759424 {8:2094928,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 22579992 {40:441699,72:9074,136:31314,}
traffic_breakdown_coretomem[INST_ACC_R] = 22720 {8:2840,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 9175456 {8:1146932,}
traffic_breakdown_memtocore[CONST_ACC_R] = 399384 {72:5547,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 284830512 {136:2094342,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3855824 {8:481978,}
traffic_breakdown_memtocore[INST_ACC_R] = 386240 {136:2840,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 155982752 {136:1146932,}
maxmrqlatency = 1210 
maxdqlatency = 0 
maxmflatency = 5735 
averagemflatency = 706 
averagemflatency_1 = 845 
averagemflatency_2= 606 
averagemflatency_3 = 601 
averagemrqlatency_1 = 49 
averagemrqlatency_2 = 48 
averagemrqlatency_3 = 40 
max_icnt2mem_latency = 5286 
max_icnt2sh_latency = 2052702 
mrq_lat_table:886733 	38855 	49442 	105328 	304792 	350740 	324382 	182923 	40503 	2496 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	6533 	23963 	61264 	177925 	882841 	1934867 	634515 	6752 	139 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	308636 	101822 	153979 	321683 	620167 	1069888 	1019787 	134117 	2011 	54 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	124668 	2809662 	309935 	2549 	7 	0 	0 	2 	1 	25 	120 	1304 	15521 	30054 	50253 	108016 	113642 	163040 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	243 	3860 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        25        28        25        22        24        20        18        18        26        28        24        26        18        24        22        24 
dram[1]:        26        28        25        48        23        21        17        18        26        28        24        26        20        17        22        18 
dram[2]:        20        26        22        24        21        20        18        17        26        26        22        26        21        18        19        19 
dram[3]:        25        25        21        22        22        22        18        14        28        26        26        23        24        24        18        22 
dram[4]:        24        23        22        30        17        21        18        18        28        26        38        26        20        24        17        19 
dram[5]:        27        25        22        22        23        22        20        17        28        26        22        23        25        22        19        19 
maximum service time to same row:
dram[0]:      2909      4812      3849      3889      4147      3975      5514      8964      5487      5603      2883      3828      6928      5756      7744      7188 
dram[1]:      4561      5087      3421      4716      4026      5578      2458      7796      5597      5482      3215      3690      5706      6021      8377      7248 
dram[2]:      4553      4585      3679      3592      3685      3233      8694      6540      5422      5307      2977      2865      6194      6266      7627      8672 
dram[3]:      4932      5203      6284      3747      3996      3508      7834      4294      5315      5477      3454      3156      6169      5663      7221      9548 
dram[4]:      4688      3287      4190      3766      2582      3870      7334      6066      5399      4325      2928      3054      6535      6012      8146      7192 
dram[5]:      4754      3175      4120      3862      3626      3859      9047      7079      5369      4238      3754      3210      4847      6573      7779      7566 
average row accesses per activate:
dram[0]:  1.557528  1.566988  1.484060  1.475186  1.617836  1.636176  1.480889  1.487678  1.601801  1.606935  1.631384  1.666524  1.525980  1.565498  1.577779  1.595127 
dram[1]:  1.553847  1.547382  1.484327  1.480017  1.607791  1.592515  1.495808  1.467248  1.601001  1.564541  1.630479  1.649486  1.541828  1.545369  1.591901  1.567733 
dram[2]:  1.561139  1.547576  1.479228  1.477254  1.631839  1.592376  1.518241  1.485595  1.606099  1.592678  1.664298  1.658290  1.557476  1.513936  1.577868  1.559294 
dram[3]:  1.540442  1.538317  1.468008  1.466297  1.623043  1.599048  1.462590  1.500733  1.594617  1.583849  1.646866  1.644901  1.542350  1.515904  1.574496  1.572877 
dram[4]:  1.569312  1.564628  1.478763  1.467677  1.626359  1.617325  1.490161  1.502820  1.597267  1.595787  1.667116  1.656762  1.537979  1.526152  1.577528  1.595657 
dram[5]:  1.547282  1.534315  1.488662  1.437849  1.644941  1.590445  1.496357  1.464063  1.591042  1.577696  1.671222  1.652215  1.539442  1.514032  1.575594  1.561568 
average row locality = 2286205/1462883 = 1.562808
average row locality_1 = 1111529/600207 = 1.851909
average row locality_2 = 606731/439134 = 1.381653
average row locality_3 = 567945/423542 = 1.340941
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     21075     21047     19448     19326     20641     20476     19345     19036     19083     18921     20467     20814     21480     21461     20789     20703 
dram[1]:     20970     20827     19240     19315     20797     20830     19277     19256     18945     18812     20686     20958     21428     20992     20549     20273 
dram[2]:     21040     20752     19225     19368     20296     20449     19280     19219     18940     18953     20476     20767     21490     21293     20625     20502 
dram[3]:     20835     20685     19300     19033     21031     20971     19282     19200     18934     19182     20822     20806     21182     21156     20554     20271 
dram[4]:     21060     21178     19281     19061     20703     20674     19301     19108     18916     18974     20891     20681     21545     21420     20645     20817 
dram[5]:     20702     20954     19396     19086     21091     21133     19299     19205     19028     19190     21156     21111     21231     21224     20363     20379 
total reads: 1941989
bank skew: 21545/18812 = 1.15
chip skew: 324548/322675 = 1.01
number of total write accesses:
dram[0]:      3224      3304      1872      1868      4738      4870      2119      2092      3866      3740      5919      6427      3395      3540      3452      3586 
dram[1]:      3183      3258      1738      1756      4627      4405      2131      2113      3762      3514      5912      6148      3656      3567      3589      3544 
dram[2]:      3256      2994      1712      1739      4849      4615      2194      2077      3918      3800      5993      6157      3562      3042      3529      3272 
dram[3]:      3162      3102      1854      1611      4889      4561      2006      2298      3818      3844      6292      6274      3565      3006      3646      3470 
dram[4]:      3302      3274      1713      1576      4878      4718      2205      2211      3762      3750      6318      6195      3441      3032      3447      3654 
dram[5]:      3089      3213      1874      1504      4955      4567      2265      2122      3778      3898      6481      6519      3534      2946      3575      3399 
total reads: 344217
bank skew: 6519/1504 = 4.33
chip skew: 58012/56709 = 1.02
average mf latency per bank:
dram[0]:       1147      1130      1016       995       992       988      1297      1284       741       734       875       866      1706      1597      1151      1121
dram[1]:       1183      1210      1063      1101      1037      1143      1353      1415       766       804       893       944      1654      1757      1170      1225
dram[2]:       1120      1186      1003      1059       976      1090      1262      1356       720       778       836       920      1573      1858      1113      1207
dram[3]:       1184      1238      1072      1219      1053      1156      1381      1413       770       817       921       972      1709      1859      1178      1241
dram[4]:       1128      1139       999      1031       988      1055      1291      1309       736       757       863       896      1610      1720      1130      1167
dram[5]:       1197      1243      1070      1141      1075      1189      1365      1460       778       829       927       992      1704      1905      1205      1266
maximum mf latency per bank:
dram[0]:       4371      5330      4494      4517      4892      4151      4514      4103      4227      5290      4381      4334      4954      4409      4971      4103
dram[1]:       4657      5385      3769      4132      4725      3754      4497      3894      3869      4296      3823      3325      5034      4485      3919      4893
dram[2]:       5149      3932      4899      4510      4596      4618      3707      3629      4967      4137      4092      4524      4471      4060      4593      3616
dram[3]:       4466      4176      4527      4210      3162      4089      4290      4845      5212      4501      4357      4584      4799      4876      3714      5170
dram[4]:       5555      4032      4068      4346      4535      4234      3668      5203      4873      4155      4450      4339      4615      4173      4427      5174
dram[5]:       5735      4363      4892      4902      3931      4913      4661      4081      5010      4611      4629      3911      4616      5000      3931      5227
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2709567 n_nop=1495609 n_act=243559 n_pre=243544 n_req=365079 n_req_1=84668 n_req_2=84065 n_req_3=196346 n_rd=648218 n_write=78637 bw_util=0.5113 bw_util_1=0.1123 bw_util_2=0.1116 bw_util_3=0.2874 blp=6.233437 blp_1= 2.012420 blp_2= 2.019671 blp_3= 3.293251
 n_activity=2614668 dram_eff=0.5299 dram_eff_1=0.1164 dram_eff_2=0.1157 dram_eff_3=0.2978
bk0: 42150a 1774802i bk1: 42094a 1773240i bk2: 38896a 1896629i bk3: 38652a 1889734i bk4: 41282a 1625890i bk5: 40952a 1616165i bk6: 38688a 1805519i bk7: 38072a 1820336i bk8: 38164a 1779959i bk9: 37842a 1783737i bk10: 40932a 1547310i bk11: 41628a 1493931i bk12: 42960a 1662958i bk13: 42922a 1655740i bk14: 41578a 1676718i bk15: 41406a 1656006i 
bw_dist = 0.112	0.112	0.287	0.454	0.035
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.94265
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2709567 n_nop=1498604 n_act=243730 n_pre=243714 n_req=363302 n_req_1=82544 n_req_2=84607 n_req_3=196151 n_rd=646308 n_write=77211 bw_util=0.5093 bw_util_1=0.1097 bw_util_2=0.1124 bw_util_3=0.2872 blp=6.264360 blp_1= 1.994419 blp_2= 2.045056 blp_3= 3.322571
 n_activity=2610785 dram_eff=0.5286 dram_eff_1=0.1139 dram_eff_2=0.1167 dram_eff_3=0.298
bk0: 41940a 1785942i bk1: 41654a 1758780i bk2: 38480a 1913794i bk3: 38628a 1896830i bk4: 41594a 1630985i bk5: 41660a 1617101i bk6: 38554a 1815559i bk7: 38512a 1788893i bk8: 37890a 1785941i bk9: 37624a 1794997i bk10: 41372a 1528745i bk11: 41916a 1485158i bk12: 42856a 1645192i bk13: 41984a 1644916i bk14: 41098a 1674360i bk15: 40546a 1654295i 
bw_dist = 0.110	0.112	0.287	0.454	0.036
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.13373
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2709567 n_nop=1502622 n_act=242348 n_pre=242333 n_req=362713 n_req_1=83978 n_req_2=82430 n_req_3=196305 n_rd=645344 n_write=76920 bw_util=0.5085 bw_util_1=0.1114 bw_util_2=0.1097 bw_util_3=0.2874 blp=6.187802 blp_1= 2.002223 blp_2= 2.005395 blp_3= 3.308741
 n_activity=2614209 dram_eff=0.5271 dram_eff_1=0.1155 dram_eff_2=0.1137 dram_eff_3=0.2978
bk0: 42080a 1786717i bk1: 41504a 1790612i bk2: 38450a 1920654i bk3: 38736a 1895670i bk4: 40592a 1639939i bk5: 40898a 1607968i bk6: 38560a 1825138i bk7: 38436a 1802803i bk8: 37880a 1786937i bk9: 37906a 1770036i bk10: 40952a 1558069i bk11: 41534a 1500694i bk12: 42980a 1671180i bk13: 42586a 1677576i bk14: 41250a 1686706i bk15: 41000a 1679319i 
bw_dist = 0.111	0.110	0.287	0.456	0.035
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.8467
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2709567 n_nop=1496300 n_act=244528 n_pre=244513 n_req=363841 n_req_1=84199 n_req_2=83410 n_req_3=196232 n_rd=646488 n_write=77738 bw_util=0.5098 bw_util_1=0.1116 bw_util_2=0.1109 bw_util_3=0.2873 blp=6.303126 blp_1= 2.037090 blp_2= 2.029268 blp_3= 3.332296
 n_activity=2613065 dram_eff=0.5286 dram_eff_1=0.1157 dram_eff_2=0.115 dram_eff_3=0.2979
bk0: 41670a 1788184i bk1: 41370a 1768334i bk2: 38600a 1891597i bk3: 38066a 1911104i bk4: 42062a 1595968i bk5: 41942a 1603162i bk6: 38564a 1814449i bk7: 38400a 1785320i bk8: 37868a 1779658i bk9: 38364a 1749268i bk10: 41644a 1501741i bk11: 41612a 1473490i bk12: 42364a 1653681i bk13: 42312a 1676095i bk14: 41108a 1664769i bk15: 40542a 1663891i 
bw_dist = 0.112	0.111	0.287	0.455	0.036
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.27171
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2709567 n_nop=1496659 n_act=243313 n_pre=243298 n_req=364972 n_req_1=85032 n_req_2=83596 n_req_3=196344 n_rd=648508 n_write=77789 bw_util=0.5114 bw_util_1=0.1129 bw_util_2=0.111 bw_util_3=0.2874 blp=6.247332 blp_1= 2.018092 blp_2= 2.022586 blp_3= 3.300501
 n_activity=2612041 dram_eff=0.5305 dram_eff_1=0.1171 dram_eff_2=0.1152 dram_eff_3=0.2981
bk0: 42120a 1779940i bk1: 42356a 1761837i bk2: 38562a 1914241i bk3: 38120a 1923890i bk4: 41406a 1616027i bk5: 41348a 1611008i bk6: 38602a 1805169i bk7: 38216a 1789659i bk8: 37832a 1784115i bk9: 37948a 1782344i bk10: 41782a 1503218i bk11: 41362a 1497989i bk12: 43090a 1663064i bk13: 42840a 1687325i bk14: 41290a 1680160i bk15: 41634a 1644580i 
bw_dist = 0.113	0.111	0.287	0.453	0.036
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.97167
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2709567 n_nop=1491512 n_act=245404 n_pre=245389 n_req=365368 n_req_1=85089 n_req_2=84244 n_req_3=196035 n_rd=649094 n_write=78168 bw_util=0.5119 bw_util_1=0.1127 bw_util_2=0.1122 bw_util_3=0.287 blp=6.348215 blp_1= 2.045072 blp_2= 2.042552 blp_3= 3.339520
 n_activity=2612418 dram_eff=0.5309 dram_eff_1=0.1169 dram_eff_2=0.1163 dram_eff_3=0.2977
bk0: 41404a 1794122i bk1: 41908a 1749936i bk2: 38792a 1896840i bk3: 38172a 1905044i bk4: 42182a 1599584i bk5: 42266a 1581097i bk6: 38598a 1798288i bk7: 38410a 1774718i bk8: 38056a 1778844i bk9: 38380a 1740452i bk10: 42312a 1476493i bk11: 42220a 1433590i bk12: 42462a 1655596i bk13: 42448a 1686153i bk14: 40726a 1678742i bk15: 40758a 1654109i 
bw_dist = 0.113	0.112	0.287	0.452	0.036
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.43174

========= L2 cache stats =========
L2_cache_bank[0]: Access = 310439, Miss = 162330, Miss_rate = 0.523, Pending_hits = 4253, Reservation_fails = 85178
L2_cache_bank[1]: Access = 307669, Miss = 161786, Miss_rate = 0.526, Pending_hits = 4070, Reservation_fails = 89218
L2_cache_bank[2]: Access = 311127, Miss = 161894, Miss_rate = 0.520, Pending_hits = 4270, Reservation_fails = 102490
L2_cache_bank[3]: Access = 311754, Miss = 161266, Miss_rate = 0.517, Pending_hits = 4197, Reservation_fails = 110320
L2_cache_bank[4]: Access = 307196, Miss = 161375, Miss_rate = 0.525, Pending_hits = 4329, Reservation_fails = 74197
L2_cache_bank[5]: Access = 312411, Miss = 161307, Miss_rate = 0.516, Pending_hits = 4284, Reservation_fails = 92143
L2_cache_bank[6]: Access = 310948, Miss = 161942, Miss_rate = 0.521, Pending_hits = 4293, Reservation_fails = 111512
L2_cache_bank[7]: Access = 315284, Miss = 161307, Miss_rate = 0.512, Pending_hits = 4366, Reservation_fails = 117787
L2_cache_bank[8]: Access = 307807, Miss = 162345, Miss_rate = 0.527, Pending_hits = 4223, Reservation_fails = 91675
L2_cache_bank[9]: Access = 310760, Miss = 161917, Miss_rate = 0.521, Pending_hits = 4310, Reservation_fails = 94144
L2_cache_bank[10]: Access = 311145, Miss = 162269, Miss_rate = 0.522, Pending_hits = 4309, Reservation_fails = 112589
L2_cache_bank[11]: Access = 315222, Miss = 162283, Miss_rate = 0.515, Pending_hits = 4453, Reservation_fails = 130933
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 310439, Miss = 162330 (0.523), PendingHit = 4253 (0.0137)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 307669, Miss = 161786 (0.526), PendingHit = 4070 (0.0132)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 311127, Miss = 161894 (0.52), PendingHit = 4270 (0.0137)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 311754, Miss = 161266 (0.517), PendingHit = 4197 (0.0135)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 307196, Miss = 161375 (0.525), PendingHit = 4329 (0.0141)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 312411, Miss = 161307 (0.516), PendingHit = 4284 (0.0137)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 310948, Miss = 161942 (0.521), PendingHit = 4293 (0.0138)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 315284, Miss = 161307 (0.512), PendingHit = 4366 (0.0138)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 307807, Miss = 162345 (0.527), PendingHit = 4223 (0.0137)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 310760, Miss = 161917 (0.521), PendingHit = 4310 (0.0139)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 311145, Miss = 162269 (0.522), PendingHit = 4309 (0.0138)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 315222, Miss = 162283 (0.515), PendingHit = 4453 (0.0141)
L2 Cache Total Miss Rate = 0.520
Stream 1: L2 Cache Miss Rate = 0.508
Stream 2: L2 Cache Miss Rate = 0.529
Stream 3: L2 Cache Miss Rate = 0.517
Stream 1: Accesses  = 1584157
Stream 1: Misses  = 805516
Stream 2: Accesses  = 1089818
Stream 2: Misses  = 576218
Stream 3: Accesses  = 2641944
Stream 3: Misses  = 1365803
Stream 1+2: Accesses  = 2673975
Stream 1+2: Misses  = 1381734
Stream 1+2+3: Accesses  = 5315919
Stream 1+2+3: Misses  = 2747537
Total Accesses  = 3731762
MPKI-CORES
CORE_L2MPKI_0	39.767
CORE_L2MPKI_1	40.054
CORE_L2MPKI_2	39.257
CORE_L2MPKI_3	40.860
CORE_L2MPKI_4	40.272
CORE_L2MPKI_5	39.483
CORE_L2MPKI_6	38.860
CORE_L2MPKI_7	39.732
CORE_L2MPKI_8	40.415
CORE_L2MPKI_9	39.614
CORE_L2MPKI_10	39.891
CORE_L2MPKI_11	39.937
CORE_L2MPKI_12	39.372
CORE_L2MPKI_13	38.756
CORE_L2MPKI_14	38.322
CORE_L2MPKI_15	39.878
CORE_L2MPKI_16	40.131
CORE_L2MPKI_17	41.161
CORE_L2MPKI_18	42.008
CORE_L2MPKI_19	38.779
CORE_L2MPKI_20	2.874
CORE_L2MPKI_21	2.712
CORE_L2MPKI_22	2.812
CORE_L2MPKI_23	2.722
CORE_L2MPKI_24	2.736
CORE_L2MPKI_25	2.728
CORE_L2MPKI_26	2.805
CORE_L2MPKI_27	2.683
CORE_L2MPKI_28	2.678
CORE_L2MPKI_29	2.815
CORE_L2MPKI_30	2.656
CORE_L2MPKI_31	2.678
CORE_L2MPKI_32	2.657
CORE_L2MPKI_33	2.907
CORE_L2MPKI_34	2.709
CORE_L2MPKI_35	2.678
CORE_L2MPKI_36	2.786
CORE_L2MPKI_37	2.660
CORE_L2MPKI_38	2.660
CORE_L2MPKI_39	2.718
CORE_L2MPKI_40	2.574
CORE_L2MPKI_41	2.686
CORE_L2MPKI_42	2.627
CORE_L2MPKI_43	2.770
CORE_L2MPKI_44	2.625
CORE_L2MPKI_45	2.656
CORE_L2MPKI_46	2.718
CORE_L2MPKI_47	2.710
CORE_L2MPKI_48	2.596
CORE_L2MPKI_49	2.694
CORE_L2MPKI_50	2.611
CORE_L2MPKI_51	2.571
CORE_L2MPKI_52	2.680
CORE_L2MPKI_53	2.634
CORE_L2MPKI_54	2.639
CORE_L2MPKI_55	2.664
CORE_L2MPKI_56	2.565
CORE_L2MPKI_57	2.641
CORE_L2MPKI_58	2.615
CORE_L2MPKI_59	2.738
Avg_MPKI_Stream1= 39.827
Avg_MPKI_Stream2= 2.734
Avg_MPKI_Stream3= 2.651
MISSES-CORES
CORE_MISSES_0	39847
CORE_MISSES_1	41581
CORE_MISSES_2	40401
CORE_MISSES_3	40742
CORE_MISSES_4	40474
CORE_MISSES_5	40651
CORE_MISSES_6	39494
CORE_MISSES_7	40075
CORE_MISSES_8	39924
CORE_MISSES_9	39836
CORE_MISSES_10	40475
CORE_MISSES_11	40236
CORE_MISSES_12	40111
CORE_MISSES_13	40114
CORE_MISSES_14	39522
CORE_MISSES_15	40240
CORE_MISSES_16	40426
CORE_MISSES_17	40652
CORE_MISSES_18	40646
CORE_MISSES_19	40069
CORE_MISSES_20	29110
CORE_MISSES_21	27482
CORE_MISSES_22	30545
CORE_MISSES_23	28412
CORE_MISSES_24	27543
CORE_MISSES_25	30462
CORE_MISSES_26	29497
CORE_MISSES_27	28032
CORE_MISSES_28	28671
CORE_MISSES_29	29798
CORE_MISSES_30	27252
CORE_MISSES_31	29947
CORE_MISSES_32	29014
CORE_MISSES_33	26941
CORE_MISSES_34	29813
CORE_MISSES_35	29333
CORE_MISSES_36	28186
CORE_MISSES_37	28285
CORE_MISSES_38	29608
CORE_MISSES_39	28287
CORE_MISSES_40	28566
CORE_MISSES_41	27866
CORE_MISSES_42	26820
CORE_MISSES_43	28463
CORE_MISSES_44	28278
CORE_MISSES_45	27862
CORE_MISSES_46	27962
CORE_MISSES_47	28422
CORE_MISSES_48	27139
CORE_MISSES_49	29423
CORE_MISSES_50	27821
CORE_MISSES_51	27300
CORE_MISSES_52	27559
CORE_MISSES_53	29635
CORE_MISSES_54	27604
CORE_MISSES_55	28239
CORE_MISSES_56	28676
CORE_MISSES_57	26522
CORE_MISSES_58	28211
CORE_MISSES_59	27919
L2_MISSES = 1942021
L2_total_cache_accesses = 3731762
L2_total_cache_misses = 1942021
L2_total_cache_miss_rate = 0.5204
L2_total_cache_pending_hits = 51357
L2_total_cache_reservation_fails = 1212186
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 547722
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4702
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1542028
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 896326
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4122
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 645
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 780
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 8710
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 945415
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 31973
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 169544
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 162274
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 238701
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 13817
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 229473
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 137522
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2424
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 220
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 196
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7354
L2_cache_data_port_util = 0.269
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=16719189
icnt_total_pkts_simt_to_mem=4317437
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       4.8055
gpu_ipc_2 =       4.8085
gpu_ipc_3 =     205.7350
gpu_tot_sim_cycle_stream_1 = 2204589
gpu_tot_sim_cycle_stream_2 = 2203188
gpu_tot_sim_cycle_stream_3 = 2199718
gpu_sim_insn_1 = 10594102
gpu_sim_insn_2 = 10594099
gpu_sim_insn_3 = 452558880
gpu_sim_cycle = 2204590
gpu_sim_insn = 473747081
gpu_ipc =     214.8912
gpu_tot_sim_cycle = 2204590
gpu_tot_sim_insn = 473747081
gpu_tot_ipc =     214.8912
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 12629872
gpu_stall_icnt2sh    = 19172029
gpu_total_sim_rate=148092

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8644531
	L1I_total_cache_misses = 21827
	L1I_total_cache_miss_rate = 0.0025
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 34997
L1D_cache:
	L1D_cache_core[0]: Access = 105818, Miss = 84597, Miss_rate = 0.799, Pending_hits = 6569, Reservation_fails = 1960039
	L1D_cache_core[1]: Access = 108952, Miss = 87023, Miss_rate = 0.799, Pending_hits = 6838, Reservation_fails = 1994437
	L1D_cache_core[2]: Access = 105310, Miss = 84353, Miss_rate = 0.801, Pending_hits = 6530, Reservation_fails = 1970454
	L1D_cache_core[3]: Access = 106613, Miss = 85471, Miss_rate = 0.802, Pending_hits = 6503, Reservation_fails = 1994112
	L1D_cache_core[4]: Access = 105718, Miss = 84539, Miss_rate = 0.800, Pending_hits = 6528, Reservation_fails = 1978039
	L1D_cache_core[5]: Access = 107854, Miss = 86126, Miss_rate = 0.799, Pending_hits = 6683, Reservation_fails = 1998196
	L1D_cache_core[6]: Access = 105058, Miss = 83828, Miss_rate = 0.798, Pending_hits = 6627, Reservation_fails = 1955860
	L1D_cache_core[7]: Access = 105643, Miss = 84645, Miss_rate = 0.801, Pending_hits = 6548, Reservation_fails = 1985871
	L1D_cache_core[8]: Access = 104827, Miss = 84083, Miss_rate = 0.802, Pending_hits = 6584, Reservation_fails = 1962525
	L1D_cache_core[9]: Access = 104873, Miss = 84133, Miss_rate = 0.802, Pending_hits = 6489, Reservation_fails = 1978769
	L1D_cache_core[10]: Access = 105723, Miss = 84867, Miss_rate = 0.803, Pending_hits = 6447, Reservation_fails = 1984859
	L1D_cache_core[11]: Access = 105616, Miss = 84824, Miss_rate = 0.803, Pending_hits = 6528, Reservation_fails = 2003850
	L1D_cache_core[12]: Access = 106454, Miss = 84988, Miss_rate = 0.798, Pending_hits = 6660, Reservation_fails = 1989671
	L1D_cache_core[13]: Access = 106257, Miss = 84463, Miss_rate = 0.795, Pending_hits = 6626, Reservation_fails = 1981436
	L1D_cache_core[14]: Access = 104716, Miss = 83936, Miss_rate = 0.802, Pending_hits = 6526, Reservation_fails = 1981649
	L1D_cache_core[15]: Access = 106162, Miss = 84839, Miss_rate = 0.799, Pending_hits = 6439, Reservation_fails = 1984305
	L1D_cache_core[16]: Access = 106707, Miss = 85112, Miss_rate = 0.798, Pending_hits = 6688, Reservation_fails = 1996179
	L1D_cache_core[17]: Access = 107111, Miss = 85395, Miss_rate = 0.797, Pending_hits = 6590, Reservation_fails = 2000266
	L1D_cache_core[18]: Access = 107058, Miss = 85884, Miss_rate = 0.802, Pending_hits = 6635, Reservation_fails = 2010853
	L1D_cache_core[19]: Access = 104778, Miss = 84027, Miss_rate = 0.802, Pending_hits = 6564, Reservation_fails = 1965531
	L1D_cache_core[20]: Access = 25531, Miss = 25531, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38461
	L1D_cache_core[21]: Access = 25719, Miss = 25719, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34110
	L1D_cache_core[22]: Access = 27390, Miss = 27390, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19968
	L1D_cache_core[23]: Access = 26053, Miss = 26053, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32884
	L1D_cache_core[24]: Access = 25366, Miss = 25366, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37967
	L1D_cache_core[25]: Access = 28230, Miss = 28230, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22633
	L1D_cache_core[26]: Access = 26419, Miss = 26419, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30722
	L1D_cache_core[27]: Access = 26456, Miss = 26456, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28578
	L1D_cache_core[28]: Access = 27074, Miss = 27074, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27525
	L1D_cache_core[29]: Access = 26564, Miss = 26564, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33102
	L1D_cache_core[30]: Access = 26159, Miss = 26159, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36001
	L1D_cache_core[31]: Access = 28335, Miss = 28335, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23937
	L1D_cache_core[32]: Access = 27005, Miss = 27005, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23371
	L1D_cache_core[33]: Access = 23188, Miss = 23188, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 48168
	L1D_cache_core[34]: Access = 27885, Miss = 27885, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22777
	L1D_cache_core[35]: Access = 27828, Miss = 27828, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25260
	L1D_cache_core[36]: Access = 25178, Miss = 25178, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33153
	L1D_cache_core[37]: Access = 26806, Miss = 26806, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36429
	L1D_cache_core[38]: Access = 28107, Miss = 28107, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23235
	L1D_cache_core[39]: Access = 25992, Miss = 25992, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36433
	L1D_cache_core[40]: Access = 27976, Miss = 27976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22065
	L1D_cache_core[41]: Access = 26058, Miss = 26058, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32321
	L1D_cache_core[42]: Access = 25522, Miss = 25522, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33189
	L1D_cache_core[43]: Access = 26247, Miss = 26247, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27085
	L1D_cache_core[44]: Access = 27423, Miss = 27423, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21456
	L1D_cache_core[45]: Access = 25963, Miss = 25963, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28717
	L1D_cache_core[46]: Access = 25757, Miss = 25757, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30358
	L1D_cache_core[47]: Access = 26564, Miss = 26564, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23530
	L1D_cache_core[48]: Access = 26212, Miss = 26212, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29870
	L1D_cache_core[49]: Access = 27350, Miss = 27350, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22458
	L1D_cache_core[50]: Access = 26993, Miss = 26993, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28274
	L1D_cache_core[51]: Access = 26571, Miss = 26571, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27708
	L1D_cache_core[52]: Access = 26273, Miss = 26273, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28985
	L1D_cache_core[53]: Access = 28334, Miss = 28334, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19102
	L1D_cache_core[54]: Access = 26212, Miss = 26212, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30393
	L1D_cache_core[55]: Access = 26266, Miss = 26266, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37916
	L1D_cache_core[56]: Access = 28167, Miss = 28167, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16736
	L1D_cache_core[57]: Access = 25192, Miss = 25192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34070
	L1D_cache_core[58]: Access = 27385, Miss = 27385, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22834
	L1D_cache_core[59]: Access = 25585, Miss = 25585, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27998
	L1D_total_cache_accesses = 3184583
	L1D_total_cache_misses = 2760468
	L1D_total_cache_miss_rate = 0.8668
	L1D_total_cache_pending_hits = 131602
	L1D_total_cache_reservation_fails = 40836680
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 866165
	L1C_total_cache_misses = 8922
	L1C_total_cache_miss_rate = 0.0103
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 68035
L1T_cache:
	L1T_total_cache_accesses = 3238650
	L1T_total_cache_misses = 1229109
	L1T_total_cache_miss_rate = 0.3795
	L1T_total_cache_pending_hits = 2009541
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 287311
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 131268
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2259785
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 34968741
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 857243
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 8922
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 68035
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2009541
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1229109
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5202
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 334
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 500683
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 5867939
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8622704
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 21827
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 34997
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2953, 2081, 2167, 2182, 1679, 2584, 2610, 2526, 2558, 2154, 2582, 3016, 2100, 1655, 2180, 2625, 2537, 2517, 2115, 3083, 2169, 2111, 2154, 2515, 2139, 2085, 2167, 2917, 2141, 2094, 2154, 2069, 2988, 1880, 2502, 1958, 2945, 1896, 1541, 1818, 2472, 1782, 2085, 1702, 2055, 1775, 2528, 2540, 
gpgpu_n_tot_thrd_icount = 528103104
gpgpu_n_tot_w_icount = 16503222
gpgpu_n_stall_shd_mem = 57249276
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2259778
gpgpu_n_mem_write_global = 506217
gpgpu_n_mem_texture = 1229109
gpgpu_n_mem_const = 5625
gpgpu_n_load_insn  = 34814526
gpgpu_n_store_insn = 1665509
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 15460320
gpgpu_n_const_mem_insn = 16436160
gpgpu_n_param_mem_insn = 6775136
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 68035
gpgpu_stall_shd_mem[c_mem][bk_conf] = 68035
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 42459647
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:82743574	W0_Idle:14920543	W0_Scoreboard:149892087	W1:365533	W2:306595	W3:309344	W4:244623	W5:174532	W6:86118	W7:45382	W8:16646	W9:6833	W10:3019	W11:2405	W12:2179	W13:1734	W14:2669	W15:2252	W16:3487	W17:5361	W18:7533	W19:17898	W20:21007	W21:35462	W22:49271	W23:47780	W24:51947	W25:51177	W26:39101	W27:22508	W28:10139	W29:3958	W30:1552	W31:0	W32:14565375
Warp Occupancy Distribution:
Stall:70363360	W0_Idle:8544379	W0_Scoreboard:7067381	W1:365533	W2:306595	W3:309344	W4:244623	W5:174532	W6:86118	W7:45382	W8:16646	W9:6833	W10:3019	W11:2405	W12:2179	W13:1734	W14:2669	W15:2252	W16:3487	W17:5361	W18:7533	W19:17898	W20:21007	W21:35462	W22:49271	W23:47780	W24:51947	W25:51177	W26:39101	W27:22508	W28:10139	W29:3958	W30:1552	W31:0	W32:270435
Warp Occupancy Distribution:
Stall:6711713	W0_Idle:2337675	W0_Scoreboard:71772519	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7144933
warp_utilization0: 0.062499
warp_utilization1: 0.025044
warp_utilization2: 0.081223
traffic_breakdown_coretomem[CONST_ACC_R] = 45000 {8:5625,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 18078224 {8:2259778,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 23780840 {40:462939,72:9727,136:33551,}
traffic_breakdown_coretomem[INST_ACC_R] = 24160 {8:3020,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 9832872 {8:1229109,}
traffic_breakdown_memtocore[CONST_ACC_R] = 405000 {72:5625,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 307243992 {136:2259147,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4048760 {8:506095,}
traffic_breakdown_memtocore[INST_ACC_R] = 410720 {136:3020,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 167158824 {136:1229109,}
maxmrqlatency = 1210 
maxdqlatency = 0 
maxmflatency = 5735 
averagemflatency = 708 
averagemflatency_1 = 847 
averagemflatency_2= 608 
averagemflatency_3 = 603 
averagemrqlatency_1 = 49 
averagemrqlatency_2 = 48 
averagemrqlatency_3 = 40 
max_icnt2mem_latency = 5286 
max_icnt2sh_latency = 2204589 
mrq_lat_table:952122 	41688 	53018 	113000 	328145 	376691 	346934 	195302 	43128 	2627 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	6829 	25313 	65184 	189689 	941367 	2076934 	687154 	7350 	156 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	328167 	108528 	164555 	343632 	664084 	1147302 	1099061 	146030 	2180 	60 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	131454 	3026317 	333362 	2741 	7 	0 	0 	2 	1 	25 	120 	1304 	15521 	30054 	50253 	108016 	113642 	168162 	18995 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	249 	4158 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        25        28        25        22        24        20        18        18        26        28        24        26        18        24        22        24 
dram[1]:        26        28        25        48        23        21        17        18        26        28        24        26        20        17        22        18 
dram[2]:        20        26        22        24        21        20        18        17        26        26        22        26        21        18        19        19 
dram[3]:        25        25        21        22        22        22        18        22        28        26        26        23        24        24        18        22 
dram[4]:        24        23        22        30        17        21        18        18        28        26        38        26        20        24        17        19 
dram[5]:        27        25        22        22        23        22        20        17        28        26        22        23        25        22        19        19 
maximum service time to same row:
dram[0]:      2909      4812      3849      3889      4147      3975      5514      8964      5487      5603      2883      3828      6928      5756      7744      7188 
dram[1]:      4561      5087      3421      4716      4026      5578      2458      7796      5597      5482      3215      3690      5706      6021      8377      7248 
dram[2]:      4553      4585      3679      3592      3685      3233      8694      6540      5422      5307      2977      2865      6194      6266      7627      8672 
dram[3]:      4932      5203      6284      3747      3996      3508      7834      4294      5315      5477      3454      3156      6169      5663      7221      9548 
dram[4]:      4688      3287      4190      3766      2582      3870      7334      6066      5399      4325      2928      3054      6535      6012      8146      7192 
dram[5]:      4754      3175      4120      3862      3626      3859      9047      7079      5369      4238      3754      3210      4847      6573      7779      7566 
average row accesses per activate:
dram[0]:  1.554989  1.566184  1.480333  1.472713  1.618102  1.639834  1.482458  1.487927  1.598200  1.604686  1.624488  1.660264  1.525331  1.568273  1.572410  1.593762 
dram[1]:  1.551926  1.538836  1.481962  1.475904  1.607933  1.598029  1.497356  1.467783  1.599126  1.561275  1.624957  1.642663  1.541530  1.543818  1.587949  1.560772 
dram[2]:  1.559516  1.543823  1.479821  1.478159  1.639653  1.594829  1.517887  1.488232  1.603587  1.592715  1.656489  1.650551  1.555272  1.514021  1.573687  1.558654 
dram[3]:  1.538809  1.539828  1.466693  1.467407  1.626710  1.605552  1.464486  1.501368  1.596084  1.587825  1.641136  1.638684  1.541131  1.520205  1.568289  1.570995 
dram[4]:  1.568530  1.561266  1.478472  1.468963  1.630404  1.622291  1.495995  1.505112  1.598083  1.597353  1.660715  1.655411  1.535772  1.527357  1.576453  1.595305 
dram[5]:  1.547734  1.532788  1.485520  1.436232  1.649201  1.593714  1.500940  1.466188  1.593720  1.576838  1.667703  1.649169  1.542989  1.512687  1.574811  1.559186 
average row locality = 2452666/1570230 = 1.561979
average row locality_1 = 1193860/644759 = 1.851638
average row locality_2 = 650266/471504 = 1.379131
average row locality_3 = 608540/453967 = 1.340494
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     22828     22721     20973     20781     22101     21943     20676     20369     20610     20453     21931     22291     23123     23065     22253     22215 
dram[1]:     22619     22532     20560     20667     22059     22151     20669     20609     20514     20352     22161     22468     23269     22867     22076     21879 
dram[2]:     22748     22426     20707     20862     21808     21920     20600     20547     20515     20507     21969     22255     23078     22907     22114     22023 
dram[3]:     22564     22319     20654     20392     22309     22260     20593     20591     20486     20737     22325     22247     23034     22951     22153     21782 
dram[4]:     22741     22817     20759     20558     22176     22134     20622     20462     20508     20539     22386     22154     23117     22951     22166     22342 
dram[5]:     22365     22658     20738     20419     22405     22390     20712     20609     20604     20700     22603     22637     23072     23044     21946     21982 
total reads: 2087484
bank skew: 23269/20352 = 1.14
chip skew: 348884/346986 = 1.01
number of total write accesses:
dram[0]:      3386      3475      1984      1968      5109      5252      2268      2247      4079      3927      6249      6840      3613      3776      3599      3741 
dram[1]:      3323      3402      1828      1873      4980      4771      2269      2262      3991      3701      6253      6502      3902      3804      3725      3688 
dram[2]:      3416      3115      1807      1844      5243      4972      2355      2217      4161      4024      6352      6524      3780      3225      3663      3408 
dram[3]:      3309      3256      1959      1691      5283      4922      2149      2461      4049      4068      6688      6643      3794      3195      3821      3599 
dram[4]:      3466      3431      1801      1663      5280      5114      2349      2357      3997      3966      6728      6574      3673      3234      3609      3821 
dram[5]:      3250      3404      1989      1597      5356      4939      2431      2265      4011      4121      6887      6926      3776      3127      3725      3545 
total reads: 365192
bank skew: 6926/1597 = 4.34
chip skew: 61513/60106 = 1.02
average mf latency per bank:
dram[0]:       1132      1115      1003       982       992       982      1310      1292       753       746       886       876      1739      1621      1161      1127
dram[1]:       1169      1204      1046      1092      1029      1141      1360      1434       781       825       899       962      1671      1789      1174      1238
dram[2]:       1104      1167       989      1042       972      1084      1275      1364       736       787       846       928      1608      1876      1124      1212
dram[3]:       1172      1217      1059      1192      1048      1145      1396      1416       786       824       933       977      1731      1862      1184      1240
dram[4]:       1107      1124       979      1014       978      1048      1292      1316       742       778       867       907      1627      1744      1129      1167
dram[5]:       1176      1231      1052      1129      1061      1186      1367      1477       790       854       931      1009      1709      1933      1200      1271
maximum mf latency per bank:
dram[0]:       4371      5330      4494      4517      4892      4151      4514      4103      4227      5290      4381      4334      4954      4409      4971      4103
dram[1]:       4657      5385      3769      4132      4725      3754      4497      4135      3869      4296      3823      3325      5034      4485      3919      4893
dram[2]:       5149      4763      4899      4510      4596      4618      3755      3730      4967      4137      4092      4524      4556      4634      4593      3949
dram[3]:       4466      4176      4527      4210      4625      4089      4290      4845      5212      4501      4357      4584      4799      4876      4208      5170
dram[4]:       5555      4032      4068      4346      4535      4234      3872      5203      4873      4155      4450      4339      4615      4173      4427      5174
dram[5]:       5735      4363      4892      4902      3931      4913      4661      4643      5010      4611      4629      3911      4616      5000      3931      5227
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2910058 n_nop=1607063 n_act=261519 n_pre=261504 n_req=391870 n_req_1=90751 n_req_2=90735 n_req_3=210384 n_rd=696664 n_write=83308 bw_util=0.5113 bw_util_1=0.1122 bw_util_2=0.1124 bw_util_3=0.2867 blp=6.217261 blp_1= 2.008954 blp_2= 2.022740 blp_3= 3.287775
 n_activity=2808295 dram_eff=0.5299 dram_eff_1=0.1163 dram_eff_2=0.1164 dram_eff_3=0.2971
bk0: 45656a 1905928i bk1: 45442a 1905575i bk2: 41946a 2033261i bk3: 41562a 2031257i bk4: 44202a 1743397i bk5: 43886a 1734838i bk6: 41352a 1943940i bk7: 40736a 1956393i bk8: 41220a 1914824i bk9: 40906a 1918203i bk10: 43862a 1669621i bk11: 44582a 1609051i bk12: 46246a 1789790i bk13: 46130a 1782494i bk14: 44506a 1810877i bk15: 44430a 1786322i 
bw_dist = 0.112	0.112	0.287	0.454	0.035
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.91297
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2910058 n_nop=1609691 n_act=261896 n_pre=261880 n_req=390128 n_req_1=89193 n_req_2=90737 n_req_3=210198 n_rd=694904 n_write=81687 bw_util=0.5095 bw_util_1=0.1106 bw_util_2=0.1124 bw_util_3=0.2865 blp=6.255885 blp_1= 1.998557 blp_2= 2.042133 blp_3= 3.321099
 n_activity=2803351 dram_eff=0.5289 dram_eff_1=0.1148 dram_eff_2=0.1167 dram_eff_3=0.2975
bk0: 45238a 1921738i bk1: 45064a 1888024i bk2: 41120a 2060753i bk3: 41334a 2037581i bk4: 44118a 1755215i bk5: 44302a 1737978i bk6: 41338a 1953934i bk7: 41218a 1923180i bk8: 41028a 1916213i bk9: 40704a 1925624i bk10: 44322a 1649995i bk11: 44936a 1599640i bk12: 46538a 1764108i bk13: 45734a 1758778i bk14: 44152a 1806165i bk15: 43758a 1779769i 
bw_dist = 0.111	0.112	0.287	0.454	0.037
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.11431
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2910058 n_nop=1614206 n_act=260224 n_pre=260208 n_req=389555 n_req_1=90064 n_req_2=89079 n_req_3=210412 n_rd=693972 n_write=81448 bw_util=0.5088 bw_util_1=0.1114 bw_util_2=0.1106 bw_util_3=0.2868 blp=6.171806 blp_1= 1.997823 blp_2= 2.007051 blp_3= 3.305539
 n_activity=2806968 dram_eff=0.5275 dram_eff_1=0.1155 dram_eff_2=0.1147 dram_eff_3=0.2973
bk0: 45496a 1920713i bk1: 44852a 1925603i bk2: 41414a 2061730i bk3: 41724a 2035520i bk4: 43616a 1759385i bk5: 43840a 1728081i bk6: 41200a 1962877i bk7: 41094a 1941794i bk8: 41030a 1914569i bk9: 41014a 1900461i bk10: 43938a 1677419i bk11: 44510a 1619119i bk12: 46156a 1801267i bk13: 45814a 1807032i bk14: 44228a 1822405i bk15: 44046a 1813036i 
bw_dist = 0.111	0.111	0.287	0.456	0.035
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.80619
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2910058 n_nop=1608369 n_act=262286 n_pre=262273 n_req=390607 n_req_1=90773 n_req_2=89589 n_req_3=210245 n_rd=694773 n_write=82357 bw_util=0.5098 bw_util_1=0.1122 bw_util_2=0.1111 bw_util_3=0.2866 blp=6.276140 blp_1= 2.033046 blp_2= 2.025601 blp_3= 3.322798
 n_activity=2806635 dram_eff=0.5286 dram_eff_1=0.1163 dram_eff_2=0.1151 dram_eff_3=0.2972
bk0: 45124a 1921787i bk1: 44638a 1903859i bk2: 41304a 2035214i bk3: 40784a 2059062i bk4: 44614a 1720309i bk5: 44520a 1729279i bk6: 41185a 1952594i bk7: 41182a 1918848i bk8: 40972a 1912258i bk9: 41474a 1882100i bk10: 44646a 1617135i bk11: 44494a 1596130i bk12: 46066a 1772304i bk13: 45900a 1801941i bk14: 44306a 1793023i bk15: 43564a 1797843i 
bw_dist = 0.112	0.111	0.287	0.455	0.036
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.22619
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2910058 n_nop=1608739 n_act=260956 n_pre=260940 n_req=391814 n_req_1=91240 n_req_2=90156 n_req_3=210418 n_rd=696862 n_write=82561 bw_util=0.5114 bw_util_1=0.1129 bw_util_2=0.1117 bw_util_3=0.2868 blp=6.217812 blp_1= 2.011175 blp_2= 2.019728 blp_3= 3.292468
 n_activity=2806232 dram_eff=0.5303 dram_eff_1=0.1171 dram_eff_2=0.1158 dram_eff_3=0.2974
bk0: 45482a 1914533i bk1: 45634a 1897211i bk2: 41516a 2058451i bk3: 41116a 2066480i bk4: 44352a 1738162i bk5: 44268a 1729969i bk6: 41244a 1946097i bk7: 40924a 1928414i bk8: 41016a 1916913i bk9: 41078a 1913961i bk10: 44772a 1620827i bk11: 44308a 1618119i bk12: 46234a 1792544i bk13: 45902a 1819581i bk14: 44332a 1813691i bk15: 44684a 1777478i 
bw_dist = 0.113	0.112	0.287	0.453	0.036
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.92497
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2910058 n_nop=1602611 n_act=263348 n_pre=263333 n_req=392385 n_req_1=91722 n_req_2=90559 n_req_3=210104 n_rd=697758 n_write=83008 bw_util=0.5121 bw_util_1=0.1133 bw_util_2=0.1124 bw_util_3=0.2864 blp=6.326630 blp_1= 2.042952 blp_2= 2.041001 blp_3= 3.329933
 n_activity=2806736 dram_eff=0.5309 dram_eff_1=0.1175 dram_eff_2=0.1165 dram_eff_3=0.297
bk0: 44730a 1928923i bk1: 45316a 1877199i bk2: 41470a 2041086i bk3: 40838a 2049345i bk4: 44810a 1723194i bk5: 44780a 1704736i bk6: 41424a 1935235i bk7: 41216a 1908857i bk8: 41208a 1912273i bk9: 41400a 1871229i bk10: 45206a 1595105i bk11: 45274a 1545808i bk12: 46144a 1777979i bk13: 46086a 1808622i bk14: 43892a 1810374i bk15: 43964a 1780292i 
bw_dist = 0.113	0.112	0.286	0.452	0.036
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.39361

========= L2 cache stats =========
L2_cache_bank[0]: Access = 333228, Miss = 174506, Miss_rate = 0.524, Pending_hits = 4523, Reservation_fails = 90783
L2_cache_bank[1]: Access = 329882, Miss = 173838, Miss_rate = 0.527, Pending_hits = 4339, Reservation_fails = 96333
L2_cache_bank[2]: Access = 333706, Miss = 173934, Miss_rate = 0.521, Pending_hits = 4520, Reservation_fails = 108582
L2_cache_bank[3]: Access = 334728, Miss = 173530, Miss_rate = 0.518, Pending_hits = 4456, Reservation_fails = 121033
L2_cache_bank[4]: Access = 329744, Miss = 173539, Miss_rate = 0.526, Pending_hits = 4573, Reservation_fails = 80233
L2_cache_bank[5]: Access = 334915, Miss = 173449, Miss_rate = 0.518, Pending_hits = 4530, Reservation_fails = 97756
L2_cache_bank[6]: Access = 333739, Miss = 174124, Miss_rate = 0.522, Pending_hits = 4585, Reservation_fails = 119715
L2_cache_bank[7]: Access = 337805, Miss = 173282, Miss_rate = 0.513, Pending_hits = 4607, Reservation_fails = 123408
L2_cache_bank[8]: Access = 330015, Miss = 174477, Miss_rate = 0.529, Pending_hits = 4504, Reservation_fails = 95737
L2_cache_bank[9]: Access = 333473, Miss = 173959, Miss_rate = 0.522, Pending_hits = 4540, Reservation_fails = 99749
L2_cache_bank[10]: Access = 333525, Miss = 174450, Miss_rate = 0.523, Pending_hits = 4584, Reservation_fails = 119700
L2_cache_bank[11]: Access = 338408, Miss = 174445, Miss_rate = 0.515, Pending_hits = 4766, Reservation_fails = 141362
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 333228, Miss = 174506 (0.524), PendingHit = 4523 (0.0136)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 329882, Miss = 173838 (0.527), PendingHit = 4339 (0.0132)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 333706, Miss = 173934 (0.521), PendingHit = 4520 (0.0135)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 334728, Miss = 173530 (0.518), PendingHit = 4456 (0.0133)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 329744, Miss = 173539 (0.526), PendingHit = 4573 (0.0139)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 334915, Miss = 173449 (0.518), PendingHit = 4530 (0.0135)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 333739, Miss = 174124 (0.522), PendingHit = 4585 (0.0137)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 337805, Miss = 173282 (0.513), PendingHit = 4607 (0.0136)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 330015, Miss = 174477 (0.529), PendingHit = 4504 (0.0136)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 333473, Miss = 173959 (0.522), PendingHit = 4540 (0.0136)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 333525, Miss = 174450 (0.523), PendingHit = 4584 (0.0137)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 338408, Miss = 174445 (0.515), PendingHit = 4766 (0.0141)
L2 Cache Total Miss Rate = 0.521
Stream 1: L2 Cache Miss Rate = 0.511
Stream 2: L2 Cache Miss Rate = 0.529
Stream 3: L2 Cache Miss Rate = 0.518
Stream 1: Accesses  = 1702239
Stream 1: Misses  = 869584
Stream 2: Accesses  = 1167457
Stream 2: Misses  = 617835
Stream 3: Accesses  = 2835711
Stream 3: Misses  = 1469698
Stream 1+2: Accesses  = 2869696
Stream 1+2: Misses  = 1487419
Stream 1+2+3: Accesses  = 5705407
Stream 1+2+3: Misses  = 2957117
Total Accesses  = 4003168
MPKI-CORES
CORE_L2MPKI_0	41.007
CORE_L2MPKI_1	41.273
CORE_L2MPKI_2	40.518
CORE_L2MPKI_3	41.874
CORE_L2MPKI_4	41.548
CORE_L2MPKI_5	40.754
CORE_L2MPKI_6	40.063
CORE_L2MPKI_7	40.750
CORE_L2MPKI_8	41.741
CORE_L2MPKI_9	40.977
CORE_L2MPKI_10	40.912
CORE_L2MPKI_11	40.958
CORE_L2MPKI_12	40.390
CORE_L2MPKI_13	40.038
CORE_L2MPKI_14	39.777
CORE_L2MPKI_15	41.224
CORE_L2MPKI_16	41.429
CORE_L2MPKI_17	42.376
CORE_L2MPKI_18	43.305
CORE_L2MPKI_19	40.135
CORE_L2MPKI_20	2.852
CORE_L2MPKI_21	2.705
CORE_L2MPKI_22	2.830
CORE_L2MPKI_23	2.715
CORE_L2MPKI_24	2.750
CORE_L2MPKI_25	2.720
CORE_L2MPKI_26	2.797
CORE_L2MPKI_27	2.678
CORE_L2MPKI_28	2.679
CORE_L2MPKI_29	2.804
CORE_L2MPKI_30	2.652
CORE_L2MPKI_31	2.676
CORE_L2MPKI_32	2.692
CORE_L2MPKI_33	2.892
CORE_L2MPKI_34	2.699
CORE_L2MPKI_35	2.668
CORE_L2MPKI_36	2.780
CORE_L2MPKI_37	2.673
CORE_L2MPKI_38	2.684
CORE_L2MPKI_39	2.718
CORE_L2MPKI_40	2.574
CORE_L2MPKI_41	2.680
CORE_L2MPKI_42	2.630
CORE_L2MPKI_43	2.755
CORE_L2MPKI_44	2.617
CORE_L2MPKI_45	2.662
CORE_L2MPKI_46	2.711
CORE_L2MPKI_47	2.704
CORE_L2MPKI_48	2.592
CORE_L2MPKI_49	2.726
CORE_L2MPKI_50	2.619
CORE_L2MPKI_51	2.568
CORE_L2MPKI_52	2.675
CORE_L2MPKI_53	2.628
CORE_L2MPKI_54	2.641
CORE_L2MPKI_55	2.716
CORE_L2MPKI_56	2.563
CORE_L2MPKI_57	2.637
CORE_L2MPKI_58	2.613
CORE_L2MPKI_59	2.730
Avg_MPKI_Stream1= 41.052
Avg_MPKI_Stream2= 2.733
Avg_MPKI_Stream3= 2.652
MISSES-CORES
CORE_MISSES_0	42938
CORE_MISSES_1	44719
CORE_MISSES_2	43531
CORE_MISSES_3	43904
CORE_MISSES_4	43676
CORE_MISSES_5	43988
CORE_MISSES_6	42648
CORE_MISSES_7	43126
CORE_MISSES_8	43306
CORE_MISSES_9	43017
CORE_MISSES_10	43629
CORE_MISSES_11	43371
CORE_MISSES_12	43244
CORE_MISSES_13	43299
CORE_MISSES_14	42880
CORE_MISSES_15	43522
CORE_MISSES_16	43674
CORE_MISSES_17	43942
CORE_MISSES_18	43940
CORE_MISSES_19	43230
CORE_MISSES_20	30897
CORE_MISSES_21	29706
CORE_MISSES_22	33034
CORE_MISSES_23	30150
CORE_MISSES_24	29671
CORE_MISSES_25	32715
CORE_MISSES_26	31585
CORE_MISSES_27	30240
CORE_MISSES_28	30948
CORE_MISSES_29	31772
CORE_MISSES_30	29563
CORE_MISSES_31	32280
CORE_MISSES_32	30941
CORE_MISSES_33	28493
CORE_MISSES_34	31981
CORE_MISSES_35	31541
CORE_MISSES_36	29748
CORE_MISSES_37	30340
CORE_MISSES_38	32136
CORE_MISSES_39	30094
CORE_MISSES_40	30672
CORE_MISSES_41	29606
CORE_MISSES_42	28358
CORE_MISSES_43	30842
CORE_MISSES_44	30477
CORE_MISSES_45	29433
CORE_MISSES_46	29732
CORE_MISSES_47	30643
CORE_MISSES_48	28894
CORE_MISSES_49	31772
CORE_MISSES_50	30097
CORE_MISSES_51	29061
CORE_MISSES_52	29853
CORE_MISSES_53	31794
CORE_MISSES_54	29379
CORE_MISSES_55	30197
CORE_MISSES_56	30818
CORE_MISSES_57	28233
CORE_MISSES_58	30490
CORE_MISSES_59	29763
L2_MISSES = 2087533
L2_total_cache_accesses = 4003168
L2_total_cache_misses = 2087533
L2_total_cache_miss_rate = 0.5215
L2_total_cache_pending_hits = 54527
L2_total_cache_reservation_fails = 1294391
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 594132
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5016
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1660138
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 960531
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4167
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 657
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 801
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 8926
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1012993
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 34174
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 181942
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 172138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 247244
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 14445
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 244439
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 145051
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2572
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 235
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 213
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7745
L2_cache_data_port_util = 0.269
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=17979350
icnt_total_pkts_simt_to_mem=4620346
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       4.8055
gpu_ipc_2 =       4.8085
gpu_ipc_3 =     205.7350
gpu_tot_sim_cycle_stream_1 = 2204589
gpu_tot_sim_cycle_stream_2 = 2203188
gpu_tot_sim_cycle_stream_3 = 2199718
gpu_sim_insn_1 = 10594102
gpu_sim_insn_2 = 10594099
gpu_sim_insn_3 = 452558880
gpu_sim_cycle = 2204590
gpu_sim_insn = 473747081
gpu_ipc =     214.8912
gpu_tot_sim_cycle = 2204590
gpu_tot_sim_insn = 473747081
gpu_tot_ipc =     214.8912
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 12629872
gpu_stall_icnt2sh    = 19172029
gpu_total_sim_rate=148092

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8644531
	L1I_total_cache_misses = 21827
	L1I_total_cache_miss_rate = 0.0025
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 34997
L1D_cache:
	L1D_cache_core[0]: Access = 105818, Miss = 84597, Miss_rate = 0.799, Pending_hits = 6569, Reservation_fails = 1960039
	L1D_cache_core[1]: Access = 108952, Miss = 87023, Miss_rate = 0.799, Pending_hits = 6838, Reservation_fails = 1994437
	L1D_cache_core[2]: Access = 105310, Miss = 84353, Miss_rate = 0.801, Pending_hits = 6530, Reservation_fails = 1970454
	L1D_cache_core[3]: Access = 106613, Miss = 85471, Miss_rate = 0.802, Pending_hits = 6503, Reservation_fails = 1994112
	L1D_cache_core[4]: Access = 105718, Miss = 84539, Miss_rate = 0.800, Pending_hits = 6528, Reservation_fails = 1978039
	L1D_cache_core[5]: Access = 107854, Miss = 86126, Miss_rate = 0.799, Pending_hits = 6683, Reservation_fails = 1998196
	L1D_cache_core[6]: Access = 105058, Miss = 83828, Miss_rate = 0.798, Pending_hits = 6627, Reservation_fails = 1955860
	L1D_cache_core[7]: Access = 105643, Miss = 84645, Miss_rate = 0.801, Pending_hits = 6548, Reservation_fails = 1985871
	L1D_cache_core[8]: Access = 104827, Miss = 84083, Miss_rate = 0.802, Pending_hits = 6584, Reservation_fails = 1962525
	L1D_cache_core[9]: Access = 104873, Miss = 84133, Miss_rate = 0.802, Pending_hits = 6489, Reservation_fails = 1978769
	L1D_cache_core[10]: Access = 105723, Miss = 84867, Miss_rate = 0.803, Pending_hits = 6447, Reservation_fails = 1984859
	L1D_cache_core[11]: Access = 105616, Miss = 84824, Miss_rate = 0.803, Pending_hits = 6528, Reservation_fails = 2003850
	L1D_cache_core[12]: Access = 106454, Miss = 84988, Miss_rate = 0.798, Pending_hits = 6660, Reservation_fails = 1989671
	L1D_cache_core[13]: Access = 106257, Miss = 84463, Miss_rate = 0.795, Pending_hits = 6626, Reservation_fails = 1981436
	L1D_cache_core[14]: Access = 104716, Miss = 83936, Miss_rate = 0.802, Pending_hits = 6526, Reservation_fails = 1981649
	L1D_cache_core[15]: Access = 106162, Miss = 84839, Miss_rate = 0.799, Pending_hits = 6439, Reservation_fails = 1984305
	L1D_cache_core[16]: Access = 106707, Miss = 85112, Miss_rate = 0.798, Pending_hits = 6688, Reservation_fails = 1996179
	L1D_cache_core[17]: Access = 107111, Miss = 85395, Miss_rate = 0.797, Pending_hits = 6590, Reservation_fails = 2000266
	L1D_cache_core[18]: Access = 107058, Miss = 85884, Miss_rate = 0.802, Pending_hits = 6635, Reservation_fails = 2010853
	L1D_cache_core[19]: Access = 104778, Miss = 84027, Miss_rate = 0.802, Pending_hits = 6564, Reservation_fails = 1965531
	L1D_cache_core[20]: Access = 25531, Miss = 25531, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38461
	L1D_cache_core[21]: Access = 25719, Miss = 25719, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34110
	L1D_cache_core[22]: Access = 27390, Miss = 27390, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19968
	L1D_cache_core[23]: Access = 26053, Miss = 26053, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32884
	L1D_cache_core[24]: Access = 25366, Miss = 25366, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37967
	L1D_cache_core[25]: Access = 28230, Miss = 28230, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22633
	L1D_cache_core[26]: Access = 26419, Miss = 26419, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30722
	L1D_cache_core[27]: Access = 26456, Miss = 26456, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28578
	L1D_cache_core[28]: Access = 27074, Miss = 27074, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27525
	L1D_cache_core[29]: Access = 26564, Miss = 26564, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33102
	L1D_cache_core[30]: Access = 26159, Miss = 26159, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36001
	L1D_cache_core[31]: Access = 28335, Miss = 28335, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23937
	L1D_cache_core[32]: Access = 27005, Miss = 27005, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23371
	L1D_cache_core[33]: Access = 23188, Miss = 23188, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 48168
	L1D_cache_core[34]: Access = 27885, Miss = 27885, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22777
	L1D_cache_core[35]: Access = 27828, Miss = 27828, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25260
	L1D_cache_core[36]: Access = 25178, Miss = 25178, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33153
	L1D_cache_core[37]: Access = 26806, Miss = 26806, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36429
	L1D_cache_core[38]: Access = 28107, Miss = 28107, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23235
	L1D_cache_core[39]: Access = 25992, Miss = 25992, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36433
	L1D_cache_core[40]: Access = 27976, Miss = 27976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22065
	L1D_cache_core[41]: Access = 26058, Miss = 26058, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32321
	L1D_cache_core[42]: Access = 25522, Miss = 25522, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33189
	L1D_cache_core[43]: Access = 26247, Miss = 26247, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27085
	L1D_cache_core[44]: Access = 27423, Miss = 27423, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21456
	L1D_cache_core[45]: Access = 25963, Miss = 25963, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28717
	L1D_cache_core[46]: Access = 25757, Miss = 25757, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30358
	L1D_cache_core[47]: Access = 26564, Miss = 26564, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23530
	L1D_cache_core[48]: Access = 26212, Miss = 26212, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29870
	L1D_cache_core[49]: Access = 27350, Miss = 27350, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22458
	L1D_cache_core[50]: Access = 26993, Miss = 26993, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28274
	L1D_cache_core[51]: Access = 26571, Miss = 26571, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27708
	L1D_cache_core[52]: Access = 26273, Miss = 26273, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28985
	L1D_cache_core[53]: Access = 28334, Miss = 28334, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19102
	L1D_cache_core[54]: Access = 26212, Miss = 26212, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30393
	L1D_cache_core[55]: Access = 26266, Miss = 26266, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37916
	L1D_cache_core[56]: Access = 28167, Miss = 28167, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16736
	L1D_cache_core[57]: Access = 25192, Miss = 25192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34070
	L1D_cache_core[58]: Access = 27385, Miss = 27385, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22834
	L1D_cache_core[59]: Access = 25585, Miss = 25585, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27998
	L1D_total_cache_accesses = 3184583
	L1D_total_cache_misses = 2760468
	L1D_total_cache_miss_rate = 0.8668
	L1D_total_cache_pending_hits = 131602
	L1D_total_cache_reservation_fails = 40836680
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 866165
	L1C_total_cache_misses = 8922
	L1C_total_cache_miss_rate = 0.0103
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 68035
L1T_cache:
	L1T_total_cache_accesses = 3238650
	L1T_total_cache_misses = 1229109
	L1T_total_cache_miss_rate = 0.3795
	L1T_total_cache_pending_hits = 2009541
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 287311
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 131268
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2259785
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 34968741
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 857243
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 8922
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 68035
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2009541
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1229109
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5202
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 334
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 500683
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 5867939
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8622704
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 21827
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 34997
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2953, 2081, 2167, 2182, 1679, 2584, 2610, 2526, 2558, 2154, 2582, 3016, 2100, 1655, 2180, 2625, 2537, 2517, 2115, 3083, 2169, 2111, 2154, 2515, 2139, 2085, 2167, 2917, 2141, 2094, 2154, 2069, 2988, 1880, 2502, 1958, 2945, 1896, 1541, 1818, 2472, 1782, 2085, 1702, 2055, 1775, 2528, 2540, 
gpgpu_n_tot_thrd_icount = 528103104
gpgpu_n_tot_w_icount = 16503222
gpgpu_n_stall_shd_mem = 57249276
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2259778
gpgpu_n_mem_write_global = 506217
gpgpu_n_mem_texture = 1229109
gpgpu_n_mem_const = 5625
gpgpu_n_load_insn  = 34814526
gpgpu_n_store_insn = 1665509
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 15460320
gpgpu_n_const_mem_insn = 16436160
gpgpu_n_param_mem_insn = 6775136
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 68035
gpgpu_stall_shd_mem[c_mem][bk_conf] = 68035
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 42459647
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:82743574	W0_Idle:14920543	W0_Scoreboard:149892087	W1:365533	W2:306595	W3:309344	W4:244623	W5:174532	W6:86118	W7:45382	W8:16646	W9:6833	W10:3019	W11:2405	W12:2179	W13:1734	W14:2669	W15:2252	W16:3487	W17:5361	W18:7533	W19:17898	W20:21007	W21:35462	W22:49271	W23:47780	W24:51947	W25:51177	W26:39101	W27:22508	W28:10139	W29:3958	W30:1552	W31:0	W32:14565375
Warp Occupancy Distribution:
Stall:70363360	W0_Idle:8544379	W0_Scoreboard:7067381	W1:365533	W2:306595	W3:309344	W4:244623	W5:174532	W6:86118	W7:45382	W8:16646	W9:6833	W10:3019	W11:2405	W12:2179	W13:1734	W14:2669	W15:2252	W16:3487	W17:5361	W18:7533	W19:17898	W20:21007	W21:35462	W22:49271	W23:47780	W24:51947	W25:51177	W26:39101	W27:22508	W28:10139	W29:3958	W30:1552	W31:0	W32:270435
Warp Occupancy Distribution:
Stall:6711713	W0_Idle:2337675	W0_Scoreboard:71772519	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7144933
warp_utilization0: 0.062499
warp_utilization1: 0.025044
warp_utilization2: 0.081223
traffic_breakdown_coretomem[CONST_ACC_R] = 45000 {8:5625,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 18078224 {8:2259778,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 23780840 {40:462939,72:9727,136:33551,}
traffic_breakdown_coretomem[INST_ACC_R] = 24160 {8:3020,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 9832872 {8:1229109,}
traffic_breakdown_memtocore[CONST_ACC_R] = 405000 {72:5625,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 307243992 {136:2259147,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4048760 {8:506095,}
traffic_breakdown_memtocore[INST_ACC_R] = 410720 {136:3020,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 167158824 {136:1229109,}
maxmrqlatency = 1210 
maxdqlatency = 0 
maxmflatency = 5735 
averagemflatency = 708 
averagemflatency_1 = 847 
averagemflatency_2= 608 
averagemflatency_3 = 603 
averagemrqlatency_1 = 49 
averagemrqlatency_2 = 48 
averagemrqlatency_3 = 40 
max_icnt2mem_latency = 5286 
max_icnt2sh_latency = 2204589 
mrq_lat_table:952122 	41688 	53018 	113000 	328145 	376691 	346934 	195302 	43128 	2627 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	6829 	25313 	65184 	189689 	941367 	2076934 	687154 	7350 	156 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	328167 	108528 	164555 	343632 	664084 	1147302 	1099061 	146030 	2180 	60 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	131454 	3026317 	333362 	2741 	7 	0 	0 	2 	1 	25 	120 	1304 	15521 	30054 	50253 	108016 	113642 	168162 	18995 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	249 	4158 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        25        28        25        22        24        20        18        18        26        28        24        26        18        24        22        24 
dram[1]:        26        28        25        48        23        21        17        18        26        28        24        26        20        17        22        18 
dram[2]:        20        26        22        24        21        20        18        17        26        26        22        26        21        18        19        19 
dram[3]:        25        25        21        22        22        22        18        22        28        26        26        23        24        24        18        22 
dram[4]:        24        23        22        30        17        21        18        18        28        26        38        26        20        24        17        19 
dram[5]:        27        25        22        22        23        22        20        17        28        26        22        23        25        22        19        19 
maximum service time to same row:
dram[0]:      2909      4812      3849      3889      4147      3975      5514      8964      5487      5603      2883      3828      6928      5756      7744      7188 
dram[1]:      4561      5087      3421      4716      4026      5578      2458      7796      5597      5482      3215      3690      5706      6021      8377      7248 
dram[2]:      4553      4585      3679      3592      3685      3233      8694      6540      5422      5307      2977      2865      6194      6266      7627      8672 
dram[3]:      4932      5203      6284      3747      3996      3508      7834      4294      5315      5477      3454      3156      6169      5663      7221      9548 
dram[4]:      4688      3287      4190      3766      2582      3870      7334      6066      5399      4325      2928      3054      6535      6012      8146      7192 
dram[5]:      4754      3175      4120      3862      3626      3859      9047      7079      5369      4238      3754      3210      4847      6573      7779      7566 
average row accesses per activate:
dram[0]:  1.554989  1.566184  1.480333  1.472713  1.618102  1.639834  1.482458  1.487927  1.598200  1.604686  1.624488  1.660264  1.525331  1.568273  1.572410  1.593762 
dram[1]:  1.551926  1.538836  1.481962  1.475904  1.607933  1.598029  1.497356  1.467783  1.599126  1.561275  1.624957  1.642663  1.541530  1.543818  1.587949  1.560772 
dram[2]:  1.559516  1.543823  1.479821  1.478159  1.639653  1.594829  1.517887  1.488232  1.603587  1.592715  1.656489  1.650551  1.555272  1.514021  1.573687  1.558654 
dram[3]:  1.538809  1.539828  1.466693  1.467407  1.626710  1.605552  1.464486  1.501368  1.596084  1.587825  1.641136  1.638684  1.541131  1.520205  1.568289  1.570995 
dram[4]:  1.568530  1.561266  1.478472  1.468963  1.630404  1.622291  1.495995  1.505112  1.598083  1.597353  1.660715  1.655411  1.535772  1.527357  1.576453  1.595305 
dram[5]:  1.547734  1.532788  1.485520  1.436232  1.649201  1.593714  1.500940  1.466188  1.593720  1.576838  1.667703  1.649169  1.542989  1.512687  1.574811  1.559186 
average row locality = 2452666/1570230 = 1.561979
average row locality_1 = 1193860/644759 = 1.851638
average row locality_2 = 650266/471504 = 1.379131
average row locality_3 = 608540/453967 = 1.340494
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     22828     22721     20973     20781     22101     21943     20676     20369     20610     20453     21931     22291     23123     23065     22253     22215 
dram[1]:     22619     22532     20560     20667     22059     22151     20669     20609     20514     20352     22161     22468     23269     22867     22076     21879 
dram[2]:     22748     22426     20707     20862     21808     21920     20600     20547     20515     20507     21969     22255     23078     22907     22114     22023 
dram[3]:     22564     22319     20654     20392     22309     22260     20593     20591     20486     20737     22325     22247     23034     22951     22153     21782 
dram[4]:     22741     22817     20759     20558     22176     22134     20622     20462     20508     20539     22386     22154     23117     22951     22166     22342 
dram[5]:     22365     22658     20738     20419     22405     22390     20712     20609     20604     20700     22603     22637     23072     23044     21946     21982 
total reads: 2087484
bank skew: 23269/20352 = 1.14
chip skew: 348884/346986 = 1.01
number of total write accesses:
dram[0]:      3386      3475      1984      1968      5109      5252      2268      2247      4079      3927      6249      6840      3613      3776      3599      3741 
dram[1]:      3323      3402      1828      1873      4980      4771      2269      2262      3991      3701      6253      6502      3902      3804      3725      3688 
dram[2]:      3416      3115      1807      1844      5243      4972      2355      2217      4161      4024      6352      6524      3780      3225      3663      3408 
dram[3]:      3309      3256      1959      1691      5283      4922      2149      2461      4049      4068      6688      6643      3794      3195      3821      3599 
dram[4]:      3466      3431      1801      1663      5280      5114      2349      2357      3997      3966      6728      6574      3673      3234      3609      3821 
dram[5]:      3250      3404      1989      1597      5356      4939      2431      2265      4011      4121      6887      6926      3776      3127      3725      3545 
total reads: 365192
bank skew: 6926/1597 = 4.34
chip skew: 61513/60106 = 1.02
average mf latency per bank:
dram[0]:       1132      1115      1003       982       992       982      1310      1292       753       746       886       876      1739      1621      1161      1127
dram[1]:       1169      1204      1046      1092      1029      1141      1360      1434       781       825       899       962      1671      1789      1174      1238
dram[2]:       1104      1167       989      1042       972      1084      1275      1364       736       787       846       928      1608      1876      1124      1212
dram[3]:       1172      1217      1059      1192      1048      1145      1396      1416       786       824       933       977      1731      1862      1184      1240
dram[4]:       1107      1124       979      1014       978      1048      1292      1316       742       778       867       907      1627      1744      1129      1167
dram[5]:       1176      1231      1052      1129      1061      1186      1367      1477       790       854       931      1009      1709      1933      1200      1271
maximum mf latency per bank:
dram[0]:       4371      5330      4494      4517      4892      4151      4514      4103      4227      5290      4381      4334      4954      4409      4971      4103
dram[1]:       4657      5385      3769      4132      4725      3754      4497      4135      3869      4296      3823      3325      5034      4485      3919      4893
dram[2]:       5149      4763      4899      4510      4596      4618      3755      3730      4967      4137      4092      4524      4556      4634      4593      3949
dram[3]:       4466      4176      4527      4210      4625      4089      4290      4845      5212      4501      4357      4584      4799      4876      4208      5170
dram[4]:       5555      4032      4068      4346      4535      4234      3872      5203      4873      4155      4450      4339      4615      4173      4427      5174
dram[5]:       5735      4363      4892      4902      3931      4913      4661      4643      5010      4611      4629      3911      4616      5000      3931      5227
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2910058 n_nop=1607063 n_act=261519 n_pre=261504 n_req=391870 n_req_1=90751 n_req_2=90735 n_req_3=210384 n_rd=696664 n_write=83308 bw_util=0.5113 bw_util_1=0.1122 bw_util_2=0.1124 bw_util_3=0.2867 blp=6.217261 blp_1= 2.008954 blp_2= 2.022740 blp_3= 3.287775
 n_activity=2808295 dram_eff=0.5299 dram_eff_1=0.1163 dram_eff_2=0.1164 dram_eff_3=0.2971
bk0: 45656a 1905928i bk1: 45442a 1905575i bk2: 41946a 2033261i bk3: 41562a 2031257i bk4: 44202a 1743397i bk5: 43886a 1734838i bk6: 41352a 1943940i bk7: 40736a 1956393i bk8: 41220a 1914824i bk9: 40906a 1918203i bk10: 43862a 1669621i bk11: 44582a 1609051i bk12: 46246a 1789790i bk13: 46130a 1782494i bk14: 44506a 1810877i bk15: 44430a 1786322i 
bw_dist = 0.112	0.112	0.287	0.454	0.035
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.91297
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2910058 n_nop=1609691 n_act=261896 n_pre=261880 n_req=390128 n_req_1=89193 n_req_2=90737 n_req_3=210198 n_rd=694904 n_write=81687 bw_util=0.5095 bw_util_1=0.1106 bw_util_2=0.1124 bw_util_3=0.2865 blp=6.255885 blp_1= 1.998557 blp_2= 2.042133 blp_3= 3.321099
 n_activity=2803351 dram_eff=0.5289 dram_eff_1=0.1148 dram_eff_2=0.1167 dram_eff_3=0.2975
bk0: 45238a 1921738i bk1: 45064a 1888024i bk2: 41120a 2060753i bk3: 41334a 2037581i bk4: 44118a 1755215i bk5: 44302a 1737978i bk6: 41338a 1953934i bk7: 41218a 1923180i bk8: 41028a 1916213i bk9: 40704a 1925624i bk10: 44322a 1649995i bk11: 44936a 1599640i bk12: 46538a 1764108i bk13: 45734a 1758778i bk14: 44152a 1806165i bk15: 43758a 1779769i 
bw_dist = 0.111	0.112	0.287	0.454	0.037
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.11431
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2910058 n_nop=1614206 n_act=260224 n_pre=260208 n_req=389555 n_req_1=90064 n_req_2=89079 n_req_3=210412 n_rd=693972 n_write=81448 bw_util=0.5088 bw_util_1=0.1114 bw_util_2=0.1106 bw_util_3=0.2868 blp=6.171806 blp_1= 1.997823 blp_2= 2.007051 blp_3= 3.305539
 n_activity=2806968 dram_eff=0.5275 dram_eff_1=0.1155 dram_eff_2=0.1147 dram_eff_3=0.2973
bk0: 45496a 1920713i bk1: 44852a 1925603i bk2: 41414a 2061730i bk3: 41724a 2035520i bk4: 43616a 1759385i bk5: 43840a 1728081i bk6: 41200a 1962877i bk7: 41094a 1941794i bk8: 41030a 1914569i bk9: 41014a 1900461i bk10: 43938a 1677419i bk11: 44510a 1619119i bk12: 46156a 1801267i bk13: 45814a 1807032i bk14: 44228a 1822405i bk15: 44046a 1813036i 
bw_dist = 0.111	0.111	0.287	0.456	0.035
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.80619
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2910058 n_nop=1608369 n_act=262286 n_pre=262273 n_req=390607 n_req_1=90773 n_req_2=89589 n_req_3=210245 n_rd=694773 n_write=82357 bw_util=0.5098 bw_util_1=0.1122 bw_util_2=0.1111 bw_util_3=0.2866 blp=6.276140 blp_1= 2.033046 blp_2= 2.025601 blp_3= 3.322798
 n_activity=2806635 dram_eff=0.5286 dram_eff_1=0.1163 dram_eff_2=0.1151 dram_eff_3=0.2972
bk0: 45124a 1921787i bk1: 44638a 1903859i bk2: 41304a 2035214i bk3: 40784a 2059062i bk4: 44614a 1720309i bk5: 44520a 1729279i bk6: 41185a 1952594i bk7: 41182a 1918848i bk8: 40972a 1912258i bk9: 41474a 1882100i bk10: 44646a 1617135i bk11: 44494a 1596130i bk12: 46066a 1772304i bk13: 45900a 1801941i bk14: 44306a 1793023i bk15: 43564a 1797843i 
bw_dist = 0.112	0.111	0.287	0.455	0.036
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.22619
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2910058 n_nop=1608739 n_act=260956 n_pre=260940 n_req=391814 n_req_1=91240 n_req_2=90156 n_req_3=210418 n_rd=696862 n_write=82561 bw_util=0.5114 bw_util_1=0.1129 bw_util_2=0.1117 bw_util_3=0.2868 blp=6.217812 blp_1= 2.011175 blp_2= 2.019728 blp_3= 3.292468
 n_activity=2806232 dram_eff=0.5303 dram_eff_1=0.1171 dram_eff_2=0.1158 dram_eff_3=0.2974
bk0: 45482a 1914533i bk1: 45634a 1897211i bk2: 41516a 2058451i bk3: 41116a 2066480i bk4: 44352a 1738162i bk5: 44268a 1729969i bk6: 41244a 1946097i bk7: 40924a 1928414i bk8: 41016a 1916913i bk9: 41078a 1913961i bk10: 44772a 1620827i bk11: 44308a 1618119i bk12: 46234a 1792544i bk13: 45902a 1819581i bk14: 44332a 1813691i bk15: 44684a 1777478i 
bw_dist = 0.113	0.112	0.287	0.453	0.036
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.92497
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2910058 n_nop=1602611 n_act=263348 n_pre=263333 n_req=392385 n_req_1=91722 n_req_2=90559 n_req_3=210104 n_rd=697758 n_write=83008 bw_util=0.5121 bw_util_1=0.1133 bw_util_2=0.1124 bw_util_3=0.2864 blp=6.326630 blp_1= 2.042952 blp_2= 2.041001 blp_3= 3.329933
 n_activity=2806736 dram_eff=0.5309 dram_eff_1=0.1175 dram_eff_2=0.1165 dram_eff_3=0.297
bk0: 44730a 1928923i bk1: 45316a 1877199i bk2: 41470a 2041086i bk3: 40838a 2049345i bk4: 44810a 1723194i bk5: 44780a 1704736i bk6: 41424a 1935235i bk7: 41216a 1908857i bk8: 41208a 1912273i bk9: 41400a 1871229i bk10: 45206a 1595105i bk11: 45274a 1545808i bk12: 46144a 1777979i bk13: 46086a 1808622i bk14: 43892a 1810374i bk15: 43964a 1780292i 
bw_dist = 0.113	0.112	0.286	0.452	0.036
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.39361

========= L2 cache stats =========
L2_cache_bank[0]: Access = 333228, Miss = 174506, Miss_rate = 0.524, Pending_hits = 4523, Reservation_fails = 90783
L2_cache_bank[1]: Access = 329882, Miss = 173838, Miss_rate = 0.527, Pending_hits = 4339, Reservation_fails = 96333
L2_cache_bank[2]: Access = 333706, Miss = 173934, Miss_rate = 0.521, Pending_hits = 4520, Reservation_fails = 108582
L2_cache_bank[3]: Access = 334728, Miss = 173530, Miss_rate = 0.518, Pending_hits = 4456, Reservation_fails = 121033
L2_cache_bank[4]: Access = 329744, Miss = 173539, Miss_rate = 0.526, Pending_hits = 4573, Reservation_fails = 80233
L2_cache_bank[5]: Access = 334915, Miss = 173449, Miss_rate = 0.518, Pending_hits = 4530, Reservation_fails = 97756
L2_cache_bank[6]: Access = 333739, Miss = 174124, Miss_rate = 0.522, Pending_hits = 4585, Reservation_fails = 119715
L2_cache_bank[7]: Access = 337805, Miss = 173282, Miss_rate = 0.513, Pending_hits = 4607, Reservation_fails = 123408
L2_cache_bank[8]: Access = 330015, Miss = 174477, Miss_rate = 0.529, Pending_hits = 4504, Reservation_fails = 95737
L2_cache_bank[9]: Access = 333473, Miss = 173959, Miss_rate = 0.522, Pending_hits = 4540, Reservation_fails = 99749
L2_cache_bank[10]: Access = 333525, Miss = 174450, Miss_rate = 0.523, Pending_hits = 4584, Reservation_fails = 119700
L2_cache_bank[11]: Access = 338408, Miss = 174445, Miss_rate = 0.515, Pending_hits = 4766, Reservation_fails = 141362
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 333228, Miss = 174506 (0.524), PendingHit = 4523 (0.0136)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 329882, Miss = 173838 (0.527), PendingHit = 4339 (0.0132)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 333706, Miss = 173934 (0.521), PendingHit = 4520 (0.0135)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 334728, Miss = 173530 (0.518), PendingHit = 4456 (0.0133)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 329744, Miss = 173539 (0.526), PendingHit = 4573 (0.0139)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 334915, Miss = 173449 (0.518), PendingHit = 4530 (0.0135)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 333739, Miss = 174124 (0.522), PendingHit = 4585 (0.0137)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 337805, Miss = 173282 (0.513), PendingHit = 4607 (0.0136)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 330015, Miss = 174477 (0.529), PendingHit = 4504 (0.0136)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 333473, Miss = 173959 (0.522), PendingHit = 4540 (0.0136)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 333525, Miss = 174450 (0.523), PendingHit = 4584 (0.0137)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 338408, Miss = 174445 (0.515), PendingHit = 4766 (0.0141)
L2 Cache Total Miss Rate = 0.521
Stream 1: L2 Cache Miss Rate = 0.511
Stream 2: L2 Cache Miss Rate = 0.529
Stream 3: L2 Cache Miss Rate = 0.518
Stream 1: Accesses  = 1702239
Stream 1: Misses  = 869584
Stream 2: Accesses  = 1167457
Stream 2: Misses  = 617835
Stream 3: Accesses  = 2835711
Stream 3: Misses  = 1469698
Stream 1+2: Accesses  = 2869696
Stream 1+2: Misses  = 1487419
Stream 1+2+3: Accesses  = 5705407
Stream 1+2+3: Misses  = 2957117
Total Accesses  = 4003168
MPKI-CORES
CORE_L2MPKI_0	41.007
CORE_L2MPKI_1	41.273
CORE_L2MPKI_2	40.518
CORE_L2MPKI_3	41.874
CORE_L2MPKI_4	41.548
CORE_L2MPKI_5	40.754
CORE_L2MPKI_6	40.063
CORE_L2MPKI_7	40.750
CORE_L2MPKI_8	41.741
CORE_L2MPKI_9	40.977
CORE_L2MPKI_10	40.912
CORE_L2MPKI_11	40.958
CORE_L2MPKI_12	40.390
CORE_L2MPKI_13	40.038
CORE_L2MPKI_14	39.777
CORE_L2MPKI_15	41.224
CORE_L2MPKI_16	41.429
CORE_L2MPKI_17	42.376
CORE_L2MPKI_18	43.305
CORE_L2MPKI_19	40.135
CORE_L2MPKI_20	2.852
CORE_L2MPKI_21	2.705
CORE_L2MPKI_22	2.830
CORE_L2MPKI_23	2.715
CORE_L2MPKI_24	2.750
CORE_L2MPKI_25	2.720
CORE_L2MPKI_26	2.797
CORE_L2MPKI_27	2.678
CORE_L2MPKI_28	2.679
CORE_L2MPKI_29	2.804
CORE_L2MPKI_30	2.652
CORE_L2MPKI_31	2.676
CORE_L2MPKI_32	2.692
CORE_L2MPKI_33	2.892
CORE_L2MPKI_34	2.699
CORE_L2MPKI_35	2.668
CORE_L2MPKI_36	2.780
CORE_L2MPKI_37	2.673
CORE_L2MPKI_38	2.684
CORE_L2MPKI_39	2.718
CORE_L2MPKI_40	2.574
CORE_L2MPKI_41	2.680
CORE_L2MPKI_42	2.630
CORE_L2MPKI_43	2.755
CORE_L2MPKI_44	2.617
CORE_L2MPKI_45	2.662
CORE_L2MPKI_46	2.711
CORE_L2MPKI_47	2.704
CORE_L2MPKI_48	2.592
CORE_L2MPKI_49	2.726
CORE_L2MPKI_50	2.619
CORE_L2MPKI_51	2.568
CORE_L2MPKI_52	2.675
CORE_L2MPKI_53	2.628
CORE_L2MPKI_54	2.641
CORE_L2MPKI_55	2.716
CORE_L2MPKI_56	2.563
CORE_L2MPKI_57	2.637
CORE_L2MPKI_58	2.613
CORE_L2MPKI_59	2.730
Avg_MPKI_Stream1= 41.052
Avg_MPKI_Stream2= 2.733
Avg_MPKI_Stream3= 2.652
MISSES-CORES
CORE_MISSES_0	42938
CORE_MISSES_1	44719
CORE_MISSES_2	43531
CORE_MISSES_3	43904
CORE_MISSES_4	43676
CORE_MISSES_5	43988
CORE_MISSES_6	42648
CORE_MISSES_7	43126
CORE_MISSES_8	43306
CORE_MISSES_9	43017
CORE_MISSES_10	43629
CORE_MISSES_11	43371
CORE_MISSES_12	43244
CORE_MISSES_13	43299
CORE_MISSES_14	42880
CORE_MISSES_15	43522
CORE_MISSES_16	43674
CORE_MISSES_17	43942
CORE_MISSES_18	43940
CORE_MISSES_19	43230
CORE_MISSES_20	30897
CORE_MISSES_21	29706
CORE_MISSES_22	33034
CORE_MISSES_23	30150
CORE_MISSES_24	29671
CORE_MISSES_25	32715
CORE_MISSES_26	31585
CORE_MISSES_27	30240
CORE_MISSES_28	30948
CORE_MISSES_29	31772
CORE_MISSES_30	29563
CORE_MISSES_31	32280
CORE_MISSES_32	30941
CORE_MISSES_33	28493
CORE_MISSES_34	31981
CORE_MISSES_35	31541
CORE_MISSES_36	29748
CORE_MISSES_37	30340
CORE_MISSES_38	32136
CORE_MISSES_39	30094
CORE_MISSES_40	30672
CORE_MISSES_41	29606
CORE_MISSES_42	28358
CORE_MISSES_43	30842
CORE_MISSES_44	30477
CORE_MISSES_45	29433
CORE_MISSES_46	29732
CORE_MISSES_47	30643
CORE_MISSES_48	28894
CORE_MISSES_49	31772
CORE_MISSES_50	30097
CORE_MISSES_51	29061
CORE_MISSES_52	29853
CORE_MISSES_53	31794
CORE_MISSES_54	29379
CORE_MISSES_55	30197
CORE_MISSES_56	30818
CORE_MISSES_57	28233
CORE_MISSES_58	30490
CORE_MISSES_59	29763
L2_MISSES = 2087533
L2_total_cache_accesses = 4003168
L2_total_cache_misses = 2087533
L2_total_cache_miss_rate = 0.5215
L2_total_cache_pending_hits = 54527
L2_total_cache_reservation_fails = 1294391
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 594132
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5016
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1660138
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 960531
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4167
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 657
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 801
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 8926
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1012993
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 34174
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 181942
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 172138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 247244
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 14445
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 244439
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 145051
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2572
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 235
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 213
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7745
L2_cache_data_port_util = 0.269
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=17979350
icnt_total_pkts_simt_to_mem=4620346
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       4.6758
gpu_ipc_2 =       4.6759
gpu_ipc_3 =     206.5114
gpu_tot_sim_cycle_stream_1 = 2343161
gpu_tot_sim_cycle_stream_2 = 2341758
gpu_tot_sim_cycle_stream_3 = 2337544
gpu_sim_insn_1 = 10956215
gpu_sim_insn_2 = 10949898
gpu_sim_insn_3 = 482729472
gpu_sim_cycle = 2343162
gpu_sim_insn = 504635585
gpu_ipc =     215.3652
gpu_tot_sim_cycle = 2343162
gpu_tot_sim_insn = 504635585
gpu_tot_ipc =     215.3652
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 13415877
gpu_stall_icnt2sh    = 20446497
gpu_total_sim_rate=149565

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 9175281
	L1I_total_cache_misses = 23026
	L1I_total_cache_miss_rate = 0.0025
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 34997
L1D_cache:
	L1D_cache_core[0]: Access = 109550, Miss = 87522, Miss_rate = 0.799, Pending_hits = 6779, Reservation_fails = 2031044
	L1D_cache_core[1]: Access = 112290, Miss = 89633, Miss_rate = 0.798, Pending_hits = 7012, Reservation_fails = 2054550
	L1D_cache_core[2]: Access = 110115, Miss = 88159, Miss_rate = 0.801, Pending_hits = 6794, Reservation_fails = 2058231
	L1D_cache_core[3]: Access = 115095, Miss = 92541, Miss_rate = 0.804, Pending_hits = 6991, Reservation_fails = 2123269
	L1D_cache_core[4]: Access = 110517, Miss = 88381, Miss_rate = 0.800, Pending_hits = 6758, Reservation_fails = 2065461
	L1D_cache_core[5]: Access = 112442, Miss = 89679, Miss_rate = 0.798, Pending_hits = 6943, Reservation_fails = 2079415
	L1D_cache_core[6]: Access = 109884, Miss = 87677, Miss_rate = 0.798, Pending_hits = 6879, Reservation_fails = 2042709
	L1D_cache_core[7]: Access = 114122, Miss = 91710, Miss_rate = 0.804, Pending_hits = 7073, Reservation_fails = 2115419
	L1D_cache_core[8]: Access = 113374, Miss = 91109, Miss_rate = 0.804, Pending_hits = 7131, Reservation_fails = 2090653
	L1D_cache_core[9]: Access = 108937, Miss = 87417, Miss_rate = 0.802, Pending_hits = 6702, Reservation_fails = 2049319
	L1D_cache_core[10]: Access = 114156, Miss = 91860, Miss_rate = 0.805, Pending_hits = 6936, Reservation_fails = 2114572
	L1D_cache_core[11]: Access = 114272, Miss = 91942, Miss_rate = 0.805, Pending_hits = 7043, Reservation_fails = 2131792
	L1D_cache_core[12]: Access = 114871, Miss = 91979, Miss_rate = 0.801, Pending_hits = 7165, Reservation_fails = 2119437
	L1D_cache_core[13]: Access = 111007, Miss = 88201, Miss_rate = 0.795, Pending_hits = 6904, Reservation_fails = 2064032
	L1D_cache_core[14]: Access = 108722, Miss = 87034, Miss_rate = 0.801, Pending_hits = 6749, Reservation_fails = 2051082
	L1D_cache_core[15]: Access = 110259, Miss = 88079, Miss_rate = 0.799, Pending_hits = 6647, Reservation_fails = 2054734
	L1D_cache_core[16]: Access = 110380, Miss = 87997, Miss_rate = 0.797, Pending_hits = 6879, Reservation_fails = 2066932
	L1D_cache_core[17]: Access = 110859, Miss = 88354, Miss_rate = 0.797, Pending_hits = 6777, Reservation_fails = 2066992
	L1D_cache_core[18]: Access = 111518, Miss = 89374, Miss_rate = 0.801, Pending_hits = 6864, Reservation_fails = 2091628
	L1D_cache_core[19]: Access = 109215, Miss = 87475, Miss_rate = 0.801, Pending_hits = 6809, Reservation_fails = 2042782
	L1D_cache_core[20]: Access = 27287, Miss = 27287, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40443
	L1D_cache_core[21]: Access = 27363, Miss = 27363, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37663
	L1D_cache_core[22]: Access = 29220, Miss = 29220, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22164
	L1D_cache_core[23]: Access = 27409, Miss = 27409, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36584
	L1D_cache_core[24]: Access = 27041, Miss = 27041, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40340
	L1D_cache_core[25]: Access = 30207, Miss = 30207, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23274
	L1D_cache_core[26]: Access = 28266, Miss = 28266, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32452
	L1D_cache_core[27]: Access = 28239, Miss = 28239, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29208
	L1D_cache_core[28]: Access = 28986, Miss = 28986, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28491
	L1D_cache_core[29]: Access = 28112, Miss = 28112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34532
	L1D_cache_core[30]: Access = 27913, Miss = 27913, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39073
	L1D_cache_core[31]: Access = 30192, Miss = 30192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26671
	L1D_cache_core[32]: Access = 28303, Miss = 28303, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27982
	L1D_cache_core[33]: Access = 25163, Miss = 25163, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 48994
	L1D_cache_core[34]: Access = 29947, Miss = 29947, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23081
	L1D_cache_core[35]: Access = 29880, Miss = 29880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25820
	L1D_cache_core[36]: Access = 27159, Miss = 27159, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33656
	L1D_cache_core[37]: Access = 28601, Miss = 28601, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38712
	L1D_cache_core[38]: Access = 30080, Miss = 30080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23720
	L1D_cache_core[39]: Access = 27971, Miss = 27971, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37425
	L1D_cache_core[40]: Access = 30017, Miss = 30017, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22175
	L1D_cache_core[41]: Access = 27916, Miss = 27916, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33267
	L1D_cache_core[42]: Access = 27501, Miss = 27501, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35232
	L1D_cache_core[43]: Access = 28231, Miss = 28231, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27328
	L1D_cache_core[44]: Access = 29408, Miss = 29408, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21528
	L1D_cache_core[45]: Access = 27533, Miss = 27533, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30027
	L1D_cache_core[46]: Access = 27239, Miss = 27239, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32970
	L1D_cache_core[47]: Access = 28542, Miss = 28542, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24333
	L1D_cache_core[48]: Access = 28186, Miss = 28186, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30844
	L1D_cache_core[49]: Access = 28901, Miss = 28901, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25264
	L1D_cache_core[50]: Access = 28591, Miss = 28591, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32513
	L1D_cache_core[51]: Access = 28364, Miss = 28364, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29380
	L1D_cache_core[52]: Access = 27917, Miss = 27917, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31634
	L1D_cache_core[53]: Access = 29883, Miss = 29883, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22615
	L1D_cache_core[54]: Access = 27760, Miss = 27760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32834
	L1D_cache_core[55]: Access = 27912, Miss = 27912, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 41013
	L1D_cache_core[56]: Access = 29935, Miss = 29935, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18128
	L1D_cache_core[57]: Access = 26779, Miss = 26779, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37167
	L1D_cache_core[58]: Access = 29043, Miss = 29043, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26123
	L1D_cache_core[59]: Access = 27227, Miss = 27227, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29753
	L1D_total_cache_accesses = 3365809
	L1D_total_cache_misses = 2920347
	L1D_total_cache_miss_rate = 0.8677
	L1D_total_cache_pending_hits = 137835
	L1D_total_cache_reservation_fails = 42748466
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 915444
	L1C_total_cache_misses = 9037
	L1C_total_cache_miss_rate = 0.0099
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 68035
L1T_cache:
	L1T_total_cache_accesses = 3454560
	L1T_total_cache_misses = 1311673
	L1T_total_cache_miss_rate = 0.3797
	L1T_total_cache_pending_hits = 2142887
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 302391
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 137494
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2399181
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 36725455
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 906407
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 9037
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 68035
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2142887
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1311673
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5236
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 341
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 521166
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6023011
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9152255
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 23026
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 34997
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2953, 2081, 2167, 2182, 1679, 2584, 2610, 2526, 2558, 2154, 2582, 3016, 2100, 1655, 2180, 2625, 2537, 2517, 2115, 3083, 2169, 2111, 2154, 2515, 2139, 2085, 2167, 2917, 2141, 2113, 2154, 2169, 2988, 1943, 2502, 2124, 2945, 2100, 1541, 2100, 2472, 2059, 2085, 2046, 2055, 2111, 2528, 2895, 
gpgpu_n_tot_thrd_icount = 560625248
gpgpu_n_tot_w_icount = 17519539
gpgpu_n_stall_shd_mem = 60254834
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2399181
gpgpu_n_mem_write_global = 526743
gpgpu_n_mem_texture = 1311673
gpgpu_n_mem_const = 5709
gpgpu_n_load_insn  = 37070335
gpgpu_n_store_insn = 1747695
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 16491008
gpgpu_n_const_mem_insn = 17531904
gpgpu_n_param_mem_insn = 7122295
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 68035
gpgpu_stall_shd_mem[c_mem][bk_conf] = 68035
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 44467471
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:85315998	W0_Idle:17790237	W0_Scoreboard:159659367	W1:370119	W2:313755	W3:317118	W4:251597	W5:179378	W6:88973	W7:46663	W8:17760	W9:7183	W10:3415	W11:2636	W12:2392	W13:1998	W14:3058	W15:2497	W16:3801	W17:5758	W18:7833	W19:18821	W20:22499	W21:36895	W22:53944	W23:50414	W24:54817	W25:53942	W26:42172	W27:24171	W28:11248	W29:4181	W30:1552	W31:0	W32:15519008
Warp Occupancy Distribution:
Stall:72184938	W0_Idle:11212670	W0_Scoreboard:7831390	W1:370119	W2:313755	W3:317118	W4:251597	W5:179378	W6:88973	W7:46663	W8:17760	W9:7183	W10:3415	W11:2636	W12:2392	W13:1998	W14:3058	W15:2497	W16:3801	W17:5758	W18:7833	W19:18821	W20:22499	W21:36895	W22:53944	W23:50414	W24:54817	W25:53942	W26:42172	W27:24171	W28:11248	W29:4181	W30:1552	W31:0	W32:271072
Warp Occupancy Distribution:
Stall:7065081	W0_Idle:2372227	W0_Scoreboard:76362317	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7628877
warp_utilization0: 0.062506
warp_utilization1: 0.024296
warp_utilization2: 0.081655
traffic_breakdown_coretomem[CONST_ACC_R] = 45672 {8:5709,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 19193448 {8:2399181,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 24836792 {40:480588,72:10372,136:35783,}
traffic_breakdown_coretomem[INST_ACC_R] = 25600 {8:3200,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 10493384 {8:1311673,}
traffic_breakdown_memtocore[CONST_ACC_R] = 411048 {72:5709,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 326266040 {136:2399015,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4213768 {8:526721,}
traffic_breakdown_memtocore[INST_ACC_R] = 435200 {136:3200,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 178387528 {136:1311673,}
maxmrqlatency = 1210 
maxdqlatency = 0 
maxmflatency = 5735 
averagemflatency = 706 
averagemflatency_1 = 845 
averagemflatency_2= 606 
averagemflatency_3 = 602 
averagemrqlatency_1 = 49 
averagemrqlatency_2 = 47 
averagemrqlatency_3 = 40 
max_icnt2mem_latency = 5286 
max_icnt2sh_latency = 2343161 
mrq_lat_table:1011381 	44432 	56278 	119874 	348222 	397630 	364719 	204246 	44787 	2707 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	7293 	27252 	70547 	206651 	1010058 	2189102 	724304 	7748 	163 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	362207 	118092 	177233 	366754 	703065 	1201526 	1159353 	155926 	2276 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	136807 	3219153 	357249 	3177 	11 	0 	0 	2 	1 	25 	120 	1304 	15521 	30054 	50253 	108016 	113642 	168162 	39621 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	338 	4345 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        25        28        25        22        24        20        18        18        26        28        24        26        18        24        22        24 
dram[1]:        26        28        25        48        23        21        17        18        26        28        24        26        20        17        22        18 
dram[2]:        20        26        22        24        21        20        18        17        26        26        22        26        21        18        19        19 
dram[3]:        25        25        21        22        22        22        18        22        28        26        26        23        24        24        18        22 
dram[4]:        24        23        22        30        17        21        18        18        28        26        38        26        20        24        17        19 
dram[5]:        27        25        22        22        23        22        20        17        28        26        22        23        25        22        19        19 
maximum service time to same row:
dram[0]:      2909      4812      3849      3889      4147      3975      5514      8964      5487      5603      2883      3828      6928      5756      7744      7188 
dram[1]:      4561      5087      3421      4716      4026      5578      2458      7796      5597      5482      3215      3690      5706      6021      8377      7248 
dram[2]:      4553      4585      3679      3592      3685      3233      8694      6540      5422      5307      2977      2865      6194      6266      7627      8672 
dram[3]:      4932      5203      6284      3747      3996      3508      7834      4294      5315      5477      3454      3156      6169      5663      7221      9548 
dram[4]:      4688      3287      4190      3766      2582      3870      7334      6066      5399      4325      2928      3054      6535      6012      8146      7192 
dram[5]:      4754      3175      4120      3862      3626      3859      9047      7079      5369      4238      3754      3210      4847      6573      7779      7566 
average row accesses per activate:
dram[0]:  1.552312  1.566074  1.475527  1.472326  1.619605  1.645767  1.483580  1.488213  1.597871  1.603177  1.620514  1.654959  1.523297  1.563169  1.570312  1.589928 
dram[1]:  1.550406  1.537345  1.482043  1.472660  1.612051  1.605109  1.497929  1.469246  1.599568  1.562136  1.623187  1.639760  1.541555  1.542620  1.584251  1.557296 
dram[2]:  1.558180  1.540002  1.479745  1.473765  1.643695  1.601559  1.518516  1.487710  1.603653  1.594716  1.651265  1.644060  1.554330  1.511919  1.571925  1.556573 
dram[3]:  1.536241  1.536690  1.465570  1.464471  1.629628  1.608291  1.465881  1.501847  1.597871  1.590684  1.637660  1.634769  1.539372  1.518689  1.568212  1.568520 
dram[4]:  1.565227  1.559446  1.474616  1.467500  1.635415  1.627106  1.498363  1.509296  1.601662  1.599396  1.655416  1.650038  1.534850  1.525494  1.572764  1.593710 
dram[5]:  1.544477  1.533501  1.483406  1.432308  1.651647  1.596232  1.500919  1.466832  1.592699  1.576738  1.661550  1.646381  1.540822  1.513052  1.569416  1.554580 
average row locality = 2594287/1661886 = 1.561050
average row locality_1 = 1252243/676367 = 1.851425
average row locality_2 = 694020/502615 = 1.380818
average row locality_3 = 648024/482904 = 1.341931
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     24075     23981     22264     21998     23463     23318     21820     21535     21859     21728     23282     23593     24528     24383     23578     23516 
dram[1]:     23877     23792     21837     21872     23258     23363     21837     21761     21780     21596     23517     23822     24663     24269     23494     23327 
dram[2]:     24018     23694     21980     22104     23127     23262     21775     21687     21803     21787     23289     23598     24372     24271     23382     23362 
dram[3]:     23783     23571     21890     21605     23482     23414     21735     21784     21743     22015     23651     23606     24398     24359     23623     23236 
dram[4]:     23996     24060     22014     21730     23509     23519     21763     21689     21817     21798     23694     23482     24489     24252     23514     23659 
dram[5]:     23639     23901     21993     21607     23588     23565     21901     21811     21892     21929     23935     24002     24492     24477     23427     23432 
total reads: 2210968
bank skew: 24663/21535 = 1.15
chip skew: 369591/367511 = 1.01
number of total write accesses:
dram[0]:      3522      3596      2094      2076      5434      5608      2395      2391      4263      4112      6563      7176      3784      3951      3736      3888 
dram[1]:      3452      3542      1932      1963      5314      5102      2398      2389      4165      3859      6585      6812      4087      3981      3828      3812 
dram[2]:      3554      3216      1909      1939      5590      5305      2500      2341      4359      4226      6660      6850      3951      3382      3762      3506 
dram[3]:      3410      3381      2075      1787      5615      5257      2282      2609      4224      4279      7024      6956      3968      3351      3954      3730 
dram[4]:      3588      3550      1891      1750      5639      5450      2497      2502      4210      4173      7057      6882      3852      3393      3742      3960 
dram[5]:      3377      3541      2099      1668      5699      5239      2597      2402      4198      4330      7239      7299      3930      3286      3862      3655 
total reads: 383319
bank skew: 7299/1668 = 4.38
chip skew: 64589/63050 = 1.02
average mf latency per bank:
dram[0]:       1118      1095       989       965       987       968      1310      1284       771       753       899       878      1755      1631      1172      1132
dram[1]:       1153      1188      1029      1075      1021      1129      1358      1431       793       839       909       970      1684      1801      1182      1245
dram[2]:       1084      1154       970      1030       963      1077      1267      1365       742       800       852       941      1619      1893      1130      1229
dram[3]:       1158      1203      1040      1171      1037      1135      1392      1413       797       834       940       987      1742      1876      1191      1252
dram[4]:       1090      1103       962       997       966      1035      1282      1305       749       782       873       912      1633      1749      1133      1171
dram[5]:       1164      1214      1037      1110      1051      1174      1365      1468       802       860       943      1014      1731      1935      1213      1274
maximum mf latency per bank:
dram[0]:       4371      5330      4494      4517      4892      4151      4576      4103      4227      5290      4381      4334      4954      4409      4971      4103
dram[1]:       4657      5385      3769      4132      4725      3754      4497      4135      3869      4296      3823      3325      5034      4485      3919      4893
dram[2]:       5149      4927      4899      4510      4596      4618      3755      3730      4967      4137      4092      4524      4556      4634      4593      3949
dram[3]:       4466      4176      4527      4210      4625      4089      4290      4845      5212      4501      4357      4584      4799      4876      4208      5170
dram[4]:       5555      4032      4068      4346      4535      4234      4510      5203      4873      4155      4450      4339      4615      4173      4427      5174
dram[5]:       5735      4363      4892      4902      3931      4913      4661      4643      5010      4611      4629      3911      4616      5000      3931      5227
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3092973 n_nop=1713946 n_act=276881 n_pre=276865 n_req=414735 n_req_1=95007 n_req_2=95451 n_req_3=224277 n_rd=737842 n_write=87439 bw_util=0.5094 bw_util_1=0.1105 bw_util_2=0.1112 bw_util_3=0.2876 blp=6.179735 blp_1= 1.996650 blp_2= 2.012154 blp_3= 3.296154
 n_activity=2981702 dram_eff=0.5284 dram_eff_1=0.1147 dram_eff_2=0.1154 dram_eff_3=0.2983
bk0: 48150a 2036881i bk1: 47962a 2039257i bk2: 44528a 2162238i bk3: 43996a 2165169i bk4: 46926a 1853985i bk5: 46636a 1846918i bk6: 43640a 2073111i bk7: 43070a 2084561i bk8: 43718a 2043780i bk9: 43456a 2047685i bk10: 46564a 1784051i bk11: 47186a 1723432i bk12: 49056a 1911886i bk13: 48766a 1908896i bk14: 47156a 1936458i bk15: 47032a 1911987i 
bw_dist = 0.111	0.111	0.288	0.455	0.036
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.8072
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3092973 n_nop=1717039 n_act=277083 n_pre=277067 n_req=412908 n_req_1=93796 n_req_2=94996 n_req_3=224116 n_rd=736130 n_write=85654 bw_util=0.5076 bw_util_1=0.1095 bw_util_2=0.1107 bw_util_3=0.2874 blp=6.218931 blp_1= 1.988676 blp_2= 2.029142 blp_3= 3.327959
 n_activity=2975242 dram_eff=0.5277 dram_eff_1=0.1138 dram_eff_2=0.1151 dram_eff_3=0.2988
bk0: 47754a 2053360i bk1: 47584a 2018526i bk2: 43674a 2193579i bk3: 43744a 2171032i bk4: 46516a 1871329i bk5: 46726a 1851917i bk6: 43674a 2085357i bk7: 43522a 2053950i bk8: 43560a 2047436i bk9: 43192a 2055997i bk10: 47034a 1762541i bk11: 47644a 1712965i bk12: 49326a 1886979i bk13: 48538a 1881186i bk14: 46988a 1930326i bk15: 46654a 1900354i 
bw_dist = 0.109	0.111	0.287	0.454	0.038
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.01767
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3092973 n_nop=1721752 n_act=275397 n_pre=275381 n_req=412247 n_req_1=94347 n_req_2=93573 n_req_3=224327 n_rd=735022 n_write=85421 bw_util=0.5068 bw_util_1=0.1097 bw_util_2=0.1094 bw_util_3=0.2877 blp=6.132195 blp_1= 1.985528 blp_2= 1.994985 blp_3= 3.313787
 n_activity=2980305 dram_eff=0.526 dram_eff_1=0.1139 dram_eff_2=0.1135 dram_eff_3=0.2986
bk0: 48036a 2053478i bk1: 47388a 2058871i bk2: 43960a 2194127i bk3: 44208a 2166461i bk4: 46254a 1874539i bk5: 46524a 1839183i bk6: 43550a 2092554i bk7: 43374a 2071156i bk8: 43606a 2043081i bk9: 43574a 2027151i bk10: 46578a 1795745i bk11: 47196a 1729608i bk12: 48744a 1931185i bk13: 48542a 1930557i bk14: 46764a 1955037i bk15: 46724a 1939549i 
bw_dist = 0.110	0.109	0.288	0.457	0.036
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.70235
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3092973 n_nop=1715720 n_act=277531 n_pre=277515 n_req=413320 n_req_1=95332 n_req_2=93821 n_req_3=224167 n_rd=735790 n_write=86417 bw_util=0.5078 bw_util_1=0.1109 bw_util_2=0.1094 bw_util_3=0.2875 blp=6.241137 blp_1= 2.021342 blp_2= 2.013167 blp_3= 3.332658
 n_activity=2978341 dram_eff=0.5273 dram_eff_1=0.1151 dram_eff_2=0.1136 dram_eff_3=0.2986
bk0: 47566a 2058602i bk1: 47142a 2034095i bk2: 43780a 2167157i bk3: 43210a 2191992i bk4: 46964a 1838942i bk5: 46828a 1846880i bk6: 43470a 2081520i bk7: 43568a 2046528i bk8: 43486a 2042120i bk9: 44030a 2006526i bk10: 47302a 1732064i bk11: 47212a 1707206i bk12: 48796a 1895332i bk13: 48718a 1923658i bk14: 47246a 1913929i bk15: 46472a 1916994i 
bw_dist = 0.111	0.109	0.287	0.455	0.037
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.11694
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3092973 n_nop=1716132 n_act=276098 n_pre=276082 n_req=414651 n_req_1=95588 n_req_2=94705 n_req_3=224358 n_rd=737970 n_write=86691 bw_util=0.5094 bw_util_1=0.1113 bw_util_2=0.1104 bw_util_3=0.2877 blp=6.167928 blp_1= 1.997353 blp_2= 2.007961 blp_3= 3.296493
 n_activity=2980780 dram_eff=0.5285 dram_eff_1=0.1154 dram_eff_2=0.1145 dram_eff_3=0.2985
bk0: 47992a 2049979i bk1: 48120a 2032112i bk2: 44028a 2191373i bk3: 43460a 2203247i bk4: 47018a 1853980i bk5: 47038a 1844859i bk6: 43526a 2076481i bk7: 43378a 2056420i bk8: 43634a 2044069i bk9: 43596a 2041382i bk10: 47388a 1736939i bk11: 46964a 1735662i bk12: 48978a 1917987i bk13: 48504a 1946020i bk14: 47028a 1941153i bk15: 47318a 1904328i 
bw_dist = 0.111	0.110	0.288	0.454	0.036
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.79077
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3092973 n_nop=1708840 n_act=278900 n_pre=278884 n_req=415342 n_req_1=96506 n_req_2=94817 n_req_3=224019 n_rd=739182 n_write=87167 bw_util=0.5102 bw_util_1=0.1122 bw_util_2=0.1107 bw_util_3=0.2873 blp=6.290251 blp_1= 2.032618 blp_2= 2.029451 blp_3= 3.337404
 n_activity=2979674 dram_eff=0.5296 dram_eff_1=0.1165 dram_eff_2=0.1149 dram_eff_3=0.2983
bk0: 47278a 2058886i bk1: 47802a 2009561i bk2: 43986a 2172035i bk3: 43214a 2184680i bk4: 47176a 1840952i bk5: 47130a 1823644i bk6: 43802a 2061378i bk7: 43622a 2035828i bk8: 43784a 2038115i bk9: 43858a 1996919i bk10: 47870a 1707013i bk11: 48004a 1654568i bk12: 48984a 1901203i bk13: 48954a 1930549i bk14: 46854a 1928285i bk15: 46864a 1901739i 
bw_dist = 0.112	0.111	0.287	0.453	0.037
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.29612

========= L2 cache stats =========
L2_cache_bank[0]: Access = 353679, Miss = 184869, Miss_rate = 0.523, Pending_hits = 4804, Reservation_fails = 94946
L2_cache_bank[1]: Access = 349865, Miss = 184052, Miss_rate = 0.526, Pending_hits = 4600, Reservation_fails = 97875
L2_cache_bank[2]: Access = 354083, Miss = 184264, Miss_rate = 0.520, Pending_hits = 4815, Reservation_fails = 112200
L2_cache_bank[3]: Access = 355067, Miss = 183803, Miss_rate = 0.518, Pending_hits = 4727, Reservation_fails = 124712
L2_cache_bank[4]: Access = 349825, Miss = 183746, Miss_rate = 0.525, Pending_hits = 4891, Reservation_fails = 82809
L2_cache_bank[5]: Access = 355262, Miss = 183765, Miss_rate = 0.517, Pending_hits = 4832, Reservation_fails = 101996
L2_cache_bank[6]: Access = 353916, Miss = 184305, Miss_rate = 0.521, Pending_hits = 4882, Reservation_fails = 124141
L2_cache_bank[7]: Access = 358341, Miss = 183590, Miss_rate = 0.512, Pending_hits = 4900, Reservation_fails = 127823
L2_cache_bank[8]: Access = 350051, Miss = 184797, Miss_rate = 0.528, Pending_hits = 4778, Reservation_fails = 98141
L2_cache_bank[9]: Access = 353555, Miss = 184190, Miss_rate = 0.521, Pending_hits = 4809, Reservation_fails = 102503
L2_cache_bank[10]: Access = 353976, Miss = 184867, Miss_rate = 0.522, Pending_hits = 4884, Reservation_fails = 124764
L2_cache_bank[11]: Access = 358793, Miss = 184724, Miss_rate = 0.515, Pending_hits = 5073, Reservation_fails = 145754
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 353679, Miss = 184869 (0.523), PendingHit = 4804 (0.0136)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 349865, Miss = 184052 (0.526), PendingHit = 4600 (0.0131)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 354083, Miss = 184264 (0.52), PendingHit = 4815 (0.0136)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 355067, Miss = 183803 (0.518), PendingHit = 4727 (0.0133)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 349825, Miss = 183746 (0.525), PendingHit = 4891 (0.014)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 355262, Miss = 183765 (0.517), PendingHit = 4832 (0.0136)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 353916, Miss = 184305 (0.521), PendingHit = 4882 (0.0138)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 358341, Miss = 183590 (0.512), PendingHit = 4900 (0.0137)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 350051, Miss = 184797 (0.528), PendingHit = 4778 (0.0136)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 353555, Miss = 184190 (0.521), PendingHit = 4809 (0.0136)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 353976, Miss = 184867 (0.522), PendingHit = 4884 (0.0138)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 358793, Miss = 184724 (0.515), PendingHit = 5073 (0.0141)
L2 Cache Total Miss Rate = 0.521
Stream 1: L2 Cache Miss Rate = 0.509
Stream 2: L2 Cache Miss Rate = 0.530
Stream 3: L2 Cache Miss Rate = 0.517
Stream 1: Accesses  = 1791767
Stream 1: Misses  = 912424
Stream 2: Accesses  = 1244824
Stream 2: Misses  = 659840
Stream 3: Accesses  = 3001589
Stream 3: Misses  = 1551132
Stream 1+2: Accesses  = 3036591
Stream 1+2: Misses  = 1572264
Stream 1+2+3: Accesses  = 6038180
Stream 1+2+3: Misses  = 3123396
Total Accesses  = 4246413
MPKI-CORES
CORE_L2MPKI_0	41.391
CORE_L2MPKI_1	41.432
CORE_L2MPKI_2	41.061
CORE_L2MPKI_3	42.921
CORE_L2MPKI_4	41.954
CORE_L2MPKI_5	41.149
CORE_L2MPKI_6	40.542
CORE_L2MPKI_7	42.016
CORE_L2MPKI_8	42.710
CORE_L2MPKI_9	41.295
CORE_L2MPKI_10	41.921
CORE_L2MPKI_11	41.981
CORE_L2MPKI_12	41.487
CORE_L2MPKI_13	40.571
CORE_L2MPKI_14	39.943
CORE_L2MPKI_15	41.781
CORE_L2MPKI_16	41.901
CORE_L2MPKI_17	42.740
CORE_L2MPKI_18	43.714
CORE_L2MPKI_19	40.675
CORE_L2MPKI_20	2.833
CORE_L2MPKI_21	2.716
CORE_L2MPKI_22	2.819
CORE_L2MPKI_23	2.766
CORE_L2MPKI_24	2.751
CORE_L2MPKI_25	2.719
CORE_L2MPKI_26	2.789
CORE_L2MPKI_27	2.677
CORE_L2MPKI_28	2.678
CORE_L2MPKI_29	2.806
CORE_L2MPKI_30	2.651
CORE_L2MPKI_31	2.673
CORE_L2MPKI_32	2.740
CORE_L2MPKI_33	2.867
CORE_L2MPKI_34	2.699
CORE_L2MPKI_35	2.663
CORE_L2MPKI_36	2.763
CORE_L2MPKI_37	2.671
CORE_L2MPKI_38	2.677
CORE_L2MPKI_39	2.718
CORE_L2MPKI_40	2.572
CORE_L2MPKI_41	2.673
CORE_L2MPKI_42	2.626
CORE_L2MPKI_43	2.740
CORE_L2MPKI_44	2.614
CORE_L2MPKI_45	2.673
CORE_L2MPKI_46	2.721
CORE_L2MPKI_47	2.693
CORE_L2MPKI_48	2.594
CORE_L2MPKI_49	2.720
CORE_L2MPKI_50	2.620
CORE_L2MPKI_51	2.571
CORE_L2MPKI_52	2.666
CORE_L2MPKI_53	2.625
CORE_L2MPKI_54	2.637
CORE_L2MPKI_55	2.701
CORE_L2MPKI_56	2.562
CORE_L2MPKI_57	2.636
CORE_L2MPKI_58	2.609
CORE_L2MPKI_59	2.724
Avg_MPKI_Stream1= 41.659
Avg_MPKI_Stream2= 2.734
Avg_MPKI_Stream3= 2.649
MISSES-CORES
CORE_MISSES_0	44322
CORE_MISSES_1	45769
CORE_MISSES_2	45358
CORE_MISSES_3	47489
CORE_MISSES_4	45392
CORE_MISSES_5	45617
CORE_MISSES_6	44375
CORE_MISSES_7	46871
CORE_MISSES_8	46712
CORE_MISSES_9	44404
CORE_MISSES_10	47155
CORE_MISSES_11	46801
CORE_MISSES_12	46817
CORE_MISSES_13	45068
CORE_MISSES_14	44074
CORE_MISSES_15	45178
CORE_MISSES_16	45137
CORE_MISSES_17	45342
CORE_MISSES_18	45589
CORE_MISSES_19	44954
CORE_MISSES_20	32807
CORE_MISSES_21	31701
CORE_MISSES_22	35098
CORE_MISSES_23	32280
CORE_MISSES_24	31622
CORE_MISSES_25	35004
CORE_MISSES_26	33681
CORE_MISSES_27	32251
CORE_MISSES_28	33119
CORE_MISSES_29	33648
CORE_MISSES_30	31515
CORE_MISSES_31	34359
CORE_MISSES_32	33020
CORE_MISSES_33	30675
CORE_MISSES_34	34343
CORE_MISSES_35	33789
CORE_MISSES_36	31903
CORE_MISSES_37	32314
CORE_MISSES_38	34319
CORE_MISSES_39	32392
CORE_MISSES_40	32886
CORE_MISSES_41	31657
CORE_MISSES_42	30536
CORE_MISSES_43	32991
CORE_MISSES_44	32654
CORE_MISSES_45	31352
CORE_MISSES_46	31544
CORE_MISSES_47	32784
CORE_MISSES_48	31103
CORE_MISSES_49	33512
CORE_MISSES_50	31874
CORE_MISSES_51	31048
CORE_MISSES_52	31640
CORE_MISSES_53	33498
CORE_MISSES_54	31083
CORE_MISSES_55	31935
CORE_MISSES_56	32747
CORE_MISSES_57	29992
CORE_MISSES_58	32261
CORE_MISSES_59	31611
L2_MISSES = 2210972
L2_total_cache_accesses = 4246413
L2_total_cache_misses = 2210972
L2_total_cache_miss_rate = 0.5207
L2_total_cache_pending_hits = 57995
L2_total_cache_reservation_fails = 1337664
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 634675
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5252
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1759168
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 988761
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4215
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 669
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 825
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 9187
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1081333
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 36748
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 193592
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 182747
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 254497
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 15079
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 257160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 148872
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2726
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 247
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 227
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8097
L2_cache_data_port_util = 0.269
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=19113288
icnt_total_pkts_simt_to_mem=4890970
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       4.6758
gpu_ipc_2 =       4.6759
gpu_ipc_3 =     206.5114
gpu_tot_sim_cycle_stream_1 = 2343161
gpu_tot_sim_cycle_stream_2 = 2341758
gpu_tot_sim_cycle_stream_3 = 2337544
gpu_sim_insn_1 = 10956215
gpu_sim_insn_2 = 10949898
gpu_sim_insn_3 = 482729472
gpu_sim_cycle = 2343162
gpu_sim_insn = 504635585
gpu_ipc =     215.3652
gpu_tot_sim_cycle = 2343162
gpu_tot_sim_insn = 504635585
gpu_tot_ipc =     215.3652
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 13415877
gpu_stall_icnt2sh    = 20446497
gpu_total_sim_rate=149565

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 9175281
	L1I_total_cache_misses = 23026
	L1I_total_cache_miss_rate = 0.0025
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 34997
L1D_cache:
	L1D_cache_core[0]: Access = 109550, Miss = 87522, Miss_rate = 0.799, Pending_hits = 6779, Reservation_fails = 2031044
	L1D_cache_core[1]: Access = 112290, Miss = 89633, Miss_rate = 0.798, Pending_hits = 7012, Reservation_fails = 2054550
	L1D_cache_core[2]: Access = 110115, Miss = 88159, Miss_rate = 0.801, Pending_hits = 6794, Reservation_fails = 2058231
	L1D_cache_core[3]: Access = 115095, Miss = 92541, Miss_rate = 0.804, Pending_hits = 6991, Reservation_fails = 2123269
	L1D_cache_core[4]: Access = 110517, Miss = 88381, Miss_rate = 0.800, Pending_hits = 6758, Reservation_fails = 2065461
	L1D_cache_core[5]: Access = 112442, Miss = 89679, Miss_rate = 0.798, Pending_hits = 6943, Reservation_fails = 2079415
	L1D_cache_core[6]: Access = 109884, Miss = 87677, Miss_rate = 0.798, Pending_hits = 6879, Reservation_fails = 2042709
	L1D_cache_core[7]: Access = 114122, Miss = 91710, Miss_rate = 0.804, Pending_hits = 7073, Reservation_fails = 2115419
	L1D_cache_core[8]: Access = 113374, Miss = 91109, Miss_rate = 0.804, Pending_hits = 7131, Reservation_fails = 2090653
	L1D_cache_core[9]: Access = 108937, Miss = 87417, Miss_rate = 0.802, Pending_hits = 6702, Reservation_fails = 2049319
	L1D_cache_core[10]: Access = 114156, Miss = 91860, Miss_rate = 0.805, Pending_hits = 6936, Reservation_fails = 2114572
	L1D_cache_core[11]: Access = 114272, Miss = 91942, Miss_rate = 0.805, Pending_hits = 7043, Reservation_fails = 2131792
	L1D_cache_core[12]: Access = 114871, Miss = 91979, Miss_rate = 0.801, Pending_hits = 7165, Reservation_fails = 2119437
	L1D_cache_core[13]: Access = 111007, Miss = 88201, Miss_rate = 0.795, Pending_hits = 6904, Reservation_fails = 2064032
	L1D_cache_core[14]: Access = 108722, Miss = 87034, Miss_rate = 0.801, Pending_hits = 6749, Reservation_fails = 2051082
	L1D_cache_core[15]: Access = 110259, Miss = 88079, Miss_rate = 0.799, Pending_hits = 6647, Reservation_fails = 2054734
	L1D_cache_core[16]: Access = 110380, Miss = 87997, Miss_rate = 0.797, Pending_hits = 6879, Reservation_fails = 2066932
	L1D_cache_core[17]: Access = 110859, Miss = 88354, Miss_rate = 0.797, Pending_hits = 6777, Reservation_fails = 2066992
	L1D_cache_core[18]: Access = 111518, Miss = 89374, Miss_rate = 0.801, Pending_hits = 6864, Reservation_fails = 2091628
	L1D_cache_core[19]: Access = 109215, Miss = 87475, Miss_rate = 0.801, Pending_hits = 6809, Reservation_fails = 2042782
	L1D_cache_core[20]: Access = 27287, Miss = 27287, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40443
	L1D_cache_core[21]: Access = 27363, Miss = 27363, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37663
	L1D_cache_core[22]: Access = 29220, Miss = 29220, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22164
	L1D_cache_core[23]: Access = 27409, Miss = 27409, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36584
	L1D_cache_core[24]: Access = 27041, Miss = 27041, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40340
	L1D_cache_core[25]: Access = 30207, Miss = 30207, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23274
	L1D_cache_core[26]: Access = 28266, Miss = 28266, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32452
	L1D_cache_core[27]: Access = 28239, Miss = 28239, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29208
	L1D_cache_core[28]: Access = 28986, Miss = 28986, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28491
	L1D_cache_core[29]: Access = 28112, Miss = 28112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34532
	L1D_cache_core[30]: Access = 27913, Miss = 27913, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39073
	L1D_cache_core[31]: Access = 30192, Miss = 30192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26671
	L1D_cache_core[32]: Access = 28303, Miss = 28303, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27982
	L1D_cache_core[33]: Access = 25163, Miss = 25163, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 48994
	L1D_cache_core[34]: Access = 29947, Miss = 29947, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23081
	L1D_cache_core[35]: Access = 29880, Miss = 29880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25820
	L1D_cache_core[36]: Access = 27159, Miss = 27159, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33656
	L1D_cache_core[37]: Access = 28601, Miss = 28601, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38712
	L1D_cache_core[38]: Access = 30080, Miss = 30080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23720
	L1D_cache_core[39]: Access = 27971, Miss = 27971, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37425
	L1D_cache_core[40]: Access = 30017, Miss = 30017, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22175
	L1D_cache_core[41]: Access = 27916, Miss = 27916, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33267
	L1D_cache_core[42]: Access = 27501, Miss = 27501, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35232
	L1D_cache_core[43]: Access = 28231, Miss = 28231, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27328
	L1D_cache_core[44]: Access = 29408, Miss = 29408, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21528
	L1D_cache_core[45]: Access = 27533, Miss = 27533, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30027
	L1D_cache_core[46]: Access = 27239, Miss = 27239, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32970
	L1D_cache_core[47]: Access = 28542, Miss = 28542, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24333
	L1D_cache_core[48]: Access = 28186, Miss = 28186, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30844
	L1D_cache_core[49]: Access = 28901, Miss = 28901, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25264
	L1D_cache_core[50]: Access = 28591, Miss = 28591, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32513
	L1D_cache_core[51]: Access = 28364, Miss = 28364, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29380
	L1D_cache_core[52]: Access = 27917, Miss = 27917, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31634
	L1D_cache_core[53]: Access = 29883, Miss = 29883, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22615
	L1D_cache_core[54]: Access = 27760, Miss = 27760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32834
	L1D_cache_core[55]: Access = 27912, Miss = 27912, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 41013
	L1D_cache_core[56]: Access = 29935, Miss = 29935, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18128
	L1D_cache_core[57]: Access = 26779, Miss = 26779, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37167
	L1D_cache_core[58]: Access = 29043, Miss = 29043, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26123
	L1D_cache_core[59]: Access = 27227, Miss = 27227, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29753
	L1D_total_cache_accesses = 3365809
	L1D_total_cache_misses = 2920347
	L1D_total_cache_miss_rate = 0.8677
	L1D_total_cache_pending_hits = 137835
	L1D_total_cache_reservation_fails = 42748466
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 915444
	L1C_total_cache_misses = 9037
	L1C_total_cache_miss_rate = 0.0099
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 68035
L1T_cache:
	L1T_total_cache_accesses = 3454560
	L1T_total_cache_misses = 1311673
	L1T_total_cache_miss_rate = 0.3797
	L1T_total_cache_pending_hits = 2142887
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 302391
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 137494
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2399181
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 36725455
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 906407
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 9037
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 68035
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2142887
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1311673
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5236
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 341
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 521166
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6023011
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9152255
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 23026
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 34997
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2953, 2081, 2167, 2182, 1679, 2584, 2610, 2526, 2558, 2154, 2582, 3016, 2100, 1655, 2180, 2625, 2537, 2517, 2115, 3083, 2169, 2111, 2154, 2515, 2139, 2085, 2167, 2917, 2141, 2113, 2154, 2169, 2988, 1943, 2502, 2124, 2945, 2100, 1541, 2100, 2472, 2059, 2085, 2046, 2055, 2111, 2528, 2895, 
gpgpu_n_tot_thrd_icount = 560625248
gpgpu_n_tot_w_icount = 17519539
gpgpu_n_stall_shd_mem = 60254834
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2399181
gpgpu_n_mem_write_global = 526743
gpgpu_n_mem_texture = 1311673
gpgpu_n_mem_const = 5709
gpgpu_n_load_insn  = 37070335
gpgpu_n_store_insn = 1747695
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 16491008
gpgpu_n_const_mem_insn = 17531904
gpgpu_n_param_mem_insn = 7122295
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 68035
gpgpu_stall_shd_mem[c_mem][bk_conf] = 68035
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 44467471
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:85315998	W0_Idle:17790237	W0_Scoreboard:159659367	W1:370119	W2:313755	W3:317118	W4:251597	W5:179378	W6:88973	W7:46663	W8:17760	W9:7183	W10:3415	W11:2636	W12:2392	W13:1998	W14:3058	W15:2497	W16:3801	W17:5758	W18:7833	W19:18821	W20:22499	W21:36895	W22:53944	W23:50414	W24:54817	W25:53942	W26:42172	W27:24171	W28:11248	W29:4181	W30:1552	W31:0	W32:15519008
Warp Occupancy Distribution:
Stall:72184938	W0_Idle:11212670	W0_Scoreboard:7831390	W1:370119	W2:313755	W3:317118	W4:251597	W5:179378	W6:88973	W7:46663	W8:17760	W9:7183	W10:3415	W11:2636	W12:2392	W13:1998	W14:3058	W15:2497	W16:3801	W17:5758	W18:7833	W19:18821	W20:22499	W21:36895	W22:53944	W23:50414	W24:54817	W25:53942	W26:42172	W27:24171	W28:11248	W29:4181	W30:1552	W31:0	W32:271072
Warp Occupancy Distribution:
Stall:7065081	W0_Idle:2372227	W0_Scoreboard:76362317	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7628877
warp_utilization0: 0.062506
warp_utilization1: 0.024296
warp_utilization2: 0.081655
traffic_breakdown_coretomem[CONST_ACC_R] = 45672 {8:5709,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 19193448 {8:2399181,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 24836792 {40:480588,72:10372,136:35783,}
traffic_breakdown_coretomem[INST_ACC_R] = 25600 {8:3200,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 10493384 {8:1311673,}
traffic_breakdown_memtocore[CONST_ACC_R] = 411048 {72:5709,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 326266040 {136:2399015,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4213768 {8:526721,}
traffic_breakdown_memtocore[INST_ACC_R] = 435200 {136:3200,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 178387528 {136:1311673,}
maxmrqlatency = 1210 
maxdqlatency = 0 
maxmflatency = 5735 
averagemflatency = 706 
averagemflatency_1 = 845 
averagemflatency_2= 606 
averagemflatency_3 = 602 
averagemrqlatency_1 = 49 
averagemrqlatency_2 = 47 
averagemrqlatency_3 = 40 
max_icnt2mem_latency = 5286 
max_icnt2sh_latency = 2343161 
mrq_lat_table:1011381 	44432 	56278 	119874 	348222 	397630 	364719 	204246 	44787 	2707 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	7293 	27252 	70547 	206651 	1010058 	2189102 	724304 	7748 	163 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	362207 	118092 	177233 	366754 	703065 	1201526 	1159353 	155926 	2276 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	136807 	3219153 	357249 	3177 	11 	0 	0 	2 	1 	25 	120 	1304 	15521 	30054 	50253 	108016 	113642 	168162 	39621 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	338 	4345 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        25        28        25        22        24        20        18        18        26        28        24        26        18        24        22        24 
dram[1]:        26        28        25        48        23        21        17        18        26        28        24        26        20        17        22        18 
dram[2]:        20        26        22        24        21        20        18        17        26        26        22        26        21        18        19        19 
dram[3]:        25        25        21        22        22        22        18        22        28        26        26        23        24        24        18        22 
dram[4]:        24        23        22        30        17        21        18        18        28        26        38        26        20        24        17        19 
dram[5]:        27        25        22        22        23        22        20        17        28        26        22        23        25        22        19        19 
maximum service time to same row:
dram[0]:      2909      4812      3849      3889      4147      3975      5514      8964      5487      5603      2883      3828      6928      5756      7744      7188 
dram[1]:      4561      5087      3421      4716      4026      5578      2458      7796      5597      5482      3215      3690      5706      6021      8377      7248 
dram[2]:      4553      4585      3679      3592      3685      3233      8694      6540      5422      5307      2977      2865      6194      6266      7627      8672 
dram[3]:      4932      5203      6284      3747      3996      3508      7834      4294      5315      5477      3454      3156      6169      5663      7221      9548 
dram[4]:      4688      3287      4190      3766      2582      3870      7334      6066      5399      4325      2928      3054      6535      6012      8146      7192 
dram[5]:      4754      3175      4120      3862      3626      3859      9047      7079      5369      4238      3754      3210      4847      6573      7779      7566 
average row accesses per activate:
dram[0]:  1.552312  1.566074  1.475527  1.472326  1.619605  1.645767  1.483580  1.488213  1.597871  1.603177  1.620514  1.654959  1.523297  1.563169  1.570312  1.589928 
dram[1]:  1.550406  1.537345  1.482043  1.472660  1.612051  1.605109  1.497929  1.469246  1.599568  1.562136  1.623187  1.639760  1.541555  1.542620  1.584251  1.557296 
dram[2]:  1.558180  1.540002  1.479745  1.473765  1.643695  1.601559  1.518516  1.487710  1.603653  1.594716  1.651265  1.644060  1.554330  1.511919  1.571925  1.556573 
dram[3]:  1.536241  1.536690  1.465570  1.464471  1.629628  1.608291  1.465881  1.501847  1.597871  1.590684  1.637660  1.634769  1.539372  1.518689  1.568212  1.568520 
dram[4]:  1.565227  1.559446  1.474616  1.467500  1.635415  1.627106  1.498363  1.509296  1.601662  1.599396  1.655416  1.650038  1.534850  1.525494  1.572764  1.593710 
dram[5]:  1.544477  1.533501  1.483406  1.432308  1.651647  1.596232  1.500919  1.466832  1.592699  1.576738  1.661550  1.646381  1.540822  1.513052  1.569416  1.554580 
average row locality = 2594287/1661886 = 1.561050
average row locality_1 = 1252243/676367 = 1.851425
average row locality_2 = 694020/502615 = 1.380818
average row locality_3 = 648024/482904 = 1.341931
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     24075     23981     22264     21998     23463     23318     21820     21535     21859     21728     23282     23593     24528     24383     23578     23516 
dram[1]:     23877     23792     21837     21872     23258     23363     21837     21761     21780     21596     23517     23822     24663     24269     23494     23327 
dram[2]:     24018     23694     21980     22104     23127     23262     21775     21687     21803     21787     23289     23598     24372     24271     23382     23362 
dram[3]:     23783     23571     21890     21605     23482     23414     21735     21784     21743     22015     23651     23606     24398     24359     23623     23236 
dram[4]:     23996     24060     22014     21730     23509     23519     21763     21689     21817     21798     23694     23482     24489     24252     23514     23659 
dram[5]:     23639     23901     21993     21607     23588     23565     21901     21811     21892     21929     23935     24002     24492     24477     23427     23432 
total reads: 2210968
bank skew: 24663/21535 = 1.15
chip skew: 369591/367511 = 1.01
number of total write accesses:
dram[0]:      3522      3596      2094      2076      5434      5608      2395      2391      4263      4112      6563      7176      3784      3951      3736      3888 
dram[1]:      3452      3542      1932      1963      5314      5102      2398      2389      4165      3859      6585      6812      4087      3981      3828      3812 
dram[2]:      3554      3216      1909      1939      5590      5305      2500      2341      4359      4226      6660      6850      3951      3382      3762      3506 
dram[3]:      3410      3381      2075      1787      5615      5257      2282      2609      4224      4279      7024      6956      3968      3351      3954      3730 
dram[4]:      3588      3550      1891      1750      5639      5450      2497      2502      4210      4173      7057      6882      3852      3393      3742      3960 
dram[5]:      3377      3541      2099      1668      5699      5239      2597      2402      4198      4330      7239      7299      3930      3286      3862      3655 
total reads: 383319
bank skew: 7299/1668 = 4.38
chip skew: 64589/63050 = 1.02
average mf latency per bank:
dram[0]:       1118      1095       989       965       987       968      1310      1284       771       753       899       878      1755      1631      1172      1132
dram[1]:       1153      1188      1029      1075      1021      1129      1358      1431       793       839       909       970      1684      1801      1182      1245
dram[2]:       1084      1154       970      1030       963      1077      1267      1365       742       800       852       941      1619      1893      1130      1229
dram[3]:       1158      1203      1040      1171      1037      1135      1392      1413       797       834       940       987      1742      1876      1191      1252
dram[4]:       1090      1103       962       997       966      1035      1282      1305       749       782       873       912      1633      1749      1133      1171
dram[5]:       1164      1214      1037      1110      1051      1174      1365      1468       802       860       943      1014      1731      1935      1213      1274
maximum mf latency per bank:
dram[0]:       4371      5330      4494      4517      4892      4151      4576      4103      4227      5290      4381      4334      4954      4409      4971      4103
dram[1]:       4657      5385      3769      4132      4725      3754      4497      4135      3869      4296      3823      3325      5034      4485      3919      4893
dram[2]:       5149      4927      4899      4510      4596      4618      3755      3730      4967      4137      4092      4524      4556      4634      4593      3949
dram[3]:       4466      4176      4527      4210      4625      4089      4290      4845      5212      4501      4357      4584      4799      4876      4208      5170
dram[4]:       5555      4032      4068      4346      4535      4234      4510      5203      4873      4155      4450      4339      4615      4173      4427      5174
dram[5]:       5735      4363      4892      4902      3931      4913      4661      4643      5010      4611      4629      3911      4616      5000      3931      5227
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3092973 n_nop=1713946 n_act=276881 n_pre=276865 n_req=414735 n_req_1=95007 n_req_2=95451 n_req_3=224277 n_rd=737842 n_write=87439 bw_util=0.5094 bw_util_1=0.1105 bw_util_2=0.1112 bw_util_3=0.2876 blp=6.179735 blp_1= 1.996650 blp_2= 2.012154 blp_3= 3.296154
 n_activity=2981702 dram_eff=0.5284 dram_eff_1=0.1147 dram_eff_2=0.1154 dram_eff_3=0.2983
bk0: 48150a 2036881i bk1: 47962a 2039257i bk2: 44528a 2162238i bk3: 43996a 2165169i bk4: 46926a 1853985i bk5: 46636a 1846918i bk6: 43640a 2073111i bk7: 43070a 2084561i bk8: 43718a 2043780i bk9: 43456a 2047685i bk10: 46564a 1784051i bk11: 47186a 1723432i bk12: 49056a 1911886i bk13: 48766a 1908896i bk14: 47156a 1936458i bk15: 47032a 1911987i 
bw_dist = 0.111	0.111	0.288	0.455	0.036
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.8072
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3092973 n_nop=1717039 n_act=277083 n_pre=277067 n_req=412908 n_req_1=93796 n_req_2=94996 n_req_3=224116 n_rd=736130 n_write=85654 bw_util=0.5076 bw_util_1=0.1095 bw_util_2=0.1107 bw_util_3=0.2874 blp=6.218931 blp_1= 1.988676 blp_2= 2.029142 blp_3= 3.327959
 n_activity=2975242 dram_eff=0.5277 dram_eff_1=0.1138 dram_eff_2=0.1151 dram_eff_3=0.2988
bk0: 47754a 2053360i bk1: 47584a 2018526i bk2: 43674a 2193579i bk3: 43744a 2171032i bk4: 46516a 1871329i bk5: 46726a 1851917i bk6: 43674a 2085357i bk7: 43522a 2053950i bk8: 43560a 2047436i bk9: 43192a 2055997i bk10: 47034a 1762541i bk11: 47644a 1712965i bk12: 49326a 1886979i bk13: 48538a 1881186i bk14: 46988a 1930326i bk15: 46654a 1900354i 
bw_dist = 0.109	0.111	0.287	0.454	0.038
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.01767
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3092973 n_nop=1721752 n_act=275397 n_pre=275381 n_req=412247 n_req_1=94347 n_req_2=93573 n_req_3=224327 n_rd=735022 n_write=85421 bw_util=0.5068 bw_util_1=0.1097 bw_util_2=0.1094 bw_util_3=0.2877 blp=6.132195 blp_1= 1.985528 blp_2= 1.994985 blp_3= 3.313787
 n_activity=2980305 dram_eff=0.526 dram_eff_1=0.1139 dram_eff_2=0.1135 dram_eff_3=0.2986
bk0: 48036a 2053478i bk1: 47388a 2058871i bk2: 43960a 2194127i bk3: 44208a 2166461i bk4: 46254a 1874539i bk5: 46524a 1839183i bk6: 43550a 2092554i bk7: 43374a 2071156i bk8: 43606a 2043081i bk9: 43574a 2027151i bk10: 46578a 1795745i bk11: 47196a 1729608i bk12: 48744a 1931185i bk13: 48542a 1930557i bk14: 46764a 1955037i bk15: 46724a 1939549i 
bw_dist = 0.110	0.109	0.288	0.457	0.036
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.70235
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3092973 n_nop=1715720 n_act=277531 n_pre=277515 n_req=413320 n_req_1=95332 n_req_2=93821 n_req_3=224167 n_rd=735790 n_write=86417 bw_util=0.5078 bw_util_1=0.1109 bw_util_2=0.1094 bw_util_3=0.2875 blp=6.241137 blp_1= 2.021342 blp_2= 2.013167 blp_3= 3.332658
 n_activity=2978341 dram_eff=0.5273 dram_eff_1=0.1151 dram_eff_2=0.1136 dram_eff_3=0.2986
bk0: 47566a 2058602i bk1: 47142a 2034095i bk2: 43780a 2167157i bk3: 43210a 2191992i bk4: 46964a 1838942i bk5: 46828a 1846880i bk6: 43470a 2081520i bk7: 43568a 2046528i bk8: 43486a 2042120i bk9: 44030a 2006526i bk10: 47302a 1732064i bk11: 47212a 1707206i bk12: 48796a 1895332i bk13: 48718a 1923658i bk14: 47246a 1913929i bk15: 46472a 1916994i 
bw_dist = 0.111	0.109	0.287	0.455	0.037
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.11694
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3092973 n_nop=1716132 n_act=276098 n_pre=276082 n_req=414651 n_req_1=95588 n_req_2=94705 n_req_3=224358 n_rd=737970 n_write=86691 bw_util=0.5094 bw_util_1=0.1113 bw_util_2=0.1104 bw_util_3=0.2877 blp=6.167928 blp_1= 1.997353 blp_2= 2.007961 blp_3= 3.296493
 n_activity=2980780 dram_eff=0.5285 dram_eff_1=0.1154 dram_eff_2=0.1145 dram_eff_3=0.2985
bk0: 47992a 2049979i bk1: 48120a 2032112i bk2: 44028a 2191373i bk3: 43460a 2203247i bk4: 47018a 1853980i bk5: 47038a 1844859i bk6: 43526a 2076481i bk7: 43378a 2056420i bk8: 43634a 2044069i bk9: 43596a 2041382i bk10: 47388a 1736939i bk11: 46964a 1735662i bk12: 48978a 1917987i bk13: 48504a 1946020i bk14: 47028a 1941153i bk15: 47318a 1904328i 
bw_dist = 0.111	0.110	0.288	0.454	0.036
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.79077
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3092973 n_nop=1708840 n_act=278900 n_pre=278884 n_req=415342 n_req_1=96506 n_req_2=94817 n_req_3=224019 n_rd=739182 n_write=87167 bw_util=0.5102 bw_util_1=0.1122 bw_util_2=0.1107 bw_util_3=0.2873 blp=6.290251 blp_1= 2.032618 blp_2= 2.029451 blp_3= 3.337404
 n_activity=2979674 dram_eff=0.5296 dram_eff_1=0.1165 dram_eff_2=0.1149 dram_eff_3=0.2983
bk0: 47278a 2058886i bk1: 47802a 2009561i bk2: 43986a 2172035i bk3: 43214a 2184680i bk4: 47176a 1840952i bk5: 47130a 1823644i bk6: 43802a 2061378i bk7: 43622a 2035828i bk8: 43784a 2038115i bk9: 43858a 1996919i bk10: 47870a 1707013i bk11: 48004a 1654568i bk12: 48984a 1901203i bk13: 48954a 1930549i bk14: 46854a 1928285i bk15: 46864a 1901739i 
bw_dist = 0.112	0.111	0.287	0.453	0.037
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.29612

========= L2 cache stats =========
L2_cache_bank[0]: Access = 353679, Miss = 184869, Miss_rate = 0.523, Pending_hits = 4804, Reservation_fails = 94946
L2_cache_bank[1]: Access = 349865, Miss = 184052, Miss_rate = 0.526, Pending_hits = 4600, Reservation_fails = 97875
L2_cache_bank[2]: Access = 354083, Miss = 184264, Miss_rate = 0.520, Pending_hits = 4815, Reservation_fails = 112200
L2_cache_bank[3]: Access = 355067, Miss = 183803, Miss_rate = 0.518, Pending_hits = 4727, Reservation_fails = 124712
L2_cache_bank[4]: Access = 349825, Miss = 183746, Miss_rate = 0.525, Pending_hits = 4891, Reservation_fails = 82809
L2_cache_bank[5]: Access = 355262, Miss = 183765, Miss_rate = 0.517, Pending_hits = 4832, Reservation_fails = 101996
L2_cache_bank[6]: Access = 353916, Miss = 184305, Miss_rate = 0.521, Pending_hits = 4882, Reservation_fails = 124141
L2_cache_bank[7]: Access = 358341, Miss = 183590, Miss_rate = 0.512, Pending_hits = 4900, Reservation_fails = 127823
L2_cache_bank[8]: Access = 350051, Miss = 184797, Miss_rate = 0.528, Pending_hits = 4778, Reservation_fails = 98141
L2_cache_bank[9]: Access = 353555, Miss = 184190, Miss_rate = 0.521, Pending_hits = 4809, Reservation_fails = 102503
L2_cache_bank[10]: Access = 353976, Miss = 184867, Miss_rate = 0.522, Pending_hits = 4884, Reservation_fails = 124764
L2_cache_bank[11]: Access = 358793, Miss = 184724, Miss_rate = 0.515, Pending_hits = 5073, Reservation_fails = 145754
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 353679, Miss = 184869 (0.523), PendingHit = 4804 (0.0136)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 349865, Miss = 184052 (0.526), PendingHit = 4600 (0.0131)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 354083, Miss = 184264 (0.52), PendingHit = 4815 (0.0136)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 355067, Miss = 183803 (0.518), PendingHit = 4727 (0.0133)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 349825, Miss = 183746 (0.525), PendingHit = 4891 (0.014)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 355262, Miss = 183765 (0.517), PendingHit = 4832 (0.0136)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 353916, Miss = 184305 (0.521), PendingHit = 4882 (0.0138)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 358341, Miss = 183590 (0.512), PendingHit = 4900 (0.0137)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 350051, Miss = 184797 (0.528), PendingHit = 4778 (0.0136)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 353555, Miss = 184190 (0.521), PendingHit = 4809 (0.0136)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 353976, Miss = 184867 (0.522), PendingHit = 4884 (0.0138)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 358793, Miss = 184724 (0.515), PendingHit = 5073 (0.0141)
L2 Cache Total Miss Rate = 0.521
Stream 1: L2 Cache Miss Rate = 0.509
Stream 2: L2 Cache Miss Rate = 0.530
Stream 3: L2 Cache Miss Rate = 0.517
Stream 1: Accesses  = 1791767
Stream 1: Misses  = 912424
Stream 2: Accesses  = 1244824
Stream 2: Misses  = 659840
Stream 3: Accesses  = 3001589
Stream 3: Misses  = 1551132
Stream 1+2: Accesses  = 3036591
Stream 1+2: Misses  = 1572264
Stream 1+2+3: Accesses  = 6038180
Stream 1+2+3: Misses  = 3123396
Total Accesses  = 4246413
MPKI-CORES
CORE_L2MPKI_0	41.391
CORE_L2MPKI_1	41.432
CORE_L2MPKI_2	41.061
CORE_L2MPKI_3	42.921
CORE_L2MPKI_4	41.954
CORE_L2MPKI_5	41.149
CORE_L2MPKI_6	40.542
CORE_L2MPKI_7	42.016
CORE_L2MPKI_8	42.710
CORE_L2MPKI_9	41.295
CORE_L2MPKI_10	41.921
CORE_L2MPKI_11	41.981
CORE_L2MPKI_12	41.487
CORE_L2MPKI_13	40.571
CORE_L2MPKI_14	39.943
CORE_L2MPKI_15	41.781
CORE_L2MPKI_16	41.901
CORE_L2MPKI_17	42.740
CORE_L2MPKI_18	43.714
CORE_L2MPKI_19	40.675
CORE_L2MPKI_20	2.833
CORE_L2MPKI_21	2.716
CORE_L2MPKI_22	2.819
CORE_L2MPKI_23	2.766
CORE_L2MPKI_24	2.751
CORE_L2MPKI_25	2.719
CORE_L2MPKI_26	2.789
CORE_L2MPKI_27	2.677
CORE_L2MPKI_28	2.678
CORE_L2MPKI_29	2.806
CORE_L2MPKI_30	2.651
CORE_L2MPKI_31	2.673
CORE_L2MPKI_32	2.740
CORE_L2MPKI_33	2.867
CORE_L2MPKI_34	2.699
CORE_L2MPKI_35	2.663
CORE_L2MPKI_36	2.763
CORE_L2MPKI_37	2.671
CORE_L2MPKI_38	2.677
CORE_L2MPKI_39	2.718
CORE_L2MPKI_40	2.572
CORE_L2MPKI_41	2.673
CORE_L2MPKI_42	2.626
CORE_L2MPKI_43	2.740
CORE_L2MPKI_44	2.614
CORE_L2MPKI_45	2.673
CORE_L2MPKI_46	2.721
CORE_L2MPKI_47	2.693
CORE_L2MPKI_48	2.594
CORE_L2MPKI_49	2.720
CORE_L2MPKI_50	2.620
CORE_L2MPKI_51	2.571
CORE_L2MPKI_52	2.666
CORE_L2MPKI_53	2.625
CORE_L2MPKI_54	2.637
CORE_L2MPKI_55	2.701
CORE_L2MPKI_56	2.562
CORE_L2MPKI_57	2.636
CORE_L2MPKI_58	2.609
CORE_L2MPKI_59	2.724
Avg_MPKI_Stream1= 41.659
Avg_MPKI_Stream2= 2.734
Avg_MPKI_Stream3= 2.649
MISSES-CORES
CORE_MISSES_0	44322
CORE_MISSES_1	45769
CORE_MISSES_2	45358
CORE_MISSES_3	47489
CORE_MISSES_4	45392
CORE_MISSES_5	45617
CORE_MISSES_6	44375
CORE_MISSES_7	46871
CORE_MISSES_8	46712
CORE_MISSES_9	44404
CORE_MISSES_10	47155
CORE_MISSES_11	46801
CORE_MISSES_12	46817
CORE_MISSES_13	45068
CORE_MISSES_14	44074
CORE_MISSES_15	45178
CORE_MISSES_16	45137
CORE_MISSES_17	45342
CORE_MISSES_18	45589
CORE_MISSES_19	44954
CORE_MISSES_20	32807
CORE_MISSES_21	31701
CORE_MISSES_22	35098
CORE_MISSES_23	32280
CORE_MISSES_24	31622
CORE_MISSES_25	35004
CORE_MISSES_26	33681
CORE_MISSES_27	32251
CORE_MISSES_28	33119
CORE_MISSES_29	33648
CORE_MISSES_30	31515
CORE_MISSES_31	34359
CORE_MISSES_32	33020
CORE_MISSES_33	30675
CORE_MISSES_34	34343
CORE_MISSES_35	33789
CORE_MISSES_36	31903
CORE_MISSES_37	32314
CORE_MISSES_38	34319
CORE_MISSES_39	32392
CORE_MISSES_40	32886
CORE_MISSES_41	31657
CORE_MISSES_42	30536
CORE_MISSES_43	32991
CORE_MISSES_44	32654
CORE_MISSES_45	31352
CORE_MISSES_46	31544
CORE_MISSES_47	32784
CORE_MISSES_48	31103
CORE_MISSES_49	33512
CORE_MISSES_50	31874
CORE_MISSES_51	31048
CORE_MISSES_52	31640
CORE_MISSES_53	33498
CORE_MISSES_54	31083
CORE_MISSES_55	31935
CORE_MISSES_56	32747
CORE_MISSES_57	29992
CORE_MISSES_58	32261
CORE_MISSES_59	31611
L2_MISSES = 2210972
L2_total_cache_accesses = 4246413
L2_total_cache_misses = 2210972
L2_total_cache_miss_rate = 0.5207
L2_total_cache_pending_hits = 57995
L2_total_cache_reservation_fails = 1337664
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 634675
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5252
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1759168
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 988761
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4215
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 669
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 825
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 9187
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1081333
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 36748
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 193592
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 182747
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 254497
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 15079
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 257160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 148872
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2726
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 247
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 227
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8097
L2_cache_data_port_util = 0.269
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=19113288
icnt_total_pkts_simt_to_mem=4890970
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       4.7941
gpu_ipc_2 =       4.7982
gpu_ipc_3 =     209.0739
gpu_tot_sim_cycle_stream_1 = 2459577
gpu_tot_sim_cycle_stream_2 = 2458172
gpu_tot_sim_cycle_stream_3 = 2453200
gpu_sim_insn_1 = 11791443
gpu_sim_insn_2 = 11794795
gpu_sim_insn_3 = 512900064
gpu_sim_cycle = 2459578
gpu_sim_insn = 536486302
gpu_ipc =     218.1213
gpu_tot_sim_cycle = 2459578
gpu_tot_sim_insn = 536486302
gpu_tot_ipc =     218.1213
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 13987744
gpu_stall_icnt2sh    = 21457131
gpu_total_sim_rate=152367

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 9723532
	L1I_total_cache_misses = 24106
	L1I_total_cache_miss_rate = 0.0025
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 34997
L1D_cache:
	L1D_cache_core[0]: Access = 110322, Miss = 88095, Miss_rate = 0.799, Pending_hits = 6886, Reservation_fails = 2039759
	L1D_cache_core[1]: Access = 113113, Miss = 90241, Miss_rate = 0.798, Pending_hits = 7118, Reservation_fails = 2063891
	L1D_cache_core[2]: Access = 110878, Miss = 88724, Miss_rate = 0.800, Pending_hits = 6894, Reservation_fails = 2067088
	L1D_cache_core[3]: Access = 123876, Miss = 99538, Miss_rate = 0.804, Pending_hits = 7564, Reservation_fails = 2215047
	L1D_cache_core[4]: Access = 111247, Miss = 88924, Miss_rate = 0.799, Pending_hits = 6856, Reservation_fails = 2074534
	L1D_cache_core[5]: Access = 113221, Miss = 90261, Miss_rate = 0.797, Pending_hits = 7048, Reservation_fails = 2088485
	L1D_cache_core[6]: Access = 110683, Miss = 88268, Miss_rate = 0.797, Pending_hits = 6999, Reservation_fails = 2051774
	L1D_cache_core[7]: Access = 122468, Miss = 98368, Miss_rate = 0.803, Pending_hits = 7629, Reservation_fails = 2204736
	L1D_cache_core[8]: Access = 115889, Miss = 93047, Miss_rate = 0.803, Pending_hits = 7346, Reservation_fails = 2116156
	L1D_cache_core[9]: Access = 109707, Miss = 87992, Miss_rate = 0.802, Pending_hits = 6805, Reservation_fails = 2058861
	L1D_cache_core[10]: Access = 123042, Miss = 98951, Miss_rate = 0.804, Pending_hits = 7512, Reservation_fails = 2208557
	L1D_cache_core[11]: Access = 117189, Miss = 94179, Miss_rate = 0.804, Pending_hits = 7282, Reservation_fails = 2167721
	L1D_cache_core[12]: Access = 123902, Miss = 99201, Miss_rate = 0.801, Pending_hits = 7754, Reservation_fails = 2213721
	L1D_cache_core[13]: Access = 111907, Miss = 88875, Miss_rate = 0.794, Pending_hits = 7024, Reservation_fails = 2077182
	L1D_cache_core[14]: Access = 109536, Miss = 87638, Miss_rate = 0.800, Pending_hits = 6850, Reservation_fails = 2065509
	L1D_cache_core[15]: Access = 111050, Miss = 88666, Miss_rate = 0.798, Pending_hits = 6747, Reservation_fails = 2068937
	L1D_cache_core[16]: Access = 111220, Miss = 88620, Miss_rate = 0.797, Pending_hits = 6998, Reservation_fails = 2080647
	L1D_cache_core[17]: Access = 111653, Miss = 88951, Miss_rate = 0.797, Pending_hits = 6876, Reservation_fails = 2080751
	L1D_cache_core[18]: Access = 112348, Miss = 89991, Miss_rate = 0.801, Pending_hits = 6973, Reservation_fails = 2104946
	L1D_cache_core[19]: Access = 110019, Miss = 88072, Miss_rate = 0.801, Pending_hits = 6917, Reservation_fails = 2056992
	L1D_cache_core[20]: Access = 28875, Miss = 28875, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 41504
	L1D_cache_core[21]: Access = 29156, Miss = 29156, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37879
	L1D_cache_core[22]: Access = 31031, Miss = 31031, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22668
	L1D_cache_core[23]: Access = 29140, Miss = 29140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36987
	L1D_cache_core[24]: Access = 28867, Miss = 28867, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 41289
	L1D_cache_core[25]: Access = 31893, Miss = 31893, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25988
	L1D_cache_core[26]: Access = 30217, Miss = 30217, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33062
	L1D_cache_core[27]: Access = 30216, Miss = 30216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29221
	L1D_cache_core[28]: Access = 30939, Miss = 30939, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28491
	L1D_cache_core[29]: Access = 29981, Miss = 29981, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35039
	L1D_cache_core[30]: Access = 29842, Miss = 29842, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39404
	L1D_cache_core[31]: Access = 32038, Miss = 32038, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26671
	L1D_cache_core[32]: Access = 30109, Miss = 30109, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30844
	L1D_cache_core[33]: Access = 27183, Miss = 27183, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 49327
	L1D_cache_core[34]: Access = 31900, Miss = 31900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23739
	L1D_cache_core[35]: Access = 31813, Miss = 31813, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26480
	L1D_cache_core[36]: Access = 29132, Miss = 29132, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33735
	L1D_cache_core[37]: Access = 30550, Miss = 30550, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38714
	L1D_cache_core[38]: Access = 31758, Miss = 31758, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24913
	L1D_cache_core[39]: Access = 29725, Miss = 29725, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38456
	L1D_cache_core[40]: Access = 31950, Miss = 31950, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22424
	L1D_cache_core[41]: Access = 29728, Miss = 29728, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33490
	L1D_cache_core[42]: Access = 29118, Miss = 29118, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37466
	L1D_cache_core[43]: Access = 29821, Miss = 29821, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29601
	L1D_cache_core[44]: Access = 30953, Miss = 30953, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21772
	L1D_cache_core[45]: Access = 29263, Miss = 29263, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31510
	L1D_cache_core[46]: Access = 28817, Miss = 28817, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34556
	L1D_cache_core[47]: Access = 30166, Miss = 30166, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26089
	L1D_cache_core[48]: Access = 29827, Miss = 29827, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32528
	L1D_cache_core[49]: Access = 30674, Miss = 30674, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25851
	L1D_cache_core[50]: Access = 30230, Miss = 30230, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33673
	L1D_cache_core[51]: Access = 30011, Miss = 30011, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32380
	L1D_cache_core[52]: Access = 29730, Miss = 29730, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32915
	L1D_cache_core[53]: Access = 31530, Miss = 31530, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24517
	L1D_cache_core[54]: Access = 29333, Miss = 29333, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34006
	L1D_cache_core[55]: Access = 29743, Miss = 29743, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 41717
	L1D_cache_core[56]: Access = 31621, Miss = 31621, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18905
	L1D_cache_core[57]: Access = 28323, Miss = 28323, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38401
	L1D_cache_core[58]: Access = 30893, Miss = 30893, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26123
	L1D_cache_core[59]: Access = 29017, Miss = 29017, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30441
	L1D_total_cache_accesses = 3488383
	L1D_total_cache_misses = 3031715
	L1D_total_cache_miss_rate = 0.8691
	L1D_total_cache_pending_hits = 142078
	L1D_total_cache_reservation_fails = 43378070
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 974651
	L1C_total_cache_misses = 9132
	L1C_total_cache_miss_rate = 0.0094
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 68035
L1T_cache:
	L1T_total_cache_accesses = 3670470
	L1T_total_cache_misses = 1393731
	L1T_total_cache_miss_rate = 0.3797
	L1T_total_cache_pending_hits = 2276739
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 308399
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 141716
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2493229
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 37159777
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 965519
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 9132
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 68035
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2276739
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1393731
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6191
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 362
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 538486
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6218293
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9699426
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 24106
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 34997
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3051, 2172, 2258, 2273, 1770, 2671, 2701, 2607, 2649, 2235, 2671, 3097, 2188, 1741, 2254, 2700, 2628, 2598, 2202, 3169, 2267, 2192, 2245, 2596, 2230, 2162, 2258, 2994, 2219, 2185, 2240, 2241, 3060, 2014, 2573, 2195, 3016, 2171, 1612, 2171, 2543, 2130, 2157, 2117, 2126, 2182, 2599, 2966, 
gpgpu_n_tot_thrd_icount = 594314976
gpgpu_n_tot_w_icount = 18572343
gpgpu_n_stall_shd_mem = 61616190
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2493221
gpgpu_n_mem_write_global = 545039
gpgpu_n_mem_texture = 1393731
gpgpu_n_mem_const = 5775
gpgpu_n_load_insn  = 39339908
gpgpu_n_store_insn = 1859276
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 17521696
gpgpu_n_const_mem_insn = 18627648
gpgpu_n_param_mem_insn = 7677909
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 68035
gpgpu_stall_shd_mem[c_mem][bk_conf] = 68035
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 45132612
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:86431495	W0_Idle:21741231	W0_Scoreboard:167472054	W1:372713	W2:319227	W3:325330	W4:261637	W5:187493	W6:95449	W7:50475	W8:19910	W9:8116	W10:3932	W11:2750	W12:2568	W13:2156	W14:3168	W15:2596	W16:3900	W17:5846	W18:7888	W19:18920	W20:22894	W21:37754	W22:54606	W23:51282	W24:56304	W25:54342	W26:44232	W27:24444	W28:11252	W29:4268	W30:1552	W31:0	W32:16515658
Warp Occupancy Distribution:
Stall:72895023	W0_Idle:14850008	W0_Scoreboard:8030053	W1:372713	W2:319227	W3:325330	W4:261637	W5:187493	W6:95449	W7:50475	W8:19910	W9:8116	W10:3932	W11:2750	W12:2568	W13:2156	W14:3168	W15:2596	W16:3900	W17:5846	W18:7888	W19:18920	W20:22894	W21:37754	W22:54606	W23:51282	W24:56304	W25:54342	W26:44232	W27:24444	W28:11252	W29:4268	W30:1552	W31:0	W32:314726
Warp Occupancy Distribution:
Stall:7178060	W0_Idle:2494296	W0_Scoreboard:80276095	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:8126751
warp_utilization0: 0.063126
warp_utilization1: 0.024165
warp_utilization2: 0.082862
traffic_breakdown_coretomem[CONST_ACC_R] = 46200 {8:5775,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 19945768 {8:2493221,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 25803128 {40:496012,72:11016,136:38011,}
traffic_breakdown_coretomem[INST_ACC_R] = 27040 {8:3380,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 11149848 {8:1393731,}
traffic_breakdown_memtocore[CONST_ACC_R] = 415800 {72:5775,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 338993872 {136:2492602,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4360304 {8:545038,}
traffic_breakdown_memtocore[INST_ACC_R] = 459680 {136:3380,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 189547416 {136:1393731,}
maxmrqlatency = 1210 
maxdqlatency = 0 
maxmflatency = 5735 
averagemflatency = 697 
averagemflatency_1 = 838 
averagemflatency_2= 599 
averagemflatency_3 = 594 
averagemrqlatency_1 = 49 
averagemrqlatency_2 = 47 
averagemrqlatency_3 = 39 
max_icnt2mem_latency = 5286 
max_icnt2sh_latency = 2459577 
mrq_lat_table:1061069 	46703 	59024 	125193 	362913 	411767 	375802 	209253 	45718 	2742 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	8272 	30484 	77914 	227684 	1091042 	2260890 	732868 	7829 	163 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	407888 	129621 	191282 	390605 	738139 	1238727 	1184304 	157968 	2306 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	143904 	3362126 	382434 	3633 	11 	0 	0 	2 	1 	25 	120 	1304 	15521 	30054 	50253 	108016 	113642 	168162 	57938 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	486 	4428 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        25        28        25        22        24        20        18        18        26        28        24        26        18        24        22        24 
dram[1]:        26        28        25        48        23        21        17        18        26        28        24        26        20        25        22        19 
dram[2]:        20        26        22        24        21        20        18        17        26        26        22        26        22        18        19        19 
dram[3]:        25        25        21        22        22        22        18        22        28        26        26        23        27        24        18        22 
dram[4]:        24        23        22        30        17        21        18        18        28        26        38        26        20        24        18        19 
dram[5]:        27        25        22        22        23        29        20        17        28        26        22        23        25        23        21        23 
maximum service time to same row:
dram[0]:      3324      4812      4211      3889      4147      3975      5514      8964      5487      5603      4196      3828      6928      5756      7744      7188 
dram[1]:      5053      5087      3525      4716      4026      5578      3288      7796      5597      5482      5247      3690      5706      6021      8377      7248 
dram[2]:      5922      4585      6215      4437      3685      3233      8694      6540      5422      5307      3511      3563      6194      6266      7627      8672 
dram[3]:      5589      5203      6284      4933      3996      3508      7834      4294      5315      5516      3454      3520      6169      5663      7221      9548 
dram[4]:      8312      3287      4190      4100      2582      3870      7334      6066      7319      5560      2928      3054      6535      6012      8146      7192 
dram[5]:      4754      3373      4120      3862      3626      3859      9047      7079      5369      4238      4613      3539      4847      6573      7779      7566 
average row accesses per activate:
dram[0]:  1.551290  1.566754  1.480112  1.475789  1.622325  1.647110  1.487705  1.492257  1.599025  1.607785  1.624241  1.656703  1.527312  1.565210  1.569651  1.589976 
dram[1]:  1.550577  1.537182  1.486795  1.479019  1.615368  1.607682  1.501631  1.474099  1.600236  1.566558  1.624110  1.640739  1.545440  1.545478  1.585890  1.556262 
dram[2]:  1.557073  1.539482  1.486738  1.476300  1.647772  1.606082  1.521414  1.492096  1.604473  1.598257  1.652442  1.645999  1.557765  1.514229  1.571357  1.555587 
dram[3]:  1.534779  1.539412  1.471111  1.472189  1.630526  1.612188  1.470719  1.504457  1.599445  1.594354  1.641101  1.634868  1.545341  1.523138  1.567193  1.569087 
dram[4]:  1.565868  1.559861  1.479967  1.472190  1.637871  1.631607  1.502217  1.513026  1.603213  1.602482  1.656255  1.652359  1.538706  1.531424  1.570792  1.591846 
dram[5]:  1.546221  1.535630  1.489849  1.439801  1.652993  1.600235  1.504789  1.472263  1.594744  1.580362  1.663518  1.648533  1.543426  1.517754  1.569382  1.553515 
average row locality = 2700195/1726973 = 1.563542
average row locality_1 = 1277652/689040 = 1.854249
average row locality_2 = 737363/530448 = 1.390076
average row locality_3 = 685180/507485 = 1.350148
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     25117     24988     23146     22878     24452     24316     22833     22531     22862     22720     24249     24568     25613     25465     24485     24430 
dram[1]:     24878     24802     22730     22767     24231     24339     22794     22724     22799     22570     24468     24790     25728     25338     24461     24291 
dram[2]:     25023     24721     22877     22982     24114     24273     22814     22653     22788     22796     24251     24558     25433     25326     24307     24252 
dram[3]:     24792     24610     22790     22500     24445     24403     22701     22741     22738     23007     24640     24553     25466     25446     24601     24195 
dram[4]:     25041     25068     22899     22593     24487     24533     22786     22698     22828     22823     24683     24435     25527     25300     24423     24571 
dram[5]:     24632     24944     22894     22478     24554     24536     22872     22765     22876     22945     24926     24960     25543     25558     24366     24396 
total reads: 2305099
bank skew: 25728/22478 = 1.14
chip skew: 385245/383168 = 1.01
number of total write accesses:
dram[0]:      3571      3646      2195      2175      5647      5808      2516      2524      4363      4212      6787      7414      3913      4096      3775      3932 
dram[1]:      3496      3579      2040      2082      5516      5297      2528      2517      4277      3945      6788      7019      4236      4109      3863      3854 
dram[2]:      3596      3256      2011      2028      5798      5515      2621      2453      4472      4344      6881      7060      4096      3514      3803      3537 
dram[3]:      3451      3435      2188      1903      5798      5470      2413      2743      4331      4384      7263      7153      4101      3487      3994      3763 
dram[4]:      3641      3596      1998      1838      5830      5655      2624      2624      4316      4291      7291      7092      3990      3526      3790      4009 
dram[5]:      3418      3588      2204      1774      5909      5430      2735      2527      4308      4449      7476      7526      4063      3422      3897      3690 
total reads: 395109
bank skew: 7526/1774 = 4.24
chip skew: 66574/64985 = 1.02
average mf latency per bank:
dram[0]:       1098      1080       972       950       971       954      1280      1261       770       757       899       882      1732      1619      1170      1131
dram[1]:       1134      1172      1012      1057      1006      1111      1330      1403       792       839       912       975      1667      1787      1179      1247
dram[2]:       1070      1133       956      1012       952      1058      1248      1338       748       798       859       941      1612      1887      1132      1222
dram[3]:       1142      1184      1023      1182      1024      1117      1367      1388       799       838       944       993      1726      1859      1189      1249
dram[4]:       1071      1089       946       983       953      1022      1258      1282       748       783       876       919      1621      1740      1131      1173
dram[5]:       1149      1199      1021      1093      1035      1155      1341      1441       805       860       947      1019      1715      1918      1215      1276
maximum mf latency per bank:
dram[0]:       4371      5330      4494      4517      4892      4151      4576      4103      4227      5290      4381      4334      4954      4409      4971      4103
dram[1]:       4657      5385      3769      4132      4725      3754      4497      4135      3869      4296      3823      3325      5034      4485      3919      4893
dram[2]:       5149      4927      4899      4510      4596      4618      3755      3730      4967      4137      4092      4524      4556      4634      4593      3949
dram[3]:       4466      4176      4527      4210      4625      4089      4290      4845      5212      4501      4357      4584      4799      4876      4208      5170
dram[4]:       5555      4032      4068      4346      4535      4234      4510      5203      4873      4155      4450      4339      4615      4173      4427      5174
dram[5]:       5735      4363      4892      4902      3931      4913      4661      4643      5010      4611      4629      3911      4616      5000      3931      5227
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3246642 n_nop=1811620 n_act=287784 n_pre=287769 n_req=431958 n_req_1=96777 n_req_2=97424 n_req_3=237757 n_rd=769294 n_write=90175 bw_util=0.5057 bw_util_1=0.1072 bw_util_2=0.1081 bw_util_3=0.2904 blp=6.118858 blp_1= 1.985516 blp_2= 2.000565 blp_3= 3.311434
 n_activity=3121533 dram_eff=0.526 dram_eff_1=0.1115 dram_eff_2=0.1124 dram_eff_3=0.3021
bk0: 50234a 2155443i bk1: 49976a 2159336i bk2: 46292a 2281027i bk3: 45756a 2284565i bk4: 48904a 1963278i bk5: 48632a 1953841i bk6: 45666a 2184511i bk7: 45062a 2192987i bk8: 45724a 2160298i bk9: 45438a 2165633i bk10: 48498a 1895457i bk11: 49132a 1830850i bk12: 51226a 2024047i bk13: 50924a 2019995i bk14: 48970a 2057204i bk15: 48860a 2031744i 
bw_dist = 0.107	0.108	0.290	0.456	0.039
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.65301
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3246642 n_nop=1815100 n_act=287921 n_pre=287906 n_req=429989 n_req_1=95627 n_req_2=96814 n_req_3=237548 n_rd=767410 n_write=88305 bw_util=0.5039 bw_util_1=0.1062 bw_util_2=0.1074 bw_util_3=0.2903 blp=6.154871 blp_1= 1.977218 blp_2= 2.017134 blp_3= 3.340616
 n_activity=3114617 dram_eff=0.5253 dram_eff_1=0.1107 dram_eff_2=0.112 dram_eff_3=0.3026
bk0: 49756a 2174143i bk1: 49604a 2138640i bk2: 45460a 2312839i bk3: 45534a 2288217i bk4: 48462a 1981826i bk5: 48678a 1961071i bk6: 45588a 2198152i bk7: 45448a 2165975i bk8: 45598a 2163213i bk9: 45136a 2175314i bk10: 48936a 1873140i bk11: 49580a 1822291i bk12: 51452a 1999241i bk13: 50674a 1991614i bk14: 48922a 2050354i bk15: 48582a 2017423i 
bw_dist = 0.106	0.107	0.290	0.455	0.041
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.84624
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3246642 n_nop=1819700 n_act=286254 n_pre=286238 n_req=429336 n_req_1=96156 n_req_2=95392 n_req_3=237788 n_rd=766336 n_write=88114 bw_util=0.5032 bw_util_1=0.1065 bw_util_2=0.1062 bw_util_3=0.2905 blp=6.070182 blp_1= 1.973600 blp_2= 1.982697 blp_3= 3.327189
 n_activity=3120657 dram_eff=0.5235 dram_eff_1=0.1108 dram_eff_2=0.1105 dram_eff_3=0.3022
bk0: 50046a 2173709i bk1: 49442a 2178267i bk2: 45754a 2313535i bk3: 45964a 2286051i bk4: 48228a 1982627i bk5: 48546a 1948126i bk6: 45628a 2202598i bk7: 45306a 2184393i bk8: 45576a 2158930i bk9: 45592a 2143423i bk10: 48502a 1905567i bk11: 49116a 1840626i bk12: 50866a 2042610i bk13: 50652a 2042733i bk14: 48614a 2074205i bk15: 48504a 2061064i 
bw_dist = 0.106	0.106	0.291	0.458	0.039
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.55138
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3246642 n_nop=1813491 n_act=288394 n_pre=288378 n_req=430527 n_req_1=97208 n_req_2=95688 n_req_3=237631 n_rd=767236 n_write=89143 bw_util=0.5042 bw_util_1=0.1076 bw_util_2=0.1062 bw_util_3=0.2903 blp=6.174732 blp_1= 2.008736 blp_2= 1.998965 blp_3= 3.345459
 n_activity=3117762 dram_eff=0.525 dram_eff_1=0.112 dram_eff_2=0.1106 dram_eff_3=0.3023
bk0: 49584a 2178352i bk1: 49220a 2153353i bk2: 45580a 2285373i bk3: 45000a 2311016i bk4: 48890a 1950135i bk5: 48798a 1954026i bk6: 45402a 2195296i bk7: 45480a 2157994i bk8: 45476a 2159504i bk9: 46014a 2123495i bk10: 49280a 1841548i bk11: 49102a 1820067i bk12: 50932a 2008419i bk13: 50888a 2034791i bk14: 49200a 2032320i bk15: 48390a 2037034i 
bw_dist = 0.108	0.106	0.290	0.456	0.040
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.95585
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3246642 n_nop=1814013 n_act=286930 n_pre=286914 n_req=431830 n_req_1=97362 n_req_2=96678 n_req_3=237790 n_rd=769386 n_write=89399 bw_util=0.5057 bw_util_1=0.1079 bw_util_2=0.1073 bw_util_3=0.2905 blp=6.103435 blp_1= 1.985488 blp_2= 1.995224 blp_3= 3.309601
 n_activity=3120934 dram_eff=0.526 dram_eff_1=0.1122 dram_eff_2=0.1116 dram_eff_3=0.3022
bk0: 50082a 2169676i bk1: 50136a 2151428i bk2: 45796a 2310675i bk3: 45186a 2324042i bk4: 48974a 1966429i bk5: 49064a 1953717i bk6: 45572a 2188582i bk7: 45396a 2168068i bk8: 45656a 2160691i bk9: 45646a 2156541i bk10: 49366a 1845796i bk11: 48870a 1846632i bk12: 51054a 2032152i bk13: 50600a 2058599i bk14: 48846a 2060465i bk15: 49142a 2022337i 
bw_dist = 0.108	0.107	0.291	0.456	0.039
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.63463
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3246642 n_nop=1806880 n_act=289690 n_pre=289674 n_req=432511 n_req_1=98401 n_req_2=96638 n_req_3=237472 n_rd=770488 n_write=89910 bw_util=0.5064 bw_util_1=0.1089 bw_util_2=0.1074 bw_util_3=0.2902 blp=6.231652 blp_1= 2.020339 blp_2= 2.016874 blp_3= 3.354722
 n_activity=3116718 dram_eff=0.5275 dram_eff_1=0.1134 dram_eff_2=0.1119 dram_eff_3=0.3023
bk0: 49264a 2180378i bk1: 49888a 2128181i bk2: 45788a 2289936i bk3: 44956a 2302467i bk4: 49108a 1949903i bk5: 49070a 1933438i bk6: 45744a 2172788i bk7: 45530a 2145937i bk8: 45752a 2154425i bk9: 45890a 2112149i bk10: 49852a 1817545i bk11: 49920a 1762315i bk12: 51086a 2013956i bk13: 51116a 2041793i bk14: 48732a 2047167i bk15: 48792a 2018069i 
bw_dist = 0.109	0.107	0.290	0.454	0.040
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.13352

========= L2 cache stats =========
L2_cache_bank[0]: Access = 369502, Miss = 192761, Miss_rate = 0.522, Pending_hits = 5151, Reservation_fails = 96327
L2_cache_bank[1]: Access = 365690, Miss = 191902, Miss_rate = 0.525, Pending_hits = 4992, Reservation_fails = 100470
L2_cache_bank[2]: Access = 370020, Miss = 192094, Miss_rate = 0.519, Pending_hits = 5159, Reservation_fails = 113446
L2_cache_bank[3]: Access = 371286, Miss = 191621, Miss_rate = 0.516, Pending_hits = 5055, Reservation_fails = 126437
L2_cache_bank[4]: Access = 366013, Miss = 191613, Miss_rate = 0.524, Pending_hits = 5256, Reservation_fails = 84757
L2_cache_bank[5]: Access = 372022, Miss = 191565, Miss_rate = 0.515, Pending_hits = 5187, Reservation_fails = 103403
L2_cache_bank[6]: Access = 370112, Miss = 192187, Miss_rate = 0.519, Pending_hits = 5227, Reservation_fails = 125251
L2_cache_bank[7]: Access = 375480, Miss = 191457, Miss_rate = 0.510, Pending_hits = 5287, Reservation_fails = 130268
L2_cache_bank[8]: Access = 365932, Miss = 192678, Miss_rate = 0.527, Pending_hits = 5148, Reservation_fails = 99030
L2_cache_bank[9]: Access = 369575, Miss = 192030, Miss_rate = 0.520, Pending_hits = 5176, Reservation_fails = 104767
L2_cache_bank[10]: Access = 370028, Miss = 192668, Miss_rate = 0.521, Pending_hits = 5249, Reservation_fails = 126269
L2_cache_bank[11]: Access = 375064, Miss = 192582, Miss_rate = 0.513, Pending_hits = 5462, Reservation_fails = 149232
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 369502, Miss = 192761 (0.522), PendingHit = 5151 (0.0139)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 365690, Miss = 191902 (0.525), PendingHit = 4992 (0.0137)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 370020, Miss = 192094 (0.519), PendingHit = 5159 (0.0139)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 371286, Miss = 191621 (0.516), PendingHit = 5055 (0.0136)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 366013, Miss = 191613 (0.524), PendingHit = 5256 (0.0144)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 372022, Miss = 191565 (0.515), PendingHit = 5187 (0.0139)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 370112, Miss = 192187 (0.519), PendingHit = 5227 (0.0141)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 375480, Miss = 191457 (0.51), PendingHit = 5287 (0.0141)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 365932, Miss = 192678 (0.527), PendingHit = 5148 (0.0141)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 369575, Miss = 192030 (0.52), PendingHit = 5176 (0.014)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 370028, Miss = 192668 (0.521), PendingHit = 5249 (0.0142)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 375064, Miss = 192582 (0.513), PendingHit = 5462 (0.0146)
L2 Cache Total Miss Rate = 0.519
Stream 1: L2 Cache Miss Rate = 0.507
Stream 2: L2 Cache Miss Rate = 0.532
Stream 3: L2 Cache Miss Rate = 0.514
Stream 1: Accesses  = 1832885
Stream 1: Misses  = 928720
Stream 2: Accesses  = 1319175
Stream 2: Misses  = 701185
Stream 3: Accesses  = 3121549
Stream 3: Misses  = 1603973
Stream 1+2: Accesses  = 3152060
Stream 1+2: Misses  = 1629905
Stream 1+2+3: Accesses  = 6273609
Stream 1+2+3: Misses  = 3233878
Total Accesses  = 4440724
MPKI-CORES
CORE_L2MPKI_0	39.013
CORE_L2MPKI_1	38.850
CORE_L2MPKI_2	38.769
CORE_L2MPKI_3	41.246
CORE_L2MPKI_4	39.612
CORE_L2MPKI_5	38.859
CORE_L2MPKI_6	38.012
CORE_L2MPKI_7	40.147
CORE_L2MPKI_8	40.141
CORE_L2MPKI_9	38.919
CORE_L2MPKI_10	40.439
CORE_L2MPKI_11	39.546
CORE_L2MPKI_12	39.617
CORE_L2MPKI_13	38.077
CORE_L2MPKI_14	37.690
CORE_L2MPKI_15	39.408
CORE_L2MPKI_16	39.289
CORE_L2MPKI_17	40.263
CORE_L2MPKI_18	41.131
CORE_L2MPKI_19	38.393
CORE_L2MPKI_20	2.840
CORE_L2MPKI_21	2.711
CORE_L2MPKI_22	2.806
CORE_L2MPKI_23	2.753
CORE_L2MPKI_24	2.750
CORE_L2MPKI_25	2.714
CORE_L2MPKI_26	2.777
CORE_L2MPKI_27	2.671
CORE_L2MPKI_28	2.674
CORE_L2MPKI_29	2.788
CORE_L2MPKI_30	2.644
CORE_L2MPKI_31	2.664
CORE_L2MPKI_32	2.739
CORE_L2MPKI_33	2.850
CORE_L2MPKI_34	2.693
CORE_L2MPKI_35	2.660
CORE_L2MPKI_36	2.751
CORE_L2MPKI_37	2.665
CORE_L2MPKI_38	2.675
CORE_L2MPKI_39	2.712
CORE_L2MPKI_40	2.573
CORE_L2MPKI_41	2.668
CORE_L2MPKI_42	2.618
CORE_L2MPKI_43	2.731
CORE_L2MPKI_44	2.620
CORE_L2MPKI_45	2.657
CORE_L2MPKI_46	2.710
CORE_L2MPKI_47	2.681
CORE_L2MPKI_48	2.587
CORE_L2MPKI_49	2.710
CORE_L2MPKI_50	2.611
CORE_L2MPKI_51	2.562
CORE_L2MPKI_52	2.657
CORE_L2MPKI_53	2.615
CORE_L2MPKI_54	2.636
CORE_L2MPKI_55	2.693
CORE_L2MPKI_56	2.561
CORE_L2MPKI_57	2.638
CORE_L2MPKI_58	2.608
CORE_L2MPKI_59	2.714
Avg_MPKI_Stream1= 39.371
Avg_MPKI_Stream2= 2.727
Avg_MPKI_Stream3= 2.642
MISSES-CORES
CORE_MISSES_0	44519
CORE_MISSES_1	45951
CORE_MISSES_2	45550
CORE_MISSES_3	50639
CORE_MISSES_4	45584
CORE_MISSES_5	45806
CORE_MISSES_6	44567
CORE_MISSES_7	49834
CORE_MISSES_8	47193
CORE_MISSES_9	44599
CORE_MISSES_10	50424
CORE_MISSES_11	47397
CORE_MISSES_12	49842
CORE_MISSES_13	45297
CORE_MISSES_14	44266
CORE_MISSES_15	45381
CORE_MISSES_16	45352
CORE_MISSES_17	45552
CORE_MISSES_18	45803
CORE_MISSES_19	45164
CORE_MISSES_20	34786
CORE_MISSES_21	33710
CORE_MISSES_22	37102
CORE_MISSES_23	34154
CORE_MISSES_24	33719
CORE_MISSES_25	36882
CORE_MISSES_26	35867
CORE_MISSES_27	34444
CORE_MISSES_28	35313
CORE_MISSES_29	35669
CORE_MISSES_30	33598
CORE_MISSES_31	36347
CORE_MISSES_32	35073
CORE_MISSES_33	32921
CORE_MISSES_34	36523
CORE_MISSES_35	35944
CORE_MISSES_36	34090
CORE_MISSES_37	34472
CORE_MISSES_38	36217
CORE_MISSES_39	34354
CORE_MISSES_40	35026
CORE_MISSES_41	33642
CORE_MISSES_42	32213
CORE_MISSES_43	34707
CORE_MISSES_44	34469
CORE_MISSES_45	33131
CORE_MISSES_46	33232
CORE_MISSES_47	34479
CORE_MISSES_48	32830
CORE_MISSES_49	35425
CORE_MISSES_50	33598
CORE_MISSES_51	32743
CORE_MISSES_52	33587
CORE_MISSES_53	35211
CORE_MISSES_54	32835
CORE_MISSES_55	33947
CORE_MISSES_56	34565
CORE_MISSES_57	31759
CORE_MISSES_58	34304
CORE_MISSES_59	33550
L2_MISSES = 2305158
L2_total_cache_accesses = 4440724
L2_total_cache_misses = 2305158
L2_total_cache_miss_rate = 0.5191
L2_total_cache_pending_hits = 62349
L2_total_cache_reservation_fails = 1359657
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 650461
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5374
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1836965
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 999655
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4251
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 680
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 844
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 9441
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1151638
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 39440
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 202653
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 191363
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 263986
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 16593
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 264459
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 150759
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2881
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 262
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 237
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8439
L2_cache_data_port_util = 0.269
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=20010928
icnt_total_pkts_simt_to_mem=5111234
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       4.7941
gpu_ipc_2 =       4.7982
gpu_ipc_3 =     209.0739
gpu_tot_sim_cycle_stream_1 = 2459577
gpu_tot_sim_cycle_stream_2 = 2458172
gpu_tot_sim_cycle_stream_3 = 2453200
gpu_sim_insn_1 = 11791443
gpu_sim_insn_2 = 11794795
gpu_sim_insn_3 = 512900064
gpu_sim_cycle = 2459578
gpu_sim_insn = 536486302
gpu_ipc =     218.1213
gpu_tot_sim_cycle = 2459578
gpu_tot_sim_insn = 536486302
gpu_tot_ipc =     218.1213
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 13987744
gpu_stall_icnt2sh    = 21457131
gpu_total_sim_rate=152367

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 9723532
	L1I_total_cache_misses = 24106
	L1I_total_cache_miss_rate = 0.0025
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 34997
L1D_cache:
	L1D_cache_core[0]: Access = 110322, Miss = 88095, Miss_rate = 0.799, Pending_hits = 6886, Reservation_fails = 2039759
	L1D_cache_core[1]: Access = 113113, Miss = 90241, Miss_rate = 0.798, Pending_hits = 7118, Reservation_fails = 2063891
	L1D_cache_core[2]: Access = 110878, Miss = 88724, Miss_rate = 0.800, Pending_hits = 6894, Reservation_fails = 2067088
	L1D_cache_core[3]: Access = 123876, Miss = 99538, Miss_rate = 0.804, Pending_hits = 7564, Reservation_fails = 2215047
	L1D_cache_core[4]: Access = 111247, Miss = 88924, Miss_rate = 0.799, Pending_hits = 6856, Reservation_fails = 2074534
	L1D_cache_core[5]: Access = 113221, Miss = 90261, Miss_rate = 0.797, Pending_hits = 7048, Reservation_fails = 2088485
	L1D_cache_core[6]: Access = 110683, Miss = 88268, Miss_rate = 0.797, Pending_hits = 6999, Reservation_fails = 2051774
	L1D_cache_core[7]: Access = 122468, Miss = 98368, Miss_rate = 0.803, Pending_hits = 7629, Reservation_fails = 2204736
	L1D_cache_core[8]: Access = 115889, Miss = 93047, Miss_rate = 0.803, Pending_hits = 7346, Reservation_fails = 2116156
	L1D_cache_core[9]: Access = 109707, Miss = 87992, Miss_rate = 0.802, Pending_hits = 6805, Reservation_fails = 2058861
	L1D_cache_core[10]: Access = 123042, Miss = 98951, Miss_rate = 0.804, Pending_hits = 7512, Reservation_fails = 2208557
	L1D_cache_core[11]: Access = 117189, Miss = 94179, Miss_rate = 0.804, Pending_hits = 7282, Reservation_fails = 2167721
	L1D_cache_core[12]: Access = 123902, Miss = 99201, Miss_rate = 0.801, Pending_hits = 7754, Reservation_fails = 2213721
	L1D_cache_core[13]: Access = 111907, Miss = 88875, Miss_rate = 0.794, Pending_hits = 7024, Reservation_fails = 2077182
	L1D_cache_core[14]: Access = 109536, Miss = 87638, Miss_rate = 0.800, Pending_hits = 6850, Reservation_fails = 2065509
	L1D_cache_core[15]: Access = 111050, Miss = 88666, Miss_rate = 0.798, Pending_hits = 6747, Reservation_fails = 2068937
	L1D_cache_core[16]: Access = 111220, Miss = 88620, Miss_rate = 0.797, Pending_hits = 6998, Reservation_fails = 2080647
	L1D_cache_core[17]: Access = 111653, Miss = 88951, Miss_rate = 0.797, Pending_hits = 6876, Reservation_fails = 2080751
	L1D_cache_core[18]: Access = 112348, Miss = 89991, Miss_rate = 0.801, Pending_hits = 6973, Reservation_fails = 2104946
	L1D_cache_core[19]: Access = 110019, Miss = 88072, Miss_rate = 0.801, Pending_hits = 6917, Reservation_fails = 2056992
	L1D_cache_core[20]: Access = 28875, Miss = 28875, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 41504
	L1D_cache_core[21]: Access = 29156, Miss = 29156, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37879
	L1D_cache_core[22]: Access = 31031, Miss = 31031, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22668
	L1D_cache_core[23]: Access = 29140, Miss = 29140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36987
	L1D_cache_core[24]: Access = 28867, Miss = 28867, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 41289
	L1D_cache_core[25]: Access = 31893, Miss = 31893, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25988
	L1D_cache_core[26]: Access = 30217, Miss = 30217, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33062
	L1D_cache_core[27]: Access = 30216, Miss = 30216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29221
	L1D_cache_core[28]: Access = 30939, Miss = 30939, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28491
	L1D_cache_core[29]: Access = 29981, Miss = 29981, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35039
	L1D_cache_core[30]: Access = 29842, Miss = 29842, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39404
	L1D_cache_core[31]: Access = 32038, Miss = 32038, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26671
	L1D_cache_core[32]: Access = 30109, Miss = 30109, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30844
	L1D_cache_core[33]: Access = 27183, Miss = 27183, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 49327
	L1D_cache_core[34]: Access = 31900, Miss = 31900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23739
	L1D_cache_core[35]: Access = 31813, Miss = 31813, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26480
	L1D_cache_core[36]: Access = 29132, Miss = 29132, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33735
	L1D_cache_core[37]: Access = 30550, Miss = 30550, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38714
	L1D_cache_core[38]: Access = 31758, Miss = 31758, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24913
	L1D_cache_core[39]: Access = 29725, Miss = 29725, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38456
	L1D_cache_core[40]: Access = 31950, Miss = 31950, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22424
	L1D_cache_core[41]: Access = 29728, Miss = 29728, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33490
	L1D_cache_core[42]: Access = 29118, Miss = 29118, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37466
	L1D_cache_core[43]: Access = 29821, Miss = 29821, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29601
	L1D_cache_core[44]: Access = 30953, Miss = 30953, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21772
	L1D_cache_core[45]: Access = 29263, Miss = 29263, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31510
	L1D_cache_core[46]: Access = 28817, Miss = 28817, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34556
	L1D_cache_core[47]: Access = 30166, Miss = 30166, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26089
	L1D_cache_core[48]: Access = 29827, Miss = 29827, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32528
	L1D_cache_core[49]: Access = 30674, Miss = 30674, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25851
	L1D_cache_core[50]: Access = 30230, Miss = 30230, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33673
	L1D_cache_core[51]: Access = 30011, Miss = 30011, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32380
	L1D_cache_core[52]: Access = 29730, Miss = 29730, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32915
	L1D_cache_core[53]: Access = 31530, Miss = 31530, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24517
	L1D_cache_core[54]: Access = 29333, Miss = 29333, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34006
	L1D_cache_core[55]: Access = 29743, Miss = 29743, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 41717
	L1D_cache_core[56]: Access = 31621, Miss = 31621, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18905
	L1D_cache_core[57]: Access = 28323, Miss = 28323, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38401
	L1D_cache_core[58]: Access = 30893, Miss = 30893, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26123
	L1D_cache_core[59]: Access = 29017, Miss = 29017, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30441
	L1D_total_cache_accesses = 3488383
	L1D_total_cache_misses = 3031715
	L1D_total_cache_miss_rate = 0.8691
	L1D_total_cache_pending_hits = 142078
	L1D_total_cache_reservation_fails = 43378070
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 974651
	L1C_total_cache_misses = 9132
	L1C_total_cache_miss_rate = 0.0094
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 68035
L1T_cache:
	L1T_total_cache_accesses = 3670470
	L1T_total_cache_misses = 1393731
	L1T_total_cache_miss_rate = 0.3797
	L1T_total_cache_pending_hits = 2276739
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 308399
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 141716
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2493229
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 37159777
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 965519
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 9132
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 68035
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2276739
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1393731
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6191
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 362
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 538486
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6218293
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9699426
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 24106
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 34997
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3051, 2172, 2258, 2273, 1770, 2671, 2701, 2607, 2649, 2235, 2671, 3097, 2188, 1741, 2254, 2700, 2628, 2598, 2202, 3169, 2267, 2192, 2245, 2596, 2230, 2162, 2258, 2994, 2219, 2185, 2240, 2241, 3060, 2014, 2573, 2195, 3016, 2171, 1612, 2171, 2543, 2130, 2157, 2117, 2126, 2182, 2599, 2966, 
gpgpu_n_tot_thrd_icount = 594314976
gpgpu_n_tot_w_icount = 18572343
gpgpu_n_stall_shd_mem = 61616190
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2493221
gpgpu_n_mem_write_global = 545039
gpgpu_n_mem_texture = 1393731
gpgpu_n_mem_const = 5775
gpgpu_n_load_insn  = 39339908
gpgpu_n_store_insn = 1859276
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 17521696
gpgpu_n_const_mem_insn = 18627648
gpgpu_n_param_mem_insn = 7677909
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 68035
gpgpu_stall_shd_mem[c_mem][bk_conf] = 68035
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 45132612
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:86431495	W0_Idle:21741231	W0_Scoreboard:167472054	W1:372713	W2:319227	W3:325330	W4:261637	W5:187493	W6:95449	W7:50475	W8:19910	W9:8116	W10:3932	W11:2750	W12:2568	W13:2156	W14:3168	W15:2596	W16:3900	W17:5846	W18:7888	W19:18920	W20:22894	W21:37754	W22:54606	W23:51282	W24:56304	W25:54342	W26:44232	W27:24444	W28:11252	W29:4268	W30:1552	W31:0	W32:16515658
Warp Occupancy Distribution:
Stall:72895023	W0_Idle:14850008	W0_Scoreboard:8030053	W1:372713	W2:319227	W3:325330	W4:261637	W5:187493	W6:95449	W7:50475	W8:19910	W9:8116	W10:3932	W11:2750	W12:2568	W13:2156	W14:3168	W15:2596	W16:3900	W17:5846	W18:7888	W19:18920	W20:22894	W21:37754	W22:54606	W23:51282	W24:56304	W25:54342	W26:44232	W27:24444	W28:11252	W29:4268	W30:1552	W31:0	W32:314726
Warp Occupancy Distribution:
Stall:7178060	W0_Idle:2494296	W0_Scoreboard:80276095	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:8126751
warp_utilization0: 0.063126
warp_utilization1: 0.024165
warp_utilization2: 0.082862
traffic_breakdown_coretomem[CONST_ACC_R] = 46200 {8:5775,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 19945768 {8:2493221,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 25803128 {40:496012,72:11016,136:38011,}
traffic_breakdown_coretomem[INST_ACC_R] = 27040 {8:3380,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 11149848 {8:1393731,}
traffic_breakdown_memtocore[CONST_ACC_R] = 415800 {72:5775,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 338993872 {136:2492602,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4360304 {8:545038,}
traffic_breakdown_memtocore[INST_ACC_R] = 459680 {136:3380,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 189547416 {136:1393731,}
maxmrqlatency = 1210 
maxdqlatency = 0 
maxmflatency = 5735 
averagemflatency = 697 
averagemflatency_1 = 838 
averagemflatency_2= 599 
averagemflatency_3 = 594 
averagemrqlatency_1 = 49 
averagemrqlatency_2 = 47 
averagemrqlatency_3 = 39 
max_icnt2mem_latency = 5286 
max_icnt2sh_latency = 2459577 
mrq_lat_table:1061069 	46703 	59024 	125193 	362913 	411767 	375802 	209253 	45718 	2742 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	8272 	30484 	77914 	227684 	1091042 	2260890 	732868 	7829 	163 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	407888 	129621 	191282 	390605 	738139 	1238727 	1184304 	157968 	2306 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	143904 	3362126 	382434 	3633 	11 	0 	0 	2 	1 	25 	120 	1304 	15521 	30054 	50253 	108016 	113642 	168162 	57938 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	486 	4428 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        25        28        25        22        24        20        18        18        26        28        24        26        18        24        22        24 
dram[1]:        26        28        25        48        23        21        17        18        26        28        24        26        20        25        22        19 
dram[2]:        20        26        22        24        21        20        18        17        26        26        22        26        22        18        19        19 
dram[3]:        25        25        21        22        22        22        18        22        28        26        26        23        27        24        18        22 
dram[4]:        24        23        22        30        17        21        18        18        28        26        38        26        20        24        18        19 
dram[5]:        27        25        22        22        23        29        20        17        28        26        22        23        25        23        21        23 
maximum service time to same row:
dram[0]:      3324      4812      4211      3889      4147      3975      5514      8964      5487      5603      4196      3828      6928      5756      7744      7188 
dram[1]:      5053      5087      3525      4716      4026      5578      3288      7796      5597      5482      5247      3690      5706      6021      8377      7248 
dram[2]:      5922      4585      6215      4437      3685      3233      8694      6540      5422      5307      3511      3563      6194      6266      7627      8672 
dram[3]:      5589      5203      6284      4933      3996      3508      7834      4294      5315      5516      3454      3520      6169      5663      7221      9548 
dram[4]:      8312      3287      4190      4100      2582      3870      7334      6066      7319      5560      2928      3054      6535      6012      8146      7192 
dram[5]:      4754      3373      4120      3862      3626      3859      9047      7079      5369      4238      4613      3539      4847      6573      7779      7566 
average row accesses per activate:
dram[0]:  1.551290  1.566754  1.480112  1.475789  1.622325  1.647110  1.487705  1.492257  1.599025  1.607785  1.624241  1.656703  1.527312  1.565210  1.569651  1.589976 
dram[1]:  1.550577  1.537182  1.486795  1.479019  1.615368  1.607682  1.501631  1.474099  1.600236  1.566558  1.624110  1.640739  1.545440  1.545478  1.585890  1.556262 
dram[2]:  1.557073  1.539482  1.486738  1.476300  1.647772  1.606082  1.521414  1.492096  1.604473  1.598257  1.652442  1.645999  1.557765  1.514229  1.571357  1.555587 
dram[3]:  1.534779  1.539412  1.471111  1.472189  1.630526  1.612188  1.470719  1.504457  1.599445  1.594354  1.641101  1.634868  1.545341  1.523138  1.567193  1.569087 
dram[4]:  1.565868  1.559861  1.479967  1.472190  1.637871  1.631607  1.502217  1.513026  1.603213  1.602482  1.656255  1.652359  1.538706  1.531424  1.570792  1.591846 
dram[5]:  1.546221  1.535630  1.489849  1.439801  1.652993  1.600235  1.504789  1.472263  1.594744  1.580362  1.663518  1.648533  1.543426  1.517754  1.569382  1.553515 
average row locality = 2700195/1726973 = 1.563542
average row locality_1 = 1277652/689040 = 1.854249
average row locality_2 = 737363/530448 = 1.390076
average row locality_3 = 685180/507485 = 1.350148
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     25117     24988     23146     22878     24452     24316     22833     22531     22862     22720     24249     24568     25613     25465     24485     24430 
dram[1]:     24878     24802     22730     22767     24231     24339     22794     22724     22799     22570     24468     24790     25728     25338     24461     24291 
dram[2]:     25023     24721     22877     22982     24114     24273     22814     22653     22788     22796     24251     24558     25433     25326     24307     24252 
dram[3]:     24792     24610     22790     22500     24445     24403     22701     22741     22738     23007     24640     24553     25466     25446     24601     24195 
dram[4]:     25041     25068     22899     22593     24487     24533     22786     22698     22828     22823     24683     24435     25527     25300     24423     24571 
dram[5]:     24632     24944     22894     22478     24554     24536     22872     22765     22876     22945     24926     24960     25543     25558     24366     24396 
total reads: 2305099
bank skew: 25728/22478 = 1.14
chip skew: 385245/383168 = 1.01
number of total write accesses:
dram[0]:      3571      3646      2195      2175      5647      5808      2516      2524      4363      4212      6787      7414      3913      4096      3775      3932 
dram[1]:      3496      3579      2040      2082      5516      5297      2528      2517      4277      3945      6788      7019      4236      4109      3863      3854 
dram[2]:      3596      3256      2011      2028      5798      5515      2621      2453      4472      4344      6881      7060      4096      3514      3803      3537 
dram[3]:      3451      3435      2188      1903      5798      5470      2413      2743      4331      4384      7263      7153      4101      3487      3994      3763 
dram[4]:      3641      3596      1998      1838      5830      5655      2624      2624      4316      4291      7291      7092      3990      3526      3790      4009 
dram[5]:      3418      3588      2204      1774      5909      5430      2735      2527      4308      4449      7476      7526      4063      3422      3897      3690 
total reads: 395109
bank skew: 7526/1774 = 4.24
chip skew: 66574/64985 = 1.02
average mf latency per bank:
dram[0]:       1098      1080       972       950       971       954      1280      1261       770       757       899       882      1732      1619      1170      1131
dram[1]:       1134      1172      1012      1057      1006      1111      1330      1403       792       839       912       975      1667      1787      1179      1247
dram[2]:       1070      1133       956      1012       952      1058      1248      1338       748       798       859       941      1612      1887      1132      1222
dram[3]:       1142      1184      1023      1182      1024      1117      1367      1388       799       838       944       993      1726      1859      1189      1249
dram[4]:       1071      1089       946       983       953      1022      1258      1282       748       783       876       919      1621      1740      1131      1173
dram[5]:       1149      1199      1021      1093      1035      1155      1341      1441       805       860       947      1019      1715      1918      1215      1276
maximum mf latency per bank:
dram[0]:       4371      5330      4494      4517      4892      4151      4576      4103      4227      5290      4381      4334      4954      4409      4971      4103
dram[1]:       4657      5385      3769      4132      4725      3754      4497      4135      3869      4296      3823      3325      5034      4485      3919      4893
dram[2]:       5149      4927      4899      4510      4596      4618      3755      3730      4967      4137      4092      4524      4556      4634      4593      3949
dram[3]:       4466      4176      4527      4210      4625      4089      4290      4845      5212      4501      4357      4584      4799      4876      4208      5170
dram[4]:       5555      4032      4068      4346      4535      4234      4510      5203      4873      4155      4450      4339      4615      4173      4427      5174
dram[5]:       5735      4363      4892      4902      3931      4913      4661      4643      5010      4611      4629      3911      4616      5000      3931      5227
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3246642 n_nop=1811620 n_act=287784 n_pre=287769 n_req=431958 n_req_1=96777 n_req_2=97424 n_req_3=237757 n_rd=769294 n_write=90175 bw_util=0.5057 bw_util_1=0.1072 bw_util_2=0.1081 bw_util_3=0.2904 blp=6.118858 blp_1= 1.985516 blp_2= 2.000565 blp_3= 3.311434
 n_activity=3121533 dram_eff=0.526 dram_eff_1=0.1115 dram_eff_2=0.1124 dram_eff_3=0.3021
bk0: 50234a 2155443i bk1: 49976a 2159336i bk2: 46292a 2281027i bk3: 45756a 2284565i bk4: 48904a 1963278i bk5: 48632a 1953841i bk6: 45666a 2184511i bk7: 45062a 2192987i bk8: 45724a 2160298i bk9: 45438a 2165633i bk10: 48498a 1895457i bk11: 49132a 1830850i bk12: 51226a 2024047i bk13: 50924a 2019995i bk14: 48970a 2057204i bk15: 48860a 2031744i 
bw_dist = 0.107	0.108	0.290	0.456	0.039
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.65301
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3246642 n_nop=1815100 n_act=287921 n_pre=287906 n_req=429989 n_req_1=95627 n_req_2=96814 n_req_3=237548 n_rd=767410 n_write=88305 bw_util=0.5039 bw_util_1=0.1062 bw_util_2=0.1074 bw_util_3=0.2903 blp=6.154871 blp_1= 1.977218 blp_2= 2.017134 blp_3= 3.340616
 n_activity=3114617 dram_eff=0.5253 dram_eff_1=0.1107 dram_eff_2=0.112 dram_eff_3=0.3026
bk0: 49756a 2174143i bk1: 49604a 2138640i bk2: 45460a 2312839i bk3: 45534a 2288217i bk4: 48462a 1981826i bk5: 48678a 1961071i bk6: 45588a 2198152i bk7: 45448a 2165975i bk8: 45598a 2163213i bk9: 45136a 2175314i bk10: 48936a 1873140i bk11: 49580a 1822291i bk12: 51452a 1999241i bk13: 50674a 1991614i bk14: 48922a 2050354i bk15: 48582a 2017423i 
bw_dist = 0.106	0.107	0.290	0.455	0.041
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.84624
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3246642 n_nop=1819700 n_act=286254 n_pre=286238 n_req=429336 n_req_1=96156 n_req_2=95392 n_req_3=237788 n_rd=766336 n_write=88114 bw_util=0.5032 bw_util_1=0.1065 bw_util_2=0.1062 bw_util_3=0.2905 blp=6.070182 blp_1= 1.973600 blp_2= 1.982697 blp_3= 3.327189
 n_activity=3120657 dram_eff=0.5235 dram_eff_1=0.1108 dram_eff_2=0.1105 dram_eff_3=0.3022
bk0: 50046a 2173709i bk1: 49442a 2178267i bk2: 45754a 2313535i bk3: 45964a 2286051i bk4: 48228a 1982627i bk5: 48546a 1948126i bk6: 45628a 2202598i bk7: 45306a 2184393i bk8: 45576a 2158930i bk9: 45592a 2143423i bk10: 48502a 1905567i bk11: 49116a 1840626i bk12: 50866a 2042610i bk13: 50652a 2042733i bk14: 48614a 2074205i bk15: 48504a 2061064i 
bw_dist = 0.106	0.106	0.291	0.458	0.039
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.55138
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3246642 n_nop=1813491 n_act=288394 n_pre=288378 n_req=430527 n_req_1=97208 n_req_2=95688 n_req_3=237631 n_rd=767236 n_write=89143 bw_util=0.5042 bw_util_1=0.1076 bw_util_2=0.1062 bw_util_3=0.2903 blp=6.174732 blp_1= 2.008736 blp_2= 1.998965 blp_3= 3.345459
 n_activity=3117762 dram_eff=0.525 dram_eff_1=0.112 dram_eff_2=0.1106 dram_eff_3=0.3023
bk0: 49584a 2178352i bk1: 49220a 2153353i bk2: 45580a 2285373i bk3: 45000a 2311016i bk4: 48890a 1950135i bk5: 48798a 1954026i bk6: 45402a 2195296i bk7: 45480a 2157994i bk8: 45476a 2159504i bk9: 46014a 2123495i bk10: 49280a 1841548i bk11: 49102a 1820067i bk12: 50932a 2008419i bk13: 50888a 2034791i bk14: 49200a 2032320i bk15: 48390a 2037034i 
bw_dist = 0.108	0.106	0.290	0.456	0.040
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.95585
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3246642 n_nop=1814013 n_act=286930 n_pre=286914 n_req=431830 n_req_1=97362 n_req_2=96678 n_req_3=237790 n_rd=769386 n_write=89399 bw_util=0.5057 bw_util_1=0.1079 bw_util_2=0.1073 bw_util_3=0.2905 blp=6.103435 blp_1= 1.985488 blp_2= 1.995224 blp_3= 3.309601
 n_activity=3120934 dram_eff=0.526 dram_eff_1=0.1122 dram_eff_2=0.1116 dram_eff_3=0.3022
bk0: 50082a 2169676i bk1: 50136a 2151428i bk2: 45796a 2310675i bk3: 45186a 2324042i bk4: 48974a 1966429i bk5: 49064a 1953717i bk6: 45572a 2188582i bk7: 45396a 2168068i bk8: 45656a 2160691i bk9: 45646a 2156541i bk10: 49366a 1845796i bk11: 48870a 1846632i bk12: 51054a 2032152i bk13: 50600a 2058599i bk14: 48846a 2060465i bk15: 49142a 2022337i 
bw_dist = 0.108	0.107	0.291	0.456	0.039
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.63463
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3246642 n_nop=1806880 n_act=289690 n_pre=289674 n_req=432511 n_req_1=98401 n_req_2=96638 n_req_3=237472 n_rd=770488 n_write=89910 bw_util=0.5064 bw_util_1=0.1089 bw_util_2=0.1074 bw_util_3=0.2902 blp=6.231652 blp_1= 2.020339 blp_2= 2.016874 blp_3= 3.354722
 n_activity=3116718 dram_eff=0.5275 dram_eff_1=0.1134 dram_eff_2=0.1119 dram_eff_3=0.3023
bk0: 49264a 2180378i bk1: 49888a 2128181i bk2: 45788a 2289936i bk3: 44956a 2302467i bk4: 49108a 1949903i bk5: 49070a 1933438i bk6: 45744a 2172788i bk7: 45530a 2145937i bk8: 45752a 2154425i bk9: 45890a 2112149i bk10: 49852a 1817545i bk11: 49920a 1762315i bk12: 51086a 2013956i bk13: 51116a 2041793i bk14: 48732a 2047167i bk15: 48792a 2018069i 
bw_dist = 0.109	0.107	0.290	0.454	0.040
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.13352

========= L2 cache stats =========
L2_cache_bank[0]: Access = 369502, Miss = 192761, Miss_rate = 0.522, Pending_hits = 5151, Reservation_fails = 96327
L2_cache_bank[1]: Access = 365690, Miss = 191902, Miss_rate = 0.525, Pending_hits = 4992, Reservation_fails = 100470
L2_cache_bank[2]: Access = 370020, Miss = 192094, Miss_rate = 0.519, Pending_hits = 5159, Reservation_fails = 113446
L2_cache_bank[3]: Access = 371286, Miss = 191621, Miss_rate = 0.516, Pending_hits = 5055, Reservation_fails = 126437
L2_cache_bank[4]: Access = 366013, Miss = 191613, Miss_rate = 0.524, Pending_hits = 5256, Reservation_fails = 84757
L2_cache_bank[5]: Access = 372022, Miss = 191565, Miss_rate = 0.515, Pending_hits = 5187, Reservation_fails = 103403
L2_cache_bank[6]: Access = 370112, Miss = 192187, Miss_rate = 0.519, Pending_hits = 5227, Reservation_fails = 125251
L2_cache_bank[7]: Access = 375480, Miss = 191457, Miss_rate = 0.510, Pending_hits = 5287, Reservation_fails = 130268
L2_cache_bank[8]: Access = 365932, Miss = 192678, Miss_rate = 0.527, Pending_hits = 5148, Reservation_fails = 99030
L2_cache_bank[9]: Access = 369575, Miss = 192030, Miss_rate = 0.520, Pending_hits = 5176, Reservation_fails = 104767
L2_cache_bank[10]: Access = 370028, Miss = 192668, Miss_rate = 0.521, Pending_hits = 5249, Reservation_fails = 126269
L2_cache_bank[11]: Access = 375064, Miss = 192582, Miss_rate = 0.513, Pending_hits = 5462, Reservation_fails = 149232
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 369502, Miss = 192761 (0.522), PendingHit = 5151 (0.0139)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 365690, Miss = 191902 (0.525), PendingHit = 4992 (0.0137)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 370020, Miss = 192094 (0.519), PendingHit = 5159 (0.0139)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 371286, Miss = 191621 (0.516), PendingHit = 5055 (0.0136)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 366013, Miss = 191613 (0.524), PendingHit = 5256 (0.0144)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 372022, Miss = 191565 (0.515), PendingHit = 5187 (0.0139)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 370112, Miss = 192187 (0.519), PendingHit = 5227 (0.0141)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 375480, Miss = 191457 (0.51), PendingHit = 5287 (0.0141)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 365932, Miss = 192678 (0.527), PendingHit = 5148 (0.0141)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 369575, Miss = 192030 (0.52), PendingHit = 5176 (0.014)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 370028, Miss = 192668 (0.521), PendingHit = 5249 (0.0142)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 375064, Miss = 192582 (0.513), PendingHit = 5462 (0.0146)
L2 Cache Total Miss Rate = 0.519
Stream 1: L2 Cache Miss Rate = 0.507
Stream 2: L2 Cache Miss Rate = 0.532
Stream 3: L2 Cache Miss Rate = 0.514
Stream 1: Accesses  = 1832885
Stream 1: Misses  = 928720
Stream 2: Accesses  = 1319175
Stream 2: Misses  = 701185
Stream 3: Accesses  = 3121549
Stream 3: Misses  = 1603973
Stream 1+2: Accesses  = 3152060
Stream 1+2: Misses  = 1629905
Stream 1+2+3: Accesses  = 6273609
Stream 1+2+3: Misses  = 3233878
Total Accesses  = 4440724
MPKI-CORES
CORE_L2MPKI_0	39.013
CORE_L2MPKI_1	38.850
CORE_L2MPKI_2	38.769
CORE_L2MPKI_3	41.246
CORE_L2MPKI_4	39.612
CORE_L2MPKI_5	38.859
CORE_L2MPKI_6	38.012
CORE_L2MPKI_7	40.147
CORE_L2MPKI_8	40.141
CORE_L2MPKI_9	38.919
CORE_L2MPKI_10	40.439
CORE_L2MPKI_11	39.546
CORE_L2MPKI_12	39.617
CORE_L2MPKI_13	38.077
CORE_L2MPKI_14	37.690
CORE_L2MPKI_15	39.408
CORE_L2MPKI_16	39.289
CORE_L2MPKI_17	40.263
CORE_L2MPKI_18	41.131
CORE_L2MPKI_19	38.393
CORE_L2MPKI_20	2.840
CORE_L2MPKI_21	2.711
CORE_L2MPKI_22	2.806
CORE_L2MPKI_23	2.753
CORE_L2MPKI_24	2.750
CORE_L2MPKI_25	2.714
CORE_L2MPKI_26	2.777
CORE_L2MPKI_27	2.671
CORE_L2MPKI_28	2.674
CORE_L2MPKI_29	2.788
CORE_L2MPKI_30	2.644
CORE_L2MPKI_31	2.664
CORE_L2MPKI_32	2.739
CORE_L2MPKI_33	2.850
CORE_L2MPKI_34	2.693
CORE_L2MPKI_35	2.660
CORE_L2MPKI_36	2.751
CORE_L2MPKI_37	2.665
CORE_L2MPKI_38	2.675
CORE_L2MPKI_39	2.712
CORE_L2MPKI_40	2.573
CORE_L2MPKI_41	2.668
CORE_L2MPKI_42	2.618
CORE_L2MPKI_43	2.731
CORE_L2MPKI_44	2.620
CORE_L2MPKI_45	2.657
CORE_L2MPKI_46	2.710
CORE_L2MPKI_47	2.681
CORE_L2MPKI_48	2.587
CORE_L2MPKI_49	2.710
CORE_L2MPKI_50	2.611
CORE_L2MPKI_51	2.562
CORE_L2MPKI_52	2.657
CORE_L2MPKI_53	2.615
CORE_L2MPKI_54	2.636
CORE_L2MPKI_55	2.693
CORE_L2MPKI_56	2.561
CORE_L2MPKI_57	2.638
CORE_L2MPKI_58	2.608
CORE_L2MPKI_59	2.714
Avg_MPKI_Stream1= 39.371
Avg_MPKI_Stream2= 2.727
Avg_MPKI_Stream3= 2.642
MISSES-CORES
CORE_MISSES_0	44519
CORE_MISSES_1	45951
CORE_MISSES_2	45550
CORE_MISSES_3	50639
CORE_MISSES_4	45584
CORE_MISSES_5	45806
CORE_MISSES_6	44567
CORE_MISSES_7	49834
CORE_MISSES_8	47193
CORE_MISSES_9	44599
CORE_MISSES_10	50424
CORE_MISSES_11	47397
CORE_MISSES_12	49842
CORE_MISSES_13	45297
CORE_MISSES_14	44266
CORE_MISSES_15	45381
CORE_MISSES_16	45352
CORE_MISSES_17	45552
CORE_MISSES_18	45803
CORE_MISSES_19	45164
CORE_MISSES_20	34786
CORE_MISSES_21	33710
CORE_MISSES_22	37102
CORE_MISSES_23	34154
CORE_MISSES_24	33719
CORE_MISSES_25	36882
CORE_MISSES_26	35867
CORE_MISSES_27	34444
CORE_MISSES_28	35313
CORE_MISSES_29	35669
CORE_MISSES_30	33598
CORE_MISSES_31	36347
CORE_MISSES_32	35073
CORE_MISSES_33	32921
CORE_MISSES_34	36523
CORE_MISSES_35	35944
CORE_MISSES_36	34090
CORE_MISSES_37	34472
CORE_MISSES_38	36217
CORE_MISSES_39	34354
CORE_MISSES_40	35026
CORE_MISSES_41	33642
CORE_MISSES_42	32213
CORE_MISSES_43	34707
CORE_MISSES_44	34469
CORE_MISSES_45	33131
CORE_MISSES_46	33232
CORE_MISSES_47	34479
CORE_MISSES_48	32830
CORE_MISSES_49	35425
CORE_MISSES_50	33598
CORE_MISSES_51	32743
CORE_MISSES_52	33587
CORE_MISSES_53	35211
CORE_MISSES_54	32835
CORE_MISSES_55	33947
CORE_MISSES_56	34565
CORE_MISSES_57	31759
CORE_MISSES_58	34304
CORE_MISSES_59	33550
L2_MISSES = 2305158
L2_total_cache_accesses = 4440724
L2_total_cache_misses = 2305158
L2_total_cache_miss_rate = 0.5191
L2_total_cache_pending_hits = 62349
L2_total_cache_reservation_fails = 1359657
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 650461
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5374
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1836965
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 999655
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4251
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 680
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 844
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 9441
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1151638
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 39440
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 202653
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 191363
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 263986
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 16593
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 264459
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 150759
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2881
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 262
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 237
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8439
L2_cache_data_port_util = 0.269
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=20010928
icnt_total_pkts_simt_to_mem=5111234
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       4.7174
gpu_ipc_2 =       4.7290
gpu_ipc_3 =     208.3710
gpu_tot_sim_cycle_stream_1 = 2613600
gpu_tot_sim_cycle_stream_2 = 2612193
gpu_tot_sim_cycle_stream_3 = 2606268
gpu_sim_insn_1 = 12329372
gpu_sim_insn_2 = 12353009
gpu_sim_insn_3 = 543070656
gpu_sim_cycle = 2613601
gpu_sim_insn = 567753037
gpu_ipc =     217.2302
gpu_tot_sim_cycle = 2613601
gpu_tot_sim_insn = 567753037
gpu_tot_ipc =     217.2302
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 15011182
gpu_stall_icnt2sh    = 22944874
gpu_total_sim_rate=151765

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 10347284
	L1I_total_cache_misses = 25265
	L1I_total_cache_miss_rate = 0.0024
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 34997
L1D_cache:
	L1D_cache_core[0]: Access = 118220, Miss = 93927, Miss_rate = 0.795, Pending_hits = 7120, Reservation_fails = 2185725
	L1D_cache_core[1]: Access = 120838, Miss = 95982, Miss_rate = 0.794, Pending_hits = 7366, Reservation_fails = 2210067
	L1D_cache_core[2]: Access = 118483, Miss = 94405, Miss_rate = 0.797, Pending_hits = 7106, Reservation_fails = 2213330
	L1D_cache_core[3]: Access = 131553, Miss = 105137, Miss_rate = 0.799, Pending_hits = 7814, Reservation_fails = 2361215
	L1D_cache_core[4]: Access = 119044, Miss = 94743, Miss_rate = 0.796, Pending_hits = 7083, Reservation_fails = 2220591
	L1D_cache_core[5]: Access = 120826, Miss = 95885, Miss_rate = 0.794, Pending_hits = 7301, Reservation_fails = 2234632
	L1D_cache_core[6]: Access = 118234, Miss = 93919, Miss_rate = 0.794, Pending_hits = 7252, Reservation_fails = 2198112
	L1D_cache_core[7]: Access = 130123, Miss = 103949, Miss_rate = 0.799, Pending_hits = 7887, Reservation_fails = 2350859
	L1D_cache_core[8]: Access = 123303, Miss = 98693, Miss_rate = 0.800, Pending_hits = 7585, Reservation_fails = 2262644
	L1D_cache_core[9]: Access = 117048, Miss = 93547, Miss_rate = 0.799, Pending_hits = 7015, Reservation_fails = 2205425
	L1D_cache_core[10]: Access = 130808, Miss = 104664, Miss_rate = 0.800, Pending_hits = 7775, Reservation_fails = 2354527
	L1D_cache_core[11]: Access = 124809, Miss = 99879, Miss_rate = 0.800, Pending_hits = 7505, Reservation_fails = 2314003
	L1D_cache_core[12]: Access = 131696, Miss = 105128, Miss_rate = 0.798, Pending_hits = 7988, Reservation_fails = 2359815
	L1D_cache_core[13]: Access = 119678, Miss = 94613, Miss_rate = 0.791, Pending_hits = 7275, Reservation_fails = 2223258
	L1D_cache_core[14]: Access = 117507, Miss = 93600, Miss_rate = 0.797, Pending_hits = 7087, Reservation_fails = 2211392
	L1D_cache_core[15]: Access = 118624, Miss = 94311, Miss_rate = 0.795, Pending_hits = 6989, Reservation_fails = 2215234
	L1D_cache_core[16]: Access = 119173, Miss = 94596, Miss_rate = 0.794, Pending_hits = 7242, Reservation_fails = 2226568
	L1D_cache_core[17]: Access = 119260, Miss = 94511, Miss_rate = 0.792, Pending_hits = 7132, Reservation_fails = 2226971
	L1D_cache_core[18]: Access = 119954, Miss = 95712, Miss_rate = 0.798, Pending_hits = 7216, Reservation_fails = 2251209
	L1D_cache_core[19]: Access = 117741, Miss = 93803, Miss_rate = 0.797, Pending_hits = 7146, Reservation_fails = 2203175
	L1D_cache_core[20]: Access = 30422, Miss = 30422, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 46771
	L1D_cache_core[21]: Access = 31147, Miss = 31147, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38106
	L1D_cache_core[22]: Access = 33103, Miss = 33103, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22698
	L1D_cache_core[23]: Access = 30674, Miss = 30674, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40707
	L1D_cache_core[24]: Access = 30819, Miss = 30819, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 43085
	L1D_cache_core[25]: Access = 33965, Miss = 33965, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26728
	L1D_cache_core[26]: Access = 31620, Miss = 31620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35470
	L1D_cache_core[27]: Access = 32215, Miss = 32215, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29744
	L1D_cache_core[28]: Access = 32585, Miss = 32585, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30791
	L1D_cache_core[29]: Access = 31266, Miss = 31266, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40347
	L1D_cache_core[30]: Access = 31441, Miss = 31441, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 41021
	L1D_cache_core[31]: Access = 34283, Miss = 34283, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26700
	L1D_cache_core[32]: Access = 31657, Miss = 31657, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33751
	L1D_cache_core[33]: Access = 28819, Miss = 28819, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 52907
	L1D_cache_core[34]: Access = 33888, Miss = 33888, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24185
	L1D_cache_core[35]: Access = 33381, Miss = 33381, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30624
	L1D_cache_core[36]: Access = 31104, Miss = 31104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34260
	L1D_cache_core[37]: Access = 32481, Miss = 32481, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40976
	L1D_cache_core[38]: Access = 33303, Miss = 33303, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27868
	L1D_cache_core[39]: Access = 31638, Miss = 31638, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38966
	L1D_cache_core[40]: Access = 33973, Miss = 33973, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23147
	L1D_cache_core[41]: Access = 31368, Miss = 31368, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37180
	L1D_cache_core[42]: Access = 30440, Miss = 30440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 42987
	L1D_cache_core[43]: Access = 31797, Miss = 31797, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29904
	L1D_cache_core[44]: Access = 32516, Miss = 32516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24308
	L1D_cache_core[45]: Access = 31321, Miss = 31321, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31622
	L1D_cache_core[46]: Access = 30168, Miss = 30168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38298
	L1D_cache_core[47]: Access = 31772, Miss = 31772, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29822
	L1D_cache_core[48]: Access = 31802, Miss = 31802, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32806
	L1D_cache_core[49]: Access = 32527, Miss = 32527, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27445
	L1D_cache_core[50]: Access = 31853, Miss = 31853, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37461
	L1D_cache_core[51]: Access = 31512, Miss = 31512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35410
	L1D_cache_core[52]: Access = 31717, Miss = 31717, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32953
	L1D_cache_core[53]: Access = 33105, Miss = 33105, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27268
	L1D_cache_core[54]: Access = 31287, Miss = 31287, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34849
	L1D_cache_core[55]: Access = 31716, Miss = 31716, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 43201
	L1D_cache_core[56]: Access = 33171, Miss = 33171, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22846
	L1D_cache_core[57]: Access = 30383, Miss = 30383, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38798
	L1D_cache_core[58]: Access = 32948, Miss = 32948, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26813
	L1D_cache_core[59]: Access = 30815, Miss = 30815, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32298
	L1D_total_cache_accesses = 3712924
	L1D_total_cache_misses = 3217006
	L1D_total_cache_miss_rate = 0.8664
	L1D_total_cache_pending_hits = 146884
	L1D_total_cache_reservation_fails = 46383873
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 1022060
	L1C_total_cache_misses = 9215
	L1C_total_cache_miss_rate = 0.0090
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 68035
L1T_cache:
	L1T_total_cache_accesses = 3886380
	L1T_total_cache_misses = 1476251
	L1T_total_cache_miss_rate = 0.3799
	L1T_total_cache_pending_hits = 2410129
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 342701
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 146521
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2673649
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 40157500
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1012845
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 9215
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 68035
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2410129
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1476251
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6333
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 363
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 543357
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6226373
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 10322019
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 25265
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 34997
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3423, 2379, 2626, 2454, 2171, 2844, 3073, 2804, 3028, 2432, 3041, 3294, 2552, 1911, 2597, 2903, 2897, 2784, 2486, 3361, 2533, 2389, 2529, 2793, 2474, 2363, 2498, 3195, 2468, 2391, 2470, 2447, 3262, 2217, 2776, 2398, 3197, 2374, 1815, 2374, 2746, 2300, 2359, 2267, 2126, 2299, 2802, 3052, 
gpgpu_n_tot_thrd_icount = 631340352
gpgpu_n_tot_w_icount = 19729386
gpgpu_n_stall_shd_mem = 65849053
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2673645
gpgpu_n_mem_write_global = 550053
gpgpu_n_mem_texture = 1476251
gpgpu_n_mem_const = 5826
gpgpu_n_load_insn  = 41639700
gpgpu_n_store_insn = 1927148
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 18552384
gpgpu_n_const_mem_insn = 19723392
gpgpu_n_param_mem_insn = 8036891
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 68035
gpgpu_stall_shd_mem[c_mem][bk_conf] = 68035
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 48258234
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:92345329	W0_Idle:22446993	W0_Scoreboard:178178152	W1:383176	W2:340018	W3:354995	W4:302046	W5:220463	W6:124612	W7:66751	W8:29591	W9:13284	W10:6207	W11:2865	W12:3260	W13:2156	W14:3168	W15:2596	W16:3900	W17:5846	W18:7888	W19:18920	W20:22894	W21:37754	W22:54606	W23:51282	W24:56304	W25:54342	W26:44232	W27:24444	W28:11252	W29:4268	W30:1552	W31:0	W32:17475056
Warp Occupancy Distribution:
Stall:77836147	W0_Idle:15030366	W0_Scoreboard:8865421	W1:383176	W2:340018	W3:354995	W4:302046	W5:220463	W6:124612	W7:66751	W8:29591	W9:13284	W10:6207	W11:2865	W12:3260	W13:2156	W14:3168	W15:2596	W16:3900	W17:5846	W18:7888	W19:18920	W20:22894	W21:37754	W22:54606	W23:51282	W24:56304	W25:54342	W26:44232	W27:24444	W28:11252	W29:4268	W30:1552	W31:0	W32:321128
Warp Occupancy Distribution:
Stall:7719843	W0_Idle:2693561	W0_Scoreboard:85217975	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:8604743
warp_utilization0: 0.063095
warp_utilization1: 0.024694
warp_utilization2: 0.082550
traffic_breakdown_coretomem[CONST_ACC_R] = 46608 {8:5826,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 21389160 {8:2673645,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26238088 {40:498155,72:11660,136:40238,}
traffic_breakdown_coretomem[INST_ACC_R] = 28480 {8:3560,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 11810008 {8:1476251,}
traffic_breakdown_memtocore[CONST_ACC_R] = 419472 {72:5826,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 363531808 {136:2673028,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4400384 {8:550048,}
traffic_breakdown_memtocore[INST_ACC_R] = 484160 {136:3560,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 200770136 {136:1476251,}
maxmrqlatency = 1210 
maxdqlatency = 0 
maxmflatency = 5855 
averagemflatency = 698 
averagemflatency_1 = 837 
averagemflatency_2= 602 
averagemflatency_3 = 597 
averagemrqlatency_1 = 48 
averagemrqlatency_2 = 46 
averagemrqlatency_3 = 38 
max_icnt2mem_latency = 5584 
max_icnt2sh_latency = 2613600 
mrq_lat_table:1127412 	48837 	61600 	130326 	377183 	421760 	381205 	210592 	45790 	2742 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	8464 	31358 	80871 	239033 	1153091 	2404331 	779449 	8378 	176 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	424343 	135393 	200934 	410980 	781397 	1315623 	1265899 	171956 	2528 	64 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	147917 	3598824 	404645 	3706 	11 	0 	0 	2 	1 	25 	120 	1304 	15521 	30054 	50253 	108016 	113642 	168162 	62948 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	497 	4725 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        25        28        25        22        24        20        18        18        26        28        24        26        18        24        22        24 
dram[1]:        26        28        25        48        23        21        17        18        26        28        24        26        20        25        22        19 
dram[2]:        20        26        22        24        21        20        18        17        26        26        22        26        22        18        19        19 
dram[3]:        25        25        21        22        22        22        18        22        28        26        26        23        27        24        18        22 
dram[4]:        24        23        22        30        17        21        18        18        28        26        38        26        20        24        18        19 
dram[5]:        27        25        22        22        23        29        20        17        28        26        22        23        25        23        21        23 
maximum service time to same row:
dram[0]:      3324      4812      4211      3889      4147      3975      5514      8964      5487      5603      4196      3828      6928      5756      7744      7188 
dram[1]:      5053      5087      3525      4716      4026      5578      3288      7796      5597      5482      5247      3690      5706      6021      8377      7248 
dram[2]:      5922      4585      6215      4437      3685      3233      8694      6540      5422      5307      3511      3563      6194      6266      7627      8672 
dram[3]:      5589      5203      6284      4933      3996      3508      7834      7613      5315      5516      3454      3520      6169      5663      7221      9548 
dram[4]:      8312      3301      4190      4100      2893      3870      7334      6066      7319      5560      2928      3054      6535      6012      8146      7192 
dram[5]:      4754      3373      4120      3862      3626      3859      9047      7079      5369      4238      4613      3539      4847      6573      7779      7566 
average row accesses per activate:
dram[0]:  1.539511  1.551986  1.472782  1.470787  1.610040  1.631887  1.478735  1.481507  1.587817  1.593600  1.613126  1.644849  1.516937  1.551483  1.558246  1.577499 
dram[1]:  1.539476  1.524608  1.480606  1.473672  1.605801  1.595473  1.492400  1.463967  1.588308  1.555961  1.611139  1.629989  1.534915  1.532793  1.573959  1.544219 
dram[2]:  1.543156  1.527286  1.480689  1.472362  1.634567  1.593898  1.510638  1.483193  1.589538  1.586053  1.640063  1.634490  1.546402  1.504499  1.559048  1.545855 
dram[3]:  1.522835  1.525529  1.467012  1.467043  1.618444  1.599577  1.461937  1.493736  1.588556  1.582373  1.628595  1.622962  1.534071  1.510675  1.555182  1.554603 
dram[4]:  1.552785  1.548682  1.474814  1.468517  1.626344  1.621414  1.492891  1.500993  1.594151  1.587759  1.643630  1.638872  1.527811  1.520168  1.560196  1.577977 
dram[5]:  1.536420  1.524505  1.483792  1.434672  1.641426  1.593446  1.494769  1.462966  1.581465  1.569716  1.651118  1.636257  1.533240  1.508349  1.558795  1.541607 
average row locality = 2807458/1808236 = 1.552595
average row locality_1 = 1302267/709609 = 1.835189
average row locality_2 = 780190/561529 = 1.389403
average row locality_3 = 725001/537098 = 1.349849
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     26217     26208     24093     23841     25407     25322     23829     23542     23954     23853     25322     25637     26763     26677     25573     25471 
dram[1]:     26025     25974     23678     23797     25179     25353     23807     23788     23960     23693     25489     25837     26847     26506     25463     25341 
dram[2]:     26190     25906     23787     23903     25121     25278     23782     23630     23956     23968     25270     25585     26591     26548     25359     25270 
dram[3]:     25958     25846     23787     23501     25406     25417     23761     23767     23860     24115     25704     25597     26628     26622     25612     25249 
dram[4]:     26188     26196     23825     23522     25393     25503     23751     23740     23911     24043     25743     25481     26667     26472     25459     25597 
dram[5]:     25754     26056     23846     23506     25456     25451     23902     23799     23986     24024     25937     25990     26667     26711     25346     25414 
total reads: 2406756
bank skew: 26847/23501 = 1.14
chip skew: 401845/400144 = 1.00
number of total write accesses:
dram[0]:      3571      3646      2286      2264      5736      5896      2596      2614      4433      4282      6876      7510      3958      4137      3775      3932 
dram[1]:      3496      3579      2126      2175      5601      5379      2604      2600      4350      4014      6882      7123      4278      4156      3863      3854 
dram[2]:      3596      3256      2091      2121      5890      5599      2701      2535      4546      4416      6972      7162      4136      3551      3803      3537 
dram[3]:      3451      3435      2273      1983      5885      5562      2491      2823      4402      4450      7363      7255      4147      3522      3994      3763 
dram[4]:      3641      3596      2086      1923      5919      5753      2709      2709      4382      4362      7386      7185      4042      3565      3790      4009 
dram[5]:      3418      3588      2291      1859      5997      5524      2814      2609      4376      4515      7584      7622      4099      3459      3897      3690 
total reads: 400702
bank skew: 7622/1859 = 4.10
chip skew: 67512/65912 = 1.02
average mf latency per bank:
dram[0]:       1098      1083       970       952       981       969      1319      1310       791       780       930       921      1793      1688      1179      1149
dram[1]:       1140      1182      1010      1060      1015      1131      1367      1458       813       867       943      1013      1724      1856      1195      1273
dram[2]:       1069      1137       952      1010       965      1077      1287      1387       767       826       892       976      1669      1952      1150      1237
dram[3]:       1145      1201      1023      1185      1035      1139      1410      1449       817       868       973      1032      1782      1938      1206      1270
dram[4]:       1075      1089       947       981       965      1036      1305      1330       769       805       909       947      1680      1797      1146      1182
dram[5]:       1154      1201      1019      1092      1042      1168      1384      1487       824       881       976      1044      1774      1975      1224      1286
maximum mf latency per bank:
dram[0]:       4371      5330      4494      4517      4892      4201      4576      4103      4227      5290      4381      4334      4954      4409      4971      4103
dram[1]:       4657      5385      3769      4132      4725      3864      4497      4135      3869      4296      3823      4393      5034      4485      3919      4893
dram[2]:       5149      4927      4899      4510      4596      4618      3906      3730      4967      4137      4309      4524      4556      4805      4593      3949
dram[3]:       4466      4176      4527      4210      4625      4795      4290      4845      5212      4501      4357      4584      4799      4876      4208      5170
dram[4]:       5555      4032      4068      4346      4535      4234      4510      5203      4873      4155      4450      4339      4615      4173      4427      5174
dram[5]:       5735      4363      4892      4902      3931      4913      4661      4643      5010      4611      4629      3911      5855      5000      3931      5227
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3449953 n_nop=1951824 n_act=301475 n_pre=301459 n_req=449518 n_req_1=98714 n_req_2=99230 n_req_3=251574 n_rd=803418 n_write=91777 bw_util=0.4961 bw_util_1=0.1031 bw_util_2=0.1038 bw_util_3=0.2892 blp=5.985876 blp_1= 1.969296 blp_2= 1.984917 blp_3= 3.289892
 n_activity=3306161 dram_eff=0.5177 dram_eff_1=0.1076 dram_eff_2=0.1083 dram_eff_3=0.3018
bk0: 52434a 2324437i bk1: 52416a 2323865i bk2: 48186a 2447992i bk3: 47682a 2451927i bk4: 50814a 2130127i bk5: 50644a 2117736i bk6: 47658a 2349362i bk7: 47084a 2354121i bk8: 47908a 2325344i bk9: 47706a 2328350i bk10: 50644a 2060402i bk11: 51274a 1996289i bk12: 53526a 2188715i bk13: 53354a 2181640i bk14: 51146a 2225730i bk15: 50942a 2201728i 
bw_dist = 0.103	0.104	0.289	0.462	0.042
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.29628
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3449953 n_nop=1955521 n_act=301529 n_pre=301513 n_req=447515 n_req_1=97456 n_req_2=98734 n_req_3=251325 n_rd=801473 n_write=89917 bw_util=0.4944 bw_util_1=0.1021 bw_util_2=0.1033 bw_util_3=0.289 blp=6.024095 blp_1= 1.961698 blp_2= 2.000568 blp_3= 3.320584
 n_activity=3297314 dram_eff=0.5173 dram_eff_1=0.1068 dram_eff_2=0.1081 dram_eff_3=0.3024
bk0: 52050a 2341927i bk1: 51948a 2303921i bk2: 47356a 2481137i bk3: 47594a 2451505i bk4: 50358a 2149945i bk5: 50706a 2125268i bk6: 47614a 2362587i bk7: 47576a 2326251i bk8: 47920a 2326838i bk9: 47386a 2337714i bk10: 50978a 2038806i bk11: 51673a 1986560i bk12: 53694a 2164850i bk13: 53012a 2153790i bk14: 50926a 2221070i bk15: 50682a 2185631i 
bw_dist = 0.102	0.103	0.289	0.461	0.044
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.48738
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3449953 n_nop=1960354 n_act=299802 n_pre=299786 n_req=446805 n_req_1=97931 n_req_2=97232 n_req_3=251642 n_rd=800288 n_write=89723 bw_util=0.4936 bw_util_1=0.1022 bw_util_2=0.1021 bw_util_3=0.2893 blp=5.936574 blp_1= 1.959035 blp_2= 1.966276 blp_3= 3.303994
 n_activity=3306226 dram_eff=0.5151 dram_eff_1=0.1067 dram_eff_2=0.1065 dram_eff_3=0.3019
bk0: 52380a 2340412i bk1: 51812a 2343956i bk2: 47574a 2483023i bk3: 47806a 2454877i bk4: 50242a 2148513i bk5: 50556a 2112519i bk6: 47564a 2367852i bk7: 47260a 2348224i bk8: 47912a 2320729i bk9: 47936a 2305565i bk10: 50540a 2071672i bk11: 51170a 2005762i bk12: 53182a 2207994i bk13: 53096a 2204918i bk14: 50718a 2243532i bk15: 50540a 2231228i 
bw_dist = 0.102	0.102	0.289	0.465	0.042
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.2027
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3449953 n_nop=1953168 n_act=302204 n_pre=302188 n_req=448219 n_req_1=99107 n_req_2=97667 n_req_3=251445 n_rd=801660 n_write=90733 bw_util=0.4948 bw_util_1=0.1035 bw_util_2=0.1023 bw_util_3=0.2891 blp=6.047204 blp_1= 1.992108 blp_2= 1.983894 blp_3= 3.329360
 n_activity=3301045 dram_eff=0.5172 dram_eff_1=0.1081 dram_eff_2=0.1069 dram_eff_3=0.3022
bk0: 51916a 2344696i bk1: 51692a 2315468i bk2: 47574a 2451864i bk3: 47002a 2476278i bk4: 50812a 2115812i bk5: 50834a 2117256i bk6: 47522a 2358273i bk7: 47534a 2319007i bk8: 47720a 2324082i bk9: 48230a 2286228i bk10: 51408a 2005531i bk11: 51194a 1983931i bk12: 53256a 2172183i bk13: 53244a 2196124i bk14: 51224a 2201701i bk15: 50498a 2203349i 
bw_dist = 0.103	0.102	0.289	0.462	0.043
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.5965
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3449953 n_nop=1955316 n_act=300312 n_pre=300296 n_req=449119 n_req_1=98946 n_req_2=98564 n_req_3=251609 n_rd=802982 n_write=91047 bw_util=0.4958 bw_util_1=0.1033 bw_util_2=0.1031 bw_util_3=0.2893 blp=5.969392 blp_1= 1.971733 blp_2= 1.979747 blp_3= 3.287812
 n_activity=3306489 dram_eff=0.5173 dram_eff_1=0.1078 dram_eff_2=0.1076 dram_eff_3=0.3018
bk0: 52376a 2337002i bk1: 52392a 2319374i bk2: 47650a 2478500i bk3: 47044a 2493057i bk4: 50786a 2135243i bk5: 51006a 2120340i bk6: 47502a 2353564i bk7: 47480a 2330061i bk8: 47822a 2327493i bk9: 48086a 2317021i bk10: 51486a 2011104i bk11: 50962a 2011759i bk12: 53334a 2197151i bk13: 52944a 2222252i bk14: 50918a 2229489i bk15: 51194a 2191119i 
bw_dist = 0.103	0.103	0.289	0.463	0.042
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.27672
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3449953 n_nop=1948935 n_act=302918 n_pre=302902 n_req=449602 n_req_1=100103 n_req_2=98237 n_req_3=251262 n_rd=803690 n_write=91508 bw_util=0.4963 bw_util_1=0.1044 bw_util_2=0.1029 bw_util_3=0.2889 blp=6.092716 blp_1= 2.004535 blp_2= 2.001604 blp_3= 3.333672
 n_activity=3299656 dram_eff=0.5189 dram_eff_1=0.1092 dram_eff_2=0.1076 dram_eff_3=0.3021
bk0: 51508a 2349123i bk1: 52112a 2296008i bk2: 47692a 2458316i bk3: 47012a 2468880i bk4: 50912a 2118469i bk5: 50902a 2103025i bk6: 47804a 2336640i bk7: 47598a 2308730i bk8: 47972a 2318409i bk9: 48048a 2277273i bk10: 51874a 1982615i bk11: 51980a 1928200i bk12: 53334a 2179898i bk13: 53422a 2206243i bk14: 50692a 2217830i bk15: 50828a 2187438i 
bw_dist = 0.104	0.103	0.289	0.460	0.044
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.74672

========= L2 cache stats =========
L2_cache_bank[0]: Access = 391688, Miss = 201158, Miss_rate = 0.514, Pending_hits = 5325, Reservation_fails = 96557
L2_cache_bank[1]: Access = 388043, Miss = 200554, Miss_rate = 0.517, Pending_hits = 5181, Reservation_fails = 100498
L2_cache_bank[2]: Access = 392222, Miss = 200450, Miss_rate = 0.511, Pending_hits = 5305, Reservation_fails = 113446
L2_cache_bank[3]: Access = 394073, Miss = 200290, Miss_rate = 0.508, Pending_hits = 5244, Reservation_fails = 126686
L2_cache_bank[4]: Access = 387834, Miss = 200056, Miss_rate = 0.516, Pending_hits = 5439, Reservation_fails = 84758
L2_cache_bank[5]: Access = 394736, Miss = 200089, Miss_rate = 0.507, Pending_hits = 5363, Reservation_fails = 104101
L2_cache_bank[6]: Access = 392215, Miss = 200716, Miss_rate = 0.512, Pending_hits = 5391, Reservation_fails = 125300
L2_cache_bank[7]: Access = 398485, Miss = 200114, Miss_rate = 0.502, Pending_hits = 5494, Reservation_fails = 130781
L2_cache_bank[8]: Access = 388121, Miss = 200938, Miss_rate = 0.518, Pending_hits = 5337, Reservation_fails = 99133
L2_cache_bank[9]: Access = 391885, Miss = 200555, Miss_rate = 0.512, Pending_hits = 5352, Reservation_fails = 105120
L2_cache_bank[10]: Access = 392158, Miss = 200895, Miss_rate = 0.512, Pending_hits = 5427, Reservation_fails = 126354
L2_cache_bank[11]: Access = 397396, Miss = 200953, Miss_rate = 0.506, Pending_hits = 5652, Reservation_fails = 149803
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 391688, Miss = 201158 (0.514), PendingHit = 5325 (0.0136)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 388043, Miss = 200554 (0.517), PendingHit = 5181 (0.0134)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 392222, Miss = 200450 (0.511), PendingHit = 5305 (0.0135)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 394073, Miss = 200290 (0.508), PendingHit = 5244 (0.0133)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 387834, Miss = 200056 (0.516), PendingHit = 5439 (0.014)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 394736, Miss = 200089 (0.507), PendingHit = 5363 (0.0136)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 392215, Miss = 200716 (0.512), PendingHit = 5391 (0.0137)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 398485, Miss = 200114 (0.502), PendingHit = 5494 (0.0138)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 388121, Miss = 200938 (0.518), PendingHit = 5337 (0.0138)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 391885, Miss = 200555 (0.512), PendingHit = 5352 (0.0137)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 392158, Miss = 200895 (0.512), PendingHit = 5427 (0.0138)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 397396, Miss = 200953 (0.506), PendingHit = 5652 (0.0142)
L2 Cache Total Miss Rate = 0.511
Stream 1: L2 Cache Miss Rate = 0.488
Stream 2: L2 Cache Miss Rate = 0.531
Stream 3: L2 Cache Miss Rate = 0.503
Stream 1: Accesses  = 1947377
Stream 1: Misses  = 950212
Stream 2: Accesses  = 1397298
Stream 2: Misses  = 742197
Stream 3: Accesses  = 3311558
Stream 3: Misses  = 1664571
Stream 1+2: Accesses  = 3344675
Stream 1+2: Misses  = 1692409
Stream 1+2+3: Accesses  = 6656233
Stream 1+2+3: Misses  = 3356980
Total Accesses  = 4708856
MPKI-CORES
CORE_L2MPKI_0	38.001
CORE_L2MPKI_1	38.187
CORE_L2MPKI_2	37.823
CORE_L2MPKI_3	40.281
CORE_L2MPKI_4	38.604
CORE_L2MPKI_5	37.949
CORE_L2MPKI_6	37.351
CORE_L2MPKI_7	39.209
CORE_L2MPKI_8	39.375
CORE_L2MPKI_9	38.200
CORE_L2MPKI_10	39.453
CORE_L2MPKI_11	38.910
CORE_L2MPKI_12	38.687
CORE_L2MPKI_13	37.187
CORE_L2MPKI_14	36.821
CORE_L2MPKI_15	38.488
CORE_L2MPKI_16	38.348
CORE_L2MPKI_17	39.256
CORE_L2MPKI_18	40.066
CORE_L2MPKI_19	37.667
CORE_L2MPKI_20	2.828
CORE_L2MPKI_21	2.705
CORE_L2MPKI_22	2.787
CORE_L2MPKI_23	2.744
CORE_L2MPKI_24	2.747
CORE_L2MPKI_25	2.708
CORE_L2MPKI_26	2.778
CORE_L2MPKI_27	2.670
CORE_L2MPKI_28	2.673
CORE_L2MPKI_29	2.786
CORE_L2MPKI_30	2.691
CORE_L2MPKI_31	2.658
CORE_L2MPKI_32	2.734
CORE_L2MPKI_33	2.840
CORE_L2MPKI_34	2.689
CORE_L2MPKI_35	2.659
CORE_L2MPKI_36	2.750
CORE_L2MPKI_37	2.665
CORE_L2MPKI_38	2.686
CORE_L2MPKI_39	2.724
CORE_L2MPKI_40	2.569
CORE_L2MPKI_41	2.659
CORE_L2MPKI_42	2.639
CORE_L2MPKI_43	2.718
CORE_L2MPKI_44	2.618
CORE_L2MPKI_45	2.641
CORE_L2MPKI_46	2.729
CORE_L2MPKI_47	2.671
CORE_L2MPKI_48	2.585
CORE_L2MPKI_49	2.723
CORE_L2MPKI_50	2.605
CORE_L2MPKI_51	2.580
CORE_L2MPKI_52	2.649
CORE_L2MPKI_53	2.610
CORE_L2MPKI_54	2.627
CORE_L2MPKI_55	2.682
CORE_L2MPKI_56	2.563
CORE_L2MPKI_57	2.628
CORE_L2MPKI_58	2.600
CORE_L2MPKI_59	2.707
Avg_MPKI_Stream1= 38.493
Avg_MPKI_Stream2= 2.726
Avg_MPKI_Stream3= 2.640
MISSES-CORES
CORE_MISSES_0	45531
CORE_MISSES_1	47126
CORE_MISSES_2	46563
CORE_MISSES_3	51715
CORE_MISSES_4	46636
CORE_MISSES_5	46868
CORE_MISSES_6	45682
CORE_MISSES_7	50824
CORE_MISSES_8	48222
CORE_MISSES_9	45653
CORE_MISSES_10	51480
CORE_MISSES_11	48574
CORE_MISSES_12	50814
CORE_MISSES_13	46384
CORE_MISSES_14	45415
CORE_MISSES_15	46455
CORE_MISSES_16	46470
CORE_MISSES_17	46679
CORE_MISSES_18	46859
CORE_MISSES_19	46262
CORE_MISSES_20	36523
CORE_MISSES_21	35921
CORE_MISSES_22	39322
CORE_MISSES_23	35830
CORE_MISSES_24	35981
CORE_MISSES_25	39196
CORE_MISSES_26	37532
CORE_MISSES_27	36709
CORE_MISSES_28	37178
CORE_MISSES_29	37180
CORE_MISSES_30	36030
CORE_MISSES_31	38798
CORE_MISSES_32	36821
CORE_MISSES_33	34767
CORE_MISSES_34	38754
CORE_MISSES_35	37708
CORE_MISSES_36	36406
CORE_MISSES_37	36684
CORE_MISSES_38	38135
CORE_MISSES_39	36722
CORE_MISSES_40	37188
CORE_MISSES_41	35362
CORE_MISSES_42	33889
CORE_MISSES_43	36834
CORE_MISSES_44	36176
CORE_MISSES_45	35257
CORE_MISSES_46	35021
CORE_MISSES_47	36138
CORE_MISSES_48	34983
CORE_MISSES_49	37764
CORE_MISSES_50	35305
CORE_MISSES_51	34592
CORE_MISSES_52	35726
CORE_MISSES_53	36901
CORE_MISSES_54	34920
CORE_MISSES_55	36070
CORE_MISSES_56	36282
CORE_MISSES_57	33966
CORE_MISSES_58	36455
CORE_MISSES_59	35530
L2_MISSES = 2406768
L2_total_cache_accesses = 4708856
L2_total_cache_misses = 2406768
L2_total_cache_miss_rate = 0.5111
L2_total_cache_pending_hits = 64510
L2_total_cache_reservation_fails = 1362537
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 742919
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5529
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1924722
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1000660
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4280
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 687
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 859
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 9566
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1221315
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 41158
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 213778
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 192552
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 266027
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 16859
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 267163
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 150811
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3037
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 277
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 246
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8948
L2_cache_data_port_util = 0.274
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=21331721
icnt_total_pkts_simt_to_mem=5391762
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       4.7174
gpu_ipc_2 =       4.7290
gpu_ipc_3 =     208.3710
gpu_tot_sim_cycle_stream_1 = 2613600
gpu_tot_sim_cycle_stream_2 = 2612193
gpu_tot_sim_cycle_stream_3 = 2606268
gpu_sim_insn_1 = 12329372
gpu_sim_insn_2 = 12353009
gpu_sim_insn_3 = 543070656
gpu_sim_cycle = 2613601
gpu_sim_insn = 567753037
gpu_ipc =     217.2302
gpu_tot_sim_cycle = 2613601
gpu_tot_sim_insn = 567753037
gpu_tot_ipc =     217.2302
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 15011182
gpu_stall_icnt2sh    = 22944874
gpu_total_sim_rate=151765

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 10347284
	L1I_total_cache_misses = 25265
	L1I_total_cache_miss_rate = 0.0024
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 34997
L1D_cache:
	L1D_cache_core[0]: Access = 118220, Miss = 93927, Miss_rate = 0.795, Pending_hits = 7120, Reservation_fails = 2185725
	L1D_cache_core[1]: Access = 120838, Miss = 95982, Miss_rate = 0.794, Pending_hits = 7366, Reservation_fails = 2210067
	L1D_cache_core[2]: Access = 118483, Miss = 94405, Miss_rate = 0.797, Pending_hits = 7106, Reservation_fails = 2213330
	L1D_cache_core[3]: Access = 131553, Miss = 105137, Miss_rate = 0.799, Pending_hits = 7814, Reservation_fails = 2361215
	L1D_cache_core[4]: Access = 119044, Miss = 94743, Miss_rate = 0.796, Pending_hits = 7083, Reservation_fails = 2220591
	L1D_cache_core[5]: Access = 120826, Miss = 95885, Miss_rate = 0.794, Pending_hits = 7301, Reservation_fails = 2234632
	L1D_cache_core[6]: Access = 118234, Miss = 93919, Miss_rate = 0.794, Pending_hits = 7252, Reservation_fails = 2198112
	L1D_cache_core[7]: Access = 130123, Miss = 103949, Miss_rate = 0.799, Pending_hits = 7887, Reservation_fails = 2350859
	L1D_cache_core[8]: Access = 123303, Miss = 98693, Miss_rate = 0.800, Pending_hits = 7585, Reservation_fails = 2262644
	L1D_cache_core[9]: Access = 117048, Miss = 93547, Miss_rate = 0.799, Pending_hits = 7015, Reservation_fails = 2205425
	L1D_cache_core[10]: Access = 130808, Miss = 104664, Miss_rate = 0.800, Pending_hits = 7775, Reservation_fails = 2354527
	L1D_cache_core[11]: Access = 124809, Miss = 99879, Miss_rate = 0.800, Pending_hits = 7505, Reservation_fails = 2314003
	L1D_cache_core[12]: Access = 131696, Miss = 105128, Miss_rate = 0.798, Pending_hits = 7988, Reservation_fails = 2359815
	L1D_cache_core[13]: Access = 119678, Miss = 94613, Miss_rate = 0.791, Pending_hits = 7275, Reservation_fails = 2223258
	L1D_cache_core[14]: Access = 117507, Miss = 93600, Miss_rate = 0.797, Pending_hits = 7087, Reservation_fails = 2211392
	L1D_cache_core[15]: Access = 118624, Miss = 94311, Miss_rate = 0.795, Pending_hits = 6989, Reservation_fails = 2215234
	L1D_cache_core[16]: Access = 119173, Miss = 94596, Miss_rate = 0.794, Pending_hits = 7242, Reservation_fails = 2226568
	L1D_cache_core[17]: Access = 119260, Miss = 94511, Miss_rate = 0.792, Pending_hits = 7132, Reservation_fails = 2226971
	L1D_cache_core[18]: Access = 119954, Miss = 95712, Miss_rate = 0.798, Pending_hits = 7216, Reservation_fails = 2251209
	L1D_cache_core[19]: Access = 117741, Miss = 93803, Miss_rate = 0.797, Pending_hits = 7146, Reservation_fails = 2203175
	L1D_cache_core[20]: Access = 30422, Miss = 30422, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 46771
	L1D_cache_core[21]: Access = 31147, Miss = 31147, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38106
	L1D_cache_core[22]: Access = 33103, Miss = 33103, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22698
	L1D_cache_core[23]: Access = 30674, Miss = 30674, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40707
	L1D_cache_core[24]: Access = 30819, Miss = 30819, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 43085
	L1D_cache_core[25]: Access = 33965, Miss = 33965, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26728
	L1D_cache_core[26]: Access = 31620, Miss = 31620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35470
	L1D_cache_core[27]: Access = 32215, Miss = 32215, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29744
	L1D_cache_core[28]: Access = 32585, Miss = 32585, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30791
	L1D_cache_core[29]: Access = 31266, Miss = 31266, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40347
	L1D_cache_core[30]: Access = 31441, Miss = 31441, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 41021
	L1D_cache_core[31]: Access = 34283, Miss = 34283, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26700
	L1D_cache_core[32]: Access = 31657, Miss = 31657, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33751
	L1D_cache_core[33]: Access = 28819, Miss = 28819, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 52907
	L1D_cache_core[34]: Access = 33888, Miss = 33888, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24185
	L1D_cache_core[35]: Access = 33381, Miss = 33381, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30624
	L1D_cache_core[36]: Access = 31104, Miss = 31104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34260
	L1D_cache_core[37]: Access = 32481, Miss = 32481, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40976
	L1D_cache_core[38]: Access = 33303, Miss = 33303, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27868
	L1D_cache_core[39]: Access = 31638, Miss = 31638, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38966
	L1D_cache_core[40]: Access = 33973, Miss = 33973, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23147
	L1D_cache_core[41]: Access = 31368, Miss = 31368, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37180
	L1D_cache_core[42]: Access = 30440, Miss = 30440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 42987
	L1D_cache_core[43]: Access = 31797, Miss = 31797, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29904
	L1D_cache_core[44]: Access = 32516, Miss = 32516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24308
	L1D_cache_core[45]: Access = 31321, Miss = 31321, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31622
	L1D_cache_core[46]: Access = 30168, Miss = 30168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38298
	L1D_cache_core[47]: Access = 31772, Miss = 31772, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29822
	L1D_cache_core[48]: Access = 31802, Miss = 31802, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32806
	L1D_cache_core[49]: Access = 32527, Miss = 32527, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27445
	L1D_cache_core[50]: Access = 31853, Miss = 31853, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37461
	L1D_cache_core[51]: Access = 31512, Miss = 31512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35410
	L1D_cache_core[52]: Access = 31717, Miss = 31717, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32953
	L1D_cache_core[53]: Access = 33105, Miss = 33105, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27268
	L1D_cache_core[54]: Access = 31287, Miss = 31287, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34849
	L1D_cache_core[55]: Access = 31716, Miss = 31716, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 43201
	L1D_cache_core[56]: Access = 33171, Miss = 33171, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22846
	L1D_cache_core[57]: Access = 30383, Miss = 30383, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38798
	L1D_cache_core[58]: Access = 32948, Miss = 32948, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26813
	L1D_cache_core[59]: Access = 30815, Miss = 30815, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32298
	L1D_total_cache_accesses = 3712924
	L1D_total_cache_misses = 3217006
	L1D_total_cache_miss_rate = 0.8664
	L1D_total_cache_pending_hits = 146884
	L1D_total_cache_reservation_fails = 46383873
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 1022060
	L1C_total_cache_misses = 9215
	L1C_total_cache_miss_rate = 0.0090
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 68035
L1T_cache:
	L1T_total_cache_accesses = 3886380
	L1T_total_cache_misses = 1476251
	L1T_total_cache_miss_rate = 0.3799
	L1T_total_cache_pending_hits = 2410129
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 342701
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 146521
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2673649
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 40157500
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1012845
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 9215
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 68035
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2410129
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1476251
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6333
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 363
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 543357
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6226373
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 10322019
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 25265
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 34997
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3423, 2379, 2626, 2454, 2171, 2844, 3073, 2804, 3028, 2432, 3041, 3294, 2552, 1911, 2597, 2903, 2897, 2784, 2486, 3361, 2533, 2389, 2529, 2793, 2474, 2363, 2498, 3195, 2468, 2391, 2470, 2447, 3262, 2217, 2776, 2398, 3197, 2374, 1815, 2374, 2746, 2300, 2359, 2267, 2126, 2299, 2802, 3052, 
gpgpu_n_tot_thrd_icount = 631340352
gpgpu_n_tot_w_icount = 19729386
gpgpu_n_stall_shd_mem = 65849053
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2673645
gpgpu_n_mem_write_global = 550053
gpgpu_n_mem_texture = 1476251
gpgpu_n_mem_const = 5826
gpgpu_n_load_insn  = 41639700
gpgpu_n_store_insn = 1927148
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 18552384
gpgpu_n_const_mem_insn = 19723392
gpgpu_n_param_mem_insn = 8036891
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 68035
gpgpu_stall_shd_mem[c_mem][bk_conf] = 68035
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 48258234
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:92345329	W0_Idle:22446993	W0_Scoreboard:178178152	W1:383176	W2:340018	W3:354995	W4:302046	W5:220463	W6:124612	W7:66751	W8:29591	W9:13284	W10:6207	W11:2865	W12:3260	W13:2156	W14:3168	W15:2596	W16:3900	W17:5846	W18:7888	W19:18920	W20:22894	W21:37754	W22:54606	W23:51282	W24:56304	W25:54342	W26:44232	W27:24444	W28:11252	W29:4268	W30:1552	W31:0	W32:17475056
Warp Occupancy Distribution:
Stall:77836147	W0_Idle:15030366	W0_Scoreboard:8865421	W1:383176	W2:340018	W3:354995	W4:302046	W5:220463	W6:124612	W7:66751	W8:29591	W9:13284	W10:6207	W11:2865	W12:3260	W13:2156	W14:3168	W15:2596	W16:3900	W17:5846	W18:7888	W19:18920	W20:22894	W21:37754	W22:54606	W23:51282	W24:56304	W25:54342	W26:44232	W27:24444	W28:11252	W29:4268	W30:1552	W31:0	W32:321128
Warp Occupancy Distribution:
Stall:7719843	W0_Idle:2693561	W0_Scoreboard:85217975	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:8604743
warp_utilization0: 0.063095
warp_utilization1: 0.024694
warp_utilization2: 0.082550
traffic_breakdown_coretomem[CONST_ACC_R] = 46608 {8:5826,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 21389160 {8:2673645,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26238088 {40:498155,72:11660,136:40238,}
traffic_breakdown_coretomem[INST_ACC_R] = 28480 {8:3560,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 11810008 {8:1476251,}
traffic_breakdown_memtocore[CONST_ACC_R] = 419472 {72:5826,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 363531808 {136:2673028,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4400384 {8:550048,}
traffic_breakdown_memtocore[INST_ACC_R] = 484160 {136:3560,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 200770136 {136:1476251,}
maxmrqlatency = 1210 
maxdqlatency = 0 
maxmflatency = 5855 
averagemflatency = 698 
averagemflatency_1 = 837 
averagemflatency_2= 602 
averagemflatency_3 = 597 
averagemrqlatency_1 = 48 
averagemrqlatency_2 = 46 
averagemrqlatency_3 = 38 
max_icnt2mem_latency = 5584 
max_icnt2sh_latency = 2613600 
mrq_lat_table:1127412 	48837 	61600 	130326 	377183 	421760 	381205 	210592 	45790 	2742 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	8464 	31358 	80871 	239033 	1153091 	2404331 	779449 	8378 	176 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	424343 	135393 	200934 	410980 	781397 	1315623 	1265899 	171956 	2528 	64 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	147917 	3598824 	404645 	3706 	11 	0 	0 	2 	1 	25 	120 	1304 	15521 	30054 	50253 	108016 	113642 	168162 	62948 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	497 	4725 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        25        28        25        22        24        20        18        18        26        28        24        26        18        24        22        24 
dram[1]:        26        28        25        48        23        21        17        18        26        28        24        26        20        25        22        19 
dram[2]:        20        26        22        24        21        20        18        17        26        26        22        26        22        18        19        19 
dram[3]:        25        25        21        22        22        22        18        22        28        26        26        23        27        24        18        22 
dram[4]:        24        23        22        30        17        21        18        18        28        26        38        26        20        24        18        19 
dram[5]:        27        25        22        22        23        29        20        17        28        26        22        23        25        23        21        23 
maximum service time to same row:
dram[0]:      3324      4812      4211      3889      4147      3975      5514      8964      5487      5603      4196      3828      6928      5756      7744      7188 
dram[1]:      5053      5087      3525      4716      4026      5578      3288      7796      5597      5482      5247      3690      5706      6021      8377      7248 
dram[2]:      5922      4585      6215      4437      3685      3233      8694      6540      5422      5307      3511      3563      6194      6266      7627      8672 
dram[3]:      5589      5203      6284      4933      3996      3508      7834      7613      5315      5516      3454      3520      6169      5663      7221      9548 
dram[4]:      8312      3301      4190      4100      2893      3870      7334      6066      7319      5560      2928      3054      6535      6012      8146      7192 
dram[5]:      4754      3373      4120      3862      3626      3859      9047      7079      5369      4238      4613      3539      4847      6573      7779      7566 
average row accesses per activate:
dram[0]:  1.539511  1.551986  1.472782  1.470787  1.610040  1.631887  1.478735  1.481507  1.587817  1.593600  1.613126  1.644849  1.516937  1.551483  1.558246  1.577499 
dram[1]:  1.539476  1.524608  1.480606  1.473672  1.605801  1.595473  1.492400  1.463967  1.588308  1.555961  1.611139  1.629989  1.534915  1.532793  1.573959  1.544219 
dram[2]:  1.543156  1.527286  1.480689  1.472362  1.634567  1.593898  1.510638  1.483193  1.589538  1.586053  1.640063  1.634490  1.546402  1.504499  1.559048  1.545855 
dram[3]:  1.522835  1.525529  1.467012  1.467043  1.618444  1.599577  1.461937  1.493736  1.588556  1.582373  1.628595  1.622962  1.534071  1.510675  1.555182  1.554603 
dram[4]:  1.552785  1.548682  1.474814  1.468517  1.626344  1.621414  1.492891  1.500993  1.594151  1.587759  1.643630  1.638872  1.527811  1.520168  1.560196  1.577977 
dram[5]:  1.536420  1.524505  1.483792  1.434672  1.641426  1.593446  1.494769  1.462966  1.581465  1.569716  1.651118  1.636257  1.533240  1.508349  1.558795  1.541607 
average row locality = 2807458/1808236 = 1.552595
average row locality_1 = 1302267/709609 = 1.835189
average row locality_2 = 780190/561529 = 1.389403
average row locality_3 = 725001/537098 = 1.349849
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     26217     26208     24093     23841     25407     25322     23829     23542     23954     23853     25322     25637     26763     26677     25573     25471 
dram[1]:     26025     25974     23678     23797     25179     25353     23807     23788     23960     23693     25489     25837     26847     26506     25463     25341 
dram[2]:     26190     25906     23787     23903     25121     25278     23782     23630     23956     23968     25270     25585     26591     26548     25359     25270 
dram[3]:     25958     25846     23787     23501     25406     25417     23761     23767     23860     24115     25704     25597     26628     26622     25612     25249 
dram[4]:     26188     26196     23825     23522     25393     25503     23751     23740     23911     24043     25743     25481     26667     26472     25459     25597 
dram[5]:     25754     26056     23846     23506     25456     25451     23902     23799     23986     24024     25937     25990     26667     26711     25346     25414 
total reads: 2406756
bank skew: 26847/23501 = 1.14
chip skew: 401845/400144 = 1.00
number of total write accesses:
dram[0]:      3571      3646      2286      2264      5736      5896      2596      2614      4433      4282      6876      7510      3958      4137      3775      3932 
dram[1]:      3496      3579      2126      2175      5601      5379      2604      2600      4350      4014      6882      7123      4278      4156      3863      3854 
dram[2]:      3596      3256      2091      2121      5890      5599      2701      2535      4546      4416      6972      7162      4136      3551      3803      3537 
dram[3]:      3451      3435      2273      1983      5885      5562      2491      2823      4402      4450      7363      7255      4147      3522      3994      3763 
dram[4]:      3641      3596      2086      1923      5919      5753      2709      2709      4382      4362      7386      7185      4042      3565      3790      4009 
dram[5]:      3418      3588      2291      1859      5997      5524      2814      2609      4376      4515      7584      7622      4099      3459      3897      3690 
total reads: 400702
bank skew: 7622/1859 = 4.10
chip skew: 67512/65912 = 1.02
average mf latency per bank:
dram[0]:       1098      1083       970       952       981       969      1319      1310       791       780       930       921      1793      1688      1179      1149
dram[1]:       1140      1182      1010      1060      1015      1131      1367      1458       813       867       943      1013      1724      1856      1195      1273
dram[2]:       1069      1137       952      1010       965      1077      1287      1387       767       826       892       976      1669      1952      1150      1237
dram[3]:       1145      1201      1023      1185      1035      1139      1410      1449       817       868       973      1032      1782      1938      1206      1270
dram[4]:       1075      1089       947       981       965      1036      1305      1330       769       805       909       947      1680      1797      1146      1182
dram[5]:       1154      1201      1019      1092      1042      1168      1384      1487       824       881       976      1044      1774      1975      1224      1286
maximum mf latency per bank:
dram[0]:       4371      5330      4494      4517      4892      4201      4576      4103      4227      5290      4381      4334      4954      4409      4971      4103
dram[1]:       4657      5385      3769      4132      4725      3864      4497      4135      3869      4296      3823      4393      5034      4485      3919      4893
dram[2]:       5149      4927      4899      4510      4596      4618      3906      3730      4967      4137      4309      4524      4556      4805      4593      3949
dram[3]:       4466      4176      4527      4210      4625      4795      4290      4845      5212      4501      4357      4584      4799      4876      4208      5170
dram[4]:       5555      4032      4068      4346      4535      4234      4510      5203      4873      4155      4450      4339      4615      4173      4427      5174
dram[5]:       5735      4363      4892      4902      3931      4913      4661      4643      5010      4611      4629      3911      5855      5000      3931      5227
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3449953 n_nop=1951824 n_act=301475 n_pre=301459 n_req=449518 n_req_1=98714 n_req_2=99230 n_req_3=251574 n_rd=803418 n_write=91777 bw_util=0.4961 bw_util_1=0.1031 bw_util_2=0.1038 bw_util_3=0.2892 blp=5.985876 blp_1= 1.969296 blp_2= 1.984917 blp_3= 3.289892
 n_activity=3306161 dram_eff=0.5177 dram_eff_1=0.1076 dram_eff_2=0.1083 dram_eff_3=0.3018
bk0: 52434a 2324437i bk1: 52416a 2323865i bk2: 48186a 2447992i bk3: 47682a 2451927i bk4: 50814a 2130127i bk5: 50644a 2117736i bk6: 47658a 2349362i bk7: 47084a 2354121i bk8: 47908a 2325344i bk9: 47706a 2328350i bk10: 50644a 2060402i bk11: 51274a 1996289i bk12: 53526a 2188715i bk13: 53354a 2181640i bk14: 51146a 2225730i bk15: 50942a 2201728i 
bw_dist = 0.103	0.104	0.289	0.462	0.042
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.29628
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3449953 n_nop=1955521 n_act=301529 n_pre=301513 n_req=447515 n_req_1=97456 n_req_2=98734 n_req_3=251325 n_rd=801473 n_write=89917 bw_util=0.4944 bw_util_1=0.1021 bw_util_2=0.1033 bw_util_3=0.289 blp=6.024095 blp_1= 1.961698 blp_2= 2.000568 blp_3= 3.320584
 n_activity=3297314 dram_eff=0.5173 dram_eff_1=0.1068 dram_eff_2=0.1081 dram_eff_3=0.3024
bk0: 52050a 2341927i bk1: 51948a 2303921i bk2: 47356a 2481137i bk3: 47594a 2451505i bk4: 50358a 2149945i bk5: 50706a 2125268i bk6: 47614a 2362587i bk7: 47576a 2326251i bk8: 47920a 2326838i bk9: 47386a 2337714i bk10: 50978a 2038806i bk11: 51673a 1986560i bk12: 53694a 2164850i bk13: 53012a 2153790i bk14: 50926a 2221070i bk15: 50682a 2185631i 
bw_dist = 0.102	0.103	0.289	0.461	0.044
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.48738
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3449953 n_nop=1960354 n_act=299802 n_pre=299786 n_req=446805 n_req_1=97931 n_req_2=97232 n_req_3=251642 n_rd=800288 n_write=89723 bw_util=0.4936 bw_util_1=0.1022 bw_util_2=0.1021 bw_util_3=0.2893 blp=5.936574 blp_1= 1.959035 blp_2= 1.966276 blp_3= 3.303994
 n_activity=3306226 dram_eff=0.5151 dram_eff_1=0.1067 dram_eff_2=0.1065 dram_eff_3=0.3019
bk0: 52380a 2340412i bk1: 51812a 2343956i bk2: 47574a 2483023i bk3: 47806a 2454877i bk4: 50242a 2148513i bk5: 50556a 2112519i bk6: 47564a 2367852i bk7: 47260a 2348224i bk8: 47912a 2320729i bk9: 47936a 2305565i bk10: 50540a 2071672i bk11: 51170a 2005762i bk12: 53182a 2207994i bk13: 53096a 2204918i bk14: 50718a 2243532i bk15: 50540a 2231228i 
bw_dist = 0.102	0.102	0.289	0.465	0.042
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.2027
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3449953 n_nop=1953168 n_act=302204 n_pre=302188 n_req=448219 n_req_1=99107 n_req_2=97667 n_req_3=251445 n_rd=801660 n_write=90733 bw_util=0.4948 bw_util_1=0.1035 bw_util_2=0.1023 bw_util_3=0.2891 blp=6.047204 blp_1= 1.992108 blp_2= 1.983894 blp_3= 3.329360
 n_activity=3301045 dram_eff=0.5172 dram_eff_1=0.1081 dram_eff_2=0.1069 dram_eff_3=0.3022
bk0: 51916a 2344696i bk1: 51692a 2315468i bk2: 47574a 2451864i bk3: 47002a 2476278i bk4: 50812a 2115812i bk5: 50834a 2117256i bk6: 47522a 2358273i bk7: 47534a 2319007i bk8: 47720a 2324082i bk9: 48230a 2286228i bk10: 51408a 2005531i bk11: 51194a 1983931i bk12: 53256a 2172183i bk13: 53244a 2196124i bk14: 51224a 2201701i bk15: 50498a 2203349i 
bw_dist = 0.103	0.102	0.289	0.462	0.043
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.5965
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3449953 n_nop=1955316 n_act=300312 n_pre=300296 n_req=449119 n_req_1=98946 n_req_2=98564 n_req_3=251609 n_rd=802982 n_write=91047 bw_util=0.4958 bw_util_1=0.1033 bw_util_2=0.1031 bw_util_3=0.2893 blp=5.969392 blp_1= 1.971733 blp_2= 1.979747 blp_3= 3.287812
 n_activity=3306489 dram_eff=0.5173 dram_eff_1=0.1078 dram_eff_2=0.1076 dram_eff_3=0.3018
bk0: 52376a 2337002i bk1: 52392a 2319374i bk2: 47650a 2478500i bk3: 47044a 2493057i bk4: 50786a 2135243i bk5: 51006a 2120340i bk6: 47502a 2353564i bk7: 47480a 2330061i bk8: 47822a 2327493i bk9: 48086a 2317021i bk10: 51486a 2011104i bk11: 50962a 2011759i bk12: 53334a 2197151i bk13: 52944a 2222252i bk14: 50918a 2229489i bk15: 51194a 2191119i 
bw_dist = 0.103	0.103	0.289	0.463	0.042
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.27672
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3449953 n_nop=1948935 n_act=302918 n_pre=302902 n_req=449602 n_req_1=100103 n_req_2=98237 n_req_3=251262 n_rd=803690 n_write=91508 bw_util=0.4963 bw_util_1=0.1044 bw_util_2=0.1029 bw_util_3=0.2889 blp=6.092716 blp_1= 2.004535 blp_2= 2.001604 blp_3= 3.333672
 n_activity=3299656 dram_eff=0.5189 dram_eff_1=0.1092 dram_eff_2=0.1076 dram_eff_3=0.3021
bk0: 51508a 2349123i bk1: 52112a 2296008i bk2: 47692a 2458316i bk3: 47012a 2468880i bk4: 50912a 2118469i bk5: 50902a 2103025i bk6: 47804a 2336640i bk7: 47598a 2308730i bk8: 47972a 2318409i bk9: 48048a 2277273i bk10: 51874a 1982615i bk11: 51980a 1928200i bk12: 53334a 2179898i bk13: 53422a 2206243i bk14: 50692a 2217830i bk15: 50828a 2187438i 
bw_dist = 0.104	0.103	0.289	0.460	0.044
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.74672

========= L2 cache stats =========
L2_cache_bank[0]: Access = 391688, Miss = 201158, Miss_rate = 0.514, Pending_hits = 5325, Reservation_fails = 96557
L2_cache_bank[1]: Access = 388043, Miss = 200554, Miss_rate = 0.517, Pending_hits = 5181, Reservation_fails = 100498
L2_cache_bank[2]: Access = 392222, Miss = 200450, Miss_rate = 0.511, Pending_hits = 5305, Reservation_fails = 113446
L2_cache_bank[3]: Access = 394073, Miss = 200290, Miss_rate = 0.508, Pending_hits = 5244, Reservation_fails = 126686
L2_cache_bank[4]: Access = 387834, Miss = 200056, Miss_rate = 0.516, Pending_hits = 5439, Reservation_fails = 84758
L2_cache_bank[5]: Access = 394736, Miss = 200089, Miss_rate = 0.507, Pending_hits = 5363, Reservation_fails = 104101
L2_cache_bank[6]: Access = 392215, Miss = 200716, Miss_rate = 0.512, Pending_hits = 5391, Reservation_fails = 125300
L2_cache_bank[7]: Access = 398485, Miss = 200114, Miss_rate = 0.502, Pending_hits = 5494, Reservation_fails = 130781
L2_cache_bank[8]: Access = 388121, Miss = 200938, Miss_rate = 0.518, Pending_hits = 5337, Reservation_fails = 99133
L2_cache_bank[9]: Access = 391885, Miss = 200555, Miss_rate = 0.512, Pending_hits = 5352, Reservation_fails = 105120
L2_cache_bank[10]: Access = 392158, Miss = 200895, Miss_rate = 0.512, Pending_hits = 5427, Reservation_fails = 126354
L2_cache_bank[11]: Access = 397396, Miss = 200953, Miss_rate = 0.506, Pending_hits = 5652, Reservation_fails = 149803
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 391688, Miss = 201158 (0.514), PendingHit = 5325 (0.0136)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 388043, Miss = 200554 (0.517), PendingHit = 5181 (0.0134)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 392222, Miss = 200450 (0.511), PendingHit = 5305 (0.0135)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 394073, Miss = 200290 (0.508), PendingHit = 5244 (0.0133)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 387834, Miss = 200056 (0.516), PendingHit = 5439 (0.014)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 394736, Miss = 200089 (0.507), PendingHit = 5363 (0.0136)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 392215, Miss = 200716 (0.512), PendingHit = 5391 (0.0137)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 398485, Miss = 200114 (0.502), PendingHit = 5494 (0.0138)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 388121, Miss = 200938 (0.518), PendingHit = 5337 (0.0138)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 391885, Miss = 200555 (0.512), PendingHit = 5352 (0.0137)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 392158, Miss = 200895 (0.512), PendingHit = 5427 (0.0138)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 397396, Miss = 200953 (0.506), PendingHit = 5652 (0.0142)
L2 Cache Total Miss Rate = 0.511
Stream 1: L2 Cache Miss Rate = 0.488
Stream 2: L2 Cache Miss Rate = 0.531
Stream 3: L2 Cache Miss Rate = 0.503
Stream 1: Accesses  = 1947377
Stream 1: Misses  = 950212
Stream 2: Accesses  = 1397298
Stream 2: Misses  = 742197
Stream 3: Accesses  = 3311558
Stream 3: Misses  = 1664571
Stream 1+2: Accesses  = 3344675
Stream 1+2: Misses  = 1692409
Stream 1+2+3: Accesses  = 6656233
Stream 1+2+3: Misses  = 3356980
Total Accesses  = 4708856
MPKI-CORES
CORE_L2MPKI_0	38.001
CORE_L2MPKI_1	38.187
CORE_L2MPKI_2	37.823
CORE_L2MPKI_3	40.281
CORE_L2MPKI_4	38.604
CORE_L2MPKI_5	37.949
CORE_L2MPKI_6	37.351
CORE_L2MPKI_7	39.209
CORE_L2MPKI_8	39.375
CORE_L2MPKI_9	38.200
CORE_L2MPKI_10	39.453
CORE_L2MPKI_11	38.910
CORE_L2MPKI_12	38.687
CORE_L2MPKI_13	37.187
CORE_L2MPKI_14	36.821
CORE_L2MPKI_15	38.488
CORE_L2MPKI_16	38.348
CORE_L2MPKI_17	39.256
CORE_L2MPKI_18	40.066
CORE_L2MPKI_19	37.667
CORE_L2MPKI_20	2.828
CORE_L2MPKI_21	2.705
CORE_L2MPKI_22	2.787
CORE_L2MPKI_23	2.744
CORE_L2MPKI_24	2.747
CORE_L2MPKI_25	2.708
CORE_L2MPKI_26	2.778
CORE_L2MPKI_27	2.670
CORE_L2MPKI_28	2.673
CORE_L2MPKI_29	2.786
CORE_L2MPKI_30	2.691
CORE_L2MPKI_31	2.658
CORE_L2MPKI_32	2.734
CORE_L2MPKI_33	2.840
CORE_L2MPKI_34	2.689
CORE_L2MPKI_35	2.659
CORE_L2MPKI_36	2.750
CORE_L2MPKI_37	2.665
CORE_L2MPKI_38	2.686
CORE_L2MPKI_39	2.724
CORE_L2MPKI_40	2.569
CORE_L2MPKI_41	2.659
CORE_L2MPKI_42	2.639
CORE_L2MPKI_43	2.718
CORE_L2MPKI_44	2.618
CORE_L2MPKI_45	2.641
CORE_L2MPKI_46	2.729
CORE_L2MPKI_47	2.671
CORE_L2MPKI_48	2.585
CORE_L2MPKI_49	2.723
CORE_L2MPKI_50	2.605
CORE_L2MPKI_51	2.580
CORE_L2MPKI_52	2.649
CORE_L2MPKI_53	2.610
CORE_L2MPKI_54	2.627
CORE_L2MPKI_55	2.682
CORE_L2MPKI_56	2.563
CORE_L2MPKI_57	2.628
CORE_L2MPKI_58	2.600
CORE_L2MPKI_59	2.707
Avg_MPKI_Stream1= 38.493
Avg_MPKI_Stream2= 2.726
Avg_MPKI_Stream3= 2.640
MISSES-CORES
CORE_MISSES_0	45531
CORE_MISSES_1	47126
CORE_MISSES_2	46563
CORE_MISSES_3	51715
CORE_MISSES_4	46636
CORE_MISSES_5	46868
CORE_MISSES_6	45682
CORE_MISSES_7	50824
CORE_MISSES_8	48222
CORE_MISSES_9	45653
CORE_MISSES_10	51480
CORE_MISSES_11	48574
CORE_MISSES_12	50814
CORE_MISSES_13	46384
CORE_MISSES_14	45415
CORE_MISSES_15	46455
CORE_MISSES_16	46470
CORE_MISSES_17	46679
CORE_MISSES_18	46859
CORE_MISSES_19	46262
CORE_MISSES_20	36523
CORE_MISSES_21	35921
CORE_MISSES_22	39322
CORE_MISSES_23	35830
CORE_MISSES_24	35981
CORE_MISSES_25	39196
CORE_MISSES_26	37532
CORE_MISSES_27	36709
CORE_MISSES_28	37178
CORE_MISSES_29	37180
CORE_MISSES_30	36030
CORE_MISSES_31	38798
CORE_MISSES_32	36821
CORE_MISSES_33	34767
CORE_MISSES_34	38754
CORE_MISSES_35	37708
CORE_MISSES_36	36406
CORE_MISSES_37	36684
CORE_MISSES_38	38135
CORE_MISSES_39	36722
CORE_MISSES_40	37188
CORE_MISSES_41	35362
CORE_MISSES_42	33889
CORE_MISSES_43	36834
CORE_MISSES_44	36176
CORE_MISSES_45	35257
CORE_MISSES_46	35021
CORE_MISSES_47	36138
CORE_MISSES_48	34983
CORE_MISSES_49	37764
CORE_MISSES_50	35305
CORE_MISSES_51	34592
CORE_MISSES_52	35726
CORE_MISSES_53	36901
CORE_MISSES_54	34920
CORE_MISSES_55	36070
CORE_MISSES_56	36282
CORE_MISSES_57	33966
CORE_MISSES_58	36455
CORE_MISSES_59	35530
L2_MISSES = 2406768
L2_total_cache_accesses = 4708856
L2_total_cache_misses = 2406768
L2_total_cache_miss_rate = 0.5111
L2_total_cache_pending_hits = 64510
L2_total_cache_reservation_fails = 1362537
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 742919
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5529
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1924722
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1000660
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4280
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 687
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 859
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 9566
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1221315
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 41158
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 213778
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 192552
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 266027
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 16859
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 267163
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 150811
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3037
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 277
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 246
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8948
L2_cache_data_port_util = 0.274
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=21331721
icnt_total_pkts_simt_to_mem=5391762
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       4.6777
gpu_ipc_2 =       4.6809
gpu_ipc_3 =     208.1154
gpu_tot_sim_cycle_stream_1 = 2761773
gpu_tot_sim_cycle_stream_2 = 2760231
gpu_tot_sim_cycle_stream_3 = 2754439
gpu_sim_insn_1 = 12918666
gpu_sim_insn_2 = 12920227
gpu_sim_insn_3 = 573241248
gpu_sim_cycle = 2761774
gpu_sim_insn = 599080141
gpu_ipc =     216.9186
gpu_tot_sim_cycle = 2761774
gpu_tot_sim_insn = 599080141
gpu_tot_ipc =     216.9186
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 15933797
gpu_stall_icnt2sh    = 24332889
gpu_total_sim_rate=151858

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 10967949
	L1I_total_cache_misses = 26402
	L1I_total_cache_miss_rate = 0.0024
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 34997
L1D_cache:
	L1D_cache_core[0]: Access = 126130, Miss = 99425, Miss_rate = 0.788, Pending_hits = 7371, Reservation_fails = 2322072
	L1D_cache_core[1]: Access = 128010, Miss = 100868, Miss_rate = 0.788, Pending_hits = 7617, Reservation_fails = 2333784
	L1D_cache_core[2]: Access = 125944, Miss = 99597, Miss_rate = 0.791, Pending_hits = 7315, Reservation_fails = 2341160
	L1D_cache_core[3]: Access = 138092, Miss = 109706, Miss_rate = 0.794, Pending_hits = 8001, Reservation_fails = 2480346
	L1D_cache_core[4]: Access = 127295, Miss = 100426, Miss_rate = 0.789, Pending_hits = 7351, Reservation_fails = 2356327
	L1D_cache_core[5]: Access = 127890, Miss = 101057, Miss_rate = 0.790, Pending_hits = 7536, Reservation_fails = 2367115
	L1D_cache_core[6]: Access = 125548, Miss = 98864, Miss_rate = 0.787, Pending_hits = 7488, Reservation_fails = 2319379
	L1D_cache_core[7]: Access = 136535, Miss = 108506, Miss_rate = 0.795, Pending_hits = 8077, Reservation_fails = 2472090
	L1D_cache_core[8]: Access = 130692, Miss = 103698, Miss_rate = 0.793, Pending_hits = 7810, Reservation_fails = 2383163
	L1D_cache_core[9]: Access = 124423, Miss = 98674, Miss_rate = 0.793, Pending_hits = 7233, Reservation_fails = 2335803
	L1D_cache_core[10]: Access = 138774, Miss = 110110, Miss_rate = 0.793, Pending_hits = 8029, Reservation_fails = 2488007
	L1D_cache_core[11]: Access = 131698, Miss = 104601, Miss_rate = 0.794, Pending_hits = 7723, Reservation_fails = 2440798
	L1D_cache_core[12]: Access = 139190, Miss = 110364, Miss_rate = 0.793, Pending_hits = 8232, Reservation_fails = 2487361
	L1D_cache_core[13]: Access = 126527, Miss = 99459, Miss_rate = 0.786, Pending_hits = 7495, Reservation_fails = 2348621
	L1D_cache_core[14]: Access = 126188, Miss = 99657, Miss_rate = 0.790, Pending_hits = 7343, Reservation_fails = 2346630
	L1D_cache_core[15]: Access = 126304, Miss = 99665, Miss_rate = 0.789, Pending_hits = 7218, Reservation_fails = 2346421
	L1D_cache_core[16]: Access = 125377, Miss = 98820, Miss_rate = 0.788, Pending_hits = 7445, Reservation_fails = 2325983
	L1D_cache_core[17]: Access = 125935, Miss = 99341, Miss_rate = 0.789, Pending_hits = 7353, Reservation_fails = 2355642
	L1D_cache_core[18]: Access = 126716, Miss = 100426, Miss_rate = 0.793, Pending_hits = 7447, Reservation_fails = 2369459
	L1D_cache_core[19]: Access = 124086, Miss = 98181, Miss_rate = 0.791, Pending_hits = 7350, Reservation_fails = 2314460
	L1D_cache_core[20]: Access = 32536, Miss = 32536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 46809
	L1D_cache_core[21]: Access = 32695, Miss = 32695, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 42090
	L1D_cache_core[22]: Access = 34264, Miss = 34264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28829
	L1D_cache_core[23]: Access = 32750, Miss = 32750, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 41311
	L1D_cache_core[24]: Access = 32367, Miss = 32367, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47847
	L1D_cache_core[25]: Access = 35941, Miss = 35941, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28271
	L1D_cache_core[26]: Access = 33309, Miss = 33309, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40404
	L1D_cache_core[27]: Access = 33659, Miss = 33659, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33697
	L1D_cache_core[28]: Access = 34667, Miss = 34667, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31428
	L1D_cache_core[29]: Access = 33487, Miss = 33487, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 41194
	L1D_cache_core[30]: Access = 32827, Miss = 32827, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 44503
	L1D_cache_core[31]: Access = 35918, Miss = 35918, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28756
	L1D_cache_core[32]: Access = 33722, Miss = 33722, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34619
	L1D_cache_core[33]: Access = 30222, Miss = 30222, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 56618
	L1D_cache_core[34]: Access = 36043, Miss = 36043, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24185
	L1D_cache_core[35]: Access = 35178, Miss = 35178, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33271
	L1D_cache_core[36]: Access = 32650, Miss = 32650, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37608
	L1D_cache_core[37]: Access = 34456, Miss = 34456, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 43869
	L1D_cache_core[38]: Access = 35325, Miss = 35325, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28785
	L1D_cache_core[39]: Access = 33230, Miss = 33230, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 42175
	L1D_cache_core[40]: Access = 35660, Miss = 35660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26831
	L1D_cache_core[41]: Access = 33425, Miss = 33425, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37703
	L1D_cache_core[42]: Access = 31988, Miss = 31988, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 45022
	L1D_cache_core[43]: Access = 33927, Miss = 33927, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30147
	L1D_cache_core[44]: Access = 34256, Miss = 34256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26602
	L1D_cache_core[45]: Access = 32870, Miss = 32870, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35272
	L1D_cache_core[46]: Access = 32141, Miss = 32141, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39012
	L1D_cache_core[47]: Access = 33828, Miss = 33828, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29822
	L1D_cache_core[48]: Access = 33346, Miss = 33346, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36307
	L1D_cache_core[49]: Access = 34319, Miss = 34319, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29986
	L1D_cache_core[50]: Access = 33827, Miss = 33827, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37764
	L1D_cache_core[51]: Access = 33152, Miss = 33152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38342
	L1D_cache_core[52]: Access = 33207, Miss = 33207, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36401
	L1D_cache_core[53]: Access = 35057, Miss = 35057, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28832
	L1D_cache_core[54]: Access = 32465, Miss = 32465, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40556
	L1D_cache_core[55]: Access = 33744, Miss = 33744, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 43705
	L1D_cache_core[56]: Access = 35293, Miss = 35293, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23228
	L1D_cache_core[57]: Access = 31980, Miss = 31980, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 43084
	L1D_cache_core[58]: Access = 34565, Miss = 34565, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30319
	L1D_cache_core[59]: Access = 32595, Miss = 32595, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33789
	L1D_total_cache_accesses = 3928245
	L1D_total_cache_misses = 3388336
	L1D_total_cache_miss_rate = 0.8626
	L1D_total_cache_pending_hits = 151434
	L1D_total_cache_reservation_fails = 48983614
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 1070131
	L1C_total_cache_misses = 9304
	L1C_total_cache_miss_rate = 0.0087
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 68035
L1T_cache:
	L1T_total_cache_accesses = 4102290
	L1T_total_cache_misses = 1557365
	L1T_total_cache_miss_rate = 0.3796
	L1T_total_cache_pending_hits = 2544925
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 381799
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 151065
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2840163
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 42747839
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1060827
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 9304
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 68035
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2544925
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1557365
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6676
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 369
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 548173
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6235775
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 10941547
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 26402
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 34997
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3641, 2763, 2855, 2848, 2389, 3261, 3309, 3225, 3268, 2802, 3270, 3647, 2799, 2321, 2855, 3266, 3029, 2998, 2607, 3575, 2661, 2603, 2646, 3007, 2620, 2577, 2659, 3409, 2633, 2594, 2646, 2661, 3480, 2435, 2994, 2605, 3404, 2592, 2022, 2592, 2964, 2551, 2566, 2538, 2344, 2603, 3020, 3354, 
gpgpu_n_tot_thrd_icount = 668271616
gpgpu_n_tot_w_icount = 20883488
gpgpu_n_stall_shd_mem = 69653871
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2840163
gpgpu_n_mem_write_global = 555218
gpgpu_n_mem_texture = 1557365
gpgpu_n_mem_const = 5883
gpgpu_n_load_insn  = 43941179
gpgpu_n_store_insn = 1995620
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 19583072
gpgpu_n_const_mem_insn = 20819136
gpgpu_n_param_mem_insn = 8417510
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 68035
gpgpu_stall_shd_mem[c_mem][bk_conf] = 68035
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 50969616
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:96967898	W0_Idle:23143981	W0_Scoreboard:189206981	W1:393313	W2:360987	W3:387191	W4:340193	W5:252588	W6:147027	W7:87381	W8:38724	W9:15568	W10:8086	W11:3112	W12:3622	W13:2156	W14:3168	W15:2596	W16:3900	W17:5846	W18:7888	W19:18920	W20:22894	W21:37754	W22:54606	W23:51282	W24:56304	W25:54342	W26:44232	W27:24444	W28:11252	W29:4268	W30:1552	W31:0	W32:18438314
Warp Occupancy Distribution:
Stall:81555763	W0_Idle:15554719	W0_Scoreboard:10194132	W1:393313	W2:360987	W3:387191	W4:340193	W5:252588	W6:147027	W7:87381	W8:38724	W9:15568	W10:8086	W11:3112	W12:3622	W13:2156	W14:3168	W15:2596	W16:3900	W17:5846	W18:7888	W19:18920	W20:22894	W21:37754	W22:54606	W23:51282	W24:56304	W25:54342	W26:44232	W27:24444	W28:11252	W29:4268	W30:1552	W31:0	W32:331390
Warp Occupancy Distribution:
Stall:8214472	W0_Idle:2723474	W0_Scoreboard:90070636	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:9080760
warp_utilization0: 0.063245
warp_utilization1: 0.025223
warp_utilization2: 0.082485
traffic_breakdown_coretomem[CONST_ACC_R] = 47064 {8:5883,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 22721304 {8:2840163,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26679088 {40:500449,72:12304,136:42465,}
traffic_breakdown_coretomem[INST_ACC_R] = 29920 {8:3740,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 12458920 {8:1557365,}
traffic_breakdown_memtocore[CONST_ACC_R] = 423576 {72:5883,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 386258632 {136:2840137,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4441744 {8:555218,}
traffic_breakdown_memtocore[INST_ACC_R] = 508640 {136:3740,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 211801640 {136:1557365,}
maxmrqlatency = 1210 
maxdqlatency = 0 
maxmflatency = 5855 
averagemflatency = 698 
averagemflatency_1 = 836 
averagemflatency_2= 604 
averagemflatency_3 = 599 
averagemrqlatency_1 = 47 
averagemrqlatency_2 = 46 
averagemrqlatency_3 = 37 
max_icnt2mem_latency = 5584 
max_icnt2sh_latency = 2761773 
mrq_lat_table:1191619 	50996 	64072 	135436 	390465 	430900 	385888 	211684 	45857 	2742 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	8868 	32597 	84299 	253067 	1215761 	2530639 	824154 	9014 	204 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	446288 	141817 	210387 	430292 	820673 	1382342 	1340303 	187466 	2725 	76 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	153083 	3820390 	426060 	3841 	11 	0 	0 	2 	1 	25 	120 	1304 	15521 	30054 	50253 	108016 	113642 	168162 	68118 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10 	511 	5001 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        25        28        25        22        24        20        18        18        26        28        24        26        18        24        22        24 
dram[1]:        26        28        25        48        24        24        17        18        26        28        24        26        20        25        22        19 
dram[2]:        20        26        22        24        21        20        18        17        26        26        22        26        22        18        19        19 
dram[3]:        25        25        21        22        22        22        18        22        28        26        26        23        27        24        18        22 
dram[4]:        24        23        22        30        17        21        18        18        28        26        38        26        20        24        18        19 
dram[5]:        27        25        22        22        23        29        20        17        28        26        22        23        25        23        21        23 
maximum service time to same row:
dram[0]:      5122      4812      4211      3889      4147      4202      5514      8964      5487      5603      4196      3828      6928      5756      7744      7188 
dram[1]:      5053      5087      3525      4716      4224      5578      3306      7796      5597      5482      5247      3690      5706      6021      8377      7248 
dram[2]:      5922      4585      6215      4591      3685      3233      8694      6540      5422      5307      5557      3563      6194      6266      7627      8672 
dram[3]:      5589      5203      6284      4933      3996      4346      7834      7613      5315      5516      3454      3520      6169      5663      7221      9548 
dram[4]:      8312      4190      4190      4100      2893      4056      7334      6066      7319      5560      2928      3054      6535      6012      8146      7192 
dram[5]:      4754      3373      4120      3862      3941      4106      9047      7079      5369      4773      4613      3539      4847      6573      7779      7566 
average row accesses per activate:
dram[0]:  1.532627  1.544054  1.469709  1.468471  1.603649  1.621863  1.472623  1.475342  1.580443  1.583776  1.605880  1.635503  1.511222  1.542574  1.546735  1.564916 
dram[1]:  1.531327  1.516793  1.478909  1.471413  1.598303  1.587183  1.486456  1.459090  1.579309  1.548023  1.601405  1.622593  1.527720  1.523928  1.564180  1.534747 
dram[2]:  1.534476  1.519423  1.476073  1.470287  1.623823  1.586767  1.505034  1.478081  1.579601  1.578057  1.629595  1.628255  1.539149  1.499495  1.548676  1.537287 
dram[3]:  1.516193  1.516733  1.465015  1.465152  1.609848  1.591402  1.458260  1.487239  1.579909  1.573943  1.620440  1.615111  1.525388  1.505530  1.545881  1.545600 
dram[4]:  1.544290  1.541032  1.473405  1.467787  1.618106  1.612494  1.487057  1.494402  1.583127  1.579313  1.634620  1.628958  1.521525  1.513872  1.550397  1.567392 
dram[5]:  1.527795  1.515117  1.481741  1.433243  1.631394  1.586783  1.488107  1.457706  1.572726  1.560008  1.641490  1.626780  1.525933  1.501176  1.547909  1.532649 
average row locality = 2909670/1883119 = 1.545133
average row locality_1 = 1321795/726284 = 1.819942
average row locality_2 = 822839/590734 = 1.392910
average row locality_3 = 765036/566101 = 1.351413
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     27219     27228     25079     24796     26346     26275     24794     24568     25023     24895     26361     26635     27806     27784     26640     26551 
dram[1]:     27078     26991     24588     24725     26153     26315     24764     24738     24988     24736     26535     26837     27997     27670     26504     26402 
dram[2]:     27291     26975     24825     24827     26103     26277     24734     24567     25012     25000     26277     26522     27691     27618     26438     26271 
dram[3]:     26975     26882     24684     24388     26334     26373     24741     24730     24940     25163     26754     26654     27767     27768     26684     26268 
dram[4]:     27213     27253     24772     24475     26329     26479     24678     24715     24938     25100     26710     26483     27713     27577     26497     26668 
dram[5]:     26810     27127     24745     24451     26395     26396     24891     24739     24989     25080     26982     27017     27743     27796     26377     26471 
total reads: 2504163
bank skew: 27997/24388 = 1.15
chip skew: 418009/416428 = 1.00
number of total write accesses:
dram[0]:      3573      3650      2359      2334      5828      5979      2666      2686      4506      4351      6961      7583      3975      4155      3775      3932 
dram[1]:      3498      3583      2198      2246      5690      5462      2673      2671      4414      4082      6968      7205      4299      4174      3863      3854 
dram[2]:      3598      3260      2165      2191      5974      5690      2772      2609      4615      4486      7058      7248      4154      3573      3803      3537 
dram[3]:      3455      3439      2347      2058      5966      5646      2562      2891      4470      4520      7447      7336      4167      3541      3994      3763 
dram[4]:      3645      3600      2153      1998      6004      5837      2782      2779      4448      4430      7465      7269      4061      3580      3790      4009 
dram[5]:      3422      3592      2359      1935      6073      5611      2886      2679      4443      4582      7660      7705      4120      3475      3897      3690 
total reads: 405507
bank skew: 7705/1935 = 3.98
chip skew: 68313/66733 = 1.02
average mf latency per bank:
dram[0]:       1093      1080       967       951       989       979      1355      1350       808       799       954       949      1844      1739      1184      1156
dram[1]:       1138      1183      1006      1063      1023      1144      1406      1507       827       891       973      1046      1770      1912      1201      1283
dram[2]:       1075      1134       956      1009       978      1089      1330      1428       787       844       923      1005      1721      2005      1162      1241
dram[3]:       1150      1196      1024      1178      1048      1149      1460      1487       845       885      1014      1063      1849      1992      1222      1277
dram[4]:       1071      1090       945       981       969      1051      1336      1377       784       826       933       980      1723      1857      1153      1194
dram[5]:       1153      1204      1015      1096      1050      1182      1418      1539       837       904      1004      1071      1823      2035      1233      1297
maximum mf latency per bank:
dram[0]:       4371      5330      4494      4517      4892      4201      4576      4948      4227      5290      4381      4334      4954      4409      4971      4103
dram[1]:       4657      5385      3769      4132      4725      3864      4497      4135      3869      4296      3823      4393      5034      4485      3919      4893
dram[2]:       5149      4927      4899      5092      4596      4622      3906      3730      4967      4137      4309      4524      4556      4819      4593      3949
dram[3]:       4466      4176      4527      4301      4625      4795      5145      4845      5212      4501      4357      5289      4799      4876      4208      5170
dram[4]:       5555      4032      4111      4346      4576      4234      4510      5203      4873      4508      4450      4339      4615      4173      4427      5174
dram[5]:       5735      4614      4892      4902      3931      4913      4661      4643      5010      4611      4629      4098      5855      5000      3931      5227
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3645541 n_nop=2088407 n_act=314004 n_pre=313988 n_req=466293 n_req_1=100184 n_req_2=100744 n_req_3=265365 n_rd=836000 n_write=93142 bw_util=0.4878 bw_util_1=0.09918 bw_util_2=0.09989 bw_util_3=0.2887 blp=5.864223 blp_1= 1.956931 blp_2= 1.972154 blp_3= 3.269813
 n_activity=3482192 dram_eff=0.5107 dram_eff_1=0.1038 dram_eff_2=0.1046 dram_eff_3=0.3023
bk0: 54438a 2489848i bk1: 54456a 2488186i bk2: 50158a 2609927i bk3: 49592a 2614571i bk4: 52692a 2292471i bk5: 52550a 2278462i bk6: 49588a 2508991i bk7: 49136a 2511952i bk8: 50046a 2485444i bk9: 49790a 2488404i bk10: 52722a 2221443i bk11: 53270a 2158153i bk12: 55612a 2352417i bk13: 55568a 2341941i bk14: 53280a 2386398i bk15: 53102a 2361800i 
bw_dist = 0.099	0.100	0.289	0.467	0.045
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.97932
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3645541 n_nop=2092128 n_act=314052 n_pre=314036 n_req=464275 n_req_1=98965 n_req_2=100158 n_req_3=265152 n_rd=834042 n_write=91283 bw_util=0.4861 bw_util_1=0.09825 bw_util_2=0.09932 bw_util_3=0.2885 blp=5.907985 blp_1= 1.949755 blp_2= 1.988464 blp_3= 3.303522
 n_activity=3471795 dram_eff=0.5104 dram_eff_1=0.1032 dram_eff_2=0.1043 dram_eff_3=0.303
bk0: 54156a 2504937i bk1: 53982a 2466898i bk2: 49176a 2644741i bk3: 49450a 2614710i bk4: 52306a 2310043i bk5: 52630a 2284523i bk6: 49528a 2522816i bk7: 49476a 2485206i bk8: 49976a 2487699i bk9: 49472a 2496975i bk10: 53070a 2197943i bk11: 53674a 2148347i bk12: 55994a 2324242i bk13: 55340a 2310416i bk14: 53008a 2383114i bk15: 52804a 2345352i 
bw_dist = 0.098	0.099	0.289	0.466	0.048
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.17173
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3645541 n_nop=2096979 n_act=312298 n_pre=312282 n_req=463570 n_req_1=99388 n_req_2=98714 n_req_3=265468 n_rd=832856 n_write=91126 bw_util=0.4854 bw_util_1=0.09835 bw_util_2=0.0982 bw_util_3=0.2889 blp=5.823757 blp_1= 1.946597 blp_2= 1.954103 blp_3= 3.287784
 n_activity=3481231 dram_eff=0.5083 dram_eff_1=0.103 dram_eff_2=0.1028 dram_eff_3=0.3025
bk0: 54582a 2501963i bk1: 53950a 2506323i bk2: 49650a 2641098i bk3: 49654a 2617809i bk4: 52206a 2306922i bk5: 52554a 2271832i bk6: 49468a 2527431i bk7: 49134a 2508706i bk8: 50024a 2479117i bk9: 50000a 2466049i bk10: 52554a 2231317i bk11: 53044a 2169007i bk12: 55382a 2369099i bk13: 55236a 2367238i bk14: 52876a 2404388i bk15: 52542a 2394549i 
bw_dist = 0.098	0.098	0.289	0.470	0.045
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.89931
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3645541 n_nop=2089899 n_act=314673 n_pre=314657 n_req=464965 n_req_1=100562 n_req_2=99115 n_req_3=265288 n_rd=834210 n_write=92102 bw_util=0.4865 bw_util_1=0.0995 bw_util_2=0.09835 bw_util_3=0.2887 blp=5.934633 blp_1= 1.979447 blp_2= 1.971534 blp_3= 3.314628
 n_activity=3472799 dram_eff=0.5107 dram_eff_1=0.1044 dram_eff_2=0.1032 dram_eff_3=0.303
bk0: 53950a 2508159i bk1: 53764a 2478334i bk2: 49368a 2614484i bk3: 48776a 2639377i bk4: 52668a 2276697i bk5: 52746a 2277164i bk6: 49482a 2516107i bk7: 49460a 2478911i bk8: 49880a 2482611i bk9: 50326a 2445122i bk10: 53508a 2164588i bk11: 53308a 2143194i bk12: 55534a 2330654i bk13: 55536a 2355184i bk14: 53368a 2361625i bk15: 52536a 2365447i 
bw_dist = 0.099	0.098	0.289	0.466	0.047
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.27928
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3645541 n_nop=2092629 n_act=312658 n_pre=312642 n_req=465711 n_req_1=100258 n_req_2=100049 n_req_3=265404 n_rd=835200 n_write=92412 bw_util=0.4872 bw_util_1=0.09923 bw_util_2=0.09924 bw_util_3=0.2888 blp=5.847017 blp_1= 1.959304 blp_2= 1.966525 blp_3= 3.266539
 n_activity=3483212 dram_eff=0.51 dram_eff_1=0.1038 dram_eff_2=0.1039 dram_eff_3=0.3022
bk0: 54426a 2501382i bk1: 54506a 2482197i bk2: 49544a 2642577i bk3: 48950a 2656251i bk4: 52658a 2297720i bk5: 52958a 2279715i bk6: 49356a 2514636i bk7: 49430a 2488450i bk8: 49876a 2488608i bk9: 50200a 2477077i bk10: 53420a 2173479i bk11: 52966a 2172041i bk12: 55426a 2360841i bk13: 55154a 2382919i bk14: 52994a 2392731i bk15: 53336a 2352077i 
bw_dist = 0.099	0.099	0.289	0.468	0.045
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.96413
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3645541 n_nop=2085799 n_act=315438 n_pre=315422 n_req=466228 n_req_1=101605 n_req_2=99585 n_req_3=265038 n_rd=836018 n_write=92864 bw_util=0.4878 bw_util_1=0.1005 bw_util_2=0.09885 bw_util_3=0.2884 blp=5.968225 blp_1= 1.991113 blp_2= 1.989193 blp_3= 3.314127
 n_activity=3475208 dram_eff=0.5117 dram_eff_1=0.1054 dram_eff_2=0.1037 dram_eff_3=0.3026
bk0: 53620a 2512640i bk1: 54254a 2457482i bk2: 49490a 2623167i bk3: 48902a 2629840i bk4: 52790a 2280438i bk5: 52792a 2262729i bk6: 49782a 2496021i bk7: 49478a 2467769i bk8: 49978a 2480401i bk9: 50160a 2436732i bk10: 53964a 2143365i bk11: 54034a 2087381i bk12: 55486a 2341297i bk13: 55592a 2366818i bk14: 52754a 2380351i bk15: 52942a 2348435i 
bw_dist = 0.100	0.099	0.288	0.466	0.047
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.41338

========= L2 cache stats =========
L2_cache_bank[0]: Access = 412592, Miss = 209268, Miss_rate = 0.507, Pending_hits = 5516, Reservation_fails = 96751
L2_cache_bank[1]: Access = 408967, Miss = 208732, Miss_rate = 0.510, Pending_hits = 5333, Reservation_fails = 100675
L2_cache_bank[2]: Access = 413337, Miss = 208608, Miss_rate = 0.505, Pending_hits = 5477, Reservation_fails = 113876
L2_cache_bank[3]: Access = 415537, Miss = 208414, Miss_rate = 0.502, Pending_hits = 5421, Reservation_fails = 126755
L2_cache_bank[4]: Access = 408947, Miss = 208371, Miss_rate = 0.510, Pending_hits = 5636, Reservation_fails = 85166
L2_cache_bank[5]: Access = 415842, Miss = 208057, Miss_rate = 0.500, Pending_hits = 5559, Reservation_fails = 104517
L2_cache_bank[6]: Access = 413721, Miss = 208879, Miss_rate = 0.505, Pending_hits = 5583, Reservation_fails = 125540
L2_cache_bank[7]: Access = 419641, Miss = 208226, Miss_rate = 0.496, Pending_hits = 5665, Reservation_fails = 131261
L2_cache_bank[8]: Access = 408479, Miss = 208850, Miss_rate = 0.511, Pending_hits = 5493, Reservation_fails = 99173
L2_cache_bank[9]: Access = 413230, Miss = 208750, Miss_rate = 0.505, Pending_hits = 5563, Reservation_fails = 105647
L2_cache_bank[10]: Access = 412984, Miss = 208932, Miss_rate = 0.506, Pending_hits = 5586, Reservation_fails = 126370
L2_cache_bank[11]: Access = 419067, Miss = 209077, Miss_rate = 0.499, Pending_hits = 5855, Reservation_fails = 150454
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 412592, Miss = 209268 (0.507), PendingHit = 5516 (0.0134)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 408967, Miss = 208732 (0.51), PendingHit = 5333 (0.013)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 413337, Miss = 208608 (0.505), PendingHit = 5477 (0.0133)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 415537, Miss = 208414 (0.502), PendingHit = 5421 (0.013)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 408947, Miss = 208371 (0.51), PendingHit = 5636 (0.0138)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 415842, Miss = 208057 (0.5), PendingHit = 5559 (0.0134)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 413721, Miss = 208879 (0.505), PendingHit = 5583 (0.0135)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 419641, Miss = 208226 (0.496), PendingHit = 5665 (0.0135)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 408479, Miss = 208850 (0.511), PendingHit = 5493 (0.0134)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 413230, Miss = 208750 (0.505), PendingHit = 5563 (0.0135)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 412984, Miss = 208932 (0.506), PendingHit = 5586 (0.0135)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 419067, Miss = 209077 (0.499), PendingHit = 5855 (0.014)
L2 Cache Total Miss Rate = 0.505
Stream 1: L2 Cache Miss Rate = 0.472
Stream 2: L2 Cache Miss Rate = 0.531
Stream 3: L2 Cache Miss Rate = 0.494
Stream 1: Accesses  = 2048625
Stream 1: Misses  = 967536
Stream 2: Accesses  = 1474301
Stream 2: Misses  = 782658
Stream 3: Accesses  = 3488043
Stream 3: Misses  = 1721506
Stream 1+2: Accesses  = 3522926
Stream 1+2: Misses  = 1750194
Stream 1+2+3: Accesses  = 7010969
Stream 1+2+3: Misses  = 3471700
Total Accesses  = 4962344
MPKI-CORES
CORE_L2MPKI_0	36.779
CORE_L2MPKI_1	37.072
CORE_L2MPKI_2	36.730
CORE_L2MPKI_3	39.356
CORE_L2MPKI_4	37.312
CORE_L2MPKI_5	37.027
CORE_L2MPKI_6	36.251
CORE_L2MPKI_7	38.367
CORE_L2MPKI_8	38.197
CORE_L2MPKI_9	37.031
CORE_L2MPKI_10	38.326
CORE_L2MPKI_11	37.831
CORE_L2MPKI_12	37.716
CORE_L2MPKI_13	36.365
CORE_L2MPKI_14	35.608
CORE_L2MPKI_15	37.309
CORE_L2MPKI_16	37.452
CORE_L2MPKI_17	38.364
CORE_L2MPKI_18	39.048
CORE_L2MPKI_19	36.688
CORE_L2MPKI_20	2.826
CORE_L2MPKI_21	2.698
CORE_L2MPKI_22	2.829
CORE_L2MPKI_23	2.732
CORE_L2MPKI_24	2.741
CORE_L2MPKI_25	2.704
CORE_L2MPKI_26	2.769
CORE_L2MPKI_27	2.665
CORE_L2MPKI_28	2.674
CORE_L2MPKI_29	2.775
CORE_L2MPKI_30	2.690
CORE_L2MPKI_31	2.654
CORE_L2MPKI_32	2.723
CORE_L2MPKI_33	2.830
CORE_L2MPKI_34	2.677
CORE_L2MPKI_35	2.660
CORE_L2MPKI_36	2.757
CORE_L2MPKI_37	2.682
CORE_L2MPKI_38	2.678
CORE_L2MPKI_39	2.713
CORE_L2MPKI_40	2.573
CORE_L2MPKI_41	2.649
CORE_L2MPKI_42	2.635
CORE_L2MPKI_43	2.708
CORE_L2MPKI_44	2.623
CORE_L2MPKI_45	2.640
CORE_L2MPKI_46	2.722
CORE_L2MPKI_47	2.663
CORE_L2MPKI_48	2.599
CORE_L2MPKI_49	2.714
CORE_L2MPKI_50	2.600
CORE_L2MPKI_51	2.574
CORE_L2MPKI_52	2.659
CORE_L2MPKI_53	2.610
CORE_L2MPKI_54	2.664
CORE_L2MPKI_55	2.672
CORE_L2MPKI_56	2.558
CORE_L2MPKI_57	2.623
CORE_L2MPKI_58	2.600
CORE_L2MPKI_59	2.698
Avg_MPKI_Stream1= 37.441
Avg_MPKI_Stream2= 2.724
Avg_MPKI_Stream3= 2.639
MISSES-CORES
CORE_MISSES_0	46495
CORE_MISSES_1	47972
CORE_MISSES_2	47445
CORE_MISSES_3	52480
CORE_MISSES_4	47581
CORE_MISSES_5	47714
CORE_MISSES_6	46522
CORE_MISSES_7	51657
CORE_MISSES_8	49111
CORE_MISSES_9	46511
CORE_MISSES_10	52489
CORE_MISSES_11	49420
CORE_MISSES_12	51751
CORE_MISSES_13	47221
CORE_MISSES_14	46376
CORE_MISSES_15	47367
CORE_MISSES_16	47218
CORE_MISSES_17	47531
CORE_MISSES_18	47669
CORE_MISSES_19	47006
CORE_MISSES_20	39042
CORE_MISSES_21	37628
CORE_MISSES_22	41338
CORE_MISSES_23	38085
CORE_MISSES_24	37728
CORE_MISSES_25	41417
CORE_MISSES_26	39404
CORE_MISSES_27	38287
CORE_MISSES_28	39561
CORE_MISSES_29	39667
CORE_MISSES_30	37575
CORE_MISSES_31	40601
CORE_MISSES_32	39027
CORE_MISSES_33	36345
CORE_MISSES_34	41051
CORE_MISSES_35	39738
CORE_MISSES_36	38323
CORE_MISSES_37	39101
CORE_MISSES_38	40330
CORE_MISSES_39	38410
CORE_MISSES_40	39083
CORE_MISSES_41	37555
CORE_MISSES_42	35588
CORE_MISSES_43	39167
CORE_MISSES_44	38189
CORE_MISSES_45	36993
CORE_MISSES_46	37231
CORE_MISSES_47	38352
CORE_MISSES_48	36897
CORE_MISSES_49	39726
CORE_MISSES_50	37433
CORE_MISSES_51	36304
CORE_MISSES_52	37531
CORE_MISSES_53	39078
CORE_MISSES_54	36724
CORE_MISSES_55	38219
CORE_MISSES_56	38528
CORE_MISSES_57	35674
CORE_MISSES_58	38231
CORE_MISSES_59	37467
L2_MISSES = 2504164
L2_total_cache_accesses = 4962344
L2_total_cache_misses = 2504164
L2_total_cache_miss_rate = 0.5046
L2_total_cache_pending_hits = 66687
L2_total_cache_reservation_fails = 1366185
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 826053
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5655
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2008430
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1001638
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4311
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 695
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 877
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 9688
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1289606
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 42891
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 224868
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 194629
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 268339
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 17148
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 269731
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 150848
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3184
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 298
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 258
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9382
L2_cache_data_port_util = 0.278
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=22579077
icnt_total_pkts_simt_to_mem=5657286
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       4.6777
gpu_ipc_2 =       4.6809
gpu_ipc_3 =     208.1154
gpu_tot_sim_cycle_stream_1 = 2761773
gpu_tot_sim_cycle_stream_2 = 2760231
gpu_tot_sim_cycle_stream_3 = 2754439
gpu_sim_insn_1 = 12918666
gpu_sim_insn_2 = 12920227
gpu_sim_insn_3 = 573241248
gpu_sim_cycle = 2761774
gpu_sim_insn = 599080141
gpu_ipc =     216.9186
gpu_tot_sim_cycle = 2761774
gpu_tot_sim_insn = 599080141
gpu_tot_ipc =     216.9186
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 15933797
gpu_stall_icnt2sh    = 24332889
gpu_total_sim_rate=151858

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 10967949
	L1I_total_cache_misses = 26402
	L1I_total_cache_miss_rate = 0.0024
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 34997
L1D_cache:
	L1D_cache_core[0]: Access = 126130, Miss = 99425, Miss_rate = 0.788, Pending_hits = 7371, Reservation_fails = 2322072
	L1D_cache_core[1]: Access = 128010, Miss = 100868, Miss_rate = 0.788, Pending_hits = 7617, Reservation_fails = 2333784
	L1D_cache_core[2]: Access = 125944, Miss = 99597, Miss_rate = 0.791, Pending_hits = 7315, Reservation_fails = 2341160
	L1D_cache_core[3]: Access = 138092, Miss = 109706, Miss_rate = 0.794, Pending_hits = 8001, Reservation_fails = 2480346
	L1D_cache_core[4]: Access = 127295, Miss = 100426, Miss_rate = 0.789, Pending_hits = 7351, Reservation_fails = 2356327
	L1D_cache_core[5]: Access = 127890, Miss = 101057, Miss_rate = 0.790, Pending_hits = 7536, Reservation_fails = 2367115
	L1D_cache_core[6]: Access = 125548, Miss = 98864, Miss_rate = 0.787, Pending_hits = 7488, Reservation_fails = 2319379
	L1D_cache_core[7]: Access = 136535, Miss = 108506, Miss_rate = 0.795, Pending_hits = 8077, Reservation_fails = 2472090
	L1D_cache_core[8]: Access = 130692, Miss = 103698, Miss_rate = 0.793, Pending_hits = 7810, Reservation_fails = 2383163
	L1D_cache_core[9]: Access = 124423, Miss = 98674, Miss_rate = 0.793, Pending_hits = 7233, Reservation_fails = 2335803
	L1D_cache_core[10]: Access = 138774, Miss = 110110, Miss_rate = 0.793, Pending_hits = 8029, Reservation_fails = 2488007
	L1D_cache_core[11]: Access = 131698, Miss = 104601, Miss_rate = 0.794, Pending_hits = 7723, Reservation_fails = 2440798
	L1D_cache_core[12]: Access = 139190, Miss = 110364, Miss_rate = 0.793, Pending_hits = 8232, Reservation_fails = 2487361
	L1D_cache_core[13]: Access = 126527, Miss = 99459, Miss_rate = 0.786, Pending_hits = 7495, Reservation_fails = 2348621
	L1D_cache_core[14]: Access = 126188, Miss = 99657, Miss_rate = 0.790, Pending_hits = 7343, Reservation_fails = 2346630
	L1D_cache_core[15]: Access = 126304, Miss = 99665, Miss_rate = 0.789, Pending_hits = 7218, Reservation_fails = 2346421
	L1D_cache_core[16]: Access = 125377, Miss = 98820, Miss_rate = 0.788, Pending_hits = 7445, Reservation_fails = 2325983
	L1D_cache_core[17]: Access = 125935, Miss = 99341, Miss_rate = 0.789, Pending_hits = 7353, Reservation_fails = 2355642
	L1D_cache_core[18]: Access = 126716, Miss = 100426, Miss_rate = 0.793, Pending_hits = 7447, Reservation_fails = 2369459
	L1D_cache_core[19]: Access = 124086, Miss = 98181, Miss_rate = 0.791, Pending_hits = 7350, Reservation_fails = 2314460
	L1D_cache_core[20]: Access = 32536, Miss = 32536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 46809
	L1D_cache_core[21]: Access = 32695, Miss = 32695, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 42090
	L1D_cache_core[22]: Access = 34264, Miss = 34264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28829
	L1D_cache_core[23]: Access = 32750, Miss = 32750, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 41311
	L1D_cache_core[24]: Access = 32367, Miss = 32367, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47847
	L1D_cache_core[25]: Access = 35941, Miss = 35941, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28271
	L1D_cache_core[26]: Access = 33309, Miss = 33309, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40404
	L1D_cache_core[27]: Access = 33659, Miss = 33659, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33697
	L1D_cache_core[28]: Access = 34667, Miss = 34667, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31428
	L1D_cache_core[29]: Access = 33487, Miss = 33487, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 41194
	L1D_cache_core[30]: Access = 32827, Miss = 32827, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 44503
	L1D_cache_core[31]: Access = 35918, Miss = 35918, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28756
	L1D_cache_core[32]: Access = 33722, Miss = 33722, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34619
	L1D_cache_core[33]: Access = 30222, Miss = 30222, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 56618
	L1D_cache_core[34]: Access = 36043, Miss = 36043, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24185
	L1D_cache_core[35]: Access = 35178, Miss = 35178, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33271
	L1D_cache_core[36]: Access = 32650, Miss = 32650, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37608
	L1D_cache_core[37]: Access = 34456, Miss = 34456, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 43869
	L1D_cache_core[38]: Access = 35325, Miss = 35325, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28785
	L1D_cache_core[39]: Access = 33230, Miss = 33230, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 42175
	L1D_cache_core[40]: Access = 35660, Miss = 35660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26831
	L1D_cache_core[41]: Access = 33425, Miss = 33425, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37703
	L1D_cache_core[42]: Access = 31988, Miss = 31988, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 45022
	L1D_cache_core[43]: Access = 33927, Miss = 33927, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30147
	L1D_cache_core[44]: Access = 34256, Miss = 34256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26602
	L1D_cache_core[45]: Access = 32870, Miss = 32870, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35272
	L1D_cache_core[46]: Access = 32141, Miss = 32141, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39012
	L1D_cache_core[47]: Access = 33828, Miss = 33828, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29822
	L1D_cache_core[48]: Access = 33346, Miss = 33346, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36307
	L1D_cache_core[49]: Access = 34319, Miss = 34319, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29986
	L1D_cache_core[50]: Access = 33827, Miss = 33827, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37764
	L1D_cache_core[51]: Access = 33152, Miss = 33152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38342
	L1D_cache_core[52]: Access = 33207, Miss = 33207, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36401
	L1D_cache_core[53]: Access = 35057, Miss = 35057, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28832
	L1D_cache_core[54]: Access = 32465, Miss = 32465, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40556
	L1D_cache_core[55]: Access = 33744, Miss = 33744, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 43705
	L1D_cache_core[56]: Access = 35293, Miss = 35293, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23228
	L1D_cache_core[57]: Access = 31980, Miss = 31980, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 43084
	L1D_cache_core[58]: Access = 34565, Miss = 34565, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30319
	L1D_cache_core[59]: Access = 32595, Miss = 32595, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33789
	L1D_total_cache_accesses = 3928245
	L1D_total_cache_misses = 3388336
	L1D_total_cache_miss_rate = 0.8626
	L1D_total_cache_pending_hits = 151434
	L1D_total_cache_reservation_fails = 48983614
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 1070131
	L1C_total_cache_misses = 9304
	L1C_total_cache_miss_rate = 0.0087
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 68035
L1T_cache:
	L1T_total_cache_accesses = 4102290
	L1T_total_cache_misses = 1557365
	L1T_total_cache_miss_rate = 0.3796
	L1T_total_cache_pending_hits = 2544925
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 381799
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 151065
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2840163
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 42747839
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1060827
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 9304
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 68035
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2544925
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1557365
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6676
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 369
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 548173
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6235775
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 10941547
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 26402
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 34997
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3641, 2763, 2855, 2848, 2389, 3261, 3309, 3225, 3268, 2802, 3270, 3647, 2799, 2321, 2855, 3266, 3029, 2998, 2607, 3575, 2661, 2603, 2646, 3007, 2620, 2577, 2659, 3409, 2633, 2594, 2646, 2661, 3480, 2435, 2994, 2605, 3404, 2592, 2022, 2592, 2964, 2551, 2566, 2538, 2344, 2603, 3020, 3354, 
gpgpu_n_tot_thrd_icount = 668271616
gpgpu_n_tot_w_icount = 20883488
gpgpu_n_stall_shd_mem = 69653871
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2840163
gpgpu_n_mem_write_global = 555218
gpgpu_n_mem_texture = 1557365
gpgpu_n_mem_const = 5883
gpgpu_n_load_insn  = 43941179
gpgpu_n_store_insn = 1995620
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 19583072
gpgpu_n_const_mem_insn = 20819136
gpgpu_n_param_mem_insn = 8417510
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 68035
gpgpu_stall_shd_mem[c_mem][bk_conf] = 68035
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 50969616
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:96967898	W0_Idle:23143981	W0_Scoreboard:189206981	W1:393313	W2:360987	W3:387191	W4:340193	W5:252588	W6:147027	W7:87381	W8:38724	W9:15568	W10:8086	W11:3112	W12:3622	W13:2156	W14:3168	W15:2596	W16:3900	W17:5846	W18:7888	W19:18920	W20:22894	W21:37754	W22:54606	W23:51282	W24:56304	W25:54342	W26:44232	W27:24444	W28:11252	W29:4268	W30:1552	W31:0	W32:18438314
Warp Occupancy Distribution:
Stall:81555763	W0_Idle:15554719	W0_Scoreboard:10194132	W1:393313	W2:360987	W3:387191	W4:340193	W5:252588	W6:147027	W7:87381	W8:38724	W9:15568	W10:8086	W11:3112	W12:3622	W13:2156	W14:3168	W15:2596	W16:3900	W17:5846	W18:7888	W19:18920	W20:22894	W21:37754	W22:54606	W23:51282	W24:56304	W25:54342	W26:44232	W27:24444	W28:11252	W29:4268	W30:1552	W31:0	W32:331390
Warp Occupancy Distribution:
Stall:8214472	W0_Idle:2723474	W0_Scoreboard:90070636	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:9080760
warp_utilization0: 0.063245
warp_utilization1: 0.025223
warp_utilization2: 0.082485
traffic_breakdown_coretomem[CONST_ACC_R] = 47064 {8:5883,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 22721304 {8:2840163,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26679088 {40:500449,72:12304,136:42465,}
traffic_breakdown_coretomem[INST_ACC_R] = 29920 {8:3740,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 12458920 {8:1557365,}
traffic_breakdown_memtocore[CONST_ACC_R] = 423576 {72:5883,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 386258632 {136:2840137,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4441744 {8:555218,}
traffic_breakdown_memtocore[INST_ACC_R] = 508640 {136:3740,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 211801640 {136:1557365,}
maxmrqlatency = 1210 
maxdqlatency = 0 
maxmflatency = 5855 
averagemflatency = 698 
averagemflatency_1 = 836 
averagemflatency_2= 604 
averagemflatency_3 = 599 
averagemrqlatency_1 = 47 
averagemrqlatency_2 = 46 
averagemrqlatency_3 = 37 
max_icnt2mem_latency = 5584 
max_icnt2sh_latency = 2761773 
mrq_lat_table:1191619 	50996 	64072 	135436 	390465 	430900 	385888 	211684 	45857 	2742 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	8868 	32597 	84299 	253067 	1215761 	2530639 	824154 	9014 	204 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	446288 	141817 	210387 	430292 	820673 	1382342 	1340303 	187466 	2725 	76 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	153083 	3820390 	426060 	3841 	11 	0 	0 	2 	1 	25 	120 	1304 	15521 	30054 	50253 	108016 	113642 	168162 	68118 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10 	511 	5001 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        25        28        25        22        24        20        18        18        26        28        24        26        18        24        22        24 
dram[1]:        26        28        25        48        24        24        17        18        26        28        24        26        20        25        22        19 
dram[2]:        20        26        22        24        21        20        18        17        26        26        22        26        22        18        19        19 
dram[3]:        25        25        21        22        22        22        18        22        28        26        26        23        27        24        18        22 
dram[4]:        24        23        22        30        17        21        18        18        28        26        38        26        20        24        18        19 
dram[5]:        27        25        22        22        23        29        20        17        28        26        22        23        25        23        21        23 
maximum service time to same row:
dram[0]:      5122      4812      4211      3889      4147      4202      5514      8964      5487      5603      4196      3828      6928      5756      7744      7188 
dram[1]:      5053      5087      3525      4716      4224      5578      3306      7796      5597      5482      5247      3690      5706      6021      8377      7248 
dram[2]:      5922      4585      6215      4591      3685      3233      8694      6540      5422      5307      5557      3563      6194      6266      7627      8672 
dram[3]:      5589      5203      6284      4933      3996      4346      7834      7613      5315      5516      3454      3520      6169      5663      7221      9548 
dram[4]:      8312      4190      4190      4100      2893      4056      7334      6066      7319      5560      2928      3054      6535      6012      8146      7192 
dram[5]:      4754      3373      4120      3862      3941      4106      9047      7079      5369      4773      4613      3539      4847      6573      7779      7566 
average row accesses per activate:
dram[0]:  1.532627  1.544054  1.469709  1.468471  1.603649  1.621863  1.472623  1.475342  1.580443  1.583776  1.605880  1.635503  1.511222  1.542574  1.546735  1.564916 
dram[1]:  1.531327  1.516793  1.478909  1.471413  1.598303  1.587183  1.486456  1.459090  1.579309  1.548023  1.601405  1.622593  1.527720  1.523928  1.564180  1.534747 
dram[2]:  1.534476  1.519423  1.476073  1.470287  1.623823  1.586767  1.505034  1.478081  1.579601  1.578057  1.629595  1.628255  1.539149  1.499495  1.548676  1.537287 
dram[3]:  1.516193  1.516733  1.465015  1.465152  1.609848  1.591402  1.458260  1.487239  1.579909  1.573943  1.620440  1.615111  1.525388  1.505530  1.545881  1.545600 
dram[4]:  1.544290  1.541032  1.473405  1.467787  1.618106  1.612494  1.487057  1.494402  1.583127  1.579313  1.634620  1.628958  1.521525  1.513872  1.550397  1.567392 
dram[5]:  1.527795  1.515117  1.481741  1.433243  1.631394  1.586783  1.488107  1.457706  1.572726  1.560008  1.641490  1.626780  1.525933  1.501176  1.547909  1.532649 
average row locality = 2909670/1883119 = 1.545133
average row locality_1 = 1321795/726284 = 1.819942
average row locality_2 = 822839/590734 = 1.392910
average row locality_3 = 765036/566101 = 1.351413
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     27219     27228     25079     24796     26346     26275     24794     24568     25023     24895     26361     26635     27806     27784     26640     26551 
dram[1]:     27078     26991     24588     24725     26153     26315     24764     24738     24988     24736     26535     26837     27997     27670     26504     26402 
dram[2]:     27291     26975     24825     24827     26103     26277     24734     24567     25012     25000     26277     26522     27691     27618     26438     26271 
dram[3]:     26975     26882     24684     24388     26334     26373     24741     24730     24940     25163     26754     26654     27767     27768     26684     26268 
dram[4]:     27213     27253     24772     24475     26329     26479     24678     24715     24938     25100     26710     26483     27713     27577     26497     26668 
dram[5]:     26810     27127     24745     24451     26395     26396     24891     24739     24989     25080     26982     27017     27743     27796     26377     26471 
total reads: 2504163
bank skew: 27997/24388 = 1.15
chip skew: 418009/416428 = 1.00
number of total write accesses:
dram[0]:      3573      3650      2359      2334      5828      5979      2666      2686      4506      4351      6961      7583      3975      4155      3775      3932 
dram[1]:      3498      3583      2198      2246      5690      5462      2673      2671      4414      4082      6968      7205      4299      4174      3863      3854 
dram[2]:      3598      3260      2165      2191      5974      5690      2772      2609      4615      4486      7058      7248      4154      3573      3803      3537 
dram[3]:      3455      3439      2347      2058      5966      5646      2562      2891      4470      4520      7447      7336      4167      3541      3994      3763 
dram[4]:      3645      3600      2153      1998      6004      5837      2782      2779      4448      4430      7465      7269      4061      3580      3790      4009 
dram[5]:      3422      3592      2359      1935      6073      5611      2886      2679      4443      4582      7660      7705      4120      3475      3897      3690 
total reads: 405507
bank skew: 7705/1935 = 3.98
chip skew: 68313/66733 = 1.02
average mf latency per bank:
dram[0]:       1093      1080       967       951       989       979      1355      1350       808       799       954       949      1844      1739      1184      1156
dram[1]:       1138      1183      1006      1063      1023      1144      1406      1507       827       891       973      1046      1770      1912      1201      1283
dram[2]:       1075      1134       956      1009       978      1089      1330      1428       787       844       923      1005      1721      2005      1162      1241
dram[3]:       1150      1196      1024      1178      1048      1149      1460      1487       845       885      1014      1063      1849      1992      1222      1277
dram[4]:       1071      1090       945       981       969      1051      1336      1377       784       826       933       980      1723      1857      1153      1194
dram[5]:       1153      1204      1015      1096      1050      1182      1418      1539       837       904      1004      1071      1823      2035      1233      1297
maximum mf latency per bank:
dram[0]:       4371      5330      4494      4517      4892      4201      4576      4948      4227      5290      4381      4334      4954      4409      4971      4103
dram[1]:       4657      5385      3769      4132      4725      3864      4497      4135      3869      4296      3823      4393      5034      4485      3919      4893
dram[2]:       5149      4927      4899      5092      4596      4622      3906      3730      4967      4137      4309      4524      4556      4819      4593      3949
dram[3]:       4466      4176      4527      4301      4625      4795      5145      4845      5212      4501      4357      5289      4799      4876      4208      5170
dram[4]:       5555      4032      4111      4346      4576      4234      4510      5203      4873      4508      4450      4339      4615      4173      4427      5174
dram[5]:       5735      4614      4892      4902      3931      4913      4661      4643      5010      4611      4629      4098      5855      5000      3931      5227
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3645541 n_nop=2088407 n_act=314004 n_pre=313988 n_req=466293 n_req_1=100184 n_req_2=100744 n_req_3=265365 n_rd=836000 n_write=93142 bw_util=0.4878 bw_util_1=0.09918 bw_util_2=0.09989 bw_util_3=0.2887 blp=5.864223 blp_1= 1.956931 blp_2= 1.972154 blp_3= 3.269813
 n_activity=3482192 dram_eff=0.5107 dram_eff_1=0.1038 dram_eff_2=0.1046 dram_eff_3=0.3023
bk0: 54438a 2489848i bk1: 54456a 2488186i bk2: 50158a 2609927i bk3: 49592a 2614571i bk4: 52692a 2292471i bk5: 52550a 2278462i bk6: 49588a 2508991i bk7: 49136a 2511952i bk8: 50046a 2485444i bk9: 49790a 2488404i bk10: 52722a 2221443i bk11: 53270a 2158153i bk12: 55612a 2352417i bk13: 55568a 2341941i bk14: 53280a 2386398i bk15: 53102a 2361800i 
bw_dist = 0.099	0.100	0.289	0.467	0.045
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.97932
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3645541 n_nop=2092128 n_act=314052 n_pre=314036 n_req=464275 n_req_1=98965 n_req_2=100158 n_req_3=265152 n_rd=834042 n_write=91283 bw_util=0.4861 bw_util_1=0.09825 bw_util_2=0.09932 bw_util_3=0.2885 blp=5.907985 blp_1= 1.949755 blp_2= 1.988464 blp_3= 3.303522
 n_activity=3471795 dram_eff=0.5104 dram_eff_1=0.1032 dram_eff_2=0.1043 dram_eff_3=0.303
bk0: 54156a 2504937i bk1: 53982a 2466898i bk2: 49176a 2644741i bk3: 49450a 2614710i bk4: 52306a 2310043i bk5: 52630a 2284523i bk6: 49528a 2522816i bk7: 49476a 2485206i bk8: 49976a 2487699i bk9: 49472a 2496975i bk10: 53070a 2197943i bk11: 53674a 2148347i bk12: 55994a 2324242i bk13: 55340a 2310416i bk14: 53008a 2383114i bk15: 52804a 2345352i 
bw_dist = 0.098	0.099	0.289	0.466	0.048
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.17173
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3645541 n_nop=2096979 n_act=312298 n_pre=312282 n_req=463570 n_req_1=99388 n_req_2=98714 n_req_3=265468 n_rd=832856 n_write=91126 bw_util=0.4854 bw_util_1=0.09835 bw_util_2=0.0982 bw_util_3=0.2889 blp=5.823757 blp_1= 1.946597 blp_2= 1.954103 blp_3= 3.287784
 n_activity=3481231 dram_eff=0.5083 dram_eff_1=0.103 dram_eff_2=0.1028 dram_eff_3=0.3025
bk0: 54582a 2501963i bk1: 53950a 2506323i bk2: 49650a 2641098i bk3: 49654a 2617809i bk4: 52206a 2306922i bk5: 52554a 2271832i bk6: 49468a 2527431i bk7: 49134a 2508706i bk8: 50024a 2479117i bk9: 50000a 2466049i bk10: 52554a 2231317i bk11: 53044a 2169007i bk12: 55382a 2369099i bk13: 55236a 2367238i bk14: 52876a 2404388i bk15: 52542a 2394549i 
bw_dist = 0.098	0.098	0.289	0.470	0.045
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.89931
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3645541 n_nop=2089899 n_act=314673 n_pre=314657 n_req=464965 n_req_1=100562 n_req_2=99115 n_req_3=265288 n_rd=834210 n_write=92102 bw_util=0.4865 bw_util_1=0.0995 bw_util_2=0.09835 bw_util_3=0.2887 blp=5.934633 blp_1= 1.979447 blp_2= 1.971534 blp_3= 3.314628
 n_activity=3472799 dram_eff=0.5107 dram_eff_1=0.1044 dram_eff_2=0.1032 dram_eff_3=0.303
bk0: 53950a 2508159i bk1: 53764a 2478334i bk2: 49368a 2614484i bk3: 48776a 2639377i bk4: 52668a 2276697i bk5: 52746a 2277164i bk6: 49482a 2516107i bk7: 49460a 2478911i bk8: 49880a 2482611i bk9: 50326a 2445122i bk10: 53508a 2164588i bk11: 53308a 2143194i bk12: 55534a 2330654i bk13: 55536a 2355184i bk14: 53368a 2361625i bk15: 52536a 2365447i 
bw_dist = 0.099	0.098	0.289	0.466	0.047
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.27928
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3645541 n_nop=2092629 n_act=312658 n_pre=312642 n_req=465711 n_req_1=100258 n_req_2=100049 n_req_3=265404 n_rd=835200 n_write=92412 bw_util=0.4872 bw_util_1=0.09923 bw_util_2=0.09924 bw_util_3=0.2888 blp=5.847017 blp_1= 1.959304 blp_2= 1.966525 blp_3= 3.266539
 n_activity=3483212 dram_eff=0.51 dram_eff_1=0.1038 dram_eff_2=0.1039 dram_eff_3=0.3022
bk0: 54426a 2501382i bk1: 54506a 2482197i bk2: 49544a 2642577i bk3: 48950a 2656251i bk4: 52658a 2297720i bk5: 52958a 2279715i bk6: 49356a 2514636i bk7: 49430a 2488450i bk8: 49876a 2488608i bk9: 50200a 2477077i bk10: 53420a 2173479i bk11: 52966a 2172041i bk12: 55426a 2360841i bk13: 55154a 2382919i bk14: 52994a 2392731i bk15: 53336a 2352077i 
bw_dist = 0.099	0.099	0.289	0.468	0.045
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.96413
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3645541 n_nop=2085799 n_act=315438 n_pre=315422 n_req=466228 n_req_1=101605 n_req_2=99585 n_req_3=265038 n_rd=836018 n_write=92864 bw_util=0.4878 bw_util_1=0.1005 bw_util_2=0.09885 bw_util_3=0.2884 blp=5.968225 blp_1= 1.991113 blp_2= 1.989193 blp_3= 3.314127
 n_activity=3475208 dram_eff=0.5117 dram_eff_1=0.1054 dram_eff_2=0.1037 dram_eff_3=0.3026
bk0: 53620a 2512640i bk1: 54254a 2457482i bk2: 49490a 2623167i bk3: 48902a 2629840i bk4: 52790a 2280438i bk5: 52792a 2262729i bk6: 49782a 2496021i bk7: 49478a 2467769i bk8: 49978a 2480401i bk9: 50160a 2436732i bk10: 53964a 2143365i bk11: 54034a 2087381i bk12: 55486a 2341297i bk13: 55592a 2366818i bk14: 52754a 2380351i bk15: 52942a 2348435i 
bw_dist = 0.100	0.099	0.288	0.466	0.047
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.41338

========= L2 cache stats =========
L2_cache_bank[0]: Access = 412592, Miss = 209268, Miss_rate = 0.507, Pending_hits = 5516, Reservation_fails = 96751
L2_cache_bank[1]: Access = 408967, Miss = 208732, Miss_rate = 0.510, Pending_hits = 5333, Reservation_fails = 100675
L2_cache_bank[2]: Access = 413337, Miss = 208608, Miss_rate = 0.505, Pending_hits = 5477, Reservation_fails = 113876
L2_cache_bank[3]: Access = 415537, Miss = 208414, Miss_rate = 0.502, Pending_hits = 5421, Reservation_fails = 126755
L2_cache_bank[4]: Access = 408947, Miss = 208371, Miss_rate = 0.510, Pending_hits = 5636, Reservation_fails = 85166
L2_cache_bank[5]: Access = 415842, Miss = 208057, Miss_rate = 0.500, Pending_hits = 5559, Reservation_fails = 104517
L2_cache_bank[6]: Access = 413721, Miss = 208879, Miss_rate = 0.505, Pending_hits = 5583, Reservation_fails = 125540
L2_cache_bank[7]: Access = 419641, Miss = 208226, Miss_rate = 0.496, Pending_hits = 5665, Reservation_fails = 131261
L2_cache_bank[8]: Access = 408479, Miss = 208850, Miss_rate = 0.511, Pending_hits = 5493, Reservation_fails = 99173
L2_cache_bank[9]: Access = 413230, Miss = 208750, Miss_rate = 0.505, Pending_hits = 5563, Reservation_fails = 105647
L2_cache_bank[10]: Access = 412984, Miss = 208932, Miss_rate = 0.506, Pending_hits = 5586, Reservation_fails = 126370
L2_cache_bank[11]: Access = 419067, Miss = 209077, Miss_rate = 0.499, Pending_hits = 5855, Reservation_fails = 150454
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 412592, Miss = 209268 (0.507), PendingHit = 5516 (0.0134)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 408967, Miss = 208732 (0.51), PendingHit = 5333 (0.013)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 413337, Miss = 208608 (0.505), PendingHit = 5477 (0.0133)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 415537, Miss = 208414 (0.502), PendingHit = 5421 (0.013)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 408947, Miss = 208371 (0.51), PendingHit = 5636 (0.0138)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 415842, Miss = 208057 (0.5), PendingHit = 5559 (0.0134)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 413721, Miss = 208879 (0.505), PendingHit = 5583 (0.0135)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 419641, Miss = 208226 (0.496), PendingHit = 5665 (0.0135)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 408479, Miss = 208850 (0.511), PendingHit = 5493 (0.0134)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 413230, Miss = 208750 (0.505), PendingHit = 5563 (0.0135)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 412984, Miss = 208932 (0.506), PendingHit = 5586 (0.0135)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 419067, Miss = 209077 (0.499), PendingHit = 5855 (0.014)
L2 Cache Total Miss Rate = 0.505
Stream 1: L2 Cache Miss Rate = 0.472
Stream 2: L2 Cache Miss Rate = 0.531
Stream 3: L2 Cache Miss Rate = 0.494
Stream 1: Accesses  = 2048625
Stream 1: Misses  = 967536
Stream 2: Accesses  = 1474301
Stream 2: Misses  = 782658
Stream 3: Accesses  = 3488043
Stream 3: Misses  = 1721506
Stream 1+2: Accesses  = 3522926
Stream 1+2: Misses  = 1750194
Stream 1+2+3: Accesses  = 7010969
Stream 1+2+3: Misses  = 3471700
Total Accesses  = 4962344
MPKI-CORES
CORE_L2MPKI_0	36.779
CORE_L2MPKI_1	37.072
CORE_L2MPKI_2	36.730
CORE_L2MPKI_3	39.356
CORE_L2MPKI_4	37.312
CORE_L2MPKI_5	37.027
CORE_L2MPKI_6	36.251
CORE_L2MPKI_7	38.367
CORE_L2MPKI_8	38.197
CORE_L2MPKI_9	37.031
CORE_L2MPKI_10	38.326
CORE_L2MPKI_11	37.831
CORE_L2MPKI_12	37.716
CORE_L2MPKI_13	36.365
CORE_L2MPKI_14	35.608
CORE_L2MPKI_15	37.309
CORE_L2MPKI_16	37.452
CORE_L2MPKI_17	38.364
CORE_L2MPKI_18	39.048
CORE_L2MPKI_19	36.688
CORE_L2MPKI_20	2.826
CORE_L2MPKI_21	2.698
CORE_L2MPKI_22	2.829
CORE_L2MPKI_23	2.732
CORE_L2MPKI_24	2.741
CORE_L2MPKI_25	2.704
CORE_L2MPKI_26	2.769
CORE_L2MPKI_27	2.665
CORE_L2MPKI_28	2.674
CORE_L2MPKI_29	2.775
CORE_L2MPKI_30	2.690
CORE_L2MPKI_31	2.654
CORE_L2MPKI_32	2.723
CORE_L2MPKI_33	2.830
CORE_L2MPKI_34	2.677
CORE_L2MPKI_35	2.660
CORE_L2MPKI_36	2.757
CORE_L2MPKI_37	2.682
CORE_L2MPKI_38	2.678
CORE_L2MPKI_39	2.713
CORE_L2MPKI_40	2.573
CORE_L2MPKI_41	2.649
CORE_L2MPKI_42	2.635
CORE_L2MPKI_43	2.708
CORE_L2MPKI_44	2.623
CORE_L2MPKI_45	2.640
CORE_L2MPKI_46	2.722
CORE_L2MPKI_47	2.663
CORE_L2MPKI_48	2.599
CORE_L2MPKI_49	2.714
CORE_L2MPKI_50	2.600
CORE_L2MPKI_51	2.574
CORE_L2MPKI_52	2.659
CORE_L2MPKI_53	2.610
CORE_L2MPKI_54	2.664
CORE_L2MPKI_55	2.672
CORE_L2MPKI_56	2.558
CORE_L2MPKI_57	2.623
CORE_L2MPKI_58	2.600
CORE_L2MPKI_59	2.698
Avg_MPKI_Stream1= 37.441
Avg_MPKI_Stream2= 2.724
Avg_MPKI_Stream3= 2.639
MISSES-CORES
CORE_MISSES_0	46495
CORE_MISSES_1	47972
CORE_MISSES_2	47445
CORE_MISSES_3	52480
CORE_MISSES_4	47581
CORE_MISSES_5	47714
CORE_MISSES_6	46522
CORE_MISSES_7	51657
CORE_MISSES_8	49111
CORE_MISSES_9	46511
CORE_MISSES_10	52489
CORE_MISSES_11	49420
CORE_MISSES_12	51751
CORE_MISSES_13	47221
CORE_MISSES_14	46376
CORE_MISSES_15	47367
CORE_MISSES_16	47218
CORE_MISSES_17	47531
CORE_MISSES_18	47669
CORE_MISSES_19	47006
CORE_MISSES_20	39042
CORE_MISSES_21	37628
CORE_MISSES_22	41338
CORE_MISSES_23	38085
CORE_MISSES_24	37728
CORE_MISSES_25	41417
CORE_MISSES_26	39404
CORE_MISSES_27	38287
CORE_MISSES_28	39561
CORE_MISSES_29	39667
CORE_MISSES_30	37575
CORE_MISSES_31	40601
CORE_MISSES_32	39027
CORE_MISSES_33	36345
CORE_MISSES_34	41051
CORE_MISSES_35	39738
CORE_MISSES_36	38323
CORE_MISSES_37	39101
CORE_MISSES_38	40330
CORE_MISSES_39	38410
CORE_MISSES_40	39083
CORE_MISSES_41	37555
CORE_MISSES_42	35588
CORE_MISSES_43	39167
CORE_MISSES_44	38189
CORE_MISSES_45	36993
CORE_MISSES_46	37231
CORE_MISSES_47	38352
CORE_MISSES_48	36897
CORE_MISSES_49	39726
CORE_MISSES_50	37433
CORE_MISSES_51	36304
CORE_MISSES_52	37531
CORE_MISSES_53	39078
CORE_MISSES_54	36724
CORE_MISSES_55	38219
CORE_MISSES_56	38528
CORE_MISSES_57	35674
CORE_MISSES_58	38231
CORE_MISSES_59	37467
L2_MISSES = 2504164
L2_total_cache_accesses = 4962344
L2_total_cache_misses = 2504164
L2_total_cache_miss_rate = 0.5046
L2_total_cache_pending_hits = 66687
L2_total_cache_reservation_fails = 1366185
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 826053
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5655
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2008430
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1001638
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4311
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 695
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 877
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 9688
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1289606
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 42891
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 224868
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 194629
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 268339
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 17148
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 269731
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 150848
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3184
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 298
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 258
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9382
L2_cache_data_port_util = 0.278
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=22579077
icnt_total_pkts_simt_to_mem=5657286
