library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity Half_Adder is
port(
	A, B: in STD_LOGIC;
	S, C: out STD_LOGIC);
end Half_Adder;

architecture dataflow of Half_Adder is
begin

	S <= A XOR B;
	C <= A AND B;
end dataflow;

