--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n 3
-fastpaths -xml first_design.twx first_design.ncd -o first_design.twr
first_design.pcf

Design file:              first_design.ncd
Physical constraint file: first_design.pcf
Device,package,speed:     xc3s50,pq208,-5 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
CS          |    1.316(R)|    0.602(R)|clk_BUFGP         |   0.000|
RD          |    1.517(R)|    0.510(R)|clk_BUFGP         |   0.000|
WR          |    1.819(R)|    0.218(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
ADDROUT<0>  |   10.717(R)|clk_BUFGP         |   0.000|
ADDROUT<1>  |   10.762(R)|clk_BUFGP         |   0.000|
ADDROUT<2>  |   10.270(R)|clk_BUFGP         |   0.000|
ADDROUT<3>  |   11.861(R)|clk_BUFGP         |   0.000|
ADDROUT<4>  |   10.598(R)|clk_BUFGP         |   0.000|
ADDROUT<5>  |   11.165(R)|clk_BUFGP         |   0.000|
ADDROUT<6>  |   11.031(R)|clk_BUFGP         |   0.000|
ADDROUT<7>  |   10.065(R)|clk_BUFGP         |   0.000|
CAS         |    6.209(R)|clk_BUFGP         |   0.000|
RAS         |    6.209(R)|clk_BUFGP         |   0.000|
RE          |   10.077(R)|clk_BUFGP         |   0.000|
ready       |   10.140(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.468|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
ADDRIN<0>      |ADDROUT<0>     |    7.012|
ADDRIN<1>      |ADDROUT<1>     |    7.005|
ADDRIN<2>      |ADDROUT<2>     |    7.331|
ADDRIN<3>      |ADDROUT<3>     |    7.783|
ADDRIN<4>      |ADDROUT<4>     |    6.836|
ADDRIN<5>      |ADDROUT<5>     |    7.020|
ADDRIN<6>      |ADDROUT<6>     |    7.540|
ADDRIN<7>      |ADDROUT<7>     |    7.359|
ADDRIN<8>      |ADDROUT<0>     |    6.910|
ADDRIN<9>      |ADDROUT<1>     |    6.720|
ADDRIN<10>     |ADDROUT<2>     |    7.103|
ADDRIN<11>     |ADDROUT<3>     |    8.131|
ADDRIN<12>     |ADDROUT<4>     |    6.785|
ADDRIN<13>     |ADDROUT<5>     |    7.285|
ADDRIN<14>     |ADDROUT<6>     |    7.787|
ADDRIN<15>     |ADDROUT<7>     |    7.337|
RD             |RE             |    6.497|
---------------+---------------+---------+


Analysis completed Thu May 14 18:57:53 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4470 MB



