
<!DOCTYPE html>
<html>
    <head>
        <meta charset="utf-8">
        <meta http-equiv="X-UA-Compatible" content="IE=edge">
        <title>Shehzad Rasheed</title>
        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <link rel="stylesheet" href="./styles/main.css">
        <link rel="stylesheet" href="./styles/theme-switcher.css">
    </head>
    <body>
        <div id="container--main">

            <section id="wrapper--hero" class="section--page">
                <img id="profile-pic" src="./assets/images/profile_pic.png">

                <div>
                    <h1 id="user-name">Shehzad Rasheed</h1>
                    <p id="bio">Senior FPGA Design Engineer at <a href="https://www.abaco.com/" target="_blank">Abaco Systems</a>.</p>
                    <p id="location "> Austin, TX, United States</p>
                </div>  
            </section>

            <section class="section--page">
        
                <div id="socials--list">
                    <a href="https://www.linkedin.com/in/shehzad-rasheed-6614a18a/" target="_blank">Linkedin</a>
                    <a href="https://github.com/rasheedshehzad" target="_blank">Github</a>
                    <a href="mailto:shehzadrasheed@outlook.com" target="_blank">Email</a>
                    <a href="./assets/resume.pdf" target="_blank">Download Resume</a>
                </div>
            </section>

            <section class="section--page">
                <h2>Skills & Qualifications</h2>
                <ul id="qualifications--list">
                    <li>✔️ 11 Years experience in digital system design.</li>
                    <li>✔️ FPGA RTL developer and hardware designer. </li>
                    <li>✔️ Worked on real-time, latency sensitive, safety and mission critical systems. </li>
                </ul>
            </section>

            <section class="section--page">
                <h2>Work Experience</h2>
                <div class="card--work-history">
                    <strong> Abaco Systems | Ametek Inc.</strong>
                    <strong> Senior FPGA Design Engineer | Ametek Inc.</strong>
                    <p>Sep 2021 - Present</p>
                    <ul>
                        <li>SOSA based platform design for SDR, RADAR, and imaging applications.</li>
                        <li>Micro architecture design for FPGAs, software application interfacing and testing.</li>
                        <li> Development/validation of FPGA firmware for high‑speed digital interfaces.
                            <ul>
                            <li>Ultra‑high‑speed ADC/DAC integration with FPGAs.</li>
                            <li>Ethernet 1G/10G/40G/100G – JESD204C – Aurora.</li>
                            <li>High‑speed memory interfaces (DDR3/DDR4).</li>
                            </ul>
                        <li>FPGA pin plan, schematic review, bring‑up and board validation phase.</li>
                        <li>Customer support for Abaco products integration into their systems.</li>
                    </ul>
                </div>
            </section>

                <div class="line-break"></div>

            </section>



            
        </div>
        <div id="theme-switcher">
            <div class="theme" id="theme-light" data-theme="light"></div>
            <div class="theme" id="theme-dark" data-theme="dark"></div>
        </div>
    </body>
    <script src="js/theme-switcher.js"></script>
</html>

