Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Dec  6 23:17:15 2023
| Host         : HP-Omen-Charles running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file snake_timing_summary_routed.rpt -pb snake_timing_summary_routed.pb -rpx snake_timing_summary_routed.rpx -warn_on_violation
| Design       : snake
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 101 register/latch pins with no clock driven by root clock pin: CLOCK/clk_25MHz_reg_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: SNAKE_STATE/snake_size_reg[0]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: SNAKE_STATE/snake_size_reg[1]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: SNAKE_STATE/snake_size_reg[2]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: SNAKE_STATE/snake_size_reg[3]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: SNAKE_STATE/snake_size_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: SNAKE_STATE/snake_size_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: SNAKE_STATE/snake_size_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: SNAKE_STATE/snake_size_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: SNAKE_STATE/snake_size_reg[8]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: SNAKE_STATE/snake_size_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 276 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.487     -100.482                    352                 7614        0.181        0.000                      0                 7614        4.500        0.000                       0                  5665  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.487     -100.482                    352                 7517        0.181        0.000                      0                 7517        4.500        0.000                       0                  5665  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              2.826        0.000                      0                   97        0.721        0.000                      0                   97  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          352  Failing Endpoints,  Worst Slack       -1.487ns,  Total Violation     -100.482ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.487ns  (required time - arrival time)
  Source:                 SNAKE_STATE/max_speed_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SNAKE_STATE/idx_upd_snake_reg[1]_rep__4/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.243ns  (logic 8.095ns (72.002%)  route 3.148ns (27.998%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=5664, routed)        1.572     5.093    SNAKE_STATE/clk_IBUF_BUFG
    SLICE_X54Y0          FDCE                                         r  SNAKE_STATE/max_speed_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y0          FDCE (Prop_fdce_C_Q)         0.518     5.611 r  SNAKE_STATE/max_speed_reg[4]/Q
                         net (fo=1, routed)           0.532     6.143    SNAKE_STATE/max_speed[4]
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      3.851     9.994 r  SNAKE_STATE/count_1Hz3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.996    SNAKE_STATE/count_1Hz3_n_106
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.514 f  SNAKE_STATE/count_1Hz3__0/P[0]
                         net (fo=2, routed)           0.921    12.435    SNAKE_STATE/count_1Hz3__0_n_105
    SLICE_X52Y4          LUT1 (Prop_lut1_I0_O)        0.124    12.559 r  SNAKE_STATE/idx_upd_snake[9]_i_41/O
                         net (fo=1, routed)           0.000    12.559    SNAKE_STATE/idx_upd_snake[9]_i_41_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.072 r  SNAKE_STATE/idx_upd_snake_reg[9]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.072    SNAKE_STATE/idx_upd_snake_reg[9]_i_22_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.395 r  SNAKE_STATE/idx_upd_snake_reg[9]_i_17/O[1]
                         net (fo=1, routed)           0.646    14.041    SNAKE_STATE/update_snake1[22]
    SLICE_X51Y4          LUT6 (Prop_lut6_I4_O)        0.306    14.347 r  SNAKE_STATE/idx_upd_snake[9]_i_11/O
                         net (fo=1, routed)           0.000    14.347    SNAKE_STATE/idx_upd_snake[9]_i_11_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.748 r  SNAKE_STATE/idx_upd_snake_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.748    SNAKE_STATE/idx_upd_snake_reg[9]_i_6_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.976 r  SNAKE_STATE/idx_upd_snake_reg[9]_i_3/CO[2]
                         net (fo=2, routed)           0.325    15.301    SNAKE_STATE/update_snake0
    SLICE_X49Y5          LUT5 (Prop_lut5_I0_O)        0.313    15.614 r  SNAKE_STATE/idx_upd_snake[9]_i_1/O
                         net (fo=23, routed)          0.722    16.336    SNAKE_STATE/idx_upd_snake[9]_i_1_n_0
    SLICE_X56Y7          FDRE                                         r  SNAKE_STATE/idx_upd_snake_reg[1]_rep__4/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=5664, routed)        1.452    14.793    SNAKE_STATE/clk_IBUF_BUFG
    SLICE_X56Y7          FDRE                                         r  SNAKE_STATE/idx_upd_snake_reg[1]_rep__4/C
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X56Y7          FDRE (Setup_fdre_C_CE)      -0.169    14.849    SNAKE_STATE/idx_upd_snake_reg[1]_rep__4
  -------------------------------------------------------------------
                         required time                         14.849    
                         arrival time                         -16.336    
  -------------------------------------------------------------------
                         slack                                 -1.487    

Slack (VIOLATED) :        -1.475ns  (required time - arrival time)
  Source:                 SNAKE_STATE/max_speed_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SNAKE_STATE/idx_upd_snake_reg[1]_rep__3/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.194ns  (logic 8.095ns (72.314%)  route 3.099ns (27.686%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=5664, routed)        1.572     5.093    SNAKE_STATE/clk_IBUF_BUFG
    SLICE_X54Y0          FDCE                                         r  SNAKE_STATE/max_speed_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y0          FDCE (Prop_fdce_C_Q)         0.518     5.611 r  SNAKE_STATE/max_speed_reg[4]/Q
                         net (fo=1, routed)           0.532     6.143    SNAKE_STATE/max_speed[4]
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      3.851     9.994 r  SNAKE_STATE/count_1Hz3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.996    SNAKE_STATE/count_1Hz3_n_106
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.514 f  SNAKE_STATE/count_1Hz3__0/P[0]
                         net (fo=2, routed)           0.921    12.435    SNAKE_STATE/count_1Hz3__0_n_105
    SLICE_X52Y4          LUT1 (Prop_lut1_I0_O)        0.124    12.559 r  SNAKE_STATE/idx_upd_snake[9]_i_41/O
                         net (fo=1, routed)           0.000    12.559    SNAKE_STATE/idx_upd_snake[9]_i_41_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.072 r  SNAKE_STATE/idx_upd_snake_reg[9]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.072    SNAKE_STATE/idx_upd_snake_reg[9]_i_22_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.395 r  SNAKE_STATE/idx_upd_snake_reg[9]_i_17/O[1]
                         net (fo=1, routed)           0.646    14.041    SNAKE_STATE/update_snake1[22]
    SLICE_X51Y4          LUT6 (Prop_lut6_I4_O)        0.306    14.347 r  SNAKE_STATE/idx_upd_snake[9]_i_11/O
                         net (fo=1, routed)           0.000    14.347    SNAKE_STATE/idx_upd_snake[9]_i_11_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.748 r  SNAKE_STATE/idx_upd_snake_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.748    SNAKE_STATE/idx_upd_snake_reg[9]_i_6_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.976 r  SNAKE_STATE/idx_upd_snake_reg[9]_i_3/CO[2]
                         net (fo=2, routed)           0.325    15.301    SNAKE_STATE/update_snake0
    SLICE_X49Y5          LUT5 (Prop_lut5_I0_O)        0.313    15.614 r  SNAKE_STATE/idx_upd_snake[9]_i_1/O
                         net (fo=23, routed)          0.673    16.288    SNAKE_STATE/idx_upd_snake[9]_i_1_n_0
    SLICE_X49Y2          FDRE                                         r  SNAKE_STATE/idx_upd_snake_reg[1]_rep__3/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=5664, routed)        1.452    14.793    SNAKE_STATE/clk_IBUF_BUFG
    SLICE_X49Y2          FDRE                                         r  SNAKE_STATE/idx_upd_snake_reg[1]_rep__3/C
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X49Y2          FDRE (Setup_fdre_C_CE)      -0.205    14.813    SNAKE_STATE/idx_upd_snake_reg[1]_rep__3
  -------------------------------------------------------------------
                         required time                         14.813    
                         arrival time                         -16.288    
  -------------------------------------------------------------------
                         slack                                 -1.475    

Slack (VIOLATED) :        -1.475ns  (required time - arrival time)
  Source:                 SNAKE_STATE/max_speed_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SNAKE_STATE/idx_upd_snake_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.194ns  (logic 8.095ns (72.314%)  route 3.099ns (27.686%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=5664, routed)        1.572     5.093    SNAKE_STATE/clk_IBUF_BUFG
    SLICE_X54Y0          FDCE                                         r  SNAKE_STATE/max_speed_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y0          FDCE (Prop_fdce_C_Q)         0.518     5.611 r  SNAKE_STATE/max_speed_reg[4]/Q
                         net (fo=1, routed)           0.532     6.143    SNAKE_STATE/max_speed[4]
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      3.851     9.994 r  SNAKE_STATE/count_1Hz3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.996    SNAKE_STATE/count_1Hz3_n_106
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.514 f  SNAKE_STATE/count_1Hz3__0/P[0]
                         net (fo=2, routed)           0.921    12.435    SNAKE_STATE/count_1Hz3__0_n_105
    SLICE_X52Y4          LUT1 (Prop_lut1_I0_O)        0.124    12.559 r  SNAKE_STATE/idx_upd_snake[9]_i_41/O
                         net (fo=1, routed)           0.000    12.559    SNAKE_STATE/idx_upd_snake[9]_i_41_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.072 r  SNAKE_STATE/idx_upd_snake_reg[9]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.072    SNAKE_STATE/idx_upd_snake_reg[9]_i_22_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.395 r  SNAKE_STATE/idx_upd_snake_reg[9]_i_17/O[1]
                         net (fo=1, routed)           0.646    14.041    SNAKE_STATE/update_snake1[22]
    SLICE_X51Y4          LUT6 (Prop_lut6_I4_O)        0.306    14.347 r  SNAKE_STATE/idx_upd_snake[9]_i_11/O
                         net (fo=1, routed)           0.000    14.347    SNAKE_STATE/idx_upd_snake[9]_i_11_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.748 r  SNAKE_STATE/idx_upd_snake_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.748    SNAKE_STATE/idx_upd_snake_reg[9]_i_6_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.976 r  SNAKE_STATE/idx_upd_snake_reg[9]_i_3/CO[2]
                         net (fo=2, routed)           0.325    15.301    SNAKE_STATE/update_snake0
    SLICE_X49Y5          LUT5 (Prop_lut5_I0_O)        0.313    15.614 r  SNAKE_STATE/idx_upd_snake[9]_i_1/O
                         net (fo=23, routed)          0.673    16.288    SNAKE_STATE/idx_upd_snake[9]_i_1_n_0
    SLICE_X49Y2          FDRE                                         r  SNAKE_STATE/idx_upd_snake_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=5664, routed)        1.452    14.793    SNAKE_STATE/clk_IBUF_BUFG
    SLICE_X49Y2          FDRE                                         r  SNAKE_STATE/idx_upd_snake_reg[2]/C
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X49Y2          FDRE (Setup_fdre_C_CE)      -0.205    14.813    SNAKE_STATE/idx_upd_snake_reg[2]
  -------------------------------------------------------------------
                         required time                         14.813    
                         arrival time                         -16.288    
  -------------------------------------------------------------------
                         slack                                 -1.475    

Slack (VIOLATED) :        -1.475ns  (required time - arrival time)
  Source:                 SNAKE_STATE/max_speed_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SNAKE_STATE/idx_upd_snake_reg[4]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.194ns  (logic 8.095ns (72.314%)  route 3.099ns (27.686%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=5664, routed)        1.572     5.093    SNAKE_STATE/clk_IBUF_BUFG
    SLICE_X54Y0          FDCE                                         r  SNAKE_STATE/max_speed_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y0          FDCE (Prop_fdce_C_Q)         0.518     5.611 r  SNAKE_STATE/max_speed_reg[4]/Q
                         net (fo=1, routed)           0.532     6.143    SNAKE_STATE/max_speed[4]
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      3.851     9.994 r  SNAKE_STATE/count_1Hz3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.996    SNAKE_STATE/count_1Hz3_n_106
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.514 f  SNAKE_STATE/count_1Hz3__0/P[0]
                         net (fo=2, routed)           0.921    12.435    SNAKE_STATE/count_1Hz3__0_n_105
    SLICE_X52Y4          LUT1 (Prop_lut1_I0_O)        0.124    12.559 r  SNAKE_STATE/idx_upd_snake[9]_i_41/O
                         net (fo=1, routed)           0.000    12.559    SNAKE_STATE/idx_upd_snake[9]_i_41_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.072 r  SNAKE_STATE/idx_upd_snake_reg[9]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.072    SNAKE_STATE/idx_upd_snake_reg[9]_i_22_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.395 r  SNAKE_STATE/idx_upd_snake_reg[9]_i_17/O[1]
                         net (fo=1, routed)           0.646    14.041    SNAKE_STATE/update_snake1[22]
    SLICE_X51Y4          LUT6 (Prop_lut6_I4_O)        0.306    14.347 r  SNAKE_STATE/idx_upd_snake[9]_i_11/O
                         net (fo=1, routed)           0.000    14.347    SNAKE_STATE/idx_upd_snake[9]_i_11_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.748 r  SNAKE_STATE/idx_upd_snake_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.748    SNAKE_STATE/idx_upd_snake_reg[9]_i_6_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.976 r  SNAKE_STATE/idx_upd_snake_reg[9]_i_3/CO[2]
                         net (fo=2, routed)           0.325    15.301    SNAKE_STATE/update_snake0
    SLICE_X49Y5          LUT5 (Prop_lut5_I0_O)        0.313    15.614 r  SNAKE_STATE/idx_upd_snake[9]_i_1/O
                         net (fo=23, routed)          0.673    16.288    SNAKE_STATE/idx_upd_snake[9]_i_1_n_0
    SLICE_X49Y2          FDRE                                         r  SNAKE_STATE/idx_upd_snake_reg[4]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=5664, routed)        1.452    14.793    SNAKE_STATE/clk_IBUF_BUFG
    SLICE_X49Y2          FDRE                                         r  SNAKE_STATE/idx_upd_snake_reg[4]_rep__0/C
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X49Y2          FDRE (Setup_fdre_C_CE)      -0.205    14.813    SNAKE_STATE/idx_upd_snake_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                         14.813    
                         arrival time                         -16.288    
  -------------------------------------------------------------------
                         slack                                 -1.475    

Slack (VIOLATED) :        -1.473ns  (required time - arrival time)
  Source:                 SNAKE_STATE/max_speed_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SNAKE_STATE/idx_upd_snake_reg[3]_rep/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.206ns  (logic 8.095ns (72.237%)  route 3.111ns (27.763%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=5664, routed)        1.572     5.093    SNAKE_STATE/clk_IBUF_BUFG
    SLICE_X54Y0          FDCE                                         r  SNAKE_STATE/max_speed_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y0          FDCE (Prop_fdce_C_Q)         0.518     5.611 r  SNAKE_STATE/max_speed_reg[4]/Q
                         net (fo=1, routed)           0.532     6.143    SNAKE_STATE/max_speed[4]
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      3.851     9.994 r  SNAKE_STATE/count_1Hz3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.996    SNAKE_STATE/count_1Hz3_n_106
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.514 f  SNAKE_STATE/count_1Hz3__0/P[0]
                         net (fo=2, routed)           0.921    12.435    SNAKE_STATE/count_1Hz3__0_n_105
    SLICE_X52Y4          LUT1 (Prop_lut1_I0_O)        0.124    12.559 r  SNAKE_STATE/idx_upd_snake[9]_i_41/O
                         net (fo=1, routed)           0.000    12.559    SNAKE_STATE/idx_upd_snake[9]_i_41_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.072 r  SNAKE_STATE/idx_upd_snake_reg[9]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.072    SNAKE_STATE/idx_upd_snake_reg[9]_i_22_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.395 r  SNAKE_STATE/idx_upd_snake_reg[9]_i_17/O[1]
                         net (fo=1, routed)           0.646    14.041    SNAKE_STATE/update_snake1[22]
    SLICE_X51Y4          LUT6 (Prop_lut6_I4_O)        0.306    14.347 r  SNAKE_STATE/idx_upd_snake[9]_i_11/O
                         net (fo=1, routed)           0.000    14.347    SNAKE_STATE/idx_upd_snake[9]_i_11_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.748 r  SNAKE_STATE/idx_upd_snake_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.748    SNAKE_STATE/idx_upd_snake_reg[9]_i_6_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.976 r  SNAKE_STATE/idx_upd_snake_reg[9]_i_3/CO[2]
                         net (fo=2, routed)           0.325    15.301    SNAKE_STATE/update_snake0
    SLICE_X49Y5          LUT5 (Prop_lut5_I0_O)        0.313    15.614 r  SNAKE_STATE/idx_upd_snake[9]_i_1/O
                         net (fo=23, routed)          0.685    16.300    SNAKE_STATE/idx_upd_snake[9]_i_1_n_0
    SLICE_X55Y6          FDRE                                         r  SNAKE_STATE/idx_upd_snake_reg[3]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=5664, routed)        1.452    14.793    SNAKE_STATE/clk_IBUF_BUFG
    SLICE_X55Y6          FDRE                                         r  SNAKE_STATE/idx_upd_snake_reg[3]_rep/C
                         clock pessimism              0.274    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X55Y6          FDRE (Setup_fdre_C_CE)      -0.205    14.827    SNAKE_STATE/idx_upd_snake_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                         -16.300    
  -------------------------------------------------------------------
                         slack                                 -1.473    

Slack (VIOLATED) :        -1.473ns  (required time - arrival time)
  Source:                 SNAKE_STATE/max_speed_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SNAKE_STATE/idx_upd_snake_reg[3]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.206ns  (logic 8.095ns (72.237%)  route 3.111ns (27.763%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=5664, routed)        1.572     5.093    SNAKE_STATE/clk_IBUF_BUFG
    SLICE_X54Y0          FDCE                                         r  SNAKE_STATE/max_speed_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y0          FDCE (Prop_fdce_C_Q)         0.518     5.611 r  SNAKE_STATE/max_speed_reg[4]/Q
                         net (fo=1, routed)           0.532     6.143    SNAKE_STATE/max_speed[4]
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      3.851     9.994 r  SNAKE_STATE/count_1Hz3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.996    SNAKE_STATE/count_1Hz3_n_106
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.514 f  SNAKE_STATE/count_1Hz3__0/P[0]
                         net (fo=2, routed)           0.921    12.435    SNAKE_STATE/count_1Hz3__0_n_105
    SLICE_X52Y4          LUT1 (Prop_lut1_I0_O)        0.124    12.559 r  SNAKE_STATE/idx_upd_snake[9]_i_41/O
                         net (fo=1, routed)           0.000    12.559    SNAKE_STATE/idx_upd_snake[9]_i_41_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.072 r  SNAKE_STATE/idx_upd_snake_reg[9]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.072    SNAKE_STATE/idx_upd_snake_reg[9]_i_22_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.395 r  SNAKE_STATE/idx_upd_snake_reg[9]_i_17/O[1]
                         net (fo=1, routed)           0.646    14.041    SNAKE_STATE/update_snake1[22]
    SLICE_X51Y4          LUT6 (Prop_lut6_I4_O)        0.306    14.347 r  SNAKE_STATE/idx_upd_snake[9]_i_11/O
                         net (fo=1, routed)           0.000    14.347    SNAKE_STATE/idx_upd_snake[9]_i_11_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.748 r  SNAKE_STATE/idx_upd_snake_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.748    SNAKE_STATE/idx_upd_snake_reg[9]_i_6_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.976 r  SNAKE_STATE/idx_upd_snake_reg[9]_i_3/CO[2]
                         net (fo=2, routed)           0.325    15.301    SNAKE_STATE/update_snake0
    SLICE_X49Y5          LUT5 (Prop_lut5_I0_O)        0.313    15.614 r  SNAKE_STATE/idx_upd_snake[9]_i_1/O
                         net (fo=23, routed)          0.685    16.300    SNAKE_STATE/idx_upd_snake[9]_i_1_n_0
    SLICE_X55Y6          FDRE                                         r  SNAKE_STATE/idx_upd_snake_reg[3]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=5664, routed)        1.452    14.793    SNAKE_STATE/clk_IBUF_BUFG
    SLICE_X55Y6          FDRE                                         r  SNAKE_STATE/idx_upd_snake_reg[3]_rep__0/C
                         clock pessimism              0.274    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X55Y6          FDRE (Setup_fdre_C_CE)      -0.205    14.827    SNAKE_STATE/idx_upd_snake_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                         -16.300    
  -------------------------------------------------------------------
                         slack                                 -1.473    

Slack (VIOLATED) :        -1.470ns  (required time - arrival time)
  Source:                 SNAKE_STATE/max_speed_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SNAKE_STATE/idx_upd_snake_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.204ns  (logic 8.095ns (72.254%)  route 3.109ns (27.746%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=5664, routed)        1.572     5.093    SNAKE_STATE/clk_IBUF_BUFG
    SLICE_X54Y0          FDCE                                         r  SNAKE_STATE/max_speed_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y0          FDCE (Prop_fdce_C_Q)         0.518     5.611 r  SNAKE_STATE/max_speed_reg[4]/Q
                         net (fo=1, routed)           0.532     6.143    SNAKE_STATE/max_speed[4]
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      3.851     9.994 r  SNAKE_STATE/count_1Hz3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.996    SNAKE_STATE/count_1Hz3_n_106
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.514 f  SNAKE_STATE/count_1Hz3__0/P[0]
                         net (fo=2, routed)           0.921    12.435    SNAKE_STATE/count_1Hz3__0_n_105
    SLICE_X52Y4          LUT1 (Prop_lut1_I0_O)        0.124    12.559 r  SNAKE_STATE/idx_upd_snake[9]_i_41/O
                         net (fo=1, routed)           0.000    12.559    SNAKE_STATE/idx_upd_snake[9]_i_41_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.072 r  SNAKE_STATE/idx_upd_snake_reg[9]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.072    SNAKE_STATE/idx_upd_snake_reg[9]_i_22_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.395 r  SNAKE_STATE/idx_upd_snake_reg[9]_i_17/O[1]
                         net (fo=1, routed)           0.646    14.041    SNAKE_STATE/update_snake1[22]
    SLICE_X51Y4          LUT6 (Prop_lut6_I4_O)        0.306    14.347 r  SNAKE_STATE/idx_upd_snake[9]_i_11/O
                         net (fo=1, routed)           0.000    14.347    SNAKE_STATE/idx_upd_snake[9]_i_11_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.748 r  SNAKE_STATE/idx_upd_snake_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.748    SNAKE_STATE/idx_upd_snake_reg[9]_i_6_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.976 r  SNAKE_STATE/idx_upd_snake_reg[9]_i_3/CO[2]
                         net (fo=2, routed)           0.325    15.301    SNAKE_STATE/update_snake0
    SLICE_X49Y5          LUT5 (Prop_lut5_I0_O)        0.313    15.614 r  SNAKE_STATE/idx_upd_snake[9]_i_1/O
                         net (fo=23, routed)          0.683    16.297    SNAKE_STATE/idx_upd_snake[9]_i_1_n_0
    SLICE_X55Y5          FDRE                                         r  SNAKE_STATE/idx_upd_snake_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=5664, routed)        1.452    14.793    SNAKE_STATE/clk_IBUF_BUFG
    SLICE_X55Y5          FDRE                                         r  SNAKE_STATE/idx_upd_snake_reg[3]/C
                         clock pessimism              0.274    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X55Y5          FDRE (Setup_fdre_C_CE)      -0.205    14.827    SNAKE_STATE/idx_upd_snake_reg[3]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                         -16.297    
  -------------------------------------------------------------------
                         slack                                 -1.470    

Slack (VIOLATED) :        -1.470ns  (required time - arrival time)
  Source:                 SNAKE_STATE/max_speed_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SNAKE_STATE/idx_upd_snake_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.204ns  (logic 8.095ns (72.254%)  route 3.109ns (27.746%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=5664, routed)        1.572     5.093    SNAKE_STATE/clk_IBUF_BUFG
    SLICE_X54Y0          FDCE                                         r  SNAKE_STATE/max_speed_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y0          FDCE (Prop_fdce_C_Q)         0.518     5.611 r  SNAKE_STATE/max_speed_reg[4]/Q
                         net (fo=1, routed)           0.532     6.143    SNAKE_STATE/max_speed[4]
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      3.851     9.994 r  SNAKE_STATE/count_1Hz3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.996    SNAKE_STATE/count_1Hz3_n_106
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.514 f  SNAKE_STATE/count_1Hz3__0/P[0]
                         net (fo=2, routed)           0.921    12.435    SNAKE_STATE/count_1Hz3__0_n_105
    SLICE_X52Y4          LUT1 (Prop_lut1_I0_O)        0.124    12.559 r  SNAKE_STATE/idx_upd_snake[9]_i_41/O
                         net (fo=1, routed)           0.000    12.559    SNAKE_STATE/idx_upd_snake[9]_i_41_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.072 r  SNAKE_STATE/idx_upd_snake_reg[9]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.072    SNAKE_STATE/idx_upd_snake_reg[9]_i_22_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.395 r  SNAKE_STATE/idx_upd_snake_reg[9]_i_17/O[1]
                         net (fo=1, routed)           0.646    14.041    SNAKE_STATE/update_snake1[22]
    SLICE_X51Y4          LUT6 (Prop_lut6_I4_O)        0.306    14.347 r  SNAKE_STATE/idx_upd_snake[9]_i_11/O
                         net (fo=1, routed)           0.000    14.347    SNAKE_STATE/idx_upd_snake[9]_i_11_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.748 r  SNAKE_STATE/idx_upd_snake_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.748    SNAKE_STATE/idx_upd_snake_reg[9]_i_6_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.976 r  SNAKE_STATE/idx_upd_snake_reg[9]_i_3/CO[2]
                         net (fo=2, routed)           0.325    15.301    SNAKE_STATE/update_snake0
    SLICE_X49Y5          LUT5 (Prop_lut5_I0_O)        0.313    15.614 r  SNAKE_STATE/idx_upd_snake[9]_i_1/O
                         net (fo=23, routed)          0.683    16.297    SNAKE_STATE/idx_upd_snake[9]_i_1_n_0
    SLICE_X55Y5          FDRE                                         r  SNAKE_STATE/idx_upd_snake_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=5664, routed)        1.452    14.793    SNAKE_STATE/clk_IBUF_BUFG
    SLICE_X55Y5          FDRE                                         r  SNAKE_STATE/idx_upd_snake_reg[5]/C
                         clock pessimism              0.274    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X55Y5          FDRE (Setup_fdre_C_CE)      -0.205    14.827    SNAKE_STATE/idx_upd_snake_reg[5]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                         -16.297    
  -------------------------------------------------------------------
                         slack                                 -1.470    

Slack (VIOLATED) :        -1.470ns  (required time - arrival time)
  Source:                 SNAKE_STATE/max_speed_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SNAKE_STATE/idx_upd_snake_reg[5]_rep/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.204ns  (logic 8.095ns (72.254%)  route 3.109ns (27.746%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=5664, routed)        1.572     5.093    SNAKE_STATE/clk_IBUF_BUFG
    SLICE_X54Y0          FDCE                                         r  SNAKE_STATE/max_speed_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y0          FDCE (Prop_fdce_C_Q)         0.518     5.611 r  SNAKE_STATE/max_speed_reg[4]/Q
                         net (fo=1, routed)           0.532     6.143    SNAKE_STATE/max_speed[4]
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      3.851     9.994 r  SNAKE_STATE/count_1Hz3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.996    SNAKE_STATE/count_1Hz3_n_106
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.514 f  SNAKE_STATE/count_1Hz3__0/P[0]
                         net (fo=2, routed)           0.921    12.435    SNAKE_STATE/count_1Hz3__0_n_105
    SLICE_X52Y4          LUT1 (Prop_lut1_I0_O)        0.124    12.559 r  SNAKE_STATE/idx_upd_snake[9]_i_41/O
                         net (fo=1, routed)           0.000    12.559    SNAKE_STATE/idx_upd_snake[9]_i_41_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.072 r  SNAKE_STATE/idx_upd_snake_reg[9]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.072    SNAKE_STATE/idx_upd_snake_reg[9]_i_22_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.395 r  SNAKE_STATE/idx_upd_snake_reg[9]_i_17/O[1]
                         net (fo=1, routed)           0.646    14.041    SNAKE_STATE/update_snake1[22]
    SLICE_X51Y4          LUT6 (Prop_lut6_I4_O)        0.306    14.347 r  SNAKE_STATE/idx_upd_snake[9]_i_11/O
                         net (fo=1, routed)           0.000    14.347    SNAKE_STATE/idx_upd_snake[9]_i_11_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.748 r  SNAKE_STATE/idx_upd_snake_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.748    SNAKE_STATE/idx_upd_snake_reg[9]_i_6_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.976 r  SNAKE_STATE/idx_upd_snake_reg[9]_i_3/CO[2]
                         net (fo=2, routed)           0.325    15.301    SNAKE_STATE/update_snake0
    SLICE_X49Y5          LUT5 (Prop_lut5_I0_O)        0.313    15.614 r  SNAKE_STATE/idx_upd_snake[9]_i_1/O
                         net (fo=23, routed)          0.683    16.297    SNAKE_STATE/idx_upd_snake[9]_i_1_n_0
    SLICE_X55Y5          FDRE                                         r  SNAKE_STATE/idx_upd_snake_reg[5]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=5664, routed)        1.452    14.793    SNAKE_STATE/clk_IBUF_BUFG
    SLICE_X55Y5          FDRE                                         r  SNAKE_STATE/idx_upd_snake_reg[5]_rep/C
                         clock pessimism              0.274    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X55Y5          FDRE (Setup_fdre_C_CE)      -0.205    14.827    SNAKE_STATE/idx_upd_snake_reg[5]_rep
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                         -16.297    
  -------------------------------------------------------------------
                         slack                                 -1.470    

Slack (VIOLATED) :        -1.470ns  (required time - arrival time)
  Source:                 SNAKE_STATE/max_speed_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SNAKE_STATE/idx_upd_snake_reg[5]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.204ns  (logic 8.095ns (72.254%)  route 3.109ns (27.746%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=5664, routed)        1.572     5.093    SNAKE_STATE/clk_IBUF_BUFG
    SLICE_X54Y0          FDCE                                         r  SNAKE_STATE/max_speed_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y0          FDCE (Prop_fdce_C_Q)         0.518     5.611 r  SNAKE_STATE/max_speed_reg[4]/Q
                         net (fo=1, routed)           0.532     6.143    SNAKE_STATE/max_speed[4]
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      3.851     9.994 r  SNAKE_STATE/count_1Hz3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.996    SNAKE_STATE/count_1Hz3_n_106
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.514 f  SNAKE_STATE/count_1Hz3__0/P[0]
                         net (fo=2, routed)           0.921    12.435    SNAKE_STATE/count_1Hz3__0_n_105
    SLICE_X52Y4          LUT1 (Prop_lut1_I0_O)        0.124    12.559 r  SNAKE_STATE/idx_upd_snake[9]_i_41/O
                         net (fo=1, routed)           0.000    12.559    SNAKE_STATE/idx_upd_snake[9]_i_41_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.072 r  SNAKE_STATE/idx_upd_snake_reg[9]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.072    SNAKE_STATE/idx_upd_snake_reg[9]_i_22_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.395 r  SNAKE_STATE/idx_upd_snake_reg[9]_i_17/O[1]
                         net (fo=1, routed)           0.646    14.041    SNAKE_STATE/update_snake1[22]
    SLICE_X51Y4          LUT6 (Prop_lut6_I4_O)        0.306    14.347 r  SNAKE_STATE/idx_upd_snake[9]_i_11/O
                         net (fo=1, routed)           0.000    14.347    SNAKE_STATE/idx_upd_snake[9]_i_11_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.748 r  SNAKE_STATE/idx_upd_snake_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.748    SNAKE_STATE/idx_upd_snake_reg[9]_i_6_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.976 r  SNAKE_STATE/idx_upd_snake_reg[9]_i_3/CO[2]
                         net (fo=2, routed)           0.325    15.301    SNAKE_STATE/update_snake0
    SLICE_X49Y5          LUT5 (Prop_lut5_I0_O)        0.313    15.614 r  SNAKE_STATE/idx_upd_snake[9]_i_1/O
                         net (fo=23, routed)          0.683    16.297    SNAKE_STATE/idx_upd_snake[9]_i_1_n_0
    SLICE_X55Y5          FDRE                                         r  SNAKE_STATE/idx_upd_snake_reg[5]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=5664, routed)        1.452    14.793    SNAKE_STATE/clk_IBUF_BUFG
    SLICE_X55Y5          FDRE                                         r  SNAKE_STATE/idx_upd_snake_reg[5]_rep__0/C
                         clock pessimism              0.274    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X55Y5          FDRE (Setup_fdre_C_CE)      -0.205    14.827    SNAKE_STATE/idx_upd_snake_reg[5]_rep__0
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                         -16.297    
  -------------------------------------------------------------------
                         slack                                 -1.470    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 BUTTON/move_result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SNAKE_STATE/snake_direction_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.070%)  route 0.125ns (46.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=5664, routed)        0.586     1.469    BUTTON/clk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  BUTTON/move_result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  BUTTON/move_result_reg[0]/Q
                         net (fo=2, routed)           0.125     1.735    SNAKE_STATE/move_result_reg[1][0]
    SLICE_X1Y19          FDPE                                         r  SNAKE_STATE/snake_direction_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=5664, routed)        0.856     1.983    SNAKE_STATE/clk_IBUF_BUFG
    SLICE_X1Y19          FDPE                                         r  SNAKE_STATE/snake_direction_reg[0]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X1Y19          FDPE (Hold_fdpe_C_D)         0.070     1.554    SNAKE_STATE/snake_direction_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 BUTTON/right_button_pressed_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BUTTON/right_button_pressed_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.229%)  route 0.124ns (46.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=5664, routed)        0.588     1.471    BUTTON/clk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  BUTTON/right_button_pressed_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  BUTTON/right_button_pressed_1_reg/Q
                         net (fo=4, routed)           0.124     1.736    BUTTON/right_button_pressed_1
    SLICE_X0Y19          FDRE                                         r  BUTTON/right_button_pressed_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=5664, routed)        0.856     1.983    BUTTON/clk_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  BUTTON/right_button_pressed_2_reg/C
                         clock pessimism             -0.499     1.484    
    SLICE_X0Y19          FDRE (Hold_fdre_C_D)         0.070     1.554    BUTTON/right_button_pressed_2_reg
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 APPLE_GENERATOR/random_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SNAKE_STATE/apple_result_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=5664, routed)        0.557     1.440    APPLE_GENERATOR/clk_IBUF_BUFG
    SLICE_X53Y29         FDPE                                         r  APPLE_GENERATOR/random_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y29         FDPE (Prop_fdpe_C_Q)         0.141     1.581 r  APPLE_GENERATOR/random_reg[4]/Q
                         net (fo=4, routed)           0.122     1.703    SNAKE_STATE/random_reg[10][4]
    SLICE_X53Y30         FDRE                                         r  SNAKE_STATE/apple_result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=5664, routed)        0.827     1.954    SNAKE_STATE/clk_IBUF_BUFG
    SLICE_X53Y30         FDRE                                         r  SNAKE_STATE/apple_result_reg[4]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X53Y30         FDRE (Hold_fdre_C_D)         0.066     1.521    SNAKE_STATE/apple_result_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 APPLE_GENERATOR/random_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            APPLE_GENERATOR/random_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=5664, routed)        0.562     1.445    APPLE_GENERATOR/clk_IBUF_BUFG
    SLICE_X57Y32         FDCE                                         r  APPLE_GENERATOR/random_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y32         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  APPLE_GENERATOR/random_reg[8]/Q
                         net (fo=5, routed)           0.124     1.710    APPLE_GENERATOR/Q[8]
    SLICE_X56Y32         FDCE                                         r  APPLE_GENERATOR/random_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=5664, routed)        0.829     1.956    APPLE_GENERATOR/clk_IBUF_BUFG
    SLICE_X56Y32         FDCE                                         r  APPLE_GENERATOR/random_reg[9]/C
                         clock pessimism             -0.498     1.458    
    SLICE_X56Y32         FDCE (Hold_fdce_C_D)         0.059     1.517    APPLE_GENERATOR/random_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 BUTTON/up_button_pressed_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BUTTON/up_button_pressed_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.367%)  route 0.139ns (49.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=5664, routed)        0.588     1.471    BUTTON/clk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  BUTTON/up_button_pressed_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  BUTTON/up_button_pressed_1_reg/Q
                         net (fo=3, routed)           0.139     1.751    BUTTON/up_button_pressed_1
    SLICE_X0Y19          FDRE                                         r  BUTTON/up_button_pressed_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=5664, routed)        0.856     1.983    BUTTON/clk_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  BUTTON/up_button_pressed_2_reg/C
                         clock pessimism             -0.499     1.484    
    SLICE_X0Y19          FDRE (Hold_fdre_C_D)         0.072     1.556    BUTTON/up_button_pressed_2_reg
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 BUTTON/left_button_pressed_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BUTTON/left_button_pressed_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.124%)  route 0.135ns (48.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=5664, routed)        0.588     1.471    BUTTON/clk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  BUTTON/left_button_pressed_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  BUTTON/left_button_pressed_1_reg/Q
                         net (fo=3, routed)           0.135     1.747    BUTTON/left_button_pressed_1_reg_n_0
    SLICE_X0Y19          FDRE                                         r  BUTTON/left_button_pressed_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=5664, routed)        0.856     1.983    BUTTON/clk_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  BUTTON/left_button_pressed_2_reg/C
                         clock pessimism             -0.499     1.484    
    SLICE_X0Y19          FDRE (Hold_fdre_C_D)         0.066     1.550    BUTTON/left_button_pressed_2_reg
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 BUTTON/down_button_pressed_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BUTTON/down_button_pressed_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.265%)  route 0.140ns (49.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=5664, routed)        0.588     1.471    BUTTON/clk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  BUTTON/down_button_pressed_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  BUTTON/down_button_pressed_1_reg/Q
                         net (fo=3, routed)           0.140     1.752    BUTTON/down_button_pressed_1
    SLICE_X0Y19          FDRE                                         r  BUTTON/down_button_pressed_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=5664, routed)        0.856     1.983    BUTTON/clk_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  BUTTON/down_button_pressed_2_reg/C
                         clock pessimism             -0.499     1.484    
    SLICE_X0Y19          FDRE (Hold_fdre_C_D)         0.070     1.554    BUTTON/down_button_pressed_2_reg
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 SNAKE_STATE/portal_entered_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SNAKE_STATE/portal_1_corner_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.710%)  route 0.126ns (40.290%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=5664, routed)        0.559     1.442    SNAKE_STATE/clk_IBUF_BUFG
    SLICE_X33Y14         FDCE                                         r  SNAKE_STATE/portal_entered_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y14         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  SNAKE_STATE/portal_entered_reg/Q
                         net (fo=2, routed)           0.126     1.709    SNAKE_STATE/portal_entered_reg_n_0
    SLICE_X32Y15         LUT2 (Prop_lut2_I0_O)        0.045     1.754 r  SNAKE_STATE/portal_1_corner[10]_i_1/O
                         net (fo=1, routed)           0.000     1.754    SNAKE_STATE/portal_1_corner[10]_i_1_n_0
    SLICE_X32Y15         FDCE                                         r  SNAKE_STATE/portal_1_corner_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=5664, routed)        0.826     1.953    SNAKE_STATE/clk_IBUF_BUFG
    SLICE_X32Y15         FDCE                                         r  SNAKE_STATE/portal_1_corner_reg[10]/C
                         clock pessimism             -0.497     1.456    
    SLICE_X32Y15         FDCE (Hold_fdce_C_D)         0.092     1.548    SNAKE_STATE/portal_1_corner_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 CLOCK/count_25MHz_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/count_25MHz_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.227ns (75.183%)  route 0.075ns (24.817%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=5664, routed)        0.563     1.446    CLOCK/clk_IBUF_BUFG
    SLICE_X36Y46         FDCE                                         r  CLOCK/count_25MHz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDCE (Prop_fdce_C_Q)         0.128     1.574 r  CLOCK/count_25MHz_reg[1]/Q
                         net (fo=3, routed)           0.075     1.649    CLOCK/count_25MHz[1]
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.099     1.748 r  CLOCK/count_25MHz[0]_i_1/O
                         net (fo=1, routed)           0.000     1.748    CLOCK/count_25MHz[0]_i_1_n_0
    SLICE_X36Y46         FDCE                                         r  CLOCK/count_25MHz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=5664, routed)        0.832     1.959    CLOCK/clk_IBUF_BUFG
    SLICE_X36Y46         FDCE                                         r  CLOCK/count_25MHz_reg[0]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDCE (Hold_fdce_C_D)         0.092     1.538    CLOCK/count_25MHz_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 APPLE_GENERATOR/random_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SNAKE_STATE/apple_result_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.391%)  route 0.132ns (44.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=5664, routed)        0.585     1.468    APPLE_GENERATOR/clk_IBUF_BUFG
    SLICE_X64Y28         FDCE                                         r  APPLE_GENERATOR/random_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  APPLE_GENERATOR/random_reg[5]/Q
                         net (fo=3, routed)           0.132     1.764    SNAKE_STATE/random_reg[10][5]
    SLICE_X65Y27         FDRE                                         r  SNAKE_STATE/apple_result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=5664, routed)        0.853     1.980    SNAKE_STATE/clk_IBUF_BUFG
    SLICE_X65Y27         FDRE                                         r  SNAKE_STATE/apple_result_reg[5]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X65Y27         FDRE (Hold_fdre_C_D)         0.070     1.551    SNAKE_STATE/apple_result_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X62Y24   APPLE_GENERATOR/random_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X57Y32   APPLE_GENERATOR/random_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y32   APPLE_GENERATOR/random_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y32   APPLE_GENERATOR/random_reg[2]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X63Y30   APPLE_GENERATOR/random_reg[3]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X53Y29   APPLE_GENERATOR/random_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y28   APPLE_GENERATOR/random_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y24   SNAKE_STATE/out_snake_position_reg[1461]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y24   SNAKE_STATE/out_snake_position_reg[1462]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y24   SNAKE_STATE/out_snake_position_reg[1462]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y24   SNAKE_STATE/out_snake_position_reg[1463]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   CLOCK/clk_25MHz_reg_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   CLOCK/count_25MHz_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   CLOCK/count_25MHz_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y25   SNAKE_STATE/out_snake_position_reg[1640]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y25   SNAKE_STATE/out_snake_position_reg[1652]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y25   SNAKE_STATE/out_snake_position_reg[1653]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y25   SNAKE_STATE/out_snake_position_reg[1654]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y25   SNAKE_STATE/out_snake_position_reg[1655]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   APPLE_GENERATOR/random_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X57Y32   APPLE_GENERATOR/random_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y32   APPLE_GENERATOR/random_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y32   APPLE_GENERATOR/random_reg[2]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X53Y29   APPLE_GENERATOR/random_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y22   SNAKE_STATE/out_snake_position_reg[1469]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y30   SNAKE_STATE/out_snake_position_reg[146]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y22   SNAKE_STATE/out_snake_position_reg[1470]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y22   SNAKE_STATE/out_snake_position_reg[1471]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y30   SNAKE_STATE/out_snake_position_reg[147]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.826ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.721ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.826ns  (required time - arrival time)
  Source:                 BUTTON/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            APPLE_GENERATOR/random_reg[4]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.596ns  (logic 0.456ns (6.914%)  route 6.140ns (93.086%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=5664, routed)        1.633     5.154    BUTTON/clk_IBUF_BUFG
    SLICE_X0Y14          FDPE                                         r  BUTTON/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDPE (Prop_fdpe_C_Q)         0.456     5.610 f  BUTTON/reset_reg/Q
                         net (fo=230, routed)         6.140    11.750    APPLE_GENERATOR/reset
    SLICE_X53Y29         FDPE                                         f  APPLE_GENERATOR/random_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=5664, routed)        1.441    14.782    APPLE_GENERATOR/clk_IBUF_BUFG
    SLICE_X53Y29         FDPE                                         r  APPLE_GENERATOR/random_reg[4]/C
                         clock pessimism              0.188    14.970    
                         clock uncertainty           -0.035    14.935    
    SLICE_X53Y29         FDPE (Recov_fdpe_C_PRE)     -0.359    14.576    APPLE_GENERATOR/random_reg[4]
  -------------------------------------------------------------------
                         required time                         14.576    
                         arrival time                         -11.750    
  -------------------------------------------------------------------
                         slack                                  2.826    

Slack (MET) :             2.831ns  (required time - arrival time)
  Source:                 BUTTON/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SNAKE_STATE/max_speed_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.556ns  (logic 0.456ns (6.955%)  route 6.100ns (93.045%))
  Logic Levels:           0  
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=5664, routed)        1.633     5.154    BUTTON/clk_IBUF_BUFG
    SLICE_X0Y14          FDPE                                         r  BUTTON/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDPE (Prop_fdpe_C_Q)         0.456     5.610 f  BUTTON/reset_reg/Q
                         net (fo=230, routed)         6.100    11.710    SNAKE_STATE/reset
    SLICE_X51Y0          FDCE                                         f  SNAKE_STATE/max_speed_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=5664, routed)        1.453    14.794    SNAKE_STATE/clk_IBUF_BUFG
    SLICE_X51Y0          FDCE                                         r  SNAKE_STATE/max_speed_reg[8]/C
                         clock pessimism              0.188    14.982    
                         clock uncertainty           -0.035    14.947    
    SLICE_X51Y0          FDCE (Recov_fdce_C_CLR)     -0.405    14.542    SNAKE_STATE/max_speed_reg[8]
  -------------------------------------------------------------------
                         required time                         14.542    
                         arrival time                         -11.710    
  -------------------------------------------------------------------
                         slack                                  2.831    

Slack (MET) :             2.831ns  (required time - arrival time)
  Source:                 BUTTON/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SNAKE_STATE/max_speed_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.556ns  (logic 0.456ns (6.955%)  route 6.100ns (93.045%))
  Logic Levels:           0  
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=5664, routed)        1.633     5.154    BUTTON/clk_IBUF_BUFG
    SLICE_X0Y14          FDPE                                         r  BUTTON/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDPE (Prop_fdpe_C_Q)         0.456     5.610 f  BUTTON/reset_reg/Q
                         net (fo=230, routed)         6.100    11.710    SNAKE_STATE/reset
    SLICE_X51Y0          FDCE                                         f  SNAKE_STATE/max_speed_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=5664, routed)        1.453    14.794    SNAKE_STATE/clk_IBUF_BUFG
    SLICE_X51Y0          FDCE                                         r  SNAKE_STATE/max_speed_reg[9]/C
                         clock pessimism              0.188    14.982    
                         clock uncertainty           -0.035    14.947    
    SLICE_X51Y0          FDCE (Recov_fdce_C_CLR)     -0.405    14.542    SNAKE_STATE/max_speed_reg[9]
  -------------------------------------------------------------------
                         required time                         14.542    
                         arrival time                         -11.710    
  -------------------------------------------------------------------
                         slack                                  2.831    

Slack (MET) :             3.010ns  (required time - arrival time)
  Source:                 BUTTON/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            APPLE_GENERATOR/random_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.436ns  (logic 0.456ns (7.085%)  route 5.980ns (92.915%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=5664, routed)        1.633     5.154    BUTTON/clk_IBUF_BUFG
    SLICE_X0Y14          FDPE                                         r  BUTTON/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDPE (Prop_fdpe_C_Q)         0.456     5.610 f  BUTTON/reset_reg/Q
                         net (fo=230, routed)         5.980    11.590    APPLE_GENERATOR/reset
    SLICE_X62Y32         FDCE                                         f  APPLE_GENERATOR/random_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=5664, routed)        1.511    14.852    APPLE_GENERATOR/clk_IBUF_BUFG
    SLICE_X62Y32         FDCE                                         r  APPLE_GENERATOR/random_reg[1]/C
                         clock pessimism              0.188    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X62Y32         FDCE (Recov_fdce_C_CLR)     -0.405    14.600    APPLE_GENERATOR/random_reg[1]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                         -11.590    
  -------------------------------------------------------------------
                         slack                                  3.010    

Slack (MET) :             3.010ns  (required time - arrival time)
  Source:                 BUTTON/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            APPLE_GENERATOR/random_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.436ns  (logic 0.456ns (7.085%)  route 5.980ns (92.915%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=5664, routed)        1.633     5.154    BUTTON/clk_IBUF_BUFG
    SLICE_X0Y14          FDPE                                         r  BUTTON/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDPE (Prop_fdpe_C_Q)         0.456     5.610 f  BUTTON/reset_reg/Q
                         net (fo=230, routed)         5.980    11.590    APPLE_GENERATOR/reset
    SLICE_X62Y32         FDCE                                         f  APPLE_GENERATOR/random_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=5664, routed)        1.511    14.852    APPLE_GENERATOR/clk_IBUF_BUFG
    SLICE_X62Y32         FDCE                                         r  APPLE_GENERATOR/random_reg[2]/C
                         clock pessimism              0.188    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X62Y32         FDCE (Recov_fdce_C_CLR)     -0.405    14.600    APPLE_GENERATOR/random_reg[2]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                         -11.590    
  -------------------------------------------------------------------
                         slack                                  3.010    

Slack (MET) :             3.104ns  (required time - arrival time)
  Source:                 BUTTON/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SNAKE_STATE/max_speed_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.328ns  (logic 0.456ns (7.206%)  route 5.872ns (92.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=5664, routed)        1.633     5.154    BUTTON/clk_IBUF_BUFG
    SLICE_X0Y14          FDPE                                         r  BUTTON/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDPE (Prop_fdpe_C_Q)         0.456     5.610 f  BUTTON/reset_reg/Q
                         net (fo=230, routed)         5.872    11.482    SNAKE_STATE/reset
    SLICE_X54Y0          FDCE                                         f  SNAKE_STATE/max_speed_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=5664, routed)        1.453    14.794    SNAKE_STATE/clk_IBUF_BUFG
    SLICE_X54Y0          FDCE                                         r  SNAKE_STATE/max_speed_reg[0]/C
                         clock pessimism              0.188    14.982    
                         clock uncertainty           -0.035    14.947    
    SLICE_X54Y0          FDCE (Recov_fdce_C_CLR)     -0.361    14.586    SNAKE_STATE/max_speed_reg[0]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                         -11.482    
  -------------------------------------------------------------------
                         slack                                  3.104    

Slack (MET) :             3.104ns  (required time - arrival time)
  Source:                 BUTTON/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SNAKE_STATE/max_speed_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.328ns  (logic 0.456ns (7.206%)  route 5.872ns (92.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=5664, routed)        1.633     5.154    BUTTON/clk_IBUF_BUFG
    SLICE_X0Y14          FDPE                                         r  BUTTON/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDPE (Prop_fdpe_C_Q)         0.456     5.610 f  BUTTON/reset_reg/Q
                         net (fo=230, routed)         5.872    11.482    SNAKE_STATE/reset
    SLICE_X54Y0          FDCE                                         f  SNAKE_STATE/max_speed_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=5664, routed)        1.453    14.794    SNAKE_STATE/clk_IBUF_BUFG
    SLICE_X54Y0          FDCE                                         r  SNAKE_STATE/max_speed_reg[1]/C
                         clock pessimism              0.188    14.982    
                         clock uncertainty           -0.035    14.947    
    SLICE_X54Y0          FDCE (Recov_fdce_C_CLR)     -0.361    14.586    SNAKE_STATE/max_speed_reg[1]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                         -11.482    
  -------------------------------------------------------------------
                         slack                                  3.104    

Slack (MET) :             3.104ns  (required time - arrival time)
  Source:                 BUTTON/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SNAKE_STATE/max_speed_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.328ns  (logic 0.456ns (7.206%)  route 5.872ns (92.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=5664, routed)        1.633     5.154    BUTTON/clk_IBUF_BUFG
    SLICE_X0Y14          FDPE                                         r  BUTTON/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDPE (Prop_fdpe_C_Q)         0.456     5.610 f  BUTTON/reset_reg/Q
                         net (fo=230, routed)         5.872    11.482    SNAKE_STATE/reset
    SLICE_X54Y0          FDCE                                         f  SNAKE_STATE/max_speed_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=5664, routed)        1.453    14.794    SNAKE_STATE/clk_IBUF_BUFG
    SLICE_X54Y0          FDCE                                         r  SNAKE_STATE/max_speed_reg[2]/C
                         clock pessimism              0.188    14.982    
                         clock uncertainty           -0.035    14.947    
    SLICE_X54Y0          FDCE (Recov_fdce_C_CLR)     -0.361    14.586    SNAKE_STATE/max_speed_reg[2]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                         -11.482    
  -------------------------------------------------------------------
                         slack                                  3.104    

Slack (MET) :             3.104ns  (required time - arrival time)
  Source:                 BUTTON/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SNAKE_STATE/max_speed_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.328ns  (logic 0.456ns (7.206%)  route 5.872ns (92.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=5664, routed)        1.633     5.154    BUTTON/clk_IBUF_BUFG
    SLICE_X0Y14          FDPE                                         r  BUTTON/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDPE (Prop_fdpe_C_Q)         0.456     5.610 f  BUTTON/reset_reg/Q
                         net (fo=230, routed)         5.872    11.482    SNAKE_STATE/reset
    SLICE_X54Y0          FDCE                                         f  SNAKE_STATE/max_speed_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=5664, routed)        1.453    14.794    SNAKE_STATE/clk_IBUF_BUFG
    SLICE_X54Y0          FDCE                                         r  SNAKE_STATE/max_speed_reg[3]/C
                         clock pessimism              0.188    14.982    
                         clock uncertainty           -0.035    14.947    
    SLICE_X54Y0          FDCE (Recov_fdce_C_CLR)     -0.361    14.586    SNAKE_STATE/max_speed_reg[3]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                         -11.482    
  -------------------------------------------------------------------
                         slack                                  3.104    

Slack (MET) :             3.146ns  (required time - arrival time)
  Source:                 BUTTON/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SNAKE_STATE/max_speed_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.328ns  (logic 0.456ns (7.206%)  route 5.872ns (92.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=5664, routed)        1.633     5.154    BUTTON/clk_IBUF_BUFG
    SLICE_X0Y14          FDPE                                         r  BUTTON/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDPE (Prop_fdpe_C_Q)         0.456     5.610 f  BUTTON/reset_reg/Q
                         net (fo=230, routed)         5.872    11.482    SNAKE_STATE/reset
    SLICE_X54Y0          FDCE                                         f  SNAKE_STATE/max_speed_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=5664, routed)        1.453    14.794    SNAKE_STATE/clk_IBUF_BUFG
    SLICE_X54Y0          FDCE                                         r  SNAKE_STATE/max_speed_reg[4]/C
                         clock pessimism              0.188    14.982    
                         clock uncertainty           -0.035    14.947    
    SLICE_X54Y0          FDCE (Recov_fdce_C_CLR)     -0.319    14.628    SNAKE_STATE/max_speed_reg[4]
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                         -11.482    
  -------------------------------------------------------------------
                         slack                                  3.146    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.721ns  (arrival time - required time)
  Source:                 BUTTON/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SNAKE_STATE/snake_direction_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.141ns (22.073%)  route 0.498ns (77.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=5664, routed)        0.591     1.474    BUTTON/clk_IBUF_BUFG
    SLICE_X0Y14          FDPE                                         r  BUTTON/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDPE (Prop_fdpe_C_Q)         0.141     1.615 f  BUTTON/reset_reg/Q
                         net (fo=230, routed)         0.498     2.113    SNAKE_STATE/reset
    SLICE_X1Y19          FDCE                                         f  SNAKE_STATE/snake_direction_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=5664, routed)        0.856     1.983    SNAKE_STATE/clk_IBUF_BUFG
    SLICE_X1Y19          FDCE                                         r  SNAKE_STATE/snake_direction_reg[1]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X1Y19          FDCE (Remov_fdce_C_CLR)     -0.092     1.392    SNAKE_STATE/snake_direction_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 BUTTON/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SNAKE_STATE/snake_direction_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.141ns (22.073%)  route 0.498ns (77.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=5664, routed)        0.591     1.474    BUTTON/clk_IBUF_BUFG
    SLICE_X0Y14          FDPE                                         r  BUTTON/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDPE (Prop_fdpe_C_Q)         0.141     1.615 f  BUTTON/reset_reg/Q
                         net (fo=230, routed)         0.498     2.113    SNAKE_STATE/reset
    SLICE_X1Y19          FDPE                                         f  SNAKE_STATE/snake_direction_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=5664, routed)        0.856     1.983    SNAKE_STATE/clk_IBUF_BUFG
    SLICE_X1Y19          FDPE                                         r  SNAKE_STATE/snake_direction_reg[0]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X1Y19          FDPE (Remov_fdpe_C_PRE)     -0.095     1.389    SNAKE_STATE/snake_direction_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             1.220ns  (arrival time - required time)
  Source:                 BUTTON/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SNAKE_STATE/snake_position_reg[0][2]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.126ns  (logic 0.141ns (12.526%)  route 0.985ns (87.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=5664, routed)        0.591     1.474    BUTTON/clk_IBUF_BUFG
    SLICE_X0Y14          FDPE                                         r  BUTTON/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDPE (Prop_fdpe_C_Q)         0.141     1.615 f  BUTTON/reset_reg/Q
                         net (fo=230, routed)         0.985     2.600    SNAKE_STATE/reset
    SLICE_X28Y16         FDPE                                         f  SNAKE_STATE/snake_position_reg[0][2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=5664, routed)        0.826     1.953    SNAKE_STATE/clk_IBUF_BUFG
    SLICE_X28Y16         FDPE                                         r  SNAKE_STATE/snake_position_reg[0][2]/C
                         clock pessimism             -0.478     1.475    
    SLICE_X28Y16         FDPE (Remov_fdpe_C_PRE)     -0.095     1.380    SNAKE_STATE/snake_position_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           2.600    
  -------------------------------------------------------------------
                         slack                                  1.220    

Slack (MET) :             1.244ns  (arrival time - required time)
  Source:                 BUTTON/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SNAKE_STATE/snake_position_reg[0][0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.154ns  (logic 0.141ns (12.220%)  route 1.013ns (87.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=5664, routed)        0.591     1.474    BUTTON/clk_IBUF_BUFG
    SLICE_X0Y14          FDPE                                         r  BUTTON/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDPE (Prop_fdpe_C_Q)         0.141     1.615 f  BUTTON/reset_reg/Q
                         net (fo=230, routed)         1.013     2.628    SNAKE_STATE/reset
    SLICE_X28Y15         FDCE                                         f  SNAKE_STATE/snake_position_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=5664, routed)        0.827     1.954    SNAKE_STATE/clk_IBUF_BUFG
    SLICE_X28Y15         FDCE                                         r  SNAKE_STATE/snake_position_reg[0][0]/C
                         clock pessimism             -0.478     1.476    
    SLICE_X28Y15         FDCE (Remov_fdce_C_CLR)     -0.092     1.384    SNAKE_STATE/snake_position_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -1.384    
                         arrival time                           2.628    
  -------------------------------------------------------------------
                         slack                                  1.244    

Slack (MET) :             1.247ns  (arrival time - required time)
  Source:                 BUTTON/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SNAKE_STATE/snake_position_reg[0][3]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.154ns  (logic 0.141ns (12.220%)  route 1.013ns (87.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=5664, routed)        0.591     1.474    BUTTON/clk_IBUF_BUFG
    SLICE_X0Y14          FDPE                                         r  BUTTON/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDPE (Prop_fdpe_C_Q)         0.141     1.615 f  BUTTON/reset_reg/Q
                         net (fo=230, routed)         1.013     2.628    SNAKE_STATE/reset
    SLICE_X28Y15         FDPE                                         f  SNAKE_STATE/snake_position_reg[0][3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=5664, routed)        0.827     1.954    SNAKE_STATE/clk_IBUF_BUFG
    SLICE_X28Y15         FDPE                                         r  SNAKE_STATE/snake_position_reg[0][3]/C
                         clock pessimism             -0.478     1.476    
    SLICE_X28Y15         FDPE (Remov_fdpe_C_PRE)     -0.095     1.381    SNAKE_STATE/snake_position_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           2.628    
  -------------------------------------------------------------------
                         slack                                  1.247    

Slack (MET) :             1.250ns  (arrival time - required time)
  Source:                 BUTTON/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SNAKE_STATE/snake_position_reg[0][9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.161ns  (logic 0.141ns (12.146%)  route 1.020ns (87.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=5664, routed)        0.591     1.474    BUTTON/clk_IBUF_BUFG
    SLICE_X0Y14          FDPE                                         r  BUTTON/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDPE (Prop_fdpe_C_Q)         0.141     1.615 f  BUTTON/reset_reg/Q
                         net (fo=230, routed)         1.020     2.635    SNAKE_STATE/reset
    SLICE_X29Y14         FDCE                                         f  SNAKE_STATE/snake_position_reg[0][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=5664, routed)        0.828     1.955    SNAKE_STATE/clk_IBUF_BUFG
    SLICE_X29Y14         FDCE                                         r  SNAKE_STATE/snake_position_reg[0][9]/C
                         clock pessimism             -0.478     1.477    
    SLICE_X29Y14         FDCE (Remov_fdce_C_CLR)     -0.092     1.385    SNAKE_STATE/snake_position_reg[0][9]
  -------------------------------------------------------------------
                         required time                         -1.385    
                         arrival time                           2.635    
  -------------------------------------------------------------------
                         slack                                  1.250    

Slack (MET) :             1.252ns  (arrival time - required time)
  Source:                 BUTTON/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SNAKE_STATE/snake_position_reg[0][1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.141ns (11.886%)  route 1.045ns (88.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=5664, routed)        0.591     1.474    BUTTON/clk_IBUF_BUFG
    SLICE_X0Y14          FDPE                                         r  BUTTON/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDPE (Prop_fdpe_C_Q)         0.141     1.615 f  BUTTON/reset_reg/Q
                         net (fo=230, routed)         1.045     2.660    SNAKE_STATE/reset
    SLICE_X30Y15         FDCE                                         f  SNAKE_STATE/snake_position_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=5664, routed)        0.826     1.953    SNAKE_STATE/clk_IBUF_BUFG
    SLICE_X30Y15         FDCE                                         r  SNAKE_STATE/snake_position_reg[0][1]/C
                         clock pessimism             -0.478     1.475    
    SLICE_X30Y15         FDCE (Remov_fdce_C_CLR)     -0.067     1.408    SNAKE_STATE/snake_position_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           2.660    
  -------------------------------------------------------------------
                         slack                                  1.252    

Slack (MET) :             1.252ns  (arrival time - required time)
  Source:                 BUTTON/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SNAKE_STATE/snake_position_reg[0][4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.141ns (11.886%)  route 1.045ns (88.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=5664, routed)        0.591     1.474    BUTTON/clk_IBUF_BUFG
    SLICE_X0Y14          FDPE                                         r  BUTTON/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDPE (Prop_fdpe_C_Q)         0.141     1.615 f  BUTTON/reset_reg/Q
                         net (fo=230, routed)         1.045     2.660    SNAKE_STATE/reset
    SLICE_X30Y15         FDCE                                         f  SNAKE_STATE/snake_position_reg[0][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=5664, routed)        0.826     1.953    SNAKE_STATE/clk_IBUF_BUFG
    SLICE_X30Y15         FDCE                                         r  SNAKE_STATE/snake_position_reg[0][4]/C
                         clock pessimism             -0.478     1.475    
    SLICE_X30Y15         FDCE (Remov_fdce_C_CLR)     -0.067     1.408    SNAKE_STATE/snake_position_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           2.660    
  -------------------------------------------------------------------
                         slack                                  1.252    

Slack (MET) :             1.253ns  (arrival time - required time)
  Source:                 BUTTON/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SNAKE_STATE/snake_position_reg[0][5]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.161ns  (logic 0.141ns (12.146%)  route 1.020ns (87.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=5664, routed)        0.591     1.474    BUTTON/clk_IBUF_BUFG
    SLICE_X0Y14          FDPE                                         r  BUTTON/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDPE (Prop_fdpe_C_Q)         0.141     1.615 f  BUTTON/reset_reg/Q
                         net (fo=230, routed)         1.020     2.635    SNAKE_STATE/reset
    SLICE_X29Y14         FDPE                                         f  SNAKE_STATE/snake_position_reg[0][5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=5664, routed)        0.828     1.955    SNAKE_STATE/clk_IBUF_BUFG
    SLICE_X29Y14         FDPE                                         r  SNAKE_STATE/snake_position_reg[0][5]/C
                         clock pessimism             -0.478     1.477    
    SLICE_X29Y14         FDPE (Remov_fdpe_C_PRE)     -0.095     1.382    SNAKE_STATE/snake_position_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           2.635    
  -------------------------------------------------------------------
                         slack                                  1.253    

Slack (MET) :             1.253ns  (arrival time - required time)
  Source:                 BUTTON/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SNAKE_STATE/snake_position_reg[0][6]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.161ns  (logic 0.141ns (12.146%)  route 1.020ns (87.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=5664, routed)        0.591     1.474    BUTTON/clk_IBUF_BUFG
    SLICE_X0Y14          FDPE                                         r  BUTTON/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDPE (Prop_fdpe_C_Q)         0.141     1.615 f  BUTTON/reset_reg/Q
                         net (fo=230, routed)         1.020     2.635    SNAKE_STATE/reset
    SLICE_X29Y14         FDPE                                         f  SNAKE_STATE/snake_position_reg[0][6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=5664, routed)        0.828     1.955    SNAKE_STATE/clk_IBUF_BUFG
    SLICE_X29Y14         FDPE                                         r  SNAKE_STATE/snake_position_reg[0][6]/C
                         clock pessimism             -0.478     1.477    
    SLICE_X29Y14         FDPE (Remov_fdpe_C_PRE)     -0.095     1.382    SNAKE_STATE/snake_position_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           2.635    
  -------------------------------------------------------------------
                         slack                                  1.253    





