
*** Running vivado
    with args -log Nexys4DdrUserDemo.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Nexys4DdrUserDemo.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source Nexys4DdrUserDemo.tcl -notrace
Command: synth_design -top Nexys4DdrUserDemo -part xc7a100tcsg324-1 -fanout_limit 400 -fsm_extraction one_hot -keep_equivalent_registers -resource_sharing off -no_lc -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1880 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 329.262 ; gain = 116.945
---------------------------------------------------------------------------------
WARNING: [Synth 8-1565] actual for formal port s_axis_cartesian_tdata is neither a static name nor a globally static expression [D:/Vivado_Labs/User_Demo/src/hdl/AccelArithmetics.vhd:238]
INFO: [Synth 8-638] synthesizing module 'Nexys4DdrUserDemo' [D:/Vivado_Labs/User_Demo/src/hdl/Nexys4DdrUserDemo.vhd:140]
INFO: [Synth 8-3491] module 'ClkGen' declared at 'D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/realtime/ClkGen_stub.vhdl:5' bound to instance 'Inst_ClkGen' of component 'ClkGen' [D:/Vivado_Labs/User_Demo/src/hdl/Nexys4DdrUserDemo.vhd:393]
INFO: [Synth 8-638] synthesizing module 'ClkGen' [D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/realtime/ClkGen_stub.vhdl:16]
INFO: [Synth 8-3491] module 'RgbLed' declared at 'D:/Vivado_Labs/User_Demo/src/hdl/RgbLed.vhd:28' bound to instance 'Inst_RGB' of component 'RgbLed' [D:/Vivado_Labs/User_Demo/src/hdl/Nexys4DdrUserDemo.vhd:406]
INFO: [Synth 8-638] synthesizing module 'RgbLed' [D:/Vivado_Labs/User_Demo/src/hdl/RgbLed.vhd:53]
INFO: [Synth 8-3491] module 'Pwm' declared at 'D:/Vivado_Labs/User_Demo/src/hdl/Pwm.vhd:28' bound to instance 'PwmRed' of component 'Pwm' [D:/Vivado_Labs/User_Demo/src/hdl/RgbLed.vhd:138]
INFO: [Synth 8-638] synthesizing module 'Pwm' [D:/Vivado_Labs/User_Demo/src/hdl/Pwm.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'Pwm' (1#1) [D:/Vivado_Labs/User_Demo/src/hdl/Pwm.vhd:36]
INFO: [Synth 8-3491] module 'Pwm' declared at 'D:/Vivado_Labs/User_Demo/src/hdl/Pwm.vhd:28' bound to instance 'PwmGreen' of component 'Pwm' [D:/Vivado_Labs/User_Demo/src/hdl/RgbLed.vhd:144]
INFO: [Synth 8-3491] module 'Pwm' declared at 'D:/Vivado_Labs/User_Demo/src/hdl/Pwm.vhd:28' bound to instance 'PwmBlue' of component 'Pwm' [D:/Vivado_Labs/User_Demo/src/hdl/RgbLed.vhd:150]
	Parameter NR_OF_CLKS bound to: 4095 - type: integer 
INFO: [Synth 8-3491] module 'Dbncr' declared at 'D:/Vivado_Labs/User_Demo/src/hdl/Dbncr.vhd:35' bound to instance 'Btn1' of component 'Dbncr' [D:/Vivado_Labs/User_Demo/src/hdl/RgbLed.vhd:157]
INFO: [Synth 8-638] synthesizing module 'Dbncr' [D:/Vivado_Labs/User_Demo/src/hdl/Dbncr.vhd:46]
	Parameter NR_OF_CLKS bound to: 4095 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Dbncr' (2#1) [D:/Vivado_Labs/User_Demo/src/hdl/Dbncr.vhd:46]
	Parameter NR_OF_CLKS bound to: 4095 - type: integer 
INFO: [Synth 8-3491] module 'Dbncr' declared at 'D:/Vivado_Labs/User_Demo/src/hdl/Dbncr.vhd:35' bound to instance 'Btn2' of component 'Dbncr' [D:/Vivado_Labs/User_Demo/src/hdl/RgbLed.vhd:165]
	Parameter NR_OF_CLKS bound to: 4095 - type: integer 
INFO: [Synth 8-3491] module 'Dbncr' declared at 'D:/Vivado_Labs/User_Demo/src/hdl/Dbncr.vhd:35' bound to instance 'Btn3' of component 'Dbncr' [D:/Vivado_Labs/User_Demo/src/hdl/RgbLed.vhd:173]
	Parameter NR_OF_CLKS bound to: 4095 - type: integer 
INFO: [Synth 8-3491] module 'Dbncr' declared at 'D:/Vivado_Labs/User_Demo/src/hdl/Dbncr.vhd:35' bound to instance 'Btn4' of component 'Dbncr' [D:/Vivado_Labs/User_Demo/src/hdl/RgbLed.vhd:181]
INFO: [Synth 8-256] done synthesizing module 'RgbLed' (3#1) [D:/Vivado_Labs/User_Demo/src/hdl/RgbLed.vhd:53]
INFO: [Synth 8-3491] module 'sSegDemo' declared at 'D:/Vivado_Labs/User_Demo/src/hdl/sSegDemo.vhd:28' bound to instance 'Inst_SevenSeg' of component 'sSegDemo' [D:/Vivado_Labs/User_Demo/src/hdl/Nexys4DdrUserDemo.vhd:428]
INFO: [Synth 8-638] synthesizing module 'sSegDemo' [D:/Vivado_Labs/User_Demo/src/hdl/sSegDemo.vhd:37]
INFO: [Synth 8-3491] module 'sSegDisplay' declared at 'D:/Vivado_Labs/User_Demo/src/hdl/sSegDisplay.vhd:39' bound to instance 'Disp' of component 'sSegDisplay' [D:/Vivado_Labs/User_Demo/src/hdl/sSegDemo.vhd:64]
INFO: [Synth 8-638] synthesizing module 'sSegDisplay' [D:/Vivado_Labs/User_Demo/src/hdl/sSegDisplay.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'sSegDisplay' (4#1) [D:/Vivado_Labs/User_Demo/src/hdl/sSegDisplay.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'sSegDemo' (5#1) [D:/Vivado_Labs/User_Demo/src/hdl/sSegDemo.vhd:37]
INFO: [Synth 8-3491] module 'AudioDemo' declared at 'D:/Vivado_Labs/User_Demo/src/hdl/AudioDemo.vhd:45' bound to instance 'Inst_Audio' of component 'AudioDemo' [D:/Vivado_Labs/User_Demo/src/hdl/Nexys4DdrUserDemo.vhd:439]
INFO: [Synth 8-638] synthesizing module 'AudioDemo' [D:/Vivado_Labs/User_Demo/src/hdl/AudioDemo.vhd:87]
	Parameter NR_OF_CLKS bound to: 4095 - type: integer 
INFO: [Synth 8-3491] module 'Dbncr' declared at 'D:/Vivado_Labs/User_Demo/src/hdl/Dbncr.vhd:35' bound to instance 'Btnu' of component 'Dbncr' [D:/Vivado_Labs/User_Demo/src/hdl/AudioDemo.vhd:292]
	Parameter C_NR_OF_BITS bound to: 16 - type: integer 
	Parameter C_SYS_CLK_FREQ_MHZ bound to: 100 - type: integer 
	Parameter C_PDM_FREQ_HZ bound to: 2000000 - type: integer 
INFO: [Synth 8-3491] module 'PdmDes' declared at 'D:/Vivado_Labs/User_Demo/src/hdl/PdmDes.vhd:39' bound to instance 'Deserializer' of component 'PdmDes' [D:/Vivado_Labs/User_Demo/src/hdl/AudioDemo.vhd:303]
INFO: [Synth 8-638] synthesizing module 'PdmDes' [D:/Vivado_Labs/User_Demo/src/hdl/PdmDes.vhd:61]
	Parameter C_NR_OF_BITS bound to: 16 - type: integer 
	Parameter C_SYS_CLK_FREQ_MHZ bound to: 100 - type: integer 
	Parameter C_PDM_FREQ_HZ bound to: 2000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PdmDes' (6#1) [D:/Vivado_Labs/User_Demo/src/hdl/PdmDes.vhd:61]
	Parameter C_RW_CYCLE_NS bound to: 1200 - type: integer 
INFO: [Synth 8-3491] module 'RamCntrl' declared at 'D:/Vivado_Labs/User_Demo/src/hdl/RamCntrl.vhd:23' bound to instance 'RAM' of component 'RamCntrl' [D:/Vivado_Labs/User_Demo/src/hdl/AudioDemo.vhd:322]
INFO: [Synth 8-638] synthesizing module 'RamCntrl' [D:/Vivado_Labs/User_Demo/src/hdl/RamCntrl.vhd:54]
	Parameter C_RW_CYCLE_NS bound to: 1200 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/Vivado_Labs/User_Demo/src/hdl/RamCntrl.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'RamCntrl' (7#1) [D:/Vivado_Labs/User_Demo/src/hdl/RamCntrl.vhd:54]
INFO: [Synth 8-3491] module 'Ram2Ddr' declared at 'D:/Vivado_Labs/User_Demo/src/hdl/Ram2Ddr.vhd:26' bound to instance 'DDR' of component 'Ram2Ddr' [D:/Vivado_Labs/User_Demo/src/hdl/AudioDemo.vhd:348]
INFO: [Synth 8-638] synthesizing module 'Ram2Ddr' [D:/Vivado_Labs/User_Demo/src/hdl/Ram2Ddr.vhd:61]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "GRAY" *) [D:/Vivado_Labs/User_Demo/src/hdl/Ram2Ddr.vhd:130]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [D:/Vivado_Labs/User_Demo/src/hdl/Ram2Ddr.vhd:137]
INFO: [Synth 8-3491] module 'ddr' declared at 'D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/realtime/ddr_stub.vhdl:5' bound to instance 'Inst_DDR' of component 'ddr' [D:/Vivado_Labs/User_Demo/src/hdl/Ram2Ddr.vhd:191]
INFO: [Synth 8-638] synthesizing module 'ddr' [D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/realtime/ddr_stub.vhdl:49]
WARNING: [Synth 8-614] signal 'ram_wen_int' is read in the process but is not in the sensitivity list [D:/Vivado_Labs/User_Demo/src/hdl/Ram2Ddr.vhd:266]
WARNING: [Synth 8-614] signal 'ram_oen_int' is read in the process but is not in the sensitivity list [D:/Vivado_Labs/User_Demo/src/hdl/Ram2Ddr.vhd:266]
INFO: [Synth 8-226] default block is never used [D:/Vivado_Labs/User_Demo/src/hdl/Ram2Ddr.vhd:356]
INFO: [Synth 8-226] default block is never used [D:/Vivado_Labs/User_Demo/src/hdl/Ram2Ddr.vhd:458]
INFO: [Synth 8-256] done synthesizing module 'Ram2Ddr' (8#1) [D:/Vivado_Labs/User_Demo/src/hdl/Ram2Ddr.vhd:61]
	Parameter C_NR_OF_BITS bound to: 16 - type: integer 
	Parameter C_SYS_CLK_FREQ_MHZ bound to: 100 - type: integer 
	Parameter C_PDM_FREQ_HZ bound to: 2000000 - type: integer 
INFO: [Synth 8-3491] module 'PdmSer' declared at 'D:/Vivado_Labs/User_Demo/src/hdl/PdmSer.vhd:41' bound to instance 'Serializer' of component 'PdmSer' [D:/Vivado_Labs/User_Demo/src/hdl/AudioDemo.vhd:400]
INFO: [Synth 8-638] synthesizing module 'PdmSer' [D:/Vivado_Labs/User_Demo/src/hdl/PdmSer.vhd:59]
	Parameter C_NR_OF_BITS bound to: 16 - type: integer 
	Parameter C_SYS_CLK_FREQ_MHZ bound to: 100 - type: integer 
	Parameter C_PDM_FREQ_HZ bound to: 2000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PdmSer' (9#1) [D:/Vivado_Labs/User_Demo/src/hdl/PdmSer.vhd:59]
INFO: [Synth 8-226] default block is never used [D:/Vivado_Labs/User_Demo/src/hdl/AudioDemo.vhd:470]
INFO: [Synth 8-226] default block is never used [D:/Vivado_Labs/User_Demo/src/hdl/AudioDemo.vhd:518]
	Parameter C_SYS_CLK_FREQ_MHZ bound to: 100 - type: integer 
	Parameter C_SECONDS_TO_RECORD bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'LedBar' declared at 'D:/Vivado_Labs/User_Demo/src/hdl/LedBar.vhd:37' bound to instance 'Leds' of component 'LedBar' [D:/Vivado_Labs/User_Demo/src/hdl/AudioDemo.vhd:543]
INFO: [Synth 8-638] synthesizing module 'LedBar' [D:/Vivado_Labs/User_Demo/src/hdl/LedBar.vhd:50]
	Parameter C_SYS_CLK_FREQ_MHZ bound to: 100 - type: integer 
	Parameter C_SECONDS_TO_RECORD bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'LedBar' (10#1) [D:/Vivado_Labs/User_Demo/src/hdl/LedBar.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'AudioDemo' (11#1) [D:/Vivado_Labs/User_Demo/src/hdl/AudioDemo.vhd:87]
INFO: [Synth 8-638] synthesizing module 'FPGAMonitor' [D:/Vivado_Labs/User_Demo/src/hdl/FPGAMonitor.vhd:43]
	Parameter CLOCKFREQ bound to: 100 - type: integer 
	Parameter RESET_PERIOD bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'LocalRst' declared at 'D:/Vivado_Labs/User_Demo/src/hdl/LocalRst.vhd:34' bound to instance 'Sync_Reset' of component 'LocalRst' [D:/Vivado_Labs/User_Demo/src/hdl/FPGAMonitor.vhd:71]
INFO: [Synth 8-638] synthesizing module 'LocalRst' [D:/Vivado_Labs/User_Demo/src/hdl/LocalRst.vhd:41]
	Parameter RESET_PERIOD bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'LocalRst' (12#1) [D:/Vivado_Labs/User_Demo/src/hdl/LocalRst.vhd:41]
	Parameter INIT_40 bound to: 16'b0001000000000000 
	Parameter INIT_41 bound to: 16'b0011111100111111 
	Parameter INIT_42 bound to: 16'b0000010000000000 
	Parameter INIT_43 bound to: 16'b0000000000000000 
	Parameter INIT_44 bound to: 16'b0000000000000000 
	Parameter INIT_45 bound to: 16'b0000000000000000 
	Parameter INIT_46 bound to: 16'b0000000000000000 
	Parameter INIT_47 bound to: 16'b0000000000000000 
	Parameter INIT_48 bound to: 16'b0000000100000000 
	Parameter INIT_49 bound to: 16'b0000000000000000 
	Parameter INIT_4A bound to: 16'b0000000000000000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000000000000000 
	Parameter INIT_4D bound to: 16'b0000000000000000 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b1011010111101101 
	Parameter INIT_51 bound to: 16'b0101011111100100 
	Parameter INIT_52 bound to: 16'b1010000101000111 
	Parameter INIT_53 bound to: 16'b1100101000110011 
	Parameter INIT_54 bound to: 16'b1010100100111010 
	Parameter INIT_55 bound to: 16'b0101001011000110 
	Parameter INIT_56 bound to: 16'b1001010101010101 
	Parameter INIT_57 bound to: 16'b1010111001001110 
	Parameter INIT_58 bound to: 16'b0101100110011001 
	Parameter INIT_59 bound to: 16'b0000000000000000 
	Parameter INIT_5A bound to: 16'b0000000000000000 
	Parameter INIT_5B bound to: 16'b0000000000000000 
	Parameter INIT_5C bound to: 16'b0101000100010001 
	Parameter INIT_5D bound to: 16'b0000000000000000 
	Parameter INIT_5E bound to: 16'b0000000000000000 
	Parameter INIT_5F bound to: 16'b0000000000000000 
	Parameter IS_CONVSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_DCLK_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SIM_MONITOR_FILE bound to: design.txt - type: string 
INFO: [Synth 8-113] binding component instance 'XADC_INST' to cell 'XADC' [D:/Vivado_Labs/User_Demo/src/hdl/FPGAMonitor.vhd:80]
WARNING: [Synth 8-614] signal 'waitCnt' is read in the process but is not in the sensitivity list [D:/Vivado_Labs/User_Demo/src/hdl/FPGAMonitor.vhd:203]
WARNING: [Synth 8-614] signal 'x_drdy_r' is read in the process but is not in the sensitivity list [D:/Vivado_Labs/User_Demo/src/hdl/FPGAMonitor.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'FPGAMonitor' (13#1) [D:/Vivado_Labs/User_Demo/src/hdl/FPGAMonitor.vhd:43]
	Parameter CLOCKFREQ bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'TempSensorCtl' declared at 'D:/Vivado_Labs/User_Demo/src/hdl/TempSensorCtl.vhd:42' bound to instance 'Inst_TempSensorCtl' of component 'TempSensorCtl' [D:/Vivado_Labs/User_Demo/src/hdl/Nexys4DdrUserDemo.vhd:484]
INFO: [Synth 8-638] synthesizing module 'TempSensorCtl' [D:/Vivado_Labs/User_Demo/src/hdl/TempSensorCtl.vhd:59]
	Parameter CLOCKFREQ bound to: 100 - type: integer 
	Parameter CLOCKFREQ bound to: 100 - type: integer 
	Parameter ATTEMPT_SLAVE_UNBLOCK bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'TWICtl' declared at 'D:/Vivado_Labs/User_Demo/src/hdl/TWICtl.vhd:68' bound to instance 'Inst_TWICtl' of component 'TWICtl' [D:/Vivado_Labs/User_Demo/src/hdl/TempSensorCtl.vhd:164]
INFO: [Synth 8-638] synthesizing module 'TWICtl' [D:/Vivado_Labs/User_Demo/src/hdl/TWICtl.vhd:132]
	Parameter CLOCKFREQ bound to: 100 - type: integer 
	Parameter ATTEMPT_SLAVE_UNBLOCK bound to: 1 - type: bool 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "gray" *) [D:/Vivado_Labs/User_Demo/src/hdl/TWICtl.vhd:144]
INFO: [Synth 8-226] default block is never used [D:/Vivado_Labs/User_Demo/src/hdl/TWICtl.vhd:357]
INFO: [Synth 8-226] default block is never used [D:/Vivado_Labs/User_Demo/src/hdl/TWICtl.vhd:375]
INFO: [Synth 8-226] default block is never used [D:/Vivado_Labs/User_Demo/src/hdl/TWICtl.vhd:393]
INFO: [Synth 8-226] default block is never used [D:/Vivado_Labs/User_Demo/src/hdl/TWICtl.vhd:411]
INFO: [Synth 8-226] default block is never used [D:/Vivado_Labs/User_Demo/src/hdl/TWICtl.vhd:429]
INFO: [Synth 8-226] default block is never used [D:/Vivado_Labs/User_Demo/src/hdl/TWICtl.vhd:447]
WARNING: [Synth 8-614] signal 'timeOutCnt' is read in the process but is not in the sensitivity list [D:/Vivado_Labs/User_Demo/src/hdl/TWICtl.vhd:500]
WARNING: [Synth 8-3848] Net ERRTYPE_O in module/entity TWICtl does not have driver. [D:/Vivado_Labs/User_Demo/src/hdl/TWICtl.vhd:121]
INFO: [Synth 8-256] done synthesizing module 'TWICtl' (14#1) [D:/Vivado_Labs/User_Demo/src/hdl/TWICtl.vhd:132]
INFO: [Synth 8-226] default block is never used [D:/Vivado_Labs/User_Demo/src/hdl/TempSensorCtl.vhd:329]
WARNING: [Synth 8-614] signal 'initA' is read in the process but is not in the sensitivity list [D:/Vivado_Labs/User_Demo/src/hdl/TempSensorCtl.vhd:324]
INFO: [Synth 8-256] done synthesizing module 'TempSensorCtl' (15#1) [D:/Vivado_Labs/User_Demo/src/hdl/TempSensorCtl.vhd:59]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter SCLK_FREQUENCY_HZ bound to: 100000 - type: integer 
	Parameter NUM_READS_AVG bound to: 16 - type: integer 
	Parameter UPDATE_FREQUENCY_HZ bound to: 1000 - type: integer 
INFO: [Synth 8-3491] module 'AccelerometerCtl' declared at 'D:/Vivado_Labs/User_Demo/src/hdl/AccelerometerCtl.vhd:42' bound to instance 'Inst_AccelerometerCtl' of component 'AccelerometerCtl' [D:/Vivado_Labs/User_Demo/src/hdl/Nexys4DdrUserDemo.vhd:502]
INFO: [Synth 8-638] synthesizing module 'AccelerometerCtl' [D:/Vivado_Labs/User_Demo/src/hdl/AccelerometerCtl.vhd:70]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter SCLK_FREQUENCY_HZ bound to: 100000 - type: integer 
	Parameter NUM_READS_AVG bound to: 16 - type: integer 
	Parameter UPDATE_FREQUENCY_HZ bound to: 1000 - type: integer 
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter SCLK_FREQUENCY_HZ bound to: 100000 - type: integer 
	Parameter NUM_READS_AVG bound to: 16 - type: integer 
	Parameter UPDATE_FREQUENCY_HZ bound to: 1000 - type: integer 
INFO: [Synth 8-3491] module 'ADXL362Ctrl' declared at 'D:/Vivado_Labs/User_Demo/src/hdl/ADXL362Ctrl.vhd:89' bound to instance 'ADXL_Control' of component 'ADXL362Ctrl' [D:/Vivado_Labs/User_Demo/src/hdl/AccelerometerCtl.vhd:163]
INFO: [Synth 8-638] synthesizing module 'ADXL362Ctrl' [D:/Vivado_Labs/User_Demo/src/hdl/ADXL362Ctrl.vhd:117]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter SCLK_FREQUENCY_HZ bound to: 100000 - type: integer 
	Parameter NUM_READS_AVG bound to: 16 - type: integer 
	Parameter UPDATE_FREQUENCY_HZ bound to: 1000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "USER" *) [D:/Vivado_Labs/User_Demo/src/hdl/ADXL362Ctrl.vhd:283]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "USER" *) [D:/Vivado_Labs/User_Demo/src/hdl/ADXL362Ctrl.vhd:312]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "USER" *) [D:/Vivado_Labs/User_Demo/src/hdl/ADXL362Ctrl.vhd:365]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter SCLK_FREQUENCY_HZ bound to: 100000 - type: integer 
INFO: [Synth 8-3491] module 'SPI_If' declared at 'D:/Vivado_Labs/User_Demo/src/hdl/SPI_If.vhd:42' bound to instance 'SPI_Interface' of component 'SPI_If' [D:/Vivado_Labs/User_Demo/src/hdl/ADXL362Ctrl.vhd:373]
INFO: [Synth 8-638] synthesizing module 'SPI_If' [D:/Vivado_Labs/User_Demo/src/hdl/SPI_If.vhd:66]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter SCLK_FREQUENCY_HZ bound to: 100000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "USER" *) [D:/Vivado_Labs/User_Demo/src/hdl/SPI_If.vhd:113]
INFO: [Synth 8-256] done synthesizing module 'SPI_If' (16#1) [D:/Vivado_Labs/User_Demo/src/hdl/SPI_If.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'ADXL362Ctrl' (17#1) [D:/Vivado_Labs/User_Demo/src/hdl/ADXL362Ctrl.vhd:117]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter ACC_X_Y_MAX bound to: 10'b0111111111 
	Parameter ACC_X_Y_MIN bound to: 10'b0000000000 
INFO: [Synth 8-3491] module 'AccelArithmetics' declared at 'D:/Vivado_Labs/User_Demo/src/hdl/AccelArithmetics.vhd:49' bound to instance 'Accel_Calculation' of component 'AccelArithmetics' [D:/Vivado_Labs/User_Demo/src/hdl/AccelerometerCtl.vhd:190]
INFO: [Synth 8-638] synthesizing module 'AccelArithmetics' [D:/Vivado_Labs/User_Demo/src/hdl/AccelArithmetics.vhd:74]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter ACC_X_Y_MAX bound to: 10'b0111111111 
	Parameter ACC_X_Y_MIN bound to: 10'b0000000000 
INFO: [Synth 8-637] synthesizing blackbox instance 'Magnitude_Calculation' of component 'Square_Root' [D:/Vivado_Labs/User_Demo/src/hdl/AccelArithmetics.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'AccelArithmetics' (18#1) [D:/Vivado_Labs/User_Demo/src/hdl/AccelArithmetics.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'AccelerometerCtl' (19#1) [D:/Vivado_Labs/User_Demo/src/hdl/AccelerometerCtl.vhd:70]
INFO: [Synth 8-3491] module 'MouseCtl' declared at 'D:/Vivado_Labs/User_Demo/src/hdl/MouseCtl.vhd:179' bound to instance 'Inst_MouseCtl' of component 'MouseCtl' [D:/Vivado_Labs/User_Demo/src/hdl/Nexys4DdrUserDemo.vhd:530]
INFO: [Synth 8-638] synthesizing module 'MouseCtl' [D:/Vivado_Labs/User_Demo/src/hdl/MouseCtl.vhd:208]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter CHECK_PERIOD_MS bound to: 500 - type: integer 
	Parameter TIMEOUT_PERIOD_MS bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'Ps2Interface' declared at 'D:/Vivado_Labs/User_Demo/src/hdl/Ps2Interface.vhd:152' bound to instance 'Inst_Ps2Interface' of component 'Ps2Interface' [D:/Vivado_Labs/User_Demo/src/hdl/MouseCtl.vhd:370]
INFO: [Synth 8-638] synthesizing module 'Ps2Interface' [D:/Vivado_Labs/User_Demo/src/hdl/Ps2Interface.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'Ps2Interface' (20#1) [D:/Vivado_Labs/User_Demo/src/hdl/Ps2Interface.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'MouseCtl' (21#1) [D:/Vivado_Labs/User_Demo/src/hdl/MouseCtl.vhd:208]
INFO: [Synth 8-3491] module 'Vga' declared at 'D:/Vivado_Labs/User_Demo/src/hdl/Vga.vhd:69' bound to instance 'Inst_VGA' of component 'Vga' [D:/Vivado_Labs/User_Demo/src/hdl/Nexys4DdrUserDemo.vhd:554]
INFO: [Synth 8-638] synthesizing module 'Vga' [D:/Vivado_Labs/User_Demo/src/hdl/Vga.vhd:101]
INFO: [Synth 8-3491] module 'PxlClkGen' declared at 'D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/realtime/PxlClkGen_stub.vhdl:5' bound to instance 'Inst_PxlClkGen' of component 'PxlClkGen' [D:/Vivado_Labs/User_Demo/src/hdl/Vga.vhd:733]
INFO: [Synth 8-638] synthesizing module 'PxlClkGen' [D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/realtime/PxlClkGen_stub.vhdl:14]
	Parameter X_START bound to: 25 - type: integer 
	Parameter Y_START bound to: 176 - type: integer 
INFO: [Synth 8-3491] module 'LogoDisplay' declared at 'D:/Vivado_Labs/User_Demo/src/hdl/LogoDisplay.vhd:35' bound to instance 'Inst_LogoDisplay' of component 'LogoDisplay' [D:/Vivado_Labs/User_Demo/src/hdl/Vga.vhd:842]
INFO: [Synth 8-638] synthesizing module 'LogoDisplay' [D:/Vivado_Labs/User_Demo/src/hdl/LogoDisplay.vhd:48]
	Parameter X_START bound to: 25 - type: integer 
	Parameter Y_START bound to: 176 - type: integer 
INFO: [Synth 8-3491] module 'BRAM_1' declared at 'D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/realtime/BRAM_1_stub.vhdl:5' bound to instance 'Inst_BRAM_1' of component 'BRAM_1' [D:/Vivado_Labs/User_Demo/src/hdl/LogoDisplay.vhd:70]
INFO: [Synth 8-638] synthesizing module 'BRAM_1' [D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/realtime/BRAM_1_stub.vhdl:14]
INFO: [Synth 8-256] done synthesizing module 'LogoDisplay' (22#1) [D:/Vivado_Labs/User_Demo/src/hdl/LogoDisplay.vhd:48]
	Parameter X_TMP_COL_WIDTH bound to: 50 - type: integer 
	Parameter Y_TMP_COL_HEIGHT bound to: 472 - type: integer 
	Parameter X_TMP_H_LOC bound to: 1050 - type: integer 
	Parameter Y_TMP_V_LOC bound to: 80 - type: integer 
	Parameter INPUT_DATA_WIDTH bound to: 12 - type: integer 
	Parameter TMP_TYPE bound to: XADC - type: string 
INFO: [Synth 8-3491] module 'TempDisplay' declared at 'D:/Vivado_Labs/User_Demo/src/hdl/TempDisplay.vhd:37' bound to instance 'Inst_XadcTempDisplay' of component 'TempDisplay' [D:/Vivado_Labs/User_Demo/src/hdl/Vga.vhd:864]
INFO: [Synth 8-638] synthesizing module 'TempDisplay' [D:/Vivado_Labs/User_Demo/src/hdl/TempDisplay.vhd:58]
	Parameter X_TMP_COL_WIDTH bound to: 50 - type: integer 
	Parameter Y_TMP_COL_HEIGHT bound to: 472 - type: integer 
	Parameter X_TMP_H_LOC bound to: 1050 - type: integer 
	Parameter Y_TMP_V_LOC bound to: 80 - type: integer 
	Parameter INPUT_DATA_WIDTH bound to: 12 - type: integer 
	Parameter TMP_TYPE bound to: XADC - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'XADC.temp_xad_px_scaled_reg' and it is trimmed from '25' to '14' bits. [D:/Vivado_Labs/User_Demo/src/hdl/TempDisplay.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'TempDisplay' (23#1) [D:/Vivado_Labs/User_Demo/src/hdl/TempDisplay.vhd:58]
	Parameter X_TMP_COL_WIDTH bound to: 50 - type: integer 
	Parameter Y_TMP_COL_HEIGHT bound to: 472 - type: integer 
	Parameter X_TMP_H_LOC bound to: 1125 - type: integer 
	Parameter Y_TMP_V_LOC bound to: 80 - type: integer 
	Parameter INPUT_DATA_WIDTH bound to: 13 - type: integer 
	Parameter TMP_TYPE bound to: TEMP_ACC - type: string 
INFO: [Synth 8-3491] module 'TempDisplay' declared at 'D:/Vivado_Labs/User_Demo/src/hdl/TempDisplay.vhd:37' bound to instance 'Inst_Adt7420TempDisplay' of component 'TempDisplay' [D:/Vivado_Labs/User_Demo/src/hdl/Vga.vhd:887]
INFO: [Synth 8-638] synthesizing module 'TempDisplay__parameterized1' [D:/Vivado_Labs/User_Demo/src/hdl/TempDisplay.vhd:58]
	Parameter X_TMP_COL_WIDTH bound to: 50 - type: integer 
	Parameter Y_TMP_COL_HEIGHT bound to: 472 - type: integer 
	Parameter X_TMP_H_LOC bound to: 1125 - type: integer 
	Parameter Y_TMP_V_LOC bound to: 80 - type: integer 
	Parameter INPUT_DATA_WIDTH bound to: 13 - type: integer 
	Parameter TMP_TYPE bound to: TEMP_ACC - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'TEMP_ACC.temp_scaled_reg' and it is trimmed from '15' to '14' bits. [D:/Vivado_Labs/User_Demo/src/hdl/TempDisplay.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'TempDisplay__parameterized1' (23#1) [D:/Vivado_Labs/User_Demo/src/hdl/TempDisplay.vhd:58]
	Parameter X_TMP_COL_WIDTH bound to: 50 - type: integer 
	Parameter Y_TMP_COL_HEIGHT bound to: 472 - type: integer 
	Parameter X_TMP_H_LOC bound to: 1200 - type: integer 
	Parameter Y_TMP_V_LOC bound to: 80 - type: integer 
	Parameter INPUT_DATA_WIDTH bound to: 12 - type: integer 
	Parameter TMP_TYPE bound to: TEMP_ACC - type: string 
INFO: [Synth 8-3491] module 'TempDisplay' declared at 'D:/Vivado_Labs/User_Demo/src/hdl/TempDisplay.vhd:37' bound to instance 'Inst_Adxl362TempDisplay' of component 'TempDisplay' [D:/Vivado_Labs/User_Demo/src/hdl/Vga.vhd:909]
INFO: [Synth 8-638] synthesizing module 'TempDisplay__parameterized3' [D:/Vivado_Labs/User_Demo/src/hdl/TempDisplay.vhd:58]
	Parameter X_TMP_COL_WIDTH bound to: 50 - type: integer 
	Parameter Y_TMP_COL_HEIGHT bound to: 472 - type: integer 
	Parameter X_TMP_H_LOC bound to: 1200 - type: integer 
	Parameter Y_TMP_V_LOC bound to: 80 - type: integer 
	Parameter INPUT_DATA_WIDTH bound to: 12 - type: integer 
	Parameter TMP_TYPE bound to: TEMP_ACC - type: string 
INFO: [Synth 8-256] done synthesizing module 'TempDisplay__parameterized3' (23#1) [D:/Vivado_Labs/User_Demo/src/hdl/TempDisplay.vhd:58]
	Parameter X_RGB_COL_WIDTH bound to: 50 - type: integer 
	Parameter Y_RGB_COL_HEIGHT bound to: 150 - type: integer 
	Parameter X_RGB_R_LOC bound to: 1050 - type: integer 
	Parameter X_RGB_G_LOC bound to: 1125 - type: integer 
	Parameter X_RGB_B_LOC bound to: 1200 - type: integer 
	Parameter Y_RGB_1_LOC bound to: 675 - type: integer 
	Parameter Y_RGB_2_LOC bound to: 840 - type: integer 
INFO: [Synth 8-3491] module 'RgbLedDisplay' declared at 'D:/Vivado_Labs/User_Demo/src/hdl/RgbLedDisplay.vhd:36' bound to instance 'Inst_RGBLedDisplay' of component 'RgbLedDisplay' [D:/Vivado_Labs/User_Demo/src/hdl/Vga.vhd:934]
INFO: [Synth 8-638] synthesizing module 'RgbLedDisplay' [D:/Vivado_Labs/User_Demo/src/hdl/RgbLedDisplay.vhd:68]
	Parameter X_RGB_COL_WIDTH bound to: 50 - type: integer 
	Parameter Y_RGB_COL_HEIGHT bound to: 150 - type: integer 
	Parameter X_RGB_R_LOC bound to: 1050 - type: integer 
	Parameter X_RGB_G_LOC bound to: 1125 - type: integer 
	Parameter X_RGB_B_LOC bound to: 1200 - type: integer 
	Parameter Y_RGB_1_LOC bound to: 675 - type: integer 
	Parameter Y_RGB_2_LOC bound to: 840 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RgbLedDisplay' (24#1) [D:/Vivado_Labs/User_Demo/src/hdl/RgbLedDisplay.vhd:68]
	Parameter X_WIDTH bound to: 915 - type: integer 
	Parameter Y_HEIGHT bound to: 375 - type: integer 
	Parameter X_START bound to: 25 - type: integer 
	Parameter Y_START bound to: 615 - type: integer 
	Parameter PXLCLK_FREQ_HZ bound to: 108000000 - type: integer 
	Parameter H_MAX bound to: 1688 - type: integer 
	Parameter SAMPLE_RATE_DIV bound to: 4096 - type: integer 
	Parameter BG_COLOR bound to: 12'b111111111111 
	Parameter ACTIVE_COLOR bound to: 12'b000000001000 
INFO: [Synth 8-3491] module 'MicDisplay' declared at 'D:/Vivado_Labs/User_Demo/src/hdl/MicDisplay.vhd:32' bound to instance 'Inst_MicDisplay' of component 'MicDisplay' [D:/Vivado_Labs/User_Demo/src/hdl/Vga.vhd:970]
INFO: [Synth 8-638] synthesizing module 'MicDisplay' [D:/Vivado_Labs/User_Demo/src/hdl/MicDisplay.vhd:56]
	Parameter X_WIDTH bound to: 915 - type: integer 
	Parameter Y_HEIGHT bound to: 375 - type: integer 
	Parameter X_START bound to: 25 - type: integer 
	Parameter Y_START bound to: 615 - type: integer 
	Parameter PXLCLK_FREQ_HZ bound to: 108000000 - type: integer 
	Parameter H_MAX bound to: 1688 - type: integer 
	Parameter SAMPLE_RATE_DIV bound to: 4096 - type: integer 
	Parameter BG_COLOR bound to: 12'b111111111111 
	Parameter ACTIVE_COLOR bound to: 12'b000000001000 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "BLOCK" *) [D:/Vivado_Labs/User_Demo/src/hdl/MicDisplay.vhd:97]
INFO: [Synth 8-256] done synthesizing module 'MicDisplay' (25#1) [D:/Vivado_Labs/User_Demo/src/hdl/MicDisplay.vhd:56]
	Parameter X_XY_WIDTH bound to: 511 - type: integer 
	Parameter X_MAG_WIDTH bound to: 45 - type: integer 
	Parameter Y_HEIGHT bound to: 511 - type: integer 
	Parameter X_START bound to: 385 - type: integer 
	Parameter Y_START bound to: 80 - type: integer 
	Parameter BG_COLOR bound to: 12'b111111111111 
	Parameter ACTIVE_COLOR bound to: 12'b000011110000 
	Parameter WARNING_COLOR bound to: 12'b111100000000 
INFO: [Synth 8-3491] module 'AccelDisplay' declared at 'D:/Vivado_Labs/User_Demo/src/hdl/AccelDisplay.vhd:38' bound to instance 'Inst_AccelDisplay' of component 'AccelDisplay' [D:/Vivado_Labs/User_Demo/src/hdl/Vga.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'AccelDisplay' [D:/Vivado_Labs/User_Demo/src/hdl/AccelDisplay.vhd:67]
	Parameter X_XY_WIDTH bound to: 511 - type: integer 
	Parameter X_MAG_WIDTH bound to: 45 - type: integer 
	Parameter Y_HEIGHT bound to: 511 - type: integer 
	Parameter X_START bound to: 385 - type: integer 
	Parameter Y_START bound to: 80 - type: integer 
	Parameter BG_COLOR bound to: 12'b111111111111 
	Parameter ACTIVE_COLOR bound to: 12'b000011110000 
	Parameter WARNING_COLOR bound to: 12'b111100000000 
INFO: [Synth 8-256] done synthesizing module 'AccelDisplay' (26#1) [D:/Vivado_Labs/User_Demo/src/hdl/AccelDisplay.vhd:67]
INFO: [Synth 8-3491] module 'MouseDisplay' declared at 'D:/Vivado_Labs/User_Demo/src/hdl/MouseDisplay.vhd:99' bound to instance 'Inst_MouseDisplay' of component 'MouseDisplay' [D:/Vivado_Labs/User_Demo/src/hdl/Vga.vhd:1033]
INFO: [Synth 8-638] synthesizing module 'MouseDisplay' [D:/Vivado_Labs/User_Demo/src/hdl/MouseDisplay.vhd:129]
WARNING: [Synth 8-614] signal 'ypos' is read in the process but is not in the sensitivity list [D:/Vivado_Labs/User_Demo/src/hdl/MouseDisplay.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'MouseDisplay' (27#1) [D:/Vivado_Labs/User_Demo/src/hdl/MouseDisplay.vhd:129]
INFO: [Synth 8-3491] module 'OverlayCtl' declared at 'D:/Vivado_Labs/User_Demo/src/hdl/OverlayCtl.vhd:35' bound to instance 'Inst_OverlayCtrl' of component 'OverlayCtl' [D:/Vivado_Labs/User_Demo/src/hdl/Vga.vhd:1052]
INFO: [Synth 8-638] synthesizing module 'OverlayCtl' [D:/Vivado_Labs/User_Demo/src/hdl/OverlayCtl.vhd:43]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [D:/Vivado_Labs/User_Demo/src/hdl/OverlayCtl.vhd:57]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [D:/Vivado_Labs/User_Demo/src/hdl/OverlayCtl.vhd:268]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [D:/Vivado_Labs/User_Demo/src/hdl/OverlayCtl.vhd:480]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [D:/Vivado_Labs/User_Demo/src/hdl/OverlayCtl.vhd:691]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [D:/Vivado_Labs/User_Demo/src/hdl/OverlayCtl.vhd:904]
INFO: [Synth 8-256] done synthesizing module 'OverlayCtl' (28#1) [D:/Vivado_Labs/User_Demo/src/hdl/OverlayCtl.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Vga' (29#1) [D:/Vivado_Labs/User_Demo/src/hdl/Vga.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'Nexys4DdrUserDemo' (30#1) [D:/Vivado_Labs/User_Demo/src/hdl/Nexys4DdrUserDemo.vhd:140]
WARNING: [Synth 8-3331] design Vga has unconnected port RGB_LED_RED[7]
WARNING: [Synth 8-3331] design Vga has unconnected port RGB_LED_RED[6]
WARNING: [Synth 8-3331] design Vga has unconnected port RGB_LED_RED[5]
WARNING: [Synth 8-3331] design Vga has unconnected port RGB_LED_GREEN[7]
WARNING: [Synth 8-3331] design Vga has unconnected port RGB_LED_GREEN[6]
WARNING: [Synth 8-3331] design Vga has unconnected port RGB_LED_GREEN[5]
WARNING: [Synth 8-3331] design Vga has unconnected port RGB_LED_BLUE[7]
WARNING: [Synth 8-3331] design Vga has unconnected port RGB_LED_BLUE[6]
WARNING: [Synth 8-3331] design Vga has unconnected port RGB_LED_BLUE[5]
WARNING: [Synth 8-3331] design TWICtl has unconnected port ERRTYPE_O
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 1302.527 ; gain = 1090.211
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 1302.527 ; gain = 1090.211
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'BRAM_1' instantiated as 'Inst_VGA/Inst_LogoDisplay/Inst_BRAM_1' [D:/Vivado_Labs/User_Demo/src/hdl/LogoDisplay.vhd:70]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'ClkGen' instantiated as 'Inst_ClkGen' [D:/Vivado_Labs/User_Demo/src/hdl/Nexys4DdrUserDemo.vhd:393]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'PxlClkGen' instantiated as 'Inst_VGA/Inst_PxlClkGen' [D:/Vivado_Labs/User_Demo/src/hdl/Vga.vhd:733]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'Square_Root' instantiated as 'Inst_AccelerometerCtl/Accel_Calculation/Magnitude_Calculation' [D:/Vivado_Labs/User_Demo/src/hdl/AccelArithmetics.vhd:234]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'ddr' instantiated as 'Inst_Audio/DDR/Inst_DDR' [D:/Vivado_Labs/User_Demo/src/hdl/Ram2Ddr.vhd:191]
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp/BRAM_1_in_context.xdc] for cell 'Inst_VGA/Inst_LogoDisplay/Inst_BRAM_1'
Finished Parsing XDC File [D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp/BRAM_1_in_context.xdc] for cell 'Inst_VGA/Inst_LogoDisplay/Inst_BRAM_1'
Parsing XDC File [D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_2/ClkGen_in_context.xdc] for cell 'Inst_ClkGen'
Finished Parsing XDC File [D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_2/ClkGen_in_context.xdc] for cell 'Inst_ClkGen'
Parsing XDC File [D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_3/ddr_in_context.xdc] for cell 'Inst_Audio/DDR/Inst_DDR'
Finished Parsing XDC File [D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_3/ddr_in_context.xdc] for cell 'Inst_Audio/DDR/Inst_DDR'
Parsing XDC File [D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_4/PxlClkGen_in_context.xdc] for cell 'Inst_VGA/Inst_PxlClkGen'
Finished Parsing XDC File [D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_4/PxlClkGen_in_context.xdc] for cell 'Inst_VGA/Inst_PxlClkGen'
Parsing XDC File [D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_5/Square_Root_in_context.xdc] for cell 'Inst_AccelerometerCtl/Accel_Calculation/Magnitude_Calculation'
Finished Parsing XDC File [D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_5/Square_Root_in_context.xdc] for cell 'Inst_AccelerometerCtl/Accel_Calculation/Magnitude_Calculation'
Parsing XDC File [D:/Vivado_Labs/User_Demo/src/constraints/Nexys4DDR_C.xdc]
Finished Parsing XDC File [D:/Vivado_Labs/User_Demo/src/constraints/Nexys4DDR_C.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Vivado_Labs/User_Demo/src/constraints/Nexys4DDR_C.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Nexys4DdrUserDemo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Nexys4DdrUserDemo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1404.953 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'Inst_AccelerometerCtl/Accel_Calculation/Magnitude_Calculation' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'Inst_VGA/Inst_LogoDisplay/Inst_BRAM_1' at clock pin 'clka' is different from the actual clock period '9.259', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:52 ; elapsed = 00:00:59 . Memory (MB): peak = 1404.953 ; gain = 1192.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:52 ; elapsed = 00:00:59 . Memory (MB): peak = 1404.953 ; gain = 1192.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_i. (constraint file  D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_2/ClkGen_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_i. (constraint file  D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_2/ClkGen_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[0]. (constraint file  D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_3/ddr_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[0]. (constraint file  D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_3/ddr_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[10]. (constraint file  D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_3/ddr_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[10]. (constraint file  D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_3/ddr_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[11]. (constraint file  D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_3/ddr_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[11]. (constraint file  D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_3/ddr_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[12]. (constraint file  D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_3/ddr_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[12]. (constraint file  D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_3/ddr_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[1]. (constraint file  D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_3/ddr_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[1]. (constraint file  D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_3/ddr_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[2]. (constraint file  D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_3/ddr_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[2]. (constraint file  D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_3/ddr_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[3]. (constraint file  D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_3/ddr_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[3]. (constraint file  D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_3/ddr_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[4]. (constraint file  D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_3/ddr_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[4]. (constraint file  D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_3/ddr_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[5]. (constraint file  D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_3/ddr_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[5]. (constraint file  D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_3/ddr_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[6]. (constraint file  D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_3/ddr_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[6]. (constraint file  D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_3/ddr_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[7]. (constraint file  D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_3/ddr_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[7]. (constraint file  D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_3/ddr_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[8]. (constraint file  D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_3/ddr_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[8]. (constraint file  D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_3/ddr_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[9]. (constraint file  D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_3/ddr_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[9]. (constraint file  D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_3/ddr_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ba[0]. (constraint file  D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_3/ddr_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ba[0]. (constraint file  D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_3/ddr_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ba[1]. (constraint file  D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_3/ddr_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ba[1]. (constraint file  D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_3/ddr_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ba[2]. (constraint file  D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_3/ddr_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ba[2]. (constraint file  D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_3/ddr_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_cas_n. (constraint file  D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_3/ddr_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_cas_n. (constraint file  D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_3/ddr_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_cke[0]. (constraint file  D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_3/ddr_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_cke[0]. (constraint file  D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_3/ddr_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_cs_n[0]. (constraint file  D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_3/ddr_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_cs_n[0]. (constraint file  D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_3/ddr_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dm[0]. (constraint file  D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_3/ddr_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dm[0]. (constraint file  D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_3/ddr_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dm[1]. (constraint file  D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_3/ddr_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dm[1]. (constraint file  D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_3/ddr_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[0]. (constraint file  D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_3/ddr_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[0]. (constraint file  D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_3/ddr_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[10]. (constraint file  D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_3/ddr_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[10]. (constraint file  D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_3/ddr_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[11]. (constraint file  D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_3/ddr_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[11]. (constraint file  D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_3/ddr_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[12]. (constraint file  D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_3/ddr_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[12]. (constraint file  D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_3/ddr_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[13]. (constraint file  D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_3/ddr_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[13]. (constraint file  D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_3/ddr_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[14]. (constraint file  D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_3/ddr_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[14]. (constraint file  D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_3/ddr_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[15]. (constraint file  D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_3/ddr_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[15]. (constraint file  D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_3/ddr_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[1]. (constraint file  D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_3/ddr_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[1]. (constraint file  D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_3/ddr_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[2]. (constraint file  D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_3/ddr_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[2]. (constraint file  D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_3/ddr_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[3]. (constraint file  D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_3/ddr_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[3]. (constraint file  D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_3/ddr_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[4]. (constraint file  D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_3/ddr_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[4]. (constraint file  D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_3/ddr_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[5]. (constraint file  D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_3/ddr_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[5]. (constraint file  D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_3/ddr_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[6]. (constraint file  D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_3/ddr_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[6]. (constraint file  D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_3/ddr_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[7]. (constraint file  D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_3/ddr_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[7]. (constraint file  D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_3/ddr_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[8]. (constraint file  D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_3/ddr_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[8]. (constraint file  D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_3/ddr_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[9]. (constraint file  D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_3/ddr_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[9]. (constraint file  D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_3/ddr_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dqs_n[0]. (constraint file  D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_3/ddr_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dqs_n[0]. (constraint file  D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_3/ddr_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dqs_n[1]. (constraint file  D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_3/ddr_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dqs_n[1]. (constraint file  D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_3/ddr_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dqs_p[0]. (constraint file  D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_3/ddr_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dqs_p[0]. (constraint file  D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_3/ddr_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dqs_p[1]. (constraint file  D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_3/ddr_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dqs_p[1]. (constraint file  D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_3/ddr_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_odt[0]. (constraint file  D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_3/ddr_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_odt[0]. (constraint file  D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_3/ddr_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ras_n. (constraint file  D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_3/ddr_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ras_n. (constraint file  D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_3/ddr_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_we_n. (constraint file  D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_3/ddr_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_we_n. (constraint file  D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/.Xil/Vivado-5720-Brendan-PC/dcp_3/ddr_in_context.xdc, line 89).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:52 ; elapsed = 00:00:59 . Memory (MB): peak = 1404.953 ; gain = 1192.637
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "stble" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'RgbLed'
INFO: [Synth 8-5545] ROM "clkCnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "slowClk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "fLed2Off" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "dispVal" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clkCnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "slowCnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "slowClk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "clk_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pdm_clk_rising" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'AddrInt_reg' and it is trimmed from '32' to '27' bits. [D:/Vivado_Labs/User_Demo/src/hdl/RamCntrl.vhd:109]
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'RamCntrl'
INFO: [Synth 8-5544] ROM "AddrLsb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Mem_DQ_O" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Mem_UB" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Mem_LB" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RnwInt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CntCycleTime" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "NState" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "NState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'cState_reg' in module 'Ram2Ddr'
INFO: [Synth 8-5544] ROM "mem_cmd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_wdf_wren" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_wdf_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_addr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "done_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pdm_clk_rising" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cntRecSamples" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_rec" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cntPlaySamples" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_play" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3936] Found unconnected internal register 'sync_scl_reg' and it is trimmed from '3' to '2' bits. [D:/Vivado_Labs/User_Demo/src/hdl/TWICtl.vhd:172]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'TWICtl'
INFO: [Synth 8-5546] ROM "busState" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "subState" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nstate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "latchAddr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "subState" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ERR_O" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "retryCntEn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "retryCnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TempSensInitMap" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'StC_reg' in module 'SPI_If'
INFO: [Synth 8-5546] ROM "SCLK_2X_TICK" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "StN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'StC_Spi_SendRec_reg' in module 'ADXL362Ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'StC_Spi_Trans_reg' in module 'ADXL362Ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'StC_Adxl_Ctrl_reg' in module 'ADXL362Ctrl'
INFO: [Synth 8-5546] ROM "Cnt_SS_Inactive_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "Cnt_Num_Reads_Done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Sample_Rate_Tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "Cmd_Reg_Addr_Done" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "StN_Spi_SendRec" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "StN_Spi_SendRec" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "StN_Spi_SendRec" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "StN_Spi_Trans" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "StN_Adxl_Ctrl" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "StN_Adxl_Ctrl" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Cnt_SS_Inactive_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "Cnt_Num_Reads_Done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Sample_Rate_Tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "Cmd_Reg_Addr_Done" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "StN_Spi_SendRec" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "StN_Spi_SendRec" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "StN_Spi_SendRec" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "StN_Spi_Trans" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "StN_Adxl_Ctrl" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "StN_Adxl_Ctrl" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Cmd_Reg_Data[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Cmd_Reg_Data[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Cmd_Reg[1]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Cmd_Reg[2]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Cnt_Bytes_Sent" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "RESET_INT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Ps2Interface'
INFO: [Synth 8-5546] ROM "reset_bit_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "busy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "load_tx_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ps2_clk_h" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "delay_100us_counter_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "delay_20us_counter_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "delay_63clk_counter_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'MouseCtl'
INFO: [Synth 8-5545] ROM "periodic_check_tick" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "timeout" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reset_periodic_check_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "new_event" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/Vivado_Labs/User_Demo/src/hdl/TempDisplay.vhd:210]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/Vivado_Labs/User_Demo/src/hdl/TempDisplay.vhd:210]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/Vivado_Labs/User_Demo/src/hdl/TempDisplay.vhd:210]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/Vivado_Labs/User_Demo/src/hdl/MicDisplay.vhd:256]
INFO: [Synth 8-5546] ROM "en_wr_sample_buf_ram" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/Vivado_Labs/User_Demo/src/hdl/AccelDisplay.vhd:134]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/Vivado_Labs/User_Demo/src/hdl/AccelDisplay.vhd:133]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/Vivado_Labs/User_Demo/src/hdl/AccelDisplay.vhd:132]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/Vivado_Labs/User_Demo/src/hdl/AccelDisplay.vhd:131]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/Vivado_Labs/User_Demo/src/hdl/MouseDisplay.vhd:213]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/Vivado_Labs/User_Demo/src/hdl/MouseDisplay.vhd:214]
INFO: [Synth 8-5547] Trying to map ROM "OVERLAY_RAM1" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "OVERLAY_RAM2" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "OVERLAY_RAM3" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "OVERLAY_RAM4" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "OVERLAY_RAM5" into Block RAM due to explicit "ram_style" or "rom_style" specification
WARNING: [Synth 8-3936] Found unconnected internal register 'ACL_MAG_IN_REG_reg' and it is trimmed from '12' to '9' bits. [D:/Vivado_Labs/User_Demo/src/hdl/Vga.vhd:825]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  stidle |                          0000001 |                              000
                  stblue |                          0000010 |                              011
                 stgreen |                          0000100 |                              010
                   stred |                          0001000 |                              001
               stled2off |                          0010000 |                              100
               stled1off |                          0100000 |                              101
              stled12off |                          1000000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'RgbLed'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                         00000001 |                              000
               assertcen |                         00000010 |                              001
            assertoenwen |                         00000100 |                              010
                   waitt |                         00001000 |                              011
                deassert |                         00010000 |                              100
                senddata |                         00100000 |                              101
                     ack |                         01000000 |                              110
                    done |                         10000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'one-hot' in module 'RamCntrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  stidle |                           000001 |                              000
                stpreset |                           000010 |                              001
              stsenddata |                           000100 |                              010
              stsetcmdwr |                           001000 |                              100
              stsetcmdrd |                           010000 |                              011
               stwaitcen |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cState_reg' using encoding 'one-hot' in module 'Ram2Ddr'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  stidle |                             0000 |                             0000
                 ststart |                             0001 |                             0001
                 stwrite |                             0010 |                             0011
                  stsack |                             0111 |                             0110
                  stread |                             0110 |                             0010
             stmnackstop |                             0100 |                             1000
            stmnackstart |                             0101 |                             1001
                  stmack |                             1111 |                             0111
                  ststop |                             0011 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'gray' in module 'TWICtl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  stidle |                               00 |                         10100000
               stprepare |                               01 |                         00001001
                 stshift |                               10 |                         01011011
                  stdone |                               11 |                         00001110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'StC_reg' using encoding 'sequential' in module 'SPI_If'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        stspisendrecidle |                              000 |                          0000000
         stspipreparecmd |                              001 |                          1000001
         stspisendstartw |                              010 |                          0001011
        stspiwaitondonew |                              011 |                          0000111
         stspisendstartr |                              100 |                          0001110
        stspiwaitondoner |                              101 |                          0100100
        stspisendrecdone |                              110 |                          0010101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'StC_Spi_SendRec_reg' using encoding 'sequential' in module 'ADXL362Ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          stspitransidle |                              000 |                       0000000000
     stspiprepandsendcmd |                              001 |                       1111100001
       stspiwaitondonesr |                              010 |                       0000110011
     stspiwaitforssinact |                              011 |                       0000000010
          stspitransdone |                              100 |                       0000001110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'StC_Spi_Trans_reg' using encoding 'sequential' in module 'ADXL362Ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          stadxlctrlidle |                             0000 |                     100100000000
      stadxlsendresetcmd |                             0001 |                     011001000001
     stadxlwaitresetdone |                             0010 |                     010000000011
    stadxlconf_remaining |                             0011 |                     011001000010
stadxlwaitsampleratetick |                             0100 |                     000100000110
       stadxlread_status |                             0101 |                     011001000111
         stadxlread_data |                             0110 |                     011000000101
      stadxlformatandsum |                             0111 |                     000010101101
         stadxlread_done |                             1000 |                     000001011111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'StC_Adxl_Ctrl_reg' using encoding 'sequential' in module 'ADXL362Ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                00000000000000001 |                            00000
            rx_down_edge |                00000000000000010 |                            00011
                rx_clk_l |                00000000000000100 |                            00010
                rx_clk_h |                00000000000001000 |                            00001
         rx_error_parity |                00000000000010000 |                            00100
           rx_data_ready |                00000000000100000 |                            00101
          tx_force_clk_l |                00000000001000000 |                            00110
      tx_bring_data_down |                00000000010000000 |                            00111
          tx_release_clk |                00000000100000000 |                            01000
 tx_first_wait_down_edge |                00000001000000000 |                            01001
                tx_clk_l |                00000010000000000 |                            01010
         tx_wait_up_edge |                00000100000000000 |                            01011
tx_wait_up_edge_before_ack |                00001000000000000 |                            01101
             tx_wait_ack |                00010000000000000 |                            01110
         tx_received_ack |                00100000000000000 |                            01111
         tx_error_no_ack |                01000000000000000 |                            10000
                tx_clk_h |                10000000000000000 |                            01100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Ps2Interface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset | 0000000000000000000000000000000000001 |                           000000
          reset_wait_ack | 0000000000000000000000000000000000010 |                           000001
reset_wait_bat_completion | 0000000000000000000000000000000000100 |                           000010
           reset_wait_id | 0000000000000000000000000000000001000 |                           000011
reset_set_sample_rate_200 | 0000000000000000000000000000000010000 |                           000100
reset_set_sample_rate_200_wait_ack | 0000000000000000000000000000000100000 |                           000101
reset_send_sample_rate_200 | 0000000000000000000000000000001000000 |                           000110
reset_send_sample_rate_200_wait_ack | 0000000000000000000000000000010000000 |                           000111
reset_set_sample_rate_100 | 0000000000000000000000000000100000000 |                           001000
reset_set_sample_rate_100_wait_ack | 0000000000000000000000000001000000000 |                           001001
reset_send_sample_rate_100 | 0000000000000000000000000010000000000 |                           001010
reset_send_sample_rate_100_wait_ack | 0000000000000000000000000100000000000 |                           001011
reset_set_sample_rate_80 | 0000000000000000000000001000000000000 |                           001100
reset_set_sample_rate_80_wait_ack | 0000000000000000000000010000000000000 |                           001101
reset_send_sample_rate_80 | 0000000000000000000000100000000000000 |                           001110
reset_send_sample_rate_80_wait_ack | 0000000000000000000001000000000000000 |                           001111
           reset_read_id | 0000000000000000000010000000000000000 |                           010000
  reset_read_id_wait_ack | 0000000000000000000100000000000000000 |                           010001
   reset_read_id_wait_id | 0000000000000000001000000000000000000 |                           010010
    reset_set_resolution | 0000000000000000010000000000000000000 |                           010011
reset_set_resolution_wait_ack | 0000000000000000100000000000000000000 |                           010100
   reset_send_resolution | 0000000000000001000000000000000000000 |                           010101
reset_send_resolution_wait_ack | 0000000000000010000000000000000000000 |                           010110
reset_set_sample_rate_40 | 0000000000000100000000000000000000000 |                           010111
reset_set_sample_rate_40_wait_ack | 0000000000001000000000000000000000000 |                           011000
reset_send_sample_rate_40 | 0000000000010000000000000000000000000 |                           011001
reset_send_sample_rate_40_wait_ack | 0000000000100000000000000000000000000 |                           011010
  reset_enable_reporting | 0000000001000000000000000000000000000 |                           011011
reset_enable_reporting_wait_ack | 0000000010000000000000000000000000000 |                           011100
             read_byte_1 | 0000000100000000000000000000000000000 |                           011101
             read_byte_2 | 0000001000000000000000000000000000000 |                           011110
             read_byte_3 | 0000010000000000000000000000000000000 |                           011111
             read_byte_4 | 0000100000000000000000000000000000000 |                           100000
          mark_new_event | 0001000000000000000000000000000000000 |                           100100
           check_read_id | 0010000000000000000000000000000000000 |                           100001
  check_read_id_wait_ack | 0100000000000000000000000000000000000 |                           100010
   check_read_id_wait_id | 1000000000000000000000000000000000000 |                           100011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'MouseCtl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:37 ; elapsed = 00:03:53 . Memory (MB): peak = 2515.555 ; gain = 2303.238
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |OverlayCtl__GB0        |           1|     24813|
|2     |OverlayCtl__GB1        |           1|     16424|
|3     |Vga__GC0               |           1|     16459|
|4     |Nexys4DdrUserDemo__GC0 |           1|     22033|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     31 Bit       Adders := 1     
	   3 Input     26 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 9     
	   2 Input     13 Bit       Adders := 8     
	   2 Input     12 Bit       Adders := 14    
	   3 Input     12 Bit       Adders := 6     
	   2 Input     11 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 12    
	   2 Input      9 Bit       Adders := 4     
	   4 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 7     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 5     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              375 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 7     
	               31 Bit    Registers := 1     
	               27 Bit    Registers := 4     
	               26 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               22 Bit    Registers := 1     
	               21 Bit    Registers := 5     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 12    
	               13 Bit    Registers := 5     
	               12 Bit    Registers := 25    
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 6     
	                9 Bit    Registers := 6     
	                8 Bit    Registers := 31    
	                7 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 55    
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 113   
+---RAMs : 
	              18K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	 107 Input     37 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   6 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     22 Bit        Muxes := 1     
	   4 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	  36 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 20    
	   3 Input     16 Bit        Muxes := 8     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 12    
	   5 Input     12 Bit        Muxes := 1     
	   9 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 5     
	   2 Input     10 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 11    
	   8 Input      8 Bit        Muxes := 3     
	  11 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 2     
	  37 Input      8 Bit        Muxes := 3     
	  17 Input      7 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 2     
	   7 Input      6 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 2     
	  17 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 10    
	   9 Input      4 Bit        Muxes := 1     
	  27 Input      4 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	  37 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   8 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	  12 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 128   
	   4 Input      1 Bit        Muxes := 34    
	   3 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 9     
	   9 Input      1 Bit        Muxes := 2     
	  17 Input      1 Bit        Muxes := 4     
	  37 Input      1 Bit        Muxes := 20    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Nexys4DdrUserDemo 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module OverlayCtl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module TempDisplay 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               22 Bit    Registers := 1     
	               12 Bit    Registers := 1     
+---Muxes : 
	   3 Input     22 Bit        Muxes := 1     
	  17 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
Module TempDisplay__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 1     
+---Muxes : 
	   3 Input     12 Bit        Muxes := 1     
	  17 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
Module TempDisplay__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	  17 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
Module RgbLedDisplay 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 6     
+---Registers : 
	                4 Bit    Registers := 9     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module MicDisplay 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 3     
+---Registers : 
	              375 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---RAMs : 
	              18K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module AccelDisplay 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 4     
	   2 Input     13 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 3     
	   3 Input     12 Bit       Adders := 4     
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   5 Input     12 Bit        Muxes := 1     
Module MouseDisplay 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Vga 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 8     
	                9 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 36    
	                1 Bit    Registers := 7     
Module Pwm__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module Pwm__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module Pwm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module Dbncr__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module Dbncr__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module Dbncr__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module Dbncr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module RgbLed 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  17 Input      7 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
Module sSegDisplay 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
Module sSegDemo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Dbncr__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module PdmDes 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module RamCntrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  11 Input      8 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module Ram2Ddr 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 16    
	   3 Input     16 Bit        Muxes := 8     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 1     
Module PdmSer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module LedBar 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 1     
Module AudioDemo 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module FPGAMonitor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module TWICtl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 1     
	  27 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 45    
	   4 Input      1 Bit        Muxes := 26    
	   3 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 1     
Module TempSensorCtl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     17 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 4     
Module SPI_If 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module ADXL362Ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 1     
	               12 Bit    Registers := 4     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 11    
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   9 Input     12 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	  12 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 21    
	   7 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
Module AccelArithmetics 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     26 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               26 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 2     
Module AccelerometerCtl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Ps2Interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 17    
+---Muxes : 
	  36 Input     17 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  17 Input      1 Bit        Muxes := 4     
Module MouseCtl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 4     
+---Registers : 
	               26 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               12 Bit    Registers := 6     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	 107 Input     37 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 10    
	   2 Input      9 Bit        Muxes := 2     
	  37 Input      8 Bit        Muxes := 3     
	  37 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  37 Input      1 Bit        Muxes := 20    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5547] Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/Vivado_Labs/User_Demo/src/hdl/TempDisplay.vhd:210]
DSP Report: Generating DSP XADC.temp_xad_scaled_reg, operation Mode is: ((A:0x3eff3)*B'')'.
DSP Report: register XADC.temp_sync0_reg is absorbed into DSP XADC.temp_xad_scaled_reg.
DSP Report: register XADC.temp_sync_reg is absorbed into DSP XADC.temp_xad_scaled_reg.
DSP Report: register XADC.temp_xad_scaled_reg is absorbed into DSP XADC.temp_xad_scaled_reg.
DSP Report: operator multOp is absorbed into DSP XADC.temp_xad_scaled_reg.
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/Vivado_Labs/User_Demo/src/hdl/TempDisplay.vhd:210]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/Vivado_Labs/User_Demo/src/hdl/TempDisplay.vhd:210]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/Vivado_Labs/User_Demo/src/hdl/MicDisplay.vhd:256]
INFO: [Synth 8-5546] ROM "en_wr_sample_buf_ram" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/Vivado_Labs/User_Demo/src/hdl/AccelDisplay.vhd:115]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/Vivado_Labs/User_Demo/src/hdl/AccelDisplay.vhd:115]
INFO: [Synth 8-5546] ROM "Btn1/cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Btn1/stble" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Btn2/cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Btn2/stble" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Btn3/cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Btn3/stble" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Btn4/cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Btn4/stble" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "clkCnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "slowClk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clkCnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "slowClk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "slowCnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3936] Found unconnected internal register 'RAM/data_o_reg' and it is trimmed from '32' to '16' bits. [D:/Vivado_Labs/User_Demo/src/hdl/RamCntrl.vhd:340]
INFO: [Synth 8-5546] ROM "Btnu/cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Btnu/stble" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Deserializer/pdm_clk_rising" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Deserializer/clk_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Serializer/pdm_clk_rising" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Inst_TWICtl/subState" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "retryCntEn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADXL_Control/SPI_Interface/SCLK_2X_TICK" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADXL_Control/Sample_Rate_Tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADXL_Control/Cnt_SS_Inactive_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RESET_INT" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP Accel_Calculation/ACCEL_Y_SQUARE_reg, operation Mode is: (A2*B2)'.
DSP Report: register ADXL_Control/ACCEL_Y_reg is absorbed into DSP Accel_Calculation/ACCEL_Y_SQUARE_reg.
DSP Report: register ADXL_Control/ACCEL_Y_reg is absorbed into DSP Accel_Calculation/ACCEL_Y_SQUARE_reg.
DSP Report: register Accel_Calculation/ACCEL_Y_SQUARE_reg is absorbed into DSP Accel_Calculation/ACCEL_Y_SQUARE_reg.
DSP Report: operator Accel_Calculation/multOp is absorbed into DSP Accel_Calculation/ACCEL_Y_SQUARE_reg.
DSP Report: Generating DSP Accel_Calculation/ACCEL_Z_SQUARE_reg, operation Mode is: (A2*B2)'.
DSP Report: register ADXL_Control/ACCEL_Z_reg is absorbed into DSP Accel_Calculation/ACCEL_Z_SQUARE_reg.
DSP Report: register ADXL_Control/ACCEL_Z_reg is absorbed into DSP Accel_Calculation/ACCEL_Z_SQUARE_reg.
DSP Report: register Accel_Calculation/ACCEL_Z_SQUARE_reg is absorbed into DSP Accel_Calculation/ACCEL_Z_SQUARE_reg.
DSP Report: operator Accel_Calculation/multOp is absorbed into DSP Accel_Calculation/ACCEL_Z_SQUARE_reg.
DSP Report: Generating DSP Accel_Calculation/ACCEL_X_SQUARE_reg, operation Mode is: (A2*B2)'.
DSP Report: register ADXL_Control/ACCEL_X_reg is absorbed into DSP Accel_Calculation/ACCEL_X_SQUARE_reg.
DSP Report: register ADXL_Control/ACCEL_X_reg is absorbed into DSP Accel_Calculation/ACCEL_X_SQUARE_reg.
DSP Report: register Accel_Calculation/ACCEL_X_SQUARE_reg is absorbed into DSP Accel_Calculation/ACCEL_X_SQUARE_reg.
DSP Report: operator Accel_Calculation/multOp is absorbed into DSP Accel_Calculation/ACCEL_X_SQUARE_reg.
INFO: [Synth 8-5545] ROM "periodic_check_tick" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "timeout" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM sample_buf_ram_reg to conserve power
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Inst_VGAi_2/Inst_RGBLedDisplay/\RGB_LED_B_BLUE_COL_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Inst_VGAi_2/Inst_RGBLedDisplay/\RGB_LED_B_BLUE_COL_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Inst_VGAi_2/Inst_RGBLedDisplay/\RGB_LED_B_BLUE_COL_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Inst_VGAi_2/Inst_RGBLedDisplay/\RGB_LED_B_BLUE_COL_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Inst_VGAi_2/Inst_RGBLedDisplay/\RGB_LED_G_GREEN_COL_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Inst_VGAi_2/Inst_RGBLedDisplay/\RGB_LED_G_GREEN_COL_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Inst_VGAi_2/Inst_RGBLedDisplay/\RGB_LED_G_GREEN_COL_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Inst_VGAi_2/Inst_RGBLedDisplay/\RGB_LED_G_GREEN_COL_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Inst_VGAi_2/Inst_RGBLedDisplay/\RGB_LED_R_RED_COL_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Inst_VGAi_2/Inst_RGBLedDisplay/\RGB_LED_R_RED_COL_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Inst_VGAi_2/Inst_RGBLedDisplay/\RGB_LED_R_RED_COL_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Inst_VGAi_2/Inst_RGBLedDisplay/\RGB_LED_R_RED_COL_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Inst_VGAi_2/\mic_blue_dly_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Inst_VGAi_2/\rgb_b_blue_col_dly_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Inst_VGAi_2/\rgb_b_blue_col_dly_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Inst_VGAi_2/\rgb_b_blue_col_dly_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Inst_VGAi_2/\rgb_b_blue_col_dly_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Inst_VGAi_2/\rgb_g_green_col_dly_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Inst_VGAi_2/\rgb_g_green_col_dly_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Inst_VGAi_2/\rgb_g_green_col_dly_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Inst_VGAi_2/\rgb_g_green_col_dly_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Inst_VGAi_2/\rgb_r_red_col_dly_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Inst_VGAi_2/\rgb_r_red_col_dly_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Inst_VGAi_2/\rgb_r_red_col_dly_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Inst_VGAi_2/\rgb_r_red_col_dly_reg[3] )
WARNING: [Synth 8-3332] Sequential element (XADC.temp_xad_offset_reg[7]) is unused and will be removed from module TempDisplay.
WARNING: [Synth 8-3332] Sequential element (XADC.temp_xad_offset_reg[6]) is unused and will be removed from module TempDisplay.
WARNING: [Synth 8-3332] Sequential element (XADC.temp_xad_offset_reg[5]) is unused and will be removed from module TempDisplay.
WARNING: [Synth 8-3332] Sequential element (XADC.temp_xad_offset_reg[4]) is unused and will be removed from module TempDisplay.
WARNING: [Synth 8-3332] Sequential element (XADC.temp_xad_offset_reg[3]) is unused and will be removed from module TempDisplay.
WARNING: [Synth 8-3332] Sequential element (XADC.temp_xad_offset_reg[2]) is unused and will be removed from module TempDisplay.
WARNING: [Synth 8-3332] Sequential element (XADC.temp_xad_offset_reg[1]) is unused and will be removed from module TempDisplay.
WARNING: [Synth 8-3332] Sequential element (XADC.temp_xad_offset_reg[0]) is unused and will be removed from module TempDisplay.
WARNING: [Synth 8-3332] Sequential element (XADC.temp_xad_capped_reg[21]) is unused and will be removed from module TempDisplay.
WARNING: [Synth 8-3332] Sequential element (XADC.temp_xad_capped_reg[20]) is unused and will be removed from module TempDisplay.
WARNING: [Synth 8-3332] Sequential element (XADC.temp_xad_capped_reg[19]) is unused and will be removed from module TempDisplay.
WARNING: [Synth 8-3332] Sequential element (XADC.temp_xad_capped_reg[18]) is unused and will be removed from module TempDisplay.
WARNING: [Synth 8-3332] Sequential element (XADC.temp_xad_capped_reg[17]) is unused and will be removed from module TempDisplay.
WARNING: [Synth 8-3332] Sequential element (XADC.temp_xad_capped_reg[16]) is unused and will be removed from module TempDisplay.
WARNING: [Synth 8-3332] Sequential element (XADC.temp_xad_capped_reg[15]) is unused and will be removed from module TempDisplay.
WARNING: [Synth 8-3332] Sequential element (XADC.temp_xad_capped_reg[14]) is unused and will be removed from module TempDisplay.
WARNING: [Synth 8-3332] Sequential element (XADC.temp_xad_capped_reg[13]) is unused and will be removed from module TempDisplay.
WARNING: [Synth 8-3332] Sequential element (XADC.temp_xad_px_scaled_reg[3]) is unused and will be removed from module TempDisplay.
WARNING: [Synth 8-3332] Sequential element (XADC.temp_xad_px_scaled_reg[2]) is unused and will be removed from module TempDisplay.
WARNING: [Synth 8-3332] Sequential element (XADC.temp_xad_px_scaled_reg[1]) is unused and will be removed from module TempDisplay.
WARNING: [Synth 8-3332] Sequential element (XADC.temp_xad_px_scaled_reg[0]) is unused and will be removed from module TempDisplay.
WARNING: [Synth 8-3332] Sequential element (TEMP_ACC.temp_scaled_reg[3]) is unused and will be removed from module TempDisplay__parameterized1.
WARNING: [Synth 8-3332] Sequential element (TEMP_ACC.temp_scaled_reg[2]) is unused and will be removed from module TempDisplay__parameterized1.
WARNING: [Synth 8-3332] Sequential element (TEMP_ACC.temp_scaled_reg[1]) is unused and will be removed from module TempDisplay__parameterized1.
WARNING: [Synth 8-3332] Sequential element (TEMP_ACC.temp_scaled_reg[0]) is unused and will be removed from module TempDisplay__parameterized1.
WARNING: [Synth 8-3332] Sequential element (TEMP_ACC.temp_scaled_reg[3]) is unused and will be removed from module TempDisplay__parameterized3.
WARNING: [Synth 8-3332] Sequential element (TEMP_ACC.temp_scaled_reg[2]) is unused and will be removed from module TempDisplay__parameterized3.
WARNING: [Synth 8-3332] Sequential element (TEMP_ACC.temp_scaled_reg[1]) is unused and will be removed from module TempDisplay__parameterized3.
WARNING: [Synth 8-3332] Sequential element (TEMP_ACC.temp_scaled_reg[0]) is unused and will be removed from module TempDisplay__parameterized3.
WARNING: [Synth 8-3332] Sequential element (RGB_LED_R_RED_COL_reg[3]) is unused and will be removed from module RgbLedDisplay.
WARNING: [Synth 8-3332] Sequential element (RGB_LED_R_RED_COL_reg[2]) is unused and will be removed from module RgbLedDisplay.
WARNING: [Synth 8-3332] Sequential element (RGB_LED_R_RED_COL_reg[1]) is unused and will be removed from module RgbLedDisplay.
WARNING: [Synth 8-3332] Sequential element (RGB_LED_R_RED_COL_reg[0]) is unused and will be removed from module RgbLedDisplay.
WARNING: [Synth 8-3332] Sequential element (RGB_LED_G_GREEN_COL_reg[3]) is unused and will be removed from module RgbLedDisplay.
WARNING: [Synth 8-3332] Sequential element (RGB_LED_G_GREEN_COL_reg[2]) is unused and will be removed from module RgbLedDisplay.
WARNING: [Synth 8-3332] Sequential element (RGB_LED_G_GREEN_COL_reg[1]) is unused and will be removed from module RgbLedDisplay.
WARNING: [Synth 8-3332] Sequential element (RGB_LED_G_GREEN_COL_reg[0]) is unused and will be removed from module RgbLedDisplay.
WARNING: [Synth 8-3332] Sequential element (RGB_LED_B_BLUE_COL_reg[3]) is unused and will be removed from module RgbLedDisplay.
WARNING: [Synth 8-3332] Sequential element (RGB_LED_B_BLUE_COL_reg[2]) is unused and will be removed from module RgbLedDisplay.
WARNING: [Synth 8-3332] Sequential element (RGB_LED_B_BLUE_COL_reg[1]) is unused and will be removed from module RgbLedDisplay.
WARNING: [Synth 8-3332] Sequential element (RGB_LED_B_BLUE_COL_reg[0]) is unused and will be removed from module RgbLedDisplay.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\Inst_TempSensorCtl/Inst_TWICtl/currAddr_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\Inst_TempSensorCtl/Inst_TWICtl/currAddr_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\Inst_TempSensorCtl/Inst_TWICtl/currAddr_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\Inst_TempSensorCtl/Inst_TWICtl/currAddr_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\Inst_TempSensorCtl/Inst_TWICtl/currAddr_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\Inst_TempSensorCtl/Inst_TWICtl/currAddr_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\Inst_TempSensorCtl/Inst_TWICtl/currAddr_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\Inst_Audio/RAM/BeInt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\Inst_Audio/RAM/BeInt_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\Inst_Audio/RAM/BeInt_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\Inst_Audio/RAM/BeInt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\Inst_Audio/RAM/TwoCycle_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\Inst_MouseCtl/y_max_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\Inst_MouseCtl/y_max_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\Inst_MouseCtl/y_max_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\Inst_MouseCtl/y_max_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\Inst_MouseCtl/y_max_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\Inst_MouseCtl/y_max_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\Inst_MouseCtl/y_max_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\Inst_MouseCtl/y_max_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\Inst_MouseCtl/y_max_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\Inst_MouseCtl/y_max_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\Inst_MouseCtl/y_max_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\Inst_MouseCtl/y_max_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\Inst_MouseCtl/x_max_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\Inst_MouseCtl/x_max_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\Inst_MouseCtl/x_max_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\Inst_MouseCtl/x_max_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\Inst_MouseCtl/x_max_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\Inst_MouseCtl/x_max_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\Inst_MouseCtl/x_max_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\Inst_MouseCtl/x_max_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\Inst_MouseCtl/x_max_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\Inst_MouseCtl/x_max_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\Inst_MouseCtl/x_max_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\Inst_MouseCtl/x_max_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\Inst_Audio/DDR/mem_addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\Inst_Audio/DDR/mem_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\Inst_Audio/DDR/mem_addr_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\Inst_Audio/DDR/mem_addr_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\Inst_Audio/pwm_sdaudio_o_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\Inst_Audio/DDR/ram_lb_int_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\Inst_Audio/DDR/ram_ub_int_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Inst_VGAi_2/\ACCEL_RADIUS_REG_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Inst_VGAi_2/\ACCEL_RADIUS_REG_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Inst_VGAi_2/\ACCEL_RADIUS_REG_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Inst_VGAi_2/\ACCEL_RADIUS_REG_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Inst_VGAi_2/\ACCEL_RADIUS_REG_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Inst_VGAi_2/\ACCEL_RADIUS_REG_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Inst_VGAi_2/\ACCEL_RADIUS_REG_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Inst_VGAi_2/\ACCEL_RADIUS_REG_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Inst_VGAi_2/\ACCEL_RADIUS_REG_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Inst_VGAi_2/\ACCEL_RADIUS_REG_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Inst_VGAi_2/\ACCEL_RADIUS_REG_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Inst_VGAi_2/\ACCEL_RADIUS_REG_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Inst_VGAi_2/\LEVEL_THRESH_REG_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Inst_VGAi_2/\LEVEL_THRESH_REG_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Inst_VGAi_2/\LEVEL_THRESH_REG_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Inst_VGAi_2/\LEVEL_THRESH_REG_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Inst_VGAi_2/\LEVEL_THRESH_REG_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Inst_VGAi_2/\LEVEL_THRESH_REG_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Inst_VGAi_2/\LEVEL_THRESH_REG_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Inst_VGAi_2/\LEVEL_THRESH_REG_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Inst_VGAi_2/\LEVEL_THRESH_REG_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Inst_VGAi_2/\LEVEL_THRESH_REG_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Inst_VGAi_2/\LEVEL_THRESH_REG_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Inst_VGAi_2/\LEVEL_THRESH_REG_reg[11] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:24:19 ; elapsed = 00:24:48 . Memory (MB): peak = 2550.875 ; gain = 2338.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------+-------------+---------------+----------------+
|Module Name       | RTL Object  | Depth x Width | Implemented As | 
+------------------+-------------+---------------+----------------+
|MouseDisplay      | mouserom[0] | 256x2         | LUT            | 
|OverlayCtl        | p_0_out     | 262144x1      | LUT            | 
|OverlayCtl        | p_0_out     | 262144x1      | LUT            | 
|OverlayCtl        | p_0_out     | 262144x1      | LUT            | 
|OverlayCtl        | p_0_out     | 262144x1      | LUT            | 
|OverlayCtl        | p_0_out     | 262144x1      | LUT            | 
|Nexys4DdrUserDemo | p_0_out     | 262144x1      | LUT            | 
|Nexys4DdrUserDemo | p_0_out     | 262144x1      | LUT            | 
|Nexys4DdrUserDemo | p_0_out     | 262144x1      | LUT            | 
|Nexys4DdrUserDemo | p_0_out     | 262144x1      | LUT            | 
|Nexys4DdrUserDemo | p_0_out     | 262144x1      | LUT            | 
|MouseDisplay      | mouserom[0] | 256x2         | LUT            | 
+------------------+-------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+------------+--------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object         | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+--------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|MicDisplay  | sample_buf_ram_reg | 2 K x 9(READ_FIRST)    | W |   | 2 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------+--------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+-----------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|TempDisplay      | ((A:0x3eff3)*B'')' | 18     | 12     | -      | -      | 30     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|AccelerometerCtl | (A2*B2)'           | 12     | 12     | -      | -      | 24     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|AccelerometerCtl | (A2*B2)'           | 12     | 12     | -      | -      | 24     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|AccelerometerCtl | (A2*B2)'           | 12     | 12     | -      | -      | 24     | 1    | 1    | -    | -    | -     | 1    | 0    | 
+-----------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |OverlayCtl__GB0        |           1|      3904|
|2     |OverlayCtl__GB1        |           1|      2146|
|3     |Vga__GC0               |           1|      4461|
|4     |Nexys4DdrUserDemo__GC0 |           1|      6194|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'Inst_ClkGen/clk_100MHz_o' to pin 'Inst_ClkGen/bbstub_clk_100MHz_o/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'Inst_ClkGen/clk_200MHz_o' to pin 'Inst_ClkGen/bbstub_clk_200MHz_o/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'Inst_Audio/DDR/Inst_DDR/ui_clk' to pin 'Inst_Audio/DDR/Inst_DDR/bbstub_ui_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'Inst_PxlClkGen/CLK_OUT1' to pin 'Inst_PxlClkGen/bbstub_CLK_OUT1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'Inst_PxlClkGen/CLK_IN1' to 'Inst_MicDisplay/clk_cntr_reg_reg[0]/C'
INFO: [Synth 8-5819] Moved 5 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:24:39 ; elapsed = 00:25:08 . Memory (MB): peak = 2550.875 ; gain = 2338.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:24:41 ; elapsed = 00:25:10 . Memory (MB): peak = 2550.875 ; gain = 2338.559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |OverlayCtl__GB0        |           1|      3904|
|2     |OverlayCtl__GB1        |           1|      2146|
|3     |Vga__GC0               |           1|      4461|
|4     |Nexys4DdrUserDemo__GC0 |           1|      6194|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Inst_MouseCtl/y_pos_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Inst_MouseCtl/ypos_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Inst_VGA/MOUSE_Y_POS_REG_reg[11] )
WARNING: [Synth 8-3332] Sequential element (Inst_VGA/MOUSE_Y_POS_REG_reg[11]) is unused and will be removed from module Nexys4DdrUserDemo.
WARNING: [Synth 8-3332] Sequential element (Inst_MouseCtl/y_pos_reg[11]) is unused and will be removed from module Nexys4DdrUserDemo.
WARNING: [Synth 8-3332] Sequential element (Inst_MouseCtl/ypos_reg[11]) is unused and will be removed from module Nexys4DdrUserDemo.
INFO: [Synth 8-4480] The timing for the instance Inst_VGA/Inst_MicDisplay/sample_buf_ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:24:58 ; elapsed = 00:25:28 . Memory (MB): peak = 2557.699 ; gain = 2345.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop Inst_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg is being inverted and renamed to Inst_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg_inv.
INFO: [Synth 8-5365] Flop Inst_MouseCtl/Inst_Ps2Interface/ps2_data_h_reg is being inverted and renamed to Inst_MouseCtl/Inst_Ps2Interface/ps2_data_h_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:25:00 ; elapsed = 00:25:30 . Memory (MB): peak = 2557.699 ; gain = 2345.383
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:25:00 ; elapsed = 00:25:30 . Memory (MB): peak = 2557.699 ; gain = 2345.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:25:00 ; elapsed = 00:25:30 . Memory (MB): peak = 2557.699 ; gain = 2345.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:25:00 ; elapsed = 00:25:30 . Memory (MB): peak = 2557.699 ; gain = 2345.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:25:00 ; elapsed = 00:25:30 . Memory (MB): peak = 2557.699 ; gain = 2345.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:25:00 ; elapsed = 00:25:31 . Memory (MB): peak = 2557.699 ; gain = 2345.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------------+----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name       | RTL Name                                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------------+----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Nexys4DdrUserDemo | Inst_VGA/Inst_MicDisplay/mic_sr_reg_reg[374] | 375    | 1     | NO           | NO                 | YES               | 0      | 12      | 
+------------------+----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ClkGen        |         1|
|2     |Square_Root   |         1|
|3     |ddr           |         1|
|4     |PxlClkGen     |         1|
|5     |BRAM_1        |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |BRAM_1_bbox      |     1|
|2     |ClkGen_bbox      |     1|
|3     |PxlClkGen_bbox   |     1|
|4     |Square_Root_bbox |     1|
|5     |ddr_bbox         |     1|
|6     |CARRY4           |   444|
|7     |DSP48E1          |     1|
|8     |DSP48E1_1        |     3|
|9     |LUT1             |   829|
|10    |LUT2             |  1206|
|11    |LUT3             |   474|
|12    |LUT4             |   449|
|13    |LUT5             |   725|
|14    |LUT6             |  2151|
|15    |MUXF7            |   211|
|16    |MUXF8            |    42|
|17    |RAMB18E1         |     1|
|18    |SRLC32E          |    12|
|19    |XADC             |     1|
|20    |FDCE             |    75|
|21    |FDPE             |     8|
|22    |FDRE             |  2374|
|23    |FDSE             |   100|
|24    |IBUF             |    24|
|25    |IOBUF            |     4|
|26    |OBUF             |    60|
|27    |OBUFT            |     1|
+------+-----------------+------+

Report Instance Areas: 
+------+----------------------------+----------------------------+------+
|      |Instance                    |Module                      |Cells |
+------+----------------------------+----------------------------+------+
|1     |top                         |                            |  9393|
|2     |  Inst_AccelerometerCtl     |AccelerometerCtl            |   872|
|3     |    ADXL_Control            |ADXL362Ctrl                 |   635|
|4     |      SPI_Interface         |SPI_If                      |    91|
|5     |    Accel_Calculation       |AccelArithmetics            |   213|
|6     |  Inst_Audio                |AudioDemo                   |  1330|
|7     |    Btnu                    |Dbncr_5                     |    39|
|8     |    DDR                     |Ram2Ddr                     |   466|
|9     |    Deserializer            |PdmDes                      |    75|
|10    |    Leds                    |LedBar                      |   141|
|11    |    RAM                     |RamCntrl                    |   166|
|12    |    Serializer              |PdmSer                      |    65|
|13    |  Inst_FPGAMonitor          |FPGAMonitor                 |    58|
|14    |    Sync_Reset              |LocalRst                    |     4|
|15    |  Inst_MouseCtl             |MouseCtl                    |   782|
|16    |    Inst_Ps2Interface       |Ps2Interface                |   336|
|17    |  Inst_RGB                  |RgbLed                      |   422|
|18    |    Btn1                    |Dbncr                       |    40|
|19    |    Btn2                    |Dbncr_0                     |    42|
|20    |    Btn3                    |Dbncr_1                     |    39|
|21    |    Btn4                    |Dbncr_2                     |    38|
|22    |    PwmBlue                 |Pwm                         |    33|
|23    |    PwmGreen                |Pwm_3                       |    32|
|24    |    PwmRed                  |Pwm_4                       |    32|
|25    |  Inst_SevenSeg             |sSegDemo                    |   419|
|26    |    Disp                    |sSegDisplay                 |   113|
|27    |  Inst_TempSensorCtl        |TempSensorCtl               |   301|
|28    |    Inst_TWICtl             |TWICtl                      |   219|
|29    |  Inst_VGA                  |Vga                         |  5026|
|30    |    Inst_AccelDisplay       |AccelDisplay                |   232|
|31    |    Inst_Adt7420TempDisplay |TempDisplay__parameterized1 |    99|
|32    |    Inst_Adxl362TempDisplay |TempDisplay__parameterized3 |    95|
|33    |    Inst_LogoDisplay        |LogoDisplay                 |   106|
|34    |    Inst_MicDisplay         |MicDisplay                  |   203|
|35    |    Inst_MouseDisplay       |MouseDisplay                |    75|
|36    |    Inst_OverlayCtrl        |OverlayCtl                  |  2652|
|37    |    Inst_RGBLedDisplay      |RgbLedDisplay               |    47|
|38    |    Inst_XadcTempDisplay    |TempDisplay                 |   135|
+------+----------------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:25:00 ; elapsed = 00:25:31 . Memory (MB): peak = 2557.699 ; gain = 2345.383
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 48 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:24:18 ; elapsed = 00:25:13 . Memory (MB): peak = 2557.699 ; gain = 2126.012
Synthesis Optimization Complete : Time (s): cpu = 00:25:01 ; elapsed = 00:25:31 . Memory (MB): peak = 2557.699 ; gain = 2345.383
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 478 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
503 Infos, 76 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:25:01 ; elapsed = 00:25:29 . Memory (MB): peak = 2557.699 ; gain = 2335.457
INFO: [Common 17-1381] The checkpoint 'D:/Vivado_Labs/User_Demo/proj/User_Demo.runs/synth_1/Nexys4DdrUserDemo.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 2557.699 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun May 14 19:41:22 2017...
