
---------- Begin Simulation Statistics ----------
final_tick                                11146210000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 257652                       # Simulator instruction rate (inst/s)
host_mem_usage                                 693708                       # Number of bytes of host memory used
host_op_rate                                   259371                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   129.77                       # Real time elapsed on the host
host_tick_rate                               85891335                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    33435685                       # Number of instructions simulated
sim_ops                                      33658806                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011146                       # Number of seconds simulated
sim_ticks                                 11146210000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.104635                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2020167                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2124152                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                173                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             44854                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1016025                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             100100                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          100716                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              616                       # Number of indirect misses.
system.cpu.branchPred.lookups                 3259290                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1120823                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        27203                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                 127793748                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3327370                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             44419                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    3208606                       # Number of branches committed
system.cpu.commit.bw_lim_events               1339868                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             117                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          667572                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             33435685                       # Number of instructions committed
system.cpu.commit.committedOps               33658806                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     17688201                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.902896                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.435884                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      7086628     40.06%     40.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      4226749     23.90%     63.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1190604      6.73%     70.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1247419      7.05%     77.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1092745      6.18%     83.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       942232      5.33%     89.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       426184      2.41%     91.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       135772      0.77%     92.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1339868      7.57%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     17688201                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls              1100703                       # Number of function calls committed.
system.cpu.commit.int_insts                  32651796                       # Number of committed integer instructions.
system.cpu.commit.loads                       8426843                       # Number of loads committed
system.cpu.commit.membars                          52                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         21388891     63.55%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             155      0.00%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            4      0.00%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     63.55% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         8426843     25.04%     88.58% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        3842913     11.42%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          33658806                       # Class of committed instruction
system.cpu.commit.refs                       12269756                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    33435685                       # Number of Instructions Simulated
system.cpu.committedOps                      33658806                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.533380                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.533380                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                990872                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   448                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              2008615                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               34674789                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   256751                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  16302703                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  44528                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                186721                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                197867                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     3259290                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  11098429                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      17685831                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   465                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          667                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       34771794                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  217                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles            95                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   89938                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.182758                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              60942                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            3241090                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.949754                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           17792721                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.968632                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.998196                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   641844      3.61%      3.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  7226563     40.62%     44.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1972179     11.08%     55.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  7952135     44.69%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             17792721                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           41216                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                44511                       # Number of branch mispredicts detected at execute
system.cpu.iew.branch_mispredict_rate        1.384483                       # Percentage of branch mispredicts
system.cpu.iew.branch_percentage             9.420379                       # Percentage of branches executed
system.cpu.iew.exec_branches                  3214991                       # Number of branches executed
system.cpu.iew.exec_nop                             1                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.913657                       # Inst execution rate
system.cpu.iew.exec_refs                     12356092                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    3870912                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   60861                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               8625793                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 68                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              3964642                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            34427186                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               8485180                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            108430                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              34128044                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      8                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   101                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  44528                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   115                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            31                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           922085                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           34                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           99                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           37                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       198950                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       121729                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             99                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        13352                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          31159                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  26631604                       # num instructions consuming a value
system.cpu.iew.wb_count                      34112325                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.931911                       # average fanout of values written-back
system.cpu.iew.wb_producers                  24818290                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.912776                       # insts written-back per cycle
system.cpu.iew.wb_sent                       34112836                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 33292494                       # number of integer regfile reads
system.cpu.int_regfile_writes                27023240                       # number of integer regfile writes
system.cpu.ipc                               1.874835                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.874835                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 7      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              21808352     63.70%     63.70% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  165      0.00%     63.70% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     63.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     63.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     63.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     63.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     63.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     63.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     63.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     63.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     63.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     63.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     63.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     63.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     63.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     63.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     63.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     63.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     63.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     63.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     63.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     63.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     63.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     63.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     63.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     63.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     63.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     63.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              4      0.00%     63.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     63.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     63.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     63.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     63.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     63.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     63.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     63.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     63.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     63.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     63.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     63.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     63.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     63.70% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              8544210     24.96%     88.66% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             3883736     11.34%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               34236474                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     3450184                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.100775                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 1157395     33.55%     33.55% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     76      0.00%     33.55% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     33.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     33.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     33.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     33.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     33.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     33.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     33.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     33.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     33.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     33.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     33.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     33.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     33.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     33.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     33.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     33.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     33.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     33.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     33.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     33.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     33.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     33.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     33.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     33.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     33.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     33.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     33.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     33.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     33.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     33.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     33.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     33.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     33.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     33.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     33.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     33.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     33.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     33.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     33.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     33.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     33.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     33.55% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1967650     57.03%     90.58% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                325063      9.42%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               37686651                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           89717077                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     34112325                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          35195661                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   34427065                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  34236474                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 120                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          768378                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              1224                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              3                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1533176                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      17792721                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.924184                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.890940                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1282248      7.21%      7.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             3810411     21.42%     28.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             7804281     43.86%     72.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             4765623     26.78%     99.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              130158      0.73%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        17792721                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.919737                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads            509939                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            35127                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              8625793                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             3964642                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                12341893                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    206                       # number of misc regfile writes
system.cpu.numCycles                         17833937                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  767384                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              29927441                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    288                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   491511                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                      7                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                103817                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             150070210                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               34492168                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            30610995                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  16265547                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  66562                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  44528                       # Number of cycles rename is squashing
system.cpu.rename.SquashedInsts                 81448                       # Number of squashed instructions processed by rename
system.cpu.rename.UnblockCycles                221025                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   683553                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         33959656                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2726                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 72                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    326776                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             68                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups               35                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     50674554                       # The number of ROB reads
system.cpu.rob.rob_writes                    68757282                       # The number of ROB writes
system.cpu.timesIdled                             617                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                       32                       # number of vector regfile reads
system.cpu.workload.numSyscalls                    13                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests           37                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        34561                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         70092                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  11146210000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              26304                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        25058                       # Transaction distribution
system.membus.trans_dist::WritebackClean         9486                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9244                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9244                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            793                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         25511                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         1887                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       103753                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 105640                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        70016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      4415872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4485888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             35548                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001519                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.038946                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   35494     99.85%     99.85% # Request fanout histogram
system.membus.snoop_fanout::1                      54      0.15%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               35548                       # Request fanout histogram
system.membus.reqLayer0.occupancy           239966875                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4215500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          174148375                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  11146210000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          50752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2224320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2275072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        50752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         50752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1603712                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1603712                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             793                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           34755                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               35548                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        25058                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              25058                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           4553297                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         199558415                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             204111712                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      4553297                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4553297                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      143879579                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            143879579                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      143879579                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          4553297                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        199558415                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            347991290                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1148.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       781.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1388.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.022068493750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           69                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           70                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               41510                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1051                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       35548                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      34507                       # Number of write requests accepted
system.mem_ctrls.readBursts                     35548                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    34507                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  33379                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 33359                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               53                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               49                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                41                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                42                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                87                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                57                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               15                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.98                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     28864625                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   10845000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                69533375                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13307.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32057.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1678                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     928                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.36                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.84                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 35548                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                34507                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1264                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     821                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      66                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          673                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    308.968796                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   206.400027                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   280.407931                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          179     26.60%     26.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          169     25.11%     51.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           92     13.67%     65.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           88     13.08%     78.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           54      8.02%     86.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           21      3.12%     89.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           10      1.49%     91.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           12      1.78%     92.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           48      7.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          673                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           70                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.985714                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.984814                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     59.393674                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             64     91.43%     91.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63             4      5.71%     97.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             1      1.43%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      1.43%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            70                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           69                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.159420                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.149794                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.584687                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               64     92.75%     92.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                4      5.80%     98.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      1.45%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            69                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 138816                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2136256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   71744                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2275072                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2208448                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        12.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         6.44                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    204.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    198.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.10                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11146200000                       # Total gap between requests
system.mem_ctrls.avgGap                     159106.42                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        49984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        88832                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        71744                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 4484394.247013110667                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 7969704.500453516841                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 6436627.337902300060                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          793                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        34755                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        34507                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     21990375                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     47543000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 267118522125                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27730.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data      1367.95                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7740995.22                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    78.56                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1056720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               538890                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             2484720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             809100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     879549840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        206743560                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       4106044800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5197227630                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        466.277563                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  10672897500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    372060000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    101252500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              3827040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2015145                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            13001940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            5016420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     879549840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        219595350                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       4095222240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5218227975                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        468.161642                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10644715625                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    372060000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    129434375                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     11146210000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  11146210000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     11097492                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         11097492                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     11097492                       # number of overall hits
system.cpu.icache.overall_hits::total        11097492                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          931                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            931                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          931                       # number of overall misses
system.cpu.icache.overall_misses::total           931                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     54012986                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     54012986                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     54012986                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     54012986                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     11098423                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     11098423                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     11098423                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     11098423                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000084                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000084                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000084                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000084                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 58016.096670                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58016.096670                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 58016.096670                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58016.096670                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        12550                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               205                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    61.219512                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          301                       # number of writebacks
system.cpu.icache.writebacks::total               301                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          138                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          138                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          138                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          138                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          793                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          793                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          793                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          793                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     46903488                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     46903488                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     46903488                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     46903488                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000071                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000071                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000071                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000071                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 59146.895334                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 59146.895334                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 59146.895334                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59146.895334                       # average overall mshr miss latency
system.cpu.icache.replacements                    301                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     11097492                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        11097492                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          931                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           931                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     54012986                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     54012986                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     11098423                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     11098423                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000084                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000084                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 58016.096670                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58016.096670                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          138                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          138                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          793                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          793                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     46903488                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     46903488                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000071                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000071                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 59146.895334                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59146.895334                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  11146210000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           412.355561                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            11098285                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               793                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13995.315259                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   412.355561                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.805382                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.805382                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          492                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          196                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          221                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.960938                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          44394485                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         44394485                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  11146210000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  11146210000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  11146210000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  11146210000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  11146210000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  11146210000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  11146210000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  11146210000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  11146210000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     11266286                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         11266286                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     11266286                       # number of overall hits
system.cpu.dcache.overall_hits::total        11266286                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        43627                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          43627                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        43627                       # number of overall misses
system.cpu.dcache.overall_misses::total         43627                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1107772125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1107772125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1107772125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1107772125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     11309913                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     11309913                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     11309913                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     11309913                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003857                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003857                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003857                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003857                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 25391.893208                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 25391.893208                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 25391.893208                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25391.893208                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         2424                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              33                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    73.454545                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34243                       # number of writebacks
system.cpu.dcache.writebacks::total             34243                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         8872                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         8872                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         8872                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         8872                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        34755                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        34755                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        34755                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        34755                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    816411125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    816411125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    816411125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    816411125                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003073                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003073                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003073                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003073                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 23490.465401                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 23490.465401                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 23490.465401                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 23490.465401                       # average overall mshr miss latency
system.cpu.dcache.replacements                  34243                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      7532560                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7532560                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        30255                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         30255                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    718935375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    718935375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      7562815                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7562815                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 23762.530987                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 23762.530987                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         4744                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4744                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        25511                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        25511                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    563808625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    563808625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003373                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003373                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 22100.608561                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22100.608561                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      3733726                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3733726                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        13372                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        13372                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    388836750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    388836750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      3747098                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      3747098                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003569                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003569                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 29078.428806                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 29078.428806                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         4128                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4128                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         9244                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9244                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    252602500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    252602500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002467                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002467                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 27326.103418                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 27326.103418                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           49                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           49                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       100000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       100000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           51                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           51                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.039216                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.039216                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        50000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        50000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           51                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           51                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           51                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           51                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  11146210000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.140663                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            11301141                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             34755                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            325.165904                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            149000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.140663                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996368                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996368                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          415                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          45274815                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         45274815                       # Number of data accesses

---------- End Simulation Statistics   ----------
