Project Information   c:\pt5220\blackburst\pgadesign\bb_pga1\ctrl_if_tcreg.rpt

MAX+plus II Compiler Report File
Version 9.01 07/30/98
Compiled: 08/18/99 11:30:13

Copyright (C) 1988-1998 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir 			    LCs
POF       Device          Pins    Pins     Pins      LCs    % Utilized

ctrl_if_tcreg
      EPF6010ATC100-1      17       1        0   89          10 %

User Pins:                 17       1        0  



Project Information   c:\pt5220\blackburst\pgadesign\bb_pga1\ctrl_if_tcreg.rpt

** PROJECT COMPILATION MESSAGES **

Warning: Flipflop ':114' stuck at GND


** PROJECT TIMING MESSAGES **

Warning: Timing characteristics of device EPF6010ATC100-1 are preliminary


Project Information   c:\pt5220\blackburst\pgadesign\bb_pga1\ctrl_if_tcreg.rpt

** FILE HIERARCHY **



|74166:165|
|74166:108|
|74166:306|
|74166:228|
|74166:229|
|74166:230|
|74166:146|
|74166:127|


Device-Specific Information:c:\pt5220\blackburst\pgadesign\bb_pga1\ctrl_if_tcreg.rpt
ctrl_if_tcreg

***** Logic for device 'ctrl_if_tcreg' compiled without errors.




Device: EPF6010ATC100-1

FLEX 6000 Configuration Scheme: Passive Serial

Device Options:
    User-Supplied Start-Up Clock               = OFF
    Auto-Restart Configuration on Frame Error  = OFF
    Release Clears Before Tri-States           = OFF
    Enable Chip_Wide Reset                     = OFF
    Enable Chip-Wide Output Enable             = OFF
    Enable INIT_DONE Output                    = OFF
    Enable JTAG Support                        = OFF

                    C C C                                          
                    t t t                                          
                    r r r R R R R R R         R R R R R R R R R R  
                    l l l E E E E E E         E E E E E E E E E E  
                    _ _ _ S S S S S S       ^ S S S S S S S S S S  
                    d d d E E E E E E ^     D E E E E E E E E E E  
                S S a a a R R R R R R D     A R R R R R R R R R R  
                e e t t t V V V V V V C V G T V V V V V V V V V V  
                l l a a a E E E E E E L C N A E E E E E E E E E E  
                5 6 5 4 1 D D D D D D K C D 0 D D D D D D D D D D  
              ----------------------------------------------------_ 
             / 100  98  96  94  92  90  88  86  84  82  80  78  76   |_ 
            /     99  97  95  93  91  89  87  85  83  81  79  77    | 
      Sel7 |  1                                                    75 | RESERVED 
  RESERVED |  2                                                    74 | RESERVED 
      N.C. |  3                                                    73 | RESERVED 
      ^nCE |  4                                                    72 | ^CONF_DONE 
       GND |  5                                                    71 | VCC 
       VCC |  6                                                    70 | GND 
      N.C. |  7                                                    69 | RESERVED 
      Sel4 |  8                                                    68 | N.C. 
      Sel3 |  9                                                    67 | RESERVED 
     &Sel2 | 10                                                    66 | RESERVED 
  RESERVED | 11                                                    65 | RESERVED 
  TC_SER_C | 12                                                    64 | RESERVED 
Ctrl_data6 | 13                  EPF6010ATC100-1                   63 | Ctrl_data0 
      Sel0 | 14                                                    62 | Ctrl_data7 
      Sel1 | 15                                                    61 | RESERVED 
   TC_data | 16                                                    60 | RESERVED 
  RESERVED | 17                                                    59 | RESERVED 
  RESERVED | 18                                                    58 | RESERVED 
      N.C. | 19                                                    57 | RESERVED 
       GND | 20                                                    56 | N.C. 
       VCC | 21                                                    55 | N.C. 
     ^MSEL | 22                                                    54 | VCC 
  RESERVED | 23                                                    53 | GND 
  RESERVED | 24                                                    52 | N.C. 
  RESERVED | 25                                                    51 | RESERVED 
           |      27  29  31  33  35  37  39  41  43  45  47  49  _| 
            \   26  28  30  32  34  36  38  40  42  44  46  48  50   | 
             \----------------------------------------------------- 
                R R R C C R R R R R ^ G V ^ R R R R R R R R R R R  
                E E E t t E E E E E n N C n E E E E E E E E E E E  
                S S S r r S S S S S C D C S S S S S S S S S S S S  
                E E E l l E E E E E O     T E E E E E E E E E E E  
                R R R _ _ R R R R R N     A R R R R R R R R R R R  
                V V V d d V V V V V F     T V V V V V V V V V V V  
                E E E a a E E E E E I     U E E E E E E E E E E E  
                D D D t t D D D D D G     S D D D D D D D D D D D  
                      a a                                          
                      3 2                                          


N.C. = Not Connected.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs (TMS, TCK, TDI) should be tied to VCC when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:c:\pt5220\blackburst\pgadesign\bb_pga1\ctrl_if_tcreg.rpt
ctrl_if_tcreg

** RESOURCE USAGE **

Logic                Column       Row                                   
Array                Interconnect Interconnect                  Sync.   Sync.   Left External  Right External  Borrowed LC1
Block   Logic Cells  Driven       Driven       Clocks  Clears   Clear   Load    Interconnect   Interconnect    Inputs
A1       9/10( 90%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      8/22( 36%)    6/22( 27%)      1/4
A4       9/10( 90%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      8/22( 36%)    3/22( 13%)      1/4
A8      10/10(100%)   0/10(  0%)   0/10(  0%)    2/2    0/2      0/1     0/1      7/22( 31%)    3/22( 13%)      1/4
A10      4/10( 40%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      2/22(  9%)    2/22(  9%)      0/4
B2       9/10( 90%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      8/22( 36%)    3/22( 13%)      1/4
B5       9/10( 90%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      8/22( 36%)    3/22( 13%)      1/4
B7      10/10(100%)   0/10(  0%)   0/10(  0%)    2/2    0/2      0/1     0/1      7/22( 31%)    4/22( 18%)      1/4
B9       1/10( 10%)   0/10(  0%)   0/10(  0%)    0/2    0/2      0/1     0/1      0/22(  0%)    2/22(  9%)      0/4
B11      4/10( 40%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      2/22(  9%)    2/22(  9%)      0/4
C3      10/10(100%)   0/10(  0%)   0/10(  0%)    2/2    0/2      0/1     0/1      9/22( 40%)    3/22( 13%)      1/4
C6      10/10(100%)   0/10(  0%)   0/10(  0%)    2/2    0/2      0/1     0/1      8/22( 36%)    3/22( 13%)      1/4
C9       4/10( 40%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      2/22(  9%)    2/22(  9%)      0/4


Total dedicated input pins used:                 4/4      (100%)
Total I/O pins used:                            14/67     ( 20%)
Total logic cells used:                         89/880    ( 10%)
Average fan-in:                                 2.70/4    ( 67%)
Total fan-in:                                 241/3520    (  6%)

Total input pins required:                      17
Total output pins required:                      1
Total bidirectional pins required:               0
Total reserved pins required                     0
Total logic cells required:                     89
Total flipflops required:                       81
Total packed registers required:                 0
Total logic cells in carry chains:               0
Total number of carry chains:                    0
Total logic cells in cascade chains:             0
Total number of cascade chains:                  0

Synthesized logic cells:                         0/ 880   (  0%)

Logic Cell Counts

Column:  01  02  03  04  05  06  07  08  09  10  11  12  13  14  15  16  17  18  19  20  21  22  Total
 A:      9   0   0   9   0   0   0  10   0   4   0   0   0   0   0   0   0   0   0   0   0   0     32
 B:      0   9   0   0   9   0  10   0   1   0   4   0   0   0   0   0   0   0   0   0   0   0     33
 C:      0   0  10   0   0  10   0   0   4   0   0   0   0   0   0   0   0   0   0   0   0   0     24
 D:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0

Total:   9   9  10   9   9  10  10  10   5   4   4   0   0   0   0   0   0   0   0   0   0   0     89



Device-Specific Information:c:\pt5220\blackburst\pgadesign\bb_pga1\ctrl_if_tcreg.rpt
ctrl_if_tcreg

** INPUTS **

                                               Fan-In    Fan-Out
 Pin     LC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
  63      -    -    --      INPUT               0    0    0    8  Ctrl_data0
  96      -    -    04      INPUT               0    0    0    8  Ctrl_data1
  30      -    -    03      INPUT               0    0    0    8  Ctrl_data2
  29      -    -    02      INPUT               0    0    0    8  Ctrl_data3
  97      -    -    02      INPUT               0    0    0    8  Ctrl_data4
  98      -    -    01      INPUT               0    0    0    8  Ctrl_data5
  13      -    -    --      INPUT               0    0    0    8  Ctrl_data6
  62      -    -    --      INPUT               0    0    0    8  Ctrl_data7
  14      -    C    --      INPUT               0    0    0   13  Sel0
  15      -    C    --      INPUT               0    0    0   11  Sel1
  10      -    B    --      INPUT               0    0    0   11  Sel2
   9      -    B    --      INPUT               0    0    0   11  Sel3
   8      -    B    --      INPUT               0    0    0   11  Sel4
 100      -    A    --      INPUT               0    0    0   11  Sel5
  99      -    A    --      INPUT               0    0    0   11  Sel6
   1      -    A    --      INPUT               0    0    0   10  Sel7
  12      -    -    --      INPUT  G            0    0    0    8  TC_SER_C


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
$ = Driven by fast output logic cell
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:c:\pt5220\blackburst\pgadesign\bb_pga1\ctrl_if_tcreg.rpt
ctrl_if_tcreg

** OUTPUTS **

       Fed By                                  Fan-In    Fan-Out
 Pin     LC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
  16      -    C    --     OUTPUT               0    1    0    0  TC_data


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
$ = Driven by fast output logic cell


Device-Specific Information:c:\pt5220\blackburst\pgadesign\bb_pga1\ctrl_if_tcreg.rpt
ctrl_if_tcreg

** BURIED LOGIC **

                                               Fan-In    Fan-Out
 IOC     LC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
   -      2    C    09        DFF   +          1    1    0    1  :94
   -      6    C    09        DFF   +          1    1    0    1  :95
   -      1    C    03        OR2              2    0    0    8  :98
   -      1    A    08        DFF   +          1    0    0    1  :113
   -      2    A    08        OR2              2    0    0    8  :117
   -      2    A    10        DFF   +          1    1    0    1  :132
   -      6    A    10        DFF   +          1    1    0    1  :133
   -      5    A    04        OR2              2    0    0    8  :136
   -      4    A    10        DFF   +          1    1    0    1  :151
   -      1    A    10        DFF   +          1    1    0    1  :152
   -      9    A    01        OR2              2    0    0    8  :155
   -      2    B    11        DFF   +          1    1    0    1  :186
   -      6    B    11        DFF   +          1    1    0    1  :187
   -      4    B    07        DFF   +          1    1    0    1  :188
   -     10    B    07        DFF   +          1    1    0    1  :189
   -      7    B    11        DFF   +          1    1    0    1  :190
   -      1    B    11        DFF   +          1    1    0    1  :191
   -      5    B    02        OR2              2    0    0    8  :198
   -      2    B    09        OR2              2    0    0    8  :199
   -      5    B    05        OR2              2    0    0    8  :200
   -      3    C    06        DFF   +          1    1    0    1  :292
   -      2    C    03        DFF   +          1    1    0    1  :293
   -      4    C    06        OR2              2    0    0    8  :296
   -      1    C    09        DFF   +          1    1    1    0  :311
   -      3    C    09        DFF   +          1    1    0    1  :312
   -      7    C    03        DFF              2    2    0    1  |74166:108|:15
   -      8    C    03        DFF              2    2    0    1  |74166:108|:16
   -      4    C    03        DFF              2    2    0    1  |74166:108|:17
   -      9    C    03        DFF              2    2    0    1  |74166:108|:18
   -      5    C    03        DFF              2    2    0    1  |74166:108|:19
   -     10    C    03        DFF              2    2    0    1  |74166:108|:20
   -      3    C    03        DFF              2    2    0    1  |74166:108|:21
   -      6    C    03        DFF              2    2    0    1  |74166:108|QH (|74166:108|:22)
   -      6    A    08        DFF              2    2    0    1  |74166:127|:15
   -      7    A    08        DFF              2    2    0    1  |74166:127|:16
   -      8    A    08        DFF              2    2    0    1  |74166:127|:17
   -      3    A    08        DFF              2    2    0    1  |74166:127|:18
   -      9    A    08        DFF              2    2    0    1  |74166:127|:19
   -      4    A    08        DFF              2    2    0    1  |74166:127|:20
   -     10    A    08        DFF              2    2    0    1  |74166:127|:21
   -      5    A    08        DFF              2    2    0    1  |74166:127|QH (|74166:127|:22)
   -      9    A    04        DFF              2    2    0    1  |74166:146|:15
   -      8    A    04        DFF              2    2    0    1  |74166:146|:16
   -      4    A    04        DFF              2    2    0    1  |74166:146|:17
   -      7    A    04        DFF              2    2    0    1  |74166:146|:18
   -      1    A    04        DFF              2    2    0    1  |74166:146|:19
   -      6    A    04        DFF              2    2    0    1  |74166:146|:20
   -      2    A    04        DFF              2    2    0    1  |74166:146|:21
   -      3    A    04        DFF              2    2    0    1  |74166:146|QH (|74166:146|:22)
   -      4    A    01        DFF              2    2    0    1  |74166:165|:15
   -      5    A    01        DFF              2    2    0    1  |74166:165|:16
   -      6    A    01        DFF              2    2    0    1  |74166:165|:17
   -      7    A    01        DFF              2    2    0    1  |74166:165|:18
   -      8    A    01        DFF              2    2    0    1  |74166:165|:19
   -      3    A    01        DFF              2    2    0    1  |74166:165|:20
   -      1    A    01        DFF              2    2    0    1  |74166:165|:21
   -      2    A    01        DFF              2    2    0    1  |74166:165|QH (|74166:165|:22)
   -      6    B    02        DFF              2    2    0    1  |74166:228|:15
   -      7    B    02        DFF              2    2    0    1  |74166:228|:16
   -      1    B    02        DFF              2    2    0    1  |74166:228|:17
   -      8    B    02        DFF              2    2    0    1  |74166:228|:18
   -      2    B    02        DFF              2    2    0    1  |74166:228|:19
   -      9    B    02        DFF              2    2    0    1  |74166:228|:20
   -      3    B    02        DFF              2    2    0    1  |74166:228|:21
   -      4    B    02        DFF              2    2    0    1  |74166:228|QH (|74166:228|:22)
   -      6    B    07        DFF              2    2    0    1  |74166:229|:15
   -      1    B    07        DFF              2    2    0    1  |74166:229|:16
   -      7    B    07        DFF              2    2    0    1  |74166:229|:17
   -      2    B    07        DFF              2    2    0    1  |74166:229|:18
   -      8    B    07        DFF              2    2    0    1  |74166:229|:19
   -      3    B    07        DFF              2    2    0    1  |74166:229|:20
   -      9    B    07        DFF              2    2    0    1  |74166:229|:21
   -      5    B    07        DFF              2    2    0    1  |74166:229|QH (|74166:229|:22)
   -      7    B    05        DFF              2    2    0    1  |74166:230|:15
   -      8    B    05        DFF              2    2    0    1  |74166:230|:16
   -      4    B    05        DFF              2    2    0    1  |74166:230|:17
   -      9    B    05        DFF              2    2    0    1  |74166:230|:18
   -      3    B    05        DFF              2    2    0    1  |74166:230|:19
   -      6    B    05        DFF              2    2    0    1  |74166:230|:20
   -      1    B    05        DFF              2    2    0    1  |74166:230|:21
   -      2    B    05        DFF              2    2    0    1  |74166:230|QH (|74166:230|:22)
   -      6    C    06        DFF              2    2    0    1  |74166:306|:15
   -      7    C    06        DFF              2    2    0    1  |74166:306|:16
   -      8    C    06        DFF              2    2    0    1  |74166:306|:17
   -      1    C    06        DFF              2    2    0    1  |74166:306|:18
   -      9    C    06        DFF              2    2    0    1  |74166:306|:19
   -      2    C    06        DFF              2    2    0    1  |74166:306|:20
   -     10    C    06        DFF              2    2    0    1  |74166:306|:21
   -      5    C    06        DFF              2    2    0    1  |74166:306|QH (|74166:306|:22)


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
$ = Driven by fast output logic cell
p = Packed register


Device-Specific Information:c:\pt5220\blackburst\pgadesign\bb_pga1\ctrl_if_tcreg.rpt
ctrl_if_tcreg

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

          Global         Left Half-      Right Half-
         FastTrack       FastTrack       FastTrack 
Row     Interconnect    Interconnect    Interconnect    Input Pins     Output Pins     Bidir Pins
A:       0/ 96(  0%)    15/ 48( 31%)     0/ 48(  0%)    3/20( 15%)      0/20(  0%)     0/20(  0%)
B:       0/ 96(  0%)    14/ 48( 29%)     0/ 48(  0%)    3/20( 15%)      0/20(  0%)     0/20(  0%)
C:       0/ 96(  0%)    12/ 48( 25%)     0/ 48(  0%)    2/20( 10%)      1/20(  5%)     0/20(  0%)
D:       0/ 96(  0%)     0/ 48(  0%)     0/ 48(  0%)    0/20(  0%)      0/20(  0%)     0/20(  0%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:      2/20( 10%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
02:      3/20( 15%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
03:      1/20(  5%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
04:      1/20(  5%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
05:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
06:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
07:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
08:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
09:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
10:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
11:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
12:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
13:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
14:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
15:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
16:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
17:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
18:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
19:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
20:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
21:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
22:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)


Device-Specific Information:c:\pt5220\blackburst\pgadesign\bb_pga1\ctrl_if_tcreg.rpt
ctrl_if_tcreg

** CLOCK SIGNALS **

Type     Fan-out       Name
INPUT       25         TC_SER_C
LCELL        8         :98
LCELL        8         :117
LCELL        8         :136
LCELL        8         :155
LCELL        8         :198
LCELL        8         :199
LCELL        8         :200
LCELL        8         :296


Device-Specific Information:c:\pt5220\blackburst\pgadesign\bb_pga1\ctrl_if_tcreg.rpt
ctrl_if_tcreg

** EQUATIONS **

Ctrl_data0 : INPUT;
Ctrl_data1 : INPUT;
Ctrl_data2 : INPUT;
Ctrl_data3 : INPUT;
Ctrl_data4 : INPUT;
Ctrl_data5 : INPUT;
Ctrl_data6 : INPUT;
Ctrl_data7 : INPUT;
Sel0     : INPUT;
Sel1     : INPUT;
Sel2     : INPUT;
Sel3     : INPUT;
Sel4     : INPUT;
Sel5     : INPUT;
Sel6     : INPUT;
Sel7     : INPUT;
TC_SER_C : INPUT;

-- Node name is 'TC_data' 
-- Equation name is 'TC_data', type is output 
TC_data  =  _LC1_C9;

-- Node name is '|74166:108|:22' = '|74166:108|QH' 
-- Equation name is '_LC6_C3', type is buried 
_LC6_C3  = DFF( _EQ001,  _LC1_C3,  VCC,  VCC);
  _EQ001 =  Ctrl_data0 & !Sel1
         #  _LC3_C3 &  Sel1;

-- Node name is '|74166:108|:15' 
-- Equation name is '_LC7_C3', type is buried 
_LC7_C3  = DFF( _EQ002,  _LC1_C3,  VCC,  VCC);
  _EQ002 =  Ctrl_data7 & !Sel1
         #  _LC2_C9 &  Sel1;

-- Node name is '|74166:108|:16' 
-- Equation name is '_LC8_C3', type is buried 
_LC8_C3  = DFF( _EQ003,  _LC1_C3,  VCC,  VCC);
  _EQ003 =  Ctrl_data6 & !Sel1
         #  _LC7_C3 &  Sel1;

-- Node name is '|74166:108|:17' 
-- Equation name is '_LC4_C3', type is buried 
_LC4_C3  = DFF( _EQ004,  _LC1_C3,  VCC,  VCC);
  _EQ004 =  Ctrl_data5 & !Sel1
         #  _LC8_C3 &  Sel1;

-- Node name is '|74166:108|:18' 
-- Equation name is '_LC9_C3', type is buried 
_LC9_C3  = DFF( _EQ005,  _LC1_C3,  VCC,  VCC);
  _EQ005 =  Ctrl_data4 & !Sel1
         #  _LC4_C3 &  Sel1;

-- Node name is '|74166:108|:19' 
-- Equation name is '_LC5_C3', type is buried 
_LC5_C3  = DFF( _EQ006,  _LC1_C3,  VCC,  VCC);
  _EQ006 =  Ctrl_data3 & !Sel1
         #  _LC9_C3 &  Sel1;

-- Node name is '|74166:108|:20' 
-- Equation name is '_LC10_C3', type is buried 
_LC10_C3 = DFF( _EQ007,  _LC1_C3,  VCC,  VCC);
  _EQ007 =  Ctrl_data2 & !Sel1
         #  _LC5_C3 &  Sel1;

-- Node name is '|74166:108|:21' 
-- Equation name is '_LC3_C3', type is buried 
_LC3_C3  = DFF( _EQ008,  _LC1_C3,  VCC,  VCC);
  _EQ008 =  Ctrl_data1 & !Sel1
         #  _LC10_C3 &  Sel1;

-- Node name is '|74166:127|:22' = '|74166:127|QH' 
-- Equation name is '_LC5_A8', type is buried 
_LC5_A8  = DFF( _EQ009,  _LC2_A8,  VCC,  VCC);
  _EQ009 =  Ctrl_data0 & !Sel7
         #  _LC10_A8 &  Sel7;

-- Node name is '|74166:127|:15' 
-- Equation name is '_LC6_A8', type is buried 
_LC6_A8  = DFF( _EQ010,  _LC2_A8,  VCC,  VCC);
  _EQ010 =  Ctrl_data7 & !Sel7
         #  _LC1_A8 &  Sel7;

-- Node name is '|74166:127|:16' 
-- Equation name is '_LC7_A8', type is buried 
_LC7_A8  = DFF( _EQ011,  _LC2_A8,  VCC,  VCC);
  _EQ011 =  Ctrl_data6 & !Sel7
         #  _LC6_A8 &  Sel7;

-- Node name is '|74166:127|:17' 
-- Equation name is '_LC8_A8', type is buried 
_LC8_A8  = DFF( _EQ012,  _LC2_A8,  VCC,  VCC);
  _EQ012 =  Ctrl_data5 & !Sel7
         #  _LC7_A8 &  Sel7;

-- Node name is '|74166:127|:18' 
-- Equation name is '_LC3_A8', type is buried 
_LC3_A8  = DFF( _EQ013,  _LC2_A8,  VCC,  VCC);
  _EQ013 =  Ctrl_data4 & !Sel7
         #  _LC8_A8 &  Sel7;

-- Node name is '|74166:127|:19' 
-- Equation name is '_LC9_A8', type is buried 
_LC9_A8  = DFF( _EQ014,  _LC2_A8,  VCC,  VCC);
  _EQ014 =  Ctrl_data3 & !Sel7
         #  _LC3_A8 &  Sel7;

-- Node name is '|74166:127|:20' 
-- Equation name is '_LC4_A8', type is buried 
_LC4_A8  = DFF( _EQ015,  _LC2_A8,  VCC,  VCC);
  _EQ015 =  Ctrl_data2 & !Sel7
         #  _LC9_A8 &  Sel7;

-- Node name is '|74166:127|:21' 
-- Equation name is '_LC10_A8', type is buried 
_LC10_A8 = DFF( _EQ016,  _LC2_A8,  VCC,  VCC);
  _EQ016 =  Ctrl_data1 & !Sel7
         #  _LC4_A8 &  Sel7;

-- Node name is '|74166:146|:22' = '|74166:146|QH' 
-- Equation name is '_LC3_A4', type is buried 
_LC3_A4  = DFF( _EQ017,  _LC5_A4,  VCC,  VCC);
  _EQ017 =  Ctrl_data0 & !Sel6
         #  _LC2_A4 &  Sel6;

-- Node name is '|74166:146|:15' 
-- Equation name is '_LC9_A4', type is buried 
_LC9_A4  = DFF( _EQ018,  _LC5_A4,  VCC,  VCC);
  _EQ018 =  Ctrl_data7 & !Sel6
         #  _LC2_A10 &  Sel6;

-- Node name is '|74166:146|:16' 
-- Equation name is '_LC8_A4', type is buried 
_LC8_A4  = DFF( _EQ019,  _LC5_A4,  VCC,  VCC);
  _EQ019 =  Ctrl_data6 & !Sel6
         #  _LC9_A4 &  Sel6;

-- Node name is '|74166:146|:17' 
-- Equation name is '_LC4_A4', type is buried 
_LC4_A4  = DFF( _EQ020,  _LC5_A4,  VCC,  VCC);
  _EQ020 =  Ctrl_data5 & !Sel6
         #  _LC8_A4 &  Sel6;

-- Node name is '|74166:146|:18' 
-- Equation name is '_LC7_A4', type is buried 
_LC7_A4  = DFF( _EQ021,  _LC5_A4,  VCC,  VCC);
  _EQ021 =  Ctrl_data4 & !Sel6
         #  _LC4_A4 &  Sel6;

-- Node name is '|74166:146|:19' 
-- Equation name is '_LC1_A4', type is buried 
_LC1_A4  = DFF( _EQ022,  _LC5_A4,  VCC,  VCC);
  _EQ022 =  Ctrl_data3 & !Sel6
         #  _LC7_A4 &  Sel6;

-- Node name is '|74166:146|:20' 
-- Equation name is '_LC6_A4', type is buried 
_LC6_A4  = DFF( _EQ023,  _LC5_A4,  VCC,  VCC);
  _EQ023 =  Ctrl_data2 & !Sel6
         #  _LC1_A4 &  Sel6;

-- Node name is '|74166:146|:21' 
-- Equation name is '_LC2_A4', type is buried 
_LC2_A4  = DFF( _EQ024,  _LC5_A4,  VCC,  VCC);
  _EQ024 =  Ctrl_data1 & !Sel6
         #  _LC6_A4 &  Sel6;

-- Node name is '|74166:165|:22' = '|74166:165|QH' 
-- Equation name is '_LC2_A1', type is buried 
_LC2_A1  = DFF( _EQ025,  _LC9_A1,  VCC,  VCC);
  _EQ025 =  Ctrl_data0 & !Sel5
         #  _LC1_A1 &  Sel5;

-- Node name is '|74166:165|:15' 
-- Equation name is '_LC4_A1', type is buried 
_LC4_A1  = DFF( _EQ026,  _LC9_A1,  VCC,  VCC);
  _EQ026 =  Ctrl_data7 & !Sel5
         #  _LC4_A10 &  Sel5;

-- Node name is '|74166:165|:16' 
-- Equation name is '_LC5_A1', type is buried 
_LC5_A1  = DFF( _EQ027,  _LC9_A1,  VCC,  VCC);
  _EQ027 =  Ctrl_data6 & !Sel5
         #  _LC4_A1 &  Sel5;

-- Node name is '|74166:165|:17' 
-- Equation name is '_LC6_A1', type is buried 
_LC6_A1  = DFF( _EQ028,  _LC9_A1,  VCC,  VCC);
  _EQ028 =  Ctrl_data5 & !Sel5
         #  _LC5_A1 &  Sel5;

-- Node name is '|74166:165|:18' 
-- Equation name is '_LC7_A1', type is buried 
_LC7_A1  = DFF( _EQ029,  _LC9_A1,  VCC,  VCC);
  _EQ029 =  Ctrl_data4 & !Sel5
         #  _LC6_A1 &  Sel5;

-- Node name is '|74166:165|:19' 
-- Equation name is '_LC8_A1', type is buried 
_LC8_A1  = DFF( _EQ030,  _LC9_A1,  VCC,  VCC);
  _EQ030 =  Ctrl_data3 & !Sel5
         #  _LC7_A1 &  Sel5;

-- Node name is '|74166:165|:20' 
-- Equation name is '_LC3_A1', type is buried 
_LC3_A1  = DFF( _EQ031,  _LC9_A1,  VCC,  VCC);
  _EQ031 =  Ctrl_data2 & !Sel5
         #  _LC8_A1 &  Sel5;

-- Node name is '|74166:165|:21' 
-- Equation name is '_LC1_A1', type is buried 
_LC1_A1  = DFF( _EQ032,  _LC9_A1,  VCC,  VCC);
  _EQ032 =  Ctrl_data1 & !Sel5
         #  _LC3_A1 &  Sel5;

-- Node name is '|74166:228|:22' = '|74166:228|QH' 
-- Equation name is '_LC4_B2', type is buried 
_LC4_B2  = DFF( _EQ033,  _LC5_B2,  VCC,  VCC);
  _EQ033 =  Ctrl_data0 & !Sel2
         #  _LC3_B2 &  Sel2;

-- Node name is '|74166:228|:15' 
-- Equation name is '_LC6_B2', type is buried 
_LC6_B2  = DFF( _EQ034,  _LC5_B2,  VCC,  VCC);
  _EQ034 =  Ctrl_data7 & !Sel2
         #  _LC2_B11 &  Sel2;

-- Node name is '|74166:228|:16' 
-- Equation name is '_LC7_B2', type is buried 
_LC7_B2  = DFF( _EQ035,  _LC5_B2,  VCC,  VCC);
  _EQ035 =  Ctrl_data6 & !Sel2
         #  _LC6_B2 &  Sel2;

-- Node name is '|74166:228|:17' 
-- Equation name is '_LC1_B2', type is buried 
_LC1_B2  = DFF( _EQ036,  _LC5_B2,  VCC,  VCC);
  _EQ036 =  Ctrl_data5 & !Sel2
         #  _LC7_B2 &  Sel2;

-- Node name is '|74166:228|:18' 
-- Equation name is '_LC8_B2', type is buried 
_LC8_B2  = DFF( _EQ037,  _LC5_B2,  VCC,  VCC);
  _EQ037 =  Ctrl_data4 & !Sel2
         #  _LC1_B2 &  Sel2;

-- Node name is '|74166:228|:19' 
-- Equation name is '_LC2_B2', type is buried 
_LC2_B2  = DFF( _EQ038,  _LC5_B2,  VCC,  VCC);
  _EQ038 =  Ctrl_data3 & !Sel2
         #  _LC8_B2 &  Sel2;

-- Node name is '|74166:228|:20' 
-- Equation name is '_LC9_B2', type is buried 
_LC9_B2  = DFF( _EQ039,  _LC5_B2,  VCC,  VCC);
  _EQ039 =  Ctrl_data2 & !Sel2
         #  _LC2_B2 &  Sel2;

-- Node name is '|74166:228|:21' 
-- Equation name is '_LC3_B2', type is buried 
_LC3_B2  = DFF( _EQ040,  _LC5_B2,  VCC,  VCC);
  _EQ040 =  Ctrl_data1 & !Sel2
         #  _LC9_B2 &  Sel2;

-- Node name is '|74166:229|:22' = '|74166:229|QH' 
-- Equation name is '_LC5_B7', type is buried 
_LC5_B7  = DFF( _EQ041,  _LC2_B9,  VCC,  VCC);
  _EQ041 =  Ctrl_data0 & !Sel3
         #  _LC9_B7 &  Sel3;

-- Node name is '|74166:229|:15' 
-- Equation name is '_LC6_B7', type is buried 
_LC6_B7  = DFF( _EQ042,  _LC2_B9,  VCC,  VCC);
  _EQ042 =  Ctrl_data7 & !Sel3
         #  _LC4_B7 &  Sel3;

-- Node name is '|74166:229|:16' 
-- Equation name is '_LC1_B7', type is buried 
_LC1_B7  = DFF( _EQ043,  _LC2_B9,  VCC,  VCC);
  _EQ043 =  Ctrl_data6 & !Sel3
         #  _LC6_B7 &  Sel3;

-- Node name is '|74166:229|:17' 
-- Equation name is '_LC7_B7', type is buried 
_LC7_B7  = DFF( _EQ044,  _LC2_B9,  VCC,  VCC);
  _EQ044 =  Ctrl_data5 & !Sel3
         #  _LC1_B7 &  Sel3;

-- Node name is '|74166:229|:18' 
-- Equation name is '_LC2_B7', type is buried 
_LC2_B7  = DFF( _EQ045,  _LC2_B9,  VCC,  VCC);
  _EQ045 =  Ctrl_data4 & !Sel3
         #  _LC7_B7 &  Sel3;

-- Node name is '|74166:229|:19' 
-- Equation name is '_LC8_B7', type is buried 
_LC8_B7  = DFF( _EQ046,  _LC2_B9,  VCC,  VCC);
  _EQ046 =  Ctrl_data3 & !Sel3
         #  _LC2_B7 &  Sel3;

-- Node name is '|74166:229|:20' 
-- Equation name is '_LC3_B7', type is buried 
_LC3_B7  = DFF( _EQ047,  _LC2_B9,  VCC,  VCC);
  _EQ047 =  Ctrl_data2 & !Sel3
         #  _LC8_B7 &  Sel3;

-- Node name is '|74166:229|:21' 
-- Equation name is '_LC9_B7', type is buried 
_LC9_B7  = DFF( _EQ048,  _LC2_B9,  VCC,  VCC);
  _EQ048 =  Ctrl_data1 & !Sel3
         #  _LC3_B7 &  Sel3;

-- Node name is '|74166:230|:22' = '|74166:230|QH' 
-- Equation name is '_LC2_B5', type is buried 
_LC2_B5  = DFF( _EQ049,  _LC5_B5,  VCC,  VCC);
  _EQ049 =  Ctrl_data0 & !Sel4
         #  _LC1_B5 &  Sel4;

-- Node name is '|74166:230|:15' 
-- Equation name is '_LC7_B5', type is buried 
_LC7_B5  = DFF( _EQ050,  _LC5_B5,  VCC,  VCC);
  _EQ050 =  Ctrl_data7 & !Sel4
         #  _LC7_B11 &  Sel4;

-- Node name is '|74166:230|:16' 
-- Equation name is '_LC8_B5', type is buried 
_LC8_B5  = DFF( _EQ051,  _LC5_B5,  VCC,  VCC);
  _EQ051 =  Ctrl_data6 & !Sel4
         #  _LC7_B5 &  Sel4;

-- Node name is '|74166:230|:17' 
-- Equation name is '_LC4_B5', type is buried 
_LC4_B5  = DFF( _EQ052,  _LC5_B5,  VCC,  VCC);
  _EQ052 =  Ctrl_data5 & !Sel4
         #  _LC8_B5 &  Sel4;

-- Node name is '|74166:230|:18' 
-- Equation name is '_LC9_B5', type is buried 
_LC9_B5  = DFF( _EQ053,  _LC5_B5,  VCC,  VCC);
  _EQ053 =  Ctrl_data4 & !Sel4
         #  _LC4_B5 &  Sel4;

-- Node name is '|74166:230|:19' 
-- Equation name is '_LC3_B5', type is buried 
_LC3_B5  = DFF( _EQ054,  _LC5_B5,  VCC,  VCC);
  _EQ054 =  Ctrl_data3 & !Sel4
         #  _LC9_B5 &  Sel4;

-- Node name is '|74166:230|:20' 
-- Equation name is '_LC6_B5', type is buried 
_LC6_B5  = DFF( _EQ055,  _LC5_B5,  VCC,  VCC);
  _EQ055 =  Ctrl_data2 & !Sel4
         #  _LC3_B5 &  Sel4;

-- Node name is '|74166:230|:21' 
-- Equation name is '_LC1_B5', type is buried 
_LC1_B5  = DFF( _EQ056,  _LC5_B5,  VCC,  VCC);
  _EQ056 =  Ctrl_data1 & !Sel4
         #  _LC6_B5 &  Sel4;

-- Node name is '|74166:306|:22' = '|74166:306|QH' 
-- Equation name is '_LC5_C6', type is buried 
_LC5_C6  = DFF( _EQ057,  _LC4_C6,  VCC,  VCC);
  _EQ057 =  Ctrl_data0 & !Sel0
         #  _LC10_C6 &  Sel0;

-- Node name is '|74166:306|:15' 
-- Equation name is '_LC6_C6', type is buried 
_LC6_C6  = DFF( _EQ058,  _LC4_C6,  VCC,  VCC);
  _EQ058 =  Ctrl_data7 & !Sel0
         #  _LC3_C6 &  Sel0;

-- Node name is '|74166:306|:16' 
-- Equation name is '_LC7_C6', type is buried 
_LC7_C6  = DFF( _EQ059,  _LC4_C6,  VCC,  VCC);
  _EQ059 =  Ctrl_data6 & !Sel0
         #  _LC6_C6 &  Sel0;

-- Node name is '|74166:306|:17' 
-- Equation name is '_LC8_C6', type is buried 
_LC8_C6  = DFF( _EQ060,  _LC4_C6,  VCC,  VCC);
  _EQ060 =  Ctrl_data5 & !Sel0
         #  _LC7_C6 &  Sel0;

-- Node name is '|74166:306|:18' 
-- Equation name is '_LC1_C6', type is buried 
_LC1_C6  = DFF( _EQ061,  _LC4_C6,  VCC,  VCC);
  _EQ061 =  Ctrl_data4 & !Sel0
         #  _LC8_C6 &  Sel0;

-- Node name is '|74166:306|:19' 
-- Equation name is '_LC9_C6', type is buried 
_LC9_C6  = DFF( _EQ062,  _LC4_C6,  VCC,  VCC);
  _EQ062 =  Ctrl_data3 & !Sel0
         #  _LC1_C6 &  Sel0;

-- Node name is '|74166:306|:20' 
-- Equation name is '_LC2_C6', type is buried 
_LC2_C6  = DFF( _EQ063,  _LC4_C6,  VCC,  VCC);
  _EQ063 =  Ctrl_data2 & !Sel0
         #  _LC9_C6 &  Sel0;

-- Node name is '|74166:306|:21' 
-- Equation name is '_LC10_C6', type is buried 
_LC10_C6 = DFF( _EQ064,  _LC4_C6,  VCC,  VCC);
  _EQ064 =  Ctrl_data1 & !Sel0
         #  _LC2_C6 &  Sel0;

-- Node name is ':94' 
-- Equation name is '_LC2_C9', type is buried 
_LC2_C9  = DFF( _EQ065, GLOBAL( TC_SER_C),  VCC,  VCC);
  _EQ065 =  _LC6_C9
         # !Sel1;

-- Node name is ':95' 
-- Equation name is '_LC6_C9', type is buried 
_LC6_C9  = DFF( _EQ066, GLOBAL( TC_SER_C),  VCC,  VCC);
  _EQ066 =  _LC4_B2 &  Sel1;

-- Node name is ':98' 
-- Equation name is '_LC1_C3', type is buried 
_LC1_C3  = LCELL( _EQ067);
  _EQ067 = !Sel1
         #  TC_SER_C;

-- Node name is ':113' 
-- Equation name is '_LC1_A8', type is buried 
_LC1_A8  = DFF(!Sel7, GLOBAL( TC_SER_C),  VCC,  VCC);

-- Node name is ':117' 
-- Equation name is '_LC2_A8', type is buried 
_LC2_A8  = LCELL( _EQ068);
  _EQ068 = !Sel7
         #  TC_SER_C;

-- Node name is ':132' 
-- Equation name is '_LC2_A10', type is buried 
_LC2_A10 = DFF( _EQ069, GLOBAL( TC_SER_C),  VCC,  VCC);
  _EQ069 =  _LC6_A10
         # !Sel6;

-- Node name is ':133' 
-- Equation name is '_LC6_A10', type is buried 
_LC6_A10 = DFF( _EQ070, GLOBAL( TC_SER_C),  VCC,  VCC);
  _EQ070 =  _LC5_A8 &  Sel6;

-- Node name is ':136' 
-- Equation name is '_LC5_A4', type is buried 
_LC5_A4  = LCELL( _EQ071);
  _EQ071 = !Sel6
         #  TC_SER_C;

-- Node name is ':151' 
-- Equation name is '_LC4_A10', type is buried 
_LC4_A10 = DFF( _EQ072, GLOBAL( TC_SER_C),  VCC,  VCC);
  _EQ072 =  _LC1_A10
         # !Sel5;

-- Node name is ':152' 
-- Equation name is '_LC1_A10', type is buried 
_LC1_A10 = DFF( _EQ073, GLOBAL( TC_SER_C),  VCC,  VCC);
  _EQ073 =  _LC3_A4 &  Sel5;

-- Node name is ':155' 
-- Equation name is '_LC9_A1', type is buried 
_LC9_A1  = LCELL( _EQ074);
  _EQ074 = !Sel5
         #  TC_SER_C;

-- Node name is ':186' 
-- Equation name is '_LC2_B11', type is buried 
_LC2_B11 = DFF( _EQ075, GLOBAL( TC_SER_C),  VCC,  VCC);
  _EQ075 =  _LC6_B11
         # !Sel2;

-- Node name is ':187' 
-- Equation name is '_LC6_B11', type is buried 
_LC6_B11 = DFF( _EQ076, GLOBAL( TC_SER_C),  VCC,  VCC);
  _EQ076 =  _LC5_B7 &  Sel2;

-- Node name is ':188' 
-- Equation name is '_LC4_B7', type is buried 
_LC4_B7  = DFF( _EQ077, GLOBAL( TC_SER_C),  VCC,  VCC);
  _EQ077 =  _LC10_B7
         # !Sel3;

-- Node name is ':189' 
-- Equation name is '_LC10_B7', type is buried 
_LC10_B7 = DFF( _EQ078, GLOBAL( TC_SER_C),  VCC,  VCC);
  _EQ078 =  _LC2_B5 &  Sel3;

-- Node name is ':190' 
-- Equation name is '_LC7_B11', type is buried 
_LC7_B11 = DFF( _EQ079, GLOBAL( TC_SER_C),  VCC,  VCC);
  _EQ079 =  _LC1_B11
         # !Sel4;

-- Node name is ':191' 
-- Equation name is '_LC1_B11', type is buried 
_LC1_B11 = DFF( _EQ080, GLOBAL( TC_SER_C),  VCC,  VCC);
  _EQ080 =  _LC2_A1 &  Sel4;

-- Node name is ':198' 
-- Equation name is '_LC5_B2', type is buried 
_LC5_B2  = LCELL( _EQ081);
  _EQ081 = !Sel2
         #  TC_SER_C;

-- Node name is ':199' 
-- Equation name is '_LC2_B9', type is buried 
_LC2_B9  = LCELL( _EQ082);
  _EQ082 = !Sel3
         #  TC_SER_C;

-- Node name is ':200' 
-- Equation name is '_LC5_B5', type is buried 
_LC5_B5  = LCELL( _EQ083);
  _EQ083 = !Sel4
         #  TC_SER_C;

-- Node name is ':292' 
-- Equation name is '_LC3_C6', type is buried 
_LC3_C6  = DFF( _EQ084, GLOBAL( TC_SER_C),  VCC,  VCC);
  _EQ084 =  _LC2_C3
         # !Sel0;

-- Node name is ':293' 
-- Equation name is '_LC2_C3', type is buried 
_LC2_C3  = DFF( _EQ085, GLOBAL( TC_SER_C),  VCC,  VCC);
  _EQ085 =  _LC6_C3 &  Sel0;

-- Node name is ':296' 
-- Equation name is '_LC4_C6', type is buried 
_LC4_C6  = LCELL( _EQ086);
  _EQ086 = !Sel0
         #  TC_SER_C;

-- Node name is ':311' 
-- Equation name is '_LC1_C9', type is buried 
_LC1_C9  = DFF( _EQ087, GLOBAL( TC_SER_C),  VCC,  VCC);
  _EQ087 =  _LC3_C9
         # !Sel0;

-- Node name is ':312' 
-- Equation name is '_LC3_C9', type is buried 
_LC3_C9  = DFF( _EQ088, GLOBAL( TC_SER_C),  VCC,  VCC);
  _EQ088 =  _LC5_C6 &  Sel0;



Project Information   c:\pt5220\blackburst\pgadesign\bb_pga1\ctrl_if_tcreg.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Multi-Level

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'FLEX6000' family

      CARRY_CHAIN                         = ignore
      CARRY_CHAIN_LENGTH                  = 32
      CASCADE_CHAIN                       = ignore
      CASCADE_CHAIN_LENGTH                = 2
      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SUBFACTOR_EXTRACTION                = on
      IGNORE_SOFT_BUFFERS                 = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:02
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:03
   Partitioner                            00:00:03
   Fitter                                 00:00:14
   Timing SNF Extractor                   00:00:01
   Assembler                              00:00:04
   --------------------------             --------
   Total Time                             00:00:27


Memory Allocated
-----------------

Peak memory allocated during compilation  = 11,784K
