# PLCT 开源进展·第 49 期·2023 年 8 月 1 日

## 卷首语

## 本期亮点

## V8 RISC-V 移植工作

## OpenJDK 上游工作 (RV64 相关工作为主)
1. Co-authored JDK-mainline PRs:
- https://github.com/openjdk/jdk/pull/14669 (8309209: C2 failed "assert(_stack_guard_state == stack_guard_reserved_disabled) failed: inconsistent state")

2. Reviewed JDK-mainline PRs:
- https://github.com/openjdk/jdk/pull/14320 (8309502: RISC-V: String.indexOf intrinsic may produce misaligned memory loads)
- https://github.com/openjdk/jdk/pull/14445 (8309258: RISC-V: Add riscv_hwprobe syscall)
- https://github.com/openjdk/jdk/pull/14470 (JDK-8310020: MacroAssembler::call_VM(_leaf) doesn't consistently check for conflict with C calling convention)
- https://github.com/openjdk/jdk/pull/14240 (JDK-8264899: C1: -XX:AbortVMOnException does not work if all methods in the call stack are compiled with C1 and there are no exception handlers)
- https://github.com/openjdk/jdk/pull/14535 (8310276: RISC-V: Make use of shadd macro-assembler function when possible)
- https://github.com/openjdk/jdk/pull/14534 (8310268: RISC-V: misaligned memory access in String.Compare intrinsic)
- https://github.com/openjdk/jdk/pull/14650 (8310873: Re-enable locked_create_entry symbol check in runtime/NMT/CheckForProperDetailStackTrace.java for RISC-V)
- https://github.com/openjdk/jdk/pull/14551 (8309109: AArch64: [TESTBUG] compiler/intrinsics/sha/cli/TestUseSHA3IntrinsicsOptionOnSupportedCPU.java fails on Neoverse N2 and V1)
- https://github.com/openjdk/jdk/pull/14676 (8310949: RISC-V: Initialize UseUnalignedAccesses)
- https://github.com/openjdk/jdk/pull/14670 (8310656: RISC-V: __builtin___clear_cache can fail silently)
- https://github.com/openjdk/jdk/pull/14702 (8311074: RISC-V: Fix -Wconversion warnings in some code header files)

3. RISC-V JDK17u upsteaming:
- Backport PR: https://git.openjdk.org/jdk17u-dev/pull/1427 (reviewed and approved by Aleksey Shipilev, Goetz Lindenmaier and Vladimir Kempik)
- Commit: https://github.com/openjdk/jdk17u-dev/commit/966fc82d91ec9c5e3b8504f1d3e1d7d2727cc3c9
- OpenJDK 17.0.9 release: October 17 2023 GA

4. JDK committer nomination (Announce Result):
- https://mail.openjdk.org/pipermail/jdk-dev/2023-June/007985.html (Result: New JDK Committer: Feilong Jiang)
- https://mail.openjdk.org/pipermail/jdk-dev/2023-June/007986.html (Result: New JDK Committer: Yadong Wang)

5. JDK11u backport discussion:
- https://mail.openjdk.org/pipermail/riscv-port-dev/2023-July/001117.html
- Conclusion:
  - We should accommodate a RISCV port in https://github.com/openjdk/riscv-port-jdk11u for the community to cooperate.
  - And Alibaba will submit their JDK11u backport work in this riscv-port-jdk11u staging repo.
  - But whether it will ever be upstreamed into the long-term-stable JDK11u is another matter.

## OpenJDK 上游工作（张定立）
- 已提交或合并的 JDK-mainline 补丁：
  - https://github.com/openjdk/jdk/pull/14129 | (8301996: Move field resolution information out of the cpCache)(RISC-V port)
- Backport jdk17u:
  - https://github.com/openjdk/jdk17u-dev/pull/1567 | (8309254: Implement fast-path for ASCII-compatible CharsetEncoders on RISC-V)
- 其他工作
  - https://github.com/DingliZhang/jdk/commit/0a76ee5d6e233e2ccaa9d9523632639ae747e6fb | [IR Framework] Fix issues with IRNode.ALLOC* and IRNode.CHECKCAST_ARRAY* regexes
  - https://github.com/openjdk/jdk/pull/14445#issuecomment-1635676161 | SG2042 crash反馈

## OpenJDK 上游工作（曹贵）

## Clang/LLVM RISC-V 移植工作
- RuyiSDK
 - 增加了关于 RVV 0.7.1 的 pragma https://github.com/ruyisdk/llvm-project/pull/1
 - 将 RVV 0.7.1 添加为 xtheadv 系列拓展 https://github.com/ruyisdk/llvm-project/pull/3
 - 添加回归测试CI https://github.com/ruyisdk/llvm-project/pull/2

- 已经提交到主线的patch:
  - [ConstraintElim] Store the triple Pred + LHS + RHS in ReproducerEntry instead of CmpInst + Not https://reviews.llvm.org/D155782
  - [ConstraintElim] Add test cases from PR63896. NFC. https://reviews.llvm.org/D155853
  - [ConstraintElim] Add facts implied by MinMaxIntrinsic https://reviews.llvm.org/D155412
  - xcvbi extension https://reviews.llvm.org/D152915
  - xcvdimd extension https://reviews.llvm.org/D153721
  - xcvalu extension https://reviews.llvm.org/D153748
  - [RISCV] Match shl_vl (ext_vl v, splat 1) to vwadd_vl https://reviews.llvm.org/D154726
  - [RISCV] Lower VP_CTLZ_ZERO_UNDEF/VP_CTTZ_ZERO_UNDEF/VP_CTLZ by converting to FP and extracting the exponent. https://reviews.llvm.org/D155150
  - [RISCV] Match ext_vl+sra_vl/srl_vl+trunc_vector_vl to vnsra.wv/vnsrl.wv https://reviews.llvm.org/D155466  
  - [ValueTracking] Dereferenceable ret attributes implys noundef https://reviews.llvm.org/D156510

更多正在review 代码和我们评审的代码可以在以上patch作者名下查看。

## gollvm 相关工作
等待大佬抽空再次评审

## GNU Toolchain 相关工作

## Arch Linux for RISC-V

## Gentoo for RISC-V

## Nixpkgs for RISC-V

## Firefox (SpiderMonkey) RV64GCV 移植

## DynamoRIO RV64GC 移植

本月完成了 6 月份立的 flag：将一个简单的 Hello World 运行起来，这项工作已在 https://github.com/ruyisdk/dynamorio 公开。
目前我们已经把部分工作提交至上游（见下），剩下的部分也会陆续提交。
后续的进展也会首先在上述地址公开，并最终提交至上游。

以下是本月提交的 Pull Requests：

- ksco
    - [i#3544 RV64: Implemented exit_cti_reaches_target and patch_branch](https://github.com/DynamoRIO/dynamorio/pull/6224)
    - [i#3544 RV64: Implemented cleanup_and_terminate and related macros](https://github.com/DynamoRIO/dynamorio/pull/6223)
    - [i#3544 RV64: Implemented insert_mov_immed_arch](https://github.com/DynamoRIO/dynamorio/pull/6210)
    - [i#3544 RV64: Implemented machine_cache_sync](https://github.com/DynamoRIO/dynamorio/pull/6209)
    - [i#3544 RV64: Added a new immediate format for AUIPC](https://github.com/DynamoRIO/dynamorio/pull/6208)

## OpenCV RISC-V 移植

## LIBCXX Experimental/simd

- LLVM上游提交进展
	- 本月有3个patch已被上游接收：
		- [[libcxx] <experimental/simd> Add ABI tags, class template simd/simd_mask implementations. Add related simd traits and tests.](https://reviews.llvm.org/D144362)
		- [[libcxx] <experimental/simd> Added simd width functions, simd_size traits and related tests](https://reviews.llvm.org/D144363)
		- [[libcxx] <experimental/simd> Added aliagned flag types, traits is_simd_flag_type[_v], memory_alignment[_v] and related tests](https://reviews.llvm.org/D153319)
	- 提交了两个新的patch：
		- [[libcxx] <experimental/simd> Added internal storage type and auxiliary class reference of class simd/simd_mask](https://reviews.llvm.org/D144364)
		- [[libcxx] <experimental/simd> Add broadcast constructor of class simd/simd_mask](https://reviews.llvm.org/D156225)

## LuaJIT RV64G 移植

## gem5

本期没有新的进展。

## Spike

## QEMU

## box64

- xctan
    - [RV64_DYNAREC Added more opcodes for Yuzu](https://github.com/ptitSeb/box64/pull/911)

## 其他面向 RISC-V International 的支持工作

### SAIL/ACT

## 在方舟开源编译器社区的工作

PLCT实验室的史宁宁依然每周在更新方舟编译器社区周报（OpenArkCompiler Weekly），目前已经更新到第 171 期。

方舟编译器周报每周日晚上通过 Repo、知乎、Bilibili 和邮件列表发布。

- Repo: https://github.com/isrc-cas/arkcompiler-materials
- 知乎：https://www.zhihu.com/column/c_1268247974020747264
- Bilibili：https://www.bilibili.com/read/readlist/rl199373
- 邮件列表及其订阅方式：https://gitee.com/openarkcompiler/OpenArkCompiler/issues/I1EWAX

## MLIR

## Chisel/FIRRTL（CAAT 小队）

## coreboot for riscv

本期没有新的进展。

## openocd

通过其他空闲核心清除软件断点。[1](https://github.com/riscv/riscv-openocd/commit/39a4f37f84d52aa38ffa1a7db703ad57deec4fdc)
修正trigger设置过程。[1](https://github.com/riscv/riscv-openocd/commit/a8f28fdd4876eb090185086a5c08a04a442d8fce)
修正hawindow把可边长数组改为动态申请内存，可边长数组在一些平台上支持不好。[1](https://github.com/riscv/riscv-openocd/commit/d5425c253cc9635d8f3f79cd5e9c8499eea477cc)
添加DM层。[1](https://github.com/riscv/riscv-openocd/commit/895185caffac591e923bfeaa42672fa604eb642f)
添加多DM支持。[1](https://github.com/riscv/riscv-openocd/commit/80a8aa9e195757f082919108f71511b76bd7ca92)
空闲hart替代目标hart移除软件断点，缓存同步问题的讨论。[1](https://github.com/riscv/riscv-openocd/issues/893)

## opensbi

更新copyright并添加logo. [1](https://lists.infradead.org/pipermail/opensbi/2023-June/005156.html)
因为thead会设置mhpm_count，在pmu初始化时检查计数器的数量，防止数组访问越界。[1](https://lists.infradead.org/pipermail/opensbi/2023-July/005222.html)
修正在aclint初始化时遇到scratch等于NULL时的报错，因为可以通过设备树禁用hart。[1](https://lists.infradead.org/pipermail/opensbi/2023-July/005275.html)
isa把定时器才分成了两个扩展Zicntr/Zihpm，opensbi修改代码适应。[1](https://lists.infradead.org/pipermail/opensbi/2023-July/005302.html)
修正检测是否支持sscofpmf的Priv spec的版本从v1.12修改为v1.11。[1](https://lists.infradead.org/pipermail/opensbi/2023-July/005299.html)
修正在rv32下的一个编译问题，强制类型转换报错，64位fdt地址转换为32位指针。[1](https://lists.infradead.org/pipermail/opensbi/2023-July/005353.html)
Zkr添加了硬件随机数，配置随机数寄存器在S-Mode模式可访问，U-Mode不可访问。此补丁存在一些问题没有添加扩展检测，这部分代码应该移到mstatus\_init。[1](https://lists.infradead.org/pipermail/opensbi/2023-July/005373.html)
修正mseccfg CSR的定义。[1](https://lists.infradead.org/pipermail/opensbi/2023-July/005381.html)
修正SPDX license标识，方便机器识别。[1](https://lists.infradead.org/pipermail/opensbi/2023-July/005382.html)
opensbi原先使用两个数字的版本号，为了修正一些紧急BUG，添加了第三个数字表示小版本号。[1](https://lists.infradead.org/pipermail/opensbi/2023-July/005379.html) [2](https://lists.infradead.org/pipermail/opensbi/2023-July/005392.html)
添加smcntrpmf扩展支持。[1](https://lists.infradead.org/pipermail/opensbi/2023-July/005400.html)
修正sbi_system_suspend的错误返回值，使代码适应spec。[1](https://lists.infradead.org/pipermail/opensbi/2023-July/005399.html)
添加基于syscon的重启和关机，并移除sifive test重启驱动（这个驱动可以用基于syscon的重启和关机来代替，需要添加dt）。[1](https://lists.infradead.org/pipermail/opensbi/2023-July/005402.html)
添加.vscode到gitignore。[1](https://lists.infradead.org/pipermail/opensbi/2023-July/005420.html)

## u-boot

本期没有新的进展。

## Aya Theorem Prover

## eBPF

## RISC-V 平台测试测评工作

本期在unmatched平台上测试了使用jemalloc内存库对CPU2017的影响，结果如下图所示，INT测试集有明显提升，特别对于INTRATE提升显著：

<img src="https://github.com/mollybuild/PLCT-Weekly/assets/26591790/0c1c8904-bc24-471c-b93d-a7ccbf01d234" width="75%">

另外测试中发现GCC13会引起620.omnetpp_s的性能回退，相对于GCC11/12性能下降了40%：

<img src="https://github.com/mollybuild/PLCT-Weekly/assets/26591790/3181ab84-958a-46a9-bdde-59487f62d851" width="75%">

## 测试开发相关工作
- 做Kernel CI环境搭建和使用的技术分享报告
- 调研openEuler RISC-V测试策略中的安全测试：
  - 在openEuler RISC-V中构建并执行网络安全测试工具nmap，并将内容整理成文档 https://gitee.com/jean9823/open-euler_riscv_security_test/blob/master/%E5%9C%A8openEuler%20riscv64%E4%B8%AD%E4%BD%BF%E7%94%A8nmap%E6%89%A7%E8%A1%8C%E5%AE%89%E5%85%A8%E6%B5%8B%E8%AF%95.md
  - 在openEuler RISC-V中构建并执行kernel模糊测试工具Trinity，并将内容整理成文档 https://gitee.com/jean9823/open-euler_riscv_security_test/blob/master/%E5%9C%A8openEuler%20riscv64%E4%B8%AD%E4%BD%BF%E7%94%A8Trinity%E6%89%A7%E8%A1%8Ckernel%E6%A8%A1%E7%B3%8A%E6%B5%8B%E8%AF%95.md

## 参考链接

- [TARSIER Monthly](https://github.com/isrc-cas/tarsier-monthly)
- [PLCT 2023 年开源路线图](https://github.com/plctlab/PLCT-Weekly/blob/master/PLCT-Roadmap-2023.md)
- [PLCT 实验室的开放职位（社招）](https://github.com/plctlab/PLCT-Weekly/blob/master/Jobs.md)
- [PLCT 实验室的开放职位（实习生）](https://github.com/plctlab/weloveinterns/blob/master/open-internships.md)
- [PLCT 开源进展 (PLCT Weekly)](https://github.com/isrc-cas/PLCT-Weekly)
- [PLCT 公开报告幻灯片（选集）](https://github.com/isrc-cas/PLCT-Open-Reports)
