|top
MAX10_CLK1_50 => adc_teste:ADC_INST.MAX10_CLK1_50
MAX10_CLK1_50 => vga_teste:VGA_INST.MAX10_CLK1_50
VGA_R[0] << vga_teste:VGA_INST.VGA_R[0]
VGA_R[1] << vga_teste:VGA_INST.VGA_R[1]
VGA_R[2] << vga_teste:VGA_INST.VGA_R[2]
VGA_R[3] << vga_teste:VGA_INST.VGA_R[3]
VGA_G[0] << vga_teste:VGA_INST.VGA_G[0]
VGA_G[1] << vga_teste:VGA_INST.VGA_G[1]
VGA_G[2] << vga_teste:VGA_INST.VGA_G[2]
VGA_G[3] << vga_teste:VGA_INST.VGA_G[3]
VGA_B[0] << vga_teste:VGA_INST.VGA_B[0]
VGA_B[1] << vga_teste:VGA_INST.VGA_B[1]
VGA_B[2] << vga_teste:VGA_INST.VGA_B[2]
VGA_B[3] << vga_teste:VGA_INST.VGA_B[3]
VGA_HS << vga_teste:VGA_INST.VGA_HS
VGA_VS << vga_teste:VGA_INST.VGA_VS
HEX0[6] << adc_teste:ADC_INST.HEX0[6]
HEX0[5] << adc_teste:ADC_INST.HEX0[5]
HEX0[4] << adc_teste:ADC_INST.HEX0[4]
HEX0[3] << adc_teste:ADC_INST.HEX0[3]
HEX0[2] << adc_teste:ADC_INST.HEX0[2]
HEX0[1] << adc_teste:ADC_INST.HEX0[1]
HEX0[0] << adc_teste:ADC_INST.HEX0[0]
HEX1[6] << adc_teste:ADC_INST.HEX1[6]
HEX1[5] << adc_teste:ADC_INST.HEX1[5]
HEX1[4] << adc_teste:ADC_INST.HEX1[4]
HEX1[3] << adc_teste:ADC_INST.HEX1[3]
HEX1[2] << adc_teste:ADC_INST.HEX1[2]
HEX1[1] << adc_teste:ADC_INST.HEX1[1]
HEX1[0] << adc_teste:ADC_INST.HEX1[0]
HEX2[6] << adc_teste:ADC_INST.HEX2[6]
HEX2[5] << adc_teste:ADC_INST.HEX2[5]
HEX2[4] << adc_teste:ADC_INST.HEX2[4]
HEX2[3] << adc_teste:ADC_INST.HEX2[3]
HEX2[2] << adc_teste:ADC_INST.HEX2[2]
HEX2[1] << adc_teste:ADC_INST.HEX2[1]
HEX2[0] << adc_teste:ADC_INST.HEX2[0]


|top|adc_teste:ADC_INST
MAX10_CLK1_50 => adcteste:u0.CLOCK
MAX10_CLK1_50 => data_valid_reg.CLK
MAX10_CLK1_50 => data_reg[0].CLK
MAX10_CLK1_50 => data_reg[1].CLK
MAX10_CLK1_50 => data_reg[2].CLK
MAX10_CLK1_50 => data_reg[3].CLK
MAX10_CLK1_50 => data_reg[4].CLK
MAX10_CLK1_50 => data_reg[5].CLK
MAX10_CLK1_50 => data_reg[6].CLK
MAX10_CLK1_50 => data_reg[7].CLK
MAX10_CLK1_50 => data_reg[8].CLK
MAX10_CLK1_50 => data_reg[9].CLK
MAX10_CLK1_50 => data_reg[10].CLK
MAX10_CLK1_50 => data_reg[11].CLK
MAX10_CLK1_50 => sample_clk.CLK
MAX10_CLK1_50 => clk_divider[0].CLK
MAX10_CLK1_50 => clk_divider[1].CLK
MAX10_CLK1_50 => clk_divider[2].CLK
MAX10_CLK1_50 => clk_divider[3].CLK
MAX10_CLK1_50 => clk_divider[4].CLK
MAX10_CLK1_50 => clk_divider[5].CLK
adc_data_out[0] <= data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
adc_data_out[1] <= data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
adc_data_out[2] <= data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
adc_data_out[3] <= data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
adc_data_out[4] <= data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
adc_data_out[5] <= data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
adc_data_out[6] <= data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
adc_data_out[7] <= data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
adc_data_out[8] <= data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
adc_data_out[9] <= data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
adc_data_out[10] <= data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
adc_data_out[11] <= data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
adc_data_valid <= data_valid_reg.DB_MAX_OUTPUT_PORT_TYPE
adc_clk_out <= sample_clk.DB_MAX_OUTPUT_PORT_TYPE
HEX2[6] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
HEX2[5] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
HEX2[4] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
HEX2[3] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
HEX2[2] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
HEX2[1] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
HEX2[0] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
HEX1[6] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
HEX1[5] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
HEX1[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
HEX1[3] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
HEX1[2] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
HEX1[1] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
HEX1[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
HEX0[6] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
HEX0[5] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
HEX0[4] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
HEX0[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
HEX0[2] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
HEX0[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
HEX0[0] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top|adc_teste:ADC_INST|adcteste:u0
CLOCK => adcteste_adc_mega_0:adc_mega_0.CLOCK
CH0[0] <= adcteste_adc_mega_0:adc_mega_0.CH0[0]
CH0[1] <= adcteste_adc_mega_0:adc_mega_0.CH0[1]
CH0[2] <= adcteste_adc_mega_0:adc_mega_0.CH0[2]
CH0[3] <= adcteste_adc_mega_0:adc_mega_0.CH0[3]
CH0[4] <= adcteste_adc_mega_0:adc_mega_0.CH0[4]
CH0[5] <= adcteste_adc_mega_0:adc_mega_0.CH0[5]
CH0[6] <= adcteste_adc_mega_0:adc_mega_0.CH0[6]
CH0[7] <= adcteste_adc_mega_0:adc_mega_0.CH0[7]
CH0[8] <= adcteste_adc_mega_0:adc_mega_0.CH0[8]
CH0[9] <= adcteste_adc_mega_0:adc_mega_0.CH0[9]
CH0[10] <= adcteste_adc_mega_0:adc_mega_0.CH0[10]
CH0[11] <= adcteste_adc_mega_0:adc_mega_0.CH0[11]
CH1[0] <= adcteste_adc_mega_0:adc_mega_0.CH1[0]
CH1[1] <= adcteste_adc_mega_0:adc_mega_0.CH1[1]
CH1[2] <= adcteste_adc_mega_0:adc_mega_0.CH1[2]
CH1[3] <= adcteste_adc_mega_0:adc_mega_0.CH1[3]
CH1[4] <= adcteste_adc_mega_0:adc_mega_0.CH1[4]
CH1[5] <= adcteste_adc_mega_0:adc_mega_0.CH1[5]
CH1[6] <= adcteste_adc_mega_0:adc_mega_0.CH1[6]
CH1[7] <= adcteste_adc_mega_0:adc_mega_0.CH1[7]
CH1[8] <= adcteste_adc_mega_0:adc_mega_0.CH1[8]
CH1[9] <= adcteste_adc_mega_0:adc_mega_0.CH1[9]
CH1[10] <= adcteste_adc_mega_0:adc_mega_0.CH1[10]
CH1[11] <= adcteste_adc_mega_0:adc_mega_0.CH1[11]
CH2[0] <= adcteste_adc_mega_0:adc_mega_0.CH2[0]
CH2[1] <= adcteste_adc_mega_0:adc_mega_0.CH2[1]
CH2[2] <= adcteste_adc_mega_0:adc_mega_0.CH2[2]
CH2[3] <= adcteste_adc_mega_0:adc_mega_0.CH2[3]
CH2[4] <= adcteste_adc_mega_0:adc_mega_0.CH2[4]
CH2[5] <= adcteste_adc_mega_0:adc_mega_0.CH2[5]
CH2[6] <= adcteste_adc_mega_0:adc_mega_0.CH2[6]
CH2[7] <= adcteste_adc_mega_0:adc_mega_0.CH2[7]
CH2[8] <= adcteste_adc_mega_0:adc_mega_0.CH2[8]
CH2[9] <= adcteste_adc_mega_0:adc_mega_0.CH2[9]
CH2[10] <= adcteste_adc_mega_0:adc_mega_0.CH2[10]
CH2[11] <= adcteste_adc_mega_0:adc_mega_0.CH2[11]
CH3[0] <= adcteste_adc_mega_0:adc_mega_0.CH3[0]
CH3[1] <= adcteste_adc_mega_0:adc_mega_0.CH3[1]
CH3[2] <= adcteste_adc_mega_0:adc_mega_0.CH3[2]
CH3[3] <= adcteste_adc_mega_0:adc_mega_0.CH3[3]
CH3[4] <= adcteste_adc_mega_0:adc_mega_0.CH3[4]
CH3[5] <= adcteste_adc_mega_0:adc_mega_0.CH3[5]
CH3[6] <= adcteste_adc_mega_0:adc_mega_0.CH3[6]
CH3[7] <= adcteste_adc_mega_0:adc_mega_0.CH3[7]
CH3[8] <= adcteste_adc_mega_0:adc_mega_0.CH3[8]
CH3[9] <= adcteste_adc_mega_0:adc_mega_0.CH3[9]
CH3[10] <= adcteste_adc_mega_0:adc_mega_0.CH3[10]
CH3[11] <= adcteste_adc_mega_0:adc_mega_0.CH3[11]
CH4[0] <= adcteste_adc_mega_0:adc_mega_0.CH4[0]
CH4[1] <= adcteste_adc_mega_0:adc_mega_0.CH4[1]
CH4[2] <= adcteste_adc_mega_0:adc_mega_0.CH4[2]
CH4[3] <= adcteste_adc_mega_0:adc_mega_0.CH4[3]
CH4[4] <= adcteste_adc_mega_0:adc_mega_0.CH4[4]
CH4[5] <= adcteste_adc_mega_0:adc_mega_0.CH4[5]
CH4[6] <= adcteste_adc_mega_0:adc_mega_0.CH4[6]
CH4[7] <= adcteste_adc_mega_0:adc_mega_0.CH4[7]
CH4[8] <= adcteste_adc_mega_0:adc_mega_0.CH4[8]
CH4[9] <= adcteste_adc_mega_0:adc_mega_0.CH4[9]
CH4[10] <= adcteste_adc_mega_0:adc_mega_0.CH4[10]
CH4[11] <= adcteste_adc_mega_0:adc_mega_0.CH4[11]
CH5[0] <= adcteste_adc_mega_0:adc_mega_0.CH5[0]
CH5[1] <= adcteste_adc_mega_0:adc_mega_0.CH5[1]
CH5[2] <= adcteste_adc_mega_0:adc_mega_0.CH5[2]
CH5[3] <= adcteste_adc_mega_0:adc_mega_0.CH5[3]
CH5[4] <= adcteste_adc_mega_0:adc_mega_0.CH5[4]
CH5[5] <= adcteste_adc_mega_0:adc_mega_0.CH5[5]
CH5[6] <= adcteste_adc_mega_0:adc_mega_0.CH5[6]
CH5[7] <= adcteste_adc_mega_0:adc_mega_0.CH5[7]
CH5[8] <= adcteste_adc_mega_0:adc_mega_0.CH5[8]
CH5[9] <= adcteste_adc_mega_0:adc_mega_0.CH5[9]
CH5[10] <= adcteste_adc_mega_0:adc_mega_0.CH5[10]
CH5[11] <= adcteste_adc_mega_0:adc_mega_0.CH5[11]
CH6[0] <= adcteste_adc_mega_0:adc_mega_0.CH6[0]
CH6[1] <= adcteste_adc_mega_0:adc_mega_0.CH6[1]
CH6[2] <= adcteste_adc_mega_0:adc_mega_0.CH6[2]
CH6[3] <= adcteste_adc_mega_0:adc_mega_0.CH6[3]
CH6[4] <= adcteste_adc_mega_0:adc_mega_0.CH6[4]
CH6[5] <= adcteste_adc_mega_0:adc_mega_0.CH6[5]
CH6[6] <= adcteste_adc_mega_0:adc_mega_0.CH6[6]
CH6[7] <= adcteste_adc_mega_0:adc_mega_0.CH6[7]
CH6[8] <= adcteste_adc_mega_0:adc_mega_0.CH6[8]
CH6[9] <= adcteste_adc_mega_0:adc_mega_0.CH6[9]
CH6[10] <= adcteste_adc_mega_0:adc_mega_0.CH6[10]
CH6[11] <= adcteste_adc_mega_0:adc_mega_0.CH6[11]
CH7[0] <= adcteste_adc_mega_0:adc_mega_0.CH7[0]
CH7[1] <= adcteste_adc_mega_0:adc_mega_0.CH7[1]
CH7[2] <= adcteste_adc_mega_0:adc_mega_0.CH7[2]
CH7[3] <= adcteste_adc_mega_0:adc_mega_0.CH7[3]
CH7[4] <= adcteste_adc_mega_0:adc_mega_0.CH7[4]
CH7[5] <= adcteste_adc_mega_0:adc_mega_0.CH7[5]
CH7[6] <= adcteste_adc_mega_0:adc_mega_0.CH7[6]
CH7[7] <= adcteste_adc_mega_0:adc_mega_0.CH7[7]
CH7[8] <= adcteste_adc_mega_0:adc_mega_0.CH7[8]
CH7[9] <= adcteste_adc_mega_0:adc_mega_0.CH7[9]
CH7[10] <= adcteste_adc_mega_0:adc_mega_0.CH7[10]
CH7[11] <= adcteste_adc_mega_0:adc_mega_0.CH7[11]
RESET => adcteste_adc_mega_0:adc_mega_0.RESET


|top|adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0
CLOCK => CLOCK.IN1
RESET => RESET.IN1
ADC_CS_N <= altera_up_avalon_adv_adc:ADC_CTRL.port4
ADC_SCLK <= altera_up_avalon_adv_adc:ADC_CTRL.port3
ADC_DIN <= altera_up_avalon_adv_adc:ADC_CTRL.port5
ADC_DOUT => ADC_DOUT.IN1
CH0[0] <= CH0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH0[1] <= CH0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH0[2] <= CH0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH0[3] <= CH0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH0[4] <= CH0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH0[5] <= CH0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH0[6] <= CH0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH0[7] <= CH0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH0[8] <= CH0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH0[9] <= CH0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH0[10] <= CH0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH0[11] <= CH0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH1[0] <= CH1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH1[1] <= CH1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH1[2] <= CH1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH1[3] <= CH1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH1[4] <= CH1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH1[5] <= CH1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH1[6] <= CH1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH1[7] <= CH1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH1[8] <= CH1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH1[9] <= CH1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH1[10] <= CH1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH1[11] <= CH1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH2[0] <= CH2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH2[1] <= CH2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH2[2] <= CH2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH2[3] <= CH2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH2[4] <= CH2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH2[5] <= CH2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH2[6] <= CH2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH2[7] <= CH2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH2[8] <= CH2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH2[9] <= CH2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH2[10] <= CH2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH2[11] <= CH2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH3[0] <= CH3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH3[1] <= CH3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH3[2] <= CH3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH3[3] <= CH3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH3[4] <= CH3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH3[5] <= CH3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH3[6] <= CH3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH3[7] <= CH3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH3[8] <= CH3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH3[9] <= CH3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH3[10] <= CH3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH3[11] <= CH3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH4[0] <= CH4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH4[1] <= CH4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH4[2] <= CH4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH4[3] <= CH4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH4[4] <= CH4[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH4[5] <= CH4[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH4[6] <= CH4[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH4[7] <= CH4[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH4[8] <= CH4[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH4[9] <= CH4[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH4[10] <= CH4[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH4[11] <= CH4[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH5[0] <= CH5[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH5[1] <= CH5[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH5[2] <= CH5[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH5[3] <= CH5[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH5[4] <= CH5[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH5[5] <= CH5[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH5[6] <= CH5[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH5[7] <= CH5[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH5[8] <= CH5[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH5[9] <= CH5[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH5[10] <= CH5[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH5[11] <= CH5[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH6[0] <= CH6[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH6[1] <= CH6[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH6[2] <= CH6[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH6[3] <= CH6[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH6[4] <= CH6[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH6[5] <= CH6[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH6[6] <= CH6[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH6[7] <= CH6[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH6[8] <= CH6[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH6[9] <= CH6[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH6[10] <= CH6[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH6[11] <= CH6[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH7[0] <= CH7[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH7[1] <= CH7[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH7[2] <= CH7[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH7[3] <= CH7[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH7[4] <= CH7[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH7[5] <= CH7[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH7[6] <= CH7[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH7[7] <= CH7[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH7[8] <= CH7[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH7[9] <= CH7[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH7[10] <= CH7[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH7[11] <= CH7[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL
clock => clock.IN2
reset => nextState.idleState.OUTPUTSELECT
reset => nextState.turnOnSequencerState.OUTPUTSELECT
reset => nextState.pendingConversionState.OUTPUTSELECT
reset => nextState.readConversionState.OUTPUTSELECT
reset => nextState.doneConversionState.OUTPUTSELECT
reset => sequencer_on.OUTPUTSELECT
reset => _.IN1
reset => currState.resetState.DATAIN
go => always2.IN1
go => nextState.DATAA
go => nextState.DATAA
sclk <= sclk.DB_MAX_OUTPUT_PORT_TYPE
cs_n <= cs_n.DB_MAX_OUTPUT_PORT_TYPE
din <= din.DB_MAX_OUTPUT_PORT_TYPE
dout => ~NO_FANOUT~
done <= done.DB_MAX_OUTPUT_PORT_TYPE
reading0[0] <= reading0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading0[1] <= reading0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading0[2] <= reading0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading0[3] <= reading0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading0[4] <= reading0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading0[5] <= reading0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading0[6] <= reading0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading0[7] <= reading0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading0[8] <= reading0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading0[9] <= reading0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading0[10] <= reading0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading0[11] <= reading0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading1[0] <= reading1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading1[1] <= reading1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading1[2] <= reading1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading1[3] <= reading1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading1[4] <= reading1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading1[5] <= reading1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading1[6] <= reading1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading1[7] <= reading1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading1[8] <= reading1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading1[9] <= reading1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading1[10] <= reading1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading1[11] <= reading1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading2[0] <= reading2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading2[1] <= reading2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading2[2] <= reading2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading2[3] <= reading2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading2[4] <= reading2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading2[5] <= reading2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading2[6] <= reading2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading2[7] <= reading2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading2[8] <= reading2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading2[9] <= reading2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading2[10] <= reading2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading2[11] <= reading2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading3[0] <= reading3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading3[1] <= reading3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading3[2] <= reading3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading3[3] <= reading3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading3[4] <= reading3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading3[5] <= reading3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading3[6] <= reading3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading3[7] <= reading3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading3[8] <= reading3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading3[9] <= reading3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading3[10] <= reading3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading3[11] <= reading3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading4[0] <= reading4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading4[1] <= reading4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading4[2] <= reading4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading4[3] <= reading4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading4[4] <= reading4[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading4[5] <= reading4[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading4[6] <= reading4[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading4[7] <= reading4[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading4[8] <= reading4[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading4[9] <= reading4[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading4[10] <= reading4[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading4[11] <= reading4[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading5[0] <= reading5[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading5[1] <= reading5[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading5[2] <= reading5[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading5[3] <= reading5[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading5[4] <= reading5[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading5[5] <= reading5[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading5[6] <= reading5[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading5[7] <= reading5[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading5[8] <= reading5[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading5[9] <= reading5[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading5[10] <= reading5[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading5[11] <= reading5[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading6[0] <= reading6[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading6[1] <= reading6[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading6[2] <= reading6[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading6[3] <= reading6[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading6[4] <= reading6[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading6[5] <= reading6[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading6[6] <= reading6[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading6[7] <= reading6[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading6[8] <= reading6[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading6[9] <= reading6[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading6[10] <= reading6[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading6[11] <= reading6[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading7[0] <= reading7[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading7[1] <= reading7[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading7[2] <= reading7[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading7[3] <= reading7[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading7[4] <= reading7[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading7[5] <= reading7[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading7[6] <= reading7[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading7[7] <= reading7[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading7[8] <= reading7[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading7[9] <= reading7[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading7[10] <= reading7[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading7[11] <= reading7[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|altpll:adc_pll
inclk[0] => MAX10_ADC_PLL_altpll:auto_generated.inclk[0]
inclk[1] => MAX10_ADC_PLL_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= MAX10_ADC_PLL_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|top|adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|altpll:adc_pll|MAX10_ADC_PLL_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= pll1.LOCKED


|top|adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core
clock_clk => clock_clk.IN3
reset_sink_reset_n => reset_sink_reset_n.IN3
adc_pll_clock_clk => adc_pll_clock_clk.IN1
adc_pll_locked_export => adc_pll_locked_export.IN1
sequencer_csr_address => sequencer_csr_address.IN1
sequencer_csr_read => sequencer_csr_read.IN1
sequencer_csr_write => sequencer_csr_write.IN1
sequencer_csr_writedata[0] => sequencer_csr_writedata[0].IN1
sequencer_csr_writedata[1] => sequencer_csr_writedata[1].IN1
sequencer_csr_writedata[2] => sequencer_csr_writedata[2].IN1
sequencer_csr_writedata[3] => sequencer_csr_writedata[3].IN1
sequencer_csr_writedata[4] => sequencer_csr_writedata[4].IN1
sequencer_csr_writedata[5] => sequencer_csr_writedata[5].IN1
sequencer_csr_writedata[6] => sequencer_csr_writedata[6].IN1
sequencer_csr_writedata[7] => sequencer_csr_writedata[7].IN1
sequencer_csr_writedata[8] => sequencer_csr_writedata[8].IN1
sequencer_csr_writedata[9] => sequencer_csr_writedata[9].IN1
sequencer_csr_writedata[10] => sequencer_csr_writedata[10].IN1
sequencer_csr_writedata[11] => sequencer_csr_writedata[11].IN1
sequencer_csr_writedata[12] => sequencer_csr_writedata[12].IN1
sequencer_csr_writedata[13] => sequencer_csr_writedata[13].IN1
sequencer_csr_writedata[14] => sequencer_csr_writedata[14].IN1
sequencer_csr_writedata[15] => sequencer_csr_writedata[15].IN1
sequencer_csr_writedata[16] => sequencer_csr_writedata[16].IN1
sequencer_csr_writedata[17] => sequencer_csr_writedata[17].IN1
sequencer_csr_writedata[18] => sequencer_csr_writedata[18].IN1
sequencer_csr_writedata[19] => sequencer_csr_writedata[19].IN1
sequencer_csr_writedata[20] => sequencer_csr_writedata[20].IN1
sequencer_csr_writedata[21] => sequencer_csr_writedata[21].IN1
sequencer_csr_writedata[22] => sequencer_csr_writedata[22].IN1
sequencer_csr_writedata[23] => sequencer_csr_writedata[23].IN1
sequencer_csr_writedata[24] => sequencer_csr_writedata[24].IN1
sequencer_csr_writedata[25] => sequencer_csr_writedata[25].IN1
sequencer_csr_writedata[26] => sequencer_csr_writedata[26].IN1
sequencer_csr_writedata[27] => sequencer_csr_writedata[27].IN1
sequencer_csr_writedata[28] => sequencer_csr_writedata[28].IN1
sequencer_csr_writedata[29] => sequencer_csr_writedata[29].IN1
sequencer_csr_writedata[30] => sequencer_csr_writedata[30].IN1
sequencer_csr_writedata[31] => sequencer_csr_writedata[31].IN1
sequencer_csr_readdata[0] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[1] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[2] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[3] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[4] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[5] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[6] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[7] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[8] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[9] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[10] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[11] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[12] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[13] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[14] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[15] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[16] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[17] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[18] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[19] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[20] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[21] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[22] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[23] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[24] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[25] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[26] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[27] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[28] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[29] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[30] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[31] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sample_store_csr_address[0] => sample_store_csr_address[0].IN1
sample_store_csr_address[1] => sample_store_csr_address[1].IN1
sample_store_csr_address[2] => sample_store_csr_address[2].IN1
sample_store_csr_address[3] => sample_store_csr_address[3].IN1
sample_store_csr_address[4] => sample_store_csr_address[4].IN1
sample_store_csr_address[5] => sample_store_csr_address[5].IN1
sample_store_csr_address[6] => sample_store_csr_address[6].IN1
sample_store_csr_read => sample_store_csr_read.IN1
sample_store_csr_write => sample_store_csr_write.IN1
sample_store_csr_writedata[0] => sample_store_csr_writedata[0].IN1
sample_store_csr_writedata[1] => sample_store_csr_writedata[1].IN1
sample_store_csr_writedata[2] => sample_store_csr_writedata[2].IN1
sample_store_csr_writedata[3] => sample_store_csr_writedata[3].IN1
sample_store_csr_writedata[4] => sample_store_csr_writedata[4].IN1
sample_store_csr_writedata[5] => sample_store_csr_writedata[5].IN1
sample_store_csr_writedata[6] => sample_store_csr_writedata[6].IN1
sample_store_csr_writedata[7] => sample_store_csr_writedata[7].IN1
sample_store_csr_writedata[8] => sample_store_csr_writedata[8].IN1
sample_store_csr_writedata[9] => sample_store_csr_writedata[9].IN1
sample_store_csr_writedata[10] => sample_store_csr_writedata[10].IN1
sample_store_csr_writedata[11] => sample_store_csr_writedata[11].IN1
sample_store_csr_writedata[12] => sample_store_csr_writedata[12].IN1
sample_store_csr_writedata[13] => sample_store_csr_writedata[13].IN1
sample_store_csr_writedata[14] => sample_store_csr_writedata[14].IN1
sample_store_csr_writedata[15] => sample_store_csr_writedata[15].IN1
sample_store_csr_writedata[16] => sample_store_csr_writedata[16].IN1
sample_store_csr_writedata[17] => sample_store_csr_writedata[17].IN1
sample_store_csr_writedata[18] => sample_store_csr_writedata[18].IN1
sample_store_csr_writedata[19] => sample_store_csr_writedata[19].IN1
sample_store_csr_writedata[20] => sample_store_csr_writedata[20].IN1
sample_store_csr_writedata[21] => sample_store_csr_writedata[21].IN1
sample_store_csr_writedata[22] => sample_store_csr_writedata[22].IN1
sample_store_csr_writedata[23] => sample_store_csr_writedata[23].IN1
sample_store_csr_writedata[24] => sample_store_csr_writedata[24].IN1
sample_store_csr_writedata[25] => sample_store_csr_writedata[25].IN1
sample_store_csr_writedata[26] => sample_store_csr_writedata[26].IN1
sample_store_csr_writedata[27] => sample_store_csr_writedata[27].IN1
sample_store_csr_writedata[28] => sample_store_csr_writedata[28].IN1
sample_store_csr_writedata[29] => sample_store_csr_writedata[29].IN1
sample_store_csr_writedata[30] => sample_store_csr_writedata[30].IN1
sample_store_csr_writedata[31] => sample_store_csr_writedata[31].IN1
sample_store_csr_readdata[0] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[1] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[2] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[3] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[4] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[5] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[6] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[7] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[8] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[9] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[10] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[11] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[12] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[13] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[14] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[15] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[16] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[17] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[18] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[19] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[20] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[21] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[22] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[23] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[24] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[25] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[26] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[27] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[28] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[29] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[30] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[31] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_irq_irq <= altera_modular_adc_sample_store:sample_store_internal.irq


|top|adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal
clk => clk.IN1
rst_n => rst_n.IN1
clk_in_pll_c0 => clk_in_pll_c0.IN1
clk_in_pll_locked => clk_in_pll_locked.IN1
cmd_valid => cmd_valid.IN1
cmd_channel[0] => cmd_channel[0].IN1
cmd_channel[1] => cmd_channel[1].IN1
cmd_channel[2] => cmd_channel[2].IN1
cmd_channel[3] => cmd_channel[3].IN1
cmd_channel[4] => cmd_channel[4].IN1
cmd_sop => cmd_sop.IN1
cmd_eop => cmd_eop.IN1
sync_ready => sync_ready.IN1
cmd_ready <= altera_modular_adc_control_fsm:u_control_fsm.cmd_ready
rsp_valid <= altera_modular_adc_control_fsm:u_control_fsm.rsp_valid
rsp_channel[0] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_channel
rsp_channel[1] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_channel
rsp_channel[2] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_channel
rsp_channel[3] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_channel
rsp_channel[4] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_channel
rsp_data[0] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[1] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[2] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[3] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[4] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[5] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[6] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[7] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[8] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[9] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[10] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[11] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_sop <= altera_modular_adc_control_fsm:u_control_fsm.rsp_sop
rsp_eop <= altera_modular_adc_control_fsm:u_control_fsm.rsp_eop
sync_valid <= altera_modular_adc_control_fsm:u_control_fsm.sync_valid


|top|adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm
clk => clk.IN3
rst_n => rst_n.IN2
clk_in_pll_locked => Selector1.IN5
clk_in_pll_locked => Selector0.IN1
cmd_valid => always3.IN1
cmd_valid => ctrl_state_nxt.OUTPUTSELECT
cmd_valid => ctrl_state_nxt.OUTPUTSELECT
cmd_valid => ctrl_state_nxt.GETCMD_W.DATAB
cmd_valid => Selector7.IN3
cmd_valid => Selector7.IN4
cmd_valid => Selector6.IN2
cmd_valid => Selector6.IN3
cmd_valid => clear_avrg_cnt_done.IN1
cmd_channel[0] => Selector16.IN4
cmd_channel[0] => Equal1.IN4
cmd_channel[0] => Equal2.IN1
cmd_channel[0] => cmd_channel_dly[0].DATAIN
cmd_channel[1] => Selector15.IN4
cmd_channel[1] => Equal1.IN3
cmd_channel[1] => Equal2.IN4
cmd_channel[1] => cmd_channel_dly[1].DATAIN
cmd_channel[2] => Selector14.IN4
cmd_channel[2] => Equal1.IN2
cmd_channel[2] => Equal2.IN3
cmd_channel[2] => cmd_channel_dly[2].DATAIN
cmd_channel[3] => Selector13.IN4
cmd_channel[3] => Equal1.IN1
cmd_channel[3] => Equal2.IN2
cmd_channel[3] => cmd_channel_dly[3].DATAIN
cmd_channel[4] => Selector12.IN4
cmd_channel[4] => Equal1.IN0
cmd_channel[4] => Equal2.IN0
cmd_channel[4] => cmd_channel_dly[4].DATAIN
cmd_sop => cmd_sop_dly.DATAIN
cmd_eop => cmd_eop_dly.DATAIN
clk_dft => clk_dft.IN1
eoc => eoc.IN1
dout[0] => dout_flp.DATAB
dout[1] => dout_flp.DATAB
dout[2] => dout_flp.DATAB
dout[3] => dout_flp.DATAB
dout[4] => dout_flp.DATAB
dout[5] => dout_flp.DATAB
dout[6] => dout_flp.DATAB
dout[7] => dout_flp.DATAB
dout[8] => dout_flp.DATAB
dout[9] => dout_flp.DATAB
dout[10] => dout_flp.DATAB
dout[11] => dout_flp.DATAB
sync_ready => ctrl_state_nxt.OUTPUTSELECT
sync_ready => ctrl_state_nxt.OUTPUTSELECT
sync_ready => ctrl_state_nxt.OUTPUTSELECT
rsp_valid <= rsp_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_channel[0] <= rsp_channel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_channel[1] <= rsp_channel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_channel[2] <= rsp_channel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_channel[3] <= rsp_channel[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_channel[4] <= rsp_channel[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[0] <= rsp_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[1] <= rsp_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[2] <= rsp_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[3] <= rsp_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[4] <= rsp_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[5] <= rsp_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[6] <= rsp_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[7] <= rsp_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[8] <= rsp_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[9] <= rsp_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[10] <= rsp_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[11] <= rsp_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_sop <= rsp_sop~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_eop <= rsp_eop~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_ready <= cmd_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
chsel[0] <= chsel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chsel[1] <= chsel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chsel[2] <= chsel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chsel[3] <= chsel[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chsel[4] <= chsel[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
soc <= soc~reg0.DB_MAX_OUTPUT_PORT_TYPE
usr_pwd <= usr_pwd~reg0.DB_MAX_OUTPUT_PORT_TYPE
tsen <= tsen~reg0.DB_MAX_OUTPUT_PORT_TYPE
sync_valid <= sync_valid.DB_MAX_OUTPUT_PORT_TYPE


|top|adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
rdreq => rdreq.IN1
sclr => sclr.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
q[8] <= scfifo:scfifo_component.q
q[9] <= scfifo:scfifo_component.q
q[10] <= scfifo:scfifo_component.q
q[11] <= scfifo:scfifo_component.q


|top|adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component
data[0] => scfifo_ds61:auto_generated.data[0]
data[1] => scfifo_ds61:auto_generated.data[1]
data[2] => scfifo_ds61:auto_generated.data[2]
data[3] => scfifo_ds61:auto_generated.data[3]
data[4] => scfifo_ds61:auto_generated.data[4]
data[5] => scfifo_ds61:auto_generated.data[5]
data[6] => scfifo_ds61:auto_generated.data[6]
data[7] => scfifo_ds61:auto_generated.data[7]
data[8] => scfifo_ds61:auto_generated.data[8]
data[9] => scfifo_ds61:auto_generated.data[9]
data[10] => scfifo_ds61:auto_generated.data[10]
data[11] => scfifo_ds61:auto_generated.data[11]
q[0] <= scfifo_ds61:auto_generated.q[0]
q[1] <= scfifo_ds61:auto_generated.q[1]
q[2] <= scfifo_ds61:auto_generated.q[2]
q[3] <= scfifo_ds61:auto_generated.q[3]
q[4] <= scfifo_ds61:auto_generated.q[4]
q[5] <= scfifo_ds61:auto_generated.q[5]
q[6] <= scfifo_ds61:auto_generated.q[6]
q[7] <= scfifo_ds61:auto_generated.q[7]
q[8] <= scfifo_ds61:auto_generated.q[8]
q[9] <= scfifo_ds61:auto_generated.q[9]
q[10] <= scfifo_ds61:auto_generated.q[10]
q[11] <= scfifo_ds61:auto_generated.q[11]
wrreq => scfifo_ds61:auto_generated.wrreq
rdreq => scfifo_ds61:auto_generated.rdreq
clock => scfifo_ds61:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_ds61:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_ds61:auto_generated.empty
full <= scfifo_ds61:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>


|top|adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated
clock => a_dpfifo_3o41:dpfifo.clock
data[0] => a_dpfifo_3o41:dpfifo.data[0]
data[1] => a_dpfifo_3o41:dpfifo.data[1]
data[2] => a_dpfifo_3o41:dpfifo.data[2]
data[3] => a_dpfifo_3o41:dpfifo.data[3]
data[4] => a_dpfifo_3o41:dpfifo.data[4]
data[5] => a_dpfifo_3o41:dpfifo.data[5]
data[6] => a_dpfifo_3o41:dpfifo.data[6]
data[7] => a_dpfifo_3o41:dpfifo.data[7]
data[8] => a_dpfifo_3o41:dpfifo.data[8]
data[9] => a_dpfifo_3o41:dpfifo.data[9]
data[10] => a_dpfifo_3o41:dpfifo.data[10]
data[11] => a_dpfifo_3o41:dpfifo.data[11]
empty <= a_dpfifo_3o41:dpfifo.empty
full <= a_dpfifo_3o41:dpfifo.full
q[0] <= a_dpfifo_3o41:dpfifo.q[0]
q[1] <= a_dpfifo_3o41:dpfifo.q[1]
q[2] <= a_dpfifo_3o41:dpfifo.q[2]
q[3] <= a_dpfifo_3o41:dpfifo.q[3]
q[4] <= a_dpfifo_3o41:dpfifo.q[4]
q[5] <= a_dpfifo_3o41:dpfifo.q[5]
q[6] <= a_dpfifo_3o41:dpfifo.q[6]
q[7] <= a_dpfifo_3o41:dpfifo.q[7]
q[8] <= a_dpfifo_3o41:dpfifo.q[8]
q[9] <= a_dpfifo_3o41:dpfifo.q[9]
q[10] <= a_dpfifo_3o41:dpfifo.q[10]
q[11] <= a_dpfifo_3o41:dpfifo.q[11]
rdreq => a_dpfifo_3o41:dpfifo.rreq
sclr => a_dpfifo_3o41:dpfifo.sclr
wrreq => a_dpfifo_3o41:dpfifo.wreq


|top|adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo
clock => a_fefifo_c6e:fifo_state.clock
clock => altsyncram_rqn1:FIFOram.clock0
clock => altsyncram_rqn1:FIFOram.clock1
clock => cntr_n2b:rd_ptr_count.clock
clock => cntr_n2b:wr_ptr.clock
data[0] => altsyncram_rqn1:FIFOram.data_a[0]
data[1] => altsyncram_rqn1:FIFOram.data_a[1]
data[2] => altsyncram_rqn1:FIFOram.data_a[2]
data[3] => altsyncram_rqn1:FIFOram.data_a[3]
data[4] => altsyncram_rqn1:FIFOram.data_a[4]
data[5] => altsyncram_rqn1:FIFOram.data_a[5]
data[6] => altsyncram_rqn1:FIFOram.data_a[6]
data[7] => altsyncram_rqn1:FIFOram.data_a[7]
data[8] => altsyncram_rqn1:FIFOram.data_a[8]
data[9] => altsyncram_rqn1:FIFOram.data_a[9]
data[10] => altsyncram_rqn1:FIFOram.data_a[10]
data[11] => altsyncram_rqn1:FIFOram.data_a[11]
empty <= a_fefifo_c6e:fifo_state.empty
full <= a_fefifo_c6e:fifo_state.full
q[0] <= altsyncram_rqn1:FIFOram.q_b[0]
q[1] <= altsyncram_rqn1:FIFOram.q_b[1]
q[2] <= altsyncram_rqn1:FIFOram.q_b[2]
q[3] <= altsyncram_rqn1:FIFOram.q_b[3]
q[4] <= altsyncram_rqn1:FIFOram.q_b[4]
q[5] <= altsyncram_rqn1:FIFOram.q_b[5]
q[6] <= altsyncram_rqn1:FIFOram.q_b[6]
q[7] <= altsyncram_rqn1:FIFOram.q_b[7]
q[8] <= altsyncram_rqn1:FIFOram.q_b[8]
q[9] <= altsyncram_rqn1:FIFOram.q_b[9]
q[10] <= altsyncram_rqn1:FIFOram.q_b[10]
q[11] <= altsyncram_rqn1:FIFOram.q_b[11]
rreq => a_fefifo_c6e:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_c6e:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_n2b:rd_ptr_count.sclr
sclr => cntr_n2b:wr_ptr.sclr
wreq => a_fefifo_c6e:fifo_state.wreq
wreq => valid_wreq.IN0


|top|adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_337:count_usedw.aclr
clock => cntr_337:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_337:count_usedw.sclr
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|top|adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB


|top|adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0


|top|adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:rd_ptr_count
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|top|adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:wr_ptr
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|top|adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst
chsel[0] => chsel[0].IN1
chsel[1] => chsel[1].IN1
chsel[2] => chsel[2].IN1
chsel[3] => chsel[3].IN1
chsel[4] => chsel[4].IN1
soc => soc.IN1
eoc <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.eoc
dout[0] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[1] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[2] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[3] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[4] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[5] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[6] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[7] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[8] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[9] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[10] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[11] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
usr_pwd => usr_pwd.IN1
tsen => tsen.IN1
clkout_adccore <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.clkout_adccore
clkin_from_pll_c0 => clkin_from_pll_c0.IN1


|top|adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder
chsel_from_sw[0] => Decoder0.IN4
chsel_from_sw[1] => Decoder0.IN3
chsel_from_sw[2] => Decoder0.IN2
chsel_from_sw[3] => Decoder0.IN1
chsel_from_sw[4] => Decoder0.IN0
chsel_to_hw[0] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
chsel_to_hw[1] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
chsel_to_hw[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
chsel_to_hw[3] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
chsel_to_hw[4] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|top|adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance
chsel[0] => primitive_instance.I_CHSEL
chsel[1] => primitive_instance.I_CHSEL1
chsel[2] => primitive_instance.I_CHSEL2
chsel[3] => primitive_instance.I_CHSEL3
chsel[4] => primitive_instance.I_CHSEL4
soc => primitive_instance.I_SOC
eoc <= primitive_instance.O_EOC
dout[0] <= primitive_instance.O_DOUT
dout[1] <= primitive_instance.O_DOUT1
dout[2] <= primitive_instance.O_DOUT2
dout[3] <= primitive_instance.O_DOUT3
dout[4] <= primitive_instance.O_DOUT4
dout[5] <= primitive_instance.O_DOUT5
dout[6] <= primitive_instance.O_DOUT6
dout[7] <= primitive_instance.O_DOUT7
dout[8] <= primitive_instance.O_DOUT8
dout[9] <= primitive_instance.O_DOUT9
dout[10] <= primitive_instance.O_DOUT10
dout[11] <= primitive_instance.O_DOUT11
usr_pwd => primitive_instance.I_USR_PWD
tsen => primitive_instance.I_TSEN
clkout_adccore <= primitive_instance.O_CLK_DFT
clkin_from_pll_c0 => primitive_instance.I_CLKIN_FROM_PLL_C0


|top|adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal
clk => clk.IN2
rst_n => rst_n.IN2
addr => addr.IN1
read => read.IN1
write => write.IN1
writedata[0] => writedata[0].IN1
writedata[1] => writedata[1].IN1
writedata[2] => writedata[2].IN1
writedata[3] => writedata[3].IN1
writedata[4] => writedata[4].IN1
writedata[5] => writedata[5].IN1
writedata[6] => writedata[6].IN1
writedata[7] => writedata[7].IN1
writedata[8] => writedata[8].IN1
writedata[9] => writedata[9].IN1
writedata[10] => writedata[10].IN1
writedata[11] => writedata[11].IN1
writedata[12] => writedata[12].IN1
writedata[13] => writedata[13].IN1
writedata[14] => writedata[14].IN1
writedata[15] => writedata[15].IN1
writedata[16] => writedata[16].IN1
writedata[17] => writedata[17].IN1
writedata[18] => writedata[18].IN1
writedata[19] => writedata[19].IN1
writedata[20] => writedata[20].IN1
writedata[21] => writedata[21].IN1
writedata[22] => writedata[22].IN1
writedata[23] => writedata[23].IN1
writedata[24] => writedata[24].IN1
writedata[25] => writedata[25].IN1
writedata[26] => writedata[26].IN1
writedata[27] => writedata[27].IN1
writedata[28] => writedata[28].IN1
writedata[29] => writedata[29].IN1
writedata[30] => writedata[30].IN1
writedata[31] => writedata[31].IN1
cmd_ready => cmd_ready.IN1
cmd_ready_2 => ~NO_FANOUT~
readdata[0] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[1] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[2] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[3] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[4] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[5] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[6] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[7] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[8] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[9] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[10] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[11] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[12] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[13] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[14] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[15] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[16] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[17] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[18] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[19] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[20] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[21] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[22] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[23] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[24] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[25] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[26] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[27] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[28] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[29] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[30] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[31] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
cmd_valid <= altera_modular_adc_sequencer_ctrl:u_seq_ctrl.cmd_valid
cmd_channel[0] <= altera_modular_adc_sequencer_ctrl:u_seq_ctrl.cmd_channel
cmd_channel[1] <= altera_modular_adc_sequencer_ctrl:u_seq_ctrl.cmd_channel
cmd_channel[2] <= altera_modular_adc_sequencer_ctrl:u_seq_ctrl.cmd_channel
cmd_channel[3] <= altera_modular_adc_sequencer_ctrl:u_seq_ctrl.cmd_channel
cmd_channel[4] <= altera_modular_adc_sequencer_ctrl:u_seq_ctrl.cmd_channel
cmd_sop <= altera_modular_adc_sequencer_ctrl:u_seq_ctrl.cmd_sop
cmd_eop <= altera_modular_adc_sequencer_ctrl:u_seq_ctrl.cmd_eop
cmd_valid_2 <= <GND>
cmd_channel_2[0] <= <GND>
cmd_channel_2[1] <= <GND>
cmd_channel_2[2] <= <GND>
cmd_channel_2[3] <= <GND>
cmd_channel_2[4] <= <GND>
cmd_sop_2 <= <GND>
cmd_eop_2 <= <GND>


|top|adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_csr:u_seq_csr
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[15]~reg0.CLK
clk => readdata[16]~reg0.CLK
clk => readdata[17]~reg0.CLK
clk => readdata[18]~reg0.CLK
clk => readdata[19]~reg0.CLK
clk => readdata[20]~reg0.CLK
clk => readdata[21]~reg0.CLK
clk => readdata[22]~reg0.CLK
clk => readdata[23]~reg0.CLK
clk => readdata[24]~reg0.CLK
clk => readdata[25]~reg0.CLK
clk => readdata[26]~reg0.CLK
clk => readdata[27]~reg0.CLK
clk => readdata[28]~reg0.CLK
clk => readdata[29]~reg0.CLK
clk => readdata[30]~reg0.CLK
clk => readdata[31]~reg0.CLK
clk => sw_clr_run~reg0.CLK
clk => run~reg0.CLK
clk => mode[0].CLK
clk => mode[1].CLK
clk => mode[2].CLK
rst_n => readdata[0]~reg0.ACLR
rst_n => readdata[1]~reg0.ACLR
rst_n => readdata[2]~reg0.ACLR
rst_n => readdata[3]~reg0.ACLR
rst_n => readdata[4]~reg0.ACLR
rst_n => readdata[5]~reg0.ACLR
rst_n => readdata[6]~reg0.ACLR
rst_n => readdata[7]~reg0.ACLR
rst_n => readdata[8]~reg0.ACLR
rst_n => readdata[9]~reg0.ACLR
rst_n => readdata[10]~reg0.ACLR
rst_n => readdata[11]~reg0.ACLR
rst_n => readdata[12]~reg0.ACLR
rst_n => readdata[13]~reg0.ACLR
rst_n => readdata[14]~reg0.ACLR
rst_n => readdata[15]~reg0.ACLR
rst_n => readdata[16]~reg0.ACLR
rst_n => readdata[17]~reg0.ACLR
rst_n => readdata[18]~reg0.ACLR
rst_n => readdata[19]~reg0.ACLR
rst_n => readdata[20]~reg0.ACLR
rst_n => readdata[21]~reg0.ACLR
rst_n => readdata[22]~reg0.ACLR
rst_n => readdata[23]~reg0.ACLR
rst_n => readdata[24]~reg0.ACLR
rst_n => readdata[25]~reg0.ACLR
rst_n => readdata[26]~reg0.ACLR
rst_n => readdata[27]~reg0.ACLR
rst_n => readdata[28]~reg0.ACLR
rst_n => readdata[29]~reg0.ACLR
rst_n => readdata[30]~reg0.ACLR
rst_n => readdata[31]~reg0.ACLR
rst_n => run~reg0.ACLR
rst_n => sw_clr_run~reg0.ACLR
rst_n => mode[0].ACLR
rst_n => mode[1].ACLR
rst_n => mode[2].ACLR
addr => cmd_wr_en.IN0
addr => cmd_rd_en.IN0
read => cmd_rd_en.IN1
write => cmd_wr_en.IN1
writedata[0] => always1.IN1
writedata[0] => always2.IN1
writedata[1] => mode[0].DATAIN
writedata[2] => mode[1].DATAIN
writedata[3] => mode[2].DATAIN
writedata[4] => ~NO_FANOUT~
writedata[5] => ~NO_FANOUT~
writedata[6] => ~NO_FANOUT~
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~
clr_run => run.OUTPUTSELECT
clr_run => sw_clr_run.OUTPUTSELECT
readdata[0] <= readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[19] <= readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[20] <= readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[21] <= readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[22] <= readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[23] <= readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[24] <= readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[25] <= readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[26] <= readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[27] <= readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[28] <= readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[29] <= readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[30] <= readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[31] <= readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
run <= run~reg0.DB_MAX_OUTPUT_PORT_TYPE
sw_clr_run <= sw_clr_run~reg0.DB_MAX_OUTPUT_PORT_TYPE
con_mode <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
single_mode <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
recab_mode <= Equal2.DB_MAX_OUTPUT_PORT_TYPE


|top|adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl
clk => cmd_eop~reg0.CLK
clk => cmd_sop~reg0.CLK
clk => cmd_channel[0]~reg0.CLK
clk => cmd_channel[1]~reg0.CLK
clk => cmd_channel[2]~reg0.CLK
clk => cmd_channel[3]~reg0.CLK
clk => cmd_channel[4]~reg0.CLK
clk => cmd_valid~reg0.CLK
clk => slot_sel[0].CLK
clk => seq_state.CLK
rst_n => cmd_eop~reg0.ACLR
rst_n => cmd_sop~reg0.ACLR
rst_n => cmd_channel[0]~reg0.ACLR
rst_n => cmd_channel[1]~reg0.ACLR
rst_n => cmd_channel[2]~reg0.ACLR
rst_n => cmd_channel[3]~reg0.ACLR
rst_n => cmd_channel[4]~reg0.ACLR
rst_n => cmd_valid~reg0.ACLR
rst_n => seq_state.ACLR
rst_n => slot_sel[0].ACLR
run => always1.IN1
sw_clr_run => done_con.IN1
con_mode => valid_mode.IN0
single_mode => done_single.IN1
single_mode => valid_mode.IN1
recab_mode => always1.IN1
recab_mode => valid_mode.IN1
recab_mode => cmd_sop_nxt.OUTPUTSELECT
recab_mode => cmd_eop_nxt.OUTPUTSELECT
recab_mode => cmd_channel.DATAB
recab_mode => cmd_channel.DATAB
recab_mode => cmd_channel.DATAB
recab_mode => cmd_channel.DATAB
cmd_ready => always1.IN1
cmd_ready => slot_sel_nxt.OUTPUTSELECT
cmd_ready => cmd_valid.OUTPUTSELECT
cmd_ready => cmd_channel.OUTPUTSELECT
cmd_ready => cmd_channel.OUTPUTSELECT
cmd_ready => cmd_channel.OUTPUTSELECT
cmd_ready => cmd_channel.OUTPUTSELECT
cmd_ready => cmd_channel.OUTPUTSELECT
cmd_ready => cmd_sop.OUTPUTSELECT
cmd_ready => cmd_eop.OUTPUTSELECT
cmd_ready => valid_req.DATAA
cmd_valid <= cmd_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_channel[0] <= cmd_channel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_channel[1] <= cmd_channel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_channel[2] <= cmd_channel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_channel[3] <= cmd_channel[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_channel[4] <= cmd_channel[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_sop <= cmd_sop~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_eop <= cmd_eop~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr_run <= clr_run.DB_MAX_OUTPUT_PORT_TYPE


|top|adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal
clk => clk.IN1
rst_n => readdata[0]~reg0.ACLR
rst_n => readdata[1]~reg0.ACLR
rst_n => readdata[2]~reg0.ACLR
rst_n => readdata[3]~reg0.ACLR
rst_n => readdata[4]~reg0.ACLR
rst_n => readdata[5]~reg0.ACLR
rst_n => readdata[6]~reg0.ACLR
rst_n => readdata[7]~reg0.ACLR
rst_n => readdata[8]~reg0.ACLR
rst_n => readdata[9]~reg0.ACLR
rst_n => readdata[10]~reg0.ACLR
rst_n => readdata[11]~reg0.ACLR
rst_n => readdata[12]~reg0.ACLR
rst_n => readdata[13]~reg0.ACLR
rst_n => readdata[14]~reg0.ACLR
rst_n => readdata[15]~reg0.ACLR
rst_n => readdata[16]~reg0.ACLR
rst_n => readdata[17]~reg0.ACLR
rst_n => readdata[18]~reg0.ACLR
rst_n => readdata[19]~reg0.ACLR
rst_n => readdata[20]~reg0.ACLR
rst_n => readdata[21]~reg0.ACLR
rst_n => readdata[22]~reg0.ACLR
rst_n => readdata[23]~reg0.ACLR
rst_n => readdata[24]~reg0.ACLR
rst_n => readdata[25]~reg0.ACLR
rst_n => readdata[26]~reg0.ACLR
rst_n => readdata[27]~reg0.ACLR
rst_n => readdata[28]~reg0.ACLR
rst_n => readdata[29]~reg0.ACLR
rst_n => readdata[30]~reg0.ACLR
rst_n => readdata[31]~reg0.ACLR
rst_n => irq~reg0.ACLR
rst_n => e_eop.PRESET
rst_n => s_eop.ACLR
rst_n => csr_readdata[0].ACLR
rst_n => csr_readdata[1].ACLR
rst_n => csr_readdata[2].ACLR
rst_n => csr_readdata[3].ACLR
rst_n => csr_readdata[4].ACLR
rst_n => csr_readdata[5].ACLR
rst_n => csr_readdata[6].ACLR
rst_n => csr_readdata[7].ACLR
rst_n => csr_readdata[8].ACLR
rst_n => csr_readdata[9].ACLR
rst_n => csr_readdata[10].ACLR
rst_n => csr_readdata[11].ACLR
rst_n => csr_readdata[12].ACLR
rst_n => csr_readdata[13].ACLR
rst_n => csr_readdata[14].ACLR
rst_n => csr_readdata[15].ACLR
rst_n => csr_readdata[16].ACLR
rst_n => csr_readdata[17].ACLR
rst_n => csr_readdata[18].ACLR
rst_n => csr_readdata[19].ACLR
rst_n => csr_readdata[20].ACLR
rst_n => csr_readdata[21].ACLR
rst_n => csr_readdata[22].ACLR
rst_n => csr_readdata[23].ACLR
rst_n => csr_readdata[24].ACLR
rst_n => csr_readdata[25].ACLR
rst_n => csr_readdata[26].ACLR
rst_n => csr_readdata[27].ACLR
rst_n => csr_readdata[28].ACLR
rst_n => csr_readdata[29].ACLR
rst_n => csr_readdata[30].ACLR
rst_n => csr_readdata[31].ACLR
rst_n => ram_rd_en_flp.ACLR
rst_n => slot_num[0].ACLR
rst_n => slot_num[1].ACLR
rst_n => slot_num[2].ACLR
rst_n => slot_num[3].ACLR
rst_n => slot_num[4].ACLR
rst_n => slot_num[5].ACLR
addr[0] => addr[0].IN1
addr[1] => addr[1].IN1
addr[2] => addr[2].IN1
addr[3] => addr[3].IN1
addr[4] => addr[4].IN1
addr[5] => addr[5].IN1
addr[6] => LessThan0.IN8
addr[6] => Equal0.IN0
addr[6] => Equal1.IN0
read => ier_rd_en.IN1
read => isr_rd_en.IN1
read => ram_rd_en.IN1
write => ier_wr_en.IN1
write => isr_wr_en.IN1
writedata[0] => always1.IN1
writedata[0] => e_eop.DATAIN
writedata[1] => ~NO_FANOUT~
writedata[2] => ~NO_FANOUT~
writedata[3] => ~NO_FANOUT~
writedata[4] => ~NO_FANOUT~
writedata[5] => ~NO_FANOUT~
writedata[6] => ~NO_FANOUT~
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~
rsp_valid => rsp_valid.IN1
rsp_channel[0] => ~NO_FANOUT~
rsp_channel[1] => ~NO_FANOUT~
rsp_channel[2] => ~NO_FANOUT~
rsp_channel[3] => ~NO_FANOUT~
rsp_channel[4] => ~NO_FANOUT~
rsp_data[0] => ram_datain[0].IN1
rsp_data[1] => ram_datain[1].IN1
rsp_data[2] => ram_datain[2].IN1
rsp_data[3] => ram_datain[3].IN1
rsp_data[4] => ram_datain[4].IN1
rsp_data[5] => ram_datain[5].IN1
rsp_data[6] => ram_datain[6].IN1
rsp_data[7] => ram_datain[7].IN1
rsp_data[8] => ram_datain[8].IN1
rsp_data[9] => ram_datain[9].IN1
rsp_data[10] => ram_datain[10].IN1
rsp_data[11] => ram_datain[11].IN1
rsp_sop => ~NO_FANOUT~
rsp_eop => set_eop.IN0
readdata[0] <= readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[19] <= readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[20] <= readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[21] <= readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[22] <= readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[23] <= readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[24] <= readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[25] <= readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[26] <= readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[27] <= readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[28] <= readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[29] <= readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[30] <= readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[31] <= readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
irq <= irq~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b


|top|adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component
wren_a => altsyncram_v5s1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_v5s1:auto_generated.rden_b
data_a[0] => altsyncram_v5s1:auto_generated.data_a[0]
data_a[1] => altsyncram_v5s1:auto_generated.data_a[1]
data_a[2] => altsyncram_v5s1:auto_generated.data_a[2]
data_a[3] => altsyncram_v5s1:auto_generated.data_a[3]
data_a[4] => altsyncram_v5s1:auto_generated.data_a[4]
data_a[5] => altsyncram_v5s1:auto_generated.data_a[5]
data_a[6] => altsyncram_v5s1:auto_generated.data_a[6]
data_a[7] => altsyncram_v5s1:auto_generated.data_a[7]
data_a[8] => altsyncram_v5s1:auto_generated.data_a[8]
data_a[9] => altsyncram_v5s1:auto_generated.data_a[9]
data_a[10] => altsyncram_v5s1:auto_generated.data_a[10]
data_a[11] => altsyncram_v5s1:auto_generated.data_a[11]
data_a[12] => altsyncram_v5s1:auto_generated.data_a[12]
data_a[13] => altsyncram_v5s1:auto_generated.data_a[13]
data_a[14] => altsyncram_v5s1:auto_generated.data_a[14]
data_a[15] => altsyncram_v5s1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_v5s1:auto_generated.address_a[0]
address_a[1] => altsyncram_v5s1:auto_generated.address_a[1]
address_a[2] => altsyncram_v5s1:auto_generated.address_a[2]
address_a[3] => altsyncram_v5s1:auto_generated.address_a[3]
address_a[4] => altsyncram_v5s1:auto_generated.address_a[4]
address_a[5] => altsyncram_v5s1:auto_generated.address_a[5]
address_b[0] => altsyncram_v5s1:auto_generated.address_b[0]
address_b[1] => altsyncram_v5s1:auto_generated.address_b[1]
address_b[2] => altsyncram_v5s1:auto_generated.address_b[2]
address_b[3] => altsyncram_v5s1:auto_generated.address_b[3]
address_b[4] => altsyncram_v5s1:auto_generated.address_b[4]
address_b[5] => altsyncram_v5s1:auto_generated.address_b[5]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_v5s1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_v5s1:auto_generated.q_b[0]
q_b[1] <= altsyncram_v5s1:auto_generated.q_b[1]
q_b[2] <= altsyncram_v5s1:auto_generated.q_b[2]
q_b[3] <= altsyncram_v5s1:auto_generated.q_b[3]
q_b[4] <= altsyncram_v5s1:auto_generated.q_b[4]
q_b[5] <= altsyncram_v5s1:auto_generated.q_b[5]
q_b[6] <= altsyncram_v5s1:auto_generated.q_b[6]
q_b[7] <= altsyncram_v5s1:auto_generated.q_b[7]
q_b[8] <= altsyncram_v5s1:auto_generated.q_b[8]
q_b[9] <= altsyncram_v5s1:auto_generated.q_b[9]
q_b[10] <= altsyncram_v5s1:auto_generated.q_b[10]
q_b[11] <= altsyncram_v5s1:auto_generated.q_b[11]
q_b[12] <= altsyncram_v5s1:auto_generated.q_b[12]
q_b[13] <= altsyncram_v5s1:auto_generated.q_b[13]
q_b[14] <= altsyncram_v5s1:auto_generated.q_b[14]
q_b[15] <= altsyncram_v5s1:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|top|vga_teste:VGA_INST
MAX10_CLK1_50 => sample_buffer~22.CLK
MAX10_CLK1_50 => sample_buffer~0.CLK
MAX10_CLK1_50 => sample_buffer~1.CLK
MAX10_CLK1_50 => sample_buffer~2.CLK
MAX10_CLK1_50 => sample_buffer~3.CLK
MAX10_CLK1_50 => sample_buffer~4.CLK
MAX10_CLK1_50 => sample_buffer~5.CLK
MAX10_CLK1_50 => sample_buffer~6.CLK
MAX10_CLK1_50 => sample_buffer~7.CLK
MAX10_CLK1_50 => sample_buffer~8.CLK
MAX10_CLK1_50 => sample_buffer~9.CLK
MAX10_CLK1_50 => sample_buffer~10.CLK
MAX10_CLK1_50 => sample_buffer~11.CLK
MAX10_CLK1_50 => sample_buffer~12.CLK
MAX10_CLK1_50 => sample_buffer~13.CLK
MAX10_CLK1_50 => sample_buffer~14.CLK
MAX10_CLK1_50 => sample_buffer~15.CLK
MAX10_CLK1_50 => sample_buffer~16.CLK
MAX10_CLK1_50 => sample_buffer~17.CLK
MAX10_CLK1_50 => sample_buffer~18.CLK
MAX10_CLK1_50 => sample_buffer~19.CLK
MAX10_CLK1_50 => sample_buffer~20.CLK
MAX10_CLK1_50 => sample_buffer~21.CLK
MAX10_CLK1_50 => display_buffer~0.CLK
MAX10_CLK1_50 => display_buffer~1.CLK
MAX10_CLK1_50 => display_buffer~2.CLK
MAX10_CLK1_50 => display_buffer~3.CLK
MAX10_CLK1_50 => display_buffer~4.CLK
MAX10_CLK1_50 => display_buffer~5.CLK
MAX10_CLK1_50 => display_buffer~6.CLK
MAX10_CLK1_50 => display_buffer~7.CLK
MAX10_CLK1_50 => display_buffer~8.CLK
MAX10_CLK1_50 => display_buffer~9.CLK
MAX10_CLK1_50 => display_buffer~10.CLK
MAX10_CLK1_50 => display_buffer~11.CLK
MAX10_CLK1_50 => display_buffer~12.CLK
MAX10_CLK1_50 => display_buffer~13.CLK
MAX10_CLK1_50 => display_buffer~14.CLK
MAX10_CLK1_50 => display_buffer~15.CLK
MAX10_CLK1_50 => display_buffer~16.CLK
MAX10_CLK1_50 => display_buffer~17.CLK
MAX10_CLK1_50 => display_buffer~18.CLK
MAX10_CLK1_50 => display_buffer~19.CLK
MAX10_CLK1_50 => display_buffer~20.CLK
MAX10_CLK1_50 => display_buffer~21.CLK
MAX10_CLK1_50 => display_buffer~22.CLK
MAX10_CLK1_50 => display_write_ptr[0].CLK
MAX10_CLK1_50 => display_write_ptr[1].CLK
MAX10_CLK1_50 => display_write_ptr[2].CLK
MAX10_CLK1_50 => display_write_ptr[3].CLK
MAX10_CLK1_50 => display_write_ptr[4].CLK
MAX10_CLK1_50 => display_write_ptr[5].CLK
MAX10_CLK1_50 => display_write_ptr[6].CLK
MAX10_CLK1_50 => display_write_ptr[7].CLK
MAX10_CLK1_50 => display_write_ptr[8].CLK
MAX10_CLK1_50 => display_write_ptr[9].CLK
MAX10_CLK1_50 => scroll_counter[0].CLK
MAX10_CLK1_50 => scroll_counter[1].CLK
MAX10_CLK1_50 => scroll_counter[2].CLK
MAX10_CLK1_50 => scroll_counter[3].CLK
MAX10_CLK1_50 => scroll_counter[4].CLK
MAX10_CLK1_50 => scroll_counter[5].CLK
MAX10_CLK1_50 => scroll_counter[6].CLK
MAX10_CLK1_50 => scroll_counter[7].CLK
MAX10_CLK1_50 => scroll_counter[8].CLK
MAX10_CLK1_50 => scroll_counter[9].CLK
MAX10_CLK1_50 => scroll_counter[10].CLK
MAX10_CLK1_50 => scroll_counter[11].CLK
MAX10_CLK1_50 => scroll_counter[12].CLK
MAX10_CLK1_50 => scroll_counter[13].CLK
MAX10_CLK1_50 => scroll_counter[14].CLK
MAX10_CLK1_50 => scroll_counter[15].CLK
MAX10_CLK1_50 => scroll_counter[16].CLK
MAX10_CLK1_50 => scroll_counter[17].CLK
MAX10_CLK1_50 => scroll_counter[18].CLK
MAX10_CLK1_50 => scroll_counter[19].CLK
MAX10_CLK1_50 => write_ptr[0].CLK
MAX10_CLK1_50 => write_ptr[1].CLK
MAX10_CLK1_50 => write_ptr[2].CLK
MAX10_CLK1_50 => write_ptr[3].CLK
MAX10_CLK1_50 => write_ptr[4].CLK
MAX10_CLK1_50 => write_ptr[5].CLK
MAX10_CLK1_50 => write_ptr[6].CLK
MAX10_CLK1_50 => write_ptr[7].CLK
MAX10_CLK1_50 => write_ptr[8].CLK
MAX10_CLK1_50 => write_ptr[9].CLK
MAX10_CLK1_50 => clk_div.CLK
MAX10_CLK1_50 => sample_buffer.CLK0
MAX10_CLK1_50 => display_buffer.CLK0
adc_data_in[0] => sample_buffer~21.DATAIN
adc_data_in[0] => sample_buffer.DATAIN
adc_data_in[1] => sample_buffer~20.DATAIN
adc_data_in[1] => sample_buffer.DATAIN1
adc_data_in[2] => sample_buffer~19.DATAIN
adc_data_in[2] => sample_buffer.DATAIN2
adc_data_in[3] => sample_buffer~18.DATAIN
adc_data_in[3] => sample_buffer.DATAIN3
adc_data_in[4] => sample_buffer~17.DATAIN
adc_data_in[4] => sample_buffer.DATAIN4
adc_data_in[5] => sample_buffer~16.DATAIN
adc_data_in[5] => sample_buffer.DATAIN5
adc_data_in[6] => sample_buffer~15.DATAIN
adc_data_in[6] => sample_buffer.DATAIN6
adc_data_in[7] => sample_buffer~14.DATAIN
adc_data_in[7] => sample_buffer.DATAIN7
adc_data_in[8] => sample_buffer~13.DATAIN
adc_data_in[8] => sample_buffer.DATAIN8
adc_data_in[9] => sample_buffer~12.DATAIN
adc_data_in[9] => sample_buffer.DATAIN9
adc_data_in[10] => sample_buffer~11.DATAIN
adc_data_in[10] => sample_buffer.DATAIN10
adc_data_in[11] => sample_buffer~10.DATAIN
adc_data_in[11] => sample_buffer.DATAIN11
adc_data_valid => sample_buffer~22.DATAIN
adc_data_valid => write_ptr[9].ENA
adc_data_valid => write_ptr[8].ENA
adc_data_valid => write_ptr[7].ENA
adc_data_valid => write_ptr[6].ENA
adc_data_valid => write_ptr[0].ENA
adc_data_valid => write_ptr[5].ENA
adc_data_valid => write_ptr[4].ENA
adc_data_valid => write_ptr[3].ENA
adc_data_valid => write_ptr[2].ENA
adc_data_valid => write_ptr[1].ENA
adc_data_valid => sample_buffer.WE
VGA_R[0] <= VGA_R[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= VGA_R[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= VGA_R[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= VGA_R[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= VGA_G[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= VGA_G[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= VGA_G[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= VGA_G[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= VGA_B[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= VGA_B[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= VGA_B[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= VGA_B[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= VGA_HS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_VS <= VGA_VS~reg0.DB_MAX_OUTPUT_PORT_TYPE


