Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id A1420A68D17
	for <lists+qemu-devel@lfdr.de>; Wed, 19 Mar 2025 13:41:34 +0100 (CET)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1tusjV-0004U6-18; Wed, 19 Mar 2025 08:41:17 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <dbarboza@ventanamicro.com>)
 id 1tusiu-0004AL-QM
 for qemu-devel@nongnu.org; Wed, 19 Mar 2025 08:40:41 -0400
Received: from mail-pl1-x62c.google.com ([2607:f8b0:4864:20::62c])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <dbarboza@ventanamicro.com>)
 id 1tusio-0001Zv-Rg
 for qemu-devel@nongnu.org; Wed, 19 Mar 2025 08:40:40 -0400
Received: by mail-pl1-x62c.google.com with SMTP id
 d9443c01a7336-2235189adaeso12071875ad.0
 for <qemu-devel@nongnu.org>; Wed, 19 Mar 2025 05:40:34 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=ventanamicro.com; s=google; t=1742388033; x=1742992833; darn=nongnu.org;
 h=content-transfer-encoding:in-reply-to:from:content-language
 :references:cc:to:subject:user-agent:mime-version:date:message-id
 :from:to:cc:subject:date:message-id:reply-to;
 bh=sqSQ/XuVmaLcJkKs0Nq8S7WYVPfAp4PUej/1bKuIozQ=;
 b=QtgKAsmFZGG5BXwkEevvlrIPTsynX9gFoLDZ5WxLTwixc9KhsuhQGoy502dEdILTgD
 luzIeHevIuqSut/0DFpP+G89FYuIJhBLIlg9VKDeh/oFxteLVaMrFxVLOnNECSiFzO6n
 CFM97Hqxj/alJh/Gpcjv6f02xOX3Op3I4Frsby0I63OW9qCHFmkYmmCan8b4QNRvmTSH
 1ZcNfwU6XALGeb7RJYg+zTFpo31wKk5tczWm5lvcZanm8H4Rop8lYdJ0iFIhVlXEpUqz
 E6O21WyBuvFqVZPwy1nd6BhuW2LKi8K4IDnWCU8W8EWFo0/f6NKNMvpUnufVJWjx1UTd
 KrwA==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20230601; t=1742388033; x=1742992833;
 h=content-transfer-encoding:in-reply-to:from:content-language
 :references:cc:to:subject:user-agent:mime-version:date:message-id
 :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to;
 bh=sqSQ/XuVmaLcJkKs0Nq8S7WYVPfAp4PUej/1bKuIozQ=;
 b=aeXB0qaWTONnShJycpk4gPkQ8y9tJNCkM3LwXhlLlC6Mi5mdGzowkuI6vThIVJKQHz
 EBBvpXO08X++/kTadsVyx6mnoslBG3I7Y6Uu277BZkxOF0GX56vcYohmjfPT1uT5Ownl
 gFdUAZtIBCRNsE6rHPZLlSwyPjalBTGSk4vXqYFaE+w12gtFs7I+RP2f/dRVSImC19Xa
 2KRKh2PZP+gK/JvGUdmZ2HAI83wjDntSDEZLtU5KDbu1WJmK4jXtmbh0x5w6MIAm176M
 I8o826aOIT7hwTqJ/S7uomHI4uFTDcR7y13OGBLKIqmSseDRnY6EtCadNUrBwHUf8xsH
 c53Q==
X-Forwarded-Encrypted: i=1;
 AJvYcCU2qwa4nn34N8HT4aUEfQ6mdm/ckUa4v9cghBMMDb6akplyMSmy9p41gm7xvrTM7vNbWQjbIhO0uXDC@nongnu.org
X-Gm-Message-State: AOJu0YxJGBWp4HupsRi86AEE+UsCWebHmJ3TygRsCebbRkHw3XijJMJh
 6ckE0LbLkxTmSCkoETCHA5zFNgl87cOgdviJHQanLC9zUzRuN+WdIR1qIM3DZBDcbRENjIb+Gxf
 r
X-Gm-Gg: ASbGncsKCEoE7njbXDqgoreiRd4BBT8t9/YvB45/Kozjp8wycl036RON9Fsye+s6qoS
 uHAs653JDwKRILgPwTwK0L1CSCvtP3kYH5KCLQhMIJ9SXAQ2PZON+HsxqGAt43At7ZKb8ElTk4W
 phVmOLHMmigeH0LVvhuF3ncSy5prqW7vz5bbAhvIkeJ7o9cHHeV9/YSZlUYNkg2CqWkojxIfrMl
 tjUqFIlJdDqI6ZNzC7fuzl7bw14lIM3TG2fj03ca7k35VVJYgrpYJfwjmGoL3UUmAaIqwfYfMVk
 OjdYSKpthcoF61x+duT2U6r6lW2wiyABQbzaKEyraLAlQq3lBwqJ16UZEUk=
X-Google-Smtp-Source: AGHT+IHVoD3COLZ2/0h+im3NBDG7iJUpUpDGJr4OkOB7AxF6DxiBnB2wNautCMSNkm2VLaRwv8XGsA==
X-Received: by 2002:a17:903:228c:b0:226:194f:48ef with SMTP id
 d9443c01a7336-2262c9d26d4mr120081645ad.13.1742388033193; 
 Wed, 19 Mar 2025 05:40:33 -0700 (PDT)
Received: from [192.168.68.110] ([177.170.117.79])
 by smtp.gmail.com with ESMTPSA id
 d2e1a72fcca58-73711578ceasm11501501b3a.84.2025.03.19.05.40.28
 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128);
 Wed, 19 Mar 2025 05:40:32 -0700 (PDT)
Message-ID: <06ed94a2-8b7e-4022-8ba9-36b62e8f59e2@ventanamicro.com>
Date: Wed, 19 Mar 2025 09:40:26 -0300
MIME-Version: 1.0
User-Agent: Mozilla Thunderbird
Subject: Re: [PATCH 2/2] hw/riscv/virt-acpi-build: Add support for RIMT
To: Sunil V L <sunilvl@ventanamicro.com>, qemu-riscv@nongnu.org,
 qemu-devel@nongnu.org
Cc: Alistair Francis <alistair.francis@wdc.com>,
 Palmer Dabbelt <palmer@dabbelt.com>, Weiwei Li <liwei1518@gmail.com>,
 Liu Zhiwei <zhiwei_liu@linux.alibaba.com>,
 Andrew Jones <ajones@ventanamicro.com>, Anup Patel
 <apatel@ventanamicro.com>, Atish Patra <atishp@rivosinc.com>
References: <20250314051527.1892488-1-sunilvl@ventanamicro.com>
 <20250314051527.1892488-3-sunilvl@ventanamicro.com>
Content-Language: en-US
From: Daniel Henrique Barboza <dbarboza@ventanamicro.com>
In-Reply-To: <20250314051527.1892488-3-sunilvl@ventanamicro.com>
Content-Type: text/plain; charset=UTF-8; format=flowed
Content-Transfer-Encoding: 7bit
Received-SPF: pass client-ip=2607:f8b0:4864:20::62c;
 envelope-from=dbarboza@ventanamicro.com; helo=mail-pl1-x62c.google.com
X-Spam_score_int: -20
X-Spam_score: -2.1
X-Spam_bar: --
X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=unavailable autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org



On 3/14/25 2:15 AM, Sunil V L wrote:
> RISC-V IO Mapping Table (RIMT) is a new static ACPI table used to
> communicate IOMMU information to the OS. Add support for creating this
> table when the IOMMU is present. The specification is frozen and
> available at [1].
> 
> [1] - https://github.com/riscv-non-isa/riscv-acpi-rimt/releases/download/v0.99/rimt-spec.pdf
> 
> Signed-off-by: Sunil V L <sunilvl@ventanamicro.com>
> ---
>   hw/riscv/virt-acpi-build.c | 215 +++++++++++++++++++++++++++++++++++++
>   1 file changed, 215 insertions(+)
> 
> diff --git a/hw/riscv/virt-acpi-build.c b/hw/riscv/virt-acpi-build.c
> index 1ad6800508..2b4f5b2cea 100644
> --- a/hw/riscv/virt-acpi-build.c
> +++ b/hw/riscv/virt-acpi-build.c
> @@ -198,6 +198,32 @@ acpi_dsdt_add_uart(Aml *scope, const MemMapEntry *uart_memmap,
>       aml_append(scope, dev);
>   }
>   
> +/*
> + * Add DSDT entry for the IOMMU platform device.
> + * ACPI ID for IOMMU is defined in the section 6.2 of RISC-V BRS spec.
> + * https://github.com/riscv-non-isa/riscv-brs/releases/download/v0.8/riscv-brs-spec.pdf
> + */
> +static void acpi_dsdt_add_iommu_sys(Aml *scope, const MemMapEntry *iommu_memmap,
> +                                    uint32_t iommu_irq)
> +{
> +    uint32_t i;
> +
> +    Aml *dev = aml_device("IMU0");
> +    aml_append(dev, aml_name_decl("_HID", aml_string("RSCV0004")));
> +    aml_append(dev, aml_name_decl("_UID", aml_int(0)));
> +
> +    Aml *crs = aml_resource_template();
> +    aml_append(crs, aml_memory32_fixed(iommu_memmap->base,
> +                                       iommu_memmap->size, AML_READ_WRITE));
> +    for (i = iommu_irq; i < iommu_irq + 4; i++) {
> +        aml_append(crs, aml_interrupt(AML_CONSUMER, AML_EDGE, AML_ACTIVE_LOW,
> +                                      AML_EXCLUSIVE, &i, 1));
> +    }
> +
> +    aml_append(dev, aml_name_decl("_CRS", crs));
> +    aml_append(scope, dev);
> +}
> +
>   /*
>    * Serial Port Console Redirection Table (SPCR)
>    * Rev: 1.10
> @@ -450,6 +476,9 @@ static void build_dsdt(GArray *table_data,
>       }
>   
>       acpi_dsdt_add_uart(scope, &memmap[VIRT_UART0], UART0_IRQ);
> +    if (virt_is_iommu_sys_enabled(s)) {
> +        acpi_dsdt_add_iommu_sys(scope, &memmap[VIRT_IOMMU_SYS], IOMMU_SYS_IRQ);
> +    }
>   
>       if (socket_count == 1) {
>           virtio_acpi_dsdt_add(scope, memmap[VIRT_VIRTIO].base,
> @@ -602,6 +631,187 @@ static void build_madt(GArray *table_data,
>       acpi_table_end(linker, &table);
>   }
>   
> +#define ID_MAPPING_ENTRY_SIZE        20
> +#define IOMMU_ENTRY_SIZE             40
> +#define RISCV_INTERRUPT_WIRE_OFFSSET 40
> +#define ROOT_COMPLEX_ENTRY_SIZE      20
> +#define RIMT_NODE_OFFSET             48
> +
> +/*
> + * ID Mapping Structure
> + */
> +static void build_rimt_id_mapping(GArray *table_data, uint32_t source_id_base,
> +                                  uint32_t num_ids, uint32_t dest_id_base)
> +{
> +    /* Source ID Base */
> +    build_append_int_noprefix(table_data, source_id_base, 4);
> +    /* Number of IDs */
> +    build_append_int_noprefix(table_data, num_ids, 4);
> +    /* Destination Device ID Base */
> +    build_append_int_noprefix(table_data, source_id_base, 4);
> +    /* Destination IOMMU Offset */
> +    build_append_int_noprefix(table_data, dest_id_base, 4);
> +    /* Flags */
> +    build_append_int_noprefix(table_data, 0, 4);
> +}
> +
> +struct AcpiRimtIdMapping {
> +    uint32_t source_id_base;
> +    uint32_t num_ids;
> +};
> +typedef struct AcpiRimtIdMapping AcpiRimtIdMapping;
> +
> +/* Build the rimt ID mapping to IOMMU for a given PCI host bridge */
> +static int rimt_host_bridges(Object *obj, void *opaque)
> +{
> +    GArray *idmap_blob = opaque;
> +
> +    if (object_dynamic_cast(obj, TYPE_PCI_HOST_BRIDGE)) {
> +        PCIBus *bus = PCI_HOST_BRIDGE(obj)->bus;
> +
> +        if (bus && !pci_bus_bypass_iommu(bus)) {
> +            int min_bus, max_bus;
> +
> +            pci_bus_range(bus, &min_bus, &max_bus);
> +
> +            AcpiRimtIdMapping idmap = {
> +                .source_id_base = min_bus << 8,
> +                .num_ids = (max_bus - min_bus + 1) << 8,
> +            };
> +            g_array_append_val(idmap_blob, idmap);
> +        }
> +    }
> +
> +    return 0;
> +}
> +
> +static int rimt_idmap_compare(gconstpointer a, gconstpointer b)
> +{
> +    AcpiRimtIdMapping *idmap_a = (AcpiRimtIdMapping *)a;
> +    AcpiRimtIdMapping *idmap_b = (AcpiRimtIdMapping *)b;
> +
> +    return idmap_a->source_id_base - idmap_b->source_id_base;
> +}
> +
> +/*
> + * RISC-V IO Mapping Table (RIMT)
> + * https://github.com/riscv-non-isa/riscv-acpi-rimt/releases/download/v0.99/rimt-spec.pdf
> + */
> +static void build_rimt(GArray *table_data, BIOSLinker *linker,
> +                       RISCVVirtState *s)
> +{
> +    int i, nb_nodes, rc_mapping_count;
> +    size_t node_size, iommu_offset = 0;
> +    uint32_t id = 0;
> +    GArray *iommu_idmaps = g_array_new(false, true, sizeof(AcpiRimtIdMapping));

I suggest using


g_autoptr(GArray) *iommu_idmaps = g_array_new(false, true, sizeof(AcpiRimtIdMapping));


And then you can get rid of the g_array_free() in the end.


With this change:

Reviewed-by: Daniel Henrique Barboza <dbarboza@ventanamicro.com>

> +
> +    AcpiTable table = { .sig = "RIMT", .rev = 1, .oem_id = s->oem_id,
> +                        .oem_table_id = s->oem_table_id };
> +
> +    acpi_table_begin(&table, table_data);
> +
> +    object_child_foreach_recursive(object_get_root(),
> +                                   rimt_host_bridges, iommu_idmaps);
> +
> +    /* Sort the ID mapping  by Source ID Base*/
> +    g_array_sort(iommu_idmaps, rimt_idmap_compare);
> +
> +    nb_nodes = 2; /* RC, IOMMU */
> +    rc_mapping_count = iommu_idmaps->len;
> +    /* Number of RIMT Nodes */
> +    build_append_int_noprefix(table_data, nb_nodes, 4);
> +
> +    /* Offset to Array of RIMT Nodes */
> +    build_append_int_noprefix(table_data, RIMT_NODE_OFFSET, 4);
> +    build_append_int_noprefix(table_data, 0, 4); /* Reserved */
> +
> +    iommu_offset = table_data->len - table.table_offset;
> +    /*  IOMMU Device Structure */
> +    build_append_int_noprefix(table_data, 0, 1);         /* Type - IOMMU*/
> +    build_append_int_noprefix(table_data, 1, 1);         /* Revision */
> +    node_size =  IOMMU_ENTRY_SIZE;
> +    build_append_int_noprefix(table_data, node_size, 2); /* Length */
> +    build_append_int_noprefix(table_data, 0, 2);         /* Reserved */
> +    build_append_int_noprefix(table_data, id++, 2);      /* ID */
> +    if (virt_is_iommu_sys_enabled(s)) {
> +        /* Hardware ID */
> +        build_append_int_noprefix(table_data, 'R', 1);
> +        build_append_int_noprefix(table_data, 'S', 1);
> +        build_append_int_noprefix(table_data, 'C', 1);
> +        build_append_int_noprefix(table_data, 'V', 1);
> +        build_append_int_noprefix(table_data, '0', 1);
> +        build_append_int_noprefix(table_data, '0', 1);
> +        build_append_int_noprefix(table_data, '0', 1);
> +        build_append_int_noprefix(table_data, '4', 1);
> +        /* Base Address */
> +        build_append_int_noprefix(table_data,
> +                                  s->memmap[VIRT_IOMMU_SYS].base, 8);
> +        build_append_int_noprefix(table_data, 0, 4);   /* Flags */
> +    } else {
> +        /* Hardware ID */
> +        build_append_int_noprefix(table_data, '0', 1);
> +        build_append_int_noprefix(table_data, '0', 1);
> +        build_append_int_noprefix(table_data, '1', 1);
> +        build_append_int_noprefix(table_data, '0', 1);
> +        build_append_int_noprefix(table_data, '0', 1);
> +        build_append_int_noprefix(table_data, '0', 1);
> +        build_append_int_noprefix(table_data, '1', 1);
> +        build_append_int_noprefix(table_data, '4', 1);
> +
> +        build_append_int_noprefix(table_data, 0, 8);   /* Base Address */
> +        build_append_int_noprefix(table_data, 1, 4);   /* Flags */
> +    }
> +
> +    build_append_int_noprefix(table_data, 0, 4);       /* Proximity Domain */
> +    build_append_int_noprefix(table_data, 0, 2);       /* PCI Segment number */
> +    /* PCIe B/D/F */
> +    if (virt_is_iommu_sys_enabled(s)) {
> +        build_append_int_noprefix(table_data, 0, 2);
> +    } else {
> +        build_append_int_noprefix(table_data, s->pci_iommu_bdf, 2);
> +    }
> +    /* Number of interrupt wires */
> +    build_append_int_noprefix(table_data, 0, 2);
> +    /* Interrupt wire array offset */
> +    build_append_int_noprefix(table_data, RISCV_INTERRUPT_WIRE_OFFSSET, 2);
> +
> +    /*  PCIe Root Complex Node */
> +    build_append_int_noprefix(table_data, 1, 1);           /* Type */
> +    build_append_int_noprefix(table_data, 1, 1);           /* Revision */
> +    node_size =  ROOT_COMPLEX_ENTRY_SIZE +
> +                 ID_MAPPING_ENTRY_SIZE * rc_mapping_count;
> +    build_append_int_noprefix(table_data, node_size, 2);   /* Length */
> +    build_append_int_noprefix(table_data, 0, 2);           /* Reserved */
> +    build_append_int_noprefix(table_data, id++, 2);        /* ID */
> +    build_append_int_noprefix(table_data, 0, 4);           /* Flags */
> +    build_append_int_noprefix(table_data, 0, 2);           /* Reserved */
> +    /* PCI Segment number */
> +    build_append_int_noprefix(table_data, 0, 2);
> +    /* ID mapping array offset */
> +    build_append_int_noprefix(table_data, ROOT_COMPLEX_ENTRY_SIZE, 2);
> +    /* Number of ID mappings */
> +    build_append_int_noprefix(table_data, rc_mapping_count, 2);
> +
> +    /* Output Reference */
> +    AcpiRimtIdMapping *range;
> +
> +    /* ID mapping array */
> +    for (i = 0; i < iommu_idmaps->len; i++) {
> +        range = &g_array_index(iommu_idmaps, AcpiRimtIdMapping, i);
> +        if (virt_is_iommu_sys_enabled(s)) {
> +            range->source_id_base = 0;
> +        } else {
> +            range->source_id_base = s->pci_iommu_bdf + 1;
> +        }
> +        range->num_ids = 0xffff - s->pci_iommu_bdf;
> +        build_rimt_id_mapping(table_data, range->source_id_base,
> +                              range->num_ids, iommu_offset);
> +    }
> +
> +    acpi_table_end(linker, &table);
> +    g_array_free(iommu_idmaps, true);
> +}
> +
>   /*
>    * ACPI spec, Revision 6.5+
>    * 5.2.16 System Resource Affinity Table (SRAT)
> @@ -679,6 +889,11 @@ static void virt_acpi_build(RISCVVirtState *s, AcpiBuildTables *tables)
>       acpi_add_table(table_offsets, tables_blob);
>       build_rhct(tables_blob, tables->linker, s);
>   
> +    if (virt_is_iommu_sys_enabled(s) || s->pci_iommu_bdf) {
> +        acpi_add_table(table_offsets, tables_blob);
> +        build_rimt(tables_blob, tables->linker, s);
> +    }
> +
>       acpi_add_table(table_offsets, tables_blob);
>       spcr_setup(tables_blob, tables->linker, s);
>   


