<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Document Of Source Code: DMA</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Document Of Source Code
   &#160;<span id="projectnumber">0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#groups">Modules</a> &#124;
<a href="#nested-classes">Classes</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">DMA<div class="ingroups"><a class="el" href="group__STM32F4xx__StdPeriph__Driver.html">STM32F4xx_StdPeriph_Driver</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>DMA driver modules.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="groups"></a>
Modules</h2></td></tr>
<tr class="memitem:group__DMA__Exported__Constants"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Exported__Constants.html">DMA_Exported_Constants</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__DMA__Private__Functions"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Private__Functions.html">DMA_Private_Functions</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__InitTypeDef.html">DMA_InitTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Init structure definition.  <a href="structDMA__InitTypeDef.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga65f8cdee3cc2302bafb0a32a15692a81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga65f8cdee3cc2302bafb0a32a15692a81">TRANSFER_IT_ENABLE_MASK</a></td></tr>
<tr class="separator:ga65f8cdee3cc2302bafb0a32a15692a81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a11ce367da8e19eb27cf7f129da4b3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga0a11ce367da8e19eb27cf7f129da4b3d">DMA_Stream0_IT_MASK</a></td></tr>
<tr class="separator:ga0a11ce367da8e19eb27cf7f129da4b3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga145798f7c0cffc0effe3b6588f7a5812"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga145798f7c0cffc0effe3b6588f7a5812">DMA_Stream1_IT_MASK</a>&#160;&#160;&#160;(uint32_t)(<a class="el" href="group__DMA.html#ga0a11ce367da8e19eb27cf7f129da4b3d">DMA_Stream0_IT_MASK</a> &lt;&lt; 6)</td></tr>
<tr class="separator:ga145798f7c0cffc0effe3b6588f7a5812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7e71eaed70613ad592acfb37eb37777"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gab7e71eaed70613ad592acfb37eb37777">DMA_Stream2_IT_MASK</a>&#160;&#160;&#160;(uint32_t)(<a class="el" href="group__DMA.html#ga0a11ce367da8e19eb27cf7f129da4b3d">DMA_Stream0_IT_MASK</a> &lt;&lt; 16)</td></tr>
<tr class="separator:gab7e71eaed70613ad592acfb37eb37777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83a5c838038ce61242f8beaf8d9fff43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga83a5c838038ce61242f8beaf8d9fff43">DMA_Stream3_IT_MASK</a>&#160;&#160;&#160;(uint32_t)(<a class="el" href="group__DMA.html#ga0a11ce367da8e19eb27cf7f129da4b3d">DMA_Stream0_IT_MASK</a> &lt;&lt; 22)</td></tr>
<tr class="separator:ga83a5c838038ce61242f8beaf8d9fff43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55d28ead27e0af7d17db2b749695abe2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga55d28ead27e0af7d17db2b749695abe2">DMA_Stream4_IT_MASK</a>&#160;&#160;&#160;(uint32_t)(<a class="el" href="group__DMA.html#ga0a11ce367da8e19eb27cf7f129da4b3d">DMA_Stream0_IT_MASK</a> | (uint32_t)0x20000000)</td></tr>
<tr class="separator:ga55d28ead27e0af7d17db2b749695abe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaceb30b7dcde1275d843ea932a00f44d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gaceb30b7dcde1275d843ea932a00f44d7">DMA_Stream5_IT_MASK</a>&#160;&#160;&#160;(uint32_t)(<a class="el" href="group__DMA.html#ga145798f7c0cffc0effe3b6588f7a5812">DMA_Stream1_IT_MASK</a> | (uint32_t)0x20000000)</td></tr>
<tr class="separator:gaceb30b7dcde1275d843ea932a00f44d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga085aa754247e62f4b95111ea4ebf4f6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga085aa754247e62f4b95111ea4ebf4f6f">DMA_Stream6_IT_MASK</a>&#160;&#160;&#160;(uint32_t)(<a class="el" href="group__DMA.html#gab7e71eaed70613ad592acfb37eb37777">DMA_Stream2_IT_MASK</a> | (uint32_t)0x20000000)</td></tr>
<tr class="separator:ga085aa754247e62f4b95111ea4ebf4f6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fe8cb133c442e62bd082adee93a890e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga1fe8cb133c442e62bd082adee93a890e">DMA_Stream7_IT_MASK</a>&#160;&#160;&#160;(uint32_t)(<a class="el" href="group__DMA.html#ga83a5c838038ce61242f8beaf8d9fff43">DMA_Stream3_IT_MASK</a> | (uint32_t)0x20000000)</td></tr>
<tr class="separator:ga1fe8cb133c442e62bd082adee93a890e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga802b72c1de784e703af80a6910592a5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga802b72c1de784e703af80a6910592a5e">TRANSFER_IT_MASK</a>&#160;&#160;&#160;(uint32_t)0x0F3C0F3C</td></tr>
<tr class="separator:ga802b72c1de784e703af80a6910592a5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga375c64407de662589e2b12ac4e5e0489"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga375c64407de662589e2b12ac4e5e0489">HIGH_ISR_MASK</a>&#160;&#160;&#160;(uint32_t)0x20000000</td></tr>
<tr class="separator:ga375c64407de662589e2b12ac4e5e0489"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1092a089e682f72660b95df5ee92a167"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga1092a089e682f72660b95df5ee92a167">RESERVED_MASK</a>&#160;&#160;&#160;(uint32_t)0x0F7D0F7D</td></tr>
<tr class="separator:ga1092a089e682f72660b95df5ee92a167"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga38d4a4ab8990299f8a6cf064e1e811d0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga38d4a4ab8990299f8a6cf064e1e811d0">DMA_DeInit</a> (<a class="el" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a> *DMAy_Streamx)</td></tr>
<tr class="memdesc:ga38d4a4ab8990299f8a6cf064e1e811d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Deinitialize the DMAy Streamx registers to their default reset values.  <a href="#ga38d4a4ab8990299f8a6cf064e1e811d0">More...</a><br /></td></tr>
<tr class="separator:ga38d4a4ab8990299f8a6cf064e1e811d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaced8a4149acfb0a50b50e63273a87148"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gaced8a4149acfb0a50b50e63273a87148">DMA_Init</a> (<a class="el" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a> *DMAy_Streamx, <a class="el" href="structDMA__InitTypeDef.html">DMA_InitTypeDef</a> *DMA_InitStruct)</td></tr>
<tr class="memdesc:gaced8a4149acfb0a50b50e63273a87148"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes the DMAy Streamx according to the specified parameters in the DMA_InitStruct structure.  <a href="#gaced8a4149acfb0a50b50e63273a87148">More...</a><br /></td></tr>
<tr class="separator:gaced8a4149acfb0a50b50e63273a87148"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f7f95f750a90a6824f4e9b6f58adc7e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga0f7f95f750a90a6824f4e9b6f58adc7e">DMA_StructInit</a> (<a class="el" href="structDMA__InitTypeDef.html">DMA_InitTypeDef</a> *DMA_InitStruct)</td></tr>
<tr class="memdesc:ga0f7f95f750a90a6824f4e9b6f58adc7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fills each DMA_InitStruct member with its default value.  <a href="#ga0f7f95f750a90a6824f4e9b6f58adc7e">More...</a><br /></td></tr>
<tr class="separator:ga0f7f95f750a90a6824f4e9b6f58adc7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2bea22f9f6dc62fdd7afb385a0c1f73"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gab2bea22f9f6dc62fdd7afb385a0c1f73">DMA_Cmd</a> (<a class="el" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a> *DMAy_Streamx, <a class="el" href="group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:gab2bea22f9f6dc62fdd7afb385a0c1f73"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the specified DMAy Streamx.  <a href="#gab2bea22f9f6dc62fdd7afb385a0c1f73">More...</a><br /></td></tr>
<tr class="separator:gab2bea22f9f6dc62fdd7afb385a0c1f73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga210a9861460b3c9b3fa14fdc1a949744"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga210a9861460b3c9b3fa14fdc1a949744">DMA_PeriphIncOffsetSizeConfig</a> (<a class="el" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a> *DMAy_Streamx, uint32_t DMA_Pincos)</td></tr>
<tr class="memdesc:ga210a9861460b3c9b3fa14fdc1a949744"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures, when the PINC (Peripheral Increment address mode) bit is set, if the peripheral address should be incremented with the data size (configured with PSIZE bits) or by a fixed offset equal to 4 (32-bit aligned addresses).  <a href="#ga210a9861460b3c9b3fa14fdc1a949744">More...</a><br /></td></tr>
<tr class="separator:ga210a9861460b3c9b3fa14fdc1a949744"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77f7628f6be9d6d088127eceb090b8b2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga77f7628f6be9d6d088127eceb090b8b2">DMA_FlowControllerConfig</a> (<a class="el" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a> *DMAy_Streamx, uint32_t DMA_FlowCtrl)</td></tr>
<tr class="memdesc:ga77f7628f6be9d6d088127eceb090b8b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures, when the DMAy Streamx is disabled, the flow controller for the next transactions (Peripheral or Memory).  <a href="#ga77f7628f6be9d6d088127eceb090b8b2">More...</a><br /></td></tr>
<tr class="separator:ga77f7628f6be9d6d088127eceb090b8b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a11a2c951cff59b125ba8857d44e3f3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga6a11a2c951cff59b125ba8857d44e3f3">DMA_SetCurrDataCounter</a> (<a class="el" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a> *DMAy_Streamx, uint16_t Counter)</td></tr>
<tr class="memdesc:ga6a11a2c951cff59b125ba8857d44e3f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes the number of data units to be transferred on the DMAy Streamx.  <a href="#ga6a11a2c951cff59b125ba8857d44e3f3">More...</a><br /></td></tr>
<tr class="separator:ga6a11a2c951cff59b125ba8857d44e3f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a76444a92423f5f15a4328738d6dc46"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga4a76444a92423f5f15a4328738d6dc46">DMA_GetCurrDataCounter</a> (<a class="el" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a> *DMAy_Streamx)</td></tr>
<tr class="memdesc:ga4a76444a92423f5f15a4328738d6dc46"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the number of remaining data units in the current DMAy Streamx transfer.  <a href="#ga4a76444a92423f5f15a4328738d6dc46">More...</a><br /></td></tr>
<tr class="separator:ga4a76444a92423f5f15a4328738d6dc46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d0957e50302efaf48a16c62d14c9ca8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga8d0957e50302efaf48a16c62d14c9ca8">DMA_DoubleBufferModeConfig</a> (<a class="el" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a> *DMAy_Streamx, uint32_t Memory1BaseAddr, uint32_t DMA_CurrentMemory)</td></tr>
<tr class="memdesc:ga8d0957e50302efaf48a16c62d14c9ca8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures, when the DMAy Streamx is disabled, the double buffer mode and the current memory target.  <a href="#ga8d0957e50302efaf48a16c62d14c9ca8">More...</a><br /></td></tr>
<tr class="separator:ga8d0957e50302efaf48a16c62d14c9ca8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fe09e62ea3125db384829dab59ebe3e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga7fe09e62ea3125db384829dab59ebe3e">DMA_DoubleBufferModeCmd</a> (<a class="el" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a> *DMAy_Streamx, <a class="el" href="group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga7fe09e62ea3125db384829dab59ebe3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the double buffer mode for the selected DMA stream.  <a href="#ga7fe09e62ea3125db384829dab59ebe3e">More...</a><br /></td></tr>
<tr class="separator:ga7fe09e62ea3125db384829dab59ebe3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ebcffd32eb6968ac61cfb64a6bae258"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga4ebcffd32eb6968ac61cfb64a6bae258">DMA_MemoryTargetConfig</a> (<a class="el" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a> *DMAy_Streamx, uint32_t MemoryBaseAddr, uint32_t DMA_MemoryTarget)</td></tr>
<tr class="memdesc:ga4ebcffd32eb6968ac61cfb64a6bae258"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the Memory address for the next buffer transfer in double buffer mode (for dynamic use). This function can be called when the DMA Stream is enabled and when the transfer is ongoing.  <a href="#ga4ebcffd32eb6968ac61cfb64a6bae258">More...</a><br /></td></tr>
<tr class="separator:ga4ebcffd32eb6968ac61cfb64a6bae258"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74b6624f9faa2f43c9369ddbdeab241c"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga74b6624f9faa2f43c9369ddbdeab241c">DMA_GetCurrentMemoryTarget</a> (<a class="el" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a> *DMAy_Streamx)</td></tr>
<tr class="memdesc:ga74b6624f9faa2f43c9369ddbdeab241c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the current memory target used by double buffer transfer.  <a href="#ga74b6624f9faa2f43c9369ddbdeab241c">More...</a><br /></td></tr>
<tr class="separator:ga74b6624f9faa2f43c9369ddbdeab241c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4d631cdd6cd020106435f30c0c6fb15"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gaa4d631cdd6cd020106435f30c0c6fb15">DMA_GetCmdStatus</a> (<a class="el" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a> *DMAy_Streamx)</td></tr>
<tr class="memdesc:gaa4d631cdd6cd020106435f30c0c6fb15"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the status of EN bit for the specified DMAy Streamx.  <a href="#gaa4d631cdd6cd020106435f30c0c6fb15">More...</a><br /></td></tr>
<tr class="separator:gaa4d631cdd6cd020106435f30c0c6fb15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9893809a7067861ec111f7d712ebf28d"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga9893809a7067861ec111f7d712ebf28d">DMA_GetFIFOStatus</a> (<a class="el" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a> *DMAy_Streamx)</td></tr>
<tr class="memdesc:ga9893809a7067861ec111f7d712ebf28d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the current DMAy Streamx FIFO filled level.  <a href="#ga9893809a7067861ec111f7d712ebf28d">More...</a><br /></td></tr>
<tr class="separator:ga9893809a7067861ec111f7d712ebf28d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10cfc0fe31d64a1fd8fb3efb4ae2a411"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__Exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga10cfc0fe31d64a1fd8fb3efb4ae2a411">DMA_GetFlagStatus</a> (<a class="el" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a> *DMAy_Streamx, uint32_t DMA_FLAG)</td></tr>
<tr class="memdesc:ga10cfc0fe31d64a1fd8fb3efb4ae2a411"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks whether the specified DMAy Streamx flag is set or not.  <a href="#ga10cfc0fe31d64a1fd8fb3efb4ae2a411">More...</a><br /></td></tr>
<tr class="separator:ga10cfc0fe31d64a1fd8fb3efb4ae2a411"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga510d62b4051f5a5de164e84b266b851d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga510d62b4051f5a5de164e84b266b851d">DMA_ClearFlag</a> (<a class="el" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a> *DMAy_Streamx, uint32_t DMA_FLAG)</td></tr>
<tr class="memdesc:ga510d62b4051f5a5de164e84b266b851d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears the DMAy Streamx's pending flags.  <a href="#ga510d62b4051f5a5de164e84b266b851d">More...</a><br /></td></tr>
<tr class="separator:ga510d62b4051f5a5de164e84b266b851d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9c469a3f5d4aca5c97dee798ffc2f05"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gab9c469a3f5d4aca5c97dee798ffc2f05">DMA_ITConfig</a> (<a class="el" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a> *DMAy_Streamx, uint32_t DMA_IT, <a class="el" href="group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:gab9c469a3f5d4aca5c97dee798ffc2f05"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the specified DMAy Streamx interrupts.  <a href="#gab9c469a3f5d4aca5c97dee798ffc2f05">More...</a><br /></td></tr>
<tr class="separator:gab9c469a3f5d4aca5c97dee798ffc2f05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0ccf5f6548bd7cf8f2cae30393bb716"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__Exported__types.html#gaacbd7ed539db0aacd973a0f6eca34074">ITStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gad0ccf5f6548bd7cf8f2cae30393bb716">DMA_GetITStatus</a> (<a class="el" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a> *DMAy_Streamx, uint32_t DMA_IT)</td></tr>
<tr class="memdesc:gad0ccf5f6548bd7cf8f2cae30393bb716"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks whether the specified DMAy Streamx interrupt has occurred or not.  <a href="#gad0ccf5f6548bd7cf8f2cae30393bb716">More...</a><br /></td></tr>
<tr class="separator:gad0ccf5f6548bd7cf8f2cae30393bb716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5433018889cd36140d98bb380c4e76e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gad5433018889cd36140d98bb380c4e76e">DMA_ClearITPendingBit</a> (<a class="el" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a> *DMAy_Streamx, uint32_t DMA_IT)</td></tr>
<tr class="memdesc:gad5433018889cd36140d98bb380c4e76e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears the DMAy Streamx's interrupt pending bits.  <a href="#gad5433018889cd36140d98bb380c4e76e">More...</a><br /></td></tr>
<tr class="separator:gad5433018889cd36140d98bb380c4e76e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>DMA driver modules. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga0a11ce367da8e19eb27cf7f129da4b3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a11ce367da8e19eb27cf7f129da4b3d">&#9670;&nbsp;</a></span>DMA_Stream0_IT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_Stream0_IT_MASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(uint32_t)(<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga79bcc3f8e773206a66aba95c6f889d6f">DMA_LISR_FEIF0</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga72de97ebc9d063dceb38bada91c44878">DMA_LISR_DMEIF0</a> | \</div><div class="line">                                           <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gad43cdafa5acfcd683b7a2ee8976dd8ba">DMA_LISR_TEIF0</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga6181727d13abbc46283ff22ce359e3b9">DMA_LISR_HTIF0</a> | \</div><div class="line">                                           <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gadbc3f7e52c0688bed4b71fa37666901d">DMA_LISR_TCIF0</a>)</div><div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_gad43cdafa5acfcd683b7a2ee8976dd8ba"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gad43cdafa5acfcd683b7a2ee8976dd8ba">DMA_LISR_TEIF0</a></div><div class="ttdeci">#define DMA_LISR_TEIF0</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l03155">stm32f4xx.h:3155</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga6181727d13abbc46283ff22ce359e3b9"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga6181727d13abbc46283ff22ce359e3b9">DMA_LISR_HTIF0</a></div><div class="ttdeci">#define DMA_LISR_HTIF0</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l03154">stm32f4xx.h:3154</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_gadbc3f7e52c0688bed4b71fa37666901d"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gadbc3f7e52c0688bed4b71fa37666901d">DMA_LISR_TCIF0</a></div><div class="ttdeci">#define DMA_LISR_TCIF0</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l03153">stm32f4xx.h:3153</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga72de97ebc9d063dceb38bada91c44878"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga72de97ebc9d063dceb38bada91c44878">DMA_LISR_DMEIF0</a></div><div class="ttdeci">#define DMA_LISR_DMEIF0</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l03156">stm32f4xx.h:3156</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga79bcc3f8e773206a66aba95c6f889d6f"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga79bcc3f8e773206a66aba95c6f889d6f">DMA_LISR_FEIF0</a></div><div class="ttdeci">#define DMA_LISR_FEIF0</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l03157">stm32f4xx.h:3157</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="stm32f4xx__dma_8c_source.html#l00135">135</a> of file <a class="el" href="stm32f4xx__dma_8c_source.html">stm32f4xx_dma.c</a>.</p>

</div>
</div>
<a id="ga145798f7c0cffc0effe3b6588f7a5812"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga145798f7c0cffc0effe3b6588f7a5812">&#9670;&nbsp;</a></span>DMA_Stream1_IT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_Stream1_IT_MASK&#160;&#160;&#160;(uint32_t)(<a class="el" href="group__DMA.html#ga0a11ce367da8e19eb27cf7f129da4b3d">DMA_Stream0_IT_MASK</a> &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__dma_8c_source.html#l00139">139</a> of file <a class="el" href="stm32f4xx__dma_8c_source.html">stm32f4xx_dma.c</a>.</p>

</div>
</div>
<a id="gab7e71eaed70613ad592acfb37eb37777"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab7e71eaed70613ad592acfb37eb37777">&#9670;&nbsp;</a></span>DMA_Stream2_IT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_Stream2_IT_MASK&#160;&#160;&#160;(uint32_t)(<a class="el" href="group__DMA.html#ga0a11ce367da8e19eb27cf7f129da4b3d">DMA_Stream0_IT_MASK</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__dma_8c_source.html#l00140">140</a> of file <a class="el" href="stm32f4xx__dma_8c_source.html">stm32f4xx_dma.c</a>.</p>

</div>
</div>
<a id="ga83a5c838038ce61242f8beaf8d9fff43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83a5c838038ce61242f8beaf8d9fff43">&#9670;&nbsp;</a></span>DMA_Stream3_IT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_Stream3_IT_MASK&#160;&#160;&#160;(uint32_t)(<a class="el" href="group__DMA.html#ga0a11ce367da8e19eb27cf7f129da4b3d">DMA_Stream0_IT_MASK</a> &lt;&lt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__dma_8c_source.html#l00141">141</a> of file <a class="el" href="stm32f4xx__dma_8c_source.html">stm32f4xx_dma.c</a>.</p>

</div>
</div>
<a id="ga55d28ead27e0af7d17db2b749695abe2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55d28ead27e0af7d17db2b749695abe2">&#9670;&nbsp;</a></span>DMA_Stream4_IT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_Stream4_IT_MASK&#160;&#160;&#160;(uint32_t)(<a class="el" href="group__DMA.html#ga0a11ce367da8e19eb27cf7f129da4b3d">DMA_Stream0_IT_MASK</a> | (uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__dma_8c_source.html#l00142">142</a> of file <a class="el" href="stm32f4xx__dma_8c_source.html">stm32f4xx_dma.c</a>.</p>

</div>
</div>
<a id="gaceb30b7dcde1275d843ea932a00f44d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaceb30b7dcde1275d843ea932a00f44d7">&#9670;&nbsp;</a></span>DMA_Stream5_IT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_Stream5_IT_MASK&#160;&#160;&#160;(uint32_t)(<a class="el" href="group__DMA.html#ga145798f7c0cffc0effe3b6588f7a5812">DMA_Stream1_IT_MASK</a> | (uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__dma_8c_source.html#l00143">143</a> of file <a class="el" href="stm32f4xx__dma_8c_source.html">stm32f4xx_dma.c</a>.</p>

</div>
</div>
<a id="ga085aa754247e62f4b95111ea4ebf4f6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga085aa754247e62f4b95111ea4ebf4f6f">&#9670;&nbsp;</a></span>DMA_Stream6_IT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_Stream6_IT_MASK&#160;&#160;&#160;(uint32_t)(<a class="el" href="group__DMA.html#gab7e71eaed70613ad592acfb37eb37777">DMA_Stream2_IT_MASK</a> | (uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__dma_8c_source.html#l00144">144</a> of file <a class="el" href="stm32f4xx__dma_8c_source.html">stm32f4xx_dma.c</a>.</p>

</div>
</div>
<a id="ga1fe8cb133c442e62bd082adee93a890e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1fe8cb133c442e62bd082adee93a890e">&#9670;&nbsp;</a></span>DMA_Stream7_IT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_Stream7_IT_MASK&#160;&#160;&#160;(uint32_t)(<a class="el" href="group__DMA.html#ga83a5c838038ce61242f8beaf8d9fff43">DMA_Stream3_IT_MASK</a> | (uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__dma_8c_source.html#l00145">145</a> of file <a class="el" href="stm32f4xx__dma_8c_source.html">stm32f4xx_dma.c</a>.</p>

</div>
</div>
<a id="ga375c64407de662589e2b12ac4e5e0489"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga375c64407de662589e2b12ac4e5e0489">&#9670;&nbsp;</a></span>HIGH_ISR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HIGH_ISR_MASK&#160;&#160;&#160;(uint32_t)0x20000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__dma_8c_source.html#l00147">147</a> of file <a class="el" href="stm32f4xx__dma_8c_source.html">stm32f4xx_dma.c</a>.</p>

</div>
</div>
<a id="ga1092a089e682f72660b95df5ee92a167"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1092a089e682f72660b95df5ee92a167">&#9670;&nbsp;</a></span>RESERVED_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RESERVED_MASK&#160;&#160;&#160;(uint32_t)0x0F7D0F7D</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__dma_8c_source.html#l00148">148</a> of file <a class="el" href="stm32f4xx__dma_8c_source.html">stm32f4xx_dma.c</a>.</p>

</div>
</div>
<a id="ga65f8cdee3cc2302bafb0a32a15692a81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65f8cdee3cc2302bafb0a32a15692a81">&#9670;&nbsp;</a></span>TRANSFER_IT_ENABLE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TRANSFER_IT_ENABLE_MASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(uint32_t)(<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga6ae47cc2cd2e985d29cb6b0bb65da1d7">DMA_SxCR_TCIE</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga13a7fe097608bc5031d42ba69effed20">DMA_SxCR_HTIE</a> | \</div><div class="line">                                           <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaeee99c36ba3ea56cdb4f73a0b01fb602">DMA_SxCR_TEIE</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gacaecc56f94a9af756d077cf7df1b6c41">DMA_SxCR_DMEIE</a>)</div><div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga6ae47cc2cd2e985d29cb6b0bb65da1d7"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga6ae47cc2cd2e985d29cb6b0bb65da1d7">DMA_SxCR_TCIE</a></div><div class="ttdeci">#define DMA_SxCR_TCIE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l03101">stm32f4xx.h:3101</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_gacaecc56f94a9af756d077cf7df1b6c41"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gacaecc56f94a9af756d077cf7df1b6c41">DMA_SxCR_DMEIE</a></div><div class="ttdeci">#define DMA_SxCR_DMEIE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l03104">stm32f4xx.h:3104</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga13a7fe097608bc5031d42ba69effed20"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga13a7fe097608bc5031d42ba69effed20">DMA_SxCR_HTIE</a></div><div class="ttdeci">#define DMA_SxCR_HTIE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l03102">stm32f4xx.h:3102</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_gaeee99c36ba3ea56cdb4f73a0b01fb602"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaeee99c36ba3ea56cdb4f73a0b01fb602">DMA_SxCR_TEIE</a></div><div class="ttdeci">#define DMA_SxCR_TEIE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l03103">stm32f4xx.h:3103</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="stm32f4xx__dma_8c_source.html#l00132">132</a> of file <a class="el" href="stm32f4xx__dma_8c_source.html">stm32f4xx_dma.c</a>.</p>

</div>
</div>
<a id="ga802b72c1de784e703af80a6910592a5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga802b72c1de784e703af80a6910592a5e">&#9670;&nbsp;</a></span>TRANSFER_IT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TRANSFER_IT_MASK&#160;&#160;&#160;(uint32_t)0x0F3C0F3C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__dma_8c_source.html#l00146">146</a> of file <a class="el" href="stm32f4xx__dma_8c_source.html">stm32f4xx_dma.c</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga510d62b4051f5a5de164e84b266b851d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga510d62b4051f5a5de164e84b266b851d">&#9670;&nbsp;</a></span>DMA_ClearFlag()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_ClearFlag </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAy_Streamx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>DMA_FLAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clears the DMAy Streamx's pending flags. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAy_Streamx</td><td>where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream. </td></tr>
    <tr><td class="paramname">DMA_FLAG</td><td>specifies the flag to clear. This parameter can be any combination of the following values: <ul>
<li>DMA_FLAG_TCIFx: Streamx transfer complete flag </li>
<li>DMA_FLAG_HTIFx: Streamx half transfer complete flag </li>
<li>DMA_FLAG_TEIFx: Streamx transfer error flag </li>
<li>DMA_FLAG_DMEIFx: Streamx direct mode error flag </li>
<li>DMA_FLAG_FEIFx: Streamx FIFO error flag Where x can be 0 to 7 to select the DMA Stream. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__dma_8c_source.html#l01053">1053</a> of file <a class="el" href="stm32f4xx__dma_8c_source.html">stm32f4xx_dma.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx_8h_source.html#l00287">RESET</a>.</p>
<div class="fragment"><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;{</div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;  <a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a>* DMAy;</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;</div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__DMA__Exported__Constants.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a>(DMAy_Streamx));</div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__DMA__flags__definition.html#ga4b33e418489c9a3c9adcbdbaca93e4a3">IS_DMA_CLEAR_FLAG</a>(DMA_FLAG));</div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;</div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;  <span class="comment">/* Determine the DMA to which belongs the stream */</span></div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;  <span class="keywordflow">if</span> (DMAy_Streamx &lt; <a class="code" href="group__Peripheral__declaration.html#ga3a2efe5fd7a7a79be3b08a1670bbd016">DMA2_Stream0</a>)</div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;  {</div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;    <span class="comment">/* DMAy_Streamx belongs to DMA1 */</span></div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;    DMAy = <a class="code" href="group__Peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>; </div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;  } </div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;  <span class="keywordflow">else</span> </div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;  {</div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;    <span class="comment">/* DMAy_Streamx belongs to DMA2 */</span></div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;    DMAy = <a class="code" href="group__Peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a>; </div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;  }</div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;</div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;  <span class="comment">/* Check if LIFCR or HIFCR register is targeted */</span></div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;  <span class="keywordflow">if</span> ((DMA_FLAG &amp; <a class="code" href="group__DMA.html#ga375c64407de662589e2b12ac4e5e0489">HIGH_ISR_MASK</a>) != (uint32_t)<a class="code" href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;  {</div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;    <span class="comment">/* Set DMAy HIFCR register clear flag bits */</span></div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;    DMAy-&gt;<a class="code" href="structDMA__TypeDef.html#ac55c27aeea4107813c1e7da3fcf46961">HIFCR</a> = (uint32_t)(DMA_FLAG &amp; <a class="code" href="group__DMA.html#ga1092a089e682f72660b95df5ee92a167">RESERVED_MASK</a>);</div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;  }</div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;  <span class="keywordflow">else</span> </div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;  {</div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;    <span class="comment">/* Set DMAy LIFCR register clear flag bits */</span></div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;    DMAy-&gt;<a class="code" href="structDMA__TypeDef.html#ac4f7bf4cb172024bfc940c00167cd04e">LIFCR</a> = (uint32_t)(DMA_FLAG &amp; <a class="code" href="group__DMA.html#ga1092a089e682f72660b95df5ee92a167">RESERVED_MASK</a>);</div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;  }    </div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;}</div><div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="group__Exported__types_html_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05"><div class="ttname"><a href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00287">stm32f4xx.h:287</a></div></div>
<div class="ttc" id="group__DMA_html_ga1092a089e682f72660b95df5ee92a167"><div class="ttname"><a href="group__DMA.html#ga1092a089e682f72660b95df5ee92a167">RESERVED_MASK</a></div><div class="ttdeci">#define RESERVED_MASK</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00148">stm32f4xx_dma.c:148</a></div></div>
<div class="ttc" id="group__DMA_html_ga375c64407de662589e2b12ac4e5e0489"><div class="ttname"><a href="group__DMA.html#ga375c64407de662589e2b12ac4e5e0489">HIGH_ISR_MASK</a></div><div class="ttdeci">#define HIGH_ISR_MASK</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00147">stm32f4xx_dma.c:147</a></div></div>
<div class="ttc" id="group__DMA__Exported__Constants_html_gabcab9fa1c48b148703a8f41c1d99e0c8"><div class="ttname"><a href="group__DMA__Exported__Constants.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a></div><div class="ttdeci">#define IS_DMA_ALL_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00112">stm32f4xx_dma.h:112</a></div></div>
<div class="ttc" id="structDMA__TypeDef_html"><div class="ttname"><a href="structDMA__TypeDef.html">DMA_TypeDef</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00483">stm32f4xx.h:483</a></div></div>
<div class="ttc" id="group__DMA__flags__definition_html_ga4b33e418489c9a3c9adcbdbaca93e4a3"><div class="ttname"><a href="group__DMA__flags__definition.html#ga4b33e418489c9a3c9adcbdbaca93e4a3">IS_DMA_CLEAR_FLAG</a></div><div class="ttdeci">#define IS_DMA_CLEAR_FLAG(FLAG)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00395">stm32f4xx_dma.h:395</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_gacc16d2a5937f7585320a98f7f6b578f9"><div class="ttname"><a href="group__Peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a></div><div class="ttdeci">#define DMA1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01195">stm32f4xx.h:1195</a></div></div>
<div class="ttc" id="structDMA__TypeDef_html_ac55c27aeea4107813c1e7da3fcf46961"><div class="ttname"><a href="structDMA__TypeDef.html#ac55c27aeea4107813c1e7da3fcf46961">DMA_TypeDef::HIFCR</a></div><div class="ttdeci">__IO uint32_t HIFCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00488">stm32f4xx.h:488</a></div></div>
<div class="ttc" id="structDMA__TypeDef_html_ac4f7bf4cb172024bfc940c00167cd04e"><div class="ttname"><a href="structDMA__TypeDef.html#ac4f7bf4cb172024bfc940c00167cd04e">DMA_TypeDef::LIFCR</a></div><div class="ttdeci">__IO uint32_t LIFCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00487">stm32f4xx.h:487</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_ga506520140eec1708bc7570c49bdf972d"><div class="ttname"><a href="group__Peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a></div><div class="ttdeci">#define DMA2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01204">stm32f4xx.h:1204</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_ga3a2efe5fd7a7a79be3b08a1670bbd016"><div class="ttname"><a href="group__Peripheral__declaration.html#ga3a2efe5fd7a7a79be3b08a1670bbd016">DMA2_Stream0</a></div><div class="ttdeci">#define DMA2_Stream0</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01205">stm32f4xx.h:1205</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="gad5433018889cd36140d98bb380c4e76e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad5433018889cd36140d98bb380c4e76e">&#9670;&nbsp;</a></span>DMA_ClearITPendingBit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_ClearITPendingBit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAy_Streamx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>DMA_IT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clears the DMAy Streamx's interrupt pending bits. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAy_Streamx</td><td>where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream. </td></tr>
    <tr><td class="paramname">DMA_IT</td><td>specifies the DMA interrupt pending bit to clear. This parameter can be any combination of the following values: <ul>
<li>DMA_IT_TCIFx: Streamx transfer complete interrupt </li>
<li>DMA_IT_HTIFx: Streamx half transfer complete interrupt </li>
<li>DMA_IT_TEIFx: Streamx transfer error interrupt </li>
<li>DMA_IT_DMEIFx: Streamx direct mode error interrupt </li>
<li>DMA_IT_FEIFx: Streamx FIFO error interrupt Where x can be 0 to 7 to select the DMA Stream. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__dma_8c_source.html#l01234">1234</a> of file <a class="el" href="stm32f4xx__dma_8c_source.html">stm32f4xx_dma.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx_8h_source.html#l00287">RESET</a>.</p>
<div class="fragment"><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;{</div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;  <a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a>* DMAy;</div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;</div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__DMA__Exported__Constants.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a>(DMAy_Streamx));</div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__DMA__interrupts__definitions.html#ga390481b083355ed774b04f70a42f0dfb">IS_DMA_CLEAR_IT</a>(DMA_IT));</div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;</div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;  <span class="comment">/* Determine the DMA to which belongs the stream */</span></div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;  <span class="keywordflow">if</span> (DMAy_Streamx &lt; <a class="code" href="group__Peripheral__declaration.html#ga3a2efe5fd7a7a79be3b08a1670bbd016">DMA2_Stream0</a>)</div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;  {</div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;    <span class="comment">/* DMAy_Streamx belongs to DMA1 */</span></div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;    DMAy = <a class="code" href="group__Peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>; </div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;  } </div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;  <span class="keywordflow">else</span> </div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;  {</div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;    <span class="comment">/* DMAy_Streamx belongs to DMA2 */</span></div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;    DMAy = <a class="code" href="group__Peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a>; </div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;  }</div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;</div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;  <span class="comment">/* Check if LIFCR or HIFCR register is targeted */</span></div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;  <span class="keywordflow">if</span> ((DMA_IT &amp; <a class="code" href="group__DMA.html#ga375c64407de662589e2b12ac4e5e0489">HIGH_ISR_MASK</a>) != (uint32_t)<a class="code" href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;  {</div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;    <span class="comment">/* Set DMAy HIFCR register clear interrupt bits */</span></div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;    DMAy-&gt;<a class="code" href="structDMA__TypeDef.html#ac55c27aeea4107813c1e7da3fcf46961">HIFCR</a> = (uint32_t)(DMA_IT &amp; <a class="code" href="group__DMA.html#ga1092a089e682f72660b95df5ee92a167">RESERVED_MASK</a>);</div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;  }</div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;  <span class="keywordflow">else</span> </div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;  {</div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;    <span class="comment">/* Set DMAy LIFCR register clear interrupt bits */</span></div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;    DMAy-&gt;<a class="code" href="structDMA__TypeDef.html#ac4f7bf4cb172024bfc940c00167cd04e">LIFCR</a> = (uint32_t)(DMA_IT &amp; <a class="code" href="group__DMA.html#ga1092a089e682f72660b95df5ee92a167">RESERVED_MASK</a>);</div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;  }   </div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;}</div><div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="group__Exported__types_html_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05"><div class="ttname"><a href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00287">stm32f4xx.h:287</a></div></div>
<div class="ttc" id="group__DMA_html_ga1092a089e682f72660b95df5ee92a167"><div class="ttname"><a href="group__DMA.html#ga1092a089e682f72660b95df5ee92a167">RESERVED_MASK</a></div><div class="ttdeci">#define RESERVED_MASK</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00148">stm32f4xx_dma.c:148</a></div></div>
<div class="ttc" id="group__DMA_html_ga375c64407de662589e2b12ac4e5e0489"><div class="ttname"><a href="group__DMA.html#ga375c64407de662589e2b12ac4e5e0489">HIGH_ISR_MASK</a></div><div class="ttdeci">#define HIGH_ISR_MASK</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00147">stm32f4xx_dma.c:147</a></div></div>
<div class="ttc" id="group__DMA__Exported__Constants_html_gabcab9fa1c48b148703a8f41c1d99e0c8"><div class="ttname"><a href="group__DMA__Exported__Constants.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a></div><div class="ttdeci">#define IS_DMA_ALL_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00112">stm32f4xx_dma.h:112</a></div></div>
<div class="ttc" id="structDMA__TypeDef_html"><div class="ttname"><a href="structDMA__TypeDef.html">DMA_TypeDef</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00483">stm32f4xx.h:483</a></div></div>
<div class="ttc" id="group__DMA__interrupts__definitions_html_ga390481b083355ed774b04f70a42f0dfb"><div class="ttname"><a href="group__DMA__interrupts__definitions.html#ga390481b083355ed774b04f70a42f0dfb">IS_DMA_CLEAR_IT</a></div><div class="ttdeci">#define IS_DMA_CLEAR_IT(IT)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00482">stm32f4xx_dma.h:482</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_gacc16d2a5937f7585320a98f7f6b578f9"><div class="ttname"><a href="group__Peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a></div><div class="ttdeci">#define DMA1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01195">stm32f4xx.h:1195</a></div></div>
<div class="ttc" id="structDMA__TypeDef_html_ac55c27aeea4107813c1e7da3fcf46961"><div class="ttname"><a href="structDMA__TypeDef.html#ac55c27aeea4107813c1e7da3fcf46961">DMA_TypeDef::HIFCR</a></div><div class="ttdeci">__IO uint32_t HIFCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00488">stm32f4xx.h:488</a></div></div>
<div class="ttc" id="structDMA__TypeDef_html_ac4f7bf4cb172024bfc940c00167cd04e"><div class="ttname"><a href="structDMA__TypeDef.html#ac4f7bf4cb172024bfc940c00167cd04e">DMA_TypeDef::LIFCR</a></div><div class="ttdeci">__IO uint32_t LIFCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00487">stm32f4xx.h:487</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_ga506520140eec1708bc7570c49bdf972d"><div class="ttname"><a href="group__Peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a></div><div class="ttdeci">#define DMA2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01204">stm32f4xx.h:1204</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_ga3a2efe5fd7a7a79be3b08a1670bbd016"><div class="ttname"><a href="group__Peripheral__declaration.html#ga3a2efe5fd7a7a79be3b08a1670bbd016">DMA2_Stream0</a></div><div class="ttdeci">#define DMA2_Stream0</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01205">stm32f4xx.h:1205</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="gab2bea22f9f6dc62fdd7afb385a0c1f73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab2bea22f9f6dc62fdd7afb385a0c1f73">&#9670;&nbsp;</a></span>DMA_Cmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_Cmd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAy_Streamx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>&#160;</td>
          <td class="paramname"><em>NewState</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the specified DMAy Streamx. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAy_Streamx</td><td>where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream. </td></tr>
    <tr><td class="paramname">NewState</td><td>new state of the DMAy Streamx. This parameter can be: ENABLE or DISABLE.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>This function may be used to perform Pause-Resume operation. When a transfer is ongoing, calling this function to disable the Stream will cause the transfer to be paused. All configuration registers and the number of remaining data will be preserved. When calling again this function to re-enable the Stream, the transfer will be resumed from the point where it was paused.</dd>
<dd>
After configuring the DMA Stream (<a class="el" href="group__DMA__Group1.html#gaced8a4149acfb0a50b50e63273a87148" title="Initializes the DMAy Streamx according to the specified parameters in the DMA_InitStruct structure...">DMA_Init()</a> function) and enabling the stream, it is recommended to check (or wait until) the DMA Stream is effectively enabled. A Stream may remain disabled if a configuration parameter is wrong. After disabling a DMA Stream, it is also recommended to check (or wait until) the DMA Stream is effectively disabled. If a Stream is disabled while a data transfer is ongoing, the current data will be transferred and the Stream will be effectively disabled only after the transfer of this single data is finished.</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__dma_8c_source.html#l00470">470</a> of file <a class="el" href="stm32f4xx__dma_8c_source.html">stm32f4xx_dma.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx_8h_source.html#l00289">DISABLE</a>.</p>
<div class="fragment"><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;{</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__DMA__Exported__Constants.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a>(DMAy_Streamx));</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__Exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;  <span class="keywordflow">if</span> (NewState != <a class="code" href="group__Exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;  {</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;    <span class="comment">/* Enable the selected DMAy Streamx by setting EN bit */</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;    DMAy_Streamx-&gt;<a class="code" href="structDMA__Stream__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a> |= (uint32_t)<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaabf69fe92e9a44167535365b0fe4ea9e">DMA_SxCR_EN</a>;</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;  }</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;  {</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;    <span class="comment">/* Disable the selected DMAy Streamx by clearing EN bit */</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;    DMAy_Streamx-&gt;<a class="code" href="structDMA__Stream__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a> &amp;= ~(uint32_t)<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaabf69fe92e9a44167535365b0fe4ea9e">DMA_SxCR_EN</a>;</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;  }</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;}</div><div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="group__Exported__types_html_gaffaf7c3f537d7a3370b1bbdda67a2bf6"><div class="ttname"><a href="group__Exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a></div><div class="ttdeci">#define IS_FUNCTIONAL_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00290">stm32f4xx.h:290</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_gaabf69fe92e9a44167535365b0fe4ea9e"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaabf69fe92e9a44167535365b0fe4ea9e">DMA_SxCR_EN</a></div><div class="ttdeci">#define DMA_SxCR_EN</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l03105">stm32f4xx.h:3105</a></div></div>
<div class="ttc" id="structDMA__Stream__TypeDef_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="structDMA__Stream__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">DMA_Stream_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00475">stm32f4xx.h:475</a></div></div>
<div class="ttc" id="group__DMA__Exported__Constants_html_gabcab9fa1c48b148703a8f41c1d99e0c8"><div class="ttname"><a href="group__DMA__Exported__Constants.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a></div><div class="ttdeci">#define IS_DMA_ALL_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00112">stm32f4xx_dma.h:112</a></div></div>
<div class="ttc" id="group__Exported__types_html_ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d"><div class="ttname"><a href="group__Exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00289">stm32f4xx.h:289</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga38d4a4ab8990299f8a6cf064e1e811d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga38d4a4ab8990299f8a6cf064e1e811d0">&#9670;&nbsp;</a></span>DMA_DeInit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_DeInit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAy_Streamx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Deinitialize the DMAy Streamx registers to their default reset values. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAy_Streamx</td><td>where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__dma_8c_source.html#l00188">188</a> of file <a class="el" href="stm32f4xx__dma_8c_source.html">stm32f4xx_dma.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;{</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__DMA__Exported__Constants.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a>(DMAy_Streamx));</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;  <span class="comment">/* Disable the selected DMAy Streamx */</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;  DMAy_Streamx-&gt;<a class="code" href="structDMA__Stream__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a> &amp;= ~((uint32_t)<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaabf69fe92e9a44167535365b0fe4ea9e">DMA_SxCR_EN</a>);</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;  <span class="comment">/* Reset DMAy Streamx control register */</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;  DMAy_Streamx-&gt;<a class="code" href="structDMA__Stream__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>  = 0;</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;  </div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;  <span class="comment">/* Reset DMAy Streamx Number of Data to Transfer register */</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;  DMAy_Streamx-&gt;<a class="code" href="structDMA__Stream__TypeDef.html#af60258ad5a25addc1e8969665d0c1731">NDTR</a> = 0;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;  </div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;  <span class="comment">/* Reset DMAy Streamx peripheral address register */</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;  DMAy_Streamx-&gt;<a class="code" href="structDMA__Stream__TypeDef.html#aef55be3d948c22dd32a97e8d4f8761fd">PAR</a>  = 0;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;  </div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;  <span class="comment">/* Reset DMAy Streamx memory 0 address register */</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;  DMAy_Streamx-&gt;<a class="code" href="structDMA__Stream__TypeDef.html#a63b4d166f4ab5024db6b493a7ab7b640">M0AR</a> = 0;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;  <span class="comment">/* Reset DMAy Streamx memory 1 address register */</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  DMAy_Streamx-&gt;<a class="code" href="structDMA__Stream__TypeDef.html#aee7782244ceb4791d9a3891804ac47ac">M1AR</a> = 0;</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;  <span class="comment">/* Reset DMAy Streamx FIFO control register */</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;  DMAy_Streamx-&gt;<a class="code" href="structDMA__Stream__TypeDef.html#a5d5cc7f32884945503dd29f8f6cbb415">FCR</a> = (uint32_t)0x00000021; </div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  <span class="comment">/* Reset interrupt pending bits for the selected stream */</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  <span class="keywordflow">if</span> (DMAy_Streamx == <a class="code" href="group__Peripheral__declaration.html#ga61247dd5d594289c404dd8774202dfd8">DMA1_Stream0</a>)</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;  {</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;    <span class="comment">/* Reset interrupt pending bits for DMA1 Stream0 */</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>-&gt;LIFCR = <a class="code" href="group__DMA.html#ga0a11ce367da8e19eb27cf7f129da4b3d">DMA_Stream0_IT_MASK</a>;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  }</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DMAy_Streamx == <a class="code" href="group__Peripheral__declaration.html#gaf7d82f110f19982d483eebc465d222b2">DMA1_Stream1</a>)</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;  {</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;    <span class="comment">/* Reset interrupt pending bits for DMA1 Stream1 */</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>-&gt;LIFCR = <a class="code" href="group__DMA.html#ga145798f7c0cffc0effe3b6588f7a5812">DMA_Stream1_IT_MASK</a>;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;  }</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DMAy_Streamx == <a class="code" href="group__Peripheral__declaration.html#gad0e2140b8eeec3594035f1a7bf2a7250">DMA1_Stream2</a>)</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  {</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;    <span class="comment">/* Reset interrupt pending bits for DMA1 Stream2 */</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>-&gt;LIFCR = <a class="code" href="group__DMA.html#gab7e71eaed70613ad592acfb37eb37777">DMA_Stream2_IT_MASK</a>;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;  }</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DMAy_Streamx == <a class="code" href="group__Peripheral__declaration.html#ga96ac1af7a92469fe86a9fbdec091f25d">DMA1_Stream3</a>)</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;  {</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;    <span class="comment">/* Reset interrupt pending bits for DMA1 Stream3 */</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>-&gt;LIFCR = <a class="code" href="group__DMA.html#ga83a5c838038ce61242f8beaf8d9fff43">DMA_Stream3_IT_MASK</a>;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;  }</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DMAy_Streamx == <a class="code" href="group__Peripheral__declaration.html#ga87df45f4b82e0b3a8c1b17f1a77aecdb">DMA1_Stream4</a>)</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;  {</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    <span class="comment">/* Reset interrupt pending bits for DMA1 Stream4 */</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>-&gt;HIFCR = <a class="code" href="group__DMA.html#ga55d28ead27e0af7d17db2b749695abe2">DMA_Stream4_IT_MASK</a>;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;  }</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DMAy_Streamx == <a class="code" href="group__Peripheral__declaration.html#gac3abc20f80e25c19b02104ad34eae652">DMA1_Stream5</a>)</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;  {</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;    <span class="comment">/* Reset interrupt pending bits for DMA1 Stream5 */</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>-&gt;HIFCR = <a class="code" href="group__DMA.html#gaceb30b7dcde1275d843ea932a00f44d7">DMA_Stream5_IT_MASK</a>;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;  }</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DMAy_Streamx == <a class="code" href="group__Peripheral__declaration.html#gac95127480470900755953f1cfe68567d">DMA1_Stream6</a>)</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;  {</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;    <span class="comment">/* Reset interrupt pending bits for DMA1 Stream6 */</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>-&gt;HIFCR = (uint32_t)<a class="code" href="group__DMA.html#ga085aa754247e62f4b95111ea4ebf4f6f">DMA_Stream6_IT_MASK</a>;</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;  }</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DMAy_Streamx == <a class="code" href="group__Peripheral__declaration.html#ga8ecdeaf43d0f4207dab1fdb4d7bf8d26">DMA1_Stream7</a>)</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;  {</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;    <span class="comment">/* Reset interrupt pending bits for DMA1 Stream7 */</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>-&gt;HIFCR = <a class="code" href="group__DMA.html#ga1fe8cb133c442e62bd082adee93a890e">DMA_Stream7_IT_MASK</a>;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;  }</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DMAy_Streamx == <a class="code" href="group__Peripheral__declaration.html#ga3a2efe5fd7a7a79be3b08a1670bbd016">DMA2_Stream0</a>)</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;  {</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;    <span class="comment">/* Reset interrupt pending bits for DMA2 Stream0 */</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a>-&gt;LIFCR = <a class="code" href="group__DMA.html#ga0a11ce367da8e19eb27cf7f129da4b3d">DMA_Stream0_IT_MASK</a>;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;  }</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DMAy_Streamx == <a class="code" href="group__Peripheral__declaration.html#gae96f15d34d3c41c16fce69bc2878151a">DMA2_Stream1</a>)</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;  {</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;    <span class="comment">/* Reset interrupt pending bits for DMA2 Stream1 */</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a>-&gt;LIFCR = <a class="code" href="group__DMA.html#ga145798f7c0cffc0effe3b6588f7a5812">DMA_Stream1_IT_MASK</a>;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;  }</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DMAy_Streamx == <a class="code" href="group__Peripheral__declaration.html#ga71bb410664b861ff0520f08976e24ee1">DMA2_Stream2</a>)</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;  {</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    <span class="comment">/* Reset interrupt pending bits for DMA2 Stream2 */</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a>-&gt;LIFCR = <a class="code" href="group__DMA.html#gab7e71eaed70613ad592acfb37eb37777">DMA_Stream2_IT_MASK</a>;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;  }</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DMAy_Streamx == <a class="code" href="group__Peripheral__declaration.html#gaa6ead6a5ca6b8df70b5505aaeec6fd2e">DMA2_Stream3</a>)</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;  {</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;    <span class="comment">/* Reset interrupt pending bits for DMA2 Stream3 */</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a>-&gt;LIFCR = <a class="code" href="group__DMA.html#ga83a5c838038ce61242f8beaf8d9fff43">DMA_Stream3_IT_MASK</a>;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;  }</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DMAy_Streamx == <a class="code" href="group__Peripheral__declaration.html#gae32674772021620800275dd3b6d62c2f">DMA2_Stream4</a>)</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;  {</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;    <span class="comment">/* Reset interrupt pending bits for DMA2 Stream4 */</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a>-&gt;HIFCR = <a class="code" href="group__DMA.html#ga55d28ead27e0af7d17db2b749695abe2">DMA_Stream4_IT_MASK</a>;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;  }</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DMAy_Streamx == <a class="code" href="group__Peripheral__declaration.html#gac40f58718761251875b5a897287efd83">DMA2_Stream5</a>)</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;  {</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;    <span class="comment">/* Reset interrupt pending bits for DMA2 Stream5 */</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a>-&gt;HIFCR = <a class="code" href="group__DMA.html#gaceb30b7dcde1275d843ea932a00f44d7">DMA_Stream5_IT_MASK</a>;</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;  }</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DMAy_Streamx == <a class="code" href="group__Peripheral__declaration.html#ga11a00b283e0911cd427e277e5a314ccc">DMA2_Stream6</a>)</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;  {</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;    <span class="comment">/* Reset interrupt pending bits for DMA2 Stream6 */</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a>-&gt;HIFCR = <a class="code" href="group__DMA.html#ga085aa754247e62f4b95111ea4ebf4f6f">DMA_Stream6_IT_MASK</a>;</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;  }</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  <span class="keywordflow">else</span> </div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;  {</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;    <span class="keywordflow">if</span> (DMAy_Streamx == <a class="code" href="group__Peripheral__declaration.html#gacc135dbca0eca67d5aa0abc555f053ce">DMA2_Stream7</a>)</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;    {</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;      <span class="comment">/* Reset interrupt pending bits for DMA2 Stream7 */</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;      <a class="code" href="group__Peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a>-&gt;HIFCR = <a class="code" href="group__DMA.html#ga1fe8cb133c442e62bd082adee93a890e">DMA_Stream7_IT_MASK</a>;</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;    }</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;  }</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;}</div><div class="ttc" id="group__Peripheral__declaration_html_gac95127480470900755953f1cfe68567d"><div class="ttname"><a href="group__Peripheral__declaration.html#gac95127480470900755953f1cfe68567d">DMA1_Stream6</a></div><div class="ttdeci">#define DMA1_Stream6</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01202">stm32f4xx.h:1202</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_gac3abc20f80e25c19b02104ad34eae652"><div class="ttname"><a href="group__Peripheral__declaration.html#gac3abc20f80e25c19b02104ad34eae652">DMA1_Stream5</a></div><div class="ttdeci">#define DMA1_Stream5</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01201">stm32f4xx.h:1201</a></div></div>
<div class="ttc" id="group__DMA_html_ga83a5c838038ce61242f8beaf8d9fff43"><div class="ttname"><a href="group__DMA.html#ga83a5c838038ce61242f8beaf8d9fff43">DMA_Stream3_IT_MASK</a></div><div class="ttdeci">#define DMA_Stream3_IT_MASK</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00141">stm32f4xx_dma.c:141</a></div></div>
<div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="group__DMA_html_gab7e71eaed70613ad592acfb37eb37777"><div class="ttname"><a href="group__DMA.html#gab7e71eaed70613ad592acfb37eb37777">DMA_Stream2_IT_MASK</a></div><div class="ttdeci">#define DMA_Stream2_IT_MASK</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00140">stm32f4xx_dma.c:140</a></div></div>
<div class="ttc" id="structDMA__Stream__TypeDef_html_aef55be3d948c22dd32a97e8d4f8761fd"><div class="ttname"><a href="structDMA__Stream__TypeDef.html#aef55be3d948c22dd32a97e8d4f8761fd">DMA_Stream_TypeDef::PAR</a></div><div class="ttdeci">__IO uint32_t PAR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00477">stm32f4xx.h:477</a></div></div>
<div class="ttc" id="structDMA__Stream__TypeDef_html_a63b4d166f4ab5024db6b493a7ab7b640"><div class="ttname"><a href="structDMA__Stream__TypeDef.html#a63b4d166f4ab5024db6b493a7ab7b640">DMA_Stream_TypeDef::M0AR</a></div><div class="ttdeci">__IO uint32_t M0AR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00478">stm32f4xx.h:478</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_ga96ac1af7a92469fe86a9fbdec091f25d"><div class="ttname"><a href="group__Peripheral__declaration.html#ga96ac1af7a92469fe86a9fbdec091f25d">DMA1_Stream3</a></div><div class="ttdeci">#define DMA1_Stream3</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01199">stm32f4xx.h:1199</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_gae32674772021620800275dd3b6d62c2f"><div class="ttname"><a href="group__Peripheral__declaration.html#gae32674772021620800275dd3b6d62c2f">DMA2_Stream4</a></div><div class="ttdeci">#define DMA2_Stream4</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01209">stm32f4xx.h:1209</a></div></div>
<div class="ttc" id="group__DMA_html_ga55d28ead27e0af7d17db2b749695abe2"><div class="ttname"><a href="group__DMA.html#ga55d28ead27e0af7d17db2b749695abe2">DMA_Stream4_IT_MASK</a></div><div class="ttdeci">#define DMA_Stream4_IT_MASK</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00142">stm32f4xx_dma.c:142</a></div></div>
<div class="ttc" id="group__DMA_html_ga085aa754247e62f4b95111ea4ebf4f6f"><div class="ttname"><a href="group__DMA.html#ga085aa754247e62f4b95111ea4ebf4f6f">DMA_Stream6_IT_MASK</a></div><div class="ttdeci">#define DMA_Stream6_IT_MASK</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00144">stm32f4xx_dma.c:144</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_gaa6ead6a5ca6b8df70b5505aaeec6fd2e"><div class="ttname"><a href="group__Peripheral__declaration.html#gaa6ead6a5ca6b8df70b5505aaeec6fd2e">DMA2_Stream3</a></div><div class="ttdeci">#define DMA2_Stream3</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01208">stm32f4xx.h:1208</a></div></div>
<div class="ttc" id="group__DMA_html_ga145798f7c0cffc0effe3b6588f7a5812"><div class="ttname"><a href="group__DMA.html#ga145798f7c0cffc0effe3b6588f7a5812">DMA_Stream1_IT_MASK</a></div><div class="ttdeci">#define DMA_Stream1_IT_MASK</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00139">stm32f4xx_dma.c:139</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_ga11a00b283e0911cd427e277e5a314ccc"><div class="ttname"><a href="group__Peripheral__declaration.html#ga11a00b283e0911cd427e277e5a314ccc">DMA2_Stream6</a></div><div class="ttdeci">#define DMA2_Stream6</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01211">stm32f4xx.h:1211</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_ga61247dd5d594289c404dd8774202dfd8"><div class="ttname"><a href="group__Peripheral__declaration.html#ga61247dd5d594289c404dd8774202dfd8">DMA1_Stream0</a></div><div class="ttdeci">#define DMA1_Stream0</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01196">stm32f4xx.h:1196</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_gaf7d82f110f19982d483eebc465d222b2"><div class="ttname"><a href="group__Peripheral__declaration.html#gaf7d82f110f19982d483eebc465d222b2">DMA1_Stream1</a></div><div class="ttdeci">#define DMA1_Stream1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01197">stm32f4xx.h:1197</a></div></div>
<div class="ttc" id="structDMA__Stream__TypeDef_html_aee7782244ceb4791d9a3891804ac47ac"><div class="ttname"><a href="structDMA__Stream__TypeDef.html#aee7782244ceb4791d9a3891804ac47ac">DMA_Stream_TypeDef::M1AR</a></div><div class="ttdeci">__IO uint32_t M1AR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00479">stm32f4xx.h:479</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_gaabf69fe92e9a44167535365b0fe4ea9e"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaabf69fe92e9a44167535365b0fe4ea9e">DMA_SxCR_EN</a></div><div class="ttdeci">#define DMA_SxCR_EN</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l03105">stm32f4xx.h:3105</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_gacc135dbca0eca67d5aa0abc555f053ce"><div class="ttname"><a href="group__Peripheral__declaration.html#gacc135dbca0eca67d5aa0abc555f053ce">DMA2_Stream7</a></div><div class="ttdeci">#define DMA2_Stream7</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01212">stm32f4xx.h:1212</a></div></div>
<div class="ttc" id="group__DMA_html_ga0a11ce367da8e19eb27cf7f129da4b3d"><div class="ttname"><a href="group__DMA.html#ga0a11ce367da8e19eb27cf7f129da4b3d">DMA_Stream0_IT_MASK</a></div><div class="ttdeci">#define DMA_Stream0_IT_MASK</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00135">stm32f4xx_dma.c:135</a></div></div>
<div class="ttc" id="group__DMA_html_gaceb30b7dcde1275d843ea932a00f44d7"><div class="ttname"><a href="group__DMA.html#gaceb30b7dcde1275d843ea932a00f44d7">DMA_Stream5_IT_MASK</a></div><div class="ttdeci">#define DMA_Stream5_IT_MASK</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00143">stm32f4xx_dma.c:143</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_ga71bb410664b861ff0520f08976e24ee1"><div class="ttname"><a href="group__Peripheral__declaration.html#ga71bb410664b861ff0520f08976e24ee1">DMA2_Stream2</a></div><div class="ttdeci">#define DMA2_Stream2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01207">stm32f4xx.h:1207</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_gac40f58718761251875b5a897287efd83"><div class="ttname"><a href="group__Peripheral__declaration.html#gac40f58718761251875b5a897287efd83">DMA2_Stream5</a></div><div class="ttdeci">#define DMA2_Stream5</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01210">stm32f4xx.h:1210</a></div></div>
<div class="ttc" id="structDMA__Stream__TypeDef_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="structDMA__Stream__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">DMA_Stream_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00475">stm32f4xx.h:475</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_gad0e2140b8eeec3594035f1a7bf2a7250"><div class="ttname"><a href="group__Peripheral__declaration.html#gad0e2140b8eeec3594035f1a7bf2a7250">DMA1_Stream2</a></div><div class="ttdeci">#define DMA1_Stream2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01198">stm32f4xx.h:1198</a></div></div>
<div class="ttc" id="group__DMA__Exported__Constants_html_gabcab9fa1c48b148703a8f41c1d99e0c8"><div class="ttname"><a href="group__DMA__Exported__Constants.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a></div><div class="ttdeci">#define IS_DMA_ALL_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00112">stm32f4xx_dma.h:112</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_ga87df45f4b82e0b3a8c1b17f1a77aecdb"><div class="ttname"><a href="group__Peripheral__declaration.html#ga87df45f4b82e0b3a8c1b17f1a77aecdb">DMA1_Stream4</a></div><div class="ttdeci">#define DMA1_Stream4</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01200">stm32f4xx.h:1200</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_gae96f15d34d3c41c16fce69bc2878151a"><div class="ttname"><a href="group__Peripheral__declaration.html#gae96f15d34d3c41c16fce69bc2878151a">DMA2_Stream1</a></div><div class="ttdeci">#define DMA2_Stream1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01206">stm32f4xx.h:1206</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_gacc16d2a5937f7585320a98f7f6b578f9"><div class="ttname"><a href="group__Peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a></div><div class="ttdeci">#define DMA1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01195">stm32f4xx.h:1195</a></div></div>
<div class="ttc" id="structDMA__Stream__TypeDef_html_af60258ad5a25addc1e8969665d0c1731"><div class="ttname"><a href="structDMA__Stream__TypeDef.html#af60258ad5a25addc1e8969665d0c1731">DMA_Stream_TypeDef::NDTR</a></div><div class="ttdeci">__IO uint32_t NDTR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00476">stm32f4xx.h:476</a></div></div>
<div class="ttc" id="group__DMA_html_ga1fe8cb133c442e62bd082adee93a890e"><div class="ttname"><a href="group__DMA.html#ga1fe8cb133c442e62bd082adee93a890e">DMA_Stream7_IT_MASK</a></div><div class="ttdeci">#define DMA_Stream7_IT_MASK</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00145">stm32f4xx_dma.c:145</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_ga506520140eec1708bc7570c49bdf972d"><div class="ttname"><a href="group__Peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a></div><div class="ttdeci">#define DMA2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01204">stm32f4xx.h:1204</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26"><div class="ttname"><a href="group__Peripheral__declaration.html#ga8ecdeaf43d0f4207dab1fdb4d7bf8d26">DMA1_Stream7</a></div><div class="ttdeci">#define DMA1_Stream7</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01203">stm32f4xx.h:1203</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_ga3a2efe5fd7a7a79be3b08a1670bbd016"><div class="ttname"><a href="group__Peripheral__declaration.html#ga3a2efe5fd7a7a79be3b08a1670bbd016">DMA2_Stream0</a></div><div class="ttdeci">#define DMA2_Stream0</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01205">stm32f4xx.h:1205</a></div></div>
<div class="ttc" id="structDMA__Stream__TypeDef_html_a5d5cc7f32884945503dd29f8f6cbb415"><div class="ttname"><a href="structDMA__Stream__TypeDef.html#a5d5cc7f32884945503dd29f8f6cbb415">DMA_Stream_TypeDef::FCR</a></div><div class="ttdeci">__IO uint32_t FCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00480">stm32f4xx.h:480</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga7fe09e62ea3125db384829dab59ebe3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7fe09e62ea3125db384829dab59ebe3e">&#9670;&nbsp;</a></span>DMA_DoubleBufferModeCmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_DoubleBufferModeCmd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAy_Streamx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>&#160;</td>
          <td class="paramname"><em>NewState</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the double buffer mode for the selected DMA stream. </p>
<dl class="section note"><dt>Note</dt><dd>This function can be called only when the DMA Stream is disabled. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAy_Streamx</td><td>where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream. </td></tr>
    <tr><td class="paramname">NewState</td><td>new state of the DMAy Streamx double buffer mode. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__dma_8c_source.html#l00749">749</a> of file <a class="el" href="stm32f4xx__dma_8c_source.html">stm32f4xx_dma.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx_8h_source.html#l00289">DISABLE</a>.</p>
<div class="fragment"><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;{  </div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__DMA__Exported__Constants.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a>(DMAy_Streamx));</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__Exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;  <span class="comment">/* Configure the Double Buffer mode */</span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;  <span class="keywordflow">if</span> (NewState != <a class="code" href="group__Exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;  {</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;    <span class="comment">/* Enable the Double buffer mode */</span></div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;    DMAy_Streamx-&gt;<a class="code" href="structDMA__Stream__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a> |= (uint32_t)<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga53a1cde736b2afc5a394a67849f0c497">DMA_SxCR_DBM</a>;</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;  }</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;  {</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;    <span class="comment">/* Disable the Double buffer mode */</span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;    DMAy_Streamx-&gt;<a class="code" href="structDMA__Stream__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a> &amp;= ~(uint32_t)<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga53a1cde736b2afc5a394a67849f0c497">DMA_SxCR_DBM</a>;</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;  }</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;}</div><div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga53a1cde736b2afc5a394a67849f0c497"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga53a1cde736b2afc5a394a67849f0c497">DMA_SxCR_DBM</a></div><div class="ttdeci">#define DMA_SxCR_DBM</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l03083">stm32f4xx.h:3083</a></div></div>
<div class="ttc" id="group__Exported__types_html_gaffaf7c3f537d7a3370b1bbdda67a2bf6"><div class="ttname"><a href="group__Exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a></div><div class="ttdeci">#define IS_FUNCTIONAL_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00290">stm32f4xx.h:290</a></div></div>
<div class="ttc" id="structDMA__Stream__TypeDef_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="structDMA__Stream__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">DMA_Stream_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00475">stm32f4xx.h:475</a></div></div>
<div class="ttc" id="group__DMA__Exported__Constants_html_gabcab9fa1c48b148703a8f41c1d99e0c8"><div class="ttname"><a href="group__DMA__Exported__Constants.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a></div><div class="ttdeci">#define IS_DMA_ALL_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00112">stm32f4xx_dma.h:112</a></div></div>
<div class="ttc" id="group__Exported__types_html_ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d"><div class="ttname"><a href="group__Exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00289">stm32f4xx.h:289</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga8d0957e50302efaf48a16c62d14c9ca8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d0957e50302efaf48a16c62d14c9ca8">&#9670;&nbsp;</a></span>DMA_DoubleBufferModeConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_DoubleBufferModeConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAy_Streamx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>Memory1BaseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>DMA_CurrentMemory</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures, when the DMAy Streamx is disabled, the double buffer mode and the current memory target. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAy_Streamx</td><td>where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream. </td></tr>
    <tr><td class="paramname">Memory1BaseAddr</td><td>the base address of the second buffer (Memory 1) </td></tr>
    <tr><td class="paramname">DMA_CurrentMemory</td><td>specifies which memory will be first buffer for the transactions when the Stream will be enabled. This parameter can be one of the following values: <ul>
<li>DMA_Memory_0: Memory 0 is the current buffer. </li>
<li>DMA_Memory_1: Memory 1 is the current buffer.</li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>Memory0BaseAddr is set by the DMA structure configuration in <a class="el" href="group__DMA__Group1.html#gaced8a4149acfb0a50b50e63273a87148" title="Initializes the DMAy Streamx according to the specified parameters in the DMA_InitStruct structure...">DMA_Init()</a>.</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__dma_8c_source.html#l00718">718</a> of file <a class="el" href="stm32f4xx__dma_8c_source.html">stm32f4xx_dma.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;{  </div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__DMA__Exported__Constants.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a>(DMAy_Streamx));</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__DMA__memory__targets__definitions.html#ga87d6abab18d2b4bb86db909854cc1f02">IS_DMA_CURRENT_MEM</a>(DMA_CurrentMemory));</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;  <span class="keywordflow">if</span> (DMA_CurrentMemory != <a class="code" href="group__DMA__memory__targets__definitions.html#gadb576bccef5f2fc65fe9b451033bdc95">DMA_Memory_0</a>)</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;  {</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;    <span class="comment">/* Set Memory 1 as current memory address */</span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;    DMAy_Streamx-&gt;<a class="code" href="structDMA__Stream__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a> |= (uint32_t)(<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gadd36c677ee53f56dc408cd549e64cf7d">DMA_SxCR_CT</a>);    </div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;  }</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;  {</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;    <span class="comment">/* Set Memory 0 as current memory address */</span></div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;    DMAy_Streamx-&gt;<a class="code" href="structDMA__Stream__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a> &amp;= ~(uint32_t)(<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gadd36c677ee53f56dc408cd549e64cf7d">DMA_SxCR_CT</a>);    </div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;  }</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;  <span class="comment">/* Write to DMAy Streamx M1AR */</span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;  DMAy_Streamx-&gt;<a class="code" href="structDMA__Stream__TypeDef.html#aee7782244ceb4791d9a3891804ac47ac">M1AR</a> = Memory1BaseAddr;</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;}</div><div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_gadd36c677ee53f56dc408cd549e64cf7d"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gadd36c677ee53f56dc408cd549e64cf7d">DMA_SxCR_CT</a></div><div class="ttdeci">#define DMA_SxCR_CT</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l03082">stm32f4xx.h:3082</a></div></div>
<div class="ttc" id="group__DMA__memory__targets__definitions_html_gadb576bccef5f2fc65fe9b451033bdc95"><div class="ttname"><a href="group__DMA__memory__targets__definitions.html#gadb576bccef5f2fc65fe9b451033bdc95">DMA_Memory_0</a></div><div class="ttdeci">#define DMA_Memory_0</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00540">stm32f4xx_dma.h:540</a></div></div>
<div class="ttc" id="structDMA__Stream__TypeDef_html_aee7782244ceb4791d9a3891804ac47ac"><div class="ttname"><a href="structDMA__Stream__TypeDef.html#aee7782244ceb4791d9a3891804ac47ac">DMA_Stream_TypeDef::M1AR</a></div><div class="ttdeci">__IO uint32_t M1AR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00479">stm32f4xx.h:479</a></div></div>
<div class="ttc" id="structDMA__Stream__TypeDef_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="structDMA__Stream__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">DMA_Stream_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00475">stm32f4xx.h:475</a></div></div>
<div class="ttc" id="group__DMA__memory__targets__definitions_html_ga87d6abab18d2b4bb86db909854cc1f02"><div class="ttname"><a href="group__DMA__memory__targets__definitions.html#ga87d6abab18d2b4bb86db909854cc1f02">IS_DMA_CURRENT_MEM</a></div><div class="ttdeci">#define IS_DMA_CURRENT_MEM(MEM)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00543">stm32f4xx_dma.h:543</a></div></div>
<div class="ttc" id="group__DMA__Exported__Constants_html_gabcab9fa1c48b148703a8f41c1d99e0c8"><div class="ttname"><a href="group__DMA__Exported__Constants.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a></div><div class="ttdeci">#define IS_DMA_ALL_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00112">stm32f4xx_dma.h:112</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga77f7628f6be9d6d088127eceb090b8b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga77f7628f6be9d6d088127eceb090b8b2">&#9670;&nbsp;</a></span>DMA_FlowControllerConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_FlowControllerConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAy_Streamx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>DMA_FlowCtrl</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures, when the DMAy Streamx is disabled, the flow controller for the next transactions (Peripheral or Memory). </p>
<dl class="section note"><dt>Note</dt><dd>Before enabling this feature, check if the used peripheral supports the Flow Controller mode or not.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAy_Streamx</td><td>where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream. </td></tr>
    <tr><td class="paramname">DMA_FlowCtrl</td><td>specifies the DMA flow controller. This parameter can be one of the following values: <ul>
<li>DMA_FlowCtrl_Memory: DMAy_Streamx transactions flow controller is the DMA controller. </li>
<li>DMA_FlowCtrl_Peripheral: DMAy_Streamx transactions flow controller is the peripheral. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__dma_8c_source.html#l00542">542</a> of file <a class="el" href="stm32f4xx__dma_8c_source.html">stm32f4xx_dma.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;{</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__DMA__Exported__Constants.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a>(DMAy_Streamx));</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__DMA__flow__controller__definitions.html#ga78c0f18c0a86c67510f540a4210aadb7">IS_DMA_FLOW_CTRL</a>(DMA_FlowCtrl));</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;  <span class="comment">/* Check the needed flow controller  */</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;  <span class="keywordflow">if</span>(DMA_FlowCtrl != <a class="code" href="group__DMA__flow__controller__definitions.html#gafe69109789c2c285f98193f4b598cbc1">DMA_FlowCtrl_Memory</a>)</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;  {</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;    <span class="comment">/* Configure DMA_SxCR_PFCTRL bit with the input parameter */</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;    DMAy_Streamx-&gt;<a class="code" href="structDMA__Stream__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a> |= (uint32_t)<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga11f412d256043bec3e01ceef7f2099f2">DMA_SxCR_PFCTRL</a>;   </div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;  }</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;  {</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;    <span class="comment">/* Clear the PFCTRL bit: Memory is the flow controller */</span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;    DMAy_Streamx-&gt;<a class="code" href="structDMA__Stream__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a> &amp;= ~(uint32_t)<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga11f412d256043bec3e01ceef7f2099f2">DMA_SxCR_PFCTRL</a>;    </div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;  }</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;}</div><div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="group__DMA__flow__controller__definitions_html_gafe69109789c2c285f98193f4b598cbc1"><div class="ttname"><a href="group__DMA__flow__controller__definitions.html#gafe69109789c2c285f98193f4b598cbc1">DMA_FlowCtrl_Memory</a></div><div class="ttdeci">#define DMA_FlowCtrl_Memory</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00527">stm32f4xx_dma.h:527</a></div></div>
<div class="ttc" id="structDMA__Stream__TypeDef_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="structDMA__Stream__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">DMA_Stream_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00475">stm32f4xx.h:475</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga11f412d256043bec3e01ceef7f2099f2"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga11f412d256043bec3e01ceef7f2099f2">DMA_SxCR_PFCTRL</a></div><div class="ttdeci">#define DMA_SxCR_PFCTRL</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l03100">stm32f4xx.h:3100</a></div></div>
<div class="ttc" id="group__DMA__Exported__Constants_html_gabcab9fa1c48b148703a8f41c1d99e0c8"><div class="ttname"><a href="group__DMA__Exported__Constants.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a></div><div class="ttdeci">#define IS_DMA_ALL_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00112">stm32f4xx_dma.h:112</a></div></div>
<div class="ttc" id="group__DMA__flow__controller__definitions_html_ga78c0f18c0a86c67510f540a4210aadb7"><div class="ttname"><a href="group__DMA__flow__controller__definitions.html#ga78c0f18c0a86c67510f540a4210aadb7">IS_DMA_FLOW_CTRL</a></div><div class="ttdeci">#define IS_DMA_FLOW_CTRL(CTRL)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00530">stm32f4xx_dma.h:530</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="gaa4d631cdd6cd020106435f30c0c6fb15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4d631cdd6cd020106435f30c0c6fb15">&#9670;&nbsp;</a></span>DMA_GetCmdStatus()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> DMA_GetCmdStatus </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAy_Streamx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the status of EN bit for the specified DMAy Streamx. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAy_Streamx</td><td>where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>After configuring the DMA Stream (<a class="el" href="group__DMA__Group1.html#gaced8a4149acfb0a50b50e63273a87148" title="Initializes the DMAy Streamx according to the specified parameters in the DMA_InitStruct structure...">DMA_Init()</a> function) and enabling the stream, it is recommended to check (or wait until) the DMA Stream is effectively enabled. A Stream may remain disabled if a configuration parameter is wrong. After disabling a DMA Stream, it is also recommended to check (or wait until) the DMA Stream is effectively disabled. If a Stream is disabled while a data transfer is ongoing, the current data will be transferred and the Stream will be effectively disabled only after the transfer of this single data is finished.</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">Current</td><td>state of the DMAy Streamx (ENABLE or DISABLE). </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__dma_8c_source.html#l00925">925</a> of file <a class="el" href="stm32f4xx__dma_8c_source.html">stm32f4xx_dma.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx_8h_source.html#l00289">DISABLE</a>.</p>
<div class="fragment"><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;{</div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;  <a class="code" href="group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> state = <a class="code" href="group__Exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>;</div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;</div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__DMA__Exported__Constants.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a>(DMAy_Streamx));</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;</div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;  <span class="keywordflow">if</span> ((DMAy_Streamx-&gt;<a class="code" href="structDMA__Stream__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a> &amp; (uint32_t)<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaabf69fe92e9a44167535365b0fe4ea9e">DMA_SxCR_EN</a>) != 0)</div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;  {</div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;    <span class="comment">/* The selected DMAy Streamx EN bit is set (DMA is still transferring) */</span></div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;    state = <a class="code" href="group__Exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a>;</div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;  }</div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;  {</div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;    <span class="comment">/* The selected DMAy Streamx EN bit is cleared (DMA is disabled and </span></div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="comment">        all transfers are complete) */</span></div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;    state = <a class="code" href="group__Exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>;</div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;  }</div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;  <span class="keywordflow">return</span> state;</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;}</div><div class="ttc" id="group__Exported__types_html_gac9a7e9a35d2513ec15c3b537aaa4fba1"><div class="ttname"><a href="group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a></div><div class="ttdeci">FunctionalState</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00289">stm32f4xx.h:289</a></div></div>
<div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_gaabf69fe92e9a44167535365b0fe4ea9e"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaabf69fe92e9a44167535365b0fe4ea9e">DMA_SxCR_EN</a></div><div class="ttdeci">#define DMA_SxCR_EN</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l03105">stm32f4xx.h:3105</a></div></div>
<div class="ttc" id="group__Exported__types_html_ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf"><div class="ttname"><a href="group__Exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00289">stm32f4xx.h:289</a></div></div>
<div class="ttc" id="structDMA__Stream__TypeDef_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="structDMA__Stream__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">DMA_Stream_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00475">stm32f4xx.h:475</a></div></div>
<div class="ttc" id="group__DMA__Exported__Constants_html_gabcab9fa1c48b148703a8f41c1d99e0c8"><div class="ttname"><a href="group__DMA__Exported__Constants.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a></div><div class="ttdeci">#define IS_DMA_ALL_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00112">stm32f4xx_dma.h:112</a></div></div>
<div class="ttc" id="group__Exported__types_html_ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d"><div class="ttname"><a href="group__Exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00289">stm32f4xx.h:289</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga4a76444a92423f5f15a4328738d6dc46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a76444a92423f5f15a4328738d6dc46">&#9670;&nbsp;</a></span>DMA_GetCurrDataCounter()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t DMA_GetCurrDataCounter </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAy_Streamx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the number of remaining data units in the current DMAy Streamx transfer. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAy_Streamx</td><td>where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>number of remaining data units in the current DMAy Streamx transfer. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__dma_8c_source.html#l00641">641</a> of file <a class="el" href="stm32f4xx__dma_8c_source.html">stm32f4xx_dma.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;{</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__DMA__Exported__Constants.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a>(DMAy_Streamx));</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;  <span class="comment">/* Return the number of remaining data units for DMAy Streamx */</span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;  <span class="keywordflow">return</span> ((uint16_t)(DMAy_Streamx-&gt;<a class="code" href="structDMA__Stream__TypeDef.html#af60258ad5a25addc1e8969665d0c1731">NDTR</a>));</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;}</div><div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="group__DMA__Exported__Constants_html_gabcab9fa1c48b148703a8f41c1d99e0c8"><div class="ttname"><a href="group__DMA__Exported__Constants.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a></div><div class="ttdeci">#define IS_DMA_ALL_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00112">stm32f4xx_dma.h:112</a></div></div>
<div class="ttc" id="structDMA__Stream__TypeDef_html_af60258ad5a25addc1e8969665d0c1731"><div class="ttname"><a href="structDMA__Stream__TypeDef.html#af60258ad5a25addc1e8969665d0c1731">DMA_Stream_TypeDef::NDTR</a></div><div class="ttdeci">__IO uint32_t NDTR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00476">stm32f4xx.h:476</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga74b6624f9faa2f43c9369ddbdeab241c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74b6624f9faa2f43c9369ddbdeab241c">&#9670;&nbsp;</a></span>DMA_GetCurrentMemoryTarget()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DMA_GetCurrentMemoryTarget </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAy_Streamx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the current memory target used by double buffer transfer. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAy_Streamx</td><td>where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>memory target number: 0 for Memory0 or 1 for Memory1. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__dma_8c_source.html#l00816">816</a> of file <a class="el" href="stm32f4xx__dma_8c_source.html">stm32f4xx_dma.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;{</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;  uint32_t tmp = 0;</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;  </div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__DMA__Exported__Constants.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a>(DMAy_Streamx));</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;  <span class="comment">/* Get the current memory target */</span></div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;  <span class="keywordflow">if</span> ((DMAy_Streamx-&gt;<a class="code" href="structDMA__Stream__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a> &amp; <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gadd36c677ee53f56dc408cd549e64cf7d">DMA_SxCR_CT</a>) != 0)</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;  {</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;    <span class="comment">/* Current memory buffer used is Memory 1 */</span></div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;    tmp = 1;</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;  }  </div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;  {</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;    <span class="comment">/* Current memory buffer used is Memory 0 */</span></div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;    tmp = 0;    </div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;  }</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;  <span class="keywordflow">return</span> tmp;</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;}</div><div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_gadd36c677ee53f56dc408cd549e64cf7d"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gadd36c677ee53f56dc408cd549e64cf7d">DMA_SxCR_CT</a></div><div class="ttdeci">#define DMA_SxCR_CT</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l03082">stm32f4xx.h:3082</a></div></div>
<div class="ttc" id="structDMA__Stream__TypeDef_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="structDMA__Stream__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">DMA_Stream_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00475">stm32f4xx.h:475</a></div></div>
<div class="ttc" id="group__DMA__Exported__Constants_html_gabcab9fa1c48b148703a8f41c1d99e0c8"><div class="ttname"><a href="group__DMA__Exported__Constants.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a></div><div class="ttdeci">#define IS_DMA_ALL_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00112">stm32f4xx_dma.h:112</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga9893809a7067861ec111f7d712ebf28d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9893809a7067861ec111f7d712ebf28d">&#9670;&nbsp;</a></span>DMA_GetFIFOStatus()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DMA_GetFIFOStatus </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAy_Streamx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the current DMAy Streamx FIFO filled level. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAy_Streamx</td><td>where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>FIFO filling state.<ul>
<li>DMA_FIFOStatus_Less1QuarterFull: when FIFO is less than 1 quarter-full and not empty.</li>
<li>DMA_FIFOStatus_1QuarterFull: if more than 1 quarter-full.</li>
<li>DMA_FIFOStatus_HalfFull: if more than 1 half-full.</li>
<li>DMA_FIFOStatus_3QuartersFull: if more than 3 quarters-full.</li>
<li>DMA_FIFOStatus_Empty: when FIFO is empty</li>
<li>DMA_FIFOStatus_Full: when FIFO is full </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__dma_8c_source.html#l00959">959</a> of file <a class="el" href="stm32f4xx__dma_8c_source.html">stm32f4xx_dma.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;{</div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;  uint32_t tmpreg = 0;</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160; </div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__DMA__Exported__Constants.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a>(DMAy_Streamx));</div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;  </div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;  <span class="comment">/* Get the FIFO level bits */</span></div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;  tmpreg = (uint32_t)((DMAy_Streamx-&gt;<a class="code" href="structDMA__Stream__TypeDef.html#a5d5cc7f32884945503dd29f8f6cbb415">FCR</a> &amp; <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga56094479dc9b173b00ccfb199d8a2853">DMA_SxFCR_FS</a>));</div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;  </div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;  <span class="keywordflow">return</span> tmpreg;</div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;}</div><div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="group__DMA__Exported__Constants_html_gabcab9fa1c48b148703a8f41c1d99e0c8"><div class="ttname"><a href="group__DMA__Exported__Constants.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a></div><div class="ttdeci">#define IS_DMA_ALL_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00112">stm32f4xx_dma.h:112</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga56094479dc9b173b00ccfb199d8a2853"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga56094479dc9b173b00ccfb199d8a2853">DMA_SxFCR_FS</a></div><div class="ttdeci">#define DMA_SxFCR_FS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l03128">stm32f4xx.h:3128</a></div></div>
<div class="ttc" id="structDMA__Stream__TypeDef_html_a5d5cc7f32884945503dd29f8f6cbb415"><div class="ttname"><a href="structDMA__Stream__TypeDef.html#a5d5cc7f32884945503dd29f8f6cbb415">DMA_Stream_TypeDef::FCR</a></div><div class="ttdeci">__IO uint32_t FCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00480">stm32f4xx.h:480</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga10cfc0fe31d64a1fd8fb3efb4ae2a411"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10cfc0fe31d64a1fd8fb3efb4ae2a411">&#9670;&nbsp;</a></span>DMA_GetFlagStatus()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__Exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a> DMA_GetFlagStatus </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAy_Streamx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>DMA_FLAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks whether the specified DMAy Streamx flag is set or not. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAy_Streamx</td><td>where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream. </td></tr>
    <tr><td class="paramname">DMA_FLAG</td><td>specifies the flag to check. This parameter can be one of the following values: <ul>
<li>DMA_FLAG_TCIFx: Streamx transfer complete flag </li>
<li>DMA_FLAG_HTIFx: Streamx half transfer complete flag </li>
<li>DMA_FLAG_TEIFx: Streamx transfer error flag </li>
<li>DMA_FLAG_DMEIFx: Streamx direct mode error flag </li>
<li>DMA_FLAG_FEIFx: Streamx FIFO error flag Where x can be 0 to 7 to select the DMA Stream. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>new state of DMA_FLAG (SET or RESET). </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__dma_8c_source.html#l00986">986</a> of file <a class="el" href="stm32f4xx__dma_8c_source.html">stm32f4xx_dma.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx_8h_source.html#l00287">RESET</a>, and <a class="el" href="stm32f4xx_8h_source.html#l00287">SET</a>.</p>
<div class="fragment"><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;{</div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;  <a class="code" href="group__Exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a> bitstatus = <a class="code" href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;</div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;  <a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a>* DMAy;</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;  uint32_t tmpreg = 0;</div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;</div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__DMA__Exported__Constants.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a>(DMAy_Streamx));</div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__DMA__flags__definition.html#ga98e421aa0a15fbeecb4cab3612985676">IS_DMA_GET_FLAG</a>(DMA_FLAG));</div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;</div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;  <span class="comment">/* Determine the DMA to which belongs the stream */</span></div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;  <span class="keywordflow">if</span> (DMAy_Streamx &lt; <a class="code" href="group__Peripheral__declaration.html#ga3a2efe5fd7a7a79be3b08a1670bbd016">DMA2_Stream0</a>)</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;  {</div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;    <span class="comment">/* DMAy_Streamx belongs to DMA1 */</span></div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;    DMAy = <a class="code" href="group__Peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>; </div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;  } </div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;  <span class="keywordflow">else</span> </div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;  {</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;    <span class="comment">/* DMAy_Streamx belongs to DMA2 */</span></div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;    DMAy = <a class="code" href="group__Peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a>; </div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;  }</div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;</div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;  <span class="comment">/* Check if the flag is in HISR or LISR */</span></div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;  <span class="keywordflow">if</span> ((DMA_FLAG &amp; <a class="code" href="group__DMA.html#ga375c64407de662589e2b12ac4e5e0489">HIGH_ISR_MASK</a>) != (uint32_t)<a class="code" href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;  {</div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;    <span class="comment">/* Get DMAy HISR register value */</span></div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;    tmpreg = DMAy-&gt;<a class="code" href="structDMA__TypeDef.html#a6fe40f7ac1a18c2726b328b5ec02b262">HISR</a>;</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;  }</div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;  {</div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;    <span class="comment">/* Get DMAy LISR register value */</span></div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;    tmpreg = DMAy-&gt;<a class="code" href="structDMA__TypeDef.html#a5cdef358e9e95b570358e1f6a3a7f492">LISR</a>;</div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;  }   </div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160; </div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;  <span class="comment">/* Mask the reserved bits */</span></div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;  tmpreg &amp;= (uint32_t)<a class="code" href="group__DMA.html#ga1092a089e682f72660b95df5ee92a167">RESERVED_MASK</a>;</div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;</div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;  <span class="comment">/* Check the status of the specified DMA flag */</span></div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;  <span class="keywordflow">if</span> ((tmpreg &amp; DMA_FLAG) != (uint32_t)RESET)</div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;  {</div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;    <span class="comment">/* DMA_FLAG is set */</span></div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;    bitstatus = <a class="code" href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a>;</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;  }</div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;  {</div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;    <span class="comment">/* DMA_FLAG is reset */</span></div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;    bitstatus = <a class="code" href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;</div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;  }</div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;</div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;  <span class="comment">/* Return the DMA_FLAG status */</span></div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;  <span class="keywordflow">return</span>  bitstatus;</div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;}</div><div class="ttc" id="group__Exported__types_html_ga89136caac2e14c55151f527ac02daaff"><div class="ttname"><a href="group__Exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a></div><div class="ttdeci">FlagStatus</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00287">stm32f4xx.h:287</a></div></div>
<div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="group__Exported__types_html_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05"><div class="ttname"><a href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00287">stm32f4xx.h:287</a></div></div>
<div class="ttc" id="group__DMA_html_ga1092a089e682f72660b95df5ee92a167"><div class="ttname"><a href="group__DMA.html#ga1092a089e682f72660b95df5ee92a167">RESERVED_MASK</a></div><div class="ttdeci">#define RESERVED_MASK</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00148">stm32f4xx_dma.c:148</a></div></div>
<div class="ttc" id="group__DMA_html_ga375c64407de662589e2b12ac4e5e0489"><div class="ttname"><a href="group__DMA.html#ga375c64407de662589e2b12ac4e5e0489">HIGH_ISR_MASK</a></div><div class="ttdeci">#define HIGH_ISR_MASK</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00147">stm32f4xx_dma.c:147</a></div></div>
<div class="ttc" id="group__Exported__types_html_gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792"><div class="ttname"><a href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00287">stm32f4xx.h:287</a></div></div>
<div class="ttc" id="structDMA__TypeDef_html_a5cdef358e9e95b570358e1f6a3a7f492"><div class="ttname"><a href="structDMA__TypeDef.html#a5cdef358e9e95b570358e1f6a3a7f492">DMA_TypeDef::LISR</a></div><div class="ttdeci">__IO uint32_t LISR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00485">stm32f4xx.h:485</a></div></div>
<div class="ttc" id="group__DMA__Exported__Constants_html_gabcab9fa1c48b148703a8f41c1d99e0c8"><div class="ttname"><a href="group__DMA__Exported__Constants.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a></div><div class="ttdeci">#define IS_DMA_ALL_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00112">stm32f4xx_dma.h:112</a></div></div>
<div class="ttc" id="structDMA__TypeDef_html"><div class="ttname"><a href="structDMA__TypeDef.html">DMA_TypeDef</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00483">stm32f4xx.h:483</a></div></div>
<div class="ttc" id="structDMA__TypeDef_html_a6fe40f7ac1a18c2726b328b5ec02b262"><div class="ttname"><a href="structDMA__TypeDef.html#a6fe40f7ac1a18c2726b328b5ec02b262">DMA_TypeDef::HISR</a></div><div class="ttdeci">__IO uint32_t HISR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00486">stm32f4xx.h:486</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_gacc16d2a5937f7585320a98f7f6b578f9"><div class="ttname"><a href="group__Peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a></div><div class="ttdeci">#define DMA1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01195">stm32f4xx.h:1195</a></div></div>
<div class="ttc" id="group__DMA__flags__definition_html_ga98e421aa0a15fbeecb4cab3612985676"><div class="ttname"><a href="group__DMA__flags__definition.html#ga98e421aa0a15fbeecb4cab3612985676">IS_DMA_GET_FLAG</a></div><div class="ttdeci">#define IS_DMA_GET_FLAG(FLAG)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00398">stm32f4xx_dma.h:398</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_ga506520140eec1708bc7570c49bdf972d"><div class="ttname"><a href="group__Peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a></div><div class="ttdeci">#define DMA2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01204">stm32f4xx.h:1204</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_ga3a2efe5fd7a7a79be3b08a1670bbd016"><div class="ttname"><a href="group__Peripheral__declaration.html#ga3a2efe5fd7a7a79be3b08a1670bbd016">DMA2_Stream0</a></div><div class="ttdeci">#define DMA2_Stream0</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01205">stm32f4xx.h:1205</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="gad0ccf5f6548bd7cf8f2cae30393bb716"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad0ccf5f6548bd7cf8f2cae30393bb716">&#9670;&nbsp;</a></span>DMA_GetITStatus()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__Exported__types.html#gaacbd7ed539db0aacd973a0f6eca34074">ITStatus</a> DMA_GetITStatus </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAy_Streamx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>DMA_IT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks whether the specified DMAy Streamx interrupt has occurred or not. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAy_Streamx</td><td>where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream. </td></tr>
    <tr><td class="paramname">DMA_IT</td><td>specifies the DMA interrupt source to check. This parameter can be one of the following values: <ul>
<li>DMA_IT_TCIFx: Streamx transfer complete interrupt </li>
<li>DMA_IT_HTIFx: Streamx half transfer complete interrupt </li>
<li>DMA_IT_TEIFx: Streamx transfer error interrupt </li>
<li>DMA_IT_DMEIFx: Streamx direct mode error interrupt </li>
<li>DMA_IT_FEIFx: Streamx FIFO error interrupt Where x can be 0 to 7 to select the DMA Stream. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>new state of DMA_IT (SET or RESET). </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__dma_8c_source.html#l01152">1152</a> of file <a class="el" href="stm32f4xx__dma_8c_source.html">stm32f4xx_dma.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx_8h_source.html#l00287">RESET</a>, and <a class="el" href="stm32f4xx_8h_source.html#l00287">SET</a>.</p>
<div class="fragment"><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;{</div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;  <a class="code" href="group__Exported__types.html#gaacbd7ed539db0aacd973a0f6eca34074">ITStatus</a> bitstatus = <a class="code" href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;</div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;  <a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a>* DMAy;</div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;  uint32_t tmpreg = 0, enablestatus = 0;</div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;</div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__DMA__Exported__Constants.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a>(DMAy_Streamx));</div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__DMA__interrupts__definitions.html#gaaafa1bd74bc5e78e276c731faa8eed22">IS_DMA_GET_IT</a>(DMA_IT));</div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160; </div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;  <span class="comment">/* Determine the DMA to which belongs the stream */</span></div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;  <span class="keywordflow">if</span> (DMAy_Streamx &lt; <a class="code" href="group__Peripheral__declaration.html#ga3a2efe5fd7a7a79be3b08a1670bbd016">DMA2_Stream0</a>)</div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;  {</div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;    <span class="comment">/* DMAy_Streamx belongs to DMA1 */</span></div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;    DMAy = <a class="code" href="group__Peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>; </div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;  } </div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;  <span class="keywordflow">else</span> </div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;  {</div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;    <span class="comment">/* DMAy_Streamx belongs to DMA2 */</span></div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;    DMAy = <a class="code" href="group__Peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a>; </div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;  }</div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;</div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;  <span class="comment">/* Check if the interrupt enable bit is in the CR or FCR register */</span></div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;  <span class="keywordflow">if</span> ((DMA_IT &amp; <a class="code" href="group__DMA.html#ga802b72c1de784e703af80a6910592a5e">TRANSFER_IT_MASK</a>) != (uint32_t)<a class="code" href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;  {</div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;    <span class="comment">/* Get the interrupt enable position mask in CR register */</span></div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;    tmpreg = (uint32_t)((DMA_IT &gt;&gt; 11) &amp; <a class="code" href="group__DMA.html#ga65f8cdee3cc2302bafb0a32a15692a81">TRANSFER_IT_ENABLE_MASK</a>);   </div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;    </div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;    <span class="comment">/* Check the enable bit in CR register */</span></div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;    enablestatus = (uint32_t)(DMAy_Streamx-&gt;<a class="code" href="structDMA__Stream__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a> &amp; tmpreg);</div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;  }</div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;  <span class="keywordflow">else</span> </div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;  {</div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;    <span class="comment">/* Check the enable bit in FCR register */</span></div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;    enablestatus = (uint32_t)(DMAy_Streamx-&gt;<a class="code" href="structDMA__Stream__TypeDef.html#a5d5cc7f32884945503dd29f8f6cbb415">FCR</a> &amp; <a class="code" href="group__DMA__interrupt__enable__definitions.html#ga93164ec039fc5579662c382e68d7d13f">DMA_IT_FE</a>); </div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;  }</div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160; </div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;  <span class="comment">/* Check if the interrupt pending flag is in LISR or HISR */</span></div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;  <span class="keywordflow">if</span> ((DMA_IT &amp; <a class="code" href="group__DMA.html#ga375c64407de662589e2b12ac4e5e0489">HIGH_ISR_MASK</a>) != (uint32_t)RESET)</div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;  {</div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;    <span class="comment">/* Get DMAy HISR register value */</span></div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;    tmpreg = DMAy-&gt;<a class="code" href="structDMA__TypeDef.html#a6fe40f7ac1a18c2726b328b5ec02b262">HISR</a> ;</div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;  }</div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;  {</div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;    <span class="comment">/* Get DMAy LISR register value */</span></div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;    tmpreg = DMAy-&gt;<a class="code" href="structDMA__TypeDef.html#a5cdef358e9e95b570358e1f6a3a7f492">LISR</a> ;</div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;  } </div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;</div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;  <span class="comment">/* mask all reserved bits */</span></div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;  tmpreg &amp;= (uint32_t)<a class="code" href="group__DMA.html#ga1092a089e682f72660b95df5ee92a167">RESERVED_MASK</a>;</div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;</div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;  <span class="comment">/* Check the status of the specified DMA interrupt */</span></div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;  <span class="keywordflow">if</span> (((tmpreg &amp; DMA_IT) != (uint32_t)RESET) &amp;&amp; (enablestatus != (uint32_t)RESET))</div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;  {</div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;    <span class="comment">/* DMA_IT is set */</span></div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;    bitstatus = <a class="code" href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a>;</div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;  }</div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;  {</div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;    <span class="comment">/* DMA_IT is reset */</span></div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;    bitstatus = <a class="code" href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;</div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;  }</div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;</div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;  <span class="comment">/* Return the DMA_IT status */</span></div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;  <span class="keywordflow">return</span>  bitstatus;</div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;}</div><div class="ttc" id="group__DMA_html_ga802b72c1de784e703af80a6910592a5e"><div class="ttname"><a href="group__DMA.html#ga802b72c1de784e703af80a6910592a5e">TRANSFER_IT_MASK</a></div><div class="ttdeci">#define TRANSFER_IT_MASK</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00146">stm32f4xx_dma.c:146</a></div></div>
<div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="group__Exported__types_html_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05"><div class="ttname"><a href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00287">stm32f4xx.h:287</a></div></div>
<div class="ttc" id="group__DMA_html_ga1092a089e682f72660b95df5ee92a167"><div class="ttname"><a href="group__DMA.html#ga1092a089e682f72660b95df5ee92a167">RESERVED_MASK</a></div><div class="ttdeci">#define RESERVED_MASK</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00148">stm32f4xx_dma.c:148</a></div></div>
<div class="ttc" id="group__DMA_html_ga375c64407de662589e2b12ac4e5e0489"><div class="ttname"><a href="group__DMA.html#ga375c64407de662589e2b12ac4e5e0489">HIGH_ISR_MASK</a></div><div class="ttdeci">#define HIGH_ISR_MASK</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00147">stm32f4xx_dma.c:147</a></div></div>
<div class="ttc" id="group__Exported__types_html_gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792"><div class="ttname"><a href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00287">stm32f4xx.h:287</a></div></div>
<div class="ttc" id="group__Exported__types_html_gaacbd7ed539db0aacd973a0f6eca34074"><div class="ttname"><a href="group__Exported__types.html#gaacbd7ed539db0aacd973a0f6eca34074">ITStatus</a></div><div class="ttdeci">enum FlagStatus ITStatus</div></div>
<div class="ttc" id="group__DMA__interrupts__definitions_html_gaaafa1bd74bc5e78e276c731faa8eed22"><div class="ttname"><a href="group__DMA__interrupts__definitions.html#gaaafa1bd74bc5e78e276c731faa8eed22">IS_DMA_GET_IT</a></div><div class="ttdeci">#define IS_DMA_GET_IT(IT)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00486">stm32f4xx_dma.h:486</a></div></div>
<div class="ttc" id="group__DMA__interrupt__enable__definitions_html_ga93164ec039fc5579662c382e68d7d13f"><div class="ttname"><a href="group__DMA__interrupt__enable__definitions.html#ga93164ec039fc5579662c382e68d7d13f">DMA_IT_FE</a></div><div class="ttdeci">#define DMA_IT_FE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00430">stm32f4xx_dma.h:430</a></div></div>
<div class="ttc" id="structDMA__TypeDef_html_a5cdef358e9e95b570358e1f6a3a7f492"><div class="ttname"><a href="structDMA__TypeDef.html#a5cdef358e9e95b570358e1f6a3a7f492">DMA_TypeDef::LISR</a></div><div class="ttdeci">__IO uint32_t LISR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00485">stm32f4xx.h:485</a></div></div>
<div class="ttc" id="structDMA__Stream__TypeDef_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="structDMA__Stream__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">DMA_Stream_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00475">stm32f4xx.h:475</a></div></div>
<div class="ttc" id="group__DMA__Exported__Constants_html_gabcab9fa1c48b148703a8f41c1d99e0c8"><div class="ttname"><a href="group__DMA__Exported__Constants.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a></div><div class="ttdeci">#define IS_DMA_ALL_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00112">stm32f4xx_dma.h:112</a></div></div>
<div class="ttc" id="structDMA__TypeDef_html"><div class="ttname"><a href="structDMA__TypeDef.html">DMA_TypeDef</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00483">stm32f4xx.h:483</a></div></div>
<div class="ttc" id="structDMA__TypeDef_html_a6fe40f7ac1a18c2726b328b5ec02b262"><div class="ttname"><a href="structDMA__TypeDef.html#a6fe40f7ac1a18c2726b328b5ec02b262">DMA_TypeDef::HISR</a></div><div class="ttdeci">__IO uint32_t HISR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00486">stm32f4xx.h:486</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_gacc16d2a5937f7585320a98f7f6b578f9"><div class="ttname"><a href="group__Peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a></div><div class="ttdeci">#define DMA1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01195">stm32f4xx.h:1195</a></div></div>
<div class="ttc" id="group__DMA_html_ga65f8cdee3cc2302bafb0a32a15692a81"><div class="ttname"><a href="group__DMA.html#ga65f8cdee3cc2302bafb0a32a15692a81">TRANSFER_IT_ENABLE_MASK</a></div><div class="ttdeci">#define TRANSFER_IT_ENABLE_MASK</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00132">stm32f4xx_dma.c:132</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_ga506520140eec1708bc7570c49bdf972d"><div class="ttname"><a href="group__Peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a></div><div class="ttdeci">#define DMA2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01204">stm32f4xx.h:1204</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_ga3a2efe5fd7a7a79be3b08a1670bbd016"><div class="ttname"><a href="group__Peripheral__declaration.html#ga3a2efe5fd7a7a79be3b08a1670bbd016">DMA2_Stream0</a></div><div class="ttdeci">#define DMA2_Stream0</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01205">stm32f4xx.h:1205</a></div></div>
<div class="ttc" id="structDMA__Stream__TypeDef_html_a5d5cc7f32884945503dd29f8f6cbb415"><div class="ttname"><a href="structDMA__Stream__TypeDef.html#a5d5cc7f32884945503dd29f8f6cbb415">DMA_Stream_TypeDef::FCR</a></div><div class="ttdeci">__IO uint32_t FCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00480">stm32f4xx.h:480</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="gaced8a4149acfb0a50b50e63273a87148"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaced8a4149acfb0a50b50e63273a87148">&#9670;&nbsp;</a></span>DMA_Init()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_Init </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAy_Streamx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structDMA__InitTypeDef.html">DMA_InitTypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMA_InitStruct</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initializes the DMAy Streamx according to the specified parameters in the DMA_InitStruct structure. </p>
<dl class="section note"><dt>Note</dt><dd>Before calling this function, it is recommended to check that the Stream is actually disabled using the function <a class="el" href="group__DMA__Group4.html#gaa4d631cdd6cd020106435f30c0c6fb15" title="Returns the status of EN bit for the specified DMAy Streamx. ">DMA_GetCmdStatus()</a>. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAy_Streamx</td><td>where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream. </td></tr>
    <tr><td class="paramname">DMA_InitStruct</td><td>pointer to a <a class="el" href="structDMA__InitTypeDef.html" title="DMA Init structure definition. ">DMA_InitTypeDef</a> structure that contains the configuration information for the specified DMA Stream. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__dma_8c_source.html#l00311">311</a> of file <a class="el" href="stm32f4xx__dma_8c_source.html">stm32f4xx_dma.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__dma_8h_source.html#l00050">DMA_InitTypeDef::DMA_Channel</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00059">DMA_InitTypeDef::DMA_DIR</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00087">DMA_InitTypeDef::DMA_FIFOMode</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00092">DMA_InitTypeDef::DMA_FIFOThreshold</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00095">DMA_InitTypeDef::DMA_MemoryBurst</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00076">DMA_InitTypeDef::DMA_MemoryDataSize</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00070">DMA_InitTypeDef::DMA_MemoryInc</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00079">DMA_InitTypeDef::DMA_Mode</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00100">DMA_InitTypeDef::DMA_PeripheralBurst</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00073">DMA_InitTypeDef::DMA_PeripheralDataSize</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00067">DMA_InitTypeDef::DMA_PeripheralInc</a>, and <a class="el" href="stm32f4xx__dma_8h_source.html#l00084">DMA_InitTypeDef::DMA_Priority</a>.</p>
<div class="fragment"><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;{</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;  uint32_t tmpreg = 0;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__DMA__Exported__Constants.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a>(DMAy_Streamx));</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__DMA__channel.html#gac7f4709d9244f25b853789d888a74d46">IS_DMA_CHANNEL</a>(DMA_InitStruct-&gt;<a class="code" href="structDMA__InitTypeDef.html#afae070f2d49543b1acd3e318c6de8527">DMA_Channel</a>));</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__DMA__data__transfer__direction.html#gae2b02e8e823854bcd7c5746cdd29e70d">IS_DMA_DIRECTION</a>(DMA_InitStruct-&gt;<a class="code" href="structDMA__InitTypeDef.html#a4cf4283185065f65d5a63089877cbb8d">DMA_DIR</a>));</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__DMA__data__buffer__size.html#ga72ef4033bb3bc2cdfdbe579083b05e32">IS_DMA_BUFFER_SIZE</a>(DMA_InitStruct-&gt;<a class="code" href="structDMA__InitTypeDef.html#ad5e4b9069a7a145b3312d54d09059f78">DMA_BufferSize</a>));</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__DMA__peripheral__incremented__mode.html#ga28762105b3f567c16ba79a47e68ff0fa">IS_DMA_PERIPHERAL_INC_STATE</a>(DMA_InitStruct-&gt;<a class="code" href="structDMA__InitTypeDef.html#ad0bf5e8b3968eaf8dc18e923b94acfe1">DMA_PeripheralInc</a>));</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__DMA__memory__incremented__mode.html#gaa880f39d499d1e80449cf80381e4eb67">IS_DMA_MEMORY_INC_STATE</a>(DMA_InitStruct-&gt;<a class="code" href="structDMA__InitTypeDef.html#ad8f8a0f3ba4db5d79fd78d02093e4eb9">DMA_MemoryInc</a>));</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__DMA__peripheral__data__size.html#gad7916e0ae55cdf5efdfa68a09a028037">IS_DMA_PERIPHERAL_DATA_SIZE</a>(DMA_InitStruct-&gt;<a class="code" href="structDMA__InitTypeDef.html#a61bf939d8657d44a9beb1daa91c14668">DMA_PeripheralDataSize</a>));</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__DMA__memory__data__size.html#gac9e3748cebcb16d4ae4206d562bc804c">IS_DMA_MEMORY_DATA_SIZE</a>(DMA_InitStruct-&gt;<a class="code" href="structDMA__InitTypeDef.html#a7ec1648d136d31d6c504565bf6949eb6">DMA_MemoryDataSize</a>));</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__DMA__circular__normal__mode.html#gad88ee5030574d6a573904378fb62c7ac">IS_DMA_MODE</a>(DMA_InitStruct-&gt;<a class="code" href="structDMA__InitTypeDef.html#a5f09c16a03a50120c1a1a49ae6a7c667">DMA_Mode</a>));</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__DMA__priority__level.html#gaa1cae2ab458948511596467c87cd02b6">IS_DMA_PRIORITY</a>(DMA_InitStruct-&gt;<a class="code" href="structDMA__InitTypeDef.html#aabb62e3f5536fc15a201058a1b6bda18">DMA_Priority</a>));</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__DMA__fifo__direct__mode.html#gadb90a893aeb49fd4bc14af750af3837c">IS_DMA_FIFO_MODE_STATE</a>(DMA_InitStruct-&gt;<a class="code" href="structDMA__InitTypeDef.html#a684555f9f5644259b7c4ca446b6dcf8f">DMA_FIFOMode</a>));</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__DMA__fifo__threshold__level.html#gaeafc0d9e327d6e5b26cd37f6744b232f">IS_DMA_FIFO_THRESHOLD</a>(DMA_InitStruct-&gt;<a class="code" href="structDMA__InitTypeDef.html#a2bbb3ea272279aa5cddef702e153a09d">DMA_FIFOThreshold</a>));</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__DMA__memory__burst.html#ga921ebf06447dc036180fff50b7e4846a">IS_DMA_MEMORY_BURST</a>(DMA_InitStruct-&gt;<a class="code" href="structDMA__InitTypeDef.html#a90987eb939726acf365f2bf039a51725">DMA_MemoryBurst</a>));</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__DMA__peripheral__burst.html#ga7c60961178e2a32e9e364a220a8aca88">IS_DMA_PERIPHERAL_BURST</a>(DMA_InitStruct-&gt;<a class="code" href="structDMA__InitTypeDef.html#a6772e281310a3e93781364c723984138">DMA_PeripheralBurst</a>));</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;  <span class="comment">/*------------------------- DMAy Streamx CR Configuration ------------------*/</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;  <span class="comment">/* Get the DMAy_Streamx CR value */</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;  tmpreg = DMAy_Streamx-&gt;<a class="code" href="structDMA__Stream__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;  <span class="comment">/* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;  tmpreg &amp;= ((uint32_t)~(<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gadf353426d72702c7801416ba36d53dc6">DMA_SxCR_CHSEL</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga5c1174bff38faf5d87b71521bce8f84f">DMA_SxCR_MBURST</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga502380abb155eb3b37a2ca9359e2da2e">DMA_SxCR_PBURST</a> | \</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;                         <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga14c115d71a4e3b3c4da360108288154c">DMA_SxCR_PL</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gae9a98cb706a722d726d8ec6e9fe4a773">DMA_SxCR_MSIZE</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaea0808f979c27b7b68d79ad511e95ea0">DMA_SxCR_PSIZE</a> | \</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;                         <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga771a295832a584a3777ede523a691719">DMA_SxCR_MINC</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga29c5d5c559dd14646fdc170e74f1f03b">DMA_SxCR_PINC</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gadc248dbc519cc580621cdadcdd8741fb">DMA_SxCR_CIRC</a> | \</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;                         <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga16bc78076551c42cbdc084e9d0006bd4">DMA_SxCR_DIR</a>));</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;  <span class="comment">/* Configure DMAy Streamx: */</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;  <span class="comment">/* Set CHSEL bits according to DMA_CHSEL value */</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;  <span class="comment">/* Set DIR bits according to DMA_DIR value */</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;  <span class="comment">/* Set PINC bit according to DMA_PeripheralInc value */</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;  <span class="comment">/* Set MINC bit according to DMA_MemoryInc value */</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;  <span class="comment">/* Set PSIZE bits according to DMA_PeripheralDataSize value */</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;  <span class="comment">/* Set MSIZE bits according to DMA_MemoryDataSize value */</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;  <span class="comment">/* Set CIRC bit according to DMA_Mode value */</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;  <span class="comment">/* Set PL bits according to DMA_Priority value */</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;  <span class="comment">/* Set MBURST bits according to DMA_MemoryBurst value */</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;  <span class="comment">/* Set PBURST bits according to DMA_PeripheralBurst value */</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;  tmpreg |= DMA_InitStruct-&gt;<a class="code" href="structDMA__InitTypeDef.html#afae070f2d49543b1acd3e318c6de8527">DMA_Channel</a> | DMA_InitStruct-&gt;<a class="code" href="structDMA__InitTypeDef.html#a4cf4283185065f65d5a63089877cbb8d">DMA_DIR</a> |</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;            DMA_InitStruct-&gt;<a class="code" href="structDMA__InitTypeDef.html#ad0bf5e8b3968eaf8dc18e923b94acfe1">DMA_PeripheralInc</a> | DMA_InitStruct-&gt;<a class="code" href="structDMA__InitTypeDef.html#ad8f8a0f3ba4db5d79fd78d02093e4eb9">DMA_MemoryInc</a> |</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;            DMA_InitStruct-&gt;<a class="code" href="structDMA__InitTypeDef.html#a61bf939d8657d44a9beb1daa91c14668">DMA_PeripheralDataSize</a> | DMA_InitStruct-&gt;<a class="code" href="structDMA__InitTypeDef.html#a7ec1648d136d31d6c504565bf6949eb6">DMA_MemoryDataSize</a> |</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;            DMA_InitStruct-&gt;<a class="code" href="structDMA__InitTypeDef.html#a5f09c16a03a50120c1a1a49ae6a7c667">DMA_Mode</a> | DMA_InitStruct-&gt;<a class="code" href="structDMA__InitTypeDef.html#aabb62e3f5536fc15a201058a1b6bda18">DMA_Priority</a> |</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;            DMA_InitStruct-&gt;<a class="code" href="structDMA__InitTypeDef.html#a90987eb939726acf365f2bf039a51725">DMA_MemoryBurst</a> | DMA_InitStruct-&gt;<a class="code" href="structDMA__InitTypeDef.html#a6772e281310a3e93781364c723984138">DMA_PeripheralBurst</a>;</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;  <span class="comment">/* Write to DMAy Streamx CR register */</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;  DMAy_Streamx-&gt;<a class="code" href="structDMA__Stream__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a> = tmpreg;</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;  <span class="comment">/*------------------------- DMAy Streamx FCR Configuration -----------------*/</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;  <span class="comment">/* Get the DMAy_Streamx FCR value */</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;  tmpreg = DMAy_Streamx-&gt;<a class="code" href="structDMA__Stream__TypeDef.html#a5d5cc7f32884945503dd29f8f6cbb415">FCR</a>;</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;  <span class="comment">/* Clear DMDIS and FTH bits */</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;  tmpreg &amp;= (uint32_t)~(<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga89406bb954742665691c0ac2f8d95ec9">DMA_SxFCR_DMDIS</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga44c16978164026a81f5b07280e800e7f">DMA_SxFCR_FTH</a>);</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;  <span class="comment">/* Configure DMAy Streamx FIFO: </span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="comment">    Set DMDIS bits according to DMA_FIFOMode value </span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment">    Set FTH bits according to DMA_FIFOThreshold value */</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;  tmpreg |= DMA_InitStruct-&gt;<a class="code" href="structDMA__InitTypeDef.html#a684555f9f5644259b7c4ca446b6dcf8f">DMA_FIFOMode</a> | DMA_InitStruct-&gt;<a class="code" href="structDMA__InitTypeDef.html#a2bbb3ea272279aa5cddef702e153a09d">DMA_FIFOThreshold</a>;</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;  <span class="comment">/* Write to DMAy Streamx CR */</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;  DMAy_Streamx-&gt;<a class="code" href="structDMA__Stream__TypeDef.html#a5d5cc7f32884945503dd29f8f6cbb415">FCR</a> = tmpreg;</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;  <span class="comment">/*------------------------- DMAy Streamx NDTR Configuration ----------------*/</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;  <span class="comment">/* Write to DMAy Streamx NDTR register */</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;  DMAy_Streamx-&gt;<a class="code" href="structDMA__Stream__TypeDef.html#af60258ad5a25addc1e8969665d0c1731">NDTR</a> = DMA_InitStruct-&gt;<a class="code" href="structDMA__InitTypeDef.html#ad5e4b9069a7a145b3312d54d09059f78">DMA_BufferSize</a>;</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;  <span class="comment">/*------------------------- DMAy Streamx PAR Configuration -----------------*/</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;  <span class="comment">/* Write to DMAy Streamx PAR */</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;  DMAy_Streamx-&gt;<a class="code" href="structDMA__Stream__TypeDef.html#aef55be3d948c22dd32a97e8d4f8761fd">PAR</a> = DMA_InitStruct-&gt;<a class="code" href="structDMA__InitTypeDef.html#ad02abd574cca0caeacd0cc05d2174a42">DMA_PeripheralBaseAddr</a>;</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;  <span class="comment">/*------------------------- DMAy Streamx M0AR Configuration ----------------*/</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;  <span class="comment">/* Write to DMAy Streamx M0AR */</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;  DMAy_Streamx-&gt;<a class="code" href="structDMA__Stream__TypeDef.html#a63b4d166f4ab5024db6b493a7ab7b640">M0AR</a> = DMA_InitStruct-&gt;<a class="code" href="structDMA__InitTypeDef.html#aebf1267410908265f83a8037245c337e">DMA_Memory0BaseAddr</a>;</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;}</div><div class="ttc" id="structDMA__InitTypeDef_html_afae070f2d49543b1acd3e318c6de8527"><div class="ttname"><a href="structDMA__InitTypeDef.html#afae070f2d49543b1acd3e318c6de8527">DMA_InitTypeDef::DMA_Channel</a></div><div class="ttdeci">uint32_t DMA_Channel</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00050">stm32f4xx_dma.h:50</a></div></div>
<div class="ttc" id="group__DMA__fifo__threshold__level_html_gaeafc0d9e327d6e5b26cd37f6744b232f"><div class="ttname"><a href="group__DMA__fifo__threshold__level.html#gaeafc0d9e327d6e5b26cd37f6744b232f">IS_DMA_FIFO_THRESHOLD</a></div><div class="ttdeci">#define IS_DMA_FIFO_THRESHOLD(THRESHOLD)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00288">stm32f4xx_dma.h:288</a></div></div>
<div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_gadf353426d72702c7801416ba36d53dc6"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gadf353426d72702c7801416ba36d53dc6">DMA_SxCR_CHSEL</a></div><div class="ttdeci">#define DMA_SxCR_CHSEL</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l03071">stm32f4xx.h:3071</a></div></div>
<div class="ttc" id="structDMA__InitTypeDef_html_a61bf939d8657d44a9beb1daa91c14668"><div class="ttname"><a href="structDMA__InitTypeDef.html#a61bf939d8657d44a9beb1daa91c14668">DMA_InitTypeDef::DMA_PeripheralDataSize</a></div><div class="ttdeci">uint32_t DMA_PeripheralDataSize</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00073">stm32f4xx_dma.h:73</a></div></div>
<div class="ttc" id="group__DMA__peripheral__data__size_html_gad7916e0ae55cdf5efdfa68a09a028037"><div class="ttname"><a href="group__DMA__peripheral__data__size.html#gad7916e0ae55cdf5efdfa68a09a028037">IS_DMA_PERIPHERAL_DATA_SIZE</a></div><div class="ttdeci">#define IS_DMA_PERIPHERAL_DATA_SIZE(SIZE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00214">stm32f4xx_dma.h:214</a></div></div>
<div class="ttc" id="structDMA__InitTypeDef_html_a6772e281310a3e93781364c723984138"><div class="ttname"><a href="structDMA__InitTypeDef.html#a6772e281310a3e93781364c723984138">DMA_InitTypeDef::DMA_PeripheralBurst</a></div><div class="ttdeci">uint32_t DMA_PeripheralBurst</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00100">stm32f4xx_dma.h:100</a></div></div>
<div class="ttc" id="structDMA__Stream__TypeDef_html_aef55be3d948c22dd32a97e8d4f8761fd"><div class="ttname"><a href="structDMA__Stream__TypeDef.html#aef55be3d948c22dd32a97e8d4f8761fd">DMA_Stream_TypeDef::PAR</a></div><div class="ttdeci">__IO uint32_t PAR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00477">stm32f4xx.h:477</a></div></div>
<div class="ttc" id="structDMA__Stream__TypeDef_html_a63b4d166f4ab5024db6b493a7ab7b640"><div class="ttname"><a href="structDMA__Stream__TypeDef.html#a63b4d166f4ab5024db6b493a7ab7b640">DMA_Stream_TypeDef::M0AR</a></div><div class="ttdeci">__IO uint32_t M0AR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00478">stm32f4xx.h:478</a></div></div>
<div class="ttc" id="structDMA__InitTypeDef_html_aebf1267410908265f83a8037245c337e"><div class="ttname"><a href="structDMA__InitTypeDef.html#aebf1267410908265f83a8037245c337e">DMA_InitTypeDef::DMA_Memory0BaseAddr</a></div><div class="ttdeci">uint32_t DMA_Memory0BaseAddr</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00055">stm32f4xx_dma.h:55</a></div></div>
<div class="ttc" id="structDMA__InitTypeDef_html_a90987eb939726acf365f2bf039a51725"><div class="ttname"><a href="structDMA__InitTypeDef.html#a90987eb939726acf365f2bf039a51725">DMA_InitTypeDef::DMA_MemoryBurst</a></div><div class="ttdeci">uint32_t DMA_MemoryBurst</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00095">stm32f4xx_dma.h:95</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga5c1174bff38faf5d87b71521bce8f84f"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga5c1174bff38faf5d87b71521bce8f84f">DMA_SxCR_MBURST</a></div><div class="ttdeci">#define DMA_SxCR_MBURST</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l03075">stm32f4xx.h:3075</a></div></div>
<div class="ttc" id="group__DMA__peripheral__incremented__mode_html_ga28762105b3f567c16ba79a47e68ff0fa"><div class="ttname"><a href="group__DMA__peripheral__incremented__mode.html#ga28762105b3f567c16ba79a47e68ff0fa">IS_DMA_PERIPHERAL_INC_STATE</a></div><div class="ttdeci">#define IS_DMA_PERIPHERAL_INC_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00187">stm32f4xx_dma.h:187</a></div></div>
<div class="ttc" id="structDMA__InitTypeDef_html_a684555f9f5644259b7c4ca446b6dcf8f"><div class="ttname"><a href="structDMA__InitTypeDef.html#a684555f9f5644259b7c4ca446b6dcf8f">DMA_InitTypeDef::DMA_FIFOMode</a></div><div class="ttdeci">uint32_t DMA_FIFOMode</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00087">stm32f4xx_dma.h:87</a></div></div>
<div class="ttc" id="group__DMA__memory__incremented__mode_html_gaa880f39d499d1e80449cf80381e4eb67"><div class="ttname"><a href="group__DMA__memory__incremented__mode.html#gaa880f39d499d1e80449cf80381e4eb67">IS_DMA_MEMORY_INC_STATE</a></div><div class="ttdeci">#define IS_DMA_MEMORY_INC_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00200">stm32f4xx_dma.h:200</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga14c115d71a4e3b3c4da360108288154c"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga14c115d71a4e3b3c4da360108288154c">DMA_SxCR_PL</a></div><div class="ttdeci">#define DMA_SxCR_PL</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l03084">stm32f4xx.h:3084</a></div></div>
<div class="ttc" id="structDMA__InitTypeDef_html_a7ec1648d136d31d6c504565bf6949eb6"><div class="ttname"><a href="structDMA__InitTypeDef.html#a7ec1648d136d31d6c504565bf6949eb6">DMA_InitTypeDef::DMA_MemoryDataSize</a></div><div class="ttdeci">uint32_t DMA_MemoryDataSize</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00076">stm32f4xx_dma.h:76</a></div></div>
<div class="ttc" id="group__DMA__memory__data__size_html_gac9e3748cebcb16d4ae4206d562bc804c"><div class="ttname"><a href="group__DMA__memory__data__size.html#gac9e3748cebcb16d4ae4206d562bc804c">IS_DMA_MEMORY_DATA_SIZE</a></div><div class="ttdeci">#define IS_DMA_MEMORY_DATA_SIZE(SIZE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00229">stm32f4xx_dma.h:229</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga29c5d5c559dd14646fdc170e74f1f03b"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga29c5d5c559dd14646fdc170e74f1f03b">DMA_SxCR_PINC</a></div><div class="ttdeci">#define DMA_SxCR_PINC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l03095">stm32f4xx.h:3095</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga89406bb954742665691c0ac2f8d95ec9"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga89406bb954742665691c0ac2f8d95ec9">DMA_SxFCR_DMDIS</a></div><div class="ttdeci">#define DMA_SxFCR_DMDIS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l03132">stm32f4xx.h:3132</a></div></div>
<div class="ttc" id="group__DMA__peripheral__burst_html_ga7c60961178e2a32e9e364a220a8aca88"><div class="ttname"><a href="group__DMA__peripheral__burst.html#ga7c60961178e2a32e9e364a220a8aca88">IS_DMA_PERIPHERAL_BURST</a></div><div class="ttdeci">#define IS_DMA_PERIPHERAL_BURST(BURST)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00322">stm32f4xx_dma.h:322</a></div></div>
<div class="ttc" id="structDMA__InitTypeDef_html_a2bbb3ea272279aa5cddef702e153a09d"><div class="ttname"><a href="structDMA__InitTypeDef.html#a2bbb3ea272279aa5cddef702e153a09d">DMA_InitTypeDef::DMA_FIFOThreshold</a></div><div class="ttdeci">uint32_t DMA_FIFOThreshold</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00092">stm32f4xx_dma.h:92</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga502380abb155eb3b37a2ca9359e2da2e"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga502380abb155eb3b37a2ca9359e2da2e">DMA_SxCR_PBURST</a></div><div class="ttdeci">#define DMA_SxCR_PBURST</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l03078">stm32f4xx.h:3078</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_gaea0808f979c27b7b68d79ad511e95ea0"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaea0808f979c27b7b68d79ad511e95ea0">DMA_SxCR_PSIZE</a></div><div class="ttdeci">#define DMA_SxCR_PSIZE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l03091">stm32f4xx.h:3091</a></div></div>
<div class="ttc" id="structDMA__InitTypeDef_html_ad02abd574cca0caeacd0cc05d2174a42"><div class="ttname"><a href="structDMA__InitTypeDef.html#ad02abd574cca0caeacd0cc05d2174a42">DMA_InitTypeDef::DMA_PeripheralBaseAddr</a></div><div class="ttdeci">uint32_t DMA_PeripheralBaseAddr</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00053">stm32f4xx_dma.h:53</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga16bc78076551c42cbdc084e9d0006bd4"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga16bc78076551c42cbdc084e9d0006bd4">DMA_SxCR_DIR</a></div><div class="ttdeci">#define DMA_SxCR_DIR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l03097">stm32f4xx.h:3097</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_gadc248dbc519cc580621cdadcdd8741fb"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gadc248dbc519cc580621cdadcdd8741fb">DMA_SxCR_CIRC</a></div><div class="ttdeci">#define DMA_SxCR_CIRC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l03096">stm32f4xx.h:3096</a></div></div>
<div class="ttc" id="group__DMA__data__buffer__size_html_ga72ef4033bb3bc2cdfdbe579083b05e32"><div class="ttname"><a href="group__DMA__data__buffer__size.html#ga72ef4033bb3bc2cdfdbe579083b05e32">IS_DMA_BUFFER_SIZE</a></div><div class="ttdeci">#define IS_DMA_BUFFER_SIZE(SIZE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00175">stm32f4xx_dma.h:175</a></div></div>
<div class="ttc" id="structDMA__InitTypeDef_html_ad8f8a0f3ba4db5d79fd78d02093e4eb9"><div class="ttname"><a href="structDMA__InitTypeDef.html#ad8f8a0f3ba4db5d79fd78d02093e4eb9">DMA_InitTypeDef::DMA_MemoryInc</a></div><div class="ttdeci">uint32_t DMA_MemoryInc</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00070">stm32f4xx_dma.h:70</a></div></div>
<div class="ttc" id="structDMA__InitTypeDef_html_a5f09c16a03a50120c1a1a49ae6a7c667"><div class="ttname"><a href="structDMA__InitTypeDef.html#a5f09c16a03a50120c1a1a49ae6a7c667">DMA_InitTypeDef::DMA_Mode</a></div><div class="ttdeci">uint32_t DMA_Mode</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00079">stm32f4xx_dma.h:79</a></div></div>
<div class="ttc" id="structDMA__Stream__TypeDef_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="structDMA__Stream__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">DMA_Stream_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00475">stm32f4xx.h:475</a></div></div>
<div class="ttc" id="group__DMA__circular__normal__mode_html_gad88ee5030574d6a573904378fb62c7ac"><div class="ttname"><a href="group__DMA__circular__normal__mode.html#gad88ee5030574d6a573904378fb62c7ac">IS_DMA_MODE</a></div><div class="ttdeci">#define IS_DMA_MODE(MODE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00243">stm32f4xx_dma.h:243</a></div></div>
<div class="ttc" id="group__DMA__Exported__Constants_html_gabcab9fa1c48b148703a8f41c1d99e0c8"><div class="ttname"><a href="group__DMA__Exported__Constants.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a></div><div class="ttdeci">#define IS_DMA_ALL_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00112">stm32f4xx_dma.h:112</a></div></div>
<div class="ttc" id="group__DMA__memory__burst_html_ga921ebf06447dc036180fff50b7e4846a"><div class="ttname"><a href="group__DMA__memory__burst.html#ga921ebf06447dc036180fff50b7e4846a">IS_DMA_MEMORY_BURST</a></div><div class="ttdeci">#define IS_DMA_MEMORY_BURST(BURST)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00305">stm32f4xx_dma.h:305</a></div></div>
<div class="ttc" id="group__DMA__channel_html_gac7f4709d9244f25b853789d888a74d46"><div class="ttname"><a href="group__DMA__channel.html#gac7f4709d9244f25b853789d888a74d46">IS_DMA_CHANNEL</a></div><div class="ttdeci">#define IS_DMA_CHANNEL(CHANNEL)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00144">stm32f4xx_dma.h:144</a></div></div>
<div class="ttc" id="group__DMA__data__transfer__direction_html_gae2b02e8e823854bcd7c5746cdd29e70d"><div class="ttname"><a href="group__DMA__data__transfer__direction.html#gae2b02e8e823854bcd7c5746cdd29e70d">IS_DMA_DIRECTION</a></div><div class="ttdeci">#define IS_DMA_DIRECTION(DIRECTION)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00164">stm32f4xx_dma.h:164</a></div></div>
<div class="ttc" id="structDMA__InitTypeDef_html_aabb62e3f5536fc15a201058a1b6bda18"><div class="ttname"><a href="structDMA__InitTypeDef.html#aabb62e3f5536fc15a201058a1b6bda18">DMA_InitTypeDef::DMA_Priority</a></div><div class="ttdeci">uint32_t DMA_Priority</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00084">stm32f4xx_dma.h:84</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga771a295832a584a3777ede523a691719"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga771a295832a584a3777ede523a691719">DMA_SxCR_MINC</a></div><div class="ttdeci">#define DMA_SxCR_MINC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l03094">stm32f4xx.h:3094</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_gae9a98cb706a722d726d8ec6e9fe4a773"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gae9a98cb706a722d726d8ec6e9fe4a773">DMA_SxCR_MSIZE</a></div><div class="ttdeci">#define DMA_SxCR_MSIZE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l03088">stm32f4xx.h:3088</a></div></div>
<div class="ttc" id="structDMA__Stream__TypeDef_html_af60258ad5a25addc1e8969665d0c1731"><div class="ttname"><a href="structDMA__Stream__TypeDef.html#af60258ad5a25addc1e8969665d0c1731">DMA_Stream_TypeDef::NDTR</a></div><div class="ttdeci">__IO uint32_t NDTR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00476">stm32f4xx.h:476</a></div></div>
<div class="ttc" id="group__DMA__priority__level_html_gaa1cae2ab458948511596467c87cd02b6"><div class="ttname"><a href="group__DMA__priority__level.html#gaa1cae2ab458948511596467c87cd02b6">IS_DMA_PRIORITY</a></div><div class="ttdeci">#define IS_DMA_PRIORITY(PRIORITY)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00258">stm32f4xx_dma.h:258</a></div></div>
<div class="ttc" id="structDMA__InitTypeDef_html_ad0bf5e8b3968eaf8dc18e923b94acfe1"><div class="ttname"><a href="structDMA__InitTypeDef.html#ad0bf5e8b3968eaf8dc18e923b94acfe1">DMA_InitTypeDef::DMA_PeripheralInc</a></div><div class="ttdeci">uint32_t DMA_PeripheralInc</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00067">stm32f4xx_dma.h:67</a></div></div>
<div class="ttc" id="structDMA__InitTypeDef_html_a4cf4283185065f65d5a63089877cbb8d"><div class="ttname"><a href="structDMA__InitTypeDef.html#a4cf4283185065f65d5a63089877cbb8d">DMA_InitTypeDef::DMA_DIR</a></div><div class="ttdeci">uint32_t DMA_DIR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00059">stm32f4xx_dma.h:59</a></div></div>
<div class="ttc" id="structDMA__InitTypeDef_html_ad5e4b9069a7a145b3312d54d09059f78"><div class="ttname"><a href="structDMA__InitTypeDef.html#ad5e4b9069a7a145b3312d54d09059f78">DMA_InitTypeDef::DMA_BufferSize</a></div><div class="ttdeci">uint32_t DMA_BufferSize</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00063">stm32f4xx_dma.h:63</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga44c16978164026a81f5b07280e800e7f"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga44c16978164026a81f5b07280e800e7f">DMA_SxFCR_FTH</a></div><div class="ttdeci">#define DMA_SxFCR_FTH</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l03133">stm32f4xx.h:3133</a></div></div>
<div class="ttc" id="structDMA__Stream__TypeDef_html_a5d5cc7f32884945503dd29f8f6cbb415"><div class="ttname"><a href="structDMA__Stream__TypeDef.html#a5d5cc7f32884945503dd29f8f6cbb415">DMA_Stream_TypeDef::FCR</a></div><div class="ttdeci">__IO uint32_t FCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00480">stm32f4xx.h:480</a></div></div>
<div class="ttc" id="group__DMA__fifo__direct__mode_html_gadb90a893aeb49fd4bc14af750af3837c"><div class="ttname"><a href="group__DMA__fifo__direct__mode.html#gadb90a893aeb49fd4bc14af750af3837c">IS_DMA_FIFO_MODE_STATE</a></div><div class="ttdeci">#define IS_DMA_FIFO_MODE_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00273">stm32f4xx_dma.h:273</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="gab9c469a3f5d4aca5c97dee798ffc2f05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9c469a3f5d4aca5c97dee798ffc2f05">&#9670;&nbsp;</a></span>DMA_ITConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_ITConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAy_Streamx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>DMA_IT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>&#160;</td>
          <td class="paramname"><em>NewState</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the specified DMAy Streamx interrupts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAy_Streamx</td><td>where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream. </td></tr>
    <tr><td class="paramname">DMA_IT</td><td>specifies the DMA interrupt sources to be enabled or disabled. This parameter can be any combination of the following values: <ul>
<li>DMA_IT_TC: Transfer complete interrupt mask </li>
<li>DMA_IT_HT: Half transfer complete interrupt mask </li>
<li>DMA_IT_TE: Transfer error interrupt mask </li>
<li>DMA_IT_FE: FIFO error interrupt mask </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState</td><td>new state of the specified DMA interrupts. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__dma_8c_source.html#l01100">1100</a> of file <a class="el" href="stm32f4xx__dma_8c_source.html">stm32f4xx_dma.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx_8h_source.html#l00289">DISABLE</a>.</p>
<div class="fragment"><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;{</div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__DMA__Exported__Constants.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a>(DMAy_Streamx));</div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__DMA__interrupt__enable__definitions.html#ga47f6af7da302c19aba24516037d305e7">IS_DMA_CONFIG_IT</a>(DMA_IT));</div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__Exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;</div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;  <span class="comment">/* Check if the DMA_IT parameter contains a FIFO interrupt */</span></div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;  <span class="keywordflow">if</span> ((DMA_IT &amp; <a class="code" href="group__DMA__interrupt__enable__definitions.html#ga93164ec039fc5579662c382e68d7d13f">DMA_IT_FE</a>) != 0)</div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;  {</div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;    <span class="keywordflow">if</span> (NewState != <a class="code" href="group__Exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;    {</div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;      <span class="comment">/* Enable the selected DMA FIFO interrupts */</span></div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;      DMAy_Streamx-&gt;<a class="code" href="structDMA__Stream__TypeDef.html#a5d5cc7f32884945503dd29f8f6cbb415">FCR</a> |= (uint32_t)DMA_IT_FE;</div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;    }    </div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;    <span class="keywordflow">else</span> </div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;    {</div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;      <span class="comment">/* Disable the selected DMA FIFO interrupts */</span></div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;      DMAy_Streamx-&gt;<a class="code" href="structDMA__Stream__TypeDef.html#a5d5cc7f32884945503dd29f8f6cbb415">FCR</a> &amp;= ~(uint32_t)DMA_IT_FE;  </div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;    }</div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;  }</div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;</div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;  <span class="comment">/* Check if the DMA_IT parameter contains a Transfer interrupt */</span></div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;  <span class="keywordflow">if</span> (DMA_IT != DMA_IT_FE)</div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;  {</div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;    <span class="keywordflow">if</span> (NewState != <a class="code" href="group__Exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;    {</div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;      <span class="comment">/* Enable the selected DMA transfer interrupts */</span></div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;      DMAy_Streamx-&gt;<a class="code" href="structDMA__Stream__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a> |= (uint32_t)(DMA_IT  &amp; <a class="code" href="group__DMA.html#ga65f8cdee3cc2302bafb0a32a15692a81">TRANSFER_IT_ENABLE_MASK</a>);</div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;    }</div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;    {</div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;      <span class="comment">/* Disable the selected DMA transfer interrupts */</span></div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;      DMAy_Streamx-&gt;<a class="code" href="structDMA__Stream__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a> &amp;= ~(uint32_t)(DMA_IT &amp; <a class="code" href="group__DMA.html#ga65f8cdee3cc2302bafb0a32a15692a81">TRANSFER_IT_ENABLE_MASK</a>);</div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;    }    </div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;  }</div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;}</div><div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="group__Exported__types_html_gaffaf7c3f537d7a3370b1bbdda67a2bf6"><div class="ttname"><a href="group__Exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a></div><div class="ttdeci">#define IS_FUNCTIONAL_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00290">stm32f4xx.h:290</a></div></div>
<div class="ttc" id="group__DMA__interrupt__enable__definitions_html_ga93164ec039fc5579662c382e68d7d13f"><div class="ttname"><a href="group__DMA__interrupt__enable__definitions.html#ga93164ec039fc5579662c382e68d7d13f">DMA_IT_FE</a></div><div class="ttdeci">#define DMA_IT_FE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00430">stm32f4xx_dma.h:430</a></div></div>
<div class="ttc" id="structDMA__Stream__TypeDef_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="structDMA__Stream__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">DMA_Stream_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00475">stm32f4xx.h:475</a></div></div>
<div class="ttc" id="group__DMA__Exported__Constants_html_gabcab9fa1c48b148703a8f41c1d99e0c8"><div class="ttname"><a href="group__DMA__Exported__Constants.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a></div><div class="ttdeci">#define IS_DMA_ALL_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00112">stm32f4xx_dma.h:112</a></div></div>
<div class="ttc" id="group__Exported__types_html_ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d"><div class="ttname"><a href="group__Exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00289">stm32f4xx.h:289</a></div></div>
<div class="ttc" id="group__DMA__interrupt__enable__definitions_html_ga47f6af7da302c19aba24516037d305e7"><div class="ttname"><a href="group__DMA__interrupt__enable__definitions.html#ga47f6af7da302c19aba24516037d305e7">IS_DMA_CONFIG_IT</a></div><div class="ttdeci">#define IS_DMA_CONFIG_IT(IT)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00432">stm32f4xx_dma.h:432</a></div></div>
<div class="ttc" id="group__DMA_html_ga65f8cdee3cc2302bafb0a32a15692a81"><div class="ttname"><a href="group__DMA.html#ga65f8cdee3cc2302bafb0a32a15692a81">TRANSFER_IT_ENABLE_MASK</a></div><div class="ttdeci">#define TRANSFER_IT_ENABLE_MASK</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00132">stm32f4xx_dma.c:132</a></div></div>
<div class="ttc" id="structDMA__Stream__TypeDef_html_a5d5cc7f32884945503dd29f8f6cbb415"><div class="ttname"><a href="structDMA__Stream__TypeDef.html#a5d5cc7f32884945503dd29f8f6cbb415">DMA_Stream_TypeDef::FCR</a></div><div class="ttdeci">__IO uint32_t FCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00480">stm32f4xx.h:480</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga4ebcffd32eb6968ac61cfb64a6bae258"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ebcffd32eb6968ac61cfb64a6bae258">&#9670;&nbsp;</a></span>DMA_MemoryTargetConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_MemoryTargetConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAy_Streamx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>MemoryBaseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>DMA_MemoryTarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the Memory address for the next buffer transfer in double buffer mode (for dynamic use). This function can be called when the DMA Stream is enabled and when the transfer is ongoing. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAy_Streamx</td><td>where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream. </td></tr>
    <tr><td class="paramname">MemoryBaseAddr</td><td>The base address of the target memory buffer </td></tr>
    <tr><td class="paramname">DMA_MemoryTarget</td><td>Next memory target to be used. This parameter can be one of the following values: <ul>
<li>DMA_Memory_0: To use the memory address 0 </li>
<li>DMA_Memory_1: To use the memory address 1</li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>It is not allowed to modify the Base Address of a target Memory when this target is involved in the current transfer. ie. If the DMA Stream is currently transferring to/from Memory 1, then it not possible to modify Base address of Memory 1, but it is possible to modify Base address of Memory 0. To know which Memory is currently used, you can use the function <a class="el" href="group__DMA__Group3.html#ga74b6624f9faa2f43c9369ddbdeab241c" title="Returns the current memory target used by double buffer transfer. ">DMA_GetCurrentMemoryTarget()</a>.</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__dma_8c_source.html#l00790">790</a> of file <a class="el" href="stm32f4xx__dma_8c_source.html">stm32f4xx_dma.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;{</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__DMA__Exported__Constants.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a>(DMAy_Streamx));</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__DMA__memory__targets__definitions.html#ga87d6abab18d2b4bb86db909854cc1f02">IS_DMA_CURRENT_MEM</a>(DMA_MemoryTarget));</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;    </div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;  <span class="comment">/* Check the Memory target to be configured */</span></div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;  <span class="keywordflow">if</span> (DMA_MemoryTarget != <a class="code" href="group__DMA__memory__targets__definitions.html#gadb576bccef5f2fc65fe9b451033bdc95">DMA_Memory_0</a>)</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;  {</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;    <span class="comment">/* Write to DMAy Streamx M1AR */</span></div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;    DMAy_Streamx-&gt;<a class="code" href="structDMA__Stream__TypeDef.html#aee7782244ceb4791d9a3891804ac47ac">M1AR</a> = MemoryBaseAddr;    </div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;  }  </div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;  {</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;    <span class="comment">/* Write to DMAy Streamx M0AR */</span></div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;    DMAy_Streamx-&gt;<a class="code" href="structDMA__Stream__TypeDef.html#a63b4d166f4ab5024db6b493a7ab7b640">M0AR</a> = MemoryBaseAddr;  </div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;  }</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;}</div><div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="structDMA__Stream__TypeDef_html_a63b4d166f4ab5024db6b493a7ab7b640"><div class="ttname"><a href="structDMA__Stream__TypeDef.html#a63b4d166f4ab5024db6b493a7ab7b640">DMA_Stream_TypeDef::M0AR</a></div><div class="ttdeci">__IO uint32_t M0AR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00478">stm32f4xx.h:478</a></div></div>
<div class="ttc" id="group__DMA__memory__targets__definitions_html_gadb576bccef5f2fc65fe9b451033bdc95"><div class="ttname"><a href="group__DMA__memory__targets__definitions.html#gadb576bccef5f2fc65fe9b451033bdc95">DMA_Memory_0</a></div><div class="ttdeci">#define DMA_Memory_0</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00540">stm32f4xx_dma.h:540</a></div></div>
<div class="ttc" id="structDMA__Stream__TypeDef_html_aee7782244ceb4791d9a3891804ac47ac"><div class="ttname"><a href="structDMA__Stream__TypeDef.html#aee7782244ceb4791d9a3891804ac47ac">DMA_Stream_TypeDef::M1AR</a></div><div class="ttdeci">__IO uint32_t M1AR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00479">stm32f4xx.h:479</a></div></div>
<div class="ttc" id="group__DMA__memory__targets__definitions_html_ga87d6abab18d2b4bb86db909854cc1f02"><div class="ttname"><a href="group__DMA__memory__targets__definitions.html#ga87d6abab18d2b4bb86db909854cc1f02">IS_DMA_CURRENT_MEM</a></div><div class="ttdeci">#define IS_DMA_CURRENT_MEM(MEM)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00543">stm32f4xx_dma.h:543</a></div></div>
<div class="ttc" id="group__DMA__Exported__Constants_html_gabcab9fa1c48b148703a8f41c1d99e0c8"><div class="ttname"><a href="group__DMA__Exported__Constants.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a></div><div class="ttdeci">#define IS_DMA_ALL_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00112">stm32f4xx_dma.h:112</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga210a9861460b3c9b3fa14fdc1a949744"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga210a9861460b3c9b3fa14fdc1a949744">&#9670;&nbsp;</a></span>DMA_PeriphIncOffsetSizeConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_PeriphIncOffsetSizeConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAy_Streamx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>DMA_Pincos</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures, when the PINC (Peripheral Increment address mode) bit is set, if the peripheral address should be incremented with the data size (configured with PSIZE bits) or by a fixed offset equal to 4 (32-bit aligned addresses). </p>
<dl class="section note"><dt>Note</dt><dd>This function has no effect if the Peripheral Increment mode is disabled.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAy_Streamx</td><td>where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream. </td></tr>
    <tr><td class="paramname">DMA_Pincos</td><td>specifies the Peripheral increment offset size. This parameter can be one of the following values: <ul>
<li>DMA_PINCOS_Psize: Peripheral address increment is done accordingly to PSIZE parameter. </li>
<li>DMA_PINCOS_WordAligned: Peripheral address increment offset is fixed to 4 (32-bit aligned addresses). </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__dma_8c_source.html#l00506">506</a> of file <a class="el" href="stm32f4xx__dma_8c_source.html">stm32f4xx_dma.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;{</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__DMA__Exported__Constants.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a>(DMAy_Streamx));</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__DMA__peripheral__increment__offset.html#ga2fcfea7f5dedb658358f1220773fb2f2">IS_DMA_PINCOS_SIZE</a>(DMA_Pincos));</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;  <span class="comment">/* Check the needed Peripheral increment offset */</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;  <span class="keywordflow">if</span>(DMA_Pincos != <a class="code" href="group__DMA__peripheral__increment__offset.html#ga939053c42e486b82963b8eecc809bce0">DMA_PINCOS_Psize</a>)</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;  {</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;    <span class="comment">/* Configure DMA_SxCR_PINCOS bit with the input parameter */</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;    DMAy_Streamx-&gt;<a class="code" href="structDMA__Stream__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a> |= (uint32_t)<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaeb929908d2e7fdef2136c20c93377c70">DMA_SxCR_PINCOS</a>;     </div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;  }</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;  {</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;    <span class="comment">/* Clear the PINCOS bit: Peripheral address incremented according to PSIZE */</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;    DMAy_Streamx-&gt;<a class="code" href="structDMA__Stream__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a> &amp;= ~(uint32_t)<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaeb929908d2e7fdef2136c20c93377c70">DMA_SxCR_PINCOS</a>;    </div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;  }</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;}</div><div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_gaeb929908d2e7fdef2136c20c93377c70"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaeb929908d2e7fdef2136c20c93377c70">DMA_SxCR_PINCOS</a></div><div class="ttdeci">#define DMA_SxCR_PINCOS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l03087">stm32f4xx.h:3087</a></div></div>
<div class="ttc" id="structDMA__Stream__TypeDef_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="structDMA__Stream__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">DMA_Stream_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00475">stm32f4xx.h:475</a></div></div>
<div class="ttc" id="group__DMA__peripheral__increment__offset_html_ga2fcfea7f5dedb658358f1220773fb2f2"><div class="ttname"><a href="group__DMA__peripheral__increment__offset.html#ga2fcfea7f5dedb658358f1220773fb2f2">IS_DMA_PINCOS_SIZE</a></div><div class="ttdeci">#define IS_DMA_PINCOS_SIZE(SIZE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00517">stm32f4xx_dma.h:517</a></div></div>
<div class="ttc" id="group__DMA__Exported__Constants_html_gabcab9fa1c48b148703a8f41c1d99e0c8"><div class="ttname"><a href="group__DMA__Exported__Constants.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a></div><div class="ttdeci">#define IS_DMA_ALL_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00112">stm32f4xx_dma.h:112</a></div></div>
<div class="ttc" id="group__DMA__peripheral__increment__offset_html_ga939053c42e486b82963b8eecc809bce0"><div class="ttname"><a href="group__DMA__peripheral__increment__offset.html#ga939053c42e486b82963b8eecc809bce0">DMA_PINCOS_Psize</a></div><div class="ttdeci">#define DMA_PINCOS_Psize</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00514">stm32f4xx_dma.h:514</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga6a11a2c951cff59b125ba8857d44e3f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a11a2c951cff59b125ba8857d44e3f3">&#9670;&nbsp;</a></span>DMA_SetCurrDataCounter()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_SetCurrDataCounter </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAy_Streamx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>Counter</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Writes the number of data units to be transferred on the DMAy Streamx. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAy_Streamx</td><td>where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream. </td></tr>
    <tr><td class="paramname">Counter</td><td>Number of data units to be transferred (from 0 to 65535) Number of data items depends only on the Peripheral data format.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>If Peripheral data format is Bytes: number of data units is equal to total number of bytes to be transferred.</dd>
<dd>
If Peripheral data format is Half-Word: number of data units is equal to total number of bytes to be transferred / 2.</dd>
<dd>
If Peripheral data format is Word: number of data units is equal to total number of bytes to be transferred / 4.</dd>
<dd>
In Memory-to-Memory transfer mode, the memory buffer pointed by DMAy_SxPAR register is considered as Peripheral.</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>number of remaining data units in the current DMAy Streamx transfer. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__dma_8c_source.html#l00626">626</a> of file <a class="el" href="stm32f4xx__dma_8c_source.html">stm32f4xx_dma.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;{</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__DMA__Exported__Constants.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a>(DMAy_Streamx));</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;  <span class="comment">/* Write the number of data units to be transferred */</span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;  DMAy_Streamx-&gt;<a class="code" href="structDMA__Stream__TypeDef.html#af60258ad5a25addc1e8969665d0c1731">NDTR</a> = (uint16_t)Counter;</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;}</div><div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="group__DMA__Exported__Constants_html_gabcab9fa1c48b148703a8f41c1d99e0c8"><div class="ttname"><a href="group__DMA__Exported__Constants.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a></div><div class="ttdeci">#define IS_DMA_ALL_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00112">stm32f4xx_dma.h:112</a></div></div>
<div class="ttc" id="structDMA__Stream__TypeDef_html_af60258ad5a25addc1e8969665d0c1731"><div class="ttname"><a href="structDMA__Stream__TypeDef.html#af60258ad5a25addc1e8969665d0c1731">DMA_Stream_TypeDef::NDTR</a></div><div class="ttdeci">__IO uint32_t NDTR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00476">stm32f4xx.h:476</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga0f7f95f750a90a6824f4e9b6f58adc7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f7f95f750a90a6824f4e9b6f58adc7e">&#9670;&nbsp;</a></span>DMA_StructInit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_StructInit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structDMA__InitTypeDef.html">DMA_InitTypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMA_InitStruct</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fills each DMA_InitStruct member with its default value. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMA_InitStruct</td><td>: pointer to a <a class="el" href="structDMA__InitTypeDef.html" title="DMA Init structure definition. ">DMA_InitTypeDef</a> structure which will be initialized. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__dma_8c_source.html#l00395">395</a> of file <a class="el" href="stm32f4xx__dma_8c_source.html">stm32f4xx_dma.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__dma_8h_source.html#l00063">DMA_InitTypeDef::DMA_BufferSize</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00050">DMA_InitTypeDef::DMA_Channel</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00059">DMA_InitTypeDef::DMA_DIR</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00087">DMA_InitTypeDef::DMA_FIFOMode</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00092">DMA_InitTypeDef::DMA_FIFOThreshold</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00055">DMA_InitTypeDef::DMA_Memory0BaseAddr</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00095">DMA_InitTypeDef::DMA_MemoryBurst</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00076">DMA_InitTypeDef::DMA_MemoryDataSize</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00070">DMA_InitTypeDef::DMA_MemoryInc</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00079">DMA_InitTypeDef::DMA_Mode</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00053">DMA_InitTypeDef::DMA_PeripheralBaseAddr</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00100">DMA_InitTypeDef::DMA_PeripheralBurst</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00073">DMA_InitTypeDef::DMA_PeripheralDataSize</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00067">DMA_InitTypeDef::DMA_PeripheralInc</a>, and <a class="el" href="stm32f4xx__dma_8h_source.html#l00084">DMA_InitTypeDef::DMA_Priority</a>.</p>
<div class="fragment"><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;{</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;  <span class="comment">/*-------------- Reset DMA init structure parameters values ----------------*/</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;  <span class="comment">/* Initialize the DMA_Channel member */</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;  DMA_InitStruct-&gt;<a class="code" href="structDMA__InitTypeDef.html#afae070f2d49543b1acd3e318c6de8527">DMA_Channel</a> = 0;</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;  <span class="comment">/* Initialize the DMA_PeripheralBaseAddr member */</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;  DMA_InitStruct-&gt;<a class="code" href="structDMA__InitTypeDef.html#ad02abd574cca0caeacd0cc05d2174a42">DMA_PeripheralBaseAddr</a> = 0;</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;  <span class="comment">/* Initialize the DMA_Memory0BaseAddr member */</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;  DMA_InitStruct-&gt;<a class="code" href="structDMA__InitTypeDef.html#aebf1267410908265f83a8037245c337e">DMA_Memory0BaseAddr</a> = 0;</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;  <span class="comment">/* Initialize the DMA_DIR member */</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;  DMA_InitStruct-&gt;<a class="code" href="structDMA__InitTypeDef.html#a4cf4283185065f65d5a63089877cbb8d">DMA_DIR</a> = <a class="code" href="group__DMA__data__transfer__direction.html#ga4d7847b57371eef92ec5da34511416a7">DMA_DIR_PeripheralToMemory</a>;</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;  <span class="comment">/* Initialize the DMA_BufferSize member */</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;  DMA_InitStruct-&gt;<a class="code" href="structDMA__InitTypeDef.html#ad5e4b9069a7a145b3312d54d09059f78">DMA_BufferSize</a> = 0;</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;  <span class="comment">/* Initialize the DMA_PeripheralInc member */</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;  DMA_InitStruct-&gt;<a class="code" href="structDMA__InitTypeDef.html#ad0bf5e8b3968eaf8dc18e923b94acfe1">DMA_PeripheralInc</a> = <a class="code" href="group__DMA__peripheral__incremented__mode.html#ga0fe3ff9c67bec802dd239fd17c3dbd31">DMA_PeripheralInc_Disable</a>;</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;  <span class="comment">/* Initialize the DMA_MemoryInc member */</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;  DMA_InitStruct-&gt;<a class="code" href="structDMA__InitTypeDef.html#ad8f8a0f3ba4db5d79fd78d02093e4eb9">DMA_MemoryInc</a> = <a class="code" href="group__DMA__memory__incremented__mode.html#ga795a277c997048783a383b026f19a5ab">DMA_MemoryInc_Disable</a>;</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;  <span class="comment">/* Initialize the DMA_PeripheralDataSize member */</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;  DMA_InitStruct-&gt;<a class="code" href="structDMA__InitTypeDef.html#a61bf939d8657d44a9beb1daa91c14668">DMA_PeripheralDataSize</a> = <a class="code" href="group__DMA__peripheral__data__size.html#ga7577035ae4ff413164000227a8cea346">DMA_PeripheralDataSize_Byte</a>;</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;  <span class="comment">/* Initialize the DMA_MemoryDataSize member */</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;  DMA_InitStruct-&gt;<a class="code" href="structDMA__InitTypeDef.html#a7ec1648d136d31d6c504565bf6949eb6">DMA_MemoryDataSize</a> = <a class="code" href="group__DMA__memory__data__size.html#gad6093bccb60ff9adf81e21c73c58ba17">DMA_MemoryDataSize_Byte</a>;</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;  <span class="comment">/* Initialize the DMA_Mode member */</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;  DMA_InitStruct-&gt;<a class="code" href="structDMA__InitTypeDef.html#a5f09c16a03a50120c1a1a49ae6a7c667">DMA_Mode</a> = <a class="code" href="group__DMA__circular__normal__mode.html#ga36400f5b5095f1102ede4760d7a5959c">DMA_Mode_Normal</a>;</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;  <span class="comment">/* Initialize the DMA_Priority member */</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;  DMA_InitStruct-&gt;<a class="code" href="structDMA__InitTypeDef.html#aabb62e3f5536fc15a201058a1b6bda18">DMA_Priority</a> = <a class="code" href="group__DMA__priority__level.html#gaf414e0aa8dd42aee6f83f88ab6175179">DMA_Priority_Low</a>;</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;  <span class="comment">/* Initialize the DMA_FIFOMode member */</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;  DMA_InitStruct-&gt;<a class="code" href="structDMA__InitTypeDef.html#a684555f9f5644259b7c4ca446b6dcf8f">DMA_FIFOMode</a> = <a class="code" href="group__DMA__fifo__direct__mode.html#gadad9e503fa9867a981e3090d333483d7">DMA_FIFOMode_Disable</a>;</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;  <span class="comment">/* Initialize the DMA_FIFOThreshold member */</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;  DMA_InitStruct-&gt;<a class="code" href="structDMA__InitTypeDef.html#a2bbb3ea272279aa5cddef702e153a09d">DMA_FIFOThreshold</a> = <a class="code" href="group__DMA__fifo__threshold__level.html#gacc98384bbba43a9c4f70b448518acfe4">DMA_FIFOThreshold_1QuarterFull</a>;</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;  <span class="comment">/* Initialize the DMA_MemoryBurst member */</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;  DMA_InitStruct-&gt;<a class="code" href="structDMA__InitTypeDef.html#a90987eb939726acf365f2bf039a51725">DMA_MemoryBurst</a> = <a class="code" href="group__DMA__memory__burst.html#gab3353b3a85b555f826fe567ce68c3fc3">DMA_MemoryBurst_Single</a>;</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;  <span class="comment">/* Initialize the DMA_PeripheralBurst member */</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;  DMA_InitStruct-&gt;<a class="code" href="structDMA__InitTypeDef.html#a6772e281310a3e93781364c723984138">DMA_PeripheralBurst</a> = <a class="code" href="group__DMA__peripheral__burst.html#ga524cdc5efb8978b586637f35e38a850b">DMA_PeripheralBurst_Single</a>;</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;}</div><div class="ttc" id="group__DMA__priority__level_html_gaf414e0aa8dd42aee6f83f88ab6175179"><div class="ttname"><a href="group__DMA__priority__level.html#gaf414e0aa8dd42aee6f83f88ab6175179">DMA_Priority_Low</a></div><div class="ttdeci">#define DMA_Priority_Low</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00253">stm32f4xx_dma.h:253</a></div></div>
<div class="ttc" id="structDMA__InitTypeDef_html_afae070f2d49543b1acd3e318c6de8527"><div class="ttname"><a href="structDMA__InitTypeDef.html#afae070f2d49543b1acd3e318c6de8527">DMA_InitTypeDef::DMA_Channel</a></div><div class="ttdeci">uint32_t DMA_Channel</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00050">stm32f4xx_dma.h:50</a></div></div>
<div class="ttc" id="group__DMA__memory__data__size_html_gad6093bccb60ff9adf81e21c73c58ba17"><div class="ttname"><a href="group__DMA__memory__data__size.html#gad6093bccb60ff9adf81e21c73c58ba17">DMA_MemoryDataSize_Byte</a></div><div class="ttdeci">#define DMA_MemoryDataSize_Byte</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00225">stm32f4xx_dma.h:225</a></div></div>
<div class="ttc" id="structDMA__InitTypeDef_html_a61bf939d8657d44a9beb1daa91c14668"><div class="ttname"><a href="structDMA__InitTypeDef.html#a61bf939d8657d44a9beb1daa91c14668">DMA_InitTypeDef::DMA_PeripheralDataSize</a></div><div class="ttdeci">uint32_t DMA_PeripheralDataSize</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00073">stm32f4xx_dma.h:73</a></div></div>
<div class="ttc" id="structDMA__InitTypeDef_html_a6772e281310a3e93781364c723984138"><div class="ttname"><a href="structDMA__InitTypeDef.html#a6772e281310a3e93781364c723984138">DMA_InitTypeDef::DMA_PeripheralBurst</a></div><div class="ttdeci">uint32_t DMA_PeripheralBurst</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00100">stm32f4xx_dma.h:100</a></div></div>
<div class="ttc" id="group__DMA__peripheral__incremented__mode_html_ga0fe3ff9c67bec802dd239fd17c3dbd31"><div class="ttname"><a href="group__DMA__peripheral__incremented__mode.html#ga0fe3ff9c67bec802dd239fd17c3dbd31">DMA_PeripheralInc_Disable</a></div><div class="ttdeci">#define DMA_PeripheralInc_Disable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00185">stm32f4xx_dma.h:185</a></div></div>
<div class="ttc" id="structDMA__InitTypeDef_html_aebf1267410908265f83a8037245c337e"><div class="ttname"><a href="structDMA__InitTypeDef.html#aebf1267410908265f83a8037245c337e">DMA_InitTypeDef::DMA_Memory0BaseAddr</a></div><div class="ttdeci">uint32_t DMA_Memory0BaseAddr</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00055">stm32f4xx_dma.h:55</a></div></div>
<div class="ttc" id="structDMA__InitTypeDef_html_a90987eb939726acf365f2bf039a51725"><div class="ttname"><a href="structDMA__InitTypeDef.html#a90987eb939726acf365f2bf039a51725">DMA_InitTypeDef::DMA_MemoryBurst</a></div><div class="ttdeci">uint32_t DMA_MemoryBurst</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00095">stm32f4xx_dma.h:95</a></div></div>
<div class="ttc" id="structDMA__InitTypeDef_html_a684555f9f5644259b7c4ca446b6dcf8f"><div class="ttname"><a href="structDMA__InitTypeDef.html#a684555f9f5644259b7c4ca446b6dcf8f">DMA_InitTypeDef::DMA_FIFOMode</a></div><div class="ttdeci">uint32_t DMA_FIFOMode</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00087">stm32f4xx_dma.h:87</a></div></div>
<div class="ttc" id="structDMA__InitTypeDef_html_a7ec1648d136d31d6c504565bf6949eb6"><div class="ttname"><a href="structDMA__InitTypeDef.html#a7ec1648d136d31d6c504565bf6949eb6">DMA_InitTypeDef::DMA_MemoryDataSize</a></div><div class="ttdeci">uint32_t DMA_MemoryDataSize</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00076">stm32f4xx_dma.h:76</a></div></div>
<div class="ttc" id="structDMA__InitTypeDef_html_a2bbb3ea272279aa5cddef702e153a09d"><div class="ttname"><a href="structDMA__InitTypeDef.html#a2bbb3ea272279aa5cddef702e153a09d">DMA_InitTypeDef::DMA_FIFOThreshold</a></div><div class="ttdeci">uint32_t DMA_FIFOThreshold</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00092">stm32f4xx_dma.h:92</a></div></div>
<div class="ttc" id="group__DMA__fifo__threshold__level_html_gacc98384bbba43a9c4f70b448518acfe4"><div class="ttname"><a href="group__DMA__fifo__threshold__level.html#gacc98384bbba43a9c4f70b448518acfe4">DMA_FIFOThreshold_1QuarterFull</a></div><div class="ttdeci">#define DMA_FIFOThreshold_1QuarterFull</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00283">stm32f4xx_dma.h:283</a></div></div>
<div class="ttc" id="structDMA__InitTypeDef_html_ad02abd574cca0caeacd0cc05d2174a42"><div class="ttname"><a href="structDMA__InitTypeDef.html#ad02abd574cca0caeacd0cc05d2174a42">DMA_InitTypeDef::DMA_PeripheralBaseAddr</a></div><div class="ttdeci">uint32_t DMA_PeripheralBaseAddr</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00053">stm32f4xx_dma.h:53</a></div></div>
<div class="ttc" id="group__DMA__memory__burst_html_gab3353b3a85b555f826fe567ce68c3fc3"><div class="ttname"><a href="group__DMA__memory__burst.html#gab3353b3a85b555f826fe567ce68c3fc3">DMA_MemoryBurst_Single</a></div><div class="ttdeci">#define DMA_MemoryBurst_Single</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00300">stm32f4xx_dma.h:300</a></div></div>
<div class="ttc" id="structDMA__InitTypeDef_html_ad8f8a0f3ba4db5d79fd78d02093e4eb9"><div class="ttname"><a href="structDMA__InitTypeDef.html#ad8f8a0f3ba4db5d79fd78d02093e4eb9">DMA_InitTypeDef::DMA_MemoryInc</a></div><div class="ttdeci">uint32_t DMA_MemoryInc</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00070">stm32f4xx_dma.h:70</a></div></div>
<div class="ttc" id="group__DMA__circular__normal__mode_html_ga36400f5b5095f1102ede4760d7a5959c"><div class="ttname"><a href="group__DMA__circular__normal__mode.html#ga36400f5b5095f1102ede4760d7a5959c">DMA_Mode_Normal</a></div><div class="ttdeci">#define DMA_Mode_Normal</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00240">stm32f4xx_dma.h:240</a></div></div>
<div class="ttc" id="structDMA__InitTypeDef_html_a5f09c16a03a50120c1a1a49ae6a7c667"><div class="ttname"><a href="structDMA__InitTypeDef.html#a5f09c16a03a50120c1a1a49ae6a7c667">DMA_InitTypeDef::DMA_Mode</a></div><div class="ttdeci">uint32_t DMA_Mode</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00079">stm32f4xx_dma.h:79</a></div></div>
<div class="ttc" id="group__DMA__fifo__direct__mode_html_gadad9e503fa9867a981e3090d333483d7"><div class="ttname"><a href="group__DMA__fifo__direct__mode.html#gadad9e503fa9867a981e3090d333483d7">DMA_FIFOMode_Disable</a></div><div class="ttdeci">#define DMA_FIFOMode_Disable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00270">stm32f4xx_dma.h:270</a></div></div>
<div class="ttc" id="group__DMA__peripheral__data__size_html_ga7577035ae4ff413164000227a8cea346"><div class="ttname"><a href="group__DMA__peripheral__data__size.html#ga7577035ae4ff413164000227a8cea346">DMA_PeripheralDataSize_Byte</a></div><div class="ttdeci">#define DMA_PeripheralDataSize_Byte</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00210">stm32f4xx_dma.h:210</a></div></div>
<div class="ttc" id="group__DMA__memory__incremented__mode_html_ga795a277c997048783a383b026f19a5ab"><div class="ttname"><a href="group__DMA__memory__incremented__mode.html#ga795a277c997048783a383b026f19a5ab">DMA_MemoryInc_Disable</a></div><div class="ttdeci">#define DMA_MemoryInc_Disable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00198">stm32f4xx_dma.h:198</a></div></div>
<div class="ttc" id="group__DMA__data__transfer__direction_html_ga4d7847b57371eef92ec5da34511416a7"><div class="ttname"><a href="group__DMA__data__transfer__direction.html#ga4d7847b57371eef92ec5da34511416a7">DMA_DIR_PeripheralToMemory</a></div><div class="ttdeci">#define DMA_DIR_PeripheralToMemory</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00160">stm32f4xx_dma.h:160</a></div></div>
<div class="ttc" id="structDMA__InitTypeDef_html_aabb62e3f5536fc15a201058a1b6bda18"><div class="ttname"><a href="structDMA__InitTypeDef.html#aabb62e3f5536fc15a201058a1b6bda18">DMA_InitTypeDef::DMA_Priority</a></div><div class="ttdeci">uint32_t DMA_Priority</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00084">stm32f4xx_dma.h:84</a></div></div>
<div class="ttc" id="structDMA__InitTypeDef_html_ad0bf5e8b3968eaf8dc18e923b94acfe1"><div class="ttname"><a href="structDMA__InitTypeDef.html#ad0bf5e8b3968eaf8dc18e923b94acfe1">DMA_InitTypeDef::DMA_PeripheralInc</a></div><div class="ttdeci">uint32_t DMA_PeripheralInc</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00067">stm32f4xx_dma.h:67</a></div></div>
<div class="ttc" id="structDMA__InitTypeDef_html_a4cf4283185065f65d5a63089877cbb8d"><div class="ttname"><a href="structDMA__InitTypeDef.html#a4cf4283185065f65d5a63089877cbb8d">DMA_InitTypeDef::DMA_DIR</a></div><div class="ttdeci">uint32_t DMA_DIR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00059">stm32f4xx_dma.h:59</a></div></div>
<div class="ttc" id="structDMA__InitTypeDef_html_ad5e4b9069a7a145b3312d54d09059f78"><div class="ttname"><a href="structDMA__InitTypeDef.html#ad5e4b9069a7a145b3312d54d09059f78">DMA_InitTypeDef::DMA_BufferSize</a></div><div class="ttdeci">uint32_t DMA_BufferSize</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00063">stm32f4xx_dma.h:63</a></div></div>
<div class="ttc" id="group__DMA__peripheral__burst_html_ga524cdc5efb8978b586637f35e38a850b"><div class="ttname"><a href="group__DMA__peripheral__burst.html#ga524cdc5efb8978b586637f35e38a850b">DMA_PeripheralBurst_Single</a></div><div class="ttdeci">#define DMA_PeripheralBurst_Single</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00317">stm32f4xx_dma.h:317</a></div></div>
</div><!-- fragment -->
</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
