# simple8bitCPU

http://www.epyme.uva.es/Docs/Public/Conferences/FPGAworld2006a.pdf

RISCuva0.sv is System Verilog version
RISCuva1.v is the Verilog version (See the published paper)

