<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2017.03.21.15:26:36"
 outputDirectory="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Stratix V"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="5SGXEA7N2F45C2"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="2_H2"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="button_external_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="button_external_connection_export"
       direction="input"
       role="export"
       width="4" />
  </interface>
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="50000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="ddr3_status_external_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="ddr3_status_external_connection_export"
       direction="input"
       role="export"
       width="3" />
  </interface>
  <interface name="mem_if_ddr3_emif_status" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="mem_if_ddr3_emif_status_local_init_done"
       direction="output"
       role="local_init_done"
       width="1" />
   <port
       name="mem_if_ddr3_emif_status_local_cal_success"
       direction="output"
       role="local_cal_success"
       width="1" />
   <port
       name="mem_if_ddr3_emif_status_local_cal_fail"
       direction="output"
       role="local_cal_fail"
       width="1" />
  </interface>
  <interface name="memory" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="memory_mem_a" direction="output" role="mem_a" width="14" />
   <port name="memory_mem_ba" direction="output" role="mem_ba" width="3" />
   <port name="memory_mem_ck" direction="output" role="mem_ck" width="1" />
   <port name="memory_mem_ck_n" direction="output" role="mem_ck_n" width="1" />
   <port name="memory_mem_cke" direction="output" role="mem_cke" width="1" />
   <port name="memory_mem_cs_n" direction="output" role="mem_cs_n" width="1" />
   <port name="memory_mem_dm" direction="output" role="mem_dm" width="8" />
   <port name="memory_mem_ras_n" direction="output" role="mem_ras_n" width="1" />
   <port name="memory_mem_cas_n" direction="output" role="mem_cas_n" width="1" />
   <port name="memory_mem_we_n" direction="output" role="mem_we_n" width="1" />
   <port
       name="memory_mem_reset_n"
       direction="output"
       role="mem_reset_n"
       width="1" />
   <port name="memory_mem_dq" direction="bidir" role="mem_dq" width="64" />
   <port name="memory_mem_dqs" direction="bidir" role="mem_dqs" width="8" />
   <port name="memory_mem_dqs_n" direction="bidir" role="mem_dqs_n" width="8" />
   <port name="memory_mem_odt" direction="output" role="mem_odt" width="1" />
  </interface>
  <interface name="oct" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="oct_rzqin" direction="input" role="rzqin" width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="S5_DDR3_QSYS:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=5SGXEA7N2F45C2,AUTO_DEVICE_FAMILY=Stratix V,AUTO_DEVICE_SPEEDGRADE=2_H2,AUTO_GENERATION_ID=1490081008,AUTO_UNIQUE_ID=(altera_avalon_pio:16.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=50000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=true,derived_has_irq=false,derived_has_out=false,derived_has_tri=false,derived_irq_type=NONE,direction=Input,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=4)(clock_source:16.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_avalon_pio:16.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=50000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=true,derived_has_irq=false,derived_has_out=false,derived_has_tri=false,derived_irq_type=NONE,direction=Input,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=3)(altera_avalon_jtag_uart:16.1:allowMultipleConnections=false,avalonSpec=2.0,clkFreq=50000000,enableInteractiveInput=false,enableInteractiveOutput=true,hubInstanceID=0,legacySignalAllow=false,readBufferDepth=64,readIRQThreshold=8,simInputCharacterStream=,simInteractiveOptions=INTERACTIVE_ASCII_OUTPUT,useRegistersForReadBuffer=false,useRegistersForWriteBuffer=false,useRelativePathForSimFile=false,writeBufferDepth=64,writeIRQThreshold=8)(altera_mem_if_ddr3_emif:16.1:ABSTRACT_REAL_COMPARE_TEST=false,ABS_RAM_MEM_INIT_FILENAME=meminit,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=true,AC_PARITY=false,AC_ROM_MR0=0110001110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0110101110000,AC_ROM_MR0_DLL_RESET_MIRR=0110011101000,AC_ROM_MR0_MIRR=0110001101001,AC_ROM_MR1=0000001000110,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000100110,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0001000011000,AC_ROM_MR2_MIRR=0001000011000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=0,ADDR_ORDER=0,ADDR_RATE_RATIO=1,ADD_EFFICIENCY_MONITOR=false,ADD_EXTERNAL_SEQ_DEBUG_NIOS=false,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=56,AFI_BANKADDR_WIDTH=12,AFI_CLK_EN_WIDTH=4,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=4,AFI_CS_WIDTH=4,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=64,AFI_DQ_WIDTH=512,AFI_ODT_WIDTH=4,AFI_RATE_RATIO=4,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=32,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=32,AFI_WRITE_DQS_WIDTH=32,ALLOCATED_RFIFO_PORT=0,None,None,None,None,None,ALLOCATED_WFIFO_PORT=0,None,None,None,None,None,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AUTO_DEVICE=5SGXEA7N2F45C2,AUTO_DEVICE_SPEEDGRADE=2_H2,AUTO_PD_CYCLES=0,AUTO_POWERDN_EN=false,AVL_ADDR_WIDTH=24,AVL_ADDR_WIDTH_PORT_0=0,AVL_ADDR_WIDTH_PORT_1=0,AVL_ADDR_WIDTH_PORT_2=0,AVL_ADDR_WIDTH_PORT_3=0,AVL_ADDR_WIDTH_PORT_4=0,AVL_ADDR_WIDTH_PORT_5=0,AVL_BE_WIDTH=64,AVL_DATA_WIDTH=512,AVL_DATA_WIDTH_PORT=32,32,32,32,32,32,AVL_DATA_WIDTH_PORT_0=0,AVL_DATA_WIDTH_PORT_1=0,AVL_DATA_WIDTH_PORT_2=0,AVL_DATA_WIDTH_PORT_3=0,AVL_DATA_WIDTH_PORT_4=0,AVL_DATA_WIDTH_PORT_5=0,AVL_MAX_SIZE=4,AVL_NUM_SYMBOLS=64,AVL_NUM_SYMBOLS_PORT_0=2,AVL_NUM_SYMBOLS_PORT_1=2,AVL_NUM_SYMBOLS_PORT_2=2,AVL_NUM_SYMBOLS_PORT_3=2,AVL_NUM_SYMBOLS_PORT_4=2,AVL_NUM_SYMBOLS_PORT_5=2,AVL_PORT=,AVL_SIZE_WIDTH=3,AVL_SYMBOL_WIDTH=8,AV_PORT_0_CONNECT_TO_CV_PORT=0,AV_PORT_1_CONNECT_TO_CV_PORT=1,AV_PORT_2_CONNECT_TO_CV_PORT=2,AV_PORT_3_CONNECT_TO_CV_PORT=3,AV_PORT_4_CONNECT_TO_CV_PORT=4,AV_PORT_5_CONNECT_TO_CV_PORT=5,BYTE_ENABLE=true,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=6,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=29,CFG_ADDR_ORDER=0,CFG_BURST_LENGTH=8,CFG_CLR_INTR=0,CFG_DATA_REORDERING_TYPE=INTER_BANK,CFG_ECC_DECODER_REG=0,CFG_ENABLE_NO_DM=0,CFG_ERRCMD_FIFO_REG=0,CFG_INTERFACE_WIDTH=64,CFG_MEM_CLK_ENTRY_CYCLES=40,CFG_PDN_EXIT_CYCLES=10,CFG_PORT_WIDTH_READ_ODT_CHIP=1,CFG_PORT_WIDTH_WRITE_ODT_CHIP=1,CFG_POWER_SAVING_EXIT_CYCLES=5,CFG_READ_ODT_CHIP=0,CFG_REORDER_DATA=true,CFG_SELF_RFSH_EXIT_CYCLES=512,CFG_STARVE_LIMIT=10,CFG_TCCD=2,CFG_TCCD_NS=2.5,CFG_TYPE=2,CFG_WRITE_ODT_CHIP=1,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CONTINUE_AFTER_CAL_FAIL=false,CONTROLLER_LATENCY=5,CONTROLLER_TYPE=nextgen_v110,CORE_DEBUG_CONNECTION=EXPORT,CORE_PERIPHERY_DUAL_CLOCK=true,CPORT_TYPE_PORT=Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,CPORT_TYPE_PORT_0=0,CPORT_TYPE_PORT_1=0,CPORT_TYPE_PORT_2=0,CPORT_TYPE_PORT_3=0,CPORT_TYPE_PORT_4=0,CPORT_TYPE_PORT_5=0,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_AUTOPCH_EN=false,CTL_CMD_QUEUE_DEPTH=8,CTL_CSR_CONNECTION=INTERNAL_JTAG,CTL_CSR_ENABLED=false,CTL_CSR_READ_ONLY=1,CTL_CS_WIDTH=1,CTL_DEEP_POWERDN_EN=false,CTL_DYNAMIC_BANK_ALLOCATION=false,CTL_DYNAMIC_BANK_NUM=4,CTL_ECC_AUTO_CORRECTION_ENABLED=false,CTL_ECC_CSR_ENABLED=false,CTL_ECC_ENABLED=false,CTL_ECC_MULTIPLES_16_24_40_72=1,CTL_ECC_MULTIPLES_40_72=1,CTL_ENABLE_BURST_INTERRUPT=false,CTL_ENABLE_BURST_INTERRUPT_INT=false,CTL_ENABLE_BURST_TERMINATE=false,CTL_ENABLE_BURST_TERMINATE_INT=false,CTL_ENABLE_WDATA_PATH_LATENCY=false,CTL_HRB_ENABLED=false,CTL_LOOK_AHEAD_DEPTH=4,CTL_ODT_ENABLED=true,CTL_OUTPUT_REGD=false,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=0,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_REGDIMM_ENABLED=false,CTL_SELF_REFRESH=0,CTL_SELF_REFRESH_EN=false,CTL_TBP_NUM=4,CTL_USR_REFRESH=0,CTL_USR_REFRESH_EN=false,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=0,CTL_WR_TO_WR_EXTRA_CLK=0,CTL_ZQCAL_EN=false,CUT_NEW_FAMILY_TIMING=true,CV_AVL_ADDR_WIDTH_PORT_0=0,CV_AVL_ADDR_WIDTH_PORT_1=0,CV_AVL_ADDR_WIDTH_PORT_2=0,CV_AVL_ADDR_WIDTH_PORT_3=0,CV_AVL_ADDR_WIDTH_PORT_4=0,CV_AVL_ADDR_WIDTH_PORT_5=0,CV_AVL_DATA_WIDTH_PORT_0=0,CV_AVL_DATA_WIDTH_PORT_1=0,CV_AVL_DATA_WIDTH_PORT_2=0,CV_AVL_DATA_WIDTH_PORT_3=0,CV_AVL_DATA_WIDTH_PORT_4=0,CV_AVL_DATA_WIDTH_PORT_5=0,CV_AVL_NUM_SYMBOLS_PORT_0=2,CV_AVL_NUM_SYMBOLS_PORT_1=2,CV_AVL_NUM_SYMBOLS_PORT_2=2,CV_AVL_NUM_SYMBOLS_PORT_3=2,CV_AVL_NUM_SYMBOLS_PORT_4=2,CV_AVL_NUM_SYMBOLS_PORT_5=2,CV_CPORT_TYPE_PORT_0=0,CV_CPORT_TYPE_PORT_1=0,CV_CPORT_TYPE_PORT_2=0,CV_CPORT_TYPE_PORT_3=0,CV_CPORT_TYPE_PORT_4=0,CV_CPORT_TYPE_PORT_5=0,CV_ENUM_AUTO_PCH_ENABLE_0=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_1=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_2=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_3=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_4=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_5=DISABLED,CV_ENUM_CMD_PORT_IN_USE_0=FALSE,CV_ENUM_CMD_PORT_IN_USE_1=FALSE,CV_ENUM_CMD_PORT_IN_USE_2=FALSE,CV_ENUM_CMD_PORT_IN_USE_3=FALSE,CV_ENUM_CMD_PORT_IN_USE_4=FALSE,CV_ENUM_CMD_PORT_IN_USE_5=FALSE,CV_ENUM_CPORT0_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT0_TYPE=DISABLE,CV_ENUM_CPORT0_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_TYPE=DISABLE,CV_ENUM_CPORT1_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_TYPE=DISABLE,CV_ENUM_CPORT2_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_TYPE=DISABLE,CV_ENUM_CPORT3_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_TYPE=DISABLE,CV_ENUM_CPORT4_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_TYPE=DISABLE,CV_ENUM_CPORT5_WFIFO_MAP=FIFO_0,CV_ENUM_ENABLE_BONDING_0=DISABLED,CV_ENUM_ENABLE_BONDING_1=DISABLED,CV_ENUM_ENABLE_BONDING_2=DISABLED,CV_ENUM_ENABLE_BONDING_3=DISABLED,CV_ENUM_ENABLE_BONDING_4=DISABLED,CV_ENUM_ENABLE_BONDING_5=DISABLED,CV_ENUM_PORT0_WIDTH=PORT_64_BIT,CV_ENUM_PORT1_WIDTH=PORT_64_BIT,CV_ENUM_PORT2_WIDTH=PORT_64_BIT,CV_ENUM_PORT3_WIDTH=PORT_64_BIT,CV_ENUM_PORT4_WIDTH=PORT_64_BIT,CV_ENUM_PORT5_WIDTH=PORT_64_BIT,CV_ENUM_PRIORITY_0_0=WEIGHT_0,CV_ENUM_PRIORITY_0_1=WEIGHT_0,CV_ENUM_PRIORITY_0_2=WEIGHT_0,CV_ENUM_PRIORITY_0_3=WEIGHT_0,CV_ENUM_PRIORITY_0_4=WEIGHT_0,CV_ENUM_PRIORITY_0_5=WEIGHT_0,CV_ENUM_PRIORITY_1_0=WEIGHT_0,CV_ENUM_PRIORITY_1_1=WEIGHT_0,CV_ENUM_PRIORITY_1_2=WEIGHT_0,CV_ENUM_PRIORITY_1_3=WEIGHT_0,CV_ENUM_PRIORITY_1_4=WEIGHT_0,CV_ENUM_PRIORITY_1_5=WEIGHT_0,CV_ENUM_PRIORITY_2_0=WEIGHT_0,CV_ENUM_PRIORITY_2_1=WEIGHT_0,CV_ENUM_PRIORITY_2_2=WEIGHT_0,CV_ENUM_PRIORITY_2_3=WEIGHT_0,CV_ENUM_PRIORITY_2_4=WEIGHT_0,CV_ENUM_PRIORITY_2_5=WEIGHT_0,CV_ENUM_PRIORITY_3_0=WEIGHT_0,CV_ENUM_PRIORITY_3_1=WEIGHT_0,CV_ENUM_PRIORITY_3_2=WEIGHT_0,CV_ENUM_PRIORITY_3_3=WEIGHT_0,CV_ENUM_PRIORITY_3_4=WEIGHT_0,CV_ENUM_PRIORITY_3_5=WEIGHT_0,CV_ENUM_PRIORITY_4_0=WEIGHT_0,CV_ENUM_PRIORITY_4_1=WEIGHT_0,CV_ENUM_PRIORITY_4_2=WEIGHT_0,CV_ENUM_PRIORITY_4_3=WEIGHT_0,CV_ENUM_PRIORITY_4_4=WEIGHT_0,CV_ENUM_PRIORITY_4_5=WEIGHT_0,CV_ENUM_PRIORITY_5_0=WEIGHT_0,CV_ENUM_PRIORITY_5_1=WEIGHT_0,CV_ENUM_PRIORITY_5_2=WEIGHT_0,CV_ENUM_PRIORITY_5_3=WEIGHT_0,CV_ENUM_PRIORITY_5_4=WEIGHT_0,CV_ENUM_PRIORITY_5_5=WEIGHT_0,CV_ENUM_PRIORITY_6_0=WEIGHT_0,CV_ENUM_PRIORITY_6_1=WEIGHT_0,CV_ENUM_PRIORITY_6_2=WEIGHT_0,CV_ENUM_PRIORITY_6_3=WEIGHT_0,CV_ENUM_PRIORITY_6_4=WEIGHT_0,CV_ENUM_PRIORITY_6_5=WEIGHT_0,CV_ENUM_PRIORITY_7_0=WEIGHT_0,CV_ENUM_PRIORITY_7_1=WEIGHT_0,CV_ENUM_PRIORITY_7_2=WEIGHT_0,CV_ENUM_PRIORITY_7_3=WEIGHT_0,CV_ENUM_PRIORITY_7_4=WEIGHT_0,CV_ENUM_PRIORITY_7_5=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_RD_DWIDTH_0=DWIDTH_0,CV_ENUM_RD_DWIDTH_1=DWIDTH_0,CV_ENUM_RD_DWIDTH_2=DWIDTH_0,CV_ENUM_RD_DWIDTH_3=DWIDTH_0,CV_ENUM_RD_DWIDTH_4=DWIDTH_0,CV_ENUM_RD_DWIDTH_5=DWIDTH_0,CV_ENUM_RD_PORT_INFO_0=USE_NO,CV_ENUM_RD_PORT_INFO_1=USE_NO,CV_ENUM_RD_PORT_INFO_2=USE_NO,CV_ENUM_RD_PORT_INFO_3=USE_NO,CV_ENUM_RD_PORT_INFO_4=USE_NO,CV_ENUM_RD_PORT_INFO_5=USE_NO,CV_ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_WR_DWIDTH_0=DWIDTH_0,CV_ENUM_WR_DWIDTH_1=DWIDTH_0,CV_ENUM_WR_DWIDTH_2=DWIDTH_0,CV_ENUM_WR_DWIDTH_3=DWIDTH_0,CV_ENUM_WR_DWIDTH_4=DWIDTH_0,CV_ENUM_WR_DWIDTH_5=DWIDTH_0,CV_ENUM_WR_PORT_INFO_0=USE_NO,CV_ENUM_WR_PORT_INFO_1=USE_NO,CV_ENUM_WR_PORT_INFO_2=USE_NO,CV_ENUM_WR_PORT_INFO_3=USE_NO,CV_ENUM_WR_PORT_INFO_4=USE_NO,CV_ENUM_WR_PORT_INFO_5=USE_NO,CV_INTG_RCFG_SUM_WT_PRIORITY_0=0,CV_INTG_RCFG_SUM_WT_PRIORITY_1=0,CV_INTG_RCFG_SUM_WT_PRIORITY_2=0,CV_INTG_RCFG_SUM_WT_PRIORITY_3=0,CV_INTG_RCFG_SUM_WT_PRIORITY_4=0,CV_INTG_RCFG_SUM_WT_PRIORITY_5=0,CV_INTG_RCFG_SUM_WT_PRIORITY_6=0,CV_INTG_RCFG_SUM_WT_PRIORITY_7=0,CV_INTG_SUM_WT_PRIORITY_0=0,CV_INTG_SUM_WT_PRIORITY_1=0,CV_INTG_SUM_WT_PRIORITY_2=0,CV_INTG_SUM_WT_PRIORITY_3=0,CV_INTG_SUM_WT_PRIORITY_4=0,CV_INTG_SUM_WT_PRIORITY_5=0,CV_INTG_SUM_WT_PRIORITY_6=0,CV_INTG_SUM_WT_PRIORITY_7=0,CV_LSB_RFIFO_PORT_0=5,CV_LSB_RFIFO_PORT_1=5,CV_LSB_RFIFO_PORT_2=5,CV_LSB_RFIFO_PORT_3=5,CV_LSB_RFIFO_PORT_4=5,CV_LSB_RFIFO_PORT_5=5,CV_LSB_WFIFO_PORT_0=5,CV_LSB_WFIFO_PORT_1=5,CV_LSB_WFIFO_PORT_2=5,CV_LSB_WFIFO_PORT_3=5,CV_LSB_WFIFO_PORT_4=5,CV_LSB_WFIFO_PORT_5=5,CV_MSB_RFIFO_PORT_0=5,CV_MSB_RFIFO_PORT_1=5,CV_MSB_RFIFO_PORT_2=5,CV_MSB_RFIFO_PORT_3=5,CV_MSB_RFIFO_PORT_4=5,CV_MSB_RFIFO_PORT_5=5,CV_MSB_WFIFO_PORT_0=5,CV_MSB_WFIFO_PORT_1=5,CV_MSB_WFIFO_PORT_2=5,CV_MSB_WFIFO_PORT_3=5,CV_MSB_WFIFO_PORT_4=5,CV_MSB_WFIFO_PORT_5=5,CV_PORT_0_CONNECT_TO_AV_PORT=0,CV_PORT_1_CONNECT_TO_AV_PORT=1,CV_PORT_2_CONNECT_TO_AV_PORT=2,CV_PORT_3_CONNECT_TO_AV_PORT=3,CV_PORT_4_CONNECT_TO_AV_PORT=4,CV_PORT_5_CONNECT_TO_AV_PORT=5,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEBUG_MODE=false,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=11,DELAY_PER_DQS_EN_DCHAIN_TAP=11,DELAY_PER_OPA_TAP=156,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Stratix V,DEVICE_FAMILY_PARAM=,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=false,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=2,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=127,DQS_IN_DELAY_MAX=63,DQS_PHASE_SHIFT=9000,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=true,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=false,DWIDTH_RATIO=8,EARLY_ADDR_CMD_CLK_TRANSFER=false,ED_EXPORT_SEQ_DEBUG=false,ENABLE_ABSTRACT_RAM=false,ENABLE_ABS_RAM_INTERNAL=false,ENABLE_ABS_RAM_MEM_INIT=false,ENABLE_BONDING=false,ENABLE_BURST_MERGE=false,ENABLE_CSR_SOFT_RESET_REQ=false,ENABLE_CTRL_AVALON_INTERFACE=true,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=false,ENABLE_EXPORT_SEQ_DEBUG_BRIDGE=false,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,ENABLE_USER_ECC=false,ENUM_ATTR_COUNTER_ONE_RESET=DISABLED,ENUM_ATTR_COUNTER_ZERO_RESET=DISABLED,ENUM_ATTR_STATIC_CONFIG_VALID=DISABLED,ENUM_AUTO_PCH_ENABLE_0=DISABLED,ENUM_AUTO_PCH_ENABLE_1=DISABLED,ENUM_AUTO_PCH_ENABLE_2=DISABLED,ENUM_AUTO_PCH_ENABLE_3=DISABLED,ENUM_AUTO_PCH_ENABLE_4=DISABLED,ENUM_AUTO_PCH_ENABLE_5=DISABLED,ENUM_CAL_REQ=DISABLED,ENUM_CFG_BURST_LENGTH=BL_8,ENUM_CFG_INTERFACE_WIDTH=DWIDTH_32,ENUM_CFG_SELF_RFSH_EXIT_CYCLES=,ENUM_CFG_STARVE_LIMIT=STARVE_LIMIT_32,ENUM_CFG_TYPE=DDR3,ENUM_CLOCK_OFF_0=DISABLED,ENUM_CLOCK_OFF_1=DISABLED,ENUM_CLOCK_OFF_2=DISABLED,ENUM_CLOCK_OFF_3=DISABLED,ENUM_CLOCK_OFF_4=DISABLED,ENUM_CLOCK_OFF_5=DISABLED,ENUM_CLR_INTR=NO_CLR_INTR,ENUM_CMD_PORT_IN_USE_0=FALSE,ENUM_CMD_PORT_IN_USE_1=FALSE,ENUM_CMD_PORT_IN_USE_2=FALSE,ENUM_CMD_PORT_IN_USE_3=FALSE,ENUM_CMD_PORT_IN_USE_4=FALSE,ENUM_CMD_PORT_IN_USE_5=FALSE,ENUM_CPORT0_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT0_RFIFO_MAP=FIFO_0,ENUM_CPORT0_TYPE=DISABLE,ENUM_CPORT0_WFIFO_MAP=FIFO_0,ENUM_CPORT1_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT1_RFIFO_MAP=FIFO_0,ENUM_CPORT1_TYPE=DISABLE,ENUM_CPORT1_WFIFO_MAP=FIFO_0,ENUM_CPORT2_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT2_RFIFO_MAP=FIFO_0,ENUM_CPORT2_TYPE=DISABLE,ENUM_CPORT2_WFIFO_MAP=FIFO_0,ENUM_CPORT3_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT3_RFIFO_MAP=FIFO_0,ENUM_CPORT3_TYPE=DISABLE,ENUM_CPORT3_WFIFO_MAP=FIFO_0,ENUM_CPORT4_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT4_RFIFO_MAP=FIFO_0,ENUM_CPORT4_TYPE=DISABLE,ENUM_CPORT4_WFIFO_MAP=FIFO_0,ENUM_CPORT5_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT5_RFIFO_MAP=FIFO_0,ENUM_CPORT5_TYPE=DISABLE,ENUM_CPORT5_WFIFO_MAP=FIFO_0,ENUM_CTL_ADDR_ORDER=CHIP_BANK_ROW_COL,ENUM_CTL_ECC_ENABLED=CTL_ECC_DISABLED,ENUM_CTL_ECC_RMW_ENABLED=CTL_ECC_RMW_DISABLED,ENUM_CTL_REGDIMM_ENABLED=REGDIMM_DISABLED,ENUM_CTL_USR_REFRESH=CTL_USR_REFRESH_DISABLED,ENUM_CTRL_WIDTH=DATA_WIDTH_64_BIT,ENUM_DELAY_BONDING=BONDING_LATENCY_0,ENUM_DFX_BYPASS_ENABLE=DFX_BYPASS_DISABLED,ENUM_DISABLE_MERGING=MERGING_ENABLED,ENUM_ECC_DQ_WIDTH=ECC_DQ_WIDTH_0,ENUM_ENABLE_ATPG=DISABLED,ENUM_ENABLE_BONDING_0=DISABLED,ENUM_ENABLE_BONDING_1=DISABLED,ENUM_ENABLE_BONDING_2=DISABLED,ENUM_ENABLE_BONDING_3=DISABLED,ENUM_ENABLE_BONDING_4=DISABLED,ENUM_ENABLE_BONDING_5=DISABLED,ENUM_ENABLE_BONDING_WRAPBACK=DISABLED,ENUM_ENABLE_BURST_INTERRUPT=DISABLED,ENUM_ENABLE_BURST_TERMINATE=DISABLED,ENUM_ENABLE_DQS_TRACKING=DISABLED,ENUM_ENABLE_ECC_CODE_OVERWRITES=DISABLED,ENUM_ENABLE_FAST_EXIT_PPD=DISABLED,ENUM_ENABLE_INTR=DISABLED,ENUM_ENABLE_NO_DM=DISABLED,ENUM_ENABLE_PIPELINEGLOBAL=DISABLED,ENUM_GANGED_ARF=DISABLED,ENUM_GEN_DBE=GEN_DBE_DISABLED,ENUM_GEN_SBE=GEN_SBE_DISABLED,ENUM_INC_SYNC=FIFO_SET_2,ENUM_LOCAL_IF_CS_WIDTH=ADDR_WIDTH_2,ENUM_MASK_CORR_DROPPED_INTR=DISABLED,ENUM_MASK_DBE_INTR=DISABLED,ENUM_MASK_SBE_INTR=DISABLED,ENUM_MEM_IF_AL=AL_0,ENUM_MEM_IF_BANKADDR_WIDTH=ADDR_WIDTH_3,ENUM_MEM_IF_BURSTLENGTH=MEM_IF_BURSTLENGTH_8,ENUM_MEM_IF_COLADDR_WIDTH=ADDR_WIDTH_12,ENUM_MEM_IF_CS_PER_RANK=MEM_IF_CS_PER_RANK_1,ENUM_MEM_IF_CS_WIDTH=MEM_IF_CS_WIDTH_1,ENUM_MEM_IF_DQS_WIDTH=DQS_WIDTH_4,ENUM_MEM_IF_DQ_PER_CHIP=MEM_IF_DQ_PER_CHIP_8,ENUM_MEM_IF_DWIDTH=MEM_IF_DWIDTH_32,ENUM_MEM_IF_MEMTYPE=DDR3_SDRAM,ENUM_MEM_IF_ROWADDR_WIDTH=ADDR_WIDTH_16,ENUM_MEM_IF_SPEEDBIN=DDR3_1066_6_6_6,ENUM_MEM_IF_TCCD=TCCD_4,ENUM_MEM_IF_TCL=TCL_6,ENUM_MEM_IF_TCWL=TCWL_5,ENUM_MEM_IF_TFAW=TFAW_16,ENUM_MEM_IF_TMRD=,ENUM_MEM_IF_TRAS=TRAS_16,ENUM_MEM_IF_TRC=TRC_22,ENUM_MEM_IF_TRCD=TRCD_6,ENUM_MEM_IF_TRP=TRP_6,ENUM_MEM_IF_TRRD=TRRD_4,ENUM_MEM_IF_TRTP=TRTP_4,ENUM_MEM_IF_TWR=TWR_6,ENUM_MEM_IF_TWTR=TWTR_4,ENUM_MMR_CFG_MEM_BL=MP_BL_8,ENUM_OUTPUT_REGD=DISABLED,ENUM_PDN_EXIT_CYCLES=SLOW_EXIT,ENUM_PORT0_WIDTH=PORT_64_BIT,ENUM_PORT1_WIDTH=PORT_64_BIT,ENUM_PORT2_WIDTH=PORT_64_BIT,ENUM_PORT3_WIDTH=PORT_64_BIT,ENUM_PORT4_WIDTH=PORT_64_BIT,ENUM_PORT5_WIDTH=PORT_64_BIT,ENUM_PRIORITY_0_0=WEIGHT_0,ENUM_PRIORITY_0_1=WEIGHT_0,ENUM_PRIORITY_0_2=WEIGHT_0,ENUM_PRIORITY_0_3=WEIGHT_0,ENUM_PRIORITY_0_4=WEIGHT_0,ENUM_PRIORITY_0_5=WEIGHT_0,ENUM_PRIORITY_1_0=WEIGHT_0,ENUM_PRIORITY_1_1=WEIGHT_0,ENUM_PRIORITY_1_2=WEIGHT_0,ENUM_PRIORITY_1_3=WEIGHT_0,ENUM_PRIORITY_1_4=WEIGHT_0,ENUM_PRIORITY_1_5=WEIGHT_0,ENUM_PRIORITY_2_0=WEIGHT_0,ENUM_PRIORITY_2_1=WEIGHT_0,ENUM_PRIORITY_2_2=WEIGHT_0,ENUM_PRIORITY_2_3=WEIGHT_0,ENUM_PRIORITY_2_4=WEIGHT_0,ENUM_PRIORITY_2_5=WEIGHT_0,ENUM_PRIORITY_3_0=WEIGHT_0,ENUM_PRIORITY_3_1=WEIGHT_0,ENUM_PRIORITY_3_2=WEIGHT_0,ENUM_PRIORITY_3_3=WEIGHT_0,ENUM_PRIORITY_3_4=WEIGHT_0,ENUM_PRIORITY_3_5=WEIGHT_0,ENUM_PRIORITY_4_0=WEIGHT_0,ENUM_PRIORITY_4_1=WEIGHT_0,ENUM_PRIORITY_4_2=WEIGHT_0,ENUM_PRIORITY_4_3=WEIGHT_0,ENUM_PRIORITY_4_4=WEIGHT_0,ENUM_PRIORITY_4_5=WEIGHT_0,ENUM_PRIORITY_5_0=WEIGHT_0,ENUM_PRIORITY_5_1=WEIGHT_0,ENUM_PRIORITY_5_2=WEIGHT_0,ENUM_PRIORITY_5_3=WEIGHT_0,ENUM_PRIORITY_5_4=WEIGHT_0,ENUM_PRIORITY_5_5=WEIGHT_0,ENUM_PRIORITY_6_0=WEIGHT_0,ENUM_PRIORITY_6_1=WEIGHT_0,ENUM_PRIORITY_6_2=WEIGHT_0,ENUM_PRIORITY_6_3=WEIGHT_0,ENUM_PRIORITY_6_4=WEIGHT_0,ENUM_PRIORITY_6_5=WEIGHT_0,ENUM_PRIORITY_7_0=WEIGHT_0,ENUM_PRIORITY_7_1=WEIGHT_0,ENUM_PRIORITY_7_2=WEIGHT_0,ENUM_PRIORITY_7_3=WEIGHT_0,ENUM_PRIORITY_7_4=WEIGHT_0,ENUM_PRIORITY_7_5=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,ENUM_RD_DWIDTH_0=DWIDTH_0,ENUM_RD_DWIDTH_1=DWIDTH_0,ENUM_RD_DWIDTH_2=DWIDTH_0,ENUM_RD_DWIDTH_3=DWIDTH_0,ENUM_RD_DWIDTH_4=DWIDTH_0,ENUM_RD_DWIDTH_5=DWIDTH_0,ENUM_RD_FIFO_IN_USE_0=FALSE,ENUM_RD_FIFO_IN_USE_1=FALSE,ENUM_RD_FIFO_IN_USE_2=FALSE,ENUM_RD_FIFO_IN_USE_3=FALSE,ENUM_RD_PORT_INFO_0=USE_NO,ENUM_RD_PORT_INFO_1=USE_NO,ENUM_RD_PORT_INFO_2=USE_NO,ENUM_RD_PORT_INFO_3=USE_NO,ENUM_RD_PORT_INFO_4=USE_NO,ENUM_RD_PORT_INFO_5=USE_NO,ENUM_READ_ODT_CHIP=ODT_DISABLED,ENUM_REORDER_DATA=DATA_REORDERING,ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_SINGLE_READY_0=CONCATENATE_RDY,ENUM_SINGLE_READY_1=CONCATENATE_RDY,ENUM_SINGLE_READY_2=CONCATENATE_RDY,ENUM_SINGLE_READY_3=CONCATENATE_RDY,ENUM_STATIC_WEIGHT_0=WEIGHT_0,ENUM_STATIC_WEIGHT_1=WEIGHT_0,ENUM_STATIC_WEIGHT_2=WEIGHT_0,ENUM_STATIC_WEIGHT_3=WEIGHT_0,ENUM_STATIC_WEIGHT_4=WEIGHT_0,ENUM_STATIC_WEIGHT_5=WEIGHT_0,ENUM_SYNC_MODE_0=ASYNCHRONOUS,ENUM_SYNC_MODE_1=ASYNCHRONOUS,ENUM_SYNC_MODE_2=ASYNCHRONOUS,ENUM_SYNC_MODE_3=ASYNCHRONOUS,ENUM_SYNC_MODE_4=ASYNCHRONOUS,ENUM_SYNC_MODE_5=ASYNCHRONOUS,ENUM_TEST_MODE=NORMAL_MODE,ENUM_THLD_JAR1_0=THRESHOLD_32,ENUM_THLD_JAR1_1=THRESHOLD_32,ENUM_THLD_JAR1_2=THRESHOLD_32,ENUM_THLD_JAR1_3=THRESHOLD_32,ENUM_THLD_JAR1_4=THRESHOLD_32,ENUM_THLD_JAR1_5=THRESHOLD_32,ENUM_THLD_JAR2_0=THRESHOLD_16,ENUM_THLD_JAR2_1=THRESHOLD_16,ENUM_THLD_JAR2_2=THRESHOLD_16,ENUM_THLD_JAR2_3=THRESHOLD_16,ENUM_THLD_JAR2_4=THRESHOLD_16,ENUM_THLD_JAR2_5=THRESHOLD_16,ENUM_USER_ECC_EN=DISABLE,ENUM_USER_PRIORITY_0=PRIORITY_0,ENUM_USER_PRIORITY_1=PRIORITY_0,ENUM_USER_PRIORITY_2=PRIORITY_0,ENUM_USER_PRIORITY_3=PRIORITY_0,ENUM_USER_PRIORITY_4=PRIORITY_0,ENUM_USER_PRIORITY_5=PRIORITY_0,ENUM_USE_ALMOST_EMPTY_0=EMPTY,ENUM_USE_ALMOST_EMPTY_1=EMPTY,ENUM_USE_ALMOST_EMPTY_2=EMPTY,ENUM_USE_ALMOST_EMPTY_3=EMPTY,ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO0_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO1_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO2_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO3_RDY_ALMOST_FULL=NOT_FULL,ENUM_WRITE_ODT_CHIP=ODT_DISABLED,ENUM_WR_DWIDTH_0=DWIDTH_0,ENUM_WR_DWIDTH_1=DWIDTH_0,ENUM_WR_DWIDTH_2=DWIDTH_0,ENUM_WR_DWIDTH_3=DWIDTH_0,ENUM_WR_DWIDTH_4=DWIDTH_0,ENUM_WR_DWIDTH_5=DWIDTH_0,ENUM_WR_FIFO_IN_USE_0=FALSE,ENUM_WR_FIFO_IN_USE_1=FALSE,ENUM_WR_FIFO_IN_USE_2=FALSE,ENUM_WR_FIFO_IN_USE_3=FALSE,ENUM_WR_PORT_INFO_0=USE_NO,ENUM_WR_PORT_INFO_1=USE_NO,ENUM_WR_PORT_INFO_2=USE_NO,ENUM_WR_PORT_INFO_3=USE_NO,ENUM_WR_PORT_INFO_4=USE_NO,ENUM_WR_PORT_INFO_5=USE_NO,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FIX_READ_LATENCY=8,FLY_BY=true,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,INTG_CYC_TO_RLD_JARS_0=1,INTG_CYC_TO_RLD_JARS_1=1,INTG_CYC_TO_RLD_JARS_2=1,INTG_CYC_TO_RLD_JARS_3=1,INTG_CYC_TO_RLD_JARS_4=1,INTG_CYC_TO_RLD_JARS_5=1,INTG_EXTRA_CTL_CLK_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK=0,INTG_EXTRA_CTL_CLK_ACT_TO_PCH=0,INTG_EXTRA_CTL_CLK_ACT_TO_RDWR=0,INTG_EXTRA_CTL_CLK_ARF_PERIOD=0,INTG_EXTRA_CTL_CLK_ARF_TO_VALID=0,INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID=0,INTG_EXTRA_CTL_CLK_PCH_TO_VALID=0,INTG_EXTRA_CTL_CLK_PDN_PERIOD=0,INTG_EXTRA_CTL_CLK_PDN_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_TO_PCH=0,INTG_EXTRA_CTL_CLK_RD_TO_RD=0,INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_RD_TO_WR=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_BC=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_SRF_TO_VALID=0,INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL=0,INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_WR_TO_PCH=0,INTG_EXTRA_CTL_CLK_WR_TO_RD=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_BC=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_WR_TO_WR=0,INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP=0,INTG_MEM_AUTO_PD_CYCLES=0,INTG_MEM_CLK_ENTRY_CYCLES=10,INTG_MEM_IF_TREFI=3120,INTG_MEM_IF_TRFC=34,INTG_POWER_SAVING_EXIT_CYCLES=5,INTG_RCFG_SUM_WT_PRIORITY_0=0,INTG_RCFG_SUM_WT_PRIORITY_1=0,INTG_RCFG_SUM_WT_PRIORITY_2=0,INTG_RCFG_SUM_WT_PRIORITY_3=0,INTG_RCFG_SUM_WT_PRIORITY_4=0,INTG_RCFG_SUM_WT_PRIORITY_5=0,INTG_RCFG_SUM_WT_PRIORITY_6=0,INTG_RCFG_SUM_WT_PRIORITY_7=0,INTG_SUM_WT_PRIORITY_0=0,INTG_SUM_WT_PRIORITY_1=0,INTG_SUM_WT_PRIORITY_2=0,INTG_SUM_WT_PRIORITY_3=0,INTG_SUM_WT_PRIORITY_4=0,INTG_SUM_WT_PRIORITY_5=0,INTG_SUM_WT_PRIORITY_6=0,INTG_SUM_WT_PRIORITY_7=0,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=21,IO_DQS_EN_DELAY_OFFSET=128,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=5,IO_DQS_OUT_RESERVE=20,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=63,IO_OUT1_DELAY_MAX=63,IO_OUT2_DELAY_MAX=63,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=SSTL-15,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LOCAL_CS_WIDTH=0,LOCAL_ID_WIDTH=8,LOW_LATENCY=false,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x000000000000000000,LRDIMM_INT=0,LSB_RFIFO_PORT_0=5,LSB_RFIFO_PORT_1=5,LSB_RFIFO_PORT_2=5,LSB_RFIFO_PORT_3=5,LSB_RFIFO_PORT_4=5,LSB_RFIFO_PORT_5=5,LSB_WFIFO_PORT_0=5,LSB_WFIFO_PORT_1=5,LSB_WFIFO_PORT_2=5,LSB_WFIFO_PORT_3=5,LSB_WFIFO_PORT_4=5,LSB_WFIFO_PORT_5=5,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_CFG=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=4,MAX_PENDING_RD_CMD=16,MAX_PENDING_WR_CMD=8,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ADD_LAT=0,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_AUTO_PD_CYCLES=0,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=800.0,MEM_CLK_FREQ_CACHE=800.0,MEM_CLK_FREQ_MAX=800.0,MEM_CLK_MAX_NS=1.25,MEM_CLK_MAX_PS=1250.0,MEM_CLK_NS=1.25,MEM_CLK_PS=1250.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=RZQ/7,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=14,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_RTT_NOM=RZQ/6,MEM_RTT_WR=RZQ/4,MEM_SRT=Normal,MEM_TCL=11,MEM_TDQSCK=1,MEM_TFAW=24,MEM_TFAW_NS=30.0,MEM_TINIT_CK=400000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=28,MEM_TRAS_NS=35.0,MEM_TRC=39,MEM_TRCD=11,MEM_TRCD_NS=13.75,MEM_TREFI=6240,MEM_TREFI_US=7.8,MEM_TRFC=128,MEM_TRFC_NS=160.0,MEM_TRP=11,MEM_TRP_NS=13.75,MEM_TRRD=5,MEM_TRRD_NS=6.0,MEM_TRTP=6,MEM_TRTP_NS=7.5,MEM_TWR=12,MEM_TWR_NS=15.0,MEM_TWTR=4,MEM_TYPE=DDR3,MEM_T_RL=12,MEM_T_WL=6,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_VOLTAGE=1.5V DDR3,MEM_WTCL=8,MEM_WTCL_INT=8,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=7,MR0_DLL=1,MR0_PD=0,MR0_WR=6,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=1,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=3,MR2_RTT_WR=1,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,MSB_RFIFO_PORT_0=5,MSB_RFIFO_PORT_1=5,MSB_RFIFO_PORT_2=5,MSB_RFIFO_PORT_3=5,MSB_RFIFO_PORT_4=5,MSB_RFIFO_PORT_5=5,MSB_WFIFO_PORT_0=5,MSB_WFIFO_PORT_1=5,MSB_WFIFO_PORT_2=5,MSB_WFIFO_PORT_3=5,MSB_WFIFO_PORT_4=5,MSB_WFIFO_PORT_5=5,MULTICAST_EN=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=3,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_OCT_SHARING_INTERFACES=1,NUM_OF_PORTS=1,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=0,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=true,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=false,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=true,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=161,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=2000000,PLL_ADDR_CMD_CLK_DIV_CACHE=2000000,PLL_ADDR_CMD_CLK_DIV_PARAM=0,PLL_ADDR_CMD_CLK_FREQ=400.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=400.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=0.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=2500 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=,PLL_ADDR_CMD_CLK_FREQ_STR=400.0 MHz,PLL_ADDR_CMD_CLK_MULT=16000000,PLL_ADDR_CMD_CLK_MULT_CACHE=16000000,PLL_ADDR_CMD_CLK_MULT_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_DEG=0.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=0.0,PLL_ADDR_CMD_CLK_PHASE_PS=0,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=0,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_ADDR_CMD_CLK_PHASE_PS_STR=0 ps,PLL_AFI_CLK_DIV=4000000,PLL_AFI_CLK_DIV_CACHE=4000000,PLL_AFI_CLK_DIV_PARAM=0,PLL_AFI_CLK_FREQ=200.0,PLL_AFI_CLK_FREQ_CACHE=200.0,PLL_AFI_CLK_FREQ_PARAM=0.0,PLL_AFI_CLK_FREQ_SIM_STR=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_CLK_FREQ_STR=200.0 MHz,PLL_AFI_CLK_MULT=16000000,PLL_AFI_CLK_MULT_CACHE=16000000,PLL_AFI_CLK_MULT_PARAM=0,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=8000000,PLL_AFI_HALF_CLK_DIV_CACHE=8000000,PLL_AFI_HALF_CLK_DIV_PARAM=0,PLL_AFI_HALF_CLK_FREQ=100.0,PLL_AFI_HALF_CLK_FREQ_CACHE=100.0,PLL_AFI_HALF_CLK_FREQ_PARAM=0.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_HALF_CLK_FREQ_STR=100.0 MHz,PLL_AFI_HALF_CLK_MULT=16000000,PLL_AFI_HALF_CLK_MULT_CACHE=16000000,PLL_AFI_HALF_CLK_MULT_PARAM=0,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=0,PLL_AFI_PHY_CLK_DIV_CACHE=0,PLL_AFI_PHY_CLK_DIV_PARAM=0,PLL_AFI_PHY_CLK_FREQ=0.0,PLL_AFI_PHY_CLK_FREQ_CACHE=0.0,PLL_AFI_PHY_CLK_FREQ_PARAM=0.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=0 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_FREQ_STR=,PLL_AFI_PHY_CLK_MULT=0,PLL_AFI_PHY_CLK_MULT_CACHE=0,PLL_AFI_PHY_CLK_MULT_PARAM=0,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_PHASE_PS_STR=,PLL_C2P_WRITE_CLK_DIV=2000000,PLL_C2P_WRITE_CLK_DIV_CACHE=2000000,PLL_C2P_WRITE_CLK_DIV_PARAM=0,PLL_C2P_WRITE_CLK_FREQ=400.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=400.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=0.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=2500 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_FREQ_STR=400.0 MHz,PLL_C2P_WRITE_CLK_MULT=16000000,PLL_C2P_WRITE_CLK_MULT_CACHE=16000000,PLL_C2P_WRITE_CLK_MULT_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_DEG=67.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=468,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=468,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_PHASE_PS_STR=468 ps,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=false,PLL_CONFIG_CLK_DIV=32000000,PLL_CONFIG_CLK_DIV_CACHE=32000000,PLL_CONFIG_CLK_DIV_PARAM=0,PLL_CONFIG_CLK_FREQ=25.0,PLL_CONFIG_CLK_FREQ_CACHE=25.0,PLL_CONFIG_CLK_FREQ_PARAM=0.0,PLL_CONFIG_CLK_FREQ_SIM_STR=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=,PLL_CONFIG_CLK_FREQ_STR=25.0 MHz,PLL_CONFIG_CLK_MULT=16000000,PLL_CONFIG_CLK_MULT_CACHE=16000000,PLL_CONFIG_CLK_MULT_PARAM=0,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=2000000,PLL_HR_CLK_DIV_CACHE=2000000,PLL_HR_CLK_DIV_PARAM=0,PLL_HR_CLK_FREQ=400.0,PLL_HR_CLK_FREQ_CACHE=400.0,PLL_HR_CLK_FREQ_PARAM=0.0,PLL_HR_CLK_FREQ_SIM_STR=2500 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_HR_CLK_FREQ_SIM_STR_PARAM=,PLL_HR_CLK_FREQ_STR=400.0 MHz,PLL_HR_CLK_MULT=16000000,PLL_HR_CLK_MULT_CACHE=16000000,PLL_HR_CLK_MULT_PARAM=0,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=0 ps,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_HR_CLK_PHASE_PS_STR=0 ps,PLL_LOCATION=Left_Right,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=0,PLL_MEM_CLK_FREQ=800.0,PLL_MEM_CLK_FREQ_CACHE=800.0,PLL_MEM_CLK_FREQ_PARAM=0.0,PLL_MEM_CLK_FREQ_SIM_STR=1250 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=1250 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=,PLL_MEM_CLK_FREQ_STR=800.0 MHz,PLL_MEM_CLK_MULT=16000000,PLL_MEM_CLK_MULT_CACHE=16000000,PLL_MEM_CLK_MULT_PARAM=0,PLL_MEM_CLK_PHASE_DEG=225.0,PLL_MEM_CLK_PHASE_DEG_SIM=45.0,PLL_MEM_CLK_PHASE_PS=781,PLL_MEM_CLK_PHASE_PS_CACHE=781,PLL_MEM_CLK_PHASE_PS_PARAM=0,PLL_MEM_CLK_PHASE_PS_SIM=156,PLL_MEM_CLK_PHASE_PS_SIM_STR=156 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=156 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_MEM_CLK_PHASE_PS_STR=781 ps,PLL_NIOS_CLK_DIV=8000000,PLL_NIOS_CLK_DIV_CACHE=8000000,PLL_NIOS_CLK_DIV_PARAM=0,PLL_NIOS_CLK_FREQ=100.0,PLL_NIOS_CLK_FREQ_CACHE=100.0,PLL_NIOS_CLK_FREQ_PARAM=0.0,PLL_NIOS_CLK_FREQ_SIM_STR=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=,PLL_NIOS_CLK_FREQ_STR=100.0 MHz,PLL_NIOS_CLK_MULT=16000000,PLL_NIOS_CLK_MULT_CACHE=16000000,PLL_NIOS_CLK_MULT_PARAM=0,PLL_NIOS_CLK_PHASE_DEG=0.0,PLL_NIOS_CLK_PHASE_DEG_SIM=0.0,PLL_NIOS_CLK_PHASE_PS=0,PLL_NIOS_CLK_PHASE_PS_CACHE=0,PLL_NIOS_CLK_PHASE_PS_PARAM=0,PLL_NIOS_CLK_PHASE_PS_SIM=0,PLL_NIOS_CLK_PHASE_PS_SIM_STR=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_NIOS_CLK_PHASE_PS_STR=0 ps,PLL_P2C_READ_CLK_DIV=2000000,PLL_P2C_READ_CLK_DIV_CACHE=2000000,PLL_P2C_READ_CLK_DIV_PARAM=0,PLL_P2C_READ_CLK_FREQ=400.0,PLL_P2C_READ_CLK_FREQ_CACHE=400.0,PLL_P2C_READ_CLK_FREQ_PARAM=0.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=2500 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=,PLL_P2C_READ_CLK_FREQ_STR=400.0 MHz,PLL_P2C_READ_CLK_MULT=16000000,PLL_P2C_READ_CLK_MULT_CACHE=16000000,PLL_P2C_READ_CLK_MULT_PARAM=0,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=0 ps,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_P2C_READ_CLK_PHASE_PS_STR=0 ps,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=0,PLL_WRITE_CLK_FREQ=800.0,PLL_WRITE_CLK_FREQ_CACHE=800.0,PLL_WRITE_CLK_FREQ_PARAM=0.0,PLL_WRITE_CLK_FREQ_SIM_STR=1250 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=1250 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_WRITE_CLK_FREQ_STR=800.0 MHz,PLL_WRITE_CLK_MULT=16000000,PLL_WRITE_CLK_MULT_CACHE=16000000,PLL_WRITE_CLK_MULT_PARAM=0,PLL_WRITE_CLK_PHASE_DEG=315.0,PLL_WRITE_CLK_PHASE_DEG_SIM=135.0,PLL_WRITE_CLK_PHASE_PS=1093,PLL_WRITE_CLK_PHASE_PS_CACHE=1093,PLL_WRITE_CLK_PHASE_PS_PARAM=0,PLL_WRITE_CLK_PHASE_PS_SIM=469,PLL_WRITE_CLK_PHASE_PS_SIM_STR=469 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=469 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_WRITE_CLK_PHASE_PS_STR=1093 ps,POWER_OF_TWO_BUS=true,PRE_V_SERIES_FAMILY=false,PRIORITY_PORT=0,1,1,1,1,1,PRIORITY_PORT_0=0,PRIORITY_PORT_1=0,PRIORITY_PORT_2=0,PRIORITY_PORT_3=0,PRIORITY_PORT_4=0,PRIORITY_PORT_5=0,QVLD_EXTRA_FLOP_STAGES=3,QVLD_WR_ADDRESS_OFFSET=4,RATE=Quarter,RATE_CACHE=Quarter,RDBUFFER_ADDR_WIDTH=7,RDIMM=false,RDIMM_CONFIG=0,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=false,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=50.0,REF_CLK_FREQ_CACHE=50.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=800.0,REF_CLK_FREQ_MAX_PARAM=0.0,REF_CLK_FREQ_MIN_CACHE=5.0,REF_CLK_FREQ_MIN_PARAM=0.0,REF_CLK_FREQ_PARAM_VALID=false,REF_CLK_FREQ_STR=50.0 MHz,REF_CLK_NS=20.0,REF_CLK_PS=20000.0,REGISTER_C2P=true,SCC_DATA_WIDTH=8,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=NIOS,SEQ_BURST_COUNT_WIDTH=0,SEQ_MODE=0,SKIP_MEM_INIT=true,SOPC_COMPAT_RESET=false,SPEED_GRADE=2,SPEED_GRADE_CACHE=2,STARVE_LIMIT=10,SYS_INFO_DEVICE_FAMILY=Stratix V,TB_MEM_CLK_FREQ=800.0,TB_MEM_IF_DQ_WIDTH=64,TB_MEM_IF_READ_DQS_WIDTH=8,TB_PLL_DLL_MASTER=true,TB_RATE=QUARTER,TG_TEMP_PORT_0=0,TG_TEMP_PORT_1=0,TG_TEMP_PORT_2=0,TG_TEMP_PORT_3=0,TG_TEMP_PORT_4=0,TG_TEMP_PORT_5=0,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.05,TIMING_BOARD_AC_SLEW_RATE=2.174,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.012,TIMING_BOARD_CK_CKN_SLEW_RATE=4.348,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=4.348,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=2.174,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.002,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=1.78,TIMING_BOARD_MAX_DQS_DELAY=0.7,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.14,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.1,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=1.29,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=1.29,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=0.06,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=0.06,TIMING_BOARD_SKEW_WITHIN_DQS=0.009,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.145,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.16,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.22,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.32,TIMING_TDH=45,TIMING_TDQSCK=255,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=100,TIMING_TDQSS=0.27,TIMING_TDS=10,TIMING_TDSH=0.18,TIMING_TDSS=0.18,TIMING_TIH=120,TIMING_TIS=170,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=true,USER_DEBUG_LEVEL=0,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_AXI_ADAPTOR=false,USE_DQS_TRACKING=true,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=true,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=true,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_MM_ADAPTOR=true,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VECT_ATTR_COUNTER_ONE_MASK=0,VECT_ATTR_COUNTER_ONE_MATCH=0,VECT_ATTR_COUNTER_ZERO_MASK=0,VECT_ATTR_COUNTER_ZERO_MATCH=0,VECT_ATTR_DEBUG_SELECT_BYTE=0,VFIFO_AS_SHIFT_REG=true,WEIGHT_PORT=0,0,0,0,0,0,WEIGHT_PORT_0=0,WEIGHT_PORT_1=0,WEIGHT_PORT_2=0,WEIGHT_PORT_3=0,WEIGHT_PORT_4=0,WEIGHT_PORT_5=0,WRBUFFER_ADDR_WIDTH=6(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=200000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=100000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_mem_if_ddr3_pll:16.1:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=true,AC_PARITY=false,AC_ROM_MR0=0110001110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0110101110000,AC_ROM_MR0_DLL_RESET_MIRR=0110011101000,AC_ROM_MR0_MIRR=0110001101001,AC_ROM_MR1=0000001000110,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000100110,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0001000011000,AC_ROM_MR2_MIRR=0001000011000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=56,AFI_BANKADDR_WIDTH=12,AFI_CLK_EN_WIDTH=4,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=4,AFI_CS_WIDTH=4,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=64,AFI_DQ_WIDTH=512,AFI_ODT_WIDTH=4,AFI_RATE_RATIO=4,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=32,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=32,AFI_WRITE_DQS_WIDTH=32,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=6,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=29,CFG_TCCD=2,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_PERIPHERY_DUAL_CLOCK=true,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=0,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=0,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=11,DELAY_PER_DQS_EN_DCHAIN_TAP=11,DELAY_PER_OPA_TAP=156,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Stratix V,DEVICE_FAMILY_PARAM=Stratix V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=2,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=127,DQS_IN_DELAY_MAX=63,DQS_PHASE_SHIFT=9000,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=true,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=false,EARLY_ADDR_CMD_CLK_TRANSFER=false,ENABLE_CSR_SOFT_RESET_REQ=false,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=false,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FIX_READ_LATENCY=8,FLY_BY=true,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=21,IO_DQS_EN_DELAY_OFFSET=128,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=5,IO_DQS_OUT_RESERVE=20,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=63,IO_OUT1_DELAY_MAX=63,IO_OUT2_DELAY_MAX=63,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=SSTL-15,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x000000000000000000,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=4,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=800.0,MEM_CLK_FREQ_CACHE=0.0,MEM_CLK_FREQ_MAX=800.0,MEM_CLK_MAX_NS=1.25,MEM_CLK_MAX_PS=1250.0,MEM_CLK_NS=1.25,MEM_CLK_PS=1250.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=RZQ/7,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=14,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_RTT_NOM=RZQ/6,MEM_RTT_WR=RZQ/4,MEM_SRT=Normal,MEM_TCL=11,MEM_TDQSCK=1,MEM_TFAW=24,MEM_TFAW_NS=30.0,MEM_TINIT_CK=400000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=28,MEM_TRAS_NS=35.0,MEM_TRC=39,MEM_TRCD=11,MEM_TRCD_NS=13.75,MEM_TREFI=6240,MEM_TREFI_US=7.8,MEM_TRFC=128,MEM_TRFC_NS=160.0,MEM_TRP=11,MEM_TRP_NS=13.75,MEM_TRRD=5,MEM_TRRD_NS=6.0,MEM_TRTP=6,MEM_TRTP_NS=7.5,MEM_TWR=12,MEM_TWR_NS=15.0,MEM_TWTR=4,MEM_TYPE=DDR3,MEM_T_RL=12,MEM_T_WL=6,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_VOLTAGE=1.5V DDR3,MEM_WTCL=8,MEM_WTCL_INT=8,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=7,MR0_DLL=1,MR0_PD=0,MR0_WR=6,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=1,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=3,MR2_RTT_WR=1,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=3,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=0,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=true,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=Unknown,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=true,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=161,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=2000000,PLL_ADDR_CMD_CLK_DIV_CACHE=2000000,PLL_ADDR_CMD_CLK_DIV_PARAM=2000000,PLL_ADDR_CMD_CLK_FREQ=400.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=400.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=400.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=2500 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_ADDR_CMD_CLK_FREQ_STR=400.0 MHz,PLL_ADDR_CMD_CLK_MULT=16000000,PLL_ADDR_CMD_CLK_MULT_CACHE=16000000,PLL_ADDR_CMD_CLK_MULT_PARAM=16000000,PLL_ADDR_CMD_CLK_PHASE_DEG=0.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=0.0,PLL_ADDR_CMD_CLK_PHASE_PS=0,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=0,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_STR=0 ps,PLL_AFI_CLK_DIV=4000000,PLL_AFI_CLK_DIV_CACHE=4000000,PLL_AFI_CLK_DIV_PARAM=4000000,PLL_AFI_CLK_FREQ=200.0,PLL_AFI_CLK_FREQ_CACHE=200.0,PLL_AFI_CLK_FREQ_PARAM=200.0,PLL_AFI_CLK_FREQ_SIM_STR=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=5000 ps,PLL_AFI_CLK_FREQ_STR=200.0 MHz,PLL_AFI_CLK_MULT=16000000,PLL_AFI_CLK_MULT_CACHE=16000000,PLL_AFI_CLK_MULT_PARAM=16000000,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=8000000,PLL_AFI_HALF_CLK_DIV_CACHE=8000000,PLL_AFI_HALF_CLK_DIV_PARAM=8000000,PLL_AFI_HALF_CLK_FREQ=100.0,PLL_AFI_HALF_CLK_FREQ_CACHE=100.0,PLL_AFI_HALF_CLK_FREQ_PARAM=100.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=10000 ps,PLL_AFI_HALF_CLK_FREQ_STR=100.0 MHz,PLL_AFI_HALF_CLK_MULT=16000000,PLL_AFI_HALF_CLK_MULT_CACHE=16000000,PLL_AFI_HALF_CLK_MULT_PARAM=16000000,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=0,PLL_AFI_PHY_CLK_DIV_CACHE=0,PLL_AFI_PHY_CLK_DIV_PARAM=0,PLL_AFI_PHY_CLK_FREQ=0.0,PLL_AFI_PHY_CLK_FREQ_CACHE=0.0,PLL_AFI_PHY_CLK_FREQ_PARAM=0.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=0 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_FREQ_STR=,PLL_AFI_PHY_CLK_MULT=0,PLL_AFI_PHY_CLK_MULT_CACHE=0,PLL_AFI_PHY_CLK_MULT_PARAM=0,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_PHASE_PS_STR=,PLL_C2P_WRITE_CLK_DIV=2000000,PLL_C2P_WRITE_CLK_DIV_CACHE=2000000,PLL_C2P_WRITE_CLK_DIV_PARAM=2000000,PLL_C2P_WRITE_CLK_FREQ=400.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=400.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=400.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=2500 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_C2P_WRITE_CLK_FREQ_STR=400.0 MHz,PLL_C2P_WRITE_CLK_MULT=16000000,PLL_C2P_WRITE_CLK_MULT_CACHE=16000000,PLL_C2P_WRITE_CLK_MULT_PARAM=16000000,PLL_C2P_WRITE_CLK_PHASE_DEG=67.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=468,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=468,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=468,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_STR=468 ps,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=true,PLL_CONFIG_CLK_DIV=32000000,PLL_CONFIG_CLK_DIV_CACHE=32000000,PLL_CONFIG_CLK_DIV_PARAM=32000000,PLL_CONFIG_CLK_FREQ=25.0,PLL_CONFIG_CLK_FREQ_CACHE=25.0,PLL_CONFIG_CLK_FREQ_PARAM=25.0,PLL_CONFIG_CLK_FREQ_SIM_STR=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=40000 ps,PLL_CONFIG_CLK_FREQ_STR=25.0 MHz,PLL_CONFIG_CLK_MULT=16000000,PLL_CONFIG_CLK_MULT_CACHE=16000000,PLL_CONFIG_CLK_MULT_PARAM=16000000,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=2000000,PLL_HR_CLK_DIV_CACHE=2000000,PLL_HR_CLK_DIV_PARAM=2000000,PLL_HR_CLK_FREQ=400.0,PLL_HR_CLK_FREQ_CACHE=400.0,PLL_HR_CLK_FREQ_PARAM=400.0,PLL_HR_CLK_FREQ_SIM_STR=2500 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_HR_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_HR_CLK_FREQ_STR=400.0 MHz,PLL_HR_CLK_MULT=16000000,PLL_HR_CLK_MULT_CACHE=16000000,PLL_HR_CLK_MULT_PARAM=16000000,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=0 ps,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_HR_CLK_PHASE_PS_STR=0 ps,PLL_LOCATION=Left_Right,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=1000000,PLL_MEM_CLK_FREQ=800.0,PLL_MEM_CLK_FREQ_CACHE=800.0,PLL_MEM_CLK_FREQ_PARAM=800.0,PLL_MEM_CLK_FREQ_SIM_STR=1250 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=1250 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=1250 ps,PLL_MEM_CLK_FREQ_STR=800.0 MHz,PLL_MEM_CLK_MULT=16000000,PLL_MEM_CLK_MULT_CACHE=16000000,PLL_MEM_CLK_MULT_PARAM=16000000,PLL_MEM_CLK_PHASE_DEG=225.0,PLL_MEM_CLK_PHASE_DEG_SIM=45.0,PLL_MEM_CLK_PHASE_PS=781,PLL_MEM_CLK_PHASE_PS_CACHE=781,PLL_MEM_CLK_PHASE_PS_PARAM=781,PLL_MEM_CLK_PHASE_PS_SIM=156,PLL_MEM_CLK_PHASE_PS_SIM_STR=156 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=156 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=156 ps,PLL_MEM_CLK_PHASE_PS_STR=781 ps,PLL_NIOS_CLK_DIV=8000000,PLL_NIOS_CLK_DIV_CACHE=8000000,PLL_NIOS_CLK_DIV_PARAM=8000000,PLL_NIOS_CLK_FREQ=100.0,PLL_NIOS_CLK_FREQ_CACHE=100.0,PLL_NIOS_CLK_FREQ_PARAM=100.0,PLL_NIOS_CLK_FREQ_SIM_STR=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=10000 ps,PLL_NIOS_CLK_FREQ_STR=100.0 MHz,PLL_NIOS_CLK_MULT=16000000,PLL_NIOS_CLK_MULT_CACHE=16000000,PLL_NIOS_CLK_MULT_PARAM=16000000,PLL_NIOS_CLK_PHASE_DEG=0.0,PLL_NIOS_CLK_PHASE_DEG_SIM=0.0,PLL_NIOS_CLK_PHASE_PS=0,PLL_NIOS_CLK_PHASE_PS_CACHE=0,PLL_NIOS_CLK_PHASE_PS_PARAM=0,PLL_NIOS_CLK_PHASE_PS_SIM=0,PLL_NIOS_CLK_PHASE_PS_SIM_STR=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_NIOS_CLK_PHASE_PS_STR=0 ps,PLL_P2C_READ_CLK_DIV=2000000,PLL_P2C_READ_CLK_DIV_CACHE=2000000,PLL_P2C_READ_CLK_DIV_PARAM=2000000,PLL_P2C_READ_CLK_FREQ=400.0,PLL_P2C_READ_CLK_FREQ_CACHE=400.0,PLL_P2C_READ_CLK_FREQ_PARAM=400.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=2500 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_P2C_READ_CLK_FREQ_STR=400.0 MHz,PLL_P2C_READ_CLK_MULT=16000000,PLL_P2C_READ_CLK_MULT_CACHE=16000000,PLL_P2C_READ_CLK_MULT_PARAM=16000000,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=0 ps,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_P2C_READ_CLK_PHASE_PS_STR=0 ps,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=1000000,PLL_WRITE_CLK_FREQ=800.0,PLL_WRITE_CLK_FREQ_CACHE=800.0,PLL_WRITE_CLK_FREQ_PARAM=800.0,PLL_WRITE_CLK_FREQ_SIM_STR=1250 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=1250 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=1250 ps,PLL_WRITE_CLK_FREQ_STR=800.0 MHz,PLL_WRITE_CLK_MULT=16000000,PLL_WRITE_CLK_MULT_CACHE=16000000,PLL_WRITE_CLK_MULT_PARAM=16000000,PLL_WRITE_CLK_PHASE_DEG=315.0,PLL_WRITE_CLK_PHASE_DEG_SIM=135.0,PLL_WRITE_CLK_PHASE_PS=1093,PLL_WRITE_CLK_PHASE_PS_CACHE=1093,PLL_WRITE_CLK_PHASE_PS_PARAM=1093,PLL_WRITE_CLK_PHASE_PS_SIM=469,PLL_WRITE_CLK_PHASE_PS_SIM_STR=469 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=469 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=469 ps,PLL_WRITE_CLK_PHASE_PS_STR=1093 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=3,QVLD_WR_ADDRESS_OFFSET=4,RATE=Quarter,RATE_CACHE=Unknown,RDIMM=false,RDIMM_CONFIG=0,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=false,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=50.0,REF_CLK_FREQ_CACHE=0.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=800.0,REF_CLK_FREQ_MAX_PARAM=800.0,REF_CLK_FREQ_MIN_CACHE=5.0,REF_CLK_FREQ_MIN_PARAM=5.0,REF_CLK_FREQ_PARAM_VALID=true,REF_CLK_FREQ_STR=50.0 MHz,REF_CLK_NS=20.0,REF_CLK_PERIOD_PS=20000,REF_CLK_PS=20000.0,REGISTER_C2P=true,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=Unknown,SEQ_BURST_COUNT_WIDTH=0,SEQ_MODE=0,SKIP_MEM_INIT=true,SPEED_GRADE=2,SPEED_GRADE_CACHE=,SYS_INFO_DEVICE_FAMILY=Stratix V,TB_MEM_CLK_FREQ=800.0,TB_MEM_IF_DQ_WIDTH=64,TB_MEM_IF_READ_DQS_WIDTH=8,TB_PLL_DLL_MASTER=true,TB_RATE=QUARTER,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.05,TIMING_BOARD_AC_SLEW_RATE=2.174,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.012,TIMING_BOARD_CK_CKN_SLEW_RATE=4.348,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=4.348,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=2.174,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.002,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=1.78,TIMING_BOARD_MAX_DQS_DELAY=0.7,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.14,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.1,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=1.29,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=1.29,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=0.06,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=0.06,TIMING_BOARD_SKEW_WITHIN_DQS=0.009,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.145,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.16,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.22,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.32,TIMING_TDH=45,TIMING_TDQSCK=255,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=100,TIMING_TDQSS=0.27,TIMING_TDS=10,TIMING_TDSH=0.18,TIMING_TDSS=0.18,TIMING_TIH=120,TIMING_TIS=170,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=true,USER_DEBUG_LEVEL=0,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=true,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=true,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=true,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=true)(altera_mem_if_ddr3_phy_core:16.1:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=true,AC_PARITY=false,AC_ROM_MR0=0110001110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0110101110000,AC_ROM_MR0_DLL_RESET_MIRR=0110011101000,AC_ROM_MR0_MIRR=0110001101001,AC_ROM_MR1=0000001000110,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000100110,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0001000011000,AC_ROM_MR2_MIRR=0001000011000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=56,AFI_BANKADDR_WIDTH=12,AFI_CLK_EN_WIDTH=4,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=4,AFI_CS_WIDTH=4,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=64,AFI_DQ_WIDTH=512,AFI_ODT_WIDTH=4,AFI_RATE_RATIO=4,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=32,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=32,AFI_WRITE_DQS_WIDTH=32,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=6,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=29,CFG_TCCD=2,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_PERIPHERY_DUAL_CLOCK=true,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=0,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=0,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=11,DELAY_PER_DQS_EN_DCHAIN_TAP=11,DELAY_PER_OPA_TAP=156,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Stratix V,DEVICE_FAMILY_PARAM=Stratix V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=2,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=127,DQS_IN_DELAY_MAX=63,DQS_PHASE_SHIFT=9000,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=true,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=false,EARLY_ADDR_CMD_CLK_TRANSFER=false,ENABLE_CSR_SOFT_RESET_REQ=false,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=false,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FIX_READ_LATENCY=8,FLY_BY=true,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=21,IO_DQS_EN_DELAY_OFFSET=128,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=5,IO_DQS_OUT_RESERVE=20,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=63,IO_OUT1_DELAY_MAX=63,IO_OUT2_DELAY_MAX=63,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=SSTL-15,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x000000000000000000,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=4,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=800.0,MEM_CLK_FREQ_CACHE=0.0,MEM_CLK_FREQ_MAX=800.0,MEM_CLK_MAX_NS=1.25,MEM_CLK_MAX_PS=1250.0,MEM_CLK_NS=1.25,MEM_CLK_PS=1250.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=RZQ/7,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=14,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_RTT_NOM=RZQ/6,MEM_RTT_WR=RZQ/4,MEM_SRT=Normal,MEM_TCL=11,MEM_TDQSCK=1,MEM_TFAW=24,MEM_TFAW_NS=30.0,MEM_TINIT_CK=400000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=28,MEM_TRAS_NS=35.0,MEM_TRC=39,MEM_TRCD=11,MEM_TRCD_NS=13.75,MEM_TREFI=6240,MEM_TREFI_US=7.8,MEM_TRFC=128,MEM_TRFC_NS=160.0,MEM_TRP=11,MEM_TRP_NS=13.75,MEM_TRRD=5,MEM_TRRD_NS=6.0,MEM_TRTP=6,MEM_TRTP_NS=7.5,MEM_TWR=12,MEM_TWR_NS=15.0,MEM_TWTR=4,MEM_TYPE=DDR3,MEM_T_RL=12,MEM_T_WL=6,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_VOLTAGE=1.5V DDR3,MEM_WTCL=8,MEM_WTCL_INT=8,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=7,MR0_DLL=1,MR0_PD=0,MR0_WR=6,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=1,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=3,MR2_RTT_WR=1,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=3,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_OCT_SHARING_INTERFACES=1,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=0,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=true,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=Unknown,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=true,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=161,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=2000000,PLL_ADDR_CMD_CLK_DIV_CACHE=2000000,PLL_ADDR_CMD_CLK_DIV_PARAM=2000000,PLL_ADDR_CMD_CLK_FREQ=400.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=400.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=400.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=2500 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_ADDR_CMD_CLK_FREQ_STR=400.0 MHz,PLL_ADDR_CMD_CLK_MULT=16000000,PLL_ADDR_CMD_CLK_MULT_CACHE=16000000,PLL_ADDR_CMD_CLK_MULT_PARAM=16000000,PLL_ADDR_CMD_CLK_PHASE_DEG=0.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=0.0,PLL_ADDR_CMD_CLK_PHASE_PS=0,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=0,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_STR=0 ps,PLL_AFI_CLK_DIV=4000000,PLL_AFI_CLK_DIV_CACHE=4000000,PLL_AFI_CLK_DIV_PARAM=4000000,PLL_AFI_CLK_FREQ=200.0,PLL_AFI_CLK_FREQ_CACHE=200.0,PLL_AFI_CLK_FREQ_PARAM=200.0,PLL_AFI_CLK_FREQ_SIM_STR=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=5000 ps,PLL_AFI_CLK_FREQ_STR=200.0 MHz,PLL_AFI_CLK_MULT=16000000,PLL_AFI_CLK_MULT_CACHE=16000000,PLL_AFI_CLK_MULT_PARAM=16000000,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=8000000,PLL_AFI_HALF_CLK_DIV_CACHE=8000000,PLL_AFI_HALF_CLK_DIV_PARAM=8000000,PLL_AFI_HALF_CLK_FREQ=100.0,PLL_AFI_HALF_CLK_FREQ_CACHE=100.0,PLL_AFI_HALF_CLK_FREQ_PARAM=100.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=10000 ps,PLL_AFI_HALF_CLK_FREQ_STR=100.0 MHz,PLL_AFI_HALF_CLK_MULT=16000000,PLL_AFI_HALF_CLK_MULT_CACHE=16000000,PLL_AFI_HALF_CLK_MULT_PARAM=16000000,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=0,PLL_AFI_PHY_CLK_DIV_CACHE=0,PLL_AFI_PHY_CLK_DIV_PARAM=0,PLL_AFI_PHY_CLK_FREQ=0.0,PLL_AFI_PHY_CLK_FREQ_CACHE=0.0,PLL_AFI_PHY_CLK_FREQ_PARAM=0.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=0 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_FREQ_STR=,PLL_AFI_PHY_CLK_MULT=0,PLL_AFI_PHY_CLK_MULT_CACHE=0,PLL_AFI_PHY_CLK_MULT_PARAM=0,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_PHASE_PS_STR=,PLL_C2P_WRITE_CLK_DIV=2000000,PLL_C2P_WRITE_CLK_DIV_CACHE=2000000,PLL_C2P_WRITE_CLK_DIV_PARAM=2000000,PLL_C2P_WRITE_CLK_FREQ=400.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=400.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=400.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=2500 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_C2P_WRITE_CLK_FREQ_STR=400.0 MHz,PLL_C2P_WRITE_CLK_MULT=16000000,PLL_C2P_WRITE_CLK_MULT_CACHE=16000000,PLL_C2P_WRITE_CLK_MULT_PARAM=16000000,PLL_C2P_WRITE_CLK_PHASE_DEG=67.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=468,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=468,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=468,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_STR=468 ps,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=true,PLL_CONFIG_CLK_DIV=32000000,PLL_CONFIG_CLK_DIV_CACHE=32000000,PLL_CONFIG_CLK_DIV_PARAM=32000000,PLL_CONFIG_CLK_FREQ=25.0,PLL_CONFIG_CLK_FREQ_CACHE=25.0,PLL_CONFIG_CLK_FREQ_PARAM=25.0,PLL_CONFIG_CLK_FREQ_SIM_STR=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=40000 ps,PLL_CONFIG_CLK_FREQ_STR=25.0 MHz,PLL_CONFIG_CLK_MULT=16000000,PLL_CONFIG_CLK_MULT_CACHE=16000000,PLL_CONFIG_CLK_MULT_PARAM=16000000,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=2000000,PLL_HR_CLK_DIV_CACHE=2000000,PLL_HR_CLK_DIV_PARAM=2000000,PLL_HR_CLK_FREQ=400.0,PLL_HR_CLK_FREQ_CACHE=400.0,PLL_HR_CLK_FREQ_PARAM=400.0,PLL_HR_CLK_FREQ_SIM_STR=2500 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_HR_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_HR_CLK_FREQ_STR=400.0 MHz,PLL_HR_CLK_MULT=16000000,PLL_HR_CLK_MULT_CACHE=16000000,PLL_HR_CLK_MULT_PARAM=16000000,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=0 ps,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_HR_CLK_PHASE_PS_STR=0 ps,PLL_LOCATION=Left_Right,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=1000000,PLL_MEM_CLK_FREQ=800.0,PLL_MEM_CLK_FREQ_CACHE=800.0,PLL_MEM_CLK_FREQ_PARAM=800.0,PLL_MEM_CLK_FREQ_SIM_STR=1250 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=1250 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=1250 ps,PLL_MEM_CLK_FREQ_STR=800.0 MHz,PLL_MEM_CLK_MULT=16000000,PLL_MEM_CLK_MULT_CACHE=16000000,PLL_MEM_CLK_MULT_PARAM=16000000,PLL_MEM_CLK_PHASE_DEG=225.0,PLL_MEM_CLK_PHASE_DEG_SIM=45.0,PLL_MEM_CLK_PHASE_PS=781,PLL_MEM_CLK_PHASE_PS_CACHE=781,PLL_MEM_CLK_PHASE_PS_PARAM=781,PLL_MEM_CLK_PHASE_PS_SIM=156,PLL_MEM_CLK_PHASE_PS_SIM_STR=156 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=156 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=156 ps,PLL_MEM_CLK_PHASE_PS_STR=781 ps,PLL_NIOS_CLK_DIV=8000000,PLL_NIOS_CLK_DIV_CACHE=8000000,PLL_NIOS_CLK_DIV_PARAM=8000000,PLL_NIOS_CLK_FREQ=100.0,PLL_NIOS_CLK_FREQ_CACHE=100.0,PLL_NIOS_CLK_FREQ_PARAM=100.0,PLL_NIOS_CLK_FREQ_SIM_STR=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=10000 ps,PLL_NIOS_CLK_FREQ_STR=100.0 MHz,PLL_NIOS_CLK_MULT=16000000,PLL_NIOS_CLK_MULT_CACHE=16000000,PLL_NIOS_CLK_MULT_PARAM=16000000,PLL_NIOS_CLK_PHASE_DEG=0.0,PLL_NIOS_CLK_PHASE_DEG_SIM=0.0,PLL_NIOS_CLK_PHASE_PS=0,PLL_NIOS_CLK_PHASE_PS_CACHE=0,PLL_NIOS_CLK_PHASE_PS_PARAM=0,PLL_NIOS_CLK_PHASE_PS_SIM=0,PLL_NIOS_CLK_PHASE_PS_SIM_STR=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_NIOS_CLK_PHASE_PS_STR=0 ps,PLL_P2C_READ_CLK_DIV=2000000,PLL_P2C_READ_CLK_DIV_CACHE=2000000,PLL_P2C_READ_CLK_DIV_PARAM=2000000,PLL_P2C_READ_CLK_FREQ=400.0,PLL_P2C_READ_CLK_FREQ_CACHE=400.0,PLL_P2C_READ_CLK_FREQ_PARAM=400.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=2500 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_P2C_READ_CLK_FREQ_STR=400.0 MHz,PLL_P2C_READ_CLK_MULT=16000000,PLL_P2C_READ_CLK_MULT_CACHE=16000000,PLL_P2C_READ_CLK_MULT_PARAM=16000000,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=0 ps,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_P2C_READ_CLK_PHASE_PS_STR=0 ps,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=1000000,PLL_WRITE_CLK_FREQ=800.0,PLL_WRITE_CLK_FREQ_CACHE=800.0,PLL_WRITE_CLK_FREQ_PARAM=800.0,PLL_WRITE_CLK_FREQ_SIM_STR=1250 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=1250 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=1250 ps,PLL_WRITE_CLK_FREQ_STR=800.0 MHz,PLL_WRITE_CLK_MULT=16000000,PLL_WRITE_CLK_MULT_CACHE=16000000,PLL_WRITE_CLK_MULT_PARAM=16000000,PLL_WRITE_CLK_PHASE_DEG=315.0,PLL_WRITE_CLK_PHASE_DEG_SIM=135.0,PLL_WRITE_CLK_PHASE_PS=1093,PLL_WRITE_CLK_PHASE_PS_CACHE=1093,PLL_WRITE_CLK_PHASE_PS_PARAM=1093,PLL_WRITE_CLK_PHASE_PS_SIM=469,PLL_WRITE_CLK_PHASE_PS_SIM_STR=469 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=469 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=469 ps,PLL_WRITE_CLK_PHASE_PS_STR=1093 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=3,QVLD_WR_ADDRESS_OFFSET=4,RATE=Quarter,RATE_CACHE=Unknown,RDIMM=false,RDIMM_CONFIG=0,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=false,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=50.0,REF_CLK_FREQ_CACHE=0.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=800.0,REF_CLK_FREQ_MAX_PARAM=800.0,REF_CLK_FREQ_MIN_CACHE=5.0,REF_CLK_FREQ_MIN_PARAM=5.0,REF_CLK_FREQ_PARAM_VALID=true,REF_CLK_FREQ_STR=50.0 MHz,REF_CLK_NS=20.0,REF_CLK_PS=20000.0,REGISTER_C2P=true,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=Unknown,SEQ_BURST_COUNT_WIDTH=0,SEQ_MODE=0,SKIP_MEM_INIT=true,SPEED_GRADE=2,SPEED_GRADE_CACHE=,SYS_INFO_DEVICE_FAMILY=Stratix V,TB_MEM_CLK_FREQ=800.0,TB_MEM_IF_DQ_WIDTH=64,TB_MEM_IF_READ_DQS_WIDTH=8,TB_PLL_DLL_MASTER=true,TB_RATE=QUARTER,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.05,TIMING_BOARD_AC_SLEW_RATE=2.174,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.012,TIMING_BOARD_CK_CKN_SLEW_RATE=4.348,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=4.348,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=2.174,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.002,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=1.78,TIMING_BOARD_MAX_DQS_DELAY=0.7,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.14,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.1,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=1.29,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=1.29,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=0.06,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=0.06,TIMING_BOARD_SKEW_WITHIN_DQS=0.009,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.145,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.16,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.22,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.32,TIMING_TDH=45,TIMING_TDQSCK=255,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=100,TIMING_TDQSS=0.27,TIMING_TDS=10,TIMING_TDSH=0.18,TIMING_TDSS=0.18,TIMING_TIH=120,TIMING_TIS=170,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=true,USER_DEBUG_LEVEL=0,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=true,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=true,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=true,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=true)(altera_mem_if_ddr3_afi_mux:16.1:AC_PARITY=false,AC_ROM_MR0=0110001110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0110101110000,AC_ROM_MR0_DLL_RESET_MIRR=0110011101000,AC_ROM_MR0_MIRR=0110001101001,AC_ROM_MR1=0000001000110,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000100110,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0001000011000,AC_ROM_MR2_MIRR=0001000011000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,AFI_ADDR_WIDTH=56,AFI_BANKADDR_WIDTH=12,AFI_CLK_EN_WIDTH=4,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=4,AFI_CS_WIDTH=4,AFI_DM_WIDTH=64,AFI_DQ_WIDTH=512,AFI_ODT_WIDTH=4,AFI_RATE_RATIO=4,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=32,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=32,AFI_WRITE_DQS_WIDTH=32,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,CFG_TCCD=2,CFG_TCCD_NS=2.5,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=0,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=0,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEVICE_DEPTH=1,DEVICE_FAMILY=Stratix V,DEVICE_FAMILY_PARAM=Stratix V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=false,HARD_PHY=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x000000000000000000,LRDIMM_INT=0,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=800.0,MEM_CLK_FREQ_MAX=800.0,MEM_CLK_MAX_NS=1.25,MEM_CLK_MAX_PS=1250.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=RZQ/7,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=14,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_RTT_NOM=RZQ/6,MEM_RTT_WR=RZQ/4,MEM_SRT=Normal,MEM_TCL=11,MEM_TDQSCK=1,MEM_TFAW=24,MEM_TFAW_NS=30.0,MEM_TINIT_CK=400000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=28,MEM_TRAS_NS=35.0,MEM_TRC=39,MEM_TRCD=11,MEM_TRCD_NS=13.75,MEM_TREFI=6240,MEM_TREFI_US=7.8,MEM_TRFC=128,MEM_TRFC_NS=160.0,MEM_TRP=11,MEM_TRP_NS=13.75,MEM_TRRD=5,MEM_TRRD_NS=6.0,MEM_TRTP=6,MEM_TRTP_NS=7.5,MEM_TWR=12,MEM_TWR_NS=15.0,MEM_TWTR=4,MEM_TYPE=DDR3,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL=8,MEM_WTCL_INT=8,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=7,MR0_DLL=1,MR0_PD=0,MR0_WR=6,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=1,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=3,MR2_RTT_WR=1,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEXTGEN=true,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,PRE_V_SERIES_FAMILY=false,RATE=Quarter,RDIMM=false,RDIMM_CONFIG=0,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=1,SPEED_GRADE=2,SYS_INFO_DEVICE_FAMILY=Stratix V,TIMING_TDH=45,TIMING_TDQSCK=255,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=100,TIMING_TDQSS=0.27,TIMING_TDS=10,TIMING_TDSH=0.18,TIMING_TDSS=0.18,TIMING_TIH=120,TIMING_TIS=170,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRK_PARALLEL_SCC_LOAD=true,USE_DQS_TRACKING=true,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SHADOW_REGS=false)(altera_mem_if_ddr3_afi_splitter:16.1:AC_PARITY=false,AC_ROM_MR0=0110001110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0110101110000,AC_ROM_MR0_DLL_RESET_MIRR=0110011101000,AC_ROM_MR0_MIRR=0110001101001,AC_ROM_MR1=0000001000110,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000100110,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0001000011000,AC_ROM_MR2_MIRR=0001000011000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,AFI_ADDR_WIDTH=56,AFI_BANKADDR_WIDTH=12,AFI_CLK_EN_WIDTH=4,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=4,AFI_CS_WIDTH=4,AFI_DM_WIDTH=64,AFI_DQ_WIDTH=512,AFI_ODT_WIDTH=4,AFI_RATE_RATIO=4,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=32,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=32,AFI_WRITE_DQS_WIDTH=32,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,CFG_TCCD=2,CFG_TCCD_NS=2.5,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=0,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=0,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEVICE_DEPTH=1,DEVICE_FAMILY=Stratix V,DEVICE_FAMILY_PARAM=Stratix V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=false,HARD_PHY=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x000000000000000000,LRDIMM_INT=0,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=800.0,MEM_CLK_FREQ_MAX=800.0,MEM_CLK_MAX_NS=1.25,MEM_CLK_MAX_PS=1250.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=RZQ/7,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=14,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_RTT_NOM=RZQ/6,MEM_RTT_WR=RZQ/4,MEM_SRT=Normal,MEM_TCL=11,MEM_TDQSCK=1,MEM_TFAW=24,MEM_TFAW_NS=30.0,MEM_TINIT_CK=400000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=28,MEM_TRAS_NS=35.0,MEM_TRC=39,MEM_TRCD=11,MEM_TRCD_NS=13.75,MEM_TREFI=6240,MEM_TREFI_US=7.8,MEM_TRFC=128,MEM_TRFC_NS=160.0,MEM_TRP=11,MEM_TRP_NS=13.75,MEM_TRRD=5,MEM_TRRD_NS=6.0,MEM_TRTP=6,MEM_TRTP_NS=7.5,MEM_TWR=12,MEM_TWR_NS=15.0,MEM_TWTR=4,MEM_TYPE=DDR3,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL=8,MEM_WTCL_INT=8,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=7,MR0_DLL=1,MR0_PD=0,MR0_WR=6,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=1,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=3,MR2_RTT_WR=1,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEXTGEN=true,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,PRE_V_SERIES_FAMILY=false,RATE=Quarter,RDIMM=false,RDIMM_CONFIG=0,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=1,SPEED_GRADE=2,SYS_INFO_DEVICE_FAMILY=Stratix V,TIMING_TDH=45,TIMING_TDQSCK=255,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=100,TIMING_TDQSS=0.27,TIMING_TDS=10,TIMING_TDSH=0.18,TIMING_TDSS=0.18,TIMING_TIH=120,TIMING_TIS=170,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRK_PARALLEL_SCC_LOAD=true,USE_DQS_TRACKING=true,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SHADOW_REGS=false)(altera_mem_if_ddr3_qseq:16.1:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=true,AC_PARITY=false,AC_ROM_MR0=0110001110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0110101110000,AC_ROM_MR0_DLL_RESET_MIRR=0110011101000,AC_ROM_MR0_MIRR=0110001101001,AC_ROM_MR1=0000001000110,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000100110,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0001000011000,AC_ROM_MR2_MIRR=0001000011000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,ADD_EFFICIENCY_MONITOR=false,ADD_EXTERNAL_SEQ_DEBUG_NIOS=false,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=56,AFI_BANKADDR_WIDTH=12,AFI_CLK_EN_WIDTH=4,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=4,AFI_CS_WIDTH=4,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=64,AFI_DQ_WIDTH=512,AFI_MAX_READ_LATENCY_COUNT_WIDTH=6,AFI_MAX_WRITE_LATENCY_COUNT_WIDTH=6,AFI_ODT_WIDTH=4,AFI_RATE_RATIO=4,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=32,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=32,AFI_WRITE_DQS_WIDTH=32,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AVL_ADDR_WIDTH=13,AVL_DATA_WIDTH=32,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=6,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=29,CFG_TCCD=2,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_DEBUG_CONNECTION=EXPORT,CORE_PERIPHERY_DUAL_CLOCK=true,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=0,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=0,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=11,DELAY_PER_DQS_EN_DCHAIN_TAP=11,DELAY_PER_OPA_TAP=156,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Stratix V,DEVICE_FAMILY_PARAM=Stratix V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=2,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=127,DQS_IN_DELAY_MAX=63,DQS_PHASE_SHIFT=9000,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=true,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=false,EARLY_ADDR_CMD_CLK_TRANSFER=false,ED_EXPORT_SEQ_DEBUG=false,ENABLE_CSR_SOFT_RESET_REQ=false,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=false,ENABLE_EXPORT_SEQ_DEBUG_BRIDGE=false,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FIX_READ_LATENCY=8,FLY_BY=true,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=21,IO_DQS_EN_DELAY_OFFSET=128,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=5,IO_DQS_OUT_RESERVE=20,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=63,IO_OUT1_DELAY_MAX=63,IO_OUT2_DELAY_MAX=63,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=SSTL-15,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x000000000000000000,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=4,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=800.0,MEM_CLK_FREQ_CACHE=0.0,MEM_CLK_FREQ_MAX=800.0,MEM_CLK_MAX_NS=1.25,MEM_CLK_MAX_PS=1250.0,MEM_CLK_NS=1.25,MEM_CLK_PS=1250.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=RZQ/7,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=14,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_RTT_NOM=RZQ/6,MEM_RTT_WR=RZQ/4,MEM_SRT=Normal,MEM_TCL=11,MEM_TDQSCK=1,MEM_TFAW=24,MEM_TFAW_NS=30.0,MEM_TINIT_CK=400000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=28,MEM_TRAS_NS=35.0,MEM_TRC=39,MEM_TRCD=11,MEM_TRCD_NS=13.75,MEM_TREFI=6240,MEM_TREFI_US=7.8,MEM_TRFC=128,MEM_TRFC_NS=160.0,MEM_TRP=11,MEM_TRP_NS=13.75,MEM_TRRD=5,MEM_TRRD_NS=6.0,MEM_TRTP=6,MEM_TRTP_NS=7.5,MEM_TWR=12,MEM_TWR_NS=15.0,MEM_TWTR=4,MEM_TYPE=DDR3,MEM_T_RL=12,MEM_T_WL=6,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_VOLTAGE=1.5V DDR3,MEM_WTCL=8,MEM_WTCL_INT=8,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=7,MR0_DLL=1,MR0_PD=0,MR0_WR=6,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=1,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=3,MR2_RTT_WR=1,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=3,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_OCT_SHARING_INTERFACES=1,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=0,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=true,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=Unknown,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=true,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=161,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=2000000,PLL_ADDR_CMD_CLK_DIV_CACHE=2000000,PLL_ADDR_CMD_CLK_DIV_PARAM=2000000,PLL_ADDR_CMD_CLK_FREQ=400.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=400.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=400.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=2500 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_ADDR_CMD_CLK_FREQ_STR=400.0 MHz,PLL_ADDR_CMD_CLK_MULT=16000000,PLL_ADDR_CMD_CLK_MULT_CACHE=16000000,PLL_ADDR_CMD_CLK_MULT_PARAM=16000000,PLL_ADDR_CMD_CLK_PHASE_DEG=0.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=0.0,PLL_ADDR_CMD_CLK_PHASE_PS=0,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=0,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_STR=0 ps,PLL_AFI_CLK_DIV=4000000,PLL_AFI_CLK_DIV_CACHE=4000000,PLL_AFI_CLK_DIV_PARAM=4000000,PLL_AFI_CLK_FREQ=200.0,PLL_AFI_CLK_FREQ_CACHE=200.0,PLL_AFI_CLK_FREQ_PARAM=200.0,PLL_AFI_CLK_FREQ_SIM_STR=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=5000 ps,PLL_AFI_CLK_FREQ_STR=200.0 MHz,PLL_AFI_CLK_MULT=16000000,PLL_AFI_CLK_MULT_CACHE=16000000,PLL_AFI_CLK_MULT_PARAM=16000000,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=8000000,PLL_AFI_HALF_CLK_DIV_CACHE=8000000,PLL_AFI_HALF_CLK_DIV_PARAM=8000000,PLL_AFI_HALF_CLK_FREQ=100.0,PLL_AFI_HALF_CLK_FREQ_CACHE=100.0,PLL_AFI_HALF_CLK_FREQ_PARAM=100.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=10000 ps,PLL_AFI_HALF_CLK_FREQ_STR=100.0 MHz,PLL_AFI_HALF_CLK_MULT=16000000,PLL_AFI_HALF_CLK_MULT_CACHE=16000000,PLL_AFI_HALF_CLK_MULT_PARAM=16000000,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=0,PLL_AFI_PHY_CLK_DIV_CACHE=0,PLL_AFI_PHY_CLK_DIV_PARAM=0,PLL_AFI_PHY_CLK_FREQ=0.0,PLL_AFI_PHY_CLK_FREQ_CACHE=0.0,PLL_AFI_PHY_CLK_FREQ_PARAM=0.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=0 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_FREQ_STR=,PLL_AFI_PHY_CLK_MULT=0,PLL_AFI_PHY_CLK_MULT_CACHE=0,PLL_AFI_PHY_CLK_MULT_PARAM=0,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_PHASE_PS_STR=,PLL_C2P_WRITE_CLK_DIV=2000000,PLL_C2P_WRITE_CLK_DIV_CACHE=2000000,PLL_C2P_WRITE_CLK_DIV_PARAM=2000000,PLL_C2P_WRITE_CLK_FREQ=400.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=400.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=400.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=2500 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_C2P_WRITE_CLK_FREQ_STR=400.0 MHz,PLL_C2P_WRITE_CLK_MULT=16000000,PLL_C2P_WRITE_CLK_MULT_CACHE=16000000,PLL_C2P_WRITE_CLK_MULT_PARAM=16000000,PLL_C2P_WRITE_CLK_PHASE_DEG=67.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=468,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=468,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=468,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_STR=468 ps,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=true,PLL_CONFIG_CLK_DIV=32000000,PLL_CONFIG_CLK_DIV_CACHE=32000000,PLL_CONFIG_CLK_DIV_PARAM=32000000,PLL_CONFIG_CLK_FREQ=25.0,PLL_CONFIG_CLK_FREQ_CACHE=25.0,PLL_CONFIG_CLK_FREQ_PARAM=25.0,PLL_CONFIG_CLK_FREQ_SIM_STR=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=40000 ps,PLL_CONFIG_CLK_FREQ_STR=25.0 MHz,PLL_CONFIG_CLK_MULT=16000000,PLL_CONFIG_CLK_MULT_CACHE=16000000,PLL_CONFIG_CLK_MULT_PARAM=16000000,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=2000000,PLL_HR_CLK_DIV_CACHE=2000000,PLL_HR_CLK_DIV_PARAM=2000000,PLL_HR_CLK_FREQ=400.0,PLL_HR_CLK_FREQ_CACHE=400.0,PLL_HR_CLK_FREQ_PARAM=400.0,PLL_HR_CLK_FREQ_SIM_STR=2500 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_HR_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_HR_CLK_FREQ_STR=400.0 MHz,PLL_HR_CLK_MULT=16000000,PLL_HR_CLK_MULT_CACHE=16000000,PLL_HR_CLK_MULT_PARAM=16000000,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=0 ps,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_HR_CLK_PHASE_PS_STR=0 ps,PLL_LOCATION=Left_Right,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=1000000,PLL_MEM_CLK_FREQ=800.0,PLL_MEM_CLK_FREQ_CACHE=800.0,PLL_MEM_CLK_FREQ_PARAM=800.0,PLL_MEM_CLK_FREQ_SIM_STR=1250 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=1250 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=1250 ps,PLL_MEM_CLK_FREQ_STR=800.0 MHz,PLL_MEM_CLK_MULT=16000000,PLL_MEM_CLK_MULT_CACHE=16000000,PLL_MEM_CLK_MULT_PARAM=16000000,PLL_MEM_CLK_PHASE_DEG=225.0,PLL_MEM_CLK_PHASE_DEG_SIM=45.0,PLL_MEM_CLK_PHASE_PS=781,PLL_MEM_CLK_PHASE_PS_CACHE=781,PLL_MEM_CLK_PHASE_PS_PARAM=781,PLL_MEM_CLK_PHASE_PS_SIM=156,PLL_MEM_CLK_PHASE_PS_SIM_STR=156 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=156 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=156 ps,PLL_MEM_CLK_PHASE_PS_STR=781 ps,PLL_NIOS_CLK_DIV=8000000,PLL_NIOS_CLK_DIV_CACHE=8000000,PLL_NIOS_CLK_DIV_PARAM=8000000,PLL_NIOS_CLK_FREQ=100.0,PLL_NIOS_CLK_FREQ_CACHE=100.0,PLL_NIOS_CLK_FREQ_PARAM=100.0,PLL_NIOS_CLK_FREQ_SIM_STR=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=10000 ps,PLL_NIOS_CLK_FREQ_STR=100.0 MHz,PLL_NIOS_CLK_MULT=16000000,PLL_NIOS_CLK_MULT_CACHE=16000000,PLL_NIOS_CLK_MULT_PARAM=16000000,PLL_NIOS_CLK_PHASE_DEG=0.0,PLL_NIOS_CLK_PHASE_DEG_SIM=0.0,PLL_NIOS_CLK_PHASE_PS=0,PLL_NIOS_CLK_PHASE_PS_CACHE=0,PLL_NIOS_CLK_PHASE_PS_PARAM=0,PLL_NIOS_CLK_PHASE_PS_SIM=0,PLL_NIOS_CLK_PHASE_PS_SIM_STR=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_NIOS_CLK_PHASE_PS_STR=0 ps,PLL_P2C_READ_CLK_DIV=2000000,PLL_P2C_READ_CLK_DIV_CACHE=2000000,PLL_P2C_READ_CLK_DIV_PARAM=2000000,PLL_P2C_READ_CLK_FREQ=400.0,PLL_P2C_READ_CLK_FREQ_CACHE=400.0,PLL_P2C_READ_CLK_FREQ_PARAM=400.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=2500 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_P2C_READ_CLK_FREQ_STR=400.0 MHz,PLL_P2C_READ_CLK_MULT=16000000,PLL_P2C_READ_CLK_MULT_CACHE=16000000,PLL_P2C_READ_CLK_MULT_PARAM=16000000,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=0 ps,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_P2C_READ_CLK_PHASE_PS_STR=0 ps,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=1000000,PLL_WRITE_CLK_FREQ=800.0,PLL_WRITE_CLK_FREQ_CACHE=800.0,PLL_WRITE_CLK_FREQ_PARAM=800.0,PLL_WRITE_CLK_FREQ_SIM_STR=1250 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=1250 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=1250 ps,PLL_WRITE_CLK_FREQ_STR=800.0 MHz,PLL_WRITE_CLK_MULT=16000000,PLL_WRITE_CLK_MULT_CACHE=16000000,PLL_WRITE_CLK_MULT_PARAM=16000000,PLL_WRITE_CLK_PHASE_DEG=315.0,PLL_WRITE_CLK_PHASE_DEG_SIM=135.0,PLL_WRITE_CLK_PHASE_PS=1093,PLL_WRITE_CLK_PHASE_PS_CACHE=1093,PLL_WRITE_CLK_PHASE_PS_PARAM=1093,PLL_WRITE_CLK_PHASE_PS_SIM=469,PLL_WRITE_CLK_PHASE_PS_SIM_STR=469 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=469 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=469 ps,PLL_WRITE_CLK_PHASE_PS_STR=1093 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=3,QVLD_WR_ADDRESS_OFFSET=4,RATE=Quarter,RATE_CACHE=Unknown,RDIMM=false,RDIMM_CONFIG=0,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=false,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=50.0,REF_CLK_FREQ_CACHE=0.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=800.0,REF_CLK_FREQ_MAX_PARAM=800.0,REF_CLK_FREQ_MIN_CACHE=5.0,REF_CLK_FREQ_MIN_PARAM=5.0,REF_CLK_FREQ_PARAM_VALID=true,REF_CLK_FREQ_STR=50.0 MHz,REF_CLK_NS=20.0,REF_CLK_PS=20000.0,REGISTER_C2P=true,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=Unknown,SEQ_BURST_COUNT_WIDTH=0,SEQ_MODE=0,SKIP_MEM_INIT=true,SPEED_GRADE=2,SPEED_GRADE_CACHE=,SYS_INFO_DEVICE_FAMILY=Stratix V,TB_MEM_CLK_FREQ=800.0,TB_MEM_IF_DQ_WIDTH=64,TB_MEM_IF_READ_DQS_WIDTH=8,TB_PLL_DLL_MASTER=true,TB_RATE=QUARTER,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.05,TIMING_BOARD_AC_SLEW_RATE=2.174,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.012,TIMING_BOARD_CK_CKN_SLEW_RATE=4.348,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=4.348,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=2.174,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.002,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=1.78,TIMING_BOARD_MAX_DQS_DELAY=0.7,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.14,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.1,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=1.29,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=1.29,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=0.06,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=0.06,TIMING_BOARD_SKEW_WITHIN_DQS=0.009,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.145,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.16,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.22,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.32,TIMING_TDH=45,TIMING_TDQSCK=255,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=100,TIMING_TDQSS=0.27,TIMING_TDS=10,TIMING_TDSH=0.18,TIMING_TDSS=0.18,TIMING_TIH=120,TIMING_TIS=170,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=true,USER_DEBUG_LEVEL=0,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=true,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=true,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=true,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=true)(altera_mem_if_nextgen_ddr3_controller:16.1:AC_PARITY=false,AC_ROM_MR0=0110001110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0110101110000,AC_ROM_MR0_DLL_RESET_MIRR=0110011101000,AC_ROM_MR0_MIRR=0110001101001,AC_ROM_MR1=0000001000110,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000100110,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0001000011000,AC_ROM_MR2_MIRR=0001000011000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,ADDR_CMD_DDR=0,ADDR_ORDER=0,ADDR_RATE_RATIO=1,AFI_ADDR_WIDTH=56,AFI_BANKADDR_WIDTH=12,AFI_CLK_EN_WIDTH=4,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=4,AFI_CS_WIDTH=4,AFI_DM_WIDTH=64,AFI_DQ_WIDTH=512,AFI_ODT_WIDTH=4,AFI_RATE_RATIO=4,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=32,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=32,AFI_WRITE_DQS_WIDTH=32,ALLOCATED_RFIFO_PORT=0,None,None,None,None,None,ALLOCATED_WFIFO_PORT=0,None,None,None,None,None,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AUTO_DEVICE=5SGXEA7N2F45C2,AUTO_DEVICE_SPEEDGRADE=2_H2,AUTO_PD_CYCLES=0,AUTO_POWERDN_EN=false,AVL_ADDR_WIDTH=24,AVL_ADDR_WIDTH_PORT_0=0,AVL_ADDR_WIDTH_PORT_1=0,AVL_ADDR_WIDTH_PORT_2=0,AVL_ADDR_WIDTH_PORT_3=0,AVL_ADDR_WIDTH_PORT_4=0,AVL_ADDR_WIDTH_PORT_5=0,AVL_BE_WIDTH=64,AVL_DATA_WIDTH=512,AVL_DATA_WIDTH_PORT=32,32,32,32,32,32,AVL_DATA_WIDTH_PORT_0=0,AVL_DATA_WIDTH_PORT_1=0,AVL_DATA_WIDTH_PORT_2=0,AVL_DATA_WIDTH_PORT_3=0,AVL_DATA_WIDTH_PORT_4=0,AVL_DATA_WIDTH_PORT_5=0,AVL_MAX_SIZE=4,AVL_NUM_SYMBOLS=64,AVL_NUM_SYMBOLS_PORT_0=2,AVL_NUM_SYMBOLS_PORT_1=2,AVL_NUM_SYMBOLS_PORT_2=2,AVL_NUM_SYMBOLS_PORT_3=2,AVL_NUM_SYMBOLS_PORT_4=2,AVL_NUM_SYMBOLS_PORT_5=2,AVL_PORT=,AVL_SIZE_WIDTH=3,AVL_SYMBOL_WIDTH=8,AV_PORT_0_CONNECT_TO_CV_PORT=0,AV_PORT_1_CONNECT_TO_CV_PORT=1,AV_PORT_2_CONNECT_TO_CV_PORT=2,AV_PORT_3_CONNECT_TO_CV_PORT=3,AV_PORT_4_CONNECT_TO_CV_PORT=4,AV_PORT_5_CONNECT_TO_CV_PORT=5,BYTE_ENABLE=true,CFG_ADDR_ORDER=0,CFG_BURST_LENGTH=8,CFG_CLR_INTR=0,CFG_DATA_REORDERING_TYPE=INTER_BANK,CFG_ECC_DECODER_REG=0,CFG_ENABLE_NO_DM=0,CFG_ERRCMD_FIFO_REG=0,CFG_INTERFACE_WIDTH=64,CFG_MEM_CLK_ENTRY_CYCLES=40,CFG_PDN_EXIT_CYCLES=10,CFG_PORT_WIDTH_READ_ODT_CHIP=1,CFG_PORT_WIDTH_WRITE_ODT_CHIP=1,CFG_POWER_SAVING_EXIT_CYCLES=5,CFG_READ_ODT_CHIP=0,CFG_REORDER_DATA=true,CFG_SELF_RFSH_EXIT_CYCLES=512,CFG_STARVE_LIMIT=10,CFG_TCCD=2,CFG_TCCD_NS=2.5,CFG_TYPE=2,CFG_WRITE_ODT_CHIP=1,CONTINUE_AFTER_CAL_FAIL=false,CONTROLLER_LATENCY=5,CONTROLLER_TYPE=nextgen_v110,CPORT_TYPE_PORT=Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,CPORT_TYPE_PORT_0=0,CPORT_TYPE_PORT_1=0,CPORT_TYPE_PORT_2=0,CPORT_TYPE_PORT_3=0,CPORT_TYPE_PORT_4=0,CPORT_TYPE_PORT_5=0,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_AUTOPCH_EN=false,CTL_CMD_QUEUE_DEPTH=8,CTL_CSR_CONNECTION=INTERNAL_JTAG,CTL_CSR_ENABLED=false,CTL_CSR_READ_ONLY=1,CTL_CS_WIDTH=1,CTL_DEEP_POWERDN_EN=false,CTL_DYNAMIC_BANK_ALLOCATION=false,CTL_DYNAMIC_BANK_NUM=4,CTL_ECC_AUTO_CORRECTION_ENABLED=false,CTL_ECC_CSR_ENABLED=false,CTL_ECC_ENABLED=false,CTL_ECC_MULTIPLES_16_24_40_72=1,CTL_ECC_MULTIPLES_40_72=1,CTL_ENABLE_BURST_INTERRUPT=false,CTL_ENABLE_BURST_INTERRUPT_INT=false,CTL_ENABLE_BURST_TERMINATE=false,CTL_ENABLE_BURST_TERMINATE_INT=false,CTL_ENABLE_WDATA_PATH_LATENCY=false,CTL_HRB_ENABLED=false,CTL_LOOK_AHEAD_DEPTH=4,CTL_ODT_ENABLED=true,CTL_OUTPUT_REGD=false,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=0,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_REGDIMM_ENABLED=false,CTL_SELF_REFRESH=0,CTL_SELF_REFRESH_EN=false,CTL_TBP_NUM=4,CTL_USR_REFRESH=0,CTL_USR_REFRESH_EN=false,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=0,CTL_WR_TO_WR_EXTRA_CLK=0,CTL_ZQCAL_EN=false,CUT_NEW_FAMILY_TIMING=true,CV_AVL_ADDR_WIDTH_PORT_0=0,CV_AVL_ADDR_WIDTH_PORT_1=0,CV_AVL_ADDR_WIDTH_PORT_2=0,CV_AVL_ADDR_WIDTH_PORT_3=0,CV_AVL_ADDR_WIDTH_PORT_4=0,CV_AVL_ADDR_WIDTH_PORT_5=0,CV_AVL_DATA_WIDTH_PORT_0=0,CV_AVL_DATA_WIDTH_PORT_1=0,CV_AVL_DATA_WIDTH_PORT_2=0,CV_AVL_DATA_WIDTH_PORT_3=0,CV_AVL_DATA_WIDTH_PORT_4=0,CV_AVL_DATA_WIDTH_PORT_5=0,CV_AVL_NUM_SYMBOLS_PORT_0=2,CV_AVL_NUM_SYMBOLS_PORT_1=2,CV_AVL_NUM_SYMBOLS_PORT_2=2,CV_AVL_NUM_SYMBOLS_PORT_3=2,CV_AVL_NUM_SYMBOLS_PORT_4=2,CV_AVL_NUM_SYMBOLS_PORT_5=2,CV_CPORT_TYPE_PORT_0=0,CV_CPORT_TYPE_PORT_1=0,CV_CPORT_TYPE_PORT_2=0,CV_CPORT_TYPE_PORT_3=0,CV_CPORT_TYPE_PORT_4=0,CV_CPORT_TYPE_PORT_5=0,CV_ENUM_AUTO_PCH_ENABLE_0=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_1=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_2=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_3=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_4=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_5=DISABLED,CV_ENUM_CMD_PORT_IN_USE_0=FALSE,CV_ENUM_CMD_PORT_IN_USE_1=FALSE,CV_ENUM_CMD_PORT_IN_USE_2=FALSE,CV_ENUM_CMD_PORT_IN_USE_3=FALSE,CV_ENUM_CMD_PORT_IN_USE_4=FALSE,CV_ENUM_CMD_PORT_IN_USE_5=FALSE,CV_ENUM_CPORT0_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT0_TYPE=DISABLE,CV_ENUM_CPORT0_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_TYPE=DISABLE,CV_ENUM_CPORT1_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_TYPE=DISABLE,CV_ENUM_CPORT2_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_TYPE=DISABLE,CV_ENUM_CPORT3_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_TYPE=DISABLE,CV_ENUM_CPORT4_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_TYPE=DISABLE,CV_ENUM_CPORT5_WFIFO_MAP=FIFO_0,CV_ENUM_ENABLE_BONDING_0=DISABLED,CV_ENUM_ENABLE_BONDING_1=DISABLED,CV_ENUM_ENABLE_BONDING_2=DISABLED,CV_ENUM_ENABLE_BONDING_3=DISABLED,CV_ENUM_ENABLE_BONDING_4=DISABLED,CV_ENUM_ENABLE_BONDING_5=DISABLED,CV_ENUM_PORT0_WIDTH=PORT_64_BIT,CV_ENUM_PORT1_WIDTH=PORT_64_BIT,CV_ENUM_PORT2_WIDTH=PORT_64_BIT,CV_ENUM_PORT3_WIDTH=PORT_64_BIT,CV_ENUM_PORT4_WIDTH=PORT_64_BIT,CV_ENUM_PORT5_WIDTH=PORT_64_BIT,CV_ENUM_PRIORITY_0_0=WEIGHT_0,CV_ENUM_PRIORITY_0_1=WEIGHT_0,CV_ENUM_PRIORITY_0_2=WEIGHT_0,CV_ENUM_PRIORITY_0_3=WEIGHT_0,CV_ENUM_PRIORITY_0_4=WEIGHT_0,CV_ENUM_PRIORITY_0_5=WEIGHT_0,CV_ENUM_PRIORITY_1_0=WEIGHT_0,CV_ENUM_PRIORITY_1_1=WEIGHT_0,CV_ENUM_PRIORITY_1_2=WEIGHT_0,CV_ENUM_PRIORITY_1_3=WEIGHT_0,CV_ENUM_PRIORITY_1_4=WEIGHT_0,CV_ENUM_PRIORITY_1_5=WEIGHT_0,CV_ENUM_PRIORITY_2_0=WEIGHT_0,CV_ENUM_PRIORITY_2_1=WEIGHT_0,CV_ENUM_PRIORITY_2_2=WEIGHT_0,CV_ENUM_PRIORITY_2_3=WEIGHT_0,CV_ENUM_PRIORITY_2_4=WEIGHT_0,CV_ENUM_PRIORITY_2_5=WEIGHT_0,CV_ENUM_PRIORITY_3_0=WEIGHT_0,CV_ENUM_PRIORITY_3_1=WEIGHT_0,CV_ENUM_PRIORITY_3_2=WEIGHT_0,CV_ENUM_PRIORITY_3_3=WEIGHT_0,CV_ENUM_PRIORITY_3_4=WEIGHT_0,CV_ENUM_PRIORITY_3_5=WEIGHT_0,CV_ENUM_PRIORITY_4_0=WEIGHT_0,CV_ENUM_PRIORITY_4_1=WEIGHT_0,CV_ENUM_PRIORITY_4_2=WEIGHT_0,CV_ENUM_PRIORITY_4_3=WEIGHT_0,CV_ENUM_PRIORITY_4_4=WEIGHT_0,CV_ENUM_PRIORITY_4_5=WEIGHT_0,CV_ENUM_PRIORITY_5_0=WEIGHT_0,CV_ENUM_PRIORITY_5_1=WEIGHT_0,CV_ENUM_PRIORITY_5_2=WEIGHT_0,CV_ENUM_PRIORITY_5_3=WEIGHT_0,CV_ENUM_PRIORITY_5_4=WEIGHT_0,CV_ENUM_PRIORITY_5_5=WEIGHT_0,CV_ENUM_PRIORITY_6_0=WEIGHT_0,CV_ENUM_PRIORITY_6_1=WEIGHT_0,CV_ENUM_PRIORITY_6_2=WEIGHT_0,CV_ENUM_PRIORITY_6_3=WEIGHT_0,CV_ENUM_PRIORITY_6_4=WEIGHT_0,CV_ENUM_PRIORITY_6_5=WEIGHT_0,CV_ENUM_PRIORITY_7_0=WEIGHT_0,CV_ENUM_PRIORITY_7_1=WEIGHT_0,CV_ENUM_PRIORITY_7_2=WEIGHT_0,CV_ENUM_PRIORITY_7_3=WEIGHT_0,CV_ENUM_PRIORITY_7_4=WEIGHT_0,CV_ENUM_PRIORITY_7_5=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_RD_DWIDTH_0=DWIDTH_0,CV_ENUM_RD_DWIDTH_1=DWIDTH_0,CV_ENUM_RD_DWIDTH_2=DWIDTH_0,CV_ENUM_RD_DWIDTH_3=DWIDTH_0,CV_ENUM_RD_DWIDTH_4=DWIDTH_0,CV_ENUM_RD_DWIDTH_5=DWIDTH_0,CV_ENUM_RD_PORT_INFO_0=USE_NO,CV_ENUM_RD_PORT_INFO_1=USE_NO,CV_ENUM_RD_PORT_INFO_2=USE_NO,CV_ENUM_RD_PORT_INFO_3=USE_NO,CV_ENUM_RD_PORT_INFO_4=USE_NO,CV_ENUM_RD_PORT_INFO_5=USE_NO,CV_ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_WR_DWIDTH_0=DWIDTH_0,CV_ENUM_WR_DWIDTH_1=DWIDTH_0,CV_ENUM_WR_DWIDTH_2=DWIDTH_0,CV_ENUM_WR_DWIDTH_3=DWIDTH_0,CV_ENUM_WR_DWIDTH_4=DWIDTH_0,CV_ENUM_WR_DWIDTH_5=DWIDTH_0,CV_ENUM_WR_PORT_INFO_0=USE_NO,CV_ENUM_WR_PORT_INFO_1=USE_NO,CV_ENUM_WR_PORT_INFO_2=USE_NO,CV_ENUM_WR_PORT_INFO_3=USE_NO,CV_ENUM_WR_PORT_INFO_4=USE_NO,CV_ENUM_WR_PORT_INFO_5=USE_NO,CV_INTG_RCFG_SUM_WT_PRIORITY_0=0,CV_INTG_RCFG_SUM_WT_PRIORITY_1=0,CV_INTG_RCFG_SUM_WT_PRIORITY_2=0,CV_INTG_RCFG_SUM_WT_PRIORITY_3=0,CV_INTG_RCFG_SUM_WT_PRIORITY_4=0,CV_INTG_RCFG_SUM_WT_PRIORITY_5=0,CV_INTG_RCFG_SUM_WT_PRIORITY_6=0,CV_INTG_RCFG_SUM_WT_PRIORITY_7=0,CV_INTG_SUM_WT_PRIORITY_0=0,CV_INTG_SUM_WT_PRIORITY_1=0,CV_INTG_SUM_WT_PRIORITY_2=0,CV_INTG_SUM_WT_PRIORITY_3=0,CV_INTG_SUM_WT_PRIORITY_4=0,CV_INTG_SUM_WT_PRIORITY_5=0,CV_INTG_SUM_WT_PRIORITY_6=0,CV_INTG_SUM_WT_PRIORITY_7=0,CV_LSB_RFIFO_PORT_0=5,CV_LSB_RFIFO_PORT_1=5,CV_LSB_RFIFO_PORT_2=5,CV_LSB_RFIFO_PORT_3=5,CV_LSB_RFIFO_PORT_4=5,CV_LSB_RFIFO_PORT_5=5,CV_LSB_WFIFO_PORT_0=5,CV_LSB_WFIFO_PORT_1=5,CV_LSB_WFIFO_PORT_2=5,CV_LSB_WFIFO_PORT_3=5,CV_LSB_WFIFO_PORT_4=5,CV_LSB_WFIFO_PORT_5=5,CV_MSB_RFIFO_PORT_0=5,CV_MSB_RFIFO_PORT_1=5,CV_MSB_RFIFO_PORT_2=5,CV_MSB_RFIFO_PORT_3=5,CV_MSB_RFIFO_PORT_4=5,CV_MSB_RFIFO_PORT_5=5,CV_MSB_WFIFO_PORT_0=5,CV_MSB_WFIFO_PORT_1=5,CV_MSB_WFIFO_PORT_2=5,CV_MSB_WFIFO_PORT_3=5,CV_MSB_WFIFO_PORT_4=5,CV_MSB_WFIFO_PORT_5=5,CV_PORT_0_CONNECT_TO_AV_PORT=0,CV_PORT_1_CONNECT_TO_AV_PORT=1,CV_PORT_2_CONNECT_TO_AV_PORT=2,CV_PORT_3_CONNECT_TO_AV_PORT=3,CV_PORT_4_CONNECT_TO_AV_PORT=4,CV_PORT_5_CONNECT_TO_AV_PORT=5,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEBUG_MODE=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Stratix V,DEVICE_FAMILY_PARAM=Stratix V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,DWIDTH_RATIO=8,ENABLE_BONDING=false,ENABLE_BURST_MERGE=false,ENABLE_CTRL_AVALON_INTERFACE=true,ENABLE_USER_ECC=false,ENUM_ATTR_COUNTER_ONE_RESET=DISABLED,ENUM_ATTR_COUNTER_ZERO_RESET=DISABLED,ENUM_ATTR_STATIC_CONFIG_VALID=DISABLED,ENUM_AUTO_PCH_ENABLE_0=DISABLED,ENUM_AUTO_PCH_ENABLE_1=DISABLED,ENUM_AUTO_PCH_ENABLE_2=DISABLED,ENUM_AUTO_PCH_ENABLE_3=DISABLED,ENUM_AUTO_PCH_ENABLE_4=DISABLED,ENUM_AUTO_PCH_ENABLE_5=DISABLED,ENUM_CAL_REQ=DISABLED,ENUM_CFG_BURST_LENGTH=BL_8,ENUM_CFG_INTERFACE_WIDTH=DWIDTH_32,ENUM_CFG_SELF_RFSH_EXIT_CYCLES=,ENUM_CFG_STARVE_LIMIT=STARVE_LIMIT_32,ENUM_CFG_TYPE=DDR3,ENUM_CLOCK_OFF_0=DISABLED,ENUM_CLOCK_OFF_1=DISABLED,ENUM_CLOCK_OFF_2=DISABLED,ENUM_CLOCK_OFF_3=DISABLED,ENUM_CLOCK_OFF_4=DISABLED,ENUM_CLOCK_OFF_5=DISABLED,ENUM_CLR_INTR=NO_CLR_INTR,ENUM_CMD_PORT_IN_USE_0=FALSE,ENUM_CMD_PORT_IN_USE_1=FALSE,ENUM_CMD_PORT_IN_USE_2=FALSE,ENUM_CMD_PORT_IN_USE_3=FALSE,ENUM_CMD_PORT_IN_USE_4=FALSE,ENUM_CMD_PORT_IN_USE_5=FALSE,ENUM_CPORT0_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT0_RFIFO_MAP=FIFO_0,ENUM_CPORT0_TYPE=DISABLE,ENUM_CPORT0_WFIFO_MAP=FIFO_0,ENUM_CPORT1_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT1_RFIFO_MAP=FIFO_0,ENUM_CPORT1_TYPE=DISABLE,ENUM_CPORT1_WFIFO_MAP=FIFO_0,ENUM_CPORT2_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT2_RFIFO_MAP=FIFO_0,ENUM_CPORT2_TYPE=DISABLE,ENUM_CPORT2_WFIFO_MAP=FIFO_0,ENUM_CPORT3_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT3_RFIFO_MAP=FIFO_0,ENUM_CPORT3_TYPE=DISABLE,ENUM_CPORT3_WFIFO_MAP=FIFO_0,ENUM_CPORT4_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT4_RFIFO_MAP=FIFO_0,ENUM_CPORT4_TYPE=DISABLE,ENUM_CPORT4_WFIFO_MAP=FIFO_0,ENUM_CPORT5_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT5_RFIFO_MAP=FIFO_0,ENUM_CPORT5_TYPE=DISABLE,ENUM_CPORT5_WFIFO_MAP=FIFO_0,ENUM_CTL_ADDR_ORDER=CHIP_BANK_ROW_COL,ENUM_CTL_ECC_ENABLED=CTL_ECC_DISABLED,ENUM_CTL_ECC_RMW_ENABLED=CTL_ECC_RMW_DISABLED,ENUM_CTL_REGDIMM_ENABLED=REGDIMM_DISABLED,ENUM_CTL_USR_REFRESH=CTL_USR_REFRESH_DISABLED,ENUM_CTRL_WIDTH=DATA_WIDTH_64_BIT,ENUM_DELAY_BONDING=BONDING_LATENCY_0,ENUM_DFX_BYPASS_ENABLE=DFX_BYPASS_DISABLED,ENUM_DISABLE_MERGING=MERGING_ENABLED,ENUM_ECC_DQ_WIDTH=ECC_DQ_WIDTH_0,ENUM_ENABLE_ATPG=DISABLED,ENUM_ENABLE_BONDING_0=DISABLED,ENUM_ENABLE_BONDING_1=DISABLED,ENUM_ENABLE_BONDING_2=DISABLED,ENUM_ENABLE_BONDING_3=DISABLED,ENUM_ENABLE_BONDING_4=DISABLED,ENUM_ENABLE_BONDING_5=DISABLED,ENUM_ENABLE_BONDING_WRAPBACK=DISABLED,ENUM_ENABLE_BURST_INTERRUPT=DISABLED,ENUM_ENABLE_BURST_TERMINATE=DISABLED,ENUM_ENABLE_DQS_TRACKING=DISABLED,ENUM_ENABLE_ECC_CODE_OVERWRITES=DISABLED,ENUM_ENABLE_FAST_EXIT_PPD=DISABLED,ENUM_ENABLE_INTR=DISABLED,ENUM_ENABLE_NO_DM=DISABLED,ENUM_ENABLE_PIPELINEGLOBAL=DISABLED,ENUM_GANGED_ARF=DISABLED,ENUM_GEN_DBE=GEN_DBE_DISABLED,ENUM_GEN_SBE=GEN_SBE_DISABLED,ENUM_INC_SYNC=FIFO_SET_2,ENUM_LOCAL_IF_CS_WIDTH=ADDR_WIDTH_2,ENUM_MASK_CORR_DROPPED_INTR=DISABLED,ENUM_MASK_DBE_INTR=DISABLED,ENUM_MASK_SBE_INTR=DISABLED,ENUM_MEM_IF_AL=AL_0,ENUM_MEM_IF_BANKADDR_WIDTH=ADDR_WIDTH_3,ENUM_MEM_IF_BURSTLENGTH=MEM_IF_BURSTLENGTH_8,ENUM_MEM_IF_COLADDR_WIDTH=ADDR_WIDTH_12,ENUM_MEM_IF_CS_PER_RANK=MEM_IF_CS_PER_RANK_1,ENUM_MEM_IF_CS_WIDTH=MEM_IF_CS_WIDTH_1,ENUM_MEM_IF_DQS_WIDTH=DQS_WIDTH_4,ENUM_MEM_IF_DQ_PER_CHIP=MEM_IF_DQ_PER_CHIP_8,ENUM_MEM_IF_DWIDTH=MEM_IF_DWIDTH_32,ENUM_MEM_IF_MEMTYPE=DDR3_SDRAM,ENUM_MEM_IF_ROWADDR_WIDTH=ADDR_WIDTH_16,ENUM_MEM_IF_SPEEDBIN=DDR3_1066_6_6_6,ENUM_MEM_IF_TCCD=TCCD_4,ENUM_MEM_IF_TCL=TCL_6,ENUM_MEM_IF_TCWL=TCWL_5,ENUM_MEM_IF_TFAW=TFAW_16,ENUM_MEM_IF_TMRD=,ENUM_MEM_IF_TRAS=TRAS_16,ENUM_MEM_IF_TRC=TRC_22,ENUM_MEM_IF_TRCD=TRCD_6,ENUM_MEM_IF_TRP=TRP_6,ENUM_MEM_IF_TRRD=TRRD_4,ENUM_MEM_IF_TRTP=TRTP_4,ENUM_MEM_IF_TWR=TWR_6,ENUM_MEM_IF_TWTR=TWTR_4,ENUM_MMR_CFG_MEM_BL=MP_BL_8,ENUM_OUTPUT_REGD=DISABLED,ENUM_PDN_EXIT_CYCLES=SLOW_EXIT,ENUM_PORT0_WIDTH=PORT_64_BIT,ENUM_PORT1_WIDTH=PORT_64_BIT,ENUM_PORT2_WIDTH=PORT_64_BIT,ENUM_PORT3_WIDTH=PORT_64_BIT,ENUM_PORT4_WIDTH=PORT_64_BIT,ENUM_PORT5_WIDTH=PORT_64_BIT,ENUM_PRIORITY_0_0=WEIGHT_0,ENUM_PRIORITY_0_1=WEIGHT_0,ENUM_PRIORITY_0_2=WEIGHT_0,ENUM_PRIORITY_0_3=WEIGHT_0,ENUM_PRIORITY_0_4=WEIGHT_0,ENUM_PRIORITY_0_5=WEIGHT_0,ENUM_PRIORITY_1_0=WEIGHT_0,ENUM_PRIORITY_1_1=WEIGHT_0,ENUM_PRIORITY_1_2=WEIGHT_0,ENUM_PRIORITY_1_3=WEIGHT_0,ENUM_PRIORITY_1_4=WEIGHT_0,ENUM_PRIORITY_1_5=WEIGHT_0,ENUM_PRIORITY_2_0=WEIGHT_0,ENUM_PRIORITY_2_1=WEIGHT_0,ENUM_PRIORITY_2_2=WEIGHT_0,ENUM_PRIORITY_2_3=WEIGHT_0,ENUM_PRIORITY_2_4=WEIGHT_0,ENUM_PRIORITY_2_5=WEIGHT_0,ENUM_PRIORITY_3_0=WEIGHT_0,ENUM_PRIORITY_3_1=WEIGHT_0,ENUM_PRIORITY_3_2=WEIGHT_0,ENUM_PRIORITY_3_3=WEIGHT_0,ENUM_PRIORITY_3_4=WEIGHT_0,ENUM_PRIORITY_3_5=WEIGHT_0,ENUM_PRIORITY_4_0=WEIGHT_0,ENUM_PRIORITY_4_1=WEIGHT_0,ENUM_PRIORITY_4_2=WEIGHT_0,ENUM_PRIORITY_4_3=WEIGHT_0,ENUM_PRIORITY_4_4=WEIGHT_0,ENUM_PRIORITY_4_5=WEIGHT_0,ENUM_PRIORITY_5_0=WEIGHT_0,ENUM_PRIORITY_5_1=WEIGHT_0,ENUM_PRIORITY_5_2=WEIGHT_0,ENUM_PRIORITY_5_3=WEIGHT_0,ENUM_PRIORITY_5_4=WEIGHT_0,ENUM_PRIORITY_5_5=WEIGHT_0,ENUM_PRIORITY_6_0=WEIGHT_0,ENUM_PRIORITY_6_1=WEIGHT_0,ENUM_PRIORITY_6_2=WEIGHT_0,ENUM_PRIORITY_6_3=WEIGHT_0,ENUM_PRIORITY_6_4=WEIGHT_0,ENUM_PRIORITY_6_5=WEIGHT_0,ENUM_PRIORITY_7_0=WEIGHT_0,ENUM_PRIORITY_7_1=WEIGHT_0,ENUM_PRIORITY_7_2=WEIGHT_0,ENUM_PRIORITY_7_3=WEIGHT_0,ENUM_PRIORITY_7_4=WEIGHT_0,ENUM_PRIORITY_7_5=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,ENUM_RD_DWIDTH_0=DWIDTH_0,ENUM_RD_DWIDTH_1=DWIDTH_0,ENUM_RD_DWIDTH_2=DWIDTH_0,ENUM_RD_DWIDTH_3=DWIDTH_0,ENUM_RD_DWIDTH_4=DWIDTH_0,ENUM_RD_DWIDTH_5=DWIDTH_0,ENUM_RD_FIFO_IN_USE_0=FALSE,ENUM_RD_FIFO_IN_USE_1=FALSE,ENUM_RD_FIFO_IN_USE_2=FALSE,ENUM_RD_FIFO_IN_USE_3=FALSE,ENUM_RD_PORT_INFO_0=USE_NO,ENUM_RD_PORT_INFO_1=USE_NO,ENUM_RD_PORT_INFO_2=USE_NO,ENUM_RD_PORT_INFO_3=USE_NO,ENUM_RD_PORT_INFO_4=USE_NO,ENUM_RD_PORT_INFO_5=USE_NO,ENUM_READ_ODT_CHIP=ODT_DISABLED,ENUM_REORDER_DATA=DATA_REORDERING,ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_SINGLE_READY_0=CONCATENATE_RDY,ENUM_SINGLE_READY_1=CONCATENATE_RDY,ENUM_SINGLE_READY_2=CONCATENATE_RDY,ENUM_SINGLE_READY_3=CONCATENATE_RDY,ENUM_STATIC_WEIGHT_0=WEIGHT_0,ENUM_STATIC_WEIGHT_1=WEIGHT_0,ENUM_STATIC_WEIGHT_2=WEIGHT_0,ENUM_STATIC_WEIGHT_3=WEIGHT_0,ENUM_STATIC_WEIGHT_4=WEIGHT_0,ENUM_STATIC_WEIGHT_5=WEIGHT_0,ENUM_SYNC_MODE_0=ASYNCHRONOUS,ENUM_SYNC_MODE_1=ASYNCHRONOUS,ENUM_SYNC_MODE_2=ASYNCHRONOUS,ENUM_SYNC_MODE_3=ASYNCHRONOUS,ENUM_SYNC_MODE_4=ASYNCHRONOUS,ENUM_SYNC_MODE_5=ASYNCHRONOUS,ENUM_TEST_MODE=NORMAL_MODE,ENUM_THLD_JAR1_0=THRESHOLD_32,ENUM_THLD_JAR1_1=THRESHOLD_32,ENUM_THLD_JAR1_2=THRESHOLD_32,ENUM_THLD_JAR1_3=THRESHOLD_32,ENUM_THLD_JAR1_4=THRESHOLD_32,ENUM_THLD_JAR1_5=THRESHOLD_32,ENUM_THLD_JAR2_0=THRESHOLD_16,ENUM_THLD_JAR2_1=THRESHOLD_16,ENUM_THLD_JAR2_2=THRESHOLD_16,ENUM_THLD_JAR2_3=THRESHOLD_16,ENUM_THLD_JAR2_4=THRESHOLD_16,ENUM_THLD_JAR2_5=THRESHOLD_16,ENUM_USER_ECC_EN=DISABLE,ENUM_USER_PRIORITY_0=PRIORITY_0,ENUM_USER_PRIORITY_1=PRIORITY_0,ENUM_USER_PRIORITY_2=PRIORITY_0,ENUM_USER_PRIORITY_3=PRIORITY_0,ENUM_USER_PRIORITY_4=PRIORITY_0,ENUM_USER_PRIORITY_5=PRIORITY_0,ENUM_USE_ALMOST_EMPTY_0=EMPTY,ENUM_USE_ALMOST_EMPTY_1=EMPTY,ENUM_USE_ALMOST_EMPTY_2=EMPTY,ENUM_USE_ALMOST_EMPTY_3=EMPTY,ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO0_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO1_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO2_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO3_RDY_ALMOST_FULL=NOT_FULL,ENUM_WRITE_ODT_CHIP=ODT_DISABLED,ENUM_WR_DWIDTH_0=DWIDTH_0,ENUM_WR_DWIDTH_1=DWIDTH_0,ENUM_WR_DWIDTH_2=DWIDTH_0,ENUM_WR_DWIDTH_3=DWIDTH_0,ENUM_WR_DWIDTH_4=DWIDTH_0,ENUM_WR_DWIDTH_5=DWIDTH_0,ENUM_WR_FIFO_IN_USE_0=FALSE,ENUM_WR_FIFO_IN_USE_1=FALSE,ENUM_WR_FIFO_IN_USE_2=FALSE,ENUM_WR_FIFO_IN_USE_3=FALSE,ENUM_WR_PORT_INFO_0=USE_NO,ENUM_WR_PORT_INFO_1=USE_NO,ENUM_WR_PORT_INFO_2=USE_NO,ENUM_WR_PORT_INFO_3=USE_NO,ENUM_WR_PORT_INFO_4=USE_NO,ENUM_WR_PORT_INFO_5=USE_NO,EXPORT_CSR_PORT=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INTG_CYC_TO_RLD_JARS_0=1,INTG_CYC_TO_RLD_JARS_1=1,INTG_CYC_TO_RLD_JARS_2=1,INTG_CYC_TO_RLD_JARS_3=1,INTG_CYC_TO_RLD_JARS_4=1,INTG_CYC_TO_RLD_JARS_5=1,INTG_EXTRA_CTL_CLK_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK=0,INTG_EXTRA_CTL_CLK_ACT_TO_PCH=0,INTG_EXTRA_CTL_CLK_ACT_TO_RDWR=0,INTG_EXTRA_CTL_CLK_ARF_PERIOD=0,INTG_EXTRA_CTL_CLK_ARF_TO_VALID=0,INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID=0,INTG_EXTRA_CTL_CLK_PCH_TO_VALID=0,INTG_EXTRA_CTL_CLK_PDN_PERIOD=0,INTG_EXTRA_CTL_CLK_PDN_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_TO_PCH=0,INTG_EXTRA_CTL_CLK_RD_TO_RD=0,INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_RD_TO_WR=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_BC=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_SRF_TO_VALID=0,INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL=0,INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_WR_TO_PCH=0,INTG_EXTRA_CTL_CLK_WR_TO_RD=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_BC=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_WR_TO_WR=0,INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP=0,INTG_MEM_AUTO_PD_CYCLES=0,INTG_MEM_CLK_ENTRY_CYCLES=10,INTG_MEM_IF_TREFI=3120,INTG_MEM_IF_TRFC=34,INTG_POWER_SAVING_EXIT_CYCLES=5,INTG_RCFG_SUM_WT_PRIORITY_0=0,INTG_RCFG_SUM_WT_PRIORITY_1=0,INTG_RCFG_SUM_WT_PRIORITY_2=0,INTG_RCFG_SUM_WT_PRIORITY_3=0,INTG_RCFG_SUM_WT_PRIORITY_4=0,INTG_RCFG_SUM_WT_PRIORITY_5=0,INTG_RCFG_SUM_WT_PRIORITY_6=0,INTG_RCFG_SUM_WT_PRIORITY_7=0,INTG_SUM_WT_PRIORITY_0=0,INTG_SUM_WT_PRIORITY_1=0,INTG_SUM_WT_PRIORITY_2=0,INTG_SUM_WT_PRIORITY_3=0,INTG_SUM_WT_PRIORITY_4=0,INTG_SUM_WT_PRIORITY_5=0,INTG_SUM_WT_PRIORITY_6=0,INTG_SUM_WT_PRIORITY_7=0,IS_ES_DEVICE=false,LOCAL_CS_WIDTH=0,LOCAL_ID_WIDTH=8,LOW_LATENCY=false,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x000000000000000000,LRDIMM_INT=0,LSB_RFIFO_PORT_0=5,LSB_RFIFO_PORT_1=5,LSB_RFIFO_PORT_2=5,LSB_RFIFO_PORT_3=5,LSB_RFIFO_PORT_4=5,LSB_RFIFO_PORT_5=5,LSB_WFIFO_PORT_0=5,LSB_WFIFO_PORT_1=5,LSB_WFIFO_PORT_2=5,LSB_WFIFO_PORT_3=5,LSB_WFIFO_PORT_4=5,LSB_WFIFO_PORT_5=5,MAX10_CFG=false,MAX_PENDING_RD_CMD=16,MAX_PENDING_WR_CMD=8,MEM_ADD_LAT=0,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_AUTO_PD_CYCLES=0,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=800.0,MEM_CLK_FREQ_MAX=800.0,MEM_CLK_MAX_NS=1.25,MEM_CLK_MAX_PS=1250.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=RZQ/7,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=14,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_RTT_NOM=RZQ/6,MEM_RTT_WR=RZQ/4,MEM_SRT=Normal,MEM_TCL=11,MEM_TDQSCK=1,MEM_TFAW=24,MEM_TFAW_NS=30.0,MEM_TINIT_CK=400000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=28,MEM_TRAS_NS=35.0,MEM_TRC=39,MEM_TRCD=11,MEM_TRCD_NS=13.75,MEM_TREFI=6240,MEM_TREFI_US=7.8,MEM_TRFC=128,MEM_TRFC_NS=160.0,MEM_TRP=11,MEM_TRP_NS=13.75,MEM_TRRD=5,MEM_TRRD_NS=6.0,MEM_TRTP=6,MEM_TRTP_NS=7.5,MEM_TWR=12,MEM_TWR_NS=15.0,MEM_TWTR=4,MEM_TYPE=DDR3,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL=8,MEM_WTCL_INT=8,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=7,MR0_DLL=1,MR0_PD=0,MR0_WR=6,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=1,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=3,MR2_RTT_WR=1,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,MSB_RFIFO_PORT_0=5,MSB_RFIFO_PORT_1=5,MSB_RFIFO_PORT_2=5,MSB_RFIFO_PORT_3=5,MSB_RFIFO_PORT_4=5,MSB_RFIFO_PORT_5=5,MSB_WFIFO_PORT_0=5,MSB_WFIFO_PORT_1=5,MSB_WFIFO_PORT_2=5,MSB_WFIFO_PORT_3=5,MSB_WFIFO_PORT_4=5,MSB_WFIFO_PORT_5=5,MULTICAST_EN=false,NEXTGEN=true,NUM_OF_PORTS=1,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,POWER_OF_TWO_BUS=true,PRE_V_SERIES_FAMILY=false,PRIORITY_PORT=0,1,1,1,1,1,PRIORITY_PORT_0=0,PRIORITY_PORT_1=0,PRIORITY_PORT_2=0,PRIORITY_PORT_3=0,PRIORITY_PORT_4=0,PRIORITY_PORT_5=0,RATE=Quarter,RDBUFFER_ADDR_WIDTH=7,RDIMM=false,RDIMM_CONFIG=0,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=8,SOPC_COMPAT_RESET=false,SPEED_GRADE=2,STARVE_LIMIT=10,SYS_INFO_DEVICE_FAMILY=Stratix V,TG_TEMP_PORT_0=0,TG_TEMP_PORT_1=0,TG_TEMP_PORT_2=0,TG_TEMP_PORT_3=0,TG_TEMP_PORT_4=0,TG_TEMP_PORT_5=0,TIMING_TDH=45,TIMING_TDQSCK=255,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=100,TIMING_TDQSS=0.27,TIMING_TDS=10,TIMING_TDSH=0.18,TIMING_TDSS=0.18,TIMING_TIH=120,TIMING_TIS=170,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRK_PARALLEL_SCC_LOAD=true,USE_AXI_ADAPTOR=false,USE_DQS_TRACKING=true,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_MM_ADAPTOR=true,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SHADOW_REGS=false,VECT_ATTR_COUNTER_ONE_MASK=0,VECT_ATTR_COUNTER_ONE_MATCH=0,VECT_ATTR_COUNTER_ZERO_MASK=0,VECT_ATTR_COUNTER_ZERO_MATCH=0,VECT_ATTR_DEBUG_SELECT_BYTE=0,WEIGHT_PORT=0,0,0,0,0,0,WEIGHT_PORT_0=0,WEIGHT_PORT_1=0,WEIGHT_PORT_2=0,WEIGHT_PORT_3=0,WEIGHT_PORT_4=0,WEIGHT_PORT_5=0,WRBUFFER_ADDR_WIDTH=6(altera_mem_if_nextgen_ddr3_controller_core:16.1:AC_PARITY=false,AC_ROM_MR0=0110001110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0110101110000,AC_ROM_MR0_DLL_RESET_MIRR=0110011101000,AC_ROM_MR0_MIRR=0110001101001,AC_ROM_MR1=0000001000110,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000100110,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0001000011000,AC_ROM_MR2_MIRR=0001000011000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,ADDR_CMD_DDR=0,ADDR_ORDER=0,ADDR_RATE_RATIO=1,AFI_ADDR_WIDTH=56,AFI_BANKADDR_WIDTH=12,AFI_CLK_EN_WIDTH=4,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=4,AFI_CS_WIDTH=4,AFI_DM_WIDTH=64,AFI_DQ_WIDTH=512,AFI_ODT_WIDTH=4,AFI_RATE_RATIO=4,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=32,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=32,AFI_WRITE_DQS_WIDTH=32,ALLOCATED_RFIFO_PORT=0,None,None,None,None,None,ALLOCATED_WFIFO_PORT=0,None,None,None,None,None,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AUTO_PD_CYCLES=0,AUTO_POWERDN_EN=false,AVL_ADDR_WIDTH=24,AVL_ADDR_WIDTH_PORT_0=0,AVL_ADDR_WIDTH_PORT_1=0,AVL_ADDR_WIDTH_PORT_2=0,AVL_ADDR_WIDTH_PORT_3=0,AVL_ADDR_WIDTH_PORT_4=0,AVL_ADDR_WIDTH_PORT_5=0,AVL_BE_WIDTH=64,AVL_DATA_WIDTH=512,AVL_DATA_WIDTH_PORT=32,32,32,32,32,32,AVL_DATA_WIDTH_PORT_0=0,AVL_DATA_WIDTH_PORT_1=0,AVL_DATA_WIDTH_PORT_2=0,AVL_DATA_WIDTH_PORT_3=0,AVL_DATA_WIDTH_PORT_4=0,AVL_DATA_WIDTH_PORT_5=0,AVL_MAX_SIZE=4,AVL_NUM_SYMBOLS=64,AVL_NUM_SYMBOLS_PORT_0=2,AVL_NUM_SYMBOLS_PORT_1=2,AVL_NUM_SYMBOLS_PORT_2=2,AVL_NUM_SYMBOLS_PORT_3=2,AVL_NUM_SYMBOLS_PORT_4=2,AVL_NUM_SYMBOLS_PORT_5=2,AVL_PORT=,AVL_SIZE_WIDTH=3,AVL_SYMBOL_WIDTH=8,AV_PORT_0_CONNECT_TO_CV_PORT=0,AV_PORT_1_CONNECT_TO_CV_PORT=1,AV_PORT_2_CONNECT_TO_CV_PORT=2,AV_PORT_3_CONNECT_TO_CV_PORT=3,AV_PORT_4_CONNECT_TO_CV_PORT=4,AV_PORT_5_CONNECT_TO_CV_PORT=5,BYTE_ENABLE=true,CFG_ADDR_ORDER=0,CFG_BURST_LENGTH=8,CFG_CLR_INTR=0,CFG_DATA_REORDERING_TYPE=INTER_BANK,CFG_ECC_DECODER_REG=0,CFG_ENABLE_NO_DM=0,CFG_ERRCMD_FIFO_REG=0,CFG_INTERFACE_WIDTH=64,CFG_MEM_CLK_ENTRY_CYCLES=40,CFG_PDN_EXIT_CYCLES=10,CFG_PORT_WIDTH_READ_ODT_CHIP=1,CFG_PORT_WIDTH_WRITE_ODT_CHIP=1,CFG_POWER_SAVING_EXIT_CYCLES=5,CFG_READ_ODT_CHIP=0,CFG_REORDER_DATA=true,CFG_SELF_RFSH_EXIT_CYCLES=512,CFG_STARVE_LIMIT=10,CFG_TCCD=2,CFG_TCCD_NS=2.5,CFG_TYPE=2,CFG_WRITE_ODT_CHIP=1,CONTINUE_AFTER_CAL_FAIL=false,CONTROLLER_LATENCY=5,CONTROLLER_TYPE=nextgen_v110,CPORT_TYPE_PORT=Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,CPORT_TYPE_PORT_0=0,CPORT_TYPE_PORT_1=0,CPORT_TYPE_PORT_2=0,CPORT_TYPE_PORT_3=0,CPORT_TYPE_PORT_4=0,CPORT_TYPE_PORT_5=0,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_AUTOPCH_EN=false,CTL_CMD_QUEUE_DEPTH=8,CTL_CSR_CONNECTION=INTERNAL_JTAG,CTL_CSR_ENABLED=false,CTL_CSR_READ_ONLY=1,CTL_CS_WIDTH=1,CTL_DEEP_POWERDN_EN=false,CTL_DYNAMIC_BANK_ALLOCATION=false,CTL_DYNAMIC_BANK_NUM=4,CTL_ECC_AUTO_CORRECTION_ENABLED=false,CTL_ECC_CSR_ENABLED=false,CTL_ECC_ENABLED=false,CTL_ECC_MULTIPLES_16_24_40_72=1,CTL_ECC_MULTIPLES_40_72=1,CTL_ENABLE_BURST_INTERRUPT=false,CTL_ENABLE_BURST_INTERRUPT_INT=false,CTL_ENABLE_BURST_TERMINATE=false,CTL_ENABLE_BURST_TERMINATE_INT=false,CTL_ENABLE_WDATA_PATH_LATENCY=false,CTL_HRB_ENABLED=false,CTL_LOOK_AHEAD_DEPTH=4,CTL_ODT_ENABLED=true,CTL_OUTPUT_REGD=false,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=0,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_REGDIMM_ENABLED=false,CTL_SELF_REFRESH=0,CTL_SELF_REFRESH_EN=false,CTL_TBP_NUM=4,CTL_USR_REFRESH=0,CTL_USR_REFRESH_EN=false,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=0,CTL_WR_TO_WR_EXTRA_CLK=0,CTL_ZQCAL_EN=false,CUT_NEW_FAMILY_TIMING=true,CV_AVL_ADDR_WIDTH_PORT_0=0,CV_AVL_ADDR_WIDTH_PORT_1=0,CV_AVL_ADDR_WIDTH_PORT_2=0,CV_AVL_ADDR_WIDTH_PORT_3=0,CV_AVL_ADDR_WIDTH_PORT_4=0,CV_AVL_ADDR_WIDTH_PORT_5=0,CV_AVL_DATA_WIDTH_PORT_0=0,CV_AVL_DATA_WIDTH_PORT_1=0,CV_AVL_DATA_WIDTH_PORT_2=0,CV_AVL_DATA_WIDTH_PORT_3=0,CV_AVL_DATA_WIDTH_PORT_4=0,CV_AVL_DATA_WIDTH_PORT_5=0,CV_AVL_NUM_SYMBOLS_PORT_0=2,CV_AVL_NUM_SYMBOLS_PORT_1=2,CV_AVL_NUM_SYMBOLS_PORT_2=2,CV_AVL_NUM_SYMBOLS_PORT_3=2,CV_AVL_NUM_SYMBOLS_PORT_4=2,CV_AVL_NUM_SYMBOLS_PORT_5=2,CV_CPORT_TYPE_PORT_0=0,CV_CPORT_TYPE_PORT_1=0,CV_CPORT_TYPE_PORT_2=0,CV_CPORT_TYPE_PORT_3=0,CV_CPORT_TYPE_PORT_4=0,CV_CPORT_TYPE_PORT_5=0,CV_ENUM_AUTO_PCH_ENABLE_0=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_1=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_2=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_3=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_4=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_5=DISABLED,CV_ENUM_CMD_PORT_IN_USE_0=FALSE,CV_ENUM_CMD_PORT_IN_USE_1=FALSE,CV_ENUM_CMD_PORT_IN_USE_2=FALSE,CV_ENUM_CMD_PORT_IN_USE_3=FALSE,CV_ENUM_CMD_PORT_IN_USE_4=FALSE,CV_ENUM_CMD_PORT_IN_USE_5=FALSE,CV_ENUM_CPORT0_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT0_TYPE=DISABLE,CV_ENUM_CPORT0_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_TYPE=DISABLE,CV_ENUM_CPORT1_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_TYPE=DISABLE,CV_ENUM_CPORT2_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_TYPE=DISABLE,CV_ENUM_CPORT3_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_TYPE=DISABLE,CV_ENUM_CPORT4_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_TYPE=DISABLE,CV_ENUM_CPORT5_WFIFO_MAP=FIFO_0,CV_ENUM_ENABLE_BONDING_0=DISABLED,CV_ENUM_ENABLE_BONDING_1=DISABLED,CV_ENUM_ENABLE_BONDING_2=DISABLED,CV_ENUM_ENABLE_BONDING_3=DISABLED,CV_ENUM_ENABLE_BONDING_4=DISABLED,CV_ENUM_ENABLE_BONDING_5=DISABLED,CV_ENUM_PORT0_WIDTH=PORT_64_BIT,CV_ENUM_PORT1_WIDTH=PORT_64_BIT,CV_ENUM_PORT2_WIDTH=PORT_64_BIT,CV_ENUM_PORT3_WIDTH=PORT_64_BIT,CV_ENUM_PORT4_WIDTH=PORT_64_BIT,CV_ENUM_PORT5_WIDTH=PORT_64_BIT,CV_ENUM_PRIORITY_0_0=WEIGHT_0,CV_ENUM_PRIORITY_0_1=WEIGHT_0,CV_ENUM_PRIORITY_0_2=WEIGHT_0,CV_ENUM_PRIORITY_0_3=WEIGHT_0,CV_ENUM_PRIORITY_0_4=WEIGHT_0,CV_ENUM_PRIORITY_0_5=WEIGHT_0,CV_ENUM_PRIORITY_1_0=WEIGHT_0,CV_ENUM_PRIORITY_1_1=WEIGHT_0,CV_ENUM_PRIORITY_1_2=WEIGHT_0,CV_ENUM_PRIORITY_1_3=WEIGHT_0,CV_ENUM_PRIORITY_1_4=WEIGHT_0,CV_ENUM_PRIORITY_1_5=WEIGHT_0,CV_ENUM_PRIORITY_2_0=WEIGHT_0,CV_ENUM_PRIORITY_2_1=WEIGHT_0,CV_ENUM_PRIORITY_2_2=WEIGHT_0,CV_ENUM_PRIORITY_2_3=WEIGHT_0,CV_ENUM_PRIORITY_2_4=WEIGHT_0,CV_ENUM_PRIORITY_2_5=WEIGHT_0,CV_ENUM_PRIORITY_3_0=WEIGHT_0,CV_ENUM_PRIORITY_3_1=WEIGHT_0,CV_ENUM_PRIORITY_3_2=WEIGHT_0,CV_ENUM_PRIORITY_3_3=WEIGHT_0,CV_ENUM_PRIORITY_3_4=WEIGHT_0,CV_ENUM_PRIORITY_3_5=WEIGHT_0,CV_ENUM_PRIORITY_4_0=WEIGHT_0,CV_ENUM_PRIORITY_4_1=WEIGHT_0,CV_ENUM_PRIORITY_4_2=WEIGHT_0,CV_ENUM_PRIORITY_4_3=WEIGHT_0,CV_ENUM_PRIORITY_4_4=WEIGHT_0,CV_ENUM_PRIORITY_4_5=WEIGHT_0,CV_ENUM_PRIORITY_5_0=WEIGHT_0,CV_ENUM_PRIORITY_5_1=WEIGHT_0,CV_ENUM_PRIORITY_5_2=WEIGHT_0,CV_ENUM_PRIORITY_5_3=WEIGHT_0,CV_ENUM_PRIORITY_5_4=WEIGHT_0,CV_ENUM_PRIORITY_5_5=WEIGHT_0,CV_ENUM_PRIORITY_6_0=WEIGHT_0,CV_ENUM_PRIORITY_6_1=WEIGHT_0,CV_ENUM_PRIORITY_6_2=WEIGHT_0,CV_ENUM_PRIORITY_6_3=WEIGHT_0,CV_ENUM_PRIORITY_6_4=WEIGHT_0,CV_ENUM_PRIORITY_6_5=WEIGHT_0,CV_ENUM_PRIORITY_7_0=WEIGHT_0,CV_ENUM_PRIORITY_7_1=WEIGHT_0,CV_ENUM_PRIORITY_7_2=WEIGHT_0,CV_ENUM_PRIORITY_7_3=WEIGHT_0,CV_ENUM_PRIORITY_7_4=WEIGHT_0,CV_ENUM_PRIORITY_7_5=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_RD_DWIDTH_0=DWIDTH_0,CV_ENUM_RD_DWIDTH_1=DWIDTH_0,CV_ENUM_RD_DWIDTH_2=DWIDTH_0,CV_ENUM_RD_DWIDTH_3=DWIDTH_0,CV_ENUM_RD_DWIDTH_4=DWIDTH_0,CV_ENUM_RD_DWIDTH_5=DWIDTH_0,CV_ENUM_RD_PORT_INFO_0=USE_NO,CV_ENUM_RD_PORT_INFO_1=USE_NO,CV_ENUM_RD_PORT_INFO_2=USE_NO,CV_ENUM_RD_PORT_INFO_3=USE_NO,CV_ENUM_RD_PORT_INFO_4=USE_NO,CV_ENUM_RD_PORT_INFO_5=USE_NO,CV_ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_WR_DWIDTH_0=DWIDTH_0,CV_ENUM_WR_DWIDTH_1=DWIDTH_0,CV_ENUM_WR_DWIDTH_2=DWIDTH_0,CV_ENUM_WR_DWIDTH_3=DWIDTH_0,CV_ENUM_WR_DWIDTH_4=DWIDTH_0,CV_ENUM_WR_DWIDTH_5=DWIDTH_0,CV_ENUM_WR_PORT_INFO_0=USE_NO,CV_ENUM_WR_PORT_INFO_1=USE_NO,CV_ENUM_WR_PORT_INFO_2=USE_NO,CV_ENUM_WR_PORT_INFO_3=USE_NO,CV_ENUM_WR_PORT_INFO_4=USE_NO,CV_ENUM_WR_PORT_INFO_5=USE_NO,CV_INTG_RCFG_SUM_WT_PRIORITY_0=0,CV_INTG_RCFG_SUM_WT_PRIORITY_1=0,CV_INTG_RCFG_SUM_WT_PRIORITY_2=0,CV_INTG_RCFG_SUM_WT_PRIORITY_3=0,CV_INTG_RCFG_SUM_WT_PRIORITY_4=0,CV_INTG_RCFG_SUM_WT_PRIORITY_5=0,CV_INTG_RCFG_SUM_WT_PRIORITY_6=0,CV_INTG_RCFG_SUM_WT_PRIORITY_7=0,CV_INTG_SUM_WT_PRIORITY_0=0,CV_INTG_SUM_WT_PRIORITY_1=0,CV_INTG_SUM_WT_PRIORITY_2=0,CV_INTG_SUM_WT_PRIORITY_3=0,CV_INTG_SUM_WT_PRIORITY_4=0,CV_INTG_SUM_WT_PRIORITY_5=0,CV_INTG_SUM_WT_PRIORITY_6=0,CV_INTG_SUM_WT_PRIORITY_7=0,CV_LSB_RFIFO_PORT_0=5,CV_LSB_RFIFO_PORT_1=5,CV_LSB_RFIFO_PORT_2=5,CV_LSB_RFIFO_PORT_3=5,CV_LSB_RFIFO_PORT_4=5,CV_LSB_RFIFO_PORT_5=5,CV_LSB_WFIFO_PORT_0=5,CV_LSB_WFIFO_PORT_1=5,CV_LSB_WFIFO_PORT_2=5,CV_LSB_WFIFO_PORT_3=5,CV_LSB_WFIFO_PORT_4=5,CV_LSB_WFIFO_PORT_5=5,CV_MSB_RFIFO_PORT_0=5,CV_MSB_RFIFO_PORT_1=5,CV_MSB_RFIFO_PORT_2=5,CV_MSB_RFIFO_PORT_3=5,CV_MSB_RFIFO_PORT_4=5,CV_MSB_RFIFO_PORT_5=5,CV_MSB_WFIFO_PORT_0=5,CV_MSB_WFIFO_PORT_1=5,CV_MSB_WFIFO_PORT_2=5,CV_MSB_WFIFO_PORT_3=5,CV_MSB_WFIFO_PORT_4=5,CV_MSB_WFIFO_PORT_5=5,CV_PORT_0_CONNECT_TO_AV_PORT=0,CV_PORT_1_CONNECT_TO_AV_PORT=1,CV_PORT_2_CONNECT_TO_AV_PORT=2,CV_PORT_3_CONNECT_TO_AV_PORT=3,CV_PORT_4_CONNECT_TO_AV_PORT=4,CV_PORT_5_CONNECT_TO_AV_PORT=5,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEBUG_MODE=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Stratix V,DEVICE_FAMILY_PARAM=Stratix V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,DWIDTH_RATIO=8,ENABLE_BONDING=false,ENABLE_BURST_MERGE=false,ENABLE_CTRL_AVALON_INTERFACE=true,ENABLE_USER_ECC=false,ENUM_ATTR_COUNTER_ONE_RESET=DISABLED,ENUM_ATTR_COUNTER_ZERO_RESET=DISABLED,ENUM_ATTR_STATIC_CONFIG_VALID=DISABLED,ENUM_AUTO_PCH_ENABLE_0=DISABLED,ENUM_AUTO_PCH_ENABLE_1=DISABLED,ENUM_AUTO_PCH_ENABLE_2=DISABLED,ENUM_AUTO_PCH_ENABLE_3=DISABLED,ENUM_AUTO_PCH_ENABLE_4=DISABLED,ENUM_AUTO_PCH_ENABLE_5=DISABLED,ENUM_CAL_REQ=DISABLED,ENUM_CFG_BURST_LENGTH=BL_8,ENUM_CFG_INTERFACE_WIDTH=DWIDTH_32,ENUM_CFG_SELF_RFSH_EXIT_CYCLES=,ENUM_CFG_STARVE_LIMIT=STARVE_LIMIT_32,ENUM_CFG_TYPE=DDR3,ENUM_CLOCK_OFF_0=DISABLED,ENUM_CLOCK_OFF_1=DISABLED,ENUM_CLOCK_OFF_2=DISABLED,ENUM_CLOCK_OFF_3=DISABLED,ENUM_CLOCK_OFF_4=DISABLED,ENUM_CLOCK_OFF_5=DISABLED,ENUM_CLR_INTR=NO_CLR_INTR,ENUM_CMD_PORT_IN_USE_0=FALSE,ENUM_CMD_PORT_IN_USE_1=FALSE,ENUM_CMD_PORT_IN_USE_2=FALSE,ENUM_CMD_PORT_IN_USE_3=FALSE,ENUM_CMD_PORT_IN_USE_4=FALSE,ENUM_CMD_PORT_IN_USE_5=FALSE,ENUM_CPORT0_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT0_RFIFO_MAP=FIFO_0,ENUM_CPORT0_TYPE=DISABLE,ENUM_CPORT0_WFIFO_MAP=FIFO_0,ENUM_CPORT1_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT1_RFIFO_MAP=FIFO_0,ENUM_CPORT1_TYPE=DISABLE,ENUM_CPORT1_WFIFO_MAP=FIFO_0,ENUM_CPORT2_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT2_RFIFO_MAP=FIFO_0,ENUM_CPORT2_TYPE=DISABLE,ENUM_CPORT2_WFIFO_MAP=FIFO_0,ENUM_CPORT3_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT3_RFIFO_MAP=FIFO_0,ENUM_CPORT3_TYPE=DISABLE,ENUM_CPORT3_WFIFO_MAP=FIFO_0,ENUM_CPORT4_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT4_RFIFO_MAP=FIFO_0,ENUM_CPORT4_TYPE=DISABLE,ENUM_CPORT4_WFIFO_MAP=FIFO_0,ENUM_CPORT5_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT5_RFIFO_MAP=FIFO_0,ENUM_CPORT5_TYPE=DISABLE,ENUM_CPORT5_WFIFO_MAP=FIFO_0,ENUM_CTL_ADDR_ORDER=CHIP_BANK_ROW_COL,ENUM_CTL_ECC_ENABLED=CTL_ECC_DISABLED,ENUM_CTL_ECC_RMW_ENABLED=CTL_ECC_RMW_DISABLED,ENUM_CTL_REGDIMM_ENABLED=REGDIMM_DISABLED,ENUM_CTL_USR_REFRESH=CTL_USR_REFRESH_DISABLED,ENUM_CTRL_WIDTH=DATA_WIDTH_64_BIT,ENUM_DELAY_BONDING=BONDING_LATENCY_0,ENUM_DFX_BYPASS_ENABLE=DFX_BYPASS_DISABLED,ENUM_DISABLE_MERGING=MERGING_ENABLED,ENUM_ECC_DQ_WIDTH=ECC_DQ_WIDTH_0,ENUM_ENABLE_ATPG=DISABLED,ENUM_ENABLE_BONDING_0=DISABLED,ENUM_ENABLE_BONDING_1=DISABLED,ENUM_ENABLE_BONDING_2=DISABLED,ENUM_ENABLE_BONDING_3=DISABLED,ENUM_ENABLE_BONDING_4=DISABLED,ENUM_ENABLE_BONDING_5=DISABLED,ENUM_ENABLE_BONDING_WRAPBACK=DISABLED,ENUM_ENABLE_BURST_INTERRUPT=DISABLED,ENUM_ENABLE_BURST_TERMINATE=DISABLED,ENUM_ENABLE_DQS_TRACKING=DISABLED,ENUM_ENABLE_ECC_CODE_OVERWRITES=DISABLED,ENUM_ENABLE_FAST_EXIT_PPD=DISABLED,ENUM_ENABLE_INTR=DISABLED,ENUM_ENABLE_NO_DM=DISABLED,ENUM_ENABLE_PIPELINEGLOBAL=DISABLED,ENUM_GANGED_ARF=DISABLED,ENUM_GEN_DBE=GEN_DBE_DISABLED,ENUM_GEN_SBE=GEN_SBE_DISABLED,ENUM_INC_SYNC=FIFO_SET_2,ENUM_LOCAL_IF_CS_WIDTH=ADDR_WIDTH_2,ENUM_MASK_CORR_DROPPED_INTR=DISABLED,ENUM_MASK_DBE_INTR=DISABLED,ENUM_MASK_SBE_INTR=DISABLED,ENUM_MEM_IF_AL=AL_0,ENUM_MEM_IF_BANKADDR_WIDTH=ADDR_WIDTH_3,ENUM_MEM_IF_BURSTLENGTH=MEM_IF_BURSTLENGTH_8,ENUM_MEM_IF_COLADDR_WIDTH=ADDR_WIDTH_12,ENUM_MEM_IF_CS_PER_RANK=MEM_IF_CS_PER_RANK_1,ENUM_MEM_IF_CS_WIDTH=MEM_IF_CS_WIDTH_1,ENUM_MEM_IF_DQS_WIDTH=DQS_WIDTH_4,ENUM_MEM_IF_DQ_PER_CHIP=MEM_IF_DQ_PER_CHIP_8,ENUM_MEM_IF_DWIDTH=MEM_IF_DWIDTH_32,ENUM_MEM_IF_MEMTYPE=DDR3_SDRAM,ENUM_MEM_IF_ROWADDR_WIDTH=ADDR_WIDTH_16,ENUM_MEM_IF_SPEEDBIN=DDR3_1066_6_6_6,ENUM_MEM_IF_TCCD=TCCD_4,ENUM_MEM_IF_TCL=TCL_6,ENUM_MEM_IF_TCWL=TCWL_5,ENUM_MEM_IF_TFAW=TFAW_16,ENUM_MEM_IF_TMRD=,ENUM_MEM_IF_TRAS=TRAS_16,ENUM_MEM_IF_TRC=TRC_22,ENUM_MEM_IF_TRCD=TRCD_6,ENUM_MEM_IF_TRP=TRP_6,ENUM_MEM_IF_TRRD=TRRD_4,ENUM_MEM_IF_TRTP=TRTP_4,ENUM_MEM_IF_TWR=TWR_6,ENUM_MEM_IF_TWTR=TWTR_4,ENUM_MMR_CFG_MEM_BL=MP_BL_8,ENUM_OUTPUT_REGD=DISABLED,ENUM_PDN_EXIT_CYCLES=SLOW_EXIT,ENUM_PORT0_WIDTH=PORT_64_BIT,ENUM_PORT1_WIDTH=PORT_64_BIT,ENUM_PORT2_WIDTH=PORT_64_BIT,ENUM_PORT3_WIDTH=PORT_64_BIT,ENUM_PORT4_WIDTH=PORT_64_BIT,ENUM_PORT5_WIDTH=PORT_64_BIT,ENUM_PRIORITY_0_0=WEIGHT_0,ENUM_PRIORITY_0_1=WEIGHT_0,ENUM_PRIORITY_0_2=WEIGHT_0,ENUM_PRIORITY_0_3=WEIGHT_0,ENUM_PRIORITY_0_4=WEIGHT_0,ENUM_PRIORITY_0_5=WEIGHT_0,ENUM_PRIORITY_1_0=WEIGHT_0,ENUM_PRIORITY_1_1=WEIGHT_0,ENUM_PRIORITY_1_2=WEIGHT_0,ENUM_PRIORITY_1_3=WEIGHT_0,ENUM_PRIORITY_1_4=WEIGHT_0,ENUM_PRIORITY_1_5=WEIGHT_0,ENUM_PRIORITY_2_0=WEIGHT_0,ENUM_PRIORITY_2_1=WEIGHT_0,ENUM_PRIORITY_2_2=WEIGHT_0,ENUM_PRIORITY_2_3=WEIGHT_0,ENUM_PRIORITY_2_4=WEIGHT_0,ENUM_PRIORITY_2_5=WEIGHT_0,ENUM_PRIORITY_3_0=WEIGHT_0,ENUM_PRIORITY_3_1=WEIGHT_0,ENUM_PRIORITY_3_2=WEIGHT_0,ENUM_PRIORITY_3_3=WEIGHT_0,ENUM_PRIORITY_3_4=WEIGHT_0,ENUM_PRIORITY_3_5=WEIGHT_0,ENUM_PRIORITY_4_0=WEIGHT_0,ENUM_PRIORITY_4_1=WEIGHT_0,ENUM_PRIORITY_4_2=WEIGHT_0,ENUM_PRIORITY_4_3=WEIGHT_0,ENUM_PRIORITY_4_4=WEIGHT_0,ENUM_PRIORITY_4_5=WEIGHT_0,ENUM_PRIORITY_5_0=WEIGHT_0,ENUM_PRIORITY_5_1=WEIGHT_0,ENUM_PRIORITY_5_2=WEIGHT_0,ENUM_PRIORITY_5_3=WEIGHT_0,ENUM_PRIORITY_5_4=WEIGHT_0,ENUM_PRIORITY_5_5=WEIGHT_0,ENUM_PRIORITY_6_0=WEIGHT_0,ENUM_PRIORITY_6_1=WEIGHT_0,ENUM_PRIORITY_6_2=WEIGHT_0,ENUM_PRIORITY_6_3=WEIGHT_0,ENUM_PRIORITY_6_4=WEIGHT_0,ENUM_PRIORITY_6_5=WEIGHT_0,ENUM_PRIORITY_7_0=WEIGHT_0,ENUM_PRIORITY_7_1=WEIGHT_0,ENUM_PRIORITY_7_2=WEIGHT_0,ENUM_PRIORITY_7_3=WEIGHT_0,ENUM_PRIORITY_7_4=WEIGHT_0,ENUM_PRIORITY_7_5=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,ENUM_RD_DWIDTH_0=DWIDTH_0,ENUM_RD_DWIDTH_1=DWIDTH_0,ENUM_RD_DWIDTH_2=DWIDTH_0,ENUM_RD_DWIDTH_3=DWIDTH_0,ENUM_RD_DWIDTH_4=DWIDTH_0,ENUM_RD_DWIDTH_5=DWIDTH_0,ENUM_RD_FIFO_IN_USE_0=FALSE,ENUM_RD_FIFO_IN_USE_1=FALSE,ENUM_RD_FIFO_IN_USE_2=FALSE,ENUM_RD_FIFO_IN_USE_3=FALSE,ENUM_RD_PORT_INFO_0=USE_NO,ENUM_RD_PORT_INFO_1=USE_NO,ENUM_RD_PORT_INFO_2=USE_NO,ENUM_RD_PORT_INFO_3=USE_NO,ENUM_RD_PORT_INFO_4=USE_NO,ENUM_RD_PORT_INFO_5=USE_NO,ENUM_READ_ODT_CHIP=ODT_DISABLED,ENUM_REORDER_DATA=DATA_REORDERING,ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_SINGLE_READY_0=CONCATENATE_RDY,ENUM_SINGLE_READY_1=CONCATENATE_RDY,ENUM_SINGLE_READY_2=CONCATENATE_RDY,ENUM_SINGLE_READY_3=CONCATENATE_RDY,ENUM_STATIC_WEIGHT_0=WEIGHT_0,ENUM_STATIC_WEIGHT_1=WEIGHT_0,ENUM_STATIC_WEIGHT_2=WEIGHT_0,ENUM_STATIC_WEIGHT_3=WEIGHT_0,ENUM_STATIC_WEIGHT_4=WEIGHT_0,ENUM_STATIC_WEIGHT_5=WEIGHT_0,ENUM_SYNC_MODE_0=ASYNCHRONOUS,ENUM_SYNC_MODE_1=ASYNCHRONOUS,ENUM_SYNC_MODE_2=ASYNCHRONOUS,ENUM_SYNC_MODE_3=ASYNCHRONOUS,ENUM_SYNC_MODE_4=ASYNCHRONOUS,ENUM_SYNC_MODE_5=ASYNCHRONOUS,ENUM_TEST_MODE=NORMAL_MODE,ENUM_THLD_JAR1_0=THRESHOLD_32,ENUM_THLD_JAR1_1=THRESHOLD_32,ENUM_THLD_JAR1_2=THRESHOLD_32,ENUM_THLD_JAR1_3=THRESHOLD_32,ENUM_THLD_JAR1_4=THRESHOLD_32,ENUM_THLD_JAR1_5=THRESHOLD_32,ENUM_THLD_JAR2_0=THRESHOLD_16,ENUM_THLD_JAR2_1=THRESHOLD_16,ENUM_THLD_JAR2_2=THRESHOLD_16,ENUM_THLD_JAR2_3=THRESHOLD_16,ENUM_THLD_JAR2_4=THRESHOLD_16,ENUM_THLD_JAR2_5=THRESHOLD_16,ENUM_USER_ECC_EN=DISABLE,ENUM_USER_PRIORITY_0=PRIORITY_0,ENUM_USER_PRIORITY_1=PRIORITY_0,ENUM_USER_PRIORITY_2=PRIORITY_0,ENUM_USER_PRIORITY_3=PRIORITY_0,ENUM_USER_PRIORITY_4=PRIORITY_0,ENUM_USER_PRIORITY_5=PRIORITY_0,ENUM_USE_ALMOST_EMPTY_0=EMPTY,ENUM_USE_ALMOST_EMPTY_1=EMPTY,ENUM_USE_ALMOST_EMPTY_2=EMPTY,ENUM_USE_ALMOST_EMPTY_3=EMPTY,ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO0_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO1_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO2_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO3_RDY_ALMOST_FULL=NOT_FULL,ENUM_WRITE_ODT_CHIP=ODT_DISABLED,ENUM_WR_DWIDTH_0=DWIDTH_0,ENUM_WR_DWIDTH_1=DWIDTH_0,ENUM_WR_DWIDTH_2=DWIDTH_0,ENUM_WR_DWIDTH_3=DWIDTH_0,ENUM_WR_DWIDTH_4=DWIDTH_0,ENUM_WR_DWIDTH_5=DWIDTH_0,ENUM_WR_FIFO_IN_USE_0=FALSE,ENUM_WR_FIFO_IN_USE_1=FALSE,ENUM_WR_FIFO_IN_USE_2=FALSE,ENUM_WR_FIFO_IN_USE_3=FALSE,ENUM_WR_PORT_INFO_0=USE_NO,ENUM_WR_PORT_INFO_1=USE_NO,ENUM_WR_PORT_INFO_2=USE_NO,ENUM_WR_PORT_INFO_3=USE_NO,ENUM_WR_PORT_INFO_4=USE_NO,ENUM_WR_PORT_INFO_5=USE_NO,EXPORT_CSR_PORT=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INTG_CYC_TO_RLD_JARS_0=1,INTG_CYC_TO_RLD_JARS_1=1,INTG_CYC_TO_RLD_JARS_2=1,INTG_CYC_TO_RLD_JARS_3=1,INTG_CYC_TO_RLD_JARS_4=1,INTG_CYC_TO_RLD_JARS_5=1,INTG_EXTRA_CTL_CLK_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK=0,INTG_EXTRA_CTL_CLK_ACT_TO_PCH=0,INTG_EXTRA_CTL_CLK_ACT_TO_RDWR=0,INTG_EXTRA_CTL_CLK_ARF_PERIOD=0,INTG_EXTRA_CTL_CLK_ARF_TO_VALID=0,INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID=0,INTG_EXTRA_CTL_CLK_PCH_TO_VALID=0,INTG_EXTRA_CTL_CLK_PDN_PERIOD=0,INTG_EXTRA_CTL_CLK_PDN_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_TO_PCH=0,INTG_EXTRA_CTL_CLK_RD_TO_RD=0,INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_RD_TO_WR=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_BC=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_SRF_TO_VALID=0,INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL=0,INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_WR_TO_PCH=0,INTG_EXTRA_CTL_CLK_WR_TO_RD=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_BC=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_WR_TO_WR=0,INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP=0,INTG_MEM_AUTO_PD_CYCLES=0,INTG_MEM_CLK_ENTRY_CYCLES=10,INTG_MEM_IF_TREFI=3120,INTG_MEM_IF_TRFC=34,INTG_POWER_SAVING_EXIT_CYCLES=5,INTG_RCFG_SUM_WT_PRIORITY_0=0,INTG_RCFG_SUM_WT_PRIORITY_1=0,INTG_RCFG_SUM_WT_PRIORITY_2=0,INTG_RCFG_SUM_WT_PRIORITY_3=0,INTG_RCFG_SUM_WT_PRIORITY_4=0,INTG_RCFG_SUM_WT_PRIORITY_5=0,INTG_RCFG_SUM_WT_PRIORITY_6=0,INTG_RCFG_SUM_WT_PRIORITY_7=0,INTG_SUM_WT_PRIORITY_0=0,INTG_SUM_WT_PRIORITY_1=0,INTG_SUM_WT_PRIORITY_2=0,INTG_SUM_WT_PRIORITY_3=0,INTG_SUM_WT_PRIORITY_4=0,INTG_SUM_WT_PRIORITY_5=0,INTG_SUM_WT_PRIORITY_6=0,INTG_SUM_WT_PRIORITY_7=0,IS_ES_DEVICE=false,LOCAL_CS_WIDTH=0,LOCAL_ID_WIDTH=8,LOW_LATENCY=false,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x000000000000000000,LRDIMM_INT=0,LSB_RFIFO_PORT_0=5,LSB_RFIFO_PORT_1=5,LSB_RFIFO_PORT_2=5,LSB_RFIFO_PORT_3=5,LSB_RFIFO_PORT_4=5,LSB_RFIFO_PORT_5=5,LSB_WFIFO_PORT_0=5,LSB_WFIFO_PORT_1=5,LSB_WFIFO_PORT_2=5,LSB_WFIFO_PORT_3=5,LSB_WFIFO_PORT_4=5,LSB_WFIFO_PORT_5=5,MAX10_CFG=false,MAX_PENDING_RD_CMD=16,MAX_PENDING_WR_CMD=8,MEM_ADD_LAT=0,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_AUTO_PD_CYCLES=0,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=800.0,MEM_CLK_FREQ_MAX=800.0,MEM_CLK_MAX_NS=1.25,MEM_CLK_MAX_PS=1250.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=RZQ/7,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=14,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_RTT_NOM=RZQ/6,MEM_RTT_WR=RZQ/4,MEM_SRT=Normal,MEM_TCL=11,MEM_TDQSCK=1,MEM_TFAW=24,MEM_TFAW_NS=30.0,MEM_TINIT_CK=400000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=28,MEM_TRAS_NS=35.0,MEM_TRC=39,MEM_TRCD=11,MEM_TRCD_NS=13.75,MEM_TREFI=6240,MEM_TREFI_US=7.8,MEM_TRFC=128,MEM_TRFC_NS=160.0,MEM_TRP=11,MEM_TRP_NS=13.75,MEM_TRRD=5,MEM_TRRD_NS=6.0,MEM_TRTP=6,MEM_TRTP_NS=7.5,MEM_TWR=12,MEM_TWR_NS=15.0,MEM_TWTR=4,MEM_TYPE=DDR3,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL=8,MEM_WTCL_INT=8,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=7,MR0_DLL=1,MR0_PD=0,MR0_WR=6,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=1,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=3,MR2_RTT_WR=1,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,MSB_RFIFO_PORT_0=5,MSB_RFIFO_PORT_1=5,MSB_RFIFO_PORT_2=5,MSB_RFIFO_PORT_3=5,MSB_RFIFO_PORT_4=5,MSB_RFIFO_PORT_5=5,MSB_WFIFO_PORT_0=5,MSB_WFIFO_PORT_1=5,MSB_WFIFO_PORT_2=5,MSB_WFIFO_PORT_3=5,MSB_WFIFO_PORT_4=5,MSB_WFIFO_PORT_5=5,MULTICAST_EN=false,NEXTGEN=true,NUM_OF_PORTS=1,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,POWER_OF_TWO_BUS=true,PRE_V_SERIES_FAMILY=false,PRIORITY_PORT=0,1,1,1,1,1,PRIORITY_PORT_0=0,PRIORITY_PORT_1=0,PRIORITY_PORT_2=0,PRIORITY_PORT_3=0,PRIORITY_PORT_4=0,PRIORITY_PORT_5=0,RATE=Quarter,RDBUFFER_ADDR_WIDTH=7,RDIMM=false,RDIMM_CONFIG=0,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=1,SOPC_COMPAT_RESET=false,SPEED_GRADE=2,STARVE_LIMIT=10,SYS_INFO_DEVICE_FAMILY=Stratix V,TG_TEMP_PORT_0=0,TG_TEMP_PORT_1=0,TG_TEMP_PORT_2=0,TG_TEMP_PORT_3=0,TG_TEMP_PORT_4=0,TG_TEMP_PORT_5=0,TIMING_TDH=45,TIMING_TDQSCK=255,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=100,TIMING_TDQSS=0.27,TIMING_TDS=10,TIMING_TDSH=0.18,TIMING_TDSS=0.18,TIMING_TIH=120,TIMING_TIS=170,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRK_PARALLEL_SCC_LOAD=true,USE_AXI_ADAPTOR=false,USE_DQS_TRACKING=true,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_MM_ADAPTOR=true,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SHADOW_REGS=false,VECT_ATTR_COUNTER_ONE_MASK=0,VECT_ATTR_COUNTER_ONE_MATCH=0,VECT_ATTR_COUNTER_ZERO_MASK=0,VECT_ATTR_COUNTER_ZERO_MATCH=0,VECT_ATTR_DEBUG_SELECT_BYTE=0,WEIGHT_PORT=0,0,0,0,0,0,WEIGHT_PORT_0=0,WEIGHT_PORT_1=0,WEIGHT_PORT_2=0,WEIGHT_PORT_3=0,WEIGHT_PORT_4=0,WEIGHT_PORT_5=0,WRBUFFER_ADDR_WIDTH=6)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(alt_mem_ddrx_mm_st_converter:16.1:AVL_ADDR_WIDTH=24,AVL_BYTE_ENABLE=true,AVL_DATA_WIDTH=512,AVL_NUM_SYMBOLS=64,AVL_SIZE_WIDTH=3,AVL_SYMBOL_WIDTH=8,CFG_DWIDTH_RATIO=8,CTL_AUTOPCH_EN=false,CTL_ECC_ENABLED=false,ENABLE_CTRL_AVALON_INTERFACE=true,LOCAL_ID_WIDTH=8,MAX_PENDING_READ_TRANSACTION=32,MULTICAST_EN=false)(clock:16.1:)(clock:16.1:)(reset:16.1:)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:))(altera_mem_if_oct:16.1:CUT_NEW_FAMILY_TIMING=true,DEVICE_FAMILY=Stratix V,DEVICE_FAMILY_PARAM=Stratix V,DISABLE_CHILD_MESSAGING=true,HARD_EMIF=false,HARD_PHY=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,NUM_OCT_SHARING_INTERFACES=1,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PRE_V_SERIES_FAMILY=false,SPEED_GRADE=2,SYS_INFO_DEVICE_FAMILY=Stratix V)(altera_mem_if_pll_bridge:16.1:CORE_PERIPHERY_DUAL_CLOCK=true,CUT_NEW_FAMILY_TIMING=true,DEVICE_FAMILY=Stratix V,DEVICE_FAMILY_PARAM=Stratix V,DISABLE_CHILD_MESSAGING=true,DUPLICATE_PLL_FOR_PHY_CLK=false,HARD_EMIF=false,HARD_PHY=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,NUM_PLL_SHARING_INTERFACES=1,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PRE_V_SERIES_FAMILY=false,RATE=Quarter,SEQUENCER_TYPE=NIOS,SPEED_GRADE=2,SYS_INFO_DEVICE_FAMILY=Stratix V,USE_DR_CLK=false)(altera_mem_if_dll:16.1:ABSTRACT_REAL_COMPARE_TEST=false,CUT_NEW_FAMILY_TIMING=true,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DEVICE_FAMILY=Stratix V,DEVICE_FAMILY_PARAM=Stratix V,DISABLE_CHILD_MESSAGING=true,DLL_DELAY_CTRL_WIDTH=7,DLL_INPUT_FREQUENCY_PS_STR=1250 ps,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,MEM_CLK_FREQ=800.0,NUM_DLL_SHARING_INTERFACES=1,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PRE_V_SERIES_FAMILY=false,SPEED_GRADE=2,SYS_INFO_DEVICE_FAMILY=Stratix V)(clock:16.1:)(reset:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:16.1:)(clock:16.1:)(reset:16.1:)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:16.1:)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0))(altera_avalon_mm_clock_crossing_bridge:16.1:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=10,AUTO_ADDRESS_WIDTH=7,BURSTCOUNT_WIDTH=1,COMMAND_FIFO_DEPTH=4,DATA_WIDTH=32,HDL_ADDR_WIDTH=10,MASTER_SYNC_DEPTH=2,MAX_BURST_SIZE=1,RESPONSE_FIFO_DEPTH=4,SLAVE_SYNC_DEPTH=2,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=7,USE_AUTO_ADDRESS_WIDTH=0)(altera_nios2_gen2:16.1:AUTO_CLK_CLOCK_DOMAIN=3,AUTO_CLK_RESET_DOMAIN=3,AUTO_DEVICE=5SGXEA7N2F45C2,AUTO_DEVICE_SPEEDGRADE=2_H2,bht_ramBlockType=Automatic,breakAbsoluteAddr=1091045408,breakOffset=32,breakSlave=nios2_qsys.jtag_debug_module,breakSlave_derived=nios2_qsys.debug_mem_slave,cdx_enabled=false,clockFrequency=200000000,cpuArchRev=1,cpuID=0,cpuReset=false,customInstSlavesSystemInfo=&lt;info/&gt;,customInstSlavesSystemInfo_nios_a=&lt;info/&gt;,customInstSlavesSystemInfo_nios_b=&lt;info/&gt;,customInstSlavesSystemInfo_nios_c=&lt;info/&gt;,dataAddrWidth=31,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;mem_if_ddr3_emif.avl&apos; start=&apos;0x0&apos; end=&apos;0x40000000&apos; type=&apos;altera_mem_if_ddr3_emif.avl&apos; /&gt;&lt;slave name=&apos;timer.s1&apos; start=&apos;0x40000000&apos; end=&apos;0x40000020&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;button.s1&apos; start=&apos;0x40000020&apos; end=&apos;0x40000030&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;ddr3_status.s1&apos; start=&apos;0x40000030&apos; end=&apos;0x40000040&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;sysid_qsys.control_slave&apos; start=&apos;0x40000040&apos; end=&apos;0x40000048&apos; type=&apos;altera_avalon_sysid_qsys.control_slave&apos; /&gt;&lt;slave name=&apos;onchip_memory2.s1&apos; start=&apos;0x41040000&apos; end=&apos;0x4107E800&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;nios2_qsys.debug_mem_slave&apos; start=&apos;0x41080800&apos; end=&apos;0x41081000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x41081000&apos; end=&apos;0x41081008&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_size=0,data_master_paddr_base=0,data_master_paddr_size=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Stratix V,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 1 HAS_CUSTOM_REGION_SUPPORT 0 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 1 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 0 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 1 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 1 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 0 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 0 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 1 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 0 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 0 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 0 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 0 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=1090781216,exceptionOffset=32,exceptionSlave=onchip_memory2.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_size=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=31,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;onchip_memory2.s1&apos; start=&apos;0x41040000&apos; end=&apos;0x4107E800&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;nios2_qsys.debug_mem_slave&apos; start=&apos;0x41080800&apos; end=&apos;0x41081000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_size=0,instruction_master_paddr_base=0,instruction_master_paddr_size=0,internalIrqMaskSystemInfo=3,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,mul_32_impl=2,mul_64_impl=0,mul_shift_choice=0,multiplierType=mul_fast64,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=1090781184,resetOffset=0,resetSlave=onchip_memory2.s1,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=true,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchpredictiontype=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=false,setting_disable_tmr_inj=false,setting_disableocitrace=false,setting_dtcm_ecc_present=false,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportHostDebugPort=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=false,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_tmr_output_disable=false,setting_usedesignware=false,shift_rot_impl=1,shifterType=fast_le_shift,stratix_dspblock_shift_mul=true,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_size=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_size=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_size=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_size=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_size=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_size=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_size=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_size=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=200000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=200000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=1)(altera_nios2_gen2_unit:16.1:bht_ramBlockType=Automatic,breakAbsoluteAddr=1091045408,breakOffset=32,breakSlave=nios2_qsys.jtag_debug_module,breakSlave_derived=nios2_qsys.debug_mem_slave,cdx_enabled=false,clockFrequency=200000000,cpuArchRev=1,cpuID=0,cpuReset=false,cpu_name=cpu,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=31,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;mem_if_ddr3_emif.avl&apos; start=&apos;0x0&apos; end=&apos;0x40000000&apos; type=&apos;altera_mem_if_ddr3_emif.avl&apos; /&gt;&lt;slave name=&apos;timer.s1&apos; start=&apos;0x40000000&apos; end=&apos;0x40000020&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;button.s1&apos; start=&apos;0x40000020&apos; end=&apos;0x40000030&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;ddr3_status.s1&apos; start=&apos;0x40000030&apos; end=&apos;0x40000040&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;sysid_qsys.control_slave&apos; start=&apos;0x40000040&apos; end=&apos;0x40000048&apos; type=&apos;altera_avalon_sysid_qsys.control_slave&apos; /&gt;&lt;slave name=&apos;onchip_memory2.s1&apos; start=&apos;0x41040000&apos; end=&apos;0x4107E800&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;nios2_qsys.debug_mem_slave&apos; start=&apos;0x41080800&apos; end=&apos;0x41081000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x41081000&apos; end=&apos;0x41081008&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_top=0,data_master_paddr_base=0,data_master_paddr_top=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Stratix V,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 1 HAS_CUSTOM_REGION_SUPPORT 0 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 1 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 0 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 1 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 1 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 0 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 0 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 1 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 0 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 0 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 0 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 0 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=1090781216,exceptionOffset=32,exceptionSlave=onchip_memory2.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_top=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=31,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;onchip_memory2.s1&apos; start=&apos;0x41040000&apos; end=&apos;0x4107E800&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;nios2_qsys.debug_mem_slave&apos; start=&apos;0x41080800&apos; end=&apos;0x41081000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_top=0,instruction_master_paddr_base=0,instruction_master_paddr_top=0,internalIrqMaskSystemInfo=3,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,multiplierType=mul_fast64,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=1090781184,resetOffset=0,resetSlave=onchip_memory2.s1,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=true,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchPredictionType=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=false,setting_disableocitrace=false,setting_dtcm_ecc_present=false,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=false,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_usedesignware=false,shifterType=fast_le_shift,stratix_dspblock_shift_mul=true,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_top=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_top=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_top=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_top=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_top=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_top=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_top=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_top=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=)(clock:16.1:)(clock:16.1:)(reset:16.1:))(altera_avalon_onchip_memory2:16.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=S5_DDR3_QSYS_onchip_memory2,blockType=AUTO,copyInitFile=false,dataWidth=32,dataWidth2=32,derived_enableDiffWidth=false,derived_gui_ram_block_type=Automatic,derived_init_file_name=S5_DDR3_QSYS_onchip_memory2.hex,derived_is_hardcopy=false,derived_set_addr_width=16,derived_set_addr_width2=16,derived_set_data_width=32,derived_set_data_width2=32,derived_singleClockOperation=false,deviceFamily=Stratix V,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 1 HAS_CUSTOM_REGION_SUPPORT 0 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 1 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 0 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 1 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 1 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 0 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 0 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 1 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 0 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 0 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 0 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 0 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=false,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=true,initializationFileName=onchip_memory2,instanceID=NONE,memorySize=256000,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true)(altera_avalon_sysid_qsys:16.1:id=1,timestamp=1490081008)(altera_avalon_timer:16.1:alwaysRun=false,counterSize=32,fixedPeriod=false,loadValue=49999,mult=0.001,period=1,periodUnits=MSEC,periodUnitsString=ms,resetOutput=false,slave_address_width=3,snapshot=true,systemFrequency=50000000,ticksPerSec=1000.0,timeoutPulseOutput=false,timerPreset=FULL_FEATURED,valueInSecond=0.001,watchdogPulse=2)(avalon:16.1:arbitrationPriority=1,baseAddress=0x41081000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x41080800,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x40000000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x41040000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x41080800,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x41040000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0040,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0020,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0030,defaultConnection=false)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(interrupt:16.1:irqNumber=0)(interrupt:16.1:irqNumber=1)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)"
   instancePathKey="S5_DDR3_QSYS"
   kind="S5_DDR3_QSYS"
   version="1.0"
   name="S5_DDR3_QSYS">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1490081008" />
  <parameter name="AUTO_DEVICE" value="5SGXEA7N2F45C2" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2_H2" />
  <generatedFiles>
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/S5_DDR3_QSYS.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_button.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_ddr3_status.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_jtag_uart.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif.v"
       type="VERILOG" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_pll0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0_clock_pair_generator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0_read_valid_selector.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0_addr_cmd_datapath.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0_reset.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0_acv_ldc.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0_memphy.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0_reset_sync.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0_new_io_pads.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0_fr_cycle_shifter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0_fr_cycle_extender.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0_read_datapath.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0_write_datapath.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0_core_shadow_registers.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0_simple_ddio_out.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0_phy_csr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0_iss_probe.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0_addr_cmd_ldc_pads.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0_addr_cmd_ldc_pad.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0_addr_cmd_non_ldc_pad.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0_read_fifo_hard.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0_altdqdqs.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altdq_dqs2_stratixv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0.ppf"
       type="OTHER"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0.sdc"
       type="SDC"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0_timing.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0_report_timing.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0_report_timing_core.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0_pin_map.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0_pin_assignments.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0_parameters.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/afi_mux_ddr3_ddrx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_software/sequencer.c"
       type="OTHER"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_software/sequencer.h"
       type="OTHER"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_software/sequencer_defines.h"
       type="OTHER"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_make_qsys_seq.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_avalon_mm_bridge.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_mem_if_sequencer_rst.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/rw_manager_ac_ROM_reg.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/rw_manager_bitcheck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/rw_manager_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/rw_manager_datamux.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/rw_manager_data_broadcast.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/rw_manager_data_decoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/rw_manager_ddr3.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/rw_manager_di_buffer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/rw_manager_di_buffer_wrap.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/rw_manager_dm_decoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/rw_manager_generic.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/rw_manager_inst_ROM_reg.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/rw_manager_jumplogic.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/rw_manager_lfsr12.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/rw_manager_lfsr36.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/rw_manager_lfsr72.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/rw_manager_pattern_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/rw_manager_ram.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/rw_manager_ram_csr.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/rw_manager_read_datapath.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/rw_manager_write_decoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_0_cmd_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_0_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_0_router_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_1.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_1_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_1_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_1_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_1_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_1_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_1_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/sequencer_data_mgr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/sequencer_phy_mgr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/sequencer_reg_file.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/sequencer_scc_acv_phase_decode.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/sequencer_scc_acv_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/sequencer_scc_mgr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/sequencer_scc_reg_file.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/sequencer_scc_siii_phase_decode.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/sequencer_scc_siii_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/sequencer_scc_sv_phase_decode.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/sequencer_scc_sv_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/sequencer_trk_mgr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_AC_ROM.hex"
       type="HEX"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_inst_ROM.hex"
       type="HEX"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_sequencer_mem.hex"
       type="HEX"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_c0.v"
       type="VERILOG" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_addr_cmd.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_odt_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_arbiter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_burst_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_cmd_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_buffer_manager.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_burst_tracking.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_dataid_manager.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_list.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_define.iv"
       type="VERILOG_INCLUDE"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_axi_st_converter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_input_if.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_rank_timer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_sideband.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_tbp.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_timing_param.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_mem_if_oct_stratixv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_mem_if_dll_stratixv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_avalon_dc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_avalon_dc_fifo.sdc"
       type="SDC"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_nios2_qsys.v"
       type="VERILOG" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_nios2_qsys_cpu.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_nios2_qsys_cpu.sdc"
       type="SDC"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_nios2_qsys_cpu.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_nios2_qsys_cpu_bht_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_nios2_qsys_cpu_dc_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_nios2_qsys_cpu_debug_slave_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_nios2_qsys_cpu_debug_slave_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_nios2_qsys_cpu_debug_slave_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_nios2_qsys_cpu_ic_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_nios2_qsys_cpu_mult_cell.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_nios2_qsys_cpu_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_nios2_qsys_cpu_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_nios2_qsys_cpu_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_nios2_qsys_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_onchip_memory2.hex"
       type="HEX"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_onchip_memory2.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_sysid_qsys.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_timer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_0_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_0_cmd_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_0_rsp_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_0_rsp_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
       type="SDC"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_0_avalon_st_adapter_001.v"
       type="VERILOG" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_1.v"
       type="VERILOG" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_1_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_1_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_1_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_1_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_1_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_1_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/altera_avalon_jtag_uart_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/alt_mem_if/alt_mem_if_interfaces/alt_mem_if_ddr3_emif/alt_mem_if_ddr3_emif_hw.tcl" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="D:/intelfpga/16.1/ip/altera/alt_mem_if/altera_mem_if_pll/altera_mem_if_ddr3_pll/altera_mem_if_ddr3_pll_hw.tcl" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="D:/intelfpga/16.1/ip/altera/alt_mem_if/alt_mem_if_phys/alt_mem_if_ddr3_phy_core/altera_mem_if_ddr3_phy_core_hw.tcl" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="D:/intelfpga/16.1/ip/altera/alt_mem_if/altera_mem_if_afi_muxes/altera_mem_if_ddr3_afi_mux/altera_mem_if_ddr3_afi_mux_hw.tcl" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="D:/intelfpga/16.1/ip/altera/alt_mem_if/altera_mem_if_qseq/altera_mem_if_ddr3_qseq/altera_mem_if_ddr3_qseq_hw.tcl" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="D:/intelfpga/16.1/ip/altera/alt_mem_if/alt_mem_if_controllers/alt_mem_if_nextgen_ddr3_controller/alt_mem_if_nextgen_ddr3_controller_hw.tcl" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="D:/intelfpga/16.1/ip/altera/alt_mem_if/alt_mem_if_controllers/alt_mem_if_nextgen_ddr3_controller_core/alt_mem_if_nextgen_ddr3_controller_core_hw.tcl" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="D:/intelfpga/16.1/ip/altera/alt_mem_if/alt_mem_if_controllers/alt_mem_if_nextgen_ddr_controller_110/rtl/alt_mem_ddrx_mm_st_converter/alt_mem_ddrx_mm_st_converter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/alt_mem_if/altera_mem_if_oct/altera_mem_if_oct_hw.tcl" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="D:/intelfpga/16.1/ip/altera/alt_mem_if/altera_mem_if_dll/altera_mem_if_dll_hw.tcl" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_avalon_mm_clock_crossing_bridge/altera_avalon_mm_clock_crossing_bridge_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_unit_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sysid_qsys/altera_avalon_sysid_qsys_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_timer/altera_avalon_timer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_irq_clock_crosser/altera_irq_clock_crosser_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 0 starting:S5_DDR3_QSYS "S5_DDR3_QSYS"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>10</b> modules, <b>36</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>6</b> modules, <b>18</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>13</b> modules, <b>43</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces nios2_qsys.data_master and nios2_qsys_data_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces nios2_qsys.instruction_master and nios2_qsys_instruction_master_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces jtag_uart_avalon_jtag_slave_translator.avalon_anti_slave_0 and jtag_uart.avalon_jtag_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces mem_if_ddr3_emif_avl_translator.avalon_anti_slave_0 and mem_if_ddr3_emif.avl</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces nios2_qsys_debug_mem_slave_translator.avalon_anti_slave_0 and nios2_qsys.debug_mem_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces mm_clock_crossing_bridge_io_s0_translator.avalon_anti_slave_0 and mm_clock_crossing_bridge_io.s0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces onchip_memory2_s1_translator.avalon_anti_slave_0 and onchip_memory2.s1</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>27</b> modules, <b>123</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>34</b> modules, <b>148</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>36</b> modules, <b>158</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>49</b> modules, <b>190</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_width_transform"><![CDATA[After transform: <b>51</b> modules, <b>196</b> connections]]></message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform"><![CDATA[After transform: <b>53</b> modules, <b>208</b> connections]]></message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>53</b> modules, <b>210</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>59</b> modules, <b>270</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>11</b> modules, <b>43</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>6</b> modules, <b>14</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>11</b> modules, <b>29</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces mm_clock_crossing_bridge_io.m0 and mm_clock_crossing_bridge_io_m0_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sysid_qsys_control_slave_translator.avalon_anti_slave_0 and sysid_qsys.control_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces button_s1_translator.avalon_anti_slave_0 and button.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces timer_s1_translator.avalon_anti_slave_0 and timer.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces ddr3_status_s1_translator.avalon_anti_slave_0 and ddr3_status.s1</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>21</b> modules, <b>80</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>26</b> modules, <b>95</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>27</b> modules, <b>99</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>36</b> modules, <b>117</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>36</b> modules, <b>118</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>38</b> modules, <b>155</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>12</b> modules, <b>46</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>12</b> modules, <b>46</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_interrupt_mapper_transform"><![CDATA[After transform: <b>13</b> modules, <b>50</b> connections]]></message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_interrupt_sync_transform"><![CDATA[After transform: <b>15</b> modules, <b>62</b> connections]]></message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>19</b> modules, <b>68</b> connections]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS"><![CDATA["<b>S5_DDR3_QSYS</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/S5_DDR3_QSYS_button</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS"><![CDATA["<b>S5_DDR3_QSYS</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/S5_DDR3_QSYS_ddr3_status</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS"><![CDATA["<b>S5_DDR3_QSYS</b>" reuses <b>altera_avalon_jtag_uart</b> "<b>submodules/S5_DDR3_QSYS_jtag_uart</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS"><![CDATA["<b>S5_DDR3_QSYS</b>" reuses <b>altera_mem_if_ddr3_emif</b> "<b>submodules/S5_DDR3_QSYS_mem_if_ddr3_emif</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS"><![CDATA["<b>S5_DDR3_QSYS</b>" reuses <b>altera_avalon_mm_clock_crossing_bridge</b> "<b>submodules/altera_avalon_mm_clock_crossing_bridge</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS"><![CDATA["<b>S5_DDR3_QSYS</b>" reuses <b>altera_nios2_gen2</b> "<b>submodules/S5_DDR3_QSYS_nios2_qsys</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS"><![CDATA["<b>S5_DDR3_QSYS</b>" reuses <b>altera_avalon_onchip_memory2</b> "<b>submodules/S5_DDR3_QSYS_onchip_memory2</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS"><![CDATA["<b>S5_DDR3_QSYS</b>" reuses <b>altera_avalon_sysid_qsys</b> "<b>submodules/S5_DDR3_QSYS_sysid_qsys</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS"><![CDATA["<b>S5_DDR3_QSYS</b>" reuses <b>altera_avalon_timer</b> "<b>submodules/S5_DDR3_QSYS_timer</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS"><![CDATA["<b>S5_DDR3_QSYS</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS"><![CDATA["<b>S5_DDR3_QSYS</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS"><![CDATA["<b>S5_DDR3_QSYS</b>" reuses <b>altera_irq_mapper</b> "<b>submodules/S5_DDR3_QSYS_irq_mapper</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS"><![CDATA["<b>S5_DDR3_QSYS</b>" reuses <b>altera_irq_clock_crosser</b> "<b>submodules/altera_irq_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS"><![CDATA["<b>S5_DDR3_QSYS</b>" reuses <b>altera_irq_clock_crosser</b> "<b>submodules/altera_irq_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS"><![CDATA["<b>S5_DDR3_QSYS</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS"><![CDATA["<b>S5_DDR3_QSYS</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS"><![CDATA["<b>S5_DDR3_QSYS</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 16 starting:altera_avalon_pio "submodules/S5_DDR3_QSYS_button"</message>
   <message level="Info" culprit="button">Starting RTL generation for module 'S5_DDR3_QSYS_button'</message>
   <message level="Info" culprit="button">  Generation command is [exec D:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/16.1/quartus/bin64/perl/lib -I D:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/16.1/quartus/sopc_builder/bin -I D:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=S5_DDR3_QSYS_button --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7246_2489636030277582060.dir/0001_button_gen/ --quartus_dir=D:/intelfpga/16.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7246_2489636030277582060.dir/0001_button_gen//S5_DDR3_QSYS_button_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="button">Done RTL generation for module 'S5_DDR3_QSYS_button'</message>
   <message level="Info" culprit="button"><![CDATA["<b>S5_DDR3_QSYS</b>" instantiated <b>altera_avalon_pio</b> "<b>button</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 15 starting:altera_avalon_pio "submodules/S5_DDR3_QSYS_ddr3_status"</message>
   <message level="Info" culprit="ddr3_status">Starting RTL generation for module 'S5_DDR3_QSYS_ddr3_status'</message>
   <message level="Info" culprit="ddr3_status">  Generation command is [exec D:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/16.1/quartus/bin64/perl/lib -I D:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/16.1/quartus/sopc_builder/bin -I D:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=S5_DDR3_QSYS_ddr3_status --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7246_2489636030277582060.dir/0002_ddr3_status_gen/ --quartus_dir=D:/intelfpga/16.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7246_2489636030277582060.dir/0002_ddr3_status_gen//S5_DDR3_QSYS_ddr3_status_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="ddr3_status">Done RTL generation for module 'S5_DDR3_QSYS_ddr3_status'</message>
   <message level="Info" culprit="ddr3_status"><![CDATA["<b>S5_DDR3_QSYS</b>" instantiated <b>altera_avalon_pio</b> "<b>ddr3_status</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 14 starting:altera_avalon_jtag_uart "submodules/S5_DDR3_QSYS_jtag_uart"</message>
   <message level="Info" culprit="jtag_uart">Starting RTL generation for module 'S5_DDR3_QSYS_jtag_uart'</message>
   <message level="Info" culprit="jtag_uart">  Generation command is [exec D:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/16.1/quartus/bin64/perl/lib -I D:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/16.1/quartus/sopc_builder/bin -I D:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=S5_DDR3_QSYS_jtag_uart --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7246_2489636030277582060.dir/0003_jtag_uart_gen/ --quartus_dir=D:/intelfpga/16.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7246_2489636030277582060.dir/0003_jtag_uart_gen//S5_DDR3_QSYS_jtag_uart_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="jtag_uart">Done RTL generation for module 'S5_DDR3_QSYS_jtag_uart'</message>
   <message level="Info" culprit="jtag_uart"><![CDATA["<b>S5_DDR3_QSYS</b>" instantiated <b>altera_avalon_jtag_uart</b> "<b>jtag_uart</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 13 starting:altera_mem_if_ddr3_emif "submodules/S5_DDR3_QSYS_mem_if_ddr3_emif"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>16</b> modules, <b>36</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mem_if_ddr3_emif"><![CDATA["<b>mem_if_ddr3_emif</b>" reuses <b>altera_mem_if_ddr3_pll</b> "<b>submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_pll0</b>"]]></message>
   <message level="Debug" culprit="mem_if_ddr3_emif"><![CDATA["<b>mem_if_ddr3_emif</b>" reuses <b>altera_mem_if_ddr3_phy_core</b> "<b>submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0</b>"]]></message>
   <message level="Debug" culprit="mem_if_ddr3_emif"><![CDATA["<b>mem_if_ddr3_emif</b>" reuses <b>altera_mem_if_ddr3_afi_mux</b> "<b>submodules/afi_mux_ddr3_ddrx</b>"]]></message>
   <message level="Debug" culprit="mem_if_ddr3_emif"><![CDATA["<b>mem_if_ddr3_emif</b>" reuses <b>altera_mem_if_ddr3_qseq</b> "<b>submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0</b>"]]></message>
   <message level="Debug" culprit="mem_if_ddr3_emif"><![CDATA["<b>mem_if_ddr3_emif</b>" reuses <b>altera_mem_if_nextgen_ddr3_controller</b> "<b>submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_c0</b>"]]></message>
   <message level="Debug" culprit="mem_if_ddr3_emif"><![CDATA["<b>mem_if_ddr3_emif</b>" reuses <b>altera_mem_if_oct</b> "<b>submodules/altera_mem_if_oct_stratixv</b>"]]></message>
   <message level="Debug" culprit="mem_if_ddr3_emif"><![CDATA["<b>mem_if_ddr3_emif</b>" reuses <b>altera_mem_if_dll</b> "<b>submodules/altera_mem_if_dll_stratixv</b>"]]></message>
   <message level="Info" culprit="mem_if_ddr3_emif"><![CDATA["<b>S5_DDR3_QSYS</b>" instantiated <b>altera_mem_if_ddr3_emif</b> "<b>mem_if_ddr3_emif</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 93 starting:altera_mem_if_ddr3_pll "submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_pll0"</message>
   <message level="Info" culprit="pll0"><![CDATA["<b>mem_if_ddr3_emif</b>" instantiated <b>altera_mem_if_ddr3_pll</b> "<b>pll0</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 92 starting:altera_mem_if_ddr3_phy_core "submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0"</message>
   <message level="Info" culprit="p0">Generating clock pair generator</message>
   <message level="Info" culprit="p0">Generating S5_DDR3_QSYS_mem_if_ddr3_emif_p0_altdqdqs</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0">*****************************</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0">Remember to run the S5_DDR3_QSYS_mem_if_ddr3_emif_p0_pin_assignments.tcl</message>
   <message level="Info" culprit="p0">script after running Synthesis and before Fitting.</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0">*****************************</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0"><![CDATA["<b>mem_if_ddr3_emif</b>" instantiated <b>altera_mem_if_ddr3_phy_core</b> "<b>p0</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 91 starting:altera_mem_if_ddr3_afi_mux "submodules/afi_mux_ddr3_ddrx"</message>
   <message level="Info" culprit="m0"><![CDATA["<b>mem_if_ddr3_emif</b>" instantiated <b>altera_mem_if_ddr3_afi_mux</b> "<b>m0</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 90 starting:altera_mem_if_ddr3_qseq "submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0"</message>
   <message level="Info" culprit="s0">Generating Qsys sequencer system</message>
   <message level="Info" culprit="s0">QSYS sequencer system generated successfully</message>
   <message level="Info" culprit="s0"><![CDATA["<b>mem_if_ddr3_emif</b>" instantiated <b>altera_mem_if_ddr3_qseq</b> "<b>s0</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 89 starting:altera_mem_if_nextgen_ddr3_controller "submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_c0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>8</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="c0"><![CDATA["<b>c0</b>" reuses <b>altera_mem_if_nextgen_ddr3_controller_core</b> "<b>submodules/alt_mem_if_nextgen_ddr3_controller_core</b>"]]></message>
   <message level="Debug" culprit="c0"><![CDATA["<b>c0</b>" reuses <b>alt_mem_ddrx_mm_st_converter</b> "<b>submodules/alt_mem_ddrx_mm_st_converter</b>"]]></message>
   <message level="Info" culprit="c0"><![CDATA["<b>mem_if_ddr3_emif</b>" instantiated <b>altera_mem_if_nextgen_ddr3_controller</b> "<b>c0</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 3 starting:altera_mem_if_nextgen_ddr3_controller_core "submodules/alt_mem_if_nextgen_ddr3_controller_core"</message>
   <message level="Info" culprit="ng0"><![CDATA["<b>c0</b>" instantiated <b>altera_mem_if_nextgen_ddr3_controller_core</b> "<b>ng0</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 2 starting:alt_mem_ddrx_mm_st_converter "submodules/alt_mem_ddrx_mm_st_converter"</message>
   <message level="Info" culprit="a0"><![CDATA["<b>c0</b>" instantiated <b>alt_mem_ddrx_mm_st_converter</b> "<b>a0</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 90 starting:altera_mem_if_oct "submodules/altera_mem_if_oct_stratixv"</message>
   <message level="Info" culprit="oct0"><![CDATA["<b>mem_if_ddr3_emif</b>" instantiated <b>altera_mem_if_oct</b> "<b>oct0</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 89 starting:altera_mem_if_dll "submodules/altera_mem_if_dll_stratixv"</message>
   <message level="Info" culprit="dll0"><![CDATA["<b>mem_if_ddr3_emif</b>" instantiated <b>altera_mem_if_dll</b> "<b>dll0</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 19 starting:altera_avalon_mm_clock_crossing_bridge "submodules/altera_avalon_mm_clock_crossing_bridge"</message>
   <message level="Info" culprit="mm_clock_crossing_bridge_io"><![CDATA["<b>S5_DDR3_QSYS</b>" instantiated <b>altera_avalon_mm_clock_crossing_bridge</b> "<b>mm_clock_crossing_bridge_io</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 18 starting:altera_nios2_gen2 "submodules/S5_DDR3_QSYS_nios2_qsys"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="nios2_qsys"><![CDATA["<b>nios2_qsys</b>" reuses <b>altera_nios2_gen2_unit</b> "<b>submodules/S5_DDR3_QSYS_nios2_qsys_cpu</b>"]]></message>
   <message level="Info" culprit="nios2_qsys"><![CDATA["<b>S5_DDR3_QSYS</b>" instantiated <b>altera_nios2_gen2</b> "<b>nios2_qsys</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 88 starting:altera_nios2_gen2_unit "submodules/S5_DDR3_QSYS_nios2_qsys_cpu"</message>
   <message level="Info" culprit="cpu">Starting RTL generation for module 'S5_DDR3_QSYS_nios2_qsys_cpu'</message>
   <message level="Info" culprit="cpu">  Generation command is [exec D:/intelFPGA/16.1/quartus/bin64//eperlcmd.exe -I D:/intelFPGA/16.1/quartus/bin64//perl/lib -I D:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/16.1/quartus/sopc_builder/bin -I D:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=S5_DDR3_QSYS_nios2_qsys_cpu --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7246_2489636030277582060.dir/0017_cpu_gen/ --quartus_bindir=D:/intelFPGA/16.1/quartus/bin64/ --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7246_2489636030277582060.dir/0017_cpu_gen//S5_DDR3_QSYS_nios2_qsys_cpu_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu"># 2017.03.21 15:26:18 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu"># 2017.03.21 15:26:18 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="cpu"># 2017.03.21 15:26:20 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="cpu"># 2017.03.21 15:26:20 (*)   Checking for encrypted license (non-evaluation).</message>
   <message level="Info" culprit="cpu"># 2017.03.21 15:26:23 (*)   Encrypted license found.  SOF will not be time-limited.</message>
   <message level="Info" culprit="cpu"># 2017.03.21 15:26:23 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu"># 2017.03.21 15:26:23 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu"># 2017.03.21 15:26:23 (*)     Testbench</message>
   <message level="Info" culprit="cpu"># 2017.03.21 15:26:23 (*)     Instruction decoding</message>
   <message level="Info" culprit="cpu"># 2017.03.21 15:26:23 (*)       Instruction fields</message>
   <message level="Info" culprit="cpu"># 2017.03.21 15:26:23 (*)       Instruction decodes</message>
   <message level="Info" culprit="cpu"># 2017.03.21 15:26:24 (*)       Signals for RTL simulation waveforms</message>
   <message level="Info" culprit="cpu"># 2017.03.21 15:26:24 (*)       Instruction controls</message>
   <message level="Info" culprit="cpu"># 2017.03.21 15:26:24 (*)     Pipeline frontend</message>
   <message level="Info" culprit="cpu"># 2017.03.21 15:26:24 (*)     Pipeline backend</message>
   <message level="Info" culprit="cpu"># 2017.03.21 15:26:28 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu"># 2017.03.21 15:26:31 (*)   Creating encrypted RTL</message>
   <message level="Info" culprit="cpu"># 2017.03.21 15:26:32 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu">Done RTL generation for module 'S5_DDR3_QSYS_nios2_qsys_cpu'</message>
   <message level="Info" culprit="cpu"><![CDATA["<b>nios2_qsys</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 18 starting:altera_avalon_onchip_memory2 "submodules/S5_DDR3_QSYS_onchip_memory2"</message>
   <message level="Info" culprit="onchip_memory2">Starting RTL generation for module 'S5_DDR3_QSYS_onchip_memory2'</message>
   <message level="Info" culprit="onchip_memory2">  Generation command is [exec D:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/16.1/quartus/bin64/perl/lib -I D:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/16.1/quartus/sopc_builder/bin -I D:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=S5_DDR3_QSYS_onchip_memory2 --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7246_2489636030277582060.dir/0005_onchip_memory2_gen/ --quartus_dir=D:/intelfpga/16.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7246_2489636030277582060.dir/0005_onchip_memory2_gen//S5_DDR3_QSYS_onchip_memory2_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="onchip_memory2">Done RTL generation for module 'S5_DDR3_QSYS_onchip_memory2'</message>
   <message level="Info" culprit="onchip_memory2"><![CDATA["<b>S5_DDR3_QSYS</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>onchip_memory2</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 17 starting:altera_avalon_sysid_qsys "submodules/S5_DDR3_QSYS_sysid_qsys"</message>
   <message level="Info" culprit="sysid_qsys"><![CDATA["<b>S5_DDR3_QSYS</b>" instantiated <b>altera_avalon_sysid_qsys</b> "<b>sysid_qsys</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 16 starting:altera_avalon_timer "submodules/S5_DDR3_QSYS_timer"</message>
   <message level="Info" culprit="timer">Starting RTL generation for module 'S5_DDR3_QSYS_timer'</message>
   <message level="Info" culprit="timer">  Generation command is [exec D:/intelFPGA/16.1/quartus/bin64//perl/bin/perl.exe -I D:/intelFPGA/16.1/quartus/bin64//perl/lib -I D:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/16.1/quartus/sopc_builder/bin -I D:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- D:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=S5_DDR3_QSYS_timer --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7246_2489636030277582060.dir/0007_timer_gen/ --quartus_dir=D:/intelfpga/16.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7246_2489636030277582060.dir/0007_timer_gen//S5_DDR3_QSYS_timer_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="timer">Done RTL generation for module 'S5_DDR3_QSYS_timer'</message>
   <message level="Info" culprit="timer"><![CDATA["<b>S5_DDR3_QSYS</b>" instantiated <b>altera_avalon_timer</b> "<b>timer</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 15 starting:altera_mm_interconnect "submodules/S5_DDR3_QSYS_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>53</b> modules, <b>170</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>53</b> modules, <b>170</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>53</b> modules, <b>170</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>53</b> modules, <b>170</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>53</b> modules, <b>170</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>53</b> modules, <b>170</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>53</b> modules, <b>170</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>53</b> modules, <b>170</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.139s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.119s/0.247s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.002s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.055s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.254s/0.670s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.023s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.029s/0.037s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.424s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.161s/0.437s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.001s/0.002s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.020s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.026s/0.035s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>58</b> modules, <b>185</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_0_router_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_0_cmd_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_0_cmd_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_0_rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_0_rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_0_rsp_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_0_avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>S5_DDR3_QSYS</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 87 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="nios2_qsys_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>nios2_qsys_data_master_translator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_master_translator.sv</b>]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 85 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="jtag_uart_avalon_jtag_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>jtag_uart_avalon_jtag_slave_translator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv</b>]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 80 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="nios2_qsys_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>nios2_qsys_data_master_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_master_agent.sv</b>]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 78 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="jtag_uart_avalon_jtag_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>jtag_uart_avalon_jtag_slave_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 77 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="jtag_uart_avalon_jtag_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>jtag_uart_avalon_jtag_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 67 starting:altera_merlin_router "submodules/S5_DDR3_QSYS_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 66 starting:altera_merlin_router "submodules/S5_DDR3_QSYS_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 65 starting:altera_merlin_router "submodules/S5_DDR3_QSYS_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 64 starting:altera_merlin_router "submodules/S5_DDR3_QSYS_mm_interconnect_0_router_003"</message>
   <message level="Info" culprit="router_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_003</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 63 starting:altera_merlin_router "submodules/S5_DDR3_QSYS_mm_interconnect_0_router_004"</message>
   <message level="Info" culprit="router_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_004</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 60 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="nios2_qsys_data_master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>nios2_qsys_data_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 58 starting:altera_merlin_demultiplexer "submodules/S5_DDR3_QSYS_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 57 starting:altera_merlin_demultiplexer "submodules/S5_DDR3_QSYS_mm_interconnect_0_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 56 starting:altera_merlin_multiplexer "submodules/S5_DDR3_QSYS_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 54 starting:altera_merlin_multiplexer "submodules/S5_DDR3_QSYS_mm_interconnect_0_cmd_mux_002"</message>
   <message level="Info" culprit="cmd_mux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_002</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 51 starting:altera_merlin_demultiplexer "submodules/S5_DDR3_QSYS_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 50 starting:altera_merlin_demultiplexer "submodules/S5_DDR3_QSYS_mm_interconnect_0_rsp_demux_001"</message>
   <message level="Info" culprit="rsp_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 49 starting:altera_merlin_demultiplexer "submodules/S5_DDR3_QSYS_mm_interconnect_0_rsp_demux_002"</message>
   <message level="Info" culprit="rsp_demux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 46 starting:altera_merlin_multiplexer "submodules/S5_DDR3_QSYS_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 45 starting:altera_merlin_multiplexer "submodules/S5_DDR3_QSYS_mm_interconnect_0_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 44 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="mem_if_ddr3_emif_avl_cmd_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>mem_if_ddr3_emif_avl_cmd_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 42 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_std_synchronizer_nocut.v</b>]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 40 starting:altera_avalon_st_adapter "submodules/S5_DDR3_QSYS_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 1 starting:error_adapter "submodules/S5_DDR3_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 40 starting:altera_avalon_st_adapter "submodules/S5_DDR3_QSYS_mm_interconnect_0_avalon_st_adapter_001"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_001"><![CDATA["<b>avalon_st_adapter_001</b>" reuses <b>error_adapter</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 0 starting:error_adapter "submodules/S5_DDR3_QSYS_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 66 starting:altera_mm_interconnect "submodules/S5_DDR3_QSYS_mm_interconnect_1"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>32</b> modules, <b>104</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>32</b> modules, <b>104</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>32</b> modules, <b>104</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>32</b> modules, <b>104</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>32</b> modules, <b>104</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>32</b> modules, <b>104</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.048s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.032s/0.060s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.018s/0.024s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.001s/0.002s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.009s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.020s/0.024s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.016s/0.018s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>36</b> modules, <b>116</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_1_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_1_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_1"><![CDATA["<b>S5_DDR3_QSYS</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 87 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="nios2_qsys_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>nios2_qsys_data_master_translator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_master_translator.sv</b>]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 85 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="jtag_uart_avalon_jtag_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>jtag_uart_avalon_jtag_slave_translator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv</b>]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 80 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="nios2_qsys_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>nios2_qsys_data_master_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_master_agent.sv</b>]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 78 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="jtag_uart_avalon_jtag_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>jtag_uart_avalon_jtag_slave_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 77 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="jtag_uart_avalon_jtag_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>jtag_uart_avalon_jtag_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 23 starting:altera_merlin_router "submodules/S5_DDR3_QSYS_mm_interconnect_1_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 22 starting:altera_merlin_router "submodules/S5_DDR3_QSYS_mm_interconnect_1_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 60 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="nios2_qsys_data_master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>nios2_qsys_data_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 17 starting:altera_merlin_demultiplexer "submodules/S5_DDR3_QSYS_mm_interconnect_1_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 16 starting:altera_merlin_multiplexer "submodules/S5_DDR3_QSYS_mm_interconnect_1_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 12 starting:altera_merlin_demultiplexer "submodules/S5_DDR3_QSYS_mm_interconnect_1_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 8 starting:altera_merlin_multiplexer "submodules/S5_DDR3_QSYS_mm_interconnect_1_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 40 starting:altera_avalon_st_adapter "submodules/S5_DDR3_QSYS_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 1 starting:error_adapter "submodules/S5_DDR3_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 99 starting:altera_irq_mapper "submodules/S5_DDR3_QSYS_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>S5_DDR3_QSYS</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 98 starting:altera_irq_clock_crosser "submodules/altera_irq_clock_crosser"</message>
   <message level="Info" culprit="irq_synchronizer"><![CDATA["<b>S5_DDR3_QSYS</b>" instantiated <b>altera_irq_clock_crosser</b> "<b>irq_synchronizer</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 96 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>S5_DDR3_QSYS</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:16.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=50000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=true,derived_has_irq=false,derived_has_out=false,derived_has_tri=false,derived_irq_type=NONE,direction=Input,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=4"
   instancePathKey="S5_DDR3_QSYS:.:button"
   kind="altera_avalon_pio"
   version="16.1"
   name="S5_DDR3_QSYS_button">
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="derived_has_irq" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="derived_has_out" value="false" />
  <parameter name="derived_has_in" value="true" />
  <parameter name="resetValue" value="0" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="derived_capture" value="false" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="derived_edge_type" value="NONE" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="derived_irq_type" value="NONE" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="width" value="4" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="direction" value="Input" />
  <generatedFiles>
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_button.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="S5_DDR3_QSYS" as="button" />
  <messages>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 16 starting:altera_avalon_pio "submodules/S5_DDR3_QSYS_button"</message>
   <message level="Info" culprit="button">Starting RTL generation for module 'S5_DDR3_QSYS_button'</message>
   <message level="Info" culprit="button">  Generation command is [exec D:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/16.1/quartus/bin64/perl/lib -I D:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/16.1/quartus/sopc_builder/bin -I D:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=S5_DDR3_QSYS_button --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7246_2489636030277582060.dir/0001_button_gen/ --quartus_dir=D:/intelfpga/16.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7246_2489636030277582060.dir/0001_button_gen//S5_DDR3_QSYS_button_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="button">Done RTL generation for module 'S5_DDR3_QSYS_button'</message>
   <message level="Info" culprit="button"><![CDATA["<b>S5_DDR3_QSYS</b>" instantiated <b>altera_avalon_pio</b> "<b>button</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:16.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=50000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=true,derived_has_irq=false,derived_has_out=false,derived_has_tri=false,derived_irq_type=NONE,direction=Input,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=3"
   instancePathKey="S5_DDR3_QSYS:.:ddr3_status"
   kind="altera_avalon_pio"
   version="16.1"
   name="S5_DDR3_QSYS_ddr3_status">
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="derived_has_irq" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="derived_has_out" value="false" />
  <parameter name="derived_has_in" value="true" />
  <parameter name="resetValue" value="0" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="derived_capture" value="false" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="derived_edge_type" value="NONE" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="derived_irq_type" value="NONE" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="width" value="3" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="direction" value="Input" />
  <generatedFiles>
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_ddr3_status.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="S5_DDR3_QSYS" as="ddr3_status" />
  <messages>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 15 starting:altera_avalon_pio "submodules/S5_DDR3_QSYS_ddr3_status"</message>
   <message level="Info" culprit="ddr3_status">Starting RTL generation for module 'S5_DDR3_QSYS_ddr3_status'</message>
   <message level="Info" culprit="ddr3_status">  Generation command is [exec D:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/16.1/quartus/bin64/perl/lib -I D:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/16.1/quartus/sopc_builder/bin -I D:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=S5_DDR3_QSYS_ddr3_status --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7246_2489636030277582060.dir/0002_ddr3_status_gen/ --quartus_dir=D:/intelfpga/16.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7246_2489636030277582060.dir/0002_ddr3_status_gen//S5_DDR3_QSYS_ddr3_status_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="ddr3_status">Done RTL generation for module 'S5_DDR3_QSYS_ddr3_status'</message>
   <message level="Info" culprit="ddr3_status"><![CDATA["<b>S5_DDR3_QSYS</b>" instantiated <b>altera_avalon_pio</b> "<b>ddr3_status</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_jtag_uart:16.1:allowMultipleConnections=false,avalonSpec=2.0,clkFreq=50000000,enableInteractiveInput=false,enableInteractiveOutput=true,hubInstanceID=0,legacySignalAllow=false,readBufferDepth=64,readIRQThreshold=8,simInputCharacterStream=,simInteractiveOptions=INTERACTIVE_ASCII_OUTPUT,useRegistersForReadBuffer=false,useRegistersForWriteBuffer=false,useRelativePathForSimFile=false,writeBufferDepth=64,writeIRQThreshold=8"
   instancePathKey="S5_DDR3_QSYS:.:jtag_uart"
   kind="altera_avalon_jtag_uart"
   version="16.1"
   name="S5_DDR3_QSYS_jtag_uart">
  <parameter name="readBufferDepth" value="64" />
  <parameter name="clkFreq" value="50000000" />
  <parameter name="useRelativePathForSimFile" value="false" />
  <parameter name="hubInstanceID" value="0" />
  <parameter name="enableInteractiveInput" value="false" />
  <parameter name="avalonSpec" value="2.0" />
  <parameter name="simInputCharacterStream" value="" />
  <parameter name="readIRQThreshold" value="8" />
  <parameter name="useRegistersForWriteBuffer" value="false" />
  <parameter name="useRegistersForReadBuffer" value="false" />
  <parameter name="simInteractiveOptions" value="INTERACTIVE_ASCII_OUTPUT" />
  <parameter name="enableInteractiveOutput" value="true" />
  <parameter name="writeIRQThreshold" value="8" />
  <parameter name="writeBufferDepth" value="64" />
  <parameter name="allowMultipleConnections" value="false" />
  <parameter name="legacySignalAllow" value="false" />
  <generatedFiles>
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_jtag_uart.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/altera_avalon_jtag_uart_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="S5_DDR3_QSYS" as="jtag_uart" />
  <messages>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 14 starting:altera_avalon_jtag_uart "submodules/S5_DDR3_QSYS_jtag_uart"</message>
   <message level="Info" culprit="jtag_uart">Starting RTL generation for module 'S5_DDR3_QSYS_jtag_uart'</message>
   <message level="Info" culprit="jtag_uart">  Generation command is [exec D:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/16.1/quartus/bin64/perl/lib -I D:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/16.1/quartus/sopc_builder/bin -I D:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=S5_DDR3_QSYS_jtag_uart --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7246_2489636030277582060.dir/0003_jtag_uart_gen/ --quartus_dir=D:/intelfpga/16.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7246_2489636030277582060.dir/0003_jtag_uart_gen//S5_DDR3_QSYS_jtag_uart_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="jtag_uart">Done RTL generation for module 'S5_DDR3_QSYS_jtag_uart'</message>
   <message level="Info" culprit="jtag_uart"><![CDATA["<b>S5_DDR3_QSYS</b>" instantiated <b>altera_avalon_jtag_uart</b> "<b>jtag_uart</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mem_if_ddr3_emif:16.1:ABSTRACT_REAL_COMPARE_TEST=false,ABS_RAM_MEM_INIT_FILENAME=meminit,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=true,AC_PARITY=false,AC_ROM_MR0=0110001110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0110101110000,AC_ROM_MR0_DLL_RESET_MIRR=0110011101000,AC_ROM_MR0_MIRR=0110001101001,AC_ROM_MR1=0000001000110,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000100110,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0001000011000,AC_ROM_MR2_MIRR=0001000011000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=0,ADDR_ORDER=0,ADDR_RATE_RATIO=1,ADD_EFFICIENCY_MONITOR=false,ADD_EXTERNAL_SEQ_DEBUG_NIOS=false,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=56,AFI_BANKADDR_WIDTH=12,AFI_CLK_EN_WIDTH=4,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=4,AFI_CS_WIDTH=4,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=64,AFI_DQ_WIDTH=512,AFI_ODT_WIDTH=4,AFI_RATE_RATIO=4,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=32,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=32,AFI_WRITE_DQS_WIDTH=32,ALLOCATED_RFIFO_PORT=0,None,None,None,None,None,ALLOCATED_WFIFO_PORT=0,None,None,None,None,None,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AUTO_DEVICE=5SGXEA7N2F45C2,AUTO_DEVICE_SPEEDGRADE=2_H2,AUTO_PD_CYCLES=0,AUTO_POWERDN_EN=false,AVL_ADDR_WIDTH=24,AVL_ADDR_WIDTH_PORT_0=0,AVL_ADDR_WIDTH_PORT_1=0,AVL_ADDR_WIDTH_PORT_2=0,AVL_ADDR_WIDTH_PORT_3=0,AVL_ADDR_WIDTH_PORT_4=0,AVL_ADDR_WIDTH_PORT_5=0,AVL_BE_WIDTH=64,AVL_DATA_WIDTH=512,AVL_DATA_WIDTH_PORT=32,32,32,32,32,32,AVL_DATA_WIDTH_PORT_0=0,AVL_DATA_WIDTH_PORT_1=0,AVL_DATA_WIDTH_PORT_2=0,AVL_DATA_WIDTH_PORT_3=0,AVL_DATA_WIDTH_PORT_4=0,AVL_DATA_WIDTH_PORT_5=0,AVL_MAX_SIZE=4,AVL_NUM_SYMBOLS=64,AVL_NUM_SYMBOLS_PORT_0=2,AVL_NUM_SYMBOLS_PORT_1=2,AVL_NUM_SYMBOLS_PORT_2=2,AVL_NUM_SYMBOLS_PORT_3=2,AVL_NUM_SYMBOLS_PORT_4=2,AVL_NUM_SYMBOLS_PORT_5=2,AVL_PORT=,AVL_SIZE_WIDTH=3,AVL_SYMBOL_WIDTH=8,AV_PORT_0_CONNECT_TO_CV_PORT=0,AV_PORT_1_CONNECT_TO_CV_PORT=1,AV_PORT_2_CONNECT_TO_CV_PORT=2,AV_PORT_3_CONNECT_TO_CV_PORT=3,AV_PORT_4_CONNECT_TO_CV_PORT=4,AV_PORT_5_CONNECT_TO_CV_PORT=5,BYTE_ENABLE=true,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=6,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=29,CFG_ADDR_ORDER=0,CFG_BURST_LENGTH=8,CFG_CLR_INTR=0,CFG_DATA_REORDERING_TYPE=INTER_BANK,CFG_ECC_DECODER_REG=0,CFG_ENABLE_NO_DM=0,CFG_ERRCMD_FIFO_REG=0,CFG_INTERFACE_WIDTH=64,CFG_MEM_CLK_ENTRY_CYCLES=40,CFG_PDN_EXIT_CYCLES=10,CFG_PORT_WIDTH_READ_ODT_CHIP=1,CFG_PORT_WIDTH_WRITE_ODT_CHIP=1,CFG_POWER_SAVING_EXIT_CYCLES=5,CFG_READ_ODT_CHIP=0,CFG_REORDER_DATA=true,CFG_SELF_RFSH_EXIT_CYCLES=512,CFG_STARVE_LIMIT=10,CFG_TCCD=2,CFG_TCCD_NS=2.5,CFG_TYPE=2,CFG_WRITE_ODT_CHIP=1,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CONTINUE_AFTER_CAL_FAIL=false,CONTROLLER_LATENCY=5,CONTROLLER_TYPE=nextgen_v110,CORE_DEBUG_CONNECTION=EXPORT,CORE_PERIPHERY_DUAL_CLOCK=true,CPORT_TYPE_PORT=Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,CPORT_TYPE_PORT_0=0,CPORT_TYPE_PORT_1=0,CPORT_TYPE_PORT_2=0,CPORT_TYPE_PORT_3=0,CPORT_TYPE_PORT_4=0,CPORT_TYPE_PORT_5=0,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_AUTOPCH_EN=false,CTL_CMD_QUEUE_DEPTH=8,CTL_CSR_CONNECTION=INTERNAL_JTAG,CTL_CSR_ENABLED=false,CTL_CSR_READ_ONLY=1,CTL_CS_WIDTH=1,CTL_DEEP_POWERDN_EN=false,CTL_DYNAMIC_BANK_ALLOCATION=false,CTL_DYNAMIC_BANK_NUM=4,CTL_ECC_AUTO_CORRECTION_ENABLED=false,CTL_ECC_CSR_ENABLED=false,CTL_ECC_ENABLED=false,CTL_ECC_MULTIPLES_16_24_40_72=1,CTL_ECC_MULTIPLES_40_72=1,CTL_ENABLE_BURST_INTERRUPT=false,CTL_ENABLE_BURST_INTERRUPT_INT=false,CTL_ENABLE_BURST_TERMINATE=false,CTL_ENABLE_BURST_TERMINATE_INT=false,CTL_ENABLE_WDATA_PATH_LATENCY=false,CTL_HRB_ENABLED=false,CTL_LOOK_AHEAD_DEPTH=4,CTL_ODT_ENABLED=true,CTL_OUTPUT_REGD=false,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=0,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_REGDIMM_ENABLED=false,CTL_SELF_REFRESH=0,CTL_SELF_REFRESH_EN=false,CTL_TBP_NUM=4,CTL_USR_REFRESH=0,CTL_USR_REFRESH_EN=false,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=0,CTL_WR_TO_WR_EXTRA_CLK=0,CTL_ZQCAL_EN=false,CUT_NEW_FAMILY_TIMING=true,CV_AVL_ADDR_WIDTH_PORT_0=0,CV_AVL_ADDR_WIDTH_PORT_1=0,CV_AVL_ADDR_WIDTH_PORT_2=0,CV_AVL_ADDR_WIDTH_PORT_3=0,CV_AVL_ADDR_WIDTH_PORT_4=0,CV_AVL_ADDR_WIDTH_PORT_5=0,CV_AVL_DATA_WIDTH_PORT_0=0,CV_AVL_DATA_WIDTH_PORT_1=0,CV_AVL_DATA_WIDTH_PORT_2=0,CV_AVL_DATA_WIDTH_PORT_3=0,CV_AVL_DATA_WIDTH_PORT_4=0,CV_AVL_DATA_WIDTH_PORT_5=0,CV_AVL_NUM_SYMBOLS_PORT_0=2,CV_AVL_NUM_SYMBOLS_PORT_1=2,CV_AVL_NUM_SYMBOLS_PORT_2=2,CV_AVL_NUM_SYMBOLS_PORT_3=2,CV_AVL_NUM_SYMBOLS_PORT_4=2,CV_AVL_NUM_SYMBOLS_PORT_5=2,CV_CPORT_TYPE_PORT_0=0,CV_CPORT_TYPE_PORT_1=0,CV_CPORT_TYPE_PORT_2=0,CV_CPORT_TYPE_PORT_3=0,CV_CPORT_TYPE_PORT_4=0,CV_CPORT_TYPE_PORT_5=0,CV_ENUM_AUTO_PCH_ENABLE_0=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_1=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_2=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_3=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_4=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_5=DISABLED,CV_ENUM_CMD_PORT_IN_USE_0=FALSE,CV_ENUM_CMD_PORT_IN_USE_1=FALSE,CV_ENUM_CMD_PORT_IN_USE_2=FALSE,CV_ENUM_CMD_PORT_IN_USE_3=FALSE,CV_ENUM_CMD_PORT_IN_USE_4=FALSE,CV_ENUM_CMD_PORT_IN_USE_5=FALSE,CV_ENUM_CPORT0_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT0_TYPE=DISABLE,CV_ENUM_CPORT0_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_TYPE=DISABLE,CV_ENUM_CPORT1_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_TYPE=DISABLE,CV_ENUM_CPORT2_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_TYPE=DISABLE,CV_ENUM_CPORT3_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_TYPE=DISABLE,CV_ENUM_CPORT4_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_TYPE=DISABLE,CV_ENUM_CPORT5_WFIFO_MAP=FIFO_0,CV_ENUM_ENABLE_BONDING_0=DISABLED,CV_ENUM_ENABLE_BONDING_1=DISABLED,CV_ENUM_ENABLE_BONDING_2=DISABLED,CV_ENUM_ENABLE_BONDING_3=DISABLED,CV_ENUM_ENABLE_BONDING_4=DISABLED,CV_ENUM_ENABLE_BONDING_5=DISABLED,CV_ENUM_PORT0_WIDTH=PORT_64_BIT,CV_ENUM_PORT1_WIDTH=PORT_64_BIT,CV_ENUM_PORT2_WIDTH=PORT_64_BIT,CV_ENUM_PORT3_WIDTH=PORT_64_BIT,CV_ENUM_PORT4_WIDTH=PORT_64_BIT,CV_ENUM_PORT5_WIDTH=PORT_64_BIT,CV_ENUM_PRIORITY_0_0=WEIGHT_0,CV_ENUM_PRIORITY_0_1=WEIGHT_0,CV_ENUM_PRIORITY_0_2=WEIGHT_0,CV_ENUM_PRIORITY_0_3=WEIGHT_0,CV_ENUM_PRIORITY_0_4=WEIGHT_0,CV_ENUM_PRIORITY_0_5=WEIGHT_0,CV_ENUM_PRIORITY_1_0=WEIGHT_0,CV_ENUM_PRIORITY_1_1=WEIGHT_0,CV_ENUM_PRIORITY_1_2=WEIGHT_0,CV_ENUM_PRIORITY_1_3=WEIGHT_0,CV_ENUM_PRIORITY_1_4=WEIGHT_0,CV_ENUM_PRIORITY_1_5=WEIGHT_0,CV_ENUM_PRIORITY_2_0=WEIGHT_0,CV_ENUM_PRIORITY_2_1=WEIGHT_0,CV_ENUM_PRIORITY_2_2=WEIGHT_0,CV_ENUM_PRIORITY_2_3=WEIGHT_0,CV_ENUM_PRIORITY_2_4=WEIGHT_0,CV_ENUM_PRIORITY_2_5=WEIGHT_0,CV_ENUM_PRIORITY_3_0=WEIGHT_0,CV_ENUM_PRIORITY_3_1=WEIGHT_0,CV_ENUM_PRIORITY_3_2=WEIGHT_0,CV_ENUM_PRIORITY_3_3=WEIGHT_0,CV_ENUM_PRIORITY_3_4=WEIGHT_0,CV_ENUM_PRIORITY_3_5=WEIGHT_0,CV_ENUM_PRIORITY_4_0=WEIGHT_0,CV_ENUM_PRIORITY_4_1=WEIGHT_0,CV_ENUM_PRIORITY_4_2=WEIGHT_0,CV_ENUM_PRIORITY_4_3=WEIGHT_0,CV_ENUM_PRIORITY_4_4=WEIGHT_0,CV_ENUM_PRIORITY_4_5=WEIGHT_0,CV_ENUM_PRIORITY_5_0=WEIGHT_0,CV_ENUM_PRIORITY_5_1=WEIGHT_0,CV_ENUM_PRIORITY_5_2=WEIGHT_0,CV_ENUM_PRIORITY_5_3=WEIGHT_0,CV_ENUM_PRIORITY_5_4=WEIGHT_0,CV_ENUM_PRIORITY_5_5=WEIGHT_0,CV_ENUM_PRIORITY_6_0=WEIGHT_0,CV_ENUM_PRIORITY_6_1=WEIGHT_0,CV_ENUM_PRIORITY_6_2=WEIGHT_0,CV_ENUM_PRIORITY_6_3=WEIGHT_0,CV_ENUM_PRIORITY_6_4=WEIGHT_0,CV_ENUM_PRIORITY_6_5=WEIGHT_0,CV_ENUM_PRIORITY_7_0=WEIGHT_0,CV_ENUM_PRIORITY_7_1=WEIGHT_0,CV_ENUM_PRIORITY_7_2=WEIGHT_0,CV_ENUM_PRIORITY_7_3=WEIGHT_0,CV_ENUM_PRIORITY_7_4=WEIGHT_0,CV_ENUM_PRIORITY_7_5=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_RD_DWIDTH_0=DWIDTH_0,CV_ENUM_RD_DWIDTH_1=DWIDTH_0,CV_ENUM_RD_DWIDTH_2=DWIDTH_0,CV_ENUM_RD_DWIDTH_3=DWIDTH_0,CV_ENUM_RD_DWIDTH_4=DWIDTH_0,CV_ENUM_RD_DWIDTH_5=DWIDTH_0,CV_ENUM_RD_PORT_INFO_0=USE_NO,CV_ENUM_RD_PORT_INFO_1=USE_NO,CV_ENUM_RD_PORT_INFO_2=USE_NO,CV_ENUM_RD_PORT_INFO_3=USE_NO,CV_ENUM_RD_PORT_INFO_4=USE_NO,CV_ENUM_RD_PORT_INFO_5=USE_NO,CV_ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_WR_DWIDTH_0=DWIDTH_0,CV_ENUM_WR_DWIDTH_1=DWIDTH_0,CV_ENUM_WR_DWIDTH_2=DWIDTH_0,CV_ENUM_WR_DWIDTH_3=DWIDTH_0,CV_ENUM_WR_DWIDTH_4=DWIDTH_0,CV_ENUM_WR_DWIDTH_5=DWIDTH_0,CV_ENUM_WR_PORT_INFO_0=USE_NO,CV_ENUM_WR_PORT_INFO_1=USE_NO,CV_ENUM_WR_PORT_INFO_2=USE_NO,CV_ENUM_WR_PORT_INFO_3=USE_NO,CV_ENUM_WR_PORT_INFO_4=USE_NO,CV_ENUM_WR_PORT_INFO_5=USE_NO,CV_INTG_RCFG_SUM_WT_PRIORITY_0=0,CV_INTG_RCFG_SUM_WT_PRIORITY_1=0,CV_INTG_RCFG_SUM_WT_PRIORITY_2=0,CV_INTG_RCFG_SUM_WT_PRIORITY_3=0,CV_INTG_RCFG_SUM_WT_PRIORITY_4=0,CV_INTG_RCFG_SUM_WT_PRIORITY_5=0,CV_INTG_RCFG_SUM_WT_PRIORITY_6=0,CV_INTG_RCFG_SUM_WT_PRIORITY_7=0,CV_INTG_SUM_WT_PRIORITY_0=0,CV_INTG_SUM_WT_PRIORITY_1=0,CV_INTG_SUM_WT_PRIORITY_2=0,CV_INTG_SUM_WT_PRIORITY_3=0,CV_INTG_SUM_WT_PRIORITY_4=0,CV_INTG_SUM_WT_PRIORITY_5=0,CV_INTG_SUM_WT_PRIORITY_6=0,CV_INTG_SUM_WT_PRIORITY_7=0,CV_LSB_RFIFO_PORT_0=5,CV_LSB_RFIFO_PORT_1=5,CV_LSB_RFIFO_PORT_2=5,CV_LSB_RFIFO_PORT_3=5,CV_LSB_RFIFO_PORT_4=5,CV_LSB_RFIFO_PORT_5=5,CV_LSB_WFIFO_PORT_0=5,CV_LSB_WFIFO_PORT_1=5,CV_LSB_WFIFO_PORT_2=5,CV_LSB_WFIFO_PORT_3=5,CV_LSB_WFIFO_PORT_4=5,CV_LSB_WFIFO_PORT_5=5,CV_MSB_RFIFO_PORT_0=5,CV_MSB_RFIFO_PORT_1=5,CV_MSB_RFIFO_PORT_2=5,CV_MSB_RFIFO_PORT_3=5,CV_MSB_RFIFO_PORT_4=5,CV_MSB_RFIFO_PORT_5=5,CV_MSB_WFIFO_PORT_0=5,CV_MSB_WFIFO_PORT_1=5,CV_MSB_WFIFO_PORT_2=5,CV_MSB_WFIFO_PORT_3=5,CV_MSB_WFIFO_PORT_4=5,CV_MSB_WFIFO_PORT_5=5,CV_PORT_0_CONNECT_TO_AV_PORT=0,CV_PORT_1_CONNECT_TO_AV_PORT=1,CV_PORT_2_CONNECT_TO_AV_PORT=2,CV_PORT_3_CONNECT_TO_AV_PORT=3,CV_PORT_4_CONNECT_TO_AV_PORT=4,CV_PORT_5_CONNECT_TO_AV_PORT=5,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEBUG_MODE=false,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=11,DELAY_PER_DQS_EN_DCHAIN_TAP=11,DELAY_PER_OPA_TAP=156,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Stratix V,DEVICE_FAMILY_PARAM=,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=false,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=2,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=127,DQS_IN_DELAY_MAX=63,DQS_PHASE_SHIFT=9000,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=true,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=false,DWIDTH_RATIO=8,EARLY_ADDR_CMD_CLK_TRANSFER=false,ED_EXPORT_SEQ_DEBUG=false,ENABLE_ABSTRACT_RAM=false,ENABLE_ABS_RAM_INTERNAL=false,ENABLE_ABS_RAM_MEM_INIT=false,ENABLE_BONDING=false,ENABLE_BURST_MERGE=false,ENABLE_CSR_SOFT_RESET_REQ=false,ENABLE_CTRL_AVALON_INTERFACE=true,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=false,ENABLE_EXPORT_SEQ_DEBUG_BRIDGE=false,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,ENABLE_USER_ECC=false,ENUM_ATTR_COUNTER_ONE_RESET=DISABLED,ENUM_ATTR_COUNTER_ZERO_RESET=DISABLED,ENUM_ATTR_STATIC_CONFIG_VALID=DISABLED,ENUM_AUTO_PCH_ENABLE_0=DISABLED,ENUM_AUTO_PCH_ENABLE_1=DISABLED,ENUM_AUTO_PCH_ENABLE_2=DISABLED,ENUM_AUTO_PCH_ENABLE_3=DISABLED,ENUM_AUTO_PCH_ENABLE_4=DISABLED,ENUM_AUTO_PCH_ENABLE_5=DISABLED,ENUM_CAL_REQ=DISABLED,ENUM_CFG_BURST_LENGTH=BL_8,ENUM_CFG_INTERFACE_WIDTH=DWIDTH_32,ENUM_CFG_SELF_RFSH_EXIT_CYCLES=,ENUM_CFG_STARVE_LIMIT=STARVE_LIMIT_32,ENUM_CFG_TYPE=DDR3,ENUM_CLOCK_OFF_0=DISABLED,ENUM_CLOCK_OFF_1=DISABLED,ENUM_CLOCK_OFF_2=DISABLED,ENUM_CLOCK_OFF_3=DISABLED,ENUM_CLOCK_OFF_4=DISABLED,ENUM_CLOCK_OFF_5=DISABLED,ENUM_CLR_INTR=NO_CLR_INTR,ENUM_CMD_PORT_IN_USE_0=FALSE,ENUM_CMD_PORT_IN_USE_1=FALSE,ENUM_CMD_PORT_IN_USE_2=FALSE,ENUM_CMD_PORT_IN_USE_3=FALSE,ENUM_CMD_PORT_IN_USE_4=FALSE,ENUM_CMD_PORT_IN_USE_5=FALSE,ENUM_CPORT0_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT0_RFIFO_MAP=FIFO_0,ENUM_CPORT0_TYPE=DISABLE,ENUM_CPORT0_WFIFO_MAP=FIFO_0,ENUM_CPORT1_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT1_RFIFO_MAP=FIFO_0,ENUM_CPORT1_TYPE=DISABLE,ENUM_CPORT1_WFIFO_MAP=FIFO_0,ENUM_CPORT2_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT2_RFIFO_MAP=FIFO_0,ENUM_CPORT2_TYPE=DISABLE,ENUM_CPORT2_WFIFO_MAP=FIFO_0,ENUM_CPORT3_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT3_RFIFO_MAP=FIFO_0,ENUM_CPORT3_TYPE=DISABLE,ENUM_CPORT3_WFIFO_MAP=FIFO_0,ENUM_CPORT4_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT4_RFIFO_MAP=FIFO_0,ENUM_CPORT4_TYPE=DISABLE,ENUM_CPORT4_WFIFO_MAP=FIFO_0,ENUM_CPORT5_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT5_RFIFO_MAP=FIFO_0,ENUM_CPORT5_TYPE=DISABLE,ENUM_CPORT5_WFIFO_MAP=FIFO_0,ENUM_CTL_ADDR_ORDER=CHIP_BANK_ROW_COL,ENUM_CTL_ECC_ENABLED=CTL_ECC_DISABLED,ENUM_CTL_ECC_RMW_ENABLED=CTL_ECC_RMW_DISABLED,ENUM_CTL_REGDIMM_ENABLED=REGDIMM_DISABLED,ENUM_CTL_USR_REFRESH=CTL_USR_REFRESH_DISABLED,ENUM_CTRL_WIDTH=DATA_WIDTH_64_BIT,ENUM_DELAY_BONDING=BONDING_LATENCY_0,ENUM_DFX_BYPASS_ENABLE=DFX_BYPASS_DISABLED,ENUM_DISABLE_MERGING=MERGING_ENABLED,ENUM_ECC_DQ_WIDTH=ECC_DQ_WIDTH_0,ENUM_ENABLE_ATPG=DISABLED,ENUM_ENABLE_BONDING_0=DISABLED,ENUM_ENABLE_BONDING_1=DISABLED,ENUM_ENABLE_BONDING_2=DISABLED,ENUM_ENABLE_BONDING_3=DISABLED,ENUM_ENABLE_BONDING_4=DISABLED,ENUM_ENABLE_BONDING_5=DISABLED,ENUM_ENABLE_BONDING_WRAPBACK=DISABLED,ENUM_ENABLE_BURST_INTERRUPT=DISABLED,ENUM_ENABLE_BURST_TERMINATE=DISABLED,ENUM_ENABLE_DQS_TRACKING=DISABLED,ENUM_ENABLE_ECC_CODE_OVERWRITES=DISABLED,ENUM_ENABLE_FAST_EXIT_PPD=DISABLED,ENUM_ENABLE_INTR=DISABLED,ENUM_ENABLE_NO_DM=DISABLED,ENUM_ENABLE_PIPELINEGLOBAL=DISABLED,ENUM_GANGED_ARF=DISABLED,ENUM_GEN_DBE=GEN_DBE_DISABLED,ENUM_GEN_SBE=GEN_SBE_DISABLED,ENUM_INC_SYNC=FIFO_SET_2,ENUM_LOCAL_IF_CS_WIDTH=ADDR_WIDTH_2,ENUM_MASK_CORR_DROPPED_INTR=DISABLED,ENUM_MASK_DBE_INTR=DISABLED,ENUM_MASK_SBE_INTR=DISABLED,ENUM_MEM_IF_AL=AL_0,ENUM_MEM_IF_BANKADDR_WIDTH=ADDR_WIDTH_3,ENUM_MEM_IF_BURSTLENGTH=MEM_IF_BURSTLENGTH_8,ENUM_MEM_IF_COLADDR_WIDTH=ADDR_WIDTH_12,ENUM_MEM_IF_CS_PER_RANK=MEM_IF_CS_PER_RANK_1,ENUM_MEM_IF_CS_WIDTH=MEM_IF_CS_WIDTH_1,ENUM_MEM_IF_DQS_WIDTH=DQS_WIDTH_4,ENUM_MEM_IF_DQ_PER_CHIP=MEM_IF_DQ_PER_CHIP_8,ENUM_MEM_IF_DWIDTH=MEM_IF_DWIDTH_32,ENUM_MEM_IF_MEMTYPE=DDR3_SDRAM,ENUM_MEM_IF_ROWADDR_WIDTH=ADDR_WIDTH_16,ENUM_MEM_IF_SPEEDBIN=DDR3_1066_6_6_6,ENUM_MEM_IF_TCCD=TCCD_4,ENUM_MEM_IF_TCL=TCL_6,ENUM_MEM_IF_TCWL=TCWL_5,ENUM_MEM_IF_TFAW=TFAW_16,ENUM_MEM_IF_TMRD=,ENUM_MEM_IF_TRAS=TRAS_16,ENUM_MEM_IF_TRC=TRC_22,ENUM_MEM_IF_TRCD=TRCD_6,ENUM_MEM_IF_TRP=TRP_6,ENUM_MEM_IF_TRRD=TRRD_4,ENUM_MEM_IF_TRTP=TRTP_4,ENUM_MEM_IF_TWR=TWR_6,ENUM_MEM_IF_TWTR=TWTR_4,ENUM_MMR_CFG_MEM_BL=MP_BL_8,ENUM_OUTPUT_REGD=DISABLED,ENUM_PDN_EXIT_CYCLES=SLOW_EXIT,ENUM_PORT0_WIDTH=PORT_64_BIT,ENUM_PORT1_WIDTH=PORT_64_BIT,ENUM_PORT2_WIDTH=PORT_64_BIT,ENUM_PORT3_WIDTH=PORT_64_BIT,ENUM_PORT4_WIDTH=PORT_64_BIT,ENUM_PORT5_WIDTH=PORT_64_BIT,ENUM_PRIORITY_0_0=WEIGHT_0,ENUM_PRIORITY_0_1=WEIGHT_0,ENUM_PRIORITY_0_2=WEIGHT_0,ENUM_PRIORITY_0_3=WEIGHT_0,ENUM_PRIORITY_0_4=WEIGHT_0,ENUM_PRIORITY_0_5=WEIGHT_0,ENUM_PRIORITY_1_0=WEIGHT_0,ENUM_PRIORITY_1_1=WEIGHT_0,ENUM_PRIORITY_1_2=WEIGHT_0,ENUM_PRIORITY_1_3=WEIGHT_0,ENUM_PRIORITY_1_4=WEIGHT_0,ENUM_PRIORITY_1_5=WEIGHT_0,ENUM_PRIORITY_2_0=WEIGHT_0,ENUM_PRIORITY_2_1=WEIGHT_0,ENUM_PRIORITY_2_2=WEIGHT_0,ENUM_PRIORITY_2_3=WEIGHT_0,ENUM_PRIORITY_2_4=WEIGHT_0,ENUM_PRIORITY_2_5=WEIGHT_0,ENUM_PRIORITY_3_0=WEIGHT_0,ENUM_PRIORITY_3_1=WEIGHT_0,ENUM_PRIORITY_3_2=WEIGHT_0,ENUM_PRIORITY_3_3=WEIGHT_0,ENUM_PRIORITY_3_4=WEIGHT_0,ENUM_PRIORITY_3_5=WEIGHT_0,ENUM_PRIORITY_4_0=WEIGHT_0,ENUM_PRIORITY_4_1=WEIGHT_0,ENUM_PRIORITY_4_2=WEIGHT_0,ENUM_PRIORITY_4_3=WEIGHT_0,ENUM_PRIORITY_4_4=WEIGHT_0,ENUM_PRIORITY_4_5=WEIGHT_0,ENUM_PRIORITY_5_0=WEIGHT_0,ENUM_PRIORITY_5_1=WEIGHT_0,ENUM_PRIORITY_5_2=WEIGHT_0,ENUM_PRIORITY_5_3=WEIGHT_0,ENUM_PRIORITY_5_4=WEIGHT_0,ENUM_PRIORITY_5_5=WEIGHT_0,ENUM_PRIORITY_6_0=WEIGHT_0,ENUM_PRIORITY_6_1=WEIGHT_0,ENUM_PRIORITY_6_2=WEIGHT_0,ENUM_PRIORITY_6_3=WEIGHT_0,ENUM_PRIORITY_6_4=WEIGHT_0,ENUM_PRIORITY_6_5=WEIGHT_0,ENUM_PRIORITY_7_0=WEIGHT_0,ENUM_PRIORITY_7_1=WEIGHT_0,ENUM_PRIORITY_7_2=WEIGHT_0,ENUM_PRIORITY_7_3=WEIGHT_0,ENUM_PRIORITY_7_4=WEIGHT_0,ENUM_PRIORITY_7_5=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,ENUM_RD_DWIDTH_0=DWIDTH_0,ENUM_RD_DWIDTH_1=DWIDTH_0,ENUM_RD_DWIDTH_2=DWIDTH_0,ENUM_RD_DWIDTH_3=DWIDTH_0,ENUM_RD_DWIDTH_4=DWIDTH_0,ENUM_RD_DWIDTH_5=DWIDTH_0,ENUM_RD_FIFO_IN_USE_0=FALSE,ENUM_RD_FIFO_IN_USE_1=FALSE,ENUM_RD_FIFO_IN_USE_2=FALSE,ENUM_RD_FIFO_IN_USE_3=FALSE,ENUM_RD_PORT_INFO_0=USE_NO,ENUM_RD_PORT_INFO_1=USE_NO,ENUM_RD_PORT_INFO_2=USE_NO,ENUM_RD_PORT_INFO_3=USE_NO,ENUM_RD_PORT_INFO_4=USE_NO,ENUM_RD_PORT_INFO_5=USE_NO,ENUM_READ_ODT_CHIP=ODT_DISABLED,ENUM_REORDER_DATA=DATA_REORDERING,ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_SINGLE_READY_0=CONCATENATE_RDY,ENUM_SINGLE_READY_1=CONCATENATE_RDY,ENUM_SINGLE_READY_2=CONCATENATE_RDY,ENUM_SINGLE_READY_3=CONCATENATE_RDY,ENUM_STATIC_WEIGHT_0=WEIGHT_0,ENUM_STATIC_WEIGHT_1=WEIGHT_0,ENUM_STATIC_WEIGHT_2=WEIGHT_0,ENUM_STATIC_WEIGHT_3=WEIGHT_0,ENUM_STATIC_WEIGHT_4=WEIGHT_0,ENUM_STATIC_WEIGHT_5=WEIGHT_0,ENUM_SYNC_MODE_0=ASYNCHRONOUS,ENUM_SYNC_MODE_1=ASYNCHRONOUS,ENUM_SYNC_MODE_2=ASYNCHRONOUS,ENUM_SYNC_MODE_3=ASYNCHRONOUS,ENUM_SYNC_MODE_4=ASYNCHRONOUS,ENUM_SYNC_MODE_5=ASYNCHRONOUS,ENUM_TEST_MODE=NORMAL_MODE,ENUM_THLD_JAR1_0=THRESHOLD_32,ENUM_THLD_JAR1_1=THRESHOLD_32,ENUM_THLD_JAR1_2=THRESHOLD_32,ENUM_THLD_JAR1_3=THRESHOLD_32,ENUM_THLD_JAR1_4=THRESHOLD_32,ENUM_THLD_JAR1_5=THRESHOLD_32,ENUM_THLD_JAR2_0=THRESHOLD_16,ENUM_THLD_JAR2_1=THRESHOLD_16,ENUM_THLD_JAR2_2=THRESHOLD_16,ENUM_THLD_JAR2_3=THRESHOLD_16,ENUM_THLD_JAR2_4=THRESHOLD_16,ENUM_THLD_JAR2_5=THRESHOLD_16,ENUM_USER_ECC_EN=DISABLE,ENUM_USER_PRIORITY_0=PRIORITY_0,ENUM_USER_PRIORITY_1=PRIORITY_0,ENUM_USER_PRIORITY_2=PRIORITY_0,ENUM_USER_PRIORITY_3=PRIORITY_0,ENUM_USER_PRIORITY_4=PRIORITY_0,ENUM_USER_PRIORITY_5=PRIORITY_0,ENUM_USE_ALMOST_EMPTY_0=EMPTY,ENUM_USE_ALMOST_EMPTY_1=EMPTY,ENUM_USE_ALMOST_EMPTY_2=EMPTY,ENUM_USE_ALMOST_EMPTY_3=EMPTY,ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO0_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO1_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO2_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO3_RDY_ALMOST_FULL=NOT_FULL,ENUM_WRITE_ODT_CHIP=ODT_DISABLED,ENUM_WR_DWIDTH_0=DWIDTH_0,ENUM_WR_DWIDTH_1=DWIDTH_0,ENUM_WR_DWIDTH_2=DWIDTH_0,ENUM_WR_DWIDTH_3=DWIDTH_0,ENUM_WR_DWIDTH_4=DWIDTH_0,ENUM_WR_DWIDTH_5=DWIDTH_0,ENUM_WR_FIFO_IN_USE_0=FALSE,ENUM_WR_FIFO_IN_USE_1=FALSE,ENUM_WR_FIFO_IN_USE_2=FALSE,ENUM_WR_FIFO_IN_USE_3=FALSE,ENUM_WR_PORT_INFO_0=USE_NO,ENUM_WR_PORT_INFO_1=USE_NO,ENUM_WR_PORT_INFO_2=USE_NO,ENUM_WR_PORT_INFO_3=USE_NO,ENUM_WR_PORT_INFO_4=USE_NO,ENUM_WR_PORT_INFO_5=USE_NO,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FIX_READ_LATENCY=8,FLY_BY=true,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,INTG_CYC_TO_RLD_JARS_0=1,INTG_CYC_TO_RLD_JARS_1=1,INTG_CYC_TO_RLD_JARS_2=1,INTG_CYC_TO_RLD_JARS_3=1,INTG_CYC_TO_RLD_JARS_4=1,INTG_CYC_TO_RLD_JARS_5=1,INTG_EXTRA_CTL_CLK_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK=0,INTG_EXTRA_CTL_CLK_ACT_TO_PCH=0,INTG_EXTRA_CTL_CLK_ACT_TO_RDWR=0,INTG_EXTRA_CTL_CLK_ARF_PERIOD=0,INTG_EXTRA_CTL_CLK_ARF_TO_VALID=0,INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID=0,INTG_EXTRA_CTL_CLK_PCH_TO_VALID=0,INTG_EXTRA_CTL_CLK_PDN_PERIOD=0,INTG_EXTRA_CTL_CLK_PDN_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_TO_PCH=0,INTG_EXTRA_CTL_CLK_RD_TO_RD=0,INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_RD_TO_WR=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_BC=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_SRF_TO_VALID=0,INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL=0,INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_WR_TO_PCH=0,INTG_EXTRA_CTL_CLK_WR_TO_RD=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_BC=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_WR_TO_WR=0,INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP=0,INTG_MEM_AUTO_PD_CYCLES=0,INTG_MEM_CLK_ENTRY_CYCLES=10,INTG_MEM_IF_TREFI=3120,INTG_MEM_IF_TRFC=34,INTG_POWER_SAVING_EXIT_CYCLES=5,INTG_RCFG_SUM_WT_PRIORITY_0=0,INTG_RCFG_SUM_WT_PRIORITY_1=0,INTG_RCFG_SUM_WT_PRIORITY_2=0,INTG_RCFG_SUM_WT_PRIORITY_3=0,INTG_RCFG_SUM_WT_PRIORITY_4=0,INTG_RCFG_SUM_WT_PRIORITY_5=0,INTG_RCFG_SUM_WT_PRIORITY_6=0,INTG_RCFG_SUM_WT_PRIORITY_7=0,INTG_SUM_WT_PRIORITY_0=0,INTG_SUM_WT_PRIORITY_1=0,INTG_SUM_WT_PRIORITY_2=0,INTG_SUM_WT_PRIORITY_3=0,INTG_SUM_WT_PRIORITY_4=0,INTG_SUM_WT_PRIORITY_5=0,INTG_SUM_WT_PRIORITY_6=0,INTG_SUM_WT_PRIORITY_7=0,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=21,IO_DQS_EN_DELAY_OFFSET=128,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=5,IO_DQS_OUT_RESERVE=20,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=63,IO_OUT1_DELAY_MAX=63,IO_OUT2_DELAY_MAX=63,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=SSTL-15,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LOCAL_CS_WIDTH=0,LOCAL_ID_WIDTH=8,LOW_LATENCY=false,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x000000000000000000,LRDIMM_INT=0,LSB_RFIFO_PORT_0=5,LSB_RFIFO_PORT_1=5,LSB_RFIFO_PORT_2=5,LSB_RFIFO_PORT_3=5,LSB_RFIFO_PORT_4=5,LSB_RFIFO_PORT_5=5,LSB_WFIFO_PORT_0=5,LSB_WFIFO_PORT_1=5,LSB_WFIFO_PORT_2=5,LSB_WFIFO_PORT_3=5,LSB_WFIFO_PORT_4=5,LSB_WFIFO_PORT_5=5,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_CFG=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=4,MAX_PENDING_RD_CMD=16,MAX_PENDING_WR_CMD=8,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ADD_LAT=0,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_AUTO_PD_CYCLES=0,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=800.0,MEM_CLK_FREQ_CACHE=800.0,MEM_CLK_FREQ_MAX=800.0,MEM_CLK_MAX_NS=1.25,MEM_CLK_MAX_PS=1250.0,MEM_CLK_NS=1.25,MEM_CLK_PS=1250.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=RZQ/7,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=14,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_RTT_NOM=RZQ/6,MEM_RTT_WR=RZQ/4,MEM_SRT=Normal,MEM_TCL=11,MEM_TDQSCK=1,MEM_TFAW=24,MEM_TFAW_NS=30.0,MEM_TINIT_CK=400000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=28,MEM_TRAS_NS=35.0,MEM_TRC=39,MEM_TRCD=11,MEM_TRCD_NS=13.75,MEM_TREFI=6240,MEM_TREFI_US=7.8,MEM_TRFC=128,MEM_TRFC_NS=160.0,MEM_TRP=11,MEM_TRP_NS=13.75,MEM_TRRD=5,MEM_TRRD_NS=6.0,MEM_TRTP=6,MEM_TRTP_NS=7.5,MEM_TWR=12,MEM_TWR_NS=15.0,MEM_TWTR=4,MEM_TYPE=DDR3,MEM_T_RL=12,MEM_T_WL=6,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_VOLTAGE=1.5V DDR3,MEM_WTCL=8,MEM_WTCL_INT=8,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=7,MR0_DLL=1,MR0_PD=0,MR0_WR=6,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=1,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=3,MR2_RTT_WR=1,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,MSB_RFIFO_PORT_0=5,MSB_RFIFO_PORT_1=5,MSB_RFIFO_PORT_2=5,MSB_RFIFO_PORT_3=5,MSB_RFIFO_PORT_4=5,MSB_RFIFO_PORT_5=5,MSB_WFIFO_PORT_0=5,MSB_WFIFO_PORT_1=5,MSB_WFIFO_PORT_2=5,MSB_WFIFO_PORT_3=5,MSB_WFIFO_PORT_4=5,MSB_WFIFO_PORT_5=5,MULTICAST_EN=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=3,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_OCT_SHARING_INTERFACES=1,NUM_OF_PORTS=1,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=0,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=true,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=false,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=true,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=161,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=2000000,PLL_ADDR_CMD_CLK_DIV_CACHE=2000000,PLL_ADDR_CMD_CLK_DIV_PARAM=0,PLL_ADDR_CMD_CLK_FREQ=400.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=400.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=0.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=2500 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=,PLL_ADDR_CMD_CLK_FREQ_STR=400.0 MHz,PLL_ADDR_CMD_CLK_MULT=16000000,PLL_ADDR_CMD_CLK_MULT_CACHE=16000000,PLL_ADDR_CMD_CLK_MULT_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_DEG=0.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=0.0,PLL_ADDR_CMD_CLK_PHASE_PS=0,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=0,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_ADDR_CMD_CLK_PHASE_PS_STR=0 ps,PLL_AFI_CLK_DIV=4000000,PLL_AFI_CLK_DIV_CACHE=4000000,PLL_AFI_CLK_DIV_PARAM=0,PLL_AFI_CLK_FREQ=200.0,PLL_AFI_CLK_FREQ_CACHE=200.0,PLL_AFI_CLK_FREQ_PARAM=0.0,PLL_AFI_CLK_FREQ_SIM_STR=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_CLK_FREQ_STR=200.0 MHz,PLL_AFI_CLK_MULT=16000000,PLL_AFI_CLK_MULT_CACHE=16000000,PLL_AFI_CLK_MULT_PARAM=0,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=8000000,PLL_AFI_HALF_CLK_DIV_CACHE=8000000,PLL_AFI_HALF_CLK_DIV_PARAM=0,PLL_AFI_HALF_CLK_FREQ=100.0,PLL_AFI_HALF_CLK_FREQ_CACHE=100.0,PLL_AFI_HALF_CLK_FREQ_PARAM=0.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_HALF_CLK_FREQ_STR=100.0 MHz,PLL_AFI_HALF_CLK_MULT=16000000,PLL_AFI_HALF_CLK_MULT_CACHE=16000000,PLL_AFI_HALF_CLK_MULT_PARAM=0,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=0,PLL_AFI_PHY_CLK_DIV_CACHE=0,PLL_AFI_PHY_CLK_DIV_PARAM=0,PLL_AFI_PHY_CLK_FREQ=0.0,PLL_AFI_PHY_CLK_FREQ_CACHE=0.0,PLL_AFI_PHY_CLK_FREQ_PARAM=0.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=0 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_FREQ_STR=,PLL_AFI_PHY_CLK_MULT=0,PLL_AFI_PHY_CLK_MULT_CACHE=0,PLL_AFI_PHY_CLK_MULT_PARAM=0,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_PHASE_PS_STR=,PLL_C2P_WRITE_CLK_DIV=2000000,PLL_C2P_WRITE_CLK_DIV_CACHE=2000000,PLL_C2P_WRITE_CLK_DIV_PARAM=0,PLL_C2P_WRITE_CLK_FREQ=400.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=400.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=0.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=2500 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_FREQ_STR=400.0 MHz,PLL_C2P_WRITE_CLK_MULT=16000000,PLL_C2P_WRITE_CLK_MULT_CACHE=16000000,PLL_C2P_WRITE_CLK_MULT_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_DEG=67.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=468,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=468,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_PHASE_PS_STR=468 ps,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=false,PLL_CONFIG_CLK_DIV=32000000,PLL_CONFIG_CLK_DIV_CACHE=32000000,PLL_CONFIG_CLK_DIV_PARAM=0,PLL_CONFIG_CLK_FREQ=25.0,PLL_CONFIG_CLK_FREQ_CACHE=25.0,PLL_CONFIG_CLK_FREQ_PARAM=0.0,PLL_CONFIG_CLK_FREQ_SIM_STR=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=,PLL_CONFIG_CLK_FREQ_STR=25.0 MHz,PLL_CONFIG_CLK_MULT=16000000,PLL_CONFIG_CLK_MULT_CACHE=16000000,PLL_CONFIG_CLK_MULT_PARAM=0,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=2000000,PLL_HR_CLK_DIV_CACHE=2000000,PLL_HR_CLK_DIV_PARAM=0,PLL_HR_CLK_FREQ=400.0,PLL_HR_CLK_FREQ_CACHE=400.0,PLL_HR_CLK_FREQ_PARAM=0.0,PLL_HR_CLK_FREQ_SIM_STR=2500 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_HR_CLK_FREQ_SIM_STR_PARAM=,PLL_HR_CLK_FREQ_STR=400.0 MHz,PLL_HR_CLK_MULT=16000000,PLL_HR_CLK_MULT_CACHE=16000000,PLL_HR_CLK_MULT_PARAM=0,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=0 ps,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_HR_CLK_PHASE_PS_STR=0 ps,PLL_LOCATION=Left_Right,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=0,PLL_MEM_CLK_FREQ=800.0,PLL_MEM_CLK_FREQ_CACHE=800.0,PLL_MEM_CLK_FREQ_PARAM=0.0,PLL_MEM_CLK_FREQ_SIM_STR=1250 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=1250 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=,PLL_MEM_CLK_FREQ_STR=800.0 MHz,PLL_MEM_CLK_MULT=16000000,PLL_MEM_CLK_MULT_CACHE=16000000,PLL_MEM_CLK_MULT_PARAM=0,PLL_MEM_CLK_PHASE_DEG=225.0,PLL_MEM_CLK_PHASE_DEG_SIM=45.0,PLL_MEM_CLK_PHASE_PS=781,PLL_MEM_CLK_PHASE_PS_CACHE=781,PLL_MEM_CLK_PHASE_PS_PARAM=0,PLL_MEM_CLK_PHASE_PS_SIM=156,PLL_MEM_CLK_PHASE_PS_SIM_STR=156 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=156 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_MEM_CLK_PHASE_PS_STR=781 ps,PLL_NIOS_CLK_DIV=8000000,PLL_NIOS_CLK_DIV_CACHE=8000000,PLL_NIOS_CLK_DIV_PARAM=0,PLL_NIOS_CLK_FREQ=100.0,PLL_NIOS_CLK_FREQ_CACHE=100.0,PLL_NIOS_CLK_FREQ_PARAM=0.0,PLL_NIOS_CLK_FREQ_SIM_STR=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=,PLL_NIOS_CLK_FREQ_STR=100.0 MHz,PLL_NIOS_CLK_MULT=16000000,PLL_NIOS_CLK_MULT_CACHE=16000000,PLL_NIOS_CLK_MULT_PARAM=0,PLL_NIOS_CLK_PHASE_DEG=0.0,PLL_NIOS_CLK_PHASE_DEG_SIM=0.0,PLL_NIOS_CLK_PHASE_PS=0,PLL_NIOS_CLK_PHASE_PS_CACHE=0,PLL_NIOS_CLK_PHASE_PS_PARAM=0,PLL_NIOS_CLK_PHASE_PS_SIM=0,PLL_NIOS_CLK_PHASE_PS_SIM_STR=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_NIOS_CLK_PHASE_PS_STR=0 ps,PLL_P2C_READ_CLK_DIV=2000000,PLL_P2C_READ_CLK_DIV_CACHE=2000000,PLL_P2C_READ_CLK_DIV_PARAM=0,PLL_P2C_READ_CLK_FREQ=400.0,PLL_P2C_READ_CLK_FREQ_CACHE=400.0,PLL_P2C_READ_CLK_FREQ_PARAM=0.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=2500 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=,PLL_P2C_READ_CLK_FREQ_STR=400.0 MHz,PLL_P2C_READ_CLK_MULT=16000000,PLL_P2C_READ_CLK_MULT_CACHE=16000000,PLL_P2C_READ_CLK_MULT_PARAM=0,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=0 ps,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_P2C_READ_CLK_PHASE_PS_STR=0 ps,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=0,PLL_WRITE_CLK_FREQ=800.0,PLL_WRITE_CLK_FREQ_CACHE=800.0,PLL_WRITE_CLK_FREQ_PARAM=0.0,PLL_WRITE_CLK_FREQ_SIM_STR=1250 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=1250 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_WRITE_CLK_FREQ_STR=800.0 MHz,PLL_WRITE_CLK_MULT=16000000,PLL_WRITE_CLK_MULT_CACHE=16000000,PLL_WRITE_CLK_MULT_PARAM=0,PLL_WRITE_CLK_PHASE_DEG=315.0,PLL_WRITE_CLK_PHASE_DEG_SIM=135.0,PLL_WRITE_CLK_PHASE_PS=1093,PLL_WRITE_CLK_PHASE_PS_CACHE=1093,PLL_WRITE_CLK_PHASE_PS_PARAM=0,PLL_WRITE_CLK_PHASE_PS_SIM=469,PLL_WRITE_CLK_PHASE_PS_SIM_STR=469 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=469 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_WRITE_CLK_PHASE_PS_STR=1093 ps,POWER_OF_TWO_BUS=true,PRE_V_SERIES_FAMILY=false,PRIORITY_PORT=0,1,1,1,1,1,PRIORITY_PORT_0=0,PRIORITY_PORT_1=0,PRIORITY_PORT_2=0,PRIORITY_PORT_3=0,PRIORITY_PORT_4=0,PRIORITY_PORT_5=0,QVLD_EXTRA_FLOP_STAGES=3,QVLD_WR_ADDRESS_OFFSET=4,RATE=Quarter,RATE_CACHE=Quarter,RDBUFFER_ADDR_WIDTH=7,RDIMM=false,RDIMM_CONFIG=0,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=false,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=50.0,REF_CLK_FREQ_CACHE=50.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=800.0,REF_CLK_FREQ_MAX_PARAM=0.0,REF_CLK_FREQ_MIN_CACHE=5.0,REF_CLK_FREQ_MIN_PARAM=0.0,REF_CLK_FREQ_PARAM_VALID=false,REF_CLK_FREQ_STR=50.0 MHz,REF_CLK_NS=20.0,REF_CLK_PS=20000.0,REGISTER_C2P=true,SCC_DATA_WIDTH=8,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=NIOS,SEQ_BURST_COUNT_WIDTH=0,SEQ_MODE=0,SKIP_MEM_INIT=true,SOPC_COMPAT_RESET=false,SPEED_GRADE=2,SPEED_GRADE_CACHE=2,STARVE_LIMIT=10,SYS_INFO_DEVICE_FAMILY=Stratix V,TB_MEM_CLK_FREQ=800.0,TB_MEM_IF_DQ_WIDTH=64,TB_MEM_IF_READ_DQS_WIDTH=8,TB_PLL_DLL_MASTER=true,TB_RATE=QUARTER,TG_TEMP_PORT_0=0,TG_TEMP_PORT_1=0,TG_TEMP_PORT_2=0,TG_TEMP_PORT_3=0,TG_TEMP_PORT_4=0,TG_TEMP_PORT_5=0,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.05,TIMING_BOARD_AC_SLEW_RATE=2.174,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.012,TIMING_BOARD_CK_CKN_SLEW_RATE=4.348,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=4.348,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=2.174,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.002,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=1.78,TIMING_BOARD_MAX_DQS_DELAY=0.7,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.14,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.1,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=1.29,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=1.29,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=0.06,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=0.06,TIMING_BOARD_SKEW_WITHIN_DQS=0.009,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.145,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.16,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.22,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.32,TIMING_TDH=45,TIMING_TDQSCK=255,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=100,TIMING_TDQSS=0.27,TIMING_TDS=10,TIMING_TDSH=0.18,TIMING_TDSS=0.18,TIMING_TIH=120,TIMING_TIS=170,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=true,USER_DEBUG_LEVEL=0,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_AXI_ADAPTOR=false,USE_DQS_TRACKING=true,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=true,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=true,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_MM_ADAPTOR=true,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VECT_ATTR_COUNTER_ONE_MASK=0,VECT_ATTR_COUNTER_ONE_MATCH=0,VECT_ATTR_COUNTER_ZERO_MASK=0,VECT_ATTR_COUNTER_ZERO_MATCH=0,VECT_ATTR_DEBUG_SELECT_BYTE=0,VFIFO_AS_SHIFT_REG=true,WEIGHT_PORT=0,0,0,0,0,0,WEIGHT_PORT_0=0,WEIGHT_PORT_1=0,WEIGHT_PORT_2=0,WEIGHT_PORT_3=0,WEIGHT_PORT_4=0,WEIGHT_PORT_5=0,WRBUFFER_ADDR_WIDTH=6(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=200000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=100000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_mem_if_ddr3_pll:16.1:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=true,AC_PARITY=false,AC_ROM_MR0=0110001110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0110101110000,AC_ROM_MR0_DLL_RESET_MIRR=0110011101000,AC_ROM_MR0_MIRR=0110001101001,AC_ROM_MR1=0000001000110,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000100110,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0001000011000,AC_ROM_MR2_MIRR=0001000011000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=56,AFI_BANKADDR_WIDTH=12,AFI_CLK_EN_WIDTH=4,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=4,AFI_CS_WIDTH=4,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=64,AFI_DQ_WIDTH=512,AFI_ODT_WIDTH=4,AFI_RATE_RATIO=4,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=32,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=32,AFI_WRITE_DQS_WIDTH=32,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=6,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=29,CFG_TCCD=2,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_PERIPHERY_DUAL_CLOCK=true,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=0,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=0,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=11,DELAY_PER_DQS_EN_DCHAIN_TAP=11,DELAY_PER_OPA_TAP=156,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Stratix V,DEVICE_FAMILY_PARAM=Stratix V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=2,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=127,DQS_IN_DELAY_MAX=63,DQS_PHASE_SHIFT=9000,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=true,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=false,EARLY_ADDR_CMD_CLK_TRANSFER=false,ENABLE_CSR_SOFT_RESET_REQ=false,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=false,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FIX_READ_LATENCY=8,FLY_BY=true,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=21,IO_DQS_EN_DELAY_OFFSET=128,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=5,IO_DQS_OUT_RESERVE=20,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=63,IO_OUT1_DELAY_MAX=63,IO_OUT2_DELAY_MAX=63,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=SSTL-15,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x000000000000000000,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=4,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=800.0,MEM_CLK_FREQ_CACHE=0.0,MEM_CLK_FREQ_MAX=800.0,MEM_CLK_MAX_NS=1.25,MEM_CLK_MAX_PS=1250.0,MEM_CLK_NS=1.25,MEM_CLK_PS=1250.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=RZQ/7,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=14,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_RTT_NOM=RZQ/6,MEM_RTT_WR=RZQ/4,MEM_SRT=Normal,MEM_TCL=11,MEM_TDQSCK=1,MEM_TFAW=24,MEM_TFAW_NS=30.0,MEM_TINIT_CK=400000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=28,MEM_TRAS_NS=35.0,MEM_TRC=39,MEM_TRCD=11,MEM_TRCD_NS=13.75,MEM_TREFI=6240,MEM_TREFI_US=7.8,MEM_TRFC=128,MEM_TRFC_NS=160.0,MEM_TRP=11,MEM_TRP_NS=13.75,MEM_TRRD=5,MEM_TRRD_NS=6.0,MEM_TRTP=6,MEM_TRTP_NS=7.5,MEM_TWR=12,MEM_TWR_NS=15.0,MEM_TWTR=4,MEM_TYPE=DDR3,MEM_T_RL=12,MEM_T_WL=6,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_VOLTAGE=1.5V DDR3,MEM_WTCL=8,MEM_WTCL_INT=8,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=7,MR0_DLL=1,MR0_PD=0,MR0_WR=6,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=1,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=3,MR2_RTT_WR=1,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=3,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=0,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=true,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=Unknown,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=true,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=161,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=2000000,PLL_ADDR_CMD_CLK_DIV_CACHE=2000000,PLL_ADDR_CMD_CLK_DIV_PARAM=2000000,PLL_ADDR_CMD_CLK_FREQ=400.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=400.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=400.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=2500 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_ADDR_CMD_CLK_FREQ_STR=400.0 MHz,PLL_ADDR_CMD_CLK_MULT=16000000,PLL_ADDR_CMD_CLK_MULT_CACHE=16000000,PLL_ADDR_CMD_CLK_MULT_PARAM=16000000,PLL_ADDR_CMD_CLK_PHASE_DEG=0.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=0.0,PLL_ADDR_CMD_CLK_PHASE_PS=0,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=0,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_STR=0 ps,PLL_AFI_CLK_DIV=4000000,PLL_AFI_CLK_DIV_CACHE=4000000,PLL_AFI_CLK_DIV_PARAM=4000000,PLL_AFI_CLK_FREQ=200.0,PLL_AFI_CLK_FREQ_CACHE=200.0,PLL_AFI_CLK_FREQ_PARAM=200.0,PLL_AFI_CLK_FREQ_SIM_STR=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=5000 ps,PLL_AFI_CLK_FREQ_STR=200.0 MHz,PLL_AFI_CLK_MULT=16000000,PLL_AFI_CLK_MULT_CACHE=16000000,PLL_AFI_CLK_MULT_PARAM=16000000,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=8000000,PLL_AFI_HALF_CLK_DIV_CACHE=8000000,PLL_AFI_HALF_CLK_DIV_PARAM=8000000,PLL_AFI_HALF_CLK_FREQ=100.0,PLL_AFI_HALF_CLK_FREQ_CACHE=100.0,PLL_AFI_HALF_CLK_FREQ_PARAM=100.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=10000 ps,PLL_AFI_HALF_CLK_FREQ_STR=100.0 MHz,PLL_AFI_HALF_CLK_MULT=16000000,PLL_AFI_HALF_CLK_MULT_CACHE=16000000,PLL_AFI_HALF_CLK_MULT_PARAM=16000000,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=0,PLL_AFI_PHY_CLK_DIV_CACHE=0,PLL_AFI_PHY_CLK_DIV_PARAM=0,PLL_AFI_PHY_CLK_FREQ=0.0,PLL_AFI_PHY_CLK_FREQ_CACHE=0.0,PLL_AFI_PHY_CLK_FREQ_PARAM=0.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=0 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_FREQ_STR=,PLL_AFI_PHY_CLK_MULT=0,PLL_AFI_PHY_CLK_MULT_CACHE=0,PLL_AFI_PHY_CLK_MULT_PARAM=0,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_PHASE_PS_STR=,PLL_C2P_WRITE_CLK_DIV=2000000,PLL_C2P_WRITE_CLK_DIV_CACHE=2000000,PLL_C2P_WRITE_CLK_DIV_PARAM=2000000,PLL_C2P_WRITE_CLK_FREQ=400.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=400.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=400.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=2500 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_C2P_WRITE_CLK_FREQ_STR=400.0 MHz,PLL_C2P_WRITE_CLK_MULT=16000000,PLL_C2P_WRITE_CLK_MULT_CACHE=16000000,PLL_C2P_WRITE_CLK_MULT_PARAM=16000000,PLL_C2P_WRITE_CLK_PHASE_DEG=67.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=468,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=468,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=468,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_STR=468 ps,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=true,PLL_CONFIG_CLK_DIV=32000000,PLL_CONFIG_CLK_DIV_CACHE=32000000,PLL_CONFIG_CLK_DIV_PARAM=32000000,PLL_CONFIG_CLK_FREQ=25.0,PLL_CONFIG_CLK_FREQ_CACHE=25.0,PLL_CONFIG_CLK_FREQ_PARAM=25.0,PLL_CONFIG_CLK_FREQ_SIM_STR=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=40000 ps,PLL_CONFIG_CLK_FREQ_STR=25.0 MHz,PLL_CONFIG_CLK_MULT=16000000,PLL_CONFIG_CLK_MULT_CACHE=16000000,PLL_CONFIG_CLK_MULT_PARAM=16000000,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=2000000,PLL_HR_CLK_DIV_CACHE=2000000,PLL_HR_CLK_DIV_PARAM=2000000,PLL_HR_CLK_FREQ=400.0,PLL_HR_CLK_FREQ_CACHE=400.0,PLL_HR_CLK_FREQ_PARAM=400.0,PLL_HR_CLK_FREQ_SIM_STR=2500 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_HR_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_HR_CLK_FREQ_STR=400.0 MHz,PLL_HR_CLK_MULT=16000000,PLL_HR_CLK_MULT_CACHE=16000000,PLL_HR_CLK_MULT_PARAM=16000000,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=0 ps,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_HR_CLK_PHASE_PS_STR=0 ps,PLL_LOCATION=Left_Right,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=1000000,PLL_MEM_CLK_FREQ=800.0,PLL_MEM_CLK_FREQ_CACHE=800.0,PLL_MEM_CLK_FREQ_PARAM=800.0,PLL_MEM_CLK_FREQ_SIM_STR=1250 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=1250 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=1250 ps,PLL_MEM_CLK_FREQ_STR=800.0 MHz,PLL_MEM_CLK_MULT=16000000,PLL_MEM_CLK_MULT_CACHE=16000000,PLL_MEM_CLK_MULT_PARAM=16000000,PLL_MEM_CLK_PHASE_DEG=225.0,PLL_MEM_CLK_PHASE_DEG_SIM=45.0,PLL_MEM_CLK_PHASE_PS=781,PLL_MEM_CLK_PHASE_PS_CACHE=781,PLL_MEM_CLK_PHASE_PS_PARAM=781,PLL_MEM_CLK_PHASE_PS_SIM=156,PLL_MEM_CLK_PHASE_PS_SIM_STR=156 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=156 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=156 ps,PLL_MEM_CLK_PHASE_PS_STR=781 ps,PLL_NIOS_CLK_DIV=8000000,PLL_NIOS_CLK_DIV_CACHE=8000000,PLL_NIOS_CLK_DIV_PARAM=8000000,PLL_NIOS_CLK_FREQ=100.0,PLL_NIOS_CLK_FREQ_CACHE=100.0,PLL_NIOS_CLK_FREQ_PARAM=100.0,PLL_NIOS_CLK_FREQ_SIM_STR=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=10000 ps,PLL_NIOS_CLK_FREQ_STR=100.0 MHz,PLL_NIOS_CLK_MULT=16000000,PLL_NIOS_CLK_MULT_CACHE=16000000,PLL_NIOS_CLK_MULT_PARAM=16000000,PLL_NIOS_CLK_PHASE_DEG=0.0,PLL_NIOS_CLK_PHASE_DEG_SIM=0.0,PLL_NIOS_CLK_PHASE_PS=0,PLL_NIOS_CLK_PHASE_PS_CACHE=0,PLL_NIOS_CLK_PHASE_PS_PARAM=0,PLL_NIOS_CLK_PHASE_PS_SIM=0,PLL_NIOS_CLK_PHASE_PS_SIM_STR=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_NIOS_CLK_PHASE_PS_STR=0 ps,PLL_P2C_READ_CLK_DIV=2000000,PLL_P2C_READ_CLK_DIV_CACHE=2000000,PLL_P2C_READ_CLK_DIV_PARAM=2000000,PLL_P2C_READ_CLK_FREQ=400.0,PLL_P2C_READ_CLK_FREQ_CACHE=400.0,PLL_P2C_READ_CLK_FREQ_PARAM=400.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=2500 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_P2C_READ_CLK_FREQ_STR=400.0 MHz,PLL_P2C_READ_CLK_MULT=16000000,PLL_P2C_READ_CLK_MULT_CACHE=16000000,PLL_P2C_READ_CLK_MULT_PARAM=16000000,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=0 ps,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_P2C_READ_CLK_PHASE_PS_STR=0 ps,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=1000000,PLL_WRITE_CLK_FREQ=800.0,PLL_WRITE_CLK_FREQ_CACHE=800.0,PLL_WRITE_CLK_FREQ_PARAM=800.0,PLL_WRITE_CLK_FREQ_SIM_STR=1250 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=1250 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=1250 ps,PLL_WRITE_CLK_FREQ_STR=800.0 MHz,PLL_WRITE_CLK_MULT=16000000,PLL_WRITE_CLK_MULT_CACHE=16000000,PLL_WRITE_CLK_MULT_PARAM=16000000,PLL_WRITE_CLK_PHASE_DEG=315.0,PLL_WRITE_CLK_PHASE_DEG_SIM=135.0,PLL_WRITE_CLK_PHASE_PS=1093,PLL_WRITE_CLK_PHASE_PS_CACHE=1093,PLL_WRITE_CLK_PHASE_PS_PARAM=1093,PLL_WRITE_CLK_PHASE_PS_SIM=469,PLL_WRITE_CLK_PHASE_PS_SIM_STR=469 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=469 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=469 ps,PLL_WRITE_CLK_PHASE_PS_STR=1093 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=3,QVLD_WR_ADDRESS_OFFSET=4,RATE=Quarter,RATE_CACHE=Unknown,RDIMM=false,RDIMM_CONFIG=0,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=false,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=50.0,REF_CLK_FREQ_CACHE=0.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=800.0,REF_CLK_FREQ_MAX_PARAM=800.0,REF_CLK_FREQ_MIN_CACHE=5.0,REF_CLK_FREQ_MIN_PARAM=5.0,REF_CLK_FREQ_PARAM_VALID=true,REF_CLK_FREQ_STR=50.0 MHz,REF_CLK_NS=20.0,REF_CLK_PERIOD_PS=20000,REF_CLK_PS=20000.0,REGISTER_C2P=true,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=Unknown,SEQ_BURST_COUNT_WIDTH=0,SEQ_MODE=0,SKIP_MEM_INIT=true,SPEED_GRADE=2,SPEED_GRADE_CACHE=,SYS_INFO_DEVICE_FAMILY=Stratix V,TB_MEM_CLK_FREQ=800.0,TB_MEM_IF_DQ_WIDTH=64,TB_MEM_IF_READ_DQS_WIDTH=8,TB_PLL_DLL_MASTER=true,TB_RATE=QUARTER,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.05,TIMING_BOARD_AC_SLEW_RATE=2.174,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.012,TIMING_BOARD_CK_CKN_SLEW_RATE=4.348,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=4.348,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=2.174,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.002,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=1.78,TIMING_BOARD_MAX_DQS_DELAY=0.7,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.14,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.1,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=1.29,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=1.29,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=0.06,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=0.06,TIMING_BOARD_SKEW_WITHIN_DQS=0.009,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.145,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.16,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.22,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.32,TIMING_TDH=45,TIMING_TDQSCK=255,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=100,TIMING_TDQSS=0.27,TIMING_TDS=10,TIMING_TDSH=0.18,TIMING_TDSS=0.18,TIMING_TIH=120,TIMING_TIS=170,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=true,USER_DEBUG_LEVEL=0,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=true,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=true,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=true,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=true)(altera_mem_if_ddr3_phy_core:16.1:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=true,AC_PARITY=false,AC_ROM_MR0=0110001110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0110101110000,AC_ROM_MR0_DLL_RESET_MIRR=0110011101000,AC_ROM_MR0_MIRR=0110001101001,AC_ROM_MR1=0000001000110,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000100110,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0001000011000,AC_ROM_MR2_MIRR=0001000011000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=56,AFI_BANKADDR_WIDTH=12,AFI_CLK_EN_WIDTH=4,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=4,AFI_CS_WIDTH=4,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=64,AFI_DQ_WIDTH=512,AFI_ODT_WIDTH=4,AFI_RATE_RATIO=4,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=32,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=32,AFI_WRITE_DQS_WIDTH=32,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=6,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=29,CFG_TCCD=2,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_PERIPHERY_DUAL_CLOCK=true,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=0,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=0,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=11,DELAY_PER_DQS_EN_DCHAIN_TAP=11,DELAY_PER_OPA_TAP=156,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Stratix V,DEVICE_FAMILY_PARAM=Stratix V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=2,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=127,DQS_IN_DELAY_MAX=63,DQS_PHASE_SHIFT=9000,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=true,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=false,EARLY_ADDR_CMD_CLK_TRANSFER=false,ENABLE_CSR_SOFT_RESET_REQ=false,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=false,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FIX_READ_LATENCY=8,FLY_BY=true,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=21,IO_DQS_EN_DELAY_OFFSET=128,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=5,IO_DQS_OUT_RESERVE=20,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=63,IO_OUT1_DELAY_MAX=63,IO_OUT2_DELAY_MAX=63,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=SSTL-15,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x000000000000000000,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=4,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=800.0,MEM_CLK_FREQ_CACHE=0.0,MEM_CLK_FREQ_MAX=800.0,MEM_CLK_MAX_NS=1.25,MEM_CLK_MAX_PS=1250.0,MEM_CLK_NS=1.25,MEM_CLK_PS=1250.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=RZQ/7,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=14,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_RTT_NOM=RZQ/6,MEM_RTT_WR=RZQ/4,MEM_SRT=Normal,MEM_TCL=11,MEM_TDQSCK=1,MEM_TFAW=24,MEM_TFAW_NS=30.0,MEM_TINIT_CK=400000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=28,MEM_TRAS_NS=35.0,MEM_TRC=39,MEM_TRCD=11,MEM_TRCD_NS=13.75,MEM_TREFI=6240,MEM_TREFI_US=7.8,MEM_TRFC=128,MEM_TRFC_NS=160.0,MEM_TRP=11,MEM_TRP_NS=13.75,MEM_TRRD=5,MEM_TRRD_NS=6.0,MEM_TRTP=6,MEM_TRTP_NS=7.5,MEM_TWR=12,MEM_TWR_NS=15.0,MEM_TWTR=4,MEM_TYPE=DDR3,MEM_T_RL=12,MEM_T_WL=6,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_VOLTAGE=1.5V DDR3,MEM_WTCL=8,MEM_WTCL_INT=8,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=7,MR0_DLL=1,MR0_PD=0,MR0_WR=6,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=1,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=3,MR2_RTT_WR=1,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=3,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_OCT_SHARING_INTERFACES=1,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=0,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=true,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=Unknown,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=true,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=161,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=2000000,PLL_ADDR_CMD_CLK_DIV_CACHE=2000000,PLL_ADDR_CMD_CLK_DIV_PARAM=2000000,PLL_ADDR_CMD_CLK_FREQ=400.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=400.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=400.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=2500 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_ADDR_CMD_CLK_FREQ_STR=400.0 MHz,PLL_ADDR_CMD_CLK_MULT=16000000,PLL_ADDR_CMD_CLK_MULT_CACHE=16000000,PLL_ADDR_CMD_CLK_MULT_PARAM=16000000,PLL_ADDR_CMD_CLK_PHASE_DEG=0.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=0.0,PLL_ADDR_CMD_CLK_PHASE_PS=0,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=0,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_STR=0 ps,PLL_AFI_CLK_DIV=4000000,PLL_AFI_CLK_DIV_CACHE=4000000,PLL_AFI_CLK_DIV_PARAM=4000000,PLL_AFI_CLK_FREQ=200.0,PLL_AFI_CLK_FREQ_CACHE=200.0,PLL_AFI_CLK_FREQ_PARAM=200.0,PLL_AFI_CLK_FREQ_SIM_STR=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=5000 ps,PLL_AFI_CLK_FREQ_STR=200.0 MHz,PLL_AFI_CLK_MULT=16000000,PLL_AFI_CLK_MULT_CACHE=16000000,PLL_AFI_CLK_MULT_PARAM=16000000,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=8000000,PLL_AFI_HALF_CLK_DIV_CACHE=8000000,PLL_AFI_HALF_CLK_DIV_PARAM=8000000,PLL_AFI_HALF_CLK_FREQ=100.0,PLL_AFI_HALF_CLK_FREQ_CACHE=100.0,PLL_AFI_HALF_CLK_FREQ_PARAM=100.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=10000 ps,PLL_AFI_HALF_CLK_FREQ_STR=100.0 MHz,PLL_AFI_HALF_CLK_MULT=16000000,PLL_AFI_HALF_CLK_MULT_CACHE=16000000,PLL_AFI_HALF_CLK_MULT_PARAM=16000000,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=0,PLL_AFI_PHY_CLK_DIV_CACHE=0,PLL_AFI_PHY_CLK_DIV_PARAM=0,PLL_AFI_PHY_CLK_FREQ=0.0,PLL_AFI_PHY_CLK_FREQ_CACHE=0.0,PLL_AFI_PHY_CLK_FREQ_PARAM=0.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=0 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_FREQ_STR=,PLL_AFI_PHY_CLK_MULT=0,PLL_AFI_PHY_CLK_MULT_CACHE=0,PLL_AFI_PHY_CLK_MULT_PARAM=0,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_PHASE_PS_STR=,PLL_C2P_WRITE_CLK_DIV=2000000,PLL_C2P_WRITE_CLK_DIV_CACHE=2000000,PLL_C2P_WRITE_CLK_DIV_PARAM=2000000,PLL_C2P_WRITE_CLK_FREQ=400.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=400.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=400.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=2500 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_C2P_WRITE_CLK_FREQ_STR=400.0 MHz,PLL_C2P_WRITE_CLK_MULT=16000000,PLL_C2P_WRITE_CLK_MULT_CACHE=16000000,PLL_C2P_WRITE_CLK_MULT_PARAM=16000000,PLL_C2P_WRITE_CLK_PHASE_DEG=67.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=468,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=468,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=468,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_STR=468 ps,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=true,PLL_CONFIG_CLK_DIV=32000000,PLL_CONFIG_CLK_DIV_CACHE=32000000,PLL_CONFIG_CLK_DIV_PARAM=32000000,PLL_CONFIG_CLK_FREQ=25.0,PLL_CONFIG_CLK_FREQ_CACHE=25.0,PLL_CONFIG_CLK_FREQ_PARAM=25.0,PLL_CONFIG_CLK_FREQ_SIM_STR=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=40000 ps,PLL_CONFIG_CLK_FREQ_STR=25.0 MHz,PLL_CONFIG_CLK_MULT=16000000,PLL_CONFIG_CLK_MULT_CACHE=16000000,PLL_CONFIG_CLK_MULT_PARAM=16000000,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=2000000,PLL_HR_CLK_DIV_CACHE=2000000,PLL_HR_CLK_DIV_PARAM=2000000,PLL_HR_CLK_FREQ=400.0,PLL_HR_CLK_FREQ_CACHE=400.0,PLL_HR_CLK_FREQ_PARAM=400.0,PLL_HR_CLK_FREQ_SIM_STR=2500 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_HR_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_HR_CLK_FREQ_STR=400.0 MHz,PLL_HR_CLK_MULT=16000000,PLL_HR_CLK_MULT_CACHE=16000000,PLL_HR_CLK_MULT_PARAM=16000000,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=0 ps,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_HR_CLK_PHASE_PS_STR=0 ps,PLL_LOCATION=Left_Right,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=1000000,PLL_MEM_CLK_FREQ=800.0,PLL_MEM_CLK_FREQ_CACHE=800.0,PLL_MEM_CLK_FREQ_PARAM=800.0,PLL_MEM_CLK_FREQ_SIM_STR=1250 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=1250 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=1250 ps,PLL_MEM_CLK_FREQ_STR=800.0 MHz,PLL_MEM_CLK_MULT=16000000,PLL_MEM_CLK_MULT_CACHE=16000000,PLL_MEM_CLK_MULT_PARAM=16000000,PLL_MEM_CLK_PHASE_DEG=225.0,PLL_MEM_CLK_PHASE_DEG_SIM=45.0,PLL_MEM_CLK_PHASE_PS=781,PLL_MEM_CLK_PHASE_PS_CACHE=781,PLL_MEM_CLK_PHASE_PS_PARAM=781,PLL_MEM_CLK_PHASE_PS_SIM=156,PLL_MEM_CLK_PHASE_PS_SIM_STR=156 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=156 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=156 ps,PLL_MEM_CLK_PHASE_PS_STR=781 ps,PLL_NIOS_CLK_DIV=8000000,PLL_NIOS_CLK_DIV_CACHE=8000000,PLL_NIOS_CLK_DIV_PARAM=8000000,PLL_NIOS_CLK_FREQ=100.0,PLL_NIOS_CLK_FREQ_CACHE=100.0,PLL_NIOS_CLK_FREQ_PARAM=100.0,PLL_NIOS_CLK_FREQ_SIM_STR=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=10000 ps,PLL_NIOS_CLK_FREQ_STR=100.0 MHz,PLL_NIOS_CLK_MULT=16000000,PLL_NIOS_CLK_MULT_CACHE=16000000,PLL_NIOS_CLK_MULT_PARAM=16000000,PLL_NIOS_CLK_PHASE_DEG=0.0,PLL_NIOS_CLK_PHASE_DEG_SIM=0.0,PLL_NIOS_CLK_PHASE_PS=0,PLL_NIOS_CLK_PHASE_PS_CACHE=0,PLL_NIOS_CLK_PHASE_PS_PARAM=0,PLL_NIOS_CLK_PHASE_PS_SIM=0,PLL_NIOS_CLK_PHASE_PS_SIM_STR=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_NIOS_CLK_PHASE_PS_STR=0 ps,PLL_P2C_READ_CLK_DIV=2000000,PLL_P2C_READ_CLK_DIV_CACHE=2000000,PLL_P2C_READ_CLK_DIV_PARAM=2000000,PLL_P2C_READ_CLK_FREQ=400.0,PLL_P2C_READ_CLK_FREQ_CACHE=400.0,PLL_P2C_READ_CLK_FREQ_PARAM=400.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=2500 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_P2C_READ_CLK_FREQ_STR=400.0 MHz,PLL_P2C_READ_CLK_MULT=16000000,PLL_P2C_READ_CLK_MULT_CACHE=16000000,PLL_P2C_READ_CLK_MULT_PARAM=16000000,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=0 ps,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_P2C_READ_CLK_PHASE_PS_STR=0 ps,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=1000000,PLL_WRITE_CLK_FREQ=800.0,PLL_WRITE_CLK_FREQ_CACHE=800.0,PLL_WRITE_CLK_FREQ_PARAM=800.0,PLL_WRITE_CLK_FREQ_SIM_STR=1250 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=1250 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=1250 ps,PLL_WRITE_CLK_FREQ_STR=800.0 MHz,PLL_WRITE_CLK_MULT=16000000,PLL_WRITE_CLK_MULT_CACHE=16000000,PLL_WRITE_CLK_MULT_PARAM=16000000,PLL_WRITE_CLK_PHASE_DEG=315.0,PLL_WRITE_CLK_PHASE_DEG_SIM=135.0,PLL_WRITE_CLK_PHASE_PS=1093,PLL_WRITE_CLK_PHASE_PS_CACHE=1093,PLL_WRITE_CLK_PHASE_PS_PARAM=1093,PLL_WRITE_CLK_PHASE_PS_SIM=469,PLL_WRITE_CLK_PHASE_PS_SIM_STR=469 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=469 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=469 ps,PLL_WRITE_CLK_PHASE_PS_STR=1093 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=3,QVLD_WR_ADDRESS_OFFSET=4,RATE=Quarter,RATE_CACHE=Unknown,RDIMM=false,RDIMM_CONFIG=0,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=false,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=50.0,REF_CLK_FREQ_CACHE=0.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=800.0,REF_CLK_FREQ_MAX_PARAM=800.0,REF_CLK_FREQ_MIN_CACHE=5.0,REF_CLK_FREQ_MIN_PARAM=5.0,REF_CLK_FREQ_PARAM_VALID=true,REF_CLK_FREQ_STR=50.0 MHz,REF_CLK_NS=20.0,REF_CLK_PS=20000.0,REGISTER_C2P=true,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=Unknown,SEQ_BURST_COUNT_WIDTH=0,SEQ_MODE=0,SKIP_MEM_INIT=true,SPEED_GRADE=2,SPEED_GRADE_CACHE=,SYS_INFO_DEVICE_FAMILY=Stratix V,TB_MEM_CLK_FREQ=800.0,TB_MEM_IF_DQ_WIDTH=64,TB_MEM_IF_READ_DQS_WIDTH=8,TB_PLL_DLL_MASTER=true,TB_RATE=QUARTER,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.05,TIMING_BOARD_AC_SLEW_RATE=2.174,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.012,TIMING_BOARD_CK_CKN_SLEW_RATE=4.348,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=4.348,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=2.174,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.002,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=1.78,TIMING_BOARD_MAX_DQS_DELAY=0.7,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.14,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.1,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=1.29,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=1.29,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=0.06,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=0.06,TIMING_BOARD_SKEW_WITHIN_DQS=0.009,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.145,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.16,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.22,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.32,TIMING_TDH=45,TIMING_TDQSCK=255,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=100,TIMING_TDQSS=0.27,TIMING_TDS=10,TIMING_TDSH=0.18,TIMING_TDSS=0.18,TIMING_TIH=120,TIMING_TIS=170,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=true,USER_DEBUG_LEVEL=0,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=true,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=true,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=true,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=true)(altera_mem_if_ddr3_afi_mux:16.1:AC_PARITY=false,AC_ROM_MR0=0110001110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0110101110000,AC_ROM_MR0_DLL_RESET_MIRR=0110011101000,AC_ROM_MR0_MIRR=0110001101001,AC_ROM_MR1=0000001000110,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000100110,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0001000011000,AC_ROM_MR2_MIRR=0001000011000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,AFI_ADDR_WIDTH=56,AFI_BANKADDR_WIDTH=12,AFI_CLK_EN_WIDTH=4,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=4,AFI_CS_WIDTH=4,AFI_DM_WIDTH=64,AFI_DQ_WIDTH=512,AFI_ODT_WIDTH=4,AFI_RATE_RATIO=4,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=32,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=32,AFI_WRITE_DQS_WIDTH=32,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,CFG_TCCD=2,CFG_TCCD_NS=2.5,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=0,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=0,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEVICE_DEPTH=1,DEVICE_FAMILY=Stratix V,DEVICE_FAMILY_PARAM=Stratix V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=false,HARD_PHY=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x000000000000000000,LRDIMM_INT=0,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=800.0,MEM_CLK_FREQ_MAX=800.0,MEM_CLK_MAX_NS=1.25,MEM_CLK_MAX_PS=1250.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=RZQ/7,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=14,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_RTT_NOM=RZQ/6,MEM_RTT_WR=RZQ/4,MEM_SRT=Normal,MEM_TCL=11,MEM_TDQSCK=1,MEM_TFAW=24,MEM_TFAW_NS=30.0,MEM_TINIT_CK=400000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=28,MEM_TRAS_NS=35.0,MEM_TRC=39,MEM_TRCD=11,MEM_TRCD_NS=13.75,MEM_TREFI=6240,MEM_TREFI_US=7.8,MEM_TRFC=128,MEM_TRFC_NS=160.0,MEM_TRP=11,MEM_TRP_NS=13.75,MEM_TRRD=5,MEM_TRRD_NS=6.0,MEM_TRTP=6,MEM_TRTP_NS=7.5,MEM_TWR=12,MEM_TWR_NS=15.0,MEM_TWTR=4,MEM_TYPE=DDR3,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL=8,MEM_WTCL_INT=8,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=7,MR0_DLL=1,MR0_PD=0,MR0_WR=6,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=1,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=3,MR2_RTT_WR=1,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEXTGEN=true,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,PRE_V_SERIES_FAMILY=false,RATE=Quarter,RDIMM=false,RDIMM_CONFIG=0,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=1,SPEED_GRADE=2,SYS_INFO_DEVICE_FAMILY=Stratix V,TIMING_TDH=45,TIMING_TDQSCK=255,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=100,TIMING_TDQSS=0.27,TIMING_TDS=10,TIMING_TDSH=0.18,TIMING_TDSS=0.18,TIMING_TIH=120,TIMING_TIS=170,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRK_PARALLEL_SCC_LOAD=true,USE_DQS_TRACKING=true,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SHADOW_REGS=false)(altera_mem_if_ddr3_afi_splitter:16.1:AC_PARITY=false,AC_ROM_MR0=0110001110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0110101110000,AC_ROM_MR0_DLL_RESET_MIRR=0110011101000,AC_ROM_MR0_MIRR=0110001101001,AC_ROM_MR1=0000001000110,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000100110,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0001000011000,AC_ROM_MR2_MIRR=0001000011000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,AFI_ADDR_WIDTH=56,AFI_BANKADDR_WIDTH=12,AFI_CLK_EN_WIDTH=4,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=4,AFI_CS_WIDTH=4,AFI_DM_WIDTH=64,AFI_DQ_WIDTH=512,AFI_ODT_WIDTH=4,AFI_RATE_RATIO=4,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=32,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=32,AFI_WRITE_DQS_WIDTH=32,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,CFG_TCCD=2,CFG_TCCD_NS=2.5,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=0,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=0,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEVICE_DEPTH=1,DEVICE_FAMILY=Stratix V,DEVICE_FAMILY_PARAM=Stratix V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=false,HARD_PHY=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x000000000000000000,LRDIMM_INT=0,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=800.0,MEM_CLK_FREQ_MAX=800.0,MEM_CLK_MAX_NS=1.25,MEM_CLK_MAX_PS=1250.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=RZQ/7,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=14,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_RTT_NOM=RZQ/6,MEM_RTT_WR=RZQ/4,MEM_SRT=Normal,MEM_TCL=11,MEM_TDQSCK=1,MEM_TFAW=24,MEM_TFAW_NS=30.0,MEM_TINIT_CK=400000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=28,MEM_TRAS_NS=35.0,MEM_TRC=39,MEM_TRCD=11,MEM_TRCD_NS=13.75,MEM_TREFI=6240,MEM_TREFI_US=7.8,MEM_TRFC=128,MEM_TRFC_NS=160.0,MEM_TRP=11,MEM_TRP_NS=13.75,MEM_TRRD=5,MEM_TRRD_NS=6.0,MEM_TRTP=6,MEM_TRTP_NS=7.5,MEM_TWR=12,MEM_TWR_NS=15.0,MEM_TWTR=4,MEM_TYPE=DDR3,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL=8,MEM_WTCL_INT=8,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=7,MR0_DLL=1,MR0_PD=0,MR0_WR=6,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=1,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=3,MR2_RTT_WR=1,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEXTGEN=true,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,PRE_V_SERIES_FAMILY=false,RATE=Quarter,RDIMM=false,RDIMM_CONFIG=0,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=1,SPEED_GRADE=2,SYS_INFO_DEVICE_FAMILY=Stratix V,TIMING_TDH=45,TIMING_TDQSCK=255,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=100,TIMING_TDQSS=0.27,TIMING_TDS=10,TIMING_TDSH=0.18,TIMING_TDSS=0.18,TIMING_TIH=120,TIMING_TIS=170,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRK_PARALLEL_SCC_LOAD=true,USE_DQS_TRACKING=true,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SHADOW_REGS=false)(altera_mem_if_ddr3_qseq:16.1:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=true,AC_PARITY=false,AC_ROM_MR0=0110001110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0110101110000,AC_ROM_MR0_DLL_RESET_MIRR=0110011101000,AC_ROM_MR0_MIRR=0110001101001,AC_ROM_MR1=0000001000110,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000100110,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0001000011000,AC_ROM_MR2_MIRR=0001000011000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,ADD_EFFICIENCY_MONITOR=false,ADD_EXTERNAL_SEQ_DEBUG_NIOS=false,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=56,AFI_BANKADDR_WIDTH=12,AFI_CLK_EN_WIDTH=4,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=4,AFI_CS_WIDTH=4,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=64,AFI_DQ_WIDTH=512,AFI_MAX_READ_LATENCY_COUNT_WIDTH=6,AFI_MAX_WRITE_LATENCY_COUNT_WIDTH=6,AFI_ODT_WIDTH=4,AFI_RATE_RATIO=4,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=32,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=32,AFI_WRITE_DQS_WIDTH=32,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AVL_ADDR_WIDTH=13,AVL_DATA_WIDTH=32,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=6,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=29,CFG_TCCD=2,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_DEBUG_CONNECTION=EXPORT,CORE_PERIPHERY_DUAL_CLOCK=true,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=0,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=0,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=11,DELAY_PER_DQS_EN_DCHAIN_TAP=11,DELAY_PER_OPA_TAP=156,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Stratix V,DEVICE_FAMILY_PARAM=Stratix V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=2,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=127,DQS_IN_DELAY_MAX=63,DQS_PHASE_SHIFT=9000,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=true,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=false,EARLY_ADDR_CMD_CLK_TRANSFER=false,ED_EXPORT_SEQ_DEBUG=false,ENABLE_CSR_SOFT_RESET_REQ=false,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=false,ENABLE_EXPORT_SEQ_DEBUG_BRIDGE=false,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FIX_READ_LATENCY=8,FLY_BY=true,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=21,IO_DQS_EN_DELAY_OFFSET=128,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=5,IO_DQS_OUT_RESERVE=20,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=63,IO_OUT1_DELAY_MAX=63,IO_OUT2_DELAY_MAX=63,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=SSTL-15,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x000000000000000000,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=4,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=800.0,MEM_CLK_FREQ_CACHE=0.0,MEM_CLK_FREQ_MAX=800.0,MEM_CLK_MAX_NS=1.25,MEM_CLK_MAX_PS=1250.0,MEM_CLK_NS=1.25,MEM_CLK_PS=1250.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=RZQ/7,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=14,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_RTT_NOM=RZQ/6,MEM_RTT_WR=RZQ/4,MEM_SRT=Normal,MEM_TCL=11,MEM_TDQSCK=1,MEM_TFAW=24,MEM_TFAW_NS=30.0,MEM_TINIT_CK=400000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=28,MEM_TRAS_NS=35.0,MEM_TRC=39,MEM_TRCD=11,MEM_TRCD_NS=13.75,MEM_TREFI=6240,MEM_TREFI_US=7.8,MEM_TRFC=128,MEM_TRFC_NS=160.0,MEM_TRP=11,MEM_TRP_NS=13.75,MEM_TRRD=5,MEM_TRRD_NS=6.0,MEM_TRTP=6,MEM_TRTP_NS=7.5,MEM_TWR=12,MEM_TWR_NS=15.0,MEM_TWTR=4,MEM_TYPE=DDR3,MEM_T_RL=12,MEM_T_WL=6,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_VOLTAGE=1.5V DDR3,MEM_WTCL=8,MEM_WTCL_INT=8,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=7,MR0_DLL=1,MR0_PD=0,MR0_WR=6,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=1,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=3,MR2_RTT_WR=1,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=3,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_OCT_SHARING_INTERFACES=1,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=0,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=true,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=Unknown,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=true,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=161,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=2000000,PLL_ADDR_CMD_CLK_DIV_CACHE=2000000,PLL_ADDR_CMD_CLK_DIV_PARAM=2000000,PLL_ADDR_CMD_CLK_FREQ=400.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=400.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=400.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=2500 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_ADDR_CMD_CLK_FREQ_STR=400.0 MHz,PLL_ADDR_CMD_CLK_MULT=16000000,PLL_ADDR_CMD_CLK_MULT_CACHE=16000000,PLL_ADDR_CMD_CLK_MULT_PARAM=16000000,PLL_ADDR_CMD_CLK_PHASE_DEG=0.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=0.0,PLL_ADDR_CMD_CLK_PHASE_PS=0,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=0,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_STR=0 ps,PLL_AFI_CLK_DIV=4000000,PLL_AFI_CLK_DIV_CACHE=4000000,PLL_AFI_CLK_DIV_PARAM=4000000,PLL_AFI_CLK_FREQ=200.0,PLL_AFI_CLK_FREQ_CACHE=200.0,PLL_AFI_CLK_FREQ_PARAM=200.0,PLL_AFI_CLK_FREQ_SIM_STR=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=5000 ps,PLL_AFI_CLK_FREQ_STR=200.0 MHz,PLL_AFI_CLK_MULT=16000000,PLL_AFI_CLK_MULT_CACHE=16000000,PLL_AFI_CLK_MULT_PARAM=16000000,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=8000000,PLL_AFI_HALF_CLK_DIV_CACHE=8000000,PLL_AFI_HALF_CLK_DIV_PARAM=8000000,PLL_AFI_HALF_CLK_FREQ=100.0,PLL_AFI_HALF_CLK_FREQ_CACHE=100.0,PLL_AFI_HALF_CLK_FREQ_PARAM=100.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=10000 ps,PLL_AFI_HALF_CLK_FREQ_STR=100.0 MHz,PLL_AFI_HALF_CLK_MULT=16000000,PLL_AFI_HALF_CLK_MULT_CACHE=16000000,PLL_AFI_HALF_CLK_MULT_PARAM=16000000,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=0,PLL_AFI_PHY_CLK_DIV_CACHE=0,PLL_AFI_PHY_CLK_DIV_PARAM=0,PLL_AFI_PHY_CLK_FREQ=0.0,PLL_AFI_PHY_CLK_FREQ_CACHE=0.0,PLL_AFI_PHY_CLK_FREQ_PARAM=0.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=0 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_FREQ_STR=,PLL_AFI_PHY_CLK_MULT=0,PLL_AFI_PHY_CLK_MULT_CACHE=0,PLL_AFI_PHY_CLK_MULT_PARAM=0,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_PHASE_PS_STR=,PLL_C2P_WRITE_CLK_DIV=2000000,PLL_C2P_WRITE_CLK_DIV_CACHE=2000000,PLL_C2P_WRITE_CLK_DIV_PARAM=2000000,PLL_C2P_WRITE_CLK_FREQ=400.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=400.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=400.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=2500 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_C2P_WRITE_CLK_FREQ_STR=400.0 MHz,PLL_C2P_WRITE_CLK_MULT=16000000,PLL_C2P_WRITE_CLK_MULT_CACHE=16000000,PLL_C2P_WRITE_CLK_MULT_PARAM=16000000,PLL_C2P_WRITE_CLK_PHASE_DEG=67.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=468,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=468,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=468,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_STR=468 ps,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=true,PLL_CONFIG_CLK_DIV=32000000,PLL_CONFIG_CLK_DIV_CACHE=32000000,PLL_CONFIG_CLK_DIV_PARAM=32000000,PLL_CONFIG_CLK_FREQ=25.0,PLL_CONFIG_CLK_FREQ_CACHE=25.0,PLL_CONFIG_CLK_FREQ_PARAM=25.0,PLL_CONFIG_CLK_FREQ_SIM_STR=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=40000 ps,PLL_CONFIG_CLK_FREQ_STR=25.0 MHz,PLL_CONFIG_CLK_MULT=16000000,PLL_CONFIG_CLK_MULT_CACHE=16000000,PLL_CONFIG_CLK_MULT_PARAM=16000000,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=2000000,PLL_HR_CLK_DIV_CACHE=2000000,PLL_HR_CLK_DIV_PARAM=2000000,PLL_HR_CLK_FREQ=400.0,PLL_HR_CLK_FREQ_CACHE=400.0,PLL_HR_CLK_FREQ_PARAM=400.0,PLL_HR_CLK_FREQ_SIM_STR=2500 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_HR_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_HR_CLK_FREQ_STR=400.0 MHz,PLL_HR_CLK_MULT=16000000,PLL_HR_CLK_MULT_CACHE=16000000,PLL_HR_CLK_MULT_PARAM=16000000,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=0 ps,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_HR_CLK_PHASE_PS_STR=0 ps,PLL_LOCATION=Left_Right,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=1000000,PLL_MEM_CLK_FREQ=800.0,PLL_MEM_CLK_FREQ_CACHE=800.0,PLL_MEM_CLK_FREQ_PARAM=800.0,PLL_MEM_CLK_FREQ_SIM_STR=1250 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=1250 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=1250 ps,PLL_MEM_CLK_FREQ_STR=800.0 MHz,PLL_MEM_CLK_MULT=16000000,PLL_MEM_CLK_MULT_CACHE=16000000,PLL_MEM_CLK_MULT_PARAM=16000000,PLL_MEM_CLK_PHASE_DEG=225.0,PLL_MEM_CLK_PHASE_DEG_SIM=45.0,PLL_MEM_CLK_PHASE_PS=781,PLL_MEM_CLK_PHASE_PS_CACHE=781,PLL_MEM_CLK_PHASE_PS_PARAM=781,PLL_MEM_CLK_PHASE_PS_SIM=156,PLL_MEM_CLK_PHASE_PS_SIM_STR=156 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=156 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=156 ps,PLL_MEM_CLK_PHASE_PS_STR=781 ps,PLL_NIOS_CLK_DIV=8000000,PLL_NIOS_CLK_DIV_CACHE=8000000,PLL_NIOS_CLK_DIV_PARAM=8000000,PLL_NIOS_CLK_FREQ=100.0,PLL_NIOS_CLK_FREQ_CACHE=100.0,PLL_NIOS_CLK_FREQ_PARAM=100.0,PLL_NIOS_CLK_FREQ_SIM_STR=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=10000 ps,PLL_NIOS_CLK_FREQ_STR=100.0 MHz,PLL_NIOS_CLK_MULT=16000000,PLL_NIOS_CLK_MULT_CACHE=16000000,PLL_NIOS_CLK_MULT_PARAM=16000000,PLL_NIOS_CLK_PHASE_DEG=0.0,PLL_NIOS_CLK_PHASE_DEG_SIM=0.0,PLL_NIOS_CLK_PHASE_PS=0,PLL_NIOS_CLK_PHASE_PS_CACHE=0,PLL_NIOS_CLK_PHASE_PS_PARAM=0,PLL_NIOS_CLK_PHASE_PS_SIM=0,PLL_NIOS_CLK_PHASE_PS_SIM_STR=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_NIOS_CLK_PHASE_PS_STR=0 ps,PLL_P2C_READ_CLK_DIV=2000000,PLL_P2C_READ_CLK_DIV_CACHE=2000000,PLL_P2C_READ_CLK_DIV_PARAM=2000000,PLL_P2C_READ_CLK_FREQ=400.0,PLL_P2C_READ_CLK_FREQ_CACHE=400.0,PLL_P2C_READ_CLK_FREQ_PARAM=400.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=2500 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_P2C_READ_CLK_FREQ_STR=400.0 MHz,PLL_P2C_READ_CLK_MULT=16000000,PLL_P2C_READ_CLK_MULT_CACHE=16000000,PLL_P2C_READ_CLK_MULT_PARAM=16000000,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=0 ps,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_P2C_READ_CLK_PHASE_PS_STR=0 ps,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=1000000,PLL_WRITE_CLK_FREQ=800.0,PLL_WRITE_CLK_FREQ_CACHE=800.0,PLL_WRITE_CLK_FREQ_PARAM=800.0,PLL_WRITE_CLK_FREQ_SIM_STR=1250 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=1250 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=1250 ps,PLL_WRITE_CLK_FREQ_STR=800.0 MHz,PLL_WRITE_CLK_MULT=16000000,PLL_WRITE_CLK_MULT_CACHE=16000000,PLL_WRITE_CLK_MULT_PARAM=16000000,PLL_WRITE_CLK_PHASE_DEG=315.0,PLL_WRITE_CLK_PHASE_DEG_SIM=135.0,PLL_WRITE_CLK_PHASE_PS=1093,PLL_WRITE_CLK_PHASE_PS_CACHE=1093,PLL_WRITE_CLK_PHASE_PS_PARAM=1093,PLL_WRITE_CLK_PHASE_PS_SIM=469,PLL_WRITE_CLK_PHASE_PS_SIM_STR=469 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=469 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=469 ps,PLL_WRITE_CLK_PHASE_PS_STR=1093 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=3,QVLD_WR_ADDRESS_OFFSET=4,RATE=Quarter,RATE_CACHE=Unknown,RDIMM=false,RDIMM_CONFIG=0,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=false,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=50.0,REF_CLK_FREQ_CACHE=0.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=800.0,REF_CLK_FREQ_MAX_PARAM=800.0,REF_CLK_FREQ_MIN_CACHE=5.0,REF_CLK_FREQ_MIN_PARAM=5.0,REF_CLK_FREQ_PARAM_VALID=true,REF_CLK_FREQ_STR=50.0 MHz,REF_CLK_NS=20.0,REF_CLK_PS=20000.0,REGISTER_C2P=true,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=Unknown,SEQ_BURST_COUNT_WIDTH=0,SEQ_MODE=0,SKIP_MEM_INIT=true,SPEED_GRADE=2,SPEED_GRADE_CACHE=,SYS_INFO_DEVICE_FAMILY=Stratix V,TB_MEM_CLK_FREQ=800.0,TB_MEM_IF_DQ_WIDTH=64,TB_MEM_IF_READ_DQS_WIDTH=8,TB_PLL_DLL_MASTER=true,TB_RATE=QUARTER,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.05,TIMING_BOARD_AC_SLEW_RATE=2.174,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.012,TIMING_BOARD_CK_CKN_SLEW_RATE=4.348,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=4.348,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=2.174,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.002,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=1.78,TIMING_BOARD_MAX_DQS_DELAY=0.7,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.14,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.1,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=1.29,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=1.29,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=0.06,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=0.06,TIMING_BOARD_SKEW_WITHIN_DQS=0.009,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.145,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.16,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.22,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.32,TIMING_TDH=45,TIMING_TDQSCK=255,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=100,TIMING_TDQSS=0.27,TIMING_TDS=10,TIMING_TDSH=0.18,TIMING_TDSS=0.18,TIMING_TIH=120,TIMING_TIS=170,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=true,USER_DEBUG_LEVEL=0,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=true,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=true,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=true,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=true)(altera_mem_if_nextgen_ddr3_controller:16.1:AC_PARITY=false,AC_ROM_MR0=0110001110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0110101110000,AC_ROM_MR0_DLL_RESET_MIRR=0110011101000,AC_ROM_MR0_MIRR=0110001101001,AC_ROM_MR1=0000001000110,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000100110,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0001000011000,AC_ROM_MR2_MIRR=0001000011000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,ADDR_CMD_DDR=0,ADDR_ORDER=0,ADDR_RATE_RATIO=1,AFI_ADDR_WIDTH=56,AFI_BANKADDR_WIDTH=12,AFI_CLK_EN_WIDTH=4,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=4,AFI_CS_WIDTH=4,AFI_DM_WIDTH=64,AFI_DQ_WIDTH=512,AFI_ODT_WIDTH=4,AFI_RATE_RATIO=4,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=32,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=32,AFI_WRITE_DQS_WIDTH=32,ALLOCATED_RFIFO_PORT=0,None,None,None,None,None,ALLOCATED_WFIFO_PORT=0,None,None,None,None,None,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AUTO_DEVICE=5SGXEA7N2F45C2,AUTO_DEVICE_SPEEDGRADE=2_H2,AUTO_PD_CYCLES=0,AUTO_POWERDN_EN=false,AVL_ADDR_WIDTH=24,AVL_ADDR_WIDTH_PORT_0=0,AVL_ADDR_WIDTH_PORT_1=0,AVL_ADDR_WIDTH_PORT_2=0,AVL_ADDR_WIDTH_PORT_3=0,AVL_ADDR_WIDTH_PORT_4=0,AVL_ADDR_WIDTH_PORT_5=0,AVL_BE_WIDTH=64,AVL_DATA_WIDTH=512,AVL_DATA_WIDTH_PORT=32,32,32,32,32,32,AVL_DATA_WIDTH_PORT_0=0,AVL_DATA_WIDTH_PORT_1=0,AVL_DATA_WIDTH_PORT_2=0,AVL_DATA_WIDTH_PORT_3=0,AVL_DATA_WIDTH_PORT_4=0,AVL_DATA_WIDTH_PORT_5=0,AVL_MAX_SIZE=4,AVL_NUM_SYMBOLS=64,AVL_NUM_SYMBOLS_PORT_0=2,AVL_NUM_SYMBOLS_PORT_1=2,AVL_NUM_SYMBOLS_PORT_2=2,AVL_NUM_SYMBOLS_PORT_3=2,AVL_NUM_SYMBOLS_PORT_4=2,AVL_NUM_SYMBOLS_PORT_5=2,AVL_PORT=,AVL_SIZE_WIDTH=3,AVL_SYMBOL_WIDTH=8,AV_PORT_0_CONNECT_TO_CV_PORT=0,AV_PORT_1_CONNECT_TO_CV_PORT=1,AV_PORT_2_CONNECT_TO_CV_PORT=2,AV_PORT_3_CONNECT_TO_CV_PORT=3,AV_PORT_4_CONNECT_TO_CV_PORT=4,AV_PORT_5_CONNECT_TO_CV_PORT=5,BYTE_ENABLE=true,CFG_ADDR_ORDER=0,CFG_BURST_LENGTH=8,CFG_CLR_INTR=0,CFG_DATA_REORDERING_TYPE=INTER_BANK,CFG_ECC_DECODER_REG=0,CFG_ENABLE_NO_DM=0,CFG_ERRCMD_FIFO_REG=0,CFG_INTERFACE_WIDTH=64,CFG_MEM_CLK_ENTRY_CYCLES=40,CFG_PDN_EXIT_CYCLES=10,CFG_PORT_WIDTH_READ_ODT_CHIP=1,CFG_PORT_WIDTH_WRITE_ODT_CHIP=1,CFG_POWER_SAVING_EXIT_CYCLES=5,CFG_READ_ODT_CHIP=0,CFG_REORDER_DATA=true,CFG_SELF_RFSH_EXIT_CYCLES=512,CFG_STARVE_LIMIT=10,CFG_TCCD=2,CFG_TCCD_NS=2.5,CFG_TYPE=2,CFG_WRITE_ODT_CHIP=1,CONTINUE_AFTER_CAL_FAIL=false,CONTROLLER_LATENCY=5,CONTROLLER_TYPE=nextgen_v110,CPORT_TYPE_PORT=Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,CPORT_TYPE_PORT_0=0,CPORT_TYPE_PORT_1=0,CPORT_TYPE_PORT_2=0,CPORT_TYPE_PORT_3=0,CPORT_TYPE_PORT_4=0,CPORT_TYPE_PORT_5=0,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_AUTOPCH_EN=false,CTL_CMD_QUEUE_DEPTH=8,CTL_CSR_CONNECTION=INTERNAL_JTAG,CTL_CSR_ENABLED=false,CTL_CSR_READ_ONLY=1,CTL_CS_WIDTH=1,CTL_DEEP_POWERDN_EN=false,CTL_DYNAMIC_BANK_ALLOCATION=false,CTL_DYNAMIC_BANK_NUM=4,CTL_ECC_AUTO_CORRECTION_ENABLED=false,CTL_ECC_CSR_ENABLED=false,CTL_ECC_ENABLED=false,CTL_ECC_MULTIPLES_16_24_40_72=1,CTL_ECC_MULTIPLES_40_72=1,CTL_ENABLE_BURST_INTERRUPT=false,CTL_ENABLE_BURST_INTERRUPT_INT=false,CTL_ENABLE_BURST_TERMINATE=false,CTL_ENABLE_BURST_TERMINATE_INT=false,CTL_ENABLE_WDATA_PATH_LATENCY=false,CTL_HRB_ENABLED=false,CTL_LOOK_AHEAD_DEPTH=4,CTL_ODT_ENABLED=true,CTL_OUTPUT_REGD=false,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=0,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_REGDIMM_ENABLED=false,CTL_SELF_REFRESH=0,CTL_SELF_REFRESH_EN=false,CTL_TBP_NUM=4,CTL_USR_REFRESH=0,CTL_USR_REFRESH_EN=false,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=0,CTL_WR_TO_WR_EXTRA_CLK=0,CTL_ZQCAL_EN=false,CUT_NEW_FAMILY_TIMING=true,CV_AVL_ADDR_WIDTH_PORT_0=0,CV_AVL_ADDR_WIDTH_PORT_1=0,CV_AVL_ADDR_WIDTH_PORT_2=0,CV_AVL_ADDR_WIDTH_PORT_3=0,CV_AVL_ADDR_WIDTH_PORT_4=0,CV_AVL_ADDR_WIDTH_PORT_5=0,CV_AVL_DATA_WIDTH_PORT_0=0,CV_AVL_DATA_WIDTH_PORT_1=0,CV_AVL_DATA_WIDTH_PORT_2=0,CV_AVL_DATA_WIDTH_PORT_3=0,CV_AVL_DATA_WIDTH_PORT_4=0,CV_AVL_DATA_WIDTH_PORT_5=0,CV_AVL_NUM_SYMBOLS_PORT_0=2,CV_AVL_NUM_SYMBOLS_PORT_1=2,CV_AVL_NUM_SYMBOLS_PORT_2=2,CV_AVL_NUM_SYMBOLS_PORT_3=2,CV_AVL_NUM_SYMBOLS_PORT_4=2,CV_AVL_NUM_SYMBOLS_PORT_5=2,CV_CPORT_TYPE_PORT_0=0,CV_CPORT_TYPE_PORT_1=0,CV_CPORT_TYPE_PORT_2=0,CV_CPORT_TYPE_PORT_3=0,CV_CPORT_TYPE_PORT_4=0,CV_CPORT_TYPE_PORT_5=0,CV_ENUM_AUTO_PCH_ENABLE_0=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_1=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_2=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_3=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_4=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_5=DISABLED,CV_ENUM_CMD_PORT_IN_USE_0=FALSE,CV_ENUM_CMD_PORT_IN_USE_1=FALSE,CV_ENUM_CMD_PORT_IN_USE_2=FALSE,CV_ENUM_CMD_PORT_IN_USE_3=FALSE,CV_ENUM_CMD_PORT_IN_USE_4=FALSE,CV_ENUM_CMD_PORT_IN_USE_5=FALSE,CV_ENUM_CPORT0_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT0_TYPE=DISABLE,CV_ENUM_CPORT0_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_TYPE=DISABLE,CV_ENUM_CPORT1_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_TYPE=DISABLE,CV_ENUM_CPORT2_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_TYPE=DISABLE,CV_ENUM_CPORT3_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_TYPE=DISABLE,CV_ENUM_CPORT4_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_TYPE=DISABLE,CV_ENUM_CPORT5_WFIFO_MAP=FIFO_0,CV_ENUM_ENABLE_BONDING_0=DISABLED,CV_ENUM_ENABLE_BONDING_1=DISABLED,CV_ENUM_ENABLE_BONDING_2=DISABLED,CV_ENUM_ENABLE_BONDING_3=DISABLED,CV_ENUM_ENABLE_BONDING_4=DISABLED,CV_ENUM_ENABLE_BONDING_5=DISABLED,CV_ENUM_PORT0_WIDTH=PORT_64_BIT,CV_ENUM_PORT1_WIDTH=PORT_64_BIT,CV_ENUM_PORT2_WIDTH=PORT_64_BIT,CV_ENUM_PORT3_WIDTH=PORT_64_BIT,CV_ENUM_PORT4_WIDTH=PORT_64_BIT,CV_ENUM_PORT5_WIDTH=PORT_64_BIT,CV_ENUM_PRIORITY_0_0=WEIGHT_0,CV_ENUM_PRIORITY_0_1=WEIGHT_0,CV_ENUM_PRIORITY_0_2=WEIGHT_0,CV_ENUM_PRIORITY_0_3=WEIGHT_0,CV_ENUM_PRIORITY_0_4=WEIGHT_0,CV_ENUM_PRIORITY_0_5=WEIGHT_0,CV_ENUM_PRIORITY_1_0=WEIGHT_0,CV_ENUM_PRIORITY_1_1=WEIGHT_0,CV_ENUM_PRIORITY_1_2=WEIGHT_0,CV_ENUM_PRIORITY_1_3=WEIGHT_0,CV_ENUM_PRIORITY_1_4=WEIGHT_0,CV_ENUM_PRIORITY_1_5=WEIGHT_0,CV_ENUM_PRIORITY_2_0=WEIGHT_0,CV_ENUM_PRIORITY_2_1=WEIGHT_0,CV_ENUM_PRIORITY_2_2=WEIGHT_0,CV_ENUM_PRIORITY_2_3=WEIGHT_0,CV_ENUM_PRIORITY_2_4=WEIGHT_0,CV_ENUM_PRIORITY_2_5=WEIGHT_0,CV_ENUM_PRIORITY_3_0=WEIGHT_0,CV_ENUM_PRIORITY_3_1=WEIGHT_0,CV_ENUM_PRIORITY_3_2=WEIGHT_0,CV_ENUM_PRIORITY_3_3=WEIGHT_0,CV_ENUM_PRIORITY_3_4=WEIGHT_0,CV_ENUM_PRIORITY_3_5=WEIGHT_0,CV_ENUM_PRIORITY_4_0=WEIGHT_0,CV_ENUM_PRIORITY_4_1=WEIGHT_0,CV_ENUM_PRIORITY_4_2=WEIGHT_0,CV_ENUM_PRIORITY_4_3=WEIGHT_0,CV_ENUM_PRIORITY_4_4=WEIGHT_0,CV_ENUM_PRIORITY_4_5=WEIGHT_0,CV_ENUM_PRIORITY_5_0=WEIGHT_0,CV_ENUM_PRIORITY_5_1=WEIGHT_0,CV_ENUM_PRIORITY_5_2=WEIGHT_0,CV_ENUM_PRIORITY_5_3=WEIGHT_0,CV_ENUM_PRIORITY_5_4=WEIGHT_0,CV_ENUM_PRIORITY_5_5=WEIGHT_0,CV_ENUM_PRIORITY_6_0=WEIGHT_0,CV_ENUM_PRIORITY_6_1=WEIGHT_0,CV_ENUM_PRIORITY_6_2=WEIGHT_0,CV_ENUM_PRIORITY_6_3=WEIGHT_0,CV_ENUM_PRIORITY_6_4=WEIGHT_0,CV_ENUM_PRIORITY_6_5=WEIGHT_0,CV_ENUM_PRIORITY_7_0=WEIGHT_0,CV_ENUM_PRIORITY_7_1=WEIGHT_0,CV_ENUM_PRIORITY_7_2=WEIGHT_0,CV_ENUM_PRIORITY_7_3=WEIGHT_0,CV_ENUM_PRIORITY_7_4=WEIGHT_0,CV_ENUM_PRIORITY_7_5=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_RD_DWIDTH_0=DWIDTH_0,CV_ENUM_RD_DWIDTH_1=DWIDTH_0,CV_ENUM_RD_DWIDTH_2=DWIDTH_0,CV_ENUM_RD_DWIDTH_3=DWIDTH_0,CV_ENUM_RD_DWIDTH_4=DWIDTH_0,CV_ENUM_RD_DWIDTH_5=DWIDTH_0,CV_ENUM_RD_PORT_INFO_0=USE_NO,CV_ENUM_RD_PORT_INFO_1=USE_NO,CV_ENUM_RD_PORT_INFO_2=USE_NO,CV_ENUM_RD_PORT_INFO_3=USE_NO,CV_ENUM_RD_PORT_INFO_4=USE_NO,CV_ENUM_RD_PORT_INFO_5=USE_NO,CV_ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_WR_DWIDTH_0=DWIDTH_0,CV_ENUM_WR_DWIDTH_1=DWIDTH_0,CV_ENUM_WR_DWIDTH_2=DWIDTH_0,CV_ENUM_WR_DWIDTH_3=DWIDTH_0,CV_ENUM_WR_DWIDTH_4=DWIDTH_0,CV_ENUM_WR_DWIDTH_5=DWIDTH_0,CV_ENUM_WR_PORT_INFO_0=USE_NO,CV_ENUM_WR_PORT_INFO_1=USE_NO,CV_ENUM_WR_PORT_INFO_2=USE_NO,CV_ENUM_WR_PORT_INFO_3=USE_NO,CV_ENUM_WR_PORT_INFO_4=USE_NO,CV_ENUM_WR_PORT_INFO_5=USE_NO,CV_INTG_RCFG_SUM_WT_PRIORITY_0=0,CV_INTG_RCFG_SUM_WT_PRIORITY_1=0,CV_INTG_RCFG_SUM_WT_PRIORITY_2=0,CV_INTG_RCFG_SUM_WT_PRIORITY_3=0,CV_INTG_RCFG_SUM_WT_PRIORITY_4=0,CV_INTG_RCFG_SUM_WT_PRIORITY_5=0,CV_INTG_RCFG_SUM_WT_PRIORITY_6=0,CV_INTG_RCFG_SUM_WT_PRIORITY_7=0,CV_INTG_SUM_WT_PRIORITY_0=0,CV_INTG_SUM_WT_PRIORITY_1=0,CV_INTG_SUM_WT_PRIORITY_2=0,CV_INTG_SUM_WT_PRIORITY_3=0,CV_INTG_SUM_WT_PRIORITY_4=0,CV_INTG_SUM_WT_PRIORITY_5=0,CV_INTG_SUM_WT_PRIORITY_6=0,CV_INTG_SUM_WT_PRIORITY_7=0,CV_LSB_RFIFO_PORT_0=5,CV_LSB_RFIFO_PORT_1=5,CV_LSB_RFIFO_PORT_2=5,CV_LSB_RFIFO_PORT_3=5,CV_LSB_RFIFO_PORT_4=5,CV_LSB_RFIFO_PORT_5=5,CV_LSB_WFIFO_PORT_0=5,CV_LSB_WFIFO_PORT_1=5,CV_LSB_WFIFO_PORT_2=5,CV_LSB_WFIFO_PORT_3=5,CV_LSB_WFIFO_PORT_4=5,CV_LSB_WFIFO_PORT_5=5,CV_MSB_RFIFO_PORT_0=5,CV_MSB_RFIFO_PORT_1=5,CV_MSB_RFIFO_PORT_2=5,CV_MSB_RFIFO_PORT_3=5,CV_MSB_RFIFO_PORT_4=5,CV_MSB_RFIFO_PORT_5=5,CV_MSB_WFIFO_PORT_0=5,CV_MSB_WFIFO_PORT_1=5,CV_MSB_WFIFO_PORT_2=5,CV_MSB_WFIFO_PORT_3=5,CV_MSB_WFIFO_PORT_4=5,CV_MSB_WFIFO_PORT_5=5,CV_PORT_0_CONNECT_TO_AV_PORT=0,CV_PORT_1_CONNECT_TO_AV_PORT=1,CV_PORT_2_CONNECT_TO_AV_PORT=2,CV_PORT_3_CONNECT_TO_AV_PORT=3,CV_PORT_4_CONNECT_TO_AV_PORT=4,CV_PORT_5_CONNECT_TO_AV_PORT=5,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEBUG_MODE=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Stratix V,DEVICE_FAMILY_PARAM=Stratix V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,DWIDTH_RATIO=8,ENABLE_BONDING=false,ENABLE_BURST_MERGE=false,ENABLE_CTRL_AVALON_INTERFACE=true,ENABLE_USER_ECC=false,ENUM_ATTR_COUNTER_ONE_RESET=DISABLED,ENUM_ATTR_COUNTER_ZERO_RESET=DISABLED,ENUM_ATTR_STATIC_CONFIG_VALID=DISABLED,ENUM_AUTO_PCH_ENABLE_0=DISABLED,ENUM_AUTO_PCH_ENABLE_1=DISABLED,ENUM_AUTO_PCH_ENABLE_2=DISABLED,ENUM_AUTO_PCH_ENABLE_3=DISABLED,ENUM_AUTO_PCH_ENABLE_4=DISABLED,ENUM_AUTO_PCH_ENABLE_5=DISABLED,ENUM_CAL_REQ=DISABLED,ENUM_CFG_BURST_LENGTH=BL_8,ENUM_CFG_INTERFACE_WIDTH=DWIDTH_32,ENUM_CFG_SELF_RFSH_EXIT_CYCLES=,ENUM_CFG_STARVE_LIMIT=STARVE_LIMIT_32,ENUM_CFG_TYPE=DDR3,ENUM_CLOCK_OFF_0=DISABLED,ENUM_CLOCK_OFF_1=DISABLED,ENUM_CLOCK_OFF_2=DISABLED,ENUM_CLOCK_OFF_3=DISABLED,ENUM_CLOCK_OFF_4=DISABLED,ENUM_CLOCK_OFF_5=DISABLED,ENUM_CLR_INTR=NO_CLR_INTR,ENUM_CMD_PORT_IN_USE_0=FALSE,ENUM_CMD_PORT_IN_USE_1=FALSE,ENUM_CMD_PORT_IN_USE_2=FALSE,ENUM_CMD_PORT_IN_USE_3=FALSE,ENUM_CMD_PORT_IN_USE_4=FALSE,ENUM_CMD_PORT_IN_USE_5=FALSE,ENUM_CPORT0_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT0_RFIFO_MAP=FIFO_0,ENUM_CPORT0_TYPE=DISABLE,ENUM_CPORT0_WFIFO_MAP=FIFO_0,ENUM_CPORT1_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT1_RFIFO_MAP=FIFO_0,ENUM_CPORT1_TYPE=DISABLE,ENUM_CPORT1_WFIFO_MAP=FIFO_0,ENUM_CPORT2_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT2_RFIFO_MAP=FIFO_0,ENUM_CPORT2_TYPE=DISABLE,ENUM_CPORT2_WFIFO_MAP=FIFO_0,ENUM_CPORT3_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT3_RFIFO_MAP=FIFO_0,ENUM_CPORT3_TYPE=DISABLE,ENUM_CPORT3_WFIFO_MAP=FIFO_0,ENUM_CPORT4_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT4_RFIFO_MAP=FIFO_0,ENUM_CPORT4_TYPE=DISABLE,ENUM_CPORT4_WFIFO_MAP=FIFO_0,ENUM_CPORT5_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT5_RFIFO_MAP=FIFO_0,ENUM_CPORT5_TYPE=DISABLE,ENUM_CPORT5_WFIFO_MAP=FIFO_0,ENUM_CTL_ADDR_ORDER=CHIP_BANK_ROW_COL,ENUM_CTL_ECC_ENABLED=CTL_ECC_DISABLED,ENUM_CTL_ECC_RMW_ENABLED=CTL_ECC_RMW_DISABLED,ENUM_CTL_REGDIMM_ENABLED=REGDIMM_DISABLED,ENUM_CTL_USR_REFRESH=CTL_USR_REFRESH_DISABLED,ENUM_CTRL_WIDTH=DATA_WIDTH_64_BIT,ENUM_DELAY_BONDING=BONDING_LATENCY_0,ENUM_DFX_BYPASS_ENABLE=DFX_BYPASS_DISABLED,ENUM_DISABLE_MERGING=MERGING_ENABLED,ENUM_ECC_DQ_WIDTH=ECC_DQ_WIDTH_0,ENUM_ENABLE_ATPG=DISABLED,ENUM_ENABLE_BONDING_0=DISABLED,ENUM_ENABLE_BONDING_1=DISABLED,ENUM_ENABLE_BONDING_2=DISABLED,ENUM_ENABLE_BONDING_3=DISABLED,ENUM_ENABLE_BONDING_4=DISABLED,ENUM_ENABLE_BONDING_5=DISABLED,ENUM_ENABLE_BONDING_WRAPBACK=DISABLED,ENUM_ENABLE_BURST_INTERRUPT=DISABLED,ENUM_ENABLE_BURST_TERMINATE=DISABLED,ENUM_ENABLE_DQS_TRACKING=DISABLED,ENUM_ENABLE_ECC_CODE_OVERWRITES=DISABLED,ENUM_ENABLE_FAST_EXIT_PPD=DISABLED,ENUM_ENABLE_INTR=DISABLED,ENUM_ENABLE_NO_DM=DISABLED,ENUM_ENABLE_PIPELINEGLOBAL=DISABLED,ENUM_GANGED_ARF=DISABLED,ENUM_GEN_DBE=GEN_DBE_DISABLED,ENUM_GEN_SBE=GEN_SBE_DISABLED,ENUM_INC_SYNC=FIFO_SET_2,ENUM_LOCAL_IF_CS_WIDTH=ADDR_WIDTH_2,ENUM_MASK_CORR_DROPPED_INTR=DISABLED,ENUM_MASK_DBE_INTR=DISABLED,ENUM_MASK_SBE_INTR=DISABLED,ENUM_MEM_IF_AL=AL_0,ENUM_MEM_IF_BANKADDR_WIDTH=ADDR_WIDTH_3,ENUM_MEM_IF_BURSTLENGTH=MEM_IF_BURSTLENGTH_8,ENUM_MEM_IF_COLADDR_WIDTH=ADDR_WIDTH_12,ENUM_MEM_IF_CS_PER_RANK=MEM_IF_CS_PER_RANK_1,ENUM_MEM_IF_CS_WIDTH=MEM_IF_CS_WIDTH_1,ENUM_MEM_IF_DQS_WIDTH=DQS_WIDTH_4,ENUM_MEM_IF_DQ_PER_CHIP=MEM_IF_DQ_PER_CHIP_8,ENUM_MEM_IF_DWIDTH=MEM_IF_DWIDTH_32,ENUM_MEM_IF_MEMTYPE=DDR3_SDRAM,ENUM_MEM_IF_ROWADDR_WIDTH=ADDR_WIDTH_16,ENUM_MEM_IF_SPEEDBIN=DDR3_1066_6_6_6,ENUM_MEM_IF_TCCD=TCCD_4,ENUM_MEM_IF_TCL=TCL_6,ENUM_MEM_IF_TCWL=TCWL_5,ENUM_MEM_IF_TFAW=TFAW_16,ENUM_MEM_IF_TMRD=,ENUM_MEM_IF_TRAS=TRAS_16,ENUM_MEM_IF_TRC=TRC_22,ENUM_MEM_IF_TRCD=TRCD_6,ENUM_MEM_IF_TRP=TRP_6,ENUM_MEM_IF_TRRD=TRRD_4,ENUM_MEM_IF_TRTP=TRTP_4,ENUM_MEM_IF_TWR=TWR_6,ENUM_MEM_IF_TWTR=TWTR_4,ENUM_MMR_CFG_MEM_BL=MP_BL_8,ENUM_OUTPUT_REGD=DISABLED,ENUM_PDN_EXIT_CYCLES=SLOW_EXIT,ENUM_PORT0_WIDTH=PORT_64_BIT,ENUM_PORT1_WIDTH=PORT_64_BIT,ENUM_PORT2_WIDTH=PORT_64_BIT,ENUM_PORT3_WIDTH=PORT_64_BIT,ENUM_PORT4_WIDTH=PORT_64_BIT,ENUM_PORT5_WIDTH=PORT_64_BIT,ENUM_PRIORITY_0_0=WEIGHT_0,ENUM_PRIORITY_0_1=WEIGHT_0,ENUM_PRIORITY_0_2=WEIGHT_0,ENUM_PRIORITY_0_3=WEIGHT_0,ENUM_PRIORITY_0_4=WEIGHT_0,ENUM_PRIORITY_0_5=WEIGHT_0,ENUM_PRIORITY_1_0=WEIGHT_0,ENUM_PRIORITY_1_1=WEIGHT_0,ENUM_PRIORITY_1_2=WEIGHT_0,ENUM_PRIORITY_1_3=WEIGHT_0,ENUM_PRIORITY_1_4=WEIGHT_0,ENUM_PRIORITY_1_5=WEIGHT_0,ENUM_PRIORITY_2_0=WEIGHT_0,ENUM_PRIORITY_2_1=WEIGHT_0,ENUM_PRIORITY_2_2=WEIGHT_0,ENUM_PRIORITY_2_3=WEIGHT_0,ENUM_PRIORITY_2_4=WEIGHT_0,ENUM_PRIORITY_2_5=WEIGHT_0,ENUM_PRIORITY_3_0=WEIGHT_0,ENUM_PRIORITY_3_1=WEIGHT_0,ENUM_PRIORITY_3_2=WEIGHT_0,ENUM_PRIORITY_3_3=WEIGHT_0,ENUM_PRIORITY_3_4=WEIGHT_0,ENUM_PRIORITY_3_5=WEIGHT_0,ENUM_PRIORITY_4_0=WEIGHT_0,ENUM_PRIORITY_4_1=WEIGHT_0,ENUM_PRIORITY_4_2=WEIGHT_0,ENUM_PRIORITY_4_3=WEIGHT_0,ENUM_PRIORITY_4_4=WEIGHT_0,ENUM_PRIORITY_4_5=WEIGHT_0,ENUM_PRIORITY_5_0=WEIGHT_0,ENUM_PRIORITY_5_1=WEIGHT_0,ENUM_PRIORITY_5_2=WEIGHT_0,ENUM_PRIORITY_5_3=WEIGHT_0,ENUM_PRIORITY_5_4=WEIGHT_0,ENUM_PRIORITY_5_5=WEIGHT_0,ENUM_PRIORITY_6_0=WEIGHT_0,ENUM_PRIORITY_6_1=WEIGHT_0,ENUM_PRIORITY_6_2=WEIGHT_0,ENUM_PRIORITY_6_3=WEIGHT_0,ENUM_PRIORITY_6_4=WEIGHT_0,ENUM_PRIORITY_6_5=WEIGHT_0,ENUM_PRIORITY_7_0=WEIGHT_0,ENUM_PRIORITY_7_1=WEIGHT_0,ENUM_PRIORITY_7_2=WEIGHT_0,ENUM_PRIORITY_7_3=WEIGHT_0,ENUM_PRIORITY_7_4=WEIGHT_0,ENUM_PRIORITY_7_5=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,ENUM_RD_DWIDTH_0=DWIDTH_0,ENUM_RD_DWIDTH_1=DWIDTH_0,ENUM_RD_DWIDTH_2=DWIDTH_0,ENUM_RD_DWIDTH_3=DWIDTH_0,ENUM_RD_DWIDTH_4=DWIDTH_0,ENUM_RD_DWIDTH_5=DWIDTH_0,ENUM_RD_FIFO_IN_USE_0=FALSE,ENUM_RD_FIFO_IN_USE_1=FALSE,ENUM_RD_FIFO_IN_USE_2=FALSE,ENUM_RD_FIFO_IN_USE_3=FALSE,ENUM_RD_PORT_INFO_0=USE_NO,ENUM_RD_PORT_INFO_1=USE_NO,ENUM_RD_PORT_INFO_2=USE_NO,ENUM_RD_PORT_INFO_3=USE_NO,ENUM_RD_PORT_INFO_4=USE_NO,ENUM_RD_PORT_INFO_5=USE_NO,ENUM_READ_ODT_CHIP=ODT_DISABLED,ENUM_REORDER_DATA=DATA_REORDERING,ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_SINGLE_READY_0=CONCATENATE_RDY,ENUM_SINGLE_READY_1=CONCATENATE_RDY,ENUM_SINGLE_READY_2=CONCATENATE_RDY,ENUM_SINGLE_READY_3=CONCATENATE_RDY,ENUM_STATIC_WEIGHT_0=WEIGHT_0,ENUM_STATIC_WEIGHT_1=WEIGHT_0,ENUM_STATIC_WEIGHT_2=WEIGHT_0,ENUM_STATIC_WEIGHT_3=WEIGHT_0,ENUM_STATIC_WEIGHT_4=WEIGHT_0,ENUM_STATIC_WEIGHT_5=WEIGHT_0,ENUM_SYNC_MODE_0=ASYNCHRONOUS,ENUM_SYNC_MODE_1=ASYNCHRONOUS,ENUM_SYNC_MODE_2=ASYNCHRONOUS,ENUM_SYNC_MODE_3=ASYNCHRONOUS,ENUM_SYNC_MODE_4=ASYNCHRONOUS,ENUM_SYNC_MODE_5=ASYNCHRONOUS,ENUM_TEST_MODE=NORMAL_MODE,ENUM_THLD_JAR1_0=THRESHOLD_32,ENUM_THLD_JAR1_1=THRESHOLD_32,ENUM_THLD_JAR1_2=THRESHOLD_32,ENUM_THLD_JAR1_3=THRESHOLD_32,ENUM_THLD_JAR1_4=THRESHOLD_32,ENUM_THLD_JAR1_5=THRESHOLD_32,ENUM_THLD_JAR2_0=THRESHOLD_16,ENUM_THLD_JAR2_1=THRESHOLD_16,ENUM_THLD_JAR2_2=THRESHOLD_16,ENUM_THLD_JAR2_3=THRESHOLD_16,ENUM_THLD_JAR2_4=THRESHOLD_16,ENUM_THLD_JAR2_5=THRESHOLD_16,ENUM_USER_ECC_EN=DISABLE,ENUM_USER_PRIORITY_0=PRIORITY_0,ENUM_USER_PRIORITY_1=PRIORITY_0,ENUM_USER_PRIORITY_2=PRIORITY_0,ENUM_USER_PRIORITY_3=PRIORITY_0,ENUM_USER_PRIORITY_4=PRIORITY_0,ENUM_USER_PRIORITY_5=PRIORITY_0,ENUM_USE_ALMOST_EMPTY_0=EMPTY,ENUM_USE_ALMOST_EMPTY_1=EMPTY,ENUM_USE_ALMOST_EMPTY_2=EMPTY,ENUM_USE_ALMOST_EMPTY_3=EMPTY,ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO0_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO1_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO2_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO3_RDY_ALMOST_FULL=NOT_FULL,ENUM_WRITE_ODT_CHIP=ODT_DISABLED,ENUM_WR_DWIDTH_0=DWIDTH_0,ENUM_WR_DWIDTH_1=DWIDTH_0,ENUM_WR_DWIDTH_2=DWIDTH_0,ENUM_WR_DWIDTH_3=DWIDTH_0,ENUM_WR_DWIDTH_4=DWIDTH_0,ENUM_WR_DWIDTH_5=DWIDTH_0,ENUM_WR_FIFO_IN_USE_0=FALSE,ENUM_WR_FIFO_IN_USE_1=FALSE,ENUM_WR_FIFO_IN_USE_2=FALSE,ENUM_WR_FIFO_IN_USE_3=FALSE,ENUM_WR_PORT_INFO_0=USE_NO,ENUM_WR_PORT_INFO_1=USE_NO,ENUM_WR_PORT_INFO_2=USE_NO,ENUM_WR_PORT_INFO_3=USE_NO,ENUM_WR_PORT_INFO_4=USE_NO,ENUM_WR_PORT_INFO_5=USE_NO,EXPORT_CSR_PORT=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INTG_CYC_TO_RLD_JARS_0=1,INTG_CYC_TO_RLD_JARS_1=1,INTG_CYC_TO_RLD_JARS_2=1,INTG_CYC_TO_RLD_JARS_3=1,INTG_CYC_TO_RLD_JARS_4=1,INTG_CYC_TO_RLD_JARS_5=1,INTG_EXTRA_CTL_CLK_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK=0,INTG_EXTRA_CTL_CLK_ACT_TO_PCH=0,INTG_EXTRA_CTL_CLK_ACT_TO_RDWR=0,INTG_EXTRA_CTL_CLK_ARF_PERIOD=0,INTG_EXTRA_CTL_CLK_ARF_TO_VALID=0,INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID=0,INTG_EXTRA_CTL_CLK_PCH_TO_VALID=0,INTG_EXTRA_CTL_CLK_PDN_PERIOD=0,INTG_EXTRA_CTL_CLK_PDN_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_TO_PCH=0,INTG_EXTRA_CTL_CLK_RD_TO_RD=0,INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_RD_TO_WR=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_BC=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_SRF_TO_VALID=0,INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL=0,INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_WR_TO_PCH=0,INTG_EXTRA_CTL_CLK_WR_TO_RD=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_BC=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_WR_TO_WR=0,INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP=0,INTG_MEM_AUTO_PD_CYCLES=0,INTG_MEM_CLK_ENTRY_CYCLES=10,INTG_MEM_IF_TREFI=3120,INTG_MEM_IF_TRFC=34,INTG_POWER_SAVING_EXIT_CYCLES=5,INTG_RCFG_SUM_WT_PRIORITY_0=0,INTG_RCFG_SUM_WT_PRIORITY_1=0,INTG_RCFG_SUM_WT_PRIORITY_2=0,INTG_RCFG_SUM_WT_PRIORITY_3=0,INTG_RCFG_SUM_WT_PRIORITY_4=0,INTG_RCFG_SUM_WT_PRIORITY_5=0,INTG_RCFG_SUM_WT_PRIORITY_6=0,INTG_RCFG_SUM_WT_PRIORITY_7=0,INTG_SUM_WT_PRIORITY_0=0,INTG_SUM_WT_PRIORITY_1=0,INTG_SUM_WT_PRIORITY_2=0,INTG_SUM_WT_PRIORITY_3=0,INTG_SUM_WT_PRIORITY_4=0,INTG_SUM_WT_PRIORITY_5=0,INTG_SUM_WT_PRIORITY_6=0,INTG_SUM_WT_PRIORITY_7=0,IS_ES_DEVICE=false,LOCAL_CS_WIDTH=0,LOCAL_ID_WIDTH=8,LOW_LATENCY=false,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x000000000000000000,LRDIMM_INT=0,LSB_RFIFO_PORT_0=5,LSB_RFIFO_PORT_1=5,LSB_RFIFO_PORT_2=5,LSB_RFIFO_PORT_3=5,LSB_RFIFO_PORT_4=5,LSB_RFIFO_PORT_5=5,LSB_WFIFO_PORT_0=5,LSB_WFIFO_PORT_1=5,LSB_WFIFO_PORT_2=5,LSB_WFIFO_PORT_3=5,LSB_WFIFO_PORT_4=5,LSB_WFIFO_PORT_5=5,MAX10_CFG=false,MAX_PENDING_RD_CMD=16,MAX_PENDING_WR_CMD=8,MEM_ADD_LAT=0,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_AUTO_PD_CYCLES=0,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=800.0,MEM_CLK_FREQ_MAX=800.0,MEM_CLK_MAX_NS=1.25,MEM_CLK_MAX_PS=1250.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=RZQ/7,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=14,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_RTT_NOM=RZQ/6,MEM_RTT_WR=RZQ/4,MEM_SRT=Normal,MEM_TCL=11,MEM_TDQSCK=1,MEM_TFAW=24,MEM_TFAW_NS=30.0,MEM_TINIT_CK=400000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=28,MEM_TRAS_NS=35.0,MEM_TRC=39,MEM_TRCD=11,MEM_TRCD_NS=13.75,MEM_TREFI=6240,MEM_TREFI_US=7.8,MEM_TRFC=128,MEM_TRFC_NS=160.0,MEM_TRP=11,MEM_TRP_NS=13.75,MEM_TRRD=5,MEM_TRRD_NS=6.0,MEM_TRTP=6,MEM_TRTP_NS=7.5,MEM_TWR=12,MEM_TWR_NS=15.0,MEM_TWTR=4,MEM_TYPE=DDR3,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL=8,MEM_WTCL_INT=8,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=7,MR0_DLL=1,MR0_PD=0,MR0_WR=6,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=1,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=3,MR2_RTT_WR=1,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,MSB_RFIFO_PORT_0=5,MSB_RFIFO_PORT_1=5,MSB_RFIFO_PORT_2=5,MSB_RFIFO_PORT_3=5,MSB_RFIFO_PORT_4=5,MSB_RFIFO_PORT_5=5,MSB_WFIFO_PORT_0=5,MSB_WFIFO_PORT_1=5,MSB_WFIFO_PORT_2=5,MSB_WFIFO_PORT_3=5,MSB_WFIFO_PORT_4=5,MSB_WFIFO_PORT_5=5,MULTICAST_EN=false,NEXTGEN=true,NUM_OF_PORTS=1,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,POWER_OF_TWO_BUS=true,PRE_V_SERIES_FAMILY=false,PRIORITY_PORT=0,1,1,1,1,1,PRIORITY_PORT_0=0,PRIORITY_PORT_1=0,PRIORITY_PORT_2=0,PRIORITY_PORT_3=0,PRIORITY_PORT_4=0,PRIORITY_PORT_5=0,RATE=Quarter,RDBUFFER_ADDR_WIDTH=7,RDIMM=false,RDIMM_CONFIG=0,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=8,SOPC_COMPAT_RESET=false,SPEED_GRADE=2,STARVE_LIMIT=10,SYS_INFO_DEVICE_FAMILY=Stratix V,TG_TEMP_PORT_0=0,TG_TEMP_PORT_1=0,TG_TEMP_PORT_2=0,TG_TEMP_PORT_3=0,TG_TEMP_PORT_4=0,TG_TEMP_PORT_5=0,TIMING_TDH=45,TIMING_TDQSCK=255,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=100,TIMING_TDQSS=0.27,TIMING_TDS=10,TIMING_TDSH=0.18,TIMING_TDSS=0.18,TIMING_TIH=120,TIMING_TIS=170,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRK_PARALLEL_SCC_LOAD=true,USE_AXI_ADAPTOR=false,USE_DQS_TRACKING=true,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_MM_ADAPTOR=true,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SHADOW_REGS=false,VECT_ATTR_COUNTER_ONE_MASK=0,VECT_ATTR_COUNTER_ONE_MATCH=0,VECT_ATTR_COUNTER_ZERO_MASK=0,VECT_ATTR_COUNTER_ZERO_MATCH=0,VECT_ATTR_DEBUG_SELECT_BYTE=0,WEIGHT_PORT=0,0,0,0,0,0,WEIGHT_PORT_0=0,WEIGHT_PORT_1=0,WEIGHT_PORT_2=0,WEIGHT_PORT_3=0,WEIGHT_PORT_4=0,WEIGHT_PORT_5=0,WRBUFFER_ADDR_WIDTH=6(altera_mem_if_nextgen_ddr3_controller_core:16.1:AC_PARITY=false,AC_ROM_MR0=0110001110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0110101110000,AC_ROM_MR0_DLL_RESET_MIRR=0110011101000,AC_ROM_MR0_MIRR=0110001101001,AC_ROM_MR1=0000001000110,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000100110,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0001000011000,AC_ROM_MR2_MIRR=0001000011000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,ADDR_CMD_DDR=0,ADDR_ORDER=0,ADDR_RATE_RATIO=1,AFI_ADDR_WIDTH=56,AFI_BANKADDR_WIDTH=12,AFI_CLK_EN_WIDTH=4,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=4,AFI_CS_WIDTH=4,AFI_DM_WIDTH=64,AFI_DQ_WIDTH=512,AFI_ODT_WIDTH=4,AFI_RATE_RATIO=4,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=32,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=32,AFI_WRITE_DQS_WIDTH=32,ALLOCATED_RFIFO_PORT=0,None,None,None,None,None,ALLOCATED_WFIFO_PORT=0,None,None,None,None,None,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AUTO_PD_CYCLES=0,AUTO_POWERDN_EN=false,AVL_ADDR_WIDTH=24,AVL_ADDR_WIDTH_PORT_0=0,AVL_ADDR_WIDTH_PORT_1=0,AVL_ADDR_WIDTH_PORT_2=0,AVL_ADDR_WIDTH_PORT_3=0,AVL_ADDR_WIDTH_PORT_4=0,AVL_ADDR_WIDTH_PORT_5=0,AVL_BE_WIDTH=64,AVL_DATA_WIDTH=512,AVL_DATA_WIDTH_PORT=32,32,32,32,32,32,AVL_DATA_WIDTH_PORT_0=0,AVL_DATA_WIDTH_PORT_1=0,AVL_DATA_WIDTH_PORT_2=0,AVL_DATA_WIDTH_PORT_3=0,AVL_DATA_WIDTH_PORT_4=0,AVL_DATA_WIDTH_PORT_5=0,AVL_MAX_SIZE=4,AVL_NUM_SYMBOLS=64,AVL_NUM_SYMBOLS_PORT_0=2,AVL_NUM_SYMBOLS_PORT_1=2,AVL_NUM_SYMBOLS_PORT_2=2,AVL_NUM_SYMBOLS_PORT_3=2,AVL_NUM_SYMBOLS_PORT_4=2,AVL_NUM_SYMBOLS_PORT_5=2,AVL_PORT=,AVL_SIZE_WIDTH=3,AVL_SYMBOL_WIDTH=8,AV_PORT_0_CONNECT_TO_CV_PORT=0,AV_PORT_1_CONNECT_TO_CV_PORT=1,AV_PORT_2_CONNECT_TO_CV_PORT=2,AV_PORT_3_CONNECT_TO_CV_PORT=3,AV_PORT_4_CONNECT_TO_CV_PORT=4,AV_PORT_5_CONNECT_TO_CV_PORT=5,BYTE_ENABLE=true,CFG_ADDR_ORDER=0,CFG_BURST_LENGTH=8,CFG_CLR_INTR=0,CFG_DATA_REORDERING_TYPE=INTER_BANK,CFG_ECC_DECODER_REG=0,CFG_ENABLE_NO_DM=0,CFG_ERRCMD_FIFO_REG=0,CFG_INTERFACE_WIDTH=64,CFG_MEM_CLK_ENTRY_CYCLES=40,CFG_PDN_EXIT_CYCLES=10,CFG_PORT_WIDTH_READ_ODT_CHIP=1,CFG_PORT_WIDTH_WRITE_ODT_CHIP=1,CFG_POWER_SAVING_EXIT_CYCLES=5,CFG_READ_ODT_CHIP=0,CFG_REORDER_DATA=true,CFG_SELF_RFSH_EXIT_CYCLES=512,CFG_STARVE_LIMIT=10,CFG_TCCD=2,CFG_TCCD_NS=2.5,CFG_TYPE=2,CFG_WRITE_ODT_CHIP=1,CONTINUE_AFTER_CAL_FAIL=false,CONTROLLER_LATENCY=5,CONTROLLER_TYPE=nextgen_v110,CPORT_TYPE_PORT=Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,CPORT_TYPE_PORT_0=0,CPORT_TYPE_PORT_1=0,CPORT_TYPE_PORT_2=0,CPORT_TYPE_PORT_3=0,CPORT_TYPE_PORT_4=0,CPORT_TYPE_PORT_5=0,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_AUTOPCH_EN=false,CTL_CMD_QUEUE_DEPTH=8,CTL_CSR_CONNECTION=INTERNAL_JTAG,CTL_CSR_ENABLED=false,CTL_CSR_READ_ONLY=1,CTL_CS_WIDTH=1,CTL_DEEP_POWERDN_EN=false,CTL_DYNAMIC_BANK_ALLOCATION=false,CTL_DYNAMIC_BANK_NUM=4,CTL_ECC_AUTO_CORRECTION_ENABLED=false,CTL_ECC_CSR_ENABLED=false,CTL_ECC_ENABLED=false,CTL_ECC_MULTIPLES_16_24_40_72=1,CTL_ECC_MULTIPLES_40_72=1,CTL_ENABLE_BURST_INTERRUPT=false,CTL_ENABLE_BURST_INTERRUPT_INT=false,CTL_ENABLE_BURST_TERMINATE=false,CTL_ENABLE_BURST_TERMINATE_INT=false,CTL_ENABLE_WDATA_PATH_LATENCY=false,CTL_HRB_ENABLED=false,CTL_LOOK_AHEAD_DEPTH=4,CTL_ODT_ENABLED=true,CTL_OUTPUT_REGD=false,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=0,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_REGDIMM_ENABLED=false,CTL_SELF_REFRESH=0,CTL_SELF_REFRESH_EN=false,CTL_TBP_NUM=4,CTL_USR_REFRESH=0,CTL_USR_REFRESH_EN=false,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=0,CTL_WR_TO_WR_EXTRA_CLK=0,CTL_ZQCAL_EN=false,CUT_NEW_FAMILY_TIMING=true,CV_AVL_ADDR_WIDTH_PORT_0=0,CV_AVL_ADDR_WIDTH_PORT_1=0,CV_AVL_ADDR_WIDTH_PORT_2=0,CV_AVL_ADDR_WIDTH_PORT_3=0,CV_AVL_ADDR_WIDTH_PORT_4=0,CV_AVL_ADDR_WIDTH_PORT_5=0,CV_AVL_DATA_WIDTH_PORT_0=0,CV_AVL_DATA_WIDTH_PORT_1=0,CV_AVL_DATA_WIDTH_PORT_2=0,CV_AVL_DATA_WIDTH_PORT_3=0,CV_AVL_DATA_WIDTH_PORT_4=0,CV_AVL_DATA_WIDTH_PORT_5=0,CV_AVL_NUM_SYMBOLS_PORT_0=2,CV_AVL_NUM_SYMBOLS_PORT_1=2,CV_AVL_NUM_SYMBOLS_PORT_2=2,CV_AVL_NUM_SYMBOLS_PORT_3=2,CV_AVL_NUM_SYMBOLS_PORT_4=2,CV_AVL_NUM_SYMBOLS_PORT_5=2,CV_CPORT_TYPE_PORT_0=0,CV_CPORT_TYPE_PORT_1=0,CV_CPORT_TYPE_PORT_2=0,CV_CPORT_TYPE_PORT_3=0,CV_CPORT_TYPE_PORT_4=0,CV_CPORT_TYPE_PORT_5=0,CV_ENUM_AUTO_PCH_ENABLE_0=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_1=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_2=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_3=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_4=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_5=DISABLED,CV_ENUM_CMD_PORT_IN_USE_0=FALSE,CV_ENUM_CMD_PORT_IN_USE_1=FALSE,CV_ENUM_CMD_PORT_IN_USE_2=FALSE,CV_ENUM_CMD_PORT_IN_USE_3=FALSE,CV_ENUM_CMD_PORT_IN_USE_4=FALSE,CV_ENUM_CMD_PORT_IN_USE_5=FALSE,CV_ENUM_CPORT0_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT0_TYPE=DISABLE,CV_ENUM_CPORT0_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_TYPE=DISABLE,CV_ENUM_CPORT1_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_TYPE=DISABLE,CV_ENUM_CPORT2_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_TYPE=DISABLE,CV_ENUM_CPORT3_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_TYPE=DISABLE,CV_ENUM_CPORT4_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_TYPE=DISABLE,CV_ENUM_CPORT5_WFIFO_MAP=FIFO_0,CV_ENUM_ENABLE_BONDING_0=DISABLED,CV_ENUM_ENABLE_BONDING_1=DISABLED,CV_ENUM_ENABLE_BONDING_2=DISABLED,CV_ENUM_ENABLE_BONDING_3=DISABLED,CV_ENUM_ENABLE_BONDING_4=DISABLED,CV_ENUM_ENABLE_BONDING_5=DISABLED,CV_ENUM_PORT0_WIDTH=PORT_64_BIT,CV_ENUM_PORT1_WIDTH=PORT_64_BIT,CV_ENUM_PORT2_WIDTH=PORT_64_BIT,CV_ENUM_PORT3_WIDTH=PORT_64_BIT,CV_ENUM_PORT4_WIDTH=PORT_64_BIT,CV_ENUM_PORT5_WIDTH=PORT_64_BIT,CV_ENUM_PRIORITY_0_0=WEIGHT_0,CV_ENUM_PRIORITY_0_1=WEIGHT_0,CV_ENUM_PRIORITY_0_2=WEIGHT_0,CV_ENUM_PRIORITY_0_3=WEIGHT_0,CV_ENUM_PRIORITY_0_4=WEIGHT_0,CV_ENUM_PRIORITY_0_5=WEIGHT_0,CV_ENUM_PRIORITY_1_0=WEIGHT_0,CV_ENUM_PRIORITY_1_1=WEIGHT_0,CV_ENUM_PRIORITY_1_2=WEIGHT_0,CV_ENUM_PRIORITY_1_3=WEIGHT_0,CV_ENUM_PRIORITY_1_4=WEIGHT_0,CV_ENUM_PRIORITY_1_5=WEIGHT_0,CV_ENUM_PRIORITY_2_0=WEIGHT_0,CV_ENUM_PRIORITY_2_1=WEIGHT_0,CV_ENUM_PRIORITY_2_2=WEIGHT_0,CV_ENUM_PRIORITY_2_3=WEIGHT_0,CV_ENUM_PRIORITY_2_4=WEIGHT_0,CV_ENUM_PRIORITY_2_5=WEIGHT_0,CV_ENUM_PRIORITY_3_0=WEIGHT_0,CV_ENUM_PRIORITY_3_1=WEIGHT_0,CV_ENUM_PRIORITY_3_2=WEIGHT_0,CV_ENUM_PRIORITY_3_3=WEIGHT_0,CV_ENUM_PRIORITY_3_4=WEIGHT_0,CV_ENUM_PRIORITY_3_5=WEIGHT_0,CV_ENUM_PRIORITY_4_0=WEIGHT_0,CV_ENUM_PRIORITY_4_1=WEIGHT_0,CV_ENUM_PRIORITY_4_2=WEIGHT_0,CV_ENUM_PRIORITY_4_3=WEIGHT_0,CV_ENUM_PRIORITY_4_4=WEIGHT_0,CV_ENUM_PRIORITY_4_5=WEIGHT_0,CV_ENUM_PRIORITY_5_0=WEIGHT_0,CV_ENUM_PRIORITY_5_1=WEIGHT_0,CV_ENUM_PRIORITY_5_2=WEIGHT_0,CV_ENUM_PRIORITY_5_3=WEIGHT_0,CV_ENUM_PRIORITY_5_4=WEIGHT_0,CV_ENUM_PRIORITY_5_5=WEIGHT_0,CV_ENUM_PRIORITY_6_0=WEIGHT_0,CV_ENUM_PRIORITY_6_1=WEIGHT_0,CV_ENUM_PRIORITY_6_2=WEIGHT_0,CV_ENUM_PRIORITY_6_3=WEIGHT_0,CV_ENUM_PRIORITY_6_4=WEIGHT_0,CV_ENUM_PRIORITY_6_5=WEIGHT_0,CV_ENUM_PRIORITY_7_0=WEIGHT_0,CV_ENUM_PRIORITY_7_1=WEIGHT_0,CV_ENUM_PRIORITY_7_2=WEIGHT_0,CV_ENUM_PRIORITY_7_3=WEIGHT_0,CV_ENUM_PRIORITY_7_4=WEIGHT_0,CV_ENUM_PRIORITY_7_5=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_RD_DWIDTH_0=DWIDTH_0,CV_ENUM_RD_DWIDTH_1=DWIDTH_0,CV_ENUM_RD_DWIDTH_2=DWIDTH_0,CV_ENUM_RD_DWIDTH_3=DWIDTH_0,CV_ENUM_RD_DWIDTH_4=DWIDTH_0,CV_ENUM_RD_DWIDTH_5=DWIDTH_0,CV_ENUM_RD_PORT_INFO_0=USE_NO,CV_ENUM_RD_PORT_INFO_1=USE_NO,CV_ENUM_RD_PORT_INFO_2=USE_NO,CV_ENUM_RD_PORT_INFO_3=USE_NO,CV_ENUM_RD_PORT_INFO_4=USE_NO,CV_ENUM_RD_PORT_INFO_5=USE_NO,CV_ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_WR_DWIDTH_0=DWIDTH_0,CV_ENUM_WR_DWIDTH_1=DWIDTH_0,CV_ENUM_WR_DWIDTH_2=DWIDTH_0,CV_ENUM_WR_DWIDTH_3=DWIDTH_0,CV_ENUM_WR_DWIDTH_4=DWIDTH_0,CV_ENUM_WR_DWIDTH_5=DWIDTH_0,CV_ENUM_WR_PORT_INFO_0=USE_NO,CV_ENUM_WR_PORT_INFO_1=USE_NO,CV_ENUM_WR_PORT_INFO_2=USE_NO,CV_ENUM_WR_PORT_INFO_3=USE_NO,CV_ENUM_WR_PORT_INFO_4=USE_NO,CV_ENUM_WR_PORT_INFO_5=USE_NO,CV_INTG_RCFG_SUM_WT_PRIORITY_0=0,CV_INTG_RCFG_SUM_WT_PRIORITY_1=0,CV_INTG_RCFG_SUM_WT_PRIORITY_2=0,CV_INTG_RCFG_SUM_WT_PRIORITY_3=0,CV_INTG_RCFG_SUM_WT_PRIORITY_4=0,CV_INTG_RCFG_SUM_WT_PRIORITY_5=0,CV_INTG_RCFG_SUM_WT_PRIORITY_6=0,CV_INTG_RCFG_SUM_WT_PRIORITY_7=0,CV_INTG_SUM_WT_PRIORITY_0=0,CV_INTG_SUM_WT_PRIORITY_1=0,CV_INTG_SUM_WT_PRIORITY_2=0,CV_INTG_SUM_WT_PRIORITY_3=0,CV_INTG_SUM_WT_PRIORITY_4=0,CV_INTG_SUM_WT_PRIORITY_5=0,CV_INTG_SUM_WT_PRIORITY_6=0,CV_INTG_SUM_WT_PRIORITY_7=0,CV_LSB_RFIFO_PORT_0=5,CV_LSB_RFIFO_PORT_1=5,CV_LSB_RFIFO_PORT_2=5,CV_LSB_RFIFO_PORT_3=5,CV_LSB_RFIFO_PORT_4=5,CV_LSB_RFIFO_PORT_5=5,CV_LSB_WFIFO_PORT_0=5,CV_LSB_WFIFO_PORT_1=5,CV_LSB_WFIFO_PORT_2=5,CV_LSB_WFIFO_PORT_3=5,CV_LSB_WFIFO_PORT_4=5,CV_LSB_WFIFO_PORT_5=5,CV_MSB_RFIFO_PORT_0=5,CV_MSB_RFIFO_PORT_1=5,CV_MSB_RFIFO_PORT_2=5,CV_MSB_RFIFO_PORT_3=5,CV_MSB_RFIFO_PORT_4=5,CV_MSB_RFIFO_PORT_5=5,CV_MSB_WFIFO_PORT_0=5,CV_MSB_WFIFO_PORT_1=5,CV_MSB_WFIFO_PORT_2=5,CV_MSB_WFIFO_PORT_3=5,CV_MSB_WFIFO_PORT_4=5,CV_MSB_WFIFO_PORT_5=5,CV_PORT_0_CONNECT_TO_AV_PORT=0,CV_PORT_1_CONNECT_TO_AV_PORT=1,CV_PORT_2_CONNECT_TO_AV_PORT=2,CV_PORT_3_CONNECT_TO_AV_PORT=3,CV_PORT_4_CONNECT_TO_AV_PORT=4,CV_PORT_5_CONNECT_TO_AV_PORT=5,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEBUG_MODE=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Stratix V,DEVICE_FAMILY_PARAM=Stratix V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,DWIDTH_RATIO=8,ENABLE_BONDING=false,ENABLE_BURST_MERGE=false,ENABLE_CTRL_AVALON_INTERFACE=true,ENABLE_USER_ECC=false,ENUM_ATTR_COUNTER_ONE_RESET=DISABLED,ENUM_ATTR_COUNTER_ZERO_RESET=DISABLED,ENUM_ATTR_STATIC_CONFIG_VALID=DISABLED,ENUM_AUTO_PCH_ENABLE_0=DISABLED,ENUM_AUTO_PCH_ENABLE_1=DISABLED,ENUM_AUTO_PCH_ENABLE_2=DISABLED,ENUM_AUTO_PCH_ENABLE_3=DISABLED,ENUM_AUTO_PCH_ENABLE_4=DISABLED,ENUM_AUTO_PCH_ENABLE_5=DISABLED,ENUM_CAL_REQ=DISABLED,ENUM_CFG_BURST_LENGTH=BL_8,ENUM_CFG_INTERFACE_WIDTH=DWIDTH_32,ENUM_CFG_SELF_RFSH_EXIT_CYCLES=,ENUM_CFG_STARVE_LIMIT=STARVE_LIMIT_32,ENUM_CFG_TYPE=DDR3,ENUM_CLOCK_OFF_0=DISABLED,ENUM_CLOCK_OFF_1=DISABLED,ENUM_CLOCK_OFF_2=DISABLED,ENUM_CLOCK_OFF_3=DISABLED,ENUM_CLOCK_OFF_4=DISABLED,ENUM_CLOCK_OFF_5=DISABLED,ENUM_CLR_INTR=NO_CLR_INTR,ENUM_CMD_PORT_IN_USE_0=FALSE,ENUM_CMD_PORT_IN_USE_1=FALSE,ENUM_CMD_PORT_IN_USE_2=FALSE,ENUM_CMD_PORT_IN_USE_3=FALSE,ENUM_CMD_PORT_IN_USE_4=FALSE,ENUM_CMD_PORT_IN_USE_5=FALSE,ENUM_CPORT0_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT0_RFIFO_MAP=FIFO_0,ENUM_CPORT0_TYPE=DISABLE,ENUM_CPORT0_WFIFO_MAP=FIFO_0,ENUM_CPORT1_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT1_RFIFO_MAP=FIFO_0,ENUM_CPORT1_TYPE=DISABLE,ENUM_CPORT1_WFIFO_MAP=FIFO_0,ENUM_CPORT2_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT2_RFIFO_MAP=FIFO_0,ENUM_CPORT2_TYPE=DISABLE,ENUM_CPORT2_WFIFO_MAP=FIFO_0,ENUM_CPORT3_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT3_RFIFO_MAP=FIFO_0,ENUM_CPORT3_TYPE=DISABLE,ENUM_CPORT3_WFIFO_MAP=FIFO_0,ENUM_CPORT4_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT4_RFIFO_MAP=FIFO_0,ENUM_CPORT4_TYPE=DISABLE,ENUM_CPORT4_WFIFO_MAP=FIFO_0,ENUM_CPORT5_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT5_RFIFO_MAP=FIFO_0,ENUM_CPORT5_TYPE=DISABLE,ENUM_CPORT5_WFIFO_MAP=FIFO_0,ENUM_CTL_ADDR_ORDER=CHIP_BANK_ROW_COL,ENUM_CTL_ECC_ENABLED=CTL_ECC_DISABLED,ENUM_CTL_ECC_RMW_ENABLED=CTL_ECC_RMW_DISABLED,ENUM_CTL_REGDIMM_ENABLED=REGDIMM_DISABLED,ENUM_CTL_USR_REFRESH=CTL_USR_REFRESH_DISABLED,ENUM_CTRL_WIDTH=DATA_WIDTH_64_BIT,ENUM_DELAY_BONDING=BONDING_LATENCY_0,ENUM_DFX_BYPASS_ENABLE=DFX_BYPASS_DISABLED,ENUM_DISABLE_MERGING=MERGING_ENABLED,ENUM_ECC_DQ_WIDTH=ECC_DQ_WIDTH_0,ENUM_ENABLE_ATPG=DISABLED,ENUM_ENABLE_BONDING_0=DISABLED,ENUM_ENABLE_BONDING_1=DISABLED,ENUM_ENABLE_BONDING_2=DISABLED,ENUM_ENABLE_BONDING_3=DISABLED,ENUM_ENABLE_BONDING_4=DISABLED,ENUM_ENABLE_BONDING_5=DISABLED,ENUM_ENABLE_BONDING_WRAPBACK=DISABLED,ENUM_ENABLE_BURST_INTERRUPT=DISABLED,ENUM_ENABLE_BURST_TERMINATE=DISABLED,ENUM_ENABLE_DQS_TRACKING=DISABLED,ENUM_ENABLE_ECC_CODE_OVERWRITES=DISABLED,ENUM_ENABLE_FAST_EXIT_PPD=DISABLED,ENUM_ENABLE_INTR=DISABLED,ENUM_ENABLE_NO_DM=DISABLED,ENUM_ENABLE_PIPELINEGLOBAL=DISABLED,ENUM_GANGED_ARF=DISABLED,ENUM_GEN_DBE=GEN_DBE_DISABLED,ENUM_GEN_SBE=GEN_SBE_DISABLED,ENUM_INC_SYNC=FIFO_SET_2,ENUM_LOCAL_IF_CS_WIDTH=ADDR_WIDTH_2,ENUM_MASK_CORR_DROPPED_INTR=DISABLED,ENUM_MASK_DBE_INTR=DISABLED,ENUM_MASK_SBE_INTR=DISABLED,ENUM_MEM_IF_AL=AL_0,ENUM_MEM_IF_BANKADDR_WIDTH=ADDR_WIDTH_3,ENUM_MEM_IF_BURSTLENGTH=MEM_IF_BURSTLENGTH_8,ENUM_MEM_IF_COLADDR_WIDTH=ADDR_WIDTH_12,ENUM_MEM_IF_CS_PER_RANK=MEM_IF_CS_PER_RANK_1,ENUM_MEM_IF_CS_WIDTH=MEM_IF_CS_WIDTH_1,ENUM_MEM_IF_DQS_WIDTH=DQS_WIDTH_4,ENUM_MEM_IF_DQ_PER_CHIP=MEM_IF_DQ_PER_CHIP_8,ENUM_MEM_IF_DWIDTH=MEM_IF_DWIDTH_32,ENUM_MEM_IF_MEMTYPE=DDR3_SDRAM,ENUM_MEM_IF_ROWADDR_WIDTH=ADDR_WIDTH_16,ENUM_MEM_IF_SPEEDBIN=DDR3_1066_6_6_6,ENUM_MEM_IF_TCCD=TCCD_4,ENUM_MEM_IF_TCL=TCL_6,ENUM_MEM_IF_TCWL=TCWL_5,ENUM_MEM_IF_TFAW=TFAW_16,ENUM_MEM_IF_TMRD=,ENUM_MEM_IF_TRAS=TRAS_16,ENUM_MEM_IF_TRC=TRC_22,ENUM_MEM_IF_TRCD=TRCD_6,ENUM_MEM_IF_TRP=TRP_6,ENUM_MEM_IF_TRRD=TRRD_4,ENUM_MEM_IF_TRTP=TRTP_4,ENUM_MEM_IF_TWR=TWR_6,ENUM_MEM_IF_TWTR=TWTR_4,ENUM_MMR_CFG_MEM_BL=MP_BL_8,ENUM_OUTPUT_REGD=DISABLED,ENUM_PDN_EXIT_CYCLES=SLOW_EXIT,ENUM_PORT0_WIDTH=PORT_64_BIT,ENUM_PORT1_WIDTH=PORT_64_BIT,ENUM_PORT2_WIDTH=PORT_64_BIT,ENUM_PORT3_WIDTH=PORT_64_BIT,ENUM_PORT4_WIDTH=PORT_64_BIT,ENUM_PORT5_WIDTH=PORT_64_BIT,ENUM_PRIORITY_0_0=WEIGHT_0,ENUM_PRIORITY_0_1=WEIGHT_0,ENUM_PRIORITY_0_2=WEIGHT_0,ENUM_PRIORITY_0_3=WEIGHT_0,ENUM_PRIORITY_0_4=WEIGHT_0,ENUM_PRIORITY_0_5=WEIGHT_0,ENUM_PRIORITY_1_0=WEIGHT_0,ENUM_PRIORITY_1_1=WEIGHT_0,ENUM_PRIORITY_1_2=WEIGHT_0,ENUM_PRIORITY_1_3=WEIGHT_0,ENUM_PRIORITY_1_4=WEIGHT_0,ENUM_PRIORITY_1_5=WEIGHT_0,ENUM_PRIORITY_2_0=WEIGHT_0,ENUM_PRIORITY_2_1=WEIGHT_0,ENUM_PRIORITY_2_2=WEIGHT_0,ENUM_PRIORITY_2_3=WEIGHT_0,ENUM_PRIORITY_2_4=WEIGHT_0,ENUM_PRIORITY_2_5=WEIGHT_0,ENUM_PRIORITY_3_0=WEIGHT_0,ENUM_PRIORITY_3_1=WEIGHT_0,ENUM_PRIORITY_3_2=WEIGHT_0,ENUM_PRIORITY_3_3=WEIGHT_0,ENUM_PRIORITY_3_4=WEIGHT_0,ENUM_PRIORITY_3_5=WEIGHT_0,ENUM_PRIORITY_4_0=WEIGHT_0,ENUM_PRIORITY_4_1=WEIGHT_0,ENUM_PRIORITY_4_2=WEIGHT_0,ENUM_PRIORITY_4_3=WEIGHT_0,ENUM_PRIORITY_4_4=WEIGHT_0,ENUM_PRIORITY_4_5=WEIGHT_0,ENUM_PRIORITY_5_0=WEIGHT_0,ENUM_PRIORITY_5_1=WEIGHT_0,ENUM_PRIORITY_5_2=WEIGHT_0,ENUM_PRIORITY_5_3=WEIGHT_0,ENUM_PRIORITY_5_4=WEIGHT_0,ENUM_PRIORITY_5_5=WEIGHT_0,ENUM_PRIORITY_6_0=WEIGHT_0,ENUM_PRIORITY_6_1=WEIGHT_0,ENUM_PRIORITY_6_2=WEIGHT_0,ENUM_PRIORITY_6_3=WEIGHT_0,ENUM_PRIORITY_6_4=WEIGHT_0,ENUM_PRIORITY_6_5=WEIGHT_0,ENUM_PRIORITY_7_0=WEIGHT_0,ENUM_PRIORITY_7_1=WEIGHT_0,ENUM_PRIORITY_7_2=WEIGHT_0,ENUM_PRIORITY_7_3=WEIGHT_0,ENUM_PRIORITY_7_4=WEIGHT_0,ENUM_PRIORITY_7_5=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,ENUM_RD_DWIDTH_0=DWIDTH_0,ENUM_RD_DWIDTH_1=DWIDTH_0,ENUM_RD_DWIDTH_2=DWIDTH_0,ENUM_RD_DWIDTH_3=DWIDTH_0,ENUM_RD_DWIDTH_4=DWIDTH_0,ENUM_RD_DWIDTH_5=DWIDTH_0,ENUM_RD_FIFO_IN_USE_0=FALSE,ENUM_RD_FIFO_IN_USE_1=FALSE,ENUM_RD_FIFO_IN_USE_2=FALSE,ENUM_RD_FIFO_IN_USE_3=FALSE,ENUM_RD_PORT_INFO_0=USE_NO,ENUM_RD_PORT_INFO_1=USE_NO,ENUM_RD_PORT_INFO_2=USE_NO,ENUM_RD_PORT_INFO_3=USE_NO,ENUM_RD_PORT_INFO_4=USE_NO,ENUM_RD_PORT_INFO_5=USE_NO,ENUM_READ_ODT_CHIP=ODT_DISABLED,ENUM_REORDER_DATA=DATA_REORDERING,ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_SINGLE_READY_0=CONCATENATE_RDY,ENUM_SINGLE_READY_1=CONCATENATE_RDY,ENUM_SINGLE_READY_2=CONCATENATE_RDY,ENUM_SINGLE_READY_3=CONCATENATE_RDY,ENUM_STATIC_WEIGHT_0=WEIGHT_0,ENUM_STATIC_WEIGHT_1=WEIGHT_0,ENUM_STATIC_WEIGHT_2=WEIGHT_0,ENUM_STATIC_WEIGHT_3=WEIGHT_0,ENUM_STATIC_WEIGHT_4=WEIGHT_0,ENUM_STATIC_WEIGHT_5=WEIGHT_0,ENUM_SYNC_MODE_0=ASYNCHRONOUS,ENUM_SYNC_MODE_1=ASYNCHRONOUS,ENUM_SYNC_MODE_2=ASYNCHRONOUS,ENUM_SYNC_MODE_3=ASYNCHRONOUS,ENUM_SYNC_MODE_4=ASYNCHRONOUS,ENUM_SYNC_MODE_5=ASYNCHRONOUS,ENUM_TEST_MODE=NORMAL_MODE,ENUM_THLD_JAR1_0=THRESHOLD_32,ENUM_THLD_JAR1_1=THRESHOLD_32,ENUM_THLD_JAR1_2=THRESHOLD_32,ENUM_THLD_JAR1_3=THRESHOLD_32,ENUM_THLD_JAR1_4=THRESHOLD_32,ENUM_THLD_JAR1_5=THRESHOLD_32,ENUM_THLD_JAR2_0=THRESHOLD_16,ENUM_THLD_JAR2_1=THRESHOLD_16,ENUM_THLD_JAR2_2=THRESHOLD_16,ENUM_THLD_JAR2_3=THRESHOLD_16,ENUM_THLD_JAR2_4=THRESHOLD_16,ENUM_THLD_JAR2_5=THRESHOLD_16,ENUM_USER_ECC_EN=DISABLE,ENUM_USER_PRIORITY_0=PRIORITY_0,ENUM_USER_PRIORITY_1=PRIORITY_0,ENUM_USER_PRIORITY_2=PRIORITY_0,ENUM_USER_PRIORITY_3=PRIORITY_0,ENUM_USER_PRIORITY_4=PRIORITY_0,ENUM_USER_PRIORITY_5=PRIORITY_0,ENUM_USE_ALMOST_EMPTY_0=EMPTY,ENUM_USE_ALMOST_EMPTY_1=EMPTY,ENUM_USE_ALMOST_EMPTY_2=EMPTY,ENUM_USE_ALMOST_EMPTY_3=EMPTY,ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO0_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO1_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO2_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO3_RDY_ALMOST_FULL=NOT_FULL,ENUM_WRITE_ODT_CHIP=ODT_DISABLED,ENUM_WR_DWIDTH_0=DWIDTH_0,ENUM_WR_DWIDTH_1=DWIDTH_0,ENUM_WR_DWIDTH_2=DWIDTH_0,ENUM_WR_DWIDTH_3=DWIDTH_0,ENUM_WR_DWIDTH_4=DWIDTH_0,ENUM_WR_DWIDTH_5=DWIDTH_0,ENUM_WR_FIFO_IN_USE_0=FALSE,ENUM_WR_FIFO_IN_USE_1=FALSE,ENUM_WR_FIFO_IN_USE_2=FALSE,ENUM_WR_FIFO_IN_USE_3=FALSE,ENUM_WR_PORT_INFO_0=USE_NO,ENUM_WR_PORT_INFO_1=USE_NO,ENUM_WR_PORT_INFO_2=USE_NO,ENUM_WR_PORT_INFO_3=USE_NO,ENUM_WR_PORT_INFO_4=USE_NO,ENUM_WR_PORT_INFO_5=USE_NO,EXPORT_CSR_PORT=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INTG_CYC_TO_RLD_JARS_0=1,INTG_CYC_TO_RLD_JARS_1=1,INTG_CYC_TO_RLD_JARS_2=1,INTG_CYC_TO_RLD_JARS_3=1,INTG_CYC_TO_RLD_JARS_4=1,INTG_CYC_TO_RLD_JARS_5=1,INTG_EXTRA_CTL_CLK_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK=0,INTG_EXTRA_CTL_CLK_ACT_TO_PCH=0,INTG_EXTRA_CTL_CLK_ACT_TO_RDWR=0,INTG_EXTRA_CTL_CLK_ARF_PERIOD=0,INTG_EXTRA_CTL_CLK_ARF_TO_VALID=0,INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID=0,INTG_EXTRA_CTL_CLK_PCH_TO_VALID=0,INTG_EXTRA_CTL_CLK_PDN_PERIOD=0,INTG_EXTRA_CTL_CLK_PDN_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_TO_PCH=0,INTG_EXTRA_CTL_CLK_RD_TO_RD=0,INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_RD_TO_WR=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_BC=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_SRF_TO_VALID=0,INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL=0,INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_WR_TO_PCH=0,INTG_EXTRA_CTL_CLK_WR_TO_RD=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_BC=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_WR_TO_WR=0,INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP=0,INTG_MEM_AUTO_PD_CYCLES=0,INTG_MEM_CLK_ENTRY_CYCLES=10,INTG_MEM_IF_TREFI=3120,INTG_MEM_IF_TRFC=34,INTG_POWER_SAVING_EXIT_CYCLES=5,INTG_RCFG_SUM_WT_PRIORITY_0=0,INTG_RCFG_SUM_WT_PRIORITY_1=0,INTG_RCFG_SUM_WT_PRIORITY_2=0,INTG_RCFG_SUM_WT_PRIORITY_3=0,INTG_RCFG_SUM_WT_PRIORITY_4=0,INTG_RCFG_SUM_WT_PRIORITY_5=0,INTG_RCFG_SUM_WT_PRIORITY_6=0,INTG_RCFG_SUM_WT_PRIORITY_7=0,INTG_SUM_WT_PRIORITY_0=0,INTG_SUM_WT_PRIORITY_1=0,INTG_SUM_WT_PRIORITY_2=0,INTG_SUM_WT_PRIORITY_3=0,INTG_SUM_WT_PRIORITY_4=0,INTG_SUM_WT_PRIORITY_5=0,INTG_SUM_WT_PRIORITY_6=0,INTG_SUM_WT_PRIORITY_7=0,IS_ES_DEVICE=false,LOCAL_CS_WIDTH=0,LOCAL_ID_WIDTH=8,LOW_LATENCY=false,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x000000000000000000,LRDIMM_INT=0,LSB_RFIFO_PORT_0=5,LSB_RFIFO_PORT_1=5,LSB_RFIFO_PORT_2=5,LSB_RFIFO_PORT_3=5,LSB_RFIFO_PORT_4=5,LSB_RFIFO_PORT_5=5,LSB_WFIFO_PORT_0=5,LSB_WFIFO_PORT_1=5,LSB_WFIFO_PORT_2=5,LSB_WFIFO_PORT_3=5,LSB_WFIFO_PORT_4=5,LSB_WFIFO_PORT_5=5,MAX10_CFG=false,MAX_PENDING_RD_CMD=16,MAX_PENDING_WR_CMD=8,MEM_ADD_LAT=0,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_AUTO_PD_CYCLES=0,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=800.0,MEM_CLK_FREQ_MAX=800.0,MEM_CLK_MAX_NS=1.25,MEM_CLK_MAX_PS=1250.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=RZQ/7,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=14,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_RTT_NOM=RZQ/6,MEM_RTT_WR=RZQ/4,MEM_SRT=Normal,MEM_TCL=11,MEM_TDQSCK=1,MEM_TFAW=24,MEM_TFAW_NS=30.0,MEM_TINIT_CK=400000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=28,MEM_TRAS_NS=35.0,MEM_TRC=39,MEM_TRCD=11,MEM_TRCD_NS=13.75,MEM_TREFI=6240,MEM_TREFI_US=7.8,MEM_TRFC=128,MEM_TRFC_NS=160.0,MEM_TRP=11,MEM_TRP_NS=13.75,MEM_TRRD=5,MEM_TRRD_NS=6.0,MEM_TRTP=6,MEM_TRTP_NS=7.5,MEM_TWR=12,MEM_TWR_NS=15.0,MEM_TWTR=4,MEM_TYPE=DDR3,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL=8,MEM_WTCL_INT=8,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=7,MR0_DLL=1,MR0_PD=0,MR0_WR=6,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=1,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=3,MR2_RTT_WR=1,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,MSB_RFIFO_PORT_0=5,MSB_RFIFO_PORT_1=5,MSB_RFIFO_PORT_2=5,MSB_RFIFO_PORT_3=5,MSB_RFIFO_PORT_4=5,MSB_RFIFO_PORT_5=5,MSB_WFIFO_PORT_0=5,MSB_WFIFO_PORT_1=5,MSB_WFIFO_PORT_2=5,MSB_WFIFO_PORT_3=5,MSB_WFIFO_PORT_4=5,MSB_WFIFO_PORT_5=5,MULTICAST_EN=false,NEXTGEN=true,NUM_OF_PORTS=1,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,POWER_OF_TWO_BUS=true,PRE_V_SERIES_FAMILY=false,PRIORITY_PORT=0,1,1,1,1,1,PRIORITY_PORT_0=0,PRIORITY_PORT_1=0,PRIORITY_PORT_2=0,PRIORITY_PORT_3=0,PRIORITY_PORT_4=0,PRIORITY_PORT_5=0,RATE=Quarter,RDBUFFER_ADDR_WIDTH=7,RDIMM=false,RDIMM_CONFIG=0,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=1,SOPC_COMPAT_RESET=false,SPEED_GRADE=2,STARVE_LIMIT=10,SYS_INFO_DEVICE_FAMILY=Stratix V,TG_TEMP_PORT_0=0,TG_TEMP_PORT_1=0,TG_TEMP_PORT_2=0,TG_TEMP_PORT_3=0,TG_TEMP_PORT_4=0,TG_TEMP_PORT_5=0,TIMING_TDH=45,TIMING_TDQSCK=255,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=100,TIMING_TDQSS=0.27,TIMING_TDS=10,TIMING_TDSH=0.18,TIMING_TDSS=0.18,TIMING_TIH=120,TIMING_TIS=170,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRK_PARALLEL_SCC_LOAD=true,USE_AXI_ADAPTOR=false,USE_DQS_TRACKING=true,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_MM_ADAPTOR=true,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SHADOW_REGS=false,VECT_ATTR_COUNTER_ONE_MASK=0,VECT_ATTR_COUNTER_ONE_MATCH=0,VECT_ATTR_COUNTER_ZERO_MASK=0,VECT_ATTR_COUNTER_ZERO_MATCH=0,VECT_ATTR_DEBUG_SELECT_BYTE=0,WEIGHT_PORT=0,0,0,0,0,0,WEIGHT_PORT_0=0,WEIGHT_PORT_1=0,WEIGHT_PORT_2=0,WEIGHT_PORT_3=0,WEIGHT_PORT_4=0,WEIGHT_PORT_5=0,WRBUFFER_ADDR_WIDTH=6)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(alt_mem_ddrx_mm_st_converter:16.1:AVL_ADDR_WIDTH=24,AVL_BYTE_ENABLE=true,AVL_DATA_WIDTH=512,AVL_NUM_SYMBOLS=64,AVL_SIZE_WIDTH=3,AVL_SYMBOL_WIDTH=8,CFG_DWIDTH_RATIO=8,CTL_AUTOPCH_EN=false,CTL_ECC_ENABLED=false,ENABLE_CTRL_AVALON_INTERFACE=true,LOCAL_ID_WIDTH=8,MAX_PENDING_READ_TRANSACTION=32,MULTICAST_EN=false)(clock:16.1:)(clock:16.1:)(reset:16.1:)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:))(altera_mem_if_oct:16.1:CUT_NEW_FAMILY_TIMING=true,DEVICE_FAMILY=Stratix V,DEVICE_FAMILY_PARAM=Stratix V,DISABLE_CHILD_MESSAGING=true,HARD_EMIF=false,HARD_PHY=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,NUM_OCT_SHARING_INTERFACES=1,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PRE_V_SERIES_FAMILY=false,SPEED_GRADE=2,SYS_INFO_DEVICE_FAMILY=Stratix V)(altera_mem_if_pll_bridge:16.1:CORE_PERIPHERY_DUAL_CLOCK=true,CUT_NEW_FAMILY_TIMING=true,DEVICE_FAMILY=Stratix V,DEVICE_FAMILY_PARAM=Stratix V,DISABLE_CHILD_MESSAGING=true,DUPLICATE_PLL_FOR_PHY_CLK=false,HARD_EMIF=false,HARD_PHY=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,NUM_PLL_SHARING_INTERFACES=1,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PRE_V_SERIES_FAMILY=false,RATE=Quarter,SEQUENCER_TYPE=NIOS,SPEED_GRADE=2,SYS_INFO_DEVICE_FAMILY=Stratix V,USE_DR_CLK=false)(altera_mem_if_dll:16.1:ABSTRACT_REAL_COMPARE_TEST=false,CUT_NEW_FAMILY_TIMING=true,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DEVICE_FAMILY=Stratix V,DEVICE_FAMILY_PARAM=Stratix V,DISABLE_CHILD_MESSAGING=true,DLL_DELAY_CTRL_WIDTH=7,DLL_INPUT_FREQUENCY_PS_STR=1250 ps,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,MEM_CLK_FREQ=800.0,NUM_DLL_SHARING_INTERFACES=1,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PRE_V_SERIES_FAMILY=false,SPEED_GRADE=2,SYS_INFO_DEVICE_FAMILY=Stratix V)(clock:16.1:)(reset:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:16.1:)(clock:16.1:)(reset:16.1:)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:16.1:)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)"
   instancePathKey="S5_DDR3_QSYS:.:mem_if_ddr3_emif"
   kind="altera_mem_if_ddr3_emif"
   version="16.1"
   name="S5_DDR3_QSYS_mem_if_ddr3_emif">
  <parameter name="IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS" value="false" />
  <parameter name="VECT_ATTR_COUNTER_ZERO_MATCH" value="0" />
  <parameter name="ENUM_GANGED_ARF" value="DISABLED" />
  <parameter name="LRDIMM_INT" value="0" />
  <parameter name="ENUM_CPORT0_WFIFO_MAP" value="FIFO_0" />
  <parameter name="MAX_LATENCY_COUNT_WIDTH" value="4" />
  <parameter name="MEM_IF_ADDR_WIDTH_MIN" value="13" />
  <parameter name="PLL_AFI_CLK_MULT_PARAM" value="0" />
  <parameter name="MEM_DQS_TO_CLK_CAPTURE_DELAY" value="100" />
  <parameter name="CFG_DATA_REORDERING_TYPE" value="INTER_BANK" />
  <parameter name="MEM_LEVELING" value="true" />
  <parameter name="CV_ENUM_PRIORITY_1_0" value="WEIGHT_0" />
  <parameter name="ENUM_MEM_IF_TRRD" value="TRRD_4" />
  <parameter name="CV_ENUM_PRIORITY_1_2" value="WEIGHT_0" />
  <parameter name="ENUM_ATTR_COUNTER_ZERO_RESET" value="DISABLED" />
  <parameter name="CV_ENUM_PRIORITY_1_1" value="WEIGHT_0" />
  <parameter name="PLL_AFI_HALF_CLK_DIV" value="8000000" />
  <parameter name="MEM_ADD_LAT" value="0" />
  <parameter name="CV_ENUM_PRIORITY_1_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_1_3" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_WR" value="0" />
  <parameter name="CV_ENUM_PRIORITY_1_5" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT" value="0" />
  <parameter name="CTL_RD_TO_RD_EXTRA_CLK" value="0" />
  <parameter name="WEIGHT_PORT" value="0,0,0,0,0,0" />
  <parameter name="ENUM_PORT4_WIDTH" value="PORT_64_BIT" />
  <parameter name="INTG_MEM_IF_TRFC" value="34" />
  <parameter name="MEM_REGDIMM_ENABLED" value="false" />
  <parameter name="PLL_HR_CLK_FREQ" value="400.0" />
  <parameter name="AFI_DQ_WIDTH" value="512" />
  <parameter name="READ_DQ_DQS_CLOCK_SOURCE" value="INVERTED_DQS_BUS" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="AP_MODE_EN" value="0" />
  <parameter name="ENUM_CPORT5_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="CALIB_LFIFO_OFFSET" value="6" />
  <parameter name="INTG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="ENUM_CPORT2_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="VECT_ATTR_COUNTER_ZERO_MASK" value="0" />
  <parameter name="ENABLE_EMIT_BFM_MASTER" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR" value="2500 ps" />
  <parameter name="ALLOCATED_WFIFO_PORT" value="0,None,None,None,None,None" />
  <parameter name="MEM_TRAS_NS" value="35.0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="ENABLE_EXTRA_REPORTING" value="false" />
  <parameter name="IO_DQ_OUT_RESERVE" value="0" />
  <parameter name="IO_DM_OUT_RESERVE" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="CV_ENUM_CPORT2_WFIFO_MAP" value="FIFO_0" />
  <parameter name="INTG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="DELAY_PER_OPA_TAP" value="156" />
  <parameter name="INTG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="ENABLE_BONDING" value="false" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_DEG_SIM" value="45.0" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_WR_BC" value="0" />
  <parameter name="CV_ENUM_PORT1_WIDTH" value="PORT_64_BIT" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP" value="0" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="ENUM_CPORT1_RFIFO_MAP" value="FIFO_0" />
  <parameter name="RDIMM_CONFIG" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="CV_ENUM_CPORT3_RFIFO_MAP" value="FIFO_0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="ENUM_ENABLE_INTR" value="DISABLED" />
  <parameter name="INTG_MEM_AUTO_PD_CYCLES" value="0" />
  <parameter name="AVL_DATA_WIDTH" value="512" />
  <parameter name="PLL_AFI_CLK_MULT_CACHE" value="16000000" />
  <parameter name="MEM_IF_BOARD_BASE_DELAY" value="10" />
  <parameter name="CTL_DYNAMIC_BANK_NUM" value="4" />
  <parameter name="MR1_RDQS" value="0" />
  <parameter name="ENUM_MEM_IF_ROWADDR_WIDTH" value="ADDR_WIDTH_16" />
  <parameter name="PLL_DR_CLK_DIV_CACHE" value="0" />
  <parameter name="MR0_PD" value="0" />
  <parameter name="MEM_VENDOR" value="Micron" />
  <parameter name="MEM_IF_CS_PER_RANK" value="1" />
  <parameter name="CV_PORT_1_CONNECT_TO_AV_PORT" value="1" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_DR_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="TRK_PARALLEL_SCC_LOAD" value="true" />
  <parameter name="CV_ENUM_CPORT1_TYPE" value="DISABLE" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_STR" value="781 ps" />
  <parameter name="ENABLE_LDC_MEM_CK_ADJUSTMENT" value="false" />
  <parameter name="USE_MEM_CLK_FREQ" value="false" />
  <parameter name="CV_MSB_WFIFO_PORT_5" value="5" />
  <parameter name="MEM_DEVICE" value="MISSING_MODEL" />
  <parameter name="CFG_READ_ODT_CHIP" value="0" />
  <parameter name="CV_MSB_WFIFO_PORT_4" value="5" />
  <parameter name="CV_MSB_WFIFO_PORT_3" value="5" />
  <parameter name="IO_DQS_EN_PHASE_MAX" value="7" />
  <parameter name="RDIMM" value="false" />
  <parameter name="ENUM_MEM_IF_COLADDR_WIDTH" value="ADDR_WIDTH_12" />
  <parameter name="PLL_CONFIG_CLK_FREQ" value="25.0" />
  <parameter name="ENABLE_USER_ECC" value="false" />
  <parameter name="PLL_PHASE_COUNTER_WIDTH" value="4" />
  <parameter name="INTG_EXTRA_CTL_CLK_ARF_PERIOD" value="0" />
  <parameter name="MEM_TRC" value="39" />
  <parameter name="AVL_ADDR_WIDTH_PORT_2" value="0" />
  <parameter name="ENUM_PRIORITY_6_4" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID" value="0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_3" value="USE_NO" />
  <parameter name="AVL_ADDR_WIDTH_PORT_1" value="0" />
  <parameter name="ENUM_PRIORITY_6_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_2" value="USE_NO" />
  <parameter name="AVL_ADDR_WIDTH_PORT_0" value="0" />
  <parameter name="ENUM_PRIORITY_6_2" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_5" value="USE_NO" />
  <parameter name="ENUM_PRIORITY_6_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_4" value="USE_NO" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="AFI_CS_WIDTH" value="4" />
  <parameter name="ENUM_PRIORITY_6_0" value="WEIGHT_0" />
  <parameter name="MEM_CK_LDC_ADJUSTMENT_THRESHOLD" value="0" />
  <parameter name="AVL_ADDR_WIDTH_PORT_5" value="0" />
  <parameter name="ENUM_PRIORITY_6_1" value="WEIGHT_0" />
  <parameter name="AVL_ADDR_WIDTH_PORT_4" value="0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_1" value="USE_NO" />
  <parameter name="ENABLE_DELAY_CHAIN_WRITE" value="false" />
  <parameter name="AVL_ADDR_WIDTH_PORT_3" value="0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_0" value="USE_NO" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="CV_MSB_WFIFO_PORT_2" value="5" />
  <parameter name="CV_MSB_WFIFO_PORT_1" value="5" />
  <parameter name="PLL_NIOS_CLK_MULT" value="16000000" />
  <parameter name="ENUM_CPORT4_WFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_MSB_WFIFO_PORT_0" value="5" />
  <parameter name="TG_TEMP_PORT_5" value="0" />
  <parameter name="PLL_P2C_READ_CLK_DIV" value="2000000" />
  <parameter name="TG_TEMP_PORT_3" value="0" />
  <parameter name="TG_TEMP_PORT_4" value="0" />
  <parameter name="TG_TEMP_PORT_1" value="0" />
  <parameter name="TG_TEMP_PORT_2" value="0" />
  <parameter name="MEM_CLK_NS" value="1.25" />
  <parameter name="TG_TEMP_PORT_0" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="NUM_DLL_SHARING_INTERFACES" value="1" />
  <parameter name="ENUM_MEM_IF_BURSTLENGTH" value="MEM_IF_BURSTLENGTH_8" />
  <parameter name="PLL_AFI_CLK_MULT" value="16000000" />
  <parameter name="SKIP_MEM_INIT" value="true" />
  <parameter name="CFG_ENABLE_NO_DM" value="0" />
  <parameter name="PLL_DR_CLK_DIV_PARAM" value="0" />
  <parameter name="MR1_TDQS" value="0" />
  <parameter name="INTG_MEM_CLK_ENTRY_CYCLES" value="10" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DIMM" value="1" />
  <parameter name="CTL_ECC_MULTIPLES_16_24_40_72" value="1" />
  <parameter name="CV_ENUM_RFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="ENUM_MEM_IF_TCWL" value="TCWL_5" />
  <parameter name="DEVICE_FAMILY" value="Stratix V" />
  <parameter name="CTL_ENABLE_BURST_TERMINATE" value="false" />
  <parameter name="REFRESH_BURST_VALIDATION" value="false" />
  <parameter name="DEVICE_FAMILY_PARAM" value="" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID" value="0" />
  <parameter name="ENUM_MEM_IF_TRTP" value="TRTP_4" />
  <parameter name="PLL_WRITE_CLK_PHASE_DEG_SIM" value="135.0" />
  <parameter name="INTG_POWER_SAVING_EXIT_CYCLES" value="5" />
  <parameter name="DELAY_PER_DQS_EN_DCHAIN_TAP" value="11" />
  <parameter name="MEM_IF_ADDR_WIDTH" value="14" />
  <parameter name="PLL_DR_CLK_DIV" value="0" />
  <parameter name="USE_SEQUENCER_BFM" value="false" />
  <parameter name="DELAY_PER_DCHAIN_TAP" value="11" />
  <parameter name="CSR_ADDR_WIDTH" value="8" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_PARAM" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_SRF_TO_VALID" value="0" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_CACHE" value="5000 ps" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE" value="2.174" />
  <parameter name="CV_ENUM_WR_DWIDTH_0" value="DWIDTH_0" />
  <parameter name="CV_ENUM_WR_DWIDTH_1" value="DWIDTH_0" />
  <parameter name="RDIMM_INT" value="0" />
  <parameter name="CV_ENUM_WR_DWIDTH_2" value="DWIDTH_0" />
  <parameter name="CTL_CSR_READ_ONLY" value="1" />
  <parameter name="ENUM_MASK_DBE_INTR" value="DISABLED" />
  <parameter name="CV_ENUM_WR_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="CV_ENUM_WR_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_CACHE" value="0" />
  <parameter name="CV_ENUM_WR_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="READ_VALID_FIFO_SIZE" value="16" />
  <parameter name="DLL_MASTER" value="true" />
  <parameter name="PLL_WRITE_CLK_DIV_PARAM" value="0" />
  <parameter name="AC_ROM_MR0_MIRR" value="0110001101001" />
  <parameter name="MEM_TWTR" value="4" />
  <parameter name="AFI_DEBUG_INFO_WIDTH" value="32" />
  <parameter name="ENUM_ENABLE_BURST_INTERRUPT" value="DISABLED" />
  <parameter name="CV_ENUM_WFIFO2_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="WEIGHT_PORT_2" value="0" />
  <parameter name="WEIGHT_PORT_1" value="0" />
  <parameter name="WEIGHT_PORT_0" value="0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE" value="STRATIXV" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="WEIGHT_PORT_5" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR" value="2500 ps" />
  <parameter name="WEIGHT_PORT_4" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT" value="16000000" />
  <parameter name="WEIGHT_PORT_3" value="0" />
  <parameter name="ENUM_RFIFO2_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="CV_ENUM_ENABLE_BONDING_2" value="DISABLED" />
  <parameter name="ED_EXPORT_SEQ_DEBUG" value="false" />
  <parameter name="CV_ENUM_ENABLE_BONDING_3" value="DISABLED" />
  <parameter name="MEM_TRFC_NS" value="160.0" />
  <parameter name="CV_ENUM_ENABLE_BONDING_4" value="DISABLED" />
  <parameter name="CV_ENUM_ENABLE_BONDING_5" value="DISABLED" />
  <parameter name="FORCED_NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="ENABLE_ISS_PROBES" value="false" />
  <parameter name="MR2_RTT_WR" value="1" />
  <parameter name="ENUM_MEM_IF_TFAW" value="TFAW_16" />
  <parameter name="TIMING_BOARD_TDS_APPLIED" value="0.16" />
  <parameter name="AFI_ODT_WIDTH" value="4" />
  <parameter name="PLL_MASTER" value="true" />
  <parameter name="PLL_CONFIG_CLK_DIV_PARAM" value="0" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="CV_ENUM_ENABLE_BONDING_0" value="DISABLED" />
  <parameter name="PLL_P2C_READ_CLK_FREQ" value="400.0" />
  <parameter name="CV_ENUM_ENABLE_BONDING_1" value="DISABLED" />
  <parameter name="ENUM_WFIFO0_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="DISCRETE_FLY_BY" value="true" />
  <parameter name="QVLD_WR_ADDRESS_OFFSET" value="4" />
  <parameter name="TB_MEM_IF_READ_DQS_WIDTH" value="8" />
  <parameter name="AVL_SYMBOL_WIDTH" value="8" />
  <parameter name="TB_PLL_DLL_MASTER" value="true" />
  <parameter name="MEM_IF_DM_WIDTH" value="8" />
  <parameter name="LOCAL_CS_WIDTH" value="0" />
  <parameter name="CTL_ECC_ENABLED" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="AUTO_POWERDN_EN" value="false" />
  <parameter name="ENUM_WFIFO3_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="ENABLE_ABS_RAM_MEM_INIT" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_PS" value="781" />
  <parameter name="PLL_HR_CLK_DIV_CACHE" value="2000000" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS" value="468" />
  <parameter name="PHY_CLKBUF" value="true" />
  <parameter name="ENABLE_ABS_RAM_INTERNAL" value="false" />
  <parameter name="MAX_PENDING_WR_CMD" value="8" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="ENUM_ATTR_COUNTER_ONE_RESET" value="DISABLED" />
  <parameter name="ENUM_WRITE_ODT_CHIP" value="ODT_DISABLED" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED" value="0.0" />
  <parameter name="MEM_IF_CHIP_BITS" value="1" />
  <parameter name="ENUM_MEM_IF_CS_PER_RANK" value="MEM_IF_CS_PER_RANK_1" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="MEM_IF_CK_WIDTH" value="1" />
  <parameter name="MEM_TCL" value="11" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_CACHE" value="16000000" />
  <parameter name="ENUM_LOCAL_IF_CS_WIDTH" value="ADDR_WIDTH_2" />
  <parameter name="TIMING_TDQSCK" value="255" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="CTL_USR_REFRESH_EN" value="false" />
  <parameter name="ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT" value="false" />
  <parameter name="ENUM_WR_FIFO_IN_USE_3" value="FALSE" />
  <parameter name="ENUM_WR_FIFO_IN_USE_2" value="FALSE" />
  <parameter name="CFG_PORT_WIDTH_READ_ODT_CHIP" value="1" />
  <parameter name="ENUM_WR_FIFO_IN_USE_1" value="FALSE" />
  <parameter name="PLL_WRITE_CLK_FREQ_CACHE" value="800.0" />
  <parameter name="ENUM_WR_FIFO_IN_USE_0" value="FALSE" />
  <parameter name="ENUM_RFIFO1_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="AFI_RATE_RATIO" value="4" />
  <parameter name="ENUM_THLD_JAR2_3" value="THRESHOLD_16" />
  <parameter name="NUM_PLL_SHARING_INTERFACES" value="1" />
  <parameter name="ENUM_THLD_JAR2_4" value="THRESHOLD_16" />
  <parameter name="ENUM_THLD_JAR2_5" value="THRESHOLD_16" />
  <parameter name="AV_PORT_0_CONNECT_TO_CV_PORT" value="0" />
  <parameter name="PLL_MEM_CLK_DIV_CACHE" value="1000000" />
  <parameter name="ENUM_CTL_ECC_RMW_ENABLED" value="CTL_ECC_RMW_DISABLED" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_CACHE" value="2000000" />
  <parameter name="CFG_TCCD_NS" value="2.5" />
  <parameter name="IO_DQS_IN_RESERVE" value="5" />
  <parameter name="AVL_NUM_SYMBOLS" value="64" />
  <parameter name="ENABLE_NIOS_OCI" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM" value="156" />
  <parameter name="FIX_READ_LATENCY" value="8" />
  <parameter name="CTL_OUTPUT_REGD" value="false" />
  <parameter name="CV_PORT_0_CONNECT_TO_AV_PORT" value="0" />
  <parameter name="AC_ROM_USER_ADD_0" value="0_0000_0000_0000" />
  <parameter name="AC_ROM_USER_ADD_1" value="0_0000_0000_1000" />
  <parameter name="PLL_CONFIG_CLK_PHASE_DEG" value="0.0" />
  <parameter name="CTL_CSR_ENABLED" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_PCH" value="0" />
  <parameter name="PLL_CONFIG_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PHY_CSR_ENABLED" value="false" />
  <parameter name="DQ_DDR" value="1" />
  <parameter name="PLL_WRITE_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_WRITE_CLK_PHASE_DEG" value="315.0" />
  <parameter name="MEM_INIT_FILE" value="" />
  <parameter name="NIOS_ROM_DATA_WIDTH" value="32" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="PLL_DR_CLK_MULT_PARAM" value="0" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H" value="0.0" />
  <parameter name="AVL_PORT" value="" />
  <parameter name="TB_RATE" value="QUARTER" />
  <parameter name="REF_CLK_FREQ_CACHE_VALID" value="true" />
  <parameter name="ALLOCATED_RFIFO_PORT" value="0,None,None,None,None,None" />
  <parameter name="MEM_CK_WIDTH" value="1" />
  <parameter name="MEM_ATCL" value="Disabled" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="AC_ROM_MR0_DLL_RESET" value="0110101110000" />
  <parameter name="MEM_TDQSCK" value="1" />
  <parameter name="NUM_EXTRA_REPORT_PATH" value="10" />
  <parameter name="PLL_HR_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR" value="10000 ps" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR" value="2500 ps" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE" value="2500 ps" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_RD" value="0" />
  <parameter name="MEM_WTCL" value="8" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP" value="0" />
  <parameter name="CV_ENUM_CPORT4_RFIFO_MAP" value="FIFO_0" />
  <parameter name="PLL_MEM_CLK_MULT" value="16000000" />
  <parameter name="USE_MEM_CLK_FREQ_CACHE" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="MEM_IF_CS_PER_DIMM" value="1" />
  <parameter name="PLL_HR_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY" value="STRATIXV" />
  <parameter name="CTL_ECC_CSR_ENABLED" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_PARAM" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP" value="0" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED" value="0.0" />
  <parameter name="MEM_AUTO_PD_CYCLES" value="0" />
  <parameter name="CV_ENUM_CPORT3_TYPE" value="DISABLE" />
  <parameter name="AVL_DATA_WIDTH_PORT" value="32,32,32,32,32,32" />
  <parameter name="PLL_WRITE_CLK_DIV" value="1000000" />
  <parameter name="CALIB_VFIFO_OFFSET" value="29" />
  <parameter name="CTL_ECC_MULTIPLES_40_72" value="1" />
  <parameter name="MSB_RFIFO_PORT_2" value="5" />
  <parameter name="MSB_RFIFO_PORT_3" value="5" />
  <parameter name="MSB_RFIFO_PORT_4" value="5" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_PARAM" value="0" />
  <parameter name="MSB_RFIFO_PORT_5" value="5" />
  <parameter name="CV_ENUM_PORT5_WIDTH" value="PORT_64_BIT" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED" value="0.0" />
  <parameter name="MEM_DRV_STR" value="RZQ/7" />
  <parameter name="MEM_TREFI" value="6240" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="NUM_SUBGROUP_PER_READ_DQS" value="1" />
  <parameter name="TIMING_BOARD_AC_SKEW" value="0.05" />
  <parameter name="MSB_RFIFO_PORT_0" value="5" />
  <parameter name="PLL_AFI_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="MEM_TRP_NS" value="13.75" />
  <parameter name="MSB_RFIFO_PORT_1" value="5" />
  <parameter name="QVLD_EXTRA_FLOP_STAGES" value="3" />
  <parameter name="INCLUDE_MULTIRANK_BOARD_DELAY_MODEL" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="CTL_HRB_ENABLED" value="false" />
  <parameter name="FORCE_SEQUENCER_TCL_DEBUG_MODE" value="false" />
  <parameter name="PLL_WRITE_CLK_FREQ" value="800.0" />
  <parameter name="EXTRA_SETTINGS" value="" />
  <parameter name="ENUM_MMR_CFG_MEM_BL" value="MP_BL_8" />
  <parameter name="PLL_DR_CLK_FREQ_STR" value="" />
  <parameter name="MEM_IF_CS_WIDTH" value="1" />
  <parameter name="CV_ENUM_WR_PORT_INFO_1" value="USE_NO" />
  <parameter name="STARVE_LIMIT" value="10" />
  <parameter name="PLL_NIOS_CLK_FREQ_CACHE" value="100.0" />
  <parameter name="CV_ENUM_WR_PORT_INFO_2" value="USE_NO" />
  <parameter name="CV_ENUM_WR_PORT_INFO_3" value="USE_NO" />
  <parameter name="CFG_PORT_WIDTH_WRITE_ODT_CHIP" value="1" />
  <parameter name="CV_ENUM_WR_PORT_INFO_4" value="USE_NO" />
  <parameter name="PLL_DR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="CV_ENUM_WR_PORT_INFO_0" value="USE_NO" />
  <parameter name="DUPLICATE_PLL_FOR_PHY_CLK" value="false" />
  <parameter name="SEQUENCER_TYPE_CACHE" value="NIOS" />
  <parameter name="CTL_USR_REFRESH" value="0" />
  <parameter name="AV_PORT_2_CONNECT_TO_CV_PORT" value="2" />
  <parameter name="PLL_MEM_CLK_FREQ_CACHE" value="800.0" />
  <parameter name="CV_ENUM_WR_PORT_INFO_5" value="USE_NO" />
  <parameter name="CORE_PERIPHERY_DUAL_CLOCK" value="true" />
  <parameter name="MR0_BT" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_DEG" value="225.0" />
  <parameter name="INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL" value="0" />
  <parameter name="MR1_AL" value="0" />
  <parameter name="DQS_PHASE_SHIFT" value="9000" />
  <parameter name="MR0_BL" value="1" />
  <parameter name="DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG" value="false" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN" value="0.06" />
  <parameter name="MEM_TRCD" value="11" />
  <parameter name="MEM_IF_WR_TO_RD_TURNAROUND_OCT" value="3" />
  <parameter name="MAX_PENDING_RD_CMD" value="16" />
  <parameter name="PLL_NIOS_CLK_MULT_CACHE" value="16000000" />
  <parameter name="REGISTER_C2P" value="true" />
  <parameter name="MEM_WTCL_INT" value="8" />
  <parameter name="MEM_IF_ROW_ADDR_WIDTH" value="14" />
  <parameter name="DQS_EN_DELAY_MAX" value="127" />
  <parameter name="ENUM_CPORT1_TYPE" value="DISABLE" />
  <parameter name="ENABLE_NIOS_PRINTF_OUTPUT" value="false" />
  <parameter name="CORE_DEBUG_CONNECTION" value="EXPORT" />
  <parameter name="REF_CLK_FREQ" value="50.0" />
  <parameter name="AV_PORT_5_CONNECT_TO_CV_PORT" value="5" />
  <parameter name="LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE" value="0" />
  <parameter name="PLL_NIOS_CLK_DIV" value="8000000" />
  <parameter name="MR0_DLL" value="1" />
  <parameter name="FORCE_SHADOW_REGS" value="AUTO" />
  <parameter name="PINGPONGPHY_EN" value="false" />
  <parameter name="CFG_WRITE_ODT_CHIP" value="1" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_5" value="2" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR" value="5000 ps" />
  <parameter name="MR2_ASR" value="0" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_3" value="2" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_4" value="2" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_1" value="2" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_2" value="2" />
  <parameter name="MR2_CWL" value="3" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_0" value="2" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV" value="2000000" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <parameter name="MEM_IF_LRDIMM_RM" value="0" />
  <parameter name="VECT_ATTR_COUNTER_ONE_MATCH" value="0" />
  <parameter name="ENUM_PRIORITY_1_5" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_1" value="WEIGHT_0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="ENUM_PRIORITY_1_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RFIFO1_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="DUPLICATE_AC" value="false" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_5" value="2" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_1" value="2" />
  <parameter name="DUAL_WRITE_CLOCK" value="true" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_2" value="2" />
  <parameter name="AC_ROM_MR1_MIRR" value="0000000100110" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_3" value="2" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_4" value="2" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED" value="0.0" />
  <parameter name="CFG_POWER_SAVING_EXIT_CYCLES" value="5" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_0" value="2" />
  <parameter name="CV_PORT_2_CONNECT_TO_AV_PORT" value="2" />
  <parameter name="ENABLE_CTRL_AVALON_INTERFACE" value="true" />
  <parameter name="PHY_CSR_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="AUTO_PD_CYCLES" value="0" />
  <parameter name="REF_CLK_FREQ_PARAM_VALID" value="false" />
  <parameter name="ENUM_CPORT5_TYPE" value="DISABLE" />
  <parameter name="PLL_MEM_CLK_DIV_PARAM" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_PDN_PERIOD" value="0" />
  <parameter name="AFI_BANKADDR_WIDTH" value="12" />
  <parameter name="CV_ENUM_CPORT0_TYPE" value="DISABLE" />
  <parameter name="PLL_HR_CLK_FREQ_CACHE" value="400.0" />
  <parameter name="ENUM_THLD_JAR2_0" value="THRESHOLD_16" />
  <parameter name="CTL_DEEP_POWERDN_EN" value="false" />
  <parameter name="CTL_TBP_NUM" value="4" />
  <parameter name="ENUM_THLD_JAR2_1" value="THRESHOLD_16" />
  <parameter name="MEM_COL_ADDR_WIDTH" value="10" />
  <parameter name="ENUM_THLD_JAR2_2" value="THRESHOLD_16" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE_APPLIED" value="1.0" />
  <parameter name="CTL_ENABLE_BURST_TERMINATE_INT" value="false" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_CACHE" value="2500 ps" />
  <parameter name="CFG_ECC_DECODER_REG" value="0" />
  <parameter name="CTL_ENABLE_BURST_INTERRUPT_INT" value="false" />
  <parameter name="REF_CLK_FREQ_CACHE" value="50.0" />
  <parameter name="TRACKING_ERROR_TEST" value="false" />
  <parameter name="PLL_MEM_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="REF_CLK_FREQ_STR" value="50.0 MHz" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_STR" value="" />
  <parameter name="PLL_MEM_CLK_FREQ" value="800.0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_CLK_FREQ_MAX" value="800.0" />
  <parameter name="MR1_RTT" value="3" />
  <parameter name="READ_FIFO_HALF_RATE" value="false" />
  <parameter name="AC_ROM_MR0_DLL_RESET_MIRR" value="0110011101000" />
  <parameter name="CTL_DYNAMIC_BANK_ALLOCATION" value="false" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE_CACHE" value="0.0" />
  <parameter name="CSR_DATA_WIDTH" value="32" />
  <parameter name="MEM_DLL_EN" value="true" />
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="PRE_V_SERIES_FAMILY" value="false" />
  <parameter name="USE_MM_ADAPTOR" value="true" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="CV_ENUM_PRIORITY_6_1" value="WEIGHT_0" />
  <parameter name="ALTMEMPHY_COMPATIBLE_MODE" value="false" />
  <parameter name="CV_ENUM_PRIORITY_6_0" value="WEIGHT_0" />
  <parameter name="IO_OUT2_DELAY_MAX" value="63" />
  <parameter name="DELAYED_CLOCK_PHASE_SETTING" value="2" />
  <parameter name="PLL_MEM_CLK_MULT_CACHE" value="16000000" />
  <parameter name="USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE" value="false" />
  <parameter name="ENABLE_EXPORT_SEQ_DEBUG_BRIDGE" value="false" />
  <parameter name="HCX_COMPAT_MODE" value="false" />
  <parameter name="MEM_IF_DQSN_EN" value="true" />
  <parameter name="ENUM_WFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="AC_ROM_MR0" value="0110001110001" />
  <parameter name="PLL_NIOS_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_TRAS" value="28" />
  <parameter name="PLL_CONFIG_CLK_FREQ_CACHE" value="25.0" />
  <parameter name="ENUM_ECC_DQ_WIDTH" value="ECC_DQ_WIDTH_0" />
  <parameter name="CTL_ECC_AUTO_CORRECTION_ENABLED" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP" value="0" />
  <parameter name="MEM_TINIT_US" value="500" />
  <parameter name="CTL_SELF_REFRESH" value="0" />
  <parameter name="ENUM_MEM_IF_TWTR" value="TWTR_4" />
  <parameter name="CALIBRATION_MODE" value="Skip" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_5" value="DISABLED" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_4" value="DISABLED" />
  <parameter name="ABSTRACT_REAL_COMPARE_TEST" value="false" />
  <parameter name="ENUM_USER_ECC_EN" value="DISABLE" />
  <parameter name="PLL_MEM_CLK_DIV" value="1000000" />
  <parameter name="OCT_SHARING_MODE" value="None" />
  <parameter name="AC_ROM_MR2" value="0001000011000" />
  <parameter name="AC_ROM_MR1" value="0000001000110" />
  <parameter name="PLL_AFI_PHY_CLK_DIV" value="0" />
  <parameter name="AC_ROM_MR3" value="0000000000000" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_PCH" value="0" />
  <parameter name="USE_HARD_READ_FIFO" value="true" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_STR" value="468 ps" />
  <parameter name="INTG_EXTRA_CTL_CLK_PCH_TO_VALID" value="0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_STR" value="400.0 MHz" />
  <parameter name="ENUM_CFG_BURST_LENGTH" value="BL_8" />
  <parameter name="MEM_IF_CLK_PAIR_COUNT" value="1" />
  <parameter name="CV_ENUM_PRIORITY_6_3" value="WEIGHT_0" />
  <parameter name="PHY_VERSION_NUMBER" value="161" />
  <parameter name="CV_ENUM_PRIORITY_6_2" value="WEIGHT_0" />
  <parameter name="MEM_BANKADDR_WIDTH" value="3" />
  <parameter name="CV_ENUM_PRIORITY_6_5" value="WEIGHT_0" />
  <parameter name="TIMING_BOARD_TIH_APPLIED" value="0.22" />
  <parameter name="CV_ENUM_PRIORITY_6_4" value="WEIGHT_0" />
  <parameter name="MEM_SRT" value="Normal" />
  <parameter name="MEM_NUMBER_OF_DIMMS" value="1" />
  <parameter name="MEM_IF_READ_DQS_WIDTH" value="8" />
  <parameter name="PLL_WRITE_CLK_MULT_CACHE" value="16000000" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_1" value="DISABLED" />
  <parameter name="EXTRA_VFIFO_SHIFT" value="0" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_0" value="DISABLED" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_3" value="DISABLED" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_2" value="DISABLED" />
  <parameter name="CFG_TYPE" value="2" />
  <parameter name="ENUM_CLR_INTR" value="NO_CLR_INTR" />
  <parameter name="ENUM_CPORT3_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_AFI_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_CLK_PARAM_VALID" value="false" />
  <parameter name="DELAY_CHAIN_LENGTH" value="8" />
  <parameter name="PLL_WRITE_CLK_DIV_CACHE" value="1000000" />
  <parameter name="CV_ENUM_PRIORITY_4_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_4_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_4_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_4_2" value="WEIGHT_0" />
  <parameter name="PLL_AFI_PHY_CLK_MULT" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID" value="0" />
  <parameter name="ENUM_PRIORITY_5_5" value="WEIGHT_0" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="ENUM_PRIORITY_5_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_1" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_2" value="WEIGHT_0" />
  <parameter name="PLL_DR_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="ENUM_PRIORITY_5_0" value="WEIGHT_0" />
  <parameter name="CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK" value="0" />
  <parameter name="AV_PORT_1_CONNECT_TO_CV_PORT" value="1" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="CV_PORT_5_CONNECT_TO_AV_PORT" value="5" />
  <parameter name="CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK" value="0" />
  <parameter name="MEM_TMRD_CK" value="4" />
  <parameter name="CFG_INTERFACE_WIDTH" value="64" />
  <parameter name="IO_OUT1_DELAY_MAX" value="63" />
  <parameter name="DEVICE_DEPTH" value="1" />
  <parameter name="HR_DDIO_OUT_HAS_THREE_REGS" value="false" />
  <parameter name="CV_ENUM_RFIFO2_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT" value="16000000" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE" value="2500 ps" />
  <parameter name="ABS_RAM_MEM_INIT_FILENAME" value="meminit" />
  <parameter name="PLL_WRITE_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="ENUM_MASK_CORR_DROPPED_INTR" value="DISABLED" />
  <parameter name="AC_PACKAGE_DESKEW" value="true" />
  <parameter name="ENUM_ATTR_STATIC_CONFIG_VALID" value="DISABLED" />
  <parameter name="CTL_ENABLE_WDATA_PATH_LATENCY" value="false" />
  <parameter name="ENUM_CLOCK_OFF_2" value="DISABLED" />
  <parameter name="ENUM_CLOCK_OFF_1" value="DISABLED" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_STR" value="400.0 MHz" />
  <parameter name="PLL_HR_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="ENUM_CLOCK_OFF_0" value="DISABLED" />
  <parameter name="SEQ_BURST_COUNT_WIDTH" value="0" />
  <parameter name="CFG_BURST_LENGTH" value="8" />
  <parameter name="ENUM_CLOCK_OFF_5" value="DISABLED" />
  <parameter name="ENUM_CLOCK_OFF_4" value="DISABLED" />
  <parameter name="ENUM_CLOCK_OFF_3" value="DISABLED" />
  <parameter name="PHY_ONLY" value="false" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="PRIORITY_PORT" value="0,1,1,1,1,1" />
  <parameter name="PLL_HR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="PERFORM_READ_AFTER_WRITE_CALIBRATION" value="true" />
  <parameter name="TRFC" value="350" />
  <parameter name="IO_STANDARD" value="SSTL-15" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR" value="156 ps" />
  <parameter name="INCLUDE_BOARD_DELAY_MODEL" value="false" />
  <parameter name="CV_ENUM_PRIORITY_4_5" value="WEIGHT_0" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="SPEED_GRADE_CACHE" value="2" />
  <parameter name="CV_ENUM_PRIORITY_4_4" value="WEIGHT_0" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_FREQ_CACHE" value="200.0" />
  <parameter name="READ_FIFO_SIZE" value="8" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="TB_MEM_IF_DQ_WIDTH" value="64" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ" value="400.0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE" value="469 ps" />
  <parameter name="NEGATIVE_WRITE_CK_PHASE" value="true" />
  <parameter name="CFG_MEM_CLK_ENTRY_CYCLES" value="40" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="PLL_DR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="CV_ENUM_RFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="WRBUFFER_ADDR_WIDTH" value="6" />
  <parameter name="ENUM_CFG_INTERFACE_WIDTH" value="DWIDTH_32" />
  <parameter name="ENUM_WFIFO1_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="MEM_ATCL_INT" value="0" />
  <parameter name="ENUM_WFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS" value="0.14" />
  <parameter name="PLL_CONFIG_CLK_FREQ_STR" value="25.0 MHz" />
  <parameter name="CV_ENUM_CPORT4_TYPE" value="DISABLE" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_CACHE" value="400.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="TIMING_TDSS" value="0.18" />
  <parameter name="CV_ENUM_PRIORITY_2_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_2_0" value="WEIGHT_0" />
  <parameter name="CSR_BE_WIDTH" value="4" />
  <parameter name="CV_ENUM_PRIORITY_2_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_2_2" value="WEIGHT_0" />
  <parameter name="PLL_LOCATION" value="Left_Right" />
  <parameter name="CV_ENUM_PRIORITY_2_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_2_4" value="WEIGHT_0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_STR" value="1093 ps" />
  <parameter name="MEM_TRTP_NS" value="7.5" />
  <parameter name="CV_CPORT_TYPE_PORT_2" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_3" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_0" value="0" />
  <parameter name="PLL_SHARING_MODE" value="None" />
  <parameter name="CV_CPORT_TYPE_PORT_1" value="0" />
  <parameter name="PLL_DR_CLK_MULT_CACHE" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_4" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_5" value="0" />
  <parameter name="ENUM_PRIORITY_3_5" value="WEIGHT_0" />
  <parameter name="MEM_CLK_TO_DQS_CAPTURE_DELAY" value="100000" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="AP_MODE" value="false" />
  <parameter name="ENUM_PRIORITY_3_3" value="WEIGHT_0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="ENUM_PRIORITY_3_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_3_1" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_3_2" value="WEIGHT_0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_STR" value="100.0 MHz" />
  <parameter name="ENUM_PRIORITY_3_0" value="WEIGHT_0" />
  <parameter name="ENABLE_CSR_SOFT_RESET_REQ" value="false" />
  <parameter name="ENUM_MEM_IF_MEMTYPE" value="DDR3_SDRAM" />
  <parameter name="MEM_PD" value="DLL off" />
  <parameter name="MAX10_RTL_SEQ" value="false" />
  <parameter name="TIMING_TDSH" value="0.18" />
  <parameter name="CTL_AUTOPCH_EN" value="false" />
  <parameter name="ENUM_PDN_EXIT_CYCLES" value="SLOW_EXIT" />
  <parameter name="REF_CLK_FREQ_MAX_CACHE" value="800.0" />
  <parameter name="INTG_EXTRA_CTL_CLK_PDN_TO_VALID" value="0" />
  <parameter name="ADVERTIZE_SEQUENCER_SW_BUILD_FILES" value="false" />
  <parameter name="MEM_DQ_WIDTH" value="64" />
  <parameter name="MAKE_INTERNAL_NIOS_VISIBLE" value="false" />
  <parameter name="TIMING_BOARD_DERATE_METHOD" value="AUTO" />
  <parameter name="ENUM_CFG_SELF_RFSH_EXIT_CYCLES" value="" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_CACHE" value="400.0" />
  <parameter name="PLL_P2C_READ_CLK_MULT_CACHE" value="16000000" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="ENUM_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="FLY_BY" value="true" />
  <parameter name="ENUM_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="TIMING_TQSH" value="0.4" />
  <parameter name="CV_ENUM_CPORT4_WFIFO_MAP" value="FIFO_0" />
  <parameter name="LSB_RFIFO_PORT_0" value="5" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ" value="0.0" />
  <parameter name="AFI_CLK_PAIR_COUNT" value="1" />
  <parameter name="HARD_EMIF" value="false" />
  <parameter name="LSB_RFIFO_PORT_5" value="5" />
  <parameter name="LSB_RFIFO_PORT_3" value="5" />
  <parameter name="LSB_RFIFO_PORT_4" value="5" />
  <parameter name="LSB_RFIFO_PORT_1" value="5" />
  <parameter name="CV_ENUM_CPORT5_RFIFO_MAP" value="FIFO_0" />
  <parameter name="LSB_RFIFO_PORT_2" value="5" />
  <parameter name="ENABLE_LARGE_RW_MGR_DI_BUFFER" value="false" />
  <parameter name="MEM_CLK_MAX_NS" value="1.25" />
  <parameter name="REF_CLK_FREQ_MAX_PARAM" value="0.0" />
  <parameter name="PLL_AFI_CLK_DIV_PARAM" value="0" />
  <parameter name="CALIB_REG_WIDTH" value="8" />
  <parameter name="DWIDTH_RATIO" value="8" />
  <parameter name="INTG_MEM_IF_TREFI" value="3120" />
  <parameter name="CFG_CLR_INTR" value="0" />
  <parameter name="ENABLE_ABSTRACT_RAM" value="false" />
  <parameter name="ENUM_CPORT3_RFIFO_MAP" value="FIFO_0" />
  <parameter name="PLL_HR_CLK_PHASE_PS" value="0" />
  <parameter name="ENUM_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="ENUM_ENABLE_NO_DM" value="DISABLED" />
  <parameter name="ENUM_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="MEM_TINIT_CK" value="400000" />
  <parameter name="ENUM_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="ENUM_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="AC_ROM_MR1_OCD_ENABLE" value="" />
  <parameter name="IO_DQS_OUT_RESERVE" value="20" />
  <parameter name="MEM_IF_SIM_VALID_WINDOW" value="0" />
  <parameter name="PLL_NIOS_CLK_FREQ_STR" value="100.0 MHz" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE" value="2.174" />
  <parameter name="MEM_BL" value="OTF" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_0" value="PRIORITY_0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_1" value="PRIORITY_0" />
  <parameter name="PLL_AFI_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_CACHE" value="781" />
  <parameter name="ENUM_USER_PRIORITY_2" value="PRIORITY_0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="USE_FAKE_PHY_INTERNAL" value="false" />
  <parameter name="MEM_BT" value="Sequential" />
  <parameter name="ENUM_USER_PRIORITY_1" value="PRIORITY_0" />
  <parameter name="ENUM_USER_PRIORITY_4" value="PRIORITY_0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="CONTROLLER_LATENCY" value="5" />
  <parameter name="MEM_TRTP" value="6" />
  <parameter name="ENUM_USER_PRIORITY_3" value="PRIORITY_0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="TREFI" value="35100" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="ENUM_USER_PRIORITY_0" value="PRIORITY_0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="PLL_AFI_CLK_DIV_CACHE" value="4000000" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_CACHE" value="8000000" />
  <parameter name="MEM_DQ_PER_DQS" value="8" />
  <parameter name="CV_ENUM_PRIORITY_0_1" value="WEIGHT_0" />
  <parameter name="ENUM_CTL_REGDIMM_ENABLED" value="REGDIMM_DISABLED" />
  <parameter name="CV_ENUM_PRIORITY_0_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_0_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_0_2" value="WEIGHT_0" />
  <parameter name="ENABLE_BURST_MERGE" value="false" />
  <parameter name="DQS_DELAY_CHAIN_PHASE_SETTING" value="2" />
  <parameter name="CV_ENUM_PRIORITY_0_5" value="WEIGHT_0" />
  <parameter name="ENUM_USER_PRIORITY_5" value="PRIORITY_0" />
  <parameter name="CV_ENUM_PRIORITY_0_4" value="WEIGHT_0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_DEG" value="0.0" />
  <parameter name="ENUM_CPORT2_WFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_2" value="PRIORITY_0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_3" value="PRIORITY_0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_4" value="PRIORITY_0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_5" value="PRIORITY_0" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DQS" value="0.1" />
  <parameter name="CV_ENUM_CPORT5_TYPE" value="DISABLE" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_CACHE" value="10000 ps" />
  <parameter name="ENUM_ENABLE_BURST_TERMINATE" value="DISABLED" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="CTL_ENABLE_BURST_INTERRUPT" value="false" />
  <parameter name="VECT_ATTR_DEBUG_SELECT_BYTE" value="0" />
  <parameter name="CV_PORT_4_CONNECT_TO_AV_PORT" value="4" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_PARAM" value="0" />
  <parameter name="CTL_LOOK_AHEAD_DEPTH" value="4" />
  <parameter name="DEVICE_WIDTH" value="1" />
  <parameter name="SOPC_COMPAT_RESET" value="false" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE" value="4.348" />
  <parameter name="PLL_HR_CLK_FREQ_STR" value="400.0 MHz" />
  <parameter name="ENABLE_MAX_SIZE_SEQ_MEM" value="false" />
  <parameter name="AFI_CONTROL_WIDTH" value="4" />
  <parameter name="ENUM_ENABLE_PIPELINEGLOBAL" value="DISABLED" />
  <parameter name="COMMAND_PHASE_CACHE" value="0.0" />
  <parameter name="PLL_HR_CLK_DIV" value="2000000" />
  <parameter name="REF_CLK_FREQ_MIN_CACHE" value="5.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_CACHE" value="16000000" />
  <parameter name="MEM_VOLTAGE" value="1.5V DDR3" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="MEM_IF_DM_PINS_EN" value="true" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="IO_DQS_EN_DELAY_OFFSET" value="128" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="ENUM_RD_DWIDTH_0" value="DWIDTH_0" />
  <parameter name="ENUM_RD_DWIDTH_1" value="DWIDTH_0" />
  <parameter name="USER_DEBUG_LEVEL" value="0" />
  <parameter name="ENUM_RD_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_CACHE" value="400.0" />
  <parameter name="ENUM_RD_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="ENUM_RD_DWIDTH_2" value="DWIDTH_0" />
  <parameter name="ENUM_RD_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="ENUM_SINGLE_READY_3" value="CONCATENATE_RDY" />
  <parameter name="TIMING_BOARD_AC_TO_CK_SKEW" value="0.012" />
  <parameter name="ENUM_SINGLE_READY_1" value="CONCATENATE_RDY" />
  <parameter name="ENUM_SINGLE_READY_2" value="CONCATENATE_RDY" />
  <parameter name="ENUM_WFIFO2_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_GEN_DBE" value="GEN_DBE_DISABLED" />
  <parameter name="ENUM_SINGLE_READY_0" value="CONCATENATE_RDY" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="DATA_RATE_RATIO" value="2" />
  <parameter name="ADD_EXTERNAL_SEQ_DEBUG_NIOS" value="false" />
  <parameter name="ENUM_ENABLE_DQS_TRACKING" value="DISABLED" />
  <parameter name="ENUM_ENABLE_BONDING_3" value="DISABLED" />
  <parameter name="ENUM_ENABLE_BONDING_2" value="DISABLED" />
  <parameter name="ENUM_ENABLE_BONDING_5" value="DISABLED" />
  <parameter name="ENUM_MEM_IF_TCL" value="TCL_6" />
  <parameter name="ENUM_ENABLE_BONDING_4" value="DISABLED" />
  <parameter name="CV_ENUM_USER_PRIORITY_5" value="PRIORITY_0" />
  <parameter name="CV_ENUM_CPORT1_RFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_ENUM_USER_PRIORITY_4" value="PRIORITY_0" />
  <parameter name="CV_ENUM_USER_PRIORITY_3" value="PRIORITY_0" />
  <parameter name="DQS_DQSN_MODE" value="DIFFERENTIAL" />
  <parameter name="LOW_LATENCY" value="false" />
  <parameter name="ENUM_ENABLE_BONDING_1" value="DISABLED" />
  <parameter name="CV_ENUM_USER_PRIORITY_2" value="PRIORITY_0" />
  <parameter name="ENUM_ENABLE_BONDING_0" value="DISABLED" />
  <parameter name="CV_ENUM_USER_PRIORITY_1" value="PRIORITY_0" />
  <parameter name="CV_ENUM_USER_PRIORITY_0" value="PRIORITY_0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_DEG" value="0.0" />
  <parameter name="ENUM_MEM_IF_DQ_PER_CHIP" value="MEM_IF_DQ_PER_CHIP_8" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_STR" value="400.0 MHz" />
  <parameter name="ENUM_RFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="PLL_WRITE_CLK_FREQ_STR" value="800.0 MHz" />
  <parameter name="RATE" value="Quarter" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="MR1_WL" value="0" />
  <parameter name="POWER_OF_TWO_BUS" value="true" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="MR3_MPR_RF" value="0" />
  <parameter name="MEM_IF_CONTROL_WIDTH" value="1" />
  <parameter name="DEBUG_MODE" value="false" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="MEM_RTT_WR" value="RZQ/4" />
  <parameter name="NUM_WRITE_PATH_FLOP_STAGES" value="0" />
  <parameter name="CFG_STARVE_LIMIT" value="10" />
  <parameter name="FORCE_SYNTHESIS_LANGUAGE" value="" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_ACT" value="0" />
  <parameter name="ENUM_PRIORITY_7_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_7_4" value="WEIGHT_0" />
  <parameter name="MEM_CLK_MAX_PS" value="1250.0" />
  <parameter name="ENUM_PRIORITY_7_1" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_7_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_7_0" value="WEIGHT_0" />
  <parameter name="MEM_IF_NUMBER_OF_RANKS" value="1" />
  <parameter name="HCX_COMPAT_MODE_CACHE" value="false" />
  <parameter name="PLL_P2C_READ_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE" value="156 ps" />
  <parameter name="MEM_IF_RD_TO_WR_TURNAROUND_OCT" value="2" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2_H2" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE" value="2500 ps" />
  <parameter name="EXPORT_AFI_HALF_CLK" value="false" />
  <parameter name="ENUM_WR_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="MEM_BURST_LENGTH" value="8" />
  <parameter name="ENUM_WR_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="ENUM_WR_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="ENUM_WR_DWIDTH_0" value="DWIDTH_0" />
  <parameter name="PLL_AFI_CLK_FREQ_STR" value="200.0 MHz" />
  <parameter name="IO_DQDQS_OUT_PHASE_MAX" value="21" />
  <parameter name="MEM_TRRD" value="5" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="ENUM_WR_DWIDTH_2" value="DWIDTH_0" />
  <parameter name="ENUM_WR_DWIDTH_1" value="DWIDTH_0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="REFRESH_INTERVAL" value="15000" />
  <parameter name="ENUM_PRIORITY_7_5" value="WEIGHT_0" />
  <parameter name="MEM_INIT_EN" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_PCH" value="0" />
  <parameter name="ADDR_RATE_RATIO" value="1" />
  <parameter name="TIMING_BOARD_TDH_APPLIED" value="0.145" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE" value="40000 ps" />
  <parameter name="CFG_SELF_RFSH_EXIT_CYCLES" value="512" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR" value="469 ps" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="CTL_REGDIMM_ENABLED" value="false" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="CV_LSB_WFIFO_PORT_1" value="5" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="CV_LSB_WFIFO_PORT_0" value="5" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_0" value="0" />
  <parameter name="CV_ENUM_WFIFO1_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_GEN_SBE" value="GEN_SBE_DISABLED" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="ENUM_ENABLE_BONDING_WRAPBACK" value="DISABLED" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_2" value="0" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_1" value="0" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="MEM_RANK_MULTIPLICATION_FACTOR" value="1" />
  <parameter name="DQ_INPUT_REG_USE_CLKN" value="false" />
  <parameter name="ENUM_THLD_JAR1_4" value="THRESHOLD_32" />
  <parameter name="MEM_RTT_NOM" value="RZQ/6" />
  <parameter name="ENUM_THLD_JAR1_5" value="THRESHOLD_32" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_4" value="0" />
  <parameter name="PLL_CONFIG_CLK_MULT" value="16000000" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_3" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_5" value="0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS" value="1093" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX" value="1.29" />
  <parameter name="AFI_WRANK_WIDTH" value="32" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="LRDIMM" value="false" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM" value="469" />
  <parameter name="MR1_DLL" value="0" />
  <parameter name="CFG_ADDR_ORDER" value="0" />
  <parameter name="TIMING_BOARD_DQ_TO_DQS_SKEW" value="0.002" />
  <parameter name="FORCE_MAX_LATENCY_COUNT_WIDTH" value="0" />
  <parameter name="ENUM_WR_PORT_INFO_0" value="USE_NO" />
  <parameter name="CTL_ODT_ENABLED" value="true" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="SEQUENCER_TYPE" value="NIOS" />
  <parameter name="ENUM_WR_PORT_INFO_5" value="USE_NO" />
  <parameter name="MEM_IF_CLK_EN_WIDTH" value="1" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="ENUM_WR_PORT_INFO_1" value="USE_NO" />
  <parameter name="ENUM_WR_PORT_INFO_2" value="USE_NO" />
  <parameter name="ENUM_WR_PORT_INFO_3" value="USE_NO" />
  <parameter name="VFIFO_AS_SHIFT_REG" value="true" />
  <parameter name="ENUM_WR_PORT_INFO_4" value="USE_NO" />
  <parameter name="MEM_ROW_ADDR_WIDTH" value="14" />
  <parameter name="ENUM_THLD_JAR1_0" value="THRESHOLD_32" />
  <parameter name="ENUM_THLD_JAR1_1" value="THRESHOLD_32" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS" value="0" />
  <parameter name="ENUM_THLD_JAR1_2" value="THRESHOLD_32" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="ENUM_THLD_JAR1_3" value="THRESHOLD_32" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="DLL_SHARING_MODE" value="None" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="ENUM_CPORT2_TYPE" value="DISABLE" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="ENUM_ENABLE_ATPG" value="DISABLED" />
  <parameter name="PLL_DR_CLK_MULT" value="0" />
  <parameter name="USE_USER_RDIMM_VALUE" value="false" />
  <parameter name="MEM_FORMAT" value="UNBUFFERED" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE_APPLIED" value="1.0" />
  <parameter name="CONTROLLER_TYPE" value="nextgen_v110" />
  <parameter name="AFI_WLAT_WIDTH" value="6" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_PARAM" value="0" />
  <parameter name="MEM_IF_WRITE_DQS_WIDTH" value="8" />
  <parameter name="CTL_CSR_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="RATE_CACHE" value="Quarter" />
  <parameter name="COMMAND_PHASE" value="0.0" />
  <parameter name="CTL_CS_WIDTH" value="1" />
  <parameter name="PLL_AFI_HALF_CLK_MULT" value="16000000" />
  <parameter name="ENUM_OUTPUT_REGD" value="DISABLED" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="MR1_ODS" value="1" />
  <parameter name="MEM_TRFC" value="128" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="AV_PORT_4_CONNECT_TO_CV_PORT" value="4" />
  <parameter name="ENUM_SYNC_MODE_1" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="ENUM_SYNC_MODE_0" value="ASYNCHRONOUS" />
  <parameter name="ENUM_SYNC_MODE_3" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="ENUM_SYNC_MODE_2" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="ENUM_CPORT1_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="ENUM_SYNC_MODE_5" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="ENUM_CPORT4_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="ENUM_SYNC_MODE_4" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="PLL_AFI_CLK_PHASE_DEG" value="0.0" />
  <parameter name="MEM_CK_PHASE" value="0.0" />
  <parameter name="FORCE_DQS_TRACKING" value="AUTO" />
  <parameter name="ENUM_CFG_TYPE" value="DDR3" />
  <parameter name="CV_ENUM_PORT3_WIDTH" value="PORT_64_BIT" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED" value="0.06" />
  <parameter name="ADDR_ORDER" value="0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="PLL_CONFIG_CLK_MULT_CACHE" value="16000000" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_VERBOSE" value="true" />
  <parameter name="HARD_PHY" value="false" />
  <parameter name="MR2_SRF" value="0" />
  <parameter name="ENUM_CPORT4_TYPE" value="DISABLE" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="EARLY_ADDR_CMD_CLK_TRANSFER" value="false" />
  <parameter name="ENUM_MEM_IF_BANKADDR_WIDTH" value="ADDR_WIDTH_3" />
  <parameter name="ENUM_MASK_SBE_INTR" value="DISABLED" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK" value="0" />
  <parameter name="MRS_MIRROR_PING_PONG_ATSO" value="false" />
  <parameter name="REF_CLK_FREQ_MIN_PARAM" value="0.0" />
  <parameter name="ENUM_CPORT0_RFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_READ_ODT_CHIP" value="ODT_DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_5" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_4" value="DISABLED" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_CACHE" value="2000000" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_3" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_2" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_1" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_0" value="DISABLED" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV" value="2000000" />
  <parameter name="VECT_ATTR_COUNTER_ONE_MASK" value="0" />
  <parameter name="MULTICAST_EN" value="false" />
  <parameter name="VCALIB_COUNT_WIDTH" value="2" />
  <parameter name="CV_ENUM_PORT4_WIDTH" value="PORT_64_BIT" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS" value="0" />
  <parameter name="OCT_TERM_CONTROL_WIDTH" value="16" />
  <parameter name="PLL_P2C_READ_CLK_DIV_PARAM" value="0" />
  <parameter name="MEM_GUARANTEED_WRITE_INIT" value="false" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="DLL_USE_DR_CLK" value="false" />
  <parameter name="ENUM_RFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="AC_PARITY" value="false" />
  <parameter name="AC_ROM_MR2_MIRR" value="0001000011000" />
  <parameter name="MR1_DQS" value="0" />
  <parameter name="ENUM_ENABLE_ECC_CODE_OVERWRITES" value="DISABLED" />
  <parameter name="MR2_SRT" value="0" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="ENUM_MEM_IF_TMRD" value="" />
  <parameter name="CV_LSB_WFIFO_PORT_3" value="5" />
  <parameter name="CV_LSB_WFIFO_PORT_2" value="5" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="CV_LSB_WFIFO_PORT_5" value="5" />
  <parameter name="CV_LSB_WFIFO_PORT_4" value="5" />
  <parameter name="MEM_USER_LEVELING_MODE" value="Leveling" />
  <parameter name="MR1_QOFF" value="0" />
  <parameter name="PLL_NIOS_CLK_DIV_PARAM" value="0" />
  <parameter name="TB_MEM_CLK_FREQ" value="800.0" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="DLL_DELAY_CTRL_WIDTH" value="7" />
  <parameter name="MEM_CLK_FREQ" value="800.0" />
  <parameter name="MEM_CLK_EN_WIDTH" value="1" />
  <parameter name="CV_ENUM_WFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="USE_FAKE_PHY" value="false" />
  <parameter name="ENUM_MEM_IF_TWR" value="TWR_6" />
  <parameter name="SEQ_MODE" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="USE_LDC_AS_LOW_SKEW_CLOCK" value="false" />
  <parameter name="NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="ENUM_CPORT2_RFIFO_MAP" value="FIFO_0" />
  <parameter name="MEM_TYPE" value="DDR3" />
  <parameter name="REF_CLK_PS" value="20000.0" />
  <parameter name="PLL_HR_CLK_MULT_PARAM" value="0" />
  <parameter name="ENUM_MEM_IF_TRAS" value="TRAS_16" />
  <parameter name="ENUM_INC_SYNC" value="FIFO_SET_2" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_PARAM" value="0" />
  <parameter name="TIMING_BOARD_SKEW_WITHIN_DQS" value="0.009" />
  <parameter name="ENUM_MEM_IF_TRCD" value="TRCD_6" />
  <parameter name="MARGIN_VARIATION_TEST" value="false" />
  <parameter name="TIMING_TIS" value="170" />
  <parameter name="ENUM_PRIORITY_0_4" value="WEIGHT_0" />
  <parameter name="TIMING_BOARD_MAX_CK_DELAY" value="1.78" />
  <parameter name="ENUM_PRIORITY_0_5" value="WEIGHT_0" />
  <parameter name="CTL_RD_TO_PCH_EXTRA_CLK" value="0" />
  <parameter name="ENUM_PRIORITY_0_2" value="WEIGHT_0" />
  <parameter name="IO_IN_DELAY_MAX" value="63" />
  <parameter name="ENUM_PRIORITY_0_3" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_ARF_TO_VALID" value="0" />
  <parameter name="ENUM_PRIORITY_0_0" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_0_1" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_WR" value="0" />
  <parameter name="FAST_SIM_CALIBRATION" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_HR_CLK_PHASE_DEG" value="0.0" />
  <parameter name="CTL_CMD_QUEUE_DEPTH" value="8" />
  <parameter name="AUTO_DEVICE" value="5SGXEA7N2F45C2" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="AVL_ADDR_WIDTH" value="24" />
  <parameter name="CV_ENUM_CPORT5_WFIFO_MAP" value="FIFO_0" />
  <parameter name="MAX10_CFG" value="false" />
  <parameter name="CFG_REORDER_DATA" value="true" />
  <parameter name="ENUM_ENABLE_FAST_EXIT_PPD" value="DISABLED" />
  <parameter name="DELAY_BUFFER_MODE" value="HIGH" />
  <parameter name="ENUM_CPORT1_WFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_CPORT4_RFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_PORT3_WIDTH" value="PORT_64_BIT" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_DEG" value="0.0" />
  <parameter name="NUM_OCT_SHARING_INTERFACES" value="1" />
  <parameter name="CONTINUE_AFTER_CAL_FAIL" value="false" />
  <parameter name="AFI_RRANK_WIDTH" value="32" />
  <parameter name="ENUM_WFIFO1_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR" value="2500 ps" />
  <parameter name="MR3_MPR" value="0" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE_CACHE" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_CACHE" value="16000000" />
  <parameter name="PLL_P2C_READ_CLK_MULT" value="16000000" />
  <parameter name="ENUM_CFG_STARVE_LIMIT" value="STARVE_LIMIT_32" />
  <parameter name="TIMING_BOARD_MAX_DQS_DELAY" value="0.7" />
  <parameter name="PLL_HR_CLK_MULT_CACHE" value="16000000" />
  <parameter name="MEM_IF_ODT_WIDTH" value="1" />
  <parameter name="TIMING_TDQSCKDL" value="1200" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED" value="0.0" />
  <parameter name="TIMING_TDQSCKDS" value="450" />
  <parameter name="TIMING_TDQSCKDM" value="900" />
  <parameter name="PLL_DR_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="TIMING_BOARD_TIS" value="0.0" />
  <parameter name="PLL_NIOS_CLK_MULT_PARAM" value="0" />
  <parameter name="ENUM_MEM_IF_TCCD" value="TCCD_4" />
  <parameter name="CV_ENUM_PORT2_WIDTH" value="PORT_64_BIT" />
  <parameter name="NIOS_HEX_FILE_LOCATION" value="../" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="AVL_BE_WIDTH" value="64" />
  <parameter name="AVL_MAX_SIZE" value="4" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_STR" value="" />
  <parameter name="TIMING_BOARD_TIH" value="0.0" />
  <parameter name="PLL_WRITE_CLK_MULT" value="16000000" />
  <parameter name="ENUM_CTL_USR_REFRESH" value="CTL_USR_REFRESH_DISABLED" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="TIMING_BOARD_TDS" value="0.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="CV_ENUM_CPORT2_RFIFO_MAP" value="FIFO_0" />
  <parameter name="NIOS_ROM_ADDRESS_WIDTH" value="13" />
  <parameter name="CFG_ERRCMD_FIFO_REG" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_DEG" value="67.0" />
  <parameter name="TIMING_BOARD_TDH" value="0.0" />
  <parameter name="PACKAGE_DESKEW" value="true" />
  <parameter name="PLL_NIOS_CLK_PHASE_DEG" value="0.0" />
  <parameter name="TRACKING_WATCH_TEST" value="false" />
  <parameter name="ENUM_DISABLE_MERGING" value="MERGING_ENABLED" />
  <parameter name="CV_ENUM_PRIORITY_7_0" value="WEIGHT_0" />
  <parameter name="ENUM_CTL_ADDR_ORDER" value="CHIP_BANK_ROW_COL" />
  <parameter name="AFI_DM_WIDTH" value="64" />
  <parameter name="NUM_AC_FR_CYCLE_SHIFTS" value="3" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR" value="40000 ps" />
  <parameter name="PLL_CONFIG_CLK_DIV" value="32000000" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED" value="0.0" />
  <parameter name="ENUM_CTL_ECC_ENABLED" value="CTL_ECC_DISABLED" />
  <parameter name="USE_SHADOW_REGS" value="false" />
  <parameter name="BYTE_ENABLE" value="true" />
  <parameter name="ENUM_MEM_IF_CS_WIDTH" value="MEM_IF_CS_WIDTH_1" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="MEM_IF_BANKADDR_WIDTH" value="3" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="CV_ENUM_PORT0_WIDTH" value="PORT_64_BIT" />
  <parameter name="ENUM_CAL_REQ" value="DISABLED" />
  <parameter name="ENUM_PORT0_WIDTH" value="PORT_64_BIT" />
  <parameter name="MEM_IF_DQ_WIDTH" value="64" />
  <parameter name="PLL_DR_CLK_PHASE_PS" value="0" />
  <parameter name="FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="PLL_MEM_CLK_MULT_PARAM" value="0" />
  <parameter name="ADDR_CMD_DDR" value="0" />
  <parameter name="GENERIC_PLL" value="true" />
  <parameter name="PLL_CONFIG_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="ENABLE_NON_DES_CAL" value="false" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="MR3_MPR_AA" value="0" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE" value="4.348" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_1" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_CACHE" value="100.0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_0" value="0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_3" value="0" />
  <parameter name="MEM_TFAW_NS" value="30.0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_2" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ" value="400.0" />
  <parameter name="AVL_DATA_WIDTH_PORT_5" value="0" />
  <parameter name="AVL_DATA_WIDTH_PORT_4" value="0" />
  <parameter name="AVL_DATA_WIDTH_PORT_3" value="0" />
  <parameter name="AVL_DATA_WIDTH_PORT_2" value="0" />
  <parameter name="AVL_DATA_WIDTH_PORT_1" value="0" />
  <parameter name="AVL_DATA_WIDTH_PORT_0" value="0" />
  <parameter name="REF_CLK_NS" value="20.0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_5" value="0" />
  <parameter name="PLL_CONFIG_CLK_DIV_CACHE" value="32000000" />
  <parameter name="MEM_AUTO_LEVELING_MODE" value="true" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_4" value="0" />
  <parameter name="AFI_CLK_EN_WIDTH" value="4" />
  <parameter name="TIMING_TQH" value="0.38" />
  <parameter name="USE_LDC_FOR_ADDR_CMD" value="true" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_CLK_CACHE_VALID" value="true" />
  <parameter name="ENUM_MEM_IF_DWIDTH" value="MEM_IF_DWIDTH_32" />
  <parameter name="ENUM_RD_PORT_INFO_2" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="ENUM_RD_PORT_INFO_3" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_2" value="DWIDTH_0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="ENUM_RD_PORT_INFO_4" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="ENUM_MEM_IF_SPEEDBIN" value="DDR3_1066_6_6_6" />
  <parameter name="ENUM_RD_PORT_INFO_5" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="ENUM_CPORT0_TYPE" value="DISABLE" />
  <parameter name="CV_ENUM_PRIORITY_7_2" value="WEIGHT_0" />
  <parameter name="PLL_HR_CLK_MULT" value="16000000" />
  <parameter name="ENUM_MEM_IF_TRP" value="TRP_6" />
  <parameter name="CV_ENUM_PRIORITY_7_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_7_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_7_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_CPORT3_WFIFO_MAP" value="FIFO_0" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="CV_ENUM_PRIORITY_7_5" value="WEIGHT_0" />
  <parameter name="PLL_HR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="CV_ENUM_WFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="TIMING_BOARD_ISI_METHOD" value="AUTO" />
  <parameter name="ENUM_CPORT3_WFIFO_MAP" value="FIFO_0" />
  <parameter name="AVL_SIZE_WIDTH" value="3" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_0" value="FALSE" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR" value="1250 ps" />
  <parameter name="MEM_MIRROR_ADDRESSING" value="0" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_2" value="FALSE" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_1" value="FALSE" />
  <parameter name="RDBUFFER_ADDR_WIDTH" value="7" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_4" value="FALSE" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_CACHE" value="1250 ps" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_3" value="FALSE" />
  <parameter name="ENUM_MEM_IF_TRC" value="TRC_22" />
  <parameter name="ENUM_RD_PORT_INFO_0" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_1" value="DWIDTH_0" />
  <parameter name="ENUM_RD_PORT_INFO_1" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_0" value="DWIDTH_0" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_5" value="FALSE" />
  <parameter name="ENABLE_NIOS_JTAG_UART" value="false" />
  <parameter name="PLL_HR_CLK_DIV_PARAM" value="0" />
  <parameter name="DAT_DATA_WIDTH" value="32" />
  <parameter
     name="CPORT_TYPE_PORT"
     value="Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional" />
  <parameter name="DLL_OFFSET_CTRL_WIDTH" value="6" />
  <parameter name="AC_ROM_MR1_CALIB" value="" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="INTG_CYC_TO_RLD_JARS_5" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_4" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_3" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_2" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_1" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_0" value="1" />
  <parameter name="SPEED_GRADE" value="2" />
  <parameter name="CV_ENUM_PRIORITY_5_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_5_2" value="WEIGHT_0" />
  <parameter name="PLL_NIOS_CLK_FREQ" value="100.0" />
  <parameter name="ENUM_PORT1_WIDTH" value="PORT_64_BIT" />
  <parameter name="CV_ENUM_PRIORITY_5_1" value="WEIGHT_0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS" value="0" />
  <parameter name="MEM_TRCD_NS" value="13.75" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE" value="10000 ps" />
  <parameter name="ENUM_PRIORITY_4_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_5" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_3" value="WEIGHT_0" />
  <parameter name="AFI_ADDR_WIDTH" value="56" />
  <parameter name="ENUM_PRIORITY_4_0" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_1" value="WEIGHT_0" />
  <parameter name="USE_HPS_DQS_TRACKING" value="false" />
  <parameter name="MEM_IF_COL_ADDR_WIDTH" value="10" />
  <parameter name="EXPORT_CSR_PORT" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="MEM_CK_PHASE_CACHE" value="0.0" />
  <parameter name="CTL_SELF_REFRESH_EN" value="false" />
  <parameter name="ENABLE_NON_DESTRUCTIVE_CALIB" value="false" />
  <parameter name="MSB_WFIFO_PORT_0" value="5" />
  <parameter name="CV_LSB_RFIFO_PORT_5" value="5" />
  <parameter name="MSB_WFIFO_PORT_1" value="5" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="TIMING_TDS" value="10" />
  <parameter name="MSB_WFIFO_PORT_2" value="5" />
  <parameter name="MSB_WFIFO_PORT_3" value="5" />
  <parameter name="MEM_CLK_FREQ_CACHE" value="800.0" />
  <parameter name="MSB_WFIFO_PORT_4" value="5" />
  <parameter name="MSB_WFIFO_PORT_5" value="5" />
  <parameter name="PLL_DR_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_NIOS_CLK_DIV_CACHE" value="8000000" />
  <parameter name="CFG_TCCD" value="2" />
  <parameter name="ENUM_MEM_IF_AL" value="AL_0" />
  <parameter name="ENUM_TEST_MODE" value="NORMAL_MODE" />
  <parameter name="MEM_CS_WIDTH" value="1" />
  <parameter name="CV_LSB_RFIFO_PORT_0" value="5" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE_CACHE" value="0.0" />
  <parameter name="ENUM_CPORT0_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="CV_LSB_RFIFO_PORT_2" value="5" />
  <parameter name="CV_LSB_RFIFO_PORT_1" value="5" />
  <parameter name="TIMING_TDH" value="45" />
  <parameter name="AV_PORT_3_CONNECT_TO_CV_PORT" value="3" />
  <parameter name="CV_LSB_RFIFO_PORT_4" value="5" />
  <parameter name="SCC_DATA_WIDTH" value="8" />
  <parameter name="CV_LSB_RFIFO_PORT_3" value="5" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_RD_BC" value="0" />
  <parameter name="CV_ENUM_CPORT0_RFIFO_MAP" value="FIFO_0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ" value="100.0" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="MEM_TREFI_US" value="7.8" />
  <parameter name="PLL_DR_CLK_PHASE_PS_STR" value="" />
  <parameter name="USE_DQS_TRACKING" value="true" />
  <parameter name="MEM_LRDIMM_ENABLED" value="false" />
  <parameter name="TIMING_BOARD_TIS_APPLIED" value="0.32" />
  <parameter name="ENUM_CPORT5_WFIFO_MAP" value="FIFO_0" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED" value="1.29" />
  <parameter name="ENUM_MEM_IF_DQS_WIDTH" value="DQS_WIDTH_4" />
  <parameter name="CTL_ZQCAL_EN" value="false" />
  <parameter name="LRDIMM_EXTENDED_CONFIG" value="0x000000000000000000" />
  <parameter name="ENUM_DFX_BYPASS_ENABLE" value="DFX_BYPASS_DISABLED" />
  <parameter name="AC_ROM_MR0_CALIB" value="" />
  <parameter name="MEM_TWR_NS" value="15.0" />
  <parameter name="ENUM_CTRL_WIDTH" value="DATA_WIDTH_64_BIT" />
  <parameter name="MEM_T_WL" value="6" />
  <parameter name="AFI_WRITE_DQS_WIDTH" value="32" />
  <parameter name="CV_ENUM_PRIORITY_5_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_5_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_5_5" value="WEIGHT_0" />
  <parameter name="AFI_RLAT_WIDTH" value="6" />
  <parameter name="CV_ENUM_CPORT2_TYPE" value="DISABLE" />
  <parameter name="ENUM_PORT2_WIDTH" value="PORT_64_BIT" />
  <parameter name="MEM_TRP" value="11" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_RDWR" value="0" />
  <parameter name="MEM_CLK_PS" value="1250.0" />
  <parameter name="IS_ES_DEVICE_CACHE" value="false" />
  <parameter name="PLL_AFI_CLK_FREQ" value="200.0" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_1" value="EMPTY" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_2" value="EMPTY" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_3" value="EMPTY" />
  <parameter name="MEM_TRRD_NS" value="6.0" />
  <parameter name="CV_PORT_3_CONNECT_TO_AV_PORT" value="3" />
  <parameter name="ENUM_DELAY_BONDING" value="BONDING_LATENCY_0" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_0" value="EMPTY" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="DQS_IN_DELAY_MAX" value="63" />
  <parameter name="LSB_WFIFO_PORT_4" value="5" />
  <parameter name="LSB_WFIFO_PORT_5" value="5" />
  <parameter name="LSB_WFIFO_PORT_2" value="5" />
  <parameter name="LSB_WFIFO_PORT_3" value="5" />
  <parameter name="MR0_CAS_LATENCY" value="7" />
  <parameter name="LSB_WFIFO_PORT_0" value="5" />
  <parameter name="LSB_WFIFO_PORT_1" value="5" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED" value="0.0" />
  <parameter name="CFG_PDN_EXIT_CYCLES" value="10" />
  <parameter name="MR0_WR" value="6" />
  <parameter name="ENUM_WFIFO2_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="CV_ENUM_PRIORITY_3_0" value="WEIGHT_0" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED" value="2.0" />
  <parameter name="CV_ENUM_PRIORITY_3_2" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_3_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_3_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_3_3" value="WEIGHT_0" />
  <parameter name="PLL_MEM_CLK_FREQ_STR" value="800.0 MHz" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_CACHE" value="0" />
  <parameter name="LOCAL_ID_WIDTH" value="8" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU" value="0.0" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_CACHE" value="1250 ps" />
  <parameter name="TIMING_TDQSS" value="0.27" />
  <parameter name="TIMING_TDQSQ" value="100" />
  <parameter name="ENUM_PRIORITY_2_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_2_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_CPORT1_WFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_PRIORITY_2_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_2_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_2_0" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_3" value="PRIORITY_0" />
  <parameter name="ENUM_PRIORITY_2_1" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_2" value="PRIORITY_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_5" value="PRIORITY_0" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR" value="1250 ps" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_4" value="PRIORITY_0" />
  <parameter name="PLL_P2C_READ_CLK_DIV_CACHE" value="2000000" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_1" value="PRIORITY_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_0" value="PRIORITY_0" />
  <parameter name="USE_2X_FF" value="false" />
  <parameter name="MEM_ASR" value="Manual" />
  <parameter name="ENUM_RD_FIFO_IN_USE_2" value="FALSE" />
  <parameter name="PLL_DR_CLK_FREQ" value="0.0" />
  <parameter name="ENUM_RD_FIFO_IN_USE_3" value="FALSE" />
  <parameter name="ENUM_RD_FIFO_IN_USE_0" value="FALSE" />
  <parameter name="ENUM_RD_FIFO_IN_USE_1" value="FALSE" />
  <parameter name="ADVANCED_CK_PHASES" value="false" />
  <parameter name="ENUM_REORDER_DATA" value="DATA_REORDERING" />
  <parameter name="NEXTGEN" value="true" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE" value="0.0" />
  <parameter name="USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY" value="false" />
  <parameter name="PRIORITY_PORT_0" value="0" />
  <parameter name="MEM_T_RL" value="12" />
  <parameter name="MEM_TWR" value="12" />
  <parameter name="PRIORITY_PORT_2" value="0" />
  <parameter name="PRIORITY_PORT_1" value="0" />
  <parameter name="USE_DR_CLK" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_CACHE" value="468" />
  <parameter name="ENABLE_NON_DES_CAL_TEST" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_CACHE" value="1093" />
  <parameter name="AC_ROM_MR3_MIRR" value="0000000000000" />
  <parameter name="ENABLE_EMIT_JTAG_MASTER" value="false" />
  <parameter name="CPORT_TYPE_PORT_3" value="0" />
  <parameter name="MEM_IF_DQS_WIDTH" value="8" />
  <parameter name="CPORT_TYPE_PORT_2" value="0" />
  <parameter name="CPORT_TYPE_PORT_1" value="0" />
  <parameter name="TIMING_TIH" value="120" />
  <parameter name="CPORT_TYPE_PORT_0" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_RD" value="0" />
  <parameter name="PLL_CONFIG_CLK_MULT_PARAM" value="0" />
  <parameter name="USE_AXI_ADAPTOR" value="false" />
  <parameter name="PRIORITY_PORT_4" value="0" />
  <parameter name="PRIORITY_PORT_3" value="0" />
  <parameter name="LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT" value="true" />
  <parameter name="PRIORITY_PORT_5" value="0" />
  <parameter name="MEM_MIRROR_ADDRESSING_DEC" value="0" />
  <parameter name="ENUM_CMD_PORT_IN_USE_5" value="FALSE" />
  <parameter name="ENUM_CMD_PORT_IN_USE_4" value="FALSE" />
  <parameter name="ENUM_CMD_PORT_IN_USE_3" value="FALSE" />
  <parameter name="CTL_WR_TO_WR_EXTRA_CLK" value="0" />
  <parameter name="ENUM_CMD_PORT_IN_USE_2" value="FALSE" />
  <parameter name="ENUM_CPORT5_RFIFO_MAP" value="FIFO_0" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR" value="10000 ps" />
  <parameter name="ENUM_CMD_PORT_IN_USE_1" value="FALSE" />
  <parameter name="ENUM_CMD_PORT_IN_USE_0" value="FALSE" />
  <parameter name="NUM_OF_PORTS" value="1" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID" value="true" />
  <parameter name="CV_ENUM_PRIORITY_3_5" value="WEIGHT_0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="" />
  <parameter name="ENUM_CPORT3_TYPE" value="DISABLE" />
  <parameter name="MAX_WRITE_LATENCY_COUNT_WIDTH" value="4" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="CPORT_TYPE_PORT_5" value="0" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED" value="2.0" />
  <parameter name="CPORT_TYPE_PORT_4" value="0" />
  <parameter name="ADD_EFFICIENCY_MONITOR" value="false" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DEVICE" value="1" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="CV_MSB_RFIFO_PORT_1" value="5" />
  <parameter name="CV_MSB_RFIFO_PORT_0" value="5" />
  <parameter name="PLL_AFI_CLK_DIV" value="4000000" />
  <parameter name="ENUM_PORT5_WIDTH" value="PORT_64_BIT" />
  <parameter name="CV_MSB_RFIFO_PORT_5" value="5" />
  <parameter name="MEM_TFAW" value="24" />
  <parameter name="CV_MSB_RFIFO_PORT_4" value="5" />
  <parameter name="CV_MSB_RFIFO_PORT_3" value="5" />
  <parameter name="CV_ENUM_CPORT0_WFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_MSB_RFIFO_PORT_2" value="5" />
  <generatedFiles>
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_pll0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0_clock_pair_generator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0_read_valid_selector.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0_addr_cmd_datapath.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0_reset.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0_acv_ldc.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0_memphy.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0_reset_sync.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0_new_io_pads.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0_fr_cycle_shifter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0_fr_cycle_extender.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0_read_datapath.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0_write_datapath.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0_core_shadow_registers.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0_simple_ddio_out.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0_phy_csr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0_iss_probe.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0_addr_cmd_ldc_pads.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0_addr_cmd_ldc_pad.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0_addr_cmd_non_ldc_pad.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0_read_fifo_hard.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0_altdqdqs.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altdq_dqs2_stratixv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0.ppf"
       type="OTHER"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0.sdc"
       type="SDC"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0_timing.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0_report_timing.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0_report_timing_core.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0_pin_map.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0_pin_assignments.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0_parameters.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/afi_mux_ddr3_ddrx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_software/sequencer.c"
       type="OTHER"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_software/sequencer.h"
       type="OTHER"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_software/sequencer_defines.h"
       type="OTHER"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_make_qsys_seq.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_avalon_mm_bridge.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_mem_if_sequencer_rst.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/rw_manager_ac_ROM_reg.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/rw_manager_bitcheck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/rw_manager_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/rw_manager_datamux.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/rw_manager_data_broadcast.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/rw_manager_data_decoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/rw_manager_ddr3.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/rw_manager_di_buffer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/rw_manager_di_buffer_wrap.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/rw_manager_dm_decoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/rw_manager_generic.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/rw_manager_inst_ROM_reg.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/rw_manager_jumplogic.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/rw_manager_lfsr12.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/rw_manager_lfsr36.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/rw_manager_lfsr72.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/rw_manager_pattern_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/rw_manager_ram.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/rw_manager_ram_csr.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/rw_manager_read_datapath.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/rw_manager_write_decoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_0_cmd_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_0_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_0_router_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_1.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_1_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_1_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_1_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_1_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_1_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_1_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/sequencer_data_mgr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/sequencer_phy_mgr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/sequencer_reg_file.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/sequencer_scc_acv_phase_decode.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/sequencer_scc_acv_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/sequencer_scc_mgr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/sequencer_scc_reg_file.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/sequencer_scc_siii_phase_decode.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/sequencer_scc_siii_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/sequencer_scc_sv_phase_decode.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/sequencer_scc_sv_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/sequencer_trk_mgr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_AC_ROM.hex"
       type="HEX"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_inst_ROM.hex"
       type="HEX"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_sequencer_mem.hex"
       type="HEX"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_c0.v"
       type="VERILOG" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_addr_cmd.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_odt_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_arbiter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_burst_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_cmd_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_buffer_manager.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_burst_tracking.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_dataid_manager.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_list.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_define.iv"
       type="VERILOG_INCLUDE"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_axi_st_converter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_input_if.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_rank_timer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_sideband.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_tbp.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_timing_param.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_mem_if_oct_stratixv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_mem_if_dll_stratixv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/alt_mem_if/alt_mem_if_interfaces/alt_mem_if_ddr3_emif/alt_mem_if_ddr3_emif_hw.tcl" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/alt_mem_if/altera_mem_if_pll/altera_mem_if_ddr3_pll/altera_mem_if_ddr3_pll_hw.tcl" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="D:/intelfpga/16.1/ip/altera/alt_mem_if/alt_mem_if_phys/alt_mem_if_ddr3_phy_core/altera_mem_if_ddr3_phy_core_hw.tcl" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="D:/intelfpga/16.1/ip/altera/alt_mem_if/altera_mem_if_afi_muxes/altera_mem_if_ddr3_afi_mux/altera_mem_if_ddr3_afi_mux_hw.tcl" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="D:/intelfpga/16.1/ip/altera/alt_mem_if/altera_mem_if_qseq/altera_mem_if_ddr3_qseq/altera_mem_if_ddr3_qseq_hw.tcl" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="D:/intelfpga/16.1/ip/altera/alt_mem_if/alt_mem_if_controllers/alt_mem_if_nextgen_ddr3_controller/alt_mem_if_nextgen_ddr3_controller_hw.tcl" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="D:/intelfpga/16.1/ip/altera/alt_mem_if/alt_mem_if_controllers/alt_mem_if_nextgen_ddr3_controller_core/alt_mem_if_nextgen_ddr3_controller_core_hw.tcl" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="D:/intelfpga/16.1/ip/altera/alt_mem_if/alt_mem_if_controllers/alt_mem_if_nextgen_ddr_controller_110/rtl/alt_mem_ddrx_mm_st_converter/alt_mem_ddrx_mm_st_converter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/alt_mem_if/altera_mem_if_oct/altera_mem_if_oct_hw.tcl" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="D:/intelfpga/16.1/ip/altera/alt_mem_if/altera_mem_if_dll/altera_mem_if_dll_hw.tcl" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </childSourceFiles>
  <instantiator instantiator="S5_DDR3_QSYS" as="mem_if_ddr3_emif" />
  <messages>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 13 starting:altera_mem_if_ddr3_emif "submodules/S5_DDR3_QSYS_mem_if_ddr3_emif"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>16</b> modules, <b>36</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mem_if_ddr3_emif"><![CDATA["<b>mem_if_ddr3_emif</b>" reuses <b>altera_mem_if_ddr3_pll</b> "<b>submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_pll0</b>"]]></message>
   <message level="Debug" culprit="mem_if_ddr3_emif"><![CDATA["<b>mem_if_ddr3_emif</b>" reuses <b>altera_mem_if_ddr3_phy_core</b> "<b>submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0</b>"]]></message>
   <message level="Debug" culprit="mem_if_ddr3_emif"><![CDATA["<b>mem_if_ddr3_emif</b>" reuses <b>altera_mem_if_ddr3_afi_mux</b> "<b>submodules/afi_mux_ddr3_ddrx</b>"]]></message>
   <message level="Debug" culprit="mem_if_ddr3_emif"><![CDATA["<b>mem_if_ddr3_emif</b>" reuses <b>altera_mem_if_ddr3_qseq</b> "<b>submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0</b>"]]></message>
   <message level="Debug" culprit="mem_if_ddr3_emif"><![CDATA["<b>mem_if_ddr3_emif</b>" reuses <b>altera_mem_if_nextgen_ddr3_controller</b> "<b>submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_c0</b>"]]></message>
   <message level="Debug" culprit="mem_if_ddr3_emif"><![CDATA["<b>mem_if_ddr3_emif</b>" reuses <b>altera_mem_if_oct</b> "<b>submodules/altera_mem_if_oct_stratixv</b>"]]></message>
   <message level="Debug" culprit="mem_if_ddr3_emif"><![CDATA["<b>mem_if_ddr3_emif</b>" reuses <b>altera_mem_if_dll</b> "<b>submodules/altera_mem_if_dll_stratixv</b>"]]></message>
   <message level="Info" culprit="mem_if_ddr3_emif"><![CDATA["<b>S5_DDR3_QSYS</b>" instantiated <b>altera_mem_if_ddr3_emif</b> "<b>mem_if_ddr3_emif</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 93 starting:altera_mem_if_ddr3_pll "submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_pll0"</message>
   <message level="Info" culprit="pll0"><![CDATA["<b>mem_if_ddr3_emif</b>" instantiated <b>altera_mem_if_ddr3_pll</b> "<b>pll0</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 92 starting:altera_mem_if_ddr3_phy_core "submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0"</message>
   <message level="Info" culprit="p0">Generating clock pair generator</message>
   <message level="Info" culprit="p0">Generating S5_DDR3_QSYS_mem_if_ddr3_emif_p0_altdqdqs</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0">*****************************</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0">Remember to run the S5_DDR3_QSYS_mem_if_ddr3_emif_p0_pin_assignments.tcl</message>
   <message level="Info" culprit="p0">script after running Synthesis and before Fitting.</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0">*****************************</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0"><![CDATA["<b>mem_if_ddr3_emif</b>" instantiated <b>altera_mem_if_ddr3_phy_core</b> "<b>p0</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 91 starting:altera_mem_if_ddr3_afi_mux "submodules/afi_mux_ddr3_ddrx"</message>
   <message level="Info" culprit="m0"><![CDATA["<b>mem_if_ddr3_emif</b>" instantiated <b>altera_mem_if_ddr3_afi_mux</b> "<b>m0</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 90 starting:altera_mem_if_ddr3_qseq "submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0"</message>
   <message level="Info" culprit="s0">Generating Qsys sequencer system</message>
   <message level="Info" culprit="s0">QSYS sequencer system generated successfully</message>
   <message level="Info" culprit="s0"><![CDATA["<b>mem_if_ddr3_emif</b>" instantiated <b>altera_mem_if_ddr3_qseq</b> "<b>s0</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 89 starting:altera_mem_if_nextgen_ddr3_controller "submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_c0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>8</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="c0"><![CDATA["<b>c0</b>" reuses <b>altera_mem_if_nextgen_ddr3_controller_core</b> "<b>submodules/alt_mem_if_nextgen_ddr3_controller_core</b>"]]></message>
   <message level="Debug" culprit="c0"><![CDATA["<b>c0</b>" reuses <b>alt_mem_ddrx_mm_st_converter</b> "<b>submodules/alt_mem_ddrx_mm_st_converter</b>"]]></message>
   <message level="Info" culprit="c0"><![CDATA["<b>mem_if_ddr3_emif</b>" instantiated <b>altera_mem_if_nextgen_ddr3_controller</b> "<b>c0</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 3 starting:altera_mem_if_nextgen_ddr3_controller_core "submodules/alt_mem_if_nextgen_ddr3_controller_core"</message>
   <message level="Info" culprit="ng0"><![CDATA["<b>c0</b>" instantiated <b>altera_mem_if_nextgen_ddr3_controller_core</b> "<b>ng0</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 2 starting:alt_mem_ddrx_mm_st_converter "submodules/alt_mem_ddrx_mm_st_converter"</message>
   <message level="Info" culprit="a0"><![CDATA["<b>c0</b>" instantiated <b>alt_mem_ddrx_mm_st_converter</b> "<b>a0</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 90 starting:altera_mem_if_oct "submodules/altera_mem_if_oct_stratixv"</message>
   <message level="Info" culprit="oct0"><![CDATA["<b>mem_if_ddr3_emif</b>" instantiated <b>altera_mem_if_oct</b> "<b>oct0</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 89 starting:altera_mem_if_dll "submodules/altera_mem_if_dll_stratixv"</message>
   <message level="Info" culprit="dll0"><![CDATA["<b>mem_if_ddr3_emif</b>" instantiated <b>altera_mem_if_dll</b> "<b>dll0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_mm_clock_crossing_bridge:16.1:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=10,AUTO_ADDRESS_WIDTH=7,BURSTCOUNT_WIDTH=1,COMMAND_FIFO_DEPTH=4,DATA_WIDTH=32,HDL_ADDR_WIDTH=10,MASTER_SYNC_DEPTH=2,MAX_BURST_SIZE=1,RESPONSE_FIFO_DEPTH=4,SLAVE_SYNC_DEPTH=2,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=7,USE_AUTO_ADDRESS_WIDTH=0"
   instancePathKey="S5_DDR3_QSYS:.:mm_clock_crossing_bridge_io"
   kind="altera_avalon_mm_clock_crossing_bridge"
   version="16.1"
   name="altera_avalon_mm_clock_crossing_bridge">
  <parameter name="MAX_BURST_SIZE" value="1" />
  <generatedFiles>
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_avalon_dc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_avalon_dc_fifo.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_avalon_mm_clock_crossing_bridge/altera_avalon_mm_clock_crossing_bridge_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="S5_DDR3_QSYS" as="mm_clock_crossing_bridge_io" />
  <messages>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 19 starting:altera_avalon_mm_clock_crossing_bridge "submodules/altera_avalon_mm_clock_crossing_bridge"</message>
   <message level="Info" culprit="mm_clock_crossing_bridge_io"><![CDATA["<b>S5_DDR3_QSYS</b>" instantiated <b>altera_avalon_mm_clock_crossing_bridge</b> "<b>mm_clock_crossing_bridge_io</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_nios2_gen2:16.1:AUTO_CLK_CLOCK_DOMAIN=3,AUTO_CLK_RESET_DOMAIN=3,AUTO_DEVICE=5SGXEA7N2F45C2,AUTO_DEVICE_SPEEDGRADE=2_H2,bht_ramBlockType=Automatic,breakAbsoluteAddr=1091045408,breakOffset=32,breakSlave=nios2_qsys.jtag_debug_module,breakSlave_derived=nios2_qsys.debug_mem_slave,cdx_enabled=false,clockFrequency=200000000,cpuArchRev=1,cpuID=0,cpuReset=false,customInstSlavesSystemInfo=&lt;info/&gt;,customInstSlavesSystemInfo_nios_a=&lt;info/&gt;,customInstSlavesSystemInfo_nios_b=&lt;info/&gt;,customInstSlavesSystemInfo_nios_c=&lt;info/&gt;,dataAddrWidth=31,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;mem_if_ddr3_emif.avl&apos; start=&apos;0x0&apos; end=&apos;0x40000000&apos; type=&apos;altera_mem_if_ddr3_emif.avl&apos; /&gt;&lt;slave name=&apos;timer.s1&apos; start=&apos;0x40000000&apos; end=&apos;0x40000020&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;button.s1&apos; start=&apos;0x40000020&apos; end=&apos;0x40000030&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;ddr3_status.s1&apos; start=&apos;0x40000030&apos; end=&apos;0x40000040&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;sysid_qsys.control_slave&apos; start=&apos;0x40000040&apos; end=&apos;0x40000048&apos; type=&apos;altera_avalon_sysid_qsys.control_slave&apos; /&gt;&lt;slave name=&apos;onchip_memory2.s1&apos; start=&apos;0x41040000&apos; end=&apos;0x4107E800&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;nios2_qsys.debug_mem_slave&apos; start=&apos;0x41080800&apos; end=&apos;0x41081000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x41081000&apos; end=&apos;0x41081008&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_size=0,data_master_paddr_base=0,data_master_paddr_size=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Stratix V,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 1 HAS_CUSTOM_REGION_SUPPORT 0 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 1 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 0 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 1 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 1 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 0 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 0 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 1 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 0 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 0 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 0 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 0 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=1090781216,exceptionOffset=32,exceptionSlave=onchip_memory2.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_size=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=31,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;onchip_memory2.s1&apos; start=&apos;0x41040000&apos; end=&apos;0x4107E800&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;nios2_qsys.debug_mem_slave&apos; start=&apos;0x41080800&apos; end=&apos;0x41081000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_size=0,instruction_master_paddr_base=0,instruction_master_paddr_size=0,internalIrqMaskSystemInfo=3,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,mul_32_impl=2,mul_64_impl=0,mul_shift_choice=0,multiplierType=mul_fast64,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=1090781184,resetOffset=0,resetSlave=onchip_memory2.s1,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=true,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchpredictiontype=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=false,setting_disable_tmr_inj=false,setting_disableocitrace=false,setting_dtcm_ecc_present=false,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportHostDebugPort=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=false,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_tmr_output_disable=false,setting_usedesignware=false,shift_rot_impl=1,shifterType=fast_le_shift,stratix_dspblock_shift_mul=true,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_size=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_size=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_size=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_size=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_size=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_size=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_size=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_size=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=200000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=200000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=1)(altera_nios2_gen2_unit:16.1:bht_ramBlockType=Automatic,breakAbsoluteAddr=1091045408,breakOffset=32,breakSlave=nios2_qsys.jtag_debug_module,breakSlave_derived=nios2_qsys.debug_mem_slave,cdx_enabled=false,clockFrequency=200000000,cpuArchRev=1,cpuID=0,cpuReset=false,cpu_name=cpu,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=31,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;mem_if_ddr3_emif.avl&apos; start=&apos;0x0&apos; end=&apos;0x40000000&apos; type=&apos;altera_mem_if_ddr3_emif.avl&apos; /&gt;&lt;slave name=&apos;timer.s1&apos; start=&apos;0x40000000&apos; end=&apos;0x40000020&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;button.s1&apos; start=&apos;0x40000020&apos; end=&apos;0x40000030&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;ddr3_status.s1&apos; start=&apos;0x40000030&apos; end=&apos;0x40000040&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;sysid_qsys.control_slave&apos; start=&apos;0x40000040&apos; end=&apos;0x40000048&apos; type=&apos;altera_avalon_sysid_qsys.control_slave&apos; /&gt;&lt;slave name=&apos;onchip_memory2.s1&apos; start=&apos;0x41040000&apos; end=&apos;0x4107E800&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;nios2_qsys.debug_mem_slave&apos; start=&apos;0x41080800&apos; end=&apos;0x41081000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x41081000&apos; end=&apos;0x41081008&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_top=0,data_master_paddr_base=0,data_master_paddr_top=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Stratix V,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 1 HAS_CUSTOM_REGION_SUPPORT 0 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 1 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 0 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 1 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 1 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 0 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 0 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 1 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 0 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 0 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 0 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 0 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=1090781216,exceptionOffset=32,exceptionSlave=onchip_memory2.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_top=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=31,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;onchip_memory2.s1&apos; start=&apos;0x41040000&apos; end=&apos;0x4107E800&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;nios2_qsys.debug_mem_slave&apos; start=&apos;0x41080800&apos; end=&apos;0x41081000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_top=0,instruction_master_paddr_base=0,instruction_master_paddr_top=0,internalIrqMaskSystemInfo=3,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,multiplierType=mul_fast64,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=1090781184,resetOffset=0,resetSlave=onchip_memory2.s1,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=true,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchPredictionType=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=false,setting_disableocitrace=false,setting_dtcm_ecc_present=false,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=false,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_usedesignware=false,shifterType=fast_le_shift,stratix_dspblock_shift_mul=true,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_top=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_top=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_top=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_top=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_top=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_top=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_top=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_top=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=)(clock:16.1:)(clock:16.1:)(reset:16.1:)"
   instancePathKey="S5_DDR3_QSYS:.:nios2_qsys"
   kind="altera_nios2_gen2"
   version="16.1"
   name="S5_DDR3_QSYS_nios2_qsys">
  <parameter name="mpx_enabled" value="false" />
  <parameter name="ocimem_ramBlockType" value="Automatic" />
  <parameter name="dcache_victim_buf_impl" value="ram" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="setting_ic_ecc_present" value="true" />
  <parameter name="dcache_size_derived" value="2048" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter
     name="deviceFeaturesSystemInfo"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 1 HAS_CUSTOM_REGION_SUPPORT 0 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 1 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 0 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 1 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 1 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 0 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 0 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 1 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 0 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 0 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 0 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 0 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="mmu_TLBMissExcSlave" value="" />
  <parameter name="impl" value="Fast" />
  <parameter name="setting_branchpredictiontype" value="Dynamic" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_size" value="0" />
  <parameter name="breakOffset" value="32" />
  <parameter name="setting_activateTrace" value="true" />
  <parameter name="debug_offchiptrace" value="false" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="setting_tmr_output_disable" value="false" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="tightly_coupled_data_master_2_paddr_base" value="0" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="AUTO_DEVICE" value="5SGXEA7N2F45C2" />
  <parameter name="instruction_master_high_performance_paddr_size" value="0" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_base" value="0" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="debug_onchiptrace" value="false" />
  <parameter name="setting_rf_ecc_present" value="true" />
  <parameter name="ocimem_ramInit" value="false" />
  <parameter name="internalIrqMaskSystemInfo" value="3" />
  <parameter name="tightly_coupled_data_master_0_paddr_size" value="0" />
  <parameter name="exceptionAbsoluteAddr" value="1090781216" />
  <parameter name="icache_size" value="4096" />
  <parameter
     name="dataSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;mem_if_ddr3_emif.avl&apos; start=&apos;0x0&apos; end=&apos;0x40000000&apos; type=&apos;altera_mem_if_ddr3_emif.avl&apos; /&gt;&lt;slave name=&apos;timer.s1&apos; start=&apos;0x40000000&apos; end=&apos;0x40000020&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;button.s1&apos; start=&apos;0x40000020&apos; end=&apos;0x40000030&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;ddr3_status.s1&apos; start=&apos;0x40000030&apos; end=&apos;0x40000040&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;sysid_qsys.control_slave&apos; start=&apos;0x40000040&apos; end=&apos;0x40000048&apos; type=&apos;altera_avalon_sysid_qsys.control_slave&apos; /&gt;&lt;slave name=&apos;onchip_memory2.s1&apos; start=&apos;0x41040000&apos; end=&apos;0x4107E800&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;nios2_qsys.debug_mem_slave&apos; start=&apos;0x41080800&apos; end=&apos;0x41081000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x41081000&apos; end=&apos;0x41081008&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="flash_instruction_master_paddr_size" value="0" />
  <parameter name="setting_ecc_present" value="false" />
  <parameter name="stratix_dspblock_shift_mul" value="true" />
  <parameter name="shift_rot_impl" value="1" />
  <parameter name="setting_ioregionBypassDCache" value="false" />
  <parameter name="register_file_por" value="false" />
  <parameter name="faAddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="exceptionSlave" value="onchip_memory2.s1" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="dataAddrWidth" value="31" />
  <parameter name="setting_bit31BypassDCache" value="true" />
  <parameter name="instAddrWidth" value="31" />
  <parameter name="io_regionbase" value="0" />
  <parameter name="mul_32_impl" value="2" />
  <parameter name="translate_on" value=" &quot;synthesis translate_on&quot;  " />
  <parameter name="tightly_coupled_instruction_master_1_paddr_base" value="0" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="instruction_master_paddr_base" value="0" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="mul_64_impl" value="0" />
  <parameter name="clockFrequency" value="200000000" />
  <parameter name="resetOffset" value="0" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="dataMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="mul_shift_choice" value="0" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightly_coupled_data_master_1_paddr_size" value="0" />
  <parameter name="setting_asic_third_party_synthesis" value="false" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="setting_exportdebuginfo" value="false" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="resetSlave" value="onchip_memory2.s1" />
  <parameter name="dcache_bursts_derived" value="false" />
  <parameter name="multiplierType" value="mul_fast64" />
  <parameter name="debug_traceStorage" value="onchip_trace" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="fa_cache_linesize" value="0" />
  <parameter name="data_master_paddr_size" value="0" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="setting_disableocitrace" value="false" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="instructionMasterHighPerformanceMapParam" value="" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_base" value="0" />
  <parameter name="debug_datatrigger" value="0" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="debug_enabled" value="true" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="setting_dc_ecc_present" value="false" />
  <parameter name="dividerType" value="no_div" />
  <parameter name="setting_exportvectors" value="false" />
  <parameter name="breakSlave_derived" value="nios2_qsys.debug_mem_slave" />
  <parameter name="tightly_coupled_data_master_0_paddr_base" value="0" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="cdx_enabled" value="false" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2_H2" />
  <parameter name="customInstSlavesSystemInfo" value="&lt;info/&gt;" />
  <parameter name="tracefilename" value="" />
  <parameter name="instructionMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_size" value="0" />
  <parameter name="setting_oci_version" value="1" />
  <parameter name="icache_burstType" value="None" />
  <parameter name="data_master_high_performance_paddr_size" value="0" />
  <parameter name="setting_disable_tmr_inj" value="false" />
  <parameter name="instruction_master_high_performance_paddr_base" value="0" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_size" value="0" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="dcache_size" value="2048" />
  <parameter name="breakSlave" value="nios2_qsys.jtag_debug_module" />
  <parameter name="exceptionOffset" value="32" />
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="breakAbsoluteAddr" value="1091045408" />
  <parameter name="setting_ecc_sim_test_ports" value="false" />
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="master_addr_map" value="false" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="resetAbsoluteAddr" value="1090781184" />
  <parameter name="cpuArchRev" value="1" />
  <parameter name="setting_dtcm_ecc_present" value="false" />
  <parameter name="customInstSlavesSystemInfo_nios_c" value="&lt;info/&gt;" />
  <parameter name="customInstSlavesSystemInfo_nios_b" value="&lt;info/&gt;" />
  <parameter name="customInstSlavesSystemInfo_nios_a" value="&lt;info/&gt;" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="dcache_tagramBlockType" value="Automatic" />
  <parameter name="debug_insttrace" value="false" />
  <parameter name="setting_itcm_ecc_present" value="false" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_base" value="0" />
  <parameter name="mmu_TLBMissExcAbsAddr" value="0" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="setting_usedesignware" value="false" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="instruction_master_paddr_size" value="0" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="cpuID" value="0" />
  <parameter name="tightly_coupled_data_master_2_paddr_size" value="0" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="setting_asic_add_scan_mode_input" value="false" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="tightly_coupled_data_master_3_paddr_size" value="0" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="faSlaveMapParam" value="" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="fa_cache_line" value="2" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="3" />
  <parameter name="setting_allow_break_inst" value="false" />
  <parameter name="io_regionsize" value="0" />
  <parameter name="tightly_coupled_data_master_3_paddr_base" value="0" />
  <parameter name="translate_off" value=" &quot;synthesis translate_off&quot; " />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="flash_instruction_master_paddr_base" value="0" />
  <parameter name="cpuReset" value="false" />
  <parameter name="setting_removeRAMinit" value="false" />
  <parameter name="icache_tagramBlockType" value="Automatic" />
  <parameter name="setting_mmu_ecc_present" value="true" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="3" />
  <parameter name="debug_datatrace" value="false" />
  <parameter name="debug_hwbreakpoint" value="0" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
  <parameter name="dataMasterHighPerformanceMapParam" value="" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="tightly_coupled_data_master_1_paddr_base" value="0" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="setting_breakslaveoveride" value="false" />
  <parameter name="debug_traceType" value="none" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="dcache_lineSize_derived" value="32" />
  <parameter name="deviceFamilyName" value="Stratix V" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="setting_support31bitdcachebypass" value="true" />
  <parameter
     name="instSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;onchip_memory2.s1&apos; start=&apos;0x41040000&apos; end=&apos;0x4107E800&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;nios2_qsys.debug_mem_slave&apos; start=&apos;0x41080800&apos; end=&apos;0x41081000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="setting_exportHostDebugPort" value="false" />
  <parameter name="tmr_enabled" value="false" />
  <parameter name="data_master_paddr_base" value="0" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="data_master_high_performance_paddr_base" value="0" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_size" value="0" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="setting_fast_register_read" value="false" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="shifterType" value="fast_le_shift" />
  <generatedFiles>
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_nios2_qsys.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_nios2_qsys_cpu.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_nios2_qsys_cpu.sdc"
       type="SDC"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_nios2_qsys_cpu.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_nios2_qsys_cpu_bht_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_nios2_qsys_cpu_dc_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_nios2_qsys_cpu_debug_slave_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_nios2_qsys_cpu_debug_slave_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_nios2_qsys_cpu_debug_slave_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_nios2_qsys_cpu_ic_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_nios2_qsys_cpu_mult_cell.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_nios2_qsys_cpu_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_nios2_qsys_cpu_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_nios2_qsys_cpu_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_nios2_qsys_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_unit_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="S5_DDR3_QSYS" as="nios2_qsys" />
  <messages>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 18 starting:altera_nios2_gen2 "submodules/S5_DDR3_QSYS_nios2_qsys"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="nios2_qsys"><![CDATA["<b>nios2_qsys</b>" reuses <b>altera_nios2_gen2_unit</b> "<b>submodules/S5_DDR3_QSYS_nios2_qsys_cpu</b>"]]></message>
   <message level="Info" culprit="nios2_qsys"><![CDATA["<b>S5_DDR3_QSYS</b>" instantiated <b>altera_nios2_gen2</b> "<b>nios2_qsys</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 88 starting:altera_nios2_gen2_unit "submodules/S5_DDR3_QSYS_nios2_qsys_cpu"</message>
   <message level="Info" culprit="cpu">Starting RTL generation for module 'S5_DDR3_QSYS_nios2_qsys_cpu'</message>
   <message level="Info" culprit="cpu">  Generation command is [exec D:/intelFPGA/16.1/quartus/bin64//eperlcmd.exe -I D:/intelFPGA/16.1/quartus/bin64//perl/lib -I D:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/16.1/quartus/sopc_builder/bin -I D:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=S5_DDR3_QSYS_nios2_qsys_cpu --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7246_2489636030277582060.dir/0017_cpu_gen/ --quartus_bindir=D:/intelFPGA/16.1/quartus/bin64/ --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7246_2489636030277582060.dir/0017_cpu_gen//S5_DDR3_QSYS_nios2_qsys_cpu_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu"># 2017.03.21 15:26:18 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu"># 2017.03.21 15:26:18 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="cpu"># 2017.03.21 15:26:20 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="cpu"># 2017.03.21 15:26:20 (*)   Checking for encrypted license (non-evaluation).</message>
   <message level="Info" culprit="cpu"># 2017.03.21 15:26:23 (*)   Encrypted license found.  SOF will not be time-limited.</message>
   <message level="Info" culprit="cpu"># 2017.03.21 15:26:23 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu"># 2017.03.21 15:26:23 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu"># 2017.03.21 15:26:23 (*)     Testbench</message>
   <message level="Info" culprit="cpu"># 2017.03.21 15:26:23 (*)     Instruction decoding</message>
   <message level="Info" culprit="cpu"># 2017.03.21 15:26:23 (*)       Instruction fields</message>
   <message level="Info" culprit="cpu"># 2017.03.21 15:26:23 (*)       Instruction decodes</message>
   <message level="Info" culprit="cpu"># 2017.03.21 15:26:24 (*)       Signals for RTL simulation waveforms</message>
   <message level="Info" culprit="cpu"># 2017.03.21 15:26:24 (*)       Instruction controls</message>
   <message level="Info" culprit="cpu"># 2017.03.21 15:26:24 (*)     Pipeline frontend</message>
   <message level="Info" culprit="cpu"># 2017.03.21 15:26:24 (*)     Pipeline backend</message>
   <message level="Info" culprit="cpu"># 2017.03.21 15:26:28 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu"># 2017.03.21 15:26:31 (*)   Creating encrypted RTL</message>
   <message level="Info" culprit="cpu"># 2017.03.21 15:26:32 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu">Done RTL generation for module 'S5_DDR3_QSYS_nios2_qsys_cpu'</message>
   <message level="Info" culprit="cpu"><![CDATA["<b>nios2_qsys</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_onchip_memory2:16.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=S5_DDR3_QSYS_onchip_memory2,blockType=AUTO,copyInitFile=false,dataWidth=32,dataWidth2=32,derived_enableDiffWidth=false,derived_gui_ram_block_type=Automatic,derived_init_file_name=S5_DDR3_QSYS_onchip_memory2.hex,derived_is_hardcopy=false,derived_set_addr_width=16,derived_set_addr_width2=16,derived_set_data_width=32,derived_set_data_width2=32,derived_singleClockOperation=false,deviceFamily=Stratix V,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 1 HAS_CUSTOM_REGION_SUPPORT 0 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 1 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 0 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 1 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 1 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 0 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 0 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 1 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 0 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 0 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 0 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 0 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=false,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=true,initializationFileName=onchip_memory2,instanceID=NONE,memorySize=256000,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true"
   instancePathKey="S5_DDR3_QSYS:.:onchip_memory2"
   kind="altera_avalon_onchip_memory2"
   version="16.1"
   name="S5_DDR3_QSYS_onchip_memory2">
  <parameter name="derived_singleClockOperation" value="false" />
  <parameter name="derived_is_hardcopy" value="false" />
  <parameter
     name="deviceFeatures"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 1 HAS_CUSTOM_REGION_SUPPORT 0 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 1 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 0 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 1 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 1 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 0 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 0 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 1 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 0 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 0 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 0 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 0 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="autoInitializationFileName" value="S5_DDR3_QSYS_onchip_memory2" />
  <parameter name="derived_gui_ram_block_type" value="Automatic" />
  <parameter name="enPRInitMode" value="false" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="true" />
  <parameter name="dualPort" value="false" />
  <parameter name="derived_set_addr_width2" value="16" />
  <parameter name="dataWidth" value="32" />
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="derived_set_addr_width" value="16" />
  <parameter name="derived_init_file_name" value="S5_DDR3_QSYS_onchip_memory2.hex" />
  <parameter name="initializationFileName" value="onchip_memory2" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="derived_set_data_width2" value="32" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="derived_enableDiffWidth" value="false" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="copyInitFile" value="false" />
  <parameter name="deviceFamily" value="Stratix V" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="ecc_enabled" value="false" />
  <parameter name="derived_set_data_width" value="32" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="256000" />
  <parameter name="dataWidth2" value="32" />
  <parameter name="enableDiffWidth" value="false" />
  <parameter name="initMemContent" value="true" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <generatedFiles>
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_onchip_memory2.hex"
       type="HEX"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_onchip_memory2.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="S5_DDR3_QSYS" as="onchip_memory2" />
  <messages>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 18 starting:altera_avalon_onchip_memory2 "submodules/S5_DDR3_QSYS_onchip_memory2"</message>
   <message level="Info" culprit="onchip_memory2">Starting RTL generation for module 'S5_DDR3_QSYS_onchip_memory2'</message>
   <message level="Info" culprit="onchip_memory2">  Generation command is [exec D:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/16.1/quartus/bin64/perl/lib -I D:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/16.1/quartus/sopc_builder/bin -I D:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=S5_DDR3_QSYS_onchip_memory2 --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7246_2489636030277582060.dir/0005_onchip_memory2_gen/ --quartus_dir=D:/intelfpga/16.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7246_2489636030277582060.dir/0005_onchip_memory2_gen//S5_DDR3_QSYS_onchip_memory2_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="onchip_memory2">Done RTL generation for module 'S5_DDR3_QSYS_onchip_memory2'</message>
   <message level="Info" culprit="onchip_memory2"><![CDATA["<b>S5_DDR3_QSYS</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>onchip_memory2</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sysid_qsys:16.1:id=1,timestamp=1490081008"
   instancePathKey="S5_DDR3_QSYS:.:sysid_qsys"
   kind="altera_avalon_sysid_qsys"
   version="16.1"
   name="S5_DDR3_QSYS_sysid_qsys">
  <parameter name="id" value="1" />
  <parameter name="timestamp" value="1490081008" />
  <generatedFiles>
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_sysid_qsys.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sysid_qsys/altera_avalon_sysid_qsys_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="S5_DDR3_QSYS" as="sysid_qsys" />
  <messages>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 17 starting:altera_avalon_sysid_qsys "submodules/S5_DDR3_QSYS_sysid_qsys"</message>
   <message level="Info" culprit="sysid_qsys"><![CDATA["<b>S5_DDR3_QSYS</b>" instantiated <b>altera_avalon_sysid_qsys</b> "<b>sysid_qsys</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_timer:16.1:alwaysRun=false,counterSize=32,fixedPeriod=false,loadValue=49999,mult=0.001,period=1,periodUnits=MSEC,periodUnitsString=ms,resetOutput=false,slave_address_width=3,snapshot=true,systemFrequency=50000000,ticksPerSec=1000.0,timeoutPulseOutput=false,timerPreset=FULL_FEATURED,valueInSecond=0.001,watchdogPulse=2"
   instancePathKey="S5_DDR3_QSYS:.:timer"
   kind="altera_avalon_timer"
   version="16.1"
   name="S5_DDR3_QSYS_timer">
  <parameter name="loadValue" value="49999" />
  <parameter name="timeoutPulseOutput" value="false" />
  <parameter name="period" value="1" />
  <parameter name="periodUnitsString" value="ms" />
  <parameter name="mult" value="0.001" />
  <parameter name="ticksPerSec" value="1000.0" />
  <parameter name="systemFrequency" value="50000000" />
  <parameter name="alwaysRun" value="false" />
  <parameter name="valueInSecond" value="0.001" />
  <parameter name="fixedPeriod" value="false" />
  <parameter name="counterSize" value="32" />
  <parameter name="periodUnits" value="MSEC" />
  <parameter name="watchdogPulse" value="2" />
  <parameter name="slave_address_width" value="3" />
  <parameter name="resetOutput" value="false" />
  <parameter name="snapshot" value="true" />
  <parameter name="timerPreset" value="FULL_FEATURED" />
  <generatedFiles>
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_timer.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_timer/altera_avalon_timer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="S5_DDR3_QSYS" as="timer" />
  <messages>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 16 starting:altera_avalon_timer "submodules/S5_DDR3_QSYS_timer"</message>
   <message level="Info" culprit="timer">Starting RTL generation for module 'S5_DDR3_QSYS_timer'</message>
   <message level="Info" culprit="timer">  Generation command is [exec D:/intelFPGA/16.1/quartus/bin64//perl/bin/perl.exe -I D:/intelFPGA/16.1/quartus/bin64//perl/lib -I D:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/16.1/quartus/sopc_builder/bin -I D:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- D:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=S5_DDR3_QSYS_timer --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7246_2489636030277582060.dir/0007_timer_gen/ --quartus_dir=D:/intelfpga/16.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7246_2489636030277582060.dir/0007_timer_gen//S5_DDR3_QSYS_timer_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="timer">Done RTL generation for module 'S5_DDR3_QSYS_timer'</message>
   <message level="Info" culprit="timer"><![CDATA["<b>S5_DDR3_QSYS</b>" instantiated <b>altera_avalon_timer</b> "<b>timer</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:16.1:AUTO_DEVICE=5SGXEA7N2F45C2,AUTO_DEVICE_FAMILY=Stratix V,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {nios2_qsys_data_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_ADDRESS_W} {31};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {nios2_qsys_data_master_translator} {UAV_ADDRESS_W} {31};set_instance_parameter_value {nios2_qsys_data_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_READDATA} {1};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_READ} {1};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_WRITE} {1};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_LOCK} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {SYNC_RESET} {0};add_instance {nios2_qsys_instruction_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_ADDRESS_W} {31};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {UAV_ADDRESS_W} {31};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_READDATA} {1};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_READ} {1};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_WRITE} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_LOCK} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {SYNC_RESET} {0};add_instance {jtag_uart_avalon_jtag_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_ADDRESS_W} {31};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_READ} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {mem_if_ddr3_emif_avl_translator} {altera_merlin_slave_translator};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {AV_ADDRESS_W} {24};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {AV_DATA_W} {512};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {UAV_DATA_W} {512};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {AV_BYTEENABLE_W} {64};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {UAV_BYTEENABLE_W} {64};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {UAV_ADDRESS_W} {31};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {UAV_BURSTCOUNT_W} {9};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {USE_READDATA} {1};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {USE_READ} {1};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {USE_WRITE} {1};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {USE_BEGINBURSTTRANSFER} {1};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {USE_LOCK} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {AV_SYMBOLS_PER_WORD} {64};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {32};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {nios2_qsys_debug_mem_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {AV_ADDRESS_W} {9};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {UAV_ADDRESS_W} {31};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {USE_READ} {1};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {1};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {mm_clock_crossing_bridge_io_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {AV_ADDRESS_W} {10};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {AV_DATA_W} {32};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {UAV_ADDRESS_W} {31};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {USE_READ} {1};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {8};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {onchip_memory2_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_ADDRESS_W} {16};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {onchip_memory2_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {onchip_memory2_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {onchip_memory2_s1_translator} {UAV_ADDRESS_W} {31};set_instance_parameter_value {onchip_memory2_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_READ} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {nios2_qsys_data_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_QOS_H} {93};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_QOS_L} {93};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_DATA_SIDEBAND_H} {91};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_DATA_SIDEBAND_L} {91};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_ADDR_SIDEBAND_H} {90};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_ADDR_SIDEBAND_L} {90};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_BURST_TYPE_H} {89};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_BURST_TYPE_L} {88};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_CACHE_H} {107};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_CACHE_L} {104};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_THREAD_ID_H} {100};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_THREAD_ID_L} {100};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_TRANS_EXCLUSIVE} {72};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_TRANS_LOCK} {71};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_PROTECTION_H} {103};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_PROTECTION_L} {101};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_BURSTWRAP_L} {82};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_BYTE_CNT_H} {81};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_BYTE_CNT_L} {73};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_ADDR_H} {66};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_TRANS_COMPRESSED_READ} {67};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_TRANS_POSTED} {68};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_TRANS_WRITE} {69};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_TRANS_READ} {70};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_SRC_ID_H} {96};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_SRC_ID_L} {94};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_DEST_ID_L} {97};set_instance_parameter_value {nios2_qsys_data_master_agent} {ST_DATA_W} {113};set_instance_parameter_value {nios2_qsys_data_master_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {nios2_qsys_data_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_qsys_data_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios2_qsys_data_master_agent} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {nios2_qsys_data_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_qsys_data_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000041081000&quot;
   end=&quot;0x00000000041081008&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;mem_if_ddr3_emif_avl_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000040000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;nios2_qsys_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000041080800&quot;
   end=&quot;0x00000000041081000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;mm_clock_crossing_bridge_io_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000040000000&quot;
   end=&quot;0x00000000040000400&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;onchip_memory2_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000041040000&quot;
   end=&quot;0x00000000041080000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {nios2_qsys_data_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {nios2_qsys_data_master_agent} {ID} {0};set_instance_parameter_value {nios2_qsys_data_master_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {nios2_qsys_data_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {nios2_qsys_data_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {nios2_qsys_data_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_qsys_data_master_agent} {USE_WRITERESPONSE} {0};add_instance {nios2_qsys_instruction_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_QOS_H} {93};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_QOS_L} {93};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_DATA_SIDEBAND_H} {91};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_DATA_SIDEBAND_L} {91};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_ADDR_SIDEBAND_H} {90};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_ADDR_SIDEBAND_L} {90};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_BURST_TYPE_H} {89};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_BURST_TYPE_L} {88};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_CACHE_H} {107};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_CACHE_L} {104};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_THREAD_ID_H} {100};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_THREAD_ID_L} {100};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_TRANS_EXCLUSIVE} {72};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_TRANS_LOCK} {71};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_PROTECTION_H} {103};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_PROTECTION_L} {101};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_BURSTWRAP_L} {82};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_BYTE_CNT_H} {81};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_BYTE_CNT_L} {73};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_ADDR_H} {66};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_TRANS_COMPRESSED_READ} {67};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_TRANS_POSTED} {68};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_TRANS_WRITE} {69};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_TRANS_READ} {70};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_SRC_ID_H} {96};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_SRC_ID_L} {94};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_DEST_ID_L} {97};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {ST_DATA_W} {113};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;onchip_memory2_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000041040000&quot;
   end=&quot;0x00000000041080000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;nios2_qsys_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000041080800&quot;
   end=&quot;0x00000000041081000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {ID} {1};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {BURSTWRAP_VALUE} {3};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {USE_WRITERESPONSE} {0};add_instance {jtag_uart_avalon_jtag_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_LOCK} {71};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_PROTECTION_H} {103};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_PROTECTION_L} {101};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BURSTWRAP_L} {82};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BYTE_CNT_H} {81};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BYTE_CNT_L} {73};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_ADDR_H} {66};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_COMPRESSED_READ} {67};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_POSTED} {68};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_WRITE} {69};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_READ} {70};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_SRC_ID_H} {96};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_SRC_ID_L} {94};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_DEST_ID_L} {97};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {ST_DATA_W} {113};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {ID} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {ECC_ENABLE} {0};add_instance {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {114};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {jtag_uart_avalon_jtag_slave_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {mem_if_ddr3_emif_avl_agent} {altera_merlin_slave_agent};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent} {PKT_ORI_BURST_SIZE_H} {652};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent} {PKT_ORI_BURST_SIZE_L} {650};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent} {PKT_RESPONSE_STATUS_H} {649};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent} {PKT_RESPONSE_STATUS_L} {648};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent} {PKT_BURST_SIZE_H} {627};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent} {PKT_BURST_SIZE_L} {625};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent} {PKT_TRANS_LOCK} {611};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent} {PKT_BEGIN_BURST} {632};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent} {PKT_PROTECTION_H} {643};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent} {PKT_PROTECTION_L} {641};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent} {PKT_BURSTWRAP_H} {624};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent} {PKT_BURSTWRAP_L} {622};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent} {PKT_BYTE_CNT_H} {621};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent} {PKT_BYTE_CNT_L} {613};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent} {PKT_ADDR_H} {606};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent} {PKT_ADDR_L} {576};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent} {PKT_TRANS_COMPRESSED_READ} {607};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent} {PKT_TRANS_POSTED} {608};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent} {PKT_TRANS_WRITE} {609};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent} {PKT_TRANS_READ} {610};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent} {PKT_DATA_H} {511};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent} {PKT_BYTEEN_H} {575};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent} {PKT_BYTEEN_L} {512};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent} {PKT_SRC_ID_H} {636};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent} {PKT_SRC_ID_L} {634};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent} {PKT_DEST_ID_H} {639};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent} {PKT_DEST_ID_L} {637};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent} {ST_DATA_W} {653};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent} {AVS_BURSTCOUNT_W} {9};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(652:650) response_status(649:648) cache(647:644) protection(643:641) thread_id(640) dest_id(639:637) src_id(636:634) qos(633) begin_burst(632) data_sideband(631) addr_sideband(630) burst_type(629:628) burst_size(627:625) burstwrap(624:622) byte_cnt(621:613) trans_exclusive(612) trans_lock(611) trans_read(610) trans_write(609) trans_posted(608) trans_compressed_read(607) addr(606:576) byteen(575:512) data(511:0)};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent} {MAX_BYTE_CNT} {256};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent} {ID} {1};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent} {ECC_ENABLE} {0};add_instance {mem_if_ddr3_emif_avl_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent_rsp_fifo} {BITS_PER_SYMBOL} {654};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent_rsp_fifo} {FIFO_DEPTH} {33};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {nios2_qsys_debug_mem_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent} {PKT_TRANS_LOCK} {71};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent} {PKT_PROTECTION_H} {103};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent} {PKT_PROTECTION_L} {101};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent} {PKT_BURSTWRAP_L} {82};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent} {PKT_BYTE_CNT_H} {81};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent} {PKT_BYTE_CNT_L} {73};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent} {PKT_ADDR_H} {66};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent} {PKT_TRANS_COMPRESSED_READ} {67};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent} {PKT_TRANS_POSTED} {68};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent} {PKT_TRANS_WRITE} {69};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent} {PKT_TRANS_READ} {70};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent} {PKT_SRC_ID_H} {96};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent} {PKT_SRC_ID_L} {94};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent} {PKT_DEST_ID_L} {97};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent} {ST_DATA_W} {113};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent} {ID} {3};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent} {ECC_ENABLE} {0};add_instance {nios2_qsys_debug_mem_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {114};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {mm_clock_crossing_bridge_io_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent} {PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent} {PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent} {PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent} {PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent} {PKT_TRANS_LOCK} {71};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent} {PKT_PROTECTION_H} {103};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent} {PKT_PROTECTION_L} {101};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent} {PKT_BURSTWRAP_L} {82};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent} {PKT_BYTE_CNT_H} {81};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent} {PKT_BYTE_CNT_L} {73};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent} {PKT_ADDR_H} {66};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent} {PKT_TRANS_COMPRESSED_READ} {67};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent} {PKT_TRANS_POSTED} {68};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent} {PKT_TRANS_WRITE} {69};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent} {PKT_TRANS_READ} {70};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent} {PKT_SRC_ID_H} {96};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent} {PKT_SRC_ID_L} {94};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent} {PKT_DEST_ID_L} {97};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent} {ST_DATA_W} {113};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent} {ID} {2};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent} {ECC_ENABLE} {0};add_instance {mm_clock_crossing_bridge_io_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {114};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent_rsp_fifo} {FIFO_DEPTH} {9};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {onchip_memory2_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_TRANS_LOCK} {71};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_PROTECTION_H} {103};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_PROTECTION_L} {101};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_BURSTWRAP_L} {82};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_BYTE_CNT_H} {81};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_BYTE_CNT_L} {73};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_ADDR_H} {66};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_TRANS_COMPRESSED_READ} {67};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_TRANS_POSTED} {68};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_TRANS_WRITE} {69};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_TRANS_READ} {70};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_SRC_ID_H} {96};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_SRC_ID_L} {94};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_DEST_ID_L} {97};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {onchip_memory2_s1_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {onchip_memory2_s1_agent} {ST_DATA_W} {113};set_instance_parameter_value {onchip_memory2_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {onchip_memory2_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_memory2_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};set_instance_parameter_value {onchip_memory2_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {onchip_memory2_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {onchip_memory2_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {onchip_memory2_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {onchip_memory2_s1_agent} {ID} {4};set_instance_parameter_value {onchip_memory2_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_memory2_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_memory2_s1_agent} {ECC_ENABLE} {0};add_instance {onchip_memory2_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {onchip_memory2_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {onchip_memory2_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {114};set_instance_parameter_value {onchip_memory2_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {onchip_memory2_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {onchip_memory2_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {onchip_memory2_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {onchip_memory2_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {onchip_memory2_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {onchip_memory2_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {onchip_memory2_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {onchip_memory2_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {onchip_memory2_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {onchip_memory2_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {onchip_memory2_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {1 2 4 3 0 };set_instance_parameter_value {router} {CHANNEL_ID} {00010 01000 10000 00100 00001 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both both both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x40000000 0x41040000 0x41080800 0x41081000 };set_instance_parameter_value {router} {END_ADDRESS} {0x40000000 0x40000400 0x41080000 0x41081000 0x41081008 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {66};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {103};set_instance_parameter_value {router} {PKT_PROTECTION_L} {101};set_instance_parameter_value {router} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router} {PKT_DEST_ID_L} {97};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {69};set_instance_parameter_value {router} {PKT_TRANS_READ} {70};set_instance_parameter_value {router} {ST_DATA_W} {113};set_instance_parameter_value {router} {ST_CHANNEL_W} {5};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {1};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {4 3 };set_instance_parameter_value {router_001} {CHANNEL_ID} {10 01 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x41040000 0x41080800 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x41080000 0x41081000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {66};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {103};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {101};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {97};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {69};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {70};set_instance_parameter_value {router_001} {ST_DATA_W} {113};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {5};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {4};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {66};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {103};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {101};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {97};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {69};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {70};set_instance_parameter_value {router_002} {ST_DATA_W} {113};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {5};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {606};set_instance_parameter_value {router_003} {PKT_ADDR_L} {576};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {643};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {641};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {639};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {637};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {609};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {610};set_instance_parameter_value {router_003} {ST_DATA_W} {653};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {5};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(652:650) response_status(649:648) cache(647:644) protection(643:641) thread_id(640) dest_id(639:637) src_id(636:634) qos(633) begin_burst(632) data_sideband(631) addr_sideband(630) burst_type(629:628) burst_size(627:625) burstwrap(624:622) byte_cnt(621:613) trans_exclusive(612) trans_lock(611) trans_read(610) trans_write(609) trans_posted(608) trans_compressed_read(607) addr(606:576) byteen(575:512) data(511:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_004} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {66};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {103};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {101};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {97};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {69};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {70};set_instance_parameter_value {router_004} {ST_DATA_W} {113};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {5};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {0 };set_instance_parameter_value {router_005} {CHANNEL_ID} {1 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {66};set_instance_parameter_value {router_005} {PKT_ADDR_L} {36};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {103};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {101};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {97};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {69};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {70};set_instance_parameter_value {router_005} {ST_DATA_W} {113};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {5};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_006} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {66};set_instance_parameter_value {router_006} {PKT_ADDR_L} {36};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {103};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {101};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {97};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {69};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {70};set_instance_parameter_value {router_006} {ST_DATA_W} {113};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {5};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};add_instance {nios2_qsys_data_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {nios2_qsys_data_master_limiter} {PKT_DEST_ID_H} {99};set_instance_parameter_value {nios2_qsys_data_master_limiter} {PKT_DEST_ID_L} {97};set_instance_parameter_value {nios2_qsys_data_master_limiter} {PKT_SRC_ID_H} {96};set_instance_parameter_value {nios2_qsys_data_master_limiter} {PKT_SRC_ID_L} {94};set_instance_parameter_value {nios2_qsys_data_master_limiter} {PKT_BYTE_CNT_H} {81};set_instance_parameter_value {nios2_qsys_data_master_limiter} {PKT_BYTE_CNT_L} {73};set_instance_parameter_value {nios2_qsys_data_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_qsys_data_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_qsys_data_master_limiter} {PKT_TRANS_POSTED} {68};set_instance_parameter_value {nios2_qsys_data_master_limiter} {PKT_TRANS_WRITE} {69};set_instance_parameter_value {nios2_qsys_data_master_limiter} {PKT_THREAD_ID_H} {100};set_instance_parameter_value {nios2_qsys_data_master_limiter} {PKT_THREAD_ID_L} {100};set_instance_parameter_value {nios2_qsys_data_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {nios2_qsys_data_master_limiter} {MAX_OUTSTANDING_RESPONSES} {32};set_instance_parameter_value {nios2_qsys_data_master_limiter} {PIPELINED} {0};set_instance_parameter_value {nios2_qsys_data_master_limiter} {ST_DATA_W} {113};set_instance_parameter_value {nios2_qsys_data_master_limiter} {ST_CHANNEL_W} {5};set_instance_parameter_value {nios2_qsys_data_master_limiter} {VALID_WIDTH} {5};set_instance_parameter_value {nios2_qsys_data_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {nios2_qsys_data_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {nios2_qsys_data_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {nios2_qsys_data_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {nios2_qsys_data_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_qsys_data_master_limiter} {REORDER} {0};add_instance {nios2_qsys_instruction_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {PKT_DEST_ID_H} {99};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {PKT_DEST_ID_L} {97};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {PKT_SRC_ID_H} {96};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {PKT_SRC_ID_L} {94};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {PKT_BYTE_CNT_H} {81};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {PKT_BYTE_CNT_L} {73};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {PKT_TRANS_POSTED} {68};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {PKT_TRANS_WRITE} {69};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {PKT_THREAD_ID_H} {100};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {PKT_THREAD_ID_L} {100};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {MAX_OUTSTANDING_RESPONSES} {1};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {PIPELINED} {0};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {ST_DATA_W} {113};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {ST_CHANNEL_W} {5};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {VALID_WIDTH} {5};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {REORDER} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {113};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {5};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {5};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {113};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {5};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {113};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {71};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {113};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {71};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {113};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {71};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {113};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {71};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {113};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {71};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {113};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {113};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {113};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {113};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {113};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {113};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {5};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {71};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {113};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {71};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};add_instance {mem_if_ddr3_emif_avl_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {IN_PKT_ADDR_H} {66};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {81};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {73};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {67};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {69};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {84};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {82};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {72};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {IN_ST_DATA_W} {113};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {OUT_PKT_ADDR_H} {606};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {OUT_PKT_ADDR_L} {576};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {OUT_PKT_DATA_H} {511};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {575};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {512};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {621};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {613};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {607};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {627};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {625};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {649};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {648};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {612};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {629};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {628};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {650};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {652};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {OUT_ST_DATA_W} {653};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(652:650) response_status(649:648) cache(647:644) protection(643:641) thread_id(640) dest_id(639:637) src_id(636:634) qos(633) begin_burst(632) data_sideband(631) addr_sideband(630) burst_type(629:628) burst_size(627:625) burstwrap(624:622) byte_cnt(621:613) trans_exclusive(612) trans_lock(611) trans_read(610) trans_write(609) trans_posted(608) trans_compressed_read(607) addr(606:576) byteen(575:512) data(511:0)};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {mem_if_ddr3_emif_avl_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {IN_PKT_ADDR_H} {606};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {IN_PKT_ADDR_L} {576};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {IN_PKT_DATA_H} {511};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {IN_PKT_BYTEEN_H} {575};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {IN_PKT_BYTEEN_L} {512};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {621};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {613};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {607};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {609};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {624};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {622};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {627};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {625};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {649};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {648};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {612};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {629};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {628};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {650};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {652};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {IN_ST_DATA_W} {653};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {OUT_PKT_ADDR_H} {66};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {81};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {73};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {67};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {72};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {OUT_ST_DATA_W} {113};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(652:650) response_status(649:648) cache(647:644) protection(643:641) thread_id(640) dest_id(639:637) src_id(636:634) qos(633) begin_burst(632) data_sideband(631) addr_sideband(630) burst_type(629:628) burst_size(627:625) burstwrap(624:622) byte_cnt(621:613) trans_exclusive(612) trans_lock(611) trans_read(610) trans_write(609) trans_posted(608) trans_compressed_read(607) addr(606:576) byteen(575:512) data(511:0)};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {crosser} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser} {DATA_WIDTH} {113};set_instance_parameter_value {crosser} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {crosser} {USE_PACKETS} {1};set_instance_parameter_value {crosser} {USE_CHANNEL} {1};set_instance_parameter_value {crosser} {CHANNEL_WIDTH} {5};set_instance_parameter_value {crosser} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser} {USE_ERROR} {0};set_instance_parameter_value {crosser} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_001} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_001} {DATA_WIDTH} {113};set_instance_parameter_value {crosser_001} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {crosser_001} {USE_PACKETS} {1};set_instance_parameter_value {crosser_001} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_001} {CHANNEL_WIDTH} {5};set_instance_parameter_value {crosser_001} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_001} {USE_ERROR} {0};set_instance_parameter_value {crosser_001} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_001} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {USE_OUTPUT_PIPELINE} {0};add_instance {nios2_qsys_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {nios2_qsys_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {nios2_qsys_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {nios2_qsys_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {nios2_qsys_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {mem_if_ddr3_emif_soft_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {mem_if_ddr3_emif_soft_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {mem_if_ddr3_emif_soft_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {mem_if_ddr3_emif_soft_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {mem_if_ddr3_emif_soft_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {jtag_uart_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {jtag_uart_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {jtag_uart_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {jtag_uart_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {jtag_uart_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {mm_clock_crossing_bridge_io_s0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {mem_if_ddr3_emif_afi_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {mem_if_ddr3_emif_afi_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {200000000};set_instance_parameter_value {mem_if_ddr3_emif_afi_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {clk_50_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_50_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_50_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {nios2_qsys_data_master_translator.avalon_universal_master_0} {nios2_qsys_data_master_agent.av} {avalon};set_connection_parameter_value {nios2_qsys_data_master_translator.avalon_universal_master_0/nios2_qsys_data_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {nios2_qsys_data_master_translator.avalon_universal_master_0/nios2_qsys_data_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {nios2_qsys_data_master_translator.avalon_universal_master_0/nios2_qsys_data_master_agent.av} {defaultConnection} {false};add_connection {nios2_qsys_instruction_master_translator.avalon_universal_master_0} {nios2_qsys_instruction_master_agent.av} {avalon};set_connection_parameter_value {nios2_qsys_instruction_master_translator.avalon_universal_master_0/nios2_qsys_instruction_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {nios2_qsys_instruction_master_translator.avalon_universal_master_0/nios2_qsys_instruction_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {nios2_qsys_instruction_master_translator.avalon_universal_master_0/nios2_qsys_instruction_master_agent.av} {defaultConnection} {false};add_connection {jtag_uart_avalon_jtag_slave_agent.m0} {jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {jtag_uart_avalon_jtag_slave_agent.m0/jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {jtag_uart_avalon_jtag_slave_agent.m0/jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {jtag_uart_avalon_jtag_slave_agent.m0/jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {jtag_uart_avalon_jtag_slave_agent.rf_source} {jtag_uart_avalon_jtag_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {jtag_uart_avalon_jtag_slave_agent_rsp_fifo.out} {jtag_uart_avalon_jtag_slave_agent.rf_sink} {avalon_streaming};add_connection {jtag_uart_avalon_jtag_slave_agent.rdata_fifo_src} {jtag_uart_avalon_jtag_slave_agent_rdata_fifo.in} {avalon_streaming};add_connection {jtag_uart_avalon_jtag_slave_agent_rdata_fifo.out} {jtag_uart_avalon_jtag_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {jtag_uart_avalon_jtag_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/jtag_uart_avalon_jtag_slave_agent.cp} {qsys_mm.command};add_connection {mem_if_ddr3_emif_avl_agent.m0} {mem_if_ddr3_emif_avl_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {mem_if_ddr3_emif_avl_agent.m0/mem_if_ddr3_emif_avl_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {mem_if_ddr3_emif_avl_agent.m0/mem_if_ddr3_emif_avl_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {mem_if_ddr3_emif_avl_agent.m0/mem_if_ddr3_emif_avl_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {mem_if_ddr3_emif_avl_agent.rf_source} {mem_if_ddr3_emif_avl_agent_rsp_fifo.in} {avalon_streaming};add_connection {mem_if_ddr3_emif_avl_agent_rsp_fifo.out} {mem_if_ddr3_emif_avl_agent.rf_sink} {avalon_streaming};add_connection {mem_if_ddr3_emif_avl_agent.rdata_fifo_src} {mem_if_ddr3_emif_avl_agent.rdata_fifo_sink} {avalon_streaming};add_connection {nios2_qsys_debug_mem_slave_agent.m0} {nios2_qsys_debug_mem_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {nios2_qsys_debug_mem_slave_agent.m0/nios2_qsys_debug_mem_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {nios2_qsys_debug_mem_slave_agent.m0/nios2_qsys_debug_mem_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {nios2_qsys_debug_mem_slave_agent.m0/nios2_qsys_debug_mem_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {nios2_qsys_debug_mem_slave_agent.rf_source} {nios2_qsys_debug_mem_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {nios2_qsys_debug_mem_slave_agent_rsp_fifo.out} {nios2_qsys_debug_mem_slave_agent.rf_sink} {avalon_streaming};add_connection {nios2_qsys_debug_mem_slave_agent.rdata_fifo_src} {nios2_qsys_debug_mem_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_002.src} {nios2_qsys_debug_mem_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/nios2_qsys_debug_mem_slave_agent.cp} {qsys_mm.command};add_connection {mm_clock_crossing_bridge_io_s0_agent.m0} {mm_clock_crossing_bridge_io_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {mm_clock_crossing_bridge_io_s0_agent.m0/mm_clock_crossing_bridge_io_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {mm_clock_crossing_bridge_io_s0_agent.m0/mm_clock_crossing_bridge_io_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {mm_clock_crossing_bridge_io_s0_agent.m0/mm_clock_crossing_bridge_io_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {mm_clock_crossing_bridge_io_s0_agent.rf_source} {mm_clock_crossing_bridge_io_s0_agent_rsp_fifo.in} {avalon_streaming};add_connection {mm_clock_crossing_bridge_io_s0_agent_rsp_fifo.out} {mm_clock_crossing_bridge_io_s0_agent.rf_sink} {avalon_streaming};add_connection {mm_clock_crossing_bridge_io_s0_agent.rdata_fifo_src} {mm_clock_crossing_bridge_io_s0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_003.src} {mm_clock_crossing_bridge_io_s0_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/mm_clock_crossing_bridge_io_s0_agent.cp} {qsys_mm.command};add_connection {onchip_memory2_s1_agent.m0} {onchip_memory2_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {onchip_memory2_s1_agent.m0/onchip_memory2_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {onchip_memory2_s1_agent.m0/onchip_memory2_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {onchip_memory2_s1_agent.m0/onchip_memory2_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {onchip_memory2_s1_agent.rf_source} {onchip_memory2_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {onchip_memory2_s1_agent_rsp_fifo.out} {onchip_memory2_s1_agent.rf_sink} {avalon_streaming};add_connection {onchip_memory2_s1_agent.rdata_fifo_src} {onchip_memory2_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_004.src} {onchip_memory2_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/onchip_memory2_s1_agent.cp} {qsys_mm.command};add_connection {nios2_qsys_data_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {nios2_qsys_data_master_agent.cp/router.sink} {qsys_mm.command};add_connection {nios2_qsys_instruction_master_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {nios2_qsys_instruction_master_agent.cp/router_001.sink} {qsys_mm.command};add_connection {jtag_uart_avalon_jtag_slave_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {jtag_uart_avalon_jtag_slave_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux.sink} {qsys_mm.response};add_connection {mem_if_ddr3_emif_avl_agent.rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {mem_if_ddr3_emif_avl_agent.rp/router_003.sink} {qsys_mm.response};add_connection {nios2_qsys_debug_mem_slave_agent.rp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {nios2_qsys_debug_mem_slave_agent.rp/router_004.sink} {qsys_mm.response};add_connection {router_004.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {mm_clock_crossing_bridge_io_s0_agent.rp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {mm_clock_crossing_bridge_io_s0_agent.rp/router_005.sink} {qsys_mm.response};add_connection {router_005.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {onchip_memory2_s1_agent.rp} {router_006.sink} {avalon_streaming};preview_set_connection_tag {onchip_memory2_s1_agent.rp/router_006.sink} {qsys_mm.response};add_connection {router_006.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {router.src} {nios2_qsys_data_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/nios2_qsys_data_master_limiter.cmd_sink} {qsys_mm.command};add_connection {nios2_qsys_data_master_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {nios2_qsys_data_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {nios2_qsys_data_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/nios2_qsys_data_master_limiter.rsp_sink} {qsys_mm.response};add_connection {nios2_qsys_data_master_limiter.rsp_src} {nios2_qsys_data_master_agent.rp} {avalon_streaming};preview_set_connection_tag {nios2_qsys_data_master_limiter.rsp_src/nios2_qsys_data_master_agent.rp} {qsys_mm.response};add_connection {router_001.src} {nios2_qsys_instruction_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_001.src/nios2_qsys_instruction_master_limiter.cmd_sink} {qsys_mm.command};add_connection {nios2_qsys_instruction_master_limiter.cmd_src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {nios2_qsys_instruction_master_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.command};add_connection {rsp_mux_001.src} {nios2_qsys_instruction_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/nios2_qsys_instruction_master_limiter.rsp_sink} {qsys_mm.response};add_connection {nios2_qsys_instruction_master_limiter.rsp_src} {nios2_qsys_instruction_master_agent.rp} {avalon_streaming};preview_set_connection_tag {nios2_qsys_instruction_master_limiter.rsp_src/nios2_qsys_instruction_master_agent.rp} {qsys_mm.response};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux.src4} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux_002.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux_002.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src1} {cmd_mux_004.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src1/cmd_mux_004.sink1} {qsys_mm.command};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_002.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux_003.src0} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.response};add_connection {rsp_demux_004.src0} {rsp_mux.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.response};add_connection {rsp_demux_004.src1} {rsp_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src1/rsp_mux_001.sink1} {qsys_mm.response};add_connection {cmd_mux_001.src} {mem_if_ddr3_emif_avl_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/mem_if_ddr3_emif_avl_cmd_width_adapter.sink} {qsys_mm.command};add_connection {mem_if_ddr3_emif_avl_cmd_width_adapter.src} {mem_if_ddr3_emif_avl_agent.cp} {avalon_streaming};preview_set_connection_tag {mem_if_ddr3_emif_avl_cmd_width_adapter.src/mem_if_ddr3_emif_avl_agent.cp} {qsys_mm.command};add_connection {router_003.src} {mem_if_ddr3_emif_avl_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/mem_if_ddr3_emif_avl_rsp_width_adapter.sink} {qsys_mm.response};add_connection {mem_if_ddr3_emif_avl_rsp_width_adapter.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {mem_if_ddr3_emif_avl_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {cmd_demux.src0} {crosser.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/crosser.in} {qsys_mm.command};add_connection {crosser.out} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {crosser.out/cmd_mux.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {crosser_001.in} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/crosser_001.in} {qsys_mm.response};add_connection {crosser_001.out} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {crosser_001.out/rsp_mux.sink0} {qsys_mm.response};add_connection {nios2_qsys_data_master_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {nios2_qsys_instruction_master_limiter.cmd_valid} {cmd_demux_001.sink_valid} {avalon_streaming};add_connection {nios2_qsys_reset_reset_bridge.out_reset} {nios2_qsys_data_master_translator.reset} {reset};add_connection {nios2_qsys_reset_reset_bridge.out_reset} {nios2_qsys_instruction_master_translator.reset} {reset};add_connection {nios2_qsys_reset_reset_bridge.out_reset} {nios2_qsys_debug_mem_slave_translator.reset} {reset};add_connection {nios2_qsys_reset_reset_bridge.out_reset} {onchip_memory2_s1_translator.reset} {reset};add_connection {nios2_qsys_reset_reset_bridge.out_reset} {nios2_qsys_data_master_agent.clk_reset} {reset};add_connection {nios2_qsys_reset_reset_bridge.out_reset} {nios2_qsys_instruction_master_agent.clk_reset} {reset};add_connection {nios2_qsys_reset_reset_bridge.out_reset} {nios2_qsys_debug_mem_slave_agent.clk_reset} {reset};add_connection {nios2_qsys_reset_reset_bridge.out_reset} {nios2_qsys_debug_mem_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_qsys_reset_reset_bridge.out_reset} {onchip_memory2_s1_agent.clk_reset} {reset};add_connection {nios2_qsys_reset_reset_bridge.out_reset} {onchip_memory2_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_qsys_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {nios2_qsys_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {nios2_qsys_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {nios2_qsys_reset_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {nios2_qsys_reset_reset_bridge.out_reset} {nios2_qsys_data_master_limiter.clk_reset} {reset};add_connection {nios2_qsys_reset_reset_bridge.out_reset} {nios2_qsys_instruction_master_limiter.clk_reset} {reset};add_connection {nios2_qsys_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {nios2_qsys_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {nios2_qsys_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {nios2_qsys_reset_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {nios2_qsys_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {nios2_qsys_reset_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {nios2_qsys_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {nios2_qsys_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {nios2_qsys_reset_reset_bridge.out_reset} {crosser.in_clk_reset} {reset};add_connection {nios2_qsys_reset_reset_bridge.out_reset} {crosser_001.out_clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {jtag_uart_avalon_jtag_slave_translator.reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {jtag_uart_avalon_jtag_slave_agent.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {jtag_uart_avalon_jtag_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {jtag_uart_avalon_jtag_slave_agent_rdata_fifo.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {crosser.out_clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {crosser_001.in_clk_reset} {reset};add_connection {mm_clock_crossing_bridge_io_s0_reset_reset_bridge.out_reset} {mem_if_ddr3_emif_avl_translator.reset} {reset};add_connection {mm_clock_crossing_bridge_io_s0_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_io_s0_translator.reset} {reset};add_connection {mm_clock_crossing_bridge_io_s0_reset_reset_bridge.out_reset} {mem_if_ddr3_emif_avl_agent.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_io_s0_reset_reset_bridge.out_reset} {mem_if_ddr3_emif_avl_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_io_s0_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_io_s0_agent.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_io_s0_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_io_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_io_s0_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_io_s0_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_io_s0_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_io_s0_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_io_s0_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_io_s0_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_io_s0_reset_reset_bridge.out_reset} {mem_if_ddr3_emif_avl_cmd_width_adapter.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_io_s0_reset_reset_bridge.out_reset} {mem_if_ddr3_emif_avl_rsp_width_adapter.clk_reset} {reset};add_connection {mem_if_ddr3_emif_afi_clk_clock_bridge.out_clk} {nios2_qsys_data_master_translator.clk} {clock};add_connection {mem_if_ddr3_emif_afi_clk_clock_bridge.out_clk} {nios2_qsys_instruction_master_translator.clk} {clock};add_connection {mem_if_ddr3_emif_afi_clk_clock_bridge.out_clk} {mem_if_ddr3_emif_avl_translator.clk} {clock};add_connection {mem_if_ddr3_emif_afi_clk_clock_bridge.out_clk} {nios2_qsys_debug_mem_slave_translator.clk} {clock};add_connection {mem_if_ddr3_emif_afi_clk_clock_bridge.out_clk} {mm_clock_crossing_bridge_io_s0_translator.clk} {clock};add_connection {mem_if_ddr3_emif_afi_clk_clock_bridge.out_clk} {onchip_memory2_s1_translator.clk} {clock};add_connection {mem_if_ddr3_emif_afi_clk_clock_bridge.out_clk} {nios2_qsys_data_master_agent.clk} {clock};add_connection {mem_if_ddr3_emif_afi_clk_clock_bridge.out_clk} {nios2_qsys_instruction_master_agent.clk} {clock};add_connection {mem_if_ddr3_emif_afi_clk_clock_bridge.out_clk} {mem_if_ddr3_emif_avl_agent.clk} {clock};add_connection {mem_if_ddr3_emif_afi_clk_clock_bridge.out_clk} {mem_if_ddr3_emif_avl_agent_rsp_fifo.clk} {clock};add_connection {mem_if_ddr3_emif_afi_clk_clock_bridge.out_clk} {nios2_qsys_debug_mem_slave_agent.clk} {clock};add_connection {mem_if_ddr3_emif_afi_clk_clock_bridge.out_clk} {nios2_qsys_debug_mem_slave_agent_rsp_fifo.clk} {clock};add_connection {mem_if_ddr3_emif_afi_clk_clock_bridge.out_clk} {mm_clock_crossing_bridge_io_s0_agent.clk} {clock};add_connection {mem_if_ddr3_emif_afi_clk_clock_bridge.out_clk} {mm_clock_crossing_bridge_io_s0_agent_rsp_fifo.clk} {clock};add_connection {mem_if_ddr3_emif_afi_clk_clock_bridge.out_clk} {onchip_memory2_s1_agent.clk} {clock};add_connection {mem_if_ddr3_emif_afi_clk_clock_bridge.out_clk} {onchip_memory2_s1_agent_rsp_fifo.clk} {clock};add_connection {mem_if_ddr3_emif_afi_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {mem_if_ddr3_emif_afi_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {mem_if_ddr3_emif_afi_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {mem_if_ddr3_emif_afi_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {mem_if_ddr3_emif_afi_clk_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {mem_if_ddr3_emif_afi_clk_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {mem_if_ddr3_emif_afi_clk_clock_bridge.out_clk} {nios2_qsys_data_master_limiter.clk} {clock};add_connection {mem_if_ddr3_emif_afi_clk_clock_bridge.out_clk} {nios2_qsys_instruction_master_limiter.clk} {clock};add_connection {mem_if_ddr3_emif_afi_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {mem_if_ddr3_emif_afi_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {mem_if_ddr3_emif_afi_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {mem_if_ddr3_emif_afi_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {mem_if_ddr3_emif_afi_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {mem_if_ddr3_emif_afi_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {mem_if_ddr3_emif_afi_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {mem_if_ddr3_emif_afi_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {mem_if_ddr3_emif_afi_clk_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {mem_if_ddr3_emif_afi_clk_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {mem_if_ddr3_emif_afi_clk_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {mem_if_ddr3_emif_afi_clk_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {mem_if_ddr3_emif_afi_clk_clock_bridge.out_clk} {mem_if_ddr3_emif_avl_cmd_width_adapter.clk} {clock};add_connection {mem_if_ddr3_emif_afi_clk_clock_bridge.out_clk} {mem_if_ddr3_emif_avl_rsp_width_adapter.clk} {clock};add_connection {mem_if_ddr3_emif_afi_clk_clock_bridge.out_clk} {crosser.in_clk} {clock};add_connection {mem_if_ddr3_emif_afi_clk_clock_bridge.out_clk} {crosser_001.out_clk} {clock};add_connection {mem_if_ddr3_emif_afi_clk_clock_bridge.out_clk} {nios2_qsys_reset_reset_bridge.clk} {clock};add_connection {mem_if_ddr3_emif_afi_clk_clock_bridge.out_clk} {mem_if_ddr3_emif_soft_reset_reset_bridge.clk} {clock};add_connection {mem_if_ddr3_emif_afi_clk_clock_bridge.out_clk} {mm_clock_crossing_bridge_io_s0_reset_reset_bridge.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {jtag_uart_avalon_jtag_slave_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {jtag_uart_avalon_jtag_slave_agent.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {jtag_uart_avalon_jtag_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {jtag_uart_avalon_jtag_slave_agent_rdata_fifo.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {crosser.out_clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {crosser_001.in_clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {jtag_uart_reset_reset_bridge.clk} {clock};add_interface {clk_50_clk} {clock} {slave};set_interface_property {clk_50_clk} {EXPORT_OF} {clk_50_clk_clock_bridge.in_clk};add_interface {mem_if_ddr3_emif_afi_clk} {clock} {slave};set_interface_property {mem_if_ddr3_emif_afi_clk} {EXPORT_OF} {mem_if_ddr3_emif_afi_clk_clock_bridge.in_clk};add_interface {jtag_uart_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {jtag_uart_reset_reset_bridge_in_reset} {EXPORT_OF} {jtag_uart_reset_reset_bridge.in_reset};add_interface {mem_if_ddr3_emif_soft_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {mem_if_ddr3_emif_soft_reset_reset_bridge_in_reset} {EXPORT_OF} {mem_if_ddr3_emif_soft_reset_reset_bridge.in_reset};add_interface {mm_clock_crossing_bridge_io_s0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {mm_clock_crossing_bridge_io_s0_reset_reset_bridge_in_reset} {EXPORT_OF} {mm_clock_crossing_bridge_io_s0_reset_reset_bridge.in_reset};add_interface {nios2_qsys_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {nios2_qsys_reset_reset_bridge_in_reset} {EXPORT_OF} {nios2_qsys_reset_reset_bridge.in_reset};add_interface {nios2_qsys_data_master} {avalon} {slave};set_interface_property {nios2_qsys_data_master} {EXPORT_OF} {nios2_qsys_data_master_translator.avalon_anti_master_0};add_interface {nios2_qsys_instruction_master} {avalon} {slave};set_interface_property {nios2_qsys_instruction_master} {EXPORT_OF} {nios2_qsys_instruction_master_translator.avalon_anti_master_0};add_interface {jtag_uart_avalon_jtag_slave} {avalon} {master};set_interface_property {jtag_uart_avalon_jtag_slave} {EXPORT_OF} {jtag_uart_avalon_jtag_slave_translator.avalon_anti_slave_0};add_interface {mem_if_ddr3_emif_avl} {avalon} {master};set_interface_property {mem_if_ddr3_emif_avl} {EXPORT_OF} {mem_if_ddr3_emif_avl_translator.avalon_anti_slave_0};add_interface {mm_clock_crossing_bridge_io_s0} {avalon} {master};set_interface_property {mm_clock_crossing_bridge_io_s0} {EXPORT_OF} {mm_clock_crossing_bridge_io_s0_translator.avalon_anti_slave_0};add_interface {nios2_qsys_debug_mem_slave} {avalon} {master};set_interface_property {nios2_qsys_debug_mem_slave} {EXPORT_OF} {nios2_qsys_debug_mem_slave_translator.avalon_anti_slave_0};add_interface {onchip_memory2_s1} {avalon} {master};set_interface_property {onchip_memory2_s1} {EXPORT_OF} {onchip_memory2_s1_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.jtag_uart.avalon_jtag_slave} {0};set_module_assignment {interconnect_id.mem_if_ddr3_emif.avl} {1};set_module_assignment {interconnect_id.mm_clock_crossing_bridge_io.s0} {2};set_module_assignment {interconnect_id.nios2_qsys.data_master} {0};set_module_assignment {interconnect_id.nios2_qsys.debug_mem_slave} {3};set_module_assignment {interconnect_id.nios2_qsys.instruction_master} {1};set_module_assignment {interconnect_id.onchip_memory2.s1} {4};(altera_merlin_master_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=31,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=31,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=31,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=1,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=31,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=31,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=24,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=3,AV_BYTEENABLE_W=64,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=512,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=32,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=64,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=200000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=31,UAV_BURSTCOUNT_W=9,UAV_BYTEENABLE_W=64,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=512,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=1,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=9,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=1,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=200000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=31,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=10,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=8,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=200000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=31,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=16,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=200000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=31,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:16.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000041081000&quot;
   end=&quot;0x00000000041081008&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;mem_if_ddr3_emif_avl_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000040000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;nios2_qsys_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000041080800&quot;
   end=&quot;0x00000000041081000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;mm_clock_crossing_bridge_io_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000040000000&quot;
   end=&quot;0x00000000040000400&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;onchip_memory2_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000041040000&quot;
   end=&quot;0x00000000041080000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=7,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),PKT_ADDR_H=66,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=90,PKT_ADDR_SIDEBAND_L=90,PKT_BEGIN_BURST=92,PKT_BURSTWRAP_H=84,PKT_BURSTWRAP_L=82,PKT_BURST_SIZE_H=87,PKT_BURST_SIZE_L=85,PKT_BURST_TYPE_H=89,PKT_BURST_TYPE_L=88,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=81,PKT_BYTE_CNT_L=73,PKT_CACHE_H=107,PKT_CACHE_L=104,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=91,PKT_DATA_SIDEBAND_L=91,PKT_DEST_ID_H=99,PKT_DEST_ID_L=97,PKT_ORI_BURST_SIZE_H=112,PKT_ORI_BURST_SIZE_L=110,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_QOS_H=93,PKT_QOS_L=93,PKT_RESPONSE_STATUS_H=109,PKT_RESPONSE_STATUS_L=108,PKT_SRC_ID_H=96,PKT_SRC_ID_L=94,PKT_THREAD_ID_H=100,PKT_THREAD_ID_L=100,PKT_TRANS_COMPRESSED_READ=67,PKT_TRANS_EXCLUSIVE=72,PKT_TRANS_LOCK=71,PKT_TRANS_POSTED=68,PKT_TRANS_READ=70,PKT_TRANS_WRITE=69,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=5,ST_DATA_W=113,SUPPRESS_0_BYTEEN_RSP=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:16.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;onchip_memory2_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000041040000&quot;
   end=&quot;0x00000000041080000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;nios2_qsys_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000041080800&quot;
   end=&quot;0x00000000041081000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=1,BURSTWRAP_VALUE=3,CACHE_VALUE=0,ID=1,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),PKT_ADDR_H=66,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=90,PKT_ADDR_SIDEBAND_L=90,PKT_BEGIN_BURST=92,PKT_BURSTWRAP_H=84,PKT_BURSTWRAP_L=82,PKT_BURST_SIZE_H=87,PKT_BURST_SIZE_L=85,PKT_BURST_TYPE_H=89,PKT_BURST_TYPE_L=88,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=81,PKT_BYTE_CNT_L=73,PKT_CACHE_H=107,PKT_CACHE_L=104,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=91,PKT_DATA_SIDEBAND_L=91,PKT_DEST_ID_H=99,PKT_DEST_ID_L=97,PKT_ORI_BURST_SIZE_H=112,PKT_ORI_BURST_SIZE_L=110,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_QOS_H=93,PKT_QOS_L=93,PKT_RESPONSE_STATUS_H=109,PKT_RESPONSE_STATUS_L=108,PKT_SRC_ID_H=96,PKT_SRC_ID_L=94,PKT_THREAD_ID_H=100,PKT_THREAD_ID_L=100,PKT_TRANS_COMPRESSED_READ=67,PKT_TRANS_EXCLUSIVE=72,PKT_TRANS_LOCK=71,PKT_TRANS_POSTED=68,PKT_TRANS_READ=70,PKT_TRANS_WRITE=69,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=5,ST_DATA_W=113,SUPPRESS_0_BYTEEN_RSP=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),PKT_ADDR_H=66,PKT_ADDR_L=36,PKT_BEGIN_BURST=92,PKT_BURSTWRAP_H=84,PKT_BURSTWRAP_L=82,PKT_BURST_SIZE_H=87,PKT_BURST_SIZE_L=85,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=81,PKT_BYTE_CNT_L=73,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=99,PKT_DEST_ID_L=97,PKT_ORI_BURST_SIZE_H=112,PKT_ORI_BURST_SIZE_L=110,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_RESPONSE_STATUS_H=109,PKT_RESPONSE_STATUS_L=108,PKT_SRC_ID_H=96,PKT_SRC_ID_L=94,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=67,PKT_TRANS_LOCK=71,PKT_TRANS_POSTED=68,PKT_TRANS_READ=70,PKT_TRANS_WRITE=69,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=5,ST_DATA_W=113,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=114,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=34,CHANNEL_WIDTH=0,EMPTY_LATENCY=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=9,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=1,MAX_BURSTWRAP=7,MAX_BYTE_CNT=256,MERLIN_PACKET_FORMAT=ori_burst_size(652:650) response_status(649:648) cache(647:644) protection(643:641) thread_id(640) dest_id(639:637) src_id(636:634) qos(633) begin_burst(632) data_sideband(631) addr_sideband(630) burst_type(629:628) burst_size(627:625) burstwrap(624:622) byte_cnt(621:613) trans_exclusive(612) trans_lock(611) trans_read(610) trans_write(609) trans_posted(608) trans_compressed_read(607) addr(606:576) byteen(575:512) data(511:0),PKT_ADDR_H=606,PKT_ADDR_L=576,PKT_BEGIN_BURST=632,PKT_BURSTWRAP_H=624,PKT_BURSTWRAP_L=622,PKT_BURST_SIZE_H=627,PKT_BURST_SIZE_L=625,PKT_BYTEEN_H=575,PKT_BYTEEN_L=512,PKT_BYTE_CNT_H=621,PKT_BYTE_CNT_L=613,PKT_DATA_H=511,PKT_DATA_L=0,PKT_DEST_ID_H=639,PKT_DEST_ID_L=637,PKT_ORI_BURST_SIZE_H=652,PKT_ORI_BURST_SIZE_L=650,PKT_PROTECTION_H=643,PKT_PROTECTION_L=641,PKT_RESPONSE_STATUS_H=649,PKT_RESPONSE_STATUS_L=648,PKT_SRC_ID_H=636,PKT_SRC_ID_L=634,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=607,PKT_TRANS_LOCK=611,PKT_TRANS_POSTED=608,PKT_TRANS_READ=610,PKT_TRANS_WRITE=609,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=5,ST_DATA_W=653,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=654,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=33,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=3,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),PKT_ADDR_H=66,PKT_ADDR_L=36,PKT_BEGIN_BURST=92,PKT_BURSTWRAP_H=84,PKT_BURSTWRAP_L=82,PKT_BURST_SIZE_H=87,PKT_BURST_SIZE_L=85,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=81,PKT_BYTE_CNT_L=73,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=99,PKT_DEST_ID_L=97,PKT_ORI_BURST_SIZE_H=112,PKT_ORI_BURST_SIZE_L=110,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_RESPONSE_STATUS_H=109,PKT_RESPONSE_STATUS_L=108,PKT_SRC_ID_H=96,PKT_SRC_ID_L=94,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=67,PKT_TRANS_LOCK=71,PKT_TRANS_POSTED=68,PKT_TRANS_READ=70,PKT_TRANS_WRITE=69,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=5,ST_DATA_W=113,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=114,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=2,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),PKT_ADDR_H=66,PKT_ADDR_L=36,PKT_BEGIN_BURST=92,PKT_BURSTWRAP_H=84,PKT_BURSTWRAP_L=82,PKT_BURST_SIZE_H=87,PKT_BURST_SIZE_L=85,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=81,PKT_BYTE_CNT_L=73,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=99,PKT_DEST_ID_L=97,PKT_ORI_BURST_SIZE_H=112,PKT_ORI_BURST_SIZE_L=110,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_RESPONSE_STATUS_H=109,PKT_RESPONSE_STATUS_L=108,PKT_SRC_ID_H=96,PKT_SRC_ID_L=94,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=67,PKT_TRANS_LOCK=71,PKT_TRANS_POSTED=68,PKT_TRANS_READ=70,PKT_TRANS_WRITE=69,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=5,ST_DATA_W=113,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=114,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=9,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=4,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),PKT_ADDR_H=66,PKT_ADDR_L=36,PKT_BEGIN_BURST=92,PKT_BURSTWRAP_H=84,PKT_BURSTWRAP_L=82,PKT_BURST_SIZE_H=87,PKT_BURST_SIZE_L=85,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=81,PKT_BYTE_CNT_L=73,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=99,PKT_DEST_ID_L=97,PKT_ORI_BURST_SIZE_H=112,PKT_ORI_BURST_SIZE_L=110,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_RESPONSE_STATUS_H=109,PKT_RESPONSE_STATUS_L=108,PKT_SRC_ID_H=96,PKT_SRC_ID_L=94,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=67,PKT_TRANS_LOCK=71,PKT_TRANS_POSTED=68,PKT_TRANS_READ=70,PKT_TRANS_WRITE=69,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=5,ST_DATA_W=113,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=114,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_router:16.1:CHANNEL_ID=00010,01000,10000,00100,00001,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,2,4,3,0,END_ADDRESS=0x40000000,0x40000400,0x41080000,0x41081000,0x41081008,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,PKT_ADDR_H=66,PKT_ADDR_L=36,PKT_DEST_ID_H=99,PKT_DEST_ID_L=97,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_TRANS_READ=70,PKT_TRANS_WRITE=69,SECURED_RANGE_LIST=0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,SLAVES_INFO=1:00010:0x0:0x40000000:both:1:0:0:1,2:01000:0x40000000:0x40000400:both:1:0:0:1,4:10000:0x41040000:0x41080000:both:1:0:0:1,3:00100:0x41080800:0x41081000:both:1:0:0:1,0:00001:0x41081000:0x41081008:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x40000000,0x41040000,0x41080800,0x41081000,ST_CHANNEL_W=5,ST_DATA_W=113,TYPE_OF_TRANSACTION=both,both,both,both,both)(altera_merlin_router:16.1:CHANNEL_ID=10,01,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=4,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=4,3,END_ADDRESS=0x41080000,0x41081000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=66,PKT_ADDR_L=36,PKT_DEST_ID_H=99,PKT_DEST_ID_L=97,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_TRANS_READ=70,PKT_TRANS_WRITE=69,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=4:10:0x41040000:0x41080000:both:1:0:0:1,3:01:0x41080800:0x41081000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x41040000,0x41080800,ST_CHANNEL_W=5,ST_DATA_W=113,TYPE_OF_TRANSACTION=both,both)(altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=66,PKT_ADDR_L=36,PKT_DEST_ID_H=99,PKT_DEST_ID_L=97,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_TRANS_READ=70,PKT_TRANS_WRITE=69,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=5,ST_DATA_W=113,TYPE_OF_TRANSACTION=both)(altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(652:650) response_status(649:648) cache(647:644) protection(643:641) thread_id(640) dest_id(639:637) src_id(636:634) qos(633) begin_burst(632) data_sideband(631) addr_sideband(630) burst_type(629:628) burst_size(627:625) burstwrap(624:622) byte_cnt(621:613) trans_exclusive(612) trans_lock(611) trans_read(610) trans_write(609) trans_posted(608) trans_compressed_read(607) addr(606:576) byteen(575:512) data(511:0),NON_SECURED_TAG=1,PKT_ADDR_H=606,PKT_ADDR_L=576,PKT_DEST_ID_H=639,PKT_DEST_ID_L=637,PKT_PROTECTION_H=643,PKT_PROTECTION_L=641,PKT_TRANS_READ=610,PKT_TRANS_WRITE=609,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=5,ST_DATA_W=653,TYPE_OF_TRANSACTION=both)(altera_merlin_router:16.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=66,PKT_ADDR_L=36,PKT_DEST_ID_H=99,PKT_DEST_ID_L=97,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_TRANS_READ=70,PKT_TRANS_WRITE=69,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=5,ST_DATA_W=113,TYPE_OF_TRANSACTION=both,read)(altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=66,PKT_ADDR_L=36,PKT_DEST_ID_H=99,PKT_DEST_ID_L=97,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_TRANS_READ=70,PKT_TRANS_WRITE=69,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=5,ST_DATA_W=113,TYPE_OF_TRANSACTION=both)(altera_merlin_router:16.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=66,PKT_ADDR_L=36,PKT_DEST_ID_H=99,PKT_DEST_ID_L=97,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_TRANS_READ=70,PKT_TRANS_WRITE=69,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=5,ST_DATA_W=113,TYPE_OF_TRANSACTION=both,read)(altera_merlin_traffic_limiter:16.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=32,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=81,PKT_BYTE_CNT_L=73,PKT_DEST_ID_H=99,PKT_DEST_ID_L=97,PKT_SRC_ID_H=96,PKT_SRC_ID_L=94,PKT_THREAD_ID_H=100,PKT_THREAD_ID_L=100,PKT_TRANS_POSTED=68,PKT_TRANS_WRITE=69,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=5,ST_DATA_W=113,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=5)(altera_merlin_traffic_limiter:16.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=1,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=81,PKT_BYTE_CNT_L=73,PKT_DEST_ID_H=99,PKT_DEST_ID_L=97,PKT_SRC_ID_H=96,PKT_SRC_ID_L=94,PKT_THREAD_ID_H=100,PKT_THREAD_ID_L=100,PKT_TRANS_POSTED=68,PKT_TRANS_WRITE=69,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=5,ST_DATA_W=113,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=5)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=200000000,AUTO_DEVICE_FAMILY=Stratix V,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),NUM_OUTPUTS=5,ST_CHANNEL_W=5,ST_DATA_W=113,VALID_WIDTH=5)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=200000000,AUTO_DEVICE_FAMILY=Stratix V,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=5,ST_DATA_W=113,VALID_WIDTH=5)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=71,ST_CHANNEL_W=5,ST_DATA_W=113,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=71,ST_CHANNEL_W=5,ST_DATA_W=113,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=71,ST_CHANNEL_W=5,ST_DATA_W=113,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=71,ST_CHANNEL_W=5,ST_DATA_W=113,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=71,ST_CHANNEL_W=5,ST_DATA_W=113,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Stratix V,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=5,ST_DATA_W=113,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=200000000,AUTO_DEVICE_FAMILY=Stratix V,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=5,ST_DATA_W=113,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=200000000,AUTO_DEVICE_FAMILY=Stratix V,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=5,ST_DATA_W=113,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=200000000,AUTO_DEVICE_FAMILY=Stratix V,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=5,ST_DATA_W=113,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=200000000,AUTO_DEVICE_FAMILY=Stratix V,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=5,ST_DATA_W=113,VALID_WIDTH=1)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),NUM_INPUTS=5,PIPELINE_ARB=0,PKT_TRANS_LOCK=71,ST_CHANNEL_W=5,ST_DATA_W=113,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=71,ST_CHANNEL_W=5,ST_DATA_W=113,USE_EXTERNAL_ARB=0)(altera_merlin_width_adapter:16.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=66,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=84,IN_PKT_BURSTWRAP_L=82,IN_PKT_BURST_SIZE_H=87,IN_PKT_BURST_SIZE_L=85,IN_PKT_BURST_TYPE_H=89,IN_PKT_BURST_TYPE_L=88,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=81,IN_PKT_BYTE_CNT_L=73,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=112,IN_PKT_ORI_BURST_SIZE_L=110,IN_PKT_RESPONSE_STATUS_H=109,IN_PKT_RESPONSE_STATUS_L=108,IN_PKT_TRANS_COMPRESSED_READ=67,IN_PKT_TRANS_EXCLUSIVE=72,IN_PKT_TRANS_WRITE=69,IN_ST_DATA_W=113,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(652:650) response_status(649:648) cache(647:644) protection(643:641) thread_id(640) dest_id(639:637) src_id(636:634) qos(633) begin_burst(632) data_sideband(631) addr_sideband(630) burst_type(629:628) burst_size(627:625) burstwrap(624:622) byte_cnt(621:613) trans_exclusive(612) trans_lock(611) trans_read(610) trans_write(609) trans_posted(608) trans_compressed_read(607) addr(606:576) byteen(575:512) data(511:0),OUT_PKT_ADDR_H=606,OUT_PKT_ADDR_L=576,OUT_PKT_BURST_SIZE_H=627,OUT_PKT_BURST_SIZE_L=625,OUT_PKT_BURST_TYPE_H=629,OUT_PKT_BURST_TYPE_L=628,OUT_PKT_BYTEEN_H=575,OUT_PKT_BYTEEN_L=512,OUT_PKT_BYTE_CNT_H=621,OUT_PKT_BYTE_CNT_L=613,OUT_PKT_DATA_H=511,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=652,OUT_PKT_ORI_BURST_SIZE_L=650,OUT_PKT_RESPONSE_STATUS_H=649,OUT_PKT_RESPONSE_STATUS_L=648,OUT_PKT_TRANS_COMPRESSED_READ=607,OUT_PKT_TRANS_EXCLUSIVE=612,OUT_ST_DATA_W=653,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=5)(altera_merlin_width_adapter:16.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(652:650) response_status(649:648) cache(647:644) protection(643:641) thread_id(640) dest_id(639:637) src_id(636:634) qos(633) begin_burst(632) data_sideband(631) addr_sideband(630) burst_type(629:628) burst_size(627:625) burstwrap(624:622) byte_cnt(621:613) trans_exclusive(612) trans_lock(611) trans_read(610) trans_write(609) trans_posted(608) trans_compressed_read(607) addr(606:576) byteen(575:512) data(511:0),IN_PKT_ADDR_H=606,IN_PKT_ADDR_L=576,IN_PKT_BURSTWRAP_H=624,IN_PKT_BURSTWRAP_L=622,IN_PKT_BURST_SIZE_H=627,IN_PKT_BURST_SIZE_L=625,IN_PKT_BURST_TYPE_H=629,IN_PKT_BURST_TYPE_L=628,IN_PKT_BYTEEN_H=575,IN_PKT_BYTEEN_L=512,IN_PKT_BYTE_CNT_H=621,IN_PKT_BYTE_CNT_L=613,IN_PKT_DATA_H=511,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=652,IN_PKT_ORI_BURST_SIZE_L=650,IN_PKT_RESPONSE_STATUS_H=649,IN_PKT_RESPONSE_STATUS_L=648,IN_PKT_TRANS_COMPRESSED_READ=607,IN_PKT_TRANS_EXCLUSIVE=612,IN_PKT_TRANS_WRITE=609,IN_ST_DATA_W=653,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=66,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=87,OUT_PKT_BURST_SIZE_L=85,OUT_PKT_BURST_TYPE_H=89,OUT_PKT_BURST_TYPE_L=88,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=81,OUT_PKT_BYTE_CNT_L=73,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=112,OUT_PKT_ORI_BURST_SIZE_L=110,OUT_PKT_RESPONSE_STATUS_H=109,OUT_PKT_RESPONSE_STATUS_L=108,OUT_PKT_TRANS_COMPRESSED_READ=67,OUT_PKT_TRANS_EXCLUSIVE=72,OUT_ST_DATA_W=113,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=5)(altera_avalon_st_handshake_clock_crosser:16.1:AUTO_IN_CLK_CLOCK_RATE=200000000,AUTO_OUT_CLK_CLOCK_RATE=50000000,BITS_PER_SYMBOL=113,CHANNEL_WIDTH=5,DATA_WIDTH=113,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:16.1:AUTO_IN_CLK_CLOCK_RATE=50000000,AUTO_OUT_CLK_CLOCK_RATE=200000000,BITS_PER_SYMBOL=113,CHANNEL_WIDTH=5,DATA_WIDTH=113,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=200000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=200000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=200000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=200000000,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=50000000,NUM_CLOCK_OUTPUTS=1)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)"
   instancePathKey="S5_DDR3_QSYS:.:mm_interconnect_0"
   kind="altera_mm_interconnect"
   version="16.1"
   name="S5_DDR3_QSYS_mm_interconnect_0">
  <parameter name="AUTO_DEVICE" value="5SGXEA7N2F45C2" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {nios2_qsys_data_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_ADDRESS_W} {31};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {nios2_qsys_data_master_translator} {UAV_ADDRESS_W} {31};set_instance_parameter_value {nios2_qsys_data_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_READDATA} {1};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_READ} {1};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_WRITE} {1};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_LOCK} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {SYNC_RESET} {0};add_instance {nios2_qsys_instruction_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_ADDRESS_W} {31};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {UAV_ADDRESS_W} {31};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_READDATA} {1};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_READ} {1};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_WRITE} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_LOCK} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {SYNC_RESET} {0};add_instance {jtag_uart_avalon_jtag_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_ADDRESS_W} {31};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_READ} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {mem_if_ddr3_emif_avl_translator} {altera_merlin_slave_translator};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {AV_ADDRESS_W} {24};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {AV_DATA_W} {512};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {UAV_DATA_W} {512};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {AV_BYTEENABLE_W} {64};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {UAV_BYTEENABLE_W} {64};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {UAV_ADDRESS_W} {31};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {UAV_BURSTCOUNT_W} {9};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {USE_READDATA} {1};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {USE_READ} {1};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {USE_WRITE} {1};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {USE_BEGINBURSTTRANSFER} {1};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {USE_LOCK} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {AV_SYMBOLS_PER_WORD} {64};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {32};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {nios2_qsys_debug_mem_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {AV_ADDRESS_W} {9};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {UAV_ADDRESS_W} {31};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {USE_READ} {1};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {1};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {nios2_qsys_debug_mem_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {mm_clock_crossing_bridge_io_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {AV_ADDRESS_W} {10};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {AV_DATA_W} {32};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {UAV_ADDRESS_W} {31};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {USE_READ} {1};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {8};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {onchip_memory2_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_ADDRESS_W} {16};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {onchip_memory2_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {onchip_memory2_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {onchip_memory2_s1_translator} {UAV_ADDRESS_W} {31};set_instance_parameter_value {onchip_memory2_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_READ} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {nios2_qsys_data_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_QOS_H} {93};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_QOS_L} {93};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_DATA_SIDEBAND_H} {91};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_DATA_SIDEBAND_L} {91};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_ADDR_SIDEBAND_H} {90};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_ADDR_SIDEBAND_L} {90};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_BURST_TYPE_H} {89};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_BURST_TYPE_L} {88};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_CACHE_H} {107};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_CACHE_L} {104};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_THREAD_ID_H} {100};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_THREAD_ID_L} {100};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_TRANS_EXCLUSIVE} {72};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_TRANS_LOCK} {71};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_PROTECTION_H} {103};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_PROTECTION_L} {101};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_BURSTWRAP_L} {82};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_BYTE_CNT_H} {81};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_BYTE_CNT_L} {73};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_ADDR_H} {66};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_TRANS_COMPRESSED_READ} {67};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_TRANS_POSTED} {68};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_TRANS_WRITE} {69};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_TRANS_READ} {70};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_SRC_ID_H} {96};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_SRC_ID_L} {94};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_DEST_ID_L} {97};set_instance_parameter_value {nios2_qsys_data_master_agent} {ST_DATA_W} {113};set_instance_parameter_value {nios2_qsys_data_master_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {nios2_qsys_data_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_qsys_data_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios2_qsys_data_master_agent} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {nios2_qsys_data_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_qsys_data_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000041081000&quot;
   end=&quot;0x00000000041081008&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;mem_if_ddr3_emif_avl_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000040000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;nios2_qsys_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000041080800&quot;
   end=&quot;0x00000000041081000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;mm_clock_crossing_bridge_io_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000040000000&quot;
   end=&quot;0x00000000040000400&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;onchip_memory2_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000041040000&quot;
   end=&quot;0x00000000041080000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {nios2_qsys_data_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {nios2_qsys_data_master_agent} {ID} {0};set_instance_parameter_value {nios2_qsys_data_master_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {nios2_qsys_data_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {nios2_qsys_data_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {nios2_qsys_data_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_qsys_data_master_agent} {USE_WRITERESPONSE} {0};add_instance {nios2_qsys_instruction_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_QOS_H} {93};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_QOS_L} {93};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_DATA_SIDEBAND_H} {91};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_DATA_SIDEBAND_L} {91};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_ADDR_SIDEBAND_H} {90};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_ADDR_SIDEBAND_L} {90};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_BURST_TYPE_H} {89};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_BURST_TYPE_L} {88};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_CACHE_H} {107};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_CACHE_L} {104};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_THREAD_ID_H} {100};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_THREAD_ID_L} {100};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_TRANS_EXCLUSIVE} {72};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_TRANS_LOCK} {71};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_PROTECTION_H} {103};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_PROTECTION_L} {101};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_BURSTWRAP_L} {82};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_BYTE_CNT_H} {81};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_BYTE_CNT_L} {73};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_ADDR_H} {66};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_TRANS_COMPRESSED_READ} {67};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_TRANS_POSTED} {68};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_TRANS_WRITE} {69};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_TRANS_READ} {70};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_SRC_ID_H} {96};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_SRC_ID_L} {94};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_DEST_ID_L} {97};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {ST_DATA_W} {113};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;onchip_memory2_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000041040000&quot;
   end=&quot;0x00000000041080000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;nios2_qsys_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000041080800&quot;
   end=&quot;0x00000000041081000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {ID} {1};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {BURSTWRAP_VALUE} {3};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {USE_WRITERESPONSE} {0};add_instance {jtag_uart_avalon_jtag_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_LOCK} {71};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_PROTECTION_H} {103};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_PROTECTION_L} {101};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BURSTWRAP_L} {82};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BYTE_CNT_H} {81};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BYTE_CNT_L} {73};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_ADDR_H} {66};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_COMPRESSED_READ} {67};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_POSTED} {68};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_WRITE} {69};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_READ} {70};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_SRC_ID_H} {96};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_SRC_ID_L} {94};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_DEST_ID_L} {97};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {ST_DATA_W} {113};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {ID} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {ECC_ENABLE} {0};add_instance {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {114};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {jtag_uart_avalon_jtag_slave_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {mem_if_ddr3_emif_avl_agent} {altera_merlin_slave_agent};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent} {PKT_ORI_BURST_SIZE_H} {652};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent} {PKT_ORI_BURST_SIZE_L} {650};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent} {PKT_RESPONSE_STATUS_H} {649};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent} {PKT_RESPONSE_STATUS_L} {648};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent} {PKT_BURST_SIZE_H} {627};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent} {PKT_BURST_SIZE_L} {625};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent} {PKT_TRANS_LOCK} {611};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent} {PKT_BEGIN_BURST} {632};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent} {PKT_PROTECTION_H} {643};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent} {PKT_PROTECTION_L} {641};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent} {PKT_BURSTWRAP_H} {624};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent} {PKT_BURSTWRAP_L} {622};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent} {PKT_BYTE_CNT_H} {621};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent} {PKT_BYTE_CNT_L} {613};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent} {PKT_ADDR_H} {606};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent} {PKT_ADDR_L} {576};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent} {PKT_TRANS_COMPRESSED_READ} {607};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent} {PKT_TRANS_POSTED} {608};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent} {PKT_TRANS_WRITE} {609};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent} {PKT_TRANS_READ} {610};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent} {PKT_DATA_H} {511};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent} {PKT_BYTEEN_H} {575};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent} {PKT_BYTEEN_L} {512};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent} {PKT_SRC_ID_H} {636};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent} {PKT_SRC_ID_L} {634};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent} {PKT_DEST_ID_H} {639};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent} {PKT_DEST_ID_L} {637};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent} {ST_DATA_W} {653};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent} {AVS_BURSTCOUNT_W} {9};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(652:650) response_status(649:648) cache(647:644) protection(643:641) thread_id(640) dest_id(639:637) src_id(636:634) qos(633) begin_burst(632) data_sideband(631) addr_sideband(630) burst_type(629:628) burst_size(627:625) burstwrap(624:622) byte_cnt(621:613) trans_exclusive(612) trans_lock(611) trans_read(610) trans_write(609) trans_posted(608) trans_compressed_read(607) addr(606:576) byteen(575:512) data(511:0)};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent} {MAX_BYTE_CNT} {256};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent} {ID} {1};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent} {ECC_ENABLE} {0};add_instance {mem_if_ddr3_emif_avl_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent_rsp_fifo} {BITS_PER_SYMBOL} {654};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent_rsp_fifo} {FIFO_DEPTH} {33};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {mem_if_ddr3_emif_avl_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {nios2_qsys_debug_mem_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent} {PKT_TRANS_LOCK} {71};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent} {PKT_PROTECTION_H} {103};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent} {PKT_PROTECTION_L} {101};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent} {PKT_BURSTWRAP_L} {82};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent} {PKT_BYTE_CNT_H} {81};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent} {PKT_BYTE_CNT_L} {73};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent} {PKT_ADDR_H} {66};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent} {PKT_TRANS_COMPRESSED_READ} {67};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent} {PKT_TRANS_POSTED} {68};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent} {PKT_TRANS_WRITE} {69};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent} {PKT_TRANS_READ} {70};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent} {PKT_SRC_ID_H} {96};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent} {PKT_SRC_ID_L} {94};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent} {PKT_DEST_ID_L} {97};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent} {ST_DATA_W} {113};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent} {ID} {3};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent} {ECC_ENABLE} {0};add_instance {nios2_qsys_debug_mem_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {114};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {nios2_qsys_debug_mem_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {mm_clock_crossing_bridge_io_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent} {PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent} {PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent} {PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent} {PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent} {PKT_TRANS_LOCK} {71};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent} {PKT_PROTECTION_H} {103};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent} {PKT_PROTECTION_L} {101};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent} {PKT_BURSTWRAP_L} {82};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent} {PKT_BYTE_CNT_H} {81};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent} {PKT_BYTE_CNT_L} {73};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent} {PKT_ADDR_H} {66};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent} {PKT_TRANS_COMPRESSED_READ} {67};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent} {PKT_TRANS_POSTED} {68};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent} {PKT_TRANS_WRITE} {69};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent} {PKT_TRANS_READ} {70};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent} {PKT_SRC_ID_H} {96};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent} {PKT_SRC_ID_L} {94};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent} {PKT_DEST_ID_L} {97};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent} {ST_DATA_W} {113};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent} {ID} {2};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent} {ECC_ENABLE} {0};add_instance {mm_clock_crossing_bridge_io_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {114};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent_rsp_fifo} {FIFO_DEPTH} {9};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {onchip_memory2_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_TRANS_LOCK} {71};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_PROTECTION_H} {103};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_PROTECTION_L} {101};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_BURSTWRAP_L} {82};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_BYTE_CNT_H} {81};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_BYTE_CNT_L} {73};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_ADDR_H} {66};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_TRANS_COMPRESSED_READ} {67};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_TRANS_POSTED} {68};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_TRANS_WRITE} {69};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_TRANS_READ} {70};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_SRC_ID_H} {96};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_SRC_ID_L} {94};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_DEST_ID_L} {97};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {onchip_memory2_s1_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {onchip_memory2_s1_agent} {ST_DATA_W} {113};set_instance_parameter_value {onchip_memory2_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {onchip_memory2_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_memory2_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};set_instance_parameter_value {onchip_memory2_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {onchip_memory2_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {onchip_memory2_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {onchip_memory2_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {onchip_memory2_s1_agent} {ID} {4};set_instance_parameter_value {onchip_memory2_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_memory2_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_memory2_s1_agent} {ECC_ENABLE} {0};add_instance {onchip_memory2_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {onchip_memory2_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {onchip_memory2_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {114};set_instance_parameter_value {onchip_memory2_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {onchip_memory2_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {onchip_memory2_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {onchip_memory2_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {onchip_memory2_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {onchip_memory2_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {onchip_memory2_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {onchip_memory2_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {onchip_memory2_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {onchip_memory2_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {onchip_memory2_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {onchip_memory2_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {1 2 4 3 0 };set_instance_parameter_value {router} {CHANNEL_ID} {00010 01000 10000 00100 00001 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both both both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x40000000 0x41040000 0x41080800 0x41081000 };set_instance_parameter_value {router} {END_ADDRESS} {0x40000000 0x40000400 0x41080000 0x41081000 0x41081008 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {66};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {103};set_instance_parameter_value {router} {PKT_PROTECTION_L} {101};set_instance_parameter_value {router} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router} {PKT_DEST_ID_L} {97};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {69};set_instance_parameter_value {router} {PKT_TRANS_READ} {70};set_instance_parameter_value {router} {ST_DATA_W} {113};set_instance_parameter_value {router} {ST_CHANNEL_W} {5};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {1};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {4 3 };set_instance_parameter_value {router_001} {CHANNEL_ID} {10 01 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x41040000 0x41080800 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x41080000 0x41081000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {66};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {103};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {101};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {97};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {69};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {70};set_instance_parameter_value {router_001} {ST_DATA_W} {113};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {5};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {4};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {66};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {103};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {101};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {97};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {69};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {70};set_instance_parameter_value {router_002} {ST_DATA_W} {113};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {5};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {606};set_instance_parameter_value {router_003} {PKT_ADDR_L} {576};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {643};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {641};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {639};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {637};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {609};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {610};set_instance_parameter_value {router_003} {ST_DATA_W} {653};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {5};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(652:650) response_status(649:648) cache(647:644) protection(643:641) thread_id(640) dest_id(639:637) src_id(636:634) qos(633) begin_burst(632) data_sideband(631) addr_sideband(630) burst_type(629:628) burst_size(627:625) burstwrap(624:622) byte_cnt(621:613) trans_exclusive(612) trans_lock(611) trans_read(610) trans_write(609) trans_posted(608) trans_compressed_read(607) addr(606:576) byteen(575:512) data(511:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_004} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {66};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {103};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {101};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {97};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {69};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {70};set_instance_parameter_value {router_004} {ST_DATA_W} {113};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {5};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {0 };set_instance_parameter_value {router_005} {CHANNEL_ID} {1 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {66};set_instance_parameter_value {router_005} {PKT_ADDR_L} {36};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {103};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {101};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {97};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {69};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {70};set_instance_parameter_value {router_005} {ST_DATA_W} {113};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {5};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_006} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {66};set_instance_parameter_value {router_006} {PKT_ADDR_L} {36};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {103};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {101};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {97};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {69};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {70};set_instance_parameter_value {router_006} {ST_DATA_W} {113};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {5};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};add_instance {nios2_qsys_data_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {nios2_qsys_data_master_limiter} {PKT_DEST_ID_H} {99};set_instance_parameter_value {nios2_qsys_data_master_limiter} {PKT_DEST_ID_L} {97};set_instance_parameter_value {nios2_qsys_data_master_limiter} {PKT_SRC_ID_H} {96};set_instance_parameter_value {nios2_qsys_data_master_limiter} {PKT_SRC_ID_L} {94};set_instance_parameter_value {nios2_qsys_data_master_limiter} {PKT_BYTE_CNT_H} {81};set_instance_parameter_value {nios2_qsys_data_master_limiter} {PKT_BYTE_CNT_L} {73};set_instance_parameter_value {nios2_qsys_data_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_qsys_data_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_qsys_data_master_limiter} {PKT_TRANS_POSTED} {68};set_instance_parameter_value {nios2_qsys_data_master_limiter} {PKT_TRANS_WRITE} {69};set_instance_parameter_value {nios2_qsys_data_master_limiter} {PKT_THREAD_ID_H} {100};set_instance_parameter_value {nios2_qsys_data_master_limiter} {PKT_THREAD_ID_L} {100};set_instance_parameter_value {nios2_qsys_data_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {nios2_qsys_data_master_limiter} {MAX_OUTSTANDING_RESPONSES} {32};set_instance_parameter_value {nios2_qsys_data_master_limiter} {PIPELINED} {0};set_instance_parameter_value {nios2_qsys_data_master_limiter} {ST_DATA_W} {113};set_instance_parameter_value {nios2_qsys_data_master_limiter} {ST_CHANNEL_W} {5};set_instance_parameter_value {nios2_qsys_data_master_limiter} {VALID_WIDTH} {5};set_instance_parameter_value {nios2_qsys_data_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {nios2_qsys_data_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {nios2_qsys_data_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {nios2_qsys_data_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {nios2_qsys_data_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_qsys_data_master_limiter} {REORDER} {0};add_instance {nios2_qsys_instruction_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {PKT_DEST_ID_H} {99};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {PKT_DEST_ID_L} {97};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {PKT_SRC_ID_H} {96};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {PKT_SRC_ID_L} {94};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {PKT_BYTE_CNT_H} {81};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {PKT_BYTE_CNT_L} {73};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {PKT_TRANS_POSTED} {68};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {PKT_TRANS_WRITE} {69};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {PKT_THREAD_ID_H} {100};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {PKT_THREAD_ID_L} {100};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {MAX_OUTSTANDING_RESPONSES} {1};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {PIPELINED} {0};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {ST_DATA_W} {113};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {ST_CHANNEL_W} {5};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {VALID_WIDTH} {5};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {REORDER} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {113};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {5};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {5};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {113};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {5};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {113};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {71};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {113};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {71};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {113};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {71};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {113};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {71};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {113};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {71};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {113};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {113};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {113};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {113};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {113};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {113};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {5};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {71};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {113};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {71};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};add_instance {mem_if_ddr3_emif_avl_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {IN_PKT_ADDR_H} {66};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {81};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {73};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {67};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {69};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {84};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {82};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {72};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {IN_ST_DATA_W} {113};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {OUT_PKT_ADDR_H} {606};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {OUT_PKT_ADDR_L} {576};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {OUT_PKT_DATA_H} {511};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {575};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {512};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {621};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {613};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {607};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {627};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {625};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {649};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {648};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {612};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {629};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {628};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {650};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {652};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {OUT_ST_DATA_W} {653};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(652:650) response_status(649:648) cache(647:644) protection(643:641) thread_id(640) dest_id(639:637) src_id(636:634) qos(633) begin_burst(632) data_sideband(631) addr_sideband(630) burst_type(629:628) burst_size(627:625) burstwrap(624:622) byte_cnt(621:613) trans_exclusive(612) trans_lock(611) trans_read(610) trans_write(609) trans_posted(608) trans_compressed_read(607) addr(606:576) byteen(575:512) data(511:0)};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {mem_if_ddr3_emif_avl_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {mem_if_ddr3_emif_avl_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {IN_PKT_ADDR_H} {606};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {IN_PKT_ADDR_L} {576};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {IN_PKT_DATA_H} {511};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {IN_PKT_BYTEEN_H} {575};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {IN_PKT_BYTEEN_L} {512};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {621};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {613};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {607};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {609};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {624};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {622};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {627};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {625};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {649};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {648};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {612};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {629};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {628};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {650};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {652};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {IN_ST_DATA_W} {653};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {OUT_PKT_ADDR_H} {66};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {81};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {73};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {67};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {72};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {OUT_ST_DATA_W} {113};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(652:650) response_status(649:648) cache(647:644) protection(643:641) thread_id(640) dest_id(639:637) src_id(636:634) qos(633) begin_burst(632) data_sideband(631) addr_sideband(630) burst_type(629:628) burst_size(627:625) burstwrap(624:622) byte_cnt(621:613) trans_exclusive(612) trans_lock(611) trans_read(610) trans_write(609) trans_posted(608) trans_compressed_read(607) addr(606:576) byteen(575:512) data(511:0)};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {mem_if_ddr3_emif_avl_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {crosser} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser} {DATA_WIDTH} {113};set_instance_parameter_value {crosser} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {crosser} {USE_PACKETS} {1};set_instance_parameter_value {crosser} {USE_CHANNEL} {1};set_instance_parameter_value {crosser} {CHANNEL_WIDTH} {5};set_instance_parameter_value {crosser} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser} {USE_ERROR} {0};set_instance_parameter_value {crosser} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_001} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_001} {DATA_WIDTH} {113};set_instance_parameter_value {crosser_001} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {crosser_001} {USE_PACKETS} {1};set_instance_parameter_value {crosser_001} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_001} {CHANNEL_WIDTH} {5};set_instance_parameter_value {crosser_001} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_001} {USE_ERROR} {0};set_instance_parameter_value {crosser_001} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_001} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {USE_OUTPUT_PIPELINE} {0};add_instance {nios2_qsys_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {nios2_qsys_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {nios2_qsys_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {nios2_qsys_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {nios2_qsys_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {mem_if_ddr3_emif_soft_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {mem_if_ddr3_emif_soft_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {mem_if_ddr3_emif_soft_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {mem_if_ddr3_emif_soft_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {mem_if_ddr3_emif_soft_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {jtag_uart_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {jtag_uart_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {jtag_uart_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {jtag_uart_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {jtag_uart_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {mm_clock_crossing_bridge_io_s0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_io_s0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {mem_if_ddr3_emif_afi_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {mem_if_ddr3_emif_afi_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {200000000};set_instance_parameter_value {mem_if_ddr3_emif_afi_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {clk_50_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_50_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_50_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {nios2_qsys_data_master_translator.avalon_universal_master_0} {nios2_qsys_data_master_agent.av} {avalon};set_connection_parameter_value {nios2_qsys_data_master_translator.avalon_universal_master_0/nios2_qsys_data_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {nios2_qsys_data_master_translator.avalon_universal_master_0/nios2_qsys_data_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {nios2_qsys_data_master_translator.avalon_universal_master_0/nios2_qsys_data_master_agent.av} {defaultConnection} {false};add_connection {nios2_qsys_instruction_master_translator.avalon_universal_master_0} {nios2_qsys_instruction_master_agent.av} {avalon};set_connection_parameter_value {nios2_qsys_instruction_master_translator.avalon_universal_master_0/nios2_qsys_instruction_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {nios2_qsys_instruction_master_translator.avalon_universal_master_0/nios2_qsys_instruction_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {nios2_qsys_instruction_master_translator.avalon_universal_master_0/nios2_qsys_instruction_master_agent.av} {defaultConnection} {false};add_connection {jtag_uart_avalon_jtag_slave_agent.m0} {jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {jtag_uart_avalon_jtag_slave_agent.m0/jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {jtag_uart_avalon_jtag_slave_agent.m0/jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {jtag_uart_avalon_jtag_slave_agent.m0/jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {jtag_uart_avalon_jtag_slave_agent.rf_source} {jtag_uart_avalon_jtag_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {jtag_uart_avalon_jtag_slave_agent_rsp_fifo.out} {jtag_uart_avalon_jtag_slave_agent.rf_sink} {avalon_streaming};add_connection {jtag_uart_avalon_jtag_slave_agent.rdata_fifo_src} {jtag_uart_avalon_jtag_slave_agent_rdata_fifo.in} {avalon_streaming};add_connection {jtag_uart_avalon_jtag_slave_agent_rdata_fifo.out} {jtag_uart_avalon_jtag_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {jtag_uart_avalon_jtag_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/jtag_uart_avalon_jtag_slave_agent.cp} {qsys_mm.command};add_connection {mem_if_ddr3_emif_avl_agent.m0} {mem_if_ddr3_emif_avl_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {mem_if_ddr3_emif_avl_agent.m0/mem_if_ddr3_emif_avl_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {mem_if_ddr3_emif_avl_agent.m0/mem_if_ddr3_emif_avl_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {mem_if_ddr3_emif_avl_agent.m0/mem_if_ddr3_emif_avl_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {mem_if_ddr3_emif_avl_agent.rf_source} {mem_if_ddr3_emif_avl_agent_rsp_fifo.in} {avalon_streaming};add_connection {mem_if_ddr3_emif_avl_agent_rsp_fifo.out} {mem_if_ddr3_emif_avl_agent.rf_sink} {avalon_streaming};add_connection {mem_if_ddr3_emif_avl_agent.rdata_fifo_src} {mem_if_ddr3_emif_avl_agent.rdata_fifo_sink} {avalon_streaming};add_connection {nios2_qsys_debug_mem_slave_agent.m0} {nios2_qsys_debug_mem_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {nios2_qsys_debug_mem_slave_agent.m0/nios2_qsys_debug_mem_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {nios2_qsys_debug_mem_slave_agent.m0/nios2_qsys_debug_mem_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {nios2_qsys_debug_mem_slave_agent.m0/nios2_qsys_debug_mem_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {nios2_qsys_debug_mem_slave_agent.rf_source} {nios2_qsys_debug_mem_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {nios2_qsys_debug_mem_slave_agent_rsp_fifo.out} {nios2_qsys_debug_mem_slave_agent.rf_sink} {avalon_streaming};add_connection {nios2_qsys_debug_mem_slave_agent.rdata_fifo_src} {nios2_qsys_debug_mem_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_002.src} {nios2_qsys_debug_mem_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/nios2_qsys_debug_mem_slave_agent.cp} {qsys_mm.command};add_connection {mm_clock_crossing_bridge_io_s0_agent.m0} {mm_clock_crossing_bridge_io_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {mm_clock_crossing_bridge_io_s0_agent.m0/mm_clock_crossing_bridge_io_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {mm_clock_crossing_bridge_io_s0_agent.m0/mm_clock_crossing_bridge_io_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {mm_clock_crossing_bridge_io_s0_agent.m0/mm_clock_crossing_bridge_io_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {mm_clock_crossing_bridge_io_s0_agent.rf_source} {mm_clock_crossing_bridge_io_s0_agent_rsp_fifo.in} {avalon_streaming};add_connection {mm_clock_crossing_bridge_io_s0_agent_rsp_fifo.out} {mm_clock_crossing_bridge_io_s0_agent.rf_sink} {avalon_streaming};add_connection {mm_clock_crossing_bridge_io_s0_agent.rdata_fifo_src} {mm_clock_crossing_bridge_io_s0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_003.src} {mm_clock_crossing_bridge_io_s0_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/mm_clock_crossing_bridge_io_s0_agent.cp} {qsys_mm.command};add_connection {onchip_memory2_s1_agent.m0} {onchip_memory2_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {onchip_memory2_s1_agent.m0/onchip_memory2_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {onchip_memory2_s1_agent.m0/onchip_memory2_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {onchip_memory2_s1_agent.m0/onchip_memory2_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {onchip_memory2_s1_agent.rf_source} {onchip_memory2_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {onchip_memory2_s1_agent_rsp_fifo.out} {onchip_memory2_s1_agent.rf_sink} {avalon_streaming};add_connection {onchip_memory2_s1_agent.rdata_fifo_src} {onchip_memory2_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_004.src} {onchip_memory2_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/onchip_memory2_s1_agent.cp} {qsys_mm.command};add_connection {nios2_qsys_data_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {nios2_qsys_data_master_agent.cp/router.sink} {qsys_mm.command};add_connection {nios2_qsys_instruction_master_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {nios2_qsys_instruction_master_agent.cp/router_001.sink} {qsys_mm.command};add_connection {jtag_uart_avalon_jtag_slave_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {jtag_uart_avalon_jtag_slave_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux.sink} {qsys_mm.response};add_connection {mem_if_ddr3_emif_avl_agent.rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {mem_if_ddr3_emif_avl_agent.rp/router_003.sink} {qsys_mm.response};add_connection {nios2_qsys_debug_mem_slave_agent.rp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {nios2_qsys_debug_mem_slave_agent.rp/router_004.sink} {qsys_mm.response};add_connection {router_004.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {mm_clock_crossing_bridge_io_s0_agent.rp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {mm_clock_crossing_bridge_io_s0_agent.rp/router_005.sink} {qsys_mm.response};add_connection {router_005.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {onchip_memory2_s1_agent.rp} {router_006.sink} {avalon_streaming};preview_set_connection_tag {onchip_memory2_s1_agent.rp/router_006.sink} {qsys_mm.response};add_connection {router_006.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {router.src} {nios2_qsys_data_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/nios2_qsys_data_master_limiter.cmd_sink} {qsys_mm.command};add_connection {nios2_qsys_data_master_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {nios2_qsys_data_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {nios2_qsys_data_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/nios2_qsys_data_master_limiter.rsp_sink} {qsys_mm.response};add_connection {nios2_qsys_data_master_limiter.rsp_src} {nios2_qsys_data_master_agent.rp} {avalon_streaming};preview_set_connection_tag {nios2_qsys_data_master_limiter.rsp_src/nios2_qsys_data_master_agent.rp} {qsys_mm.response};add_connection {router_001.src} {nios2_qsys_instruction_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_001.src/nios2_qsys_instruction_master_limiter.cmd_sink} {qsys_mm.command};add_connection {nios2_qsys_instruction_master_limiter.cmd_src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {nios2_qsys_instruction_master_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.command};add_connection {rsp_mux_001.src} {nios2_qsys_instruction_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/nios2_qsys_instruction_master_limiter.rsp_sink} {qsys_mm.response};add_connection {nios2_qsys_instruction_master_limiter.rsp_src} {nios2_qsys_instruction_master_agent.rp} {avalon_streaming};preview_set_connection_tag {nios2_qsys_instruction_master_limiter.rsp_src/nios2_qsys_instruction_master_agent.rp} {qsys_mm.response};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux.src4} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux_002.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux_002.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src1} {cmd_mux_004.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src1/cmd_mux_004.sink1} {qsys_mm.command};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_002.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux_003.src0} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.response};add_connection {rsp_demux_004.src0} {rsp_mux.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.response};add_connection {rsp_demux_004.src1} {rsp_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src1/rsp_mux_001.sink1} {qsys_mm.response};add_connection {cmd_mux_001.src} {mem_if_ddr3_emif_avl_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/mem_if_ddr3_emif_avl_cmd_width_adapter.sink} {qsys_mm.command};add_connection {mem_if_ddr3_emif_avl_cmd_width_adapter.src} {mem_if_ddr3_emif_avl_agent.cp} {avalon_streaming};preview_set_connection_tag {mem_if_ddr3_emif_avl_cmd_width_adapter.src/mem_if_ddr3_emif_avl_agent.cp} {qsys_mm.command};add_connection {router_003.src} {mem_if_ddr3_emif_avl_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/mem_if_ddr3_emif_avl_rsp_width_adapter.sink} {qsys_mm.response};add_connection {mem_if_ddr3_emif_avl_rsp_width_adapter.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {mem_if_ddr3_emif_avl_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {cmd_demux.src0} {crosser.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/crosser.in} {qsys_mm.command};add_connection {crosser.out} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {crosser.out/cmd_mux.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {crosser_001.in} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/crosser_001.in} {qsys_mm.response};add_connection {crosser_001.out} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {crosser_001.out/rsp_mux.sink0} {qsys_mm.response};add_connection {nios2_qsys_data_master_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {nios2_qsys_instruction_master_limiter.cmd_valid} {cmd_demux_001.sink_valid} {avalon_streaming};add_connection {nios2_qsys_reset_reset_bridge.out_reset} {nios2_qsys_data_master_translator.reset} {reset};add_connection {nios2_qsys_reset_reset_bridge.out_reset} {nios2_qsys_instruction_master_translator.reset} {reset};add_connection {nios2_qsys_reset_reset_bridge.out_reset} {nios2_qsys_debug_mem_slave_translator.reset} {reset};add_connection {nios2_qsys_reset_reset_bridge.out_reset} {onchip_memory2_s1_translator.reset} {reset};add_connection {nios2_qsys_reset_reset_bridge.out_reset} {nios2_qsys_data_master_agent.clk_reset} {reset};add_connection {nios2_qsys_reset_reset_bridge.out_reset} {nios2_qsys_instruction_master_agent.clk_reset} {reset};add_connection {nios2_qsys_reset_reset_bridge.out_reset} {nios2_qsys_debug_mem_slave_agent.clk_reset} {reset};add_connection {nios2_qsys_reset_reset_bridge.out_reset} {nios2_qsys_debug_mem_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_qsys_reset_reset_bridge.out_reset} {onchip_memory2_s1_agent.clk_reset} {reset};add_connection {nios2_qsys_reset_reset_bridge.out_reset} {onchip_memory2_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_qsys_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {nios2_qsys_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {nios2_qsys_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {nios2_qsys_reset_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {nios2_qsys_reset_reset_bridge.out_reset} {nios2_qsys_data_master_limiter.clk_reset} {reset};add_connection {nios2_qsys_reset_reset_bridge.out_reset} {nios2_qsys_instruction_master_limiter.clk_reset} {reset};add_connection {nios2_qsys_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {nios2_qsys_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {nios2_qsys_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {nios2_qsys_reset_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {nios2_qsys_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {nios2_qsys_reset_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {nios2_qsys_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {nios2_qsys_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {nios2_qsys_reset_reset_bridge.out_reset} {crosser.in_clk_reset} {reset};add_connection {nios2_qsys_reset_reset_bridge.out_reset} {crosser_001.out_clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {jtag_uart_avalon_jtag_slave_translator.reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {jtag_uart_avalon_jtag_slave_agent.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {jtag_uart_avalon_jtag_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {jtag_uart_avalon_jtag_slave_agent_rdata_fifo.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {crosser.out_clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {crosser_001.in_clk_reset} {reset};add_connection {mm_clock_crossing_bridge_io_s0_reset_reset_bridge.out_reset} {mem_if_ddr3_emif_avl_translator.reset} {reset};add_connection {mm_clock_crossing_bridge_io_s0_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_io_s0_translator.reset} {reset};add_connection {mm_clock_crossing_bridge_io_s0_reset_reset_bridge.out_reset} {mem_if_ddr3_emif_avl_agent.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_io_s0_reset_reset_bridge.out_reset} {mem_if_ddr3_emif_avl_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_io_s0_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_io_s0_agent.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_io_s0_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_io_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_io_s0_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_io_s0_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_io_s0_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_io_s0_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_io_s0_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_io_s0_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_io_s0_reset_reset_bridge.out_reset} {mem_if_ddr3_emif_avl_cmd_width_adapter.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_io_s0_reset_reset_bridge.out_reset} {mem_if_ddr3_emif_avl_rsp_width_adapter.clk_reset} {reset};add_connection {mem_if_ddr3_emif_afi_clk_clock_bridge.out_clk} {nios2_qsys_data_master_translator.clk} {clock};add_connection {mem_if_ddr3_emif_afi_clk_clock_bridge.out_clk} {nios2_qsys_instruction_master_translator.clk} {clock};add_connection {mem_if_ddr3_emif_afi_clk_clock_bridge.out_clk} {mem_if_ddr3_emif_avl_translator.clk} {clock};add_connection {mem_if_ddr3_emif_afi_clk_clock_bridge.out_clk} {nios2_qsys_debug_mem_slave_translator.clk} {clock};add_connection {mem_if_ddr3_emif_afi_clk_clock_bridge.out_clk} {mm_clock_crossing_bridge_io_s0_translator.clk} {clock};add_connection {mem_if_ddr3_emif_afi_clk_clock_bridge.out_clk} {onchip_memory2_s1_translator.clk} {clock};add_connection {mem_if_ddr3_emif_afi_clk_clock_bridge.out_clk} {nios2_qsys_data_master_agent.clk} {clock};add_connection {mem_if_ddr3_emif_afi_clk_clock_bridge.out_clk} {nios2_qsys_instruction_master_agent.clk} {clock};add_connection {mem_if_ddr3_emif_afi_clk_clock_bridge.out_clk} {mem_if_ddr3_emif_avl_agent.clk} {clock};add_connection {mem_if_ddr3_emif_afi_clk_clock_bridge.out_clk} {mem_if_ddr3_emif_avl_agent_rsp_fifo.clk} {clock};add_connection {mem_if_ddr3_emif_afi_clk_clock_bridge.out_clk} {nios2_qsys_debug_mem_slave_agent.clk} {clock};add_connection {mem_if_ddr3_emif_afi_clk_clock_bridge.out_clk} {nios2_qsys_debug_mem_slave_agent_rsp_fifo.clk} {clock};add_connection {mem_if_ddr3_emif_afi_clk_clock_bridge.out_clk} {mm_clock_crossing_bridge_io_s0_agent.clk} {clock};add_connection {mem_if_ddr3_emif_afi_clk_clock_bridge.out_clk} {mm_clock_crossing_bridge_io_s0_agent_rsp_fifo.clk} {clock};add_connection {mem_if_ddr3_emif_afi_clk_clock_bridge.out_clk} {onchip_memory2_s1_agent.clk} {clock};add_connection {mem_if_ddr3_emif_afi_clk_clock_bridge.out_clk} {onchip_memory2_s1_agent_rsp_fifo.clk} {clock};add_connection {mem_if_ddr3_emif_afi_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {mem_if_ddr3_emif_afi_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {mem_if_ddr3_emif_afi_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {mem_if_ddr3_emif_afi_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {mem_if_ddr3_emif_afi_clk_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {mem_if_ddr3_emif_afi_clk_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {mem_if_ddr3_emif_afi_clk_clock_bridge.out_clk} {nios2_qsys_data_master_limiter.clk} {clock};add_connection {mem_if_ddr3_emif_afi_clk_clock_bridge.out_clk} {nios2_qsys_instruction_master_limiter.clk} {clock};add_connection {mem_if_ddr3_emif_afi_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {mem_if_ddr3_emif_afi_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {mem_if_ddr3_emif_afi_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {mem_if_ddr3_emif_afi_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {mem_if_ddr3_emif_afi_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {mem_if_ddr3_emif_afi_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {mem_if_ddr3_emif_afi_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {mem_if_ddr3_emif_afi_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {mem_if_ddr3_emif_afi_clk_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {mem_if_ddr3_emif_afi_clk_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {mem_if_ddr3_emif_afi_clk_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {mem_if_ddr3_emif_afi_clk_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {mem_if_ddr3_emif_afi_clk_clock_bridge.out_clk} {mem_if_ddr3_emif_avl_cmd_width_adapter.clk} {clock};add_connection {mem_if_ddr3_emif_afi_clk_clock_bridge.out_clk} {mem_if_ddr3_emif_avl_rsp_width_adapter.clk} {clock};add_connection {mem_if_ddr3_emif_afi_clk_clock_bridge.out_clk} {crosser.in_clk} {clock};add_connection {mem_if_ddr3_emif_afi_clk_clock_bridge.out_clk} {crosser_001.out_clk} {clock};add_connection {mem_if_ddr3_emif_afi_clk_clock_bridge.out_clk} {nios2_qsys_reset_reset_bridge.clk} {clock};add_connection {mem_if_ddr3_emif_afi_clk_clock_bridge.out_clk} {mem_if_ddr3_emif_soft_reset_reset_bridge.clk} {clock};add_connection {mem_if_ddr3_emif_afi_clk_clock_bridge.out_clk} {mm_clock_crossing_bridge_io_s0_reset_reset_bridge.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {jtag_uart_avalon_jtag_slave_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {jtag_uart_avalon_jtag_slave_agent.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {jtag_uart_avalon_jtag_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {jtag_uart_avalon_jtag_slave_agent_rdata_fifo.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {crosser.out_clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {crosser_001.in_clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {jtag_uart_reset_reset_bridge.clk} {clock};add_interface {clk_50_clk} {clock} {slave};set_interface_property {clk_50_clk} {EXPORT_OF} {clk_50_clk_clock_bridge.in_clk};add_interface {mem_if_ddr3_emif_afi_clk} {clock} {slave};set_interface_property {mem_if_ddr3_emif_afi_clk} {EXPORT_OF} {mem_if_ddr3_emif_afi_clk_clock_bridge.in_clk};add_interface {jtag_uart_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {jtag_uart_reset_reset_bridge_in_reset} {EXPORT_OF} {jtag_uart_reset_reset_bridge.in_reset};add_interface {mem_if_ddr3_emif_soft_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {mem_if_ddr3_emif_soft_reset_reset_bridge_in_reset} {EXPORT_OF} {mem_if_ddr3_emif_soft_reset_reset_bridge.in_reset};add_interface {mm_clock_crossing_bridge_io_s0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {mm_clock_crossing_bridge_io_s0_reset_reset_bridge_in_reset} {EXPORT_OF} {mm_clock_crossing_bridge_io_s0_reset_reset_bridge.in_reset};add_interface {nios2_qsys_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {nios2_qsys_reset_reset_bridge_in_reset} {EXPORT_OF} {nios2_qsys_reset_reset_bridge.in_reset};add_interface {nios2_qsys_data_master} {avalon} {slave};set_interface_property {nios2_qsys_data_master} {EXPORT_OF} {nios2_qsys_data_master_translator.avalon_anti_master_0};add_interface {nios2_qsys_instruction_master} {avalon} {slave};set_interface_property {nios2_qsys_instruction_master} {EXPORT_OF} {nios2_qsys_instruction_master_translator.avalon_anti_master_0};add_interface {jtag_uart_avalon_jtag_slave} {avalon} {master};set_interface_property {jtag_uart_avalon_jtag_slave} {EXPORT_OF} {jtag_uart_avalon_jtag_slave_translator.avalon_anti_slave_0};add_interface {mem_if_ddr3_emif_avl} {avalon} {master};set_interface_property {mem_if_ddr3_emif_avl} {EXPORT_OF} {mem_if_ddr3_emif_avl_translator.avalon_anti_slave_0};add_interface {mm_clock_crossing_bridge_io_s0} {avalon} {master};set_interface_property {mm_clock_crossing_bridge_io_s0} {EXPORT_OF} {mm_clock_crossing_bridge_io_s0_translator.avalon_anti_slave_0};add_interface {nios2_qsys_debug_mem_slave} {avalon} {master};set_interface_property {nios2_qsys_debug_mem_slave} {EXPORT_OF} {nios2_qsys_debug_mem_slave_translator.avalon_anti_slave_0};add_interface {onchip_memory2_s1} {avalon} {master};set_interface_property {onchip_memory2_s1} {EXPORT_OF} {onchip_memory2_s1_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.jtag_uart.avalon_jtag_slave} {0};set_module_assignment {interconnect_id.mem_if_ddr3_emif.avl} {1};set_module_assignment {interconnect_id.mm_clock_crossing_bridge_io.s0} {2};set_module_assignment {interconnect_id.nios2_qsys.data_master} {0};set_module_assignment {interconnect_id.nios2_qsys.debug_mem_slave} {3};set_module_assignment {interconnect_id.nios2_qsys.instruction_master} {1};set_module_assignment {interconnect_id.onchip_memory2.s1} {4};" />
  <generatedFiles>
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_0_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_0_cmd_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_0_rsp_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_0_rsp_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
       type="SDC"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_0_avalon_st_adapter_001.v"
       type="VERILOG" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="S5_DDR3_QSYS" as="mm_interconnect_0" />
  <messages>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 15 starting:altera_mm_interconnect "submodules/S5_DDR3_QSYS_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>53</b> modules, <b>170</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>53</b> modules, <b>170</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>53</b> modules, <b>170</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>53</b> modules, <b>170</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>53</b> modules, <b>170</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>53</b> modules, <b>170</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>53</b> modules, <b>170</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>53</b> modules, <b>170</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.139s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.119s/0.247s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.002s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.055s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.254s/0.670s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.023s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.029s/0.037s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.424s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.161s/0.437s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.001s/0.002s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.020s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.026s/0.035s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>58</b> modules, <b>185</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_0_router_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_0_cmd_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_0_cmd_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_0_rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_0_rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_0_rsp_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_0_avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>S5_DDR3_QSYS</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 87 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="nios2_qsys_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>nios2_qsys_data_master_translator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_master_translator.sv</b>]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 85 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="jtag_uart_avalon_jtag_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>jtag_uart_avalon_jtag_slave_translator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv</b>]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 80 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="nios2_qsys_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>nios2_qsys_data_master_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_master_agent.sv</b>]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 78 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="jtag_uart_avalon_jtag_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>jtag_uart_avalon_jtag_slave_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 77 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="jtag_uart_avalon_jtag_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>jtag_uart_avalon_jtag_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 67 starting:altera_merlin_router "submodules/S5_DDR3_QSYS_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 66 starting:altera_merlin_router "submodules/S5_DDR3_QSYS_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 65 starting:altera_merlin_router "submodules/S5_DDR3_QSYS_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 64 starting:altera_merlin_router "submodules/S5_DDR3_QSYS_mm_interconnect_0_router_003"</message>
   <message level="Info" culprit="router_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_003</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 63 starting:altera_merlin_router "submodules/S5_DDR3_QSYS_mm_interconnect_0_router_004"</message>
   <message level="Info" culprit="router_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_004</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 60 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="nios2_qsys_data_master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>nios2_qsys_data_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 58 starting:altera_merlin_demultiplexer "submodules/S5_DDR3_QSYS_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 57 starting:altera_merlin_demultiplexer "submodules/S5_DDR3_QSYS_mm_interconnect_0_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 56 starting:altera_merlin_multiplexer "submodules/S5_DDR3_QSYS_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 54 starting:altera_merlin_multiplexer "submodules/S5_DDR3_QSYS_mm_interconnect_0_cmd_mux_002"</message>
   <message level="Info" culprit="cmd_mux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_002</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 51 starting:altera_merlin_demultiplexer "submodules/S5_DDR3_QSYS_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 50 starting:altera_merlin_demultiplexer "submodules/S5_DDR3_QSYS_mm_interconnect_0_rsp_demux_001"</message>
   <message level="Info" culprit="rsp_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 49 starting:altera_merlin_demultiplexer "submodules/S5_DDR3_QSYS_mm_interconnect_0_rsp_demux_002"</message>
   <message level="Info" culprit="rsp_demux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 46 starting:altera_merlin_multiplexer "submodules/S5_DDR3_QSYS_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 45 starting:altera_merlin_multiplexer "submodules/S5_DDR3_QSYS_mm_interconnect_0_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 44 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="mem_if_ddr3_emif_avl_cmd_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>mem_if_ddr3_emif_avl_cmd_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 42 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_std_synchronizer_nocut.v</b>]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 40 starting:altera_avalon_st_adapter "submodules/S5_DDR3_QSYS_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 1 starting:error_adapter "submodules/S5_DDR3_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 40 starting:altera_avalon_st_adapter "submodules/S5_DDR3_QSYS_mm_interconnect_0_avalon_st_adapter_001"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_001"><![CDATA["<b>avalon_st_adapter_001</b>" reuses <b>error_adapter</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 0 starting:error_adapter "submodules/S5_DDR3_QSYS_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:16.1:AUTO_DEVICE=5SGXEA7N2F45C2,AUTO_DEVICE_FAMILY=Stratix V,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {mm_clock_crossing_bridge_io_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_translator} {AV_ADDRESS_W} {10};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_translator} {AV_DATA_W} {32};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_translator} {UAV_ADDRESS_W} {10};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_translator} {USE_READ} {1};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_translator} {SYNC_RESET} {0};add_instance {sysid_qsys_control_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {sysid_qsys_control_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sysid_qsys_control_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sysid_qsys_control_slave_translator} {UAV_ADDRESS_W} {10};set_instance_parameter_value {sysid_qsys_control_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_READ} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_WRITE} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {button_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {button_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {button_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {button_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {button_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {button_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {button_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {button_s1_translator} {UAV_ADDRESS_W} {10};set_instance_parameter_value {button_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {button_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {button_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {button_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {button_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {button_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {button_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {button_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {button_s1_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {button_s1_translator} {USE_READ} {0};set_instance_parameter_value {button_s1_translator} {USE_WRITE} {0};set_instance_parameter_value {button_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {button_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {button_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {button_s1_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {button_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {button_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {button_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {button_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {button_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {button_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {button_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {button_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {button_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {button_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {button_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {button_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {button_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {button_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {button_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {button_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {button_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {button_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {button_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {button_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {button_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {button_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {button_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {button_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {button_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {button_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {button_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {button_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {button_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {button_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {button_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {timer_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {timer_s1_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {timer_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {timer_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {timer_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {timer_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {timer_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {timer_s1_translator} {UAV_ADDRESS_W} {10};set_instance_parameter_value {timer_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {timer_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {timer_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {timer_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {timer_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {timer_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {timer_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {timer_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {timer_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {timer_s1_translator} {USE_READ} {0};set_instance_parameter_value {timer_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {timer_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {timer_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {timer_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {timer_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {timer_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {timer_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {timer_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {timer_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {timer_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {timer_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {timer_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {timer_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {timer_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {timer_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {timer_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {timer_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {timer_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {timer_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {timer_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {timer_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {timer_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {timer_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {timer_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {timer_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {timer_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {timer_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {timer_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {timer_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {timer_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {timer_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {timer_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {timer_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {timer_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {timer_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {timer_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {ddr3_status_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {ddr3_status_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {ddr3_status_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {ddr3_status_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {ddr3_status_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {ddr3_status_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {ddr3_status_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {ddr3_status_s1_translator} {UAV_ADDRESS_W} {10};set_instance_parameter_value {ddr3_status_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {ddr3_status_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {ddr3_status_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ddr3_status_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ddr3_status_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {ddr3_status_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ddr3_status_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {ddr3_status_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {ddr3_status_s1_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {ddr3_status_s1_translator} {USE_READ} {0};set_instance_parameter_value {ddr3_status_s1_translator} {USE_WRITE} {0};set_instance_parameter_value {ddr3_status_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ddr3_status_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ddr3_status_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {ddr3_status_s1_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {ddr3_status_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ddr3_status_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {ddr3_status_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {ddr3_status_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {ddr3_status_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {ddr3_status_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {ddr3_status_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {ddr3_status_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {ddr3_status_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {ddr3_status_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {ddr3_status_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ddr3_status_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ddr3_status_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {ddr3_status_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {ddr3_status_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ddr3_status_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ddr3_status_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ddr3_status_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {ddr3_status_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ddr3_status_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {ddr3_status_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {ddr3_status_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ddr3_status_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ddr3_status_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ddr3_status_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ddr3_status_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ddr3_status_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ddr3_status_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ddr3_status_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ddr3_status_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ddr3_status_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {mm_clock_crossing_bridge_io_m0_agent} {altera_merlin_master_agent};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {PKT_ORI_BURST_SIZE_H} {81};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {PKT_ORI_BURST_SIZE_L} {79};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {PKT_RESPONSE_STATUS_H} {78};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {PKT_RESPONSE_STATUS_L} {77};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {PKT_QOS_H} {64};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {PKT_QOS_L} {64};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {PKT_DATA_SIDEBAND_H} {62};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {PKT_DATA_SIDEBAND_L} {62};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {PKT_ADDR_SIDEBAND_H} {61};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {PKT_ADDR_SIDEBAND_L} {61};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {PKT_BURST_TYPE_H} {60};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {PKT_BURST_TYPE_L} {59};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {PKT_CACHE_H} {76};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {PKT_CACHE_L} {73};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {PKT_THREAD_ID_H} {69};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {PKT_THREAD_ID_L} {69};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {PKT_BURST_SIZE_H} {58};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {PKT_BURST_SIZE_L} {56};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {PKT_TRANS_EXCLUSIVE} {51};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {PKT_TRANS_LOCK} {50};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {PKT_BEGIN_BURST} {63};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {PKT_PROTECTION_H} {72};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {PKT_PROTECTION_L} {70};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {PKT_BURSTWRAP_H} {55};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {PKT_BURSTWRAP_L} {55};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {PKT_BYTE_CNT_H} {54};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {PKT_BYTE_CNT_L} {52};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {PKT_ADDR_H} {45};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {PKT_TRANS_COMPRESSED_READ} {46};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {PKT_TRANS_POSTED} {47};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {PKT_TRANS_WRITE} {48};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {PKT_TRANS_READ} {49};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {PKT_SRC_ID_H} {66};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {PKT_SRC_ID_L} {65};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {PKT_DEST_ID_H} {68};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {PKT_DEST_ID_L} {67};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {ST_DATA_W} {82};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {ST_CHANNEL_W} {4};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;sysid_qsys_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000040&quot;
   end=&quot;0x00000000000000048&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;button_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000020&quot;
   end=&quot;0x00000000000000030&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;timer_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;ddr3_status_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000030&quot;
   end=&quot;0x00000000000000040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {ID} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {USE_WRITERESPONSE} {0};add_instance {sysid_qsys_control_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_ORI_BURST_SIZE_H} {81};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_ORI_BURST_SIZE_L} {79};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_RESPONSE_STATUS_H} {78};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_RESPONSE_STATUS_L} {77};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_BURST_SIZE_H} {58};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_BURST_SIZE_L} {56};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_TRANS_LOCK} {50};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_BEGIN_BURST} {63};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_PROTECTION_H} {72};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_PROTECTION_L} {70};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_BURSTWRAP_H} {55};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_BURSTWRAP_L} {55};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_BYTE_CNT_H} {54};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_BYTE_CNT_L} {52};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_ADDR_H} {45};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_TRANS_COMPRESSED_READ} {46};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_TRANS_POSTED} {47};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_TRANS_WRITE} {48};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_TRANS_READ} {49};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_SRC_ID_H} {66};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_SRC_ID_L} {65};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_DEST_ID_H} {68};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_DEST_ID_L} {67};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sysid_qsys_control_slave_agent} {ST_CHANNEL_W} {4};set_instance_parameter_value {sysid_qsys_control_slave_agent} {ST_DATA_W} {82};set_instance_parameter_value {sysid_qsys_control_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {sysid_qsys_control_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sysid_qsys_control_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sysid_qsys_control_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {sysid_qsys_control_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {sysid_qsys_control_slave_agent} {ID} {2};set_instance_parameter_value {sysid_qsys_control_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent} {ECC_ENABLE} {0};add_instance {sysid_qsys_control_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {83};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {button_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {button_s1_agent} {PKT_ORI_BURST_SIZE_H} {81};set_instance_parameter_value {button_s1_agent} {PKT_ORI_BURST_SIZE_L} {79};set_instance_parameter_value {button_s1_agent} {PKT_RESPONSE_STATUS_H} {78};set_instance_parameter_value {button_s1_agent} {PKT_RESPONSE_STATUS_L} {77};set_instance_parameter_value {button_s1_agent} {PKT_BURST_SIZE_H} {58};set_instance_parameter_value {button_s1_agent} {PKT_BURST_SIZE_L} {56};set_instance_parameter_value {button_s1_agent} {PKT_TRANS_LOCK} {50};set_instance_parameter_value {button_s1_agent} {PKT_BEGIN_BURST} {63};set_instance_parameter_value {button_s1_agent} {PKT_PROTECTION_H} {72};set_instance_parameter_value {button_s1_agent} {PKT_PROTECTION_L} {70};set_instance_parameter_value {button_s1_agent} {PKT_BURSTWRAP_H} {55};set_instance_parameter_value {button_s1_agent} {PKT_BURSTWRAP_L} {55};set_instance_parameter_value {button_s1_agent} {PKT_BYTE_CNT_H} {54};set_instance_parameter_value {button_s1_agent} {PKT_BYTE_CNT_L} {52};set_instance_parameter_value {button_s1_agent} {PKT_ADDR_H} {45};set_instance_parameter_value {button_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {button_s1_agent} {PKT_TRANS_COMPRESSED_READ} {46};set_instance_parameter_value {button_s1_agent} {PKT_TRANS_POSTED} {47};set_instance_parameter_value {button_s1_agent} {PKT_TRANS_WRITE} {48};set_instance_parameter_value {button_s1_agent} {PKT_TRANS_READ} {49};set_instance_parameter_value {button_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {button_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {button_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {button_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {button_s1_agent} {PKT_SRC_ID_H} {66};set_instance_parameter_value {button_s1_agent} {PKT_SRC_ID_L} {65};set_instance_parameter_value {button_s1_agent} {PKT_DEST_ID_H} {68};set_instance_parameter_value {button_s1_agent} {PKT_DEST_ID_L} {67};set_instance_parameter_value {button_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {button_s1_agent} {ST_CHANNEL_W} {4};set_instance_parameter_value {button_s1_agent} {ST_DATA_W} {82};set_instance_parameter_value {button_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {button_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {button_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {button_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};set_instance_parameter_value {button_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {button_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {button_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {button_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {button_s1_agent} {ID} {0};set_instance_parameter_value {button_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {button_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {button_s1_agent} {ECC_ENABLE} {0};add_instance {button_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {button_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {button_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {83};set_instance_parameter_value {button_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {button_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {button_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {button_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {button_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {button_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {button_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {button_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {button_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {button_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {button_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {button_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {timer_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {timer_s1_agent} {PKT_ORI_BURST_SIZE_H} {81};set_instance_parameter_value {timer_s1_agent} {PKT_ORI_BURST_SIZE_L} {79};set_instance_parameter_value {timer_s1_agent} {PKT_RESPONSE_STATUS_H} {78};set_instance_parameter_value {timer_s1_agent} {PKT_RESPONSE_STATUS_L} {77};set_instance_parameter_value {timer_s1_agent} {PKT_BURST_SIZE_H} {58};set_instance_parameter_value {timer_s1_agent} {PKT_BURST_SIZE_L} {56};set_instance_parameter_value {timer_s1_agent} {PKT_TRANS_LOCK} {50};set_instance_parameter_value {timer_s1_agent} {PKT_BEGIN_BURST} {63};set_instance_parameter_value {timer_s1_agent} {PKT_PROTECTION_H} {72};set_instance_parameter_value {timer_s1_agent} {PKT_PROTECTION_L} {70};set_instance_parameter_value {timer_s1_agent} {PKT_BURSTWRAP_H} {55};set_instance_parameter_value {timer_s1_agent} {PKT_BURSTWRAP_L} {55};set_instance_parameter_value {timer_s1_agent} {PKT_BYTE_CNT_H} {54};set_instance_parameter_value {timer_s1_agent} {PKT_BYTE_CNT_L} {52};set_instance_parameter_value {timer_s1_agent} {PKT_ADDR_H} {45};set_instance_parameter_value {timer_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {timer_s1_agent} {PKT_TRANS_COMPRESSED_READ} {46};set_instance_parameter_value {timer_s1_agent} {PKT_TRANS_POSTED} {47};set_instance_parameter_value {timer_s1_agent} {PKT_TRANS_WRITE} {48};set_instance_parameter_value {timer_s1_agent} {PKT_TRANS_READ} {49};set_instance_parameter_value {timer_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {timer_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {timer_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {timer_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {timer_s1_agent} {PKT_SRC_ID_H} {66};set_instance_parameter_value {timer_s1_agent} {PKT_SRC_ID_L} {65};set_instance_parameter_value {timer_s1_agent} {PKT_DEST_ID_H} {68};set_instance_parameter_value {timer_s1_agent} {PKT_DEST_ID_L} {67};set_instance_parameter_value {timer_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {timer_s1_agent} {ST_CHANNEL_W} {4};set_instance_parameter_value {timer_s1_agent} {ST_DATA_W} {82};set_instance_parameter_value {timer_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {timer_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {timer_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {timer_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};set_instance_parameter_value {timer_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {timer_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {timer_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {timer_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {timer_s1_agent} {ID} {3};set_instance_parameter_value {timer_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {timer_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {timer_s1_agent} {ECC_ENABLE} {0};add_instance {timer_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {83};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {ddr3_status_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {ddr3_status_s1_agent} {PKT_ORI_BURST_SIZE_H} {81};set_instance_parameter_value {ddr3_status_s1_agent} {PKT_ORI_BURST_SIZE_L} {79};set_instance_parameter_value {ddr3_status_s1_agent} {PKT_RESPONSE_STATUS_H} {78};set_instance_parameter_value {ddr3_status_s1_agent} {PKT_RESPONSE_STATUS_L} {77};set_instance_parameter_value {ddr3_status_s1_agent} {PKT_BURST_SIZE_H} {58};set_instance_parameter_value {ddr3_status_s1_agent} {PKT_BURST_SIZE_L} {56};set_instance_parameter_value {ddr3_status_s1_agent} {PKT_TRANS_LOCK} {50};set_instance_parameter_value {ddr3_status_s1_agent} {PKT_BEGIN_BURST} {63};set_instance_parameter_value {ddr3_status_s1_agent} {PKT_PROTECTION_H} {72};set_instance_parameter_value {ddr3_status_s1_agent} {PKT_PROTECTION_L} {70};set_instance_parameter_value {ddr3_status_s1_agent} {PKT_BURSTWRAP_H} {55};set_instance_parameter_value {ddr3_status_s1_agent} {PKT_BURSTWRAP_L} {55};set_instance_parameter_value {ddr3_status_s1_agent} {PKT_BYTE_CNT_H} {54};set_instance_parameter_value {ddr3_status_s1_agent} {PKT_BYTE_CNT_L} {52};set_instance_parameter_value {ddr3_status_s1_agent} {PKT_ADDR_H} {45};set_instance_parameter_value {ddr3_status_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {ddr3_status_s1_agent} {PKT_TRANS_COMPRESSED_READ} {46};set_instance_parameter_value {ddr3_status_s1_agent} {PKT_TRANS_POSTED} {47};set_instance_parameter_value {ddr3_status_s1_agent} {PKT_TRANS_WRITE} {48};set_instance_parameter_value {ddr3_status_s1_agent} {PKT_TRANS_READ} {49};set_instance_parameter_value {ddr3_status_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {ddr3_status_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ddr3_status_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ddr3_status_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ddr3_status_s1_agent} {PKT_SRC_ID_H} {66};set_instance_parameter_value {ddr3_status_s1_agent} {PKT_SRC_ID_L} {65};set_instance_parameter_value {ddr3_status_s1_agent} {PKT_DEST_ID_H} {68};set_instance_parameter_value {ddr3_status_s1_agent} {PKT_DEST_ID_L} {67};set_instance_parameter_value {ddr3_status_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {ddr3_status_s1_agent} {ST_CHANNEL_W} {4};set_instance_parameter_value {ddr3_status_s1_agent} {ST_DATA_W} {82};set_instance_parameter_value {ddr3_status_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ddr3_status_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {ddr3_status_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ddr3_status_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ddr3_status_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {ddr3_status_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {ddr3_status_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {ddr3_status_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {ddr3_status_s1_agent} {ID} {1};set_instance_parameter_value {ddr3_status_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {ddr3_status_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ddr3_status_s1_agent} {ECC_ENABLE} {0};add_instance {ddr3_status_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ddr3_status_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ddr3_status_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {83};set_instance_parameter_value {ddr3_status_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {ddr3_status_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ddr3_status_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ddr3_status_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {ddr3_status_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ddr3_status_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {ddr3_status_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ddr3_status_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ddr3_status_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ddr3_status_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ddr3_status_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ddr3_status_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {3 0 1 2 };set_instance_parameter_value {router} {CHANNEL_ID} {0100 0010 1000 0001 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both read read read };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x20 0x30 0x40 };set_instance_parameter_value {router} {END_ADDRESS} {0x20 0x30 0x40 0x48 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {45};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {72};set_instance_parameter_value {router} {PKT_PROTECTION_L} {70};set_instance_parameter_value {router} {PKT_DEST_ID_H} {68};set_instance_parameter_value {router} {PKT_DEST_ID_L} {67};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {48};set_instance_parameter_value {router} {PKT_TRANS_READ} {49};set_instance_parameter_value {router} {ST_DATA_W} {82};set_instance_parameter_value {router} {ST_CHANNEL_W} {4};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {2};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {3};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {45};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {72};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {70};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {68};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {67};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {48};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {49};set_instance_parameter_value {router_001} {ST_DATA_W} {82};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {4};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {45};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {72};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {70};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {68};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {67};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {48};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {49};set_instance_parameter_value {router_002} {ST_DATA_W} {82};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {4};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {45};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {72};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {70};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {68};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {67};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {48};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {49};set_instance_parameter_value {router_003} {ST_DATA_W} {82};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {4};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 };set_instance_parameter_value {router_004} {CHANNEL_ID} {1 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {45};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {72};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {70};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {68};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {67};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {48};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {49};set_instance_parameter_value {router_004} {ST_DATA_W} {82};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {4};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {mm_clock_crossing_bridge_io_m0_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_limiter} {PKT_DEST_ID_H} {68};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_limiter} {PKT_DEST_ID_L} {67};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_limiter} {PKT_SRC_ID_H} {66};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_limiter} {PKT_SRC_ID_L} {65};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_limiter} {PKT_BYTE_CNT_H} {54};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_limiter} {PKT_BYTE_CNT_L} {52};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_limiter} {PKT_TRANS_POSTED} {47};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_limiter} {PKT_TRANS_WRITE} {48};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_limiter} {PKT_THREAD_ID_H} {69};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_limiter} {PKT_THREAD_ID_L} {69};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_limiter} {MAX_OUTSTANDING_RESPONSES} {1};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_limiter} {PIPELINED} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_limiter} {ST_DATA_W} {82};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_limiter} {ST_CHANNEL_W} {4};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_limiter} {VALID_WIDTH} {4};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_limiter} {REORDER} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {82};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {4};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {4};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {4};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {82};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {4};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {50};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {82};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {4};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {50};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {82};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {4};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {50};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {82};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {4};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {50};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {82};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {4};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {82};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {4};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {82};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {4};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {82};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {4};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {82};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {4};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {4};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {50};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};add_instance {mm_clock_crossing_bridge_io_m0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_50_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_50_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_50_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {mm_clock_crossing_bridge_io_m0_translator.avalon_universal_master_0} {mm_clock_crossing_bridge_io_m0_agent.av} {avalon};set_connection_parameter_value {mm_clock_crossing_bridge_io_m0_translator.avalon_universal_master_0/mm_clock_crossing_bridge_io_m0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {mm_clock_crossing_bridge_io_m0_translator.avalon_universal_master_0/mm_clock_crossing_bridge_io_m0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {mm_clock_crossing_bridge_io_m0_translator.avalon_universal_master_0/mm_clock_crossing_bridge_io_m0_agent.av} {defaultConnection} {false};add_connection {sysid_qsys_control_slave_agent.m0} {sysid_qsys_control_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sysid_qsys_control_slave_agent.m0/sysid_qsys_control_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sysid_qsys_control_slave_agent.m0/sysid_qsys_control_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sysid_qsys_control_slave_agent.m0/sysid_qsys_control_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sysid_qsys_control_slave_agent.rf_source} {sysid_qsys_control_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {sysid_qsys_control_slave_agent_rsp_fifo.out} {sysid_qsys_control_slave_agent.rf_sink} {avalon_streaming};add_connection {sysid_qsys_control_slave_agent.rdata_fifo_src} {sysid_qsys_control_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {sysid_qsys_control_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/sysid_qsys_control_slave_agent.cp} {qsys_mm.command};add_connection {button_s1_agent.m0} {button_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {button_s1_agent.m0/button_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {button_s1_agent.m0/button_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {button_s1_agent.m0/button_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {button_s1_agent.rf_source} {button_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {button_s1_agent_rsp_fifo.out} {button_s1_agent.rf_sink} {avalon_streaming};add_connection {button_s1_agent.rdata_fifo_src} {button_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {button_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/button_s1_agent.cp} {qsys_mm.command};add_connection {timer_s1_agent.m0} {timer_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {timer_s1_agent.m0/timer_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {timer_s1_agent.m0/timer_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {timer_s1_agent.m0/timer_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {timer_s1_agent.rf_source} {timer_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {timer_s1_agent_rsp_fifo.out} {timer_s1_agent.rf_sink} {avalon_streaming};add_connection {timer_s1_agent.rdata_fifo_src} {timer_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_002.src} {timer_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/timer_s1_agent.cp} {qsys_mm.command};add_connection {ddr3_status_s1_agent.m0} {ddr3_status_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {ddr3_status_s1_agent.m0/ddr3_status_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {ddr3_status_s1_agent.m0/ddr3_status_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {ddr3_status_s1_agent.m0/ddr3_status_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {ddr3_status_s1_agent.rf_source} {ddr3_status_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {ddr3_status_s1_agent_rsp_fifo.out} {ddr3_status_s1_agent.rf_sink} {avalon_streaming};add_connection {ddr3_status_s1_agent.rdata_fifo_src} {ddr3_status_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_003.src} {ddr3_status_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/ddr3_status_s1_agent.cp} {qsys_mm.command};add_connection {mm_clock_crossing_bridge_io_m0_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {mm_clock_crossing_bridge_io_m0_agent.cp/router.sink} {qsys_mm.command};add_connection {sysid_qsys_control_slave_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {sysid_qsys_control_slave_agent.rp/router_001.sink} {qsys_mm.response};add_connection {router_001.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/rsp_demux.sink} {qsys_mm.response};add_connection {button_s1_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {button_s1_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {timer_s1_agent.rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {timer_s1_agent.rp/router_003.sink} {qsys_mm.response};add_connection {router_003.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {ddr3_status_s1_agent.rp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {ddr3_status_s1_agent.rp/router_004.sink} {qsys_mm.response};add_connection {router_004.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {router.src} {mm_clock_crossing_bridge_io_m0_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/mm_clock_crossing_bridge_io_m0_limiter.cmd_sink} {qsys_mm.command};add_connection {mm_clock_crossing_bridge_io_m0_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {mm_clock_crossing_bridge_io_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {mm_clock_crossing_bridge_io_m0_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/mm_clock_crossing_bridge_io_m0_limiter.rsp_sink} {qsys_mm.response};add_connection {mm_clock_crossing_bridge_io_m0_limiter.rsp_src} {mm_clock_crossing_bridge_io_m0_agent.rp} {avalon_streaming};preview_set_connection_tag {mm_clock_crossing_bridge_io_m0_limiter.rsp_src/mm_clock_crossing_bridge_io_m0_agent.rp} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_003.src0} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.response};add_connection {mm_clock_crossing_bridge_io_m0_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {mm_clock_crossing_bridge_io_m0_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_io_m0_translator.reset} {reset};add_connection {mm_clock_crossing_bridge_io_m0_reset_reset_bridge.out_reset} {sysid_qsys_control_slave_translator.reset} {reset};add_connection {mm_clock_crossing_bridge_io_m0_reset_reset_bridge.out_reset} {button_s1_translator.reset} {reset};add_connection {mm_clock_crossing_bridge_io_m0_reset_reset_bridge.out_reset} {timer_s1_translator.reset} {reset};add_connection {mm_clock_crossing_bridge_io_m0_reset_reset_bridge.out_reset} {ddr3_status_s1_translator.reset} {reset};add_connection {mm_clock_crossing_bridge_io_m0_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_io_m0_agent.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_io_m0_reset_reset_bridge.out_reset} {sysid_qsys_control_slave_agent.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_io_m0_reset_reset_bridge.out_reset} {sysid_qsys_control_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_io_m0_reset_reset_bridge.out_reset} {button_s1_agent.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_io_m0_reset_reset_bridge.out_reset} {button_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_io_m0_reset_reset_bridge.out_reset} {timer_s1_agent.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_io_m0_reset_reset_bridge.out_reset} {timer_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_io_m0_reset_reset_bridge.out_reset} {ddr3_status_s1_agent.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_io_m0_reset_reset_bridge.out_reset} {ddr3_status_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_io_m0_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_io_m0_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_io_m0_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_io_m0_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_io_m0_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_io_m0_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_io_m0_limiter.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_io_m0_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_io_m0_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_io_m0_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_io_m0_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_io_m0_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_io_m0_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_io_m0_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_io_m0_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_io_m0_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_io_m0_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {clk_50_clk_clock_bridge.out_clk} {mm_clock_crossing_bridge_io_m0_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {sysid_qsys_control_slave_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {button_s1_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {timer_s1_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {ddr3_status_s1_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {mm_clock_crossing_bridge_io_m0_agent.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {sysid_qsys_control_slave_agent.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {sysid_qsys_control_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {button_s1_agent.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {button_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {timer_s1_agent.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {timer_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {ddr3_status_s1_agent.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {ddr3_status_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {mm_clock_crossing_bridge_io_m0_limiter.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {mm_clock_crossing_bridge_io_m0_reset_reset_bridge.clk} {clock};add_interface {clk_50_clk} {clock} {slave};set_interface_property {clk_50_clk} {EXPORT_OF} {clk_50_clk_clock_bridge.in_clk};add_interface {mm_clock_crossing_bridge_io_m0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {mm_clock_crossing_bridge_io_m0_reset_reset_bridge_in_reset} {EXPORT_OF} {mm_clock_crossing_bridge_io_m0_reset_reset_bridge.in_reset};add_interface {mm_clock_crossing_bridge_io_m0} {avalon} {slave};set_interface_property {mm_clock_crossing_bridge_io_m0} {EXPORT_OF} {mm_clock_crossing_bridge_io_m0_translator.avalon_anti_master_0};add_interface {button_s1} {avalon} {master};set_interface_property {button_s1} {EXPORT_OF} {button_s1_translator.avalon_anti_slave_0};add_interface {ddr3_status_s1} {avalon} {master};set_interface_property {ddr3_status_s1} {EXPORT_OF} {ddr3_status_s1_translator.avalon_anti_slave_0};add_interface {sysid_qsys_control_slave} {avalon} {master};set_interface_property {sysid_qsys_control_slave} {EXPORT_OF} {sysid_qsys_control_slave_translator.avalon_anti_slave_0};add_interface {timer_s1} {avalon} {master};set_interface_property {timer_s1} {EXPORT_OF} {timer_s1_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.button.s1} {0};set_module_assignment {interconnect_id.ddr3_status.s1} {1};set_module_assignment {interconnect_id.mm_clock_crossing_bridge_io.m0} {0};set_module_assignment {interconnect_id.sysid_qsys.control_slave} {2};set_module_assignment {interconnect_id.timer.s1} {3};(altera_merlin_master_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=10,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=10,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=10,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=0,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=10,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=0,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=10,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=10,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=0,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:16.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;sysid_qsys_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000040&quot;
   end=&quot;0x00000000000000048&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;button_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000020&quot;
   end=&quot;0x00000000000000030&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;timer_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;ddr3_status_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000030&quot;
   end=&quot;0x00000000000000040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0),PKT_ADDR_H=45,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=61,PKT_ADDR_SIDEBAND_L=61,PKT_BEGIN_BURST=63,PKT_BURSTWRAP_H=55,PKT_BURSTWRAP_L=55,PKT_BURST_SIZE_H=58,PKT_BURST_SIZE_L=56,PKT_BURST_TYPE_H=60,PKT_BURST_TYPE_L=59,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=54,PKT_BYTE_CNT_L=52,PKT_CACHE_H=76,PKT_CACHE_L=73,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=62,PKT_DATA_SIDEBAND_L=62,PKT_DEST_ID_H=68,PKT_DEST_ID_L=67,PKT_ORI_BURST_SIZE_H=81,PKT_ORI_BURST_SIZE_L=79,PKT_PROTECTION_H=72,PKT_PROTECTION_L=70,PKT_QOS_H=64,PKT_QOS_L=64,PKT_RESPONSE_STATUS_H=78,PKT_RESPONSE_STATUS_L=77,PKT_SRC_ID_H=66,PKT_SRC_ID_L=65,PKT_THREAD_ID_H=69,PKT_THREAD_ID_L=69,PKT_TRANS_COMPRESSED_READ=46,PKT_TRANS_EXCLUSIVE=51,PKT_TRANS_LOCK=50,PKT_TRANS_POSTED=47,PKT_TRANS_READ=49,PKT_TRANS_WRITE=48,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=4,ST_DATA_W=82,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=2,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0),PKT_ADDR_H=45,PKT_ADDR_L=36,PKT_BEGIN_BURST=63,PKT_BURSTWRAP_H=55,PKT_BURSTWRAP_L=55,PKT_BURST_SIZE_H=58,PKT_BURST_SIZE_L=56,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=54,PKT_BYTE_CNT_L=52,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=68,PKT_DEST_ID_L=67,PKT_ORI_BURST_SIZE_H=81,PKT_ORI_BURST_SIZE_L=79,PKT_PROTECTION_H=72,PKT_PROTECTION_L=70,PKT_RESPONSE_STATUS_H=78,PKT_RESPONSE_STATUS_L=77,PKT_SRC_ID_H=66,PKT_SRC_ID_L=65,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=46,PKT_TRANS_LOCK=50,PKT_TRANS_POSTED=47,PKT_TRANS_READ=49,PKT_TRANS_WRITE=48,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=4,ST_DATA_W=82,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=83,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0),PKT_ADDR_H=45,PKT_ADDR_L=36,PKT_BEGIN_BURST=63,PKT_BURSTWRAP_H=55,PKT_BURSTWRAP_L=55,PKT_BURST_SIZE_H=58,PKT_BURST_SIZE_L=56,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=54,PKT_BYTE_CNT_L=52,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=68,PKT_DEST_ID_L=67,PKT_ORI_BURST_SIZE_H=81,PKT_ORI_BURST_SIZE_L=79,PKT_PROTECTION_H=72,PKT_PROTECTION_L=70,PKT_RESPONSE_STATUS_H=78,PKT_RESPONSE_STATUS_L=77,PKT_SRC_ID_H=66,PKT_SRC_ID_L=65,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=46,PKT_TRANS_LOCK=50,PKT_TRANS_POSTED=47,PKT_TRANS_READ=49,PKT_TRANS_WRITE=48,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=4,ST_DATA_W=82,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=83,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=3,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0),PKT_ADDR_H=45,PKT_ADDR_L=36,PKT_BEGIN_BURST=63,PKT_BURSTWRAP_H=55,PKT_BURSTWRAP_L=55,PKT_BURST_SIZE_H=58,PKT_BURST_SIZE_L=56,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=54,PKT_BYTE_CNT_L=52,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=68,PKT_DEST_ID_L=67,PKT_ORI_BURST_SIZE_H=81,PKT_ORI_BURST_SIZE_L=79,PKT_PROTECTION_H=72,PKT_PROTECTION_L=70,PKT_RESPONSE_STATUS_H=78,PKT_RESPONSE_STATUS_L=77,PKT_SRC_ID_H=66,PKT_SRC_ID_L=65,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=46,PKT_TRANS_LOCK=50,PKT_TRANS_POSTED=47,PKT_TRANS_READ=49,PKT_TRANS_WRITE=48,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=4,ST_DATA_W=82,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=83,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=1,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0),PKT_ADDR_H=45,PKT_ADDR_L=36,PKT_BEGIN_BURST=63,PKT_BURSTWRAP_H=55,PKT_BURSTWRAP_L=55,PKT_BURST_SIZE_H=58,PKT_BURST_SIZE_L=56,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=54,PKT_BYTE_CNT_L=52,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=68,PKT_DEST_ID_L=67,PKT_ORI_BURST_SIZE_H=81,PKT_ORI_BURST_SIZE_L=79,PKT_PROTECTION_H=72,PKT_PROTECTION_L=70,PKT_RESPONSE_STATUS_H=78,PKT_RESPONSE_STATUS_L=77,PKT_SRC_ID_H=66,PKT_SRC_ID_L=65,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=46,PKT_TRANS_LOCK=50,PKT_TRANS_POSTED=47,PKT_TRANS_READ=49,PKT_TRANS_WRITE=48,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=4,ST_DATA_W=82,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=83,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_router:16.1:CHANNEL_ID=0100,0010,1000,0001,DECODER_TYPE=0,DEFAULT_CHANNEL=2,DEFAULT_DESTID=3,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=3,0,1,2,END_ADDRESS=0x20,0x30,0x40,0x48,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,PKT_ADDR_H=45,PKT_ADDR_L=36,PKT_DEST_ID_H=68,PKT_DEST_ID_L=67,PKT_PROTECTION_H=72,PKT_PROTECTION_L=70,PKT_TRANS_READ=49,PKT_TRANS_WRITE=48,SECURED_RANGE_LIST=0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,SLAVES_INFO=3:0100:0x0:0x20:both:1:0:0:1,0:0010:0x20:0x30:read:1:0:0:1,1:1000:0x30:0x40:read:1:0:0:1,2:0001:0x40:0x48:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x20,0x30,0x40,ST_CHANNEL_W=4,ST_DATA_W=82,TYPE_OF_TRANSACTION=both,read,read,read)(altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=45,PKT_ADDR_L=36,PKT_DEST_ID_H=68,PKT_DEST_ID_L=67,PKT_PROTECTION_H=72,PKT_PROTECTION_L=70,PKT_TRANS_READ=49,PKT_TRANS_WRITE=48,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=4,ST_DATA_W=82,TYPE_OF_TRANSACTION=both)(altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=45,PKT_ADDR_L=36,PKT_DEST_ID_H=68,PKT_DEST_ID_L=67,PKT_PROTECTION_H=72,PKT_PROTECTION_L=70,PKT_TRANS_READ=49,PKT_TRANS_WRITE=48,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=4,ST_DATA_W=82,TYPE_OF_TRANSACTION=both)(altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=45,PKT_ADDR_L=36,PKT_DEST_ID_H=68,PKT_DEST_ID_L=67,PKT_PROTECTION_H=72,PKT_PROTECTION_L=70,PKT_TRANS_READ=49,PKT_TRANS_WRITE=48,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=4,ST_DATA_W=82,TYPE_OF_TRANSACTION=both)(altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=45,PKT_ADDR_L=36,PKT_DEST_ID_H=68,PKT_DEST_ID_L=67,PKT_PROTECTION_H=72,PKT_PROTECTION_L=70,PKT_TRANS_READ=49,PKT_TRANS_WRITE=48,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=4,ST_DATA_W=82,TYPE_OF_TRANSACTION=both)(altera_merlin_traffic_limiter:16.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=1,MERLIN_PACKET_FORMAT=ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=54,PKT_BYTE_CNT_L=52,PKT_DEST_ID_H=68,PKT_DEST_ID_L=67,PKT_SRC_ID_H=66,PKT_SRC_ID_L=65,PKT_THREAD_ID_H=69,PKT_THREAD_ID_L=69,PKT_TRANS_POSTED=47,PKT_TRANS_WRITE=48,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=4,ST_DATA_W=82,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=4)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Stratix V,MERLIN_PACKET_FORMAT=ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0),NUM_OUTPUTS=4,ST_CHANNEL_W=4,ST_DATA_W=82,VALID_WIDTH=4)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=50,ST_CHANNEL_W=4,ST_DATA_W=82,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=50,ST_CHANNEL_W=4,ST_DATA_W=82,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=50,ST_CHANNEL_W=4,ST_DATA_W=82,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=50,ST_CHANNEL_W=4,ST_DATA_W=82,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Stratix V,MERLIN_PACKET_FORMAT=ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=4,ST_DATA_W=82,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Stratix V,MERLIN_PACKET_FORMAT=ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=4,ST_DATA_W=82,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Stratix V,MERLIN_PACKET_FORMAT=ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=4,ST_DATA_W=82,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Stratix V,MERLIN_PACKET_FORMAT=ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=4,ST_DATA_W=82,VALID_WIDTH=1)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0),NUM_INPUTS=4,PIPELINE_ARB=0,PKT_TRANS_LOCK=50,ST_CHANNEL_W=4,ST_DATA_W=82,USE_EXTERNAL_ARB=0)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=50000000,NUM_CLOCK_OUTPUTS=1)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)"
   instancePathKey="S5_DDR3_QSYS:.:mm_interconnect_1"
   kind="altera_mm_interconnect"
   version="16.1"
   name="S5_DDR3_QSYS_mm_interconnect_1">
  <parameter name="AUTO_DEVICE" value="5SGXEA7N2F45C2" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {mm_clock_crossing_bridge_io_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_translator} {AV_ADDRESS_W} {10};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_translator} {AV_DATA_W} {32};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_translator} {UAV_ADDRESS_W} {10};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_translator} {USE_READ} {1};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_translator} {SYNC_RESET} {0};add_instance {sysid_qsys_control_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {sysid_qsys_control_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sysid_qsys_control_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sysid_qsys_control_slave_translator} {UAV_ADDRESS_W} {10};set_instance_parameter_value {sysid_qsys_control_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_READ} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_WRITE} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {button_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {button_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {button_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {button_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {button_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {button_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {button_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {button_s1_translator} {UAV_ADDRESS_W} {10};set_instance_parameter_value {button_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {button_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {button_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {button_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {button_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {button_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {button_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {button_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {button_s1_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {button_s1_translator} {USE_READ} {0};set_instance_parameter_value {button_s1_translator} {USE_WRITE} {0};set_instance_parameter_value {button_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {button_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {button_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {button_s1_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {button_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {button_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {button_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {button_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {button_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {button_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {button_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {button_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {button_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {button_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {button_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {button_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {button_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {button_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {button_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {button_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {button_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {button_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {button_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {button_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {button_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {button_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {button_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {button_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {button_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {button_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {button_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {button_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {button_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {button_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {button_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {timer_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {timer_s1_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {timer_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {timer_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {timer_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {timer_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {timer_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {timer_s1_translator} {UAV_ADDRESS_W} {10};set_instance_parameter_value {timer_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {timer_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {timer_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {timer_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {timer_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {timer_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {timer_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {timer_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {timer_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {timer_s1_translator} {USE_READ} {0};set_instance_parameter_value {timer_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {timer_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {timer_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {timer_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {timer_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {timer_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {timer_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {timer_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {timer_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {timer_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {timer_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {timer_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {timer_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {timer_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {timer_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {timer_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {timer_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {timer_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {timer_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {timer_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {timer_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {timer_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {timer_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {timer_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {timer_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {timer_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {timer_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {timer_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {timer_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {timer_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {timer_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {timer_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {timer_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {timer_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {timer_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {timer_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {ddr3_status_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {ddr3_status_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {ddr3_status_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {ddr3_status_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {ddr3_status_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {ddr3_status_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {ddr3_status_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {ddr3_status_s1_translator} {UAV_ADDRESS_W} {10};set_instance_parameter_value {ddr3_status_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {ddr3_status_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {ddr3_status_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ddr3_status_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ddr3_status_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {ddr3_status_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ddr3_status_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {ddr3_status_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {ddr3_status_s1_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {ddr3_status_s1_translator} {USE_READ} {0};set_instance_parameter_value {ddr3_status_s1_translator} {USE_WRITE} {0};set_instance_parameter_value {ddr3_status_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ddr3_status_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ddr3_status_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {ddr3_status_s1_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {ddr3_status_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ddr3_status_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {ddr3_status_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {ddr3_status_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {ddr3_status_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {ddr3_status_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {ddr3_status_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {ddr3_status_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {ddr3_status_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {ddr3_status_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {ddr3_status_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ddr3_status_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ddr3_status_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {ddr3_status_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {ddr3_status_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ddr3_status_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ddr3_status_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ddr3_status_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {ddr3_status_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ddr3_status_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {ddr3_status_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {ddr3_status_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ddr3_status_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ddr3_status_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ddr3_status_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ddr3_status_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ddr3_status_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ddr3_status_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ddr3_status_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ddr3_status_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ddr3_status_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {mm_clock_crossing_bridge_io_m0_agent} {altera_merlin_master_agent};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {PKT_ORI_BURST_SIZE_H} {81};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {PKT_ORI_BURST_SIZE_L} {79};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {PKT_RESPONSE_STATUS_H} {78};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {PKT_RESPONSE_STATUS_L} {77};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {PKT_QOS_H} {64};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {PKT_QOS_L} {64};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {PKT_DATA_SIDEBAND_H} {62};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {PKT_DATA_SIDEBAND_L} {62};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {PKT_ADDR_SIDEBAND_H} {61};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {PKT_ADDR_SIDEBAND_L} {61};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {PKT_BURST_TYPE_H} {60};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {PKT_BURST_TYPE_L} {59};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {PKT_CACHE_H} {76};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {PKT_CACHE_L} {73};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {PKT_THREAD_ID_H} {69};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {PKT_THREAD_ID_L} {69};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {PKT_BURST_SIZE_H} {58};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {PKT_BURST_SIZE_L} {56};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {PKT_TRANS_EXCLUSIVE} {51};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {PKT_TRANS_LOCK} {50};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {PKT_BEGIN_BURST} {63};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {PKT_PROTECTION_H} {72};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {PKT_PROTECTION_L} {70};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {PKT_BURSTWRAP_H} {55};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {PKT_BURSTWRAP_L} {55};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {PKT_BYTE_CNT_H} {54};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {PKT_BYTE_CNT_L} {52};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {PKT_ADDR_H} {45};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {PKT_TRANS_COMPRESSED_READ} {46};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {PKT_TRANS_POSTED} {47};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {PKT_TRANS_WRITE} {48};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {PKT_TRANS_READ} {49};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {PKT_SRC_ID_H} {66};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {PKT_SRC_ID_L} {65};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {PKT_DEST_ID_H} {68};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {PKT_DEST_ID_L} {67};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {ST_DATA_W} {82};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {ST_CHANNEL_W} {4};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;sysid_qsys_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000040&quot;
   end=&quot;0x00000000000000048&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;button_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000020&quot;
   end=&quot;0x00000000000000030&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;timer_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;ddr3_status_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000030&quot;
   end=&quot;0x00000000000000040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {ID} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_agent} {USE_WRITERESPONSE} {0};add_instance {sysid_qsys_control_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_ORI_BURST_SIZE_H} {81};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_ORI_BURST_SIZE_L} {79};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_RESPONSE_STATUS_H} {78};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_RESPONSE_STATUS_L} {77};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_BURST_SIZE_H} {58};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_BURST_SIZE_L} {56};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_TRANS_LOCK} {50};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_BEGIN_BURST} {63};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_PROTECTION_H} {72};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_PROTECTION_L} {70};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_BURSTWRAP_H} {55};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_BURSTWRAP_L} {55};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_BYTE_CNT_H} {54};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_BYTE_CNT_L} {52};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_ADDR_H} {45};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_TRANS_COMPRESSED_READ} {46};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_TRANS_POSTED} {47};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_TRANS_WRITE} {48};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_TRANS_READ} {49};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_SRC_ID_H} {66};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_SRC_ID_L} {65};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_DEST_ID_H} {68};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_DEST_ID_L} {67};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sysid_qsys_control_slave_agent} {ST_CHANNEL_W} {4};set_instance_parameter_value {sysid_qsys_control_slave_agent} {ST_DATA_W} {82};set_instance_parameter_value {sysid_qsys_control_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {sysid_qsys_control_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sysid_qsys_control_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sysid_qsys_control_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {sysid_qsys_control_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {sysid_qsys_control_slave_agent} {ID} {2};set_instance_parameter_value {sysid_qsys_control_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent} {ECC_ENABLE} {0};add_instance {sysid_qsys_control_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {83};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {button_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {button_s1_agent} {PKT_ORI_BURST_SIZE_H} {81};set_instance_parameter_value {button_s1_agent} {PKT_ORI_BURST_SIZE_L} {79};set_instance_parameter_value {button_s1_agent} {PKT_RESPONSE_STATUS_H} {78};set_instance_parameter_value {button_s1_agent} {PKT_RESPONSE_STATUS_L} {77};set_instance_parameter_value {button_s1_agent} {PKT_BURST_SIZE_H} {58};set_instance_parameter_value {button_s1_agent} {PKT_BURST_SIZE_L} {56};set_instance_parameter_value {button_s1_agent} {PKT_TRANS_LOCK} {50};set_instance_parameter_value {button_s1_agent} {PKT_BEGIN_BURST} {63};set_instance_parameter_value {button_s1_agent} {PKT_PROTECTION_H} {72};set_instance_parameter_value {button_s1_agent} {PKT_PROTECTION_L} {70};set_instance_parameter_value {button_s1_agent} {PKT_BURSTWRAP_H} {55};set_instance_parameter_value {button_s1_agent} {PKT_BURSTWRAP_L} {55};set_instance_parameter_value {button_s1_agent} {PKT_BYTE_CNT_H} {54};set_instance_parameter_value {button_s1_agent} {PKT_BYTE_CNT_L} {52};set_instance_parameter_value {button_s1_agent} {PKT_ADDR_H} {45};set_instance_parameter_value {button_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {button_s1_agent} {PKT_TRANS_COMPRESSED_READ} {46};set_instance_parameter_value {button_s1_agent} {PKT_TRANS_POSTED} {47};set_instance_parameter_value {button_s1_agent} {PKT_TRANS_WRITE} {48};set_instance_parameter_value {button_s1_agent} {PKT_TRANS_READ} {49};set_instance_parameter_value {button_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {button_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {button_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {button_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {button_s1_agent} {PKT_SRC_ID_H} {66};set_instance_parameter_value {button_s1_agent} {PKT_SRC_ID_L} {65};set_instance_parameter_value {button_s1_agent} {PKT_DEST_ID_H} {68};set_instance_parameter_value {button_s1_agent} {PKT_DEST_ID_L} {67};set_instance_parameter_value {button_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {button_s1_agent} {ST_CHANNEL_W} {4};set_instance_parameter_value {button_s1_agent} {ST_DATA_W} {82};set_instance_parameter_value {button_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {button_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {button_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {button_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};set_instance_parameter_value {button_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {button_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {button_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {button_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {button_s1_agent} {ID} {0};set_instance_parameter_value {button_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {button_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {button_s1_agent} {ECC_ENABLE} {0};add_instance {button_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {button_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {button_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {83};set_instance_parameter_value {button_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {button_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {button_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {button_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {button_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {button_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {button_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {button_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {button_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {button_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {button_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {button_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {timer_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {timer_s1_agent} {PKT_ORI_BURST_SIZE_H} {81};set_instance_parameter_value {timer_s1_agent} {PKT_ORI_BURST_SIZE_L} {79};set_instance_parameter_value {timer_s1_agent} {PKT_RESPONSE_STATUS_H} {78};set_instance_parameter_value {timer_s1_agent} {PKT_RESPONSE_STATUS_L} {77};set_instance_parameter_value {timer_s1_agent} {PKT_BURST_SIZE_H} {58};set_instance_parameter_value {timer_s1_agent} {PKT_BURST_SIZE_L} {56};set_instance_parameter_value {timer_s1_agent} {PKT_TRANS_LOCK} {50};set_instance_parameter_value {timer_s1_agent} {PKT_BEGIN_BURST} {63};set_instance_parameter_value {timer_s1_agent} {PKT_PROTECTION_H} {72};set_instance_parameter_value {timer_s1_agent} {PKT_PROTECTION_L} {70};set_instance_parameter_value {timer_s1_agent} {PKT_BURSTWRAP_H} {55};set_instance_parameter_value {timer_s1_agent} {PKT_BURSTWRAP_L} {55};set_instance_parameter_value {timer_s1_agent} {PKT_BYTE_CNT_H} {54};set_instance_parameter_value {timer_s1_agent} {PKT_BYTE_CNT_L} {52};set_instance_parameter_value {timer_s1_agent} {PKT_ADDR_H} {45};set_instance_parameter_value {timer_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {timer_s1_agent} {PKT_TRANS_COMPRESSED_READ} {46};set_instance_parameter_value {timer_s1_agent} {PKT_TRANS_POSTED} {47};set_instance_parameter_value {timer_s1_agent} {PKT_TRANS_WRITE} {48};set_instance_parameter_value {timer_s1_agent} {PKT_TRANS_READ} {49};set_instance_parameter_value {timer_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {timer_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {timer_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {timer_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {timer_s1_agent} {PKT_SRC_ID_H} {66};set_instance_parameter_value {timer_s1_agent} {PKT_SRC_ID_L} {65};set_instance_parameter_value {timer_s1_agent} {PKT_DEST_ID_H} {68};set_instance_parameter_value {timer_s1_agent} {PKT_DEST_ID_L} {67};set_instance_parameter_value {timer_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {timer_s1_agent} {ST_CHANNEL_W} {4};set_instance_parameter_value {timer_s1_agent} {ST_DATA_W} {82};set_instance_parameter_value {timer_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {timer_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {timer_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {timer_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};set_instance_parameter_value {timer_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {timer_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {timer_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {timer_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {timer_s1_agent} {ID} {3};set_instance_parameter_value {timer_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {timer_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {timer_s1_agent} {ECC_ENABLE} {0};add_instance {timer_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {83};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {ddr3_status_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {ddr3_status_s1_agent} {PKT_ORI_BURST_SIZE_H} {81};set_instance_parameter_value {ddr3_status_s1_agent} {PKT_ORI_BURST_SIZE_L} {79};set_instance_parameter_value {ddr3_status_s1_agent} {PKT_RESPONSE_STATUS_H} {78};set_instance_parameter_value {ddr3_status_s1_agent} {PKT_RESPONSE_STATUS_L} {77};set_instance_parameter_value {ddr3_status_s1_agent} {PKT_BURST_SIZE_H} {58};set_instance_parameter_value {ddr3_status_s1_agent} {PKT_BURST_SIZE_L} {56};set_instance_parameter_value {ddr3_status_s1_agent} {PKT_TRANS_LOCK} {50};set_instance_parameter_value {ddr3_status_s1_agent} {PKT_BEGIN_BURST} {63};set_instance_parameter_value {ddr3_status_s1_agent} {PKT_PROTECTION_H} {72};set_instance_parameter_value {ddr3_status_s1_agent} {PKT_PROTECTION_L} {70};set_instance_parameter_value {ddr3_status_s1_agent} {PKT_BURSTWRAP_H} {55};set_instance_parameter_value {ddr3_status_s1_agent} {PKT_BURSTWRAP_L} {55};set_instance_parameter_value {ddr3_status_s1_agent} {PKT_BYTE_CNT_H} {54};set_instance_parameter_value {ddr3_status_s1_agent} {PKT_BYTE_CNT_L} {52};set_instance_parameter_value {ddr3_status_s1_agent} {PKT_ADDR_H} {45};set_instance_parameter_value {ddr3_status_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {ddr3_status_s1_agent} {PKT_TRANS_COMPRESSED_READ} {46};set_instance_parameter_value {ddr3_status_s1_agent} {PKT_TRANS_POSTED} {47};set_instance_parameter_value {ddr3_status_s1_agent} {PKT_TRANS_WRITE} {48};set_instance_parameter_value {ddr3_status_s1_agent} {PKT_TRANS_READ} {49};set_instance_parameter_value {ddr3_status_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {ddr3_status_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ddr3_status_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ddr3_status_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ddr3_status_s1_agent} {PKT_SRC_ID_H} {66};set_instance_parameter_value {ddr3_status_s1_agent} {PKT_SRC_ID_L} {65};set_instance_parameter_value {ddr3_status_s1_agent} {PKT_DEST_ID_H} {68};set_instance_parameter_value {ddr3_status_s1_agent} {PKT_DEST_ID_L} {67};set_instance_parameter_value {ddr3_status_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {ddr3_status_s1_agent} {ST_CHANNEL_W} {4};set_instance_parameter_value {ddr3_status_s1_agent} {ST_DATA_W} {82};set_instance_parameter_value {ddr3_status_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ddr3_status_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {ddr3_status_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ddr3_status_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ddr3_status_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {ddr3_status_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {ddr3_status_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {ddr3_status_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {ddr3_status_s1_agent} {ID} {1};set_instance_parameter_value {ddr3_status_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {ddr3_status_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ddr3_status_s1_agent} {ECC_ENABLE} {0};add_instance {ddr3_status_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ddr3_status_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ddr3_status_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {83};set_instance_parameter_value {ddr3_status_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {ddr3_status_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ddr3_status_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ddr3_status_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {ddr3_status_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ddr3_status_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {ddr3_status_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ddr3_status_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ddr3_status_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ddr3_status_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ddr3_status_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ddr3_status_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {3 0 1 2 };set_instance_parameter_value {router} {CHANNEL_ID} {0100 0010 1000 0001 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both read read read };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x20 0x30 0x40 };set_instance_parameter_value {router} {END_ADDRESS} {0x20 0x30 0x40 0x48 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {45};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {72};set_instance_parameter_value {router} {PKT_PROTECTION_L} {70};set_instance_parameter_value {router} {PKT_DEST_ID_H} {68};set_instance_parameter_value {router} {PKT_DEST_ID_L} {67};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {48};set_instance_parameter_value {router} {PKT_TRANS_READ} {49};set_instance_parameter_value {router} {ST_DATA_W} {82};set_instance_parameter_value {router} {ST_CHANNEL_W} {4};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {2};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {3};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {45};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {72};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {70};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {68};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {67};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {48};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {49};set_instance_parameter_value {router_001} {ST_DATA_W} {82};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {4};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {45};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {72};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {70};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {68};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {67};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {48};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {49};set_instance_parameter_value {router_002} {ST_DATA_W} {82};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {4};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {45};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {72};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {70};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {68};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {67};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {48};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {49};set_instance_parameter_value {router_003} {ST_DATA_W} {82};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {4};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 };set_instance_parameter_value {router_004} {CHANNEL_ID} {1 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {45};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {72};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {70};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {68};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {67};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {48};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {49};set_instance_parameter_value {router_004} {ST_DATA_W} {82};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {4};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {mm_clock_crossing_bridge_io_m0_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_limiter} {PKT_DEST_ID_H} {68};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_limiter} {PKT_DEST_ID_L} {67};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_limiter} {PKT_SRC_ID_H} {66};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_limiter} {PKT_SRC_ID_L} {65};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_limiter} {PKT_BYTE_CNT_H} {54};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_limiter} {PKT_BYTE_CNT_L} {52};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_limiter} {PKT_TRANS_POSTED} {47};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_limiter} {PKT_TRANS_WRITE} {48};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_limiter} {PKT_THREAD_ID_H} {69};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_limiter} {PKT_THREAD_ID_L} {69};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_limiter} {MAX_OUTSTANDING_RESPONSES} {1};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_limiter} {PIPELINED} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_limiter} {ST_DATA_W} {82};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_limiter} {ST_CHANNEL_W} {4};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_limiter} {VALID_WIDTH} {4};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_limiter} {REORDER} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {82};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {4};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {4};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {4};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {82};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {4};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {50};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {82};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {4};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {50};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {82};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {4};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {50};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {82};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {4};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {50};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {82};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {4};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {82};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {4};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {82};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {4};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {82};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {4};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {82};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {4};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {4};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {50};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};add_instance {mm_clock_crossing_bridge_io_m0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_io_m0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_50_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_50_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_50_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {mm_clock_crossing_bridge_io_m0_translator.avalon_universal_master_0} {mm_clock_crossing_bridge_io_m0_agent.av} {avalon};set_connection_parameter_value {mm_clock_crossing_bridge_io_m0_translator.avalon_universal_master_0/mm_clock_crossing_bridge_io_m0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {mm_clock_crossing_bridge_io_m0_translator.avalon_universal_master_0/mm_clock_crossing_bridge_io_m0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {mm_clock_crossing_bridge_io_m0_translator.avalon_universal_master_0/mm_clock_crossing_bridge_io_m0_agent.av} {defaultConnection} {false};add_connection {sysid_qsys_control_slave_agent.m0} {sysid_qsys_control_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sysid_qsys_control_slave_agent.m0/sysid_qsys_control_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sysid_qsys_control_slave_agent.m0/sysid_qsys_control_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sysid_qsys_control_slave_agent.m0/sysid_qsys_control_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sysid_qsys_control_slave_agent.rf_source} {sysid_qsys_control_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {sysid_qsys_control_slave_agent_rsp_fifo.out} {sysid_qsys_control_slave_agent.rf_sink} {avalon_streaming};add_connection {sysid_qsys_control_slave_agent.rdata_fifo_src} {sysid_qsys_control_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {sysid_qsys_control_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/sysid_qsys_control_slave_agent.cp} {qsys_mm.command};add_connection {button_s1_agent.m0} {button_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {button_s1_agent.m0/button_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {button_s1_agent.m0/button_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {button_s1_agent.m0/button_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {button_s1_agent.rf_source} {button_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {button_s1_agent_rsp_fifo.out} {button_s1_agent.rf_sink} {avalon_streaming};add_connection {button_s1_agent.rdata_fifo_src} {button_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {button_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/button_s1_agent.cp} {qsys_mm.command};add_connection {timer_s1_agent.m0} {timer_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {timer_s1_agent.m0/timer_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {timer_s1_agent.m0/timer_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {timer_s1_agent.m0/timer_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {timer_s1_agent.rf_source} {timer_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {timer_s1_agent_rsp_fifo.out} {timer_s1_agent.rf_sink} {avalon_streaming};add_connection {timer_s1_agent.rdata_fifo_src} {timer_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_002.src} {timer_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/timer_s1_agent.cp} {qsys_mm.command};add_connection {ddr3_status_s1_agent.m0} {ddr3_status_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {ddr3_status_s1_agent.m0/ddr3_status_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {ddr3_status_s1_agent.m0/ddr3_status_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {ddr3_status_s1_agent.m0/ddr3_status_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {ddr3_status_s1_agent.rf_source} {ddr3_status_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {ddr3_status_s1_agent_rsp_fifo.out} {ddr3_status_s1_agent.rf_sink} {avalon_streaming};add_connection {ddr3_status_s1_agent.rdata_fifo_src} {ddr3_status_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_003.src} {ddr3_status_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/ddr3_status_s1_agent.cp} {qsys_mm.command};add_connection {mm_clock_crossing_bridge_io_m0_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {mm_clock_crossing_bridge_io_m0_agent.cp/router.sink} {qsys_mm.command};add_connection {sysid_qsys_control_slave_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {sysid_qsys_control_slave_agent.rp/router_001.sink} {qsys_mm.response};add_connection {router_001.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/rsp_demux.sink} {qsys_mm.response};add_connection {button_s1_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {button_s1_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {timer_s1_agent.rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {timer_s1_agent.rp/router_003.sink} {qsys_mm.response};add_connection {router_003.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {ddr3_status_s1_agent.rp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {ddr3_status_s1_agent.rp/router_004.sink} {qsys_mm.response};add_connection {router_004.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {router.src} {mm_clock_crossing_bridge_io_m0_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/mm_clock_crossing_bridge_io_m0_limiter.cmd_sink} {qsys_mm.command};add_connection {mm_clock_crossing_bridge_io_m0_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {mm_clock_crossing_bridge_io_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {mm_clock_crossing_bridge_io_m0_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/mm_clock_crossing_bridge_io_m0_limiter.rsp_sink} {qsys_mm.response};add_connection {mm_clock_crossing_bridge_io_m0_limiter.rsp_src} {mm_clock_crossing_bridge_io_m0_agent.rp} {avalon_streaming};preview_set_connection_tag {mm_clock_crossing_bridge_io_m0_limiter.rsp_src/mm_clock_crossing_bridge_io_m0_agent.rp} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_003.src0} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.response};add_connection {mm_clock_crossing_bridge_io_m0_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {mm_clock_crossing_bridge_io_m0_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_io_m0_translator.reset} {reset};add_connection {mm_clock_crossing_bridge_io_m0_reset_reset_bridge.out_reset} {sysid_qsys_control_slave_translator.reset} {reset};add_connection {mm_clock_crossing_bridge_io_m0_reset_reset_bridge.out_reset} {button_s1_translator.reset} {reset};add_connection {mm_clock_crossing_bridge_io_m0_reset_reset_bridge.out_reset} {timer_s1_translator.reset} {reset};add_connection {mm_clock_crossing_bridge_io_m0_reset_reset_bridge.out_reset} {ddr3_status_s1_translator.reset} {reset};add_connection {mm_clock_crossing_bridge_io_m0_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_io_m0_agent.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_io_m0_reset_reset_bridge.out_reset} {sysid_qsys_control_slave_agent.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_io_m0_reset_reset_bridge.out_reset} {sysid_qsys_control_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_io_m0_reset_reset_bridge.out_reset} {button_s1_agent.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_io_m0_reset_reset_bridge.out_reset} {button_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_io_m0_reset_reset_bridge.out_reset} {timer_s1_agent.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_io_m0_reset_reset_bridge.out_reset} {timer_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_io_m0_reset_reset_bridge.out_reset} {ddr3_status_s1_agent.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_io_m0_reset_reset_bridge.out_reset} {ddr3_status_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_io_m0_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_io_m0_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_io_m0_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_io_m0_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_io_m0_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_io_m0_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_io_m0_limiter.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_io_m0_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_io_m0_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_io_m0_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_io_m0_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_io_m0_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_io_m0_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_io_m0_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_io_m0_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_io_m0_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_io_m0_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {clk_50_clk_clock_bridge.out_clk} {mm_clock_crossing_bridge_io_m0_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {sysid_qsys_control_slave_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {button_s1_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {timer_s1_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {ddr3_status_s1_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {mm_clock_crossing_bridge_io_m0_agent.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {sysid_qsys_control_slave_agent.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {sysid_qsys_control_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {button_s1_agent.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {button_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {timer_s1_agent.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {timer_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {ddr3_status_s1_agent.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {ddr3_status_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {mm_clock_crossing_bridge_io_m0_limiter.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {mm_clock_crossing_bridge_io_m0_reset_reset_bridge.clk} {clock};add_interface {clk_50_clk} {clock} {slave};set_interface_property {clk_50_clk} {EXPORT_OF} {clk_50_clk_clock_bridge.in_clk};add_interface {mm_clock_crossing_bridge_io_m0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {mm_clock_crossing_bridge_io_m0_reset_reset_bridge_in_reset} {EXPORT_OF} {mm_clock_crossing_bridge_io_m0_reset_reset_bridge.in_reset};add_interface {mm_clock_crossing_bridge_io_m0} {avalon} {slave};set_interface_property {mm_clock_crossing_bridge_io_m0} {EXPORT_OF} {mm_clock_crossing_bridge_io_m0_translator.avalon_anti_master_0};add_interface {button_s1} {avalon} {master};set_interface_property {button_s1} {EXPORT_OF} {button_s1_translator.avalon_anti_slave_0};add_interface {ddr3_status_s1} {avalon} {master};set_interface_property {ddr3_status_s1} {EXPORT_OF} {ddr3_status_s1_translator.avalon_anti_slave_0};add_interface {sysid_qsys_control_slave} {avalon} {master};set_interface_property {sysid_qsys_control_slave} {EXPORT_OF} {sysid_qsys_control_slave_translator.avalon_anti_slave_0};add_interface {timer_s1} {avalon} {master};set_interface_property {timer_s1} {EXPORT_OF} {timer_s1_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.button.s1} {0};set_module_assignment {interconnect_id.ddr3_status.s1} {1};set_module_assignment {interconnect_id.mm_clock_crossing_bridge_io.m0} {0};set_module_assignment {interconnect_id.sysid_qsys.control_slave} {2};set_module_assignment {interconnect_id.timer.s1} {3};" />
  <generatedFiles>
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_1.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_1_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_1_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_1_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_1_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_1_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_1_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="S5_DDR3_QSYS" as="mm_interconnect_1" />
  <messages>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 66 starting:altera_mm_interconnect "submodules/S5_DDR3_QSYS_mm_interconnect_1"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>32</b> modules, <b>104</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>32</b> modules, <b>104</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>32</b> modules, <b>104</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>32</b> modules, <b>104</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>32</b> modules, <b>104</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>32</b> modules, <b>104</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.048s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.032s/0.060s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.018s/0.024s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.001s/0.002s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.009s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.020s/0.024s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.016s/0.018s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>36</b> modules, <b>116</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_1_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_1_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_1"><![CDATA["<b>S5_DDR3_QSYS</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 87 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="nios2_qsys_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>nios2_qsys_data_master_translator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_master_translator.sv</b>]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 85 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="jtag_uart_avalon_jtag_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>jtag_uart_avalon_jtag_slave_translator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv</b>]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 80 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="nios2_qsys_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>nios2_qsys_data_master_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_master_agent.sv</b>]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 78 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="jtag_uart_avalon_jtag_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>jtag_uart_avalon_jtag_slave_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 77 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="jtag_uart_avalon_jtag_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>jtag_uart_avalon_jtag_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 23 starting:altera_merlin_router "submodules/S5_DDR3_QSYS_mm_interconnect_1_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 22 starting:altera_merlin_router "submodules/S5_DDR3_QSYS_mm_interconnect_1_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 60 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="nios2_qsys_data_master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>nios2_qsys_data_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 17 starting:altera_merlin_demultiplexer "submodules/S5_DDR3_QSYS_mm_interconnect_1_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 16 starting:altera_merlin_multiplexer "submodules/S5_DDR3_QSYS_mm_interconnect_1_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 12 starting:altera_merlin_demultiplexer "submodules/S5_DDR3_QSYS_mm_interconnect_1_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 8 starting:altera_merlin_multiplexer "submodules/S5_DDR3_QSYS_mm_interconnect_1_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 40 starting:altera_avalon_st_adapter "submodules/S5_DDR3_QSYS_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 1 starting:error_adapter "submodules/S5_DDR3_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_irq_mapper:16.1:AUTO_DEVICE_FAMILY=Stratix V,IRQ_MAP=0:0,1:1,NUM_RCVRS=2,SENDER_IRQ_WIDTH=32"
   instancePathKey="S5_DDR3_QSYS:.:irq_mapper"
   kind="altera_irq_mapper"
   version="16.1"
   name="S5_DDR3_QSYS_irq_mapper">
  <parameter name="NUM_RCVRS" value="2" />
  <parameter name="IRQ_MAP" value="0:0,1:1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="SENDER_IRQ_WIDTH" value="32" />
  <generatedFiles>
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="S5_DDR3_QSYS" as="irq_mapper" />
  <messages>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 99 starting:altera_irq_mapper "submodules/S5_DDR3_QSYS_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>S5_DDR3_QSYS</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_irq_clock_crosser:16.1:AUTO_RECEIVER_INTERRUPTS_USED=-1,IRQ_WIDTH=1"
   instancePathKey="S5_DDR3_QSYS:.:irq_synchronizer"
   kind="altera_irq_clock_crosser"
   version="16.1"
   name="altera_irq_clock_crosser">
  <parameter name="IRQ_WIDTH" value="1" />
  <parameter name="AUTO_RECEIVER_INTERRUPTS_USED" value="-1" />
  <generatedFiles>
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_irq_clock_crosser/altera_irq_clock_crosser_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="S5_DDR3_QSYS"
     as="irq_synchronizer,irq_synchronizer_001" />
  <messages>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 98 starting:altera_irq_clock_crosser "submodules/altera_irq_clock_crosser"</message>
   <message level="Info" culprit="irq_synchronizer"><![CDATA["<b>S5_DDR3_QSYS</b>" instantiated <b>altera_irq_clock_crosser</b> "<b>irq_synchronizer</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:16.1:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=1,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=0,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="S5_DDR3_QSYS:.:rst_controller"
   kind="altera_reset_controller"
   version="16.1"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="S5_DDR3_QSYS"
     as="rst_controller,rst_controller_001,rst_controller_002" />
  <messages>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 96 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>S5_DDR3_QSYS</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mem_if_ddr3_pll:16.1:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=true,AC_PARITY=false,AC_ROM_MR0=0110001110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0110101110000,AC_ROM_MR0_DLL_RESET_MIRR=0110011101000,AC_ROM_MR0_MIRR=0110001101001,AC_ROM_MR1=0000001000110,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000100110,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0001000011000,AC_ROM_MR2_MIRR=0001000011000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=56,AFI_BANKADDR_WIDTH=12,AFI_CLK_EN_WIDTH=4,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=4,AFI_CS_WIDTH=4,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=64,AFI_DQ_WIDTH=512,AFI_ODT_WIDTH=4,AFI_RATE_RATIO=4,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=32,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=32,AFI_WRITE_DQS_WIDTH=32,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=6,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=29,CFG_TCCD=2,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_PERIPHERY_DUAL_CLOCK=true,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=0,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=0,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=11,DELAY_PER_DQS_EN_DCHAIN_TAP=11,DELAY_PER_OPA_TAP=156,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Stratix V,DEVICE_FAMILY_PARAM=Stratix V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=2,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=127,DQS_IN_DELAY_MAX=63,DQS_PHASE_SHIFT=9000,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=true,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=false,EARLY_ADDR_CMD_CLK_TRANSFER=false,ENABLE_CSR_SOFT_RESET_REQ=false,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=false,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FIX_READ_LATENCY=8,FLY_BY=true,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=21,IO_DQS_EN_DELAY_OFFSET=128,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=5,IO_DQS_OUT_RESERVE=20,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=63,IO_OUT1_DELAY_MAX=63,IO_OUT2_DELAY_MAX=63,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=SSTL-15,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x000000000000000000,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=4,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=800.0,MEM_CLK_FREQ_CACHE=0.0,MEM_CLK_FREQ_MAX=800.0,MEM_CLK_MAX_NS=1.25,MEM_CLK_MAX_PS=1250.0,MEM_CLK_NS=1.25,MEM_CLK_PS=1250.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=RZQ/7,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=14,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_RTT_NOM=RZQ/6,MEM_RTT_WR=RZQ/4,MEM_SRT=Normal,MEM_TCL=11,MEM_TDQSCK=1,MEM_TFAW=24,MEM_TFAW_NS=30.0,MEM_TINIT_CK=400000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=28,MEM_TRAS_NS=35.0,MEM_TRC=39,MEM_TRCD=11,MEM_TRCD_NS=13.75,MEM_TREFI=6240,MEM_TREFI_US=7.8,MEM_TRFC=128,MEM_TRFC_NS=160.0,MEM_TRP=11,MEM_TRP_NS=13.75,MEM_TRRD=5,MEM_TRRD_NS=6.0,MEM_TRTP=6,MEM_TRTP_NS=7.5,MEM_TWR=12,MEM_TWR_NS=15.0,MEM_TWTR=4,MEM_TYPE=DDR3,MEM_T_RL=12,MEM_T_WL=6,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_VOLTAGE=1.5V DDR3,MEM_WTCL=8,MEM_WTCL_INT=8,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=7,MR0_DLL=1,MR0_PD=0,MR0_WR=6,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=1,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=3,MR2_RTT_WR=1,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=3,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=0,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=true,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=Unknown,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=true,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=161,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=2000000,PLL_ADDR_CMD_CLK_DIV_CACHE=2000000,PLL_ADDR_CMD_CLK_DIV_PARAM=2000000,PLL_ADDR_CMD_CLK_FREQ=400.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=400.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=400.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=2500 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_ADDR_CMD_CLK_FREQ_STR=400.0 MHz,PLL_ADDR_CMD_CLK_MULT=16000000,PLL_ADDR_CMD_CLK_MULT_CACHE=16000000,PLL_ADDR_CMD_CLK_MULT_PARAM=16000000,PLL_ADDR_CMD_CLK_PHASE_DEG=0.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=0.0,PLL_ADDR_CMD_CLK_PHASE_PS=0,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=0,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_STR=0 ps,PLL_AFI_CLK_DIV=4000000,PLL_AFI_CLK_DIV_CACHE=4000000,PLL_AFI_CLK_DIV_PARAM=4000000,PLL_AFI_CLK_FREQ=200.0,PLL_AFI_CLK_FREQ_CACHE=200.0,PLL_AFI_CLK_FREQ_PARAM=200.0,PLL_AFI_CLK_FREQ_SIM_STR=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=5000 ps,PLL_AFI_CLK_FREQ_STR=200.0 MHz,PLL_AFI_CLK_MULT=16000000,PLL_AFI_CLK_MULT_CACHE=16000000,PLL_AFI_CLK_MULT_PARAM=16000000,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=8000000,PLL_AFI_HALF_CLK_DIV_CACHE=8000000,PLL_AFI_HALF_CLK_DIV_PARAM=8000000,PLL_AFI_HALF_CLK_FREQ=100.0,PLL_AFI_HALF_CLK_FREQ_CACHE=100.0,PLL_AFI_HALF_CLK_FREQ_PARAM=100.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=10000 ps,PLL_AFI_HALF_CLK_FREQ_STR=100.0 MHz,PLL_AFI_HALF_CLK_MULT=16000000,PLL_AFI_HALF_CLK_MULT_CACHE=16000000,PLL_AFI_HALF_CLK_MULT_PARAM=16000000,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=0,PLL_AFI_PHY_CLK_DIV_CACHE=0,PLL_AFI_PHY_CLK_DIV_PARAM=0,PLL_AFI_PHY_CLK_FREQ=0.0,PLL_AFI_PHY_CLK_FREQ_CACHE=0.0,PLL_AFI_PHY_CLK_FREQ_PARAM=0.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=0 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_FREQ_STR=,PLL_AFI_PHY_CLK_MULT=0,PLL_AFI_PHY_CLK_MULT_CACHE=0,PLL_AFI_PHY_CLK_MULT_PARAM=0,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_PHASE_PS_STR=,PLL_C2P_WRITE_CLK_DIV=2000000,PLL_C2P_WRITE_CLK_DIV_CACHE=2000000,PLL_C2P_WRITE_CLK_DIV_PARAM=2000000,PLL_C2P_WRITE_CLK_FREQ=400.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=400.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=400.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=2500 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_C2P_WRITE_CLK_FREQ_STR=400.0 MHz,PLL_C2P_WRITE_CLK_MULT=16000000,PLL_C2P_WRITE_CLK_MULT_CACHE=16000000,PLL_C2P_WRITE_CLK_MULT_PARAM=16000000,PLL_C2P_WRITE_CLK_PHASE_DEG=67.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=468,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=468,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=468,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_STR=468 ps,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=true,PLL_CONFIG_CLK_DIV=32000000,PLL_CONFIG_CLK_DIV_CACHE=32000000,PLL_CONFIG_CLK_DIV_PARAM=32000000,PLL_CONFIG_CLK_FREQ=25.0,PLL_CONFIG_CLK_FREQ_CACHE=25.0,PLL_CONFIG_CLK_FREQ_PARAM=25.0,PLL_CONFIG_CLK_FREQ_SIM_STR=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=40000 ps,PLL_CONFIG_CLK_FREQ_STR=25.0 MHz,PLL_CONFIG_CLK_MULT=16000000,PLL_CONFIG_CLK_MULT_CACHE=16000000,PLL_CONFIG_CLK_MULT_PARAM=16000000,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=2000000,PLL_HR_CLK_DIV_CACHE=2000000,PLL_HR_CLK_DIV_PARAM=2000000,PLL_HR_CLK_FREQ=400.0,PLL_HR_CLK_FREQ_CACHE=400.0,PLL_HR_CLK_FREQ_PARAM=400.0,PLL_HR_CLK_FREQ_SIM_STR=2500 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_HR_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_HR_CLK_FREQ_STR=400.0 MHz,PLL_HR_CLK_MULT=16000000,PLL_HR_CLK_MULT_CACHE=16000000,PLL_HR_CLK_MULT_PARAM=16000000,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=0 ps,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_HR_CLK_PHASE_PS_STR=0 ps,PLL_LOCATION=Left_Right,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=1000000,PLL_MEM_CLK_FREQ=800.0,PLL_MEM_CLK_FREQ_CACHE=800.0,PLL_MEM_CLK_FREQ_PARAM=800.0,PLL_MEM_CLK_FREQ_SIM_STR=1250 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=1250 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=1250 ps,PLL_MEM_CLK_FREQ_STR=800.0 MHz,PLL_MEM_CLK_MULT=16000000,PLL_MEM_CLK_MULT_CACHE=16000000,PLL_MEM_CLK_MULT_PARAM=16000000,PLL_MEM_CLK_PHASE_DEG=225.0,PLL_MEM_CLK_PHASE_DEG_SIM=45.0,PLL_MEM_CLK_PHASE_PS=781,PLL_MEM_CLK_PHASE_PS_CACHE=781,PLL_MEM_CLK_PHASE_PS_PARAM=781,PLL_MEM_CLK_PHASE_PS_SIM=156,PLL_MEM_CLK_PHASE_PS_SIM_STR=156 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=156 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=156 ps,PLL_MEM_CLK_PHASE_PS_STR=781 ps,PLL_NIOS_CLK_DIV=8000000,PLL_NIOS_CLK_DIV_CACHE=8000000,PLL_NIOS_CLK_DIV_PARAM=8000000,PLL_NIOS_CLK_FREQ=100.0,PLL_NIOS_CLK_FREQ_CACHE=100.0,PLL_NIOS_CLK_FREQ_PARAM=100.0,PLL_NIOS_CLK_FREQ_SIM_STR=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=10000 ps,PLL_NIOS_CLK_FREQ_STR=100.0 MHz,PLL_NIOS_CLK_MULT=16000000,PLL_NIOS_CLK_MULT_CACHE=16000000,PLL_NIOS_CLK_MULT_PARAM=16000000,PLL_NIOS_CLK_PHASE_DEG=0.0,PLL_NIOS_CLK_PHASE_DEG_SIM=0.0,PLL_NIOS_CLK_PHASE_PS=0,PLL_NIOS_CLK_PHASE_PS_CACHE=0,PLL_NIOS_CLK_PHASE_PS_PARAM=0,PLL_NIOS_CLK_PHASE_PS_SIM=0,PLL_NIOS_CLK_PHASE_PS_SIM_STR=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_NIOS_CLK_PHASE_PS_STR=0 ps,PLL_P2C_READ_CLK_DIV=2000000,PLL_P2C_READ_CLK_DIV_CACHE=2000000,PLL_P2C_READ_CLK_DIV_PARAM=2000000,PLL_P2C_READ_CLK_FREQ=400.0,PLL_P2C_READ_CLK_FREQ_CACHE=400.0,PLL_P2C_READ_CLK_FREQ_PARAM=400.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=2500 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_P2C_READ_CLK_FREQ_STR=400.0 MHz,PLL_P2C_READ_CLK_MULT=16000000,PLL_P2C_READ_CLK_MULT_CACHE=16000000,PLL_P2C_READ_CLK_MULT_PARAM=16000000,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=0 ps,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_P2C_READ_CLK_PHASE_PS_STR=0 ps,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=1000000,PLL_WRITE_CLK_FREQ=800.0,PLL_WRITE_CLK_FREQ_CACHE=800.0,PLL_WRITE_CLK_FREQ_PARAM=800.0,PLL_WRITE_CLK_FREQ_SIM_STR=1250 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=1250 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=1250 ps,PLL_WRITE_CLK_FREQ_STR=800.0 MHz,PLL_WRITE_CLK_MULT=16000000,PLL_WRITE_CLK_MULT_CACHE=16000000,PLL_WRITE_CLK_MULT_PARAM=16000000,PLL_WRITE_CLK_PHASE_DEG=315.0,PLL_WRITE_CLK_PHASE_DEG_SIM=135.0,PLL_WRITE_CLK_PHASE_PS=1093,PLL_WRITE_CLK_PHASE_PS_CACHE=1093,PLL_WRITE_CLK_PHASE_PS_PARAM=1093,PLL_WRITE_CLK_PHASE_PS_SIM=469,PLL_WRITE_CLK_PHASE_PS_SIM_STR=469 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=469 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=469 ps,PLL_WRITE_CLK_PHASE_PS_STR=1093 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=3,QVLD_WR_ADDRESS_OFFSET=4,RATE=Quarter,RATE_CACHE=Unknown,RDIMM=false,RDIMM_CONFIG=0,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=false,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=50.0,REF_CLK_FREQ_CACHE=0.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=800.0,REF_CLK_FREQ_MAX_PARAM=800.0,REF_CLK_FREQ_MIN_CACHE=5.0,REF_CLK_FREQ_MIN_PARAM=5.0,REF_CLK_FREQ_PARAM_VALID=true,REF_CLK_FREQ_STR=50.0 MHz,REF_CLK_NS=20.0,REF_CLK_PERIOD_PS=20000,REF_CLK_PS=20000.0,REGISTER_C2P=true,SCC_DATA_WIDTH=8,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=Unknown,SEQ_BURST_COUNT_WIDTH=0,SEQ_MODE=0,SKIP_MEM_INIT=true,SPEED_GRADE=2,SPEED_GRADE_CACHE=,SYS_INFO_DEVICE_FAMILY=Stratix V,TB_MEM_CLK_FREQ=800.0,TB_MEM_IF_DQ_WIDTH=64,TB_MEM_IF_READ_DQS_WIDTH=8,TB_PLL_DLL_MASTER=true,TB_RATE=QUARTER,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.05,TIMING_BOARD_AC_SLEW_RATE=2.174,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.012,TIMING_BOARD_CK_CKN_SLEW_RATE=4.348,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=4.348,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=2.174,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.002,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=1.78,TIMING_BOARD_MAX_DQS_DELAY=0.7,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.14,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.1,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=1.29,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=1.29,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=0.06,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=0.06,TIMING_BOARD_SKEW_WITHIN_DQS=0.009,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.145,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.16,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.22,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.32,TIMING_TDH=45,TIMING_TDQSCK=255,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=100,TIMING_TDQSS=0.27,TIMING_TDS=10,TIMING_TDSH=0.18,TIMING_TDSS=0.18,TIMING_TIH=120,TIMING_TIS=170,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=true,USER_DEBUG_LEVEL=0,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=true,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=true,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=true,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=true"
   instancePathKey="S5_DDR3_QSYS:.:mem_if_ddr3_emif:.:pll0"
   kind="altera_mem_if_ddr3_pll"
   version="16.1"
   name="S5_DDR3_QSYS_mem_if_ddr3_emif_pll0">
  <parameter name="MAKE_INTERNAL_NIOS_VISIBLE" value="false" />
  <parameter name="IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS" value="false" />
  <parameter name="TIMING_BOARD_DERATE_METHOD" value="AUTO" />
  <parameter name="LRDIMM_INT" value="0" />
  <parameter name="MAX_LATENCY_COUNT_WIDTH" value="4" />
  <parameter name="MEM_IF_ADDR_WIDTH_MIN" value="13" />
  <parameter name="PLL_AFI_CLK_MULT_PARAM" value="16000000" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_CACHE" value="400.0" />
  <parameter name="PLL_P2C_READ_CLK_MULT_CACHE" value="16000000" />
  <parameter name="MEM_DQS_TO_CLK_CAPTURE_DELAY" value="100" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM" value="156 ps" />
  <parameter name="MEM_LEVELING" value="true" />
  <parameter name="FLY_BY" value="true" />
  <parameter name="TIMING_TQSH" value="0.4" />
  <parameter name="PLL_AFI_HALF_CLK_DIV" value="8000000" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ" value="0.0" />
  <parameter name="AFI_CLK_PAIR_COUNT" value="1" />
  <parameter name="HARD_EMIF" value="false" />
  <parameter name="CTL_RD_TO_RD_EXTRA_CLK" value="0" />
  <parameter name="MEM_REGDIMM_ENABLED" value="false" />
  <parameter name="ENABLE_LARGE_RW_MGR_DI_BUFFER" value="false" />
  <parameter name="MEM_CLK_MAX_NS" value="1.25" />
  <parameter name="REF_CLK_FREQ_MAX_PARAM" value="800.0" />
  <parameter name="PLL_AFI_CLK_DIV_PARAM" value="4000000" />
  <parameter name="CALIB_REG_WIDTH" value="8" />
  <parameter name="PLL_HR_CLK_FREQ" value="400.0" />
  <parameter name="AFI_DQ_WIDTH" value="512" />
  <parameter name="READ_DQ_DQS_CLOCK_SOURCE" value="INVERTED_DQS_BUS" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="PLL_HR_CLK_PHASE_PS" value="0" />
  <parameter name="AP_MODE_EN" value="0" />
  <parameter name="MEM_TINIT_CK" value="400000" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="CALIB_LFIFO_OFFSET" value="6" />
  <parameter name="AC_ROM_MR1_OCD_ENABLE" value="" />
  <parameter name="IO_DQS_OUT_RESERVE" value="20" />
  <parameter name="MEM_IF_SIM_VALID_WINDOW" value="0" />
  <parameter name="ENABLE_EMIT_BFM_MASTER" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_NIOS_CLK_FREQ_STR" value="100.0 MHz" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE" value="2.174" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR" value="2500 ps" />
  <parameter name="MEM_BL" value="OTF" />
  <parameter name="MEM_TRAS_NS" value="35.0" />
  <parameter name="PLL_AFI_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="ENABLE_EXTRA_REPORTING" value="false" />
  <parameter name="IO_DQ_OUT_RESERVE" value="0" />
  <parameter name="IO_DM_OUT_RESERVE" value="0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="true" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_CACHE" value="781" />
  <parameter name="USE_FAKE_PHY_INTERNAL" value="false" />
  <parameter name="MEM_BT" value="Sequential" />
  <parameter name="DELAY_PER_OPA_TAP" value="156" />
  <parameter name="MEM_TRTP" value="6" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_PARAM" value="400.0" />
  <parameter name="TREFI" value="35100" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_DEG_SIM" value="45.0" />
  <parameter name="PLL_AFI_CLK_DIV_CACHE" value="4000000" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_CACHE" value="8000000" />
  <parameter name="MEM_DQ_PER_DQS" value="8" />
  <parameter name="DQS_DELAY_CHAIN_PHASE_SETTING" value="2" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_PARAM" value="1250 ps" />
  <parameter name="RDIMM_CONFIG" value="0" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DQS" value="0.1" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_CACHE" value="10000 ps" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="PLL_AFI_CLK_MULT_CACHE" value="16000000" />
  <parameter name="MEM_IF_BOARD_BASE_DELAY" value="10" />
  <parameter name="MR1_RDQS" value="0" />
  <parameter name="PLL_DR_CLK_DIV_CACHE" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_PARAM" value="8000000" />
  <parameter name="DEVICE_WIDTH" value="1" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE" value="4.348" />
  <parameter name="MR0_PD" value="0" />
  <parameter name="MEM_VENDOR" value="Micron" />
  <parameter name="PLL_HR_CLK_FREQ_STR" value="400.0 MHz" />
  <parameter name="ENABLE_MAX_SIZE_SEQ_MEM" value="false" />
  <parameter name="MEM_IF_CS_PER_RANK" value="1" />
  <parameter name="COMMAND_PHASE_CACHE" value="0.0" />
  <parameter name="AFI_CONTROL_WIDTH" value="4" />
  <parameter name="PLL_HR_CLK_DIV" value="2000000" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM" value="2500 ps" />
  <parameter name="REF_CLK_FREQ_MIN_CACHE" value="5.0" />
  <parameter name="PLL_DR_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_CACHE" value="16000000" />
  <parameter name="MEM_VOLTAGE" value="1.5V DDR3" />
  <parameter name="TRK_PARALLEL_SCC_LOAD" value="true" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_STR" value="781 ps" />
  <parameter name="ENABLE_LDC_MEM_CK_ADJUSTMENT" value="false" />
  <parameter name="MEM_IF_DM_PINS_EN" value="true" />
  <parameter name="IO_DQS_EN_DELAY_OFFSET" value="128" />
  <parameter name="USE_MEM_CLK_FREQ" value="false" />
  <parameter name="MEM_DEVICE" value="MISSING_MODEL" />
  <parameter name="IO_DQS_EN_PHASE_MAX" value="7" />
  <parameter name="USER_DEBUG_LEVEL" value="0" />
  <parameter name="RDIMM" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_CACHE" value="400.0" />
  <parameter name="PLL_CONFIG_CLK_FREQ" value="25.0" />
  <parameter name="PLL_PHASE_COUNTER_WIDTH" value="4" />
  <parameter name="TIMING_BOARD_AC_TO_CK_SKEW" value="0.012" />
  <parameter name="MEM_TRC" value="39" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_PARAM" value="5000 ps" />
  <parameter name="MEM_CK_LDC_ADJUSTMENT_THRESHOLD" value="0" />
  <parameter name="DATA_RATE_RATIO" value="2" />
  <parameter name="AFI_CS_WIDTH" value="4" />
  <parameter name="ENABLE_DELAY_CHAIN_WRITE" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="PLL_NIOS_CLK_MULT" value="16000000" />
  <parameter name="PLL_P2C_READ_CLK_DIV" value="2000000" />
  <parameter name="DQS_DQSN_MODE" value="DIFFERENTIAL" />
  <parameter name="MEM_CLK_NS" value="1.25" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_DEG" value="0.0" />
  <parameter name="NUM_DLL_SHARING_INTERFACES" value="1" />
  <parameter name="PLL_AFI_CLK_MULT" value="16000000" />
  <parameter name="SKIP_MEM_INIT" value="true" />
  <parameter name="PLL_DR_CLK_DIV_PARAM" value="0" />
  <parameter name="MR1_TDQS" value="0" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DIMM" value="1" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_STR" value="400.0 MHz" />
  <parameter name="NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="PLL_WRITE_CLK_FREQ_STR" value="800.0 MHz" />
  <parameter name="RATE" value="Quarter" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="DEVICE_FAMILY" value="Stratix V" />
  <parameter name="MR1_WL" value="0" />
  <parameter name="REFRESH_BURST_VALIDATION" value="false" />
  <parameter name="DEVICE_FAMILY_PARAM" value="Stratix V" />
  <parameter name="PLL_WRITE_CLK_PHASE_DEG_SIM" value="135.0" />
  <parameter name="MR3_MPR_RF" value="0" />
  <parameter name="MEM_IF_CONTROL_WIDTH" value="1" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM" value="10000 ps" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_PARAM" value="400.0" />
  <parameter name="MEM_RTT_WR" value="RZQ/4" />
  <parameter name="NUM_WRITE_PATH_FLOP_STAGES" value="0" />
  <parameter name="FORCE_SYNTHESIS_LANGUAGE" value="" />
  <parameter name="DELAY_PER_DQS_EN_DCHAIN_TAP" value="11" />
  <parameter name="MEM_IF_ADDR_WIDTH" value="14" />
  <parameter name="PLL_DR_CLK_DIV" value="0" />
  <parameter name="USE_SEQUENCER_BFM" value="false" />
  <parameter name="DELAY_PER_DCHAIN_TAP" value="11" />
  <parameter name="MEM_CLK_MAX_PS" value="1250.0" />
  <parameter name="CSR_ADDR_WIDTH" value="8" />
  <parameter name="MEM_IF_NUMBER_OF_RANKS" value="1" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_PARAM" value="16000000" />
  <parameter name="HCX_COMPAT_MODE_CACHE" value="false" />
  <parameter name="PLL_P2C_READ_CLK_MULT_PARAM" value="16000000" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE" value="156 ps" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="MEM_IF_RD_TO_WR_TURNAROUND_OCT" value="2" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE" value="2500 ps" />
  <parameter name="EXPORT_AFI_HALF_CLK" value="false" />
  <parameter name="MEM_BURST_LENGTH" value="8" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_CACHE" value="5000 ps" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE" value="2.174" />
  <parameter name="PLL_AFI_CLK_FREQ_STR" value="200.0 MHz" />
  <parameter name="IO_DQDQS_OUT_PHASE_MAX" value="21" />
  <parameter name="MEM_TRRD" value="5" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_PARAM" value="781" />
  <parameter name="RDIMM_INT" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_CACHE" value="0" />
  <parameter name="READ_VALID_FIFO_SIZE" value="16" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="REFRESH_INTERVAL" value="15000" />
  <parameter name="DLL_MASTER" value="true" />
  <parameter name="PLL_WRITE_CLK_DIV_PARAM" value="1000000" />
  <parameter name="AC_ROM_MR0_MIRR" value="0110001101001" />
  <parameter name="MEM_TWTR" value="4" />
  <parameter name="AFI_DEBUG_INFO_WIDTH" value="32" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_INIT_EN" value="false" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE" value="Unknown" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR" value="2500 ps" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT" value="16000000" />
  <parameter name="MEM_TRFC_NS" value="160.0" />
  <parameter name="TIMING_BOARD_TDH_APPLIED" value="0.145" />
  <parameter name="ADDR_RATE_RATIO" value="1" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE" value="40000 ps" />
  <parameter name="FORCED_NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR" value="469 ps" />
  <parameter name="ENABLE_ISS_PROBES" value="false" />
  <parameter name="MR2_RTT_WR" value="1" />
  <parameter name="TIMING_BOARD_TDS_APPLIED" value="0.16" />
  <parameter name="AFI_ODT_WIDTH" value="4" />
  <parameter name="PLL_MASTER" value="true" />
  <parameter name="PLL_CONFIG_CLK_DIV_PARAM" value="32000000" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ" value="400.0" />
  <parameter name="MEM_RANK_MULTIPLICATION_FACTOR" value="1" />
  <parameter name="DISCRETE_FLY_BY" value="true" />
  <parameter name="DQ_INPUT_REG_USE_CLKN" value="false" />
  <parameter name="MEM_RTT_NOM" value="RZQ/6" />
  <parameter name="QVLD_WR_ADDRESS_OFFSET" value="4" />
  <parameter name="TB_MEM_IF_READ_DQS_WIDTH" value="8" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="TB_PLL_DLL_MASTER" value="true" />
  <parameter name="PLL_CONFIG_CLK_MULT" value="16000000" />
  <parameter name="MEM_IF_DM_WIDTH" value="8" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS" value="1093" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX" value="1.29" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="AFI_WRANK_WIDTH" value="32" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="LRDIMM" value="false" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM" value="469" />
  <parameter name="MR1_DLL" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS" value="781" />
  <parameter name="TIMING_BOARD_DQ_TO_DQS_SKEW" value="0.002" />
  <parameter name="PLL_HR_CLK_DIV_CACHE" value="2000000" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS" value="468" />
  <parameter name="PHY_CLKBUF" value="true" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="FORCE_MAX_LATENCY_COUNT_WIDTH" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="SEQUENCER_TYPE" value="NIOS" />
  <parameter name="MEM_IF_CLK_EN_WIDTH" value="1" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED" value="0.0" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="MEM_IF_CHIP_BITS" value="1" />
  <parameter name="VFIFO_AS_SHIFT_REG" value="true" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="MEM_IF_CK_WIDTH" value="1" />
  <parameter name="MEM_ROW_ADDR_WIDTH" value="14" />
  <parameter name="MEM_TCL" value="11" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_CACHE" value="16000000" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS" value="0" />
  <parameter name="TIMING_TDQSCK" value="255" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="DLL_SHARING_MODE" value="None" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="PLL_WRITE_CLK_FREQ_CACHE" value="800.0" />
  <parameter name="PLL_DR_CLK_MULT" value="0" />
  <parameter name="USE_USER_RDIMM_VALUE" value="false" />
  <parameter name="MEM_FORMAT" value="UNBUFFERED" />
  <parameter name="AFI_RATE_RATIO" value="4" />
  <parameter name="NUM_PLL_SHARING_INTERFACES" value="1" />
  <parameter name="PLL_MEM_CLK_DIV_CACHE" value="1000000" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_CACHE" value="2000000" />
  <parameter name="CFG_TCCD_NS" value="2.5" />
  <parameter name="IO_DQS_IN_RESERVE" value="5" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE_APPLIED" value="1.0" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_PARAM" value="16000000" />
  <parameter name="AFI_WLAT_WIDTH" value="6" />
  <parameter name="ENABLE_NIOS_OCI" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM" value="156" />
  <parameter name="FIX_READ_LATENCY" value="8" />
  <parameter name="MEM_IF_WRITE_DQS_WIDTH" value="8" />
  <parameter name="AC_ROM_USER_ADD_0" value="0_0000_0000_0000" />
  <parameter name="AC_ROM_USER_ADD_1" value="0_0000_0000_1000" />
  <parameter name="RATE_CACHE" value="Unknown" />
  <parameter name="COMMAND_PHASE" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_MULT" value="16000000" />
  <parameter name="PLL_CONFIG_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="MR1_ODS" value="1" />
  <parameter name="PLL_CONFIG_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="MEM_TRFC" value="128" />
  <parameter name="PHY_CSR_ENABLED" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_PARAM" value="468" />
  <parameter name="DQ_DDR" value="1" />
  <parameter name="PLL_WRITE_CLK_MULT_PARAM" value="16000000" />
  <parameter name="PLL_WRITE_CLK_PHASE_DEG" value="315.0" />
  <parameter name="MEM_INIT_FILE" value="" />
  <parameter name="NIOS_ROM_DATA_WIDTH" value="32" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_PHASE_DEG" value="0.0" />
  <parameter name="MEM_CK_PHASE" value="0.0" />
  <parameter name="FORCE_DQS_TRACKING" value="AUTO" />
  <parameter name="PLL_DR_CLK_MULT_PARAM" value="0" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED" value="0.06" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H" value="0.0" />
  <parameter name="TB_RATE" value="QUARTER" />
  <parameter name="REF_CLK_FREQ_CACHE_VALID" value="true" />
  <parameter name="MEM_CK_WIDTH" value="1" />
  <parameter name="MEM_ATCL" value="Disabled" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="PLL_CONFIG_CLK_MULT_CACHE" value="16000000" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="true" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_PARAM" value="400.0" />
  <parameter name="AC_ROM_MR0_DLL_RESET" value="0110101110000" />
  <parameter name="MEM_TDQSCK" value="1" />
  <parameter name="MEM_VERBOSE" value="true" />
  <parameter name="NUM_EXTRA_REPORT_PATH" value="10" />
  <parameter name="HARD_PHY" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="MR2_SRF" value="0" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_PARAM" value="10000 ps" />
  <parameter name="EARLY_ADDR_CMD_CLK_TRANSFER" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR" value="10000 ps" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR" value="2500 ps" />
  <parameter name="MRS_MIRROR_PING_PONG_ATSO" value="false" />
  <parameter name="REF_CLK_FREQ_MIN_PARAM" value="5.0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE" value="2500 ps" />
  <parameter name="MEM_WTCL" value="8" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_CACHE" value="2000000" />
  <parameter name="PLL_MEM_CLK_MULT" value="16000000" />
  <parameter name="USE_MEM_CLK_FREQ_CACHE" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="MEM_IF_CS_PER_DIMM" value="1" />
  <parameter name="PLL_HR_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV" value="2000000" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY" value="STRATIXV" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_PARAM" value="0" />
  <parameter name="VCALIB_COUNT_WIDTH" value="2" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_P2C_READ_CLK_DIV_PARAM" value="2000000" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED" value="0.0" />
  <parameter name="MEM_GUARANTEED_WRITE_INIT" value="false" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="DLL_USE_DR_CLK" value="false" />
  <parameter name="AC_PARITY" value="false" />
  <parameter name="PLL_WRITE_CLK_DIV" value="1000000" />
  <parameter name="AC_ROM_MR2_MIRR" value="0001000011000" />
  <parameter name="MR1_DQS" value="0" />
  <parameter name="MR2_SRT" value="0" />
  <parameter name="CALIB_VFIFO_OFFSET" value="29" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="469 ps" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_PARAM" value="16000000" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED" value="0.0" />
  <parameter name="MEM_USER_LEVELING_MODE" value="Leveling" />
  <parameter name="MR1_QOFF" value="0" />
  <parameter name="PLL_NIOS_CLK_DIV_PARAM" value="8000000" />
  <parameter name="MEM_DRV_STR" value="RZQ/7" />
  <parameter name="MEM_TREFI" value="6240" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM" value="2500 ps" />
  <parameter name="TB_MEM_CLK_FREQ" value="800.0" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="NUM_SUBGROUP_PER_READ_DQS" value="1" />
  <parameter name="TIMING_BOARD_AC_SKEW" value="0.05" />
  <parameter name="PLL_AFI_CLK_FREQ_PARAM" value="200.0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_PARAM" value="1093" />
  <parameter name="MEM_TRP_NS" value="13.75" />
  <parameter name="DLL_DELAY_CTRL_WIDTH" value="7" />
  <parameter name="QVLD_EXTRA_FLOP_STAGES" value="3" />
  <parameter name="MEM_CLK_FREQ" value="800.0" />
  <parameter name="MEM_CLK_EN_WIDTH" value="1" />
  <parameter name="INCLUDE_MULTIRANK_BOARD_DELAY_MODEL" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="FORCE_SEQUENCER_TCL_DEBUG_MODE" value="false" />
  <parameter name="PLL_WRITE_CLK_FREQ" value="800.0" />
  <parameter name="USE_FAKE_PHY" value="false" />
  <parameter name="EXTRA_SETTINGS" value="" />
  <parameter name="PLL_DR_CLK_FREQ_STR" value="" />
  <parameter name="SEQ_MODE" value="0" />
  <parameter name="MEM_IF_CS_WIDTH" value="1" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="USE_LDC_AS_LOW_SKEW_CLOCK" value="false" />
  <parameter name="NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="PLL_NIOS_CLK_FREQ_CACHE" value="100.0" />
  <parameter name="MEM_TYPE" value="DDR3" />
  <parameter name="PLL_DR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="REF_CLK_PS" value="20000.0" />
  <parameter name="PLL_HR_CLK_MULT_PARAM" value="16000000" />
  <parameter name="DUPLICATE_PLL_FOR_PHY_CLK" value="false" />
  <parameter name="SEQUENCER_TYPE_CACHE" value="Unknown" />
  <parameter name="PLL_MEM_CLK_FREQ_CACHE" value="800.0" />
  <parameter name="CORE_PERIPHERY_DUAL_CLOCK" value="true" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_PARAM" value="2000000" />
  <parameter name="MR0_BT" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_DEG" value="225.0" />
  <parameter name="TIMING_BOARD_SKEW_WITHIN_DQS" value="0.009" />
  <parameter name="MR1_AL" value="0" />
  <parameter name="DQS_PHASE_SHIFT" value="9000" />
  <parameter name="MR0_BL" value="1" />
  <parameter name="MARGIN_VARIATION_TEST" value="false" />
  <parameter name="DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG" value="false" />
  <parameter name="TIMING_TIS" value="170" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN" value="0.06" />
  <parameter name="MEM_TRCD" value="11" />
  <parameter name="TIMING_BOARD_MAX_CK_DELAY" value="1.78" />
  <parameter name="CTL_RD_TO_PCH_EXTRA_CLK" value="0" />
  <parameter name="IO_IN_DELAY_MAX" value="63" />
  <parameter name="MEM_IF_WR_TO_RD_TURNAROUND_OCT" value="3" />
  <parameter name="PLL_NIOS_CLK_MULT_CACHE" value="16000000" />
  <parameter name="REGISTER_C2P" value="true" />
  <parameter name="FAST_SIM_CALIBRATION" value="false" />
  <parameter name="MEM_WTCL_INT" value="8" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_PARAM" value="100.0" />
  <parameter name="MEM_IF_ROW_ADDR_WIDTH" value="14" />
  <parameter name="DQS_EN_DELAY_MAX" value="127" />
  <parameter name="PLL_HR_CLK_PHASE_DEG" value="0.0" />
  <parameter name="ENABLE_NIOS_PRINTF_OUTPUT" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="DELAY_BUFFER_MODE" value="HIGH" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_DEG" value="0.0" />
  <parameter name="REF_CLK_FREQ" value="50.0" />
  <parameter name="AFI_RRANK_WIDTH" value="32" />
  <parameter name="LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE" value="0" />
  <parameter name="PLL_NIOS_CLK_DIV" value="8000000" />
  <parameter name="MR0_DLL" value="1" />
  <parameter name="FORCE_SHADOW_REGS" value="AUTO" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR" value="2500 ps" />
  <parameter name="PINGPONGPHY_EN" value="false" />
  <parameter name="MR3_MPR" value="0" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR" value="5000 ps" />
  <parameter name="REF_CLK_PERIOD_PS" value="20000" />
  <parameter name="MR2_ASR" value="0" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE_CACHE" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_CACHE" value="16000000" />
  <parameter name="PLL_P2C_READ_CLK_MULT" value="16000000" />
  <parameter name="MR2_CWL" value="3" />
  <parameter name="TIMING_BOARD_MAX_DQS_DELAY" value="0.7" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV" value="2000000" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <parameter name="MEM_IF_LRDIMM_RM" value="0" />
  <parameter name="PLL_HR_CLK_MULT_CACHE" value="16000000" />
  <parameter name="MEM_IF_ODT_WIDTH" value="1" />
  <parameter name="TIMING_TDQSCKDL" value="1200" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="TIMING_TDQSCKDS" value="450" />
  <parameter name="TIMING_TDQSCKDM" value="900" />
  <parameter name="PLL_DR_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="TIMING_BOARD_TIS" value="0.0" />
  <parameter name="PLL_NIOS_CLK_MULT_PARAM" value="16000000" />
  <parameter name="DUPLICATE_AC" value="false" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_PARAM" value="2500 ps" />
  <parameter name="NIOS_HEX_FILE_LOCATION" value="../" />
  <parameter name="DUAL_WRITE_CLOCK" value="true" />
  <parameter name="AC_ROM_MR1_MIRR" value="0000000100110" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_STR" value="" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED" value="0.0" />
  <parameter name="TIMING_BOARD_TIH" value="0.0" />
  <parameter name="PLL_WRITE_CLK_MULT" value="16000000" />
  <parameter name="PHY_CSR_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="REF_CLK_FREQ_PARAM_VALID" value="true" />
  <parameter name="PLL_MEM_CLK_DIV_PARAM" value="1000000" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="TIMING_BOARD_TDS" value="0.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="NIOS_ROM_ADDRESS_WIDTH" value="13" />
  <parameter name="AFI_BANKADDR_WIDTH" value="12" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_DEG" value="67.0" />
  <parameter name="PLL_HR_CLK_FREQ_CACHE" value="400.0" />
  <parameter name="TIMING_BOARD_TDH" value="0.0" />
  <parameter name="PACKAGE_DESKEW" value="true" />
  <parameter name="PLL_NIOS_CLK_PHASE_DEG" value="0.0" />
  <parameter name="TRACKING_WATCH_TEST" value="false" />
  <parameter name="MEM_COL_ADDR_WIDTH" value="10" />
  <parameter name="NUM_AC_FR_CYCLE_SHIFTS" value="3" />
  <parameter name="AFI_DM_WIDTH" value="64" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR" value="40000 ps" />
  <parameter name="PLL_CONFIG_CLK_DIV" value="32000000" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE_APPLIED" value="1.0" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_CACHE" value="2500 ps" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED" value="0.0" />
  <parameter name="USE_SHADOW_REGS" value="false" />
  <parameter name="REF_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="TRACKING_ERROR_TEST" value="false" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="PLL_MEM_CLK_FREQ_PARAM" value="800.0" />
  <parameter name="MEM_IF_BANKADDR_WIDTH" value="3" />
  <parameter name="REF_CLK_FREQ_STR" value="50.0 MHz" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_STR" value="" />
  <parameter name="PLL_MEM_CLK_FREQ" value="800.0" />
  <parameter name="MEM_IF_DQ_WIDTH" value="64" />
  <parameter name="PLL_DR_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_CLK_FREQ_MAX" value="800.0" />
  <parameter name="FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="MR1_RTT" value="3" />
  <parameter name="PLL_MEM_CLK_MULT_PARAM" value="16000000" />
  <parameter name="READ_FIFO_HALF_RATE" value="false" />
  <parameter name="ADDR_CMD_DDR" value="0" />
  <parameter name="GENERIC_PLL" value="true" />
  <parameter name="PLL_CONFIG_CLK_FREQ_PARAM" value="25.0" />
  <parameter name="AC_ROM_MR0_DLL_RESET_MIRR" value="0110011101000" />
  <parameter name="ENABLE_NON_DES_CAL" value="false" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_PARAM" value="1250 ps" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE_CACHE" value="0.0" />
  <parameter name="MR3_MPR_AA" value="0" />
  <parameter name="CSR_DATA_WIDTH" value="32" />
  <parameter name="MEM_DLL_EN" value="true" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE" value="4.348" />
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="PRE_V_SERIES_FAMILY" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_CACHE" value="100.0" />
  <parameter name="MEM_TFAW_NS" value="30.0" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_PARAM" value="2000000" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ" value="400.0" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="REF_CLK_NS" value="20.0" />
  <parameter name="ALTMEMPHY_COMPATIBLE_MODE" value="false" />
  <parameter name="PLL_CONFIG_CLK_DIV_CACHE" value="32000000" />
  <parameter name="IO_OUT2_DELAY_MAX" value="63" />
  <parameter name="MEM_AUTO_LEVELING_MODE" value="true" />
  <parameter name="AFI_CLK_EN_WIDTH" value="4" />
  <parameter name="TIMING_TQH" value="0.38" />
  <parameter name="USE_LDC_FOR_ADDR_CMD" value="true" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_CLK_CACHE_VALID" value="true" />
  <parameter name="DELAYED_CLOCK_PHASE_SETTING" value="2" />
  <parameter name="PLL_MEM_CLK_MULT_CACHE" value="16000000" />
  <parameter name="USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="HCX_COMPAT_MODE" value="false" />
  <parameter name="PLL_HR_CLK_MULT" value="16000000" />
  <parameter name="MEM_IF_DQSN_EN" value="true" />
  <parameter name="AC_ROM_MR0" value="0110001110001" />
  <parameter name="PLL_NIOS_CLK_FREQ_PARAM" value="100.0" />
  <parameter name="PLL_HR_CLK_FREQ_PARAM" value="400.0" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="TIMING_BOARD_ISI_METHOD" value="AUTO" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_TRAS" value="28" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR" value="1250 ps" />
  <parameter name="MEM_MIRROR_ADDRESSING" value="0" />
  <parameter name="PLL_CONFIG_CLK_FREQ_CACHE" value="25.0" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_CACHE" value="1250 ps" />
  <parameter name="MEM_TINIT_US" value="500" />
  <parameter name="ENABLE_NIOS_JTAG_UART" value="false" />
  <parameter name="PLL_HR_CLK_DIV_PARAM" value="2000000" />
  <parameter name="DAT_DATA_WIDTH" value="32" />
  <parameter name="DLL_OFFSET_CTRL_WIDTH" value="6" />
  <parameter name="CALIBRATION_MODE" value="Skip" />
  <parameter name="AC_ROM_MR1_CALIB" value="" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="ABSTRACT_REAL_COMPARE_TEST" value="false" />
  <parameter name="PLL_MEM_CLK_DIV" value="1000000" />
  <parameter name="SPEED_GRADE" value="2" />
  <parameter name="AC_ROM_MR2" value="0001000011000" />
  <parameter name="AC_ROM_MR1" value="0000001000110" />
  <parameter name="PLL_NIOS_CLK_FREQ" value="100.0" />
  <parameter name="PLL_AFI_PHY_CLK_DIV" value="0" />
  <parameter name="AC_ROM_MR3" value="0000000000000" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="MEM_TRCD_NS" value="13.75" />
  <parameter name="USE_HARD_READ_FIFO" value="true" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_STR" value="468 ps" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE" value="10000 ps" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_STR" value="400.0 MHz" />
  <parameter name="AFI_ADDR_WIDTH" value="56" />
  <parameter name="MEM_IF_CLK_PAIR_COUNT" value="1" />
  <parameter name="PHY_VERSION_NUMBER" value="161" />
  <parameter name="MEM_BANKADDR_WIDTH" value="3" />
  <parameter name="TIMING_BOARD_TIH_APPLIED" value="0.22" />
  <parameter name="USE_HPS_DQS_TRACKING" value="false" />
  <parameter name="MEM_IF_COL_ADDR_WIDTH" value="10" />
  <parameter name="MEM_SRT" value="Normal" />
  <parameter name="MEM_NUMBER_OF_DIMMS" value="1" />
  <parameter name="MEM_IF_READ_DQS_WIDTH" value="8" />
  <parameter name="EXPORT_CSR_PORT" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_WRITE_CLK_MULT_CACHE" value="16000000" />
  <parameter name="EXTRA_VFIFO_SHIFT" value="0" />
  <parameter name="MEM_CK_PHASE_CACHE" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS" value="0" />
  <parameter name="ENABLE_NON_DESTRUCTIVE_CALIB" value="false" />
  <parameter name="PLL_AFI_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM" value="2500 ps" />
  <parameter name="TIMING_TDS" value="10" />
  <parameter name="PLL_CLK_PARAM_VALID" value="true" />
  <parameter name="MEM_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_DR_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_NIOS_CLK_DIV_CACHE" value="8000000" />
  <parameter name="CFG_TCCD" value="2" />
  <parameter name="MEM_CS_WIDTH" value="1" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE_CACHE" value="0.0" />
  <parameter name="TIMING_TDH" value="45" />
  <parameter name="DELAY_CHAIN_LENGTH" value="8" />
  <parameter name="SCC_DATA_WIDTH" value="8" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ" value="100.0" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="MEM_TREFI_US" value="7.8" />
  <parameter name="PLL_DR_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_WRITE_CLK_DIV_CACHE" value="1000000" />
  <parameter name="USE_DQS_TRACKING" value="true" />
  <parameter name="MEM_LRDIMM_ENABLED" value="false" />
  <parameter name="TIMING_BOARD_TIS_APPLIED" value="0.32" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED" value="1.29" />
  <parameter name="PLL_AFI_PHY_CLK_MULT" value="0" />
  <parameter name="LRDIMM_EXTENDED_CONFIG" value="0x000000000000000000" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM" value="40000 ps" />
  <parameter name="AC_ROM_MR0_CALIB" value="" />
  <parameter name="MEM_TWR_NS" value="15.0" />
  <parameter name="PLL_DR_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="MEM_T_WL" value="6" />
  <parameter name="AFI_WRITE_DQS_WIDTH" value="32" />
  <parameter name="CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK" value="0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="AFI_RLAT_WIDTH" value="6" />
  <parameter name="MEM_TRP" value="11" />
  <parameter name="MEM_CLK_PS" value="1250.0" />
  <parameter name="IS_ES_DEVICE_CACHE" value="false" />
  <parameter name="PLL_AFI_CLK_FREQ" value="200.0" />
  <parameter name="CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK" value="0" />
  <parameter name="MEM_TMRD_CK" value="4" />
  <parameter name="MEM_TRRD_NS" value="6.0" />
  <parameter name="IO_OUT1_DELAY_MAX" value="63" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="DEVICE_DEPTH" value="1" />
  <parameter name="HR_DDIO_OUT_HAS_THREE_REGS" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT" value="16000000" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE" value="2500 ps" />
  <parameter name="DQS_IN_DELAY_MAX" value="63" />
  <parameter name="PLL_WRITE_CLK_FREQ_PARAM" value="800.0" />
  <parameter name="AC_PACKAGE_DESKEW" value="true" />
  <parameter name="MR0_CAS_LATENCY" value="7" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED" value="0.0" />
  <parameter name="MR0_WR" value="6" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_STR" value="400.0 MHz" />
  <parameter name="PLL_HR_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED" value="2.0" />
  <parameter name="SEQ_BURST_COUNT_WIDTH" value="0" />
  <parameter name="PLL_MEM_CLK_FREQ_STR" value="800.0 MHz" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_CACHE" value="0" />
  <parameter name="PHY_ONLY" value="false" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="PERFORM_READ_AFTER_WRITE_CALIBRATION" value="true" />
  <parameter name="TRFC" value="350" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU" value="0.0" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_CACHE" value="1250 ps" />
  <parameter name="IO_STANDARD" value="SSTL-15" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR" value="156 ps" />
  <parameter name="TIMING_TDQSS" value="0.27" />
  <parameter name="INCLUDE_BOARD_DELAY_MODEL" value="false" />
  <parameter name="TIMING_TDQSQ" value="100" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="SPEED_GRADE_CACHE" value="" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_FREQ_CACHE" value="200.0" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR" value="1250 ps" />
  <parameter name="PLL_P2C_READ_CLK_DIV_CACHE" value="2000000" />
  <parameter name="READ_FIFO_SIZE" value="8" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="USE_2X_FF" value="false" />
  <parameter name="MEM_ASR" value="Manual" />
  <parameter name="PLL_DR_CLK_FREQ" value="0.0" />
  <parameter name="TB_MEM_IF_DQ_WIDTH" value="64" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ" value="400.0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE" value="469 ps" />
  <parameter name="NEGATIVE_WRITE_CK_PHASE" value="true" />
  <parameter name="PLL_DR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="ADVANCED_CK_PHASES" value="false" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="NEXTGEN" value="true" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE" value="0.0" />
  <parameter name="USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY" value="false" />
  <parameter name="MEM_ATCL_INT" value="0" />
  <parameter name="MEM_T_RL" value="12" />
  <parameter name="MEM_TWR" value="12" />
  <parameter name="USE_DR_CLK" value="false" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS" value="0.14" />
  <parameter name="PLL_CONFIG_CLK_FREQ_STR" value="25.0 MHz" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_CACHE" value="468" />
  <parameter name="ENABLE_NON_DES_CAL_TEST" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_CACHE" value="400.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_CACHE" value="1093" />
  <parameter name="AC_ROM_MR3_MIRR" value="0000000000000" />
  <parameter name="ENABLE_EMIT_JTAG_MASTER" value="false" />
  <parameter name="MEM_IF_DQS_WIDTH" value="8" />
  <parameter name="TIMING_TDSS" value="0.18" />
  <parameter name="TIMING_TIH" value="120" />
  <parameter name="CSR_BE_WIDTH" value="4" />
  <parameter name="PLL_LOCATION" value="Left_Right" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_STR" value="1093 ps" />
  <parameter name="MEM_TRTP_NS" value="7.5" />
  <parameter name="PLL_CONFIG_CLK_MULT_PARAM" value="16000000" />
  <parameter name="PLL_SHARING_MODE" value="None" />
  <parameter name="PLL_DR_CLK_MULT_CACHE" value="0" />
  <parameter name="LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT" value="true" />
  <parameter name="MEM_MIRROR_ADDRESSING_DEC" value="0" />
  <parameter name="MEM_CLK_TO_DQS_CAPTURE_DELAY" value="100000" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="CTL_WR_TO_WR_EXTRA_CLK" value="0" />
  <parameter name="AP_MODE" value="false" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR" value="10000 ps" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_STR" value="100.0 MHz" />
  <parameter name="ENABLE_CSR_SOFT_RESET_REQ" value="false" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID" value="true" />
  <parameter name="MAX_WRITE_LATENCY_COUNT_WIDTH" value="4" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="STRATIXV" />
  <parameter name="MEM_PD" value="DLL off" />
  <parameter name="MAX10_RTL_SEQ" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="TIMING_TDSH" value="0.18" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED" value="2.0" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DEVICE" value="1" />
  <parameter name="REF_CLK_FREQ_MAX_CACHE" value="800.0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_DIV" value="4000000" />
  <parameter name="ADVERTIZE_SEQUENCER_SW_BUILD_FILES" value="false" />
  <parameter name="MEM_TFAW" value="24" />
  <parameter name="MEM_DQ_WIDTH" value="64" />
  <generatedFiles>
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_pll0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/alt_mem_if/altera_mem_if_pll/altera_mem_if_ddr3_pll/altera_mem_if_ddr3_pll_hw.tcl" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="S5_DDR3_QSYS_mem_if_ddr3_emif" as="pll0" />
  <messages>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 93 starting:altera_mem_if_ddr3_pll "submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_pll0"</message>
   <message level="Info" culprit="pll0"><![CDATA["<b>mem_if_ddr3_emif</b>" instantiated <b>altera_mem_if_ddr3_pll</b> "<b>pll0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mem_if_ddr3_phy_core:16.1:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=true,AC_PARITY=false,AC_ROM_MR0=0110001110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0110101110000,AC_ROM_MR0_DLL_RESET_MIRR=0110011101000,AC_ROM_MR0_MIRR=0110001101001,AC_ROM_MR1=0000001000110,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000100110,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0001000011000,AC_ROM_MR2_MIRR=0001000011000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=56,AFI_BANKADDR_WIDTH=12,AFI_CLK_EN_WIDTH=4,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=4,AFI_CS_WIDTH=4,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=64,AFI_DQ_WIDTH=512,AFI_ODT_WIDTH=4,AFI_RATE_RATIO=4,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=32,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=32,AFI_WRITE_DQS_WIDTH=32,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=6,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=29,CFG_TCCD=2,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_PERIPHERY_DUAL_CLOCK=true,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=0,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=0,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=11,DELAY_PER_DQS_EN_DCHAIN_TAP=11,DELAY_PER_OPA_TAP=156,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Stratix V,DEVICE_FAMILY_PARAM=Stratix V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=2,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=127,DQS_IN_DELAY_MAX=63,DQS_PHASE_SHIFT=9000,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=true,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=false,EARLY_ADDR_CMD_CLK_TRANSFER=false,ENABLE_CSR_SOFT_RESET_REQ=false,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=false,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FIX_READ_LATENCY=8,FLY_BY=true,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=21,IO_DQS_EN_DELAY_OFFSET=128,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=5,IO_DQS_OUT_RESERVE=20,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=63,IO_OUT1_DELAY_MAX=63,IO_OUT2_DELAY_MAX=63,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=SSTL-15,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x000000000000000000,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=4,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=800.0,MEM_CLK_FREQ_CACHE=0.0,MEM_CLK_FREQ_MAX=800.0,MEM_CLK_MAX_NS=1.25,MEM_CLK_MAX_PS=1250.0,MEM_CLK_NS=1.25,MEM_CLK_PS=1250.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=RZQ/7,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=14,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_RTT_NOM=RZQ/6,MEM_RTT_WR=RZQ/4,MEM_SRT=Normal,MEM_TCL=11,MEM_TDQSCK=1,MEM_TFAW=24,MEM_TFAW_NS=30.0,MEM_TINIT_CK=400000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=28,MEM_TRAS_NS=35.0,MEM_TRC=39,MEM_TRCD=11,MEM_TRCD_NS=13.75,MEM_TREFI=6240,MEM_TREFI_US=7.8,MEM_TRFC=128,MEM_TRFC_NS=160.0,MEM_TRP=11,MEM_TRP_NS=13.75,MEM_TRRD=5,MEM_TRRD_NS=6.0,MEM_TRTP=6,MEM_TRTP_NS=7.5,MEM_TWR=12,MEM_TWR_NS=15.0,MEM_TWTR=4,MEM_TYPE=DDR3,MEM_T_RL=12,MEM_T_WL=6,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_VOLTAGE=1.5V DDR3,MEM_WTCL=8,MEM_WTCL_INT=8,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=7,MR0_DLL=1,MR0_PD=0,MR0_WR=6,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=1,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=3,MR2_RTT_WR=1,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=3,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_OCT_SHARING_INTERFACES=1,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=0,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=true,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=Unknown,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=true,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=161,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=2000000,PLL_ADDR_CMD_CLK_DIV_CACHE=2000000,PLL_ADDR_CMD_CLK_DIV_PARAM=2000000,PLL_ADDR_CMD_CLK_FREQ=400.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=400.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=400.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=2500 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_ADDR_CMD_CLK_FREQ_STR=400.0 MHz,PLL_ADDR_CMD_CLK_MULT=16000000,PLL_ADDR_CMD_CLK_MULT_CACHE=16000000,PLL_ADDR_CMD_CLK_MULT_PARAM=16000000,PLL_ADDR_CMD_CLK_PHASE_DEG=0.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=0.0,PLL_ADDR_CMD_CLK_PHASE_PS=0,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=0,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_STR=0 ps,PLL_AFI_CLK_DIV=4000000,PLL_AFI_CLK_DIV_CACHE=4000000,PLL_AFI_CLK_DIV_PARAM=4000000,PLL_AFI_CLK_FREQ=200.0,PLL_AFI_CLK_FREQ_CACHE=200.0,PLL_AFI_CLK_FREQ_PARAM=200.0,PLL_AFI_CLK_FREQ_SIM_STR=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=5000 ps,PLL_AFI_CLK_FREQ_STR=200.0 MHz,PLL_AFI_CLK_MULT=16000000,PLL_AFI_CLK_MULT_CACHE=16000000,PLL_AFI_CLK_MULT_PARAM=16000000,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=8000000,PLL_AFI_HALF_CLK_DIV_CACHE=8000000,PLL_AFI_HALF_CLK_DIV_PARAM=8000000,PLL_AFI_HALF_CLK_FREQ=100.0,PLL_AFI_HALF_CLK_FREQ_CACHE=100.0,PLL_AFI_HALF_CLK_FREQ_PARAM=100.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=10000 ps,PLL_AFI_HALF_CLK_FREQ_STR=100.0 MHz,PLL_AFI_HALF_CLK_MULT=16000000,PLL_AFI_HALF_CLK_MULT_CACHE=16000000,PLL_AFI_HALF_CLK_MULT_PARAM=16000000,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=0,PLL_AFI_PHY_CLK_DIV_CACHE=0,PLL_AFI_PHY_CLK_DIV_PARAM=0,PLL_AFI_PHY_CLK_FREQ=0.0,PLL_AFI_PHY_CLK_FREQ_CACHE=0.0,PLL_AFI_PHY_CLK_FREQ_PARAM=0.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=0 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_FREQ_STR=,PLL_AFI_PHY_CLK_MULT=0,PLL_AFI_PHY_CLK_MULT_CACHE=0,PLL_AFI_PHY_CLK_MULT_PARAM=0,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_PHASE_PS_STR=,PLL_C2P_WRITE_CLK_DIV=2000000,PLL_C2P_WRITE_CLK_DIV_CACHE=2000000,PLL_C2P_WRITE_CLK_DIV_PARAM=2000000,PLL_C2P_WRITE_CLK_FREQ=400.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=400.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=400.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=2500 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_C2P_WRITE_CLK_FREQ_STR=400.0 MHz,PLL_C2P_WRITE_CLK_MULT=16000000,PLL_C2P_WRITE_CLK_MULT_CACHE=16000000,PLL_C2P_WRITE_CLK_MULT_PARAM=16000000,PLL_C2P_WRITE_CLK_PHASE_DEG=67.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=468,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=468,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=468,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_STR=468 ps,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=true,PLL_CONFIG_CLK_DIV=32000000,PLL_CONFIG_CLK_DIV_CACHE=32000000,PLL_CONFIG_CLK_DIV_PARAM=32000000,PLL_CONFIG_CLK_FREQ=25.0,PLL_CONFIG_CLK_FREQ_CACHE=25.0,PLL_CONFIG_CLK_FREQ_PARAM=25.0,PLL_CONFIG_CLK_FREQ_SIM_STR=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=40000 ps,PLL_CONFIG_CLK_FREQ_STR=25.0 MHz,PLL_CONFIG_CLK_MULT=16000000,PLL_CONFIG_CLK_MULT_CACHE=16000000,PLL_CONFIG_CLK_MULT_PARAM=16000000,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=2000000,PLL_HR_CLK_DIV_CACHE=2000000,PLL_HR_CLK_DIV_PARAM=2000000,PLL_HR_CLK_FREQ=400.0,PLL_HR_CLK_FREQ_CACHE=400.0,PLL_HR_CLK_FREQ_PARAM=400.0,PLL_HR_CLK_FREQ_SIM_STR=2500 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_HR_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_HR_CLK_FREQ_STR=400.0 MHz,PLL_HR_CLK_MULT=16000000,PLL_HR_CLK_MULT_CACHE=16000000,PLL_HR_CLK_MULT_PARAM=16000000,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=0 ps,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_HR_CLK_PHASE_PS_STR=0 ps,PLL_LOCATION=Left_Right,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=1000000,PLL_MEM_CLK_FREQ=800.0,PLL_MEM_CLK_FREQ_CACHE=800.0,PLL_MEM_CLK_FREQ_PARAM=800.0,PLL_MEM_CLK_FREQ_SIM_STR=1250 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=1250 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=1250 ps,PLL_MEM_CLK_FREQ_STR=800.0 MHz,PLL_MEM_CLK_MULT=16000000,PLL_MEM_CLK_MULT_CACHE=16000000,PLL_MEM_CLK_MULT_PARAM=16000000,PLL_MEM_CLK_PHASE_DEG=225.0,PLL_MEM_CLK_PHASE_DEG_SIM=45.0,PLL_MEM_CLK_PHASE_PS=781,PLL_MEM_CLK_PHASE_PS_CACHE=781,PLL_MEM_CLK_PHASE_PS_PARAM=781,PLL_MEM_CLK_PHASE_PS_SIM=156,PLL_MEM_CLK_PHASE_PS_SIM_STR=156 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=156 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=156 ps,PLL_MEM_CLK_PHASE_PS_STR=781 ps,PLL_NIOS_CLK_DIV=8000000,PLL_NIOS_CLK_DIV_CACHE=8000000,PLL_NIOS_CLK_DIV_PARAM=8000000,PLL_NIOS_CLK_FREQ=100.0,PLL_NIOS_CLK_FREQ_CACHE=100.0,PLL_NIOS_CLK_FREQ_PARAM=100.0,PLL_NIOS_CLK_FREQ_SIM_STR=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=10000 ps,PLL_NIOS_CLK_FREQ_STR=100.0 MHz,PLL_NIOS_CLK_MULT=16000000,PLL_NIOS_CLK_MULT_CACHE=16000000,PLL_NIOS_CLK_MULT_PARAM=16000000,PLL_NIOS_CLK_PHASE_DEG=0.0,PLL_NIOS_CLK_PHASE_DEG_SIM=0.0,PLL_NIOS_CLK_PHASE_PS=0,PLL_NIOS_CLK_PHASE_PS_CACHE=0,PLL_NIOS_CLK_PHASE_PS_PARAM=0,PLL_NIOS_CLK_PHASE_PS_SIM=0,PLL_NIOS_CLK_PHASE_PS_SIM_STR=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_NIOS_CLK_PHASE_PS_STR=0 ps,PLL_P2C_READ_CLK_DIV=2000000,PLL_P2C_READ_CLK_DIV_CACHE=2000000,PLL_P2C_READ_CLK_DIV_PARAM=2000000,PLL_P2C_READ_CLK_FREQ=400.0,PLL_P2C_READ_CLK_FREQ_CACHE=400.0,PLL_P2C_READ_CLK_FREQ_PARAM=400.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=2500 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_P2C_READ_CLK_FREQ_STR=400.0 MHz,PLL_P2C_READ_CLK_MULT=16000000,PLL_P2C_READ_CLK_MULT_CACHE=16000000,PLL_P2C_READ_CLK_MULT_PARAM=16000000,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=0 ps,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_P2C_READ_CLK_PHASE_PS_STR=0 ps,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=1000000,PLL_WRITE_CLK_FREQ=800.0,PLL_WRITE_CLK_FREQ_CACHE=800.0,PLL_WRITE_CLK_FREQ_PARAM=800.0,PLL_WRITE_CLK_FREQ_SIM_STR=1250 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=1250 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=1250 ps,PLL_WRITE_CLK_FREQ_STR=800.0 MHz,PLL_WRITE_CLK_MULT=16000000,PLL_WRITE_CLK_MULT_CACHE=16000000,PLL_WRITE_CLK_MULT_PARAM=16000000,PLL_WRITE_CLK_PHASE_DEG=315.0,PLL_WRITE_CLK_PHASE_DEG_SIM=135.0,PLL_WRITE_CLK_PHASE_PS=1093,PLL_WRITE_CLK_PHASE_PS_CACHE=1093,PLL_WRITE_CLK_PHASE_PS_PARAM=1093,PLL_WRITE_CLK_PHASE_PS_SIM=469,PLL_WRITE_CLK_PHASE_PS_SIM_STR=469 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=469 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=469 ps,PLL_WRITE_CLK_PHASE_PS_STR=1093 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=3,QVLD_WR_ADDRESS_OFFSET=4,RATE=Quarter,RATE_CACHE=Unknown,RDIMM=false,RDIMM_CONFIG=0,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=false,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=50.0,REF_CLK_FREQ_CACHE=0.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=800.0,REF_CLK_FREQ_MAX_PARAM=800.0,REF_CLK_FREQ_MIN_CACHE=5.0,REF_CLK_FREQ_MIN_PARAM=5.0,REF_CLK_FREQ_PARAM_VALID=true,REF_CLK_FREQ_STR=50.0 MHz,REF_CLK_NS=20.0,REF_CLK_PS=20000.0,REGISTER_C2P=true,SCC_DATA_WIDTH=8,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=Unknown,SEQ_BURST_COUNT_WIDTH=0,SEQ_MODE=0,SKIP_MEM_INIT=true,SPEED_GRADE=2,SPEED_GRADE_CACHE=,SYS_INFO_DEVICE_FAMILY=Stratix V,TB_MEM_CLK_FREQ=800.0,TB_MEM_IF_DQ_WIDTH=64,TB_MEM_IF_READ_DQS_WIDTH=8,TB_PLL_DLL_MASTER=true,TB_RATE=QUARTER,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.05,TIMING_BOARD_AC_SLEW_RATE=2.174,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.012,TIMING_BOARD_CK_CKN_SLEW_RATE=4.348,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=4.348,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=2.174,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.002,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=1.78,TIMING_BOARD_MAX_DQS_DELAY=0.7,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.14,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.1,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=1.29,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=1.29,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=0.06,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=0.06,TIMING_BOARD_SKEW_WITHIN_DQS=0.009,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.145,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.16,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.22,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.32,TIMING_TDH=45,TIMING_TDQSCK=255,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=100,TIMING_TDQSS=0.27,TIMING_TDS=10,TIMING_TDSH=0.18,TIMING_TDSS=0.18,TIMING_TIH=120,TIMING_TIS=170,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=true,USER_DEBUG_LEVEL=0,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=true,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=true,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=true,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=true"
   instancePathKey="S5_DDR3_QSYS:.:mem_if_ddr3_emif:.:p0"
   kind="altera_mem_if_ddr3_phy_core"
   version="16.1"
   name="S5_DDR3_QSYS_mem_if_ddr3_emif_p0">
  <parameter name="MAKE_INTERNAL_NIOS_VISIBLE" value="false" />
  <parameter name="IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS" value="false" />
  <parameter name="TIMING_BOARD_DERATE_METHOD" value="AUTO" />
  <parameter name="LRDIMM_INT" value="0" />
  <parameter name="MAX_LATENCY_COUNT_WIDTH" value="4" />
  <parameter name="MEM_IF_ADDR_WIDTH_MIN" value="13" />
  <parameter name="PLL_AFI_CLK_MULT_PARAM" value="16000000" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_CACHE" value="400.0" />
  <parameter name="PLL_P2C_READ_CLK_MULT_CACHE" value="16000000" />
  <parameter name="MEM_DQS_TO_CLK_CAPTURE_DELAY" value="100" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM" value="156 ps" />
  <parameter name="MEM_LEVELING" value="true" />
  <parameter name="FLY_BY" value="true" />
  <parameter name="TIMING_TQSH" value="0.4" />
  <parameter name="PLL_AFI_HALF_CLK_DIV" value="8000000" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ" value="0.0" />
  <parameter name="AFI_CLK_PAIR_COUNT" value="1" />
  <parameter name="HARD_EMIF" value="false" />
  <parameter name="CTL_RD_TO_RD_EXTRA_CLK" value="0" />
  <parameter name="MEM_REGDIMM_ENABLED" value="false" />
  <parameter name="ENABLE_LARGE_RW_MGR_DI_BUFFER" value="false" />
  <parameter name="MEM_CLK_MAX_NS" value="1.25" />
  <parameter name="REF_CLK_FREQ_MAX_PARAM" value="800.0" />
  <parameter name="PLL_AFI_CLK_DIV_PARAM" value="4000000" />
  <parameter name="CALIB_REG_WIDTH" value="8" />
  <parameter name="PLL_HR_CLK_FREQ" value="400.0" />
  <parameter name="AFI_DQ_WIDTH" value="512" />
  <parameter name="READ_DQ_DQS_CLOCK_SOURCE" value="INVERTED_DQS_BUS" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="PLL_HR_CLK_PHASE_PS" value="0" />
  <parameter name="AP_MODE_EN" value="0" />
  <parameter name="MEM_TINIT_CK" value="400000" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="CALIB_LFIFO_OFFSET" value="6" />
  <parameter name="AC_ROM_MR1_OCD_ENABLE" value="" />
  <parameter name="IO_DQS_OUT_RESERVE" value="20" />
  <parameter name="MEM_IF_SIM_VALID_WINDOW" value="0" />
  <parameter name="ENABLE_EMIT_BFM_MASTER" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_NIOS_CLK_FREQ_STR" value="100.0 MHz" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE" value="2.174" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR" value="2500 ps" />
  <parameter name="MEM_BL" value="OTF" />
  <parameter name="MEM_TRAS_NS" value="35.0" />
  <parameter name="PLL_AFI_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="ENABLE_EXTRA_REPORTING" value="false" />
  <parameter name="IO_DQ_OUT_RESERVE" value="0" />
  <parameter name="IO_DM_OUT_RESERVE" value="0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="true" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_CACHE" value="781" />
  <parameter name="USE_FAKE_PHY_INTERNAL" value="false" />
  <parameter name="MEM_BT" value="Sequential" />
  <parameter name="DELAY_PER_OPA_TAP" value="156" />
  <parameter name="MEM_TRTP" value="6" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_PARAM" value="400.0" />
  <parameter name="TREFI" value="35100" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_DEG_SIM" value="45.0" />
  <parameter name="PLL_AFI_CLK_DIV_CACHE" value="4000000" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_CACHE" value="8000000" />
  <parameter name="MEM_DQ_PER_DQS" value="8" />
  <parameter name="DQS_DELAY_CHAIN_PHASE_SETTING" value="2" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_PARAM" value="1250 ps" />
  <parameter name="RDIMM_CONFIG" value="0" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DQS" value="0.1" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_CACHE" value="10000 ps" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="PLL_AFI_CLK_MULT_CACHE" value="16000000" />
  <parameter name="MEM_IF_BOARD_BASE_DELAY" value="10" />
  <parameter name="MR1_RDQS" value="0" />
  <parameter name="PLL_DR_CLK_DIV_CACHE" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_PARAM" value="8000000" />
  <parameter name="DEVICE_WIDTH" value="1" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE" value="4.348" />
  <parameter name="MR0_PD" value="0" />
  <parameter name="MEM_VENDOR" value="Micron" />
  <parameter name="PLL_HR_CLK_FREQ_STR" value="400.0 MHz" />
  <parameter name="ENABLE_MAX_SIZE_SEQ_MEM" value="false" />
  <parameter name="MEM_IF_CS_PER_RANK" value="1" />
  <parameter name="COMMAND_PHASE_CACHE" value="0.0" />
  <parameter name="AFI_CONTROL_WIDTH" value="4" />
  <parameter name="PLL_HR_CLK_DIV" value="2000000" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM" value="2500 ps" />
  <parameter name="REF_CLK_FREQ_MIN_CACHE" value="5.0" />
  <parameter name="PLL_DR_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_CACHE" value="16000000" />
  <parameter name="MEM_VOLTAGE" value="1.5V DDR3" />
  <parameter name="TRK_PARALLEL_SCC_LOAD" value="true" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_STR" value="781 ps" />
  <parameter name="ENABLE_LDC_MEM_CK_ADJUSTMENT" value="false" />
  <parameter name="MEM_IF_DM_PINS_EN" value="true" />
  <parameter name="IO_DQS_EN_DELAY_OFFSET" value="128" />
  <parameter name="USE_MEM_CLK_FREQ" value="false" />
  <parameter name="MEM_DEVICE" value="MISSING_MODEL" />
  <parameter name="IO_DQS_EN_PHASE_MAX" value="7" />
  <parameter name="USER_DEBUG_LEVEL" value="0" />
  <parameter name="RDIMM" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_CACHE" value="400.0" />
  <parameter name="PLL_CONFIG_CLK_FREQ" value="25.0" />
  <parameter name="PLL_PHASE_COUNTER_WIDTH" value="4" />
  <parameter name="TIMING_BOARD_AC_TO_CK_SKEW" value="0.012" />
  <parameter name="MEM_TRC" value="39" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_PARAM" value="5000 ps" />
  <parameter name="MEM_CK_LDC_ADJUSTMENT_THRESHOLD" value="0" />
  <parameter name="DATA_RATE_RATIO" value="2" />
  <parameter name="AFI_CS_WIDTH" value="4" />
  <parameter name="ENABLE_DELAY_CHAIN_WRITE" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="PLL_NIOS_CLK_MULT" value="16000000" />
  <parameter name="PLL_P2C_READ_CLK_DIV" value="2000000" />
  <parameter name="DQS_DQSN_MODE" value="DIFFERENTIAL" />
  <parameter name="MEM_CLK_NS" value="1.25" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_DEG" value="0.0" />
  <parameter name="NUM_DLL_SHARING_INTERFACES" value="1" />
  <parameter name="PLL_AFI_CLK_MULT" value="16000000" />
  <parameter name="SKIP_MEM_INIT" value="true" />
  <parameter name="PLL_DR_CLK_DIV_PARAM" value="0" />
  <parameter name="MR1_TDQS" value="0" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DIMM" value="1" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_STR" value="400.0 MHz" />
  <parameter name="NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="PLL_WRITE_CLK_FREQ_STR" value="800.0 MHz" />
  <parameter name="RATE" value="Quarter" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="DEVICE_FAMILY" value="Stratix V" />
  <parameter name="MR1_WL" value="0" />
  <parameter name="REFRESH_BURST_VALIDATION" value="false" />
  <parameter name="DEVICE_FAMILY_PARAM" value="Stratix V" />
  <parameter name="PLL_WRITE_CLK_PHASE_DEG_SIM" value="135.0" />
  <parameter name="MR3_MPR_RF" value="0" />
  <parameter name="MEM_IF_CONTROL_WIDTH" value="1" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM" value="10000 ps" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_PARAM" value="400.0" />
  <parameter name="MEM_RTT_WR" value="RZQ/4" />
  <parameter name="NUM_WRITE_PATH_FLOP_STAGES" value="0" />
  <parameter name="FORCE_SYNTHESIS_LANGUAGE" value="" />
  <parameter name="DELAY_PER_DQS_EN_DCHAIN_TAP" value="11" />
  <parameter name="MEM_IF_ADDR_WIDTH" value="14" />
  <parameter name="PLL_DR_CLK_DIV" value="0" />
  <parameter name="USE_SEQUENCER_BFM" value="false" />
  <parameter name="DELAY_PER_DCHAIN_TAP" value="11" />
  <parameter name="MEM_CLK_MAX_PS" value="1250.0" />
  <parameter name="CSR_ADDR_WIDTH" value="8" />
  <parameter name="MEM_IF_NUMBER_OF_RANKS" value="1" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_PARAM" value="16000000" />
  <parameter name="HCX_COMPAT_MODE_CACHE" value="false" />
  <parameter name="PLL_P2C_READ_CLK_MULT_PARAM" value="16000000" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE" value="156 ps" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="MEM_IF_RD_TO_WR_TURNAROUND_OCT" value="2" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE" value="2500 ps" />
  <parameter name="EXPORT_AFI_HALF_CLK" value="false" />
  <parameter name="MEM_BURST_LENGTH" value="8" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_CACHE" value="5000 ps" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE" value="2.174" />
  <parameter name="PLL_AFI_CLK_FREQ_STR" value="200.0 MHz" />
  <parameter name="IO_DQDQS_OUT_PHASE_MAX" value="21" />
  <parameter name="MEM_TRRD" value="5" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_PARAM" value="781" />
  <parameter name="RDIMM_INT" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_CACHE" value="0" />
  <parameter name="READ_VALID_FIFO_SIZE" value="16" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="REFRESH_INTERVAL" value="15000" />
  <parameter name="DLL_MASTER" value="true" />
  <parameter name="PLL_WRITE_CLK_DIV_PARAM" value="1000000" />
  <parameter name="AC_ROM_MR0_MIRR" value="0110001101001" />
  <parameter name="MEM_TWTR" value="4" />
  <parameter name="AFI_DEBUG_INFO_WIDTH" value="32" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_INIT_EN" value="false" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE" value="Unknown" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR" value="2500 ps" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT" value="16000000" />
  <parameter name="MEM_TRFC_NS" value="160.0" />
  <parameter name="TIMING_BOARD_TDH_APPLIED" value="0.145" />
  <parameter name="ADDR_RATE_RATIO" value="1" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE" value="40000 ps" />
  <parameter name="FORCED_NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR" value="469 ps" />
  <parameter name="ENABLE_ISS_PROBES" value="false" />
  <parameter name="MR2_RTT_WR" value="1" />
  <parameter name="TIMING_BOARD_TDS_APPLIED" value="0.16" />
  <parameter name="AFI_ODT_WIDTH" value="4" />
  <parameter name="PLL_MASTER" value="true" />
  <parameter name="PLL_CONFIG_CLK_DIV_PARAM" value="32000000" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ" value="400.0" />
  <parameter name="MEM_RANK_MULTIPLICATION_FACTOR" value="1" />
  <parameter name="DISCRETE_FLY_BY" value="true" />
  <parameter name="DQ_INPUT_REG_USE_CLKN" value="false" />
  <parameter name="MEM_RTT_NOM" value="RZQ/6" />
  <parameter name="QVLD_WR_ADDRESS_OFFSET" value="4" />
  <parameter name="TB_MEM_IF_READ_DQS_WIDTH" value="8" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="TB_PLL_DLL_MASTER" value="true" />
  <parameter name="PLL_CONFIG_CLK_MULT" value="16000000" />
  <parameter name="MEM_IF_DM_WIDTH" value="8" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS" value="1093" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX" value="1.29" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="AFI_WRANK_WIDTH" value="32" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="LRDIMM" value="false" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM" value="469" />
  <parameter name="MR1_DLL" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS" value="781" />
  <parameter name="TIMING_BOARD_DQ_TO_DQS_SKEW" value="0.002" />
  <parameter name="PLL_HR_CLK_DIV_CACHE" value="2000000" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS" value="468" />
  <parameter name="PHY_CLKBUF" value="true" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="FORCE_MAX_LATENCY_COUNT_WIDTH" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="SEQUENCER_TYPE" value="NIOS" />
  <parameter name="MEM_IF_CLK_EN_WIDTH" value="1" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED" value="0.0" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="MEM_IF_CHIP_BITS" value="1" />
  <parameter name="VFIFO_AS_SHIFT_REG" value="true" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="MEM_IF_CK_WIDTH" value="1" />
  <parameter name="MEM_ROW_ADDR_WIDTH" value="14" />
  <parameter name="MEM_TCL" value="11" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_CACHE" value="16000000" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS" value="0" />
  <parameter name="TIMING_TDQSCK" value="255" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="DLL_SHARING_MODE" value="None" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="PLL_WRITE_CLK_FREQ_CACHE" value="800.0" />
  <parameter name="PLL_DR_CLK_MULT" value="0" />
  <parameter name="USE_USER_RDIMM_VALUE" value="false" />
  <parameter name="MEM_FORMAT" value="UNBUFFERED" />
  <parameter name="AFI_RATE_RATIO" value="4" />
  <parameter name="NUM_PLL_SHARING_INTERFACES" value="1" />
  <parameter name="PLL_MEM_CLK_DIV_CACHE" value="1000000" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_CACHE" value="2000000" />
  <parameter name="CFG_TCCD_NS" value="2.5" />
  <parameter name="IO_DQS_IN_RESERVE" value="5" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE_APPLIED" value="1.0" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_PARAM" value="16000000" />
  <parameter name="AFI_WLAT_WIDTH" value="6" />
  <parameter name="ENABLE_NIOS_OCI" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM" value="156" />
  <parameter name="FIX_READ_LATENCY" value="8" />
  <parameter name="MEM_IF_WRITE_DQS_WIDTH" value="8" />
  <parameter name="AC_ROM_USER_ADD_0" value="0_0000_0000_0000" />
  <parameter name="AC_ROM_USER_ADD_1" value="0_0000_0000_1000" />
  <parameter name="RATE_CACHE" value="Unknown" />
  <parameter name="COMMAND_PHASE" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_MULT" value="16000000" />
  <parameter name="PLL_CONFIG_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="MR1_ODS" value="1" />
  <parameter name="PLL_CONFIG_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="MEM_TRFC" value="128" />
  <parameter name="PHY_CSR_ENABLED" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_PARAM" value="468" />
  <parameter name="DQ_DDR" value="1" />
  <parameter name="PLL_WRITE_CLK_MULT_PARAM" value="16000000" />
  <parameter name="PLL_WRITE_CLK_PHASE_DEG" value="315.0" />
  <parameter name="MEM_INIT_FILE" value="" />
  <parameter name="NIOS_ROM_DATA_WIDTH" value="32" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_PHASE_DEG" value="0.0" />
  <parameter name="MEM_CK_PHASE" value="0.0" />
  <parameter name="FORCE_DQS_TRACKING" value="AUTO" />
  <parameter name="PLL_DR_CLK_MULT_PARAM" value="0" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED" value="0.06" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H" value="0.0" />
  <parameter name="TB_RATE" value="QUARTER" />
  <parameter name="REF_CLK_FREQ_CACHE_VALID" value="true" />
  <parameter name="MEM_CK_WIDTH" value="1" />
  <parameter name="MEM_ATCL" value="Disabled" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="PLL_CONFIG_CLK_MULT_CACHE" value="16000000" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="true" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_PARAM" value="400.0" />
  <parameter name="AC_ROM_MR0_DLL_RESET" value="0110101110000" />
  <parameter name="MEM_TDQSCK" value="1" />
  <parameter name="MEM_VERBOSE" value="true" />
  <parameter name="NUM_EXTRA_REPORT_PATH" value="10" />
  <parameter name="HARD_PHY" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="MR2_SRF" value="0" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_PARAM" value="10000 ps" />
  <parameter name="EARLY_ADDR_CMD_CLK_TRANSFER" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR" value="10000 ps" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR" value="2500 ps" />
  <parameter name="MRS_MIRROR_PING_PONG_ATSO" value="false" />
  <parameter name="REF_CLK_FREQ_MIN_PARAM" value="5.0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE" value="2500 ps" />
  <parameter name="MEM_WTCL" value="8" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_CACHE" value="2000000" />
  <parameter name="PLL_MEM_CLK_MULT" value="16000000" />
  <parameter name="USE_MEM_CLK_FREQ_CACHE" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="MEM_IF_CS_PER_DIMM" value="1" />
  <parameter name="PLL_HR_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV" value="2000000" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY" value="STRATIXV" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_PARAM" value="0" />
  <parameter name="VCALIB_COUNT_WIDTH" value="2" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS" value="0" />
  <parameter name="OCT_TERM_CONTROL_WIDTH" value="16" />
  <parameter name="PLL_P2C_READ_CLK_DIV_PARAM" value="2000000" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED" value="0.0" />
  <parameter name="MEM_GUARANTEED_WRITE_INIT" value="false" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="DLL_USE_DR_CLK" value="false" />
  <parameter name="AC_PARITY" value="false" />
  <parameter name="PLL_WRITE_CLK_DIV" value="1000000" />
  <parameter name="AC_ROM_MR2_MIRR" value="0001000011000" />
  <parameter name="MR1_DQS" value="0" />
  <parameter name="MR2_SRT" value="0" />
  <parameter name="CALIB_VFIFO_OFFSET" value="29" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="469 ps" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_PARAM" value="16000000" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED" value="0.0" />
  <parameter name="MEM_USER_LEVELING_MODE" value="Leveling" />
  <parameter name="MR1_QOFF" value="0" />
  <parameter name="PLL_NIOS_CLK_DIV_PARAM" value="8000000" />
  <parameter name="MEM_DRV_STR" value="RZQ/7" />
  <parameter name="MEM_TREFI" value="6240" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM" value="2500 ps" />
  <parameter name="TB_MEM_CLK_FREQ" value="800.0" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="NUM_SUBGROUP_PER_READ_DQS" value="1" />
  <parameter name="TIMING_BOARD_AC_SKEW" value="0.05" />
  <parameter name="PLL_AFI_CLK_FREQ_PARAM" value="200.0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_PARAM" value="1093" />
  <parameter name="MEM_TRP_NS" value="13.75" />
  <parameter name="DLL_DELAY_CTRL_WIDTH" value="7" />
  <parameter name="QVLD_EXTRA_FLOP_STAGES" value="3" />
  <parameter name="MEM_CLK_FREQ" value="800.0" />
  <parameter name="MEM_CLK_EN_WIDTH" value="1" />
  <parameter name="INCLUDE_MULTIRANK_BOARD_DELAY_MODEL" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="FORCE_SEQUENCER_TCL_DEBUG_MODE" value="false" />
  <parameter name="PLL_WRITE_CLK_FREQ" value="800.0" />
  <parameter name="USE_FAKE_PHY" value="false" />
  <parameter name="EXTRA_SETTINGS" value="" />
  <parameter name="PLL_DR_CLK_FREQ_STR" value="" />
  <parameter name="SEQ_MODE" value="0" />
  <parameter name="MEM_IF_CS_WIDTH" value="1" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="USE_LDC_AS_LOW_SKEW_CLOCK" value="false" />
  <parameter name="NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="PLL_NIOS_CLK_FREQ_CACHE" value="100.0" />
  <parameter name="MEM_TYPE" value="DDR3" />
  <parameter name="PLL_DR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="REF_CLK_PS" value="20000.0" />
  <parameter name="PLL_HR_CLK_MULT_PARAM" value="16000000" />
  <parameter name="DUPLICATE_PLL_FOR_PHY_CLK" value="false" />
  <parameter name="SEQUENCER_TYPE_CACHE" value="Unknown" />
  <parameter name="PLL_MEM_CLK_FREQ_CACHE" value="800.0" />
  <parameter name="CORE_PERIPHERY_DUAL_CLOCK" value="true" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_PARAM" value="2000000" />
  <parameter name="MR0_BT" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_DEG" value="225.0" />
  <parameter name="TIMING_BOARD_SKEW_WITHIN_DQS" value="0.009" />
  <parameter name="MR1_AL" value="0" />
  <parameter name="DQS_PHASE_SHIFT" value="9000" />
  <parameter name="MR0_BL" value="1" />
  <parameter name="MARGIN_VARIATION_TEST" value="false" />
  <parameter name="DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG" value="false" />
  <parameter name="TIMING_TIS" value="170" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN" value="0.06" />
  <parameter name="MEM_TRCD" value="11" />
  <parameter name="TIMING_BOARD_MAX_CK_DELAY" value="1.78" />
  <parameter name="CTL_RD_TO_PCH_EXTRA_CLK" value="0" />
  <parameter name="IO_IN_DELAY_MAX" value="63" />
  <parameter name="MEM_IF_WR_TO_RD_TURNAROUND_OCT" value="3" />
  <parameter name="PLL_NIOS_CLK_MULT_CACHE" value="16000000" />
  <parameter name="REGISTER_C2P" value="true" />
  <parameter name="FAST_SIM_CALIBRATION" value="false" />
  <parameter name="MEM_WTCL_INT" value="8" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_PARAM" value="100.0" />
  <parameter name="MEM_IF_ROW_ADDR_WIDTH" value="14" />
  <parameter name="DQS_EN_DELAY_MAX" value="127" />
  <parameter name="PLL_HR_CLK_PHASE_DEG" value="0.0" />
  <parameter name="ENABLE_NIOS_PRINTF_OUTPUT" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="DELAY_BUFFER_MODE" value="HIGH" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_DEG" value="0.0" />
  <parameter name="NUM_OCT_SHARING_INTERFACES" value="1" />
  <parameter name="REF_CLK_FREQ" value="50.0" />
  <parameter name="AFI_RRANK_WIDTH" value="32" />
  <parameter name="LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE" value="0" />
  <parameter name="PLL_NIOS_CLK_DIV" value="8000000" />
  <parameter name="MR0_DLL" value="1" />
  <parameter name="FORCE_SHADOW_REGS" value="AUTO" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR" value="2500 ps" />
  <parameter name="PINGPONGPHY_EN" value="false" />
  <parameter name="MR3_MPR" value="0" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR" value="5000 ps" />
  <parameter name="MR2_ASR" value="0" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE_CACHE" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_CACHE" value="16000000" />
  <parameter name="PLL_P2C_READ_CLK_MULT" value="16000000" />
  <parameter name="MR2_CWL" value="3" />
  <parameter name="TIMING_BOARD_MAX_DQS_DELAY" value="0.7" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV" value="2000000" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <parameter name="MEM_IF_LRDIMM_RM" value="0" />
  <parameter name="PLL_HR_CLK_MULT_CACHE" value="16000000" />
  <parameter name="MEM_IF_ODT_WIDTH" value="1" />
  <parameter name="TIMING_TDQSCKDL" value="1200" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="TIMING_TDQSCKDS" value="450" />
  <parameter name="TIMING_TDQSCKDM" value="900" />
  <parameter name="PLL_DR_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="TIMING_BOARD_TIS" value="0.0" />
  <parameter name="PLL_NIOS_CLK_MULT_PARAM" value="16000000" />
  <parameter name="DUPLICATE_AC" value="false" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_PARAM" value="2500 ps" />
  <parameter name="NIOS_HEX_FILE_LOCATION" value="../" />
  <parameter name="DUAL_WRITE_CLOCK" value="true" />
  <parameter name="AC_ROM_MR1_MIRR" value="0000000100110" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_STR" value="" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED" value="0.0" />
  <parameter name="TIMING_BOARD_TIH" value="0.0" />
  <parameter name="PLL_WRITE_CLK_MULT" value="16000000" />
  <parameter name="PHY_CSR_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="REF_CLK_FREQ_PARAM_VALID" value="true" />
  <parameter name="PLL_MEM_CLK_DIV_PARAM" value="1000000" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="TIMING_BOARD_TDS" value="0.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="NIOS_ROM_ADDRESS_WIDTH" value="13" />
  <parameter name="AFI_BANKADDR_WIDTH" value="12" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_DEG" value="67.0" />
  <parameter name="PLL_HR_CLK_FREQ_CACHE" value="400.0" />
  <parameter name="TIMING_BOARD_TDH" value="0.0" />
  <parameter name="PACKAGE_DESKEW" value="true" />
  <parameter name="PLL_NIOS_CLK_PHASE_DEG" value="0.0" />
  <parameter name="TRACKING_WATCH_TEST" value="false" />
  <parameter name="MEM_COL_ADDR_WIDTH" value="10" />
  <parameter name="NUM_AC_FR_CYCLE_SHIFTS" value="3" />
  <parameter name="AFI_DM_WIDTH" value="64" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR" value="40000 ps" />
  <parameter name="PLL_CONFIG_CLK_DIV" value="32000000" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE_APPLIED" value="1.0" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_CACHE" value="2500 ps" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED" value="0.0" />
  <parameter name="USE_SHADOW_REGS" value="false" />
  <parameter name="REF_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="TRACKING_ERROR_TEST" value="false" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="PLL_MEM_CLK_FREQ_PARAM" value="800.0" />
  <parameter name="MEM_IF_BANKADDR_WIDTH" value="3" />
  <parameter name="REF_CLK_FREQ_STR" value="50.0 MHz" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_STR" value="" />
  <parameter name="PLL_MEM_CLK_FREQ" value="800.0" />
  <parameter name="MEM_IF_DQ_WIDTH" value="64" />
  <parameter name="PLL_DR_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_CLK_FREQ_MAX" value="800.0" />
  <parameter name="FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="MR1_RTT" value="3" />
  <parameter name="PLL_MEM_CLK_MULT_PARAM" value="16000000" />
  <parameter name="READ_FIFO_HALF_RATE" value="false" />
  <parameter name="ADDR_CMD_DDR" value="0" />
  <parameter name="GENERIC_PLL" value="true" />
  <parameter name="PLL_CONFIG_CLK_FREQ_PARAM" value="25.0" />
  <parameter name="AC_ROM_MR0_DLL_RESET_MIRR" value="0110011101000" />
  <parameter name="ENABLE_NON_DES_CAL" value="false" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_PARAM" value="1250 ps" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE_CACHE" value="0.0" />
  <parameter name="MR3_MPR_AA" value="0" />
  <parameter name="CSR_DATA_WIDTH" value="32" />
  <parameter name="MEM_DLL_EN" value="true" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE" value="4.348" />
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="PRE_V_SERIES_FAMILY" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_CACHE" value="100.0" />
  <parameter name="MEM_TFAW_NS" value="30.0" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_PARAM" value="2000000" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ" value="400.0" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="REF_CLK_NS" value="20.0" />
  <parameter name="ALTMEMPHY_COMPATIBLE_MODE" value="false" />
  <parameter name="PLL_CONFIG_CLK_DIV_CACHE" value="32000000" />
  <parameter name="IO_OUT2_DELAY_MAX" value="63" />
  <parameter name="MEM_AUTO_LEVELING_MODE" value="true" />
  <parameter name="AFI_CLK_EN_WIDTH" value="4" />
  <parameter name="TIMING_TQH" value="0.38" />
  <parameter name="USE_LDC_FOR_ADDR_CMD" value="true" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_CLK_CACHE_VALID" value="true" />
  <parameter name="DELAYED_CLOCK_PHASE_SETTING" value="2" />
  <parameter name="PLL_MEM_CLK_MULT_CACHE" value="16000000" />
  <parameter name="USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="HCX_COMPAT_MODE" value="false" />
  <parameter name="PLL_HR_CLK_MULT" value="16000000" />
  <parameter name="MEM_IF_DQSN_EN" value="true" />
  <parameter name="AC_ROM_MR0" value="0110001110001" />
  <parameter name="PLL_NIOS_CLK_FREQ_PARAM" value="100.0" />
  <parameter name="PLL_HR_CLK_FREQ_PARAM" value="400.0" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="TIMING_BOARD_ISI_METHOD" value="AUTO" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_TRAS" value="28" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR" value="1250 ps" />
  <parameter name="MEM_MIRROR_ADDRESSING" value="0" />
  <parameter name="PLL_CONFIG_CLK_FREQ_CACHE" value="25.0" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_CACHE" value="1250 ps" />
  <parameter name="MEM_TINIT_US" value="500" />
  <parameter name="ENABLE_NIOS_JTAG_UART" value="false" />
  <parameter name="PLL_HR_CLK_DIV_PARAM" value="2000000" />
  <parameter name="DAT_DATA_WIDTH" value="32" />
  <parameter name="DLL_OFFSET_CTRL_WIDTH" value="6" />
  <parameter name="CALIBRATION_MODE" value="Skip" />
  <parameter name="AC_ROM_MR1_CALIB" value="" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="ABSTRACT_REAL_COMPARE_TEST" value="false" />
  <parameter name="PLL_MEM_CLK_DIV" value="1000000" />
  <parameter name="SPEED_GRADE" value="2" />
  <parameter name="OCT_SHARING_MODE" value="None" />
  <parameter name="AC_ROM_MR2" value="0001000011000" />
  <parameter name="AC_ROM_MR1" value="0000001000110" />
  <parameter name="PLL_NIOS_CLK_FREQ" value="100.0" />
  <parameter name="PLL_AFI_PHY_CLK_DIV" value="0" />
  <parameter name="AC_ROM_MR3" value="0000000000000" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="MEM_TRCD_NS" value="13.75" />
  <parameter name="USE_HARD_READ_FIFO" value="true" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_STR" value="468 ps" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE" value="10000 ps" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_STR" value="400.0 MHz" />
  <parameter name="AFI_ADDR_WIDTH" value="56" />
  <parameter name="MEM_IF_CLK_PAIR_COUNT" value="1" />
  <parameter name="PHY_VERSION_NUMBER" value="161" />
  <parameter name="MEM_BANKADDR_WIDTH" value="3" />
  <parameter name="TIMING_BOARD_TIH_APPLIED" value="0.22" />
  <parameter name="USE_HPS_DQS_TRACKING" value="false" />
  <parameter name="MEM_IF_COL_ADDR_WIDTH" value="10" />
  <parameter name="MEM_SRT" value="Normal" />
  <parameter name="MEM_NUMBER_OF_DIMMS" value="1" />
  <parameter name="MEM_IF_READ_DQS_WIDTH" value="8" />
  <parameter name="EXPORT_CSR_PORT" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_WRITE_CLK_MULT_CACHE" value="16000000" />
  <parameter name="EXTRA_VFIFO_SHIFT" value="0" />
  <parameter name="MEM_CK_PHASE_CACHE" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS" value="0" />
  <parameter name="ENABLE_NON_DESTRUCTIVE_CALIB" value="false" />
  <parameter name="PLL_AFI_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM" value="2500 ps" />
  <parameter name="TIMING_TDS" value="10" />
  <parameter name="PLL_CLK_PARAM_VALID" value="true" />
  <parameter name="MEM_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_DR_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_NIOS_CLK_DIV_CACHE" value="8000000" />
  <parameter name="CFG_TCCD" value="2" />
  <parameter name="MEM_CS_WIDTH" value="1" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE_CACHE" value="0.0" />
  <parameter name="TIMING_TDH" value="45" />
  <parameter name="DELAY_CHAIN_LENGTH" value="8" />
  <parameter name="SCC_DATA_WIDTH" value="8" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ" value="100.0" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="MEM_TREFI_US" value="7.8" />
  <parameter name="PLL_DR_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_WRITE_CLK_DIV_CACHE" value="1000000" />
  <parameter name="USE_DQS_TRACKING" value="true" />
  <parameter name="MEM_LRDIMM_ENABLED" value="false" />
  <parameter name="TIMING_BOARD_TIS_APPLIED" value="0.32" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED" value="1.29" />
  <parameter name="PLL_AFI_PHY_CLK_MULT" value="0" />
  <parameter name="LRDIMM_EXTENDED_CONFIG" value="0x000000000000000000" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM" value="40000 ps" />
  <parameter name="AC_ROM_MR0_CALIB" value="" />
  <parameter name="MEM_TWR_NS" value="15.0" />
  <parameter name="PLL_DR_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="MEM_T_WL" value="6" />
  <parameter name="AFI_WRITE_DQS_WIDTH" value="32" />
  <parameter name="CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK" value="0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="AFI_RLAT_WIDTH" value="6" />
  <parameter name="MEM_TRP" value="11" />
  <parameter name="MEM_CLK_PS" value="1250.0" />
  <parameter name="IS_ES_DEVICE_CACHE" value="false" />
  <parameter name="PLL_AFI_CLK_FREQ" value="200.0" />
  <parameter name="CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK" value="0" />
  <parameter name="MEM_TMRD_CK" value="4" />
  <parameter name="MEM_TRRD_NS" value="6.0" />
  <parameter name="IO_OUT1_DELAY_MAX" value="63" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="DEVICE_DEPTH" value="1" />
  <parameter name="HR_DDIO_OUT_HAS_THREE_REGS" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT" value="16000000" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE" value="2500 ps" />
  <parameter name="DQS_IN_DELAY_MAX" value="63" />
  <parameter name="PLL_WRITE_CLK_FREQ_PARAM" value="800.0" />
  <parameter name="AC_PACKAGE_DESKEW" value="true" />
  <parameter name="MR0_CAS_LATENCY" value="7" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED" value="0.0" />
  <parameter name="MR0_WR" value="6" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_STR" value="400.0 MHz" />
  <parameter name="PLL_HR_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED" value="2.0" />
  <parameter name="SEQ_BURST_COUNT_WIDTH" value="0" />
  <parameter name="PLL_MEM_CLK_FREQ_STR" value="800.0 MHz" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_CACHE" value="0" />
  <parameter name="PHY_ONLY" value="false" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="PERFORM_READ_AFTER_WRITE_CALIBRATION" value="true" />
  <parameter name="TRFC" value="350" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU" value="0.0" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_CACHE" value="1250 ps" />
  <parameter name="IO_STANDARD" value="SSTL-15" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR" value="156 ps" />
  <parameter name="TIMING_TDQSS" value="0.27" />
  <parameter name="INCLUDE_BOARD_DELAY_MODEL" value="false" />
  <parameter name="TIMING_TDQSQ" value="100" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="SPEED_GRADE_CACHE" value="" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_FREQ_CACHE" value="200.0" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR" value="1250 ps" />
  <parameter name="PLL_P2C_READ_CLK_DIV_CACHE" value="2000000" />
  <parameter name="READ_FIFO_SIZE" value="8" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="USE_2X_FF" value="false" />
  <parameter name="MEM_ASR" value="Manual" />
  <parameter name="PLL_DR_CLK_FREQ" value="0.0" />
  <parameter name="TB_MEM_IF_DQ_WIDTH" value="64" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ" value="400.0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE" value="469 ps" />
  <parameter name="NEGATIVE_WRITE_CK_PHASE" value="true" />
  <parameter name="PLL_DR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="ADVANCED_CK_PHASES" value="false" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="NEXTGEN" value="true" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE" value="0.0" />
  <parameter name="USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY" value="false" />
  <parameter name="MEM_ATCL_INT" value="0" />
  <parameter name="MEM_T_RL" value="12" />
  <parameter name="MEM_TWR" value="12" />
  <parameter name="USE_DR_CLK" value="false" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS" value="0.14" />
  <parameter name="PLL_CONFIG_CLK_FREQ_STR" value="25.0 MHz" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_CACHE" value="468" />
  <parameter name="ENABLE_NON_DES_CAL_TEST" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_CACHE" value="400.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_CACHE" value="1093" />
  <parameter name="AC_ROM_MR3_MIRR" value="0000000000000" />
  <parameter name="ENABLE_EMIT_JTAG_MASTER" value="false" />
  <parameter name="MEM_IF_DQS_WIDTH" value="8" />
  <parameter name="TIMING_TDSS" value="0.18" />
  <parameter name="TIMING_TIH" value="120" />
  <parameter name="CSR_BE_WIDTH" value="4" />
  <parameter name="PLL_LOCATION" value="Left_Right" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_STR" value="1093 ps" />
  <parameter name="MEM_TRTP_NS" value="7.5" />
  <parameter name="PLL_CONFIG_CLK_MULT_PARAM" value="16000000" />
  <parameter name="PLL_SHARING_MODE" value="None" />
  <parameter name="PLL_DR_CLK_MULT_CACHE" value="0" />
  <parameter name="LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT" value="true" />
  <parameter name="MEM_MIRROR_ADDRESSING_DEC" value="0" />
  <parameter name="MEM_CLK_TO_DQS_CAPTURE_DELAY" value="100000" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="CTL_WR_TO_WR_EXTRA_CLK" value="0" />
  <parameter name="AP_MODE" value="false" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR" value="10000 ps" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_STR" value="100.0 MHz" />
  <parameter name="ENABLE_CSR_SOFT_RESET_REQ" value="false" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID" value="true" />
  <parameter name="MAX_WRITE_LATENCY_COUNT_WIDTH" value="4" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="STRATIXV" />
  <parameter name="MEM_PD" value="DLL off" />
  <parameter name="MAX10_RTL_SEQ" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="TIMING_TDSH" value="0.18" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED" value="2.0" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DEVICE" value="1" />
  <parameter name="REF_CLK_FREQ_MAX_CACHE" value="800.0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_DIV" value="4000000" />
  <parameter name="ADVERTIZE_SEQUENCER_SW_BUILD_FILES" value="false" />
  <parameter name="MEM_TFAW" value="24" />
  <parameter name="MEM_DQ_WIDTH" value="64" />
  <generatedFiles>
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0_clock_pair_generator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0_read_valid_selector.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0_addr_cmd_datapath.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0_reset.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0_acv_ldc.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0_memphy.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0_reset_sync.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0_new_io_pads.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0_fr_cycle_shifter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0_fr_cycle_extender.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0_read_datapath.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0_write_datapath.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0_core_shadow_registers.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0_simple_ddio_out.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0_phy_csr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0_iss_probe.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0_addr_cmd_ldc_pads.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0_addr_cmd_ldc_pad.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0_addr_cmd_non_ldc_pad.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0_read_fifo_hard.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0_altdqdqs.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altdq_dqs2_stratixv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0.ppf"
       type="OTHER"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0.sdc"
       type="SDC"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0_timing.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0_report_timing.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0_report_timing_core.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0_pin_map.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0_pin_assignments.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0_parameters.tcl"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/alt_mem_if/alt_mem_if_phys/alt_mem_if_ddr3_phy_core/altera_mem_if_ddr3_phy_core_hw.tcl" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="S5_DDR3_QSYS_mem_if_ddr3_emif" as="p0" />
  <messages>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 92 starting:altera_mem_if_ddr3_phy_core "submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_p0"</message>
   <message level="Info" culprit="p0">Generating clock pair generator</message>
   <message level="Info" culprit="p0">Generating S5_DDR3_QSYS_mem_if_ddr3_emif_p0_altdqdqs</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0">*****************************</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0">Remember to run the S5_DDR3_QSYS_mem_if_ddr3_emif_p0_pin_assignments.tcl</message>
   <message level="Info" culprit="p0">script after running Synthesis and before Fitting.</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0">*****************************</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0"><![CDATA["<b>mem_if_ddr3_emif</b>" instantiated <b>altera_mem_if_ddr3_phy_core</b> "<b>p0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mem_if_ddr3_afi_mux:16.1:AC_PARITY=false,AC_ROM_MR0=0110001110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0110101110000,AC_ROM_MR0_DLL_RESET_MIRR=0110011101000,AC_ROM_MR0_MIRR=0110001101001,AC_ROM_MR1=0000001000110,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000100110,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0001000011000,AC_ROM_MR2_MIRR=0001000011000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,AFI_ADDR_WIDTH=56,AFI_BANKADDR_WIDTH=12,AFI_CLK_EN_WIDTH=4,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=4,AFI_CS_WIDTH=4,AFI_DM_WIDTH=64,AFI_DQ_WIDTH=512,AFI_ODT_WIDTH=4,AFI_RATE_RATIO=4,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=32,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=32,AFI_WRITE_DQS_WIDTH=32,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,CFG_TCCD=2,CFG_TCCD_NS=2.5,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=0,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=0,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEVICE_DEPTH=1,DEVICE_FAMILY=Stratix V,DEVICE_FAMILY_PARAM=Stratix V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=false,HARD_PHY=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x000000000000000000,LRDIMM_INT=0,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=800.0,MEM_CLK_FREQ_MAX=800.0,MEM_CLK_MAX_NS=1.25,MEM_CLK_MAX_PS=1250.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=RZQ/7,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=14,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_RTT_NOM=RZQ/6,MEM_RTT_WR=RZQ/4,MEM_SRT=Normal,MEM_TCL=11,MEM_TDQSCK=1,MEM_TFAW=24,MEM_TFAW_NS=30.0,MEM_TINIT_CK=400000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=28,MEM_TRAS_NS=35.0,MEM_TRC=39,MEM_TRCD=11,MEM_TRCD_NS=13.75,MEM_TREFI=6240,MEM_TREFI_US=7.8,MEM_TRFC=128,MEM_TRFC_NS=160.0,MEM_TRP=11,MEM_TRP_NS=13.75,MEM_TRRD=5,MEM_TRRD_NS=6.0,MEM_TRTP=6,MEM_TRTP_NS=7.5,MEM_TWR=12,MEM_TWR_NS=15.0,MEM_TWTR=4,MEM_TYPE=DDR3,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL=8,MEM_WTCL_INT=8,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=7,MR0_DLL=1,MR0_PD=0,MR0_WR=6,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=1,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=3,MR2_RTT_WR=1,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEXTGEN=true,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,PRE_V_SERIES_FAMILY=false,RATE=Quarter,RDIMM=false,RDIMM_CONFIG=0,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=8,SPEED_GRADE=2,SYS_INFO_DEVICE_FAMILY=Stratix V,TIMING_TDH=45,TIMING_TDQSCK=255,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=100,TIMING_TDQSS=0.27,TIMING_TDS=10,TIMING_TDSH=0.18,TIMING_TDSS=0.18,TIMING_TIH=120,TIMING_TIS=170,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRK_PARALLEL_SCC_LOAD=true,USE_DQS_TRACKING=true,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SHADOW_REGS=false"
   instancePathKey="S5_DDR3_QSYS:.:mem_if_ddr3_emif:.:m0"
   kind="altera_mem_if_ddr3_afi_mux"
   version="16.1"
   name="afi_mux_ddr3_ddrx">
  <parameter name="LRDIMM_INT" value="0" />
  <parameter name="MEM_IF_CS_WIDTH" value="1" />
  <parameter name="MEM_IF_ADDR_WIDTH_MIN" value="13" />
  <parameter name="MEM_TYPE" value="DDR3" />
  <parameter name="MEM_DQS_TO_CLK_CAPTURE_DELAY" value="100" />
  <parameter name="MEM_LEVELING" value="true" />
  <parameter name="FLY_BY" value="true" />
  <parameter name="TIMING_TQSH" value="0.4" />
  <parameter name="AFI_CLK_PAIR_COUNT" value="1" />
  <parameter name="HARD_EMIF" value="false" />
  <parameter name="MR0_BT" value="0" />
  <parameter name="CTL_RD_TO_RD_EXTRA_CLK" value="0" />
  <parameter name="MR1_AL" value="0" />
  <parameter name="MEM_REGDIMM_ENABLED" value="false" />
  <parameter name="MEM_CLK_MAX_NS" value="1.25" />
  <parameter name="MR0_BL" value="1" />
  <parameter name="TIMING_TIS" value="170" />
  <parameter name="AFI_DQ_WIDTH" value="512" />
  <parameter name="MEM_TRCD" value="11" />
  <parameter name="CTL_RD_TO_PCH_EXTRA_CLK" value="0" />
  <parameter name="MEM_IF_WR_TO_RD_TURNAROUND_OCT" value="3" />
  <parameter name="MEM_WTCL_INT" value="8" />
  <parameter name="AP_MODE_EN" value="0" />
  <parameter name="MEM_IF_ROW_ADDR_WIDTH" value="14" />
  <parameter name="MEM_TINIT_CK" value="400000" />
  <parameter name="AC_ROM_MR1_OCD_ENABLE" value="" />
  <parameter name="MEM_IF_SIM_VALID_WINDOW" value="0" />
  <parameter name="MEM_BL" value="OTF" />
  <parameter name="MEM_TRAS_NS" value="35.0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="true" />
  <parameter name="MEM_BT" value="Sequential" />
  <parameter name="AFI_RRANK_WIDTH" value="32" />
  <parameter name="MEM_TRTP" value="6" />
  <parameter name="MR0_DLL" value="1" />
  <parameter name="FORCE_SHADOW_REGS" value="AUTO" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="MEM_DQ_PER_DQS" value="8" />
  <parameter name="PINGPONGPHY_EN" value="false" />
  <parameter name="MR3_MPR" value="0" />
  <parameter name="MR2_ASR" value="0" />
  <parameter name="MR2_CWL" value="3" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <parameter name="RDIMM_CONFIG" value="0" />
  <parameter name="MEM_IF_LRDIMM_RM" value="0" />
  <parameter name="MEM_IF_ODT_WIDTH" value="1" />
  <parameter name="TIMING_TDQSCKDL" value="1200" />
  <parameter name="TIMING_TDQSCKDS" value="450" />
  <parameter name="TIMING_TDQSCKDM" value="900" />
  <parameter name="MEM_IF_BOARD_BASE_DELAY" value="10" />
  <parameter name="MR1_RDQS" value="0" />
  <parameter name="DUPLICATE_AC" value="false" />
  <parameter name="DEVICE_WIDTH" value="1" />
  <parameter name="AC_ROM_MR1_MIRR" value="0000000100110" />
  <parameter name="MR0_PD" value="0" />
  <parameter name="MEM_VENDOR" value="Micron" />
  <parameter name="MEM_IF_CS_PER_RANK" value="1" />
  <parameter name="AFI_CONTROL_WIDTH" value="4" />
  <parameter name="TRK_PARALLEL_SCC_LOAD" value="true" />
  <parameter name="MEM_IF_DM_PINS_EN" value="true" />
  <parameter name="USE_MEM_CLK_FREQ" value="false" />
  <parameter name="AFI_BANKADDR_WIDTH" value="12" />
  <parameter name="RDIMM" value="false" />
  <parameter name="MEM_COL_ADDR_WIDTH" value="10" />
  <parameter name="AFI_DM_WIDTH" value="64" />
  <parameter name="MEM_TRC" value="39" />
  <parameter name="DATA_RATE_RATIO" value="2" />
  <parameter name="AFI_CS_WIDTH" value="4" />
  <parameter name="USE_SHADOW_REGS" value="false" />
  <parameter name="MEM_IF_BANKADDR_WIDTH" value="3" />
  <parameter name="MEM_IF_DQ_WIDTH" value="64" />
  <parameter name="MEM_CLK_FREQ_MAX" value="800.0" />
  <parameter name="MR1_RTT" value="3" />
  <parameter name="ADDR_CMD_DDR" value="0" />
  <parameter name="AC_ROM_MR0_DLL_RESET_MIRR" value="0110011101000" />
  <parameter name="MR1_TDQS" value="0" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DIMM" value="1" />
  <parameter name="MR3_MPR_AA" value="0" />
  <parameter name="MEM_DLL_EN" value="true" />
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="PRE_V_SERIES_FAMILY" value="false" />
  <parameter name="RATE" value="Quarter" />
  <parameter name="MEM_TFAW_NS" value="30.0" />
  <parameter name="DEVICE_FAMILY" value="Stratix V" />
  <parameter name="MR1_WL" value="0" />
  <parameter name="REFRESH_BURST_VALIDATION" value="false" />
  <parameter name="DEVICE_FAMILY_PARAM" value="Stratix V" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="MR3_MPR_RF" value="0" />
  <parameter name="MEM_IF_CONTROL_WIDTH" value="1" />
  <parameter name="ALTMEMPHY_COMPATIBLE_MODE" value="false" />
  <parameter name="MEM_AUTO_LEVELING_MODE" value="true" />
  <parameter name="MEM_RTT_WR" value="RZQ/4" />
  <parameter name="AFI_CLK_EN_WIDTH" value="4" />
  <parameter name="TIMING_TQH" value="0.38" />
  <parameter name="MEM_IF_ADDR_WIDTH" value="14" />
  <parameter name="MEM_CLK_MAX_PS" value="1250.0" />
  <parameter name="MEM_IF_NUMBER_OF_RANKS" value="1" />
  <parameter name="MEM_IF_DQSN_EN" value="true" />
  <parameter name="AC_ROM_MR0" value="0110001110001" />
  <parameter name="MEM_IF_RD_TO_WR_TURNAROUND_OCT" value="2" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="MEM_BURST_LENGTH" value="8" />
  <parameter name="MEM_TRAS" value="28" />
  <parameter name="MEM_TRRD" value="5" />
  <parameter name="MEM_MIRROR_ADDRESSING" value="0" />
  <parameter name="RDIMM_INT" value="0" />
  <parameter name="MEM_TINIT_US" value="500" />
  <parameter name="DAT_DATA_WIDTH" value="32" />
  <parameter name="AC_ROM_MR1_CALIB" value="" />
  <parameter name="AC_ROM_MR0_MIRR" value="0110001101001" />
  <parameter name="MEM_TWTR" value="4" />
  <parameter name="MEM_INIT_EN" value="false" />
  <parameter name="SPEED_GRADE" value="2" />
  <parameter name="MEM_TRFC_NS" value="160.0" />
  <parameter name="ADDR_RATE_RATIO" value="1" />
  <parameter name="AC_ROM_MR2" value="0001000011000" />
  <parameter name="AC_ROM_MR1" value="0000001000110" />
  <parameter name="AC_ROM_MR3" value="0000000000000" />
  <parameter name="MR2_RTT_WR" value="1" />
  <parameter name="MEM_TRCD_NS" value="13.75" />
  <parameter name="AFI_ODT_WIDTH" value="4" />
  <parameter name="MEM_RANK_MULTIPLICATION_FACTOR" value="1" />
  <parameter name="AFI_ADDR_WIDTH" value="56" />
  <parameter name="DISCRETE_FLY_BY" value="true" />
  <parameter name="MEM_IF_CLK_PAIR_COUNT" value="1" />
  <parameter name="MEM_RTT_NOM" value="RZQ/6" />
  <parameter name="MEM_BANKADDR_WIDTH" value="3" />
  <parameter name="USE_HPS_DQS_TRACKING" value="false" />
  <parameter name="MEM_IF_COL_ADDR_WIDTH" value="10" />
  <parameter name="MEM_SRT" value="Normal" />
  <parameter name="MEM_IF_DM_WIDTH" value="8" />
  <parameter name="MEM_NUMBER_OF_DIMMS" value="1" />
  <parameter name="MEM_IF_READ_DQS_WIDTH" value="8" />
  <parameter name="AFI_WRANK_WIDTH" value="32" />
  <parameter name="LRDIMM" value="false" />
  <parameter name="MR1_DLL" value="0" />
  <parameter name="TIMING_TDS" value="10" />
  <parameter name="CFG_TCCD" value="2" />
  <parameter name="MEM_IF_CLK_EN_WIDTH" value="1" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="MEM_CS_WIDTH" value="1" />
  <parameter name="MEM_IF_CHIP_BITS" value="1" />
  <parameter name="TIMING_TDH" value="45" />
  <parameter name="SCC_DATA_WIDTH" value="8" />
  <parameter name="MEM_IF_CK_WIDTH" value="1" />
  <parameter name="MEM_ROW_ADDR_WIDTH" value="14" />
  <parameter name="MEM_TREFI_US" value="7.8" />
  <parameter name="USE_DQS_TRACKING" value="true" />
  <parameter name="MEM_LRDIMM_ENABLED" value="false" />
  <parameter name="MEM_TCL" value="11" />
  <parameter name="TIMING_TDQSCK" value="255" />
  <parameter name="LRDIMM_EXTENDED_CONFIG" value="0x000000000000000000" />
  <parameter name="AC_ROM_MR0_CALIB" value="" />
  <parameter name="MEM_TWR_NS" value="15.0" />
  <parameter name="MEM_FORMAT" value="UNBUFFERED" />
  <parameter name="AFI_RATE_RATIO" value="4" />
  <parameter name="AFI_WRITE_DQS_WIDTH" value="32" />
  <parameter name="CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK" value="0" />
  <parameter name="AFI_RLAT_WIDTH" value="6" />
  <parameter name="MEM_TRP" value="11" />
  <parameter name="CFG_TCCD_NS" value="2.5" />
  <parameter name="CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK" value="0" />
  <parameter name="AFI_WLAT_WIDTH" value="6" />
  <parameter name="MEM_TMRD_CK" value="4" />
  <parameter name="MEM_TRRD_NS" value="6.0" />
  <parameter name="MEM_IF_WRITE_DQS_WIDTH" value="8" />
  <parameter name="DEVICE_DEPTH" value="1" />
  <parameter name="MR1_ODS" value="1" />
  <parameter name="MEM_TRFC" value="128" />
  <parameter name="DQ_DDR" value="1" />
  <parameter name="MR0_CAS_LATENCY" value="7" />
  <parameter name="MEM_INIT_FILE" value="" />
  <parameter name="MR0_WR" value="6" />
  <parameter name="FORCE_DQS_TRACKING" value="AUTO" />
  <parameter name="MEM_CK_WIDTH" value="1" />
  <parameter name="MEM_ATCL" value="Disabled" />
  <parameter name="TIMING_TDQSS" value="0.27" />
  <parameter name="TIMING_TDQSQ" value="100" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="true" />
  <parameter name="AC_ROM_MR0_DLL_RESET" value="0110101110000" />
  <parameter name="MEM_TDQSCK" value="1" />
  <parameter name="MEM_VERBOSE" value="true" />
  <parameter name="HARD_PHY" value="false" />
  <parameter name="MR2_SRF" value="0" />
  <parameter name="MEM_ASR" value="Manual" />
  <parameter name="MRS_MIRROR_PING_PONG_ATSO" value="false" />
  <parameter name="NEXTGEN" value="true" />
  <parameter name="USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY" value="false" />
  <parameter name="MEM_ATCL_INT" value="0" />
  <parameter name="MEM_WTCL" value="8" />
  <parameter name="MEM_TWR" value="12" />
  <parameter name="MEM_IF_CS_PER_DIMM" value="1" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY" value="STRATIXV" />
  <parameter name="AC_ROM_MR3_MIRR" value="0000000000000" />
  <parameter name="MEM_GUARANTEED_WRITE_INIT" value="false" />
  <parameter name="MEM_IF_DQS_WIDTH" value="8" />
  <parameter name="TIMING_TDSS" value="0.18" />
  <parameter name="TIMING_TIH" value="120" />
  <parameter name="AC_PARITY" value="false" />
  <parameter name="AC_ROM_MR2_MIRR" value="0001000011000" />
  <parameter name="MR1_DQS" value="0" />
  <parameter name="MEM_TRTP_NS" value="7.5" />
  <parameter name="MR2_SRT" value="0" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="MEM_MIRROR_ADDRESSING_DEC" value="0" />
  <parameter name="MEM_CLK_TO_DQS_CAPTURE_DELAY" value="100000" />
  <parameter name="CTL_WR_TO_WR_EXTRA_CLK" value="0" />
  <parameter name="AP_MODE" value="false" />
  <parameter name="MEM_USER_LEVELING_MODE" value="Leveling" />
  <parameter name="MR1_QOFF" value="0" />
  <parameter name="MEM_DRV_STR" value="RZQ/7" />
  <parameter name="MEM_TREFI" value="6240" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID" value="true" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="STRATIXV" />
  <parameter name="MEM_PD" value="DLL off" />
  <parameter name="TIMING_TDSH" value="0.18" />
  <parameter name="MEM_TRP_NS" value="13.75" />
  <parameter name="MEM_CLK_FREQ" value="800.0" />
  <parameter name="MEM_CLK_EN_WIDTH" value="1" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DEVICE" value="1" />
  <parameter name="MEM_TFAW" value="24" />
  <parameter name="MEM_DQ_WIDTH" value="64" />
  <generatedFiles>
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/afi_mux_ddr3_ddrx.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/alt_mem_if/altera_mem_if_afi_muxes/altera_mem_if_ddr3_afi_mux/altera_mem_if_ddr3_afi_mux_hw.tcl" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="S5_DDR3_QSYS_mem_if_ddr3_emif" as="m0" />
  <messages>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 91 starting:altera_mem_if_ddr3_afi_mux "submodules/afi_mux_ddr3_ddrx"</message>
   <message level="Info" culprit="m0"><![CDATA["<b>mem_if_ddr3_emif</b>" instantiated <b>altera_mem_if_ddr3_afi_mux</b> "<b>m0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mem_if_ddr3_qseq:16.1:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=true,AC_PARITY=false,AC_ROM_MR0=0110001110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0110101110000,AC_ROM_MR0_DLL_RESET_MIRR=0110011101000,AC_ROM_MR0_MIRR=0110001101001,AC_ROM_MR1=0000001000110,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000100110,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0001000011000,AC_ROM_MR2_MIRR=0001000011000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,ADD_EFFICIENCY_MONITOR=false,ADD_EXTERNAL_SEQ_DEBUG_NIOS=false,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=56,AFI_BANKADDR_WIDTH=12,AFI_CLK_EN_WIDTH=4,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=4,AFI_CS_WIDTH=4,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=64,AFI_DQ_WIDTH=512,AFI_MAX_READ_LATENCY_COUNT_WIDTH=6,AFI_MAX_WRITE_LATENCY_COUNT_WIDTH=6,AFI_ODT_WIDTH=4,AFI_RATE_RATIO=4,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=32,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=32,AFI_WRITE_DQS_WIDTH=32,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AVL_ADDR_WIDTH=13,AVL_DATA_WIDTH=32,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=6,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=29,CFG_TCCD=2,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_DEBUG_CONNECTION=EXPORT,CORE_PERIPHERY_DUAL_CLOCK=true,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=0,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=0,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=11,DELAY_PER_DQS_EN_DCHAIN_TAP=11,DELAY_PER_OPA_TAP=156,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Stratix V,DEVICE_FAMILY_PARAM=Stratix V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=2,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=127,DQS_IN_DELAY_MAX=63,DQS_PHASE_SHIFT=9000,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=true,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=false,EARLY_ADDR_CMD_CLK_TRANSFER=false,ED_EXPORT_SEQ_DEBUG=false,ENABLE_CSR_SOFT_RESET_REQ=false,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=false,ENABLE_EXPORT_SEQ_DEBUG_BRIDGE=false,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FIX_READ_LATENCY=8,FLY_BY=true,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=21,IO_DQS_EN_DELAY_OFFSET=128,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=5,IO_DQS_OUT_RESERVE=20,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=63,IO_OUT1_DELAY_MAX=63,IO_OUT2_DELAY_MAX=63,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=SSTL-15,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x000000000000000000,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=4,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=800.0,MEM_CLK_FREQ_CACHE=0.0,MEM_CLK_FREQ_MAX=800.0,MEM_CLK_MAX_NS=1.25,MEM_CLK_MAX_PS=1250.0,MEM_CLK_NS=1.25,MEM_CLK_PS=1250.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=RZQ/7,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=14,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_RTT_NOM=RZQ/6,MEM_RTT_WR=RZQ/4,MEM_SRT=Normal,MEM_TCL=11,MEM_TDQSCK=1,MEM_TFAW=24,MEM_TFAW_NS=30.0,MEM_TINIT_CK=400000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=28,MEM_TRAS_NS=35.0,MEM_TRC=39,MEM_TRCD=11,MEM_TRCD_NS=13.75,MEM_TREFI=6240,MEM_TREFI_US=7.8,MEM_TRFC=128,MEM_TRFC_NS=160.0,MEM_TRP=11,MEM_TRP_NS=13.75,MEM_TRRD=5,MEM_TRRD_NS=6.0,MEM_TRTP=6,MEM_TRTP_NS=7.5,MEM_TWR=12,MEM_TWR_NS=15.0,MEM_TWTR=4,MEM_TYPE=DDR3,MEM_T_RL=12,MEM_T_WL=6,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_VOLTAGE=1.5V DDR3,MEM_WTCL=8,MEM_WTCL_INT=8,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=7,MR0_DLL=1,MR0_PD=0,MR0_WR=6,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=1,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=3,MR2_RTT_WR=1,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=3,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_OCT_SHARING_INTERFACES=1,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=0,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=true,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=Unknown,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=true,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=161,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=2000000,PLL_ADDR_CMD_CLK_DIV_CACHE=2000000,PLL_ADDR_CMD_CLK_DIV_PARAM=2000000,PLL_ADDR_CMD_CLK_FREQ=400.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=400.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=400.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=2500 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_ADDR_CMD_CLK_FREQ_STR=400.0 MHz,PLL_ADDR_CMD_CLK_MULT=16000000,PLL_ADDR_CMD_CLK_MULT_CACHE=16000000,PLL_ADDR_CMD_CLK_MULT_PARAM=16000000,PLL_ADDR_CMD_CLK_PHASE_DEG=0.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=0.0,PLL_ADDR_CMD_CLK_PHASE_PS=0,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=0,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_STR=0 ps,PLL_AFI_CLK_DIV=4000000,PLL_AFI_CLK_DIV_CACHE=4000000,PLL_AFI_CLK_DIV_PARAM=4000000,PLL_AFI_CLK_FREQ=200.0,PLL_AFI_CLK_FREQ_CACHE=200.0,PLL_AFI_CLK_FREQ_PARAM=200.0,PLL_AFI_CLK_FREQ_SIM_STR=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=5000 ps,PLL_AFI_CLK_FREQ_STR=200.0 MHz,PLL_AFI_CLK_MULT=16000000,PLL_AFI_CLK_MULT_CACHE=16000000,PLL_AFI_CLK_MULT_PARAM=16000000,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=8000000,PLL_AFI_HALF_CLK_DIV_CACHE=8000000,PLL_AFI_HALF_CLK_DIV_PARAM=8000000,PLL_AFI_HALF_CLK_FREQ=100.0,PLL_AFI_HALF_CLK_FREQ_CACHE=100.0,PLL_AFI_HALF_CLK_FREQ_PARAM=100.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=10000 ps,PLL_AFI_HALF_CLK_FREQ_STR=100.0 MHz,PLL_AFI_HALF_CLK_MULT=16000000,PLL_AFI_HALF_CLK_MULT_CACHE=16000000,PLL_AFI_HALF_CLK_MULT_PARAM=16000000,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=0,PLL_AFI_PHY_CLK_DIV_CACHE=0,PLL_AFI_PHY_CLK_DIV_PARAM=0,PLL_AFI_PHY_CLK_FREQ=0.0,PLL_AFI_PHY_CLK_FREQ_CACHE=0.0,PLL_AFI_PHY_CLK_FREQ_PARAM=0.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=0 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_FREQ_STR=,PLL_AFI_PHY_CLK_MULT=0,PLL_AFI_PHY_CLK_MULT_CACHE=0,PLL_AFI_PHY_CLK_MULT_PARAM=0,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_PHASE_PS_STR=,PLL_C2P_WRITE_CLK_DIV=2000000,PLL_C2P_WRITE_CLK_DIV_CACHE=2000000,PLL_C2P_WRITE_CLK_DIV_PARAM=2000000,PLL_C2P_WRITE_CLK_FREQ=400.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=400.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=400.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=2500 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_C2P_WRITE_CLK_FREQ_STR=400.0 MHz,PLL_C2P_WRITE_CLK_MULT=16000000,PLL_C2P_WRITE_CLK_MULT_CACHE=16000000,PLL_C2P_WRITE_CLK_MULT_PARAM=16000000,PLL_C2P_WRITE_CLK_PHASE_DEG=67.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=468,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=468,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=468,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_STR=468 ps,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=true,PLL_CONFIG_CLK_DIV=32000000,PLL_CONFIG_CLK_DIV_CACHE=32000000,PLL_CONFIG_CLK_DIV_PARAM=32000000,PLL_CONFIG_CLK_FREQ=25.0,PLL_CONFIG_CLK_FREQ_CACHE=25.0,PLL_CONFIG_CLK_FREQ_PARAM=25.0,PLL_CONFIG_CLK_FREQ_SIM_STR=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=40000 ps,PLL_CONFIG_CLK_FREQ_STR=25.0 MHz,PLL_CONFIG_CLK_MULT=16000000,PLL_CONFIG_CLK_MULT_CACHE=16000000,PLL_CONFIG_CLK_MULT_PARAM=16000000,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=2000000,PLL_HR_CLK_DIV_CACHE=2000000,PLL_HR_CLK_DIV_PARAM=2000000,PLL_HR_CLK_FREQ=400.0,PLL_HR_CLK_FREQ_CACHE=400.0,PLL_HR_CLK_FREQ_PARAM=400.0,PLL_HR_CLK_FREQ_SIM_STR=2500 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_HR_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_HR_CLK_FREQ_STR=400.0 MHz,PLL_HR_CLK_MULT=16000000,PLL_HR_CLK_MULT_CACHE=16000000,PLL_HR_CLK_MULT_PARAM=16000000,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=0 ps,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_HR_CLK_PHASE_PS_STR=0 ps,PLL_LOCATION=Left_Right,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=1000000,PLL_MEM_CLK_FREQ=800.0,PLL_MEM_CLK_FREQ_CACHE=800.0,PLL_MEM_CLK_FREQ_PARAM=800.0,PLL_MEM_CLK_FREQ_SIM_STR=1250 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=1250 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=1250 ps,PLL_MEM_CLK_FREQ_STR=800.0 MHz,PLL_MEM_CLK_MULT=16000000,PLL_MEM_CLK_MULT_CACHE=16000000,PLL_MEM_CLK_MULT_PARAM=16000000,PLL_MEM_CLK_PHASE_DEG=225.0,PLL_MEM_CLK_PHASE_DEG_SIM=45.0,PLL_MEM_CLK_PHASE_PS=781,PLL_MEM_CLK_PHASE_PS_CACHE=781,PLL_MEM_CLK_PHASE_PS_PARAM=781,PLL_MEM_CLK_PHASE_PS_SIM=156,PLL_MEM_CLK_PHASE_PS_SIM_STR=156 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=156 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=156 ps,PLL_MEM_CLK_PHASE_PS_STR=781 ps,PLL_NIOS_CLK_DIV=8000000,PLL_NIOS_CLK_DIV_CACHE=8000000,PLL_NIOS_CLK_DIV_PARAM=8000000,PLL_NIOS_CLK_FREQ=100.0,PLL_NIOS_CLK_FREQ_CACHE=100.0,PLL_NIOS_CLK_FREQ_PARAM=100.0,PLL_NIOS_CLK_FREQ_SIM_STR=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=10000 ps,PLL_NIOS_CLK_FREQ_STR=100.0 MHz,PLL_NIOS_CLK_MULT=16000000,PLL_NIOS_CLK_MULT_CACHE=16000000,PLL_NIOS_CLK_MULT_PARAM=16000000,PLL_NIOS_CLK_PHASE_DEG=0.0,PLL_NIOS_CLK_PHASE_DEG_SIM=0.0,PLL_NIOS_CLK_PHASE_PS=0,PLL_NIOS_CLK_PHASE_PS_CACHE=0,PLL_NIOS_CLK_PHASE_PS_PARAM=0,PLL_NIOS_CLK_PHASE_PS_SIM=0,PLL_NIOS_CLK_PHASE_PS_SIM_STR=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_NIOS_CLK_PHASE_PS_STR=0 ps,PLL_P2C_READ_CLK_DIV=2000000,PLL_P2C_READ_CLK_DIV_CACHE=2000000,PLL_P2C_READ_CLK_DIV_PARAM=2000000,PLL_P2C_READ_CLK_FREQ=400.0,PLL_P2C_READ_CLK_FREQ_CACHE=400.0,PLL_P2C_READ_CLK_FREQ_PARAM=400.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=2500 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_P2C_READ_CLK_FREQ_STR=400.0 MHz,PLL_P2C_READ_CLK_MULT=16000000,PLL_P2C_READ_CLK_MULT_CACHE=16000000,PLL_P2C_READ_CLK_MULT_PARAM=16000000,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=0 ps,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_P2C_READ_CLK_PHASE_PS_STR=0 ps,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=1000000,PLL_WRITE_CLK_FREQ=800.0,PLL_WRITE_CLK_FREQ_CACHE=800.0,PLL_WRITE_CLK_FREQ_PARAM=800.0,PLL_WRITE_CLK_FREQ_SIM_STR=1250 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=1250 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=1250 ps,PLL_WRITE_CLK_FREQ_STR=800.0 MHz,PLL_WRITE_CLK_MULT=16000000,PLL_WRITE_CLK_MULT_CACHE=16000000,PLL_WRITE_CLK_MULT_PARAM=16000000,PLL_WRITE_CLK_PHASE_DEG=315.0,PLL_WRITE_CLK_PHASE_DEG_SIM=135.0,PLL_WRITE_CLK_PHASE_PS=1093,PLL_WRITE_CLK_PHASE_PS_CACHE=1093,PLL_WRITE_CLK_PHASE_PS_PARAM=1093,PLL_WRITE_CLK_PHASE_PS_SIM=469,PLL_WRITE_CLK_PHASE_PS_SIM_STR=469 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=469 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=469 ps,PLL_WRITE_CLK_PHASE_PS_STR=1093 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=3,QVLD_WR_ADDRESS_OFFSET=4,RATE=Quarter,RATE_CACHE=Unknown,RDIMM=false,RDIMM_CONFIG=0,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=false,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=50.0,REF_CLK_FREQ_CACHE=0.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=800.0,REF_CLK_FREQ_MAX_PARAM=800.0,REF_CLK_FREQ_MIN_CACHE=5.0,REF_CLK_FREQ_MIN_PARAM=5.0,REF_CLK_FREQ_PARAM_VALID=true,REF_CLK_FREQ_STR=50.0 MHz,REF_CLK_NS=20.0,REF_CLK_PS=20000.0,REGISTER_C2P=true,SCC_DATA_WIDTH=8,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=Unknown,SEQ_BURST_COUNT_WIDTH=0,SEQ_MODE=0,SKIP_MEM_INIT=true,SPEED_GRADE=2,SPEED_GRADE_CACHE=,SYS_INFO_DEVICE_FAMILY=Stratix V,TB_MEM_CLK_FREQ=800.0,TB_MEM_IF_DQ_WIDTH=64,TB_MEM_IF_READ_DQS_WIDTH=8,TB_PLL_DLL_MASTER=true,TB_RATE=QUARTER,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.05,TIMING_BOARD_AC_SLEW_RATE=2.174,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.012,TIMING_BOARD_CK_CKN_SLEW_RATE=4.348,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=4.348,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=2.174,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.002,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=1.78,TIMING_BOARD_MAX_DQS_DELAY=0.7,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.14,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.1,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=1.29,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=1.29,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=0.06,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=0.06,TIMING_BOARD_SKEW_WITHIN_DQS=0.009,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.145,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.16,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.22,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.32,TIMING_TDH=45,TIMING_TDQSCK=255,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=100,TIMING_TDQSS=0.27,TIMING_TDS=10,TIMING_TDSH=0.18,TIMING_TDSS=0.18,TIMING_TIH=120,TIMING_TIS=170,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=true,USER_DEBUG_LEVEL=0,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=true,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=true,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=true,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=true"
   instancePathKey="S5_DDR3_QSYS:.:mem_if_ddr3_emif:.:s0"
   kind="altera_mem_if_ddr3_qseq"
   version="16.1"
   name="S5_DDR3_QSYS_mem_if_ddr3_emif_s0">
  <parameter name="MAKE_INTERNAL_NIOS_VISIBLE" value="false" />
  <parameter name="IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS" value="false" />
  <parameter name="TIMING_BOARD_DERATE_METHOD" value="AUTO" />
  <parameter name="LRDIMM_INT" value="0" />
  <parameter name="MAX_LATENCY_COUNT_WIDTH" value="4" />
  <parameter name="MEM_IF_ADDR_WIDTH_MIN" value="13" />
  <parameter name="PLL_AFI_CLK_MULT_PARAM" value="16000000" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_CACHE" value="400.0" />
  <parameter name="PLL_P2C_READ_CLK_MULT_CACHE" value="16000000" />
  <parameter name="MEM_DQS_TO_CLK_CAPTURE_DELAY" value="100" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM" value="156 ps" />
  <parameter name="MEM_LEVELING" value="true" />
  <parameter name="FLY_BY" value="true" />
  <parameter name="TIMING_TQSH" value="0.4" />
  <parameter name="PLL_AFI_HALF_CLK_DIV" value="8000000" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ" value="0.0" />
  <parameter name="AFI_CLK_PAIR_COUNT" value="1" />
  <parameter name="HARD_EMIF" value="false" />
  <parameter name="CTL_RD_TO_RD_EXTRA_CLK" value="0" />
  <parameter name="MEM_REGDIMM_ENABLED" value="false" />
  <parameter name="ENABLE_LARGE_RW_MGR_DI_BUFFER" value="false" />
  <parameter name="MEM_CLK_MAX_NS" value="1.25" />
  <parameter name="REF_CLK_FREQ_MAX_PARAM" value="800.0" />
  <parameter name="PLL_AFI_CLK_DIV_PARAM" value="4000000" />
  <parameter name="CALIB_REG_WIDTH" value="8" />
  <parameter name="PLL_HR_CLK_FREQ" value="400.0" />
  <parameter name="AFI_DQ_WIDTH" value="512" />
  <parameter name="READ_DQ_DQS_CLOCK_SOURCE" value="INVERTED_DQS_BUS" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="PLL_HR_CLK_PHASE_PS" value="0" />
  <parameter name="AP_MODE_EN" value="0" />
  <parameter name="MEM_TINIT_CK" value="400000" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="CALIB_LFIFO_OFFSET" value="6" />
  <parameter name="AC_ROM_MR1_OCD_ENABLE" value="" />
  <parameter name="IO_DQS_OUT_RESERVE" value="20" />
  <parameter name="MEM_IF_SIM_VALID_WINDOW" value="0" />
  <parameter name="ENABLE_EMIT_BFM_MASTER" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_NIOS_CLK_FREQ_STR" value="100.0 MHz" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE" value="2.174" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR" value="2500 ps" />
  <parameter name="MEM_BL" value="OTF" />
  <parameter name="MEM_TRAS_NS" value="35.0" />
  <parameter name="PLL_AFI_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="ENABLE_EXTRA_REPORTING" value="false" />
  <parameter name="IO_DQ_OUT_RESERVE" value="0" />
  <parameter name="IO_DM_OUT_RESERVE" value="0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="true" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_CACHE" value="781" />
  <parameter name="USE_FAKE_PHY_INTERNAL" value="false" />
  <parameter name="MEM_BT" value="Sequential" />
  <parameter name="DELAY_PER_OPA_TAP" value="156" />
  <parameter name="MEM_TRTP" value="6" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_PARAM" value="400.0" />
  <parameter name="TREFI" value="35100" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_DEG_SIM" value="45.0" />
  <parameter name="PLL_AFI_CLK_DIV_CACHE" value="4000000" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_CACHE" value="8000000" />
  <parameter name="MEM_DQ_PER_DQS" value="8" />
  <parameter name="DQS_DELAY_CHAIN_PHASE_SETTING" value="2" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_PARAM" value="1250 ps" />
  <parameter name="RDIMM_CONFIG" value="0" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DQS" value="0.1" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_CACHE" value="10000 ps" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="AVL_DATA_WIDTH" value="32" />
  <parameter name="PLL_AFI_CLK_MULT_CACHE" value="16000000" />
  <parameter name="MEM_IF_BOARD_BASE_DELAY" value="10" />
  <parameter name="MR1_RDQS" value="0" />
  <parameter name="PLL_DR_CLK_DIV_CACHE" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_PARAM" value="8000000" />
  <parameter name="DEVICE_WIDTH" value="1" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE" value="4.348" />
  <parameter name="MR0_PD" value="0" />
  <parameter name="MEM_VENDOR" value="Micron" />
  <parameter name="PLL_HR_CLK_FREQ_STR" value="400.0 MHz" />
  <parameter name="ENABLE_MAX_SIZE_SEQ_MEM" value="false" />
  <parameter name="MEM_IF_CS_PER_RANK" value="1" />
  <parameter name="COMMAND_PHASE_CACHE" value="0.0" />
  <parameter name="AFI_CONTROL_WIDTH" value="4" />
  <parameter name="PLL_HR_CLK_DIV" value="2000000" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM" value="2500 ps" />
  <parameter name="REF_CLK_FREQ_MIN_CACHE" value="5.0" />
  <parameter name="PLL_DR_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_CACHE" value="16000000" />
  <parameter name="MEM_VOLTAGE" value="1.5V DDR3" />
  <parameter name="TRK_PARALLEL_SCC_LOAD" value="true" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_STR" value="781 ps" />
  <parameter name="ENABLE_LDC_MEM_CK_ADJUSTMENT" value="false" />
  <parameter name="MEM_IF_DM_PINS_EN" value="true" />
  <parameter name="IO_DQS_EN_DELAY_OFFSET" value="128" />
  <parameter name="USE_MEM_CLK_FREQ" value="false" />
  <parameter name="MEM_DEVICE" value="MISSING_MODEL" />
  <parameter name="IO_DQS_EN_PHASE_MAX" value="7" />
  <parameter name="USER_DEBUG_LEVEL" value="0" />
  <parameter name="RDIMM" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_CACHE" value="400.0" />
  <parameter name="PLL_CONFIG_CLK_FREQ" value="25.0" />
  <parameter name="PLL_PHASE_COUNTER_WIDTH" value="4" />
  <parameter name="TIMING_BOARD_AC_TO_CK_SKEW" value="0.012" />
  <parameter name="MEM_TRC" value="39" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_PARAM" value="5000 ps" />
  <parameter name="MEM_CK_LDC_ADJUSTMENT_THRESHOLD" value="0" />
  <parameter name="DATA_RATE_RATIO" value="2" />
  <parameter name="AFI_CS_WIDTH" value="4" />
  <parameter name="ENABLE_DELAY_CHAIN_WRITE" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="ADD_EXTERNAL_SEQ_DEBUG_NIOS" value="false" />
  <parameter name="PLL_NIOS_CLK_MULT" value="16000000" />
  <parameter name="PLL_P2C_READ_CLK_DIV" value="2000000" />
  <parameter name="DQS_DQSN_MODE" value="DIFFERENTIAL" />
  <parameter name="MEM_CLK_NS" value="1.25" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_DEG" value="0.0" />
  <parameter name="NUM_DLL_SHARING_INTERFACES" value="1" />
  <parameter name="PLL_AFI_CLK_MULT" value="16000000" />
  <parameter name="SKIP_MEM_INIT" value="true" />
  <parameter name="PLL_DR_CLK_DIV_PARAM" value="0" />
  <parameter name="MR1_TDQS" value="0" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DIMM" value="1" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_STR" value="400.0 MHz" />
  <parameter name="NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="AFI_MAX_WRITE_LATENCY_COUNT_WIDTH" value="6" />
  <parameter name="PLL_WRITE_CLK_FREQ_STR" value="800.0 MHz" />
  <parameter name="RATE" value="Quarter" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="DEVICE_FAMILY" value="Stratix V" />
  <parameter name="MR1_WL" value="0" />
  <parameter name="REFRESH_BURST_VALIDATION" value="false" />
  <parameter name="DEVICE_FAMILY_PARAM" value="Stratix V" />
  <parameter name="PLL_WRITE_CLK_PHASE_DEG_SIM" value="135.0" />
  <parameter name="MR3_MPR_RF" value="0" />
  <parameter name="MEM_IF_CONTROL_WIDTH" value="1" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM" value="10000 ps" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_PARAM" value="400.0" />
  <parameter name="MEM_RTT_WR" value="RZQ/4" />
  <parameter name="NUM_WRITE_PATH_FLOP_STAGES" value="0" />
  <parameter name="FORCE_SYNTHESIS_LANGUAGE" value="" />
  <parameter name="DELAY_PER_DQS_EN_DCHAIN_TAP" value="11" />
  <parameter name="MEM_IF_ADDR_WIDTH" value="14" />
  <parameter name="PLL_DR_CLK_DIV" value="0" />
  <parameter name="USE_SEQUENCER_BFM" value="false" />
  <parameter name="DELAY_PER_DCHAIN_TAP" value="11" />
  <parameter name="MEM_CLK_MAX_PS" value="1250.0" />
  <parameter name="CSR_ADDR_WIDTH" value="8" />
  <parameter name="MEM_IF_NUMBER_OF_RANKS" value="1" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_PARAM" value="16000000" />
  <parameter name="HCX_COMPAT_MODE_CACHE" value="false" />
  <parameter name="PLL_P2C_READ_CLK_MULT_PARAM" value="16000000" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE" value="156 ps" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="MEM_IF_RD_TO_WR_TURNAROUND_OCT" value="2" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE" value="2500 ps" />
  <parameter name="EXPORT_AFI_HALF_CLK" value="false" />
  <parameter name="MEM_BURST_LENGTH" value="8" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_CACHE" value="5000 ps" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE" value="2.174" />
  <parameter name="PLL_AFI_CLK_FREQ_STR" value="200.0 MHz" />
  <parameter name="IO_DQDQS_OUT_PHASE_MAX" value="21" />
  <parameter name="MEM_TRRD" value="5" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_PARAM" value="781" />
  <parameter name="RDIMM_INT" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_CACHE" value="0" />
  <parameter name="READ_VALID_FIFO_SIZE" value="16" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="REFRESH_INTERVAL" value="15000" />
  <parameter name="DLL_MASTER" value="true" />
  <parameter name="PLL_WRITE_CLK_DIV_PARAM" value="1000000" />
  <parameter name="AC_ROM_MR0_MIRR" value="0110001101001" />
  <parameter name="MEM_TWTR" value="4" />
  <parameter name="AFI_DEBUG_INFO_WIDTH" value="32" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_INIT_EN" value="false" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE" value="Unknown" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR" value="2500 ps" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT" value="16000000" />
  <parameter name="ED_EXPORT_SEQ_DEBUG" value="false" />
  <parameter name="MEM_TRFC_NS" value="160.0" />
  <parameter name="TIMING_BOARD_TDH_APPLIED" value="0.145" />
  <parameter name="ADDR_RATE_RATIO" value="1" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE" value="40000 ps" />
  <parameter name="FORCED_NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR" value="469 ps" />
  <parameter name="ENABLE_ISS_PROBES" value="false" />
  <parameter name="MR2_RTT_WR" value="1" />
  <parameter name="TIMING_BOARD_TDS_APPLIED" value="0.16" />
  <parameter name="AFI_ODT_WIDTH" value="4" />
  <parameter name="PLL_MASTER" value="true" />
  <parameter name="PLL_CONFIG_CLK_DIV_PARAM" value="32000000" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ" value="400.0" />
  <parameter name="MEM_RANK_MULTIPLICATION_FACTOR" value="1" />
  <parameter name="DISCRETE_FLY_BY" value="true" />
  <parameter name="DQ_INPUT_REG_USE_CLKN" value="false" />
  <parameter name="MEM_RTT_NOM" value="RZQ/6" />
  <parameter name="QVLD_WR_ADDRESS_OFFSET" value="4" />
  <parameter name="TB_MEM_IF_READ_DQS_WIDTH" value="8" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="TB_PLL_DLL_MASTER" value="true" />
  <parameter name="PLL_CONFIG_CLK_MULT" value="16000000" />
  <parameter name="MEM_IF_DM_WIDTH" value="8" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS" value="1093" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX" value="1.29" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="AFI_WRANK_WIDTH" value="32" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="LRDIMM" value="false" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM" value="469" />
  <parameter name="MR1_DLL" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS" value="781" />
  <parameter name="TIMING_BOARD_DQ_TO_DQS_SKEW" value="0.002" />
  <parameter name="PLL_HR_CLK_DIV_CACHE" value="2000000" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS" value="468" />
  <parameter name="PHY_CLKBUF" value="true" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="FORCE_MAX_LATENCY_COUNT_WIDTH" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="SEQUENCER_TYPE" value="NIOS" />
  <parameter name="MEM_IF_CLK_EN_WIDTH" value="1" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED" value="0.0" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="MEM_IF_CHIP_BITS" value="1" />
  <parameter name="VFIFO_AS_SHIFT_REG" value="true" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="MEM_IF_CK_WIDTH" value="1" />
  <parameter name="MEM_ROW_ADDR_WIDTH" value="14" />
  <parameter name="MEM_TCL" value="11" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_CACHE" value="16000000" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS" value="0" />
  <parameter name="TIMING_TDQSCK" value="255" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="DLL_SHARING_MODE" value="None" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="PLL_WRITE_CLK_FREQ_CACHE" value="800.0" />
  <parameter name="PLL_DR_CLK_MULT" value="0" />
  <parameter name="USE_USER_RDIMM_VALUE" value="false" />
  <parameter name="MEM_FORMAT" value="UNBUFFERED" />
  <parameter name="AFI_RATE_RATIO" value="4" />
  <parameter name="NUM_PLL_SHARING_INTERFACES" value="1" />
  <parameter name="PLL_MEM_CLK_DIV_CACHE" value="1000000" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_CACHE" value="2000000" />
  <parameter name="CFG_TCCD_NS" value="2.5" />
  <parameter name="IO_DQS_IN_RESERVE" value="5" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE_APPLIED" value="1.0" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_PARAM" value="16000000" />
  <parameter name="AFI_WLAT_WIDTH" value="6" />
  <parameter name="ENABLE_NIOS_OCI" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM" value="156" />
  <parameter name="FIX_READ_LATENCY" value="8" />
  <parameter name="MEM_IF_WRITE_DQS_WIDTH" value="8" />
  <parameter name="AC_ROM_USER_ADD_0" value="0_0000_0000_0000" />
  <parameter name="AC_ROM_USER_ADD_1" value="0_0000_0000_1000" />
  <parameter name="RATE_CACHE" value="Unknown" />
  <parameter name="COMMAND_PHASE" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_MULT" value="16000000" />
  <parameter name="PLL_CONFIG_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="MR1_ODS" value="1" />
  <parameter name="PLL_CONFIG_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="MEM_TRFC" value="128" />
  <parameter name="PHY_CSR_ENABLED" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_PARAM" value="468" />
  <parameter name="DQ_DDR" value="1" />
  <parameter name="PLL_WRITE_CLK_MULT_PARAM" value="16000000" />
  <parameter name="PLL_WRITE_CLK_PHASE_DEG" value="315.0" />
  <parameter name="MEM_INIT_FILE" value="" />
  <parameter name="NIOS_ROM_DATA_WIDTH" value="32" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_PHASE_DEG" value="0.0" />
  <parameter name="MEM_CK_PHASE" value="0.0" />
  <parameter name="FORCE_DQS_TRACKING" value="AUTO" />
  <parameter name="PLL_DR_CLK_MULT_PARAM" value="0" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED" value="0.06" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H" value="0.0" />
  <parameter name="TB_RATE" value="QUARTER" />
  <parameter name="REF_CLK_FREQ_CACHE_VALID" value="true" />
  <parameter name="MEM_CK_WIDTH" value="1" />
  <parameter name="MEM_ATCL" value="Disabled" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="PLL_CONFIG_CLK_MULT_CACHE" value="16000000" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="true" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_PARAM" value="400.0" />
  <parameter name="AC_ROM_MR0_DLL_RESET" value="0110101110000" />
  <parameter name="MEM_TDQSCK" value="1" />
  <parameter name="MEM_VERBOSE" value="true" />
  <parameter name="NUM_EXTRA_REPORT_PATH" value="10" />
  <parameter name="HARD_PHY" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="MR2_SRF" value="0" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_PARAM" value="10000 ps" />
  <parameter name="EARLY_ADDR_CMD_CLK_TRANSFER" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR" value="10000 ps" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR" value="2500 ps" />
  <parameter name="MRS_MIRROR_PING_PONG_ATSO" value="false" />
  <parameter name="REF_CLK_FREQ_MIN_PARAM" value="5.0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE" value="2500 ps" />
  <parameter name="MEM_WTCL" value="8" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_CACHE" value="2000000" />
  <parameter name="PLL_MEM_CLK_MULT" value="16000000" />
  <parameter name="USE_MEM_CLK_FREQ_CACHE" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="MEM_IF_CS_PER_DIMM" value="1" />
  <parameter name="PLL_HR_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV" value="2000000" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY" value="STRATIXV" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_PARAM" value="0" />
  <parameter name="VCALIB_COUNT_WIDTH" value="2" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS" value="0" />
  <parameter name="OCT_TERM_CONTROL_WIDTH" value="16" />
  <parameter name="PLL_P2C_READ_CLK_DIV_PARAM" value="2000000" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED" value="0.0" />
  <parameter name="MEM_GUARANTEED_WRITE_INIT" value="false" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="DLL_USE_DR_CLK" value="false" />
  <parameter name="AC_PARITY" value="false" />
  <parameter name="PLL_WRITE_CLK_DIV" value="1000000" />
  <parameter name="AC_ROM_MR2_MIRR" value="0001000011000" />
  <parameter name="MR1_DQS" value="0" />
  <parameter name="MR2_SRT" value="0" />
  <parameter name="CALIB_VFIFO_OFFSET" value="29" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="469 ps" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_PARAM" value="16000000" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED" value="0.0" />
  <parameter name="MEM_USER_LEVELING_MODE" value="Leveling" />
  <parameter name="MR1_QOFF" value="0" />
  <parameter name="PLL_NIOS_CLK_DIV_PARAM" value="8000000" />
  <parameter name="MEM_DRV_STR" value="RZQ/7" />
  <parameter name="MEM_TREFI" value="6240" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM" value="2500 ps" />
  <parameter name="TB_MEM_CLK_FREQ" value="800.0" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="NUM_SUBGROUP_PER_READ_DQS" value="1" />
  <parameter name="TIMING_BOARD_AC_SKEW" value="0.05" />
  <parameter name="PLL_AFI_CLK_FREQ_PARAM" value="200.0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_PARAM" value="1093" />
  <parameter name="MEM_TRP_NS" value="13.75" />
  <parameter name="DLL_DELAY_CTRL_WIDTH" value="7" />
  <parameter name="QVLD_EXTRA_FLOP_STAGES" value="3" />
  <parameter name="MEM_CLK_FREQ" value="800.0" />
  <parameter name="MEM_CLK_EN_WIDTH" value="1" />
  <parameter name="INCLUDE_MULTIRANK_BOARD_DELAY_MODEL" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="FORCE_SEQUENCER_TCL_DEBUG_MODE" value="false" />
  <parameter name="PLL_WRITE_CLK_FREQ" value="800.0" />
  <parameter name="USE_FAKE_PHY" value="false" />
  <parameter name="EXTRA_SETTINGS" value="" />
  <parameter name="PLL_DR_CLK_FREQ_STR" value="" />
  <parameter name="SEQ_MODE" value="0" />
  <parameter name="MEM_IF_CS_WIDTH" value="1" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="USE_LDC_AS_LOW_SKEW_CLOCK" value="false" />
  <parameter name="NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="PLL_NIOS_CLK_FREQ_CACHE" value="100.0" />
  <parameter name="MEM_TYPE" value="DDR3" />
  <parameter name="PLL_DR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="REF_CLK_PS" value="20000.0" />
  <parameter name="PLL_HR_CLK_MULT_PARAM" value="16000000" />
  <parameter name="DUPLICATE_PLL_FOR_PHY_CLK" value="false" />
  <parameter name="SEQUENCER_TYPE_CACHE" value="Unknown" />
  <parameter name="PLL_MEM_CLK_FREQ_CACHE" value="800.0" />
  <parameter name="CORE_PERIPHERY_DUAL_CLOCK" value="true" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_PARAM" value="2000000" />
  <parameter name="MR0_BT" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_DEG" value="225.0" />
  <parameter name="TIMING_BOARD_SKEW_WITHIN_DQS" value="0.009" />
  <parameter name="MR1_AL" value="0" />
  <parameter name="DQS_PHASE_SHIFT" value="9000" />
  <parameter name="MR0_BL" value="1" />
  <parameter name="MARGIN_VARIATION_TEST" value="false" />
  <parameter name="DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG" value="false" />
  <parameter name="TIMING_TIS" value="170" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN" value="0.06" />
  <parameter name="MEM_TRCD" value="11" />
  <parameter name="TIMING_BOARD_MAX_CK_DELAY" value="1.78" />
  <parameter name="CTL_RD_TO_PCH_EXTRA_CLK" value="0" />
  <parameter name="IO_IN_DELAY_MAX" value="63" />
  <parameter name="MEM_IF_WR_TO_RD_TURNAROUND_OCT" value="3" />
  <parameter name="PLL_NIOS_CLK_MULT_CACHE" value="16000000" />
  <parameter name="REGISTER_C2P" value="true" />
  <parameter name="FAST_SIM_CALIBRATION" value="false" />
  <parameter name="MEM_WTCL_INT" value="8" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_PARAM" value="100.0" />
  <parameter name="MEM_IF_ROW_ADDR_WIDTH" value="14" />
  <parameter name="DQS_EN_DELAY_MAX" value="127" />
  <parameter name="PLL_HR_CLK_PHASE_DEG" value="0.0" />
  <parameter name="ENABLE_NIOS_PRINTF_OUTPUT" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="AVL_ADDR_WIDTH" value="13" />
  <parameter name="DELAY_BUFFER_MODE" value="HIGH" />
  <parameter name="CORE_DEBUG_CONNECTION" value="EXPORT" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_DEG" value="0.0" />
  <parameter name="NUM_OCT_SHARING_INTERFACES" value="1" />
  <parameter name="REF_CLK_FREQ" value="50.0" />
  <parameter name="AFI_RRANK_WIDTH" value="32" />
  <parameter name="LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE" value="0" />
  <parameter name="PLL_NIOS_CLK_DIV" value="8000000" />
  <parameter name="MR0_DLL" value="1" />
  <parameter name="FORCE_SHADOW_REGS" value="AUTO" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR" value="2500 ps" />
  <parameter name="PINGPONGPHY_EN" value="false" />
  <parameter name="MR3_MPR" value="0" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR" value="5000 ps" />
  <parameter name="MR2_ASR" value="0" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE_CACHE" value="0.0" />
  <parameter name="AFI_MAX_READ_LATENCY_COUNT_WIDTH" value="6" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_CACHE" value="16000000" />
  <parameter name="PLL_P2C_READ_CLK_MULT" value="16000000" />
  <parameter name="MR2_CWL" value="3" />
  <parameter name="TIMING_BOARD_MAX_DQS_DELAY" value="0.7" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV" value="2000000" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <parameter name="MEM_IF_LRDIMM_RM" value="0" />
  <parameter name="PLL_HR_CLK_MULT_CACHE" value="16000000" />
  <parameter name="MEM_IF_ODT_WIDTH" value="1" />
  <parameter name="TIMING_TDQSCKDL" value="1200" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="TIMING_TDQSCKDS" value="450" />
  <parameter name="TIMING_TDQSCKDM" value="900" />
  <parameter name="PLL_DR_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="TIMING_BOARD_TIS" value="0.0" />
  <parameter name="PLL_NIOS_CLK_MULT_PARAM" value="16000000" />
  <parameter name="DUPLICATE_AC" value="false" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_PARAM" value="2500 ps" />
  <parameter name="NIOS_HEX_FILE_LOCATION" value="../" />
  <parameter name="DUAL_WRITE_CLOCK" value="true" />
  <parameter name="AC_ROM_MR1_MIRR" value="0000000100110" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_STR" value="" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED" value="0.0" />
  <parameter name="TIMING_BOARD_TIH" value="0.0" />
  <parameter name="PLL_WRITE_CLK_MULT" value="16000000" />
  <parameter name="PHY_CSR_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="REF_CLK_FREQ_PARAM_VALID" value="true" />
  <parameter name="PLL_MEM_CLK_DIV_PARAM" value="1000000" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="TIMING_BOARD_TDS" value="0.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="NIOS_ROM_ADDRESS_WIDTH" value="13" />
  <parameter name="AFI_BANKADDR_WIDTH" value="12" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_DEG" value="67.0" />
  <parameter name="PLL_HR_CLK_FREQ_CACHE" value="400.0" />
  <parameter name="TIMING_BOARD_TDH" value="0.0" />
  <parameter name="PACKAGE_DESKEW" value="true" />
  <parameter name="PLL_NIOS_CLK_PHASE_DEG" value="0.0" />
  <parameter name="TRACKING_WATCH_TEST" value="false" />
  <parameter name="MEM_COL_ADDR_WIDTH" value="10" />
  <parameter name="NUM_AC_FR_CYCLE_SHIFTS" value="3" />
  <parameter name="AFI_DM_WIDTH" value="64" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR" value="40000 ps" />
  <parameter name="PLL_CONFIG_CLK_DIV" value="32000000" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE_APPLIED" value="1.0" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_CACHE" value="2500 ps" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED" value="0.0" />
  <parameter name="USE_SHADOW_REGS" value="false" />
  <parameter name="REF_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="TRACKING_ERROR_TEST" value="false" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="PLL_MEM_CLK_FREQ_PARAM" value="800.0" />
  <parameter name="MEM_IF_BANKADDR_WIDTH" value="3" />
  <parameter name="REF_CLK_FREQ_STR" value="50.0 MHz" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_STR" value="" />
  <parameter name="PLL_MEM_CLK_FREQ" value="800.0" />
  <parameter name="MEM_IF_DQ_WIDTH" value="64" />
  <parameter name="PLL_DR_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_CLK_FREQ_MAX" value="800.0" />
  <parameter name="FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="MR1_RTT" value="3" />
  <parameter name="PLL_MEM_CLK_MULT_PARAM" value="16000000" />
  <parameter name="READ_FIFO_HALF_RATE" value="false" />
  <parameter name="ADDR_CMD_DDR" value="0" />
  <parameter name="GENERIC_PLL" value="true" />
  <parameter name="PLL_CONFIG_CLK_FREQ_PARAM" value="25.0" />
  <parameter name="AC_ROM_MR0_DLL_RESET_MIRR" value="0110011101000" />
  <parameter name="ENABLE_NON_DES_CAL" value="false" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_PARAM" value="1250 ps" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE_CACHE" value="0.0" />
  <parameter name="MR3_MPR_AA" value="0" />
  <parameter name="CSR_DATA_WIDTH" value="32" />
  <parameter name="MEM_DLL_EN" value="true" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE" value="4.348" />
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="PRE_V_SERIES_FAMILY" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_CACHE" value="100.0" />
  <parameter name="MEM_TFAW_NS" value="30.0" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_PARAM" value="2000000" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ" value="400.0" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="REF_CLK_NS" value="20.0" />
  <parameter name="ALTMEMPHY_COMPATIBLE_MODE" value="false" />
  <parameter name="PLL_CONFIG_CLK_DIV_CACHE" value="32000000" />
  <parameter name="IO_OUT2_DELAY_MAX" value="63" />
  <parameter name="MEM_AUTO_LEVELING_MODE" value="true" />
  <parameter name="AFI_CLK_EN_WIDTH" value="4" />
  <parameter name="TIMING_TQH" value="0.38" />
  <parameter name="USE_LDC_FOR_ADDR_CMD" value="true" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_CLK_CACHE_VALID" value="true" />
  <parameter name="DELAYED_CLOCK_PHASE_SETTING" value="2" />
  <parameter name="PLL_MEM_CLK_MULT_CACHE" value="16000000" />
  <parameter name="USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE" value="false" />
  <parameter name="ENABLE_EXPORT_SEQ_DEBUG_BRIDGE" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="HCX_COMPAT_MODE" value="false" />
  <parameter name="PLL_HR_CLK_MULT" value="16000000" />
  <parameter name="MEM_IF_DQSN_EN" value="true" />
  <parameter name="AC_ROM_MR0" value="0110001110001" />
  <parameter name="PLL_NIOS_CLK_FREQ_PARAM" value="100.0" />
  <parameter name="PLL_HR_CLK_FREQ_PARAM" value="400.0" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="TIMING_BOARD_ISI_METHOD" value="AUTO" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_TRAS" value="28" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR" value="1250 ps" />
  <parameter name="MEM_MIRROR_ADDRESSING" value="0" />
  <parameter name="PLL_CONFIG_CLK_FREQ_CACHE" value="25.0" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_CACHE" value="1250 ps" />
  <parameter name="MEM_TINIT_US" value="500" />
  <parameter name="ENABLE_NIOS_JTAG_UART" value="false" />
  <parameter name="PLL_HR_CLK_DIV_PARAM" value="2000000" />
  <parameter name="DAT_DATA_WIDTH" value="32" />
  <parameter name="DLL_OFFSET_CTRL_WIDTH" value="6" />
  <parameter name="CALIBRATION_MODE" value="Skip" />
  <parameter name="AC_ROM_MR1_CALIB" value="" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="ABSTRACT_REAL_COMPARE_TEST" value="false" />
  <parameter name="PLL_MEM_CLK_DIV" value="1000000" />
  <parameter name="SPEED_GRADE" value="2" />
  <parameter name="OCT_SHARING_MODE" value="None" />
  <parameter name="AC_ROM_MR2" value="0001000011000" />
  <parameter name="AC_ROM_MR1" value="0000001000110" />
  <parameter name="PLL_NIOS_CLK_FREQ" value="100.0" />
  <parameter name="PLL_AFI_PHY_CLK_DIV" value="0" />
  <parameter name="AC_ROM_MR3" value="0000000000000" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="MEM_TRCD_NS" value="13.75" />
  <parameter name="USE_HARD_READ_FIFO" value="true" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_STR" value="468 ps" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE" value="10000 ps" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_STR" value="400.0 MHz" />
  <parameter name="AFI_ADDR_WIDTH" value="56" />
  <parameter name="MEM_IF_CLK_PAIR_COUNT" value="1" />
  <parameter name="PHY_VERSION_NUMBER" value="161" />
  <parameter name="MEM_BANKADDR_WIDTH" value="3" />
  <parameter name="TIMING_BOARD_TIH_APPLIED" value="0.22" />
  <parameter name="USE_HPS_DQS_TRACKING" value="false" />
  <parameter name="MEM_IF_COL_ADDR_WIDTH" value="10" />
  <parameter name="MEM_SRT" value="Normal" />
  <parameter name="MEM_NUMBER_OF_DIMMS" value="1" />
  <parameter name="MEM_IF_READ_DQS_WIDTH" value="8" />
  <parameter name="EXPORT_CSR_PORT" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_WRITE_CLK_MULT_CACHE" value="16000000" />
  <parameter name="EXTRA_VFIFO_SHIFT" value="0" />
  <parameter name="MEM_CK_PHASE_CACHE" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS" value="0" />
  <parameter name="ENABLE_NON_DESTRUCTIVE_CALIB" value="false" />
  <parameter name="PLL_AFI_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM" value="2500 ps" />
  <parameter name="TIMING_TDS" value="10" />
  <parameter name="PLL_CLK_PARAM_VALID" value="true" />
  <parameter name="MEM_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_DR_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_NIOS_CLK_DIV_CACHE" value="8000000" />
  <parameter name="CFG_TCCD" value="2" />
  <parameter name="MEM_CS_WIDTH" value="1" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE_CACHE" value="0.0" />
  <parameter name="TIMING_TDH" value="45" />
  <parameter name="DELAY_CHAIN_LENGTH" value="8" />
  <parameter name="SCC_DATA_WIDTH" value="8" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ" value="100.0" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="MEM_TREFI_US" value="7.8" />
  <parameter name="PLL_DR_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_WRITE_CLK_DIV_CACHE" value="1000000" />
  <parameter name="USE_DQS_TRACKING" value="true" />
  <parameter name="MEM_LRDIMM_ENABLED" value="false" />
  <parameter name="TIMING_BOARD_TIS_APPLIED" value="0.32" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED" value="1.29" />
  <parameter name="PLL_AFI_PHY_CLK_MULT" value="0" />
  <parameter name="LRDIMM_EXTENDED_CONFIG" value="0x000000000000000000" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM" value="40000 ps" />
  <parameter name="AC_ROM_MR0_CALIB" value="" />
  <parameter name="MEM_TWR_NS" value="15.0" />
  <parameter name="PLL_DR_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="MEM_T_WL" value="6" />
  <parameter name="AFI_WRITE_DQS_WIDTH" value="32" />
  <parameter name="CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK" value="0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="AFI_RLAT_WIDTH" value="6" />
  <parameter name="MEM_TRP" value="11" />
  <parameter name="MEM_CLK_PS" value="1250.0" />
  <parameter name="IS_ES_DEVICE_CACHE" value="false" />
  <parameter name="PLL_AFI_CLK_FREQ" value="200.0" />
  <parameter name="CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK" value="0" />
  <parameter name="MEM_TMRD_CK" value="4" />
  <parameter name="MEM_TRRD_NS" value="6.0" />
  <parameter name="IO_OUT1_DELAY_MAX" value="63" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="DEVICE_DEPTH" value="1" />
  <parameter name="HR_DDIO_OUT_HAS_THREE_REGS" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT" value="16000000" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE" value="2500 ps" />
  <parameter name="DQS_IN_DELAY_MAX" value="63" />
  <parameter name="PLL_WRITE_CLK_FREQ_PARAM" value="800.0" />
  <parameter name="AC_PACKAGE_DESKEW" value="true" />
  <parameter name="MR0_CAS_LATENCY" value="7" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED" value="0.0" />
  <parameter name="MR0_WR" value="6" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_STR" value="400.0 MHz" />
  <parameter name="PLL_HR_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED" value="2.0" />
  <parameter name="SEQ_BURST_COUNT_WIDTH" value="0" />
  <parameter name="PLL_MEM_CLK_FREQ_STR" value="800.0 MHz" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_CACHE" value="0" />
  <parameter name="PHY_ONLY" value="false" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="PERFORM_READ_AFTER_WRITE_CALIBRATION" value="true" />
  <parameter name="TRFC" value="350" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU" value="0.0" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_CACHE" value="1250 ps" />
  <parameter name="IO_STANDARD" value="SSTL-15" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR" value="156 ps" />
  <parameter name="TIMING_TDQSS" value="0.27" />
  <parameter name="INCLUDE_BOARD_DELAY_MODEL" value="false" />
  <parameter name="TIMING_TDQSQ" value="100" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="SPEED_GRADE_CACHE" value="" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_FREQ_CACHE" value="200.0" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR" value="1250 ps" />
  <parameter name="PLL_P2C_READ_CLK_DIV_CACHE" value="2000000" />
  <parameter name="READ_FIFO_SIZE" value="8" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="USE_2X_FF" value="false" />
  <parameter name="MEM_ASR" value="Manual" />
  <parameter name="PLL_DR_CLK_FREQ" value="0.0" />
  <parameter name="TB_MEM_IF_DQ_WIDTH" value="64" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ" value="400.0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE" value="469 ps" />
  <parameter name="NEGATIVE_WRITE_CK_PHASE" value="true" />
  <parameter name="PLL_DR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="ADVANCED_CK_PHASES" value="false" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="NEXTGEN" value="true" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE" value="0.0" />
  <parameter name="USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY" value="false" />
  <parameter name="MEM_ATCL_INT" value="0" />
  <parameter name="MEM_T_RL" value="12" />
  <parameter name="MEM_TWR" value="12" />
  <parameter name="USE_DR_CLK" value="false" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS" value="0.14" />
  <parameter name="PLL_CONFIG_CLK_FREQ_STR" value="25.0 MHz" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_CACHE" value="468" />
  <parameter name="ENABLE_NON_DES_CAL_TEST" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_CACHE" value="400.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_CACHE" value="1093" />
  <parameter name="AC_ROM_MR3_MIRR" value="0000000000000" />
  <parameter name="ENABLE_EMIT_JTAG_MASTER" value="false" />
  <parameter name="MEM_IF_DQS_WIDTH" value="8" />
  <parameter name="TIMING_TDSS" value="0.18" />
  <parameter name="TIMING_TIH" value="120" />
  <parameter name="CSR_BE_WIDTH" value="4" />
  <parameter name="PLL_LOCATION" value="Left_Right" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_STR" value="1093 ps" />
  <parameter name="MEM_TRTP_NS" value="7.5" />
  <parameter name="PLL_CONFIG_CLK_MULT_PARAM" value="16000000" />
  <parameter name="PLL_SHARING_MODE" value="None" />
  <parameter name="PLL_DR_CLK_MULT_CACHE" value="0" />
  <parameter name="LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT" value="true" />
  <parameter name="MEM_MIRROR_ADDRESSING_DEC" value="0" />
  <parameter name="MEM_CLK_TO_DQS_CAPTURE_DELAY" value="100000" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="CTL_WR_TO_WR_EXTRA_CLK" value="0" />
  <parameter name="AP_MODE" value="false" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR" value="10000 ps" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_STR" value="100.0 MHz" />
  <parameter name="ENABLE_CSR_SOFT_RESET_REQ" value="false" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID" value="true" />
  <parameter name="MAX_WRITE_LATENCY_COUNT_WIDTH" value="4" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="STRATIXV" />
  <parameter name="MEM_PD" value="DLL off" />
  <parameter name="MAX10_RTL_SEQ" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="TIMING_TDSH" value="0.18" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED" value="2.0" />
  <parameter name="ADD_EFFICIENCY_MONITOR" value="false" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DEVICE" value="1" />
  <parameter name="REF_CLK_FREQ_MAX_CACHE" value="800.0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_DIV" value="4000000" />
  <parameter name="ADVERTIZE_SEQUENCER_SW_BUILD_FILES" value="false" />
  <parameter name="MEM_TFAW" value="24" />
  <parameter name="MEM_DQ_WIDTH" value="64" />
  <generatedFiles>
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_software/sequencer.c"
       type="OTHER"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_software/sequencer.h"
       type="OTHER"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_software/sequencer_defines.h"
       type="OTHER"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_make_qsys_seq.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_avalon_mm_bridge.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_mem_if_sequencer_rst.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/rw_manager_ac_ROM_reg.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/rw_manager_bitcheck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/rw_manager_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/rw_manager_datamux.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/rw_manager_data_broadcast.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/rw_manager_data_decoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/rw_manager_ddr3.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/rw_manager_di_buffer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/rw_manager_di_buffer_wrap.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/rw_manager_dm_decoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/rw_manager_generic.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/rw_manager_inst_ROM_reg.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/rw_manager_jumplogic.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/rw_manager_lfsr12.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/rw_manager_lfsr36.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/rw_manager_lfsr72.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/rw_manager_pattern_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/rw_manager_ram.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/rw_manager_ram_csr.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/rw_manager_read_datapath.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/rw_manager_write_decoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_0_cmd_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_0_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_0_router_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_1.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_1_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_1_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_1_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_1_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_1_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_1_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/sequencer_data_mgr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/sequencer_phy_mgr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/sequencer_reg_file.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/sequencer_scc_acv_phase_decode.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/sequencer_scc_acv_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/sequencer_scc_mgr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/sequencer_scc_reg_file.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/sequencer_scc_siii_phase_decode.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/sequencer_scc_siii_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/sequencer_scc_sv_phase_decode.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/sequencer_scc_sv_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/sequencer_trk_mgr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_AC_ROM.hex"
       type="HEX"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_inst_ROM.hex"
       type="HEX"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_sequencer_mem.hex"
       type="HEX"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/alt_mem_if/altera_mem_if_qseq/altera_mem_if_ddr3_qseq/altera_mem_if_ddr3_qseq_hw.tcl" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="S5_DDR3_QSYS_mem_if_ddr3_emif" as="s0" />
  <messages>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 90 starting:altera_mem_if_ddr3_qseq "submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0"</message>
   <message level="Info" culprit="s0">Generating Qsys sequencer system</message>
   <message level="Info" culprit="s0">QSYS sequencer system generated successfully</message>
   <message level="Info" culprit="s0"><![CDATA["<b>mem_if_ddr3_emif</b>" instantiated <b>altera_mem_if_ddr3_qseq</b> "<b>s0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mem_if_nextgen_ddr3_controller:16.1:AC_PARITY=false,AC_ROM_MR0=0110001110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0110101110000,AC_ROM_MR0_DLL_RESET_MIRR=0110011101000,AC_ROM_MR0_MIRR=0110001101001,AC_ROM_MR1=0000001000110,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000100110,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0001000011000,AC_ROM_MR2_MIRR=0001000011000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,ADDR_CMD_DDR=0,ADDR_ORDER=0,ADDR_RATE_RATIO=1,AFI_ADDR_WIDTH=56,AFI_BANKADDR_WIDTH=12,AFI_CLK_EN_WIDTH=4,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=4,AFI_CS_WIDTH=4,AFI_DM_WIDTH=64,AFI_DQ_WIDTH=512,AFI_ODT_WIDTH=4,AFI_RATE_RATIO=4,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=32,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=32,AFI_WRITE_DQS_WIDTH=32,ALLOCATED_RFIFO_PORT=0,None,None,None,None,None,ALLOCATED_WFIFO_PORT=0,None,None,None,None,None,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AUTO_DEVICE=5SGXEA7N2F45C2,AUTO_DEVICE_SPEEDGRADE=2_H2,AUTO_PD_CYCLES=0,AUTO_POWERDN_EN=false,AVL_ADDR_WIDTH=24,AVL_ADDR_WIDTH_PORT_0=0,AVL_ADDR_WIDTH_PORT_1=0,AVL_ADDR_WIDTH_PORT_2=0,AVL_ADDR_WIDTH_PORT_3=0,AVL_ADDR_WIDTH_PORT_4=0,AVL_ADDR_WIDTH_PORT_5=0,AVL_BE_WIDTH=64,AVL_DATA_WIDTH=512,AVL_DATA_WIDTH_PORT=32,32,32,32,32,32,AVL_DATA_WIDTH_PORT_0=0,AVL_DATA_WIDTH_PORT_1=0,AVL_DATA_WIDTH_PORT_2=0,AVL_DATA_WIDTH_PORT_3=0,AVL_DATA_WIDTH_PORT_4=0,AVL_DATA_WIDTH_PORT_5=0,AVL_MAX_SIZE=4,AVL_NUM_SYMBOLS=64,AVL_NUM_SYMBOLS_PORT_0=2,AVL_NUM_SYMBOLS_PORT_1=2,AVL_NUM_SYMBOLS_PORT_2=2,AVL_NUM_SYMBOLS_PORT_3=2,AVL_NUM_SYMBOLS_PORT_4=2,AVL_NUM_SYMBOLS_PORT_5=2,AVL_PORT=,AVL_SIZE_WIDTH=3,AVL_SYMBOL_WIDTH=8,AV_PORT_0_CONNECT_TO_CV_PORT=0,AV_PORT_1_CONNECT_TO_CV_PORT=1,AV_PORT_2_CONNECT_TO_CV_PORT=2,AV_PORT_3_CONNECT_TO_CV_PORT=3,AV_PORT_4_CONNECT_TO_CV_PORT=4,AV_PORT_5_CONNECT_TO_CV_PORT=5,BYTE_ENABLE=true,CFG_ADDR_ORDER=0,CFG_BURST_LENGTH=8,CFG_CLR_INTR=0,CFG_DATA_REORDERING_TYPE=INTER_BANK,CFG_ECC_DECODER_REG=0,CFG_ENABLE_NO_DM=0,CFG_ERRCMD_FIFO_REG=0,CFG_INTERFACE_WIDTH=64,CFG_MEM_CLK_ENTRY_CYCLES=40,CFG_PDN_EXIT_CYCLES=10,CFG_PORT_WIDTH_READ_ODT_CHIP=1,CFG_PORT_WIDTH_WRITE_ODT_CHIP=1,CFG_POWER_SAVING_EXIT_CYCLES=5,CFG_READ_ODT_CHIP=0,CFG_REORDER_DATA=true,CFG_SELF_RFSH_EXIT_CYCLES=512,CFG_STARVE_LIMIT=10,CFG_TCCD=2,CFG_TCCD_NS=2.5,CFG_TYPE=2,CFG_WRITE_ODT_CHIP=1,CONTINUE_AFTER_CAL_FAIL=false,CONTROLLER_LATENCY=5,CONTROLLER_TYPE=nextgen_v110,CPORT_TYPE_PORT=Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,CPORT_TYPE_PORT_0=0,CPORT_TYPE_PORT_1=0,CPORT_TYPE_PORT_2=0,CPORT_TYPE_PORT_3=0,CPORT_TYPE_PORT_4=0,CPORT_TYPE_PORT_5=0,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_AUTOPCH_EN=false,CTL_CMD_QUEUE_DEPTH=8,CTL_CSR_CONNECTION=INTERNAL_JTAG,CTL_CSR_ENABLED=false,CTL_CSR_READ_ONLY=1,CTL_CS_WIDTH=1,CTL_DEEP_POWERDN_EN=false,CTL_DYNAMIC_BANK_ALLOCATION=false,CTL_DYNAMIC_BANK_NUM=4,CTL_ECC_AUTO_CORRECTION_ENABLED=false,CTL_ECC_CSR_ENABLED=false,CTL_ECC_ENABLED=false,CTL_ECC_MULTIPLES_16_24_40_72=1,CTL_ECC_MULTIPLES_40_72=1,CTL_ENABLE_BURST_INTERRUPT=false,CTL_ENABLE_BURST_INTERRUPT_INT=false,CTL_ENABLE_BURST_TERMINATE=false,CTL_ENABLE_BURST_TERMINATE_INT=false,CTL_ENABLE_WDATA_PATH_LATENCY=false,CTL_HRB_ENABLED=false,CTL_LOOK_AHEAD_DEPTH=4,CTL_ODT_ENABLED=true,CTL_OUTPUT_REGD=false,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=0,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_REGDIMM_ENABLED=false,CTL_SELF_REFRESH=0,CTL_SELF_REFRESH_EN=false,CTL_TBP_NUM=4,CTL_USR_REFRESH=0,CTL_USR_REFRESH_EN=false,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=0,CTL_WR_TO_WR_EXTRA_CLK=0,CTL_ZQCAL_EN=false,CUT_NEW_FAMILY_TIMING=true,CV_AVL_ADDR_WIDTH_PORT_0=0,CV_AVL_ADDR_WIDTH_PORT_1=0,CV_AVL_ADDR_WIDTH_PORT_2=0,CV_AVL_ADDR_WIDTH_PORT_3=0,CV_AVL_ADDR_WIDTH_PORT_4=0,CV_AVL_ADDR_WIDTH_PORT_5=0,CV_AVL_DATA_WIDTH_PORT_0=0,CV_AVL_DATA_WIDTH_PORT_1=0,CV_AVL_DATA_WIDTH_PORT_2=0,CV_AVL_DATA_WIDTH_PORT_3=0,CV_AVL_DATA_WIDTH_PORT_4=0,CV_AVL_DATA_WIDTH_PORT_5=0,CV_AVL_NUM_SYMBOLS_PORT_0=2,CV_AVL_NUM_SYMBOLS_PORT_1=2,CV_AVL_NUM_SYMBOLS_PORT_2=2,CV_AVL_NUM_SYMBOLS_PORT_3=2,CV_AVL_NUM_SYMBOLS_PORT_4=2,CV_AVL_NUM_SYMBOLS_PORT_5=2,CV_CPORT_TYPE_PORT_0=0,CV_CPORT_TYPE_PORT_1=0,CV_CPORT_TYPE_PORT_2=0,CV_CPORT_TYPE_PORT_3=0,CV_CPORT_TYPE_PORT_4=0,CV_CPORT_TYPE_PORT_5=0,CV_ENUM_AUTO_PCH_ENABLE_0=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_1=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_2=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_3=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_4=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_5=DISABLED,CV_ENUM_CMD_PORT_IN_USE_0=FALSE,CV_ENUM_CMD_PORT_IN_USE_1=FALSE,CV_ENUM_CMD_PORT_IN_USE_2=FALSE,CV_ENUM_CMD_PORT_IN_USE_3=FALSE,CV_ENUM_CMD_PORT_IN_USE_4=FALSE,CV_ENUM_CMD_PORT_IN_USE_5=FALSE,CV_ENUM_CPORT0_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT0_TYPE=DISABLE,CV_ENUM_CPORT0_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_TYPE=DISABLE,CV_ENUM_CPORT1_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_TYPE=DISABLE,CV_ENUM_CPORT2_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_TYPE=DISABLE,CV_ENUM_CPORT3_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_TYPE=DISABLE,CV_ENUM_CPORT4_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_TYPE=DISABLE,CV_ENUM_CPORT5_WFIFO_MAP=FIFO_0,CV_ENUM_ENABLE_BONDING_0=DISABLED,CV_ENUM_ENABLE_BONDING_1=DISABLED,CV_ENUM_ENABLE_BONDING_2=DISABLED,CV_ENUM_ENABLE_BONDING_3=DISABLED,CV_ENUM_ENABLE_BONDING_4=DISABLED,CV_ENUM_ENABLE_BONDING_5=DISABLED,CV_ENUM_PORT0_WIDTH=PORT_64_BIT,CV_ENUM_PORT1_WIDTH=PORT_64_BIT,CV_ENUM_PORT2_WIDTH=PORT_64_BIT,CV_ENUM_PORT3_WIDTH=PORT_64_BIT,CV_ENUM_PORT4_WIDTH=PORT_64_BIT,CV_ENUM_PORT5_WIDTH=PORT_64_BIT,CV_ENUM_PRIORITY_0_0=WEIGHT_0,CV_ENUM_PRIORITY_0_1=WEIGHT_0,CV_ENUM_PRIORITY_0_2=WEIGHT_0,CV_ENUM_PRIORITY_0_3=WEIGHT_0,CV_ENUM_PRIORITY_0_4=WEIGHT_0,CV_ENUM_PRIORITY_0_5=WEIGHT_0,CV_ENUM_PRIORITY_1_0=WEIGHT_0,CV_ENUM_PRIORITY_1_1=WEIGHT_0,CV_ENUM_PRIORITY_1_2=WEIGHT_0,CV_ENUM_PRIORITY_1_3=WEIGHT_0,CV_ENUM_PRIORITY_1_4=WEIGHT_0,CV_ENUM_PRIORITY_1_5=WEIGHT_0,CV_ENUM_PRIORITY_2_0=WEIGHT_0,CV_ENUM_PRIORITY_2_1=WEIGHT_0,CV_ENUM_PRIORITY_2_2=WEIGHT_0,CV_ENUM_PRIORITY_2_3=WEIGHT_0,CV_ENUM_PRIORITY_2_4=WEIGHT_0,CV_ENUM_PRIORITY_2_5=WEIGHT_0,CV_ENUM_PRIORITY_3_0=WEIGHT_0,CV_ENUM_PRIORITY_3_1=WEIGHT_0,CV_ENUM_PRIORITY_3_2=WEIGHT_0,CV_ENUM_PRIORITY_3_3=WEIGHT_0,CV_ENUM_PRIORITY_3_4=WEIGHT_0,CV_ENUM_PRIORITY_3_5=WEIGHT_0,CV_ENUM_PRIORITY_4_0=WEIGHT_0,CV_ENUM_PRIORITY_4_1=WEIGHT_0,CV_ENUM_PRIORITY_4_2=WEIGHT_0,CV_ENUM_PRIORITY_4_3=WEIGHT_0,CV_ENUM_PRIORITY_4_4=WEIGHT_0,CV_ENUM_PRIORITY_4_5=WEIGHT_0,CV_ENUM_PRIORITY_5_0=WEIGHT_0,CV_ENUM_PRIORITY_5_1=WEIGHT_0,CV_ENUM_PRIORITY_5_2=WEIGHT_0,CV_ENUM_PRIORITY_5_3=WEIGHT_0,CV_ENUM_PRIORITY_5_4=WEIGHT_0,CV_ENUM_PRIORITY_5_5=WEIGHT_0,CV_ENUM_PRIORITY_6_0=WEIGHT_0,CV_ENUM_PRIORITY_6_1=WEIGHT_0,CV_ENUM_PRIORITY_6_2=WEIGHT_0,CV_ENUM_PRIORITY_6_3=WEIGHT_0,CV_ENUM_PRIORITY_6_4=WEIGHT_0,CV_ENUM_PRIORITY_6_5=WEIGHT_0,CV_ENUM_PRIORITY_7_0=WEIGHT_0,CV_ENUM_PRIORITY_7_1=WEIGHT_0,CV_ENUM_PRIORITY_7_2=WEIGHT_0,CV_ENUM_PRIORITY_7_3=WEIGHT_0,CV_ENUM_PRIORITY_7_4=WEIGHT_0,CV_ENUM_PRIORITY_7_5=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_RD_DWIDTH_0=DWIDTH_0,CV_ENUM_RD_DWIDTH_1=DWIDTH_0,CV_ENUM_RD_DWIDTH_2=DWIDTH_0,CV_ENUM_RD_DWIDTH_3=DWIDTH_0,CV_ENUM_RD_DWIDTH_4=DWIDTH_0,CV_ENUM_RD_DWIDTH_5=DWIDTH_0,CV_ENUM_RD_PORT_INFO_0=USE_NO,CV_ENUM_RD_PORT_INFO_1=USE_NO,CV_ENUM_RD_PORT_INFO_2=USE_NO,CV_ENUM_RD_PORT_INFO_3=USE_NO,CV_ENUM_RD_PORT_INFO_4=USE_NO,CV_ENUM_RD_PORT_INFO_5=USE_NO,CV_ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_WR_DWIDTH_0=DWIDTH_0,CV_ENUM_WR_DWIDTH_1=DWIDTH_0,CV_ENUM_WR_DWIDTH_2=DWIDTH_0,CV_ENUM_WR_DWIDTH_3=DWIDTH_0,CV_ENUM_WR_DWIDTH_4=DWIDTH_0,CV_ENUM_WR_DWIDTH_5=DWIDTH_0,CV_ENUM_WR_PORT_INFO_0=USE_NO,CV_ENUM_WR_PORT_INFO_1=USE_NO,CV_ENUM_WR_PORT_INFO_2=USE_NO,CV_ENUM_WR_PORT_INFO_3=USE_NO,CV_ENUM_WR_PORT_INFO_4=USE_NO,CV_ENUM_WR_PORT_INFO_5=USE_NO,CV_INTG_RCFG_SUM_WT_PRIORITY_0=0,CV_INTG_RCFG_SUM_WT_PRIORITY_1=0,CV_INTG_RCFG_SUM_WT_PRIORITY_2=0,CV_INTG_RCFG_SUM_WT_PRIORITY_3=0,CV_INTG_RCFG_SUM_WT_PRIORITY_4=0,CV_INTG_RCFG_SUM_WT_PRIORITY_5=0,CV_INTG_RCFG_SUM_WT_PRIORITY_6=0,CV_INTG_RCFG_SUM_WT_PRIORITY_7=0,CV_INTG_SUM_WT_PRIORITY_0=0,CV_INTG_SUM_WT_PRIORITY_1=0,CV_INTG_SUM_WT_PRIORITY_2=0,CV_INTG_SUM_WT_PRIORITY_3=0,CV_INTG_SUM_WT_PRIORITY_4=0,CV_INTG_SUM_WT_PRIORITY_5=0,CV_INTG_SUM_WT_PRIORITY_6=0,CV_INTG_SUM_WT_PRIORITY_7=0,CV_LSB_RFIFO_PORT_0=5,CV_LSB_RFIFO_PORT_1=5,CV_LSB_RFIFO_PORT_2=5,CV_LSB_RFIFO_PORT_3=5,CV_LSB_RFIFO_PORT_4=5,CV_LSB_RFIFO_PORT_5=5,CV_LSB_WFIFO_PORT_0=5,CV_LSB_WFIFO_PORT_1=5,CV_LSB_WFIFO_PORT_2=5,CV_LSB_WFIFO_PORT_3=5,CV_LSB_WFIFO_PORT_4=5,CV_LSB_WFIFO_PORT_5=5,CV_MSB_RFIFO_PORT_0=5,CV_MSB_RFIFO_PORT_1=5,CV_MSB_RFIFO_PORT_2=5,CV_MSB_RFIFO_PORT_3=5,CV_MSB_RFIFO_PORT_4=5,CV_MSB_RFIFO_PORT_5=5,CV_MSB_WFIFO_PORT_0=5,CV_MSB_WFIFO_PORT_1=5,CV_MSB_WFIFO_PORT_2=5,CV_MSB_WFIFO_PORT_3=5,CV_MSB_WFIFO_PORT_4=5,CV_MSB_WFIFO_PORT_5=5,CV_PORT_0_CONNECT_TO_AV_PORT=0,CV_PORT_1_CONNECT_TO_AV_PORT=1,CV_PORT_2_CONNECT_TO_AV_PORT=2,CV_PORT_3_CONNECT_TO_AV_PORT=3,CV_PORT_4_CONNECT_TO_AV_PORT=4,CV_PORT_5_CONNECT_TO_AV_PORT=5,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEBUG_MODE=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Stratix V,DEVICE_FAMILY_PARAM=Stratix V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,DWIDTH_RATIO=8,ENABLE_BONDING=false,ENABLE_BURST_MERGE=false,ENABLE_CTRL_AVALON_INTERFACE=true,ENABLE_USER_ECC=false,ENUM_ATTR_COUNTER_ONE_RESET=DISABLED,ENUM_ATTR_COUNTER_ZERO_RESET=DISABLED,ENUM_ATTR_STATIC_CONFIG_VALID=DISABLED,ENUM_AUTO_PCH_ENABLE_0=DISABLED,ENUM_AUTO_PCH_ENABLE_1=DISABLED,ENUM_AUTO_PCH_ENABLE_2=DISABLED,ENUM_AUTO_PCH_ENABLE_3=DISABLED,ENUM_AUTO_PCH_ENABLE_4=DISABLED,ENUM_AUTO_PCH_ENABLE_5=DISABLED,ENUM_CAL_REQ=DISABLED,ENUM_CFG_BURST_LENGTH=BL_8,ENUM_CFG_INTERFACE_WIDTH=DWIDTH_32,ENUM_CFG_SELF_RFSH_EXIT_CYCLES=,ENUM_CFG_STARVE_LIMIT=STARVE_LIMIT_32,ENUM_CFG_TYPE=DDR3,ENUM_CLOCK_OFF_0=DISABLED,ENUM_CLOCK_OFF_1=DISABLED,ENUM_CLOCK_OFF_2=DISABLED,ENUM_CLOCK_OFF_3=DISABLED,ENUM_CLOCK_OFF_4=DISABLED,ENUM_CLOCK_OFF_5=DISABLED,ENUM_CLR_INTR=NO_CLR_INTR,ENUM_CMD_PORT_IN_USE_0=FALSE,ENUM_CMD_PORT_IN_USE_1=FALSE,ENUM_CMD_PORT_IN_USE_2=FALSE,ENUM_CMD_PORT_IN_USE_3=FALSE,ENUM_CMD_PORT_IN_USE_4=FALSE,ENUM_CMD_PORT_IN_USE_5=FALSE,ENUM_CPORT0_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT0_RFIFO_MAP=FIFO_0,ENUM_CPORT0_TYPE=DISABLE,ENUM_CPORT0_WFIFO_MAP=FIFO_0,ENUM_CPORT1_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT1_RFIFO_MAP=FIFO_0,ENUM_CPORT1_TYPE=DISABLE,ENUM_CPORT1_WFIFO_MAP=FIFO_0,ENUM_CPORT2_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT2_RFIFO_MAP=FIFO_0,ENUM_CPORT2_TYPE=DISABLE,ENUM_CPORT2_WFIFO_MAP=FIFO_0,ENUM_CPORT3_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT3_RFIFO_MAP=FIFO_0,ENUM_CPORT3_TYPE=DISABLE,ENUM_CPORT3_WFIFO_MAP=FIFO_0,ENUM_CPORT4_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT4_RFIFO_MAP=FIFO_0,ENUM_CPORT4_TYPE=DISABLE,ENUM_CPORT4_WFIFO_MAP=FIFO_0,ENUM_CPORT5_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT5_RFIFO_MAP=FIFO_0,ENUM_CPORT5_TYPE=DISABLE,ENUM_CPORT5_WFIFO_MAP=FIFO_0,ENUM_CTL_ADDR_ORDER=CHIP_BANK_ROW_COL,ENUM_CTL_ECC_ENABLED=CTL_ECC_DISABLED,ENUM_CTL_ECC_RMW_ENABLED=CTL_ECC_RMW_DISABLED,ENUM_CTL_REGDIMM_ENABLED=REGDIMM_DISABLED,ENUM_CTL_USR_REFRESH=CTL_USR_REFRESH_DISABLED,ENUM_CTRL_WIDTH=DATA_WIDTH_64_BIT,ENUM_DELAY_BONDING=BONDING_LATENCY_0,ENUM_DFX_BYPASS_ENABLE=DFX_BYPASS_DISABLED,ENUM_DISABLE_MERGING=MERGING_ENABLED,ENUM_ECC_DQ_WIDTH=ECC_DQ_WIDTH_0,ENUM_ENABLE_ATPG=DISABLED,ENUM_ENABLE_BONDING_0=DISABLED,ENUM_ENABLE_BONDING_1=DISABLED,ENUM_ENABLE_BONDING_2=DISABLED,ENUM_ENABLE_BONDING_3=DISABLED,ENUM_ENABLE_BONDING_4=DISABLED,ENUM_ENABLE_BONDING_5=DISABLED,ENUM_ENABLE_BONDING_WRAPBACK=DISABLED,ENUM_ENABLE_BURST_INTERRUPT=DISABLED,ENUM_ENABLE_BURST_TERMINATE=DISABLED,ENUM_ENABLE_DQS_TRACKING=DISABLED,ENUM_ENABLE_ECC_CODE_OVERWRITES=DISABLED,ENUM_ENABLE_FAST_EXIT_PPD=DISABLED,ENUM_ENABLE_INTR=DISABLED,ENUM_ENABLE_NO_DM=DISABLED,ENUM_ENABLE_PIPELINEGLOBAL=DISABLED,ENUM_GANGED_ARF=DISABLED,ENUM_GEN_DBE=GEN_DBE_DISABLED,ENUM_GEN_SBE=GEN_SBE_DISABLED,ENUM_INC_SYNC=FIFO_SET_2,ENUM_LOCAL_IF_CS_WIDTH=ADDR_WIDTH_2,ENUM_MASK_CORR_DROPPED_INTR=DISABLED,ENUM_MASK_DBE_INTR=DISABLED,ENUM_MASK_SBE_INTR=DISABLED,ENUM_MEM_IF_AL=AL_0,ENUM_MEM_IF_BANKADDR_WIDTH=ADDR_WIDTH_3,ENUM_MEM_IF_BURSTLENGTH=MEM_IF_BURSTLENGTH_8,ENUM_MEM_IF_COLADDR_WIDTH=ADDR_WIDTH_12,ENUM_MEM_IF_CS_PER_RANK=MEM_IF_CS_PER_RANK_1,ENUM_MEM_IF_CS_WIDTH=MEM_IF_CS_WIDTH_1,ENUM_MEM_IF_DQS_WIDTH=DQS_WIDTH_4,ENUM_MEM_IF_DQ_PER_CHIP=MEM_IF_DQ_PER_CHIP_8,ENUM_MEM_IF_DWIDTH=MEM_IF_DWIDTH_32,ENUM_MEM_IF_MEMTYPE=DDR3_SDRAM,ENUM_MEM_IF_ROWADDR_WIDTH=ADDR_WIDTH_16,ENUM_MEM_IF_SPEEDBIN=DDR3_1066_6_6_6,ENUM_MEM_IF_TCCD=TCCD_4,ENUM_MEM_IF_TCL=TCL_6,ENUM_MEM_IF_TCWL=TCWL_5,ENUM_MEM_IF_TFAW=TFAW_16,ENUM_MEM_IF_TMRD=,ENUM_MEM_IF_TRAS=TRAS_16,ENUM_MEM_IF_TRC=TRC_22,ENUM_MEM_IF_TRCD=TRCD_6,ENUM_MEM_IF_TRP=TRP_6,ENUM_MEM_IF_TRRD=TRRD_4,ENUM_MEM_IF_TRTP=TRTP_4,ENUM_MEM_IF_TWR=TWR_6,ENUM_MEM_IF_TWTR=TWTR_4,ENUM_MMR_CFG_MEM_BL=MP_BL_8,ENUM_OUTPUT_REGD=DISABLED,ENUM_PDN_EXIT_CYCLES=SLOW_EXIT,ENUM_PORT0_WIDTH=PORT_64_BIT,ENUM_PORT1_WIDTH=PORT_64_BIT,ENUM_PORT2_WIDTH=PORT_64_BIT,ENUM_PORT3_WIDTH=PORT_64_BIT,ENUM_PORT4_WIDTH=PORT_64_BIT,ENUM_PORT5_WIDTH=PORT_64_BIT,ENUM_PRIORITY_0_0=WEIGHT_0,ENUM_PRIORITY_0_1=WEIGHT_0,ENUM_PRIORITY_0_2=WEIGHT_0,ENUM_PRIORITY_0_3=WEIGHT_0,ENUM_PRIORITY_0_4=WEIGHT_0,ENUM_PRIORITY_0_5=WEIGHT_0,ENUM_PRIORITY_1_0=WEIGHT_0,ENUM_PRIORITY_1_1=WEIGHT_0,ENUM_PRIORITY_1_2=WEIGHT_0,ENUM_PRIORITY_1_3=WEIGHT_0,ENUM_PRIORITY_1_4=WEIGHT_0,ENUM_PRIORITY_1_5=WEIGHT_0,ENUM_PRIORITY_2_0=WEIGHT_0,ENUM_PRIORITY_2_1=WEIGHT_0,ENUM_PRIORITY_2_2=WEIGHT_0,ENUM_PRIORITY_2_3=WEIGHT_0,ENUM_PRIORITY_2_4=WEIGHT_0,ENUM_PRIORITY_2_5=WEIGHT_0,ENUM_PRIORITY_3_0=WEIGHT_0,ENUM_PRIORITY_3_1=WEIGHT_0,ENUM_PRIORITY_3_2=WEIGHT_0,ENUM_PRIORITY_3_3=WEIGHT_0,ENUM_PRIORITY_3_4=WEIGHT_0,ENUM_PRIORITY_3_5=WEIGHT_0,ENUM_PRIORITY_4_0=WEIGHT_0,ENUM_PRIORITY_4_1=WEIGHT_0,ENUM_PRIORITY_4_2=WEIGHT_0,ENUM_PRIORITY_4_3=WEIGHT_0,ENUM_PRIORITY_4_4=WEIGHT_0,ENUM_PRIORITY_4_5=WEIGHT_0,ENUM_PRIORITY_5_0=WEIGHT_0,ENUM_PRIORITY_5_1=WEIGHT_0,ENUM_PRIORITY_5_2=WEIGHT_0,ENUM_PRIORITY_5_3=WEIGHT_0,ENUM_PRIORITY_5_4=WEIGHT_0,ENUM_PRIORITY_5_5=WEIGHT_0,ENUM_PRIORITY_6_0=WEIGHT_0,ENUM_PRIORITY_6_1=WEIGHT_0,ENUM_PRIORITY_6_2=WEIGHT_0,ENUM_PRIORITY_6_3=WEIGHT_0,ENUM_PRIORITY_6_4=WEIGHT_0,ENUM_PRIORITY_6_5=WEIGHT_0,ENUM_PRIORITY_7_0=WEIGHT_0,ENUM_PRIORITY_7_1=WEIGHT_0,ENUM_PRIORITY_7_2=WEIGHT_0,ENUM_PRIORITY_7_3=WEIGHT_0,ENUM_PRIORITY_7_4=WEIGHT_0,ENUM_PRIORITY_7_5=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,ENUM_RD_DWIDTH_0=DWIDTH_0,ENUM_RD_DWIDTH_1=DWIDTH_0,ENUM_RD_DWIDTH_2=DWIDTH_0,ENUM_RD_DWIDTH_3=DWIDTH_0,ENUM_RD_DWIDTH_4=DWIDTH_0,ENUM_RD_DWIDTH_5=DWIDTH_0,ENUM_RD_FIFO_IN_USE_0=FALSE,ENUM_RD_FIFO_IN_USE_1=FALSE,ENUM_RD_FIFO_IN_USE_2=FALSE,ENUM_RD_FIFO_IN_USE_3=FALSE,ENUM_RD_PORT_INFO_0=USE_NO,ENUM_RD_PORT_INFO_1=USE_NO,ENUM_RD_PORT_INFO_2=USE_NO,ENUM_RD_PORT_INFO_3=USE_NO,ENUM_RD_PORT_INFO_4=USE_NO,ENUM_RD_PORT_INFO_5=USE_NO,ENUM_READ_ODT_CHIP=ODT_DISABLED,ENUM_REORDER_DATA=DATA_REORDERING,ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_SINGLE_READY_0=CONCATENATE_RDY,ENUM_SINGLE_READY_1=CONCATENATE_RDY,ENUM_SINGLE_READY_2=CONCATENATE_RDY,ENUM_SINGLE_READY_3=CONCATENATE_RDY,ENUM_STATIC_WEIGHT_0=WEIGHT_0,ENUM_STATIC_WEIGHT_1=WEIGHT_0,ENUM_STATIC_WEIGHT_2=WEIGHT_0,ENUM_STATIC_WEIGHT_3=WEIGHT_0,ENUM_STATIC_WEIGHT_4=WEIGHT_0,ENUM_STATIC_WEIGHT_5=WEIGHT_0,ENUM_SYNC_MODE_0=ASYNCHRONOUS,ENUM_SYNC_MODE_1=ASYNCHRONOUS,ENUM_SYNC_MODE_2=ASYNCHRONOUS,ENUM_SYNC_MODE_3=ASYNCHRONOUS,ENUM_SYNC_MODE_4=ASYNCHRONOUS,ENUM_SYNC_MODE_5=ASYNCHRONOUS,ENUM_TEST_MODE=NORMAL_MODE,ENUM_THLD_JAR1_0=THRESHOLD_32,ENUM_THLD_JAR1_1=THRESHOLD_32,ENUM_THLD_JAR1_2=THRESHOLD_32,ENUM_THLD_JAR1_3=THRESHOLD_32,ENUM_THLD_JAR1_4=THRESHOLD_32,ENUM_THLD_JAR1_5=THRESHOLD_32,ENUM_THLD_JAR2_0=THRESHOLD_16,ENUM_THLD_JAR2_1=THRESHOLD_16,ENUM_THLD_JAR2_2=THRESHOLD_16,ENUM_THLD_JAR2_3=THRESHOLD_16,ENUM_THLD_JAR2_4=THRESHOLD_16,ENUM_THLD_JAR2_5=THRESHOLD_16,ENUM_USER_ECC_EN=DISABLE,ENUM_USER_PRIORITY_0=PRIORITY_0,ENUM_USER_PRIORITY_1=PRIORITY_0,ENUM_USER_PRIORITY_2=PRIORITY_0,ENUM_USER_PRIORITY_3=PRIORITY_0,ENUM_USER_PRIORITY_4=PRIORITY_0,ENUM_USER_PRIORITY_5=PRIORITY_0,ENUM_USE_ALMOST_EMPTY_0=EMPTY,ENUM_USE_ALMOST_EMPTY_1=EMPTY,ENUM_USE_ALMOST_EMPTY_2=EMPTY,ENUM_USE_ALMOST_EMPTY_3=EMPTY,ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO0_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO1_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO2_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO3_RDY_ALMOST_FULL=NOT_FULL,ENUM_WRITE_ODT_CHIP=ODT_DISABLED,ENUM_WR_DWIDTH_0=DWIDTH_0,ENUM_WR_DWIDTH_1=DWIDTH_0,ENUM_WR_DWIDTH_2=DWIDTH_0,ENUM_WR_DWIDTH_3=DWIDTH_0,ENUM_WR_DWIDTH_4=DWIDTH_0,ENUM_WR_DWIDTH_5=DWIDTH_0,ENUM_WR_FIFO_IN_USE_0=FALSE,ENUM_WR_FIFO_IN_USE_1=FALSE,ENUM_WR_FIFO_IN_USE_2=FALSE,ENUM_WR_FIFO_IN_USE_3=FALSE,ENUM_WR_PORT_INFO_0=USE_NO,ENUM_WR_PORT_INFO_1=USE_NO,ENUM_WR_PORT_INFO_2=USE_NO,ENUM_WR_PORT_INFO_3=USE_NO,ENUM_WR_PORT_INFO_4=USE_NO,ENUM_WR_PORT_INFO_5=USE_NO,EXPORT_CSR_PORT=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INTG_CYC_TO_RLD_JARS_0=1,INTG_CYC_TO_RLD_JARS_1=1,INTG_CYC_TO_RLD_JARS_2=1,INTG_CYC_TO_RLD_JARS_3=1,INTG_CYC_TO_RLD_JARS_4=1,INTG_CYC_TO_RLD_JARS_5=1,INTG_EXTRA_CTL_CLK_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK=0,INTG_EXTRA_CTL_CLK_ACT_TO_PCH=0,INTG_EXTRA_CTL_CLK_ACT_TO_RDWR=0,INTG_EXTRA_CTL_CLK_ARF_PERIOD=0,INTG_EXTRA_CTL_CLK_ARF_TO_VALID=0,INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID=0,INTG_EXTRA_CTL_CLK_PCH_TO_VALID=0,INTG_EXTRA_CTL_CLK_PDN_PERIOD=0,INTG_EXTRA_CTL_CLK_PDN_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_TO_PCH=0,INTG_EXTRA_CTL_CLK_RD_TO_RD=0,INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_RD_TO_WR=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_BC=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_SRF_TO_VALID=0,INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL=0,INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_WR_TO_PCH=0,INTG_EXTRA_CTL_CLK_WR_TO_RD=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_BC=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_WR_TO_WR=0,INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP=0,INTG_MEM_AUTO_PD_CYCLES=0,INTG_MEM_CLK_ENTRY_CYCLES=10,INTG_MEM_IF_TREFI=3120,INTG_MEM_IF_TRFC=34,INTG_POWER_SAVING_EXIT_CYCLES=5,INTG_RCFG_SUM_WT_PRIORITY_0=0,INTG_RCFG_SUM_WT_PRIORITY_1=0,INTG_RCFG_SUM_WT_PRIORITY_2=0,INTG_RCFG_SUM_WT_PRIORITY_3=0,INTG_RCFG_SUM_WT_PRIORITY_4=0,INTG_RCFG_SUM_WT_PRIORITY_5=0,INTG_RCFG_SUM_WT_PRIORITY_6=0,INTG_RCFG_SUM_WT_PRIORITY_7=0,INTG_SUM_WT_PRIORITY_0=0,INTG_SUM_WT_PRIORITY_1=0,INTG_SUM_WT_PRIORITY_2=0,INTG_SUM_WT_PRIORITY_3=0,INTG_SUM_WT_PRIORITY_4=0,INTG_SUM_WT_PRIORITY_5=0,INTG_SUM_WT_PRIORITY_6=0,INTG_SUM_WT_PRIORITY_7=0,IS_ES_DEVICE=false,LOCAL_CS_WIDTH=0,LOCAL_ID_WIDTH=8,LOW_LATENCY=false,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x000000000000000000,LRDIMM_INT=0,LSB_RFIFO_PORT_0=5,LSB_RFIFO_PORT_1=5,LSB_RFIFO_PORT_2=5,LSB_RFIFO_PORT_3=5,LSB_RFIFO_PORT_4=5,LSB_RFIFO_PORT_5=5,LSB_WFIFO_PORT_0=5,LSB_WFIFO_PORT_1=5,LSB_WFIFO_PORT_2=5,LSB_WFIFO_PORT_3=5,LSB_WFIFO_PORT_4=5,LSB_WFIFO_PORT_5=5,MAX10_CFG=false,MAX_PENDING_RD_CMD=16,MAX_PENDING_WR_CMD=8,MEM_ADD_LAT=0,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_AUTO_PD_CYCLES=0,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=800.0,MEM_CLK_FREQ_MAX=800.0,MEM_CLK_MAX_NS=1.25,MEM_CLK_MAX_PS=1250.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=RZQ/7,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=14,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_RTT_NOM=RZQ/6,MEM_RTT_WR=RZQ/4,MEM_SRT=Normal,MEM_TCL=11,MEM_TDQSCK=1,MEM_TFAW=24,MEM_TFAW_NS=30.0,MEM_TINIT_CK=400000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=28,MEM_TRAS_NS=35.0,MEM_TRC=39,MEM_TRCD=11,MEM_TRCD_NS=13.75,MEM_TREFI=6240,MEM_TREFI_US=7.8,MEM_TRFC=128,MEM_TRFC_NS=160.0,MEM_TRP=11,MEM_TRP_NS=13.75,MEM_TRRD=5,MEM_TRRD_NS=6.0,MEM_TRTP=6,MEM_TRTP_NS=7.5,MEM_TWR=12,MEM_TWR_NS=15.0,MEM_TWTR=4,MEM_TYPE=DDR3,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL=8,MEM_WTCL_INT=8,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=7,MR0_DLL=1,MR0_PD=0,MR0_WR=6,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=1,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=3,MR2_RTT_WR=1,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,MSB_RFIFO_PORT_0=5,MSB_RFIFO_PORT_1=5,MSB_RFIFO_PORT_2=5,MSB_RFIFO_PORT_3=5,MSB_RFIFO_PORT_4=5,MSB_RFIFO_PORT_5=5,MSB_WFIFO_PORT_0=5,MSB_WFIFO_PORT_1=5,MSB_WFIFO_PORT_2=5,MSB_WFIFO_PORT_3=5,MSB_WFIFO_PORT_4=5,MSB_WFIFO_PORT_5=5,MULTICAST_EN=false,NEXTGEN=true,NUM_OF_PORTS=1,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,POWER_OF_TWO_BUS=true,PRE_V_SERIES_FAMILY=false,PRIORITY_PORT=0,1,1,1,1,1,PRIORITY_PORT_0=0,PRIORITY_PORT_1=0,PRIORITY_PORT_2=0,PRIORITY_PORT_3=0,PRIORITY_PORT_4=0,PRIORITY_PORT_5=0,RATE=Quarter,RDBUFFER_ADDR_WIDTH=7,RDIMM=false,RDIMM_CONFIG=0,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=8,SOPC_COMPAT_RESET=false,SPEED_GRADE=2,STARVE_LIMIT=10,SYS_INFO_DEVICE_FAMILY=Stratix V,TG_TEMP_PORT_0=0,TG_TEMP_PORT_1=0,TG_TEMP_PORT_2=0,TG_TEMP_PORT_3=0,TG_TEMP_PORT_4=0,TG_TEMP_PORT_5=0,TIMING_TDH=45,TIMING_TDQSCK=255,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=100,TIMING_TDQSS=0.27,TIMING_TDS=10,TIMING_TDSH=0.18,TIMING_TDSS=0.18,TIMING_TIH=120,TIMING_TIS=170,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRK_PARALLEL_SCC_LOAD=true,USE_AXI_ADAPTOR=false,USE_DQS_TRACKING=true,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_MM_ADAPTOR=true,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SHADOW_REGS=false,VECT_ATTR_COUNTER_ONE_MASK=0,VECT_ATTR_COUNTER_ONE_MATCH=0,VECT_ATTR_COUNTER_ZERO_MASK=0,VECT_ATTR_COUNTER_ZERO_MATCH=0,VECT_ATTR_DEBUG_SELECT_BYTE=0,WEIGHT_PORT=0,0,0,0,0,0,WEIGHT_PORT_0=0,WEIGHT_PORT_1=0,WEIGHT_PORT_2=0,WEIGHT_PORT_3=0,WEIGHT_PORT_4=0,WEIGHT_PORT_5=0,WRBUFFER_ADDR_WIDTH=6(altera_mem_if_nextgen_ddr3_controller_core:16.1:AC_PARITY=false,AC_ROM_MR0=0110001110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0110101110000,AC_ROM_MR0_DLL_RESET_MIRR=0110011101000,AC_ROM_MR0_MIRR=0110001101001,AC_ROM_MR1=0000001000110,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000100110,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0001000011000,AC_ROM_MR2_MIRR=0001000011000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,ADDR_CMD_DDR=0,ADDR_ORDER=0,ADDR_RATE_RATIO=1,AFI_ADDR_WIDTH=56,AFI_BANKADDR_WIDTH=12,AFI_CLK_EN_WIDTH=4,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=4,AFI_CS_WIDTH=4,AFI_DM_WIDTH=64,AFI_DQ_WIDTH=512,AFI_ODT_WIDTH=4,AFI_RATE_RATIO=4,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=32,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=32,AFI_WRITE_DQS_WIDTH=32,ALLOCATED_RFIFO_PORT=0,None,None,None,None,None,ALLOCATED_WFIFO_PORT=0,None,None,None,None,None,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AUTO_PD_CYCLES=0,AUTO_POWERDN_EN=false,AVL_ADDR_WIDTH=24,AVL_ADDR_WIDTH_PORT_0=0,AVL_ADDR_WIDTH_PORT_1=0,AVL_ADDR_WIDTH_PORT_2=0,AVL_ADDR_WIDTH_PORT_3=0,AVL_ADDR_WIDTH_PORT_4=0,AVL_ADDR_WIDTH_PORT_5=0,AVL_BE_WIDTH=64,AVL_DATA_WIDTH=512,AVL_DATA_WIDTH_PORT=32,32,32,32,32,32,AVL_DATA_WIDTH_PORT_0=0,AVL_DATA_WIDTH_PORT_1=0,AVL_DATA_WIDTH_PORT_2=0,AVL_DATA_WIDTH_PORT_3=0,AVL_DATA_WIDTH_PORT_4=0,AVL_DATA_WIDTH_PORT_5=0,AVL_MAX_SIZE=4,AVL_NUM_SYMBOLS=64,AVL_NUM_SYMBOLS_PORT_0=2,AVL_NUM_SYMBOLS_PORT_1=2,AVL_NUM_SYMBOLS_PORT_2=2,AVL_NUM_SYMBOLS_PORT_3=2,AVL_NUM_SYMBOLS_PORT_4=2,AVL_NUM_SYMBOLS_PORT_5=2,AVL_PORT=,AVL_SIZE_WIDTH=3,AVL_SYMBOL_WIDTH=8,AV_PORT_0_CONNECT_TO_CV_PORT=0,AV_PORT_1_CONNECT_TO_CV_PORT=1,AV_PORT_2_CONNECT_TO_CV_PORT=2,AV_PORT_3_CONNECT_TO_CV_PORT=3,AV_PORT_4_CONNECT_TO_CV_PORT=4,AV_PORT_5_CONNECT_TO_CV_PORT=5,BYTE_ENABLE=true,CFG_ADDR_ORDER=0,CFG_BURST_LENGTH=8,CFG_CLR_INTR=0,CFG_DATA_REORDERING_TYPE=INTER_BANK,CFG_ECC_DECODER_REG=0,CFG_ENABLE_NO_DM=0,CFG_ERRCMD_FIFO_REG=0,CFG_INTERFACE_WIDTH=64,CFG_MEM_CLK_ENTRY_CYCLES=40,CFG_PDN_EXIT_CYCLES=10,CFG_PORT_WIDTH_READ_ODT_CHIP=1,CFG_PORT_WIDTH_WRITE_ODT_CHIP=1,CFG_POWER_SAVING_EXIT_CYCLES=5,CFG_READ_ODT_CHIP=0,CFG_REORDER_DATA=true,CFG_SELF_RFSH_EXIT_CYCLES=512,CFG_STARVE_LIMIT=10,CFG_TCCD=2,CFG_TCCD_NS=2.5,CFG_TYPE=2,CFG_WRITE_ODT_CHIP=1,CONTINUE_AFTER_CAL_FAIL=false,CONTROLLER_LATENCY=5,CONTROLLER_TYPE=nextgen_v110,CPORT_TYPE_PORT=Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,CPORT_TYPE_PORT_0=0,CPORT_TYPE_PORT_1=0,CPORT_TYPE_PORT_2=0,CPORT_TYPE_PORT_3=0,CPORT_TYPE_PORT_4=0,CPORT_TYPE_PORT_5=0,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_AUTOPCH_EN=false,CTL_CMD_QUEUE_DEPTH=8,CTL_CSR_CONNECTION=INTERNAL_JTAG,CTL_CSR_ENABLED=false,CTL_CSR_READ_ONLY=1,CTL_CS_WIDTH=1,CTL_DEEP_POWERDN_EN=false,CTL_DYNAMIC_BANK_ALLOCATION=false,CTL_DYNAMIC_BANK_NUM=4,CTL_ECC_AUTO_CORRECTION_ENABLED=false,CTL_ECC_CSR_ENABLED=false,CTL_ECC_ENABLED=false,CTL_ECC_MULTIPLES_16_24_40_72=1,CTL_ECC_MULTIPLES_40_72=1,CTL_ENABLE_BURST_INTERRUPT=false,CTL_ENABLE_BURST_INTERRUPT_INT=false,CTL_ENABLE_BURST_TERMINATE=false,CTL_ENABLE_BURST_TERMINATE_INT=false,CTL_ENABLE_WDATA_PATH_LATENCY=false,CTL_HRB_ENABLED=false,CTL_LOOK_AHEAD_DEPTH=4,CTL_ODT_ENABLED=true,CTL_OUTPUT_REGD=false,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=0,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_REGDIMM_ENABLED=false,CTL_SELF_REFRESH=0,CTL_SELF_REFRESH_EN=false,CTL_TBP_NUM=4,CTL_USR_REFRESH=0,CTL_USR_REFRESH_EN=false,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=0,CTL_WR_TO_WR_EXTRA_CLK=0,CTL_ZQCAL_EN=false,CUT_NEW_FAMILY_TIMING=true,CV_AVL_ADDR_WIDTH_PORT_0=0,CV_AVL_ADDR_WIDTH_PORT_1=0,CV_AVL_ADDR_WIDTH_PORT_2=0,CV_AVL_ADDR_WIDTH_PORT_3=0,CV_AVL_ADDR_WIDTH_PORT_4=0,CV_AVL_ADDR_WIDTH_PORT_5=0,CV_AVL_DATA_WIDTH_PORT_0=0,CV_AVL_DATA_WIDTH_PORT_1=0,CV_AVL_DATA_WIDTH_PORT_2=0,CV_AVL_DATA_WIDTH_PORT_3=0,CV_AVL_DATA_WIDTH_PORT_4=0,CV_AVL_DATA_WIDTH_PORT_5=0,CV_AVL_NUM_SYMBOLS_PORT_0=2,CV_AVL_NUM_SYMBOLS_PORT_1=2,CV_AVL_NUM_SYMBOLS_PORT_2=2,CV_AVL_NUM_SYMBOLS_PORT_3=2,CV_AVL_NUM_SYMBOLS_PORT_4=2,CV_AVL_NUM_SYMBOLS_PORT_5=2,CV_CPORT_TYPE_PORT_0=0,CV_CPORT_TYPE_PORT_1=0,CV_CPORT_TYPE_PORT_2=0,CV_CPORT_TYPE_PORT_3=0,CV_CPORT_TYPE_PORT_4=0,CV_CPORT_TYPE_PORT_5=0,CV_ENUM_AUTO_PCH_ENABLE_0=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_1=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_2=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_3=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_4=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_5=DISABLED,CV_ENUM_CMD_PORT_IN_USE_0=FALSE,CV_ENUM_CMD_PORT_IN_USE_1=FALSE,CV_ENUM_CMD_PORT_IN_USE_2=FALSE,CV_ENUM_CMD_PORT_IN_USE_3=FALSE,CV_ENUM_CMD_PORT_IN_USE_4=FALSE,CV_ENUM_CMD_PORT_IN_USE_5=FALSE,CV_ENUM_CPORT0_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT0_TYPE=DISABLE,CV_ENUM_CPORT0_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_TYPE=DISABLE,CV_ENUM_CPORT1_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_TYPE=DISABLE,CV_ENUM_CPORT2_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_TYPE=DISABLE,CV_ENUM_CPORT3_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_TYPE=DISABLE,CV_ENUM_CPORT4_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_TYPE=DISABLE,CV_ENUM_CPORT5_WFIFO_MAP=FIFO_0,CV_ENUM_ENABLE_BONDING_0=DISABLED,CV_ENUM_ENABLE_BONDING_1=DISABLED,CV_ENUM_ENABLE_BONDING_2=DISABLED,CV_ENUM_ENABLE_BONDING_3=DISABLED,CV_ENUM_ENABLE_BONDING_4=DISABLED,CV_ENUM_ENABLE_BONDING_5=DISABLED,CV_ENUM_PORT0_WIDTH=PORT_64_BIT,CV_ENUM_PORT1_WIDTH=PORT_64_BIT,CV_ENUM_PORT2_WIDTH=PORT_64_BIT,CV_ENUM_PORT3_WIDTH=PORT_64_BIT,CV_ENUM_PORT4_WIDTH=PORT_64_BIT,CV_ENUM_PORT5_WIDTH=PORT_64_BIT,CV_ENUM_PRIORITY_0_0=WEIGHT_0,CV_ENUM_PRIORITY_0_1=WEIGHT_0,CV_ENUM_PRIORITY_0_2=WEIGHT_0,CV_ENUM_PRIORITY_0_3=WEIGHT_0,CV_ENUM_PRIORITY_0_4=WEIGHT_0,CV_ENUM_PRIORITY_0_5=WEIGHT_0,CV_ENUM_PRIORITY_1_0=WEIGHT_0,CV_ENUM_PRIORITY_1_1=WEIGHT_0,CV_ENUM_PRIORITY_1_2=WEIGHT_0,CV_ENUM_PRIORITY_1_3=WEIGHT_0,CV_ENUM_PRIORITY_1_4=WEIGHT_0,CV_ENUM_PRIORITY_1_5=WEIGHT_0,CV_ENUM_PRIORITY_2_0=WEIGHT_0,CV_ENUM_PRIORITY_2_1=WEIGHT_0,CV_ENUM_PRIORITY_2_2=WEIGHT_0,CV_ENUM_PRIORITY_2_3=WEIGHT_0,CV_ENUM_PRIORITY_2_4=WEIGHT_0,CV_ENUM_PRIORITY_2_5=WEIGHT_0,CV_ENUM_PRIORITY_3_0=WEIGHT_0,CV_ENUM_PRIORITY_3_1=WEIGHT_0,CV_ENUM_PRIORITY_3_2=WEIGHT_0,CV_ENUM_PRIORITY_3_3=WEIGHT_0,CV_ENUM_PRIORITY_3_4=WEIGHT_0,CV_ENUM_PRIORITY_3_5=WEIGHT_0,CV_ENUM_PRIORITY_4_0=WEIGHT_0,CV_ENUM_PRIORITY_4_1=WEIGHT_0,CV_ENUM_PRIORITY_4_2=WEIGHT_0,CV_ENUM_PRIORITY_4_3=WEIGHT_0,CV_ENUM_PRIORITY_4_4=WEIGHT_0,CV_ENUM_PRIORITY_4_5=WEIGHT_0,CV_ENUM_PRIORITY_5_0=WEIGHT_0,CV_ENUM_PRIORITY_5_1=WEIGHT_0,CV_ENUM_PRIORITY_5_2=WEIGHT_0,CV_ENUM_PRIORITY_5_3=WEIGHT_0,CV_ENUM_PRIORITY_5_4=WEIGHT_0,CV_ENUM_PRIORITY_5_5=WEIGHT_0,CV_ENUM_PRIORITY_6_0=WEIGHT_0,CV_ENUM_PRIORITY_6_1=WEIGHT_0,CV_ENUM_PRIORITY_6_2=WEIGHT_0,CV_ENUM_PRIORITY_6_3=WEIGHT_0,CV_ENUM_PRIORITY_6_4=WEIGHT_0,CV_ENUM_PRIORITY_6_5=WEIGHT_0,CV_ENUM_PRIORITY_7_0=WEIGHT_0,CV_ENUM_PRIORITY_7_1=WEIGHT_0,CV_ENUM_PRIORITY_7_2=WEIGHT_0,CV_ENUM_PRIORITY_7_3=WEIGHT_0,CV_ENUM_PRIORITY_7_4=WEIGHT_0,CV_ENUM_PRIORITY_7_5=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_RD_DWIDTH_0=DWIDTH_0,CV_ENUM_RD_DWIDTH_1=DWIDTH_0,CV_ENUM_RD_DWIDTH_2=DWIDTH_0,CV_ENUM_RD_DWIDTH_3=DWIDTH_0,CV_ENUM_RD_DWIDTH_4=DWIDTH_0,CV_ENUM_RD_DWIDTH_5=DWIDTH_0,CV_ENUM_RD_PORT_INFO_0=USE_NO,CV_ENUM_RD_PORT_INFO_1=USE_NO,CV_ENUM_RD_PORT_INFO_2=USE_NO,CV_ENUM_RD_PORT_INFO_3=USE_NO,CV_ENUM_RD_PORT_INFO_4=USE_NO,CV_ENUM_RD_PORT_INFO_5=USE_NO,CV_ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_WR_DWIDTH_0=DWIDTH_0,CV_ENUM_WR_DWIDTH_1=DWIDTH_0,CV_ENUM_WR_DWIDTH_2=DWIDTH_0,CV_ENUM_WR_DWIDTH_3=DWIDTH_0,CV_ENUM_WR_DWIDTH_4=DWIDTH_0,CV_ENUM_WR_DWIDTH_5=DWIDTH_0,CV_ENUM_WR_PORT_INFO_0=USE_NO,CV_ENUM_WR_PORT_INFO_1=USE_NO,CV_ENUM_WR_PORT_INFO_2=USE_NO,CV_ENUM_WR_PORT_INFO_3=USE_NO,CV_ENUM_WR_PORT_INFO_4=USE_NO,CV_ENUM_WR_PORT_INFO_5=USE_NO,CV_INTG_RCFG_SUM_WT_PRIORITY_0=0,CV_INTG_RCFG_SUM_WT_PRIORITY_1=0,CV_INTG_RCFG_SUM_WT_PRIORITY_2=0,CV_INTG_RCFG_SUM_WT_PRIORITY_3=0,CV_INTG_RCFG_SUM_WT_PRIORITY_4=0,CV_INTG_RCFG_SUM_WT_PRIORITY_5=0,CV_INTG_RCFG_SUM_WT_PRIORITY_6=0,CV_INTG_RCFG_SUM_WT_PRIORITY_7=0,CV_INTG_SUM_WT_PRIORITY_0=0,CV_INTG_SUM_WT_PRIORITY_1=0,CV_INTG_SUM_WT_PRIORITY_2=0,CV_INTG_SUM_WT_PRIORITY_3=0,CV_INTG_SUM_WT_PRIORITY_4=0,CV_INTG_SUM_WT_PRIORITY_5=0,CV_INTG_SUM_WT_PRIORITY_6=0,CV_INTG_SUM_WT_PRIORITY_7=0,CV_LSB_RFIFO_PORT_0=5,CV_LSB_RFIFO_PORT_1=5,CV_LSB_RFIFO_PORT_2=5,CV_LSB_RFIFO_PORT_3=5,CV_LSB_RFIFO_PORT_4=5,CV_LSB_RFIFO_PORT_5=5,CV_LSB_WFIFO_PORT_0=5,CV_LSB_WFIFO_PORT_1=5,CV_LSB_WFIFO_PORT_2=5,CV_LSB_WFIFO_PORT_3=5,CV_LSB_WFIFO_PORT_4=5,CV_LSB_WFIFO_PORT_5=5,CV_MSB_RFIFO_PORT_0=5,CV_MSB_RFIFO_PORT_1=5,CV_MSB_RFIFO_PORT_2=5,CV_MSB_RFIFO_PORT_3=5,CV_MSB_RFIFO_PORT_4=5,CV_MSB_RFIFO_PORT_5=5,CV_MSB_WFIFO_PORT_0=5,CV_MSB_WFIFO_PORT_1=5,CV_MSB_WFIFO_PORT_2=5,CV_MSB_WFIFO_PORT_3=5,CV_MSB_WFIFO_PORT_4=5,CV_MSB_WFIFO_PORT_5=5,CV_PORT_0_CONNECT_TO_AV_PORT=0,CV_PORT_1_CONNECT_TO_AV_PORT=1,CV_PORT_2_CONNECT_TO_AV_PORT=2,CV_PORT_3_CONNECT_TO_AV_PORT=3,CV_PORT_4_CONNECT_TO_AV_PORT=4,CV_PORT_5_CONNECT_TO_AV_PORT=5,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEBUG_MODE=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Stratix V,DEVICE_FAMILY_PARAM=Stratix V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,DWIDTH_RATIO=8,ENABLE_BONDING=false,ENABLE_BURST_MERGE=false,ENABLE_CTRL_AVALON_INTERFACE=true,ENABLE_USER_ECC=false,ENUM_ATTR_COUNTER_ONE_RESET=DISABLED,ENUM_ATTR_COUNTER_ZERO_RESET=DISABLED,ENUM_ATTR_STATIC_CONFIG_VALID=DISABLED,ENUM_AUTO_PCH_ENABLE_0=DISABLED,ENUM_AUTO_PCH_ENABLE_1=DISABLED,ENUM_AUTO_PCH_ENABLE_2=DISABLED,ENUM_AUTO_PCH_ENABLE_3=DISABLED,ENUM_AUTO_PCH_ENABLE_4=DISABLED,ENUM_AUTO_PCH_ENABLE_5=DISABLED,ENUM_CAL_REQ=DISABLED,ENUM_CFG_BURST_LENGTH=BL_8,ENUM_CFG_INTERFACE_WIDTH=DWIDTH_32,ENUM_CFG_SELF_RFSH_EXIT_CYCLES=,ENUM_CFG_STARVE_LIMIT=STARVE_LIMIT_32,ENUM_CFG_TYPE=DDR3,ENUM_CLOCK_OFF_0=DISABLED,ENUM_CLOCK_OFF_1=DISABLED,ENUM_CLOCK_OFF_2=DISABLED,ENUM_CLOCK_OFF_3=DISABLED,ENUM_CLOCK_OFF_4=DISABLED,ENUM_CLOCK_OFF_5=DISABLED,ENUM_CLR_INTR=NO_CLR_INTR,ENUM_CMD_PORT_IN_USE_0=FALSE,ENUM_CMD_PORT_IN_USE_1=FALSE,ENUM_CMD_PORT_IN_USE_2=FALSE,ENUM_CMD_PORT_IN_USE_3=FALSE,ENUM_CMD_PORT_IN_USE_4=FALSE,ENUM_CMD_PORT_IN_USE_5=FALSE,ENUM_CPORT0_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT0_RFIFO_MAP=FIFO_0,ENUM_CPORT0_TYPE=DISABLE,ENUM_CPORT0_WFIFO_MAP=FIFO_0,ENUM_CPORT1_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT1_RFIFO_MAP=FIFO_0,ENUM_CPORT1_TYPE=DISABLE,ENUM_CPORT1_WFIFO_MAP=FIFO_0,ENUM_CPORT2_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT2_RFIFO_MAP=FIFO_0,ENUM_CPORT2_TYPE=DISABLE,ENUM_CPORT2_WFIFO_MAP=FIFO_0,ENUM_CPORT3_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT3_RFIFO_MAP=FIFO_0,ENUM_CPORT3_TYPE=DISABLE,ENUM_CPORT3_WFIFO_MAP=FIFO_0,ENUM_CPORT4_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT4_RFIFO_MAP=FIFO_0,ENUM_CPORT4_TYPE=DISABLE,ENUM_CPORT4_WFIFO_MAP=FIFO_0,ENUM_CPORT5_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT5_RFIFO_MAP=FIFO_0,ENUM_CPORT5_TYPE=DISABLE,ENUM_CPORT5_WFIFO_MAP=FIFO_0,ENUM_CTL_ADDR_ORDER=CHIP_BANK_ROW_COL,ENUM_CTL_ECC_ENABLED=CTL_ECC_DISABLED,ENUM_CTL_ECC_RMW_ENABLED=CTL_ECC_RMW_DISABLED,ENUM_CTL_REGDIMM_ENABLED=REGDIMM_DISABLED,ENUM_CTL_USR_REFRESH=CTL_USR_REFRESH_DISABLED,ENUM_CTRL_WIDTH=DATA_WIDTH_64_BIT,ENUM_DELAY_BONDING=BONDING_LATENCY_0,ENUM_DFX_BYPASS_ENABLE=DFX_BYPASS_DISABLED,ENUM_DISABLE_MERGING=MERGING_ENABLED,ENUM_ECC_DQ_WIDTH=ECC_DQ_WIDTH_0,ENUM_ENABLE_ATPG=DISABLED,ENUM_ENABLE_BONDING_0=DISABLED,ENUM_ENABLE_BONDING_1=DISABLED,ENUM_ENABLE_BONDING_2=DISABLED,ENUM_ENABLE_BONDING_3=DISABLED,ENUM_ENABLE_BONDING_4=DISABLED,ENUM_ENABLE_BONDING_5=DISABLED,ENUM_ENABLE_BONDING_WRAPBACK=DISABLED,ENUM_ENABLE_BURST_INTERRUPT=DISABLED,ENUM_ENABLE_BURST_TERMINATE=DISABLED,ENUM_ENABLE_DQS_TRACKING=DISABLED,ENUM_ENABLE_ECC_CODE_OVERWRITES=DISABLED,ENUM_ENABLE_FAST_EXIT_PPD=DISABLED,ENUM_ENABLE_INTR=DISABLED,ENUM_ENABLE_NO_DM=DISABLED,ENUM_ENABLE_PIPELINEGLOBAL=DISABLED,ENUM_GANGED_ARF=DISABLED,ENUM_GEN_DBE=GEN_DBE_DISABLED,ENUM_GEN_SBE=GEN_SBE_DISABLED,ENUM_INC_SYNC=FIFO_SET_2,ENUM_LOCAL_IF_CS_WIDTH=ADDR_WIDTH_2,ENUM_MASK_CORR_DROPPED_INTR=DISABLED,ENUM_MASK_DBE_INTR=DISABLED,ENUM_MASK_SBE_INTR=DISABLED,ENUM_MEM_IF_AL=AL_0,ENUM_MEM_IF_BANKADDR_WIDTH=ADDR_WIDTH_3,ENUM_MEM_IF_BURSTLENGTH=MEM_IF_BURSTLENGTH_8,ENUM_MEM_IF_COLADDR_WIDTH=ADDR_WIDTH_12,ENUM_MEM_IF_CS_PER_RANK=MEM_IF_CS_PER_RANK_1,ENUM_MEM_IF_CS_WIDTH=MEM_IF_CS_WIDTH_1,ENUM_MEM_IF_DQS_WIDTH=DQS_WIDTH_4,ENUM_MEM_IF_DQ_PER_CHIP=MEM_IF_DQ_PER_CHIP_8,ENUM_MEM_IF_DWIDTH=MEM_IF_DWIDTH_32,ENUM_MEM_IF_MEMTYPE=DDR3_SDRAM,ENUM_MEM_IF_ROWADDR_WIDTH=ADDR_WIDTH_16,ENUM_MEM_IF_SPEEDBIN=DDR3_1066_6_6_6,ENUM_MEM_IF_TCCD=TCCD_4,ENUM_MEM_IF_TCL=TCL_6,ENUM_MEM_IF_TCWL=TCWL_5,ENUM_MEM_IF_TFAW=TFAW_16,ENUM_MEM_IF_TMRD=,ENUM_MEM_IF_TRAS=TRAS_16,ENUM_MEM_IF_TRC=TRC_22,ENUM_MEM_IF_TRCD=TRCD_6,ENUM_MEM_IF_TRP=TRP_6,ENUM_MEM_IF_TRRD=TRRD_4,ENUM_MEM_IF_TRTP=TRTP_4,ENUM_MEM_IF_TWR=TWR_6,ENUM_MEM_IF_TWTR=TWTR_4,ENUM_MMR_CFG_MEM_BL=MP_BL_8,ENUM_OUTPUT_REGD=DISABLED,ENUM_PDN_EXIT_CYCLES=SLOW_EXIT,ENUM_PORT0_WIDTH=PORT_64_BIT,ENUM_PORT1_WIDTH=PORT_64_BIT,ENUM_PORT2_WIDTH=PORT_64_BIT,ENUM_PORT3_WIDTH=PORT_64_BIT,ENUM_PORT4_WIDTH=PORT_64_BIT,ENUM_PORT5_WIDTH=PORT_64_BIT,ENUM_PRIORITY_0_0=WEIGHT_0,ENUM_PRIORITY_0_1=WEIGHT_0,ENUM_PRIORITY_0_2=WEIGHT_0,ENUM_PRIORITY_0_3=WEIGHT_0,ENUM_PRIORITY_0_4=WEIGHT_0,ENUM_PRIORITY_0_5=WEIGHT_0,ENUM_PRIORITY_1_0=WEIGHT_0,ENUM_PRIORITY_1_1=WEIGHT_0,ENUM_PRIORITY_1_2=WEIGHT_0,ENUM_PRIORITY_1_3=WEIGHT_0,ENUM_PRIORITY_1_4=WEIGHT_0,ENUM_PRIORITY_1_5=WEIGHT_0,ENUM_PRIORITY_2_0=WEIGHT_0,ENUM_PRIORITY_2_1=WEIGHT_0,ENUM_PRIORITY_2_2=WEIGHT_0,ENUM_PRIORITY_2_3=WEIGHT_0,ENUM_PRIORITY_2_4=WEIGHT_0,ENUM_PRIORITY_2_5=WEIGHT_0,ENUM_PRIORITY_3_0=WEIGHT_0,ENUM_PRIORITY_3_1=WEIGHT_0,ENUM_PRIORITY_3_2=WEIGHT_0,ENUM_PRIORITY_3_3=WEIGHT_0,ENUM_PRIORITY_3_4=WEIGHT_0,ENUM_PRIORITY_3_5=WEIGHT_0,ENUM_PRIORITY_4_0=WEIGHT_0,ENUM_PRIORITY_4_1=WEIGHT_0,ENUM_PRIORITY_4_2=WEIGHT_0,ENUM_PRIORITY_4_3=WEIGHT_0,ENUM_PRIORITY_4_4=WEIGHT_0,ENUM_PRIORITY_4_5=WEIGHT_0,ENUM_PRIORITY_5_0=WEIGHT_0,ENUM_PRIORITY_5_1=WEIGHT_0,ENUM_PRIORITY_5_2=WEIGHT_0,ENUM_PRIORITY_5_3=WEIGHT_0,ENUM_PRIORITY_5_4=WEIGHT_0,ENUM_PRIORITY_5_5=WEIGHT_0,ENUM_PRIORITY_6_0=WEIGHT_0,ENUM_PRIORITY_6_1=WEIGHT_0,ENUM_PRIORITY_6_2=WEIGHT_0,ENUM_PRIORITY_6_3=WEIGHT_0,ENUM_PRIORITY_6_4=WEIGHT_0,ENUM_PRIORITY_6_5=WEIGHT_0,ENUM_PRIORITY_7_0=WEIGHT_0,ENUM_PRIORITY_7_1=WEIGHT_0,ENUM_PRIORITY_7_2=WEIGHT_0,ENUM_PRIORITY_7_3=WEIGHT_0,ENUM_PRIORITY_7_4=WEIGHT_0,ENUM_PRIORITY_7_5=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,ENUM_RD_DWIDTH_0=DWIDTH_0,ENUM_RD_DWIDTH_1=DWIDTH_0,ENUM_RD_DWIDTH_2=DWIDTH_0,ENUM_RD_DWIDTH_3=DWIDTH_0,ENUM_RD_DWIDTH_4=DWIDTH_0,ENUM_RD_DWIDTH_5=DWIDTH_0,ENUM_RD_FIFO_IN_USE_0=FALSE,ENUM_RD_FIFO_IN_USE_1=FALSE,ENUM_RD_FIFO_IN_USE_2=FALSE,ENUM_RD_FIFO_IN_USE_3=FALSE,ENUM_RD_PORT_INFO_0=USE_NO,ENUM_RD_PORT_INFO_1=USE_NO,ENUM_RD_PORT_INFO_2=USE_NO,ENUM_RD_PORT_INFO_3=USE_NO,ENUM_RD_PORT_INFO_4=USE_NO,ENUM_RD_PORT_INFO_5=USE_NO,ENUM_READ_ODT_CHIP=ODT_DISABLED,ENUM_REORDER_DATA=DATA_REORDERING,ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_SINGLE_READY_0=CONCATENATE_RDY,ENUM_SINGLE_READY_1=CONCATENATE_RDY,ENUM_SINGLE_READY_2=CONCATENATE_RDY,ENUM_SINGLE_READY_3=CONCATENATE_RDY,ENUM_STATIC_WEIGHT_0=WEIGHT_0,ENUM_STATIC_WEIGHT_1=WEIGHT_0,ENUM_STATIC_WEIGHT_2=WEIGHT_0,ENUM_STATIC_WEIGHT_3=WEIGHT_0,ENUM_STATIC_WEIGHT_4=WEIGHT_0,ENUM_STATIC_WEIGHT_5=WEIGHT_0,ENUM_SYNC_MODE_0=ASYNCHRONOUS,ENUM_SYNC_MODE_1=ASYNCHRONOUS,ENUM_SYNC_MODE_2=ASYNCHRONOUS,ENUM_SYNC_MODE_3=ASYNCHRONOUS,ENUM_SYNC_MODE_4=ASYNCHRONOUS,ENUM_SYNC_MODE_5=ASYNCHRONOUS,ENUM_TEST_MODE=NORMAL_MODE,ENUM_THLD_JAR1_0=THRESHOLD_32,ENUM_THLD_JAR1_1=THRESHOLD_32,ENUM_THLD_JAR1_2=THRESHOLD_32,ENUM_THLD_JAR1_3=THRESHOLD_32,ENUM_THLD_JAR1_4=THRESHOLD_32,ENUM_THLD_JAR1_5=THRESHOLD_32,ENUM_THLD_JAR2_0=THRESHOLD_16,ENUM_THLD_JAR2_1=THRESHOLD_16,ENUM_THLD_JAR2_2=THRESHOLD_16,ENUM_THLD_JAR2_3=THRESHOLD_16,ENUM_THLD_JAR2_4=THRESHOLD_16,ENUM_THLD_JAR2_5=THRESHOLD_16,ENUM_USER_ECC_EN=DISABLE,ENUM_USER_PRIORITY_0=PRIORITY_0,ENUM_USER_PRIORITY_1=PRIORITY_0,ENUM_USER_PRIORITY_2=PRIORITY_0,ENUM_USER_PRIORITY_3=PRIORITY_0,ENUM_USER_PRIORITY_4=PRIORITY_0,ENUM_USER_PRIORITY_5=PRIORITY_0,ENUM_USE_ALMOST_EMPTY_0=EMPTY,ENUM_USE_ALMOST_EMPTY_1=EMPTY,ENUM_USE_ALMOST_EMPTY_2=EMPTY,ENUM_USE_ALMOST_EMPTY_3=EMPTY,ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO0_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO1_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO2_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO3_RDY_ALMOST_FULL=NOT_FULL,ENUM_WRITE_ODT_CHIP=ODT_DISABLED,ENUM_WR_DWIDTH_0=DWIDTH_0,ENUM_WR_DWIDTH_1=DWIDTH_0,ENUM_WR_DWIDTH_2=DWIDTH_0,ENUM_WR_DWIDTH_3=DWIDTH_0,ENUM_WR_DWIDTH_4=DWIDTH_0,ENUM_WR_DWIDTH_5=DWIDTH_0,ENUM_WR_FIFO_IN_USE_0=FALSE,ENUM_WR_FIFO_IN_USE_1=FALSE,ENUM_WR_FIFO_IN_USE_2=FALSE,ENUM_WR_FIFO_IN_USE_3=FALSE,ENUM_WR_PORT_INFO_0=USE_NO,ENUM_WR_PORT_INFO_1=USE_NO,ENUM_WR_PORT_INFO_2=USE_NO,ENUM_WR_PORT_INFO_3=USE_NO,ENUM_WR_PORT_INFO_4=USE_NO,ENUM_WR_PORT_INFO_5=USE_NO,EXPORT_CSR_PORT=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INTG_CYC_TO_RLD_JARS_0=1,INTG_CYC_TO_RLD_JARS_1=1,INTG_CYC_TO_RLD_JARS_2=1,INTG_CYC_TO_RLD_JARS_3=1,INTG_CYC_TO_RLD_JARS_4=1,INTG_CYC_TO_RLD_JARS_5=1,INTG_EXTRA_CTL_CLK_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK=0,INTG_EXTRA_CTL_CLK_ACT_TO_PCH=0,INTG_EXTRA_CTL_CLK_ACT_TO_RDWR=0,INTG_EXTRA_CTL_CLK_ARF_PERIOD=0,INTG_EXTRA_CTL_CLK_ARF_TO_VALID=0,INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID=0,INTG_EXTRA_CTL_CLK_PCH_TO_VALID=0,INTG_EXTRA_CTL_CLK_PDN_PERIOD=0,INTG_EXTRA_CTL_CLK_PDN_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_TO_PCH=0,INTG_EXTRA_CTL_CLK_RD_TO_RD=0,INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_RD_TO_WR=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_BC=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_SRF_TO_VALID=0,INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL=0,INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_WR_TO_PCH=0,INTG_EXTRA_CTL_CLK_WR_TO_RD=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_BC=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_WR_TO_WR=0,INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP=0,INTG_MEM_AUTO_PD_CYCLES=0,INTG_MEM_CLK_ENTRY_CYCLES=10,INTG_MEM_IF_TREFI=3120,INTG_MEM_IF_TRFC=34,INTG_POWER_SAVING_EXIT_CYCLES=5,INTG_RCFG_SUM_WT_PRIORITY_0=0,INTG_RCFG_SUM_WT_PRIORITY_1=0,INTG_RCFG_SUM_WT_PRIORITY_2=0,INTG_RCFG_SUM_WT_PRIORITY_3=0,INTG_RCFG_SUM_WT_PRIORITY_4=0,INTG_RCFG_SUM_WT_PRIORITY_5=0,INTG_RCFG_SUM_WT_PRIORITY_6=0,INTG_RCFG_SUM_WT_PRIORITY_7=0,INTG_SUM_WT_PRIORITY_0=0,INTG_SUM_WT_PRIORITY_1=0,INTG_SUM_WT_PRIORITY_2=0,INTG_SUM_WT_PRIORITY_3=0,INTG_SUM_WT_PRIORITY_4=0,INTG_SUM_WT_PRIORITY_5=0,INTG_SUM_WT_PRIORITY_6=0,INTG_SUM_WT_PRIORITY_7=0,IS_ES_DEVICE=false,LOCAL_CS_WIDTH=0,LOCAL_ID_WIDTH=8,LOW_LATENCY=false,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x000000000000000000,LRDIMM_INT=0,LSB_RFIFO_PORT_0=5,LSB_RFIFO_PORT_1=5,LSB_RFIFO_PORT_2=5,LSB_RFIFO_PORT_3=5,LSB_RFIFO_PORT_4=5,LSB_RFIFO_PORT_5=5,LSB_WFIFO_PORT_0=5,LSB_WFIFO_PORT_1=5,LSB_WFIFO_PORT_2=5,LSB_WFIFO_PORT_3=5,LSB_WFIFO_PORT_4=5,LSB_WFIFO_PORT_5=5,MAX10_CFG=false,MAX_PENDING_RD_CMD=16,MAX_PENDING_WR_CMD=8,MEM_ADD_LAT=0,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_AUTO_PD_CYCLES=0,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=800.0,MEM_CLK_FREQ_MAX=800.0,MEM_CLK_MAX_NS=1.25,MEM_CLK_MAX_PS=1250.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=RZQ/7,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=14,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_RTT_NOM=RZQ/6,MEM_RTT_WR=RZQ/4,MEM_SRT=Normal,MEM_TCL=11,MEM_TDQSCK=1,MEM_TFAW=24,MEM_TFAW_NS=30.0,MEM_TINIT_CK=400000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=28,MEM_TRAS_NS=35.0,MEM_TRC=39,MEM_TRCD=11,MEM_TRCD_NS=13.75,MEM_TREFI=6240,MEM_TREFI_US=7.8,MEM_TRFC=128,MEM_TRFC_NS=160.0,MEM_TRP=11,MEM_TRP_NS=13.75,MEM_TRRD=5,MEM_TRRD_NS=6.0,MEM_TRTP=6,MEM_TRTP_NS=7.5,MEM_TWR=12,MEM_TWR_NS=15.0,MEM_TWTR=4,MEM_TYPE=DDR3,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL=8,MEM_WTCL_INT=8,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=7,MR0_DLL=1,MR0_PD=0,MR0_WR=6,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=1,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=3,MR2_RTT_WR=1,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,MSB_RFIFO_PORT_0=5,MSB_RFIFO_PORT_1=5,MSB_RFIFO_PORT_2=5,MSB_RFIFO_PORT_3=5,MSB_RFIFO_PORT_4=5,MSB_RFIFO_PORT_5=5,MSB_WFIFO_PORT_0=5,MSB_WFIFO_PORT_1=5,MSB_WFIFO_PORT_2=5,MSB_WFIFO_PORT_3=5,MSB_WFIFO_PORT_4=5,MSB_WFIFO_PORT_5=5,MULTICAST_EN=false,NEXTGEN=true,NUM_OF_PORTS=1,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,POWER_OF_TWO_BUS=true,PRE_V_SERIES_FAMILY=false,PRIORITY_PORT=0,1,1,1,1,1,PRIORITY_PORT_0=0,PRIORITY_PORT_1=0,PRIORITY_PORT_2=0,PRIORITY_PORT_3=0,PRIORITY_PORT_4=0,PRIORITY_PORT_5=0,RATE=Quarter,RDBUFFER_ADDR_WIDTH=7,RDIMM=false,RDIMM_CONFIG=0,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=1,SOPC_COMPAT_RESET=false,SPEED_GRADE=2,STARVE_LIMIT=10,SYS_INFO_DEVICE_FAMILY=Stratix V,TG_TEMP_PORT_0=0,TG_TEMP_PORT_1=0,TG_TEMP_PORT_2=0,TG_TEMP_PORT_3=0,TG_TEMP_PORT_4=0,TG_TEMP_PORT_5=0,TIMING_TDH=45,TIMING_TDQSCK=255,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=100,TIMING_TDQSS=0.27,TIMING_TDS=10,TIMING_TDSH=0.18,TIMING_TDSS=0.18,TIMING_TIH=120,TIMING_TIS=170,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRK_PARALLEL_SCC_LOAD=true,USE_AXI_ADAPTOR=false,USE_DQS_TRACKING=true,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_MM_ADAPTOR=true,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SHADOW_REGS=false,VECT_ATTR_COUNTER_ONE_MASK=0,VECT_ATTR_COUNTER_ONE_MATCH=0,VECT_ATTR_COUNTER_ZERO_MASK=0,VECT_ATTR_COUNTER_ZERO_MATCH=0,VECT_ATTR_DEBUG_SELECT_BYTE=0,WEIGHT_PORT=0,0,0,0,0,0,WEIGHT_PORT_0=0,WEIGHT_PORT_1=0,WEIGHT_PORT_2=0,WEIGHT_PORT_3=0,WEIGHT_PORT_4=0,WEIGHT_PORT_5=0,WRBUFFER_ADDR_WIDTH=6)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(alt_mem_ddrx_mm_st_converter:16.1:AVL_ADDR_WIDTH=24,AVL_BYTE_ENABLE=true,AVL_DATA_WIDTH=512,AVL_NUM_SYMBOLS=64,AVL_SIZE_WIDTH=3,AVL_SYMBOL_WIDTH=8,CFG_DWIDTH_RATIO=8,CTL_AUTOPCH_EN=false,CTL_ECC_ENABLED=false,ENABLE_CTRL_AVALON_INTERFACE=true,LOCAL_ID_WIDTH=8,MAX_PENDING_READ_TRANSACTION=32,MULTICAST_EN=false)(clock:16.1:)(clock:16.1:)(reset:16.1:)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)"
   instancePathKey="S5_DDR3_QSYS:.:mem_if_ddr3_emif:.:c0"
   kind="altera_mem_if_nextgen_ddr3_controller"
   version="16.1"
   name="S5_DDR3_QSYS_mem_if_ddr3_emif_c0">
  <parameter name="VECT_ATTR_COUNTER_ZERO_MATCH" value="0" />
  <parameter name="ENUM_GANGED_ARF" value="DISABLED" />
  <parameter name="LRDIMM_INT" value="0" />
  <parameter name="ENUM_CPORT0_WFIFO_MAP" value="FIFO_0" />
  <parameter name="MEM_IF_ADDR_WIDTH_MIN" value="13" />
  <parameter name="MEM_DQS_TO_CLK_CAPTURE_DELAY" value="100" />
  <parameter name="CFG_DATA_REORDERING_TYPE" value="INTER_BANK" />
  <parameter name="MEM_LEVELING" value="true" />
  <parameter name="CV_ENUM_PRIORITY_1_0" value="WEIGHT_0" />
  <parameter name="ENUM_MEM_IF_TRRD" value="TRRD_4" />
  <parameter name="CV_ENUM_PRIORITY_1_2" value="WEIGHT_0" />
  <parameter name="ENUM_ATTR_COUNTER_ZERO_RESET" value="DISABLED" />
  <parameter name="CV_ENUM_PRIORITY_1_1" value="WEIGHT_0" />
  <parameter name="MEM_ADD_LAT" value="0" />
  <parameter name="CV_ENUM_PRIORITY_1_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_1_3" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_WR" value="0" />
  <parameter name="CV_ENUM_PRIORITY_1_5" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT" value="0" />
  <parameter name="CTL_RD_TO_RD_EXTRA_CLK" value="0" />
  <parameter name="WEIGHT_PORT" value="0,0,0,0,0,0" />
  <parameter name="ENUM_PORT4_WIDTH" value="PORT_64_BIT" />
  <parameter name="INTG_MEM_IF_TRFC" value="34" />
  <parameter name="MEM_REGDIMM_ENABLED" value="false" />
  <parameter name="AFI_DQ_WIDTH" value="512" />
  <parameter name="AP_MODE_EN" value="0" />
  <parameter name="ENUM_CPORT5_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="INTG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="ENUM_CPORT2_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="VECT_ATTR_COUNTER_ZERO_MASK" value="0" />
  <parameter name="ALLOCATED_WFIFO_PORT" value="0,None,None,None,None,None" />
  <parameter name="MEM_TRAS_NS" value="35.0" />
  <parameter name="INTG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="CV_ENUM_CPORT2_WFIFO_MAP" value="FIFO_0" />
  <parameter name="INTG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="ENABLE_BONDING" value="false" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_WR_BC" value="0" />
  <parameter name="CV_ENUM_PORT1_WIDTH" value="PORT_64_BIT" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP" value="0" />
  <parameter name="ENUM_CPORT1_RFIFO_MAP" value="FIFO_0" />
  <parameter name="RDIMM_CONFIG" value="0" />
  <parameter name="CV_ENUM_CPORT3_RFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_ENABLE_INTR" value="DISABLED" />
  <parameter name="INTG_MEM_AUTO_PD_CYCLES" value="0" />
  <parameter name="AVL_DATA_WIDTH" value="512" />
  <parameter name="MEM_IF_BOARD_BASE_DELAY" value="10" />
  <parameter name="CTL_DYNAMIC_BANK_NUM" value="4" />
  <parameter name="MR1_RDQS" value="0" />
  <parameter name="ENUM_MEM_IF_ROWADDR_WIDTH" value="ADDR_WIDTH_16" />
  <parameter name="MR0_PD" value="0" />
  <parameter name="MEM_VENDOR" value="Micron" />
  <parameter name="MEM_IF_CS_PER_RANK" value="1" />
  <parameter name="CV_PORT_1_CONNECT_TO_AV_PORT" value="1" />
  <parameter name="TRK_PARALLEL_SCC_LOAD" value="true" />
  <parameter name="CV_ENUM_CPORT1_TYPE" value="DISABLE" />
  <parameter name="USE_MEM_CLK_FREQ" value="false" />
  <parameter name="CV_MSB_WFIFO_PORT_5" value="5" />
  <parameter name="CFG_READ_ODT_CHIP" value="0" />
  <parameter name="CV_MSB_WFIFO_PORT_4" value="5" />
  <parameter name="CV_MSB_WFIFO_PORT_3" value="5" />
  <parameter name="RDIMM" value="false" />
  <parameter name="ENUM_MEM_IF_COLADDR_WIDTH" value="ADDR_WIDTH_12" />
  <parameter name="ENABLE_USER_ECC" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_ARF_PERIOD" value="0" />
  <parameter name="MEM_TRC" value="39" />
  <parameter name="AVL_ADDR_WIDTH_PORT_2" value="0" />
  <parameter name="ENUM_PRIORITY_6_4" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID" value="0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_3" value="USE_NO" />
  <parameter name="AVL_ADDR_WIDTH_PORT_1" value="0" />
  <parameter name="ENUM_PRIORITY_6_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_2" value="USE_NO" />
  <parameter name="AVL_ADDR_WIDTH_PORT_0" value="0" />
  <parameter name="ENUM_PRIORITY_6_2" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_5" value="USE_NO" />
  <parameter name="ENUM_PRIORITY_6_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_4" value="USE_NO" />
  <parameter name="ENUM_PRIORITY_6_0" value="WEIGHT_0" />
  <parameter name="AFI_CS_WIDTH" value="4" />
  <parameter name="AVL_ADDR_WIDTH_PORT_5" value="0" />
  <parameter name="ENUM_PRIORITY_6_1" value="WEIGHT_0" />
  <parameter name="AVL_ADDR_WIDTH_PORT_4" value="0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_1" value="USE_NO" />
  <parameter name="AVL_ADDR_WIDTH_PORT_3" value="0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_0" value="USE_NO" />
  <parameter name="CV_MSB_WFIFO_PORT_2" value="5" />
  <parameter name="CV_MSB_WFIFO_PORT_1" value="5" />
  <parameter name="ENUM_CPORT4_WFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_MSB_WFIFO_PORT_0" value="5" />
  <parameter name="TG_TEMP_PORT_5" value="0" />
  <parameter name="TG_TEMP_PORT_3" value="0" />
  <parameter name="TG_TEMP_PORT_4" value="0" />
  <parameter name="TG_TEMP_PORT_1" value="0" />
  <parameter name="TG_TEMP_PORT_2" value="0" />
  <parameter name="TG_TEMP_PORT_0" value="0" />
  <parameter name="ENUM_MEM_IF_BURSTLENGTH" value="MEM_IF_BURSTLENGTH_8" />
  <parameter name="CFG_ENABLE_NO_DM" value="0" />
  <parameter name="MR1_TDQS" value="0" />
  <parameter name="INTG_MEM_CLK_ENTRY_CYCLES" value="10" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DIMM" value="1" />
  <parameter name="CTL_ECC_MULTIPLES_16_24_40_72" value="1" />
  <parameter name="CV_ENUM_RFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_MEM_IF_TCWL" value="TCWL_5" />
  <parameter name="DEVICE_FAMILY" value="Stratix V" />
  <parameter name="CTL_ENABLE_BURST_TERMINATE" value="false" />
  <parameter name="REFRESH_BURST_VALIDATION" value="false" />
  <parameter name="DEVICE_FAMILY_PARAM" value="Stratix V" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID" value="0" />
  <parameter name="ENUM_MEM_IF_TRTP" value="TRTP_4" />
  <parameter name="INTG_POWER_SAVING_EXIT_CYCLES" value="5" />
  <parameter name="MEM_IF_ADDR_WIDTH" value="14" />
  <parameter name="CSR_ADDR_WIDTH" value="8" />
  <parameter name="INTG_EXTRA_CTL_CLK_SRF_TO_VALID" value="0" />
  <parameter name="CV_ENUM_WR_DWIDTH_0" value="DWIDTH_0" />
  <parameter name="CV_ENUM_WR_DWIDTH_1" value="DWIDTH_0" />
  <parameter name="RDIMM_INT" value="0" />
  <parameter name="CV_ENUM_WR_DWIDTH_2" value="DWIDTH_0" />
  <parameter name="CTL_CSR_READ_ONLY" value="1" />
  <parameter name="ENUM_MASK_DBE_INTR" value="DISABLED" />
  <parameter name="CV_ENUM_WR_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="CV_ENUM_WR_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="CV_ENUM_WR_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="AC_ROM_MR0_MIRR" value="0110001101001" />
  <parameter name="MEM_TWTR" value="4" />
  <parameter name="ENUM_ENABLE_BURST_INTERRUPT" value="DISABLED" />
  <parameter name="CV_ENUM_WFIFO2_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="WEIGHT_PORT_2" value="0" />
  <parameter name="WEIGHT_PORT_1" value="0" />
  <parameter name="WEIGHT_PORT_0" value="0" />
  <parameter name="WEIGHT_PORT_5" value="0" />
  <parameter name="WEIGHT_PORT_4" value="0" />
  <parameter name="WEIGHT_PORT_3" value="0" />
  <parameter name="ENUM_RFIFO2_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="CV_ENUM_ENABLE_BONDING_2" value="DISABLED" />
  <parameter name="CV_ENUM_ENABLE_BONDING_3" value="DISABLED" />
  <parameter name="MEM_TRFC_NS" value="160.0" />
  <parameter name="CV_ENUM_ENABLE_BONDING_4" value="DISABLED" />
  <parameter name="CV_ENUM_ENABLE_BONDING_5" value="DISABLED" />
  <parameter name="MR2_RTT_WR" value="1" />
  <parameter name="ENUM_MEM_IF_TFAW" value="TFAW_16" />
  <parameter name="AFI_ODT_WIDTH" value="4" />
  <parameter name="CV_ENUM_ENABLE_BONDING_0" value="DISABLED" />
  <parameter name="CV_ENUM_ENABLE_BONDING_1" value="DISABLED" />
  <parameter name="ENUM_WFIFO0_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="DISCRETE_FLY_BY" value="true" />
  <parameter name="AVL_SYMBOL_WIDTH" value="8" />
  <parameter name="MEM_IF_DM_WIDTH" value="8" />
  <parameter name="LOCAL_CS_WIDTH" value="0" />
  <parameter name="CTL_ECC_ENABLED" value="false" />
  <parameter name="AUTO_POWERDN_EN" value="false" />
  <parameter name="ENUM_WFIFO3_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="MAX_PENDING_WR_CMD" value="8" />
  <parameter name="ENUM_ATTR_COUNTER_ONE_RESET" value="DISABLED" />
  <parameter name="ENUM_WRITE_ODT_CHIP" value="ODT_DISABLED" />
  <parameter name="MEM_IF_CHIP_BITS" value="1" />
  <parameter name="ENUM_MEM_IF_CS_PER_RANK" value="MEM_IF_CS_PER_RANK_1" />
  <parameter name="MEM_IF_CK_WIDTH" value="1" />
  <parameter name="MEM_TCL" value="11" />
  <parameter name="ENUM_LOCAL_IF_CS_WIDTH" value="ADDR_WIDTH_2" />
  <parameter name="TIMING_TDQSCK" value="255" />
  <parameter name="CTL_USR_REFRESH_EN" value="false" />
  <parameter name="ENUM_WR_FIFO_IN_USE_3" value="FALSE" />
  <parameter name="ENUM_WR_FIFO_IN_USE_2" value="FALSE" />
  <parameter name="CFG_PORT_WIDTH_READ_ODT_CHIP" value="1" />
  <parameter name="ENUM_WR_FIFO_IN_USE_1" value="FALSE" />
  <parameter name="ENUM_WR_FIFO_IN_USE_0" value="FALSE" />
  <parameter name="ENUM_RFIFO1_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="AFI_RATE_RATIO" value="4" />
  <parameter name="ENUM_THLD_JAR2_3" value="THRESHOLD_16" />
  <parameter name="ENUM_THLD_JAR2_4" value="THRESHOLD_16" />
  <parameter name="ENUM_THLD_JAR2_5" value="THRESHOLD_16" />
  <parameter name="AV_PORT_0_CONNECT_TO_CV_PORT" value="0" />
  <parameter name="ENUM_CTL_ECC_RMW_ENABLED" value="CTL_ECC_RMW_DISABLED" />
  <parameter name="CFG_TCCD_NS" value="2.5" />
  <parameter name="AVL_NUM_SYMBOLS" value="64" />
  <parameter name="CTL_OUTPUT_REGD" value="false" />
  <parameter name="CV_PORT_0_CONNECT_TO_AV_PORT" value="0" />
  <parameter name="CTL_CSR_ENABLED" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_PCH" value="0" />
  <parameter name="DQ_DDR" value="1" />
  <parameter name="MEM_INIT_FILE" value="" />
  <parameter name="AVL_PORT" value="" />
  <parameter name="ALLOCATED_RFIFO_PORT" value="0,None,None,None,None,None" />
  <parameter name="MEM_CK_WIDTH" value="1" />
  <parameter name="MEM_ATCL" value="Disabled" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="true" />
  <parameter name="AC_ROM_MR0_DLL_RESET" value="0110101110000" />
  <parameter name="MEM_TDQSCK" value="1" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_RD" value="0" />
  <parameter name="MEM_WTCL" value="8" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP" value="0" />
  <parameter name="CV_ENUM_CPORT4_RFIFO_MAP" value="FIFO_0" />
  <parameter name="MEM_IF_CS_PER_DIMM" value="1" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY" value="STRATIXV" />
  <parameter name="CTL_ECC_CSR_ENABLED" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP" value="0" />
  <parameter name="MEM_AUTO_PD_CYCLES" value="0" />
  <parameter name="CV_ENUM_CPORT3_TYPE" value="DISABLE" />
  <parameter name="AVL_DATA_WIDTH_PORT" value="32,32,32,32,32,32" />
  <parameter name="CTL_ECC_MULTIPLES_40_72" value="1" />
  <parameter name="MSB_RFIFO_PORT_2" value="5" />
  <parameter name="MSB_RFIFO_PORT_3" value="5" />
  <parameter name="MSB_RFIFO_PORT_4" value="5" />
  <parameter name="MSB_RFIFO_PORT_5" value="5" />
  <parameter name="CV_ENUM_PORT5_WIDTH" value="PORT_64_BIT" />
  <parameter name="MEM_DRV_STR" value="RZQ/7" />
  <parameter name="MEM_TREFI" value="6240" />
  <parameter name="MSB_RFIFO_PORT_0" value="5" />
  <parameter name="MEM_TRP_NS" value="13.75" />
  <parameter name="MSB_RFIFO_PORT_1" value="5" />
  <parameter name="CTL_HRB_ENABLED" value="false" />
  <parameter name="ENUM_MMR_CFG_MEM_BL" value="MP_BL_8" />
  <parameter name="MEM_IF_CS_WIDTH" value="1" />
  <parameter name="CV_ENUM_WR_PORT_INFO_1" value="USE_NO" />
  <parameter name="STARVE_LIMIT" value="10" />
  <parameter name="CV_ENUM_WR_PORT_INFO_2" value="USE_NO" />
  <parameter name="CV_ENUM_WR_PORT_INFO_3" value="USE_NO" />
  <parameter name="CFG_PORT_WIDTH_WRITE_ODT_CHIP" value="1" />
  <parameter name="CV_ENUM_WR_PORT_INFO_4" value="USE_NO" />
  <parameter name="CV_ENUM_WR_PORT_INFO_0" value="USE_NO" />
  <parameter name="CTL_USR_REFRESH" value="0" />
  <parameter name="AV_PORT_2_CONNECT_TO_CV_PORT" value="2" />
  <parameter name="CV_ENUM_WR_PORT_INFO_5" value="USE_NO" />
  <parameter name="MR0_BT" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL" value="0" />
  <parameter name="MR1_AL" value="0" />
  <parameter name="MR0_BL" value="1" />
  <parameter name="MEM_TRCD" value="11" />
  <parameter name="MEM_IF_WR_TO_RD_TURNAROUND_OCT" value="3" />
  <parameter name="MAX_PENDING_RD_CMD" value="16" />
  <parameter name="MEM_WTCL_INT" value="8" />
  <parameter name="MEM_IF_ROW_ADDR_WIDTH" value="14" />
  <parameter name="ENUM_CPORT1_TYPE" value="DISABLE" />
  <parameter name="AV_PORT_5_CONNECT_TO_CV_PORT" value="5" />
  <parameter name="MR0_DLL" value="1" />
  <parameter name="FORCE_SHADOW_REGS" value="AUTO" />
  <parameter name="PINGPONGPHY_EN" value="false" />
  <parameter name="CFG_WRITE_ODT_CHIP" value="1" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_5" value="2" />
  <parameter name="MR2_ASR" value="0" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_3" value="2" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_4" value="2" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_1" value="2" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_2" value="2" />
  <parameter name="MR2_CWL" value="3" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_0" value="2" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <parameter name="MEM_IF_LRDIMM_RM" value="0" />
  <parameter name="VECT_ATTR_COUNTER_ONE_MATCH" value="0" />
  <parameter name="ENUM_PRIORITY_1_5" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_1" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RFIFO1_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="DUPLICATE_AC" value="false" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_5" value="2" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_1" value="2" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_2" value="2" />
  <parameter name="AC_ROM_MR1_MIRR" value="0000000100110" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_3" value="2" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_4" value="2" />
  <parameter name="CFG_POWER_SAVING_EXIT_CYCLES" value="5" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_0" value="2" />
  <parameter name="CV_PORT_2_CONNECT_TO_AV_PORT" value="2" />
  <parameter name="ENABLE_CTRL_AVALON_INTERFACE" value="true" />
  <parameter name="AUTO_PD_CYCLES" value="0" />
  <parameter name="ENUM_CPORT5_TYPE" value="DISABLE" />
  <parameter name="INTG_EXTRA_CTL_CLK_PDN_PERIOD" value="0" />
  <parameter name="AFI_BANKADDR_WIDTH" value="12" />
  <parameter name="CV_ENUM_CPORT0_TYPE" value="DISABLE" />
  <parameter name="ENUM_THLD_JAR2_0" value="THRESHOLD_16" />
  <parameter name="CTL_DEEP_POWERDN_EN" value="false" />
  <parameter name="CTL_TBP_NUM" value="4" />
  <parameter name="ENUM_THLD_JAR2_1" value="THRESHOLD_16" />
  <parameter name="MEM_COL_ADDR_WIDTH" value="10" />
  <parameter name="ENUM_THLD_JAR2_2" value="THRESHOLD_16" />
  <parameter name="CTL_ENABLE_BURST_TERMINATE_INT" value="false" />
  <parameter name="CFG_ECC_DECODER_REG" value="0" />
  <parameter name="CTL_ENABLE_BURST_INTERRUPT_INT" value="false" />
  <parameter name="MEM_CLK_FREQ_MAX" value="800.0" />
  <parameter name="MR1_RTT" value="3" />
  <parameter name="AC_ROM_MR0_DLL_RESET_MIRR" value="0110011101000" />
  <parameter name="CTL_DYNAMIC_BANK_ALLOCATION" value="false" />
  <parameter name="CSR_DATA_WIDTH" value="32" />
  <parameter name="MEM_DLL_EN" value="true" />
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="PRE_V_SERIES_FAMILY" value="false" />
  <parameter name="USE_MM_ADAPTOR" value="true" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="CV_ENUM_PRIORITY_6_1" value="WEIGHT_0" />
  <parameter name="ALTMEMPHY_COMPATIBLE_MODE" value="false" />
  <parameter name="CV_ENUM_PRIORITY_6_0" value="WEIGHT_0" />
  <parameter name="HCX_COMPAT_MODE" value="false" />
  <parameter name="MEM_IF_DQSN_EN" value="true" />
  <parameter name="ENUM_WFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="AC_ROM_MR0" value="0110001110001" />
  <parameter name="MEM_TRAS" value="28" />
  <parameter name="ENUM_ECC_DQ_WIDTH" value="ECC_DQ_WIDTH_0" />
  <parameter name="CTL_ECC_AUTO_CORRECTION_ENABLED" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP" value="0" />
  <parameter name="MEM_TINIT_US" value="500" />
  <parameter name="CTL_SELF_REFRESH" value="0" />
  <parameter name="ENUM_MEM_IF_TWTR" value="TWTR_4" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_5" value="DISABLED" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_4" value="DISABLED" />
  <parameter name="ENUM_USER_ECC_EN" value="DISABLE" />
  <parameter name="AC_ROM_MR2" value="0001000011000" />
  <parameter name="AC_ROM_MR1" value="0000001000110" />
  <parameter name="AC_ROM_MR3" value="0000000000000" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_PCH" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_PCH_TO_VALID" value="0" />
  <parameter name="ENUM_CFG_BURST_LENGTH" value="BL_8" />
  <parameter name="MEM_IF_CLK_PAIR_COUNT" value="1" />
  <parameter name="CV_ENUM_PRIORITY_6_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_6_2" value="WEIGHT_0" />
  <parameter name="MEM_BANKADDR_WIDTH" value="3" />
  <parameter name="CV_ENUM_PRIORITY_6_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_6_4" value="WEIGHT_0" />
  <parameter name="MEM_SRT" value="Normal" />
  <parameter name="MEM_NUMBER_OF_DIMMS" value="1" />
  <parameter name="MEM_IF_READ_DQS_WIDTH" value="8" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_1" value="DISABLED" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_0" value="DISABLED" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_3" value="DISABLED" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_2" value="DISABLED" />
  <parameter name="CFG_TYPE" value="2" />
  <parameter name="ENUM_CLR_INTR" value="NO_CLR_INTR" />
  <parameter name="ENUM_CPORT3_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="CV_ENUM_PRIORITY_4_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_4_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_4_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_4_2" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID" value="0" />
  <parameter name="ENUM_PRIORITY_5_5" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_1" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_0" value="WEIGHT_0" />
  <parameter name="CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK" value="0" />
  <parameter name="AV_PORT_1_CONNECT_TO_CV_PORT" value="1" />
  <parameter name="CV_PORT_5_CONNECT_TO_AV_PORT" value="5" />
  <parameter name="CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK" value="0" />
  <parameter name="MEM_TMRD_CK" value="4" />
  <parameter name="CFG_INTERFACE_WIDTH" value="64" />
  <parameter name="DEVICE_DEPTH" value="1" />
  <parameter name="HR_DDIO_OUT_HAS_THREE_REGS" value="false" />
  <parameter name="CV_ENUM_RFIFO2_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_MASK_CORR_DROPPED_INTR" value="DISABLED" />
  <parameter name="ENUM_ATTR_STATIC_CONFIG_VALID" value="DISABLED" />
  <parameter name="CTL_ENABLE_WDATA_PATH_LATENCY" value="false" />
  <parameter name="ENUM_CLOCK_OFF_2" value="DISABLED" />
  <parameter name="ENUM_CLOCK_OFF_1" value="DISABLED" />
  <parameter name="ENUM_CLOCK_OFF_0" value="DISABLED" />
  <parameter name="CFG_BURST_LENGTH" value="8" />
  <parameter name="ENUM_CLOCK_OFF_5" value="DISABLED" />
  <parameter name="ENUM_CLOCK_OFF_4" value="DISABLED" />
  <parameter name="ENUM_CLOCK_OFF_3" value="DISABLED" />
  <parameter name="PRIORITY_PORT" value="0,1,1,1,1,1" />
  <parameter name="CV_ENUM_PRIORITY_4_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_4_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="CFG_MEM_CLK_ENTRY_CYCLES" value="40" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="WRBUFFER_ADDR_WIDTH" value="6" />
  <parameter name="ENUM_CFG_INTERFACE_WIDTH" value="DWIDTH_32" />
  <parameter name="ENUM_WFIFO1_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="MEM_ATCL_INT" value="0" />
  <parameter name="ENUM_WFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="CV_ENUM_CPORT4_TYPE" value="DISABLE" />
  <parameter name="TIMING_TDSS" value="0.18" />
  <parameter name="CV_ENUM_PRIORITY_2_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_2_0" value="WEIGHT_0" />
  <parameter name="CSR_BE_WIDTH" value="4" />
  <parameter name="CV_ENUM_PRIORITY_2_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_2_2" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_2_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_2_4" value="WEIGHT_0" />
  <parameter name="MEM_TRTP_NS" value="7.5" />
  <parameter name="CV_CPORT_TYPE_PORT_2" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_3" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_0" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_1" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_4" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_5" value="0" />
  <parameter name="ENUM_PRIORITY_3_5" value="WEIGHT_0" />
  <parameter name="MEM_CLK_TO_DQS_CAPTURE_DELAY" value="100000" />
  <parameter name="AP_MODE" value="false" />
  <parameter name="ENUM_PRIORITY_3_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_3_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_3_1" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_3_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_3_0" value="WEIGHT_0" />
  <parameter name="ENUM_MEM_IF_MEMTYPE" value="DDR3_SDRAM" />
  <parameter name="MEM_PD" value="DLL off" />
  <parameter name="TIMING_TDSH" value="0.18" />
  <parameter name="CTL_AUTOPCH_EN" value="false" />
  <parameter name="ENUM_PDN_EXIT_CYCLES" value="SLOW_EXIT" />
  <parameter name="INTG_EXTRA_CTL_CLK_PDN_TO_VALID" value="0" />
  <parameter name="MEM_DQ_WIDTH" value="64" />
  <parameter name="ENUM_CFG_SELF_RFSH_EXIT_CYCLES" value="" />
  <parameter name="ENUM_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="FLY_BY" value="true" />
  <parameter name="ENUM_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="TIMING_TQSH" value="0.4" />
  <parameter name="CV_ENUM_CPORT4_WFIFO_MAP" value="FIFO_0" />
  <parameter name="LSB_RFIFO_PORT_0" value="5" />
  <parameter name="AFI_CLK_PAIR_COUNT" value="1" />
  <parameter name="HARD_EMIF" value="false" />
  <parameter name="LSB_RFIFO_PORT_5" value="5" />
  <parameter name="LSB_RFIFO_PORT_3" value="5" />
  <parameter name="LSB_RFIFO_PORT_4" value="5" />
  <parameter name="LSB_RFIFO_PORT_1" value="5" />
  <parameter name="CV_ENUM_CPORT5_RFIFO_MAP" value="FIFO_0" />
  <parameter name="LSB_RFIFO_PORT_2" value="5" />
  <parameter name="MEM_CLK_MAX_NS" value="1.25" />
  <parameter name="DWIDTH_RATIO" value="8" />
  <parameter name="INTG_MEM_IF_TREFI" value="3120" />
  <parameter name="CFG_CLR_INTR" value="0" />
  <parameter name="ENUM_CPORT3_RFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="ENUM_ENABLE_NO_DM" value="DISABLED" />
  <parameter name="ENUM_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="MEM_TINIT_CK" value="400000" />
  <parameter name="ENUM_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="ENUM_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="AC_ROM_MR1_OCD_ENABLE" value="" />
  <parameter name="MEM_IF_SIM_VALID_WINDOW" value="0" />
  <parameter name="MEM_BL" value="OTF" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_0" value="PRIORITY_0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_1" value="PRIORITY_0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="true" />
  <parameter name="ENUM_USER_PRIORITY_2" value="PRIORITY_0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="MEM_BT" value="Sequential" />
  <parameter name="ENUM_USER_PRIORITY_1" value="PRIORITY_0" />
  <parameter name="ENUM_USER_PRIORITY_4" value="PRIORITY_0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="CONTROLLER_LATENCY" value="5" />
  <parameter name="MEM_TRTP" value="6" />
  <parameter name="ENUM_USER_PRIORITY_3" value="PRIORITY_0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="ENUM_USER_PRIORITY_0" value="PRIORITY_0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="MEM_DQ_PER_DQS" value="8" />
  <parameter name="CV_ENUM_PRIORITY_0_1" value="WEIGHT_0" />
  <parameter name="ENUM_CTL_REGDIMM_ENABLED" value="REGDIMM_DISABLED" />
  <parameter name="CV_ENUM_PRIORITY_0_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_0_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_0_2" value="WEIGHT_0" />
  <parameter name="ENABLE_BURST_MERGE" value="false" />
  <parameter name="CV_ENUM_PRIORITY_0_5" value="WEIGHT_0" />
  <parameter name="ENUM_USER_PRIORITY_5" value="PRIORITY_0" />
  <parameter name="CV_ENUM_PRIORITY_0_4" value="WEIGHT_0" />
  <parameter name="ENUM_CPORT2_WFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_2" value="PRIORITY_0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_3" value="PRIORITY_0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_4" value="PRIORITY_0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_5" value="PRIORITY_0" />
  <parameter name="CV_ENUM_CPORT5_TYPE" value="DISABLE" />
  <parameter name="ENUM_ENABLE_BURST_TERMINATE" value="DISABLED" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="CTL_ENABLE_BURST_INTERRUPT" value="false" />
  <parameter name="VECT_ATTR_DEBUG_SELECT_BYTE" value="0" />
  <parameter name="CV_PORT_4_CONNECT_TO_AV_PORT" value="4" />
  <parameter name="CTL_LOOK_AHEAD_DEPTH" value="4" />
  <parameter name="DEVICE_WIDTH" value="1" />
  <parameter name="SOPC_COMPAT_RESET" value="false" />
  <parameter name="ENUM_ENABLE_PIPELINEGLOBAL" value="DISABLED" />
  <parameter name="AFI_CONTROL_WIDTH" value="4" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="MEM_IF_DM_PINS_EN" value="true" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="ENUM_RD_DWIDTH_0" value="DWIDTH_0" />
  <parameter name="ENUM_RD_DWIDTH_1" value="DWIDTH_0" />
  <parameter name="ENUM_RD_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="ENUM_RD_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="ENUM_RD_DWIDTH_2" value="DWIDTH_0" />
  <parameter name="ENUM_RD_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="ENUM_SINGLE_READY_3" value="CONCATENATE_RDY" />
  <parameter name="ENUM_SINGLE_READY_1" value="CONCATENATE_RDY" />
  <parameter name="ENUM_SINGLE_READY_2" value="CONCATENATE_RDY" />
  <parameter name="ENUM_WFIFO2_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_GEN_DBE" value="GEN_DBE_DISABLED" />
  <parameter name="ENUM_SINGLE_READY_0" value="CONCATENATE_RDY" />
  <parameter name="DATA_RATE_RATIO" value="2" />
  <parameter name="ENUM_ENABLE_DQS_TRACKING" value="DISABLED" />
  <parameter name="ENUM_ENABLE_BONDING_3" value="DISABLED" />
  <parameter name="ENUM_ENABLE_BONDING_2" value="DISABLED" />
  <parameter name="ENUM_ENABLE_BONDING_5" value="DISABLED" />
  <parameter name="ENUM_MEM_IF_TCL" value="TCL_6" />
  <parameter name="ENUM_ENABLE_BONDING_4" value="DISABLED" />
  <parameter name="CV_ENUM_USER_PRIORITY_5" value="PRIORITY_0" />
  <parameter name="CV_ENUM_CPORT1_RFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_ENUM_USER_PRIORITY_4" value="PRIORITY_0" />
  <parameter name="CV_ENUM_USER_PRIORITY_3" value="PRIORITY_0" />
  <parameter name="LOW_LATENCY" value="false" />
  <parameter name="ENUM_ENABLE_BONDING_1" value="DISABLED" />
  <parameter name="CV_ENUM_USER_PRIORITY_2" value="PRIORITY_0" />
  <parameter name="ENUM_ENABLE_BONDING_0" value="DISABLED" />
  <parameter name="CV_ENUM_USER_PRIORITY_1" value="PRIORITY_0" />
  <parameter name="CV_ENUM_USER_PRIORITY_0" value="PRIORITY_0" />
  <parameter name="ENUM_MEM_IF_DQ_PER_CHIP" value="MEM_IF_DQ_PER_CHIP_8" />
  <parameter name="ENUM_RFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="RATE" value="Quarter" />
  <parameter name="MR1_WL" value="0" />
  <parameter name="POWER_OF_TWO_BUS" value="true" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="MR3_MPR_RF" value="0" />
  <parameter name="MEM_IF_CONTROL_WIDTH" value="1" />
  <parameter name="DEBUG_MODE" value="false" />
  <parameter name="MEM_RTT_WR" value="RZQ/4" />
  <parameter name="CFG_STARVE_LIMIT" value="10" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_ACT" value="0" />
  <parameter name="ENUM_PRIORITY_7_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_7_4" value="WEIGHT_0" />
  <parameter name="MEM_CLK_MAX_PS" value="1250.0" />
  <parameter name="ENUM_PRIORITY_7_1" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_7_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_7_0" value="WEIGHT_0" />
  <parameter name="MEM_IF_NUMBER_OF_RANKS" value="1" />
  <parameter name="MEM_IF_RD_TO_WR_TURNAROUND_OCT" value="2" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2_H2" />
  <parameter name="ENUM_WR_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="MEM_BURST_LENGTH" value="8" />
  <parameter name="ENUM_WR_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="ENUM_WR_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="ENUM_WR_DWIDTH_0" value="DWIDTH_0" />
  <parameter name="MEM_TRRD" value="5" />
  <parameter name="ENUM_WR_DWIDTH_2" value="DWIDTH_0" />
  <parameter name="ENUM_WR_DWIDTH_1" value="DWIDTH_0" />
  <parameter name="ENUM_PRIORITY_7_5" value="WEIGHT_0" />
  <parameter name="MEM_INIT_EN" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_PCH" value="0" />
  <parameter name="ADDR_RATE_RATIO" value="1" />
  <parameter name="CFG_SELF_RFSH_EXIT_CYCLES" value="512" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="CTL_REGDIMM_ENABLED" value="false" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="CV_LSB_WFIFO_PORT_1" value="5" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="CV_LSB_WFIFO_PORT_0" value="5" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_0" value="0" />
  <parameter name="CV_ENUM_WFIFO1_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_GEN_SBE" value="GEN_SBE_DISABLED" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="ENUM_ENABLE_BONDING_WRAPBACK" value="DISABLED" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_2" value="0" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_1" value="0" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="MEM_RANK_MULTIPLICATION_FACTOR" value="1" />
  <parameter name="ENUM_THLD_JAR1_4" value="THRESHOLD_32" />
  <parameter name="MEM_RTT_NOM" value="RZQ/6" />
  <parameter name="ENUM_THLD_JAR1_5" value="THRESHOLD_32" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_4" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_3" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_5" value="0" />
  <parameter name="AFI_WRANK_WIDTH" value="32" />
  <parameter name="LRDIMM" value="false" />
  <parameter name="MR1_DLL" value="0" />
  <parameter name="CFG_ADDR_ORDER" value="0" />
  <parameter name="ENUM_WR_PORT_INFO_0" value="USE_NO" />
  <parameter name="CTL_ODT_ENABLED" value="true" />
  <parameter name="ENUM_WR_PORT_INFO_5" value="USE_NO" />
  <parameter name="MEM_IF_CLK_EN_WIDTH" value="1" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="ENUM_WR_PORT_INFO_1" value="USE_NO" />
  <parameter name="ENUM_WR_PORT_INFO_2" value="USE_NO" />
  <parameter name="ENUM_WR_PORT_INFO_3" value="USE_NO" />
  <parameter name="ENUM_WR_PORT_INFO_4" value="USE_NO" />
  <parameter name="MEM_ROW_ADDR_WIDTH" value="14" />
  <parameter name="ENUM_THLD_JAR1_0" value="THRESHOLD_32" />
  <parameter name="ENUM_THLD_JAR1_1" value="THRESHOLD_32" />
  <parameter name="ENUM_THLD_JAR1_2" value="THRESHOLD_32" />
  <parameter name="ENUM_THLD_JAR1_3" value="THRESHOLD_32" />
  <parameter name="ENUM_CPORT2_TYPE" value="DISABLE" />
  <parameter name="ENUM_ENABLE_ATPG" value="DISABLED" />
  <parameter name="MEM_FORMAT" value="UNBUFFERED" />
  <parameter name="CONTROLLER_TYPE" value="nextgen_v110" />
  <parameter name="AFI_WLAT_WIDTH" value="6" />
  <parameter name="MEM_IF_WRITE_DQS_WIDTH" value="8" />
  <parameter name="CTL_CSR_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="CTL_CS_WIDTH" value="1" />
  <parameter name="ENUM_OUTPUT_REGD" value="DISABLED" />
  <parameter name="MR1_ODS" value="1" />
  <parameter name="MEM_TRFC" value="128" />
  <parameter name="AV_PORT_4_CONNECT_TO_CV_PORT" value="4" />
  <parameter name="ENUM_SYNC_MODE_1" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="ENUM_SYNC_MODE_0" value="ASYNCHRONOUS" />
  <parameter name="ENUM_SYNC_MODE_3" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="ENUM_SYNC_MODE_2" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="ENUM_CPORT1_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="ENUM_SYNC_MODE_5" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="ENUM_CPORT4_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="ENUM_SYNC_MODE_4" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="FORCE_DQS_TRACKING" value="AUTO" />
  <parameter name="ENUM_CFG_TYPE" value="DDR3" />
  <parameter name="CV_ENUM_PORT3_WIDTH" value="PORT_64_BIT" />
  <parameter name="ADDR_ORDER" value="0" />
  <parameter name="MEM_VERBOSE" value="true" />
  <parameter name="HARD_PHY" value="false" />
  <parameter name="MR2_SRF" value="0" />
  <parameter name="ENUM_CPORT4_TYPE" value="DISABLE" />
  <parameter name="ENUM_MEM_IF_BANKADDR_WIDTH" value="ADDR_WIDTH_3" />
  <parameter name="ENUM_MASK_SBE_INTR" value="DISABLED" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK" value="0" />
  <parameter name="MRS_MIRROR_PING_PONG_ATSO" value="false" />
  <parameter name="ENUM_CPORT0_RFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_READ_ODT_CHIP" value="ODT_DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_5" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_4" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_3" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_2" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_1" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_0" value="DISABLED" />
  <parameter name="VECT_ATTR_COUNTER_ONE_MASK" value="0" />
  <parameter name="MULTICAST_EN" value="false" />
  <parameter name="CV_ENUM_PORT4_WIDTH" value="PORT_64_BIT" />
  <parameter name="MEM_GUARANTEED_WRITE_INIT" value="false" />
  <parameter name="ENUM_RFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="AC_PARITY" value="false" />
  <parameter name="AC_ROM_MR2_MIRR" value="0001000011000" />
  <parameter name="MR1_DQS" value="0" />
  <parameter name="ENUM_ENABLE_ECC_CODE_OVERWRITES" value="DISABLED" />
  <parameter name="MR2_SRT" value="0" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="ENUM_MEM_IF_TMRD" value="" />
  <parameter name="CV_LSB_WFIFO_PORT_3" value="5" />
  <parameter name="CV_LSB_WFIFO_PORT_2" value="5" />
  <parameter name="CV_LSB_WFIFO_PORT_5" value="5" />
  <parameter name="CV_LSB_WFIFO_PORT_4" value="5" />
  <parameter name="MEM_USER_LEVELING_MODE" value="Leveling" />
  <parameter name="MR1_QOFF" value="0" />
  <parameter name="MEM_CLK_FREQ" value="800.0" />
  <parameter name="MEM_CLK_EN_WIDTH" value="1" />
  <parameter name="CV_ENUM_WFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_MEM_IF_TWR" value="TWR_6" />
  <parameter name="ENUM_CPORT2_RFIFO_MAP" value="FIFO_0" />
  <parameter name="MEM_TYPE" value="DDR3" />
  <parameter name="ENUM_MEM_IF_TRAS" value="TRAS_16" />
  <parameter name="ENUM_INC_SYNC" value="FIFO_SET_2" />
  <parameter name="ENUM_MEM_IF_TRCD" value="TRCD_6" />
  <parameter name="TIMING_TIS" value="170" />
  <parameter name="ENUM_PRIORITY_0_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_0_5" value="WEIGHT_0" />
  <parameter name="CTL_RD_TO_PCH_EXTRA_CLK" value="0" />
  <parameter name="ENUM_PRIORITY_0_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_0_3" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_ARF_TO_VALID" value="0" />
  <parameter name="ENUM_PRIORITY_0_0" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_0_1" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_WR" value="0" />
  <parameter name="CTL_CMD_QUEUE_DEPTH" value="8" />
  <parameter name="AUTO_DEVICE" value="5SGXEA7N2F45C2" />
  <parameter name="AVL_ADDR_WIDTH" value="24" />
  <parameter name="CV_ENUM_CPORT5_WFIFO_MAP" value="FIFO_0" />
  <parameter name="MAX10_CFG" value="false" />
  <parameter name="CFG_REORDER_DATA" value="true" />
  <parameter name="ENUM_ENABLE_FAST_EXIT_PPD" value="DISABLED" />
  <parameter name="ENUM_CPORT1_WFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_CPORT4_RFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_PORT3_WIDTH" value="PORT_64_BIT" />
  <parameter name="CONTINUE_AFTER_CAL_FAIL" value="false" />
  <parameter name="AFI_RRANK_WIDTH" value="32" />
  <parameter name="ENUM_WFIFO1_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="MR3_MPR" value="0" />
  <parameter name="ENUM_CFG_STARVE_LIMIT" value="STARVE_LIMIT_32" />
  <parameter name="MEM_IF_ODT_WIDTH" value="1" />
  <parameter name="TIMING_TDQSCKDL" value="1200" />
  <parameter name="TIMING_TDQSCKDS" value="450" />
  <parameter name="TIMING_TDQSCKDM" value="900" />
  <parameter name="ENUM_MEM_IF_TCCD" value="TCCD_4" />
  <parameter name="CV_ENUM_PORT2_WIDTH" value="PORT_64_BIT" />
  <parameter name="AVL_BE_WIDTH" value="64" />
  <parameter name="AVL_MAX_SIZE" value="4" />
  <parameter name="ENUM_CTL_USR_REFRESH" value="CTL_USR_REFRESH_DISABLED" />
  <parameter name="CV_ENUM_CPORT2_RFIFO_MAP" value="FIFO_0" />
  <parameter name="CFG_ERRCMD_FIFO_REG" value="0" />
  <parameter name="ENUM_DISABLE_MERGING" value="MERGING_ENABLED" />
  <parameter name="CV_ENUM_PRIORITY_7_0" value="WEIGHT_0" />
  <parameter name="ENUM_CTL_ADDR_ORDER" value="CHIP_BANK_ROW_COL" />
  <parameter name="AFI_DM_WIDTH" value="64" />
  <parameter name="ENUM_CTL_ECC_ENABLED" value="CTL_ECC_DISABLED" />
  <parameter name="BYTE_ENABLE" value="true" />
  <parameter name="USE_SHADOW_REGS" value="false" />
  <parameter name="ENUM_MEM_IF_CS_WIDTH" value="MEM_IF_CS_WIDTH_1" />
  <parameter name="MEM_IF_BANKADDR_WIDTH" value="3" />
  <parameter name="CV_ENUM_PORT0_WIDTH" value="PORT_64_BIT" />
  <parameter name="ENUM_CAL_REQ" value="DISABLED" />
  <parameter name="ENUM_PORT0_WIDTH" value="PORT_64_BIT" />
  <parameter name="MEM_IF_DQ_WIDTH" value="64" />
  <parameter name="ADDR_CMD_DDR" value="0" />
  <parameter name="MR3_MPR_AA" value="0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_1" value="0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_0" value="0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_3" value="0" />
  <parameter name="MEM_TFAW_NS" value="30.0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_2" value="0" />
  <parameter name="AVL_DATA_WIDTH_PORT_5" value="0" />
  <parameter name="AVL_DATA_WIDTH_PORT_4" value="0" />
  <parameter name="AVL_DATA_WIDTH_PORT_3" value="0" />
  <parameter name="AVL_DATA_WIDTH_PORT_2" value="0" />
  <parameter name="AVL_DATA_WIDTH_PORT_1" value="0" />
  <parameter name="AVL_DATA_WIDTH_PORT_0" value="0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_5" value="0" />
  <parameter name="MEM_AUTO_LEVELING_MODE" value="true" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_4" value="0" />
  <parameter name="AFI_CLK_EN_WIDTH" value="4" />
  <parameter name="TIMING_TQH" value="0.38" />
  <parameter name="ENUM_MEM_IF_DWIDTH" value="MEM_IF_DWIDTH_32" />
  <parameter name="ENUM_RD_PORT_INFO_2" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="ENUM_RD_PORT_INFO_3" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_2" value="DWIDTH_0" />
  <parameter name="ENUM_RD_PORT_INFO_4" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="ENUM_MEM_IF_SPEEDBIN" value="DDR3_1066_6_6_6" />
  <parameter name="ENUM_RD_PORT_INFO_5" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="ENUM_CPORT0_TYPE" value="DISABLE" />
  <parameter name="CV_ENUM_PRIORITY_7_2" value="WEIGHT_0" />
  <parameter name="ENUM_MEM_IF_TRP" value="TRP_6" />
  <parameter name="CV_ENUM_PRIORITY_7_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_7_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_7_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_CPORT3_WFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_ENUM_PRIORITY_7_5" value="WEIGHT_0" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="CV_ENUM_WFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_CPORT3_WFIFO_MAP" value="FIFO_0" />
  <parameter name="AVL_SIZE_WIDTH" value="3" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_0" value="FALSE" />
  <parameter name="MEM_MIRROR_ADDRESSING" value="0" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_2" value="FALSE" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_1" value="FALSE" />
  <parameter name="RDBUFFER_ADDR_WIDTH" value="7" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_4" value="FALSE" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_3" value="FALSE" />
  <parameter name="ENUM_MEM_IF_TRC" value="TRC_22" />
  <parameter name="ENUM_RD_PORT_INFO_0" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_1" value="DWIDTH_0" />
  <parameter name="ENUM_RD_PORT_INFO_1" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_0" value="DWIDTH_0" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_5" value="FALSE" />
  <parameter name="DAT_DATA_WIDTH" value="32" />
  <parameter
     name="CPORT_TYPE_PORT"
     value="Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional" />
  <parameter name="AC_ROM_MR1_CALIB" value="" />
  <parameter name="INTG_CYC_TO_RLD_JARS_5" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_4" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_3" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_2" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_1" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_0" value="1" />
  <parameter name="SPEED_GRADE" value="2" />
  <parameter name="CV_ENUM_PRIORITY_5_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_5_2" value="WEIGHT_0" />
  <parameter name="ENUM_PORT1_WIDTH" value="PORT_64_BIT" />
  <parameter name="CV_ENUM_PRIORITY_5_1" value="WEIGHT_0" />
  <parameter name="MEM_TRCD_NS" value="13.75" />
  <parameter name="ENUM_PRIORITY_4_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_5" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_0" value="WEIGHT_0" />
  <parameter name="AFI_ADDR_WIDTH" value="56" />
  <parameter name="ENUM_PRIORITY_4_1" value="WEIGHT_0" />
  <parameter name="USE_HPS_DQS_TRACKING" value="false" />
  <parameter name="MEM_IF_COL_ADDR_WIDTH" value="10" />
  <parameter name="EXPORT_CSR_PORT" value="false" />
  <parameter name="CTL_SELF_REFRESH_EN" value="false" />
  <parameter name="MSB_WFIFO_PORT_0" value="5" />
  <parameter name="CV_LSB_RFIFO_PORT_5" value="5" />
  <parameter name="MSB_WFIFO_PORT_1" value="5" />
  <parameter name="TIMING_TDS" value="10" />
  <parameter name="MSB_WFIFO_PORT_2" value="5" />
  <parameter name="MSB_WFIFO_PORT_3" value="5" />
  <parameter name="MSB_WFIFO_PORT_4" value="5" />
  <parameter name="MSB_WFIFO_PORT_5" value="5" />
  <parameter name="CFG_TCCD" value="2" />
  <parameter name="ENUM_MEM_IF_AL" value="AL_0" />
  <parameter name="ENUM_TEST_MODE" value="NORMAL_MODE" />
  <parameter name="MEM_CS_WIDTH" value="1" />
  <parameter name="CV_LSB_RFIFO_PORT_0" value="5" />
  <parameter name="ENUM_CPORT0_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="CV_LSB_RFIFO_PORT_2" value="5" />
  <parameter name="CV_LSB_RFIFO_PORT_1" value="5" />
  <parameter name="TIMING_TDH" value="45" />
  <parameter name="AV_PORT_3_CONNECT_TO_CV_PORT" value="3" />
  <parameter name="CV_LSB_RFIFO_PORT_4" value="5" />
  <parameter name="SCC_DATA_WIDTH" value="8" />
  <parameter name="CV_LSB_RFIFO_PORT_3" value="5" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_RD_BC" value="0" />
  <parameter name="CV_ENUM_CPORT0_RFIFO_MAP" value="FIFO_0" />
  <parameter name="MEM_TREFI_US" value="7.8" />
  <parameter name="USE_DQS_TRACKING" value="true" />
  <parameter name="MEM_LRDIMM_ENABLED" value="false" />
  <parameter name="ENUM_CPORT5_WFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_MEM_IF_DQS_WIDTH" value="DQS_WIDTH_4" />
  <parameter name="CTL_ZQCAL_EN" value="false" />
  <parameter name="LRDIMM_EXTENDED_CONFIG" value="0x000000000000000000" />
  <parameter name="ENUM_DFX_BYPASS_ENABLE" value="DFX_BYPASS_DISABLED" />
  <parameter name="AC_ROM_MR0_CALIB" value="" />
  <parameter name="MEM_TWR_NS" value="15.0" />
  <parameter name="ENUM_CTRL_WIDTH" value="DATA_WIDTH_64_BIT" />
  <parameter name="CV_ENUM_PRIORITY_5_4" value="WEIGHT_0" />
  <parameter name="AFI_WRITE_DQS_WIDTH" value="32" />
  <parameter name="CV_ENUM_PRIORITY_5_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_5_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_CPORT2_TYPE" value="DISABLE" />
  <parameter name="AFI_RLAT_WIDTH" value="6" />
  <parameter name="ENUM_PORT2_WIDTH" value="PORT_64_BIT" />
  <parameter name="MEM_TRP" value="11" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_RDWR" value="0" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_1" value="EMPTY" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_2" value="EMPTY" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_3" value="EMPTY" />
  <parameter name="MEM_TRRD_NS" value="6.0" />
  <parameter name="CV_PORT_3_CONNECT_TO_AV_PORT" value="3" />
  <parameter name="ENUM_DELAY_BONDING" value="BONDING_LATENCY_0" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_0" value="EMPTY" />
  <parameter name="LSB_WFIFO_PORT_4" value="5" />
  <parameter name="LSB_WFIFO_PORT_5" value="5" />
  <parameter name="LSB_WFIFO_PORT_2" value="5" />
  <parameter name="LSB_WFIFO_PORT_3" value="5" />
  <parameter name="MR0_CAS_LATENCY" value="7" />
  <parameter name="LSB_WFIFO_PORT_0" value="5" />
  <parameter name="LSB_WFIFO_PORT_1" value="5" />
  <parameter name="CFG_PDN_EXIT_CYCLES" value="10" />
  <parameter name="MR0_WR" value="6" />
  <parameter name="ENUM_WFIFO2_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="CV_ENUM_PRIORITY_3_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_3_2" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_3_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_3_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_3_3" value="WEIGHT_0" />
  <parameter name="LOCAL_ID_WIDTH" value="8" />
  <parameter name="TIMING_TDQSS" value="0.27" />
  <parameter name="TIMING_TDQSQ" value="100" />
  <parameter name="ENUM_PRIORITY_2_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_2_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_CPORT1_WFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_PRIORITY_2_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_2_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_2_0" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_3" value="PRIORITY_0" />
  <parameter name="ENUM_PRIORITY_2_1" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_2" value="PRIORITY_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_5" value="PRIORITY_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_4" value="PRIORITY_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_1" value="PRIORITY_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_0" value="PRIORITY_0" />
  <parameter name="MEM_ASR" value="Manual" />
  <parameter name="ENUM_RD_FIFO_IN_USE_2" value="FALSE" />
  <parameter name="ENUM_RD_FIFO_IN_USE_3" value="FALSE" />
  <parameter name="ENUM_RD_FIFO_IN_USE_0" value="FALSE" />
  <parameter name="ENUM_RD_FIFO_IN_USE_1" value="FALSE" />
  <parameter name="ENUM_REORDER_DATA" value="DATA_REORDERING" />
  <parameter name="NEXTGEN" value="true" />
  <parameter name="USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY" value="false" />
  <parameter name="PRIORITY_PORT_0" value="0" />
  <parameter name="MEM_TWR" value="12" />
  <parameter name="PRIORITY_PORT_2" value="0" />
  <parameter name="PRIORITY_PORT_1" value="0" />
  <parameter name="AC_ROM_MR3_MIRR" value="0000000000000" />
  <parameter name="CPORT_TYPE_PORT_3" value="0" />
  <parameter name="MEM_IF_DQS_WIDTH" value="8" />
  <parameter name="CPORT_TYPE_PORT_2" value="0" />
  <parameter name="CPORT_TYPE_PORT_1" value="0" />
  <parameter name="TIMING_TIH" value="120" />
  <parameter name="CPORT_TYPE_PORT_0" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_RD" value="0" />
  <parameter name="USE_AXI_ADAPTOR" value="false" />
  <parameter name="PRIORITY_PORT_4" value="0" />
  <parameter name="PRIORITY_PORT_3" value="0" />
  <parameter name="PRIORITY_PORT_5" value="0" />
  <parameter name="MEM_MIRROR_ADDRESSING_DEC" value="0" />
  <parameter name="ENUM_CMD_PORT_IN_USE_5" value="FALSE" />
  <parameter name="ENUM_CMD_PORT_IN_USE_4" value="FALSE" />
  <parameter name="ENUM_CMD_PORT_IN_USE_3" value="FALSE" />
  <parameter name="CTL_WR_TO_WR_EXTRA_CLK" value="0" />
  <parameter name="ENUM_CMD_PORT_IN_USE_2" value="FALSE" />
  <parameter name="ENUM_CPORT5_RFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_CMD_PORT_IN_USE_1" value="FALSE" />
  <parameter name="ENUM_CMD_PORT_IN_USE_0" value="FALSE" />
  <parameter name="NUM_OF_PORTS" value="1" />
  <parameter name="CV_ENUM_PRIORITY_3_5" value="WEIGHT_0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID" value="true" />
  <parameter name="ENUM_CPORT3_TYPE" value="DISABLE" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="STRATIXV" />
  <parameter name="CPORT_TYPE_PORT_5" value="0" />
  <parameter name="CPORT_TYPE_PORT_4" value="0" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DEVICE" value="1" />
  <parameter name="CV_MSB_RFIFO_PORT_1" value="5" />
  <parameter name="CV_MSB_RFIFO_PORT_0" value="5" />
  <parameter name="ENUM_PORT5_WIDTH" value="PORT_64_BIT" />
  <parameter name="CV_MSB_RFIFO_PORT_5" value="5" />
  <parameter name="MEM_TFAW" value="24" />
  <parameter name="CV_MSB_RFIFO_PORT_4" value="5" />
  <parameter name="CV_MSB_RFIFO_PORT_3" value="5" />
  <parameter name="CV_ENUM_CPORT0_WFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_MSB_RFIFO_PORT_2" value="5" />
  <generatedFiles>
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_c0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_addr_cmd.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_odt_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_arbiter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_burst_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_cmd_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_buffer_manager.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_burst_tracking.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_dataid_manager.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_list.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_define.iv"
       type="VERILOG_INCLUDE"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_axi_st_converter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_input_if.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_rank_timer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_sideband.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_tbp.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_timing_param.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v"
       type="VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/alt_mem_if/alt_mem_if_controllers/alt_mem_if_nextgen_ddr3_controller/alt_mem_if_nextgen_ddr3_controller_hw.tcl" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/alt_mem_if/alt_mem_if_controllers/alt_mem_if_nextgen_ddr3_controller_core/alt_mem_if_nextgen_ddr3_controller_core_hw.tcl" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="D:/intelfpga/16.1/ip/altera/alt_mem_if/alt_mem_if_controllers/alt_mem_if_nextgen_ddr_controller_110/rtl/alt_mem_ddrx_mm_st_converter/alt_mem_ddrx_mm_st_converter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="S5_DDR3_QSYS_mem_if_ddr3_emif" as="c0" />
  <messages>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 89 starting:altera_mem_if_nextgen_ddr3_controller "submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_c0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>8</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="c0"><![CDATA["<b>c0</b>" reuses <b>altera_mem_if_nextgen_ddr3_controller_core</b> "<b>submodules/alt_mem_if_nextgen_ddr3_controller_core</b>"]]></message>
   <message level="Debug" culprit="c0"><![CDATA["<b>c0</b>" reuses <b>alt_mem_ddrx_mm_st_converter</b> "<b>submodules/alt_mem_ddrx_mm_st_converter</b>"]]></message>
   <message level="Info" culprit="c0"><![CDATA["<b>mem_if_ddr3_emif</b>" instantiated <b>altera_mem_if_nextgen_ddr3_controller</b> "<b>c0</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 3 starting:altera_mem_if_nextgen_ddr3_controller_core "submodules/alt_mem_if_nextgen_ddr3_controller_core"</message>
   <message level="Info" culprit="ng0"><![CDATA["<b>c0</b>" instantiated <b>altera_mem_if_nextgen_ddr3_controller_core</b> "<b>ng0</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 2 starting:alt_mem_ddrx_mm_st_converter "submodules/alt_mem_ddrx_mm_st_converter"</message>
   <message level="Info" culprit="a0"><![CDATA["<b>c0</b>" instantiated <b>alt_mem_ddrx_mm_st_converter</b> "<b>a0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mem_if_oct:16.1:CUT_NEW_FAMILY_TIMING=true,DEVICE_FAMILY=Stratix V,DEVICE_FAMILY_PARAM=Stratix V,DISABLE_CHILD_MESSAGING=true,HARD_EMIF=false,HARD_PHY=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,NUM_OCT_SHARING_INTERFACES=1,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PRE_V_SERIES_FAMILY=false,SPEED_GRADE=2,SYS_INFO_DEVICE_FAMILY=Stratix V"
   instancePathKey="S5_DDR3_QSYS:.:mem_if_ddr3_emif:.:oct0"
   kind="altera_mem_if_oct"
   version="16.1"
   name="altera_mem_if_oct_stratixv">
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="NUM_OCT_SHARING_INTERFACES" value="1" />
  <parameter name="PRE_V_SERIES_FAMILY" value="false" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="true" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="true" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY" value="STRATIXV" />
  <parameter name="DEVICE_FAMILY" value="Stratix V" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID" value="true" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="STRATIXV" />
  <parameter name="HARD_PHY" value="false" />
  <parameter name="OCT_TERM_CONTROL_WIDTH" value="16" />
  <parameter name="DEVICE_FAMILY_PARAM" value="Stratix V" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="SPEED_GRADE" value="2" />
  <parameter name="OCT_SHARING_MODE" value="None" />
  <parameter name="HARD_EMIF" value="false" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <generatedFiles>
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_mem_if_oct_stratixv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/alt_mem_if/altera_mem_if_oct/altera_mem_if_oct_hw.tcl" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="S5_DDR3_QSYS_mem_if_ddr3_emif" as="oct0" />
  <messages>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 90 starting:altera_mem_if_oct "submodules/altera_mem_if_oct_stratixv"</message>
   <message level="Info" culprit="oct0"><![CDATA["<b>mem_if_ddr3_emif</b>" instantiated <b>altera_mem_if_oct</b> "<b>oct0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mem_if_dll:16.1:ABSTRACT_REAL_COMPARE_TEST=false,CUT_NEW_FAMILY_TIMING=true,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DEVICE_FAMILY=Stratix V,DEVICE_FAMILY_PARAM=Stratix V,DISABLE_CHILD_MESSAGING=true,DLL_DELAY_CTRL_WIDTH=7,DLL_INPUT_FREQUENCY_PS_STR=1250 ps,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,MEM_CLK_FREQ=800.0,NUM_DLL_SHARING_INTERFACES=1,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PRE_V_SERIES_FAMILY=false,SPEED_GRADE=2,SYS_INFO_DEVICE_FAMILY=Stratix V"
   instancePathKey="S5_DDR3_QSYS:.:mem_if_ddr3_emif:.:dll0"
   kind="altera_mem_if_dll"
   version="16.1"
   name="altera_mem_if_dll_stratixv">
  <parameter name="DLL_OFFSET_CTRL_WIDTH" value="6" />
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="PRE_V_SERIES_FAMILY" value="false" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="true" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY" value="STRATIXV" />
  <parameter name="DEVICE_FAMILY" value="Stratix V" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="ABSTRACT_REAL_COMPARE_TEST" value="false" />
  <parameter name="DLL_INPUT_FREQUENCY_PS_STR" value="1250 ps" />
  <parameter name="DEVICE_FAMILY_PARAM" value="Stratix V" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="DELAY_CHAIN_LENGTH" value="8" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="SPEED_GRADE" value="2" />
  <parameter name="DLL_USE_DR_CLK" value="false" />
  <parameter name="HARD_EMIF" value="false" />
  <parameter name="DLL_SHARING_MODE" value="None" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="true" />
  <parameter name="HCX_COMPAT_MODE" value="false" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID" value="true" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="STRATIXV" />
  <parameter name="HARD_PHY" value="false" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="DLL_DELAY_CTRL_WIDTH" value="7" />
  <parameter name="MEM_CLK_FREQ" value="800.0" />
  <parameter name="NUM_DLL_SHARING_INTERFACES" value="1" />
  <parameter name="DELAY_BUFFER_MODE" value="HIGH" />
  <generatedFiles>
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_mem_if_dll_stratixv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/alt_mem_if/altera_mem_if_dll/altera_mem_if_dll_hw.tcl" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="S5_DDR3_QSYS_mem_if_ddr3_emif" as="dll0" />
  <messages>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 89 starting:altera_mem_if_dll "submodules/altera_mem_if_dll_stratixv"</message>
   <message level="Info" culprit="dll0"><![CDATA["<b>mem_if_ddr3_emif</b>" instantiated <b>altera_mem_if_dll</b> "<b>dll0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_nios2_gen2_unit:16.1:bht_ramBlockType=Automatic,breakAbsoluteAddr=1091045408,breakOffset=32,breakSlave=nios2_qsys.jtag_debug_module,breakSlave_derived=nios2_qsys.debug_mem_slave,cdx_enabled=false,clockFrequency=200000000,cpuArchRev=1,cpuID=0,cpuReset=false,cpu_name=cpu,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=31,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;mem_if_ddr3_emif.avl&apos; start=&apos;0x0&apos; end=&apos;0x40000000&apos; type=&apos;altera_mem_if_ddr3_emif.avl&apos; /&gt;&lt;slave name=&apos;timer.s1&apos; start=&apos;0x40000000&apos; end=&apos;0x40000020&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;button.s1&apos; start=&apos;0x40000020&apos; end=&apos;0x40000030&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;ddr3_status.s1&apos; start=&apos;0x40000030&apos; end=&apos;0x40000040&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;sysid_qsys.control_slave&apos; start=&apos;0x40000040&apos; end=&apos;0x40000048&apos; type=&apos;altera_avalon_sysid_qsys.control_slave&apos; /&gt;&lt;slave name=&apos;onchip_memory2.s1&apos; start=&apos;0x41040000&apos; end=&apos;0x4107E800&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;nios2_qsys.debug_mem_slave&apos; start=&apos;0x41080800&apos; end=&apos;0x41081000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x41081000&apos; end=&apos;0x41081008&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_top=0,data_master_paddr_base=0,data_master_paddr_top=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Stratix V,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 1 HAS_CUSTOM_REGION_SUPPORT 0 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 1 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 0 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 1 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 1 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 0 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 0 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 1 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 0 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 0 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 0 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 0 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=1090781216,exceptionOffset=32,exceptionSlave=onchip_memory2.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_top=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=31,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;onchip_memory2.s1&apos; start=&apos;0x41040000&apos; end=&apos;0x4107E800&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;nios2_qsys.debug_mem_slave&apos; start=&apos;0x41080800&apos; end=&apos;0x41081000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_top=0,instruction_master_paddr_base=0,instruction_master_paddr_top=0,internalIrqMaskSystemInfo=3,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,multiplierType=mul_fast64,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=1090781184,resetOffset=0,resetSlave=onchip_memory2.s1,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=true,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchPredictionType=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=false,setting_disableocitrace=false,setting_dtcm_ecc_present=false,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=false,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_usedesignware=false,shifterType=fast_le_shift,stratix_dspblock_shift_mul=true,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_top=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_top=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_top=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_top=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_top=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_top=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_top=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_top=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings="
   instancePathKey="S5_DDR3_QSYS:.:nios2_qsys:.:cpu"
   kind="altera_nios2_gen2_unit"
   version="16.1"
   name="S5_DDR3_QSYS_nios2_qsys_cpu">
  <parameter name="icache_burstType" value="None" />
  <parameter name="setting_oci_version" value="1" />
  <parameter name="mpx_enabled" value="false" />
  <parameter name="ocimem_ramBlockType" value="Automatic" />
  <parameter name="dcache_victim_buf_impl" value="ram" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="setting_ic_ecc_present" value="true" />
  <parameter name="dcache_size_derived" value="2048" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_top" value="0" />
  <parameter
     name="deviceFeaturesSystemInfo"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 1 HAS_CUSTOM_REGION_SUPPORT 0 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 1 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 0 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 1 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 1 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 0 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 0 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 1 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 0 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 0 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 0 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 0 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="instruction_master_high_performance_paddr_base" value="0" />
  <parameter name="mmu_TLBMissExcSlave" value="" />
  <parameter name="impl" value="Fast" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="dcache_size" value="2048" />
  <parameter name="tightly_coupled_data_master_0_paddr_top" value="0" />
  <parameter name="breakOffset" value="32" />
  <parameter name="breakSlave" value="nios2_qsys.jtag_debug_module" />
  <parameter name="setting_branchPredictionType" value="Dynamic" />
  <parameter name="exceptionOffset" value="32" />
  <parameter name="flash_instruction_master_paddr_top" value="0" />
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="cpu_name" value="cpu" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="breakAbsoluteAddr" value="1091045408" />
  <parameter name="setting_activateTrace" value="true" />
  <parameter name="debug_offchiptrace" value="false" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="setting_ecc_sim_test_ports" value="false" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="tightly_coupled_data_master_2_paddr_base" value="0" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="master_addr_map" value="false" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_base" value="0" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="debug_onchiptrace" value="false" />
  <parameter name="setting_rf_ecc_present" value="true" />
  <parameter name="resetAbsoluteAddr" value="1090781184" />
  <parameter name="tightly_coupled_data_master_1_paddr_top" value="0" />
  <parameter name="ocimem_ramInit" value="false" />
  <parameter name="internalIrqMaskSystemInfo" value="3" />
  <parameter name="instruction_master_paddr_top" value="0" />
  <parameter name="cpuArchRev" value="1" />
  <parameter name="setting_dtcm_ecc_present" value="false" />
  <parameter name="exceptionAbsoluteAddr" value="1090781216" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="dcache_tagramBlockType" value="Automatic" />
  <parameter name="debug_insttrace" value="false" />
  <parameter name="icache_size" value="4096" />
  <parameter name="setting_itcm_ecc_present" value="false" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_base" value="0" />
  <parameter
     name="dataSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;mem_if_ddr3_emif.avl&apos; start=&apos;0x0&apos; end=&apos;0x40000000&apos; type=&apos;altera_mem_if_ddr3_emif.avl&apos; /&gt;&lt;slave name=&apos;timer.s1&apos; start=&apos;0x40000000&apos; end=&apos;0x40000020&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;button.s1&apos; start=&apos;0x40000020&apos; end=&apos;0x40000030&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;ddr3_status.s1&apos; start=&apos;0x40000030&apos; end=&apos;0x40000040&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;sysid_qsys.control_slave&apos; start=&apos;0x40000040&apos; end=&apos;0x40000048&apos; type=&apos;altera_avalon_sysid_qsys.control_slave&apos; /&gt;&lt;slave name=&apos;onchip_memory2.s1&apos; start=&apos;0x41040000&apos; end=&apos;0x4107E800&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;nios2_qsys.debug_mem_slave&apos; start=&apos;0x41080800&apos; end=&apos;0x41081000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x41081000&apos; end=&apos;0x41081008&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="setting_ecc_present" value="false" />
  <parameter name="mmu_TLBMissExcAbsAddr" value="0" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="stratix_dspblock_shift_mul" value="true" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="setting_usedesignware" value="false" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="instruction_master_high_performance_paddr_top" value="0" />
  <parameter name="setting_ioregionBypassDCache" value="false" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="register_file_por" value="false" />
  <parameter name="faAddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="tightly_coupled_data_master_3_paddr_top" value="0" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="cpuID" value="0" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="exceptionSlave" value="onchip_memory2.s1" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="dataAddrWidth" value="31" />
  <parameter name="setting_bit31BypassDCache" value="true" />
  <parameter name="instAddrWidth" value="31" />
  <parameter name="setting_asic_add_scan_mode_input" value="false" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_top" value="0" />
  <parameter name="io_regionbase" value="0" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="data_master_paddr_top" value="0" />
  <parameter name="translate_on" value=" &quot;synthesis translate_on&quot;  " />
  <parameter name="faSlaveMapParam" value="" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_base" value="0" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="fa_cache_line" value="2" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="instruction_master_paddr_base" value="0" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="clockFrequency" value="200000000" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="resetOffset" value="0" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="dataMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_top" value="0" />
  <parameter name="setting_allow_break_inst" value="false" />
  <parameter name="setting_asic_third_party_synthesis" value="false" />
  <parameter name="io_regionsize" value="0" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="tightly_coupled_data_master_3_paddr_base" value="0" />
  <parameter name="translate_off" value=" &quot;synthesis translate_off&quot; " />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="flash_instruction_master_paddr_base" value="0" />
  <parameter name="setting_exportdebuginfo" value="false" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="cpuReset" value="false" />
  <parameter name="resetSlave" value="onchip_memory2.s1" />
  <parameter name="dcache_bursts_derived" value="false" />
  <parameter name="multiplierType" value="mul_fast64" />
  <parameter name="setting_removeRAMinit" value="false" />
  <parameter name="icache_tagramBlockType" value="Automatic" />
  <parameter name="debug_traceStorage" value="onchip_trace" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="fa_cache_linesize" value="0" />
  <parameter name="setting_mmu_ecc_present" value="true" />
  <parameter name="debug_datatrace" value="false" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="debug_hwbreakpoint" value="0" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
  <parameter name="dataMasterHighPerformanceMapParam" value="" />
  <parameter name="tightly_coupled_data_master_2_paddr_top" value="0" />
  <parameter name="setting_disableocitrace" value="false" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="tightly_coupled_data_master_1_paddr_base" value="0" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="setting_breakslaveoveride" value="false" />
  <parameter name="debug_traceType" value="none" />
  <parameter name="instructionMasterHighPerformanceMapParam" value="" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_top" value="0" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_base" value="0" />
  <parameter name="data_master_high_performance_paddr_top" value="0" />
  <parameter name="dcache_lineSize_derived" value="32" />
  <parameter name="deviceFamilyName" value="Stratix V" />
  <parameter name="debug_datatrigger" value="0" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="debug_enabled" value="true" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="setting_dc_ecc_present" value="false" />
  <parameter name="setting_support31bitdcachebypass" value="true" />
  <parameter
     name="instSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;onchip_memory2.s1&apos; start=&apos;0x41040000&apos; end=&apos;0x4107E800&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;nios2_qsys.debug_mem_slave&apos; start=&apos;0x41080800&apos; end=&apos;0x41081000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="dividerType" value="no_div" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="setting_exportvectors" value="false" />
  <parameter name="tmr_enabled" value="false" />
  <parameter name="data_master_paddr_base" value="0" />
  <parameter name="breakSlave_derived" value="nios2_qsys.debug_mem_slave" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="tightly_coupled_data_master_0_paddr_base" value="0" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="data_master_high_performance_paddr_base" value="0" />
  <parameter name="cdx_enabled" value="false" />
  <parameter name="customInstSlavesSystemInfo" value="&lt;info/&gt;" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="tracefilename" value="" />
  <parameter name="instructionMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="setting_fast_register_read" value="false" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="shifterType" value="fast_le_shift" />
  <generatedFiles>
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_nios2_qsys_cpu.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_nios2_qsys_cpu.sdc"
       type="SDC"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_nios2_qsys_cpu.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_nios2_qsys_cpu_bht_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_nios2_qsys_cpu_dc_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_nios2_qsys_cpu_debug_slave_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_nios2_qsys_cpu_debug_slave_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_nios2_qsys_cpu_debug_slave_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_nios2_qsys_cpu_ic_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_nios2_qsys_cpu_mult_cell.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_nios2_qsys_cpu_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_nios2_qsys_cpu_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_nios2_qsys_cpu_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_nios2_qsys_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_unit_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="S5_DDR3_QSYS_nios2_qsys" as="cpu" />
  <messages>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 88 starting:altera_nios2_gen2_unit "submodules/S5_DDR3_QSYS_nios2_qsys_cpu"</message>
   <message level="Info" culprit="cpu">Starting RTL generation for module 'S5_DDR3_QSYS_nios2_qsys_cpu'</message>
   <message level="Info" culprit="cpu">  Generation command is [exec D:/intelFPGA/16.1/quartus/bin64//eperlcmd.exe -I D:/intelFPGA/16.1/quartus/bin64//perl/lib -I D:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/16.1/quartus/sopc_builder/bin -I D:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=S5_DDR3_QSYS_nios2_qsys_cpu --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7246_2489636030277582060.dir/0017_cpu_gen/ --quartus_bindir=D:/intelFPGA/16.1/quartus/bin64/ --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7246_2489636030277582060.dir/0017_cpu_gen//S5_DDR3_QSYS_nios2_qsys_cpu_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu"># 2017.03.21 15:26:18 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu"># 2017.03.21 15:26:18 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="cpu"># 2017.03.21 15:26:20 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="cpu"># 2017.03.21 15:26:20 (*)   Checking for encrypted license (non-evaluation).</message>
   <message level="Info" culprit="cpu"># 2017.03.21 15:26:23 (*)   Encrypted license found.  SOF will not be time-limited.</message>
   <message level="Info" culprit="cpu"># 2017.03.21 15:26:23 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu"># 2017.03.21 15:26:23 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu"># 2017.03.21 15:26:23 (*)     Testbench</message>
   <message level="Info" culprit="cpu"># 2017.03.21 15:26:23 (*)     Instruction decoding</message>
   <message level="Info" culprit="cpu"># 2017.03.21 15:26:23 (*)       Instruction fields</message>
   <message level="Info" culprit="cpu"># 2017.03.21 15:26:23 (*)       Instruction decodes</message>
   <message level="Info" culprit="cpu"># 2017.03.21 15:26:24 (*)       Signals for RTL simulation waveforms</message>
   <message level="Info" culprit="cpu"># 2017.03.21 15:26:24 (*)       Instruction controls</message>
   <message level="Info" culprit="cpu"># 2017.03.21 15:26:24 (*)     Pipeline frontend</message>
   <message level="Info" culprit="cpu"># 2017.03.21 15:26:24 (*)     Pipeline backend</message>
   <message level="Info" culprit="cpu"># 2017.03.21 15:26:28 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu"># 2017.03.21 15:26:31 (*)   Creating encrypted RTL</message>
   <message level="Info" culprit="cpu"># 2017.03.21 15:26:32 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu">Done RTL generation for module 'S5_DDR3_QSYS_nios2_qsys_cpu'</message>
   <message level="Info" culprit="cpu"><![CDATA["<b>nios2_qsys</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=31,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=31,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="S5_DDR3_QSYS:.:mm_interconnect_0:.:nios2_qsys_data_master_translator"
   kind="altera_merlin_master_translator"
   version="16.1"
   name="altera_merlin_master_translator">
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="S5_DDR3_QSYS_mm_interconnect_0"
     as="nios2_qsys_data_master_translator,nios2_qsys_instruction_master_translator" />
  <instantiator
     instantiator="S5_DDR3_QSYS_mm_interconnect_1"
     as="mm_clock_crossing_bridge_io_m0_translator" />
  <messages>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 87 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="nios2_qsys_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>nios2_qsys_data_master_translator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_master_translator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=31,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="S5_DDR3_QSYS:.:mm_interconnect_0:.:jtag_uart_avalon_jtag_slave_translator"
   kind="altera_merlin_slave_translator"
   version="16.1"
   name="altera_merlin_slave_translator">
  <generatedFiles>
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="S5_DDR3_QSYS_mm_interconnect_0"
     as="jtag_uart_avalon_jtag_slave_translator,mem_if_ddr3_emif_avl_translator,nios2_qsys_debug_mem_slave_translator,mm_clock_crossing_bridge_io_s0_translator,onchip_memory2_s1_translator" />
  <instantiator
     instantiator="S5_DDR3_QSYS_mm_interconnect_1"
     as="sysid_qsys_control_slave_translator,button_s1_translator,timer_s1_translator,ddr3_status_s1_translator" />
  <messages>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 85 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="jtag_uart_avalon_jtag_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>jtag_uart_avalon_jtag_slave_translator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_agent:16.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000041081000&quot;
   end=&quot;0x00000000041081008&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;mem_if_ddr3_emif_avl_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000040000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;nios2_qsys_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000041080800&quot;
   end=&quot;0x00000000041081000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;mm_clock_crossing_bridge_io_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000040000000&quot;
   end=&quot;0x00000000040000400&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;onchip_memory2_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000041040000&quot;
   end=&quot;0x00000000041080000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=7,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),PKT_ADDR_H=66,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=90,PKT_ADDR_SIDEBAND_L=90,PKT_BEGIN_BURST=92,PKT_BURSTWRAP_H=84,PKT_BURSTWRAP_L=82,PKT_BURST_SIZE_H=87,PKT_BURST_SIZE_L=85,PKT_BURST_TYPE_H=89,PKT_BURST_TYPE_L=88,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=81,PKT_BYTE_CNT_L=73,PKT_CACHE_H=107,PKT_CACHE_L=104,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=91,PKT_DATA_SIDEBAND_L=91,PKT_DEST_ID_H=99,PKT_DEST_ID_L=97,PKT_ORI_BURST_SIZE_H=112,PKT_ORI_BURST_SIZE_L=110,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_QOS_H=93,PKT_QOS_L=93,PKT_RESPONSE_STATUS_H=109,PKT_RESPONSE_STATUS_L=108,PKT_SRC_ID_H=96,PKT_SRC_ID_L=94,PKT_THREAD_ID_H=100,PKT_THREAD_ID_L=100,PKT_TRANS_COMPRESSED_READ=67,PKT_TRANS_EXCLUSIVE=72,PKT_TRANS_LOCK=71,PKT_TRANS_POSTED=68,PKT_TRANS_READ=70,PKT_TRANS_WRITE=69,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=5,ST_DATA_W=113,SUPPRESS_0_BYTEEN_RSP=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="S5_DDR3_QSYS:.:mm_interconnect_0:.:nios2_qsys_data_master_agent"
   kind="altera_merlin_master_agent"
   version="16.1"
   name="altera_merlin_master_agent">
  <generatedFiles>
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="S5_DDR3_QSYS_mm_interconnect_0"
     as="nios2_qsys_data_master_agent,nios2_qsys_instruction_master_agent" />
  <instantiator
     instantiator="S5_DDR3_QSYS_mm_interconnect_1"
     as="mm_clock_crossing_bridge_io_m0_agent" />
  <messages>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 80 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="nios2_qsys_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>nios2_qsys_data_master_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_master_agent.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),PKT_ADDR_H=66,PKT_ADDR_L=36,PKT_BEGIN_BURST=92,PKT_BURSTWRAP_H=84,PKT_BURSTWRAP_L=82,PKT_BURST_SIZE_H=87,PKT_BURST_SIZE_L=85,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=81,PKT_BYTE_CNT_L=73,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=99,PKT_DEST_ID_L=97,PKT_ORI_BURST_SIZE_H=112,PKT_ORI_BURST_SIZE_L=110,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_RESPONSE_STATUS_H=109,PKT_RESPONSE_STATUS_L=108,PKT_SRC_ID_H=96,PKT_SRC_ID_L=94,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=67,PKT_TRANS_LOCK=71,PKT_TRANS_POSTED=68,PKT_TRANS_READ=70,PKT_TRANS_WRITE=69,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=5,ST_DATA_W=113,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="S5_DDR3_QSYS:.:mm_interconnect_0:.:jtag_uart_avalon_jtag_slave_agent"
   kind="altera_merlin_slave_agent"
   version="16.1"
   name="altera_merlin_slave_agent">
  <generatedFiles>
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="S5_DDR3_QSYS_mm_interconnect_0"
     as="jtag_uart_avalon_jtag_slave_agent,mem_if_ddr3_emif_avl_agent,nios2_qsys_debug_mem_slave_agent,mm_clock_crossing_bridge_io_s0_agent,onchip_memory2_s1_agent" />
  <instantiator
     instantiator="S5_DDR3_QSYS_mm_interconnect_1"
     as="sysid_qsys_control_slave_agent,button_s1_agent,timer_s1_agent,ddr3_status_s1_agent" />
  <messages>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 78 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="jtag_uart_avalon_jtag_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>jtag_uart_avalon_jtag_slave_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=114,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0"
   instancePathKey="S5_DDR3_QSYS:.:mm_interconnect_0:.:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
   kind="altera_avalon_sc_fifo"
   version="16.1"
   name="altera_avalon_sc_fifo">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="S5_DDR3_QSYS_mm_interconnect_0"
     as="jtag_uart_avalon_jtag_slave_agent_rsp_fifo,jtag_uart_avalon_jtag_slave_agent_rdata_fifo,mem_if_ddr3_emif_avl_agent_rsp_fifo,nios2_qsys_debug_mem_slave_agent_rsp_fifo,mm_clock_crossing_bridge_io_s0_agent_rsp_fifo,onchip_memory2_s1_agent_rsp_fifo" />
  <instantiator
     instantiator="S5_DDR3_QSYS_mm_interconnect_1"
     as="sysid_qsys_control_slave_agent_rsp_fifo,button_s1_agent_rsp_fifo,timer_s1_agent_rsp_fifo,ddr3_status_s1_agent_rsp_fifo" />
  <messages>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 77 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="jtag_uart_avalon_jtag_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>jtag_uart_avalon_jtag_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:16.1:CHANNEL_ID=00010,01000,10000,00100,00001,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,2,4,3,0,END_ADDRESS=0x40000000,0x40000400,0x41080000,0x41081000,0x41081008,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,PKT_ADDR_H=66,PKT_ADDR_L=36,PKT_DEST_ID_H=99,PKT_DEST_ID_L=97,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_TRANS_READ=70,PKT_TRANS_WRITE=69,SECURED_RANGE_LIST=0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,SLAVES_INFO=1:00010:0x0:0x40000000:both:1:0:0:1,2:01000:0x40000000:0x40000400:both:1:0:0:1,4:10000:0x41040000:0x41080000:both:1:0:0:1,3:00100:0x41080800:0x41081000:both:1:0:0:1,0:00001:0x41081000:0x41081008:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x40000000,0x41040000,0x41080800,0x41081000,ST_CHANNEL_W=5,ST_DATA_W=113,TYPE_OF_TRANSACTION=both,both,both,both,both"
   instancePathKey="S5_DDR3_QSYS:.:mm_interconnect_0:.:router"
   kind="altera_merlin_router"
   version="16.1"
   name="S5_DDR3_QSYS_mm_interconnect_0_router">
  <parameter name="ST_CHANNEL_W" value="5" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="70" />
  <parameter
     name="START_ADDRESS"
     value="0x0,0x40000000,0x41040000,0x41080800,0x41081000" />
  <parameter name="DEFAULT_CHANNEL" value="1" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="1:00010:0x0:0x40000000:both:1:0:0:1,2:01000:0x40000000:0x40000400:both:1:0:0:1,4:10000:0x41040000:0x41080000:both:1:0:0:1,3:00100:0x41080800:0x41081000:both:1:0:0:1,0:00001:0x41081000:0x41081008:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="66" />
  <parameter name="PKT_DEST_ID_H" value="99" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="97" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="00010,01000,10000,00100,00001" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both,both,both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="113" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="103" />
  <parameter
     name="END_ADDRESS"
     value="0x40000000,0x40000400,0x41080000,0x41081000,0x41081008" />
  <parameter name="PKT_PROTECTION_L" value="101" />
  <parameter name="PKT_TRANS_WRITE" value="69" />
  <parameter name="DEFAULT_DESTID" value="1" />
  <parameter name="DESTINATION_ID" value="1,2,4,3,0" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1,1" />
  <generatedFiles>
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="S5_DDR3_QSYS_mm_interconnect_0" as="router" />
  <messages>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 67 starting:altera_merlin_router "submodules/S5_DDR3_QSYS_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:16.1:CHANNEL_ID=10,01,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=4,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=4,3,END_ADDRESS=0x41080000,0x41081000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=66,PKT_ADDR_L=36,PKT_DEST_ID_H=99,PKT_DEST_ID_L=97,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_TRANS_READ=70,PKT_TRANS_WRITE=69,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=4:10:0x41040000:0x41080000:both:1:0:0:1,3:01:0x41080800:0x41081000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x41040000,0x41080800,ST_CHANNEL_W=5,ST_DATA_W=113,TYPE_OF_TRANSACTION=both,both"
   instancePathKey="S5_DDR3_QSYS:.:mm_interconnect_0:.:router_001"
   kind="altera_merlin_router"
   version="16.1"
   name="S5_DDR3_QSYS_mm_interconnect_0_router_001">
  <parameter name="ST_CHANNEL_W" value="5" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="70" />
  <parameter name="START_ADDRESS" value="0x41040000,0x41080800" />
  <parameter name="DEFAULT_CHANNEL" value="1" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="4:10:0x41040000:0x41080000:both:1:0:0:1,3:01:0x41080800:0x41081000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="66" />
  <parameter name="PKT_DEST_ID_H" value="99" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="97" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="10,01" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="113" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="103" />
  <parameter name="END_ADDRESS" value="0x41080000,0x41081000" />
  <parameter name="PKT_PROTECTION_L" value="101" />
  <parameter name="PKT_TRANS_WRITE" value="69" />
  <parameter name="DEFAULT_DESTID" value="4" />
  <parameter name="DESTINATION_ID" value="4,3" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="S5_DDR3_QSYS_mm_interconnect_0" as="router_001" />
  <messages>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 66 starting:altera_merlin_router "submodules/S5_DDR3_QSYS_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=66,PKT_ADDR_L=36,PKT_DEST_ID_H=99,PKT_DEST_ID_L=97,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_TRANS_READ=70,PKT_TRANS_WRITE=69,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=5,ST_DATA_W=113,TYPE_OF_TRANSACTION=both"
   instancePathKey="S5_DDR3_QSYS:.:mm_interconnect_0:.:router_002"
   kind="altera_merlin_router"
   version="16.1"
   name="S5_DDR3_QSYS_mm_interconnect_0_router_002">
  <parameter name="ST_CHANNEL_W" value="5" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="70" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="66" />
  <parameter name="PKT_DEST_ID_H" value="99" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="97" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="113" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="103" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="101" />
  <parameter name="PKT_TRANS_WRITE" value="69" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="S5_DDR3_QSYS_mm_interconnect_0"
     as="router_002,router_005" />
  <messages>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 65 starting:altera_merlin_router "submodules/S5_DDR3_QSYS_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(652:650) response_status(649:648) cache(647:644) protection(643:641) thread_id(640) dest_id(639:637) src_id(636:634) qos(633) begin_burst(632) data_sideband(631) addr_sideband(630) burst_type(629:628) burst_size(627:625) burstwrap(624:622) byte_cnt(621:613) trans_exclusive(612) trans_lock(611) trans_read(610) trans_write(609) trans_posted(608) trans_compressed_read(607) addr(606:576) byteen(575:512) data(511:0),NON_SECURED_TAG=1,PKT_ADDR_H=606,PKT_ADDR_L=576,PKT_DEST_ID_H=639,PKT_DEST_ID_L=637,PKT_PROTECTION_H=643,PKT_PROTECTION_L=641,PKT_TRANS_READ=610,PKT_TRANS_WRITE=609,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=5,ST_DATA_W=653,TYPE_OF_TRANSACTION=both"
   instancePathKey="S5_DDR3_QSYS:.:mm_interconnect_0:.:router_003"
   kind="altera_merlin_router"
   version="16.1"
   name="S5_DDR3_QSYS_mm_interconnect_0_router_003">
  <parameter name="ST_CHANNEL_W" value="5" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="610" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="606" />
  <parameter name="PKT_DEST_ID_H" value="639" />
  <parameter name="PKT_ADDR_L" value="576" />
  <parameter name="PKT_DEST_ID_L" value="637" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(652:650) response_status(649:648) cache(647:644) protection(643:641) thread_id(640) dest_id(639:637) src_id(636:634) qos(633) begin_burst(632) data_sideband(631) addr_sideband(630) burst_type(629:628) burst_size(627:625) burstwrap(624:622) byte_cnt(621:613) trans_exclusive(612) trans_lock(611) trans_read(610) trans_write(609) trans_posted(608) trans_compressed_read(607) addr(606:576) byteen(575:512) data(511:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="653" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="643" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="641" />
  <parameter name="PKT_TRANS_WRITE" value="609" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="S5_DDR3_QSYS_mm_interconnect_0" as="router_003" />
  <messages>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 64 starting:altera_merlin_router "submodules/S5_DDR3_QSYS_mm_interconnect_0_router_003"</message>
   <message level="Info" culprit="router_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_003</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:16.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=66,PKT_ADDR_L=36,PKT_DEST_ID_H=99,PKT_DEST_ID_L=97,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_TRANS_READ=70,PKT_TRANS_WRITE=69,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=5,ST_DATA_W=113,TYPE_OF_TRANSACTION=both,read"
   instancePathKey="S5_DDR3_QSYS:.:mm_interconnect_0:.:router_004"
   kind="altera_merlin_router"
   version="16.1"
   name="S5_DDR3_QSYS_mm_interconnect_0_router_004">
  <parameter name="ST_CHANNEL_W" value="5" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="70" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="66" />
  <parameter name="PKT_DEST_ID_H" value="99" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="97" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="113" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="103" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="101" />
  <parameter name="PKT_TRANS_WRITE" value="69" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,1" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_0_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="S5_DDR3_QSYS_mm_interconnect_0"
     as="router_004,router_006" />
  <messages>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 63 starting:altera_merlin_router "submodules/S5_DDR3_QSYS_mm_interconnect_0_router_004"</message>
   <message level="Info" culprit="router_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_004</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_traffic_limiter:16.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=32,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=81,PKT_BYTE_CNT_L=73,PKT_DEST_ID_H=99,PKT_DEST_ID_L=97,PKT_SRC_ID_H=96,PKT_SRC_ID_L=94,PKT_THREAD_ID_H=100,PKT_THREAD_ID_L=100,PKT_TRANS_POSTED=68,PKT_TRANS_WRITE=69,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=5,ST_DATA_W=113,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=5"
   instancePathKey="S5_DDR3_QSYS:.:mm_interconnect_0:.:nios2_qsys_data_master_limiter"
   kind="altera_merlin_traffic_limiter"
   version="16.1"
   name="altera_merlin_traffic_limiter">
  <generatedFiles>
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="S5_DDR3_QSYS_mm_interconnect_0"
     as="nios2_qsys_data_master_limiter,nios2_qsys_instruction_master_limiter" />
  <instantiator
     instantiator="S5_DDR3_QSYS_mm_interconnect_1"
     as="mm_clock_crossing_bridge_io_m0_limiter" />
  <messages>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 60 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="nios2_qsys_data_master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>nios2_qsys_data_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=200000000,AUTO_DEVICE_FAMILY=Stratix V,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),NUM_OUTPUTS=5,ST_CHANNEL_W=5,ST_DATA_W=113,VALID_WIDTH=5"
   instancePathKey="S5_DDR3_QSYS:.:mm_interconnect_0:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="16.1"
   name="S5_DDR3_QSYS_mm_interconnect_0_cmd_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="5" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="200000000" />
  <parameter name="VALID_WIDTH" value="5" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="ST_DATA_W" value="113" />
  <parameter name="NUM_OUTPUTS" value="5" />
  <generatedFiles>
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="S5_DDR3_QSYS_mm_interconnect_0" as="cmd_demux" />
  <messages>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 58 starting:altera_merlin_demultiplexer "submodules/S5_DDR3_QSYS_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=200000000,AUTO_DEVICE_FAMILY=Stratix V,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=5,ST_DATA_W=113,VALID_WIDTH=5"
   instancePathKey="S5_DDR3_QSYS:.:mm_interconnect_0:.:cmd_demux_001"
   kind="altera_merlin_demultiplexer"
   version="16.1"
   name="S5_DDR3_QSYS_mm_interconnect_0_cmd_demux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="5" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="200000000" />
  <parameter name="VALID_WIDTH" value="5" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="ST_DATA_W" value="113" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="S5_DDR3_QSYS_mm_interconnect_0" as="cmd_demux_001" />
  <messages>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 57 starting:altera_merlin_demultiplexer "submodules/S5_DDR3_QSYS_mm_interconnect_0_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=71,ST_CHANNEL_W=5,ST_DATA_W=113,USE_EXTERNAL_ARB=0"
   instancePathKey="S5_DDR3_QSYS:.:mm_interconnect_0:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="16.1"
   name="S5_DDR3_QSYS_mm_interconnect_0_cmd_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="5" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="113" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="71" />
  <generatedFiles>
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="S5_DDR3_QSYS_mm_interconnect_0"
     as="cmd_mux,cmd_mux_001,cmd_mux_003" />
  <messages>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 56 starting:altera_merlin_multiplexer "submodules/S5_DDR3_QSYS_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=71,ST_CHANNEL_W=5,ST_DATA_W=113,USE_EXTERNAL_ARB=0"
   instancePathKey="S5_DDR3_QSYS:.:mm_interconnect_0:.:cmd_mux_002"
   kind="altera_merlin_multiplexer"
   version="16.1"
   name="S5_DDR3_QSYS_mm_interconnect_0_cmd_mux_002">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="5" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="113" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="71" />
  <generatedFiles>
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_0_cmd_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="S5_DDR3_QSYS_mm_interconnect_0"
     as="cmd_mux_002,cmd_mux_004" />
  <messages>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 54 starting:altera_merlin_multiplexer "submodules/S5_DDR3_QSYS_mm_interconnect_0_cmd_mux_002"</message>
   <message level="Info" culprit="cmd_mux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_002</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Stratix V,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=5,ST_DATA_W=113,VALID_WIDTH=1"
   instancePathKey="S5_DDR3_QSYS:.:mm_interconnect_0:.:rsp_demux"
   kind="altera_merlin_demultiplexer"
   version="16.1"
   name="S5_DDR3_QSYS_mm_interconnect_0_rsp_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="5" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="ST_DATA_W" value="113" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="S5_DDR3_QSYS_mm_interconnect_0" as="rsp_demux" />
  <messages>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 51 starting:altera_merlin_demultiplexer "submodules/S5_DDR3_QSYS_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=200000000,AUTO_DEVICE_FAMILY=Stratix V,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=5,ST_DATA_W=113,VALID_WIDTH=1"
   instancePathKey="S5_DDR3_QSYS:.:mm_interconnect_0:.:rsp_demux_001"
   kind="altera_merlin_demultiplexer"
   version="16.1"
   name="S5_DDR3_QSYS_mm_interconnect_0_rsp_demux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="5" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="200000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="ST_DATA_W" value="113" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_0_rsp_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="S5_DDR3_QSYS_mm_interconnect_0"
     as="rsp_demux_001,rsp_demux_003" />
  <messages>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 50 starting:altera_merlin_demultiplexer "submodules/S5_DDR3_QSYS_mm_interconnect_0_rsp_demux_001"</message>
   <message level="Info" culprit="rsp_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=200000000,AUTO_DEVICE_FAMILY=Stratix V,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=5,ST_DATA_W=113,VALID_WIDTH=1"
   instancePathKey="S5_DDR3_QSYS:.:mm_interconnect_0:.:rsp_demux_002"
   kind="altera_merlin_demultiplexer"
   version="16.1"
   name="S5_DDR3_QSYS_mm_interconnect_0_rsp_demux_002">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="5" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="200000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="ST_DATA_W" value="113" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_0_rsp_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="S5_DDR3_QSYS_mm_interconnect_0"
     as="rsp_demux_002,rsp_demux_004" />
  <messages>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 49 starting:altera_merlin_demultiplexer "submodules/S5_DDR3_QSYS_mm_interconnect_0_rsp_demux_002"</message>
   <message level="Info" culprit="rsp_demux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),NUM_INPUTS=5,PIPELINE_ARB=0,PKT_TRANS_LOCK=71,ST_CHANNEL_W=5,ST_DATA_W=113,USE_EXTERNAL_ARB=0"
   instancePathKey="S5_DDR3_QSYS:.:mm_interconnect_0:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="16.1"
   name="S5_DDR3_QSYS_mm_interconnect_0_rsp_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="5" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1,1" />
  <parameter name="NUM_INPUTS" value="5" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="113" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="71" />
  <generatedFiles>
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="S5_DDR3_QSYS_mm_interconnect_0" as="rsp_mux" />
  <messages>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 46 starting:altera_merlin_multiplexer "submodules/S5_DDR3_QSYS_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=71,ST_CHANNEL_W=5,ST_DATA_W=113,USE_EXTERNAL_ARB=0"
   instancePathKey="S5_DDR3_QSYS:.:mm_interconnect_0:.:rsp_mux_001"
   kind="altera_merlin_multiplexer"
   version="16.1"
   name="S5_DDR3_QSYS_mm_interconnect_0_rsp_mux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="5" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="113" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="71" />
  <generatedFiles>
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="S5_DDR3_QSYS_mm_interconnect_0" as="rsp_mux_001" />
  <messages>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 45 starting:altera_merlin_multiplexer "submodules/S5_DDR3_QSYS_mm_interconnect_0_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_width_adapter:16.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=66,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=84,IN_PKT_BURSTWRAP_L=82,IN_PKT_BURST_SIZE_H=87,IN_PKT_BURST_SIZE_L=85,IN_PKT_BURST_TYPE_H=89,IN_PKT_BURST_TYPE_L=88,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=81,IN_PKT_BYTE_CNT_L=73,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=112,IN_PKT_ORI_BURST_SIZE_L=110,IN_PKT_RESPONSE_STATUS_H=109,IN_PKT_RESPONSE_STATUS_L=108,IN_PKT_TRANS_COMPRESSED_READ=67,IN_PKT_TRANS_EXCLUSIVE=72,IN_PKT_TRANS_WRITE=69,IN_ST_DATA_W=113,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(652:650) response_status(649:648) cache(647:644) protection(643:641) thread_id(640) dest_id(639:637) src_id(636:634) qos(633) begin_burst(632) data_sideband(631) addr_sideband(630) burst_type(629:628) burst_size(627:625) burstwrap(624:622) byte_cnt(621:613) trans_exclusive(612) trans_lock(611) trans_read(610) trans_write(609) trans_posted(608) trans_compressed_read(607) addr(606:576) byteen(575:512) data(511:0),OUT_PKT_ADDR_H=606,OUT_PKT_ADDR_L=576,OUT_PKT_BURST_SIZE_H=627,OUT_PKT_BURST_SIZE_L=625,OUT_PKT_BURST_TYPE_H=629,OUT_PKT_BURST_TYPE_L=628,OUT_PKT_BYTEEN_H=575,OUT_PKT_BYTEEN_L=512,OUT_PKT_BYTE_CNT_H=621,OUT_PKT_BYTE_CNT_L=613,OUT_PKT_DATA_H=511,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=652,OUT_PKT_ORI_BURST_SIZE_L=650,OUT_PKT_RESPONSE_STATUS_H=649,OUT_PKT_RESPONSE_STATUS_L=648,OUT_PKT_TRANS_COMPRESSED_READ=607,OUT_PKT_TRANS_EXCLUSIVE=612,OUT_ST_DATA_W=653,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=5"
   instancePathKey="S5_DDR3_QSYS:.:mm_interconnect_0:.:mem_if_ddr3_emif_avl_cmd_width_adapter"
   kind="altera_merlin_width_adapter"
   version="16.1"
   name="altera_merlin_width_adapter">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="652" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="650" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="112" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(652:650) response_status(649:648) cache(647:644) protection(643:641) thread_id(640) dest_id(639:637) src_id(636:634) qos(633) begin_burst(632) data_sideband(631) addr_sideband(630) burst_type(629:628) burst_size(627:625) burstwrap(624:622) byte_cnt(621:613) trans_exclusive(612) trans_lock(611) trans_read(610) trans_write(609) trans_posted(608) trans_compressed_read(607) addr(606:576) byteen(575:512) data(511:0)" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:82) byte_cnt(81:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="110" />
  <generatedFiles>
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="S5_DDR3_QSYS_mm_interconnect_0"
     as="mem_if_ddr3_emif_avl_cmd_width_adapter,mem_if_ddr3_emif_avl_rsp_width_adapter" />
  <messages>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 44 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="mem_if_ddr3_emif_avl_cmd_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>mem_if_ddr3_emif_avl_cmd_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_handshake_clock_crosser:16.1:AUTO_IN_CLK_CLOCK_RATE=200000000,AUTO_OUT_CLK_CLOCK_RATE=50000000,BITS_PER_SYMBOL=113,CHANNEL_WIDTH=5,DATA_WIDTH=113,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2"
   instancePathKey="S5_DDR3_QSYS:.:mm_interconnect_0:.:crosser"
   kind="altera_avalon_st_handshake_clock_crosser"
   version="16.1"
   name="altera_avalon_st_handshake_clock_crosser">
  <parameter name="AUTO_OUT_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="USE_PACKETS" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="113" />
  <parameter name="MAX_CHANNEL" value="0" />
  <parameter name="ERROR_WIDTH" value="1" />
  <parameter name="AUTO_IN_CLK_CLOCK_RATE" value="200000000" />
  <parameter name="USE_ERROR" value="0" />
  <parameter name="CHANNEL_WIDTH" value="5" />
  <parameter name="USE_CHANNEL" value="1" />
  <generatedFiles>
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="S5_DDR3_QSYS_mm_interconnect_0"
     as="crosser,crosser_001" />
  <messages>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 42 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_std_synchronizer_nocut.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:16.1:AUTO_DEVICE=5SGXEA7N2F45C2,AUTO_DEVICE_FAMILY=Stratix V,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=34,inChannelWidth=0,inDataWidth=34,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=34,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:16.1:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:16.1:)(clock:16.1:)(reset:16.1:)"
   instancePathKey="S5_DDR3_QSYS:.:mm_interconnect_0:.:avalon_st_adapter"
   kind="altera_avalon_st_adapter"
   version="16.1"
   name="S5_DDR3_QSYS_mm_interconnect_0_avalon_st_adapter">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="outDataWidth" value="34" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="5SGXEA7N2F45C2" />
  <parameter name="inDataWidth" value="34" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="S5_DDR3_QSYS_mm_interconnect_0"
     as="avalon_st_adapter,avalon_st_adapter_002,avalon_st_adapter_003,avalon_st_adapter_004" />
  <instantiator
     instantiator="S5_DDR3_QSYS_mm_interconnect_1"
     as="avalon_st_adapter,avalon_st_adapter_001,avalon_st_adapter_002,avalon_st_adapter_003" />
  <messages>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 40 starting:altera_avalon_st_adapter "submodules/S5_DDR3_QSYS_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 1 starting:error_adapter "submodules/S5_DDR3_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:16.1:AUTO_DEVICE=5SGXEA7N2F45C2,AUTO_DEVICE_FAMILY=Stratix V,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=514,inChannelWidth=0,inDataWidth=514,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=514,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:16.1:inBitsPerSymbol=514,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:16.1:)(clock:16.1:)(reset:16.1:)"
   instancePathKey="S5_DDR3_QSYS:.:mm_interconnect_0:.:avalon_st_adapter_001"
   kind="altera_avalon_st_adapter"
   version="16.1"
   name="S5_DDR3_QSYS_mm_interconnect_0_avalon_st_adapter_001">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="514" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="outDataWidth" value="514" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="5SGXEA7N2F45C2" />
  <parameter name="inDataWidth" value="514" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_0_avalon_st_adapter_001.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="S5_DDR3_QSYS_mm_interconnect_0"
     as="avalon_st_adapter_001" />
  <messages>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 40 starting:altera_avalon_st_adapter "submodules/S5_DDR3_QSYS_mm_interconnect_0_avalon_st_adapter_001"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_001"><![CDATA["<b>avalon_st_adapter_001</b>" reuses <b>error_adapter</b> "<b>submodules/S5_DDR3_QSYS_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 0 starting:error_adapter "submodules/S5_DDR3_QSYS_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:16.1:CHANNEL_ID=0100,0010,1000,0001,DECODER_TYPE=0,DEFAULT_CHANNEL=2,DEFAULT_DESTID=3,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=3,0,1,2,END_ADDRESS=0x20,0x30,0x40,0x48,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,PKT_ADDR_H=45,PKT_ADDR_L=36,PKT_DEST_ID_H=68,PKT_DEST_ID_L=67,PKT_PROTECTION_H=72,PKT_PROTECTION_L=70,PKT_TRANS_READ=49,PKT_TRANS_WRITE=48,SECURED_RANGE_LIST=0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,SLAVES_INFO=3:0100:0x0:0x20:both:1:0:0:1,0:0010:0x20:0x30:read:1:0:0:1,1:1000:0x30:0x40:read:1:0:0:1,2:0001:0x40:0x48:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x20,0x30,0x40,ST_CHANNEL_W=4,ST_DATA_W=82,TYPE_OF_TRANSACTION=both,read,read,read"
   instancePathKey="S5_DDR3_QSYS:.:mm_interconnect_1:.:router"
   kind="altera_merlin_router"
   version="16.1"
   name="S5_DDR3_QSYS_mm_interconnect_1_router">
  <parameter name="ST_CHANNEL_W" value="4" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="49" />
  <parameter name="START_ADDRESS" value="0x0,0x20,0x30,0x40" />
  <parameter name="DEFAULT_CHANNEL" value="2" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="3:0100:0x0:0x20:both:1:0:0:1,0:0010:0x20:0x30:read:1:0:0:1,1:1000:0x30:0x40:read:1:0:0:1,2:0001:0x40:0x48:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="45" />
  <parameter name="PKT_DEST_ID_H" value="68" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="67" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="0100,0010,1000,0001" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,read,read,read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="82" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="72" />
  <parameter name="END_ADDRESS" value="0x20,0x30,0x40,0x48" />
  <parameter name="PKT_PROTECTION_L" value="70" />
  <parameter name="PKT_TRANS_WRITE" value="48" />
  <parameter name="DEFAULT_DESTID" value="3" />
  <parameter name="DESTINATION_ID" value="3,0,1,2" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1" />
  <generatedFiles>
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_1_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="S5_DDR3_QSYS_mm_interconnect_1" as="router" />
  <messages>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 23 starting:altera_merlin_router "submodules/S5_DDR3_QSYS_mm_interconnect_1_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=45,PKT_ADDR_L=36,PKT_DEST_ID_H=68,PKT_DEST_ID_L=67,PKT_PROTECTION_H=72,PKT_PROTECTION_L=70,PKT_TRANS_READ=49,PKT_TRANS_WRITE=48,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=4,ST_DATA_W=82,TYPE_OF_TRANSACTION=both"
   instancePathKey="S5_DDR3_QSYS:.:mm_interconnect_1:.:router_001"
   kind="altera_merlin_router"
   version="16.1"
   name="S5_DDR3_QSYS_mm_interconnect_1_router_001">
  <parameter name="ST_CHANNEL_W" value="4" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="49" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="45" />
  <parameter name="PKT_DEST_ID_H" value="68" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="67" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="82" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="72" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="70" />
  <parameter name="PKT_TRANS_WRITE" value="48" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_1_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="S5_DDR3_QSYS_mm_interconnect_1"
     as="router_001,router_002,router_003,router_004" />
  <messages>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 22 starting:altera_merlin_router "submodules/S5_DDR3_QSYS_mm_interconnect_1_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Stratix V,MERLIN_PACKET_FORMAT=ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0),NUM_OUTPUTS=4,ST_CHANNEL_W=4,ST_DATA_W=82,VALID_WIDTH=4"
   instancePathKey="S5_DDR3_QSYS:.:mm_interconnect_1:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="16.1"
   name="S5_DDR3_QSYS_mm_interconnect_1_cmd_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="4" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="VALID_WIDTH" value="4" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="ST_DATA_W" value="82" />
  <parameter name="NUM_OUTPUTS" value="4" />
  <generatedFiles>
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_1_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="S5_DDR3_QSYS_mm_interconnect_1" as="cmd_demux" />
  <messages>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 17 starting:altera_merlin_demultiplexer "submodules/S5_DDR3_QSYS_mm_interconnect_1_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=50,ST_CHANNEL_W=4,ST_DATA_W=82,USE_EXTERNAL_ARB=0"
   instancePathKey="S5_DDR3_QSYS:.:mm_interconnect_1:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="16.1"
   name="S5_DDR3_QSYS_mm_interconnect_1_cmd_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="4" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="82" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="50" />
  <generatedFiles>
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_1_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="S5_DDR3_QSYS_mm_interconnect_1"
     as="cmd_mux,cmd_mux_001,cmd_mux_002,cmd_mux_003" />
  <messages>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 16 starting:altera_merlin_multiplexer "submodules/S5_DDR3_QSYS_mm_interconnect_1_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Stratix V,MERLIN_PACKET_FORMAT=ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=4,ST_DATA_W=82,VALID_WIDTH=1"
   instancePathKey="S5_DDR3_QSYS:.:mm_interconnect_1:.:rsp_demux"
   kind="altera_merlin_demultiplexer"
   version="16.1"
   name="S5_DDR3_QSYS_mm_interconnect_1_rsp_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="4" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="ST_DATA_W" value="82" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_1_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="S5_DDR3_QSYS_mm_interconnect_1"
     as="rsp_demux,rsp_demux_001,rsp_demux_002,rsp_demux_003" />
  <messages>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 12 starting:altera_merlin_demultiplexer "submodules/S5_DDR3_QSYS_mm_interconnect_1_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0),NUM_INPUTS=4,PIPELINE_ARB=0,PKT_TRANS_LOCK=50,ST_CHANNEL_W=4,ST_DATA_W=82,USE_EXTERNAL_ARB=0"
   instancePathKey="S5_DDR3_QSYS:.:mm_interconnect_1:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="16.1"
   name="S5_DDR3_QSYS_mm_interconnect_1_rsp_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="4" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1" />
  <parameter name="NUM_INPUTS" value="4" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="82" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="50" />
  <generatedFiles>
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_1_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="S5_DDR3_QSYS_mm_interconnect_1" as="rsp_mux" />
  <messages>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 8 starting:altera_merlin_multiplexer "submodules/S5_DDR3_QSYS_mm_interconnect_1_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mem_if_nextgen_ddr3_controller_core:16.1:AC_PARITY=false,AC_ROM_MR0=0110001110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0110101110000,AC_ROM_MR0_DLL_RESET_MIRR=0110011101000,AC_ROM_MR0_MIRR=0110001101001,AC_ROM_MR1=0000001000110,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000100110,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0001000011000,AC_ROM_MR2_MIRR=0001000011000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,ADDR_CMD_DDR=0,ADDR_ORDER=0,ADDR_RATE_RATIO=1,AFI_ADDR_WIDTH=56,AFI_BANKADDR_WIDTH=12,AFI_CLK_EN_WIDTH=4,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=4,AFI_CS_WIDTH=4,AFI_DM_WIDTH=64,AFI_DQ_WIDTH=512,AFI_ODT_WIDTH=4,AFI_RATE_RATIO=4,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=32,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=32,AFI_WRITE_DQS_WIDTH=32,ALLOCATED_RFIFO_PORT=0,None,None,None,None,None,ALLOCATED_WFIFO_PORT=0,None,None,None,None,None,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AUTO_PD_CYCLES=0,AUTO_POWERDN_EN=false,AVL_ADDR_WIDTH=24,AVL_ADDR_WIDTH_PORT_0=0,AVL_ADDR_WIDTH_PORT_1=0,AVL_ADDR_WIDTH_PORT_2=0,AVL_ADDR_WIDTH_PORT_3=0,AVL_ADDR_WIDTH_PORT_4=0,AVL_ADDR_WIDTH_PORT_5=0,AVL_BE_WIDTH=64,AVL_DATA_WIDTH=512,AVL_DATA_WIDTH_PORT=32,32,32,32,32,32,AVL_DATA_WIDTH_PORT_0=0,AVL_DATA_WIDTH_PORT_1=0,AVL_DATA_WIDTH_PORT_2=0,AVL_DATA_WIDTH_PORT_3=0,AVL_DATA_WIDTH_PORT_4=0,AVL_DATA_WIDTH_PORT_5=0,AVL_MAX_SIZE=4,AVL_NUM_SYMBOLS=64,AVL_NUM_SYMBOLS_PORT_0=2,AVL_NUM_SYMBOLS_PORT_1=2,AVL_NUM_SYMBOLS_PORT_2=2,AVL_NUM_SYMBOLS_PORT_3=2,AVL_NUM_SYMBOLS_PORT_4=2,AVL_NUM_SYMBOLS_PORT_5=2,AVL_PORT=,AVL_SIZE_WIDTH=3,AVL_SYMBOL_WIDTH=8,AV_PORT_0_CONNECT_TO_CV_PORT=0,AV_PORT_1_CONNECT_TO_CV_PORT=1,AV_PORT_2_CONNECT_TO_CV_PORT=2,AV_PORT_3_CONNECT_TO_CV_PORT=3,AV_PORT_4_CONNECT_TO_CV_PORT=4,AV_PORT_5_CONNECT_TO_CV_PORT=5,BYTE_ENABLE=true,CFG_ADDR_ORDER=0,CFG_BURST_LENGTH=8,CFG_CLR_INTR=0,CFG_DATA_REORDERING_TYPE=INTER_BANK,CFG_ECC_DECODER_REG=0,CFG_ENABLE_NO_DM=0,CFG_ERRCMD_FIFO_REG=0,CFG_INTERFACE_WIDTH=64,CFG_MEM_CLK_ENTRY_CYCLES=40,CFG_PDN_EXIT_CYCLES=10,CFG_PORT_WIDTH_READ_ODT_CHIP=1,CFG_PORT_WIDTH_WRITE_ODT_CHIP=1,CFG_POWER_SAVING_EXIT_CYCLES=5,CFG_READ_ODT_CHIP=0,CFG_REORDER_DATA=true,CFG_SELF_RFSH_EXIT_CYCLES=512,CFG_STARVE_LIMIT=10,CFG_TCCD=2,CFG_TCCD_NS=2.5,CFG_TYPE=2,CFG_WRITE_ODT_CHIP=1,CONTINUE_AFTER_CAL_FAIL=false,CONTROLLER_LATENCY=5,CONTROLLER_TYPE=nextgen_v110,CPORT_TYPE_PORT=Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,CPORT_TYPE_PORT_0=0,CPORT_TYPE_PORT_1=0,CPORT_TYPE_PORT_2=0,CPORT_TYPE_PORT_3=0,CPORT_TYPE_PORT_4=0,CPORT_TYPE_PORT_5=0,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_AUTOPCH_EN=false,CTL_CMD_QUEUE_DEPTH=8,CTL_CSR_CONNECTION=INTERNAL_JTAG,CTL_CSR_ENABLED=false,CTL_CSR_READ_ONLY=1,CTL_CS_WIDTH=1,CTL_DEEP_POWERDN_EN=false,CTL_DYNAMIC_BANK_ALLOCATION=false,CTL_DYNAMIC_BANK_NUM=4,CTL_ECC_AUTO_CORRECTION_ENABLED=false,CTL_ECC_CSR_ENABLED=false,CTL_ECC_ENABLED=false,CTL_ECC_MULTIPLES_16_24_40_72=1,CTL_ECC_MULTIPLES_40_72=1,CTL_ENABLE_BURST_INTERRUPT=false,CTL_ENABLE_BURST_INTERRUPT_INT=false,CTL_ENABLE_BURST_TERMINATE=false,CTL_ENABLE_BURST_TERMINATE_INT=false,CTL_ENABLE_WDATA_PATH_LATENCY=false,CTL_HRB_ENABLED=false,CTL_LOOK_AHEAD_DEPTH=4,CTL_ODT_ENABLED=true,CTL_OUTPUT_REGD=false,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=0,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_REGDIMM_ENABLED=false,CTL_SELF_REFRESH=0,CTL_SELF_REFRESH_EN=false,CTL_TBP_NUM=4,CTL_USR_REFRESH=0,CTL_USR_REFRESH_EN=false,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=0,CTL_WR_TO_WR_EXTRA_CLK=0,CTL_ZQCAL_EN=false,CUT_NEW_FAMILY_TIMING=true,CV_AVL_ADDR_WIDTH_PORT_0=0,CV_AVL_ADDR_WIDTH_PORT_1=0,CV_AVL_ADDR_WIDTH_PORT_2=0,CV_AVL_ADDR_WIDTH_PORT_3=0,CV_AVL_ADDR_WIDTH_PORT_4=0,CV_AVL_ADDR_WIDTH_PORT_5=0,CV_AVL_DATA_WIDTH_PORT_0=0,CV_AVL_DATA_WIDTH_PORT_1=0,CV_AVL_DATA_WIDTH_PORT_2=0,CV_AVL_DATA_WIDTH_PORT_3=0,CV_AVL_DATA_WIDTH_PORT_4=0,CV_AVL_DATA_WIDTH_PORT_5=0,CV_AVL_NUM_SYMBOLS_PORT_0=2,CV_AVL_NUM_SYMBOLS_PORT_1=2,CV_AVL_NUM_SYMBOLS_PORT_2=2,CV_AVL_NUM_SYMBOLS_PORT_3=2,CV_AVL_NUM_SYMBOLS_PORT_4=2,CV_AVL_NUM_SYMBOLS_PORT_5=2,CV_CPORT_TYPE_PORT_0=0,CV_CPORT_TYPE_PORT_1=0,CV_CPORT_TYPE_PORT_2=0,CV_CPORT_TYPE_PORT_3=0,CV_CPORT_TYPE_PORT_4=0,CV_CPORT_TYPE_PORT_5=0,CV_ENUM_AUTO_PCH_ENABLE_0=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_1=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_2=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_3=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_4=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_5=DISABLED,CV_ENUM_CMD_PORT_IN_USE_0=FALSE,CV_ENUM_CMD_PORT_IN_USE_1=FALSE,CV_ENUM_CMD_PORT_IN_USE_2=FALSE,CV_ENUM_CMD_PORT_IN_USE_3=FALSE,CV_ENUM_CMD_PORT_IN_USE_4=FALSE,CV_ENUM_CMD_PORT_IN_USE_5=FALSE,CV_ENUM_CPORT0_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT0_TYPE=DISABLE,CV_ENUM_CPORT0_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_TYPE=DISABLE,CV_ENUM_CPORT1_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_TYPE=DISABLE,CV_ENUM_CPORT2_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_TYPE=DISABLE,CV_ENUM_CPORT3_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_TYPE=DISABLE,CV_ENUM_CPORT4_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_TYPE=DISABLE,CV_ENUM_CPORT5_WFIFO_MAP=FIFO_0,CV_ENUM_ENABLE_BONDING_0=DISABLED,CV_ENUM_ENABLE_BONDING_1=DISABLED,CV_ENUM_ENABLE_BONDING_2=DISABLED,CV_ENUM_ENABLE_BONDING_3=DISABLED,CV_ENUM_ENABLE_BONDING_4=DISABLED,CV_ENUM_ENABLE_BONDING_5=DISABLED,CV_ENUM_PORT0_WIDTH=PORT_64_BIT,CV_ENUM_PORT1_WIDTH=PORT_64_BIT,CV_ENUM_PORT2_WIDTH=PORT_64_BIT,CV_ENUM_PORT3_WIDTH=PORT_64_BIT,CV_ENUM_PORT4_WIDTH=PORT_64_BIT,CV_ENUM_PORT5_WIDTH=PORT_64_BIT,CV_ENUM_PRIORITY_0_0=WEIGHT_0,CV_ENUM_PRIORITY_0_1=WEIGHT_0,CV_ENUM_PRIORITY_0_2=WEIGHT_0,CV_ENUM_PRIORITY_0_3=WEIGHT_0,CV_ENUM_PRIORITY_0_4=WEIGHT_0,CV_ENUM_PRIORITY_0_5=WEIGHT_0,CV_ENUM_PRIORITY_1_0=WEIGHT_0,CV_ENUM_PRIORITY_1_1=WEIGHT_0,CV_ENUM_PRIORITY_1_2=WEIGHT_0,CV_ENUM_PRIORITY_1_3=WEIGHT_0,CV_ENUM_PRIORITY_1_4=WEIGHT_0,CV_ENUM_PRIORITY_1_5=WEIGHT_0,CV_ENUM_PRIORITY_2_0=WEIGHT_0,CV_ENUM_PRIORITY_2_1=WEIGHT_0,CV_ENUM_PRIORITY_2_2=WEIGHT_0,CV_ENUM_PRIORITY_2_3=WEIGHT_0,CV_ENUM_PRIORITY_2_4=WEIGHT_0,CV_ENUM_PRIORITY_2_5=WEIGHT_0,CV_ENUM_PRIORITY_3_0=WEIGHT_0,CV_ENUM_PRIORITY_3_1=WEIGHT_0,CV_ENUM_PRIORITY_3_2=WEIGHT_0,CV_ENUM_PRIORITY_3_3=WEIGHT_0,CV_ENUM_PRIORITY_3_4=WEIGHT_0,CV_ENUM_PRIORITY_3_5=WEIGHT_0,CV_ENUM_PRIORITY_4_0=WEIGHT_0,CV_ENUM_PRIORITY_4_1=WEIGHT_0,CV_ENUM_PRIORITY_4_2=WEIGHT_0,CV_ENUM_PRIORITY_4_3=WEIGHT_0,CV_ENUM_PRIORITY_4_4=WEIGHT_0,CV_ENUM_PRIORITY_4_5=WEIGHT_0,CV_ENUM_PRIORITY_5_0=WEIGHT_0,CV_ENUM_PRIORITY_5_1=WEIGHT_0,CV_ENUM_PRIORITY_5_2=WEIGHT_0,CV_ENUM_PRIORITY_5_3=WEIGHT_0,CV_ENUM_PRIORITY_5_4=WEIGHT_0,CV_ENUM_PRIORITY_5_5=WEIGHT_0,CV_ENUM_PRIORITY_6_0=WEIGHT_0,CV_ENUM_PRIORITY_6_1=WEIGHT_0,CV_ENUM_PRIORITY_6_2=WEIGHT_0,CV_ENUM_PRIORITY_6_3=WEIGHT_0,CV_ENUM_PRIORITY_6_4=WEIGHT_0,CV_ENUM_PRIORITY_6_5=WEIGHT_0,CV_ENUM_PRIORITY_7_0=WEIGHT_0,CV_ENUM_PRIORITY_7_1=WEIGHT_0,CV_ENUM_PRIORITY_7_2=WEIGHT_0,CV_ENUM_PRIORITY_7_3=WEIGHT_0,CV_ENUM_PRIORITY_7_4=WEIGHT_0,CV_ENUM_PRIORITY_7_5=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_RD_DWIDTH_0=DWIDTH_0,CV_ENUM_RD_DWIDTH_1=DWIDTH_0,CV_ENUM_RD_DWIDTH_2=DWIDTH_0,CV_ENUM_RD_DWIDTH_3=DWIDTH_0,CV_ENUM_RD_DWIDTH_4=DWIDTH_0,CV_ENUM_RD_DWIDTH_5=DWIDTH_0,CV_ENUM_RD_PORT_INFO_0=USE_NO,CV_ENUM_RD_PORT_INFO_1=USE_NO,CV_ENUM_RD_PORT_INFO_2=USE_NO,CV_ENUM_RD_PORT_INFO_3=USE_NO,CV_ENUM_RD_PORT_INFO_4=USE_NO,CV_ENUM_RD_PORT_INFO_5=USE_NO,CV_ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_WR_DWIDTH_0=DWIDTH_0,CV_ENUM_WR_DWIDTH_1=DWIDTH_0,CV_ENUM_WR_DWIDTH_2=DWIDTH_0,CV_ENUM_WR_DWIDTH_3=DWIDTH_0,CV_ENUM_WR_DWIDTH_4=DWIDTH_0,CV_ENUM_WR_DWIDTH_5=DWIDTH_0,CV_ENUM_WR_PORT_INFO_0=USE_NO,CV_ENUM_WR_PORT_INFO_1=USE_NO,CV_ENUM_WR_PORT_INFO_2=USE_NO,CV_ENUM_WR_PORT_INFO_3=USE_NO,CV_ENUM_WR_PORT_INFO_4=USE_NO,CV_ENUM_WR_PORT_INFO_5=USE_NO,CV_INTG_RCFG_SUM_WT_PRIORITY_0=0,CV_INTG_RCFG_SUM_WT_PRIORITY_1=0,CV_INTG_RCFG_SUM_WT_PRIORITY_2=0,CV_INTG_RCFG_SUM_WT_PRIORITY_3=0,CV_INTG_RCFG_SUM_WT_PRIORITY_4=0,CV_INTG_RCFG_SUM_WT_PRIORITY_5=0,CV_INTG_RCFG_SUM_WT_PRIORITY_6=0,CV_INTG_RCFG_SUM_WT_PRIORITY_7=0,CV_INTG_SUM_WT_PRIORITY_0=0,CV_INTG_SUM_WT_PRIORITY_1=0,CV_INTG_SUM_WT_PRIORITY_2=0,CV_INTG_SUM_WT_PRIORITY_3=0,CV_INTG_SUM_WT_PRIORITY_4=0,CV_INTG_SUM_WT_PRIORITY_5=0,CV_INTG_SUM_WT_PRIORITY_6=0,CV_INTG_SUM_WT_PRIORITY_7=0,CV_LSB_RFIFO_PORT_0=5,CV_LSB_RFIFO_PORT_1=5,CV_LSB_RFIFO_PORT_2=5,CV_LSB_RFIFO_PORT_3=5,CV_LSB_RFIFO_PORT_4=5,CV_LSB_RFIFO_PORT_5=5,CV_LSB_WFIFO_PORT_0=5,CV_LSB_WFIFO_PORT_1=5,CV_LSB_WFIFO_PORT_2=5,CV_LSB_WFIFO_PORT_3=5,CV_LSB_WFIFO_PORT_4=5,CV_LSB_WFIFO_PORT_5=5,CV_MSB_RFIFO_PORT_0=5,CV_MSB_RFIFO_PORT_1=5,CV_MSB_RFIFO_PORT_2=5,CV_MSB_RFIFO_PORT_3=5,CV_MSB_RFIFO_PORT_4=5,CV_MSB_RFIFO_PORT_5=5,CV_MSB_WFIFO_PORT_0=5,CV_MSB_WFIFO_PORT_1=5,CV_MSB_WFIFO_PORT_2=5,CV_MSB_WFIFO_PORT_3=5,CV_MSB_WFIFO_PORT_4=5,CV_MSB_WFIFO_PORT_5=5,CV_PORT_0_CONNECT_TO_AV_PORT=0,CV_PORT_1_CONNECT_TO_AV_PORT=1,CV_PORT_2_CONNECT_TO_AV_PORT=2,CV_PORT_3_CONNECT_TO_AV_PORT=3,CV_PORT_4_CONNECT_TO_AV_PORT=4,CV_PORT_5_CONNECT_TO_AV_PORT=5,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEBUG_MODE=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Stratix V,DEVICE_FAMILY_PARAM=Stratix V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,DWIDTH_RATIO=8,ENABLE_BONDING=false,ENABLE_BURST_MERGE=false,ENABLE_CTRL_AVALON_INTERFACE=true,ENABLE_USER_ECC=false,ENUM_ATTR_COUNTER_ONE_RESET=DISABLED,ENUM_ATTR_COUNTER_ZERO_RESET=DISABLED,ENUM_ATTR_STATIC_CONFIG_VALID=DISABLED,ENUM_AUTO_PCH_ENABLE_0=DISABLED,ENUM_AUTO_PCH_ENABLE_1=DISABLED,ENUM_AUTO_PCH_ENABLE_2=DISABLED,ENUM_AUTO_PCH_ENABLE_3=DISABLED,ENUM_AUTO_PCH_ENABLE_4=DISABLED,ENUM_AUTO_PCH_ENABLE_5=DISABLED,ENUM_CAL_REQ=DISABLED,ENUM_CFG_BURST_LENGTH=BL_8,ENUM_CFG_INTERFACE_WIDTH=DWIDTH_32,ENUM_CFG_SELF_RFSH_EXIT_CYCLES=,ENUM_CFG_STARVE_LIMIT=STARVE_LIMIT_32,ENUM_CFG_TYPE=DDR3,ENUM_CLOCK_OFF_0=DISABLED,ENUM_CLOCK_OFF_1=DISABLED,ENUM_CLOCK_OFF_2=DISABLED,ENUM_CLOCK_OFF_3=DISABLED,ENUM_CLOCK_OFF_4=DISABLED,ENUM_CLOCK_OFF_5=DISABLED,ENUM_CLR_INTR=NO_CLR_INTR,ENUM_CMD_PORT_IN_USE_0=FALSE,ENUM_CMD_PORT_IN_USE_1=FALSE,ENUM_CMD_PORT_IN_USE_2=FALSE,ENUM_CMD_PORT_IN_USE_3=FALSE,ENUM_CMD_PORT_IN_USE_4=FALSE,ENUM_CMD_PORT_IN_USE_5=FALSE,ENUM_CPORT0_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT0_RFIFO_MAP=FIFO_0,ENUM_CPORT0_TYPE=DISABLE,ENUM_CPORT0_WFIFO_MAP=FIFO_0,ENUM_CPORT1_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT1_RFIFO_MAP=FIFO_0,ENUM_CPORT1_TYPE=DISABLE,ENUM_CPORT1_WFIFO_MAP=FIFO_0,ENUM_CPORT2_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT2_RFIFO_MAP=FIFO_0,ENUM_CPORT2_TYPE=DISABLE,ENUM_CPORT2_WFIFO_MAP=FIFO_0,ENUM_CPORT3_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT3_RFIFO_MAP=FIFO_0,ENUM_CPORT3_TYPE=DISABLE,ENUM_CPORT3_WFIFO_MAP=FIFO_0,ENUM_CPORT4_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT4_RFIFO_MAP=FIFO_0,ENUM_CPORT4_TYPE=DISABLE,ENUM_CPORT4_WFIFO_MAP=FIFO_0,ENUM_CPORT5_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT5_RFIFO_MAP=FIFO_0,ENUM_CPORT5_TYPE=DISABLE,ENUM_CPORT5_WFIFO_MAP=FIFO_0,ENUM_CTL_ADDR_ORDER=CHIP_BANK_ROW_COL,ENUM_CTL_ECC_ENABLED=CTL_ECC_DISABLED,ENUM_CTL_ECC_RMW_ENABLED=CTL_ECC_RMW_DISABLED,ENUM_CTL_REGDIMM_ENABLED=REGDIMM_DISABLED,ENUM_CTL_USR_REFRESH=CTL_USR_REFRESH_DISABLED,ENUM_CTRL_WIDTH=DATA_WIDTH_64_BIT,ENUM_DELAY_BONDING=BONDING_LATENCY_0,ENUM_DFX_BYPASS_ENABLE=DFX_BYPASS_DISABLED,ENUM_DISABLE_MERGING=MERGING_ENABLED,ENUM_ECC_DQ_WIDTH=ECC_DQ_WIDTH_0,ENUM_ENABLE_ATPG=DISABLED,ENUM_ENABLE_BONDING_0=DISABLED,ENUM_ENABLE_BONDING_1=DISABLED,ENUM_ENABLE_BONDING_2=DISABLED,ENUM_ENABLE_BONDING_3=DISABLED,ENUM_ENABLE_BONDING_4=DISABLED,ENUM_ENABLE_BONDING_5=DISABLED,ENUM_ENABLE_BONDING_WRAPBACK=DISABLED,ENUM_ENABLE_BURST_INTERRUPT=DISABLED,ENUM_ENABLE_BURST_TERMINATE=DISABLED,ENUM_ENABLE_DQS_TRACKING=DISABLED,ENUM_ENABLE_ECC_CODE_OVERWRITES=DISABLED,ENUM_ENABLE_FAST_EXIT_PPD=DISABLED,ENUM_ENABLE_INTR=DISABLED,ENUM_ENABLE_NO_DM=DISABLED,ENUM_ENABLE_PIPELINEGLOBAL=DISABLED,ENUM_GANGED_ARF=DISABLED,ENUM_GEN_DBE=GEN_DBE_DISABLED,ENUM_GEN_SBE=GEN_SBE_DISABLED,ENUM_INC_SYNC=FIFO_SET_2,ENUM_LOCAL_IF_CS_WIDTH=ADDR_WIDTH_2,ENUM_MASK_CORR_DROPPED_INTR=DISABLED,ENUM_MASK_DBE_INTR=DISABLED,ENUM_MASK_SBE_INTR=DISABLED,ENUM_MEM_IF_AL=AL_0,ENUM_MEM_IF_BANKADDR_WIDTH=ADDR_WIDTH_3,ENUM_MEM_IF_BURSTLENGTH=MEM_IF_BURSTLENGTH_8,ENUM_MEM_IF_COLADDR_WIDTH=ADDR_WIDTH_12,ENUM_MEM_IF_CS_PER_RANK=MEM_IF_CS_PER_RANK_1,ENUM_MEM_IF_CS_WIDTH=MEM_IF_CS_WIDTH_1,ENUM_MEM_IF_DQS_WIDTH=DQS_WIDTH_4,ENUM_MEM_IF_DQ_PER_CHIP=MEM_IF_DQ_PER_CHIP_8,ENUM_MEM_IF_DWIDTH=MEM_IF_DWIDTH_32,ENUM_MEM_IF_MEMTYPE=DDR3_SDRAM,ENUM_MEM_IF_ROWADDR_WIDTH=ADDR_WIDTH_16,ENUM_MEM_IF_SPEEDBIN=DDR3_1066_6_6_6,ENUM_MEM_IF_TCCD=TCCD_4,ENUM_MEM_IF_TCL=TCL_6,ENUM_MEM_IF_TCWL=TCWL_5,ENUM_MEM_IF_TFAW=TFAW_16,ENUM_MEM_IF_TMRD=,ENUM_MEM_IF_TRAS=TRAS_16,ENUM_MEM_IF_TRC=TRC_22,ENUM_MEM_IF_TRCD=TRCD_6,ENUM_MEM_IF_TRP=TRP_6,ENUM_MEM_IF_TRRD=TRRD_4,ENUM_MEM_IF_TRTP=TRTP_4,ENUM_MEM_IF_TWR=TWR_6,ENUM_MEM_IF_TWTR=TWTR_4,ENUM_MMR_CFG_MEM_BL=MP_BL_8,ENUM_OUTPUT_REGD=DISABLED,ENUM_PDN_EXIT_CYCLES=SLOW_EXIT,ENUM_PORT0_WIDTH=PORT_64_BIT,ENUM_PORT1_WIDTH=PORT_64_BIT,ENUM_PORT2_WIDTH=PORT_64_BIT,ENUM_PORT3_WIDTH=PORT_64_BIT,ENUM_PORT4_WIDTH=PORT_64_BIT,ENUM_PORT5_WIDTH=PORT_64_BIT,ENUM_PRIORITY_0_0=WEIGHT_0,ENUM_PRIORITY_0_1=WEIGHT_0,ENUM_PRIORITY_0_2=WEIGHT_0,ENUM_PRIORITY_0_3=WEIGHT_0,ENUM_PRIORITY_0_4=WEIGHT_0,ENUM_PRIORITY_0_5=WEIGHT_0,ENUM_PRIORITY_1_0=WEIGHT_0,ENUM_PRIORITY_1_1=WEIGHT_0,ENUM_PRIORITY_1_2=WEIGHT_0,ENUM_PRIORITY_1_3=WEIGHT_0,ENUM_PRIORITY_1_4=WEIGHT_0,ENUM_PRIORITY_1_5=WEIGHT_0,ENUM_PRIORITY_2_0=WEIGHT_0,ENUM_PRIORITY_2_1=WEIGHT_0,ENUM_PRIORITY_2_2=WEIGHT_0,ENUM_PRIORITY_2_3=WEIGHT_0,ENUM_PRIORITY_2_4=WEIGHT_0,ENUM_PRIORITY_2_5=WEIGHT_0,ENUM_PRIORITY_3_0=WEIGHT_0,ENUM_PRIORITY_3_1=WEIGHT_0,ENUM_PRIORITY_3_2=WEIGHT_0,ENUM_PRIORITY_3_3=WEIGHT_0,ENUM_PRIORITY_3_4=WEIGHT_0,ENUM_PRIORITY_3_5=WEIGHT_0,ENUM_PRIORITY_4_0=WEIGHT_0,ENUM_PRIORITY_4_1=WEIGHT_0,ENUM_PRIORITY_4_2=WEIGHT_0,ENUM_PRIORITY_4_3=WEIGHT_0,ENUM_PRIORITY_4_4=WEIGHT_0,ENUM_PRIORITY_4_5=WEIGHT_0,ENUM_PRIORITY_5_0=WEIGHT_0,ENUM_PRIORITY_5_1=WEIGHT_0,ENUM_PRIORITY_5_2=WEIGHT_0,ENUM_PRIORITY_5_3=WEIGHT_0,ENUM_PRIORITY_5_4=WEIGHT_0,ENUM_PRIORITY_5_5=WEIGHT_0,ENUM_PRIORITY_6_0=WEIGHT_0,ENUM_PRIORITY_6_1=WEIGHT_0,ENUM_PRIORITY_6_2=WEIGHT_0,ENUM_PRIORITY_6_3=WEIGHT_0,ENUM_PRIORITY_6_4=WEIGHT_0,ENUM_PRIORITY_6_5=WEIGHT_0,ENUM_PRIORITY_7_0=WEIGHT_0,ENUM_PRIORITY_7_1=WEIGHT_0,ENUM_PRIORITY_7_2=WEIGHT_0,ENUM_PRIORITY_7_3=WEIGHT_0,ENUM_PRIORITY_7_4=WEIGHT_0,ENUM_PRIORITY_7_5=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,ENUM_RD_DWIDTH_0=DWIDTH_0,ENUM_RD_DWIDTH_1=DWIDTH_0,ENUM_RD_DWIDTH_2=DWIDTH_0,ENUM_RD_DWIDTH_3=DWIDTH_0,ENUM_RD_DWIDTH_4=DWIDTH_0,ENUM_RD_DWIDTH_5=DWIDTH_0,ENUM_RD_FIFO_IN_USE_0=FALSE,ENUM_RD_FIFO_IN_USE_1=FALSE,ENUM_RD_FIFO_IN_USE_2=FALSE,ENUM_RD_FIFO_IN_USE_3=FALSE,ENUM_RD_PORT_INFO_0=USE_NO,ENUM_RD_PORT_INFO_1=USE_NO,ENUM_RD_PORT_INFO_2=USE_NO,ENUM_RD_PORT_INFO_3=USE_NO,ENUM_RD_PORT_INFO_4=USE_NO,ENUM_RD_PORT_INFO_5=USE_NO,ENUM_READ_ODT_CHIP=ODT_DISABLED,ENUM_REORDER_DATA=DATA_REORDERING,ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_SINGLE_READY_0=CONCATENATE_RDY,ENUM_SINGLE_READY_1=CONCATENATE_RDY,ENUM_SINGLE_READY_2=CONCATENATE_RDY,ENUM_SINGLE_READY_3=CONCATENATE_RDY,ENUM_STATIC_WEIGHT_0=WEIGHT_0,ENUM_STATIC_WEIGHT_1=WEIGHT_0,ENUM_STATIC_WEIGHT_2=WEIGHT_0,ENUM_STATIC_WEIGHT_3=WEIGHT_0,ENUM_STATIC_WEIGHT_4=WEIGHT_0,ENUM_STATIC_WEIGHT_5=WEIGHT_0,ENUM_SYNC_MODE_0=ASYNCHRONOUS,ENUM_SYNC_MODE_1=ASYNCHRONOUS,ENUM_SYNC_MODE_2=ASYNCHRONOUS,ENUM_SYNC_MODE_3=ASYNCHRONOUS,ENUM_SYNC_MODE_4=ASYNCHRONOUS,ENUM_SYNC_MODE_5=ASYNCHRONOUS,ENUM_TEST_MODE=NORMAL_MODE,ENUM_THLD_JAR1_0=THRESHOLD_32,ENUM_THLD_JAR1_1=THRESHOLD_32,ENUM_THLD_JAR1_2=THRESHOLD_32,ENUM_THLD_JAR1_3=THRESHOLD_32,ENUM_THLD_JAR1_4=THRESHOLD_32,ENUM_THLD_JAR1_5=THRESHOLD_32,ENUM_THLD_JAR2_0=THRESHOLD_16,ENUM_THLD_JAR2_1=THRESHOLD_16,ENUM_THLD_JAR2_2=THRESHOLD_16,ENUM_THLD_JAR2_3=THRESHOLD_16,ENUM_THLD_JAR2_4=THRESHOLD_16,ENUM_THLD_JAR2_5=THRESHOLD_16,ENUM_USER_ECC_EN=DISABLE,ENUM_USER_PRIORITY_0=PRIORITY_0,ENUM_USER_PRIORITY_1=PRIORITY_0,ENUM_USER_PRIORITY_2=PRIORITY_0,ENUM_USER_PRIORITY_3=PRIORITY_0,ENUM_USER_PRIORITY_4=PRIORITY_0,ENUM_USER_PRIORITY_5=PRIORITY_0,ENUM_USE_ALMOST_EMPTY_0=EMPTY,ENUM_USE_ALMOST_EMPTY_1=EMPTY,ENUM_USE_ALMOST_EMPTY_2=EMPTY,ENUM_USE_ALMOST_EMPTY_3=EMPTY,ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO0_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO1_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO2_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO3_RDY_ALMOST_FULL=NOT_FULL,ENUM_WRITE_ODT_CHIP=ODT_DISABLED,ENUM_WR_DWIDTH_0=DWIDTH_0,ENUM_WR_DWIDTH_1=DWIDTH_0,ENUM_WR_DWIDTH_2=DWIDTH_0,ENUM_WR_DWIDTH_3=DWIDTH_0,ENUM_WR_DWIDTH_4=DWIDTH_0,ENUM_WR_DWIDTH_5=DWIDTH_0,ENUM_WR_FIFO_IN_USE_0=FALSE,ENUM_WR_FIFO_IN_USE_1=FALSE,ENUM_WR_FIFO_IN_USE_2=FALSE,ENUM_WR_FIFO_IN_USE_3=FALSE,ENUM_WR_PORT_INFO_0=USE_NO,ENUM_WR_PORT_INFO_1=USE_NO,ENUM_WR_PORT_INFO_2=USE_NO,ENUM_WR_PORT_INFO_3=USE_NO,ENUM_WR_PORT_INFO_4=USE_NO,ENUM_WR_PORT_INFO_5=USE_NO,EXPORT_CSR_PORT=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INTG_CYC_TO_RLD_JARS_0=1,INTG_CYC_TO_RLD_JARS_1=1,INTG_CYC_TO_RLD_JARS_2=1,INTG_CYC_TO_RLD_JARS_3=1,INTG_CYC_TO_RLD_JARS_4=1,INTG_CYC_TO_RLD_JARS_5=1,INTG_EXTRA_CTL_CLK_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK=0,INTG_EXTRA_CTL_CLK_ACT_TO_PCH=0,INTG_EXTRA_CTL_CLK_ACT_TO_RDWR=0,INTG_EXTRA_CTL_CLK_ARF_PERIOD=0,INTG_EXTRA_CTL_CLK_ARF_TO_VALID=0,INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID=0,INTG_EXTRA_CTL_CLK_PCH_TO_VALID=0,INTG_EXTRA_CTL_CLK_PDN_PERIOD=0,INTG_EXTRA_CTL_CLK_PDN_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_TO_PCH=0,INTG_EXTRA_CTL_CLK_RD_TO_RD=0,INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_RD_TO_WR=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_BC=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_SRF_TO_VALID=0,INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL=0,INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_WR_TO_PCH=0,INTG_EXTRA_CTL_CLK_WR_TO_RD=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_BC=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_WR_TO_WR=0,INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP=0,INTG_MEM_AUTO_PD_CYCLES=0,INTG_MEM_CLK_ENTRY_CYCLES=10,INTG_MEM_IF_TREFI=3120,INTG_MEM_IF_TRFC=34,INTG_POWER_SAVING_EXIT_CYCLES=5,INTG_RCFG_SUM_WT_PRIORITY_0=0,INTG_RCFG_SUM_WT_PRIORITY_1=0,INTG_RCFG_SUM_WT_PRIORITY_2=0,INTG_RCFG_SUM_WT_PRIORITY_3=0,INTG_RCFG_SUM_WT_PRIORITY_4=0,INTG_RCFG_SUM_WT_PRIORITY_5=0,INTG_RCFG_SUM_WT_PRIORITY_6=0,INTG_RCFG_SUM_WT_PRIORITY_7=0,INTG_SUM_WT_PRIORITY_0=0,INTG_SUM_WT_PRIORITY_1=0,INTG_SUM_WT_PRIORITY_2=0,INTG_SUM_WT_PRIORITY_3=0,INTG_SUM_WT_PRIORITY_4=0,INTG_SUM_WT_PRIORITY_5=0,INTG_SUM_WT_PRIORITY_6=0,INTG_SUM_WT_PRIORITY_7=0,IS_ES_DEVICE=false,LOCAL_CS_WIDTH=0,LOCAL_ID_WIDTH=8,LOW_LATENCY=false,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x000000000000000000,LRDIMM_INT=0,LSB_RFIFO_PORT_0=5,LSB_RFIFO_PORT_1=5,LSB_RFIFO_PORT_2=5,LSB_RFIFO_PORT_3=5,LSB_RFIFO_PORT_4=5,LSB_RFIFO_PORT_5=5,LSB_WFIFO_PORT_0=5,LSB_WFIFO_PORT_1=5,LSB_WFIFO_PORT_2=5,LSB_WFIFO_PORT_3=5,LSB_WFIFO_PORT_4=5,LSB_WFIFO_PORT_5=5,MAX10_CFG=false,MAX_PENDING_RD_CMD=16,MAX_PENDING_WR_CMD=8,MEM_ADD_LAT=0,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_AUTO_PD_CYCLES=0,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=800.0,MEM_CLK_FREQ_MAX=800.0,MEM_CLK_MAX_NS=1.25,MEM_CLK_MAX_PS=1250.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=RZQ/7,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=14,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_RTT_NOM=RZQ/6,MEM_RTT_WR=RZQ/4,MEM_SRT=Normal,MEM_TCL=11,MEM_TDQSCK=1,MEM_TFAW=24,MEM_TFAW_NS=30.0,MEM_TINIT_CK=400000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=28,MEM_TRAS_NS=35.0,MEM_TRC=39,MEM_TRCD=11,MEM_TRCD_NS=13.75,MEM_TREFI=6240,MEM_TREFI_US=7.8,MEM_TRFC=128,MEM_TRFC_NS=160.0,MEM_TRP=11,MEM_TRP_NS=13.75,MEM_TRRD=5,MEM_TRRD_NS=6.0,MEM_TRTP=6,MEM_TRTP_NS=7.5,MEM_TWR=12,MEM_TWR_NS=15.0,MEM_TWTR=4,MEM_TYPE=DDR3,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL=8,MEM_WTCL_INT=8,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=7,MR0_DLL=1,MR0_PD=0,MR0_WR=6,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=1,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=3,MR2_RTT_WR=1,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,MSB_RFIFO_PORT_0=5,MSB_RFIFO_PORT_1=5,MSB_RFIFO_PORT_2=5,MSB_RFIFO_PORT_3=5,MSB_RFIFO_PORT_4=5,MSB_RFIFO_PORT_5=5,MSB_WFIFO_PORT_0=5,MSB_WFIFO_PORT_1=5,MSB_WFIFO_PORT_2=5,MSB_WFIFO_PORT_3=5,MSB_WFIFO_PORT_4=5,MSB_WFIFO_PORT_5=5,MULTICAST_EN=false,NEXTGEN=true,NUM_OF_PORTS=1,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,POWER_OF_TWO_BUS=true,PRE_V_SERIES_FAMILY=false,PRIORITY_PORT=0,1,1,1,1,1,PRIORITY_PORT_0=0,PRIORITY_PORT_1=0,PRIORITY_PORT_2=0,PRIORITY_PORT_3=0,PRIORITY_PORT_4=0,PRIORITY_PORT_5=0,RATE=Quarter,RDBUFFER_ADDR_WIDTH=7,RDIMM=false,RDIMM_CONFIG=0,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=8,SOPC_COMPAT_RESET=false,SPEED_GRADE=2,STARVE_LIMIT=10,SYS_INFO_DEVICE_FAMILY=Stratix V,TG_TEMP_PORT_0=0,TG_TEMP_PORT_1=0,TG_TEMP_PORT_2=0,TG_TEMP_PORT_3=0,TG_TEMP_PORT_4=0,TG_TEMP_PORT_5=0,TIMING_TDH=45,TIMING_TDQSCK=255,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=100,TIMING_TDQSS=0.27,TIMING_TDS=10,TIMING_TDSH=0.18,TIMING_TDSS=0.18,TIMING_TIH=120,TIMING_TIS=170,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRK_PARALLEL_SCC_LOAD=true,USE_AXI_ADAPTOR=false,USE_DQS_TRACKING=true,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_MM_ADAPTOR=true,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SHADOW_REGS=false,VECT_ATTR_COUNTER_ONE_MASK=0,VECT_ATTR_COUNTER_ONE_MATCH=0,VECT_ATTR_COUNTER_ZERO_MASK=0,VECT_ATTR_COUNTER_ZERO_MATCH=0,VECT_ATTR_DEBUG_SELECT_BYTE=0,WEIGHT_PORT=0,0,0,0,0,0,WEIGHT_PORT_0=0,WEIGHT_PORT_1=0,WEIGHT_PORT_2=0,WEIGHT_PORT_3=0,WEIGHT_PORT_4=0,WEIGHT_PORT_5=0,WRBUFFER_ADDR_WIDTH=6"
   instancePathKey="S5_DDR3_QSYS:.:mem_if_ddr3_emif:.:c0:.:ng0"
   kind="altera_mem_if_nextgen_ddr3_controller_core"
   version="16.1"
   name="alt_mem_if_nextgen_ddr3_controller_core">
  <parameter name="VECT_ATTR_COUNTER_ZERO_MATCH" value="0" />
  <parameter name="ENUM_GANGED_ARF" value="DISABLED" />
  <parameter name="LRDIMM_INT" value="0" />
  <parameter name="ENUM_CPORT0_WFIFO_MAP" value="FIFO_0" />
  <parameter name="MEM_IF_ADDR_WIDTH_MIN" value="13" />
  <parameter name="MEM_DQS_TO_CLK_CAPTURE_DELAY" value="100" />
  <parameter name="CFG_DATA_REORDERING_TYPE" value="INTER_BANK" />
  <parameter name="MEM_LEVELING" value="true" />
  <parameter name="CV_ENUM_PRIORITY_1_0" value="WEIGHT_0" />
  <parameter name="ENUM_MEM_IF_TRRD" value="TRRD_4" />
  <parameter name="CV_ENUM_PRIORITY_1_2" value="WEIGHT_0" />
  <parameter name="ENUM_ATTR_COUNTER_ZERO_RESET" value="DISABLED" />
  <parameter name="CV_ENUM_PRIORITY_1_1" value="WEIGHT_0" />
  <parameter name="MEM_ADD_LAT" value="0" />
  <parameter name="CV_ENUM_PRIORITY_1_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_1_3" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_WR" value="0" />
  <parameter name="CV_ENUM_PRIORITY_1_5" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT" value="0" />
  <parameter name="CTL_RD_TO_RD_EXTRA_CLK" value="0" />
  <parameter name="WEIGHT_PORT" value="0,0,0,0,0,0" />
  <parameter name="ENUM_PORT4_WIDTH" value="PORT_64_BIT" />
  <parameter name="INTG_MEM_IF_TRFC" value="34" />
  <parameter name="MEM_REGDIMM_ENABLED" value="false" />
  <parameter name="AFI_DQ_WIDTH" value="512" />
  <parameter name="AP_MODE_EN" value="0" />
  <parameter name="ENUM_CPORT5_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="INTG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="ENUM_CPORT2_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="VECT_ATTR_COUNTER_ZERO_MASK" value="0" />
  <parameter name="ALLOCATED_WFIFO_PORT" value="0,None,None,None,None,None" />
  <parameter name="MEM_TRAS_NS" value="35.0" />
  <parameter name="INTG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="CV_ENUM_CPORT2_WFIFO_MAP" value="FIFO_0" />
  <parameter name="INTG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="ENABLE_BONDING" value="false" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_WR_BC" value="0" />
  <parameter name="CV_ENUM_PORT1_WIDTH" value="PORT_64_BIT" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP" value="0" />
  <parameter name="ENUM_CPORT1_RFIFO_MAP" value="FIFO_0" />
  <parameter name="RDIMM_CONFIG" value="0" />
  <parameter name="CV_ENUM_CPORT3_RFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_ENABLE_INTR" value="DISABLED" />
  <parameter name="INTG_MEM_AUTO_PD_CYCLES" value="0" />
  <parameter name="AVL_DATA_WIDTH" value="512" />
  <parameter name="MEM_IF_BOARD_BASE_DELAY" value="10" />
  <parameter name="CTL_DYNAMIC_BANK_NUM" value="4" />
  <parameter name="MR1_RDQS" value="0" />
  <parameter name="ENUM_MEM_IF_ROWADDR_WIDTH" value="ADDR_WIDTH_16" />
  <parameter name="MR0_PD" value="0" />
  <parameter name="MEM_VENDOR" value="Micron" />
  <parameter name="MEM_IF_CS_PER_RANK" value="1" />
  <parameter name="CV_PORT_1_CONNECT_TO_AV_PORT" value="1" />
  <parameter name="TRK_PARALLEL_SCC_LOAD" value="true" />
  <parameter name="CV_ENUM_CPORT1_TYPE" value="DISABLE" />
  <parameter name="USE_MEM_CLK_FREQ" value="false" />
  <parameter name="CV_MSB_WFIFO_PORT_5" value="5" />
  <parameter name="CFG_READ_ODT_CHIP" value="0" />
  <parameter name="CV_MSB_WFIFO_PORT_4" value="5" />
  <parameter name="CV_MSB_WFIFO_PORT_3" value="5" />
  <parameter name="RDIMM" value="false" />
  <parameter name="ENUM_MEM_IF_COLADDR_WIDTH" value="ADDR_WIDTH_12" />
  <parameter name="ENABLE_USER_ECC" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_ARF_PERIOD" value="0" />
  <parameter name="MEM_TRC" value="39" />
  <parameter name="AVL_ADDR_WIDTH_PORT_2" value="0" />
  <parameter name="ENUM_PRIORITY_6_4" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID" value="0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_3" value="USE_NO" />
  <parameter name="AVL_ADDR_WIDTH_PORT_1" value="0" />
  <parameter name="ENUM_PRIORITY_6_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_2" value="USE_NO" />
  <parameter name="AVL_ADDR_WIDTH_PORT_0" value="0" />
  <parameter name="ENUM_PRIORITY_6_2" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_5" value="USE_NO" />
  <parameter name="ENUM_PRIORITY_6_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_4" value="USE_NO" />
  <parameter name="ENUM_PRIORITY_6_0" value="WEIGHT_0" />
  <parameter name="AFI_CS_WIDTH" value="4" />
  <parameter name="AVL_ADDR_WIDTH_PORT_5" value="0" />
  <parameter name="ENUM_PRIORITY_6_1" value="WEIGHT_0" />
  <parameter name="AVL_ADDR_WIDTH_PORT_4" value="0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_1" value="USE_NO" />
  <parameter name="AVL_ADDR_WIDTH_PORT_3" value="0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_0" value="USE_NO" />
  <parameter name="CV_MSB_WFIFO_PORT_2" value="5" />
  <parameter name="CV_MSB_WFIFO_PORT_1" value="5" />
  <parameter name="ENUM_CPORT4_WFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_MSB_WFIFO_PORT_0" value="5" />
  <parameter name="TG_TEMP_PORT_5" value="0" />
  <parameter name="TG_TEMP_PORT_3" value="0" />
  <parameter name="TG_TEMP_PORT_4" value="0" />
  <parameter name="TG_TEMP_PORT_1" value="0" />
  <parameter name="TG_TEMP_PORT_2" value="0" />
  <parameter name="TG_TEMP_PORT_0" value="0" />
  <parameter name="ENUM_MEM_IF_BURSTLENGTH" value="MEM_IF_BURSTLENGTH_8" />
  <parameter name="CFG_ENABLE_NO_DM" value="0" />
  <parameter name="MR1_TDQS" value="0" />
  <parameter name="INTG_MEM_CLK_ENTRY_CYCLES" value="10" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DIMM" value="1" />
  <parameter name="CTL_ECC_MULTIPLES_16_24_40_72" value="1" />
  <parameter name="CV_ENUM_RFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_MEM_IF_TCWL" value="TCWL_5" />
  <parameter name="DEVICE_FAMILY" value="Stratix V" />
  <parameter name="CTL_ENABLE_BURST_TERMINATE" value="false" />
  <parameter name="REFRESH_BURST_VALIDATION" value="false" />
  <parameter name="DEVICE_FAMILY_PARAM" value="Stratix V" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID" value="0" />
  <parameter name="ENUM_MEM_IF_TRTP" value="TRTP_4" />
  <parameter name="INTG_POWER_SAVING_EXIT_CYCLES" value="5" />
  <parameter name="MEM_IF_ADDR_WIDTH" value="14" />
  <parameter name="CSR_ADDR_WIDTH" value="8" />
  <parameter name="INTG_EXTRA_CTL_CLK_SRF_TO_VALID" value="0" />
  <parameter name="CV_ENUM_WR_DWIDTH_0" value="DWIDTH_0" />
  <parameter name="CV_ENUM_WR_DWIDTH_1" value="DWIDTH_0" />
  <parameter name="RDIMM_INT" value="0" />
  <parameter name="CV_ENUM_WR_DWIDTH_2" value="DWIDTH_0" />
  <parameter name="CTL_CSR_READ_ONLY" value="1" />
  <parameter name="ENUM_MASK_DBE_INTR" value="DISABLED" />
  <parameter name="CV_ENUM_WR_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="CV_ENUM_WR_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="CV_ENUM_WR_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="AC_ROM_MR0_MIRR" value="0110001101001" />
  <parameter name="MEM_TWTR" value="4" />
  <parameter name="ENUM_ENABLE_BURST_INTERRUPT" value="DISABLED" />
  <parameter name="CV_ENUM_WFIFO2_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="WEIGHT_PORT_2" value="0" />
  <parameter name="WEIGHT_PORT_1" value="0" />
  <parameter name="WEIGHT_PORT_0" value="0" />
  <parameter name="WEIGHT_PORT_5" value="0" />
  <parameter name="WEIGHT_PORT_4" value="0" />
  <parameter name="WEIGHT_PORT_3" value="0" />
  <parameter name="ENUM_RFIFO2_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="CV_ENUM_ENABLE_BONDING_2" value="DISABLED" />
  <parameter name="CV_ENUM_ENABLE_BONDING_3" value="DISABLED" />
  <parameter name="MEM_TRFC_NS" value="160.0" />
  <parameter name="CV_ENUM_ENABLE_BONDING_4" value="DISABLED" />
  <parameter name="CV_ENUM_ENABLE_BONDING_5" value="DISABLED" />
  <parameter name="MR2_RTT_WR" value="1" />
  <parameter name="ENUM_MEM_IF_TFAW" value="TFAW_16" />
  <parameter name="AFI_ODT_WIDTH" value="4" />
  <parameter name="CV_ENUM_ENABLE_BONDING_0" value="DISABLED" />
  <parameter name="CV_ENUM_ENABLE_BONDING_1" value="DISABLED" />
  <parameter name="ENUM_WFIFO0_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="DISCRETE_FLY_BY" value="true" />
  <parameter name="AVL_SYMBOL_WIDTH" value="8" />
  <parameter name="MEM_IF_DM_WIDTH" value="8" />
  <parameter name="LOCAL_CS_WIDTH" value="0" />
  <parameter name="CTL_ECC_ENABLED" value="false" />
  <parameter name="AUTO_POWERDN_EN" value="false" />
  <parameter name="ENUM_WFIFO3_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="MAX_PENDING_WR_CMD" value="8" />
  <parameter name="ENUM_ATTR_COUNTER_ONE_RESET" value="DISABLED" />
  <parameter name="ENUM_WRITE_ODT_CHIP" value="ODT_DISABLED" />
  <parameter name="MEM_IF_CHIP_BITS" value="1" />
  <parameter name="ENUM_MEM_IF_CS_PER_RANK" value="MEM_IF_CS_PER_RANK_1" />
  <parameter name="MEM_IF_CK_WIDTH" value="1" />
  <parameter name="MEM_TCL" value="11" />
  <parameter name="ENUM_LOCAL_IF_CS_WIDTH" value="ADDR_WIDTH_2" />
  <parameter name="TIMING_TDQSCK" value="255" />
  <parameter name="CTL_USR_REFRESH_EN" value="false" />
  <parameter name="ENUM_WR_FIFO_IN_USE_3" value="FALSE" />
  <parameter name="ENUM_WR_FIFO_IN_USE_2" value="FALSE" />
  <parameter name="CFG_PORT_WIDTH_READ_ODT_CHIP" value="1" />
  <parameter name="ENUM_WR_FIFO_IN_USE_1" value="FALSE" />
  <parameter name="ENUM_WR_FIFO_IN_USE_0" value="FALSE" />
  <parameter name="ENUM_RFIFO1_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="AFI_RATE_RATIO" value="4" />
  <parameter name="ENUM_THLD_JAR2_3" value="THRESHOLD_16" />
  <parameter name="ENUM_THLD_JAR2_4" value="THRESHOLD_16" />
  <parameter name="ENUM_THLD_JAR2_5" value="THRESHOLD_16" />
  <parameter name="AV_PORT_0_CONNECT_TO_CV_PORT" value="0" />
  <parameter name="ENUM_CTL_ECC_RMW_ENABLED" value="CTL_ECC_RMW_DISABLED" />
  <parameter name="CFG_TCCD_NS" value="2.5" />
  <parameter name="AVL_NUM_SYMBOLS" value="64" />
  <parameter name="CTL_OUTPUT_REGD" value="false" />
  <parameter name="CV_PORT_0_CONNECT_TO_AV_PORT" value="0" />
  <parameter name="CTL_CSR_ENABLED" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_PCH" value="0" />
  <parameter name="DQ_DDR" value="1" />
  <parameter name="MEM_INIT_FILE" value="" />
  <parameter name="AVL_PORT" value="" />
  <parameter name="ALLOCATED_RFIFO_PORT" value="0,None,None,None,None,None" />
  <parameter name="MEM_CK_WIDTH" value="1" />
  <parameter name="MEM_ATCL" value="Disabled" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="true" />
  <parameter name="AC_ROM_MR0_DLL_RESET" value="0110101110000" />
  <parameter name="MEM_TDQSCK" value="1" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_RD" value="0" />
  <parameter name="MEM_WTCL" value="8" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP" value="0" />
  <parameter name="CV_ENUM_CPORT4_RFIFO_MAP" value="FIFO_0" />
  <parameter name="MEM_IF_CS_PER_DIMM" value="1" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY" value="STRATIXV" />
  <parameter name="CTL_ECC_CSR_ENABLED" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP" value="0" />
  <parameter name="MEM_AUTO_PD_CYCLES" value="0" />
  <parameter name="CV_ENUM_CPORT3_TYPE" value="DISABLE" />
  <parameter name="AVL_DATA_WIDTH_PORT" value="32,32,32,32,32,32" />
  <parameter name="CTL_ECC_MULTIPLES_40_72" value="1" />
  <parameter name="MSB_RFIFO_PORT_2" value="5" />
  <parameter name="MSB_RFIFO_PORT_3" value="5" />
  <parameter name="MSB_RFIFO_PORT_4" value="5" />
  <parameter name="MSB_RFIFO_PORT_5" value="5" />
  <parameter name="CV_ENUM_PORT5_WIDTH" value="PORT_64_BIT" />
  <parameter name="MEM_DRV_STR" value="RZQ/7" />
  <parameter name="MEM_TREFI" value="6240" />
  <parameter name="MSB_RFIFO_PORT_0" value="5" />
  <parameter name="MEM_TRP_NS" value="13.75" />
  <parameter name="MSB_RFIFO_PORT_1" value="5" />
  <parameter name="CTL_HRB_ENABLED" value="false" />
  <parameter name="ENUM_MMR_CFG_MEM_BL" value="MP_BL_8" />
  <parameter name="MEM_IF_CS_WIDTH" value="1" />
  <parameter name="CV_ENUM_WR_PORT_INFO_1" value="USE_NO" />
  <parameter name="STARVE_LIMIT" value="10" />
  <parameter name="CV_ENUM_WR_PORT_INFO_2" value="USE_NO" />
  <parameter name="CV_ENUM_WR_PORT_INFO_3" value="USE_NO" />
  <parameter name="CFG_PORT_WIDTH_WRITE_ODT_CHIP" value="1" />
  <parameter name="CV_ENUM_WR_PORT_INFO_4" value="USE_NO" />
  <parameter name="CV_ENUM_WR_PORT_INFO_0" value="USE_NO" />
  <parameter name="CTL_USR_REFRESH" value="0" />
  <parameter name="AV_PORT_2_CONNECT_TO_CV_PORT" value="2" />
  <parameter name="CV_ENUM_WR_PORT_INFO_5" value="USE_NO" />
  <parameter name="MR0_BT" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL" value="0" />
  <parameter name="MR1_AL" value="0" />
  <parameter name="MR0_BL" value="1" />
  <parameter name="MEM_TRCD" value="11" />
  <parameter name="MEM_IF_WR_TO_RD_TURNAROUND_OCT" value="3" />
  <parameter name="MAX_PENDING_RD_CMD" value="16" />
  <parameter name="MEM_WTCL_INT" value="8" />
  <parameter name="MEM_IF_ROW_ADDR_WIDTH" value="14" />
  <parameter name="ENUM_CPORT1_TYPE" value="DISABLE" />
  <parameter name="AV_PORT_5_CONNECT_TO_CV_PORT" value="5" />
  <parameter name="MR0_DLL" value="1" />
  <parameter name="FORCE_SHADOW_REGS" value="AUTO" />
  <parameter name="PINGPONGPHY_EN" value="false" />
  <parameter name="CFG_WRITE_ODT_CHIP" value="1" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_5" value="2" />
  <parameter name="MR2_ASR" value="0" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_3" value="2" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_4" value="2" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_1" value="2" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_2" value="2" />
  <parameter name="MR2_CWL" value="3" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_0" value="2" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <parameter name="MEM_IF_LRDIMM_RM" value="0" />
  <parameter name="VECT_ATTR_COUNTER_ONE_MATCH" value="0" />
  <parameter name="ENUM_PRIORITY_1_5" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_1" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RFIFO1_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="DUPLICATE_AC" value="false" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_5" value="2" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_1" value="2" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_2" value="2" />
  <parameter name="AC_ROM_MR1_MIRR" value="0000000100110" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_3" value="2" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_4" value="2" />
  <parameter name="CFG_POWER_SAVING_EXIT_CYCLES" value="5" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_0" value="2" />
  <parameter name="CV_PORT_2_CONNECT_TO_AV_PORT" value="2" />
  <parameter name="ENABLE_CTRL_AVALON_INTERFACE" value="true" />
  <parameter name="AUTO_PD_CYCLES" value="0" />
  <parameter name="ENUM_CPORT5_TYPE" value="DISABLE" />
  <parameter name="INTG_EXTRA_CTL_CLK_PDN_PERIOD" value="0" />
  <parameter name="AFI_BANKADDR_WIDTH" value="12" />
  <parameter name="CV_ENUM_CPORT0_TYPE" value="DISABLE" />
  <parameter name="ENUM_THLD_JAR2_0" value="THRESHOLD_16" />
  <parameter name="CTL_DEEP_POWERDN_EN" value="false" />
  <parameter name="CTL_TBP_NUM" value="4" />
  <parameter name="ENUM_THLD_JAR2_1" value="THRESHOLD_16" />
  <parameter name="MEM_COL_ADDR_WIDTH" value="10" />
  <parameter name="ENUM_THLD_JAR2_2" value="THRESHOLD_16" />
  <parameter name="CTL_ENABLE_BURST_TERMINATE_INT" value="false" />
  <parameter name="CFG_ECC_DECODER_REG" value="0" />
  <parameter name="CTL_ENABLE_BURST_INTERRUPT_INT" value="false" />
  <parameter name="MEM_CLK_FREQ_MAX" value="800.0" />
  <parameter name="MR1_RTT" value="3" />
  <parameter name="AC_ROM_MR0_DLL_RESET_MIRR" value="0110011101000" />
  <parameter name="CTL_DYNAMIC_BANK_ALLOCATION" value="false" />
  <parameter name="CSR_DATA_WIDTH" value="32" />
  <parameter name="MEM_DLL_EN" value="true" />
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="PRE_V_SERIES_FAMILY" value="false" />
  <parameter name="USE_MM_ADAPTOR" value="true" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="CV_ENUM_PRIORITY_6_1" value="WEIGHT_0" />
  <parameter name="ALTMEMPHY_COMPATIBLE_MODE" value="false" />
  <parameter name="CV_ENUM_PRIORITY_6_0" value="WEIGHT_0" />
  <parameter name="HCX_COMPAT_MODE" value="false" />
  <parameter name="MEM_IF_DQSN_EN" value="true" />
  <parameter name="ENUM_WFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="AC_ROM_MR0" value="0110001110001" />
  <parameter name="MEM_TRAS" value="28" />
  <parameter name="ENUM_ECC_DQ_WIDTH" value="ECC_DQ_WIDTH_0" />
  <parameter name="CTL_ECC_AUTO_CORRECTION_ENABLED" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP" value="0" />
  <parameter name="MEM_TINIT_US" value="500" />
  <parameter name="CTL_SELF_REFRESH" value="0" />
  <parameter name="ENUM_MEM_IF_TWTR" value="TWTR_4" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_5" value="DISABLED" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_4" value="DISABLED" />
  <parameter name="ENUM_USER_ECC_EN" value="DISABLE" />
  <parameter name="AC_ROM_MR2" value="0001000011000" />
  <parameter name="AC_ROM_MR1" value="0000001000110" />
  <parameter name="AC_ROM_MR3" value="0000000000000" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_PCH" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_PCH_TO_VALID" value="0" />
  <parameter name="ENUM_CFG_BURST_LENGTH" value="BL_8" />
  <parameter name="MEM_IF_CLK_PAIR_COUNT" value="1" />
  <parameter name="CV_ENUM_PRIORITY_6_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_6_2" value="WEIGHT_0" />
  <parameter name="MEM_BANKADDR_WIDTH" value="3" />
  <parameter name="CV_ENUM_PRIORITY_6_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_6_4" value="WEIGHT_0" />
  <parameter name="MEM_SRT" value="Normal" />
  <parameter name="MEM_NUMBER_OF_DIMMS" value="1" />
  <parameter name="MEM_IF_READ_DQS_WIDTH" value="8" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_1" value="DISABLED" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_0" value="DISABLED" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_3" value="DISABLED" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_2" value="DISABLED" />
  <parameter name="CFG_TYPE" value="2" />
  <parameter name="ENUM_CLR_INTR" value="NO_CLR_INTR" />
  <parameter name="ENUM_CPORT3_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="CV_ENUM_PRIORITY_4_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_4_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_4_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_4_2" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID" value="0" />
  <parameter name="ENUM_PRIORITY_5_5" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_1" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_0" value="WEIGHT_0" />
  <parameter name="CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK" value="0" />
  <parameter name="AV_PORT_1_CONNECT_TO_CV_PORT" value="1" />
  <parameter name="CV_PORT_5_CONNECT_TO_AV_PORT" value="5" />
  <parameter name="CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK" value="0" />
  <parameter name="MEM_TMRD_CK" value="4" />
  <parameter name="CFG_INTERFACE_WIDTH" value="64" />
  <parameter name="DEVICE_DEPTH" value="1" />
  <parameter name="HR_DDIO_OUT_HAS_THREE_REGS" value="false" />
  <parameter name="CV_ENUM_RFIFO2_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_MASK_CORR_DROPPED_INTR" value="DISABLED" />
  <parameter name="ENUM_ATTR_STATIC_CONFIG_VALID" value="DISABLED" />
  <parameter name="CTL_ENABLE_WDATA_PATH_LATENCY" value="false" />
  <parameter name="ENUM_CLOCK_OFF_2" value="DISABLED" />
  <parameter name="ENUM_CLOCK_OFF_1" value="DISABLED" />
  <parameter name="ENUM_CLOCK_OFF_0" value="DISABLED" />
  <parameter name="CFG_BURST_LENGTH" value="8" />
  <parameter name="ENUM_CLOCK_OFF_5" value="DISABLED" />
  <parameter name="ENUM_CLOCK_OFF_4" value="DISABLED" />
  <parameter name="ENUM_CLOCK_OFF_3" value="DISABLED" />
  <parameter name="PRIORITY_PORT" value="0,1,1,1,1,1" />
  <parameter name="CV_ENUM_PRIORITY_4_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_4_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="CFG_MEM_CLK_ENTRY_CYCLES" value="40" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="WRBUFFER_ADDR_WIDTH" value="6" />
  <parameter name="ENUM_CFG_INTERFACE_WIDTH" value="DWIDTH_32" />
  <parameter name="ENUM_WFIFO1_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="MEM_ATCL_INT" value="0" />
  <parameter name="ENUM_WFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="CV_ENUM_CPORT4_TYPE" value="DISABLE" />
  <parameter name="TIMING_TDSS" value="0.18" />
  <parameter name="CV_ENUM_PRIORITY_2_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_2_0" value="WEIGHT_0" />
  <parameter name="CSR_BE_WIDTH" value="4" />
  <parameter name="CV_ENUM_PRIORITY_2_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_2_2" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_2_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_2_4" value="WEIGHT_0" />
  <parameter name="MEM_TRTP_NS" value="7.5" />
  <parameter name="CV_CPORT_TYPE_PORT_2" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_3" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_0" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_1" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_4" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_5" value="0" />
  <parameter name="ENUM_PRIORITY_3_5" value="WEIGHT_0" />
  <parameter name="MEM_CLK_TO_DQS_CAPTURE_DELAY" value="100000" />
  <parameter name="AP_MODE" value="false" />
  <parameter name="ENUM_PRIORITY_3_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_3_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_3_1" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_3_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_3_0" value="WEIGHT_0" />
  <parameter name="ENUM_MEM_IF_MEMTYPE" value="DDR3_SDRAM" />
  <parameter name="MEM_PD" value="DLL off" />
  <parameter name="TIMING_TDSH" value="0.18" />
  <parameter name="CTL_AUTOPCH_EN" value="false" />
  <parameter name="ENUM_PDN_EXIT_CYCLES" value="SLOW_EXIT" />
  <parameter name="INTG_EXTRA_CTL_CLK_PDN_TO_VALID" value="0" />
  <parameter name="MEM_DQ_WIDTH" value="64" />
  <parameter name="ENUM_CFG_SELF_RFSH_EXIT_CYCLES" value="" />
  <parameter name="ENUM_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="FLY_BY" value="true" />
  <parameter name="ENUM_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="TIMING_TQSH" value="0.4" />
  <parameter name="CV_ENUM_CPORT4_WFIFO_MAP" value="FIFO_0" />
  <parameter name="LSB_RFIFO_PORT_0" value="5" />
  <parameter name="AFI_CLK_PAIR_COUNT" value="1" />
  <parameter name="HARD_EMIF" value="false" />
  <parameter name="LSB_RFIFO_PORT_5" value="5" />
  <parameter name="LSB_RFIFO_PORT_3" value="5" />
  <parameter name="LSB_RFIFO_PORT_4" value="5" />
  <parameter name="LSB_RFIFO_PORT_1" value="5" />
  <parameter name="CV_ENUM_CPORT5_RFIFO_MAP" value="FIFO_0" />
  <parameter name="LSB_RFIFO_PORT_2" value="5" />
  <parameter name="MEM_CLK_MAX_NS" value="1.25" />
  <parameter name="DWIDTH_RATIO" value="8" />
  <parameter name="INTG_MEM_IF_TREFI" value="3120" />
  <parameter name="CFG_CLR_INTR" value="0" />
  <parameter name="ENUM_CPORT3_RFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="ENUM_ENABLE_NO_DM" value="DISABLED" />
  <parameter name="ENUM_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="MEM_TINIT_CK" value="400000" />
  <parameter name="ENUM_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="ENUM_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="AC_ROM_MR1_OCD_ENABLE" value="" />
  <parameter name="MEM_IF_SIM_VALID_WINDOW" value="0" />
  <parameter name="MEM_BL" value="OTF" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_0" value="PRIORITY_0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_1" value="PRIORITY_0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="true" />
  <parameter name="ENUM_USER_PRIORITY_2" value="PRIORITY_0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="MEM_BT" value="Sequential" />
  <parameter name="ENUM_USER_PRIORITY_1" value="PRIORITY_0" />
  <parameter name="ENUM_USER_PRIORITY_4" value="PRIORITY_0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="CONTROLLER_LATENCY" value="5" />
  <parameter name="MEM_TRTP" value="6" />
  <parameter name="ENUM_USER_PRIORITY_3" value="PRIORITY_0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="ENUM_USER_PRIORITY_0" value="PRIORITY_0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="MEM_DQ_PER_DQS" value="8" />
  <parameter name="CV_ENUM_PRIORITY_0_1" value="WEIGHT_0" />
  <parameter name="ENUM_CTL_REGDIMM_ENABLED" value="REGDIMM_DISABLED" />
  <parameter name="CV_ENUM_PRIORITY_0_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_0_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_0_2" value="WEIGHT_0" />
  <parameter name="ENABLE_BURST_MERGE" value="false" />
  <parameter name="CV_ENUM_PRIORITY_0_5" value="WEIGHT_0" />
  <parameter name="ENUM_USER_PRIORITY_5" value="PRIORITY_0" />
  <parameter name="CV_ENUM_PRIORITY_0_4" value="WEIGHT_0" />
  <parameter name="ENUM_CPORT2_WFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_2" value="PRIORITY_0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_3" value="PRIORITY_0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_4" value="PRIORITY_0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_5" value="PRIORITY_0" />
  <parameter name="CV_ENUM_CPORT5_TYPE" value="DISABLE" />
  <parameter name="ENUM_ENABLE_BURST_TERMINATE" value="DISABLED" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="CTL_ENABLE_BURST_INTERRUPT" value="false" />
  <parameter name="VECT_ATTR_DEBUG_SELECT_BYTE" value="0" />
  <parameter name="CV_PORT_4_CONNECT_TO_AV_PORT" value="4" />
  <parameter name="CTL_LOOK_AHEAD_DEPTH" value="4" />
  <parameter name="DEVICE_WIDTH" value="1" />
  <parameter name="SOPC_COMPAT_RESET" value="false" />
  <parameter name="ENUM_ENABLE_PIPELINEGLOBAL" value="DISABLED" />
  <parameter name="AFI_CONTROL_WIDTH" value="4" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="MEM_IF_DM_PINS_EN" value="true" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="ENUM_RD_DWIDTH_0" value="DWIDTH_0" />
  <parameter name="ENUM_RD_DWIDTH_1" value="DWIDTH_0" />
  <parameter name="ENUM_RD_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="ENUM_RD_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="ENUM_RD_DWIDTH_2" value="DWIDTH_0" />
  <parameter name="ENUM_RD_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="ENUM_SINGLE_READY_3" value="CONCATENATE_RDY" />
  <parameter name="ENUM_SINGLE_READY_1" value="CONCATENATE_RDY" />
  <parameter name="ENUM_SINGLE_READY_2" value="CONCATENATE_RDY" />
  <parameter name="ENUM_WFIFO2_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_GEN_DBE" value="GEN_DBE_DISABLED" />
  <parameter name="ENUM_SINGLE_READY_0" value="CONCATENATE_RDY" />
  <parameter name="DATA_RATE_RATIO" value="2" />
  <parameter name="ENUM_ENABLE_DQS_TRACKING" value="DISABLED" />
  <parameter name="ENUM_ENABLE_BONDING_3" value="DISABLED" />
  <parameter name="ENUM_ENABLE_BONDING_2" value="DISABLED" />
  <parameter name="ENUM_ENABLE_BONDING_5" value="DISABLED" />
  <parameter name="ENUM_MEM_IF_TCL" value="TCL_6" />
  <parameter name="ENUM_ENABLE_BONDING_4" value="DISABLED" />
  <parameter name="CV_ENUM_USER_PRIORITY_5" value="PRIORITY_0" />
  <parameter name="CV_ENUM_CPORT1_RFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_ENUM_USER_PRIORITY_4" value="PRIORITY_0" />
  <parameter name="CV_ENUM_USER_PRIORITY_3" value="PRIORITY_0" />
  <parameter name="LOW_LATENCY" value="false" />
  <parameter name="ENUM_ENABLE_BONDING_1" value="DISABLED" />
  <parameter name="CV_ENUM_USER_PRIORITY_2" value="PRIORITY_0" />
  <parameter name="ENUM_ENABLE_BONDING_0" value="DISABLED" />
  <parameter name="CV_ENUM_USER_PRIORITY_1" value="PRIORITY_0" />
  <parameter name="CV_ENUM_USER_PRIORITY_0" value="PRIORITY_0" />
  <parameter name="ENUM_MEM_IF_DQ_PER_CHIP" value="MEM_IF_DQ_PER_CHIP_8" />
  <parameter name="ENUM_RFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="RATE" value="Quarter" />
  <parameter name="MR1_WL" value="0" />
  <parameter name="POWER_OF_TWO_BUS" value="true" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="MR3_MPR_RF" value="0" />
  <parameter name="MEM_IF_CONTROL_WIDTH" value="1" />
  <parameter name="DEBUG_MODE" value="false" />
  <parameter name="MEM_RTT_WR" value="RZQ/4" />
  <parameter name="CFG_STARVE_LIMIT" value="10" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_ACT" value="0" />
  <parameter name="ENUM_PRIORITY_7_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_7_4" value="WEIGHT_0" />
  <parameter name="MEM_CLK_MAX_PS" value="1250.0" />
  <parameter name="ENUM_PRIORITY_7_1" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_7_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_7_0" value="WEIGHT_0" />
  <parameter name="MEM_IF_NUMBER_OF_RANKS" value="1" />
  <parameter name="MEM_IF_RD_TO_WR_TURNAROUND_OCT" value="2" />
  <parameter name="ENUM_WR_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="MEM_BURST_LENGTH" value="8" />
  <parameter name="ENUM_WR_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="ENUM_WR_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="ENUM_WR_DWIDTH_0" value="DWIDTH_0" />
  <parameter name="MEM_TRRD" value="5" />
  <parameter name="ENUM_WR_DWIDTH_2" value="DWIDTH_0" />
  <parameter name="ENUM_WR_DWIDTH_1" value="DWIDTH_0" />
  <parameter name="ENUM_PRIORITY_7_5" value="WEIGHT_0" />
  <parameter name="MEM_INIT_EN" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_PCH" value="0" />
  <parameter name="ADDR_RATE_RATIO" value="1" />
  <parameter name="CFG_SELF_RFSH_EXIT_CYCLES" value="512" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="CTL_REGDIMM_ENABLED" value="false" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="CV_LSB_WFIFO_PORT_1" value="5" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="CV_LSB_WFIFO_PORT_0" value="5" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_0" value="0" />
  <parameter name="CV_ENUM_WFIFO1_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_GEN_SBE" value="GEN_SBE_DISABLED" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="ENUM_ENABLE_BONDING_WRAPBACK" value="DISABLED" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_2" value="0" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_1" value="0" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="MEM_RANK_MULTIPLICATION_FACTOR" value="1" />
  <parameter name="ENUM_THLD_JAR1_4" value="THRESHOLD_32" />
  <parameter name="MEM_RTT_NOM" value="RZQ/6" />
  <parameter name="ENUM_THLD_JAR1_5" value="THRESHOLD_32" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_4" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_3" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_5" value="0" />
  <parameter name="AFI_WRANK_WIDTH" value="32" />
  <parameter name="LRDIMM" value="false" />
  <parameter name="MR1_DLL" value="0" />
  <parameter name="CFG_ADDR_ORDER" value="0" />
  <parameter name="ENUM_WR_PORT_INFO_0" value="USE_NO" />
  <parameter name="CTL_ODT_ENABLED" value="true" />
  <parameter name="ENUM_WR_PORT_INFO_5" value="USE_NO" />
  <parameter name="MEM_IF_CLK_EN_WIDTH" value="1" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="ENUM_WR_PORT_INFO_1" value="USE_NO" />
  <parameter name="ENUM_WR_PORT_INFO_2" value="USE_NO" />
  <parameter name="ENUM_WR_PORT_INFO_3" value="USE_NO" />
  <parameter name="ENUM_WR_PORT_INFO_4" value="USE_NO" />
  <parameter name="MEM_ROW_ADDR_WIDTH" value="14" />
  <parameter name="ENUM_THLD_JAR1_0" value="THRESHOLD_32" />
  <parameter name="ENUM_THLD_JAR1_1" value="THRESHOLD_32" />
  <parameter name="ENUM_THLD_JAR1_2" value="THRESHOLD_32" />
  <parameter name="ENUM_THLD_JAR1_3" value="THRESHOLD_32" />
  <parameter name="ENUM_CPORT2_TYPE" value="DISABLE" />
  <parameter name="ENUM_ENABLE_ATPG" value="DISABLED" />
  <parameter name="MEM_FORMAT" value="UNBUFFERED" />
  <parameter name="CONTROLLER_TYPE" value="nextgen_v110" />
  <parameter name="AFI_WLAT_WIDTH" value="6" />
  <parameter name="MEM_IF_WRITE_DQS_WIDTH" value="8" />
  <parameter name="CTL_CSR_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="CTL_CS_WIDTH" value="1" />
  <parameter name="ENUM_OUTPUT_REGD" value="DISABLED" />
  <parameter name="MR1_ODS" value="1" />
  <parameter name="MEM_TRFC" value="128" />
  <parameter name="AV_PORT_4_CONNECT_TO_CV_PORT" value="4" />
  <parameter name="ENUM_SYNC_MODE_1" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="ENUM_SYNC_MODE_0" value="ASYNCHRONOUS" />
  <parameter name="ENUM_SYNC_MODE_3" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="ENUM_SYNC_MODE_2" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="ENUM_CPORT1_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="ENUM_SYNC_MODE_5" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="ENUM_CPORT4_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="ENUM_SYNC_MODE_4" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="FORCE_DQS_TRACKING" value="AUTO" />
  <parameter name="ENUM_CFG_TYPE" value="DDR3" />
  <parameter name="CV_ENUM_PORT3_WIDTH" value="PORT_64_BIT" />
  <parameter name="ADDR_ORDER" value="0" />
  <parameter name="MEM_VERBOSE" value="true" />
  <parameter name="HARD_PHY" value="false" />
  <parameter name="MR2_SRF" value="0" />
  <parameter name="ENUM_CPORT4_TYPE" value="DISABLE" />
  <parameter name="ENUM_MEM_IF_BANKADDR_WIDTH" value="ADDR_WIDTH_3" />
  <parameter name="ENUM_MASK_SBE_INTR" value="DISABLED" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK" value="0" />
  <parameter name="MRS_MIRROR_PING_PONG_ATSO" value="false" />
  <parameter name="ENUM_CPORT0_RFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_READ_ODT_CHIP" value="ODT_DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_5" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_4" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_3" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_2" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_1" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_0" value="DISABLED" />
  <parameter name="VECT_ATTR_COUNTER_ONE_MASK" value="0" />
  <parameter name="MULTICAST_EN" value="false" />
  <parameter name="CV_ENUM_PORT4_WIDTH" value="PORT_64_BIT" />
  <parameter name="MEM_GUARANTEED_WRITE_INIT" value="false" />
  <parameter name="ENUM_RFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="AC_PARITY" value="false" />
  <parameter name="AC_ROM_MR2_MIRR" value="0001000011000" />
  <parameter name="MR1_DQS" value="0" />
  <parameter name="ENUM_ENABLE_ECC_CODE_OVERWRITES" value="DISABLED" />
  <parameter name="MR2_SRT" value="0" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="ENUM_MEM_IF_TMRD" value="" />
  <parameter name="CV_LSB_WFIFO_PORT_3" value="5" />
  <parameter name="CV_LSB_WFIFO_PORT_2" value="5" />
  <parameter name="CV_LSB_WFIFO_PORT_5" value="5" />
  <parameter name="CV_LSB_WFIFO_PORT_4" value="5" />
  <parameter name="MEM_USER_LEVELING_MODE" value="Leveling" />
  <parameter name="MR1_QOFF" value="0" />
  <parameter name="MEM_CLK_FREQ" value="800.0" />
  <parameter name="MEM_CLK_EN_WIDTH" value="1" />
  <parameter name="CV_ENUM_WFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_MEM_IF_TWR" value="TWR_6" />
  <parameter name="ENUM_CPORT2_RFIFO_MAP" value="FIFO_0" />
  <parameter name="MEM_TYPE" value="DDR3" />
  <parameter name="ENUM_MEM_IF_TRAS" value="TRAS_16" />
  <parameter name="ENUM_INC_SYNC" value="FIFO_SET_2" />
  <parameter name="ENUM_MEM_IF_TRCD" value="TRCD_6" />
  <parameter name="TIMING_TIS" value="170" />
  <parameter name="ENUM_PRIORITY_0_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_0_5" value="WEIGHT_0" />
  <parameter name="CTL_RD_TO_PCH_EXTRA_CLK" value="0" />
  <parameter name="ENUM_PRIORITY_0_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_0_3" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_ARF_TO_VALID" value="0" />
  <parameter name="ENUM_PRIORITY_0_0" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_0_1" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_WR" value="0" />
  <parameter name="CTL_CMD_QUEUE_DEPTH" value="8" />
  <parameter name="AVL_ADDR_WIDTH" value="24" />
  <parameter name="CV_ENUM_CPORT5_WFIFO_MAP" value="FIFO_0" />
  <parameter name="MAX10_CFG" value="false" />
  <parameter name="CFG_REORDER_DATA" value="true" />
  <parameter name="ENUM_ENABLE_FAST_EXIT_PPD" value="DISABLED" />
  <parameter name="ENUM_CPORT1_WFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_CPORT4_RFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_PORT3_WIDTH" value="PORT_64_BIT" />
  <parameter name="CONTINUE_AFTER_CAL_FAIL" value="false" />
  <parameter name="AFI_RRANK_WIDTH" value="32" />
  <parameter name="ENUM_WFIFO1_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="MR3_MPR" value="0" />
  <parameter name="ENUM_CFG_STARVE_LIMIT" value="STARVE_LIMIT_32" />
  <parameter name="MEM_IF_ODT_WIDTH" value="1" />
  <parameter name="TIMING_TDQSCKDL" value="1200" />
  <parameter name="TIMING_TDQSCKDS" value="450" />
  <parameter name="TIMING_TDQSCKDM" value="900" />
  <parameter name="ENUM_MEM_IF_TCCD" value="TCCD_4" />
  <parameter name="CV_ENUM_PORT2_WIDTH" value="PORT_64_BIT" />
  <parameter name="AVL_BE_WIDTH" value="64" />
  <parameter name="AVL_MAX_SIZE" value="4" />
  <parameter name="ENUM_CTL_USR_REFRESH" value="CTL_USR_REFRESH_DISABLED" />
  <parameter name="CV_ENUM_CPORT2_RFIFO_MAP" value="FIFO_0" />
  <parameter name="CFG_ERRCMD_FIFO_REG" value="0" />
  <parameter name="ENUM_DISABLE_MERGING" value="MERGING_ENABLED" />
  <parameter name="CV_ENUM_PRIORITY_7_0" value="WEIGHT_0" />
  <parameter name="ENUM_CTL_ADDR_ORDER" value="CHIP_BANK_ROW_COL" />
  <parameter name="AFI_DM_WIDTH" value="64" />
  <parameter name="ENUM_CTL_ECC_ENABLED" value="CTL_ECC_DISABLED" />
  <parameter name="BYTE_ENABLE" value="true" />
  <parameter name="USE_SHADOW_REGS" value="false" />
  <parameter name="ENUM_MEM_IF_CS_WIDTH" value="MEM_IF_CS_WIDTH_1" />
  <parameter name="MEM_IF_BANKADDR_WIDTH" value="3" />
  <parameter name="CV_ENUM_PORT0_WIDTH" value="PORT_64_BIT" />
  <parameter name="ENUM_CAL_REQ" value="DISABLED" />
  <parameter name="ENUM_PORT0_WIDTH" value="PORT_64_BIT" />
  <parameter name="MEM_IF_DQ_WIDTH" value="64" />
  <parameter name="ADDR_CMD_DDR" value="0" />
  <parameter name="MR3_MPR_AA" value="0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_1" value="0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_0" value="0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_3" value="0" />
  <parameter name="MEM_TFAW_NS" value="30.0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_2" value="0" />
  <parameter name="AVL_DATA_WIDTH_PORT_5" value="0" />
  <parameter name="AVL_DATA_WIDTH_PORT_4" value="0" />
  <parameter name="AVL_DATA_WIDTH_PORT_3" value="0" />
  <parameter name="AVL_DATA_WIDTH_PORT_2" value="0" />
  <parameter name="AVL_DATA_WIDTH_PORT_1" value="0" />
  <parameter name="AVL_DATA_WIDTH_PORT_0" value="0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_5" value="0" />
  <parameter name="MEM_AUTO_LEVELING_MODE" value="true" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_4" value="0" />
  <parameter name="AFI_CLK_EN_WIDTH" value="4" />
  <parameter name="TIMING_TQH" value="0.38" />
  <parameter name="ENUM_MEM_IF_DWIDTH" value="MEM_IF_DWIDTH_32" />
  <parameter name="ENUM_RD_PORT_INFO_2" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="ENUM_RD_PORT_INFO_3" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_2" value="DWIDTH_0" />
  <parameter name="ENUM_RD_PORT_INFO_4" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="ENUM_MEM_IF_SPEEDBIN" value="DDR3_1066_6_6_6" />
  <parameter name="ENUM_RD_PORT_INFO_5" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="ENUM_CPORT0_TYPE" value="DISABLE" />
  <parameter name="CV_ENUM_PRIORITY_7_2" value="WEIGHT_0" />
  <parameter name="ENUM_MEM_IF_TRP" value="TRP_6" />
  <parameter name="CV_ENUM_PRIORITY_7_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_7_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_7_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_CPORT3_WFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_ENUM_PRIORITY_7_5" value="WEIGHT_0" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="CV_ENUM_WFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_CPORT3_WFIFO_MAP" value="FIFO_0" />
  <parameter name="AVL_SIZE_WIDTH" value="3" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_0" value="FALSE" />
  <parameter name="MEM_MIRROR_ADDRESSING" value="0" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_2" value="FALSE" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_1" value="FALSE" />
  <parameter name="RDBUFFER_ADDR_WIDTH" value="7" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_4" value="FALSE" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_3" value="FALSE" />
  <parameter name="ENUM_MEM_IF_TRC" value="TRC_22" />
  <parameter name="ENUM_RD_PORT_INFO_0" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_1" value="DWIDTH_0" />
  <parameter name="ENUM_RD_PORT_INFO_1" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_0" value="DWIDTH_0" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_5" value="FALSE" />
  <parameter name="DAT_DATA_WIDTH" value="32" />
  <parameter
     name="CPORT_TYPE_PORT"
     value="Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional" />
  <parameter name="AC_ROM_MR1_CALIB" value="" />
  <parameter name="INTG_CYC_TO_RLD_JARS_5" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_4" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_3" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_2" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_1" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_0" value="1" />
  <parameter name="SPEED_GRADE" value="2" />
  <parameter name="CV_ENUM_PRIORITY_5_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_5_2" value="WEIGHT_0" />
  <parameter name="ENUM_PORT1_WIDTH" value="PORT_64_BIT" />
  <parameter name="CV_ENUM_PRIORITY_5_1" value="WEIGHT_0" />
  <parameter name="MEM_TRCD_NS" value="13.75" />
  <parameter name="ENUM_PRIORITY_4_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_5" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_0" value="WEIGHT_0" />
  <parameter name="AFI_ADDR_WIDTH" value="56" />
  <parameter name="ENUM_PRIORITY_4_1" value="WEIGHT_0" />
  <parameter name="USE_HPS_DQS_TRACKING" value="false" />
  <parameter name="MEM_IF_COL_ADDR_WIDTH" value="10" />
  <parameter name="EXPORT_CSR_PORT" value="false" />
  <parameter name="CTL_SELF_REFRESH_EN" value="false" />
  <parameter name="MSB_WFIFO_PORT_0" value="5" />
  <parameter name="CV_LSB_RFIFO_PORT_5" value="5" />
  <parameter name="MSB_WFIFO_PORT_1" value="5" />
  <parameter name="TIMING_TDS" value="10" />
  <parameter name="MSB_WFIFO_PORT_2" value="5" />
  <parameter name="MSB_WFIFO_PORT_3" value="5" />
  <parameter name="MSB_WFIFO_PORT_4" value="5" />
  <parameter name="MSB_WFIFO_PORT_5" value="5" />
  <parameter name="CFG_TCCD" value="2" />
  <parameter name="ENUM_MEM_IF_AL" value="AL_0" />
  <parameter name="ENUM_TEST_MODE" value="NORMAL_MODE" />
  <parameter name="MEM_CS_WIDTH" value="1" />
  <parameter name="CV_LSB_RFIFO_PORT_0" value="5" />
  <parameter name="ENUM_CPORT0_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="CV_LSB_RFIFO_PORT_2" value="5" />
  <parameter name="CV_LSB_RFIFO_PORT_1" value="5" />
  <parameter name="TIMING_TDH" value="45" />
  <parameter name="AV_PORT_3_CONNECT_TO_CV_PORT" value="3" />
  <parameter name="CV_LSB_RFIFO_PORT_4" value="5" />
  <parameter name="SCC_DATA_WIDTH" value="8" />
  <parameter name="CV_LSB_RFIFO_PORT_3" value="5" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_RD_BC" value="0" />
  <parameter name="CV_ENUM_CPORT0_RFIFO_MAP" value="FIFO_0" />
  <parameter name="MEM_TREFI_US" value="7.8" />
  <parameter name="USE_DQS_TRACKING" value="true" />
  <parameter name="MEM_LRDIMM_ENABLED" value="false" />
  <parameter name="ENUM_CPORT5_WFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_MEM_IF_DQS_WIDTH" value="DQS_WIDTH_4" />
  <parameter name="CTL_ZQCAL_EN" value="false" />
  <parameter name="LRDIMM_EXTENDED_CONFIG" value="0x000000000000000000" />
  <parameter name="ENUM_DFX_BYPASS_ENABLE" value="DFX_BYPASS_DISABLED" />
  <parameter name="AC_ROM_MR0_CALIB" value="" />
  <parameter name="MEM_TWR_NS" value="15.0" />
  <parameter name="ENUM_CTRL_WIDTH" value="DATA_WIDTH_64_BIT" />
  <parameter name="CV_ENUM_PRIORITY_5_4" value="WEIGHT_0" />
  <parameter name="AFI_WRITE_DQS_WIDTH" value="32" />
  <parameter name="CV_ENUM_PRIORITY_5_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_5_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_CPORT2_TYPE" value="DISABLE" />
  <parameter name="AFI_RLAT_WIDTH" value="6" />
  <parameter name="ENUM_PORT2_WIDTH" value="PORT_64_BIT" />
  <parameter name="MEM_TRP" value="11" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_RDWR" value="0" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_1" value="EMPTY" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_2" value="EMPTY" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_3" value="EMPTY" />
  <parameter name="MEM_TRRD_NS" value="6.0" />
  <parameter name="CV_PORT_3_CONNECT_TO_AV_PORT" value="3" />
  <parameter name="ENUM_DELAY_BONDING" value="BONDING_LATENCY_0" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_0" value="EMPTY" />
  <parameter name="LSB_WFIFO_PORT_4" value="5" />
  <parameter name="LSB_WFIFO_PORT_5" value="5" />
  <parameter name="LSB_WFIFO_PORT_2" value="5" />
  <parameter name="LSB_WFIFO_PORT_3" value="5" />
  <parameter name="MR0_CAS_LATENCY" value="7" />
  <parameter name="LSB_WFIFO_PORT_0" value="5" />
  <parameter name="LSB_WFIFO_PORT_1" value="5" />
  <parameter name="CFG_PDN_EXIT_CYCLES" value="10" />
  <parameter name="MR0_WR" value="6" />
  <parameter name="ENUM_WFIFO2_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="CV_ENUM_PRIORITY_3_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_3_2" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_3_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_3_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_3_3" value="WEIGHT_0" />
  <parameter name="LOCAL_ID_WIDTH" value="8" />
  <parameter name="TIMING_TDQSS" value="0.27" />
  <parameter name="TIMING_TDQSQ" value="100" />
  <parameter name="ENUM_PRIORITY_2_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_2_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_CPORT1_WFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_PRIORITY_2_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_2_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_2_0" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_3" value="PRIORITY_0" />
  <parameter name="ENUM_PRIORITY_2_1" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_2" value="PRIORITY_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_5" value="PRIORITY_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_4" value="PRIORITY_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_1" value="PRIORITY_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_0" value="PRIORITY_0" />
  <parameter name="MEM_ASR" value="Manual" />
  <parameter name="ENUM_RD_FIFO_IN_USE_2" value="FALSE" />
  <parameter name="ENUM_RD_FIFO_IN_USE_3" value="FALSE" />
  <parameter name="ENUM_RD_FIFO_IN_USE_0" value="FALSE" />
  <parameter name="ENUM_RD_FIFO_IN_USE_1" value="FALSE" />
  <parameter name="ENUM_REORDER_DATA" value="DATA_REORDERING" />
  <parameter name="NEXTGEN" value="true" />
  <parameter name="USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY" value="false" />
  <parameter name="PRIORITY_PORT_0" value="0" />
  <parameter name="MEM_TWR" value="12" />
  <parameter name="PRIORITY_PORT_2" value="0" />
  <parameter name="PRIORITY_PORT_1" value="0" />
  <parameter name="AC_ROM_MR3_MIRR" value="0000000000000" />
  <parameter name="CPORT_TYPE_PORT_3" value="0" />
  <parameter name="MEM_IF_DQS_WIDTH" value="8" />
  <parameter name="CPORT_TYPE_PORT_2" value="0" />
  <parameter name="CPORT_TYPE_PORT_1" value="0" />
  <parameter name="TIMING_TIH" value="120" />
  <parameter name="CPORT_TYPE_PORT_0" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_RD" value="0" />
  <parameter name="USE_AXI_ADAPTOR" value="false" />
  <parameter name="PRIORITY_PORT_4" value="0" />
  <parameter name="PRIORITY_PORT_3" value="0" />
  <parameter name="PRIORITY_PORT_5" value="0" />
  <parameter name="MEM_MIRROR_ADDRESSING_DEC" value="0" />
  <parameter name="ENUM_CMD_PORT_IN_USE_5" value="FALSE" />
  <parameter name="ENUM_CMD_PORT_IN_USE_4" value="FALSE" />
  <parameter name="ENUM_CMD_PORT_IN_USE_3" value="FALSE" />
  <parameter name="CTL_WR_TO_WR_EXTRA_CLK" value="0" />
  <parameter name="ENUM_CMD_PORT_IN_USE_2" value="FALSE" />
  <parameter name="ENUM_CPORT5_RFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_CMD_PORT_IN_USE_1" value="FALSE" />
  <parameter name="ENUM_CMD_PORT_IN_USE_0" value="FALSE" />
  <parameter name="NUM_OF_PORTS" value="1" />
  <parameter name="CV_ENUM_PRIORITY_3_5" value="WEIGHT_0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID" value="true" />
  <parameter name="ENUM_CPORT3_TYPE" value="DISABLE" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="STRATIXV" />
  <parameter name="CPORT_TYPE_PORT_5" value="0" />
  <parameter name="CPORT_TYPE_PORT_4" value="0" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DEVICE" value="1" />
  <parameter name="CV_MSB_RFIFO_PORT_1" value="5" />
  <parameter name="CV_MSB_RFIFO_PORT_0" value="5" />
  <parameter name="ENUM_PORT5_WIDTH" value="PORT_64_BIT" />
  <parameter name="CV_MSB_RFIFO_PORT_5" value="5" />
  <parameter name="MEM_TFAW" value="24" />
  <parameter name="CV_MSB_RFIFO_PORT_4" value="5" />
  <parameter name="CV_MSB_RFIFO_PORT_3" value="5" />
  <parameter name="CV_ENUM_CPORT0_WFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_MSB_RFIFO_PORT_2" value="5" />
  <generatedFiles>
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_addr_cmd.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_odt_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_arbiter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_burst_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_cmd_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_buffer_manager.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_burst_tracking.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_dataid_manager.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_list.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_define.iv"
       type="VERILOG_INCLUDE"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_axi_st_converter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_input_if.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_rank_timer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_sideband.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_tbp.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_timing_param.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/alt_mem_if/alt_mem_if_controllers/alt_mem_if_nextgen_ddr3_controller_core/alt_mem_if_nextgen_ddr3_controller_core_hw.tcl" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="S5_DDR3_QSYS_mem_if_ddr3_emif_c0" as="ng0" />
  <messages>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 3 starting:altera_mem_if_nextgen_ddr3_controller_core "submodules/alt_mem_if_nextgen_ddr3_controller_core"</message>
   <message level="Info" culprit="ng0"><![CDATA["<b>c0</b>" instantiated <b>altera_mem_if_nextgen_ddr3_controller_core</b> "<b>ng0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_mem_ddrx_mm_st_converter:16.1:AVL_ADDR_WIDTH=24,AVL_BYTE_ENABLE=true,AVL_DATA_WIDTH=512,AVL_NUM_SYMBOLS=64,AVL_SIZE_WIDTH=3,AVL_SYMBOL_WIDTH=8,CFG_DWIDTH_RATIO=8,CTL_AUTOPCH_EN=false,CTL_ECC_ENABLED=false,ENABLE_CTRL_AVALON_INTERFACE=true,LOCAL_ID_WIDTH=8,MAX_PENDING_READ_TRANSACTION=32,MULTICAST_EN=false"
   instancePathKey="S5_DDR3_QSYS:.:mem_if_ddr3_emif:.:c0:.:a0"
   kind="alt_mem_ddrx_mm_st_converter"
   version="16.1"
   name="alt_mem_ddrx_mm_st_converter">
  <parameter name="ENABLE_CTRL_AVALON_INTERFACE" value="true" />
  <parameter name="MAX_PENDING_READ_TRANSACTION" value="32" />
  <parameter name="AVL_DATA_WIDTH" value="512" />
  <parameter name="MULTICAST_EN" value="false" />
  <parameter name="AVL_SYMBOL_WIDTH" value="8" />
  <parameter name="CTL_AUTOPCH_EN" value="false" />
  <parameter name="AVL_SIZE_WIDTH" value="3" />
  <parameter name="AVL_BYTE_ENABLE" value="true" />
  <parameter name="CTL_ECC_ENABLED" value="false" />
  <parameter name="LOCAL_ID_WIDTH" value="8" />
  <parameter name="AVL_ADDR_WIDTH" value="24" />
  <parameter name="AVL_NUM_SYMBOLS" value="64" />
  <parameter name="CFG_DWIDTH_RATIO" value="8" />
  <generatedFiles>
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/alt_mem_if/alt_mem_if_controllers/alt_mem_if_nextgen_ddr_controller_110/rtl/alt_mem_ddrx_mm_st_converter/alt_mem_ddrx_mm_st_converter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="S5_DDR3_QSYS_mem_if_ddr3_emif_c0" as="a0" />
  <messages>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 2 starting:alt_mem_ddrx_mm_st_converter "submodules/alt_mem_ddrx_mm_st_converter"</message>
   <message level="Info" culprit="a0"><![CDATA["<b>c0</b>" instantiated <b>alt_mem_ddrx_mm_st_converter</b> "<b>a0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:16.1:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="S5_DDR3_QSYS:.:mm_interconnect_0:.:avalon_st_adapter:.:error_adapter_0"
   kind="error_adapter"
   version="16.1"
   name="S5_DDR3_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="S5_DDR3_QSYS_mm_interconnect_0_avalon_st_adapter"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 1 starting:error_adapter "submodules/S5_DDR3_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:16.1:inBitsPerSymbol=514,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="S5_DDR3_QSYS:.:mm_interconnect_0:.:avalon_st_adapter_001:.:error_adapter_0"
   kind="error_adapter"
   version="16.1"
   name="S5_DDR3_QSYS_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="514" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="S5_DDR3_QSYS_mm_interconnect_0_avalon_st_adapter_001"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="S5_DDR3_QSYS">queue size: 0 starting:error_adapter "submodules/S5_DDR3_QSYS_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
</deploy>
