$date
	Thu Mar 21 12:37:07 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module st_fs_tb $end
$var wire 1 ! D $end
$var wire 1 " Bo $end
$var reg 1 # Bi $end
$var reg 1 $ a $end
$var reg 1 % b $end
$scope module st_fs_1 $end
$var wire 1 $ A $end
$var wire 1 % B $end
$var wire 1 # Bi $end
$var wire 1 " Bo $end
$var wire 1 ! D $end
$var wire 1 & w1 $end
$var wire 1 ' w2 $end
$var wire 1 ( w3 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#5
1!
1#
#10
1"
1(
0!
1&
1%
#15
0"
1!
0(
0#
#20
1"
0!
0&
1'
1$
#25
0"
1!
1&
0'
0%
#30
1"
0!
1(
1#
#35
0(
1!
0&
1'
1%
#40
