<dec f='llvm/llvm/include/llvm/CodeGen/ScheduleDAG.h' l='286' type='bool'/>
<use f='llvm/llvm/include/llvm/CodeGen/ScheduleDAG.h' l='313' u='w' c='_ZN4llvm5SUnitC1EPNS_6SDNodeEj'/>
<use f='llvm/llvm/include/llvm/CodeGen/ScheduleDAG.h' l='324' u='w' c='_ZN4llvm5SUnitC1EPNS_12MachineInstrEj'/>
<use f='llvm/llvm/include/llvm/CodeGen/ScheduleDAG.h' l='333' u='w' c='_ZN4llvm5SUnitC1Ev'/>
<offset>1836</offset>
<doc f='llvm/llvm/include/llvm/CodeGen/ScheduleDAG.h' l='286'>///&lt; True if preferable to schedule low.</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='1928' u='r' c='_ZL17checkSpecialNodesPKN4llvm5SUnitES2_'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='1929' u='r' c='_ZL17checkSpecialNodesPKN4llvm5SUnitES2_'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGSDNodes.cpp' l='101' u='w' c='_ZN4llvm18ScheduleDAGSDNodes5CloneEPNS_5SUnitE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGSDNodes.cpp' l='101' u='r' c='_ZN4llvm18ScheduleDAGSDNodes5CloneEPNS_5SUnitE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGSDNodes.cpp' l='405' u='w' c='_ZN4llvm18ScheduleDAGSDNodes15BuildSchedUnitsEv'/>
