

================================================================
== Vivado HLS Report for 'dct'
================================================================
* Date:           Fri Oct 14 13:25:02 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        dct_prj
* Solution:       solution3
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 8.00 ns | 6.351 ns |   1.00 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      843|      843| 6.744 us | 6.744 us |  843|  843|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------+--------+---------+---------+----------+----------+-----+-----+---------+
        |                   |        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |      Instance     | Module |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------+--------+---------+---------+----------+----------+-----+-----+---------+
        |grp_dct_2d_fu_202  |dct_2d  |      710|      710| 5.680 us | 5.680 us |  710|  710|   none  |
        +-------------------+--------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- RD_Loop_Row_RD_Loop_Col  |       64|       64|         2|          1|          1|    64|    yes   |
        |- WR_Loop_Row_WR_Loop_Col  |       64|       64|         2|          1|          1|    64|    yes   |
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 2, States = { 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 6 
6 --> 8 7 
7 --> 6 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x i16]* %input_r) nounwind, !map !26"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x i16]* %output_r) nounwind, !map !32"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dct_str) nounwind"   --->   Operation 11 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.29ns)   --->   "%buf_2d_in = alloca [64 x i16], align 2" [dct.cpp:124]   --->   Operation 12 'alloca' 'buf_2d_in' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 13 [1/1] (1.29ns)   --->   "%buf_2d_out = alloca [64 x i16], align 2"   --->   Operation 13 'alloca' 'buf_2d_out' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 14 [1/1] (0.73ns)   --->   "br label %1" [dct.cpp:103->dct.cpp:128]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.73>

State 2 <SV = 1> <Delay = 3.13>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 [ 0, %0 ], [ %add_ln103, %RD_Loop_Col ]" [dct.cpp:103->dct.cpp:128]   --->   Operation 15 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%r_0_i = phi i4 [ 0, %0 ], [ %select_ln103_1, %RD_Loop_Col ]" [dct.cpp:103->dct.cpp:128]   --->   Operation 16 'phi' 'r_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%c_0_i = phi i4 [ 0, %0 ], [ %c, %RD_Loop_Col ]"   --->   Operation 17 'phi' 'c_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.71ns)   --->   "%icmp_ln103 = icmp eq i7 %indvar_flatten, -64" [dct.cpp:103->dct.cpp:128]   --->   Operation 18 'icmp' 'icmp_ln103' <Predicate = true> <Delay = 0.71> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.85ns)   --->   "%add_ln103 = add i7 %indvar_flatten, 1" [dct.cpp:103->dct.cpp:128]   --->   Operation 19 'add' 'add_ln103' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %icmp_ln103, label %read_data.exit, label %RD_Loop_Col" [dct.cpp:103->dct.cpp:128]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.80ns)   --->   "%r = add i4 1, %r_0_i" [dct.cpp:103->dct.cpp:128]   --->   Operation 21 'add' 'r' <Predicate = (!icmp_ln103)> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.72ns)   --->   "%icmp_ln105 = icmp eq i4 %c_0_i, -8" [dct.cpp:105->dct.cpp:128]   --->   Operation 22 'icmp' 'icmp_ln105' <Predicate = (!icmp_ln103)> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.18ns)   --->   "%select_ln103 = select i1 %icmp_ln105, i4 0, i4 %c_0_i" [dct.cpp:103->dct.cpp:128]   --->   Operation 23 'select' 'select_ln103' <Predicate = (!icmp_ln103)> <Delay = 0.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.18ns)   --->   "%select_ln103_1 = select i1 %icmp_ln105, i4 %r, i4 %r_0_i" [dct.cpp:103->dct.cpp:128]   --->   Operation 24 'select' 'select_ln103_1' <Predicate = (!icmp_ln103)> <Delay = 0.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln103 = trunc i4 %select_ln103_1 to i3" [dct.cpp:103->dct.cpp:128]   --->   Operation 25 'trunc' 'trunc_ln103' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%shl_ln106_mid2 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln103, i3 0)" [dct.cpp:103->dct.cpp:128]   --->   Operation 26 'bitconcatenate' 'shl_ln106_mid2' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i4 %select_ln103 to i6" [dct.cpp:105->dct.cpp:128]   --->   Operation 27 'zext' 'zext_ln105' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.84ns)   --->   "%add_ln106 = add i6 %zext_ln105, %shl_ln106_mid2" [dct.cpp:106->dct.cpp:128]   --->   Operation 28 'add' 'add_ln106' <Predicate = (!icmp_ln103)> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i6 %add_ln106 to i64" [dct.cpp:106->dct.cpp:128]   --->   Operation 29 'zext' 'zext_ln106' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [64 x i16]* %input_r, i64 0, i64 %zext_ln106" [dct.cpp:106->dct.cpp:128]   --->   Operation 30 'getelementptr' 'input_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (1.29ns)   --->   "%input_load = load i16* %input_addr, align 2" [dct.cpp:106->dct.cpp:128]   --->   Operation 31 'load' 'input_load' <Predicate = (!icmp_ln103)> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 32 [1/1] (0.80ns)   --->   "%c = add i4 1, %select_ln103" [dct.cpp:105->dct.cpp:128]   --->   Operation 32 'add' 'c' <Predicate = (!icmp_ln103)> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.59>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @RD_Loop_Row_RD_Loop_s)"   --->   Operation 33 'specloopname' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind"   --->   Operation 34 'speclooptripcount' 'empty' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_s = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %select_ln103_1, i3 0)" [dct.cpp:106->dct.cpp:128]   --->   Operation 35 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln105_1 = zext i7 %tmp_s to i8" [dct.cpp:105->dct.cpp:128]   --->   Operation 36 'zext' 'zext_ln105_1' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str10) nounwind" [dct.cpp:106->dct.cpp:128]   --->   Operation 37 'specloopname' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_2_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10) nounwind" [dct.cpp:106->dct.cpp:128]   --->   Operation 38 'specregionbegin' 'tmp_2_i' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [dct.cpp:106->dct.cpp:128]   --->   Operation 39 'specpipeline' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_3 : Operation 40 [1/2] (1.29ns)   --->   "%input_load = load i16* %input_addr, align 2" [dct.cpp:106->dct.cpp:128]   --->   Operation 40 'load' 'input_load' <Predicate = (!icmp_ln103)> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln106_1 = zext i4 %select_ln103 to i8" [dct.cpp:106->dct.cpp:128]   --->   Operation 41 'zext' 'zext_ln106_1' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.85ns)   --->   "%add_ln106_1 = add i8 %zext_ln105_1, %zext_ln106_1" [dct.cpp:106->dct.cpp:128]   --->   Operation 42 'add' 'add_ln106_1' <Predicate = (!icmp_ln103)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln106_2 = zext i8 %add_ln106_1 to i64" [dct.cpp:106->dct.cpp:128]   --->   Operation 43 'zext' 'zext_ln106_2' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%buf_2d_in_addr = getelementptr [64 x i16]* %buf_2d_in, i64 0, i64 %zext_ln106_2" [dct.cpp:106->dct.cpp:128]   --->   Operation 44 'getelementptr' 'buf_2d_in_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.29ns)   --->   "store i16 %input_load, i16* %buf_2d_in_addr, align 2" [dct.cpp:106->dct.cpp:128]   --->   Operation 45 'store' <Predicate = (!icmp_ln103)> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_2_i) nounwind" [dct.cpp:106->dct.cpp:128]   --->   Operation 46 'specregionend' 'empty_11' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 47 'br' <Predicate = (!icmp_ln103)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 48 [2/2] (0.00ns)   --->   "call fastcc void @dct_2d([64 x i16]* %buf_2d_in, [64 x i16]* %buf_2d_out) nounwind" [dct.cpp:130]   --->   Operation 48 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 3> <Delay = 0.73>
ST_5 : Operation 49 [1/2] (0.00ns)   --->   "call fastcc void @dct_2d([64 x i16]* %buf_2d_in, [64 x i16]* %buf_2d_out) nounwind" [dct.cpp:130]   --->   Operation 49 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 50 [1/1] (0.73ns)   --->   "br label %2" [dct.cpp:115->dct.cpp:133]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.73>

State 6 <SV = 4> <Delay = 3.14>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%indvar_flatten11 = phi i7 [ 0, %read_data.exit ], [ %add_ln115, %WR_Loop_Col ]" [dct.cpp:115->dct.cpp:133]   --->   Operation 51 'phi' 'indvar_flatten11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%r_0_i2 = phi i4 [ 0, %read_data.exit ], [ %select_ln115_1, %WR_Loop_Col ]" [dct.cpp:115->dct.cpp:133]   --->   Operation 52 'phi' 'r_0_i2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%c_0_i4 = phi i4 [ 0, %read_data.exit ], [ %c_1, %WR_Loop_Col ]"   --->   Operation 53 'phi' 'c_0_i4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.71ns)   --->   "%icmp_ln115 = icmp eq i7 %indvar_flatten11, -64" [dct.cpp:115->dct.cpp:133]   --->   Operation 54 'icmp' 'icmp_ln115' <Predicate = true> <Delay = 0.71> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 55 [1/1] (0.85ns)   --->   "%add_ln115 = add i7 %indvar_flatten11, 1" [dct.cpp:115->dct.cpp:133]   --->   Operation 55 'add' 'add_ln115' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %icmp_ln115, label %write_data.exit, label %WR_Loop_Col" [dct.cpp:115->dct.cpp:133]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.80ns)   --->   "%r_1 = add i4 1, %r_0_i2" [dct.cpp:115->dct.cpp:133]   --->   Operation 57 'add' 'r_1' <Predicate = (!icmp_ln115)> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [1/1] (0.72ns)   --->   "%icmp_ln117 = icmp eq i4 %c_0_i4, -8" [dct.cpp:117->dct.cpp:133]   --->   Operation 58 'icmp' 'icmp_ln117' <Predicate = (!icmp_ln115)> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (0.18ns)   --->   "%select_ln115 = select i1 %icmp_ln117, i4 0, i4 %c_0_i4" [dct.cpp:115->dct.cpp:133]   --->   Operation 59 'select' 'select_ln115' <Predicate = (!icmp_ln115)> <Delay = 0.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (0.18ns)   --->   "%select_ln115_1 = select i1 %icmp_ln117, i4 %r_1, i4 %r_0_i2" [dct.cpp:115->dct.cpp:133]   --->   Operation 60 'select' 'select_ln115_1' <Predicate = (!icmp_ln115)> <Delay = 0.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_3 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %select_ln115_1, i3 0)" [dct.cpp:118->dct.cpp:133]   --->   Operation 61 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i7 %tmp_3 to i8" [dct.cpp:115->dct.cpp:133]   --->   Operation 62 'zext' 'zext_ln115' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln115 = trunc i4 %select_ln115_1 to i3" [dct.cpp:115->dct.cpp:133]   --->   Operation 63 'trunc' 'trunc_ln115' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%shl_ln118_mid2 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln115, i3 0)" [dct.cpp:115->dct.cpp:133]   --->   Operation 64 'bitconcatenate' 'shl_ln118_mid2' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i4 %select_ln115 to i6" [dct.cpp:117->dct.cpp:133]   --->   Operation 65 'zext' 'zext_ln117' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln118 = zext i4 %select_ln115 to i8" [dct.cpp:118->dct.cpp:133]   --->   Operation 66 'zext' 'zext_ln118' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.85ns)   --->   "%add_ln118_1 = add i8 %zext_ln115, %zext_ln118" [dct.cpp:118->dct.cpp:133]   --->   Operation 67 'add' 'add_ln118_1' <Predicate = (!icmp_ln115)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln118_1 = zext i8 %add_ln118_1 to i64" [dct.cpp:118->dct.cpp:133]   --->   Operation 68 'zext' 'zext_ln118_1' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%buf_2d_out_addr = getelementptr [64 x i16]* %buf_2d_out, i64 0, i64 %zext_ln118_1" [dct.cpp:118->dct.cpp:133]   --->   Operation 69 'getelementptr' 'buf_2d_out_addr' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_6 : Operation 70 [2/2] (1.29ns)   --->   "%buf_2d_out_load = load i16* %buf_2d_out_addr, align 2" [dct.cpp:118->dct.cpp:133]   --->   Operation 70 'load' 'buf_2d_out_load' <Predicate = (!icmp_ln115)> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_6 : Operation 71 [1/1] (0.84ns)   --->   "%add_ln118 = add i6 %zext_ln117, %shl_ln118_mid2" [dct.cpp:118->dct.cpp:133]   --->   Operation 71 'add' 'add_ln118' <Predicate = (!icmp_ln115)> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.80ns)   --->   "%c_1 = add i4 1, %select_ln115" [dct.cpp:117->dct.cpp:133]   --->   Operation 72 'add' 'c_1' <Predicate = (!icmp_ln115)> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 5> <Delay = 2.59>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @WR_Loop_Row_WR_Loop_s)"   --->   Operation 73 'specloopname' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind"   --->   Operation 74 'speclooptripcount' 'empty_12' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str12) nounwind" [dct.cpp:118->dct.cpp:133]   --->   Operation 75 'specloopname' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_1_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12) nounwind" [dct.cpp:118->dct.cpp:133]   --->   Operation 76 'specregionbegin' 'tmp_1_i' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [dct.cpp:118->dct.cpp:133]   --->   Operation 77 'specpipeline' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_7 : Operation 78 [1/2] (1.29ns)   --->   "%buf_2d_out_load = load i16* %buf_2d_out_addr, align 2" [dct.cpp:118->dct.cpp:133]   --->   Operation 78 'load' 'buf_2d_out_load' <Predicate = (!icmp_ln115)> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln118_2 = zext i6 %add_ln118 to i64" [dct.cpp:118->dct.cpp:133]   --->   Operation 79 'zext' 'zext_ln118_2' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [64 x i16]* %output_r, i64 0, i64 %zext_ln118_2" [dct.cpp:118->dct.cpp:133]   --->   Operation 80 'getelementptr' 'output_addr' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (1.29ns)   --->   "store i16 %buf_2d_out_load, i16* %output_addr, align 2" [dct.cpp:118->dct.cpp:133]   --->   Operation 81 'store' <Predicate = (!icmp_ln115)> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_1_i) nounwind" [dct.cpp:118->dct.cpp:133]   --->   Operation 82 'specregionend' 'empty_13' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "br label %2"   --->   Operation 83 'br' <Predicate = (!icmp_ln115)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "ret void" [dct.cpp:134]   --->   Operation 84 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0    (specbitsmap      ) [ 000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000]
spectopmodule_ln0  (spectopmodule    ) [ 000000000]
buf_2d_in          (alloca           ) [ 001111000]
buf_2d_out         (alloca           ) [ 001111110]
br_ln103           (br               ) [ 011100000]
indvar_flatten     (phi              ) [ 001000000]
r_0_i              (phi              ) [ 001000000]
c_0_i              (phi              ) [ 001000000]
icmp_ln103         (icmp             ) [ 001100000]
add_ln103          (add              ) [ 011100000]
br_ln103           (br               ) [ 000000000]
r                  (add              ) [ 000000000]
icmp_ln105         (icmp             ) [ 000000000]
select_ln103       (select           ) [ 001100000]
select_ln103_1     (select           ) [ 011100000]
trunc_ln103        (trunc            ) [ 000000000]
shl_ln106_mid2     (bitconcatenate   ) [ 000000000]
zext_ln105         (zext             ) [ 000000000]
add_ln106          (add              ) [ 000000000]
zext_ln106         (zext             ) [ 000000000]
input_addr         (getelementptr    ) [ 001100000]
c                  (add              ) [ 011100000]
specloopname_ln0   (specloopname     ) [ 000000000]
empty              (speclooptripcount) [ 000000000]
tmp_s              (bitconcatenate   ) [ 000000000]
zext_ln105_1       (zext             ) [ 000000000]
specloopname_ln106 (specloopname     ) [ 000000000]
tmp_2_i            (specregionbegin  ) [ 000000000]
specpipeline_ln106 (specpipeline     ) [ 000000000]
input_load         (load             ) [ 000000000]
zext_ln106_1       (zext             ) [ 000000000]
add_ln106_1        (add              ) [ 000000000]
zext_ln106_2       (zext             ) [ 000000000]
buf_2d_in_addr     (getelementptr    ) [ 000000000]
store_ln106        (store            ) [ 000000000]
empty_11           (specregionend    ) [ 000000000]
br_ln0             (br               ) [ 011100000]
call_ln130         (call             ) [ 000000000]
br_ln115           (br               ) [ 000001110]
indvar_flatten11   (phi              ) [ 000000100]
r_0_i2             (phi              ) [ 000000100]
c_0_i4             (phi              ) [ 000000100]
icmp_ln115         (icmp             ) [ 000000110]
add_ln115          (add              ) [ 000001110]
br_ln115           (br               ) [ 000000000]
r_1                (add              ) [ 000000000]
icmp_ln117         (icmp             ) [ 000000000]
select_ln115       (select           ) [ 000000000]
select_ln115_1     (select           ) [ 000001110]
tmp_3              (bitconcatenate   ) [ 000000000]
zext_ln115         (zext             ) [ 000000000]
trunc_ln115        (trunc            ) [ 000000000]
shl_ln118_mid2     (bitconcatenate   ) [ 000000000]
zext_ln117         (zext             ) [ 000000000]
zext_ln118         (zext             ) [ 000000000]
add_ln118_1        (add              ) [ 000000000]
zext_ln118_1       (zext             ) [ 000000000]
buf_2d_out_addr    (getelementptr    ) [ 000000110]
add_ln118          (add              ) [ 000000110]
c_1                (add              ) [ 000001110]
specloopname_ln0   (specloopname     ) [ 000000000]
empty_12           (speclooptripcount) [ 000000000]
specloopname_ln118 (specloopname     ) [ 000000000]
tmp_1_i            (specregionbegin  ) [ 000000000]
specpipeline_ln118 (specpipeline     ) [ 000000000]
buf_2d_out_load    (load             ) [ 000000000]
zext_ln118_2       (zext             ) [ 000000000]
output_addr        (getelementptr    ) [ 000000000]
store_ln118        (store            ) [ 000000000]
empty_13           (specregionend    ) [ 000000000]
br_ln0             (br               ) [ 000001110]
ret_ln134          (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dct_coeff_table_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dct_coeff_table_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dct_coeff_table_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dct_coeff_table_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dct_coeff_table_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dct_coeff_table_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dct_coeff_table_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dct_coeff_table_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RD_Loop_Row_RD_Loop_s"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_2d"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="WR_Loop_Row_WR_Loop_s"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="buf_2d_in_alloca_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="buf_2d_out_alloca_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_out/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="input_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="16" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="6" slack="0"/>
<pin id="88" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="6" slack="0"/>
<pin id="93" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="buf_2d_in_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="8" slack="0"/>
<pin id="101" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_in_addr/3 "/>
</bind>
</comp>

<comp id="103" class="1004" name="store_ln106_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="6" slack="0"/>
<pin id="105" dir="0" index="1" bw="16" slack="0"/>
<pin id="106" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln106/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="buf_2d_out_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="8" slack="0"/>
<pin id="114" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_out_addr/6 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="6" slack="0"/>
<pin id="118" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_2d_out_load/6 "/>
</bind>
</comp>

<comp id="122" class="1004" name="output_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="16" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="6" slack="0"/>
<pin id="126" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/7 "/>
</bind>
</comp>

<comp id="129" class="1004" name="store_ln118_access_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="6" slack="0"/>
<pin id="131" dir="0" index="1" bw="16" slack="0"/>
<pin id="132" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln118/7 "/>
</bind>
</comp>

<comp id="136" class="1005" name="indvar_flatten_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="7" slack="1"/>
<pin id="138" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="140" class="1004" name="indvar_flatten_phi_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="1"/>
<pin id="142" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="7" slack="0"/>
<pin id="144" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="147" class="1005" name="r_0_i_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="4" slack="1"/>
<pin id="149" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_0_i (phireg) "/>
</bind>
</comp>

<comp id="151" class="1004" name="r_0_i_phi_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="1"/>
<pin id="153" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="4" slack="0"/>
<pin id="155" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0_i/2 "/>
</bind>
</comp>

<comp id="158" class="1005" name="c_0_i_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="4" slack="1"/>
<pin id="160" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_0_i (phireg) "/>
</bind>
</comp>

<comp id="162" class="1004" name="c_0_i_phi_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="1"/>
<pin id="164" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="4" slack="0"/>
<pin id="166" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0_i/2 "/>
</bind>
</comp>

<comp id="169" class="1005" name="indvar_flatten11_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="7" slack="1"/>
<pin id="171" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten11 (phireg) "/>
</bind>
</comp>

<comp id="173" class="1004" name="indvar_flatten11_phi_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="1"/>
<pin id="175" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="7" slack="0"/>
<pin id="177" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten11/6 "/>
</bind>
</comp>

<comp id="180" class="1005" name="r_0_i2_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="4" slack="1"/>
<pin id="182" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_0_i2 (phireg) "/>
</bind>
</comp>

<comp id="184" class="1004" name="r_0_i2_phi_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="1"/>
<pin id="186" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="4" slack="0"/>
<pin id="188" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0_i2/6 "/>
</bind>
</comp>

<comp id="191" class="1005" name="c_0_i4_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="4" slack="1"/>
<pin id="193" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_0_i4 (phireg) "/>
</bind>
</comp>

<comp id="195" class="1004" name="c_0_i4_phi_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="1"/>
<pin id="197" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="4" slack="0"/>
<pin id="199" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0_i4/6 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_dct_2d_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="0" slack="0"/>
<pin id="204" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="206" dir="0" index="3" bw="14" slack="0"/>
<pin id="207" dir="0" index="4" bw="15" slack="0"/>
<pin id="208" dir="0" index="5" bw="15" slack="0"/>
<pin id="209" dir="0" index="6" bw="15" slack="0"/>
<pin id="210" dir="0" index="7" bw="15" slack="0"/>
<pin id="211" dir="0" index="8" bw="15" slack="0"/>
<pin id="212" dir="0" index="9" bw="15" slack="0"/>
<pin id="213" dir="0" index="10" bw="15" slack="0"/>
<pin id="214" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln130/4 "/>
</bind>
</comp>

<comp id="224" class="1004" name="icmp_ln103_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="7" slack="0"/>
<pin id="226" dir="0" index="1" bw="7" slack="0"/>
<pin id="227" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln103/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="add_ln103_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="7" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln103/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="r_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="4" slack="0"/>
<pin id="239" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="icmp_ln105_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="4" slack="0"/>
<pin id="244" dir="0" index="1" bw="4" slack="0"/>
<pin id="245" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln105/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="select_ln103_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="4" slack="0"/>
<pin id="252" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln103/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="select_ln103_1_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="4" slack="0"/>
<pin id="259" dir="0" index="2" bw="4" slack="0"/>
<pin id="260" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln103_1/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="trunc_ln103_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="4" slack="0"/>
<pin id="266" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln103/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="shl_ln106_mid2_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="6" slack="0"/>
<pin id="270" dir="0" index="1" bw="3" slack="0"/>
<pin id="271" dir="0" index="2" bw="1" slack="0"/>
<pin id="272" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln106_mid2/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="zext_ln105_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="4" slack="0"/>
<pin id="278" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="add_ln106_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="4" slack="0"/>
<pin id="282" dir="0" index="1" bw="6" slack="0"/>
<pin id="283" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln106/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="zext_ln106_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="6" slack="0"/>
<pin id="288" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="c_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="0"/>
<pin id="293" dir="0" index="1" bw="4" slack="0"/>
<pin id="294" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_s_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="7" slack="0"/>
<pin id="299" dir="0" index="1" bw="4" slack="1"/>
<pin id="300" dir="0" index="2" bw="1" slack="0"/>
<pin id="301" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="zext_ln105_1_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="7" slack="0"/>
<pin id="306" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_1/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="zext_ln106_1_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="4" slack="1"/>
<pin id="310" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_1/3 "/>
</bind>
</comp>

<comp id="311" class="1004" name="add_ln106_1_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="7" slack="0"/>
<pin id="313" dir="0" index="1" bw="4" slack="0"/>
<pin id="314" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln106_1/3 "/>
</bind>
</comp>

<comp id="317" class="1004" name="zext_ln106_2_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="8" slack="0"/>
<pin id="319" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_2/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="icmp_ln115_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="7" slack="0"/>
<pin id="324" dir="0" index="1" bw="7" slack="0"/>
<pin id="325" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln115/6 "/>
</bind>
</comp>

<comp id="328" class="1004" name="add_ln115_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="7" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115/6 "/>
</bind>
</comp>

<comp id="334" class="1004" name="r_1_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="0" index="1" bw="4" slack="0"/>
<pin id="337" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_1/6 "/>
</bind>
</comp>

<comp id="340" class="1004" name="icmp_ln117_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="4" slack="0"/>
<pin id="342" dir="0" index="1" bw="4" slack="0"/>
<pin id="343" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln117/6 "/>
</bind>
</comp>

<comp id="346" class="1004" name="select_ln115_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="0" index="2" bw="4" slack="0"/>
<pin id="350" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln115/6 "/>
</bind>
</comp>

<comp id="354" class="1004" name="select_ln115_1_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="0" index="1" bw="4" slack="0"/>
<pin id="357" dir="0" index="2" bw="4" slack="0"/>
<pin id="358" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln115_1/6 "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp_3_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="7" slack="0"/>
<pin id="364" dir="0" index="1" bw="4" slack="0"/>
<pin id="365" dir="0" index="2" bw="1" slack="0"/>
<pin id="366" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/6 "/>
</bind>
</comp>

<comp id="370" class="1004" name="zext_ln115_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="7" slack="0"/>
<pin id="372" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln115/6 "/>
</bind>
</comp>

<comp id="374" class="1004" name="trunc_ln115_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="4" slack="0"/>
<pin id="376" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln115/6 "/>
</bind>
</comp>

<comp id="378" class="1004" name="shl_ln118_mid2_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="6" slack="0"/>
<pin id="380" dir="0" index="1" bw="3" slack="0"/>
<pin id="381" dir="0" index="2" bw="1" slack="0"/>
<pin id="382" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln118_mid2/6 "/>
</bind>
</comp>

<comp id="386" class="1004" name="zext_ln117_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="4" slack="0"/>
<pin id="388" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117/6 "/>
</bind>
</comp>

<comp id="390" class="1004" name="zext_ln118_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="4" slack="0"/>
<pin id="392" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118/6 "/>
</bind>
</comp>

<comp id="394" class="1004" name="add_ln118_1_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="7" slack="0"/>
<pin id="396" dir="0" index="1" bw="4" slack="0"/>
<pin id="397" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln118_1/6 "/>
</bind>
</comp>

<comp id="400" class="1004" name="zext_ln118_1_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="8" slack="0"/>
<pin id="402" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118_1/6 "/>
</bind>
</comp>

<comp id="405" class="1004" name="add_ln118_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="4" slack="0"/>
<pin id="407" dir="0" index="1" bw="6" slack="0"/>
<pin id="408" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln118/6 "/>
</bind>
</comp>

<comp id="411" class="1004" name="c_1_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="0"/>
<pin id="413" dir="0" index="1" bw="4" slack="0"/>
<pin id="414" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_1/6 "/>
</bind>
</comp>

<comp id="417" class="1004" name="zext_ln118_2_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="6" slack="1"/>
<pin id="419" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118_2/7 "/>
</bind>
</comp>

<comp id="421" class="1005" name="icmp_ln103_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="1"/>
<pin id="423" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln103 "/>
</bind>
</comp>

<comp id="425" class="1005" name="add_ln103_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="7" slack="0"/>
<pin id="427" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln103 "/>
</bind>
</comp>

<comp id="430" class="1005" name="select_ln103_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="4" slack="1"/>
<pin id="432" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln103 "/>
</bind>
</comp>

<comp id="435" class="1005" name="select_ln103_1_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="4" slack="0"/>
<pin id="437" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln103_1 "/>
</bind>
</comp>

<comp id="441" class="1005" name="input_addr_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="6" slack="1"/>
<pin id="443" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="446" class="1005" name="c_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="4" slack="0"/>
<pin id="448" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="451" class="1005" name="icmp_ln115_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="1"/>
<pin id="453" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln115 "/>
</bind>
</comp>

<comp id="455" class="1005" name="add_ln115_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="7" slack="0"/>
<pin id="457" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln115 "/>
</bind>
</comp>

<comp id="460" class="1005" name="select_ln115_1_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="4" slack="0"/>
<pin id="462" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln115_1 "/>
</bind>
</comp>

<comp id="465" class="1005" name="buf_2d_out_addr_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="6" slack="1"/>
<pin id="467" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_addr "/>
</bind>
</comp>

<comp id="470" class="1005" name="add_ln118_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="6" slack="1"/>
<pin id="472" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln118 "/>
</bind>
</comp>

<comp id="475" class="1005" name="c_1_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="4" slack="0"/>
<pin id="477" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="26" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="26" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="44" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="84" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="102"><net_src comp="44" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="108"><net_src comp="91" pin="3"/><net_sink comp="103" pin=1"/></net>

<net id="109"><net_src comp="97" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="115"><net_src comp="44" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="110" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="44" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="116" pin="3"/><net_sink comp="129" pin=1"/></net>

<net id="135"><net_src comp="122" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="139"><net_src comp="28" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="136" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="150"><net_src comp="30" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="147" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="161"><net_src comp="30" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="158" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="28" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="169" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="183"><net_src comp="30" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="180" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="30" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="201"><net_src comp="191" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="215"><net_src comp="70" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="216"><net_src comp="4" pin="0"/><net_sink comp="202" pin=3"/></net>

<net id="217"><net_src comp="6" pin="0"/><net_sink comp="202" pin=4"/></net>

<net id="218"><net_src comp="8" pin="0"/><net_sink comp="202" pin=5"/></net>

<net id="219"><net_src comp="10" pin="0"/><net_sink comp="202" pin=6"/></net>

<net id="220"><net_src comp="12" pin="0"/><net_sink comp="202" pin=7"/></net>

<net id="221"><net_src comp="14" pin="0"/><net_sink comp="202" pin=8"/></net>

<net id="222"><net_src comp="16" pin="0"/><net_sink comp="202" pin=9"/></net>

<net id="223"><net_src comp="18" pin="0"/><net_sink comp="202" pin=10"/></net>

<net id="228"><net_src comp="140" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="32" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="140" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="34" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="36" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="151" pin="4"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="162" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="38" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="253"><net_src comp="242" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="30" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="162" pin="4"/><net_sink comp="248" pin=2"/></net>

<net id="261"><net_src comp="242" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="236" pin="2"/><net_sink comp="256" pin=1"/></net>

<net id="263"><net_src comp="151" pin="4"/><net_sink comp="256" pin=2"/></net>

<net id="267"><net_src comp="256" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="273"><net_src comp="40" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="264" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="42" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="279"><net_src comp="248" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="284"><net_src comp="276" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="268" pin="3"/><net_sink comp="280" pin=1"/></net>

<net id="289"><net_src comp="280" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="295"><net_src comp="36" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="248" pin="3"/><net_sink comp="291" pin=1"/></net>

<net id="302"><net_src comp="54" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="42" pin="0"/><net_sink comp="297" pin=2"/></net>

<net id="307"><net_src comp="297" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="315"><net_src comp="304" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="308" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="320"><net_src comp="311" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="326"><net_src comp="173" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="32" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="173" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="34" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="36" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="184" pin="4"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="195" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="38" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="351"><net_src comp="340" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="30" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="353"><net_src comp="195" pin="4"/><net_sink comp="346" pin=2"/></net>

<net id="359"><net_src comp="340" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="360"><net_src comp="334" pin="2"/><net_sink comp="354" pin=1"/></net>

<net id="361"><net_src comp="184" pin="4"/><net_sink comp="354" pin=2"/></net>

<net id="367"><net_src comp="54" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="354" pin="3"/><net_sink comp="362" pin=1"/></net>

<net id="369"><net_src comp="42" pin="0"/><net_sink comp="362" pin=2"/></net>

<net id="373"><net_src comp="362" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="354" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="383"><net_src comp="40" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="374" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="385"><net_src comp="42" pin="0"/><net_sink comp="378" pin=2"/></net>

<net id="389"><net_src comp="346" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="346" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="398"><net_src comp="370" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="390" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="403"><net_src comp="394" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="409"><net_src comp="386" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="378" pin="3"/><net_sink comp="405" pin=1"/></net>

<net id="415"><net_src comp="36" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="346" pin="3"/><net_sink comp="411" pin=1"/></net>

<net id="420"><net_src comp="417" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="424"><net_src comp="224" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="428"><net_src comp="230" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="433"><net_src comp="248" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="438"><net_src comp="256" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="440"><net_src comp="435" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="444"><net_src comp="84" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="449"><net_src comp="291" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="454"><net_src comp="322" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="458"><net_src comp="328" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="463"><net_src comp="354" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="468"><net_src comp="110" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="473"><net_src comp="405" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="478"><net_src comp="411" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="195" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {7 }
 - Input state : 
	Port: dct : input_r | {2 3 }
	Port: dct : dct_coeff_table_0 | {4 5 }
	Port: dct : dct_coeff_table_1 | {4 5 }
	Port: dct : dct_coeff_table_2 | {4 5 }
	Port: dct : dct_coeff_table_3 | {4 5 }
	Port: dct : dct_coeff_table_4 | {4 5 }
	Port: dct : dct_coeff_table_5 | {4 5 }
	Port: dct : dct_coeff_table_6 | {4 5 }
	Port: dct : dct_coeff_table_7 | {4 5 }
  - Chain level:
	State 1
	State 2
		icmp_ln103 : 1
		add_ln103 : 1
		br_ln103 : 2
		r : 1
		icmp_ln105 : 1
		select_ln103 : 2
		select_ln103_1 : 2
		trunc_ln103 : 3
		shl_ln106_mid2 : 4
		zext_ln105 : 3
		add_ln106 : 5
		zext_ln106 : 6
		input_addr : 7
		input_load : 8
		c : 3
	State 3
		zext_ln105_1 : 1
		add_ln106_1 : 2
		zext_ln106_2 : 3
		buf_2d_in_addr : 4
		store_ln106 : 5
		empty_11 : 1
	State 4
	State 5
	State 6
		icmp_ln115 : 1
		add_ln115 : 1
		br_ln115 : 2
		r_1 : 1
		icmp_ln117 : 1
		select_ln115 : 2
		select_ln115_1 : 2
		tmp_3 : 3
		zext_ln115 : 4
		trunc_ln115 : 3
		shl_ln118_mid2 : 4
		zext_ln117 : 3
		zext_ln118 : 3
		add_ln118_1 : 5
		zext_ln118_1 : 6
		buf_2d_out_addr : 7
		buf_2d_out_load : 8
		add_ln118 : 5
		c_1 : 3
	State 7
		output_addr : 1
		store_ln118 : 2
		empty_13 : 1
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
| Operation|    Functional Unit    |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   call   |   grp_dct_2d_fu_202   |    3    |    8    |  14.94  |   432   |   570   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |    add_ln103_fu_230   |    0    |    0    |    0    |    0    |    15   |    0    |
|          |        r_fu_236       |    0    |    0    |    0    |    0    |    12   |    0    |
|          |    add_ln106_fu_280   |    0    |    0    |    0    |    0    |    15   |    0    |
|          |        c_fu_291       |    0    |    0    |    0    |    0    |    12   |    0    |
|    add   |   add_ln106_1_fu_311  |    0    |    0    |    0    |    0    |    15   |    0    |
|          |    add_ln115_fu_328   |    0    |    0    |    0    |    0    |    15   |    0    |
|          |       r_1_fu_334      |    0    |    0    |    0    |    0    |    12   |    0    |
|          |   add_ln118_1_fu_394  |    0    |    0    |    0    |    0    |    15   |    0    |
|          |    add_ln118_fu_405   |    0    |    0    |    0    |    0    |    15   |    0    |
|          |       c_1_fu_411      |    0    |    0    |    0    |    0    |    12   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |   icmp_ln103_fu_224   |    0    |    0    |    0    |    0    |    11   |    0    |
|   icmp   |   icmp_ln105_fu_242   |    0    |    0    |    0    |    0    |    9    |    0    |
|          |   icmp_ln115_fu_322   |    0    |    0    |    0    |    0    |    11   |    0    |
|          |   icmp_ln117_fu_340   |    0    |    0    |    0    |    0    |    9    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |  select_ln103_fu_248  |    0    |    0    |    0    |    0    |    4    |    0    |
|  select  | select_ln103_1_fu_256 |    0    |    0    |    0    |    0    |    4    |    0    |
|          |  select_ln115_fu_346  |    0    |    0    |    0    |    0    |    4    |    0    |
|          | select_ln115_1_fu_354 |    0    |    0    |    0    |    0    |    4    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   trunc  |   trunc_ln103_fu_264  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   trunc_ln115_fu_374  |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          | shl_ln106_mid2_fu_268 |    0    |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|      tmp_s_fu_297     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      tmp_3_fu_362     |    0    |    0    |    0    |    0    |    0    |    0    |
|          | shl_ln118_mid2_fu_378 |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |   zext_ln105_fu_276   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln106_fu_286   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  zext_ln105_1_fu_304  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  zext_ln106_1_fu_308  |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |  zext_ln106_2_fu_317  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln115_fu_370   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln117_fu_386   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln118_fu_390   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  zext_ln118_1_fu_400  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  zext_ln118_2_fu_417  |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                       |    3    |    8    |  14.94  |   432   |   764   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|

Memories:
+-----------------+--------+--------+--------+--------+
|                 |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------------+--------+--------+--------+--------+
|    buf_2d_in    |    1   |    0   |    0   |    0   |
|    buf_2d_out   |    1   |    0   |    0   |    0   |
|dct_coeff_table_0|    0   |   14   |    2   |    -   |
|dct_coeff_table_1|    0   |   15   |    2   |    -   |
|dct_coeff_table_2|    0   |   15   |    2   |    -   |
|dct_coeff_table_3|    0   |   15   |    2   |    -   |
|dct_coeff_table_4|    0   |   15   |    2   |    -   |
|dct_coeff_table_5|    0   |   15   |    2   |    -   |
|dct_coeff_table_6|    0   |   15   |    2   |    -   |
|dct_coeff_table_7|    0   |   15   |    2   |    -   |
+-----------------+--------+--------+--------+--------+
|      Total      |    2   |   119  |   16   |    0   |
+-----------------+--------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln103_reg_425   |    7   |
|    add_ln115_reg_455   |    7   |
|    add_ln118_reg_470   |    6   |
| buf_2d_out_addr_reg_465|    6   |
|     c_0_i4_reg_191     |    4   |
|      c_0_i_reg_158     |    4   |
|       c_1_reg_475      |    4   |
|        c_reg_446       |    4   |
|   icmp_ln103_reg_421   |    1   |
|   icmp_ln115_reg_451   |    1   |
|indvar_flatten11_reg_169|    7   |
| indvar_flatten_reg_136 |    7   |
|   input_addr_reg_441   |    6   |
|     r_0_i2_reg_180     |    4   |
|      r_0_i_reg_147     |    4   |
| select_ln103_1_reg_435 |    4   |
|  select_ln103_reg_430  |    4   |
| select_ln115_1_reg_460 |    4   |
+------------------------+--------+
|          Total         |   84   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_91 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_116 |  p0  |   2  |   6  |   12   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   24   ||  1.472  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    3   |    8   |   14   |   432  |   764  |    0   |
|   Memory  |    2   |    -   |    -   |   119  |   16   |    0   |
|Multiplexer|    -   |    -   |    1   |    -   |   18   |    -   |
|  Register |    -   |    -   |    -   |   84   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    5   |    8   |   16   |   635  |   798  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
