============================================================
   Tang Dynasty, V6.2.168116
   Copyright (c) 2012-2025 Anlogic Inc.
   Executable = D:/TD/bin/run.exe
   Built at =   16:32:07 Jun 12 2025
   Run by =     sean
   Run Date =   Thu Nov  6 13:15:38 2025

   Run on =     LAPTOP-18IJM237
============================================================
RUN-1002 : start command "import_device ph1_180.db -package PH1A180SFG676"
RUN-1001 : Using default speed grade: 2
ARC-1001 : Device Initialization.
ARC-1001 : -----------------------------------------------------------
ARC-1001 :           OPTION          |        IO        |   SETTING   
ARC-1001 : -----------------------------------------------------------
ARC-1001 :   non_jtag_persist(none)  |      36 IOs      |    gpio    
ARC-1001 :            jtag           |  P7/L8/N8/R6/R7  |  dedicate  
ARC-1001 : -----------------------------------------------------------
RUN-1003 : finish command "import_device ph1_180.db -package PH1A180SFG676" in  5.932162s wall, 3.812500s user + 0.140625s system = 3.953125s CPU (66.6%)

RUN-1004 : used memory is 1197 MB, reserved memory is 1195 MB, peak memory is 1197 MB
RUN-1002 : start command "set_param flow ooc_flow on"
RUN-1002 : start command "read_verilog -file auto_created_cwc2_watcherInst.sv"
HDL-1007 : analyze verilog file auto_created_cwc2_watcherInst.sv
HDL-1007 : analyze verilog file D:\TD\ip/apm/apm_cwc/apm_cwc.sv
Copyright (c) 1998-2019 The OpenSSL Project.  All rights reserved.
This product includes software developed by the OpenSSL Project
for use in the OpenSSL Toolkit (http://www.openssl.org/)
Copyright (C) 1995-1998 Eric Young (eay@cryptsoft.com)
All rights reserved.
This product includes cryptographic software written by Eric Young (eay@cryptsoft.com)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in D:\TD\ip/apm/apm_cwc/apm_cwc.sv(492)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in D:\TD\ip/apm/apm_cwc/apm_cwc.sv(493)
HDL-1007 : back to file 'D:\TD\ip/apm/apm_cwc/apm_cwc.sv' in D:\TD\ip/apm/apm_cwc/apm_cwc.sv(1)
HDL-1007 : elaborate module auto_created_cwc2 in auto_created_cwc2_watcherInst.sv(1)
HDL-1007 : elaborate module ** in D:\TD\ip/apm/apm_cwc/apm_cwc.sv(3)
HDL-1007 : elaborate module ** in D:\TD\ip/apm/apm_cwc/apm_cwc.sv(212)
HDL-1007 : elaborate module ** in D:\TD\ip/apm/apm_cwc/apm_cwc.sv(573)
HDL-1007 : elaborate module ** in D:\TD\ip/apm/apm_cwc/apm_cwc.sv(629)
HDL-1007 : elaborate module ** in D:\TD\ip/apm/apm_cwc/apm_cwc.sv(629)
HDL-1007 : elaborate module ** in D:\TD\ip/apm/apm_cwc/apm_cwc.sv(629)
HDL-1007 : elaborate module ** in D:\TD\ip/apm/apm_cwc/apm_cwc.sv(629)
HDL-1007 : elaborate module ** in D:\TD\ip/apm/apm_cwc/apm_cwc.sv(629)
HDL-1007 : elaborate module ** in D:\TD\ip/apm/apm_cwc/apm_cwc.sv(629)
HDL-1007 : elaborate module ** in D:\TD\ip/apm/apm_cwc/apm_cwc.sv(788)
HDL-1007 : elaborate module ** in D:\TD\ip/apm/apm_cwc/apm_cwc.sv(1025)
HDL-1007 : elaborate module ** in D:\TD\ip/apm/apm_cwc/apm_cwc.sv(1025)
HDL-1007 : elaborate module ** in D:\TD\ip/apm/apm_cwc/apm_cwc.sv(1025)
HDL-1007 : elaborate module ** in D:\TD\ip/apm/apm_cwc/apm_cwc.sv(1025)
HDL-1007 : elaborate module ** in D:\TD\ip/apm/apm_cwc/apm_cwc.sv(1025)
HDL-1007 : elaborate module ** in D:\TD\ip/apm/apm_cwc/apm_cwc.sv(1025)
HDL-1007 : elaborate module ** in D:\TD\ip/apm/apm_cwc/apm_cwc.sv(995)
HDL-1007 : extracting RAM for identifier '**' in D:\TD\ip/apm/apm_cwc/apm_cwc.sv(1010)
HDL-1200 : Current top model is auto_created_cwc2
HDL-1100 : Inferred 1 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD/license/Anlogic.lic
SYN-1001 : Stage 1 | Optimize RTL
SYN-1001 : Stage 1.1 | Check Design Sanity
SYN-1001 : End Stage 1.1 | Check Design Sanity; Time: 0.004594s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%); Memory(MB): used = 1204, reserved = 1195, peak = 1204;

SYN-1079 : finish stage Check Design Sanity. Total instances: 4110, Total nets: 8949.

SYN-1001 : Stage 1.2 | Initialize Design
SYN-1001 : End Stage 1.2 | Initialize Design; Time: 0.158876s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (98.3%); Memory(MB): used = 1204, reserved = 1195, peak = 1204;

SYN-1079 : finish stage Initialize Design. Total instances: 1757, Total nets: 5416.

SYN-1001 : Stage 1.3 | Flatten Module
SYN-1011 : Flatten model auto_created_cwc2
SYN-1050 : Instances selected by 'keep_hierarchy':
RUN-1001 : ------------------------------------------------------------------------------------------------------------
RUN-1001 :           instance           |  keep_hierarchy  |         down_module         |         file(line)          
RUN-1001 : ------------------------------------------------------------------------------------------------------------
RUN-1001 :   wrapper_cwc_top/U_cwc_ram  |       true       | anlogic05_cwc_ram(DATA_...  | D:\TD\ip/apm/apm_cwc/ap...  
RUN-1001 : ------------------------------------------------------------------------------------------------------------
SYN-1001 : End Stage 1.3 | Flatten Module; Time: 0.021698s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (144.0%); Memory(MB): used = 1204, reserved = 1195, peak = 1204;

SYN-1079 : finish stage Flatten Module. Total instances: 2366, Total nets: 4136.

SYN-1001 : Stage 1.4 | Uniform Instance
SYN-1001 : End Stage 1.4 | Uniform Instance; Time: 0.007994s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%); Memory(MB): used = 1185, reserved = 1186, peak = 1204;

SYN-1079 : finish stage Uniform Instance. Total instances: 2110, Total nets: 3880.

SYN-1001 : Stage 1.5 | Optimize Design
SYN-1032 : 3871/2 useful/useless nets, 2108/2 useful/useless insts
SYN-1016 : Merged 116 instances.
SYN-1016 : Merged 16 instances.
SYN-1001 : End Stage 1.5 | Optimize Design; Time: 0.169136s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (101.6%); Memory(MB): used = 1189, reserved = 1191, peak = 1204;

SYN-1079 : finish stage Optimize Design. Total instances: 3295, Total nets: 3747.

SYN-1001 : Stage 1.6 | Optimize Iteratively
SYN-1014 : Optimize round 1
SYN-1017 : Remove 3 const input seq instances
SYN-1020 : Optimized 16 distributor mux.
SYN-1015 : Optimize round 1, 121 better
SYN-1014 : Optimize round 2
SYN-1016 : Merged 8 instances.
SYN-1015 : Optimize round 2, 16 better
SYN-3010 : Optimized 2 DFF(s)
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1001 : End Stage 1.6 | Optimize Iteratively; Time: 0.824148s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (100.5%); Memory(MB): used = 1207, reserved = 1205, peak = 1215;

SYN-1079 : finish stage Optimize Iteratively. Total instances: 3293, Total nets: 3745.

SYN-1001 : Stage 1.7 | Check Design
SYN-1001 : End Stage 1.7 | Check Design; Time: 0.000753s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%); Memory(MB): used = 1207, reserved = 1205, peak = 1215;

SYN-1079 : finish stage Check Design. Total instances: 3293, Total nets: 3745.

SYN-1001 : End Stage 1 | Optimize RTL; Time: 1.187971s wall, 1.171875s user + 0.015625s system = 1.187500s CPU (100.0%); Memory(MB): used = 1207, reserved = 1205, peak = 1215;

SYN-1079 : finish stage Optimize RTL. Total instances: 3293, Total nets: 3745.

RUN-1003 : finish command "optimize_rtl" in  1.201177s wall, 1.187500s user + 0.015625s system = 1.203125s CPU (100.2%)

RUN-1004 : used memory is 1207 MB, reserved memory is 1205 MB, peak memory is 1215 MB
RUN-1002 : start command "map_macro"
SYN-1001 : Stage 2 | Map Reg
SYN-1001 : End Stage 2 | Map Reg; Time: 0.038810s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (80.5%); Memory(MB): used = 1207, reserved = 1205, peak = 1215;

SYN-1079 : finish stage Map Reg. Total instances: 3293, Total nets: 3745.

SYN-1001 : Stage 3 | Map IO
SYN-2001 : Map 0 IOs to PADs of model 'auto_created_cwc2'
SYN-1001 : End Stage 3 | Map IO; Time: 0.003162s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%); Memory(MB): used = 1207, reserved = 1205, peak = 1215;

SYN-1001 : Stage 4 | Map Macro
RUN-1002 : start command "update_pll_param -module auto_created_cwc2"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 5 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 3 instances.
SYN-2501 : Optimize round 1, 82 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 26 macro adder(s)
SYN-1016 : Merged 252 instances.
SYN-1001 : End Stage 4 | Map Macro; Time: 0.533070s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (102.6%); Memory(MB): used = 1216, reserved = 1211, peak = 1216;

SYN-1079 : finish stage Map Macro. Total instances: 3524, Total nets: 4069.

RUN-1002 : start command "map"
SYN-1001 : Stage 5 | Map Gate
SYN-2581 : Mapping with K=6, #lut = 556 (3.64), #lev = 4 (1.45), #crit_level = 0
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=6, #lut = 548 (3.61), #lev = 4 (1.48), #crit_level = 0
SYN-3001 : Logic optimization opt = 0.19 sec, map = 0.05 sec, post map opt = 0.22 sec.
SYN-1001 : End Stage 5 | Map Gate; Time: 0.528690s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (97.5%); Memory(MB): used = 1224, reserved = 1217, peak = 1224;

RUN-1002 : start command "pack"
SYN-1001 : Packing model "auto_created_cwc2" ...
SYN-1001 : Stage 6 | Pack Gate
SYN-4010 : Pack lib has 90 rtl pack models with 59 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 979 DFF/LATCH to SEQ ...
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
SYN-4009 : Pack 0 carry chain into lslice
SYN-1001 : End Stage 6 | Pack Gate; Time: 0.164083s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (95.2%); Memory(MB): used = 1224, reserved = 1227, peak = 1224;

RUN-1002 : start command "report_qor -step gate -file gate.qor"
RUN-1002 : start command "start_timer"
-----------------------------------------------------------
| QoR metrics               |         value               |
-----------------------------------------------------------
| Timing                    |                             |
|     Setup WNS             |        16163                |
|     Setup TNS             |            0                |
|     Num of violated S-EP  |            0                |
|     Hold WNS              |          471                |
|     Hold TNS              |            0                |
|     Num of violated H-EP  |            0                |
-----------------------------------------------------------
| Utilization               |                             |
|     #registers            |          979                |
|     #luts                 |          548                |
|     #lut1                 |           36                |
|     #lut1(~A)             |           36                |
|     #slices               |           32                |
|     slices percentage     |        0.03%                |
|     #RAMs                 |            4                |
|     #DSPs                 |            0                |
|     #f7mux                |        0.00%                |
|     #MACROs               |            4                |
|     #insts in MACRO       |           36                |
-----------------------------------------------------------
| kept_net                  |                             |
|     #syn_keep             |          426                |
|     #keep_hier            |           82                |
|     #dont_touch           |            0                |
|     #mark_debug           |            0                |
|     #max_fanout_keep      |            0                |
|     #async_reg            |            0                |
-----------------------------------------------------------
| Top 10% datanet fanout#   |         9.21                |
| dff(single fanout)->dff   |           44                |
| dff(single fanout)->dram  |            0                |
-----------------------------------------------------------
| Over-quota path num*      |                             |
|     Total                 |            0                |
-----------------------------------------------------------
| Rent**                    |                             |
-----------------------------------------------------------
Note*: Over-quota path shows the over-path-level-threshold path number of each clock.
       The clock will not be shown if no path is with path level over the threshold.
       The threshold is defined as worst path_margin / 800ps.
Note**: Rent shows the rent exponent value of the modules whose rent value exceeds the threshold.
        Only modules under top are reported, and the threshold is defined as 0.7.

Logic Level Distribution
-------------------------------------------------------------------------
  Clock        |  Period            |  0    |  1    |  2   |  3   |  4
-------------------------------------------------------------------------
  DeriveClock  |  20.000ns (50MHz)  |  246  |  517  |  43  |  73  |  15
-------------------------------------------------------------------------
Note: The table count the worst 100000 paths, each endpoint count only one time.(894 paths analyzed)

Hierarchical Rent Exponent Report
+----------------------------------------------------------------------------+
|Inst              |Model             |Rent     |Cell     |Pin     |Term     |
+----------------------------------------------------------------------------+
|top               |auto_created_cwc2 |0.09     |2501     |7331    |6        |
|  wrapper_cwc_top |top_cwc_hub_1     |0.64     |2501     |7331    |427      |
+----------------------------------------------------------------------------+
Note: Cell represents total number of cells inside module; Pin represents total number of pins
      which have net connection inside module; Term represents total number of PIs and POs of module.
      Rent represents the relationship between number of terms and number of cells in module.
      A module with higher rent corresponds to highly connected logic and strong connectivity with others.
Report gate stage QoR done.

RUN-0008 : Do critical warning check and 0 issue(s) found.
RUN-0008 : Do timing check and 0 issue(s) found.
RUN-0008 : Do area check and 0 issue(s) found.
SYN-1001 : The design has 75 dangling syn_keep insts.
RUN-1002 : start command "report_area -file auto_created_cwc2_gate.area"
SYN-4034 : The count of slices with lut is 0.
SYN-4035 : The count of slices with lut+ripple is 0.
RUN-1001 : standard
***Report Model: auto_created_cwc2 Device: PH1A180SFG676***

Design Statistics
#IO                       427   out of    376  113.56%
  #input                  403
  #output                  24
  #inout                    0
#lut                      580
  #lut1                    36
  #lut2                   199
  #lut3                    18
  #lut4                    76
  #lut5                   125
  #lut6                   126
#reg                      979
  #slice reg              979   out of 233600    0.42%
  #pad reg                  0

Utilization Statistics
#slice*                   570   out of 116800    0.49%
  #used ram                32
    #dram lut               0
    #shifter lut           32
  #used logic             538
    #with luts*           405
    #with adder             0
    #reg only*            133
#f7mux                      0   out of  58400    0.00%
#f8mux                      0   out of  29200    0.00%
#eram                       4   out of    646    0.62%
  #eram20k                  4
  #fifo20k                  0
#dsp                        0   out of    600    0.00%
#pcie                       0   out of      1    0.00%
#serdes dual                0   out of      4    0.00%
#ddr_cal                    0   out of      1    0.00%
#ddr_bank                   0   out of      3    0.00%
#pad                        0   out of    376    0.00%
#pll                        0   out of     16    0.00%
#gclk                       0   out of     32    0.00%
#lclk                       0   out of     40    0.00%
#sclk                       0   out of    120    0.00%
#mlclk                      0   out of     22    0.00%
#ioclk                      0   out of     22    0.00%

* Note! The LUT and Slice count after Optimize-Gate is not the final value, Run Optimize-place for a more realistic count.

RUN-1002 : start command "export_db -mode ooc auto_created_cwc2_ooc.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
