{"Source Block": ["oh/common/hdl/oh_fifo_sync.v@24:34@HdlIdDef", "   output \t       empty, // fifo is empty  \n   output reg [AW-1:0] rd_count     // valid entries in fifo\n );\n   \n   reg [AW-1:0]        wr_addr;\n   reg [AW-1:0]        rd_addr;\n   wire \t       fifo_read;\n   wire \t       fifo_write;\n\n   assign fifo_read   = rd_en & ~empty;\n   assign fifo_write  = wr_en & ~full;\n"], "Clone Blocks": [["oh/common/hdl/oh_fifo_sync.v@23:33", "   output \t       prog_full, // fifo is almost full\n   output \t       empty, // fifo is empty  \n   output reg [AW-1:0] rd_count     // valid entries in fifo\n );\n   \n   reg [AW-1:0]        wr_addr;\n   reg [AW-1:0]        rd_addr;\n   wire \t       fifo_read;\n   wire \t       fifo_write;\n\n   assign fifo_read   = rd_en & ~empty;\n"], ["oh/common/hdl/oh_fifo_sync.v@30:40", "   wire \t       fifo_read;\n   wire \t       fifo_write;\n\n   assign fifo_read   = rd_en & ~empty;\n   assign fifo_write  = wr_en & ~full;\n   assign prog_full   = (rd_count[AW-1:0] >= PROG_FULL);   \n   assign full        = (rd_count[AW-1:0] == (DEPTH-1));\n   assign fifo_empty  = (rd_count[AW-1:0] == 0);     \n\n \n   \n"], ["oh/common/hdl/oh_fifo_sync.v@25:35", "   output reg [AW-1:0] rd_count     // valid entries in fifo\n );\n   \n   reg [AW-1:0]        wr_addr;\n   reg [AW-1:0]        rd_addr;\n   wire \t       fifo_read;\n   wire \t       fifo_write;\n\n   assign fifo_read   = rd_en & ~empty;\n   assign fifo_write  = wr_en & ~full;\n   assign prog_full   = (rd_count[AW-1:0] >= PROG_FULL);   \n"], ["oh/common/hdl/oh_fifo_sync.v@26:36", " );\n   \n   reg [AW-1:0]        wr_addr;\n   reg [AW-1:0]        rd_addr;\n   wire \t       fifo_read;\n   wire \t       fifo_write;\n\n   assign fifo_read   = rd_en & ~empty;\n   assign fifo_write  = wr_en & ~full;\n   assign prog_full   = (rd_count[AW-1:0] >= PROG_FULL);   \n   assign full        = (rd_count[AW-1:0] == (DEPTH-1));\n"]], "Diff Content": {"Delete": [[29, "   reg [AW-1:0]        rd_addr;\n"]], "Add": [[29, "   reg [AW:0]          wr_addr;\n"], [29, "   reg [AW:0]          rd_addr;\n"]]}}