[13:56:17.344] <TB1>     INFO: *** Welcome to pxar ***
[13:56:17.344] <TB1>     INFO: *** Today: 2016/04/15
[13:56:17.352] <TB1>     INFO: *** Version: b2a7-dirty
[13:56:17.352] <TB1>     INFO: readRocDacs: /home/silpix5/allTestResults/M-L-3-24_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-L-3-24_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters_C15.dat
[13:56:17.352] <TB1>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-L-3-24_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-L-3-24_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:56:17.353] <TB1>     INFO: readMaskFile: /home/silpix5/allTestResults/M-L-3-24_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//defaultMaskFile.dat
[13:56:17.353] <TB1>     INFO: readTrimFile: /home/silpix5/allTestResults/M-L-3-24_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-L-3-24_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//trimParameters_C15.dat
[13:56:17.429] <TB1>     INFO:         clk: 4
[13:56:17.429] <TB1>     INFO:         ctr: 4
[13:56:17.429] <TB1>     INFO:         sda: 19
[13:56:17.429] <TB1>     INFO:         tin: 9
[13:56:17.429] <TB1>     INFO:         level: 15
[13:56:17.429] <TB1>     INFO:         triggerdelay: 0
[13:56:17.429] <TB1>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:56:17.429] <TB1>     INFO: Log level: DEBUG
[13:56:17.439] <TB1>     INFO: Found DTB DTB_WRECOM
[13:56:17.448] <TB1>    QUIET: Connection to board DTB_WRECOM opened.
[13:56:17.451] <TB1>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    26
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRECOM
MAC address: 40D85511801A
Hostname:    pixelDTB026
Comment:     
------------------------------------------------------
[13:56:17.454] <TB1>     INFO: RPC call hashes of host and DTB match: 398089610
[13:56:19.012] <TB1>     INFO: DUT info: 
[13:56:19.013] <TB1>     INFO: The DUT currently contains the following objects:
[13:56:19.013] <TB1>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:56:19.013] <TB1>     INFO: 	TBM Core alpha (0): 7 registers set
[13:56:19.013] <TB1>     INFO: 	TBM Core beta  (1): 7 registers set
[13:56:19.013] <TB1>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:56:19.013] <TB1>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:56:19.013] <TB1>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:56:19.013] <TB1>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:56:19.013] <TB1>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:56:19.013] <TB1>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:56:19.013] <TB1>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:56:19.013] <TB1>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:56:19.013] <TB1>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:56:19.013] <TB1>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:56:19.013] <TB1>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:56:19.013] <TB1>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:56:19.013] <TB1>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:56:19.013] <TB1>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:56:19.013] <TB1>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:56:19.013] <TB1>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:56:19.013] <TB1>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:56:19.013] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:56:19.013] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:56:19.013] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:56:19.013] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:56:19.013] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:56:19.013] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:56:19.013] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:56:19.013] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:56:19.013] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:56:19.013] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:56:19.013] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:56:19.013] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:56:19.013] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:56:19.013] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:56:19.013] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:56:19.013] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:56:19.013] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:56:19.013] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:56:19.013] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:56:19.013] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:56:19.014] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:56:19.014] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:56:19.014] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:56:19.014] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:56:19.014] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:56:19.014] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:56:19.014] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:56:19.014] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:56:19.014] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:56:19.014] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:56:19.014] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:56:19.014] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:56:19.014] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:56:19.014] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:56:19.014] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:56:19.014] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:56:19.014] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:56:19.014] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:56:19.014] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:56:19.014] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:56:19.014] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:56:19.014] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:56:19.014] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:56:19.014] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:56:19.014] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:56:19.014] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:56:19.014] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:56:19.014] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:56:19.014] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:56:19.014] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:56:19.014] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:56:19.014] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:56:19.014] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:56:19.014] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:56:19.014] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:56:19.014] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:56:19.014] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:56:19.014] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:56:19.014] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:56:19.014] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:56:19.014] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:56:19.014] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:56:19.014] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:56:19.014] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:56:19.014] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:56:19.014] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:56:19.014] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:56:19.014] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:56:19.014] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:56:19.014] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:56:19.014] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:56:19.014] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:56:19.014] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:56:19.014] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:56:19.014] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:56:19.014] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:56:19.014] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:56:19.014] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:56:19.014] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:56:19.014] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:56:19.014] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:56:19.014] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:56:19.014] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:56:19.014] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:56:19.014] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:56:19.014] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:56:19.014] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:56:19.014] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:56:19.014] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:56:19.014] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:56:19.014] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:56:19.014] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:56:19.014] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:56:19.014] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:56:19.014] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:56:19.014] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:56:19.014] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:56:19.014] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:56:19.014] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:56:19.014] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:56:19.015] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:56:19.015] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:56:19.015] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:56:19.015] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:56:19.015] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:56:19.015] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:56:19.015] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:56:19.015] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:56:19.015] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:56:19.015] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:56:19.015] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:56:19.015] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:56:19.015] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:56:19.015] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:56:19.015] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:56:19.015] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:56:19.015] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:56:19.015] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:56:19.015] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:56:19.015] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:56:19.015] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:56:19.015] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:56:19.015] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:56:19.015] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:56:19.015] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:56:19.015] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:56:19.015] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:56:19.015] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:56:19.015] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:56:19.015] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:56:19.015] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:56:19.015] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:56:19.015] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:56:19.015] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:56:19.015] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:56:19.015] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:56:19.015] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:56:19.015] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:56:19.015] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:56:19.015] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:56:19.015] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:56:19.015] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:56:19.015] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:56:19.015] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:56:19.015] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:56:19.015] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:56:19.015] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:56:19.015] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:56:19.015] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:56:19.015] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:56:19.015] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:56:19.015] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:56:19.015] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:56:19.015] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:56:19.015] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:56:19.015] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:56:19.015] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:56:19.015] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:56:19.015] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:56:19.015] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:56:19.015] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:56:19.015] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:56:19.015] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:56:19.015] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:56:19.015] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:56:19.015] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:56:19.018] <TB1>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 30142464
[13:56:19.018] <TB1>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1c3bf90
[13:56:19.018] <TB1>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1bb2770
[13:56:19.018] <TB1>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7fdcf1d94010
[13:56:19.018] <TB1>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7fdcf7fff510
[13:56:19.018] <TB1>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 30208000 fPxarMemory = 0x7fdcf1d94010
[13:56:19.019] <TB1>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 366.6mA
[13:56:19.020] <TB1>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 467.1mA
[13:56:19.020] <TB1>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.7 C
[13:56:19.020] <TB1>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:56:19.421] <TB1>     INFO: enter 'restricted' command line mode
[13:56:19.421] <TB1>     INFO: enter test to run
[13:56:19.421] <TB1>     INFO:   test: FPIXTest no parameter change
[13:56:19.421] <TB1>     INFO:   running: fpixtest
[13:56:19.421] <TB1>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:56:19.425] <TB1>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:56:19.425] <TB1>     INFO: ######################################################################
[13:56:19.425] <TB1>     INFO: PixTestFPIXTest::doTest()
[13:56:19.425] <TB1>     INFO: ######################################################################
[13:56:19.428] <TB1>     INFO: ######################################################################
[13:56:19.428] <TB1>     INFO: PixTestPretest::doTest()
[13:56:19.428] <TB1>     INFO: ######################################################################
[13:56:19.431] <TB1>     INFO:    ----------------------------------------------------------------------
[13:56:19.431] <TB1>     INFO:    PixTestPretest::programROC() 
[13:56:19.431] <TB1>     INFO:    ----------------------------------------------------------------------
[13:56:37.447] <TB1>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:56:37.447] <TB1>     INFO: IA differences per ROC:  19.3 20.1 18.5 20.9 19.3 17.7 19.3 18.5 18.5 18.5 20.1 16.9 17.7 16.1 19.3 16.9
[13:56:37.515] <TB1>     INFO:    ----------------------------------------------------------------------
[13:56:37.515] <TB1>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:56:37.515] <TB1>     INFO:    ----------------------------------------------------------------------
[13:56:37.618] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 66.2812 mA
[13:56:37.720] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 23.7188 mA
[13:56:37.821] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  80 Ia 25.3187 mA
[13:56:37.921] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  73 Ia 22.9188 mA
[13:56:38.022] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  80 Ia 25.3187 mA
[13:56:38.123] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  73 Ia 22.9188 mA
[13:56:38.223] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  5 Vana  80 Ia 25.3187 mA
[13:56:38.324] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  6 Vana  73 Ia 22.9188 mA
[13:56:38.424] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  7 Vana  80 Ia 25.3187 mA
[13:56:38.525] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  8 Vana  73 Ia 22.9188 mA
[13:56:38.625] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  9 Vana  80 Ia 25.3187 mA
[13:56:38.726] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 10 Vana  73 Ia 22.9188 mA
[13:56:38.827] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 11 Vana  80 Ia 25.3187 mA
[13:56:38.929] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 24.5188 mA
[13:56:39.029] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  76 Ia 23.7188 mA
[13:56:39.131] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  78 Ia 24.5188 mA
[13:56:39.231] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  76 Ia 23.7188 mA
[13:56:39.332] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  78 Ia 24.5188 mA
[13:56:39.433] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  5 Vana  76 Ia 23.7188 mA
[13:56:39.534] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  6 Vana  78 Ia 24.5188 mA
[13:56:39.635] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  7 Vana  76 Ia 23.7188 mA
[13:56:39.736] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  8 Vana  78 Ia 24.5188 mA
[13:56:39.836] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  9 Vana  76 Ia 23.7188 mA
[13:56:39.937] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 10 Vana  78 Ia 24.5188 mA
[13:56:40.038] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 11 Vana  76 Ia 23.7188 mA
[13:56:40.139] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 22.9188 mA
[13:56:40.240] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  85 Ia 25.3187 mA
[13:56:40.341] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  78 Ia 22.9188 mA
[13:56:40.442] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  85 Ia 25.3187 mA
[13:56:40.542] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  78 Ia 22.9188 mA
[13:56:40.643] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  5 Vana  85 Ia 25.3187 mA
[13:56:40.744] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  6 Vana  78 Ia 22.9188 mA
[13:56:40.844] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  7 Vana  85 Ia 25.3187 mA
[13:56:40.945] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  8 Vana  78 Ia 22.9188 mA
[13:56:41.045] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  9 Vana  85 Ia 25.3187 mA
[13:56:41.146] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 10 Vana  78 Ia 22.9188 mA
[13:56:41.246] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 11 Vana  85 Ia 25.3187 mA
[13:56:41.348] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 24.5188 mA
[13:56:41.449] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  76 Ia 24.5188 mA
[13:56:41.549] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  74 Ia 23.7188 mA
[13:56:41.650] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  76 Ia 24.5188 mA
[13:56:41.751] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  74 Ia 23.7188 mA
[13:56:41.852] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  5 Vana  76 Ia 24.5188 mA
[13:56:41.952] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  6 Vana  74 Ia 23.7188 mA
[13:56:42.054] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  7 Vana  76 Ia 24.5188 mA
[13:56:42.154] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  8 Vana  74 Ia 23.7188 mA
[13:56:42.256] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  9 Vana  76 Ia 24.5188 mA
[13:56:42.356] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 10 Vana  74 Ia 24.5188 mA
[13:56:42.457] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 11 Vana  72 Ia 23.7188 mA
[13:56:42.559] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 24.5188 mA
[13:56:42.660] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  76 Ia 23.7188 mA
[13:56:42.762] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  78 Ia 24.5188 mA
[13:56:42.862] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  76 Ia 23.7188 mA
[13:56:42.963] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  78 Ia 24.5188 mA
[13:56:43.064] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  5 Vana  76 Ia 23.7188 mA
[13:56:43.165] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  6 Vana  78 Ia 24.5188 mA
[13:56:43.266] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  7 Vana  76 Ia 23.7188 mA
[13:56:43.366] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  8 Vana  78 Ia 24.5188 mA
[13:56:43.467] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  9 Vana  76 Ia 23.7188 mA
[13:56:43.568] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 10 Vana  78 Ia 24.5188 mA
[13:56:43.669] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 11 Vana  76 Ia 23.7188 mA
[13:56:43.771] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 22.1188 mA
[13:56:43.872] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  89 Ia 24.5188 mA
[13:56:43.972] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  87 Ia 24.5188 mA
[13:56:44.073] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  85 Ia 23.7188 mA
[13:56:44.174] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  87 Ia 24.5188 mA
[13:56:44.275] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  5 Vana  85 Ia 23.7188 mA
[13:56:44.375] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  6 Vana  87 Ia 24.5188 mA
[13:56:44.476] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  7 Vana  85 Ia 24.5188 mA
[13:56:44.577] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  8 Vana  83 Ia 23.7188 mA
[13:56:44.677] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  9 Vana  85 Ia 24.5188 mA
[13:56:44.778] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 10 Vana  83 Ia 23.7188 mA
[13:56:44.879] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 11 Vana  85 Ia 24.5188 mA
[13:56:44.980] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 23.7188 mA
[13:56:45.081] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  80 Ia 24.5188 mA
[13:56:45.182] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  78 Ia 23.7188 mA
[13:56:45.283] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  80 Ia 25.3187 mA
[13:56:45.384] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  73 Ia 22.9188 mA
[13:56:45.485] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  5 Vana  80 Ia 25.3187 mA
[13:56:45.585] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  6 Vana  73 Ia 22.1188 mA
[13:56:45.686] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  7 Vana  84 Ia 25.3187 mA
[13:56:45.787] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  8 Vana  77 Ia 23.7188 mA
[13:56:45.888] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  9 Vana  79 Ia 23.7188 mA
[13:56:45.989] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 10 Vana  81 Ia 25.3187 mA
[13:56:46.090] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 11 Vana  74 Ia 22.9188 mA
[13:56:46.191] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 22.9188 mA
[13:56:46.292] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  85 Ia 24.5188 mA
[13:56:46.392] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  83 Ia 25.3187 mA
[13:56:46.493] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  76 Ia 22.1188 mA
[13:56:46.594] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  87 Ia 25.3187 mA
[13:56:46.695] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  80 Ia 23.7188 mA
[13:56:46.796] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  6 Vana  82 Ia 24.5188 mA
[13:56:46.897] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  7 Vana  80 Ia 23.7188 mA
[13:56:46.997] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  8 Vana  82 Ia 24.5188 mA
[13:56:47.098] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  9 Vana  80 Ia 23.7188 mA
[13:56:47.199] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 10 Vana  82 Ia 24.5188 mA
[13:56:47.299] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 11 Vana  80 Ia 23.7188 mA
[13:56:47.401] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 22.1188 mA
[13:56:47.502] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  89 Ia 25.3187 mA
[13:56:47.602] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  82 Ia 23.7188 mA
[13:56:47.703] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  84 Ia 24.5188 mA
[13:56:47.804] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  82 Ia 23.7188 mA
[13:56:47.905] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  5 Vana  84 Ia 24.5188 mA
[13:56:48.006] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  6 Vana  82 Ia 23.7188 mA
[13:56:48.106] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  7 Vana  84 Ia 23.7188 mA
[13:56:48.207] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  8 Vana  86 Ia 25.3187 mA
[13:56:48.307] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  9 Vana  79 Ia 22.9188 mA
[13:56:48.408] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 10 Vana  86 Ia 24.5188 mA
[13:56:48.508] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 11 Vana  84 Ia 24.5188 mA
[13:56:48.610] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 23.7188 mA
[13:56:48.710] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  80 Ia 24.5188 mA
[13:56:48.811] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  78 Ia 23.7188 mA
[13:56:48.912] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  80 Ia 23.7188 mA
[13:56:49.013] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  82 Ia 25.3187 mA
[13:56:49.114] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  75 Ia 22.1188 mA
[13:56:49.214] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  6 Vana  86 Ia 25.3187 mA
[13:56:49.315] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  7 Vana  79 Ia 23.7188 mA
[13:56:49.416] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  8 Vana  81 Ia 24.5188 mA
[13:56:49.517] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  9 Vana  79 Ia 23.7188 mA
[13:56:49.618] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 10 Vana  81 Ia 24.5188 mA
[13:56:49.719] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 11 Vana  79 Ia 22.9188 mA
[13:56:49.820] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 24.5188 mA
[13:56:49.920] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  76 Ia 23.7188 mA
[13:56:50.021] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  78 Ia 24.5188 mA
[13:56:50.122] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  76 Ia 23.7188 mA
[13:56:50.222] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  78 Ia 24.5188 mA
[13:56:50.323] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  5 Vana  76 Ia 23.7188 mA
[13:56:50.424] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  6 Vana  78 Ia 24.5188 mA
[13:56:50.525] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  7 Vana  76 Ia 23.7188 mA
[13:56:50.626] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  8 Vana  78 Ia 24.5188 mA
[13:56:50.727] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  9 Vana  76 Ia 23.7188 mA
[13:56:50.827] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 10 Vana  78 Ia 23.7188 mA
[13:56:50.928] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 11 Vana  80 Ia 25.3187 mA
[13:56:51.029] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 21.3187 mA
[13:56:51.130] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  94 Ia 24.5188 mA
[13:56:51.231] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  92 Ia 24.5188 mA
[13:56:51.332] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  90 Ia 24.5188 mA
[13:56:51.433] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  4 Vana  88 Ia 23.7188 mA
[13:56:51.534] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  5 Vana  90 Ia 23.7188 mA
[13:56:51.634] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  6 Vana  92 Ia 24.5188 mA
[13:56:51.735] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  7 Vana  90 Ia 24.5188 mA
[13:56:51.836] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  8 Vana  88 Ia 23.7188 mA
[13:56:51.937] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  9 Vana  90 Ia 24.5188 mA
[13:56:52.038] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 10 Vana  88 Ia 22.9188 mA
[13:56:52.138] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 11 Vana  95 Ia 25.3187 mA
[13:56:52.240] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 22.1188 mA
[13:56:52.341] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  89 Ia 25.3187 mA
[13:56:52.442] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  82 Ia 23.7188 mA
[13:56:52.543] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  84 Ia 24.5188 mA
[13:56:52.643] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  82 Ia 23.7188 mA
[13:56:52.744] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  5 Vana  84 Ia 23.7188 mA
[13:56:52.844] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  6 Vana  86 Ia 25.3187 mA
[13:56:52.945] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  7 Vana  79 Ia 22.1188 mA
[13:56:53.045] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  8 Vana  90 Ia 25.3187 mA
[13:56:53.147] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  9 Vana  83 Ia 23.7188 mA
[13:56:53.249] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 10 Vana  85 Ia 24.5188 mA
[13:56:53.350] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 11 Vana  83 Ia 23.7188 mA
[13:56:53.451] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 20.5187 mA
[13:56:53.552] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  99 Ia 25.3187 mA
[13:56:53.653] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  92 Ia 22.9188 mA
[13:56:53.754] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  99 Ia 25.3187 mA
[13:56:53.854] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  92 Ia 23.7188 mA
[13:56:53.955] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  5 Vana  94 Ia 24.5188 mA
[13:56:54.056] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  6 Vana  92 Ia 23.7188 mA
[13:56:54.157] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  7 Vana  94 Ia 24.5188 mA
[13:56:54.258] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  8 Vana  92 Ia 23.7188 mA
[13:56:54.358] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  9 Vana  94 Ia 24.5188 mA
[13:56:54.459] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 10 Vana  92 Ia 23.7188 mA
[13:56:54.560] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 11 Vana  94 Ia 24.5188 mA
[13:56:54.661] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 23.7188 mA
[13:56:54.762] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  80 Ia 25.3187 mA
[13:56:54.863] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  73 Ia 22.9188 mA
[13:56:54.964] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  80 Ia 25.3187 mA
[13:56:55.064] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  73 Ia 22.9188 mA
[13:56:55.166] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  5 Vana  80 Ia 25.3187 mA
[13:56:55.266] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  6 Vana  73 Ia 22.9188 mA
[13:56:55.367] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  7 Vana  80 Ia 24.5188 mA
[13:56:55.467] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  8 Vana  78 Ia 24.5188 mA
[13:56:55.569] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  9 Vana  76 Ia 23.7188 mA
[13:56:55.670] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 10 Vana  78 Ia 23.7188 mA
[13:56:55.770] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 11 Vana  80 Ia 25.3187 mA
[13:56:55.872] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 22.1188 mA
[13:56:55.973] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  89 Ia 24.5188 mA
[13:56:56.074] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  87 Ia 23.7188 mA
[13:56:56.175] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  89 Ia 24.5188 mA
[13:56:56.276] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  87 Ia 24.5188 mA
[13:56:56.377] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  5 Vana  85 Ia 23.7188 mA
[13:56:56.477] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  6 Vana  87 Ia 24.5188 mA
[13:56:56.578] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  7 Vana  85 Ia 23.7188 mA
[13:56:56.678] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  8 Vana  87 Ia 24.5188 mA
[13:56:56.779] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  9 Vana  85 Ia 23.7188 mA
[13:56:56.880] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 10 Vana  87 Ia 24.5188 mA
[13:56:56.981] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 11 Vana  85 Ia 23.7188 mA
[13:56:57.007] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  80
[13:56:57.007] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  76
[13:56:57.007] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  85
[13:56:57.007] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  72
[13:56:57.007] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  76
[13:56:57.008] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  85
[13:56:57.008] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  74
[13:56:57.008] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  80
[13:56:57.008] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  84
[13:56:57.008] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  79
[13:56:57.008] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  80
[13:56:57.008] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  95
[13:56:57.008] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  83
[13:56:57.009] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  94
[13:56:57.009] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  80
[13:56:57.009] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  85
[13:56:58.833] <TB1>     INFO: PixTestPretest::setVana() done, Module Ia 385.1 mA = 24.0688 mA/ROC
[13:56:58.833] <TB1>     INFO: i(loss) [mA/ROC]:     20.1  19.3  20.1  18.5  19.3  19.3  17.7  19.3  20.1  18.5  20.9  20.9  19.3  19.3  20.1  18.5
[13:56:58.867] <TB1>     INFO:    ----------------------------------------------------------------------
[13:56:58.867] <TB1>     INFO:    PixTestPretest::findWorkingPixel()
[13:56:58.867] <TB1>     INFO:    ----------------------------------------------------------------------
[13:56:58.003] <TB1>     INFO: Expecting 231680 events.
[13:57:07.217] <TB1>     INFO: 231680 events read in total (7497ms).
[13:57:07.373] <TB1>     INFO: Test took 8504ms.
[13:57:07.576] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 91 and Delta(CalDel) = 62
[13:57:07.580] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 81 and Delta(CalDel) = 62
[13:57:07.583] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 90 and Delta(CalDel) = 63
[13:57:07.586] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 83 and Delta(CalDel) = 62
[13:57:07.590] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 103 and Delta(CalDel) = 63
[13:57:07.593] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 109 and Delta(CalDel) = 63
[13:57:07.597] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 84 and Delta(CalDel) = 60
[13:57:07.600] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 92 and Delta(CalDel) = 55
[13:57:07.604] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 82 and Delta(CalDel) = 60
[13:57:07.607] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 76 and Delta(CalDel) = 57
[13:57:07.611] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 93 and Delta(CalDel) = 61
[13:57:07.614] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 86 and Delta(CalDel) = 59
[13:57:07.618] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 94 and Delta(CalDel) = 59
[13:57:07.621] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 98 and Delta(CalDel) = 61
[13:57:07.625] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 96 and Delta(CalDel) = 59
[13:57:07.628] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 89 and Delta(CalDel) = 56
[13:57:07.669] <TB1>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:57:07.705] <TB1>     INFO:    ----------------------------------------------------------------------
[13:57:07.705] <TB1>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:57:07.705] <TB1>     INFO:    ----------------------------------------------------------------------
[13:57:07.840] <TB1>     INFO: Expecting 231680 events.
[13:57:16.047] <TB1>     INFO: 231680 events read in total (7492ms).
[13:57:16.052] <TB1>     INFO: Test took 8343ms.
[13:57:16.073] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 137 +/- 30.5
[13:57:16.393] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 141 +/- 30.5
[13:57:16.397] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 138 +/- 30.5
[13:57:16.400] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 142 +/- 31
[13:57:16.405] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 136 +/- 30
[13:57:16.408] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 142 +/- 31.5
[13:57:16.412] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 133 +/- 30
[13:57:16.415] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 113 +/- 29.5
[13:57:16.419] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 123 +/- 29.5
[13:57:16.422] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 131 +/- 29
[13:57:16.426] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 138 +/- 30
[13:57:16.429] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 128 +/- 30
[13:57:16.433] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 128 +/- 29.5
[13:57:16.437] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 125 +/- 30.5
[13:57:16.440] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 130 +/- 30
[13:57:16.444] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 120 +/- 27
[13:57:16.477] <TB1>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:57:16.477] <TB1>     INFO: CalDel:      137   141   138   142   136   142   133   113   123   131   138   128   128   125   130   120
[13:57:16.477] <TB1>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[13:57:16.481] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-24_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters_C0.dat
[13:57:16.481] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-24_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters_C1.dat
[13:57:16.481] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-24_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters_C2.dat
[13:57:16.481] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-24_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters_C3.dat
[13:57:16.481] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-24_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters_C4.dat
[13:57:16.481] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-24_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters_C5.dat
[13:57:16.481] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-24_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters_C6.dat
[13:57:16.482] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-24_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters_C7.dat
[13:57:16.482] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-24_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters_C8.dat
[13:57:16.482] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-24_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters_C9.dat
[13:57:16.482] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-24_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters_C10.dat
[13:57:16.482] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-24_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters_C11.dat
[13:57:16.482] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-24_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters_C12.dat
[13:57:16.482] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-24_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters_C13.dat
[13:57:16.483] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-24_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters_C14.dat
[13:57:16.483] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-24_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters_C15.dat
[13:57:16.483] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-3-24_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:57:16.483] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-3-24_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:57:16.483] <TB1>     INFO: PixTestPretest::doTest() done, duration: 57 seconds
[13:57:16.483] <TB1>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:57:16.573] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:57:16.573] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:57:16.573] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:57:16.573] <TB1>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:57:16.576] <TB1>     INFO: ######################################################################
[13:57:16.576] <TB1>     INFO: PixTestTiming::doTest()
[13:57:16.576] <TB1>     INFO: ######################################################################
[13:57:16.576] <TB1>     INFO:    ----------------------------------------------------------------------
[13:57:16.576] <TB1>     INFO:    PixTestTiming::TBMPhaseScan()
[13:57:16.576] <TB1>     INFO:    ----------------------------------------------------------------------
[13:57:16.576] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:57:18.472] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:57:20.745] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:57:23.018] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:57:25.291] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:57:27.565] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:57:29.838] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:57:32.595] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:57:34.869] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:57:37.142] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:57:39.416] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:57:41.689] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:57:43.962] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:57:46.235] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:57:48.508] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:57:50.872] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:57:53.145] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:57:54.665] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:57:56.185] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:57:57.705] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:57:59.225] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:58:00.745] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:58:02.265] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:58:09.987] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:58:11.507] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:58:14.349] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:58:17.373] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:58:20.399] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:58:23.423] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:58:26.448] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:58:29.472] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:58:35.127] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:58:38.151] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:58:39.673] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:58:41.194] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:58:42.715] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:58:44.236] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:58:45.756] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:58:47.277] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:58:48.796] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:58:50.317] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:58:52.590] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:58:54.109] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:58:56.384] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:58:58.657] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:59:00.177] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:59:02.449] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:59:03.968] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:59:06.242] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:59:08.515] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:59:10.788] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:59:13.062] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:59:15.336] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:59:17.608] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:59:19.882] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:59:21.777] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:59:24.050] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:59:26.324] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:59:28.597] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:59:30.870] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:59:33.144] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:59:35.417] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:59:37.690] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:59:39.210] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:59:41.483] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:59:43.756] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:59:46.030] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:59:48.303] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:59:50.576] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:59:52.849] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:59:55.122] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:59:58.038] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:00:00.313] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:00:02.587] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:00:04.861] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:00:07.134] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:00:09.408] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:00:11.682] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:00:13.955] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:00:16.293] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:00:18.566] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:00:23.746] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:00:25.266] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:00:26.785] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:00:28.304] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:00:29.823] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:00:31.343] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:00:32.862] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:00:34.382] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:00:35.902] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:00:37.424] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:00:38.944] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:00:40.464] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:00:41.985] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:00:43.505] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:00:45.024] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:00:46.544] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:00:48.065] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:00:49.585] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:00:51.107] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:00:52.627] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:00:54.147] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:00:55.667] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:00:57.186] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:00:58.706] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:01:00.980] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:01:03.252] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:01:04.772] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:01:07.045] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:01:08.564] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:01:10.084] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:01:22.335] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:01:23.855] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:01:26.128] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:01:28.401] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:01:30.675] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:01:32.948] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:01:35.220] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:01:37.493] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:01:39.013] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:01:41.286] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:01:43.561] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:01:45.835] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:01:48.108] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:01:50.381] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:01:52.654] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:01:54.927] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:01:56.446] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:01:59.104] <TB1>     INFO: TBM Phase Settings: 232
[14:01:59.104] <TB1>     INFO: 400MHz Phase: 2
[14:01:59.104] <TB1>     INFO: 160MHz Phase: 7
[14:01:59.104] <TB1>     INFO: Functional Phase Area: 4
[14:01:59.107] <TB1>     INFO: Test took 282531 ms.
[14:01:59.107] <TB1>     INFO: PixTestTiming::TBMPhaseScan() done.
[14:01:59.107] <TB1>     INFO:    ----------------------------------------------------------------------
[14:01:59.107] <TB1>     INFO:    PixTestTiming::ROCDelayScan()
[14:01:59.107] <TB1>     INFO:    ----------------------------------------------------------------------
[14:01:59.107] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[14:02:01.752] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[14:02:04.024] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[14:02:06.297] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[14:02:08.567] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[14:02:10.839] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[14:02:13.110] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[14:02:15.381] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[14:02:18.781] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[14:02:20.300] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[14:02:21.821] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[14:02:23.905] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[14:02:25.802] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[14:02:27.511] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[14:02:29.029] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[14:02:30.737] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[14:02:32.447] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[14:02:33.966] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[14:02:35.486] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[14:02:37.760] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[14:02:40.034] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[14:02:42.307] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[14:02:44.582] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[14:02:46.855] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[14:02:48.380] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[14:02:49.899] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[14:02:51.421] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[14:02:53.694] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[14:02:55.967] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[14:02:58.241] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[14:03:00.514] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[14:03:02.788] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[14:03:04.308] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[14:03:05.828] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[14:03:07.348] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[14:03:09.621] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[14:03:11.895] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[14:03:14.168] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[14:03:16.442] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[14:03:18.715] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[14:03:20.235] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[14:03:21.756] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[14:03:23.276] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[14:03:25.550] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[14:03:27.824] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[14:03:30.096] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[14:03:32.369] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[14:03:34.643] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[14:03:36.163] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[14:03:37.683] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[14:03:39.203] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[14:03:41.476] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[14:03:43.749] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[14:03:46.023] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[14:03:48.299] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[14:03:50.572] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[14:03:52.092] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[14:03:53.612] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[14:03:55.133] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[14:03:57.416] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[14:03:59.689] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[14:04:01.964] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[14:04:04.238] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[14:04:06.512] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[14:04:08.414] <TB1>     INFO: ROC Delay Settings: 228
[14:04:08.414] <TB1>     INFO: ROC Header-Trailer/Token Delay: 11
[14:04:08.414] <TB1>     INFO: ROC Port 0 Delay: 4
[14:04:08.414] <TB1>     INFO: ROC Port 1 Delay: 4
[14:04:08.414] <TB1>     INFO: Functional ROC Area: 5
[14:04:08.418] <TB1>     INFO: Test took 129311 ms.
[14:04:08.418] <TB1>     INFO: PixTestTiming::ROCDelayScan() done.
[14:04:08.418] <TB1>     INFO:    ----------------------------------------------------------------------
[14:04:08.418] <TB1>     INFO:    PixTestTiming::TimingTest()
[14:04:08.418] <TB1>     INFO:    ----------------------------------------------------------------------
[14:04:09.557] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80b1 4068 4068 4068 4068 4068 4068 4068 4068 e062 c000 a101 8000 4069 4069 4069 4069 4069 4069 4069 4069 e062 c000 
[14:04:09.557] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80c0 4068 4068 4068 4068 4069 4069 4069 4069 e022 c000 a102 8040 4069 4069 4068 4069 4069 4069 4069 4069 e022 c000 
[14:04:09.557] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8000 4068 4068 4069 4069 4069 4069 4069 4069 e022 c000 a103 80b1 4068 4068 4068 4068 4068 4068 4068 4068 e022 c000 
[14:04:09.557] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[14:04:23.808] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:23.808] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[14:04:37.871] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:37.871] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[14:04:51.956] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:51.956] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[14:05:06.045] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:05:06.045] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[14:05:20.111] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:05:20.111] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[14:05:34.133] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:05:34.133] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[14:05:48.167] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:05:48.167] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[14:06:02.192] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:06:02.192] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[14:06:16.212] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:06:16.212] <TB1>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[14:06:30.245] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:06:30.627] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:06:30.640] <TB1>     INFO: Decoding statistics:
[14:06:30.640] <TB1>     INFO:   General information:
[14:06:30.640] <TB1>     INFO: 	 16bit words read:         240000000
[14:06:30.640] <TB1>     INFO: 	 valid events total:       20000000
[14:06:30.640] <TB1>     INFO: 	 empty events:             20000000
[14:06:30.640] <TB1>     INFO: 	 valid events with pixels: 0
[14:06:30.640] <TB1>     INFO: 	 valid pixel hits:         0
[14:06:30.640] <TB1>     INFO:   Event errors: 	           0
[14:06:30.640] <TB1>     INFO: 	 start marker:             0
[14:06:30.640] <TB1>     INFO: 	 stop marker:              0
[14:06:30.640] <TB1>     INFO: 	 overflow:                 0
[14:06:30.640] <TB1>     INFO: 	 invalid 5bit words:       0
[14:06:30.640] <TB1>     INFO: 	 invalid XOR eye diagram:  0
[14:06:30.640] <TB1>     INFO:   TBM errors: 		           0
[14:06:30.640] <TB1>     INFO: 	 flawed TBM headers:       0
[14:06:30.640] <TB1>     INFO: 	 flawed TBM trailers:      0
[14:06:30.640] <TB1>     INFO: 	 event ID mismatches:      0
[14:06:30.640] <TB1>     INFO:   ROC errors: 		           0
[14:06:30.640] <TB1>     INFO: 	 missing ROC header(s):    0
[14:06:30.640] <TB1>     INFO: 	 misplaced readback start: 0
[14:06:30.640] <TB1>     INFO:   Pixel decoding errors:	   0
[14:06:30.640] <TB1>     INFO: 	 pixel data incomplete:    0
[14:06:30.640] <TB1>     INFO: 	 pixel address:            0
[14:06:30.640] <TB1>     INFO: 	 pulse height fill bit:    0
[14:06:30.640] <TB1>     INFO: 	 buffer corruption:        0
[14:06:30.640] <TB1>     INFO:    ----------------------------------------------------------------------
[14:06:30.640] <TB1>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[14:06:30.640] <TB1>     INFO:    ----------------------------------------------------------------------
[14:06:30.640] <TB1>     INFO:    ----------------------------------------------------------------------
[14:06:30.640] <TB1>     INFO:    Read back bit status: 1
[14:06:30.640] <TB1>     INFO:    ----------------------------------------------------------------------
[14:06:30.640] <TB1>     INFO:    ----------------------------------------------------------------------
[14:06:30.640] <TB1>     INFO:    Timings are good!
[14:06:30.640] <TB1>     INFO:    ----------------------------------------------------------------------
[14:06:30.640] <TB1>     INFO: Test took 142222 ms.
[14:06:30.640] <TB1>     INFO: PixTestTiming::TimingTest() done.
[14:06:30.640] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-3-24_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:06:30.641] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-3-24_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:06:30.641] <TB1>     INFO: PixTestTiming::doTest took 554068 ms.
[14:06:30.641] <TB1>     INFO: PixTestTiming::doTest() done
[14:06:30.641] <TB1>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[14:06:30.641] <TB1>     INFO: Write out TBMPhaseScan_0_V0
[14:06:30.641] <TB1>     INFO: Write out TBMPhaseScan_1_V0
[14:06:30.641] <TB1>     INFO: Write out CombinedTBMPhaseScan_V0
[14:06:30.641] <TB1>     INFO: Write out ROCDelayScan3_V0
[14:06:30.642] <TB1>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[14:06:30.642] <TB1>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:06:30.994] <TB1>     INFO: ######################################################################
[14:06:30.994] <TB1>     INFO: PixTestAlive::doTest()
[14:06:30.994] <TB1>     INFO: ######################################################################
[14:06:30.997] <TB1>     INFO:    ----------------------------------------------------------------------
[14:06:30.997] <TB1>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:06:30.997] <TB1>     INFO:    ----------------------------------------------------------------------
[14:06:30.998] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:06:31.344] <TB1>     INFO: Expecting 41600 events.
[14:06:35.419] <TB1>     INFO: 41600 events read in total (3360ms).
[14:06:35.420] <TB1>     INFO: Test took 4422ms.
[14:06:35.428] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:06:35.428] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[14:06:35.428] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:06:35.803] <TB1>     INFO: PixTestAlive::aliveTest() done
[14:06:35.803] <TB1>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    1    0    0    0
[14:06:35.803] <TB1>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    1    0    0    0
[14:06:35.806] <TB1>     INFO:    ----------------------------------------------------------------------
[14:06:35.806] <TB1>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:06:35.806] <TB1>     INFO:    ----------------------------------------------------------------------
[14:06:35.807] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:06:36.166] <TB1>     INFO: Expecting 41600 events.
[14:06:39.140] <TB1>     INFO: 41600 events read in total (2259ms).
[14:06:39.140] <TB1>     INFO: Test took 3333ms.
[14:06:39.140] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:06:39.140] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:06:39.140] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:06:39.141] <TB1>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:06:39.549] <TB1>     INFO: PixTestAlive::maskTest() done
[14:06:39.549] <TB1>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:06:39.554] <TB1>     INFO:    ----------------------------------------------------------------------
[14:06:39.554] <TB1>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:06:39.554] <TB1>     INFO:    ----------------------------------------------------------------------
[14:06:39.555] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:06:39.899] <TB1>     INFO: Expecting 41600 events.
[14:06:44.008] <TB1>     INFO: 41600 events read in total (3394ms).
[14:06:44.009] <TB1>     INFO: Test took 4454ms.
[14:06:44.016] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:06:44.017] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[14:06:44.017] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:06:44.388] <TB1>     INFO: PixTestAlive::addressDecodingTest() done
[14:06:44.388] <TB1>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:06:44.388] <TB1>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:06:44.389] <TB1>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[14:06:44.397] <TB1>     INFO: ######################################################################
[14:06:44.397] <TB1>     INFO: PixTestTrim::doTest()
[14:06:44.397] <TB1>     INFO: ######################################################################
[14:06:44.400] <TB1>     INFO:    ----------------------------------------------------------------------
[14:06:44.400] <TB1>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:06:44.400] <TB1>     INFO:    ----------------------------------------------------------------------
[14:06:44.480] <TB1>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:06:44.480] <TB1>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:06:44.493] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:06:44.493] <TB1>     INFO:     run 1 of 1
[14:06:44.493] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:06:44.841] <TB1>     INFO: Expecting 5025280 events.
[14:07:29.999] <TB1>     INFO: 1400912 events read in total (44443ms).
[14:08:14.304] <TB1>     INFO: 2787880 events read in total (88748ms).
[14:08:58.949] <TB1>     INFO: 4185312 events read in total (133393ms).
[14:09:25.812] <TB1>     INFO: 5025280 events read in total (160256ms).
[14:09:25.855] <TB1>     INFO: Test took 161362ms.
[14:09:25.914] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:09:26.015] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:09:27.371] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:09:28.705] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:09:30.060] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:09:31.369] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:09:32.720] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:09:34.078] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:09:35.393] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:09:36.774] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:09:38.068] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:09:39.384] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:09:40.818] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:09:42.213] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:09:43.543] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:09:44.936] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:09:46.352] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:09:47.705] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 212369408
[14:09:47.708] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.7087 minThrLimit = 90.697 minThrNLimit = 114.145 -> result = 90.7087 -> 90
[14:09:47.709] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.8412 minThrLimit = 87.8069 minThrNLimit = 112.536 -> result = 87.8412 -> 87
[14:09:47.709] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.1788 minThrLimit = 92.0969 minThrNLimit = 116.801 -> result = 92.1788 -> 92
[14:09:47.710] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.8284 minThrLimit = 83.8075 minThrNLimit = 108.438 -> result = 83.8284 -> 83
[14:09:47.710] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.1907 minThrLimit = 94.1803 minThrNLimit = 116.19 -> result = 94.1907 -> 94
[14:09:47.710] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.5 minThrLimit = 96.4529 minThrNLimit = 118.504 -> result = 96.5 -> 96
[14:09:47.711] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.4394 minThrLimit = 90.3996 minThrNLimit = 111.356 -> result = 90.4394 -> 90
[14:09:47.711] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.5006 minThrLimit = 99.4654 minThrNLimit = 123.021 -> result = 99.5006 -> 99
[14:09:47.712] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.8456 minThrLimit = 85.8374 minThrNLimit = 108.018 -> result = 85.8456 -> 85
[14:09:47.712] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.8638 minThrLimit = 83.8326 minThrNLimit = 106.685 -> result = 83.8638 -> 83
[14:09:47.712] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.183 minThrLimit = 104.106 minThrNLimit = 130.761 -> result = 104.183 -> 104
[14:09:47.713] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.3311 minThrLimit = 99.3085 minThrNLimit = 124.094 -> result = 99.3311 -> 99
[14:09:47.713] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.2436 minThrLimit = 88.213 minThrNLimit = 110.024 -> result = 88.2436 -> 88
[14:09:47.714] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.071 minThrLimit = 102.068 minThrNLimit = 125.175 -> result = 102.071 -> 102
[14:09:47.714] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.592 minThrLimit = 101.529 minThrNLimit = 128.445 -> result = 101.592 -> 101
[14:09:47.714] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.5277 minThrLimit = 90.4818 minThrNLimit = 115.141 -> result = 90.5277 -> 90
[14:09:47.714] <TB1>     INFO: ROC 0 VthrComp = 90
[14:09:47.715] <TB1>     INFO: ROC 1 VthrComp = 87
[14:09:47.717] <TB1>     INFO: ROC 2 VthrComp = 92
[14:09:47.717] <TB1>     INFO: ROC 3 VthrComp = 83
[14:09:47.717] <TB1>     INFO: ROC 4 VthrComp = 94
[14:09:47.717] <TB1>     INFO: ROC 5 VthrComp = 96
[14:09:47.717] <TB1>     INFO: ROC 6 VthrComp = 90
[14:09:47.717] <TB1>     INFO: ROC 7 VthrComp = 99
[14:09:47.718] <TB1>     INFO: ROC 8 VthrComp = 85
[14:09:47.718] <TB1>     INFO: ROC 9 VthrComp = 83
[14:09:47.718] <TB1>     INFO: ROC 10 VthrComp = 104
[14:09:47.718] <TB1>     INFO: ROC 11 VthrComp = 99
[14:09:47.718] <TB1>     INFO: ROC 12 VthrComp = 88
[14:09:47.718] <TB1>     INFO: ROC 13 VthrComp = 102
[14:09:47.718] <TB1>     INFO: ROC 14 VthrComp = 101
[14:09:47.718] <TB1>     INFO: ROC 15 VthrComp = 90
[14:09:47.718] <TB1>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:09:47.718] <TB1>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:09:47.731] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:09:47.731] <TB1>     INFO:     run 1 of 1
[14:09:47.731] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:09:48.075] <TB1>     INFO: Expecting 5025280 events.
[14:10:23.691] <TB1>     INFO: 883568 events read in total (34901ms).
[14:10:58.850] <TB1>     INFO: 1765736 events read in total (70060ms).
[14:11:32.799] <TB1>     INFO: 2647776 events read in total (104009ms).
[14:12:07.743] <TB1>     INFO: 3521104 events read in total (138953ms).
[14:12:43.408] <TB1>     INFO: 4389624 events read in total (174618ms).
[14:13:09.421] <TB1>     INFO: 5025280 events read in total (200631ms).
[14:13:09.492] <TB1>     INFO: Test took 201761ms.
[14:13:09.667] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:13:10.009] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:13:11.630] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:13:13.266] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:13:14.919] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:13:16.565] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:13:18.191] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:13:19.779] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:13:21.360] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:13:22.956] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:13:24.545] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:13:26.126] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:13:27.748] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:13:29.392] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:13:30.984] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:13:32.570] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:13:34.161] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:13:35.742] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 297680896
[14:13:35.746] <TB1>     INFO:    roc 0 with ID = 0  has maximal Vcal 54.0724 for pixel 45/6 mean/min/max = 44.6195/34.6479/54.591
[14:13:35.746] <TB1>     INFO:    roc 1 with ID = 1  has maximal Vcal 54.9228 for pixel 23/6 mean/min/max = 43.9994/32.6866/55.3122
[14:13:35.747] <TB1>     INFO:    roc 2 with ID = 2  has maximal Vcal 56.5362 for pixel 17/3 mean/min/max = 44.9488/33.323/56.5746
[14:13:35.747] <TB1>     INFO:    roc 3 with ID = 3  has maximal Vcal 54.3502 for pixel 14/2 mean/min/max = 43.69/32.8743/54.5057
[14:13:35.748] <TB1>     INFO:    roc 4 with ID = 4  has maximal Vcal 58.2662 for pixel 11/5 mean/min/max = 45.5296/32.6259/58.4333
[14:13:35.749] <TB1>     INFO:    roc 5 with ID = 5  has maximal Vcal 58.6994 for pixel 11/1 mean/min/max = 45.3978/31.8821/58.9135
[14:13:35.749] <TB1>     INFO:    roc 6 with ID = 6  has maximal Vcal 56.0794 for pixel 0/51 mean/min/max = 44.9855/33.7677/56.2034
[14:13:35.749] <TB1>     INFO:    roc 7 with ID = 7  has maximal Vcal 56.6745 for pixel 4/66 mean/min/max = 44.1004/31.3215/56.8793
[14:13:35.750] <TB1>     INFO:    roc 8 with ID = 8  has maximal Vcal 56.3927 for pixel 0/62 mean/min/max = 44.6757/32.8573/56.4942
[14:13:35.750] <TB1>     INFO:    roc 9 with ID = 9  has maximal Vcal 54.9162 for pixel 51/0 mean/min/max = 44.1428/33.0667/55.2189
[14:13:35.751] <TB1>     INFO:    roc 10 with ID = 10  has maximal Vcal 56.7554 for pixel 19/79 mean/min/max = 45.306/33.6428/56.9692
[14:13:35.751] <TB1>     INFO:    roc 11 with ID = 11  has maximal Vcal 55.9245 for pixel 4/26 mean/min/max = 43.782/31.6196/55.9444
[14:13:35.751] <TB1>     INFO:    roc 12 with ID = 12  has maximal Vcal 57.2235 for pixel 6/69 mean/min/max = 45.473/33.6734/57.2726
[14:13:35.752] <TB1>     INFO:    roc 13 with ID = 13  has maximal Vcal 56.4522 for pixel 51/3 mean/min/max = 43.9165/31.337/56.496
[14:13:35.752] <TB1>     INFO:    roc 14 with ID = 14  has maximal Vcal 57.4978 for pixel 5/15 mean/min/max = 44.9431/32.2863/57.6
[14:13:35.753] <TB1>     INFO:    roc 15 with ID = 15  has maximal Vcal 55.8181 for pixel 0/6 mean/min/max = 44.9287/33.8543/56.0031
[14:13:35.753] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:13:35.885] <TB1>     INFO: Expecting 411648 events.
[14:13:43.389] <TB1>     INFO: 411648 events read in total (6784ms).
[14:13:43.395] <TB1>     INFO: Expecting 411648 events.
[14:13:50.929] <TB1>     INFO: 411648 events read in total (6865ms).
[14:13:50.938] <TB1>     INFO: Expecting 411648 events.
[14:13:58.512] <TB1>     INFO: 411648 events read in total (6911ms).
[14:13:58.523] <TB1>     INFO: Expecting 411648 events.
[14:14:06.222] <TB1>     INFO: 411648 events read in total (7038ms).
[14:14:06.235] <TB1>     INFO: Expecting 411648 events.
[14:14:13.751] <TB1>     INFO: 411648 events read in total (6856ms).
[14:14:13.768] <TB1>     INFO: Expecting 411648 events.
[14:14:21.506] <TB1>     INFO: 411648 events read in total (7081ms).
[14:14:21.526] <TB1>     INFO: Expecting 411648 events.
[14:14:29.146] <TB1>     INFO: 411648 events read in total (6967ms).
[14:14:29.174] <TB1>     INFO: Expecting 411648 events.
[14:14:36.746] <TB1>     INFO: 411648 events read in total (6925ms).
[14:14:36.769] <TB1>     INFO: Expecting 411648 events.
[14:14:44.390] <TB1>     INFO: 411648 events read in total (6971ms).
[14:14:44.416] <TB1>     INFO: Expecting 411648 events.
[14:14:52.061] <TB1>     INFO: 411648 events read in total (6995ms).
[14:14:52.091] <TB1>     INFO: Expecting 411648 events.
[14:14:59.765] <TB1>     INFO: 411648 events read in total (7034ms).
[14:14:59.798] <TB1>     INFO: Expecting 411648 events.
[14:15:07.496] <TB1>     INFO: 411648 events read in total (7058ms).
[14:15:07.531] <TB1>     INFO: Expecting 411648 events.
[14:15:15.167] <TB1>     INFO: 411648 events read in total (6996ms).
[14:15:15.203] <TB1>     INFO: Expecting 411648 events.
[14:15:22.863] <TB1>     INFO: 411648 events read in total (7018ms).
[14:15:22.901] <TB1>     INFO: Expecting 411648 events.
[14:15:30.553] <TB1>     INFO: 411648 events read in total (7014ms).
[14:15:30.593] <TB1>     INFO: Expecting 411648 events.
[14:15:38.253] <TB1>     INFO: 411648 events read in total (7027ms).
[14:15:38.298] <TB1>     INFO: Test took 122545ms.
[14:15:38.815] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.7288 < 35 for itrim = 94; old thr = 33.5344 ... break
[14:15:38.854] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2557 < 35 for itrim = 97; old thr = 34.4469 ... break
[14:15:38.892] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2776 < 35 for itrim = 99; old thr = 34.3961 ... break
[14:15:38.936] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2959 < 35 for itrim = 98; old thr = 34.0623 ... break
[14:15:38.973] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1624 < 35 for itrim = 106; old thr = 33.8629 ... break
[14:15:39.009] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.7275 < 35 for itrim = 110; old thr = 34.1072 ... break
[14:15:39.036] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4618 < 35 for itrim = 91; old thr = 33.9241 ... break
[14:15:39.069] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0036 < 35 for itrim = 94; old thr = 33.7046 ... break
[14:15:39.104] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1843 < 35 for itrim = 93; old thr = 34.0223 ... break
[14:15:39.147] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.075 < 35 for itrim = 97; old thr = 33.1413 ... break
[14:15:39.181] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4494 < 35 for itrim = 109; old thr = 34.1267 ... break
[14:15:39.222] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3143 < 35 for itrim+1 = 103; old thr = 34.8766 ... break
[14:15:39.254] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4461 < 35 for itrim+1 = 100; old thr = 34.8788 ... break
[14:15:39.280] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.4108 < 35 for itrim+1 = 91; old thr = 34.9973 ... break
[14:15:39.319] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6788 < 35 for itrim+1 = 104; old thr = 34.9358 ... break
[14:15:39.351] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2962 < 35 for itrim = 104; old thr = 33.9652 ... break
[14:15:39.426] <TB1>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:15:39.437] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:15:39.437] <TB1>     INFO:     run 1 of 1
[14:15:39.437] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:15:39.787] <TB1>     INFO: Expecting 5025280 events.
[14:16:15.494] <TB1>     INFO: 869568 events read in total (34992ms).
[14:16:50.689] <TB1>     INFO: 1737960 events read in total (70187ms).
[14:17:26.016] <TB1>     INFO: 2606416 events read in total (105514ms).
[14:18:01.197] <TB1>     INFO: 3465328 events read in total (140695ms).
[14:18:36.333] <TB1>     INFO: 4319968 events read in total (175831ms).
[14:19:05.528] <TB1>     INFO: 5025280 events read in total (205026ms).
[14:19:05.608] <TB1>     INFO: Test took 206172ms.
[14:19:05.792] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:19:06.146] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:19:07.731] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:19:09.318] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:19:10.931] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:19:12.522] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:19:14.147] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:19:15.774] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:19:17.381] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:19:19.031] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:19:20.641] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:19:22.258] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:19:23.896] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:19:25.491] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:19:27.118] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:19:28.773] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:19:30.413] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:19:32.097] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 273833984
[14:19:32.098] <TB1>     INFO: ---> TrimStepCorr4 extremal thresholds: 11.819795 .. 49.772029
[14:19:32.175] <TB1>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 1 .. 59 (-1/-1) hits flags = 528 (plus default)
[14:19:32.185] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:19:32.185] <TB1>     INFO:     run 1 of 1
[14:19:32.185] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:19:32.533] <TB1>     INFO: Expecting 1963520 events.
[14:20:13.799] <TB1>     INFO: 1163336 events read in total (40551ms).
[14:20:42.254] <TB1>     INFO: 1963520 events read in total (69006ms).
[14:20:42.278] <TB1>     INFO: Test took 70094ms.
[14:20:42.322] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:20:42.400] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:20:43.397] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:20:44.398] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:20:45.396] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:20:46.395] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:20:47.397] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:20:48.395] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:20:49.389] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:20:50.399] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:20:51.414] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:20:52.483] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:20:53.563] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:20:54.640] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:20:55.829] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:20:57.004] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:20:58.137] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:20:59.284] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 334516224
[14:20:59.407] <TB1>     INFO: ---> TrimStepCorr2 extremal thresholds: 16.874579 .. 45.204653
[14:20:59.503] <TB1>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 6 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:20:59.516] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:20:59.516] <TB1>     INFO:     run 1 of 1
[14:20:59.517] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:20:59.877] <TB1>     INFO: Expecting 1664000 events.
[14:21:41.128] <TB1>     INFO: 1157512 events read in total (40536ms).
[14:21:58.001] <TB1>     INFO: 1664000 events read in total (58409ms).
[14:21:59.015] <TB1>     INFO: Test took 59498ms.
[14:21:59.050] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:21:59.131] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:22:00.097] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:22:01.060] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:22:02.026] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:22:02.991] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:22:03.953] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:22:04.920] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:22:05.883] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:22:06.841] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:22:07.805] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:22:08.769] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:22:09.727] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:22:10.691] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:22:11.647] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:22:12.610] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:22:13.573] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:22:14.539] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 267636736
[14:22:14.626] <TB1>     INFO: ---> TrimStepCorr1a extremal thresholds: 21.225176 .. 41.888637
[14:22:14.702] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 11 .. 51 (-1/-1) hits flags = 528 (plus default)
[14:22:14.712] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:22:14.712] <TB1>     INFO:     run 1 of 1
[14:22:14.712] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:22:15.056] <TB1>     INFO: Expecting 1364480 events.
[14:22:55.941] <TB1>     INFO: 1167656 events read in total (40170ms).
[14:23:03.086] <TB1>     INFO: 1364480 events read in total (47315ms).
[14:23:03.099] <TB1>     INFO: Test took 48387ms.
[14:23:03.128] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:23:03.190] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:23:04.160] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:23:05.136] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:23:06.111] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:23:07.093] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:23:08.090] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:23:09.071] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:23:10.048] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:23:11.020] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:23:11.995] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:23:12.969] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:23:13.950] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:23:14.932] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:23:15.901] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:23:16.880] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:23:17.859] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:23:18.837] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 334163968
[14:23:18.923] <TB1>     INFO: ---> TrimStepCorr1b extremal thresholds: 23.470790 .. 41.888637
[14:23:18.999] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 13 .. 51 (-1/-1) hits flags = 528 (plus default)
[14:23:19.009] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:23:19.009] <TB1>     INFO:     run 1 of 1
[14:23:19.010] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:23:19.357] <TB1>     INFO: Expecting 1297920 events.
[14:24:01.165] <TB1>     INFO: 1150256 events read in total (41092ms).
[14:24:06.603] <TB1>     INFO: 1297920 events read in total (46530ms).
[14:24:06.616] <TB1>     INFO: Test took 47606ms.
[14:24:06.646] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:24:06.706] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:24:07.640] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:24:08.570] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:24:09.502] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:24:10.428] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:24:11.354] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:24:12.283] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:24:13.260] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:24:14.216] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:24:15.176] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:24:16.130] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:24:17.081] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:24:18.038] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:24:18.990] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:24:19.948] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:24:20.907] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:24:21.875] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 303710208
[14:24:21.958] <TB1>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:24:21.958] <TB1>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:24:21.969] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:24:21.969] <TB1>     INFO:     run 1 of 1
[14:24:21.969] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:24:22.312] <TB1>     INFO: Expecting 1364480 events.
[14:25:02.580] <TB1>     INFO: 1075368 events read in total (39554ms).
[14:25:13.382] <TB1>     INFO: 1364480 events read in total (50356ms).
[14:25:13.396] <TB1>     INFO: Test took 51427ms.
[14:25:13.429] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:25:13.501] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:25:14.474] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:25:15.447] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:25:16.418] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:25:17.395] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:25:18.359] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:25:19.326] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:25:20.285] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:25:21.244] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:25:22.210] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:25:23.171] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:25:24.131] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:25:25.095] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:25:26.055] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:25:27.020] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:25:27.982] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:25:28.951] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 357146624
[14:25:29.008] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-24_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C0.dat
[14:25:29.009] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-24_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C1.dat
[14:25:29.009] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-24_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C2.dat
[14:25:29.009] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-24_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C3.dat
[14:25:29.009] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-24_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C4.dat
[14:25:29.009] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-24_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C5.dat
[14:25:29.009] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-24_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C6.dat
[14:25:29.009] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-24_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C7.dat
[14:25:29.009] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-24_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C8.dat
[14:25:29.009] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-24_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C9.dat
[14:25:29.010] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-24_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C10.dat
[14:25:29.010] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-24_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C11.dat
[14:25:29.010] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-24_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C12.dat
[14:25:29.010] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-24_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C13.dat
[14:25:29.010] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-24_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C14.dat
[14:25:29.010] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-24_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C15.dat
[14:25:29.010] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-24_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//trimParameters35_C0.dat
[14:25:29.018] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-24_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//trimParameters35_C1.dat
[14:25:29.025] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-24_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//trimParameters35_C2.dat
[14:25:29.032] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-24_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//trimParameters35_C3.dat
[14:25:29.039] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-24_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//trimParameters35_C4.dat
[14:25:29.046] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-24_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//trimParameters35_C5.dat
[14:25:29.053] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-24_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//trimParameters35_C6.dat
[14:25:29.060] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-24_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//trimParameters35_C7.dat
[14:25:29.067] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-24_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//trimParameters35_C8.dat
[14:25:29.074] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-24_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//trimParameters35_C9.dat
[14:25:29.080] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-24_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//trimParameters35_C10.dat
[14:25:29.087] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-24_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//trimParameters35_C11.dat
[14:25:29.094] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-24_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//trimParameters35_C12.dat
[14:25:29.101] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-24_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//trimParameters35_C13.dat
[14:25:29.107] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-24_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//trimParameters35_C14.dat
[14:25:29.114] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-24_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//trimParameters35_C15.dat
[14:25:29.121] <TB1>     INFO: PixTestTrim::trimTest() done
[14:25:29.121] <TB1>     INFO: vtrim:      94  97  99  98 106 110  91  94  93  97 109 103 100  91 104 104 
[14:25:29.121] <TB1>     INFO: vthrcomp:   90  87  92  83  94  96  90  99  85  83 104  99  88 102 101  90 
[14:25:29.121] <TB1>     INFO: vcal mean:  34.98  34.93  35.01  34.97  34.96  34.98  34.96  34.96  34.98  34.97  34.99  34.98  34.97  34.92  34.96  34.98 
[14:25:29.121] <TB1>     INFO: vcal RMS:    0.76   0.79   0.80   0.79   0.84   0.85   0.79   0.93   0.83   0.80   0.82   0.85   0.98   0.87   0.85   0.79 
[14:25:29.121] <TB1>     INFO: bits mean:   9.60   9.94   9.37  10.27   9.26   9.19   9.36  10.04   9.34   9.91   9.16  10.31   9.17   9.78   9.43   9.36 
[14:25:29.121] <TB1>     INFO: bits RMS:    2.33   2.52   2.68   2.37   2.78   2.89   2.56   2.63   2.73   2.50   2.64   2.53   2.68   2.81   2.77   2.54 
[14:25:29.132] <TB1>     INFO:    ----------------------------------------------------------------------
[14:25:29.132] <TB1>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:25:29.132] <TB1>     INFO:    ----------------------------------------------------------------------
[14:25:29.135] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:25:29.136] <TB1>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:25:29.147] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:25:29.148] <TB1>     INFO:     run 1 of 1
[14:25:29.149] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:25:29.501] <TB1>     INFO: Expecting 4160000 events.
[14:26:15.705] <TB1>     INFO: 1125360 events read in total (45488ms).
[14:27:01.272] <TB1>     INFO: 2241745 events read in total (91055ms).
[14:27:46.803] <TB1>     INFO: 3345855 events read in total (136586ms).
[14:28:20.307] <TB1>     INFO: 4160000 events read in total (170090ms).
[14:28:20.373] <TB1>     INFO: Test took 171224ms.
[14:28:20.502] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:28:20.738] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:28:22.598] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:28:24.496] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:28:26.356] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:28:28.279] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:28:30.176] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:28:32.078] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:28:33.966] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:28:35.876] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:28:37.772] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:28:39.702] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:28:41.610] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:28:43.524] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:28:45.411] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:28:47.352] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:28:49.280] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:28:51.150] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 412135424
[14:28:51.151] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:28:51.224] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:28:51.224] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 165 (-1/-1) hits flags = 528 (plus default)
[14:28:51.234] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:28:51.234] <TB1>     INFO:     run 1 of 1
[14:28:51.234] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:28:51.578] <TB1>     INFO: Expecting 3452800 events.
[14:29:39.536] <TB1>     INFO: 1187385 events read in total (47243ms).
[14:30:26.440] <TB1>     INFO: 2358750 events read in total (94147ms).
[14:31:10.553] <TB1>     INFO: 3452800 events read in total (138260ms).
[14:31:10.605] <TB1>     INFO: Test took 139371ms.
[14:31:10.702] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:31:10.882] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:31:12.679] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:31:14.483] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:31:16.290] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:31:18.102] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:31:19.885] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:31:21.680] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:31:23.520] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:31:25.302] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:31:27.194] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:31:28.003] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:31:30.740] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:31:32.480] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:31:34.273] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:31:35.990] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:31:37.700] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:31:39.466] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 412356608
[14:31:39.467] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:31:39.540] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:31:39.540] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 153 (-1/-1) hits flags = 528 (plus default)
[14:31:39.550] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:31:39.550] <TB1>     INFO:     run 1 of 1
[14:31:39.550] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:31:39.892] <TB1>     INFO: Expecting 3203200 events.
[14:32:28.524] <TB1>     INFO: 1241585 events read in total (47917ms).
[14:33:16.698] <TB1>     INFO: 2460705 events read in total (96091ms).
[14:33:46.320] <TB1>     INFO: 3203200 events read in total (125713ms).
[14:33:46.356] <TB1>     INFO: Test took 126806ms.
[14:33:46.435] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:33:46.570] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:33:48.190] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:33:49.817] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:33:51.438] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:33:53.078] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:33:54.651] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:33:56.310] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:33:57.995] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:33:59.649] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:34:01.382] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:34:03.103] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:34:04.675] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:34:06.264] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:34:07.894] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:34:09.477] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:34:11.064] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:34:12.698] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 412356608
[14:34:12.699] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:34:12.776] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:34:12.776] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 153 (-1/-1) hits flags = 528 (plus default)
[14:34:12.786] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:34:12.786] <TB1>     INFO:     run 1 of 1
[14:34:12.786] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:34:13.148] <TB1>     INFO: Expecting 3203200 events.
[14:35:02.421] <TB1>     INFO: 1241195 events read in total (48558ms).
[14:35:50.743] <TB1>     INFO: 2459600 events read in total (96880ms).
[14:36:20.336] <TB1>     INFO: 3203200 events read in total (126473ms).
[14:36:20.373] <TB1>     INFO: Test took 127587ms.
[14:36:20.451] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:36:20.588] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:36:22.274] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:36:23.973] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:36:25.660] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:36:27.362] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:36:28.991] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:36:30.641] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:36:32.320] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:36:33.956] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:36:35.594] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:36:37.253] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:36:38.843] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:36:40.475] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:36:42.106] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:36:43.680] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:36:45.253] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:36:46.902] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 412356608
[14:36:46.903] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:36:46.979] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:36:46.979] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 152 (-1/-1) hits flags = 528 (plus default)
[14:36:46.990] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:36:46.990] <TB1>     INFO:     run 1 of 1
[14:36:46.991] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:36:47.353] <TB1>     INFO: Expecting 3182400 events.
[14:37:36.865] <TB1>     INFO: 1245665 events read in total (48796ms).
[14:38:25.052] <TB1>     INFO: 2468120 events read in total (96983ms).
[14:38:53.265] <TB1>     INFO: 3182400 events read in total (125196ms).
[14:38:53.302] <TB1>     INFO: Test took 126312ms.
[14:38:53.380] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:38:53.510] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:38:55.130] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:38:56.761] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:38:58.390] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:39:00.034] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:39:01.617] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:39:03.207] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:39:04.876] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:39:06.529] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:39:08.227] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:39:09.944] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:39:11.603] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:39:13.268] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:39:14.959] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:39:16.530] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:39:18.095] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:39:19.729] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 412356608
[14:39:19.732] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 9.51986, thr difference RMS: 1.25309
[14:39:19.733] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.89558, thr difference RMS: 1.27687
[14:39:19.733] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.64955, thr difference RMS: 1.55802
[14:39:19.733] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.56183, thr difference RMS: 1.28856
[14:39:19.733] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.04945, thr difference RMS: 1.67474
[14:39:19.734] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 7.60955, thr difference RMS: 1.61311
[14:39:19.734] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.95315, thr difference RMS: 1.58902
[14:39:19.734] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 9.23427, thr difference RMS: 1.72568
[14:39:19.734] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.75245, thr difference RMS: 1.33849
[14:39:19.735] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.69738, thr difference RMS: 1.25228
[14:39:19.735] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.80109, thr difference RMS: 1.58858
[14:39:19.735] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.53427, thr difference RMS: 1.86254
[14:39:19.735] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.99839, thr difference RMS: 1.46922
[14:39:19.735] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 10.7092, thr difference RMS: 1.40974
[14:39:19.736] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.78083, thr difference RMS: 1.81665
[14:39:19.736] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.91236, thr difference RMS: 1.45006
[14:39:19.736] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 9.51172, thr difference RMS: 1.242
[14:39:19.736] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.88483, thr difference RMS: 1.28025
[14:39:19.736] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.61564, thr difference RMS: 1.55297
[14:39:19.737] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.52016, thr difference RMS: 1.285
[14:39:19.737] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.06796, thr difference RMS: 1.68237
[14:39:19.737] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 7.49242, thr difference RMS: 1.63566
[14:39:19.737] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.8885, thr difference RMS: 1.59637
[14:39:19.737] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 9.36677, thr difference RMS: 1.70864
[14:39:19.738] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.67774, thr difference RMS: 1.35531
[14:39:19.738] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.75755, thr difference RMS: 1.26248
[14:39:19.738] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.77147, thr difference RMS: 1.55922
[14:39:19.738] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.52582, thr difference RMS: 1.8566
[14:39:19.738] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 9.01746, thr difference RMS: 1.46447
[14:39:19.739] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 10.6291, thr difference RMS: 1.39922
[14:39:19.739] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.8874, thr difference RMS: 1.82875
[14:39:19.739] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.77958, thr difference RMS: 1.45799
[14:39:19.739] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 9.60826, thr difference RMS: 1.24631
[14:39:19.739] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.891, thr difference RMS: 1.23987
[14:39:19.740] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.72792, thr difference RMS: 1.53087
[14:39:19.740] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.57776, thr difference RMS: 1.29493
[14:39:19.740] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.16187, thr difference RMS: 1.65924
[14:39:19.740] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 7.44184, thr difference RMS: 1.63725
[14:39:19.740] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.96556, thr difference RMS: 1.59399
[14:39:19.741] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 9.57503, thr difference RMS: 1.70045
[14:39:19.741] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.65201, thr difference RMS: 1.35746
[14:39:19.741] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.89362, thr difference RMS: 1.24626
[14:39:19.741] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.8105, thr difference RMS: 1.58481
[14:39:19.741] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.61125, thr difference RMS: 1.82643
[14:39:19.742] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.08485, thr difference RMS: 1.4701
[14:39:19.742] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 10.6726, thr difference RMS: 1.41601
[14:39:19.742] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.95449, thr difference RMS: 1.80576
[14:39:19.742] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.78072, thr difference RMS: 1.45575
[14:39:19.742] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 9.70679, thr difference RMS: 1.22701
[14:39:19.743] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.94186, thr difference RMS: 1.2571
[14:39:19.743] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.88494, thr difference RMS: 1.50698
[14:39:19.743] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.62709, thr difference RMS: 1.2809
[14:39:19.743] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.30059, thr difference RMS: 1.67925
[14:39:19.743] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 7.44304, thr difference RMS: 1.6677
[14:39:19.744] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.0982, thr difference RMS: 1.57743
[14:39:19.744] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.66355, thr difference RMS: 1.70039
[14:39:19.744] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.7512, thr difference RMS: 1.3347
[14:39:19.744] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.95524, thr difference RMS: 1.25881
[14:39:19.745] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.84826, thr difference RMS: 1.57619
[14:39:19.745] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.71344, thr difference RMS: 1.82702
[14:39:19.745] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 9.17417, thr difference RMS: 1.48374
[14:39:19.745] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 10.7306, thr difference RMS: 1.42158
[14:39:19.745] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.99442, thr difference RMS: 1.83453
[14:39:19.745] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.78127, thr difference RMS: 1.44286
[14:39:19.861] <TB1>     INFO: PixTestTrim::trimBitTest() done 
[14:39:19.865] <TB1>     INFO: PixTestTrim::doTest() done, duration: 1955 seconds
[14:39:19.866] <TB1>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:39:20.578] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:39:20.578] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:39:20.581] <TB1>     INFO: ######################################################################
[14:39:20.582] <TB1>     INFO: PixTestScurves::doTest() ntrig = 200
[14:39:20.582] <TB1>     INFO: ######################################################################
[14:39:20.582] <TB1>     INFO:    ----------------------------------------------------------------------
[14:39:20.582] <TB1>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:39:20.582] <TB1>     INFO:    ----------------------------------------------------------------------
[14:39:20.582] <TB1>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:39:20.593] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:39:20.593] <TB1>     INFO:     run 1 of 1
[14:39:20.593] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:39:20.950] <TB1>     INFO: Expecting 59072000 events.
[14:39:49.965] <TB1>     INFO: 1072800 events read in total (28300ms).
[14:40:18.458] <TB1>     INFO: 2141400 events read in total (56793ms).
[14:40:47.187] <TB1>     INFO: 3210600 events read in total (85522ms).
[14:41:15.627] <TB1>     INFO: 4282200 events read in total (113962ms).
[14:41:44.436] <TB1>     INFO: 5350800 events read in total (142771ms).
[14:42:13.144] <TB1>     INFO: 6420400 events read in total (171479ms).
[14:42:41.942] <TB1>     INFO: 7492200 events read in total (200277ms).
[14:43:10.720] <TB1>     INFO: 8560400 events read in total (229055ms).
[14:43:39.516] <TB1>     INFO: 9631000 events read in total (257851ms).
[14:44:08.309] <TB1>     INFO: 10701800 events read in total (286644ms).
[14:44:37.108] <TB1>     INFO: 11769800 events read in total (315443ms).
[14:45:05.828] <TB1>     INFO: 12839400 events read in total (344163ms).
[14:45:34.615] <TB1>     INFO: 13910600 events read in total (372950ms).
[14:46:03.394] <TB1>     INFO: 14979200 events read in total (401729ms).
[14:46:32.143] <TB1>     INFO: 16050600 events read in total (430478ms).
[14:47:00.854] <TB1>     INFO: 17120600 events read in total (459189ms).
[14:47:29.628] <TB1>     INFO: 18189400 events read in total (487963ms).
[14:47:58.380] <TB1>     INFO: 19261400 events read in total (516715ms).
[14:48:27.167] <TB1>     INFO: 20330200 events read in total (545502ms).
[14:48:55.875] <TB1>     INFO: 21398600 events read in total (574210ms).
[14:49:24.668] <TB1>     INFO: 22471400 events read in total (603003ms).
[14:49:53.359] <TB1>     INFO: 23540000 events read in total (631694ms).
[14:50:22.130] <TB1>     INFO: 24608000 events read in total (660465ms).
[14:50:50.821] <TB1>     INFO: 25680400 events read in total (689156ms).
[14:51:19.443] <TB1>     INFO: 26749000 events read in total (717778ms).
[14:51:48.059] <TB1>     INFO: 27817400 events read in total (746394ms).
[14:52:16.669] <TB1>     INFO: 28889800 events read in total (775004ms).
[14:52:45.347] <TB1>     INFO: 29958000 events read in total (803682ms).
[14:53:13.873] <TB1>     INFO: 31026400 events read in total (832208ms).
[14:53:42.465] <TB1>     INFO: 32099000 events read in total (860800ms).
[14:54:11.072] <TB1>     INFO: 33167600 events read in total (889407ms).
[14:54:39.899] <TB1>     INFO: 34235800 events read in total (918234ms).
[14:55:08.637] <TB1>     INFO: 35308200 events read in total (946972ms).
[14:55:37.529] <TB1>     INFO: 36376600 events read in total (975864ms).
[14:56:06.245] <TB1>     INFO: 37445000 events read in total (1004580ms).
[14:56:34.879] <TB1>     INFO: 38516800 events read in total (1033214ms).
[14:57:03.564] <TB1>     INFO: 39585800 events read in total (1061899ms).
[14:57:32.212] <TB1>     INFO: 40653600 events read in total (1090547ms).
[14:58:00.932] <TB1>     INFO: 41723400 events read in total (1119267ms).
[14:58:29.578] <TB1>     INFO: 42793600 events read in total (1147913ms).
[14:58:58.213] <TB1>     INFO: 43861200 events read in total (1176548ms).
[14:59:26.978] <TB1>     INFO: 44929000 events read in total (1205313ms).
[14:59:55.695] <TB1>     INFO: 46000400 events read in total (1234030ms).
[15:00:24.296] <TB1>     INFO: 47068600 events read in total (1262631ms).
[15:00:53.033] <TB1>     INFO: 48136000 events read in total (1291368ms).
[15:01:21.768] <TB1>     INFO: 49204400 events read in total (1320103ms).
[15:01:50.424] <TB1>     INFO: 50274200 events read in total (1348759ms).
[15:02:19.260] <TB1>     INFO: 51342600 events read in total (1377595ms).
[15:02:47.954] <TB1>     INFO: 52410600 events read in total (1406289ms).
[15:03:16.447] <TB1>     INFO: 53480400 events read in total (1434782ms).
[15:03:45.170] <TB1>     INFO: 54550400 events read in total (1463505ms).
[15:04:13.830] <TB1>     INFO: 55617800 events read in total (1492165ms).
[15:04:42.495] <TB1>     INFO: 56685400 events read in total (1520830ms).
[15:05:11.082] <TB1>     INFO: 57754800 events read in total (1549417ms).
[15:05:39.722] <TB1>     INFO: 58825200 events read in total (1578057ms).
[15:05:46.606] <TB1>     INFO: 59072000 events read in total (1584941ms).
[15:05:46.627] <TB1>     INFO: Test took 1586034ms.
[15:05:46.685] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:05:46.813] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:05:46.813] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:05:48.011] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:05:48.012] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:05:49.182] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:05:49.182] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:05:50.361] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:05:50.362] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:05:51.526] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:05:51.526] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:05:52.714] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:05:52.714] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:05:53.906] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:05:53.906] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:05:55.089] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:05:55.089] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:05:56.274] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:05:56.274] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:05:57.431] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:05:57.431] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:05:58.605] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:05:58.605] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:05:59.784] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:05:59.784] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:06:00.949] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:06:00.949] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:06:02.143] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:06:02.143] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:06:03.334] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:06:03.334] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:06:04.530] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:06:04.531] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:06:05.783] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 497483776
[15:06:05.814] <TB1>     INFO: PixTestScurves::scurves() done 
[15:06:05.814] <TB1>     INFO: Vcal mean:  35.00  35.00  35.09  35.05  35.07  35.06  35.15  35.05  35.34  35.05  35.09  35.11  35.05  35.05  35.06  35.06 
[15:06:05.814] <TB1>     INFO: Vcal RMS:    0.63   0.66   0.66   0.67   0.70   0.72   0.67   0.80   0.70   0.68   0.69   0.73   0.87   0.75   0.72   0.64 
[15:06:05.814] <TB1>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:06:05.889] <TB1>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:06:05.889] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:06:05.889] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:06:05.889] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:06:05.889] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:06:05.889] <TB1>     INFO: ######################################################################
[15:06:05.889] <TB1>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:06:05.889] <TB1>     INFO: ######################################################################
[15:06:05.893] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:06:06.238] <TB1>     INFO: Expecting 41600 events.
[15:06:10.350] <TB1>     INFO: 41600 events read in total (3385ms).
[15:06:10.351] <TB1>     INFO: Test took 4458ms.
[15:06:10.358] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:06:10.359] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[15:06:10.359] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:06:10.364] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [12, 51, 24] has eff 0/10
[15:06:10.364] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [12, 51, 24]
[15:06:10.367] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 1
[15:06:10.367] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:06:10.367] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:06:10.367] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:06:10.709] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:06:11.095] <TB1>     INFO: Expecting 41600 events.
[15:06:15.234] <TB1>     INFO: 41600 events read in total (3424ms).
[15:06:15.234] <TB1>     INFO: Test took 4525ms.
[15:06:15.242] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:06:15.242] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[15:06:15.242] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:06:15.247] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.182
[15:06:15.247] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [40 ,5] phvalue 180
[15:06:15.247] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.226
[15:06:15.247] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 186
[15:06:15.247] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.136
[15:06:15.247] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 172
[15:06:15.247] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.863
[15:06:15.247] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,6] phvalue 180
[15:06:15.248] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.35
[15:06:15.248] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 166
[15:06:15.248] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.206
[15:06:15.248] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 171
[15:06:15.248] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.174
[15:06:15.248] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 173
[15:06:15.248] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.021
[15:06:15.248] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,6] phvalue 166
[15:06:15.248] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.842
[15:06:15.248] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 166
[15:06:15.248] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.242
[15:06:15.248] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 177
[15:06:15.249] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.784
[15:06:15.249] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 178
[15:06:15.249] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.216
[15:06:15.249] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 172
[15:06:15.249] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.127
[15:06:15.249] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,16] phvalue 165
[15:06:15.249] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.713
[15:06:15.249] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,8] phvalue 172
[15:06:15.249] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 161.895
[15:06:15.249] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 161
[15:06:15.249] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.157
[15:06:15.249] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 180
[15:06:15.249] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:06:15.249] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:06:15.250] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:06:15.338] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:06:15.684] <TB1>     INFO: Expecting 41600 events.
[15:06:19.854] <TB1>     INFO: 41600 events read in total (3454ms).
[15:06:19.854] <TB1>     INFO: Test took 4516ms.
[15:06:19.862] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:06:19.863] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[15:06:19.863] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:06:19.867] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:06:19.867] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 48minph_roc = 14
[15:06:19.868] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 86.9779
[15:06:19.868] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 87
[15:06:19.868] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 92.997
[15:06:19.868] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,14] phvalue 93
[15:06:19.868] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.1639
[15:06:19.868] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 72
[15:06:19.868] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.9856
[15:06:19.868] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 77
[15:06:19.868] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.4607
[15:06:19.868] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,26] phvalue 65
[15:06:19.869] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.1984
[15:06:19.869] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [5 ,44] phvalue 65
[15:06:19.869] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.7781
[15:06:19.869] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,8] phvalue 69
[15:06:19.869] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 52.525
[15:06:19.869] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 53
[15:06:19.869] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.965
[15:06:19.869] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,26] phvalue 61
[15:06:19.869] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.9502
[15:06:19.869] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 77
[15:06:19.869] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.3539
[15:06:19.869] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,48] phvalue 79
[15:06:19.870] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.0736
[15:06:19.870] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,8] phvalue 66
[15:06:19.870] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.2966
[15:06:19.870] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 61
[15:06:19.870] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.8622
[15:06:19.870] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 67
[15:06:19.870] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 52.7754
[15:06:19.870] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,25] phvalue 53
[15:06:19.870] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.405
[15:06:19.870] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,13] phvalue 74
[15:06:19.872] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 0 0
[15:06:20.275] <TB1>     INFO: Expecting 2560 events.
[15:06:21.232] <TB1>     INFO: 2560 events read in total (242ms).
[15:06:21.232] <TB1>     INFO: Test took 1360ms.
[15:06:21.232] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:06:21.233] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 14, 1 1
[15:06:21.740] <TB1>     INFO: Expecting 2560 events.
[15:06:22.697] <TB1>     INFO: 2560 events read in total (242ms).
[15:06:22.698] <TB1>     INFO: Test took 1465ms.
[15:06:22.698] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:06:22.698] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 2 2
[15:06:23.205] <TB1>     INFO: Expecting 2560 events.
[15:06:24.165] <TB1>     INFO: 2560 events read in total (245ms).
[15:06:24.165] <TB1>     INFO: Test took 1467ms.
[15:06:24.166] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:06:24.166] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 3 3
[15:06:24.673] <TB1>     INFO: Expecting 2560 events.
[15:06:25.632] <TB1>     INFO: 2560 events read in total (244ms).
[15:06:25.633] <TB1>     INFO: Test took 1467ms.
[15:06:25.634] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:06:25.635] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 26, 4 4
[15:06:26.141] <TB1>     INFO: Expecting 2560 events.
[15:06:27.098] <TB1>     INFO: 2560 events read in total (242ms).
[15:06:27.099] <TB1>     INFO: Test took 1464ms.
[15:06:27.099] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:06:27.099] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 5, 44, 5 5
[15:06:27.607] <TB1>     INFO: Expecting 2560 events.
[15:06:28.564] <TB1>     INFO: 2560 events read in total (242ms).
[15:06:28.565] <TB1>     INFO: Test took 1466ms.
[15:06:28.565] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:06:28.565] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 8, 6 6
[15:06:29.072] <TB1>     INFO: Expecting 2560 events.
[15:06:30.031] <TB1>     INFO: 2560 events read in total (244ms).
[15:06:30.032] <TB1>     INFO: Test took 1466ms.
[15:06:30.032] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:06:30.032] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 7 7
[15:06:30.539] <TB1>     INFO: Expecting 2560 events.
[15:06:31.496] <TB1>     INFO: 2560 events read in total (242ms).
[15:06:31.496] <TB1>     INFO: Test took 1464ms.
[15:06:31.496] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:06:31.496] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 26, 8 8
[15:06:31.004] <TB1>     INFO: Expecting 2560 events.
[15:06:32.962] <TB1>     INFO: 2560 events read in total (243ms).
[15:06:32.962] <TB1>     INFO: Test took 1466ms.
[15:06:32.962] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:06:32.962] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 9 9
[15:06:33.469] <TB1>     INFO: Expecting 2560 events.
[15:06:34.425] <TB1>     INFO: 2560 events read in total (241ms).
[15:06:34.425] <TB1>     INFO: Test took 1463ms.
[15:06:34.426] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:06:34.426] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 48, 10 10
[15:06:34.933] <TB1>     INFO: Expecting 2560 events.
[15:06:35.891] <TB1>     INFO: 2560 events read in total (243ms).
[15:06:35.891] <TB1>     INFO: Test took 1465ms.
[15:06:35.891] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:06:35.891] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 8, 11 11
[15:06:36.399] <TB1>     INFO: Expecting 2560 events.
[15:06:37.356] <TB1>     INFO: 2560 events read in total (242ms).
[15:06:37.356] <TB1>     INFO: Test took 1465ms.
[15:06:37.358] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:06:37.358] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 12 12
[15:06:37.864] <TB1>     INFO: Expecting 2560 events.
[15:06:38.823] <TB1>     INFO: 2560 events read in total (245ms).
[15:06:38.823] <TB1>     INFO: Test took 1465ms.
[15:06:38.824] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:06:38.824] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 13 13
[15:06:39.331] <TB1>     INFO: Expecting 2560 events.
[15:06:40.288] <TB1>     INFO: 2560 events read in total (242ms).
[15:06:40.289] <TB1>     INFO: Test took 1465ms.
[15:06:40.289] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:06:40.289] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 25, 14 14
[15:06:40.796] <TB1>     INFO: Expecting 2560 events.
[15:06:41.755] <TB1>     INFO: 2560 events read in total (244ms).
[15:06:41.755] <TB1>     INFO: Test took 1466ms.
[15:06:41.755] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:06:41.756] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 13, 15 15
[15:06:42.263] <TB1>     INFO: Expecting 2560 events.
[15:06:43.221] <TB1>     INFO: 2560 events read in total (243ms).
[15:06:43.221] <TB1>     INFO: Test took 1465ms.
[15:06:43.221] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:06:43.221] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC0
[15:06:43.221] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[15:06:43.221] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC2
[15:06:43.221] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC3
[15:06:43.222] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC4
[15:06:43.222] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC5
[15:06:43.222] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 29 on ROC6
[15:06:43.222] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC7
[15:06:43.222] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC8
[15:06:43.222] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[15:06:43.222] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[15:06:43.222] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC11
[15:06:43.222] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC12
[15:06:43.222] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[15:06:43.222] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[15:06:43.222] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC15
[15:06:43.224] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:43.731] <TB1>     INFO: Expecting 655360 events.
[15:06:55.417] <TB1>     INFO: 655360 events read in total (10971ms).
[15:06:55.430] <TB1>     INFO: Expecting 655360 events.
[15:07:06.757] <TB1>     INFO: 655360 events read in total (10764ms).
[15:07:06.772] <TB1>     INFO: Expecting 655360 events.
[15:07:18.079] <TB1>     INFO: 655360 events read in total (10739ms).
[15:07:18.098] <TB1>     INFO: Expecting 655360 events.
[15:07:29.661] <TB1>     INFO: 655360 events read in total (10999ms).
[15:07:29.685] <TB1>     INFO: Expecting 655360 events.
[15:07:41.280] <TB1>     INFO: 655360 events read in total (11038ms).
[15:07:41.309] <TB1>     INFO: Expecting 655360 events.
[15:07:52.589] <TB1>     INFO: 655360 events read in total (10736ms).
[15:07:52.622] <TB1>     INFO: Expecting 655360 events.
[15:08:04.119] <TB1>     INFO: 655360 events read in total (10947ms).
[15:08:04.156] <TB1>     INFO: Expecting 655360 events.
[15:08:15.773] <TB1>     INFO: 655360 events read in total (11072ms).
[15:08:15.812] <TB1>     INFO: Expecting 655360 events.
[15:08:27.474] <TB1>     INFO: 655360 events read in total (11127ms).
[15:08:27.519] <TB1>     INFO: Expecting 655360 events.
[15:08:39.168] <TB1>     INFO: 655360 events read in total (11118ms).
[15:08:39.217] <TB1>     INFO: Expecting 655360 events.
[15:08:50.807] <TB1>     INFO: 655360 events read in total (11063ms).
[15:08:50.863] <TB1>     INFO: Expecting 655360 events.
[15:09:02.435] <TB1>     INFO: 655360 events read in total (11045ms).
[15:09:02.491] <TB1>     INFO: Expecting 655360 events.
[15:09:14.068] <TB1>     INFO: 655360 events read in total (11050ms).
[15:09:14.130] <TB1>     INFO: Expecting 655360 events.
[15:09:25.748] <TB1>     INFO: 655360 events read in total (11092ms).
[15:09:25.815] <TB1>     INFO: Expecting 655360 events.
[15:09:37.390] <TB1>     INFO: 655360 events read in total (11048ms).
[15:09:37.462] <TB1>     INFO: Expecting 655360 events.
[15:09:49.092] <TB1>     INFO: 655360 events read in total (11103ms).
[15:09:49.165] <TB1>     INFO: Test took 185941ms.
[15:09:49.259] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:49.565] <TB1>     INFO: Expecting 655360 events.
[15:10:01.292] <TB1>     INFO: 655360 events read in total (11012ms).
[15:10:01.304] <TB1>     INFO: Expecting 655360 events.
[15:10:12.898] <TB1>     INFO: 655360 events read in total (11030ms).
[15:10:12.913] <TB1>     INFO: Expecting 655360 events.
[15:10:24.458] <TB1>     INFO: 655360 events read in total (10980ms).
[15:10:24.477] <TB1>     INFO: Expecting 655360 events.
[15:10:36.065] <TB1>     INFO: 655360 events read in total (11026ms).
[15:10:36.092] <TB1>     INFO: Expecting 655360 events.
[15:10:47.682] <TB1>     INFO: 655360 events read in total (11036ms).
[15:10:47.711] <TB1>     INFO: Expecting 655360 events.
[15:10:59.266] <TB1>     INFO: 655360 events read in total (11010ms).
[15:10:59.298] <TB1>     INFO: Expecting 655360 events.
[15:11:10.812] <TB1>     INFO: 655360 events read in total (10966ms).
[15:11:10.849] <TB1>     INFO: Expecting 655360 events.
[15:11:22.371] <TB1>     INFO: 655360 events read in total (10977ms).
[15:11:22.411] <TB1>     INFO: Expecting 655360 events.
[15:11:34.027] <TB1>     INFO: 655360 events read in total (11078ms).
[15:11:34.072] <TB1>     INFO: Expecting 655360 events.
[15:11:45.666] <TB1>     INFO: 655360 events read in total (11059ms).
[15:11:45.715] <TB1>     INFO: Expecting 655360 events.
[15:11:57.302] <TB1>     INFO: 655360 events read in total (11054ms).
[15:11:57.357] <TB1>     INFO: Expecting 655360 events.
[15:12:08.911] <TB1>     INFO: 655360 events read in total (11027ms).
[15:12:08.969] <TB1>     INFO: Expecting 655360 events.
[15:12:20.500] <TB1>     INFO: 655360 events read in total (11005ms).
[15:12:20.563] <TB1>     INFO: Expecting 655360 events.
[15:12:32.114] <TB1>     INFO: 655360 events read in total (11024ms).
[15:12:32.180] <TB1>     INFO: Expecting 655360 events.
[15:12:43.793] <TB1>     INFO: 655360 events read in total (11087ms).
[15:12:43.862] <TB1>     INFO: Expecting 655360 events.
[15:12:55.432] <TB1>     INFO: 655360 events read in total (11043ms).
[15:12:55.506] <TB1>     INFO: Test took 186247ms.
[15:12:55.677] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:12:55.678] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:12:55.678] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:12:55.678] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:12:55.678] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:12:55.679] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:12:55.679] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:12:55.679] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:12:55.679] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:12:55.679] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:12:55.679] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:12:55.680] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:12:55.680] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:12:55.680] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:12:55.680] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:12:55.681] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:12:55.681] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:12:55.681] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:12:55.681] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:12:55.682] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:12:55.682] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:12:55.682] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:12:55.682] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:12:55.682] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:12:55.682] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:12:55.683] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:12:55.683] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:12:55.683] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:12:55.683] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:12:55.684] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:12:55.684] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:12:55.684] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:12:55.684] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:12:55.691] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:12:55.698] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:12:55.705] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:12:55.712] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:12:55.719] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:12:55.725] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:12:55.732] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:12:55.739] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:12:55.746] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:12:55.753] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:12:55.759] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:12:55.766] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:12:55.773] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:12:55.780] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:12:55.787] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:12:55.793] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:12:55.821] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-24_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C0.dat
[15:12:55.821] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-24_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C1.dat
[15:12:55.821] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-24_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C2.dat
[15:12:55.821] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-24_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C3.dat
[15:12:55.821] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-24_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C4.dat
[15:12:55.821] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-24_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C5.dat
[15:12:55.822] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-24_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C6.dat
[15:12:55.822] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-24_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C7.dat
[15:12:55.822] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-24_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C8.dat
[15:12:55.822] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-24_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C9.dat
[15:12:55.822] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-24_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C10.dat
[15:12:55.822] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-24_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C11.dat
[15:12:55.822] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-24_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C12.dat
[15:12:55.822] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-24_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C13.dat
[15:12:55.823] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-24_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C14.dat
[15:12:55.823] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-24_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C15.dat
[15:12:56.169] <TB1>     INFO: Expecting 41600 events.
[15:12:59.991] <TB1>     INFO: 41600 events read in total (3108ms).
[15:12:59.992] <TB1>     INFO: Test took 4167ms.
[15:13:00.652] <TB1>     INFO: Expecting 41600 events.
[15:13:04.463] <TB1>     INFO: 41600 events read in total (3096ms).
[15:13:04.464] <TB1>     INFO: Test took 4165ms.
[15:13:05.117] <TB1>     INFO: Expecting 41600 events.
[15:13:08.947] <TB1>     INFO: 41600 events read in total (3115ms).
[15:13:08.948] <TB1>     INFO: Test took 4176ms.
[15:13:09.256] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:09.389] <TB1>     INFO: Expecting 2560 events.
[15:13:10.348] <TB1>     INFO: 2560 events read in total (244ms).
[15:13:10.348] <TB1>     INFO: Test took 1092ms.
[15:13:10.350] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:10.857] <TB1>     INFO: Expecting 2560 events.
[15:13:11.816] <TB1>     INFO: 2560 events read in total (244ms).
[15:13:11.816] <TB1>     INFO: Test took 1466ms.
[15:13:11.819] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:12.325] <TB1>     INFO: Expecting 2560 events.
[15:13:13.285] <TB1>     INFO: 2560 events read in total (245ms).
[15:13:13.285] <TB1>     INFO: Test took 1466ms.
[15:13:13.287] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:13.794] <TB1>     INFO: Expecting 2560 events.
[15:13:14.753] <TB1>     INFO: 2560 events read in total (244ms).
[15:13:14.753] <TB1>     INFO: Test took 1466ms.
[15:13:14.756] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:15.261] <TB1>     INFO: Expecting 2560 events.
[15:13:16.219] <TB1>     INFO: 2560 events read in total (243ms).
[15:13:16.220] <TB1>     INFO: Test took 1464ms.
[15:13:16.223] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:16.728] <TB1>     INFO: Expecting 2560 events.
[15:13:17.686] <TB1>     INFO: 2560 events read in total (243ms).
[15:13:17.687] <TB1>     INFO: Test took 1464ms.
[15:13:17.689] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:18.195] <TB1>     INFO: Expecting 2560 events.
[15:13:19.156] <TB1>     INFO: 2560 events read in total (246ms).
[15:13:19.157] <TB1>     INFO: Test took 1468ms.
[15:13:19.160] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:19.665] <TB1>     INFO: Expecting 2560 events.
[15:13:20.624] <TB1>     INFO: 2560 events read in total (244ms).
[15:13:20.624] <TB1>     INFO: Test took 1464ms.
[15:13:20.627] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:21.134] <TB1>     INFO: Expecting 2560 events.
[15:13:22.094] <TB1>     INFO: 2560 events read in total (245ms).
[15:13:22.094] <TB1>     INFO: Test took 1467ms.
[15:13:22.096] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:22.603] <TB1>     INFO: Expecting 2560 events.
[15:13:23.565] <TB1>     INFO: 2560 events read in total (246ms).
[15:13:23.565] <TB1>     INFO: Test took 1469ms.
[15:13:23.567] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:24.074] <TB1>     INFO: Expecting 2560 events.
[15:13:25.032] <TB1>     INFO: 2560 events read in total (244ms).
[15:13:25.032] <TB1>     INFO: Test took 1465ms.
[15:13:25.034] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:25.541] <TB1>     INFO: Expecting 2560 events.
[15:13:26.500] <TB1>     INFO: 2560 events read in total (244ms).
[15:13:26.500] <TB1>     INFO: Test took 1466ms.
[15:13:26.503] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:27.009] <TB1>     INFO: Expecting 2560 events.
[15:13:27.967] <TB1>     INFO: 2560 events read in total (244ms).
[15:13:27.967] <TB1>     INFO: Test took 1464ms.
[15:13:27.969] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:28.476] <TB1>     INFO: Expecting 2560 events.
[15:13:29.435] <TB1>     INFO: 2560 events read in total (244ms).
[15:13:29.436] <TB1>     INFO: Test took 1467ms.
[15:13:29.438] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:29.944] <TB1>     INFO: Expecting 2560 events.
[15:13:30.905] <TB1>     INFO: 2560 events read in total (246ms).
[15:13:30.905] <TB1>     INFO: Test took 1468ms.
[15:13:30.907] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:31.414] <TB1>     INFO: Expecting 2560 events.
[15:13:32.375] <TB1>     INFO: 2560 events read in total (246ms).
[15:13:32.375] <TB1>     INFO: Test took 1468ms.
[15:13:32.377] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:32.884] <TB1>     INFO: Expecting 2560 events.
[15:13:33.845] <TB1>     INFO: 2560 events read in total (246ms).
[15:13:33.845] <TB1>     INFO: Test took 1468ms.
[15:13:33.847] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:34.354] <TB1>     INFO: Expecting 2560 events.
[15:13:35.314] <TB1>     INFO: 2560 events read in total (245ms).
[15:13:35.314] <TB1>     INFO: Test took 1467ms.
[15:13:35.316] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:35.823] <TB1>     INFO: Expecting 2560 events.
[15:13:36.781] <TB1>     INFO: 2560 events read in total (245ms).
[15:13:36.782] <TB1>     INFO: Test took 1466ms.
[15:13:36.784] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:37.290] <TB1>     INFO: Expecting 2560 events.
[15:13:38.248] <TB1>     INFO: 2560 events read in total (243ms).
[15:13:38.249] <TB1>     INFO: Test took 1465ms.
[15:13:38.251] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:38.759] <TB1>     INFO: Expecting 2560 events.
[15:13:39.715] <TB1>     INFO: 2560 events read in total (241ms).
[15:13:39.716] <TB1>     INFO: Test took 1465ms.
[15:13:39.718] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:40.224] <TB1>     INFO: Expecting 2560 events.
[15:13:41.183] <TB1>     INFO: 2560 events read in total (244ms).
[15:13:41.184] <TB1>     INFO: Test took 1466ms.
[15:13:41.186] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:41.692] <TB1>     INFO: Expecting 2560 events.
[15:13:42.651] <TB1>     INFO: 2560 events read in total (244ms).
[15:13:42.652] <TB1>     INFO: Test took 1467ms.
[15:13:42.654] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:43.160] <TB1>     INFO: Expecting 2560 events.
[15:13:44.119] <TB1>     INFO: 2560 events read in total (244ms).
[15:13:44.120] <TB1>     INFO: Test took 1466ms.
[15:13:44.122] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:44.628] <TB1>     INFO: Expecting 2560 events.
[15:13:45.589] <TB1>     INFO: 2560 events read in total (246ms).
[15:13:45.589] <TB1>     INFO: Test took 1467ms.
[15:13:45.591] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:46.098] <TB1>     INFO: Expecting 2560 events.
[15:13:47.058] <TB1>     INFO: 2560 events read in total (245ms).
[15:13:47.058] <TB1>     INFO: Test took 1467ms.
[15:13:47.060] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:47.567] <TB1>     INFO: Expecting 2560 events.
[15:13:48.526] <TB1>     INFO: 2560 events read in total (244ms).
[15:13:48.527] <TB1>     INFO: Test took 1467ms.
[15:13:48.530] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:49.035] <TB1>     INFO: Expecting 2560 events.
[15:13:49.996] <TB1>     INFO: 2560 events read in total (246ms).
[15:13:49.996] <TB1>     INFO: Test took 1466ms.
[15:13:49.998] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:50.505] <TB1>     INFO: Expecting 2560 events.
[15:13:51.464] <TB1>     INFO: 2560 events read in total (245ms).
[15:13:51.465] <TB1>     INFO: Test took 1467ms.
[15:13:51.466] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:51.973] <TB1>     INFO: Expecting 2560 events.
[15:13:52.932] <TB1>     INFO: 2560 events read in total (244ms).
[15:13:52.933] <TB1>     INFO: Test took 1467ms.
[15:13:52.935] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:53.442] <TB1>     INFO: Expecting 2560 events.
[15:13:54.401] <TB1>     INFO: 2560 events read in total (245ms).
[15:13:54.401] <TB1>     INFO: Test took 1466ms.
[15:13:54.404] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:54.910] <TB1>     INFO: Expecting 2560 events.
[15:13:55.869] <TB1>     INFO: 2560 events read in total (244ms).
[15:13:55.869] <TB1>     INFO: Test took 1465ms.
[15:13:56.897] <TB1>     INFO: PixTestPhOptimization::doTest() done, duration: 471 seconds
[15:13:56.897] <TB1>     INFO: PH scale (per ROC):    76  77  80  83  70  75  75  81  77  81  77  80  78  76  78  84
[15:13:56.897] <TB1>     INFO: PH offset (per ROC):  163 158 175 166 186 184 179 190 186 170 173 178 187 181 192 172
[15:13:57.069] <TB1>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:13:57.071] <TB1>     INFO: ######################################################################
[15:13:57.071] <TB1>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:13:57.071] <TB1>     INFO: ######################################################################
[15:13:57.071] <TB1>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:13:57.083] <TB1>     INFO: scanning low vcal = 10
[15:13:57.428] <TB1>     INFO: Expecting 41600 events.
[15:14:01.144] <TB1>     INFO: 41600 events read in total (3001ms).
[15:14:01.145] <TB1>     INFO: Test took 4062ms.
[15:14:01.146] <TB1>     INFO: scanning low vcal = 20
[15:14:01.652] <TB1>     INFO: Expecting 41600 events.
[15:14:05.365] <TB1>     INFO: 41600 events read in total (2999ms).
[15:14:05.365] <TB1>     INFO: Test took 4219ms.
[15:14:05.367] <TB1>     INFO: scanning low vcal = 30
[15:14:05.874] <TB1>     INFO: Expecting 41600 events.
[15:14:09.602] <TB1>     INFO: 41600 events read in total (3013ms).
[15:14:09.603] <TB1>     INFO: Test took 4236ms.
[15:14:09.605] <TB1>     INFO: scanning low vcal = 40
[15:14:10.105] <TB1>     INFO: Expecting 41600 events.
[15:14:14.340] <TB1>     INFO: 41600 events read in total (3520ms).
[15:14:14.341] <TB1>     INFO: Test took 4736ms.
[15:14:14.344] <TB1>     INFO: scanning low vcal = 50
[15:14:14.765] <TB1>     INFO: Expecting 41600 events.
[15:14:19.027] <TB1>     INFO: 41600 events read in total (3548ms).
[15:14:19.028] <TB1>     INFO: Test took 4684ms.
[15:14:19.031] <TB1>     INFO: scanning low vcal = 60
[15:14:19.455] <TB1>     INFO: Expecting 41600 events.
[15:14:23.713] <TB1>     INFO: 41600 events read in total (3543ms).
[15:14:23.714] <TB1>     INFO: Test took 4683ms.
[15:14:23.717] <TB1>     INFO: scanning low vcal = 70
[15:14:24.139] <TB1>     INFO: Expecting 41600 events.
[15:14:28.396] <TB1>     INFO: 41600 events read in total (3542ms).
[15:14:28.396] <TB1>     INFO: Test took 4679ms.
[15:14:28.399] <TB1>     INFO: scanning low vcal = 80
[15:14:28.822] <TB1>     INFO: Expecting 41600 events.
[15:14:33.107] <TB1>     INFO: 41600 events read in total (3570ms).
[15:14:33.107] <TB1>     INFO: Test took 4708ms.
[15:14:33.111] <TB1>     INFO: scanning low vcal = 90
[15:14:33.535] <TB1>     INFO: Expecting 41600 events.
[15:14:37.792] <TB1>     INFO: 41600 events read in total (3542ms).
[15:14:37.793] <TB1>     INFO: Test took 4682ms.
[15:14:37.796] <TB1>     INFO: scanning low vcal = 100
[15:14:38.219] <TB1>     INFO: Expecting 41600 events.
[15:14:42.617] <TB1>     INFO: 41600 events read in total (3683ms).
[15:14:42.617] <TB1>     INFO: Test took 4821ms.
[15:14:42.620] <TB1>     INFO: scanning low vcal = 110
[15:14:43.046] <TB1>     INFO: Expecting 41600 events.
[15:14:47.300] <TB1>     INFO: 41600 events read in total (3539ms).
[15:14:47.302] <TB1>     INFO: Test took 4682ms.
[15:14:47.304] <TB1>     INFO: scanning low vcal = 120
[15:14:47.725] <TB1>     INFO: Expecting 41600 events.
[15:14:51.968] <TB1>     INFO: 41600 events read in total (3528ms).
[15:14:51.969] <TB1>     INFO: Test took 4665ms.
[15:14:51.972] <TB1>     INFO: scanning low vcal = 130
[15:14:52.397] <TB1>     INFO: Expecting 41600 events.
[15:14:56.658] <TB1>     INFO: 41600 events read in total (3546ms).
[15:14:56.658] <TB1>     INFO: Test took 4686ms.
[15:14:56.661] <TB1>     INFO: scanning low vcal = 140
[15:14:57.083] <TB1>     INFO: Expecting 41600 events.
[15:15:01.346] <TB1>     INFO: 41600 events read in total (3548ms).
[15:15:01.346] <TB1>     INFO: Test took 4685ms.
[15:15:01.349] <TB1>     INFO: scanning low vcal = 150
[15:15:01.770] <TB1>     INFO: Expecting 41600 events.
[15:15:06.036] <TB1>     INFO: 41600 events read in total (3551ms).
[15:15:06.037] <TB1>     INFO: Test took 4688ms.
[15:15:06.041] <TB1>     INFO: scanning low vcal = 160
[15:15:06.460] <TB1>     INFO: Expecting 41600 events.
[15:15:10.707] <TB1>     INFO: 41600 events read in total (3532ms).
[15:15:10.708] <TB1>     INFO: Test took 4667ms.
[15:15:10.711] <TB1>     INFO: scanning low vcal = 170
[15:15:11.133] <TB1>     INFO: Expecting 41600 events.
[15:15:15.402] <TB1>     INFO: 41600 events read in total (3554ms).
[15:15:15.402] <TB1>     INFO: Test took 4691ms.
[15:15:15.406] <TB1>     INFO: scanning low vcal = 180
[15:15:15.828] <TB1>     INFO: Expecting 41600 events.
[15:15:20.100] <TB1>     INFO: 41600 events read in total (3557ms).
[15:15:20.101] <TB1>     INFO: Test took 4695ms.
[15:15:20.104] <TB1>     INFO: scanning low vcal = 190
[15:15:20.527] <TB1>     INFO: Expecting 41600 events.
[15:15:24.798] <TB1>     INFO: 41600 events read in total (3556ms).
[15:15:24.799] <TB1>     INFO: Test took 4695ms.
[15:15:24.801] <TB1>     INFO: scanning low vcal = 200
[15:15:25.222] <TB1>     INFO: Expecting 41600 events.
[15:15:29.498] <TB1>     INFO: 41600 events read in total (3561ms).
[15:15:29.499] <TB1>     INFO: Test took 4697ms.
[15:15:29.502] <TB1>     INFO: scanning low vcal = 210
[15:15:29.924] <TB1>     INFO: Expecting 41600 events.
[15:15:34.196] <TB1>     INFO: 41600 events read in total (3557ms).
[15:15:34.196] <TB1>     INFO: Test took 4694ms.
[15:15:34.199] <TB1>     INFO: scanning low vcal = 220
[15:15:34.621] <TB1>     INFO: Expecting 41600 events.
[15:15:38.891] <TB1>     INFO: 41600 events read in total (3555ms).
[15:15:38.892] <TB1>     INFO: Test took 4693ms.
[15:15:38.895] <TB1>     INFO: scanning low vcal = 230
[15:15:39.316] <TB1>     INFO: Expecting 41600 events.
[15:15:43.590] <TB1>     INFO: 41600 events read in total (3559ms).
[15:15:43.591] <TB1>     INFO: Test took 4696ms.
[15:15:43.594] <TB1>     INFO: scanning low vcal = 240
[15:15:44.017] <TB1>     INFO: Expecting 41600 events.
[15:15:48.280] <TB1>     INFO: 41600 events read in total (3548ms).
[15:15:48.281] <TB1>     INFO: Test took 4687ms.
[15:15:48.284] <TB1>     INFO: scanning low vcal = 250
[15:15:48.706] <TB1>     INFO: Expecting 41600 events.
[15:15:52.978] <TB1>     INFO: 41600 events read in total (3557ms).
[15:15:52.979] <TB1>     INFO: Test took 4695ms.
[15:15:52.983] <TB1>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:15:53.409] <TB1>     INFO: Expecting 41600 events.
[15:15:57.664] <TB1>     INFO: 41600 events read in total (3540ms).
[15:15:57.665] <TB1>     INFO: Test took 4682ms.
[15:15:57.668] <TB1>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:15:58.087] <TB1>     INFO: Expecting 41600 events.
[15:16:02.345] <TB1>     INFO: 41600 events read in total (3543ms).
[15:16:02.346] <TB1>     INFO: Test took 4678ms.
[15:16:02.349] <TB1>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:16:02.768] <TB1>     INFO: Expecting 41600 events.
[15:16:07.042] <TB1>     INFO: 41600 events read in total (3559ms).
[15:16:07.043] <TB1>     INFO: Test took 4694ms.
[15:16:07.046] <TB1>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:16:07.467] <TB1>     INFO: Expecting 41600 events.
[15:16:11.741] <TB1>     INFO: 41600 events read in total (3559ms).
[15:16:11.742] <TB1>     INFO: Test took 4696ms.
[15:16:11.745] <TB1>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:16:12.166] <TB1>     INFO: Expecting 41600 events.
[15:16:16.435] <TB1>     INFO: 41600 events read in total (3555ms).
[15:16:16.435] <TB1>     INFO: Test took 4690ms.
[15:16:16.964] <TB1>     INFO: PixTestGainPedestal::measure() done 
[15:16:16.967] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:16:16.967] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:16:16.967] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:16:16.968] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:16:16.968] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:16:16.968] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:16:16.968] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:16:16.968] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:16:16.968] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:16:16.969] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:16:16.969] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:16:16.969] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:16:16.969] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:16:16.969] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:16:16.969] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:16:16.970] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:16:56.412] <TB1>     INFO: PixTestGainPedestal::fit() done
[15:16:56.412] <TB1>     INFO: non-linearity mean:  0.968 0.959 0.969 0.960 0.959 0.960 0.960 0.965 0.953 0.962 0.962 0.962 0.965 0.960 0.963 0.959
[15:16:56.412] <TB1>     INFO: non-linearity RMS:   0.005 0.005 0.004 0.006 0.007 0.006 0.006 0.005 0.006 0.005 0.005 0.006 0.005 0.006 0.005 0.006
[15:16:56.412] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-24_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:16:56.435] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-24_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:16:56.458] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-24_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:16:56.480] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-24_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:16:56.503] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-24_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:16:56.525] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-24_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:16:56.548] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-24_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:16:56.571] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-24_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:16:56.594] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-24_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:16:56.616] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-24_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:16:56.638] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-24_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:16:56.661] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-24_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:16:56.683] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-24_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:16:56.706] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-24_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:16:56.728] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-24_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:16:56.750] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-24_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:16:56.773] <TB1>     INFO: PixTestGainPedestal::doTest() done, duration: 179 seconds
[15:16:56.773] <TB1>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:16:56.780] <TB1>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:16:56.780] <TB1>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:16:56.783] <TB1>     INFO: ######################################################################
[15:16:56.783] <TB1>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:16:56.783] <TB1>     INFO: ######################################################################
[15:16:56.786] <TB1>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:16:56.799] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:16:56.799] <TB1>     INFO:     run 1 of 1
[15:16:56.799] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:16:57.168] <TB1>     INFO: Expecting 3120000 events.
[15:17:46.614] <TB1>     INFO: 1273840 events read in total (48731ms).
[15:18:34.485] <TB1>     INFO: 2547540 events read in total (96603ms).
[15:18:56.474] <TB1>     INFO: 3120000 events read in total (118591ms).
[15:18:56.519] <TB1>     INFO: Test took 119720ms.
[15:18:56.593] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:18:56.717] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:18:58.107] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:18:59.488] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:19:00.910] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:19:02.272] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:19:03.690] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:19:05.146] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:19:06.529] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:19:08.023] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:19:09.394] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:19:10.789] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:19:12.321] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:19:13.813] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:19:15.205] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:19:16.672] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:19:18.184] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:19:19.583] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 382291968
[15:19:19.614] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:19:19.614] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.4423, RMS = 1.77775
[15:19:19.614] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[15:19:19.614] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:19:19.614] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.2395, RMS = 1.44016
[15:19:19.614] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:19:19.615] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:19:19.615] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.8798, RMS = 1.4951
[15:19:19.615] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:19:19.615] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:19:19.615] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.3297, RMS = 1.44039
[15:19:19.615] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:19:19.616] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:19:19.616] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.9799, RMS = 1.37756
[15:19:19.616] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:19:19.616] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:19:19.616] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.123, RMS = 1.43679
[15:19:19.616] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:19:19.618] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:19:19.618] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.5131, RMS = 1.27785
[15:19:19.619] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[15:19:19.619] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:19:19.619] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.4668, RMS = 1.38157
[15:19:19.619] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:19:19.620] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:19:19.620] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.7464, RMS = 1.07275
[15:19:19.620] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:19:19.620] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:19:19.620] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.214, RMS = 1.22935
[15:19:19.620] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:19:19.621] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:19:19.621] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.6094, RMS = 1.68023
[15:19:19.621] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[15:19:19.621] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:19:19.621] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.3391, RMS = 1.52856
[15:19:19.621] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:19:19.622] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:19:19.622] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.6936, RMS = 0.840296
[15:19:19.622] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:19:19.622] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:19:19.622] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.5449, RMS = 0.892352
[15:19:19.622] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:19:19.623] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:19:19.623] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.8254, RMS = 1.05119
[15:19:19.623] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[15:19:19.623] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:19:19.623] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.9115, RMS = 1.01378
[15:19:19.623] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:19:19.625] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:19:19.625] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.1657, RMS = 1.45428
[15:19:19.625] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[15:19:19.625] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:19:19.625] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.5782, RMS = 1.43297
[15:19:19.625] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[15:19:19.626] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:19:19.626] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 70.2717, RMS = 1.7783
[15:19:19.626] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 80
[15:19:19.626] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:19:19.626] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.2491, RMS = 1.84304
[15:19:19.626] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[15:19:19.628] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:19:19.628] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.5099, RMS = 1.18566
[15:19:19.628] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[15:19:19.628] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:19:19.628] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.9092, RMS = 1.391
[15:19:19.628] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[15:19:19.629] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:19:19.629] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.0383, RMS = 1.69001
[15:19:19.629] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[15:19:19.629] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:19:19.629] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.4416, RMS = 1.86083
[15:19:19.629] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[15:19:19.630] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:19:19.630] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 71.3434, RMS = 1.83065
[15:19:19.630] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 81
[15:19:19.630] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:19:19.630] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.7686, RMS = 2.0256
[15:19:19.630] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[15:19:19.631] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:19:19.631] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.9439, RMS = 1.83495
[15:19:19.631] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[15:19:19.631] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:19:19.631] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.2819, RMS = 1.96249
[15:19:19.631] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[15:19:19.632] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:19:19.632] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.4964, RMS = 1.61266
[15:19:19.632] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[15:19:19.632] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:19:19.632] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.8934, RMS = 1.93919
[15:19:19.632] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 94
[15:19:19.633] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:19:19.633] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.4845, RMS = 1.25927
[15:19:19.633] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:19:19.633] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:19:19.633] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.0202, RMS = 1.46234
[15:19:19.633] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:19:19.636] <TB1>     INFO: PixTestBB3Map::doTest() done, duration: 142 seconds
[15:19:19.637] <TB1>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    0    1    0    0    0    0    0    0    0    0    0
[15:19:19.637] <TB1>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:19:19.738] <TB1>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:19:19.738] <TB1>     INFO: enter test to run
[15:19:19.738] <TB1>     INFO:   test:  no parameter change
[15:19:19.739] <TB1>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 387.5mA
[15:19:19.740] <TB1>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 471.1mA
[15:19:19.740] <TB1>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.0 C
[15:19:19.741] <TB1>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:19:20.273] <TB1>    QUIET: Connection to board 26 closed.
[15:19:20.274] <TB1>     INFO: pXar: this is the end, my friend
[15:19:20.275] <TB1>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
