{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1364682665429 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1364682665429 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 30 19:31:05 2013 " "Processing started: Sat Mar 30 19:31:05 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1364682665429 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1364682665429 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mips_uni -c mips_uni " "Command: quartus_map --read_settings_files=on --write_settings_files=off mips_uni -c mips_uni" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1364682665429 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1364682665851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-rtl " "Found design unit 1: control-rtl" {  } { { "control.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/control.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1364682666350 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1364682666350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1364682666350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-rtl " "Found design unit 1: adder-rtl" {  } { { "adder.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/adder.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1364682666350 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/adder.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1364682666350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1364682666350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "breg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file breg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 breg-rtl " "Found design unit 1: breg-rtl" {  } { { "breg.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/breg.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1364682666350 ""} { "Info" "ISGN_ENTITY_NAME" "1 breg " "Found entity 1: breg" {  } { { "breg.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/breg.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1364682666350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1364682666350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_uni_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file mips_uni_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips_uni_pkg " "Found design unit 1: mips_uni_pkg" {  } { { "mips_uni_pkg.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni_pkg.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1364682666366 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mips_uni_pkg-body " "Found design unit 2: mips_uni_pkg-body" {  } { { "mips_uni_pkg.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni_pkg.vhd" 181 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1364682666366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1364682666366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_uni.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_uni.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips_uni-rtl " "Found design unit 1: mips_uni-rtl" {  } { { "mips_uni.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1364682666366 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips_uni " "Found entity 1: mips_uni" {  } { { "mips_uni.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1364682666366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1364682666366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulamips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulamips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ulamips-behavioral " "Found design unit 1: ulamips-behavioral" {  } { { "ulamips.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/ulamips.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1364682666366 ""} { "Info" "ISGN_ENTITY_NAME" "1 ulamips " "Found entity 1: ulamips" {  } { { "ulamips.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/ulamips.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1364682666366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1364682666366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inst_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inst_mem-rtl " "Found design unit 1: inst_mem-rtl" {  } { { "inst_mem.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/inst_mem.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1364682666381 ""} { "Info" "ISGN_ENTITY_NAME" "1 inst_mem " "Found entity 1: inst_mem" {  } { { "inst_mem.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/inst_mem.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1364682666381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1364682666381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-rtl " "Found design unit 1: reg-rtl" {  } { { "reg.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/reg.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1364682666381 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/reg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1364682666381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1364682666381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_ctr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_ctr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_ctr-behav " "Found design unit 1: alu_ctr-behav" {  } { { "alu_ctr.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/alu_ctr.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1364682666381 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_ctr " "Found entity 1: alu_ctr" {  } { { "alu_ctr.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/alu_ctr.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1364682666381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1364682666381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sig_ext.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sig_ext.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sig_ext-rtl " "Found design unit 1: sig_ext-rtl" {  } { { "sig_ext.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/sig_ext.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1364682666381 ""} { "Info" "ISGN_ENTITY_NAME" "1 sig_ext " "Found entity 1: sig_ext" {  } { { "sig_ext.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/sig_ext.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1364682666381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1364682666381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2-rtl " "Found design unit 1: mux_2-rtl" {  } { { "mux_2.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mux_2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1364682666397 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2 " "Found entity 1: mux_2" {  } { { "mux_2.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mux_2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1364682666397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1364682666397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_mem-SYN " "Found design unit 1: data_mem-SYN" {  } { { "data_mem.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/data_mem.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1364682666397 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "data_mem.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/data_mem.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1364682666397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1364682666397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips_tb-tb " "Found design unit 1: mips_tb-tb" {  } { { "mips_tb.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_tb.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1364682666397 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips_tb " "Found entity 1: mips_tb" {  } { { "mips_tb.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_tb.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1364682666397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1364682666397 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips_uni " "Elaborating entity \"mips_uni\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1364682666522 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "addsht2 mips_uni.vhd(37) " "VHDL Signal Declaration warning at mips_uni.vhd(37): used explicit default value for signal \"addsht2\" because signal was never assigned a value" {  } { { "mips_uni.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 37 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1364682666522 "|mips_uni"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_read mips_uni.vhd(50) " "Verilog HDL or VHDL warning at mips_uni.vhd(50): object \"mem_read\" assigned a value but never read" {  } { { "mips_uni.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1364682666522 "|mips_uni"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg reg:pc " "Elaborating entity \"reg\" for hierarchy \"reg:pc\"" {  } { { "mips_uni.vhd" "pc" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1364682666569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_mem inst_mem:imem " "Elaborating entity \"inst_mem\" for hierarchy \"inst_mem:imem\"" {  } { { "mips_uni.vhd" "imem" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1364682666569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ROM inst_mem:imem\|LPM_ROM:rom " "Elaborating entity \"LPM_ROM\" for hierarchy \"inst_mem:imem\|LPM_ROM:rom\"" {  } { { "inst_mem.vhd" "rom" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/inst_mem.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1364682666616 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "inst_mem:imem\|LPM_ROM:rom " "Elaborated megafunction instantiation \"inst_mem:imem\|LPM_ROM:rom\"" {  } { { "inst_mem.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/inst_mem.vhd" 51 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1364682666616 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "inst_mem:imem\|LPM_ROM:rom " "Instantiated megafunction \"inst_mem:imem\|LPM_ROM:rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364682666616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364682666616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 0 " "Parameter \"LPM_NUMWORDS\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364682666616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364682666616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364682666616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE mips_rom.mif " "Parameter \"LPM_FILE\" = \"mips_rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364682666616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE L_ROM " "Parameter \"LPM_TYPE\" = \"L_ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364682666616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364682666616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364682666616 ""}  } { { "inst_mem.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/inst_mem.vhd" 51 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1364682666616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom inst_mem:imem\|LPM_ROM:rom\|altrom:srom " "Elaborating entity \"altrom\" for hierarchy \"inst_mem:imem\|LPM_ROM:rom\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1364682666831 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "inst_mem:imem\|LPM_ROM:rom\|altrom:srom inst_mem:imem\|LPM_ROM:rom " "Elaborated megafunction instantiation \"inst_mem:imem\|LPM_ROM:rom\|altrom:srom\", which is child of megafunction instantiation \"inst_mem:imem\|LPM_ROM:rom\"" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "inst_mem.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/inst_mem.vhd" 51 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1364682666847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram inst_mem:imem\|LPM_ROM:rom\|altrom:srom\|altsyncram:rom_block " "Elaborating entity \"altsyncram\" for hierarchy \"inst_mem:imem\|LPM_ROM:rom\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1364682666909 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "inst_mem:imem\|LPM_ROM:rom\|altrom:srom\|altsyncram:rom_block inst_mem:imem\|LPM_ROM:rom " "Elaborated megafunction instantiation \"inst_mem:imem\|LPM_ROM:rom\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"inst_mem:imem\|LPM_ROM:rom\"" {  } { { "altrom.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } } { "inst_mem.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/inst_mem.vhd" 51 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1364682666925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q801.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q801.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q801 " "Found entity 1: altsyncram_q801" {  } { { "db/altsyncram_q801.tdf" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/db/altsyncram_q801.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1364682667066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1364682667066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q801 inst_mem:imem\|LPM_ROM:rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_q801:auto_generated " "Elaborating entity \"altsyncram_q801\" for hierarchy \"inst_mem:imem\|LPM_ROM:rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_q801:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1364682667066 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clk_div.vhd 2 1 " "Using design file clk_div.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-rtl " "Found design unit 1: clk_div-rtl" {  } { { "clk_div.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/clk_div.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1364682667081 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/clk_div.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1364682667081 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1364682667081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div inst_mem:imem\|clk_div:clock " "Elaborating entity \"clk_div\" for hierarchy \"inst_mem:imem\|clk_div:clock\"" {  } { { "inst_mem.vhd" "clock" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/inst_mem.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1364682667081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:add4 " "Elaborating entity \"adder\" for hierarchy \"adder:add4\"" {  } { { "mips_uni.vhd" "add4" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1364682667081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:ctr_mips " "Elaborating entity \"control\" for hierarchy \"control:ctr_mips\"" {  } { { "mips_uni.vhd" "ctr_mips" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1364682667097 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "breg_wr control.vhd(10) " "VHDL Signal Declaration warning at control.vhd(10): used implicit default value for signal \"breg_wr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "control.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/control.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1364682667097 "|mips_uni|control:ctr_mips"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2 mux_2:mux_ireg " "Elaborating entity \"mux_2\" for hierarchy \"mux_2:mux_ireg\"" {  } { { "mips_uni.vhd" "mux_ireg" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1364682667098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "breg breg:bcoreg " "Elaborating entity \"breg\" for hierarchy \"breg:bcoreg\"" {  } { { "mips_uni.vhd" "bcoreg" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1364682667098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sig_ext sig_ext:sgnx " "Elaborating entity \"sig_ext\" for hierarchy \"sig_ext:sgnx\"" {  } { { "mips_uni.vhd" "sgnx" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1364682667135 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "uns sig_ext.vhd(18) " "VHDL Signal Declaration warning at sig_ext.vhd(18): used explicit default value for signal \"uns\" because signal was never assigned a value" {  } { { "sig_ext.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/sig_ext.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1364682667135 "|mips_uni|sig_ext:sgnx"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "zeros sig_ext.vhd(19) " "VHDL Signal Declaration warning at sig_ext.vhd(19): used explicit default value for signal \"zeros\" because signal was never assigned a value" {  } { { "sig_ext.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/sig_ext.vhd" 19 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1364682667135 "|mips_uni|sig_ext:sgnx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2 mux_2:mux_ula " "Elaborating entity \"mux_2\" for hierarchy \"mux_2:mux_ula\"" {  } { { "mips_uni.vhd" "mux_ula" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1364682667135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ulamips ulamips:alu " "Elaborating entity \"ulamips\" for hierarchy \"ulamips:alu\"" {  } { { "mips_uni.vhd" "alu" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1364682667136 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aluctl ulamips.vhd(36) " "VHDL Process Statement warning at ulamips.vhd(36): signal \"aluctl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ulamips.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/ulamips.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1364682667136 "|mips_uni|ulamips:alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp ulamips.vhd(40) " "VHDL Process Statement warning at ulamips.vhd(40): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ulamips.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/ulamips.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1364682667136 "|mips_uni|ulamips:alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp ulamips.vhd(41) " "VHDL Process Statement warning at ulamips.vhd(41): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ulamips.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/ulamips.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1364682667136 "|mips_uni|ulamips:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem data_mem:mem_d " "Elaborating entity \"data_mem\" for hierarchy \"data_mem:mem_d\"" {  } { { "mips_uni.vhd" "mem_d" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1364682667168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_mem:mem_d\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_mem:mem_d\|altsyncram:altsyncram_component\"" {  } { { "data_mem.vhd" "altsyncram_component" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/data_mem.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1364682667184 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_mem:mem_d\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_mem:mem_d\|altsyncram:altsyncram_component\"" {  } { { "data_mem.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/data_mem.vhd" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1364682667199 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_mem:mem_d\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_mem:mem_d\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364682667199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364682667199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file data_mem.mif " "Parameter \"init_file\" = \"data_mem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364682667199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364682667199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364682667199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364682667199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364682667199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364682667199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364682667199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364682667199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364682667199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364682667199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364682667199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364682667199 ""}  } { { "data_mem.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/data_mem.vhd" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1364682667199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j4d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j4d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j4d1 " "Found entity 1: altsyncram_j4d1" {  } { { "db/altsyncram_j4d1.tdf" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/db/altsyncram_j4d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1364682667277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1364682667277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j4d1 data_mem:mem_d\|altsyncram:altsyncram_component\|altsyncram_j4d1:auto_generated " "Elaborating entity \"altsyncram_j4d1\" for hierarchy \"data_mem:mem_d\|altsyncram:altsyncram_component\|altsyncram_j4d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1364682667277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_ctr alu_ctr:actr " "Elaborating entity \"alu_ctr\" for hierarchy \"alu_ctr:actr\"" {  } { { "mips_uni.vhd" "actr" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1364682667277 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst_mem:imem\|lpm_rom:rom\|otri\[31\] " "Converted tri-state buffer \"inst_mem:imem\|lpm_rom:rom\|otri\[31\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1364682667574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst_mem:imem\|lpm_rom:rom\|otri\[30\] " "Converted tri-state buffer \"inst_mem:imem\|lpm_rom:rom\|otri\[30\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1364682667574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst_mem:imem\|lpm_rom:rom\|otri\[29\] " "Converted tri-state buffer \"inst_mem:imem\|lpm_rom:rom\|otri\[29\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1364682667574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst_mem:imem\|lpm_rom:rom\|otri\[28\] " "Converted tri-state buffer \"inst_mem:imem\|lpm_rom:rom\|otri\[28\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1364682667574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst_mem:imem\|lpm_rom:rom\|otri\[27\] " "Converted tri-state buffer \"inst_mem:imem\|lpm_rom:rom\|otri\[27\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1364682667574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst_mem:imem\|lpm_rom:rom\|otri\[26\] " "Converted tri-state buffer \"inst_mem:imem\|lpm_rom:rom\|otri\[26\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1364682667574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst_mem:imem\|lpm_rom:rom\|otri\[25\] " "Converted tri-state buffer \"inst_mem:imem\|lpm_rom:rom\|otri\[25\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1364682667574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst_mem:imem\|lpm_rom:rom\|otri\[24\] " "Converted tri-state buffer \"inst_mem:imem\|lpm_rom:rom\|otri\[24\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1364682667574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst_mem:imem\|lpm_rom:rom\|otri\[23\] " "Converted tri-state buffer \"inst_mem:imem\|lpm_rom:rom\|otri\[23\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1364682667574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst_mem:imem\|lpm_rom:rom\|otri\[22\] " "Converted tri-state buffer \"inst_mem:imem\|lpm_rom:rom\|otri\[22\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1364682667574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst_mem:imem\|lpm_rom:rom\|otri\[21\] " "Converted tri-state buffer \"inst_mem:imem\|lpm_rom:rom\|otri\[21\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1364682667574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst_mem:imem\|lpm_rom:rom\|otri\[20\] " "Converted tri-state buffer \"inst_mem:imem\|lpm_rom:rom\|otri\[20\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1364682667574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst_mem:imem\|lpm_rom:rom\|otri\[19\] " "Converted tri-state buffer \"inst_mem:imem\|lpm_rom:rom\|otri\[19\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1364682667574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst_mem:imem\|lpm_rom:rom\|otri\[18\] " "Converted tri-state buffer \"inst_mem:imem\|lpm_rom:rom\|otri\[18\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1364682667574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst_mem:imem\|lpm_rom:rom\|otri\[17\] " "Converted tri-state buffer \"inst_mem:imem\|lpm_rom:rom\|otri\[17\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1364682667574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst_mem:imem\|lpm_rom:rom\|otri\[16\] " "Converted tri-state buffer \"inst_mem:imem\|lpm_rom:rom\|otri\[16\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1364682667574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst_mem:imem\|lpm_rom:rom\|otri\[15\] " "Converted tri-state buffer \"inst_mem:imem\|lpm_rom:rom\|otri\[15\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1364682667574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst_mem:imem\|lpm_rom:rom\|otri\[14\] " "Converted tri-state buffer \"inst_mem:imem\|lpm_rom:rom\|otri\[14\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1364682667574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst_mem:imem\|lpm_rom:rom\|otri\[13\] " "Converted tri-state buffer \"inst_mem:imem\|lpm_rom:rom\|otri\[13\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1364682667574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst_mem:imem\|lpm_rom:rom\|otri\[12\] " "Converted tri-state buffer \"inst_mem:imem\|lpm_rom:rom\|otri\[12\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1364682667574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst_mem:imem\|lpm_rom:rom\|otri\[11\] " "Converted tri-state buffer \"inst_mem:imem\|lpm_rom:rom\|otri\[11\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1364682667574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst_mem:imem\|lpm_rom:rom\|otri\[10\] " "Converted tri-state buffer \"inst_mem:imem\|lpm_rom:rom\|otri\[10\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1364682667574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst_mem:imem\|lpm_rom:rom\|otri\[9\] " "Converted tri-state buffer \"inst_mem:imem\|lpm_rom:rom\|otri\[9\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1364682667574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst_mem:imem\|lpm_rom:rom\|otri\[8\] " "Converted tri-state buffer \"inst_mem:imem\|lpm_rom:rom\|otri\[8\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1364682667574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst_mem:imem\|lpm_rom:rom\|otri\[7\] " "Converted tri-state buffer \"inst_mem:imem\|lpm_rom:rom\|otri\[7\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1364682667574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst_mem:imem\|lpm_rom:rom\|otri\[6\] " "Converted tri-state buffer \"inst_mem:imem\|lpm_rom:rom\|otri\[6\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1364682667574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst_mem:imem\|lpm_rom:rom\|otri\[5\] " "Converted tri-state buffer \"inst_mem:imem\|lpm_rom:rom\|otri\[5\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1364682667574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst_mem:imem\|lpm_rom:rom\|otri\[4\] " "Converted tri-state buffer \"inst_mem:imem\|lpm_rom:rom\|otri\[4\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1364682667574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst_mem:imem\|lpm_rom:rom\|otri\[3\] " "Converted tri-state buffer \"inst_mem:imem\|lpm_rom:rom\|otri\[3\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1364682667574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst_mem:imem\|lpm_rom:rom\|otri\[2\] " "Converted tri-state buffer \"inst_mem:imem\|lpm_rom:rom\|otri\[2\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1364682667574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst_mem:imem\|lpm_rom:rom\|otri\[1\] " "Converted tri-state buffer \"inst_mem:imem\|lpm_rom:rom\|otri\[1\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1364682667574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst_mem:imem\|lpm_rom:rom\|otri\[0\] " "Converted tri-state buffer \"inst_mem:imem\|lpm_rom:rom\|otri\[0\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1364682667574 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1 1364682667574 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "breg:bcoreg\|breg32 " "RAM logic \"breg:bcoreg\|breg32\" is uninferred due to asynchronous read logic" {  } { { "breg.vhd" "breg32" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/breg.vhd" 30 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1364682667821 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1 1364682667821 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:mem_d\|altsyncram:altsyncram_component\|altsyncram_j4d1:auto_generated\|q_a\[0\] " "Synthesized away node \"data_mem:mem_d\|altsyncram:altsyncram_component\|altsyncram_j4d1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_j4d1.tdf" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/db/altsyncram_j4d1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/data_mem.vhd" 87 0 0 } } { "mips_uni.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1364682668277 "|mips_uni|data_mem:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:mem_d\|altsyncram:altsyncram_component\|altsyncram_j4d1:auto_generated\|q_a\[1\] " "Synthesized away node \"data_mem:mem_d\|altsyncram:altsyncram_component\|altsyncram_j4d1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_j4d1.tdf" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/db/altsyncram_j4d1.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/data_mem.vhd" 87 0 0 } } { "mips_uni.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1364682668277 "|mips_uni|data_mem:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:mem_d\|altsyncram:altsyncram_component\|altsyncram_j4d1:auto_generated\|q_a\[2\] " "Synthesized away node \"data_mem:mem_d\|altsyncram:altsyncram_component\|altsyncram_j4d1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_j4d1.tdf" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/db/altsyncram_j4d1.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/data_mem.vhd" 87 0 0 } } { "mips_uni.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1364682668277 "|mips_uni|data_mem:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:mem_d\|altsyncram:altsyncram_component\|altsyncram_j4d1:auto_generated\|q_a\[3\] " "Synthesized away node \"data_mem:mem_d\|altsyncram:altsyncram_component\|altsyncram_j4d1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_j4d1.tdf" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/db/altsyncram_j4d1.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/data_mem.vhd" 87 0 0 } } { "mips_uni.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1364682668277 "|mips_uni|data_mem:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:mem_d\|altsyncram:altsyncram_component\|altsyncram_j4d1:auto_generated\|q_a\[4\] " "Synthesized away node \"data_mem:mem_d\|altsyncram:altsyncram_component\|altsyncram_j4d1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_j4d1.tdf" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/db/altsyncram_j4d1.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/data_mem.vhd" 87 0 0 } } { "mips_uni.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1364682668277 "|mips_uni|data_mem:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:mem_d\|altsyncram:altsyncram_component\|altsyncram_j4d1:auto_generated\|q_a\[5\] " "Synthesized away node \"data_mem:mem_d\|altsyncram:altsyncram_component\|altsyncram_j4d1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_j4d1.tdf" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/db/altsyncram_j4d1.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/data_mem.vhd" 87 0 0 } } { "mips_uni.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1364682668277 "|mips_uni|data_mem:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:mem_d\|altsyncram:altsyncram_component\|altsyncram_j4d1:auto_generated\|q_a\[6\] " "Synthesized away node \"data_mem:mem_d\|altsyncram:altsyncram_component\|altsyncram_j4d1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_j4d1.tdf" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/db/altsyncram_j4d1.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/data_mem.vhd" 87 0 0 } } { "mips_uni.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1364682668277 "|mips_uni|data_mem:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:mem_d\|altsyncram:altsyncram_component\|altsyncram_j4d1:auto_generated\|q_a\[7\] " "Synthesized away node \"data_mem:mem_d\|altsyncram:altsyncram_component\|altsyncram_j4d1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_j4d1.tdf" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/db/altsyncram_j4d1.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/data_mem.vhd" 87 0 0 } } { "mips_uni.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1364682668277 "|mips_uni|data_mem:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:mem_d\|altsyncram:altsyncram_component\|altsyncram_j4d1:auto_generated\|q_a\[8\] " "Synthesized away node \"data_mem:mem_d\|altsyncram:altsyncram_component\|altsyncram_j4d1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_j4d1.tdf" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/db/altsyncram_j4d1.tdf" 204 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/data_mem.vhd" 87 0 0 } } { "mips_uni.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1364682668277 "|mips_uni|data_mem:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:mem_d\|altsyncram:altsyncram_component\|altsyncram_j4d1:auto_generated\|q_a\[9\] " "Synthesized away node \"data_mem:mem_d\|altsyncram:altsyncram_component\|altsyncram_j4d1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_j4d1.tdf" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/db/altsyncram_j4d1.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/data_mem.vhd" 87 0 0 } } { "mips_uni.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1364682668277 "|mips_uni|data_mem:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:mem_d\|altsyncram:altsyncram_component\|altsyncram_j4d1:auto_generated\|q_a\[10\] " "Synthesized away node \"data_mem:mem_d\|altsyncram:altsyncram_component\|altsyncram_j4d1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_j4d1.tdf" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/db/altsyncram_j4d1.tdf" 246 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/data_mem.vhd" 87 0 0 } } { "mips_uni.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1364682668277 "|mips_uni|data_mem:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:mem_d\|altsyncram:altsyncram_component\|altsyncram_j4d1:auto_generated\|q_a\[11\] " "Synthesized away node \"data_mem:mem_d\|altsyncram:altsyncram_component\|altsyncram_j4d1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_j4d1.tdf" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/db/altsyncram_j4d1.tdf" 267 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/data_mem.vhd" 87 0 0 } } { "mips_uni.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1364682668277 "|mips_uni|data_mem:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:mem_d\|altsyncram:altsyncram_component\|altsyncram_j4d1:auto_generated\|q_a\[12\] " "Synthesized away node \"data_mem:mem_d\|altsyncram:altsyncram_component\|altsyncram_j4d1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_j4d1.tdf" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/db/altsyncram_j4d1.tdf" 288 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/data_mem.vhd" 87 0 0 } } { "mips_uni.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1364682668277 "|mips_uni|data_mem:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:mem_d\|altsyncram:altsyncram_component\|altsyncram_j4d1:auto_generated\|q_a\[13\] " "Synthesized away node \"data_mem:mem_d\|altsyncram:altsyncram_component\|altsyncram_j4d1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_j4d1.tdf" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/db/altsyncram_j4d1.tdf" 309 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/data_mem.vhd" 87 0 0 } } { "mips_uni.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1364682668277 "|mips_uni|data_mem:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:mem_d\|altsyncram:altsyncram_component\|altsyncram_j4d1:auto_generated\|q_a\[14\] " "Synthesized away node \"data_mem:mem_d\|altsyncram:altsyncram_component\|altsyncram_j4d1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_j4d1.tdf" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/db/altsyncram_j4d1.tdf" 330 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/data_mem.vhd" 87 0 0 } } { "mips_uni.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1364682668277 "|mips_uni|data_mem:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:mem_d\|altsyncram:altsyncram_component\|altsyncram_j4d1:auto_generated\|q_a\[15\] " "Synthesized away node \"data_mem:mem_d\|altsyncram:altsyncram_component\|altsyncram_j4d1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_j4d1.tdf" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/db/altsyncram_j4d1.tdf" 351 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/data_mem.vhd" 87 0 0 } } { "mips_uni.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1364682668277 "|mips_uni|data_mem:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:mem_d\|altsyncram:altsyncram_component\|altsyncram_j4d1:auto_generated\|q_a\[16\] " "Synthesized away node \"data_mem:mem_d\|altsyncram:altsyncram_component\|altsyncram_j4d1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_j4d1.tdf" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/db/altsyncram_j4d1.tdf" 372 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/data_mem.vhd" 87 0 0 } } { "mips_uni.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1364682668277 "|mips_uni|data_mem:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:mem_d\|altsyncram:altsyncram_component\|altsyncram_j4d1:auto_generated\|q_a\[17\] " "Synthesized away node \"data_mem:mem_d\|altsyncram:altsyncram_component\|altsyncram_j4d1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_j4d1.tdf" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/db/altsyncram_j4d1.tdf" 393 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/data_mem.vhd" 87 0 0 } } { "mips_uni.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1364682668277 "|mips_uni|data_mem:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:mem_d\|altsyncram:altsyncram_component\|altsyncram_j4d1:auto_generated\|q_a\[18\] " "Synthesized away node \"data_mem:mem_d\|altsyncram:altsyncram_component\|altsyncram_j4d1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_j4d1.tdf" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/db/altsyncram_j4d1.tdf" 414 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/data_mem.vhd" 87 0 0 } } { "mips_uni.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1364682668277 "|mips_uni|data_mem:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:mem_d\|altsyncram:altsyncram_component\|altsyncram_j4d1:auto_generated\|q_a\[19\] " "Synthesized away node \"data_mem:mem_d\|altsyncram:altsyncram_component\|altsyncram_j4d1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_j4d1.tdf" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/db/altsyncram_j4d1.tdf" 435 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/data_mem.vhd" 87 0 0 } } { "mips_uni.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1364682668277 "|mips_uni|data_mem:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:mem_d\|altsyncram:altsyncram_component\|altsyncram_j4d1:auto_generated\|q_a\[20\] " "Synthesized away node \"data_mem:mem_d\|altsyncram:altsyncram_component\|altsyncram_j4d1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_j4d1.tdf" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/db/altsyncram_j4d1.tdf" 456 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/data_mem.vhd" 87 0 0 } } { "mips_uni.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1364682668277 "|mips_uni|data_mem:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:mem_d\|altsyncram:altsyncram_component\|altsyncram_j4d1:auto_generated\|q_a\[21\] " "Synthesized away node \"data_mem:mem_d\|altsyncram:altsyncram_component\|altsyncram_j4d1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_j4d1.tdf" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/db/altsyncram_j4d1.tdf" 477 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/data_mem.vhd" 87 0 0 } } { "mips_uni.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1364682668277 "|mips_uni|data_mem:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:mem_d\|altsyncram:altsyncram_component\|altsyncram_j4d1:auto_generated\|q_a\[22\] " "Synthesized away node \"data_mem:mem_d\|altsyncram:altsyncram_component\|altsyncram_j4d1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_j4d1.tdf" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/db/altsyncram_j4d1.tdf" 498 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/data_mem.vhd" 87 0 0 } } { "mips_uni.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1364682668277 "|mips_uni|data_mem:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:mem_d\|altsyncram:altsyncram_component\|altsyncram_j4d1:auto_generated\|q_a\[23\] " "Synthesized away node \"data_mem:mem_d\|altsyncram:altsyncram_component\|altsyncram_j4d1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_j4d1.tdf" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/db/altsyncram_j4d1.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/data_mem.vhd" 87 0 0 } } { "mips_uni.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1364682668277 "|mips_uni|data_mem:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:mem_d\|altsyncram:altsyncram_component\|altsyncram_j4d1:auto_generated\|q_a\[24\] " "Synthesized away node \"data_mem:mem_d\|altsyncram:altsyncram_component\|altsyncram_j4d1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_j4d1.tdf" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/db/altsyncram_j4d1.tdf" 540 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/data_mem.vhd" 87 0 0 } } { "mips_uni.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1364682668277 "|mips_uni|data_mem:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:mem_d\|altsyncram:altsyncram_component\|altsyncram_j4d1:auto_generated\|q_a\[25\] " "Synthesized away node \"data_mem:mem_d\|altsyncram:altsyncram_component\|altsyncram_j4d1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_j4d1.tdf" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/db/altsyncram_j4d1.tdf" 561 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/data_mem.vhd" 87 0 0 } } { "mips_uni.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1364682668277 "|mips_uni|data_mem:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:mem_d\|altsyncram:altsyncram_component\|altsyncram_j4d1:auto_generated\|q_a\[26\] " "Synthesized away node \"data_mem:mem_d\|altsyncram:altsyncram_component\|altsyncram_j4d1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_j4d1.tdf" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/db/altsyncram_j4d1.tdf" 582 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/data_mem.vhd" 87 0 0 } } { "mips_uni.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1364682668277 "|mips_uni|data_mem:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:mem_d\|altsyncram:altsyncram_component\|altsyncram_j4d1:auto_generated\|q_a\[27\] " "Synthesized away node \"data_mem:mem_d\|altsyncram:altsyncram_component\|altsyncram_j4d1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_j4d1.tdf" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/db/altsyncram_j4d1.tdf" 603 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/data_mem.vhd" 87 0 0 } } { "mips_uni.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1364682668277 "|mips_uni|data_mem:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:mem_d\|altsyncram:altsyncram_component\|altsyncram_j4d1:auto_generated\|q_a\[28\] " "Synthesized away node \"data_mem:mem_d\|altsyncram:altsyncram_component\|altsyncram_j4d1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_j4d1.tdf" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/db/altsyncram_j4d1.tdf" 624 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/data_mem.vhd" 87 0 0 } } { "mips_uni.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1364682668277 "|mips_uni|data_mem:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:mem_d\|altsyncram:altsyncram_component\|altsyncram_j4d1:auto_generated\|q_a\[29\] " "Synthesized away node \"data_mem:mem_d\|altsyncram:altsyncram_component\|altsyncram_j4d1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_j4d1.tdf" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/db/altsyncram_j4d1.tdf" 645 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/data_mem.vhd" 87 0 0 } } { "mips_uni.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1364682668277 "|mips_uni|data_mem:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:mem_d\|altsyncram:altsyncram_component\|altsyncram_j4d1:auto_generated\|q_a\[30\] " "Synthesized away node \"data_mem:mem_d\|altsyncram:altsyncram_component\|altsyncram_j4d1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_j4d1.tdf" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/db/altsyncram_j4d1.tdf" 666 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/data_mem.vhd" 87 0 0 } } { "mips_uni.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1364682668277 "|mips_uni|data_mem:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:mem_d\|altsyncram:altsyncram_component\|altsyncram_j4d1:auto_generated\|q_a\[31\] " "Synthesized away node \"data_mem:mem_d\|altsyncram:altsyncram_component\|altsyncram_j4d1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_j4d1.tdf" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/db/altsyncram_j4d1.tdf" 687 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/data_mem.vhd" 87 0 0 } } { "mips_uni.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1364682668277 "|mips_uni|data_mem:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1 1364682668277 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "" 0 -1 1364682668277 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "data\[0\] GND " "Pin \"data\[0\]\" is stuck at GND" {  } { { "mips_uni.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1364682669182 "|mips_uni|data[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data\[1\] GND " "Pin \"data\[1\]\" is stuck at GND" {  } { { "mips_uni.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1364682669182 "|mips_uni|data[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1364682669182 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "15 " "15 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1364682669666 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1364682669931 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1364682669931 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "282 " "Implemented 282 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1364682670056 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1364682670056 ""} { "Info" "ICUT_CUT_TM_LCELLS" "215 " "Implemented 215 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1364682670056 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1364682670056 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1364682670056 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 80 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 80 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "509 " "Peak virtual memory: 509 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1364682670103 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 30 19:31:10 2013 " "Processing ended: Sat Mar 30 19:31:10 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1364682670103 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1364682670103 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1364682670103 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1364682670103 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1364682672709 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1364682672709 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 30 19:31:12 2013 " "Processing started: Sat Mar 30 19:31:12 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1364682672709 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1364682672709 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off mips_uni -c mips_uni " "Command: quartus_fit --read_settings_files=off --write_settings_files=off mips_uni -c mips_uni" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1364682672709 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1364682672819 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "mips_uni EP2C70F896C6 " "Selected device EP2C70F896C6 for design \"mips_uni\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1364682672850 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1364682672881 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1364682672881 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1364682673359 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1364682673375 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1364682674311 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Pin ~ASDO~ is reserved at location G7" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo/Documents/Altera/mips_uni/" { { 0 { 0 ""} 0 852 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1364682674311 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Pin ~nCSO~ is reserved at location K9" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo/Documents/Altera/mips_uni/" { { 0 { 0 ""} 0 853 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1364682674311 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AD25 " "Pin ~LVDS195p/nCEO~ is reserved at location AD25" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo/Documents/Altera/mips_uni/" { { 0 { 0 ""} 0 854 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1364682674311 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1364682674311 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1364682674327 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "35 35 " "No exact pin location assignment(s) for 35 pins of 35 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[0\] " "Pin data\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { data[0] } } } { "mips_uni.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo/Documents/Altera/mips_uni/" { { 0 { 0 ""} 0 26 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364682674514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[1\] " "Pin data\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { data[1] } } } { "mips_uni.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo/Documents/Altera/mips_uni/" { { 0 { 0 ""} 0 27 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364682674514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[2\] " "Pin data\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { data[2] } } } { "mips_uni.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo/Documents/Altera/mips_uni/" { { 0 { 0 ""} 0 28 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364682674514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[3\] " "Pin data\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { data[3] } } } { "mips_uni.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo/Documents/Altera/mips_uni/" { { 0 { 0 ""} 0 29 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364682674514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[4\] " "Pin data\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { data[4] } } } { "mips_uni.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo/Documents/Altera/mips_uni/" { { 0 { 0 ""} 0 30 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364682674514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[5\] " "Pin data\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { data[5] } } } { "mips_uni.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo/Documents/Altera/mips_uni/" { { 0 { 0 ""} 0 31 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364682674514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[6\] " "Pin data\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { data[6] } } } { "mips_uni.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo/Documents/Altera/mips_uni/" { { 0 { 0 ""} 0 32 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364682674514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[7\] " "Pin data\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { data[7] } } } { "mips_uni.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo/Documents/Altera/mips_uni/" { { 0 { 0 ""} 0 33 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364682674514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[8\] " "Pin data\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { data[8] } } } { "mips_uni.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo/Documents/Altera/mips_uni/" { { 0 { 0 ""} 0 34 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364682674514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[9\] " "Pin data\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { data[9] } } } { "mips_uni.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo/Documents/Altera/mips_uni/" { { 0 { 0 ""} 0 35 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364682674514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[10\] " "Pin data\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { data[10] } } } { "mips_uni.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo/Documents/Altera/mips_uni/" { { 0 { 0 ""} 0 36 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364682674514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[11\] " "Pin data\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { data[11] } } } { "mips_uni.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo/Documents/Altera/mips_uni/" { { 0 { 0 ""} 0 37 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364682674514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[12\] " "Pin data\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { data[12] } } } { "mips_uni.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo/Documents/Altera/mips_uni/" { { 0 { 0 ""} 0 38 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364682674514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[13\] " "Pin data\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { data[13] } } } { "mips_uni.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo/Documents/Altera/mips_uni/" { { 0 { 0 ""} 0 39 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364682674514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[14\] " "Pin data\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { data[14] } } } { "mips_uni.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo/Documents/Altera/mips_uni/" { { 0 { 0 ""} 0 40 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364682674514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[15\] " "Pin data\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { data[15] } } } { "mips_uni.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo/Documents/Altera/mips_uni/" { { 0 { 0 ""} 0 41 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364682674514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[16\] " "Pin data\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { data[16] } } } { "mips_uni.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo/Documents/Altera/mips_uni/" { { 0 { 0 ""} 0 42 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364682674514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[17\] " "Pin data\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { data[17] } } } { "mips_uni.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo/Documents/Altera/mips_uni/" { { 0 { 0 ""} 0 43 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364682674514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[18\] " "Pin data\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { data[18] } } } { "mips_uni.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo/Documents/Altera/mips_uni/" { { 0 { 0 ""} 0 44 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364682674514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[19\] " "Pin data\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { data[19] } } } { "mips_uni.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo/Documents/Altera/mips_uni/" { { 0 { 0 ""} 0 45 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364682674514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[20\] " "Pin data\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { data[20] } } } { "mips_uni.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo/Documents/Altera/mips_uni/" { { 0 { 0 ""} 0 46 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364682674514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[21\] " "Pin data\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { data[21] } } } { "mips_uni.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo/Documents/Altera/mips_uni/" { { 0 { 0 ""} 0 47 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364682674514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[22\] " "Pin data\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { data[22] } } } { "mips_uni.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo/Documents/Altera/mips_uni/" { { 0 { 0 ""} 0 48 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364682674514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[23\] " "Pin data\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { data[23] } } } { "mips_uni.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo/Documents/Altera/mips_uni/" { { 0 { 0 ""} 0 49 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364682674514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[24\] " "Pin data\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { data[24] } } } { "mips_uni.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo/Documents/Altera/mips_uni/" { { 0 { 0 ""} 0 50 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364682674514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[25\] " "Pin data\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { data[25] } } } { "mips_uni.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo/Documents/Altera/mips_uni/" { { 0 { 0 ""} 0 51 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364682674514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[26\] " "Pin data\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { data[26] } } } { "mips_uni.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo/Documents/Altera/mips_uni/" { { 0 { 0 ""} 0 52 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364682674514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[27\] " "Pin data\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { data[27] } } } { "mips_uni.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo/Documents/Altera/mips_uni/" { { 0 { 0 ""} 0 53 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364682674514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[28\] " "Pin data\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { data[28] } } } { "mips_uni.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo/Documents/Altera/mips_uni/" { { 0 { 0 ""} 0 54 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364682674514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[29\] " "Pin data\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { data[29] } } } { "mips_uni.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo/Documents/Altera/mips_uni/" { { 0 { 0 ""} 0 55 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364682674514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[30\] " "Pin data\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { data[30] } } } { "mips_uni.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo/Documents/Altera/mips_uni/" { { 0 { 0 ""} 0 56 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364682674514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[31\] " "Pin data\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { data[31] } } } { "mips_uni.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo/Documents/Altera/mips_uni/" { { 0 { 0 ""} 0 57 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364682674514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { clk } } } { "mips_uni.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 11 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo/Documents/Altera/mips_uni/" { { 0 { 0 ""} 0 58 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364682674514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst " "Pin rst not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { rst } } } { "mips_uni.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 13 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo/Documents/Altera/mips_uni/" { { 0 { 0 ""} 0 60 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364682674514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_rom " "Pin clk_rom not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { clk_rom } } } { "mips_uni.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_rom } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo/Documents/Altera/mips_uni/" { { 0 { 0 ""} 0 59 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1364682674514 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1364682674514 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mips_uni.sdc " "Synopsys Design Constraints File file not found: 'mips_uni.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1364682674608 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1364682674608 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1364682674608 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN T2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clk (placed in PIN T2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1364682674639 ""}  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { clk } } } { "mips_uni.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 11 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo/Documents/Altera/mips_uni/" { { 0 { 0 ""} 0 58 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1364682674639 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst_mem:imem\|clk_div:clock\|cnt\[0\]  " "Automatically promoted node inst_mem:imem\|clk_div:clock\|cnt\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1364682674639 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst_mem:imem\|clk_div:clock\|cnt\[0\]~0 " "Destination node inst_mem:imem\|clk_div:clock\|cnt\[0\]~0" {  } { { "clk_div.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/clk_div.vhd" 22 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst_mem:imem|clk_div:clock|cnt[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo/Documents/Altera/mips_uni/" { { 0 { 0 ""} 0 525 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1364682674639 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1364682674639 ""}  } { { "clk_div.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/clk_div.vhd" 22 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst_mem:imem|clk_div:clock|cnt[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo/Documents/Altera/mips_uni/" { { 0 { 0 ""} 0 108 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1364682674639 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1364682674748 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1364682674748 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1364682674748 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1364682674748 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1364682674748 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1364682674748 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1364682674748 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1364682674748 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1364682674748 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1364682674748 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1364682674748 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "34 unused 3.3V 2 32 0 " "Number of I/O pins in group: 34 (unused VREF, 3.3V VCCIO, 2 input, 32 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1364682674748 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1364682674748 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1364682674748 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 84 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  84 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1364682674748 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 77 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  77 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1364682674748 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 72 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1364682674748 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 74 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1364682674748 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 85 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  85 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1364682674748 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 80 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  80 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1364682674748 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 74 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1364682674748 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 72 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1364682674748 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1364682674748 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1364682674748 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1364682674780 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1364682677605 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1364682677745 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1364682677745 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1364682680804 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1364682680804 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1364682681678 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X48_Y26 X59_Y38 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X48_Y26 to location X59_Y38" {  } { { "loc" "" { Generic "C:/Users/Ricardo/Documents/Altera/mips_uni/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X48_Y26 to location X59_Y38"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X48_Y26 to location X59_Y38"} 48 26 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1364682683333 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1364682683333 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1364682684144 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1364682684144 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1364682684144 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1364682684160 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "32 " "Found 32 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[0\] 0 " "Pin \"data\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364682684176 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[1\] 0 " "Pin \"data\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364682684176 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[2\] 0 " "Pin \"data\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364682684176 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[3\] 0 " "Pin \"data\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364682684176 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[4\] 0 " "Pin \"data\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364682684176 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[5\] 0 " "Pin \"data\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364682684176 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[6\] 0 " "Pin \"data\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364682684176 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[7\] 0 " "Pin \"data\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364682684176 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[8\] 0 " "Pin \"data\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364682684176 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[9\] 0 " "Pin \"data\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364682684176 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[10\] 0 " "Pin \"data\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364682684176 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[11\] 0 " "Pin \"data\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364682684176 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[12\] 0 " "Pin \"data\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364682684176 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[13\] 0 " "Pin \"data\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364682684176 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[14\] 0 " "Pin \"data\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364682684176 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[15\] 0 " "Pin \"data\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364682684176 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[16\] 0 " "Pin \"data\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364682684176 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[17\] 0 " "Pin \"data\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364682684176 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[18\] 0 " "Pin \"data\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364682684176 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[19\] 0 " "Pin \"data\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364682684176 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[20\] 0 " "Pin \"data\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364682684176 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[21\] 0 " "Pin \"data\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364682684176 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[22\] 0 " "Pin \"data\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364682684176 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[23\] 0 " "Pin \"data\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364682684176 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[24\] 0 " "Pin \"data\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364682684176 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[25\] 0 " "Pin \"data\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364682684176 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[26\] 0 " "Pin \"data\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364682684176 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[27\] 0 " "Pin \"data\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364682684176 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[28\] 0 " "Pin \"data\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364682684176 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[29\] 0 " "Pin \"data\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364682684176 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[30\] 0 " "Pin \"data\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364682684176 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[31\] 0 " "Pin \"data\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1364682684176 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1364682684176 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1364682684379 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1364682684394 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1364682684597 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1364682685206 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1364682685206 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1364682685409 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.fit.smsg " "Generated suppressed messages file C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1364682685549 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "675 " "Peak virtual memory: 675 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1364682685783 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 30 19:31:25 2013 " "Processing ended: Sat Mar 30 19:31:25 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1364682685783 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1364682685783 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1364682685783 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1364682685783 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1364682688187 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1364682688187 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 30 19:31:28 2013 " "Processing started: Sat Mar 30 19:31:28 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1364682688187 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1364682688187 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off mips_uni -c mips_uni " "Command: quartus_asm --read_settings_files=off --write_settings_files=off mips_uni -c mips_uni" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1364682688187 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1364682690587 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1364682690681 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "425 " "Peak virtual memory: 425 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1364682691508 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 30 19:31:31 2013 " "Processing ended: Sat Mar 30 19:31:31 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1364682691508 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1364682691508 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1364682691508 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1364682691508 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1364682692085 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1364682694177 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1364682694177 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 30 19:31:33 2013 " "Processing started: Sat Mar 30 19:31:33 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1364682694177 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1364682694177 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta mips_uni -c mips_uni " "Command: quartus_sta mips_uni -c mips_uni" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1364682694177 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1364682694286 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1364682694426 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1364682694473 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1364682694473 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mips_uni.sdc " "Synopsys Design Constraints File file not found: 'mips_uni.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1364682694614 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1364682694614 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1364682694614 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name inst_mem:imem\|clk_div:clock\|cnt\[0\] inst_mem:imem\|clk_div:clock\|cnt\[0\] " "create_clock -period 1.000 -name inst_mem:imem\|clk_div:clock\|cnt\[0\] inst_mem:imem\|clk_div:clock\|cnt\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1364682694614 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_rom clk_rom " "create_clock -period 1.000 -name clk_rom clk_rom" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1364682694614 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1364682694614 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1364682694614 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1364682694629 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1364682694629 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.362 " "Worst-case setup slack is -8.362" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1364682694629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1364682694629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.362      -246.361 clk  " "   -8.362      -246.361 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1364682694629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.164       -77.719 inst_mem:imem\|clk_div:clock\|cnt\[0\]  " "   -2.164       -77.719 inst_mem:imem\|clk_div:clock\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1364682694629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.238         0.000 clk_rom  " "    2.238         0.000 clk_rom " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1364682694629 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1364682694629 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.968 " "Worst-case hold slack is -1.968" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1364682694629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1364682694629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.968        -1.968 clk_rom  " "   -1.968        -1.968 clk_rom " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1364682694629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.676         0.000 clk  " "    0.676         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1364682694629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.077         0.000 inst_mem:imem\|clk_div:clock\|cnt\[0\]  " "    1.077         0.000 inst_mem:imem\|clk_div:clock\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1364682694629 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1364682694629 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1364682694629 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1364682694645 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.423 " "Worst-case minimum pulse width slack is -1.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1364682694645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1364682694645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.423      -136.608 inst_mem:imem\|clk_div:clock\|cnt\[0\]  " "   -1.423      -136.608 inst_mem:imem\|clk_div:clock\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1364682694645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -31.380 clk  " "   -1.380       -31.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1364682694645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -2.380 clk_rom  " "   -1.380        -2.380 clk_rom " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1364682694645 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1364682694645 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1364682694770 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1364682694785 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1364682694801 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.058 " "Worst-case setup slack is -3.058" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1364682694817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1364682694817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.058       -89.612 clk  " "   -3.058       -89.612 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1364682694817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.979       -31.328 inst_mem:imem\|clk_div:clock\|cnt\[0\]  " "   -0.979       -31.328 inst_mem:imem\|clk_div:clock\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1364682694817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.437         0.000 clk_rom  " "    1.437         0.000 clk_rom " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1364682694817 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1364682694817 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.057 " "Worst-case hold slack is -1.057" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1364682694817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1364682694817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.057        -1.057 clk_rom  " "   -1.057        -1.057 clk_rom " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1364682694817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.273         0.000 clk  " "    0.273         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1364682694817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.555         0.000 inst_mem:imem\|clk_div:clock\|cnt\[0\]  " "    0.555         0.000 inst_mem:imem\|clk_div:clock\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1364682694817 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1364682694817 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1364682694832 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1364682694832 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.423 " "Worst-case minimum pulse width slack is -1.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1364682694832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1364682694832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.423      -136.608 inst_mem:imem\|clk_div:clock\|cnt\[0\]  " "   -1.423      -136.608 inst_mem:imem\|clk_div:clock\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1364682694832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -31.380 clk  " "   -1.380       -31.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1364682694832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -2.380 clk_rom  " "   -1.380        -2.380 clk_rom " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1364682694832 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1364682694832 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1364682695035 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1364682695066 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1364682695066 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "399 " "Peak virtual memory: 399 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1364682695176 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 30 19:31:35 2013 " "Processing ended: Sat Mar 30 19:31:35 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1364682695176 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1364682695176 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1364682695176 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1364682695176 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1364682696955 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1364682696955 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 30 19:31:36 2013 " "Processing started: Sat Mar 30 19:31:36 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1364682696955 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1364682696955 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off mips_uni -c mips_uni " "Command: quartus_eda --read_settings_files=off --write_settings_files=off mips_uni -c mips_uni" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1364682696955 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "mips_uni.vho\", \"mips_uni_fast.vho mips_uni_vhd.sdo mips_uni_vhd_fast.sdo C:/Users/Ricardo/Documents/Altera/mips_uni/simulation/modelsim/ simulation " "Generated files \"mips_uni.vho\", \"mips_uni_fast.vho\", \"mips_uni_vhd.sdo\" and \"mips_uni_vhd_fast.sdo\" in directory \"C:/Users/Ricardo/Documents/Altera/mips_uni/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "" 0 -1 1364682697481 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "398 " "Peak virtual memory: 398 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1364682697543 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 30 19:31:37 2013 " "Processing ended: Sat Mar 30 19:31:37 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1364682697543 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1364682697543 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1364682697543 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1364682697543 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 90 s " "Quartus II Full Compilation was successful. 0 errors, 90 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1364682698123 ""}
