<dec f='llvm/llvm/include/llvm/MCA/HardwareUnits/Scheduler.h' l='121' type='uint64_t'/>
<use f='llvm/llvm/include/llvm/MCA/HardwareUnits/Scheduler.h' l='167' u='w' c='_ZN4llvm3mca9SchedulerC1ESt10unique_ptrINS0_15ResourceManagerESt14default_deleteIS3_EERNS0_10LSUnitBaseES2_INS0_17SchedulerStrategyES4_IS9_EE'/>
<offset>1024</offset>
<doc f='llvm/llvm/include/llvm/MCA/HardwareUnits/Scheduler.h' l='116'>// A mask of busy resource units. It defaults to the empty set (i.e. a zero
  // mask), and it is cleared at the beginning of every cycle.
  // It is updated every time the scheduler fails to issue an instruction from
  // the ready set due to unavailable pipeline resources.
  // Each bit of the mask represents an unavailable resource.</doc>
<use f='llvm/llvm/lib/MCA/HardwareUnits/Scheduler.cpp' l='202' u='w' c='_ZN4llvm3mca9Scheduler6selectEv'/>
<use f='llvm/llvm/lib/MCA/HardwareUnits/Scheduler.cpp' l='245' u='r' c='_ZN4llvm3mca9Scheduler23analyzeResourcePressureERNS_15SmallVectorImplINS0_7InstRefEEE'/>
<use f='llvm/llvm/lib/MCA/HardwareUnits/Scheduler.cpp' l='287' u='w' c='_ZN4llvm3mca9Scheduler10cycleEventERNS_15SmallVectorImplISt4pairImmEEERNS2_INS0_7InstRefEEES9_S9_'/>
