{"Source Block": ["verilog-ethernet/rtl/rgmii_phy_if.v@160:170@HdlIdDef", "            rgmii_tx_clk_fall <= 1'b1;\n        end\n    end\nend\n\nreg [3:0] rgmii_txd_1;\nreg [3:0] rgmii_txd_2;\nreg rgmii_tx_ctl_1;\nreg rgmii_tx_ctl_2;\n\nreg gmii_clk_en;\n"], "Clone Blocks": [["verilog-ethernet/rtl/rgmii_phy_if.v@162:172", "    end\nend\n\nreg [3:0] rgmii_txd_1;\nreg [3:0] rgmii_txd_2;\nreg rgmii_tx_ctl_1;\nreg rgmii_tx_ctl_2;\n\nreg gmii_clk_en;\n\nalways @* begin\n"], ["verilog-ethernet/rtl/rgmii_phy_if.v@163:173", "end\n\nreg [3:0] rgmii_txd_1;\nreg [3:0] rgmii_txd_2;\nreg rgmii_tx_ctl_1;\nreg rgmii_tx_ctl_2;\n\nreg gmii_clk_en;\n\nalways @* begin\n    if (speed == 2'b00) begin\n"], ["verilog-ethernet/rtl/rgmii_phy_if.v@161:171", "        end\n    end\nend\n\nreg [3:0] rgmii_txd_1;\nreg [3:0] rgmii_txd_2;\nreg rgmii_tx_ctl_1;\nreg rgmii_tx_ctl_2;\n\nreg gmii_clk_en;\n\n"]], "Diff Content": {"Delete": [[165, "reg [3:0] rgmii_txd_1;\n"]], "Add": []}}