

================================================================
== Vivado HLS Report for 'combinar'
================================================================
* Date:           Mon Jul 20 13:08:27 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        binarycam
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.514|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         3|          2|          1|     ?|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%end_0_2_i = alloca i1"   --->   Operation 6 'alloca' 'end_0_2_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%end_1_2_i = alloca i1"   --->   Operation 7 'alloca' 'end_1_2_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i11* %result_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecInterface(i11* @in1b_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecInterface(i11* @in2b_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.76ns)   --->   "store i1 false, i1* %end_1_2_i" [binarycam/cam.cpp:91]   --->   Operation 11 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 12 [1/1] (1.76ns)   --->   "store i1 false, i1* %end_0_2_i" [binarycam/cam.cpp:91]   --->   Operation 12 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "br label %hls_label_3_begin" [binarycam/cam.cpp:91]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.51>
ST_2 : Operation 14 [1/1] (3.63ns)   --->   "%in1b_V_V_read = call { i1, i11 } @_ssdm_op_NbRead.ap_fifo.volatile.i11P(i11* @in1b_V_V)" [binarycam/cam.cpp:93]   --->   Operation 14 'nbread' 'in1b_V_V_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty_n = extractvalue { i1, i11 } %in1b_V_V_read, 0" [binarycam/cam.cpp:93]   --->   Operation 15 'extractvalue' 'empty_n' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_V = extractvalue { i1, i11 } %in1b_V_V_read, 1" [binarycam/cam.cpp:93]   --->   Operation 16 'extractvalue' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (3.63ns)   --->   "%in2b_V_V_read = call { i1, i11 } @_ssdm_op_NbRead.ap_fifo.volatile.i11P(i11* @in2b_V_V)" [binarycam/cam.cpp:94]   --->   Operation 17 'nbread' 'in2b_V_V_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%empty_n_1 = extractvalue { i1, i11 } %in2b_V_V_read, 0" [binarycam/cam.cpp:94]   --->   Operation 18 'extractvalue' 'empty_n_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_V_2 = extractvalue { i1, i11 } %in2b_V_V_read, 1" [binarycam/cam.cpp:94]   --->   Operation 19 'extractvalue' 'tmp_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %empty_n, label %0, label %.critedge._crit_edge.i" [binarycam/cam.cpp:96]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.88ns)   --->   "%icmp_ln879 = icmp eq i11 %tmp_V, -1023" [binarycam/cam.cpp:97]   --->   Operation 21 'icmp' 'icmp_ln879' <Predicate = (empty_n)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879, label %..critedge._crit_edge.i_crit_edge, label %1" [binarycam/cam.cpp:97]   --->   Operation 22 'br' <Predicate = (empty_n)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.76ns)   --->   "store i1 true, i1* %end_0_2_i" [binarycam/cam.cpp:97]   --->   Operation 23 'store' <Predicate = (empty_n & icmp_ln879)> <Delay = 1.76>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %empty_n_1, label %2, label %hls_label_3_end" [binarycam/cam.cpp:101]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.88ns)   --->   "%icmp_ln879_1 = icmp eq i11 %tmp_V_2, -1023" [binarycam/cam.cpp:102]   --->   Operation 25 'icmp' 'icmp_ln879_1' <Predicate = (empty_n_1)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879_1, label %.hls_label_3_end_crit_edge, label %3" [binarycam/cam.cpp:102]   --->   Operation 26 'br' <Predicate = (empty_n_1)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.76ns)   --->   "store i1 true, i1* %end_1_2_i" [binarycam/cam.cpp:102]   --->   Operation 27 'store' <Predicate = (empty_n_1 & icmp_ln879_1)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 3.63>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)" [binarycam/cam.cpp:91]   --->   Operation 28 'specregionbegin' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i11P(i11* %result_V_V, i11 %tmp_V)" [binarycam/cam.cpp:98]   --->   Operation 29 'write' <Predicate = (empty_n & !icmp_ln879)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%end_0_2_i_load = load i1* %end_0_2_i" [binarycam/cam.cpp:106]   --->   Operation 30 'load' 'end_0_2_i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%end_1_2_i_load = load i1* %end_1_2_i" [binarycam/cam.cpp:106]   --->   Operation 31 'load' 'end_1_2_i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_i)" [binarycam/cam.cpp:106]   --->   Operation 32 'specregionend' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.97ns)   --->   "%and_ln106 = and i1 %end_0_2_i_load, %end_1_2_i_load" [binarycam/cam.cpp:106]   --->   Operation 33 'and' 'and_ln106' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %and_ln106, label %combinar.exit, label %hls_label_3_begin" [binarycam/cam.cpp:106]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.63>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [binarycam/cam.cpp:92]   --->   Operation 35 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "br label %.critedge._crit_edge.i"   --->   Operation 36 'br' <Predicate = (empty_n & !icmp_ln879)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "br label %.critedge._crit_edge.i" [binarycam/cam.cpp:97]   --->   Operation 37 'br' <Predicate = (empty_n & icmp_ln879)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i11P(i11* %result_V_V, i11 %tmp_V_2)" [binarycam/cam.cpp:103]   --->   Operation 38 'write' <Predicate = (empty_n_1 & !icmp_ln879_1)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "br label %hls_label_3_end"   --->   Operation 39 'br' <Predicate = (empty_n_1 & !icmp_ln879_1)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "br label %hls_label_3_end" [binarycam/cam.cpp:102]   --->   Operation 40 'br' <Predicate = (empty_n_1 & icmp_ln879_1)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.63>
ST_5 : Operation 41 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i11P(i11* %result_V_V, i11 -1023)" [binarycam/cam.cpp:108]   --->   Operation 41 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 42 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	'alloca' operation ('end_0_2_i') [4]  (0 ns)
	'store' operation ('store_ln91', binarycam/cam.cpp:91) of constant 0 on local variable 'end_0_2_i' [10]  (1.77 ns)

 <State 2>: 5.51ns
The critical path consists of the following:
	fifo read on port 'in1b_V_V' (binarycam/cam.cpp:93) [15]  (3.63 ns)
	'icmp' operation ('icmp_ln879', binarycam/cam.cpp:97) [23]  (1.88 ns)

 <State 3>: 3.63ns
The critical path consists of the following:
	fifo write on port 'result_V_V' (binarycam/cam.cpp:98) [26]  (3.63 ns)

 <State 4>: 3.63ns
The critical path consists of the following:
	fifo write on port 'result_V_V' (binarycam/cam.cpp:103) [37]  (3.63 ns)

 <State 5>: 3.63ns
The critical path consists of the following:
	fifo write on port 'result_V_V' (binarycam/cam.cpp:108) [49]  (3.63 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
