# Design-of-LDO
A fully integrated 1.8V-to-1.6V Low-Dropout Regulator designed in 180nm CMOS. Features a Capless architecture stable across a 200x load range (0.1mAâ€“20mA) using Miller Compensation with Nulling Resistors. Optimized for high-density SoC power management with >97% current efficiency.
