Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: I:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 30b1dbe0c8ba4feb9e6327db3a50cefb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_pipeline_behav xil_defaultlib.sim_pipeline xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port PCSrc [C:/Users/86173/Documents/code/vivado/CPU_SPOC/CPU_SPOC.srcs/sources_1/new/Pipeline_CPU.v:46]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port Rd_addr_ID [C:/Users/86173/Documents/code/vivado/CPU_SPOC/CPU_SPOC.srcs/sources_1/new/Pipeline_CPU.v:60]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port Rd_addr_out_ID [C:/Users/86173/Documents/code/vivado/CPU_SPOC/CPU_SPOC.srcs/sources_1/new/Pipeline_CPU.v:62]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port ALU_control_ID [C:/Users/86173/Documents/code/vivado/CPU_SPOC/CPU_SPOC.srcs/sources_1/new/Pipeline_CPU.v:64]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Jump_ID [C:/Users/86173/Documents/code/vivado/CPU_SPOC/CPU_SPOC.srcs/sources_1/new/Pipeline_CPU.v:65]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Jump_in_IDEX [C:/Users/86173/Documents/code/vivado/CPU_SPOC/CPU_SPOC.srcs/sources_1/new/Pipeline_CPU.v:82]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port ALU_control_out_IDEX [C:/Users/86173/Documents/code/vivado/CPU_SPOC/CPU_SPOC.srcs/sources_1/new/Pipeline_CPU.v:86]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Jump_out_IDEX [C:/Users/86173/Documents/code/vivado/CPU_SPOC/CPU_SPOC.srcs/sources_1/new/Pipeline_CPU.v:88]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port ALU_control_in_EX [C:/Users/86173/Documents/code/vivado/CPU_SPOC/CPU_SPOC.srcs/sources_1/new/Pipeline_CPU.v:105]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Junp_in_EXMem [C:/Users/86173/Documents/code/vivado/CPU_SPOC/CPU_SPOC.srcs/sources_1/new/Pipeline_CPU.v:122]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Jump_in_Mem [C:/Users/86173/Documents/code/vivado/CPU_SPOC/CPU_SPOC.srcs/sources_1/new/Pipeline_CPU.v:142]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port Rd_addr_out_MemWB [C:/Users/86173/Documents/code/vivado/CPU_SPOC/CPU_SPOC.srcs/sources_1/new/Pipeline_CPU.v:151]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Pipeline_IF
Compiling module xil_defaultlib.IF_reg_ID
Compiling module xil_defaultlib.SCPU_ctrl_more
Compiling module xil_defaultlib.immGen
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Pipeline_ID
Compiling module xil_defaultlib.ID_reg_Ex
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Pipeline_Ex
Compiling module xil_defaultlib.Ex_reg_Mem
Compiling module xil_defaultlib.Pipeline_Mem
Compiling module xil_defaultlib.Mem_reg_WB
Compiling module xil_defaultlib.Pipeline_WB
Compiling module xil_defaultlib.Pipeline_CPU
Compiling module xil_defaultlib.sim_pipeline
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_pipeline_behav
