// Register database SonicEdge build system
audio_if.status 0x00 0 8 0 Status from input audio interface [nc,PLL,SPDIF,I2S,RATE[3:0]]
audio_if.input_sel 0x01 0 3 1 3:SIGGEN, 2:SPDIF, 1:I2S1(ADC), 0:I2S0
audio_if.signalgenerator_enable 0x01 3 1 0 Enable signal generator
audio_if.Version 0x02 0 8 1234 Indicates the HDL version flashed to FPGA
audio_if.symbolShort 0x05 0 8 0 clk pr symbol short
audio_if.symbolMid 0x06 0 8 0 clk pr symbol mid
audio_if.symbolLong 0x07 0 8 0 clk pr symbol long
clk_sys.debug_mux 0x0e 0 4 2 Select internal signal to debug bus
clk_sys.debug_enable 0x0e 4 1 1 Disable debug bus output
clk_sys.status 0x08 0 8 0 Status from clock system
modulator.cmut_enable 0x10 0 1 0 Enable CMUT driver
modulator.cmut_reg_en 0x10 1 1 0 Drive from register
modulator.cmut_mc 0x10 2 1 0 CMUT MC high or low driver strength
modulator.sr_locked_to_shut_cnt 0x10 3 1 1 Derive sr down factor form shut cnt
modulator.cmut_reg 0x11 0 8 0 CMUT overwrite register
modulator.cmut_mask 0x12 0 8 3 cmut mask register
modulator.mod_enable 0x13 0 1 0 modulator enable used for fixed modulation
modulator.div4_enable 0x13 1 1 0 Set 1:4 mode - Default 1:5
modulator.mod_fixed_track 0x13 2 1 0 track fixed modulation + 1
modulator.sine_sdmod 0x13 3 1 1 Source modulator signal 0: counter ratio, 1: sigmadelta sine
modulator.fixed_delta 0x13 4 4 0 Fixed delta (Added to mod_cnt)
modulator.mod_cnt 0x14 0 8 221 fixed carry counter
modulator.shut_cnt 0x15 0 8 109 shutter counter
modulator.mix_length 0x16 0 8 29 mixer sample length
modulator.phase_delay 0x17 0 8 12 Phase delay modulator
modulator.mixer_audio_const 0x18 0 1 0 Const input to mixer
modulator.mixer_const_input_high 0x19 0 8 0 Mixer const input high
modulator.mixer_const_input_low 0x1a 0 8 0 Mixer const input low
modulator.phase_inc 0x1b 0 8 15 Modulator sine phase increment value, 256 added in block
modulator.phase_inc_frac 0x1c 0 8 0 Modulator sine phase increment fraction 
modulator.bpsd_a 0x1d 0 8 1 a coeffiecent bp centerfreq
modulator.down_samp_factor 0x1e 0 8 110 Down sample rate for rate converter
debug.dummy 0x20 0 1 0 dummy signal
amp_cfg.config_trig 0x30 0 1 0 Send config when high 
amp_cfg.bootmem0 0x38 0 8 64 Bootmem0: Adr Master Volume
amp_cfg.bootmem1 0x39 0 8 64 Bootmem1: value
amp_cfg.bootmem2 0x3a 0 8 53 Bootmem2: Mode config
amp_cfg.bootmem3 0x3b 0 8 8 Bootmem3: DSP enable, I2S std format
amp_cfg.bootmem4 0x3c 0 8 255 Bootmem4: end of program
amp_cfg.bootmem5 0x3d 0 8 255 Bootmem5: end of program
amp_cfg.bootmem6 0x3e 0 8 255 Bootmem6: end of program
amp_cfg.bootmem7 0x3f 0 8 255 Bootmem7: end of program
sys_config.we 0x28 0 1 0 Sin table write 
sys_config.clk_xo_12mhz 0x28 1 1 0 select external 12Mhz crystal for pll ref
sys_config.mod_fixed 0x28 2 1 0 Force fixed delta modultaion
sys_config.output_flip 0x28 3 1 0 flip modulator / shutter driver
sys_config.din 0x29 0 8 0 Write input value 
sys_config.db_sel0 0x2a 0 4 0 Debug[0]
sys_config.db_sel1 0x2a 4 4 0 Debug[1]
sys_config.db_sel2 0x2b 0 4 0 Debug[2]
sys_config.db_sel3 0x2b 4 4 0 Debug[3]
sys_config.db_sel4 0x2c 0 4 0 Debug[4]
sys_config.audio_generator 0x2d 0 1 0 Enable Audio Generator
sys_config.audio_input_select 0x2e 0 2 1 Audio input select (0:ADC,1:USB,2:SPDIF,3:ExtI2S)
sys_config.audio_input_sel_mode 0x2e 2 2 1 Audio input LED mode (0:off, 1: solid, 2: flash, 3: slow flash)
sys_config.fifo_fill_level 0x2f 0 6 0 Rate converter FIFO fill level
