// Seed: 1443013620
module module_0 (
    output id_0,
    output id_1,
    input logic id_2,
    output id_3
);
  assign id_0 = 1;
  assign id_0 = id_2;
  assign id_3 = id_2;
  reg id_4;
  always #1 begin
    id_4 <= 0;
    id_1 <= 1'h0;
  end
endmodule
