/*
 * File: VDDR_ac.c
 *
 * Code generated for Simulink model 'VDDR_ac'.
 *
 * Model version                  : 1.382
 * Simulink Coder version         : 9.4 (R2020b) 29-Jul-2020
 * C/C++ source code generated on : Fri Apr  5 20:03:08 2024
 *
 * Target selection: autosar.tlc
 * Embedded hardware selection: Freescale->MPC55xx
 * Emulation hardware selection:
 *    Differs from embedded hardware (Generic->MATLAB Host Computer)
 * Code generation objectives: Unspecified
 * Validation result: Not run
 */

#include "VDDR_ac.h"
#include "look1_iflf_binlcapw.h"

/* user code (top of source file) */
/*
   PRODUCTION CONFIGURATION
 */

/* Exported data definition */
#define START_SEC_VAR_CLEARED_UNSPECIFIED_VDDR
#include "MemMap.h"

/* Definition for custom storage class: FCALocalSignal */
#if Rte_SysCon_Variant_VDDR_3

static VAR(boolean, VDDR_VAR_INIT) VaVDDC_b_TSXRIntBool_3MotLdr[6];/* synthesized block */

#endif

#if Rte_SysCon_Variant_VDDR_3

static VAR(float32, VDDR_VAR_INIT) VeVDDC_M_TGen4BatMax_3MotLdr;/* synthesized block */

#endif

#if Rte_SysCon_Variant_VDDR_3

static VAR(float32, VDDR_VAR_INIT) VeVDDC_M_TGen4BatMin_3MotLdr;/* synthesized block */

#endif

#if Rte_SysCon_Variant_VDDR_3

static VAR(float32, VDDR_VAR_INIT) VeVDDC_M_TaMaxComb;/* '<S3562>/Gain' */

#endif

#if Rte_SysCon_Variant_VDDR_3

static VAR(float32, VDDR_VAR_INIT) VeVDDC_M_TaMaxHpt_EngTorq;/* '<S7407>/Merge2' */

#endif

#if Rte_SysCon_Variant_VDDR_1

static VAR(float32, VDDR_VAR_INIT) VeVDDC_M_TaMaxHpt_MtrCmnd;/* '<S573>/Merge2' */

#endif

#if Rte_SysCon_Variant_VDDR_1

static VAR(float32, VDDR_VAR_INIT) VeVDDC_M_TaMax_MapEleMtrs;/* synthesized block */

#endif

#if Rte_SysCon_Variant_VDDR_3

static VAR(float32, VDDR_VAR_INIT) VeVDDC_M_TaMinComb;/* '<S3561>/Gain' */

#endif

#if Rte_SysCon_Variant_VDDR_3

static VAR(float32, VDDR_VAR_INIT) VeVDDC_M_TaMinHpt_EngTorq;/* '<S7407>/Merge1' */

#endif

#if Rte_SysCon_Variant_VDDR_1

static VAR(float32, VDDR_VAR_INIT) VeVDDC_M_TaMinHpt_MtrCmnd;/* '<S573>/Merge1' */

#endif

#if Rte_SysCon_Variant_VDDR_1

static VAR(float32, VDDR_VAR_INIT) VeVDDC_M_TaMin_MapEleMtrs;/* synthesized block */

#endif

#if Rte_SysCon_Variant_VDDR_3

static VAR(float32, VDDR_VAR_INIT) VeVDDC_M_TaOfToMax_EngTorq;/* '<S3543>/Gain' */

#endif

#if Rte_SysCon_Variant_VDDR_1

static VAR(float32, VDDR_VAR_INIT) VeVDDC_M_TaOfToMax_MtrCmnd;/* '<S539>/Gain' */

#endif

#if Rte_SysCon_Variant_VDDR_3

static VAR(float32, VDDR_VAR_INIT) VeVDDC_M_TaOfToMin_EngTorq;/* '<S3539>/Gain' */

#endif

#if Rte_SysCon_Variant_VDDR_1

static VAR(float32, VDDR_VAR_INIT) VeVDDC_M_TaOfToMin_MtrCmnd;/* '<S535>/Gain' */

#endif

#if Rte_SysCon_Variant_VDDR_3

static VAR(float32, VDDR_VAR_INIT) VeVDDC_M_TbMaxComb;/* '<S3564>/Gain' */

#endif

#if Rte_SysCon_Variant_VDDR_3

static VAR(float32, VDDR_VAR_INIT) VeVDDC_M_TbMaxHpt_EngTorq;/* '<S7528>/Merge2' */

#endif

#if Rte_SysCon_Variant_VDDR_1

static VAR(float32, VDDR_VAR_INIT) VeVDDC_M_TbMaxHpt_MtrCmnd;/* '<S694>/Merge2' */

#endif

#if Rte_SysCon_Variant_VDDR_1

static VAR(float32, VDDR_VAR_INIT) VeVDDC_M_TbMax_MapEleMtrs;/* synthesized block */

#endif

#if Rte_SysCon_Variant_VDDR_3

static VAR(float32, VDDR_VAR_INIT) VeVDDC_M_TbMinComb;/* '<S3563>/Gain' */

#endif

#if Rte_SysCon_Variant_VDDR_3

static VAR(float32, VDDR_VAR_INIT) VeVDDC_M_TbMinHpt_EngTorq;/* '<S7528>/Merge1' */

#endif

#if Rte_SysCon_Variant_VDDR_1

static VAR(float32, VDDR_VAR_INIT) VeVDDC_M_TbMinHpt_MtrCmnd;/* '<S694>/Merge1' */

#endif

#if Rte_SysCon_Variant_VDDR_1

static VAR(float32, VDDR_VAR_INIT) VeVDDC_M_TbMin_MapEleMtrs;/* synthesized block */

#endif

#if Rte_SysCon_Variant_VDDR_3

static VAR(float32, VDDR_VAR_INIT) VeVDDC_M_TbOfToMax_EngTorq;/* '<S3544>/Gain' */

#endif

#if Rte_SysCon_Variant_VDDR_1

static VAR(float32, VDDR_VAR_INIT) VeVDDC_M_TbOfToMax_MtrCmnd;/* '<S540>/Gain' */

#endif

#if Rte_SysCon_Variant_VDDR_3

static VAR(float32, VDDR_VAR_INIT) VeVDDC_M_TbOfToMin_EngTorq;/* '<S3540>/Gain' */

#endif

#if Rte_SysCon_Variant_VDDR_1

static VAR(float32, VDDR_VAR_INIT) VeVDDC_M_TbOfToMin_MtrCmnd;/* '<S536>/Gain' */

#endif

#if Rte_SysCon_Variant_VDDR_1

static VAR(float32, VDDR_VAR_INIT) VeVDDC_M_TcMaxMax_MapEleMtrs;/* synthesized block */

#endif

#if Rte_SysCon_Variant_VDDR_1

static VAR(float32, VDDR_VAR_INIT) VeVDDC_M_TcMinMin_MapEleMtrs;/* synthesized block */

#endif

#if Rte_SysCon_Variant_VDDR_3

static VAR(float32, VDDR_VAR_INIT) VeVDDC_M_TcOfToMax_EngTorq;/* '<S3548>/Gain' */

#endif

#if Rte_SysCon_Variant_VDDR_1

static VAR(float32, VDDR_VAR_INIT) VeVDDC_M_TcOfToMax_MtrCmnd;/* '<S544>/Gain' */

#endif

#if Rte_SysCon_Variant_VDDR_3

static VAR(float32, VDDR_VAR_INIT) VeVDDC_M_TcOfToMin_EngTorq;/* '<S3547>/Gain' */

#endif

#if Rte_SysCon_Variant_VDDR_1

static VAR(float32, VDDR_VAR_INIT) VeVDDC_M_TcOfToMin_MtrCmnd;/* '<S543>/Gain' */

#endif

#if Rte_SysCon_Variant_VDDR_3

static VAR(float32, VDDR_VAR_INIT) VeVDDC_M_TxMax_EngTorq;/* '<S7400>/Summation1' */

#endif

#if Rte_SysCon_Variant_VDDR_1

static VAR(float32, VDDR_VAR_INIT) VeVDDC_M_TxMax_MtrCmnd;/* '<S566>/Summation1' */

#endif

#if Rte_SysCon_Variant_VDDR_3

static VAR(float32, VDDR_VAR_INIT) VeVDDC_M_TxMin_EngTorq;/* '<S7400>/Summation' */

#endif

#if Rte_SysCon_Variant_VDDR_1

static VAR(float32, VDDR_VAR_INIT) VeVDDC_M_TxMin_MtrCmnd;/* '<S566>/Summation' */

#endif

#if Rte_SysCon_Variant_VDDR_3

static VAR(float32, VDDR_VAR_INIT) VeVDDC_M_TxOfHMinus_EngTorq;/* '<S3541>/Gain' */

#endif

#if Rte_SysCon_Variant_VDDR_1

static VAR(float32, VDDR_VAR_INIT) VeVDDC_M_TxOfHMinus_MtrCmnd;/* '<S537>/Gain' */

#endif

#if Rte_SysCon_Variant_VDDR_3

static VAR(float32, VDDR_VAR_INIT) VeVDDC_M_TxOfHPlus_EngTorq;/* '<S3545>/Gain' */

#endif

#if Rte_SysCon_Variant_VDDR_1

static VAR(float32, VDDR_VAR_INIT) VeVDDC_M_TxOfHPlus_MtrCmnd;/* '<S541>/Gain' */

#endif

#if Rte_SysCon_Variant_VDDR_3

static VAR(float32, VDDR_VAR_INIT) VeVDDC_M_TyMax_EngTorq;/* '<S7523>/Summation1' */

#endif

#if Rte_SysCon_Variant_VDDR_1

static VAR(float32, VDDR_VAR_INIT) VeVDDC_M_TyMax_MtrCmnd;/* '<S689>/Summation1' */

#endif

#if Rte_SysCon_Variant_VDDR_3

static VAR(float32, VDDR_VAR_INIT) VeVDDC_M_TyMin_EngTorq;/* '<S7523>/Summation' */

#endif

#if Rte_SysCon_Variant_VDDR_1

static VAR(float32, VDDR_VAR_INIT) VeVDDC_M_TyMin_MtrCmnd;/* '<S689>/Summation' */

#endif

#if Rte_SysCon_Variant_VDDR_3

static VAR(float32, VDDR_VAR_INIT) VeVDDC_M_TyOfHMinus_EngTorq;/* '<S3542>/Gain' */

#endif

#if Rte_SysCon_Variant_VDDR_1

static VAR(float32, VDDR_VAR_INIT) VeVDDC_M_TyOfHMinus_MtrCmnd;/* '<S538>/Gain' */

#endif

#if Rte_SysCon_Variant_VDDR_3

static VAR(float32, VDDR_VAR_INIT) VeVDDC_M_TyOfHPlus_EngTorq;/* '<S3546>/Gain' */

#endif

#if Rte_SysCon_Variant_VDDR_1

static VAR(float32, VDDR_VAR_INIT) VeVDDC_M_TyOfHPlus_MtrCmnd;/* '<S542>/Gain' */

#endif

#if Rte_SysCon_Variant_VDDR_3

static VAR(float32, VDDR_VAR_INIT) VeVDDC_P_PBatGen4Max_3MotLdr;/* synthesized block */

#endif

#if Rte_SysCon_Variant_VDDR_3

static VAR(float32, VDDR_VAR_INIT) VeVDDC_P_PBatGen4Min_3MotLdr;/* synthesized block */

#endif

#if Rte_SysCon_Variant_VDDR_1

static VAR(float32, VDDR_VAR_INIT) VeVDDC_P_PBatMaxMod_CurTi;/* synthesized block */

#endif

#if Rte_SysCon_Variant_VDDR_3

static VAR(float32, VDDR_VAR_INIT) VeVDDC_P_PBatMax_3MotLdr;/* synthesized block */

#endif

#if Rte_SysCon_Variant_VDDR_1

static VAR(float32, VDDR_VAR_INIT) VeVDDC_P_PBatMinMod_CurTi;/* synthesized block */

#endif

#if Rte_SysCon_Variant_VDDR_3

static VAR(float32, VDDR_VAR_INIT) VeVDDC_P_PBatMin_3MotLdr;/* synthesized block */

#endif

#if Rte_SysCon_Variant_VDDR_3

static VAR(float32, VDDR_VAR_INIT) VeVDDC_r_A1_3MotLdr;/* '<S3565>/Gain' */

#endif

#if Rte_SysCon_Variant_VDDR_1

static VAR(float32, VDDR_VAR_INIT) VeVDDC_r_A1_MapEleMtrs;/* synthesized block */

#endif

#if Rte_SysCon_Variant_VDDR_3

static VAR(float32, VDDR_VAR_INIT) VeVDDC_r_A2_3MotLdr;/* '<S3566>/Gain' */

#endif

#if Rte_SysCon_Variant_VDDR_1

static VAR(float32, VDDR_VAR_INIT) VeVDDC_r_A2_MapEleMtrs;/* synthesized block */

#endif

#if Rte_SysCon_Variant_VDDR_3

static VAR(float32, VDDR_VAR_INIT) VeVDDC_r_B1_3MotLdr;/* '<S3568>/Gain' */

#endif

#if Rte_SysCon_Variant_VDDR_1

static VAR(float32, VDDR_VAR_INIT) VeVDDC_r_B1_MapEleMtrs;/* synthesized block */

#endif

#if Rte_SysCon_Variant_VDDR_3

static VAR(float32, VDDR_VAR_INIT) VeVDDC_r_B2_3MotLdr;/* '<S3569>/Gain' */

#endif

#if Rte_SysCon_Variant_VDDR_1

static VAR(float32, VDDR_VAR_INIT) VeVDDC_r_B2_MapEleMtrs;/* synthesized block */

#endif

#if Rte_SysCon_Variant_VDDR_1

static VAR(float32, VDDR_VAR_INIT) VeVDDC_r_C1_MapEleMtrs;/* synthesized block */

#endif

#if Rte_SysCon_Variant_VDDR_1

static VAR(float32, VDDR_VAR_INIT) VeVDDC_r_C2_MapEleMtrs;/* synthesized block */

#endif

#if Rte_SysCon_Variant_VDDR_3

static VAR(float32, VDDR_VAR_INIT) VeVDDC_r_C_3MotLdr;/* synthesized block */

#endif

#if Rte_SysCon_Variant_VDDR_3

static VAR(float32, VDDR_VAR_INIT) VeVDDC_r_Ca_3MotLdr;/* '<S3567>/Gain' */

#endif

#if Rte_SysCon_Variant_VDDR_1

static VAR(float32, VDDR_VAR_INIT) VeVDDC_r_Ca_MapEleMtrs;/* synthesized block */

#endif

#if Rte_SysCon_Variant_VDDR_3

static VAR(float32, VDDR_VAR_INIT) VeVDDC_r_Cb_3MotLdr;/* '<S3570>/Gain' */

#endif

#if Rte_SysCon_Variant_VDDR_1

static VAR(float32, VDDR_VAR_INIT) VeVDDC_r_Cb_MapEleMtrs;/* synthesized block */

#endif

#if Rte_SysCon_Variant_VDDR_1

static VAR(float32, VDDR_VAR_INIT) VeVDDC_r_Cc_MapEleMtrs;/* synthesized block */

#endif

#if Rte_SysCon_Variant_VDDR_3

static VAR(uint8, VDDR_VAR_INIT) VeVDDC_r_CombMthd_3MotLdr;/* synthesized block */

#endif

#if Rte_SysCon_Variant_VDDR_3

static VAR(float32, VDDR_VAR_INIT) VeVDDC_r_M_3MotLdr;/* synthesized block */

#endif

#if Rte_SysCon_Variant_VDDR_3

static VAR(float32, VDDR_VAR_INIT) VeVDDC_r_N_3MotLdr;/* synthesized block */

#endif

#define STOP_SEC_VAR_CLEARED_UNSPECIFIED_VDDR
#include "MemMap.h"

/* Invariant block signals (default storage) */
#define START_SEC_CONST_UNSPECIFIED_VDDR
#include "MemMap.h"

CONST(ConstB_VDDR_ac_T, VDDR_VAR_INIT) VDDR_ac_ConstB =
{

#if Rte_SysCon_Variant_VDDR_3

    /* Start of '<S5021>/Stateflow Chart' */
    {

#if Rte_SysCon_Variant_VDDR_3

        /* Start of '<S5014>/RIPRgnAwd01' */
        {
            1,                         /* '<S5781>/DTCBlk8473' */
            7,                         /* '<S5781>/DTCBlk8474' */
            2,                         /* '<S5781>/DTCBlk8475' */
            3,                         /* '<S5781>/DTCBlk8476' */
            1,                         /* '<S5524>/DTCBlk8466' */
            7,                         /* '<S5524>/DTCBlk8467' */
            2,                         /* '<S5524>/DTCBlk8468' */
            4,                         /* '<S5524>/DTCBlk8469' */
            6,                         /* '<S5524>/DTCBlk8470' */
            5,                         /* '<S5524>/DTCBlk8471' */
            3                          /* '<S5524>/DTCBlk8472' */
        }
        ,

        /* End of '<S5014>/RIPRgnAwd01' */
#define CONSTB_STATEFLOWCHART_VDDR_AC_T_VARIANT_EXISTS
#endif

#if Rte_SysCon_Variant_VDDR_3

        /* Start of '<S5014>/RIPAwdNEW0' */
        {
            1,                         /* '<S5298>/Logical3' */
            1,                         /* '<S5298>/Logical' */
            0,                         /* '<S5298>/Logical2' */
            0,                         /* '<S5298>/Logical1' */
            0,                         /* '<S5299>/Logical3' */
            0,                         /* '<S5299>/Logical' */
            1,                         /* '<S5299>/Logical2' */
            1,                         /* '<S5299>/Logical1' */
            1,                         /* '<S5340>/Logical3' */
            1,                         /* '<S5340>/Logical' */
            0,                         /* '<S5340>/Logical2' */
            0,                         /* '<S5340>/Logical1' */
            0,                         /* '<S5341>/Logical3' */
            0,                         /* '<S5341>/Logical' */
            1,                         /* '<S5341>/Logical2' */
            1,                         /* '<S5341>/Logical1' */
            1,                         /* '<S5377>/Logical3' */
            1,                         /* '<S5377>/Logical' */
            0,                         /* '<S5377>/Logical2' */
            0,                         /* '<S5377>/Logical1' */
            0,                         /* '<S5378>/Logical3' */
            0,                         /* '<S5378>/Logical' */
            1,                         /* '<S5378>/Logical2' */
            1                          /* '<S5378>/Logical1' */
        }
        ,

        /* End of '<S5014>/RIPAwdNEW0' */
#define CONSTB_STATEFLOWCHART_VDDR_AC_T_VARIANT_EXISTS
#endif

#if Rte_SysCon_Variant_VDDR_3

        /* Start of '<S5014>/RIPRgnNEQ0' */
        {
            1,                         /* '<S7242>/Logical3' */
            1,                         /* '<S7242>/Logical' */
            0,                         /* '<S7242>/Logical2' */
            0,                         /* '<S7242>/Logical1' */
            0,                         /* '<S7243>/Logical3' */
            0,                         /* '<S7243>/Logical' */
            1,                         /* '<S7243>/Logical2' */
            1,                         /* '<S7243>/Logical1' */
            1,                         /* '<S7284>/Logical3' */
            1,                         /* '<S7284>/Logical' */
            0,                         /* '<S7284>/Logical2' */
            0,                         /* '<S7284>/Logical1' */
            0,                         /* '<S7285>/Logical3' */
            0,                         /* '<S7285>/Logical' */
            1,                         /* '<S7285>/Logical2' */
            1,                         /* '<S7285>/Logical1' */
            1,                         /* '<S7321>/Logical3' */
            1,                         /* '<S7321>/Logical' */
            0,                         /* '<S7321>/Logical2' */
            0,                         /* '<S7321>/Logical1' */
            0,                         /* '<S7322>/Logical3' */
            0,                         /* '<S7322>/Logical' */
            1,                         /* '<S7322>/Logical2' */
            1                          /* '<S7322>/Logical1' */
        }
        /* End of '<S5014>/RIPRgnNEQ0' */
#define CONSTB_STATEFLOWCHART_VDDR_AC_T_VARIANT_EXISTS
#endif
#ifndef CONSTB_STATEFLOWCHART_VDDR_AC_T_VARIANT_EXISTS
        0
#endif            /* CONSTB_STATEFLOWCHART_VDDR_AC_T_VARIANT_EXISTS undefined */
    }
    ,

    /* End of '<S5021>/Stateflow Chart' */
#define CONSTB_VDDR_AC_T_VARIANT_EXISTS
#endif

#if Rte_SysCon_Variant_VDDR_3

    /* Start of '<S5054>/CalcValid' */
    {
        /* Start of '<S956>/NegSwitching' */
        {
            0.0F,                      /* '<S5237>/Switch3' */
            3.402823466E+38F,          /* '<S5237>/Switch2' */
            0.0F,                      /* '<S5232>/Switch3' */
            3.402823466E+38F,          /* '<S5232>/Switch2' */
            0.0F,                      /* '<S5230>/Switch3' */
            3.402823466E+38F,          /* '<S5230>/Switch2' */
            1,                         /* '<S5237>/Greater Than or Equal ' */
            0,                         /* '<S5237>/Greater Than or Equal 1' */
            1,                         /* '<S5237>/Not Equal' */
            1,                         /* '<S5232>/Greater Than or Equal ' */
            0,                         /* '<S5232>/Greater Than or Equal 1' */
            1,                         /* '<S5232>/Not Equal' */
            1,                         /* '<S5230>/Greater Than or Equal ' */
            0,                         /* '<S5230>/Greater Than or Equal 1' */
            1,                         /* '<S5230>/Not Equal' */

            /* Start of '<S916>/U1True' */
            {
                0.0F,                  /* '<S5252>/Switch3' */
                3.402823466E+38F,      /* '<S5252>/Switch2' */
                1,                     /* '<S5252>/Greater Than or Equal ' */
                0,                     /* '<S5252>/Greater Than or Equal 1' */
                1                      /* '<S5252>/Not Equal' */
            }
            /* End of '<S916>/U1True' */
        }
        ,

        /* End of '<S956>/NegSwitching' */

        /* Start of '<S956>/PosSwitching' */
        {
            0.0F,                      /* '<S5271>/Switch3' */
            3.402823466E+38F,          /* '<S5271>/Switch2' */
            0.0F,                      /* '<S5266>/Switch3' */
            3.402823466E+38F,          /* '<S5266>/Switch2' */
            0.0F,                      /* '<S5264>/Switch3' */
            3.402823466E+38F,          /* '<S5264>/Switch2' */
            1,                         /* '<S5271>/Greater Than or Equal ' */
            0,                         /* '<S5271>/Greater Than or Equal 1' */
            1,                         /* '<S5271>/Not Equal' */
            1,                         /* '<S5266>/Greater Than or Equal ' */
            0,                         /* '<S5266>/Greater Than or Equal 1' */
            1,                         /* '<S5266>/Not Equal' */
            1,                         /* '<S5264>/Greater Than or Equal ' */
            0,                         /* '<S5264>/Greater Than or Equal 1' */
            1,                         /* '<S5264>/Not Equal' */

            /* Start of '<S882>/U1True' */
            {
                0.0F,                  /* '<S5286>/Switch3' */
                3.402823466E+38F,      /* '<S5286>/Switch2' */
                1,                     /* '<S5286>/Greater Than or Equal ' */
                0,                     /* '<S5286>/Greater Than or Equal 1' */
                1                      /* '<S5286>/Not Equal' */
            }
            /* End of '<S882>/U1True' */
        }
        ,

        /* End of '<S956>/PosSwitching' */

        /* Start of '<S956>/LowNo' */
        {
            0.0F,                      /* '<S5203>/Switch3' */
            3.402823466E+38F,          /* '<S5203>/Switch2' */
            0.0F,                      /* '<S5198>/Switch3' */
            3.402823466E+38F,          /* '<S5198>/Switch2' */
            0.0F,                      /* '<S5196>/Switch3' */
            3.402823466E+38F,          /* '<S5196>/Switch2' */
            1,                         /* '<S5203>/Greater Than or Equal ' */
            0,                         /* '<S5203>/Greater Than or Equal 1' */
            1,                         /* '<S5203>/Not Equal' */
            1,                         /* '<S5198>/Greater Than or Equal ' */
            0,                         /* '<S5198>/Greater Than or Equal 1' */
            1,                         /* '<S5198>/Not Equal' */
            1,                         /* '<S5196>/Greater Than or Equal ' */
            0,                         /* '<S5196>/Greater Than or Equal 1' */
            1,                         /* '<S5196>/Not Equal' */

            /* Start of '<S916>/U1True' */
            {
                0.0F,                  /* '<S5218>/Switch3' */
                3.402823466E+38F,      /* '<S5218>/Switch2' */
                1,                     /* '<S5218>/Greater Than or Equal ' */
                0,                     /* '<S5218>/Greater Than or Equal 1' */
                1                      /* '<S5218>/Not Equal' */
            }
            /* End of '<S916>/U1True' */
        }
        /* End of '<S956>/LowNo' */
    }
    ,

    /* End of '<S5054>/CalcValid' */
#define CONSTB_VDDR_AC_T_VARIANT_EXISTS
#endif

#if Rte_SysCon_Variant_VDDR_3

    /* Start of '<S5053>/CalcValid' */
    {
        /* Start of '<S846>/NegSwitching' */
        {
            0.0F,                      /* '<S5127>/Switch3' */
            3.402823466E+38F,          /* '<S5127>/Switch2' */
            0.0F,                      /* '<S5122>/Switch3' */
            3.402823466E+38F,          /* '<S5122>/Switch2' */
            0.0F,                      /* '<S5120>/Switch3' */
            3.402823466E+38F,          /* '<S5120>/Switch2' */
            1,                         /* '<S5127>/Greater Than or Equal ' */
            0,                         /* '<S5127>/Greater Than or Equal 1' */
            1,                         /* '<S5127>/Not Equal' */
            1,                         /* '<S5122>/Greater Than or Equal ' */
            0,                         /* '<S5122>/Greater Than or Equal 1' */
            1,                         /* '<S5122>/Not Equal' */
            1,                         /* '<S5120>/Greater Than or Equal ' */
            0,                         /* '<S5120>/Greater Than or Equal 1' */
            1,                         /* '<S5120>/Not Equal' */

            /* Start of '<S916>/U1True' */
            {
                0.0F,                  /* '<S5142>/Switch3' */
                3.402823466E+38F,      /* '<S5142>/Switch2' */
                1,                     /* '<S5142>/Greater Than or Equal ' */
                0,                     /* '<S5142>/Greater Than or Equal 1' */
                1                      /* '<S5142>/Not Equal' */
            }
            /* End of '<S916>/U1True' */
        }
        ,

        /* End of '<S846>/NegSwitching' */

        /* Start of '<S846>/PosSwitching' */
        {
            0.0F,                      /* '<S5161>/Switch3' */
            3.402823466E+38F,          /* '<S5161>/Switch2' */
            0.0F,                      /* '<S5156>/Switch3' */
            3.402823466E+38F,          /* '<S5156>/Switch2' */
            0.0F,                      /* '<S5154>/Switch3' */
            3.402823466E+38F,          /* '<S5154>/Switch2' */
            1,                         /* '<S5161>/Greater Than or Equal ' */
            0,                         /* '<S5161>/Greater Than or Equal 1' */
            1,                         /* '<S5161>/Not Equal' */
            1,                         /* '<S5156>/Greater Than or Equal ' */
            0,                         /* '<S5156>/Greater Than or Equal 1' */
            1,                         /* '<S5156>/Not Equal' */
            1,                         /* '<S5154>/Greater Than or Equal ' */
            0,                         /* '<S5154>/Greater Than or Equal 1' */
            1,                         /* '<S5154>/Not Equal' */

            /* Start of '<S882>/U1True' */
            {
                0.0F,                  /* '<S5176>/Switch3' */
                3.402823466E+38F,      /* '<S5176>/Switch2' */
                1,                     /* '<S5176>/Greater Than or Equal ' */
                0,                     /* '<S5176>/Greater Than or Equal 1' */
                1                      /* '<S5176>/Not Equal' */
            }
            /* End of '<S882>/U1True' */
        }
        ,

        /* End of '<S846>/PosSwitching' */

        /* Start of '<S846>/LowNo' */
        {
            0.0F,                      /* '<S5093>/Switch3' */
            3.402823466E+38F,          /* '<S5093>/Switch2' */
            0.0F,                      /* '<S5088>/Switch3' */
            3.402823466E+38F,          /* '<S5088>/Switch2' */
            0.0F,                      /* '<S5086>/Switch3' */
            3.402823466E+38F,          /* '<S5086>/Switch2' */
            1,                         /* '<S5093>/Greater Than or Equal ' */
            0,                         /* '<S5093>/Greater Than or Equal 1' */
            1,                         /* '<S5093>/Not Equal' */
            1,                         /* '<S5088>/Greater Than or Equal ' */
            0,                         /* '<S5088>/Greater Than or Equal 1' */
            1,                         /* '<S5088>/Not Equal' */
            1,                         /* '<S5086>/Greater Than or Equal ' */
            0,                         /* '<S5086>/Greater Than or Equal 1' */
            1,                         /* '<S5086>/Not Equal' */

            /* Start of '<S882>/U1True' */
            {
                0.0F,                  /* '<S5108>/Switch3' */
                3.402823466E+38F,      /* '<S5108>/Switch2' */
                1,                     /* '<S5108>/Greater Than or Equal ' */
                0,                     /* '<S5108>/Greater Than or Equal 1' */
                1                      /* '<S5108>/Not Equal' */
            }
            /* End of '<S882>/U1True' */
        }
        /* End of '<S846>/LowNo' */
    }
    ,

    /* End of '<S5053>/CalcValid' */
#define CONSTB_VDDR_AC_T_VARIANT_EXISTS
#endif

#if Rte_SysCon_Variant_VDDR_1

    /* Start of '<S800>/Stateflow Chart' */
    {

#if Rte_SysCon_Variant_VDDR_1

        /* Start of '<S793>/RIPRgnAwd01' */
        {
            1,                         /* '<S1560>/DTCBlk8473' */
            7,                         /* '<S1560>/DTCBlk8474' */
            2,                         /* '<S1560>/DTCBlk8475' */
            3,                         /* '<S1560>/DTCBlk8476' */
            1,                         /* '<S1303>/DTCBlk8466' */
            7,                         /* '<S1303>/DTCBlk8467' */
            2,                         /* '<S1303>/DTCBlk8468' */
            4,                         /* '<S1303>/DTCBlk8469' */
            6,                         /* '<S1303>/DTCBlk8470' */
            5,                         /* '<S1303>/DTCBlk8471' */
            3                          /* '<S1303>/DTCBlk8472' */
        }
        ,

        /* End of '<S793>/RIPRgnAwd01' */
#define CONSTB_STATEFLOWCHART_VDDR_AC_T_VARIANT_EXISTS
#endif

#if Rte_SysCon_Variant_VDDR_1

        /* Start of '<S793>/RIPAwdNEW0' */
        {
            1,                         /* '<S1077>/Logical3' */
            1,                         /* '<S1077>/Logical' */
            0,                         /* '<S1077>/Logical2' */
            0,                         /* '<S1077>/Logical1' */
            0,                         /* '<S1078>/Logical3' */
            0,                         /* '<S1078>/Logical' */
            1,                         /* '<S1078>/Logical2' */
            1,                         /* '<S1078>/Logical1' */
            1,                         /* '<S1119>/Logical3' */
            1,                         /* '<S1119>/Logical' */
            0,                         /* '<S1119>/Logical2' */
            0,                         /* '<S1119>/Logical1' */
            0,                         /* '<S1120>/Logical3' */
            0,                         /* '<S1120>/Logical' */
            1,                         /* '<S1120>/Logical2' */
            1,                         /* '<S1120>/Logical1' */
            1,                         /* '<S1156>/Logical3' */
            1,                         /* '<S1156>/Logical' */
            0,                         /* '<S1156>/Logical2' */
            0,                         /* '<S1156>/Logical1' */
            0,                         /* '<S1157>/Logical3' */
            0,                         /* '<S1157>/Logical' */
            1,                         /* '<S1157>/Logical2' */
            1                          /* '<S1157>/Logical1' */
        }
        ,

        /* End of '<S793>/RIPAwdNEW0' */
#define CONSTB_STATEFLOWCHART_VDDR_AC_T_VARIANT_EXISTS
#endif

#if Rte_SysCon_Variant_VDDR_1

        /* Start of '<S793>/RIPRgnNEQ0' */
        {
            1,                         /* '<S3021>/Logical3' */
            1,                         /* '<S3021>/Logical' */
            0,                         /* '<S3021>/Logical2' */
            0,                         /* '<S3021>/Logical1' */
            0,                         /* '<S3022>/Logical3' */
            0,                         /* '<S3022>/Logical' */
            1,                         /* '<S3022>/Logical2' */
            1,                         /* '<S3022>/Logical1' */
            1,                         /* '<S3063>/Logical3' */
            1,                         /* '<S3063>/Logical' */
            0,                         /* '<S3063>/Logical2' */
            0,                         /* '<S3063>/Logical1' */
            0,                         /* '<S3064>/Logical3' */
            0,                         /* '<S3064>/Logical' */
            1,                         /* '<S3064>/Logical2' */
            1,                         /* '<S3064>/Logical1' */
            1,                         /* '<S3100>/Logical3' */
            1,                         /* '<S3100>/Logical' */
            0,                         /* '<S3100>/Logical2' */
            0,                         /* '<S3100>/Logical1' */
            0,                         /* '<S3101>/Logical3' */
            0,                         /* '<S3101>/Logical' */
            1,                         /* '<S3101>/Logical2' */
            1                          /* '<S3101>/Logical1' */
        }
        /* End of '<S793>/RIPRgnNEQ0' */
#define CONSTB_STATEFLOWCHART_VDDR_AC_T_VARIANT_EXISTS
#endif
#ifndef CONSTB_STATEFLOWCHART_VDDR_AC_T_VARIANT_EXISTS
        0
#endif            /* CONSTB_STATEFLOWCHART_VDDR_AC_T_VARIANT_EXISTS undefined */
    }
    ,

    /* End of '<S800>/Stateflow Chart' */
#define CONSTB_VDDR_AC_T_VARIANT_EXISTS
#endif

#if Rte_SysCon_Variant_VDDR_1

    /* Start of '<S833>/CalcValid' */
    {
        /* Start of '<S956>/NegSwitching' */
        {
            0.0F,                      /* '<S1016>/Switch3' */
            3.402823466E+38F,          /* '<S1016>/Switch2' */
            0.0F,                      /* '<S1011>/Switch3' */
            3.402823466E+38F,          /* '<S1011>/Switch2' */
            0.0F,                      /* '<S1009>/Switch3' */
            3.402823466E+38F,          /* '<S1009>/Switch2' */
            1,                         /* '<S1016>/Greater Than or Equal ' */
            0,                         /* '<S1016>/Greater Than or Equal 1' */
            1,                         /* '<S1016>/Not Equal' */
            1,                         /* '<S1011>/Greater Than or Equal ' */
            0,                         /* '<S1011>/Greater Than or Equal 1' */
            1,                         /* '<S1011>/Not Equal' */
            1,                         /* '<S1009>/Greater Than or Equal ' */
            0,                         /* '<S1009>/Greater Than or Equal 1' */
            1,                         /* '<S1009>/Not Equal' */

            /* Start of '<S916>/U1True' */
            {
                0.0F,                  /* '<S1031>/Switch3' */
                3.402823466E+38F,      /* '<S1031>/Switch2' */
                1,                     /* '<S1031>/Greater Than or Equal ' */
                0,                     /* '<S1031>/Greater Than or Equal 1' */
                1                      /* '<S1031>/Not Equal' */
            }
            /* End of '<S916>/U1True' */
        }
        ,

        /* End of '<S956>/NegSwitching' */

        /* Start of '<S956>/PosSwitching' */
        {
            0.0F,                      /* '<S1050>/Switch3' */
            3.402823466E+38F,          /* '<S1050>/Switch2' */
            0.0F,                      /* '<S1045>/Switch3' */
            3.402823466E+38F,          /* '<S1045>/Switch2' */
            0.0F,                      /* '<S1043>/Switch3' */
            3.402823466E+38F,          /* '<S1043>/Switch2' */
            1,                         /* '<S1050>/Greater Than or Equal ' */
            0,                         /* '<S1050>/Greater Than or Equal 1' */
            1,                         /* '<S1050>/Not Equal' */
            1,                         /* '<S1045>/Greater Than or Equal ' */
            0,                         /* '<S1045>/Greater Than or Equal 1' */
            1,                         /* '<S1045>/Not Equal' */
            1,                         /* '<S1043>/Greater Than or Equal ' */
            0,                         /* '<S1043>/Greater Than or Equal 1' */
            1,                         /* '<S1043>/Not Equal' */

            /* Start of '<S882>/U1True' */
            {
                0.0F,                  /* '<S1065>/Switch3' */
                3.402823466E+38F,      /* '<S1065>/Switch2' */
                1,                     /* '<S1065>/Greater Than or Equal ' */
                0,                     /* '<S1065>/Greater Than or Equal 1' */
                1                      /* '<S1065>/Not Equal' */
            }
            /* End of '<S882>/U1True' */
        }
        ,

        /* End of '<S956>/PosSwitching' */

        /* Start of '<S956>/LowNo' */
        {
            0.0F,                      /* '<S982>/Switch3' */
            3.402823466E+38F,          /* '<S982>/Switch2' */
            0.0F,                      /* '<S977>/Switch3' */
            3.402823466E+38F,          /* '<S977>/Switch2' */
            0.0F,                      /* '<S975>/Switch3' */
            3.402823466E+38F,          /* '<S975>/Switch2' */
            1,                         /* '<S982>/Greater Than or Equal ' */
            0,                         /* '<S982>/Greater Than or Equal 1' */
            1,                         /* '<S982>/Not Equal' */
            1,                         /* '<S977>/Greater Than or Equal ' */
            0,                         /* '<S977>/Greater Than or Equal 1' */
            1,                         /* '<S977>/Not Equal' */
            1,                         /* '<S975>/Greater Than or Equal ' */
            0,                         /* '<S975>/Greater Than or Equal 1' */
            1,                         /* '<S975>/Not Equal' */

            /* Start of '<S916>/U1True' */
            {
                0.0F,                  /* '<S997>/Switch3' */
                3.402823466E+38F,      /* '<S997>/Switch2' */
                1,                     /* '<S997>/Greater Than or Equal ' */
                0,                     /* '<S997>/Greater Than or Equal 1' */
                1                      /* '<S997>/Not Equal' */
            }
            /* End of '<S916>/U1True' */
        }
        /* End of '<S956>/LowNo' */
    }
    ,

    /* End of '<S833>/CalcValid' */
#define CONSTB_VDDR_AC_T_VARIANT_EXISTS
#endif

#if Rte_SysCon_Variant_VDDR_1

    /* Start of '<S832>/CalcValid' */
    {
        /* Start of '<S846>/NegSwitching' */
        {
            0.0F,                      /* '<S906>/Switch3' */
            3.402823466E+38F,          /* '<S906>/Switch2' */
            0.0F,                      /* '<S901>/Switch3' */
            3.402823466E+38F,          /* '<S901>/Switch2' */
            0.0F,                      /* '<S899>/Switch3' */
            3.402823466E+38F,          /* '<S899>/Switch2' */
            1,                         /* '<S906>/Greater Than or Equal ' */
            0,                         /* '<S906>/Greater Than or Equal 1' */
            1,                         /* '<S906>/Not Equal' */
            1,                         /* '<S901>/Greater Than or Equal ' */
            0,                         /* '<S901>/Greater Than or Equal 1' */
            1,                         /* '<S901>/Not Equal' */
            1,                         /* '<S899>/Greater Than or Equal ' */
            0,                         /* '<S899>/Greater Than or Equal 1' */
            1,                         /* '<S899>/Not Equal' */

            /* Start of '<S916>/U1True' */
            {
                0.0F,                  /* '<S921>/Switch3' */
                3.402823466E+38F,      /* '<S921>/Switch2' */
                1,                     /* '<S921>/Greater Than or Equal ' */
                0,                     /* '<S921>/Greater Than or Equal 1' */
                1                      /* '<S921>/Not Equal' */
            }
            /* End of '<S916>/U1True' */
        }
        ,

        /* End of '<S846>/NegSwitching' */

        /* Start of '<S846>/PosSwitching' */
        {
            0.0F,                      /* '<S940>/Switch3' */
            3.402823466E+38F,          /* '<S940>/Switch2' */
            0.0F,                      /* '<S935>/Switch3' */
            3.402823466E+38F,          /* '<S935>/Switch2' */
            0.0F,                      /* '<S933>/Switch3' */
            3.402823466E+38F,          /* '<S933>/Switch2' */
            1,                         /* '<S940>/Greater Than or Equal ' */
            0,                         /* '<S940>/Greater Than or Equal 1' */
            1,                         /* '<S940>/Not Equal' */
            1,                         /* '<S935>/Greater Than or Equal ' */
            0,                         /* '<S935>/Greater Than or Equal 1' */
            1,                         /* '<S935>/Not Equal' */
            1,                         /* '<S933>/Greater Than or Equal ' */
            0,                         /* '<S933>/Greater Than or Equal 1' */
            1,                         /* '<S933>/Not Equal' */

            /* Start of '<S882>/U1True' */
            {
                0.0F,                  /* '<S955>/Switch3' */
                3.402823466E+38F,      /* '<S955>/Switch2' */
                1,                     /* '<S955>/Greater Than or Equal ' */
                0,                     /* '<S955>/Greater Than or Equal 1' */
                1                      /* '<S955>/Not Equal' */
            }
            /* End of '<S882>/U1True' */
        }
        ,

        /* End of '<S846>/PosSwitching' */

        /* Start of '<S846>/LowNo' */
        {
            0.0F,                      /* '<S872>/Switch3' */
            3.402823466E+38F,          /* '<S872>/Switch2' */
            0.0F,                      /* '<S867>/Switch3' */
            3.402823466E+38F,          /* '<S867>/Switch2' */
            0.0F,                      /* '<S865>/Switch3' */
            3.402823466E+38F,          /* '<S865>/Switch2' */
            1,                         /* '<S872>/Greater Than or Equal ' */
            0,                         /* '<S872>/Greater Than or Equal 1' */
            1,                         /* '<S872>/Not Equal' */
            1,                         /* '<S867>/Greater Than or Equal ' */
            0,                         /* '<S867>/Greater Than or Equal 1' */
            1,                         /* '<S867>/Not Equal' */
            1,                         /* '<S865>/Greater Than or Equal ' */
            0,                         /* '<S865>/Greater Than or Equal 1' */
            1,                         /* '<S865>/Not Equal' */

            /* Start of '<S882>/U1True' */
            {
                0.0F,                  /* '<S887>/Switch3' */
                3.402823466E+38F,      /* '<S887>/Switch2' */
                1,                     /* '<S887>/Greater Than or Equal ' */
                0,                     /* '<S887>/Greater Than or Equal 1' */
                1                      /* '<S887>/Not Equal' */
            }
            /* End of '<S882>/U1True' */
        }
        /* End of '<S846>/LowNo' */
    }
    /* End of '<S832>/CalcValid' */
#define CONSTB_VDDR_AC_T_VARIANT_EXISTS
#endif
#ifndef CONSTB_VDDR_AC_T_VARIANT_EXISTS
    0
#endif                           /* CONSTB_VDDR_AC_T_VARIANT_EXISTS undefined */
};

#define STOP_SEC_CONST_UNSPECIFIED_VDDR
#include "MemMap.h"

/* Constant parameters (default storage) */
#define START_SEC_CONST_UNSPECIFIED_VDDR
#include "MemMap.h"

CONST(ConstP_VDDR_ac_T, VDDR_VAR_INIT) VDDR_ac_ConstP =
{

#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

    /* Expression: single([1:5])
     * Referenced by: '<S4177>/Constant Value'
     */
    {
        1.0F, 2.0F, 3.0F, 4.0F, 5.0F
    },

#endif

#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

    /* Expression: single([3:8])
     * Referenced by: '<S4177>/Constant Value7'
     */
    {
        3.0F, 4.0F, 5.0F, 6.0F, 7.0F, 8.0F
    },

#endif

#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

    /* Pooled Parameter (Expression: uint8([1:5]))
     * Referenced by:
     *   '<S4177>/Constant Value1'
     *   '<S4177>/Constant Value2'
     *   '<S4177>/Constant Value3'
     *   '<S4177>/Constant Value4'
     *   '<S4177>/Constant Value44'
     *   '<S4177>/Constant Value5'
     *   '<S4177>/Constant Value6'
     */
    {
        1U, 2U, 3U, 4U, 5U
    },

#endif

#ifndef CONSTP_VDDR_AC_T_VARIANT_EXISTS

    0
#endif
};

#define STOP_SEC_CONST_UNSPECIFIED_VDDR
#include "MemMap.h"

/* Block signals (default storage) */
#define START_SEC_VAR_CLEARED_UNSPECIFIED_VDDR
#include "MemMap.h"

VAR(B_VDDR_ac_T, VDDR_VAR_INIT) VDDR_ac_B;

#define STOP_SEC_VAR_CLEARED_UNSPECIFIED_VDDR
#include "MemMap.h"
#if Rte_SysCon_Variant_VDDR_1

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Ta(VAR(float32, AUTOMATIC)
    rtu_Ta_min_in, VAR(float32, AUTOMATIC) rtu_Ta_max_in, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_Ta_min, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_Ta_max, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_Ta_CL);

#endif

#if Rte_SysCon_Variant_VDDR_1

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Tb(VAR(float32, AUTOMATIC)
    rtu_Tb_min_in, VAR(float32, AUTOMATIC) rtu_Tb_max_in, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_Tb_min, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_Tb_max, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_Tb_CL);

#endif

#if Rte_SysCon_Variant_VDDR_1

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Tc(VAR(float32, AUTOMATIC)
    rtu_Tc_min_in, VAR(float32, AUTOMATIC) rtu_Tc_max_in, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_Tb_min, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_Tb_max, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_Tb_CL);

#endif

#if Rte_SysCon_Variant_VDDR_1

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Ti(VAR(float32, AUTOMATIC)
    rtu_Ti_min_in, VAR(float32, AUTOMATIC) rtu_Ti_max_in, VAR(float32, AUTOMATIC)
    rtu_Ti_Cloop, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_Ti_min, P2VAR
    (float32, AUTOMATIC, VDDR_VAR_INIT) rty_Ti_max, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_Ti_CL);

#endif

#if Rte_SysCon_Variant_VDDR_1

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_To(VAR(float32, AUTOMATIC)
    rtu_To_min_in, VAR(float32, AUTOMATIC) rtu_To_max_in, VAR(float32, AUTOMATIC)
    rtu_To_Cloop, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_To_min, P2VAR
    (float32, AUTOMATIC, VDDR_VAR_INIT) rty_To_max, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_To_CL);

#endif

#if Rte_SysCon_Variant_VDDR_1

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Tof(VAR(float32, AUTOMATIC)
    rtu_Tof_min_in, VAR(float32, AUTOMATIC) rtu_Tof_max_in, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_Tof_min, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_Tof_max, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_Tof_CL);

#endif

#if Rte_SysCon_Variant_VDDR_1

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Tor(VAR(float32, AUTOMATIC)
    rtu_Tor_min_in, VAR(float32, AUTOMATIC) rtu_Tor_max_in, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_Tor_min, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_Tor_max, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_Tor_CL);

#endif

#if Rte_SysCon_Variant_VDDR_1

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Tlf(VAR(float32, AUTOMATIC)
    rtu_Tlf_min_in, VAR(float32, AUTOMATIC) rtu_Tlf_max_in, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_Tlf_min, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_Tlf_max, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_Tlf_CL);

#endif

#if Rte_SysCon_Variant_VDDR_1

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Timp(VAR(float32, AUTOMATIC)
    rtu_Timp_min_in, VAR(float32, AUTOMATIC) rtu_Timp_max_in, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_Timp_min, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_Timp_max, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_Timp_CL);

#endif

#if Rte_SysCon_Variant_VDDR_1

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Tc1(VAR(float32, AUTOMATIC)
    rtu_Tc1_min_in, VAR(float32, AUTOMATIC) rtu_Tc1_max_in, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_Tc1_min, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_Tc1_max, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_Tc1_CL);

#endif

#if Rte_SysCon_Variant_VDDR_1

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Tc2(VAR(float32, AUTOMATIC)
    rtu_Tc2_min_in, VAR(float32, AUTOMATIC) rtu_Tc2_max_in, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_Tc2_min, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_Tc2_max, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_Tc2_CL);

#endif

#if Rte_SysCon_Variant_VDDR_1

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Tc3(VAR(float32, AUTOMATIC)
    rtu_Tc3_min_in, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_Tc3_min, P2VAR
    (float32, AUTOMATIC, VDDR_VAR_INIT) rty_Tc3_max, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_Tc3_CL);

#endif

#if Rte_SysCon_Variant_VDDR_1

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Tc4(VAR(float32, AUTOMATIC)
    rtu_Tc4_min_in, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_Tc4_min, P2VAR
    (float32, AUTOMATIC, VDDR_VAR_INIT) rty_Tc4_max, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_Tc4_CL);

#endif

#if Rte_SysCon_Variant_VDDR_1

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Ni(VAR(float32, AUTOMATIC)
    rtu_Ni_min_in, VAR(float32, AUTOMATIC) rtu_Ni_max_in, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_Ni_min, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_Ni_max, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_Ni_CL);

#endif

#if Rte_SysCon_Variant_VDDR_1

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Nidot(VAR(float32, AUTOMATIC)
    rtu_Nidot_min_in, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_Nidot_min,
    P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_Nidot_max, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_Nidot_CL);

#endif

#if Rte_SysCon_Variant_VDDR_1

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_No(VAR(float32, AUTOMATIC)
    rtu_No_min_in, VAR(float32, AUTOMATIC) rtu_No_max_in, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_No_min, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_No_max, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_No_CL);

#endif

#if Rte_SysCon_Variant_VDDR_1

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Nodot(VAR(float32, AUTOMATIC)
    rtu_Nodot_min_in, VAR(float32, AUTOMATIC) rtu_Nodot_max_in, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_Nodot_min, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_Nodot_max, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_Nodot_CL);

#endif

#if Rte_SysCon_Variant_VDDR_1

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Nx(VAR(float32, AUTOMATIC)
    rtu_Nx_min_in, VAR(float32, AUTOMATIC) rtu_Nx_max_in, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_Nx_min, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_Nx_max, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_Nx_CL);

#endif

#if Rte_SysCon_Variant_VDDR_1

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Nxdot(VAR(float32, AUTOMATIC)
    rtu_Nxdot_min_in, VAR(float32, AUTOMATIC) rtu_Nxdot_CL_In, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_Nxdot_min, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_Nxdot_max, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_Nxdot_CL);

#endif

#if Rte_SysCon_Variant_VDDR_1

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Ta_d(VAR(float32, AUTOMATIC)
    rtu_Ta_min_in, VAR(float32, AUTOMATIC) rtu_Ta_max_in, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_Ta_min, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_Ta_max, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_Ta_Gamma);

#endif

#if Rte_SysCon_Variant_VDDR_1

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Tb_o(VAR(float32, AUTOMATIC)
    rtu_Tb_min_in, VAR(float32, AUTOMATIC) rtu_Tb_max_in, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_Tb_min, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_Tb_max, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_Tb_Gamma);

#endif

#if Rte_SysCon_Variant_VDDR_1

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Tc_k(VAR(float32, AUTOMATIC)
    rtu_Tc_min_in, VAR(float32, AUTOMATIC) rtu_Tc_max_in, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_Tc_min, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_Tc_max, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_Tb_Gamma);

#endif

#if Rte_SysCon_Variant_VDDR_1

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Ti_l(VAR(float32, AUTOMATIC)
    rtu_Ti_min_in, VAR(float32, AUTOMATIC) rtu_Ti_max_in, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_Ti_min, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_Ti_max, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_Ti_Gamma);

#endif

#if Rte_SysCon_Variant_VDDR_1

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_To_k(VAR(float32, AUTOMATIC)
    rtu_To_min_in, VAR(float32, AUTOMATIC) rtu_To_max_in, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_To_min, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_To_max, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_To_Gamma);

#endif

#if Rte_SysCon_Variant_VDDR_1

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Tof_f(VAR(float32, AUTOMATIC)
    rtu_Tof_min_in, VAR(float32, AUTOMATIC) rtu_Tof_max_in, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_Tof_min, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_Tof_max, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_Tof_Gamma);

#endif

#if Rte_SysCon_Variant_VDDR_1

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Tor_h(VAR(float32, AUTOMATIC)
    rtu_Tor_min_in, VAR(float32, AUTOMATIC) rtu_Tor_max_in, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_Tor_min, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_Tor_max, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_Tor_Gamma);

#endif

#if Rte_SysCon_Variant_VDDR_1

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Tlf_n(VAR(float32, AUTOMATIC)
    rtu_Tlf_min_in, VAR(float32, AUTOMATIC) rtu_Tlf_max_in, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_Tlf_min, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_Tlf_max, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_Tlf_Gamma);

#endif

#if Rte_SysCon_Variant_VDDR_1

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Timp_i(VAR(float32, AUTOMATIC)
    rtu_Timp_min_in, VAR(float32, AUTOMATIC) rtu_Timp_max_in, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_Timp_min, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_Timp_max, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_Timp_Gamma);

#endif

#if Rte_SysCon_Variant_VDDR_1

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Tc1_b(VAR(float32, AUTOMATIC)
    rtu_Tc1_min_in, VAR(float32, AUTOMATIC) rtu_Tc1_max_in, VAR(float32,
    AUTOMATIC) rtu_TmxfromTa, VAR(float32, AUTOMATIC) rtu_Nc1, VAR(float32,
    AUTOMATIC) rtu_A1, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_Tc1_min,
    P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_Tc1_max, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_Tc1_Gamma);

#endif

#if Rte_SysCon_Variant_VDDR_1

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Tc2_o(VAR(float32, AUTOMATIC)
    rtu_Tc2_min_in, VAR(float32, AUTOMATIC) rtu_Tc2_max_in, VAR(float32,
    AUTOMATIC) rtu_TmxfromTa, VAR(float32, AUTOMATIC) rtu_Nc2, VAR(float32,
    AUTOMATIC) rtu_A1, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_Tc2_min,
    P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_Tc2_max, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_Tc2_Gamma);

#endif

#if Rte_SysCon_Variant_VDDR_1

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Tc3_i(VAR(float32, AUTOMATIC)
    rtu_Tc3_min_in, VAR(float32, AUTOMATIC) rtu_TmxfromTa, VAR(float32,
    AUTOMATIC) rtu_Nc3, VAR(float32, AUTOMATIC) rtu_A1, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_Tc3_min, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_Tc3_max, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_Tc3_Gamma);

#endif

#if Rte_SysCon_Variant_VDDR_1

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Tc4_o(VAR(float32, AUTOMATIC)
    rtu_Tc4_min_in, VAR(float32, AUTOMATIC) rtu_TmxfromTa, VAR(float32,
    AUTOMATIC) rtu_Nc4, VAR(float32, AUTOMATIC) rtu_A1, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_Tc4_min, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_Tc4_max, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_Tc4_Gamma);

#endif

#if Rte_SysCon_Variant_VDDR_1

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Ni_b(VAR(float32, AUTOMATIC)
    rtu_Ni_min_in, VAR(float32, AUTOMATIC) rtu_Ni_max_in, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_Ni_min, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_Ni_max, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_Ni_Gamma);

#endif

#if Rte_SysCon_Variant_VDDR_1

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Nidot_g(VAR(float32, AUTOMATIC)
    rtu_Nidot_min_in, VAR(float32, AUTOMATIC) rtu_Nidot_max_in, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_Nidot_min, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_Nidot_max, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_Nidot_Gamma);

#endif

#if Rte_SysCon_Variant_VDDR_1

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_No_b(VAR(float32, AUTOMATIC)
    rtu_No_min_in, VAR(float32, AUTOMATIC) rtu_No_max_in, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_No_min, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_No_max, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_No_Gamma);

#endif

#if Rte_SysCon_Variant_VDDR_1

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Nodot_c(VAR(float32, AUTOMATIC)
    rtu_Nodot_min_in, VAR(float32, AUTOMATIC) rtu_Nodot_max_in, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_Nodot_min, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_Nodot_max, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_Nodot_Gamma);

#endif

#if Rte_SysCon_Variant_VDDR_1

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Nx_k(VAR(float32, AUTOMATIC)
    rtu_Nx_min_in, VAR(float32, AUTOMATIC) rtu_Nx_max_in, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_Nx_min, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_Nx_max, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_Nx_Gamma);

#endif

#if Rte_SysCon_Variant_VDDR_1

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Nxdot_b(VAR(float32, AUTOMATIC)
    rtu_Nxdot_min_in, VAR(float32, AUTOMATIC) rtu_Nxdot_max_in, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_Nxdot_min, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_Nxdot_max, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_Nxdot_Gamma);

#endif

#if (Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3) || (Rte_SysCon_Variant_OPTL_3MtrEnbl && Rte_SysCon_Variant_VDDR_1)

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Index1(P2VAR(uint8, AUTOMATIC,
    VDDR_VAR_INIT) rty_Index);

#endif

#if (Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3) || (Rte_SysCon_Variant_OPTL_3MtrEnbl && Rte_SysCon_Variant_VDDR_1)

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Index2(P2VAR(uint8, AUTOMATIC,
    VDDR_VAR_INIT) rty_Index);

#endif

#if (Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3) || (Rte_SysCon_Variant_OPTL_3MtrEnbl && Rte_SysCon_Variant_VDDR_1)

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Index3(P2VAR(uint8, AUTOMATIC,
    VDDR_VAR_INIT) rty_Index);

#endif

#if (Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3) || (Rte_SysCon_Variant_OPTL_3MtrEnbl && Rte_SysCon_Variant_VDDR_1)

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Index4(P2VAR(uint8, AUTOMATIC,
    VDDR_VAR_INIT) rty_Index);

#endif

#if (Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3) || (Rte_SysCon_Variant_OPTL_3MtrEnbl && Rte_SysCon_Variant_VDDR_1)

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Index5(P2VAR(uint8, AUTOMATIC,
    VDDR_VAR_INIT) rty_Index);

#endif

#if Rte_SysCon_Variant_OPTL_3MtrEnbl && Rte_SysCon_Variant_VDDR_1

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Index6(P2VAR(uint8, AUTOMATIC,
    VDDR_VAR_INIT) rty_Index);

#endif

#if Rte_SysCon_Variant_OPTL_3MtrEnbl && Rte_SysCon_Variant_VDDR_1

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_ELSE(CONST(float32, AUTOMATIC)
    rtu_TSXRMatrix[114], VAR(float32, AUTOMATIC) rtu_Tm1Coefs, VAR(float32,
    AUTOMATIC) rtu_Tm1Coefs_p, VAR(float32, AUTOMATIC) rtu_Tm1Coefs_k, VAR
    (float32, AUTOMATIC) rtu_Tm2Coefs, VAR(float32, AUTOMATIC) rtu_Tm2Coefs_f,
    VAR(float32, AUTOMATIC) rtu_Tm2Coefs_o, VAR(float32, AUTOMATIC) rtu_Tm3Coefs,
    VAR(float32, AUTOMATIC) rtu_Tm3Coefs_m, VAR(float32, AUTOMATIC)
    rtu_Tm3Coefs_g, VAR(float32, AUTOMATIC) rtu_Tm4Coefs, VAR(float32, AUTOMATIC)
    rtu_Tm4Coefs_j, VAR(float32, AUTOMATIC) rtu_Tm4Coefs_g, VAR(float32,
    AUTOMATIC) rtu_Tm5Coefs, VAR(float32, AUTOMATIC) rtu_Tm5Coefs_h, VAR(float32,
    AUTOMATIC) rtu_Tm5Coefs_g, VAR(float32, AUTOMATIC) rtu_Tm6Coefs, VAR(float32,
    AUTOMATIC) rtu_Tm6Coefs_k, VAR(float32, AUTOMATIC) rtu_Tm6Coefs_a, CONST
    (float32, AUTOMATIC) rtu_Misc[6], VAR(float32, AUTOMATIC) rtu_Misc_b, VAR
    (float32, AUTOMATIC) rtu_Misc_c, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_TaMinOPTL, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_TaMaxOPTL, P2VAR
    (float32, AUTOMATIC, VDDR_VAR_INIT) rty_TbMinOPTL, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_TbMaxOPTL, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_TcMinOPTL, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_TcMaxOPTL, P2VAR
    (float32, AUTOMATIC, VDDR_VAR_INIT) rty_A1OPTL, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_A2OPTL, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_CaOPTL, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_B1OPTL, P2VAR
    (float32, AUTOMATIC, VDDR_VAR_INIT) rty_B2OPTL, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_CbOPTL, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_C1OPTL, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_C2OPTL, P2VAR
    (float32, AUTOMATIC, VDDR_VAR_INIT) rty_CcOPTL, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_Tm1CoefOPTL, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_Tm1CoefOPTL_p, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_Tm1CoefOPTL_k, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_Tm1CoefOPTL_a, VAR(float32, AUTOMATIC) rty_Tm1CoefOPTL_pk[3], P2VAR
    (float32, AUTOMATIC, VDDR_VAR_INIT) rty_Tm2CoefOPTL, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_Tm2CoefOPTL_c, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_Tm2CoefOPTL_a, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_Tm2CoefOPTL_i, VAR(float32, AUTOMATIC) rty_Tm2CoefOPTL_o[3], P2VAR
    (float32, AUTOMATIC, VDDR_VAR_INIT) rty_Tm3CoefOPTL, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_Tm3CoefOPTL_c, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_Tm3CoefOPTL_p, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_Tm3CoefOPTL_j, VAR(float32, AUTOMATIC) rty_Tm3CoefOPTL_e[3], P2VAR
    (float32, AUTOMATIC, VDDR_VAR_INIT) rty_Tm4CoefOPTL, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_Tm4CoefOPTL_f, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_Tm4CoefOPTL_b, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_Tm4CoefOPTL_i, VAR(float32, AUTOMATIC) rty_Tm4CoefOPTL_n[3], P2VAR
    (float32, AUTOMATIC, VDDR_VAR_INIT) rty_Tm5CoefOPTL, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_Tm5CoefOPTL_p, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_Tm5CoefOPTL_g, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_Tm5CoefOPTL_gg, VAR(float32, AUTOMATIC) rty_Tm5CoefOPTL_f[3], P2VAR
    (float32, AUTOMATIC, VDDR_VAR_INIT) rty_Tm6CoefOPTL, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_Tm6CoefOPTL_h, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_Tm6CoefOPTL_f, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_Tm6CoefOPTL_h1, VAR(float32, AUTOMATIC) rty_Tm6CoefOPTL_n[3], P2VAR
    (float32, AUTOMATIC, VDDR_VAR_INIT) rty_NaOPTL, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_TaCLOPTL, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_TofCLMinOPTL, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_TofCLMaxOPTL,
    P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_TorCLMinOPTL, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_TorCLMaxOPTL, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_TaMin_xOLOPTL, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_TaMax_xOLOPTL, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_TbMin_xOLOPTL, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_TbMax_xOLOPTL, VAR(float32, AUTOMATIC) rty_MiscOPTL[8], P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_TcTempFact, P2VAR(uint8, AUTOMATIC,
    VDDR_VAR_INIT) rty_EqualityCase, P2VAR(TeTSXR_e_Number, AUTOMATIC,
    VDDR_VAR_INIT) rty_EqualityEqnOut);

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_TkFrstPtMin(VAR(float32, AUTOMATIC)
    rtu_In1, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_Out1);

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_NoIntersection(VAR(float32, AUTOMATIC)
    rtu_x_min1, VAR(float32, AUTOMATIC) rtu_x_max1, VAR(float32, AUTOMATIC)
    rtu_x_min2, P2VAR(boolean, AUTOMATIC, VDDR_VAR_INIT) rty_Flag_x_intersection,
    P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_x_min, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_x_max);

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Intersection(VAR(float32, AUTOMATIC)
    rtu_In1, VAR(float32, AUTOMATIC) rtu_In2, P2VAR(boolean, AUTOMATIC,
    VDDR_VAR_INIT) rty_Flag_x_intersection, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_Out1, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_Out2);

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_KNEQ0(VAR(float32, AUTOMATIC)
    rtu_K_Tcr_from_Tm, VAR(float32, AUTOMATIC) rtu_D_Tm_Misc, VAR(float32,
    AUTOMATIC) rtu_Tcr_min, VAR(float32, AUTOMATIC) rtu_Tcr_max, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_Tm_min, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_Tm_max);

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_KEQ0(P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_Tm_min, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_Tm_max);

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Subsystem4(P2VAR(sint16, AUTOMATIC,
    VDDR_VAR_INIT) rty_Out1);

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Subsystem5(P2VAR(sint16, AUTOMATIC,
    VDDR_VAR_INIT) rty_Out1);

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Subsystem6(P2VAR(sint16, AUTOMATIC,
    VDDR_VAR_INIT) rty_Out1);

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Subsystem7(P2VAR(sint16, AUTOMATIC,
    VDDR_VAR_INIT) rty_Out1);

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Subsystem8(P2VAR(sint16, AUTOMATIC,
    VDDR_VAR_INIT) rty_Out1);

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Subsystem9(P2VAR(sint16, AUTOMATIC,
    VDDR_VAR_INIT) rty_Out1);

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Subsystem10(P2VAR(sint16, AUTOMATIC,
    VDDR_VAR_INIT) rty_Out1);

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Subsystem11(P2VAR(sint16, AUTOMATIC,
    VDDR_VAR_INIT) rty_Out1);

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Subsystem12(P2VAR(sint16, AUTOMATIC,
    VDDR_VAR_INIT) rty_Out1);

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Subsystem13(P2VAR(sint16, AUTOMATIC,
    VDDR_VAR_INIT) rty_Out1);

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_U1True(VAR(float32, AUTOMATIC)
    rtu_Den, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_Div);

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_else(P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_Out1);

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_LowNo(VAR(float32, AUTOMATIC)
    rtu_Ta2Tm1, VAR(float32, AUTOMATIC) rtu_Tb2Tm1, VAR(float32, AUTOMATIC)
    rtu_Tm1Misc, VAR(float32, AUTOMATIC) rtu_Tx2RIP, VAR(float32, AUTOMATIC)
    rtu_IntRIP, VAR(float32, AUTOMATIC) rtu_A1, VAR(float32, AUTOMATIC) rtu_A2,
    VAR(float32, AUTOMATIC) rtu_B1, VAR(float32, AUTOMATIC) rtu_B2, VAR(float32,
    AUTOMATIC) rtu_C, VAR(float32, AUTOMATIC) rtu_PBat, VAR(float32, AUTOMATIC)
    rtu_Ta2RIP, VAR(float32, AUTOMATIC) rtu_kRIP, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_TxAlongRIP, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_TyAlongRIP, P2VAR(boolean, AUTOMATIC, VDDR_VAR_INIT) rty_IntVld);

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_NegSwitching(VAR(float32, AUTOMATIC)
    rtu_Ta2Tm1, VAR(float32, AUTOMATIC) rtu_Tb2Tm1, VAR(float32, AUTOMATIC)
    rtu_Tm1Misc, VAR(float32, AUTOMATIC) rtu_Tx2RIP, VAR(float32, AUTOMATIC)
    rtu_IntRIP, VAR(float32, AUTOMATIC) rtu_A1, VAR(float32, AUTOMATIC) rtu_A2,
    VAR(float32, AUTOMATIC) rtu_B1, VAR(float32, AUTOMATIC) rtu_B2, VAR(float32,
    AUTOMATIC) rtu_C, VAR(float32, AUTOMATIC) rtu_PBat, VAR(float32, AUTOMATIC)
    rtu_Ta2RIP, VAR(float32, AUTOMATIC) rtu_kRIP, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_TxAlongRIP, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_TyAlongRIP, P2VAR(boolean, AUTOMATIC, VDDR_VAR_INIT) rty_IntVld);

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_ELSE_f(P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_TxAlongRIP, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_TyAlongRIP, P2VAR(boolean, AUTOMATIC, VDDR_VAR_INIT) rty_IntVld);

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_CalcValid(VAR(float32, AUTOMATIC)
    rtu_Ta2Tm1, VAR(float32, AUTOMATIC) rtu_Tb2Tm1, VAR(float32, AUTOMATIC)
    rtu_Tm1Misc, VAR(float32, AUTOMATIC) rtu_Tx2RIP, VAR(float32, AUTOMATIC)
    rtu_IntRIP, VAR(float32, AUTOMATIC) rtu_A1, VAR(float32, AUTOMATIC) rtu_A2,
    VAR(float32, AUTOMATIC) rtu_B1, VAR(float32, AUTOMATIC) rtu_B2, VAR(float32,
    AUTOMATIC) rtu_C, VAR(float32, AUTOMATIC) rtu_PBatMin, VAR(float32,
    AUTOMATIC) rtu_PBatMax, VAR(boolean, AUTOMATIC) rtu_PosSwitchingBEV, VAR
    (boolean, AUTOMATIC) rtu_NegSwitchingBEV, VAR(float32, AUTOMATIC) rtu_Ta2RIP,
    VAR(float32, AUTOMATIC) rtu_kRIP, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_TxAlongRIP, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_TyAlongRIP,
    P2VAR(boolean, AUTOMATIC, VDDR_VAR_INIT) rty_IntVld);

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_CalcValid_e(VAR(float32, AUTOMATIC)
    rtu_Ta2Tm1, VAR(float32, AUTOMATIC) rtu_Tb2Tm1, VAR(float32, AUTOMATIC)
    rtu_Tm1Misc, VAR(float32, AUTOMATIC) rtu_Tx2RIP, VAR(float32, AUTOMATIC)
    rtu_IntRIP, VAR(float32, AUTOMATIC) rtu_A1, VAR(float32, AUTOMATIC) rtu_A2,
    VAR(float32, AUTOMATIC) rtu_B1, VAR(float32, AUTOMATIC) rtu_B2, VAR(float32,
    AUTOMATIC) rtu_C, VAR(float32, AUTOMATIC) rtu_PBatMin, VAR(float32,
    AUTOMATIC) rtu_PBatMax, VAR(boolean, AUTOMATIC) rtu_PosSwitchingBEV, VAR
    (boolean, AUTOMATIC) rtu_NegSwitchingBEV, VAR(float32, AUTOMATIC) rtu_Ta2RIP,
    VAR(float32, AUTOMATIC) rtu_kRIP, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_TxAlongRIP, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_TyAlongRIP,
    P2VAR(boolean, AUTOMATIC, VDDR_VAR_INIT) rty_IntVld);

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_PointVld(VAR(float32, AUTOMATIC)
    rtu_TxIN, VAR(float32, AUTOMATIC) rtu_TyIN, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_TxOUT, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_TyOUT,
    P2VAR(boolean, AUTOMATIC, VDDR_VAR_INIT) rty_IntVld);

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_SQRTExist(VAR(float32, AUTOMATIC)
    rtu_Rad, VAR(float32, AUTOMATIC) rtu_TxCoef, VAR(float32, AUTOMATIC)
    rtu_Const, VAR(float32, AUTOMATIC) rtu_A, VAR(float32, AUTOMATIC) rtu_B,
    P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_TxIntPos, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_TyIntPos, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_TxIntNeg, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_TyIntNeg, P2VAR(boolean, AUTOMATIC, VDDR_VAR_INIT) rty_Vld);

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_ELSE_i(P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_TxIntPos, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_TyIntPos, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_TxIntNeg, P2VAR
    (float32, AUTOMATIC, VDDR_VAR_INIT) rty_TyIntNeg, P2VAR(boolean, AUTOMATIC,
    VDDR_VAR_INIT) rty_Vld);

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_TxMinIntVld(VAR(float32, AUTOMATIC)
    rtu_RMax, VAR(float32, AUTOMATIC) rtu_TxCoord, VAR(float32, AUTOMATIC)
    rtu_TyCoord, VAR(float32, AUTOMATIC) rtu_Tx2RIPRgn, VAR(float32, AUTOMATIC)
    rtu_IntRIPRgn, VAR(float32, AUTOMATIC) rtu_TxMin, VAR(float32, AUTOMATIC)
    rtu_TxMax, VAR(float32, AUTOMATIC) rtu_TyMin, VAR(float32, AUTOMATIC)
    rtu_TyMax, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_TxHMinus, P2VAR
    (float32, AUTOMATIC, VDDR_VAR_INIT) rty_TyHMinus, P2VAR(boolean, AUTOMATIC,
    VDDR_VAR_INIT) rty_PointVldBool);

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_ELSEMin(VAR(float32, AUTOMATIC)
    rtu_TxMin, VAR(float32, AUTOMATIC) rtu_TyMin, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_TxHMinus, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_TyHMinus, P2VAR(boolean, AUTOMATIC, VDDR_VAR_INIT) rty_PointVldBool);

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_TxLimit(VAR(float32, AUTOMATIC)
    rtu_TxCoef, VAR(float32, AUTOMATIC) rtu_Const, VAR(float32, AUTOMATIC)
    rtu_Lmit, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_TxOut, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_TyOut);

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_TyLimit(VAR(float32, AUTOMATIC)
    rtu_TxCoef, VAR(float32, AUTOMATIC) rtu_Const, VAR(float32, AUTOMATIC)
    rtu_Lmit, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_TxOut, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_TyOut);

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_TyLimit1(P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_TxOut, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_TyOut);

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_RMaxIntersection(VAR(float32,
    AUTOMATIC) rtu_Tx, VAR(float32, AUTOMATIC) rtu_Ty, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_TxOUT, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_TyOUT,
    P2VAR(boolean, AUTOMATIC, VDDR_VAR_INIT) rty_IntVld);

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_TxMinIntVld_k(VAR(float32, AUTOMATIC)
    rtu_RMin, VAR(float32, AUTOMATIC) rtu_RMax, VAR(float32, AUTOMATIC)
    rtu_TxCoord, VAR(float32, AUTOMATIC) rtu_TyCoord, VAR(float32, AUTOMATIC)
    rtu_TxMin, VAR(float32, AUTOMATIC) rtu_TyMin, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_TxHMinus, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_TyHMinus, P2VAR(boolean, AUTOMATIC, VDDR_VAR_INIT) rty_PointVldBool);

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_BothVld(VAR(float32, AUTOMATIC)
    rtu_TxRIPRgnQuad, VAR(float32, AUTOMATIC) rtu_TyRIPRgnQuad, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_TxOfHMinus, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_TyOfHMinus, P2VAR(boolean, AUTOMATIC, VDDR_VAR_INIT)
    rty_HMinusVld);

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_ELSE_j(VAR(float32, AUTOMATIC)
    rtu_TxMin, VAR(float32, AUTOMATIC) rtu_TyMin, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_TxOfHMinus, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_TyOfHMinus, P2VAR(boolean, AUTOMATIC, VDDR_VAR_INIT) rty_HMinusVld);

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_RIPRgnNEQ0(VAR(float32, AUTOMATIC)
    rtu_RMin, VAR(float32, AUTOMATIC) rtu_RMax, VAR(float32, AUTOMATIC)
    rtu_TxMin, VAR(float32, AUTOMATIC) rtu_TxMax, VAR(float32, AUTOMATIC)
    rtu_TyMin, VAR(float32, AUTOMATIC) rtu_TyMax, VAR(float32, AUTOMATIC)
    rtu_Tx2RIPRgn, VAR(float32, AUTOMATIC) rtu_IntRIPRgn, VAR(boolean, AUTOMATIC)
    rtu_PosSwitchingBEV, VAR(boolean, AUTOMATIC) rtu_NegSwitchingBEV, VAR
    (float32, AUTOMATIC) rtu_TxRIP, VAR(float32, AUTOMATIC) rtu_TyRIP, VAR
    (boolean, AUTOMATIC) rtu_IntVld, P2VAR(B_RIPRgnNEQ0_VDDR_ac_T, AUTOMATIC,
    VDDR_VAR_INIT) localB);

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_TxMaxIntVld(VAR(float32, AUTOMATIC)
    rtu_RMax, VAR(float32, AUTOMATIC) rtu_TxCoord, VAR(float32, AUTOMATIC)
    rtu_TyCoord, VAR(float32, AUTOMATIC) rtu_Tx2RIPAwd, VAR(float32, AUTOMATIC)
    rtu_IntRIPAwd, VAR(float32, AUTOMATIC) rtu_TxMin, VAR(float32, AUTOMATIC)
    rtu_TxMax, VAR(float32, AUTOMATIC) rtu_TyMin, VAR(float32, AUTOMATIC)
    rtu_TyMax, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_TxHMinus, P2VAR
    (float32, AUTOMATIC, VDDR_VAR_INIT) rty_TyHMinus, P2VAR(boolean, AUTOMATIC,
    VDDR_VAR_INIT) rty_PointVldBool);

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_ELSEMax(VAR(float32, AUTOMATIC)
    rtu_TxMax, VAR(float32, AUTOMATIC) rtu_TyMax, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_TxHMinus, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_TyHMinus, P2VAR(boolean, AUTOMATIC, VDDR_VAR_INIT) rty_PointVldBool);

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_TxMaxIntVld_e(VAR(float32, AUTOMATIC)
    rtu_RMin, VAR(float32, AUTOMATIC) rtu_RMax, VAR(float32, AUTOMATIC)
    rtu_TxCoord, VAR(float32, AUTOMATIC) rtu_TyCoord, VAR(float32, AUTOMATIC)
    rtu_TxMax, VAR(float32, AUTOMATIC) rtu_TyMax, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_TxHMinus, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_TyHMinus, P2VAR(boolean, AUTOMATIC, VDDR_VAR_INIT) rty_PointVldBool);

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_BothVld_p(VAR(float32, AUTOMATIC)
    rtu_TxRIPAwdQuad, VAR(float32, AUTOMATIC) rtu_TyRIPAwdQuad, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_TxOfHPlus, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_TyOfHPlus, P2VAR(boolean, AUTOMATIC, VDDR_VAR_INIT)
    rty_HPlusVld);

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_ELSE_b(VAR(float32, AUTOMATIC)
    rtu_TxMax, VAR(float32, AUTOMATIC) rtu_TyMax, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_TxOfHPlus, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_TyOfHPlus, P2VAR(boolean, AUTOMATIC, VDDR_VAR_INIT) rty_HPlusVld);

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_RIPAwdNEW0(VAR(float32, AUTOMATIC)
    rtu_RMin, VAR(float32, AUTOMATIC) rtu_RMax, VAR(float32, AUTOMATIC)
    rtu_TxMin, VAR(float32, AUTOMATIC) rtu_TxMax, VAR(float32, AUTOMATIC)
    rtu_TyMin, VAR(float32, AUTOMATIC) rtu_TyMax, VAR(float32, AUTOMATIC)
    rtu_Tx2RIPAwd, VAR(float32, AUTOMATIC) rtu_IntRIPAwd, VAR(boolean, AUTOMATIC)
    rtu_PosSwitchingBEV, VAR(boolean, AUTOMATIC) rtu_NegSwitchingBEV, VAR
    (float32, AUTOMATIC) rtu_TxRIP, VAR(float32, AUTOMATIC) rtu_TyRIP, VAR
    (boolean, AUTOMATIC) rtu_IntVld, P2VAR(B_RIPAwdNEW0_VDDR_ac_T, AUTOMATIC,
    VDDR_VAR_INIT) localB);

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Subsystem1(VAR(float32, AUTOMATIC)
    rtu_Y_min, VAR(float32, AUTOMATIC) rtu_Y_max, P2VAR(B_Subsystem1_VDDR_ac_T,
    AUTOMATIC, VDDR_VAR_INIT) localB);

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Subsystem2(VAR(float32, AUTOMATIC)
    rtu_X_min, VAR(float32, AUTOMATIC) rtu_X_max, VAR(float32, AUTOMATIC)
    rtu_Y_min1, VAR(float32, AUTOMATIC) rtu_Y_max1, VAR(float32, AUTOMATIC)
    rtu_Rmax, P2VAR(B_Subsystem2_VDDR_ac_T, AUTOMATIC, VDDR_VAR_INIT) localB);

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Block1(VAR(float32, AUTOMATIC)
    rtu_x_min, VAR(float32, AUTOMATIC) rtu_x_max, VAR(float32, AUTOMATIC)
    rtu_Y_min, VAR(float32, AUTOMATIC) rtu_Y_max, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_X_Intersection, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_Y_Intersection);

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Block2p1(VAR(float32, AUTOMATIC)
    rtu_X_min, VAR(float32, AUTOMATIC) rtu_Y_max, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_X_Intersection, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_Y_Intersection);

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_IfActionSubsystem(VAR(float32,
    AUTOMATIC) rtu_In1, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_OutputParameter, P2VAR(boolean, AUTOMATIC, VDDR_VAR_INIT)
    rty_OutputParameter1);

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_IfActionSubsystem1(P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_OutputParameter, P2VAR(boolean, AUTOMATIC,
    VDDR_VAR_INIT) rty_OutputParameter1);

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Block2p3p1(VAR(float32, AUTOMATIC)
    rtu_X, VAR(float32, AUTOMATIC) rtu_y, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_X_Intersection, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_y_Intersection);

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Block2p3p2p1(VAR(float32, AUTOMATIC)
    rtu_X, VAR(float32, AUTOMATIC) rtu_y, VAR(float32, AUTOMATIC) rtu_x_min, VAR
    (float32, AUTOMATIC) rtu_x_max, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_X_Intersection, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_y_Intersection);

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Inside_the_range(VAR(float32,
    AUTOMATIC) rtu_value, VAR(float32, AUTOMATIC) rtu_min, VAR(float32,
    AUTOMATIC) rtu_max, P2VAR(B_Inside_the_range_VDDR_ac_T, AUTOMATIC,
    VDDR_VAR_INIT) localB);

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Block2p4(VAR(float32, AUTOMATIC)
    rtu_X_max, VAR(float32, AUTOMATIC) rtu_Y_min, VAR(float32, AUTOMATIC)
    rtu_Y_max, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_X_Intersection,
    P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_Y_Intersection);

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Block2(VAR(float32, AUTOMATIC)
    rtu_x_min, VAR(float32, AUTOMATIC) rtu_x_max, VAR(float32, AUTOMATIC)
    rtu_Y_min, VAR(float32, AUTOMATIC) rtu_Y_max, VAR(float32, AUTOMATIC)
    rtu_R_Min, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_X_Intersection,
    P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_Y_Intersection, P2VAR
    (B_Block2_VDDR_ac_T, AUTOMATIC, VDDR_VAR_INIT) localB);

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_IfActionSubsystem_i(VAR(float32,
    AUTOMATIC) rtu_In1, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_OutputParameter, P2VAR(boolean, AUTOMATIC, VDDR_VAR_INIT)
    rty_OutputParameter1);

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Block3(VAR(float32, AUTOMATIC)
    rtu_x_min, VAR(float32, AUTOMATIC) rtu_x_max, VAR(float32, AUTOMATIC)
    rtu_Y_min, VAR(float32, AUTOMATIC) rtu_Y_max, VAR(float32, AUTOMATIC)
    rtu_R_min, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_X_Intersection,
    P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_Y_Intersection, P2VAR
    (B_Block3_VDDR_ac_T, AUTOMATIC, VDDR_VAR_INIT) localB);

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Block4p1p3p1(VAR(float32, AUTOMATIC)
    rtu_X, VAR(float32, AUTOMATIC) rtu_y, VAR(float32, AUTOMATIC) rtu_y_min, VAR
    (float32, AUTOMATIC) rtu_y_max, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_X_Intersection, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_y_Intersection);

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Block4p2(VAR(float32, AUTOMATIC)
    rtu_Y_max, VAR(float32, AUTOMATIC) rtu_x_min, VAR(float32, AUTOMATIC)
    rtu_x_max, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_X_Intersection,
    P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_Y_Intersection);

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Block4(VAR(float32, AUTOMATIC)
    rtu_x_min, VAR(float32, AUTOMATIC) rtu_x_max, VAR(float32, AUTOMATIC)
    rtu_Y_min, VAR(float32, AUTOMATIC) rtu_Y_max, VAR(float32, AUTOMATIC)
    rtu_R_min, VAR(float32, AUTOMATIC) rtu_R_max, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_X_Intersection, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_Y_Intersection, P2VAR(B_Block4_VDDR_ac_T, AUTOMATIC, VDDR_VAR_INIT)
    localB);

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Block5(VAR(float32, AUTOMATIC)
    rtu_x_min, VAR(float32, AUTOMATIC) rtu_x_max, VAR(float32, AUTOMATIC)
    rtu_Y_min, VAR(float32, AUTOMATIC) rtu_Y_max, VAR(float32, AUTOMATIC)
    rtu_R_min, VAR(float32, AUTOMATIC) rtu_R_max, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_X_Intersection, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_Y_Intersection, P2VAR(B_Block5_VDDR_ac_T, AUTOMATIC, VDDR_VAR_INIT)
    localB);

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Block6p2p4(VAR(float32, AUTOMATIC)
    rtu_x_max, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_X_Intersection,
    P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_Y_Intersection);

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Block6p2p5(VAR(float32, AUTOMATIC)
    rtu_Rmax, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_X_Intersection, P2VAR
    (float32, AUTOMATIC, VDDR_VAR_INIT) rty_Y_Intersection);

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Block6p2p6(VAR(float32, AUTOMATIC)
    rtu_x_min, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_X_Intersection,
    P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_Y_Intersection);

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Block6p4p1p3(VAR(float32, AUTOMATIC)
    rtu_y_Min, VAR(float32, AUTOMATIC) rtu_y_Max, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_Ty_4);

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Block6(VAR(float32, AUTOMATIC)
    rtu_Xmin, VAR(float32, AUTOMATIC) rtu_Xmax, VAR(float32, AUTOMATIC) rtu_Ymin,
    VAR(float32, AUTOMATIC) rtu_Ymax, VAR(float32, AUTOMATIC) rtu_Rmin, VAR
    (float32, AUTOMATIC) rtu_Rmax, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_X_Intersection, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_Y_Intersection);

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Subsystem3(VAR(float32, AUTOMATIC)
    rtu_X_Min, VAR(float32, AUTOMATIC) rtu_X_Max, VAR(float32, AUTOMATIC)
    rtu_Y_Min, VAR(float32, AUTOMATIC) rtu_Y_Max, VAR(float32, AUTOMATIC)
    rtu_R_Min, VAR(float32, AUTOMATIC) rtu_R_Miax, VAR(boolean, AUTOMATIC)
    rtu_u1, VAR(boolean, AUTOMATIC) rtu_u2, VAR(boolean, AUTOMATIC) rtu_u3, VAR
    (boolean, AUTOMATIC) rtu_u4, VAR(boolean, AUTOMATIC) rtu_u5, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_Y_Lmt, P2VAR(B_Subsystem3_VDDR_ac_T, AUTOMATIC,
    VDDR_VAR_INIT) localB);

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Subsystem3_k(VAR(float32, AUTOMATIC)
    rtu_X_Min, VAR(float32, AUTOMATIC) rtu_X_Max, VAR(float32, AUTOMATIC)
    rtu_Y_Min, VAR(float32, AUTOMATIC) rtu_Y_Max, VAR(float32, AUTOMATIC)
    rtu_R_Min, VAR(float32, AUTOMATIC) rtu_R_Miax, VAR(boolean, AUTOMATIC)
    rtu_u1, VAR(boolean, AUTOMATIC) rtu_u2, VAR(boolean, AUTOMATIC) rtu_u3, VAR
    (boolean, AUTOMATIC) rtu_u4, VAR(boolean, AUTOMATIC) rtu_u5, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_X_Lmt, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_Y_Lmt, P2VAR(B_Subsystem3_VDDR_ac_g_T, AUTOMATIC, VDDR_VAR_INIT) localB);

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_IfActionSubsystem_j(VAR(float32,
    AUTOMATIC) rtu_In1, VAR(float32, AUTOMATIC) rtu_In2, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_OutputParameter, P2VAR(boolean, AUTOMATIC,
    VDDR_VAR_INIT) rty_OutputParameter1);

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_IfActionSubsystem_m(VAR(float32,
    AUTOMATIC) rtu_Tx_Tang, VAR(float32, AUTOMATIC) rtu_Ty_Tang, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_OutputParameter1, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_OutputParameter2);

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_IfActionSubsystem1_o(VAR(float32,
    AUTOMATIC) rtu_Tx_Max, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_OutputParameter, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_OutputParameter1);

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_IfActionSubsystem_c(VAR(float32,
    AUTOMATIC) rtu_TrqIntrsctn, VAR(float32, AUTOMATIC) rtu_Ty_Max, P2VAR
    (float32, AUTOMATIC, VDDR_VAR_INIT) rty_OutputParameter1, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_OutputParameter2);

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_IfActionSubsystem_g(VAR(float32,
    AUTOMATIC) rtu_Tx_Max, VAR(float32, AUTOMATIC) rtu_Trq_Intrsctn, P2VAR
    (float32, AUTOMATIC, VDDR_VAR_INIT) rty_OutputParameter1, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_OutputParameter2);

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_IfActionSubsystem1_d(VAR(float32,
    AUTOMATIC) rtu_Tx_Max, VAR(float32, AUTOMATIC) rtu_Ty_Min, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_OutputParameter1, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_OutputParameter2);

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_IfActionSubsystem_n(VAR(float32,
    AUTOMATIC) rtu_In1, VAR(float32, AUTOMATIC) rtu_In2, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_OutputParameter, P2VAR(boolean, AUTOMATIC,
    VDDR_VAR_INIT) rty_OutputParameter1);

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_IfActionSubsystem_a(VAR(float32,
    AUTOMATIC) rtu_TrqIntrsctn, VAR(float32, AUTOMATIC) rtu_Ty_Max, P2VAR
    (float32, AUTOMATIC, VDDR_VAR_INIT) rty_OutputParameter1, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_OutputParameter2);

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_IfActionSubsystem1_n(VAR(float32,
    AUTOMATIC) rtu_Tx_Max, VAR(float32, AUTOMATIC) rtu_R_Min, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_OutputParameter1, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_OutputParameter2);

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_CheckRad(VAR(float32, AUTOMATIC)
    rtu_Rad, P2VAR(B_CheckRad_VDDR_ac_T, AUTOMATIC, VDDR_VAR_INIT) localB);

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_OptVld(VAR(float32, AUTOMATIC)
    rtu_TxOpt, VAR(float32, AUTOMATIC) rtu_TyOpt, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_TxSol, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_TySol);

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Comp1(VAR(float32, AUTOMATIC) rtu_In1,
    VAR(float32, AUTOMATIC) rtu_In2, P2VAR(B_Comp1_VDDR_ac_T, AUTOMATIC,
    VDDR_VAR_INIT) localB);

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Pt1Vld(VAR(float32, AUTOMATIC)
    rtu_TxPt, VAR(float32, AUTOMATIC) rtu_TyPt, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_TxSol, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_TySol);

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_HSCR_MinOrMaxSoln(VAR(float32,
    AUTOMATIC) rtu_X_max, VAR(float32, AUTOMATIC) rtu_Y_max, VAR(float32,
    AUTOMATIC) rtu_X_min, VAR(float32, AUTOMATIC) rtu_Y_min, VAR(float32,
    AUTOMATIC) rtu_Tim_Donut_Slope, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_TxSol, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_TySol);

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Pbat_Flagtrue(VAR(float32, AUTOMATIC)
    rtu_InputParameter, VAR(float32, AUTOMATIC) rtu_InputParameter1, P2VAR
    (float32, AUTOMATIC, VDDR_VAR_INIT) rty_OutputParameter, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_OutputParameter1);

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_PassTxMinTyMax(VAR(float32, AUTOMATIC)
    rtu_TxMin, VAR(float32, AUTOMATIC) rtu_TyMax, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_TxCoord, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_TyCoord);

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_PosRt(VAR(float32, AUTOMATIC)
    rtu_TxIn, VAR(float32, AUTOMATIC) rtu_TyIn, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_TxOut, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_TyOut);

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_RIPRgnAwd01_Init(void);

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_RIPRgnAwd01_CleanupRTR(void);

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_RIPRgnAwd01(VAR(float32, AUTOMATIC)
    rtu_RMin, VAR(float32, AUTOMATIC) rtu_RMax, VAR(float32, AUTOMATIC)
    rtu_TxMin, VAR(float32, AUTOMATIC) rtu_TxMax, VAR(float32, AUTOMATIC)
    rtu_TyMin, VAR(float32, AUTOMATIC) rtu_TyMax, VAR(float32, AUTOMATIC)
    rtu_Tx2Tm1, VAR(float32, AUTOMATIC) rtu_Ty2Tm1, VAR(float32, AUTOMATIC)
    rtu_PBatMin, VAR(float32, AUTOMATIC) rtu_PBatMax, VAR(float32, AUTOMATIC)
    rtu_CSum, VAR(sint16, AUTOMATIC) rtu_Min0Max1, P2VAR(B_RIPRgnAwd01_VDDR_ac_T,
    AUTOMATIC, VDDR_VAR_INIT) localB);

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_StateflowChart_Init(void);

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR__StateflowChart_CleanupRTR(void);

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_StateflowChart(VAR(sint16, AUTOMATIC)
    rtu_Case, VAR(float32, AUTOMATIC) rtu_TxMinIn, VAR(float32, AUTOMATIC)
    rtu_TxMaxIn, VAR(float32, AUTOMATIC) rtu_TyMinIn, VAR(float32, AUTOMATIC)
    rtu_TyMaxIn, VAR(float32, AUTOMATIC) rtu_A2, VAR(float32, AUTOMATIC) rtu_B2,
    VAR(float32, AUTOMATIC) rtu_Tx2Tm1In, VAR(float32, AUTOMATIC) rtu_Ty2Tm1In,
    VAR(float32, AUTOMATIC) rtu_9, VAR(float32, AUTOMATIC) rtu_10, VAR(float32,
    AUTOMATIC) rtu_11, VAR(float32, AUTOMATIC) rtu_12, VAR(boolean, AUTOMATIC)
    rtu_13, VAR(boolean, AUTOMATIC) rtu_14, VAR(float32, AUTOMATIC) rtu_15, VAR
    (float32, AUTOMATIC) rtu_16, VAR(boolean, AUTOMATIC) rtu_17, VAR(float32,
    AUTOMATIC) rtu_18, VAR(float32, AUTOMATIC) rtu_19, VAR(float32, AUTOMATIC)
    rtu_20, VAR(float32, AUTOMATIC) rtu_21, VAR(boolean, AUTOMATIC) rtu_22, VAR
    (float32, AUTOMATIC) rtu_23, VAR(float32, AUTOMATIC) rtu_24, VAR(float32,
    AUTOMATIC) rtu_25, P2VAR(B_StateflowChart_VDDR_ac_T, AUTOMATIC,
    VDDR_VAR_INIT) localB);

#endif

#if Rte_SysCon_Variant_OPTL_3MtrEnbl && Rte_SysCon_Variant_VDDR_1

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_ELSEOptTrq(P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_OptTaOut, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_OptTbOut, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_OptTcOut);

#endif

#if Rte_SysCon_Variant_OPTL_3MtrEnbl && Rte_SysCon_Variant_VDDR_1

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_ELSEPwr(P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_OptPaOut, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_OptPbOut, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_OptPcOut);

#endif

#if Rte_SysCon_Variant_OPTL_3MtrEnbl && Rte_SysCon_Variant_VDDR_1

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_DecMinMaxAllELSE(P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_TaMinAllowedOut, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_TbMinAllowedOut, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_TcMinAllowedOut, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_TaMaxAllowedOut, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_TbMaxAllowedOut, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_TcMaxAllowedOut);

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_MtrTrqs2AxlTrqs(CONST(float32,
    AUTOMATIC) rtu_TSXRMat[114], CONST(float32, AUTOMATIC) rtu_Misc[6], VAR
    (float32, AUTOMATIC) rtu_TaOfToMin, VAR(float32, AUTOMATIC) rtu_TbOfToMin,
    VAR(float32, AUTOMATIC) rtu_TcOfToMin, VAR(float32, AUTOMATIC) rtu_TaOfToMax,
    VAR(float32, AUTOMATIC) rtu_TbOfToMax, VAR(float32, AUTOMATIC) rtu_TcOfToMax,
    P2VAR(B_MtrTrqs2AxlTrqs_VDDR_ac_T, AUTOMATIC, VDDR_VAR_INIT) localB);

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_VDDC_WEDOpnOp(P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_VeVDCR_M_HMinus_WEDOpen, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_VeVDCR_M_TaOfToMin_WEDOpen, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_VeVDCR_M_TbOfToMin_WEDOpen, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_VeVDCR_M_TxOfHMinus_WEDOpen, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_VeVDCR_M_TyOfHMinus_WEDOpen, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_VeVDCR_M_HPlus_WEDOpen, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_VeVDCR_M_TaOfToMax_WEDOpen, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_VeVDCR_M_TbOfToMax_WEDOpen, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_VeVDCR_M_TxOfHPlus_WEDOpen, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_VeVDCR_M_TyOfHPlus_WEDOpen, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_VeVDCR_M_TcOfToMin_WEDOpen, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_VeVDCR_M_TcOfToMax_WEDOpen, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_VeVDDR_M_ToMinFrntAtRipRgn_, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_VeVDDR_M_ToMinRrAtRipRgn_WE, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_VeVDDR_M_ToMaxFrntAtRipAWD_, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_VeVDDR_M_ToMaxRrAtRipAWD_WE);

#endif

#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_SaturateTa(VAR(float32, AUTOMATIC)
    rtu_MinLim, VAR(float32, AUTOMATIC) rtu_MaxLim, VAR(float32, AUTOMATIC)
    rtu_N, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_NPre_Out);

#endif

#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_UseOpt(P2VAR(uint8, AUTOMATIC,
    VDDR_VAR_INIT) rty_Mode);

#endif

#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Corners(P2VAR(uint8, AUTOMATIC,
    VDDR_VAR_INIT) rty_Mode);

#endif

#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_OvrdToOpt(P2VAR(uint8, AUTOMATIC,
    VDDR_VAR_INIT) rty_ModeOut);

#endif

#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_MNCuboid(VAR(float32, AUTOMATIC)
    rtu_TbPt1, VAR(float32, AUTOMATIC) rtu_TcPt1, VAR(float32, AUTOMATIC)
    rtu_TbPt2, VAR(float32, AUTOMATIC) rtu_TcPt2, VAR(TeTSXR_e_PrfrdComb,
    AUTOMATIC) rtu_DesiredComb, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_MOut, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_NOut, P2VAR
    (TeTSXR_e_PrfrdComb, AUTOMATIC, VDDR_VAR_INIT) rty_CombMode, P2VAR(uint8,
    AUTOMATIC, VDDR_VAR_INIT) rty_CombMthd);

#endif

#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_MNCuboid_l(VAR(float32, AUTOMATIC)
    rtu_TbPt1, VAR(float32, AUTOMATIC) rtu_TcPt1, VAR(float32, AUTOMATIC)
    rtu_TbPt2, VAR(float32, AUTOMATIC) rtu_TcPt2, VAR(TeTSXR_e_PrfrdComb,
    AUTOMATIC) rtu_DesiredComb, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_MOut, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_NOut, P2VAR
    (TeTSXR_e_PrfrdComb, AUTOMATIC, VDDR_VAR_INIT) rty_CombMode, P2VAR(uint8,
    AUTOMATIC, VDDR_VAR_INIT) rty_CombMthd);

#endif

#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_TSXRTaToTc(VAR(float32, AUTOMATIC)
    rtu_TExtreme, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_M, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_N, P2VAR(TeTSXR_e_PrfrdComb, AUTOMATIC,
    VDDR_VAR_INIT) rty_CombMode);

#endif

#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_TSXRTbToTc(VAR(float32, AUTOMATIC)
    rtu_TExtreme, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_M, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_N, P2VAR(TeTSXR_e_PrfrdComb, AUTOMATIC,
    VDDR_VAR_INIT) rty_CombMode);

#endif

#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_TSXRTcToTb(VAR(float32, AUTOMATIC)
    rtu_TExtreme, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_M, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_N, P2VAR(TeTSXR_e_PrfrdComb, AUTOMATIC,
    VDDR_VAR_INIT) rty_CombMode);

#endif

#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Else(VAR(TeTSXR_e_PrfrdComb,
    AUTOMATIC) rtu_CombModeELSE, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_M,
    P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_N, P2VAR(TeTSXR_e_PrfrdComb,
    AUTOMATIC, VDDR_VAR_INIT) rty_CombMode, P2VAR(boolean, AUTOMATIC,
    VDDR_VAR_INIT) rty_PreDetMN);

#endif

#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_EvalMN(VAR(float32, AUTOMATIC)
    rtu_TmxFromTa, VAR(float32, AUTOMATIC) rtu_TmxFromTb, VAR(float32, AUTOMATIC)
    rtu_TmxFromTc, VAR(float32, AUTOMATIC) rtu_TmxFromTi, VAR(float32, AUTOMATIC)
    rtu_TmxMin, VAR(float32, AUTOMATIC) rtu_TmxMax, CONST(float32, AUTOMATIC)
    rtu_Misc[5], VAR(uint8, AUTOMATIC) rtu_Index, CONST(TeTSXR_e_PrfrdComb,
    AUTOMATIC) rtu_CombArray[6], P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_M,
    P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_N, P2VAR(TeTSXR_e_PrfrdComb,
    AUTOMATIC, VDDR_VAR_INIT) rty_CombMode, P2VAR(boolean, AUTOMATIC,
    VDDR_VAR_INIT) rty_PreDetMN);

#endif

#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_ELSE_a(CONST(TeTSXR_e_PrfrdComb,
    AUTOMATIC) rtu_CombArray[6], P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_M,
    P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_N, P2VAR(TeTSXR_e_PrfrdComb,
    AUTOMATIC, VDDR_VAR_INIT) rty_CombMode, P2VAR(boolean, AUTOMATIC,
    VDDR_VAR_INIT) rty_PreDetMN);

#endif

#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Tm2IsTi(VAR(float32, AUTOMATIC)
    rtu_Ta2Tmx, VAR(float32, AUTOMATIC) rtu_Tb2Tmx, VAR(float32, AUTOMATIC)
    rtu_Tc2Tmx, VAR(float32, AUTOMATIC) rtu_A1, VAR(float32, AUTOMATIC) rtu_A2,
    VAR(float32, AUTOMATIC) rtu_Ca, VAR(float32, AUTOMATIC) rtu_B1, VAR(float32,
    AUTOMATIC) rtu_B2, VAR(float32, AUTOMATIC) rtu_Cb, VAR(float32, AUTOMATIC)
    rtu_C1, VAR(float32, AUTOMATIC) rtu_C2, VAR(float32, AUTOMATIC) rtu_Cc, VAR
    (float32, AUTOMATIC) rtu_Min, VAR(float32, AUTOMATIC) rtu_Max, VAR(float32,
    AUTOMATIC) rtu_Misc, VAR(float32, AUTOMATIC) rtu_TaMin, VAR(float32,
    AUTOMATIC) rtu_TaMax, VAR(float32, AUTOMATIC) rtu_TbMin, VAR(float32,
    AUTOMATIC) rtu_TbMax, VAR(float32, AUTOMATIC) rtu_TcMin, VAR(float32,
    AUTOMATIC) rtu_TcMax, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_TSXRCoef4Gen, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_MiscTerm4Gen,
    P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_DntSpc1GenPwr, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_DntSpc2GenPwr, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_DntSpcCGenPwr, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_TiMin, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_TiMax, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_TGenMin, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_TGenMax, P2VAR(TeTSXR_e_PrfrdComb, AUTOMATIC,
    VDDR_VAR_INIT) rty_GenMotor);

#endif

/*
 * Output and update for action system:
 *    '<S300>/Ta'
 *    '<S301>/Ta'
 *    '<S302>/Ta'
 *    '<S303>/Ta'
 *    '<S304>/Ta'
 *    '<S305>/Ta'
 */
#if Rte_SysCon_Variant_VDDR_1

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Ta(VAR(float32, AUTOMATIC)
    rtu_Ta_min_in, VAR(float32, AUTOMATIC) rtu_Ta_max_in, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_Ta_min, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_Ta_max, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_Ta_CL)
{
    /* Inport: '<S332>/Ta_min_in' */
    *rty_Ta_min = rtu_Ta_min_in;

    /* Inport: '<S332>/Ta_max_in' */
    *rty_Ta_max = rtu_Ta_max_in;

    /* SignalConversion generated from: '<S332>/Ta_CL' incorporates:
     *  Constant: '<S332>/Constant Value'
     */
    *rty_Ta_CL = 0.0F;
}

#endif

/*
 * Output and update for action system:
 *    '<S300>/Tb'
 *    '<S301>/Tb'
 *    '<S302>/Tb'
 *    '<S303>/Tb'
 *    '<S304>/Tb'
 *    '<S305>/Tb'
 */
#if Rte_SysCon_Variant_VDDR_1

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Tb(VAR(float32, AUTOMATIC)
    rtu_Tb_min_in, VAR(float32, AUTOMATIC) rtu_Tb_max_in, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_Tb_min, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_Tb_max, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_Tb_CL)
{
    /* Inport: '<S333>/Tb_min_in' */
    *rty_Tb_min = rtu_Tb_min_in;

    /* Inport: '<S333>/Tb_max_in' */
    *rty_Tb_max = rtu_Tb_max_in;

    /* SignalConversion generated from: '<S333>/Tb_CL' incorporates:
     *  Constant: '<S333>/Constant Value'
     */
    *rty_Tb_CL = 0.0F;
}

#endif

/*
 * Output and update for action system:
 *    '<S300>/Tc'
 *    '<S301>/Tc'
 *    '<S302>/Tc'
 *    '<S303>/Tc'
 *    '<S304>/Tc'
 *    '<S305>/Tc'
 */
#if Rte_SysCon_Variant_VDDR_1

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Tc(VAR(float32, AUTOMATIC)
    rtu_Tc_min_in, VAR(float32, AUTOMATIC) rtu_Tc_max_in, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_Tb_min, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_Tb_max, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_Tb_CL)
{
    /* Inport: '<S334>/Tc_min_in' */
    *rty_Tb_min = rtu_Tc_min_in;

    /* Inport: '<S334>/Tc_max_in' */
    *rty_Tb_max = rtu_Tc_max_in;

    /* SignalConversion generated from: '<S334>/Tb_CL' incorporates:
     *  Constant: '<S334>/Constant Value'
     */
    *rty_Tb_CL = 0.0F;
}

#endif

/*
 * Output and update for action system:
 *    '<S300>/Ti'
 *    '<S301>/Ti'
 *    '<S302>/Ti'
 *    '<S303>/Ti'
 *    '<S304>/Ti'
 *    '<S305>/Ti'
 */
#if Rte_SysCon_Variant_VDDR_1

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Ti(VAR(float32, AUTOMATIC)
    rtu_Ti_min_in, VAR(float32, AUTOMATIC) rtu_Ti_max_in, VAR(float32, AUTOMATIC)
    rtu_Ti_Cloop, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_Ti_min, P2VAR
    (float32, AUTOMATIC, VDDR_VAR_INIT) rty_Ti_max, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_Ti_CL)
{
    /* Inport: '<S339>/Ti_min_in' */
    *rty_Ti_min = rtu_Ti_min_in;

    /* Inport: '<S339>/Ti_max_in' */
    *rty_Ti_max = rtu_Ti_max_in;

    /* Inport: '<S339>/Ti_Cloop' */
    *rty_Ti_CL = rtu_Ti_Cloop;
}

#endif

/*
 * Output and update for action system:
 *    '<S300>/To'
 *    '<S301>/To'
 *    '<S302>/To'
 *    '<S303>/To'
 *    '<S304>/To'
 *    '<S305>/To'
 */
#if Rte_SysCon_Variant_VDDR_1

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_To(VAR(float32, AUTOMATIC)
    rtu_To_min_in, VAR(float32, AUTOMATIC) rtu_To_max_in, VAR(float32, AUTOMATIC)
    rtu_To_Cloop, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_To_min, P2VAR
    (float32, AUTOMATIC, VDDR_VAR_INIT) rty_To_max, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_To_CL)
{
    /* Inport: '<S342>/To_min_in' */
    *rty_To_min = rtu_To_min_in;

    /* Inport: '<S342>/To_max_in' */
    *rty_To_max = rtu_To_max_in;

    /* Inport: '<S342>/To_Cloop' */
    *rty_To_CL = rtu_To_Cloop;
}

#endif

/*
 * Output and update for action system:
 *    '<S300>/Tof'
 *    '<S301>/Tof'
 *    '<S302>/Tof'
 *    '<S303>/Tof'
 *    '<S304>/Tof'
 *    '<S305>/Tof'
 */
#if Rte_SysCon_Variant_VDDR_1

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Tof(VAR(float32, AUTOMATIC)
    rtu_Tof_min_in, VAR(float32, AUTOMATIC) rtu_Tof_max_in, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_Tof_min, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_Tof_max, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_Tof_CL)
{
    /* Inport: '<S343>/Tof_min_in' */
    *rty_Tof_min = rtu_Tof_min_in;

    /* Inport: '<S343>/Tof_max_in' */
    *rty_Tof_max = rtu_Tof_max_in;

    /* SignalConversion generated from: '<S343>/Tof_CL' incorporates:
     *  Constant: '<S343>/Constant Value'
     */
    *rty_Tof_CL = 0.0F;
}

#endif

/*
 * Output and update for action system:
 *    '<S300>/Tor'
 *    '<S301>/Tor'
 *    '<S302>/Tor'
 *    '<S303>/Tor'
 *    '<S304>/Tor'
 *    '<S305>/Tor'
 */
#if Rte_SysCon_Variant_VDDR_1

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Tor(VAR(float32, AUTOMATIC)
    rtu_Tor_min_in, VAR(float32, AUTOMATIC) rtu_Tor_max_in, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_Tor_min, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_Tor_max, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_Tor_CL)
{
    /* Inport: '<S344>/Tor_min_in' */
    *rty_Tor_min = rtu_Tor_min_in;

    /* Inport: '<S344>/Tor_max_in' */
    *rty_Tor_max = rtu_Tor_max_in;

    /* SignalConversion generated from: '<S344>/Tor_CL' incorporates:
     *  Constant: '<S344>/Constant Value'
     */
    *rty_Tor_CL = 0.0F;
}

#endif

/*
 * Output and update for action system:
 *    '<S300>/Tlf'
 *    '<S301>/Tlf'
 *    '<S302>/Tlf'
 *    '<S303>/Tlf'
 *    '<S304>/Tlf'
 *    '<S305>/Tlf'
 */
#if Rte_SysCon_Variant_VDDR_1

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Tlf(VAR(float32, AUTOMATIC)
    rtu_Tlf_min_in, VAR(float32, AUTOMATIC) rtu_Tlf_max_in, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_Tlf_min, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_Tlf_max, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_Tlf_CL)
{
    /* Inport: '<S341>/Tlf_min_in' */
    *rty_Tlf_min = rtu_Tlf_min_in;

    /* Inport: '<S341>/Tlf_max_in' */
    *rty_Tlf_max = rtu_Tlf_max_in;

    /* SignalConversion generated from: '<S341>/Tlf_CL' incorporates:
     *  Constant: '<S341>/Constant Value'
     */
    *rty_Tlf_CL = 0.0F;
}

#endif

/*
 * Output and update for action system:
 *    '<S300>/Timp'
 *    '<S301>/Timp'
 *    '<S302>/Timp'
 *    '<S303>/Timp'
 *    '<S304>/Timp'
 *    '<S305>/Timp'
 */
#if Rte_SysCon_Variant_VDDR_1

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Timp(VAR(float32, AUTOMATIC)
    rtu_Timp_min_in, VAR(float32, AUTOMATIC) rtu_Timp_max_in, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_Timp_min, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_Timp_max, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_Timp_CL)
{
    /* Inport: '<S340>/Timp_min_in' */
    *rty_Timp_min = rtu_Timp_min_in;

    /* Inport: '<S340>/Timp_max_in' */
    *rty_Timp_max = rtu_Timp_max_in;

    /* SignalConversion generated from: '<S340>/Timp_CL' incorporates:
     *  Constant: '<S340>/Constant Value'
     */
    *rty_Timp_CL = 0.0F;
}

#endif

/*
 * Output and update for action system:
 *    '<S300>/Tc1'
 *    '<S301>/Tc1'
 *    '<S302>/Tc1'
 *    '<S303>/Tc1'
 *    '<S304>/Tc1'
 *    '<S305>/Tc1'
 */
#if Rte_SysCon_Variant_VDDR_1

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Tc1(VAR(float32, AUTOMATIC)
    rtu_Tc1_min_in, VAR(float32, AUTOMATIC) rtu_Tc1_max_in, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_Tc1_min, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_Tc1_max, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_Tc1_CL)
{
    /* Inport: '<S335>/Tc1_min_in' */
    *rty_Tc1_min = rtu_Tc1_min_in;

    /* Inport: '<S335>/Tc1_max_in' */
    *rty_Tc1_max = rtu_Tc1_max_in;

    /* SignalConversion generated from: '<S335>/Tc1_CL' incorporates:
     *  Constant: '<S335>/Constant Value'
     */
    *rty_Tc1_CL = 0.0F;
}

#endif

/*
 * Output and update for action system:
 *    '<S300>/Tc2'
 *    '<S301>/Tc2'
 *    '<S302>/Tc2'
 *    '<S303>/Tc2'
 *    '<S304>/Tc2'
 *    '<S305>/Tc2'
 */
#if Rte_SysCon_Variant_VDDR_1

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Tc2(VAR(float32, AUTOMATIC)
    rtu_Tc2_min_in, VAR(float32, AUTOMATIC) rtu_Tc2_max_in, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_Tc2_min, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_Tc2_max, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_Tc2_CL)
{
    /* Inport: '<S336>/Tc2_min_in' */
    *rty_Tc2_min = rtu_Tc2_min_in;

    /* Inport: '<S336>/Tc2_max_in' */
    *rty_Tc2_max = rtu_Tc2_max_in;

    /* SignalConversion generated from: '<S336>/Tc2_CL' incorporates:
     *  Constant: '<S336>/Constant Value'
     */
    *rty_Tc2_CL = 0.0F;
}

#endif

/*
 * Output and update for action system:
 *    '<S300>/Tc3'
 *    '<S301>/Tc3'
 *    '<S302>/Tc3'
 *    '<S303>/Tc3'
 *    '<S304>/Tc3'
 *    '<S305>/Tc3'
 */
#if Rte_SysCon_Variant_VDDR_1

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Tc3(VAR(float32, AUTOMATIC)
    rtu_Tc3_min_in, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_Tc3_min, P2VAR
    (float32, AUTOMATIC, VDDR_VAR_INIT) rty_Tc3_max, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_Tc3_CL)
{
    /* Inport: '<S337>/Tc3_min_in' */
    *rty_Tc3_min = rtu_Tc3_min_in;

    /* Inport: '<S337>/Tc3_max_in' */
    *rty_Tc3_max = rtu_Tc3_min_in;

    /* SignalConversion generated from: '<S337>/Tc3_CL' incorporates:
     *  Constant: '<S337>/Constant Value'
     */
    *rty_Tc3_CL = 0.0F;
}

#endif

/*
 * Output and update for action system:
 *    '<S300>/Tc4'
 *    '<S301>/Tc4'
 *    '<S302>/Tc4'
 *    '<S303>/Tc4'
 *    '<S304>/Tc4'
 *    '<S305>/Tc4'
 */
#if Rte_SysCon_Variant_VDDR_1

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Tc4(VAR(float32, AUTOMATIC)
    rtu_Tc4_min_in, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_Tc4_min, P2VAR
    (float32, AUTOMATIC, VDDR_VAR_INIT) rty_Tc4_max, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_Tc4_CL)
{
    /* Inport: '<S338>/Tc4_min_in' */
    *rty_Tc4_min = rtu_Tc4_min_in;

    /* Inport: '<S338>/Tc4_max_in' */
    *rty_Tc4_max = rtu_Tc4_min_in;

    /* SignalConversion generated from: '<S338>/Tc4_CL' incorporates:
     *  Constant: '<S338>/Constant Value'
     */
    *rty_Tc4_CL = 0.0F;
}

#endif

/*
 * Output and update for action system:
 *    '<S300>/Ni'
 *    '<S301>/Ni'
 *    '<S302>/Ni'
 *    '<S303>/Ni'
 *    '<S304>/Ni'
 *    '<S305>/Ni'
 */
#if Rte_SysCon_Variant_VDDR_1

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Ni(VAR(float32, AUTOMATIC)
    rtu_Ni_min_in, VAR(float32, AUTOMATIC) rtu_Ni_max_in, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_Ni_min, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_Ni_max, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_Ni_CL)
{
    /* Inport: '<S326>/Ni_min_in' */
    *rty_Ni_min = rtu_Ni_min_in;

    /* Inport: '<S326>/Ni_max_in' */
    *rty_Ni_max = rtu_Ni_max_in;

    /* SignalConversion generated from: '<S326>/Ni_CL' incorporates:
     *  Constant: '<S326>/Constant Value'
     */
    *rty_Ni_CL = 0.0F;
}

#endif

/*
 * Output and update for action system:
 *    '<S300>/Nidot'
 *    '<S301>/Nidot'
 *    '<S302>/Nidot'
 *    '<S303>/Nidot'
 *    '<S304>/Nidot'
 *    '<S305>/Nidot'
 */
#if Rte_SysCon_Variant_VDDR_1

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Nidot(VAR(float32, AUTOMATIC)
    rtu_Nidot_min_in, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_Nidot_min,
    P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_Nidot_max, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_Nidot_CL)
{
    /* Inport: '<S327>/Nidot_min_in' */
    *rty_Nidot_min = rtu_Nidot_min_in;

    /* Inport: '<S327>/Nidot_max_in' */
    *rty_Nidot_max = rtu_Nidot_min_in;

    /* SignalConversion generated from: '<S327>/Nidot_CL' incorporates:
     *  Constant: '<S327>/Constant Value'
     */
    *rty_Nidot_CL = 0.0F;
}

#endif

/*
 * Output and update for action system:
 *    '<S300>/No'
 *    '<S301>/No'
 *    '<S302>/No'
 *    '<S303>/No'
 *    '<S304>/No'
 *    '<S305>/No'
 */
#if Rte_SysCon_Variant_VDDR_1

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_No(VAR(float32, AUTOMATIC)
    rtu_No_min_in, VAR(float32, AUTOMATIC) rtu_No_max_in, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_No_min, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_No_max, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_No_CL)
{
    /* Inport: '<S328>/No_min_in' */
    *rty_No_min = rtu_No_min_in;

    /* Inport: '<S328>/No_max_in' */
    *rty_No_max = rtu_No_max_in;

    /* SignalConversion generated from: '<S328>/No_CL' incorporates:
     *  Constant: '<S328>/Constant Value'
     */
    *rty_No_CL = 0.0F;
}

#endif

/*
 * Output and update for action system:
 *    '<S300>/Nodot'
 *    '<S301>/Nodot'
 *    '<S302>/Nodot'
 *    '<S303>/Nodot'
 *    '<S304>/Nodot'
 *    '<S305>/Nodot'
 */
#if Rte_SysCon_Variant_VDDR_1

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Nodot(VAR(float32, AUTOMATIC)
    rtu_Nodot_min_in, VAR(float32, AUTOMATIC) rtu_Nodot_max_in, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_Nodot_min, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_Nodot_max, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_Nodot_CL)
{
    /* Inport: '<S329>/Nodot_min_in' */
    *rty_Nodot_min = rtu_Nodot_min_in;

    /* Inport: '<S329>/Nodot_max_in' */
    *rty_Nodot_max = rtu_Nodot_max_in;

    /* SignalConversion generated from: '<S329>/Nodot_CL' incorporates:
     *  Constant: '<S329>/Constant Value'
     */
    *rty_Nodot_CL = 0.0F;
}

#endif

/*
 * Output and update for action system:
 *    '<S300>/Nx'
 *    '<S301>/Nx'
 *    '<S302>/Nx'
 *    '<S303>/Nx'
 *    '<S304>/Nx'
 *    '<S305>/Nx'
 */
#if Rte_SysCon_Variant_VDDR_1

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Nx(VAR(float32, AUTOMATIC)
    rtu_Nx_min_in, VAR(float32, AUTOMATIC) rtu_Nx_max_in, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_Nx_min, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_Nx_max, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_Nx_CL)
{
    /* Inport: '<S330>/Nx_min_in' */
    *rty_Nx_min = rtu_Nx_min_in;

    /* Inport: '<S330>/Nx_max_in' */
    *rty_Nx_max = rtu_Nx_max_in;

    /* SignalConversion generated from: '<S330>/Nx_CL' incorporates:
     *  Constant: '<S330>/Constant Value'
     */
    *rty_Nx_CL = 0.0F;
}

#endif

/*
 * Output and update for action system:
 *    '<S300>/Nxdot'
 *    '<S301>/Nxdot'
 *    '<S302>/Nxdot'
 *    '<S303>/Nxdot'
 *    '<S304>/Nxdot'
 *    '<S305>/Nxdot'
 */
#if Rte_SysCon_Variant_VDDR_1

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Nxdot(VAR(float32, AUTOMATIC)
    rtu_Nxdot_min_in, VAR(float32, AUTOMATIC) rtu_Nxdot_CL_In, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_Nxdot_min, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_Nxdot_max, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_Nxdot_CL)
{
    /* Inport: '<S331>/Nxdot_min_in' */
    *rty_Nxdot_min = rtu_Nxdot_min_in;

    /* Inport: '<S331>/Nxdot_max_in' */
    *rty_Nxdot_max = rtu_Nxdot_min_in;

    /* Inport: '<S331>/Nxdot_CL_In' */
    *rty_Nxdot_CL = rtu_Nxdot_CL_In;
}

#endif

/*
 * Output and update for action system:
 *    '<S24>/Ta'
 *    '<S25>/Ta'
 *    '<S26>/Ta'
 *    '<S27>/Ta'
 *    '<S28>/Ta'
 *    '<S29>/Ta'
 */
#if Rte_SysCon_Variant_VDDR_1

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Ta_d(VAR(float32, AUTOMATIC)
    rtu_Ta_min_in, VAR(float32, AUTOMATIC) rtu_Ta_max_in, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_Ta_min, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_Ta_max, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_Ta_Gamma)
{
    /* Inport: '<S56>/Ta_min_in' */
    *rty_Ta_min = rtu_Ta_min_in;

    /* Inport: '<S56>/Ta_max_in' */
    *rty_Ta_max = rtu_Ta_max_in;

    /* SignalConversion generated from: '<S56>/Ta_Gamma' incorporates:
     *  Constant: '<S56>/Constant Value1'
     */
    *rty_Ta_Gamma = 0.0F;
}

#endif

/*
 * Output and update for action system:
 *    '<S24>/Tb'
 *    '<S25>/Tb'
 *    '<S26>/Tb'
 *    '<S27>/Tb'
 *    '<S28>/Tb'
 *    '<S29>/Tb'
 */
#if Rte_SysCon_Variant_VDDR_1

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Tb_o(VAR(float32, AUTOMATIC)
    rtu_Tb_min_in, VAR(float32, AUTOMATIC) rtu_Tb_max_in, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_Tb_min, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_Tb_max, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_Tb_Gamma)
{
    /* Inport: '<S57>/Tb_min_in' */
    *rty_Tb_min = rtu_Tb_min_in;

    /* Inport: '<S57>/Tb_max_in' */
    *rty_Tb_max = rtu_Tb_max_in;

    /* SignalConversion generated from: '<S57>/Tb_Gamma' incorporates:
     *  Constant: '<S57>/Constant Value1'
     */
    *rty_Tb_Gamma = 0.0F;
}

#endif

/*
 * Output and update for action system:
 *    '<S24>/Tc'
 *    '<S25>/Tc'
 *    '<S26>/Tc'
 *    '<S27>/Tc'
 *    '<S28>/Tc'
 *    '<S29>/Tc'
 */
#if Rte_SysCon_Variant_VDDR_1

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Tc_k(VAR(float32, AUTOMATIC)
    rtu_Tc_min_in, VAR(float32, AUTOMATIC) rtu_Tc_max_in, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_Tc_min, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_Tc_max, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_Tb_Gamma)
{
    /* Inport: '<S58>/Tc_min_in' */
    *rty_Tc_min = rtu_Tc_min_in;

    /* Inport: '<S58>/Tc_max_in' */
    *rty_Tc_max = rtu_Tc_max_in;

    /* SignalConversion generated from: '<S58>/Tb_Gamma' incorporates:
     *  Constant: '<S58>/Constant Value1'
     */
    *rty_Tb_Gamma = 0.0F;
}

#endif

/*
 * Output and update for action system:
 *    '<S24>/Ti'
 *    '<S25>/Ti'
 *    '<S26>/Ti'
 *    '<S27>/Ti'
 *    '<S28>/Ti'
 *    '<S29>/Ti'
 */
#if Rte_SysCon_Variant_VDDR_1

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Ti_l(VAR(float32, AUTOMATIC)
    rtu_Ti_min_in, VAR(float32, AUTOMATIC) rtu_Ti_max_in, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_Ti_min, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_Ti_max, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_Ti_Gamma)
{
    /* Inport: '<S63>/Ti_min_in' */
    *rty_Ti_min = rtu_Ti_min_in;

    /* Inport: '<S63>/Ti_max_in' */
    *rty_Ti_max = rtu_Ti_max_in;

    /* SignalConversion generated from: '<S63>/Ti_Gamma' incorporates:
     *  Constant: '<S63>/Constant Value1'
     */
    *rty_Ti_Gamma = 0.0F;
}

#endif

/*
 * Output and update for action system:
 *    '<S24>/To'
 *    '<S25>/To'
 *    '<S26>/To'
 *    '<S27>/To'
 *    '<S28>/To'
 *    '<S29>/To'
 */
#if Rte_SysCon_Variant_VDDR_1

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_To_k(VAR(float32, AUTOMATIC)
    rtu_To_min_in, VAR(float32, AUTOMATIC) rtu_To_max_in, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_To_min, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_To_max, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_To_Gamma)
{
    /* Inport: '<S66>/To_min_in' */
    *rty_To_min = rtu_To_min_in;

    /* Inport: '<S66>/To_max_in' */
    *rty_To_max = rtu_To_max_in;

    /* SignalConversion generated from: '<S66>/To_Gamma' incorporates:
     *  Constant: '<S66>/Constant Value1'
     */
    *rty_To_Gamma = 0.0F;
}

#endif

/*
 * Output and update for action system:
 *    '<S24>/Tof'
 *    '<S25>/Tof'
 *    '<S26>/Tof'
 *    '<S27>/Tof'
 *    '<S28>/Tof'
 *    '<S29>/Tof'
 */
#if Rte_SysCon_Variant_VDDR_1

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Tof_f(VAR(float32, AUTOMATIC)
    rtu_Tof_min_in, VAR(float32, AUTOMATIC) rtu_Tof_max_in, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_Tof_min, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_Tof_max, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_Tof_Gamma)
{
    /* Inport: '<S67>/Tof_min_in' */
    *rty_Tof_min = rtu_Tof_min_in;

    /* Inport: '<S67>/Tof_max_in' */
    *rty_Tof_max = rtu_Tof_max_in;

    /* SignalConversion generated from: '<S67>/Tof_Gamma' incorporates:
     *  Constant: '<S67>/Constant Value1'
     */
    *rty_Tof_Gamma = 0.0F;
}

#endif

/*
 * Output and update for action system:
 *    '<S24>/Tor'
 *    '<S25>/Tor'
 *    '<S26>/Tor'
 *    '<S27>/Tor'
 *    '<S28>/Tor'
 *    '<S29>/Tor'
 */
#if Rte_SysCon_Variant_VDDR_1

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Tor_h(VAR(float32, AUTOMATIC)
    rtu_Tor_min_in, VAR(float32, AUTOMATIC) rtu_Tor_max_in, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_Tor_min, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_Tor_max, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_Tor_Gamma)
{
    /* Inport: '<S68>/Tor_min_in' */
    *rty_Tor_min = rtu_Tor_min_in;

    /* Inport: '<S68>/Tor_max_in' */
    *rty_Tor_max = rtu_Tor_max_in;

    /* SignalConversion generated from: '<S68>/Tor_Gamma' incorporates:
     *  Constant: '<S68>/Constant Value1'
     */
    *rty_Tor_Gamma = 0.0F;
}

#endif

/*
 * Output and update for action system:
 *    '<S24>/Tlf'
 *    '<S25>/Tlf'
 *    '<S26>/Tlf'
 *    '<S27>/Tlf'
 *    '<S28>/Tlf'
 *    '<S29>/Tlf'
 */
#if Rte_SysCon_Variant_VDDR_1

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Tlf_n(VAR(float32, AUTOMATIC)
    rtu_Tlf_min_in, VAR(float32, AUTOMATIC) rtu_Tlf_max_in, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_Tlf_min, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_Tlf_max, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_Tlf_Gamma)
{
    /* Inport: '<S65>/Tlf_min_in' */
    *rty_Tlf_min = rtu_Tlf_min_in;

    /* Inport: '<S65>/Tlf_max_in' */
    *rty_Tlf_max = rtu_Tlf_max_in;

    /* SignalConversion generated from: '<S65>/Tlf_Gamma' incorporates:
     *  Constant: '<S65>/Constant Value1'
     */
    *rty_Tlf_Gamma = 0.0F;
}

#endif

/*
 * Output and update for action system:
 *    '<S24>/Timp'
 *    '<S25>/Timp'
 *    '<S26>/Timp'
 *    '<S27>/Timp'
 *    '<S28>/Timp'
 *    '<S29>/Timp'
 */
#if Rte_SysCon_Variant_VDDR_1

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Timp_i(VAR(float32, AUTOMATIC)
    rtu_Timp_min_in, VAR(float32, AUTOMATIC) rtu_Timp_max_in, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_Timp_min, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_Timp_max, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_Timp_Gamma)
{
    /* Inport: '<S64>/Timp_min_in' */
    *rty_Timp_min = rtu_Timp_min_in;

    /* Inport: '<S64>/Timp_max_in' */
    *rty_Timp_max = rtu_Timp_max_in;

    /* SignalConversion generated from: '<S64>/Timp_Gamma' incorporates:
     *  Constant: '<S64>/Constant Value1'
     */
    *rty_Timp_Gamma = 0.0F;
}

#endif

/*
 * Output and update for action system:
 *    '<S24>/Tc1'
 *    '<S25>/Tc1'
 *    '<S26>/Tc1'
 *    '<S27>/Tc1'
 *    '<S28>/Tc1'
 *    '<S29>/Tc1'
 */
#if Rte_SysCon_Variant_VDDR_1

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Tc1_b(VAR(float32, AUTOMATIC)
    rtu_Tc1_min_in, VAR(float32, AUTOMATIC) rtu_Tc1_max_in, VAR(float32,
    AUTOMATIC) rtu_TmxfromTa, VAR(float32, AUTOMATIC) rtu_Nc1, VAR(float32,
    AUTOMATIC) rtu_A1, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_Tc1_min,
    P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_Tc1_max, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_Tc1_Gamma)
{
    /* Inport: '<S59>/Tc1_min_in' */
    *rty_Tc1_min = rtu_Tc1_min_in;

    /* Inport: '<S59>/Tc1_max_in' */
    *rty_Tc1_max = rtu_Tc1_max_in;

    /* Product: '<S59>/Product1' incorporates:
     *  Constant: '<S69>/Calib'
     *  Product: '<S59>/Product'
     */
    *rty_Tc1_Gamma = ((rtu_TmxfromTa * rtu_Nc1) * ((float32)
                       Rte_Prm_KeOPTR_Cf_Tc1GammaFact_KeOPTR_Cf_Tc1GammaFact()))
        / rtu_A1;
}

#endif

/*
 * Output and update for action system:
 *    '<S24>/Tc2'
 *    '<S25>/Tc2'
 *    '<S26>/Tc2'
 *    '<S27>/Tc2'
 *    '<S28>/Tc2'
 *    '<S29>/Tc2'
 */
#if Rte_SysCon_Variant_VDDR_1

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Tc2_o(VAR(float32, AUTOMATIC)
    rtu_Tc2_min_in, VAR(float32, AUTOMATIC) rtu_Tc2_max_in, VAR(float32,
    AUTOMATIC) rtu_TmxfromTa, VAR(float32, AUTOMATIC) rtu_Nc2, VAR(float32,
    AUTOMATIC) rtu_A1, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_Tc2_min,
    P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_Tc2_max, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_Tc2_Gamma)
{
    /* Inport: '<S60>/Tc2_min_in' */
    *rty_Tc2_min = rtu_Tc2_min_in;

    /* Inport: '<S60>/Tc2_max_in' */
    *rty_Tc2_max = rtu_Tc2_max_in;

    /* Product: '<S60>/Product1' incorporates:
     *  Constant: '<S70>/Calib'
     *  Product: '<S60>/Product'
     */
    *rty_Tc2_Gamma = ((rtu_TmxfromTa * rtu_Nc2) * ((float32)
                       Rte_Prm_KeOPTR_Cf_Tc2GammaFact_KeOPTR_Cf_Tc2GammaFact()))
        / rtu_A1;
}

#endif

/*
 * Output and update for action system:
 *    '<S24>/Tc3'
 *    '<S25>/Tc3'
 *    '<S26>/Tc3'
 *    '<S27>/Tc3'
 *    '<S28>/Tc3'
 *    '<S29>/Tc3'
 */
#if Rte_SysCon_Variant_VDDR_1

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Tc3_i(VAR(float32, AUTOMATIC)
    rtu_Tc3_min_in, VAR(float32, AUTOMATIC) rtu_TmxfromTa, VAR(float32,
    AUTOMATIC) rtu_Nc3, VAR(float32, AUTOMATIC) rtu_A1, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_Tc3_min, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_Tc3_max, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_Tc3_Gamma)
{
    /* Inport: '<S61>/Tc3_min_in' */
    *rty_Tc3_min = rtu_Tc3_min_in;

    /* Inport: '<S61>/Tc3_max_in' */
    *rty_Tc3_max = rtu_Tc3_min_in;

    /* Product: '<S61>/Product1' incorporates:
     *  Constant: '<S71>/Calib'
     *  Product: '<S61>/Product'
     */
    *rty_Tc3_Gamma = ((rtu_TmxfromTa * rtu_Nc3) * ((float32)
                       Rte_Prm_KeOPTR_Cf_Tc3GammaFact_KeOPTR_Cf_Tc3GammaFact()))
        / rtu_A1;
}

#endif

/*
 * Output and update for action system:
 *    '<S24>/Tc4'
 *    '<S25>/Tc4'
 *    '<S26>/Tc4'
 *    '<S27>/Tc4'
 *    '<S28>/Tc4'
 *    '<S29>/Tc4'
 */
#if Rte_SysCon_Variant_VDDR_1

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Tc4_o(VAR(float32, AUTOMATIC)
    rtu_Tc4_min_in, VAR(float32, AUTOMATIC) rtu_TmxfromTa, VAR(float32,
    AUTOMATIC) rtu_Nc4, VAR(float32, AUTOMATIC) rtu_A1, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_Tc4_min, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_Tc4_max, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_Tc4_Gamma)
{
    /* Inport: '<S62>/Tc4_min_in' */
    *rty_Tc4_min = rtu_Tc4_min_in;

    /* Inport: '<S62>/Tc4_max_in' */
    *rty_Tc4_max = rtu_Tc4_min_in;

    /* Product: '<S62>/Product1' incorporates:
     *  Constant: '<S72>/Calib'
     *  Product: '<S62>/Product'
     */
    *rty_Tc4_Gamma = ((rtu_TmxfromTa * rtu_Nc4) * ((float32)
                       Rte_Prm_KeOPTR_Cf_Tc4GammaFact_KeOPTR_Cf_Tc4GammaFact()))
        / rtu_A1;
}

#endif

/*
 * Output and update for action system:
 *    '<S24>/Ni'
 *    '<S25>/Ni'
 *    '<S26>/Ni'
 *    '<S27>/Ni'
 *    '<S28>/Ni'
 *    '<S29>/Ni'
 */
#if Rte_SysCon_Variant_VDDR_1

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Ni_b(VAR(float32, AUTOMATIC)
    rtu_Ni_min_in, VAR(float32, AUTOMATIC) rtu_Ni_max_in, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_Ni_min, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_Ni_max, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_Ni_Gamma)
{
    /* Inport: '<S49>/Ni_min_in' */
    *rty_Ni_min = rtu_Ni_min_in;

    /* Inport: '<S49>/Ni_max_in' */
    *rty_Ni_max = rtu_Ni_max_in;

    /* SignalConversion generated from: '<S49>/Ni_Gamma' incorporates:
     *  Constant: '<S49>/Constant Value1'
     */
    *rty_Ni_Gamma = 0.0F;
}

#endif

/*
 * Output and update for action system:
 *    '<S24>/Nidot'
 *    '<S25>/Nidot'
 *    '<S26>/Nidot'
 *    '<S27>/Nidot'
 *    '<S28>/Nidot'
 *    '<S29>/Nidot'
 */
#if Rte_SysCon_Variant_VDDR_1

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Nidot_g(VAR(float32, AUTOMATIC)
    rtu_Nidot_min_in, VAR(float32, AUTOMATIC) rtu_Nidot_max_in, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_Nidot_min, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_Nidot_max, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_Nidot_Gamma)
{
    /* Inport: '<S50>/Nidot_min_in' */
    *rty_Nidot_min = rtu_Nidot_min_in;

    /* Inport: '<S50>/Nidot_max_in' */
    *rty_Nidot_max = rtu_Nidot_max_in;

    /* SignalConversion generated from: '<S50>/Nidot_Gamma' incorporates:
     *  Constant: '<S50>/Constant Value1'
     */
    *rty_Nidot_Gamma = 0.0F;
}

#endif

/*
 * Output and update for action system:
 *    '<S24>/No'
 *    '<S25>/No'
 *    '<S26>/No'
 *    '<S27>/No'
 *    '<S28>/No'
 *    '<S29>/No'
 */
#if Rte_SysCon_Variant_VDDR_1

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_No_b(VAR(float32, AUTOMATIC)
    rtu_No_min_in, VAR(float32, AUTOMATIC) rtu_No_max_in, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_No_min, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_No_max, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_No_Gamma)
{
    /* Inport: '<S51>/No_min_in' */
    *rty_No_min = rtu_No_min_in;

    /* Inport: '<S51>/No_max_in' */
    *rty_No_max = rtu_No_max_in;

    /* SignalConversion generated from: '<S51>/No_Gamma' incorporates:
     *  Constant: '<S51>/Constant Value1'
     */
    *rty_No_Gamma = 0.0F;
}

#endif

/*
 * Output and update for action system:
 *    '<S24>/Nodot'
 *    '<S25>/Nodot'
 *    '<S26>/Nodot'
 *    '<S27>/Nodot'
 *    '<S28>/Nodot'
 *    '<S29>/Nodot'
 */
#if Rte_SysCon_Variant_VDDR_1

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Nodot_c(VAR(float32, AUTOMATIC)
    rtu_Nodot_min_in, VAR(float32, AUTOMATIC) rtu_Nodot_max_in, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_Nodot_min, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_Nodot_max, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_Nodot_Gamma)
{
    /* Inport: '<S52>/Nodot_min_in' */
    *rty_Nodot_min = rtu_Nodot_min_in;

    /* Inport: '<S52>/Nodot_max_in' */
    *rty_Nodot_max = rtu_Nodot_max_in;

    /* SignalConversion generated from: '<S52>/Nodot_Gamma' incorporates:
     *  Constant: '<S52>/Constant Value1'
     */
    *rty_Nodot_Gamma = 0.0F;
}

#endif

/*
 * Output and update for action system:
 *    '<S24>/Nx'
 *    '<S25>/Nx'
 *    '<S26>/Nx'
 *    '<S27>/Nx'
 *    '<S28>/Nx'
 *    '<S29>/Nx'
 */
#if Rte_SysCon_Variant_VDDR_1

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Nx_k(VAR(float32, AUTOMATIC)
    rtu_Nx_min_in, VAR(float32, AUTOMATIC) rtu_Nx_max_in, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_Nx_min, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_Nx_max, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_Nx_Gamma)
{
    /* Inport: '<S53>/Nx_min_in' */
    *rty_Nx_min = rtu_Nx_min_in;

    /* Inport: '<S53>/Nx_max_in' */
    *rty_Nx_max = rtu_Nx_max_in;

    /* SignalConversion generated from: '<S53>/Nx_Gamma' incorporates:
     *  Constant: '<S53>/Constant Value1'
     */
    *rty_Nx_Gamma = 0.0F;
}

#endif

/*
 * Output and update for action system:
 *    '<S24>/Nxdot'
 *    '<S25>/Nxdot'
 *    '<S26>/Nxdot'
 *    '<S27>/Nxdot'
 *    '<S28>/Nxdot'
 *    '<S29>/Nxdot'
 */
#if Rte_SysCon_Variant_VDDR_1

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Nxdot_b(VAR(float32, AUTOMATIC)
    rtu_Nxdot_min_in, VAR(float32, AUTOMATIC) rtu_Nxdot_max_in, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_Nxdot_min, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_Nxdot_max, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_Nxdot_Gamma)
{
    /* Inport: '<S54>/Nxdot_min_in' */
    *rty_Nxdot_min = rtu_Nxdot_min_in;

    /* Inport: '<S54>/Nxdot_max_in' */
    *rty_Nxdot_max = rtu_Nxdot_max_in;

    /* SignalConversion generated from: '<S54>/Nxdot_Gamma' incorporates:
     *  Constant: '<S54>/Constant Value1'
     */
    *rty_Nxdot_Gamma = 0.0F;
}

#endif

/*
 * Output and update for action system:
 *    '<S3232>/Index1'
 *    '<S3324>/Index1'
 *    '<S3511>/Index1'
 *    '<S4898>/Tm2'
 */
#if (Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3) || (Rte_SysCon_Variant_OPTL_3MtrEnbl && Rte_SysCon_Variant_VDDR_1)

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Index1(P2VAR(uint8, AUTOMATIC,
    VDDR_VAR_INIT) rty_Index)
{
    /* SignalConversion generated from: '<S3244>/Index' incorporates:
     *  Constant: '<S3244>/Constant Value'
     */
    *rty_Index = 1U;
}

#endif

/*
 * Output and update for action system:
 *    '<S3232>/Index2'
 *    '<S3324>/Index2'
 *    '<S3511>/Index2'
 *    '<S3511>/ELSE'
 *    '<S4898>/Tm3'
 */
#if (Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3) || (Rte_SysCon_Variant_OPTL_3MtrEnbl && Rte_SysCon_Variant_VDDR_1)

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Index2(P2VAR(uint8, AUTOMATIC,
    VDDR_VAR_INIT) rty_Index)
{
    /* SignalConversion generated from: '<S3245>/Index' incorporates:
     *  Constant: '<S3245>/Constant Value'
     */
    *rty_Index = 2U;
}

#endif

/*
 * Output and update for action system:
 *    '<S3232>/Index3'
 *    '<S3324>/Index3'
 *    '<S3511>/Index3'
 *    '<S4898>/Tm4'
 */
#if (Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3) || (Rte_SysCon_Variant_OPTL_3MtrEnbl && Rte_SysCon_Variant_VDDR_1)

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Index3(P2VAR(uint8, AUTOMATIC,
    VDDR_VAR_INIT) rty_Index)
{
    /* SignalConversion generated from: '<S3246>/Index' incorporates:
     *  Constant: '<S3246>/Constant Value'
     */
    *rty_Index = 3U;
}

#endif

/*
 * Output and update for action system:
 *    '<S3232>/Index4'
 *    '<S3324>/Index4'
 *    '<S3511>/Index4'
 *    '<S4898>/Tm5'
 */
#if (Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3) || (Rte_SysCon_Variant_OPTL_3MtrEnbl && Rte_SysCon_Variant_VDDR_1)

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Index4(P2VAR(uint8, AUTOMATIC,
    VDDR_VAR_INIT) rty_Index)
{
    /* SignalConversion generated from: '<S3247>/Index' incorporates:
     *  Constant: '<S3247>/Constant Value'
     */
    *rty_Index = 4U;
}

#endif

/*
 * Output and update for action system:
 *    '<S3232>/Index5'
 *    '<S3324>/Index5'
 *    '<S3511>/Index5'
 *    '<S4898>/Tm6'
 */
#if (Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3) || (Rte_SysCon_Variant_OPTL_3MtrEnbl && Rte_SysCon_Variant_VDDR_1)

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Index5(P2VAR(uint8, AUTOMATIC,
    VDDR_VAR_INIT) rty_Index)
{
    /* SignalConversion generated from: '<S3248>/Index' incorporates:
     *  Constant: '<S3248>/Constant Value'
     */
    *rty_Index = 5U;
}

#endif

/*
 * Output and update for action system:
 *    '<S3232>/Index6'
 *    '<S3324>/Index6'
 *    '<S3511>/Index6'
 */
#if Rte_SysCon_Variant_OPTL_3MtrEnbl && Rte_SysCon_Variant_VDDR_1

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Index6(P2VAR(uint8, AUTOMATIC,
    VDDR_VAR_INIT) rty_Index)
{
    /* SignalConversion generated from: '<S3249>/Index' incorporates:
     *  Constant: '<S3249>/Constant Value'
     */
    *rty_Index = 6U;
}

#endif

/*
 * Output and update for action system:
 *    '<S3222>/ELSE'
 *    '<S3210>/ELSE'
 *    '<S3177>/ELSE3Mtr'
 */
#if Rte_SysCon_Variant_OPTL_3MtrEnbl && Rte_SysCon_Variant_VDDR_1

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_ELSE(CONST(float32, AUTOMATIC)
    rtu_TSXRMatrix[114], VAR(float32, AUTOMATIC) rtu_Tm1Coefs, VAR(float32,
    AUTOMATIC) rtu_Tm1Coefs_p, VAR(float32, AUTOMATIC) rtu_Tm1Coefs_k, VAR
    (float32, AUTOMATIC) rtu_Tm2Coefs, VAR(float32, AUTOMATIC) rtu_Tm2Coefs_f,
    VAR(float32, AUTOMATIC) rtu_Tm2Coefs_o, VAR(float32, AUTOMATIC) rtu_Tm3Coefs,
    VAR(float32, AUTOMATIC) rtu_Tm3Coefs_m, VAR(float32, AUTOMATIC)
    rtu_Tm3Coefs_g, VAR(float32, AUTOMATIC) rtu_Tm4Coefs, VAR(float32, AUTOMATIC)
    rtu_Tm4Coefs_j, VAR(float32, AUTOMATIC) rtu_Tm4Coefs_g, VAR(float32,
    AUTOMATIC) rtu_Tm5Coefs, VAR(float32, AUTOMATIC) rtu_Tm5Coefs_h, VAR(float32,
    AUTOMATIC) rtu_Tm5Coefs_g, VAR(float32, AUTOMATIC) rtu_Tm6Coefs, VAR(float32,
    AUTOMATIC) rtu_Tm6Coefs_k, VAR(float32, AUTOMATIC) rtu_Tm6Coefs_a, CONST
    (float32, AUTOMATIC) rtu_Misc[6], VAR(float32, AUTOMATIC) rtu_Misc_b, VAR
    (float32, AUTOMATIC) rtu_Misc_c, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_TaMinOPTL, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_TaMaxOPTL, P2VAR
    (float32, AUTOMATIC, VDDR_VAR_INIT) rty_TbMinOPTL, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_TbMaxOPTL, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_TcMinOPTL, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_TcMaxOPTL, P2VAR
    (float32, AUTOMATIC, VDDR_VAR_INIT) rty_A1OPTL, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_A2OPTL, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_CaOPTL, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_B1OPTL, P2VAR
    (float32, AUTOMATIC, VDDR_VAR_INIT) rty_B2OPTL, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_CbOPTL, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_C1OPTL, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_C2OPTL, P2VAR
    (float32, AUTOMATIC, VDDR_VAR_INIT) rty_CcOPTL, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_Tm1CoefOPTL, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_Tm1CoefOPTL_p, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_Tm1CoefOPTL_k, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_Tm1CoefOPTL_a, VAR(float32, AUTOMATIC) rty_Tm1CoefOPTL_pk[3], P2VAR
    (float32, AUTOMATIC, VDDR_VAR_INIT) rty_Tm2CoefOPTL, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_Tm2CoefOPTL_c, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_Tm2CoefOPTL_a, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_Tm2CoefOPTL_i, VAR(float32, AUTOMATIC) rty_Tm2CoefOPTL_o[3], P2VAR
    (float32, AUTOMATIC, VDDR_VAR_INIT) rty_Tm3CoefOPTL, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_Tm3CoefOPTL_c, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_Tm3CoefOPTL_p, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_Tm3CoefOPTL_j, VAR(float32, AUTOMATIC) rty_Tm3CoefOPTL_e[3], P2VAR
    (float32, AUTOMATIC, VDDR_VAR_INIT) rty_Tm4CoefOPTL, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_Tm4CoefOPTL_f, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_Tm4CoefOPTL_b, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_Tm4CoefOPTL_i, VAR(float32, AUTOMATIC) rty_Tm4CoefOPTL_n[3], P2VAR
    (float32, AUTOMATIC, VDDR_VAR_INIT) rty_Tm5CoefOPTL, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_Tm5CoefOPTL_p, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_Tm5CoefOPTL_g, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_Tm5CoefOPTL_gg, VAR(float32, AUTOMATIC) rty_Tm5CoefOPTL_f[3], P2VAR
    (float32, AUTOMATIC, VDDR_VAR_INIT) rty_Tm6CoefOPTL, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_Tm6CoefOPTL_h, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_Tm6CoefOPTL_f, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_Tm6CoefOPTL_h1, VAR(float32, AUTOMATIC) rty_Tm6CoefOPTL_n[3], P2VAR
    (float32, AUTOMATIC, VDDR_VAR_INIT) rty_NaOPTL, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_TaCLOPTL, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_TofCLMinOPTL, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_TofCLMaxOPTL,
    P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_TorCLMinOPTL, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_TorCLMaxOPTL, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_TaMin_xOLOPTL, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_TaMax_xOLOPTL, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_TbMin_xOLOPTL, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_TbMax_xOLOPTL, VAR(float32, AUTOMATIC) rty_MiscOPTL[8], P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_TcTempFact, P2VAR(uint8, AUTOMATIC,
    VDDR_VAR_INIT) rty_EqualityCase, P2VAR(TeTSXR_e_Number, AUTOMATIC,
    VDDR_VAR_INIT) rty_EqualityEqnOut)
{
    sint32 i;

    /* SignalConversion generated from: '<S3233>/TaMinOPTL' incorporates:
     *  Constant: '<S3233>/Constant Value6'
     */
    *rty_TaMinOPTL = 0.0F;

    /* SignalConversion generated from: '<S3233>/TaMaxOPTL' incorporates:
     *  Constant: '<S3233>/Constant Value7'
     */
    *rty_TaMaxOPTL = 0.0F;

    /* SignalConversion generated from: '<S3233>/TbMinOPTL' incorporates:
     *  Constant: '<S3233>/Constant Value8'
     */
    *rty_TbMinOPTL = 0.0F;

    /* SignalConversion generated from: '<S3233>/TbMaxOPTL' incorporates:
     *  Constant: '<S3233>/Constant Value9'
     */
    *rty_TbMaxOPTL = 0.0F;

    /* SignalConversion generated from: '<S3233>/TcMinOPTL' incorporates:
     *  Constant: '<S3233>/Constant Value10'
     */
    *rty_TcMinOPTL = 0.0F;

    /* SignalConversion generated from: '<S3233>/TcMaxOPTL' incorporates:
     *  Constant: '<S3233>/Constant Value11'
     */
    *rty_TcMaxOPTL = 0.0F;

    /* SignalConversion generated from: '<S3233>/A1OPTL' incorporates:
     *  Constant: '<S3233>/Constant Value27'
     */
    *rty_A1OPTL = 1.0F;

    /* SignalConversion generated from: '<S3233>/A2OPTL' incorporates:
     *  Constant: '<S3233>/Constant Value28'
     */
    *rty_A2OPTL = 0.0F;

    /* SignalConversion generated from: '<S3233>/CaOPTL' incorporates:
     *  Constant: '<S3233>/Constant Value29'
     */
    *rty_CaOPTL = 0.0F;

    /* SignalConversion generated from: '<S3233>/B1OPTL' incorporates:
     *  Constant: '<S3233>/Constant Value30'
     */
    *rty_B1OPTL = 1.0F;

    /* SignalConversion generated from: '<S3233>/B2OPTL' incorporates:
     *  Constant: '<S3233>/Constant Value31'
     */
    *rty_B2OPTL = 0.0F;

    /* SignalConversion generated from: '<S3233>/CbOPTL' incorporates:
     *  Constant: '<S3233>/Constant Value32'
     */
    *rty_CbOPTL = 0.0F;

    /* SignalConversion generated from: '<S3233>/C1OPTL' incorporates:
     *  Constant: '<S3233>/Constant Value15'
     */
    *rty_C1OPTL = 1.0F;

    /* SignalConversion generated from: '<S3233>/C2OPTL' incorporates:
     *  Constant: '<S3233>/Constant Value16'
     */
    *rty_C2OPTL = 0.0F;

    /* SignalConversion generated from: '<S3233>/CcOPTL' incorporates:
     *  Constant: '<S3233>/Constant Value17'
     */
    *rty_CcOPTL = 0.0F;

    /* Selector: '<S3251>/Ta2Tmx' */
    *rty_Tm1CoefOPTL = rtu_TSXRMatrix[0];

    /* Selector: '<S3251>/Tb2Tmx' */
    *rty_Tm1CoefOPTL_p = rtu_TSXRMatrix[6];

    /* Selector: '<S3251>/Ti2Tmx' */
    *rty_Tm1CoefOPTL_k = rtu_TSXRMatrix[18];

    /* Selector: '<S3251>/To2Tmx' */
    *rty_Tm1CoefOPTL_a = rtu_TSXRMatrix[24];

    /* Selector: '<S3252>/Ta2Tmx' */
    *rty_Tm2CoefOPTL = rtu_TSXRMatrix[1];

    /* Selector: '<S3252>/Tb2Tmx' */
    *rty_Tm2CoefOPTL_c = rtu_TSXRMatrix[7];

    /* Selector: '<S3252>/Ti2Tmx' */
    *rty_Tm2CoefOPTL_a = rtu_TSXRMatrix[19];

    /* Selector: '<S3252>/To2Tmx' */
    *rty_Tm2CoefOPTL_i = rtu_TSXRMatrix[25];

    /* Selector: '<S3253>/Ta2Tmx' */
    *rty_Tm3CoefOPTL = rtu_TSXRMatrix[2];

    /* Selector: '<S3253>/Tb2Tmx' */
    *rty_Tm3CoefOPTL_c = rtu_TSXRMatrix[8];

    /* Selector: '<S3253>/Ti2Tmx' */
    *rty_Tm3CoefOPTL_p = rtu_TSXRMatrix[20];

    /* Selector: '<S3253>/To2Tmx' */
    *rty_Tm3CoefOPTL_j = rtu_TSXRMatrix[26];

    /* Selector: '<S3254>/Ta2Tmx' */
    *rty_Tm4CoefOPTL = rtu_TSXRMatrix[3];

    /* Selector: '<S3254>/Tb2Tmx' */
    *rty_Tm4CoefOPTL_f = rtu_TSXRMatrix[9];

    /* Selector: '<S3254>/Ti2Tmx' */
    *rty_Tm4CoefOPTL_b = rtu_TSXRMatrix[21];

    /* Selector: '<S3254>/To2Tmx' */
    *rty_Tm4CoefOPTL_i = rtu_TSXRMatrix[27];

    /* Selector: '<S3255>/Ta2Tmx' */
    *rty_Tm5CoefOPTL = rtu_TSXRMatrix[4];

    /* Selector: '<S3255>/Tb2Tmx' */
    *rty_Tm5CoefOPTL_p = rtu_TSXRMatrix[10];

    /* Selector: '<S3255>/Ti2Tmx' */
    *rty_Tm5CoefOPTL_g = rtu_TSXRMatrix[22];

    /* Selector: '<S3255>/To2Tmx' */
    *rty_Tm5CoefOPTL_gg = rtu_TSXRMatrix[28];

    /* Selector: '<S3256>/Ta2Tmx' */
    *rty_Tm6CoefOPTL = rtu_TSXRMatrix[5];

    /* Selector: '<S3256>/Tb2Tmx' */
    *rty_Tm6CoefOPTL_h = rtu_TSXRMatrix[11];

    /* Selector: '<S3256>/Ti2Tmx' */
    *rty_Tm6CoefOPTL_f = rtu_TSXRMatrix[23];

    /* Selector: '<S3256>/To2Tmx' */
    *rty_Tm6CoefOPTL_h1 = rtu_TSXRMatrix[29];

    /* Inport: '<S3233>/Tm1Coefs' */
    rty_Tm1CoefOPTL_pk[0] = rtu_Tm1Coefs;
    rty_Tm1CoefOPTL_pk[1] = rtu_Tm1Coefs_p;
    rty_Tm1CoefOPTL_pk[2] = rtu_Tm1Coefs_k;

    /* Inport: '<S3233>/Tm2Coefs' */
    rty_Tm2CoefOPTL_o[0] = rtu_Tm2Coefs;
    rty_Tm2CoefOPTL_o[1] = rtu_Tm2Coefs_f;
    rty_Tm2CoefOPTL_o[2] = rtu_Tm2Coefs_o;

    /* Inport: '<S3233>/Tm3Coefs' */
    rty_Tm3CoefOPTL_e[0] = rtu_Tm3Coefs;
    rty_Tm3CoefOPTL_e[1] = rtu_Tm3Coefs_m;
    rty_Tm3CoefOPTL_e[2] = rtu_Tm3Coefs_g;

    /* Inport: '<S3233>/Tm4Coefs' */
    rty_Tm4CoefOPTL_n[0] = rtu_Tm4Coefs;
    rty_Tm4CoefOPTL_n[1] = rtu_Tm4Coefs_j;
    rty_Tm4CoefOPTL_n[2] = rtu_Tm4Coefs_g;

    /* Inport: '<S3233>/Tm5Coefs' */
    rty_Tm5CoefOPTL_f[0] = rtu_Tm5Coefs;
    rty_Tm5CoefOPTL_f[1] = rtu_Tm5Coefs_h;
    rty_Tm5CoefOPTL_f[2] = rtu_Tm5Coefs_g;

    /* Inport: '<S3233>/Tm6Coefs' */
    rty_Tm6CoefOPTL_n[0] = rtu_Tm6Coefs;
    rty_Tm6CoefOPTL_n[1] = rtu_Tm6Coefs_k;
    rty_Tm6CoefOPTL_n[2] = rtu_Tm6Coefs_a;

    /* SignalConversion generated from: '<S3233>/NaOPTL' incorporates:
     *  Constant: '<S3233>/Constant Value13'
     */
    *rty_NaOPTL = 0.0F;

    /* SignalConversion generated from: '<S3233>/TaCLOPTL' incorporates:
     *  Constant: '<S3233>/Constant Value14'
     */
    *rty_TaCLOPTL = 0.0F;

    /* SignalConversion generated from: '<S3233>/TofCLMinOPTL' incorporates:
     *  Constant: '<S3233>/Constant Value18'
     */
    *rty_TofCLMinOPTL = 0.0F;

    /* SignalConversion generated from: '<S3233>/TofCLMaxOPTL' incorporates:
     *  Constant: '<S3233>/Constant Value20'
     */
    *rty_TofCLMaxOPTL = 0.0F;

    /* SignalConversion generated from: '<S3233>/TorCLMinOPTL' incorporates:
     *  Constant: '<S3233>/Constant Value21'
     */
    *rty_TorCLMinOPTL = 0.0F;

    /* SignalConversion generated from: '<S3233>/TorCLMaxOPTL' incorporates:
     *  Constant: '<S3233>/Constant Value22'
     */
    *rty_TorCLMaxOPTL = 0.0F;

    /* SignalConversion generated from: '<S3233>/TaMin_xOLOPTL' incorporates:
     *  Constant: '<S3233>/Constant Value23'
     */
    *rty_TaMin_xOLOPTL = 0.0F;

    /* SignalConversion generated from: '<S3233>/TaMax_xOLOPTL' incorporates:
     *  Constant: '<S3233>/Constant Value24'
     */
    *rty_TaMax_xOLOPTL = 0.0F;

    /* SignalConversion generated from: '<S3233>/TbMin_xOLOPTL' incorporates:
     *  Constant: '<S3233>/Constant Value25'
     */
    *rty_TbMin_xOLOPTL = 0.0F;

    /* SignalConversion generated from: '<S3233>/TbMax_xOLOPTL' incorporates:
     *  Constant: '<S3233>/Constant Value26'
     */
    *rty_TbMax_xOLOPTL = 0.0F;

    /* Gain: '<S3257>/Gain' */
    for (i = 0; i < 6; i++)
    {
        rty_MiscOPTL[i] = rtu_Misc[i];
    }

    rty_MiscOPTL[6] = rtu_Misc_b;
    rty_MiscOPTL[7] = rtu_Misc_c;

    /* End of Gain: '<S3257>/Gain' */

    /* SignalConversion generated from: '<S3233>/TcTempFact' incorporates:
     *  Constant: '<S3233>/Constant Value19'
     */
    *rty_TcTempFact = 0.0F;

    /* SignalConversion generated from: '<S3233>/EqualityCase' incorporates:
     *  Constant: '<S3233>/Constant Value12'
     */
    *rty_EqualityCase = 99U;

    /* SignalConversion generated from: '<S3233>/EqualityEqnOut' incorporates:
     *  Constant: '<S3250>/Constant'
     */
    *rty_EqualityEqnOut = CeTSXR_e_NA;
}

#endif

/*
 * Output and update for action system:
 *    '<S581>/TkFrstPtMin'
 *    '<S581>/TkFirstPtMax'
 *    '<S591>/TkFrstPtMin'
 *    '<S591>/TkFirstPtMax'
 *    '<S601>/TkFrstPtMin'
 *    '<S601>/TkFirstPtMax'
 *    '<S611>/TkFrstPtMin'
 *    '<S611>/TkFirstPtMax'
 *    '<S621>/TkFrstPtMin'
 *    '<S621>/TkFirstPtMax'
 *    ...
 */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_TkFrstPtMin(VAR(float32, AUTOMATIC)
    rtu_In1, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_Out1)
{
    /* Gain: '<S589>/Gain' */
    *rty_Out1 = rtu_In1;
}

#endif

/*
 * Output and update for action system:
 *    '<S568>/NoIntersection'
 *    '<S569>/NoIntersection'
 *    '<S570>/NoIntersection'
 *    '<S571>/NoIntersection'
 *    '<S572>/NoIntersection'
 *    '<S573>/NoIntersection'
 *    '<S690>/NoIntersection'
 *    '<S691>/NoIntersection'
 *    '<S692>/NoIntersection'
 *    '<S693>/NoIntersection'
 *    ...
 */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_NoIntersection(VAR(float32, AUTOMATIC)
    rtu_x_min1, VAR(float32, AUTOMATIC) rtu_x_max1, VAR(float32, AUTOMATIC)
    rtu_x_min2, P2VAR(boolean, AUTOMATIC, VDDR_VAR_INIT) rty_Flag_x_intersection,
    P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_x_min, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_x_max)
{
    float32 rtb_Merge1_gks;

    /* SignalConversion generated from: '<S581>/Flag_x_intersection' incorporates:
     *  Constant: '<S581>/FALSE Constant'
     */
    *rty_Flag_x_intersection = false;

    /* If: '<S581>/If' */
    if (rtu_x_min1 > rtu_x_min2)
    {
        /* Outputs for IfAction SubSystem: '<S581>/TkFrstPtMin' incorporates:
         *  ActionPort: '<S587>/Action Port'
         */
        VDDR_ac_TkFrstPtMin(rtu_x_min1, &rtb_Merge1_gks);

        /* End of Outputs for SubSystem: '<S581>/TkFrstPtMin' */
    }
    else
    {
        /* Outputs for IfAction SubSystem: '<S581>/TkFirstPtMax' incorporates:
         *  ActionPort: '<S586>/Action Port'
         */
        VDDR_ac_TkFrstPtMin(rtu_x_max1, &rtb_Merge1_gks);

        /* End of Outputs for SubSystem: '<S581>/TkFirstPtMax' */
    }

    /* End of If: '<S581>/If' */

    /* Gain: '<S584>/Gain' */
    *rty_x_min = rtb_Merge1_gks;

    /* Gain: '<S585>/Gain' */
    *rty_x_max = rtb_Merge1_gks;
}

#endif

/*
 * Output and update for action system:
 *    '<S568>/Intersection'
 *    '<S569>/Intersection'
 *    '<S570>/Intersection'
 *    '<S571>/Intersection'
 *    '<S572>/Intersection'
 *    '<S573>/Intersection'
 *    '<S690>/Intersection'
 *    '<S691>/Intersection'
 *    '<S692>/Intersection'
 *    '<S693>/Intersection'
 *    ...
 */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Intersection(VAR(float32, AUTOMATIC)
    rtu_In1, VAR(float32, AUTOMATIC) rtu_In2, P2VAR(boolean, AUTOMATIC,
    VDDR_VAR_INIT) rty_Flag_x_intersection, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_Out1, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_Out2)
{
    /* SignalConversion generated from: '<S580>/Flag_x_intersection' incorporates:
     *  Constant: '<S580>/TRUE Constant'
     */
    *rty_Flag_x_intersection = true;

    /* Gain: '<S582>/Gain' */
    *rty_Out1 = rtu_In1;

    /* Gain: '<S583>/Gain' */
    *rty_Out2 = rtu_In2;
}

#endif

/*
 * Output and update for action system:
 *    '<S574>/KNEQ0'
 *    '<S575>/KNEQ0'
 *    '<S576>/KNEQ0'
 *    '<S577>/KNEQ0'
 *    '<S578>/KNEQ0'
 *    '<S579>/KNEQ0'
 *    '<S695>/KNEQ0'
 *    '<S696>/KNEQ0'
 *    '<S697>/KNEQ0'
 *    '<S698>/KNEQ0'
 *    ...
 */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_KNEQ0(VAR(float32, AUTOMATIC)
    rtu_K_Tcr_from_Tm, VAR(float32, AUTOMATIC) rtu_D_Tm_Misc, VAR(float32,
    AUTOMATIC) rtu_Tcr_min, VAR(float32, AUTOMATIC) rtu_Tcr_max, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_Tm_min, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_Tm_max)
{
    float32 rtb_Sum1_gk;
    float32 rtb_Sum6;

    /* Sum: '<S641>/Sum6' */
    rtb_Sum6 = rtu_Tcr_min - rtu_D_Tm_Misc;

    /* Outputs for Atomic SubSystem: '<S641>/Protected Division' */
    /* Switch: '<S646>/Switch1' incorporates:
     *  Constant: '<S646>/Constant Value'
     *  Constant: '<S646>/Constant Value1'
     *  Constant: '<S646>/Constant Value2'
     *  Constant: '<S646>/Constant Value3'
     *  Logic: '<S646>/AND'
     *  RelationalOperator: '<S646>/Greater Than or Equal '
     *  RelationalOperator: '<S646>/Greater Than or Equal 1'
     *  RelationalOperator: '<S646>/Not Equal'
     *  RelationalOperator: '<S646>/Not Equal1'
     *  Switch: '<S646>/Switch2'
     *  Switch: '<S646>/Switch3'
     */
    if ((rtb_Sum6 != 0.0F) && (rtu_K_Tcr_from_Tm != 0.0F))
    {
        /* Switch: '<S646>/Switch1' incorporates:
         *  Product: '<S646>/Division'
         */
        rtb_Sum6 /= rtu_K_Tcr_from_Tm;
    }
    else if (rtb_Sum6 > 0.0F)
    {
        /* Switch: '<S646>/Switch2' incorporates:
         *  Constant: '<S646>/MAXFLOAT'
         *  Switch: '<S646>/Switch1'
         */
        rtb_Sum6 = 3.402823466E+38F;
    }
    else if (rtb_Sum6 < 0.0F)
    {
        /* Switch: '<S646>/Switch3' incorporates:
         *  Constant: '<S646>/MINFLOAT'
         *  Switch: '<S646>/Switch1'
         *  Switch: '<S646>/Switch2'
         */
        rtb_Sum6 = -3.402823466E+38F;
    }
    else
    {
        /* Switch: '<S646>/Switch1' incorporates:
         *  Constant: '<S646>/Constant Value4'
         *  Switch: '<S646>/Switch2'
         *  Switch: '<S646>/Switch3'
         */
        rtb_Sum6 = 0.0F;
    }

    /* End of Switch: '<S646>/Switch1' */
    /* End of Outputs for SubSystem: '<S641>/Protected Division' */

    /* Sum: '<S641>/Sum1' */
    rtb_Sum1_gk = rtu_Tcr_max - rtu_D_Tm_Misc;

    /* Outputs for Atomic SubSystem: '<S641>/Protected Division1' */
    /* Switch: '<S647>/Switch1' incorporates:
     *  Constant: '<S647>/Constant Value'
     *  Constant: '<S647>/Constant Value1'
     *  Constant: '<S647>/Constant Value2'
     *  Constant: '<S647>/Constant Value3'
     *  Logic: '<S647>/AND'
     *  RelationalOperator: '<S647>/Greater Than or Equal '
     *  RelationalOperator: '<S647>/Greater Than or Equal 1'
     *  RelationalOperator: '<S647>/Not Equal'
     *  RelationalOperator: '<S647>/Not Equal1'
     *  Switch: '<S647>/Switch2'
     *  Switch: '<S647>/Switch3'
     */
    if ((rtb_Sum1_gk != 0.0F) && (rtu_K_Tcr_from_Tm != 0.0F))
    {
        /* Switch: '<S647>/Switch1' incorporates:
         *  Product: '<S647>/Division'
         */
        rtb_Sum1_gk /= rtu_K_Tcr_from_Tm;
    }
    else if (rtb_Sum1_gk > 0.0F)
    {
        /* Switch: '<S647>/Switch2' incorporates:
         *  Constant: '<S647>/MAXFLOAT'
         *  Switch: '<S647>/Switch1'
         */
        rtb_Sum1_gk = 3.402823466E+38F;
    }
    else if (rtb_Sum1_gk < 0.0F)
    {
        /* Switch: '<S647>/Switch3' incorporates:
         *  Constant: '<S647>/MINFLOAT'
         *  Switch: '<S647>/Switch1'
         *  Switch: '<S647>/Switch2'
         */
        rtb_Sum1_gk = -3.402823466E+38F;
    }
    else
    {
        /* Switch: '<S647>/Switch1' incorporates:
         *  Constant: '<S647>/Constant Value4'
         *  Switch: '<S647>/Switch2'
         *  Switch: '<S647>/Switch3'
         */
        rtb_Sum1_gk = 0.0F;
    }

    /* End of Switch: '<S647>/Switch1' */
    /* End of Outputs for SubSystem: '<S641>/Protected Division1' */

    /* MinMax: '<S641>/MinMax' */
    *rty_Tm_min = fminf(rtb_Sum6, rtb_Sum1_gk);

    /* MinMax: '<S641>/MinMax1' */
    *rty_Tm_max = fmaxf(rtb_Sum6, rtb_Sum1_gk);
}

#endif

/*
 * Output and update for action system:
 *    '<S574>/KEQ0'
 *    '<S575>/KEQ0'
 *    '<S576>/KEQ0'
 *    '<S577>/KEQ0'
 *    '<S578>/KEQ0'
 *    '<S579>/KEQ0'
 *    '<S695>/KEQ0'
 *    '<S696>/KEQ0'
 *    '<S697>/KEQ0'
 *    '<S698>/KEQ0'
 *    ...
 */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_KEQ0(P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_Tm_min, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_Tm_max)
{
    /* SignalConversion generated from: '<S640>/Tm_min' incorporates:
     *  Constant: '<S645>/Calib'
     */
    *rty_Tm_min = Rte_Prm_KeOPTR_M_ExtremeMinTorque_KeOPTR_M_ExtremeMinTorque();

    /* SignalConversion generated from: '<S640>/Tm_max' incorporates:
     *  Constant: '<S644>/Calib'
     */
    *rty_Tm_max = Rte_Prm_KeOPTR_M_ExtremeMaxTorque_KeOPTR_M_ExtremeMaxTorque();
}

#endif

/*
 * Output and update for action system:
 *    '<S795>/Subsystem4'
 *    '<S5016>/Subsystem4'
 */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Subsystem4(P2VAR(sint16, AUTOMATIC,
    VDDR_VAR_INIT) rty_Out1)
{
    /* SignalConversion generated from: '<S821>/Out1' incorporates:
     *  Constant: '<S821>/Constant Value'
     */
    *rty_Out1 = 1;
}

#endif

/*
 * Output and update for action system:
 *    '<S795>/Subsystem5'
 *    '<S5016>/Subsystem5'
 */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Subsystem5(P2VAR(sint16, AUTOMATIC,
    VDDR_VAR_INIT) rty_Out1)
{
    /* SignalConversion generated from: '<S822>/Out1' incorporates:
     *  Constant: '<S822>/Constant Value'
     */
    *rty_Out1 = 2;
}

#endif

/*
 * Output and update for action system:
 *    '<S795>/Subsystem6'
 *    '<S5016>/Subsystem6'
 */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Subsystem6(P2VAR(sint16, AUTOMATIC,
    VDDR_VAR_INIT) rty_Out1)
{
    /* SignalConversion generated from: '<S823>/Out1' incorporates:
     *  Constant: '<S823>/Constant Value'
     */
    *rty_Out1 = 3;
}

#endif

/*
 * Output and update for action system:
 *    '<S795>/Subsystem7'
 *    '<S5016>/Subsystem7'
 */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Subsystem7(P2VAR(sint16, AUTOMATIC,
    VDDR_VAR_INIT) rty_Out1)
{
    /* SignalConversion generated from: '<S824>/Out1' incorporates:
     *  Constant: '<S824>/Constant Value'
     */
    *rty_Out1 = 4;
}

#endif

/*
 * Output and update for action system:
 *    '<S795>/Subsystem8'
 *    '<S5016>/Subsystem8'
 */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Subsystem8(P2VAR(sint16, AUTOMATIC,
    VDDR_VAR_INIT) rty_Out1)
{
    /* SignalConversion generated from: '<S825>/Out1' incorporates:
     *  Constant: '<S825>/Constant Value'
     */
    *rty_Out1 = 5;
}

#endif

/*
 * Output and update for action system:
 *    '<S795>/Subsystem9'
 *    '<S5016>/Subsystem9'
 */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Subsystem9(P2VAR(sint16, AUTOMATIC,
    VDDR_VAR_INIT) rty_Out1)
{
    /* SignalConversion generated from: '<S826>/Out1' incorporates:
     *  Constant: '<S826>/Constant Value'
     */
    *rty_Out1 = 6;
}

#endif

/*
 * Output and update for action system:
 *    '<S795>/Subsystem10'
 *    '<S5016>/Subsystem10'
 */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Subsystem10(P2VAR(sint16, AUTOMATIC,
    VDDR_VAR_INIT) rty_Out1)
{
    /* SignalConversion generated from: '<S815>/Out1' incorporates:
     *  Constant: '<S815>/Constant Value'
     */
    *rty_Out1 = 7;
}

#endif

/*
 * Output and update for action system:
 *    '<S795>/Subsystem11'
 *    '<S5016>/Subsystem11'
 */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Subsystem11(P2VAR(sint16, AUTOMATIC,
    VDDR_VAR_INIT) rty_Out1)
{
    /* SignalConversion generated from: '<S816>/Out1' incorporates:
     *  Constant: '<S816>/Constant Value'
     */
    *rty_Out1 = 8;
}

#endif

/*
 * Output and update for action system:
 *    '<S795>/Subsystem12'
 *    '<S5016>/Subsystem12'
 */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Subsystem12(P2VAR(sint16, AUTOMATIC,
    VDDR_VAR_INIT) rty_Out1)
{
    /* SignalConversion generated from: '<S817>/Out1' incorporates:
     *  Constant: '<S817>/Constant Value'
     */
    *rty_Out1 = 9;
}

#endif

/*
 * Output and update for action system:
 *    '<S795>/Subsystem13'
 *    '<S5016>/Subsystem13'
 */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Subsystem13(P2VAR(sint16, AUTOMATIC,
    VDDR_VAR_INIT) rty_Out1)
{
    /* SignalConversion generated from: '<S818>/Out1' incorporates:
     *  Constant: '<S818>/Constant Value'
     */
    *rty_Out1 = 999;
}

#endif

/*
 * Output and update for action system:
 *    '<S882>/U1True'
 *    '<S950>/U1True'
 *    '<S916>/U1True'
 *    '<S992>/U1True'
 *    '<S1060>/U1True'
 *    '<S1026>/U1True'
 *    '<S5103>/U1True'
 *    '<S5171>/U1True'
 *    '<S5137>/U1True'
 *    '<S5213>/U1True'
 *    ...
 */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_U1True(VAR(float32, AUTOMATIC)
    rtu_Den, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_Div)
{
    /* Outputs for Atomic SubSystem: '<S885>/Protected Division' */
    /* Switch: '<S887>/Switch1' incorporates:
     *  Constant: '<S885>/Constant Value1'
     *  Constant: '<S887>/Constant Value1'
     *  Product: '<S887>/Division'
     *  RelationalOperator: '<S887>/Not Equal1'
     */
    if (rtu_Den != 0.0F)
    {
        *rty_Div = 1.0F / rtu_Den;
    }
    else
    {
        *rty_Div = 3.402823466E+38F;
    }

    /* End of Switch: '<S887>/Switch1' */
    /* End of Outputs for SubSystem: '<S885>/Protected Division' */
}

#endif

/*
 * Output and update for action system:
 *    '<S882>/else'
 *    '<S950>/else'
 *    '<S916>/else'
 *    '<S992>/else'
 *    '<S1060>/else'
 *    '<S1026>/else'
 *    '<S5103>/else'
 *    '<S5171>/else'
 *    '<S5137>/else'
 *    '<S5213>/else'
 *    ...
 */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_else(P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_Out1)
{
    /* SignalConversion generated from: '<S886>/Out1' incorporates:
     *  Constant: '<S886>/Constant Value2'
     */
    *rty_Out1 = 0.0F;
}

#endif

/*
 * Output and update for action system:
 *    '<S846>/LowNo'
 *    '<S846>/PosSwitching'
 *    '<S956>/PosSwitching'
 *    '<S5067>/LowNo'
 *    '<S5067>/PosSwitching'
 *    '<S5177>/PosSwitching'
 */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_LowNo(VAR(float32, AUTOMATIC)
    rtu_Ta2Tm1, VAR(float32, AUTOMATIC) rtu_Tb2Tm1, VAR(float32, AUTOMATIC)
    rtu_Tm1Misc, VAR(float32, AUTOMATIC) rtu_Tx2RIP, VAR(float32, AUTOMATIC)
    rtu_IntRIP, VAR(float32, AUTOMATIC) rtu_A1, VAR(float32, AUTOMATIC) rtu_A2,
    VAR(float32, AUTOMATIC) rtu_B1, VAR(float32, AUTOMATIC) rtu_B2, VAR(float32,
    AUTOMATIC) rtu_C, VAR(float32, AUTOMATIC) rtu_PBat, VAR(float32, AUTOMATIC)
    rtu_Ta2RIP, VAR(float32, AUTOMATIC) rtu_kRIP, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_TxAlongRIP, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_TyAlongRIP, P2VAR(boolean, AUTOMATIC, VDDR_VAR_INIT) rty_IntVld)
{
    float32 rtb_Gain1;
    float32 rtb_Product1_fv;
    float32 rtb_Product3_h;
    float32 rtb_Product_nr;
    float32 rtb_Sum5_p;
    float32 rtb_Sum8;
    float32 rtb_Switch1_fr;
    float32 rtb_Switch1_lm;
    float32 rtb_Switch1_mt;
    float32 rtb_Switch1_pm;

    /* Product: '<S855>/Product' */
    rtb_Product_nr = rtu_Tb2Tm1 * rtu_Tx2RIP;

    /* Product: '<S855>/Product1' */
    rtb_Product1_fv = rtu_Tb2Tm1 * rtu_IntRIP;

    /* Outputs for Atomic SubSystem: '<S855>/Protected Division11' */
    /* Switch: '<S865>/Switch1' incorporates:
     *  Constant: '<S865>/Constant Value1'
     *  RelationalOperator: '<S865>/Not Equal1'
     */
    if (rtu_Ta2RIP != 0.0F)
    {
        /* Switch: '<S865>/Switch1' incorporates:
         *  Constant: '<S855>/Constant Value3'
         *  Product: '<S865>/Division'
         */
        rtb_Switch1_mt = 1.0F / rtu_Ta2RIP;
    }
    else
    {
        /* Switch: '<S865>/Switch1' */
        rtb_Switch1_mt = 3.402823466E+38F;
    }

    /* End of Switch: '<S865>/Switch1' */
    /* End of Outputs for SubSystem: '<S855>/Protected Division11' */

    /* Outputs for Atomic SubSystem: '<S855>/Protected Division12' */
    /* Switch: '<S866>/Switch1' incorporates:
     *  Constant: '<S866>/Constant Value'
     *  Constant: '<S866>/Constant Value1'
     *  Constant: '<S866>/Constant Value2'
     *  Constant: '<S866>/Constant Value3'
     *  Gain: '<S855>/Gain1'
     *  Logic: '<S866>/AND'
     *  RelationalOperator: '<S866>/Greater Than or Equal '
     *  RelationalOperator: '<S866>/Greater Than or Equal 1'
     *  RelationalOperator: '<S866>/Not Equal'
     *  RelationalOperator: '<S866>/Not Equal1'
     *  Switch: '<S866>/Switch2'
     *  Switch: '<S866>/Switch3'
     */
    if (((-rtu_kRIP) != 0.0F) && (rtu_Ta2RIP != 0.0F))
    {
        /* Switch: '<S866>/Switch1' incorporates:
         *  Product: '<S866>/Division'
         */
        rtb_Switch1_lm = (-rtu_kRIP) / rtu_Ta2RIP;
    }
    else if ((-rtu_kRIP) > 0.0F)
    {
        /* Switch: '<S866>/Switch2' incorporates:
         *  Constant: '<S866>/MAXFLOAT'
         *  Switch: '<S866>/Switch1'
         */
        rtb_Switch1_lm = 3.402823466E+38F;
    }
    else if ((-rtu_kRIP) < 0.0F)
    {
        /* Switch: '<S866>/Switch3' incorporates:
         *  Constant: '<S866>/MINFLOAT'
         *  Switch: '<S866>/Switch1'
         *  Switch: '<S866>/Switch2'
         */
        rtb_Switch1_lm = -3.402823466E+38F;
    }
    else
    {
        /* Switch: '<S866>/Switch1' incorporates:
         *  Constant: '<S866>/Constant Value4'
         *  Switch: '<S866>/Switch2'
         *  Switch: '<S866>/Switch3'
         */
        rtb_Switch1_lm = 0.0F;
    }

    /* End of Switch: '<S866>/Switch1' */
    /* End of Outputs for SubSystem: '<S855>/Protected Division12' */

    /* Product: '<S855>/Product2' */
    rtb_Gain1 = rtu_Ta2Tm1 * rtu_A2;

    /* Product: '<S855>/Product3' */
    rtb_Product3_h = rtu_Tb2Tm1 * rtu_B2;

    /* Outputs for Atomic SubSystem: '<S855>/Protected Division' */
    /* Switch: '<S862>/Switch1' incorporates:
     *  Constant: '<S862>/Constant Value'
     *  Constant: '<S862>/Constant Value1'
     *  Constant: '<S862>/Constant Value2'
     *  Constant: '<S862>/Constant Value3'
     *  Logic: '<S862>/AND'
     *  RelationalOperator: '<S862>/Greater Than or Equal '
     *  RelationalOperator: '<S862>/Greater Than or Equal 1'
     *  RelationalOperator: '<S862>/Not Equal'
     *  RelationalOperator: '<S862>/Not Equal1'
     *  Switch: '<S862>/Switch2'
     *  Switch: '<S862>/Switch3'
     */
    if ((rtu_Ta2Tm1 != 0.0F) && (rtu_A1 != 0.0F))
    {
        /* Switch: '<S862>/Switch1' incorporates:
         *  Product: '<S862>/Division'
         */
        rtb_Switch1_fr = rtu_Ta2Tm1 / rtu_A1;
    }
    else if (rtu_Ta2Tm1 > 0.0F)
    {
        /* Switch: '<S862>/Switch2' incorporates:
         *  Constant: '<S862>/MAXFLOAT'
         *  Switch: '<S862>/Switch1'
         */
        rtb_Switch1_fr = 3.402823466E+38F;
    }
    else if (rtu_Ta2Tm1 < 0.0F)
    {
        /* Switch: '<S862>/Switch3' incorporates:
         *  Constant: '<S862>/MINFLOAT'
         *  Switch: '<S862>/Switch1'
         *  Switch: '<S862>/Switch2'
         */
        rtb_Switch1_fr = -3.402823466E+38F;
    }
    else
    {
        /* Switch: '<S862>/Switch1' incorporates:
         *  Constant: '<S862>/Constant Value4'
         *  Switch: '<S862>/Switch2'
         *  Switch: '<S862>/Switch3'
         */
        rtb_Switch1_fr = 0.0F;
    }

    /* End of Switch: '<S862>/Switch1' */
    /* End of Outputs for SubSystem: '<S855>/Protected Division' */

    /* Outputs for Atomic SubSystem: '<S855>/Protected Division1' */
    /* Switch: '<S863>/Switch1' incorporates:
     *  Constant: '<S863>/Constant Value'
     *  Constant: '<S863>/Constant Value1'
     *  Constant: '<S863>/Constant Value2'
     *  Constant: '<S863>/Constant Value3'
     *  Logic: '<S863>/AND'
     *  RelationalOperator: '<S863>/Greater Than or Equal '
     *  RelationalOperator: '<S863>/Greater Than or Equal 1'
     *  RelationalOperator: '<S863>/Not Equal'
     *  RelationalOperator: '<S863>/Not Equal1'
     *  Switch: '<S863>/Switch2'
     *  Switch: '<S863>/Switch3'
     */
    if ((rtb_Product_nr != 0.0F) && (rtu_B1 != 0.0F))
    {
        /* Switch: '<S863>/Switch1' incorporates:
         *  Product: '<S863>/Division'
         */
        rtb_Switch1_pm = rtb_Product_nr / rtu_B1;
    }
    else if (rtb_Product_nr > 0.0F)
    {
        /* Switch: '<S863>/Switch2' incorporates:
         *  Constant: '<S863>/MAXFLOAT'
         *  Switch: '<S863>/Switch1'
         */
        rtb_Switch1_pm = 3.402823466E+38F;
    }
    else if (rtb_Product_nr < 0.0F)
    {
        /* Switch: '<S863>/Switch3' incorporates:
         *  Constant: '<S863>/MINFLOAT'
         *  Switch: '<S863>/Switch1'
         *  Switch: '<S863>/Switch2'
         */
        rtb_Switch1_pm = -3.402823466E+38F;
    }
    else
    {
        /* Switch: '<S863>/Switch1' incorporates:
         *  Constant: '<S863>/Constant Value4'
         *  Switch: '<S863>/Switch2'
         *  Switch: '<S863>/Switch3'
         */
        rtb_Switch1_pm = 0.0F;
    }

    /* End of Switch: '<S863>/Switch1' */
    /* End of Outputs for SubSystem: '<S855>/Protected Division1' */

    /* Sum: '<S855>/Sum6' incorporates:
     *  Product: '<S855>/Product10'
     */
    rtb_Product_nr = (0.0F - rtu_Tm1Misc) - (rtu_Tb2Tm1 * rtu_kRIP);

    /* Sum: '<S855>/Sum5' incorporates:
     *  Product: '<S855>/Product9'
     */
    rtb_Sum5_p = (rtu_Tb2Tm1 * rtu_Ta2RIP) + rtu_Ta2Tm1;

    /* Outputs for Atomic SubSystem: '<S855>/Protected Division10' */
    /* Switch: '<S864>/Switch1' incorporates:
     *  Constant: '<S864>/Constant Value'
     *  Constant: '<S864>/Constant Value1'
     *  Constant: '<S864>/Constant Value2'
     *  Constant: '<S864>/Constant Value3'
     *  Logic: '<S864>/AND'
     *  RelationalOperator: '<S864>/Greater Than or Equal '
     *  RelationalOperator: '<S864>/Greater Than or Equal 1'
     *  RelationalOperator: '<S864>/Not Equal'
     *  RelationalOperator: '<S864>/Not Equal1'
     *  Switch: '<S864>/Switch2'
     *  Switch: '<S864>/Switch3'
     */
    if ((rtb_Product_nr != 0.0F) && (rtb_Sum5_p != 0.0F))
    {
        /* Switch: '<S864>/Switch1' incorporates:
         *  Product: '<S864>/Division'
         */
        rtb_Product_nr /= rtb_Sum5_p;
    }
    else if (rtb_Product_nr > 0.0F)
    {
        /* Switch: '<S864>/Switch2' incorporates:
         *  Constant: '<S864>/MAXFLOAT'
         *  Switch: '<S864>/Switch1'
         */
        rtb_Product_nr = 3.402823466E+38F;
    }
    else if (rtb_Product_nr < 0.0F)
    {
        /* Switch: '<S864>/Switch3' incorporates:
         *  Constant: '<S864>/MINFLOAT'
         *  Switch: '<S864>/Switch1'
         *  Switch: '<S864>/Switch2'
         */
        rtb_Product_nr = -3.402823466E+38F;
    }
    else
    {
        /* Switch: '<S864>/Switch1' incorporates:
         *  Constant: '<S864>/Constant Value4'
         *  Switch: '<S864>/Switch2'
         *  Switch: '<S864>/Switch3'
         */
        rtb_Product_nr = 0.0F;
    }

    /* End of Switch: '<S864>/Switch1' */
    /* End of Outputs for SubSystem: '<S855>/Protected Division10' */

    /* Sum: '<S855>/Sum8' incorporates:
     *  Product: '<S855>/Product11'
     */
    rtb_Sum8 = (rtu_Ta2Tm1 * rtb_Switch1_mt) + rtu_Tb2Tm1;

    /* Outputs for Atomic SubSystem: '<S855>/Protected Division13' */
    /* Switch: '<S867>/Switch1' incorporates:
     *  Constant: '<S867>/Constant Value1'
     *  RelationalOperator: '<S867>/Not Equal1'
     */
    if (rtb_Sum8 != 0.0F)
    {
        /* Switch: '<S867>/Switch1' incorporates:
         *  Constant: '<S855>/Constant Value4'
         *  Product: '<S867>/Division'
         */
        rtb_Switch1_mt = 1.0F / rtb_Sum8;
    }
    else
    {
        /* Switch: '<S867>/Switch1' */
        rtb_Switch1_mt = 3.402823466E+38F;
    }

    /* End of Switch: '<S867>/Switch1' */
    /* End of Outputs for SubSystem: '<S855>/Protected Division13' */

    /* Sum: '<S855>/Sum7' incorporates:
     *  Product: '<S855>/Product12'
     */
    rtb_Switch1_lm = (0.0F - rtu_Tm1Misc) - (rtu_Ta2Tm1 * rtb_Switch1_lm);

    /* Outputs for Atomic SubSystem: '<S855>/Protected Division14' */
    /* Switch: '<S868>/Switch1' incorporates:
     *  Constant: '<S868>/Constant Value'
     *  Constant: '<S868>/Constant Value1'
     *  Constant: '<S868>/Constant Value2'
     *  Constant: '<S868>/Constant Value3'
     *  Logic: '<S868>/AND'
     *  RelationalOperator: '<S868>/Greater Than or Equal '
     *  RelationalOperator: '<S868>/Greater Than or Equal 1'
     *  RelationalOperator: '<S868>/Not Equal'
     *  RelationalOperator: '<S868>/Not Equal1'
     *  Switch: '<S868>/Switch2'
     *  Switch: '<S868>/Switch3'
     */
    if ((rtb_Switch1_lm != 0.0F) && (rtb_Sum8 != 0.0F))
    {
        /* Switch: '<S868>/Switch1' incorporates:
         *  Product: '<S868>/Division'
         */
        rtb_Switch1_lm /= rtb_Sum8;
    }
    else if (rtb_Switch1_lm > 0.0F)
    {
        /* Switch: '<S868>/Switch2' incorporates:
         *  Constant: '<S868>/MAXFLOAT'
         *  Switch: '<S868>/Switch1'
         */
        rtb_Switch1_lm = 3.402823466E+38F;
    }
    else if (rtb_Switch1_lm < 0.0F)
    {
        /* Switch: '<S868>/Switch3' incorporates:
         *  Constant: '<S868>/MINFLOAT'
         *  Switch: '<S868>/Switch1'
         *  Switch: '<S868>/Switch2'
         */
        rtb_Switch1_lm = -3.402823466E+38F;
    }
    else
    {
        /* Switch: '<S868>/Switch1' incorporates:
         *  Constant: '<S868>/Constant Value4'
         *  Switch: '<S868>/Switch2'
         *  Switch: '<S868>/Switch3'
         */
        rtb_Switch1_lm = 0.0F;
    }

    /* End of Switch: '<S868>/Switch1' */
    /* End of Outputs for SubSystem: '<S855>/Protected Division14' */

    /* Outputs for Atomic SubSystem: '<S855>/Protected Division2' */
    /* Switch: '<S869>/Switch1' incorporates:
     *  Constant: '<S869>/Constant Value'
     *  Constant: '<S869>/Constant Value1'
     *  Constant: '<S869>/Constant Value2'
     *  Constant: '<S869>/Constant Value3'
     *  Logic: '<S869>/AND'
     *  RelationalOperator: '<S869>/Greater Than or Equal '
     *  RelationalOperator: '<S869>/Greater Than or Equal 1'
     *  RelationalOperator: '<S869>/Not Equal'
     *  RelationalOperator: '<S869>/Not Equal1'
     *  Switch: '<S869>/Switch2'
     *  Switch: '<S869>/Switch3'
     */
    if ((rtb_Product1_fv != 0.0F) && (rtu_B1 != 0.0F))
    {
        /* Switch: '<S869>/Switch1' incorporates:
         *  Product: '<S869>/Division'
         */
        rtb_Product1_fv /= rtu_B1;
    }
    else if (rtb_Product1_fv > 0.0F)
    {
        /* Switch: '<S869>/Switch2' incorporates:
         *  Constant: '<S869>/MAXFLOAT'
         *  Switch: '<S869>/Switch1'
         */
        rtb_Product1_fv = 3.402823466E+38F;
    }
    else if (rtb_Product1_fv < 0.0F)
    {
        /* Switch: '<S869>/Switch3' incorporates:
         *  Constant: '<S869>/MINFLOAT'
         *  Switch: '<S869>/Switch1'
         *  Switch: '<S869>/Switch2'
         */
        rtb_Product1_fv = -3.402823466E+38F;
    }
    else
    {
        /* Switch: '<S869>/Switch1' incorporates:
         *  Constant: '<S869>/Constant Value4'
         *  Switch: '<S869>/Switch2'
         *  Switch: '<S869>/Switch3'
         */
        rtb_Product1_fv = 0.0F;
    }

    /* End of Switch: '<S869>/Switch1' */
    /* End of Outputs for SubSystem: '<S855>/Protected Division2' */

    /* Outputs for Atomic SubSystem: '<S855>/Protected Division3' */
    /* Switch: '<S870>/Switch1' incorporates:
     *  Constant: '<S870>/Constant Value'
     *  Constant: '<S870>/Constant Value1'
     *  Constant: '<S870>/Constant Value2'
     *  Constant: '<S870>/Constant Value3'
     *  Logic: '<S870>/AND'
     *  RelationalOperator: '<S870>/Greater Than or Equal '
     *  RelationalOperator: '<S870>/Greater Than or Equal 1'
     *  RelationalOperator: '<S870>/Not Equal'
     *  RelationalOperator: '<S870>/Not Equal1'
     *  Switch: '<S870>/Switch2'
     *  Switch: '<S870>/Switch3'
     */
    if ((rtb_Gain1 != 0.0F) && (rtu_A1 != 0.0F))
    {
        /* Switch: '<S870>/Switch1' incorporates:
         *  Product: '<S870>/Division'
         */
        rtb_Gain1 /= rtu_A1;
    }
    else if (rtb_Gain1 > 0.0F)
    {
        /* Switch: '<S870>/Switch2' incorporates:
         *  Constant: '<S870>/MAXFLOAT'
         *  Switch: '<S870>/Switch1'
         */
        rtb_Gain1 = 3.402823466E+38F;
    }
    else if (rtb_Gain1 < 0.0F)
    {
        /* Switch: '<S870>/Switch3' incorporates:
         *  Constant: '<S870>/MINFLOAT'
         *  Switch: '<S870>/Switch1'
         *  Switch: '<S870>/Switch2'
         */
        rtb_Gain1 = -3.402823466E+38F;
    }
    else
    {
        /* Switch: '<S870>/Switch1' incorporates:
         *  Constant: '<S870>/Constant Value4'
         *  Switch: '<S870>/Switch2'
         *  Switch: '<S870>/Switch3'
         */
        rtb_Gain1 = 0.0F;
    }

    /* End of Switch: '<S870>/Switch1' */
    /* End of Outputs for SubSystem: '<S855>/Protected Division3' */

    /* Outputs for Atomic SubSystem: '<S855>/Protected Division4' */
    /* Switch: '<S871>/Switch1' incorporates:
     *  Constant: '<S871>/Constant Value'
     *  Constant: '<S871>/Constant Value1'
     *  Constant: '<S871>/Constant Value2'
     *  Constant: '<S871>/Constant Value3'
     *  Logic: '<S871>/AND'
     *  RelationalOperator: '<S871>/Greater Than or Equal '
     *  RelationalOperator: '<S871>/Greater Than or Equal 1'
     *  RelationalOperator: '<S871>/Not Equal'
     *  RelationalOperator: '<S871>/Not Equal1'
     *  Switch: '<S871>/Switch2'
     *  Switch: '<S871>/Switch3'
     */
    if ((rtb_Product3_h != 0.0F) && (rtu_B1 != 0.0F))
    {
        /* Switch: '<S871>/Switch1' incorporates:
         *  Product: '<S871>/Division'
         */
        rtb_Product3_h /= rtu_B1;
    }
    else if (rtb_Product3_h > 0.0F)
    {
        /* Switch: '<S871>/Switch2' incorporates:
         *  Constant: '<S871>/MAXFLOAT'
         *  Switch: '<S871>/Switch1'
         */
        rtb_Product3_h = 3.402823466E+38F;
    }
    else if (rtb_Product3_h < 0.0F)
    {
        /* Switch: '<S871>/Switch3' incorporates:
         *  Constant: '<S871>/MINFLOAT'
         *  Switch: '<S871>/Switch1'
         *  Switch: '<S871>/Switch2'
         */
        rtb_Product3_h = -3.402823466E+38F;
    }
    else
    {
        /* Switch: '<S871>/Switch1' incorporates:
         *  Constant: '<S871>/Constant Value4'
         *  Switch: '<S871>/Switch2'
         *  Switch: '<S871>/Switch3'
         */
        rtb_Product3_h = 0.0F;
    }

    /* End of Switch: '<S871>/Switch1' */
    /* End of Outputs for SubSystem: '<S855>/Protected Division4' */

    /* Outputs for Atomic SubSystem: '<S855>/Protected Division9' */
    /* Switch: '<S872>/Switch1' incorporates:
     *  Constant: '<S872>/Constant Value1'
     *  RelationalOperator: '<S872>/Not Equal1'
     */
    if (rtb_Sum5_p != 0.0F)
    {
        /* Switch: '<S872>/Switch1' incorporates:
         *  Constant: '<S855>/Constant Value2'
         *  Product: '<S872>/Division'
         */
        rtb_Sum5_p = 1.0F / rtb_Sum5_p;
    }
    else
    {
        /* Switch: '<S872>/Switch1' */
        rtb_Sum5_p = 3.402823466E+38F;
    }

    /* End of Switch: '<S872>/Switch1' */
    /* End of Outputs for SubSystem: '<S855>/Protected Division9' */

    /* Sum: '<S855>/Sum' */
    rtb_Switch1_fr += rtb_Switch1_pm;

    /* Product: '<S857>/Product' */
    rtb_Switch1_pm = rtu_A1 * rtb_Sum5_p;

    /* Product: '<S857>/Product18' */
    rtb_Switch1_mt *= rtu_B1;

    /* Sum: '<S857>/Sum3' incorporates:
     *  Product: '<S857>/Product2'
     *  Product: '<S857>/Product3'
     */
    rtb_Sum8 = (rtb_Switch1_pm * rtb_Switch1_pm) + (rtb_Switch1_mt *
        rtb_Switch1_mt);

    /* Merge: '<S882>/Merge' incorporates:
     *  Abs: '<S882>/Abs'
     */
    rtb_Sum5_p = fabsf(rtb_Sum8);

    /* If: '<S882>/If' incorporates:
     *  Constant: '<S882>/Constant Value3'
     *  RelationalOperator: '<S882>/Comparison5'
     */
    if (rtb_Sum5_p != 0.0F)
    {
        /* Outputs for IfAction SubSystem: '<S882>/U1True' incorporates:
         *  ActionPort: '<S885>/Action Port'
         */
        VDDR_ac_U1True(rtb_Sum8, &rtb_Sum5_p);

        /* End of Outputs for SubSystem: '<S882>/U1True' */
    }
    else
    {
        /* Outputs for IfAction SubSystem: '<S882>/else' incorporates:
         *  ActionPort: '<S886>/Action Port'
         */
        VDDR_ac_else(&rtb_Sum5_p);

        /* End of Outputs for SubSystem: '<S882>/else' */
    }

    /* End of If: '<S882>/If' */

    /* Sum: '<S857>/Sum14' incorporates:
     *  Product: '<S857>/Product19'
     */
    rtb_Switch1_lm = (rtu_B1 * rtb_Switch1_lm) + rtu_B2;

    /* Sum: '<S857>/Sum' incorporates:
     *  Product: '<S857>/Product17'
     */
    rtb_Product_nr = (rtu_A1 * rtb_Product_nr) + rtu_A2;

    /* Product: '<S856>/Product' incorporates:
     *  Product: '<S857>/Product10'
     *  Product: '<S857>/Product11'
     *  Product: '<S857>/Product8'
     *  Product: '<S857>/Product9'
     *  Sum: '<S856>/Sum'
     *  Sum: '<S857>/Sum1'
     *  Sum: '<S857>/Sum4'
     */
    rtb_Sum8 = (rtb_Product_nr * rtb_Switch1_mt) - (rtb_Switch1_pm *
        rtb_Switch1_lm);
    rtb_Sum8 = (rtu_PBat - (((rtb_Sum8 * rtb_Sum8) * rtb_Sum5_p) + rtu_C)) *
        rtb_Sum5_p;

    /* Logic: '<S879>/Logical Operator1' incorporates:
     *  Abs: '<S879>/Abs'
     *  Constant: '<S856>/Constant Value1'
     *  Constant: '<S879>/Constant Value'
     *  RelationalOperator: '<S879>/Comparison'
     *  RelationalOperator: '<S879>/Comparison1'
     *  Sum: '<S879>/Sum1'
     */
    *rty_IntVld = ((fabsf(rtb_Sum8) < 1.0E-6F) || (rtb_Sum8 > 0.0F));

    /* Sum: '<S854>/Sum1' incorporates:
     *  Constant: '<S856>/Constant Value'
     *  MinMax: '<S856>/MinMax1'
     *  Product: '<S857>/Product4'
     *  Product: '<S857>/Product5'
     *  Product: '<S857>/Product6'
     *  Product: '<S857>/Product7'
     *  Sqrt: '<S880>/Sqrt'
     *  Sum: '<S855>/Sum1'
     *  Sum: '<S856>/Sum1'
     *  Sum: '<S857>/Sum2'
     *  Switch: '<S880>/Switch'
     */
    rtb_Product_nr = ((-(((rtb_Switch1_pm * rtb_Product_nr) + (rtb_Switch1_mt *
                          rtb_Switch1_lm)) * rtb_Sum5_p)) + sqrtf(fmaxf(rtb_Sum8,
                        0.0F))) - (((rtb_Product1_fv + rtu_Tm1Misc) - rtb_Gain1)
        - rtb_Product3_h);

    /* Outputs for Atomic SubSystem: '<S854>/Protected Division' */
    /* Switch: '<S858>/Switch1' incorporates:
     *  Constant: '<S858>/Constant Value'
     *  Constant: '<S858>/Constant Value1'
     *  Constant: '<S858>/Constant Value2'
     *  Constant: '<S858>/Constant Value3'
     *  Logic: '<S858>/AND'
     *  RelationalOperator: '<S858>/Greater Than or Equal '
     *  RelationalOperator: '<S858>/Greater Than or Equal 1'
     *  RelationalOperator: '<S858>/Not Equal'
     *  RelationalOperator: '<S858>/Not Equal1'
     *  Switch: '<S858>/Switch2'
     *  Switch: '<S858>/Switch3'
     */
    if ((rtb_Product_nr != 0.0F) && (rtb_Switch1_fr != 0.0F))
    {
        /* Switch: '<S858>/Switch1' incorporates:
         *  Product: '<S858>/Division'
         */
        rtb_Product_nr /= rtb_Switch1_fr;
    }
    else if (rtb_Product_nr > 0.0F)
    {
        /* Switch: '<S858>/Switch2' incorporates:
         *  Constant: '<S858>/MAXFLOAT'
         *  Switch: '<S858>/Switch1'
         */
        rtb_Product_nr = 3.402823466E+38F;
    }
    else if (rtb_Product_nr < 0.0F)
    {
        /* Switch: '<S858>/Switch3' incorporates:
         *  Constant: '<S858>/MINFLOAT'
         *  Switch: '<S858>/Switch1'
         *  Switch: '<S858>/Switch2'
         */
        rtb_Product_nr = -3.402823466E+38F;
    }
    else
    {
        /* Switch: '<S858>/Switch1' incorporates:
         *  Constant: '<S858>/Constant Value4'
         *  Switch: '<S858>/Switch2'
         *  Switch: '<S858>/Switch3'
         */
        rtb_Product_nr = 0.0F;
    }

    /* End of Switch: '<S858>/Switch1' */
    /* End of Outputs for SubSystem: '<S854>/Protected Division' */

    /* Gain: '<S860>/Gain' */
    *rty_TxAlongRIP = rtb_Product_nr;

    /* Sum: '<S854>/Sum2' incorporates:
     *  Product: '<S854>/Product'
     */
    *rty_TyAlongRIP = (rtu_Tx2RIP * rtb_Product_nr) + rtu_IntRIP;
}

#endif

/*
 * Output and update for action system:
 *    '<S846>/NegSwitching'
 *    '<S956>/LowNo'
 *    '<S956>/NegSwitching'
 *    '<S5067>/NegSwitching'
 *    '<S5177>/LowNo'
 *    '<S5177>/NegSwitching'
 */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_NegSwitching(VAR(float32, AUTOMATIC)
    rtu_Ta2Tm1, VAR(float32, AUTOMATIC) rtu_Tb2Tm1, VAR(float32, AUTOMATIC)
    rtu_Tm1Misc, VAR(float32, AUTOMATIC) rtu_Tx2RIP, VAR(float32, AUTOMATIC)
    rtu_IntRIP, VAR(float32, AUTOMATIC) rtu_A1, VAR(float32, AUTOMATIC) rtu_A2,
    VAR(float32, AUTOMATIC) rtu_B1, VAR(float32, AUTOMATIC) rtu_B2, VAR(float32,
    AUTOMATIC) rtu_C, VAR(float32, AUTOMATIC) rtu_PBat, VAR(float32, AUTOMATIC)
    rtu_Ta2RIP, VAR(float32, AUTOMATIC) rtu_kRIP, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_TxAlongRIP, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_TyAlongRIP, P2VAR(boolean, AUTOMATIC, VDDR_VAR_INIT) rty_IntVld)
{
    float32 rtb_Gain1;
    float32 rtb_Product1_gx;
    float32 rtb_Product3_cg;
    float32 rtb_Product_a3;
    float32 rtb_Sum5_b;
    float32 rtb_Sum8;
    float32 rtb_Switch1_bfk;
    float32 rtb_Switch1_g1;
    float32 rtb_Switch1_iq2;
    float32 rtb_Switch1_jd;

    /* Product: '<S889>/Product' */
    rtb_Product_a3 = rtu_Tb2Tm1 * rtu_Tx2RIP;

    /* Product: '<S889>/Product1' */
    rtb_Product1_gx = rtu_Tb2Tm1 * rtu_IntRIP;

    /* Outputs for Atomic SubSystem: '<S889>/Protected Division11' */
    /* Switch: '<S899>/Switch1' incorporates:
     *  Constant: '<S899>/Constant Value1'
     *  RelationalOperator: '<S899>/Not Equal1'
     */
    if (rtu_Ta2RIP != 0.0F)
    {
        /* Switch: '<S899>/Switch1' incorporates:
         *  Constant: '<S889>/Constant Value3'
         *  Product: '<S899>/Division'
         */
        rtb_Switch1_g1 = 1.0F / rtu_Ta2RIP;
    }
    else
    {
        /* Switch: '<S899>/Switch1' */
        rtb_Switch1_g1 = 3.402823466E+38F;
    }

    /* End of Switch: '<S899>/Switch1' */
    /* End of Outputs for SubSystem: '<S889>/Protected Division11' */

    /* Outputs for Atomic SubSystem: '<S889>/Protected Division12' */
    /* Switch: '<S900>/Switch1' incorporates:
     *  Constant: '<S900>/Constant Value'
     *  Constant: '<S900>/Constant Value1'
     *  Constant: '<S900>/Constant Value2'
     *  Constant: '<S900>/Constant Value3'
     *  Gain: '<S889>/Gain1'
     *  Logic: '<S900>/AND'
     *  RelationalOperator: '<S900>/Greater Than or Equal '
     *  RelationalOperator: '<S900>/Greater Than or Equal 1'
     *  RelationalOperator: '<S900>/Not Equal'
     *  RelationalOperator: '<S900>/Not Equal1'
     *  Switch: '<S900>/Switch2'
     *  Switch: '<S900>/Switch3'
     */
    if (((-rtu_kRIP) != 0.0F) && (rtu_Ta2RIP != 0.0F))
    {
        /* Switch: '<S900>/Switch1' incorporates:
         *  Product: '<S900>/Division'
         */
        rtb_Switch1_bfk = (-rtu_kRIP) / rtu_Ta2RIP;
    }
    else if ((-rtu_kRIP) > 0.0F)
    {
        /* Switch: '<S900>/Switch2' incorporates:
         *  Constant: '<S900>/MAXFLOAT'
         *  Switch: '<S900>/Switch1'
         */
        rtb_Switch1_bfk = 3.402823466E+38F;
    }
    else if ((-rtu_kRIP) < 0.0F)
    {
        /* Switch: '<S900>/Switch3' incorporates:
         *  Constant: '<S900>/MINFLOAT'
         *  Switch: '<S900>/Switch1'
         *  Switch: '<S900>/Switch2'
         */
        rtb_Switch1_bfk = -3.402823466E+38F;
    }
    else
    {
        /* Switch: '<S900>/Switch1' incorporates:
         *  Constant: '<S900>/Constant Value4'
         *  Switch: '<S900>/Switch2'
         *  Switch: '<S900>/Switch3'
         */
        rtb_Switch1_bfk = 0.0F;
    }

    /* End of Switch: '<S900>/Switch1' */
    /* End of Outputs for SubSystem: '<S889>/Protected Division12' */

    /* Product: '<S889>/Product2' */
    rtb_Gain1 = rtu_Ta2Tm1 * rtu_A2;

    /* Product: '<S889>/Product3' */
    rtb_Product3_cg = rtu_Tb2Tm1 * rtu_B2;

    /* Outputs for Atomic SubSystem: '<S889>/Protected Division' */
    /* Switch: '<S896>/Switch1' incorporates:
     *  Constant: '<S896>/Constant Value'
     *  Constant: '<S896>/Constant Value1'
     *  Constant: '<S896>/Constant Value2'
     *  Constant: '<S896>/Constant Value3'
     *  Logic: '<S896>/AND'
     *  RelationalOperator: '<S896>/Greater Than or Equal '
     *  RelationalOperator: '<S896>/Greater Than or Equal 1'
     *  RelationalOperator: '<S896>/Not Equal'
     *  RelationalOperator: '<S896>/Not Equal1'
     *  Switch: '<S896>/Switch2'
     *  Switch: '<S896>/Switch3'
     */
    if ((rtu_Ta2Tm1 != 0.0F) && (rtu_A1 != 0.0F))
    {
        /* Switch: '<S896>/Switch1' incorporates:
         *  Product: '<S896>/Division'
         */
        rtb_Switch1_iq2 = rtu_Ta2Tm1 / rtu_A1;
    }
    else if (rtu_Ta2Tm1 > 0.0F)
    {
        /* Switch: '<S896>/Switch2' incorporates:
         *  Constant: '<S896>/MAXFLOAT'
         *  Switch: '<S896>/Switch1'
         */
        rtb_Switch1_iq2 = 3.402823466E+38F;
    }
    else if (rtu_Ta2Tm1 < 0.0F)
    {
        /* Switch: '<S896>/Switch3' incorporates:
         *  Constant: '<S896>/MINFLOAT'
         *  Switch: '<S896>/Switch1'
         *  Switch: '<S896>/Switch2'
         */
        rtb_Switch1_iq2 = -3.402823466E+38F;
    }
    else
    {
        /* Switch: '<S896>/Switch1' incorporates:
         *  Constant: '<S896>/Constant Value4'
         *  Switch: '<S896>/Switch2'
         *  Switch: '<S896>/Switch3'
         */
        rtb_Switch1_iq2 = 0.0F;
    }

    /* End of Switch: '<S896>/Switch1' */
    /* End of Outputs for SubSystem: '<S889>/Protected Division' */

    /* Outputs for Atomic SubSystem: '<S889>/Protected Division1' */
    /* Switch: '<S897>/Switch1' incorporates:
     *  Constant: '<S897>/Constant Value'
     *  Constant: '<S897>/Constant Value1'
     *  Constant: '<S897>/Constant Value2'
     *  Constant: '<S897>/Constant Value3'
     *  Logic: '<S897>/AND'
     *  RelationalOperator: '<S897>/Greater Than or Equal '
     *  RelationalOperator: '<S897>/Greater Than or Equal 1'
     *  RelationalOperator: '<S897>/Not Equal'
     *  RelationalOperator: '<S897>/Not Equal1'
     *  Switch: '<S897>/Switch2'
     *  Switch: '<S897>/Switch3'
     */
    if ((rtb_Product_a3 != 0.0F) && (rtu_B1 != 0.0F))
    {
        /* Switch: '<S897>/Switch1' incorporates:
         *  Product: '<S897>/Division'
         */
        rtb_Switch1_jd = rtb_Product_a3 / rtu_B1;
    }
    else if (rtb_Product_a3 > 0.0F)
    {
        /* Switch: '<S897>/Switch2' incorporates:
         *  Constant: '<S897>/MAXFLOAT'
         *  Switch: '<S897>/Switch1'
         */
        rtb_Switch1_jd = 3.402823466E+38F;
    }
    else if (rtb_Product_a3 < 0.0F)
    {
        /* Switch: '<S897>/Switch3' incorporates:
         *  Constant: '<S897>/MINFLOAT'
         *  Switch: '<S897>/Switch1'
         *  Switch: '<S897>/Switch2'
         */
        rtb_Switch1_jd = -3.402823466E+38F;
    }
    else
    {
        /* Switch: '<S897>/Switch1' incorporates:
         *  Constant: '<S897>/Constant Value4'
         *  Switch: '<S897>/Switch2'
         *  Switch: '<S897>/Switch3'
         */
        rtb_Switch1_jd = 0.0F;
    }

    /* End of Switch: '<S897>/Switch1' */
    /* End of Outputs for SubSystem: '<S889>/Protected Division1' */

    /* Sum: '<S889>/Sum6' incorporates:
     *  Product: '<S889>/Product10'
     */
    rtb_Product_a3 = (0.0F - rtu_Tm1Misc) - (rtu_Tb2Tm1 * rtu_kRIP);

    /* Sum: '<S889>/Sum5' incorporates:
     *  Product: '<S889>/Product9'
     */
    rtb_Sum5_b = (rtu_Tb2Tm1 * rtu_Ta2RIP) + rtu_Ta2Tm1;

    /* Outputs for Atomic SubSystem: '<S889>/Protected Division10' */
    /* Switch: '<S898>/Switch1' incorporates:
     *  Constant: '<S898>/Constant Value'
     *  Constant: '<S898>/Constant Value1'
     *  Constant: '<S898>/Constant Value2'
     *  Constant: '<S898>/Constant Value3'
     *  Logic: '<S898>/AND'
     *  RelationalOperator: '<S898>/Greater Than or Equal '
     *  RelationalOperator: '<S898>/Greater Than or Equal 1'
     *  RelationalOperator: '<S898>/Not Equal'
     *  RelationalOperator: '<S898>/Not Equal1'
     *  Switch: '<S898>/Switch2'
     *  Switch: '<S898>/Switch3'
     */
    if ((rtb_Product_a3 != 0.0F) && (rtb_Sum5_b != 0.0F))
    {
        /* Switch: '<S898>/Switch1' incorporates:
         *  Product: '<S898>/Division'
         */
        rtb_Product_a3 /= rtb_Sum5_b;
    }
    else if (rtb_Product_a3 > 0.0F)
    {
        /* Switch: '<S898>/Switch2' incorporates:
         *  Constant: '<S898>/MAXFLOAT'
         *  Switch: '<S898>/Switch1'
         */
        rtb_Product_a3 = 3.402823466E+38F;
    }
    else if (rtb_Product_a3 < 0.0F)
    {
        /* Switch: '<S898>/Switch3' incorporates:
         *  Constant: '<S898>/MINFLOAT'
         *  Switch: '<S898>/Switch1'
         *  Switch: '<S898>/Switch2'
         */
        rtb_Product_a3 = -3.402823466E+38F;
    }
    else
    {
        /* Switch: '<S898>/Switch1' incorporates:
         *  Constant: '<S898>/Constant Value4'
         *  Switch: '<S898>/Switch2'
         *  Switch: '<S898>/Switch3'
         */
        rtb_Product_a3 = 0.0F;
    }

    /* End of Switch: '<S898>/Switch1' */
    /* End of Outputs for SubSystem: '<S889>/Protected Division10' */

    /* Sum: '<S889>/Sum8' incorporates:
     *  Product: '<S889>/Product11'
     */
    rtb_Sum8 = (rtu_Ta2Tm1 * rtb_Switch1_g1) + rtu_Tb2Tm1;

    /* Outputs for Atomic SubSystem: '<S889>/Protected Division13' */
    /* Switch: '<S901>/Switch1' incorporates:
     *  Constant: '<S901>/Constant Value1'
     *  RelationalOperator: '<S901>/Not Equal1'
     */
    if (rtb_Sum8 != 0.0F)
    {
        /* Switch: '<S901>/Switch1' incorporates:
         *  Constant: '<S889>/Constant Value4'
         *  Product: '<S901>/Division'
         */
        rtb_Switch1_g1 = 1.0F / rtb_Sum8;
    }
    else
    {
        /* Switch: '<S901>/Switch1' */
        rtb_Switch1_g1 = 3.402823466E+38F;
    }

    /* End of Switch: '<S901>/Switch1' */
    /* End of Outputs for SubSystem: '<S889>/Protected Division13' */

    /* Sum: '<S889>/Sum7' incorporates:
     *  Product: '<S889>/Product12'
     */
    rtb_Switch1_bfk = (0.0F - rtu_Tm1Misc) - (rtu_Ta2Tm1 * rtb_Switch1_bfk);

    /* Outputs for Atomic SubSystem: '<S889>/Protected Division14' */
    /* Switch: '<S902>/Switch1' incorporates:
     *  Constant: '<S902>/Constant Value'
     *  Constant: '<S902>/Constant Value1'
     *  Constant: '<S902>/Constant Value2'
     *  Constant: '<S902>/Constant Value3'
     *  Logic: '<S902>/AND'
     *  RelationalOperator: '<S902>/Greater Than or Equal '
     *  RelationalOperator: '<S902>/Greater Than or Equal 1'
     *  RelationalOperator: '<S902>/Not Equal'
     *  RelationalOperator: '<S902>/Not Equal1'
     *  Switch: '<S902>/Switch2'
     *  Switch: '<S902>/Switch3'
     */
    if ((rtb_Switch1_bfk != 0.0F) && (rtb_Sum8 != 0.0F))
    {
        /* Switch: '<S902>/Switch1' incorporates:
         *  Product: '<S902>/Division'
         */
        rtb_Switch1_bfk /= rtb_Sum8;
    }
    else if (rtb_Switch1_bfk > 0.0F)
    {
        /* Switch: '<S902>/Switch2' incorporates:
         *  Constant: '<S902>/MAXFLOAT'
         *  Switch: '<S902>/Switch1'
         */
        rtb_Switch1_bfk = 3.402823466E+38F;
    }
    else if (rtb_Switch1_bfk < 0.0F)
    {
        /* Switch: '<S902>/Switch3' incorporates:
         *  Constant: '<S902>/MINFLOAT'
         *  Switch: '<S902>/Switch1'
         *  Switch: '<S902>/Switch2'
         */
        rtb_Switch1_bfk = -3.402823466E+38F;
    }
    else
    {
        /* Switch: '<S902>/Switch1' incorporates:
         *  Constant: '<S902>/Constant Value4'
         *  Switch: '<S902>/Switch2'
         *  Switch: '<S902>/Switch3'
         */
        rtb_Switch1_bfk = 0.0F;
    }

    /* End of Switch: '<S902>/Switch1' */
    /* End of Outputs for SubSystem: '<S889>/Protected Division14' */

    /* Outputs for Atomic SubSystem: '<S889>/Protected Division2' */
    /* Switch: '<S903>/Switch1' incorporates:
     *  Constant: '<S903>/Constant Value'
     *  Constant: '<S903>/Constant Value1'
     *  Constant: '<S903>/Constant Value2'
     *  Constant: '<S903>/Constant Value3'
     *  Logic: '<S903>/AND'
     *  RelationalOperator: '<S903>/Greater Than or Equal '
     *  RelationalOperator: '<S903>/Greater Than or Equal 1'
     *  RelationalOperator: '<S903>/Not Equal'
     *  RelationalOperator: '<S903>/Not Equal1'
     *  Switch: '<S903>/Switch2'
     *  Switch: '<S903>/Switch3'
     */
    if ((rtb_Product1_gx != 0.0F) && (rtu_B1 != 0.0F))
    {
        /* Switch: '<S903>/Switch1' incorporates:
         *  Product: '<S903>/Division'
         */
        rtb_Product1_gx /= rtu_B1;
    }
    else if (rtb_Product1_gx > 0.0F)
    {
        /* Switch: '<S903>/Switch2' incorporates:
         *  Constant: '<S903>/MAXFLOAT'
         *  Switch: '<S903>/Switch1'
         */
        rtb_Product1_gx = 3.402823466E+38F;
    }
    else if (rtb_Product1_gx < 0.0F)
    {
        /* Switch: '<S903>/Switch3' incorporates:
         *  Constant: '<S903>/MINFLOAT'
         *  Switch: '<S903>/Switch1'
         *  Switch: '<S903>/Switch2'
         */
        rtb_Product1_gx = -3.402823466E+38F;
    }
    else
    {
        /* Switch: '<S903>/Switch1' incorporates:
         *  Constant: '<S903>/Constant Value4'
         *  Switch: '<S903>/Switch2'
         *  Switch: '<S903>/Switch3'
         */
        rtb_Product1_gx = 0.0F;
    }

    /* End of Switch: '<S903>/Switch1' */
    /* End of Outputs for SubSystem: '<S889>/Protected Division2' */

    /* Outputs for Atomic SubSystem: '<S889>/Protected Division3' */
    /* Switch: '<S904>/Switch1' incorporates:
     *  Constant: '<S904>/Constant Value'
     *  Constant: '<S904>/Constant Value1'
     *  Constant: '<S904>/Constant Value2'
     *  Constant: '<S904>/Constant Value3'
     *  Logic: '<S904>/AND'
     *  RelationalOperator: '<S904>/Greater Than or Equal '
     *  RelationalOperator: '<S904>/Greater Than or Equal 1'
     *  RelationalOperator: '<S904>/Not Equal'
     *  RelationalOperator: '<S904>/Not Equal1'
     *  Switch: '<S904>/Switch2'
     *  Switch: '<S904>/Switch3'
     */
    if ((rtb_Gain1 != 0.0F) && (rtu_A1 != 0.0F))
    {
        /* Switch: '<S904>/Switch1' incorporates:
         *  Product: '<S904>/Division'
         */
        rtb_Gain1 /= rtu_A1;
    }
    else if (rtb_Gain1 > 0.0F)
    {
        /* Switch: '<S904>/Switch2' incorporates:
         *  Constant: '<S904>/MAXFLOAT'
         *  Switch: '<S904>/Switch1'
         */
        rtb_Gain1 = 3.402823466E+38F;
    }
    else if (rtb_Gain1 < 0.0F)
    {
        /* Switch: '<S904>/Switch3' incorporates:
         *  Constant: '<S904>/MINFLOAT'
         *  Switch: '<S904>/Switch1'
         *  Switch: '<S904>/Switch2'
         */
        rtb_Gain1 = -3.402823466E+38F;
    }
    else
    {
        /* Switch: '<S904>/Switch1' incorporates:
         *  Constant: '<S904>/Constant Value4'
         *  Switch: '<S904>/Switch2'
         *  Switch: '<S904>/Switch3'
         */
        rtb_Gain1 = 0.0F;
    }

    /* End of Switch: '<S904>/Switch1' */
    /* End of Outputs for SubSystem: '<S889>/Protected Division3' */

    /* Outputs for Atomic SubSystem: '<S889>/Protected Division4' */
    /* Switch: '<S905>/Switch1' incorporates:
     *  Constant: '<S905>/Constant Value'
     *  Constant: '<S905>/Constant Value1'
     *  Constant: '<S905>/Constant Value2'
     *  Constant: '<S905>/Constant Value3'
     *  Logic: '<S905>/AND'
     *  RelationalOperator: '<S905>/Greater Than or Equal '
     *  RelationalOperator: '<S905>/Greater Than or Equal 1'
     *  RelationalOperator: '<S905>/Not Equal'
     *  RelationalOperator: '<S905>/Not Equal1'
     *  Switch: '<S905>/Switch2'
     *  Switch: '<S905>/Switch3'
     */
    if ((rtb_Product3_cg != 0.0F) && (rtu_B1 != 0.0F))
    {
        /* Switch: '<S905>/Switch1' incorporates:
         *  Product: '<S905>/Division'
         */
        rtb_Product3_cg /= rtu_B1;
    }
    else if (rtb_Product3_cg > 0.0F)
    {
        /* Switch: '<S905>/Switch2' incorporates:
         *  Constant: '<S905>/MAXFLOAT'
         *  Switch: '<S905>/Switch1'
         */
        rtb_Product3_cg = 3.402823466E+38F;
    }
    else if (rtb_Product3_cg < 0.0F)
    {
        /* Switch: '<S905>/Switch3' incorporates:
         *  Constant: '<S905>/MINFLOAT'
         *  Switch: '<S905>/Switch1'
         *  Switch: '<S905>/Switch2'
         */
        rtb_Product3_cg = -3.402823466E+38F;
    }
    else
    {
        /* Switch: '<S905>/Switch1' incorporates:
         *  Constant: '<S905>/Constant Value4'
         *  Switch: '<S905>/Switch2'
         *  Switch: '<S905>/Switch3'
         */
        rtb_Product3_cg = 0.0F;
    }

    /* End of Switch: '<S905>/Switch1' */
    /* End of Outputs for SubSystem: '<S889>/Protected Division4' */

    /* Outputs for Atomic SubSystem: '<S889>/Protected Division9' */
    /* Switch: '<S906>/Switch1' incorporates:
     *  Constant: '<S906>/Constant Value1'
     *  RelationalOperator: '<S906>/Not Equal1'
     */
    if (rtb_Sum5_b != 0.0F)
    {
        /* Switch: '<S906>/Switch1' incorporates:
         *  Constant: '<S889>/Constant Value2'
         *  Product: '<S906>/Division'
         */
        rtb_Sum5_b = 1.0F / rtb_Sum5_b;
    }
    else
    {
        /* Switch: '<S906>/Switch1' */
        rtb_Sum5_b = 3.402823466E+38F;
    }

    /* End of Switch: '<S906>/Switch1' */
    /* End of Outputs for SubSystem: '<S889>/Protected Division9' */

    /* Sum: '<S889>/Sum' */
    rtb_Switch1_iq2 += rtb_Switch1_jd;

    /* Product: '<S891>/Product' */
    rtb_Switch1_jd = rtu_A1 * rtb_Sum5_b;

    /* Product: '<S891>/Product18' */
    rtb_Switch1_g1 *= rtu_B1;

    /* Sum: '<S891>/Sum3' incorporates:
     *  Product: '<S891>/Product2'
     *  Product: '<S891>/Product3'
     */
    rtb_Sum8 = (rtb_Switch1_jd * rtb_Switch1_jd) + (rtb_Switch1_g1 *
        rtb_Switch1_g1);

    /* Merge: '<S916>/Merge' incorporates:
     *  Abs: '<S916>/Abs'
     */
    rtb_Sum5_b = fabsf(rtb_Sum8);

    /* If: '<S916>/If' incorporates:
     *  Constant: '<S916>/Constant Value3'
     *  RelationalOperator: '<S916>/Comparison5'
     */
    if (rtb_Sum5_b != 0.0F)
    {
        /* Outputs for IfAction SubSystem: '<S916>/U1True' incorporates:
         *  ActionPort: '<S919>/Action Port'
         */
        VDDR_ac_U1True(rtb_Sum8, &rtb_Sum5_b);

        /* End of Outputs for SubSystem: '<S916>/U1True' */
    }
    else
    {
        /* Outputs for IfAction SubSystem: '<S916>/else' incorporates:
         *  ActionPort: '<S920>/Action Port'
         */
        VDDR_ac_else(&rtb_Sum5_b);

        /* End of Outputs for SubSystem: '<S916>/else' */
    }

    /* End of If: '<S916>/If' */

    /* Sum: '<S891>/Sum14' incorporates:
     *  Product: '<S891>/Product19'
     */
    rtb_Switch1_bfk = (rtu_B1 * rtb_Switch1_bfk) + rtu_B2;

    /* Sum: '<S891>/Sum' incorporates:
     *  Product: '<S891>/Product17'
     */
    rtb_Product_a3 = (rtu_A1 * rtb_Product_a3) + rtu_A2;

    /* Product: '<S890>/Product' incorporates:
     *  Product: '<S891>/Product10'
     *  Product: '<S891>/Product11'
     *  Product: '<S891>/Product8'
     *  Product: '<S891>/Product9'
     *  Sum: '<S890>/Sum'
     *  Sum: '<S891>/Sum1'
     *  Sum: '<S891>/Sum4'
     */
    rtb_Sum8 = (rtb_Product_a3 * rtb_Switch1_g1) - (rtb_Switch1_jd *
        rtb_Switch1_bfk);
    rtb_Sum8 = (rtu_PBat - (((rtb_Sum8 * rtb_Sum8) * rtb_Sum5_b) + rtu_C)) *
        rtb_Sum5_b;

    /* Logic: '<S913>/Logical Operator1' incorporates:
     *  Abs: '<S913>/Abs'
     *  Constant: '<S890>/Constant Value1'
     *  Constant: '<S913>/Constant Value'
     *  RelationalOperator: '<S913>/Comparison'
     *  RelationalOperator: '<S913>/Comparison1'
     *  Sum: '<S913>/Sum1'
     */
    *rty_IntVld = ((fabsf(rtb_Sum8) < 1.0E-6F) || (rtb_Sum8 > 0.0F));

    /* Sum: '<S888>/Sum3' incorporates:
     *  Constant: '<S890>/Constant Value'
     *  MinMax: '<S890>/MinMax1'
     *  Product: '<S891>/Product4'
     *  Product: '<S891>/Product5'
     *  Product: '<S891>/Product6'
     *  Product: '<S891>/Product7'
     *  Sqrt: '<S914>/Sqrt'
     *  Sum: '<S889>/Sum1'
     *  Sum: '<S890>/Sum2'
     *  Sum: '<S891>/Sum2'
     *  Switch: '<S914>/Switch'
     */
    rtb_Product_a3 = ((-(((rtb_Switch1_jd * rtb_Product_a3) + (rtb_Switch1_g1 *
                          rtb_Switch1_bfk)) * rtb_Sum5_b)) - sqrtf(fmaxf
                       (rtb_Sum8, 0.0F))) - (((rtb_Product1_gx + rtu_Tm1Misc) -
        rtb_Gain1) - rtb_Product3_cg);

    /* Outputs for Atomic SubSystem: '<S888>/Protected Division1' */
    /* Switch: '<S893>/Switch1' incorporates:
     *  Constant: '<S893>/Constant Value'
     *  Constant: '<S893>/Constant Value1'
     *  Constant: '<S893>/Constant Value2'
     *  Constant: '<S893>/Constant Value3'
     *  Logic: '<S893>/AND'
     *  RelationalOperator: '<S893>/Greater Than or Equal '
     *  RelationalOperator: '<S893>/Greater Than or Equal 1'
     *  RelationalOperator: '<S893>/Not Equal'
     *  RelationalOperator: '<S893>/Not Equal1'
     *  Switch: '<S893>/Switch2'
     *  Switch: '<S893>/Switch3'
     */
    if ((rtb_Product_a3 != 0.0F) && (rtb_Switch1_iq2 != 0.0F))
    {
        /* Switch: '<S893>/Switch1' incorporates:
         *  Product: '<S893>/Division'
         */
        rtb_Product_a3 /= rtb_Switch1_iq2;
    }
    else if (rtb_Product_a3 > 0.0F)
    {
        /* Switch: '<S893>/Switch2' incorporates:
         *  Constant: '<S893>/MAXFLOAT'
         *  Switch: '<S893>/Switch1'
         */
        rtb_Product_a3 = 3.402823466E+38F;
    }
    else if (rtb_Product_a3 < 0.0F)
    {
        /* Switch: '<S893>/Switch3' incorporates:
         *  Constant: '<S893>/MINFLOAT'
         *  Switch: '<S893>/Switch1'
         *  Switch: '<S893>/Switch2'
         */
        rtb_Product_a3 = -3.402823466E+38F;
    }
    else
    {
        /* Switch: '<S893>/Switch1' incorporates:
         *  Constant: '<S893>/Constant Value4'
         *  Switch: '<S893>/Switch2'
         *  Switch: '<S893>/Switch3'
         */
        rtb_Product_a3 = 0.0F;
    }

    /* End of Switch: '<S893>/Switch1' */
    /* End of Outputs for SubSystem: '<S888>/Protected Division1' */

    /* Gain: '<S895>/Gain' */
    *rty_TxAlongRIP = rtb_Product_a3;

    /* Sum: '<S888>/Sum4' incorporates:
     *  Product: '<S888>/Product1'
     */
    *rty_TyAlongRIP = (rtu_Tx2RIP * rtb_Product_a3) + rtu_IntRIP;
}

#endif

/*
 * Output and update for action system:
 *    '<S846>/ELSE'
 *    '<S832>/ELSE1'
 *    '<S956>/ELSE'
 *    '<S833>/ELSE'
 *    '<S5067>/ELSE'
 *    '<S5053>/ELSE1'
 *    '<S5177>/ELSE'
 *    '<S5054>/ELSE'
 */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_ELSE_f(P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_TxAlongRIP, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_TyAlongRIP, P2VAR(boolean, AUTOMATIC, VDDR_VAR_INIT) rty_IntVld)
{
    /* SignalConversion generated from: '<S850>/TxAlongRIP' incorporates:
     *  Constant: '<S850>/Constant Value'
     */
    *rty_TxAlongRIP = 0.0F;

    /* SignalConversion generated from: '<S850>/TyAlongRIP' incorporates:
     *  Constant: '<S850>/Constant Value1'
     */
    *rty_TyAlongRIP = 0.0F;

    /* SignalConversion generated from: '<S850>/IntVld' incorporates:
     *  Constant: '<S850>/FALSE Constant'
     */
    *rty_IntVld = false;
}

#endif

/*
 * Output and update for action system:
 *    '<S832>/CalcValid'
 *    '<S5053>/CalcValid'
 */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_CalcValid(VAR(float32, AUTOMATIC)
    rtu_Ta2Tm1, VAR(float32, AUTOMATIC) rtu_Tb2Tm1, VAR(float32, AUTOMATIC)
    rtu_Tm1Misc, VAR(float32, AUTOMATIC) rtu_Tx2RIP, VAR(float32, AUTOMATIC)
    rtu_IntRIP, VAR(float32, AUTOMATIC) rtu_A1, VAR(float32, AUTOMATIC) rtu_A2,
    VAR(float32, AUTOMATIC) rtu_B1, VAR(float32, AUTOMATIC) rtu_B2, VAR(float32,
    AUTOMATIC) rtu_C, VAR(float32, AUTOMATIC) rtu_PBatMin, VAR(float32,
    AUTOMATIC) rtu_PBatMax, VAR(boolean, AUTOMATIC) rtu_PosSwitchingBEV, VAR
    (boolean, AUTOMATIC) rtu_NegSwitchingBEV, VAR(float32, AUTOMATIC) rtu_Ta2RIP,
    VAR(float32, AUTOMATIC) rtu_kRIP, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_TxAlongRIP, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_TyAlongRIP,
    P2VAR(boolean, AUTOMATIC, VDDR_VAR_INIT) rty_IntVld)
{
    boolean tmp;
    boolean tmp_0;

    /* RelationalOperator: '<S846>/Comparison2' */
    tmp = !rtu_NegSwitchingBEV;

    /* RelationalOperator: '<S846>/Comparison1' */
    tmp_0 = !rtu_PosSwitchingBEV;

    /* If: '<S846>/If' incorporates:
     *  Logic: '<S846>/Logical1'
     *  Logic: '<S846>/Logical2'
     *  Logic: '<S846>/Logical4'
     *  RelationalOperator: '<S846>/Comparison3'
     *  RelationalOperator: '<S846>/Comparison9'
     */
    if (tmp_0 && tmp)
    {
        /* Outputs for IfAction SubSystem: '<S846>/LowNo' incorporates:
         *  ActionPort: '<S851>/Action Port'
         */
        VDDR_ac_LowNo(rtu_Ta2Tm1, rtu_Tb2Tm1, rtu_Tm1Misc, rtu_Tx2RIP,
                      rtu_IntRIP, rtu_A1, rtu_A2, rtu_B1, rtu_B2, rtu_C,
                      rtu_PBatMax, rtu_Ta2RIP, rtu_kRIP, rty_TxAlongRIP,
                      rty_TyAlongRIP, rty_IntVld);

        /* End of Outputs for SubSystem: '<S846>/LowNo' */
    }
    else if (rtu_PosSwitchingBEV && tmp)
    {
        /* Outputs for IfAction SubSystem: '<S846>/PosSwitching' incorporates:
         *  ActionPort: '<S853>/Action Port'
         */
        VDDR_ac_LowNo(rtu_Ta2Tm1, rtu_Tb2Tm1, rtu_Tm1Misc, rtu_Tx2RIP,
                      rtu_IntRIP, rtu_A1, rtu_A2, rtu_B1, rtu_B2, rtu_C,
                      rtu_PBatMax, rtu_Ta2RIP, rtu_kRIP, rty_TxAlongRIP,
                      rty_TyAlongRIP, rty_IntVld);

        /* End of Outputs for SubSystem: '<S846>/PosSwitching' */
    }
    else if (tmp_0 && rtu_NegSwitchingBEV)
    {
        /* Outputs for IfAction SubSystem: '<S846>/NegSwitching' incorporates:
         *  ActionPort: '<S852>/Action Port'
         */
        VDDR_ac_NegSwitching(rtu_Ta2Tm1, rtu_Tb2Tm1, rtu_Tm1Misc, rtu_Tx2RIP,
                             rtu_IntRIP, rtu_A1, rtu_A2, rtu_B1, rtu_B2, rtu_C,
                             rtu_PBatMin, rtu_Ta2RIP, rtu_kRIP, rty_TxAlongRIP,
                             rty_TyAlongRIP, rty_IntVld);

        /* End of Outputs for SubSystem: '<S846>/NegSwitching' */
    }
    else
    {
        /* Outputs for IfAction SubSystem: '<S846>/ELSE' incorporates:
         *  ActionPort: '<S850>/Action Port'
         */
        VDDR_ac_ELSE_f(rty_TxAlongRIP, rty_TyAlongRIP, rty_IntVld);

        /* End of Outputs for SubSystem: '<S846>/ELSE' */
    }

    /* End of If: '<S846>/If' */
}

#endif

/*
 * Output and update for action system:
 *    '<S833>/CalcValid'
 *    '<S5054>/CalcValid'
 */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_CalcValid_e(VAR(float32, AUTOMATIC)
    rtu_Ta2Tm1, VAR(float32, AUTOMATIC) rtu_Tb2Tm1, VAR(float32, AUTOMATIC)
    rtu_Tm1Misc, VAR(float32, AUTOMATIC) rtu_Tx2RIP, VAR(float32, AUTOMATIC)
    rtu_IntRIP, VAR(float32, AUTOMATIC) rtu_A1, VAR(float32, AUTOMATIC) rtu_A2,
    VAR(float32, AUTOMATIC) rtu_B1, VAR(float32, AUTOMATIC) rtu_B2, VAR(float32,
    AUTOMATIC) rtu_C, VAR(float32, AUTOMATIC) rtu_PBatMin, VAR(float32,
    AUTOMATIC) rtu_PBatMax, VAR(boolean, AUTOMATIC) rtu_PosSwitchingBEV, VAR
    (boolean, AUTOMATIC) rtu_NegSwitchingBEV, VAR(float32, AUTOMATIC) rtu_Ta2RIP,
    VAR(float32, AUTOMATIC) rtu_kRIP, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_TxAlongRIP, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_TyAlongRIP,
    P2VAR(boolean, AUTOMATIC, VDDR_VAR_INIT) rty_IntVld)
{
    boolean tmp;
    boolean tmp_0;

    /* RelationalOperator: '<S956>/Comparison2' */
    tmp = !rtu_NegSwitchingBEV;

    /* RelationalOperator: '<S956>/Comparison1' */
    tmp_0 = !rtu_PosSwitchingBEV;

    /* If: '<S956>/If' incorporates:
     *  Logic: '<S956>/Logical1'
     *  Logic: '<S956>/Logical2'
     *  Logic: '<S956>/Logical4'
     *  RelationalOperator: '<S956>/Comparison3'
     *  RelationalOperator: '<S956>/Comparison9'
     */
    if (tmp_0 && tmp)
    {
        /* Outputs for IfAction SubSystem: '<S956>/LowNo' incorporates:
         *  ActionPort: '<S961>/Action Port'
         */
        VDDR_ac_NegSwitching(rtu_Ta2Tm1, rtu_Tb2Tm1, rtu_Tm1Misc, rtu_Tx2RIP,
                             rtu_IntRIP, rtu_A1, rtu_A2, rtu_B1, rtu_B2, rtu_C,
                             rtu_PBatMax, rtu_Ta2RIP, rtu_kRIP, rty_TxAlongRIP,
                             rty_TyAlongRIP, rty_IntVld);

        /* End of Outputs for SubSystem: '<S956>/LowNo' */
    }
    else if (rtu_PosSwitchingBEV && tmp)
    {
        /* Outputs for IfAction SubSystem: '<S956>/PosSwitching' incorporates:
         *  ActionPort: '<S963>/Action Port'
         */
        VDDR_ac_LowNo(rtu_Ta2Tm1, rtu_Tb2Tm1, rtu_Tm1Misc, rtu_Tx2RIP,
                      rtu_IntRIP, rtu_A1, rtu_A2, rtu_B1, rtu_B2, rtu_C,
                      rtu_PBatMin, rtu_Ta2RIP, rtu_kRIP, rty_TxAlongRIP,
                      rty_TyAlongRIP, rty_IntVld);

        /* End of Outputs for SubSystem: '<S956>/PosSwitching' */
    }
    else if (tmp_0 && rtu_NegSwitchingBEV)
    {
        /* Outputs for IfAction SubSystem: '<S956>/NegSwitching' incorporates:
         *  ActionPort: '<S962>/Action Port'
         */
        VDDR_ac_NegSwitching(rtu_Ta2Tm1, rtu_Tb2Tm1, rtu_Tm1Misc, rtu_Tx2RIP,
                             rtu_IntRIP, rtu_A1, rtu_A2, rtu_B1, rtu_B2, rtu_C,
                             rtu_PBatMax, rtu_Ta2RIP, rtu_kRIP, rty_TxAlongRIP,
                             rty_TyAlongRIP, rty_IntVld);

        /* End of Outputs for SubSystem: '<S956>/NegSwitching' */
    }
    else
    {
        /* Outputs for IfAction SubSystem: '<S956>/ELSE' incorporates:
         *  ActionPort: '<S960>/Action Port'
         */
        VDDR_ac_ELSE_f(rty_TxAlongRIP, rty_TyAlongRIP, rty_IntVld);

        /* End of Outputs for SubSystem: '<S956>/ELSE' */
    }

    /* End of If: '<S956>/If' */
}

#endif

/*
 * Output and update for action system:
 *    '<S3104>/PointVld'
 *    '<S3105>/PointVld'
 *    '<S3067>/PointVld'
 *    '<S3068>/PointVld'
 *    '<S3025>/PointVld'
 *    '<S3026>/PointVld'
 *    '<S1160>/PointVld'
 *    '<S1161>/PointVld'
 *    '<S1123>/IntRecVld'
 *    '<S1124>/IntRecVld'
 *    ...
 */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_PointVld(VAR(float32, AUTOMATIC)
    rtu_TxIN, VAR(float32, AUTOMATIC) rtu_TyIN, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_TxOUT, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_TyOUT,
    P2VAR(boolean, AUTOMATIC, VDDR_VAR_INIT) rty_IntVld)
{
    /* Inport: '<S3122>/TxIN' */
    *rty_TxOUT = rtu_TxIN;

    /* Inport: '<S3122>/TyIN' */
    *rty_TyOUT = rtu_TyIN;

    /* SignalConversion generated from: '<S3122>/IntVld' incorporates:
     *  Constant: '<S3122>/TRUE Constant'
     */
    *rty_IntVld = true;
}

#endif

/*
 * Output and update for action system:
 *    '<S3130>/SQRTExist'
 *    '<S3155>/SQRTExist'
 *    '<S1186>/SQRTExist'
 *    '<S1211>/SQRTExist'
 *    '<S7351>/SQRTExist'
 *    '<S7376>/SQRTExist'
 *    '<S5407>/SQRTExist'
 *    '<S5432>/SQRTExist'
 */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_SQRTExist(VAR(float32, AUTOMATIC)
    rtu_Rad, VAR(float32, AUTOMATIC) rtu_TxCoef, VAR(float32, AUTOMATIC)
    rtu_Const, VAR(float32, AUTOMATIC) rtu_A, VAR(float32, AUTOMATIC) rtu_B,
    P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_TxIntPos, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_TyIntPos, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_TxIntNeg, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_TyIntNeg, P2VAR(boolean, AUTOMATIC, VDDR_VAR_INIT) rty_Vld)
{
    float32 rtb_Gain3;
    float32 rtb_Sum1_ph;
    float32 rtb_Switch_m;

    /* Gain: '<S3132>/Gain1' incorporates:
     *  Gain: '<S3132>/Gain3'
     */
    rtb_Gain3 = 2.0F * rtu_A;

    /* Switch: '<S3142>/Switch' */
    if (rtu_Rad >= 0.0F)
    {
        /* Switch: '<S3142>/Switch' incorporates:
         *  Sqrt: '<S3142>/Sqrt'
         */
        rtb_Switch_m = sqrtf(rtu_Rad);
    }
    else
    {
        /* Switch: '<S3142>/Switch' incorporates:
         *  Constant: '<S3142>/Zero'
         */
        rtb_Switch_m = 0.0F;
    }

    /* End of Switch: '<S3142>/Switch' */

    /* Sum: '<S3132>/Sum1' incorporates:
     *  Gain: '<S3132>/Gain'
     */
    rtb_Sum1_ph = (-rtu_B) + rtb_Switch_m;

    /* Outputs for Atomic SubSystem: '<S3132>/Protected Division' */
    /* Switch: '<S3138>/Switch1' incorporates:
     *  Constant: '<S3138>/Constant Value'
     *  Constant: '<S3138>/Constant Value1'
     *  Constant: '<S3138>/Constant Value2'
     *  Constant: '<S3138>/Constant Value3'
     *  Gain: '<S3132>/Gain1'
     *  Logic: '<S3138>/AND'
     *  RelationalOperator: '<S3138>/Greater Than or Equal '
     *  RelationalOperator: '<S3138>/Greater Than or Equal 1'
     *  RelationalOperator: '<S3138>/Not Equal'
     *  RelationalOperator: '<S3138>/Not Equal1'
     *  Switch: '<S3138>/Switch2'
     *  Switch: '<S3138>/Switch3'
     */
    if ((rtb_Sum1_ph != 0.0F) && (rtb_Gain3 != 0.0F))
    {
        /* Switch: '<S3138>/Switch1' incorporates:
         *  Product: '<S3138>/Division'
         */
        rtb_Sum1_ph /= rtb_Gain3;
    }
    else if (rtb_Sum1_ph > 0.0F)
    {
        /* Switch: '<S3138>/Switch2' incorporates:
         *  Constant: '<S3138>/MAXFLOAT'
         *  Switch: '<S3138>/Switch1'
         */
        rtb_Sum1_ph = 3.402823466E+38F;
    }
    else if (rtb_Sum1_ph < 0.0F)
    {
        /* Switch: '<S3138>/Switch3' incorporates:
         *  Constant: '<S3138>/MINFLOAT'
         *  Switch: '<S3138>/Switch1'
         *  Switch: '<S3138>/Switch2'
         */
        rtb_Sum1_ph = -3.402823466E+38F;
    }
    else
    {
        /* Switch: '<S3138>/Switch1' incorporates:
         *  Constant: '<S3138>/Constant Value4'
         *  Switch: '<S3138>/Switch2'
         *  Switch: '<S3138>/Switch3'
         */
        rtb_Sum1_ph = 0.0F;
    }

    /* End of Switch: '<S3138>/Switch1' */
    /* End of Outputs for SubSystem: '<S3132>/Protected Division' */

    /* Sum: '<S3132>/Sum2' incorporates:
     *  Gain: '<S3132>/Gain2'
     */
    rtb_Switch_m = (-rtu_B) - rtb_Switch_m;

    /* Outputs for Atomic SubSystem: '<S3132>/Protected Division1' */
    /* Switch: '<S3139>/Switch1' incorporates:
     *  Constant: '<S3139>/Constant Value'
     *  Constant: '<S3139>/Constant Value1'
     *  Constant: '<S3139>/Constant Value2'
     *  Constant: '<S3139>/Constant Value3'
     *  Logic: '<S3139>/AND'
     *  RelationalOperator: '<S3139>/Greater Than or Equal '
     *  RelationalOperator: '<S3139>/Greater Than or Equal 1'
     *  RelationalOperator: '<S3139>/Not Equal'
     *  RelationalOperator: '<S3139>/Not Equal1'
     *  Switch: '<S3139>/Switch2'
     *  Switch: '<S3139>/Switch3'
     */
    if ((rtb_Switch_m != 0.0F) && (rtb_Gain3 != 0.0F))
    {
        /* Switch: '<S3139>/Switch1' incorporates:
         *  Product: '<S3139>/Division'
         */
        rtb_Gain3 = rtb_Switch_m / rtb_Gain3;
    }
    else if (rtb_Switch_m > 0.0F)
    {
        /* Switch: '<S3139>/Switch2' incorporates:
         *  Constant: '<S3139>/MAXFLOAT'
         *  Switch: '<S3139>/Switch1'
         */
        rtb_Gain3 = 3.402823466E+38F;
    }
    else if (rtb_Switch_m < 0.0F)
    {
        /* Switch: '<S3139>/Switch3' incorporates:
         *  Constant: '<S3139>/MINFLOAT'
         *  Switch: '<S3139>/Switch1'
         *  Switch: '<S3139>/Switch2'
         */
        rtb_Gain3 = -3.402823466E+38F;
    }
    else
    {
        /* Switch: '<S3139>/Switch1' incorporates:
         *  Constant: '<S3139>/Constant Value4'
         *  Switch: '<S3139>/Switch2'
         *  Switch: '<S3139>/Switch3'
         */
        rtb_Gain3 = 0.0F;
    }

    /* End of Switch: '<S3139>/Switch1' */
    /* End of Outputs for SubSystem: '<S3132>/Protected Division1' */

    /* Gain: '<S3140>/Gain' */
    *rty_TxIntPos = rtb_Sum1_ph;

    /* Gain: '<S3141>/Gain' */
    *rty_TxIntNeg = rtb_Gain3;

    /* Sum: '<S3132>/Sum3' incorporates:
     *  Product: '<S3132>/Product1'
     */
    *rty_TyIntPos = (rtb_Sum1_ph * rtu_TxCoef) + rtu_Const;

    /* Sum: '<S3132>/Sum6' incorporates:
     *  Product: '<S3132>/Product3'
     */
    *rty_TyIntNeg = (rtb_Gain3 * rtu_TxCoef) + rtu_Const;

    /* SignalConversion generated from: '<S3132>/Vld' incorporates:
     *  Constant: '<S3132>/TRUE Constant'
     */
    *rty_Vld = true;
}

#endif

/*
 * Output and update for action system:
 *    '<S3130>/ELSE'
 *    '<S3155>/ELSE'
 *    '<S1186>/ELSE'
 *    '<S1211>/ELSE'
 *    '<S7351>/ELSE'
 *    '<S7376>/ELSE'
 *    '<S5407>/ELSE'
 *    '<S5432>/ELSE'
 */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_ELSE_i(P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_TxIntPos, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_TyIntPos, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_TxIntNeg, P2VAR
    (float32, AUTOMATIC, VDDR_VAR_INIT) rty_TyIntNeg, P2VAR(boolean, AUTOMATIC,
    VDDR_VAR_INIT) rty_Vld)
{
    /* SignalConversion generated from: '<S3131>/TxIntPos' incorporates:
     *  Constant: '<S3131>/Constant Value'
     */
    *rty_TxIntPos = 0.0F;

    /* SignalConversion generated from: '<S3131>/TyIntPos' incorporates:
     *  Constant: '<S3131>/Constant Value1'
     */
    *rty_TyIntPos = 0.0F;

    /* SignalConversion generated from: '<S3131>/TxIntNeg' incorporates:
     *  Constant: '<S3131>/Constant Value2'
     */
    *rty_TxIntNeg = 0.0F;

    /* SignalConversion generated from: '<S3131>/TyIntNeg' incorporates:
     *  Constant: '<S3131>/Constant Value3'
     */
    *rty_TyIntNeg = 0.0F;

    /* SignalConversion generated from: '<S3131>/Vld' incorporates:
     *  Constant: '<S3131>/FALSE Constant'
     */
    *rty_Vld = false;
}

#endif

/*
 * Output and update for action system:
 *    '<S3013>/TxMinIntVld'
 *    '<S3013>/TyMinIntVld'
 *    '<S7234>/TxMinIntVld'
 *    '<S7234>/TyMinIntVld'
 */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_TxMinIntVld(VAR(float32, AUTOMATIC)
    rtu_RMax, VAR(float32, AUTOMATIC) rtu_TxCoord, VAR(float32, AUTOMATIC)
    rtu_TyCoord, VAR(float32, AUTOMATIC) rtu_Tx2RIPRgn, VAR(float32, AUTOMATIC)
    rtu_IntRIPRgn, VAR(float32, AUTOMATIC) rtu_TxMin, VAR(float32, AUTOMATIC)
    rtu_TxMax, VAR(float32, AUTOMATIC) rtu_TyMin, VAR(float32, AUTOMATIC)
    rtu_TyMax, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_TxHMinus, P2VAR
    (float32, AUTOMATIC, VDDR_VAR_INIT) rty_TyHMinus, P2VAR(boolean, AUTOMATIC,
    VDDR_VAR_INIT) rty_PointVldBool)
{
    float32 rtb_Abs1_jn;
    float32 rtb_Merge1_a0;
    float32 rtb_Merge_ii;
    float32 rtb_Product_a0;
    float32 rtb_Sum2_l;
    float32 rtb_Sum_g;
    float32 rtb_Sum_ig;
    boolean rtb_Comparison2_c4i;
    boolean rtb_LogicalOperator1_j5;

    /* Sum: '<S3104>/Sum' incorporates:
     *  Product: '<S3126>/Prod'
     *  Product: '<S3128>/Prod'
     */
    rtb_Sum_ig = (rtu_TxCoord * rtu_TxCoord) + (rtu_TyCoord * rtu_TyCoord);

    /* Switch: '<S3127>/Switch' */
    if (rtb_Sum_ig >= 0.0F)
    {
        /* Abs: '<S3119>/Abs1' incorporates:
         *  Sqrt: '<S3127>/Sqrt'
         */
        rtb_Abs1_jn = sqrtf(rtb_Sum_ig);
    }
    else
    {
        /* Abs: '<S3119>/Abs1' incorporates:
         *  Constant: '<S3127>/Zero'
         */
        rtb_Abs1_jn = 0.0F;
    }

    /* End of Switch: '<S3127>/Switch' */

    /* Sum: '<S3121>/Sum1' incorporates:
     *  Sum: '<S3120>/Sum2'
     */
    rtb_Sum_ig = rtb_Abs1_jn - rtu_RMax;

    /* Logic: '<S3121>/Logical Operator1' incorporates:
     *  Abs: '<S3121>/Abs'
     *  Constant: '<S3121>/Constant Value'
     *  RelationalOperator: '<S3121>/Comparison'
     *  RelationalOperator: '<S3121>/Comparison1'
     *  Sum: '<S3121>/Sum1'
     */
    rtb_LogicalOperator1_j5 = ((fabsf(rtb_Sum_ig) < 0.0001F) || (rtb_Abs1_jn <
        rtu_RMax));

    /* RelationalOperator: '<S3120>/Comparison2' */
    rtb_Comparison2_c4i = (rtb_Abs1_jn < rtu_RMax);

    /* Abs: '<S3119>/Abs1' incorporates:
     *  Sum: '<S3120>/Sum2'
     */
    rtb_Abs1_jn = rtb_Sum_ig;

    /* Abs: '<S3120>/Abs1' */
    rtb_Sum_ig = fabsf(rtb_Sum_ig);

    /* Outputs for Atomic SubSystem: '<S3120>/Protected Division1' */
    /* Switch: '<S3129>/Switch1' incorporates:
     *  Constant: '<S3129>/Constant Value'
     *  Constant: '<S3129>/Constant Value1'
     *  Constant: '<S3129>/Constant Value2'
     *  Logic: '<S3129>/AND'
     *  RelationalOperator: '<S3129>/Greater Than or Equal '
     *  RelationalOperator: '<S3129>/Not Equal'
     *  RelationalOperator: '<S3129>/Not Equal1'
     *  Switch: '<S3129>/Switch2'
     */
    if ((rtb_Sum_ig != 0.0F) && (rtu_RMax != 0.0F))
    {
        /* Switch: '<S3129>/Switch1' incorporates:
         *  Product: '<S3129>/Division'
         */
        rtb_Sum_ig /= rtu_RMax;
    }
    else if (rtb_Sum_ig > 0.0F)
    {
        /* Switch: '<S3129>/Switch2' incorporates:
         *  Constant: '<S3129>/MAXFLOAT'
         *  Switch: '<S3129>/Switch1'
         */
        rtb_Sum_ig = 3.402823466E+38F;
    }
    else
    {
        /* Switch: '<S3129>/Switch1' incorporates:
         *  Constant: '<S3129>/Constant Value4'
         *  Switch: '<S3129>/Switch2'
         *  Switch: '<S3129>/Switch3'
         */
        rtb_Sum_ig = 0.0F;
    }

    /* End of Switch: '<S3129>/Switch1' */
    /* End of Outputs for SubSystem: '<S3120>/Protected Division1' */

    /* If: '<S3104>/If' incorporates:
     *  Constant: '<S3120>/Constant Value1'
     *  Logic: '<S3104>/Logical1'
     *  Logic: '<S3120>/Logical Operator2'
     *  RelationalOperator: '<S3120>/Comparison3'
     */
    if (rtb_LogicalOperator1_j5 || (rtb_Comparison2_c4i || (rtb_Sum_ig < 1.0E-5F)))
    {
        /* Outputs for IfAction SubSystem: '<S3104>/PointVld' incorporates:
         *  ActionPort: '<S3122>/Action Port'
         */
        VDDR_ac_PointVld(rtu_TxCoord, rtu_TyCoord, &rtb_Sum_ig, &rtb_Abs1_jn,
                         &rtb_LogicalOperator1_j5);

        /* End of Outputs for SubSystem: '<S3104>/PointVld' */
    }
    else
    {
        /* Outputs for IfAction SubSystem: '<S3104>/RMaxIntersection' incorporates:
         *  ActionPort: '<S3123>/Action Port'
         */
        /* Product: '<S3130>/Product' incorporates:
         *  Constant: '<S3130>/Constant Value1'
         */
        rtb_Product_a0 = (2.0F * rtu_IntRIPRgn) * rtu_Tx2RIPRgn;

        /* Sum: '<S3130>/Sum' incorporates:
         *  Constant: '<S3130>/Constant Value2'
         *  Product: '<S3133>/Prod'
         */
        rtb_Sum_g = (rtu_Tx2RIPRgn * rtu_Tx2RIPRgn) + 1.0F;

        /* Sum: '<S3130>/Sum2' incorporates:
         *  Constant: '<S3130>/Constant Value3'
         *  Product: '<S3130>/Product1'
         *  Product: '<S3134>/Prod'
         *  Product: '<S3135>/Prod'
         *  Product: '<S3136>/Prod'
         *  Sum: '<S3130>/Sum1'
         */
        rtb_Sum2_l = (rtb_Product_a0 * rtb_Product_a0) - (((rtu_IntRIPRgn *
            rtu_IntRIPRgn) - (rtu_RMax * rtu_RMax)) * (4.0F * rtb_Sum_g));

        /* If: '<S3130>/If' incorporates:
         *  Abs: '<S3137>/Abs'
         *  Constant: '<S3130>/Constant Value'
         *  Constant: '<S3137>/Constant Value'
         *  Logic: '<S3137>/Logical1'
         *  RelationalOperator: '<S3137>/Comparison'
         *  RelationalOperator: '<S3137>/Comparison2'
         *  Sum: '<S3137>/Sum1'
         */
        if ((rtb_Sum2_l > 0.0F) || (fabsf(rtb_Sum2_l) < 1.0E-6F))
        {
            /* Outputs for IfAction SubSystem: '<S3130>/SQRTExist' incorporates:
             *  ActionPort: '<S3132>/Action Port'
             */
            VDDR_ac_SQRTExist(rtb_Sum2_l, rtu_Tx2RIPRgn, rtu_IntRIPRgn,
                              rtb_Sum_g, rtb_Product_a0, &rtb_Merge_ii,
                              &rtb_Merge1_a0, &rtb_Sum_ig, &rtb_Abs1_jn,
                              &rtb_LogicalOperator1_j5);

            /* End of Outputs for SubSystem: '<S3130>/SQRTExist' */
        }
        else
        {
            /* Outputs for IfAction SubSystem: '<S3130>/ELSE' incorporates:
             *  ActionPort: '<S3131>/Action Port'
             */
            VDDR_ac_ELSE_i(&rtb_Merge_ii, &rtb_Merge1_a0, &rtb_Sum_ig,
                           &rtb_Abs1_jn, &rtb_LogicalOperator1_j5);

            /* End of Outputs for SubSystem: '<S3130>/ELSE' */
        }

        /* End of If: '<S3130>/If' */
        /* End of Outputs for SubSystem: '<S3104>/RMaxIntersection' */
    }

    /* End of If: '<S3104>/If' */

    /* Logic: '<S3104>/Logical' incorporates:
     *  Abs: '<S3118>/Abs'
     *  Abs: '<S3118>/Abs1'
     *  Abs: '<S3119>/Abs'
     *  Abs: '<S3119>/Abs1'
     *  Constant: '<S3118>/Constant Value'
     *  Constant: '<S3118>/Constant Value1'
     *  Constant: '<S3119>/Constant Value'
     *  Constant: '<S3119>/Constant Value1'
     *  Logic: '<S3118>/Logical Operator'
     *  Logic: '<S3118>/Logical Operator1'
     *  Logic: '<S3118>/Logical Operator2'
     *  Logic: '<S3119>/Logical Operator'
     *  Logic: '<S3119>/Logical Operator1'
     *  Logic: '<S3119>/Logical Operator2'
     *  RelationalOperator: '<S3118>/Comparison'
     *  RelationalOperator: '<S3118>/Comparison1'
     *  RelationalOperator: '<S3118>/Comparison2'
     *  RelationalOperator: '<S3118>/Comparison3'
     *  RelationalOperator: '<S3119>/Comparison'
     *  RelationalOperator: '<S3119>/Comparison1'
     *  RelationalOperator: '<S3119>/Comparison2'
     *  RelationalOperator: '<S3119>/Comparison3'
     *  Sum: '<S3118>/Sum1'
     *  Sum: '<S3118>/Sum2'
     *  Sum: '<S3119>/Sum1'
     *  Sum: '<S3119>/Sum2'
     */
    *rty_PointVldBool = ((rtb_LogicalOperator1_j5 && (((fabsf(rtb_Sum_ig -
        rtu_TxMin) < 0.0001F) || (rtb_Sum_ig > rtu_TxMin)) && ((rtb_Sum_ig <
        rtu_TxMax) || (fabsf(rtb_Sum_ig - rtu_TxMax) < 0.0001F)))) && (((fabsf
                            (rtb_Abs1_jn - rtu_TyMin) < 0.0001F) || (rtb_Abs1_jn
                            > rtu_TyMin)) && ((rtb_Abs1_jn < rtu_TyMax) ||
                           (fabsf(rtb_Abs1_jn - rtu_TyMax) < 0.0001F))));

    /* Gain: '<S3124>/Gain' */
    *rty_TxHMinus = rtb_Sum_ig;

    /* Gain: '<S3125>/Gain' */
    *rty_TyHMinus = rtb_Abs1_jn;
}

#endif

/*
 * Output and update for action system:
 *    '<S3013>/ELSEMin'
 *    '<S3059>/ELSEMin'
 *    '<S3016>/ELSEMin'
 *    '<S7234>/ELSEMin'
 *    '<S7280>/ELSEMin'
 *    '<S7237>/ELSEMin'
 */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_ELSEMin(VAR(float32, AUTOMATIC)
    rtu_TxMin, VAR(float32, AUTOMATIC) rtu_TyMin, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_TxHMinus, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_TyHMinus, P2VAR(boolean, AUTOMATIC, VDDR_VAR_INIT) rty_PointVldBool)
{
    /* Inport: '<S3099>/TxMin' */
    *rty_TxHMinus = rtu_TxMin;

    /* Inport: '<S3099>/TyMin' */
    *rty_TyHMinus = rtu_TyMin;

    /* SignalConversion generated from: '<S3099>/PointVldBool' incorporates:
     *  Constant: '<S3099>/FALSE Constant'
     */
    *rty_PointVldBool = false;
}

#endif

/*
 * Output and update for action system:
 *    '<S3100>/TxLimit'
 *    '<S3101>/TxLimit'
 *    '<S3063>/TxLimit'
 *    '<S3064>/TxLimit'
 *    '<S3021>/TxLimit'
 *    '<S3022>/TxLimit'
 *    '<S1156>/TxLimit'
 *    '<S1157>/TxLimit'
 *    '<S1119>/TxLimit'
 *    '<S1120>/TxLimit'
 *    ...
 */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_TxLimit(VAR(float32, AUTOMATIC)
    rtu_TxCoef, VAR(float32, AUTOMATIC) rtu_Const, VAR(float32, AUTOMATIC)
    rtu_Lmit, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_TxOut, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_TyOut)
{
    /* Gain: '<S3109>/Gain' */
    *rty_TxOut = rtu_Lmit;

    /* Sum: '<S3106>/Sum' incorporates:
     *  Product: '<S3106>/Product'
     */
    *rty_TyOut = (rtu_TxCoef * rtu_Lmit) + rtu_Const;
}

#endif

/*
 * Output and update for action system:
 *    '<S3100>/TyLimit'
 *    '<S3101>/TyLimit'
 *    '<S3063>/TyLimit'
 *    '<S3064>/TyLimit'
 *    '<S3021>/TyLimit'
 *    '<S3022>/TyLimit'
 *    '<S1156>/TyLimit'
 *    '<S1157>/TyLimit'
 *    '<S1119>/TyLimit'
 *    '<S1120>/TyLimit'
 *    ...
 */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_TyLimit(VAR(float32, AUTOMATIC)
    rtu_TxCoef, VAR(float32, AUTOMATIC) rtu_Const, VAR(float32, AUTOMATIC)
    rtu_Lmit, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_TxOut, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_TyOut)
{
    float32 rtb_Sum1_gg;

    /* Sum: '<S3107>/Sum1' */
    rtb_Sum1_gg = rtu_Lmit - rtu_Const;

    /* Outputs for Atomic SubSystem: '<S3107>/Protected Division' */
    /* Switch: '<S3110>/Switch1' incorporates:
     *  Constant: '<S3110>/Constant Value'
     *  Constant: '<S3110>/Constant Value1'
     *  Constant: '<S3110>/Constant Value2'
     *  Constant: '<S3110>/Constant Value3'
     *  Logic: '<S3110>/AND'
     *  Product: '<S3110>/Division'
     *  RelationalOperator: '<S3110>/Greater Than or Equal '
     *  RelationalOperator: '<S3110>/Greater Than or Equal 1'
     *  RelationalOperator: '<S3110>/Not Equal'
     *  RelationalOperator: '<S3110>/Not Equal1'
     *  Switch: '<S3110>/Switch2'
     *  Switch: '<S3110>/Switch3'
     */
    if ((rtb_Sum1_gg != 0.0F) && (rtu_TxCoef != 0.0F))
    {
        *rty_TxOut = rtb_Sum1_gg / rtu_TxCoef;
    }
    else if (rtb_Sum1_gg > 0.0F)
    {
        /* Switch: '<S3110>/Switch2' incorporates:
         *  Constant: '<S3110>/MAXFLOAT'
         */
        *rty_TxOut = 3.402823466E+38F;
    }
    else if (rtb_Sum1_gg < 0.0F)
    {
        /* Switch: '<S3110>/Switch3' incorporates:
         *  Constant: '<S3110>/MINFLOAT'
         *  Switch: '<S3110>/Switch2'
         */
        *rty_TxOut = -3.402823466E+38F;
    }
    else
    {
        /* Switch: '<S3110>/Switch2' incorporates:
         *  Constant: '<S3110>/Constant Value4'
         *  Switch: '<S3110>/Switch3'
         */
        *rty_TxOut = 0.0F;
    }

    /* End of Switch: '<S3110>/Switch1' */
    /* End of Outputs for SubSystem: '<S3107>/Protected Division' */

    /* Gain: '<S3111>/Gain' */
    *rty_TyOut = rtu_Lmit;
}

#endif

/*
 * Output and update for action system:
 *    '<S3100>/TyLimit1'
 *    '<S3101>/TyLimit1'
 *    '<S3063>/TyLimit1'
 *    '<S3064>/TyLimit1'
 *    '<S3021>/TyLimit1'
 *    '<S3022>/TyLimit1'
 *    '<S1156>/TyLimit1'
 *    '<S1157>/TyLimit1'
 *    '<S1119>/TyLimit1'
 *    '<S1120>/TyLimit1'
 *    ...
 */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_TyLimit1(P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_TxOut, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_TyOut)
{
    /* SignalConversion generated from: '<S3108>/TxOut' incorporates:
     *  Constant: '<S3108>/Constant Value'
     */
    *rty_TxOut = 0.0F;

    /* SignalConversion generated from: '<S3108>/TyOut' incorporates:
     *  Constant: '<S3108>/Constant Value1'
     */
    *rty_TyOut = 0.0F;
}

#endif

/*
 * Output and update for action system:
 *    '<S3067>/RMaxIntersection'
 *    '<S3068>/RMaxIntersection'
 *    '<S3025>/RMaxIntersection'
 *    '<S3026>/RMaxIntersection'
 *    '<S1123>/Else'
 *    '<S1124>/Else'
 *    '<S1081>/Else'
 *    '<S1082>/Else'
 *    '<S7288>/RMaxIntersection'
 *    '<S7289>/RMaxIntersection'
 *    ...
 */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_RMaxIntersection(VAR(float32,
    AUTOMATIC) rtu_Tx, VAR(float32, AUTOMATIC) rtu_Ty, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_TxOUT, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_TyOUT,
    P2VAR(boolean, AUTOMATIC, VDDR_VAR_INIT) rty_IntVld)
{
    /* Inport: '<S3084>/Tx' */
    *rty_TxOUT = rtu_Tx;

    /* Inport: '<S3084>/Ty' */
    *rty_TyOUT = rtu_Ty;

    /* SignalConversion generated from: '<S3084>/IntVld' incorporates:
     *  Constant: '<S3084>/FALSE Constant'
     */
    *rty_IntVld = false;
}

#endif

/*
 * Output and update for action system:
 *    '<S3059>/TxMinIntVld'
 *    '<S3059>/TyMinIntVld'
 *    '<S3016>/TxMinIntVld'
 *    '<S3016>/TyMinIntVld'
 *    '<S7280>/TxMinIntVld'
 *    '<S7280>/TyMinIntVld'
 *    '<S7237>/TxMinIntVld'
 *    '<S7237>/TyMinIntVld'
 */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_TxMinIntVld_k(VAR(float32, AUTOMATIC)
    rtu_RMin, VAR(float32, AUTOMATIC) rtu_RMax, VAR(float32, AUTOMATIC)
    rtu_TxCoord, VAR(float32, AUTOMATIC) rtu_TyCoord, VAR(float32, AUTOMATIC)
    rtu_TxMin, VAR(float32, AUTOMATIC) rtu_TyMin, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_TxHMinus, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_TyHMinus, P2VAR(boolean, AUTOMATIC, VDDR_VAR_INIT) rty_PointVldBool)
{
    float32 rtb_Comparison3_ic_tmp;
    float32 rtb_Sum2_lc;
    float32 rtb_Sum_e0;
    float32 rtb_Switch1_g2;
    boolean rtb_Comparison2_ez;
    boolean rtb_Comparison2_jc;
    boolean rtb_Comparison_bi;
    boolean rtb_Comparison_h1;

    /* Sum: '<S3067>/Sum' incorporates:
     *  Product: '<S3085>/Prod'
     *  Product: '<S3087>/Prod'
     */
    rtb_Sum_e0 = (rtu_TxCoord * rtu_TxCoord) + (rtu_TyCoord * rtu_TyCoord);

    /* Switch: '<S3086>/Switch' */
    if (rtb_Sum_e0 >= 0.0F)
    {
        /* Sum: '<S3082>/Sum2' incorporates:
         *  Sqrt: '<S3086>/Sqrt'
         */
        rtb_Sum2_lc = sqrtf(rtb_Sum_e0);
    }
    else
    {
        /* Sum: '<S3082>/Sum2' incorporates:
         *  Constant: '<S3086>/Zero'
         */
        rtb_Sum2_lc = 0.0F;
    }

    /* End of Switch: '<S3086>/Switch' */

    /* Abs: '<S3081>/Abs' incorporates:
     *  Abs: '<S3082>/Abs'
     *  Sum: '<S3081>/Sum1'
     */
    rtb_Sum_e0 = fabsf(rtb_Sum2_lc - rtu_RMin);

    /* RelationalOperator: '<S3081>/Comparison' */
    rtb_Comparison_bi = (rtb_Sum2_lc > rtu_RMin);

    /* RelationalOperator: '<S3081>/Comparison2' */
    rtb_Comparison2_ez = (rtb_Sum2_lc < rtu_RMax);

    /* Sum: '<S3081>/Sum2' incorporates:
     *  Sum: '<S3082>/Sum2'
     */
    rtb_Comparison3_ic_tmp = rtb_Sum2_lc - rtu_RMax;

    /* Outputs for Atomic SubSystem: '<S3082>/Protected Division' */
    /* Switch: '<S3088>/Switch1' incorporates:
     *  Constant: '<S3088>/Constant Value'
     *  Constant: '<S3088>/Constant Value1'
     *  Constant: '<S3088>/Constant Value2'
     *  Logic: '<S3088>/AND'
     *  RelationalOperator: '<S3088>/Greater Than or Equal '
     *  RelationalOperator: '<S3088>/Not Equal'
     *  RelationalOperator: '<S3088>/Not Equal1'
     *  Switch: '<S3088>/Switch2'
     */
    if ((rtb_Sum_e0 != 0.0F) && (rtu_RMin != 0.0F))
    {
        /* Switch: '<S3088>/Switch1' incorporates:
         *  Product: '<S3088>/Division'
         */
        rtb_Switch1_g2 = rtb_Sum_e0 / rtu_RMin;
    }
    else if (rtb_Sum_e0 > 0.0F)
    {
        /* Switch: '<S3088>/Switch2' incorporates:
         *  Constant: '<S3088>/MAXFLOAT'
         *  Switch: '<S3088>/Switch1'
         */
        rtb_Switch1_g2 = 3.402823466E+38F;
    }
    else
    {
        /* Switch: '<S3088>/Switch1' incorporates:
         *  Constant: '<S3088>/Constant Value4'
         *  Switch: '<S3088>/Switch2'
         *  Switch: '<S3088>/Switch3'
         */
        rtb_Switch1_g2 = 0.0F;
    }

    /* End of Switch: '<S3088>/Switch1' */
    /* End of Outputs for SubSystem: '<S3082>/Protected Division' */

    /* RelationalOperator: '<S3082>/Comparison' */
    rtb_Comparison_h1 = (rtb_Sum2_lc > rtu_RMin);

    /* RelationalOperator: '<S3082>/Comparison2' */
    rtb_Comparison2_jc = (rtb_Sum2_lc < rtu_RMax);

    /* Abs: '<S3082>/Abs1' */
    rtb_Sum2_lc = fabsf(rtb_Comparison3_ic_tmp);

    /* Outputs for Atomic SubSystem: '<S3082>/Protected Division1' */
    /* Switch: '<S3089>/Switch1' incorporates:
     *  Constant: '<S3089>/Constant Value'
     *  Constant: '<S3089>/Constant Value1'
     *  Constant: '<S3089>/Constant Value2'
     *  Logic: '<S3089>/AND'
     *  RelationalOperator: '<S3089>/Greater Than or Equal '
     *  RelationalOperator: '<S3089>/Not Equal'
     *  RelationalOperator: '<S3089>/Not Equal1'
     *  Switch: '<S3089>/Switch2'
     */
    if ((rtb_Sum2_lc != 0.0F) && (rtu_RMax != 0.0F))
    {
        /* Switch: '<S3089>/Switch1' incorporates:
         *  Product: '<S3089>/Division'
         */
        rtb_Sum2_lc /= rtu_RMax;
    }
    else if (rtb_Sum2_lc > 0.0F)
    {
        /* Switch: '<S3089>/Switch2' incorporates:
         *  Constant: '<S3089>/MAXFLOAT'
         *  Switch: '<S3089>/Switch1'
         */
        rtb_Sum2_lc = 3.402823466E+38F;
    }
    else
    {
        /* Switch: '<S3089>/Switch1' incorporates:
         *  Constant: '<S3089>/Constant Value4'
         *  Switch: '<S3089>/Switch2'
         *  Switch: '<S3089>/Switch3'
         */
        rtb_Sum2_lc = 0.0F;
    }

    /* End of Switch: '<S3089>/Switch1' */
    /* End of Outputs for SubSystem: '<S3082>/Protected Division1' */

    /* If: '<S3067>/If' incorporates:
     *  Abs: '<S3081>/Abs'
     *  Abs: '<S3081>/Abs1'
     *  Constant: '<S3081>/Constant Value'
     *  Constant: '<S3081>/Constant Value1'
     *  Constant: '<S3082>/Constant Value'
     *  Constant: '<S3082>/Constant Value1'
     *  Logic: '<S3067>/Logical1'
     *  Logic: '<S3081>/Logical Operator'
     *  Logic: '<S3081>/Logical Operator1'
     *  Logic: '<S3081>/Logical Operator2'
     *  Logic: '<S3082>/Logical Operator'
     *  Logic: '<S3082>/Logical Operator1'
     *  Logic: '<S3082>/Logical Operator2'
     *  RelationalOperator: '<S3081>/Comparison1'
     *  RelationalOperator: '<S3081>/Comparison3'
     *  RelationalOperator: '<S3082>/Comparison1'
     *  RelationalOperator: '<S3082>/Comparison3'
     *  Sum: '<S3081>/Sum2'
     */
    if ((((rtb_Sum_e0 < 0.0001F) || rtb_Comparison_bi) && (rtb_Comparison2_ez ||
          (fabsf(rtb_Comparison3_ic_tmp) < 0.0001F))) || (((rtb_Switch1_g2 <
            1.0E-7F) || rtb_Comparison_h1) && (rtb_Comparison2_jc ||
            (rtb_Sum2_lc < 1.0E-7F))))
    {
        /* Outputs for IfAction SubSystem: '<S3067>/PointVld' incorporates:
         *  ActionPort: '<S3083>/Action Port'
         */
        VDDR_ac_PointVld(rtu_TxCoord, rtu_TyCoord, rty_TxHMinus, rty_TyHMinus,
                         rty_PointVldBool);

        /* End of Outputs for SubSystem: '<S3067>/PointVld' */
    }
    else
    {
        /* Outputs for IfAction SubSystem: '<S3067>/RMaxIntersection' incorporates:
         *  ActionPort: '<S3084>/Action Port'
         */
        VDDR_ac_RMaxIntersection(rtu_TxMin, rtu_TyMin, rty_TxHMinus,
            rty_TyHMinus, rty_PointVldBool);

        /* End of Outputs for SubSystem: '<S3067>/RMaxIntersection' */
    }

    /* End of If: '<S3067>/If' */
}

#endif

/*
 * Output and update for action system:
 *    '<S3012>/BothVld'
 *    '<S3010>/BothVld'
 *    '<S7233>/BothVld'
 *    '<S7231>/BothVld'
 */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_BothVld(VAR(float32, AUTOMATIC)
    rtu_TxRIPRgnQuad, VAR(float32, AUTOMATIC) rtu_TyRIPRgnQuad, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_TxOfHMinus, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_TyOfHMinus, P2VAR(boolean, AUTOMATIC, VDDR_VAR_INIT)
    rty_HMinusVld)
{
    /* Inport: '<S3057>/TxRIPRgnQuad' */
    *rty_TxOfHMinus = rtu_TxRIPRgnQuad;

    /* Inport: '<S3057>/TyRIPRgnQuad' */
    *rty_TyOfHMinus = rtu_TyRIPRgnQuad;

    /* SignalConversion generated from: '<S3057>/HMinusVld' incorporates:
     *  Constant: '<S3057>/TRUE Constant'
     */
    *rty_HMinusVld = true;
}

#endif

/*
 * Output and update for action system:
 *    '<S3012>/ELSE'
 *    '<S3010>/ELSE'
 *    '<S799>/NegSwitching1'
 *    '<S7233>/ELSE'
 *    '<S7231>/ELSE'
 *    '<S5020>/NegSwitching1'
 */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_ELSE_j(VAR(float32, AUTOMATIC)
    rtu_TxMin, VAR(float32, AUTOMATIC) rtu_TyMin, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_TxOfHMinus, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_TyOfHMinus, P2VAR(boolean, AUTOMATIC, VDDR_VAR_INIT) rty_HMinusVld)
{
    /* Inport: '<S3058>/TxMin' */
    *rty_TxOfHMinus = rtu_TxMin;

    /* Inport: '<S3058>/TyMin' */
    *rty_TyOfHMinus = rtu_TyMin;

    /* SignalConversion generated from: '<S3058>/HMinusVld' incorporates:
     *  Constant: '<S3058>/FALSE Constant'
     */
    *rty_HMinusVld = false;
}

#endif

/*
 * Output and update for function-call system:
 *    '<S793>/RIPRgnNEQ0'
 *    '<S5014>/RIPRgnNEQ0'
 */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_RIPRgnNEQ0(VAR(float32, AUTOMATIC)
    rtu_RMin, VAR(float32, AUTOMATIC) rtu_RMax, VAR(float32, AUTOMATIC)
    rtu_TxMin, VAR(float32, AUTOMATIC) rtu_TxMax, VAR(float32, AUTOMATIC)
    rtu_TyMin, VAR(float32, AUTOMATIC) rtu_TyMax, VAR(float32, AUTOMATIC)
    rtu_Tx2RIPRgn, VAR(float32, AUTOMATIC) rtu_IntRIPRgn, VAR(boolean, AUTOMATIC)
    rtu_PosSwitchingBEV, VAR(boolean, AUTOMATIC) rtu_NegSwitchingBEV, VAR
    (float32, AUTOMATIC) rtu_TxRIP, VAR(float32, AUTOMATIC) rtu_TyRIP, VAR
    (boolean, AUTOMATIC) rtu_IntVld, P2VAR(B_RIPRgnNEQ0_VDDR_ac_T, AUTOMATIC,
    VDDR_VAR_INIT) localB)
{
    float32 rtb_Merge1_me;
    float32 rtb_Merge1_p4;
    float32 rtb_Merge_avf;
    float32 rtb_Merge_dg;
    boolean rtb_Logical8_nl;
    boolean rtb_LogicalOperator_me;

    /* RelationalOperator: '<S799>/Comparison2' */
    rtb_Logical8_nl = !rtu_NegSwitchingBEV;

    /* RelationalOperator: '<S799>/Comparison1' */
    rtb_LogicalOperator_me = !rtu_PosSwitchingBEV;

    /* If: '<S799>/If' incorporates:
     *  Logic: '<S799>/Logical1'
     *  Logic: '<S799>/Logical2'
     *  Logic: '<S799>/Logical4'
     *  RelationalOperator: '<S799>/Comparison3'
     *  RelationalOperator: '<S799>/Comparison9'
     */
    if (rtb_LogicalOperator_me && rtb_Logical8_nl)
    {
        /* Outputs for IfAction SubSystem: '<S799>/SmallNo' incorporates:
         *  ActionPort: '<S3013>/Action Port'
         */
        /* Outputs for IfAction SubSystem: '<S3101>/TyLimit' incorporates:
         *  ActionPort: '<S3113>/Action Port'
         */
        /* If: '<S3101>/If' */
        VDDR_ac_TyLimit(rtu_Tx2RIPRgn, rtu_IntRIPRgn, rtu_TyMin, &rtb_Merge_dg,
                        &rtb_Merge1_me);

        /* End of Outputs for SubSystem: '<S3101>/TyLimit' */

        /* Logic: '<S3103>/Logical Operator' incorporates:
         *  Abs: '<S3103>/Abs'
         *  Abs: '<S3103>/Abs1'
         *  Constant: '<S3103>/Constant Value'
         *  Constant: '<S3103>/Constant Value1'
         *  Logic: '<S3103>/Logical Operator1'
         *  Logic: '<S3103>/Logical Operator2'
         *  RelationalOperator: '<S3103>/Comparison'
         *  RelationalOperator: '<S3103>/Comparison1'
         *  RelationalOperator: '<S3103>/Comparison2'
         *  RelationalOperator: '<S3103>/Comparison3'
         *  Sum: '<S3103>/Sum1'
         *  Sum: '<S3103>/Sum2'
         */
        rtb_Logical8_nl = (((fabsf(rtb_Merge_dg - rtu_TxMin) < 0.0001F) ||
                            (rtb_Merge_dg > rtu_TxMin)) && ((rtb_Merge_dg <
                             rtu_TxMax) || (fabsf(rtb_Merge_dg - rtu_TxMax) <
                             0.0001F)));

        /* Outputs for IfAction SubSystem: '<S3100>/TxLimit' incorporates:
         *  ActionPort: '<S3106>/Action Port'
         */
        /* If: '<S3100>/If' */
        VDDR_ac_TxLimit(rtu_Tx2RIPRgn, rtu_IntRIPRgn, rtu_TxMin, &rtb_Merge_avf,
                        &rtb_Merge1_p4);

        /* End of Outputs for SubSystem: '<S3100>/TxLimit' */

        /* Logic: '<S3102>/Logical Operator' incorporates:
         *  Abs: '<S3102>/Abs'
         *  Abs: '<S3102>/Abs1'
         *  Constant: '<S3102>/Constant Value'
         *  Constant: '<S3102>/Constant Value1'
         *  Logic: '<S3102>/Logical Operator1'
         *  Logic: '<S3102>/Logical Operator2'
         *  RelationalOperator: '<S3102>/Comparison'
         *  RelationalOperator: '<S3102>/Comparison1'
         *  RelationalOperator: '<S3102>/Comparison2'
         *  RelationalOperator: '<S3102>/Comparison3'
         *  Sum: '<S3102>/Sum1'
         *  Sum: '<S3102>/Sum2'
         */
        rtb_LogicalOperator_me = (((fabsf(rtb_Merge1_p4 - rtu_TyMin) < 0.0001F) ||
            (rtb_Merge1_p4 > rtu_TyMin)) && ((rtb_Merge1_p4 < rtu_TyMax) ||
            (fabsf(rtb_Merge1_p4 - rtu_TyMax) < 0.0001F)));

        /* If: '<S3013>/If' incorporates:
         *  Logic: '<S3013>/Logical'
         *  Logic: '<S3013>/Logical1'
         *  Logic: '<S3013>/Logical2'
         *  Logic: '<S3013>/Logical3'
         *  RelationalOperator: '<S3013>/Comparison1'
         *  RelationalOperator: '<S3013>/Comparison2'
         *  RelationalOperator: '<S3013>/Comparison3'
         *  RelationalOperator: '<S3013>/Comparison4'
         *  RelationalOperator: '<S3013>/Comparison5'
         *  RelationalOperator: '<S3013>/Comparison6'
         */
        if (rtb_LogicalOperator_me && (!rtb_Logical8_nl))
        {
            /* Outputs for IfAction SubSystem: '<S3013>/TxMinIntVld' incorporates:
             *  ActionPort: '<S3104>/Action Port'
             */
            VDDR_ac_TxMinIntVld(rtu_RMax, rtb_Merge_avf, rtb_Merge1_p4,
                                rtu_Tx2RIPRgn, rtu_IntRIPRgn, rtu_TxMin,
                                rtu_TxMax, rtu_TyMin, rtu_TyMax, &localB->Merge,
                                &localB->Merge1, &localB->Merge2);

            /* End of Outputs for SubSystem: '<S3013>/TxMinIntVld' */
        }
        else if (((!rtb_LogicalOperator_me) && rtb_Logical8_nl) ||
                 (rtb_LogicalOperator_me && rtb_Logical8_nl))
        {
            /* Outputs for IfAction SubSystem: '<S3013>/TyMinIntVld' incorporates:
             *  ActionPort: '<S3105>/Action Port'
             */
            VDDR_ac_TxMinIntVld(rtu_RMax, rtb_Merge_dg, rtb_Merge1_me,
                                rtu_Tx2RIPRgn, rtu_IntRIPRgn, rtu_TxMin,
                                rtu_TxMax, rtu_TyMin, rtu_TyMax, &localB->Merge,
                                &localB->Merge1, &localB->Merge2);

            /* End of Outputs for SubSystem: '<S3013>/TyMinIntVld' */
        }
        else
        {
            /* Outputs for IfAction SubSystem: '<S3013>/ELSEMin' incorporates:
             *  ActionPort: '<S3099>/Action Port'
             */
            VDDR_ac_ELSEMin(rtu_TxMin, rtu_TyMin, &localB->Merge,
                            &localB->Merge1, &localB->Merge2);

            /* End of Outputs for SubSystem: '<S3013>/ELSEMin' */
        }

        /* End of If: '<S3013>/If' */
        /* End of Outputs for SubSystem: '<S799>/SmallNo' */
    }
    else if (rtu_PosSwitchingBEV && rtb_Logical8_nl)
    {
        /* Outputs for IfAction SubSystem: '<S799>/PosSwitching' incorporates:
         *  ActionPort: '<S3012>/Action Port'
         */
        /* If: '<S3012>/If2' incorporates:
         *  Abs: '<S3060>/Abs'
         *  Abs: '<S3060>/Abs1'
         *  Abs: '<S3061>/Abs'
         *  Abs: '<S3061>/Abs1'
         *  Constant: '<S3060>/Constant Value'
         *  Constant: '<S3060>/Constant Value1'
         *  Constant: '<S3061>/Constant Value'
         *  Constant: '<S3061>/Constant Value1'
         *  Logic: '<S3012>/Logical8'
         *  Logic: '<S3060>/Logical Operator'
         *  Logic: '<S3060>/Logical Operator1'
         *  Logic: '<S3060>/Logical Operator2'
         *  Logic: '<S3061>/Logical Operator'
         *  Logic: '<S3061>/Logical Operator1'
         *  Logic: '<S3061>/Logical Operator2'
         *  RelationalOperator: '<S3060>/Comparison'
         *  RelationalOperator: '<S3060>/Comparison1'
         *  RelationalOperator: '<S3060>/Comparison2'
         *  RelationalOperator: '<S3060>/Comparison3'
         *  RelationalOperator: '<S3061>/Comparison'
         *  RelationalOperator: '<S3061>/Comparison1'
         *  RelationalOperator: '<S3061>/Comparison2'
         *  RelationalOperator: '<S3061>/Comparison3'
         *  Sum: '<S3060>/Sum1'
         *  Sum: '<S3060>/Sum2'
         *  Sum: '<S3061>/Sum1'
         *  Sum: '<S3061>/Sum2'
         */
        if (((((fabsf(rtu_TxRIP - rtu_TxMin) >= 0.0001F) && (rtu_TxRIP <=
                rtu_TxMin)) || ((rtu_TxRIP >= rtu_TxMax) && (fabsf(rtu_TxRIP -
                 rtu_TxMax) >= 0.0001F))) || (((fabsf(rtu_TyRIP - rtu_TyMin) >=
                0.0001F) && (rtu_TyRIP <= rtu_TyMin)) || ((rtu_TyRIP >=
                rtu_TyMax) && (fabsf(rtu_TyRIP - rtu_TyMax) >= 0.0001F)))) ||
                (!rtu_IntVld))
        {
            /* Outputs for IfAction SubSystem: '<S3012>/NeitherPointVld' incorporates:
             *  ActionPort: '<S3059>/Action Port'
             */
            /* Outputs for IfAction SubSystem: '<S3064>/TyLimit' incorporates:
             *  ActionPort: '<S3076>/Action Port'
             */
            /* If: '<S3064>/If' */
            VDDR_ac_TyLimit(rtu_Tx2RIPRgn, rtu_IntRIPRgn, rtu_TyMin,
                            &rtb_Merge_dg, &rtb_Merge1_me);

            /* End of Outputs for SubSystem: '<S3064>/TyLimit' */

            /* Logic: '<S3066>/Logical Operator' incorporates:
             *  Abs: '<S3066>/Abs'
             *  Abs: '<S3066>/Abs1'
             *  Constant: '<S3066>/Constant Value'
             *  Constant: '<S3066>/Constant Value1'
             *  Logic: '<S3066>/Logical Operator1'
             *  Logic: '<S3066>/Logical Operator2'
             *  RelationalOperator: '<S3066>/Comparison'
             *  RelationalOperator: '<S3066>/Comparison1'
             *  RelationalOperator: '<S3066>/Comparison2'
             *  RelationalOperator: '<S3066>/Comparison3'
             *  Sum: '<S3066>/Sum1'
             *  Sum: '<S3066>/Sum2'
             */
            rtb_Logical8_nl = (((fabsf(rtb_Merge_dg - rtu_TxMin) < 0.0001F) ||
                                (rtb_Merge_dg > rtu_TxMin)) && ((rtb_Merge_dg <
                                 rtu_TxMax) || (fabsf(rtb_Merge_dg - rtu_TxMax) <
                                 0.0001F)));

            /* Outputs for IfAction SubSystem: '<S3063>/TxLimit' incorporates:
             *  ActionPort: '<S3069>/Action Port'
             */
            /* If: '<S3063>/If' */
            VDDR_ac_TxLimit(rtu_Tx2RIPRgn, rtu_IntRIPRgn, rtu_TxMin,
                            &rtb_Merge_avf, &rtb_Merge1_p4);

            /* End of Outputs for SubSystem: '<S3063>/TxLimit' */

            /* Logic: '<S3065>/Logical Operator' incorporates:
             *  Abs: '<S3065>/Abs'
             *  Abs: '<S3065>/Abs1'
             *  Constant: '<S3065>/Constant Value'
             *  Constant: '<S3065>/Constant Value1'
             *  Logic: '<S3065>/Logical Operator1'
             *  Logic: '<S3065>/Logical Operator2'
             *  RelationalOperator: '<S3065>/Comparison'
             *  RelationalOperator: '<S3065>/Comparison1'
             *  RelationalOperator: '<S3065>/Comparison2'
             *  RelationalOperator: '<S3065>/Comparison3'
             *  Sum: '<S3065>/Sum1'
             *  Sum: '<S3065>/Sum2'
             */
            rtb_LogicalOperator_me = (((fabsf(rtb_Merge1_p4 - rtu_TyMin) <
                0.0001F) || (rtb_Merge1_p4 > rtu_TyMin)) && ((rtb_Merge1_p4 <
                rtu_TyMax) || (fabsf(rtb_Merge1_p4 - rtu_TyMax) < 0.0001F)));

            /* If: '<S3059>/If' incorporates:
             *  Logic: '<S3059>/Logical'
             *  Logic: '<S3059>/Logical1'
             *  Logic: '<S3059>/Logical2'
             *  Logic: '<S3059>/Logical3'
             *  RelationalOperator: '<S3059>/Comparison1'
             *  RelationalOperator: '<S3059>/Comparison2'
             *  RelationalOperator: '<S3059>/Comparison3'
             *  RelationalOperator: '<S3059>/Comparison4'
             *  RelationalOperator: '<S3059>/Comparison5'
             *  RelationalOperator: '<S3059>/Comparison6'
             */
            if (rtb_LogicalOperator_me && (!rtb_Logical8_nl))
            {
                /* Outputs for IfAction SubSystem: '<S3059>/TxMinIntVld' incorporates:
                 *  ActionPort: '<S3067>/Action Port'
                 */
                VDDR_ac_TxMinIntVld_k(rtu_RMin, rtu_RMax, rtb_Merge_avf,
                                      rtb_Merge1_p4, rtu_TxMin, rtu_TyMin,
                                      &localB->Merge, &localB->Merge1,
                                      &localB->Merge2);

                /* End of Outputs for SubSystem: '<S3059>/TxMinIntVld' */
            }
            else if (((!rtb_LogicalOperator_me) && rtb_Logical8_nl) ||
                     (rtb_LogicalOperator_me && rtb_Logical8_nl))
            {
                /* Outputs for IfAction SubSystem: '<S3059>/TyMinIntVld' incorporates:
                 *  ActionPort: '<S3068>/Action Port'
                 */
                VDDR_ac_TxMinIntVld_k(rtu_RMin, rtu_RMax, rtb_Merge_dg,
                                      rtb_Merge1_me, rtu_TxMin, rtu_TyMin,
                                      &localB->Merge, &localB->Merge1,
                                      &localB->Merge2);

                /* End of Outputs for SubSystem: '<S3059>/TyMinIntVld' */
            }
            else
            {
                /* Outputs for IfAction SubSystem: '<S3059>/ELSEMin' incorporates:
                 *  ActionPort: '<S3062>/Action Port'
                 */
                VDDR_ac_ELSEMin(rtu_TxMin, rtu_TyMin, &localB->Merge,
                                &localB->Merge1, &localB->Merge2);

                /* End of Outputs for SubSystem: '<S3059>/ELSEMin' */
            }

            /* End of If: '<S3059>/If' */
            /* End of Outputs for SubSystem: '<S3012>/NeitherPointVld' */
        }
        else
        {
            /* Outputs for IfAction SubSystem: '<S3012>/BothVld' incorporates:
             *  ActionPort: '<S3057>/Action Port'
             */
            VDDR_ac_BothVld(rtu_TxRIP, rtu_TyRIP, &localB->Merge,
                            &localB->Merge1, &localB->Merge2);

            /* End of Outputs for SubSystem: '<S3012>/BothVld' */
        }

        /* End of If: '<S3012>/If2' */
        /* End of Outputs for SubSystem: '<S799>/PosSwitching' */
    }
    else if (rtb_LogicalOperator_me && rtu_NegSwitchingBEV)
    {
        /* Outputs for IfAction SubSystem: '<S799>/NegSwitching' incorporates:
         *  ActionPort: '<S3010>/Action Port'
         */
        /* If: '<S3010>/If2' incorporates:
         *  Abs: '<S3017>/Abs'
         *  Abs: '<S3017>/Abs1'
         *  Abs: '<S3018>/Abs'
         *  Abs: '<S3018>/Abs1'
         *  Constant: '<S3017>/Constant Value'
         *  Constant: '<S3017>/Constant Value1'
         *  Constant: '<S3018>/Constant Value'
         *  Constant: '<S3018>/Constant Value1'
         *  Logic: '<S3010>/Logical8'
         *  Logic: '<S3017>/Logical Operator'
         *  Logic: '<S3017>/Logical Operator1'
         *  Logic: '<S3017>/Logical Operator2'
         *  Logic: '<S3018>/Logical Operator'
         *  Logic: '<S3018>/Logical Operator1'
         *  Logic: '<S3018>/Logical Operator2'
         *  RelationalOperator: '<S3017>/Comparison'
         *  RelationalOperator: '<S3017>/Comparison1'
         *  RelationalOperator: '<S3017>/Comparison2'
         *  RelationalOperator: '<S3017>/Comparison3'
         *  RelationalOperator: '<S3018>/Comparison'
         *  RelationalOperator: '<S3018>/Comparison1'
         *  RelationalOperator: '<S3018>/Comparison2'
         *  RelationalOperator: '<S3018>/Comparison3'
         *  Sum: '<S3017>/Sum1'
         *  Sum: '<S3017>/Sum2'
         *  Sum: '<S3018>/Sum1'
         *  Sum: '<S3018>/Sum2'
         */
        if (((((fabsf(rtu_TxRIP - rtu_TxMin) >= 0.0001F) && (rtu_TxRIP <=
                rtu_TxMin)) || ((rtu_TxRIP >= rtu_TxMax) && (fabsf(rtu_TxRIP -
                 rtu_TxMax) >= 0.0001F))) || (((fabsf(rtu_TyRIP - rtu_TyMin) >=
                0.0001F) && (rtu_TyRIP <= rtu_TyMin)) || ((rtu_TyRIP >=
                rtu_TyMax) && (fabsf(rtu_TyRIP - rtu_TyMax) >= 0.0001F)))) ||
                (!rtu_IntVld))
        {
            /* Outputs for IfAction SubSystem: '<S3010>/NetPtVld' incorporates:
             *  ActionPort: '<S3016>/Action Port'
             */
            /* Outputs for IfAction SubSystem: '<S3022>/TyLimit' incorporates:
             *  ActionPort: '<S3034>/Action Port'
             */
            /* If: '<S3022>/If' */
            VDDR_ac_TyLimit(rtu_Tx2RIPRgn, rtu_IntRIPRgn, rtu_TyMin,
                            &rtb_Merge_dg, &rtb_Merge1_me);

            /* End of Outputs for SubSystem: '<S3022>/TyLimit' */

            /* Logic: '<S3024>/Logical Operator' incorporates:
             *  Abs: '<S3024>/Abs'
             *  Abs: '<S3024>/Abs1'
             *  Constant: '<S3024>/Constant Value'
             *  Constant: '<S3024>/Constant Value1'
             *  Logic: '<S3024>/Logical Operator1'
             *  Logic: '<S3024>/Logical Operator2'
             *  RelationalOperator: '<S3024>/Comparison'
             *  RelationalOperator: '<S3024>/Comparison1'
             *  RelationalOperator: '<S3024>/Comparison2'
             *  RelationalOperator: '<S3024>/Comparison3'
             *  Sum: '<S3024>/Sum1'
             *  Sum: '<S3024>/Sum2'
             */
            rtb_Logical8_nl = (((fabsf(rtb_Merge_dg - rtu_TxMin) < 1.0E-6F) ||
                                (rtb_Merge_dg > rtu_TxMin)) && ((rtb_Merge_dg <
                                 rtu_TxMax) || (fabsf(rtb_Merge_dg - rtu_TxMax) <
                                 1.0E-6F)));

            /* Outputs for IfAction SubSystem: '<S3021>/TxLimit' incorporates:
             *  ActionPort: '<S3027>/Action Port'
             */
            /* If: '<S3021>/If' */
            VDDR_ac_TxLimit(rtu_Tx2RIPRgn, rtu_IntRIPRgn, rtu_TxMin,
                            &rtb_Merge_avf, &rtb_Merge1_p4);

            /* End of Outputs for SubSystem: '<S3021>/TxLimit' */

            /* Logic: '<S3023>/Logical Operator' incorporates:
             *  Abs: '<S3023>/Abs'
             *  Abs: '<S3023>/Abs1'
             *  Constant: '<S3023>/Constant Value'
             *  Constant: '<S3023>/Constant Value1'
             *  Logic: '<S3023>/Logical Operator1'
             *  Logic: '<S3023>/Logical Operator2'
             *  RelationalOperator: '<S3023>/Comparison'
             *  RelationalOperator: '<S3023>/Comparison1'
             *  RelationalOperator: '<S3023>/Comparison2'
             *  RelationalOperator: '<S3023>/Comparison3'
             *  Sum: '<S3023>/Sum1'
             *  Sum: '<S3023>/Sum2'
             */
            rtb_LogicalOperator_me = (((fabsf(rtb_Merge1_p4 - rtu_TyMin) <
                1.0E-6F) || (rtb_Merge1_p4 > rtu_TyMin)) && ((rtb_Merge1_p4 <
                rtu_TyMax) || (fabsf(rtb_Merge1_p4 - rtu_TyMax) < 1.0E-6F)));

            /* If: '<S3016>/If' incorporates:
             *  Logic: '<S3019>/Logical'
             *  Logic: '<S3019>/Logical1'
             *  Logic: '<S3019>/Logical2'
             *  Logic: '<S3019>/Logical3'
             *  RelationalOperator: '<S3019>/Comparison1'
             *  RelationalOperator: '<S3019>/Comparison2'
             *  RelationalOperator: '<S3019>/Comparison3'
             *  RelationalOperator: '<S3019>/Comparison4'
             *  RelationalOperator: '<S3019>/Comparison5'
             *  RelationalOperator: '<S3019>/Comparison6'
             */
            if (rtb_LogicalOperator_me && (!rtb_Logical8_nl))
            {
                /* Outputs for IfAction SubSystem: '<S3016>/TxMinIntVld' incorporates:
                 *  ActionPort: '<S3025>/Action Port'
                 */
                VDDR_ac_TxMinIntVld_k(rtu_RMin, rtu_RMax, rtb_Merge_avf,
                                      rtb_Merge1_p4, rtu_TxMin, rtu_TyMin,
                                      &localB->Merge, &localB->Merge1,
                                      &localB->Merge2);

                /* End of Outputs for SubSystem: '<S3016>/TxMinIntVld' */
            }
            else if (((!rtb_LogicalOperator_me) && rtb_Logical8_nl) ||
                     (rtb_LogicalOperator_me && rtb_Logical8_nl))
            {
                /* Outputs for IfAction SubSystem: '<S3016>/TyMinIntVld' incorporates:
                 *  ActionPort: '<S3026>/Action Port'
                 */
                VDDR_ac_TxMinIntVld_k(rtu_RMin, rtu_RMax, rtb_Merge_dg,
                                      rtb_Merge1_me, rtu_TxMin, rtu_TyMin,
                                      &localB->Merge, &localB->Merge1,
                                      &localB->Merge2);

                /* End of Outputs for SubSystem: '<S3016>/TyMinIntVld' */
            }
            else
            {
                /* Outputs for IfAction SubSystem: '<S3016>/ELSEMin' incorporates:
                 *  ActionPort: '<S3020>/Action Port'
                 */
                VDDR_ac_ELSEMin(rtu_TxMin, rtu_TyMin, &localB->Merge,
                                &localB->Merge1, &localB->Merge2);

                /* End of Outputs for SubSystem: '<S3016>/ELSEMin' */
            }

            /* End of If: '<S3016>/If' */
            /* End of Outputs for SubSystem: '<S3010>/NetPtVld' */
        }
        else
        {
            /* Outputs for IfAction SubSystem: '<S3010>/BothVld' incorporates:
             *  ActionPort: '<S3014>/Action Port'
             */
            VDDR_ac_BothVld(rtu_TxRIP, rtu_TyRIP, &localB->Merge,
                            &localB->Merge1, &localB->Merge2);

            /* End of Outputs for SubSystem: '<S3010>/BothVld' */
        }

        /* End of If: '<S3010>/If2' */
        /* End of Outputs for SubSystem: '<S799>/NegSwitching' */
    }
    else
    {
        /* Outputs for IfAction SubSystem: '<S799>/NegSwitching1' incorporates:
         *  ActionPort: '<S3011>/Action Port'
         */
        VDDR_ac_ELSE_j(rtu_TxMin, rtu_TyMin, &localB->Merge, &localB->Merge1,
                       &localB->Merge2);

        /* End of Outputs for SubSystem: '<S799>/NegSwitching1' */
    }

    /* End of If: '<S799>/If' */
}

#endif

/*
 * Output and update for action system:
 *    '<S1069>/TxMaxIntVld'
 *    '<S1069>/TyMaxIntVld'
 *    '<S5290>/TxMaxIntVld'
 *    '<S5290>/TyMaxIntVld'
 */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_TxMaxIntVld(VAR(float32, AUTOMATIC)
    rtu_RMax, VAR(float32, AUTOMATIC) rtu_TxCoord, VAR(float32, AUTOMATIC)
    rtu_TyCoord, VAR(float32, AUTOMATIC) rtu_Tx2RIPAwd, VAR(float32, AUTOMATIC)
    rtu_IntRIPAwd, VAR(float32, AUTOMATIC) rtu_TxMin, VAR(float32, AUTOMATIC)
    rtu_TxMax, VAR(float32, AUTOMATIC) rtu_TyMin, VAR(float32, AUTOMATIC)
    rtu_TyMax, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_TxHMinus, P2VAR
    (float32, AUTOMATIC, VDDR_VAR_INIT) rty_TyHMinus, P2VAR(boolean, AUTOMATIC,
    VDDR_VAR_INIT) rty_PointVldBool)
{
    float32 rtb_Abs1_c3;
    float32 rtb_Merge2_au;
    float32 rtb_Merge3_f;
    float32 rtb_Product_md;
    float32 rtb_Sum2_n;
    float32 rtb_Sum_jj;
    float32 rtb_Sum_mh;
    boolean rtb_Comparison2_g2g;
    boolean rtb_LogicalOperator1_c1v;

    /* Sum: '<S1160>/Sum' incorporates:
     *  Product: '<S1182>/Prod'
     *  Product: '<S1184>/Prod'
     */
    rtb_Sum_mh = (rtu_TxCoord * rtu_TxCoord) + (rtu_TyCoord * rtu_TyCoord);

    /* Switch: '<S1183>/Switch' */
    if (rtb_Sum_mh >= 0.0F)
    {
        /* Abs: '<S1175>/Abs1' incorporates:
         *  Sqrt: '<S1183>/Sqrt'
         */
        rtb_Abs1_c3 = sqrtf(rtb_Sum_mh);
    }
    else
    {
        /* Abs: '<S1175>/Abs1' incorporates:
         *  Constant: '<S1183>/Zero'
         */
        rtb_Abs1_c3 = 0.0F;
    }

    /* End of Switch: '<S1183>/Switch' */

    /* Sum: '<S1177>/Sum1' incorporates:
     *  Sum: '<S1176>/Sum2'
     */
    rtb_Sum_mh = rtb_Abs1_c3 - rtu_RMax;

    /* Logic: '<S1177>/Logical Operator1' incorporates:
     *  Abs: '<S1177>/Abs'
     *  Constant: '<S1177>/Constant Value'
     *  RelationalOperator: '<S1177>/Comparison'
     *  RelationalOperator: '<S1177>/Comparison1'
     *  Sum: '<S1177>/Sum1'
     */
    rtb_LogicalOperator1_c1v = ((fabsf(rtb_Sum_mh) < 0.0001F) || (rtb_Abs1_c3 <
        rtu_RMax));

    /* RelationalOperator: '<S1176>/Comparison2' */
    rtb_Comparison2_g2g = (rtb_Abs1_c3 < rtu_RMax);

    /* Abs: '<S1175>/Abs1' incorporates:
     *  Sum: '<S1176>/Sum2'
     */
    rtb_Abs1_c3 = rtb_Sum_mh;

    /* Abs: '<S1176>/Abs1' */
    rtb_Sum_mh = fabsf(rtb_Sum_mh);

    /* Outputs for Atomic SubSystem: '<S1176>/Protected Division1' */
    /* Switch: '<S1185>/Switch1' incorporates:
     *  Constant: '<S1185>/Constant Value'
     *  Constant: '<S1185>/Constant Value1'
     *  Constant: '<S1185>/Constant Value2'
     *  Logic: '<S1185>/AND'
     *  RelationalOperator: '<S1185>/Greater Than or Equal '
     *  RelationalOperator: '<S1185>/Not Equal'
     *  RelationalOperator: '<S1185>/Not Equal1'
     *  Switch: '<S1185>/Switch2'
     */
    if ((rtb_Sum_mh != 0.0F) && (rtu_RMax != 0.0F))
    {
        /* Switch: '<S1185>/Switch1' incorporates:
         *  Product: '<S1185>/Division'
         */
        rtb_Sum_mh /= rtu_RMax;
    }
    else if (rtb_Sum_mh > 0.0F)
    {
        /* Switch: '<S1185>/Switch2' incorporates:
         *  Constant: '<S1185>/MAXFLOAT'
         *  Switch: '<S1185>/Switch1'
         */
        rtb_Sum_mh = 3.402823466E+38F;
    }
    else
    {
        /* Switch: '<S1185>/Switch1' incorporates:
         *  Constant: '<S1185>/Constant Value4'
         *  Switch: '<S1185>/Switch2'
         *  Switch: '<S1185>/Switch3'
         */
        rtb_Sum_mh = 0.0F;
    }

    /* End of Switch: '<S1185>/Switch1' */
    /* End of Outputs for SubSystem: '<S1176>/Protected Division1' */

    /* If: '<S1160>/If' incorporates:
     *  Constant: '<S1176>/Constant Value1'
     *  Logic: '<S1160>/Logical1'
     *  Logic: '<S1176>/Logical Operator2'
     *  RelationalOperator: '<S1176>/Comparison3'
     */
    if (rtb_LogicalOperator1_c1v || (rtb_Comparison2_g2g || (rtb_Sum_mh <
            1.0E-5F)))
    {
        /* Outputs for IfAction SubSystem: '<S1160>/PointVld' incorporates:
         *  ActionPort: '<S1178>/Action Port'
         */
        VDDR_ac_PointVld(rtu_TxCoord, rtu_TyCoord, &rtb_Sum_mh, &rtb_Abs1_c3,
                         &rtb_LogicalOperator1_c1v);

        /* End of Outputs for SubSystem: '<S1160>/PointVld' */
    }
    else
    {
        /* Outputs for IfAction SubSystem: '<S1160>/RMaxIntersection' incorporates:
         *  ActionPort: '<S1179>/Action Port'
         */
        /* Product: '<S1186>/Product' incorporates:
         *  Constant: '<S1186>/Constant Value1'
         */
        rtb_Product_md = (2.0F * rtu_IntRIPAwd) * rtu_Tx2RIPAwd;

        /* Sum: '<S1186>/Sum' incorporates:
         *  Constant: '<S1186>/Constant Value2'
         *  Product: '<S1189>/Prod'
         */
        rtb_Sum_jj = (rtu_Tx2RIPAwd * rtu_Tx2RIPAwd) + 1.0F;

        /* Sum: '<S1186>/Sum2' incorporates:
         *  Constant: '<S1186>/Constant Value3'
         *  Product: '<S1186>/Product1'
         *  Product: '<S1190>/Prod'
         *  Product: '<S1191>/Prod'
         *  Product: '<S1192>/Prod'
         *  Sum: '<S1186>/Sum1'
         */
        rtb_Sum2_n = (rtb_Product_md * rtb_Product_md) - (((rtu_IntRIPAwd *
            rtu_IntRIPAwd) - (rtu_RMax * rtu_RMax)) * (4.0F * rtb_Sum_jj));

        /* If: '<S1186>/If' incorporates:
         *  Abs: '<S1193>/Abs'
         *  Constant: '<S1186>/Constant Value'
         *  Constant: '<S1193>/Constant Value'
         *  Logic: '<S1193>/Logical1'
         *  RelationalOperator: '<S1193>/Comparison'
         *  RelationalOperator: '<S1193>/Comparison2'
         *  Sum: '<S1193>/Sum1'
         */
        if ((rtb_Sum2_n > 0.0F) || (fabsf(rtb_Sum2_n) < 1.0E-6F))
        {
            /* Outputs for IfAction SubSystem: '<S1186>/SQRTExist' incorporates:
             *  ActionPort: '<S1188>/Action Port'
             */
            VDDR_ac_SQRTExist(rtb_Sum2_n, rtu_Tx2RIPAwd, rtu_IntRIPAwd,
                              rtb_Sum_jj, rtb_Product_md, &rtb_Sum_mh,
                              &rtb_Abs1_c3, &rtb_Merge2_au, &rtb_Merge3_f,
                              &rtb_LogicalOperator1_c1v);

            /* End of Outputs for SubSystem: '<S1186>/SQRTExist' */
        }
        else
        {
            /* Outputs for IfAction SubSystem: '<S1186>/ELSE' incorporates:
             *  ActionPort: '<S1187>/Action Port'
             */
            VDDR_ac_ELSE_i(&rtb_Sum_mh, &rtb_Abs1_c3, &rtb_Merge2_au,
                           &rtb_Merge3_f, &rtb_LogicalOperator1_c1v);

            /* End of Outputs for SubSystem: '<S1186>/ELSE' */
        }

        /* End of If: '<S1186>/If' */
        /* End of Outputs for SubSystem: '<S1160>/RMaxIntersection' */
    }

    /* End of If: '<S1160>/If' */

    /* Logic: '<S1160>/Logical' incorporates:
     *  Abs: '<S1174>/Abs'
     *  Abs: '<S1174>/Abs1'
     *  Abs: '<S1175>/Abs'
     *  Abs: '<S1175>/Abs1'
     *  Constant: '<S1174>/Constant Value'
     *  Constant: '<S1174>/Constant Value1'
     *  Constant: '<S1175>/Constant Value'
     *  Constant: '<S1175>/Constant Value1'
     *  Logic: '<S1174>/Logical Operator'
     *  Logic: '<S1174>/Logical Operator1'
     *  Logic: '<S1174>/Logical Operator2'
     *  Logic: '<S1175>/Logical Operator'
     *  Logic: '<S1175>/Logical Operator1'
     *  Logic: '<S1175>/Logical Operator2'
     *  RelationalOperator: '<S1174>/Comparison'
     *  RelationalOperator: '<S1174>/Comparison1'
     *  RelationalOperator: '<S1174>/Comparison2'
     *  RelationalOperator: '<S1174>/Comparison3'
     *  RelationalOperator: '<S1175>/Comparison'
     *  RelationalOperator: '<S1175>/Comparison1'
     *  RelationalOperator: '<S1175>/Comparison2'
     *  RelationalOperator: '<S1175>/Comparison3'
     *  Sum: '<S1174>/Sum1'
     *  Sum: '<S1174>/Sum2'
     *  Sum: '<S1175>/Sum1'
     *  Sum: '<S1175>/Sum2'
     */
    *rty_PointVldBool = ((rtb_LogicalOperator1_c1v && (((fabsf(rtb_Sum_mh -
        rtu_TxMin) < 0.0001F) || (rtb_Sum_mh > rtu_TxMin)) && ((rtb_Sum_mh <
        rtu_TxMax) || (fabsf(rtb_Sum_mh - rtu_TxMax) < 0.0001F)))) && (((fabsf
                            (rtb_Abs1_c3 - rtu_TyMin) < 0.0001F) || (rtb_Abs1_c3
                            > rtu_TyMin)) && ((rtb_Abs1_c3 < rtu_TyMax) ||
                           (fabsf(rtb_Abs1_c3 - rtu_TyMax) < 0.0001F))));

    /* Gain: '<S1180>/Gain' */
    *rty_TxHMinus = rtb_Sum_mh;

    /* Gain: '<S1181>/Gain' */
    *rty_TyHMinus = rtb_Abs1_c3;
}

#endif

/*
 * Output and update for action system:
 *    '<S1069>/ELSEMax'
 *    '<S1115>/ELSEMax'
 *    '<S1072>/ELSEMax'
 *    '<S5290>/ELSEMax'
 *    '<S5336>/ELSEMax'
 *    '<S5293>/ELSEMax'
 */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_ELSEMax(VAR(float32, AUTOMATIC)
    rtu_TxMax, VAR(float32, AUTOMATIC) rtu_TyMax, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_TxHMinus, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_TyHMinus, P2VAR(boolean, AUTOMATIC, VDDR_VAR_INIT) rty_PointVldBool)
{
    /* Inport: '<S1155>/TxMax' */
    *rty_TxHMinus = rtu_TxMax;

    /* Inport: '<S1155>/TyMax' */
    *rty_TyHMinus = rtu_TyMax;

    /* SignalConversion generated from: '<S1155>/PointVldBool' incorporates:
     *  Constant: '<S1155>/FALSE Constant'
     */
    *rty_PointVldBool = false;
}

#endif

/*
 * Output and update for action system:
 *    '<S1115>/TxMaxIntVld'
 *    '<S1115>/TyMaxIntVld'
 *    '<S1072>/TxMaxIntVld'
 *    '<S1072>/TyMaxIntVld'
 *    '<S5336>/TxMaxIntVld'
 *    '<S5336>/TyMaxIntVld'
 *    '<S5293>/TxMaxIntVld'
 *    '<S5293>/TyMaxIntVld'
 */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_TxMaxIntVld_e(VAR(float32, AUTOMATIC)
    rtu_RMin, VAR(float32, AUTOMATIC) rtu_RMax, VAR(float32, AUTOMATIC)
    rtu_TxCoord, VAR(float32, AUTOMATIC) rtu_TyCoord, VAR(float32, AUTOMATIC)
    rtu_TxMax, VAR(float32, AUTOMATIC) rtu_TyMax, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_TxHMinus, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_TyHMinus, P2VAR(boolean, AUTOMATIC, VDDR_VAR_INIT) rty_PointVldBool)
{
    float32 rtb_Comparison3_er_tmp;
    float32 rtb_Sum2_kc;
    float32 rtb_Sum_p;
    float32 rtb_Switch1_cj;
    boolean rtb_Comparison2_am;
    boolean rtb_Comparison2_pjb;
    boolean rtb_Comparison_li;
    boolean rtb_Comparison_lt2;

    /* Sum: '<S1123>/Sum' incorporates:
     *  Product: '<S1141>/Prod'
     *  Product: '<S1143>/Prod'
     */
    rtb_Sum_p = (rtu_TxCoord * rtu_TxCoord) + (rtu_TyCoord * rtu_TyCoord);

    /* Switch: '<S1142>/Switch' */
    if (rtb_Sum_p >= 0.0F)
    {
        /* Sum: '<S1140>/Sum2' incorporates:
         *  Sqrt: '<S1142>/Sqrt'
         */
        rtb_Sum2_kc = sqrtf(rtb_Sum_p);
    }
    else
    {
        /* Sum: '<S1140>/Sum2' incorporates:
         *  Constant: '<S1142>/Zero'
         */
        rtb_Sum2_kc = 0.0F;
    }

    /* End of Switch: '<S1142>/Switch' */

    /* Abs: '<S1139>/Abs' incorporates:
     *  Abs: '<S1140>/Abs'
     *  Sum: '<S1139>/Sum1'
     */
    rtb_Sum_p = fabsf(rtb_Sum2_kc - rtu_RMin);

    /* RelationalOperator: '<S1139>/Comparison' */
    rtb_Comparison_lt2 = (rtb_Sum2_kc > rtu_RMin);

    /* RelationalOperator: '<S1139>/Comparison2' */
    rtb_Comparison2_pjb = (rtb_Sum2_kc < rtu_RMax);

    /* Sum: '<S1139>/Sum2' incorporates:
     *  Sum: '<S1140>/Sum2'
     */
    rtb_Comparison3_er_tmp = rtb_Sum2_kc - rtu_RMax;

    /* Outputs for Atomic SubSystem: '<S1140>/Protected Division' */
    /* Switch: '<S1144>/Switch1' incorporates:
     *  Constant: '<S1144>/Constant Value'
     *  Constant: '<S1144>/Constant Value1'
     *  Constant: '<S1144>/Constant Value2'
     *  Logic: '<S1144>/AND'
     *  RelationalOperator: '<S1144>/Greater Than or Equal '
     *  RelationalOperator: '<S1144>/Not Equal'
     *  RelationalOperator: '<S1144>/Not Equal1'
     *  Switch: '<S1144>/Switch2'
     */
    if ((rtb_Sum_p != 0.0F) && (rtu_RMin != 0.0F))
    {
        /* Switch: '<S1144>/Switch1' incorporates:
         *  Product: '<S1144>/Division'
         */
        rtb_Switch1_cj = rtb_Sum_p / rtu_RMin;
    }
    else if (rtb_Sum_p > 0.0F)
    {
        /* Switch: '<S1144>/Switch2' incorporates:
         *  Constant: '<S1144>/MAXFLOAT'
         *  Switch: '<S1144>/Switch1'
         */
        rtb_Switch1_cj = 3.402823466E+38F;
    }
    else
    {
        /* Switch: '<S1144>/Switch1' incorporates:
         *  Constant: '<S1144>/Constant Value4'
         *  Switch: '<S1144>/Switch2'
         *  Switch: '<S1144>/Switch3'
         */
        rtb_Switch1_cj = 0.0F;
    }

    /* End of Switch: '<S1144>/Switch1' */
    /* End of Outputs for SubSystem: '<S1140>/Protected Division' */

    /* RelationalOperator: '<S1140>/Comparison' */
    rtb_Comparison_li = (rtb_Sum2_kc > rtu_RMin);

    /* RelationalOperator: '<S1140>/Comparison2' */
    rtb_Comparison2_am = (rtb_Sum2_kc < rtu_RMax);

    /* Abs: '<S1140>/Abs1' */
    rtb_Sum2_kc = fabsf(rtb_Comparison3_er_tmp);

    /* Outputs for Atomic SubSystem: '<S1140>/Protected Division1' */
    /* Switch: '<S1145>/Switch1' incorporates:
     *  Constant: '<S1145>/Constant Value'
     *  Constant: '<S1145>/Constant Value1'
     *  Constant: '<S1145>/Constant Value2'
     *  Logic: '<S1145>/AND'
     *  RelationalOperator: '<S1145>/Greater Than or Equal '
     *  RelationalOperator: '<S1145>/Not Equal'
     *  RelationalOperator: '<S1145>/Not Equal1'
     *  Switch: '<S1145>/Switch2'
     */
    if ((rtb_Sum2_kc != 0.0F) && (rtu_RMax != 0.0F))
    {
        /* Switch: '<S1145>/Switch1' incorporates:
         *  Product: '<S1145>/Division'
         */
        rtb_Sum2_kc /= rtu_RMax;
    }
    else if (rtb_Sum2_kc > 0.0F)
    {
        /* Switch: '<S1145>/Switch2' incorporates:
         *  Constant: '<S1145>/MAXFLOAT'
         *  Switch: '<S1145>/Switch1'
         */
        rtb_Sum2_kc = 3.402823466E+38F;
    }
    else
    {
        /* Switch: '<S1145>/Switch1' incorporates:
         *  Constant: '<S1145>/Constant Value4'
         *  Switch: '<S1145>/Switch2'
         *  Switch: '<S1145>/Switch3'
         */
        rtb_Sum2_kc = 0.0F;
    }

    /* End of Switch: '<S1145>/Switch1' */
    /* End of Outputs for SubSystem: '<S1140>/Protected Division1' */

    /* If: '<S1123>/If' incorporates:
     *  Abs: '<S1139>/Abs'
     *  Abs: '<S1139>/Abs1'
     *  Constant: '<S1139>/Constant Value'
     *  Constant: '<S1139>/Constant Value1'
     *  Constant: '<S1140>/Constant Value'
     *  Constant: '<S1140>/Constant Value1'
     *  Logic: '<S1123>/Logical1'
     *  Logic: '<S1139>/Logical Operator'
     *  Logic: '<S1139>/Logical Operator1'
     *  Logic: '<S1139>/Logical Operator2'
     *  Logic: '<S1140>/Logical Operator'
     *  Logic: '<S1140>/Logical Operator1'
     *  Logic: '<S1140>/Logical Operator2'
     *  RelationalOperator: '<S1139>/Comparison1'
     *  RelationalOperator: '<S1139>/Comparison3'
     *  RelationalOperator: '<S1140>/Comparison1'
     *  RelationalOperator: '<S1140>/Comparison3'
     *  Sum: '<S1139>/Sum2'
     */
    if ((((rtb_Sum_p < 0.0001F) || rtb_Comparison_lt2) && (rtb_Comparison2_pjb ||
          (fabsf(rtb_Comparison3_er_tmp) < 0.0001F))) || (((rtb_Switch1_cj <
            1.0E-7F) || rtb_Comparison_li) && (rtb_Comparison2_am ||
            (rtb_Sum2_kc < 1.0E-7F))))
    {
        /* Outputs for IfAction SubSystem: '<S1123>/IntRecVld' incorporates:
         *  ActionPort: '<S1138>/Action Port'
         */
        VDDR_ac_PointVld(rtu_TxCoord, rtu_TyCoord, rty_TxHMinus, rty_TyHMinus,
                         rty_PointVldBool);

        /* End of Outputs for SubSystem: '<S1123>/IntRecVld' */
    }
    else
    {
        /* Outputs for IfAction SubSystem: '<S1123>/Else' incorporates:
         *  ActionPort: '<S1137>/Action Port'
         */
        VDDR_ac_RMaxIntersection(rtu_TxMax, rtu_TyMax, rty_TxHMinus,
            rty_TyHMinus, rty_PointVldBool);

        /* End of Outputs for SubSystem: '<S1123>/Else' */
    }

    /* End of If: '<S1123>/If' */
}

#endif

/*
 * Output and update for action system:
 *    '<S1068>/BothVld'
 *    '<S1066>/BothVld'
 *    '<S5289>/BothVld'
 *    '<S5287>/BothVld'
 */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_BothVld_p(VAR(float32, AUTOMATIC)
    rtu_TxRIPAwdQuad, VAR(float32, AUTOMATIC) rtu_TyRIPAwdQuad, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_TxOfHPlus, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_TyOfHPlus, P2VAR(boolean, AUTOMATIC, VDDR_VAR_INIT)
    rty_HPlusVld)
{
    /* Inport: '<S1113>/TxRIPAwdQuad' */
    *rty_TxOfHPlus = rtu_TxRIPAwdQuad;

    /* Inport: '<S1113>/TyRIPAwdQuad' */
    *rty_TyOfHPlus = rtu_TyRIPAwdQuad;

    /* SignalConversion generated from: '<S1113>/HPlusVld' incorporates:
     *  Constant: '<S1113>/TRUE Constant2'
     */
    *rty_HPlusVld = true;
}

#endif

/*
 * Output and update for action system:
 *    '<S1068>/ELSE'
 *    '<S1066>/ELSE'
 *    '<S797>/NegSwitching1'
 *    '<S5289>/ELSE'
 *    '<S5287>/ELSE'
 *    '<S5018>/NegSwitching1'
 */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_ELSE_b(VAR(float32, AUTOMATIC)
    rtu_TxMax, VAR(float32, AUTOMATIC) rtu_TyMax, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_TxOfHPlus, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_TyOfHPlus, P2VAR(boolean, AUTOMATIC, VDDR_VAR_INIT) rty_HPlusVld)
{
    /* Inport: '<S1114>/TxMax' */
    *rty_TxOfHPlus = rtu_TxMax;

    /* Inport: '<S1114>/TyMax' */
    *rty_TyOfHPlus = rtu_TyMax;

    /* SignalConversion generated from: '<S1114>/HPlusVld' incorporates:
     *  Constant: '<S1114>/FALSE Constant1'
     */
    *rty_HPlusVld = false;
}

#endif

/*
 * Output and update for function-call system:
 *    '<S793>/RIPAwdNEW0'
 *    '<S5014>/RIPAwdNEW0'
 */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_RIPAwdNEW0(VAR(float32, AUTOMATIC)
    rtu_RMin, VAR(float32, AUTOMATIC) rtu_RMax, VAR(float32, AUTOMATIC)
    rtu_TxMin, VAR(float32, AUTOMATIC) rtu_TxMax, VAR(float32, AUTOMATIC)
    rtu_TyMin, VAR(float32, AUTOMATIC) rtu_TyMax, VAR(float32, AUTOMATIC)
    rtu_Tx2RIPAwd, VAR(float32, AUTOMATIC) rtu_IntRIPAwd, VAR(boolean, AUTOMATIC)
    rtu_PosSwitchingBEV, VAR(boolean, AUTOMATIC) rtu_NegSwitchingBEV, VAR
    (float32, AUTOMATIC) rtu_TxRIP, VAR(float32, AUTOMATIC) rtu_TyRIP, VAR
    (boolean, AUTOMATIC) rtu_IntVld, P2VAR(B_RIPAwdNEW0_VDDR_ac_T, AUTOMATIC,
    VDDR_VAR_INIT) localB)
{
    float32 rtb_Merge1_hr;
    float32 rtb_Merge1_jci;
    float32 rtb_Merge_hot;
    float32 rtb_Merge_o2;
    boolean rtb_Logical9_m0;
    boolean rtb_LogicalOperator_fm;

    /* RelationalOperator: '<S797>/Comparison2' */
    rtb_Logical9_m0 = !rtu_NegSwitchingBEV;

    /* RelationalOperator: '<S797>/Comparison1' */
    rtb_LogicalOperator_fm = !rtu_PosSwitchingBEV;

    /* If: '<S797>/If' incorporates:
     *  Logic: '<S797>/Logical1'
     *  Logic: '<S797>/Logical2'
     *  Logic: '<S797>/Logical4'
     *  RelationalOperator: '<S797>/Comparison3'
     *  RelationalOperator: '<S797>/Comparison9'
     */
    if (rtb_LogicalOperator_fm && rtb_Logical9_m0)
    {
        /* Outputs for IfAction SubSystem: '<S797>/SmallNo' incorporates:
         *  ActionPort: '<S1069>/Action Port'
         */
        /* Outputs for IfAction SubSystem: '<S1156>/TxLimit' incorporates:
         *  ActionPort: '<S1162>/Action Port'
         */
        /* If: '<S1156>/If' */
        VDDR_ac_TxLimit(rtu_Tx2RIPAwd, rtu_IntRIPAwd, rtu_TxMax, &rtb_Merge_hot,
                        &rtb_Merge1_jci);

        /* End of Outputs for SubSystem: '<S1156>/TxLimit' */

        /* Logic: '<S1158>/Logical Operator' incorporates:
         *  Abs: '<S1158>/Abs'
         *  Abs: '<S1158>/Abs1'
         *  Constant: '<S1158>/Constant Value'
         *  Constant: '<S1158>/Constant Value1'
         *  Logic: '<S1158>/Logical Operator1'
         *  Logic: '<S1158>/Logical Operator2'
         *  RelationalOperator: '<S1158>/Comparison'
         *  RelationalOperator: '<S1158>/Comparison1'
         *  RelationalOperator: '<S1158>/Comparison2'
         *  RelationalOperator: '<S1158>/Comparison3'
         *  Sum: '<S1158>/Sum1'
         *  Sum: '<S1158>/Sum2'
         */
        rtb_Logical9_m0 = (((fabsf(rtb_Merge1_jci - rtu_TyMin) < 0.0001F) ||
                            (rtb_Merge1_jci > rtu_TyMin)) && ((rtb_Merge1_jci <
                             rtu_TyMax) || (fabsf(rtb_Merge1_jci - rtu_TyMax) <
                             0.0001F)));

        /* Outputs for IfAction SubSystem: '<S1157>/TyLimit' incorporates:
         *  ActionPort: '<S1169>/Action Port'
         */
        /* If: '<S1157>/If' */
        VDDR_ac_TyLimit(rtu_Tx2RIPAwd, rtu_IntRIPAwd, rtu_TyMax, &rtb_Merge_o2,
                        &rtb_Merge1_hr);

        /* End of Outputs for SubSystem: '<S1157>/TyLimit' */

        /* Logic: '<S1159>/Logical Operator' incorporates:
         *  Abs: '<S1159>/Abs'
         *  Abs: '<S1159>/Abs1'
         *  Constant: '<S1159>/Constant Value'
         *  Constant: '<S1159>/Constant Value1'
         *  Logic: '<S1159>/Logical Operator1'
         *  Logic: '<S1159>/Logical Operator2'
         *  RelationalOperator: '<S1159>/Comparison'
         *  RelationalOperator: '<S1159>/Comparison1'
         *  RelationalOperator: '<S1159>/Comparison2'
         *  RelationalOperator: '<S1159>/Comparison3'
         *  Sum: '<S1159>/Sum1'
         *  Sum: '<S1159>/Sum2'
         */
        rtb_LogicalOperator_fm = (((fabsf(rtb_Merge_o2 - rtu_TxMin) < 0.0001F) ||
            (rtb_Merge_o2 > rtu_TxMin)) && ((rtb_Merge_o2 < rtu_TxMax) || (fabsf
            (rtb_Merge_o2 - rtu_TxMax) < 0.0001F)));

        /* If: '<S1069>/If1' incorporates:
         *  Logic: '<S1069>/Logical4'
         *  Logic: '<S1069>/Logical5'
         *  Logic: '<S1069>/Logical6'
         *  Logic: '<S1069>/Logical7'
         *  RelationalOperator: '<S1069>/Comparison10'
         *  RelationalOperator: '<S1069>/Comparison11'
         *  RelationalOperator: '<S1069>/Comparison12'
         *  RelationalOperator: '<S1069>/Comparison7'
         *  RelationalOperator: '<S1069>/Comparison8'
         *  RelationalOperator: '<S1069>/Comparison9'
         */
        if (rtb_Logical9_m0 && (!rtb_LogicalOperator_fm))
        {
            /* Outputs for IfAction SubSystem: '<S1069>/TxMaxIntVld' incorporates:
             *  ActionPort: '<S1160>/Action Port'
             */
            VDDR_ac_TxMaxIntVld(rtu_RMax, rtb_Merge_hot, rtb_Merge1_jci,
                                rtu_Tx2RIPAwd, rtu_IntRIPAwd, rtu_TxMin,
                                rtu_TxMax, rtu_TyMin, rtu_TyMax, &localB->Merge3,
                                &localB->Merge4, &localB->Merge5);

            /* End of Outputs for SubSystem: '<S1069>/TxMaxIntVld' */
        }
        else if (((!rtb_Logical9_m0) && rtb_LogicalOperator_fm) ||
                 (rtb_Logical9_m0 && rtb_LogicalOperator_fm))
        {
            /* Outputs for IfAction SubSystem: '<S1069>/TyMaxIntVld' incorporates:
             *  ActionPort: '<S1161>/Action Port'
             */
            VDDR_ac_TxMaxIntVld(rtu_RMax, rtb_Merge_o2, rtb_Merge1_hr,
                                rtu_Tx2RIPAwd, rtu_IntRIPAwd, rtu_TxMin,
                                rtu_TxMax, rtu_TyMin, rtu_TyMax, &localB->Merge3,
                                &localB->Merge4, &localB->Merge5);

            /* End of Outputs for SubSystem: '<S1069>/TyMaxIntVld' */
        }
        else
        {
            /* Outputs for IfAction SubSystem: '<S1069>/ELSEMax' incorporates:
             *  ActionPort: '<S1155>/Action Port'
             */
            VDDR_ac_ELSEMax(rtu_TxMax, rtu_TyMax, &localB->Merge3,
                            &localB->Merge4, &localB->Merge5);

            /* End of Outputs for SubSystem: '<S1069>/ELSEMax' */
        }

        /* End of If: '<S1069>/If1' */
        /* End of Outputs for SubSystem: '<S797>/SmallNo' */
    }
    else if (rtu_PosSwitchingBEV && rtb_Logical9_m0)
    {
        /* Outputs for IfAction SubSystem: '<S797>/PosSwitching' incorporates:
         *  ActionPort: '<S1068>/Action Port'
         */
        /* If: '<S1068>/If2' incorporates:
         *  Abs: '<S1116>/Abs'
         *  Abs: '<S1116>/Abs1'
         *  Abs: '<S1117>/Abs'
         *  Abs: '<S1117>/Abs1'
         *  Constant: '<S1116>/Constant Value'
         *  Constant: '<S1116>/Constant Value1'
         *  Constant: '<S1117>/Constant Value'
         *  Constant: '<S1117>/Constant Value1'
         *  Logic: '<S1068>/Logical9'
         *  Logic: '<S1116>/Logical Operator'
         *  Logic: '<S1116>/Logical Operator1'
         *  Logic: '<S1116>/Logical Operator2'
         *  Logic: '<S1117>/Logical Operator'
         *  Logic: '<S1117>/Logical Operator1'
         *  Logic: '<S1117>/Logical Operator2'
         *  RelationalOperator: '<S1116>/Comparison'
         *  RelationalOperator: '<S1116>/Comparison1'
         *  RelationalOperator: '<S1116>/Comparison2'
         *  RelationalOperator: '<S1116>/Comparison3'
         *  RelationalOperator: '<S1117>/Comparison'
         *  RelationalOperator: '<S1117>/Comparison1'
         *  RelationalOperator: '<S1117>/Comparison2'
         *  RelationalOperator: '<S1117>/Comparison3'
         *  Sum: '<S1116>/Sum1'
         *  Sum: '<S1116>/Sum2'
         *  Sum: '<S1117>/Sum1'
         *  Sum: '<S1117>/Sum2'
         */
        if (((((fabsf(rtu_TxRIP - rtu_TxMin) >= 0.0001F) && (rtu_TxRIP <=
                rtu_TxMin)) || ((rtu_TxRIP >= rtu_TxMax) && (fabsf(rtu_TxRIP -
                 rtu_TxMax) >= 0.0001F))) || (((fabsf(rtu_TyRIP - rtu_TyMin) >=
                0.0001F) && (rtu_TyRIP <= rtu_TyMin)) || ((rtu_TyRIP >=
                rtu_TyMax) && (fabsf(rtu_TyRIP - rtu_TyMax) >= 0.0001F)))) ||
                (!rtu_IntVld))
        {
            /* Outputs for IfAction SubSystem: '<S1068>/NeitherPointVld' incorporates:
             *  ActionPort: '<S1115>/Action Port'
             */
            /* Outputs for IfAction SubSystem: '<S1119>/TxLimit' incorporates:
             *  ActionPort: '<S1125>/Action Port'
             */
            /* If: '<S1119>/If' */
            VDDR_ac_TxLimit(rtu_Tx2RIPAwd, rtu_IntRIPAwd, rtu_TxMax,
                            &rtb_Merge_hot, &rtb_Merge1_jci);

            /* End of Outputs for SubSystem: '<S1119>/TxLimit' */

            /* Logic: '<S1121>/Logical Operator' incorporates:
             *  Abs: '<S1121>/Abs'
             *  Abs: '<S1121>/Abs1'
             *  Constant: '<S1121>/Constant Value'
             *  Constant: '<S1121>/Constant Value1'
             *  Logic: '<S1121>/Logical Operator1'
             *  Logic: '<S1121>/Logical Operator2'
             *  RelationalOperator: '<S1121>/Comparison'
             *  RelationalOperator: '<S1121>/Comparison1'
             *  RelationalOperator: '<S1121>/Comparison2'
             *  RelationalOperator: '<S1121>/Comparison3'
             *  Sum: '<S1121>/Sum1'
             *  Sum: '<S1121>/Sum2'
             */
            rtb_Logical9_m0 = (((fabsf(rtb_Merge1_jci - rtu_TyMin) < 0.0001F) ||
                                (rtb_Merge1_jci > rtu_TyMin)) &&
                               ((rtb_Merge1_jci < rtu_TyMax) || (fabsf
                                 (rtb_Merge1_jci - rtu_TyMax) < 0.0001F)));

            /* Outputs for IfAction SubSystem: '<S1120>/TyLimit' incorporates:
             *  ActionPort: '<S1132>/Action Port'
             */
            /* If: '<S1120>/If' */
            VDDR_ac_TyLimit(rtu_Tx2RIPAwd, rtu_IntRIPAwd, rtu_TyMax,
                            &rtb_Merge_o2, &rtb_Merge1_hr);

            /* End of Outputs for SubSystem: '<S1120>/TyLimit' */

            /* Logic: '<S1122>/Logical Operator' incorporates:
             *  Abs: '<S1122>/Abs'
             *  Abs: '<S1122>/Abs1'
             *  Constant: '<S1122>/Constant Value'
             *  Constant: '<S1122>/Constant Value1'
             *  Logic: '<S1122>/Logical Operator1'
             *  Logic: '<S1122>/Logical Operator2'
             *  RelationalOperator: '<S1122>/Comparison'
             *  RelationalOperator: '<S1122>/Comparison1'
             *  RelationalOperator: '<S1122>/Comparison2'
             *  RelationalOperator: '<S1122>/Comparison3'
             *  Sum: '<S1122>/Sum1'
             *  Sum: '<S1122>/Sum2'
             */
            rtb_LogicalOperator_fm = (((fabsf(rtb_Merge_o2 - rtu_TxMin) <
                0.0001F) || (rtb_Merge_o2 > rtu_TxMin)) && ((rtb_Merge_o2 <
                rtu_TxMax) || (fabsf(rtb_Merge_o2 - rtu_TxMax) < 0.0001F)));

            /* If: '<S1115>/If1' incorporates:
             *  Logic: '<S1115>/Logical4'
             *  Logic: '<S1115>/Logical5'
             *  Logic: '<S1115>/Logical6'
             *  Logic: '<S1115>/Logical7'
             *  RelationalOperator: '<S1115>/Comparison10'
             *  RelationalOperator: '<S1115>/Comparison11'
             *  RelationalOperator: '<S1115>/Comparison12'
             *  RelationalOperator: '<S1115>/Comparison7'
             *  RelationalOperator: '<S1115>/Comparison8'
             *  RelationalOperator: '<S1115>/Comparison9'
             */
            if (rtb_Logical9_m0 && (!rtb_LogicalOperator_fm))
            {
                /* Outputs for IfAction SubSystem: '<S1115>/TxMaxIntVld' incorporates:
                 *  ActionPort: '<S1123>/Action Port'
                 */
                VDDR_ac_TxMaxIntVld_e(rtu_RMin, rtu_RMax, rtb_Merge_hot,
                                      rtb_Merge1_jci, rtu_TxMax, rtu_TyMax,
                                      &localB->Merge3, &localB->Merge4,
                                      &localB->Merge5);

                /* End of Outputs for SubSystem: '<S1115>/TxMaxIntVld' */
            }
            else if (((!rtb_Logical9_m0) && rtb_LogicalOperator_fm) ||
                     (rtb_Logical9_m0 && rtb_LogicalOperator_fm))
            {
                /* Outputs for IfAction SubSystem: '<S1115>/TyMaxIntVld' incorporates:
                 *  ActionPort: '<S1124>/Action Port'
                 */
                VDDR_ac_TxMaxIntVld_e(rtu_RMin, rtu_RMax, rtb_Merge_o2,
                                      rtb_Merge1_hr, rtu_TxMax, rtu_TyMax,
                                      &localB->Merge3, &localB->Merge4,
                                      &localB->Merge5);

                /* End of Outputs for SubSystem: '<S1115>/TyMaxIntVld' */
            }
            else
            {
                /* Outputs for IfAction SubSystem: '<S1115>/ELSEMax' incorporates:
                 *  ActionPort: '<S1118>/Action Port'
                 */
                VDDR_ac_ELSEMax(rtu_TxMax, rtu_TyMax, &localB->Merge3,
                                &localB->Merge4, &localB->Merge5);

                /* End of Outputs for SubSystem: '<S1115>/ELSEMax' */
            }

            /* End of If: '<S1115>/If1' */
            /* End of Outputs for SubSystem: '<S1068>/NeitherPointVld' */
        }
        else
        {
            /* Outputs for IfAction SubSystem: '<S1068>/BothVld' incorporates:
             *  ActionPort: '<S1113>/Action Port'
             */
            VDDR_ac_BothVld_p(rtu_TxRIP, rtu_TyRIP, &localB->Merge3,
                              &localB->Merge4, &localB->Merge5);

            /* End of Outputs for SubSystem: '<S1068>/BothVld' */
        }

        /* End of If: '<S1068>/If2' */
        /* End of Outputs for SubSystem: '<S797>/PosSwitching' */
    }
    else if (rtb_LogicalOperator_fm && rtu_NegSwitchingBEV)
    {
        /* Outputs for IfAction SubSystem: '<S797>/NegSwitching' incorporates:
         *  ActionPort: '<S1066>/Action Port'
         */
        /* If: '<S1066>/If2' incorporates:
         *  Abs: '<S1073>/Abs'
         *  Abs: '<S1073>/Abs1'
         *  Abs: '<S1074>/Abs'
         *  Abs: '<S1074>/Abs1'
         *  Constant: '<S1073>/Constant Value'
         *  Constant: '<S1073>/Constant Value1'
         *  Constant: '<S1074>/Constant Value'
         *  Constant: '<S1074>/Constant Value1'
         *  Logic: '<S1066>/Logical9'
         *  Logic: '<S1073>/Logical Operator'
         *  Logic: '<S1073>/Logical Operator1'
         *  Logic: '<S1073>/Logical Operator2'
         *  Logic: '<S1074>/Logical Operator'
         *  Logic: '<S1074>/Logical Operator1'
         *  Logic: '<S1074>/Logical Operator2'
         *  RelationalOperator: '<S1073>/Comparison'
         *  RelationalOperator: '<S1073>/Comparison1'
         *  RelationalOperator: '<S1073>/Comparison2'
         *  RelationalOperator: '<S1073>/Comparison3'
         *  RelationalOperator: '<S1074>/Comparison'
         *  RelationalOperator: '<S1074>/Comparison1'
         *  RelationalOperator: '<S1074>/Comparison2'
         *  RelationalOperator: '<S1074>/Comparison3'
         *  Sum: '<S1073>/Sum1'
         *  Sum: '<S1073>/Sum2'
         *  Sum: '<S1074>/Sum1'
         *  Sum: '<S1074>/Sum2'
         */
        if (((((fabsf(rtu_TxRIP - rtu_TxMin) >= 0.0001F) && (rtu_TxRIP <=
                rtu_TxMin)) || ((rtu_TxRIP >= rtu_TxMax) && (fabsf(rtu_TxRIP -
                 rtu_TxMax) >= 0.0001F))) || (((fabsf(rtu_TyRIP - rtu_TyMin) >=
                0.0001F) && (rtu_TyRIP <= rtu_TyMin)) || ((rtu_TyRIP >=
                rtu_TyMax) && (fabsf(rtu_TyRIP - rtu_TyMax) >= 0.0001F)))) ||
                (!rtu_IntVld))
        {
            /* Outputs for IfAction SubSystem: '<S1066>/NetPtVld' incorporates:
             *  ActionPort: '<S1072>/Action Port'
             */
            /* Outputs for IfAction SubSystem: '<S1077>/TxLimit' incorporates:
             *  ActionPort: '<S1083>/Action Port'
             */
            /* If: '<S1077>/If' */
            VDDR_ac_TxLimit(rtu_Tx2RIPAwd, rtu_IntRIPAwd, rtu_TxMax,
                            &rtb_Merge_hot, &rtb_Merge1_jci);

            /* End of Outputs for SubSystem: '<S1077>/TxLimit' */

            /* Logic: '<S1079>/Logical Operator' incorporates:
             *  Abs: '<S1079>/Abs'
             *  Abs: '<S1079>/Abs1'
             *  Constant: '<S1079>/Constant Value'
             *  Constant: '<S1079>/Constant Value1'
             *  Logic: '<S1079>/Logical Operator1'
             *  Logic: '<S1079>/Logical Operator2'
             *  RelationalOperator: '<S1079>/Comparison'
             *  RelationalOperator: '<S1079>/Comparison1'
             *  RelationalOperator: '<S1079>/Comparison2'
             *  RelationalOperator: '<S1079>/Comparison3'
             *  Sum: '<S1079>/Sum1'
             *  Sum: '<S1079>/Sum2'
             */
            rtb_Logical9_m0 = (((fabsf(rtb_Merge1_jci - rtu_TyMin) < 1.0E-6F) ||
                                (rtb_Merge1_jci > rtu_TyMin)) &&
                               ((rtb_Merge1_jci < rtu_TyMax) || (fabsf
                                 (rtb_Merge1_jci - rtu_TyMax) < 1.0E-6F)));

            /* Outputs for IfAction SubSystem: '<S1078>/TyLimit' incorporates:
             *  ActionPort: '<S1090>/Action Port'
             */
            /* If: '<S1078>/If' */
            VDDR_ac_TyLimit(rtu_Tx2RIPAwd, rtu_IntRIPAwd, rtu_TyMax,
                            &rtb_Merge_o2, &rtb_Merge1_hr);

            /* End of Outputs for SubSystem: '<S1078>/TyLimit' */

            /* Logic: '<S1080>/Logical Operator' incorporates:
             *  Abs: '<S1080>/Abs'
             *  Abs: '<S1080>/Abs1'
             *  Constant: '<S1080>/Constant Value'
             *  Constant: '<S1080>/Constant Value1'
             *  Logic: '<S1080>/Logical Operator1'
             *  Logic: '<S1080>/Logical Operator2'
             *  RelationalOperator: '<S1080>/Comparison'
             *  RelationalOperator: '<S1080>/Comparison1'
             *  RelationalOperator: '<S1080>/Comparison2'
             *  RelationalOperator: '<S1080>/Comparison3'
             *  Sum: '<S1080>/Sum1'
             *  Sum: '<S1080>/Sum2'
             */
            rtb_LogicalOperator_fm = (((fabsf(rtb_Merge_o2 - rtu_TxMin) <
                1.0E-6F) || (rtb_Merge_o2 > rtu_TxMin)) && ((rtb_Merge_o2 <
                rtu_TxMax) || (fabsf(rtb_Merge_o2 - rtu_TxMax) < 1.0E-6F)));

            /* If: '<S1072>/If1' incorporates:
             *  Logic: '<S1075>/Logical4'
             *  Logic: '<S1075>/Logical5'
             *  Logic: '<S1075>/Logical6'
             *  Logic: '<S1075>/Logical7'
             *  RelationalOperator: '<S1075>/Comparison10'
             *  RelationalOperator: '<S1075>/Comparison11'
             *  RelationalOperator: '<S1075>/Comparison12'
             *  RelationalOperator: '<S1075>/Comparison7'
             *  RelationalOperator: '<S1075>/Comparison8'
             *  RelationalOperator: '<S1075>/Comparison9'
             */
            if (rtb_Logical9_m0 && (!rtb_LogicalOperator_fm))
            {
                /* Outputs for IfAction SubSystem: '<S1072>/TxMaxIntVld' incorporates:
                 *  ActionPort: '<S1081>/Action Port'
                 */
                VDDR_ac_TxMaxIntVld_e(rtu_RMin, rtu_RMax, rtb_Merge_hot,
                                      rtb_Merge1_jci, rtu_TxMax, rtu_TyMax,
                                      &localB->Merge3, &localB->Merge4,
                                      &localB->Merge5);

                /* End of Outputs for SubSystem: '<S1072>/TxMaxIntVld' */
            }
            else if (((!rtb_Logical9_m0) && rtb_LogicalOperator_fm) ||
                     (rtb_Logical9_m0 && rtb_LogicalOperator_fm))
            {
                /* Outputs for IfAction SubSystem: '<S1072>/TyMaxIntVld' incorporates:
                 *  ActionPort: '<S1082>/Action Port'
                 */
                VDDR_ac_TxMaxIntVld_e(rtu_RMin, rtu_RMax, rtb_Merge_o2,
                                      rtb_Merge1_hr, rtu_TxMax, rtu_TyMax,
                                      &localB->Merge3, &localB->Merge4,
                                      &localB->Merge5);

                /* End of Outputs for SubSystem: '<S1072>/TyMaxIntVld' */
            }
            else
            {
                /* Outputs for IfAction SubSystem: '<S1072>/ELSEMax' incorporates:
                 *  ActionPort: '<S1076>/Action Port'
                 */
                VDDR_ac_ELSEMax(rtu_TxMax, rtu_TyMax, &localB->Merge3,
                                &localB->Merge4, &localB->Merge5);

                /* End of Outputs for SubSystem: '<S1072>/ELSEMax' */
            }

            /* End of If: '<S1072>/If1' */
            /* End of Outputs for SubSystem: '<S1066>/NetPtVld' */
        }
        else
        {
            /* Outputs for IfAction SubSystem: '<S1066>/BothVld' incorporates:
             *  ActionPort: '<S1070>/Action Port'
             */
            VDDR_ac_BothVld_p(rtu_TxRIP, rtu_TyRIP, &localB->Merge3,
                              &localB->Merge4, &localB->Merge5);

            /* End of Outputs for SubSystem: '<S1066>/BothVld' */
        }

        /* End of If: '<S1066>/If2' */
        /* End of Outputs for SubSystem: '<S797>/NegSwitching' */
    }
    else
    {
        /* Outputs for IfAction SubSystem: '<S797>/NegSwitching1' incorporates:
         *  ActionPort: '<S1067>/Action Port'
         */
        VDDR_ac_ELSE_b(rtu_TxMax, rtu_TyMax, &localB->Merge3, &localB->Merge4,
                       &localB->Merge5);

        /* End of Outputs for SubSystem: '<S797>/NegSwitching1' */
    }

    /* End of If: '<S797>/If' */
}

#endif

/*
 * Output and update for atomic system:
 *    '<S2045>/Subsystem1'
 *    '<S1724>/Subsystem1'
 *    '<S2689>/Subsystem1'
 *    '<S2368>/Subsystem1'
 *    '<S6266>/Subsystem1'
 *    '<S5945>/Subsystem1'
 *    '<S6910>/Subsystem1'
 *    '<S6589>/Subsystem1'
 */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Subsystem1(VAR(float32, AUTOMATIC)
    rtu_Y_min, VAR(float32, AUTOMATIC) rtu_Y_max, P2VAR(B_Subsystem1_VDDR_ac_T,
    AUTOMATIC, VDDR_VAR_INIT) localB)
{
    /* Product: '<S2046>/Multiplication' incorporates:
     *  Constant: '<S2046>/Constant Value'
     *  Sum: '<S2046>/Summation'
     */
    localB->Multiplication = (rtu_Y_min + rtu_Y_max) * 0.5F;
}

#endif

/*
 * Output and update for atomic system:
 *    '<S2045>/Subsystem2'
 *    '<S1724>/Subsystem2'
 *    '<S2689>/Subsystem2'
 *    '<S2368>/Subsystem2'
 *    '<S6266>/Subsystem2'
 *    '<S5945>/Subsystem2'
 *    '<S6910>/Subsystem2'
 *    '<S6589>/Subsystem2'
 */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Subsystem2(VAR(float32, AUTOMATIC)
    rtu_X_min, VAR(float32, AUTOMATIC) rtu_X_max, VAR(float32, AUTOMATIC)
    rtu_Y_min1, VAR(float32, AUTOMATIC) rtu_Y_max1, VAR(float32, AUTOMATIC)
    rtu_Rmax, P2VAR(B_Subsystem2_VDDR_ac_T, AUTOMATIC, VDDR_VAR_INIT) localB)
{
    float32 rtb_Prod_av;
    float32 rtb_Prod_bqz;
    float32 rtb_Prod_mb;
    float32 rtb_Prod_nys;
    float32 rtb_Sum2_ej;
    float32 rtb_Sum_fp;

    /* Product: '<S2050>/Prod' incorporates:
     *  Product: '<S2049>/Prod'
     */
    rtb_Prod_av = rtu_X_min * rtu_X_min;

    /* Product: '<S2051>/Prod' */
    rtb_Prod_bqz = rtu_Y_min1 * rtu_Y_min1;

    /* Sum: '<S2047>/Sum' */
    rtb_Sum_fp = rtb_Prod_av + rtb_Prod_bqz;

    /* Product: '<S2053>/Prod' */
    rtb_Prod_mb = rtu_Rmax * rtu_Rmax;

    /* Product: '<S2052>/Prod' */
    rtb_Prod_nys = rtu_Y_max1 * rtu_Y_max1;

    /* Sum: '<S2047>/Sum2' */
    rtb_Sum2_ej = rtb_Prod_av + rtb_Prod_nys;

    /* Product: '<S2050>/Prod' */
    rtb_Prod_av = rtu_X_max * rtu_X_max;

    /* Logic: '<S2047>/Logical' incorporates:
     *  Constant: '<S2047>/Constant Value1'
     *  Constant: '<S2047>/Constant Value2'
     *  Product: '<S2047>/Product'
     *  Product: '<S2047>/Product1'
     *  RelationalOperator: '<S2047>/Comparison'
     *  RelationalOperator: '<S2047>/Comparison1'
     *  RelationalOperator: '<S2047>/Comparison2'
     *  RelationalOperator: '<S2047>/Comparison3'
     *  RelationalOperator: '<S2047>/Comparison4'
     *  RelationalOperator: '<S2047>/Comparison5'
     *  Sum: '<S2047>/Sum1'
     *  Sum: '<S2047>/Sum3'
     */
    localB->Logical = ((((((rtb_Sum_fp >= rtb_Prod_mb) && (rtb_Sum2_ej >=
                            rtb_Prod_mb)) && ((rtb_Prod_av + rtb_Prod_bqz) >=
                           rtb_Prod_mb)) && ((rtb_Prod_av + rtb_Prod_nys) >=
                          rtb_Prod_mb)) && ((rtu_X_min * rtu_X_max) > 0.0F)) &&
                       ((rtu_Y_min1 * rtu_Y_max1) > 0.0F));
}

#endif

/*
 * Output and update for action system:
 *    '<S2048>/Block1'
 *    '<S1727>/Block1'
 *    '<S2692>/Block1'
 *    '<S2371>/Block1'
 *    '<S6269>/Block1'
 *    '<S5948>/Block1'
 *    '<S6913>/Block1'
 *    '<S6592>/Block1'
 */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Block1(VAR(float32, AUTOMATIC)
    rtu_x_min, VAR(float32, AUTOMATIC) rtu_x_max, VAR(float32, AUTOMATIC)
    rtu_Y_min, VAR(float32, AUTOMATIC) rtu_Y_max, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_X_Intersection, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_Y_Intersection)
{
    /* If: '<S2054>/If2' incorporates:
     *  Constant: '<S2054>/Constant Value'
     *  RelationalOperator: '<S2054>/Comparison'
     */
    if (rtu_x_min > 0.0F)
    {
        /* Outputs for IfAction SubSystem: '<S2054>/IfActionSubsys' incorporates:
         *  ActionPort: '<S2060>/Action Port'
         */
        /* Gain: '<S2064>/Gain' */
        *rty_X_Intersection = rtu_x_min;

        /* End of Outputs for SubSystem: '<S2054>/IfActionSubsys' */
    }
    else
    {
        /* Outputs for IfAction SubSystem: '<S2054>/IfActionSubsys2' incorporates:
         *  ActionPort: '<S2061>/Action Port'
         */
        /* Gain: '<S2065>/Gain' */
        *rty_X_Intersection = rtu_x_max;

        /* End of Outputs for SubSystem: '<S2054>/IfActionSubsys2' */
    }

    /* End of If: '<S2054>/If2' */

    /* If: '<S2054>/If1' incorporates:
     *  Constant: '<S2054>/Constant Value1'
     *  RelationalOperator: '<S2054>/Comparison1'
     */
    if (rtu_Y_min > 0.0F)
    {
        /* Outputs for IfAction SubSystem: '<S2054>/IfActionSubsys3' incorporates:
         *  ActionPort: '<S2062>/Action Port'
         */
        /* Gain: '<S2066>/Gain' */
        *rty_Y_Intersection = rtu_Y_min;

        /* End of Outputs for SubSystem: '<S2054>/IfActionSubsys3' */
    }
    else
    {
        /* Outputs for IfAction SubSystem: '<S2054>/IfActionSubsys4' incorporates:
         *  ActionPort: '<S2063>/Action Port'
         */
        /* Gain: '<S2067>/Gain' */
        *rty_Y_Intersection = rtu_Y_max;

        /* End of Outputs for SubSystem: '<S2054>/IfActionSubsys4' */
    }

    /* End of If: '<S2054>/If1' */
}

#endif

/*
 * Output and update for action system:
 *    '<S2055>/Block2p1'
 *    '<S2056>/Block3p1'
 *    '<S1734>/Block2p1'
 *    '<S1735>/Block3p1'
 *    '<S2699>/Block2p1'
 *    '<S2700>/Block3p1'
 *    '<S2378>/Block2p1'
 *    '<S2379>/Block3p1'
 *    '<S6276>/Block2p1'
 *    '<S6277>/Block3p1'
 *    ...
 */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Block2p1(VAR(float32, AUTOMATIC)
    rtu_X_min, VAR(float32, AUTOMATIC) rtu_Y_max, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_X_Intersection, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_Y_Intersection)
{
    /* Gain: '<S2073>/Gain' */
    *rty_X_Intersection = rtu_X_min;

    /* Gain: '<S2074>/Gain' */
    *rty_Y_Intersection = rtu_Y_max;
}

#endif

/*
 * Output and update for action system:
 *    '<S2088>/If Action Subsystem'
 *    '<S2094>/If Action Subsystem'
 *    '<S2131>/If Action Subsystem'
 *    '<S2191>/If Action Subsystem'
 *    '<S1767>/If Action Subsystem'
 *    '<S1773>/If Action Subsystem'
 *    '<S1810>/If Action Subsystem'
 *    '<S1870>/If Action Subsystem'
 *    '<S2732>/If Action Subsystem'
 *    '<S2738>/If Action Subsystem'
 *    ...
 */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_IfActionSubsystem(VAR(float32,
    AUTOMATIC) rtu_In1, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_OutputParameter, P2VAR(boolean, AUTOMATIC, VDDR_VAR_INIT)
    rty_OutputParameter1)
{
    /* Switch: '<S2108>/Switch' */
    if (rtu_In1 >= 0.0F)
    {
        /* Gain: '<S2104>/Negation' incorporates:
         *  Sqrt: '<S2108>/Sqrt'
         */
        *rty_OutputParameter = -sqrtf(rtu_In1);
    }
    else
    {
        /* Gain: '<S2104>/Negation' incorporates:
         *  Constant: '<S2108>/Zero'
         */
        *rty_OutputParameter = -0.0F;
    }

    /* End of Switch: '<S2108>/Switch' */

    /* SignalConversion generated from: '<S2104>/Output Parameter1' incorporates:
     *  Constant: '<S2104>/Constant Value1'
     */
    *rty_OutputParameter1 = true;
}

#endif

/*
 * Output and update for action system:
 *    '<S2088>/If Action Subsystem1'
 *    '<S2094>/If Action Subsystem1'
 *    '<S2125>/If Action Subsystem1'
 *    '<S2131>/If Action Subsystem1'
 *    '<S2154>/If Action Subsystem1'
 *    '<S2191>/If Action Subsystem1'
 *    '<S2214>/If Action Subsystem1'
 *    '<S2251>/If Action Subsystem1'
 *    '<S1767>/If Action Subsystem1'
 *    '<S1773>/If Action Subsystem1'
 *    ...
 */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_IfActionSubsystem1(P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_OutputParameter, P2VAR(boolean, AUTOMATIC,
    VDDR_VAR_INIT) rty_OutputParameter1)
{
    /* SignalConversion generated from: '<S2105>/Output Parameter' incorporates:
     *  Constant: '<S2105>/Constant Value'
     */
    *rty_OutputParameter = 0.0F;

    /* SignalConversion generated from: '<S2105>/Output Parameter1' incorporates:
     *  Constant: '<S2105>/Constant Value1'
     */
    *rty_OutputParameter1 = false;
}

#endif

/*
 * Output and update for action system:
 *    '<S2070>/Block2p3p1'
 *    '<S2087>/Block2p3p2p2'
 *    '<S2115>/Block3p2p1'
 *    '<S2124>/Block3p2p2p2'
 *    '<S2151>/Block4p1p1p4'
 *    '<S2151>/Block4p1p1p5'
 *    '<S2151>/Block4p1p1p6'
 *    '<S2148>/Block4p1p2'
 *    '<S1749>/Block2p3p1'
 *    '<S1766>/Block2p3p2p2'
 *    ...
 */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Block2p3p1(VAR(float32, AUTOMATIC)
    rtu_X, VAR(float32, AUTOMATIC) rtu_y, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_X_Intersection, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_y_Intersection)
{
    /* Gain: '<S2090>/Gain' */
    *rty_X_Intersection = rtu_X;

    /* Gain: '<S2091>/Gain' */
    *rty_y_Intersection = rtu_y;
}

#endif

/*
 * Output and update for action system:
 *    '<S2087>/Block2p3p2p1'
 *    '<S2124>/Block3p2p2p1'
 *    '<S1766>/Block2p3p2p1'
 *    '<S1803>/Block3p2p2p1'
 *    '<S2731>/Block2p3p2p1'
 *    '<S2768>/Block3p2p2p1'
 *    '<S2410>/Block2p3p2p1'
 *    '<S2447>/Block3p2p2p1'
 *    '<S6308>/Block2p3p2p1'
 *    '<S6345>/Block3p2p2p1'
 *    ...
 */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Block2p3p2p1(VAR(float32, AUTOMATIC)
    rtu_X, VAR(float32, AUTOMATIC) rtu_y, VAR(float32, AUTOMATIC) rtu_x_min, VAR
    (float32, AUTOMATIC) rtu_x_max, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_X_Intersection, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_y_Intersection)
{
    float32 rtb_Switch1_cr;

    /* Outputs for Atomic SubSystem: '<S2092>/Limiter2' */
    /* Switch: '<S2095>/Switch1' incorporates:
     *  RelationalOperator: '<S2095>/Relational Operator'
     */
    if (rtu_x_max < rtu_X)
    {
        /* Switch: '<S2095>/Switch1' */
        rtb_Switch1_cr = rtu_x_max;
    }
    else
    {
        /* Switch: '<S2095>/Switch1' */
        rtb_Switch1_cr = rtu_X;
    }

    /* End of Switch: '<S2095>/Switch1' */

    /* Switch: '<S2095>/Switch' incorporates:
     *  RelationalOperator: '<S2095>/Relational Operator1'
     */
    if (rtb_Switch1_cr > rtu_x_min)
    {
        *rty_X_Intersection = rtb_Switch1_cr;
    }
    else
    {
        *rty_X_Intersection = rtu_x_min;
    }

    /* End of Switch: '<S2095>/Switch' */
    /* End of Outputs for SubSystem: '<S2092>/Limiter2' */

    /* Gain: '<S2096>/Gain' */
    *rty_y_Intersection = rtu_y;
}

#endif

/*
 * Output and update for atomic system:
 *    '<S2070>/Inside_the_range'
 *    '<S2124>/Inside_the_range'
 *    '<S2115>/Inside_the_range'
 *    '<S2148>/InsideTheRange'
 *    '<S2208>/InsideTheRange'
 *    '<S1749>/Inside_the_range'
 *    '<S1803>/Inside_the_range'
 *    '<S1794>/Inside_the_range'
 *    '<S1827>/InsideTheRange'
 *    '<S1887>/InsideTheRange'
 *    ...
 */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Inside_the_range(VAR(float32,
    AUTOMATIC) rtu_value, VAR(float32, AUTOMATIC) rtu_min, VAR(float32,
    AUTOMATIC) rtu_max, P2VAR(B_Inside_the_range_VDDR_ac_T, AUTOMATIC,
    VDDR_VAR_INIT) localB)
{
    /* Logic: '<S2089>/AND' incorporates:
     *  RelationalOperator: '<S2089>/Greater Than or Equal '
     *  RelationalOperator: '<S2089>/Less Than  or Equal'
     */
    localB->AND_b = ((rtu_value >= rtu_min) && (rtu_value <= rtu_max));
}

#endif

/*
 * Output and update for action system:
 *    '<S2055>/Block2p4'
 *    '<S2056>/Block3p3'
 *    '<S1734>/Block2p4'
 *    '<S1735>/Block3p3'
 *    '<S2699>/Block2p4'
 *    '<S2700>/Block3p3'
 *    '<S2378>/Block2p4'
 *    '<S2379>/Block3p3'
 *    '<S6276>/Block2p4'
 *    '<S6277>/Block3p3'
 *    ...
 */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Block2p4(VAR(float32, AUTOMATIC)
    rtu_X_max, VAR(float32, AUTOMATIC) rtu_Y_min, VAR(float32, AUTOMATIC)
    rtu_Y_max, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_X_Intersection,
    P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_Y_Intersection)
{
    float32 rtb_Switch1_du;

    /* Inport: '<S2071>/X_max' */
    *rty_X_Intersection = rtu_X_max;

    /* Outputs for Atomic SubSystem: '<S2071>/Limiter1' */
    /* Switch: '<S2109>/Switch1' incorporates:
     *  Constant: '<S2071>/Constant Value'
     *  RelationalOperator: '<S2109>/Relational Operator'
     */
    if (rtu_Y_max < 0.0F)
    {
        /* Switch: '<S2109>/Switch1' */
        rtb_Switch1_du = rtu_Y_max;
    }
    else
    {
        /* Switch: '<S2109>/Switch1' */
        rtb_Switch1_du = 0.0F;
    }

    /* End of Switch: '<S2109>/Switch1' */

    /* Switch: '<S2109>/Switch' incorporates:
     *  RelationalOperator: '<S2109>/Relational Operator1'
     */
    if (rtb_Switch1_du > rtu_Y_min)
    {
        *rty_Y_Intersection = rtb_Switch1_du;
    }
    else
    {
        *rty_Y_Intersection = rtu_Y_min;
    }

    /* End of Switch: '<S2109>/Switch' */
    /* End of Outputs for SubSystem: '<S2071>/Limiter1' */
}

#endif

/*
 * Output and update for action system:
 *    '<S2048>/Block2'
 *    '<S1727>/Block2'
 *    '<S2692>/Block2'
 *    '<S2371>/Block2'
 *    '<S6269>/Block2'
 *    '<S5948>/Block2'
 *    '<S6913>/Block2'
 *    '<S6592>/Block2'
 */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Block2(VAR(float32, AUTOMATIC)
    rtu_x_min, VAR(float32, AUTOMATIC) rtu_x_max, VAR(float32, AUTOMATIC)
    rtu_Y_min, VAR(float32, AUTOMATIC) rtu_Y_max, VAR(float32, AUTOMATIC)
    rtu_R_Min, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_X_Intersection,
    P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_Y_Intersection, P2VAR
    (B_Block2_VDDR_ac_T, AUTOMATIC, VDDR_VAR_INIT) localB)
{
    float32 rtb_Merge_cu;
    float32 rtb_Prod_hw_0;
    float32 rtb_Subtraction_cc;
    boolean rtb_Merge1_br;

    /* Outputs for IfAction SubSystem: '<S2055>/Block2p2' incorporates:
     *  ActionPort: '<S2069>/Action Port'
     */
    /* Outputs for IfAction SubSystem: '<S2055>/Block2p3' incorporates:
     *  ActionPort: '<S2070>/Action Port'
     */
    /* If: '<S2055>/If' incorporates:
     *  Abs: '<S2072>/Abs'
     *  Constant: '<S2072>/Constant Value'
     *  Constant: '<S2072>/Constant Value1'
     *  Constant: '<S2110>/Calib'
     *  Gain: '<S2072>/Gain'
     *  Logic: '<S2072>/Logical'
     *  Product: '<S2079>/Prod'
     *  Product: '<S2081>/Prod'
     *  Product: '<S2107>/Prod'
     *  Product: '<S2111>/Prod'
     *  Product: '<S2112>/Prod'
     *  Product: '<S2113>/Prod'
     *  RelationalOperator: '<S2072>/Comparison'
     *  RelationalOperator: '<S2072>/Comparison1'
     *  RelationalOperator: '<S2072>/Comparison2'
     *  RelationalOperator: '<S2072>/Greater Than or Equal '
     *  RelationalOperator: '<S2072>/Greater Than or Equal 1'
     *  Sum: '<S2072>/Summation'
     *  Sum: '<S2072>/Summation1'
     *  Sum: '<S2072>/Summation2'
     */
    rtb_Merge_cu = rtu_R_Min * rtu_R_Min;

    /* End of Outputs for SubSystem: '<S2055>/Block2p3' */
    rtb_Prod_hw_0 = rtu_Y_min * rtu_Y_min;

    /* End of Outputs for SubSystem: '<S2055>/Block2p2' */
    if (((rtu_x_min * rtu_x_min) + rtb_Prod_hw_0) < rtb_Merge_cu)
    {
        /* Outputs for IfAction SubSystem: '<S2055>/Block2p1' incorporates:
         *  ActionPort: '<S2068>/Action Port'
         */
        VDDR_ac_Block2p1(rtu_x_min, rtu_Y_min, rty_X_Intersection,
                         rty_Y_Intersection);

        /* End of Outputs for SubSystem: '<S2055>/Block2p1' */
    }
    else if (((rtu_R_Min > 0.0F) && (rtu_Y_max <= 0.0F)) && (rtu_Y_min >
              ((-rtu_R_Min) + ((float32)
                               Rte_Prm_KeHSCR_K_Min_dist_KeHSCR_K_Min_dist()))))
    {
        /* Outputs for IfAction SubSystem: '<S2055>/Block2p2' incorporates:
         *  ActionPort: '<S2069>/Action Port'
         */
        /* Product: '<S2080>/Prod' */
        rtb_Subtraction_cc = rtu_x_max * rtu_x_max;

        /* If: '<S2069>/If' incorporates:
         *  Inport: '<S2076>/Y_min'
         *  Inport: '<S2077>/X_max'
         *  Product: '<S2078>/Prod'
         *  RelationalOperator: '<S2069>/Comparison'
         *  RelationalOperator: '<S2069>/Comparison1'
         *  Sum: '<S2069>/Sum1'
         *  Sum: '<S2069>/Sum2'
         */
        if (rtb_Subtraction_cc >= (rtb_Merge_cu - (rtu_Y_max * rtu_Y_max)))
        {
            /* Outputs for IfAction SubSystem: '<S2069>/Block2p2p1' incorporates:
             *  ActionPort: '<S2075>/Action Port'
             */
            /* Gain: '<S2082>/Gain' */
            *rty_X_Intersection = rtu_x_max;

            /* Gain: '<S2083>/Gain' */
            *rty_Y_Intersection = rtu_Y_max;

            /* End of Outputs for SubSystem: '<S2069>/Block2p2p1' */
        }
        else
        {
            /* Outputs for IfAction SubSystem: '<S2069>/Block2p2p2' incorporates:
             *  ActionPort: '<S2076>/Action Port'
             */
            /* Sum: '<S2069>/Sum2' incorporates:
             *  Sum: '<S2076>/Sum1'
             */
            rtb_Prod_hw_0 = rtb_Merge_cu - rtb_Prod_hw_0;

            /* End of Outputs for SubSystem: '<S2069>/Block2p2p2' */
            if (rtb_Subtraction_cc < rtb_Prod_hw_0)
            {
                /* Outputs for IfAction SubSystem: '<S2069>/Block2p2p2' incorporates:
                 *  ActionPort: '<S2076>/Action Port'
                 */
                /* Switch: '<S2084>/Switch' */
                if (rtb_Prod_hw_0 >= 0.0F)
                {
                    /* Switch: '<S2084>/Switch' incorporates:
                     *  Sqrt: '<S2084>/Sqrt'
                     */
                    rtb_Subtraction_cc = sqrtf(rtb_Prod_hw_0);
                }
                else
                {
                    /* Switch: '<S2084>/Switch' incorporates:
                     *  Constant: '<S2084>/Zero'
                     */
                    rtb_Subtraction_cc = 0.0F;
                }

                /* End of Switch: '<S2084>/Switch' */

                /* Gain: '<S2076>/Gain' */
                *rty_X_Intersection = -rtb_Subtraction_cc;
                *rty_Y_Intersection = rtu_Y_min;

                /* End of Outputs for SubSystem: '<S2069>/Block2p2p2' */
            }
            else
            {
                /* Outputs for IfAction SubSystem: '<S2069>/Block2p2p3' incorporates:
                 *  ActionPort: '<S2077>/Action Port'
                 */
                *rty_X_Intersection = rtu_x_max;

                /* Sum: '<S2077>/Sum1' incorporates:
                 *  Inport: '<S2077>/X_max'
                 */
                rtb_Subtraction_cc = rtb_Merge_cu - rtb_Subtraction_cc;

                /* Switch: '<S2085>/Switch' */
                if (rtb_Subtraction_cc >= 0.0F)
                {
                    /* Switch: '<S2085>/Switch' incorporates:
                     *  Sqrt: '<S2085>/Sqrt'
                     */
                    rtb_Subtraction_cc = sqrtf(rtb_Subtraction_cc);
                }
                else
                {
                    /* Switch: '<S2085>/Switch' incorporates:
                     *  Constant: '<S2085>/Zero'
                     */
                    rtb_Subtraction_cc = 0.0F;
                }

                /* End of Switch: '<S2085>/Switch' */

                /* Gain: '<S2077>/Gain' */
                *rty_Y_Intersection = -rtb_Subtraction_cc;

                /* End of Outputs for SubSystem: '<S2069>/Block2p2p3' */
            }
        }

        /* End of If: '<S2069>/If' */
        /* End of Outputs for SubSystem: '<S2055>/Block2p2' */
    }
    else if (rtu_R_Min >= (fabsf(rtu_x_max) + ((float32)
               Rte_Prm_KeHSCR_K_Min_dist_KeHSCR_K_Min_dist())))
    {
        /* Outputs for IfAction SubSystem: '<S2055>/Block2p3' incorporates:
         *  ActionPort: '<S2070>/Action Port'
         */
        /* Sum: '<S2088>/Subtraction' incorporates:
         *  Product: '<S2106>/Prod'
         */
        rtb_Subtraction_cc = rtb_Merge_cu - (rtu_x_max * rtu_x_max);

        /* If: '<S2088>/If' */
        if (rtb_Subtraction_cc >= 0.0F)
        {
            /* Outputs for IfAction SubSystem: '<S2088>/If Action Subsystem' incorporates:
             *  ActionPort: '<S2104>/Action Port'
             */
            VDDR_ac_IfActionSubsystem(rtb_Subtraction_cc, &rtb_Merge_cu,
                &rtb_Merge1_br);

            /* End of Outputs for SubSystem: '<S2088>/If Action Subsystem' */
        }
        else
        {
            /* Outputs for IfAction SubSystem: '<S2088>/If Action Subsystem1' incorporates:
             *  ActionPort: '<S2105>/Action Port'
             */
            VDDR_ac_IfActionSubsystem1(&rtb_Merge_cu, &rtb_Merge1_br);

            /* End of Outputs for SubSystem: '<S2088>/If Action Subsystem1' */
        }

        /* End of If: '<S2088>/If' */

        /* Outputs for Atomic SubSystem: '<S2070>/Inside_the_range' */
        VDDR_ac_Inside_the_range(rtb_Merge_cu, rtu_Y_min, rtu_Y_max,
            &localB->Inside_the_range);

        /* End of Outputs for SubSystem: '<S2070>/Inside_the_range' */

        /* If: '<S2070>/If' incorporates:
         *  Logic: '<S2070>/AND'
         */
        if ((localB->Inside_the_range.AND_b) && rtb_Merge1_br)
        {
            /* Outputs for IfAction SubSystem: '<S2070>/Block2p3p1' incorporates:
             *  ActionPort: '<S2086>/Action Port'
             */
            VDDR_ac_Block2p3p1(rtu_x_max, rtb_Merge_cu, rty_X_Intersection,
                               rty_Y_Intersection);

            /* End of Outputs for SubSystem: '<S2070>/Block2p3p1' */
        }
        else
        {
            /* Outputs for IfAction SubSystem: '<S2070>/Block2p3p2' incorporates:
             *  ActionPort: '<S2087>/Action Port'
             */
            /* Sum: '<S2094>/Subtraction' incorporates:
             *  Product: '<S2101>/Prod'
             *  Product: '<S2102>/Prod'
             */
            rtb_Subtraction_cc = (rtu_R_Min * rtu_R_Min) - (rtu_Y_min *
                rtu_Y_min);

            /* If: '<S2094>/If' */
            if (rtb_Subtraction_cc >= 0.0F)
            {
                /* Outputs for IfAction SubSystem: '<S2094>/If Action Subsystem' incorporates:
                 *  ActionPort: '<S2099>/Action Port'
                 */
                VDDR_ac_IfActionSubsystem(rtb_Subtraction_cc, &rtb_Merge_cu,
                    &rtb_Merge1_br);

                /* End of Outputs for SubSystem: '<S2094>/If Action Subsystem' */
            }
            else
            {
                /* Outputs for IfAction SubSystem: '<S2094>/If Action Subsystem1' incorporates:
                 *  ActionPort: '<S2100>/Action Port'
                 */
                VDDR_ac_IfActionSubsystem1(&rtb_Merge_cu, &rtb_Merge1_br);

                /* End of Outputs for SubSystem: '<S2094>/If Action Subsystem1' */
            }

            /* End of If: '<S2094>/If' */

            /* If: '<S2087>/If' */
            if (rtb_Merge1_br)
            {
                /* Outputs for IfAction SubSystem: '<S2087>/Block2p3p2p1' incorporates:
                 *  ActionPort: '<S2092>/Action Port'
                 */
                VDDR_ac_Block2p3p2p1(rtb_Merge_cu, rtu_Y_min, rtu_x_min,
                                     rtu_x_max, rty_X_Intersection,
                                     rty_Y_Intersection);

                /* End of Outputs for SubSystem: '<S2087>/Block2p3p2p1' */
            }
            else
            {
                /* Outputs for IfAction SubSystem: '<S2087>/Block2p3p2p2' incorporates:
                 *  ActionPort: '<S2093>/Action Port'
                 */
                VDDR_ac_Block2p3p1(rtu_x_max, rtu_Y_max, rty_X_Intersection,
                                   rty_Y_Intersection);

                /* End of Outputs for SubSystem: '<S2087>/Block2p3p2p2' */
            }

            /* End of If: '<S2087>/If' */
            /* End of Outputs for SubSystem: '<S2070>/Block2p3p2' */
        }

        /* End of If: '<S2070>/If' */
        /* End of Outputs for SubSystem: '<S2055>/Block2p3' */
    }
    else
    {
        /* Outputs for IfAction SubSystem: '<S2055>/Block2p4' incorporates:
         *  ActionPort: '<S2071>/Action Port'
         */
        VDDR_ac_Block2p4(rtu_x_max, rtu_Y_min, rtu_Y_max, rty_X_Intersection,
                         rty_Y_Intersection);

        /* End of Outputs for SubSystem: '<S2055>/Block2p4' */
    }

    /* End of If: '<S2055>/If' */
}

#endif

/*
 * Output and update for action system:
 *    '<S2125>/If Action Subsystem'
 *    '<S2154>/If Action Subsystem'
 *    '<S2214>/If Action Subsystem'
 *    '<S2251>/If Action Subsystem'
 *    '<S1804>/If Action Subsystem'
 *    '<S1833>/If Action Subsystem'
 *    '<S1893>/If Action Subsystem'
 *    '<S1930>/If Action Subsystem'
 *    '<S2769>/If Action Subsystem'
 *    '<S2798>/If Action Subsystem'
 *    ...
 */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_IfActionSubsystem_i(VAR(float32,
    AUTOMATIC) rtu_In1, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_OutputParameter, P2VAR(boolean, AUTOMATIC, VDDR_VAR_INIT)
    rty_OutputParameter1)
{
    /* Switch: '<S2146>/Switch' incorporates:
     *  Constant: '<S2146>/Zero'
     *  Sqrt: '<S2146>/Sqrt'
     */
    if (rtu_In1 >= 0.0F)
    {
        *rty_OutputParameter = sqrtf(rtu_In1);
    }
    else
    {
        *rty_OutputParameter = 0.0F;
    }

    /* End of Switch: '<S2146>/Switch' */

    /* SignalConversion generated from: '<S2142>/Output Parameter1' incorporates:
     *  Constant: '<S2142>/Constant Value1'
     */
    *rty_OutputParameter1 = true;
}

#endif

/*
 * Output and update for action system:
 *    '<S2048>/Block3'
 *    '<S1727>/Block3'
 *    '<S2692>/Block3'
 *    '<S2371>/Block3'
 *    '<S6269>/Block3'
 *    '<S5948>/Block3'
 *    '<S6913>/Block3'
 *    '<S6592>/Block3'
 */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Block3(VAR(float32, AUTOMATIC)
    rtu_x_min, VAR(float32, AUTOMATIC) rtu_x_max, VAR(float32, AUTOMATIC)
    rtu_Y_min, VAR(float32, AUTOMATIC) rtu_Y_max, VAR(float32, AUTOMATIC)
    rtu_R_min, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_X_Intersection,
    P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_Y_Intersection, P2VAR
    (B_Block3_VDDR_ac_T, AUTOMATIC, VDDR_VAR_INIT) localB)
{
    float32 rtb_Merge_kv;
    float32 rtb_Subtraction_o;
    float32 tmp;
    float32 tmp_0;
    boolean rtb_Merge1_pk;

    /* Outputs for IfAction SubSystem: '<S2056>/Block3p2' incorporates:
     *  ActionPort: '<S2115>/Action Port'
     */
    /* Outputs for IfAction SubSystem: '<S2115>/Block3p2p2' incorporates:
     *  ActionPort: '<S2124>/Action Port'
     */
    /* If: '<S2115>/If' incorporates:
     *  If: '<S2056>/If1'
     *  Product: '<S2119>/Prod'
     *  Product: '<S2120>/Prod'
     *  Product: '<S2139>/Prod'
     *  Product: '<S2140>/Prod'
     *  Product: '<S2145>/Prod'
     */
    tmp = rtu_R_min * rtu_R_min;
    tmp_0 = rtu_Y_max * rtu_Y_max;

    /* End of Outputs for SubSystem: '<S2115>/Block3p2p2' */
    /* End of Outputs for SubSystem: '<S2056>/Block3p2' */

    /* If: '<S2056>/If1' incorporates:
     *  Abs: '<S2056>/Abs'
     *  Constant: '<S2117>/Calib'
     *  Product: '<S2118>/Prod'
     *  Product: '<S2119>/Prod'
     *  Product: '<S2120>/Prod'
     *  RelationalOperator: '<S2056>/Greater Than or Equal '
     *  RelationalOperator: '<S2056>/Greater Than or Equal 1'
     *  Sum: '<S2056>/Summation'
     *  Sum: '<S2056>/Summation1'
     */
    if (((rtu_x_min * rtu_x_min) + tmp_0) < tmp)
    {
        /* Outputs for IfAction SubSystem: '<S2056>/Block3p1' incorporates:
         *  ActionPort: '<S2114>/Action Port'
         */
        VDDR_ac_Block2p1(rtu_x_min, rtu_Y_max, rty_X_Intersection,
                         rty_Y_Intersection);

        /* End of Outputs for SubSystem: '<S2056>/Block3p1' */
    }
    else if (rtu_R_min >= (fabsf(rtu_x_max) + ((float32)
               Rte_Prm_KeHSCR_K_Min_dist_KeHSCR_K_Min_dist())))
    {
        /* Outputs for IfAction SubSystem: '<S2056>/Block3p2' incorporates:
         *  ActionPort: '<S2115>/Action Port'
         */
        /* Sum: '<S2125>/Subtraction' incorporates:
         *  Product: '<S2144>/Prod'
         */
        rtb_Subtraction_o = tmp - (rtu_x_max * rtu_x_max);

        /* If: '<S2125>/If' */
        if (rtb_Subtraction_o >= 0.0F)
        {
            /* Outputs for IfAction SubSystem: '<S2125>/If Action Subsystem' incorporates:
             *  ActionPort: '<S2142>/Action Port'
             */
            VDDR_ac_IfActionSubsystem_i(rtb_Subtraction_o, &rtb_Merge_kv,
                &rtb_Merge1_pk);

            /* End of Outputs for SubSystem: '<S2125>/If Action Subsystem' */
        }
        else
        {
            /* Outputs for IfAction SubSystem: '<S2125>/If Action Subsystem1' incorporates:
             *  ActionPort: '<S2143>/Action Port'
             */
            VDDR_ac_IfActionSubsystem1(&rtb_Merge_kv, &rtb_Merge1_pk);

            /* End of Outputs for SubSystem: '<S2125>/If Action Subsystem1' */
        }

        /* End of If: '<S2125>/If' */

        /* Outputs for Atomic SubSystem: '<S2115>/Inside_the_range' */
        VDDR_ac_Inside_the_range(rtb_Merge_kv, rtu_Y_min, rtu_Y_max,
            &localB->Inside_the_range);

        /* End of Outputs for SubSystem: '<S2115>/Inside_the_range' */

        /* If: '<S2115>/If' incorporates:
         *  Logic: '<S2115>/AND'
         */
        if ((localB->Inside_the_range.AND_b) && rtb_Merge1_pk)
        {
            /* Outputs for IfAction SubSystem: '<S2115>/Block3p2p1' incorporates:
             *  ActionPort: '<S2123>/Action Port'
             */
            VDDR_ac_Block2p3p1(rtu_x_max, rtb_Merge_kv, rty_X_Intersection,
                               rty_Y_Intersection);

            /* End of Outputs for SubSystem: '<S2115>/Block3p2p1' */
        }
        else
        {
            /* Outputs for IfAction SubSystem: '<S2115>/Block3p2p2' incorporates:
             *  ActionPort: '<S2124>/Action Port'
             */
            /* Sum: '<S2131>/Subtraction' */
            rtb_Subtraction_o = tmp - tmp_0;

            /* If: '<S2131>/If' */
            if (rtb_Subtraction_o >= 0.0F)
            {
                /* Outputs for IfAction SubSystem: '<S2131>/If Action Subsystem' incorporates:
                 *  ActionPort: '<S2137>/Action Port'
                 */
                VDDR_ac_IfActionSubsystem(rtb_Subtraction_o, &rtb_Merge_kv,
                    &rtb_Merge1_pk);

                /* End of Outputs for SubSystem: '<S2131>/If Action Subsystem' */
            }
            else
            {
                /* Outputs for IfAction SubSystem: '<S2131>/If Action Subsystem1' incorporates:
                 *  ActionPort: '<S2138>/Action Port'
                 */
                VDDR_ac_IfActionSubsystem1(&rtb_Merge_kv, &rtb_Merge1_pk);

                /* End of Outputs for SubSystem: '<S2131>/If Action Subsystem1' */
            }

            /* End of If: '<S2131>/If' */

            /* Outputs for Atomic SubSystem: '<S2124>/Inside_the_range' */
            VDDR_ac_Inside_the_range(rtb_Merge_kv, rtu_x_min, rtu_x_max,
                &localB->Inside_the_range_p);

            /* End of Outputs for SubSystem: '<S2124>/Inside_the_range' */

            /* If: '<S2124>/If' incorporates:
             *  Logic: '<S2124>/AND'
             */
            if ((localB->Inside_the_range_p.AND_b) && rtb_Merge1_pk)
            {
                /* Outputs for IfAction SubSystem: '<S2124>/Block3p2p2p1' incorporates:
                 *  ActionPort: '<S2129>/Action Port'
                 */
                VDDR_ac_Block2p3p2p1(rtb_Merge_kv, rtu_Y_max, rtu_x_min,
                                     rtu_x_max, rty_X_Intersection,
                                     rty_Y_Intersection);

                /* End of Outputs for SubSystem: '<S2124>/Block3p2p2p1' */
            }
            else
            {
                /* Outputs for IfAction SubSystem: '<S2124>/Block3p2p2p2' incorporates:
                 *  ActionPort: '<S2130>/Action Port'
                 */
                VDDR_ac_Block2p3p1(rtu_x_max, rtu_Y_min, rty_X_Intersection,
                                   rty_Y_Intersection);

                /* End of Outputs for SubSystem: '<S2124>/Block3p2p2p2' */
            }

            /* End of If: '<S2124>/If' */
            /* End of Outputs for SubSystem: '<S2115>/Block3p2p2' */
        }

        /* End of Outputs for SubSystem: '<S2056>/Block3p2' */
    }
    else
    {
        /* Outputs for IfAction SubSystem: '<S2056>/Block3p3' incorporates:
         *  ActionPort: '<S2116>/Action Port'
         */
        VDDR_ac_Block2p4(rtu_x_max, rtu_Y_min, rtu_Y_max, rty_X_Intersection,
                         rty_Y_Intersection);

        /* End of Outputs for SubSystem: '<S2056>/Block3p3' */
    }
}

#endif

/*
 * Output and update for action system:
 *    '<S2153>/Block4p1p3p1'
 *    '<S2213>/Block5p1p3p1'
 *    '<S1832>/Block4p1p3p1'
 *    '<S1892>/Block5p1p3p1'
 *    '<S2797>/Block4p1p3p1'
 *    '<S2857>/Block5p1p3p1'
 *    '<S2476>/Block4p1p3p1'
 *    '<S2536>/Block5p1p3p1'
 *    '<S6374>/Block4p1p3p1'
 *    '<S6434>/Block5p1p3p1'
 *    ...
 */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Block4p1p3p1(VAR(float32, AUTOMATIC)
    rtu_X, VAR(float32, AUTOMATIC) rtu_y, VAR(float32, AUTOMATIC) rtu_y_min, VAR
    (float32, AUTOMATIC) rtu_y_max, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_X_Intersection, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_y_Intersection)
{
    float32 rtb_Switch1_n3;

    /* Gain: '<S2193>/Gain' */
    *rty_X_Intersection = rtu_X;

    /* Outputs for Atomic SubSystem: '<S2189>/Limiter1' */
    /* Switch: '<S2192>/Switch1' incorporates:
     *  RelationalOperator: '<S2192>/Relational Operator'
     */
    if (rtu_y_max < rtu_y)
    {
        /* Switch: '<S2192>/Switch1' */
        rtb_Switch1_n3 = rtu_y_max;
    }
    else
    {
        /* Switch: '<S2192>/Switch1' */
        rtb_Switch1_n3 = rtu_y;
    }

    /* End of Switch: '<S2192>/Switch1' */

    /* Switch: '<S2192>/Switch' incorporates:
     *  RelationalOperator: '<S2192>/Relational Operator1'
     */
    if (rtb_Switch1_n3 > rtu_y_min)
    {
        /* Gain: '<S2194>/Gain' */
        *rty_y_Intersection = rtb_Switch1_n3;
    }
    else
    {
        /* Gain: '<S2194>/Gain' */
        *rty_y_Intersection = rtu_y_min;
    }

    /* End of Switch: '<S2192>/Switch' */
    /* End of Outputs for SubSystem: '<S2189>/Limiter1' */
}

#endif

/*
 * Output and update for action system:
 *    '<S2057>/Block4p2'
 *    '<S2058>/Block5p2'
 *    '<S1736>/Block4p2'
 *    '<S1737>/Block5p2'
 *    '<S2701>/Block4p2'
 *    '<S2702>/Block5p2'
 *    '<S2380>/Block4p2'
 *    '<S2381>/Block5p2'
 *    '<S6278>/Block4p2'
 *    '<S6279>/Block5p2'
 *    ...
 */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Block4p2(VAR(float32, AUTOMATIC)
    rtu_Y_max, VAR(float32, AUTOMATIC) rtu_x_min, VAR(float32, AUTOMATIC)
    rtu_x_max, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_X_Intersection,
    P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_Y_Intersection)
{
    float32 rtb_Switch1_pns;

    /* Outputs for Atomic SubSystem: '<S2149>/Limiter1' */
    /* Switch: '<S2207>/Switch1' incorporates:
     *  Constant: '<S2149>/Constant Value'
     *  RelationalOperator: '<S2207>/Relational Operator'
     */
    if (rtu_x_max < 0.0F)
    {
        /* Switch: '<S2207>/Switch1' */
        rtb_Switch1_pns = rtu_x_max;
    }
    else
    {
        /* Switch: '<S2207>/Switch1' */
        rtb_Switch1_pns = 0.0F;
    }

    /* End of Switch: '<S2207>/Switch1' */

    /* Switch: '<S2207>/Switch' incorporates:
     *  RelationalOperator: '<S2207>/Relational Operator1'
     */
    if (rtb_Switch1_pns > rtu_x_min)
    {
        *rty_X_Intersection = rtb_Switch1_pns;
    }
    else
    {
        *rty_X_Intersection = rtu_x_min;
    }

    /* End of Switch: '<S2207>/Switch' */
    /* End of Outputs for SubSystem: '<S2149>/Limiter1' */

    /* Inport: '<S2149>/Y_max' */
    *rty_Y_Intersection = rtu_Y_max;
}

#endif

/*
 * Output and update for action system:
 *    '<S2048>/Block4'
 *    '<S1727>/Block4'
 *    '<S2692>/Block4'
 *    '<S2371>/Block4'
 *    '<S6269>/Block4'
 *    '<S5948>/Block4'
 *    '<S6913>/Block4'
 *    '<S6592>/Block4'
 */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Block4(VAR(float32, AUTOMATIC)
    rtu_x_min, VAR(float32, AUTOMATIC) rtu_x_max, VAR(float32, AUTOMATIC)
    rtu_Y_min, VAR(float32, AUTOMATIC) rtu_Y_max, VAR(float32, AUTOMATIC)
    rtu_R_min, VAR(float32, AUTOMATIC) rtu_R_max, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_X_Intersection, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_Y_Intersection, P2VAR(B_Block4_VDDR_ac_T, AUTOMATIC, VDDR_VAR_INIT)
    localB)
{
    float32 rtb_Gain_ht;
    float32 rtb_Merge_eh;
    float32 rtb_Prod_hj;
    float32 rtb_Product_dp_tmp;
    float32 rtb_Product_hy;
    float32 rtb_Subtraction_jd_tmp;
    float32 rtb_Subtraction_o;
    float32 rtb_Sum3_c;
    boolean rtb_Comparison7_ct;
    boolean rtb_Comparison9_kf;
    boolean rtb_Merge1_kj;

    /* If: '<S2057>/If' incorporates:
     *  Abs: '<S2057>/Abs'
     *  Constant: '<S2150>/Calib'
     *  RelationalOperator: '<S2057>/Greater Than or Equal '
     *  Sum: '<S2057>/Summation'
     */
    if (rtu_R_max >= (fabsf(rtu_Y_max) + ((float32)
            Rte_Prm_KeHSCR_K_Min_dist_KeHSCR_K_Min_dist())))
    {
        /* Outputs for IfAction SubSystem: '<S2057>/Block4p1' incorporates:
         *  ActionPort: '<S2148>/Action Port'
         */
        /* Outputs for IfAction SubSystem: '<S2148>/Block4p1p3' incorporates:
         *  ActionPort: '<S2153>/Action Port'
         */
        /* If: '<S2148>/If' incorporates:
         *  Product: '<S2182>/Prod'
         *  Product: '<S2200>/Prod'
         *  Product: '<S2204>/Prod'
         *  Product: '<S2205>/Prod'
         */
        rtb_Subtraction_jd_tmp = rtu_R_max * rtu_R_max;

        /* End of Outputs for SubSystem: '<S2148>/Block4p1p3' */

        /* Outputs for IfAction SubSystem: '<S2148>/Block4p1p1' incorporates:
         *  ActionPort: '<S2151>/Action Port'
         */
        rtb_Sum3_c = rtu_Y_max * rtu_Y_max;

        /* End of Outputs for SubSystem: '<S2148>/Block4p1p1' */

        /* Sum: '<S2154>/Subtraction' incorporates:
         *  Product: '<S2204>/Prod'
         *  Product: '<S2205>/Prod'
         */
        rtb_Subtraction_o = rtb_Subtraction_jd_tmp - rtb_Sum3_c;

        /* If: '<S2154>/If' */
        if (rtb_Subtraction_o >= 0.0F)
        {
            /* Outputs for IfAction SubSystem: '<S2154>/If Action Subsystem' incorporates:
             *  ActionPort: '<S2202>/Action Port'
             */
            VDDR_ac_IfActionSubsystem_i(rtb_Subtraction_o, &rtb_Merge_eh,
                &rtb_Merge1_kj);

            /* End of Outputs for SubSystem: '<S2154>/If Action Subsystem' */
        }
        else
        {
            /* Outputs for IfAction SubSystem: '<S2154>/If Action Subsystem1' incorporates:
             *  ActionPort: '<S2203>/Action Port'
             */
            VDDR_ac_IfActionSubsystem1(&rtb_Merge_eh, &rtb_Merge1_kj);

            /* End of Outputs for SubSystem: '<S2154>/If Action Subsystem1' */
        }

        /* End of If: '<S2154>/If' */

        /* Outputs for Atomic SubSystem: '<S2148>/InsideTheRange' */
        VDDR_ac_Inside_the_range(rtb_Merge_eh, rtu_x_min, rtu_x_max,
            &localB->InsideTheRange);

        /* End of Outputs for SubSystem: '<S2148>/InsideTheRange' */

        /* If: '<S2148>/If' incorporates:
         *  Constant: '<S2148>/Constant Value'
         *  Constant: '<S2156>/Calib'
         *  Gain: '<S2148>/Gain'
         *  Logic: '<S2148>/AND'
         *  Logic: '<S2148>/AND1'
         *  RelationalOperator: '<S2148>/Greater Than or Equal '
         *  RelationalOperator: '<S2148>/Greater Than or Equal 1'
         *  Sum: '<S2148>/Summation'
         */
        if ((rtu_R_min > 0.0F) && (rtu_Y_min > ((-rtu_R_min) + ((float32)
                Rte_Prm_KeHSCR_K_Min_dist_KeHSCR_K_Min_dist()))))
        {
            /* Outputs for IfAction SubSystem: '<S2148>/Block4p1p1' incorporates:
             *  ActionPort: '<S2151>/Action Port'
             */
            /* Outputs for IfAction SubSystem: '<S2151>/Block4p1p1p3' incorporates:
             *  ActionPort: '<S2159>/Action Port'
             */
            /* If: '<S2151>/If' incorporates:
             *  Product: '<S2173>/Prod'
             *  Product: '<S2175>/Prod'
             *  Product: '<S2184>/Prod'
             *  Product: '<S2185>/Prod'
             */
            rtb_Subtraction_jd_tmp = rtu_x_max * rtu_x_max;
            rtb_Subtraction_o = rtu_R_min * rtu_R_min;

            /* End of Outputs for SubSystem: '<S2151>/Block4p1p1p3' */

            /* Product: '<S2186>/Prod' incorporates:
             *  Product: '<S2183>/Prod'
             *  Product: '<S2184>/Prod'
             *  Sum: '<S2163>/Sum1'
             */
            rtb_Prod_hj = rtb_Subtraction_o - (rtu_Y_min * rtu_Y_min);

            /* RelationalOperator: '<S2163>/Comparison1' incorporates:
             *  Product: '<S2185>/Prod'
             */
            rtb_Merge1_kj = (rtb_Subtraction_jd_tmp < rtb_Prod_hj);

            /* Outputs for IfAction SubSystem: '<S2151>/Block4p1p1p2' incorporates:
             *  ActionPort: '<S2158>/Action Port'
             */
            /* If: '<S2151>/If' incorporates:
             *  Abs: '<S2158>/Abs'
             *  Abs: '<S2163>/Abs'
             */
            rtb_Product_dp_tmp = fabsf(rtu_x_min);

            /* End of Outputs for SubSystem: '<S2151>/Block4p1p1p2' */

            /* Product: '<S2163>/Product' incorporates:
             *  Abs: '<S2163>/Abs'
             */
            rtb_Product_hy = rtb_Product_dp_tmp * rtu_x_min;

            /* Gain: '<S2163>/Gain' */
            rtb_Gain_ht = -rtb_Prod_hj;

            /* RelationalOperator: '<S2163>/Comparison7' incorporates:
             *  Product: '<S2185>/Prod'
             */
            rtb_Comparison7_ct = (rtb_Subtraction_jd_tmp < rtb_Prod_hj);

            /* RelationalOperator: '<S2163>/Comparison9' incorporates:
             *  Product: '<S2185>/Prod'
             */
            rtb_Comparison9_kf = (rtb_Prod_hj <= rtb_Subtraction_jd_tmp);

            /* Sum: '<S2163>/Sum3' incorporates:
             *  Product: '<S2184>/Prod'
             */
            rtb_Sum3_c = rtb_Subtraction_o - rtb_Sum3_c;

            /* Product: '<S2186>/Prod' */
            rtb_Prod_hj = rtb_Merge_eh * rtb_Merge_eh;

            /* If: '<S2151>/If' incorporates:
             *  Logic: '<S2163>/Logical'
             *  Logic: '<S2163>/Logical10'
             *  Logic: '<S2163>/Logical11'
             *  Logic: '<S2163>/Logical12'
             *  Logic: '<S2163>/Logical7'
             *  Logic: '<S2163>/Logical8'
             *  Product: '<S2185>/Prod'
             *  RelationalOperator: '<S2163>/Comparison'
             *  RelationalOperator: '<S2163>/Comparison12'
             *  RelationalOperator: '<S2163>/Comparison13'
             *  RelationalOperator: '<S2163>/Comparison14'
             *  RelationalOperator: '<S2163>/Comparison15'
             *  RelationalOperator: '<S2163>/Comparison16'
             *  RelationalOperator: '<S2163>/Comparison17'
             *  RelationalOperator: '<S2163>/Comparison6'
             *  RelationalOperator: '<S2163>/Comparison8'
             */
            if (rtb_Merge1_kj && (rtb_Product_hy <= rtb_Gain_ht))
            {
                /* Outputs for IfAction SubSystem: '<S2151>/Block4p1p1p1' incorporates:
                 *  ActionPort: '<S2157>/Action Port'
                 */
                /* Gain: '<S2164>/Gain' incorporates:
                 *  Abs: '<S2157>/Abs'
                 *  Gain: '<S2157>/Gain'
                 *  Sqrt: '<S2166>/Sqrt'
                 *  Switch: '<S2166>/Switch'
                 */
                *rty_X_Intersection = -sqrtf(fabsf(rtb_Gain_ht));

                /* Gain: '<S2165>/Gain' */
                *rty_Y_Intersection = rtu_Y_min;

                /* End of Outputs for SubSystem: '<S2151>/Block4p1p1p1' */
            }
            else if (rtb_Comparison7_ct && (rtb_Gain_ht < rtb_Product_hy))
            {
                /* Outputs for IfAction SubSystem: '<S2151>/Block4p1p1p2' incorporates:
                 *  ActionPort: '<S2158>/Action Port'
                 */
                /* If: '<S2158>/If' incorporates:
                 *  RelationalOperator: '<S2158>/Comparison'
                 */
                if (rtb_Product_dp_tmp <= rtu_x_max)
                {
                    /* Outputs for IfAction SubSystem: '<S2158>/Block4p1p1p2p1' incorporates:
                     *  ActionPort: '<S2167>/Action Port'
                     */
                    VDDR_ac_TkFrstPtMin(rtu_x_max, rty_X_Intersection);

                    /* End of Outputs for SubSystem: '<S2158>/Block4p1p1p2p1' */
                }
                else
                {
                    /* Outputs for IfAction SubSystem: '<S2158>/Block4p1p1p2p2' incorporates:
                     *  ActionPort: '<S2168>/Action Port'
                     */
                    VDDR_ac_TkFrstPtMin(rtu_x_min, rty_X_Intersection);

                    /* End of Outputs for SubSystem: '<S2158>/Block4p1p1p2p2' */
                }

                /* End of If: '<S2158>/If' */

                /* Gain: '<S2169>/Gain' */
                *rty_Y_Intersection = rtu_Y_min;

                /* End of Outputs for SubSystem: '<S2151>/Block4p1p1p2' */
            }
            else if (rtb_Comparison9_kf && (rtb_Subtraction_jd_tmp <= rtb_Sum3_c))
            {
                /* Outputs for IfAction SubSystem: '<S2151>/Block4p1p1p3' incorporates:
                 *  ActionPort: '<S2159>/Action Port'
                 */
                /* Sum: '<S2159>/Sum1' */
                rtb_Merge_eh = rtb_Subtraction_o - rtb_Subtraction_jd_tmp;

                /* Switch: '<S2174>/Switch' */
                if (rtb_Merge_eh >= 0.0F)
                {
                    /* Switch: '<S2174>/Switch' incorporates:
                     *  Sqrt: '<S2174>/Sqrt'
                     */
                    rtb_Merge_eh = sqrtf(rtb_Merge_eh);
                }
                else
                {
                    /* Switch: '<S2174>/Switch' incorporates:
                     *  Constant: '<S2174>/Zero'
                     */
                    rtb_Merge_eh = 0.0F;
                }

                /* End of Switch: '<S2174>/Switch' */

                /* Gain: '<S2159>/Gain' */
                *rty_Y_Intersection = -rtb_Merge_eh;

                /* Gain: '<S2172>/Gain' */
                *rty_X_Intersection = rtu_x_max;

                /* End of Outputs for SubSystem: '<S2151>/Block4p1p1p3' */
            }
            else if ((rtb_Sum3_c < rtb_Subtraction_jd_tmp) &&
                     (rtb_Subtraction_jd_tmp <= rtb_Prod_hj))
            {
                /* Outputs for IfAction SubSystem: '<S2151>/Block4p1p1p4' incorporates:
                 *  ActionPort: '<S2160>/Action Port'
                 */
                VDDR_ac_Block2p3p1(rtu_x_max, rtu_Y_max, rty_X_Intersection,
                                   rty_Y_Intersection);

                /* End of Outputs for SubSystem: '<S2151>/Block4p1p1p4' */
            }
            else if ((rtb_Prod_hj < rtb_Subtraction_jd_tmp) && (rtb_Product_hy <=
                      rtb_Prod_hj))
            {
                /* Outputs for IfAction SubSystem: '<S2151>/Block4p1p1p5' incorporates:
                 *  ActionPort: '<S2161>/Action Port'
                 */
                VDDR_ac_Block2p3p1(rtb_Merge_eh, rtu_Y_max, rty_X_Intersection,
                                   rty_Y_Intersection);

                /* End of Outputs for SubSystem: '<S2151>/Block4p1p1p5' */
            }
            else
            {
                if ((rtb_Prod_hj < rtb_Subtraction_jd_tmp) && (rtb_Prod_hj <
                        rtb_Product_hy))
                {
                    /* Outputs for IfAction SubSystem: '<S2151>/Block4p1p1p6' incorporates:
                     *  ActionPort: '<S2162>/Action Port'
                     */
                    VDDR_ac_Block2p3p1(rtu_x_min, rtu_Y_max, rty_X_Intersection,
                                       rty_Y_Intersection);

                    /* End of Outputs for SubSystem: '<S2151>/Block4p1p1p6' */
                }
            }

            /* End of Outputs for SubSystem: '<S2148>/Block4p1p1' */
        }
        else if ((localB->InsideTheRange.AND_b) && rtb_Merge1_kj)
        {
            /* Outputs for IfAction SubSystem: '<S2148>/Block4p1p2' incorporates:
             *  ActionPort: '<S2152>/Action Port'
             */
            VDDR_ac_Block2p3p1(rtb_Merge_eh, rtu_Y_max, rty_X_Intersection,
                               rty_Y_Intersection);

            /* End of Outputs for SubSystem: '<S2148>/Block4p1p2' */
        }
        else
        {
            /* Outputs for IfAction SubSystem: '<S2148>/Block4p1p3' incorporates:
             *  ActionPort: '<S2153>/Action Port'
             */
            /* Sum: '<S2191>/Subtraction' incorporates:
             *  Product: '<S2199>/Prod'
             */
            rtb_Merge_eh = rtb_Subtraction_jd_tmp - (rtu_x_max * rtu_x_max);

            /* If: '<S2191>/If' */
            if (rtb_Merge_eh >= 0.0F)
            {
                /* Outputs for IfAction SubSystem: '<S2191>/If Action Subsystem' incorporates:
                 *  ActionPort: '<S2197>/Action Port'
                 */
                VDDR_ac_IfActionSubsystem(rtb_Merge_eh, &rtb_Subtraction_o,
                    &rtb_Merge1_kj);

                /* End of Outputs for SubSystem: '<S2191>/If Action Subsystem' */
            }
            else
            {
                /* Outputs for IfAction SubSystem: '<S2191>/If Action Subsystem1' incorporates:
                 *  ActionPort: '<S2198>/Action Port'
                 */
                VDDR_ac_IfActionSubsystem1(&rtb_Subtraction_o, &rtb_Merge1_kj);

                /* End of Outputs for SubSystem: '<S2191>/If Action Subsystem1' */
            }

            /* End of If: '<S2191>/If' */

            /* If: '<S2153>/If' */
            if (rtb_Merge1_kj)
            {
                /* Outputs for IfAction SubSystem: '<S2153>/Block4p1p3p1' incorporates:
                 *  ActionPort: '<S2189>/Action Port'
                 */
                VDDR_ac_Block4p1p3p1(rtu_x_max, rtb_Subtraction_o, rtu_Y_min,
                                     rtu_Y_max, rty_X_Intersection,
                                     rty_Y_Intersection);

                /* End of Outputs for SubSystem: '<S2153>/Block4p1p3p1' */
            }
            else
            {
                /* Outputs for IfAction SubSystem: '<S2153>/Block4p1p3p2' incorporates:
                 *  ActionPort: '<S2190>/Action Port'
                 */
                /* Gain: '<S2195>/Gain' */
                *rty_X_Intersection = rtu_x_min;

                /* Gain: '<S2196>/Gain' */
                *rty_Y_Intersection = rtu_Y_max;

                /* End of Outputs for SubSystem: '<S2153>/Block4p1p3p2' */
            }

            /* End of If: '<S2153>/If' */
            /* End of Outputs for SubSystem: '<S2148>/Block4p1p3' */
        }

        /* End of Outputs for SubSystem: '<S2057>/Block4p1' */
    }
    else
    {
        /* Outputs for IfAction SubSystem: '<S2057>/Block4p2' incorporates:
         *  ActionPort: '<S2149>/Action Port'
         */
        VDDR_ac_Block4p2(rtu_Y_max, rtu_x_min, rtu_x_max, rty_X_Intersection,
                         rty_Y_Intersection);

        /* End of Outputs for SubSystem: '<S2057>/Block4p2' */
    }

    /* End of If: '<S2057>/If' */
}

#endif

/*
 * Output and update for action system:
 *    '<S2048>/Block5'
 *    '<S1727>/Block5'
 *    '<S2692>/Block5'
 *    '<S2371>/Block5'
 *    '<S6269>/Block5'
 *    '<S5948>/Block5'
 *    '<S6913>/Block5'
 *    '<S6592>/Block5'
 */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Block5(VAR(float32, AUTOMATIC)
    rtu_x_min, VAR(float32, AUTOMATIC) rtu_x_max, VAR(float32, AUTOMATIC)
    rtu_Y_min, VAR(float32, AUTOMATIC) rtu_Y_max, VAR(float32, AUTOMATIC)
    rtu_R_min, VAR(float32, AUTOMATIC) rtu_R_max, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_X_Intersection, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_Y_Intersection, P2VAR(B_Block5_VDDR_ac_T, AUTOMATIC, VDDR_VAR_INIT)
    localB)
{
    float32 rtb_Gain_mf;
    float32 rtb_Merge_mb;
    float32 rtb_Prod_ku;
    float32 rtb_Product_db;
    float32 rtb_Product_dj_tmp;
    float32 rtb_Subtraction_dh;
    float32 rtb_Subtraction_em_tmp;
    float32 rtb_Sum3_f;
    boolean rtb_Comparison7_e;
    boolean rtb_Comparison9_i;
    boolean rtb_Merge1_l5;

    /* If: '<S2058>/If' incorporates:
     *  Abs: '<S2058>/Abs'
     *  Constant: '<S2210>/Calib'
     *  RelationalOperator: '<S2058>/Greater Than or Equal '
     *  Sum: '<S2058>/Summation'
     */
    if (rtu_R_max >= (fabsf(rtu_Y_min) + ((float32)
            Rte_Prm_KeHSCR_K_Min_dist_KeHSCR_K_Min_dist())))
    {
        /* Outputs for IfAction SubSystem: '<S2058>/Block5p1' incorporates:
         *  ActionPort: '<S2208>/Action Port'
         */
        /* Outputs for IfAction SubSystem: '<S2208>/Block5p1p3' incorporates:
         *  ActionPort: '<S2213>/Action Port'
         */
        /* If: '<S2208>/If' incorporates:
         *  Product: '<S2242>/Prod'
         *  Product: '<S2260>/Prod'
         *  Product: '<S2264>/Prod'
         *  Product: '<S2265>/Prod'
         */
        rtb_Subtraction_em_tmp = rtu_R_max * rtu_R_max;

        /* End of Outputs for SubSystem: '<S2208>/Block5p1p3' */

        /* Outputs for IfAction SubSystem: '<S2208>/Block5p1p1' incorporates:
         *  ActionPort: '<S2211>/Action Port'
         */
        rtb_Sum3_f = rtu_Y_min * rtu_Y_min;

        /* End of Outputs for SubSystem: '<S2208>/Block5p1p1' */

        /* Sum: '<S2214>/Subtraction' incorporates:
         *  Product: '<S2264>/Prod'
         *  Product: '<S2265>/Prod'
         */
        rtb_Subtraction_dh = rtb_Subtraction_em_tmp - rtb_Sum3_f;

        /* If: '<S2214>/If' */
        if (rtb_Subtraction_dh >= 0.0F)
        {
            /* Outputs for IfAction SubSystem: '<S2214>/If Action Subsystem' incorporates:
             *  ActionPort: '<S2262>/Action Port'
             */
            VDDR_ac_IfActionSubsystem_i(rtb_Subtraction_dh, &rtb_Merge_mb,
                &rtb_Merge1_l5);

            /* End of Outputs for SubSystem: '<S2214>/If Action Subsystem' */
        }
        else
        {
            /* Outputs for IfAction SubSystem: '<S2214>/If Action Subsystem1' incorporates:
             *  ActionPort: '<S2263>/Action Port'
             */
            VDDR_ac_IfActionSubsystem1(&rtb_Merge_mb, &rtb_Merge1_l5);

            /* End of Outputs for SubSystem: '<S2214>/If Action Subsystem1' */
        }

        /* End of If: '<S2214>/If' */

        /* Outputs for Atomic SubSystem: '<S2208>/InsideTheRange' */
        VDDR_ac_Inside_the_range(rtb_Merge_mb, rtu_x_min, rtu_x_max,
            &localB->InsideTheRange);

        /* End of Outputs for SubSystem: '<S2208>/InsideTheRange' */

        /* If: '<S2208>/If' incorporates:
         *  Constant: '<S2208>/Constant Value'
         *  Constant: '<S2216>/Calib'
         *  Logic: '<S2208>/AND'
         *  Logic: '<S2208>/AND1'
         *  RelationalOperator: '<S2208>/Greater Than or Equal 1'
         *  RelationalOperator: '<S2208>/Greater Than or Equal 2'
         *  Sum: '<S2208>/Summation1'
         */
        if ((rtu_R_min > 0.0F) && (rtu_Y_max <= (rtu_R_min - ((float32)
                Rte_Prm_KeHSCR_K_Min_dist_KeHSCR_K_Min_dist()))))
        {
            /* Outputs for IfAction SubSystem: '<S2208>/Block5p1p1' incorporates:
             *  ActionPort: '<S2211>/Action Port'
             */
            /* Outputs for IfAction SubSystem: '<S2211>/Block5p1p1p3' incorporates:
             *  ActionPort: '<S2219>/Action Port'
             */
            /* If: '<S2211>/If' incorporates:
             *  Product: '<S2233>/Prod'
             *  Product: '<S2235>/Prod'
             *  Product: '<S2244>/Prod'
             *  Product: '<S2245>/Prod'
             */
            rtb_Subtraction_em_tmp = rtu_x_max * rtu_x_max;
            rtb_Subtraction_dh = rtu_R_min * rtu_R_min;

            /* End of Outputs for SubSystem: '<S2211>/Block5p1p1p3' */

            /* Product: '<S2246>/Prod' incorporates:
             *  Product: '<S2243>/Prod'
             *  Product: '<S2244>/Prod'
             *  Sum: '<S2223>/Sum1'
             */
            rtb_Prod_ku = rtb_Subtraction_dh - (rtu_Y_max * rtu_Y_max);

            /* RelationalOperator: '<S2223>/Comparison1' incorporates:
             *  Product: '<S2245>/Prod'
             */
            rtb_Merge1_l5 = (rtb_Subtraction_em_tmp < rtb_Prod_ku);

            /* Outputs for IfAction SubSystem: '<S2211>/Block5p1p1p2' incorporates:
             *  ActionPort: '<S2218>/Action Port'
             */
            /* If: '<S2211>/If' incorporates:
             *  Abs: '<S2218>/Abs'
             *  Abs: '<S2223>/Abs'
             */
            rtb_Product_dj_tmp = fabsf(rtu_x_min);

            /* End of Outputs for SubSystem: '<S2211>/Block5p1p1p2' */

            /* Product: '<S2223>/Product' incorporates:
             *  Abs: '<S2223>/Abs'
             */
            rtb_Product_db = rtb_Product_dj_tmp * rtu_x_min;

            /* Gain: '<S2223>/Gain' */
            rtb_Gain_mf = -rtb_Prod_ku;

            /* RelationalOperator: '<S2223>/Comparison7' incorporates:
             *  Product: '<S2245>/Prod'
             */
            rtb_Comparison7_e = (rtb_Subtraction_em_tmp < rtb_Prod_ku);

            /* RelationalOperator: '<S2223>/Comparison9' incorporates:
             *  Product: '<S2245>/Prod'
             */
            rtb_Comparison9_i = (rtb_Prod_ku <= rtb_Subtraction_em_tmp);

            /* Sum: '<S2223>/Sum3' incorporates:
             *  Product: '<S2244>/Prod'
             */
            rtb_Sum3_f = rtb_Subtraction_dh - rtb_Sum3_f;

            /* Product: '<S2246>/Prod' */
            rtb_Prod_ku = rtb_Merge_mb * rtb_Merge_mb;

            /* If: '<S2211>/If' incorporates:
             *  Logic: '<S2223>/Logical'
             *  Logic: '<S2223>/Logical10'
             *  Logic: '<S2223>/Logical11'
             *  Logic: '<S2223>/Logical12'
             *  Logic: '<S2223>/Logical7'
             *  Logic: '<S2223>/Logical8'
             *  Product: '<S2245>/Prod'
             *  RelationalOperator: '<S2223>/Comparison'
             *  RelationalOperator: '<S2223>/Comparison12'
             *  RelationalOperator: '<S2223>/Comparison13'
             *  RelationalOperator: '<S2223>/Comparison14'
             *  RelationalOperator: '<S2223>/Comparison15'
             *  RelationalOperator: '<S2223>/Comparison16'
             *  RelationalOperator: '<S2223>/Comparison17'
             *  RelationalOperator: '<S2223>/Comparison6'
             *  RelationalOperator: '<S2223>/Comparison8'
             */
            if (rtb_Merge1_l5 && (rtb_Product_db <= rtb_Gain_mf))
            {
                /* Outputs for IfAction SubSystem: '<S2211>/Block5p1p1p1' incorporates:
                 *  ActionPort: '<S2217>/Action Port'
                 */
                /* Gain: '<S2224>/Gain' incorporates:
                 *  Abs: '<S2217>/Abs'
                 *  Gain: '<S2217>/Gain'
                 *  Sqrt: '<S2226>/Sqrt'
                 *  Switch: '<S2226>/Switch'
                 */
                *rty_X_Intersection = -sqrtf(fabsf(rtb_Gain_mf));

                /* Gain: '<S2225>/Gain' */
                *rty_Y_Intersection = rtu_Y_max;

                /* End of Outputs for SubSystem: '<S2211>/Block5p1p1p1' */
            }
            else if (rtb_Comparison7_e && (rtb_Gain_mf < rtb_Product_db))
            {
                /* Outputs for IfAction SubSystem: '<S2211>/Block5p1p1p2' incorporates:
                 *  ActionPort: '<S2218>/Action Port'
                 */
                /* If: '<S2218>/If' incorporates:
                 *  RelationalOperator: '<S2218>/Comparison'
                 */
                if (rtb_Product_dj_tmp <= rtu_x_max)
                {
                    /* Outputs for IfAction SubSystem: '<S2218>/Block5p1p1p2p1' incorporates:
                     *  ActionPort: '<S2227>/Action Port'
                     */
                    VDDR_ac_TkFrstPtMin(rtu_x_max, rty_X_Intersection);

                    /* End of Outputs for SubSystem: '<S2218>/Block5p1p1p2p1' */
                }
                else
                {
                    /* Outputs for IfAction SubSystem: '<S2218>/Block5p1p1p2p2' incorporates:
                     *  ActionPort: '<S2228>/Action Port'
                     */
                    VDDR_ac_TkFrstPtMin(rtu_x_min, rty_X_Intersection);

                    /* End of Outputs for SubSystem: '<S2218>/Block5p1p1p2p2' */
                }

                /* End of If: '<S2218>/If' */

                /* Gain: '<S2229>/Gain' */
                *rty_Y_Intersection = rtu_Y_max;

                /* End of Outputs for SubSystem: '<S2211>/Block5p1p1p2' */
            }
            else if (rtb_Comparison9_i && (rtb_Subtraction_em_tmp <= rtb_Sum3_f))
            {
                /* Outputs for IfAction SubSystem: '<S2211>/Block5p1p1p3' incorporates:
                 *  ActionPort: '<S2219>/Action Port'
                 */
                /* Gain: '<S2232>/Gain' */
                *rty_X_Intersection = rtu_x_max;

                /* Sum: '<S2219>/Sum1' */
                rtb_Merge_mb = rtb_Subtraction_dh - rtb_Subtraction_em_tmp;

                /* Switch: '<S2234>/Switch' incorporates:
                 *  Constant: '<S2234>/Zero'
                 *  Sqrt: '<S2234>/Sqrt'
                 */
                if (rtb_Merge_mb >= 0.0F)
                {
                    *rty_Y_Intersection = sqrtf(rtb_Merge_mb);
                }
                else
                {
                    *rty_Y_Intersection = 0.0F;
                }

                /* End of Switch: '<S2234>/Switch' */
                /* End of Outputs for SubSystem: '<S2211>/Block5p1p1p3' */
            }
            else if ((rtb_Sum3_f < rtb_Subtraction_em_tmp) &&
                     (rtb_Subtraction_em_tmp <= rtb_Prod_ku))
            {
                /* Outputs for IfAction SubSystem: '<S2211>/Block5p1p1p4' incorporates:
                 *  ActionPort: '<S2220>/Action Port'
                 */
                /* Gain: '<S2236>/Gain' */
                *rty_X_Intersection = rtu_x_max;

                /* Gain: '<S2237>/Gain' */
                *rty_Y_Intersection = rtu_Y_min;

                /* End of Outputs for SubSystem: '<S2211>/Block5p1p1p4' */
            }
            else if ((rtb_Prod_ku < rtb_Subtraction_em_tmp) && (rtb_Product_db <=
                      rtb_Prod_ku))
            {
                /* Outputs for IfAction SubSystem: '<S2211>/Block5p1p1p5' incorporates:
                 *  ActionPort: '<S2221>/Action Port'
                 */
                /* Gain: '<S2238>/Gain' */
                *rty_X_Intersection = rtb_Merge_mb;

                /* Gain: '<S2239>/Gain' */
                *rty_Y_Intersection = rtu_Y_min;

                /* End of Outputs for SubSystem: '<S2211>/Block5p1p1p5' */
            }
            else
            {
                if ((rtb_Prod_ku < rtb_Subtraction_em_tmp) && (rtb_Prod_ku <
                        rtb_Product_db))
                {
                    /* Outputs for IfAction SubSystem: '<S2211>/Block5p1p1p6' incorporates:
                     *  ActionPort: '<S2222>/Action Port'
                     */
                    /* Gain: '<S2240>/Gain' */
                    *rty_X_Intersection = rtu_x_min;

                    /* Gain: '<S2241>/Gain' */
                    *rty_Y_Intersection = rtu_Y_min;

                    /* End of Outputs for SubSystem: '<S2211>/Block5p1p1p6' */
                }
            }

            /* End of Outputs for SubSystem: '<S2208>/Block5p1p1' */
        }
        else if ((localB->InsideTheRange.AND_b) && rtb_Merge1_l5)
        {
            /* Outputs for IfAction SubSystem: '<S2208>/Block5p1p2' incorporates:
             *  ActionPort: '<S2212>/Action Port'
             */
            /* Gain: '<S2247>/Gain' */
            *rty_X_Intersection = rtb_Merge_mb;

            /* Gain: '<S2248>/Gain' */
            *rty_Y_Intersection = rtu_Y_min;

            /* End of Outputs for SubSystem: '<S2208>/Block5p1p2' */
        }
        else
        {
            /* Outputs for IfAction SubSystem: '<S2208>/Block5p1p3' incorporates:
             *  ActionPort: '<S2213>/Action Port'
             */
            /* Sum: '<S2251>/Subtraction' incorporates:
             *  Product: '<S2259>/Prod'
             */
            rtb_Merge_mb = rtb_Subtraction_em_tmp - (rtu_x_max * rtu_x_max);

            /* If: '<S2251>/If' */
            if (rtb_Merge_mb >= 0.0F)
            {
                /* Outputs for IfAction SubSystem: '<S2251>/If Action Subsystem' incorporates:
                 *  ActionPort: '<S2257>/Action Port'
                 */
                VDDR_ac_IfActionSubsystem_i(rtb_Merge_mb, &rtb_Subtraction_dh,
                    &rtb_Merge1_l5);

                /* End of Outputs for SubSystem: '<S2251>/If Action Subsystem' */
            }
            else
            {
                /* Outputs for IfAction SubSystem: '<S2251>/If Action Subsystem1' incorporates:
                 *  ActionPort: '<S2258>/Action Port'
                 */
                VDDR_ac_IfActionSubsystem1(&rtb_Subtraction_dh, &rtb_Merge1_l5);

                /* End of Outputs for SubSystem: '<S2251>/If Action Subsystem1' */
            }

            /* End of If: '<S2251>/If' */

            /* If: '<S2213>/If' */
            if (rtb_Merge1_l5)
            {
                /* Outputs for IfAction SubSystem: '<S2213>/Block5p1p3p1' incorporates:
                 *  ActionPort: '<S2249>/Action Port'
                 */
                VDDR_ac_Block4p1p3p1(rtu_x_max, rtb_Subtraction_dh, rtu_Y_min,
                                     rtu_Y_max, rty_X_Intersection,
                                     rty_Y_Intersection);

                /* End of Outputs for SubSystem: '<S2213>/Block5p1p3p1' */
            }
            else
            {
                /* Outputs for IfAction SubSystem: '<S2213>/Block5p1p3p2' incorporates:
                 *  ActionPort: '<S2250>/Action Port'
                 */
                /* Gain: '<S2255>/Gain' */
                *rty_X_Intersection = rtu_x_min;

                /* Gain: '<S2256>/Gain' */
                *rty_Y_Intersection = rtu_Y_min;

                /* End of Outputs for SubSystem: '<S2213>/Block5p1p3p2' */
            }

            /* End of If: '<S2213>/If' */
            /* End of Outputs for SubSystem: '<S2208>/Block5p1p3' */
        }

        /* End of Outputs for SubSystem: '<S2058>/Block5p1' */
    }
    else
    {
        /* Outputs for IfAction SubSystem: '<S2058>/Block5p2' incorporates:
         *  ActionPort: '<S2209>/Action Port'
         */
        VDDR_ac_Block4p2(rtu_Y_min, rtu_x_min, rtu_x_max, rty_X_Intersection,
                         rty_Y_Intersection);

        /* End of Outputs for SubSystem: '<S2058>/Block5p2' */
    }

    /* End of If: '<S2058>/If' */
}

#endif

/*
 * Output and update for action system:
 *    '<S2269>/Block6p2p4'
 *    '<S2270>/Block6p3p4'
 *    '<S1948>/Block6p2p4'
 *    '<S1949>/Block6p3p4'
 *    '<S2913>/Block6p2p4'
 *    '<S2914>/Block6p3p4'
 *    '<S2592>/Block6p2p4'
 *    '<S2593>/Block6p3p4'
 *    '<S6490>/Block6p2p4'
 *    '<S6491>/Block6p3p4'
 *    ...
 */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Block6p2p4(VAR(float32, AUTOMATIC)
    rtu_x_max, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_X_Intersection,
    P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_Y_Intersection)
{
    /* Gain: '<S2314>/Gain' */
    *rty_X_Intersection = rtu_x_max;

    /* Gain: '<S2315>/Gain' incorporates:
     *  Constant: '<S2295>/Constant Value'
     */
    *rty_Y_Intersection = 0.0F;
}

#endif

/*
 * Output and update for action system:
 *    '<S2269>/Block6p2p5'
 *    '<S2270>/Block6p3p5'
 *    '<S1948>/Block6p2p5'
 *    '<S1949>/Block6p3p5'
 *    '<S2913>/Block6p2p5'
 *    '<S2914>/Block6p3p5'
 *    '<S2592>/Block6p2p5'
 *    '<S2593>/Block6p3p5'
 *    '<S6490>/Block6p2p5'
 *    '<S6491>/Block6p3p5'
 *    ...
 */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Block6p2p5(VAR(float32, AUTOMATIC)
    rtu_Rmax, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_X_Intersection, P2VAR
    (float32, AUTOMATIC, VDDR_VAR_INIT) rty_Y_Intersection)
{
    /* Gain: '<S2316>/Gain' */
    *rty_X_Intersection = rtu_Rmax;

    /* Gain: '<S2317>/Gain' incorporates:
     *  Constant: '<S2296>/Constant Value'
     */
    *rty_Y_Intersection = 0.0F;
}

#endif

/*
 * Output and update for action system:
 *    '<S2269>/Block6p2p6'
 *    '<S2270>/Block6p3p6'
 *    '<S1948>/Block6p2p6'
 *    '<S1949>/Block6p3p6'
 *    '<S2913>/Block6p2p6'
 *    '<S2914>/Block6p3p6'
 *    '<S2592>/Block6p2p6'
 *    '<S2593>/Block6p3p6'
 *    '<S6490>/Block6p2p6'
 *    '<S6491>/Block6p3p6'
 *    ...
 */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Block6p2p6(VAR(float32, AUTOMATIC)
    rtu_x_min, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_X_Intersection,
    P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_Y_Intersection)
{
    /* Gain: '<S2318>/Gain' */
    *rty_X_Intersection = rtu_x_min;

    /* Gain: '<S2319>/Gain' incorporates:
     *  Constant: '<S2297>/Constant Value'
     */
    *rty_Y_Intersection = 0.0F;
}

#endif

/*
 * Output and update for action system:
 *    '<S2352>/Block6p4p1p3'
 *    '<S2271>/Block6p4p2'
 *    '<S2031>/Block6p4p1p3'
 *    '<S1950>/Block6p4p2'
 *    '<S2996>/Block6p4p1p3'
 *    '<S2915>/Block6p4p2'
 *    '<S2675>/Block6p4p1p3'
 *    '<S2594>/Block6p4p2'
 *    '<S6573>/Block6p4p1p3'
 *    '<S6492>/Block6p4p2'
 *    ...
 */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Block6p4p1p3(VAR(float32, AUTOMATIC)
    rtu_y_Min, VAR(float32, AUTOMATIC) rtu_y_Max, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_Ty_4)
{
    float32 rtb_Switch1_lr;

    /* Outputs for Atomic SubSystem: '<S2358>/Limiter3' */
    /* Switch: '<S2364>/Switch1' incorporates:
     *  Constant: '<S2358>/Constant Value2'
     *  RelationalOperator: '<S2364>/Relational Operator'
     */
    if (rtu_y_Max < 0.0F)
    {
        /* Switch: '<S2364>/Switch1' */
        rtb_Switch1_lr = rtu_y_Max;
    }
    else
    {
        /* Switch: '<S2364>/Switch1' */
        rtb_Switch1_lr = 0.0F;
    }

    /* End of Switch: '<S2364>/Switch1' */

    /* Switch: '<S2364>/Switch' incorporates:
     *  RelationalOperator: '<S2364>/Relational Operator1'
     */
    if (rtb_Switch1_lr > rtu_y_Min)
    {
        *rty_Ty_4 = rtb_Switch1_lr;
    }
    else
    {
        *rty_Ty_4 = rtu_y_Min;
    }

    /* End of Switch: '<S2364>/Switch' */
    /* End of Outputs for SubSystem: '<S2358>/Limiter3' */
}

#endif

/*
 * Output and update for action system:
 *    '<S2048>/Block6'
 *    '<S1727>/Block6'
 *    '<S2692>/Block6'
 *    '<S2371>/Block6'
 *    '<S6269>/Block6'
 *    '<S5948>/Block6'
 *    '<S6913>/Block6'
 *    '<S6592>/Block6'
 */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Block6(VAR(float32, AUTOMATIC)
    rtu_Xmin, VAR(float32, AUTOMATIC) rtu_Xmax, VAR(float32, AUTOMATIC) rtu_Ymin,
    VAR(float32, AUTOMATIC) rtu_Ymax, VAR(float32, AUTOMATIC) rtu_Rmin, VAR
    (float32, AUTOMATIC) rtu_Rmax, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_X_Intersection, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_Y_Intersection)
{
    float32 rtb_Sum_ba;
    float32 rtb_Switch1_kd_tmp;
    float32 rtb_Switch1_l4q;
    float32 tmp;
    float32 tmp_0;
    boolean rtb_Logical_e5f;

    /* Logic: '<S2272>/Logical' incorporates:
     *  Gain: '<S2272>/Gain'
     *  RelationalOperator: '<S2272>/Comparison'
     *  RelationalOperator: '<S2272>/Comparison6'
     */
    rtb_Logical_e5f = ((rtu_Ymin >= (-rtu_Rmin)) && (rtu_Ymax <= rtu_Rmin));

    /* Abs: '<S2272>/Abs6' incorporates:
     *  Abs: '<S2272>/Abs1'
     *  Abs: '<S2272>/Abs2'
     *  Abs: '<S2272>/Abs4'
     *  Abs: '<S2272>/Abs8'
     */
    rtb_Switch1_l4q = fabsf(rtu_Ymax);

    /* Abs: '<S2272>/Abs7' incorporates:
     *  Abs: '<S2272>/Abs'
     *  Abs: '<S2272>/Abs3'
     *  Abs: '<S2272>/Abs5'
     *  Abs: '<S2272>/Abs9'
     */
    rtb_Sum_ba = fabsf(rtu_Ymin);

    /* If: '<S2059>/If1' incorporates:
     *  Abs: '<S2272>/Abs6'
     *  Abs: '<S2272>/Abs7'
     *  Constant: '<S2272>/Constant Value'
     *  Constant: '<S2272>/Constant Value1'
     *  Constant: '<S2272>/Constant Value10'
     *  Constant: '<S2272>/Constant Value11'
     *  Constant: '<S2272>/Constant Value2'
     *  Constant: '<S2272>/Constant Value3'
     *  Constant: '<S2272>/Constant Value4'
     *  Constant: '<S2272>/Constant Value6'
     *  Constant: '<S2272>/Constant Value7'
     *  Constant: '<S2272>/Constant Value8'
     *  Constant: '<S2272>/Constant Value9'
     *  Logic: '<S2272>/Logical10'
     *  Logic: '<S2272>/Logical11'
     *  Logic: '<S2272>/Logical12'
     *  Logic: '<S2272>/Logical2'
     *  Logic: '<S2272>/Logical3'
     *  Logic: '<S2272>/Logical4'
     *  Logic: '<S2272>/Logical5'
     *  Logic: '<S2272>/Logical7'
     *  Logic: '<S2272>/Logical8'
     *  Logic: '<S2272>/Logical9'
     *  RelationalOperator: '<S2272>/Comparison1'
     *  RelationalOperator: '<S2272>/Comparison10'
     *  RelationalOperator: '<S2272>/Comparison11'
     *  RelationalOperator: '<S2272>/Comparison12'
     *  RelationalOperator: '<S2272>/Comparison13'
     *  RelationalOperator: '<S2272>/Comparison14'
     *  RelationalOperator: '<S2272>/Comparison15'
     *  RelationalOperator: '<S2272>/Comparison2'
     *  RelationalOperator: '<S2272>/Comparison3'
     *  RelationalOperator: '<S2272>/Comparison4'
     *  RelationalOperator: '<S2272>/Comparison5'
     *  RelationalOperator: '<S2272>/Comparison7'
     *  RelationalOperator: '<S2272>/Comparison8'
     *  RelationalOperator: '<S2272>/Comparison9'
     *  RelationalOperator: '<S2354>/Relational Operator'
     *  Switch: '<S2354>/Switch1'
     */
    if (rtb_Logical_e5f && ((rtb_Sum_ba <= 1.0E-6F) && (rtb_Switch1_l4q <=
            1.0E-6F)))
    {
        /* Outputs for IfAction SubSystem: '<S2059>/Block6p1' incorporates:
         *  ActionPort: '<S2268>/Action Port'
         */
        /* If: '<S2268>/If1' incorporates:
         *  Gain: '<S2278>/Gain'
         *  Gain: '<S2278>/Gain1'
         *  Logic: '<S2278>/Logical'
         *  Logic: '<S2278>/Logical1'
         *  Logic: '<S2278>/Logical2'
         *  Logic: '<S2278>/Logical3'
         *  Logic: '<S2278>/Logical4'
         *  RelationalOperator: '<S2278>/Comparison'
         *  RelationalOperator: '<S2278>/Comparison1'
         *  RelationalOperator: '<S2278>/Comparison2'
         *  RelationalOperator: '<S2278>/Comparison3'
         *  RelationalOperator: '<S2278>/Comparison4'
         *  RelationalOperator: '<S2278>/Comparison5'
         *  RelationalOperator: '<S2278>/Comparison6'
         *  RelationalOperator: '<S2278>/Comparison7'
         *  RelationalOperator: '<S2278>/Comparison8'
         *  RelationalOperator: '<S2278>/Comparison9'
         */
        if ((rtu_Xmax < rtu_Rmin) && (rtu_Xmin > (-rtu_Rmin)))
        {
            /* Outputs for IfAction SubSystem: '<S2268>/Block6p1p1' incorporates:
             *  ActionPort: '<S2273>/Action Port'
             */
            /* If: '<S2273>/If' incorporates:
             *  Abs: '<S2273>/Abs'
             *  RelationalOperator: '<S2273>/Comparison'
             */
            if (fabsf(rtu_Xmin) <= rtu_Xmax)
            {
                /* Outputs for IfAction SubSystem: '<S2273>/Block6p1p1p1' incorporates:
                 *  ActionPort: '<S2279>/Action Port'
                 */
                VDDR_ac_TkFrstPtMin(rtu_Xmax, rty_X_Intersection);

                /* End of Outputs for SubSystem: '<S2273>/Block6p1p1p1' */
            }
            else
            {
                /* Outputs for IfAction SubSystem: '<S2273>/Block6p1p1p2' incorporates:
                 *  ActionPort: '<S2280>/Action Port'
                 */
                VDDR_ac_TkFrstPtMin(rtu_Xmin, rty_X_Intersection);

                /* End of Outputs for SubSystem: '<S2273>/Block6p1p1p2' */
            }

            /* End of If: '<S2273>/If' */

            /* Gain: '<S2281>/Gain' */
            *rty_Y_Intersection = rtu_Ymax;

            /* End of Outputs for SubSystem: '<S2268>/Block6p1p1' */
        }
        else if ((rtu_Xmax < rtu_Rmin) && (rtu_Xmin <= (-rtu_Rmin)))
        {
            /* Outputs for IfAction SubSystem: '<S2268>/Block6p1p2' incorporates:
             *  ActionPort: '<S2274>/Action Port'
             */
            /* Gain: '<S2284>/Gain' incorporates:
             *  Gain: '<S2274>/Gain'
             */
            *rty_X_Intersection = -rtu_Rmin;

            /* Gain: '<S2285>/Gain' */
            *rty_Y_Intersection = rtu_Ymax;

            /* End of Outputs for SubSystem: '<S2268>/Block6p1p2' */
        }
        else if ((rtu_Xmax >= rtu_Rmin) && (rtu_Xmax <= rtu_Rmax))
        {
            /* Outputs for IfAction SubSystem: '<S2268>/Block6p1p3' incorporates:
             *  ActionPort: '<S2275>/Action Port'
             */
            /* Gain: '<S2286>/Gain' */
            *rty_X_Intersection = rtu_Xmax;

            /* Gain: '<S2287>/Gain' */
            *rty_Y_Intersection = rtu_Ymax;

            /* End of Outputs for SubSystem: '<S2268>/Block6p1p3' */
        }
        else if ((rtu_Xmax > rtu_Rmax) && (rtu_Xmin <= rtu_Rmax))
        {
            /* Outputs for IfAction SubSystem: '<S2268>/Block6p1p4' incorporates:
             *  ActionPort: '<S2276>/Action Port'
             */
            /* Gain: '<S2288>/Gain' */
            *rty_X_Intersection = rtu_Rmax;

            /* Gain: '<S2289>/Gain' */
            *rty_Y_Intersection = rtu_Ymax;

            /* End of Outputs for SubSystem: '<S2268>/Block6p1p4' */
        }
        else
        {
            if ((rtu_Xmax > rtu_Rmax) && (rtu_Xmin > rtu_Rmax))
            {
                /* Outputs for IfAction SubSystem: '<S2268>/Block6p1p5' incorporates:
                 *  ActionPort: '<S2277>/Action Port'
                 */
                /* Gain: '<S2290>/Gain' */
                *rty_X_Intersection = rtu_Xmin;

                /* Gain: '<S2291>/Gain' */
                *rty_Y_Intersection = rtu_Ymax;

                /* End of Outputs for SubSystem: '<S2268>/Block6p1p5' */
            }
        }

        /* End of If: '<S2268>/If1' */
        /* End of Outputs for SubSystem: '<S2059>/Block6p1' */
    }
    else if (rtb_Logical_e5f && (((rtu_Ymin < 0.0F) && (rtb_Switch1_l4q <=
                1.0E-6F)) || ((((0.0F < rtb_Switch1_l4q) && (rtb_Switch1_l4q <=
                  rtb_Sum_ba)) && (rtu_Ymin < 0.0F)) && (rtu_Ymax > 0.0F))))
    {
        /* Outputs for IfAction SubSystem: '<S2059>/Block6p2' incorporates:
         *  ActionPort: '<S2269>/Action Port'
         */
        /* Outputs for IfAction SubSystem: '<S2269>/Block6p2p1' incorporates:
         *  ActionPort: '<S2292>/Action Port'
         */
        /* If: '<S2269>/If1' incorporates:
         *  Abs: '<S2293>/Abs'
         *  Abs: '<S2298>/Abs1'
         *  Product: '<S2320>/Prod'
         *  Product: '<S2321>/Prod'
         *  Sum: '<S2292>/Sum1'
         *  Sum: '<S2298>/Sum1'
         */
        rtb_Switch1_kd_tmp = (rtu_Rmin * rtu_Rmin) - (rtu_Ymin * rtu_Ymin);

        /* End of Outputs for SubSystem: '<S2269>/Block6p2p1' */

        /* Outputs for IfAction SubSystem: '<S2269>/Block6p2p2' incorporates:
         *  ActionPort: '<S2293>/Action Port'
         */
        rtb_Switch1_l4q = fabsf(rtu_Xmin);

        /* End of Outputs for SubSystem: '<S2269>/Block6p2p2' */

        /* Product: '<S2298>/Product' incorporates:
         *  Abs: '<S2298>/Abs'
         *  Product: '<S2298>/Product2'
         *  Product: '<S2298>/Product4'
         */
        rtb_Sum_ba = fabsf(rtu_Xmax) * rtu_Xmax;

        /* If: '<S2269>/If1' incorporates:
         *  Abs: '<S2298>/Abs1'
         *  Abs: '<S2298>/Abs3'
         *  Gain: '<S2298>/Gain'
         *  Gain: '<S2298>/Gain1'
         *  Logic: '<S2298>/Logical'
         *  Logic: '<S2298>/Logical1'
         *  Logic: '<S2298>/Logical2'
         *  Logic: '<S2298>/Logical3'
         *  Logic: '<S2298>/Logical4'
         *  Logic: '<S2298>/Logical5'
         *  Product: '<S2298>/Product'
         *  Product: '<S2298>/Product1'
         *  Product: '<S2298>/Product3'
         *  RelationalOperator: '<S2298>/Comparison'
         *  RelationalOperator: '<S2298>/Comparison1'
         *  RelationalOperator: '<S2298>/Comparison10'
         *  RelationalOperator: '<S2298>/Comparison11'
         *  RelationalOperator: '<S2298>/Comparison2'
         *  RelationalOperator: '<S2298>/Comparison3'
         *  RelationalOperator: '<S2298>/Comparison4'
         *  RelationalOperator: '<S2298>/Comparison5'
         *  RelationalOperator: '<S2298>/Comparison6'
         *  RelationalOperator: '<S2298>/Comparison7'
         *  RelationalOperator: '<S2298>/Comparison8'
         *  RelationalOperator: '<S2298>/Comparison9'
         *  Sum: '<S2298>/Sum1'
         */
        if ((rtb_Sum_ba < rtb_Switch1_kd_tmp) && ((rtb_Switch1_l4q * rtu_Xmin) <=
             (-rtb_Switch1_kd_tmp)))
        {
            /* Outputs for IfAction SubSystem: '<S2269>/Block6p2p1' incorporates:
             *  ActionPort: '<S2292>/Action Port'
             */
            /* Switch: '<S2302>/Switch' */
            if (rtb_Switch1_kd_tmp >= 0.0F)
            {
                /* Switch: '<S2302>/Switch' incorporates:
                 *  Sqrt: '<S2302>/Sqrt'
                 */
                rtb_Switch1_l4q = sqrtf(rtb_Switch1_kd_tmp);
            }
            else
            {
                /* Switch: '<S2302>/Switch' incorporates:
                 *  Constant: '<S2302>/Zero'
                 */
                rtb_Switch1_l4q = 0.0F;
            }

            /* End of Switch: '<S2302>/Switch' */

            /* Gain: '<S2299>/Gain' incorporates:
             *  Gain: '<S2292>/Gain'
             */
            *rty_X_Intersection = -rtb_Switch1_l4q;

            /* Gain: '<S2300>/Gain' */
            *rty_Y_Intersection = rtu_Ymin;

            /* End of Outputs for SubSystem: '<S2269>/Block6p2p1' */
        }
        else if ((rtb_Sum_ba < rtb_Switch1_kd_tmp) && ((fabsf(rtu_Xmin) *
                   rtu_Xmin) > (-rtb_Switch1_kd_tmp)))
        {
            /* Outputs for IfAction SubSystem: '<S2269>/Block6p2p2' incorporates:
             *  ActionPort: '<S2293>/Action Port'
             */
            /* If: '<S2293>/If' incorporates:
             *  RelationalOperator: '<S2293>/Comparison'
             */
            if (rtb_Switch1_l4q <= rtu_Xmax)
            {
                /* Outputs for IfAction SubSystem: '<S2293>/Block6p2p2p1' incorporates:
                 *  ActionPort: '<S2304>/Action Port'
                 */
                VDDR_ac_TkFrstPtMin(rtu_Xmax, rty_X_Intersection);

                /* End of Outputs for SubSystem: '<S2293>/Block6p2p2p1' */
            }
            else
            {
                /* Outputs for IfAction SubSystem: '<S2293>/Block6p2p2p2' incorporates:
                 *  ActionPort: '<S2305>/Action Port'
                 */
                VDDR_ac_TkFrstPtMin(rtu_Xmin, rty_X_Intersection);

                /* End of Outputs for SubSystem: '<S2293>/Block6p2p2p2' */
            }

            /* End of If: '<S2293>/If' */

            /* Gain: '<S2306>/Gain' */
            *rty_Y_Intersection = rtu_Ymin;

            /* End of Outputs for SubSystem: '<S2269>/Block6p2p2' */
        }
        else if ((rtb_Switch1_kd_tmp <= rtb_Sum_ba) && (rtu_Xmax <= rtu_Rmin))
        {
            /* Outputs for IfAction SubSystem: '<S2269>/Block6p2p3' incorporates:
             *  ActionPort: '<S2294>/Action Port'
             */
            /* Sum: '<S2294>/Sum1' incorporates:
             *  Product: '<S2311>/Prod'
             *  Product: '<S2313>/Prod'
             */
            rtb_Switch1_l4q = (rtu_Rmin * rtu_Rmin) - (rtu_Xmax * rtu_Xmax);

            /* Switch: '<S2312>/Switch' */
            if (rtb_Switch1_l4q >= 0.0F)
            {
                /* Switch: '<S2312>/Switch' incorporates:
                 *  Sqrt: '<S2312>/Sqrt'
                 */
                rtb_Switch1_l4q = sqrtf(rtb_Switch1_l4q);
            }
            else
            {
                /* Switch: '<S2312>/Switch' incorporates:
                 *  Constant: '<S2312>/Zero'
                 */
                rtb_Switch1_l4q = 0.0F;
            }

            /* End of Switch: '<S2312>/Switch' */

            /* Gain: '<S2309>/Gain' incorporates:
             *  Gain: '<S2294>/Gain'
             */
            *rty_Y_Intersection = -rtb_Switch1_l4q;

            /* Gain: '<S2310>/Gain' */
            *rty_X_Intersection = rtu_Xmax;

            /* End of Outputs for SubSystem: '<S2269>/Block6p2p3' */
        }
        else if ((rtu_Rmin < rtu_Xmax) && (rtu_Xmax <= rtu_Rmax))
        {
            /* Outputs for IfAction SubSystem: '<S2269>/Block6p2p4' incorporates:
             *  ActionPort: '<S2295>/Action Port'
             */
            VDDR_ac_Block6p2p4(rtu_Xmax, rty_X_Intersection, rty_Y_Intersection);

            /* End of Outputs for SubSystem: '<S2269>/Block6p2p4' */
        }
        else if ((rtu_Rmax < rtu_Xmax) && (rtu_Xmin <= rtu_Rmax))
        {
            /* Outputs for IfAction SubSystem: '<S2269>/Block6p2p5' incorporates:
             *  ActionPort: '<S2296>/Action Port'
             */
            VDDR_ac_Block6p2p5(rtu_Rmax, rty_X_Intersection, rty_Y_Intersection);

            /* End of Outputs for SubSystem: '<S2269>/Block6p2p5' */
        }
        else
        {
            if ((rtu_Rmax < rtu_Xmax) && (rtu_Xmin > rtu_Rmax))
            {
                /* Outputs for IfAction SubSystem: '<S2269>/Block6p2p6' incorporates:
                 *  ActionPort: '<S2297>/Action Port'
                 */
                VDDR_ac_Block6p2p6(rtu_Xmin, rty_X_Intersection,
                                   rty_Y_Intersection);

                /* End of Outputs for SubSystem: '<S2269>/Block6p2p6' */
            }
        }

        /* End of Outputs for SubSystem: '<S2059>/Block6p2' */
    }
    else if (rtb_Logical_e5f && (((rtb_Sum_ba <= 1.0E-6F) && (0.0F < rtu_Ymax)) ||
              ((((0.0F < rtb_Sum_ba) && (rtb_Sum_ba < rtb_Switch1_l4q)) &&
                (rtu_Ymin < 0.0F)) && (rtu_Ymax > 0.0F))))
    {
        /* Outputs for IfAction SubSystem: '<S2059>/Block6p3' incorporates:
         *  ActionPort: '<S2270>/Action Port'
         */
        /* Outputs for IfAction SubSystem: '<S2270>/Block6p3p3' incorporates:
         *  ActionPort: '<S2324>/Action Port'
         */
        /* If: '<S2270>/If1' incorporates:
         *  Product: '<S2341>/Prod'
         *  Product: '<S2350>/Prod'
         *  Product: '<S2351>/Prod'
         *  Sum: '<S2322>/Sum1'
         *  Sum: '<S2328>/Sum1'
         */
        rtb_Switch1_l4q = rtu_Rmin * rtu_Rmin;

        /* End of Outputs for SubSystem: '<S2270>/Block6p3p3' */

        /* Outputs for IfAction SubSystem: '<S2270>/Block6p3p1' incorporates:
         *  ActionPort: '<S2322>/Action Port'
         */
        rtb_Switch1_kd_tmp = rtb_Switch1_l4q - (rtu_Ymax * rtu_Ymax);

        /* End of Outputs for SubSystem: '<S2270>/Block6p3p1' */

        /* Product: '<S2328>/Product' incorporates:
         *  Abs: '<S2328>/Abs'
         *  Product: '<S2328>/Product2'
         *  Product: '<S2328>/Product4'
         */
        rtb_Sum_ba = fabsf(rtu_Xmax) * rtu_Xmax;

        /* Outputs for IfAction SubSystem: '<S2270>/Block6p3p2' incorporates:
         *  ActionPort: '<S2323>/Action Port'
         */
        /* If: '<S2270>/If1' incorporates:
         *  Abs: '<S2323>/Abs'
         *  Abs: '<S2328>/Abs1'
         */
        tmp_0 = fabsf(rtu_Xmin);

        /* End of Outputs for SubSystem: '<S2270>/Block6p3p2' */

        /* Product: '<S2328>/Product1' incorporates:
         *  Abs: '<S2328>/Abs1'
         *  Product: '<S2328>/Product3'
         */
        tmp = tmp_0 * rtu_Xmin;

        /* If: '<S2270>/If1' incorporates:
         *  Gain: '<S2328>/Gain'
         *  Gain: '<S2328>/Gain1'
         *  Logic: '<S2328>/Logical'
         *  Logic: '<S2328>/Logical1'
         *  Logic: '<S2328>/Logical2'
         *  Logic: '<S2328>/Logical3'
         *  Logic: '<S2328>/Logical4'
         *  Logic: '<S2328>/Logical5'
         *  Product: '<S2328>/Product'
         *  Product: '<S2328>/Product1'
         *  RelationalOperator: '<S2328>/Comparison'
         *  RelationalOperator: '<S2328>/Comparison1'
         *  RelationalOperator: '<S2328>/Comparison10'
         *  RelationalOperator: '<S2328>/Comparison11'
         *  RelationalOperator: '<S2328>/Comparison2'
         *  RelationalOperator: '<S2328>/Comparison3'
         *  RelationalOperator: '<S2328>/Comparison4'
         *  RelationalOperator: '<S2328>/Comparison5'
         *  RelationalOperator: '<S2328>/Comparison6'
         *  RelationalOperator: '<S2328>/Comparison7'
         *  RelationalOperator: '<S2328>/Comparison8'
         *  RelationalOperator: '<S2328>/Comparison9'
         *  Sum: '<S2328>/Sum1'
         */
        if ((rtb_Sum_ba < rtb_Switch1_kd_tmp) && (tmp <= (-rtb_Switch1_kd_tmp)))
        {
            /* Outputs for IfAction SubSystem: '<S2270>/Block6p3p1' incorporates:
             *  ActionPort: '<S2322>/Action Port'
             */
            /* Switch: '<S2332>/Switch' */
            if (rtb_Switch1_kd_tmp >= 0.0F)
            {
                /* Switch: '<S2332>/Switch' incorporates:
                 *  Sqrt: '<S2332>/Sqrt'
                 */
                rtb_Switch1_l4q = sqrtf(rtb_Switch1_kd_tmp);
            }
            else
            {
                /* Switch: '<S2332>/Switch' incorporates:
                 *  Constant: '<S2332>/Zero'
                 */
                rtb_Switch1_l4q = 0.0F;
            }

            /* End of Switch: '<S2332>/Switch' */

            /* Gain: '<S2329>/Gain' incorporates:
             *  Gain: '<S2322>/Gain'
             */
            *rty_X_Intersection = -rtb_Switch1_l4q;

            /* Gain: '<S2330>/Gain' */
            *rty_Y_Intersection = rtu_Ymax;

            /* End of Outputs for SubSystem: '<S2270>/Block6p3p1' */
        }
        else if ((rtb_Sum_ba < rtb_Switch1_kd_tmp) && (tmp >
                  (-rtb_Switch1_kd_tmp)))
        {
            /* Outputs for IfAction SubSystem: '<S2270>/Block6p3p2' incorporates:
             *  ActionPort: '<S2323>/Action Port'
             */
            /* If: '<S2323>/If' incorporates:
             *  RelationalOperator: '<S2323>/Comparison'
             */
            if (tmp_0 <= rtu_Xmax)
            {
                /* Outputs for IfAction SubSystem: '<S2323>/Block6p3p2p1' incorporates:
                 *  ActionPort: '<S2334>/Action Port'
                 */
                VDDR_ac_TkFrstPtMin(rtu_Xmax, rty_X_Intersection);

                /* End of Outputs for SubSystem: '<S2323>/Block6p3p2p1' */
            }
            else
            {
                /* Outputs for IfAction SubSystem: '<S2323>/Block6p3p2p2' incorporates:
                 *  ActionPort: '<S2335>/Action Port'
                 */
                VDDR_ac_TkFrstPtMin(rtu_Xmin, rty_X_Intersection);

                /* End of Outputs for SubSystem: '<S2323>/Block6p3p2p2' */
            }

            /* End of If: '<S2323>/If' */

            /* Gain: '<S2336>/Gain' */
            *rty_Y_Intersection = rtu_Ymax;

            /* End of Outputs for SubSystem: '<S2270>/Block6p3p2' */
        }
        else if ((rtb_Switch1_kd_tmp <= rtb_Sum_ba) && (rtu_Xmax <= rtu_Rmin))
        {
            /* Outputs for IfAction SubSystem: '<S2270>/Block6p3p3' incorporates:
             *  ActionPort: '<S2324>/Action Port'
             */
            /* Sum: '<S2324>/Sum1' incorporates:
             *  Product: '<S2343>/Prod'
             */
            rtb_Switch1_l4q -= rtu_Xmax * rtu_Xmax;

            /* Switch: '<S2342>/Switch' */
            if (rtb_Switch1_l4q >= 0.0F)
            {
                /* Switch: '<S2342>/Switch' incorporates:
                 *  Sqrt: '<S2342>/Sqrt'
                 */
                rtb_Switch1_l4q = sqrtf(rtb_Switch1_l4q);
            }
            else
            {
                /* Switch: '<S2342>/Switch' incorporates:
                 *  Constant: '<S2342>/Zero'
                 */
                rtb_Switch1_l4q = 0.0F;
            }

            /* End of Switch: '<S2342>/Switch' */

            /* Gain: '<S2339>/Gain' */
            *rty_Y_Intersection = rtb_Switch1_l4q;

            /* Gain: '<S2340>/Gain' */
            *rty_X_Intersection = rtu_Xmax;

            /* End of Outputs for SubSystem: '<S2270>/Block6p3p3' */
        }
        else if ((rtu_Rmin < rtu_Xmax) && (rtu_Xmax <= rtu_Rmax))
        {
            /* Outputs for IfAction SubSystem: '<S2270>/Block6p3p4' incorporates:
             *  ActionPort: '<S2325>/Action Port'
             */
            VDDR_ac_Block6p2p4(rtu_Xmax, rty_X_Intersection, rty_Y_Intersection);

            /* End of Outputs for SubSystem: '<S2270>/Block6p3p4' */
        }
        else if ((rtu_Rmax < rtu_Xmax) && (rtu_Xmin <= rtu_Rmax))
        {
            /* Outputs for IfAction SubSystem: '<S2270>/Block6p3p5' incorporates:
             *  ActionPort: '<S2326>/Action Port'
             */
            VDDR_ac_Block6p2p5(rtu_Rmax, rty_X_Intersection, rty_Y_Intersection);

            /* End of Outputs for SubSystem: '<S2270>/Block6p3p5' */
        }
        else
        {
            if ((rtu_Rmax < rtu_Xmax) && (rtu_Xmin > rtu_Rmax))
            {
                /* Outputs for IfAction SubSystem: '<S2270>/Block6p3p6' incorporates:
                 *  ActionPort: '<S2327>/Action Port'
                 */
                VDDR_ac_Block6p2p6(rtu_Xmin, rty_X_Intersection,
                                   rty_Y_Intersection);

                /* End of Outputs for SubSystem: '<S2270>/Block6p3p6' */
            }
        }

        /* End of Outputs for SubSystem: '<S2059>/Block6p3' */
    }
    else
    {
        /* Outputs for IfAction SubSystem: '<S2059>/Block6p4' incorporates:
         *  ActionPort: '<S2271>/Action Port'
         */
        /* Outputs for Atomic SubSystem: '<S2271>/Limiter1' */
        if (rtu_Xmax < rtu_Rmax)
        {
            /* Switch: '<S2354>/Switch1' */
            rtb_Switch1_l4q = rtu_Xmax;
        }
        else
        {
            /* Switch: '<S2354>/Switch1' */
            rtb_Switch1_l4q = rtu_Rmax;
        }

        /* Switch: '<S2354>/Switch' incorporates:
         *  RelationalOperator: '<S2354>/Relational Operator1'
         */
        if (rtb_Switch1_l4q <= rtu_Xmin)
        {
            /* Switch: '<S2354>/Switch' */
            rtb_Switch1_l4q = rtu_Xmin;
        }

        /* End of Switch: '<S2354>/Switch' */
        /* End of Outputs for SubSystem: '<S2271>/Limiter1' */

        /* If: '<S2271>/If' incorporates:
         *  Constant: '<S2271>/Constant Value1'
         *  Gain: '<S2271>/Gain'
         *  Logic: '<S2271>/Logical'
         *  RelationalOperator: '<S2271>/Comparison'
         *  RelationalOperator: '<S2271>/Comparison1'
         *  RelationalOperator: '<S2271>/Comparison2'
         */
        if (((rtb_Switch1_l4q > (-rtu_Rmin)) && (rtu_Rmin > 0.0F)) && (rtu_Rmin >
             rtb_Switch1_l4q))
        {
            /* Outputs for IfAction SubSystem: '<S2271>/Block6p4p1' incorporates:
             *  ActionPort: '<S2352>/Action Port'
             */
            /* Sum: '<S2352>/Sum' incorporates:
             *  Product: '<S2359>/Prod'
             *  Product: '<S2361>/Prod'
             */
            rtb_Sum_ba = (rtu_Rmin * rtu_Rmin) - (rtb_Switch1_l4q *
                rtb_Switch1_l4q);

            /* Switch: '<S2360>/Switch' */
            if (rtb_Sum_ba >= 0.0F)
            {
                /* Switch: '<S2360>/Switch' incorporates:
                 *  Sqrt: '<S2360>/Sqrt'
                 */
                rtb_Sum_ba = sqrtf(rtb_Sum_ba);
            }
            else
            {
                /* Switch: '<S2360>/Switch' incorporates:
                 *  Constant: '<S2360>/Zero'
                 */
                rtb_Sum_ba = 0.0F;
            }

            /* End of Switch: '<S2360>/Switch' */

            /* If: '<S2352>/If' incorporates:
             *  Gain: '<S2352>/Gain'
             *  Logic: '<S2352>/Logical'
             *  Logic: '<S2352>/Logical1'
             *  RelationalOperator: '<S2352>/Comparison'
             *  RelationalOperator: '<S2352>/Comparison1'
             *  RelationalOperator: '<S2352>/Comparison3'
             *  RelationalOperator: '<S2352>/Comparison4'
             */
            if ((rtu_Ymin <= rtb_Sum_ba) && (rtb_Sum_ba <= rtu_Ymax))
            {
                /* Outputs for IfAction SubSystem: '<S2352>/Block6p4p1p1' incorporates:
                 *  ActionPort: '<S2356>/Action Port'
                 */
                /* Gain: '<S2362>/Gain' */
                *rty_Y_Intersection = rtb_Sum_ba;

                /* End of Outputs for SubSystem: '<S2352>/Block6p4p1p1' */
            }
            else if ((rtu_Ymin <= (-rtb_Sum_ba)) && ((-rtb_Sum_ba) <= rtu_Ymax))
            {
                /* Outputs for IfAction SubSystem: '<S2352>/Block6p4p1p2' incorporates:
                 *  ActionPort: '<S2357>/Action Port'
                 */
                /* Gain: '<S2363>/Gain' incorporates:
                 *  Gain: '<S2352>/Gain'
                 */
                *rty_Y_Intersection = -rtb_Sum_ba;

                /* End of Outputs for SubSystem: '<S2352>/Block6p4p1p2' */
            }
            else
            {
                /* Outputs for IfAction SubSystem: '<S2352>/Block6p4p1p3' incorporates:
                 *  ActionPort: '<S2358>/Action Port'
                 */
                VDDR_ac_Block6p4p1p3(rtu_Ymin, rtu_Ymax, rty_Y_Intersection);

                /* End of Outputs for SubSystem: '<S2352>/Block6p4p1p3' */
            }

            /* End of If: '<S2352>/If' */
            /* End of Outputs for SubSystem: '<S2271>/Block6p4p1' */
        }
        else
        {
            /* Outputs for IfAction SubSystem: '<S2271>/Block6p4p2' incorporates:
             *  ActionPort: '<S2353>/Action Port'
             */
            VDDR_ac_Block6p4p1p3(rtu_Ymin, rtu_Ymax, rty_Y_Intersection);

            /* End of Outputs for SubSystem: '<S2271>/Block6p4p2' */
        }

        /* End of If: '<S2271>/If' */

        /* Gain: '<S2355>/Gain' */
        *rty_X_Intersection = rtb_Switch1_l4q;

        /* End of Outputs for SubSystem: '<S2059>/Block6p4' */
    }

    /* End of If: '<S2059>/If1' */
}

#endif

/*
 * Output and update for atomic system:
 *    '<S2045>/Subsystem3'
 *    '<S2689>/Subsystem3'
 *    '<S6266>/Subsystem3'
 *    '<S6910>/Subsystem3'
 */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Subsystem3(VAR(float32, AUTOMATIC)
    rtu_X_Min, VAR(float32, AUTOMATIC) rtu_X_Max, VAR(float32, AUTOMATIC)
    rtu_Y_Min, VAR(float32, AUTOMATIC) rtu_Y_Max, VAR(float32, AUTOMATIC)
    rtu_R_Min, VAR(float32, AUTOMATIC) rtu_R_Miax, VAR(boolean, AUTOMATIC)
    rtu_u1, VAR(boolean, AUTOMATIC) rtu_u2, VAR(boolean, AUTOMATIC) rtu_u3, VAR
    (boolean, AUTOMATIC) rtu_u4, VAR(boolean, AUTOMATIC) rtu_u5, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_Y_Lmt, P2VAR(B_Subsystem3_VDDR_ac_T, AUTOMATIC,
    VDDR_VAR_INIT) localB)
{
    /* If: '<S2048>/If1' */
    if (rtu_u1)
    {
        /* Outputs for IfAction SubSystem: '<S2048>/Block1' incorporates:
         *  ActionPort: '<S2054>/Action_Port'
         */
        VDDR_ac_Block1(rtu_X_Min, rtu_X_Max, rtu_Y_Min, rtu_Y_Max,
                       &localB->Merge2, rty_Y_Lmt);

        /* End of Outputs for SubSystem: '<S2048>/Block1' */
    }
    else if (rtu_u2 && rtu_u3)
    {
        /* Outputs for IfAction SubSystem: '<S2048>/Block2' incorporates:
         *  ActionPort: '<S2055>/Action_Port'
         */
        VDDR_ac_Block2(rtu_X_Min, rtu_X_Max, rtu_Y_Min, rtu_Y_Max, rtu_R_Min,
                       &localB->Merge2, rty_Y_Lmt, &localB->Block2);

        /* End of Outputs for SubSystem: '<S2048>/Block2' */
    }
    else if (rtu_u2)
    {
        /* Outputs for IfAction SubSystem: '<S2048>/Block3' incorporates:
         *  ActionPort: '<S2056>/Action_Port'
         */
        VDDR_ac_Block3(rtu_X_Min, rtu_X_Max, rtu_Y_Min, rtu_Y_Max, rtu_R_Min,
                       &localB->Merge2, rty_Y_Lmt, &localB->Block3);

        /* End of Outputs for SubSystem: '<S2048>/Block3' */
    }
    else if (rtu_u4)
    {
        /* Outputs for IfAction SubSystem: '<S2048>/Block4' incorporates:
         *  ActionPort: '<S2057>/Action_Port'
         */
        VDDR_ac_Block4(rtu_X_Min, rtu_X_Max, rtu_Y_Min, rtu_Y_Max, rtu_R_Min,
                       rtu_R_Miax, &localB->Merge2, rty_Y_Lmt, &localB->Block4);

        /* End of Outputs for SubSystem: '<S2048>/Block4' */
    }
    else if (rtu_u5)
    {
        /* Outputs for IfAction SubSystem: '<S2048>/Block5' incorporates:
         *  ActionPort: '<S2058>/Action_Port'
         */
        VDDR_ac_Block5(rtu_X_Min, rtu_X_Max, rtu_Y_Min, rtu_Y_Max, rtu_R_Min,
                       rtu_R_Miax, &localB->Merge2, rty_Y_Lmt, &localB->Block5);

        /* End of Outputs for SubSystem: '<S2048>/Block5' */
    }
    else
    {
        /* Outputs for IfAction SubSystem: '<S2048>/Block6' incorporates:
         *  ActionPort: '<S2059>/Action Port'
         */
        VDDR_ac_Block6(rtu_X_Min, rtu_X_Max, rtu_Y_Min, rtu_Y_Max, rtu_R_Min,
                       rtu_R_Miax, &localB->Merge2, rty_Y_Lmt);

        /* End of Outputs for SubSystem: '<S2048>/Block6' */
    }

    /* End of If: '<S2048>/If1' */
}

#endif

/*
 * Output and update for atomic system:
 *    '<S1724>/Subsystem3'
 *    '<S2368>/Subsystem3'
 *    '<S5945>/Subsystem3'
 *    '<S6589>/Subsystem3'
 */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Subsystem3_k(VAR(float32, AUTOMATIC)
    rtu_X_Min, VAR(float32, AUTOMATIC) rtu_X_Max, VAR(float32, AUTOMATIC)
    rtu_Y_Min, VAR(float32, AUTOMATIC) rtu_Y_Max, VAR(float32, AUTOMATIC)
    rtu_R_Min, VAR(float32, AUTOMATIC) rtu_R_Miax, VAR(boolean, AUTOMATIC)
    rtu_u1, VAR(boolean, AUTOMATIC) rtu_u2, VAR(boolean, AUTOMATIC) rtu_u3, VAR
    (boolean, AUTOMATIC) rtu_u4, VAR(boolean, AUTOMATIC) rtu_u5, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_X_Lmt, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_Y_Lmt, P2VAR(B_Subsystem3_VDDR_ac_g_T, AUTOMATIC, VDDR_VAR_INIT) localB)
{
    /* If: '<S1727>/If1' */
    if (rtu_u1)
    {
        /* Outputs for IfAction SubSystem: '<S1727>/Block1' incorporates:
         *  ActionPort: '<S1733>/Action_Port'
         */
        VDDR_ac_Block1(rtu_X_Min, rtu_X_Max, rtu_Y_Min, rtu_Y_Max, rty_X_Lmt,
                       rty_Y_Lmt);

        /* End of Outputs for SubSystem: '<S1727>/Block1' */
    }
    else if (rtu_u2 && rtu_u3)
    {
        /* Outputs for IfAction SubSystem: '<S1727>/Block2' incorporates:
         *  ActionPort: '<S1734>/Action_Port'
         */
        VDDR_ac_Block2(rtu_X_Min, rtu_X_Max, rtu_Y_Min, rtu_Y_Max, rtu_R_Min,
                       rty_X_Lmt, rty_Y_Lmt, &localB->Block2);

        /* End of Outputs for SubSystem: '<S1727>/Block2' */
    }
    else if (rtu_u2)
    {
        /* Outputs for IfAction SubSystem: '<S1727>/Block3' incorporates:
         *  ActionPort: '<S1735>/Action_Port'
         */
        VDDR_ac_Block3(rtu_X_Min, rtu_X_Max, rtu_Y_Min, rtu_Y_Max, rtu_R_Min,
                       rty_X_Lmt, rty_Y_Lmt, &localB->Block3);

        /* End of Outputs for SubSystem: '<S1727>/Block3' */
    }
    else if (rtu_u4)
    {
        /* Outputs for IfAction SubSystem: '<S1727>/Block4' incorporates:
         *  ActionPort: '<S1736>/Action_Port'
         */
        VDDR_ac_Block4(rtu_X_Min, rtu_X_Max, rtu_Y_Min, rtu_Y_Max, rtu_R_Min,
                       rtu_R_Miax, rty_X_Lmt, rty_Y_Lmt, &localB->Block4);

        /* End of Outputs for SubSystem: '<S1727>/Block4' */
    }
    else if (rtu_u5)
    {
        /* Outputs for IfAction SubSystem: '<S1727>/Block5' incorporates:
         *  ActionPort: '<S1737>/Action_Port'
         */
        VDDR_ac_Block5(rtu_X_Min, rtu_X_Max, rtu_Y_Min, rtu_Y_Max, rtu_R_Min,
                       rtu_R_Miax, rty_X_Lmt, rty_Y_Lmt, &localB->Block5);

        /* End of Outputs for SubSystem: '<S1727>/Block5' */
    }
    else
    {
        /* Outputs for IfAction SubSystem: '<S1727>/Block6' incorporates:
         *  ActionPort: '<S1738>/Action Port'
         */
        VDDR_ac_Block6(rtu_X_Min, rtu_X_Max, rtu_Y_Min, rtu_Y_Max, rtu_R_Min,
                       rtu_R_Miax, rty_X_Lmt, rty_Y_Lmt);

        /* End of Outputs for SubSystem: '<S1727>/Block6' */
    }

    /* End of If: '<S1727>/If1' */
}

#endif

/*
 * Output and update for action system:
 *    '<S1335>/If Action Subsystem'
 *    '<S1449>/If Action Subsystem'
 *    '<S1482>/If Action Subsystem'
 *    '<S1517>/If Action Subsystem'
 *    '<S1532>/If Action Subsystem'
 *    '<S5556>/If Action Subsystem'
 *    '<S5670>/If Action Subsystem'
 *    '<S5703>/If Action Subsystem'
 *    '<S5738>/If Action Subsystem'
 *    '<S5753>/If Action Subsystem'
 */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_IfActionSubsystem_j(VAR(float32,
    AUTOMATIC) rtu_In1, VAR(float32, AUTOMATIC) rtu_In2, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_OutputParameter, P2VAR(boolean, AUTOMATIC,
    VDDR_VAR_INIT) rty_OutputParameter1)
{
    float32 rtb_Negation1_b;

    /* Switch: '<S1343>/Switch' */
    if (rtu_In1 >= 0.0F)
    {
        /* Gain: '<S1338>/Negation1' incorporates:
         *  Sqrt: '<S1343>/Sqrt'
         */
        rtb_Negation1_b = -sqrtf(rtu_In1);
    }
    else
    {
        /* Gain: '<S1338>/Negation1' incorporates:
         *  Constant: '<S1343>/Zero'
         */
        rtb_Negation1_b = -0.0F;
    }

    /* End of Switch: '<S1343>/Switch' */

    /* RelationalOperator: '<S1338>/Greater Than or Equal ' */
    *rty_OutputParameter1 = (rtb_Negation1_b <= rtu_In2);

    /* Gain: '<S1342>/Gain' */
    *rty_OutputParameter = rtb_Negation1_b;
}

#endif

/*
 * Output and update for action system:
 *    '<S1371>/If Action Subsystem'
 *    '<S1310>/If Action Subsystem2'
 *    '<S5592>/If Action Subsystem'
 *    '<S5531>/If Action Subsystem2'
 */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_IfActionSubsystem_m(VAR(float32,
    AUTOMATIC) rtu_Tx_Tang, VAR(float32, AUTOMATIC) rtu_Ty_Tang, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_OutputParameter1, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_OutputParameter2)
{
    /* Gain: '<S1383>/Gain' */
    *rty_OutputParameter1 = rtu_Tx_Tang;

    /* Gain: '<S1384>/Gain' */
    *rty_OutputParameter2 = rtu_Ty_Tang;
}

#endif

/*
 * Output and update for action system:
 *    '<S1434>/If Action Subsystem1'
 *    '<S1451>/If Action Subsystem1'
 *    '<S5655>/If Action Subsystem1'
 *    '<S5672>/If Action Subsystem1'
 */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_IfActionSubsystem1_o(VAR(float32,
    AUTOMATIC) rtu_Tx_Max, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_OutputParameter, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_OutputParameter1)
{
    /* Gain: '<S1447>/Gain' */
    *rty_OutputParameter = rtu_Tx_Max;

    /* Gain: '<S1448>/Gain' incorporates:
     *  Constant: '<S1439>/Constant Value'
     */
    *rty_OutputParameter1 = 0.0F;
}

#endif

/*
 * Output and update for action system:
 *    '<S1423>/If Action Subsystem'
 *    '<S1474>/If Action Subsystem'
 *    '<S5644>/If Action Subsystem'
 *    '<S5695>/If Action Subsystem'
 */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_IfActionSubsystem_c(VAR(float32,
    AUTOMATIC) rtu_TrqIntrsctn, VAR(float32, AUTOMATIC) rtu_Ty_Max, P2VAR
    (float32, AUTOMATIC, VDDR_VAR_INIT) rty_OutputParameter1, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_OutputParameter2)
{
    /* Gain: '<S1458>/Gain' */
    *rty_OutputParameter1 = rtu_TrqIntrsctn;

    /* Gain: '<S1459>/Gain' */
    *rty_OutputParameter2 = rtu_Ty_Max;
}

#endif

/*
 * Output and update for action system:
 *    '<S1451>/If Action Subsystem'
 *    '<S1484>/If Action Subsystem'
 *    '<S1478>/If Action Subsystem'
 *    '<S5672>/If Action Subsystem'
 *    '<S5705>/If Action Subsystem'
 *    '<S5699>/If Action Subsystem'
 */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_IfActionSubsystem_g(VAR(float32,
    AUTOMATIC) rtu_Tx_Max, VAR(float32, AUTOMATIC) rtu_Trq_Intrsctn, P2VAR
    (float32, AUTOMATIC, VDDR_VAR_INIT) rty_OutputParameter1, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_OutputParameter2)
{
    /* Gain: '<S1469>/Gain' */
    *rty_OutputParameter1 = rtu_Tx_Max;

    /* Gain: '<S1470>/Gain' */
    *rty_OutputParameter2 = rtu_Trq_Intrsctn;
}

#endif

/*
 * Output and update for action system:
 *    '<S1484>/If Action Subsystem1'
 *    '<S1508>/If Action Subsystem1'
 *    '<S1477>/If Action Subsystem1'
 *    '<S1478>/If Action Subsystem1'
 *    '<S1310>/If Action Subsystem5'
 *    '<S5705>/If Action Subsystem1'
 *    '<S5729>/If Action Subsystem1'
 *    '<S5698>/If Action Subsystem1'
 *    '<S5699>/If Action Subsystem1'
 *    '<S5531>/If Action Subsystem5'
 */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_IfActionSubsystem1_d(VAR(float32,
    AUTOMATIC) rtu_Tx_Max, VAR(float32, AUTOMATIC) rtu_Ty_Min, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_OutputParameter1, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_OutputParameter2)
{
    /* Gain: '<S1504>/Gain' */
    *rty_OutputParameter1 = rtu_Tx_Max;

    /* Gain: '<S1505>/Gain' */
    *rty_OutputParameter2 = rtu_Ty_Min;
}

#endif

/*
 * Output and update for action system:
 *    '<S1570>/If Action Subsystem'
 *    '<S1667>/If Action Subsystem'
 *    '<S1607>/If Action Subsystem'
 *    '<S1625>/If Action Subsystem'
 *    '<S5791>/If Action Subsystem'
 *    '<S5888>/If Action Subsystem'
 *    '<S5828>/If Action Subsystem'
 *    '<S5846>/If Action Subsystem'
 */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_IfActionSubsystem_n(VAR(float32,
    AUTOMATIC) rtu_In1, VAR(float32, AUTOMATIC) rtu_In2, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_OutputParameter, P2VAR(boolean, AUTOMATIC,
    VDDR_VAR_INIT) rty_OutputParameter1)
{
    float32 rtb_Switch_g3;

    /* Switch: '<S1578>/Switch' */
    if (rtu_In1 >= 0.0F)
    {
        /* Switch: '<S1578>/Switch' incorporates:
         *  Sqrt: '<S1578>/Sqrt'
         */
        rtb_Switch_g3 = sqrtf(rtu_In1);
    }
    else
    {
        /* Switch: '<S1578>/Switch' incorporates:
         *  Constant: '<S1578>/Zero'
         */
        rtb_Switch_g3 = 0.0F;
    }

    /* End of Switch: '<S1578>/Switch' */

    /* RelationalOperator: '<S1573>/Greater Than or Equal ' */
    *rty_OutputParameter1 = (rtb_Switch_g3 <= rtu_In2);

    /* Gain: '<S1577>/Gain' */
    *rty_OutputParameter = rtb_Switch_g3;
}

#endif

/*
 * Output and update for action system:
 *    '<S1561>/If Action Subsystem'
 *    '<S1664>/If Action Subsystem'
 *    '<S1621>/If Action Subsystem'
 *    '<S5782>/If Action Subsystem'
 *    '<S5885>/If Action Subsystem'
 *    '<S5842>/If Action Subsystem'
 */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_IfActionSubsystem_a(VAR(float32,
    AUTOMATIC) rtu_TrqIntrsctn, VAR(float32, AUTOMATIC) rtu_Ty_Max, P2VAR
    (float32, AUTOMATIC, VDDR_VAR_INIT) rty_OutputParameter1, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_OutputParameter2)
{
    /* Gain: '<S1579>/Gain' */
    *rty_OutputParameter1 = rtu_TrqIntrsctn;

    /* Gain: '<S1580>/Gain' */
    *rty_OutputParameter2 = rtu_Ty_Max;
}

#endif

/*
 * Output and update for action system:
 *    '<S1664>/If Action Subsystem1'
 *    '<S1621>/If Action Subsystem1'
 *    '<S5885>/If Action Subsystem1'
 *    '<S5842>/If Action Subsystem1'
 */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_IfActionSubsystem1_n(VAR(float32,
    AUTOMATIC) rtu_Tx_Max, VAR(float32, AUTOMATIC) rtu_R_Min, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_OutputParameter1, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_OutputParameter2)
{
    float32 rtb_Subtraction1_b;

    /* Sum: '<S1678>/Subtraction1' incorporates:
     *  Product: '<S1681>/Prod'
     *  Product: '<S1683>/Prod'
     */
    rtb_Subtraction1_b = (rtu_R_Min * rtu_R_Min) - (rtu_Tx_Max * rtu_Tx_Max);

    /* Switch: '<S1680>/Switch1' incorporates:
     *  Constant: '<S1678>/Constant Value2'
     *  RelationalOperator: '<S1678>/Greater Than or Equal '
     */
    if (rtb_Subtraction1_b >= 0.0F)
    {
        /* Switch: '<S1680>/Switch1' incorporates:
         *  Sqrt: '<S1682>/Sqrt'
         *  Switch: '<S1682>/Switch'
         */
        rtb_Subtraction1_b = sqrtf(rtb_Subtraction1_b);
    }
    else
    {
        /* Switch: '<S1680>/Switch1' incorporates:
         *  Constant: '<S1678>/Constant Value1'
         */
        rtb_Subtraction1_b = 0.0F;
    }

    /* End of Switch: '<S1680>/Switch1' */

    /* Gain: '<S1669>/Negation' */
    *rty_OutputParameter2 = -rtb_Subtraction1_b;

    /* Gain: '<S1679>/Gain' */
    *rty_OutputParameter1 = rtu_Tx_Max;
}

#endif

/*
 * Output and update for atomic system:
 *    '<S1666>/CheckRad'
 *    '<S1687>/CheckRad'
 *    '<S1687>/CheckRad1'
 *    '<S1622>/CheckRad'
 *    '<S1643>/CheckRad'
 *    '<S1643>/CheckRad1'
 *    '<S5887>/CheckRad'
 *    '<S5908>/CheckRad'
 *    '<S5908>/CheckRad1'
 *    '<S5843>/CheckRad'
 *    ...
 */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_CheckRad(VAR(float32, AUTOMATIC)
    rtu_Rad, P2VAR(B_CheckRad_VDDR_ac_T, AUTOMATIC, VDDR_VAR_INIT) localB)
{
    /* Logic: '<S1686>/Logical Operator' incorporates:
     *  Abs: '<S1686>/Abs'
     *  Constant: '<S1686>/Constant'
     *  Constant: '<S1686>/Constant1'
     *  RelationalOperator: '<S1686>/Relational Operator'
     *  RelationalOperator: '<S1686>/Relational Operator1'
     */
    localB->LogicalOperator = ((rtu_Rad > 0.0F) || (fabsf(rtu_Rad) < 1.0E-5F));
}

#endif

/*
 * Output and update for action system:
 *    '<S1666>/OptVld'
 *    '<S1622>/OptVld'
 *    '<S5887>/OptVld'
 *    '<S5843>/OptVld'
 */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_OptVld(VAR(float32, AUTOMATIC)
    rtu_TxOpt, VAR(float32, AUTOMATIC) rtu_TyOpt, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_TxSol, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_TySol)
{
    /* Inport: '<S1690>/TxOpt' */
    *rty_TxSol = rtu_TxOpt;

    /* Inport: '<S1690>/TyOpt' */
    *rty_TySol = rtu_TyOpt;
}

#endif

/*
 * Output and update for atomic system:
 *    '<S1687>/Comp1'
 *    '<S1687>/Comp2'
 *    '<S1643>/Comp1'
 *    '<S1643>/Comp2'
 *    '<S5908>/Comp1'
 *    '<S5908>/Comp2'
 *    '<S5864>/Comp1'
 *    '<S5864>/Comp2'
 */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Comp1(VAR(float32, AUTOMATIC) rtu_In1,
    VAR(float32, AUTOMATIC) rtu_In2, P2VAR(B_Comp1_VDDR_ac_T, AUTOMATIC,
    VDDR_VAR_INIT) localB)
{
    /* RelationalOperator: '<S1697>/Relational Operator1' incorporates:
     *  Abs: '<S1697>/Abs'
     *  Constant: '<S1697>/Constant1'
     *  Sum: '<S1697>/Subtract'
     */
    localB->RelationalOperator1 = (fabsf(rtu_In1 - rtu_In2) < 1.0E-5F);
}

#endif

/*
 * Output and update for action system:
 *    '<S1687>/Pt1Vld'
 *    '<S1687>/Pt2Vld'
 *    '<S1687>/ELSE'
 *    '<S1643>/Pt1Vld'
 *    '<S1643>/Pt2Vld'
 *    '<S1643>/ELSE'
 *    '<S5908>/Pt1Vld'
 *    '<S5908>/Pt2Vld'
 *    '<S5908>/ELSE'
 *    '<S5864>/Pt1Vld'
 *    ...
 */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Pt1Vld(VAR(float32, AUTOMATIC)
    rtu_TxPt, VAR(float32, AUTOMATIC) rtu_TyPt, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_TxSol, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_TySol)
{
    /* Inport: '<S1700>/TxPt' */
    *rty_TxSol = rtu_TxPt;

    /* Inport: '<S1700>/TyPt' */
    *rty_TySol = rtu_TyPt;
}

#endif

/*
 * Output and update for action system:
 *    '<S1600>/HSCR_MinOrMaxSoln'
 *    '<S1609>/HSCR_ChooseMinOrMaxSoln'
 *    '<S5821>/HSCR_MinOrMaxSoln'
 *    '<S5830>/HSCR_ChooseMinOrMaxSoln'
 * Common block description:
 *   x.x
 */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_HSCR_MinOrMaxSoln(VAR(float32,
    AUTOMATIC) rtu_X_max, VAR(float32, AUTOMATIC) rtu_Y_max, VAR(float32,
    AUTOMATIC) rtu_X_min, VAR(float32, AUTOMATIC) rtu_Y_min, VAR(float32,
    AUTOMATIC) rtu_Tim_Donut_Slope, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_TxSol, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_TySol)
{
    /* Switch: '<S1684>/Switch1' incorporates:
     *  Product: '<S1665>/Multiplication'
     *  RelationalOperator: '<S1665>/Greater Than or Equal '
     *  Sum: '<S1665>/Subtraction'
     *  Sum: '<S1665>/Summation'
     *  Switch: '<S1685>/Switch1'
     */
    if ((((rtu_X_max - rtu_X_min) * rtu_Tim_Donut_Slope) + rtu_Y_min) >=
            rtu_Y_max)
    {
        *rty_TxSol = rtu_X_min;
        *rty_TySol = rtu_Y_min;
    }
    else
    {
        *rty_TxSol = rtu_X_max;
        *rty_TySol = rtu_Y_max;
    }

    /* End of Switch: '<S1684>/Switch1' */
}

#endif

/*
 * Output and update for action system:
 *    '<S1608>/Pbat_Flag true'
 *    '<S1608>/Pbat_Flag False'
 *    '<S5829>/Pbat_Flag true'
 *    '<S5829>/Pbat_Flag False'
 */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Pbat_Flagtrue(VAR(float32, AUTOMATIC)
    rtu_InputParameter, VAR(float32, AUTOMATIC) rtu_InputParameter1, P2VAR
    (float32, AUTOMATIC, VDDR_VAR_INIT) rty_OutputParameter, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_OutputParameter1)
{
    /* Inport: '<S1618>/Input Parameter' */
    *rty_OutputParameter = rtu_InputParameter;

    /* Inport: '<S1618>/Input Parameter1' */
    *rty_OutputParameter1 = rtu_InputParameter1;
}

#endif

/*
 * Output and update for action system:
 *    '<S1247>/PassTxMinTyMax'
 *    '<S1243>/ELSE'
 *    '<S1236>/ ELSE'
 *    '<S5468>/PassTxMinTyMax'
 *    '<S5464>/ELSE'
 *    '<S5457>/ ELSE'
 */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_PassTxMinTyMax(VAR(float32, AUTOMATIC)
    rtu_TxMin, VAR(float32, AUTOMATIC) rtu_TyMax, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_TxCoord, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_TyCoord)
{
    /* Gain: '<S1301>/Gain' */
    *rty_TxCoord = rtu_TxMin;

    /* Gain: '<S1302>/Gain' */
    *rty_TyCoord = rtu_TyMax;
}

#endif

/*
 * Output and update for action system:
 *    '<S1250>/PosRt'
 *    '<S1250>/NegRt'
 *    '<S1274>/None'
 *    '<S1274>/First'
 *    '<S1274>/Second'
 *    '<S1274>/Third'
 *    '<S1274>/Fourth'
 *    '<S1274>/ELSE'
 *    '<S1260>/Corner'
 *    '<S1260>/ELSE'
 *    ...
 */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_PosRt(VAR(float32, AUTOMATIC)
    rtu_TxIn, VAR(float32, AUTOMATIC) rtu_TyIn, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_TxOut, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_TyOut)
{
    /* Inport: '<S1270>/TxIn' */
    *rty_TxOut = rtu_TxIn;

    /* Inport: '<S1270>/TyIn' */
    *rty_TyOut = rtu_TyIn;
}

#endif

/*
 * System initialize for function-call system:
 *    '<S793>/RIPRgnAwd01'
 *    '<S5014>/RIPRgnAwd01'
 */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_RIPRgnAwd01_Init(void)
{
}

#endif

/*
 * Output and update for function-call system:
 *    '<S793>/RIPRgnAwd01'
 *    '<S5014>/RIPRgnAwd01'
 */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_RIPRgnAwd01(VAR(float32, AUTOMATIC)
    rtu_RMin, VAR(float32, AUTOMATIC) rtu_RMax, VAR(float32, AUTOMATIC)
    rtu_TxMin, VAR(float32, AUTOMATIC) rtu_TxMax, VAR(float32, AUTOMATIC)
    rtu_TyMin, VAR(float32, AUTOMATIC) rtu_TyMax, VAR(float32, AUTOMATIC)
    rtu_Tx2Tm1, VAR(float32, AUTOMATIC) rtu_Ty2Tm1, VAR(float32, AUTOMATIC)
    rtu_PBatMin, VAR(float32, AUTOMATIC) rtu_PBatMax, VAR(float32, AUTOMATIC)
    rtu_CSum, VAR(sint16, AUTOMATIC) rtu_Min0Max1, P2VAR(B_RIPRgnAwd01_VDDR_ac_T,
    AUTOMATIC, VDDR_VAR_INIT) localB)
{
    float32 rtb_Abs_lq;
    float32 rtb_Merge1_ix;
    float32 rtb_Merge1_mi;
    float32 rtb_Merge2_pf;
    float32 rtb_Merge3_dw;
    float32 rtb_Merge_b4;
    float32 rtb_Merge_hi;
    float32 rtb_Product_gt;
    float32 rtb_Subtraction_ae;
    float32 rtb_Subtraction_lu;
    float32 rtb_Sum_n2;
    sint16 rtb_LogicalOperator_mv;
    boolean rtb_LogicalOperator_bp;
    boolean rtb_LogicalOperator_kd;

    /* If: '<S1224>/If' incorporates:
     *  Constant: '<S1224>/Constant Value'
     *  RelationalOperator: '<S1224>/Equal'
     *  RelationalOperator: '<S1224>/Equal1'
     */
    if (rtu_Tx2Tm1 == 0.0F)
    {
        /* Outputs for IfAction SubSystem: '<S1224>/Parallel to Tx axis' incorporates:
         *  ActionPort: '<S1230>/Action Port'
         */
        /* If: '<S1230>/If' incorporates:
         *  Constant: '<S1230>/Constant Value2'
         *  Constant: '<S1230>/Constant Value3'
         *  Constant: '<S1724>/Constant Value1'
         *  Constant: '<S1724>/Constant Value2'
         *  Constant: '<S1724>/Constant Value3'
         *  Constant: '<S1724>/Constant Value4'
         *  Constant: '<S2045>/Constant Value1'
         *  Constant: '<S2045>/Constant Value2'
         *  Constant: '<S2045>/Constant Value3'
         *  Constant: '<S2045>/Constant Value4'
         *  Logic: '<S1230>/XOR'
         *  Product: '<S1723>/Multiplication'
         *  Product: '<S1723>/Multiplication1'
         *  RelationalOperator: '<S1230>/Equal'
         *  RelationalOperator: '<S1230>/Greater  Than'
         *  RelationalOperator: '<S1724>/Less Than  or Equal'
         *  RelationalOperator: '<S1724>/Less Than  or Equal1'
         *  RelationalOperator: '<S1724>/Less Than  or Equal2'
         *  RelationalOperator: '<S1724>/Less Than  or Equal3'
         *  RelationalOperator: '<S2045>/Less Than  or Equal'
         *  RelationalOperator: '<S2045>/Less Than  or Equal1'
         *  RelationalOperator: '<S2045>/Less Than  or Equal2'
         *  RelationalOperator: '<S2045>/Less Than  or Equal3'
         */
        if ((rtu_Min0Max1 == 1) != (rtu_Ty2Tm1 > 0.0F))
        {
            /* Outputs for IfAction SubSystem: '<S1230>/Minimum Case' incorporates:
             *  ActionPort: '<S1723>/Action Port'
             */
            /* Outputs for Atomic SubSystem: '<S2045>/Subsystem1' */
            VDDR_ac_Subsystem1(rtu_TxMin, rtu_TxMax, &localB->Subsystem1);

            /* End of Outputs for SubSystem: '<S2045>/Subsystem1' */

            /* Outputs for Atomic SubSystem: '<S2045>/Subsystem2' */
            VDDR_ac_Subsystem2(-rtu_TyMax, -rtu_TyMin, rtu_TxMin, rtu_TxMax,
                               rtu_RMax, &localB->Subsystem2);

            /* End of Outputs for SubSystem: '<S2045>/Subsystem2' */

            /* Outputs for Atomic SubSystem: '<S2045>/Subsystem3' */
            VDDR_ac_Subsystem3(-rtu_TyMax, -rtu_TyMin, rtu_TxMin, rtu_TxMax,
                               rtu_RMin, rtu_RMax, localB->Subsystem2.Logical, (
                                -rtu_TyMin) < 0.0F,
                               localB->Subsystem1.Multiplication <= 0.0F,
                               rtu_TxMax < 0.0F, rtu_TxMin > 0.0F,
                               &localB->Merge, &localB->Subsystem3);

            /* End of Outputs for SubSystem: '<S2045>/Subsystem3' */

            /* Merge: '<S1224>/Merge1' incorporates:
             *  Constant: '<S2045>/Constant Value1'
             *  Constant: '<S2045>/Constant Value2'
             *  Constant: '<S2045>/Constant Value3'
             *  Constant: '<S2045>/Constant Value4'
             *  Product: '<S1723>/Multiplication'
             *  Product: '<S1723>/Multiplication1'
             *  Product: '<S1723>/Multiplication2'
             *  RelationalOperator: '<S2045>/Less Than  or Equal'
             *  RelationalOperator: '<S2045>/Less Than  or Equal1'
             *  RelationalOperator: '<S2045>/Less Than  or Equal2'
             *  RelationalOperator: '<S2045>/Less Than  or Equal3'
             */
            localB->Merge1 = -localB->Subsystem3.Merge2;

            /* End of Outputs for SubSystem: '<S1230>/Minimum Case' */
        }
        else
        {
            /* Outputs for IfAction SubSystem: '<S1230>/Maximum Case' incorporates:
             *  ActionPort: '<S1722>/Action Port'
             */
            /* Outputs for Atomic SubSystem: '<S1724>/Subsystem1' */
            VDDR_ac_Subsystem1(rtu_TxMin, rtu_TxMax, &localB->Subsystem1_l);

            /* End of Outputs for SubSystem: '<S1724>/Subsystem1' */

            /* Outputs for Atomic SubSystem: '<S1724>/Subsystem2' */
            VDDR_ac_Subsystem2(rtu_TyMin, rtu_TyMax, rtu_TxMin, rtu_TxMax,
                               rtu_RMax, &localB->Subsystem2_n);

            /* End of Outputs for SubSystem: '<S1724>/Subsystem2' */

            /* Outputs for Atomic SubSystem: '<S1724>/Subsystem3' */
            VDDR_ac_Subsystem3_k(rtu_TyMin, rtu_TyMax, rtu_TxMin, rtu_TxMax,
                                 rtu_RMin, rtu_RMax,
                                 localB->Subsystem2_n.Logical, rtu_TyMax < 0.0F,
                                 localB->Subsystem1_l.Multiplication <= 0.0F,
                                 rtu_TxMax < 0.0F, rtu_TxMin > 0.0F,
                                 &localB->Merge1, &localB->Merge,
                                 &localB->Subsystem3_k);

            /* End of Outputs for SubSystem: '<S1724>/Subsystem3' */
            /* End of Outputs for SubSystem: '<S1230>/Maximum Case' */
        }

        /* End of If: '<S1230>/If' */
        /* End of Outputs for SubSystem: '<S1224>/Parallel to Tx axis' */
    }
    else if (0.0F == rtu_Ty2Tm1)
    {
        /* Outputs for IfAction SubSystem: '<S1224>/Vertical to Tx axis' incorporates:
         *  ActionPort: '<S1231>/Action Port'
         */
        /* If: '<S1231>/If' incorporates:
         *  Constant: '<S1231>/Constant Value2'
         *  Constant: '<S1231>/Constant Value3'
         *  Constant: '<S2368>/Constant Value1'
         *  Constant: '<S2368>/Constant Value2'
         *  Constant: '<S2368>/Constant Value3'
         *  Constant: '<S2368>/Constant Value4'
         *  Constant: '<S2689>/Constant Value1'
         *  Constant: '<S2689>/Constant Value2'
         *  Constant: '<S2689>/Constant Value3'
         *  Constant: '<S2689>/Constant Value4'
         *  Logic: '<S1231>/XOR'
         *  Product: '<S2367>/Multiplication'
         *  Product: '<S2367>/Multiplication1'
         *  RelationalOperator: '<S1231>/Equal'
         *  RelationalOperator: '<S1231>/Greater  Than'
         *  RelationalOperator: '<S2368>/Less Than  or Equal'
         *  RelationalOperator: '<S2368>/Less Than  or Equal1'
         *  RelationalOperator: '<S2368>/Less Than  or Equal2'
         *  RelationalOperator: '<S2368>/Less Than  or Equal3'
         *  RelationalOperator: '<S2689>/Less Than  or Equal'
         *  RelationalOperator: '<S2689>/Less Than  or Equal1'
         *  RelationalOperator: '<S2689>/Less Than  or Equal2'
         *  RelationalOperator: '<S2689>/Less Than  or Equal3'
         */
        if ((rtu_Min0Max1 == 1) != (rtu_Tx2Tm1 > 0.0F))
        {
            /* Outputs for IfAction SubSystem: '<S1231>/Minimum Case' incorporates:
             *  ActionPort: '<S2367>/Action Port'
             */
            /* Outputs for Atomic SubSystem: '<S2689>/Subsystem1' */
            VDDR_ac_Subsystem1(rtu_TyMin, rtu_TyMax, &localB->Subsystem1_n);

            /* End of Outputs for SubSystem: '<S2689>/Subsystem1' */

            /* Outputs for Atomic SubSystem: '<S2689>/Subsystem2' */
            VDDR_ac_Subsystem2(-rtu_TxMax, -rtu_TxMin, rtu_TyMin, rtu_TyMax,
                               rtu_RMax, &localB->Subsystem2_p);

            /* End of Outputs for SubSystem: '<S2689>/Subsystem2' */

            /* Outputs for Atomic SubSystem: '<S2689>/Subsystem3' */
            VDDR_ac_Subsystem3(-rtu_TxMax, -rtu_TxMin, rtu_TyMin, rtu_TyMax,
                               rtu_RMin, rtu_RMax, localB->Subsystem2_p.Logical,
                               (-rtu_TxMin) < 0.0F,
                               localB->Subsystem1_n.Multiplication <= 0.0F,
                               rtu_TyMax < 0.0F, rtu_TyMin > 0.0F,
                               &localB->Merge1, &localB->Subsystem3_ko);

            /* End of Outputs for SubSystem: '<S2689>/Subsystem3' */

            /* Merge: '<S1224>/Merge' incorporates:
             *  Constant: '<S2689>/Constant Value1'
             *  Constant: '<S2689>/Constant Value2'
             *  Constant: '<S2689>/Constant Value3'
             *  Constant: '<S2689>/Constant Value4'
             *  Product: '<S2367>/Multiplication'
             *  Product: '<S2367>/Multiplication1'
             *  Product: '<S2367>/Multiplication2'
             *  RelationalOperator: '<S2689>/Less Than  or Equal'
             *  RelationalOperator: '<S2689>/Less Than  or Equal1'
             *  RelationalOperator: '<S2689>/Less Than  or Equal2'
             *  RelationalOperator: '<S2689>/Less Than  or Equal3'
             */
            localB->Merge = -localB->Subsystem3_ko.Merge2;

            /* End of Outputs for SubSystem: '<S1231>/Minimum Case' */
        }
        else
        {
            /* Outputs for IfAction SubSystem: '<S1231>/Maximum Case' incorporates:
             *  ActionPort: '<S2366>/Action Port'
             */
            /* Outputs for Atomic SubSystem: '<S2368>/Subsystem1' */
            VDDR_ac_Subsystem1(rtu_TyMin, rtu_TyMax, &localB->Subsystem1_h);

            /* End of Outputs for SubSystem: '<S2368>/Subsystem1' */

            /* Outputs for Atomic SubSystem: '<S2368>/Subsystem2' */
            VDDR_ac_Subsystem2(rtu_TxMin, rtu_TxMax, rtu_TyMin, rtu_TyMax,
                               rtu_RMax, &localB->Subsystem2_i);

            /* End of Outputs for SubSystem: '<S2368>/Subsystem2' */

            /* Outputs for Atomic SubSystem: '<S2368>/Subsystem3' */
            VDDR_ac_Subsystem3_k(rtu_TxMin, rtu_TxMax, rtu_TyMin, rtu_TyMax,
                                 rtu_RMin, rtu_RMax,
                                 localB->Subsystem2_i.Logical, rtu_TxMax < 0.0F,
                                 localB->Subsystem1_h.Multiplication <= 0.0F,
                                 rtu_TyMax < 0.0F, rtu_TyMin > 0.0F,
                                 &localB->Merge, &localB->Merge1,
                                 &localB->Subsystem3_kv);

            /* End of Outputs for SubSystem: '<S2368>/Subsystem3' */
            /* End of Outputs for SubSystem: '<S1231>/Maximum Case' */
        }

        /* End of If: '<S1231>/If' */
        /* End of Outputs for SubSystem: '<S1224>/Vertical to Tx axis' */
    }
    else
    {
        /* Outputs for IfAction SubSystem: '<S1224>/Others' incorporates:
         *  ActionPort: '<S1229>/Action Port'
         */
        /* Sum: '<S1234>/Subtraction' incorporates:
         *  Constant: '<S1234>/Constant Value2'
         *  Product: '<S1234>/Division5'
         */
        rtb_Subtraction_lu = 0.0F - (rtu_Tx2Tm1 / rtu_Ty2Tm1);

        /* If: '<S1234>/If' incorporates:
         *  Constant: '<S1234>/Constant Value'
         *  Constant: '<S1714>/Constant Value'
         *  If: '<S1714>/If'
         *  RelationalOperator: '<S1234>/Greater  Than'
         *  RelationalOperator: '<S1714>/Greater  Than'
         */
        if (rtb_Subtraction_lu > 0.0F)
        {
            /* Outputs for IfAction SubSystem: '<S1234>/Tm1 max w Positive Slope' incorporates:
             *  ActionPort: '<S1715>/Action Port'
             */
            /* If: '<S1715>/If' incorporates:
             *  Constant: '<S1715>/Constant Value'
             *  RelationalOperator: '<S1715>/Greater  Than'
             */
            if (rtu_Tx2Tm1 > 0.0F)
            {
                /* Outputs for IfAction SubSystem: '<S1715>/Positive Tx2Tm1' incorporates:
                 *  ActionPort: '<S1721>/Action Port'
                 */
                /* Merge: '<S1234>/Merge' incorporates:
                 *  Constant: '<S1721>/Constant Value2'
                 */
                rtb_Merge_hi = -1.0F;

                /* Merge: '<S1234>/Merge1' incorporates:
                 *  Constant: '<S1721>/Constant Value3'
                 */
                rtb_Merge1_ix = -1.0F;

                /* End of Outputs for SubSystem: '<S1715>/Positive Tx2Tm1' */
            }
            else
            {
                /* Outputs for IfAction SubSystem: '<S1715>/Negative Tx2Tm1' incorporates:
                 *  ActionPort: '<S1720>/Action Port'
                 */
                /* Merge: '<S1234>/Merge' incorporates:
                 *  Constant: '<S1720>/Constant Value'
                 */
                rtb_Merge_hi = 1.0F;

                /* Merge: '<S1234>/Merge1' incorporates:
                 *  Constant: '<S1720>/Constant Value1'
                 */
                rtb_Merge1_ix = 1.0F;

                /* End of Outputs for SubSystem: '<S1715>/Negative Tx2Tm1' */
            }

            /* End of If: '<S1715>/If' */
            /* End of Outputs for SubSystem: '<S1234>/Tm1 max w Positive Slope' */
        }
        else
        {
            /* Outputs for IfAction SubSystem: '<S1234>/Tm1 max w Negative Slope' incorporates:
             *  ActionPort: '<S1714>/Action Port'
             */
            if (rtu_Tx2Tm1 > 0.0F)
            {
                /* Outputs for IfAction SubSystem: '<S1714>/Positive Tx2Tm1' incorporates:
                 *  ActionPort: '<S1719>/Action Port'
                 */
                /* If: '<S1714>/If' incorporates:
                 *  Constant: '<S1719>/Constant Value2'
                 *  Constant: '<S1719>/Constant Value3'
                 *  Merge: '<S1234>/Merge'
                 *  Merge: '<S1234>/Merge1'
                 */
                rtb_Merge_hi = -1.0F;
                rtb_Merge1_ix = 1.0F;

                /* End of Outputs for SubSystem: '<S1714>/Positive Tx2Tm1' */
            }
            else
            {
                /* Outputs for IfAction SubSystem: '<S1714>/Negative Tx2Tm1' incorporates:
                 *  ActionPort: '<S1718>/Action Port'
                 */
                /* If: '<S1714>/If' incorporates:
                 *  Constant: '<S1718>/Constant Value'
                 *  Constant: '<S1718>/Constant Value1'
                 *  Merge: '<S1234>/Merge'
                 *  Merge: '<S1234>/Merge1'
                 */
                rtb_Merge_hi = 1.0F;
                rtb_Merge1_ix = -1.0F;

                /* End of Outputs for SubSystem: '<S1714>/Negative Tx2Tm1' */
            }

            /* End of Outputs for SubSystem: '<S1234>/Tm1 max w Negative Slope' */
        }

        /* End of If: '<S1234>/If' */

        /* Switch: '<S1716>/Switch1' incorporates:
         *  Constant: '<S1712>/Constant Value1'
         *  RelationalOperator: '<S1712>/Equal'
         *  Switch: '<S1717>/Switch1'
         */
        if (rtu_Min0Max1 == 0)
        {
            /* Switch: '<S1716>/Switch1' incorporates:
             *  Gain: '<S1234>/Negation'
             */
            rtb_Merge_hi = -rtb_Merge_hi;

            /* Switch: '<S1717>/Switch1' incorporates:
             *  Gain: '<S1234>/Negation1'
             */
            rtb_Merge1_ix = -rtb_Merge1_ix;
        }

        /* End of Switch: '<S1716>/Switch1' */

        /* If: '<S1233>/If' incorporates:
         *  Constant: '<S1233>/Constant Value'
         *  RelationalOperator: '<S1233>/Greater  Than'
         */
        if (rtb_Merge_hi > 0.0F)
        {
            /* Outputs for IfAction SubSystem: '<S1233>/Positive Gain' incorporates:
             *  ActionPort: '<S1710>/Action Port'
             */
            /* Merge: '<S1233>/Merge' incorporates:
             *  Inport: '<S1710>/Tx_Min'
             */
            rtb_Merge_b4 = rtu_TxMin;

            /* Merge: '<S1233>/Merge1' incorporates:
             *  Inport: '<S1710>/Tx_Max'
             */
            rtb_Merge1_mi = rtu_TxMax;

            /* End of Outputs for SubSystem: '<S1233>/Positive Gain' */
        }
        else
        {
            /* Outputs for IfAction SubSystem: '<S1233>/Negative gain' incorporates:
             *  ActionPort: '<S1708>/Action Port'
             */
            /* Merge: '<S1233>/Merge1' incorporates:
             *  Constant: '<S1708>/Constant Value'
             *  Sum: '<S1708>/Subtraction'
             */
            rtb_Merge1_mi = 0.0F - rtu_TxMin;

            /* Merge: '<S1233>/Merge' incorporates:
             *  Constant: '<S1708>/Constant Value'
             *  Sum: '<S1708>/Subtraction1'
             */
            rtb_Merge_b4 = 0.0F - rtu_TxMax;

            /* End of Outputs for SubSystem: '<S1233>/Negative gain' */
        }

        /* End of If: '<S1233>/If' */

        /* If: '<S1233>/If1' incorporates:
         *  Constant: '<S1233>/Constant Value1'
         *  RelationalOperator: '<S1233>/Greater  Than1'
         */
        if (rtb_Merge1_ix > 0.0F)
        {
            /* Outputs for IfAction SubSystem: '<S1233>/Positive Gain1' incorporates:
             *  ActionPort: '<S1711>/Action Port'
             */
            /* Merge: '<S1233>/Merge2' incorporates:
             *  Inport: '<S1711>/Ty_Min'
             */
            rtb_Merge2_pf = rtu_TyMin;

            /* Merge: '<S1233>/Merge3' incorporates:
             *  Inport: '<S1711>/Ty_Max'
             */
            rtb_Merge3_dw = rtu_TyMax;

            /* End of Outputs for SubSystem: '<S1233>/Positive Gain1' */
        }
        else
        {
            /* Outputs for IfAction SubSystem: '<S1233>/Negative gain1' incorporates:
             *  ActionPort: '<S1709>/Action Port'
             */
            /* Merge: '<S1233>/Merge3' incorporates:
             *  Constant: '<S1709>/Constant Value'
             *  Sum: '<S1709>/Subtraction'
             */
            rtb_Merge3_dw = 0.0F - rtu_TyMin;

            /* Merge: '<S1233>/Merge2' incorporates:
             *  Constant: '<S1709>/Constant Value'
             *  Sum: '<S1709>/Subtraction1'
             */
            rtb_Merge2_pf = 0.0F - rtu_TyMax;

            /* End of Outputs for SubSystem: '<S1233>/Negative gain1' */
        }

        /* End of If: '<S1233>/If1' */

        /* Abs: '<S1234>/Abs' */
        rtb_Abs_lq = fabsf(rtb_Subtraction_lu);

        /* Outputs for Atomic SubSystem: '<S1229>/HSCL_Tm_DonutIntsc' */

        /* Outputs for IfAction SubSystem: '<S1232>/If Action Subsystem' incorporates:
         *  ActionPort: '<S1238>/Action Port'
         */
        /* Outputs for IfAction SubSystem: '<S1238>/Switch Case Action Subsystem1' incorporates:
         *  ActionPort: '<S1305>/Action Port'
         */
        /* Outputs for IfAction SubSystem: '<S1232>/If Action Subsystem1' incorporates:
         *  ActionPort: '<S1239>/Action Port'
         */
        /* Outputs for IfAction SubSystem: '<S1239>/Switch Case Action Subsystem5' incorporates:
         *  ActionPort: '<S1564>/Action Port'
         */
        /* SwitchCase: '<S1238>/Switch Case' incorporates:
         *  If: '<S1232>/If'
         *  Math: '<S1237>/Square'
         *  Math: '<S1237>/Square1'
         *  Product: '<S1327>/Prod'
         *  Product: '<S1340>/Prod'
         *  Product: '<S1575>/Prod'
         *  Product: '<S1603>/Prod'
         *  SwitchCase: '<S1239>/Switch Case'
         */
        rtb_Product_gt = rtb_Merge_b4 * rtb_Merge_b4;

        /* End of Outputs for SubSystem: '<S1239>/Switch Case Action Subsystem5' */
        /* End of Outputs for SubSystem: '<S1238>/Switch Case Action Subsystem1' */

        /* Outputs for IfAction SubSystem: '<S1238>/Switch Case Action Subsystem2' incorporates:
         *  ActionPort: '<S1306>/Action Port'
         */
        /* Outputs for IfAction SubSystem: '<S1239>/Switch Case Action Subsystem1' incorporates:
         *  ActionPort: '<S1561>/Action Port'
         */
        rtb_Subtraction_ae = rtb_Merge3_dw * rtb_Merge3_dw;

        /* End of Outputs for SubSystem: '<S1239>/Switch Case Action Subsystem1' */
        /* End of Outputs for SubSystem: '<S1238>/Switch Case Action Subsystem2' */
        /* End of Outputs for SubSystem: '<S1232>/If Action Subsystem1' */
        /* End of Outputs for SubSystem: '<S1232>/If Action Subsystem' */

        /* Sum: '<S1237>/Summation' incorporates:
         *  Math: '<S1237>/Square'
         *  Math: '<S1237>/Square1'
         */
        rtb_Subtraction_lu = (rtb_Product_gt + rtb_Subtraction_ae) + rtu_CSum;

        /* If: '<S1232>/If' incorporates:
         *  Constant: '<S1232>/Constant'
         *  Logic: '<S1303>/NOT'
         */
        if (rtu_RMax < 0.0001F)
        {
            /* Outputs for IfAction SubSystem: '<S1232>/RMax0' incorporates:
             *  ActionPort: '<S1240>/Action Port'
             */
            /* Merge: '<S1232>/Merge' incorporates:
             *  Constant: '<S1240>/Constant'
             *  SignalConversion generated from: '<S1240>/Output Parameter'
             */
            localB->Merge_a = 0.0001F;

            /* Merge: '<S1232>/Merge1' incorporates:
             *  Constant: '<S1240>/Constant1'
             *  SignalConversion generated from: '<S1240>/Output Parameter1'
             */
            localB->Merge1_e = 0.0001F;

            /* End of Outputs for SubSystem: '<S1232>/RMax0' */
        }
        else if (rtb_Subtraction_lu > rtu_PBatMax)
        {
            /* Outputs for IfAction SubSystem: '<S1232>/If Action Subsystem' incorporates:
             *  ActionPort: '<S1238>/Action Port'
             */
            /* Outputs for Atomic SubSystem: '<S1238>/HSCL_RegDetPBatMax' */
            /* RelationalOperator: '<S1303>/Less Than  or Equal' incorporates:
             *  Constant: '<S1303>/Constant Value7'
             */
            rtb_LogicalOperator_kd = (rtb_Merge3_dw <= 0.0F);

            /* RelationalOperator: '<S1303>/Greater Than or Equal ' incorporates:
             *  Constant: '<S1303>/Constant Value'
             */
            rtb_LogicalOperator_bp = (rtb_Merge_b4 >= 0.0F);

            /* Outputs for Enabled SubSystem: '<S1303>/Tx_min LT 0' incorporates:
             *  EnablePort: '<S1319>/Enable'
             */
            if (!rtb_LogicalOperator_bp)
            {
                /* RelationalOperator: '<S1319>/Greater Than or Equal 1' incorporates:
                 *  Constant: '<S1319>/Constant Value1'
                 */
                localB->GreaterThanorEqual1 = (rtb_Merge1_mi >= 0.0F);

                /* Logic: '<S1319>/AND1' incorporates:
                 *  Constant: '<S1319>/Constant Value2'
                 *  RelationalOperator: '<S1319>/Less Than  or Equal1'
                 */
                localB->AND1 = ((rtb_Merge2_pf <= 0.0F) &&
                                (localB->GreaterThanorEqual1));

                /* RelationalOperator: '<S1319>/Less Than  or Equal2' incorporates:
                 *  Constant: '<S1319>/Constant Value3'
                 */
                localB->LessThanorEqual2 = (rtb_Merge2_pf <= 0.0F);
            }

            /* End of Outputs for SubSystem: '<S1303>/Tx_min LT 0' */

            /* Switch: '<S1318>/Switch1' incorporates:
             *  Logic: '<S1303>/AND'
             *  Logic: '<S1303>/NOT'
             *  Switch: '<S1318>/Switch2'
             *  Switch: '<S1318>/Switch3'
             *  Switch: '<S1318>/Switch4'
             *  Switch: '<S1318>/Switch5'
             *  Switch: '<S1318>/Switch6'
             */
            if (rtb_LogicalOperator_kd && rtb_LogicalOperator_bp)
            {
                rtb_LogicalOperator_mv = 1;
            }
            else if (rtb_LogicalOperator_bp)
            {
                /* Switch: '<S1318>/Switch2' */
                rtb_LogicalOperator_mv = 2;
            }
            else if (rtb_LogicalOperator_kd)
            {
                /* Switch: '<S1318>/Switch3' incorporates:
                 *  Switch: '<S1318>/Switch2'
                 */
                rtb_LogicalOperator_mv = 3;
            }
            else if (localB->AND1)
            {
                /* Switch: '<S1318>/Switch4' incorporates:
                 *  Switch: '<S1318>/Switch2'
                 *  Switch: '<S1318>/Switch3'
                 */
                rtb_LogicalOperator_mv = 4;
            }
            else if (localB->GreaterThanorEqual1)
            {
                /* Switch: '<S1318>/Switch5' incorporates:
                 *  Switch: '<S1318>/Switch2'
                 *  Switch: '<S1318>/Switch3'
                 *  Switch: '<S1318>/Switch4'
                 */
                rtb_LogicalOperator_mv = 5;
            }
            else if (localB->LessThanorEqual2)
            {
                /* Switch: '<S1318>/Switch6' incorporates:
                 *  Switch: '<S1318>/Switch2'
                 *  Switch: '<S1318>/Switch3'
                 *  Switch: '<S1318>/Switch4'
                 *  Switch: '<S1318>/Switch5'
                 */
                rtb_LogicalOperator_mv = 6;
            }
            else
            {
                rtb_LogicalOperator_mv = 7;
            }

            /* End of Switch: '<S1318>/Switch1' */
            /* End of Outputs for SubSystem: '<S1238>/HSCL_RegDetPBatMax' */

            /* SwitchCase: '<S1238>/Switch Case' */
            switch (rtb_LogicalOperator_mv)
            {
              case 1:
                /* Outputs for IfAction SubSystem: '<S1238>/Switch Case Action Subsystem' incorporates:
                 *  ActionPort: '<S1304>/Action Port'
                 */
                /* Merge: '<S1232>/Merge' incorporates:
                 *  Gain: '<S1320>/Gain'
                 */
                localB->Merge_a = rtb_Merge_b4;

                /* Merge: '<S1232>/Merge1' incorporates:
                 *  Gain: '<S1321>/Gain'
                 */
                localB->Merge1_e = rtb_Merge3_dw;

                /* End of Outputs for SubSystem: '<S1238>/Switch Case Action Subsystem' */
                break;

              case 2:
                /* Outputs for IfAction SubSystem: '<S1238>/Switch Case Action Subsystem1' incorporates:
                 *  ActionPort: '<S1305>/Action Port'
                 */
                /* Sum: '<S1322>/Subtraction' incorporates:
                 *  Product: '<S1328>/Prod'
                 */
                rtb_Merge1_mi = (rtu_RMax * rtu_RMax) - rtb_Product_gt;

                /* If: '<S1322>/If' */
                if (rtb_Merge1_mi >= 0.0F)
                {
                    /* Outputs for IfAction SubSystem: '<S1322>/If Action Subsystem' incorporates:
                     *  ActionPort: '<S1325>/Action Port'
                     */
                    /* Switch: '<S1330>/Switch' incorporates:
                     *  Sqrt: '<S1330>/Sqrt'
                     */
                    rtb_Merge1_mi = sqrtf(rtb_Merge1_mi);

                    /* Merge: '<S1322>/Merge1' incorporates:
                     *  RelationalOperator: '<S1325>/Greater Than or Equal '
                     */
                    rtb_LogicalOperator_kd = (rtb_Merge1_mi >= rtb_Merge2_pf);

                    /* End of Outputs for SubSystem: '<S1322>/If Action Subsystem' */
                }
                else
                {
                    /* Outputs for IfAction SubSystem: '<S1322>/If Action Subsystem1' incorporates:
                     *  ActionPort: '<S1326>/Action Port'
                     */
                    /* Merge: '<S1322>/Merge' incorporates:
                     *  Constant: '<S1326>/Constant Value'
                     *  SignalConversion generated from: '<S1326>/Output Parameter'
                     */
                    rtb_Merge1_mi = 0.0F;

                    /* Merge: '<S1322>/Merge1' incorporates:
                     *  Constant: '<S1326>/Constant Value1'
                     *  SignalConversion generated from: '<S1326>/Output Parameter1'
                     */
                    rtb_LogicalOperator_kd = false;

                    /* End of Outputs for SubSystem: '<S1322>/If Action Subsystem1' */
                }

                /* End of If: '<S1322>/If' */

                /* If: '<S1305>/If' */
                if (rtb_LogicalOperator_kd)
                {
                    /* Outputs for IfAction SubSystem: '<S1305>/If Action Subsystem' incorporates:
                     *  ActionPort: '<S1323>/Action Port'
                     */
                    /* Merge: '<S1232>/Merge' incorporates:
                     *  Gain: '<S1331>/Gain'
                     */
                    localB->Merge_a = rtb_Merge_b4;

                    /* Merge: '<S1232>/Merge1' incorporates:
                     *  Gain: '<S1332>/Gain'
                     */
                    localB->Merge1_e = rtb_Merge1_mi;

                    /* End of Outputs for SubSystem: '<S1305>/If Action Subsystem' */
                }
                else
                {
                    /* Outputs for IfAction SubSystem: '<S1305>/If Action Subsystem1' incorporates:
                     *  ActionPort: '<S1324>/Action Port'
                     */
                    /* Merge: '<S1232>/Merge' incorporates:
                     *  Gain: '<S1333>/Gain'
                     */
                    localB->Merge_a = rtb_Merge_b4;

                    /* Merge: '<S1232>/Merge1' incorporates:
                     *  Constant: '<S1324>/No Solution within Battery Limits PBat Max Exceeded1'
                     *  Gain: '<S1334>/Gain'
                     *  MinMax: '<S1324>/Maximum'
                     */
                    localB->Merge1_e = fmaxf(rtb_Merge2_pf, 0.0F);

                    /* End of Outputs for SubSystem: '<S1305>/If Action Subsystem1' */
                }

                /* End of If: '<S1305>/If' */
                /* End of Outputs for SubSystem: '<S1238>/Switch Case Action Subsystem1' */
                break;

              case 3:
                /* Outputs for IfAction SubSystem: '<S1238>/Switch Case Action Subsystem2' incorporates:
                 *  ActionPort: '<S1306>/Action Port'
                 */
                /* Sum: '<S1335>/Subtraction' incorporates:
                 *  Product: '<S1341>/Prod'
                 */
                rtb_Merge2_pf = (rtu_RMax * rtu_RMax) - rtb_Subtraction_ae;

                /* If: '<S1335>/If' */
                if (rtb_Merge2_pf >= 0.0F)
                {
                    /* Outputs for IfAction SubSystem: '<S1335>/If Action Subsystem' incorporates:
                     *  ActionPort: '<S1338>/Action Port'
                     */
                    VDDR_ac_IfActionSubsystem_j(rtb_Merge2_pf, rtb_Merge1_mi,
                        &rtb_Merge_b4, &rtb_LogicalOperator_kd);

                    /* End of Outputs for SubSystem: '<S1335>/If Action Subsystem' */
                }
                else
                {
                    /* Outputs for IfAction SubSystem: '<S1335>/If Action Subsystem1' incorporates:
                     *  ActionPort: '<S1339>/Action Port'
                     */
                    VDDR_ac_IfActionSubsystem1(&rtb_Merge_b4,
                        &rtb_LogicalOperator_kd);

                    /* End of Outputs for SubSystem: '<S1335>/If Action Subsystem1' */
                }

                /* End of If: '<S1335>/If' */

                /* If: '<S1306>/If' */
                if (rtb_LogicalOperator_kd)
                {
                    /* Outputs for IfAction SubSystem: '<S1306>/If Action Subsystem' incorporates:
                     *  ActionPort: '<S1336>/Action Port'
                     */
                    /* Merge: '<S1232>/Merge' incorporates:
                     *  Gain: '<S1344>/Gain'
                     */
                    localB->Merge_a = rtb_Merge_b4;

                    /* Merge: '<S1232>/Merge1' incorporates:
                     *  Gain: '<S1345>/Gain'
                     */
                    localB->Merge1_e = rtb_Merge3_dw;

                    /* End of Outputs for SubSystem: '<S1306>/If Action Subsystem' */
                }
                else
                {
                    /* Outputs for IfAction SubSystem: '<S1306>/If Action Subsystem1' incorporates:
                     *  ActionPort: '<S1337>/Action Port'
                     */
                    /* Merge: '<S1232>/Merge' incorporates:
                     *  Constant: '<S1337>/No Solution within Battery Limits PBat Max Exceeded1'
                     *  Gain: '<S1347>/Gain'
                     *  MinMax: '<S1337>/Minimum'
                     */
                    localB->Merge_a = fminf(rtb_Merge1_mi, 0.0F);

                    /* Merge: '<S1232>/Merge1' incorporates:
                     *  Gain: '<S1346>/Gain'
                     */
                    localB->Merge1_e = rtb_Merge3_dw;

                    /* End of Outputs for SubSystem: '<S1306>/If Action Subsystem1' */
                }

                /* End of If: '<S1306>/If' */
                /* End of Outputs for SubSystem: '<S1238>/Switch Case Action Subsystem2' */
                break;

              case 4:
                /* Outputs for IfAction SubSystem: '<S1238>/Switch Case Action Subsystem3' incorporates:
                 *  ActionPort: '<S1307>/Action Port'
                 */
                /* Sum: '<S1348>/Subtraction' incorporates:
                 *  Constant: '<S1348>/Constant Value'
                 *  Product: '<S1352>/Prod'
                 */
                rtb_Merge2_pf = (rtb_Abs_lq * rtb_Abs_lq) + 1.0F;

                /* Switch: '<S1353>/Switch' */
                if (rtb_Merge2_pf >= 0.0F)
                {
                    /* Switch: '<S1353>/Switch' incorporates:
                     *  Sqrt: '<S1353>/Sqrt'
                     */
                    rtb_Merge2_pf = sqrtf(rtb_Merge2_pf);
                }
                else
                {
                    /* Switch: '<S1353>/Switch' incorporates:
                     *  Constant: '<S1353>/Zero'
                     */
                    rtb_Merge2_pf = 0.0F;
                }

                /* End of Switch: '<S1353>/Switch' */

                /* Product: '<S1348>/Division' */
                rtb_Merge2_pf = rtu_RMax / rtb_Merge2_pf;

                /* Product: '<S1348>/Multiplication' incorporates:
                 *  Gain: '<S1348>/Negation'
                 */
                rtb_Merge1_mi = rtb_Merge2_pf * (-rtb_Abs_lq);

                /* If: '<S1307>/If' */
                if ((rtb_Merge1_mi >= rtb_Merge_b4) && (rtb_Merge2_pf <=
                        rtb_Merge3_dw))
                {
                    /* Outputs for IfAction SubSystem: '<S1307>/If Action Subsystem' incorporates:
                     *  ActionPort: '<S1349>/Action Port'
                     */
                    /* Merge: '<S1232>/Merge' incorporates:
                     *  Gain: '<S1354>/Gain'
                     */
                    localB->Merge_a = rtb_Merge1_mi;

                    /* Merge: '<S1232>/Merge1' incorporates:
                     *  Gain: '<S1355>/Gain'
                     */
                    localB->Merge1_e = rtb_Merge2_pf;

                    /* End of Outputs for SubSystem: '<S1307>/If Action Subsystem' */
                }
                else if (rtb_Merge2_pf > rtb_Merge3_dw)
                {
                    /* Outputs for IfAction SubSystem: '<S1307>/If Action Subsystem1' incorporates:
                     *  ActionPort: '<S1350>/Action Port'
                     */
                    /* Sum: '<S1356>/Subtraction1' incorporates:
                     *  Product: '<S1359>/Prod'
                     *  Product: '<S1361>/Prod'
                     */
                    rtb_Merge2_pf = (rtu_RMax * rtu_RMax) - (rtb_Merge3_dw *
                        rtb_Merge3_dw);

                    /* Switch: '<S1358>/Switch1' incorporates:
                     *  Constant: '<S1356>/Constant Value2'
                     *  RelationalOperator: '<S1356>/Greater Than or Equal '
                     */
                    if (rtb_Merge2_pf >= 0.0F)
                    {
                        /* Switch: '<S1358>/Switch1' incorporates:
                         *  Sqrt: '<S1360>/Sqrt'
                         *  Switch: '<S1360>/Switch'
                         */
                        rtb_Merge2_pf = sqrtf(rtb_Merge2_pf);
                    }
                    else
                    {
                        /* Switch: '<S1358>/Switch1' incorporates:
                         *  Constant: '<S1356>/Constant Value1'
                         */
                        rtb_Merge2_pf = 0.0F;
                    }

                    /* End of Switch: '<S1358>/Switch1' */

                    /* Merge: '<S1232>/Merge' incorporates:
                     *  Gain: '<S1350>/Negation'
                     */
                    localB->Merge_a = -rtb_Merge2_pf;

                    /* Merge: '<S1232>/Merge1' incorporates:
                     *  Gain: '<S1357>/Gain'
                     */
                    localB->Merge1_e = rtb_Merge3_dw;

                    /* End of Outputs for SubSystem: '<S1307>/If Action Subsystem1' */
                }
                else
                {
                    /* Outputs for IfAction SubSystem: '<S1307>/If Action Subsystem2' incorporates:
                     *  ActionPort: '<S1351>/Action Port'
                     */
                    /* Sum: '<S1362>/Subtraction1' incorporates:
                     *  Product: '<S1366>/Prod'
                     *  Product: '<S1368>/Prod'
                     */
                    rtb_Merge2_pf = (rtu_RMax * rtu_RMax) - (rtb_Merge_b4 *
                        rtb_Merge_b4);

                    /* Switch: '<S1365>/Switch1' incorporates:
                     *  Constant: '<S1362>/Constant Value2'
                     *  RelationalOperator: '<S1362>/Greater Than or Equal '
                     */
                    if (rtb_Merge2_pf >= 0.0F)
                    {
                        /* Merge: '<S1232>/Merge1' incorporates:
                         *  Sqrt: '<S1367>/Sqrt'
                         *  Switch: '<S1365>/Switch1'
                         *  Switch: '<S1367>/Switch'
                         */
                        localB->Merge1_e = sqrtf(rtb_Merge2_pf);
                    }
                    else
                    {
                        /* Merge: '<S1232>/Merge1' incorporates:
                         *  Constant: '<S1362>/Constant Value1'
                         *  Switch: '<S1365>/Switch1'
                         */
                        localB->Merge1_e = 0.0F;
                    }

                    /* End of Switch: '<S1365>/Switch1' */

                    /* Merge: '<S1232>/Merge' incorporates:
                     *  Gain: '<S1364>/Gain'
                     */
                    localB->Merge_a = rtb_Merge_b4;

                    /* End of Outputs for SubSystem: '<S1307>/If Action Subsystem2' */
                }

                /* End of If: '<S1307>/If' */
                /* End of Outputs for SubSystem: '<S1238>/Switch Case Action Subsystem3' */
                break;

              case 5:
                /* Outputs for IfAction SubSystem: '<S1238>/Switch Case Action Subsystem4' incorporates:
                 *  ActionPort: '<S1308>/Action Port'
                 */
                /* Sum: '<S1369>/Subtraction' incorporates:
                 *  Constant: '<S1369>/Constant Value'
                 *  Product: '<S1373>/Prod'
                 */
                rtb_Merge1_mi = (rtb_Abs_lq * rtb_Abs_lq) + 1.0F;

                /* Switch: '<S1374>/Switch' */
                if (rtb_Merge1_mi >= 0.0F)
                {
                    /* Switch: '<S1374>/Switch' incorporates:
                     *  Sqrt: '<S1374>/Sqrt'
                     */
                    rtb_Merge1_mi = sqrtf(rtb_Merge1_mi);
                }
                else
                {
                    /* Switch: '<S1374>/Switch' incorporates:
                     *  Constant: '<S1374>/Zero'
                     */
                    rtb_Merge1_mi = 0.0F;
                }

                /* End of Switch: '<S1374>/Switch' */

                /* Product: '<S1369>/Division' */
                rtb_Merge1_mi = rtu_RMax / rtb_Merge1_mi;

                /* Product: '<S1369>/Multiplication' incorporates:
                 *  Gain: '<S1369>/Negation'
                 */
                rtb_Subtraction_lu = rtb_Merge1_mi * (-rtb_Abs_lq);

                /* If: '<S1308>/If' */
                if (rtb_Merge1_mi >= rtb_Merge3_dw)
                {
                    /* Outputs for IfAction SubSystem: '<S1308>/If Action Subsystem' incorporates:
                     *  ActionPort: '<S1370>/Action Port'
                     */
                    /* Sum: '<S1375>/Subtraction1' incorporates:
                     *  Product: '<S1378>/Prod'
                     *  Product: '<S1380>/Prod'
                     */
                    rtb_Merge2_pf = (rtu_RMax * rtu_RMax) - (rtb_Merge3_dw *
                        rtb_Merge3_dw);

                    /* Switch: '<S1377>/Switch1' incorporates:
                     *  Constant: '<S1375>/Constant Value2'
                     *  RelationalOperator: '<S1375>/Greater Than or Equal '
                     */
                    if (rtb_Merge2_pf >= 0.0F)
                    {
                        /* Switch: '<S1377>/Switch1' incorporates:
                         *  Sqrt: '<S1379>/Sqrt'
                         *  Switch: '<S1379>/Switch'
                         */
                        rtb_Merge2_pf = sqrtf(rtb_Merge2_pf);
                    }
                    else
                    {
                        /* Switch: '<S1377>/Switch1' incorporates:
                         *  Constant: '<S1375>/Constant Value1'
                         */
                        rtb_Merge2_pf = 0.0F;
                    }

                    /* End of Switch: '<S1377>/Switch1' */

                    /* Merge: '<S1232>/Merge' incorporates:
                     *  Gain: '<S1370>/Negation'
                     */
                    localB->Merge_a = -rtb_Merge2_pf;

                    /* Merge: '<S1232>/Merge1' incorporates:
                     *  Gain: '<S1376>/Gain'
                     */
                    localB->Merge1_e = rtb_Merge3_dw;

                    /* End of Outputs for SubSystem: '<S1308>/If Action Subsystem' */
                }
                else if (rtb_Subtraction_lu >= rtb_Merge_b4)
                {
                    /* Outputs for IfAction SubSystem: '<S1308>/If Action Subsystem1' incorporates:
                     *  ActionPort: '<S1371>/Action Port'
                     */
                    /* If: '<S1371>/If' */
                    if (rtb_Merge1_mi >= rtb_Merge2_pf)
                    {
                        /* Outputs for IfAction SubSystem: '<S1371>/If Action Subsystem' incorporates:
                         *  ActionPort: '<S1381>/Action Port'
                         */
                        VDDR_ac_IfActionSubsystem_m(rtb_Subtraction_lu,
                            rtb_Merge1_mi, &localB->Merge_a, &localB->Merge1_e);

                        /* End of Outputs for SubSystem: '<S1371>/If Action Subsystem' */
                    }
                    else
                    {
                        /* Outputs for IfAction SubSystem: '<S1371>/If Action Subsystem1' incorporates:
                         *  ActionPort: '<S1382>/Action Port'
                         */
                        /* Sum: '<S1385>/Subtraction' incorporates:
                         *  Product: '<S1390>/Prod'
                         *  Product: '<S1391>/Prod'
                         */
                        rtb_Merge_b4 = (rtu_RMax * rtu_RMax) - (rtb_Merge2_pf *
                            rtb_Merge2_pf);

                        /* If: '<S1385>/If' */
                        if (rtb_Merge_b4 >= 0.0F)
                        {
                            /* Outputs for IfAction SubSystem: '<S1385>/If Action Subsystem' incorporates:
                             *  ActionPort: '<S1388>/Action Port'
                             */
                            VDDR_ac_IfActionSubsystem(rtb_Merge_b4,
                                &rtb_Merge1_mi, &rtb_LogicalOperator_kd);

                            /* End of Outputs for SubSystem: '<S1385>/If Action Subsystem' */
                        }
                        else
                        {
                            /* Outputs for IfAction SubSystem: '<S1385>/If Action Subsystem1' incorporates:
                             *  ActionPort: '<S1389>/Action Port'
                             */
                            VDDR_ac_IfActionSubsystem1(&rtb_Merge1_mi,
                                &rtb_LogicalOperator_kd);

                            /* End of Outputs for SubSystem: '<S1385>/If Action Subsystem1' */
                        }

                        /* End of If: '<S1385>/If' */

                        /* If: '<S1382>/If' */
                        if (rtb_LogicalOperator_kd)
                        {
                            /* Outputs for IfAction SubSystem: '<S1382>/If Action Subsystem1' incorporates:
                             *  ActionPort: '<S1387>/Action Port'
                             */
                            /* Merge: '<S1232>/Merge' incorporates:
                             *  Gain: '<S1396>/Gain'
                             */
                            localB->Merge_a = rtb_Merge1_mi;

                            /* Merge: '<S1232>/Merge1' incorporates:
                             *  Gain: '<S1395>/Gain'
                             */
                            localB->Merge1_e = rtb_Merge2_pf;

                            /* End of Outputs for SubSystem: '<S1382>/If Action Subsystem1' */
                        }
                        else
                        {
                            /* Outputs for IfAction SubSystem: '<S1382>/If Action Subsystem' incorporates:
                             *  ActionPort: '<S1386>/Action Port'
                             */
                            /* Merge: '<S1232>/Merge' incorporates:
                             *  Constant: '<S1386>/Constant Value'
                             *  Gain: '<S1394>/Gain'
                             */
                            localB->Merge_a = 0.0F;

                            /* Merge: '<S1232>/Merge1' incorporates:
                             *  Gain: '<S1393>/Gain'
                             */
                            localB->Merge1_e = rtb_Merge2_pf;

                            /* End of Outputs for SubSystem: '<S1382>/If Action Subsystem' */
                        }

                        /* End of If: '<S1382>/If' */
                        /* End of Outputs for SubSystem: '<S1371>/If Action Subsystem1' */
                    }

                    /* End of If: '<S1371>/If' */
                    /* End of Outputs for SubSystem: '<S1308>/If Action Subsystem1' */
                }
                else
                {
                    /* Outputs for IfAction SubSystem: '<S1308>/If Action Subsystem2' incorporates:
                     *  ActionPort: '<S1372>/Action Port'
                     */
                    /* Sum: '<S1397>/Subtraction' incorporates:
                     *  Product: '<S1402>/Prod'
                     *  Product: '<S1403>/Prod'
                     */
                    rtb_Merge1_mi = (rtu_RMax * rtu_RMax) - (rtb_Merge_b4 *
                        rtb_Merge_b4);

                    /* If: '<S1397>/If' */
                    if (rtb_Merge1_mi >= 0.0F)
                    {
                        /* Outputs for IfAction SubSystem: '<S1397>/If Action Subsystem' incorporates:
                         *  ActionPort: '<S1400>/Action Port'
                         */
                        /* Switch: '<S1405>/Switch' incorporates:
                         *  Sqrt: '<S1405>/Sqrt'
                         */
                        rtb_Merge1_mi = sqrtf(rtb_Merge1_mi);

                        /* Merge: '<S1397>/Merge1' incorporates:
                         *  RelationalOperator: '<S1400>/Greater Than or Equal '
                         */
                        rtb_LogicalOperator_kd = (rtb_Merge1_mi >= rtb_Merge2_pf);

                        /* End of Outputs for SubSystem: '<S1397>/If Action Subsystem' */
                    }
                    else
                    {
                        /* Outputs for IfAction SubSystem: '<S1397>/If Action Subsystem1' incorporates:
                         *  ActionPort: '<S1401>/Action Port'
                         */
                        /* Merge: '<S1397>/Merge' incorporates:
                         *  Constant: '<S1401>/Constant Value'
                         *  SignalConversion generated from: '<S1401>/Output Parameter'
                         */
                        rtb_Merge1_mi = 0.0F;

                        /* Merge: '<S1397>/Merge1' incorporates:
                         *  Constant: '<S1401>/Constant Value1'
                         *  SignalConversion generated from: '<S1401>/Output Parameter1'
                         */
                        rtb_LogicalOperator_kd = false;

                        /* End of Outputs for SubSystem: '<S1397>/If Action Subsystem1' */
                    }

                    /* End of If: '<S1397>/If' */

                    /* If: '<S1372>/If' */
                    if (rtb_LogicalOperator_kd)
                    {
                        /* Outputs for IfAction SubSystem: '<S1372>/If Action Subsystem' incorporates:
                         *  ActionPort: '<S1398>/Action Port'
                         */
                        /* Merge: '<S1232>/Merge' incorporates:
                         *  Gain: '<S1407>/Gain'
                         */
                        localB->Merge_a = rtb_Merge_b4;

                        /* Merge: '<S1232>/Merge1' incorporates:
                         *  Gain: '<S1406>/Gain'
                         */
                        localB->Merge1_e = rtb_Merge1_mi;

                        /* End of Outputs for SubSystem: '<S1372>/If Action Subsystem' */
                    }
                    else
                    {
                        /* Outputs for IfAction SubSystem: '<S1372>/If Action Subsystem1' incorporates:
                         *  ActionPort: '<S1399>/Action Port'
                         */
                        /* Sum: '<S1408>/Subtraction' incorporates:
                         *  Product: '<S1413>/Prod'
                         *  Product: '<S1414>/Prod'
                         */
                        rtb_Merge_b4 = (rtu_RMax * rtu_RMax) - (rtb_Merge2_pf *
                            rtb_Merge2_pf);

                        /* If: '<S1408>/If' */
                        if (rtb_Merge_b4 >= 0.0F)
                        {
                            /* Outputs for IfAction SubSystem: '<S1408>/If Action Subsystem' incorporates:
                             *  ActionPort: '<S1411>/Action Port'
                             */
                            VDDR_ac_IfActionSubsystem(rtb_Merge_b4,
                                &rtb_Merge1_mi, &rtb_LogicalOperator_kd);

                            /* End of Outputs for SubSystem: '<S1408>/If Action Subsystem' */
                        }
                        else
                        {
                            /* Outputs for IfAction SubSystem: '<S1408>/If Action Subsystem1' incorporates:
                             *  ActionPort: '<S1412>/Action Port'
                             */
                            VDDR_ac_IfActionSubsystem1(&rtb_Merge1_mi,
                                &rtb_LogicalOperator_kd);

                            /* End of Outputs for SubSystem: '<S1408>/If Action Subsystem1' */
                        }

                        /* End of If: '<S1408>/If' */

                        /* If: '<S1399>/If' */
                        if (rtb_LogicalOperator_kd)
                        {
                            /* Outputs for IfAction SubSystem: '<S1399>/If Action Subsystem' incorporates:
                             *  ActionPort: '<S1409>/Action Port'
                             */
                            /* Merge: '<S1232>/Merge' incorporates:
                             *  Gain: '<S1417>/Gain'
                             */
                            localB->Merge_a = rtb_Merge1_mi;

                            /* Merge: '<S1232>/Merge1' incorporates:
                             *  Gain: '<S1416>/Gain'
                             */
                            localB->Merge1_e = rtb_Merge2_pf;

                            /* End of Outputs for SubSystem: '<S1399>/If Action Subsystem' */
                        }
                        else
                        {
                            /* Outputs for IfAction SubSystem: '<S1399>/If Action Subsystem1' incorporates:
                             *  ActionPort: '<S1410>/Action Port'
                             */
                            /* Merge: '<S1232>/Merge' incorporates:
                             *  Constant: '<S1410>/Constant Value'
                             *  Gain: '<S1418>/Gain'
                             */
                            localB->Merge_a = 0.0F;

                            /* Merge: '<S1232>/Merge1' incorporates:
                             *  Gain: '<S1419>/Gain'
                             */
                            localB->Merge1_e = rtb_Merge2_pf;

                            /* End of Outputs for SubSystem: '<S1399>/If Action Subsystem1' */
                        }

                        /* End of If: '<S1399>/If' */
                        /* End of Outputs for SubSystem: '<S1372>/If Action Subsystem1' */
                    }

                    /* End of If: '<S1372>/If' */
                    /* End of Outputs for SubSystem: '<S1308>/If Action Subsystem2' */
                }

                /* End of If: '<S1308>/If' */
                /* End of Outputs for SubSystem: '<S1238>/Switch Case Action Subsystem4' */
                break;

              case 6:
                /* Outputs for IfAction SubSystem: '<S1238>/Switch Case Action Subsystem5' incorporates:
                 *  ActionPort: '<S1309>/Action Port'
                 */
                /* Sum: '<S1420>/Subtraction' incorporates:
                 *  Constant: '<S1420>/Constant Value'
                 *  Product: '<S1424>/Prod'
                 */
                rtb_Subtraction_lu = (rtb_Abs_lq * rtb_Abs_lq) + 1.0F;

                /* Switch: '<S1425>/Switch' */
                if (rtb_Subtraction_lu >= 0.0F)
                {
                    /* Switch: '<S1425>/Switch' incorporates:
                     *  Sqrt: '<S1425>/Sqrt'
                     */
                    rtb_Subtraction_lu = sqrtf(rtb_Subtraction_lu);
                }
                else
                {
                    /* Switch: '<S1425>/Switch' incorporates:
                     *  Constant: '<S1425>/Zero'
                     */
                    rtb_Subtraction_lu = 0.0F;
                }

                /* End of Switch: '<S1425>/Switch' */

                /* Product: '<S1420>/Division' */
                rtb_Subtraction_lu = rtu_RMax / rtb_Subtraction_lu;

                /* Product: '<S1420>/Multiplication' incorporates:
                 *  Gain: '<S1420>/Negation'
                 */
                rtb_Abs_lq = rtb_Subtraction_lu * (-rtb_Abs_lq);

                /* If: '<S1309>/If' */
                if (rtb_Abs_lq <= rtb_Merge_b4)
                {
                    /* Outputs for IfAction SubSystem: '<S1309>/If Action Subsystem' incorporates:
                     *  ActionPort: '<S1421>/Action Port'
                     */
                    /* Sum: '<S1426>/Subtraction1' incorporates:
                     *  Product: '<S1430>/Prod'
                     *  Product: '<S1432>/Prod'
                     */
                    rtb_Merge2_pf = (rtu_RMax * rtu_RMax) - (rtb_Merge_b4 *
                        rtb_Merge_b4);

                    /* Switch: '<S1429>/Switch1' incorporates:
                     *  Constant: '<S1426>/Constant Value2'
                     *  RelationalOperator: '<S1426>/Greater Than or Equal '
                     */
                    if (rtb_Merge2_pf >= 0.0F)
                    {
                        /* Merge: '<S1232>/Merge1' incorporates:
                         *  Sqrt: '<S1431>/Sqrt'
                         *  Switch: '<S1429>/Switch1'
                         *  Switch: '<S1431>/Switch'
                         */
                        localB->Merge1_e = sqrtf(rtb_Merge2_pf);
                    }
                    else
                    {
                        /* Merge: '<S1232>/Merge1' incorporates:
                         *  Constant: '<S1426>/Constant Value1'
                         *  Switch: '<S1429>/Switch1'
                         */
                        localB->Merge1_e = 0.0F;
                    }

                    /* End of Switch: '<S1429>/Switch1' */

                    /* Merge: '<S1232>/Merge' incorporates:
                     *  Gain: '<S1427>/Gain'
                     */
                    localB->Merge_a = rtb_Merge_b4;

                    /* End of Outputs for SubSystem: '<S1309>/If Action Subsystem' */
                }
                else if (rtb_Subtraction_lu <= rtb_Merge3_dw)
                {
                    /* Outputs for IfAction SubSystem: '<S1309>/If Action Subsystem1' incorporates:
                     *  ActionPort: '<S1422>/Action Port'
                     */
                    /* If: '<S1422>/If' */
                    if (rtb_Abs_lq <= rtb_Merge1_mi)
                    {
                        /* Outputs for IfAction SubSystem: '<S1422>/If Action Subsystem' incorporates:
                         *  ActionPort: '<S1433>/Action Port'
                         */
                        /* Merge: '<S1232>/Merge' incorporates:
                         *  Gain: '<S1435>/Gain'
                         */
                        localB->Merge_a = rtb_Abs_lq;

                        /* Merge: '<S1232>/Merge1' incorporates:
                         *  Gain: '<S1436>/Gain'
                         */
                        localB->Merge1_e = rtb_Subtraction_lu;

                        /* End of Outputs for SubSystem: '<S1422>/If Action Subsystem' */
                    }
                    else
                    {
                        /* Outputs for IfAction SubSystem: '<S1422>/If Action Subsystem1' incorporates:
                         *  ActionPort: '<S1434>/Action Port'
                         */
                        /* Sum: '<S1437>/Subtraction' incorporates:
                         *  Product: '<S1442>/Prod'
                         *  Product: '<S1443>/Prod'
                         */
                        rtb_Merge2_pf = (rtu_RMax * rtu_RMax) - (rtb_Merge1_mi *
                            rtb_Merge1_mi);

                        /* If: '<S1437>/If' */
                        if (rtb_Merge2_pf >= 0.0F)
                        {
                            /* Outputs for IfAction SubSystem: '<S1437>/If Action Subsystem' incorporates:
                             *  ActionPort: '<S1440>/Action Port'
                             */
                            VDDR_ac_IfActionSubsystem_i(rtb_Merge2_pf,
                                &rtb_Merge_b4, &rtb_LogicalOperator_kd);

                            /* End of Outputs for SubSystem: '<S1437>/If Action Subsystem' */
                        }
                        else
                        {
                            /* Outputs for IfAction SubSystem: '<S1437>/If Action Subsystem1' incorporates:
                             *  ActionPort: '<S1441>/Action Port'
                             */
                            VDDR_ac_IfActionSubsystem1(&rtb_Merge_b4,
                                &rtb_LogicalOperator_kd);

                            /* End of Outputs for SubSystem: '<S1437>/If Action Subsystem1' */
                        }

                        /* End of If: '<S1437>/If' */

                        /* If: '<S1434>/If' */
                        if (rtb_LogicalOperator_kd)
                        {
                            /* Outputs for IfAction SubSystem: '<S1434>/If Action Subsystem' incorporates:
                             *  ActionPort: '<S1438>/Action Port'
                             */
                            /* Merge: '<S1232>/Merge' incorporates:
                             *  Gain: '<S1445>/Gain'
                             */
                            localB->Merge_a = rtb_Merge1_mi;

                            /* Merge: '<S1232>/Merge1' incorporates:
                             *  Gain: '<S1446>/Gain'
                             */
                            localB->Merge1_e = rtb_Merge_b4;

                            /* End of Outputs for SubSystem: '<S1434>/If Action Subsystem' */
                        }
                        else
                        {
                            /* Outputs for IfAction SubSystem: '<S1434>/If Action Subsystem1' incorporates:
                             *  ActionPort: '<S1439>/Action Port'
                             */
                            VDDR_ac_IfActionSubsystem1_o(rtb_Merge1_mi,
                                &localB->Merge_a, &localB->Merge1_e);

                            /* End of Outputs for SubSystem: '<S1434>/If Action Subsystem1' */
                        }

                        /* End of If: '<S1434>/If' */
                        /* End of Outputs for SubSystem: '<S1422>/If Action Subsystem1' */
                    }

                    /* End of If: '<S1422>/If' */
                    /* End of Outputs for SubSystem: '<S1309>/If Action Subsystem1' */
                }
                else
                {
                    /* Outputs for IfAction SubSystem: '<S1309>/If Action Subsystem2' incorporates:
                     *  ActionPort: '<S1423>/Action Port'
                     */
                    /* Sum: '<S1449>/Subtraction' incorporates:
                     *  Product: '<S1454>/Prod'
                     *  Product: '<S1455>/Prod'
                     */
                    rtb_Merge_b4 = (rtu_RMax * rtu_RMax) - (rtb_Merge3_dw *
                        rtb_Merge3_dw);

                    /* If: '<S1449>/If' */
                    if (rtb_Merge_b4 >= 0.0F)
                    {
                        /* Outputs for IfAction SubSystem: '<S1449>/If Action Subsystem' incorporates:
                         *  ActionPort: '<S1452>/Action Port'
                         */
                        VDDR_ac_IfActionSubsystem_j(rtb_Merge_b4, rtb_Merge1_mi,
                            &rtb_Subtraction_lu, &rtb_LogicalOperator_kd);

                        /* End of Outputs for SubSystem: '<S1449>/If Action Subsystem' */
                    }
                    else
                    {
                        /* Outputs for IfAction SubSystem: '<S1449>/If Action Subsystem1' incorporates:
                         *  ActionPort: '<S1453>/Action Port'
                         */
                        VDDR_ac_IfActionSubsystem1(&rtb_Subtraction_lu,
                            &rtb_LogicalOperator_kd);

                        /* End of Outputs for SubSystem: '<S1449>/If Action Subsystem1' */
                    }

                    /* End of If: '<S1449>/If' */

                    /* If: '<S1423>/If1' */
                    if (rtb_LogicalOperator_kd)
                    {
                        /* Outputs for IfAction SubSystem: '<S1423>/If Action Subsystem' incorporates:
                         *  ActionPort: '<S1450>/Action Port'
                         */
                        VDDR_ac_IfActionSubsystem_c(rtb_Subtraction_lu,
                            rtb_Merge3_dw, &localB->Merge_a, &localB->Merge1_e);

                        /* End of Outputs for SubSystem: '<S1423>/If Action Subsystem' */
                    }
                    else
                    {
                        /* Outputs for IfAction SubSystem: '<S1423>/If Action Subsystem1' incorporates:
                         *  ActionPort: '<S1451>/Action Port'
                         */
                        /* Sum: '<S1460>/Subtraction' incorporates:
                         *  Product: '<S1465>/Prod'
                         *  Product: '<S1466>/Prod'
                         */
                        rtb_Merge_b4 = (rtu_RMax * rtu_RMax) - (rtb_Merge1_mi *
                            rtb_Merge1_mi);

                        /* If: '<S1460>/If' */
                        if (rtb_Merge_b4 >= 0.0F)
                        {
                            /* Outputs for IfAction SubSystem: '<S1460>/If Action Subsystem' incorporates:
                             *  ActionPort: '<S1463>/Action Port'
                             */
                            /* Switch: '<S1468>/Switch' incorporates:
                             *  Sqrt: '<S1468>/Sqrt'
                             */
                            rtb_Merge_b4 = sqrtf(rtb_Merge_b4);

                            /* Merge: '<S1460>/Merge1' incorporates:
                             *  RelationalOperator: '<S1463>/Greater Than or Equal '
                             */
                            rtb_LogicalOperator_kd = (rtb_Merge_b4 >=
                                rtb_Merge2_pf);

                            /* Merge: '<S1460>/Merge' incorporates:
                             *  Gain: '<S1467>/Gain'
                             */
                            rtb_Merge2_pf = rtb_Merge_b4;

                            /* End of Outputs for SubSystem: '<S1460>/If Action Subsystem' */
                        }
                        else
                        {
                            /* Outputs for IfAction SubSystem: '<S1460>/If Action Subsystem1' incorporates:
                             *  ActionPort: '<S1464>/Action Port'
                             */
                            /* Merge: '<S1460>/Merge' incorporates:
                             *  Constant: '<S1464>/Constant Value'
                             *  SignalConversion generated from: '<S1464>/Output Parameter'
                             */
                            rtb_Merge2_pf = 0.0F;

                            /* End of Outputs for SubSystem: '<S1460>/If Action Subsystem1' */
                        }

                        /* End of If: '<S1460>/If' */

                        /* If: '<S1451>/If' */
                        if (rtb_LogicalOperator_kd)
                        {
                            /* Outputs for IfAction SubSystem: '<S1451>/If Action Subsystem' incorporates:
                             *  ActionPort: '<S1461>/Action Port'
                             */
                            VDDR_ac_IfActionSubsystem_g(rtb_Merge1_mi,
                                rtb_Merge2_pf, &localB->Merge_a,
                                &localB->Merge1_e);

                            /* End of Outputs for SubSystem: '<S1451>/If Action Subsystem' */
                        }
                        else
                        {
                            /* Outputs for IfAction SubSystem: '<S1451>/If Action Subsystem1' incorporates:
                             *  ActionPort: '<S1462>/Action Port'
                             */
                            VDDR_ac_IfActionSubsystem1_o(rtb_Merge1_mi,
                                &localB->Merge_a, &localB->Merge1_e);

                            /* End of Outputs for SubSystem: '<S1451>/If Action Subsystem1' */
                        }

                        /* End of If: '<S1451>/If' */
                        /* End of Outputs for SubSystem: '<S1423>/If Action Subsystem1' */
                    }

                    /* End of If: '<S1423>/If1' */
                    /* End of Outputs for SubSystem: '<S1309>/If Action Subsystem2' */
                }

                /* End of If: '<S1309>/If' */
                /* End of Outputs for SubSystem: '<S1238>/Switch Case Action Subsystem5' */
                break;

              default:
                /* Outputs for IfAction SubSystem: '<S1238>/Switch Case Action Subsystem6' incorporates:
                 *  ActionPort: '<S1310>/Action Port'
                 */
                /* Sum: '<S1473>/Subtraction' incorporates:
                 *  Constant: '<S1473>/Constant Value'
                 *  Product: '<S1480>/Prod'
                 */
                rtb_Subtraction_lu = (rtb_Abs_lq * rtb_Abs_lq) + 1.0F;

                /* Switch: '<S1481>/Switch' */
                if (rtb_Subtraction_lu >= 0.0F)
                {
                    /* Switch: '<S1481>/Switch' incorporates:
                     *  Sqrt: '<S1481>/Sqrt'
                     */
                    rtb_Subtraction_lu = sqrtf(rtb_Subtraction_lu);
                }
                else
                {
                    /* Switch: '<S1481>/Switch' incorporates:
                     *  Constant: '<S1481>/Zero'
                     */
                    rtb_Subtraction_lu = 0.0F;
                }

                /* End of Switch: '<S1481>/Switch' */

                /* Product: '<S1473>/Division' */
                rtb_Subtraction_lu = rtu_RMax / rtb_Subtraction_lu;

                /* Product: '<S1473>/Multiplication' incorporates:
                 *  Gain: '<S1473>/Negation'
                 */
                rtb_Abs_lq = rtb_Subtraction_lu * (-rtb_Abs_lq);

                /* If: '<S1310>/If' */
                if (rtb_Subtraction_lu > rtb_Merge3_dw)
                {
                    /* Outputs for IfAction SubSystem: '<S1310>/If Action Subsystem' incorporates:
                     *  ActionPort: '<S1474>/Action Port'
                     */
                    /* Sum: '<S1482>/Subtraction' incorporates:
                     *  Product: '<S1487>/Prod'
                     *  Product: '<S1488>/Prod'
                     */
                    rtb_Merge_b4 = (rtu_RMax * rtu_RMax) - (rtb_Merge3_dw *
                        rtb_Merge3_dw);

                    /* If: '<S1482>/If' */
                    if (rtb_Merge_b4 >= 0.0F)
                    {
                        /* Outputs for IfAction SubSystem: '<S1482>/If Action Subsystem' incorporates:
                         *  ActionPort: '<S1485>/Action Port'
                         */
                        VDDR_ac_IfActionSubsystem_j(rtb_Merge_b4, rtb_Merge1_mi,
                            &rtb_Subtraction_lu, &rtb_LogicalOperator_kd);

                        /* End of Outputs for SubSystem: '<S1482>/If Action Subsystem' */
                    }
                    else
                    {
                        /* Outputs for IfAction SubSystem: '<S1482>/If Action Subsystem1' incorporates:
                         *  ActionPort: '<S1486>/Action Port'
                         */
                        VDDR_ac_IfActionSubsystem1(&rtb_Subtraction_lu,
                            &rtb_LogicalOperator_kd);

                        /* End of Outputs for SubSystem: '<S1482>/If Action Subsystem1' */
                    }

                    /* End of If: '<S1482>/If' */

                    /* If: '<S1474>/If' */
                    if (rtb_LogicalOperator_kd)
                    {
                        /* Outputs for IfAction SubSystem: '<S1474>/If Action Subsystem' incorporates:
                         *  ActionPort: '<S1483>/Action Port'
                         */
                        VDDR_ac_IfActionSubsystem_c(rtb_Subtraction_lu,
                            rtb_Merge3_dw, &localB->Merge_a, &localB->Merge1_e);

                        /* End of Outputs for SubSystem: '<S1474>/If Action Subsystem' */
                    }
                    else
                    {
                        /* Outputs for IfAction SubSystem: '<S1474>/If Action Subsystem1' incorporates:
                         *  ActionPort: '<S1484>/Action Port'
                         */
                        /* Sum: '<S1493>/Subtraction' incorporates:
                         *  Product: '<S1498>/Prod'
                         *  Product: '<S1499>/Prod'
                         */
                        rtb_Merge_b4 = (rtu_RMax * rtu_RMax) - (rtb_Merge1_mi *
                            rtb_Merge1_mi);

                        /* If: '<S1493>/If' */
                        if (rtb_Merge_b4 >= 0.0F)
                        {
                            /* Outputs for IfAction SubSystem: '<S1493>/If Action Subsystem' incorporates:
                             *  ActionPort: '<S1496>/Action Port'
                             */
                            /* Switch: '<S1501>/Switch' incorporates:
                             *  Sqrt: '<S1501>/Sqrt'
                             */
                            rtb_Merge_b4 = sqrtf(rtb_Merge_b4);

                            /* Merge: '<S1493>/Merge1' incorporates:
                             *  RelationalOperator: '<S1496>/Greater Than or Equal '
                             */
                            rtb_LogicalOperator_kd = (rtb_Merge_b4 >=
                                rtb_Merge2_pf);

                            /* End of Outputs for SubSystem: '<S1493>/If Action Subsystem' */
                        }
                        else
                        {
                            /* Outputs for IfAction SubSystem: '<S1493>/If Action Subsystem1' incorporates:
                             *  ActionPort: '<S1497>/Action Port'
                             */
                            /* Merge: '<S1493>/Merge' incorporates:
                             *  Constant: '<S1497>/Constant Value'
                             *  SignalConversion generated from: '<S1497>/Output Parameter'
                             */
                            rtb_Merge_b4 = 0.0F;

                            /* End of Outputs for SubSystem: '<S1493>/If Action Subsystem1' */
                        }

                        /* End of If: '<S1493>/If' */

                        /* If: '<S1484>/If' */
                        if (rtb_LogicalOperator_kd)
                        {
                            /* Outputs for IfAction SubSystem: '<S1484>/If Action Subsystem' incorporates:
                             *  ActionPort: '<S1494>/Action Port'
                             */
                            VDDR_ac_IfActionSubsystem_g(rtb_Merge1_mi,
                                rtb_Merge_b4, &localB->Merge_a,
                                &localB->Merge1_e);

                            /* End of Outputs for SubSystem: '<S1484>/If Action Subsystem' */
                        }
                        else
                        {
                            /* Outputs for IfAction SubSystem: '<S1484>/If Action Subsystem1' incorporates:
                             *  ActionPort: '<S1495>/Action Port'
                             */
                            VDDR_ac_IfActionSubsystem1_d(rtb_Merge1_mi,
                                rtb_Merge2_pf, &localB->Merge_a,
                                &localB->Merge1_e);

                            /* End of Outputs for SubSystem: '<S1484>/If Action Subsystem1' */
                        }

                        /* End of If: '<S1484>/If' */
                        /* End of Outputs for SubSystem: '<S1474>/If Action Subsystem1' */
                    }

                    /* End of If: '<S1474>/If' */
                    /* End of Outputs for SubSystem: '<S1310>/If Action Subsystem' */
                }
                else if (rtb_Abs_lq < rtb_Merge_b4)
                {
                    /* Outputs for IfAction SubSystem: '<S1310>/If Action Subsystem1' incorporates:
                     *  ActionPort: '<S1475>/Action Port'
                     */
                    /* Sum: '<S1506>/Subtraction' incorporates:
                     *  Product: '<S1511>/Prod'
                     *  Product: '<S1512>/Prod'
                     */
                    rtb_Merge3_dw = (rtu_RMax * rtu_RMax) - (rtb_Merge_b4 *
                        rtb_Merge_b4);

                    /* If: '<S1506>/If' */
                    if (rtb_Merge3_dw >= 0.0F)
                    {
                        /* Outputs for IfAction SubSystem: '<S1506>/If Action Subsystem' incorporates:
                         *  ActionPort: '<S1509>/Action Port'
                         */
                        /* Switch: '<S1514>/Switch' incorporates:
                         *  Sqrt: '<S1514>/Sqrt'
                         */
                        rtb_Merge3_dw = sqrtf(rtb_Merge3_dw);

                        /* Merge: '<S1506>/Merge1' incorporates:
                         *  RelationalOperator: '<S1509>/Greater Than or Equal '
                         */
                        rtb_LogicalOperator_kd = (rtb_Merge3_dw >= rtb_Merge2_pf);

                        /* End of Outputs for SubSystem: '<S1506>/If Action Subsystem' */
                    }
                    else
                    {
                        /* Outputs for IfAction SubSystem: '<S1506>/If Action Subsystem1' incorporates:
                         *  ActionPort: '<S1510>/Action Port'
                         */
                        /* Merge: '<S1506>/Merge' incorporates:
                         *  Constant: '<S1510>/Constant Value'
                         *  SignalConversion generated from: '<S1510>/Output Parameter'
                         */
                        rtb_Merge3_dw = 0.0F;

                        /* Merge: '<S1506>/Merge1' incorporates:
                         *  Constant: '<S1510>/Constant Value1'
                         *  SignalConversion generated from: '<S1510>/Output Parameter1'
                         */
                        rtb_LogicalOperator_kd = false;

                        /* End of Outputs for SubSystem: '<S1506>/If Action Subsystem1' */
                    }

                    /* End of If: '<S1506>/If' */

                    /* If: '<S1475>/If' */
                    if (rtb_LogicalOperator_kd)
                    {
                        /* Outputs for IfAction SubSystem: '<S1475>/If Action Subsystem' incorporates:
                         *  ActionPort: '<S1507>/Action Port'
                         */
                        /* Merge: '<S1232>/Merge' incorporates:
                         *  Gain: '<S1515>/Gain'
                         */
                        localB->Merge_a = rtb_Merge_b4;

                        /* Merge: '<S1232>/Merge1' incorporates:
                         *  Gain: '<S1516>/Gain'
                         */
                        localB->Merge1_e = rtb_Merge3_dw;

                        /* End of Outputs for SubSystem: '<S1475>/If Action Subsystem' */
                    }
                    else
                    {
                        /* Outputs for IfAction SubSystem: '<S1475>/If Action Subsystem1' incorporates:
                         *  ActionPort: '<S1508>/Action Port'
                         */
                        /* Sum: '<S1517>/Subtraction' incorporates:
                         *  Product: '<S1522>/Prod'
                         *  Product: '<S1523>/Prod'
                         */
                        rtb_Merge_b4 = (rtu_RMax * rtu_RMax) - (rtb_Merge2_pf *
                            rtb_Merge2_pf);

                        /* If: '<S1517>/If' */
                        if (rtb_Merge_b4 >= 0.0F)
                        {
                            /* Outputs for IfAction SubSystem: '<S1517>/If Action Subsystem' incorporates:
                             *  ActionPort: '<S1520>/Action Port'
                             */
                            VDDR_ac_IfActionSubsystem_j(rtb_Merge_b4,
                                rtb_Merge1_mi, &rtb_Merge3_dw,
                                &rtb_LogicalOperator_kd);

                            /* End of Outputs for SubSystem: '<S1517>/If Action Subsystem' */
                        }
                        else
                        {
                            /* Outputs for IfAction SubSystem: '<S1517>/If Action Subsystem1' incorporates:
                             *  ActionPort: '<S1521>/Action Port'
                             */
                            VDDR_ac_IfActionSubsystem1(&rtb_Merge3_dw,
                                &rtb_LogicalOperator_kd);

                            /* End of Outputs for SubSystem: '<S1517>/If Action Subsystem1' */
                        }

                        /* End of If: '<S1517>/If' */

                        /* If: '<S1508>/If' */
                        if (rtb_LogicalOperator_kd)
                        {
                            /* Outputs for IfAction SubSystem: '<S1508>/If Action Subsystem' incorporates:
                             *  ActionPort: '<S1518>/Action Port'
                             */
                            /* Merge: '<S1232>/Merge' incorporates:
                             *  Gain: '<S1526>/Gain'
                             */
                            localB->Merge_a = rtb_Merge3_dw;

                            /* Merge: '<S1232>/Merge1' incorporates:
                             *  Gain: '<S1527>/Gain'
                             */
                            localB->Merge1_e = rtb_Merge2_pf;

                            /* End of Outputs for SubSystem: '<S1508>/If Action Subsystem' */
                        }
                        else
                        {
                            /* Outputs for IfAction SubSystem: '<S1508>/If Action Subsystem1' incorporates:
                             *  ActionPort: '<S1519>/Action Port'
                             */
                            VDDR_ac_IfActionSubsystem1_d(rtb_Merge1_mi,
                                rtb_Merge2_pf, &localB->Merge_a,
                                &localB->Merge1_e);

                            /* End of Outputs for SubSystem: '<S1508>/If Action Subsystem1' */
                        }

                        /* End of If: '<S1508>/If' */
                        /* End of Outputs for SubSystem: '<S1475>/If Action Subsystem1' */
                    }

                    /* End of If: '<S1475>/If' */
                    /* End of Outputs for SubSystem: '<S1310>/If Action Subsystem1' */
                }
                else if ((rtb_Abs_lq <= rtb_Merge1_mi) && (rtb_Subtraction_lu >=
                          rtb_Merge2_pf))
                {
                    /* Outputs for IfAction SubSystem: '<S1310>/If Action Subsystem2' incorporates:
                     *  ActionPort: '<S1476>/Action Port'
                     */
                    VDDR_ac_IfActionSubsystem_m(rtb_Abs_lq, rtb_Subtraction_lu,
                        &localB->Merge_a, &localB->Merge1_e);

                    /* End of Outputs for SubSystem: '<S1310>/If Action Subsystem2' */
                }
                else if (rtb_Abs_lq <= rtb_Merge1_mi)
                {
                    /* Outputs for IfAction SubSystem: '<S1310>/If Action Subsystem3' incorporates:
                     *  ActionPort: '<S1477>/Action Port'
                     */
                    /* Sum: '<S1532>/Subtraction' incorporates:
                     *  Product: '<S1537>/Prod'
                     *  Product: '<S1538>/Prod'
                     */
                    rtb_Merge_b4 = (rtu_RMax * rtu_RMax) - (rtb_Merge2_pf *
                        rtb_Merge2_pf);

                    /* If: '<S1532>/If' */
                    if (rtb_Merge_b4 >= 0.0F)
                    {
                        /* Outputs for IfAction SubSystem: '<S1532>/If Action Subsystem' incorporates:
                         *  ActionPort: '<S1535>/Action Port'
                         */
                        VDDR_ac_IfActionSubsystem_j(rtb_Merge_b4, rtb_Merge1_mi,
                            &rtb_Merge3_dw, &rtb_LogicalOperator_kd);

                        /* End of Outputs for SubSystem: '<S1532>/If Action Subsystem' */
                    }
                    else
                    {
                        /* Outputs for IfAction SubSystem: '<S1532>/If Action Subsystem1' incorporates:
                         *  ActionPort: '<S1536>/Action Port'
                         */
                        VDDR_ac_IfActionSubsystem1(&rtb_Merge3_dw,
                            &rtb_LogicalOperator_kd);

                        /* End of Outputs for SubSystem: '<S1532>/If Action Subsystem1' */
                    }

                    /* End of If: '<S1532>/If' */

                    /* If: '<S1477>/If' */
                    if (rtb_LogicalOperator_kd)
                    {
                        /* Outputs for IfAction SubSystem: '<S1477>/If Action Subsystem' incorporates:
                         *  ActionPort: '<S1533>/Action Port'
                         */
                        /* Merge: '<S1232>/Merge' incorporates:
                         *  Gain: '<S1541>/Gain'
                         */
                        localB->Merge_a = rtb_Merge3_dw;

                        /* Merge: '<S1232>/Merge1' incorporates:
                         *  Gain: '<S1542>/Gain'
                         */
                        localB->Merge1_e = rtb_Merge2_pf;

                        /* End of Outputs for SubSystem: '<S1477>/If Action Subsystem' */
                    }
                    else
                    {
                        /* Outputs for IfAction SubSystem: '<S1477>/If Action Subsystem1' incorporates:
                         *  ActionPort: '<S1534>/Action Port'
                         */
                        VDDR_ac_IfActionSubsystem1_d(rtb_Merge1_mi,
                            rtb_Merge2_pf, &localB->Merge_a, &localB->Merge1_e);

                        /* End of Outputs for SubSystem: '<S1477>/If Action Subsystem1' */
                    }

                    /* End of If: '<S1477>/If' */
                    /* End of Outputs for SubSystem: '<S1310>/If Action Subsystem3' */
                }
                else if (rtb_Subtraction_lu >= rtb_Merge2_pf)
                {
                    /* Outputs for IfAction SubSystem: '<S1310>/If Action Subsystem4' incorporates:
                     *  ActionPort: '<S1478>/Action Port'
                     */
                    /* Sum: '<S1545>/Subtraction' incorporates:
                     *  Product: '<S1550>/Prod'
                     *  Product: '<S1551>/Prod'
                     */
                    rtb_Merge_b4 = (rtu_RMax * rtu_RMax) - (rtb_Merge1_mi *
                        rtb_Merge1_mi);

                    /* If: '<S1545>/If' */
                    if (rtb_Merge_b4 >= 0.0F)
                    {
                        /* Outputs for IfAction SubSystem: '<S1545>/If Action Subsystem' incorporates:
                         *  ActionPort: '<S1548>/Action Port'
                         */
                        /* Switch: '<S1553>/Switch' incorporates:
                         *  Sqrt: '<S1553>/Sqrt'
                         */
                        rtb_Merge_b4 = sqrtf(rtb_Merge_b4);

                        /* Merge: '<S1545>/Merge1' incorporates:
                         *  RelationalOperator: '<S1548>/Greater Than or Equal '
                         */
                        rtb_LogicalOperator_kd = (rtb_Merge_b4 >= rtb_Merge2_pf);

                        /* End of Outputs for SubSystem: '<S1545>/If Action Subsystem' */
                    }
                    else
                    {
                        /* Outputs for IfAction SubSystem: '<S1545>/If Action Subsystem1' incorporates:
                         *  ActionPort: '<S1549>/Action Port'
                         */
                        /* Merge: '<S1545>/Merge' incorporates:
                         *  Constant: '<S1549>/Constant Value'
                         *  SignalConversion generated from: '<S1549>/Output Parameter'
                         */
                        rtb_Merge_b4 = 0.0F;

                        /* Merge: '<S1545>/Merge1' incorporates:
                         *  Constant: '<S1549>/Constant Value1'
                         *  SignalConversion generated from: '<S1549>/Output Parameter1'
                         */
                        rtb_LogicalOperator_kd = false;

                        /* End of Outputs for SubSystem: '<S1545>/If Action Subsystem1' */
                    }

                    /* End of If: '<S1545>/If' */

                    /* If: '<S1478>/If' */
                    if (rtb_LogicalOperator_kd)
                    {
                        /* Outputs for IfAction SubSystem: '<S1478>/If Action Subsystem' incorporates:
                         *  ActionPort: '<S1546>/Action Port'
                         */
                        VDDR_ac_IfActionSubsystem_g(rtb_Merge1_mi, rtb_Merge_b4,
                            &localB->Merge_a, &localB->Merge1_e);

                        /* End of Outputs for SubSystem: '<S1478>/If Action Subsystem' */
                    }
                    else
                    {
                        /* Outputs for IfAction SubSystem: '<S1478>/If Action Subsystem1' incorporates:
                         *  ActionPort: '<S1547>/Action Port'
                         */
                        VDDR_ac_IfActionSubsystem1_d(rtb_Merge1_mi,
                            rtb_Merge2_pf, &localB->Merge_a, &localB->Merge1_e);

                        /* End of Outputs for SubSystem: '<S1478>/If Action Subsystem1' */
                    }

                    /* End of If: '<S1478>/If' */
                    /* End of Outputs for SubSystem: '<S1310>/If Action Subsystem4' */
                }
                else
                {
                    /* Outputs for IfAction SubSystem: '<S1310>/If Action Subsystem5' incorporates:
                     *  ActionPort: '<S1479>/Action Port'
                     */
                    VDDR_ac_IfActionSubsystem1_d(rtb_Merge1_mi, rtb_Merge2_pf,
                        &localB->Merge_a, &localB->Merge1_e);

                    /* End of Outputs for SubSystem: '<S1310>/If Action Subsystem5' */
                }

                /* End of If: '<S1310>/If' */
                /* End of Outputs for SubSystem: '<S1238>/Switch Case Action Subsystem6' */
                break;
            }

            /* End of Outputs for SubSystem: '<S1232>/If Action Subsystem' */
        }
        else if (rtb_Subtraction_lu < rtu_PBatMin)
        {
            /* Outputs for IfAction SubSystem: '<S1232>/If Action Subsystem1' incorporates:
             *  ActionPort: '<S1239>/Action Port'
             */
            /* RelationalOperator: '<S1560>/Greater Than or Equal ' incorporates:
             *  Constant: '<S1239>/Constant Value'
             *  Constant: '<S1560>/Constant Value'
             *  Product: '<S1239>/Multiplication'
             *  Sum: '<S1239>/Summation'
             */
            rtb_LogicalOperator_kd = (((rtb_Merge_b4 + rtb_Merge1_mi) * 0.5F) <=
                0.0F);

            /* RelationalOperator: '<S1560>/Less Than  or Equal' incorporates:
             *  Constant: '<S1239>/Constant Value'
             *  Constant: '<S1560>/Constant Value7'
             *  Product: '<S1239>/Multiplication1'
             *  Sum: '<S1239>/Summation1'
             */
            rtb_LogicalOperator_bp = (((rtb_Merge2_pf + rtb_Merge3_dw) * 0.5F) >=
                0.0F);

            /* Switch: '<S1569>/Switch1' incorporates:
             *  Logic: '<S1560>/AND'
             *  Switch: '<S1569>/Switch2'
             *  Switch: '<S1569>/Switch3'
             */
            if (rtb_LogicalOperator_kd && rtb_LogicalOperator_bp)
            {
                rtb_LogicalOperator_mv = 1;
            }
            else if (rtb_LogicalOperator_kd)
            {
                /* Switch: '<S1569>/Switch2' */
                rtb_LogicalOperator_mv = 2;
            }
            else if (rtb_LogicalOperator_bp)
            {
                /* Switch: '<S1569>/Switch3' incorporates:
                 *  Switch: '<S1569>/Switch2'
                 */
                rtb_LogicalOperator_mv = 3;
            }
            else
            {
                rtb_LogicalOperator_mv = 7;
            }

            /* End of Switch: '<S1569>/Switch1' */

            /* SwitchCase: '<S1239>/Switch Case' */
            switch (rtb_LogicalOperator_mv)
            {
              case 1:
                /* Outputs for IfAction SubSystem: '<S1239>/Switch Case Action Subsystem3' incorporates:
                 *  ActionPort: '<S1563>/Action Port'
                 */
                /* Merge: '<S1232>/Merge' incorporates:
                 *  Gain: '<S1596>/Gain'
                 */
                localB->Merge_a = rtb_Merge_b4;

                /* Merge: '<S1232>/Merge1' incorporates:
                 *  Gain: '<S1597>/Gain'
                 */
                localB->Merge1_e = rtb_Merge3_dw;

                /* End of Outputs for SubSystem: '<S1239>/Switch Case Action Subsystem3' */
                break;

              case 2:
                /* Outputs for IfAction SubSystem: '<S1239>/Switch Case Action Subsystem2' incorporates:
                 *  ActionPort: '<S1562>/Action Port'
                 */
                /* Sum: '<S1583>/Subtraction' incorporates:
                 *  Product: '<S1588>/Prod'
                 *  Product: '<S1589>/Prod'
                 */
                rtb_Merge1_mi = (rtu_RMin * rtu_RMin) - (rtb_Merge_b4 *
                    rtb_Merge_b4);

                /* If: '<S1583>/If' */
                if (rtb_Merge1_mi >= 0.0F)
                {
                    /* Outputs for IfAction SubSystem: '<S1583>/If Action Subsystem' incorporates:
                     *  ActionPort: '<S1586>/Action Port'
                     */
                    /* Gain: '<S1586>/Negation1' incorporates:
                     *  Sqrt: '<S1591>/Sqrt'
                     *  Switch: '<S1591>/Switch'
                     */
                    rtb_Merge1_mi = sqrtf(rtb_Merge1_mi);
                    rtb_Merge1_mi = -rtb_Merge1_mi;

                    /* Merge: '<S1583>/Merge1' incorporates:
                     *  RelationalOperator: '<S1586>/Greater Than or Equal '
                     */
                    rtb_LogicalOperator_kd = (rtb_Merge1_mi >= rtb_Merge2_pf);

                    /* End of Outputs for SubSystem: '<S1583>/If Action Subsystem' */
                }
                else
                {
                    /* Outputs for IfAction SubSystem: '<S1583>/If Action Subsystem1' incorporates:
                     *  ActionPort: '<S1587>/Action Port'
                     */
                    /* Merge: '<S1583>/Merge' incorporates:
                     *  Constant: '<S1587>/Constant Value'
                     *  SignalConversion generated from: '<S1587>/Output Parameter'
                     */
                    rtb_Merge1_mi = 0.0F;

                    /* Merge: '<S1583>/Merge1' incorporates:
                     *  Constant: '<S1587>/Constant Value1'
                     *  SignalConversion generated from: '<S1587>/Output Parameter1'
                     */
                    rtb_LogicalOperator_kd = false;

                    /* End of Outputs for SubSystem: '<S1583>/If Action Subsystem1' */
                }

                /* End of If: '<S1583>/If' */

                /* If: '<S1562>/If' */
                if (rtb_LogicalOperator_kd)
                {
                    /* Outputs for IfAction SubSystem: '<S1562>/If Action Subsystem' incorporates:
                     *  ActionPort: '<S1584>/Action Port'
                     */
                    /* Merge: '<S1232>/Merge' incorporates:
                     *  Gain: '<S1592>/Gain'
                     */
                    localB->Merge_a = rtb_Merge_b4;

                    /* Merge: '<S1232>/Merge1' incorporates:
                     *  Gain: '<S1593>/Gain'
                     */
                    localB->Merge1_e = rtb_Merge1_mi;

                    /* End of Outputs for SubSystem: '<S1562>/If Action Subsystem' */
                }
                else
                {
                    /* Outputs for IfAction SubSystem: '<S1562>/If Action Subsystem1' incorporates:
                     *  ActionPort: '<S1585>/Action Port'
                     */
                    /* Merge: '<S1232>/Merge' incorporates:
                     *  Gain: '<S1594>/Gain'
                     */
                    localB->Merge_a = rtb_Merge_b4;

                    /* Merge: '<S1232>/Merge1' incorporates:
                     *  Gain: '<S1595>/Gain'
                     */
                    localB->Merge1_e = rtb_Merge2_pf;

                    /* End of Outputs for SubSystem: '<S1562>/If Action Subsystem1' */
                }

                /* End of If: '<S1562>/If' */
                /* End of Outputs for SubSystem: '<S1239>/Switch Case Action Subsystem2' */
                break;

              case 3:
                /* Outputs for IfAction SubSystem: '<S1239>/Switch Case Action Subsystem1' incorporates:
                 *  ActionPort: '<S1561>/Action Port'
                 */
                /* Sum: '<S1570>/Subtraction' incorporates:
                 *  Product: '<S1576>/Prod'
                 */
                rtb_Merge2_pf = (rtu_RMin * rtu_RMin) - rtb_Subtraction_ae;

                /* If: '<S1570>/If' */
                if (rtb_Merge2_pf >= 0.0F)
                {
                    /* Outputs for IfAction SubSystem: '<S1570>/If Action Subsystem' incorporates:
                     *  ActionPort: '<S1573>/Action Port'
                     */
                    VDDR_ac_IfActionSubsystem_n(rtb_Merge2_pf, rtb_Merge1_mi,
                        &rtb_Merge_b4, &rtb_LogicalOperator_kd);

                    /* End of Outputs for SubSystem: '<S1570>/If Action Subsystem' */
                }
                else
                {
                    /* Outputs for IfAction SubSystem: '<S1570>/If Action Subsystem1' incorporates:
                     *  ActionPort: '<S1574>/Action Port'
                     */
                    VDDR_ac_IfActionSubsystem1(&rtb_Merge_b4,
                        &rtb_LogicalOperator_kd);

                    /* End of Outputs for SubSystem: '<S1570>/If Action Subsystem1' */
                }

                /* End of If: '<S1570>/If' */

                /* If: '<S1561>/If' */
                if (rtb_LogicalOperator_kd)
                {
                    /* Outputs for IfAction SubSystem: '<S1561>/If Action Subsystem' incorporates:
                     *  ActionPort: '<S1571>/Action Port'
                     */
                    VDDR_ac_IfActionSubsystem_a(rtb_Merge_b4, rtb_Merge3_dw,
                        &localB->Merge_a, &localB->Merge1_e);

                    /* End of Outputs for SubSystem: '<S1561>/If Action Subsystem' */
                }
                else
                {
                    /* Outputs for IfAction SubSystem: '<S1561>/If Action Subsystem1' incorporates:
                     *  ActionPort: '<S1572>/Action Port'
                     */
                    /* Merge: '<S1232>/Merge' incorporates:
                     *  Gain: '<S1581>/Gain'
                     */
                    localB->Merge_a = rtb_Merge1_mi;

                    /* Merge: '<S1232>/Merge1' incorporates:
                     *  Gain: '<S1582>/Gain'
                     */
                    localB->Merge1_e = rtb_Merge3_dw;

                    /* End of Outputs for SubSystem: '<S1561>/If Action Subsystem1' */
                }

                /* End of If: '<S1561>/If' */
                /* End of Outputs for SubSystem: '<S1239>/Switch Case Action Subsystem1' */
                break;

              case 4:
              case 5:
              case 6:
                break;

              default:
                /* Outputs for IfAction SubSystem: '<S1239>/Switch Case Action Subsystem5' incorporates:
                 *  ActionPort: '<S1564>/Action Port'
                 */
                /* Outputs for IfAction SubSystem: '<S1564>/HSCL_Int1_NotValid' incorporates:
                 *  ActionPort: '<S1599>/Action Port'
                 */
                /* If: '<S1564>/If1' incorporates:
                 *  Product: '<S1604>/Prod'
                 *  Product: '<S1613>/Prod'
                 */
                rtb_Subtraction_ae = rtu_RMin * rtu_RMin;

                /* End of Outputs for SubSystem: '<S1564>/HSCL_Int1_NotValid' */

                /* Sum: '<S1598>/Subtraction' incorporates:
                 *  Product: '<S1604>/Prod'
                 */
                rtb_Product_gt = rtb_Subtraction_ae - rtb_Product_gt;

                /* If: '<S1598>/If' */
                if (rtb_Product_gt >= 0.0F)
                {
                    /* Outputs for IfAction SubSystem: '<S1598>/If Action Subsystem' incorporates:
                     *  ActionPort: '<S1601>/Action Port'
                     */
                    /* Gain: '<S1601>/Negation1' incorporates:
                     *  Sqrt: '<S1606>/Sqrt'
                     *  Switch: '<S1606>/Switch'
                     */
                    rtb_Product_gt = sqrtf(rtb_Product_gt);
                    rtb_Product_gt = -rtb_Product_gt;

                    /* Merge: '<S1598>/Merge1' incorporates:
                     *  RelationalOperator: '<S1601>/Greater Than or Equal '
                     */
                    rtb_LogicalOperator_kd = (rtb_Product_gt >= rtb_Merge2_pf);

                    /* End of Outputs for SubSystem: '<S1598>/If Action Subsystem' */
                }
                else
                {
                    /* Outputs for IfAction SubSystem: '<S1598>/If Action Subsystem1' incorporates:
                     *  ActionPort: '<S1602>/Action Port'
                     */
                    /* Merge: '<S1598>/Merge' incorporates:
                     *  Constant: '<S1602>/Constant Value'
                     *  SignalConversion generated from: '<S1602>/Output Parameter'
                     */
                    rtb_Product_gt = 0.0F;

                    /* Merge: '<S1598>/Merge1' incorporates:
                     *  Constant: '<S1602>/Constant Value1'
                     *  SignalConversion generated from: '<S1602>/Output Parameter1'
                     */
                    rtb_LogicalOperator_kd = false;

                    /* End of Outputs for SubSystem: '<S1598>/If Action Subsystem1' */
                }

                /* End of If: '<S1598>/If' */

                /* If: '<S1564>/If1' */
                if (rtb_LogicalOperator_kd)
                {
                    /* Outputs for IfAction SubSystem: '<S1564>/Intrsctn_1 valid' incorporates:
                     *  ActionPort: '<S1600>/Action Port'
                     */
                    /* Sum: '<S1667>/Subtraction' incorporates:
                     *  Product: '<S1672>/Prod'
                     *  Product: '<S1673>/Prod'
                     */
                    rtb_Subtraction_lu = (rtu_RMin * rtu_RMin) - (rtb_Merge3_dw *
                        rtb_Merge3_dw);

                    /* If: '<S1667>/If' */
                    if (rtb_Subtraction_lu >= 0.0F)
                    {
                        /* Outputs for IfAction SubSystem: '<S1667>/If Action Subsystem' incorporates:
                         *  ActionPort: '<S1670>/Action Port'
                         */
                        VDDR_ac_IfActionSubsystem_n(rtb_Subtraction_lu,
                            rtb_Merge1_mi, &rtb_Sum_n2, &rtb_LogicalOperator_kd);

                        /* End of Outputs for SubSystem: '<S1667>/If Action Subsystem' */
                    }
                    else
                    {
                        /* Outputs for IfAction SubSystem: '<S1667>/If Action Subsystem1' incorporates:
                         *  ActionPort: '<S1671>/Action Port'
                         */
                        VDDR_ac_IfActionSubsystem1(&rtb_Sum_n2,
                            &rtb_LogicalOperator_kd);

                        /* End of Outputs for SubSystem: '<S1667>/If Action Subsystem1' */
                    }

                    /* End of If: '<S1667>/If' */

                    /* If: '<S1664>/If' */
                    if (rtb_LogicalOperator_kd)
                    {
                        /* Outputs for IfAction SubSystem: '<S1664>/If Action Subsystem' incorporates:
                         *  ActionPort: '<S1668>/Action Port'
                         */
                        VDDR_ac_IfActionSubsystem_a(rtb_Sum_n2, rtb_Merge3_dw,
                            &rtb_Subtraction_lu, &rtb_Subtraction_ae);

                        /* End of Outputs for SubSystem: '<S1664>/If Action Subsystem' */
                    }
                    else
                    {
                        /* Outputs for IfAction SubSystem: '<S1664>/If Action Subsystem1' incorporates:
                         *  ActionPort: '<S1669>/Action Port'
                         */
                        VDDR_ac_IfActionSubsystem1_n(rtb_Merge1_mi, rtu_RMin,
                            &rtb_Subtraction_lu, &rtb_Subtraction_ae);

                        /* End of Outputs for SubSystem: '<S1664>/If Action Subsystem1' */
                    }

                    /* End of If: '<S1664>/If' */

                    /* Outputs for IfAction SubSystem: '<S1600>/HSCR_MinOrMaxSoln' incorporates:
                     *  ActionPort: '<S1665>/Action Port'
                     */
                    /* If: '<S1600>/If' */
                    VDDR_ac_HSCR_MinOrMaxSoln(rtb_Subtraction_lu,
                        rtb_Subtraction_ae, rtb_Merge_b4, rtb_Product_gt,
                        rtb_Abs_lq, &localB->Merge_a, &localB->Merge1_e);

                    /* End of Outputs for SubSystem: '<S1600>/HSCR_MinOrMaxSoln' */
                    /* End of Outputs for SubSystem: '<S1564>/Intrsctn_1 valid' */
                }
                else
                {
                    /* Outputs for IfAction SubSystem: '<S1564>/HSCL_Int1_NotValid' incorporates:
                     *  ActionPort: '<S1599>/Action Port'
                     */
                    /* Outputs for IfAction SubSystem: '<S1599>/HSCL_Int2_NotValid' incorporates:
                     *  ActionPort: '<S1608>/Action Port'
                     */
                    /* If: '<S1599>/If1' incorporates:
                     *  Math: '<S1616>/Square'
                     *  Product: '<S1612>/Prod'
                     */
                    rtb_Sum_n2 = rtb_Merge2_pf * rtb_Merge2_pf;

                    /* End of Outputs for SubSystem: '<S1599>/HSCL_Int2_NotValid' */

                    /* Sum: '<S1607>/Subtraction' incorporates:
                     *  Product: '<S1612>/Prod'
                     */
                    rtb_Subtraction_ae -= rtb_Sum_n2;

                    /* If: '<S1607>/If' */
                    if (rtb_Subtraction_ae >= 0.0F)
                    {
                        /* Outputs for IfAction SubSystem: '<S1607>/If Action Subsystem' incorporates:
                         *  ActionPort: '<S1610>/Action Port'
                         */
                        VDDR_ac_IfActionSubsystem_n(rtb_Subtraction_ae,
                            rtb_Merge1_mi, &rtb_Product_gt,
                            &rtb_LogicalOperator_kd);

                        /* End of Outputs for SubSystem: '<S1607>/If Action Subsystem' */
                    }
                    else
                    {
                        /* Outputs for IfAction SubSystem: '<S1607>/If Action Subsystem1' incorporates:
                         *  ActionPort: '<S1611>/Action Port'
                         */
                        VDDR_ac_IfActionSubsystem1(&rtb_Product_gt,
                            &rtb_LogicalOperator_kd);

                        /* End of Outputs for SubSystem: '<S1607>/If Action Subsystem1' */
                    }

                    /* End of If: '<S1607>/If' */

                    /* If: '<S1599>/If1' incorporates:
                     *  If: '<S1608>/If1'
                     *  Math: '<S1616>/Square1'
                     *  RelationalOperator: '<S1608>/Greater  Than'
                     *  Sum: '<S1616>/Summation'
                     */
                    if (rtb_LogicalOperator_kd)
                    {
                        /* Outputs for IfAction SubSystem: '<S1599>/Intrsctn_2 valid' incorporates:
                         *  ActionPort: '<S1609>/Action Port'
                         */
                        /* Sum: '<S1625>/Subtraction' incorporates:
                         *  Product: '<S1630>/Prod'
                         *  Product: '<S1631>/Prod'
                         */
                        rtb_Subtraction_lu = (rtu_RMin * rtu_RMin) -
                            (rtb_Merge3_dw * rtb_Merge3_dw);

                        /* If: '<S1625>/If' */
                        if (rtb_Subtraction_lu >= 0.0F)
                        {
                            /* Outputs for IfAction SubSystem: '<S1625>/If Action Subsystem' incorporates:
                             *  ActionPort: '<S1628>/Action Port'
                             */
                            VDDR_ac_IfActionSubsystem_n(rtb_Subtraction_lu,
                                rtb_Merge1_mi, &rtb_Sum_n2,
                                &rtb_LogicalOperator_kd);

                            /* End of Outputs for SubSystem: '<S1625>/If Action Subsystem' */
                        }
                        else
                        {
                            /* Outputs for IfAction SubSystem: '<S1625>/If Action Subsystem1' incorporates:
                             *  ActionPort: '<S1629>/Action Port'
                             */
                            VDDR_ac_IfActionSubsystem1(&rtb_Sum_n2,
                                &rtb_LogicalOperator_kd);

                            /* End of Outputs for SubSystem: '<S1625>/If Action Subsystem1' */
                        }

                        /* End of If: '<S1625>/If' */

                        /* If: '<S1621>/If' */
                        if (rtb_LogicalOperator_kd)
                        {
                            /* Outputs for IfAction SubSystem: '<S1621>/If Action Subsystem' incorporates:
                             *  ActionPort: '<S1626>/Action Port'
                             */
                            VDDR_ac_IfActionSubsystem_a(rtb_Sum_n2,
                                rtb_Merge3_dw, &rtb_Subtraction_lu,
                                &rtb_Subtraction_ae);

                            /* End of Outputs for SubSystem: '<S1621>/If Action Subsystem' */
                        }
                        else
                        {
                            /* Outputs for IfAction SubSystem: '<S1621>/If Action Subsystem1' incorporates:
                             *  ActionPort: '<S1627>/Action Port'
                             */
                            VDDR_ac_IfActionSubsystem1_n(rtb_Merge1_mi, rtu_RMin,
                                &rtb_Subtraction_lu, &rtb_Subtraction_ae);

                            /* End of Outputs for SubSystem: '<S1621>/If Action Subsystem1' */
                        }

                        /* End of If: '<S1621>/If' */

                        /* Outputs for IfAction SubSystem: '<S1609>/HSCR_ChooseMinOrMaxSoln' incorporates:
                         *  ActionPort: '<S1620>/Action Port'
                         */
                        /* If: '<S1609>/If' */
                        VDDR_ac_HSCR_MinOrMaxSoln(rtb_Subtraction_lu,
                            rtb_Subtraction_ae, rtb_Product_gt, rtb_Merge2_pf,
                            rtb_Abs_lq, &localB->Merge_a, &localB->Merge1_e);

                        /* End of Outputs for SubSystem: '<S1609>/HSCR_ChooseMinOrMaxSoln' */
                        /* End of Outputs for SubSystem: '<S1599>/Intrsctn_2 valid' */
                    }
                    else
                    {
                        /* Outputs for IfAction SubSystem: '<S1599>/HSCL_Int2_NotValid' incorporates:
                         *  ActionPort: '<S1608>/Action Port'
                         */
                        if ((((rtb_Merge1_mi * rtb_Merge1_mi) + rtb_Sum_n2) +
                                rtu_CSum) > rtb_Subtraction_lu)
                        {
                            /* Outputs for IfAction SubSystem: '<S1608>/Pbat_Flag true' incorporates:
                             *  ActionPort: '<S1618>/Action Port'
                             */
                            /* If: '<S1608>/If1' */
                            VDDR_ac_Pbat_Flagtrue(rtb_Merge1_mi, rtb_Merge2_pf,
                                                  &localB->Merge_a,
                                                  &localB->Merge1_e);

                            /* End of Outputs for SubSystem: '<S1608>/Pbat_Flag true' */
                        }
                        else
                        {
                            /* Outputs for IfAction SubSystem: '<S1608>/Pbat_Flag False' incorporates:
                             *  ActionPort: '<S1617>/Action Port'
                             */
                            /* If: '<S1608>/If1' */
                            VDDR_ac_Pbat_Flagtrue(rtb_Merge_b4, rtb_Merge3_dw,
                                                  &localB->Merge_a,
                                                  &localB->Merge1_e);

                            /* End of Outputs for SubSystem: '<S1608>/Pbat_Flag False' */
                        }

                        /* End of Outputs for SubSystem: '<S1599>/HSCL_Int2_NotValid' */
                    }

                    /* End of Outputs for SubSystem: '<S1564>/HSCL_Int1_NotValid' */
                }

                /* End of Outputs for SubSystem: '<S1239>/Switch Case Action Subsystem5' */
                break;
            }

            /* End of Outputs for SubSystem: '<S1232>/If Action Subsystem1' */
        }
        else
        {
            /* Outputs for IfAction SubSystem: '<S1232>/ELSE' incorporates:
             *  ActionPort: '<S1236>/Action Port'
             */
            /* Outputs for IfAction SubSystem: '<S1236>/ ELSE' incorporates:
             *  ActionPort: '<S1242>/Action Port'
             */
            /* If: '<S1236>/If' */
            VDDR_ac_PassTxMinTyMax(rtb_Merge_b4, rtb_Merge3_dw, &localB->Merge_a,
                                   &localB->Merge1_e);

            /* End of Outputs for SubSystem: '<S1236>/ ELSE' */
            /* End of Outputs for SubSystem: '<S1232>/ELSE' */
        }

        /* End of Outputs for SubSystem: '<S1229>/HSCL_Tm_DonutIntsc' */

        /* Merge: '<S1224>/Merge' incorporates:
         *  Product: '<S1229>/Multiplication'
         */
        localB->Merge = localB->Merge_a * rtb_Merge_hi;

        /* Merge: '<S1224>/Merge1' incorporates:
         *  Product: '<S1229>/Multiplication1'
         */
        localB->Merge1 = localB->Merge1_e * rtb_Merge1_ix;

        /* End of Outputs for SubSystem: '<S1224>/Others' */
    }

    /* End of If: '<S1224>/If' */

    /* Sum: '<S798>/Sum' incorporates:
     *  Product: '<S1226>/Prod'
     *  Product: '<S1228>/Prod'
     */
    rtb_Merge_hi = (localB->Merge * localB->Merge) + (localB->Merge1 *
        localB->Merge1);

    /* Switch: '<S1227>/Switch' */
    if (rtb_Merge_hi >= 0.0F)
    {
        /* Switch: '<S1227>/Switch' incorporates:
         *  Sqrt: '<S1227>/Sqrt'
         */
        rtb_Merge_hi = sqrtf(rtb_Merge_hi);
    }
    else
    {
        /* Switch: '<S1227>/Switch' incorporates:
         *  Constant: '<S1227>/Zero'
         */
        rtb_Merge_hi = 0.0F;
    }

    /* End of Switch: '<S1227>/Switch' */

    /* Logic: '<S1225>/Logical Operator' incorporates:
     *  Abs: '<S1225>/Abs'
     *  Abs: '<S1225>/Abs1'
     *  Constant: '<S1225>/Constant Value'
     *  Constant: '<S1225>/Constant Value1'
     *  Logic: '<S1225>/Logical Operator1'
     *  Logic: '<S1225>/Logical Operator2'
     *  RelationalOperator: '<S1225>/Comparison'
     *  RelationalOperator: '<S1225>/Comparison1'
     *  RelationalOperator: '<S1225>/Comparison2'
     *  RelationalOperator: '<S1225>/Comparison3'
     *  Sum: '<S1225>/Sum1'
     *  Sum: '<S1225>/Sum2'
     */
    localB->LogicalOperator = (((fabsf(rtb_Merge_hi - rtu_RMin) < 0.0001F) ||
        (rtb_Merge_hi > rtu_RMin)) && ((rtb_Merge_hi < rtu_RMax) || (fabsf
        (rtb_Merge_hi - rtu_RMax) < 0.0001F)));
}

#endif

/*
 * CleanupRuntimeResources for function-call system:
 *    '<S793>/RIPRgnAwd01'
 *    '<S5014>/RIPRgnAwd01'
 */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_RIPRgnAwd01_CleanupRTR(void)
{
}

#endif

/*
 * System initialize for atomic system:
 *    '<S800>/Stateflow Chart'
 *    '<S5021>/Stateflow Chart'
 */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_StateflowChart_Init(void)
{
    /* SystemInitialize for Function Call SubSystem: '<S793>/RIPRgnAwd01' */
    VDDR_ac_RIPRgnAwd01_Init();

    /* End of SystemInitialize for SubSystem: '<S793>/RIPRgnAwd01' */
}

#endif

/*
 * Output and update for atomic system:
 *    '<S800>/Stateflow Chart'
 *    '<S5021>/Stateflow Chart'
 */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_StateflowChart(VAR(sint16, AUTOMATIC)
    rtu_Case, VAR(float32, AUTOMATIC) rtu_TxMinIn, VAR(float32, AUTOMATIC)
    rtu_TxMaxIn, VAR(float32, AUTOMATIC) rtu_TyMinIn, VAR(float32, AUTOMATIC)
    rtu_TyMaxIn, VAR(float32, AUTOMATIC) rtu_A2, VAR(float32, AUTOMATIC) rtu_B2,
    VAR(float32, AUTOMATIC) rtu_Tx2Tm1In, VAR(float32, AUTOMATIC) rtu_Ty2Tm1In,
    VAR(float32, AUTOMATIC) rtu_9, VAR(float32, AUTOMATIC) rtu_10, VAR(float32,
    AUTOMATIC) rtu_11, VAR(float32, AUTOMATIC) rtu_12, VAR(boolean, AUTOMATIC)
    rtu_13, VAR(boolean, AUTOMATIC) rtu_14, VAR(float32, AUTOMATIC) rtu_15, VAR
    (float32, AUTOMATIC) rtu_16, VAR(boolean, AUTOMATIC) rtu_17, VAR(float32,
    AUTOMATIC) rtu_18, VAR(float32, AUTOMATIC) rtu_19, VAR(float32, AUTOMATIC)
    rtu_20, VAR(float32, AUTOMATIC) rtu_21, VAR(boolean, AUTOMATIC) rtu_22, VAR
    (float32, AUTOMATIC) rtu_23, VAR(float32, AUTOMATIC) rtu_24, VAR(float32,
    AUTOMATIC) rtu_25, P2VAR(B_StateflowChart_VDDR_ac_T, AUTOMATIC,
    VDDR_VAR_INIT) localB)
{
    float32 TxOfHMinus;
    float32 TxOfHPlus;
    float32 TyOfHMinus;
    float32 TyOfHPlus;
    boolean HPlusVld;
    boolean PtsVld;
    boolean tmp;
    boolean tmp_0;

    /* Chart: '<S800>/Stateflow Chart' */
    /* Gateway: OPTL_DtrmnHPts/M182/OPTL_DtrmnHPts/StateFlowBranching/Stateflow
       Chart */
    /* During: OPTL_DtrmnHPts/M182/OPTL_DtrmnHPts/StateFlowBranching/Stateflow
       Chart */
    /* Entry Internal: OPTL_DtrmnHPts/M182/OPTL_DtrmnHPts/StateFlowBranching/Stateflow
       Chart */
    /* Transition: '<S3170>:2' */
    switch (rtu_Case)
    {
      case 1:
        /* Transition: '<S3170>:6' */
        /* Transition: '<S3170>:10' */
        /* RIP Regen and RIP AWD are both not
           equal to 0 or 1 */
        localB->TxMinOut = rtu_TxMinIn;
        localB->TxMaxOut = rtu_TxMaxIn;
        localB->TyMinOut = rtu_TyMinIn;
        localB->TyMaxOut = rtu_TyMaxIn;

        /* Outputs for Function Call SubSystem: '<S793>/RIPRgnNEQ0' */
        /* Event: '<S3170>:11' */
        VDDR_ac_RIPRgnNEQ0(rtu_9, rtu_10, localB->TxMinOut, localB->TxMaxOut,
                           localB->TyMinOut, localB->TyMaxOut, rtu_11, rtu_12,
                           rtu_13, rtu_14, rtu_15, rtu_16, rtu_17,
                           &localB->RIPRgnNEQ0);

        /* End of Outputs for SubSystem: '<S793>/RIPRgnNEQ0' */

        /* Outputs for Function Call SubSystem: '<S793>/RIPAwdNEW0' */
        /* Event: '<S3170>:12' */
        VDDR_ac_RIPAwdNEW0(rtu_9, rtu_10, localB->TxMinOut, localB->TxMaxOut,
                           localB->TyMinOut, localB->TyMaxOut, rtu_18, rtu_19,
                           rtu_13, rtu_14, rtu_20, rtu_21, rtu_22,
                           &localB->RIPAwdNEW0);

        /* End of Outputs for SubSystem: '<S793>/RIPAwdNEW0' */
        PtsVld = localB->RIPRgnNEQ0.Merge2;
        TxOfHMinus = localB->RIPRgnNEQ0.Merge;
        TyOfHMinus = localB->RIPRgnNEQ0.Merge1;
        HPlusVld = localB->RIPAwdNEW0.Merge5;
        TxOfHPlus = localB->RIPAwdNEW0.Merge3;
        TyOfHPlus = localB->RIPAwdNEW0.Merge4;
        localB->Tx2Tm1 = 0.0F;
        localB->Ty2Tm1 = 0.0F;
        localB->Min0Max1 = 0;

        /* Transition: '<S3170>:103' */
        break;

      case 2:
        /* Transition: '<S3170>:29' */
        /* Transition: '<S3170>:31' */
        /* Transition: '<S3170>:35' */
        /* RIP Regen and RIP Awd are both 0 */
        localB->TxMinOut = rtu_A2;
        localB->TxMaxOut = rtu_A2;
        localB->TyMinOut = rtu_TyMinIn;
        localB->TyMaxOut = rtu_TyMaxIn;

        /* HMinus Calculation */
        localB->Tx2Tm1 = 0.0F;
        localB->Ty2Tm1 = rtu_Ty2Tm1In;
        localB->Min0Max1 = 0;

        /* Outputs for Function Call SubSystem: '<S793>/RIPRgnAwd01' */
        /* Event: '<S3170>:27' */
        VDDR_ac_RIPRgnAwd01(rtu_9, rtu_10, localB->TxMinOut, localB->TxMaxOut,
                            localB->TyMinOut, localB->TyMaxOut, localB->Tx2Tm1,
                            localB->Ty2Tm1, rtu_23, rtu_24, rtu_25,
                            localB->Min0Max1, &localB->RIPRgnAwd01);

        /* End of Outputs for SubSystem: '<S793>/RIPRgnAwd01' */
        TxOfHMinus = localB->RIPRgnAwd01.Merge;
        TyOfHMinus = localB->RIPRgnAwd01.Merge1;
        PtsVld = localB->RIPRgnAwd01.LogicalOperator;

        /* HPlusCalculation */
        localB->Min0Max1 = 1;

        /* Outputs for Function Call SubSystem: '<S793>/RIPRgnAwd01' */
        /* Event: '<S3170>:27' */
        VDDR_ac_RIPRgnAwd01(rtu_9, rtu_10, localB->TxMinOut, localB->TxMaxOut,
                            localB->TyMinOut, localB->TyMaxOut, localB->Tx2Tm1,
                            localB->Ty2Tm1, rtu_23, rtu_24, rtu_25,
                            localB->Min0Max1, &localB->RIPRgnAwd01);

        /* End of Outputs for SubSystem: '<S793>/RIPRgnAwd01' */
        HPlusVld = localB->RIPRgnAwd01.LogicalOperator;
        TxOfHPlus = localB->RIPRgnAwd01.Merge;
        TyOfHPlus = localB->RIPRgnAwd01.Merge1;

        /* Transition: '<S3170>:104' */
        break;

      case 3:
        /* Transition: '<S3170>:39' */
        /* Transition: '<S3170>:41' */
        /* Transition: '<S3170>:43' */
        /* RIP Regen is 1 and RIP Awd is 0 */
        localB->TxMinOut = rtu_TxMinIn;
        localB->TxMaxOut = rtu_TxMaxIn;
        localB->TyMinOut = rtu_B2;
        localB->TyMaxOut = rtu_B2;

        /* HMinus Calculation */
        localB->Tx2Tm1 = rtu_Tx2Tm1In;
        localB->Ty2Tm1 = 0.0F;
        localB->Min0Max1 = 0;

        /* Outputs for Function Call SubSystem: '<S793>/RIPRgnAwd01' */
        /* Event: '<S3170>:27' */
        VDDR_ac_RIPRgnAwd01(rtu_9, rtu_10, localB->TxMinOut, localB->TxMaxOut,
                            localB->TyMinOut, localB->TyMaxOut, localB->Tx2Tm1,
                            localB->Ty2Tm1, rtu_23, rtu_24, rtu_25,
                            localB->Min0Max1, &localB->RIPRgnAwd01);

        /* End of Outputs for SubSystem: '<S793>/RIPRgnAwd01' */
        TxOfHMinus = localB->RIPRgnAwd01.Merge;
        TyOfHMinus = localB->RIPRgnAwd01.Merge1;
        HPlusVld = localB->RIPRgnAwd01.LogicalOperator;

        /* HPlusCalculation */
        localB->TxMinOut = rtu_A2;
        localB->TxMaxOut = rtu_A2;
        localB->TyMinOut = rtu_TyMinIn;
        localB->TyMaxOut = rtu_TyMaxIn;
        localB->Min0Max1 = 1;
        localB->Tx2Tm1 = 0.0F;
        localB->Ty2Tm1 = rtu_Ty2Tm1In;

        /* Outputs for Function Call SubSystem: '<S793>/RIPRgnAwd01' */
        /* Event: '<S3170>:27' */
        VDDR_ac_RIPRgnAwd01(rtu_9, rtu_10, localB->TxMinOut, localB->TxMaxOut,
                            localB->TyMinOut, localB->TyMaxOut, localB->Tx2Tm1,
                            localB->Ty2Tm1, rtu_23, rtu_24, rtu_25,
                            localB->Min0Max1, &localB->RIPRgnAwd01);

        /* End of Outputs for SubSystem: '<S793>/RIPRgnAwd01' */
        PtsVld = (HPlusVld && (localB->RIPRgnAwd01.LogicalOperator));
        HPlusVld = PtsVld;
        TxOfHPlus = localB->RIPRgnAwd01.Merge;
        TyOfHPlus = localB->RIPRgnAwd01.Merge1;

        /* Transition: '<S3170>:146' */
        break;

      case 4:
        /* Transition: '<S3170>:45' */
        /* Transition: '<S3170>:47' */
        /* Transition: '<S3170>:49' */
        /* RIP Regen is 0 and RIP Awd is 1 */
        localB->TxMinOut = rtu_A2;
        localB->TxMaxOut = rtu_A2;
        localB->TyMinOut = rtu_TyMinIn;
        localB->TyMaxOut = rtu_TyMaxIn;

        /* HMinus Calculation */
        localB->Tx2Tm1 = 0.0F;
        localB->Ty2Tm1 = rtu_Ty2Tm1In;
        localB->Min0Max1 = 0;

        /* Outputs for Function Call SubSystem: '<S793>/RIPRgnAwd01' */
        /* Event: '<S3170>:27' */
        VDDR_ac_RIPRgnAwd01(rtu_9, rtu_10, localB->TxMinOut, localB->TxMaxOut,
                            localB->TyMinOut, localB->TyMaxOut, localB->Tx2Tm1,
                            localB->Ty2Tm1, rtu_23, rtu_24, rtu_25,
                            localB->Min0Max1, &localB->RIPRgnAwd01);

        /* End of Outputs for SubSystem: '<S793>/RIPRgnAwd01' */
        TxOfHMinus = localB->RIPRgnAwd01.Merge;
        TyOfHMinus = localB->RIPRgnAwd01.Merge1;
        HPlusVld = localB->RIPRgnAwd01.LogicalOperator;

        /* HPlusCalculation */
        localB->TxMinOut = rtu_TxMinIn;
        localB->TxMaxOut = rtu_TxMaxIn;
        localB->TyMinOut = rtu_B2;
        localB->TyMaxOut = rtu_B2;
        localB->Min0Max1 = 1;
        localB->Tx2Tm1 = rtu_Tx2Tm1In;
        localB->Ty2Tm1 = 0.0F;

        /* Outputs for Function Call SubSystem: '<S793>/RIPRgnAwd01' */
        /* Event: '<S3170>:27' */
        VDDR_ac_RIPRgnAwd01(rtu_9, rtu_10, localB->TxMinOut, localB->TxMaxOut,
                            localB->TyMinOut, localB->TyMaxOut, localB->Tx2Tm1,
                            localB->Ty2Tm1, rtu_23, rtu_24, rtu_25,
                            localB->Min0Max1, &localB->RIPRgnAwd01);

        /* End of Outputs for SubSystem: '<S793>/RIPRgnAwd01' */
        PtsVld = (HPlusVld && (localB->RIPRgnAwd01.LogicalOperator));
        HPlusVld = PtsVld;
        TxOfHPlus = localB->RIPRgnAwd01.Merge;
        TyOfHPlus = localB->RIPRgnAwd01.Merge1;

        /* Transition: '<S3170>:106' */
        break;

      case 5:
        /* Transition: '<S3170>:51' */
        /* Transition: '<S3170>:53' */
        /* Transition: '<S3170>:55' */
        /* RIP Regen is 1 and RIP Awd is 1 */
        localB->TxMinOut = rtu_TxMinIn;
        localB->TxMaxOut = rtu_TxMaxIn;
        localB->TyMinOut = rtu_B2;
        localB->TyMaxOut = rtu_B2;

        /* HMinus Calculation */
        localB->Tx2Tm1 = rtu_Tx2Tm1In;
        localB->Ty2Tm1 = 0.0F;
        localB->Min0Max1 = 0;

        /* Outputs for Function Call SubSystem: '<S793>/RIPRgnAwd01' */
        /* Event: '<S3170>:27' */
        VDDR_ac_RIPRgnAwd01(rtu_9, rtu_10, localB->TxMinOut, localB->TxMaxOut,
                            localB->TyMinOut, localB->TyMaxOut, localB->Tx2Tm1,
                            localB->Ty2Tm1, rtu_23, rtu_24, rtu_25,
                            localB->Min0Max1, &localB->RIPRgnAwd01);

        /* End of Outputs for SubSystem: '<S793>/RIPRgnAwd01' */
        TxOfHMinus = localB->RIPRgnAwd01.Merge;
        TyOfHMinus = localB->RIPRgnAwd01.Merge1;
        PtsVld = localB->RIPRgnAwd01.LogicalOperator;

        /* HPlusCalculation */
        localB->Min0Max1 = 1;

        /* Outputs for Function Call SubSystem: '<S793>/RIPRgnAwd01' */
        /* Event: '<S3170>:27' */
        VDDR_ac_RIPRgnAwd01(rtu_9, rtu_10, localB->TxMinOut, localB->TxMaxOut,
                            localB->TyMinOut, localB->TyMaxOut, localB->Tx2Tm1,
                            localB->Ty2Tm1, rtu_23, rtu_24, rtu_25,
                            localB->Min0Max1, &localB->RIPRgnAwd01);

        /* End of Outputs for SubSystem: '<S793>/RIPRgnAwd01' */
        HPlusVld = localB->RIPRgnAwd01.LogicalOperator;
        TxOfHPlus = localB->RIPRgnAwd01.Merge;
        TyOfHPlus = localB->RIPRgnAwd01.Merge1;

        /* Transition: '<S3170>:108' */
        break;

      case 6:
        /* Transition: '<S3170>:57' */
        /* Transition: '<S3170>:59' */
        /* Transition: '<S3170>:61' */
        /* RIP Regen NEQ 0/NEQ1 and RIP Awd=0 */
        localB->TxMinOut = rtu_TxMinIn;
        localB->TxMaxOut = rtu_TxMaxIn;
        localB->TyMinOut = rtu_TyMinIn;
        localB->TyMaxOut = rtu_TyMaxIn;

        /* Outputs for Function Call SubSystem: '<S793>/RIPRgnNEQ0' */
        /* Event: '<S3170>:11' */
        VDDR_ac_RIPRgnNEQ0(rtu_9, rtu_10, localB->TxMinOut, localB->TxMaxOut,
                           localB->TyMinOut, localB->TyMaxOut, rtu_11, rtu_12,
                           rtu_13, rtu_14, rtu_15, rtu_16, rtu_17,
                           &localB->RIPRgnNEQ0);

        /* End of Outputs for SubSystem: '<S793>/RIPRgnNEQ0' */
        PtsVld = localB->RIPRgnNEQ0.Merge2;
        TxOfHMinus = localB->RIPRgnNEQ0.Merge;
        TyOfHMinus = localB->RIPRgnNEQ0.Merge1;

        /* HPlusCalculation */
        localB->TxMinOut = rtu_A2;
        localB->TxMaxOut = rtu_A2;
        localB->TyMinOut = rtu_TyMinIn;
        localB->TyMaxOut = rtu_TyMaxIn;
        localB->Min0Max1 = 1;
        localB->Tx2Tm1 = 0.0F;
        localB->Ty2Tm1 = rtu_Ty2Tm1In;

        /* Outputs for Function Call SubSystem: '<S793>/RIPRgnAwd01' */
        /* Event: '<S3170>:27' */
        VDDR_ac_RIPRgnAwd01(rtu_9, rtu_10, localB->TxMinOut, localB->TxMaxOut,
                            localB->TyMinOut, localB->TyMaxOut, localB->Tx2Tm1,
                            localB->Ty2Tm1, rtu_23, rtu_24, rtu_25,
                            localB->Min0Max1, &localB->RIPRgnAwd01);

        /* End of Outputs for SubSystem: '<S793>/RIPRgnAwd01' */
        HPlusVld = localB->RIPRgnAwd01.LogicalOperator;
        TxOfHPlus = localB->RIPRgnAwd01.Merge;
        TyOfHPlus = localB->RIPRgnAwd01.Merge1;

        /* Transition: '<S3170>:109' */
        break;

      case 7:
        /* Transition: '<S3170>:63' */
        /* Transition: '<S3170>:65' */
        /* Transition: '<S3170>:67' */
        /* RIP Regen NEQ 0/NEQ1 and RIP Awd=1 */
        localB->TxMinOut = rtu_TxMinIn;
        localB->TxMaxOut = rtu_TxMaxIn;
        localB->TyMinOut = rtu_TyMinIn;
        localB->TyMaxOut = rtu_TyMaxIn;

        /* Outputs for Function Call SubSystem: '<S793>/RIPRgnNEQ0' */
        /* Event: '<S3170>:11' */
        VDDR_ac_RIPRgnNEQ0(rtu_9, rtu_10, localB->TxMinOut, localB->TxMaxOut,
                           localB->TyMinOut, localB->TyMaxOut, rtu_11, rtu_12,
                           rtu_13, rtu_14, rtu_15, rtu_16, rtu_17,
                           &localB->RIPRgnNEQ0);

        /* End of Outputs for SubSystem: '<S793>/RIPRgnNEQ0' */
        PtsVld = localB->RIPRgnNEQ0.Merge2;
        TxOfHMinus = localB->RIPRgnNEQ0.Merge;
        TyOfHMinus = localB->RIPRgnNEQ0.Merge1;

        /* HPlusCalculation */
        localB->TxMinOut = rtu_TxMinIn;
        localB->TxMaxOut = rtu_TxMaxIn;
        localB->TyMinOut = rtu_B2;
        localB->TyMaxOut = rtu_B2;
        localB->Min0Max1 = 1;
        localB->Tx2Tm1 = rtu_Tx2Tm1In;
        localB->Ty2Tm1 = 0.0F;

        /* Outputs for Function Call SubSystem: '<S793>/RIPRgnAwd01' */
        /* Event: '<S3170>:27' */
        VDDR_ac_RIPRgnAwd01(rtu_9, rtu_10, localB->TxMinOut, localB->TxMaxOut,
                            localB->TyMinOut, localB->TyMaxOut, localB->Tx2Tm1,
                            localB->Ty2Tm1, rtu_23, rtu_24, rtu_25,
                            localB->Min0Max1, &localB->RIPRgnAwd01);

        /* End of Outputs for SubSystem: '<S793>/RIPRgnAwd01' */
        HPlusVld = localB->RIPRgnAwd01.LogicalOperator;
        TxOfHPlus = localB->RIPRgnAwd01.Merge;
        TyOfHPlus = localB->RIPRgnAwd01.Merge1;

        /* Transition: '<S3170>:110' */
        break;

      case 8:
        /* Transition: '<S3170>:69' */
        /* Transition: '<S3170>:71' */
        /* Transition: '<S3170>:73' */
        /* RIP Awd NEQ 0/NEQ1 and RIP Rgn=0 */
        localB->TxMinOut = rtu_A2;
        localB->TxMaxOut = rtu_A2;
        localB->TyMinOut = rtu_TyMinIn;
        localB->TyMaxOut = rtu_TyMaxIn;
        localB->Tx2Tm1 = 0.0F;
        localB->Ty2Tm1 = rtu_Ty2Tm1In;
        localB->Min0Max1 = 0;

        /* Outputs for Function Call SubSystem: '<S793>/RIPRgnAwd01' */
        /* Event: '<S3170>:27' */
        VDDR_ac_RIPRgnAwd01(rtu_9, rtu_10, localB->TxMinOut, localB->TxMaxOut,
                            localB->TyMinOut, localB->TyMaxOut, localB->Tx2Tm1,
                            localB->Ty2Tm1, rtu_23, rtu_24, rtu_25,
                            localB->Min0Max1, &localB->RIPRgnAwd01);

        /* End of Outputs for SubSystem: '<S793>/RIPRgnAwd01' */
        PtsVld = localB->RIPRgnAwd01.LogicalOperator;
        TxOfHMinus = localB->RIPRgnAwd01.Merge;
        TyOfHMinus = localB->RIPRgnAwd01.Merge1;
        localB->TxMinOut = rtu_TxMinIn;
        localB->TxMaxOut = rtu_TxMaxIn;
        localB->TyMinOut = rtu_TyMinIn;
        localB->TyMaxOut = rtu_TyMaxIn;

        /* Outputs for Function Call SubSystem: '<S793>/RIPAwdNEW0' */
        /* Event: '<S3170>:12' */
        VDDR_ac_RIPAwdNEW0(rtu_9, rtu_10, localB->TxMinOut, localB->TxMaxOut,
                           localB->TyMinOut, localB->TyMaxOut, rtu_18, rtu_19,
                           rtu_13, rtu_14, rtu_20, rtu_21, rtu_22,
                           &localB->RIPAwdNEW0);

        /* End of Outputs for SubSystem: '<S793>/RIPAwdNEW0' */
        HPlusVld = localB->RIPAwdNEW0.Merge5;
        TxOfHPlus = localB->RIPAwdNEW0.Merge3;
        TyOfHPlus = localB->RIPAwdNEW0.Merge4;

        /* Transition: '<S3170>:111' */
        break;

      case 9:
        /* Transition: '<S3170>:76' */
        /* Transition: '<S3170>:78' */
        /* Transition: '<S3170>:80' */
        /* RIP Awd NEQ 0/NEQ1 and RIP Rgn=1 */
        localB->TxMinOut = rtu_TxMinIn;
        localB->TxMaxOut = rtu_TxMaxIn;
        localB->TyMinOut = rtu_B2;
        localB->TyMaxOut = rtu_B2;
        localB->Tx2Tm1 = rtu_Tx2Tm1In;
        localB->Ty2Tm1 = 0.0F;
        localB->Min0Max1 = 0;

        /* Outputs for Function Call SubSystem: '<S793>/RIPRgnAwd01' */
        /* Event: '<S3170>:27' */
        VDDR_ac_RIPRgnAwd01(rtu_9, rtu_10, localB->TxMinOut, localB->TxMaxOut,
                            localB->TyMinOut, localB->TyMaxOut, localB->Tx2Tm1,
                            localB->Ty2Tm1, rtu_23, rtu_24, rtu_25,
                            localB->Min0Max1, &localB->RIPRgnAwd01);

        /* End of Outputs for SubSystem: '<S793>/RIPRgnAwd01' */
        PtsVld = localB->RIPRgnAwd01.LogicalOperator;
        TxOfHMinus = localB->RIPRgnAwd01.Merge;
        TyOfHMinus = localB->RIPRgnAwd01.Merge1;
        localB->TxMinOut = rtu_TxMinIn;
        localB->TxMaxOut = rtu_TxMaxIn;
        localB->TyMinOut = rtu_TyMinIn;
        localB->TyMaxOut = rtu_TyMaxIn;

        /* Outputs for Function Call SubSystem: '<S793>/RIPAwdNEW0' */
        /* Event: '<S3170>:12' */
        VDDR_ac_RIPAwdNEW0(rtu_9, rtu_10, localB->TxMinOut, localB->TxMaxOut,
                           localB->TyMinOut, localB->TyMaxOut, rtu_18, rtu_19,
                           rtu_13, rtu_14, rtu_20, rtu_21, rtu_22,
                           &localB->RIPAwdNEW0);

        /* End of Outputs for SubSystem: '<S793>/RIPAwdNEW0' */
        HPlusVld = localB->RIPAwdNEW0.Merge5;
        TxOfHPlus = localB->RIPAwdNEW0.Merge3;
        TyOfHPlus = localB->RIPAwdNEW0.Merge4;

        /* Transition: '<S3170>:112' */
        break;

      default:
        /* Transition: '<S3170>:82' */
        /* Else */
        localB->Tx2Tm1 = 0.0F;
        localB->Ty2Tm1 = 0.0F;
        localB->Min0Max1 = 0;
        TxOfHMinus = rtu_TxMinIn;
        TyOfHMinus = rtu_TyMinIn;
        PtsVld = false;
        TxOfHPlus = rtu_TxMaxIn;
        TyOfHPlus = rtu_TyMaxIn;
        HPlusVld = false;

        /* Transition: '<S3170>:113' */
        break;
    }

    /* Transition: '<S3170>:115' */
    tmp = !HPlusVld;
    tmp_0 = !PtsVld;
    if (tmp_0 && tmp)
    {
        /* Transition: '<S3170>:119' */
        /* Transition: '<S3170>:132' */
        localB->TxMinOut = rtu_TxMinIn;
        localB->TxMaxOut = rtu_TxMaxIn;
        localB->TyMinOut = rtu_TyMinIn;
        localB->TyMaxOut = rtu_TyMaxIn;
        localB->Tx2Tm1 = rtu_Tx2Tm1In;
        localB->Ty2Tm1 = rtu_Ty2Tm1In;

        /* HMinus */
        localB->Min0Max1 = 0;

        /* Outputs for Function Call SubSystem: '<S793>/RIPRgnAwd01' */
        /* Event: '<S3170>:27' */
        VDDR_ac_RIPRgnAwd01(rtu_9, rtu_10, localB->TxMinOut, localB->TxMaxOut,
                            localB->TyMinOut, localB->TyMaxOut, localB->Tx2Tm1,
                            localB->Ty2Tm1, rtu_23, rtu_24, rtu_25,
                            localB->Min0Max1, &localB->RIPRgnAwd01);

        /* End of Outputs for SubSystem: '<S793>/RIPRgnAwd01' */
        localB->TxOfHMinusFnl = localB->RIPRgnAwd01.Merge;
        localB->TyOfHMinusFnl = localB->RIPRgnAwd01.Merge1;
        localB->Min0Max1 = 1;

        /* Outputs for Function Call SubSystem: '<S793>/RIPRgnAwd01' */
        /* Event: '<S3170>:27' */
        VDDR_ac_RIPRgnAwd01(rtu_9, rtu_10, localB->TxMinOut, localB->TxMaxOut,
                            localB->TyMinOut, localB->TyMaxOut, localB->Tx2Tm1,
                            localB->Ty2Tm1, rtu_23, rtu_24, rtu_25,
                            localB->Min0Max1, &localB->RIPRgnAwd01);

        /* End of Outputs for SubSystem: '<S793>/RIPRgnAwd01' */
        localB->TxOfHPlusFnl = localB->RIPRgnAwd01.Merge;
        localB->TyOfHPlusFnl = localB->RIPRgnAwd01.Merge1;
    }
    else
    {
        /* Transition: '<S3170>:117' */
        if (PtsVld && tmp)
        {
            /* Transition: '<S3170>:121' */
            /* Transition: '<S3170>:134' */
            localB->TxMinOut = rtu_TxMinIn;
            localB->TxMaxOut = rtu_TxMaxIn;
            localB->TyMinOut = rtu_TyMinIn;
            localB->TyMaxOut = rtu_TyMaxIn;
            localB->Tx2Tm1 = rtu_Tx2Tm1In;
            localB->Ty2Tm1 = rtu_Ty2Tm1In;
            localB->Min0Max1 = 1;

            /* Outputs for Function Call SubSystem: '<S793>/RIPRgnAwd01' */
            /* Event: '<S3170>:27' */
            VDDR_ac_RIPRgnAwd01(rtu_9, rtu_10, localB->TxMinOut,
                                localB->TxMaxOut, localB->TyMinOut,
                                localB->TyMaxOut, localB->Tx2Tm1, localB->Ty2Tm1,
                                rtu_23, rtu_24, rtu_25, localB->Min0Max1,
                                &localB->RIPRgnAwd01);

            /* End of Outputs for SubSystem: '<S793>/RIPRgnAwd01' */
            localB->TxOfHMinusFnl = TxOfHMinus;
            localB->TyOfHMinusFnl = TyOfHMinus;
            localB->TxOfHPlusFnl = localB->RIPRgnAwd01.Merge;
            localB->TyOfHPlusFnl = localB->RIPRgnAwd01.Merge1;
        }
        else
        {
            /* Transition: '<S3170>:123' */
            if (tmp_0 && HPlusVld)
            {
                /* Transition: '<S3170>:125' */
                /* Transition: '<S3170>:136' */
                localB->TxMinOut = rtu_TxMinIn;
                localB->TxMaxOut = rtu_TxMaxIn;
                localB->TyMinOut = rtu_TyMinIn;
                localB->TyMaxOut = rtu_TyMaxIn;
                localB->Tx2Tm1 = rtu_Tx2Tm1In;
                localB->Ty2Tm1 = rtu_Ty2Tm1In;

                /* HMinus */
                localB->Min0Max1 = 0;

                /* Outputs for Function Call SubSystem: '<S793>/RIPRgnAwd01' */
                /* Event: '<S3170>:27' */
                VDDR_ac_RIPRgnAwd01(rtu_9, rtu_10, localB->TxMinOut,
                                    localB->TxMaxOut, localB->TyMinOut,
                                    localB->TyMaxOut, localB->Tx2Tm1,
                                    localB->Ty2Tm1, rtu_23, rtu_24, rtu_25,
                                    localB->Min0Max1, &localB->RIPRgnAwd01);

                /* End of Outputs for SubSystem: '<S793>/RIPRgnAwd01' */
                localB->TxOfHMinusFnl = localB->RIPRgnAwd01.Merge;
                localB->TyOfHMinusFnl = localB->RIPRgnAwd01.Merge1;
                localB->TxOfHPlusFnl = TxOfHPlus;
                localB->TyOfHPlusFnl = TyOfHPlus;
            }
            else
            {
                /* Transition: '<S3170>:128' */
                if (PtsVld && HPlusVld)
                {
                    /* Transition: '<S3170>:130' */
                    /* Transition: '<S3170>:138' */
                    localB->TxOfHMinusFnl = TxOfHMinus;
                    localB->TyOfHMinusFnl = TyOfHMinus;
                    localB->TxOfHPlusFnl = TxOfHPlus;
                    localB->TyOfHPlusFnl = TyOfHPlus;
                }
                else
                {
                    /* Transition: '<S3170>:140' */
                    localB->TxOfHMinusFnl = rtu_TxMinIn;
                    localB->TyOfHMinusFnl = rtu_TyMinIn;
                    localB->TxOfHPlusFnl = rtu_TxMaxIn;
                    localB->TyOfHPlusFnl = rtu_TyMaxIn;
                }
            }
        }
    }

    /* End of Chart: '<S800>/Stateflow Chart' */
}

#endif

/*
 * CleanupRuntimeResources for atomic system:
 *    '<S800>/Stateflow Chart'
 *    '<S5021>/Stateflow Chart'
 */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR__StateflowChart_CleanupRTR(void)
{
    /* CleanupRuntimeResources for Function Call SubSystem: '<S793>/RIPRgnAwd01' */
    VDDR_ac_RIPRgnAwd01_CleanupRTR();

    /* End of CleanupRuntimeResources for SubSystem: '<S793>/RIPRgnAwd01' */
}

#endif

/*
 * Output and update for action system:
 *    '<S3409>/ELSEOptTrq'
 *    '<S3410>/ELSEOptTrq'
 *    '<S3411>/ELSEOptTrq'
 *    '<S3412>/ELSEOptTrq'
 */
#if Rte_SysCon_Variant_OPTL_3MtrEnbl && Rte_SysCon_Variant_VDDR_1

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_ELSEOptTrq(P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_OptTaOut, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_OptTbOut, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_OptTcOut)
{
    /* SignalConversion generated from: '<S3419>/OptTaOut' incorporates:
     *  Constant: '<S3419>/Constant Value'
     */
    *rty_OptTaOut = 0.0F;

    /* SignalConversion generated from: '<S3419>/OptTbOut' incorporates:
     *  Constant: '<S3419>/Constant Value1'
     */
    *rty_OptTbOut = 0.0F;

    /* SignalConversion generated from: '<S3419>/OptTcOut' incorporates:
     *  Constant: '<S3419>/Constant Value2'
     */
    *rty_OptTcOut = 0.0F;
}

#endif

/*
 * Output and update for action system:
 *    '<S3409>/ELSEPwr'
 *    '<S3410>/ELSEPwr'
 *    '<S3411>/ELSEPwr'
 *    '<S3412>/ELSEPwr'
 */
#if Rte_SysCon_Variant_OPTL_3MtrEnbl && Rte_SysCon_Variant_VDDR_1

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_ELSEPwr(P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_OptPaOut, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_OptPbOut, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_OptPcOut)
{
    /* SignalConversion generated from: '<S3420>/OptPaOut' incorporates:
     *  Constant: '<S3420>/Constant Value'
     */
    *rty_OptPaOut = 0.0F;

    /* SignalConversion generated from: '<S3420>/OptPbOut' incorporates:
     *  Constant: '<S3420>/Constant Value1'
     */
    *rty_OptPbOut = 0.0F;

    /* SignalConversion generated from: '<S3420>/OptPcOut' incorporates:
     *  Constant: '<S3420>/Constant Value2'
     */
    *rty_OptPcOut = 0.0F;
}

#endif

/*
 * Output and update for action system:
 *    '<S3409>/DecMinMaxAllELSE'
 *    '<S3409>/DecMtrLimsELSE'
 *    '<S3410>/DecMinMaxAllELSE'
 *    '<S3410>/DecMtrLimELSE'
 *    '<S3411>/DecMinMaxAllELSE'
 *    '<S3411>/DecMtrLimELSE'
 *    '<S3412>/DecMinMaxAllELSE'
 *    '<S3412>/DecMtrLimELSE'
 */
#if Rte_SysCon_Variant_OPTL_3MtrEnbl && Rte_SysCon_Variant_VDDR_1

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_DecMinMaxAllELSE(P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_TaMinAllowedOut, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_TbMinAllowedOut, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_TcMinAllowedOut, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_TaMaxAllowedOut, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_TbMaxAllowedOut, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_TcMaxAllowedOut)
{
    /* SignalConversion generated from: '<S3414>/TaMinAllowedOut' incorporates:
     *  Constant: '<S3414>/Constant Value'
     */
    *rty_TaMinAllowedOut = -99999.0F;

    /* SignalConversion generated from: '<S3414>/TbMinAllowedOut' incorporates:
     *  Constant: '<S3414>/Constant Value1'
     */
    *rty_TbMinAllowedOut = -99999.0F;

    /* SignalConversion generated from: '<S3414>/TcMinAllowedOut' incorporates:
     *  Constant: '<S3414>/Constant Value2'
     */
    *rty_TcMinAllowedOut = -99999.0F;

    /* SignalConversion generated from: '<S3414>/TaMaxAllowedOut' incorporates:
     *  Constant: '<S3414>/Constant Value3'
     */
    *rty_TaMaxAllowedOut = 99999.0F;

    /* SignalConversion generated from: '<S3414>/TbMaxAllowedOut' incorporates:
     *  Constant: '<S3414>/Constant Value4'
     */
    *rty_TbMaxAllowedOut = 99999.0F;

    /* SignalConversion generated from: '<S3414>/TcMaxAllowedOut' incorporates:
     *  Constant: '<S3414>/Constant Value5'
     */
    *rty_TcMaxAllowedOut = 99999.0F;
}

#endif

/*
 * Output and update for function-call system:
 *    '<S550>/MtrTrqs2AxlTrqs'
 *    '<S3550>/MtrTrqs2AxlTrqs'
 */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_MtrTrqs2AxlTrqs(CONST(float32,
    AUTOMATIC) rtu_TSXRMat[114], CONST(float32, AUTOMATIC) rtu_Misc[6], VAR
    (float32, AUTOMATIC) rtu_TaOfToMin, VAR(float32, AUTOMATIC) rtu_TbOfToMin,
    VAR(float32, AUTOMATIC) rtu_TcOfToMin, VAR(float32, AUTOMATIC) rtu_TaOfToMax,
    VAR(float32, AUTOMATIC) rtu_TbOfToMax, VAR(float32, AUTOMATIC) rtu_TcOfToMax,
    P2VAR(B_MtrTrqs2AxlTrqs_VDDR_ac_T, AUTOMATIC, VDDR_VAR_INIT) localB)
{
    sint32 i;
    float32 rtb_Product1_da[3];
    float32 rtb_Product2_j[3];
    float32 rtb_Product3_e[3];
    float32 rtb_Product_hg[3];
    float32 rtu_TaOfToMax_0[3];
    float32 rtu_TaOfToMax_1[3];
    float32 rtu_TaOfToMin_0[3];
    float32 rtu_TaOfToMin_1[3];
    float32 rtb_Product1_df_tmp;
    float32 rtb_Product_d0_tmp;

    /* Product: '<S790>/Product' */
    rtu_TaOfToMin_0[0] = rtu_TaOfToMin;
    rtu_TaOfToMin_0[1] = rtu_TbOfToMin;
    rtu_TaOfToMin_0[2] = rtu_TcOfToMin;

    /* Product: '<S790>/Product1' */
    rtu_TaOfToMin_1[0] = rtu_TaOfToMin;
    rtu_TaOfToMin_1[1] = rtu_TbOfToMin;
    rtu_TaOfToMin_1[2] = rtu_TcOfToMin;

    /* Product: '<S790>/Product2' */
    rtu_TaOfToMax_0[0] = rtu_TaOfToMax;
    rtu_TaOfToMax_0[1] = rtu_TbOfToMax;
    rtu_TaOfToMax_0[2] = rtu_TcOfToMax;

    /* Product: '<S790>/Product3' */
    rtu_TaOfToMax_1[0] = rtu_TaOfToMax;
    rtu_TaOfToMax_1[1] = rtu_TbOfToMax;
    rtu_TaOfToMax_1[2] = rtu_TcOfToMax;
    for (i = 0; i < 3; i++)
    {
        /* Selector: '<S790>/TaTbTcCoeffofToFEqn' incorporates:
         *  Selector: '<S790>/TaTbTcCoeffofToFEqn1'
         */
        rtb_Product_d0_tmp = rtu_TSXRMat[(6 * i) + 4];

        /* Product: '<S790>/Product' incorporates:
         *  Selector: '<S790>/TaTbTcCoeffofToFEqn'
         */
        rtb_Product_hg[i] = rtb_Product_d0_tmp * rtu_TaOfToMin_0[i];

        /* Selector: '<S790>/TaTbTcCoeffofToREqn' incorporates:
         *  Product: '<S790>/Product1'
         *  Selector: '<S790>/TaTbTcCoeffofToREqn1'
         */
        rtb_Product1_df_tmp = rtu_TSXRMat[(6 * i) + 5];

        /* Product: '<S790>/Product1' incorporates:
         *  Selector: '<S790>/TaTbTcCoeffofToREqn'
         */
        rtb_Product1_da[i] = rtb_Product1_df_tmp * rtu_TaOfToMin_1[i];

        /* Product: '<S790>/Product2' incorporates:
         *  Selector: '<S790>/TaTbTcCoeffofToFEqn1'
         */
        rtb_Product2_j[i] = rtb_Product_d0_tmp * rtu_TaOfToMax_0[i];

        /* Product: '<S790>/Product3' */
        rtb_Product3_e[i] = rtb_Product1_df_tmp * rtu_TaOfToMax_1[i];
    }

    /* Sum: '<S790>/Sum' */
    localB->Sum = ((rtb_Product_hg[0] + rtb_Product_hg[1]) + rtb_Product_hg[2])
        + rtu_Misc[4];

    /* Sum: '<S790>/Sum1' */
    localB->Sum1 = ((rtb_Product1_da[0] + rtb_Product1_da[1]) + rtb_Product1_da
                    [2]) + rtu_Misc[5];

    /* Sum: '<S790>/Sum2' */
    localB->Sum2 = ((rtb_Product2_j[0] + rtb_Product2_j[1]) + rtb_Product2_j[2])
        + rtu_Misc[4];

    /* Sum: '<S790>/Sum3' */
    localB->Sum3 = ((rtb_Product3_e[0] + rtb_Product3_e[1]) + rtb_Product3_e[2])
        + rtu_Misc[5];
}

#endif

/*
 * Output and update for action system:
 *    '<S545>/VDDC_WEDOpnOp'
 *    '<S3549>/VDDC_WEDOpnOp'
 */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_VDDC_WEDOpnOp(P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_VeVDCR_M_HMinus_WEDOpen, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_VeVDCR_M_TaOfToMin_WEDOpen, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_VeVDCR_M_TbOfToMin_WEDOpen, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_VeVDCR_M_TxOfHMinus_WEDOpen, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_VeVDCR_M_TyOfHMinus_WEDOpen, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_VeVDCR_M_HPlus_WEDOpen, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_VeVDCR_M_TaOfToMax_WEDOpen, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_VeVDCR_M_TbOfToMax_WEDOpen, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_VeVDCR_M_TxOfHPlus_WEDOpen, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_VeVDCR_M_TyOfHPlus_WEDOpen, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_VeVDCR_M_TcOfToMin_WEDOpen, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_VeVDCR_M_TcOfToMax_WEDOpen, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_VeVDDR_M_ToMinFrntAtRipRgn_, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_VeVDDR_M_ToMinRrAtRipRgn_WE, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_VeVDDR_M_ToMaxFrntAtRipAWD_, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_VeVDDR_M_ToMaxRrAtRipAWD_WE)
{
    /* SignalConversion generated from: '<S549>/VeVDCR_M_HMinus_WEDOpen' incorporates:
     *  Constant: '<S549>/Constant Value'
     */
    *rty_VeVDCR_M_HMinus_WEDOpen = -9999.0F;

    /* SignalConversion generated from: '<S549>/VeVDCR_M_TaOfToMin_WEDOpen' incorporates:
     *  Constant: '<S549>/Constant Value1'
     */
    *rty_VeVDCR_M_TaOfToMin_WEDOpen = 0.0F;

    /* SignalConversion generated from: '<S549>/VeVDCR_M_TbOfToMin_WEDOpen' incorporates:
     *  Constant: '<S549>/Constant Value2'
     */
    *rty_VeVDCR_M_TbOfToMin_WEDOpen = -9999.0F;

    /* SignalConversion generated from: '<S549>/VeVDCR_M_TxOfHMinus_WEDOpen' incorporates:
     *  Constant: '<S549>/Constant Value3'
     */
    *rty_VeVDCR_M_TxOfHMinus_WEDOpen = 0.0F;

    /* SignalConversion generated from: '<S549>/VeVDCR_M_TyOfHMinus_WEDOpen' incorporates:
     *  Constant: '<S549>/Constant Value4'
     */
    *rty_VeVDCR_M_TyOfHMinus_WEDOpen = -9999.0F;

    /* SignalConversion generated from: '<S549>/VeVDCR_M_HPlus_WEDOpen' incorporates:
     *  Constant: '<S549>/Constant Value5'
     */
    *rty_VeVDCR_M_HPlus_WEDOpen = 9999.0F;

    /* SignalConversion generated from: '<S549>/VeVDCR_M_TaOfToMax_WEDOpen' incorporates:
     *  Constant: '<S549>/Constant Value6'
     */
    *rty_VeVDCR_M_TaOfToMax_WEDOpen = 0.0F;

    /* SignalConversion generated from: '<S549>/VeVDCR_M_TbOfToMax_WEDOpen' incorporates:
     *  Constant: '<S549>/Constant Value7'
     */
    *rty_VeVDCR_M_TbOfToMax_WEDOpen = 9999.0F;

    /* SignalConversion generated from: '<S549>/VeVDCR_M_TxOfHPlus_WEDOpen' incorporates:
     *  Constant: '<S549>/Constant Value8'
     */
    *rty_VeVDCR_M_TxOfHPlus_WEDOpen = 0.0F;

    /* SignalConversion generated from: '<S549>/VeVDCR_M_TyOfHPlus_WEDOpen' incorporates:
     *  Constant: '<S549>/Constant Value9'
     */
    *rty_VeVDCR_M_TyOfHPlus_WEDOpen = 9999.0F;

    /* SignalConversion generated from: '<S549>/VeVDCR_M_TcOfToMin_WEDOpen' incorporates:
     *  Constant: '<S549>/Constant Value10'
     */
    *rty_VeVDCR_M_TcOfToMin_WEDOpen = 0.0F;

    /* SignalConversion generated from: '<S549>/VeVDCR_M_TcOfToMax_WEDOpen' incorporates:
     *  Constant: '<S549>/Constant Value11'
     */
    *rty_VeVDCR_M_TcOfToMax_WEDOpen = 0.0F;

    /* SignalConversion generated from: '<S549>/VeVDDR_M_ToMinFrntAtRipRgn_WEDOpen' incorporates:
     *  Constant: '<S549>/Constant Value12'
     */
    *rty_VeVDDR_M_ToMinFrntAtRipRgn_ = 0.0F;

    /* SignalConversion generated from: '<S549>/VeVDDR_M_ToMinRrAtRipRgn_WEDOpen' incorporates:
     *  Constant: '<S549>/Constant Value14'
     */
    *rty_VeVDDR_M_ToMinRrAtRipRgn_WE = -9999.0F;

    /* SignalConversion generated from: '<S549>/VeVDDR_M_ToMaxFrntAtRipAWD_WEDOpen' incorporates:
     *  Constant: '<S549>/Constant Value13'
     */
    *rty_VeVDDR_M_ToMaxFrntAtRipAWD_ = 0.0F;

    /* SignalConversion generated from: '<S549>/VeVDDR_M_ToMaxRrAtRipAWD_WEDOpen' incorporates:
     *  Constant: '<S549>/Constant Value15'
     */
    *rty_VeVDDR_M_ToMaxRrAtRipAWD_WE = 9999.0F;
}

#endif

/*
 * Output and update for action system:
 *    '<S3960>/SaturateTa'
 *    '<S3960>/SaturateTb'
 *    '<S3960>/SaturateTc'
 */
#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_SaturateTa(VAR(float32, AUTOMATIC)
    rtu_MinLim, VAR(float32, AUTOMATIC) rtu_MaxLim, VAR(float32, AUTOMATIC)
    rtu_N, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_NPre_Out)
{
    float32 rtb_Switch1_c0;

    /* Outputs for Atomic SubSystem: '<S3970>/Limiter' */
    /* Switch: '<S3973>/Switch1' incorporates:
     *  RelationalOperator: '<S3973>/Relational Operator'
     */
    if (rtu_MaxLim < rtu_N)
    {
        /* Switch: '<S3973>/Switch1' */
        rtb_Switch1_c0 = rtu_MaxLim;
    }
    else
    {
        /* Switch: '<S3973>/Switch1' */
        rtb_Switch1_c0 = rtu_N;
    }

    /* End of Switch: '<S3973>/Switch1' */

    /* Switch: '<S3973>/Switch' incorporates:
     *  RelationalOperator: '<S3973>/Relational Operator1'
     */
    if (rtb_Switch1_c0 > rtu_MinLim)
    {
        *rty_NPre_Out = rtb_Switch1_c0;
    }
    else
    {
        *rty_NPre_Out = rtu_MinLim;
    }

    /* End of Switch: '<S3973>/Switch' */
    /* End of Outputs for SubSystem: '<S3970>/Limiter' */
}

#endif

/*
 * Output and update for action system:
 *    '<S4003>/UseOpt'
 *    '<S4001>/UseOpt'
 */
#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_UseOpt(P2VAR(uint8, AUTOMATIC,
    VDDR_VAR_INIT) rty_Mode)
{
    /* SignalConversion generated from: '<S4021>/Mode' incorporates:
     *  Constant: '<S4021>/Constant Value'
     */
    *rty_Mode = 1U;
}

#endif

/*
 * Output and update for action system:
 *    '<S4003>/Corners'
 *    '<S4003>/ELSE'
 *    '<S4001>/Corners'
 *    '<S4001>/ELSE'
 *    '<S3986>/NoPosNegSw'
 *    '<S3986>/ELSE'
 */
#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Corners(P2VAR(uint8, AUTOMATIC,
    VDDR_VAR_INIT) rty_Mode)
{
    /* SignalConversion generated from: '<S4014>/Mode' incorporates:
     *  Constant: '<S4014>/Constant Value'
     */
    *rty_Mode = 2U;
}

#endif

/*
 * Output and update for action system:
 *    '<S3980>/OvrdToOpt'
 *    '<S3980>/OvrdToCorners'
 */
#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_OvrdToOpt(P2VAR(uint8, AUTOMATIC,
    VDDR_VAR_INIT) rty_ModeOut)
{
    /* SignalConversion generated from: '<S4041>/ModeOut' incorporates:
     *  Constant: '<S4041>/Constant Value'
     */
    *rty_ModeOut = 1U;
}

#endif

/*
 * Output and update for action system:
 *    '<S3984>/MNCuboid'
 *    '<S3984>/MinPosMaxCorn'
 *    '<S3984>/MinCornMaxPos'
 *    '<S3984>/NegMinMinCorn'
 *    '<S3984>/MaxNegMaxCorn'
 */
#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_MNCuboid(VAR(float32, AUTOMATIC)
    rtu_TbPt1, VAR(float32, AUTOMATIC) rtu_TcPt1, VAR(float32, AUTOMATIC)
    rtu_TbPt2, VAR(float32, AUTOMATIC) rtu_TcPt2, VAR(TeTSXR_e_PrfrdComb,
    AUTOMATIC) rtu_DesiredComb, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_MOut, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_NOut, P2VAR
    (TeTSXR_e_PrfrdComb, AUTOMATIC, VDDR_VAR_INIT) rty_CombMode, P2VAR(uint8,
    AUTOMATIC, VDDR_VAR_INIT) rty_CombMthd)
{
    float32 rtb_Sum1_my;
    float32 rtb_Sum2_f;
    boolean rtb_Comparison2_dd;
    boolean rtb_Comparison2_kv;
    boolean tmp;

    /* RelationalOperator: '<S4131>/Comparison2' incorporates:
     *  Abs: '<S4131>/Abs'
     *  Constant: '<S4131>/Constant Value'
     *  Sum: '<S4131>/Sum1'
     */
    rtb_Comparison2_dd = (fabsf(rtu_TbPt1 - rtu_TbPt2) < 0.0001F);

    /* RelationalOperator: '<S4133>/Comparison2' incorporates:
     *  Abs: '<S4133>/Abs'
     *  Constant: '<S4133>/Constant Value'
     *  Sum: '<S4133>/Sum1'
     */
    rtb_Comparison2_kv = (fabsf(rtu_TcPt1 - rtu_TcPt2) < 0.0001F);

    /* Logic: '<S4124>/Logical9' incorporates:
     *  Logic: '<S4124>/Logical6'
     */
    tmp = !rtb_Comparison2_kv;

    /* If: '<S4124>/If' incorporates:
     *  Inport: '<S4130>/DesiredComb'
     *  Inport: '<S4132>/TbMin'
     *  Inport: '<S4134>/DesiredComb'
     *  Inport: '<S4134>/TcMin'
     *  Logic: '<S4124>/Logical'
     *  Logic: '<S4124>/Logical1'
     *  Logic: '<S4124>/Logical2'
     *  Logic: '<S4124>/Logical3'
     *  Logic: '<S4124>/Logical4'
     *  Logic: '<S4124>/Logical7'
     *  Logic: '<S4124>/Logical8'
     *  Logic: '<S4124>/Logical9'
     */
    if ((rtb_Comparison2_dd && rtb_Comparison2_kv) || (rtb_Comparison2_dd && tmp))
    {
        /* Outputs for IfAction SubSystem: '<S4124>/TbCollapsed' incorporates:
         *  ActionPort: '<S4132>/Action Port'
         */
        /* SignalConversion generated from: '<S4132>/MOut' incorporates:
         *  Constant: '<S4132>/Constant Value1'
         */
        *rty_MOut = 0.0F;
        *rty_NOut = rtu_TbPt1;

        /* SignalConversion generated from: '<S4132>/CombMode' incorporates:
         *  Constant: '<S4137>/Constant'
         *  Inport: '<S4132>/TbMin'
         */
        *rty_CombMode = CeTSXR_e_TbtoTc;

        /* SignalConversion generated from: '<S4132>/CombMthd' incorporates:
         *  Constant: '<S4132>/Constant Value'
         */
        *rty_CombMthd = 4U;

        /* End of Outputs for SubSystem: '<S4124>/TbCollapsed' */
    }
    else if ((!rtb_Comparison2_dd) && rtb_Comparison2_kv)
    {
        /* Outputs for IfAction SubSystem: '<S4124>/TcCollapsed' incorporates:
         *  ActionPort: '<S4134>/Action Port'
         */
        /* SignalConversion generated from: '<S4134>/MOut' incorporates:
         *  Constant: '<S4134>/Constant Value1'
         */
        *rty_MOut = 0.0F;
        *rty_NOut = rtu_TcPt1;
        *rty_CombMode = rtu_DesiredComb;

        /* SignalConversion generated from: '<S4134>/CombMthd' incorporates:
         *  Constant: '<S4134>/Constant Value'
         *  Inport: '<S4134>/DesiredComb'
         *  Inport: '<S4134>/TcMin'
         */
        *rty_CombMthd = 4U;

        /* End of Outputs for SubSystem: '<S4124>/TcCollapsed' */
    }
    else
    {
        if ((!rtb_Comparison2_dd) && tmp)
        {
            /* Outputs for IfAction SubSystem: '<S4124>/OpenLims' incorporates:
             *  ActionPort: '<S4130>/Action Port'
             */
            /* Sum: '<S4130>/Sum1' */
            rtb_Sum1_my = rtu_TcPt2 - rtu_TcPt1;

            /* Sum: '<S4130>/Sum2' */
            rtb_Sum2_f = rtu_TbPt2 - rtu_TbPt1;

            /* Outputs for Atomic SubSystem: '<S4130>/Protected Division' */
            /* Switch: '<S4135>/Switch1' incorporates:
             *  Constant: '<S4135>/Constant Value'
             *  Constant: '<S4135>/Constant Value1'
             *  Constant: '<S4135>/Constant Value2'
             *  Constant: '<S4135>/Constant Value3'
             *  Logic: '<S4135>/AND'
             *  RelationalOperator: '<S4135>/Greater Than or Equal '
             *  RelationalOperator: '<S4135>/Greater Than or Equal 1'
             *  RelationalOperator: '<S4135>/Not Equal'
             *  RelationalOperator: '<S4135>/Not Equal1'
             *  Switch: '<S4135>/Switch2'
             *  Switch: '<S4135>/Switch3'
             */
            if ((rtb_Sum1_my != 0.0F) && (rtb_Sum2_f != 0.0F))
            {
                /* Switch: '<S4135>/Switch1' incorporates:
                 *  Product: '<S4135>/Division'
                 */
                rtb_Sum1_my /= rtb_Sum2_f;
            }
            else if (rtb_Sum1_my > 0.0F)
            {
                /* Switch: '<S4135>/Switch2' incorporates:
                 *  Constant: '<S4135>/MAXFLOAT'
                 *  Switch: '<S4135>/Switch1'
                 */
                rtb_Sum1_my = 3.402823466E+38F;
            }
            else if (rtb_Sum1_my < 0.0F)
            {
                /* Switch: '<S4135>/Switch3' incorporates:
                 *  Constant: '<S4135>/MINFLOAT'
                 *  Switch: '<S4135>/Switch1'
                 *  Switch: '<S4135>/Switch2'
                 */
                rtb_Sum1_my = -3.402823466E+38F;
            }
            else
            {
                /* Switch: '<S4135>/Switch1' incorporates:
                 *  Constant: '<S4135>/Constant Value4'
                 *  Switch: '<S4135>/Switch2'
                 *  Switch: '<S4135>/Switch3'
                 */
                rtb_Sum1_my = 0.0F;
            }

            /* End of Switch: '<S4135>/Switch1' */
            /* End of Outputs for SubSystem: '<S4130>/Protected Division' */

            /* Gain: '<S4136>/Gain' */
            *rty_MOut = rtb_Sum1_my;

            /* Sum: '<S4130>/Sum3' incorporates:
             *  Product: '<S4130>/Product'
             */
            *rty_NOut = rtu_TcPt2 - (rtb_Sum1_my * rtu_TbPt2);
            *rty_CombMode = rtu_DesiredComb;

            /* SignalConversion generated from: '<S4130>/CombMthd' incorporates:
             *  Constant: '<S4130>/Constant Value'
             *  Inport: '<S4130>/DesiredComb'
             */
            *rty_CombMthd = 4U;

            /* End of Outputs for SubSystem: '<S4124>/OpenLims' */
        }
    }

    /* End of If: '<S4124>/If' */
}

#endif

/*
 * Output and update for action system:
 *    '<S3983>/MNCuboid'
 *    '<S3983>/MinPosMaxCorn'
 *    '<S3983>/MinCornerMaxPos'
 *    '<S3983>/NegMinMinCorn'
 *    '<S3983>/NegMinMinCorn1'
 */
#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_MNCuboid_l(VAR(float32, AUTOMATIC)
    rtu_TbPt1, VAR(float32, AUTOMATIC) rtu_TcPt1, VAR(float32, AUTOMATIC)
    rtu_TbPt2, VAR(float32, AUTOMATIC) rtu_TcPt2, VAR(TeTSXR_e_PrfrdComb,
    AUTOMATIC) rtu_DesiredComb, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_MOut, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_NOut, P2VAR
    (TeTSXR_e_PrfrdComb, AUTOMATIC, VDDR_VAR_INIT) rty_CombMode, P2VAR(uint8,
    AUTOMATIC, VDDR_VAR_INIT) rty_CombMthd)
{
    float32 rtb_Sum1_c;
    float32 rtb_Sum2_m;
    boolean rtb_Comparison2_ha;
    boolean rtb_Comparison2_jvf;
    boolean tmp;

    /* RelationalOperator: '<S4079>/Comparison2' incorporates:
     *  Abs: '<S4079>/Abs'
     *  Constant: '<S4079>/Constant Value'
     *  Sum: '<S4079>/Sum1'
     */
    rtb_Comparison2_ha = (fabsf(rtu_TbPt1 - rtu_TbPt2) < 0.0001F);

    /* RelationalOperator: '<S4081>/Comparison2' incorporates:
     *  Abs: '<S4081>/Abs'
     *  Constant: '<S4081>/Constant Value'
     *  Sum: '<S4081>/Sum1'
     */
    rtb_Comparison2_jvf = (fabsf(rtu_TcPt1 - rtu_TcPt2) < 0.0001F);

    /* Logic: '<S4072>/Logical9' incorporates:
     *  Logic: '<S4072>/Logical6'
     */
    tmp = !rtb_Comparison2_jvf;

    /* If: '<S4072>/If' incorporates:
     *  Inport: '<S4078>/DesiredComb'
     *  Inport: '<S4080>/DesiredComb'
     *  Inport: '<S4080>/TbMin'
     *  Inport: '<S4082>/TcMin'
     *  Logic: '<S4072>/Logical'
     *  Logic: '<S4072>/Logical1'
     *  Logic: '<S4072>/Logical2'
     *  Logic: '<S4072>/Logical3'
     *  Logic: '<S4072>/Logical4'
     *  Logic: '<S4072>/Logical7'
     *  Logic: '<S4072>/Logical8'
     *  Logic: '<S4072>/Logical9'
     */
    if ((rtb_Comparison2_ha && rtb_Comparison2_jvf) || (rtb_Comparison2_ha &&
            tmp))
    {
        /* Outputs for IfAction SubSystem: '<S4072>/TbCollapsed' incorporates:
         *  ActionPort: '<S4080>/Action Port'
         */
        /* SignalConversion generated from: '<S4080>/MOut' incorporates:
         *  Constant: '<S4080>/Constant Value1'
         */
        *rty_MOut = 0.0F;
        *rty_NOut = rtu_TbPt1;
        *rty_CombMode = rtu_DesiredComb;

        /* SignalConversion generated from: '<S4080>/CombMthd' incorporates:
         *  Constant: '<S4080>/Constant Value'
         *  Inport: '<S4080>/DesiredComb'
         *  Inport: '<S4080>/TbMin'
         */
        *rty_CombMthd = 4U;

        /* End of Outputs for SubSystem: '<S4072>/TbCollapsed' */
    }
    else if ((!rtb_Comparison2_ha) && rtb_Comparison2_jvf)
    {
        /* Outputs for IfAction SubSystem: '<S4072>/TcCollapsed' incorporates:
         *  ActionPort: '<S4082>/Action Port'
         */
        /* SignalConversion generated from: '<S4082>/MOut' incorporates:
         *  Constant: '<S4082>/Constant Value1'
         */
        *rty_MOut = 0.0F;
        *rty_NOut = rtu_TcPt1;

        /* SignalConversion generated from: '<S4082>/CombMode' incorporates:
         *  Constant: '<S4085>/Constant'
         *  Inport: '<S4082>/TcMin'
         */
        *rty_CombMode = CeTSXR_e_TctoTb;

        /* SignalConversion generated from: '<S4082>/CombMthd' incorporates:
         *  Constant: '<S4082>/Constant Value'
         */
        *rty_CombMthd = 4U;

        /* End of Outputs for SubSystem: '<S4072>/TcCollapsed' */
    }
    else
    {
        if ((!rtb_Comparison2_ha) && tmp)
        {
            /* Outputs for IfAction SubSystem: '<S4072>/OpenLims' incorporates:
             *  ActionPort: '<S4078>/Action Port'
             */
            /* Sum: '<S4078>/Sum1' */
            rtb_Sum1_c = rtu_TbPt2 - rtu_TbPt1;

            /* Sum: '<S4078>/Sum2' */
            rtb_Sum2_m = rtu_TcPt2 - rtu_TcPt1;

            /* Outputs for Atomic SubSystem: '<S4078>/Protected Division' */
            /* Switch: '<S4083>/Switch1' incorporates:
             *  Constant: '<S4083>/Constant Value'
             *  Constant: '<S4083>/Constant Value1'
             *  Constant: '<S4083>/Constant Value2'
             *  Constant: '<S4083>/Constant Value3'
             *  Logic: '<S4083>/AND'
             *  RelationalOperator: '<S4083>/Greater Than or Equal '
             *  RelationalOperator: '<S4083>/Greater Than or Equal 1'
             *  RelationalOperator: '<S4083>/Not Equal'
             *  RelationalOperator: '<S4083>/Not Equal1'
             *  Switch: '<S4083>/Switch2'
             *  Switch: '<S4083>/Switch3'
             */
            if ((rtb_Sum1_c != 0.0F) && (rtb_Sum2_m != 0.0F))
            {
                /* Switch: '<S4083>/Switch1' incorporates:
                 *  Product: '<S4083>/Division'
                 */
                rtb_Sum1_c /= rtb_Sum2_m;
            }
            else if (rtb_Sum1_c > 0.0F)
            {
                /* Switch: '<S4083>/Switch2' incorporates:
                 *  Constant: '<S4083>/MAXFLOAT'
                 *  Switch: '<S4083>/Switch1'
                 */
                rtb_Sum1_c = 3.402823466E+38F;
            }
            else if (rtb_Sum1_c < 0.0F)
            {
                /* Switch: '<S4083>/Switch3' incorporates:
                 *  Constant: '<S4083>/MINFLOAT'
                 *  Switch: '<S4083>/Switch1'
                 *  Switch: '<S4083>/Switch2'
                 */
                rtb_Sum1_c = -3.402823466E+38F;
            }
            else
            {
                /* Switch: '<S4083>/Switch1' incorporates:
                 *  Constant: '<S4083>/Constant Value4'
                 *  Switch: '<S4083>/Switch2'
                 *  Switch: '<S4083>/Switch3'
                 */
                rtb_Sum1_c = 0.0F;
            }

            /* End of Switch: '<S4083>/Switch1' */
            /* End of Outputs for SubSystem: '<S4078>/Protected Division' */

            /* Gain: '<S4084>/Gain' */
            *rty_MOut = rtb_Sum1_c;

            /* Sum: '<S4078>/Sum3' incorporates:
             *  Product: '<S4078>/Product'
             */
            *rty_NOut = rtu_TbPt2 - (rtb_Sum1_c * rtu_TcPt2);
            *rty_CombMode = rtu_DesiredComb;

            /* SignalConversion generated from: '<S4078>/CombMthd' incorporates:
             *  Constant: '<S4078>/Constant Value'
             *  Inport: '<S4078>/DesiredComb'
             */
            *rty_CombMthd = 4U;

            /* End of Outputs for SubSystem: '<S4072>/OpenLims' */
        }
    }

    /* End of If: '<S4072>/If' */
}

#endif

/*
 * Output and update for action system:
 *    '<S4179>/TSXRTaToTc'
 *    '<S4179>/ELSE'
 */
#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_TSXRTaToTc(VAR(float32, AUTOMATIC)
    rtu_TExtreme, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_M, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_N, P2VAR(TeTSXR_e_PrfrdComb, AUTOMATIC,
    VDDR_VAR_INIT) rty_CombMode)
{
    /* SignalConversion generated from: '<S4186>/M' incorporates:
     *  Constant: '<S4186>/Constant Value'
     */
    *rty_M = 0.0F;

    /* Inport: '<S4186>/TExtreme' */
    *rty_N = rtu_TExtreme;

    /* SignalConversion generated from: '<S4186>/CombMode' incorporates:
     *  Constant: '<S4189>/Constant'
     */
    *rty_CombMode = CeTSXR_e_TatoTc;
}

#endif

/*
 * Output and update for action system:
 *    '<S4180>/TSXRTbToTc'
 *    '<S4180>/ELSE'
 */
#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_TSXRTbToTc(VAR(float32, AUTOMATIC)
    rtu_TExtreme, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_M, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_N, P2VAR(TeTSXR_e_PrfrdComb, AUTOMATIC,
    VDDR_VAR_INIT) rty_CombMode)
{
    /* SignalConversion generated from: '<S4194>/M' incorporates:
     *  Constant: '<S4194>/Constant Value'
     */
    *rty_M = 0.0F;

    /* Inport: '<S4194>/TExtreme' */
    *rty_N = rtu_TExtreme;

    /* SignalConversion generated from: '<S4194>/CombMode' incorporates:
     *  Constant: '<S4197>/Constant'
     */
    *rty_CombMode = CeTSXR_e_TbtoTc;
}

#endif

/*
 * Output and update for action system:
 *    '<S4181>/TSXRTcToTb'
 *    '<S4181>/ELSE'
 */
#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_TSXRTcToTb(VAR(float32, AUTOMATIC)
    rtu_TExtreme, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_M, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_N, P2VAR(TeTSXR_e_PrfrdComb, AUTOMATIC,
    VDDR_VAR_INIT) rty_CombMode)
{
    /* SignalConversion generated from: '<S4202>/M' incorporates:
     *  Constant: '<S4202>/Constant Value'
     */
    *rty_M = 0.0F;

    /* Inport: '<S4202>/TExtreme' */
    *rty_N = rtu_TExtreme;

    /* SignalConversion generated from: '<S4202>/CombMode' incorporates:
     *  Constant: '<S4205>/Constant'
     */
    *rty_CombMode = CeTSXR_e_TctoTb;
}

#endif

/*
 * Output and update for action system:
 *    '<S4229>/Else'
 *    '<S4228>/Else'
 *    '<S4224>/Else'
 *    '<S4226>/Else'
 *    '<S4225>/Else'
 *    '<S4227>/Else'
 *    '<S4215>/ELSE'
 *    '<S4271>/Else'
 *    '<S4270>/Else'
 *    '<S4266>/Else'
 *    ...
 */
#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Else(VAR(TeTSXR_e_PrfrdComb,
    AUTOMATIC) rtu_CombModeELSE, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_M,
    P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_N, P2VAR(TeTSXR_e_PrfrdComb,
    AUTOMATIC, VDDR_VAR_INIT) rty_CombMode, P2VAR(boolean, AUTOMATIC,
    VDDR_VAR_INIT) rty_PreDetMN)
{
    /* SignalConversion generated from: '<S4250>/M' incorporates:
     *  Constant: '<S4250>/Constant Value'
     */
    *rty_M = 0.0F;

    /* SignalConversion generated from: '<S4250>/N' incorporates:
     *  Constant: '<S4250>/Constant Value2'
     */
    *rty_N = 0.0F;

    /* Inport: '<S4250>/CombModeELSE' */
    *rty_CombMode = rtu_CombModeELSE;

    /* SignalConversion generated from: '<S4250>/PreDetMN' incorporates:
     *  Constant: '<S4250>/FALSE Constant'
     */
    *rty_PreDetMN = false;
}

#endif

/*
 * Output and update for action system:
 *    '<S4206>/EvalMN'
 *    '<S4207>/EvalMN'
 *    '<S4208>/EvalMN'
 *    '<S4209>/EvalMN'
 *    '<S4210>/EvalMN'
 */
#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_EvalMN(VAR(float32, AUTOMATIC)
    rtu_TmxFromTa, VAR(float32, AUTOMATIC) rtu_TmxFromTb, VAR(float32, AUTOMATIC)
    rtu_TmxFromTc, VAR(float32, AUTOMATIC) rtu_TmxFromTi, VAR(float32, AUTOMATIC)
    rtu_TmxMin, VAR(float32, AUTOMATIC) rtu_TmxMax, CONST(float32, AUTOMATIC)
    rtu_Misc[5], VAR(uint8, AUTOMATIC) rtu_Index, CONST(TeTSXR_e_PrfrdComb,
    AUTOMATIC) rtu_CombArray[6], P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_M,
    P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_N, P2VAR(TeTSXR_e_PrfrdComb,
    AUTOMATIC, VDDR_VAR_INIT) rty_CombMode, P2VAR(boolean, AUTOMATIC,
    VDDR_VAR_INIT) rty_PreDetMN)
{
    float32 rtb_Sum1_ox;
    float32 rtb_Switch1_km;
    TeTSXR_e_PrfrdComb rtb_Selector1_i;
    TeTSXR_e_PrfrdComb rtb_Selector2_ki;

    /* Selector: '<S4213>/Selector2' incorporates:
     *  Constant: '<S4213>/Constant Value1'
     */
    rtb_Selector2_ki = rtu_CombArray[5];

    /* Selector: '<S4213>/Selector1' */
    rtb_Selector1_i = rtu_CombArray[rtu_Index];

    /* If: '<S4214>/If' incorporates:
     *  Abs: '<S4214>/Abs'
     *  Abs: '<S4214>/Abs1'
     *  Constant: '<S4214>/Constant Value1'
     *  Constant: '<S4214>/Constant Value2'
     *  Inport: '<S4216>/TSXRMtrCombSelELSE'
     *  Logic: '<S4214>/Logical'
     *  RelationalOperator: '<S4214>/Comparison1'
     *  RelationalOperator: '<S4214>/Comparison2'
     *  Selector: '<S4213>/Selector2'
     *  Sum: '<S4214>/Sum1'
     */
    if ((fabsf(rtu_TmxMin - rtu_TmxMax) < 1.0E-5F) && (fabsf(rtu_TmxFromTi) <
            1.0E-5F))
    {
        /* Outputs for IfAction SubSystem: '<S4214>/CollapsedCnst' incorporates:
         *  ActionPort: '<S4215>/Action Port'
         */
        /* Sum: '<S4215>/Sum1' incorporates:
         *  Selector: '<S4213>/Selector8'
         */
        rtb_Sum1_ox = rtu_TmxMin - rtu_Misc[rtu_Index];

        /* If: '<S4215>/If1' incorporates:
         *  Constant: '<S4218>/Constant'
         *  Constant: '<S4219>/Constant'
         *  Constant: '<S4220>/Constant'
         *  Constant: '<S4221>/Constant'
         *  Constant: '<S4222>/Constant'
         *  Constant: '<S4223>/Constant'
         *  RelationalOperator: '<S4215>/Comparison19'
         *  RelationalOperator: '<S4215>/Comparison20'
         *  RelationalOperator: '<S4215>/Comparison21'
         *  RelationalOperator: '<S4215>/Comparison22'
         *  RelationalOperator: '<S4215>/Comparison23'
         *  RelationalOperator: '<S4215>/Comparison24'
         */
        if (((uint32)rtb_Selector1_i) == CeTSXR_e_TctoTb)
        {
            /* Outputs for IfAction SubSystem: '<S4215>/TcToTb' incorporates:
             *  ActionPort: '<S4229>/Action Port'
             */
            /* If: '<S4229>/If' incorporates:
             *  Constant: '<S4229>/Constant Value1'
             *  Inport: '<S4251>/CombModeIn'
             *  RelationalOperator: '<S4229>/Comparison1'
             *  Selector: '<S4213>/Selector1'
             */
            if (rtu_TmxFromTc != 0.0F)
            {
                /* Outputs for IfAction SubSystem: '<S4229>/Tb2TmxNEQ0' incorporates:
                 *  ActionPort: '<S4251>/Action Port'
                 */
                /* Outputs for Atomic SubSystem: '<S4251>/Protected Division1' */
                /* Switch: '<S4253>/Switch1' incorporates:
                 *  Constant: '<S4253>/Constant Value'
                 *  Constant: '<S4253>/Constant Value1'
                 *  Constant: '<S4253>/Constant Value2'
                 *  Constant: '<S4253>/Constant Value3'
                 *  Logic: '<S4253>/AND'
                 *  RelationalOperator: '<S4253>/Greater Than or Equal '
                 *  RelationalOperator: '<S4253>/Greater Than or Equal 1'
                 *  RelationalOperator: '<S4253>/Not Equal'
                 *  RelationalOperator: '<S4253>/Not Equal1'
                 *  Switch: '<S4253>/Switch2'
                 *  Switch: '<S4253>/Switch3'
                 */
                if ((rtu_TmxFromTb != 0.0F) && (rtu_TmxFromTc != 0.0F))
                {
                    /* Switch: '<S4253>/Switch1' incorporates:
                     *  Product: '<S4253>/Division'
                     */
                    rtb_Switch1_km = rtu_TmxFromTb / rtu_TmxFromTc;
                }
                else if (rtu_TmxFromTb > 0.0F)
                {
                    /* Switch: '<S4253>/Switch2' incorporates:
                     *  Constant: '<S4253>/MAXFLOAT'
                     *  Switch: '<S4253>/Switch1'
                     */
                    rtb_Switch1_km = 3.402823466E+38F;
                }
                else if (rtu_TmxFromTb < 0.0F)
                {
                    /* Switch: '<S4253>/Switch3' incorporates:
                     *  Constant: '<S4253>/MINFLOAT'
                     *  Switch: '<S4253>/Switch1'
                     *  Switch: '<S4253>/Switch2'
                     */
                    rtb_Switch1_km = -3.402823466E+38F;
                }
                else
                {
                    /* Switch: '<S4253>/Switch1' incorporates:
                     *  Constant: '<S4253>/Constant Value4'
                     *  Switch: '<S4253>/Switch2'
                     *  Switch: '<S4253>/Switch3'
                     */
                    rtb_Switch1_km = 0.0F;
                }

                /* End of Switch: '<S4253>/Switch1' */
                /* End of Outputs for SubSystem: '<S4251>/Protected Division1' */

                /* Gain: '<S4251>/Gain' */
                *rty_M = -rtb_Switch1_km;

                /* Outputs for Atomic SubSystem: '<S4251>/Protected Division' */
                /* Switch: '<S4252>/Switch1' incorporates:
                 *  Constant: '<S4252>/Constant Value'
                 *  Constant: '<S4252>/Constant Value1'
                 *  Constant: '<S4252>/Constant Value2'
                 *  Constant: '<S4252>/Constant Value3'
                 *  Logic: '<S4252>/AND'
                 *  Product: '<S4252>/Division'
                 *  RelationalOperator: '<S4252>/Greater Than or Equal '
                 *  RelationalOperator: '<S4252>/Greater Than or Equal 1'
                 *  RelationalOperator: '<S4252>/Not Equal'
                 *  RelationalOperator: '<S4252>/Not Equal1'
                 *  Switch: '<S4252>/Switch2'
                 *  Switch: '<S4252>/Switch3'
                 */
                if ((rtb_Sum1_ox != 0.0F) && (rtu_TmxFromTc != 0.0F))
                {
                    *rty_N = rtb_Sum1_ox / rtu_TmxFromTc;
                }
                else if (rtb_Sum1_ox > 0.0F)
                {
                    /* Switch: '<S4252>/Switch2' incorporates:
                     *  Constant: '<S4252>/MAXFLOAT'
                     */
                    *rty_N = 3.402823466E+38F;
                }
                else if (rtb_Sum1_ox < 0.0F)
                {
                    /* Switch: '<S4252>/Switch3' incorporates:
                     *  Constant: '<S4252>/MINFLOAT'
                     *  Switch: '<S4252>/Switch2'
                     */
                    *rty_N = -3.402823466E+38F;
                }
                else
                {
                    /* Switch: '<S4252>/Switch2' incorporates:
                     *  Constant: '<S4252>/Constant Value4'
                     *  Switch: '<S4252>/Switch3'
                     */
                    *rty_N = 0.0F;
                }

                /* End of Switch: '<S4252>/Switch1' */
                /* End of Outputs for SubSystem: '<S4251>/Protected Division' */
                *rty_CombMode = rtb_Selector1_i;

                /* SignalConversion generated from: '<S4251>/PreDetMN' incorporates:
                 *  Constant: '<S4251>/TRUE Constant'
                 *  Inport: '<S4251>/CombModeIn'
                 *  Selector: '<S4213>/Selector1'
                 */
                *rty_PreDetMN = true;

                /* End of Outputs for SubSystem: '<S4229>/Tb2TmxNEQ0' */
            }
            else
            {
                /* Outputs for IfAction SubSystem: '<S4229>/Else' incorporates:
                 *  ActionPort: '<S4250>/Action Port'
                 */
                VDDR_ac_Else(rtb_Selector2_ki, rty_M, rty_N, rty_CombMode,
                             rty_PreDetMN);

                /* End of Outputs for SubSystem: '<S4229>/Else' */
            }

            /* End of If: '<S4229>/If' */
            /* End of Outputs for SubSystem: '<S4215>/TcToTb' */
        }
        else if (((uint32)rtb_Selector1_i) == CeTSXR_e_TctoTa)
        {
            /* Outputs for IfAction SubSystem: '<S4215>/TcToTa' incorporates:
             *  ActionPort: '<S4228>/Action Port'
             */
            /* If: '<S4228>/If' incorporates:
             *  Constant: '<S4228>/Constant Value1'
             *  Inport: '<S4247>/CombModeIn'
             *  RelationalOperator: '<S4228>/Comparison1'
             *  Selector: '<S4213>/Selector1'
             */
            if (rtu_TmxFromTc != 0.0F)
            {
                /* Outputs for IfAction SubSystem: '<S4228>/Ta2TmxNEQ0' incorporates:
                 *  ActionPort: '<S4247>/Action Port'
                 */
                /* Outputs for Atomic SubSystem: '<S4247>/Protected Division1' */
                /* Switch: '<S4249>/Switch1' incorporates:
                 *  Constant: '<S4249>/Constant Value'
                 *  Constant: '<S4249>/Constant Value1'
                 *  Constant: '<S4249>/Constant Value2'
                 *  Constant: '<S4249>/Constant Value3'
                 *  Logic: '<S4249>/AND'
                 *  RelationalOperator: '<S4249>/Greater Than or Equal '
                 *  RelationalOperator: '<S4249>/Greater Than or Equal 1'
                 *  RelationalOperator: '<S4249>/Not Equal'
                 *  RelationalOperator: '<S4249>/Not Equal1'
                 *  Switch: '<S4249>/Switch2'
                 *  Switch: '<S4249>/Switch3'
                 */
                if ((rtu_TmxFromTa != 0.0F) && (rtu_TmxFromTc != 0.0F))
                {
                    /* Switch: '<S4249>/Switch1' incorporates:
                     *  Product: '<S4249>/Division'
                     */
                    rtb_Switch1_km = rtu_TmxFromTa / rtu_TmxFromTc;
                }
                else if (rtu_TmxFromTa > 0.0F)
                {
                    /* Switch: '<S4249>/Switch2' incorporates:
                     *  Constant: '<S4249>/MAXFLOAT'
                     *  Switch: '<S4249>/Switch1'
                     */
                    rtb_Switch1_km = 3.402823466E+38F;
                }
                else if (rtu_TmxFromTa < 0.0F)
                {
                    /* Switch: '<S4249>/Switch3' incorporates:
                     *  Constant: '<S4249>/MINFLOAT'
                     *  Switch: '<S4249>/Switch1'
                     *  Switch: '<S4249>/Switch2'
                     */
                    rtb_Switch1_km = -3.402823466E+38F;
                }
                else
                {
                    /* Switch: '<S4249>/Switch1' incorporates:
                     *  Constant: '<S4249>/Constant Value4'
                     *  Switch: '<S4249>/Switch2'
                     *  Switch: '<S4249>/Switch3'
                     */
                    rtb_Switch1_km = 0.0F;
                }

                /* End of Switch: '<S4249>/Switch1' */
                /* End of Outputs for SubSystem: '<S4247>/Protected Division1' */

                /* Gain: '<S4247>/Gain' */
                *rty_M = -rtb_Switch1_km;

                /* Outputs for Atomic SubSystem: '<S4247>/Protected Division' */
                /* Switch: '<S4248>/Switch1' incorporates:
                 *  Constant: '<S4248>/Constant Value'
                 *  Constant: '<S4248>/Constant Value1'
                 *  Constant: '<S4248>/Constant Value2'
                 *  Constant: '<S4248>/Constant Value3'
                 *  Logic: '<S4248>/AND'
                 *  Product: '<S4248>/Division'
                 *  RelationalOperator: '<S4248>/Greater Than or Equal '
                 *  RelationalOperator: '<S4248>/Greater Than or Equal 1'
                 *  RelationalOperator: '<S4248>/Not Equal'
                 *  RelationalOperator: '<S4248>/Not Equal1'
                 *  Switch: '<S4248>/Switch2'
                 *  Switch: '<S4248>/Switch3'
                 */
                if ((rtb_Sum1_ox != 0.0F) && (rtu_TmxFromTc != 0.0F))
                {
                    *rty_N = rtb_Sum1_ox / rtu_TmxFromTc;
                }
                else if (rtb_Sum1_ox > 0.0F)
                {
                    /* Switch: '<S4248>/Switch2' incorporates:
                     *  Constant: '<S4248>/MAXFLOAT'
                     */
                    *rty_N = 3.402823466E+38F;
                }
                else if (rtb_Sum1_ox < 0.0F)
                {
                    /* Switch: '<S4248>/Switch3' incorporates:
                     *  Constant: '<S4248>/MINFLOAT'
                     *  Switch: '<S4248>/Switch2'
                     */
                    *rty_N = -3.402823466E+38F;
                }
                else
                {
                    /* Switch: '<S4248>/Switch2' incorporates:
                     *  Constant: '<S4248>/Constant Value4'
                     *  Switch: '<S4248>/Switch3'
                     */
                    *rty_N = 0.0F;
                }

                /* End of Switch: '<S4248>/Switch1' */
                /* End of Outputs for SubSystem: '<S4247>/Protected Division' */
                *rty_CombMode = rtb_Selector1_i;

                /* SignalConversion generated from: '<S4247>/PreDetMN' incorporates:
                 *  Constant: '<S4247>/TRUE Constant'
                 *  Inport: '<S4247>/CombModeIn'
                 *  Selector: '<S4213>/Selector1'
                 */
                *rty_PreDetMN = true;

                /* End of Outputs for SubSystem: '<S4228>/Ta2TmxNEQ0' */
            }
            else
            {
                /* Outputs for IfAction SubSystem: '<S4228>/Else' incorporates:
                 *  ActionPort: '<S4246>/Action Port'
                 */
                VDDR_ac_Else(rtb_Selector2_ki, rty_M, rty_N, rty_CombMode,
                             rty_PreDetMN);

                /* End of Outputs for SubSystem: '<S4228>/Else' */
            }

            /* End of If: '<S4228>/If' */
            /* End of Outputs for SubSystem: '<S4215>/TcToTa' */
        }
        else if (((uint32)rtb_Selector1_i) == CeTSXR_e_TatoTb)
        {
            /* Outputs for IfAction SubSystem: '<S4215>/TaToTb' incorporates:
             *  ActionPort: '<S4224>/Action Port'
             */
            /* If: '<S4224>/If' incorporates:
             *  Constant: '<S4224>/Constant Value1'
             *  Inport: '<S4231>/CombModeIn'
             *  RelationalOperator: '<S4224>/Comparison1'
             *  Selector: '<S4213>/Selector1'
             */
            if (rtu_TmxFromTa != 0.0F)
            {
                /* Outputs for IfAction SubSystem: '<S4224>/Ta2TmxNEQ0' incorporates:
                 *  ActionPort: '<S4231>/Action Port'
                 */
                /* Outputs for Atomic SubSystem: '<S4231>/Protected Division1' */
                /* Switch: '<S4233>/Switch1' incorporates:
                 *  Constant: '<S4233>/Constant Value'
                 *  Constant: '<S4233>/Constant Value1'
                 *  Constant: '<S4233>/Constant Value2'
                 *  Constant: '<S4233>/Constant Value3'
                 *  Logic: '<S4233>/AND'
                 *  RelationalOperator: '<S4233>/Greater Than or Equal '
                 *  RelationalOperator: '<S4233>/Greater Than or Equal 1'
                 *  RelationalOperator: '<S4233>/Not Equal'
                 *  RelationalOperator: '<S4233>/Not Equal1'
                 *  Switch: '<S4233>/Switch2'
                 *  Switch: '<S4233>/Switch3'
                 */
                if ((rtu_TmxFromTb != 0.0F) && (rtu_TmxFromTa != 0.0F))
                {
                    /* Switch: '<S4233>/Switch1' incorporates:
                     *  Product: '<S4233>/Division'
                     */
                    rtb_Switch1_km = rtu_TmxFromTb / rtu_TmxFromTa;
                }
                else if (rtu_TmxFromTb > 0.0F)
                {
                    /* Switch: '<S4233>/Switch2' incorporates:
                     *  Constant: '<S4233>/MAXFLOAT'
                     *  Switch: '<S4233>/Switch1'
                     */
                    rtb_Switch1_km = 3.402823466E+38F;
                }
                else if (rtu_TmxFromTb < 0.0F)
                {
                    /* Switch: '<S4233>/Switch3' incorporates:
                     *  Constant: '<S4233>/MINFLOAT'
                     *  Switch: '<S4233>/Switch1'
                     *  Switch: '<S4233>/Switch2'
                     */
                    rtb_Switch1_km = -3.402823466E+38F;
                }
                else
                {
                    /* Switch: '<S4233>/Switch1' incorporates:
                     *  Constant: '<S4233>/Constant Value4'
                     *  Switch: '<S4233>/Switch2'
                     *  Switch: '<S4233>/Switch3'
                     */
                    rtb_Switch1_km = 0.0F;
                }

                /* End of Switch: '<S4233>/Switch1' */
                /* End of Outputs for SubSystem: '<S4231>/Protected Division1' */

                /* Gain: '<S4231>/Gain' */
                *rty_M = -rtb_Switch1_km;

                /* Outputs for Atomic SubSystem: '<S4231>/Protected Division' */
                /* Switch: '<S4232>/Switch1' incorporates:
                 *  Constant: '<S4232>/Constant Value'
                 *  Constant: '<S4232>/Constant Value1'
                 *  Constant: '<S4232>/Constant Value2'
                 *  Constant: '<S4232>/Constant Value3'
                 *  Logic: '<S4232>/AND'
                 *  Product: '<S4232>/Division'
                 *  RelationalOperator: '<S4232>/Greater Than or Equal '
                 *  RelationalOperator: '<S4232>/Greater Than or Equal 1'
                 *  RelationalOperator: '<S4232>/Not Equal'
                 *  RelationalOperator: '<S4232>/Not Equal1'
                 *  Switch: '<S4232>/Switch2'
                 *  Switch: '<S4232>/Switch3'
                 */
                if ((rtb_Sum1_ox != 0.0F) && (rtu_TmxFromTa != 0.0F))
                {
                    *rty_N = rtb_Sum1_ox / rtu_TmxFromTa;
                }
                else if (rtb_Sum1_ox > 0.0F)
                {
                    /* Switch: '<S4232>/Switch2' incorporates:
                     *  Constant: '<S4232>/MAXFLOAT'
                     */
                    *rty_N = 3.402823466E+38F;
                }
                else if (rtb_Sum1_ox < 0.0F)
                {
                    /* Switch: '<S4232>/Switch3' incorporates:
                     *  Constant: '<S4232>/MINFLOAT'
                     *  Switch: '<S4232>/Switch2'
                     */
                    *rty_N = -3.402823466E+38F;
                }
                else
                {
                    /* Switch: '<S4232>/Switch2' incorporates:
                     *  Constant: '<S4232>/Constant Value4'
                     *  Switch: '<S4232>/Switch3'
                     */
                    *rty_N = 0.0F;
                }

                /* End of Switch: '<S4232>/Switch1' */
                /* End of Outputs for SubSystem: '<S4231>/Protected Division' */
                *rty_CombMode = rtb_Selector1_i;

                /* SignalConversion generated from: '<S4231>/PreDetMN' incorporates:
                 *  Constant: '<S4231>/TRUE Constant'
                 *  Inport: '<S4231>/CombModeIn'
                 *  Selector: '<S4213>/Selector1'
                 */
                *rty_PreDetMN = true;

                /* End of Outputs for SubSystem: '<S4224>/Ta2TmxNEQ0' */
            }
            else
            {
                /* Outputs for IfAction SubSystem: '<S4224>/Else' incorporates:
                 *  ActionPort: '<S4230>/Action Port'
                 */
                VDDR_ac_Else(rtb_Selector2_ki, rty_M, rty_N, rty_CombMode,
                             rty_PreDetMN);

                /* End of Outputs for SubSystem: '<S4224>/Else' */
            }

            /* End of If: '<S4224>/If' */
            /* End of Outputs for SubSystem: '<S4215>/TaToTb' */
        }
        else if (((uint32)rtb_Selector1_i) == CeTSXR_e_TbtoTa)
        {
            /* Outputs for IfAction SubSystem: '<S4215>/TbToTa' incorporates:
             *  ActionPort: '<S4226>/Action Port'
             */
            /* If: '<S4226>/If' incorporates:
             *  Constant: '<S4226>/Constant Value1'
             *  Inport: '<S4239>/CombModeIn'
             *  RelationalOperator: '<S4226>/Comparison1'
             *  Selector: '<S4213>/Selector1'
             */
            if (rtu_TmxFromTb != 0.0F)
            {
                /* Outputs for IfAction SubSystem: '<S4226>/Tb2TmxNEQ0' incorporates:
                 *  ActionPort: '<S4239>/Action Port'
                 */
                /* Outputs for Atomic SubSystem: '<S4239>/Protected Division1' */
                /* Switch: '<S4241>/Switch1' incorporates:
                 *  Constant: '<S4241>/Constant Value'
                 *  Constant: '<S4241>/Constant Value1'
                 *  Constant: '<S4241>/Constant Value2'
                 *  Constant: '<S4241>/Constant Value3'
                 *  Logic: '<S4241>/AND'
                 *  RelationalOperator: '<S4241>/Greater Than or Equal '
                 *  RelationalOperator: '<S4241>/Greater Than or Equal 1'
                 *  RelationalOperator: '<S4241>/Not Equal'
                 *  RelationalOperator: '<S4241>/Not Equal1'
                 *  Switch: '<S4241>/Switch2'
                 *  Switch: '<S4241>/Switch3'
                 */
                if ((rtu_TmxFromTa != 0.0F) && (rtu_TmxFromTb != 0.0F))
                {
                    /* Switch: '<S4241>/Switch1' incorporates:
                     *  Product: '<S4241>/Division'
                     */
                    rtb_Switch1_km = rtu_TmxFromTa / rtu_TmxFromTb;
                }
                else if (rtu_TmxFromTa > 0.0F)
                {
                    /* Switch: '<S4241>/Switch2' incorporates:
                     *  Constant: '<S4241>/MAXFLOAT'
                     *  Switch: '<S4241>/Switch1'
                     */
                    rtb_Switch1_km = 3.402823466E+38F;
                }
                else if (rtu_TmxFromTa < 0.0F)
                {
                    /* Switch: '<S4241>/Switch3' incorporates:
                     *  Constant: '<S4241>/MINFLOAT'
                     *  Switch: '<S4241>/Switch1'
                     *  Switch: '<S4241>/Switch2'
                     */
                    rtb_Switch1_km = -3.402823466E+38F;
                }
                else
                {
                    /* Switch: '<S4241>/Switch1' incorporates:
                     *  Constant: '<S4241>/Constant Value4'
                     *  Switch: '<S4241>/Switch2'
                     *  Switch: '<S4241>/Switch3'
                     */
                    rtb_Switch1_km = 0.0F;
                }

                /* End of Switch: '<S4241>/Switch1' */
                /* End of Outputs for SubSystem: '<S4239>/Protected Division1' */

                /* Gain: '<S4239>/Gain' */
                *rty_M = -rtb_Switch1_km;

                /* Outputs for Atomic SubSystem: '<S4239>/Protected Division' */
                /* Switch: '<S4240>/Switch1' incorporates:
                 *  Constant: '<S4240>/Constant Value'
                 *  Constant: '<S4240>/Constant Value1'
                 *  Constant: '<S4240>/Constant Value2'
                 *  Constant: '<S4240>/Constant Value3'
                 *  Logic: '<S4240>/AND'
                 *  Product: '<S4240>/Division'
                 *  RelationalOperator: '<S4240>/Greater Than or Equal '
                 *  RelationalOperator: '<S4240>/Greater Than or Equal 1'
                 *  RelationalOperator: '<S4240>/Not Equal'
                 *  RelationalOperator: '<S4240>/Not Equal1'
                 *  Switch: '<S4240>/Switch2'
                 *  Switch: '<S4240>/Switch3'
                 */
                if ((rtb_Sum1_ox != 0.0F) && (rtu_TmxFromTb != 0.0F))
                {
                    *rty_N = rtb_Sum1_ox / rtu_TmxFromTb;
                }
                else if (rtb_Sum1_ox > 0.0F)
                {
                    /* Switch: '<S4240>/Switch2' incorporates:
                     *  Constant: '<S4240>/MAXFLOAT'
                     */
                    *rty_N = 3.402823466E+38F;
                }
                else if (rtb_Sum1_ox < 0.0F)
                {
                    /* Switch: '<S4240>/Switch3' incorporates:
                     *  Constant: '<S4240>/MINFLOAT'
                     *  Switch: '<S4240>/Switch2'
                     */
                    *rty_N = -3.402823466E+38F;
                }
                else
                {
                    /* Switch: '<S4240>/Switch2' incorporates:
                     *  Constant: '<S4240>/Constant Value4'
                     *  Switch: '<S4240>/Switch3'
                     */
                    *rty_N = 0.0F;
                }

                /* End of Switch: '<S4240>/Switch1' */
                /* End of Outputs for SubSystem: '<S4239>/Protected Division' */
                *rty_CombMode = rtb_Selector1_i;

                /* SignalConversion generated from: '<S4239>/PreDetMN' incorporates:
                 *  Constant: '<S4239>/TRUE Constant'
                 *  Inport: '<S4239>/CombModeIn'
                 *  Selector: '<S4213>/Selector1'
                 */
                *rty_PreDetMN = true;

                /* End of Outputs for SubSystem: '<S4226>/Tb2TmxNEQ0' */
            }
            else
            {
                /* Outputs for IfAction SubSystem: '<S4226>/Else' incorporates:
                 *  ActionPort: '<S4238>/Action Port'
                 */
                VDDR_ac_Else(rtb_Selector2_ki, rty_M, rty_N, rty_CombMode,
                             rty_PreDetMN);

                /* End of Outputs for SubSystem: '<S4226>/Else' */
            }

            /* End of If: '<S4226>/If' */
            /* End of Outputs for SubSystem: '<S4215>/TbToTa' */
        }
        else if (((uint32)rtb_Selector1_i) == CeTSXR_e_TatoTc)
        {
            /* Outputs for IfAction SubSystem: '<S4215>/TaToTc' incorporates:
             *  ActionPort: '<S4225>/Action Port'
             */
            /* If: '<S4225>/If' incorporates:
             *  Constant: '<S4225>/Constant Value1'
             *  Inport: '<S4235>/CombModeIn'
             *  RelationalOperator: '<S4225>/Comparison1'
             *  Selector: '<S4213>/Selector1'
             */
            if (rtu_TmxFromTa != 0.0F)
            {
                /* Outputs for IfAction SubSystem: '<S4225>/Ta2TmxNEQ0' incorporates:
                 *  ActionPort: '<S4235>/Action Port'
                 */
                /* Outputs for Atomic SubSystem: '<S4235>/Protected Division1' */
                /* Switch: '<S4237>/Switch1' incorporates:
                 *  Constant: '<S4237>/Constant Value'
                 *  Constant: '<S4237>/Constant Value1'
                 *  Constant: '<S4237>/Constant Value2'
                 *  Constant: '<S4237>/Constant Value3'
                 *  Logic: '<S4237>/AND'
                 *  RelationalOperator: '<S4237>/Greater Than or Equal '
                 *  RelationalOperator: '<S4237>/Greater Than or Equal 1'
                 *  RelationalOperator: '<S4237>/Not Equal'
                 *  RelationalOperator: '<S4237>/Not Equal1'
                 *  Switch: '<S4237>/Switch2'
                 *  Switch: '<S4237>/Switch3'
                 */
                if ((rtu_TmxFromTc != 0.0F) && (rtu_TmxFromTa != 0.0F))
                {
                    /* Switch: '<S4237>/Switch1' incorporates:
                     *  Product: '<S4237>/Division'
                     */
                    rtb_Switch1_km = rtu_TmxFromTc / rtu_TmxFromTa;
                }
                else if (rtu_TmxFromTc > 0.0F)
                {
                    /* Switch: '<S4237>/Switch2' incorporates:
                     *  Constant: '<S4237>/MAXFLOAT'
                     *  Switch: '<S4237>/Switch1'
                     */
                    rtb_Switch1_km = 3.402823466E+38F;
                }
                else if (rtu_TmxFromTc < 0.0F)
                {
                    /* Switch: '<S4237>/Switch3' incorporates:
                     *  Constant: '<S4237>/MINFLOAT'
                     *  Switch: '<S4237>/Switch1'
                     *  Switch: '<S4237>/Switch2'
                     */
                    rtb_Switch1_km = -3.402823466E+38F;
                }
                else
                {
                    /* Switch: '<S4237>/Switch1' incorporates:
                     *  Constant: '<S4237>/Constant Value4'
                     *  Switch: '<S4237>/Switch2'
                     *  Switch: '<S4237>/Switch3'
                     */
                    rtb_Switch1_km = 0.0F;
                }

                /* End of Switch: '<S4237>/Switch1' */
                /* End of Outputs for SubSystem: '<S4235>/Protected Division1' */

                /* Gain: '<S4235>/Gain' */
                *rty_M = -rtb_Switch1_km;

                /* Outputs for Atomic SubSystem: '<S4235>/Protected Division' */
                /* Switch: '<S4236>/Switch1' incorporates:
                 *  Constant: '<S4236>/Constant Value'
                 *  Constant: '<S4236>/Constant Value1'
                 *  Constant: '<S4236>/Constant Value2'
                 *  Constant: '<S4236>/Constant Value3'
                 *  Logic: '<S4236>/AND'
                 *  Product: '<S4236>/Division'
                 *  RelationalOperator: '<S4236>/Greater Than or Equal '
                 *  RelationalOperator: '<S4236>/Greater Than or Equal 1'
                 *  RelationalOperator: '<S4236>/Not Equal'
                 *  RelationalOperator: '<S4236>/Not Equal1'
                 *  Switch: '<S4236>/Switch2'
                 *  Switch: '<S4236>/Switch3'
                 */
                if ((rtb_Sum1_ox != 0.0F) && (rtu_TmxFromTa != 0.0F))
                {
                    *rty_N = rtb_Sum1_ox / rtu_TmxFromTa;
                }
                else if (rtb_Sum1_ox > 0.0F)
                {
                    /* Switch: '<S4236>/Switch2' incorporates:
                     *  Constant: '<S4236>/MAXFLOAT'
                     */
                    *rty_N = 3.402823466E+38F;
                }
                else if (rtb_Sum1_ox < 0.0F)
                {
                    /* Switch: '<S4236>/Switch3' incorporates:
                     *  Constant: '<S4236>/MINFLOAT'
                     *  Switch: '<S4236>/Switch2'
                     */
                    *rty_N = -3.402823466E+38F;
                }
                else
                {
                    /* Switch: '<S4236>/Switch2' incorporates:
                     *  Constant: '<S4236>/Constant Value4'
                     *  Switch: '<S4236>/Switch3'
                     */
                    *rty_N = 0.0F;
                }

                /* End of Switch: '<S4236>/Switch1' */
                /* End of Outputs for SubSystem: '<S4235>/Protected Division' */
                *rty_CombMode = rtb_Selector1_i;

                /* SignalConversion generated from: '<S4235>/PreDetMN' incorporates:
                 *  Constant: '<S4235>/TRUE Constant'
                 *  Inport: '<S4235>/CombModeIn'
                 *  Selector: '<S4213>/Selector1'
                 */
                *rty_PreDetMN = true;

                /* End of Outputs for SubSystem: '<S4225>/Ta2TmxNEQ0' */
            }
            else
            {
                /* Outputs for IfAction SubSystem: '<S4225>/Else' incorporates:
                 *  ActionPort: '<S4234>/Action Port'
                 */
                VDDR_ac_Else(rtb_Selector2_ki, rty_M, rty_N, rty_CombMode,
                             rty_PreDetMN);

                /* End of Outputs for SubSystem: '<S4225>/Else' */
            }

            /* End of If: '<S4225>/If' */
            /* End of Outputs for SubSystem: '<S4215>/TaToTc' */
        }
        else if (((uint32)rtb_Selector1_i) == CeTSXR_e_TbtoTc)
        {
            /* Outputs for IfAction SubSystem: '<S4215>/TbToTc' incorporates:
             *  ActionPort: '<S4227>/Action Port'
             */
            /* If: '<S4227>/If' incorporates:
             *  Constant: '<S4227>/Constant Value1'
             *  Inport: '<S4243>/CombModeIn'
             *  RelationalOperator: '<S4227>/Comparison1'
             *  Selector: '<S4213>/Selector1'
             */
            if (rtu_TmxFromTb != 0.0F)
            {
                /* Outputs for IfAction SubSystem: '<S4227>/Tb2TmxNEQ0' incorporates:
                 *  ActionPort: '<S4243>/Action Port'
                 */
                /* Outputs for Atomic SubSystem: '<S4243>/Protected Division1' */
                /* Switch: '<S4245>/Switch1' incorporates:
                 *  Constant: '<S4245>/Constant Value'
                 *  Constant: '<S4245>/Constant Value1'
                 *  Constant: '<S4245>/Constant Value2'
                 *  Constant: '<S4245>/Constant Value3'
                 *  Logic: '<S4245>/AND'
                 *  RelationalOperator: '<S4245>/Greater Than or Equal '
                 *  RelationalOperator: '<S4245>/Greater Than or Equal 1'
                 *  RelationalOperator: '<S4245>/Not Equal'
                 *  RelationalOperator: '<S4245>/Not Equal1'
                 *  Switch: '<S4245>/Switch2'
                 *  Switch: '<S4245>/Switch3'
                 */
                if ((rtu_TmxFromTc != 0.0F) && (rtu_TmxFromTb != 0.0F))
                {
                    /* Switch: '<S4245>/Switch1' incorporates:
                     *  Product: '<S4245>/Division'
                     */
                    rtb_Switch1_km = rtu_TmxFromTc / rtu_TmxFromTb;
                }
                else if (rtu_TmxFromTc > 0.0F)
                {
                    /* Switch: '<S4245>/Switch2' incorporates:
                     *  Constant: '<S4245>/MAXFLOAT'
                     *  Switch: '<S4245>/Switch1'
                     */
                    rtb_Switch1_km = 3.402823466E+38F;
                }
                else if (rtu_TmxFromTc < 0.0F)
                {
                    /* Switch: '<S4245>/Switch3' incorporates:
                     *  Constant: '<S4245>/MINFLOAT'
                     *  Switch: '<S4245>/Switch1'
                     *  Switch: '<S4245>/Switch2'
                     */
                    rtb_Switch1_km = -3.402823466E+38F;
                }
                else
                {
                    /* Switch: '<S4245>/Switch1' incorporates:
                     *  Constant: '<S4245>/Constant Value4'
                     *  Switch: '<S4245>/Switch2'
                     *  Switch: '<S4245>/Switch3'
                     */
                    rtb_Switch1_km = 0.0F;
                }

                /* End of Switch: '<S4245>/Switch1' */
                /* End of Outputs for SubSystem: '<S4243>/Protected Division1' */

                /* Gain: '<S4243>/Gain' */
                *rty_M = -rtb_Switch1_km;

                /* Outputs for Atomic SubSystem: '<S4243>/Protected Division' */
                /* Switch: '<S4244>/Switch1' incorporates:
                 *  Constant: '<S4244>/Constant Value'
                 *  Constant: '<S4244>/Constant Value1'
                 *  Constant: '<S4244>/Constant Value2'
                 *  Constant: '<S4244>/Constant Value3'
                 *  Logic: '<S4244>/AND'
                 *  Product: '<S4244>/Division'
                 *  RelationalOperator: '<S4244>/Greater Than or Equal '
                 *  RelationalOperator: '<S4244>/Greater Than or Equal 1'
                 *  RelationalOperator: '<S4244>/Not Equal'
                 *  RelationalOperator: '<S4244>/Not Equal1'
                 *  Switch: '<S4244>/Switch2'
                 *  Switch: '<S4244>/Switch3'
                 */
                if ((rtb_Sum1_ox != 0.0F) && (rtu_TmxFromTb != 0.0F))
                {
                    *rty_N = rtb_Sum1_ox / rtu_TmxFromTb;
                }
                else if (rtb_Sum1_ox > 0.0F)
                {
                    /* Switch: '<S4244>/Switch2' incorporates:
                     *  Constant: '<S4244>/MAXFLOAT'
                     */
                    *rty_N = 3.402823466E+38F;
                }
                else if (rtb_Sum1_ox < 0.0F)
                {
                    /* Switch: '<S4244>/Switch3' incorporates:
                     *  Constant: '<S4244>/MINFLOAT'
                     *  Switch: '<S4244>/Switch2'
                     */
                    *rty_N = -3.402823466E+38F;
                }
                else
                {
                    /* Switch: '<S4244>/Switch2' incorporates:
                     *  Constant: '<S4244>/Constant Value4'
                     *  Switch: '<S4244>/Switch3'
                     */
                    *rty_N = 0.0F;
                }

                /* End of Switch: '<S4244>/Switch1' */
                /* End of Outputs for SubSystem: '<S4243>/Protected Division' */
                *rty_CombMode = rtb_Selector1_i;

                /* SignalConversion generated from: '<S4243>/PreDetMN' incorporates:
                 *  Constant: '<S4243>/TRUE Constant'
                 *  Inport: '<S4243>/CombModeIn'
                 *  Selector: '<S4213>/Selector1'
                 */
                *rty_PreDetMN = true;

                /* End of Outputs for SubSystem: '<S4227>/Tb2TmxNEQ0' */
            }
            else
            {
                /* Outputs for IfAction SubSystem: '<S4227>/Else' incorporates:
                 *  ActionPort: '<S4242>/Action Port'
                 */
                VDDR_ac_Else(rtb_Selector2_ki, rty_M, rty_N, rty_CombMode,
                             rty_PreDetMN);

                /* End of Outputs for SubSystem: '<S4227>/Else' */
            }

            /* End of If: '<S4227>/If' */
            /* End of Outputs for SubSystem: '<S4215>/TbToTc' */
        }
        else
        {
            /* Outputs for IfAction SubSystem: '<S4215>/ELSE' incorporates:
             *  ActionPort: '<S4217>/Action Port'
             */
            VDDR_ac_Else(rtb_Selector2_ki, rty_M, rty_N, rty_CombMode,
                         rty_PreDetMN);

            /* End of Outputs for SubSystem: '<S4215>/ELSE' */
        }

        /* End of If: '<S4215>/If1' */
        /* End of Outputs for SubSystem: '<S4214>/CollapsedCnst' */
    }
    else
    {
        /* Outputs for IfAction SubSystem: '<S4214>/Else' incorporates:
         *  ActionPort: '<S4216>/Action Port'
         */
        /* SignalConversion generated from: '<S4216>/M' incorporates:
         *  Constant: '<S4216>/Constant Value'
         */
        *rty_M = 0.0F;

        /* SignalConversion generated from: '<S4216>/N' incorporates:
         *  Constant: '<S4216>/Constant Value1'
         */
        *rty_N = 0.0F;
        *rty_CombMode = rtb_Selector2_ki;

        /* SignalConversion generated from: '<S4216>/PreDetMN' incorporates:
         *  Constant: '<S4216>/FALSE Constant'
         *  Inport: '<S4216>/TSXRMtrCombSelELSE'
         *  Selector: '<S4213>/Selector2'
         */
        *rty_PreDetMN = false;

        /* End of Outputs for SubSystem: '<S4214>/Else' */
    }

    /* End of If: '<S4214>/If' */
}

#endif

/*
 * Output and update for action system:
 *    '<S4206>/ELSE'
 *    '<S4207>/ELSE'
 *    '<S4208>/ELSE'
 *    '<S4209>/ELSE'
 *    '<S4210>/ELSE'
 */
#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_ELSE_a(CONST(TeTSXR_e_PrfrdComb,
    AUTOMATIC) rtu_CombArray[6], P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_M,
    P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_N, P2VAR(TeTSXR_e_PrfrdComb,
    AUTOMATIC, VDDR_VAR_INIT) rty_CombMode, P2VAR(boolean, AUTOMATIC,
    VDDR_VAR_INIT) rty_PreDetMN)
{
    /* SignalConversion generated from: '<S4212>/M' incorporates:
     *  Constant: '<S4212>/Constant Value'
     */
    *rty_M = 0.0F;

    /* SignalConversion generated from: '<S4212>/N' incorporates:
     *  Constant: '<S4212>/Constant Value2'
     */
    *rty_N = 0.0F;

    /* Selector: '<S4212>/Selector2' incorporates:
     *  Constant: '<S4212>/Constant Value1'
     */
    *rty_CombMode = rtu_CombArray[5];

    /* SignalConversion generated from: '<S4212>/PreDetMN' incorporates:
     *  Constant: '<S4212>/FALSE Constant'
     */
    *rty_PreDetMN = false;
}

#endif

/*
 * Output and update for action system:
 *    '<S4787>/Tm2IsTi'
 *    '<S4787>/Tm3IsTi'
 *    '<S4787>/Tm4IsTi'
 *    '<S4787>/Tm5IsTi'
 *    '<S4787>/Tm6IsTi'
 */
#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

static FUNC(void, VDDR_CODE_LOCAL) VDDR_ac_Tm2IsTi(VAR(float32, AUTOMATIC)
    rtu_Ta2Tmx, VAR(float32, AUTOMATIC) rtu_Tb2Tmx, VAR(float32, AUTOMATIC)
    rtu_Tc2Tmx, VAR(float32, AUTOMATIC) rtu_A1, VAR(float32, AUTOMATIC) rtu_A2,
    VAR(float32, AUTOMATIC) rtu_Ca, VAR(float32, AUTOMATIC) rtu_B1, VAR(float32,
    AUTOMATIC) rtu_B2, VAR(float32, AUTOMATIC) rtu_Cb, VAR(float32, AUTOMATIC)
    rtu_C1, VAR(float32, AUTOMATIC) rtu_C2, VAR(float32, AUTOMATIC) rtu_Cc, VAR
    (float32, AUTOMATIC) rtu_Min, VAR(float32, AUTOMATIC) rtu_Max, VAR(float32,
    AUTOMATIC) rtu_Misc, VAR(float32, AUTOMATIC) rtu_TaMin, VAR(float32,
    AUTOMATIC) rtu_TaMax, VAR(float32, AUTOMATIC) rtu_TbMin, VAR(float32,
    AUTOMATIC) rtu_TbMax, VAR(float32, AUTOMATIC) rtu_TcMin, VAR(float32,
    AUTOMATIC) rtu_TcMax, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_TSXRCoef4Gen, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_MiscTerm4Gen,
    P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_DntSpc1GenPwr, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_DntSpc2GenPwr, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_DntSpcCGenPwr, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT)
    rty_TiMin, P2VAR(float32, AUTOMATIC, VDDR_VAR_INIT) rty_TiMax, P2VAR(float32,
    AUTOMATIC, VDDR_VAR_INIT) rty_TGenMin, P2VAR(float32, AUTOMATIC,
    VDDR_VAR_INIT) rty_TGenMax, P2VAR(TeTSXR_e_PrfrdComb, AUTOMATIC,
    VDDR_VAR_INIT) rty_GenMotor)
{
    float32 tmp;
    float32 tmp_0;
    float32 tmp_1;

    /* Abs: '<S4916>/Abs' incorporates:
     *  Abs: '<S4919>/Abs'
     *  Abs: '<S4922>/Abs'
     */
    tmp = fabsf(rtu_Ta2Tmx);

    /* Abs: '<S4917>/Abs' incorporates:
     *  Abs: '<S4920>/Abs'
     *  Abs: '<S4923>/Abs'
     */
    tmp_0 = fabsf(rtu_Tb2Tmx);

    /* Abs: '<S4918>/Abs' incorporates:
     *  Abs: '<S4921>/Abs'
     *  Abs: '<S4924>/Abs'
     */
    tmp_1 = fabsf(rtu_Tc2Tmx);

    /* If: '<S4899>/If' incorporates:
     *  Abs: '<S4916>/Abs'
     *  Abs: '<S4917>/Abs'
     *  Abs: '<S4918>/Abs'
     *  Constant: '<S4916>/Constant Value'
     *  Constant: '<S4917>/Constant Value'
     *  Constant: '<S4918>/Constant Value'
     *  Constant: '<S4919>/Constant Value'
     *  Constant: '<S4920>/Constant Value'
     *  Constant: '<S4921>/Constant Value'
     *  Constant: '<S4922>/Constant Value'
     *  Constant: '<S4923>/Constant Value'
     *  Constant: '<S4924>/Constant Value'
     *  Inport: '<S4925>/DntSpc1In'
     *  Inport: '<S4925>/DntSpc2In'
     *  Inport: '<S4925>/DntSpcCIn'
     *  Inport: '<S4925>/TGenMaxIn'
     *  Inport: '<S4925>/TGenMinIn'
     *  Inport: '<S4925>/TSXRCoef4GenIn'
     *  Inport: '<S4926>/DntSpc1In'
     *  Inport: '<S4926>/DntSpc2In'
     *  Inport: '<S4926>/DntSpcCIn'
     *  Inport: '<S4926>/TGenMaxIn'
     *  Inport: '<S4926>/TGenMinIn'
     *  Inport: '<S4926>/TSXRCoef4GenIn'
     *  Inport: '<S4927>/DntSpc1In'
     *  Inport: '<S4927>/DntSpc2In'
     *  Inport: '<S4927>/DntSpcCIn'
     *  Inport: '<S4927>/TGenMaxIn'
     *  Inport: '<S4927>/TGenMinIn'
     *  Inport: '<S4927>/TSXRCoef4GenIn'
     *  Logic: '<S4899>/Logical'
     *  Logic: '<S4899>/Logical1'
     *  Logic: '<S4899>/Logical2'
     *  Logic: '<S4899>/Logical3'
     *  Logic: '<S4899>/Logical4'
     *  Logic: '<S4899>/Logical6'
     *  RelationalOperator: '<S4916>/Comparison2'
     *  RelationalOperator: '<S4917>/Comparison2'
     *  RelationalOperator: '<S4918>/Comparison2'
     *  RelationalOperator: '<S4919>/Comparison2'
     *  RelationalOperator: '<S4920>/Comparison2'
     *  RelationalOperator: '<S4921>/Comparison2'
     *  RelationalOperator: '<S4922>/Comparison2'
     *  RelationalOperator: '<S4923>/Comparison2'
     *  RelationalOperator: '<S4924>/Comparison2'
     */
    if (((tmp >= 0.0001F) && (tmp_0 < 0.0001F)) && (tmp_1 < 0.0001F))
    {
        /* Outputs for IfAction SubSystem: '<S4899>/TaGen' incorporates:
         *  ActionPort: '<S4925>/Action Port'
         */
        *rty_DntSpc1GenPwr = rtu_A1;
        *rty_DntSpc2GenPwr = rtu_A2;
        *rty_DntSpcCGenPwr = rtu_Ca;
        *rty_TSXRCoef4Gen = rtu_Ta2Tmx;
        *rty_TGenMin = rtu_TaMin;
        *rty_TGenMax = rtu_TaMax;

        /* SignalConversion generated from: '<S4925>/GenMotor' incorporates:
         *  Constant: '<S4929>/Constant'
         *  Inport: '<S4925>/DntSpc1In'
         *  Inport: '<S4925>/DntSpc2In'
         *  Inport: '<S4925>/DntSpcCIn'
         *  Inport: '<S4925>/TGenMaxIn'
         *  Inport: '<S4925>/TGenMinIn'
         *  Inport: '<S4925>/TSXRCoef4GenIn'
         */
        *rty_GenMotor = CeTSXR_e_RadiusMod_MtrA;

        /* End of Outputs for SubSystem: '<S4899>/TaGen' */
    }
    else if (((tmp < 0.0001F) && (tmp_0 >= 0.0001F)) && (tmp_1 < 0.0001F))
    {
        /* Outputs for IfAction SubSystem: '<S4899>/TbGen' incorporates:
         *  ActionPort: '<S4926>/Action Port'
         */
        *rty_DntSpc1GenPwr = rtu_B1;
        *rty_DntSpc2GenPwr = rtu_B2;
        *rty_DntSpcCGenPwr = rtu_Cb;
        *rty_TSXRCoef4Gen = rtu_Tb2Tmx;
        *rty_TGenMin = rtu_TbMin;
        *rty_TGenMax = rtu_TbMax;

        /* SignalConversion generated from: '<S4926>/GenMotor' incorporates:
         *  Constant: '<S4930>/Constant'
         *  Inport: '<S4926>/DntSpc1In'
         *  Inport: '<S4926>/DntSpc2In'
         *  Inport: '<S4926>/DntSpcCIn'
         *  Inport: '<S4926>/TGenMaxIn'
         *  Inport: '<S4926>/TGenMinIn'
         *  Inport: '<S4926>/TSXRCoef4GenIn'
         */
        *rty_GenMotor = CeTSXR_e_RadiusMod_MtrB;

        /* End of Outputs for SubSystem: '<S4899>/TbGen' */
    }
    else if (((tmp < 0.0001F) && (tmp_0 < 0.0001F)) && (tmp_1 >= 0.0001F))
    {
        /* Outputs for IfAction SubSystem: '<S4899>/TcGen' incorporates:
         *  ActionPort: '<S4927>/Action Port'
         */
        *rty_DntSpc1GenPwr = rtu_C1;
        *rty_DntSpc2GenPwr = rtu_C2;
        *rty_DntSpcCGenPwr = rtu_Cc;
        *rty_TSXRCoef4Gen = rtu_Tc2Tmx;
        *rty_TGenMin = rtu_TcMin;
        *rty_TGenMax = rtu_TcMax;

        /* SignalConversion generated from: '<S4927>/GenMotor' incorporates:
         *  Constant: '<S4931>/Constant'
         *  Inport: '<S4927>/DntSpc1In'
         *  Inport: '<S4927>/DntSpc2In'
         *  Inport: '<S4927>/DntSpcCIn'
         *  Inport: '<S4927>/TGenMaxIn'
         *  Inport: '<S4927>/TGenMinIn'
         *  Inport: '<S4927>/TSXRCoef4GenIn'
         */
        *rty_GenMotor = CeTSXR_e_RadiusMod_MtrC;

        /* End of Outputs for SubSystem: '<S4899>/TcGen' */
    }
    else
    {
        /* Outputs for IfAction SubSystem: '<S4899>/ELSE' incorporates:
         *  ActionPort: '<S4915>/Action Port'
         */
        /* SignalConversion generated from: '<S4915>/DntSpc1GenPwr' incorporates:
         *  Constant: '<S4915>/Constant Value'
         */
        *rty_DntSpc1GenPwr = 1.0F;

        /* SignalConversion generated from: '<S4915>/DntSpc2GenPwr' incorporates:
         *  Constant: '<S4915>/Constant Value1'
         */
        *rty_DntSpc2GenPwr = 0.0F;

        /* SignalConversion generated from: '<S4915>/DntSpcCGenPwr' incorporates:
         *  Constant: '<S4915>/Constant Value2'
         */
        *rty_DntSpcCGenPwr = 0.0F;

        /* SignalConversion generated from: '<S4915>/TSXRCoef4Gen' incorporates:
         *  Constant: '<S4915>/Constant Value3'
         */
        *rty_TSXRCoef4Gen = 1.0F;

        /* SignalConversion generated from: '<S4915>/TGenMin' incorporates:
         *  Constant: '<S4915>/Constant Value4'
         */
        *rty_TGenMin = 0.0F;

        /* SignalConversion generated from: '<S4915>/TGenMax' incorporates:
         *  Constant: '<S4915>/Constant Value5'
         */
        *rty_TGenMax = 0.0F;

        /* SignalConversion generated from: '<S4915>/GenMotor' incorporates:
         *  Constant: '<S4928>/Constant'
         */
        *rty_GenMotor = CeTSXR_e_NoComb;

        /* End of Outputs for SubSystem: '<S4899>/ELSE' */
    }

    /* End of If: '<S4899>/If' */

    /* Inport: '<S4899>/Misc' */
    *rty_MiscTerm4Gen = rtu_Misc;

    /* Inport: '<S4899>/Min' */
    *rty_TiMin = rtu_Min;

    /* Inport: '<S4899>/Max' */
    *rty_TiMax = rtu_Max;
}

#endif

/* Model step function for TID1 */
FUNC(void, VDDR_CODE) VDDR_MedTEB(void) /* Explicit Task: MedTEB */
{
    /* local block i/o variables */
#if Rte_SysCon_Variant_VDDR_3

    float32 rtb_TmpSignalConversionAtVeOITR;

#endif

#if Rte_SysCon_Variant_VDDR_3

    float32 rtb_TmpSignalConversionAtVeOI_p;

#endif

#if Rte_SysCon_Variant_VDDR_3

    float32 rtb_TmpSignalConversionAtVeOI_i;

#endif

#if Rte_SysCon_Variant_VDDR_3

    float32 rtb_TmpSignalConversionAtVeOI_m;

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

    float32 rtb_TmpSignalConversionAtVeHSCR;

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

    float32 rtb_TmpSignalConversionAtVeHS_h;

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

    float32 rtb_TmpSignalConversionAtVeHS_f;

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

    float32 rtb_TmpSignalConversionAtVeHS_b;

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

    float32 rtb_TmpSignalConversionAtVeHS_m;

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

    float32 rtb_TmpSignalConversionAtVeHS_i;

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

    float32 rtb_TmpSignalConversionAtVeSC_n;

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

    float32 rtb_TmpSignalConversionAtVeSC_p;

#endif

#if Rte_SysCon_Variant_VDDR_1

    float32 rtb_TmpSignalConversionAtVeMTQR;

#endif

#if Rte_SysCon_Variant_VDDR_1

    float32 rtb_TmpSignalConversionAtVeMT_n;

#endif

#if Rte_SysCon_Variant_VDDR_1

    float32 rtb_TmpSignalConversionAtVeMT_l;

#endif

#if Rte_SysCon_Variant_VDDR_1

    float32 rtb_TmpSignalConversionAtVeM_n3;

#endif

#if Rte_SysCon_Variant_VDDR_1

    float32 rtb_TmpSignalConversionAtVeMT_p;

#endif

#if Rte_SysCon_Variant_VDDR_1

    float32 rtb_TmpSignalConversionAtVeMT_e;

#endif

#if Rte_SysCon_Variant_VDDR_1

    float32 rtb_TmpSignalConversionAtVaTSXR[114];

#endif

#if Rte_SysCon_Variant_VDDR_1

    float32 rtb_TmpSignalConversionAtVeHSER;

#endif

#if Rte_SysCon_Variant_VDDR_1

    float32 rtb_TmpSignalConversionAtVeTCPR;

#endif

#if Rte_SysCon_Variant_VDDR_1

    float32 rtb_TmpSignalConversionAtVeTC_n;

#endif

#if Rte_SysCon_Variant_VDDR_1

    float32 rtb_TmpSignalConversionAtVeTC_d;

#endif

#if Rte_SysCon_Variant_VDDR_1

    float32 rtb_TmpSignalConversionAtVeTC_b;

#endif

#if Rte_SysCon_Variant_VDDR_1

    float32 rtb_TmpSignalConversionAtVeTI_o;

#endif

#if Rte_SysCon_Variant_VDDR_1

    float32 rtb_TmpSignalConversionAtVeCSLR;

#endif

#if Rte_SysCon_Variant_VDDR_1

    float32 rtb_TmpSignalConversionAtVeCS_d;

#endif

#if Rte_SysCon_Variant_VDDR_1

    float32 rtb_TmpSignalConversionAtVeC_db;

#endif

#if Rte_SysCon_Variant_VDDR_1

    float32 rtb_TmpSignalConversionAtVeCS_i;

#endif

#if Rte_SysCon_Variant_VDDR_1

    float32 rtb_TmpSignalConversionAtVeTC_m;

#endif

#if Rte_SysCon_Variant_VDDR_1

    float32 rtb_TmpSignalConversionAtVeTC_g;

#endif

#if Rte_SysCon_Variant_VDDR_1

    float32 rtb_TmpSignalConversionAtVeTC_o;

#endif

#if Rte_SysCon_Variant_VDDR_1

    float32 rtb_TmpSignalConversionAtVeTC_h;

#endif

#if Rte_SysCon_Variant_VDDR_3

    float32 rtb_VM_Conditional_Signal_VaTSX[114];

#endif

#if Rte_SysCon_Variant_VDDR_3

    float32 rtb_VM_Conditional_Signal_VeMTQ;

#endif

#if Rte_SysCon_Variant_VDDR_3

    float32 rtb_VM_Conditional_Signal_VeM_l;

#endif

#if Rte_SysCon_Variant_VDDR_3

    float32 rtb_VM_Conditional_Signal_VeHSC;

#endif

#if Rte_SysCon_Variant_VDDR_3

    float32 rtb_VM_Conditional_Signal_VeH_b;

#endif

#if Rte_SysCon_Variant_VDDR_3

    float32 rtb_VM_Conditional_Signal_VeH_g;

#endif

#if Rte_SysCon_Variant_VDDR_3

    float32 rtb_VM_Conditional_Signal_Colum[6];

#endif

#if Rte_SysCon_Variant_VDDR_3

    float32 rtb_VM_Conditional_Signal_MUX_j[3];

#endif

#if Rte_SysCon_Variant_VDDR_3

    float32 rtb_VM_Conditional_Signal_MUX_e[3];

#endif

#if Rte_SysCon_Variant_VDDR_3

    float32 rtb_VM_Conditional_Signal_MUX_k[3];

#endif

#if Rte_SysCon_Variant_VDDR_3

    float32 rtb_VM_Conditional_Signal_MUX_m[3];

#endif

#if Rte_SysCon_Variant_VDDR_3

    float32 rtb_VM_Conditional_Signal_MU_eu[3];

#endif

#if Rte_SysCon_Variant_VDDR_1 || (Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3)

    float32 rtb_VM_Conditional_Signal_VeM_m;

#endif

#if Rte_SysCon_Variant_VDDR_1 || (Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3)

    float32 rtb_VM_Conditional_Signal_VeM_d;

#endif

#if Rte_SysCon_Variant_VDDR_3 || (Rte_SysCon_Variant_OPTL_3MtrEnbl && Rte_SysCon_Variant_VDDR_1)

    float32 rtb_TmpSignalConversionAtVeH_b2;

#endif

#if Rte_SysCon_Variant_VDDR_1 || (Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3)

    float32 rtb_VM_Conditional_Signal_VeH_h;

#endif

#if Rte_SysCon_Variant_VDDR_3 || (Rte_SysCon_Variant_OPTL_3MtrEnbl && Rte_SysCon_Variant_VDDR_1)

    float32 rtb_TmpSignalConversionAtVeHS_l;

#endif

#if Rte_SysCon_Variant_VDDR_1 || (Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3)

    float32 rtb_VM_Conditional_Signal_Ve_hr;

#endif

#if Rte_SysCon_Variant_VDDR_3 || (Rte_SysCon_Variant_OPTL_3MtrEnbl && Rte_SysCon_Variant_VDDR_1)

    float32 rtb_TmpSignalConversionAtVeHS_a;

#endif

#if Rte_SysCon_Variant_VDDR_1 || (Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3)

    float32 rtb_VM_Conditional_Signal_VeH_m;

#endif

#if Rte_SysCon_Variant_VDDR_1 || (Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3)

    float32 rtb_Merge1_dln;

#endif

#if Rte_SysCon_Variant_VDDR_1 || (Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3)

    float32 rtb_Merge2_hv;

#endif

#if Rte_SysCon_Variant_VDDR_1 || (Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3)

    float32 rtb_Merge6_k;

#endif

#if Rte_SysCon_Variant_VDDR_1 || (Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3)

    float32 rtb_Merge7_b;

#endif

#if Rte_SysCon_Variant_VDDR_1 || (Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3)

    float32 rtb_Merge10;

#endif

#if Rte_SysCon_Variant_VDDR_3

    float32 rtb_VM_Conditional_Signal_MUX_o[3];

#endif

#if Rte_SysCon_Variant_VDDR_3

    float32 rtb_VM_Conditional_Signal_PBatM;

#endif

#if Rte_SysCon_Variant_VDDR_3

    float32 rtb_VM_Conditional_Signal_PbatM;

#endif

#if Rte_SysCon_Variant_VDDR_3

    float32 rtb_VM_Conditional_Signal_TiCL_;

#endif

#if Rte_SysCon_Variant_VDDR_1

    TeTSXR_e_TorqMatrixVars rtb_TmpSignalConversionAtVaTS_g[6];

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

    sint16 rtb_DataTypeConversion_g;

#endif

#if Rte_SysCon_Variant_VDDR_1 || (Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3)

    TeTSXR_e_TorqMatrixVars rtb_TmpSignalConversionAtVaTS_d[6];

#endif

#if Rte_SysCon_Variant_VDDR_1 || (Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3)

    float32 rtb_MinMax2_m;

#endif

#if Rte_SysCon_Variant_VDDR_1 || (Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3)

    float32 rtb_MinMax3;

#endif

#if (Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3) || (Rte_SysCon_Variant_OPTL_3MtrEnbl && Rte_SysCon_Variant_VDDR_1)

    uint8 rtb_Merge_ex;

#endif

#if Rte_SysCon_Variant_VDDR_1 || (Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3)

    boolean rtb_TmpSignalConversionAtVaTS_e[6];

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

    float32 rtb_TmpSignalConversionAtVeSCCR;

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

    float32 rtb_TmpSignalConversionAtVeS_jx;

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

    boolean rtb_Comparison2_eh;

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

    boolean rtb_Comparison2_pur;

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

    boolean rtb_NotEqual1_el;

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

    boolean rtb_NotEqual_cs;

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

    boolean rtb_Logical11_g;

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

    boolean rtb_Logical13_c;

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

    float32 rtb_TmpSignalConversionAtDCLoad;

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

    float32 rtb_TmpSignalConversionAtNoOutp;

#endif

#if Rte_SysCon_Variant_VDDR_3

    boolean rtb_TmpSignalConversionAtVaTS_k[6];

#endif

#if (Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3) || (Rte_SysCon_Variant_OPTL_3MtrEnbl && Rte_SysCon_Variant_VDDR_1)

    float32 rtb_Ta2Tmx_i;

#endif

#if (Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3) || (Rte_SysCon_Variant_OPTL_3MtrEnbl && Rte_SysCon_Variant_VDDR_1)

    float32 rtb_Tb2Tmx_o5;

#endif

#if Rte_SysCon_Variant_VDDR_1 || (Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3)

    float32 rtb_Ta2Tmx_pd;

#endif

#if Rte_SysCon_Variant_VDDR_1 || (Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3)

    float32 rtb_Tc2Tmx_e;

#endif

#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

    float32 rtb_TmpSignalConversionAtSelect[7];

#endif

#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

    float32 rtb_Selector5;

#endif

#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

    float32 rtb_TmpSignalConversionAtSele_g[7];

#endif

#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

    float32 rtb_Selector4;

#endif

#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

    float32 rtb_TmpSignalConversionAtSel_a5[7];

#endif

#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

    float32 rtb_Selector3;

#endif

#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

    float32 rtb_TmpSignalConversionAtSel_md[7];

#endif

#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

    float32 rtb_Selector2;

#endif

#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

    float32 rtb_TmpSignalConversionAtSel_jx[7];

#endif

#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

    float32 rtb_Selector1;

#endif

#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

    float32 rtb_TmpSignalConversionAtSel_np[7];

#endif

#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

    float32 rtb_Selector;

#endif

#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

    float32 rtb_Selector11;

#endif

#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

    float32 rtb_Selector10;

#endif

#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

    float32 rtb_Selector9;

#endif

#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

    float32 rtb_Selector8;

#endif

#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

    float32 rtb_Selector7;

#endif

#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

    float32 rtb_Selector6;

#endif

#if Rte_SysCon_Variant_VDDR_1 || (Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3)

    float32 rtb_Selector13;

#endif

#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

    float32 rtb_Selector12;

#endif

#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

    float32 rtb_Selector17;

#endif

#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

    float32 rtb_Selector16;

#endif

#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

    float32 rtb_Selector15;

#endif

#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

    float32 rtb_Selector14;

#endif

#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

    uint8 rtb_Switch_is;

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

    float32 rtb_Merge21;

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

    float32 rtb_Merge22;

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

    float32 rtb_Merge23;

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

    float32 rtb_Merge24;

#endif

#if Rte_SysCon_Variant_VDDR_1 || (Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3)

    float32 rtb_TmpSignalConversionAtVeSC_j;

#endif

#if Rte_SysCon_Variant_VDDR_1 || (Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3)

    float32 rtb_TmpSignalConversionAtVeS_cf;

#endif

#if Rte_SysCon_Variant_VDDR_1 || (Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3)

    float32 rtb_TmpSignalConversionAtVeSC_c;

#endif

#if Rte_SysCon_Variant_VDDR_1 || (Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3)

    float32 rtb_TmpSignalConversionAtVeSC_l;

#endif

#if Rte_SysCon_Variant_OPTL_3MtrEnbl && Rte_SysCon_Variant_VDDR_1

    float32 rtb_TmpSignalConversionAtSele_f[9];

#endif

#if Rte_SysCon_Variant_VDDR_1 || (Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3)

    float32 rtb_TmpSignalConversionAtVeMSPR;

#endif

#if Rte_SysCon_Variant_VDDR_1 || (Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3)

    float32 rtb_TmpSignalConversionAtVeTITR;

#endif

#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

    float32 rtb_Selector2_o[5];

#endif

#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

    float32 rtb_Selector3_d[5];

#endif

#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

    float32 rtb_Selector4_b[5];

#endif

#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

    float32 rtb_Selector39[5];

#endif

#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

    float32 rtb_Selector5_l[5];

#endif

#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

    float32 rtb_Selector6_e[5];

#endif

#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

    float32 rtb_Selector_e[5];

#endif

#if Rte_SysCon_Variant_VDDR_1 || (Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3)

    float32 rtb_Merge_jo;

#endif

#if Rte_SysCon_Variant_VDDR_1 || (Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3)

    float32 rtb_Merge1_hy;

#endif

#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

    float32 rtb_Merge_kc;

#endif

#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

    float32 rtb_Merge1_dj;

#endif

#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

    float32 rtb_Merge_eq;

#endif

#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

    float32 rtb_Merge1_pne;

#endif

#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

    float32 rtb_Merge_k0;

#endif

#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

    float32 rtb_Merge1_io;

#endif

#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

    float32 rtb_Merge_mn;

#endif

#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

    float32 rtb_Merge1_mn;

#endif

#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

    float32 rtb_Sum1_dy[4];

#endif

#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

    float32 rtb_Sum2_e[4];

#endif

#if Rte_SysCon_Variant_VDDR_1

    TeTSXR_e_ConstrntType rtb_TmpSignalConversionAtVeTSXR;

#endif

#if Rte_SysCon_Variant_VDDR_3

    boolean rtb_RelationalOperator[2];

#endif

#if Rte_SysCon_Variant_VDDR_1

    TeTSXR_e_Number rtb_VM_Conditional_Signal_VeT_k;

#endif

#if Rte_SysCon_Variant_VDDR_1

    TeTSXR_e_TorqMatrixVars rtb_VM_Conditional_Signal_VaT_j[6];

#endif

#if Rte_SysCon_Variant_VDDR_3

    TeTSXR_e_PrfrdComb rtb_VM_Conditional_Signal_VaT_h[10];

#endif

#if Rte_SysCon_Variant_VDDR_3

    TeTSXR_e_Number rtb_VM_Conditional_Signal_VeTSX;

#endif

#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

    TeTSXR_e_PrfrdComb rtb_Selector_h;

#endif

#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

    TeTSXR_e_PrfrdComb rtb_Selector1_da;

#endif

#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

    TeTSXR_e_PrfrdComb rtb_Selector2_co;

#endif

#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

    TeTSXR_e_PrfrdComb rtb_Merge2_fg;

#endif

#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

    TeTSXR_e_PrfrdComb rtb_Merge2_i1i;

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

    boolean rtb_Merge_hts;

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

    boolean rtb_Merge_og;

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

    boolean rtb_Merge_bp;

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

    boolean rtb_Merge_ly;

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

    boolean rtb_Merge_bk;

#endif

#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

    boolean rtb_Merge_pe;

#endif

#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

    sint32 i;

#endif

#if Rte_SysCon_Variant_VDDR_1

    float32 tmp[19];

#endif

#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

    float32 rtb_TmpSignalConversionAtSele_0[6];

#endif

#if Rte_SysCon_Variant_VDDR_1

    sint32 i_0;

#endif

#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

    float32 rtb_TmpSignalConversionAtSe_l_0;

#endif

#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

    float32 rtb_TmpSignalConversionAtSe_l_1;

#endif

#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

    float32 rtb_TmpSignalConversionAtSe_l_2;

#endif

#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

    float32 rtb_TmpSignalConversionAtSe_l_3;

#endif

#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

    float32 rtb_TmpSignalConversionAtSe_l_4;

#endif

#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

    float32 rtb_TmpSignalConversionAtSel__0;

#endif

#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

    float32 rtb_TmpSignalConversionAtSel__1;

#endif

#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

    float32 rtb_TmpSignalConversionAtSel__2;

#endif

#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

    float32 rtb_TmpSignalConversionAtSel__3;

#endif

#if Rte_SysCon_Variant_OPTL_3MtrEnbl && Rte_SysCon_Variant_VDDR_1

    TeTSXR_e_TorqMatrixVars tmp_0;

#endif

    /* RootInportFunctionCallGenerator generated from: '<Root>/MedTEB' incorporates:
     *  SubSystem: '<Root>/VDDC_DataManager_And_HPtCalc'
     */
    /* SignalConversion generated from: '<S2>/VeSCCR_r_RipRegen' incorporates:
     *  SignalConversion generated from: '<S2>/VeSCCR_r_RipAWD'
     */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

    /* SignalConversion generated from: '<S2>/VeSCCR_r_RipRegen' incorporates:
     *  Inport: '<Root>/VeSCCR_r_RipRegen'
     */
    (void)Rte_Read_VeSCCR_r_RipRegen_Value(&rtb_TmpSignalConversionAtVeSCCR);

    /* SignalConversion generated from: '<S2>/VeSCCR_r_RipAWD' incorporates:
     *  Inport: '<Root>/VeSCCR_r_RipAWD'
     */
    (void)Rte_Read_VeSCCR_r_RipAWD_Value(&rtb_TmpSignalConversionAtVeS_jx);

#endif

    /* End of SignalConversion generated from: '<S2>/VeSCCR_r_RipRegen' */

    /* SignalConversion generated from: '<S2>/VeOITR_M_TaMinPrdt' incorporates:
     *  SignalConversion generated from: '<S2>/VaTSXR_b_OITRTacToConstrnChk'
     *  SignalConversion generated from: '<S2>/VeOITR_M_TaMaxPrdt'
     *  SignalConversion generated from: '<S2>/VeOITR_M_TbMax'
     *  SignalConversion generated from: '<S2>/VeOITR_M_TbMin'
     */
#if Rte_SysCon_Variant_VDDR_3

    /* SignalConversion generated from: '<S2>/VeOITR_M_TaMinPrdt' incorporates:
     *  Inport: '<Root>/VeOITR_M_TaMinPrdt'
     */
    (void)Rte_Read_VeOITR_M_TaMinPrdt_Value(&rtb_TmpSignalConversionAtVeOITR);

    /* SignalConversion generated from: '<S2>/VeOITR_M_TaMaxPrdt' incorporates:
     *  Inport: '<Root>/VeOITR_M_TaMaxPrdt'
     */
    (void)Rte_Read_VeOITR_M_TaMaxPrdt_Value(&rtb_TmpSignalConversionAtVeOI_p);

    /* SignalConversion generated from: '<S2>/VeOITR_M_TbMin' incorporates:
     *  Inport: '<Root>/VeOITR_M_TbMin'
     */
    (void)Rte_Read_VeOITR_M_TbMin_Value(&rtb_TmpSignalConversionAtVeOI_i);

    /* SignalConversion generated from: '<S2>/VeOITR_M_TbMax' incorporates:
     *  Inport: '<Root>/VeOITR_M_TbMax'
     */
    (void)Rte_Read_VeOITR_M_TbMax_Value(&rtb_TmpSignalConversionAtVeOI_m);

    /* SignalConversion generated from: '<S2>/VaTSXR_b_OITRTacToConstrnChk' incorporates:
     *  Inport: '<Root>/VaTSXR_b_OITRTacToConstrnChk'
     */
    (void)Rte_Read_VaTSXR_b_OITRTacToConstrnChk_Value
        (rtb_TmpSignalConversionAtVaTS_k);

#endif

    /* End of SignalConversion generated from: '<S2>/VeOITR_M_TaMinPrdt' */

    /* SignalConversion generated from: '<S2>/DCLoad' incorporates:
     *  SignalConversion generated from: '<S2>/VeHSCR_r_DonutSpaceCoefA1'
     *  SignalConversion generated from: '<S2>/VeHSCR_r_DonutSpaceCoefA2'
     *  SignalConversion generated from: '<S2>/VeHSCR_r_DonutSpaceCoefB1'
     *  SignalConversion generated from: '<S2>/VeHSCR_r_DonutSpaceCoefB2'
     *  SignalConversion generated from: '<S2>/VeHSCR_r_DonutSpaceCoefCa'
     *  SignalConversion generated from: '<S2>/VeHSCR_r_DonutSpaceCoefCb'
     */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

    /* SignalConversion generated from: '<S2>/DCLoad' incorporates:
     *  Inport: '<Root>/VeABCR_P_HV_AccPwr'
     */
    (void)Rte_Read_VeABCR_P_HV_AccPwr_Value(&rtb_TmpSignalConversionAtDCLoad);

    /* SignalConversion generated from: '<S2>/VeHSCR_r_DonutSpaceCoefA1' incorporates:
     *  Inport: '<Root>/VeHSCR_r_DonutSpaceCoefA1'
     */
    (void)Rte_Read_VeHSCR_r_DonutSpaceCoefA1_Value
        (&rtb_TmpSignalConversionAtVeHSCR);

    /* SignalConversion generated from: '<S2>/VeHSCR_r_DonutSpaceCoefA2' incorporates:
     *  Inport: '<Root>/VeHSCR_r_DonutSpaceCoefA2'
     */
    (void)Rte_Read_VeHSCR_r_DonutSpaceCoefA2_Value
        (&rtb_TmpSignalConversionAtVeHS_h);

    /* SignalConversion generated from: '<S2>/VeHSCR_r_DonutSpaceCoefB1' incorporates:
     *  Inport: '<Root>/VeHSCR_r_DonutSpaceCoefB1'
     */
    (void)Rte_Read_VeHSCR_r_DonutSpaceCoefB1_Value
        (&rtb_TmpSignalConversionAtVeHS_f);

    /* SignalConversion generated from: '<S2>/VeHSCR_r_DonutSpaceCoefB2' incorporates:
     *  Inport: '<Root>/VeHSCR_r_DonutSpaceCoefB2'
     */
    (void)Rte_Read_VeHSCR_r_DonutSpaceCoefB2_Value
        (&rtb_TmpSignalConversionAtVeHS_b);

    /* SignalConversion generated from: '<S2>/VeHSCR_r_DonutSpaceCoefCa' incorporates:
     *  Inport: '<Root>/VeHSCR_r_DonutSpaceCoefCa'
     */
    (void)Rte_Read_VeHSCR_r_DonutSpaceCoefCa_Value
        (&rtb_TmpSignalConversionAtVeHS_m);

    /* SignalConversion generated from: '<S2>/VeHSCR_r_DonutSpaceCoefCb' incorporates:
     *  Inport: '<Root>/VeHSCR_r_DonutSpaceCoefCb'
     */
    (void)Rte_Read_VeHSCR_r_DonutSpaceCoefCb_Value
        (&rtb_TmpSignalConversionAtVeHS_i);

#endif

    /* End of SignalConversion generated from: '<S2>/DCLoad' */

    /* SignalConversion generated from: '<S2>/VeHSCR_r_DonutSpaceCoefC1' incorporates:
     *  SignalConversion generated from: '<S2>/VeHSCR_r_DonutSpaceCoefC2'
     *  SignalConversion generated from: '<S2>/VeHSCR_r_DonutSpaceCoefCc'
     */
#if (Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3) || (Rte_SysCon_Variant_OPTL_3MtrEnbl && Rte_SysCon_Variant_VDDR_1)

    /* SignalConversion generated from: '<S2>/VeHSCR_r_DonutSpaceCoefC1' incorporates:
     *  Inport: '<Root>/VeHSCR_r_DonutSpaceCoefC1'
     */
    (void)Rte_Read_VeHSCR_r_DonutSpaceCoefC1_Value
        (&rtb_TmpSignalConversionAtVeH_b2);

    /* SignalConversion generated from: '<S2>/VeHSCR_r_DonutSpaceCoefC2' incorporates:
     *  Inport: '<Root>/VeHSCR_r_DonutSpaceCoefC2'
     */
    (void)Rte_Read_VeHSCR_r_DonutSpaceCoefC2_Value
        (&rtb_TmpSignalConversionAtVeHS_l);

    /* SignalConversion generated from: '<S2>/VeHSCR_r_DonutSpaceCoefCc' incorporates:
     *  Inport: '<Root>/VeHSCR_r_DonutSpaceCoefCc'
     */
    (void)Rte_Read_VeHSCR_r_DonutSpaceCoefCc_Value
        (&rtb_TmpSignalConversionAtVeHS_a);

#endif

    /* End of SignalConversion generated from: '<S2>/VeHSCR_r_DonutSpaceCoefC1' */

    /* SignalConversion generated from: '<S2>/No' incorporates:
     *  SignalConversion generated from: '<S2>/VeSCCR_M_FrntAxlMaxRqPrtctd'
     *  SignalConversion generated from: '<S2>/VeSCCR_M_FrntAxlMinRqPrtctd'
     */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

    /* SignalConversion generated from: '<S2>/No' incorporates:
     *  Inport: '<Root>/VeVSDR_n_PrimNoSgndFltrd'
     */
    (void)Rte_Read_VeVSDR_n_PrimNoSgndFltrd_Value
        (&rtb_TmpSignalConversionAtNoOutp);

    /* SignalConversion generated from: '<S2>/VeSCCR_M_FrntAxlMinRqPrtctd' incorporates:
     *  Inport: '<Root>/VeSCCR_M_FrntAxlMinRqPrtctd'
     */
    (void)Rte_Read_VeSCCR_M_FrntAxlMinRqPrtctd_Value
        (&rtb_TmpSignalConversionAtVeSC_n);

    /* SignalConversion generated from: '<S2>/VeSCCR_M_FrntAxlMaxRqPrtctd' incorporates:
     *  Inport: '<Root>/VeSCCR_M_FrntAxlMaxRqPrtctd'
     */
    (void)Rte_Read_VeSCCR_M_FrntAxlMaxRqPrtctd_Value
        (&rtb_TmpSignalConversionAtVeSC_p);

#endif

    /* End of SignalConversion generated from: '<S2>/No' */

    /* SignalConversion generated from: '<S2>/VeMTQR_M_TaMin' incorporates:
     *  SignalConversion generated from: '<S2>/VaTSXR_b_HTDRToConstrnChk'
     *  SignalConversion generated from: '<S2>/VaTSXR_e_OITRTacToDepVars'
     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrnDepvars'
     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
     *  SignalConversion generated from: '<S2>/VeCSLR_n_Clch1_SlipSpeed'
     *  SignalConversion generated from: '<S2>/VeCSLR_n_Clch2_SlipSpeed'
     *  SignalConversion generated from: '<S2>/VeCSLR_n_Clch3_SlipSpeed'
     *  SignalConversion generated from: '<S2>/VeCSLR_n_Clch4_SlipSpeed'
     *  SignalConversion generated from: '<S2>/VeHSER_dn_NxDotLeadProfile'
     *  SignalConversion generated from: '<S2>/VeMSPR_n_MtrA_Spd'
     *  SignalConversion generated from: '<S2>/VeMTQR_M_TaMax'
     *  SignalConversion generated from: '<S2>/VeMTQR_M_TbMax'
     *  SignalConversion generated from: '<S2>/VeMTQR_M_TbMin'
     *  SignalConversion generated from: '<S2>/VeMTQR_M_TcMax'
     *  SignalConversion generated from: '<S2>/VeMTQR_M_TcMin'
     *  SignalConversion generated from: '<S2>/VeSCCR_M_FrntAxlCLMax'
     *  SignalConversion generated from: '<S2>/VeSCCR_M_FrntAxlCLMin'
     *  SignalConversion generated from: '<S2>/VeSCCR_M_RrAxlCLMax'
     *  SignalConversion generated from: '<S2>/VeSCCR_M_RrAxlCLMin'
     *  SignalConversion generated from: '<S2>/VeTCPR_M_Clch1_PrdtdTorqMax'
     *  SignalConversion generated from: '<S2>/VeTCPR_M_Clch1_PrdtdTorqMin'
     *  SignalConversion generated from: '<S2>/VeTCPR_M_Clch1_TorqEstMax'
     *  SignalConversion generated from: '<S2>/VeTCPR_M_Clch1_TorqEstMin'
     *  SignalConversion generated from: '<S2>/VeTCPR_M_Clch2_PrdtdTorqMax'
     *  SignalConversion generated from: '<S2>/VeTCPR_M_Clch2_PrdtdTorqMin'
     *  SignalConversion generated from: '<S2>/VeTCPR_M_Clch2_TorqEstMax'
     *  SignalConversion generated from: '<S2>/VeTCPR_M_Clch2_TorqEstMin'
     *  SignalConversion generated from: '<S2>/VeTITR_M_TaCLSum'
     *  SignalConversion generated from: '<S2>/VeTITR_dn_NxDotCL_Slow'
     *  SignalConversion generated from: '<S2>/VeTSXR_e_HTDRToConstrnType'
     */
#if Rte_SysCon_Variant_VDDR_1

    /* SignalConversion generated from: '<S2>/VeMTQR_M_TaMin' incorporates:
     *  Inport: '<Root>/VeMTQR_M_TaMin'
     */
    (void)Rte_Read_VeMTQR_M_TaMin_Value(&rtb_TmpSignalConversionAtVeMTQR);

    /* SignalConversion generated from: '<S2>/VeMTQR_M_TaMax' incorporates:
     *  Inport: '<Root>/VeMTQR_M_TaMax'
     */
    (void)Rte_Read_VeMTQR_M_TaMax_Value(&rtb_TmpSignalConversionAtVeMT_n);

    /* SignalConversion generated from: '<S2>/VeMTQR_M_TbMin' incorporates:
     *  Inport: '<Root>/VeMTQR_M_TbMin'
     */
    (void)Rte_Read_VeMTQR_M_TbMin_Value(&rtb_TmpSignalConversionAtVeMT_l);

    /* SignalConversion generated from: '<S2>/VeMTQR_M_TbMax' incorporates:
     *  Inport: '<Root>/VeMTQR_M_TbMax'
     */
    (void)Rte_Read_VeMTQR_M_TbMax_Value(&rtb_TmpSignalConversionAtVeM_n3);

    /* SignalConversion generated from: '<S2>/VeMTQR_M_TcMin' incorporates:
     *  Inport: '<Root>/VeMTQR_M_TcMin'
     */
    (void)Rte_Read_VeMTQR_M_TcMin_Value(&rtb_TmpSignalConversionAtVeMT_p);

    /* SignalConversion generated from: '<S2>/VeMTQR_M_TcMax' incorporates:
     *  Inport: '<Root>/VeMTQR_M_TcMax'
     */
    (void)Rte_Read_VeMTQR_M_TcMax_Value(&rtb_TmpSignalConversionAtVeMT_e);

    /* SignalConversion generated from: '<S2>/VaTSXR_b_HTDRToConstrnChk' incorporates:
     *  Inport: '<Root>/VaTSXR_b_HTDRToConstrnChk'
     */
    (void)Rte_Read_VaTSXR_b_HTDRToConstrnChk_Value
        (rtb_TmpSignalConversionAtVaTS_e);

    /* SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn' incorporates:
     *  Inport: '<Root>/VaTSXR_r_HTDRToConstrn'
     */
    (void)Rte_Read_VaTSXR_r_HTDRToConstrn_Value(rtb_TmpSignalConversionAtVaTSXR);

    /* SignalConversion generated from: '<S2>/VeTSXR_e_HTDRToConstrnType' incorporates:
     *  Inport: '<Root>/VeTSXR_e_HTDRToConstrnType'
     */
    (void)Rte_Read_VeTSXR_e_HTDRToConstrnType_Value
        (&rtb_TmpSignalConversionAtVeTSXR);

    /* SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrnDepvars' incorporates:
     *  Inport: '<Root>/VaTSXR_e_HTDRToDepVars'
     */
    (void)Rte_Read_VaTSXR_e_HTDRToDepVars_Value(rtb_TmpSignalConversionAtVaTS_d);

    /* SignalConversion generated from: '<S2>/VeMSPR_n_MtrA_Spd' incorporates:
     *  Inport: '<Root>/VeMSPR_n_MtrA_Spd'
     */
    (void)Rte_Read_VeMSPR_n_MtrA_Spd_Value(&rtb_TmpSignalConversionAtVeMSPR);

    /* SignalConversion generated from: '<S2>/VeTITR_M_TaCLSum' incorporates:
     *  Inport: '<Root>/VeTITR_M_TaCLSum'
     */
    (void)Rte_Read_VeTITR_M_TaCLSum_Value(&rtb_TmpSignalConversionAtVeTITR);

    /* SignalConversion generated from: '<S2>/VeSCCR_M_FrntAxlCLMin' incorporates:
     *  Inport: '<Root>/VeSCCR_M_FrntAxlCLMin'
     */
    (void)Rte_Read_VeSCCR_M_FrntAxlCLMin_Value(&rtb_TmpSignalConversionAtVeSC_j);

    /* SignalConversion generated from: '<S2>/VeSCCR_M_FrntAxlCLMax' incorporates:
     *  Inport: '<Root>/VeSCCR_M_FrntAxlCLMax'
     */
    (void)Rte_Read_VeSCCR_M_FrntAxlCLMax_Value(&rtb_TmpSignalConversionAtVeS_cf);

    /* SignalConversion generated from: '<S2>/VeSCCR_M_RrAxlCLMin' incorporates:
     *  Inport: '<Root>/VeSCCR_M_RrAxlCLMin'
     */
    (void)Rte_Read_VeSCCR_M_RrAxlCLMin_Value(&rtb_TmpSignalConversionAtVeSC_c);

    /* SignalConversion generated from: '<S2>/VeSCCR_M_RrAxlCLMax' incorporates:
     *  Inport: '<Root>/VeSCCR_M_RrAxlCLMax'
     */
    (void)Rte_Read_VeSCCR_M_RrAxlCLMax_Value(&rtb_TmpSignalConversionAtVeSC_l);

    /* SignalConversion generated from: '<S2>/VaTSXR_e_OITRTacToDepVars' incorporates:
     *  Inport: '<Root>/VaTSXR_e_OITRTacToDepVars'
     */
    (void)Rte_Read_VaTSXR_e_OITRTacToDepVars_Value
        (rtb_TmpSignalConversionAtVaTS_g);

    /* SignalConversion generated from: '<S2>/VeHSER_dn_NxDotLeadProfile' incorporates:
     *  Inport: '<Root>/VeHSER_dn_NxDotLeadProfile'
     */
    (void)Rte_Read_VeHSER_dn_NxDotLeadProfile_Value
        (&rtb_TmpSignalConversionAtVeHSER);

    /* SignalConversion generated from: '<S2>/VeTCPR_M_Clch1_PrdtdTorqMin' incorporates:
     *  Inport: '<Root>/VeTCPR_M_Clch1_PrdtdTorqMin'
     */
    (void)Rte_Read_VeTCPR_M_Clch1_PrdtdTorqMin_Value
        (&rtb_TmpSignalConversionAtVeTCPR);

    /* SignalConversion generated from: '<S2>/VeTCPR_M_Clch1_PrdtdTorqMax' incorporates:
     *  Inport: '<Root>/VeTCPR_M_Clch1_PrdtdTorqMax'
     */
    (void)Rte_Read_VeTCPR_M_Clch1_PrdtdTorqMax_Value
        (&rtb_TmpSignalConversionAtVeTC_n);

    /* SignalConversion generated from: '<S2>/VeTCPR_M_Clch2_PrdtdTorqMin' incorporates:
     *  Inport: '<Root>/VeTCPR_M_Clch2_PrdtdTorqMin'
     */
    (void)Rte_Read_VeTCPR_M_Clch2_PrdtdTorqMin_Value
        (&rtb_TmpSignalConversionAtVeTC_d);

    /* SignalConversion generated from: '<S2>/VeTCPR_M_Clch2_PrdtdTorqMax' incorporates:
     *  Inport: '<Root>/VeTCPR_M_Clch2_PrdtdTorqMax'
     */
    (void)Rte_Read_VeTCPR_M_Clch2_PrdtdTorqMax_Value
        (&rtb_TmpSignalConversionAtVeTC_b);

    /* SignalConversion generated from: '<S2>/VeTITR_dn_NxDotCL_Slow' incorporates:
     *  Inport: '<Root>/VeTITR_dn_NxDotCL_Slow'
     */
    (void)Rte_Read_VeTITR_dn_NxDotCL_Slow_Value(&rtb_TmpSignalConversionAtVeTI_o);

    /* SignalConversion generated from: '<S2>/VeCSLR_n_Clch1_SlipSpeed' incorporates:
     *  Inport: '<Root>/VeCSLR_n_Clch1_SlipSpeed'
     */
    (void)Rte_Read_VeCSLR_n_Clch1_SlipSpeed_Value
        (&rtb_TmpSignalConversionAtVeCSLR);

    /* SignalConversion generated from: '<S2>/VeCSLR_n_Clch2_SlipSpeed' incorporates:
     *  Inport: '<Root>/VeCSLR_n_Clch2_SlipSpeed'
     */
    (void)Rte_Read_VeCSLR_n_Clch2_SlipSpeed_Value
        (&rtb_TmpSignalConversionAtVeCS_d);

    /* SignalConversion generated from: '<S2>/VeCSLR_n_Clch3_SlipSpeed' incorporates:
     *  Inport: '<Root>/VeCSLR_n_Clch3_SlipSpeed'
     */
    (void)Rte_Read_VeCSLR_n_Clch3_SlipSpeed_Value
        (&rtb_TmpSignalConversionAtVeC_db);

    /* SignalConversion generated from: '<S2>/VeCSLR_n_Clch4_SlipSpeed' incorporates:
     *  Inport: '<Root>/VeCSLR_n_Clch4_SlipSpeed'
     */
    (void)Rte_Read_VeCSLR_n_Clch4_SlipSpeed_Value
        (&rtb_TmpSignalConversionAtVeCS_i);

    /* SignalConversion generated from: '<S2>/VeTCPR_M_Clch1_TorqEstMin' incorporates:
     *  Inport: '<Root>/VeTCPR_M_Clch1_TorqEstMin'
     */
    (void)Rte_Read_VeTCPR_M_Clch1_TorqEstMin_Value
        (&rtb_TmpSignalConversionAtVeTC_m);

    /* SignalConversion generated from: '<S2>/VeTCPR_M_Clch1_TorqEstMax' incorporates:
     *  Inport: '<Root>/VeTCPR_M_Clch1_TorqEstMax'
     */
    (void)Rte_Read_VeTCPR_M_Clch1_TorqEstMax_Value
        (&rtb_TmpSignalConversionAtVeTC_g);

    /* SignalConversion generated from: '<S2>/VeTCPR_M_Clch2_TorqEstMin' incorporates:
     *  Inport: '<Root>/VeTCPR_M_Clch2_TorqEstMin'
     */
    (void)Rte_Read_VeTCPR_M_Clch2_TorqEstMin_Value
        (&rtb_TmpSignalConversionAtVeTC_o);

    /* SignalConversion generated from: '<S2>/VeTCPR_M_Clch2_TorqEstMax' incorporates:
     *  Inport: '<Root>/VeTCPR_M_Clch2_TorqEstMax'
     */
    (void)Rte_Read_VeTCPR_M_Clch2_TorqEstMax_Value
        (&rtb_TmpSignalConversionAtVeTC_h);

#endif

    /* End of SignalConversion generated from: '<S2>/VeMTQR_M_TaMin' */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

    /* S-Function (fcgen): '<S2>/FcnCallGen' */
#if Rte_SysCon_Variant_VDDR_1

    /* Inport: '<S19>/VeESMR_P_BattLTMinLim' incorporates:
     *  Inport: '<Root>/VeOITR_P_BatPwrMinSysCnstrnt'
     */
    (void)Rte_Read_VeOITR_P_BatPwrMinSysCnstrnt_Value
        (&VDDR_ac_B.VeESMR_P_BattLTMinLim);

    /* Inport: '<S19>/VeESMR_P_BattLTMaxLim' incorporates:
     *  Inport: '<Root>/VeOITR_P_BatPwrMaxSysCnstrnt'
     */
    (void)Rte_Read_VeOITR_P_BatPwrMaxSysCnstrnt_Value
        (&VDDR_ac_B.VeESMR_P_BattLTMaxLim);

    /* Inport: '<S19>/VeHTDR_P_PBatMin_OptTo' incorporates:
     *  Inport: '<Root>/VeHTDR_P_PBatMin_OptTo'
     */
    (void)Rte_Read_VeHTDR_P_PBatMin_OptTo_Value
        (&VDDR_ac_B.VeHTDR_P_PBatMin_OptTo);

    /* Inport: '<S19>/VeHTDR_P_PBatMax_OptTo' incorporates:
     *  Inport: '<Root>/VeHTDR_P_PBatMax_OptTo'
     */
    (void)Rte_Read_VeHTDR_P_PBatMax_OptTo_Value
        (&VDDR_ac_B.VeHTDR_P_PBatMax_OptTo);

    /* Inport: '<Root>/VeTITR_dn_NxDotCL_Fast' */
    (void)Rte_Read_VeTITR_dn_NxDotCL_Fast_Value(&rtb_Merge21);

    /* Inport: '<Root>/VeHSER_dn_NxDotProfile' */
    (void)Rte_Read_VeHSER_dn_NxDotProfile_Value(&rtb_Merge22);

    /* Inport: '<S19>/VeTITR_M_To_CL_Slow' incorporates:
     *  Inport: '<Root>/VeTITR_M_To_CL_Slow'
     */
    (void)Rte_Read_VeTITR_M_To_CL_Slow_Value(&VDDR_ac_B.VeTITR_M_To_CL_Slow);

    /* Inport: '<S19>/VeTITR_M_Ti_CL_Slow' incorporates:
     *  Inport: '<Root>/VeOITR_M_Ti_CL_Slow'
     */
    (void)Rte_Read_VeOITR_M_Ti_CL_Slow_Value(&VDDR_ac_B.VeTITR_M_Ti_CL_Slow);

    /* Inport: '<Root>/VeTISR_n_InputSpeed' */
    (void)Rte_Read_VeTISR_n_InputSpeed_Value(&rtb_Merge23);

    /* Inport: '<S19>/VeOITR_M_TiMaxAllCylArb' incorporates:
     *  Inport: '<Root>/VeOITR_M_InputTrqMaxAllCyl'
     */
    (void)Rte_Read_VeOITR_M_InputTrqMaxAllCyl_Value
        (&VDDR_ac_B.VeOITR_M_TiMaxAllCylArb);

    /* Inport: '<S19>/VeOITR_M_TiMinAllCylArb' incorporates:
     *  Inport: '<Root>/VeOITR_M_InputTrqMinArb'
     */
    (void)Rte_Read_VeOITR_M_InputTrqMinArb_Value
        (&VDDR_ac_B.VeOITR_M_TiMinAllCylArb);

    /* Outputs for Function Call SubSystem: '<S2>/VDCC_DataMngr' */
    /* S-Function (fcgen): '<S16>/FcnCallGen' incorporates:
     *  SubSystem: '<S16>/VDDC_TiLmts_CoeffSorter_MiscCalc'
     */
    /* DataTypeConversion: '<S305>/Data Type Conversion' incorporates:
     *  DataTypeConversion: '<S300>/Data Type Conversion'
     */
    rtb_DataTypeConversion_g = (sint16)rtb_TmpSignalConversionAtVaTS_g[0];

    /* If: '<S300>/If' incorporates:
     *  Constant: '<S16>/Constant Value10'
     *  Constant: '<S16>/Constant Value11'
     *  Constant: '<S16>/Constant Value12'
     *  Constant: '<S16>/Constant Value13'
     *  Constant: '<S16>/Constant Value14'
     *  Constant: '<S16>/Constant Value15'
     *  Constant: '<S16>/Constant Value6'
     *  Constant: '<S16>/Constant Value7'
     *  Constant: '<S16>/Constant Value9'
     *  Constant: '<S299>/Constant Value1'
     *  Constant: '<S299>/Constant Value10'
     *  Constant: '<S299>/Constant Value11'
     *  Constant: '<S299>/Constant Value12'
     *  Constant: '<S299>/Constant Value19'
     *  Constant: '<S299>/Constant Value2'
     *  Constant: '<S299>/Constant Value20'
     *  Constant: '<S299>/Constant Value24'
     *  Constant: '<S299>/Constant Value25'
     *  Constant: '<S299>/Constant Value3'
     *  Constant: '<S299>/Constant Value4'
     *  Constant: '<S299>/Constant Value5'
     *  Constant: '<S299>/Constant Value6'
     *  Constant: '<S299>/Constant Value7'
     *  Constant: '<S299>/Constant Value8'
     *  Constant: '<S299>/Constant Value9'
     */
    if (rtb_DataTypeConversion_g == 1)
    {
        /* Outputs for IfAction SubSystem: '<S300>/Ta' incorporates:
         *  ActionPort: '<S332>/Action Port'
         */
        VDDR_ac_Ta(0.0F, 0.0F, &VDDR_ac_B.Merge_bw, &VDDR_ac_B.Merge1_pf,
                   &VDDR_ac_B.Merge2_b);

        /* End of Outputs for SubSystem: '<S300>/Ta' */
    }
    else if (rtb_DataTypeConversion_g == 2)
    {
        /* Outputs for IfAction SubSystem: '<S300>/Tb' incorporates:
         *  ActionPort: '<S333>/Action Port'
         */
        VDDR_ac_Tb(0.0F, 0.0F, &VDDR_ac_B.Merge_bw, &VDDR_ac_B.Merge1_pf,
                   &VDDR_ac_B.Merge2_b);

        /* End of Outputs for SubSystem: '<S300>/Tb' */
    }
    else if (rtb_DataTypeConversion_g == 3)
    {
        /* Outputs for IfAction SubSystem: '<S300>/Tc' incorporates:
         *  ActionPort: '<S334>/Action Port'
         */
        VDDR_ac_Tc(0.0F, 0.0F, &VDDR_ac_B.Merge_bw, &VDDR_ac_B.Merge1_pf,
                   &VDDR_ac_B.Merge2_b);

        /* End of Outputs for SubSystem: '<S300>/Tc' */
    }
    else if (rtb_DataTypeConversion_g == 4)
    {
        /* Outputs for IfAction SubSystem: '<S300>/Ti' incorporates:
         *  ActionPort: '<S339>/Action Port'
         */
        VDDR_ac_Ti(VDDR_ac_B.VeOITR_M_TiMinAllCylArb,
                   VDDR_ac_B.VeOITR_M_TiMaxAllCylArb,
                   VDDR_ac_B.VeTITR_M_Ti_CL_Slow, &VDDR_ac_B.Merge_bw,
                   &VDDR_ac_B.Merge1_pf, &VDDR_ac_B.Merge2_b);

        /* End of Outputs for SubSystem: '<S300>/Ti' */
    }
    else if (rtb_DataTypeConversion_g == 5)
    {
        /* Outputs for IfAction SubSystem: '<S300>/To' incorporates:
         *  ActionPort: '<S342>/Action Port'
         */
        VDDR_ac_To(-9999.0F, 9999.0F, VDDR_ac_B.VeTITR_M_To_CL_Slow,
                   &VDDR_ac_B.Merge_bw, &VDDR_ac_B.Merge1_pf,
                   &VDDR_ac_B.Merge2_b);

        /* End of Outputs for SubSystem: '<S300>/To' */
    }
    else if (rtb_DataTypeConversion_g == 6)
    {
        /* Outputs for IfAction SubSystem: '<S300>/Tof' incorporates:
         *  ActionPort: '<S343>/Action Port'
         */
        VDDR_ac_Tof(-9999.0F, 9999.0F, &VDDR_ac_B.Merge_bw, &VDDR_ac_B.Merge1_pf,
                    &VDDR_ac_B.Merge2_b);

        /* End of Outputs for SubSystem: '<S300>/Tof' */
    }
    else if (rtb_DataTypeConversion_g == 7)
    {
        /* Outputs for IfAction SubSystem: '<S300>/Tor' incorporates:
         *  ActionPort: '<S344>/Action Port'
         */
        VDDR_ac_Tor(-9999.0F, 9999.0F, &VDDR_ac_B.Merge_bw, &VDDR_ac_B.Merge1_pf,
                    &VDDR_ac_B.Merge2_b);

        /* End of Outputs for SubSystem: '<S300>/Tor' */
    }
    else if (rtb_DataTypeConversion_g == 8)
    {
        /* Outputs for IfAction SubSystem: '<S300>/Tlf' incorporates:
         *  ActionPort: '<S341>/Action Port'
         */
        VDDR_ac_Tlf(-9999.0F, 9999.0F, &VDDR_ac_B.Merge_bw, &VDDR_ac_B.Merge1_pf,
                    &VDDR_ac_B.Merge2_b);

        /* End of Outputs for SubSystem: '<S300>/Tlf' */
    }
    else if (rtb_DataTypeConversion_g == 9)
    {
        /* Outputs for IfAction SubSystem: '<S300>/Timp' incorporates:
         *  ActionPort: '<S340>/Action Port'
         */
        VDDR_ac_Timp(0.0F, 0.0F, &VDDR_ac_B.Merge_bw, &VDDR_ac_B.Merge1_pf,
                     &VDDR_ac_B.Merge2_b);

        /* End of Outputs for SubSystem: '<S300>/Timp' */
    }
    else if (rtb_DataTypeConversion_g == 10)
    {
        /* Outputs for IfAction SubSystem: '<S300>/Tc1' incorporates:
         *  ActionPort: '<S335>/Action Port'
         */
        VDDR_ac_Tc1(rtb_TmpSignalConversionAtVeTCPR,
                    rtb_TmpSignalConversionAtVeTC_n, &VDDR_ac_B.Merge_bw,
                    &VDDR_ac_B.Merge1_pf, &VDDR_ac_B.Merge2_b);

        /* End of Outputs for SubSystem: '<S300>/Tc1' */
    }
    else if (rtb_DataTypeConversion_g == 11)
    {
        /* Outputs for IfAction SubSystem: '<S300>/Tc2' incorporates:
         *  ActionPort: '<S336>/Action Port'
         */
        VDDR_ac_Tc2(rtb_TmpSignalConversionAtVeTC_d,
                    rtb_TmpSignalConversionAtVeTC_b, &VDDR_ac_B.Merge_bw,
                    &VDDR_ac_B.Merge1_pf, &VDDR_ac_B.Merge2_b);

        /* End of Outputs for SubSystem: '<S300>/Tc2' */
    }
    else if (rtb_DataTypeConversion_g == 12)
    {
        /* Outputs for IfAction SubSystem: '<S300>/Tc3' incorporates:
         *  ActionPort: '<S337>/Action Port'
         */
        VDDR_ac_Tc3(0.0F, &VDDR_ac_B.Merge_bw, &VDDR_ac_B.Merge1_pf,
                    &VDDR_ac_B.Merge2_b);

        /* End of Outputs for SubSystem: '<S300>/Tc3' */
    }
    else if (rtb_DataTypeConversion_g == 13)
    {
        /* Outputs for IfAction SubSystem: '<S300>/Tc4' incorporates:
         *  ActionPort: '<S338>/Action Port'
         */
        VDDR_ac_Tc4(0.0F, &VDDR_ac_B.Merge_bw, &VDDR_ac_B.Merge1_pf,
                    &VDDR_ac_B.Merge2_b);

        /* End of Outputs for SubSystem: '<S300>/Tc4' */
    }
    else if (rtb_DataTypeConversion_g == 14)
    {
        /* Outputs for IfAction SubSystem: '<S300>/Ni' incorporates:
         *  ActionPort: '<S326>/Action Port'
         */
        VDDR_ac_Ni(0.0F, 0.0F, &VDDR_ac_B.Merge_bw, &VDDR_ac_B.Merge1_pf,
                   &VDDR_ac_B.Merge2_b);

        /* End of Outputs for SubSystem: '<S300>/Ni' */
    }
    else if (rtb_DataTypeConversion_g == 15)
    {
        /* Outputs for IfAction SubSystem: '<S300>/Nidot' incorporates:
         *  ActionPort: '<S327>/Action Port'
         */
        VDDR_ac_Nidot(0.0F, &VDDR_ac_B.Merge_bw, &VDDR_ac_B.Merge1_pf,
                      &VDDR_ac_B.Merge2_b);

        /* End of Outputs for SubSystem: '<S300>/Nidot' */
    }
    else if (rtb_DataTypeConversion_g == 16)
    {
        /* Outputs for IfAction SubSystem: '<S300>/No' incorporates:
         *  ActionPort: '<S328>/Action Port'
         */
        VDDR_ac_No(0.0F, 0.0F, &VDDR_ac_B.Merge_bw, &VDDR_ac_B.Merge1_pf,
                   &VDDR_ac_B.Merge2_b);

        /* End of Outputs for SubSystem: '<S300>/No' */
    }
    else if (rtb_DataTypeConversion_g == 17)
    {
        /* Outputs for IfAction SubSystem: '<S300>/Nodot' incorporates:
         *  ActionPort: '<S329>/Action Port'
         */
        VDDR_ac_Nodot(0.0F, 0.0F, &VDDR_ac_B.Merge_bw, &VDDR_ac_B.Merge1_pf,
                      &VDDR_ac_B.Merge2_b);

        /* End of Outputs for SubSystem: '<S300>/Nodot' */
    }
    else if (rtb_DataTypeConversion_g == 18)
    {
        /* Outputs for IfAction SubSystem: '<S300>/Nx' incorporates:
         *  ActionPort: '<S330>/Action Port'
         */
        VDDR_ac_Nx(0.0F, 0.0F, &VDDR_ac_B.Merge_bw, &VDDR_ac_B.Merge1_pf,
                   &VDDR_ac_B.Merge2_b);

        /* End of Outputs for SubSystem: '<S300>/Nx' */
    }
    else
    {
        if (rtb_DataTypeConversion_g == 19)
        {
            /* Outputs for IfAction SubSystem: '<S300>/Nxdot' incorporates:
             *  ActionPort: '<S331>/Action Port'
             */
            VDDR_ac_Nxdot(rtb_TmpSignalConversionAtVeHSER,
                          rtb_TmpSignalConversionAtVeTI_o, &VDDR_ac_B.Merge_bw,
                          &VDDR_ac_B.Merge1_pf, &VDDR_ac_B.Merge2_b);

            /* End of Outputs for SubSystem: '<S300>/Nxdot' */
        }
    }

    /* End of If: '<S300>/If' */

    /* DataTypeConversion: '<S305>/Data Type Conversion' incorporates:
     *  DataTypeConversion: '<S301>/Data Type Conversion'
     */
    rtb_DataTypeConversion_g = (sint16)rtb_TmpSignalConversionAtVaTS_g[1];

    /* If: '<S301>/If' incorporates:
     *  Constant: '<S16>/Constant Value10'
     *  Constant: '<S16>/Constant Value11'
     *  Constant: '<S16>/Constant Value12'
     *  Constant: '<S16>/Constant Value13'
     *  Constant: '<S16>/Constant Value14'
     *  Constant: '<S16>/Constant Value15'
     *  Constant: '<S16>/Constant Value6'
     *  Constant: '<S16>/Constant Value7'
     *  Constant: '<S16>/Constant Value9'
     *  Constant: '<S299>/Constant Value1'
     *  Constant: '<S299>/Constant Value10'
     *  Constant: '<S299>/Constant Value11'
     *  Constant: '<S299>/Constant Value12'
     *  Constant: '<S299>/Constant Value19'
     *  Constant: '<S299>/Constant Value2'
     *  Constant: '<S299>/Constant Value20'
     *  Constant: '<S299>/Constant Value24'
     *  Constant: '<S299>/Constant Value25'
     *  Constant: '<S299>/Constant Value3'
     *  Constant: '<S299>/Constant Value4'
     *  Constant: '<S299>/Constant Value5'
     *  Constant: '<S299>/Constant Value6'
     *  Constant: '<S299>/Constant Value7'
     *  Constant: '<S299>/Constant Value8'
     *  Constant: '<S299>/Constant Value9'
     */
    if (rtb_DataTypeConversion_g == 1)
    {
        /* Outputs for IfAction SubSystem: '<S301>/Ta' incorporates:
         *  ActionPort: '<S370>/Action Port'
         */
        VDDR_ac_Ta(0.0F, 0.0F, &VDDR_ac_B.Merge_p, &VDDR_ac_B.Merge1_d2,
                   &VDDR_ac_B.Merge2_j);

        /* End of Outputs for SubSystem: '<S301>/Ta' */
    }
    else if (rtb_DataTypeConversion_g == 2)
    {
        /* Outputs for IfAction SubSystem: '<S301>/Tb' incorporates:
         *  ActionPort: '<S371>/Action Port'
         */
        VDDR_ac_Tb(0.0F, 0.0F, &VDDR_ac_B.Merge_p, &VDDR_ac_B.Merge1_d2,
                   &VDDR_ac_B.Merge2_j);

        /* End of Outputs for SubSystem: '<S301>/Tb' */
    }
    else if (rtb_DataTypeConversion_g == 3)
    {
        /* Outputs for IfAction SubSystem: '<S301>/Tc' incorporates:
         *  ActionPort: '<S372>/Action Port'
         */
        VDDR_ac_Tc(0.0F, 0.0F, &VDDR_ac_B.Merge_p, &VDDR_ac_B.Merge1_d2,
                   &VDDR_ac_B.Merge2_j);

        /* End of Outputs for SubSystem: '<S301>/Tc' */
    }
    else if (rtb_DataTypeConversion_g == 4)
    {
        /* Outputs for IfAction SubSystem: '<S301>/Ti' incorporates:
         *  ActionPort: '<S377>/Action Port'
         */
        VDDR_ac_Ti(VDDR_ac_B.VeOITR_M_TiMinAllCylArb,
                   VDDR_ac_B.VeOITR_M_TiMaxAllCylArb,
                   VDDR_ac_B.VeTITR_M_Ti_CL_Slow, &VDDR_ac_B.Merge_p,
                   &VDDR_ac_B.Merge1_d2, &VDDR_ac_B.Merge2_j);

        /* End of Outputs for SubSystem: '<S301>/Ti' */
    }
    else if (rtb_DataTypeConversion_g == 5)
    {
        /* Outputs for IfAction SubSystem: '<S301>/To' incorporates:
         *  ActionPort: '<S380>/Action Port'
         */
        VDDR_ac_To(-9999.0F, 9999.0F, VDDR_ac_B.VeTITR_M_To_CL_Slow,
                   &VDDR_ac_B.Merge_p, &VDDR_ac_B.Merge1_d2, &VDDR_ac_B.Merge2_j);

        /* End of Outputs for SubSystem: '<S301>/To' */
    }
    else if (rtb_DataTypeConversion_g == 6)
    {
        /* Outputs for IfAction SubSystem: '<S301>/Tof' incorporates:
         *  ActionPort: '<S381>/Action Port'
         */
        VDDR_ac_Tof(-9999.0F, 9999.0F, &VDDR_ac_B.Merge_p, &VDDR_ac_B.Merge1_d2,
                    &VDDR_ac_B.Merge2_j);

        /* End of Outputs for SubSystem: '<S301>/Tof' */
    }
    else if (rtb_DataTypeConversion_g == 7)
    {
        /* Outputs for IfAction SubSystem: '<S301>/Tor' incorporates:
         *  ActionPort: '<S382>/Action Port'
         */
        VDDR_ac_Tor(-9999.0F, 9999.0F, &VDDR_ac_B.Merge_p, &VDDR_ac_B.Merge1_d2,
                    &VDDR_ac_B.Merge2_j);

        /* End of Outputs for SubSystem: '<S301>/Tor' */
    }
    else if (rtb_DataTypeConversion_g == 8)
    {
        /* Outputs for IfAction SubSystem: '<S301>/Tlf' incorporates:
         *  ActionPort: '<S379>/Action Port'
         */
        VDDR_ac_Tlf(-9999.0F, 9999.0F, &VDDR_ac_B.Merge_p, &VDDR_ac_B.Merge1_d2,
                    &VDDR_ac_B.Merge2_j);

        /* End of Outputs for SubSystem: '<S301>/Tlf' */
    }
    else if (rtb_DataTypeConversion_g == 9)
    {
        /* Outputs for IfAction SubSystem: '<S301>/Timp' incorporates:
         *  ActionPort: '<S378>/Action Port'
         */
        VDDR_ac_Timp(0.0F, 0.0F, &VDDR_ac_B.Merge_p, &VDDR_ac_B.Merge1_d2,
                     &VDDR_ac_B.Merge2_j);

        /* End of Outputs for SubSystem: '<S301>/Timp' */
    }
    else if (rtb_DataTypeConversion_g == 10)
    {
        /* Outputs for IfAction SubSystem: '<S301>/Tc1' incorporates:
         *  ActionPort: '<S373>/Action Port'
         */
        VDDR_ac_Tc1(rtb_TmpSignalConversionAtVeTCPR,
                    rtb_TmpSignalConversionAtVeTC_n, &VDDR_ac_B.Merge_p,
                    &VDDR_ac_B.Merge1_d2, &VDDR_ac_B.Merge2_j);

        /* End of Outputs for SubSystem: '<S301>/Tc1' */
    }
    else if (rtb_DataTypeConversion_g == 11)
    {
        /* Outputs for IfAction SubSystem: '<S301>/Tc2' incorporates:
         *  ActionPort: '<S374>/Action Port'
         */
        VDDR_ac_Tc2(rtb_TmpSignalConversionAtVeTC_d,
                    rtb_TmpSignalConversionAtVeTC_b, &VDDR_ac_B.Merge_p,
                    &VDDR_ac_B.Merge1_d2, &VDDR_ac_B.Merge2_j);

        /* End of Outputs for SubSystem: '<S301>/Tc2' */
    }
    else if (rtb_DataTypeConversion_g == 12)
    {
        /* Outputs for IfAction SubSystem: '<S301>/Tc3' incorporates:
         *  ActionPort: '<S375>/Action Port'
         */
        VDDR_ac_Tc3(0.0F, &VDDR_ac_B.Merge_p, &VDDR_ac_B.Merge1_d2,
                    &VDDR_ac_B.Merge2_j);

        /* End of Outputs for SubSystem: '<S301>/Tc3' */
    }
    else if (rtb_DataTypeConversion_g == 13)
    {
        /* Outputs for IfAction SubSystem: '<S301>/Tc4' incorporates:
         *  ActionPort: '<S376>/Action Port'
         */
        VDDR_ac_Tc4(0.0F, &VDDR_ac_B.Merge_p, &VDDR_ac_B.Merge1_d2,
                    &VDDR_ac_B.Merge2_j);

        /* End of Outputs for SubSystem: '<S301>/Tc4' */
    }
    else if (rtb_DataTypeConversion_g == 14)
    {
        /* Outputs for IfAction SubSystem: '<S301>/Ni' incorporates:
         *  ActionPort: '<S364>/Action Port'
         */
        VDDR_ac_Ni(0.0F, 0.0F, &VDDR_ac_B.Merge_p, &VDDR_ac_B.Merge1_d2,
                   &VDDR_ac_B.Merge2_j);

        /* End of Outputs for SubSystem: '<S301>/Ni' */
    }
    else if (rtb_DataTypeConversion_g == 15)
    {
        /* Outputs for IfAction SubSystem: '<S301>/Nidot' incorporates:
         *  ActionPort: '<S365>/Action Port'
         */
        VDDR_ac_Nidot(0.0F, &VDDR_ac_B.Merge_p, &VDDR_ac_B.Merge1_d2,
                      &VDDR_ac_B.Merge2_j);

        /* End of Outputs for SubSystem: '<S301>/Nidot' */
    }
    else if (rtb_DataTypeConversion_g == 16)
    {
        /* Outputs for IfAction SubSystem: '<S301>/No' incorporates:
         *  ActionPort: '<S366>/Action Port'
         */
        VDDR_ac_No(0.0F, 0.0F, &VDDR_ac_B.Merge_p, &VDDR_ac_B.Merge1_d2,
                   &VDDR_ac_B.Merge2_j);

        /* End of Outputs for SubSystem: '<S301>/No' */
    }
    else if (rtb_DataTypeConversion_g == 17)
    {
        /* Outputs for IfAction SubSystem: '<S301>/Nodot' incorporates:
         *  ActionPort: '<S367>/Action Port'
         */
        VDDR_ac_Nodot(0.0F, 0.0F, &VDDR_ac_B.Merge_p, &VDDR_ac_B.Merge1_d2,
                      &VDDR_ac_B.Merge2_j);

        /* End of Outputs for SubSystem: '<S301>/Nodot' */
    }
    else if (rtb_DataTypeConversion_g == 18)
    {
        /* Outputs for IfAction SubSystem: '<S301>/Nx' incorporates:
         *  ActionPort: '<S368>/Action Port'
         */
        VDDR_ac_Nx(0.0F, 0.0F, &VDDR_ac_B.Merge_p, &VDDR_ac_B.Merge1_d2,
                   &VDDR_ac_B.Merge2_j);

        /* End of Outputs for SubSystem: '<S301>/Nx' */
    }
    else
    {
        if (rtb_DataTypeConversion_g == 19)
        {
            /* Outputs for IfAction SubSystem: '<S301>/Nxdot' incorporates:
             *  ActionPort: '<S369>/Action Port'
             */
            VDDR_ac_Nxdot(rtb_TmpSignalConversionAtVeHSER,
                          rtb_TmpSignalConversionAtVeTI_o, &VDDR_ac_B.Merge_p,
                          &VDDR_ac_B.Merge1_d2, &VDDR_ac_B.Merge2_j);

            /* End of Outputs for SubSystem: '<S301>/Nxdot' */
        }
    }

    /* End of If: '<S301>/If' */

    /* DataTypeConversion: '<S305>/Data Type Conversion' incorporates:
     *  DataTypeConversion: '<S302>/Data Type Conversion'
     */
    rtb_DataTypeConversion_g = (sint16)rtb_TmpSignalConversionAtVaTS_g[2];

    /* If: '<S302>/If' incorporates:
     *  Constant: '<S16>/Constant Value10'
     *  Constant: '<S16>/Constant Value11'
     *  Constant: '<S16>/Constant Value12'
     *  Constant: '<S16>/Constant Value13'
     *  Constant: '<S16>/Constant Value14'
     *  Constant: '<S16>/Constant Value15'
     *  Constant: '<S16>/Constant Value6'
     *  Constant: '<S16>/Constant Value7'
     *  Constant: '<S16>/Constant Value9'
     *  Constant: '<S299>/Constant Value1'
     *  Constant: '<S299>/Constant Value10'
     *  Constant: '<S299>/Constant Value11'
     *  Constant: '<S299>/Constant Value12'
     *  Constant: '<S299>/Constant Value19'
     *  Constant: '<S299>/Constant Value2'
     *  Constant: '<S299>/Constant Value20'
     *  Constant: '<S299>/Constant Value24'
     *  Constant: '<S299>/Constant Value25'
     *  Constant: '<S299>/Constant Value3'
     *  Constant: '<S299>/Constant Value4'
     *  Constant: '<S299>/Constant Value5'
     *  Constant: '<S299>/Constant Value6'
     *  Constant: '<S299>/Constant Value7'
     *  Constant: '<S299>/Constant Value8'
     *  Constant: '<S299>/Constant Value9'
     */
    if (rtb_DataTypeConversion_g == 1)
    {
        /* Outputs for IfAction SubSystem: '<S302>/Ta' incorporates:
         *  ActionPort: '<S408>/Action Port'
         */
        VDDR_ac_Ta(0.0F, 0.0F, &VDDR_ac_B.Merge_a, &VDDR_ac_B.Merge1_k,
                   &VDDR_ac_B.Merge2_l);

        /* End of Outputs for SubSystem: '<S302>/Ta' */
    }
    else if (rtb_DataTypeConversion_g == 2)
    {
        /* Outputs for IfAction SubSystem: '<S302>/Tb' incorporates:
         *  ActionPort: '<S409>/Action Port'
         */
        VDDR_ac_Tb(0.0F, 0.0F, &VDDR_ac_B.Merge_a, &VDDR_ac_B.Merge1_k,
                   &VDDR_ac_B.Merge2_l);

        /* End of Outputs for SubSystem: '<S302>/Tb' */
    }
    else if (rtb_DataTypeConversion_g == 3)
    {
        /* Outputs for IfAction SubSystem: '<S302>/Tc' incorporates:
         *  ActionPort: '<S410>/Action Port'
         */
        VDDR_ac_Tc(0.0F, 0.0F, &VDDR_ac_B.Merge_a, &VDDR_ac_B.Merge1_k,
                   &VDDR_ac_B.Merge2_l);

        /* End of Outputs for SubSystem: '<S302>/Tc' */
    }
    else if (rtb_DataTypeConversion_g == 4)
    {
        /* Outputs for IfAction SubSystem: '<S302>/Ti' incorporates:
         *  ActionPort: '<S415>/Action Port'
         */
        VDDR_ac_Ti(VDDR_ac_B.VeOITR_M_TiMinAllCylArb,
                   VDDR_ac_B.VeOITR_M_TiMaxAllCylArb,
                   VDDR_ac_B.VeTITR_M_Ti_CL_Slow, &VDDR_ac_B.Merge_a,
                   &VDDR_ac_B.Merge1_k, &VDDR_ac_B.Merge2_l);

        /* End of Outputs for SubSystem: '<S302>/Ti' */
    }
    else if (rtb_DataTypeConversion_g == 5)
    {
        /* Outputs for IfAction SubSystem: '<S302>/To' incorporates:
         *  ActionPort: '<S418>/Action Port'
         */
        VDDR_ac_To(-9999.0F, 9999.0F, VDDR_ac_B.VeTITR_M_To_CL_Slow,
                   &VDDR_ac_B.Merge_a, &VDDR_ac_B.Merge1_k, &VDDR_ac_B.Merge2_l);

        /* End of Outputs for SubSystem: '<S302>/To' */
    }
    else if (rtb_DataTypeConversion_g == 6)
    {
        /* Outputs for IfAction SubSystem: '<S302>/Tof' incorporates:
         *  ActionPort: '<S419>/Action Port'
         */
        VDDR_ac_Tof(-9999.0F, 9999.0F, &VDDR_ac_B.Merge_a, &VDDR_ac_B.Merge1_k,
                    &VDDR_ac_B.Merge2_l);

        /* End of Outputs for SubSystem: '<S302>/Tof' */
    }
    else if (rtb_DataTypeConversion_g == 7)
    {
        /* Outputs for IfAction SubSystem: '<S302>/Tor' incorporates:
         *  ActionPort: '<S420>/Action Port'
         */
        VDDR_ac_Tor(-9999.0F, 9999.0F, &VDDR_ac_B.Merge_a, &VDDR_ac_B.Merge1_k,
                    &VDDR_ac_B.Merge2_l);

        /* End of Outputs for SubSystem: '<S302>/Tor' */
    }
    else if (rtb_DataTypeConversion_g == 8)
    {
        /* Outputs for IfAction SubSystem: '<S302>/Tlf' incorporates:
         *  ActionPort: '<S417>/Action Port'
         */
        VDDR_ac_Tlf(-9999.0F, 9999.0F, &VDDR_ac_B.Merge_a, &VDDR_ac_B.Merge1_k,
                    &VDDR_ac_B.Merge2_l);

        /* End of Outputs for SubSystem: '<S302>/Tlf' */
    }
    else if (rtb_DataTypeConversion_g == 9)
    {
        /* Outputs for IfAction SubSystem: '<S302>/Timp' incorporates:
         *  ActionPort: '<S416>/Action Port'
         */
        VDDR_ac_Timp(0.0F, 0.0F, &VDDR_ac_B.Merge_a, &VDDR_ac_B.Merge1_k,
                     &VDDR_ac_B.Merge2_l);

        /* End of Outputs for SubSystem: '<S302>/Timp' */
    }
    else if (rtb_DataTypeConversion_g == 10)
    {
        /* Outputs for IfAction SubSystem: '<S302>/Tc1' incorporates:
         *  ActionPort: '<S411>/Action Port'
         */
        VDDR_ac_Tc1(rtb_TmpSignalConversionAtVeTCPR,
                    rtb_TmpSignalConversionAtVeTC_n, &VDDR_ac_B.Merge_a,
                    &VDDR_ac_B.Merge1_k, &VDDR_ac_B.Merge2_l);

        /* End of Outputs for SubSystem: '<S302>/Tc1' */
    }
    else if (rtb_DataTypeConversion_g == 11)
    {
        /* Outputs for IfAction SubSystem: '<S302>/Tc2' incorporates:
         *  ActionPort: '<S412>/Action Port'
         */
        VDDR_ac_Tc2(rtb_TmpSignalConversionAtVeTC_d,
                    rtb_TmpSignalConversionAtVeTC_b, &VDDR_ac_B.Merge_a,
                    &VDDR_ac_B.Merge1_k, &VDDR_ac_B.Merge2_l);

        /* End of Outputs for SubSystem: '<S302>/Tc2' */
    }
    else if (rtb_DataTypeConversion_g == 12)
    {
        /* Outputs for IfAction SubSystem: '<S302>/Tc3' incorporates:
         *  ActionPort: '<S413>/Action Port'
         */
        VDDR_ac_Tc3(0.0F, &VDDR_ac_B.Merge_a, &VDDR_ac_B.Merge1_k,
                    &VDDR_ac_B.Merge2_l);

        /* End of Outputs for SubSystem: '<S302>/Tc3' */
    }
    else if (rtb_DataTypeConversion_g == 13)
    {
        /* Outputs for IfAction SubSystem: '<S302>/Tc4' incorporates:
         *  ActionPort: '<S414>/Action Port'
         */
        VDDR_ac_Tc4(0.0F, &VDDR_ac_B.Merge_a, &VDDR_ac_B.Merge1_k,
                    &VDDR_ac_B.Merge2_l);

        /* End of Outputs for SubSystem: '<S302>/Tc4' */
    }
    else if (rtb_DataTypeConversion_g == 14)
    {
        /* Outputs for IfAction SubSystem: '<S302>/Ni' incorporates:
         *  ActionPort: '<S402>/Action Port'
         */
        VDDR_ac_Ni(0.0F, 0.0F, &VDDR_ac_B.Merge_a, &VDDR_ac_B.Merge1_k,
                   &VDDR_ac_B.Merge2_l);

        /* End of Outputs for SubSystem: '<S302>/Ni' */
    }
    else if (rtb_DataTypeConversion_g == 15)
    {
        /* Outputs for IfAction SubSystem: '<S302>/Nidot' incorporates:
         *  ActionPort: '<S403>/Action Port'
         */
        VDDR_ac_Nidot(0.0F, &VDDR_ac_B.Merge_a, &VDDR_ac_B.Merge1_k,
                      &VDDR_ac_B.Merge2_l);

        /* End of Outputs for SubSystem: '<S302>/Nidot' */
    }
    else if (rtb_DataTypeConversion_g == 16)
    {
        /* Outputs for IfAction SubSystem: '<S302>/No' incorporates:
         *  ActionPort: '<S404>/Action Port'
         */
        VDDR_ac_No(0.0F, 0.0F, &VDDR_ac_B.Merge_a, &VDDR_ac_B.Merge1_k,
                   &VDDR_ac_B.Merge2_l);

        /* End of Outputs for SubSystem: '<S302>/No' */
    }
    else if (rtb_DataTypeConversion_g == 17)
    {
        /* Outputs for IfAction SubSystem: '<S302>/Nodot' incorporates:
         *  ActionPort: '<S405>/Action Port'
         */
        VDDR_ac_Nodot(0.0F, 0.0F, &VDDR_ac_B.Merge_a, &VDDR_ac_B.Merge1_k,
                      &VDDR_ac_B.Merge2_l);

        /* End of Outputs for SubSystem: '<S302>/Nodot' */
    }
    else if (rtb_DataTypeConversion_g == 18)
    {
        /* Outputs for IfAction SubSystem: '<S302>/Nx' incorporates:
         *  ActionPort: '<S406>/Action Port'
         */
        VDDR_ac_Nx(0.0F, 0.0F, &VDDR_ac_B.Merge_a, &VDDR_ac_B.Merge1_k,
                   &VDDR_ac_B.Merge2_l);

        /* End of Outputs for SubSystem: '<S302>/Nx' */
    }
    else
    {
        if (rtb_DataTypeConversion_g == 19)
        {
            /* Outputs for IfAction SubSystem: '<S302>/Nxdot' incorporates:
             *  ActionPort: '<S407>/Action Port'
             */
            VDDR_ac_Nxdot(rtb_TmpSignalConversionAtVeHSER,
                          rtb_TmpSignalConversionAtVeTI_o, &VDDR_ac_B.Merge_a,
                          &VDDR_ac_B.Merge1_k, &VDDR_ac_B.Merge2_l);

            /* End of Outputs for SubSystem: '<S302>/Nxdot' */
        }
    }

    /* End of If: '<S302>/If' */

    /* DataTypeConversion: '<S305>/Data Type Conversion' incorporates:
     *  DataTypeConversion: '<S303>/Data Type Conversion'
     */
    rtb_DataTypeConversion_g = (sint16)rtb_TmpSignalConversionAtVaTS_g[3];

    /* If: '<S303>/If' incorporates:
     *  Constant: '<S16>/Constant Value10'
     *  Constant: '<S16>/Constant Value11'
     *  Constant: '<S16>/Constant Value12'
     *  Constant: '<S16>/Constant Value13'
     *  Constant: '<S16>/Constant Value14'
     *  Constant: '<S16>/Constant Value15'
     *  Constant: '<S16>/Constant Value6'
     *  Constant: '<S16>/Constant Value7'
     *  Constant: '<S16>/Constant Value9'
     *  Constant: '<S299>/Constant Value1'
     *  Constant: '<S299>/Constant Value10'
     *  Constant: '<S299>/Constant Value11'
     *  Constant: '<S299>/Constant Value12'
     *  Constant: '<S299>/Constant Value19'
     *  Constant: '<S299>/Constant Value2'
     *  Constant: '<S299>/Constant Value20'
     *  Constant: '<S299>/Constant Value24'
     *  Constant: '<S299>/Constant Value25'
     *  Constant: '<S299>/Constant Value3'
     *  Constant: '<S299>/Constant Value4'
     *  Constant: '<S299>/Constant Value5'
     *  Constant: '<S299>/Constant Value6'
     *  Constant: '<S299>/Constant Value7'
     *  Constant: '<S299>/Constant Value8'
     *  Constant: '<S299>/Constant Value9'
     */
    if (rtb_DataTypeConversion_g == 1)
    {
        /* Outputs for IfAction SubSystem: '<S303>/Ta' incorporates:
         *  ActionPort: '<S446>/Action Port'
         */
        VDDR_ac_Ta(0.0F, 0.0F, &VDDR_ac_B.Merge_o4, &VDDR_ac_B.Merge1_b,
                   &VDDR_ac_B.Merge2_a);

        /* End of Outputs for SubSystem: '<S303>/Ta' */
    }
    else if (rtb_DataTypeConversion_g == 2)
    {
        /* Outputs for IfAction SubSystem: '<S303>/Tb' incorporates:
         *  ActionPort: '<S447>/Action Port'
         */
        VDDR_ac_Tb(0.0F, 0.0F, &VDDR_ac_B.Merge_o4, &VDDR_ac_B.Merge1_b,
                   &VDDR_ac_B.Merge2_a);

        /* End of Outputs for SubSystem: '<S303>/Tb' */
    }
    else if (rtb_DataTypeConversion_g == 3)
    {
        /* Outputs for IfAction SubSystem: '<S303>/Tc' incorporates:
         *  ActionPort: '<S448>/Action Port'
         */
        VDDR_ac_Tc(0.0F, 0.0F, &VDDR_ac_B.Merge_o4, &VDDR_ac_B.Merge1_b,
                   &VDDR_ac_B.Merge2_a);

        /* End of Outputs for SubSystem: '<S303>/Tc' */
    }
    else if (rtb_DataTypeConversion_g == 4)
    {
        /* Outputs for IfAction SubSystem: '<S303>/Ti' incorporates:
         *  ActionPort: '<S453>/Action Port'
         */
        VDDR_ac_Ti(VDDR_ac_B.VeOITR_M_TiMinAllCylArb,
                   VDDR_ac_B.VeOITR_M_TiMaxAllCylArb,
                   VDDR_ac_B.VeTITR_M_Ti_CL_Slow, &VDDR_ac_B.Merge_o4,
                   &VDDR_ac_B.Merge1_b, &VDDR_ac_B.Merge2_a);

        /* End of Outputs for SubSystem: '<S303>/Ti' */
    }
    else if (rtb_DataTypeConversion_g == 5)
    {
        /* Outputs for IfAction SubSystem: '<S303>/To' incorporates:
         *  ActionPort: '<S456>/Action Port'
         */
        VDDR_ac_To(-9999.0F, 9999.0F, VDDR_ac_B.VeTITR_M_To_CL_Slow,
                   &VDDR_ac_B.Merge_o4, &VDDR_ac_B.Merge1_b, &VDDR_ac_B.Merge2_a);

        /* End of Outputs for SubSystem: '<S303>/To' */
    }
    else if (rtb_DataTypeConversion_g == 6)
    {
        /* Outputs for IfAction SubSystem: '<S303>/Tof' incorporates:
         *  ActionPort: '<S457>/Action Port'
         */
        VDDR_ac_Tof(-9999.0F, 9999.0F, &VDDR_ac_B.Merge_o4, &VDDR_ac_B.Merge1_b,
                    &VDDR_ac_B.Merge2_a);

        /* End of Outputs for SubSystem: '<S303>/Tof' */
    }
    else if (rtb_DataTypeConversion_g == 7)
    {
        /* Outputs for IfAction SubSystem: '<S303>/Tor' incorporates:
         *  ActionPort: '<S458>/Action Port'
         */
        VDDR_ac_Tor(-9999.0F, 9999.0F, &VDDR_ac_B.Merge_o4, &VDDR_ac_B.Merge1_b,
                    &VDDR_ac_B.Merge2_a);

        /* End of Outputs for SubSystem: '<S303>/Tor' */
    }
    else if (rtb_DataTypeConversion_g == 8)
    {
        /* Outputs for IfAction SubSystem: '<S303>/Tlf' incorporates:
         *  ActionPort: '<S455>/Action Port'
         */
        VDDR_ac_Tlf(-9999.0F, 9999.0F, &VDDR_ac_B.Merge_o4, &VDDR_ac_B.Merge1_b,
                    &VDDR_ac_B.Merge2_a);

        /* End of Outputs for SubSystem: '<S303>/Tlf' */
    }
    else if (rtb_DataTypeConversion_g == 9)
    {
        /* Outputs for IfAction SubSystem: '<S303>/Timp' incorporates:
         *  ActionPort: '<S454>/Action Port'
         */
        VDDR_ac_Timp(0.0F, 0.0F, &VDDR_ac_B.Merge_o4, &VDDR_ac_B.Merge1_b,
                     &VDDR_ac_B.Merge2_a);

        /* End of Outputs for SubSystem: '<S303>/Timp' */
    }
    else if (rtb_DataTypeConversion_g == 10)
    {
        /* Outputs for IfAction SubSystem: '<S303>/Tc1' incorporates:
         *  ActionPort: '<S449>/Action Port'
         */
        VDDR_ac_Tc1(rtb_TmpSignalConversionAtVeTCPR,
                    rtb_TmpSignalConversionAtVeTC_n, &VDDR_ac_B.Merge_o4,
                    &VDDR_ac_B.Merge1_b, &VDDR_ac_B.Merge2_a);

        /* End of Outputs for SubSystem: '<S303>/Tc1' */
    }
    else if (rtb_DataTypeConversion_g == 11)
    {
        /* Outputs for IfAction SubSystem: '<S303>/Tc2' incorporates:
         *  ActionPort: '<S450>/Action Port'
         */
        VDDR_ac_Tc2(rtb_TmpSignalConversionAtVeTC_d,
                    rtb_TmpSignalConversionAtVeTC_b, &VDDR_ac_B.Merge_o4,
                    &VDDR_ac_B.Merge1_b, &VDDR_ac_B.Merge2_a);

        /* End of Outputs for SubSystem: '<S303>/Tc2' */
    }
    else if (rtb_DataTypeConversion_g == 12)
    {
        /* Outputs for IfAction SubSystem: '<S303>/Tc3' incorporates:
         *  ActionPort: '<S451>/Action Port'
         */
        VDDR_ac_Tc3(0.0F, &VDDR_ac_B.Merge_o4, &VDDR_ac_B.Merge1_b,
                    &VDDR_ac_B.Merge2_a);

        /* End of Outputs for SubSystem: '<S303>/Tc3' */
    }
    else if (rtb_DataTypeConversion_g == 13)
    {
        /* Outputs for IfAction SubSystem: '<S303>/Tc4' incorporates:
         *  ActionPort: '<S452>/Action Port'
         */
        VDDR_ac_Tc4(0.0F, &VDDR_ac_B.Merge_o4, &VDDR_ac_B.Merge1_b,
                    &VDDR_ac_B.Merge2_a);

        /* End of Outputs for SubSystem: '<S303>/Tc4' */
    }
    else if (rtb_DataTypeConversion_g == 14)
    {
        /* Outputs for IfAction SubSystem: '<S303>/Ni' incorporates:
         *  ActionPort: '<S440>/Action Port'
         */
        VDDR_ac_Ni(0.0F, 0.0F, &VDDR_ac_B.Merge_o4, &VDDR_ac_B.Merge1_b,
                   &VDDR_ac_B.Merge2_a);

        /* End of Outputs for SubSystem: '<S303>/Ni' */
    }
    else if (rtb_DataTypeConversion_g == 15)
    {
        /* Outputs for IfAction SubSystem: '<S303>/Nidot' incorporates:
         *  ActionPort: '<S441>/Action Port'
         */
        VDDR_ac_Nidot(0.0F, &VDDR_ac_B.Merge_o4, &VDDR_ac_B.Merge1_b,
                      &VDDR_ac_B.Merge2_a);

        /* End of Outputs for SubSystem: '<S303>/Nidot' */
    }
    else if (rtb_DataTypeConversion_g == 16)
    {
        /* Outputs for IfAction SubSystem: '<S303>/No' incorporates:
         *  ActionPort: '<S442>/Action Port'
         */
        VDDR_ac_No(0.0F, 0.0F, &VDDR_ac_B.Merge_o4, &VDDR_ac_B.Merge1_b,
                   &VDDR_ac_B.Merge2_a);

        /* End of Outputs for SubSystem: '<S303>/No' */
    }
    else if (rtb_DataTypeConversion_g == 17)
    {
        /* Outputs for IfAction SubSystem: '<S303>/Nodot' incorporates:
         *  ActionPort: '<S443>/Action Port'
         */
        VDDR_ac_Nodot(0.0F, 0.0F, &VDDR_ac_B.Merge_o4, &VDDR_ac_B.Merge1_b,
                      &VDDR_ac_B.Merge2_a);

        /* End of Outputs for SubSystem: '<S303>/Nodot' */
    }
    else if (rtb_DataTypeConversion_g == 18)
    {
        /* Outputs for IfAction SubSystem: '<S303>/Nx' incorporates:
         *  ActionPort: '<S444>/Action Port'
         */
        VDDR_ac_Nx(0.0F, 0.0F, &VDDR_ac_B.Merge_o4, &VDDR_ac_B.Merge1_b,
                   &VDDR_ac_B.Merge2_a);

        /* End of Outputs for SubSystem: '<S303>/Nx' */
    }
    else
    {
        if (rtb_DataTypeConversion_g == 19)
        {
            /* Outputs for IfAction SubSystem: '<S303>/Nxdot' incorporates:
             *  ActionPort: '<S445>/Action Port'
             */
            VDDR_ac_Nxdot(rtb_TmpSignalConversionAtVeHSER,
                          rtb_TmpSignalConversionAtVeTI_o, &VDDR_ac_B.Merge_o4,
                          &VDDR_ac_B.Merge1_b, &VDDR_ac_B.Merge2_a);

            /* End of Outputs for SubSystem: '<S303>/Nxdot' */
        }
    }

    /* End of If: '<S303>/If' */

    /* DataTypeConversion: '<S305>/Data Type Conversion' incorporates:
     *  DataTypeConversion: '<S304>/Data Type Conversion'
     */
    rtb_DataTypeConversion_g = (sint16)rtb_TmpSignalConversionAtVaTS_g[4];

    /* If: '<S304>/If' incorporates:
     *  Constant: '<S16>/Constant Value10'
     *  Constant: '<S16>/Constant Value11'
     *  Constant: '<S16>/Constant Value12'
     *  Constant: '<S16>/Constant Value13'
     *  Constant: '<S16>/Constant Value14'
     *  Constant: '<S16>/Constant Value15'
     *  Constant: '<S16>/Constant Value6'
     *  Constant: '<S16>/Constant Value7'
     *  Constant: '<S16>/Constant Value9'
     *  Constant: '<S299>/Constant Value1'
     *  Constant: '<S299>/Constant Value10'
     *  Constant: '<S299>/Constant Value11'
     *  Constant: '<S299>/Constant Value12'
     *  Constant: '<S299>/Constant Value19'
     *  Constant: '<S299>/Constant Value2'
     *  Constant: '<S299>/Constant Value20'
     *  Constant: '<S299>/Constant Value24'
     *  Constant: '<S299>/Constant Value25'
     *  Constant: '<S299>/Constant Value3'
     *  Constant: '<S299>/Constant Value4'
     *  Constant: '<S299>/Constant Value5'
     *  Constant: '<S299>/Constant Value6'
     *  Constant: '<S299>/Constant Value7'
     *  Constant: '<S299>/Constant Value8'
     *  Constant: '<S299>/Constant Value9'
     */
    if (rtb_DataTypeConversion_g == 1)
    {
        /* Outputs for IfAction SubSystem: '<S304>/Ta' incorporates:
         *  ActionPort: '<S484>/Action Port'
         */
        VDDR_ac_Ta(0.0F, 0.0F, &VDDR_ac_B.Merge_j, &VDDR_ac_B.Merge1_i,
                   &VDDR_ac_B.Merge2_av);

        /* End of Outputs for SubSystem: '<S304>/Ta' */
    }
    else if (rtb_DataTypeConversion_g == 2)
    {
        /* Outputs for IfAction SubSystem: '<S304>/Tb' incorporates:
         *  ActionPort: '<S485>/Action Port'
         */
        VDDR_ac_Tb(0.0F, 0.0F, &VDDR_ac_B.Merge_j, &VDDR_ac_B.Merge1_i,
                   &VDDR_ac_B.Merge2_av);

        /* End of Outputs for SubSystem: '<S304>/Tb' */
    }
    else if (rtb_DataTypeConversion_g == 3)
    {
        /* Outputs for IfAction SubSystem: '<S304>/Tc' incorporates:
         *  ActionPort: '<S486>/Action Port'
         */
        VDDR_ac_Tc(0.0F, 0.0F, &VDDR_ac_B.Merge_j, &VDDR_ac_B.Merge1_i,
                   &VDDR_ac_B.Merge2_av);

        /* End of Outputs for SubSystem: '<S304>/Tc' */
    }
    else if (rtb_DataTypeConversion_g == 4)
    {
        /* Outputs for IfAction SubSystem: '<S304>/Ti' incorporates:
         *  ActionPort: '<S491>/Action Port'
         */
        VDDR_ac_Ti(VDDR_ac_B.VeOITR_M_TiMinAllCylArb,
                   VDDR_ac_B.VeOITR_M_TiMaxAllCylArb,
                   VDDR_ac_B.VeTITR_M_Ti_CL_Slow, &VDDR_ac_B.Merge_j,
                   &VDDR_ac_B.Merge1_i, &VDDR_ac_B.Merge2_av);

        /* End of Outputs for SubSystem: '<S304>/Ti' */
    }
    else if (rtb_DataTypeConversion_g == 5)
    {
        /* Outputs for IfAction SubSystem: '<S304>/To' incorporates:
         *  ActionPort: '<S494>/Action Port'
         */
        VDDR_ac_To(-9999.0F, 9999.0F, VDDR_ac_B.VeTITR_M_To_CL_Slow,
                   &VDDR_ac_B.Merge_j, &VDDR_ac_B.Merge1_i, &VDDR_ac_B.Merge2_av);

        /* End of Outputs for SubSystem: '<S304>/To' */
    }
    else if (rtb_DataTypeConversion_g == 6)
    {
        /* Outputs for IfAction SubSystem: '<S304>/Tof' incorporates:
         *  ActionPort: '<S495>/Action Port'
         */
        VDDR_ac_Tof(-9999.0F, 9999.0F, &VDDR_ac_B.Merge_j, &VDDR_ac_B.Merge1_i,
                    &VDDR_ac_B.Merge2_av);

        /* End of Outputs for SubSystem: '<S304>/Tof' */
    }
    else if (rtb_DataTypeConversion_g == 7)
    {
        /* Outputs for IfAction SubSystem: '<S304>/Tor' incorporates:
         *  ActionPort: '<S496>/Action Port'
         */
        VDDR_ac_Tor(-9999.0F, 9999.0F, &VDDR_ac_B.Merge_j, &VDDR_ac_B.Merge1_i,
                    &VDDR_ac_B.Merge2_av);

        /* End of Outputs for SubSystem: '<S304>/Tor' */
    }
    else if (rtb_DataTypeConversion_g == 8)
    {
        /* Outputs for IfAction SubSystem: '<S304>/Tlf' incorporates:
         *  ActionPort: '<S493>/Action Port'
         */
        VDDR_ac_Tlf(-9999.0F, 9999.0F, &VDDR_ac_B.Merge_j, &VDDR_ac_B.Merge1_i,
                    &VDDR_ac_B.Merge2_av);

        /* End of Outputs for SubSystem: '<S304>/Tlf' */
    }
    else if (rtb_DataTypeConversion_g == 9)
    {
        /* Outputs for IfAction SubSystem: '<S304>/Timp' incorporates:
         *  ActionPort: '<S492>/Action Port'
         */
        VDDR_ac_Timp(0.0F, 0.0F, &VDDR_ac_B.Merge_j, &VDDR_ac_B.Merge1_i,
                     &VDDR_ac_B.Merge2_av);

        /* End of Outputs for SubSystem: '<S304>/Timp' */
    }
    else if (rtb_DataTypeConversion_g == 10)
    {
        /* Outputs for IfAction SubSystem: '<S304>/Tc1' incorporates:
         *  ActionPort: '<S487>/Action Port'
         */
        VDDR_ac_Tc1(rtb_TmpSignalConversionAtVeTCPR,
                    rtb_TmpSignalConversionAtVeTC_n, &VDDR_ac_B.Merge_j,
                    &VDDR_ac_B.Merge1_i, &VDDR_ac_B.Merge2_av);

        /* End of Outputs for SubSystem: '<S304>/Tc1' */
    }
    else if (rtb_DataTypeConversion_g == 11)
    {
        /* Outputs for IfAction SubSystem: '<S304>/Tc2' incorporates:
         *  ActionPort: '<S488>/Action Port'
         */
        VDDR_ac_Tc2(rtb_TmpSignalConversionAtVeTC_d,
                    rtb_TmpSignalConversionAtVeTC_b, &VDDR_ac_B.Merge_j,
                    &VDDR_ac_B.Merge1_i, &VDDR_ac_B.Merge2_av);

        /* End of Outputs for SubSystem: '<S304>/Tc2' */
    }
    else if (rtb_DataTypeConversion_g == 12)
    {
        /* Outputs for IfAction SubSystem: '<S304>/Tc3' incorporates:
         *  ActionPort: '<S489>/Action Port'
         */
        VDDR_ac_Tc3(0.0F, &VDDR_ac_B.Merge_j, &VDDR_ac_B.Merge1_i,
                    &VDDR_ac_B.Merge2_av);

        /* End of Outputs for SubSystem: '<S304>/Tc3' */
    }
    else if (rtb_DataTypeConversion_g == 13)
    {
        /* Outputs for IfAction SubSystem: '<S304>/Tc4' incorporates:
         *  ActionPort: '<S490>/Action Port'
         */
        VDDR_ac_Tc4(0.0F, &VDDR_ac_B.Merge_j, &VDDR_ac_B.Merge1_i,
                    &VDDR_ac_B.Merge2_av);

        /* End of Outputs for SubSystem: '<S304>/Tc4' */
    }
    else if (rtb_DataTypeConversion_g == 14)
    {
        /* Outputs for IfAction SubSystem: '<S304>/Ni' incorporates:
         *  ActionPort: '<S478>/Action Port'
         */
        VDDR_ac_Ni(0.0F, 0.0F, &VDDR_ac_B.Merge_j, &VDDR_ac_B.Merge1_i,
                   &VDDR_ac_B.Merge2_av);

        /* End of Outputs for SubSystem: '<S304>/Ni' */
    }
    else if (rtb_DataTypeConversion_g == 15)
    {
        /* Outputs for IfAction SubSystem: '<S304>/Nidot' incorporates:
         *  ActionPort: '<S479>/Action Port'
         */
        VDDR_ac_Nidot(0.0F, &VDDR_ac_B.Merge_j, &VDDR_ac_B.Merge1_i,
                      &VDDR_ac_B.Merge2_av);

        /* End of Outputs for SubSystem: '<S304>/Nidot' */
    }
    else if (rtb_DataTypeConversion_g == 16)
    {
        /* Outputs for IfAction SubSystem: '<S304>/No' incorporates:
         *  ActionPort: '<S480>/Action Port'
         */
        VDDR_ac_No(0.0F, 0.0F, &VDDR_ac_B.Merge_j, &VDDR_ac_B.Merge1_i,
                   &VDDR_ac_B.Merge2_av);

        /* End of Outputs for SubSystem: '<S304>/No' */
    }
    else if (rtb_DataTypeConversion_g == 17)
    {
        /* Outputs for IfAction SubSystem: '<S304>/Nodot' incorporates:
         *  ActionPort: '<S481>/Action Port'
         */
        VDDR_ac_Nodot(0.0F, 0.0F, &VDDR_ac_B.Merge_j, &VDDR_ac_B.Merge1_i,
                      &VDDR_ac_B.Merge2_av);

        /* End of Outputs for SubSystem: '<S304>/Nodot' */
    }
    else if (rtb_DataTypeConversion_g == 18)
    {
        /* Outputs for IfAction SubSystem: '<S304>/Nx' incorporates:
         *  ActionPort: '<S482>/Action Port'
         */
        VDDR_ac_Nx(0.0F, 0.0F, &VDDR_ac_B.Merge_j, &VDDR_ac_B.Merge1_i,
                   &VDDR_ac_B.Merge2_av);

        /* End of Outputs for SubSystem: '<S304>/Nx' */
    }
    else
    {
        if (rtb_DataTypeConversion_g == 19)
        {
            /* Outputs for IfAction SubSystem: '<S304>/Nxdot' incorporates:
             *  ActionPort: '<S483>/Action Port'
             */
            VDDR_ac_Nxdot(rtb_TmpSignalConversionAtVeHSER,
                          rtb_TmpSignalConversionAtVeTI_o, &VDDR_ac_B.Merge_j,
                          &VDDR_ac_B.Merge1_i, &VDDR_ac_B.Merge2_av);

            /* End of Outputs for SubSystem: '<S304>/Nxdot' */
        }
    }

    /* End of If: '<S304>/If' */

    /* DataTypeConversion: '<S305>/Data Type Conversion' */
    rtb_DataTypeConversion_g = (sint16)rtb_TmpSignalConversionAtVaTS_g[5];

    /* If: '<S305>/If' incorporates:
     *  Constant: '<S16>/Constant Value10'
     *  Constant: '<S16>/Constant Value11'
     *  Constant: '<S16>/Constant Value12'
     *  Constant: '<S16>/Constant Value13'
     *  Constant: '<S16>/Constant Value14'
     *  Constant: '<S16>/Constant Value15'
     *  Constant: '<S16>/Constant Value6'
     *  Constant: '<S16>/Constant Value7'
     *  Constant: '<S16>/Constant Value9'
     *  Constant: '<S299>/Constant Value1'
     *  Constant: '<S299>/Constant Value10'
     *  Constant: '<S299>/Constant Value11'
     *  Constant: '<S299>/Constant Value12'
     *  Constant: '<S299>/Constant Value19'
     *  Constant: '<S299>/Constant Value2'
     *  Constant: '<S299>/Constant Value20'
     *  Constant: '<S299>/Constant Value24'
     *  Constant: '<S299>/Constant Value25'
     *  Constant: '<S299>/Constant Value3'
     *  Constant: '<S299>/Constant Value4'
     *  Constant: '<S299>/Constant Value5'
     *  Constant: '<S299>/Constant Value6'
     *  Constant: '<S299>/Constant Value7'
     *  Constant: '<S299>/Constant Value8'
     *  Constant: '<S299>/Constant Value9'
     */
    if (rtb_DataTypeConversion_g == 1)
    {
        /* Outputs for IfAction SubSystem: '<S305>/Ta' incorporates:
         *  ActionPort: '<S522>/Action Port'
         */
        VDDR_ac_Ta(0.0F, 0.0F, &VDDR_ac_B.Merge_c0, &VDDR_ac_B.Merge1_l,
                   &VDDR_ac_B.Merge2_bl);

        /* End of Outputs for SubSystem: '<S305>/Ta' */
    }
    else if (rtb_DataTypeConversion_g == 2)
    {
        /* Outputs for IfAction SubSystem: '<S305>/Tb' incorporates:
         *  ActionPort: '<S523>/Action Port'
         */
        VDDR_ac_Tb(0.0F, 0.0F, &VDDR_ac_B.Merge_c0, &VDDR_ac_B.Merge1_l,
                   &VDDR_ac_B.Merge2_bl);

        /* End of Outputs for SubSystem: '<S305>/Tb' */
    }
    else if (rtb_DataTypeConversion_g == 3)
    {
        /* Outputs for IfAction SubSystem: '<S305>/Tc' incorporates:
         *  ActionPort: '<S524>/Action Port'
         */
        VDDR_ac_Tc(0.0F, 0.0F, &VDDR_ac_B.Merge_c0, &VDDR_ac_B.Merge1_l,
                   &VDDR_ac_B.Merge2_bl);

        /* End of Outputs for SubSystem: '<S305>/Tc' */
    }
    else if (rtb_DataTypeConversion_g == 4)
    {
        /* Outputs for IfAction SubSystem: '<S305>/Ti' incorporates:
         *  ActionPort: '<S529>/Action Port'
         */
        VDDR_ac_Ti(VDDR_ac_B.VeOITR_M_TiMinAllCylArb,
                   VDDR_ac_B.VeOITR_M_TiMaxAllCylArb,
                   VDDR_ac_B.VeTITR_M_Ti_CL_Slow, &VDDR_ac_B.Merge_c0,
                   &VDDR_ac_B.Merge1_l, &VDDR_ac_B.Merge2_bl);

        /* End of Outputs for SubSystem: '<S305>/Ti' */
    }
    else if (rtb_DataTypeConversion_g == 5)
    {
        /* Outputs for IfAction SubSystem: '<S305>/To' incorporates:
         *  ActionPort: '<S532>/Action Port'
         */
        VDDR_ac_To(-9999.0F, 9999.0F, VDDR_ac_B.VeTITR_M_To_CL_Slow,
                   &VDDR_ac_B.Merge_c0, &VDDR_ac_B.Merge1_l,
                   &VDDR_ac_B.Merge2_bl);

        /* End of Outputs for SubSystem: '<S305>/To' */
    }
    else if (rtb_DataTypeConversion_g == 6)
    {
        /* Outputs for IfAction SubSystem: '<S305>/Tof' incorporates:
         *  ActionPort: '<S533>/Action Port'
         */
        VDDR_ac_Tof(-9999.0F, 9999.0F, &VDDR_ac_B.Merge_c0, &VDDR_ac_B.Merge1_l,
                    &VDDR_ac_B.Merge2_bl);

        /* End of Outputs for SubSystem: '<S305>/Tof' */
    }
    else if (rtb_DataTypeConversion_g == 7)
    {
        /* Outputs for IfAction SubSystem: '<S305>/Tor' incorporates:
         *  ActionPort: '<S534>/Action Port'
         */
        VDDR_ac_Tor(-9999.0F, 9999.0F, &VDDR_ac_B.Merge_c0, &VDDR_ac_B.Merge1_l,
                    &VDDR_ac_B.Merge2_bl);

        /* End of Outputs for SubSystem: '<S305>/Tor' */
    }
    else if (rtb_DataTypeConversion_g == 8)
    {
        /* Outputs for IfAction SubSystem: '<S305>/Tlf' incorporates:
         *  ActionPort: '<S531>/Action Port'
         */
        VDDR_ac_Tlf(-9999.0F, 9999.0F, &VDDR_ac_B.Merge_c0, &VDDR_ac_B.Merge1_l,
                    &VDDR_ac_B.Merge2_bl);

        /* End of Outputs for SubSystem: '<S305>/Tlf' */
    }
    else if (rtb_DataTypeConversion_g == 9)
    {
        /* Outputs for IfAction SubSystem: '<S305>/Timp' incorporates:
         *  ActionPort: '<S530>/Action Port'
         */
        VDDR_ac_Timp(0.0F, 0.0F, &VDDR_ac_B.Merge_c0, &VDDR_ac_B.Merge1_l,
                     &VDDR_ac_B.Merge2_bl);

        /* End of Outputs for SubSystem: '<S305>/Timp' */
    }
    else if (rtb_DataTypeConversion_g == 10)
    {
        /* Outputs for IfAction SubSystem: '<S305>/Tc1' incorporates:
         *  ActionPort: '<S525>/Action Port'
         */
        VDDR_ac_Tc1(rtb_TmpSignalConversionAtVeTCPR,
                    rtb_TmpSignalConversionAtVeTC_n, &VDDR_ac_B.Merge_c0,
                    &VDDR_ac_B.Merge1_l, &VDDR_ac_B.Merge2_bl);

        /* End of Outputs for SubSystem: '<S305>/Tc1' */
    }
    else if (rtb_DataTypeConversion_g == 11)
    {
        /* Outputs for IfAction SubSystem: '<S305>/Tc2' incorporates:
         *  ActionPort: '<S526>/Action Port'
         */
        VDDR_ac_Tc2(rtb_TmpSignalConversionAtVeTC_d,
                    rtb_TmpSignalConversionAtVeTC_b, &VDDR_ac_B.Merge_c0,
                    &VDDR_ac_B.Merge1_l, &VDDR_ac_B.Merge2_bl);

        /* End of Outputs for SubSystem: '<S305>/Tc2' */
    }
    else if (rtb_DataTypeConversion_g == 12)
    {
        /* Outputs for IfAction SubSystem: '<S305>/Tc3' incorporates:
         *  ActionPort: '<S527>/Action Port'
         */
        VDDR_ac_Tc3(0.0F, &VDDR_ac_B.Merge_c0, &VDDR_ac_B.Merge1_l,
                    &VDDR_ac_B.Merge2_bl);

        /* End of Outputs for SubSystem: '<S305>/Tc3' */
    }
    else if (rtb_DataTypeConversion_g == 13)
    {
        /* Outputs for IfAction SubSystem: '<S305>/Tc4' incorporates:
         *  ActionPort: '<S528>/Action Port'
         */
        VDDR_ac_Tc4(0.0F, &VDDR_ac_B.Merge_c0, &VDDR_ac_B.Merge1_l,
                    &VDDR_ac_B.Merge2_bl);

        /* End of Outputs for SubSystem: '<S305>/Tc4' */
    }
    else if (rtb_DataTypeConversion_g == 14)
    {
        /* Outputs for IfAction SubSystem: '<S305>/Ni' incorporates:
         *  ActionPort: '<S516>/Action Port'
         */
        VDDR_ac_Ni(0.0F, 0.0F, &VDDR_ac_B.Merge_c0, &VDDR_ac_B.Merge1_l,
                   &VDDR_ac_B.Merge2_bl);

        /* End of Outputs for SubSystem: '<S305>/Ni' */
    }
    else if (rtb_DataTypeConversion_g == 15)
    {
        /* Outputs for IfAction SubSystem: '<S305>/Nidot' incorporates:
         *  ActionPort: '<S517>/Action Port'
         */
        VDDR_ac_Nidot(0.0F, &VDDR_ac_B.Merge_c0, &VDDR_ac_B.Merge1_l,
                      &VDDR_ac_B.Merge2_bl);

        /* End of Outputs for SubSystem: '<S305>/Nidot' */
    }
    else if (rtb_DataTypeConversion_g == 16)
    {
        /* Outputs for IfAction SubSystem: '<S305>/No' incorporates:
         *  ActionPort: '<S518>/Action Port'
         */
        VDDR_ac_No(0.0F, 0.0F, &VDDR_ac_B.Merge_c0, &VDDR_ac_B.Merge1_l,
                   &VDDR_ac_B.Merge2_bl);

        /* End of Outputs for SubSystem: '<S305>/No' */
    }
    else if (rtb_DataTypeConversion_g == 17)
    {
        /* Outputs for IfAction SubSystem: '<S305>/Nodot' incorporates:
         *  ActionPort: '<S519>/Action Port'
         */
        VDDR_ac_Nodot(0.0F, 0.0F, &VDDR_ac_B.Merge_c0, &VDDR_ac_B.Merge1_l,
                      &VDDR_ac_B.Merge2_bl);

        /* End of Outputs for SubSystem: '<S305>/Nodot' */
    }
    else if (rtb_DataTypeConversion_g == 18)
    {
        /* Outputs for IfAction SubSystem: '<S305>/Nx' incorporates:
         *  ActionPort: '<S520>/Action Port'
         */
        VDDR_ac_Nx(0.0F, 0.0F, &VDDR_ac_B.Merge_c0, &VDDR_ac_B.Merge1_l,
                   &VDDR_ac_B.Merge2_bl);

        /* End of Outputs for SubSystem: '<S305>/Nx' */
    }
    else
    {
        if (rtb_DataTypeConversion_g == 19)
        {
            /* Outputs for IfAction SubSystem: '<S305>/Nxdot' incorporates:
             *  ActionPort: '<S521>/Action Port'
             */
            VDDR_ac_Nxdot(rtb_TmpSignalConversionAtVeHSER,
                          rtb_TmpSignalConversionAtVeTI_o, &VDDR_ac_B.Merge_c0,
                          &VDDR_ac_B.Merge1_l, &VDDR_ac_B.Merge2_bl);

            /* End of Outputs for SubSystem: '<S305>/Nxdot' */
        }
    }

    /* End of If: '<S305>/If' */
    /* End of Outputs for S-Function (fcgen): '<S16>/FcnCallGen' */
    /* End of Outputs for SubSystem: '<S2>/VDCC_DataMngr' */

    /* Inport: '<Root>/VeOITR_dn_NiDot_SC' */
    (void)Rte_Read_VeOITR_dn_NiDot_SC_Value(&rtb_Merge_jo);

    /* Inport: '<Root>/VeINVR_T_MtrC_InvrtrTemp' */
    (void)Rte_Read_VeINVR_T_MtrC_InvrtrTemp_Value(&rtb_MinMax3);

    /* Inport: '<Root>/VeINVR_T_MtrB_InvrtrTemp' */
    (void)Rte_Read_VeINVR_T_MtrB_InvrtrTemp_Value(&rtb_MinMax2_m);

    /* Inport: '<Root>/VeINVR_T_MtrA_InvrtrTemp' */
    (void)Rte_Read_VeINVR_T_MtrA_InvrtrTemp_Value(&rtb_Merge1_hy);

    /* Inport: '<Root>/VeINVR_T_MtrC_Temp' */
    (void)Rte_Read_VeINVR_T_MtrC_Temp_Value(&rtb_Ta2Tmx_pd);

    /* Inport: '<Root>/VeINVR_T_MtrB_Temp' */
    (void)Rte_Read_VeINVR_T_MtrB_Temp_Value(&rtb_Tc2Tmx_e);

    /* Inport: '<Root>/VeINVR_T_MtrA_Temp' */
    (void)Rte_Read_VeINVR_T_MtrA_Temp_Value(&rtb_Selector13);

    /* Inport: '<Root>/VeHTDR_dn_NoDot' */
    (void)Rte_Read_VeHTDR_dn_NoDot_Value(&rtb_Merge24);

    /* Inport: '<Root>/VeHSER_M_Clch2_TorqEst' */
    (void)Rte_Read_VeHSER_M_Clch2_TorqEst_Value(&rtb_Merge1_dln);

    /* Inport: '<Root>/VeHSER_M_Clch1_TorqEst' */
    (void)Rte_Read_VeHSER_M_Clch1_TorqEst_Value(&rtb_Merge2_hv);

    /* Inport: '<Root>/VeTITR_M_To_CL_Fast' */
    (void)Rte_Read_VeTITR_M_To_CL_Fast_Value(&rtb_Merge6_k);

    /* Inport: '<Root>/VeHTDR_M_TiFnl_Misc' */
    (void)Rte_Read_VeHTDR_M_TiFnl_Misc_Value(&rtb_Merge7_b);

    /* Inport: '<S22>/Matrix' incorporates:
     *  Inport: '<Root>/VaTSXR_r_OITRTacToConstrn'
     */
    (void)Rte_Read_VaTSXR_r_OITRTacToConstrn_Value(VDDR_ac_B.Matrix_o);

    /* Outputs for Function Call SubSystem: '<S2>/VDCC_DataMngr' */
    /* S-Function (fcgen): '<S16>/FcnCallGen' incorporates:
     *  SubSystem: '<S16>/VDDC_TiLmts_CoeffSorter_MiscCalc'
     */
    /* SignalConversion generated from: '<S306>/Product' incorporates:
     *  Inport: '<Root>/VeHSER_dn_NoDotPred'
     *  Inport: '<Root>/VeHSER_n_Nx'
     */
    (void)Rte_Read_VeHSER_n_Nx_Value(&tmp[17]);
    (void)Rte_Read_VeHSER_dn_NoDotPred_Value(&tmp[16]);

    /* End of Outputs for S-Function (fcgen): '<S16>/FcnCallGen' */
    /* End of Outputs for SubSystem: '<S2>/VDCC_DataMngr' */

    /* Inport: '<Root>/VeHSER_dn_InputAccelProfile' */
    (void)Rte_Read_VeHSER_dn_InputAccelProfile_Value(&rtb_Merge10);

    /* Outputs for Function Call SubSystem: '<S2>/VDCC_DataMngr' */
    /* S-Function (fcgen): '<S16>/FcnCallGen' incorporates:
     *  SubSystem: '<S16>/VDDC_TiLmts_CoeffSorter_MiscCalc'
     */
    /* SignalConversion generated from: '<S306>/Product' incorporates:
     *  Constant: '<S16>/Constant Value1'
     *  Constant: '<S16>/Constant Value8'
     *  Constant: '<S299>/Constant Value21'
     *  Constant: '<S299>/Constant Value22'
     *  Constant: '<S299>/Constant Value23'
     *  Constant: '<S299>/Constant Value26'
     *  Constant: '<S299>/Constant Value27'
     *  Constant: '<S299>/Constant Value28'
     *  Inport: '<Root>/VeHSER_M_C1_OptTorqEstLead'
     *  Inport: '<Root>/VeHSER_M_C2_OptTorqEstLead'
     *  Inport: '<S19>/VeTISR_n_InputSpeed'
     *  Sum: '<S299>/Sum'
     */
    (void)Rte_Read_VeHSER_M_C2_OptTorqEstLead_Value(&tmp[10]);
    (void)Rte_Read_VeHSER_M_C1_OptTorqEstLead_Value(&tmp[9]);
    tmp[0] = 0.0F;
    tmp[1] = 0.0F;
    tmp[2] = 0.0F;
    tmp[3] = 0.0F;
    tmp[4] = 0.0F;
    tmp[5] = 0.0F;
    tmp[6] = 0.0F;
    tmp[7] = 0.0F;
    tmp[8] = 0.0F;
    tmp[11] = 0.0F;
    tmp[12] = 0.0F;

    /* End of Outputs for S-Function (fcgen): '<S16>/FcnCallGen' */

    /* S-Function (fcgen): '<S16>/FcnCallGen' incorporates:
     *  SubSystem: '<S16>/Ti_CL_Min_Max'
     */
    tmp[13] = rtb_Merge23;
    tmp[14] = rtb_Merge_jo;
    tmp[15] = rtb_TmpSignalConversionAtNoOutp;
    tmp[18] = rtb_TmpSignalConversionAtVeHSER + rtb_TmpSignalConversionAtVeTI_o;
    for (i = 0; i < 6; i++)
    {
        /* Product: '<S306>/Product' incorporates:
         *  Inport: '<S22>/Matrix'
         */
        VDDR_ac_B.Product_m[i] = 0.0F;
        for (i_0 = 0; i_0 < 19; i_0++)
        {
            VDDR_ac_B.Product_m[i] += VDDR_ac_B.Matrix_o[(6 * i_0) + i] *
                tmp[i_0];
        }

        /* End of Product: '<S306>/Product' */
    }

    /* S-Function (fcgen): '<S16>/FcnCallGen' incorporates:
     *  SubSystem: '<S16>/VDDC_CurTi_MiscCalc'
     */
    /* MinMax: '<S289>/MinMax1' incorporates:
     *  Inport: '<Root>/VeINVR_T_MtrA_InvrtrTemp'
     *  Inport: '<Root>/VeINVR_T_MtrA_Temp'
     *  Lookup_n-D: '<S290>/Vector'
     *  Lookup_n-D: '<S293>/Vector'
     */
    rtb_TmpSignalConversionAtVeMSPR = fminf(look1_iflf_binlcapw(rtb_Selector13,
        (Rte_Prm_KxOPTR_r_TmpBsd_MtrA_OptToFctr_KxOPTR_r_TmpBsd_MtrA_OptToFctr()),
        (Rte_Prm_KtOPTR_r_TmpBsd_MtrA_OptToFctr_KtOPTR_r_TmpBsd_MtrA_OptToFctr()),
        5U), look1_iflf_binlcapw(rtb_Merge1_hy,
        (Rte_Prm_KxOPTR_r_TmpBsd_MtrInvrtrA_OptToFctr_KxOPTR_r_TmpBsd_MtrInvrtrA_OptToFctr
         ()),
        (Rte_Prm_KtOPTR_r_TmpBsd_MtrInvrtrA_OptToFctr_KtOPTR_r_TmpBsd_MtrInvrtrA_OptToFctr
         ()), 5U));

    /* Outputs for Atomic SubSystem: '<S289>/Limiter' */
    /* Switch: '<S296>/Switch1' incorporates:
     *  Constant: '<S289>/Constant Value1'
     *  RelationalOperator: '<S296>/Relational Operator'
     */
    if (1.0F < rtb_TmpSignalConversionAtVeMSPR)
    {
        /* Switch: '<S296>/Switch1' */
        rtb_TmpSignalConversionAtVeMSPR = 1.0F;
    }

    /* End of Switch: '<S296>/Switch1' */

    /* Switch: '<S296>/Switch' incorporates:
     *  Constant: '<S289>/Constant Value2'
     *  RelationalOperator: '<S296>/Relational Operator1'
     */
    if (rtb_TmpSignalConversionAtVeMSPR > 0.05F)
    {
        /* Switch: '<S296>/Switch' */
        VDDR_ac_B.Switch_d = rtb_TmpSignalConversionAtVeMSPR;
    }
    else
    {
        /* Switch: '<S296>/Switch' */
        VDDR_ac_B.Switch_d = 0.05F;
    }

    /* End of Switch: '<S296>/Switch' */
    /* End of Outputs for SubSystem: '<S289>/Limiter' */

    /* MinMax: '<S289>/MinMax2' incorporates:
     *  Inport: '<Root>/VeINVR_T_MtrB_InvrtrTemp'
     *  Inport: '<Root>/VeINVR_T_MtrB_Temp'
     *  Lookup_n-D: '<S291>/Vector'
     *  Lookup_n-D: '<S294>/Vector'
     */
    rtb_MinMax2_m = fminf(look1_iflf_binlcapw(rtb_Tc2Tmx_e,
                           (Rte_Prm_KxOPTR_r_TmpBsd_MtrB_OptToFctr_KxOPTR_r_TmpBsd_MtrB_OptToFctr
                            ()),
                           (Rte_Prm_KtOPTR_r_TmpBsd_MtrB_OptToFctr_KtOPTR_r_TmpBsd_MtrB_OptToFctr
                            ()), 5U), look1_iflf_binlcapw(rtb_MinMax2_m,
                           (Rte_Prm_KxOPTR_r_TmpBsd_MtrInvrtrB_OptToFctr_KxOPTR_r_TmpBsd_MtrInvrtrB_OptToFctr
                            ()),
                           (Rte_Prm_KtOPTR_r_TmpBsd_MtrInvrtrB_OptToFctr_KtOPTR_r_TmpBsd_MtrInvrtrB_OptToFctr
                            ()), 5U));

    /* Outputs for Atomic SubSystem: '<S289>/Limiter1' */
    /* Switch: '<S297>/Switch1' incorporates:
     *  Constant: '<S289>/Constant Value3'
     *  RelationalOperator: '<S297>/Relational Operator'
     */
    if (1.0F < rtb_MinMax2_m)
    {
        /* Switch: '<S297>/Switch1' */
        rtb_MinMax2_m = 1.0F;
    }

    /* End of Switch: '<S297>/Switch1' */

    /* Switch: '<S297>/Switch' incorporates:
     *  Constant: '<S289>/Constant Value4'
     *  RelationalOperator: '<S297>/Relational Operator1'
     */
    if (rtb_MinMax2_m > 0.05F)
    {
        /* Switch: '<S297>/Switch' */
        VDDR_ac_B.Switch_g = rtb_MinMax2_m;
    }
    else
    {
        /* Switch: '<S297>/Switch' */
        VDDR_ac_B.Switch_g = 0.05F;
    }

    /* End of Switch: '<S297>/Switch' */
    /* End of Outputs for SubSystem: '<S289>/Limiter1' */

    /* MinMax: '<S289>/MinMax3' incorporates:
     *  Inport: '<Root>/VeINVR_T_MtrC_InvrtrTemp'
     *  Inport: '<Root>/VeINVR_T_MtrC_Temp'
     *  Lookup_n-D: '<S292>/Vector'
     *  Lookup_n-D: '<S295>/Vector'
     */
    rtb_MinMax3 = fminf(look1_iflf_binlcapw(rtb_Ta2Tmx_pd,
                         (Rte_Prm_KxOPTR_r_TmpBsd_MtrC_OptToFctr_KxOPTR_r_TmpBsd_MtrC_OptToFctr
                          ()),
                         (Rte_Prm_KtOPTR_r_TmpBsd_MtrC_OptToFctr_KtOPTR_r_TmpBsd_MtrC_OptToFctr
                          ()), 5U), look1_iflf_binlcapw(rtb_MinMax3,
                         (Rte_Prm_KxOPTR_r_TmpBsd_MtrInvrtrC_OptToFctr_KxOPTR_r_TmpBsd_MtrInvrtrC_OptToFctr
                          ()),
                         (Rte_Prm_KtOPTR_r_TmpBsd_MtrInvrtrC_OptToFctr_KtOPTR_r_TmpBsd_MtrInvrtrC_OptToFctr
                          ()), 5U));

    /* Outputs for Atomic SubSystem: '<S289>/Limiter2' */
    /* Switch: '<S298>/Switch1' incorporates:
     *  Constant: '<S289>/Constant Value5'
     *  RelationalOperator: '<S298>/Relational Operator'
     */
    if (1.0F < rtb_MinMax3)
    {
        /* Switch: '<S298>/Switch1' */
        rtb_MinMax3 = 1.0F;
    }

    /* End of Switch: '<S298>/Switch1' */

    /* Switch: '<S298>/Switch' incorporates:
     *  Constant: '<S289>/Constant Value6'
     *  RelationalOperator: '<S298>/Relational Operator1'
     */
    if (rtb_MinMax3 <= 0.05F)
    {
        /* Switch: '<S298>/Switch' */
        rtb_MinMax3 = 0.05F;
    }

    /* End of Switch: '<S298>/Switch' */
    /* End of Outputs for SubSystem: '<S289>/Limiter2' */

    /* SignalConversion generated from: '<S289>/Product' incorporates:
     *  Constant: '<S16>/Constant Value2'
     *  Constant: '<S16>/Constant Value3'
     *  Constant: '<S288>/Constant Value1'
     *  Constant: '<S288>/Constant Value25'
     *  Constant: '<S288>/Constant Value26'
     *  Constant: '<S288>/Constant Value27'
     *  Constant: '<S288>/Constant Value28'
     *  Inport: '<S19>/VeTISR_n_InputSpeed'
     *  Sum: '<S16>/Sum'
     */
    tmp[0] = 0.0F;
    tmp[1] = 0.0F;
    tmp[2] = 0.0F;
    tmp[3] = rtb_Merge7_b;
    tmp[4] = rtb_Merge6_k;
    tmp[5] = 0.0F;
    tmp[6] = 0.0F;
    tmp[7] = 0.0F;
    tmp[8] = 0.0F;
    tmp[9] = rtb_Merge2_hv;
    tmp[10] = rtb_Merge1_dln;
    tmp[11] = 0.0F;
    tmp[12] = 0.0F;

    /* End of Outputs for S-Function (fcgen): '<S16>/FcnCallGen' */

    /* S-Function (fcgen): '<S16>/FcnCallGen' incorporates:
     *  SubSystem: '<S16>/Ti_CL_Min_Max'
     */
    tmp[13] = rtb_Merge23;
    tmp[14] = rtb_Merge10;
    tmp[15] = rtb_TmpSignalConversionAtNoOutp;
    tmp[16] = rtb_Merge24;
    tmp[17] = rtb_TmpSignalConversionAtVeCSLR;
    tmp[18] = rtb_Merge22 + rtb_Merge21;
    for (i = 0; i < 6; i++)
    {
        /* Product: '<S289>/Product' incorporates:
         *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
         */
        VDDR_ac_B.Product[i] = 0.0F;
        for (i_0 = 0; i_0 < 19; i_0++)
        {
            VDDR_ac_B.Product[i] += rtb_TmpSignalConversionAtVaTSXR[(6 * i_0) +
                i] * tmp[i_0];
        }

        /* End of Product: '<S289>/Product' */
    }

    /* S-Function (fcgen): '<S16>/FcnCallGen' incorporates:
     *  SubSystem: '<S16>/VDDC_CurTi_CoeffSorter'
     */
    /* DataTypeConversion: '<S29>/Data Type Conversion' incorporates:
     *  DataTypeConversion: '<S24>/Data Type Conversion'
     */
    rtb_DataTypeConversion_g = (sint16)rtb_TmpSignalConversionAtVaTS_d[0];

    /* If: '<S24>/If' incorporates:
     *  Constant: '<S16>/Constant Value16'
     *  Constant: '<S16>/Constant Value4'
     *  Constant: '<S16>/Constant Value5'
     *  Constant: '<S23>/Constant Value1'
     *  Constant: '<S23>/Constant Value10'
     *  Constant: '<S23>/Constant Value11'
     *  Constant: '<S23>/Constant Value12'
     *  Constant: '<S23>/Constant Value19'
     *  Constant: '<S23>/Constant Value2'
     *  Constant: '<S23>/Constant Value20'
     *  Constant: '<S23>/Constant Value21'
     *  Constant: '<S23>/Constant Value22'
     *  Constant: '<S23>/Constant Value23'
     *  Constant: '<S23>/Constant Value24'
     *  Constant: '<S23>/Constant Value3'
     *  Constant: '<S23>/Constant Value4'
     *  Constant: '<S23>/Constant Value5'
     *  Constant: '<S23>/Constant Value6'
     *  Constant: '<S23>/Constant Value7'
     *  Constant: '<S23>/Constant Value8'
     *  Constant: '<S23>/Constant Value9'
     *  Selector: '<S55>/Ta2Tmx'
     *  SignalConversion: '<S23>/SignalConversion'
     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
     */
    if (rtb_DataTypeConversion_g == 1)
    {
        /* Outputs for IfAction SubSystem: '<S24>/Ta' incorporates:
         *  ActionPort: '<S56>/Action Port'
         */
        VDDR_ac_Ta_d(rtb_TmpSignalConversionAtVeMTQR,
                     rtb_TmpSignalConversionAtVeMT_n, &VDDR_ac_B.Merge_n,
                     &VDDR_ac_B.Merge1_d, &VDDR_ac_B.Merge3_b1);

        /* End of Outputs for SubSystem: '<S24>/Ta' */
    }
    else if (rtb_DataTypeConversion_g == 2)
    {
        /* Outputs for IfAction SubSystem: '<S24>/Tb' incorporates:
         *  ActionPort: '<S57>/Action Port'
         */
        VDDR_ac_Tb_o(rtb_TmpSignalConversionAtVeMT_l,
                     rtb_TmpSignalConversionAtVeM_n3, &VDDR_ac_B.Merge_n,
                     &VDDR_ac_B.Merge1_d, &VDDR_ac_B.Merge3_b1);

        /* End of Outputs for SubSystem: '<S24>/Tb' */
    }
    else if (rtb_DataTypeConversion_g == 3)
    {
        /* Outputs for IfAction SubSystem: '<S24>/Tc' incorporates:
         *  ActionPort: '<S58>/Action Port'
         */
        VDDR_ac_Tc_k(rtb_TmpSignalConversionAtVeMT_p,
                     rtb_TmpSignalConversionAtVeMT_e, &VDDR_ac_B.Merge_n,
                     &VDDR_ac_B.Merge1_d, &VDDR_ac_B.Merge3_b1);

        /* End of Outputs for SubSystem: '<S24>/Tc' */
    }
    else if (rtb_DataTypeConversion_g == 4)
    {
        /* Outputs for IfAction SubSystem: '<S24>/Ti' incorporates:
         *  ActionPort: '<S63>/Action Port'
         */
        VDDR_ac_Ti_l(0.0F, 0.0F, &VDDR_ac_B.Merge_n, &VDDR_ac_B.Merge1_d,
                     &VDDR_ac_B.Merge3_b1);

        /* End of Outputs for SubSystem: '<S24>/Ti' */
    }
    else if (rtb_DataTypeConversion_g == 5)
    {
        /* Outputs for IfAction SubSystem: '<S24>/To' incorporates:
         *  ActionPort: '<S66>/Action Port'
         */
        VDDR_ac_To_k(0.0F, 0.0F, &VDDR_ac_B.Merge_n, &VDDR_ac_B.Merge1_d,
                     &VDDR_ac_B.Merge3_b1);

        /* End of Outputs for SubSystem: '<S24>/To' */
    }
    else if (rtb_DataTypeConversion_g == 6)
    {
        /* Outputs for IfAction SubSystem: '<S24>/Tof' incorporates:
         *  ActionPort: '<S67>/Action Port'
         */
        VDDR_ac_Tof_f(-99999.0F, 99999.0F, &VDDR_ac_B.Merge_n,
                      &VDDR_ac_B.Merge1_d, &VDDR_ac_B.Merge3_b1);

        /* End of Outputs for SubSystem: '<S24>/Tof' */
    }
    else if (rtb_DataTypeConversion_g == 7)
    {
        /* Outputs for IfAction SubSystem: '<S24>/Tor' incorporates:
         *  ActionPort: '<S68>/Action Port'
         */
        VDDR_ac_Tor_h(-99999.0F, 99999.0F, &VDDR_ac_B.Merge_n,
                      &VDDR_ac_B.Merge1_d, &VDDR_ac_B.Merge3_b1);

        /* End of Outputs for SubSystem: '<S24>/Tor' */
    }
    else if (rtb_DataTypeConversion_g == 8)
    {
        /* Outputs for IfAction SubSystem: '<S24>/Tlf' incorporates:
         *  ActionPort: '<S65>/Action Port'
         */
        VDDR_ac_Tlf_n(-99999.0F, 99999.0F, &VDDR_ac_B.Merge_n,
                      &VDDR_ac_B.Merge1_d, &VDDR_ac_B.Merge3_b1);

        /* End of Outputs for SubSystem: '<S24>/Tlf' */
    }
    else if (rtb_DataTypeConversion_g == 9)
    {
        /* Outputs for IfAction SubSystem: '<S24>/Timp' incorporates:
         *  ActionPort: '<S64>/Action Port'
         */
        VDDR_ac_Timp_i(0.0F, 0.0F, &VDDR_ac_B.Merge_n, &VDDR_ac_B.Merge1_d,
                       &VDDR_ac_B.Merge3_b1);

        /* End of Outputs for SubSystem: '<S24>/Timp' */
    }
    else if (rtb_DataTypeConversion_g == 10)
    {
        /* Outputs for IfAction SubSystem: '<S24>/Tc1' incorporates:
         *  ActionPort: '<S59>/Action Port'
         */
        VDDR_ac_Tc1_b(rtb_TmpSignalConversionAtVeTC_m,
                      rtb_TmpSignalConversionAtVeTC_g,
                      rtb_TmpSignalConversionAtVaTSXR[0],
                      rtb_TmpSignalConversionAtVeCSLR,
                      rtb_TmpSignalConversionAtVeHSCR, &VDDR_ac_B.Merge_n,
                      &VDDR_ac_B.Merge1_d, &VDDR_ac_B.Merge3_b1);

        /* End of Outputs for SubSystem: '<S24>/Tc1' */
    }
    else if (rtb_DataTypeConversion_g == 11)
    {
        /* Outputs for IfAction SubSystem: '<S24>/Tc2' incorporates:
         *  ActionPort: '<S60>/Action Port'
         */
        VDDR_ac_Tc2_o(rtb_TmpSignalConversionAtVeTC_o,
                      rtb_TmpSignalConversionAtVeTC_h,
                      rtb_TmpSignalConversionAtVaTSXR[0],
                      rtb_TmpSignalConversionAtVeCS_d,
                      rtb_TmpSignalConversionAtVeHSCR, &VDDR_ac_B.Merge_n,
                      &VDDR_ac_B.Merge1_d, &VDDR_ac_B.Merge3_b1);

        /* End of Outputs for SubSystem: '<S24>/Tc2' */
    }
    else if (rtb_DataTypeConversion_g == 12)
    {
        /* Outputs for IfAction SubSystem: '<S24>/Tc3' incorporates:
         *  ActionPort: '<S61>/Action Port'
         */
        VDDR_ac_Tc3_i(0.0F, rtb_TmpSignalConversionAtVaTSXR[0],
                      rtb_TmpSignalConversionAtVeC_db,
                      rtb_TmpSignalConversionAtVeHSCR, &VDDR_ac_B.Merge_n,
                      &VDDR_ac_B.Merge1_d, &VDDR_ac_B.Merge3_b1);

        /* End of Outputs for SubSystem: '<S24>/Tc3' */
    }
    else if (rtb_DataTypeConversion_g == 13)
    {
        /* Outputs for IfAction SubSystem: '<S24>/Tc4' incorporates:
         *  ActionPort: '<S62>/Action Port'
         */
        VDDR_ac_Tc4_o(0.0F, rtb_TmpSignalConversionAtVaTSXR[0],
                      rtb_TmpSignalConversionAtVeCS_i,
                      rtb_TmpSignalConversionAtVeHSCR, &VDDR_ac_B.Merge_n,
                      &VDDR_ac_B.Merge1_d, &VDDR_ac_B.Merge3_b1);

        /* End of Outputs for SubSystem: '<S24>/Tc4' */
    }
    else if (rtb_DataTypeConversion_g == 14)
    {
        /* Outputs for IfAction SubSystem: '<S24>/Ni' incorporates:
         *  ActionPort: '<S49>/Action Port'
         */
        VDDR_ac_Ni_b(0.0F, 0.0F, &VDDR_ac_B.Merge_n, &VDDR_ac_B.Merge1_d,
                     &VDDR_ac_B.Merge3_b1);

        /* End of Outputs for SubSystem: '<S24>/Ni' */
    }
    else if (rtb_DataTypeConversion_g == 15)
    {
        /* Outputs for IfAction SubSystem: '<S24>/Nidot' incorporates:
         *  ActionPort: '<S50>/Action Port'
         */
        VDDR_ac_Nidot_g(0.0F, 0.0F, &VDDR_ac_B.Merge_n, &VDDR_ac_B.Merge1_d,
                        &VDDR_ac_B.Merge3_b1);

        /* End of Outputs for SubSystem: '<S24>/Nidot' */
    }
    else if (rtb_DataTypeConversion_g == 16)
    {
        /* Outputs for IfAction SubSystem: '<S24>/No' incorporates:
         *  ActionPort: '<S51>/Action Port'
         */
        VDDR_ac_No_b(0.0F, 0.0F, &VDDR_ac_B.Merge_n, &VDDR_ac_B.Merge1_d,
                     &VDDR_ac_B.Merge3_b1);

        /* End of Outputs for SubSystem: '<S24>/No' */
    }
    else if (rtb_DataTypeConversion_g == 17)
    {
        /* Outputs for IfAction SubSystem: '<S24>/Nodot' incorporates:
         *  ActionPort: '<S52>/Action Port'
         */
        VDDR_ac_Nodot_c(0.0F, 0.0F, &VDDR_ac_B.Merge_n, &VDDR_ac_B.Merge1_d,
                        &VDDR_ac_B.Merge3_b1);

        /* End of Outputs for SubSystem: '<S24>/Nodot' */
    }
    else if (rtb_DataTypeConversion_g == 18)
    {
        /* Outputs for IfAction SubSystem: '<S24>/Nx' incorporates:
         *  ActionPort: '<S53>/Action Port'
         */
        VDDR_ac_Nx_k(0.0F, 0.0F, &VDDR_ac_B.Merge_n, &VDDR_ac_B.Merge1_d,
                     &VDDR_ac_B.Merge3_b1);

        /* End of Outputs for SubSystem: '<S24>/Nx' */
    }
    else
    {
        if (rtb_DataTypeConversion_g == 20)
        {
            /* Outputs for IfAction SubSystem: '<S24>/Nxdot' incorporates:
             *  ActionPort: '<S54>/Action Port'
             */
            VDDR_ac_Nxdot_b(0.0F, 0.0F, &VDDR_ac_B.Merge_n, &VDDR_ac_B.Merge1_d,
                            &VDDR_ac_B.Merge3_b1);

            /* End of Outputs for SubSystem: '<S24>/Nxdot' */
        }
    }

    /* End of If: '<S24>/If' */

    /* DataTypeConversion: '<S29>/Data Type Conversion' incorporates:
     *  DataTypeConversion: '<S25>/Data Type Conversion'
     */
    rtb_DataTypeConversion_g = (sint16)rtb_TmpSignalConversionAtVaTS_d[1];

    /* If: '<S25>/If' incorporates:
     *  Constant: '<S16>/Constant Value16'
     *  Constant: '<S16>/Constant Value4'
     *  Constant: '<S16>/Constant Value5'
     *  Constant: '<S23>/Constant Value1'
     *  Constant: '<S23>/Constant Value10'
     *  Constant: '<S23>/Constant Value11'
     *  Constant: '<S23>/Constant Value12'
     *  Constant: '<S23>/Constant Value19'
     *  Constant: '<S23>/Constant Value2'
     *  Constant: '<S23>/Constant Value20'
     *  Constant: '<S23>/Constant Value21'
     *  Constant: '<S23>/Constant Value22'
     *  Constant: '<S23>/Constant Value23'
     *  Constant: '<S23>/Constant Value24'
     *  Constant: '<S23>/Constant Value3'
     *  Constant: '<S23>/Constant Value4'
     *  Constant: '<S23>/Constant Value5'
     *  Constant: '<S23>/Constant Value6'
     *  Constant: '<S23>/Constant Value7'
     *  Constant: '<S23>/Constant Value8'
     *  Constant: '<S23>/Constant Value9'
     *  Selector: '<S98>/Ta2Tmx'
     *  SignalConversion: '<S23>/SignalConversion'
     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
     */
    if (rtb_DataTypeConversion_g == 1)
    {
        /* Outputs for IfAction SubSystem: '<S25>/Ta' incorporates:
         *  ActionPort: '<S99>/Action Port'
         */
        VDDR_ac_Ta_d(rtb_TmpSignalConversionAtVeMTQR,
                     rtb_TmpSignalConversionAtVeMT_n, &VDDR_ac_B.Merge_i3,
                     &VDDR_ac_B.Merge1_dm, &VDDR_ac_B.Merge3_l);

        /* End of Outputs for SubSystem: '<S25>/Ta' */
    }
    else if (rtb_DataTypeConversion_g == 2)
    {
        /* Outputs for IfAction SubSystem: '<S25>/Tb' incorporates:
         *  ActionPort: '<S100>/Action Port'
         */
        VDDR_ac_Tb_o(rtb_TmpSignalConversionAtVeMT_l,
                     rtb_TmpSignalConversionAtVeM_n3, &VDDR_ac_B.Merge_i3,
                     &VDDR_ac_B.Merge1_dm, &VDDR_ac_B.Merge3_l);

        /* End of Outputs for SubSystem: '<S25>/Tb' */
    }
    else if (rtb_DataTypeConversion_g == 3)
    {
        /* Outputs for IfAction SubSystem: '<S25>/Tc' incorporates:
         *  ActionPort: '<S101>/Action Port'
         */
        VDDR_ac_Tc_k(rtb_TmpSignalConversionAtVeMT_p,
                     rtb_TmpSignalConversionAtVeMT_e, &VDDR_ac_B.Merge_i3,
                     &VDDR_ac_B.Merge1_dm, &VDDR_ac_B.Merge3_l);

        /* End of Outputs for SubSystem: '<S25>/Tc' */
    }
    else if (rtb_DataTypeConversion_g == 4)
    {
        /* Outputs for IfAction SubSystem: '<S25>/Ti' incorporates:
         *  ActionPort: '<S106>/Action Port'
         */
        VDDR_ac_Ti_l(0.0F, 0.0F, &VDDR_ac_B.Merge_i3, &VDDR_ac_B.Merge1_dm,
                     &VDDR_ac_B.Merge3_l);

        /* End of Outputs for SubSystem: '<S25>/Ti' */
    }
    else if (rtb_DataTypeConversion_g == 5)
    {
        /* Outputs for IfAction SubSystem: '<S25>/To' incorporates:
         *  ActionPort: '<S109>/Action Port'
         */
        VDDR_ac_To_k(0.0F, 0.0F, &VDDR_ac_B.Merge_i3, &VDDR_ac_B.Merge1_dm,
                     &VDDR_ac_B.Merge3_l);

        /* End of Outputs for SubSystem: '<S25>/To' */
    }
    else if (rtb_DataTypeConversion_g == 6)
    {
        /* Outputs for IfAction SubSystem: '<S25>/Tof' incorporates:
         *  ActionPort: '<S110>/Action Port'
         */
        VDDR_ac_Tof_f(-99999.0F, 99999.0F, &VDDR_ac_B.Merge_i3,
                      &VDDR_ac_B.Merge1_dm, &VDDR_ac_B.Merge3_l);

        /* End of Outputs for SubSystem: '<S25>/Tof' */
    }
    else if (rtb_DataTypeConversion_g == 7)
    {
        /* Outputs for IfAction SubSystem: '<S25>/Tor' incorporates:
         *  ActionPort: '<S111>/Action Port'
         */
        VDDR_ac_Tor_h(-99999.0F, 99999.0F, &VDDR_ac_B.Merge_i3,
                      &VDDR_ac_B.Merge1_dm, &VDDR_ac_B.Merge3_l);

        /* End of Outputs for SubSystem: '<S25>/Tor' */
    }
    else if (rtb_DataTypeConversion_g == 8)
    {
        /* Outputs for IfAction SubSystem: '<S25>/Tlf' incorporates:
         *  ActionPort: '<S108>/Action Port'
         */
        VDDR_ac_Tlf_n(-99999.0F, 99999.0F, &VDDR_ac_B.Merge_i3,
                      &VDDR_ac_B.Merge1_dm, &VDDR_ac_B.Merge3_l);

        /* End of Outputs for SubSystem: '<S25>/Tlf' */
    }
    else if (rtb_DataTypeConversion_g == 9)
    {
        /* Outputs for IfAction SubSystem: '<S25>/Timp' incorporates:
         *  ActionPort: '<S107>/Action Port'
         */
        VDDR_ac_Timp_i(0.0F, 0.0F, &VDDR_ac_B.Merge_i3, &VDDR_ac_B.Merge1_dm,
                       &VDDR_ac_B.Merge3_l);

        /* End of Outputs for SubSystem: '<S25>/Timp' */
    }
    else if (rtb_DataTypeConversion_g == 10)
    {
        /* Outputs for IfAction SubSystem: '<S25>/Tc1' incorporates:
         *  ActionPort: '<S102>/Action Port'
         */
        VDDR_ac_Tc1_b(rtb_TmpSignalConversionAtVeTC_m,
                      rtb_TmpSignalConversionAtVeTC_g,
                      rtb_TmpSignalConversionAtVaTSXR[1],
                      rtb_TmpSignalConversionAtVeCSLR,
                      rtb_TmpSignalConversionAtVeHSCR, &VDDR_ac_B.Merge_i3,
                      &VDDR_ac_B.Merge1_dm, &VDDR_ac_B.Merge3_l);

        /* End of Outputs for SubSystem: '<S25>/Tc1' */
    }
    else if (rtb_DataTypeConversion_g == 11)
    {
        /* Outputs for IfAction SubSystem: '<S25>/Tc2' incorporates:
         *  ActionPort: '<S103>/Action Port'
         */
        VDDR_ac_Tc2_o(rtb_TmpSignalConversionAtVeTC_o,
                      rtb_TmpSignalConversionAtVeTC_h,
                      rtb_TmpSignalConversionAtVaTSXR[1],
                      rtb_TmpSignalConversionAtVeCS_d,
                      rtb_TmpSignalConversionAtVeHSCR, &VDDR_ac_B.Merge_i3,
                      &VDDR_ac_B.Merge1_dm, &VDDR_ac_B.Merge3_l);

        /* End of Outputs for SubSystem: '<S25>/Tc2' */
    }
    else if (rtb_DataTypeConversion_g == 12)
    {
        /* Outputs for IfAction SubSystem: '<S25>/Tc3' incorporates:
         *  ActionPort: '<S104>/Action Port'
         */
        VDDR_ac_Tc3_i(0.0F, rtb_TmpSignalConversionAtVaTSXR[1],
                      rtb_TmpSignalConversionAtVeC_db,
                      rtb_TmpSignalConversionAtVeHSCR, &VDDR_ac_B.Merge_i3,
                      &VDDR_ac_B.Merge1_dm, &VDDR_ac_B.Merge3_l);

        /* End of Outputs for SubSystem: '<S25>/Tc3' */
    }
    else if (rtb_DataTypeConversion_g == 13)
    {
        /* Outputs for IfAction SubSystem: '<S25>/Tc4' incorporates:
         *  ActionPort: '<S105>/Action Port'
         */
        VDDR_ac_Tc4_o(0.0F, rtb_TmpSignalConversionAtVaTSXR[1],
                      rtb_TmpSignalConversionAtVeCS_i,
                      rtb_TmpSignalConversionAtVeHSCR, &VDDR_ac_B.Merge_i3,
                      &VDDR_ac_B.Merge1_dm, &VDDR_ac_B.Merge3_l);

        /* End of Outputs for SubSystem: '<S25>/Tc4' */
    }
    else if (rtb_DataTypeConversion_g == 14)
    {
        /* Outputs for IfAction SubSystem: '<S25>/Ni' incorporates:
         *  ActionPort: '<S92>/Action Port'
         */
        VDDR_ac_Ni_b(0.0F, 0.0F, &VDDR_ac_B.Merge_i3, &VDDR_ac_B.Merge1_dm,
                     &VDDR_ac_B.Merge3_l);

        /* End of Outputs for SubSystem: '<S25>/Ni' */
    }
    else if (rtb_DataTypeConversion_g == 15)
    {
        /* Outputs for IfAction SubSystem: '<S25>/Nidot' incorporates:
         *  ActionPort: '<S93>/Action Port'
         */
        VDDR_ac_Nidot_g(0.0F, 0.0F, &VDDR_ac_B.Merge_i3, &VDDR_ac_B.Merge1_dm,
                        &VDDR_ac_B.Merge3_l);

        /* End of Outputs for SubSystem: '<S25>/Nidot' */
    }
    else if (rtb_DataTypeConversion_g == 16)
    {
        /* Outputs for IfAction SubSystem: '<S25>/No' incorporates:
         *  ActionPort: '<S94>/Action Port'
         */
        VDDR_ac_No_b(0.0F, 0.0F, &VDDR_ac_B.Merge_i3, &VDDR_ac_B.Merge1_dm,
                     &VDDR_ac_B.Merge3_l);

        /* End of Outputs for SubSystem: '<S25>/No' */
    }
    else if (rtb_DataTypeConversion_g == 17)
    {
        /* Outputs for IfAction SubSystem: '<S25>/Nodot' incorporates:
         *  ActionPort: '<S95>/Action Port'
         */
        VDDR_ac_Nodot_c(0.0F, 0.0F, &VDDR_ac_B.Merge_i3, &VDDR_ac_B.Merge1_dm,
                        &VDDR_ac_B.Merge3_l);

        /* End of Outputs for SubSystem: '<S25>/Nodot' */
    }
    else if (rtb_DataTypeConversion_g == 18)
    {
        /* Outputs for IfAction SubSystem: '<S25>/Nx' incorporates:
         *  ActionPort: '<S96>/Action Port'
         */
        VDDR_ac_Nx_k(0.0F, 0.0F, &VDDR_ac_B.Merge_i3, &VDDR_ac_B.Merge1_dm,
                     &VDDR_ac_B.Merge3_l);

        /* End of Outputs for SubSystem: '<S25>/Nx' */
    }
    else
    {
        if (rtb_DataTypeConversion_g == 20)
        {
            /* Outputs for IfAction SubSystem: '<S25>/Nxdot' incorporates:
             *  ActionPort: '<S97>/Action Port'
             */
            VDDR_ac_Nxdot_b(0.0F, 0.0F, &VDDR_ac_B.Merge_i3,
                            &VDDR_ac_B.Merge1_dm, &VDDR_ac_B.Merge3_l);

            /* End of Outputs for SubSystem: '<S25>/Nxdot' */
        }
    }

    /* End of If: '<S25>/If' */

    /* DataTypeConversion: '<S29>/Data Type Conversion' incorporates:
     *  DataTypeConversion: '<S26>/Data Type Conversion'
     */
    rtb_DataTypeConversion_g = (sint16)rtb_TmpSignalConversionAtVaTS_d[2];

    /* If: '<S26>/If' incorporates:
     *  Constant: '<S16>/Constant Value16'
     *  Constant: '<S16>/Constant Value4'
     *  Constant: '<S16>/Constant Value5'
     *  Constant: '<S23>/Constant Value1'
     *  Constant: '<S23>/Constant Value10'
     *  Constant: '<S23>/Constant Value11'
     *  Constant: '<S23>/Constant Value12'
     *  Constant: '<S23>/Constant Value19'
     *  Constant: '<S23>/Constant Value2'
     *  Constant: '<S23>/Constant Value20'
     *  Constant: '<S23>/Constant Value21'
     *  Constant: '<S23>/Constant Value22'
     *  Constant: '<S23>/Constant Value23'
     *  Constant: '<S23>/Constant Value24'
     *  Constant: '<S23>/Constant Value3'
     *  Constant: '<S23>/Constant Value4'
     *  Constant: '<S23>/Constant Value5'
     *  Constant: '<S23>/Constant Value6'
     *  Constant: '<S23>/Constant Value7'
     *  Constant: '<S23>/Constant Value8'
     *  Constant: '<S23>/Constant Value9'
     *  Selector: '<S141>/Ta2Tmx'
     *  SignalConversion: '<S23>/SignalConversion'
     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
     */
    if (rtb_DataTypeConversion_g == 1)
    {
        /* Outputs for IfAction SubSystem: '<S26>/Ta' incorporates:
         *  ActionPort: '<S142>/Action Port'
         */
        VDDR_ac_Ta_d(rtb_TmpSignalConversionAtVeMTQR,
                     rtb_TmpSignalConversionAtVeMT_n, &VDDR_ac_B.Merge_e,
                     &VDDR_ac_B.Merge1_g, &VDDR_ac_B.Merge3_a);

        /* End of Outputs for SubSystem: '<S26>/Ta' */
    }
    else if (rtb_DataTypeConversion_g == 2)
    {
        /* Outputs for IfAction SubSystem: '<S26>/Tb' incorporates:
         *  ActionPort: '<S143>/Action Port'
         */
        VDDR_ac_Tb_o(rtb_TmpSignalConversionAtVeMT_l,
                     rtb_TmpSignalConversionAtVeM_n3, &VDDR_ac_B.Merge_e,
                     &VDDR_ac_B.Merge1_g, &VDDR_ac_B.Merge3_a);

        /* End of Outputs for SubSystem: '<S26>/Tb' */
    }
    else if (rtb_DataTypeConversion_g == 3)
    {
        /* Outputs for IfAction SubSystem: '<S26>/Tc' incorporates:
         *  ActionPort: '<S144>/Action Port'
         */
        VDDR_ac_Tc_k(rtb_TmpSignalConversionAtVeMT_p,
                     rtb_TmpSignalConversionAtVeMT_e, &VDDR_ac_B.Merge_e,
                     &VDDR_ac_B.Merge1_g, &VDDR_ac_B.Merge3_a);

        /* End of Outputs for SubSystem: '<S26>/Tc' */
    }
    else if (rtb_DataTypeConversion_g == 4)
    {
        /* Outputs for IfAction SubSystem: '<S26>/Ti' incorporates:
         *  ActionPort: '<S149>/Action Port'
         */
        VDDR_ac_Ti_l(0.0F, 0.0F, &VDDR_ac_B.Merge_e, &VDDR_ac_B.Merge1_g,
                     &VDDR_ac_B.Merge3_a);

        /* End of Outputs for SubSystem: '<S26>/Ti' */
    }
    else if (rtb_DataTypeConversion_g == 5)
    {
        /* Outputs for IfAction SubSystem: '<S26>/To' incorporates:
         *  ActionPort: '<S152>/Action Port'
         */
        VDDR_ac_To_k(0.0F, 0.0F, &VDDR_ac_B.Merge_e, &VDDR_ac_B.Merge1_g,
                     &VDDR_ac_B.Merge3_a);

        /* End of Outputs for SubSystem: '<S26>/To' */
    }
    else if (rtb_DataTypeConversion_g == 6)
    {
        /* Outputs for IfAction SubSystem: '<S26>/Tof' incorporates:
         *  ActionPort: '<S153>/Action Port'
         */
        VDDR_ac_Tof_f(-99999.0F, 99999.0F, &VDDR_ac_B.Merge_e,
                      &VDDR_ac_B.Merge1_g, &VDDR_ac_B.Merge3_a);

        /* End of Outputs for SubSystem: '<S26>/Tof' */
    }
    else if (rtb_DataTypeConversion_g == 7)
    {
        /* Outputs for IfAction SubSystem: '<S26>/Tor' incorporates:
         *  ActionPort: '<S154>/Action Port'
         */
        VDDR_ac_Tor_h(-99999.0F, 99999.0F, &VDDR_ac_B.Merge_e,
                      &VDDR_ac_B.Merge1_g, &VDDR_ac_B.Merge3_a);

        /* End of Outputs for SubSystem: '<S26>/Tor' */
    }
    else if (rtb_DataTypeConversion_g == 8)
    {
        /* Outputs for IfAction SubSystem: '<S26>/Tlf' incorporates:
         *  ActionPort: '<S151>/Action Port'
         */
        VDDR_ac_Tlf_n(-99999.0F, 99999.0F, &VDDR_ac_B.Merge_e,
                      &VDDR_ac_B.Merge1_g, &VDDR_ac_B.Merge3_a);

        /* End of Outputs for SubSystem: '<S26>/Tlf' */
    }
    else if (rtb_DataTypeConversion_g == 9)
    {
        /* Outputs for IfAction SubSystem: '<S26>/Timp' incorporates:
         *  ActionPort: '<S150>/Action Port'
         */
        VDDR_ac_Timp_i(0.0F, 0.0F, &VDDR_ac_B.Merge_e, &VDDR_ac_B.Merge1_g,
                       &VDDR_ac_B.Merge3_a);

        /* End of Outputs for SubSystem: '<S26>/Timp' */
    }
    else if (rtb_DataTypeConversion_g == 10)
    {
        /* Outputs for IfAction SubSystem: '<S26>/Tc1' incorporates:
         *  ActionPort: '<S145>/Action Port'
         */
        VDDR_ac_Tc1_b(rtb_TmpSignalConversionAtVeTC_m,
                      rtb_TmpSignalConversionAtVeTC_g,
                      rtb_TmpSignalConversionAtVaTSXR[2],
                      rtb_TmpSignalConversionAtVeCSLR,
                      rtb_TmpSignalConversionAtVeHSCR, &VDDR_ac_B.Merge_e,
                      &VDDR_ac_B.Merge1_g, &VDDR_ac_B.Merge3_a);

        /* End of Outputs for SubSystem: '<S26>/Tc1' */
    }
    else if (rtb_DataTypeConversion_g == 11)
    {
        /* Outputs for IfAction SubSystem: '<S26>/Tc2' incorporates:
         *  ActionPort: '<S146>/Action Port'
         */
        VDDR_ac_Tc2_o(rtb_TmpSignalConversionAtVeTC_o,
                      rtb_TmpSignalConversionAtVeTC_h,
                      rtb_TmpSignalConversionAtVaTSXR[2],
                      rtb_TmpSignalConversionAtVeCS_d,
                      rtb_TmpSignalConversionAtVeHSCR, &VDDR_ac_B.Merge_e,
                      &VDDR_ac_B.Merge1_g, &VDDR_ac_B.Merge3_a);

        /* End of Outputs for SubSystem: '<S26>/Tc2' */
    }
    else if (rtb_DataTypeConversion_g == 12)
    {
        /* Outputs for IfAction SubSystem: '<S26>/Tc3' incorporates:
         *  ActionPort: '<S147>/Action Port'
         */
        VDDR_ac_Tc3_i(0.0F, rtb_TmpSignalConversionAtVaTSXR[2],
                      rtb_TmpSignalConversionAtVeC_db,
                      rtb_TmpSignalConversionAtVeHSCR, &VDDR_ac_B.Merge_e,
                      &VDDR_ac_B.Merge1_g, &VDDR_ac_B.Merge3_a);

        /* End of Outputs for SubSystem: '<S26>/Tc3' */
    }
    else if (rtb_DataTypeConversion_g == 13)
    {
        /* Outputs for IfAction SubSystem: '<S26>/Tc4' incorporates:
         *  ActionPort: '<S148>/Action Port'
         */
        VDDR_ac_Tc4_o(0.0F, rtb_TmpSignalConversionAtVaTSXR[2],
                      rtb_TmpSignalConversionAtVeCS_i,
                      rtb_TmpSignalConversionAtVeHSCR, &VDDR_ac_B.Merge_e,
                      &VDDR_ac_B.Merge1_g, &VDDR_ac_B.Merge3_a);

        /* End of Outputs for SubSystem: '<S26>/Tc4' */
    }
    else if (rtb_DataTypeConversion_g == 14)
    {
        /* Outputs for IfAction SubSystem: '<S26>/Ni' incorporates:
         *  ActionPort: '<S135>/Action Port'
         */
        VDDR_ac_Ni_b(0.0F, 0.0F, &VDDR_ac_B.Merge_e, &VDDR_ac_B.Merge1_g,
                     &VDDR_ac_B.Merge3_a);

        /* End of Outputs for SubSystem: '<S26>/Ni' */
    }
    else if (rtb_DataTypeConversion_g == 15)
    {
        /* Outputs for IfAction SubSystem: '<S26>/Nidot' incorporates:
         *  ActionPort: '<S136>/Action Port'
         */
        VDDR_ac_Nidot_g(0.0F, 0.0F, &VDDR_ac_B.Merge_e, &VDDR_ac_B.Merge1_g,
                        &VDDR_ac_B.Merge3_a);

        /* End of Outputs for SubSystem: '<S26>/Nidot' */
    }
    else if (rtb_DataTypeConversion_g == 16)
    {
        /* Outputs for IfAction SubSystem: '<S26>/No' incorporates:
         *  ActionPort: '<S137>/Action Port'
         */
        VDDR_ac_No_b(0.0F, 0.0F, &VDDR_ac_B.Merge_e, &VDDR_ac_B.Merge1_g,
                     &VDDR_ac_B.Merge3_a);

        /* End of Outputs for SubSystem: '<S26>/No' */
    }
    else if (rtb_DataTypeConversion_g == 17)
    {
        /* Outputs for IfAction SubSystem: '<S26>/Nodot' incorporates:
         *  ActionPort: '<S138>/Action Port'
         */
        VDDR_ac_Nodot_c(0.0F, 0.0F, &VDDR_ac_B.Merge_e, &VDDR_ac_B.Merge1_g,
                        &VDDR_ac_B.Merge3_a);

        /* End of Outputs for SubSystem: '<S26>/Nodot' */
    }
    else if (rtb_DataTypeConversion_g == 18)
    {
        /* Outputs for IfAction SubSystem: '<S26>/Nx' incorporates:
         *  ActionPort: '<S139>/Action Port'
         */
        VDDR_ac_Nx_k(0.0F, 0.0F, &VDDR_ac_B.Merge_e, &VDDR_ac_B.Merge1_g,
                     &VDDR_ac_B.Merge3_a);

        /* End of Outputs for SubSystem: '<S26>/Nx' */
    }
    else
    {
        if (rtb_DataTypeConversion_g == 20)
        {
            /* Outputs for IfAction SubSystem: '<S26>/Nxdot' incorporates:
             *  ActionPort: '<S140>/Action Port'
             */
            VDDR_ac_Nxdot_b(0.0F, 0.0F, &VDDR_ac_B.Merge_e, &VDDR_ac_B.Merge1_g,
                            &VDDR_ac_B.Merge3_a);

            /* End of Outputs for SubSystem: '<S26>/Nxdot' */
        }
    }

    /* End of If: '<S26>/If' */

    /* DataTypeConversion: '<S29>/Data Type Conversion' incorporates:
     *  DataTypeConversion: '<S27>/Data Type Conversion'
     */
    rtb_DataTypeConversion_g = (sint16)rtb_TmpSignalConversionAtVaTS_d[3];

    /* If: '<S27>/If' incorporates:
     *  Constant: '<S16>/Constant Value16'
     *  Constant: '<S16>/Constant Value4'
     *  Constant: '<S16>/Constant Value5'
     *  Constant: '<S23>/Constant Value1'
     *  Constant: '<S23>/Constant Value10'
     *  Constant: '<S23>/Constant Value11'
     *  Constant: '<S23>/Constant Value12'
     *  Constant: '<S23>/Constant Value19'
     *  Constant: '<S23>/Constant Value2'
     *  Constant: '<S23>/Constant Value20'
     *  Constant: '<S23>/Constant Value21'
     *  Constant: '<S23>/Constant Value22'
     *  Constant: '<S23>/Constant Value23'
     *  Constant: '<S23>/Constant Value24'
     *  Constant: '<S23>/Constant Value3'
     *  Constant: '<S23>/Constant Value4'
     *  Constant: '<S23>/Constant Value5'
     *  Constant: '<S23>/Constant Value6'
     *  Constant: '<S23>/Constant Value7'
     *  Constant: '<S23>/Constant Value8'
     *  Constant: '<S23>/Constant Value9'
     *  Selector: '<S184>/Ta2Tmx'
     *  SignalConversion: '<S23>/SignalConversion'
     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
     */
    if (rtb_DataTypeConversion_g == 1)
    {
        /* Outputs for IfAction SubSystem: '<S27>/Ta' incorporates:
         *  ActionPort: '<S185>/Action Port'
         */
        VDDR_ac_Ta_d(rtb_TmpSignalConversionAtVeMTQR,
                     rtb_TmpSignalConversionAtVeMT_n, &VDDR_ac_B.Merge_k,
                     &VDDR_ac_B.Merge1_a, &VDDR_ac_B.Merge3_p1);

        /* End of Outputs for SubSystem: '<S27>/Ta' */
    }
    else if (rtb_DataTypeConversion_g == 2)
    {
        /* Outputs for IfAction SubSystem: '<S27>/Tb' incorporates:
         *  ActionPort: '<S186>/Action Port'
         */
        VDDR_ac_Tb_o(rtb_TmpSignalConversionAtVeMT_l,
                     rtb_TmpSignalConversionAtVeM_n3, &VDDR_ac_B.Merge_k,
                     &VDDR_ac_B.Merge1_a, &VDDR_ac_B.Merge3_p1);

        /* End of Outputs for SubSystem: '<S27>/Tb' */
    }
    else if (rtb_DataTypeConversion_g == 3)
    {
        /* Outputs for IfAction SubSystem: '<S27>/Tc' incorporates:
         *  ActionPort: '<S187>/Action Port'
         */
        VDDR_ac_Tc_k(rtb_TmpSignalConversionAtVeMT_p,
                     rtb_TmpSignalConversionAtVeMT_e, &VDDR_ac_B.Merge_k,
                     &VDDR_ac_B.Merge1_a, &VDDR_ac_B.Merge3_p1);

        /* End of Outputs for SubSystem: '<S27>/Tc' */
    }
    else if (rtb_DataTypeConversion_g == 4)
    {
        /* Outputs for IfAction SubSystem: '<S27>/Ti' incorporates:
         *  ActionPort: '<S192>/Action Port'
         */
        VDDR_ac_Ti_l(0.0F, 0.0F, &VDDR_ac_B.Merge_k, &VDDR_ac_B.Merge1_a,
                     &VDDR_ac_B.Merge3_p1);

        /* End of Outputs for SubSystem: '<S27>/Ti' */
    }
    else if (rtb_DataTypeConversion_g == 5)
    {
        /* Outputs for IfAction SubSystem: '<S27>/To' incorporates:
         *  ActionPort: '<S195>/Action Port'
         */
        VDDR_ac_To_k(0.0F, 0.0F, &VDDR_ac_B.Merge_k, &VDDR_ac_B.Merge1_a,
                     &VDDR_ac_B.Merge3_p1);

        /* End of Outputs for SubSystem: '<S27>/To' */
    }
    else if (rtb_DataTypeConversion_g == 6)
    {
        /* Outputs for IfAction SubSystem: '<S27>/Tof' incorporates:
         *  ActionPort: '<S196>/Action Port'
         */
        VDDR_ac_Tof_f(-99999.0F, 99999.0F, &VDDR_ac_B.Merge_k,
                      &VDDR_ac_B.Merge1_a, &VDDR_ac_B.Merge3_p1);

        /* End of Outputs for SubSystem: '<S27>/Tof' */
    }
    else if (rtb_DataTypeConversion_g == 7)
    {
        /* Outputs for IfAction SubSystem: '<S27>/Tor' incorporates:
         *  ActionPort: '<S197>/Action Port'
         */
        VDDR_ac_Tor_h(-99999.0F, 99999.0F, &VDDR_ac_B.Merge_k,
                      &VDDR_ac_B.Merge1_a, &VDDR_ac_B.Merge3_p1);

        /* End of Outputs for SubSystem: '<S27>/Tor' */
    }
    else if (rtb_DataTypeConversion_g == 8)
    {
        /* Outputs for IfAction SubSystem: '<S27>/Tlf' incorporates:
         *  ActionPort: '<S194>/Action Port'
         */
        VDDR_ac_Tlf_n(-99999.0F, 99999.0F, &VDDR_ac_B.Merge_k,
                      &VDDR_ac_B.Merge1_a, &VDDR_ac_B.Merge3_p1);

        /* End of Outputs for SubSystem: '<S27>/Tlf' */
    }
    else if (rtb_DataTypeConversion_g == 9)
    {
        /* Outputs for IfAction SubSystem: '<S27>/Timp' incorporates:
         *  ActionPort: '<S193>/Action Port'
         */
        VDDR_ac_Timp_i(0.0F, 0.0F, &VDDR_ac_B.Merge_k, &VDDR_ac_B.Merge1_a,
                       &VDDR_ac_B.Merge3_p1);

        /* End of Outputs for SubSystem: '<S27>/Timp' */
    }
    else if (rtb_DataTypeConversion_g == 10)
    {
        /* Outputs for IfAction SubSystem: '<S27>/Tc1' incorporates:
         *  ActionPort: '<S188>/Action Port'
         */
        VDDR_ac_Tc1_b(rtb_TmpSignalConversionAtVeTC_m,
                      rtb_TmpSignalConversionAtVeTC_g,
                      rtb_TmpSignalConversionAtVaTSXR[3],
                      rtb_TmpSignalConversionAtVeCSLR,
                      rtb_TmpSignalConversionAtVeHSCR, &VDDR_ac_B.Merge_k,
                      &VDDR_ac_B.Merge1_a, &VDDR_ac_B.Merge3_p1);

        /* End of Outputs for SubSystem: '<S27>/Tc1' */
    }
    else if (rtb_DataTypeConversion_g == 11)
    {
        /* Outputs for IfAction SubSystem: '<S27>/Tc2' incorporates:
         *  ActionPort: '<S189>/Action Port'
         */
        VDDR_ac_Tc2_o(rtb_TmpSignalConversionAtVeTC_o,
                      rtb_TmpSignalConversionAtVeTC_h,
                      rtb_TmpSignalConversionAtVaTSXR[3],
                      rtb_TmpSignalConversionAtVeCS_d,
                      rtb_TmpSignalConversionAtVeHSCR, &VDDR_ac_B.Merge_k,
                      &VDDR_ac_B.Merge1_a, &VDDR_ac_B.Merge3_p1);

        /* End of Outputs for SubSystem: '<S27>/Tc2' */
    }
    else if (rtb_DataTypeConversion_g == 12)
    {
        /* Outputs for IfAction SubSystem: '<S27>/Tc3' incorporates:
         *  ActionPort: '<S190>/Action Port'
         */
        VDDR_ac_Tc3_i(0.0F, rtb_TmpSignalConversionAtVaTSXR[3],
                      rtb_TmpSignalConversionAtVeC_db,
                      rtb_TmpSignalConversionAtVeHSCR, &VDDR_ac_B.Merge_k,
                      &VDDR_ac_B.Merge1_a, &VDDR_ac_B.Merge3_p1);

        /* End of Outputs for SubSystem: '<S27>/Tc3' */
    }
    else if (rtb_DataTypeConversion_g == 13)
    {
        /* Outputs for IfAction SubSystem: '<S27>/Tc4' incorporates:
         *  ActionPort: '<S191>/Action Port'
         */
        VDDR_ac_Tc4_o(0.0F, rtb_TmpSignalConversionAtVaTSXR[3],
                      rtb_TmpSignalConversionAtVeCS_i,
                      rtb_TmpSignalConversionAtVeHSCR, &VDDR_ac_B.Merge_k,
                      &VDDR_ac_B.Merge1_a, &VDDR_ac_B.Merge3_p1);

        /* End of Outputs for SubSystem: '<S27>/Tc4' */
    }
    else if (rtb_DataTypeConversion_g == 14)
    {
        /* Outputs for IfAction SubSystem: '<S27>/Ni' incorporates:
         *  ActionPort: '<S178>/Action Port'
         */
        VDDR_ac_Ni_b(0.0F, 0.0F, &VDDR_ac_B.Merge_k, &VDDR_ac_B.Merge1_a,
                     &VDDR_ac_B.Merge3_p1);

        /* End of Outputs for SubSystem: '<S27>/Ni' */
    }
    else if (rtb_DataTypeConversion_g == 15)
    {
        /* Outputs for IfAction SubSystem: '<S27>/Nidot' incorporates:
         *  ActionPort: '<S179>/Action Port'
         */
        VDDR_ac_Nidot_g(0.0F, 0.0F, &VDDR_ac_B.Merge_k, &VDDR_ac_B.Merge1_a,
                        &VDDR_ac_B.Merge3_p1);

        /* End of Outputs for SubSystem: '<S27>/Nidot' */
    }
    else if (rtb_DataTypeConversion_g == 16)
    {
        /* Outputs for IfAction SubSystem: '<S27>/No' incorporates:
         *  ActionPort: '<S180>/Action Port'
         */
        VDDR_ac_No_b(0.0F, 0.0F, &VDDR_ac_B.Merge_k, &VDDR_ac_B.Merge1_a,
                     &VDDR_ac_B.Merge3_p1);

        /* End of Outputs for SubSystem: '<S27>/No' */
    }
    else if (rtb_DataTypeConversion_g == 17)
    {
        /* Outputs for IfAction SubSystem: '<S27>/Nodot' incorporates:
         *  ActionPort: '<S181>/Action Port'
         */
        VDDR_ac_Nodot_c(0.0F, 0.0F, &VDDR_ac_B.Merge_k, &VDDR_ac_B.Merge1_a,
                        &VDDR_ac_B.Merge3_p1);

        /* End of Outputs for SubSystem: '<S27>/Nodot' */
    }
    else if (rtb_DataTypeConversion_g == 18)
    {
        /* Outputs for IfAction SubSystem: '<S27>/Nx' incorporates:
         *  ActionPort: '<S182>/Action Port'
         */
        VDDR_ac_Nx_k(0.0F, 0.0F, &VDDR_ac_B.Merge_k, &VDDR_ac_B.Merge1_a,
                     &VDDR_ac_B.Merge3_p1);

        /* End of Outputs for SubSystem: '<S27>/Nx' */
    }
    else
    {
        if (rtb_DataTypeConversion_g == 20)
        {
            /* Outputs for IfAction SubSystem: '<S27>/Nxdot' incorporates:
             *  ActionPort: '<S183>/Action Port'
             */
            VDDR_ac_Nxdot_b(0.0F, 0.0F, &VDDR_ac_B.Merge_k, &VDDR_ac_B.Merge1_a,
                            &VDDR_ac_B.Merge3_p1);

            /* End of Outputs for SubSystem: '<S27>/Nxdot' */
        }
    }

    /* End of If: '<S27>/If' */

    /* DataTypeConversion: '<S29>/Data Type Conversion' incorporates:
     *  DataTypeConversion: '<S28>/Data Type Conversion'
     */
    rtb_DataTypeConversion_g = (sint16)rtb_TmpSignalConversionAtVaTS_d[4];

    /* If: '<S28>/If' incorporates:
     *  Constant: '<S16>/Constant Value16'
     *  Constant: '<S16>/Constant Value4'
     *  Constant: '<S16>/Constant Value5'
     *  Constant: '<S23>/Constant Value1'
     *  Constant: '<S23>/Constant Value10'
     *  Constant: '<S23>/Constant Value11'
     *  Constant: '<S23>/Constant Value12'
     *  Constant: '<S23>/Constant Value19'
     *  Constant: '<S23>/Constant Value2'
     *  Constant: '<S23>/Constant Value20'
     *  Constant: '<S23>/Constant Value21'
     *  Constant: '<S23>/Constant Value22'
     *  Constant: '<S23>/Constant Value23'
     *  Constant: '<S23>/Constant Value24'
     *  Constant: '<S23>/Constant Value3'
     *  Constant: '<S23>/Constant Value4'
     *  Constant: '<S23>/Constant Value5'
     *  Constant: '<S23>/Constant Value6'
     *  Constant: '<S23>/Constant Value7'
     *  Constant: '<S23>/Constant Value8'
     *  Constant: '<S23>/Constant Value9'
     *  Selector: '<S227>/Ta2Tmx'
     *  SignalConversion: '<S23>/SignalConversion'
     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
     */
    if (rtb_DataTypeConversion_g == 1)
    {
        /* Outputs for IfAction SubSystem: '<S28>/Ta' incorporates:
         *  ActionPort: '<S228>/Action Port'
         */
        VDDR_ac_Ta_d(rtb_TmpSignalConversionAtVeMTQR,
                     rtb_TmpSignalConversionAtVeMT_n, &VDDR_ac_B.Merge_b2,
                     &VDDR_ac_B.Merge1_p, &VDDR_ac_B.Merge3_e);

        /* End of Outputs for SubSystem: '<S28>/Ta' */
    }
    else if (rtb_DataTypeConversion_g == 2)
    {
        /* Outputs for IfAction SubSystem: '<S28>/Tb' incorporates:
         *  ActionPort: '<S229>/Action Port'
         */
        VDDR_ac_Tb_o(rtb_TmpSignalConversionAtVeMT_l,
                     rtb_TmpSignalConversionAtVeM_n3, &VDDR_ac_B.Merge_b2,
                     &VDDR_ac_B.Merge1_p, &VDDR_ac_B.Merge3_e);

        /* End of Outputs for SubSystem: '<S28>/Tb' */
    }
    else if (rtb_DataTypeConversion_g == 3)
    {
        /* Outputs for IfAction SubSystem: '<S28>/Tc' incorporates:
         *  ActionPort: '<S230>/Action Port'
         */
        VDDR_ac_Tc_k(rtb_TmpSignalConversionAtVeMT_p,
                     rtb_TmpSignalConversionAtVeMT_e, &VDDR_ac_B.Merge_b2,
                     &VDDR_ac_B.Merge1_p, &VDDR_ac_B.Merge3_e);

        /* End of Outputs for SubSystem: '<S28>/Tc' */
    }
    else if (rtb_DataTypeConversion_g == 4)
    {
        /* Outputs for IfAction SubSystem: '<S28>/Ti' incorporates:
         *  ActionPort: '<S235>/Action Port'
         */
        VDDR_ac_Ti_l(0.0F, 0.0F, &VDDR_ac_B.Merge_b2, &VDDR_ac_B.Merge1_p,
                     &VDDR_ac_B.Merge3_e);

        /* End of Outputs for SubSystem: '<S28>/Ti' */
    }
    else if (rtb_DataTypeConversion_g == 5)
    {
        /* Outputs for IfAction SubSystem: '<S28>/To' incorporates:
         *  ActionPort: '<S238>/Action Port'
         */
        VDDR_ac_To_k(0.0F, 0.0F, &VDDR_ac_B.Merge_b2, &VDDR_ac_B.Merge1_p,
                     &VDDR_ac_B.Merge3_e);

        /* End of Outputs for SubSystem: '<S28>/To' */
    }
    else if (rtb_DataTypeConversion_g == 6)
    {
        /* Outputs for IfAction SubSystem: '<S28>/Tof' incorporates:
         *  ActionPort: '<S239>/Action Port'
         */
        VDDR_ac_Tof_f(-99999.0F, 99999.0F, &VDDR_ac_B.Merge_b2,
                      &VDDR_ac_B.Merge1_p, &VDDR_ac_B.Merge3_e);

        /* End of Outputs for SubSystem: '<S28>/Tof' */
    }
    else if (rtb_DataTypeConversion_g == 7)
    {
        /* Outputs for IfAction SubSystem: '<S28>/Tor' incorporates:
         *  ActionPort: '<S240>/Action Port'
         */
        VDDR_ac_Tor_h(-99999.0F, 99999.0F, &VDDR_ac_B.Merge_b2,
                      &VDDR_ac_B.Merge1_p, &VDDR_ac_B.Merge3_e);

        /* End of Outputs for SubSystem: '<S28>/Tor' */
    }
    else if (rtb_DataTypeConversion_g == 8)
    {
        /* Outputs for IfAction SubSystem: '<S28>/Tlf' incorporates:
         *  ActionPort: '<S237>/Action Port'
         */
        VDDR_ac_Tlf_n(-99999.0F, 99999.0F, &VDDR_ac_B.Merge_b2,
                      &VDDR_ac_B.Merge1_p, &VDDR_ac_B.Merge3_e);

        /* End of Outputs for SubSystem: '<S28>/Tlf' */
    }
    else if (rtb_DataTypeConversion_g == 9)
    {
        /* Outputs for IfAction SubSystem: '<S28>/Timp' incorporates:
         *  ActionPort: '<S236>/Action Port'
         */
        VDDR_ac_Timp_i(0.0F, 0.0F, &VDDR_ac_B.Merge_b2, &VDDR_ac_B.Merge1_p,
                       &VDDR_ac_B.Merge3_e);

        /* End of Outputs for SubSystem: '<S28>/Timp' */
    }
    else if (rtb_DataTypeConversion_g == 10)
    {
        /* Outputs for IfAction SubSystem: '<S28>/Tc1' incorporates:
         *  ActionPort: '<S231>/Action Port'
         */
        VDDR_ac_Tc1_b(rtb_TmpSignalConversionAtVeTC_m,
                      rtb_TmpSignalConversionAtVeTC_g,
                      rtb_TmpSignalConversionAtVaTSXR[4],
                      rtb_TmpSignalConversionAtVeCSLR,
                      rtb_TmpSignalConversionAtVeHSCR, &VDDR_ac_B.Merge_b2,
                      &VDDR_ac_B.Merge1_p, &VDDR_ac_B.Merge3_e);

        /* End of Outputs for SubSystem: '<S28>/Tc1' */
    }
    else if (rtb_DataTypeConversion_g == 11)
    {
        /* Outputs for IfAction SubSystem: '<S28>/Tc2' incorporates:
         *  ActionPort: '<S232>/Action Port'
         */
        VDDR_ac_Tc2_o(rtb_TmpSignalConversionAtVeTC_o,
                      rtb_TmpSignalConversionAtVeTC_h,
                      rtb_TmpSignalConversionAtVaTSXR[4],
                      rtb_TmpSignalConversionAtVeCS_d,
                      rtb_TmpSignalConversionAtVeHSCR, &VDDR_ac_B.Merge_b2,
                      &VDDR_ac_B.Merge1_p, &VDDR_ac_B.Merge3_e);

        /* End of Outputs for SubSystem: '<S28>/Tc2' */
    }
    else if (rtb_DataTypeConversion_g == 12)
    {
        /* Outputs for IfAction SubSystem: '<S28>/Tc3' incorporates:
         *  ActionPort: '<S233>/Action Port'
         */
        VDDR_ac_Tc3_i(0.0F, rtb_TmpSignalConversionAtVaTSXR[4],
                      rtb_TmpSignalConversionAtVeC_db,
                      rtb_TmpSignalConversionAtVeHSCR, &VDDR_ac_B.Merge_b2,
                      &VDDR_ac_B.Merge1_p, &VDDR_ac_B.Merge3_e);

        /* End of Outputs for SubSystem: '<S28>/Tc3' */
    }
    else if (rtb_DataTypeConversion_g == 13)
    {
        /* Outputs for IfAction SubSystem: '<S28>/Tc4' incorporates:
         *  ActionPort: '<S234>/Action Port'
         */
        VDDR_ac_Tc4_o(0.0F, rtb_TmpSignalConversionAtVaTSXR[4],
                      rtb_TmpSignalConversionAtVeCS_i,
                      rtb_TmpSignalConversionAtVeHSCR, &VDDR_ac_B.Merge_b2,
                      &VDDR_ac_B.Merge1_p, &VDDR_ac_B.Merge3_e);

        /* End of Outputs for SubSystem: '<S28>/Tc4' */
    }
    else if (rtb_DataTypeConversion_g == 14)
    {
        /* Outputs for IfAction SubSystem: '<S28>/Ni' incorporates:
         *  ActionPort: '<S221>/Action Port'
         */
        VDDR_ac_Ni_b(0.0F, 0.0F, &VDDR_ac_B.Merge_b2, &VDDR_ac_B.Merge1_p,
                     &VDDR_ac_B.Merge3_e);

        /* End of Outputs for SubSystem: '<S28>/Ni' */
    }
    else if (rtb_DataTypeConversion_g == 15)
    {
        /* Outputs for IfAction SubSystem: '<S28>/Nidot' incorporates:
         *  ActionPort: '<S222>/Action Port'
         */
        VDDR_ac_Nidot_g(0.0F, 0.0F, &VDDR_ac_B.Merge_b2, &VDDR_ac_B.Merge1_p,
                        &VDDR_ac_B.Merge3_e);

        /* End of Outputs for SubSystem: '<S28>/Nidot' */
    }
    else if (rtb_DataTypeConversion_g == 16)
    {
        /* Outputs for IfAction SubSystem: '<S28>/No' incorporates:
         *  ActionPort: '<S223>/Action Port'
         */
        VDDR_ac_No_b(0.0F, 0.0F, &VDDR_ac_B.Merge_b2, &VDDR_ac_B.Merge1_p,
                     &VDDR_ac_B.Merge3_e);

        /* End of Outputs for SubSystem: '<S28>/No' */
    }
    else if (rtb_DataTypeConversion_g == 17)
    {
        /* Outputs for IfAction SubSystem: '<S28>/Nodot' incorporates:
         *  ActionPort: '<S224>/Action Port'
         */
        VDDR_ac_Nodot_c(0.0F, 0.0F, &VDDR_ac_B.Merge_b2, &VDDR_ac_B.Merge1_p,
                        &VDDR_ac_B.Merge3_e);

        /* End of Outputs for SubSystem: '<S28>/Nodot' */
    }
    else if (rtb_DataTypeConversion_g == 18)
    {
        /* Outputs for IfAction SubSystem: '<S28>/Nx' incorporates:
         *  ActionPort: '<S225>/Action Port'
         */
        VDDR_ac_Nx_k(0.0F, 0.0F, &VDDR_ac_B.Merge_b2, &VDDR_ac_B.Merge1_p,
                     &VDDR_ac_B.Merge3_e);

        /* End of Outputs for SubSystem: '<S28>/Nx' */
    }
    else
    {
        if (rtb_DataTypeConversion_g == 20)
        {
            /* Outputs for IfAction SubSystem: '<S28>/Nxdot' incorporates:
             *  ActionPort: '<S226>/Action Port'
             */
            VDDR_ac_Nxdot_b(0.0F, 0.0F, &VDDR_ac_B.Merge_b2, &VDDR_ac_B.Merge1_p,
                            &VDDR_ac_B.Merge3_e);

            /* End of Outputs for SubSystem: '<S28>/Nxdot' */
        }
    }

    /* End of If: '<S28>/If' */

    /* DataTypeConversion: '<S29>/Data Type Conversion' */
    rtb_DataTypeConversion_g = (sint16)rtb_TmpSignalConversionAtVaTS_d[5];

    /* If: '<S29>/If' incorporates:
     *  Constant: '<S16>/Constant Value16'
     *  Constant: '<S16>/Constant Value4'
     *  Constant: '<S16>/Constant Value5'
     *  Constant: '<S23>/Constant Value1'
     *  Constant: '<S23>/Constant Value10'
     *  Constant: '<S23>/Constant Value11'
     *  Constant: '<S23>/Constant Value12'
     *  Constant: '<S23>/Constant Value19'
     *  Constant: '<S23>/Constant Value2'
     *  Constant: '<S23>/Constant Value20'
     *  Constant: '<S23>/Constant Value21'
     *  Constant: '<S23>/Constant Value22'
     *  Constant: '<S23>/Constant Value23'
     *  Constant: '<S23>/Constant Value24'
     *  Constant: '<S23>/Constant Value3'
     *  Constant: '<S23>/Constant Value4'
     *  Constant: '<S23>/Constant Value5'
     *  Constant: '<S23>/Constant Value6'
     *  Constant: '<S23>/Constant Value7'
     *  Constant: '<S23>/Constant Value8'
     *  Constant: '<S23>/Constant Value9'
     *  Selector: '<S270>/Ta2Tmx'
     *  SignalConversion: '<S23>/SignalConversion'
     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
     */
    if (rtb_DataTypeConversion_g == 1)
    {
        /* Outputs for IfAction SubSystem: '<S29>/Ta' incorporates:
         *  ActionPort: '<S271>/Action Port'
         */
        VDDR_ac_Ta_d(rtb_TmpSignalConversionAtVeMTQR,
                     rtb_TmpSignalConversionAtVeMT_n, &VDDR_ac_B.Merge_g,
                     &VDDR_ac_B.Merge1_n, &VDDR_ac_B.Merge3_bj);

        /* End of Outputs for SubSystem: '<S29>/Ta' */
    }
    else if (rtb_DataTypeConversion_g == 2)
    {
        /* Outputs for IfAction SubSystem: '<S29>/Tb' incorporates:
         *  ActionPort: '<S272>/Action Port'
         */
        VDDR_ac_Tb_o(rtb_TmpSignalConversionAtVeMT_l,
                     rtb_TmpSignalConversionAtVeM_n3, &VDDR_ac_B.Merge_g,
                     &VDDR_ac_B.Merge1_n, &VDDR_ac_B.Merge3_bj);

        /* End of Outputs for SubSystem: '<S29>/Tb' */
    }
    else if (rtb_DataTypeConversion_g == 3)
    {
        /* Outputs for IfAction SubSystem: '<S29>/Tc' incorporates:
         *  ActionPort: '<S273>/Action Port'
         */
        VDDR_ac_Tc_k(rtb_TmpSignalConversionAtVeMT_p,
                     rtb_TmpSignalConversionAtVeMT_e, &VDDR_ac_B.Merge_g,
                     &VDDR_ac_B.Merge1_n, &VDDR_ac_B.Merge3_bj);

        /* End of Outputs for SubSystem: '<S29>/Tc' */
    }
    else if (rtb_DataTypeConversion_g == 4)
    {
        /* Outputs for IfAction SubSystem: '<S29>/Ti' incorporates:
         *  ActionPort: '<S278>/Action Port'
         */
        VDDR_ac_Ti_l(0.0F, 0.0F, &VDDR_ac_B.Merge_g, &VDDR_ac_B.Merge1_n,
                     &VDDR_ac_B.Merge3_bj);

        /* End of Outputs for SubSystem: '<S29>/Ti' */
    }
    else if (rtb_DataTypeConversion_g == 5)
    {
        /* Outputs for IfAction SubSystem: '<S29>/To' incorporates:
         *  ActionPort: '<S281>/Action Port'
         */
        VDDR_ac_To_k(0.0F, 0.0F, &VDDR_ac_B.Merge_g, &VDDR_ac_B.Merge1_n,
                     &VDDR_ac_B.Merge3_bj);

        /* End of Outputs for SubSystem: '<S29>/To' */
    }
    else if (rtb_DataTypeConversion_g == 6)
    {
        /* Outputs for IfAction SubSystem: '<S29>/Tof' incorporates:
         *  ActionPort: '<S282>/Action Port'
         */
        VDDR_ac_Tof_f(-99999.0F, 99999.0F, &VDDR_ac_B.Merge_g,
                      &VDDR_ac_B.Merge1_n, &VDDR_ac_B.Merge3_bj);

        /* End of Outputs for SubSystem: '<S29>/Tof' */
    }
    else if (rtb_DataTypeConversion_g == 7)
    {
        /* Outputs for IfAction SubSystem: '<S29>/Tor' incorporates:
         *  ActionPort: '<S283>/Action Port'
         */
        VDDR_ac_Tor_h(-99999.0F, 99999.0F, &VDDR_ac_B.Merge_g,
                      &VDDR_ac_B.Merge1_n, &VDDR_ac_B.Merge3_bj);

        /* End of Outputs for SubSystem: '<S29>/Tor' */
    }
    else if (rtb_DataTypeConversion_g == 8)
    {
        /* Outputs for IfAction SubSystem: '<S29>/Tlf' incorporates:
         *  ActionPort: '<S280>/Action Port'
         */
        VDDR_ac_Tlf_n(-99999.0F, 99999.0F, &VDDR_ac_B.Merge_g,
                      &VDDR_ac_B.Merge1_n, &VDDR_ac_B.Merge3_bj);

        /* End of Outputs for SubSystem: '<S29>/Tlf' */
    }
    else if (rtb_DataTypeConversion_g == 9)
    {
        /* Outputs for IfAction SubSystem: '<S29>/Timp' incorporates:
         *  ActionPort: '<S279>/Action Port'
         */
        VDDR_ac_Timp_i(0.0F, 0.0F, &VDDR_ac_B.Merge_g, &VDDR_ac_B.Merge1_n,
                       &VDDR_ac_B.Merge3_bj);

        /* End of Outputs for SubSystem: '<S29>/Timp' */
    }
    else if (rtb_DataTypeConversion_g == 10)
    {
        /* Outputs for IfAction SubSystem: '<S29>/Tc1' incorporates:
         *  ActionPort: '<S274>/Action Port'
         */
        VDDR_ac_Tc1_b(rtb_TmpSignalConversionAtVeTC_m,
                      rtb_TmpSignalConversionAtVeTC_g,
                      rtb_TmpSignalConversionAtVaTSXR[5],
                      rtb_TmpSignalConversionAtVeCSLR,
                      rtb_TmpSignalConversionAtVeHSCR, &VDDR_ac_B.Merge_g,
                      &VDDR_ac_B.Merge1_n, &VDDR_ac_B.Merge3_bj);

        /* End of Outputs for SubSystem: '<S29>/Tc1' */
    }
    else if (rtb_DataTypeConversion_g == 11)
    {
        /* Outputs for IfAction SubSystem: '<S29>/Tc2' incorporates:
         *  ActionPort: '<S275>/Action Port'
         */
        VDDR_ac_Tc2_o(rtb_TmpSignalConversionAtVeTC_o,
                      rtb_TmpSignalConversionAtVeTC_h,
                      rtb_TmpSignalConversionAtVaTSXR[5],
                      rtb_TmpSignalConversionAtVeCS_d,
                      rtb_TmpSignalConversionAtVeHSCR, &VDDR_ac_B.Merge_g,
                      &VDDR_ac_B.Merge1_n, &VDDR_ac_B.Merge3_bj);

        /* End of Outputs for SubSystem: '<S29>/Tc2' */
    }
    else if (rtb_DataTypeConversion_g == 12)
    {
        /* Outputs for IfAction SubSystem: '<S29>/Tc3' incorporates:
         *  ActionPort: '<S276>/Action Port'
         */
        VDDR_ac_Tc3_i(0.0F, rtb_TmpSignalConversionAtVaTSXR[5],
                      rtb_TmpSignalConversionAtVeC_db,
                      rtb_TmpSignalConversionAtVeHSCR, &VDDR_ac_B.Merge_g,
                      &VDDR_ac_B.Merge1_n, &VDDR_ac_B.Merge3_bj);

        /* End of Outputs for SubSystem: '<S29>/Tc3' */
    }
    else if (rtb_DataTypeConversion_g == 13)
    {
        /* Outputs for IfAction SubSystem: '<S29>/Tc4' incorporates:
         *  ActionPort: '<S277>/Action Port'
         */
        VDDR_ac_Tc4_o(0.0F, rtb_TmpSignalConversionAtVaTSXR[5],
                      rtb_TmpSignalConversionAtVeCS_i,
                      rtb_TmpSignalConversionAtVeHSCR, &VDDR_ac_B.Merge_g,
                      &VDDR_ac_B.Merge1_n, &VDDR_ac_B.Merge3_bj);

        /* End of Outputs for SubSystem: '<S29>/Tc4' */
    }
    else if (rtb_DataTypeConversion_g == 14)
    {
        /* Outputs for IfAction SubSystem: '<S29>/Ni' incorporates:
         *  ActionPort: '<S264>/Action Port'
         */
        VDDR_ac_Ni_b(0.0F, 0.0F, &VDDR_ac_B.Merge_g, &VDDR_ac_B.Merge1_n,
                     &VDDR_ac_B.Merge3_bj);

        /* End of Outputs for SubSystem: '<S29>/Ni' */
    }
    else if (rtb_DataTypeConversion_g == 15)
    {
        /* Outputs for IfAction SubSystem: '<S29>/Nidot' incorporates:
         *  ActionPort: '<S265>/Action Port'
         */
        VDDR_ac_Nidot_g(0.0F, 0.0F, &VDDR_ac_B.Merge_g, &VDDR_ac_B.Merge1_n,
                        &VDDR_ac_B.Merge3_bj);

        /* End of Outputs for SubSystem: '<S29>/Nidot' */
    }
    else if (rtb_DataTypeConversion_g == 16)
    {
        /* Outputs for IfAction SubSystem: '<S29>/No' incorporates:
         *  ActionPort: '<S266>/Action Port'
         */
        VDDR_ac_No_b(0.0F, 0.0F, &VDDR_ac_B.Merge_g, &VDDR_ac_B.Merge1_n,
                     &VDDR_ac_B.Merge3_bj);

        /* End of Outputs for SubSystem: '<S29>/No' */
    }
    else if (rtb_DataTypeConversion_g == 17)
    {
        /* Outputs for IfAction SubSystem: '<S29>/Nodot' incorporates:
         *  ActionPort: '<S267>/Action Port'
         */
        VDDR_ac_Nodot_c(0.0F, 0.0F, &VDDR_ac_B.Merge_g, &VDDR_ac_B.Merge1_n,
                        &VDDR_ac_B.Merge3_bj);

        /* End of Outputs for SubSystem: '<S29>/Nodot' */
    }
    else if (rtb_DataTypeConversion_g == 18)
    {
        /* Outputs for IfAction SubSystem: '<S29>/Nx' incorporates:
         *  ActionPort: '<S268>/Action Port'
         */
        VDDR_ac_Nx_k(0.0F, 0.0F, &VDDR_ac_B.Merge_g, &VDDR_ac_B.Merge1_n,
                     &VDDR_ac_B.Merge3_bj);

        /* End of Outputs for SubSystem: '<S29>/Nx' */
    }
    else
    {
        if (rtb_DataTypeConversion_g == 20)
        {
            /* Outputs for IfAction SubSystem: '<S29>/Nxdot' incorporates:
             *  ActionPort: '<S269>/Action Port'
             */
            VDDR_ac_Nxdot_b(0.0F, 0.0F, &VDDR_ac_B.Merge_g, &VDDR_ac_B.Merge1_n,
                            &VDDR_ac_B.Merge3_bj);

            /* End of Outputs for SubSystem: '<S29>/Nxdot' */
        }
    }

    /* End of If: '<S29>/If' */
    /* End of Outputs for S-Function (fcgen): '<S16>/FcnCallGen' */
    /* End of Outputs for SubSystem: '<S2>/VDCC_DataMngr' */

    /* Outputs for Function Call SubSystem: '<S2>/VDDC_CurTi' */
    /* SignalConversion generated from: '<S17>/VeMTQR_M_TcMin' incorporates:
     *  SignalConversion generated from: '<S17>/VeMTQR_M_TcMax'
     */
#if Rte_SysCon_Variant_OPTL_3MtrEnbl && Rte_SysCon_Variant_VDDR_1

    /* VariantMerge generated from: '<S17>/VeMTQR_M_TcMin' */
    rtb_VM_Conditional_Signal_VeM_m = rtb_TmpSignalConversionAtVeMT_p;

    /* VariantMerge generated from: '<S17>/VeMTQR_M_TcMax' */
    rtb_VM_Conditional_Signal_VeM_d = rtb_TmpSignalConversionAtVeMT_e;

#elif !Rte_SysCon_Variant_OPTL_3MtrEnbl || !Rte_SysCon_Variant_VDDR_1

    /* VariantMerge generated from: '<S17>/VeMTQR_M_TcMin' incorporates:
     *  SignalConversion generated from: '<S17>/VeMTQR_M_TcMin'
     */
    rtb_VM_Conditional_Signal_VeM_m = 0.0F;

#endif

    /* End of SignalConversion generated from: '<S17>/VeMTQR_M_TcMin' */

    /* SignalConversion generated from: '<S17>/VeHSCR_r_DonutSpaceCoefC1' incorporates:
     *  SignalConversion generated from: '<S17>/VeMTQR_M_TcMax'
     */
#if Rte_SysCon_Variant_OPTL_3MtrEnbl && Rte_SysCon_Variant_VDDR_1

    /* VariantMerge generated from: '<S17>/VeHSCR_r_DonutSpaceCoefC1' */
    rtb_VM_Conditional_Signal_VeH_h = rtb_TmpSignalConversionAtVeH_b2;

#elif !Rte_SysCon_Variant_OPTL_3MtrEnbl || !Rte_SysCon_Variant_VDDR_1

    /* VariantMerge generated from: '<S17>/VeMTQR_M_TcMax' incorporates:
     *  SignalConversion generated from: '<S17>/VeMTQR_M_TcMax'
     */
    rtb_VM_Conditional_Signal_VeM_d = 0.0F;

#endif

    /* End of SignalConversion generated from: '<S17>/VeHSCR_r_DonutSpaceCoefC1' */

    /* SignalConversion generated from: '<S17>/VeHSCR_r_DonutSpaceCoefC2' incorporates:
     *  SignalConversion generated from: '<S17>/VeHSCR_r_DonutSpaceCoefC1'
     */
#if Rte_SysCon_Variant_OPTL_3MtrEnbl && Rte_SysCon_Variant_VDDR_1

    /* VariantMerge generated from: '<S17>/VeHSCR_r_DonutSpaceCoefC2' */
    rtb_VM_Conditional_Signal_Ve_hr = rtb_TmpSignalConversionAtVeHS_l;

#elif !Rte_SysCon_Variant_OPTL_3MtrEnbl || !Rte_SysCon_Variant_VDDR_1

    /* VariantMerge generated from: '<S17>/VeHSCR_r_DonutSpaceCoefC1' incorporates:
     *  SignalConversion generated from: '<S17>/VeHSCR_r_DonutSpaceCoefC1'
     */
    rtb_VM_Conditional_Signal_VeH_h = 0.0F;

#endif

    /* End of SignalConversion generated from: '<S17>/VeHSCR_r_DonutSpaceCoefC2' */

    /* SignalConversion generated from: '<S17>/VeHSCR_r_DonutSpaceCoefCc' incorporates:
     *  SignalConversion generated from: '<S17>/VeHSCR_r_DonutSpaceCoefC2'
     */
#if Rte_SysCon_Variant_OPTL_3MtrEnbl && Rte_SysCon_Variant_VDDR_1

    /* VariantMerge generated from: '<S17>/VeHSCR_r_DonutSpaceCoefCc' */
    rtb_VM_Conditional_Signal_VeH_m = rtb_TmpSignalConversionAtVeHS_a;

#elif !Rte_SysCon_Variant_OPTL_3MtrEnbl || !Rte_SysCon_Variant_VDDR_1

    /* VariantMerge generated from: '<S17>/VeHSCR_r_DonutSpaceCoefC2' incorporates:
     *  SignalConversion generated from: '<S17>/VeHSCR_r_DonutSpaceCoefC2'
     */
    rtb_VM_Conditional_Signal_Ve_hr = 0.0F;

#endif

    /* End of SignalConversion generated from: '<S17>/VeHSCR_r_DonutSpaceCoefCc' */

    /* SignalConversion generated from: '<S17>/VeTSXR_e_HTDRToConstrnEqltyEqn' incorporates:
     *  SignalConversion generated from: '<S17>/VeHSCR_r_DonutSpaceCoefCc'
     */
#if Rte_SysCon_Variant_OPTL_3MtrEnbl && Rte_SysCon_Variant_VDDR_1

    /* VariantMerge generated from: '<S17>/VeTSXR_e_HTDRToConstrnEqltyEqn' incorporates:
     *  Inport: '<Root>/VeTSXR_e_HTDRToConstrnEqltyEqn'
     */
    (void)Rte_Read_VeTSXR_e_HTDRToConstrnEqltyEqn_Value
        (&rtb_VM_Conditional_Signal_VeT_k);

#elif !Rte_SysCon_Variant_OPTL_3MtrEnbl || !Rte_SysCon_Variant_VDDR_1

    /* VariantMerge generated from: '<S17>/VeHSCR_r_DonutSpaceCoefCc' incorporates:
     *  SignalConversion generated from: '<S17>/VeHSCR_r_DonutSpaceCoefCc'
     */
    rtb_VM_Conditional_Signal_VeH_m = 0.0F;

    /* VariantMerge generated from: '<S17>/VeTSXR_e_HTDRToConstrnEqltyEqn' incorporates:
     *  SignalConversion generated from: '<S17>/VeTSXR_e_HTDRToConstrnEqltyEqn'
     */
    rtb_VM_Conditional_Signal_VeT_k = CeTSXR_e_Second;

#endif

    /* End of SignalConversion generated from: '<S17>/VeTSXR_e_HTDRToConstrnEqltyEqn' */
    for (i = 0; i < 6; i++)
    {
        /* SignalConversion generated from: '<S17>/VaTSXR_e_HTDRToDepVars' */
#if Rte_SysCon_Variant_OPTL_3MtrEnbl && Rte_SysCon_Variant_VDDR_1

        /* VariantMerge generated from: '<S17>/VaTSXR_e_HTDRToDepVars' incorporates:
         *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrnDepvars'
         */
        rtb_VM_Conditional_Signal_VaT_j[i] = rtb_TmpSignalConversionAtVaTS_d[i];

#elif !Rte_SysCon_Variant_OPTL_3MtrEnbl || !Rte_SysCon_Variant_VDDR_1

        /* VariantMerge generated from: '<S17>/VaTSXR_e_HTDRToDepVars' incorporates:
         *  SignalConversion generated from: '<S17>/VaTSXR_e_HTDRToDepVars'
         */
        rtb_VM_Conditional_Signal_VaT_j[i] = CeTSXR_e_Ta;

#endif

        /* End of SignalConversion generated from: '<S17>/VaTSXR_e_HTDRToDepVars' */
    }

    /* SignalConversion generated from: '<S17>/VeMSPR_n_MtrC_Spd' incorporates:
     *  Inport: '<Root>/VeMSPR_n_MtrC_Spd'
     *  Inport: '<Root>/VeTITR_M_TcCLSum'
     *  SignalConversion generated from: '<S17>/VeTITR_M_TcCLSum'
     */
#if Rte_SysCon_Variant_OPTL_3MtrEnbl && Rte_SysCon_Variant_VDDR_1

    (void)Rte_Read_VeMSPR_n_MtrC_Spd_Value(&rtb_Ta2Tmx_i);
    (void)Rte_Read_VeTITR_M_TcCLSum_Value(&rtb_Tb2Tmx_o5);

#endif

    /* End of SignalConversion generated from: '<S17>/VeMSPR_n_MtrC_Spd' */

    /* If: '<S545>/If' incorporates:
     *  Constant: '<S546>/Constant'
     *  Constant: '<S547>/Constant'
     *  Logic: '<S545>/Logical1'
     *  RelationalOperator: '<S545>/Comparison2'
     *  RelationalOperator: '<S545>/Comparison4'
     */
    if ((((uint32)rtb_TmpSignalConversionAtVeTSXR) == CeTSXR_e_ModeGear) ||
            (((uint32)rtb_TmpSignalConversionAtVeTSXR) == CeTSXR_e_Gear))
    {
        /* Outputs for IfAction SubSystem: '<S545>/VDDC_CurTi_ModeGearContrTyp' incorporates:
         *  ActionPort: '<S548>/Action Port'
         */
        /* S-Function (fcgen): '<S550>/FcnCallGen' incorporates:
         *  SubSystem: '<S550>/VDDC_CurTi_MapEleMtrs'
         */
        /* Outputs for Atomic SubSystem: '<S3171>/OPTL_MapEleMtrs_Var' */
#if Rte_SysCon_Variant_OPTL_3MtrEnbl

        /* Outputs for Atomic SubSystem: '<S3173>/OPTL_MapEleMtrs_3MtrSys' */
        /* If: '<S3177>/If' incorporates:
         *  Constant: '<S3208>/Constant'
         *  Constant: '<S3209>/Constant'
         *  Logic: '<S3177>/Logical1'
         *  RelationalOperator: '<S3177>/Comparison2'
         *  RelationalOperator: '<S3177>/Comparison4'
         */
        if ((((uint32)rtb_TmpSignalConversionAtVeTSXR) == CeTSXR_e_ModeGear) ||
                (((uint32)rtb_TmpSignalConversionAtVeTSXR) == CeTSXR_e_Mode))
        {
            /* Outputs for IfAction SubSystem: '<S3177>/ThreeMotorSystem' incorporates:
             *  ActionPort: '<S3210>/Action Port'
             */
            /* If: '<S3210>/If' incorporates:
             *  Constant: '<S3220>/Constant'
             *  Constant: '<S3221>/Constant'
             *  RelationalOperator: '<S3210>/Comparison1'
             *  RelationalOperator: '<S3210>/Comparison4'
             */
            if (((uint32)rtb_TmpSignalConversionAtVeTSXR) == CeTSXR_e_Mode)
            {
                /* Outputs for IfAction SubSystem: '<S3210>/Mode' incorporates:
                 *  ActionPort: '<S3222>/Action Port'
                 */
                /* If: '<S3232>/If' incorporates:
                 *  Constant: '<S3238>/Constant'
                 *  Constant: '<S3239>/Constant'
                 *  Constant: '<S3240>/Constant'
                 *  Constant: '<S3241>/Constant'
                 *  Constant: '<S3242>/Constant'
                 *  Constant: '<S3243>/Constant'
                 *  RelationalOperator: '<S3232>/Comparison10'
                 *  RelationalOperator: '<S3232>/Comparison5'
                 *  RelationalOperator: '<S3232>/Comparison6'
                 *  RelationalOperator: '<S3232>/Comparison7'
                 *  RelationalOperator: '<S3232>/Comparison8'
                 *  RelationalOperator: '<S3232>/Comparison9'
                 */
                if (((uint32)rtb_VM_Conditional_Signal_VeT_k) == CeTSXR_e_First)
                {
                    /* Outputs for IfAction SubSystem: '<S3232>/Index1' incorporates:
                     *  ActionPort: '<S3244>/Action Port'
                     */
                    VDDR_ac_Index1(&VDDR_ac_B.Merge_di);

                    /* End of Outputs for SubSystem: '<S3232>/Index1' */
                }
                else if (((uint32)rtb_VM_Conditional_Signal_VeT_k) ==
                         CeTSXR_e_Second)
                {
                    /* Outputs for IfAction SubSystem: '<S3232>/Index2' incorporates:
                     *  ActionPort: '<S3245>/Action Port'
                     */
                    VDDR_ac_Index2(&VDDR_ac_B.Merge_di);

                    /* End of Outputs for SubSystem: '<S3232>/Index2' */
                }
                else if (((uint32)rtb_VM_Conditional_Signal_VeT_k) ==
                         CeTSXR_e_Third)
                {
                    /* Outputs for IfAction SubSystem: '<S3232>/Index3' incorporates:
                     *  ActionPort: '<S3246>/Action Port'
                     */
                    VDDR_ac_Index3(&VDDR_ac_B.Merge_di);

                    /* End of Outputs for SubSystem: '<S3232>/Index3' */
                }
                else if (((uint32)rtb_VM_Conditional_Signal_VeT_k) ==
                         CeTSXR_e_Fourth)
                {
                    /* Outputs for IfAction SubSystem: '<S3232>/Index4' incorporates:
                     *  ActionPort: '<S3247>/Action Port'
                     */
                    VDDR_ac_Index4(&VDDR_ac_B.Merge_di);

                    /* End of Outputs for SubSystem: '<S3232>/Index4' */
                }
                else if (((uint32)rtb_VM_Conditional_Signal_VeT_k) ==
                         CeTSXR_e_Fifth)
                {
                    /* Outputs for IfAction SubSystem: '<S3232>/Index5' incorporates:
                     *  ActionPort: '<S3248>/Action Port'
                     */
                    VDDR_ac_Index5(&VDDR_ac_B.Merge_di);

                    /* End of Outputs for SubSystem: '<S3232>/Index5' */
                }
                else
                {
                    if (((uint32)rtb_VM_Conditional_Signal_VeT_k) ==
                            CeTSXR_e_Sixth)
                    {
                        /* Outputs for IfAction SubSystem: '<S3232>/Index6' incorporates:
                         *  ActionPort: '<S3249>/Action Port'
                         */
                        VDDR_ac_Index6(&VDDR_ac_B.Merge_di);

                        /* End of Outputs for SubSystem: '<S3232>/Index6' */
                    }
                }

                /* End of If: '<S3232>/If' */

                /* Selector: '<S3232>/Selector' incorporates:
                 *  Selector: '<S3232>/Selector2'
                 *  VariantMerge generated from: '<S17>/VaTSXR_e_HTDRToDepVars'
                 */
                tmp_0 = rtb_VM_Conditional_Signal_VaT_j[((sint32)
                    VDDR_ac_B.Merge_di) - 1];

                /* If: '<S3222>/If' incorporates:
                 *  Constant: '<S3222>/Constant Value'
                 *  Constant: '<S3222>/Constant Value1'
                 *  Constant: '<S3236>/Constant'
                 *  Constant: '<S3237>/Constant'
                 *  Inport: '<S3234>/Tm1Coefs'
                 *  Inport: '<S3234>/Tm2Coefs'
                 *  Inport: '<S3234>/Tm3Coefs'
                 *  Inport: '<S3234>/Tm4Coefs'
                 *  Inport: '<S3234>/Tm5Coefs'
                 *  Inport: '<S3234>/Tm6Coefs'
                 *  Inport: '<S3235>/Tm1Coefs'
                 *  Inport: '<S3235>/Tm2Coefs'
                 *  Inport: '<S3235>/Tm3Coefs'
                 *  Inport: '<S3235>/Tm4Coefs'
                 *  Inport: '<S3235>/Tm5Coefs'
                 *  Inport: '<S3235>/Tm6Coefs'
                 *  Logic: '<S3222>/Logical'
                 *  Logic: '<S3222>/Logical1'
                 *  RelationalOperator: '<S3222>/Comparison1'
                 *  RelationalOperator: '<S3222>/Comparison4'
                 *  RelationalOperator: '<S3232>/Comparison2'
                 *  RelationalOperator: '<S3232>/Comparison4'
                 *  Selector: '<S3232>/Selector'
                 */
                if ((((sint32)VDDR_ac_B.Merge_di) == 1) && (((uint32)tmp_0) ==
                        CeTSXR_e_Ta))
                {
                    /* Outputs for IfAction SubSystem: '<S3222>/EQConst1_MtrAEq' incorporates:
                     *  ActionPort: '<S3234>/Action Port'
                     */
                    /* VariantMerge generated from: '<S3173>/TaMinOPTL' incorporates:
                     *  Gain: '<S3275>/Gain'
                     */
                    VeVDDC_M_TaMin_MapEleMtrs = rtb_VM_Conditional_Signal_VeM_m;

                    /* VariantMerge generated from: '<S3173>/TaMaxOPTL' incorporates:
                     *  Gain: '<S3283>/Gain'
                     */
                    VeVDDC_M_TaMax_MapEleMtrs = rtb_VM_Conditional_Signal_VeM_d;

                    /* VariantMerge generated from: '<S3173>/TbMinOPTL' incorporates:
                     *  Gain: '<S3265>/Gain'
                     */
                    VeVDDC_M_TbMin_MapEleMtrs = rtb_TmpSignalConversionAtVeMT_l;

                    /* VariantMerge generated from: '<S3173>/TbMaxOPTL' incorporates:
                     *  Gain: '<S3266>/Gain'
                     */
                    VeVDDC_M_TbMax_MapEleMtrs = rtb_TmpSignalConversionAtVeM_n3;

                    /* VariantMerge generated from: '<S3173>/TcMinMinOPTL' incorporates:
                     *  Gain: '<S3285>/Gain'
                     */
                    VeVDDC_M_TcMinMin_MapEleMtrs =
                        rtb_TmpSignalConversionAtVeMTQR;

                    /* VariantMerge generated from: '<S3173>/TcMaxMaxOPTL' incorporates:
                     *  Gain: '<S3286>/Gain'
                     */
                    VeVDDC_M_TcMaxMax_MapEleMtrs =
                        rtb_TmpSignalConversionAtVeMT_n;

                    /* VariantMerge generated from: '<S3173>/A1OPTL' incorporates:
                     *  Gain: '<S3290>/Gain'
                     */
                    VeVDDC_r_A1_MapEleMtrs = rtb_VM_Conditional_Signal_VeH_h;

                    /* VariantMerge generated from: '<S3173>/A2OPTL' incorporates:
                     *  Gain: '<S3267>/Gain'
                     */
                    VeVDDC_r_A2_MapEleMtrs = rtb_VM_Conditional_Signal_Ve_hr;

                    /* VariantMerge generated from: '<S3173>/CaOPTL' incorporates:
                     *  Gain: '<S3268>/Gain'
                     */
                    VeVDDC_r_Ca_MapEleMtrs = rtb_VM_Conditional_Signal_VeH_m;

                    /* VariantMerge generated from: '<S3173>/B1OPTL' incorporates:
                     *  Gain: '<S3287>/Gain'
                     */
                    VeVDDC_r_B1_MapEleMtrs = rtb_TmpSignalConversionAtVeHS_f;

                    /* VariantMerge generated from: '<S3173>/B2OPTL' incorporates:
                     *  Gain: '<S3288>/Gain'
                     */
                    VeVDDC_r_B2_MapEleMtrs = rtb_TmpSignalConversionAtVeHS_b;

                    /* VariantMerge generated from: '<S3173>/CbOPTL' incorporates:
                     *  Gain: '<S3289>/Gain'
                     */
                    VeVDDC_r_Cb_MapEleMtrs = rtb_TmpSignalConversionAtVeHS_i;

                    /* VariantMerge generated from: '<S3173>/C1OPTL' incorporates:
                     *  Gain: '<S3269>/Gain'
                     */
                    VeVDDC_r_C1_MapEleMtrs = rtb_TmpSignalConversionAtVeHSCR;

                    /* VariantMerge generated from: '<S3173>/C2OPTL' incorporates:
                     *  Gain: '<S3270>/Gain'
                     */
                    VeVDDC_r_C2_MapEleMtrs = rtb_TmpSignalConversionAtVeHS_h;

                    /* VariantMerge generated from: '<S3173>/CcOPTL' incorporates:
                     *  Gain: '<S3271>/Gain'
                     */
                    VeVDDC_r_Cc_MapEleMtrs = rtb_TmpSignalConversionAtVeHS_m;

                    /* Selector: '<S3259>/Tb2Tmx' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm3CoefOP[1] =
                        rtb_TmpSignalConversionAtVaTSXR[6];

                    /* Selector: '<S3259>/Ti2Tmx' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm3CoefOP[2] =
                        rtb_TmpSignalConversionAtVaTSXR[18];

                    /* Selector: '<S3259>/Ti2Tmx1' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm3CoefOP[0] =
                        rtb_TmpSignalConversionAtVaTSXR[12];

                    /* Selector: '<S3259>/To2Tmx' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm3CoefOP[3] =
                        rtb_TmpSignalConversionAtVaTSXR[24];

                    /* Selector: '<S3260>/Tb2Tmx' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm2CoefOP[1] =
                        rtb_TmpSignalConversionAtVaTSXR[7];

                    /* Selector: '<S3260>/Ti2Tmx' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm2CoefOP[2] =
                        rtb_TmpSignalConversionAtVaTSXR[19];

                    /* Selector: '<S3260>/Ti2Tmx1' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm2CoefOP[0] =
                        rtb_TmpSignalConversionAtVaTSXR[13];

                    /* Selector: '<S3260>/To2Tmx' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm2CoefOP[3] =
                        rtb_TmpSignalConversionAtVaTSXR[25];

                    /* Selector: '<S3261>/Tb2Tmx' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm1CoefOP[1] =
                        rtb_TmpSignalConversionAtVaTSXR[8];

                    /* Selector: '<S3261>/Ti2Tmx' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm1CoefOP[2] =
                        rtb_TmpSignalConversionAtVaTSXR[20];

                    /* Selector: '<S3261>/Ti2Tmx1' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm1CoefOP[0] =
                        rtb_TmpSignalConversionAtVaTSXR[14];

                    /* Selector: '<S3261>/To2Tmx' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm1CoefOP[3] =
                        rtb_TmpSignalConversionAtVaTSXR[26];

                    /* Selector: '<S3262>/Tb2Tmx' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm4CoefOP[1] =
                        rtb_TmpSignalConversionAtVaTSXR[9];

                    /* Selector: '<S3262>/Ti2Tmx' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm4CoefOP[2] =
                        rtb_TmpSignalConversionAtVaTSXR[21];

                    /* Selector: '<S3262>/Ti2Tmx1' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm4CoefOP[0] =
                        rtb_TmpSignalConversionAtVaTSXR[15];

                    /* Selector: '<S3262>/To2Tmx' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm4CoefOP[3] =
                        rtb_TmpSignalConversionAtVaTSXR[27];

                    /* Selector: '<S3263>/Tb2Tmx' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm5CoefOP[1] =
                        rtb_TmpSignalConversionAtVaTSXR[10];

                    /* Selector: '<S3263>/Ti2Tmx' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm5CoefOP[2] =
                        rtb_TmpSignalConversionAtVaTSXR[22];

                    /* Selector: '<S3263>/Ti2Tmx1' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm5CoefOP[0] =
                        rtb_TmpSignalConversionAtVaTSXR[16];

                    /* Selector: '<S3263>/To2Tmx' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm5CoefOP[3] =
                        rtb_TmpSignalConversionAtVaTSXR[28];

                    /* Selector: '<S3264>/Tb2Tmx' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm6CoefOP[1] =
                        rtb_TmpSignalConversionAtVaTSXR[11];

                    /* Selector: '<S3264>/Ti2Tmx' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm6CoefOP[2] =
                        rtb_TmpSignalConversionAtVaTSXR[23];

                    /* Selector: '<S3264>/Ti2Tmx1' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm6CoefOP[0] =
                        rtb_TmpSignalConversionAtVaTSXR[17];

                    /* Selector: '<S3264>/To2Tmx' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm6CoefOP[3] =
                        rtb_TmpSignalConversionAtVaTSXR[29];
                    VDDR_ac_B.VariantMergeForOutportTm3CoefOP[4] =
                        VDDR_ac_B.Merge_n;
                    VDDR_ac_B.VariantMergeForOutportTm3CoefOP[5] =
                        VDDR_ac_B.Merge1_d;
                    VDDR_ac_B.VariantMergeForOutportTm3CoefOP[6] =
                        VDDR_ac_B.Merge3_b1;
                    VDDR_ac_B.VariantMergeForOutportTm2CoefOP[4] =
                        VDDR_ac_B.Merge_i3;
                    VDDR_ac_B.VariantMergeForOutportTm2CoefOP[5] =
                        VDDR_ac_B.Merge1_dm;
                    VDDR_ac_B.VariantMergeForOutportTm2CoefOP[6] =
                        VDDR_ac_B.Merge3_l;
                    VDDR_ac_B.VariantMergeForOutportTm1CoefOP[4] =
                        VDDR_ac_B.Merge_e;
                    VDDR_ac_B.VariantMergeForOutportTm1CoefOP[5] =
                        VDDR_ac_B.Merge1_g;
                    VDDR_ac_B.VariantMergeForOutportTm1CoefOP[6] =
                        VDDR_ac_B.Merge3_a;
                    VDDR_ac_B.VariantMergeForOutportTm4CoefOP[4] =
                        VDDR_ac_B.Merge_k;
                    VDDR_ac_B.VariantMergeForOutportTm4CoefOP[5] =
                        VDDR_ac_B.Merge1_a;
                    VDDR_ac_B.VariantMergeForOutportTm4CoefOP[6] =
                        VDDR_ac_B.Merge3_p1;
                    VDDR_ac_B.VariantMergeForOutportTm5CoefOP[4] =
                        VDDR_ac_B.Merge_b2;
                    VDDR_ac_B.VariantMergeForOutportTm5CoefOP[5] =
                        VDDR_ac_B.Merge1_p;
                    VDDR_ac_B.VariantMergeForOutportTm5CoefOP[6] =
                        VDDR_ac_B.Merge3_e;
                    VDDR_ac_B.VariantMergeForOutportTm6CoefOP[4] =
                        VDDR_ac_B.Merge_g;
                    VDDR_ac_B.VariantMergeForOutportTm6CoefOP[5] =
                        VDDR_ac_B.Merge1_n;
                    VDDR_ac_B.VariantMergeForOutportTm6CoefOP[6] =
                        VDDR_ac_B.Merge3_bj;
                    for (i = 0; i < 6; i++)
                    {
                        /* SignalConversion generated from: '<S3234>/Selector1' */
                        rtb_TmpSignalConversionAtSele_f[i] = VDDR_ac_B.Product[i];
                    }

                    /* VariantMerge generated from: '<S3173>/TcTempFact' incorporates:
                     *  Inport: '<S3234>/Tm1Coefs'
                     *  Inport: '<S3234>/Tm2Coefs'
                     *  Inport: '<S3234>/Tm3Coefs'
                     *  Inport: '<S3234>/Tm4Coefs'
                     *  Inport: '<S3234>/Tm5Coefs'
                     *  Inport: '<S3234>/Tm6Coefs'
                     *  Selector: '<S3234>/Selector20'
                     *  SignalConversion generated from: '<S3234>/Selector1'
                     */
                    VDDR_ac_B.VariantMergeForOutportTcTempFac =
                        VDDR_ac_B.Switch_d;

                    /* VariantMerge generated from: '<S3173>/MiscOPTL' incorporates:
                     *  Constant: '<S3234>/Constant Value20'
                     *  Constant: '<S3234>/Constant Value22'
                     *  Constant: '<S3234>/Constant Value3'
                     *  Gain: '<S3284>/Gain'
                     *  Selector: '<S3234>/Selector1'
                     *  Selector: '<S3234>/Selector19'
                     *  Selector: '<S3234>/Selector21'
                     *  SignalConversion generated from: '<S3234>/Selector1'
                     */
                    VDDR_ac_B.VariantMergeForOutportMiscOPTL[0] =
                        rtb_TmpSignalConversionAtSele_f[2];
                    VDDR_ac_B.VariantMergeForOutportMiscOPTL[1] =
                        rtb_TmpSignalConversionAtSele_f[1];
                    VDDR_ac_B.VariantMergeForOutportMiscOPTL[2] =
                        rtb_TmpSignalConversionAtSele_f[0];
                    for (i = 0; i < 3; i++)
                    {
                        VDDR_ac_B.VariantMergeForOutportMiscOPTL[i + 3] =
                            VDDR_ac_B.Product[i + 3];
                    }

                    VDDR_ac_B.VariantMergeForOutportMiscOPTL[6] = rtb_MinMax3;
                    VDDR_ac_B.VariantMergeForOutportMiscOPTL[7] =
                        VDDR_ac_B.Switch_g;

                    /* VariantMerge generated from: '<S3173>/EqualityCase' incorporates:
                     *  Constant: '<S3234>/Constant Value1'
                     *  SignalConversion generated from: '<S3234>/EqualityCase'
                     */
                    VDDR_ac_B.VariantMergeForOutportEqualityC = 1U;

                    /* Merge: '<S3177>/Merge34' incorporates:
                     *  Constant: '<S3258>/Constant'
                     *  SignalConversion generated from: '<S3234>/EqualityEqnOut'
                     */
                    VDDR_ac_B.Merge34 = CeTSXR_e_Third;

                    /* End of Outputs for SubSystem: '<S3222>/EQConst1_MtrAEq' */
                }
                else if ((((sint32)VDDR_ac_B.Merge_di) == 3) && (((uint32)tmp_0)
                          == CeTSXR_e_Tc))
                {
                    /* Outputs for IfAction SubSystem: '<S3222>/EQConst3_MtrCEq' incorporates:
                     *  ActionPort: '<S3235>/Action Port'
                     */
                    /* VariantMerge generated from: '<S3173>/TaMinOPTL' incorporates:
                     *  Gain: '<S3308>/Gain'
                     */
                    VeVDDC_M_TaMin_MapEleMtrs = rtb_TmpSignalConversionAtVeMTQR;

                    /* VariantMerge generated from: '<S3173>/TaMaxOPTL' incorporates:
                     *  Gain: '<S3316>/Gain'
                     */
                    VeVDDC_M_TaMax_MapEleMtrs = rtb_TmpSignalConversionAtVeMT_n;

                    /* VariantMerge generated from: '<S3173>/TbMinOPTL' incorporates:
                     *  Gain: '<S3298>/Gain'
                     */
                    VeVDDC_M_TbMin_MapEleMtrs = rtb_TmpSignalConversionAtVeMT_l;

                    /* VariantMerge generated from: '<S3173>/TbMaxOPTL' incorporates:
                     *  Gain: '<S3299>/Gain'
                     */
                    VeVDDC_M_TbMax_MapEleMtrs = rtb_TmpSignalConversionAtVeM_n3;

                    /* VariantMerge generated from: '<S3173>/TcMinMinOPTL' incorporates:
                     *  Gain: '<S3318>/Gain'
                     */
                    VeVDDC_M_TcMinMin_MapEleMtrs =
                        rtb_VM_Conditional_Signal_VeM_m;

                    /* VariantMerge generated from: '<S3173>/TcMaxMaxOPTL' incorporates:
                     *  Gain: '<S3319>/Gain'
                     */
                    VeVDDC_M_TcMaxMax_MapEleMtrs =
                        rtb_VM_Conditional_Signal_VeM_d;

                    /* VariantMerge generated from: '<S3173>/A1OPTL' incorporates:
                     *  Gain: '<S3323>/Gain'
                     */
                    VeVDDC_r_A1_MapEleMtrs = rtb_TmpSignalConversionAtVeHSCR;

                    /* VariantMerge generated from: '<S3173>/A2OPTL' incorporates:
                     *  Gain: '<S3300>/Gain'
                     */
                    VeVDDC_r_A2_MapEleMtrs = rtb_TmpSignalConversionAtVeHS_h;

                    /* VariantMerge generated from: '<S3173>/CaOPTL' incorporates:
                     *  Gain: '<S3301>/Gain'
                     */
                    VeVDDC_r_Ca_MapEleMtrs = rtb_TmpSignalConversionAtVeHS_m;

                    /* VariantMerge generated from: '<S3173>/B1OPTL' incorporates:
                     *  Gain: '<S3320>/Gain'
                     */
                    VeVDDC_r_B1_MapEleMtrs = rtb_TmpSignalConversionAtVeHS_f;

                    /* VariantMerge generated from: '<S3173>/B2OPTL' incorporates:
                     *  Gain: '<S3321>/Gain'
                     */
                    VeVDDC_r_B2_MapEleMtrs = rtb_TmpSignalConversionAtVeHS_b;

                    /* VariantMerge generated from: '<S3173>/CbOPTL' incorporates:
                     *  Gain: '<S3322>/Gain'
                     */
                    VeVDDC_r_Cb_MapEleMtrs = rtb_TmpSignalConversionAtVeHS_i;

                    /* VariantMerge generated from: '<S3173>/C1OPTL' incorporates:
                     *  Gain: '<S3302>/Gain'
                     */
                    VeVDDC_r_C1_MapEleMtrs = rtb_VM_Conditional_Signal_VeH_h;

                    /* VariantMerge generated from: '<S3173>/C2OPTL' incorporates:
                     *  Gain: '<S3303>/Gain'
                     */
                    VeVDDC_r_C2_MapEleMtrs = rtb_VM_Conditional_Signal_Ve_hr;

                    /* VariantMerge generated from: '<S3173>/CcOPTL' incorporates:
                     *  Gain: '<S3304>/Gain'
                     */
                    VeVDDC_r_Cc_MapEleMtrs = rtb_VM_Conditional_Signal_VeH_m;

                    /* Selector: '<S3292>/Ta2Tmx' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm1CoefOP[0] =
                        rtb_TmpSignalConversionAtVaTSXR[0];

                    /* Selector: '<S3292>/Tb2Tmx' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm1CoefOP[1] =
                        rtb_TmpSignalConversionAtVaTSXR[6];

                    /* Selector: '<S3292>/Ti2Tmx' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm1CoefOP[2] =
                        rtb_TmpSignalConversionAtVaTSXR[18];

                    /* Selector: '<S3292>/To2Tmx' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm1CoefOP[3] =
                        rtb_TmpSignalConversionAtVaTSXR[24];

                    /* Selector: '<S3293>/Ta2Tmx' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm2CoefOP[0] =
                        rtb_TmpSignalConversionAtVaTSXR[1];

                    /* Selector: '<S3293>/Tb2Tmx' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm2CoefOP[1] =
                        rtb_TmpSignalConversionAtVaTSXR[7];

                    /* Selector: '<S3293>/Ti2Tmx' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm2CoefOP[2] =
                        rtb_TmpSignalConversionAtVaTSXR[19];

                    /* Selector: '<S3293>/To2Tmx' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm2CoefOP[3] =
                        rtb_TmpSignalConversionAtVaTSXR[25];

                    /* Selector: '<S3294>/Ta2Tmx' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm3CoefOP[0] =
                        rtb_TmpSignalConversionAtVaTSXR[2];

                    /* Selector: '<S3294>/Tb2Tmx' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm3CoefOP[1] =
                        rtb_TmpSignalConversionAtVaTSXR[8];

                    /* Selector: '<S3294>/Ti2Tmx' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm3CoefOP[2] =
                        rtb_TmpSignalConversionAtVaTSXR[20];

                    /* Selector: '<S3294>/To2Tmx' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm3CoefOP[3] =
                        rtb_TmpSignalConversionAtVaTSXR[26];

                    /* Selector: '<S3295>/Ta2Tmx' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm4CoefOP[0] =
                        rtb_TmpSignalConversionAtVaTSXR[3];

                    /* Selector: '<S3295>/Tb2Tmx' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm4CoefOP[1] =
                        rtb_TmpSignalConversionAtVaTSXR[9];

                    /* Selector: '<S3295>/Ti2Tmx' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm4CoefOP[2] =
                        rtb_TmpSignalConversionAtVaTSXR[21];

                    /* Selector: '<S3295>/To2Tmx' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm4CoefOP[3] =
                        rtb_TmpSignalConversionAtVaTSXR[27];

                    /* Selector: '<S3296>/Ta2Tmx' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm5CoefOP[0] =
                        rtb_TmpSignalConversionAtVaTSXR[4];

                    /* Selector: '<S3296>/Tb2Tmx' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm5CoefOP[1] =
                        rtb_TmpSignalConversionAtVaTSXR[10];

                    /* Selector: '<S3296>/Ti2Tmx' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm5CoefOP[2] =
                        rtb_TmpSignalConversionAtVaTSXR[22];

                    /* Selector: '<S3296>/To2Tmx' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm5CoefOP[3] =
                        rtb_TmpSignalConversionAtVaTSXR[28];

                    /* Selector: '<S3297>/Ta2Tmx' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm6CoefOP[0] =
                        rtb_TmpSignalConversionAtVaTSXR[5];

                    /* Selector: '<S3297>/Tb2Tmx' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm6CoefOP[1] =
                        rtb_TmpSignalConversionAtVaTSXR[11];

                    /* Selector: '<S3297>/Ti2Tmx' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm6CoefOP[2] =
                        rtb_TmpSignalConversionAtVaTSXR[23];

                    /* Selector: '<S3297>/To2Tmx' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm6CoefOP[3] =
                        rtb_TmpSignalConversionAtVaTSXR[29];
                    VDDR_ac_B.VariantMergeForOutportTm1CoefOP[4] =
                        VDDR_ac_B.Merge_n;
                    VDDR_ac_B.VariantMergeForOutportTm1CoefOP[5] =
                        VDDR_ac_B.Merge1_d;
                    VDDR_ac_B.VariantMergeForOutportTm1CoefOP[6] =
                        VDDR_ac_B.Merge3_b1;
                    VDDR_ac_B.VariantMergeForOutportTm2CoefOP[4] =
                        VDDR_ac_B.Merge_i3;
                    VDDR_ac_B.VariantMergeForOutportTm2CoefOP[5] =
                        VDDR_ac_B.Merge1_dm;
                    VDDR_ac_B.VariantMergeForOutportTm2CoefOP[6] =
                        VDDR_ac_B.Merge3_l;
                    VDDR_ac_B.VariantMergeForOutportTm3CoefOP[4] =
                        VDDR_ac_B.Merge_e;
                    VDDR_ac_B.VariantMergeForOutportTm3CoefOP[5] =
                        VDDR_ac_B.Merge1_g;
                    VDDR_ac_B.VariantMergeForOutportTm3CoefOP[6] =
                        VDDR_ac_B.Merge3_a;
                    VDDR_ac_B.VariantMergeForOutportTm4CoefOP[4] =
                        VDDR_ac_B.Merge_k;
                    VDDR_ac_B.VariantMergeForOutportTm4CoefOP[5] =
                        VDDR_ac_B.Merge1_a;
                    VDDR_ac_B.VariantMergeForOutportTm4CoefOP[6] =
                        VDDR_ac_B.Merge3_p1;
                    VDDR_ac_B.VariantMergeForOutportTm5CoefOP[4] =
                        VDDR_ac_B.Merge_b2;
                    VDDR_ac_B.VariantMergeForOutportTm5CoefOP[5] =
                        VDDR_ac_B.Merge1_p;
                    VDDR_ac_B.VariantMergeForOutportTm5CoefOP[6] =
                        VDDR_ac_B.Merge3_e;
                    VDDR_ac_B.VariantMergeForOutportTm6CoefOP[4] =
                        VDDR_ac_B.Merge_g;
                    VDDR_ac_B.VariantMergeForOutportTm6CoefOP[5] =
                        VDDR_ac_B.Merge1_n;
                    VDDR_ac_B.VariantMergeForOutportTm6CoefOP[6] =
                        VDDR_ac_B.Merge3_bj;

                    /* SignalConversion generated from: '<S3235>/Selector20' incorporates:
                     *  Inport: '<S3235>/Tm1Coefs'
                     *  Inport: '<S3235>/Tm2Coefs'
                     *  Inport: '<S3235>/Tm3Coefs'
                     *  Inport: '<S3235>/Tm4Coefs'
                     *  Inport: '<S3235>/Tm5Coefs'
                     *  Inport: '<S3235>/Tm6Coefs'
                     */
                    rtb_TmpSignalConversionAtSele_f[8] = rtb_MinMax3;
                    for (i = 0; i < 6; i++)
                    {
                        rtb_TmpSignalConversionAtSele_f[i] = VDDR_ac_B.Product[i];

                        /* VariantMerge generated from: '<S3173>/MiscOPTL' incorporates:
                         *  Gain: '<S3317>/Gain'
                         */
                        VDDR_ac_B.VariantMergeForOutportMiscOPTL[i] =
                            VDDR_ac_B.Product[i];
                    }

                    /* VariantMerge generated from: '<S3173>/TcTempFact' incorporates:
                     *  Constant: '<S3235>/Constant Value21'
                     *  Selector: '<S3235>/Selector20'
                     */
                    VDDR_ac_B.VariantMergeForOutportTcTempFac =
                        rtb_TmpSignalConversionAtSele_f[8];

                    /* VariantMerge generated from: '<S3173>/MiscOPTL' incorporates:
                     *  Gain: '<S3317>/Gain'
                     */
                    VDDR_ac_B.VariantMergeForOutportMiscOPTL[6] =
                        VDDR_ac_B.Switch_d;
                    VDDR_ac_B.VariantMergeForOutportMiscOPTL[7] =
                        VDDR_ac_B.Switch_g;

                    /* VariantMerge generated from: '<S3173>/EqualityCase' incorporates:
                     *  Constant: '<S3235>/Constant Value1'
                     *  SignalConversion generated from: '<S3235>/EqualityCase'
                     */
                    VDDR_ac_B.VariantMergeForOutportEqualityC = 3U;

                    /* Merge: '<S3177>/Merge34' incorporates:
                     *  Constant: '<S3291>/Constant'
                     *  SignalConversion generated from: '<S3235>/EqualityEqnOut'
                     */
                    VDDR_ac_B.Merge34 = CeTSXR_e_Third;

                    /* End of Outputs for SubSystem: '<S3222>/EQConst3_MtrCEq' */
                }
                else
                {
                    /* Outputs for IfAction SubSystem: '<S3222>/ELSE' incorporates:
                     *  ActionPort: '<S3233>/Action Port'
                     */
                    VDDR_ac_ELSE(rtb_TmpSignalConversionAtVaTSXR,
                                 VDDR_ac_B.Merge_n, VDDR_ac_B.Merge1_d,
                                 VDDR_ac_B.Merge3_b1, VDDR_ac_B.Merge_i3,
                                 VDDR_ac_B.Merge1_dm, VDDR_ac_B.Merge3_l,
                                 VDDR_ac_B.Merge_e, VDDR_ac_B.Merge1_g,
                                 VDDR_ac_B.Merge3_a, VDDR_ac_B.Merge_k,
                                 VDDR_ac_B.Merge1_a, VDDR_ac_B.Merge3_p1,
                                 VDDR_ac_B.Merge_b2, VDDR_ac_B.Merge1_p,
                                 VDDR_ac_B.Merge3_e, VDDR_ac_B.Merge_g,
                                 VDDR_ac_B.Merge1_n, VDDR_ac_B.Merge3_bj,
                                 VDDR_ac_B.Product, VDDR_ac_B.Switch_d,
                                 VDDR_ac_B.Switch_g,
                                 (&(VeVDDC_M_TaMin_MapEleMtrs)),
                                 (&(VeVDDC_M_TaMax_MapEleMtrs)),
                                 (&(VeVDDC_M_TbMin_MapEleMtrs)),
                                 (&(VeVDDC_M_TbMax_MapEleMtrs)),
                                 (&(VeVDDC_M_TcMinMin_MapEleMtrs)),
                                 (&(VeVDDC_M_TcMaxMax_MapEleMtrs)),
                                 (&(VeVDDC_r_A1_MapEleMtrs)),
                                 (&(VeVDDC_r_A2_MapEleMtrs)),
                                 (&(VeVDDC_r_Ca_MapEleMtrs)),
                                 (&(VeVDDC_r_B1_MapEleMtrs)),
                                 (&(VeVDDC_r_B2_MapEleMtrs)),
                                 (&(VeVDDC_r_Cb_MapEleMtrs)),
                                 (&(VeVDDC_r_C1_MapEleMtrs)),
                                 (&(VeVDDC_r_C2_MapEleMtrs)),
                                 (&(VeVDDC_r_Cc_MapEleMtrs)),
                                 &VDDR_ac_B.VariantMergeForOutportTm1CoefOP[0],
                                 &VDDR_ac_B.VariantMergeForOutportTm1CoefOP[1],
                                 &VDDR_ac_B.VariantMergeForOutportTm1CoefOP[2],
                                 &VDDR_ac_B.VariantMergeForOutportTm1CoefOP[3],
                                 &VDDR_ac_B.VariantMergeForOutportTm1CoefOP[4],
                                 &VDDR_ac_B.VariantMergeForOutportTm2CoefOP[0],
                                 &VDDR_ac_B.VariantMergeForOutportTm2CoefOP[1],
                                 &VDDR_ac_B.VariantMergeForOutportTm2CoefOP[2],
                                 &VDDR_ac_B.VariantMergeForOutportTm2CoefOP[3],
                                 &VDDR_ac_B.VariantMergeForOutportTm2CoefOP[4],
                                 &VDDR_ac_B.VariantMergeForOutportTm3CoefOP[0],
                                 &VDDR_ac_B.VariantMergeForOutportTm3CoefOP[1],
                                 &VDDR_ac_B.VariantMergeForOutportTm3CoefOP[2],
                                 &VDDR_ac_B.VariantMergeForOutportTm3CoefOP[3],
                                 &VDDR_ac_B.VariantMergeForOutportTm3CoefOP[4],
                                 &VDDR_ac_B.VariantMergeForOutportTm4CoefOP[0],
                                 &VDDR_ac_B.VariantMergeForOutportTm4CoefOP[1],
                                 &VDDR_ac_B.VariantMergeForOutportTm4CoefOP[2],
                                 &VDDR_ac_B.VariantMergeForOutportTm4CoefOP[3],
                                 &VDDR_ac_B.VariantMergeForOutportTm4CoefOP[4],
                                 &VDDR_ac_B.VariantMergeForOutportTm5CoefOP[0],
                                 &VDDR_ac_B.VariantMergeForOutportTm5CoefOP[1],
                                 &VDDR_ac_B.VariantMergeForOutportTm5CoefOP[2],
                                 &VDDR_ac_B.VariantMergeForOutportTm5CoefOP[3],
                                 &VDDR_ac_B.VariantMergeForOutportTm5CoefOP[4],
                                 &VDDR_ac_B.VariantMergeForOutportTm6CoefOP[0],
                                 &VDDR_ac_B.VariantMergeForOutportTm6CoefOP[1],
                                 &VDDR_ac_B.VariantMergeForOutportTm6CoefOP[2],
                                 &VDDR_ac_B.VariantMergeForOutportTm6CoefOP[3],
                                 &VDDR_ac_B.VariantMergeForOutportTm6CoefOP[4],
                                 &rtb_Merge21, &rtb_Merge22, &rtb_Merge23,
                                 &rtb_Merge24, &rtb_Merge1_dln, &rtb_Merge2_hv,
                                 &rtb_Merge6_k, &rtb_Merge7_b, &rtb_Merge10,
                                 &rtb_VM_Conditional_Signal_VeM_m,
                                 VDDR_ac_B.VariantMergeForOutportMiscOPTL,
                                 &VDDR_ac_B.VariantMergeForOutportTcTempFac,
                                 &VDDR_ac_B.VariantMergeForOutportEqualityC,
                                 &VDDR_ac_B.Merge34);

                    /* End of Outputs for SubSystem: '<S3222>/ELSE' */
                }

                /* End of If: '<S3222>/If' */
                /* End of Outputs for SubSystem: '<S3210>/Mode' */
            }
            else if (((uint32)rtb_TmpSignalConversionAtVeTSXR) ==
                     CeTSXR_e_ModeGear)
            {
                /* Outputs for IfAction SubSystem: '<S3210>/ModeGear' incorporates:
                 *  ActionPort: '<S3223>/Action Port'
                 */
                /* If: '<S3324>/If' incorporates:
                 *  Constant: '<S3329>/Constant'
                 *  Constant: '<S3330>/Constant'
                 *  Constant: '<S3331>/Constant'
                 *  Constant: '<S3332>/Constant'
                 *  Constant: '<S3333>/Constant'
                 *  Constant: '<S3334>/Constant'
                 *  RelationalOperator: '<S3324>/Comparison10'
                 *  RelationalOperator: '<S3324>/Comparison5'
                 *  RelationalOperator: '<S3324>/Comparison6'
                 *  RelationalOperator: '<S3324>/Comparison7'
                 *  RelationalOperator: '<S3324>/Comparison8'
                 *  RelationalOperator: '<S3324>/Comparison9'
                 */
                if (((uint32)rtb_VM_Conditional_Signal_VeT_k) == CeTSXR_e_First)
                {
                    /* Outputs for IfAction SubSystem: '<S3324>/Index1' incorporates:
                     *  ActionPort: '<S3335>/Action Port'
                     */
                    VDDR_ac_Index1(&VDDR_ac_B.Merge_fq);

                    /* End of Outputs for SubSystem: '<S3324>/Index1' */
                }
                else if (((uint32)rtb_VM_Conditional_Signal_VeT_k) ==
                         CeTSXR_e_Second)
                {
                    /* Outputs for IfAction SubSystem: '<S3324>/Index2' incorporates:
                     *  ActionPort: '<S3336>/Action Port'
                     */
                    VDDR_ac_Index2(&VDDR_ac_B.Merge_fq);

                    /* End of Outputs for SubSystem: '<S3324>/Index2' */
                }
                else if (((uint32)rtb_VM_Conditional_Signal_VeT_k) ==
                         CeTSXR_e_Third)
                {
                    /* Outputs for IfAction SubSystem: '<S3324>/Index3' incorporates:
                     *  ActionPort: '<S3337>/Action Port'
                     */
                    VDDR_ac_Index3(&VDDR_ac_B.Merge_fq);

                    /* End of Outputs for SubSystem: '<S3324>/Index3' */
                }
                else if (((uint32)rtb_VM_Conditional_Signal_VeT_k) ==
                         CeTSXR_e_Fourth)
                {
                    /* Outputs for IfAction SubSystem: '<S3324>/Index4' incorporates:
                     *  ActionPort: '<S3338>/Action Port'
                     */
                    VDDR_ac_Index4(&VDDR_ac_B.Merge_fq);

                    /* End of Outputs for SubSystem: '<S3324>/Index4' */
                }
                else if (((uint32)rtb_VM_Conditional_Signal_VeT_k) ==
                         CeTSXR_e_Fifth)
                {
                    /* Outputs for IfAction SubSystem: '<S3324>/Index5' incorporates:
                     *  ActionPort: '<S3339>/Action Port'
                     */
                    VDDR_ac_Index5(&VDDR_ac_B.Merge_fq);

                    /* End of Outputs for SubSystem: '<S3324>/Index5' */
                }
                else
                {
                    if (((uint32)rtb_VM_Conditional_Signal_VeT_k) ==
                            CeTSXR_e_Sixth)
                    {
                        /* Outputs for IfAction SubSystem: '<S3324>/Index6' incorporates:
                         *  ActionPort: '<S3340>/Action Port'
                         */
                        VDDR_ac_Index6(&VDDR_ac_B.Merge_fq);

                        /* End of Outputs for SubSystem: '<S3324>/Index6' */
                    }
                }

                /* End of If: '<S3324>/If' */

                /* If: '<S3223>/If' incorporates:
                 *  Constant: '<S3328>/Constant'
                 *  Inport: '<S3325>/Tm1Coefs'
                 *  Inport: '<S3325>/Tm2Coefs'
                 *  Inport: '<S3325>/Tm3Coefs'
                 *  Inport: '<S3325>/Tm4Coefs'
                 *  Inport: '<S3325>/Tm5Coefs'
                 *  Inport: '<S3325>/Tm6Coefs'
                 *  Inport: '<S3326>/Tm1Coefs'
                 *  Inport: '<S3326>/Tm2Coefs'
                 *  Inport: '<S3326>/Tm3Coefs'
                 *  Inport: '<S3326>/Tm4Coefs'
                 *  Inport: '<S3326>/Tm5Coefs'
                 *  Inport: '<S3326>/Tm6Coefs'
                 *  RelationalOperator: '<S3324>/Comparison4'
                 *  Selector: '<S3324>/Selector'
                 *  VariantMerge generated from: '<S17>/VaTSXR_e_HTDRToDepVars'
                 */
                if (((uint32)rtb_VM_Conditional_Signal_VaT_j[((sint32)
                        VDDR_ac_B.Merge_fq) - 1]) == CeTSXR_e_Ta)
                {
                    /* Outputs for IfAction SubSystem: '<S3223>/MtrAEQ' incorporates:
                     *  ActionPort: '<S3326>/Action Port'
                     */
                    /* VariantMerge generated from: '<S3173>/TaMinOPTL' incorporates:
                     *  Gain: '<S3364>/Gain'
                     */
                    VeVDDC_M_TaMin_MapEleMtrs = rtb_VM_Conditional_Signal_VeM_m;

                    /* VariantMerge generated from: '<S3173>/TaMaxOPTL' incorporates:
                     *  Gain: '<S3372>/Gain'
                     */
                    VeVDDC_M_TaMax_MapEleMtrs = rtb_VM_Conditional_Signal_VeM_d;

                    /* VariantMerge generated from: '<S3173>/TbMinOPTL' incorporates:
                     *  Gain: '<S3354>/Gain'
                     */
                    VeVDDC_M_TbMin_MapEleMtrs = rtb_TmpSignalConversionAtVeMT_l;

                    /* VariantMerge generated from: '<S3173>/TbMaxOPTL' incorporates:
                     *  Gain: '<S3355>/Gain'
                     */
                    VeVDDC_M_TbMax_MapEleMtrs = rtb_TmpSignalConversionAtVeM_n3;

                    /* VariantMerge generated from: '<S3173>/TcMinMinOPTL' incorporates:
                     *  Gain: '<S3374>/Gain'
                     */
                    VeVDDC_M_TcMinMin_MapEleMtrs =
                        rtb_TmpSignalConversionAtVeMTQR;

                    /* VariantMerge generated from: '<S3173>/TcMaxMaxOPTL' incorporates:
                     *  Gain: '<S3375>/Gain'
                     */
                    VeVDDC_M_TcMaxMax_MapEleMtrs =
                        rtb_TmpSignalConversionAtVeMT_n;

                    /* VariantMerge generated from: '<S3173>/A1OPTL' incorporates:
                     *  Gain: '<S3379>/Gain'
                     */
                    VeVDDC_r_A1_MapEleMtrs = rtb_VM_Conditional_Signal_VeH_h;

                    /* VariantMerge generated from: '<S3173>/A2OPTL' incorporates:
                     *  Gain: '<S3356>/Gain'
                     */
                    VeVDDC_r_A2_MapEleMtrs = rtb_VM_Conditional_Signal_Ve_hr;

                    /* VariantMerge generated from: '<S3173>/CaOPTL' incorporates:
                     *  Gain: '<S3357>/Gain'
                     */
                    VeVDDC_r_Ca_MapEleMtrs = rtb_VM_Conditional_Signal_VeH_m;

                    /* VariantMerge generated from: '<S3173>/B1OPTL' incorporates:
                     *  Gain: '<S3376>/Gain'
                     */
                    VeVDDC_r_B1_MapEleMtrs = rtb_TmpSignalConversionAtVeHS_f;

                    /* VariantMerge generated from: '<S3173>/B2OPTL' incorporates:
                     *  Gain: '<S3377>/Gain'
                     */
                    VeVDDC_r_B2_MapEleMtrs = rtb_TmpSignalConversionAtVeHS_b;

                    /* VariantMerge generated from: '<S3173>/CbOPTL' incorporates:
                     *  Gain: '<S3378>/Gain'
                     */
                    VeVDDC_r_Cb_MapEleMtrs = rtb_TmpSignalConversionAtVeHS_i;

                    /* VariantMerge generated from: '<S3173>/C1OPTL' incorporates:
                     *  Gain: '<S3358>/Gain'
                     */
                    VeVDDC_r_C1_MapEleMtrs = rtb_TmpSignalConversionAtVeHSCR;

                    /* VariantMerge generated from: '<S3173>/C2OPTL' incorporates:
                     *  Gain: '<S3359>/Gain'
                     */
                    VeVDDC_r_C2_MapEleMtrs = rtb_TmpSignalConversionAtVeHS_h;

                    /* VariantMerge generated from: '<S3173>/CcOPTL' incorporates:
                     *  Gain: '<S3360>/Gain'
                     */
                    VeVDDC_r_Cc_MapEleMtrs = rtb_TmpSignalConversionAtVeHS_m;

                    /* Selector: '<S3348>/Tb2Tmx' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm1CoefOP[1] =
                        rtb_TmpSignalConversionAtVaTSXR[6];

                    /* Selector: '<S3348>/Ti2Tmx' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm1CoefOP[2] =
                        rtb_TmpSignalConversionAtVaTSXR[18];

                    /* Selector: '<S3348>/Ti2Tmx1' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm1CoefOP[0] =
                        rtb_TmpSignalConversionAtVaTSXR[12];

                    /* Selector: '<S3348>/To2Tmx' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm1CoefOP[3] =
                        rtb_TmpSignalConversionAtVaTSXR[24];

                    /* Selector: '<S3349>/Tb2Tmx' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm2CoefOP[1] =
                        rtb_TmpSignalConversionAtVaTSXR[7];

                    /* Selector: '<S3349>/Ti2Tmx' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm2CoefOP[2] =
                        rtb_TmpSignalConversionAtVaTSXR[19];

                    /* Selector: '<S3349>/Ti2Tmx1' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm2CoefOP[0] =
                        rtb_TmpSignalConversionAtVaTSXR[13];

                    /* Selector: '<S3349>/To2Tmx' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm2CoefOP[3] =
                        rtb_TmpSignalConversionAtVaTSXR[25];

                    /* Selector: '<S3350>/Tb2Tmx' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm3CoefOP[1] =
                        rtb_TmpSignalConversionAtVaTSXR[8];

                    /* Selector: '<S3350>/Ti2Tmx' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm3CoefOP[2] =
                        rtb_TmpSignalConversionAtVaTSXR[20];

                    /* Selector: '<S3350>/Ti2Tmx1' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm3CoefOP[0] =
                        rtb_TmpSignalConversionAtVaTSXR[14];

                    /* Selector: '<S3350>/To2Tmx' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm3CoefOP[3] =
                        rtb_TmpSignalConversionAtVaTSXR[26];

                    /* Selector: '<S3351>/Tb2Tmx' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm4CoefOP[1] =
                        rtb_TmpSignalConversionAtVaTSXR[9];

                    /* Selector: '<S3351>/Ti2Tmx' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm4CoefOP[2] =
                        rtb_TmpSignalConversionAtVaTSXR[21];

                    /* Selector: '<S3351>/Ti2Tmx1' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm4CoefOP[0] =
                        rtb_TmpSignalConversionAtVaTSXR[15];

                    /* Selector: '<S3351>/To2Tmx' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm4CoefOP[3] =
                        rtb_TmpSignalConversionAtVaTSXR[27];

                    /* Selector: '<S3352>/Tb2Tmx' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm5CoefOP[1] =
                        rtb_TmpSignalConversionAtVaTSXR[10];

                    /* Selector: '<S3352>/Ti2Tmx' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm5CoefOP[2] =
                        rtb_TmpSignalConversionAtVaTSXR[22];

                    /* Selector: '<S3352>/Ti2Tmx1' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm5CoefOP[0] =
                        rtb_TmpSignalConversionAtVaTSXR[16];

                    /* Selector: '<S3352>/To2Tmx' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm5CoefOP[3] =
                        rtb_TmpSignalConversionAtVaTSXR[28];

                    /* Selector: '<S3353>/Tb2Tmx' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm6CoefOP[1] =
                        rtb_TmpSignalConversionAtVaTSXR[11];

                    /* Selector: '<S3353>/Ti2Tmx' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm6CoefOP[2] =
                        rtb_TmpSignalConversionAtVaTSXR[23];

                    /* Selector: '<S3353>/Ti2Tmx1' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm6CoefOP[0] =
                        rtb_TmpSignalConversionAtVaTSXR[17];

                    /* Selector: '<S3353>/To2Tmx' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm6CoefOP[3] =
                        rtb_TmpSignalConversionAtVaTSXR[29];
                    VDDR_ac_B.VariantMergeForOutportTm1CoefOP[4] =
                        VDDR_ac_B.Merge_n;
                    VDDR_ac_B.VariantMergeForOutportTm1CoefOP[5] =
                        VDDR_ac_B.Merge1_d;
                    VDDR_ac_B.VariantMergeForOutportTm1CoefOP[6] =
                        VDDR_ac_B.Merge3_b1;
                    VDDR_ac_B.VariantMergeForOutportTm2CoefOP[4] =
                        VDDR_ac_B.Merge_i3;
                    VDDR_ac_B.VariantMergeForOutportTm2CoefOP[5] =
                        VDDR_ac_B.Merge1_dm;
                    VDDR_ac_B.VariantMergeForOutportTm2CoefOP[6] =
                        VDDR_ac_B.Merge3_l;
                    VDDR_ac_B.VariantMergeForOutportTm3CoefOP[4] =
                        VDDR_ac_B.Merge_e;
                    VDDR_ac_B.VariantMergeForOutportTm3CoefOP[5] =
                        VDDR_ac_B.Merge1_g;
                    VDDR_ac_B.VariantMergeForOutportTm3CoefOP[6] =
                        VDDR_ac_B.Merge3_a;
                    VDDR_ac_B.VariantMergeForOutportTm4CoefOP[4] =
                        VDDR_ac_B.Merge_k;
                    VDDR_ac_B.VariantMergeForOutportTm4CoefOP[5] =
                        VDDR_ac_B.Merge1_a;
                    VDDR_ac_B.VariantMergeForOutportTm4CoefOP[6] =
                        VDDR_ac_B.Merge3_p1;
                    VDDR_ac_B.VariantMergeForOutportTm5CoefOP[4] =
                        VDDR_ac_B.Merge_b2;
                    VDDR_ac_B.VariantMergeForOutportTm5CoefOP[5] =
                        VDDR_ac_B.Merge1_p;
                    VDDR_ac_B.VariantMergeForOutportTm5CoefOP[6] =
                        VDDR_ac_B.Merge3_e;
                    VDDR_ac_B.VariantMergeForOutportTm6CoefOP[4] =
                        VDDR_ac_B.Merge_g;
                    VDDR_ac_B.VariantMergeForOutportTm6CoefOP[5] =
                        VDDR_ac_B.Merge1_n;
                    VDDR_ac_B.VariantMergeForOutportTm6CoefOP[6] =
                        VDDR_ac_B.Merge3_bj;

                    /* SignalConversion generated from: '<S3326>/Selector19' incorporates:
                     *  Inport: '<S3326>/Tm1Coefs'
                     *  Inport: '<S3326>/Tm2Coefs'
                     *  Inport: '<S3326>/Tm3Coefs'
                     *  Inport: '<S3326>/Tm4Coefs'
                     *  Inport: '<S3326>/Tm5Coefs'
                     *  Inport: '<S3326>/Tm6Coefs'
                     */
                    rtb_TmpSignalConversionAtSele_f[6] = VDDR_ac_B.Switch_d;
                    rtb_TmpSignalConversionAtSele_f[7] = VDDR_ac_B.Switch_g;
                    rtb_TmpSignalConversionAtSele_f[8] = rtb_MinMax3;
                    for (i = 0; i < 6; i++)
                    {
                        rtb_TmpSignalConversionAtSele_f[i] = VDDR_ac_B.Product[i];

                        /* Gain: '<S3373>/Gain' */
                        VDDR_ac_B.VariantMergeForOutportMiscOPTL[i] =
                            VDDR_ac_B.Product[i];
                    }

                    /* VariantMerge generated from: '<S3173>/TcTempFact' incorporates:
                     *  Constant: '<S3326>/Constant Value21'
                     *  Selector: '<S3326>/Selector20'
                     */
                    VDDR_ac_B.VariantMergeForOutportTcTempFac =
                        rtb_TmpSignalConversionAtSele_f[6];

                    /* VariantMerge generated from: '<S3173>/MiscOPTL' incorporates:
                     *  Constant: '<S3326>/Constant Value20'
                     *  Constant: '<S3326>/Constant Value22'
                     *  Gain: '<S3373>/Gain'
                     *  Selector: '<S3326>/Selector19'
                     *  Selector: '<S3326>/Selector21'
                     */
                    VDDR_ac_B.VariantMergeForOutportMiscOPTL[6] =
                        rtb_TmpSignalConversionAtSele_f[8];
                    VDDR_ac_B.VariantMergeForOutportMiscOPTL[7] =
                        rtb_TmpSignalConversionAtSele_f[7];

                    /* VariantMerge generated from: '<S3173>/EqualityCase' incorporates:
                     *  Constant: '<S3326>/Constant Value6'
                     *  SignalConversion generated from: '<S3326>/EqalityCase'
                     */
                    VDDR_ac_B.VariantMergeForOutportEqualityC = 1U;

                    /* End of Outputs for SubSystem: '<S3223>/MtrAEQ' */
                }
                else
                {
                    /* Outputs for IfAction SubSystem: '<S3223>/ELSE' incorporates:
                     *  ActionPort: '<S3325>/Action Port'
                     */
                    /* VariantMerge generated from: '<S3173>/TaMinOPTL' incorporates:
                     *  Constant: '<S3325>/Constant Value6'
                     *  SignalConversion generated from: '<S3325>/TaMinOPTL'
                     */
                    VeVDDC_M_TaMin_MapEleMtrs = 0.0F;

                    /* VariantMerge generated from: '<S3173>/TaMaxOPTL' incorporates:
                     *  Constant: '<S3325>/Constant Value7'
                     *  SignalConversion generated from: '<S3325>/TaMaxOPTL'
                     */
                    VeVDDC_M_TaMax_MapEleMtrs = 0.0F;

                    /* VariantMerge generated from: '<S3173>/TbMinOPTL' incorporates:
                     *  Constant: '<S3325>/Constant Value8'
                     *  SignalConversion generated from: '<S3325>/TbMinOPTL'
                     */
                    VeVDDC_M_TbMin_MapEleMtrs = 0.0F;

                    /* VariantMerge generated from: '<S3173>/TbMaxOPTL' incorporates:
                     *  Constant: '<S3325>/Constant Value9'
                     *  SignalConversion generated from: '<S3325>/TbMaxOPTL'
                     */
                    VeVDDC_M_TbMax_MapEleMtrs = 0.0F;

                    /* VariantMerge generated from: '<S3173>/TcMinMinOPTL' incorporates:
                     *  Constant: '<S3325>/Constant Value10'
                     *  SignalConversion generated from: '<S3325>/TcMinOPTL'
                     */
                    VeVDDC_M_TcMinMin_MapEleMtrs = 0.0F;

                    /* VariantMerge generated from: '<S3173>/TcMaxMaxOPTL' incorporates:
                     *  Constant: '<S3325>/Constant Value11'
                     *  SignalConversion generated from: '<S3325>/TcMaxOPTL'
                     */
                    VeVDDC_M_TcMaxMax_MapEleMtrs = 0.0F;

                    /* VariantMerge generated from: '<S3173>/A1OPTL' incorporates:
                     *  Constant: '<S3325>/Constant Value27'
                     *  SignalConversion generated from: '<S3325>/A1OPTL'
                     */
                    VeVDDC_r_A1_MapEleMtrs = 1.0F;

                    /* VariantMerge generated from: '<S3173>/A2OPTL' incorporates:
                     *  Constant: '<S3325>/Constant Value28'
                     *  SignalConversion generated from: '<S3325>/A2OPTL'
                     */
                    VeVDDC_r_A2_MapEleMtrs = 0.0F;

                    /* VariantMerge generated from: '<S3173>/CaOPTL' incorporates:
                     *  Constant: '<S3325>/Constant Value29'
                     *  SignalConversion generated from: '<S3325>/CaOPTL'
                     */
                    VeVDDC_r_Ca_MapEleMtrs = 0.0F;

                    /* VariantMerge generated from: '<S3173>/B1OPTL' incorporates:
                     *  Constant: '<S3325>/Constant Value30'
                     *  SignalConversion generated from: '<S3325>/B1OPTL'
                     */
                    VeVDDC_r_B1_MapEleMtrs = 1.0F;

                    /* VariantMerge generated from: '<S3173>/B2OPTL' incorporates:
                     *  Constant: '<S3325>/Constant Value31'
                     *  SignalConversion generated from: '<S3325>/B2OPTL'
                     */
                    VeVDDC_r_B2_MapEleMtrs = 0.0F;

                    /* VariantMerge generated from: '<S3173>/CbOPTL' incorporates:
                     *  Constant: '<S3325>/Constant Value32'
                     *  SignalConversion generated from: '<S3325>/CbOPTL'
                     */
                    VeVDDC_r_Cb_MapEleMtrs = 0.0F;

                    /* VariantMerge generated from: '<S3173>/C1OPTL' incorporates:
                     *  Constant: '<S3325>/Constant Value15'
                     *  SignalConversion generated from: '<S3325>/C1OPTL'
                     */
                    VeVDDC_r_C1_MapEleMtrs = 1.0F;

                    /* VariantMerge generated from: '<S3173>/C2OPTL' incorporates:
                     *  Constant: '<S3325>/Constant Value16'
                     *  SignalConversion generated from: '<S3325>/C2OPTL'
                     */
                    VeVDDC_r_C2_MapEleMtrs = 0.0F;

                    /* VariantMerge generated from: '<S3173>/CcOPTL' incorporates:
                     *  Constant: '<S3325>/Constant Value17'
                     *  SignalConversion generated from: '<S3325>/CcOPTL'
                     */
                    VeVDDC_r_Cc_MapEleMtrs = 0.0F;

                    /* Selector: '<S3341>/Ta2Tmx' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm1CoefOP[0] =
                        rtb_TmpSignalConversionAtVaTSXR[0];

                    /* Selector: '<S3341>/Tb2Tmx' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm1CoefOP[1] =
                        rtb_TmpSignalConversionAtVaTSXR[6];

                    /* Selector: '<S3341>/Ti2Tmx' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm1CoefOP[2] =
                        rtb_TmpSignalConversionAtVaTSXR[18];

                    /* Selector: '<S3341>/To2Tmx' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm1CoefOP[3] =
                        rtb_TmpSignalConversionAtVaTSXR[24];

                    /* Selector: '<S3342>/Ta2Tmx' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm2CoefOP[0] =
                        rtb_TmpSignalConversionAtVaTSXR[1];

                    /* Selector: '<S3342>/Tb2Tmx' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm2CoefOP[1] =
                        rtb_TmpSignalConversionAtVaTSXR[7];

                    /* Selector: '<S3342>/Ti2Tmx' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm2CoefOP[2] =
                        rtb_TmpSignalConversionAtVaTSXR[19];

                    /* Selector: '<S3342>/To2Tmx' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm2CoefOP[3] =
                        rtb_TmpSignalConversionAtVaTSXR[25];

                    /* Selector: '<S3343>/Ta2Tmx' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm3CoefOP[0] =
                        rtb_TmpSignalConversionAtVaTSXR[2];

                    /* Selector: '<S3343>/Tb2Tmx' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm3CoefOP[1] =
                        rtb_TmpSignalConversionAtVaTSXR[8];

                    /* Selector: '<S3343>/Ti2Tmx' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm3CoefOP[2] =
                        rtb_TmpSignalConversionAtVaTSXR[20];

                    /* Selector: '<S3343>/To2Tmx' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm3CoefOP[3] =
                        rtb_TmpSignalConversionAtVaTSXR[26];

                    /* Selector: '<S3344>/Ta2Tmx' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm4CoefOP[0] =
                        rtb_TmpSignalConversionAtVaTSXR[3];

                    /* Selector: '<S3344>/Tb2Tmx' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm4CoefOP[1] =
                        rtb_TmpSignalConversionAtVaTSXR[9];

                    /* Selector: '<S3344>/Ti2Tmx' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm4CoefOP[2] =
                        rtb_TmpSignalConversionAtVaTSXR[21];

                    /* Selector: '<S3344>/To2Tmx' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm4CoefOP[3] =
                        rtb_TmpSignalConversionAtVaTSXR[27];

                    /* Selector: '<S3345>/Ta2Tmx' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm5CoefOP[0] =
                        rtb_TmpSignalConversionAtVaTSXR[4];

                    /* Selector: '<S3345>/Tb2Tmx' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm5CoefOP[1] =
                        rtb_TmpSignalConversionAtVaTSXR[10];

                    /* Selector: '<S3345>/Ti2Tmx' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm5CoefOP[2] =
                        rtb_TmpSignalConversionAtVaTSXR[22];

                    /* Selector: '<S3345>/To2Tmx' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm5CoefOP[3] =
                        rtb_TmpSignalConversionAtVaTSXR[28];

                    /* Selector: '<S3346>/Ta2Tmx' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm6CoefOP[0] =
                        rtb_TmpSignalConversionAtVaTSXR[5];

                    /* Selector: '<S3346>/Tb2Tmx' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm6CoefOP[1] =
                        rtb_TmpSignalConversionAtVaTSXR[11];

                    /* Selector: '<S3346>/Ti2Tmx' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm6CoefOP[2] =
                        rtb_TmpSignalConversionAtVaTSXR[23];

                    /* Selector: '<S3346>/To2Tmx' incorporates:
                     *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm6CoefOP[3] =
                        rtb_TmpSignalConversionAtVaTSXR[29];
                    VDDR_ac_B.VariantMergeForOutportTm1CoefOP[4] =
                        VDDR_ac_B.Merge_n;
                    VDDR_ac_B.VariantMergeForOutportTm1CoefOP[5] =
                        VDDR_ac_B.Merge1_d;
                    VDDR_ac_B.VariantMergeForOutportTm1CoefOP[6] =
                        VDDR_ac_B.Merge3_b1;
                    VDDR_ac_B.VariantMergeForOutportTm2CoefOP[4] =
                        VDDR_ac_B.Merge_i3;
                    VDDR_ac_B.VariantMergeForOutportTm2CoefOP[5] =
                        VDDR_ac_B.Merge1_dm;
                    VDDR_ac_B.VariantMergeForOutportTm2CoefOP[6] =
                        VDDR_ac_B.Merge3_l;
                    VDDR_ac_B.VariantMergeForOutportTm3CoefOP[4] =
                        VDDR_ac_B.Merge_e;
                    VDDR_ac_B.VariantMergeForOutportTm3CoefOP[5] =
                        VDDR_ac_B.Merge1_g;
                    VDDR_ac_B.VariantMergeForOutportTm3CoefOP[6] =
                        VDDR_ac_B.Merge3_a;
                    VDDR_ac_B.VariantMergeForOutportTm4CoefOP[4] =
                        VDDR_ac_B.Merge_k;
                    VDDR_ac_B.VariantMergeForOutportTm4CoefOP[5] =
                        VDDR_ac_B.Merge1_a;
                    VDDR_ac_B.VariantMergeForOutportTm4CoefOP[6] =
                        VDDR_ac_B.Merge3_p1;
                    VDDR_ac_B.VariantMergeForOutportTm5CoefOP[4] =
                        VDDR_ac_B.Merge_b2;
                    VDDR_ac_B.VariantMergeForOutportTm5CoefOP[5] =
                        VDDR_ac_B.Merge1_p;
                    VDDR_ac_B.VariantMergeForOutportTm5CoefOP[6] =
                        VDDR_ac_B.Merge3_e;
                    VDDR_ac_B.VariantMergeForOutportTm6CoefOP[4] =
                        VDDR_ac_B.Merge_g;
                    VDDR_ac_B.VariantMergeForOutportTm6CoefOP[5] =
                        VDDR_ac_B.Merge1_n;
                    VDDR_ac_B.VariantMergeForOutportTm6CoefOP[6] =
                        VDDR_ac_B.Merge3_bj;
                    for (i = 0; i < 6; i++)
                    {
                        /* VariantMerge generated from: '<S3173>/MiscOPTL' incorporates:
                         *  Gain: '<S3347>/Gain'
                         */
                        VDDR_ac_B.VariantMergeForOutportMiscOPTL[i] =
                            VDDR_ac_B.Product[i];
                    }

                    /* VariantMerge generated from: '<S3173>/MiscOPTL' incorporates:
                     *  Gain: '<S3347>/Gain'
                     *  Inport: '<S3325>/Tm1Coefs'
                     *  Inport: '<S3325>/Tm2Coefs'
                     *  Inport: '<S3325>/Tm3Coefs'
                     *  Inport: '<S3325>/Tm4Coefs'
                     *  Inport: '<S3325>/Tm5Coefs'
                     *  Inport: '<S3325>/Tm6Coefs'
                     */
                    VDDR_ac_B.VariantMergeForOutportMiscOPTL[6] =
                        VDDR_ac_B.Switch_d;
                    VDDR_ac_B.VariantMergeForOutportMiscOPTL[7] =
                        VDDR_ac_B.Switch_g;

                    /* VariantMerge generated from: '<S3173>/TcTempFact' incorporates:
                     *  Constant: '<S3325>/Constant Value19'
                     *  SignalConversion generated from: '<S3325>/TcTempFact'
                     */
                    VDDR_ac_B.VariantMergeForOutportTcTempFac = 0.0F;

                    /* VariantMerge generated from: '<S3173>/EqualityCase' incorporates:
                     *  Constant: '<S3325>/Constant Value12'
                     *  SignalConversion generated from: '<S3325>/EqualityCase'
                     */
                    VDDR_ac_B.VariantMergeForOutportEqualityC = 99U;

                    /* End of Outputs for SubSystem: '<S3223>/ELSE' */
                }

                /* End of If: '<S3223>/If' */

                /* If: '<S3327>/If' incorporates:
                 *  Constant: '<S3380>/Constant'
                 *  Constant: '<S3381>/Constant'
                 *  Constant: '<S3382>/Constant'
                 *  Constant: '<S3383>/Constant'
                 *  Constant: '<S3384>/Constant'
                 *  Constant: '<S3385>/Constant'
                 *  Constant: '<S3386>/Constant'
                 *  RelationalOperator: '<S3327>/Comparison1'
                 *  RelationalOperator: '<S3327>/Comparison10'
                 *  RelationalOperator: '<S3327>/Comparison5'
                 *  RelationalOperator: '<S3327>/Comparison6'
                 *  RelationalOperator: '<S3327>/Comparison7'
                 *  RelationalOperator: '<S3327>/Comparison8'
                 *  RelationalOperator: '<S3327>/Comparison9'
                 */
                if (((uint32)rtb_VM_Conditional_Signal_VeT_k) == CeTSXR_e_NA)
                {
                    /* Outputs for IfAction SubSystem: '<S3327>/Index0' incorporates:
                     *  ActionPort: '<S3387>/Action Port'
                     */
                    /* Merge: '<S3177>/Merge34' incorporates:
                     *  Constant: '<S3394>/Constant'
                     *  SignalConversion generated from: '<S3387>/Index'
                     */
                    VDDR_ac_B.Merge34 = CeTSXR_e_NA;

                    /* End of Outputs for SubSystem: '<S3327>/Index0' */
                }
                else if (((uint32)rtb_VM_Conditional_Signal_VeT_k) ==
                         CeTSXR_e_First)
                {
                    /* Outputs for IfAction SubSystem: '<S3327>/Index1' incorporates:
                     *  ActionPort: '<S3388>/Action Port'
                     */
                    /* Merge: '<S3177>/Merge34' incorporates:
                     *  Constant: '<S3395>/Constant'
                     *  SignalConversion generated from: '<S3388>/Index'
                     */
                    VDDR_ac_B.Merge34 = CeTSXR_e_First;

                    /* End of Outputs for SubSystem: '<S3327>/Index1' */
                }
                else if (((uint32)rtb_VM_Conditional_Signal_VeT_k) ==
                         CeTSXR_e_Second)
                {
                    /* Outputs for IfAction SubSystem: '<S3327>/Index2' incorporates:
                     *  ActionPort: '<S3389>/Action Port'
                     */
                    /* Merge: '<S3177>/Merge34' incorporates:
                     *  Constant: '<S3396>/Constant'
                     *  SignalConversion generated from: '<S3389>/Index'
                     */
                    VDDR_ac_B.Merge34 = CeTSXR_e_Second;

                    /* End of Outputs for SubSystem: '<S3327>/Index2' */
                }
                else if (((uint32)rtb_VM_Conditional_Signal_VeT_k) ==
                         CeTSXR_e_Third)
                {
                    /* Outputs for IfAction SubSystem: '<S3327>/Index3' incorporates:
                     *  ActionPort: '<S3390>/Action Port'
                     */
                    /* Merge: '<S3177>/Merge34' incorporates:
                     *  Constant: '<S3397>/Constant'
                     *  SignalConversion generated from: '<S3390>/Index'
                     */
                    VDDR_ac_B.Merge34 = CeTSXR_e_Third;

                    /* End of Outputs for SubSystem: '<S3327>/Index3' */
                }
                else if (((uint32)rtb_VM_Conditional_Signal_VeT_k) ==
                         CeTSXR_e_Fourth)
                {
                    /* Outputs for IfAction SubSystem: '<S3327>/Index4' incorporates:
                     *  ActionPort: '<S3391>/Action Port'
                     */
                    /* Merge: '<S3177>/Merge34' incorporates:
                     *  Constant: '<S3398>/Constant'
                     *  SignalConversion generated from: '<S3391>/Index'
                     */
                    VDDR_ac_B.Merge34 = CeTSXR_e_Fourth;

                    /* End of Outputs for SubSystem: '<S3327>/Index4' */
                }
                else if (((uint32)rtb_VM_Conditional_Signal_VeT_k) ==
                         CeTSXR_e_Fifth)
                {
                    /* Outputs for IfAction SubSystem: '<S3327>/Index5' incorporates:
                     *  ActionPort: '<S3392>/Action Port'
                     */
                    /* Merge: '<S3177>/Merge34' incorporates:
                     *  Constant: '<S3399>/Constant'
                     *  SignalConversion generated from: '<S3392>/Index'
                     */
                    VDDR_ac_B.Merge34 = CeTSXR_e_Fifth;

                    /* End of Outputs for SubSystem: '<S3327>/Index5' */
                }
                else
                {
                    if (((uint32)rtb_VM_Conditional_Signal_VeT_k) ==
                            CeTSXR_e_Sixth)
                    {
                        /* Outputs for IfAction SubSystem: '<S3327>/Index6' incorporates:
                         *  ActionPort: '<S3393>/Action Port'
                         */
                        /* Merge: '<S3177>/Merge34' incorporates:
                         *  Constant: '<S3400>/Constant'
                         *  SignalConversion generated from: '<S3393>/Index'
                         */
                        VDDR_ac_B.Merge34 = CeTSXR_e_Sixth;

                        /* End of Outputs for SubSystem: '<S3327>/Index6' */
                    }
                }

                /* End of If: '<S3327>/If' */
                /* End of Outputs for SubSystem: '<S3210>/ModeGear' */
            }
            else
            {
                /* Outputs for IfAction SubSystem: '<S3210>/ELSE' incorporates:
                 *  ActionPort: '<S3219>/Action Port'
                 */
                VDDR_ac_ELSE(rtb_TmpSignalConversionAtVaTSXR, VDDR_ac_B.Merge_n,
                             VDDR_ac_B.Merge1_d, VDDR_ac_B.Merge3_b1,
                             VDDR_ac_B.Merge_i3, VDDR_ac_B.Merge1_dm,
                             VDDR_ac_B.Merge3_l, VDDR_ac_B.Merge_e,
                             VDDR_ac_B.Merge1_g, VDDR_ac_B.Merge3_a,
                             VDDR_ac_B.Merge_k, VDDR_ac_B.Merge1_a,
                             VDDR_ac_B.Merge3_p1, VDDR_ac_B.Merge_b2,
                             VDDR_ac_B.Merge1_p, VDDR_ac_B.Merge3_e,
                             VDDR_ac_B.Merge_g, VDDR_ac_B.Merge1_n,
                             VDDR_ac_B.Merge3_bj, VDDR_ac_B.Product,
                             VDDR_ac_B.Switch_d, VDDR_ac_B.Switch_g,
                             (&(VeVDDC_M_TaMin_MapEleMtrs)),
                             (&(VeVDDC_M_TaMax_MapEleMtrs)),
                             (&(VeVDDC_M_TbMin_MapEleMtrs)),
                             (&(VeVDDC_M_TbMax_MapEleMtrs)),
                             (&(VeVDDC_M_TcMinMin_MapEleMtrs)),
                             (&(VeVDDC_M_TcMaxMax_MapEleMtrs)),
                             (&(VeVDDC_r_A1_MapEleMtrs)),
                             (&(VeVDDC_r_A2_MapEleMtrs)),
                             (&(VeVDDC_r_Ca_MapEleMtrs)),
                             (&(VeVDDC_r_B1_MapEleMtrs)),
                             (&(VeVDDC_r_B2_MapEleMtrs)),
                             (&(VeVDDC_r_Cb_MapEleMtrs)),
                             (&(VeVDDC_r_C1_MapEleMtrs)),
                             (&(VeVDDC_r_C2_MapEleMtrs)),
                             (&(VeVDDC_r_Cc_MapEleMtrs)),
                             &VDDR_ac_B.VariantMergeForOutportTm1CoefOP[0],
                             &VDDR_ac_B.VariantMergeForOutportTm1CoefOP[1],
                             &VDDR_ac_B.VariantMergeForOutportTm1CoefOP[2],
                             &VDDR_ac_B.VariantMergeForOutportTm1CoefOP[3],
                             &VDDR_ac_B.VariantMergeForOutportTm1CoefOP[4],
                             &VDDR_ac_B.VariantMergeForOutportTm2CoefOP[0],
                             &VDDR_ac_B.VariantMergeForOutportTm2CoefOP[1],
                             &VDDR_ac_B.VariantMergeForOutportTm2CoefOP[2],
                             &VDDR_ac_B.VariantMergeForOutportTm2CoefOP[3],
                             &VDDR_ac_B.VariantMergeForOutportTm2CoefOP[4],
                             &VDDR_ac_B.VariantMergeForOutportTm3CoefOP[0],
                             &VDDR_ac_B.VariantMergeForOutportTm3CoefOP[1],
                             &VDDR_ac_B.VariantMergeForOutportTm3CoefOP[2],
                             &VDDR_ac_B.VariantMergeForOutportTm3CoefOP[3],
                             &VDDR_ac_B.VariantMergeForOutportTm3CoefOP[4],
                             &VDDR_ac_B.VariantMergeForOutportTm4CoefOP[0],
                             &VDDR_ac_B.VariantMergeForOutportTm4CoefOP[1],
                             &VDDR_ac_B.VariantMergeForOutportTm4CoefOP[2],
                             &VDDR_ac_B.VariantMergeForOutportTm4CoefOP[3],
                             &VDDR_ac_B.VariantMergeForOutportTm4CoefOP[4],
                             &VDDR_ac_B.VariantMergeForOutportTm5CoefOP[0],
                             &VDDR_ac_B.VariantMergeForOutportTm5CoefOP[1],
                             &VDDR_ac_B.VariantMergeForOutportTm5CoefOP[2],
                             &VDDR_ac_B.VariantMergeForOutportTm5CoefOP[3],
                             &VDDR_ac_B.VariantMergeForOutportTm5CoefOP[4],
                             &VDDR_ac_B.VariantMergeForOutportTm6CoefOP[0],
                             &VDDR_ac_B.VariantMergeForOutportTm6CoefOP[1],
                             &VDDR_ac_B.VariantMergeForOutportTm6CoefOP[2],
                             &VDDR_ac_B.VariantMergeForOutportTm6CoefOP[3],
                             &VDDR_ac_B.VariantMergeForOutportTm6CoefOP[4],
                             &rtb_Merge21, &rtb_Merge22, &rtb_Merge23,
                             &rtb_Merge24, &rtb_Merge1_dln, &rtb_Merge2_hv,
                             &rtb_Merge6_k, &rtb_Merge7_b, &rtb_Merge10,
                             &rtb_VM_Conditional_Signal_VeM_m,
                             VDDR_ac_B.VariantMergeForOutportMiscOPTL,
                             &VDDR_ac_B.VariantMergeForOutportTcTempFac,
                             &VDDR_ac_B.VariantMergeForOutportEqualityC,
                             &VDDR_ac_B.Merge34);

                /* End of Outputs for SubSystem: '<S3210>/ELSE' */
            }

            /* End of If: '<S3210>/If' */
            /* End of Outputs for SubSystem: '<S3177>/ThreeMotorSystem' */
        }
        else
        {
            /* Outputs for IfAction SubSystem: '<S3177>/ELSE3Mtr' incorporates:
             *  ActionPort: '<S3207>/Action Port'
             */
            VDDR_ac_ELSE(rtb_TmpSignalConversionAtVaTSXR, VDDR_ac_B.Merge_n,
                         VDDR_ac_B.Merge1_d, VDDR_ac_B.Merge3_b1,
                         VDDR_ac_B.Merge_i3, VDDR_ac_B.Merge1_dm,
                         VDDR_ac_B.Merge3_l, VDDR_ac_B.Merge_e,
                         VDDR_ac_B.Merge1_g, VDDR_ac_B.Merge3_a,
                         VDDR_ac_B.Merge_k, VDDR_ac_B.Merge1_a,
                         VDDR_ac_B.Merge3_p1, VDDR_ac_B.Merge_b2,
                         VDDR_ac_B.Merge1_p, VDDR_ac_B.Merge3_e,
                         VDDR_ac_B.Merge_g, VDDR_ac_B.Merge1_n,
                         VDDR_ac_B.Merge3_bj, VDDR_ac_B.Product,
                         VDDR_ac_B.Switch_d, VDDR_ac_B.Switch_g,
                         (&(VeVDDC_M_TaMin_MapEleMtrs)),
                         (&(VeVDDC_M_TaMax_MapEleMtrs)),
                         (&(VeVDDC_M_TbMin_MapEleMtrs)),
                         (&(VeVDDC_M_TbMax_MapEleMtrs)),
                         (&(VeVDDC_M_TcMinMin_MapEleMtrs)),
                         (&(VeVDDC_M_TcMaxMax_MapEleMtrs)),
                         (&(VeVDDC_r_A1_MapEleMtrs)), (&(VeVDDC_r_A2_MapEleMtrs)),
                         (&(VeVDDC_r_Ca_MapEleMtrs)), (&(VeVDDC_r_B1_MapEleMtrs)),
                         (&(VeVDDC_r_B2_MapEleMtrs)), (&(VeVDDC_r_Cb_MapEleMtrs)),
                         (&(VeVDDC_r_C1_MapEleMtrs)), (&(VeVDDC_r_C2_MapEleMtrs)),
                         (&(VeVDDC_r_Cc_MapEleMtrs)),
                         &VDDR_ac_B.VariantMergeForOutportTm1CoefOP[0],
                         &VDDR_ac_B.VariantMergeForOutportTm1CoefOP[1],
                         &VDDR_ac_B.VariantMergeForOutportTm1CoefOP[2],
                         &VDDR_ac_B.VariantMergeForOutportTm1CoefOP[3],
                         &VDDR_ac_B.VariantMergeForOutportTm1CoefOP[4],
                         &VDDR_ac_B.VariantMergeForOutportTm2CoefOP[0],
                         &VDDR_ac_B.VariantMergeForOutportTm2CoefOP[1],
                         &VDDR_ac_B.VariantMergeForOutportTm2CoefOP[2],
                         &VDDR_ac_B.VariantMergeForOutportTm2CoefOP[3],
                         &VDDR_ac_B.VariantMergeForOutportTm2CoefOP[4],
                         &VDDR_ac_B.VariantMergeForOutportTm3CoefOP[0],
                         &VDDR_ac_B.VariantMergeForOutportTm3CoefOP[1],
                         &VDDR_ac_B.VariantMergeForOutportTm3CoefOP[2],
                         &VDDR_ac_B.VariantMergeForOutportTm3CoefOP[3],
                         &VDDR_ac_B.VariantMergeForOutportTm3CoefOP[4],
                         &VDDR_ac_B.VariantMergeForOutportTm4CoefOP[0],
                         &VDDR_ac_B.VariantMergeForOutportTm4CoefOP[1],
                         &VDDR_ac_B.VariantMergeForOutportTm4CoefOP[2],
                         &VDDR_ac_B.VariantMergeForOutportTm4CoefOP[3],
                         &VDDR_ac_B.VariantMergeForOutportTm4CoefOP[4],
                         &VDDR_ac_B.VariantMergeForOutportTm5CoefOP[0],
                         &VDDR_ac_B.VariantMergeForOutportTm5CoefOP[1],
                         &VDDR_ac_B.VariantMergeForOutportTm5CoefOP[2],
                         &VDDR_ac_B.VariantMergeForOutportTm5CoefOP[3],
                         &VDDR_ac_B.VariantMergeForOutportTm5CoefOP[4],
                         &VDDR_ac_B.VariantMergeForOutportTm6CoefOP[0],
                         &VDDR_ac_B.VariantMergeForOutportTm6CoefOP[1],
                         &VDDR_ac_B.VariantMergeForOutportTm6CoefOP[2],
                         &VDDR_ac_B.VariantMergeForOutportTm6CoefOP[3],
                         &VDDR_ac_B.VariantMergeForOutportTm6CoefOP[4],
                         &rtb_Merge21, &rtb_Merge22, &rtb_Merge23, &rtb_Merge24,
                         &rtb_Merge1_dln, &rtb_Merge2_hv, &rtb_Merge6_k,
                         &rtb_Merge7_b, &rtb_Merge10,
                         &rtb_VM_Conditional_Signal_VeM_m,
                         VDDR_ac_B.VariantMergeForOutportMiscOPTL,
                         &VDDR_ac_B.VariantMergeForOutportTcTempFac,
                         &VDDR_ac_B.VariantMergeForOutportEqualityC,
                         &VDDR_ac_B.Merge34);

            /* End of Outputs for SubSystem: '<S3177>/ELSE3Mtr' */
        }

        /* End of If: '<S3177>/If' */
        /* End of Outputs for SubSystem: '<S3173>/OPTL_MapEleMtrs_3MtrSys' */
#else

        /* Outputs for Atomic SubSystem: '<S3173>/OPTL_MapEleMtrs_2MtrSys' */
        /* VariantMerge generated from: '<S3173>/TaMinOPTL' incorporates:
         *  Gain: '<S3186>/Gain'
         */
        VeVDDC_M_TaMin_MapEleMtrs = rtb_TmpSignalConversionAtVeMTQR;

        /* VariantMerge generated from: '<S3173>/TaMaxOPTL' incorporates:
         *  Gain: '<S3187>/Gain'
         */
        VeVDDC_M_TaMax_MapEleMtrs = rtb_TmpSignalConversionAtVeMT_n;

        /* VariantMerge generated from: '<S3173>/TbMinOPTL' incorporates:
         *  Gain: '<S3197>/Gain'
         */
        VeVDDC_M_TbMin_MapEleMtrs = rtb_TmpSignalConversionAtVeMT_l;

        /* VariantMerge generated from: '<S3173>/TbMaxOPTL' incorporates:
         *  Gain: '<S3200>/Gain'
         */
        VeVDDC_M_TbMax_MapEleMtrs = rtb_TmpSignalConversionAtVeM_n3;

        /* VariantMerge generated from: '<S3173>/TcMinMinOPTL' incorporates:
         *  Constant: '<S3178>/Constant Value13'
         */
        VeVDDC_M_TcMinMin_MapEleMtrs = -9999.0F;

        /* VariantMerge generated from: '<S3173>/TcMaxMaxOPTL' incorporates:
         *  Constant: '<S3178>/Constant Value14'
         */
        VeVDDC_M_TcMaxMax_MapEleMtrs = 9999.0F;

        /* VariantMerge generated from: '<S3173>/A1OPTL' incorporates:
         *  Gain: '<S3201>/Gain'
         */
        VeVDDC_r_A1_MapEleMtrs = rtb_TmpSignalConversionAtVeHSCR;

        /* VariantMerge generated from: '<S3173>/A2OPTL' incorporates:
         *  Gain: '<S3202>/Gain'
         */
        VeVDDC_r_A2_MapEleMtrs = rtb_TmpSignalConversionAtVeHS_h;

        /* VariantMerge generated from: '<S3173>/CaOPTL' incorporates:
         *  Gain: '<S3203>/Gain'
         */
        VeVDDC_r_Ca_MapEleMtrs = rtb_TmpSignalConversionAtVeHS_m;

        /* VariantMerge generated from: '<S3173>/B1OPTL' incorporates:
         *  Gain: '<S3204>/Gain'
         */
        VeVDDC_r_B1_MapEleMtrs = rtb_TmpSignalConversionAtVeHS_f;

        /* VariantMerge generated from: '<S3173>/B2OPTL' incorporates:
         *  Gain: '<S3205>/Gain'
         */
        VeVDDC_r_B2_MapEleMtrs = rtb_TmpSignalConversionAtVeHS_b;

        /* VariantMerge generated from: '<S3173>/CbOPTL' incorporates:
         *  Gain: '<S3206>/Gain'
         */
        VeVDDC_r_Cb_MapEleMtrs = rtb_TmpSignalConversionAtVeHS_i;

        /* VariantMerge generated from: '<S3173>/C1OPTL' incorporates:
         *  Constant: '<S3178>/Constant Value15'
         */
        VeVDDC_r_C1_MapEleMtrs = 1.0F;

        /* VariantMerge generated from: '<S3173>/C2OPTL' incorporates:
         *  Constant: '<S3178>/Constant Value16'
         */
        VeVDDC_r_C2_MapEleMtrs = 0.0F;

        /* VariantMerge generated from: '<S3173>/CcOPTL' incorporates:
         *  Constant: '<S3178>/Constant Value17'
         */
        VeVDDC_r_Cc_MapEleMtrs = 0.0F;

        /* Selector: '<S3180>/Ta2Tmx' incorporates:
         *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
         */
        VDDR_ac_B.VariantMergeForOutportTm1CoefOP[0] =
            rtb_TmpSignalConversionAtVaTSXR[0];

        /* Selector: '<S3180>/Tb2Tmx' incorporates:
         *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
         */
        VDDR_ac_B.VariantMergeForOutportTm1CoefOP[1] =
            rtb_TmpSignalConversionAtVaTSXR[6];

        /* Selector: '<S3180>/Ti2Tmx' incorporates:
         *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
         */
        VDDR_ac_B.VariantMergeForOutportTm1CoefOP[2] =
            rtb_TmpSignalConversionAtVaTSXR[18];

        /* Selector: '<S3180>/To2Tmx' incorporates:
         *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
         */
        VDDR_ac_B.VariantMergeForOutportTm1CoefOP[3] =
            rtb_TmpSignalConversionAtVaTSXR[24];

        /* Selector: '<S3181>/Ta2Tmx' incorporates:
         *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
         */
        VDDR_ac_B.VariantMergeForOutportTm2CoefOP[0] =
            rtb_TmpSignalConversionAtVaTSXR[1];

        /* Selector: '<S3181>/Tb2Tmx' incorporates:
         *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
         */
        VDDR_ac_B.VariantMergeForOutportTm2CoefOP[1] =
            rtb_TmpSignalConversionAtVaTSXR[7];

        /* Selector: '<S3181>/Ti2Tmx' incorporates:
         *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
         */
        VDDR_ac_B.VariantMergeForOutportTm2CoefOP[2] =
            rtb_TmpSignalConversionAtVaTSXR[19];

        /* Selector: '<S3181>/To2Tmx' incorporates:
         *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
         */
        VDDR_ac_B.VariantMergeForOutportTm2CoefOP[3] =
            rtb_TmpSignalConversionAtVaTSXR[25];

        /* Selector: '<S3182>/Ta2Tmx' incorporates:
         *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
         */
        VDDR_ac_B.VariantMergeForOutportTm3CoefOP[0] =
            rtb_TmpSignalConversionAtVaTSXR[2];

        /* Selector: '<S3182>/Tb2Tmx' incorporates:
         *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
         */
        VDDR_ac_B.VariantMergeForOutportTm3CoefOP[1] =
            rtb_TmpSignalConversionAtVaTSXR[8];

        /* Selector: '<S3182>/Ti2Tmx' incorporates:
         *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
         */
        VDDR_ac_B.VariantMergeForOutportTm3CoefOP[2] =
            rtb_TmpSignalConversionAtVaTSXR[20];

        /* Selector: '<S3182>/To2Tmx' incorporates:
         *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
         */
        VDDR_ac_B.VariantMergeForOutportTm3CoefOP[3] =
            rtb_TmpSignalConversionAtVaTSXR[26];

        /* Selector: '<S3183>/Ta2Tmx' incorporates:
         *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
         */
        VDDR_ac_B.VariantMergeForOutportTm4CoefOP[0] =
            rtb_TmpSignalConversionAtVaTSXR[3];

        /* Selector: '<S3183>/Tb2Tmx' incorporates:
         *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
         */
        VDDR_ac_B.VariantMergeForOutportTm4CoefOP[1] =
            rtb_TmpSignalConversionAtVaTSXR[9];

        /* Selector: '<S3183>/Ti2Tmx' incorporates:
         *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
         */
        VDDR_ac_B.VariantMergeForOutportTm4CoefOP[2] =
            rtb_TmpSignalConversionAtVaTSXR[21];

        /* Selector: '<S3183>/To2Tmx' incorporates:
         *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
         */
        VDDR_ac_B.VariantMergeForOutportTm4CoefOP[3] =
            rtb_TmpSignalConversionAtVaTSXR[27];

        /* Selector: '<S3184>/Ta2Tmx' incorporates:
         *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
         */
        VDDR_ac_B.VariantMergeForOutportTm5CoefOP[0] =
            rtb_TmpSignalConversionAtVaTSXR[4];

        /* Selector: '<S3184>/Tb2Tmx' incorporates:
         *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
         */
        VDDR_ac_B.VariantMergeForOutportTm5CoefOP[1] =
            rtb_TmpSignalConversionAtVaTSXR[10];

        /* Selector: '<S3184>/Ti2Tmx' incorporates:
         *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
         */
        VDDR_ac_B.VariantMergeForOutportTm5CoefOP[2] =
            rtb_TmpSignalConversionAtVaTSXR[22];

        /* Selector: '<S3184>/To2Tmx' incorporates:
         *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
         */
        VDDR_ac_B.VariantMergeForOutportTm5CoefOP[3] =
            rtb_TmpSignalConversionAtVaTSXR[28];

        /* Selector: '<S3185>/Ta2Tmx' incorporates:
         *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
         */
        VDDR_ac_B.VariantMergeForOutportTm6CoefOP[0] =
            rtb_TmpSignalConversionAtVaTSXR[5];

        /* Selector: '<S3185>/Tb2Tmx' incorporates:
         *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
         */
        VDDR_ac_B.VariantMergeForOutportTm6CoefOP[1] =
            rtb_TmpSignalConversionAtVaTSXR[11];

        /* Selector: '<S3185>/Ti2Tmx' incorporates:
         *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
         */
        VDDR_ac_B.VariantMergeForOutportTm6CoefOP[2] =
            rtb_TmpSignalConversionAtVaTSXR[23];

        /* Selector: '<S3185>/To2Tmx' incorporates:
         *  SignalConversion generated from: '<S2>/VaTSXR_r_HTDRToConstrn'
         */
        VDDR_ac_B.VariantMergeForOutportTm6CoefOP[3] =
            rtb_TmpSignalConversionAtVaTSXR[29];
        for (i = 0; i < 6; i++)
        {
            /* VariantMerge generated from: '<S3173>/MiscOPTL' incorporates:
             *  Gain: '<S3199>/Gain'
             */
            VDDR_ac_B.VariantMergeForOutportMiscOPTL[i] = VDDR_ac_B.Product[i];
        }

        /* VariantMerge generated from: '<S3173>/MiscOPTL' incorporates:
         *  Gain: '<S3199>/Gain'
         */
        VDDR_ac_B.VariantMergeForOutportMiscOPTL[6] = VDDR_ac_B.Switch_d;
        VDDR_ac_B.VariantMergeForOutportMiscOPTL[7] = VDDR_ac_B.Switch_g;

        /* VariantMerge generated from: '<S3173>/TcTempFact' incorporates:
         *  Constant: '<S3178>/Constant Value19'
         */
        VDDR_ac_B.VariantMergeForOutportTcTempFac = 0.0F;

        /* VariantMerge generated from: '<S3173>/EqualityCase' incorporates:
         *  Constant: '<S3178>/Constant Value12'
         */
        VDDR_ac_B.VariantMergeForOutportEqualityC = 99U;
        VDDR_ac_B.VariantMergeForOutportTm1CoefOP[4] = VDDR_ac_B.Merge_n;
        VDDR_ac_B.VariantMergeForOutportTm1CoefOP[5] = VDDR_ac_B.Merge1_d;
        VDDR_ac_B.VariantMergeForOutportTm1CoefOP[6] = VDDR_ac_B.Merge3_b1;
        VDDR_ac_B.VariantMergeForOutportTm2CoefOP[4] = VDDR_ac_B.Merge_i3;
        VDDR_ac_B.VariantMergeForOutportTm2CoefOP[5] = VDDR_ac_B.Merge1_dm;
        VDDR_ac_B.VariantMergeForOutportTm2CoefOP[6] = VDDR_ac_B.Merge3_l;
        VDDR_ac_B.VariantMergeForOutportTm3CoefOP[4] = VDDR_ac_B.Merge_e;
        VDDR_ac_B.VariantMergeForOutportTm3CoefOP[5] = VDDR_ac_B.Merge1_g;
        VDDR_ac_B.VariantMergeForOutportTm3CoefOP[6] = VDDR_ac_B.Merge3_a;
        VDDR_ac_B.VariantMergeForOutportTm4CoefOP[4] = VDDR_ac_B.Merge_k;
        VDDR_ac_B.VariantMergeForOutportTm4CoefOP[5] = VDDR_ac_B.Merge1_a;
        VDDR_ac_B.VariantMergeForOutportTm4CoefOP[6] = VDDR_ac_B.Merge3_p1;
        VDDR_ac_B.VariantMergeForOutportTm5CoefOP[4] = VDDR_ac_B.Merge_b2;
        VDDR_ac_B.VariantMergeForOutportTm5CoefOP[5] = VDDR_ac_B.Merge1_p;
        VDDR_ac_B.VariantMergeForOutportTm5CoefOP[6] = VDDR_ac_B.Merge3_e;
        VDDR_ac_B.VariantMergeForOutportTm6CoefOP[4] = VDDR_ac_B.Merge_g;
        VDDR_ac_B.VariantMergeForOutportTm6CoefOP[5] = VDDR_ac_B.Merge1_n;
        VDDR_ac_B.VariantMergeForOutportTm6CoefOP[6] = VDDR_ac_B.Merge3_bj;

        /* End of Outputs for SubSystem: '<S3173>/OPTL_MapEleMtrs_2MtrSys' */
#endif

        /* End of Outputs for SubSystem: '<S3171>/OPTL_MapEleMtrs_Var' */

        /* S-Function (fcgen): '<S550>/FcnCallGen' incorporates:
         *  SubSystem: '<S550>/DemuxTmCoeffs'
         */
        for (i = 0; i < 7; i++)
        {
            VDDR_ac_B.MUX_of_Tm2_coefs_Tm2Min_Tm2Ma_a[i] =
                VDDR_ac_B.VariantMergeForOutportTm2CoefOP[i];
            VDDR_ac_B.MUX_of_Tm3_coefs_Tm3Min_Tm3Ma_b[i] =
                VDDR_ac_B.VariantMergeForOutportTm3CoefOP[i];
            VDDR_ac_B.MUX_of_Tm4_coefs_Tm4Min_Tm4Ma_g[i] =
                VDDR_ac_B.VariantMergeForOutportTm4CoefOP[i];
            VDDR_ac_B.MUX_of_Tm5_coefs_Tm5Min_Tm5Ma_m[i] =
                VDDR_ac_B.VariantMergeForOutportTm5CoefOP[i];
            VDDR_ac_B.MUX_of_Tm6_coefs_Tm6Min_Tm6Ma_n[i] =
                VDDR_ac_B.VariantMergeForOutportTm6CoefOP[i];
        }

        /* SignalConversion generated from: '<S551>/K_Tb2Tcr0_ToTcrsDep' incorporates:
         *  Inport: '<S3176>/Tm1Coefs'
         *  Inport: '<S3176>/Tm2Coefs'
         *  Inport: '<S3176>/Tm3Coefs'
         *  Inport: '<S3176>/Tm4Coefs'
         *  Inport: '<S3176>/Tm5Coefs'
         *  Inport: '<S3176>/Tm6Coefs'
         *  Inport: '<S551>/MUX_of_Tm2_coefs_Tm2Min_Tm2Max_and_Tm2CL'
         *  Inport: '<S551>/MUX_of_Tm3_coefs_Tm3Min_Tm3Max_and_Tm3CL'
         *  Inport: '<S551>/MUX_of_Tm4_coefs_Tm4Min_Tm4Max_and_Tm4CL'
         *  Inport: '<S551>/MUX_of_Tm5_coefs_Tm5Min_Tm5Max_and_Tm5CL'
         *  Inport: '<S551>/MUX_of_Tm6_coefs_Tm6Min_Tm6Max_and_Tm6CL'
         */
        VDDR_ac_B.OutportBufferForK_Tb2Tcr0_ToT_n =
            VDDR_ac_B.MUX_of_Tm2_coefs_Tm2Min_Tm2Ma_a[1];

        /* SignalConversion generated from: '<S551>/Tcr0Max' */
        VDDR_ac_B.OutportBufferForTcr0Max_e =
            VDDR_ac_B.MUX_of_Tm2_coefs_Tm2Min_Tm2Ma_a[5];

        /* SignalConversion generated from: '<S551>/Tcr0Min' */
        VDDR_ac_B.OutportBufferForTcr0Min_g =
            VDDR_ac_B.MUX_of_Tm2_coefs_Tm2Min_Tm2Ma_a[4];

        /* SignalConversion generated from: '<S551>/K_Tb2Tcr1_ToTcrsDep' */
        VDDR_ac_B.OutportBufferForK_Tb2Tcr1_ToT_f =
            VDDR_ac_B.MUX_of_Tm3_coefs_Tm3Min_Tm3Ma_b[1];

        /* SignalConversion generated from: '<S551>/Tcr1Max' */
        VDDR_ac_B.OutportBufferForTcr1Max_d =
            VDDR_ac_B.MUX_of_Tm3_coefs_Tm3Min_Tm3Ma_b[5];

        /* SignalConversion generated from: '<S551>/Tcr1Min' */
        VDDR_ac_B.OutportBufferForTcr1Min_j =
            VDDR_ac_B.MUX_of_Tm3_coefs_Tm3Min_Tm3Ma_b[4];

        /* SignalConversion generated from: '<S551>/K_Tb2Tcr2_ToTcrsDep' */
        VDDR_ac_B.OutportBufferForK_Tb2Tcr2_ToT_j =
            VDDR_ac_B.MUX_of_Tm4_coefs_Tm4Min_Tm4Ma_g[1];

        /* SignalConversion generated from: '<S551>/Tcr2Max' */
        VDDR_ac_B.OutportBufferForTcr2Max_c =
            VDDR_ac_B.MUX_of_Tm4_coefs_Tm4Min_Tm4Ma_g[5];

        /* SignalConversion generated from: '<S551>/Tcr2Min' */
        VDDR_ac_B.OutportBufferForTcr2Min_h =
            VDDR_ac_B.MUX_of_Tm4_coefs_Tm4Min_Tm4Ma_g[4];

        /* SignalConversion generated from: '<S551>/K_Tb2Tcr3_ToTcrsDep' */
        VDDR_ac_B.OutportBufferForK_Tb2Tcr3_ToT_l =
            VDDR_ac_B.MUX_of_Tm5_coefs_Tm5Min_Tm5Ma_m[1];

        /* SignalConversion generated from: '<S551>/Tcr3Max' */
        VDDR_ac_B.OutportBufferForTcr3Max_l =
            VDDR_ac_B.MUX_of_Tm5_coefs_Tm5Min_Tm5Ma_m[5];

        /* SignalConversion generated from: '<S551>/Tcr3Min' */
        VDDR_ac_B.OutportBufferForTcr3Min_a =
            VDDR_ac_B.MUX_of_Tm5_coefs_Tm5Min_Tm5Ma_m[4];

        /* SignalConversion generated from: '<S551>/K_Tb2Tcr4_ToTcrsDep' */
        VDDR_ac_B.OutportBufferForK_Tb2Tcr4_ToT_n =
            VDDR_ac_B.MUX_of_Tm6_coefs_Tm6Min_Tm6Ma_n[1];

        /* SignalConversion generated from: '<S551>/Tcr4Max' */
        VDDR_ac_B.OutportBufferForTcr4Max_p =
            VDDR_ac_B.MUX_of_Tm6_coefs_Tm6Min_Tm6Ma_n[5];

        /* SignalConversion generated from: '<S551>/Tcr4Min' */
        VDDR_ac_B.OutportBufferForTcr4Min_o =
            VDDR_ac_B.MUX_of_Tm6_coefs_Tm6Min_Tm6Ma_n[4];

        /* S-Function (fcgen): '<S550>/FcnCallGen' incorporates:
         *  SubSystem: '<S550>/VDDC_CurTi_RadMod'
         */
        /* Outputs for Atomic SubSystem: '<S3512>/OPTL_EqCnstCalc_Var' */
        /* If: '<S3511>/If' incorporates:
         *  Constant: '<S3514>/Constant'
         *  Constant: '<S3515>/Constant'
         *  Constant: '<S3516>/Constant'
         *  Constant: '<S3517>/Constant'
         *  Constant: '<S3518>/Constant'
         *  Constant: '<S3519>/Constant'
         *  RelationalOperator: '<S3511>/Comparison10'
         *  RelationalOperator: '<S3511>/Comparison5'
         *  RelationalOperator: '<S3511>/Comparison6'
         *  RelationalOperator: '<S3511>/Comparison7'
         *  RelationalOperator: '<S3511>/Comparison8'
         *  RelationalOperator: '<S3511>/Comparison9'
         *  Selector: '<S557>/Selector'
         */
#if Rte_SysCon_Variant_OPTL_3MtrEnbl

        /* Outputs for Atomic SubSystem: '<S3526>/OPTL_EqCnstCalc_3Mtr' */
        if (((uint32)rtb_VM_Conditional_Signal_VeT_k) == CeTSXR_e_First)
        {
            /* Outputs for IfAction SubSystem: '<S3511>/Index1' incorporates:
             *  ActionPort: '<S3520>/Action Port'
             */
            VDDR_ac_Index1(&rtb_Merge_ex);

            /* End of Outputs for SubSystem: '<S3511>/Index1' */
        }
        else if (((uint32)rtb_VM_Conditional_Signal_VeT_k) == CeTSXR_e_Second)
        {
            /* Outputs for IfAction SubSystem: '<S3511>/Index2' incorporates:
             *  ActionPort: '<S3521>/Action Port'
             */
            VDDR_ac_Index2(&rtb_Merge_ex);

            /* End of Outputs for SubSystem: '<S3511>/Index2' */
        }
        else if (((uint32)rtb_VM_Conditional_Signal_VeT_k) == CeTSXR_e_Third)
        {
            /* Outputs for IfAction SubSystem: '<S3511>/Index3' incorporates:
             *  ActionPort: '<S3522>/Action Port'
             */
            VDDR_ac_Index3(&rtb_Merge_ex);

            /* End of Outputs for SubSystem: '<S3511>/Index3' */
        }
        else if (((uint32)rtb_VM_Conditional_Signal_VeT_k) == CeTSXR_e_Fourth)
        {
            /* Outputs for IfAction SubSystem: '<S3511>/Index4' incorporates:
             *  ActionPort: '<S3523>/Action Port'
             */
            VDDR_ac_Index4(&rtb_Merge_ex);

            /* End of Outputs for SubSystem: '<S3511>/Index4' */
        }
        else if (((uint32)rtb_VM_Conditional_Signal_VeT_k) == CeTSXR_e_Fifth)
        {
            /* Outputs for IfAction SubSystem: '<S3511>/Index5' incorporates:
             *  ActionPort: '<S3524>/Action Port'
             */
            VDDR_ac_Index5(&rtb_Merge_ex);

            /* End of Outputs for SubSystem: '<S3511>/Index5' */
        }
        else if (((uint32)rtb_VM_Conditional_Signal_VeT_k) == CeTSXR_e_Sixth)
        {
            /* Outputs for IfAction SubSystem: '<S3511>/Index6' incorporates:
             *  ActionPort: '<S3525>/Action Port'
             */
            VDDR_ac_Index6(&rtb_Merge_ex);

            /* End of Outputs for SubSystem: '<S3511>/Index6' */
        }
        else
        {
            /* Outputs for IfAction SubSystem: '<S3511>/ELSE' incorporates:
             *  ActionPort: '<S3513>/Action Port'
             */
            VDDR_ac_Index2(&rtb_Merge_ex);

            /* End of Outputs for SubSystem: '<S3511>/ELSE' */
        }

        /* If: '<S3528>/If' incorporates:
         *  Constant: '<S3514>/Constant'
         *  Constant: '<S3515>/Constant'
         *  Constant: '<S3516>/Constant'
         *  Constant: '<S3517>/Constant'
         *  Constant: '<S3518>/Constant'
         *  Constant: '<S3519>/Constant'
         *  Constant: '<S3529>/Constant'
         *  Constant: '<S3530>/Constant'
         *  Logic: '<S3528>/Logical1'
         *  RelationalOperator: '<S3528>/Comparison1'
         *  RelationalOperator: '<S3528>/Comparison4'
         */
        if ((((uint32)rtb_TmpSignalConversionAtVeTSXR) == CeTSXR_e_ModeGear) ||
                (((uint32)rtb_TmpSignalConversionAtVeTSXR) == CeTSXR_e_Mode))
        {
            /* Outputs for IfAction SubSystem: '<S3528>/MixedMode' incorporates:
             *  ActionPort: '<S3531>/Action Port'
             */
            /* Outputs for Atomic SubSystem: '<S3531>/Limiter' */
            /* Switch: '<S3533>/Switch1' incorporates:
             *  RelationalOperator: '<S3533>/Relational Operator'
             */
            if (VeVDDC_M_TcMaxMax_MapEleMtrs <
                    VDDR_ac_B.VariantMergeForOutportMiscOPTL[((sint32)
                    rtb_Merge_ex) - 1])
            {
                /* Sum: '<S3531>/Sum1' */
                rtb_Merge21 = VeVDDC_M_TcMaxMax_MapEleMtrs;
            }
            else
            {
                /* Sum: '<S3531>/Sum1' */
                rtb_Merge21 = VDDR_ac_B.VariantMergeForOutportMiscOPTL[((sint32)
                    rtb_Merge_ex) - 1];
            }

            /* End of Switch: '<S3533>/Switch1' */

            /* Switch: '<S3533>/Switch' incorporates:
             *  RelationalOperator: '<S3533>/Relational Operator1'
             */
            if (rtb_Merge21 <= VeVDDC_M_TcMinMin_MapEleMtrs)
            {
                rtb_Merge21 = VeVDDC_M_TcMinMin_MapEleMtrs;
            }

            /* End of Switch: '<S3533>/Switch' */
            /* End of Outputs for SubSystem: '<S3531>/Limiter' */

            /* Sum: '<S3531>/Sum1' incorporates:
             *  Product: '<S3531>/Product'
             *  Product: '<S3531>/Product1'
             *  Product: '<S3538>/Prod'
             *  Sum: '<S3531>/Sum'
             */
            rtb_Merge21 = ((rtb_Merge21 *
                            VDDR_ac_B.VariantMergeForOutportTcTempFac) *
                           VeVDDC_r_C1_MapEleMtrs) + VeVDDC_r_C2_MapEleMtrs;
            rtb_Merge21 = (rtb_Merge21 * rtb_Merge21) + VeVDDC_r_Cc_MapEleMtrs;

            /* VariantMerge generated from: '<S3526>/PBatMinMod' incorporates:
             *  Sum: '<S3531>/Sum2'
             */
            VeVDDC_P_PBatMinMod_CurTi = VDDR_ac_B.VeHTDR_P_PBatMin_OptTo -
                rtb_Merge21;

            /* VariantMerge generated from: '<S3526>/PBatMaxMod' incorporates:
             *  Sum: '<S3531>/Sum3'
             */
            VeVDDC_P_PBatMaxMod_CurTi = VDDR_ac_B.VeHTDR_P_PBatMax_OptTo -
                rtb_Merge21;

            /* End of Outputs for SubSystem: '<S3528>/MixedMode' */
        }
        else
        {
            /* Outputs for IfAction SubSystem: '<S3528>/NonMixedMode1' incorporates:
             *  ActionPort: '<S3532>/Action Port'
             */
            /* VariantMerge generated from: '<S3526>/PBatMinMod' incorporates:
             *  Inport: '<S3532>/PBatMin'
             */
            VeVDDC_P_PBatMinMod_CurTi = VDDR_ac_B.VeHTDR_P_PBatMin_OptTo;

            /* VariantMerge generated from: '<S3526>/PBatMaxMod' incorporates:
             *  Inport: '<S3532>/PBatMax'
             */
            VeVDDC_P_PBatMaxMod_CurTi = VDDR_ac_B.VeHTDR_P_PBatMax_OptTo;

            /* End of Outputs for SubSystem: '<S3528>/NonMixedMode1' */
        }

        /* End of If: '<S3528>/If' */
        /* End of Outputs for SubSystem: '<S3526>/OPTL_EqCnstCalc_3Mtr' */
#else

        /* Outputs for Atomic SubSystem: '<S3526>/NonMixedMode' */
        /* VariantMerge generated from: '<S3526>/PBatMinMod' incorporates:
         *  Inport: '<S3527>/PBatMin'
         */
        VeVDDC_P_PBatMinMod_CurTi = VDDR_ac_B.VeHTDR_P_PBatMin_OptTo;

        /* VariantMerge generated from: '<S3526>/PBatMaxMod' incorporates:
         *  Inport: '<S3527>/PBatMax'
         */
        VeVDDC_P_PBatMaxMod_CurTi = VDDR_ac_B.VeHTDR_P_PBatMax_OptTo;

        /* End of Outputs for SubSystem: '<S3526>/NonMixedMode' */
#endif

        /* End of If: '<S3511>/If' */
        /* End of Outputs for SubSystem: '<S3512>/OPTL_EqCnstCalc_Var' */

        /* S-Function (fcgen): '<S550>/FcnCallGen' incorporates:
         *  SubSystem: '<S550>/DetTaTbLnrLmts'
         */

        /* MinMax: '<S558>/Maximum' incorporates:
         *  Constant: '<S560>/Calib'
         */
        rtb_Merge6_k = fmaxf(VeVDDC_M_TaMax_MapEleMtrs, (float32)
                             Rte_Prm_KeOPTR_k_NonZeroCoeffThrshld_Pos_KeOPTR_k_NonZeroCoeffThrshld_Pos
                             ());

        /* MinMax: '<S558>/Maximum1' incorporates:
         *  Constant: '<S560>/Calib'
         */
        rtb_Merge21 = fmaxf((float32)
                            Rte_Prm_KeOPTR_k_NonZeroCoeffThrshld_Pos_KeOPTR_k_NonZeroCoeffThrshld_Pos
                            (), VeVDDC_M_TbMax_MapEleMtrs);

        /* MinMax: '<S558>/Minimum' incorporates:
         *  Constant: '<S559>/Calib'
         */
        rtb_Merge7_b = fminf(VeVDDC_M_TaMin_MapEleMtrs, (float32)
                             Rte_Prm_KeOPTR_k_NonZeroCoeffThrshld_Neg_KeOPTR_k_NonZeroCoeffThrshld_Neg
                             ());

        /* MinMax: '<S558>/Minimum1' incorporates:
         *  Constant: '<S559>/Calib'
         */
        rtb_Merge22 = fminf((float32)
                            Rte_Prm_KeOPTR_k_NonZeroCoeffThrshld_Neg_KeOPTR_k_NonZeroCoeffThrshld_Neg
                            (), VeVDDC_M_TbMin_MapEleMtrs);

        /* Abs: '<S579>/Abs1' incorporates:
         *  Abs: '<S577>/Abs1'
         */
        rtb_Merge24 = fabsf(VDDR_ac_B.MUX_of_Tm5_coefs_Tm5Min_Tm5Ma_m[0]);

        /* Merge: '<S694>/Merge2' incorporates:
         *  Abs: '<S579>/Abs1'
         */
        rtb_Merge23 = rtb_Merge24;

        /* If: '<S579>/If' incorporates:
         *  Abs: '<S579>/Abs1'
         *  Constant: '<S567>/Calib'
         *  Constant: '<S682>/Calib'
         *  Logic: '<S579>/Logical'
         *  RelationalOperator: '<S579>/Greater Than or Equal '
         */
        if (Rte_Prm_HeOPTR_b_EnblSWALims_HeOPTR_b_EnblSWALims() && (rtb_Merge24 >=
             ((float32)
                Rte_Prm_KeOPTR_k_NonZeroCoeffThrshld_Pos_KeOPTR_k_NonZeroCoeffThrshld_Pos
                ())))
        {
            /* Outputs for IfAction SubSystem: '<S579>/KNEQ0' incorporates:
             *  ActionPort: '<S681>/Action Port'
             */
            VDDR_ac_KNEQ0(VDDR_ac_B.MUX_of_Tm5_coefs_Tm5Min_Tm5Ma_m[0],
                          VDDR_ac_B.VariantMergeForOutportMiscOPTL[4],
                          rtb_TmpSignalConversionAtVeSC_n,
                          rtb_TmpSignalConversionAtVeSC_p, &rtb_Merge10,
                          &rtb_Merge23);

            /* End of Outputs for SubSystem: '<S579>/KNEQ0' */
        }
        else
        {
            /* Outputs for IfAction SubSystem: '<S579>/KEQ0' incorporates:
             *  ActionPort: '<S680>/Action Port'
             */
            VDDR_ac_KEQ0(&rtb_Merge10, &rtb_Merge23);

            /* End of Outputs for SubSystem: '<S579>/KEQ0' */
        }

        /* End of If: '<S579>/If' */

        /* MinMax: '<S568>/MinMax4' */
        rtb_VM_Conditional_Signal_VeM_m = fmaxf(rtb_Merge7_b, rtb_Merge10);

        /* MinMax: '<S568>/MinMax5' */
        rtb_Merge23 = fminf(rtb_Merge6_k, rtb_Merge23);

        /* If: '<S568>/If1' */
        if (rtb_VM_Conditional_Signal_VeM_m > rtb_Merge23)
        {
            /* Outputs for IfAction SubSystem: '<S568>/NoIntersection' incorporates:
             *  ActionPort: '<S581>/Action Port'
             */
            VDDR_ac_NoIntersection(rtb_Merge7_b, rtb_Merge6_k, rtb_Merge10,
                                   &rtb_Merge_hts, &rtb_Merge1_dln,
                                   &rtb_Merge2_hv);

            /* End of Outputs for SubSystem: '<S568>/NoIntersection' */
        }
        else
        {
            /* Outputs for IfAction SubSystem: '<S568>/Intersection' incorporates:
             *  ActionPort: '<S580>/Action Port'
             */
            VDDR_ac_Intersection(rtb_VM_Conditional_Signal_VeM_m, rtb_Merge23,
                                 &rtb_Merge_hts, &rtb_Merge1_dln, &rtb_Merge2_hv);

            /* End of Outputs for SubSystem: '<S568>/Intersection' */
        }

        /* End of If: '<S568>/If1' */

        /* Merge: '<S694>/Merge2' incorporates:
         *  Abs: '<S574>/Abs1'
         */
        rtb_Merge23 = fabsf(VDDR_ac_B.MUX_of_Tm2_coefs_Tm2Min_Tm2Ma_a[0]);

        /* If: '<S574>/If' incorporates:
         *  Constant: '<S642>/Calib'
         *  Logic: '<S574>/Logical'
         *  RelationalOperator: '<S574>/Greater Than or Equal '
         */
        if ((rtb_TmpSignalConversionAtVaTS_e[1]) && (rtb_Merge23 >= ((float32)
                Rte_Prm_KeOPTR_k_NonZeroCoeffThrshld_Pos_KeOPTR_k_NonZeroCoeffThrshld_Pos
                ())))
        {
            /* Outputs for IfAction SubSystem: '<S574>/KNEQ0' incorporates:
             *  ActionPort: '<S641>/Action Port'
             */
            VDDR_ac_KNEQ0(VDDR_ac_B.MUX_of_Tm2_coefs_Tm2Min_Tm2Ma_a[0],
                          VDDR_ac_B.VariantMergeForOutportMiscOPTL[1],
                          VDDR_ac_B.OutportBufferForTcr0Min_g,
                          VDDR_ac_B.OutportBufferForTcr0Max_e, &rtb_Merge10,
                          &rtb_Merge23);

            /* End of Outputs for SubSystem: '<S574>/KNEQ0' */
        }
        else
        {
            /* Outputs for IfAction SubSystem: '<S574>/KEQ0' incorporates:
             *  ActionPort: '<S640>/Action Port'
             */
            VDDR_ac_KEQ0(&rtb_Merge10, &rtb_Merge23);

            /* End of Outputs for SubSystem: '<S574>/KEQ0' */
        }

        /* End of If: '<S574>/If' */

        /* MinMax: '<S569>/MinMax4' */
        rtb_VM_Conditional_Signal_VeM_m = fmaxf(rtb_Merge1_dln, rtb_Merge10);

        /* MinMax: '<S569>/MinMax5' */
        rtb_Merge23 = fminf(rtb_Merge2_hv, rtb_Merge23);

        /* If: '<S569>/If1' */
        if (rtb_VM_Conditional_Signal_VeM_m > rtb_Merge23)
        {
            /* Outputs for IfAction SubSystem: '<S569>/NoIntersection' incorporates:
             *  ActionPort: '<S591>/Action Port'
             */
            VDDR_ac_NoIntersection(rtb_Merge1_dln, rtb_Merge2_hv, rtb_Merge10,
                                   &rtb_Merge_hts, &rtb_Merge6_k, &rtb_Merge7_b);

            /* End of Outputs for SubSystem: '<S569>/NoIntersection' */
        }
        else
        {
            /* Outputs for IfAction SubSystem: '<S569>/Intersection' incorporates:
             *  ActionPort: '<S590>/Action Port'
             */
            VDDR_ac_Intersection(rtb_VM_Conditional_Signal_VeM_m, rtb_Merge23,
                                 &rtb_Merge_hts, &rtb_Merge6_k, &rtb_Merge7_b);

            /* End of Outputs for SubSystem: '<S569>/Intersection' */
        }

        /* End of If: '<S569>/If1' */

        /* Merge: '<S694>/Merge2' incorporates:
         *  Abs: '<S575>/Abs1'
         */
        rtb_Merge23 = fabsf(VDDR_ac_B.MUX_of_Tm3_coefs_Tm3Min_Tm3Ma_b[0]);

        /* If: '<S575>/If' incorporates:
         *  Constant: '<S650>/Calib'
         *  Logic: '<S575>/Logical'
         *  RelationalOperator: '<S575>/Greater Than or Equal '
         */
        if ((rtb_TmpSignalConversionAtVaTS_e[2]) && (rtb_Merge23 >= ((float32)
                Rte_Prm_KeOPTR_k_NonZeroCoeffThrshld_Pos_KeOPTR_k_NonZeroCoeffThrshld_Pos
                ())))
        {
            /* Outputs for IfAction SubSystem: '<S575>/KNEQ0' incorporates:
             *  ActionPort: '<S649>/Action Port'
             */
            VDDR_ac_KNEQ0(VDDR_ac_B.MUX_of_Tm3_coefs_Tm3Min_Tm3Ma_b[0],
                          VDDR_ac_B.VariantMergeForOutportMiscOPTL[2],
                          VDDR_ac_B.OutportBufferForTcr1Min_j,
                          VDDR_ac_B.OutportBufferForTcr1Max_d, &rtb_Merge10,
                          &rtb_Merge23);

            /* End of Outputs for SubSystem: '<S575>/KNEQ0' */
        }
        else
        {
            /* Outputs for IfAction SubSystem: '<S575>/KEQ0' incorporates:
             *  ActionPort: '<S648>/Action Port'
             */
            VDDR_ac_KEQ0(&rtb_Merge10, &rtb_Merge23);

            /* End of Outputs for SubSystem: '<S575>/KEQ0' */
        }

        /* End of If: '<S575>/If' */

        /* MinMax: '<S570>/MinMax4' */
        rtb_VM_Conditional_Signal_VeM_m = fmaxf(rtb_Merge6_k, rtb_Merge10);

        /* MinMax: '<S570>/MinMax5' */
        rtb_Merge23 = fminf(rtb_Merge7_b, rtb_Merge23);

        /* If: '<S570>/If1' */
        if (rtb_VM_Conditional_Signal_VeM_m > rtb_Merge23)
        {
            /* Outputs for IfAction SubSystem: '<S570>/NoIntersection' incorporates:
             *  ActionPort: '<S601>/Action Port'
             */
            VDDR_ac_NoIntersection(rtb_Merge6_k, rtb_Merge7_b, rtb_Merge10,
                                   &rtb_Merge_hts, &rtb_Merge1_dln,
                                   &rtb_Merge2_hv);

            /* End of Outputs for SubSystem: '<S570>/NoIntersection' */
        }
        else
        {
            /* Outputs for IfAction SubSystem: '<S570>/Intersection' incorporates:
             *  ActionPort: '<S600>/Action Port'
             */
            VDDR_ac_Intersection(rtb_VM_Conditional_Signal_VeM_m, rtb_Merge23,
                                 &rtb_Merge_hts, &rtb_Merge1_dln, &rtb_Merge2_hv);

            /* End of Outputs for SubSystem: '<S570>/Intersection' */
        }

        /* End of If: '<S570>/If1' */

        /* Merge: '<S694>/Merge2' incorporates:
         *  Abs: '<S576>/Abs1'
         */
        rtb_Merge23 = fabsf(VDDR_ac_B.MUX_of_Tm4_coefs_Tm4Min_Tm4Ma_g[0]);

        /* If: '<S576>/If' incorporates:
         *  Constant: '<S658>/Calib'
         *  Logic: '<S576>/Logical'
         *  RelationalOperator: '<S576>/Greater Than or Equal '
         */
        if ((rtb_TmpSignalConversionAtVaTS_e[3]) && (rtb_Merge23 >= ((float32)
                Rte_Prm_KeOPTR_k_NonZeroCoeffThrshld_Pos_KeOPTR_k_NonZeroCoeffThrshld_Pos
                ())))
        {
            /* Outputs for IfAction SubSystem: '<S576>/KNEQ0' incorporates:
             *  ActionPort: '<S657>/Action Port'
             */
            VDDR_ac_KNEQ0(VDDR_ac_B.MUX_of_Tm4_coefs_Tm4Min_Tm4Ma_g[0],
                          VDDR_ac_B.VariantMergeForOutportMiscOPTL[3],
                          VDDR_ac_B.OutportBufferForTcr2Min_h,
                          VDDR_ac_B.OutportBufferForTcr2Max_c, &rtb_Merge10,
                          &rtb_Merge23);

            /* End of Outputs for SubSystem: '<S576>/KNEQ0' */
        }
        else
        {
            /* Outputs for IfAction SubSystem: '<S576>/KEQ0' incorporates:
             *  ActionPort: '<S656>/Action Port'
             */
            VDDR_ac_KEQ0(&rtb_Merge10, &rtb_Merge23);

            /* End of Outputs for SubSystem: '<S576>/KEQ0' */
        }

        /* End of If: '<S576>/If' */

        /* MinMax: '<S571>/MinMax4' */
        rtb_VM_Conditional_Signal_VeM_m = fmaxf(rtb_Merge1_dln, rtb_Merge10);

        /* MinMax: '<S571>/MinMax5' */
        rtb_Merge23 = fminf(rtb_Merge2_hv, rtb_Merge23);

        /* If: '<S571>/If1' */
        if (rtb_VM_Conditional_Signal_VeM_m > rtb_Merge23)
        {
            /* Outputs for IfAction SubSystem: '<S571>/NoIntersection' incorporates:
             *  ActionPort: '<S611>/Action Port'
             */
            VDDR_ac_NoIntersection(rtb_Merge1_dln, rtb_Merge2_hv, rtb_Merge10,
                                   &rtb_Merge_hts, &rtb_Merge6_k, &rtb_Merge7_b);

            /* End of Outputs for SubSystem: '<S571>/NoIntersection' */
        }
        else
        {
            /* Outputs for IfAction SubSystem: '<S571>/Intersection' incorporates:
             *  ActionPort: '<S610>/Action Port'
             */
            VDDR_ac_Intersection(rtb_VM_Conditional_Signal_VeM_m, rtb_Merge23,
                                 &rtb_Merge_hts, &rtb_Merge6_k, &rtb_Merge7_b);

            /* End of Outputs for SubSystem: '<S571>/Intersection' */
        }

        /* End of If: '<S571>/If1' */

        /* Merge: '<S694>/Merge2' incorporates:
         *  Abs: '<S577>/Abs1'
         */
        rtb_Merge23 = rtb_Merge24;

        /* If: '<S577>/If' incorporates:
         *  Constant: '<S666>/Calib'
         *  Logic: '<S577>/Logical'
         *  RelationalOperator: '<S577>/Greater Than or Equal '
         */
        if ((rtb_TmpSignalConversionAtVaTS_e[4]) && (rtb_Merge24 >= ((float32)
                Rte_Prm_KeOPTR_k_NonZeroCoeffThrshld_Pos_KeOPTR_k_NonZeroCoeffThrshld_Pos
                ())))
        {
            /* Outputs for IfAction SubSystem: '<S577>/KNEQ0' incorporates:
             *  ActionPort: '<S665>/Action Port'
             */
            VDDR_ac_KNEQ0(VDDR_ac_B.MUX_of_Tm5_coefs_Tm5Min_Tm5Ma_m[0],
                          VDDR_ac_B.VariantMergeForOutportMiscOPTL[4],
                          VDDR_ac_B.OutportBufferForTcr3Min_a,
                          VDDR_ac_B.OutportBufferForTcr3Max_l, &rtb_Merge2_hv,
                          &rtb_Merge23);

            /* End of Outputs for SubSystem: '<S577>/KNEQ0' */
        }
        else
        {
            /* Outputs for IfAction SubSystem: '<S577>/KEQ0' incorporates:
             *  ActionPort: '<S664>/Action Port'
             */
            VDDR_ac_KEQ0(&rtb_Merge2_hv, &rtb_Merge23);

            /* End of Outputs for SubSystem: '<S577>/KEQ0' */
        }

        /* End of If: '<S577>/If' */

        /* MinMax: '<S572>/MinMax4' */
        rtb_Merge10 = fmaxf(rtb_Merge6_k, rtb_Merge2_hv);

        /* MinMax: '<S572>/MinMax5' */
        rtb_Merge23 = fminf(rtb_Merge7_b, rtb_Merge23);

        /* If: '<S572>/If1' */
        if (rtb_Merge10 > rtb_Merge23)
        {
            /* Outputs for IfAction SubSystem: '<S572>/NoIntersection' incorporates:
             *  ActionPort: '<S621>/Action Port'
             */
            VDDR_ac_NoIntersection(rtb_Merge6_k, rtb_Merge7_b, rtb_Merge2_hv,
                                   &rtb_Merge_hts, &rtb_Merge24, &rtb_Merge1_dln);

            /* End of Outputs for SubSystem: '<S572>/NoIntersection' */
        }
        else
        {
            /* Outputs for IfAction SubSystem: '<S572>/Intersection' incorporates:
             *  ActionPort: '<S620>/Action Port'
             */
            VDDR_ac_Intersection(rtb_Merge10, rtb_Merge23, &rtb_Merge_hts,
                                 &rtb_Merge24, &rtb_Merge1_dln);

            /* End of Outputs for SubSystem: '<S572>/Intersection' */
        }

        /* End of If: '<S572>/If1' */

        /* Merge: '<S694>/Merge2' incorporates:
         *  Abs: '<S578>/Abs1'
         */
        rtb_Merge23 = fabsf(VDDR_ac_B.MUX_of_Tm6_coefs_Tm6Min_Tm6Ma_n[0]);

        /* If: '<S578>/If' incorporates:
         *  Constant: '<S674>/Calib'
         *  Logic: '<S578>/Logical'
         *  RelationalOperator: '<S578>/Greater Than or Equal '
         */
        if ((rtb_TmpSignalConversionAtVaTS_e[5]) && (rtb_Merge23 >= ((float32)
                Rte_Prm_KeOPTR_k_NonZeroCoeffThrshld_Pos_KeOPTR_k_NonZeroCoeffThrshld_Pos
                ())))
        {
            /* Outputs for IfAction SubSystem: '<S578>/KNEQ0' incorporates:
             *  ActionPort: '<S673>/Action Port'
             */
            VDDR_ac_KNEQ0(VDDR_ac_B.MUX_of_Tm6_coefs_Tm6Min_Tm6Ma_n[0],
                          VDDR_ac_B.VariantMergeForOutportMiscOPTL[5],
                          VDDR_ac_B.OutportBufferForTcr4Min_o,
                          VDDR_ac_B.OutportBufferForTcr4Max_p, &rtb_Merge2_hv,
                          &rtb_Merge23);

            /* End of Outputs for SubSystem: '<S578>/KNEQ0' */
        }
        else
        {
            /* Outputs for IfAction SubSystem: '<S578>/KEQ0' incorporates:
             *  ActionPort: '<S672>/Action Port'
             */
            VDDR_ac_KEQ0(&rtb_Merge2_hv, &rtb_Merge23);

            /* End of Outputs for SubSystem: '<S578>/KEQ0' */
        }

        /* End of If: '<S578>/If' */

        /* MinMax: '<S573>/MinMax4' */
        rtb_Merge6_k = fmaxf(rtb_Merge24, rtb_Merge2_hv);

        /* MinMax: '<S573>/MinMax5' */
        rtb_Merge7_b = fminf(rtb_Merge1_dln, rtb_Merge23);

        /* If: '<S573>/If1' */
        if (rtb_Merge6_k > rtb_Merge7_b)
        {
            /* Outputs for IfAction SubSystem: '<S573>/NoIntersection' incorporates:
             *  ActionPort: '<S631>/Action Port'
             */
            /* SignalConversion generated from: '<S573>/Merge2' */
            VDDR_ac_NoIntersection(rtb_Merge24, rtb_Merge1_dln, rtb_Merge2_hv,
                                   &rtb_Merge_hts, &rtb_Merge23,
                                   (&(VeVDDC_M_TaMaxHpt_MtrCmnd)));

            /* End of Outputs for SubSystem: '<S573>/NoIntersection' */
        }
        else
        {
            /* Outputs for IfAction SubSystem: '<S573>/Intersection' incorporates:
             *  ActionPort: '<S630>/Action Port'
             */
            /* SignalConversion generated from: '<S573>/Merge2' */
            VDDR_ac_Intersection(rtb_Merge6_k, rtb_Merge7_b, &rtb_Merge_hts,
                                 &rtb_Merge23, (&(VeVDDC_M_TaMaxHpt_MtrCmnd)));

            /* End of Outputs for SubSystem: '<S573>/Intersection' */
        }

        /* End of If: '<S573>/If1' */

        /* SignalConversion generated from: '<S573>/Merge1' */
        VeVDDC_M_TaMinHpt_MtrCmnd = rtb_Merge23;

        /* Sum: '<S566>/Summation' incorporates:
         *  Product: '<S566>/Multiplication'
         */
        VeVDDC_M_TxMin_MtrCmnd = (VeVDDC_M_TaMinHpt_MtrCmnd *
            VeVDDC_r_A1_MapEleMtrs) + VeVDDC_r_A2_MapEleMtrs;

        /* Sum: '<S566>/Summation1' incorporates:
         *  Product: '<S566>/Multiplication1'
         */
        VeVDDC_M_TxMax_MtrCmnd = (VeVDDC_r_A1_MapEleMtrs *
            VeVDDC_M_TaMaxHpt_MtrCmnd) + VeVDDC_r_A2_MapEleMtrs;

        /* Merge: '<S694>/Merge1' incorporates:
         *  Abs: '<S695>/Abs1'
         */
        rtb_Merge24 = fabsf(VDDR_ac_B.OutportBufferForK_Tb2Tcr0_ToT_n);

        /* If: '<S695>/If' incorporates:
         *  Constant: '<S752>/Calib'
         *  Logic: '<S695>/Logical'
         *  RelationalOperator: '<S695>/Greater Than or Equal '
         */
        if ((rtb_TmpSignalConversionAtVaTS_e[1]) && (rtb_Merge24 >= ((float32)
                Rte_Prm_KeOPTR_k_NonZeroCoeffThrshld_Pos_KeOPTR_k_NonZeroCoeffThrshld_Pos
                ())))
        {
            /* Outputs for IfAction SubSystem: '<S695>/KNEQ0' incorporates:
             *  ActionPort: '<S751>/Action Port'
             */
            VDDR_ac_KNEQ0(VDDR_ac_B.OutportBufferForK_Tb2Tcr0_ToT_n,
                          VDDR_ac_B.VariantMergeForOutportMiscOPTL[1],
                          VDDR_ac_B.OutportBufferForTcr0Min_g,
                          VDDR_ac_B.OutportBufferForTcr0Max_e, &rtb_Merge2_hv,
                          &rtb_Merge24);

            /* End of Outputs for SubSystem: '<S695>/KNEQ0' */
        }
        else
        {
            /* Outputs for IfAction SubSystem: '<S695>/KEQ0' incorporates:
             *  ActionPort: '<S750>/Action Port'
             */
            VDDR_ac_KEQ0(&rtb_Merge2_hv, &rtb_Merge24);

            /* End of Outputs for SubSystem: '<S695>/KEQ0' */
        }

        /* End of If: '<S695>/If' */

        /* MinMax: '<S690>/MinMax4' */
        rtb_Merge6_k = fmaxf(rtb_Merge22, rtb_Merge2_hv);

        /* MinMax: '<S690>/MinMax5' */
        rtb_Merge24 = fminf(rtb_Merge21, rtb_Merge24);

        /* If: '<S690>/If1' */
        if (rtb_Merge6_k > rtb_Merge24)
        {
            /* Outputs for IfAction SubSystem: '<S690>/NoIntersection' incorporates:
             *  ActionPort: '<S701>/Action Port'
             */
            VDDR_ac_NoIntersection(rtb_Merge22, rtb_Merge21, rtb_Merge2_hv,
                                   &rtb_Merge_hts, &rtb_Merge23, &rtb_Merge1_dln);

            /* End of Outputs for SubSystem: '<S690>/NoIntersection' */
        }
        else
        {
            /* Outputs for IfAction SubSystem: '<S690>/Intersection' incorporates:
             *  ActionPort: '<S700>/Action Port'
             */
            VDDR_ac_Intersection(rtb_Merge6_k, rtb_Merge24, &rtb_Merge_hts,
                                 &rtb_Merge23, &rtb_Merge1_dln);

            /* End of Outputs for SubSystem: '<S690>/Intersection' */
        }

        /* End of If: '<S690>/If1' */

        /* Merge: '<S694>/Merge1' incorporates:
         *  Abs: '<S696>/Abs1'
         */
        rtb_Merge24 = fabsf(VDDR_ac_B.OutportBufferForK_Tb2Tcr1_ToT_f);

        /* If: '<S696>/If' incorporates:
         *  Constant: '<S760>/Calib'
         *  Logic: '<S696>/Logical'
         *  RelationalOperator: '<S696>/Greater Than or Equal '
         */
        if ((rtb_TmpSignalConversionAtVaTS_e[2]) && (rtb_Merge24 >= ((float32)
                Rte_Prm_KeOPTR_k_NonZeroCoeffThrshld_Pos_KeOPTR_k_NonZeroCoeffThrshld_Pos
                ())))
        {
            /* Outputs for IfAction SubSystem: '<S696>/KNEQ0' incorporates:
             *  ActionPort: '<S759>/Action Port'
             */
            VDDR_ac_KNEQ0(VDDR_ac_B.OutportBufferForK_Tb2Tcr1_ToT_f,
                          VDDR_ac_B.VariantMergeForOutportMiscOPTL[2],
                          VDDR_ac_B.OutportBufferForTcr1Min_j,
                          VDDR_ac_B.OutportBufferForTcr1Max_d, &rtb_Merge2_hv,
                          &rtb_Merge24);

            /* End of Outputs for SubSystem: '<S696>/KNEQ0' */
        }
        else
        {
            /* Outputs for IfAction SubSystem: '<S696>/KEQ0' incorporates:
             *  ActionPort: '<S758>/Action Port'
             */
            VDDR_ac_KEQ0(&rtb_Merge2_hv, &rtb_Merge24);

            /* End of Outputs for SubSystem: '<S696>/KEQ0' */
        }

        /* End of If: '<S696>/If' */

        /* MinMax: '<S691>/MinMax4' */
        rtb_Merge6_k = fmaxf(rtb_Merge23, rtb_Merge2_hv);

        /* MinMax: '<S691>/MinMax5' */
        rtb_Merge24 = fminf(rtb_Merge1_dln, rtb_Merge24);

        /* If: '<S691>/If1' */
        if (rtb_Merge6_k > rtb_Merge24)
        {
            /* Outputs for IfAction SubSystem: '<S691>/NoIntersection' incorporates:
             *  ActionPort: '<S711>/Action Port'
             */
            VDDR_ac_NoIntersection(rtb_Merge23, rtb_Merge1_dln, rtb_Merge2_hv,
                                   &rtb_Merge_hts, &rtb_Merge21, &rtb_Merge22);

            /* End of Outputs for SubSystem: '<S691>/NoIntersection' */
        }
        else
        {
            /* Outputs for IfAction SubSystem: '<S691>/Intersection' incorporates:
             *  ActionPort: '<S710>/Action Port'
             */
            VDDR_ac_Intersection(rtb_Merge6_k, rtb_Merge24, &rtb_Merge_hts,
                                 &rtb_Merge21, &rtb_Merge22);

            /* End of Outputs for SubSystem: '<S691>/Intersection' */
        }

        /* End of If: '<S691>/If1' */

        /* Merge: '<S694>/Merge1' incorporates:
         *  Abs: '<S697>/Abs1'
         */
        rtb_Merge24 = fabsf(VDDR_ac_B.OutportBufferForK_Tb2Tcr2_ToT_j);

        /* If: '<S697>/If' incorporates:
         *  Constant: '<S768>/Calib'
         *  Logic: '<S697>/Logical'
         *  RelationalOperator: '<S697>/Greater Than or Equal '
         */
        if ((rtb_TmpSignalConversionAtVaTS_e[3]) && (rtb_Merge24 >= ((float32)
                Rte_Prm_KeOPTR_k_NonZeroCoeffThrshld_Pos_KeOPTR_k_NonZeroCoeffThrshld_Pos
                ())))
        {
            /* Outputs for IfAction SubSystem: '<S697>/KNEQ0' incorporates:
             *  ActionPort: '<S767>/Action Port'
             */
            VDDR_ac_KNEQ0(VDDR_ac_B.OutportBufferForK_Tb2Tcr2_ToT_j,
                          VDDR_ac_B.VariantMergeForOutportMiscOPTL[3],
                          VDDR_ac_B.OutportBufferForTcr2Min_h,
                          VDDR_ac_B.OutportBufferForTcr2Max_c, &rtb_Merge2_hv,
                          &rtb_Merge24);

            /* End of Outputs for SubSystem: '<S697>/KNEQ0' */
        }
        else
        {
            /* Outputs for IfAction SubSystem: '<S697>/KEQ0' incorporates:
             *  ActionPort: '<S766>/Action Port'
             */
            VDDR_ac_KEQ0(&rtb_Merge2_hv, &rtb_Merge24);

            /* End of Outputs for SubSystem: '<S697>/KEQ0' */
        }

        /* End of If: '<S697>/If' */

        /* MinMax: '<S692>/MinMax4' */
        rtb_Merge6_k = fmaxf(rtb_Merge21, rtb_Merge2_hv);

        /* MinMax: '<S692>/MinMax5' */
        rtb_Merge24 = fminf(rtb_Merge22, rtb_Merge24);

        /* If: '<S692>/If1' */
        if (rtb_Merge6_k > rtb_Merge24)
        {
            /* Outputs for IfAction SubSystem: '<S692>/NoIntersection' incorporates:
             *  ActionPort: '<S721>/Action Port'
             */
            VDDR_ac_NoIntersection(rtb_Merge21, rtb_Merge22, rtb_Merge2_hv,
                                   &rtb_Merge_hts, &rtb_Merge23, &rtb_Merge1_dln);

            /* End of Outputs for SubSystem: '<S692>/NoIntersection' */
        }
        else
        {
            /* Outputs for IfAction SubSystem: '<S692>/Intersection' incorporates:
             *  ActionPort: '<S720>/Action Port'
             */
            VDDR_ac_Intersection(rtb_Merge6_k, rtb_Merge24, &rtb_Merge_hts,
                                 &rtb_Merge23, &rtb_Merge1_dln);

            /* End of Outputs for SubSystem: '<S692>/Intersection' */
        }

        /* End of If: '<S692>/If1' */

        /* Merge: '<S694>/Merge1' incorporates:
         *  Abs: '<S698>/Abs1'
         */
        rtb_Merge24 = fabsf(VDDR_ac_B.OutportBufferForK_Tb2Tcr3_ToT_l);

        /* If: '<S698>/If' incorporates:
         *  Constant: '<S776>/Calib'
         *  Logic: '<S698>/Logical'
         *  RelationalOperator: '<S698>/Greater Than or Equal '
         */
        if ((rtb_TmpSignalConversionAtVaTS_e[4]) && (rtb_Merge24 >= ((float32)
                Rte_Prm_KeOPTR_k_NonZeroCoeffThrshld_Pos_KeOPTR_k_NonZeroCoeffThrshld_Pos
                ())))
        {
            /* Outputs for IfAction SubSystem: '<S698>/KNEQ0' incorporates:
             *  ActionPort: '<S775>/Action Port'
             */
            VDDR_ac_KNEQ0(VDDR_ac_B.OutportBufferForK_Tb2Tcr3_ToT_l,
                          VDDR_ac_B.VariantMergeForOutportMiscOPTL[4],
                          VDDR_ac_B.OutportBufferForTcr3Min_a,
                          VDDR_ac_B.OutportBufferForTcr3Max_l, &rtb_Merge2_hv,
                          &rtb_Merge24);

            /* End of Outputs for SubSystem: '<S698>/KNEQ0' */
        }
        else
        {
            /* Outputs for IfAction SubSystem: '<S698>/KEQ0' incorporates:
             *  ActionPort: '<S774>/Action Port'
             */
            VDDR_ac_KEQ0(&rtb_Merge2_hv, &rtb_Merge24);

            /* End of Outputs for SubSystem: '<S698>/KEQ0' */
        }

        /* End of If: '<S698>/If' */

        /* MinMax: '<S693>/MinMax4' */
        rtb_Merge6_k = fmaxf(rtb_Merge23, rtb_Merge2_hv);

        /* MinMax: '<S693>/MinMax5' */
        rtb_Merge24 = fminf(rtb_Merge1_dln, rtb_Merge24);

        /* If: '<S693>/If1' */
        if (rtb_Merge6_k > rtb_Merge24)
        {
            /* Outputs for IfAction SubSystem: '<S693>/NoIntersection' incorporates:
             *  ActionPort: '<S731>/Action Port'
             */
            VDDR_ac_NoIntersection(rtb_Merge23, rtb_Merge1_dln, rtb_Merge2_hv,
                                   &rtb_Merge_hts, &rtb_Merge21, &rtb_Merge22);

            /* End of Outputs for SubSystem: '<S693>/NoIntersection' */
        }
        else
        {
            /* Outputs for IfAction SubSystem: '<S693>/Intersection' incorporates:
             *  ActionPort: '<S730>/Action Port'
             */
            VDDR_ac_Intersection(rtb_Merge6_k, rtb_Merge24, &rtb_Merge_hts,
                                 &rtb_Merge21, &rtb_Merge22);

            /* End of Outputs for SubSystem: '<S693>/Intersection' */
        }

        /* End of If: '<S693>/If1' */

        /* Merge: '<S694>/Merge1' incorporates:
         *  Abs: '<S699>/Abs1'
         */
        rtb_Merge24 = fabsf(VDDR_ac_B.OutportBufferForK_Tb2Tcr4_ToT_n);

        /* If: '<S699>/If' incorporates:
         *  Constant: '<S784>/Calib'
         *  Logic: '<S699>/Logical'
         *  RelationalOperator: '<S699>/Greater Than or Equal '
         */
        if ((rtb_TmpSignalConversionAtVaTS_e[5]) && (rtb_Merge24 >= ((float32)
                Rte_Prm_KeOPTR_k_NonZeroCoeffThrshld_Pos_KeOPTR_k_NonZeroCoeffThrshld_Pos
                ())))
        {
            /* Outputs for IfAction SubSystem: '<S699>/KNEQ0' incorporates:
             *  ActionPort: '<S783>/Action Port'
             */
            VDDR_ac_KNEQ0(VDDR_ac_B.OutportBufferForK_Tb2Tcr4_ToT_n,
                          VDDR_ac_B.VariantMergeForOutportMiscOPTL[5],
                          VDDR_ac_B.OutportBufferForTcr4Min_o,
                          VDDR_ac_B.OutportBufferForTcr4Max_p, &rtb_Merge1_dln,
                          &rtb_Merge24);

            /* End of Outputs for SubSystem: '<S699>/KNEQ0' */
        }
        else
        {
            /* Outputs for IfAction SubSystem: '<S699>/KEQ0' incorporates:
             *  ActionPort: '<S782>/Action Port'
             */
            VDDR_ac_KEQ0(&rtb_Merge1_dln, &rtb_Merge24);

            /* End of Outputs for SubSystem: '<S699>/KEQ0' */
        }

        /* End of If: '<S699>/If' */

        /* MinMax: '<S694>/MinMax4' */
        rtb_Merge2_hv = fmaxf(rtb_Merge21, rtb_Merge1_dln);

        /* MinMax: '<S694>/MinMax5' */
        rtb_Merge6_k = fminf(rtb_Merge22, rtb_Merge24);

        /* If: '<S694>/If1' */
        if (rtb_Merge2_hv > rtb_Merge6_k)
        {
            /* Outputs for IfAction SubSystem: '<S694>/NoIntersection' incorporates:
             *  ActionPort: '<S741>/Action Port'
             */
            VDDR_ac_NoIntersection(rtb_Merge21, rtb_Merge22, rtb_Merge1_dln,
                                   &rtb_Merge_hts, &rtb_Merge24, &rtb_Merge23);

            /* End of Outputs for SubSystem: '<S694>/NoIntersection' */
        }
        else
        {
            /* Outputs for IfAction SubSystem: '<S694>/Intersection' incorporates:
             *  ActionPort: '<S740>/Action Port'
             */
            VDDR_ac_Intersection(rtb_Merge2_hv, rtb_Merge6_k, &rtb_Merge_hts,
                                 &rtb_Merge24, &rtb_Merge23);

            /* End of Outputs for SubSystem: '<S694>/Intersection' */
        }

        /* End of If: '<S694>/If1' */

        /* SignalConversion generated from: '<S694>/Merge1' */
        VeVDDC_M_TbMinHpt_MtrCmnd = rtb_Merge24;

        /* SignalConversion generated from: '<S694>/Merge2' */
        VeVDDC_M_TbMaxHpt_MtrCmnd = rtb_Merge23;

        /* Sum: '<S689>/Summation' incorporates:
         *  Product: '<S689>/Multiplication'
         */
        VeVDDC_M_TyMin_MtrCmnd = (VeVDDC_M_TbMinHpt_MtrCmnd *
            VeVDDC_r_B1_MapEleMtrs) + VeVDDC_r_B2_MapEleMtrs;

        /* Sum: '<S689>/Summation1' incorporates:
         *  Product: '<S689>/Multiplication1'
         */
        VeVDDC_M_TyMax_MtrCmnd = (VeVDDC_r_B1_MapEleMtrs *
            VeVDDC_M_TbMaxHpt_MtrCmnd) + VeVDDC_r_B2_MapEleMtrs;

        /* S-Function (fcgen): '<S550>/FcnCallGen' incorporates:
         *  SubSystem: '<S550>/OPL_HPtCalc'
         */

        /* Abs: '<S813>/Abs' incorporates:
         *  Abs: '<S958>/Abs'
         *  Sum: '<S813>/Sum1'
         */
        rtb_Merge2_hv = fabsf(rtb_TmpSignalConversionAtVeSCCR);

        /* RelationalOperator: '<S813>/Comparison2' incorporates:
         *  Abs: '<S813>/Abs'
         *  Constant: '<S813>/Constant Value'
         */
        rtb_Merge_hts = (rtb_Merge2_hv < 0.01F);

        /* Abs: '<S814>/Abs' incorporates:
         *  Abs: '<S848>/Abs'
         *  Sum: '<S814>/Sum1'
         */
        rtb_Merge21 = fabsf(rtb_TmpSignalConversionAtVeS_jx);

        /* RelationalOperator: '<S814>/Comparison2' incorporates:
         *  Abs: '<S814>/Abs'
         *  Constant: '<S814>/Constant Value'
         */
        rtb_Comparison2_eh = (rtb_Merge21 < 0.01F);

        /* Abs: '<S819>/Abs' incorporates:
         *  Abs: '<S959>/Abs'
         *  Constant: '<S795>/Constant Value2'
         *  Sum: '<S819>/Sum1'
         */
        rtb_Merge6_k = fabsf(rtb_TmpSignalConversionAtVeSCCR - 1.0F);

        /* RelationalOperator: '<S819>/Comparison2' incorporates:
         *  Abs: '<S819>/Abs'
         *  Constant: '<S819>/Constant Value'
         */
        rtb_Comparison2_pur = (rtb_Merge6_k < 0.01F);

        /* Abs: '<S820>/Abs' incorporates:
         *  Abs: '<S849>/Abs'
         *  Constant: '<S795>/Constant Value3'
         *  Sum: '<S820>/Sum1'
         */
        rtb_Merge22 = fabsf(rtb_TmpSignalConversionAtVeS_jx - 1.0F);

        /* RelationalOperator: '<S845>/Not Equal1' incorporates:
         *  Abs: '<S820>/Abs'
         *  Constant: '<S820>/Constant Value'
         *  RelationalOperator: '<S820>/Comparison2'
         */
        rtb_NotEqual1_el = (rtb_Merge22 < 0.01F);

        /* Logic: '<S795>/Logical5' incorporates:
         *  Logic: '<S795>/Logical2'
         */
        rtb_Merge_og = !rtb_Merge_hts;

        /* Logic: '<S795>/Logical6' incorporates:
         *  Logic: '<S795>/Logical3'
         */
        rtb_Merge_bp = !rtb_Comparison2_pur;

        /* RelationalOperator: '<S845>/Not Equal' incorporates:
         *  Logic: '<S795>/Logical5'
         *  Logic: '<S795>/Logical6'
         *  Logic: '<S795>/Logical7'
         */
        rtb_NotEqual_cs = (rtb_Merge_og && rtb_Merge_bp);

        /* Logic: '<S795>/Logical11' */
        rtb_Logical11_g = (rtb_Comparison2_eh && rtb_NotEqual_cs);

        /* Logic: '<S795>/Logical13' */
        rtb_Logical13_c = (rtb_NotEqual1_el && rtb_NotEqual_cs);

        /* Logic: '<S795>/Logical8' incorporates:
         *  Logic: '<S795>/Logical1'
         */
        rtb_Merge_ly = !rtb_Comparison2_eh;

        /* Logic: '<S795>/Logical9' incorporates:
         *  Logic: '<S795>/Logical4'
         */
        rtb_Merge_bk = !rtb_NotEqual1_el;

        /* RelationalOperator: '<S845>/Not Equal' incorporates:
         *  Logic: '<S795>/Logical10'
         *  Logic: '<S795>/Logical8'
         *  Logic: '<S795>/Logical9'
         */
        rtb_NotEqual_cs = (rtb_Merge_ly && rtb_Merge_bk);

        /* If: '<S795>/If' incorporates:
         *  Logic: '<S795>/Logical'
         *  Logic: '<S795>/Logical12'
         *  Logic: '<S795>/Logical14'
         *  Logic: '<S795>/Logical15'
         *  Logic: '<S795>/Logical16'
         *  Logic: '<S795>/Logical17'
         *  Logic: '<S795>/Logical18'
         */
        if (((rtb_Merge_og && rtb_Merge_ly) && rtb_Merge_bp) && rtb_Merge_bk)
        {
            /* Outputs for IfAction SubSystem: '<S795>/Subsystem4' incorporates:
             *  ActionPort: '<S821>/Action Port'
             */
            VDDR_ac_Subsystem4(&rtb_DataTypeConversion_g);

            /* End of Outputs for SubSystem: '<S795>/Subsystem4' */
        }
        else if (rtb_Comparison2_eh && rtb_Merge_hts)
        {
            /* Outputs for IfAction SubSystem: '<S795>/Subsystem5' incorporates:
             *  ActionPort: '<S822>/Action Port'
             */
            VDDR_ac_Subsystem5(&rtb_DataTypeConversion_g);

            /* End of Outputs for SubSystem: '<S795>/Subsystem5' */
        }
        else if (rtb_Comparison2_eh && rtb_Comparison2_pur)
        {
            /* Outputs for IfAction SubSystem: '<S795>/Subsystem6' incorporates:
             *  ActionPort: '<S823>/Action Port'
             */
            VDDR_ac_Subsystem6(&rtb_DataTypeConversion_g);

            /* End of Outputs for SubSystem: '<S795>/Subsystem6' */
        }
        else if (rtb_NotEqual1_el && rtb_Merge_hts)
        {
            /* Outputs for IfAction SubSystem: '<S795>/Subsystem7' incorporates:
             *  ActionPort: '<S824>/Action Port'
             */
            VDDR_ac_Subsystem7(&rtb_DataTypeConversion_g);

            /* End of Outputs for SubSystem: '<S795>/Subsystem7' */
        }
        else if (rtb_NotEqual1_el && rtb_Comparison2_pur)
        {
            /* Outputs for IfAction SubSystem: '<S795>/Subsystem8' incorporates:
             *  ActionPort: '<S825>/Action Port'
             */
            VDDR_ac_Subsystem8(&rtb_DataTypeConversion_g);

            /* End of Outputs for SubSystem: '<S795>/Subsystem8' */
        }
        else if (rtb_Logical11_g)
        {
            /* Outputs for IfAction SubSystem: '<S795>/Subsystem9' incorporates:
             *  ActionPort: '<S826>/Action Port'
             */
            VDDR_ac_Subsystem9(&rtb_DataTypeConversion_g);

            /* End of Outputs for SubSystem: '<S795>/Subsystem9' */
        }
        else if (rtb_Logical13_c)
        {
            /* Outputs for IfAction SubSystem: '<S795>/Subsystem10' incorporates:
             *  ActionPort: '<S815>/Action Port'
             */
            VDDR_ac_Subsystem10(&rtb_DataTypeConversion_g);

            /* End of Outputs for SubSystem: '<S795>/Subsystem10' */
        }
        else if (rtb_NotEqual_cs && rtb_Merge_hts)
        {
            /* Outputs for IfAction SubSystem: '<S795>/Subsystem11' incorporates:
             *  ActionPort: '<S816>/Action Port'
             */
            VDDR_ac_Subsystem11(&rtb_DataTypeConversion_g);

            /* End of Outputs for SubSystem: '<S795>/Subsystem11' */
        }
        else if (rtb_NotEqual_cs && rtb_Comparison2_pur)
        {
            /* Outputs for IfAction SubSystem: '<S795>/Subsystem12' incorporates:
             *  ActionPort: '<S817>/Action Port'
             */
            VDDR_ac_Subsystem12(&rtb_DataTypeConversion_g);

            /* End of Outputs for SubSystem: '<S795>/Subsystem12' */
        }
        else
        {
            /* Outputs for IfAction SubSystem: '<S795>/Subsystem13' incorporates:
             *  ActionPort: '<S818>/Action Port'
             */
            VDDR_ac_Subsystem13(&rtb_DataTypeConversion_g);

            /* End of Outputs for SubSystem: '<S795>/Subsystem13' */
        }

        /* End of If: '<S795>/If' */

        /* Outputs for Atomic SubSystem: '<S800>/Protected Division' */
        /* Switch: '<S3168>/Switch1' incorporates:
         *  Constant: '<S3168>/Constant Value'
         *  Constant: '<S3168>/Constant Value1'
         *  Constant: '<S3168>/Constant Value2'
         *  Constant: '<S3168>/Constant Value3'
         *  Logic: '<S3168>/AND'
         *  RelationalOperator: '<S3168>/Greater Than or Equal '
         *  RelationalOperator: '<S3168>/Greater Than or Equal 1'
         *  RelationalOperator: '<S3168>/Not Equal'
         *  RelationalOperator: '<S3168>/Not Equal1'
         *  Switch: '<S3168>/Switch2'
         *  Switch: '<S3168>/Switch3'
         */
        if ((VDDR_ac_B.VariantMergeForOutportTm1CoefOP[0] != 0.0F) &&
                (VeVDDC_r_A1_MapEleMtrs != 0.0F))
        {
            /* Switch: '<S3168>/Switch1' incorporates:
             *  Product: '<S3168>/Division'
             */
            rtb_Merge23 = VDDR_ac_B.VariantMergeForOutportTm1CoefOP[0] /
                VeVDDC_r_A1_MapEleMtrs;
        }
        else if (VDDR_ac_B.VariantMergeForOutportTm1CoefOP[0] > 0.0F)
        {
            /* Switch: '<S3168>/Switch2' incorporates:
             *  Constant: '<S3168>/MAXFLOAT'
             *  Switch: '<S3168>/Switch1'
             */
            rtb_Merge23 = 3.402823466E+38F;
        }
        else if (VDDR_ac_B.VariantMergeForOutportTm1CoefOP[0] < 0.0F)
        {
            /* Switch: '<S3168>/Switch3' incorporates:
             *  Constant: '<S3168>/MINFLOAT'
             *  Switch: '<S3168>/Switch1'
             *  Switch: '<S3168>/Switch2'
             */
            rtb_Merge23 = -3.402823466E+38F;
        }
        else
        {
            /* Switch: '<S3168>/Switch1' incorporates:
             *  Constant: '<S3168>/Constant Value4'
             *  Switch: '<S3168>/Switch2'
             *  Switch: '<S3168>/Switch3'
             */
            rtb_Merge23 = 0.0F;
        }

        /* End of Switch: '<S3168>/Switch1' */
        /* End of Outputs for SubSystem: '<S800>/Protected Division' */

        /* Outputs for Atomic SubSystem: '<S800>/Protected Division1' */
        /* Switch: '<S3169>/Switch1' incorporates:
         *  Constant: '<S3169>/Constant Value'
         *  Constant: '<S3169>/Constant Value1'
         *  Constant: '<S3169>/Constant Value2'
         *  Constant: '<S3169>/Constant Value3'
         *  Logic: '<S3169>/AND'
         *  RelationalOperator: '<S3169>/Greater Than or Equal '
         *  RelationalOperator: '<S3169>/Greater Than or Equal 1'
         *  RelationalOperator: '<S3169>/Not Equal'
         *  RelationalOperator: '<S3169>/Not Equal1'
         *  Switch: '<S3169>/Switch2'
         *  Switch: '<S3169>/Switch3'
         */
        if ((VDDR_ac_B.VariantMergeForOutportTm1CoefOP[1] != 0.0F) &&
                (VeVDDC_r_B1_MapEleMtrs != 0.0F))
        {
            /* Switch: '<S3169>/Switch1' incorporates:
             *  Product: '<S3169>/Division'
             */
            rtb_Merge24 = VDDR_ac_B.VariantMergeForOutportTm1CoefOP[1] /
                VeVDDC_r_B1_MapEleMtrs;
        }
        else if (VDDR_ac_B.VariantMergeForOutportTm1CoefOP[1] > 0.0F)
        {
            /* Switch: '<S3169>/Switch2' incorporates:
             *  Constant: '<S3169>/MAXFLOAT'
             *  Switch: '<S3169>/Switch1'
             */
            rtb_Merge24 = 3.402823466E+38F;
        }
        else if (VDDR_ac_B.VariantMergeForOutportTm1CoefOP[1] < 0.0F)
        {
            /* Switch: '<S3169>/Switch3' incorporates:
             *  Constant: '<S3169>/MINFLOAT'
             *  Switch: '<S3169>/Switch1'
             *  Switch: '<S3169>/Switch2'
             */
            rtb_Merge24 = -3.402823466E+38F;
        }
        else
        {
            /* Switch: '<S3169>/Switch1' incorporates:
             *  Constant: '<S3169>/Constant Value4'
             *  Switch: '<S3169>/Switch2'
             *  Switch: '<S3169>/Switch3'
             */
            rtb_Merge24 = 0.0F;
        }

        /* End of Switch: '<S3169>/Switch1' */
        /* End of Outputs for SubSystem: '<S800>/Protected Division1' */

        /* Sum: '<S830>/Sum3' */
        VDDR_ac_B.Sum3_i = (VeVDDC_r_Ca_MapEleMtrs + VeVDDC_r_Cb_MapEleMtrs) +
            rtb_TmpSignalConversionAtDCLoad;

        /* Switch: '<S839>/Switch' incorporates:
         *  Constant: '<S837>/Constant Value'
         *  MinMax: '<S837>/Maximum'
         *  Sqrt: '<S839>/Sqrt'
         *  Sum: '<S837>/Subtraction'
         */
        VDDR_ac_B.Switch_i = sqrtf(fmaxf(VeVDDC_P_PBatMinMod_CurTi -
            VDDR_ac_B.Sum3_i, 0.0F));

        /* Switch: '<S838>/Switch' incorporates:
         *  Constant: '<S836>/Constant Value'
         *  MinMax: '<S836>/Maximum'
         *  Sqrt: '<S838>/Sqrt'
         *  Sum: '<S836>/Subtraction'
         */
        VDDR_ac_B.Switch_e = sqrtf(fmaxf(VeVDDC_P_PBatMaxMod_CurTi -
            VDDR_ac_B.Sum3_i, 0.0F));

        /* Outputs for Atomic SubSystem: '<S796>/Protected Division' */
        /* Switch: '<S831>/Switch1' incorporates:
         *  Constant: '<S831>/Constant Value1'
         *  RelationalOperator: '<S831>/Not Equal1'
         */
        if (VeVDDC_r_A1_MapEleMtrs != 0.0F)
        {
            /* Switch: '<S831>/Switch1' incorporates:
             *  Constant: '<S796>/Constant'
             *  Product: '<S831>/Division'
             */
            rtb_Merge1_dln = 1.0F / VeVDDC_r_A1_MapEleMtrs;
        }
        else
        {
            /* Switch: '<S831>/Switch1' */
            rtb_Merge1_dln = 3.402823466E+38F;
        }

        /* End of Switch: '<S831>/Switch1' */
        /* End of Outputs for SubSystem: '<S796>/Protected Division' */

        /* Sum: '<S828>/Sum1' incorporates:
         *  Product: '<S828>/Product'
         */
        rtb_Merge7_b = VDDR_ac_B.VariantMergeForOutportTm1CoefOP[0] -
            (VDDR_ac_B.VariantMergeForOutportTm1CoefOP[0] *
             rtb_TmpSignalConversionAtVeSCCR);

        /* Product: '<S828>/Product1' incorporates:
         *  Product: '<S828>/Product2'
         */
        rtb_Merge10 = rtb_TmpSignalConversionAtVeSCCR *
            VDDR_ac_B.VariantMergeForOutportTm1CoefOP[1];

        /* Outputs for Atomic SubSystem: '<S828>/Protected Division' */
        /* Switch: '<S840>/Switch1' incorporates:
         *  Constant: '<S840>/Constant Value'
         *  Constant: '<S840>/Constant Value1'
         *  Constant: '<S840>/Constant Value2'
         *  Constant: '<S840>/Constant Value3'
         *  Logic: '<S840>/AND'
         *  Product: '<S828>/Product1'
         *  RelationalOperator: '<S840>/Greater Than or Equal '
         *  RelationalOperator: '<S840>/Greater Than or Equal 1'
         *  RelationalOperator: '<S840>/Not Equal'
         *  RelationalOperator: '<S840>/Not Equal1'
         *  Switch: '<S840>/Switch2'
         *  Switch: '<S840>/Switch3'
         */
        if ((rtb_Merge7_b != 0.0F) && (rtb_Merge10 != 0.0F))
        {
            /* Switch: '<S840>/Switch1' incorporates:
             *  Product: '<S840>/Division'
             */
            rtb_Merge7_b /= rtb_Merge10;
        }
        else if (rtb_Merge7_b > 0.0F)
        {
            /* Switch: '<S840>/Switch2' incorporates:
             *  Constant: '<S840>/MAXFLOAT'
             *  Switch: '<S840>/Switch1'
             */
            rtb_Merge7_b = 3.402823466E+38F;
        }
        else if (rtb_Merge7_b < 0.0F)
        {
            /* Switch: '<S840>/Switch3' incorporates:
             *  Constant: '<S840>/MINFLOAT'
             *  Switch: '<S840>/Switch1'
             *  Switch: '<S840>/Switch2'
             */
            rtb_Merge7_b = -3.402823466E+38F;
        }
        else
        {
            /* Switch: '<S840>/Switch1' incorporates:
             *  Constant: '<S840>/Constant Value4'
             *  Switch: '<S840>/Switch2'
             *  Switch: '<S840>/Switch3'
             */
            rtb_Merge7_b = 0.0F;
        }

        /* End of Switch: '<S840>/Switch1' */
        /* End of Outputs for SubSystem: '<S828>/Protected Division' */

        /* Product: '<S828>/Product3' incorporates:
         *  Product: '<S828>/Product4'
         *  Product: '<S829>/Product3'
         */
        rtb_Merge1_dln *= VeVDDC_r_B1_MapEleMtrs;
        rtb_Selector13 = rtb_Merge1_dln * rtb_Merge7_b;

        /* Product: '<S828>/Product3' */
        VDDR_ac_B.Product3_f = rtb_Selector13;

        /* Outputs for Atomic SubSystem: '<S828>/Protected Division1' */
        /* Switch: '<S841>/Switch1' incorporates:
         *  Constant: '<S841>/Constant Value'
         *  Constant: '<S841>/Constant Value1'
         *  Constant: '<S841>/Constant Value2'
         *  Constant: '<S841>/Constant Value3'
         *  Logic: '<S841>/AND'
         *  RelationalOperator: '<S841>/Greater Than or Equal '
         *  RelationalOperator: '<S841>/Greater Than or Equal 1'
         *  RelationalOperator: '<S841>/Not Equal'
         *  RelationalOperator: '<S841>/Not Equal1'
         *  Switch: '<S841>/Switch2'
         *  Switch: '<S841>/Switch3'
         */
        if ((VDDR_ac_B.VariantMergeForOutportMiscOPTL[5] != 0.0F) &&
                (rtb_Merge10 != 0.0F))
        {
            /* Switch: '<S841>/Switch1' incorporates:
             *  Product: '<S841>/Division'
             */
            rtb_Merge10 = VDDR_ac_B.VariantMergeForOutportMiscOPTL[5] /
                rtb_Merge10;
        }
        else if (VDDR_ac_B.VariantMergeForOutportMiscOPTL[5] > 0.0F)
        {
            /* Switch: '<S841>/Switch2' incorporates:
             *  Constant: '<S841>/MAXFLOAT'
             *  Switch: '<S841>/Switch1'
             */
            rtb_Merge10 = 3.402823466E+38F;
        }
        else if (VDDR_ac_B.VariantMergeForOutportMiscOPTL[5] < 0.0F)
        {
            /* Switch: '<S841>/Switch3' incorporates:
             *  Constant: '<S841>/MINFLOAT'
             *  Switch: '<S841>/Switch1'
             *  Switch: '<S841>/Switch2'
             */
            rtb_Merge10 = -3.402823466E+38F;
        }
        else
        {
            /* Switch: '<S841>/Switch1' incorporates:
             *  Constant: '<S841>/Constant Value4'
             *  Switch: '<S841>/Switch2'
             *  Switch: '<S841>/Switch3'
             */
            rtb_Merge10 = 0.0F;
        }

        /* End of Switch: '<S841>/Switch1' */
        /* End of Outputs for SubSystem: '<S828>/Protected Division1' */

        /* Outputs for Atomic SubSystem: '<S828>/Protected Division2' */
        /* Switch: '<S842>/Switch1' incorporates:
         *  Constant: '<S842>/Constant Value'
         *  Constant: '<S842>/Constant Value1'
         *  Constant: '<S842>/Constant Value2'
         *  Constant: '<S842>/Constant Value3'
         *  Logic: '<S842>/AND'
         *  RelationalOperator: '<S842>/Greater Than or Equal '
         *  RelationalOperator: '<S842>/Greater Than or Equal 1'
         *  RelationalOperator: '<S842>/Not Equal'
         *  RelationalOperator: '<S842>/Not Equal1'
         *  Switch: '<S842>/Switch2'
         *  Switch: '<S842>/Switch3'
         */
        if ((VDDR_ac_B.VariantMergeForOutportMiscOPTL[0] != 0.0F) &&
                (VDDR_ac_B.VariantMergeForOutportTm1CoefOP[1] != 0.0F))
        {
            /* Switch: '<S842>/Switch1' incorporates:
             *  Product: '<S842>/Division'
             */
            rtb_VM_Conditional_Signal_VeM_m =
                VDDR_ac_B.VariantMergeForOutportMiscOPTL[0] /
                VDDR_ac_B.VariantMergeForOutportTm1CoefOP[1];
        }
        else if (VDDR_ac_B.VariantMergeForOutportMiscOPTL[0] > 0.0F)
        {
            /* Switch: '<S842>/Switch2' incorporates:
             *  Constant: '<S842>/MAXFLOAT'
             *  Switch: '<S842>/Switch1'
             */
            rtb_VM_Conditional_Signal_VeM_m = 3.402823466E+38F;
        }
        else if (VDDR_ac_B.VariantMergeForOutportMiscOPTL[0] < 0.0F)
        {
            /* Switch: '<S842>/Switch3' incorporates:
             *  Constant: '<S842>/MINFLOAT'
             *  Switch: '<S842>/Switch1'
             *  Switch: '<S842>/Switch2'
             */
            rtb_VM_Conditional_Signal_VeM_m = -3.402823466E+38F;
        }
        else
        {
            /* Switch: '<S842>/Switch1' incorporates:
             *  Constant: '<S842>/Constant Value4'
             *  Switch: '<S842>/Switch2'
             *  Switch: '<S842>/Switch3'
             */
            rtb_VM_Conditional_Signal_VeM_m = 0.0F;
        }

        /* End of Switch: '<S842>/Switch1' */
        /* End of Outputs for SubSystem: '<S828>/Protected Division2' */

        /* Sum: '<S828>/Sum2' */
        rtb_Merge10 -= rtb_VM_Conditional_Signal_VeM_m;

        /* Sum: '<S828>/Sum' incorporates:
         *  Gain: '<S828>/Gain'
         *  Product: '<S828>/Product4'
         *  Product: '<S828>/Product5'
         */
        VDDR_ac_B.Sum_l = ((-(rtb_Selector13 * VeVDDC_r_A2_MapEleMtrs)) +
                           (rtb_Merge10 * VeVDDC_r_B1_MapEleMtrs)) +
            VeVDDC_r_B2_MapEleMtrs;

        /* Logic: '<S830>/Logical' incorporates:
         *  Constant: '<S830>/Constant Value'
         *  Constant: '<S830>/Constant Value1'
         *  RelationalOperator: '<S830>/Comparison'
         *  RelationalOperator: '<S830>/Comparison6'
         */
        VDDR_ac_B.Logical_f = ((VDDR_ac_B.Switch_i > 0.0F) &&
                               (rtb_TmpSignalConversionAtNoOutp > 0.0F));

        /* Logic: '<S830>/Logical3' incorporates:
         *  Constant: '<S830>/Constant Value2'
         *  Constant: '<S830>/Constant Value3'
         *  RelationalOperator: '<S830>/Comparison7'
         *  RelationalOperator: '<S830>/Comparison8'
         */
        VDDR_ac_B.Logical3_a = ((VDDR_ac_B.Switch_i > 0.0F) &&
                                (rtb_TmpSignalConversionAtNoOutp < 0.0F));

        /* If: '<S833>/If' incorporates:
         *  Constant: '<S958>/Constant Value'
         *  Constant: '<S959>/Constant Value'
         *  Logic: '<S833>/Logical'
         *  Logic: '<S833>/Logical1'
         *  Logic: '<S833>/Logical2'
         *  RelationalOperator: '<S958>/Comparison2'
         *  RelationalOperator: '<S959>/Comparison2'
         */
        if ((rtb_Merge2_hv >= 0.01F) && (rtb_Merge6_k >= 0.01F))
        {
            /* Outputs for IfAction SubSystem: '<S833>/CalcValid' incorporates:
             *  ActionPort: '<S956>/Action Port'
             */
            VDDR_ac_CalcValid_e(VDDR_ac_B.VariantMergeForOutportTm1CoefOP[0],
                                VDDR_ac_B.VariantMergeForOutportTm1CoefOP[1],
                                VDDR_ac_B.VariantMergeForOutportMiscOPTL[0],
                                VDDR_ac_B.Product3_f, VDDR_ac_B.Sum_l,
                                VeVDDC_r_A1_MapEleMtrs, VeVDDC_r_A2_MapEleMtrs,
                                VeVDDC_r_B1_MapEleMtrs, VeVDDC_r_B2_MapEleMtrs,
                                VDDR_ac_B.Sum3_i, VeVDDC_P_PBatMinMod_CurTi,
                                VeVDDC_P_PBatMaxMod_CurTi, VDDR_ac_B.Logical_f,
                                VDDR_ac_B.Logical3_a, rtb_Merge7_b, rtb_Merge10,
                                &VDDR_ac_B.Merge_ci, &VDDR_ac_B.Merge1_fu,
                                &VDDR_ac_B.Merge2_d);

            /* End of Outputs for SubSystem: '<S833>/CalcValid' */
        }
        else
        {
            /* Outputs for IfAction SubSystem: '<S833>/ELSE' incorporates:
             *  ActionPort: '<S957>/Action Port'
             */
            VDDR_ac_ELSE_f(&VDDR_ac_B.Merge_ci, &VDDR_ac_B.Merge1_fu,
                           &VDDR_ac_B.Merge2_d);

            /* End of Outputs for SubSystem: '<S833>/ELSE' */
        }

        /* End of If: '<S833>/If' */

        /* Sum: '<S829>/Sum1' incorporates:
         *  Product: '<S829>/Product'
         */
        rtb_Merge2_hv = VDDR_ac_B.VariantMergeForOutportTm1CoefOP[0] -
            (VDDR_ac_B.VariantMergeForOutportTm1CoefOP[0] *
             rtb_TmpSignalConversionAtVeS_jx);

        /* Product: '<S829>/Product1' incorporates:
         *  Product: '<S829>/Product2'
         */
        rtb_Merge6_k = rtb_TmpSignalConversionAtVeS_jx *
            VDDR_ac_B.VariantMergeForOutportTm1CoefOP[1];

        /* Outputs for Atomic SubSystem: '<S829>/Protected Division' */
        /* Switch: '<S843>/Switch1' incorporates:
         *  Constant: '<S843>/Constant Value'
         *  Constant: '<S843>/Constant Value1'
         *  Constant: '<S843>/Constant Value2'
         *  Constant: '<S843>/Constant Value3'
         *  Logic: '<S843>/AND'
         *  Product: '<S829>/Product1'
         *  RelationalOperator: '<S843>/Greater Than or Equal '
         *  RelationalOperator: '<S843>/Greater Than or Equal 1'
         *  RelationalOperator: '<S843>/Not Equal'
         *  RelationalOperator: '<S843>/Not Equal1'
         *  Switch: '<S843>/Switch2'
         *  Switch: '<S843>/Switch3'
         */
        if ((rtb_Merge2_hv != 0.0F) && (rtb_Merge6_k != 0.0F))
        {
            /* Switch: '<S843>/Switch1' incorporates:
             *  Product: '<S843>/Division'
             */
            rtb_Merge2_hv /= rtb_Merge6_k;
        }
        else if (rtb_Merge2_hv > 0.0F)
        {
            /* Switch: '<S843>/Switch2' incorporates:
             *  Constant: '<S843>/MAXFLOAT'
             *  Switch: '<S843>/Switch1'
             */
            rtb_Merge2_hv = 3.402823466E+38F;
        }
        else if (rtb_Merge2_hv < 0.0F)
        {
            /* Switch: '<S843>/Switch3' incorporates:
             *  Constant: '<S843>/MINFLOAT'
             *  Switch: '<S843>/Switch1'
             *  Switch: '<S843>/Switch2'
             */
            rtb_Merge2_hv = -3.402823466E+38F;
        }
        else
        {
            /* Switch: '<S843>/Switch1' incorporates:
             *  Constant: '<S843>/Constant Value4'
             *  Switch: '<S843>/Switch2'
             *  Switch: '<S843>/Switch3'
             */
            rtb_Merge2_hv = 0.0F;
        }

        /* End of Switch: '<S843>/Switch1' */
        /* End of Outputs for SubSystem: '<S829>/Protected Division' */

        /* Product: '<S829>/Product3' incorporates:
         *  Product: '<S829>/Product4'
         */
        rtb_Merge1_dln *= rtb_Merge2_hv;

        /* Product: '<S829>/Product3' */
        VDDR_ac_B.Product3_o = rtb_Merge1_dln;

        /* Outputs for Atomic SubSystem: '<S829>/Protected Division1' */
        /* Switch: '<S844>/Switch1' incorporates:
         *  Constant: '<S844>/Constant Value'
         *  Constant: '<S844>/Constant Value1'
         *  Constant: '<S844>/Constant Value2'
         *  Constant: '<S844>/Constant Value3'
         *  Logic: '<S844>/AND'
         *  RelationalOperator: '<S844>/Greater Than or Equal '
         *  RelationalOperator: '<S844>/Greater Than or Equal 1'
         *  RelationalOperator: '<S844>/Not Equal'
         *  RelationalOperator: '<S844>/Not Equal1'
         *  Switch: '<S844>/Switch2'
         *  Switch: '<S844>/Switch3'
         */
        if ((VDDR_ac_B.VariantMergeForOutportMiscOPTL[5] != 0.0F) &&
                (rtb_Merge6_k != 0.0F))
        {
            /* Switch: '<S844>/Switch1' incorporates:
             *  Product: '<S844>/Division'
             */
            rtb_Merge6_k = VDDR_ac_B.VariantMergeForOutportMiscOPTL[5] /
                rtb_Merge6_k;
        }
        else if (VDDR_ac_B.VariantMergeForOutportMiscOPTL[5] > 0.0F)
        {
            /* Switch: '<S844>/Switch2' incorporates:
             *  Constant: '<S844>/MAXFLOAT'
             *  Switch: '<S844>/Switch1'
             */
            rtb_Merge6_k = 3.402823466E+38F;
        }
        else if (VDDR_ac_B.VariantMergeForOutportMiscOPTL[5] < 0.0F)
        {
            /* Switch: '<S844>/Switch3' incorporates:
             *  Constant: '<S844>/MINFLOAT'
             *  Switch: '<S844>/Switch1'
             *  Switch: '<S844>/Switch2'
             */
            rtb_Merge6_k = -3.402823466E+38F;
        }
        else
        {
            /* Switch: '<S844>/Switch1' incorporates:
             *  Constant: '<S844>/Constant Value4'
             *  Switch: '<S844>/Switch2'
             *  Switch: '<S844>/Switch3'
             */
            rtb_Merge6_k = 0.0F;
        }

        /* End of Switch: '<S844>/Switch1' */
        /* End of Outputs for SubSystem: '<S829>/Protected Division1' */

        /* Outputs for Atomic SubSystem: '<S829>/Protected Division2' */
        /* Switch: '<S845>/Switch1' incorporates:
         *  Constant: '<S845>/Constant Value'
         *  Constant: '<S845>/Constant Value1'
         *  Constant: '<S845>/Constant Value2'
         *  Constant: '<S845>/Constant Value3'
         *  Logic: '<S845>/AND'
         *  RelationalOperator: '<S845>/Greater Than or Equal '
         *  RelationalOperator: '<S845>/Greater Than or Equal 1'
         *  RelationalOperator: '<S845>/Not Equal'
         *  RelationalOperator: '<S845>/Not Equal1'
         *  Switch: '<S845>/Switch2'
         *  Switch: '<S845>/Switch3'
         */
        if ((VDDR_ac_B.VariantMergeForOutportMiscOPTL[0] != 0.0F) &&
                (VDDR_ac_B.VariantMergeForOutportTm1CoefOP[1] != 0.0F))
        {
            /* Switch: '<S845>/Switch1' incorporates:
             *  Product: '<S845>/Division'
             */
            rtb_Merge7_b = VDDR_ac_B.VariantMergeForOutportMiscOPTL[0] /
                VDDR_ac_B.VariantMergeForOutportTm1CoefOP[1];
        }
        else if (VDDR_ac_B.VariantMergeForOutportMiscOPTL[0] > 0.0F)
        {
            /* Switch: '<S845>/Switch2' incorporates:
             *  Constant: '<S845>/MAXFLOAT'
             *  Switch: '<S845>/Switch1'
             */
            rtb_Merge7_b = 3.402823466E+38F;
        }
        else if (VDDR_ac_B.VariantMergeForOutportMiscOPTL[0] < 0.0F)
        {
            /* Switch: '<S845>/Switch3' incorporates:
             *  Constant: '<S845>/MINFLOAT'
             *  Switch: '<S845>/Switch1'
             *  Switch: '<S845>/Switch2'
             */
            rtb_Merge7_b = -3.402823466E+38F;
        }
        else
        {
            /* Switch: '<S845>/Switch1' incorporates:
             *  Constant: '<S845>/Constant Value4'
             *  Switch: '<S845>/Switch2'
             *  Switch: '<S845>/Switch3'
             */
            rtb_Merge7_b = 0.0F;
        }

        /* End of Switch: '<S845>/Switch1' */
        /* End of Outputs for SubSystem: '<S829>/Protected Division2' */

        /* Sum: '<S829>/Sum2' */
        rtb_Merge6_k -= rtb_Merge7_b;

        /* Sum: '<S829>/Sum' incorporates:
         *  Gain: '<S829>/Gain'
         *  Product: '<S829>/Product4'
         *  Product: '<S829>/Product5'
         */
        VDDR_ac_B.Sum_e2 = ((-(rtb_Merge1_dln * VeVDDC_r_A2_MapEleMtrs)) +
                            (rtb_Merge6_k * VeVDDC_r_B1_MapEleMtrs)) +
            VeVDDC_r_B2_MapEleMtrs;

        /* If: '<S832>/If1' incorporates:
         *  Constant: '<S848>/Constant Value'
         *  Constant: '<S849>/Constant Value'
         *  Logic: '<S832>/Logical'
         *  Logic: '<S832>/Logical3'
         *  Logic: '<S832>/Logical5'
         *  RelationalOperator: '<S848>/Comparison2'
         *  RelationalOperator: '<S849>/Comparison2'
         */
        if ((rtb_Merge21 >= 0.01F) && (rtb_Merge22 >= 0.01F))
        {
            /* Outputs for IfAction SubSystem: '<S832>/CalcValid' incorporates:
             *  ActionPort: '<S846>/Action Port'
             */
            VDDR_ac_CalcValid(VDDR_ac_B.VariantMergeForOutportTm1CoefOP[0],
                              VDDR_ac_B.VariantMergeForOutportTm1CoefOP[1],
                              VDDR_ac_B.VariantMergeForOutportMiscOPTL[0],
                              VDDR_ac_B.Product3_o, VDDR_ac_B.Sum_e2,
                              VeVDDC_r_A1_MapEleMtrs, VeVDDC_r_A2_MapEleMtrs,
                              VeVDDC_r_B1_MapEleMtrs, VeVDDC_r_B2_MapEleMtrs,
                              VDDR_ac_B.Sum3_i, VeVDDC_P_PBatMinMod_CurTi,
                              VeVDDC_P_PBatMaxMod_CurTi, VDDR_ac_B.Logical_f,
                              VDDR_ac_B.Logical3_a, rtb_Merge2_hv, rtb_Merge6_k,
                              &VDDR_ac_B.Merge3_j, &VDDR_ac_B.Merge4_o,
                              &VDDR_ac_B.Merge5_ew);

            /* End of Outputs for SubSystem: '<S832>/CalcValid' */
        }
        else
        {
            /* Outputs for IfAction SubSystem: '<S832>/ELSE1' incorporates:
             *  ActionPort: '<S847>/Action Port'
             */
            VDDR_ac_ELSE_f(&VDDR_ac_B.Merge3_j, &VDDR_ac_B.Merge4_o,
                           &VDDR_ac_B.Merge5_ew);

            /* End of Outputs for SubSystem: '<S832>/ELSE1' */
        }

        /* End of If: '<S832>/If1' */

        /* Chart: '<S800>/Stateflow Chart' incorporates:
         *  Product: '<S834>/Multiplication'
         *  Product: '<S834>/Multiplication1'
         *  Product: '<S835>/Multiplication'
         *  Product: '<S835>/Multiplication1'
         *  Sum: '<S834>/Summation'
         *  Sum: '<S834>/Summation1'
         *  Sum: '<S835>/Summation'
         *  Sum: '<S835>/Summation1'
         */
        VDDR_ac_StateflowChart(rtb_DataTypeConversion_g,
                               (VeVDDC_M_TaMinHpt_MtrCmnd *
                                VeVDDC_r_A1_MapEleMtrs) + VeVDDC_r_A2_MapEleMtrs,
                               VeVDDC_r_A2_MapEleMtrs + (VeVDDC_r_A1_MapEleMtrs *
                                VeVDDC_M_TaMaxHpt_MtrCmnd),
                               (VeVDDC_M_TbMinHpt_MtrCmnd *
                                VeVDDC_r_B1_MapEleMtrs) + VeVDDC_r_B2_MapEleMtrs,
                               VeVDDC_r_B2_MapEleMtrs + (VeVDDC_r_B1_MapEleMtrs *
                                VeVDDC_M_TbMaxHpt_MtrCmnd),
                               VeVDDC_r_A2_MapEleMtrs, VeVDDC_r_B2_MapEleMtrs,
                               rtb_Merge23, rtb_Merge24, VDDR_ac_B.Switch_i,
                               VDDR_ac_B.Switch_e, VDDR_ac_B.Product3_f,
                               VDDR_ac_B.Sum_l, VDDR_ac_B.Logical_f,
                               VDDR_ac_B.Logical3_a, VDDR_ac_B.Merge_ci,
                               VDDR_ac_B.Merge1_fu, VDDR_ac_B.Merge2_d,
                               VDDR_ac_B.Product3_o, VDDR_ac_B.Sum_e2,
                               VDDR_ac_B.Merge3_j, VDDR_ac_B.Merge4_o,
                               VDDR_ac_B.Merge5_ew, VeVDDC_P_PBatMinMod_CurTi,
                               VeVDDC_P_PBatMaxMod_CurTi, VDDR_ac_B.Sum3_i,
                               &VDDR_ac_B.sf_StateflowChart);

        /* Sum: '<S794>/Sum1' */
        rtb_Merge21 = VDDR_ac_B.sf_StateflowChart.TxOfHMinusFnl -
            VeVDDC_r_A2_MapEleMtrs;

        /* Outputs for Atomic SubSystem: '<S794>/Protected Division' */
        /* Switch: '<S801>/Switch1' incorporates:
         *  Constant: '<S801>/Constant Value'
         *  Constant: '<S801>/Constant Value1'
         *  Constant: '<S801>/Constant Value2'
         *  Constant: '<S801>/Constant Value3'
         *  Logic: '<S801>/AND'
         *  RelationalOperator: '<S801>/Greater Than or Equal '
         *  RelationalOperator: '<S801>/Greater Than or Equal 1'
         *  RelationalOperator: '<S801>/Not Equal'
         *  RelationalOperator: '<S801>/Not Equal1'
         *  Switch: '<S801>/Switch2'
         *  Switch: '<S801>/Switch3'
         */
        if ((rtb_Merge21 != 0.0F) && (VeVDDC_r_A1_MapEleMtrs != 0.0F))
        {
            /* Switch: '<S801>/Switch1' incorporates:
             *  Product: '<S801>/Division'
             */
            rtb_Merge1_dln = rtb_Merge21 / VeVDDC_r_A1_MapEleMtrs;
        }
        else if (rtb_Merge21 > 0.0F)
        {
            /* Switch: '<S801>/Switch2' incorporates:
             *  Constant: '<S801>/MAXFLOAT'
             *  Switch: '<S801>/Switch1'
             */
            rtb_Merge1_dln = 3.402823466E+38F;
        }
        else if (rtb_Merge21 < 0.0F)
        {
            /* Switch: '<S801>/Switch3' incorporates:
             *  Constant: '<S801>/MINFLOAT'
             *  Switch: '<S801>/Switch1'
             *  Switch: '<S801>/Switch2'
             */
            rtb_Merge1_dln = -3.402823466E+38F;
        }
        else
        {
            /* Switch: '<S801>/Switch1' incorporates:
             *  Constant: '<S801>/Constant Value4'
             *  Switch: '<S801>/Switch2'
             *  Switch: '<S801>/Switch3'
             */
            rtb_Merge1_dln = 0.0F;
        }

        /* End of Switch: '<S801>/Switch1' */
        /* End of Outputs for SubSystem: '<S794>/Protected Division' */

        /* Sum: '<S794>/Sum2' */
        rtb_Merge21 = VDDR_ac_B.sf_StateflowChart.TyOfHMinusFnl -
            VeVDDC_r_B2_MapEleMtrs;

        /* Outputs for Atomic SubSystem: '<S794>/Protected Division1' */
        /* Switch: '<S802>/Switch1' incorporates:
         *  Constant: '<S802>/Constant Value'
         *  Constant: '<S802>/Constant Value1'
         *  Constant: '<S802>/Constant Value2'
         *  Constant: '<S802>/Constant Value3'
         *  Logic: '<S802>/AND'
         *  RelationalOperator: '<S802>/Greater Than or Equal '
         *  RelationalOperator: '<S802>/Greater Than or Equal 1'
         *  RelationalOperator: '<S802>/Not Equal'
         *  RelationalOperator: '<S802>/Not Equal1'
         *  Switch: '<S802>/Switch2'
         *  Switch: '<S802>/Switch3'
         */
        if ((rtb_Merge21 != 0.0F) && (VeVDDC_r_B1_MapEleMtrs != 0.0F))
        {
            /* Switch: '<S802>/Switch1' incorporates:
             *  Product: '<S802>/Division'
             */
            rtb_Merge2_hv = rtb_Merge21 / VeVDDC_r_B1_MapEleMtrs;
        }
        else if (rtb_Merge21 > 0.0F)
        {
            /* Switch: '<S802>/Switch2' incorporates:
             *  Constant: '<S802>/MAXFLOAT'
             *  Switch: '<S802>/Switch1'
             */
            rtb_Merge2_hv = 3.402823466E+38F;
        }
        else if (rtb_Merge21 < 0.0F)
        {
            /* Switch: '<S802>/Switch3' incorporates:
             *  Constant: '<S802>/MINFLOAT'
             *  Switch: '<S802>/Switch1'
             *  Switch: '<S802>/Switch2'
             */
            rtb_Merge2_hv = -3.402823466E+38F;
        }
        else
        {
            /* Switch: '<S802>/Switch1' incorporates:
             *  Constant: '<S802>/Constant Value4'
             *  Switch: '<S802>/Switch2'
             *  Switch: '<S802>/Switch3'
             */
            rtb_Merge2_hv = 0.0F;
        }

        /* End of Switch: '<S802>/Switch1' */
        /* End of Outputs for SubSystem: '<S794>/Protected Division1' */

        /* Sum: '<S794>/Sum3' */
        rtb_Merge21 = VDDR_ac_B.sf_StateflowChart.TxOfHPlusFnl -
            VeVDDC_r_A2_MapEleMtrs;

        /* Outputs for Atomic SubSystem: '<S794>/Protected Division2' */
        /* Switch: '<S803>/Switch1' incorporates:
         *  Constant: '<S803>/Constant Value'
         *  Constant: '<S803>/Constant Value1'
         *  Constant: '<S803>/Constant Value2'
         *  Constant: '<S803>/Constant Value3'
         *  Logic: '<S803>/AND'
         *  RelationalOperator: '<S803>/Greater Than or Equal '
         *  RelationalOperator: '<S803>/Greater Than or Equal 1'
         *  RelationalOperator: '<S803>/Not Equal'
         *  RelationalOperator: '<S803>/Not Equal1'
         *  Switch: '<S803>/Switch2'
         *  Switch: '<S803>/Switch3'
         */
        if ((rtb_Merge21 != 0.0F) && (VeVDDC_r_A1_MapEleMtrs != 0.0F))
        {
            /* Switch: '<S803>/Switch1' incorporates:
             *  Product: '<S803>/Division'
             */
            rtb_Merge6_k = rtb_Merge21 / VeVDDC_r_A1_MapEleMtrs;
        }
        else if (rtb_Merge21 > 0.0F)
        {
            /* Switch: '<S803>/Switch2' incorporates:
             *  Constant: '<S803>/MAXFLOAT'
             *  Switch: '<S803>/Switch1'
             */
            rtb_Merge6_k = 3.402823466E+38F;
        }
        else if (rtb_Merge21 < 0.0F)
        {
            /* Switch: '<S803>/Switch3' incorporates:
             *  Constant: '<S803>/MINFLOAT'
             *  Switch: '<S803>/Switch1'
             *  Switch: '<S803>/Switch2'
             */
            rtb_Merge6_k = -3.402823466E+38F;
        }
        else
        {
            /* Switch: '<S803>/Switch1' incorporates:
             *  Constant: '<S803>/Constant Value4'
             *  Switch: '<S803>/Switch2'
             *  Switch: '<S803>/Switch3'
             */
            rtb_Merge6_k = 0.0F;
        }

        /* End of Switch: '<S803>/Switch1' */
        /* End of Outputs for SubSystem: '<S794>/Protected Division2' */

        /* Sum: '<S794>/Sum4' */
        rtb_Merge21 = VDDR_ac_B.sf_StateflowChart.TyOfHPlusFnl -
            VeVDDC_r_B2_MapEleMtrs;

        /* Outputs for Atomic SubSystem: '<S794>/Protected Division3' */
        /* Switch: '<S804>/Switch1' incorporates:
         *  Constant: '<S804>/Constant Value'
         *  Constant: '<S804>/Constant Value1'
         *  Constant: '<S804>/Constant Value2'
         *  Constant: '<S804>/Constant Value3'
         *  Logic: '<S804>/AND'
         *  RelationalOperator: '<S804>/Greater Than or Equal '
         *  RelationalOperator: '<S804>/Greater Than or Equal 1'
         *  RelationalOperator: '<S804>/Not Equal'
         *  RelationalOperator: '<S804>/Not Equal1'
         *  Switch: '<S804>/Switch2'
         *  Switch: '<S804>/Switch3'
         */
        if ((rtb_Merge21 != 0.0F) && (VeVDDC_r_B1_MapEleMtrs != 0.0F))
        {
            /* Switch: '<S804>/Switch1' incorporates:
             *  Product: '<S804>/Division'
             */
            rtb_VM_Conditional_Signal_VeH_h = rtb_Merge21 /
                VeVDDC_r_B1_MapEleMtrs;
        }
        else if (rtb_Merge21 > 0.0F)
        {
            /* Switch: '<S804>/Switch2' incorporates:
             *  Constant: '<S804>/MAXFLOAT'
             *  Switch: '<S804>/Switch1'
             */
            rtb_VM_Conditional_Signal_VeH_h = 3.402823466E+38F;
        }
        else if (rtb_Merge21 < 0.0F)
        {
            /* Switch: '<S804>/Switch3' incorporates:
             *  Constant: '<S804>/MINFLOAT'
             *  Switch: '<S804>/Switch1'
             *  Switch: '<S804>/Switch2'
             */
            rtb_VM_Conditional_Signal_VeH_h = -3.402823466E+38F;
        }
        else
        {
            /* Switch: '<S804>/Switch1' incorporates:
             *  Constant: '<S804>/Constant Value4'
             *  Switch: '<S804>/Switch2'
             *  Switch: '<S804>/Switch3'
             */
            rtb_VM_Conditional_Signal_VeH_h = 0.0F;
        }

        /* End of Switch: '<S804>/Switch1' */
        /* End of Outputs for SubSystem: '<S794>/Protected Division3' */

        /* Gain: '<S805>/Gain' */
        rtb_Merge7_b = rtb_Merge1_dln;

        /* Gain: '<S806>/Gain' */
        rtb_Merge10 = rtb_Merge2_hv;

        /* Gain: '<S807>/Gain' */
        rtb_Merge21 = VDDR_ac_B.sf_StateflowChart.TxOfHMinusFnl;

        /* Gain: '<S808>/Gain' */
        rtb_Merge22 = VDDR_ac_B.sf_StateflowChart.TyOfHMinusFnl;

        /* Gain: '<S809>/Gain' */
        rtb_VM_Conditional_Signal_VeM_m = rtb_Merge6_k;

        /* Gain: '<S810>/Gain' */
        rtb_VM_Conditional_Signal_VeM_d = rtb_VM_Conditional_Signal_VeH_h;

        /* Gain: '<S811>/Gain' */
        rtb_Merge23 = VDDR_ac_B.sf_StateflowChart.TxOfHPlusFnl;

        /* Gain: '<S812>/Gain' */
        rtb_Merge24 = VDDR_ac_B.sf_StateflowChart.TyOfHPlusFnl;

        /* Sum: '<S794>/Sum' incorporates:
         *  Product: '<S794>/Product'
         *  Product: '<S794>/Product1'
         */
        rtb_Merge1_dln = ((VDDR_ac_B.VariantMergeForOutportTm1CoefOP[0] *
                           rtb_Merge1_dln) +
                          (VDDR_ac_B.VariantMergeForOutportTm1CoefOP[1] *
                           rtb_Merge2_hv)) +
            VDDR_ac_B.VariantMergeForOutportMiscOPTL[0];

        /* Sum: '<S794>/Sum5' incorporates:
         *  Product: '<S794>/Product2'
         *  Product: '<S794>/Product3'
         */
        rtb_Merge2_hv = ((VDDR_ac_B.VariantMergeForOutportTm1CoefOP[0] *
                          rtb_Merge6_k) +
                         (VDDR_ac_B.VariantMergeForOutportTm1CoefOP[1] *
                          rtb_VM_Conditional_Signal_VeH_h)) +
            VDDR_ac_B.VariantMergeForOutportMiscOPTL[0];

        /* S-Function (fcgen): '<S550>/FcnCallGen' incorporates:
         *  SubSystem: '<S550>/VDDC_CurTi_MtrDecoder'
         */
        /* Outputs for Atomic SubSystem: '<S556>/Variant Subsystem' */
#if Rte_SysCon_Variant_OPTL_3MtrEnbl

        /* Outputs for Atomic SubSystem: '<S3401>/3MotorSys' */
        /* Outputs for Atomic SubSystem: '<S3404>/OPTL_DecElecMtr_Var' */
        /* Outputs for Atomic SubSystem: '<S3407>/3MotEnbl' */
        /* If: '<S3408>/If1' incorporates:
         *  Constant: '<S3408>/Constant Value'
         *  Constant: '<S3408>/Constant Value1'
         *  Constant: '<S3408>/Constant Value2'
         *  RelationalOperator: '<S3408>/Comparison1'
         *  RelationalOperator: '<S3408>/Comparison2'
         *  RelationalOperator: '<S3408>/Comparison4'
         */
        if (((sint32)VDDR_ac_B.VariantMergeForOutportEqualityC) == 1)
        {
            /* Outputs for IfAction SubSystem: '<S3408>/Case1' incorporates:
             *  ActionPort: '<S3409>/Action Port'
             */
            /* Outputs for IfAction SubSystem: '<S3409>/ELSEOptTrq' incorporates:
             *  ActionPort: '<S3419>/Action Port'
             */
            /* If: '<S3409>/If' */
            VDDR_ac_ELSEOptTrq(&VDDR_ac_B.Merge1_h, &VDDR_ac_B.Merge2_f,
                               &VDDR_ac_B.Merge3_m);

            /* End of Outputs for SubSystem: '<S3409>/ELSEOptTrq' */

            /* Outputs for IfAction SubSystem: '<S3409>/ELSEPwr' incorporates:
             *  ActionPort: '<S3420>/Action Port'
             */
            /* If: '<S3409>/If1' */
            VDDR_ac_ELSEPwr(&VDDR_ac_B.Merge4_c, &VDDR_ac_B.Merge5_n,
                            &VDDR_ac_B.Merge6_d);

            /* End of Outputs for SubSystem: '<S3409>/ELSEPwr' */

            /* Outputs for IfAction SubSystem: '<S3409>/DecMinMaxAllELSE' incorporates:
             *  ActionPort: '<S3414>/Action Port'
             */
            /* If: '<S3409>/If2' */
            VDDR_ac_DecMinMaxAllELSE(&VDDR_ac_B.Merge7_el, &VDDR_ac_B.Merge8_k,
                &VDDR_ac_B.Merge9, &VDDR_ac_B.Merge10_a, &VDDR_ac_B.Merge11_c,
                &VDDR_ac_B.Merge12_j);

            /* End of Outputs for SubSystem: '<S3409>/DecMinMaxAllELSE' */

            /* Outputs for IfAction SubSystem: '<S3409>/DecMtrLimsCase' incorporates:
             *  ActionPort: '<S3415>/Action Port'
             */
            /* If: '<S3409>/If3' incorporates:
             *  Constant: '<S550>/Constant Value10'
             *  Gain: '<S3427>/Gain'
             *  Gain: '<S3428>/Gain'
             *  Gain: '<S3429>/Gain'
             *  Gain: '<S3430>/Gain'
             *  Gain: '<S3431>/Gain'
             *  Gain: '<S3432>/Gain'
             *  VariantMerge generated from: '<S3401>/TaMaxOut'
             *  VariantMerge generated from: '<S3401>/TaMinOut'
             *  VariantMerge generated from: '<S3401>/TbMaxOut'
             *  VariantMerge generated from: '<S3401>/TbMinOut'
             *  VariantMerge generated from: '<S3401>/TcMaxOut'
             *  VariantMerge generated from: '<S3401>/TcMinOut'
             */
            VDDR_ac_B.VariantMergeForOutportTaMinOut = 0.0F;
            VDDR_ac_B.VariantMergeForOutportTbMinOut = rtb_Merge10;
            VDDR_ac_B.VariantMergeForOutportTcMinOut = rtb_Merge7_b;
            VDDR_ac_B.VariantMergeForOutportTaMaxOut = 0.0F;
            VDDR_ac_B.VariantMergeForOutportTbMaxOut =
                rtb_VM_Conditional_Signal_VeM_d;
            VDDR_ac_B.VariantMergeForOutportTcMaxOut =
                rtb_VM_Conditional_Signal_VeM_m;

            /* End of Outputs for SubSystem: '<S3409>/DecMtrLimsCase' */
            /* End of Outputs for SubSystem: '<S3408>/Case1' */
        }
        else if (((sint32)VDDR_ac_B.VariantMergeForOutportEqualityC) == 2)
        {
            /* Outputs for IfAction SubSystem: '<S3408>/Case2' incorporates:
             *  ActionPort: '<S3410>/Action Port'
             */
            /* Outputs for IfAction SubSystem: '<S3410>/ELSEOptTrq' incorporates:
             *  ActionPort: '<S3445>/Action Port'
             */
            /* If: '<S3410>/If' */
            VDDR_ac_ELSEOptTrq(&VDDR_ac_B.Merge1_h, &VDDR_ac_B.Merge2_f,
                               &VDDR_ac_B.Merge3_m);

            /* End of Outputs for SubSystem: '<S3410>/ELSEOptTrq' */

            /* Outputs for IfAction SubSystem: '<S3410>/ELSEPwr' incorporates:
             *  ActionPort: '<S3446>/Action Port'
             */
            /* If: '<S3410>/If1' */
            VDDR_ac_ELSEPwr(&VDDR_ac_B.Merge4_c, &VDDR_ac_B.Merge5_n,
                            &VDDR_ac_B.Merge6_d);

            /* End of Outputs for SubSystem: '<S3410>/ELSEPwr' */

            /* Outputs for IfAction SubSystem: '<S3410>/DecMinMaxAllELSE' incorporates:
             *  ActionPort: '<S3440>/Action Port'
             */
            /* If: '<S3410>/If2' */
            VDDR_ac_DecMinMaxAllELSE(&VDDR_ac_B.Merge7_el, &VDDR_ac_B.Merge8_k,
                &VDDR_ac_B.Merge9, &VDDR_ac_B.Merge10_a, &VDDR_ac_B.Merge11_c,
                &VDDR_ac_B.Merge12_j);

            /* End of Outputs for SubSystem: '<S3410>/DecMinMaxAllELSE' */

            /* Outputs for IfAction SubSystem: '<S3410>/DecMtrLimCase2' incorporates:
             *  ActionPort: '<S3441>/Action Port'
             */
            /* If: '<S3410>/If3' incorporates:
             *  Constant: '<S550>/Constant Value10'
             *  Gain: '<S3453>/Gain'
             *  Gain: '<S3454>/Gain'
             *  Gain: '<S3455>/Gain'
             *  Gain: '<S3456>/Gain'
             *  Gain: '<S3457>/Gain'
             *  Gain: '<S3458>/Gain'
             *  VariantMerge generated from: '<S3401>/TaMaxOut'
             *  VariantMerge generated from: '<S3401>/TaMinOut'
             *  VariantMerge generated from: '<S3401>/TbMaxOut'
             *  VariantMerge generated from: '<S3401>/TbMinOut'
             *  VariantMerge generated from: '<S3401>/TcMaxOut'
             *  VariantMerge generated from: '<S3401>/TcMinOut'
             */
            VDDR_ac_B.VariantMergeForOutportTaMinOut = rtb_Merge7_b;
            VDDR_ac_B.VariantMergeForOutportTbMinOut = 0.0F;
            VDDR_ac_B.VariantMergeForOutportTcMinOut = rtb_Merge10;
            VDDR_ac_B.VariantMergeForOutportTaMaxOut =
                rtb_VM_Conditional_Signal_VeM_d;
            VDDR_ac_B.VariantMergeForOutportTbMaxOut =
                rtb_VM_Conditional_Signal_VeM_m;
            VDDR_ac_B.VariantMergeForOutportTcMaxOut = 0.0F;

            /* End of Outputs for SubSystem: '<S3410>/DecMtrLimCase2' */
            /* End of Outputs for SubSystem: '<S3408>/Case2' */
        }
        else if (((sint32)VDDR_ac_B.VariantMergeForOutportEqualityC) == 3)
        {
            /* Outputs for IfAction SubSystem: '<S3408>/Case3' incorporates:
             *  ActionPort: '<S3411>/Action Port'
             */
            /* Outputs for IfAction SubSystem: '<S3411>/ELSEOptTrq' incorporates:
             *  ActionPort: '<S3471>/Action Port'
             */
            /* If: '<S3411>/If' */
            VDDR_ac_ELSEOptTrq(&VDDR_ac_B.Merge1_h, &VDDR_ac_B.Merge2_f,
                               &VDDR_ac_B.Merge3_m);

            /* End of Outputs for SubSystem: '<S3411>/ELSEOptTrq' */

            /* Outputs for IfAction SubSystem: '<S3411>/ELSEPwr' incorporates:
             *  ActionPort: '<S3472>/Action Port'
             */
            /* If: '<S3411>/If1' */
            VDDR_ac_ELSEPwr(&VDDR_ac_B.Merge4_c, &VDDR_ac_B.Merge5_n,
                            &VDDR_ac_B.Merge6_d);

            /* End of Outputs for SubSystem: '<S3411>/ELSEPwr' */

            /* Outputs for IfAction SubSystem: '<S3411>/DecMinMaxAllELSE' incorporates:
             *  ActionPort: '<S3466>/Action Port'
             */
            /* If: '<S3411>/If2' */
            VDDR_ac_DecMinMaxAllELSE(&VDDR_ac_B.Merge7_el, &VDDR_ac_B.Merge8_k,
                &VDDR_ac_B.Merge9, &VDDR_ac_B.Merge10_a, &VDDR_ac_B.Merge11_c,
                &VDDR_ac_B.Merge12_j);

            /* End of Outputs for SubSystem: '<S3411>/DecMinMaxAllELSE' */

            /* Outputs for IfAction SubSystem: '<S3411>/DecMtrLimCase2' incorporates:
             *  ActionPort: '<S3467>/Action Port'
             */
            /* If: '<S3411>/If3' incorporates:
             *  Constant: '<S550>/Constant Value10'
             *  Gain: '<S3479>/Gain'
             *  Gain: '<S3480>/Gain'
             *  Gain: '<S3481>/Gain'
             *  Gain: '<S3482>/Gain'
             *  Gain: '<S3483>/Gain'
             *  Gain: '<S3484>/Gain'
             *  VariantMerge generated from: '<S3401>/TaMaxOut'
             *  VariantMerge generated from: '<S3401>/TaMinOut'
             *  VariantMerge generated from: '<S3401>/TbMaxOut'
             *  VariantMerge generated from: '<S3401>/TbMinOut'
             *  VariantMerge generated from: '<S3401>/TcMaxOut'
             *  VariantMerge generated from: '<S3401>/TcMinOut'
             */
            VDDR_ac_B.VariantMergeForOutportTaMinOut = rtb_Merge7_b;
            VDDR_ac_B.VariantMergeForOutportTbMinOut = rtb_Merge10;
            VDDR_ac_B.VariantMergeForOutportTcMinOut = 0.0F;
            VDDR_ac_B.VariantMergeForOutportTaMaxOut =
                rtb_VM_Conditional_Signal_VeM_d;
            VDDR_ac_B.VariantMergeForOutportTbMaxOut = 0.0F;
            VDDR_ac_B.VariantMergeForOutportTcMaxOut =
                rtb_VM_Conditional_Signal_VeM_m;

            /* End of Outputs for SubSystem: '<S3411>/DecMtrLimCase2' */
            /* End of Outputs for SubSystem: '<S3408>/Case3' */
        }
        else
        {
            /* Outputs for IfAction SubSystem: '<S3408>/ELSE_Others' incorporates:
             *  ActionPort: '<S3412>/Action Port'
             */
            /* Outputs for IfAction SubSystem: '<S3412>/ELSEOptTrq' incorporates:
             *  ActionPort: '<S3497>/Action Port'
             */
            /* If: '<S3412>/If' */
            VDDR_ac_ELSEOptTrq(&VDDR_ac_B.Merge1_h, &VDDR_ac_B.Merge2_f,
                               &VDDR_ac_B.Merge3_m);

            /* End of Outputs for SubSystem: '<S3412>/ELSEOptTrq' */

            /* Outputs for IfAction SubSystem: '<S3412>/ELSEPwr' incorporates:
             *  ActionPort: '<S3498>/Action Port'
             */
            /* If: '<S3412>/If1' */
            VDDR_ac_ELSEPwr(&VDDR_ac_B.Merge4_c, &VDDR_ac_B.Merge5_n,
                            &VDDR_ac_B.Merge6_d);

            /* End of Outputs for SubSystem: '<S3412>/ELSEPwr' */

            /* Outputs for IfAction SubSystem: '<S3412>/DecMinMaxAllELSE' incorporates:
             *  ActionPort: '<S3492>/Action Port'
             */
            /* If: '<S3412>/If2' */
            VDDR_ac_DecMinMaxAllELSE(&VDDR_ac_B.Merge7_el, &VDDR_ac_B.Merge8_k,
                &VDDR_ac_B.Merge9, &VDDR_ac_B.Merge10_a, &VDDR_ac_B.Merge11_c,
                &VDDR_ac_B.Merge12_j);

            /* End of Outputs for SubSystem: '<S3412>/DecMinMaxAllELSE' */

            /* Outputs for IfAction SubSystem: '<S3412>/DecMtrLimCase2' incorporates:
             *  ActionPort: '<S3493>/Action Port'
             */
            /* If: '<S3412>/If3' incorporates:
             *  Constant: '<S3493>/Constant Value2'
             *  Constant: '<S3493>/Constant Value5'
             *  Gain: '<S3503>/Gain'
             *  Gain: '<S3504>/Gain'
             *  Gain: '<S3505>/Gain'
             *  Gain: '<S3506>/Gain'
             *  SignalConversion generated from: '<S3493>/TcMinOut'
             *  VariantMerge generated from: '<S3401>/TaMaxOut'
             *  VariantMerge generated from: '<S3401>/TaMinOut'
             *  VariantMerge generated from: '<S3401>/TbMaxOut'
             *  VariantMerge generated from: '<S3401>/TbMinOut'
             *  VariantMerge generated from: '<S3401>/TcMaxOut'
             *  VariantMerge generated from: '<S3401>/TcMinOut'
             */
            VDDR_ac_B.VariantMergeForOutportTaMinOut = rtb_Merge7_b;
            VDDR_ac_B.VariantMergeForOutportTbMinOut = rtb_Merge10;
            VDDR_ac_B.VariantMergeForOutportTcMinOut = -99999.0F;
            VDDR_ac_B.VariantMergeForOutportTaMaxOut =
                rtb_VM_Conditional_Signal_VeM_m;
            VDDR_ac_B.VariantMergeForOutportTbMaxOut =
                rtb_VM_Conditional_Signal_VeM_d;
            VDDR_ac_B.VariantMergeForOutportTcMaxOut = 99999.0F;

            /* End of Outputs for SubSystem: '<S3412>/DecMtrLimCase2' */
            /* End of Outputs for SubSystem: '<S3408>/ELSE_Others' */
        }

        /* End of If: '<S3408>/If1' */
        /* End of Outputs for SubSystem: '<S3407>/3MotEnbl' */
        /* End of Outputs for SubSystem: '<S3404>/OPTL_DecElecMtr_Var' */
        /* End of Outputs for SubSystem: '<S3401>/3MotorSys' */
        /* End of Outputs for SubSystem: '<S556>/Variant Subsystem' */
#else

        /* Outputs for Atomic SubSystem: '<S3401>/Default' */
        /* VariantMerge generated from: '<S3401>/TaMinOut' incorporates:
         *  Inport: '<S3403>/TaMinOPTL'
         */
        VDDR_ac_B.VariantMergeForOutportTaMinOut = rtb_Merge7_b;

        /* VariantMerge generated from: '<S3401>/TbMinOut' incorporates:
         *  Inport: '<S3403>/TbMinOPTL'
         */
        VDDR_ac_B.VariantMergeForOutportTbMinOut = rtb_Merge10;

        /* VariantMerge generated from: '<S3401>/TcMinOut' incorporates:
         *  Constant: '<S3403>/Constant Value1'
         */
        VDDR_ac_B.VariantMergeForOutportTcMinOut = 0.0F;

        /* VariantMerge generated from: '<S3401>/TaMaxOut' incorporates:
         *  Inport: '<S3403>/TaMaxOPTL'
         */
        VDDR_ac_B.VariantMergeForOutportTaMaxOut =
            rtb_VM_Conditional_Signal_VeM_m;

        /* VariantMerge generated from: '<S3401>/TbMaxOut' incorporates:
         *  Inport: '<S3403>/TbMaxOPTL'
         */
        VDDR_ac_B.VariantMergeForOutportTbMaxOut =
            rtb_VM_Conditional_Signal_VeM_d;

        /* VariantMerge generated from: '<S3401>/TcMaxOut' incorporates:
         *  Constant: '<S3403>/Constant Value14'
         */
        VDDR_ac_B.VariantMergeForOutportTcMaxOut = 0.0F;

        /* End of Outputs for SubSystem: '<S3401>/Default' */
#endif

        /* S-Function (fcgen): '<S550>/FcnCallGen' incorporates:
         *  SubSystem: '<S550>/MtrTrqs2AxlTrqs'
         */
        VDDR_ac_MtrTrqs2AxlTrqs(rtb_TmpSignalConversionAtVaTSXR,
                                VDDR_ac_B.Product,
                                VDDR_ac_B.VariantMergeForOutportTaMinOut,
                                VDDR_ac_B.VariantMergeForOutportTbMinOut,
                                VDDR_ac_B.VariantMergeForOutportTcMinOut,
                                VDDR_ac_B.VariantMergeForOutportTaMaxOut,
                                VDDR_ac_B.VariantMergeForOutportTbMaxOut,
                                VDDR_ac_B.VariantMergeForOutportTcMaxOut,
                                &VDDR_ac_B.MtrTrqs2AxlTrqs);

        /* End of Outputs for S-Function (fcgen): '<S550>/FcnCallGen' */

        /* Merge: '<S545>/Merge' incorporates:
         *  SignalConversion generated from: '<S548>/VeVDDR_M_HMinus'
         */
        VDDR_ac_B.Merge_i = rtb_Merge1_dln;

        /* Merge: '<S545>/Merge5' incorporates:
         *  SignalConversion generated from: '<S548>/VeVDDR_M_HPlus'
         */
        VDDR_ac_B.Merge5_a = rtb_Merge2_hv;

        /* Merge: '<S545>/Merge6' incorporates:
         *  SignalConversion generated from: '<S548>/VeVDDR_M_TaOfToMax_MtrCmnd'
         */
        rtb_Merge6_k = VDDR_ac_B.VariantMergeForOutportTaMaxOut;

        /* Merge: '<S545>/Merge1' incorporates:
         *  SignalConversion generated from: '<S548>/VeVDDR_M_TaOfToMin_MtrCmnd'
         */
        rtb_Merge1_dln = VDDR_ac_B.VariantMergeForOutportTaMinOut;

        /* Merge: '<S545>/Merge7' incorporates:
         *  SignalConversion generated from: '<S548>/VeVDDR_M_TbOfToMax_MtrCmnd'
         */
        rtb_Merge7_b = VDDR_ac_B.VariantMergeForOutportTbMaxOut;

        /* Merge: '<S545>/Merge2' incorporates:
         *  SignalConversion generated from: '<S548>/VeVDDR_M_TbOfToMin_MtrCmnd'
         */
        rtb_Merge2_hv = VDDR_ac_B.VariantMergeForOutportTbMinOut;

        /* Merge: '<S545>/Merge11' incorporates:
         *  SignalConversion generated from: '<S548>/VeVDDR_M_TcOfToMax_MtrCmnd'
         */
        rtb_VM_Conditional_Signal_VeM_m =
            VDDR_ac_B.VariantMergeForOutportTcMaxOut;

        /* Merge: '<S545>/Merge10' incorporates:
         *  SignalConversion generated from: '<S548>/VeVDDR_M_TcOfToMin_MtrCmnd'
         */
        rtb_Merge10 = VDDR_ac_B.VariantMergeForOutportTcMinOut;

        /* Merge: '<S545>/Merge14' incorporates:
         *  SignalConversion generated from: '<S548>/VeVDDR_M_ToMaxFrntAtRipAWD_MtrCmnd'
         */
        VDDR_ac_B.Merge14_j = VDDR_ac_B.MtrTrqs2AxlTrqs.Sum2;

        /* Merge: '<S545>/Merge15' incorporates:
         *  SignalConversion generated from: '<S548>/VeVDDR_M_ToMaxRrAtRipAWD_MtrCmnd'
         */
        VDDR_ac_B.Merge15_d = VDDR_ac_B.MtrTrqs2AxlTrqs.Sum3;

        /* Merge: '<S545>/Merge12' incorporates:
         *  SignalConversion generated from: '<S548>/VeVDDR_M_ToMinFrntAtRipRgn_MtrCmnd'
         */
        VDDR_ac_B.Merge12 = VDDR_ac_B.MtrTrqs2AxlTrqs.Sum;

        /* Merge: '<S545>/Merge13' incorporates:
         *  SignalConversion generated from: '<S548>/VeVDDR_M_ToMinRrAtRipRgn_MtrCmnd'
         */
        VDDR_ac_B.Merge13 = VDDR_ac_B.MtrTrqs2AxlTrqs.Sum1;

        /* End of Outputs for SubSystem: '<S545>/VDDC_CurTi_ModeGearContrTyp' */
    }
    else
    {
        /* Outputs for IfAction SubSystem: '<S545>/VDDC_WEDOpnOp' incorporates:
         *  ActionPort: '<S549>/Action Port'
         */
        VDDR_ac_VDDC_WEDOpnOp(&VDDR_ac_B.Merge_i, &rtb_Merge1_dln,
                              &rtb_Merge2_hv, &rtb_Merge21, &rtb_Merge22,
                              &VDDR_ac_B.Merge5_a, &rtb_Merge6_k, &rtb_Merge7_b,
                              &rtb_Merge23, &rtb_Merge24, &rtb_Merge10,
                              &rtb_VM_Conditional_Signal_VeM_m,
                              &VDDR_ac_B.Merge12, &VDDR_ac_B.Merge13,
                              &VDDR_ac_B.Merge14_j, &VDDR_ac_B.Merge15_d);

        /* End of Outputs for SubSystem: '<S545>/VDDC_WEDOpnOp' */
    }

    /* End of If: '<S545>/If' */

    /* Gain: '<S535>/Gain' */
    VeVDDC_M_TaOfToMin_MtrCmnd = rtb_Merge1_dln;

    /* Gain: '<S536>/Gain' */
    VeVDDC_M_TbOfToMin_MtrCmnd = rtb_Merge2_hv;

    /* Gain: '<S537>/Gain' */
    VeVDDC_M_TxOfHMinus_MtrCmnd = rtb_Merge21;

    /* Gain: '<S538>/Gain' */
    VeVDDC_M_TyOfHMinus_MtrCmnd = rtb_Merge22;

    /* Gain: '<S539>/Gain' */
    VeVDDC_M_TaOfToMax_MtrCmnd = rtb_Merge6_k;

    /* Gain: '<S540>/Gain' */
    VeVDDC_M_TbOfToMax_MtrCmnd = rtb_Merge7_b;

    /* Gain: '<S541>/Gain' */
    VeVDDC_M_TxOfHPlus_MtrCmnd = rtb_Merge23;

    /* Gain: '<S542>/Gain' */
    VeVDDC_M_TyOfHPlus_MtrCmnd = rtb_Merge24;

    /* Gain: '<S543>/Gain' */
    VeVDDC_M_TcOfToMin_MtrCmnd = rtb_Merge10;

    /* Gain: '<S544>/Gain' */
    VeVDDC_M_TcOfToMax_MtrCmnd = rtb_VM_Conditional_Signal_VeM_m;

    /* End of Outputs for SubSystem: '<S2>/VDDC_CurTi' */
#endif

#if Rte_SysCon_Variant_VDDR_3

    /* Outputs for Function Call SubSystem: '<S2>/VDDC_OITR_TiMinMax' */
    for (i = 0; i < 114; i++)
    {
        /* SignalConversion generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn' */
#if Rte_SysCon_Variant_VDDR_1 && Rte_SysCon_Variant_VDDR_3

        /* VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn' incorporates:
         *  Inport: '<S22>/Matrix'
         */
        rtb_VM_Conditional_Signal_VaTSX[i] = VDDR_ac_B.Matrix_o[i];

#elif !Rte_SysCon_Variant_VDDR_1 || !Rte_SysCon_Variant_VDDR_3

        /* VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn' incorporates:
         *  SignalConversion generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
         */
        rtb_VM_Conditional_Signal_VaTSX[i] = 0.0F;

#endif

        /* End of SignalConversion generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn' */
    }

    for (i = 0; i < 2; i++)
    {
        /* RelationalOperator: '<S3549>/Relational Operator' incorporates:
         *  Constant: '<S3549>/Constant Value'
         *  Selector: '<S3549>/1and2'
         *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
         */
        rtb_RelationalOperator[i] = (rtb_VM_Conditional_Signal_VaTSX[6 * i] >
            0.0F);
    }

    /* Logic: '<S3549>/Logical Operator' incorporates:
     *  RelationalOperator: '<S3549>/Relational Operator'
     */
    rtb_Merge_hts = ((rtb_RelationalOperator[0]) && (rtb_RelationalOperator[1]));
    for (i = 0; i < 2; i++)
    {
        /* RelationalOperator: '<S3549>/Relational Operator1' incorporates:
         *  Constant: '<S3549>/Constant Value1'
         *  Selector: '<S3549>/1and3'
         *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
         */
        rtb_RelationalOperator[i] = (rtb_VM_Conditional_Signal_VaTSX[(i * 2) * 6]
            > 0.0F);
    }

    /* Logic: '<S3549>/Logical Operator1' incorporates:
     *  RelationalOperator: '<S3549>/Relational Operator1'
     */
    rtb_Comparison2_eh = ((rtb_RelationalOperator[0]) &&
                          (rtb_RelationalOperator[1]));
    for (i = 0; i < 2; i++)
    {
        /* RelationalOperator: '<S3549>/Relational Operator2' incorporates:
         *  Constant: '<S3549>/Constant Value3'
         *  Selector: '<S3549>/2and3'
         *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
         */
        rtb_RelationalOperator[i] = (rtb_VM_Conditional_Signal_VaTSX[(i + 1) * 6]
            > 0.0F);
    }

    /* SignalConversion generated from: '<S18>/VeMTQR_M_TcMin' incorporates:
     *  SignalConversion generated from: '<S18>/VeMTQR_M_TcMax'
     */
#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

    /* VariantMerge generated from: '<S18>/VeMTQR_M_TcMin' incorporates:
     *  Inport: '<Root>/VeOITR_M_TcMin'
     */
    (void)Rte_Read_VeOITR_M_TcMin_Value(&rtb_VM_Conditional_Signal_VeMTQ);

    /* VariantMerge generated from: '<S18>/VeMTQR_M_TcMax' incorporates:
     *  Inport: '<Root>/VeOITR_M_TcMax'
     */
    (void)Rte_Read_VeOITR_M_TcMax_Value(&rtb_VM_Conditional_Signal_VeM_l);

#elif !Rte_SysCon_Variant_HSCL_3Mot_Enbl || !Rte_SysCon_Variant_VDDR_3

    /* VariantMerge generated from: '<S18>/VeMTQR_M_TcMin' incorporates:
     *  SignalConversion generated from: '<S18>/VeMTQR_M_TcMin'
     */
    rtb_VM_Conditional_Signal_VeMTQ = 0.0F;

#endif

    /* End of SignalConversion generated from: '<S18>/VeMTQR_M_TcMin' */

    /* SignalConversion generated from: '<S18>/VaTSXR_e_OITRTacToConstrnPrfrdComb' incorporates:
     *  SignalConversion generated from: '<S18>/VeMTQR_M_TcMax'
     */
#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

    /* VariantMerge generated from: '<S18>/VaTSXR_e_OITRTacToConstrnPrfrdComb' incorporates:
     *  Inport: '<Root>/VaTSXR_e_OITRTacToConstrnPrfrdComb'
     */
    (void)Rte_Read_VaTSXR_e_OITRTacToConstrnPrfrdComb_Value
        (rtb_VM_Conditional_Signal_VaT_h);

#elif !Rte_SysCon_Variant_HSCL_3Mot_Enbl || !Rte_SysCon_Variant_VDDR_3

    /* VariantMerge generated from: '<S18>/VeMTQR_M_TcMax' incorporates:
     *  SignalConversion generated from: '<S18>/VeMTQR_M_TcMax'
     */
    rtb_VM_Conditional_Signal_VeM_l = 0.0F;

#endif

    /* End of SignalConversion generated from: '<S18>/VaTSXR_e_OITRTacToConstrnPrfrdComb' */

    /* SignalConversion generated from: '<S18>/VeTSXR_e_OITRTacToConstrnCombEqn' incorporates:
     *  SignalConversion generated from: '<S18>/VaTSXR_e_OITRTacToConstrnPrfrdComb'
     */
#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

    /* VariantMerge generated from: '<S18>/VeTSXR_e_OITRTacToConstrnCombEqn' incorporates:
     *  Inport: '<Root>/VeTSXR_e_OITRTacToConstrnCombEqn'
     */
    (void)Rte_Read_VeTSXR_e_OITRTacToConstrnCombEqn_Value
        (&rtb_VM_Conditional_Signal_VeTSX);

#elif !Rte_SysCon_Variant_HSCL_3Mot_Enbl || !Rte_SysCon_Variant_VDDR_3

    for (i = 0; i < 10; i++)
    {
        /* VariantMerge generated from: '<S18>/VaTSXR_e_OITRTacToConstrnPrfrdComb' incorporates:
         *  SignalConversion generated from: '<S18>/VaTSXR_e_OITRTacToConstrnPrfrdComb'
         */
        rtb_VM_Conditional_Signal_VaT_h[i] = CeTSXR_e_NoComb;
    }

#endif

    /* End of SignalConversion generated from: '<S18>/VeTSXR_e_OITRTacToConstrnCombEqn' */

    /* SignalConversion generated from: '<S18>/VeHSCR_r_DonutSpaceCoefC1' incorporates:
     *  SignalConversion generated from: '<S18>/VeTSXR_e_OITRTacToConstrnCombEqn'
     */
#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

    /* VariantMerge generated from: '<S18>/VeHSCR_r_DonutSpaceCoefC1' */
    rtb_VM_Conditional_Signal_VeHSC = rtb_TmpSignalConversionAtVeH_b2;

#elif !Rte_SysCon_Variant_HSCL_3Mot_Enbl || !Rte_SysCon_Variant_VDDR_3

    /* VariantMerge generated from: '<S18>/VeTSXR_e_OITRTacToConstrnCombEqn' incorporates:
     *  SignalConversion generated from: '<S18>/VeTSXR_e_OITRTacToConstrnCombEqn'
     */
    rtb_VM_Conditional_Signal_VeTSX = CeTSXR_e_Second;

#endif

    /* End of SignalConversion generated from: '<S18>/VeHSCR_r_DonutSpaceCoefC1' */

    /* SignalConversion generated from: '<S18>/VeHSCR_r_DonutSpaceCoefC2' incorporates:
     *  SignalConversion generated from: '<S18>/VeHSCR_r_DonutSpaceCoefC1'
     */
#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

    /* VariantMerge generated from: '<S18>/VeHSCR_r_DonutSpaceCoefC2' */
    rtb_VM_Conditional_Signal_VeH_b = rtb_TmpSignalConversionAtVeHS_l;

#elif !Rte_SysCon_Variant_HSCL_3Mot_Enbl || !Rte_SysCon_Variant_VDDR_3

    /* VariantMerge generated from: '<S18>/VeHSCR_r_DonutSpaceCoefC1' incorporates:
     *  SignalConversion generated from: '<S18>/VeHSCR_r_DonutSpaceCoefC1'
     */
    rtb_VM_Conditional_Signal_VeHSC = 0.0F;

#endif

    /* End of SignalConversion generated from: '<S18>/VeHSCR_r_DonutSpaceCoefC2' */

    /* SignalConversion generated from: '<S18>/VeHSCR_r_DonutSpaceCoefCc' incorporates:
     *  SignalConversion generated from: '<S18>/VeHSCR_r_DonutSpaceCoefC2'
     */
#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_3

    /* VariantMerge generated from: '<S18>/VeHSCR_r_DonutSpaceCoefCc' */
    rtb_VM_Conditional_Signal_VeH_g = rtb_TmpSignalConversionAtVeHS_a;

#elif !Rte_SysCon_Variant_HSCL_3Mot_Enbl || !Rte_SysCon_Variant_VDDR_3

    /* VariantMerge generated from: '<S18>/VeHSCR_r_DonutSpaceCoefC2' incorporates:
     *  SignalConversion generated from: '<S18>/VeHSCR_r_DonutSpaceCoefC2'
     */
    rtb_VM_Conditional_Signal_VeH_b = 0.0F;

    /* VariantMerge generated from: '<S18>/VeHSCR_r_DonutSpaceCoefCc' incorporates:
     *  SignalConversion generated from: '<S18>/VeHSCR_r_DonutSpaceCoefCc'
     */
    rtb_VM_Conditional_Signal_VeH_g = 0.0F;

#endif

    /* End of SignalConversion generated from: '<S18>/VeHSCR_r_DonutSpaceCoefCc' */
    for (i = 0; i < 6; i++)
    {
        /* SignalConversion generated from: '<S18>/Column_vector_of_6_misc_terms' */
#if Rte_SysCon_Variant_VDDR_1 && Rte_SysCon_Variant_VDDR_3

        /* VariantMerge generated from: '<S18>/Column_vector_of_6_misc_terms' */
        rtb_VM_Conditional_Signal_Colum[i] = VDDR_ac_B.Product_m[i];

#elif !Rte_SysCon_Variant_VDDR_1 || !Rte_SysCon_Variant_VDDR_3

        /* VariantMerge generated from: '<S18>/Column_vector_of_6_misc_terms' incorporates:
         *  SignalConversion generated from: '<S18>/Column_vector_of_6_misc_terms'
         */
        rtb_VM_Conditional_Signal_Colum[i] = 0.0F;

#endif

        /* End of SignalConversion generated from: '<S18>/Column_vector_of_6_misc_terms' */
    }

    /* SignalConversion generated from: '<S18>/MUX_of_Tm1Min_Tm1Max_Tm1CL' incorporates:
     *  SignalConversion generated from: '<S18>/MUX_of_Tm2Min_Tm2Max_Tm2CL'
     */
#if Rte_SysCon_Variant_VDDR_1 && Rte_SysCon_Variant_VDDR_3

    /* VariantMerge generated from: '<S18>/MUX_of_Tm1Min_Tm1Max_Tm1CL' */
    rtb_VM_Conditional_Signal_MUX_o[0] = VDDR_ac_B.Merge_bw;
    rtb_VM_Conditional_Signal_MUX_o[1] = VDDR_ac_B.Merge1_pf;
    rtb_VM_Conditional_Signal_MUX_o[2] = VDDR_ac_B.Merge2_b;

    /* VariantMerge generated from: '<S18>/MUX_of_Tm2Min_Tm2Max_Tm2CL' */
    rtb_VM_Conditional_Signal_MUX_j[0] = VDDR_ac_B.Merge_p;
    rtb_VM_Conditional_Signal_MUX_j[1] = VDDR_ac_B.Merge1_d2;
    rtb_VM_Conditional_Signal_MUX_j[2] = VDDR_ac_B.Merge2_j;

#elif !Rte_SysCon_Variant_VDDR_1 || !Rte_SysCon_Variant_VDDR_3

    for (i = 0; i < 3; i++)
    {
        /* VariantMerge generated from: '<S18>/MUX_of_Tm1Min_Tm1Max_Tm1CL' incorporates:
         *  SignalConversion generated from: '<S18>/MUX_of_Tm1Min_Tm1Max_Tm1CL'
         */
        rtb_VM_Conditional_Signal_MUX_o[i] = 0.0F;
    }

#endif

    /* End of SignalConversion generated from: '<S18>/MUX_of_Tm1Min_Tm1Max_Tm1CL' */

    /* SignalConversion generated from: '<S18>/MUX_of_Tm3Min_Tm3Max_Tm3CL' incorporates:
     *  SignalConversion generated from: '<S18>/MUX_of_Tm2Min_Tm2Max_Tm2CL'
     */
#if Rte_SysCon_Variant_VDDR_1 && Rte_SysCon_Variant_VDDR_3

    /* VariantMerge generated from: '<S18>/MUX_of_Tm3Min_Tm3Max_Tm3CL' */
    rtb_VM_Conditional_Signal_MUX_e[0] = VDDR_ac_B.Merge_a;
    rtb_VM_Conditional_Signal_MUX_e[1] = VDDR_ac_B.Merge1_k;
    rtb_VM_Conditional_Signal_MUX_e[2] = VDDR_ac_B.Merge2_l;

#elif !Rte_SysCon_Variant_VDDR_1 || !Rte_SysCon_Variant_VDDR_3

    for (i = 0; i < 3; i++)
    {
        /* VariantMerge generated from: '<S18>/MUX_of_Tm2Min_Tm2Max_Tm2CL' incorporates:
         *  SignalConversion generated from: '<S18>/MUX_of_Tm2Min_Tm2Max_Tm2CL'
         */
        rtb_VM_Conditional_Signal_MUX_j[i] = 0.0F;
    }

#endif

    /* End of SignalConversion generated from: '<S18>/MUX_of_Tm3Min_Tm3Max_Tm3CL' */

    /* SignalConversion generated from: '<S18>/MUX_of_Tm4Min_Tm4Max_Tm4CL' incorporates:
     *  SignalConversion generated from: '<S18>/MUX_of_Tm3Min_Tm3Max_Tm3CL'
     */
#if Rte_SysCon_Variant_VDDR_1 && Rte_SysCon_Variant_VDDR_3

    /* VariantMerge generated from: '<S18>/MUX_of_Tm4Min_Tm4Max_Tm4CL' */
    rtb_VM_Conditional_Signal_MUX_k[0] = VDDR_ac_B.Merge_o4;
    rtb_VM_Conditional_Signal_MUX_k[1] = VDDR_ac_B.Merge1_b;
    rtb_VM_Conditional_Signal_MUX_k[2] = VDDR_ac_B.Merge2_a;

#elif !Rte_SysCon_Variant_VDDR_1 || !Rte_SysCon_Variant_VDDR_3

    for (i = 0; i < 3; i++)
    {
        /* VariantMerge generated from: '<S18>/MUX_of_Tm3Min_Tm3Max_Tm3CL' incorporates:
         *  SignalConversion generated from: '<S18>/MUX_of_Tm3Min_Tm3Max_Tm3CL'
         */
        rtb_VM_Conditional_Signal_MUX_e[i] = 0.0F;
    }

#endif

    /* End of SignalConversion generated from: '<S18>/MUX_of_Tm4Min_Tm4Max_Tm4CL' */

    /* SignalConversion generated from: '<S18>/MUX_of_Tm5Min_Tm5Max_Tm5CL' incorporates:
     *  SignalConversion generated from: '<S18>/MUX_of_Tm4Min_Tm4Max_Tm4CL'
     */
#if Rte_SysCon_Variant_VDDR_1 && Rte_SysCon_Variant_VDDR_3

    /* VariantMerge generated from: '<S18>/MUX_of_Tm5Min_Tm5Max_Tm5CL' */
    rtb_VM_Conditional_Signal_MUX_m[0] = VDDR_ac_B.Merge_j;
    rtb_VM_Conditional_Signal_MUX_m[1] = VDDR_ac_B.Merge1_i;
    rtb_VM_Conditional_Signal_MUX_m[2] = VDDR_ac_B.Merge2_av;

#elif !Rte_SysCon_Variant_VDDR_1 || !Rte_SysCon_Variant_VDDR_3

    for (i = 0; i < 3; i++)
    {
        /* VariantMerge generated from: '<S18>/MUX_of_Tm4Min_Tm4Max_Tm4CL' incorporates:
         *  SignalConversion generated from: '<S18>/MUX_of_Tm4Min_Tm4Max_Tm4CL'
         */
        rtb_VM_Conditional_Signal_MUX_k[i] = 0.0F;
    }

#endif

    /* End of SignalConversion generated from: '<S18>/MUX_of_Tm5Min_Tm5Max_Tm5CL' */

    /* SignalConversion generated from: '<S18>/MUX_of_Tm6Min_Tm6Max_Tm6CL' incorporates:
     *  SignalConversion generated from: '<S18>/MUX_of_Tm5Min_Tm5Max_Tm5CL'
     */
#if Rte_SysCon_Variant_VDDR_1 && Rte_SysCon_Variant_VDDR_3

    /* VariantMerge generated from: '<S18>/MUX_of_Tm6Min_Tm6Max_Tm6CL' */
    rtb_VM_Conditional_Signal_MU_eu[0] = VDDR_ac_B.Merge_c0;
    rtb_VM_Conditional_Signal_MU_eu[1] = VDDR_ac_B.Merge1_l;
    rtb_VM_Conditional_Signal_MU_eu[2] = VDDR_ac_B.Merge2_bl;

#elif !Rte_SysCon_Variant_VDDR_1 || !Rte_SysCon_Variant_VDDR_3

    for (i = 0; i < 3; i++)
    {
        /* VariantMerge generated from: '<S18>/MUX_of_Tm5Min_Tm5Max_Tm5CL' incorporates:
         *  SignalConversion generated from: '<S18>/MUX_of_Tm5Min_Tm5Max_Tm5CL'
         */
        rtb_VM_Conditional_Signal_MUX_m[i] = 0.0F;
    }

#endif

    /* End of SignalConversion generated from: '<S18>/MUX_of_Tm6Min_Tm6Max_Tm6CL' */

    /* SignalConversion generated from: '<S18>/PBatMinConstr' incorporates:
     *  SignalConversion generated from: '<S18>/MUX_of_Tm6Min_Tm6Max_Tm6CL'
     */
#if Rte_SysCon_Variant_VDDR_1 && Rte_SysCon_Variant_VDDR_3

    /* VariantMerge generated from: '<S18>/PBatMinConstr' */
    rtb_VM_Conditional_Signal_PBatM = VDDR_ac_B.VeESMR_P_BattLTMinLim;

#elif !Rte_SysCon_Variant_VDDR_1 || !Rte_SysCon_Variant_VDDR_3

    for (i = 0; i < 3; i++)
    {
        /* VariantMerge generated from: '<S18>/MUX_of_Tm6Min_Tm6Max_Tm6CL' incorporates:
         *  SignalConversion generated from: '<S18>/MUX_of_Tm6Min_Tm6Max_Tm6CL'
         */
        rtb_VM_Conditional_Signal_MU_eu[i] = 0.0F;
    }

#endif

    /* End of SignalConversion generated from: '<S18>/PBatMinConstr' */

    /* SignalConversion generated from: '<S18>/PbatMaxConstr' incorporates:
     *  SignalConversion generated from: '<S18>/PBatMinConstr'
     */
#if Rte_SysCon_Variant_VDDR_1 && Rte_SysCon_Variant_VDDR_3

    /* VariantMerge generated from: '<S18>/PbatMaxConstr' */
    rtb_VM_Conditional_Signal_PbatM = VDDR_ac_B.VeESMR_P_BattLTMaxLim;

#elif !Rte_SysCon_Variant_VDDR_1 || !Rte_SysCon_Variant_VDDR_3

    /* VariantMerge generated from: '<S18>/PBatMinConstr' incorporates:
     *  SignalConversion generated from: '<S18>/PBatMinConstr'
     */
    rtb_VM_Conditional_Signal_PBatM = 0.0F;

    /* VariantMerge generated from: '<S18>/PbatMaxConstr' incorporates:
     *  SignalConversion generated from: '<S18>/PbatMaxConstr'
     */
    rtb_VM_Conditional_Signal_PbatM = 0.0F;

#endif

    /* End of SignalConversion generated from: '<S18>/PbatMaxConstr' */

    /* SignalConversion generated from: '<S18>/TiCL' */
#if Rte_SysCon_Variant_HSCL_3Mot_Enbl && Rte_SysCon_Variant_VDDR_1 && Rte_SysCon_Variant_VDDR_3

    /* VariantMerge generated from: '<S18>/TiCL' */
    rtb_VM_Conditional_Signal_TiCL_ = VDDR_ac_B.VeTITR_M_Ti_CL_Slow;

#elif !Rte_SysCon_Variant_HSCL_3Mot_Enbl || !Rte_SysCon_Variant_VDDR_1 || !Rte_SysCon_Variant_VDDR_3

    /* VariantMerge generated from: '<S18>/TiCL' incorporates:
     *  SignalConversion generated from: '<S18>/TiCL'
     */
    rtb_VM_Conditional_Signal_TiCL_ = 0.0F;

#endif

    /* End of SignalConversion generated from: '<S18>/TiCL' */

    /* If: '<S3549>/If' incorporates:
     *  Logic: '<S3549>/Logical Operator'
     *  Logic: '<S3549>/Logical Operator1'
     *  Logic: '<S3549>/Logical Operator2'
     *  Logic: '<S3549>/Logical1'
     *  RelationalOperator: '<S3549>/Relational Operator2'
     */
    if ((rtb_Merge_hts || rtb_Comparison2_eh) || ((rtb_RelationalOperator[0]) &&
         (rtb_RelationalOperator[1])))
    {
        /* Outputs for IfAction SubSystem: '<S3549>/VDDC_TiLmts_DualAxleBEV' incorporates:
         *  ActionPort: '<S3550>/Action Port'
         */
        /* S-Function (fcgen): '<S3550>/FcnCallGen' incorporates:
         *  SubSystem: '<S3550>/HSCL_3Motor_loader'
         */
        /* Outputs for Atomic SubSystem: '<S3560>/HSCL_3Motor_loader_Var' */
#if Rte_SysCon_Variant_HSCL_3Mot_Enbl

        /* Outputs for Atomic SubSystem: '<S3571>/HSCl_3Motor' */
        /* RelationalOperator: '<S3583>/Comparison4' incorporates:
         *  Constant: '<S3583>/Constant Value'
         *  RelationalOperator: '<S3583>/Comparison1'
         *  RelationalOperator: '<S3583>/Comparison2'
         *  Selector: '<S3583>/Selector'
         *  VariantMerge generated from: '<S18>/VaTSXR_e_OITRTacToConstrnPrfrdComb'
         */
        rtb_Selector2_co = rtb_VM_Conditional_Signal_VaT_h[9];

        /* Logic: '<S3583>/Logical1' incorporates:
         *  Constant: '<S3586>/Constant'
         *  Constant: '<S3587>/Constant'
         *  Constant: '<S3588>/Constant'
         *  RelationalOperator: '<S3583>/Comparison1'
         *  RelationalOperator: '<S3583>/Comparison2'
         *  RelationalOperator: '<S3583>/Comparison4'
         */
        rtb_Merge_hts = (((((uint32)rtb_Selector2_co) == CeTSXR_e_RadiusMod_MtrA)
                          || (((uint32)rtb_Selector2_co) ==
                              CeTSXR_e_RadiusMod_MtrB)) || (((uint32)
                           rtb_Selector2_co) == CeTSXR_e_RadiusMod_MtrC));

        /* If: '<S3583>/If' incorporates:
         *  Constant: '<S3554>/Calib'
         *  Constant: '<S3555>/Calib'
         *  Logic: '<S3583>/Logical'
         *  Logic: '<S3583>/Logical2'
         *  Logic: '<S3583>/Logical3'
         */
        if ((!rtb_Merge_hts) &&
                Rte_Prm_HeTSXR_b_OITRTacToMnNActiv_HeTSXR_b_OITRTacToMnNActiv())
        {
            /* Outputs for IfAction SubSystem: '<S3573>/HSCL_3Motor_loader' incorporates:
             *  ActionPort: '<S3584>/Action Port'
             */
            /* Selector: '<S3590>/Ta2Tmx' incorporates:
             *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
             */
            rtb_Merge23 = rtb_VM_Conditional_Signal_VaTSX[0];

            /* Selector: '<S3590>/Tb2Tmx' incorporates:
             *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
             */
            rtb_Merge24 = rtb_VM_Conditional_Signal_VaTSX[6];

            /* Selector: '<S3590>/Tc2Tmx' incorporates:
             *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
             */
            rtb_Merge1_dln = rtb_VM_Conditional_Signal_VaTSX[12];

            /* Selector: '<S3590>/Ti2Tmx' incorporates:
             *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
             */
            rtb_VM_Conditional_Signal_TiCL_ = rtb_VM_Conditional_Signal_VaTSX[18];

            /* Selector: '<S3591>/Ta2Tmx' incorporates:
             *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
             */
            rtb_Merge2_hv = rtb_VM_Conditional_Signal_VaTSX[1];

            /* Selector: '<S3591>/Tb2Tmx' incorporates:
             *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
             */
            rtb_Merge6_k = rtb_VM_Conditional_Signal_VaTSX[7];

            /* Selector: '<S3591>/Tc2Tmx' incorporates:
             *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
             */
            rtb_Merge7_b = rtb_VM_Conditional_Signal_VaTSX[13];

            /* Selector: '<S3591>/Ti2Tmx' incorporates:
             *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
             */
            rtb_TmpSignalConversionAtVeH_b2 = rtb_VM_Conditional_Signal_VaTSX[19];

            /* Selector: '<S3592>/Ta2Tmx' incorporates:
             *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
             */
            rtb_Merge10 = rtb_VM_Conditional_Signal_VaTSX[2];

            /* Selector: '<S3592>/Tb2Tmx' incorporates:
             *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
             */
            rtb_VM_Conditional_Signal_VeM_m = rtb_VM_Conditional_Signal_VaTSX[8];

            /* Selector: '<S3592>/Tc2Tmx' incorporates:
             *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
             */
            rtb_VM_Conditional_Signal_VeM_d = rtb_VM_Conditional_Signal_VaTSX[14];

            /* Selector: '<S3592>/Ti2Tmx' incorporates:
             *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
             */
            rtb_TmpSignalConversionAtVeHS_l = rtb_VM_Conditional_Signal_VaTSX[20];

            /* Selector: '<S3593>/Ta2Tmx' incorporates:
             *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
             */
            rtb_VM_Conditional_Signal_VeH_h = rtb_VM_Conditional_Signal_VaTSX[3];

            /* Selector: '<S3593>/Tb2Tmx' incorporates:
             *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
             */
            rtb_VM_Conditional_Signal_Ve_hr = rtb_VM_Conditional_Signal_VaTSX[9];

            /* Selector: '<S3593>/Tc2Tmx' incorporates:
             *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
             */
            rtb_VM_Conditional_Signal_VeH_m = rtb_VM_Conditional_Signal_VaTSX[15];

            /* Selector: '<S3593>/Ti2Tmx' incorporates:
             *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
             */
            rtb_TmpSignalConversionAtVeHS_a = rtb_VM_Conditional_Signal_VaTSX[21];

            /* Selector: '<S3594>/Ta2Tmx' incorporates:
             *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
             */
            rtb_Ta2Tmx_i = rtb_VM_Conditional_Signal_VaTSX[4];

            /* Selector: '<S3594>/Tb2Tmx' incorporates:
             *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
             */
            rtb_Tb2Tmx_o5 = rtb_VM_Conditional_Signal_VaTSX[10];

            /* Selector: '<S3594>/Tc2Tmx' incorporates:
             *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
             */
            rtb_MinMax3 = rtb_VM_Conditional_Signal_VaTSX[16];

            /* Selector: '<S3594>/Ti2Tmx' incorporates:
             *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
             */
            rtb_Merge21 = rtb_VM_Conditional_Signal_VaTSX[22];

            /* Selector: '<S3595>/Ta2Tmx' incorporates:
             *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
             */
            rtb_Ta2Tmx_pd = rtb_VM_Conditional_Signal_VaTSX[5];

            /* Selector: '<S3595>/Tb2Tmx' incorporates:
             *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
             */
            rtb_MinMax2_m = rtb_VM_Conditional_Signal_VaTSX[11];

            /* Selector: '<S3595>/Tc2Tmx' incorporates:
             *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
             */
            rtb_Tc2Tmx_e = rtb_VM_Conditional_Signal_VaTSX[17];

            /* Selector: '<S3595>/Ti2Tmx' incorporates:
             *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
             */
            rtb_Merge22 = rtb_VM_Conditional_Signal_VaTSX[23];

            /* Selector: '<S3590>/Tmx' incorporates:
             *  Constant: '<S3584>/Constant Value14'
             */
            rtb_TmpSignalConversionAtVeMSPR = rtb_VM_Conditional_Signal_Colum[0];

            /* Selector: '<S3591>/Tmx' */
            rtb_TmpSignalConversionAtVeTITR = rtb_VM_Conditional_Signal_Colum[1];

            /* Selector: '<S3592>/Tmx' */
            rtb_TmpSignalConversionAtVeSC_j = rtb_VM_Conditional_Signal_Colum[2];

            /* Selector: '<S3593>/Tmx' */
            rtb_TmpSignalConversionAtVeS_cf = rtb_VM_Conditional_Signal_Colum[3];

            /* Selector: '<S3594>/Tmx' */
            rtb_TmpSignalConversionAtVeSC_c = rtb_VM_Conditional_Signal_Colum[4];

            /* Selector: '<S3595>/Tmx' */
            rtb_TmpSignalConversionAtVeSC_l = rtb_VM_Conditional_Signal_Colum[5];

            /* Outputs for Atomic SubSystem: '<S3584>/HSCL_SelMN_Tact' */
            /* RelationalOperator: '<S3946>/Comparison2' incorporates:
             *  Abs: '<S3946>/Abs'
             *  Constant: '<S3946>/Constant Value'
             *  Sum: '<S3946>/Sum1'
             */
            rtb_Comparison2_eh = (fabsf(rtb_TmpSignalConversionAtVeOITR -
                                   rtb_TmpSignalConversionAtVeOI_p) < 1.0E-5F);

            /* RelationalOperator: '<S3946>/Comparison1' incorporates:
             *  Abs: '<S3946>/Abs1'
             *  Constant: '<S3946>/Constant Value1'
             *  Sum: '<S3946>/Sum2'
             */
            rtb_Comparison2_pur = (fabsf(rtb_TmpSignalConversionAtVeOI_i -
                                    rtb_TmpSignalConversionAtVeOI_m) < 1.0E-5F);

            /* RelationalOperator: '<S3946>/Comparison3' incorporates:
             *  Abs: '<S3946>/Abs2'
             *  Constant: '<S3946>/Constant Value2'
             *  Sum: '<S3946>/Sum3'
             */
            rtb_NotEqual1_el = (fabsf(rtb_VM_Conditional_Signal_VeMTQ -
                                 rtb_VM_Conditional_Signal_VeM_l) < 1.0E-5F);

            /* SignalConversion generated from: '<S3952>/Selector11' incorporates:
             *  Selector: '<S3595>/Ta2Tmx'
             *  Selector: '<S3595>/Tb2Tmx'
             *  Selector: '<S3595>/Tc2Tmx'
             *  Selector: '<S3595>/Ti2Tmx'
             *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
             */
            rtb_TmpSignalConversionAtSelect[0] =
                rtb_VM_Conditional_Signal_VaTSX[5];
            rtb_TmpSignalConversionAtSelect[1] =
                rtb_VM_Conditional_Signal_VaTSX[11];
            rtb_TmpSignalConversionAtSelect[2] =
                rtb_VM_Conditional_Signal_VaTSX[17];
            rtb_TmpSignalConversionAtSelect[3] =
                rtb_VM_Conditional_Signal_VaTSX[23];

            /* Selector: '<S3952>/Selector5' incorporates:
             *  Selector: '<S3595>/Ta2Tmx'
             *  SignalConversion generated from: '<S3952>/Selector11'
             *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
             */
            rtb_Selector5 = rtb_VM_Conditional_Signal_VaTSX[5];

            /* SignalConversion generated from: '<S3952>/Selector10' incorporates:
             *  Selector: '<S3594>/Ta2Tmx'
             *  Selector: '<S3594>/Tb2Tmx'
             *  Selector: '<S3594>/Tc2Tmx'
             *  Selector: '<S3594>/Ti2Tmx'
             *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
             */
            rtb_TmpSignalConversionAtSele_g[0] =
                rtb_VM_Conditional_Signal_VaTSX[4];
            rtb_TmpSignalConversionAtSele_g[1] =
                rtb_VM_Conditional_Signal_VaTSX[10];
            rtb_TmpSignalConversionAtSele_g[2] =
                rtb_VM_Conditional_Signal_VaTSX[16];
            rtb_TmpSignalConversionAtSele_g[3] =
                rtb_VM_Conditional_Signal_VaTSX[22];

            /* Selector: '<S3952>/Selector4' incorporates:
             *  Selector: '<S3594>/Ta2Tmx'
             *  SignalConversion generated from: '<S3952>/Selector10'
             *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
             */
            rtb_Selector4 = rtb_VM_Conditional_Signal_VaTSX[4];

            /* SignalConversion generated from: '<S3952>/Selector17' incorporates:
             *  Selector: '<S3593>/Ta2Tmx'
             *  Selector: '<S3593>/Tb2Tmx'
             *  Selector: '<S3593>/Tc2Tmx'
             *  Selector: '<S3593>/Ti2Tmx'
             *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
             */
            rtb_TmpSignalConversionAtSel_a5[0] =
                rtb_VM_Conditional_Signal_VaTSX[3];
            rtb_TmpSignalConversionAtSel_a5[1] =
                rtb_VM_Conditional_Signal_VaTSX[9];
            rtb_TmpSignalConversionAtSel_a5[2] =
                rtb_VM_Conditional_Signal_VaTSX[15];
            rtb_TmpSignalConversionAtSel_a5[3] =
                rtb_VM_Conditional_Signal_VaTSX[21];

            /* Selector: '<S3952>/Selector3' incorporates:
             *  Selector: '<S3593>/Ta2Tmx'
             *  SignalConversion generated from: '<S3952>/Selector17'
             *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
             */
            rtb_Selector3 = rtb_VM_Conditional_Signal_VaTSX[3];

            /* SignalConversion generated from: '<S3952>/Selector16' incorporates:
             *  Selector: '<S3592>/Ta2Tmx'
             *  Selector: '<S3592>/Tb2Tmx'
             *  Selector: '<S3592>/Tc2Tmx'
             *  Selector: '<S3592>/Ti2Tmx'
             *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
             */
            rtb_TmpSignalConversionAtSel_md[0] =
                rtb_VM_Conditional_Signal_VaTSX[2];
            rtb_TmpSignalConversionAtSel_md[1] =
                rtb_VM_Conditional_Signal_VaTSX[8];
            rtb_TmpSignalConversionAtSel_md[2] =
                rtb_VM_Conditional_Signal_VaTSX[14];
            rtb_TmpSignalConversionAtSel_md[3] =
                rtb_VM_Conditional_Signal_VaTSX[20];

            /* Selector: '<S3952>/Selector2' incorporates:
             *  Selector: '<S3592>/Ta2Tmx'
             *  SignalConversion generated from: '<S3952>/Selector16'
             *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
             */
            rtb_Selector2 = rtb_VM_Conditional_Signal_VaTSX[2];

            /* SignalConversion generated from: '<S3952>/Selector1' incorporates:
             *  Selector: '<S3591>/Ta2Tmx'
             *  Selector: '<S3591>/Tb2Tmx'
             *  Selector: '<S3591>/Tc2Tmx'
             *  Selector: '<S3591>/Ti2Tmx'
             *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
             */
            rtb_TmpSignalConversionAtSel_jx[0] =
                rtb_VM_Conditional_Signal_VaTSX[1];
            rtb_TmpSignalConversionAtSel_jx[1] =
                rtb_VM_Conditional_Signal_VaTSX[7];
            rtb_TmpSignalConversionAtSel_jx[2] =
                rtb_VM_Conditional_Signal_VaTSX[13];
            rtb_TmpSignalConversionAtSel_jx[3] =
                rtb_VM_Conditional_Signal_VaTSX[19];

            /* Selector: '<S3952>/Selector1' incorporates:
             *  Selector: '<S3591>/Ta2Tmx'
             *  SignalConversion generated from: '<S3952>/Selector1'
             *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
             */
            rtb_Selector1 = rtb_VM_Conditional_Signal_VaTSX[1];

            /* SignalConversion generated from: '<S3952>/Selector' incorporates:
             *  Selector: '<S3590>/Ta2Tmx'
             *  Selector: '<S3590>/Tb2Tmx'
             *  Selector: '<S3590>/Tc2Tmx'
             *  Selector: '<S3590>/Ti2Tmx'
             *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
             */
            rtb_TmpSignalConversionAtSel_np[0] =
                rtb_VM_Conditional_Signal_VaTSX[0];
            rtb_TmpSignalConversionAtSel_np[1] =
                rtb_VM_Conditional_Signal_VaTSX[6];
            rtb_TmpSignalConversionAtSel_np[2] =
                rtb_VM_Conditional_Signal_VaTSX[12];
            rtb_TmpSignalConversionAtSel_np[3] =
                rtb_VM_Conditional_Signal_VaTSX[18];

            /* SignalConversion generated from: '<S3952>/Selector11' */
            for (i = 0; i < 3; i++)
            {
                /* SignalConversion generated from: '<S3952>/Selector11' */
                rtb_TmpSignalConversionAtSelect[i + 4] =
                    rtb_VM_Conditional_Signal_MU_eu[i];

                /* SignalConversion generated from: '<S3952>/Selector10' */
                rtb_TmpSignalConversionAtSele_g[i + 4] =
                    rtb_VM_Conditional_Signal_MUX_m[i];

                /* SignalConversion generated from: '<S3952>/Selector17' */
                rtb_TmpSignalConversionAtSel_a5[i + 4] =
                    rtb_VM_Conditional_Signal_MUX_k[i];

                /* SignalConversion generated from: '<S3952>/Selector16' */
                rtb_TmpSignalConversionAtSel_md[i + 4] =
                    rtb_VM_Conditional_Signal_MUX_e[i];

                /* SignalConversion generated from: '<S3952>/Selector1' */
                rtb_TmpSignalConversionAtSel_jx[i + 4] =
                    rtb_VM_Conditional_Signal_MUX_j[i];

                /* SignalConversion generated from: '<S3952>/Selector' */
                rtb_TmpSignalConversionAtSel_np[i + 4] =
                    rtb_VM_Conditional_Signal_MUX_o[i];
            }

            /* Selector: '<S3952>/Selector' incorporates:
             *  Constant: '<S3952>/Constant Value'
             */
            rtb_Selector = rtb_TmpSignalConversionAtSel_np[0];

            /* Selector: '<S3952>/Selector11' incorporates:
             *  Constant: '<S3952>/Constant Value11'
             */
            rtb_Selector11 = rtb_TmpSignalConversionAtSelect[1];

            /* Selector: '<S3952>/Selector10' incorporates:
             *  Constant: '<S3952>/Constant Value10'
             */
            rtb_Selector10 = rtb_TmpSignalConversionAtSele_g[1];

            /* Selector: '<S3952>/Selector9' incorporates:
             *  Constant: '<S3952>/Constant Value9'
             */
            rtb_Selector9 = rtb_TmpSignalConversionAtSel_a5[1];

            /* Selector: '<S3952>/Selector8' incorporates:
             *  Constant: '<S3952>/Constant Value8'
             */
            rtb_Selector8 = rtb_TmpSignalConversionAtSel_md[1];

            /* Selector: '<S3952>/Selector7' incorporates:
             *  Constant: '<S3952>/Constant Value7'
             */
            rtb_Selector7 = rtb_TmpSignalConversionAtSel_jx[1];

            /* Selector: '<S3952>/Selector6' incorporates:
             *  Constant: '<S3952>/Constant Value6'
             */
            rtb_Selector6 = rtb_TmpSignalConversionAtSel_np[1];

            /* Selector: '<S3952>/Selector13' incorporates:
             *  Constant: '<S3952>/Constant Value17'
             */
            rtb_Selector13 = rtb_TmpSignalConversionAtSelect[2];

            /* Selector: '<S3952>/Selector12' incorporates:
             *  Constant: '<S3952>/Constant Value16'
             */
            rtb_Selector12 = rtb_TmpSignalConversionAtSele_g[2];

            /* Selector: '<S3952>/Selector17' incorporates:
             *  Constant: '<S3952>/Constant Value15'
             */
            rtb_Selector17 = rtb_TmpSignalConversionAtSel_a5[2];

            /* Selector: '<S3952>/Selector16' incorporates:
             *  Constant: '<S3952>/Constant Value13'
             */
            rtb_Selector16 = rtb_TmpSignalConversionAtSel_md[2];

            /* Selector: '<S3952>/Selector15' incorporates:
             *  Constant: '<S3952>/Constant Value12'
             */
            rtb_Selector15 = rtb_TmpSignalConversionAtSel_jx[2];

            /* Selector: '<S3952>/Selector14' incorporates:
             *  Constant: '<S3952>/Constant Value14'
             */
            rtb_Selector14 = rtb_TmpSignalConversionAtSel_np[2];

            /* Selector: '<S3946>/Selector' incorporates:
             *  Constant: '<S3946>/Constant Value3'
             *  VariantMerge generated from: '<S18>/VaTSXR_e_OITRTacToConstrnPrfrdComb'
             */
            rtb_Selector_h = rtb_VM_Conditional_Signal_VaT_h[0];

            /* Selector: '<S3946>/Selector1' incorporates:
             *  Constant: '<S3946>/Constant Value4'
             *  VariantMerge generated from: '<S18>/VaTSXR_e_OITRTacToConstrnPrfrdComb'
             */
            rtb_Selector1_da = rtb_VM_Conditional_Signal_VaT_h[1];

            /* Selector: '<S3946>/Selector2' incorporates:
             *  Constant: '<S3946>/Constant Value5'
             *  VariantMerge generated from: '<S18>/VaTSXR_e_OITRTacToConstrnPrfrdComb'
             */
            rtb_Selector2_co = rtb_VM_Conditional_Signal_VaT_h[2];

            /* If: '<S3946>/If' incorporates:
             *  Logic: '<S3946>/Logical1'
             */
            if ((rtb_Comparison2_eh || rtb_Comparison2_pur) || rtb_NotEqual1_el)
            {
                /* Outputs for IfAction SubSystem: '<S3946>/HSCL_MtrLimMN' incorporates:
                 *  ActionPort: '<S4176>/Action Port'
                 */
                /* If: '<S4176>/If' */
                if (rtb_Comparison2_eh)
                {
                    /* Outputs for IfAction SubSystem: '<S4176>/Ta_Collapsed' incorporates:
                     *  ActionPort: '<S4179>/Action Port'
                     */
                    /* If: '<S4179>/If' incorporates:
                     *  Constant: '<S4183>/Constant'
                     *  Constant: '<S4184>/Constant'
                     *  RelationalOperator: '<S4179>/Comparison1'
                     *  RelationalOperator: '<S4179>/Comparison4'
                     *  Selector: '<S3946>/Selector'
                     */
                    if (((uint32)rtb_Selector_h) == CeTSXR_e_TatoTb)
                    {
                        /* Outputs for IfAction SubSystem: '<S4179>/TSXRTaToTb' incorporates:
                         *  ActionPort: '<S4185>/Action Port'
                         */
                        /* Merge: '<S3946>/Merge' incorporates:
                         *  Constant: '<S4185>/Constant Value'
                         *  SignalConversion generated from: '<S4185>/M'
                         */
                        rtb_Merge_mn = 0.0F;

                        /* Merge: '<S3946>/Merge1' incorporates:
                         *  Inport: '<S4185>/TExtreme'
                         */
                        rtb_Merge1_mn = rtb_TmpSignalConversionAtVeOITR;

                        /* Merge: '<S3946>/Merge2' incorporates:
                         *  Constant: '<S4188>/Constant'
                         *  SignalConversion generated from: '<S4185>/CombMode'
                         */
                        rtb_Selector_h = CeTSXR_e_TatoTb;

                        /* End of Outputs for SubSystem: '<S4179>/TSXRTaToTb' */
                    }
                    else if (((uint32)rtb_Selector_h) == CeTSXR_e_TatoTc)
                    {
                        /* Outputs for IfAction SubSystem: '<S4179>/TSXRTaToTc' incorporates:
                         *  ActionPort: '<S4186>/Action Port'
                         */
                        VDDR_ac_TSXRTaToTc(rtb_TmpSignalConversionAtVeOITR,
                                           &rtb_Merge_mn, &rtb_Merge1_mn,
                                           &rtb_Selector_h);

                        /* End of Outputs for SubSystem: '<S4179>/TSXRTaToTc' */
                    }
                    else
                    {
                        /* Outputs for IfAction SubSystem: '<S4179>/ELSE' incorporates:
                         *  ActionPort: '<S4182>/Action Port'
                         */
                        VDDR_ac_TSXRTaToTc(rtb_TmpSignalConversionAtVeOITR,
                                           &rtb_Merge_mn, &rtb_Merge1_mn,
                                           &rtb_Selector_h);

                        /* End of Outputs for SubSystem: '<S4179>/ELSE' */
                    }

                    /* End of If: '<S4179>/If' */

                    /* Merge: '<S3946>/Merge3' incorporates:
                     *  Constant: '<S4179>/TRUE Constant'
                     *  SignalConversion generated from: '<S4179>/PreDetMN'
                     */
                    rtb_Merge_hts = true;

                    /* End of Outputs for SubSystem: '<S4176>/Ta_Collapsed' */
                    /* Switch: '<S4176>/Switch' incorporates:
                     *  Constant: '<S4176>/Constant Value'
                     *  Merge: '<S3946>/Merge4'
                     */
                    rtb_Merge_ex = 1U;
                }
                else if (rtb_Comparison2_pur)
                {
                    /* Outputs for IfAction SubSystem: '<S4176>/Tb_Collapsed' incorporates:
                     *  ActionPort: '<S4180>/Action Port'
                     */
                    /* If: '<S4180>/If' incorporates:
                     *  Constant: '<S4191>/Constant'
                     *  Constant: '<S4192>/Constant'
                     *  RelationalOperator: '<S4180>/Comparison1'
                     *  RelationalOperator: '<S4180>/Comparison4'
                     *  Selector: '<S3946>/Selector1'
                     */
                    if (((uint32)rtb_Selector1_da) == CeTSXR_e_TbtoTa)
                    {
                        /* Outputs for IfAction SubSystem: '<S4180>/TSXRTbToTa' incorporates:
                         *  ActionPort: '<S4193>/Action Port'
                         */
                        /* Merge: '<S3946>/Merge' incorporates:
                         *  Constant: '<S4193>/Constant Value'
                         *  SignalConversion generated from: '<S4193>/M'
                         */
                        rtb_Merge_mn = 0.0F;

                        /* Merge: '<S3946>/Merge1' incorporates:
                         *  Inport: '<S4193>/TExtreme'
                         */
                        rtb_Merge1_mn = rtb_TmpSignalConversionAtVeOI_i;

                        /* Merge: '<S3946>/Merge2' incorporates:
                         *  Constant: '<S4196>/Constant'
                         *  SignalConversion generated from: '<S4193>/CombMode'
                         */
                        rtb_Selector_h = CeTSXR_e_TbtoTa;

                        /* End of Outputs for SubSystem: '<S4180>/TSXRTbToTa' */
                    }
                    else if (((uint32)rtb_Selector1_da) == CeTSXR_e_TbtoTc)
                    {
                        /* Outputs for IfAction SubSystem: '<S4180>/TSXRTbToTc' incorporates:
                         *  ActionPort: '<S4194>/Action Port'
                         */
                        VDDR_ac_TSXRTbToTc(rtb_TmpSignalConversionAtVeOI_i,
                                           &rtb_Merge_mn, &rtb_Merge1_mn,
                                           &rtb_Selector_h);

                        /* End of Outputs for SubSystem: '<S4180>/TSXRTbToTc' */
                    }
                    else
                    {
                        /* Outputs for IfAction SubSystem: '<S4180>/ELSE' incorporates:
                         *  ActionPort: '<S4190>/Action Port'
                         */
                        VDDR_ac_TSXRTbToTc(rtb_TmpSignalConversionAtVeOI_i,
                                           &rtb_Merge_mn, &rtb_Merge1_mn,
                                           &rtb_Selector_h);

                        /* End of Outputs for SubSystem: '<S4180>/ELSE' */
                    }

                    /* End of If: '<S4180>/If' */

                    /* Merge: '<S3946>/Merge3' incorporates:
                     *  Constant: '<S4180>/TRUE Constant'
                     *  SignalConversion generated from: '<S4180>/PreDetMN'
                     */
                    rtb_Merge_hts = true;

                    /* End of Outputs for SubSystem: '<S4176>/Tb_Collapsed' */
                    /* Switch: '<S4176>/Switch' incorporates:
                     *  Constant: '<S4176>/Constant Value'
                     *  Merge: '<S3946>/Merge4'
                     */
                    rtb_Merge_ex = 1U;
                }
                else if (rtb_NotEqual1_el)
                {
                    /* Outputs for IfAction SubSystem: '<S4176>/Tc_Collapsed' incorporates:
                     *  ActionPort: '<S4181>/Action Port'
                     */
                    /* If: '<S4181>/If' incorporates:
                     *  Constant: '<S4199>/Constant'
                     *  Constant: '<S4200>/Constant'
                     *  RelationalOperator: '<S4181>/Comparison1'
                     *  RelationalOperator: '<S4181>/Comparison4'
                     */
                    if (((uint32)rtb_Selector2_co) == CeTSXR_e_TctoTa)
                    {
                        /* Outputs for IfAction SubSystem: '<S4181>/TSXRTcToTa' incorporates:
                         *  ActionPort: '<S4201>/Action Port'
                         */
                        /* Merge: '<S3946>/Merge' incorporates:
                         *  Constant: '<S4201>/Constant Value'
                         *  SignalConversion generated from: '<S4201>/M'
                         */
                        rtb_Merge_mn = 0.0F;

                        /* Merge: '<S3946>/Merge1' incorporates:
                         *  Inport: '<S4201>/TExtreme'
                         */
                        rtb_Merge1_mn = rtb_VM_Conditional_Signal_VeMTQ;

                        /* Merge: '<S3946>/Merge2' incorporates:
                         *  Constant: '<S4204>/Constant'
                         *  SignalConversion generated from: '<S4201>/CombMode'
                         */
                        rtb_Selector_h = CeTSXR_e_TctoTa;

                        /* End of Outputs for SubSystem: '<S4181>/TSXRTcToTa' */
                    }
                    else if (((uint32)rtb_Selector2_co) == CeTSXR_e_TctoTb)
                    {
                        /* Outputs for IfAction SubSystem: '<S4181>/TSXRTcToTb' incorporates:
                         *  ActionPort: '<S4202>/Action Port'
                         */
                        VDDR_ac_TSXRTcToTb(rtb_VM_Conditional_Signal_VeMTQ,
                                           &rtb_Merge_mn, &rtb_Merge1_mn,
                                           &rtb_Selector_h);

                        /* End of Outputs for SubSystem: '<S4181>/TSXRTcToTb' */
                    }
                    else
                    {
                        /* Outputs for IfAction SubSystem: '<S4181>/ELSE' incorporates:
                         *  ActionPort: '<S4198>/Action Port'
                         */
                        VDDR_ac_TSXRTcToTb(rtb_VM_Conditional_Signal_VeMTQ,
                                           &rtb_Merge_mn, &rtb_Merge1_mn,
                                           &rtb_Selector_h);

                        /* End of Outputs for SubSystem: '<S4181>/ELSE' */
                    }

                    /* End of If: '<S4181>/If' */

                    /* Merge: '<S3946>/Merge3' incorporates:
                     *  Constant: '<S4181>/TRUE Constant'
                     *  SignalConversion generated from: '<S4181>/PreDetMN'
                     */
                    rtb_Merge_hts = true;

                    /* End of Outputs for SubSystem: '<S4176>/Tc_Collapsed' */
                    /* Switch: '<S4176>/Switch' incorporates:
                     *  Constant: '<S4176>/Constant Value'
                     *  Merge: '<S3946>/Merge4'
                     */
                    rtb_Merge_ex = 1U;
                }
                else
                {
                    /* Outputs for IfAction SubSystem: '<S4176>/ELSE' incorporates:
                     *  ActionPort: '<S4178>/Action Port'
                     */
                    /* Merge: '<S3946>/Merge' incorporates:
                     *  Constant: '<S4178>/Constant Value1'
                     *  SignalConversion generated from: '<S4178>/M'
                     */
                    rtb_Merge_mn = 0.0F;

                    /* Merge: '<S3946>/Merge1' incorporates:
                     *  Constant: '<S4178>/Constant Value'
                     *  SignalConversion generated from: '<S4178>/N'
                     */
                    rtb_Merge1_mn = 0.0F;

                    /* Merge: '<S3946>/Merge2' incorporates:
                     *  Constant: '<S3946>/Constant Value6'
                     *  Inport: '<S4178>/TSXRCombELSE'
                     *  Selector: '<S3946>/Selector3'
                     *  VariantMerge generated from: '<S18>/VaTSXR_e_OITRTacToConstrnPrfrdComb'
                     */
                    rtb_Selector_h = rtb_VM_Conditional_Signal_VaT_h[8];

                    /* End of Outputs for SubSystem: '<S4176>/ELSE' */

                    /* Merge: '<S3946>/Merge4' incorporates:
                     *  Constant: '<S4176>/Constant Value1'
                     *  Switch: '<S4176>/Switch'
                     */
                    rtb_Merge_ex = 66U;
                }

                /* End of If: '<S4176>/If' */
                for (i = 0; i < 6; i++)
                {
                    /* Merge: '<S3946>/Merge5' incorporates:
                     *  Inport: '<S4176>/TSXRIntBool'
                     */
                    rtb_TmpSignalConversionAtVaTS_e[i] =
                        rtb_TmpSignalConversionAtVaTS_k[i];
                }

                /* End of Outputs for SubSystem: '<S3946>/HSCL_MtrLimMN' */
            }
            else
            {
                /* Outputs for IfAction SubSystem: '<S3946>/OpenMtrLims' incorporates:
                 *  ActionPort: '<S4177>/Action Port'
                 */
                /* SignalConversion generated from: '<S4177>/Selector2' incorporates:
                 *  Constant: '<S3952>/Constant Value'
                 *  Constant: '<S3952>/Constant Value1'
                 *  Constant: '<S3952>/Constant Value2'
                 *  Constant: '<S3952>/Constant Value3'
                 *  Constant: '<S3952>/Constant Value4'
                 *  Constant: '<S3952>/Constant Value5'
                 *  Selector: '<S3952>/Selector'
                 *  Selector: '<S3952>/Selector1'
                 *  Selector: '<S3952>/Selector2'
                 *  Selector: '<S3952>/Selector3'
                 *  Selector: '<S3952>/Selector4'
                 *  Selector: '<S3952>/Selector5'
                 */
                rtb_TmpSignalConversionAtSele_0[0] =
                    rtb_TmpSignalConversionAtSel_np[0];
                rtb_TmpSignalConversionAtSele_0[1] =
                    rtb_TmpSignalConversionAtSel_jx[0];
                rtb_TmpSignalConversionAtSele_0[2] =
                    rtb_TmpSignalConversionAtSel_md[0];
                rtb_TmpSignalConversionAtSele_0[3] =
                    rtb_TmpSignalConversionAtSel_a5[0];
                rtb_TmpSignalConversionAtSele_0[4] =
                    rtb_TmpSignalConversionAtSele_g[0];
                rtb_TmpSignalConversionAtSele_0[5] =
                    rtb_TmpSignalConversionAtSelect[0];
                for (i = 0; i < 5; i++)
                {
                    /* Selector: '<S4177>/Selector2' incorporates:
                     *  Constant: '<S4177>/Constant Value2'
                     */
                    rtb_Selector2_o[i] =
                        rtb_TmpSignalConversionAtSele_0[VDDR_ac_ConstP.pooled94[i]];
                }

                /* SignalConversion generated from: '<S4177>/Selector3' incorporates:
                 *  Constant: '<S3952>/Constant Value10'
                 *  Constant: '<S3952>/Constant Value11'
                 *  Constant: '<S3952>/Constant Value6'
                 *  Constant: '<S3952>/Constant Value7'
                 *  Constant: '<S3952>/Constant Value8'
                 *  Constant: '<S3952>/Constant Value9'
                 *  Selector: '<S3952>/Selector10'
                 *  Selector: '<S3952>/Selector11'
                 *  Selector: '<S3952>/Selector6'
                 *  Selector: '<S3952>/Selector7'
                 *  Selector: '<S3952>/Selector8'
                 *  Selector: '<S3952>/Selector9'
                 */
                rtb_TmpSignalConversionAtSele_0[0] =
                    rtb_TmpSignalConversionAtSel_np[1];
                rtb_TmpSignalConversionAtSele_0[1] =
                    rtb_TmpSignalConversionAtSel_jx[1];
                rtb_TmpSignalConversionAtSele_0[2] =
                    rtb_TmpSignalConversionAtSel_md[1];
                rtb_TmpSignalConversionAtSele_0[3] =
                    rtb_TmpSignalConversionAtSel_a5[1];
                rtb_TmpSignalConversionAtSele_0[4] =
                    rtb_TmpSignalConversionAtSele_g[1];
                rtb_TmpSignalConversionAtSele_0[5] =
                    rtb_TmpSignalConversionAtSelect[1];
                for (i = 0; i < 5; i++)
                {
                    /* Selector: '<S4177>/Selector3' incorporates:
                     *  Constant: '<S4177>/Constant Value3'
                     */
                    rtb_Selector3_d[i] =
                        rtb_TmpSignalConversionAtSele_0[VDDR_ac_ConstP.pooled94[i]];
                }

                /* SignalConversion generated from: '<S4177>/Selector4' incorporates:
                 *  Constant: '<S3952>/Constant Value12'
                 *  Constant: '<S3952>/Constant Value13'
                 *  Constant: '<S3952>/Constant Value14'
                 *  Constant: '<S3952>/Constant Value15'
                 *  Constant: '<S3952>/Constant Value16'
                 *  Constant: '<S3952>/Constant Value17'
                 *  Selector: '<S3952>/Selector12'
                 *  Selector: '<S3952>/Selector13'
                 *  Selector: '<S3952>/Selector14'
                 *  Selector: '<S3952>/Selector15'
                 *  Selector: '<S3952>/Selector16'
                 *  Selector: '<S3952>/Selector17'
                 */
                rtb_TmpSignalConversionAtSele_0[0] =
                    rtb_TmpSignalConversionAtSel_np[2];
                rtb_TmpSignalConversionAtSele_0[1] =
                    rtb_TmpSignalConversionAtSel_jx[2];
                rtb_TmpSignalConversionAtSele_0[2] =
                    rtb_TmpSignalConversionAtSel_md[2];
                rtb_TmpSignalConversionAtSele_0[3] =
                    rtb_TmpSignalConversionAtSel_a5[2];
                rtb_TmpSignalConversionAtSele_0[4] =
                    rtb_TmpSignalConversionAtSele_g[2];
                rtb_TmpSignalConversionAtSele_0[5] =
                    rtb_TmpSignalConversionAtSelect[2];
                for (i = 0; i < 5; i++)
                {
                    /* Selector: '<S4177>/Selector4' incorporates:
                     *  Constant: '<S4177>/Constant Value4'
                     */
                    rtb_Selector4_b[i] =
                        rtb_TmpSignalConversionAtSele_0[VDDR_ac_ConstP.pooled94[i]];
                }

                /* SignalConversion generated from: '<S4177>/Selector39' incorporates:
                 *  Constant: '<S3952>/Constant Value30'
                 *  Constant: '<S3952>/Constant Value31'
                 *  Constant: '<S3952>/Constant Value32'
                 *  Constant: '<S3952>/Constant Value33'
                 *  Constant: '<S3952>/Constant Value34'
                 *  Constant: '<S3952>/Constant Value35'
                 *  Selector: '<S3952>/Selector24'
                 *  Selector: '<S3952>/Selector25'
                 *  Selector: '<S3952>/Selector27'
                 *  Selector: '<S3952>/Selector28'
                 *  Selector: '<S3952>/Selector29'
                 *  Selector: '<S3952>/Selector33'
                 */
                rtb_TmpSignalConversionAtSele_0[0] =
                    rtb_TmpSignalConversionAtSel_np[3];
                rtb_TmpSignalConversionAtSele_0[1] =
                    rtb_TmpSignalConversionAtSel_jx[3];
                rtb_TmpSignalConversionAtSele_0[2] =
                    rtb_TmpSignalConversionAtSel_md[3];
                rtb_TmpSignalConversionAtSele_0[3] =
                    rtb_TmpSignalConversionAtSel_a5[3];
                rtb_TmpSignalConversionAtSele_0[4] =
                    rtb_TmpSignalConversionAtSele_g[3];
                rtb_TmpSignalConversionAtSele_0[5] =
                    rtb_TmpSignalConversionAtSelect[3];
                for (i = 0; i < 5; i++)
                {
                    /* Selector: '<S4177>/Selector39' incorporates:
                     *  Constant: '<S4177>/Constant Value44'
                     */
                    rtb_Selector39[i] =
                        rtb_TmpSignalConversionAtSele_0[VDDR_ac_ConstP.pooled94[i]];
                }

                /* SignalConversion generated from: '<S4177>/Selector5' incorporates:
                 *  Constant: '<S3952>/Constant Value18'
                 *  Constant: '<S3952>/Constant Value19'
                 *  Constant: '<S3952>/Constant Value20'
                 *  Constant: '<S3952>/Constant Value21'
                 *  Constant: '<S3952>/Constant Value22'
                 *  Constant: '<S3952>/Constant Value23'
                 *  Selector: '<S3952>/Selector20'
                 *  Selector: '<S3952>/Selector26'
                 *  Selector: '<S3952>/Selector30'
                 *  Selector: '<S3952>/Selector31'
                 *  Selector: '<S3952>/Selector32'
                 */
                rtb_TmpSignalConversionAtSele_0[0] = -999999.0F;
                rtb_TmpSignalConversionAtSele_0[1] =
                    rtb_TmpSignalConversionAtSel_jx[4];
                rtb_TmpSignalConversionAtSele_0[2] =
                    rtb_TmpSignalConversionAtSel_md[4];
                rtb_TmpSignalConversionAtSele_0[3] =
                    rtb_TmpSignalConversionAtSel_a5[4];
                rtb_TmpSignalConversionAtSele_0[4] =
                    rtb_TmpSignalConversionAtSele_g[4];
                rtb_TmpSignalConversionAtSele_0[5] =
                    rtb_TmpSignalConversionAtSelect[4];
                for (i = 0; i < 5; i++)
                {
                    /* Selector: '<S4177>/Selector5' incorporates:
                     *  Constant: '<S4177>/Constant Value5'
                     */
                    rtb_Selector5_l[i] =
                        rtb_TmpSignalConversionAtSele_0[VDDR_ac_ConstP.pooled94[i]];
                }

                /* SignalConversion generated from: '<S4177>/Selector6' incorporates:
                 *  Constant: '<S3952>/Constant Value24'
                 *  Constant: '<S3952>/Constant Value25'
                 *  Constant: '<S3952>/Constant Value26'
                 *  Constant: '<S3952>/Constant Value27'
                 *  Constant: '<S3952>/Constant Value28'
                 *  Constant: '<S3952>/Constant Value29'
                 *  Selector: '<S3952>/Selector18'
                 *  Selector: '<S3952>/Selector19'
                 *  Selector: '<S3952>/Selector21'
                 *  Selector: '<S3952>/Selector22'
                 *  Selector: '<S3952>/Selector23'
                 */
                rtb_TmpSignalConversionAtSele_0[0] = 999999.0F;
                rtb_TmpSignalConversionAtSele_0[1] =
                    rtb_TmpSignalConversionAtSel_jx[5];
                rtb_TmpSignalConversionAtSele_0[2] =
                    rtb_TmpSignalConversionAtSel_md[5];
                rtb_TmpSignalConversionAtSele_0[3] =
                    rtb_TmpSignalConversionAtSel_a5[5];
                rtb_TmpSignalConversionAtSele_0[4] =
                    rtb_TmpSignalConversionAtSele_g[5];
                rtb_TmpSignalConversionAtSele_0[5] =
                    rtb_TmpSignalConversionAtSelect[5];
                for (i = 0; i < 5; i++)
                {
                    /* Selector: '<S4177>/Selector6' incorporates:
                     *  Constant: '<S4177>/Constant Value6'
                     */
                    rtb_Selector6_e[i] =
                        rtb_TmpSignalConversionAtSele_0[VDDR_ac_ConstP.pooled94[i]];
                }

                /* SignalConversion generated from: '<S4177>/Selector' incorporates:
                 *  Constant: '<S3584>/Constant Value14'
                 *  Selector: '<S3590>/Tmx'
                 *  Selector: '<S3591>/Tmx'
                 *  Selector: '<S3592>/Tmx'
                 *  Selector: '<S3593>/Tmx'
                 *  Selector: '<S3594>/Tmx'
                 *  Selector: '<S3595>/Tmx'
                 */
                rtb_TmpSignalConversionAtSele_0[0] =
                    rtb_VM_Conditional_Signal_Colum[0];
                rtb_TmpSignalConversionAtSele_0[1] =
                    rtb_VM_Conditional_Signal_Colum[1];
                rtb_TmpSignalConversionAtSele_0[2] =
                    rtb_VM_Conditional_Signal_Colum[2];
                rtb_TmpSignalConversionAtSele_0[3] =
                    rtb_VM_Conditional_Signal_Colum[3];
                rtb_TmpSignalConversionAtSele_0[4] =
                    rtb_VM_Conditional_Signal_Colum[4];
                rtb_TmpSignalConversionAtSele_0[5] =
                    rtb_VM_Conditional_Signal_Colum[5];
                for (i = 0; i < 5; i++)
                {
                    /* Selector: '<S4177>/Selector' incorporates:
                     *  Constant: '<S4177>/Constant Value'
                     */
                    rtb_Selector_e[i] = rtb_TmpSignalConversionAtSele_0[(sint32)
                        VDDR_ac_ConstP.ConstantValue_Value[i]];
                }

                for (i = 0; i < 6; i++)
                {
                    /* Selector: '<S4177>/Selector7' incorporates:
                     *  Constant: '<S4177>/Constant Value7'
                     *  VariantMerge generated from: '<S18>/VaTSXR_e_OITRTacToConstrnPrfrdComb'
                     */
                    rtb_TmpSignalConversionAtVaTS_d[i] =
                        (TeTSXR_e_TorqMatrixVars)
                        rtb_VM_Conditional_Signal_VaT_h[(sint32)
                        VDDR_ac_ConstP.ConstantValue7_Value[i]];
                }

                /* If: '<S4206>/If' incorporates:
                 *  Constant: '<S4177>/Constant Value10'
                 *  Constant: '<S4177>/Constant Value11'
                 *  Constant: '<S4177>/Constant Value12'
                 *  Constant: '<S4177>/Constant Value13'
                 *  Constant: '<S4177>/Constant Value45'
                 *  Constant: '<S4177>/Constant Value8'
                 *  Constant: '<S4177>/Constant Value9'
                 *  Selector: '<S4177>/Selector1'
                 *  Selector: '<S4177>/Selector10'
                 *  Selector: '<S4177>/Selector11'
                 *  Selector: '<S4177>/Selector12'
                 *  Selector: '<S4177>/Selector34'
                 *  Selector: '<S4177>/Selector40'
                 *  Selector: '<S4177>/Selector8'
                 *  Selector: '<S4177>/Selector9'
                 */
                if (rtb_TmpSignalConversionAtVaTS_k[1])
                {
                    /* Outputs for IfAction SubSystem: '<S4206>/EvalMN' incorporates:
                     *  ActionPort: '<S4213>/Action Port'
                     */
                    VDDR_ac_EvalMN(rtb_Selector2_o[0], rtb_Selector3_d[0],
                                   rtb_Selector4_b[0], rtb_Selector39[0],
                                   rtb_Selector5_l[0], rtb_Selector6_e[0],
                                   rtb_Selector_e, 0,
                                   rtb_TmpSignalConversionAtVaTS_d,
                                   &rtb_Merge_jo, &rtb_Merge1_hy,
                                   &rtb_Selector1_da, &rtb_Merge_hts);

                    /* End of Outputs for SubSystem: '<S4206>/EvalMN' */
                }
                else
                {
                    /* Outputs for IfAction SubSystem: '<S4206>/ELSE' incorporates:
                     *  ActionPort: '<S4212>/Action Port'
                     */
                    VDDR_ac_ELSE_a(rtb_TmpSignalConversionAtVaTS_d,
                                   &rtb_Merge_jo, &rtb_Merge1_hy,
                                   &rtb_Selector1_da, &rtb_Merge_hts);

                    /* End of Outputs for SubSystem: '<S4206>/ELSE' */
                }

                /* End of If: '<S4206>/If' */

                /* If: '<S4207>/If' incorporates:
                 *  Constant: '<S4177>/Constant Value14'
                 *  Constant: '<S4177>/Constant Value15'
                 *  Constant: '<S4177>/Constant Value16'
                 *  Constant: '<S4177>/Constant Value17'
                 *  Constant: '<S4177>/Constant Value19'
                 *  Constant: '<S4177>/Constant Value20'
                 *  Constant: '<S4177>/Constant Value21'
                 *  Logic: '<S4207>/Logical'
                 *  Logic: '<S4207>/Logical2'
                 *  Selector: '<S4177>/Selector1'
                 *  Selector: '<S4177>/Selector13'
                 *  Selector: '<S4177>/Selector14'
                 *  Selector: '<S4177>/Selector15'
                 *  Selector: '<S4177>/Selector16'
                 *  Selector: '<S4177>/Selector17'
                 *  Selector: '<S4177>/Selector18'
                 *  Selector: '<S4177>/Selector19'
                 */
                if ((rtb_TmpSignalConversionAtVaTS_k[2]) && (!rtb_Merge_hts))
                {
                    /* Outputs for IfAction SubSystem: '<S4207>/EvalMN' incorporates:
                     *  ActionPort: '<S4255>/Action Port'
                     */
                    VDDR_ac_EvalMN(rtb_Selector2_o[1], rtb_Selector3_d[1],
                                   rtb_Selector4_b[1], rtb_Selector39[1],
                                   rtb_Selector5_l[1], rtb_Selector6_e[1],
                                   rtb_Selector_e, 1,
                                   rtb_TmpSignalConversionAtVaTS_d,
                                   &rtb_Merge_kc, &rtb_Merge1_dj,
                                   &rtb_Selector2_co, &rtb_Comparison2_eh);

                    /* End of Outputs for SubSystem: '<S4207>/EvalMN' */
                }
                else
                {
                    /* Outputs for IfAction SubSystem: '<S4207>/ELSE' incorporates:
                     *  ActionPort: '<S4254>/Action Port'
                     */
                    VDDR_ac_ELSE_a(rtb_TmpSignalConversionAtVaTS_d,
                                   &rtb_Merge_kc, &rtb_Merge1_dj,
                                   &rtb_Selector2_co, &rtb_Comparison2_eh);

                    /* End of Outputs for SubSystem: '<S4207>/ELSE' */
                }

                /* End of If: '<S4207>/If' */

                /* If: '<S4208>/If' incorporates:
                 *  Constant: '<S4177>/Constant Value22'
                 *  Constant: '<S4177>/Constant Value23'
                 *  Constant: '<S4177>/Constant Value24'
                 *  Constant: '<S4177>/Constant Value25'
                 *  Constant: '<S4177>/Constant Value27'
                 *  Constant: '<S4177>/Constant Value28'
                 *  Constant: '<S4177>/Constant Value29'
                 *  Logic: '<S4208>/Logical'
                 *  Logic: '<S4208>/Logical2'
                 *  Selector: '<S4177>/Selector1'
                 *  Selector: '<S4177>/Selector20'
                 *  Selector: '<S4177>/Selector21'
                 *  Selector: '<S4177>/Selector22'
                 *  Selector: '<S4177>/Selector23'
                 *  Selector: '<S4177>/Selector24'
                 *  Selector: '<S4177>/Selector25'
                 *  Selector: '<S4177>/Selector26'
                 */
                if ((rtb_TmpSignalConversionAtVaTS_k[3]) && (!rtb_Comparison2_eh))
                {
                    /* Outputs for IfAction SubSystem: '<S4208>/EvalMN' incorporates:
                     *  ActionPort: '<S4297>/Action Port'
                     */
                    VDDR_ac_EvalMN(rtb_Selector2_o[2], rtb_Selector3_d[2],
                                   rtb_Selector4_b[2], rtb_Selector39[2],
                                   rtb_Selector5_l[2], rtb_Selector6_e[2],
                                   rtb_Selector_e, 2,
                                   rtb_TmpSignalConversionAtVaTS_d,
                                   &rtb_Merge_eq, &rtb_Merge1_pne,
                                   &rtb_Merge2_fg, &rtb_Comparison2_pur);

                    /* End of Outputs for SubSystem: '<S4208>/EvalMN' */
                }
                else
                {
                    /* Outputs for IfAction SubSystem: '<S4208>/ELSE' incorporates:
                     *  ActionPort: '<S4296>/Action Port'
                     */
                    VDDR_ac_ELSE_a(rtb_TmpSignalConversionAtVaTS_d,
                                   &rtb_Merge_eq, &rtb_Merge1_pne,
                                   &rtb_Merge2_fg, &rtb_Comparison2_pur);

                    /* End of Outputs for SubSystem: '<S4208>/ELSE' */
                }

                /* End of If: '<S4208>/If' */

                /* If: '<S4209>/If' incorporates:
                 *  Constant: '<S4177>/Constant Value30'
                 *  Constant: '<S4177>/Constant Value31'
                 *  Constant: '<S4177>/Constant Value32'
                 *  Constant: '<S4177>/Constant Value33'
                 *  Constant: '<S4177>/Constant Value35'
                 *  Constant: '<S4177>/Constant Value36'
                 *  Constant: '<S4177>/Constant Value37'
                 *  Logic: '<S4209>/Logical'
                 *  Logic: '<S4209>/Logical2'
                 *  Selector: '<S4177>/Selector1'
                 *  Selector: '<S4177>/Selector27'
                 *  Selector: '<S4177>/Selector28'
                 *  Selector: '<S4177>/Selector29'
                 *  Selector: '<S4177>/Selector30'
                 *  Selector: '<S4177>/Selector31'
                 *  Selector: '<S4177>/Selector32'
                 *  Selector: '<S4177>/Selector35'
                 */
                if ((rtb_TmpSignalConversionAtVaTS_k[4]) &&
                        (!rtb_Comparison2_pur))
                {
                    /* Outputs for IfAction SubSystem: '<S4209>/EvalMN' incorporates:
                     *  ActionPort: '<S4339>/Action Port'
                     */
                    VDDR_ac_EvalMN(rtb_Selector2_o[3], rtb_Selector3_d[3],
                                   rtb_Selector4_b[3], rtb_Selector39[3],
                                   rtb_Selector5_l[3], rtb_Selector6_e[3],
                                   rtb_Selector_e, 3,
                                   rtb_TmpSignalConversionAtVaTS_d,
                                   &rtb_Merge_k0, &rtb_Merge1_io,
                                   &rtb_Merge2_i1i, &rtb_NotEqual1_el);

                    /* End of Outputs for SubSystem: '<S4209>/EvalMN' */
                }
                else
                {
                    /* Outputs for IfAction SubSystem: '<S4209>/ELSE' incorporates:
                     *  ActionPort: '<S4338>/Action Port'
                     */
                    VDDR_ac_ELSE_a(rtb_TmpSignalConversionAtVaTS_d,
                                   &rtb_Merge_k0, &rtb_Merge1_io,
                                   &rtb_Merge2_i1i, &rtb_NotEqual1_el);

                    /* End of Outputs for SubSystem: '<S4209>/ELSE' */
                }

                /* End of If: '<S4209>/If' */

                /* If: '<S4210>/If' incorporates:
                 *  Constant: '<S4177>/Constant Value40'
                 *  Constant: '<S4177>/Constant Value41'
                 *  Constant: '<S4177>/Constant Value42'
                 *  Constant: '<S4177>/Constant Value43'
                 *  Constant: '<S4177>/Constant Value47'
                 *  Constant: '<S4177>/Constant Value48'
                 *  Constant: '<S4177>/Constant Value49'
                 *  Logic: '<S4210>/Logical'
                 *  Logic: '<S4210>/Logical2'
                 *  Selector: '<S4177>/Selector1'
                 *  Selector: '<S4177>/Selector36'
                 *  Selector: '<S4177>/Selector37'
                 *  Selector: '<S4177>/Selector38'
                 *  Selector: '<S4177>/Selector41'
                 *  Selector: '<S4177>/Selector42'
                 *  Selector: '<S4177>/Selector43'
                 *  Selector: '<S4177>/Selector44'
                 */
                if ((rtb_TmpSignalConversionAtVaTS_k[5]) && (!rtb_NotEqual1_el))
                {
                    /* Outputs for IfAction SubSystem: '<S4210>/EvalMN' incorporates:
                     *  ActionPort: '<S4381>/Action Port'
                     */
                    VDDR_ac_EvalMN(rtb_Selector2_o[4], rtb_Selector3_d[4],
                                   rtb_Selector4_b[4], rtb_Selector39[4],
                                   rtb_Selector5_l[4], rtb_Selector6_e[4],
                                   rtb_Selector_e, 4,
                                   rtb_TmpSignalConversionAtVaTS_d,
                                   &rtb_Merge_mn, &rtb_Merge1_mn,
                                   &rtb_Selector_h, &rtb_NotEqual_cs);

                    /* End of Outputs for SubSystem: '<S4210>/EvalMN' */
                }
                else
                {
                    /* Outputs for IfAction SubSystem: '<S4210>/ELSE' incorporates:
                     *  ActionPort: '<S4380>/Action Port'
                     */
                    VDDR_ac_ELSE_a(rtb_TmpSignalConversionAtVaTS_d,
                                   &rtb_Merge_mn, &rtb_Merge1_mn,
                                   &rtb_Selector_h, &rtb_NotEqual_cs);

                    /* End of Outputs for SubSystem: '<S4210>/ELSE' */
                }

                /* End of If: '<S4210>/If' */

                /* If: '<S4211>/If' */
                if (rtb_Merge_hts)
                {
                    /* Outputs for IfAction SubSystem: '<S4211>/MNTm2' incorporates:
                     *  ActionPort: '<S4423>/Action Port'
                     */
                    /* Merge: '<S3946>/Merge' incorporates:
                     *  Inport: '<S4423>/MIn'
                     */
                    rtb_Merge_mn = rtb_Merge_jo;

                    /* Merge: '<S3946>/Merge1' incorporates:
                     *  Inport: '<S4423>/NIn'
                     */
                    rtb_Merge1_mn = rtb_Merge1_hy;

                    /* Merge: '<S3946>/Merge2' incorporates:
                     *  Inport: '<S4423>/CombModeIn'
                     *  Merge: '<S4206>/Merge2'
                     */
                    rtb_Selector_h = rtb_Selector1_da;

                    /* Merge: '<S3946>/Merge4' incorporates:
                     *  Constant: '<S4423>/Constant Value'
                     *  SignalConversion generated from: '<S4423>/CombMthd'
                     */
                    rtb_Merge_ex = 2U;
                    for (i = 0; i < 6; i++)
                    {
                        /* Merge: '<S3946>/Merge5' incorporates:
                         *  Assignment: '<S4423>/ArrayAssignment'
                         *  SignalConversion generated from: '<S4423>/ArrayAssignment'
                         */
                        rtb_TmpSignalConversionAtVaTS_e[i] =
                            rtb_TmpSignalConversionAtVaTS_k[i];
                    }

                    /* Assignment: '<S4423>/ArrayAssignment' incorporates:
                     *  Constant: '<S4423>/Constant Value1'
                     *  Constant: '<S4423>/FALSE Constant'
                     */
                    rtb_TmpSignalConversionAtVaTS_e[1] = false;

                    /* End of Outputs for SubSystem: '<S4211>/MNTm2' */
                }
                else if (rtb_Comparison2_eh)
                {
                    /* Outputs for IfAction SubSystem: '<S4211>/MNTm3' incorporates:
                     *  ActionPort: '<S4424>/Action Port'
                     */
                    /* Merge: '<S3946>/Merge' incorporates:
                     *  Inport: '<S4424>/MIn'
                     */
                    rtb_Merge_mn = rtb_Merge_kc;

                    /* Merge: '<S3946>/Merge1' incorporates:
                     *  Inport: '<S4424>/NIn'
                     */
                    rtb_Merge1_mn = rtb_Merge1_dj;

                    /* Merge: '<S3946>/Merge2' incorporates:
                     *  Inport: '<S4424>/CombModeIn'
                     *  Merge: '<S4207>/Merge2'
                     */
                    rtb_Selector_h = rtb_Selector2_co;

                    /* Merge: '<S3946>/Merge3' incorporates:
                     *  Constant: '<S4424>/TRUE Constant'
                     *  SignalConversion generated from: '<S4424>/PreDetMNOut'
                     */
                    rtb_Merge_hts = true;

                    /* Merge: '<S3946>/Merge4' incorporates:
                     *  Constant: '<S4424>/Constant Value'
                     *  SignalConversion generated from: '<S4424>/CombMthd'
                     */
                    rtb_Merge_ex = 2U;
                    for (i = 0; i < 6; i++)
                    {
                        /* Merge: '<S3946>/Merge5' incorporates:
                         *  Assignment: '<S4424>/ArrayAssignment'
                         *  SignalConversion generated from: '<S4424>/ArrayAssignment'
                         */
                        rtb_TmpSignalConversionAtVaTS_e[i] =
                            rtb_TmpSignalConversionAtVaTS_k[i];
                    }

                    /* Assignment: '<S4424>/ArrayAssignment' incorporates:
                     *  Constant: '<S4424>/Constant Value1'
                     *  Constant: '<S4424>/FALSE Constant'
                     */
                    rtb_TmpSignalConversionAtVaTS_e[2] = false;

                    /* End of Outputs for SubSystem: '<S4211>/MNTm3' */
                }
                else if (rtb_Comparison2_pur)
                {
                    /* Outputs for IfAction SubSystem: '<S4211>/MNTm4' incorporates:
                     *  ActionPort: '<S4425>/Action Port'
                     */
                    /* Merge: '<S3946>/Merge' incorporates:
                     *  Inport: '<S4425>/MIn'
                     */
                    rtb_Merge_mn = rtb_Merge_eq;

                    /* Merge: '<S3946>/Merge1' incorporates:
                     *  Inport: '<S4425>/NIn'
                     */
                    rtb_Merge1_mn = rtb_Merge1_pne;

                    /* Merge: '<S3946>/Merge2' incorporates:
                     *  Inport: '<S4425>/CombModeIn'
                     *  Merge: '<S4208>/Merge2'
                     */
                    rtb_Selector_h = rtb_Merge2_fg;

                    /* Merge: '<S3946>/Merge3' incorporates:
                     *  Constant: '<S4425>/TRUE Constant'
                     *  SignalConversion generated from: '<S4425>/PreDetMNOut'
                     */
                    rtb_Merge_hts = true;

                    /* Merge: '<S3946>/Merge4' incorporates:
                     *  Constant: '<S4425>/Constant Value'
                     *  SignalConversion generated from: '<S4425>/CombMthd'
                     */
                    rtb_Merge_ex = 2U;
                    for (i = 0; i < 6; i++)
                    {
                        /* Merge: '<S3946>/Merge5' incorporates:
                         *  Assignment: '<S4425>/ArrayAssignment'
                         *  SignalConversion generated from: '<S4425>/ArrayAssignment'
                         */
                        rtb_TmpSignalConversionAtVaTS_e[i] =
                            rtb_TmpSignalConversionAtVaTS_k[i];
                    }

                    /* Assignment: '<S4425>/ArrayAssignment' incorporates:
                     *  Constant: '<S4425>/Constant Value1'
                     *  Constant: '<S4425>/FALSE Constant'
                     */
                    rtb_TmpSignalConversionAtVaTS_e[3] = false;

                    /* End of Outputs for SubSystem: '<S4211>/MNTm4' */
                }
                else if (rtb_NotEqual1_el)
                {
                    /* Outputs for IfAction SubSystem: '<S4211>/MNTm5' incorporates:
                     *  ActionPort: '<S4426>/Action Port'
                     */
                    /* Merge: '<S3946>/Merge' incorporates:
                     *  Inport: '<S4426>/MIn'
                     */
                    rtb_Merge_mn = rtb_Merge_k0;

                    /* Merge: '<S3946>/Merge1' incorporates:
                     *  Inport: '<S4426>/NIn'
                     */
                    rtb_Merge1_mn = rtb_Merge1_io;

                    /* Merge: '<S3946>/Merge2' incorporates:
                     *  Inport: '<S4426>/CombModeIn'
                     *  Merge: '<S4209>/Merge2'
                     */
                    rtb_Selector_h = rtb_Merge2_i1i;

                    /* Merge: '<S3946>/Merge3' incorporates:
                     *  Constant: '<S4426>/TRUE Constant'
                     *  SignalConversion generated from: '<S4426>/PreDetMNOut'
                     */
                    rtb_Merge_hts = true;

                    /* Merge: '<S3946>/Merge4' incorporates:
                     *  Constant: '<S4426>/Constant Value'
                     *  SignalConversion generated from: '<S4426>/CombMthd'
                     */
                    rtb_Merge_ex = 2U;
                    for (i = 0; i < 6; i++)
                    {
                        /* Merge: '<S3946>/Merge5' incorporates:
                         *  Assignment: '<S4426>/ArrayAssignment'
                         *  SignalConversion generated from: '<S4426>/ArrayAssignment'
                         */
                        rtb_TmpSignalConversionAtVaTS_e[i] =
                            rtb_TmpSignalConversionAtVaTS_k[i];
                    }

                    /* Assignment: '<S4426>/ArrayAssignment' incorporates:
                     *  Constant: '<S4426>/Constant Value1'
                     *  Constant: '<S4426>/FALSE Constant'
                     */
                    rtb_TmpSignalConversionAtVaTS_e[4] = false;

                    /* End of Outputs for SubSystem: '<S4211>/MNTm5' */
                }
                else if (rtb_NotEqual_cs)
                {
                    /* Outputs for IfAction SubSystem: '<S4211>/MNTm6' incorporates:
                     *  ActionPort: '<S4427>/Action Port'
                     */
                    /* Merge: '<S3946>/Merge3' incorporates:
                     *  Constant: '<S4427>/TRUE Constant'
                     *  SignalConversion generated from: '<S4427>/PreDetMNOut'
                     */
                    rtb_Merge_hts = true;

                    /* Merge: '<S3946>/Merge4' incorporates:
                     *  Constant: '<S4427>/Constant Value'
                     *  SignalConversion generated from: '<S4427>/CombMthd'
                     */
                    rtb_Merge_ex = 2U;
                    for (i = 0; i < 6; i++)
                    {
                        /* Merge: '<S3946>/Merge5' incorporates:
                         *  Assignment: '<S4427>/ArrayAssignment'
                         *  SignalConversion generated from: '<S4427>/ArrayAssignment'
                         */
                        rtb_TmpSignalConversionAtVaTS_e[i] =
                            rtb_TmpSignalConversionAtVaTS_k[i];
                    }

                    /* Assignment: '<S4427>/ArrayAssignment' incorporates:
                     *  Constant: '<S4427>/Constant Value1'
                     *  Constant: '<S4427>/FALSE Constant'
                     */
                    rtb_TmpSignalConversionAtVaTS_e[5] = false;

                    /* End of Outputs for SubSystem: '<S4211>/MNTm6' */
                }
                else
                {
                    /* Outputs for IfAction SubSystem: '<S4211>/ELSE' incorporates:
                     *  ActionPort: '<S4422>/Action Port'
                     */
                    /* Merge: '<S3946>/Merge' incorporates:
                     *  Constant: '<S4422>/Constant Value'
                     *  SignalConversion generated from: '<S4422>/MOut'
                     */
                    rtb_Merge_mn = 0.0F;

                    /* Merge: '<S3946>/Merge1' incorporates:
                     *  Constant: '<S4422>/Constant Value1'
                     *  SignalConversion generated from: '<S4422>/NOut'
                     */
                    rtb_Merge1_mn = 0.0F;

                    /* Merge: '<S3946>/Merge2' incorporates:
                     *  Constant: '<S4177>/Constant Value38'
                     *  Inport: '<S4422>/CombModeIn'
                     *  Selector: '<S4177>/Selector33'
                     *  Selector: '<S4177>/Selector7'
                     */
                    rtb_Selector_h = (TeTSXR_e_PrfrdComb)
                        rtb_TmpSignalConversionAtVaTS_d[5];

                    /* Merge: '<S3946>/Merge4' incorporates:
                     *  Constant: '<S4422>/Constant Value2'
                     *  SignalConversion generated from: '<S4422>/CombMthd'
                     */
                    rtb_Merge_ex = 77U;
                    for (i = 0; i < 6; i++)
                    {
                        /* Merge: '<S3946>/Merge5' incorporates:
                         *  Inport: '<S4422>/TSXRIntBool'
                         */
                        rtb_TmpSignalConversionAtVaTS_e[i] =
                            rtb_TmpSignalConversionAtVaTS_k[i];
                    }

                    /* End of Outputs for SubSystem: '<S4211>/ELSE' */
                }

                /* End of If: '<S4211>/If' */
                /* End of Outputs for SubSystem: '<S3946>/OpenMtrLims' */
            }

            /* End of If: '<S3946>/If' */

            /* If: '<S3944>/If' incorporates:
             *  Constant: '<S3944>/Constant Value'
             *  Logic: '<S3944>/Logical'
             *  RelationalOperator: '<S3944>/Comparison1'
             *  RelationalOperator: '<S3944>/Comparison4'
             */
            if (rtb_Merge_hts && (rtb_Merge_mn == 0.0F))
            {
                /* Outputs for IfAction SubSystem: '<S3944>/SaturateN' incorporates:
                 *  ActionPort: '<S3960>/Action Port'
                 */
                /* If: '<S3960>/If' incorporates:
                 *  Constant: '<S3964>/Constant'
                 *  Constant: '<S3965>/Constant'
                 *  Constant: '<S3966>/Constant'
                 *  Constant: '<S3967>/Constant'
                 *  Constant: '<S3968>/Constant'
                 *  Constant: '<S3969>/Constant'
                 *  Logic: '<S3960>/Logical1'
                 *  Logic: '<S3960>/Logical2'
                 *  Logic: '<S3960>/Logical3'
                 *  Merge: '<S3946>/Merge2'
                 *  RelationalOperator: '<S3960>/Comparison1'
                 *  RelationalOperator: '<S3960>/Comparison2'
                 *  RelationalOperator: '<S3960>/Comparison3'
                 *  RelationalOperator: '<S3960>/Comparison4'
                 *  RelationalOperator: '<S3960>/Comparison5'
                 *  RelationalOperator: '<S3960>/Comparison6'
                 */
                if ((((uint32)rtb_Selector_h) == CeTSXR_e_TatoTb) || (((uint32)
                        rtb_Selector_h) == CeTSXR_e_TatoTc))
                {
                    /* Outputs for IfAction SubSystem: '<S3960>/SaturateTa' incorporates:
                     *  ActionPort: '<S3970>/Action Port'
                     */
                    VDDR_ac_SaturateTa(rtb_TmpSignalConversionAtVeOITR,
                                       rtb_TmpSignalConversionAtVeOI_p,
                                       rtb_Merge1_mn, &VDDR_ac_B.Merge_cp);

                    /* End of Outputs for SubSystem: '<S3960>/SaturateTa' */
                }
                else if ((((uint32)rtb_Selector_h) == CeTSXR_e_TbtoTa) ||
                         (((uint32)rtb_Selector_h) == CeTSXR_e_TbtoTc))
                {
                    /* Outputs for IfAction SubSystem: '<S3960>/SaturateTb' incorporates:
                     *  ActionPort: '<S3971>/Action Port'
                     */
                    VDDR_ac_SaturateTa(rtb_TmpSignalConversionAtVeOI_i,
                                       rtb_TmpSignalConversionAtVeOI_m,
                                       rtb_Merge1_mn, &VDDR_ac_B.Merge_cp);

                    /* End of Outputs for SubSystem: '<S3960>/SaturateTb' */
                }
                else
                {
                    if ((((uint32)rtb_Selector_h) == CeTSXR_e_TctoTa) ||
                            (((uint32)rtb_Selector_h) == CeTSXR_e_TctoTb))
                    {
                        /* Outputs for IfAction SubSystem: '<S3960>/SaturateTc' incorporates:
                         *  ActionPort: '<S3972>/Action Port'
                         */
                        VDDR_ac_SaturateTa(rtb_VM_Conditional_Signal_VeMTQ,
                                           rtb_VM_Conditional_Signal_VeM_l,
                                           rtb_Merge1_mn, &VDDR_ac_B.Merge_cp);

                        /* End of Outputs for SubSystem: '<S3960>/SaturateTc' */
                    }
                }

                /* End of If: '<S3960>/If' */
                /* End of Outputs for SubSystem: '<S3944>/SaturateN' */
            }
            else
            {
                /* Outputs for IfAction SubSystem: '<S3944>/ELSE' incorporates:
                 *  ActionPort: '<S3959>/Action Port'
                 */
                /* Merge: '<S3944>/Merge' incorporates:
                 *  Gain: '<S3963>/Gain'
                 */
                VDDR_ac_B.Merge_cp = rtb_Merge1_mn;

                /* End of Outputs for SubSystem: '<S3944>/ELSE' */
            }

            /* End of If: '<S3944>/If' */

            /* Selector: '<S3942>/Selector' incorporates:
             *  Constant: '<S3942>/Constant Value'
             *  VariantMerge generated from: '<S18>/VaTSXR_e_OITRTacToConstrnPrfrdComb'
             */
            rtb_Selector1_da = rtb_VM_Conditional_Signal_VaT_h[8];

            /* If: '<S4430>/If' incorporates:
             *  Logic: '<S4430>/Logical2'
             */
            if (!rtb_Merge_hts)
            {
                /* Outputs for IfAction SubSystem: '<S4430>/NoPreDetMN' incorporates:
                 *  ActionPort: '<S4433>/Action Port'
                 */
                /* If: '<S4434>/If1' incorporates:
                 *  Constant: '<S4444>/Constant'
                 *  Constant: '<S4445>/Constant'
                 *  Constant: '<S4446>/Constant'
                 *  Constant: '<S4447>/Constant'
                 *  Constant: '<S4448>/Constant'
                 *  Constant: '<S4449>/Constant'
                 *  Logic: '<S4434>/Logical1'
                 *  Logic: '<S4434>/Logical2'
                 *  Logic: '<S4434>/Logical3'
                 *  RelationalOperator: '<S4434>/Comparison1'
                 *  RelationalOperator: '<S4434>/Comparison2'
                 *  RelationalOperator: '<S4434>/Comparison3'
                 *  RelationalOperator: '<S4434>/Comparison4'
                 *  RelationalOperator: '<S4434>/Comparison5'
                 *  RelationalOperator: '<S4434>/Comparison6'
                 *  Selector: '<S3942>/Selector'
                 */
                if ((((uint32)rtb_Selector1_da) == CeTSXR_e_TatoTb) || (((uint32)
                        rtb_Selector1_da) == CeTSXR_e_TbtoTa))
                {
                    /* Outputs for IfAction SubSystem: '<S4434>/CombineAB_BA' incorporates:
                     *  ActionPort: '<S4440>/Action Port'
                     */
                    /* Abs: '<S4460>/Abs' incorporates:
                     *  Abs: '<S4456>/Abs'
                     *  Constant: '<S3952>/Constant Value1'
                     *  Selector: '<S3952>/Selector1'
                     */
                    rtb_Merge_jo = fabsf(rtb_TmpSignalConversionAtSel_jx[0]);

                    /* Abs: '<S4458>/Abs' incorporates:
                     *  Abs: '<S4461>/Abs'
                     *  Constant: '<S3952>/Constant Value7'
                     *  Selector: '<S3952>/Selector7'
                     */
                    rtb_Merge1_hy = fabsf(rtb_TmpSignalConversionAtSel_jx[1]);

                    /* Abs: '<S4455>/Abs' incorporates:
                     *  Abs: '<S4459>/Abs'
                     *  Constant: '<S3952>/Constant Value12'
                     *  Selector: '<S3952>/Selector15'
                     */
                    rtb_Merge_kc = fabsf(rtb_TmpSignalConversionAtSel_jx[2]);

                    /* Logic: '<S4450>/Logical3' incorporates:
                     *  Abs: '<S4455>/Abs'
                     *  Abs: '<S4457>/Abs'
                     *  Abs: '<S4458>/Abs'
                     *  Abs: '<S4460>/Abs'
                     *  Constant: '<S3952>/Constant Value30'
                     *  Constant: '<S4440>/Constant Value4'
                     *  Constant: '<S4455>/Constant Value'
                     *  Constant: '<S4456>/Constant Value'
                     *  Constant: '<S4457>/Constant Value'
                     *  Constant: '<S4458>/Constant Value'
                     *  Constant: '<S4459>/Constant Value'
                     *  Constant: '<S4460>/Constant Value'
                     *  Constant: '<S4461>/Constant Value'
                     *  Logic: '<S4450>/Logical'
                     *  Logic: '<S4450>/Logical1'
                     *  Logic: '<S4450>/Logical2'
                     *  RelationalOperator: '<S4455>/Comparison2'
                     *  RelationalOperator: '<S4456>/Comparison2'
                     *  RelationalOperator: '<S4457>/Comparison2'
                     *  RelationalOperator: '<S4458>/Comparison2'
                     *  RelationalOperator: '<S4459>/Comparison2'
                     *  RelationalOperator: '<S4460>/Comparison2'
                     *  RelationalOperator: '<S4461>/Comparison2'
                     *  Selector: '<S3952>/Selector28'
                     *  Selector: '<S4440>/Selector4'
                     */
                    VDDR_ac_B.Merge_fqn[0] = ((((((rtb_Merge_jo > 0.0001F) &&
                        (rtb_Merge1_hy < 0.0001F)) && (rtb_Merge_kc < 0.0001F)) ||
                        (((rtb_Merge_jo < 0.0001F) && (rtb_Merge1_hy > 0.0001F))
                         && (rtb_Merge_kc < 0.0001F))) && (fabsf
                        (rtb_TmpSignalConversionAtSel_jx[3]) < 0.0001F)) &&
                        (rtb_TmpSignalConversionAtVaTS_e[1]));

                    /* Abs: '<S4467>/Abs' incorporates:
                     *  Abs: '<S4463>/Abs'
                     *  Constant: '<S3952>/Constant Value2'
                     *  Selector: '<S3952>/Selector2'
                     */
                    rtb_Merge_jo = fabsf(rtb_TmpSignalConversionAtSel_md[0]);

                    /* Abs: '<S4465>/Abs' incorporates:
                     *  Abs: '<S4468>/Abs'
                     *  Constant: '<S3952>/Constant Value8'
                     *  Selector: '<S3952>/Selector8'
                     */
                    rtb_Merge1_hy = fabsf(rtb_TmpSignalConversionAtSel_md[1]);

                    /* Abs: '<S4462>/Abs' incorporates:
                     *  Abs: '<S4466>/Abs'
                     *  Constant: '<S3952>/Constant Value13'
                     *  Selector: '<S3952>/Selector16'
                     */
                    rtb_Merge_kc = fabsf(rtb_TmpSignalConversionAtSel_md[2]);

                    /* Logic: '<S4451>/Logical3' incorporates:
                     *  Abs: '<S4462>/Abs'
                     *  Abs: '<S4464>/Abs'
                     *  Abs: '<S4465>/Abs'
                     *  Abs: '<S4467>/Abs'
                     *  Constant: '<S3952>/Constant Value31'
                     *  Constant: '<S4440>/Constant Value14'
                     *  Constant: '<S4462>/Constant Value'
                     *  Constant: '<S4463>/Constant Value'
                     *  Constant: '<S4464>/Constant Value'
                     *  Constant: '<S4465>/Constant Value'
                     *  Constant: '<S4466>/Constant Value'
                     *  Constant: '<S4467>/Constant Value'
                     *  Constant: '<S4468>/Constant Value'
                     *  Logic: '<S4451>/Logical'
                     *  Logic: '<S4451>/Logical1'
                     *  Logic: '<S4451>/Logical2'
                     *  RelationalOperator: '<S4462>/Comparison2'
                     *  RelationalOperator: '<S4463>/Comparison2'
                     *  RelationalOperator: '<S4464>/Comparison2'
                     *  RelationalOperator: '<S4465>/Comparison2'
                     *  RelationalOperator: '<S4466>/Comparison2'
                     *  RelationalOperator: '<S4467>/Comparison2'
                     *  RelationalOperator: '<S4468>/Comparison2'
                     *  Selector: '<S3952>/Selector29'
                     *  Selector: '<S4440>/Selector14'
                     */
                    VDDR_ac_B.Merge_fqn[1] = ((((((rtb_Merge_jo > 0.0001F) &&
                        (rtb_Merge1_hy < 0.0001F)) && (rtb_Merge_kc < 0.0001F)) ||
                        (((rtb_Merge_jo < 0.0001F) && (rtb_Merge1_hy > 0.0001F))
                         && (rtb_Merge_kc < 0.0001F))) && (fabsf
                        (rtb_TmpSignalConversionAtSel_md[3]) < 0.0001F)) &&
                        (rtb_TmpSignalConversionAtVaTS_e[2]));

                    /* Abs: '<S4474>/Abs' incorporates:
                     *  Abs: '<S4470>/Abs'
                     *  Constant: '<S3952>/Constant Value3'
                     *  Selector: '<S3952>/Selector3'
                     */
                    rtb_Merge_jo = fabsf(rtb_TmpSignalConversionAtSel_a5[0]);

                    /* Abs: '<S4472>/Abs' incorporates:
                     *  Abs: '<S4475>/Abs'
                     *  Constant: '<S3952>/Constant Value9'
                     *  Selector: '<S3952>/Selector9'
                     */
                    rtb_Merge1_hy = fabsf(rtb_TmpSignalConversionAtSel_a5[1]);

                    /* Abs: '<S4469>/Abs' incorporates:
                     *  Abs: '<S4473>/Abs'
                     *  Constant: '<S3952>/Constant Value15'
                     *  Selector: '<S3952>/Selector17'
                     */
                    rtb_Merge_kc = fabsf(rtb_TmpSignalConversionAtSel_a5[2]);

                    /* Logic: '<S4452>/Logical3' incorporates:
                     *  Abs: '<S4469>/Abs'
                     *  Abs: '<S4471>/Abs'
                     *  Abs: '<S4472>/Abs'
                     *  Abs: '<S4474>/Abs'
                     *  Constant: '<S3952>/Constant Value33'
                     *  Constant: '<S4440>/Constant Value19'
                     *  Constant: '<S4469>/Constant Value'
                     *  Constant: '<S4470>/Constant Value'
                     *  Constant: '<S4471>/Constant Value'
                     *  Constant: '<S4472>/Constant Value'
                     *  Constant: '<S4473>/Constant Value'
                     *  Constant: '<S4474>/Constant Value'
                     *  Constant: '<S4475>/Constant Value'
                     *  Logic: '<S4452>/Logical'
                     *  Logic: '<S4452>/Logical1'
                     *  Logic: '<S4452>/Logical2'
                     *  RelationalOperator: '<S4469>/Comparison2'
                     *  RelationalOperator: '<S4470>/Comparison2'
                     *  RelationalOperator: '<S4471>/Comparison2'
                     *  RelationalOperator: '<S4472>/Comparison2'
                     *  RelationalOperator: '<S4473>/Comparison2'
                     *  RelationalOperator: '<S4474>/Comparison2'
                     *  RelationalOperator: '<S4475>/Comparison2'
                     *  Selector: '<S3952>/Selector33'
                     *  Selector: '<S4440>/Selector19'
                     */
                    VDDR_ac_B.Merge_fqn[2] = ((((((rtb_Merge_jo > 0.0001F) &&
                        (rtb_Merge1_hy < 0.0001F)) && (rtb_Merge_kc < 0.0001F)) ||
                        (((rtb_Merge_jo < 0.0001F) && (rtb_Merge1_hy > 0.0001F))
                         && (rtb_Merge_kc < 0.0001F))) && (fabsf
                        (rtb_TmpSignalConversionAtSel_a5[3]) < 0.0001F)) &&
                        (rtb_TmpSignalConversionAtVaTS_e[3]));

                    /* Abs: '<S4481>/Abs' incorporates:
                     *  Abs: '<S4477>/Abs'
                     *  Constant: '<S3952>/Constant Value4'
                     *  Selector: '<S3952>/Selector4'
                     */
                    rtb_Merge_jo = fabsf(rtb_TmpSignalConversionAtSele_g[0]);

                    /* Abs: '<S4479>/Abs' incorporates:
                     *  Abs: '<S4482>/Abs'
                     *  Constant: '<S3952>/Constant Value10'
                     *  Selector: '<S3952>/Selector10'
                     */
                    rtb_Merge1_hy = fabsf(rtb_TmpSignalConversionAtSele_g[1]);

                    /* Abs: '<S4476>/Abs' incorporates:
                     *  Abs: '<S4480>/Abs'
                     *  Constant: '<S3952>/Constant Value16'
                     *  Selector: '<S3952>/Selector12'
                     */
                    rtb_Merge_kc = fabsf(rtb_TmpSignalConversionAtSele_g[2]);

                    /* Logic: '<S4453>/Logical3' incorporates:
                     *  Abs: '<S4476>/Abs'
                     *  Abs: '<S4478>/Abs'
                     *  Abs: '<S4479>/Abs'
                     *  Abs: '<S4481>/Abs'
                     *  Constant: '<S3952>/Constant Value34'
                     *  Constant: '<S4440>/Constant Value24'
                     *  Constant: '<S4476>/Constant Value'
                     *  Constant: '<S4477>/Constant Value'
                     *  Constant: '<S4478>/Constant Value'
                     *  Constant: '<S4479>/Constant Value'
                     *  Constant: '<S4480>/Constant Value'
                     *  Constant: '<S4481>/Constant Value'
                     *  Constant: '<S4482>/Constant Value'
                     *  Logic: '<S4453>/Logical'
                     *  Logic: '<S4453>/Logical1'
                     *  Logic: '<S4453>/Logical2'
                     *  RelationalOperator: '<S4476>/Comparison2'
                     *  RelationalOperator: '<S4477>/Comparison2'
                     *  RelationalOperator: '<S4478>/Comparison2'
                     *  RelationalOperator: '<S4479>/Comparison2'
                     *  RelationalOperator: '<S4480>/Comparison2'
                     *  RelationalOperator: '<S4481>/Comparison2'
                     *  RelationalOperator: '<S4482>/Comparison2'
                     *  Selector: '<S3952>/Selector24'
                     *  Selector: '<S4440>/Selector24'
                     */
                    VDDR_ac_B.Merge_fqn[3] = ((((((rtb_Merge_jo > 0.0001F) &&
                        (rtb_Merge1_hy < 0.0001F)) && (rtb_Merge_kc < 0.0001F)) ||
                        (((rtb_Merge_jo < 0.0001F) && (rtb_Merge1_hy > 0.0001F))
                         && (rtb_Merge_kc < 0.0001F))) && (fabsf
                        (rtb_TmpSignalConversionAtSele_g[3]) < 0.0001F)) &&
                        (rtb_TmpSignalConversionAtVaTS_e[4]));

                    /* Abs: '<S4488>/Abs' incorporates:
                     *  Abs: '<S4484>/Abs'
                     *  Constant: '<S3952>/Constant Value5'
                     *  Selector: '<S3952>/Selector5'
                     */
                    rtb_Merge_jo = fabsf(rtb_TmpSignalConversionAtSelect[0]);

                    /* Abs: '<S4486>/Abs' incorporates:
                     *  Abs: '<S4489>/Abs'
                     *  Constant: '<S3952>/Constant Value11'
                     *  Selector: '<S3952>/Selector11'
                     */
                    rtb_Merge1_hy = fabsf(rtb_TmpSignalConversionAtSelect[1]);

                    /* Abs: '<S4483>/Abs' incorporates:
                     *  Abs: '<S4487>/Abs'
                     *  Constant: '<S3952>/Constant Value17'
                     *  Selector: '<S3952>/Selector13'
                     */
                    rtb_Merge_kc = fabsf(rtb_TmpSignalConversionAtSelect[2]);

                    /* Logic: '<S4454>/Logical3' incorporates:
                     *  Abs: '<S4483>/Abs'
                     *  Abs: '<S4485>/Abs'
                     *  Abs: '<S4486>/Abs'
                     *  Abs: '<S4488>/Abs'
                     *  Constant: '<S3952>/Constant Value35'
                     *  Constant: '<S4440>/Constant Value29'
                     *  Constant: '<S4483>/Constant Value'
                     *  Constant: '<S4484>/Constant Value'
                     *  Constant: '<S4485>/Constant Value'
                     *  Constant: '<S4486>/Constant Value'
                     *  Constant: '<S4487>/Constant Value'
                     *  Constant: '<S4488>/Constant Value'
                     *  Constant: '<S4489>/Constant Value'
                     *  Logic: '<S4454>/Logical'
                     *  Logic: '<S4454>/Logical1'
                     *  Logic: '<S4454>/Logical2'
                     *  RelationalOperator: '<S4483>/Comparison2'
                     *  RelationalOperator: '<S4484>/Comparison2'
                     *  RelationalOperator: '<S4485>/Comparison2'
                     *  RelationalOperator: '<S4486>/Comparison2'
                     *  RelationalOperator: '<S4487>/Comparison2'
                     *  RelationalOperator: '<S4488>/Comparison2'
                     *  RelationalOperator: '<S4489>/Comparison2'
                     *  Selector: '<S3952>/Selector25'
                     *  Selector: '<S4440>/Selector29'
                     */
                    VDDR_ac_B.Merge_fqn[4] = ((((((rtb_Merge_jo > 0.0001F) &&
                        (rtb_Merge1_hy < 0.0001F)) && (rtb_Merge_kc < 0.0001F)) ||
                        (((rtb_Merge_jo < 0.0001F) && (rtb_Merge1_hy > 0.0001F))
                         && (rtb_Merge_kc < 0.0001F))) && (fabsf
                        (rtb_TmpSignalConversionAtSelect[3]) < 0.0001F)) &&
                        (rtb_TmpSignalConversionAtVaTS_e[5]));

                    /* Merge: '<S4434>/Merge1' incorporates:
                     *  Constant: '<S4440>/Constant Value5'
                     *  SignalConversion generated from: '<S4440>/Case'
                     */
                    rtb_Switch_is = 1U;

                    /* End of Outputs for SubSystem: '<S4434>/CombineAB_BA' */
                }
                else if ((((uint32)rtb_Selector1_da) == CeTSXR_e_TatoTc) ||
                         (((uint32)rtb_Selector1_da) == CeTSXR_e_TctoTa))
                {
                    /* Outputs for IfAction SubSystem: '<S4434>/CombineAC_CA' incorporates:
                     *  ActionPort: '<S4441>/Action Port'
                     */
                    /* Abs: '<S4500>/Abs' incorporates:
                     *  Abs: '<S4496>/Abs'
                     *  Constant: '<S3952>/Constant Value2'
                     *  Selector: '<S3952>/Selector2'
                     */
                    rtb_Merge_jo = fabsf(rtb_TmpSignalConversionAtSel_md[0]);

                    /* Abs: '<S4499>/Abs' incorporates:
                     *  Abs: '<S4497>/Abs'
                     *  Constant: '<S3952>/Constant Value8'
                     *  Selector: '<S3952>/Selector8'
                     */
                    rtb_Merge1_hy = fabsf(rtb_TmpSignalConversionAtSel_md[1]);

                    /* Abs: '<S4495>/Abs' incorporates:
                     *  Abs: '<S4501>/Abs'
                     *  Constant: '<S3952>/Constant Value13'
                     *  Selector: '<S3952>/Selector16'
                     */
                    rtb_Merge_kc = fabsf(rtb_TmpSignalConversionAtSel_md[2]);

                    /* Logic: '<S4490>/Logical3' incorporates:
                     *  Abs: '<S4495>/Abs'
                     *  Abs: '<S4498>/Abs'
                     *  Abs: '<S4499>/Abs'
                     *  Abs: '<S4500>/Abs'
                     *  Constant: '<S3952>/Constant Value31'
                     *  Constant: '<S4441>/Constant Value14'
                     *  Constant: '<S4495>/Constant Value'
                     *  Constant: '<S4496>/Constant Value'
                     *  Constant: '<S4497>/Constant Value'
                     *  Constant: '<S4498>/Constant Value'
                     *  Constant: '<S4499>/Constant Value'
                     *  Constant: '<S4500>/Constant Value'
                     *  Constant: '<S4501>/Constant Value'
                     *  Logic: '<S4490>/Logical'
                     *  Logic: '<S4490>/Logical1'
                     *  Logic: '<S4490>/Logical2'
                     *  RelationalOperator: '<S4495>/Comparison2'
                     *  RelationalOperator: '<S4496>/Comparison2'
                     *  RelationalOperator: '<S4497>/Comparison2'
                     *  RelationalOperator: '<S4498>/Comparison2'
                     *  RelationalOperator: '<S4499>/Comparison2'
                     *  RelationalOperator: '<S4500>/Comparison2'
                     *  RelationalOperator: '<S4501>/Comparison2'
                     *  Selector: '<S3952>/Selector29'
                     *  Selector: '<S4441>/Selector14'
                     */
                    VDDR_ac_B.Merge_fqn[1] = ((((((rtb_Merge_jo > 0.0001F) &&
                        (rtb_Merge1_hy < 0.0001F)) && (rtb_Merge_kc < 0.0001F)) ||
                        (((rtb_Merge_jo < 0.0001F) && (rtb_Merge1_hy < 0.0001F))
                         && (rtb_Merge_kc > 0.0001F))) && (fabsf
                        (rtb_TmpSignalConversionAtSel_md[3]) < 0.0001F)) &&
                        (rtb_TmpSignalConversionAtVaTS_e[2]));

                    /* Abs: '<S4507>/Abs' incorporates:
                     *  Abs: '<S4503>/Abs'
                     *  Constant: '<S3952>/Constant Value1'
                     *  Selector: '<S3952>/Selector1'
                     */
                    rtb_Merge_jo = fabsf(rtb_TmpSignalConversionAtSel_jx[0]);

                    /* Abs: '<S4506>/Abs' incorporates:
                     *  Abs: '<S4504>/Abs'
                     *  Constant: '<S3952>/Constant Value7'
                     *  Selector: '<S3952>/Selector7'
                     */
                    rtb_Merge1_hy = fabsf(rtb_TmpSignalConversionAtSel_jx[1]);

                    /* Abs: '<S4502>/Abs' incorporates:
                     *  Abs: '<S4508>/Abs'
                     *  Constant: '<S3952>/Constant Value12'
                     *  Selector: '<S3952>/Selector15'
                     */
                    rtb_Merge_kc = fabsf(rtb_TmpSignalConversionAtSel_jx[2]);

                    /* Logic: '<S4491>/Logical3' incorporates:
                     *  Abs: '<S4502>/Abs'
                     *  Abs: '<S4505>/Abs'
                     *  Abs: '<S4506>/Abs'
                     *  Abs: '<S4507>/Abs'
                     *  Constant: '<S3952>/Constant Value30'
                     *  Constant: '<S4441>/Constant Value4'
                     *  Constant: '<S4502>/Constant Value'
                     *  Constant: '<S4503>/Constant Value'
                     *  Constant: '<S4504>/Constant Value'
                     *  Constant: '<S4505>/Constant Value'
                     *  Constant: '<S4506>/Constant Value'
                     *  Constant: '<S4507>/Constant Value'
                     *  Constant: '<S4508>/Constant Value'
                     *  Logic: '<S4491>/Logical'
                     *  Logic: '<S4491>/Logical1'
                     *  Logic: '<S4491>/Logical2'
                     *  RelationalOperator: '<S4502>/Comparison2'
                     *  RelationalOperator: '<S4503>/Comparison2'
                     *  RelationalOperator: '<S4504>/Comparison2'
                     *  RelationalOperator: '<S4505>/Comparison2'
                     *  RelationalOperator: '<S4506>/Comparison2'
                     *  RelationalOperator: '<S4507>/Comparison2'
                     *  RelationalOperator: '<S4508>/Comparison2'
                     *  Selector: '<S3952>/Selector28'
                     *  Selector: '<S4441>/Selector4'
                     */
                    VDDR_ac_B.Merge_fqn[0] = ((((((rtb_Merge_jo > 0.0001F) &&
                        (rtb_Merge1_hy < 0.0001F)) && (rtb_Merge_kc < 0.0001F)) ||
                        (((rtb_Merge_jo < 0.0001F) && (rtb_Merge1_hy < 0.0001F))
                         && (rtb_Merge_kc > 0.0001F))) && (fabsf
                        (rtb_TmpSignalConversionAtSel_jx[3]) < 0.0001F)) &&
                        (rtb_TmpSignalConversionAtVaTS_e[1]));

                    /* Abs: '<S4514>/Abs' incorporates:
                     *  Abs: '<S4510>/Abs'
                     *  Constant: '<S3952>/Constant Value3'
                     *  Selector: '<S3952>/Selector3'
                     */
                    rtb_Merge_jo = fabsf(rtb_TmpSignalConversionAtSel_a5[0]);

                    /* Abs: '<S4513>/Abs' incorporates:
                     *  Abs: '<S4511>/Abs'
                     *  Constant: '<S3952>/Constant Value9'
                     *  Selector: '<S3952>/Selector9'
                     */
                    rtb_Merge1_hy = fabsf(rtb_TmpSignalConversionAtSel_a5[1]);

                    /* Abs: '<S4509>/Abs' incorporates:
                     *  Abs: '<S4515>/Abs'
                     *  Constant: '<S3952>/Constant Value15'
                     *  Selector: '<S3952>/Selector17'
                     */
                    rtb_Merge_kc = fabsf(rtb_TmpSignalConversionAtSel_a5[2]);

                    /* Logic: '<S4492>/Logical3' incorporates:
                     *  Abs: '<S4509>/Abs'
                     *  Abs: '<S4512>/Abs'
                     *  Abs: '<S4513>/Abs'
                     *  Abs: '<S4514>/Abs'
                     *  Constant: '<S3952>/Constant Value33'
                     *  Constant: '<S4441>/Constant Value19'
                     *  Constant: '<S4509>/Constant Value'
                     *  Constant: '<S4510>/Constant Value'
                     *  Constant: '<S4511>/Constant Value'
                     *  Constant: '<S4512>/Constant Value'
                     *  Constant: '<S4513>/Constant Value'
                     *  Constant: '<S4514>/Constant Value'
                     *  Constant: '<S4515>/Constant Value'
                     *  Logic: '<S4492>/Logical'
                     *  Logic: '<S4492>/Logical1'
                     *  Logic: '<S4492>/Logical2'
                     *  RelationalOperator: '<S4509>/Comparison2'
                     *  RelationalOperator: '<S4510>/Comparison2'
                     *  RelationalOperator: '<S4511>/Comparison2'
                     *  RelationalOperator: '<S4512>/Comparison2'
                     *  RelationalOperator: '<S4513>/Comparison2'
                     *  RelationalOperator: '<S4514>/Comparison2'
                     *  RelationalOperator: '<S4515>/Comparison2'
                     *  Selector: '<S3952>/Selector33'
                     *  Selector: '<S4441>/Selector19'
                     */
                    VDDR_ac_B.Merge_fqn[2] = ((((((rtb_Merge_jo > 0.0001F) &&
                        (rtb_Merge1_hy < 0.0001F)) && (rtb_Merge_kc < 0.0001F)) ||
                        (((rtb_Merge_jo < 0.0001F) && (rtb_Merge1_hy < 0.0001F))
                         && (rtb_Merge_kc > 0.0001F))) && (fabsf
                        (rtb_TmpSignalConversionAtSel_a5[3]) < 0.0001F)) &&
                        (rtb_TmpSignalConversionAtVaTS_e[3]));

                    /* Abs: '<S4521>/Abs' incorporates:
                     *  Abs: '<S4517>/Abs'
                     *  Constant: '<S3952>/Constant Value4'
                     *  Selector: '<S3952>/Selector4'
                     */
                    rtb_Merge_jo = fabsf(rtb_TmpSignalConversionAtSele_g[0]);

                    /* Abs: '<S4520>/Abs' incorporates:
                     *  Abs: '<S4518>/Abs'
                     *  Constant: '<S3952>/Constant Value10'
                     *  Selector: '<S3952>/Selector10'
                     */
                    rtb_Merge1_hy = fabsf(rtb_TmpSignalConversionAtSele_g[1]);

                    /* Abs: '<S4516>/Abs' incorporates:
                     *  Abs: '<S4522>/Abs'
                     *  Constant: '<S3952>/Constant Value16'
                     *  Selector: '<S3952>/Selector12'
                     */
                    rtb_Merge_kc = fabsf(rtb_TmpSignalConversionAtSele_g[2]);

                    /* Logic: '<S4493>/Logical3' incorporates:
                     *  Abs: '<S4516>/Abs'
                     *  Abs: '<S4519>/Abs'
                     *  Abs: '<S4520>/Abs'
                     *  Abs: '<S4521>/Abs'
                     *  Constant: '<S3952>/Constant Value34'
                     *  Constant: '<S4441>/Constant Value24'
                     *  Constant: '<S4516>/Constant Value'
                     *  Constant: '<S4517>/Constant Value'
                     *  Constant: '<S4518>/Constant Value'
                     *  Constant: '<S4519>/Constant Value'
                     *  Constant: '<S4520>/Constant Value'
                     *  Constant: '<S4521>/Constant Value'
                     *  Constant: '<S4522>/Constant Value'
                     *  Logic: '<S4493>/Logical'
                     *  Logic: '<S4493>/Logical1'
                     *  Logic: '<S4493>/Logical2'
                     *  RelationalOperator: '<S4516>/Comparison2'
                     *  RelationalOperator: '<S4517>/Comparison2'
                     *  RelationalOperator: '<S4518>/Comparison2'
                     *  RelationalOperator: '<S4519>/Comparison2'
                     *  RelationalOperator: '<S4520>/Comparison2'
                     *  RelationalOperator: '<S4521>/Comparison2'
                     *  RelationalOperator: '<S4522>/Comparison2'
                     *  Selector: '<S3952>/Selector24'
                     *  Selector: '<S4441>/Selector24'
                     */
                    VDDR_ac_B.Merge_fqn[3] = ((((((rtb_Merge_jo > 0.0001F) &&
                        (rtb_Merge1_hy < 0.0001F)) && (rtb_Merge_kc < 0.0001F)) ||
                        (((rtb_Merge_jo < 0.0001F) && (rtb_Merge1_hy < 0.0001F))
                         && (rtb_Merge_kc > 0.0001F))) && (fabsf
                        (rtb_TmpSignalConversionAtSele_g[3]) < 0.0001F)) &&
                        (rtb_TmpSignalConversionAtVaTS_e[4]));

                    /* Abs: '<S4528>/Abs' incorporates:
                     *  Abs: '<S4524>/Abs'
                     *  Constant: '<S3952>/Constant Value5'
                     *  Selector: '<S3952>/Selector5'
                     */
                    rtb_Merge_jo = fabsf(rtb_TmpSignalConversionAtSelect[0]);

                    /* Abs: '<S4527>/Abs' incorporates:
                     *  Abs: '<S4525>/Abs'
                     *  Constant: '<S3952>/Constant Value11'
                     *  Selector: '<S3952>/Selector11'
                     */
                    rtb_Merge1_hy = fabsf(rtb_TmpSignalConversionAtSelect[1]);

                    /* Abs: '<S4523>/Abs' incorporates:
                     *  Abs: '<S4529>/Abs'
                     *  Constant: '<S3952>/Constant Value17'
                     *  Selector: '<S3952>/Selector13'
                     */
                    rtb_Merge_kc = fabsf(rtb_TmpSignalConversionAtSelect[2]);

                    /* Logic: '<S4494>/Logical3' incorporates:
                     *  Abs: '<S4523>/Abs'
                     *  Abs: '<S4526>/Abs'
                     *  Abs: '<S4527>/Abs'
                     *  Abs: '<S4528>/Abs'
                     *  Constant: '<S3952>/Constant Value35'
                     *  Constant: '<S4441>/Constant Value29'
                     *  Constant: '<S4523>/Constant Value'
                     *  Constant: '<S4524>/Constant Value'
                     *  Constant: '<S4525>/Constant Value'
                     *  Constant: '<S4526>/Constant Value'
                     *  Constant: '<S4527>/Constant Value'
                     *  Constant: '<S4528>/Constant Value'
                     *  Constant: '<S4529>/Constant Value'
                     *  Logic: '<S4494>/Logical'
                     *  Logic: '<S4494>/Logical1'
                     *  Logic: '<S4494>/Logical2'
                     *  RelationalOperator: '<S4523>/Comparison2'
                     *  RelationalOperator: '<S4524>/Comparison2'
                     *  RelationalOperator: '<S4525>/Comparison2'
                     *  RelationalOperator: '<S4526>/Comparison2'
                     *  RelationalOperator: '<S4527>/Comparison2'
                     *  RelationalOperator: '<S4528>/Comparison2'
                     *  RelationalOperator: '<S4529>/Comparison2'
                     *  Selector: '<S3952>/Selector25'
                     *  Selector: '<S4441>/Selector29'
                     */
                    VDDR_ac_B.Merge_fqn[4] = ((((((rtb_Merge_jo > 0.0001F) &&
                        (rtb_Merge1_hy < 0.0001F)) && (rtb_Merge_kc < 0.0001F)) ||
                        (((rtb_Merge_jo < 0.0001F) && (rtb_Merge1_hy < 0.0001F))
                         && (rtb_Merge_kc > 0.0001F))) && (fabsf
                        (rtb_TmpSignalConversionAtSelect[3]) < 0.0001F)) &&
                        (rtb_TmpSignalConversionAtVaTS_e[5]));

                    /* Merge: '<S4434>/Merge1' incorporates:
                     *  Constant: '<S4441>/Constant Value5'
                     *  SignalConversion generated from: '<S4441>/Case'
                     */
                    rtb_Switch_is = 2U;

                    /* End of Outputs for SubSystem: '<S4434>/CombineAC_CA' */
                }
                else if ((((uint32)rtb_Selector1_da) == CeTSXR_e_TbtoTc) ||
                         (((uint32)rtb_Selector1_da) == CeTSXR_e_TctoTb))
                {
                    /* Outputs for IfAction SubSystem: '<S4434>/CombineBC_CB' incorporates:
                     *  ActionPort: '<S4442>/Action Port'
                     */
                    /* Abs: '<S4535>/Abs' incorporates:
                     *  Abs: '<S4537>/Abs'
                     *  Constant: '<S3952>/Constant Value1'
                     *  Selector: '<S3952>/Selector1'
                     */
                    rtb_Merge_jo = fabsf(rtb_TmpSignalConversionAtSel_jx[0]);

                    /* Abs: '<S4540>/Abs' incorporates:
                     *  Abs: '<S4538>/Abs'
                     *  Constant: '<S3952>/Constant Value7'
                     *  Selector: '<S3952>/Selector7'
                     */
                    rtb_Merge1_hy = fabsf(rtb_TmpSignalConversionAtSel_jx[1]);

                    /* Abs: '<S4536>/Abs' incorporates:
                     *  Abs: '<S4541>/Abs'
                     *  Constant: '<S3952>/Constant Value12'
                     *  Selector: '<S3952>/Selector15'
                     */
                    rtb_Merge_kc = fabsf(rtb_TmpSignalConversionAtSel_jx[2]);

                    /* Logic: '<S4530>/Logical3' incorporates:
                     *  Abs: '<S4535>/Abs'
                     *  Abs: '<S4536>/Abs'
                     *  Abs: '<S4539>/Abs'
                     *  Abs: '<S4540>/Abs'
                     *  Constant: '<S3952>/Constant Value30'
                     *  Constant: '<S4442>/Constant Value4'
                     *  Constant: '<S4535>/Constant Value'
                     *  Constant: '<S4536>/Constant Value'
                     *  Constant: '<S4537>/Constant Value'
                     *  Constant: '<S4538>/Constant Value'
                     *  Constant: '<S4539>/Constant Value'
                     *  Constant: '<S4540>/Constant Value'
                     *  Constant: '<S4541>/Constant Value'
                     *  Logic: '<S4530>/Logical'
                     *  Logic: '<S4530>/Logical1'
                     *  Logic: '<S4530>/Logical2'
                     *  RelationalOperator: '<S4535>/Comparison2'
                     *  RelationalOperator: '<S4536>/Comparison2'
                     *  RelationalOperator: '<S4537>/Comparison2'
                     *  RelationalOperator: '<S4538>/Comparison2'
                     *  RelationalOperator: '<S4539>/Comparison2'
                     *  RelationalOperator: '<S4540>/Comparison2'
                     *  RelationalOperator: '<S4541>/Comparison2'
                     *  Selector: '<S3952>/Selector28'
                     *  Selector: '<S4442>/Selector4'
                     */
                    VDDR_ac_B.Merge_fqn[0] = ((((((rtb_Merge_jo < 0.0001F) &&
                        (rtb_Merge1_hy > 0.0001F)) && (rtb_Merge_kc < 0.0001F)) ||
                        (((rtb_Merge_jo < 0.0001F) && (rtb_Merge1_hy < 0.0001F))
                         && (rtb_Merge_kc > 0.0001F))) && (fabsf
                        (rtb_TmpSignalConversionAtSel_jx[3]) < 0.0001F)) &&
                        (rtb_TmpSignalConversionAtVaTS_e[1]));

                    /* Abs: '<S4542>/Abs' incorporates:
                     *  Abs: '<S4544>/Abs'
                     *  Constant: '<S3952>/Constant Value2'
                     *  Selector: '<S3952>/Selector2'
                     */
                    rtb_Merge_jo = fabsf(rtb_TmpSignalConversionAtSel_md[0]);

                    /* Abs: '<S4547>/Abs' incorporates:
                     *  Abs: '<S4545>/Abs'
                     *  Constant: '<S3952>/Constant Value8'
                     *  Selector: '<S3952>/Selector8'
                     */
                    rtb_Merge1_hy = fabsf(rtb_TmpSignalConversionAtSel_md[1]);

                    /* Abs: '<S4543>/Abs' incorporates:
                     *  Abs: '<S4548>/Abs'
                     *  Constant: '<S3952>/Constant Value13'
                     *  Selector: '<S3952>/Selector16'
                     */
                    rtb_Merge_kc = fabsf(rtb_TmpSignalConversionAtSel_md[2]);

                    /* Logic: '<S4531>/Logical3' incorporates:
                     *  Abs: '<S4542>/Abs'
                     *  Abs: '<S4543>/Abs'
                     *  Abs: '<S4546>/Abs'
                     *  Abs: '<S4547>/Abs'
                     *  Constant: '<S3952>/Constant Value31'
                     *  Constant: '<S4442>/Constant Value14'
                     *  Constant: '<S4542>/Constant Value'
                     *  Constant: '<S4543>/Constant Value'
                     *  Constant: '<S4544>/Constant Value'
                     *  Constant: '<S4545>/Constant Value'
                     *  Constant: '<S4546>/Constant Value'
                     *  Constant: '<S4547>/Constant Value'
                     *  Constant: '<S4548>/Constant Value'
                     *  Logic: '<S4531>/Logical'
                     *  Logic: '<S4531>/Logical1'
                     *  Logic: '<S4531>/Logical2'
                     *  RelationalOperator: '<S4542>/Comparison2'
                     *  RelationalOperator: '<S4543>/Comparison2'
                     *  RelationalOperator: '<S4544>/Comparison2'
                     *  RelationalOperator: '<S4545>/Comparison2'
                     *  RelationalOperator: '<S4546>/Comparison2'
                     *  RelationalOperator: '<S4547>/Comparison2'
                     *  RelationalOperator: '<S4548>/Comparison2'
                     *  Selector: '<S3952>/Selector29'
                     *  Selector: '<S4442>/Selector14'
                     */
                    VDDR_ac_B.Merge_fqn[1] = ((((((rtb_Merge_jo < 0.0001F) &&
                        (rtb_Merge1_hy > 0.0001F)) && (rtb_Merge_kc < 0.0001F)) ||
                        (((rtb_Merge_jo < 0.0001F) && (rtb_Merge1_hy < 0.0001F))
                         && (rtb_Merge_kc > 0.0001F))) && (fabsf
                        (rtb_TmpSignalConversionAtSel_md[3]) < 0.0001F)) &&
                        (rtb_TmpSignalConversionAtVaTS_e[2]));

                    /* Abs: '<S4549>/Abs' incorporates:
                     *  Abs: '<S4551>/Abs'
                     *  Constant: '<S3952>/Constant Value3'
                     *  Selector: '<S3952>/Selector3'
                     */
                    rtb_Merge_jo = fabsf(rtb_TmpSignalConversionAtSel_a5[0]);

                    /* Abs: '<S4554>/Abs' incorporates:
                     *  Abs: '<S4552>/Abs'
                     *  Constant: '<S3952>/Constant Value9'
                     *  Selector: '<S3952>/Selector9'
                     */
                    rtb_Merge1_hy = fabsf(rtb_TmpSignalConversionAtSel_a5[1]);

                    /* Abs: '<S4550>/Abs' incorporates:
                     *  Abs: '<S4555>/Abs'
                     *  Constant: '<S3952>/Constant Value15'
                     *  Selector: '<S3952>/Selector17'
                     */
                    rtb_Merge_kc = fabsf(rtb_TmpSignalConversionAtSel_a5[2]);

                    /* Logic: '<S4532>/Logical3' incorporates:
                     *  Abs: '<S4549>/Abs'
                     *  Abs: '<S4550>/Abs'
                     *  Abs: '<S4553>/Abs'
                     *  Abs: '<S4554>/Abs'
                     *  Constant: '<S3952>/Constant Value33'
                     *  Constant: '<S4442>/Constant Value19'
                     *  Constant: '<S4549>/Constant Value'
                     *  Constant: '<S4550>/Constant Value'
                     *  Constant: '<S4551>/Constant Value'
                     *  Constant: '<S4552>/Constant Value'
                     *  Constant: '<S4553>/Constant Value'
                     *  Constant: '<S4554>/Constant Value'
                     *  Constant: '<S4555>/Constant Value'
                     *  Logic: '<S4532>/Logical'
                     *  Logic: '<S4532>/Logical1'
                     *  Logic: '<S4532>/Logical2'
                     *  RelationalOperator: '<S4549>/Comparison2'
                     *  RelationalOperator: '<S4550>/Comparison2'
                     *  RelationalOperator: '<S4551>/Comparison2'
                     *  RelationalOperator: '<S4552>/Comparison2'
                     *  RelationalOperator: '<S4553>/Comparison2'
                     *  RelationalOperator: '<S4554>/Comparison2'
                     *  RelationalOperator: '<S4555>/Comparison2'
                     *  Selector: '<S3952>/Selector33'
                     *  Selector: '<S4442>/Selector19'
                     */
                    VDDR_ac_B.Merge_fqn[2] = ((((((rtb_Merge_jo < 0.0001F) &&
                        (rtb_Merge1_hy > 0.0001F)) && (rtb_Merge_kc < 0.0001F)) ||
                        (((rtb_Merge_jo < 0.0001F) && (rtb_Merge1_hy < 0.0001F))
                         && (rtb_Merge_kc > 0.0001F))) && (fabsf
                        (rtb_TmpSignalConversionAtSel_a5[3]) < 0.0001F)) &&
                        (rtb_TmpSignalConversionAtVaTS_e[3]));

                    /* Abs: '<S4556>/Abs' incorporates:
                     *  Abs: '<S4558>/Abs'
                     *  Constant: '<S3952>/Constant Value4'
                     *  Selector: '<S3952>/Selector4'
                     */
                    rtb_Merge_jo = fabsf(rtb_TmpSignalConversionAtSele_g[0]);

                    /* Abs: '<S4561>/Abs' incorporates:
                     *  Abs: '<S4559>/Abs'
                     *  Constant: '<S3952>/Constant Value10'
                     *  Selector: '<S3952>/Selector10'
                     */
                    rtb_Merge1_hy = fabsf(rtb_TmpSignalConversionAtSele_g[1]);

                    /* Abs: '<S4557>/Abs' incorporates:
                     *  Abs: '<S4562>/Abs'
                     *  Constant: '<S3952>/Constant Value16'
                     *  Selector: '<S3952>/Selector12'
                     */
                    rtb_Merge_kc = fabsf(rtb_TmpSignalConversionAtSele_g[2]);

                    /* Logic: '<S4533>/Logical3' incorporates:
                     *  Abs: '<S4556>/Abs'
                     *  Abs: '<S4557>/Abs'
                     *  Abs: '<S4560>/Abs'
                     *  Abs: '<S4561>/Abs'
                     *  Constant: '<S3952>/Constant Value34'
                     *  Constant: '<S4442>/Constant Value24'
                     *  Constant: '<S4556>/Constant Value'
                     *  Constant: '<S4557>/Constant Value'
                     *  Constant: '<S4558>/Constant Value'
                     *  Constant: '<S4559>/Constant Value'
                     *  Constant: '<S4560>/Constant Value'
                     *  Constant: '<S4561>/Constant Value'
                     *  Constant: '<S4562>/Constant Value'
                     *  Logic: '<S4533>/Logical'
                     *  Logic: '<S4533>/Logical1'
                     *  Logic: '<S4533>/Logical2'
                     *  RelationalOperator: '<S4556>/Comparison2'
                     *  RelationalOperator: '<S4557>/Comparison2'
                     *  RelationalOperator: '<S4558>/Comparison2'
                     *  RelationalOperator: '<S4559>/Comparison2'
                     *  RelationalOperator: '<S4560>/Comparison2'
                     *  RelationalOperator: '<S4561>/Comparison2'
                     *  RelationalOperator: '<S4562>/Comparison2'
                     *  Selector: '<S3952>/Selector24'
                     *  Selector: '<S4442>/Selector24'
                     */
                    VDDR_ac_B.Merge_fqn[3] = ((((((rtb_Merge_jo < 0.0001F) &&
                        (rtb_Merge1_hy > 0.0001F)) && (rtb_Merge_kc < 0.0001F)) ||
                        (((rtb_Merge_jo < 0.0001F) && (rtb_Merge1_hy < 0.0001F))
                         && (rtb_Merge_kc > 0.0001F))) && (fabsf
                        (rtb_TmpSignalConversionAtSele_g[3]) < 0.0001F)) &&
                        (rtb_TmpSignalConversionAtVaTS_e[4]));

                    /* Abs: '<S4563>/Abs' incorporates:
                     *  Abs: '<S4565>/Abs'
                     *  Constant: '<S3952>/Constant Value5'
                     *  Selector: '<S3952>/Selector5'
                     */
                    rtb_Merge_jo = fabsf(rtb_TmpSignalConversionAtSelect[0]);

                    /* Abs: '<S4568>/Abs' incorporates:
                     *  Abs: '<S4566>/Abs'
                     *  Constant: '<S3952>/Constant Value11'
                     *  Selector: '<S3952>/Selector11'
                     */
                    rtb_Merge1_hy = fabsf(rtb_TmpSignalConversionAtSelect[1]);

                    /* Abs: '<S4564>/Abs' incorporates:
                     *  Abs: '<S4569>/Abs'
                     *  Constant: '<S3952>/Constant Value17'
                     *  Selector: '<S3952>/Selector13'
                     */
                    rtb_Merge_kc = fabsf(rtb_TmpSignalConversionAtSelect[2]);

                    /* Logic: '<S4534>/Logical3' incorporates:
                     *  Abs: '<S4563>/Abs'
                     *  Abs: '<S4564>/Abs'
                     *  Abs: '<S4567>/Abs'
                     *  Abs: '<S4568>/Abs'
                     *  Constant: '<S3952>/Constant Value35'
                     *  Constant: '<S4442>/Constant Value29'
                     *  Constant: '<S4563>/Constant Value'
                     *  Constant: '<S4564>/Constant Value'
                     *  Constant: '<S4565>/Constant Value'
                     *  Constant: '<S4566>/Constant Value'
                     *  Constant: '<S4567>/Constant Value'
                     *  Constant: '<S4568>/Constant Value'
                     *  Constant: '<S4569>/Constant Value'
                     *  Logic: '<S4534>/Logical'
                     *  Logic: '<S4534>/Logical1'
                     *  Logic: '<S4534>/Logical2'
                     *  RelationalOperator: '<S4563>/Comparison2'
                     *  RelationalOperator: '<S4564>/Comparison2'
                     *  RelationalOperator: '<S4565>/Comparison2'
                     *  RelationalOperator: '<S4566>/Comparison2'
                     *  RelationalOperator: '<S4567>/Comparison2'
                     *  RelationalOperator: '<S4568>/Comparison2'
                     *  RelationalOperator: '<S4569>/Comparison2'
                     *  Selector: '<S3952>/Selector25'
                     *  Selector: '<S4442>/Selector29'
                     */
                    VDDR_ac_B.Merge_fqn[4] = ((((((rtb_Merge_jo < 0.0001F) &&
                        (rtb_Merge1_hy > 0.0001F)) && (rtb_Merge_kc < 0.0001F)) ||
                        (((rtb_Merge_jo < 0.0001F) && (rtb_Merge1_hy < 0.0001F))
                         && (rtb_Merge_kc > 0.0001F))) && (fabsf
                        (rtb_TmpSignalConversionAtSelect[3]) < 0.0001F)) &&
                        (rtb_TmpSignalConversionAtVaTS_e[5]));

                    /* Merge: '<S4434>/Merge1' incorporates:
                     *  Constant: '<S4442>/Constant Value5'
                     *  SignalConversion generated from: '<S4442>/Case'
                     */
                    rtb_Switch_is = 3U;

                    /* End of Outputs for SubSystem: '<S4434>/CombineBC_CB' */
                }
                else
                {
                    /* Outputs for IfAction SubSystem: '<S4434>/CombineBC_CB1' incorporates:
                     *  ActionPort: '<S4443>/Action Port'
                     */
                    /* Merge: '<S4434>/Merge' incorporates:
                     *  Constant: '<S4443>/FALSE Constant'
                     *  Constant: '<S4443>/FALSE Constant1'
                     *  Constant: '<S4443>/FALSE Constant2'
                     *  Constant: '<S4443>/FALSE Constant3'
                     *  Constant: '<S4443>/FALSE Constant4'
                     *  SignalConversion generated from: '<S4443>/BooleanForCubCnst'
                     */
                    VDDR_ac_B.Merge_fqn[0] = false;
                    VDDR_ac_B.Merge_fqn[1] = false;
                    VDDR_ac_B.Merge_fqn[2] = false;
                    VDDR_ac_B.Merge_fqn[3] = false;
                    VDDR_ac_B.Merge_fqn[4] = false;

                    /* Merge: '<S4434>/Merge1' incorporates:
                     *  Constant: '<S4443>/Constant Value5'
                     *  SignalConversion generated from: '<S4443>/Case'
                     */
                    rtb_Switch_is = 22U;

                    /* End of Outputs for SubSystem: '<S4434>/CombineBC_CB1' */
                }

                /* End of If: '<S4434>/If1' */

                /* SwitchCase: '<S4438>/Switch_Case' */
                switch (rtb_Switch_is)
                {
                  case 1:
                    /* Outputs for IfAction SubSystem: '<S4438>/CombMtrAB_BA' incorporates:
                     *  ActionPort: '<S4770>/Action Port'
                     */
                    /* Merge: '<S4438>/Merge' incorporates:
                     *  Constant: '<S3952>/Constant Value1'
                     *  Constant: '<S3952>/Constant Value2'
                     *  Constant: '<S3952>/Constant Value3'
                     *  Constant: '<S3952>/Constant Value4'
                     *  Constant: '<S3952>/Constant Value5'
                     *  Inport: '<S4770>/TmxFromTaArray'
                     *  Selector: '<S3952>/Selector1'
                     *  Selector: '<S3952>/Selector2'
                     *  Selector: '<S3952>/Selector3'
                     *  Selector: '<S3952>/Selector4'
                     *  Selector: '<S3952>/Selector5'
                     */
                    rtb_Merge_jo = rtb_TmpSignalConversionAtSel_jx[0];
                    rtb_TmpSignalConversionAtSel__3 =
                        rtb_TmpSignalConversionAtSel_md[0];
                    rtb_TmpSignalConversionAtSel__2 =
                        rtb_TmpSignalConversionAtSel_a5[0];
                    rtb_TmpSignalConversionAtSel__1 =
                        rtb_TmpSignalConversionAtSele_g[0];
                    rtb_TmpSignalConversionAtSel__0 =
                        rtb_TmpSignalConversionAtSelect[0];

                    /* Merge: '<S4438>/Merge1' incorporates:
                     *  Constant: '<S3952>/Constant Value10'
                     *  Constant: '<S3952>/Constant Value11'
                     *  Constant: '<S3952>/Constant Value7'
                     *  Constant: '<S3952>/Constant Value8'
                     *  Constant: '<S3952>/Constant Value9'
                     *  Inport: '<S4770>/TmxFromTbArray'
                     *  Selector: '<S3952>/Selector10'
                     *  Selector: '<S3952>/Selector11'
                     *  Selector: '<S3952>/Selector7'
                     *  Selector: '<S3952>/Selector8'
                     *  Selector: '<S3952>/Selector9'
                     */
                    rtb_TmpSignalConversionAtSe_l_4 =
                        rtb_TmpSignalConversionAtSel_jx[1];
                    rtb_TmpSignalConversionAtSe_l_3 =
                        rtb_TmpSignalConversionAtSel_md[1];
                    rtb_TmpSignalConversionAtSe_l_2 =
                        rtb_TmpSignalConversionAtSel_a5[1];
                    rtb_TmpSignalConversionAtSe_l_1 =
                        rtb_TmpSignalConversionAtSele_g[1];
                    rtb_TmpSignalConversionAtSe_l_0 =
                        rtb_TmpSignalConversionAtSelect[1];

                    /* Merge: '<S4438>/Merge2' incorporates:
                     *  Inport: '<S4770>/TaMin'
                     */
                    rtb_Merge1_pne = rtb_TmpSignalConversionAtVeOITR;

                    /* Merge: '<S4438>/Merge3' incorporates:
                     *  Inport: '<S4770>/TaMax'
                     */
                    rtb_Merge_k0 = rtb_TmpSignalConversionAtVeOI_p;

                    /* Merge: '<S4438>/Merge4' incorporates:
                     *  Inport: '<S4770>/TbMin'
                     */
                    rtb_Merge1_dj = rtb_TmpSignalConversionAtVeOI_i;

                    /* Merge: '<S4438>/Merge5' incorporates:
                     *  Inport: '<S4770>/TbMax'
                     */
                    rtb_Merge_eq = rtb_TmpSignalConversionAtVeOI_m;

                    /* End of Outputs for SubSystem: '<S4438>/CombMtrAB_BA' */
                    break;

                  case 2:
                    /* Outputs for IfAction SubSystem: '<S4438>/CombMtrAC_BC' incorporates:
                     *  ActionPort: '<S4771>/Action Port'
                     */
                    /* Merge: '<S4438>/Merge' incorporates:
                     *  Constant: '<S3952>/Constant Value1'
                     *  Constant: '<S3952>/Constant Value2'
                     *  Constant: '<S3952>/Constant Value3'
                     *  Constant: '<S3952>/Constant Value4'
                     *  Constant: '<S3952>/Constant Value5'
                     *  Inport: '<S4771>/TmxFromTaArray'
                     *  Selector: '<S3952>/Selector1'
                     *  Selector: '<S3952>/Selector2'
                     *  Selector: '<S3952>/Selector3'
                     *  Selector: '<S3952>/Selector4'
                     *  Selector: '<S3952>/Selector5'
                     */
                    rtb_Merge_jo = rtb_TmpSignalConversionAtSel_jx[0];
                    rtb_TmpSignalConversionAtSel__3 =
                        rtb_TmpSignalConversionAtSel_md[0];
                    rtb_TmpSignalConversionAtSel__2 =
                        rtb_TmpSignalConversionAtSel_a5[0];
                    rtb_TmpSignalConversionAtSel__1 =
                        rtb_TmpSignalConversionAtSele_g[0];
                    rtb_TmpSignalConversionAtSel__0 =
                        rtb_TmpSignalConversionAtSelect[0];

                    /* Merge: '<S4438>/Merge1' incorporates:
                     *  Constant: '<S3952>/Constant Value12'
                     *  Constant: '<S3952>/Constant Value13'
                     *  Constant: '<S3952>/Constant Value15'
                     *  Constant: '<S3952>/Constant Value16'
                     *  Constant: '<S3952>/Constant Value17'
                     *  Inport: '<S4771>/TmxFromTcArray'
                     *  Selector: '<S3952>/Selector12'
                     *  Selector: '<S3952>/Selector13'
                     *  Selector: '<S3952>/Selector15'
                     *  Selector: '<S3952>/Selector16'
                     *  Selector: '<S3952>/Selector17'
                     */
                    rtb_TmpSignalConversionAtSe_l_4 =
                        rtb_TmpSignalConversionAtSel_jx[2];
                    rtb_TmpSignalConversionAtSe_l_3 =
                        rtb_TmpSignalConversionAtSel_md[2];
                    rtb_TmpSignalConversionAtSe_l_2 =
                        rtb_TmpSignalConversionAtSel_a5[2];
                    rtb_TmpSignalConversionAtSe_l_1 =
                        rtb_TmpSignalConversionAtSele_g[2];
                    rtb_TmpSignalConversionAtSe_l_0 =
                        rtb_TmpSignalConversionAtSelect[2];

                    /* Merge: '<S4438>/Merge2' incorporates:
                     *  Inport: '<S4771>/TaMin'
                     */
                    rtb_Merge1_pne = rtb_TmpSignalConversionAtVeOITR;

                    /* Merge: '<S4438>/Merge3' incorporates:
                     *  Inport: '<S4771>/TaMax'
                     */
                    rtb_Merge_k0 = rtb_TmpSignalConversionAtVeOI_p;

                    /* Merge: '<S4438>/Merge4' incorporates:
                     *  Inport: '<S4771>/TcMin'
                     */
                    rtb_Merge1_dj = rtb_VM_Conditional_Signal_VeMTQ;

                    /* Merge: '<S4438>/Merge5' incorporates:
                     *  Inport: '<S4771>/TcMax'
                     */
                    rtb_Merge_eq = rtb_VM_Conditional_Signal_VeM_l;

                    /* End of Outputs for SubSystem: '<S4438>/CombMtrAC_BC' */
                    break;

                  case 3:
                    /* Outputs for IfAction SubSystem: '<S4438>/CombMtrBC_CB' incorporates:
                     *  ActionPort: '<S4772>/Action Port'
                     */
                    /* Merge: '<S4438>/Merge' incorporates:
                     *  Constant: '<S3952>/Constant Value10'
                     *  Constant: '<S3952>/Constant Value11'
                     *  Constant: '<S3952>/Constant Value7'
                     *  Constant: '<S3952>/Constant Value8'
                     *  Constant: '<S3952>/Constant Value9'
                     *  Inport: '<S4772>/TmxFromTbArray'
                     *  Selector: '<S3952>/Selector10'
                     *  Selector: '<S3952>/Selector11'
                     *  Selector: '<S3952>/Selector7'
                     *  Selector: '<S3952>/Selector8'
                     *  Selector: '<S3952>/Selector9'
                     */
                    rtb_Merge_jo = rtb_TmpSignalConversionAtSel_jx[1];
                    rtb_TmpSignalConversionAtSel__3 =
                        rtb_TmpSignalConversionAtSel_md[1];
                    rtb_TmpSignalConversionAtSel__2 =
                        rtb_TmpSignalConversionAtSel_a5[1];
                    rtb_TmpSignalConversionAtSel__1 =
                        rtb_TmpSignalConversionAtSele_g[1];
                    rtb_TmpSignalConversionAtSel__0 =
                        rtb_TmpSignalConversionAtSelect[1];

                    /* Merge: '<S4438>/Merge1' incorporates:
                     *  Constant: '<S3952>/Constant Value12'
                     *  Constant: '<S3952>/Constant Value13'
                     *  Constant: '<S3952>/Constant Value15'
                     *  Constant: '<S3952>/Constant Value16'
                     *  Constant: '<S3952>/Constant Value17'
                     *  Inport: '<S4772>/TmxFromTcArray'
                     *  Selector: '<S3952>/Selector12'
                     *  Selector: '<S3952>/Selector13'
                     *  Selector: '<S3952>/Selector15'
                     *  Selector: '<S3952>/Selector16'
                     *  Selector: '<S3952>/Selector17'
                     */
                    rtb_TmpSignalConversionAtSe_l_4 =
                        rtb_TmpSignalConversionAtSel_jx[2];
                    rtb_TmpSignalConversionAtSe_l_3 =
                        rtb_TmpSignalConversionAtSel_md[2];
                    rtb_TmpSignalConversionAtSe_l_2 =
                        rtb_TmpSignalConversionAtSel_a5[2];
                    rtb_TmpSignalConversionAtSe_l_1 =
                        rtb_TmpSignalConversionAtSele_g[2];
                    rtb_TmpSignalConversionAtSe_l_0 =
                        rtb_TmpSignalConversionAtSelect[2];

                    /* Merge: '<S4438>/Merge2' incorporates:
                     *  Inport: '<S4772>/TbMin'
                     */
                    rtb_Merge1_pne = rtb_TmpSignalConversionAtVeOI_i;

                    /* Merge: '<S4438>/Merge3' incorporates:
                     *  Inport: '<S4772>/TbMax'
                     */
                    rtb_Merge_k0 = rtb_TmpSignalConversionAtVeOI_m;

                    /* Merge: '<S4438>/Merge4' incorporates:
                     *  Inport: '<S4772>/TcMin'
                     */
                    rtb_Merge1_dj = rtb_VM_Conditional_Signal_VeMTQ;

                    /* Merge: '<S4438>/Merge5' incorporates:
                     *  Inport: '<S4772>/TcMax'
                     */
                    rtb_Merge_eq = rtb_VM_Conditional_Signal_VeM_l;

                    /* End of Outputs for SubSystem: '<S4438>/CombMtrBC_CB' */
                    break;

                  default:
                    /* Outputs for IfAction SubSystem: '<S4438>/ELSE' incorporates:
                     *  ActionPort: '<S4773>/Action Port'
                     */
                    /* Merge: '<S4438>/Merge' incorporates:
                     *  Constant: '<S3952>/Constant Value1'
                     *  Constant: '<S3952>/Constant Value2'
                     *  Constant: '<S3952>/Constant Value3'
                     *  Constant: '<S3952>/Constant Value4'
                     *  Constant: '<S3952>/Constant Value5'
                     *  Inport: '<S4773>/Coeff1ArrayIn'
                     *  Selector: '<S3952>/Selector1'
                     *  Selector: '<S3952>/Selector2'
                     *  Selector: '<S3952>/Selector3'
                     *  Selector: '<S3952>/Selector4'
                     *  Selector: '<S3952>/Selector5'
                     */
                    rtb_Merge_jo = rtb_TmpSignalConversionAtSel_jx[0];
                    rtb_TmpSignalConversionAtSel__3 =
                        rtb_TmpSignalConversionAtSel_md[0];
                    rtb_TmpSignalConversionAtSel__2 =
                        rtb_TmpSignalConversionAtSel_a5[0];
                    rtb_TmpSignalConversionAtSel__1 =
                        rtb_TmpSignalConversionAtSele_g[0];
                    rtb_TmpSignalConversionAtSel__0 =
                        rtb_TmpSignalConversionAtSelect[0];

                    /* Merge: '<S4438>/Merge1' incorporates:
                     *  Constant: '<S3952>/Constant Value10'
                     *  Constant: '<S3952>/Constant Value11'
                     *  Constant: '<S3952>/Constant Value7'
                     *  Constant: '<S3952>/Constant Value8'
                     *  Constant: '<S3952>/Constant Value9'
                     *  Inport: '<S4773>/Coeff2ArrayIn'
                     *  Selector: '<S3952>/Selector10'
                     *  Selector: '<S3952>/Selector11'
                     *  Selector: '<S3952>/Selector7'
                     *  Selector: '<S3952>/Selector8'
                     *  Selector: '<S3952>/Selector9'
                     */
                    rtb_TmpSignalConversionAtSe_l_4 =
                        rtb_TmpSignalConversionAtSel_jx[1];
                    rtb_TmpSignalConversionAtSe_l_3 =
                        rtb_TmpSignalConversionAtSel_md[1];
                    rtb_TmpSignalConversionAtSe_l_2 =
                        rtb_TmpSignalConversionAtSel_a5[1];
                    rtb_TmpSignalConversionAtSe_l_1 =
                        rtb_TmpSignalConversionAtSele_g[1];
                    rtb_TmpSignalConversionAtSe_l_0 =
                        rtb_TmpSignalConversionAtSelect[1];

                    /* Merge: '<S4438>/Merge2' incorporates:
                     *  Constant: '<S4773>/Constant Value1'
                     *  SignalConversion generated from: '<S4773>/Mtr1LimMin'
                     */
                    rtb_Merge1_pne = 0.0F;

                    /* Merge: '<S4438>/Merge3' incorporates:
                     *  Constant: '<S4773>/Constant Value2'
                     *  SignalConversion generated from: '<S4773>/Mtr1LimMax'
                     */
                    rtb_Merge_k0 = 0.0F;

                    /* Merge: '<S4438>/Merge4' incorporates:
                     *  Constant: '<S4773>/Constant Value3'
                     *  SignalConversion generated from: '<S4773>/Mtr2LimMin'
                     */
                    rtb_Merge1_dj = 0.0F;

                    /* Merge: '<S4438>/Merge5' incorporates:
                     *  Constant: '<S4773>/Constant Value4'
                     *  SignalConversion generated from: '<S4773>/Mtr2LimMax'
                     */
                    rtb_Merge_eq = 0.0F;

                    /* End of Outputs for SubSystem: '<S4438>/ELSE' */
                    break;
                }

                /* End of SwitchCase: '<S4438>/Switch_Case' */

                /* Merge: '<S4679>/Merge1' incorporates:
                 *  Abs: '<S4575>/Abs1'
                 *  Selector: '<S4435>/Selector'
                 */
                rtb_Merge_kc = fabsf(rtb_Merge_jo);

                /* Logic: '<S4575>/Logical' incorporates:
                 *  Constant: '<S4435>/Constant Value4'
                 *  Constant: '<S4632>/Calib'
                 *  RelationalOperator: '<S4575>/Greater Than or Equal '
                 *  Selector: '<S4435>/Selector4'
                 */
                rtb_Comparison2_eh = ((VDDR_ac_B.Merge_fqn[0]) && (rtb_Merge_kc >=
                                       ((float32)
                                        Rte_Prm_KeOPTR_k_NonZeroCoeffThrshld_Pos_KeOPTR_k_NonZeroCoeffThrshld_Pos
                                        ())));

                /* If: '<S4575>/If' incorporates:
                 *  Constant: '<S3952>/Constant Value18'
                 *  Constant: '<S3952>/Constant Value24'
                 *  Selector: '<S3591>/Tmx'
                 *  Selector: '<S3952>/Selector21'
                 *  Selector: '<S3952>/Selector30'
                 *  Selector: '<S4435>/Selector'
                 */
                if (rtb_Comparison2_eh)
                {
                    /* Outputs for IfAction SubSystem: '<S4575>/KNEQ0' incorporates:
                     *  ActionPort: '<S4631>/Action Port'
                     */
                    VDDR_ac_KNEQ0(rtb_Merge_jo, rtb_VM_Conditional_Signal_Colum
                                  [1], rtb_TmpSignalConversionAtSel_jx[4],
                                  rtb_TmpSignalConversionAtSel_jx[5],
                                  &rtb_Merge1_io, &rtb_Merge_kc);

                    /* End of Outputs for SubSystem: '<S4575>/KNEQ0' */
                }
                else
                {
                    /* Outputs for IfAction SubSystem: '<S4575>/KEQ0' incorporates:
                     *  ActionPort: '<S4630>/Action Port'
                     */
                    VDDR_ac_KEQ0(&rtb_Merge1_io, &rtb_Merge_kc);

                    /* End of Outputs for SubSystem: '<S4575>/KEQ0' */
                }

                /* End of If: '<S4575>/If' */

                /* MinMax: '<S4571>/MinMax4' */
                rtb_Merge1_mn = fmaxf(rtb_Merge1_pne, rtb_Merge1_io);

                /* MinMax: '<S4571>/MinMax5' */
                rtb_Merge_kc = fminf(rtb_Merge_k0, rtb_Merge_kc);

                /* If: '<S4571>/If1' */
                if (rtb_Merge1_mn > rtb_Merge_kc)
                {
                    /* Outputs for IfAction SubSystem: '<S4571>/NoIntersection' incorporates:
                     *  ActionPort: '<S4591>/Action Port'
                     */
                    VDDR_ac_NoIntersection(rtb_Merge1_pne, rtb_Merge_k0,
                                           rtb_Merge1_io, &rtb_Comparison2_pur,
                                           &rtb_Merge_jo, &rtb_Merge1_hy);

                    /* End of Outputs for SubSystem: '<S4571>/NoIntersection' */
                }
                else
                {
                    /* Outputs for IfAction SubSystem: '<S4571>/Intersection' incorporates:
                     *  ActionPort: '<S4590>/Action Port'
                     */
                    VDDR_ac_Intersection(rtb_Merge1_mn, rtb_Merge_kc,
                                         &rtb_Comparison2_pur, &rtb_Merge_jo,
                                         &rtb_Merge1_hy);

                    /* End of Outputs for SubSystem: '<S4571>/Intersection' */
                }

                /* End of If: '<S4571>/If1' */

                /* Merge: '<S4679>/Merge1' incorporates:
                 *  Abs: '<S4576>/Abs1'
                 *  Selector: '<S4435>/Selector5'
                 */
                rtb_Merge_kc = fabsf(rtb_TmpSignalConversionAtSel__3);

                /* Logic: '<S4576>/Logical' incorporates:
                 *  Constant: '<S4435>/Constant Value9'
                 *  Constant: '<S4640>/Calib'
                 *  RelationalOperator: '<S4576>/Greater Than or Equal '
                 *  Selector: '<S4435>/Selector9'
                 */
                rtb_Comparison2_pur = ((VDDR_ac_B.Merge_fqn[1]) && (rtb_Merge_kc
                                        >= ((float32)
                    Rte_Prm_KeOPTR_k_NonZeroCoeffThrshld_Pos_KeOPTR_k_NonZeroCoeffThrshld_Pos
                    ())));

                /* If: '<S4576>/If' incorporates:
                 *  Constant: '<S3952>/Constant Value19'
                 *  Constant: '<S3952>/Constant Value25'
                 *  Selector: '<S3592>/Tmx'
                 *  Selector: '<S3952>/Selector22'
                 *  Selector: '<S3952>/Selector31'
                 *  Selector: '<S4435>/Selector5'
                 */
                if (rtb_Comparison2_pur)
                {
                    /* Outputs for IfAction SubSystem: '<S4576>/KNEQ0' incorporates:
                     *  ActionPort: '<S4639>/Action Port'
                     */
                    VDDR_ac_KNEQ0(rtb_TmpSignalConversionAtSel__3,
                                  rtb_VM_Conditional_Signal_Colum[2],
                                  rtb_TmpSignalConversionAtSel_md[4],
                                  rtb_TmpSignalConversionAtSel_md[5],
                                  &rtb_Merge1_io, &rtb_Merge_kc);

                    /* End of Outputs for SubSystem: '<S4576>/KNEQ0' */
                }
                else
                {
                    /* Outputs for IfAction SubSystem: '<S4576>/KEQ0' incorporates:
                     *  ActionPort: '<S4638>/Action Port'
                     */
                    VDDR_ac_KEQ0(&rtb_Merge1_io, &rtb_Merge_kc);

                    /* End of Outputs for SubSystem: '<S4576>/KEQ0' */
                }

                /* End of If: '<S4576>/If' */

                /* MinMax: '<S4570>/MinMax4' */
                rtb_Merge1_mn = fmaxf(rtb_Merge_jo, rtb_Merge1_io);

                /* MinMax: '<S4570>/MinMax5' */
                rtb_Merge_kc = fminf(rtb_Merge1_hy, rtb_Merge_kc);

                /* If: '<S4570>/If1' */
                if (rtb_Merge1_mn > rtb_Merge_kc)
                {
                    /* Outputs for IfAction SubSystem: '<S4570>/NoIntersection' incorporates:
                     *  ActionPort: '<S4581>/Action Port'
                     */
                    VDDR_ac_NoIntersection(rtb_Merge_jo, rtb_Merge1_hy,
                                           rtb_Merge1_io, &rtb_NotEqual1_el,
                                           &rtb_Merge1_pne, &rtb_Merge_k0);

                    /* End of Outputs for SubSystem: '<S4570>/NoIntersection' */
                }
                else
                {
                    /* Outputs for IfAction SubSystem: '<S4570>/Intersection' incorporates:
                     *  ActionPort: '<S4580>/Action Port'
                     */
                    VDDR_ac_Intersection(rtb_Merge1_mn, rtb_Merge_kc,
                                         &rtb_NotEqual1_el, &rtb_Merge1_pne,
                                         &rtb_Merge_k0);

                    /* End of Outputs for SubSystem: '<S4570>/Intersection' */
                }

                /* End of If: '<S4570>/If1' */

                /* Merge: '<S4679>/Merge1' incorporates:
                 *  Abs: '<S4577>/Abs1'
                 *  Selector: '<S4435>/Selector10'
                 */
                rtb_Merge_kc = fabsf(rtb_TmpSignalConversionAtSel__2);

                /* Logic: '<S4577>/Logical' incorporates:
                 *  Constant: '<S4435>/Constant Value14'
                 *  Constant: '<S4648>/Calib'
                 *  RelationalOperator: '<S4577>/Greater Than or Equal '
                 *  Selector: '<S4435>/Selector14'
                 */
                rtb_NotEqual1_el = ((VDDR_ac_B.Merge_fqn[2]) && (rtb_Merge_kc >=
                                     ((float32)
                                      Rte_Prm_KeOPTR_k_NonZeroCoeffThrshld_Pos_KeOPTR_k_NonZeroCoeffThrshld_Pos
                                      ())));

                /* If: '<S4577>/If' incorporates:
                 *  Constant: '<S3952>/Constant Value21'
                 *  Constant: '<S3952>/Constant Value27'
                 *  Selector: '<S3593>/Tmx'
                 *  Selector: '<S3952>/Selector23'
                 *  Selector: '<S3952>/Selector32'
                 *  Selector: '<S4435>/Selector10'
                 */
                if (rtb_NotEqual1_el)
                {
                    /* Outputs for IfAction SubSystem: '<S4577>/KNEQ0' incorporates:
                     *  ActionPort: '<S4647>/Action Port'
                     */
                    VDDR_ac_KNEQ0(rtb_TmpSignalConversionAtSel__2,
                                  rtb_VM_Conditional_Signal_Colum[3],
                                  rtb_TmpSignalConversionAtSel_a5[4],
                                  rtb_TmpSignalConversionAtSel_a5[5],
                                  &rtb_Merge1_io, &rtb_Merge_kc);

                    /* End of Outputs for SubSystem: '<S4577>/KNEQ0' */
                }
                else
                {
                    /* Outputs for IfAction SubSystem: '<S4577>/KEQ0' incorporates:
                     *  ActionPort: '<S4646>/Action Port'
                     */
                    VDDR_ac_KEQ0(&rtb_Merge1_io, &rtb_Merge_kc);

                    /* End of Outputs for SubSystem: '<S4577>/KEQ0' */
                }

                /* End of If: '<S4577>/If' */

                /* MinMax: '<S4572>/MinMax4' */
                rtb_Merge1_mn = fmaxf(rtb_Merge1_pne, rtb_Merge1_io);

                /* MinMax: '<S4572>/MinMax5' */
                rtb_Merge_kc = fminf(rtb_Merge_k0, rtb_Merge_kc);

                /* If: '<S4572>/If1' */
                if (rtb_Merge1_mn > rtb_Merge_kc)
                {
                    /* Outputs for IfAction SubSystem: '<S4572>/NoIntersection' incorporates:
                     *  ActionPort: '<S4601>/Action Port'
                     */
                    VDDR_ac_NoIntersection(rtb_Merge1_pne, rtb_Merge_k0,
                                           rtb_Merge1_io, &rtb_NotEqual_cs,
                                           &rtb_Merge_jo, &rtb_Merge1_hy);

                    /* End of Outputs for SubSystem: '<S4572>/NoIntersection' */
                }
                else
                {
                    /* Outputs for IfAction SubSystem: '<S4572>/Intersection' incorporates:
                     *  ActionPort: '<S4600>/Action Port'
                     */
                    VDDR_ac_Intersection(rtb_Merge1_mn, rtb_Merge_kc,
                                         &rtb_NotEqual_cs, &rtb_Merge_jo,
                                         &rtb_Merge1_hy);

                    /* End of Outputs for SubSystem: '<S4572>/Intersection' */
                }

                /* End of If: '<S4572>/If1' */

                /* Merge: '<S4679>/Merge1' incorporates:
                 *  Abs: '<S4578>/Abs1'
                 *  Selector: '<S4435>/Selector15'
                 */
                rtb_Merge_kc = fabsf(rtb_TmpSignalConversionAtSel__1);

                /* Logic: '<S4578>/Logical' incorporates:
                 *  Constant: '<S4435>/Constant Value19'
                 *  Constant: '<S4656>/Calib'
                 *  RelationalOperator: '<S4578>/Greater Than or Equal '
                 *  Selector: '<S4435>/Selector19'
                 */
                rtb_NotEqual_cs = ((VDDR_ac_B.Merge_fqn[3]) && (rtb_Merge_kc >=
                                    ((float32)
                                     Rte_Prm_KeOPTR_k_NonZeroCoeffThrshld_Pos_KeOPTR_k_NonZeroCoeffThrshld_Pos
                                     ())));

                /* If: '<S4578>/If' incorporates:
                 *  Constant: '<S3952>/Constant Value22'
                 *  Constant: '<S3952>/Constant Value28'
                 *  Selector: '<S3594>/Tmx'
                 *  Selector: '<S3952>/Selector18'
                 *  Selector: '<S3952>/Selector20'
                 *  Selector: '<S4435>/Selector15'
                 */
                if (rtb_NotEqual_cs)
                {
                    /* Outputs for IfAction SubSystem: '<S4578>/KNEQ0' incorporates:
                     *  ActionPort: '<S4655>/Action Port'
                     */
                    VDDR_ac_KNEQ0(rtb_TmpSignalConversionAtSel__1,
                                  rtb_VM_Conditional_Signal_Colum[4],
                                  rtb_TmpSignalConversionAtSele_g[4],
                                  rtb_TmpSignalConversionAtSele_g[5],
                                  &rtb_Merge1_io, &rtb_Merge_kc);

                    /* End of Outputs for SubSystem: '<S4578>/KNEQ0' */
                }
                else
                {
                    /* Outputs for IfAction SubSystem: '<S4578>/KEQ0' incorporates:
                     *  ActionPort: '<S4654>/Action Port'
                     */
                    VDDR_ac_KEQ0(&rtb_Merge1_io, &rtb_Merge_kc);

                    /* End of Outputs for SubSystem: '<S4578>/KEQ0' */
                }

                /* End of If: '<S4578>/If' */

                /* MinMax: '<S4573>/MinMax4' */
                rtb_Merge1_mn = fmaxf(rtb_Merge_jo, rtb_Merge1_io);

                /* MinMax: '<S4573>/MinMax5' */
                rtb_Merge_kc = fminf(rtb_Merge1_hy, rtb_Merge_kc);

                /* If: '<S4573>/If1' */
                if (rtb_Merge1_mn > rtb_Merge_kc)
                {
                    /* Outputs for IfAction SubSystem: '<S4573>/NoIntersection' incorporates:
                     *  ActionPort: '<S4611>/Action Port'
                     */
                    VDDR_ac_NoIntersection(rtb_Merge_jo, rtb_Merge1_hy,
                                           rtb_Merge1_io, &rtb_Logical11_g,
                                           &rtb_Merge1_pne, &rtb_Merge_k0);

                    /* End of Outputs for SubSystem: '<S4573>/NoIntersection' */
                }
                else
                {
                    /* Outputs for IfAction SubSystem: '<S4573>/Intersection' incorporates:
                     *  ActionPort: '<S4610>/Action Port'
                     */
                    VDDR_ac_Intersection(rtb_Merge1_mn, rtb_Merge_kc,
                                         &rtb_Logical11_g, &rtb_Merge1_pne,
                                         &rtb_Merge_k0);

                    /* End of Outputs for SubSystem: '<S4573>/Intersection' */
                }

                /* End of If: '<S4573>/If1' */

                /* Merge: '<S4679>/Merge1' incorporates:
                 *  Abs: '<S4579>/Abs1'
                 *  Selector: '<S4435>/Selector20'
                 */
                rtb_Merge_kc = fabsf(rtb_TmpSignalConversionAtSel__0);

                /* Logic: '<S4579>/Logical' incorporates:
                 *  Constant: '<S4435>/Constant Value24'
                 *  Constant: '<S4664>/Calib'
                 *  RelationalOperator: '<S4579>/Greater Than or Equal '
                 *  Selector: '<S4435>/Selector24'
                 */
                rtb_Logical11_g = ((VDDR_ac_B.Merge_fqn[4]) && (rtb_Merge_kc >=
                                    ((float32)
                                     Rte_Prm_KeOPTR_k_NonZeroCoeffThrshld_Pos_KeOPTR_k_NonZeroCoeffThrshld_Pos
                                     ())));

                /* If: '<S4579>/If' incorporates:
                 *  Constant: '<S3952>/Constant Value23'
                 *  Constant: '<S3952>/Constant Value29'
                 *  Selector: '<S3595>/Tmx'
                 *  Selector: '<S3952>/Selector19'
                 *  Selector: '<S3952>/Selector26'
                 *  Selector: '<S4435>/Selector20'
                 */
                if (rtb_Logical11_g)
                {
                    /* Outputs for IfAction SubSystem: '<S4579>/KNEQ0' incorporates:
                     *  ActionPort: '<S4663>/Action Port'
                     */
                    VDDR_ac_KNEQ0(rtb_TmpSignalConversionAtSel__0,
                                  rtb_VM_Conditional_Signal_Colum[5],
                                  rtb_TmpSignalConversionAtSelect[4],
                                  rtb_TmpSignalConversionAtSelect[5],
                                  &rtb_Merge1_io, &rtb_Merge_kc);

                    /* End of Outputs for SubSystem: '<S4579>/KNEQ0' */
                }
                else
                {
                    /* Outputs for IfAction SubSystem: '<S4579>/KEQ0' incorporates:
                     *  ActionPort: '<S4662>/Action Port'
                     */
                    VDDR_ac_KEQ0(&rtb_Merge1_io, &rtb_Merge_kc);

                    /* End of Outputs for SubSystem: '<S4579>/KEQ0' */
                }

                /* End of If: '<S4579>/If' */

                /* MinMax: '<S4574>/MinMax4' */
                rtb_Merge1_mn = fmaxf(rtb_Merge1_pne, rtb_Merge1_io);

                /* MinMax: '<S4574>/MinMax5' */
                rtb_Merge_kc = fminf(rtb_Merge_k0, rtb_Merge_kc);

                /* If: '<S4574>/If1' */
                if (rtb_Merge1_mn > rtb_Merge_kc)
                {
                    /* Outputs for IfAction SubSystem: '<S4574>/NoIntersection' incorporates:
                     *  ActionPort: '<S4621>/Action Port'
                     */
                    VDDR_ac_NoIntersection(rtb_Merge1_pne, rtb_Merge_k0,
                                           rtb_Merge1_io, &rtb_Logical13_c,
                                           &rtb_Merge1_hy, &rtb_Merge_jo);

                    /* End of Outputs for SubSystem: '<S4574>/NoIntersection' */
                }
                else
                {
                    /* Outputs for IfAction SubSystem: '<S4574>/Intersection' incorporates:
                     *  ActionPort: '<S4620>/Action Port'
                     */
                    VDDR_ac_Intersection(rtb_Merge1_mn, rtb_Merge_kc,
                                         &rtb_Logical13_c, &rtb_Merge1_hy,
                                         &rtb_Merge_jo);

                    /* End of Outputs for SubSystem: '<S4574>/Intersection' */
                }

                /* End of If: '<S4574>/If1' */

                /* Merge: '<S4679>/Merge1' incorporates:
                 *  Abs: '<S4675>/Abs1'
                 *  Selector: '<S4436>/Selector'
                 */
                rtb_Merge_kc = fabsf(rtb_TmpSignalConversionAtSe_l_4);

                /* Logic: '<S4675>/Logical' incorporates:
                 *  Constant: '<S4436>/Constant Value4'
                 *  Constant: '<S4732>/Calib'
                 *  RelationalOperator: '<S4675>/Greater Than or Equal '
                 *  Selector: '<S4436>/Selector4'
                 */
                rtb_Logical13_c = ((VDDR_ac_B.Merge_fqn[0]) && (rtb_Merge_kc >=
                                    ((float32)
                                     Rte_Prm_KeOPTR_k_NonZeroCoeffThrshld_Pos_KeOPTR_k_NonZeroCoeffThrshld_Pos
                                     ())));

                /* If: '<S4675>/If' incorporates:
                 *  Constant: '<S3952>/Constant Value18'
                 *  Constant: '<S3952>/Constant Value24'
                 *  Selector: '<S3591>/Tmx'
                 *  Selector: '<S3952>/Selector21'
                 *  Selector: '<S3952>/Selector30'
                 *  Selector: '<S4436>/Selector'
                 */
                if (rtb_Logical13_c)
                {
                    /* Outputs for IfAction SubSystem: '<S4675>/KNEQ0' incorporates:
                     *  ActionPort: '<S4731>/Action Port'
                     */
                    VDDR_ac_KNEQ0(rtb_TmpSignalConversionAtSe_l_4,
                                  rtb_VM_Conditional_Signal_Colum[1],
                                  rtb_TmpSignalConversionAtSel_jx[4],
                                  rtb_TmpSignalConversionAtSel_jx[5],
                                  &rtb_Merge1_io, &rtb_Merge_kc);

                    /* End of Outputs for SubSystem: '<S4675>/KNEQ0' */
                }
                else
                {
                    /* Outputs for IfAction SubSystem: '<S4675>/KEQ0' incorporates:
                     *  ActionPort: '<S4730>/Action Port'
                     */
                    VDDR_ac_KEQ0(&rtb_Merge1_io, &rtb_Merge_kc);

                    /* End of Outputs for SubSystem: '<S4675>/KEQ0' */
                }

                /* End of If: '<S4675>/If' */

                /* MinMax: '<S4671>/MinMax4' */
                rtb_Merge1_mn = fmaxf(rtb_Merge1_dj, rtb_Merge1_io);

                /* MinMax: '<S4671>/MinMax5' */
                rtb_Merge_kc = fminf(rtb_Merge_eq, rtb_Merge_kc);

                /* If: '<S4671>/If1' */
                if (rtb_Merge1_mn > rtb_Merge_kc)
                {
                    /* Outputs for IfAction SubSystem: '<S4671>/NoIntersection' incorporates:
                     *  ActionPort: '<S4691>/Action Port'
                     */
                    VDDR_ac_NoIntersection(rtb_Merge1_dj, rtb_Merge_eq,
                                           rtb_Merge1_io, &rtb_Merge_og,
                                           &rtb_Merge1_pne, &rtb_Merge_k0);

                    /* End of Outputs for SubSystem: '<S4671>/NoIntersection' */
                }
                else
                {
                    /* Outputs for IfAction SubSystem: '<S4671>/Intersection' incorporates:
                     *  ActionPort: '<S4690>/Action Port'
                     */
                    VDDR_ac_Intersection(rtb_Merge1_mn, rtb_Merge_kc,
                                         &rtb_Merge_og, &rtb_Merge1_pne,
                                         &rtb_Merge_k0);

                    /* End of Outputs for SubSystem: '<S4671>/Intersection' */
                }

                /* End of If: '<S4671>/If1' */

                /* Merge: '<S4679>/Merge1' incorporates:
                 *  Abs: '<S4676>/Abs1'
                 *  Selector: '<S4436>/Selector5'
                 */
                rtb_Merge_kc = fabsf(rtb_TmpSignalConversionAtSe_l_3);

                /* Logic: '<S4676>/Logical' incorporates:
                 *  Constant: '<S4436>/Constant Value9'
                 *  Constant: '<S4740>/Calib'
                 *  RelationalOperator: '<S4676>/Greater Than or Equal '
                 *  Selector: '<S4436>/Selector9'
                 */
                rtb_Merge_og = ((VDDR_ac_B.Merge_fqn[1]) && (rtb_Merge_kc >=
                                 ((float32)
                                  Rte_Prm_KeOPTR_k_NonZeroCoeffThrshld_Pos_KeOPTR_k_NonZeroCoeffThrshld_Pos
                                  ())));

                /* If: '<S4676>/If' incorporates:
                 *  Constant: '<S3952>/Constant Value19'
                 *  Constant: '<S3952>/Constant Value25'
                 *  Selector: '<S3592>/Tmx'
                 *  Selector: '<S3952>/Selector22'
                 *  Selector: '<S3952>/Selector31'
                 *  Selector: '<S4436>/Selector5'
                 */
                if (rtb_Merge_og)
                {
                    /* Outputs for IfAction SubSystem: '<S4676>/KNEQ0' incorporates:
                     *  ActionPort: '<S4739>/Action Port'
                     */
                    VDDR_ac_KNEQ0(rtb_TmpSignalConversionAtSe_l_3,
                                  rtb_VM_Conditional_Signal_Colum[2],
                                  rtb_TmpSignalConversionAtSel_md[4],
                                  rtb_TmpSignalConversionAtSel_md[5],
                                  &rtb_Merge1_io, &rtb_Merge_kc);

                    /* End of Outputs for SubSystem: '<S4676>/KNEQ0' */
                }
                else
                {
                    /* Outputs for IfAction SubSystem: '<S4676>/KEQ0' incorporates:
                     *  ActionPort: '<S4738>/Action Port'
                     */
                    VDDR_ac_KEQ0(&rtb_Merge1_io, &rtb_Merge_kc);

                    /* End of Outputs for SubSystem: '<S4676>/KEQ0' */
                }

                /* End of If: '<S4676>/If' */

                /* MinMax: '<S4670>/MinMax4' */
                rtb_Merge1_mn = fmaxf(rtb_Merge1_pne, rtb_Merge1_io);

                /* MinMax: '<S4670>/MinMax5' */
                rtb_Merge_kc = fminf(rtb_Merge_k0, rtb_Merge_kc);

                /* If: '<S4670>/If1' */
                if (rtb_Merge1_mn > rtb_Merge_kc)
                {
                    /* Outputs for IfAction SubSystem: '<S4670>/NoIntersection' incorporates:
                     *  ActionPort: '<S4681>/Action Port'
                     */
                    VDDR_ac_NoIntersection(rtb_Merge1_pne, rtb_Merge_k0,
                                           rtb_Merge1_io, &rtb_Merge_bp,
                                           &rtb_Merge1_dj, &rtb_Merge_eq);

                    /* End of Outputs for SubSystem: '<S4670>/NoIntersection' */
                }
                else
                {
                    /* Outputs for IfAction SubSystem: '<S4670>/Intersection' incorporates:
                     *  ActionPort: '<S4680>/Action Port'
                     */
                    VDDR_ac_Intersection(rtb_Merge1_mn, rtb_Merge_kc,
                                         &rtb_Merge_bp, &rtb_Merge1_dj,
                                         &rtb_Merge_eq);

                    /* End of Outputs for SubSystem: '<S4670>/Intersection' */
                }

                /* End of If: '<S4670>/If1' */

                /* Merge: '<S4679>/Merge1' incorporates:
                 *  Abs: '<S4677>/Abs1'
                 *  Selector: '<S4436>/Selector10'
                 */
                rtb_Merge_kc = fabsf(rtb_TmpSignalConversionAtSe_l_2);

                /* Logic: '<S4677>/Logical' incorporates:
                 *  Constant: '<S4436>/Constant Value14'
                 *  Constant: '<S4748>/Calib'
                 *  RelationalOperator: '<S4677>/Greater Than or Equal '
                 *  Selector: '<S4436>/Selector14'
                 */
                rtb_Merge_bp = ((VDDR_ac_B.Merge_fqn[2]) && (rtb_Merge_kc >=
                                 ((float32)
                                  Rte_Prm_KeOPTR_k_NonZeroCoeffThrshld_Pos_KeOPTR_k_NonZeroCoeffThrshld_Pos
                                  ())));

                /* If: '<S4677>/If' incorporates:
                 *  Constant: '<S3952>/Constant Value21'
                 *  Constant: '<S3952>/Constant Value27'
                 *  Selector: '<S3593>/Tmx'
                 *  Selector: '<S3952>/Selector23'
                 *  Selector: '<S3952>/Selector32'
                 *  Selector: '<S4436>/Selector10'
                 */
                if (rtb_Merge_bp)
                {
                    /* Outputs for IfAction SubSystem: '<S4677>/KNEQ0' incorporates:
                     *  ActionPort: '<S4747>/Action Port'
                     */
                    VDDR_ac_KNEQ0(rtb_TmpSignalConversionAtSe_l_2,
                                  rtb_VM_Conditional_Signal_Colum[3],
                                  rtb_TmpSignalConversionAtSel_a5[4],
                                  rtb_TmpSignalConversionAtSel_a5[5],
                                  &rtb_Merge1_io, &rtb_Merge_kc);

                    /* End of Outputs for SubSystem: '<S4677>/KNEQ0' */
                }
                else
                {
                    /* Outputs for IfAction SubSystem: '<S4677>/KEQ0' incorporates:
                     *  ActionPort: '<S4746>/Action Port'
                     */
                    VDDR_ac_KEQ0(&rtb_Merge1_io, &rtb_Merge_kc);

                    /* End of Outputs for SubSystem: '<S4677>/KEQ0' */
                }

                /* End of If: '<S4677>/If' */

                /* MinMax: '<S4672>/MinMax4' */
                rtb_Merge1_mn = fmaxf(rtb_Merge1_dj, rtb_Merge1_io);

                /* MinMax: '<S4672>/MinMax5' */
                rtb_Merge_kc = fminf(rtb_Merge_eq, rtb_Merge_kc);

                /* If: '<S4672>/If1' */
                if (rtb_Merge1_mn > rtb_Merge_kc)
                {
                    /* Outputs for IfAction SubSystem: '<S4672>/NoIntersection' incorporates:
                     *  ActionPort: '<S4701>/Action Port'
                     */
                    VDDR_ac_NoIntersection(rtb_Merge1_dj, rtb_Merge_eq,
                                           rtb_Merge1_io, &rtb_Merge_ly,
                                           &rtb_Merge1_pne, &rtb_Merge_k0);

                    /* End of Outputs for SubSystem: '<S4672>/NoIntersection' */
                }
                else
                {
                    /* Outputs for IfAction SubSystem: '<S4672>/Intersection' incorporates:
                     *  ActionPort: '<S4700>/Action Port'
                     */
                    VDDR_ac_Intersection(rtb_Merge1_mn, rtb_Merge_kc,
                                         &rtb_Merge_ly, &rtb_Merge1_pne,
                                         &rtb_Merge_k0);

                    /* End of Outputs for SubSystem: '<S4672>/Intersection' */
                }

                /* End of If: '<S4672>/If1' */

                /* Merge: '<S4679>/Merge1' incorporates:
                 *  Abs: '<S4678>/Abs1'
                 *  Selector: '<S4436>/Selector15'
                 */
                rtb_Merge_kc = fabsf(rtb_TmpSignalConversionAtSe_l_1);

                /* Logic: '<S4678>/Logical' incorporates:
                 *  Constant: '<S4436>/Constant Value19'
                 *  Constant: '<S4756>/Calib'
                 *  RelationalOperator: '<S4678>/Greater Than or Equal '
                 *  Selector: '<S4436>/Selector19'
                 */
                rtb_Merge_ly = ((VDDR_ac_B.Merge_fqn[3]) && (rtb_Merge_kc >=
                                 ((float32)
                                  Rte_Prm_KeOPTR_k_NonZeroCoeffThrshld_Pos_KeOPTR_k_NonZeroCoeffThrshld_Pos
                                  ())));

                /* If: '<S4678>/If' incorporates:
                 *  Constant: '<S3952>/Constant Value22'
                 *  Constant: '<S3952>/Constant Value28'
                 *  Selector: '<S3594>/Tmx'
                 *  Selector: '<S3952>/Selector18'
                 *  Selector: '<S3952>/Selector20'
                 *  Selector: '<S4436>/Selector15'
                 */
                if (rtb_Merge_ly)
                {
                    /* Outputs for IfAction SubSystem: '<S4678>/KNEQ0' incorporates:
                     *  ActionPort: '<S4755>/Action Port'
                     */
                    VDDR_ac_KNEQ0(rtb_TmpSignalConversionAtSe_l_1,
                                  rtb_VM_Conditional_Signal_Colum[4],
                                  rtb_TmpSignalConversionAtSele_g[4],
                                  rtb_TmpSignalConversionAtSele_g[5],
                                  &rtb_Merge1_dj, &rtb_Merge_kc);

                    /* End of Outputs for SubSystem: '<S4678>/KNEQ0' */
                }
                else
                {
                    /* Outputs for IfAction SubSystem: '<S4678>/KEQ0' incorporates:
                     *  ActionPort: '<S4754>/Action Port'
                     */
                    VDDR_ac_KEQ0(&rtb_Merge1_dj, &rtb_Merge_kc);

                    /* End of Outputs for SubSystem: '<S4678>/KEQ0' */
                }

                /* End of If: '<S4678>/If' */

                /* MinMax: '<S4673>/MinMax4' */
                rtb_Merge1_mn = fmaxf(rtb_Merge1_pne, rtb_Merge1_dj);

                /* MinMax: '<S4673>/MinMax5' */
                rtb_Merge_kc = fminf(rtb_Merge_k0, rtb_Merge_kc);

                /* If: '<S4673>/If1' */
                if (rtb_Merge1_mn > rtb_Merge_kc)
                {
                    /* Outputs for IfAction SubSystem: '<S4673>/NoIntersection' incorporates:
                     *  ActionPort: '<S4711>/Action Port'
                     */
                    VDDR_ac_NoIntersection(rtb_Merge1_pne, rtb_Merge_k0,
                                           rtb_Merge1_dj, &rtb_Merge_bk,
                                           &rtb_Merge_eq, &rtb_Merge1_io);

                    /* End of Outputs for SubSystem: '<S4673>/NoIntersection' */
                }
                else
                {
                    /* Outputs for IfAction SubSystem: '<S4673>/Intersection' incorporates:
                     *  ActionPort: '<S4710>/Action Port'
                     */
                    VDDR_ac_Intersection(rtb_Merge1_mn, rtb_Merge_kc,
                                         &rtb_Merge_bk, &rtb_Merge_eq,
                                         &rtb_Merge1_io);

                    /* End of Outputs for SubSystem: '<S4673>/Intersection' */
                }

                /* End of If: '<S4673>/If1' */

                /* Merge: '<S4679>/Merge1' incorporates:
                 *  Abs: '<S4679>/Abs1'
                 *  Selector: '<S4436>/Selector20'
                 */
                rtb_Merge_kc = fabsf(rtb_TmpSignalConversionAtSe_l_0);

                /* Logic: '<S4679>/Logical' incorporates:
                 *  Constant: '<S4436>/Constant Value24'
                 *  Constant: '<S4764>/Calib'
                 *  RelationalOperator: '<S4679>/Greater Than or Equal '
                 *  Selector: '<S4436>/Selector24'
                 */
                rtb_Merge_bk = ((VDDR_ac_B.Merge_fqn[4]) && (rtb_Merge_kc >=
                                 ((float32)
                                  Rte_Prm_KeOPTR_k_NonZeroCoeffThrshld_Pos_KeOPTR_k_NonZeroCoeffThrshld_Pos
                                  ())));

                /* If: '<S4679>/If' incorporates:
                 *  Constant: '<S3952>/Constant Value23'
                 *  Constant: '<S3952>/Constant Value29'
                 *  Selector: '<S3595>/Tmx'
                 *  Selector: '<S3952>/Selector19'
                 *  Selector: '<S3952>/Selector26'
                 *  Selector: '<S4436>/Selector20'
                 */
                if (rtb_Merge_bk)
                {
                    /* Outputs for IfAction SubSystem: '<S4679>/KNEQ0' incorporates:
                     *  ActionPort: '<S4763>/Action Port'
                     */
                    VDDR_ac_KNEQ0(rtb_TmpSignalConversionAtSe_l_0,
                                  rtb_VM_Conditional_Signal_Colum[5],
                                  rtb_TmpSignalConversionAtSelect[4],
                                  rtb_TmpSignalConversionAtSelect[5],
                                  &rtb_Merge1_pne, &rtb_Merge_kc);

                    /* End of Outputs for SubSystem: '<S4679>/KNEQ0' */
                }
                else
                {
                    /* Outputs for IfAction SubSystem: '<S4679>/KEQ0' incorporates:
                     *  ActionPort: '<S4762>/Action Port'
                     */
                    VDDR_ac_KEQ0(&rtb_Merge1_pne, &rtb_Merge_kc);

                    /* End of Outputs for SubSystem: '<S4679>/KEQ0' */
                }

                /* End of If: '<S4679>/If' */

                /* MinMax: '<S4674>/MinMax4' */
                rtb_Merge_k0 = fmaxf(rtb_Merge_eq, rtb_Merge1_pne);

                /* MinMax: '<S4674>/MinMax5' */
                rtb_Merge1_mn = fminf(rtb_Merge1_io, rtb_Merge_kc);

                /* If: '<S4674>/If1' */
                if (rtb_Merge_k0 > rtb_Merge1_mn)
                {
                    /* Outputs for IfAction SubSystem: '<S4674>/NoIntersection' incorporates:
                     *  ActionPort: '<S4721>/Action Port'
                     */
                    VDDR_ac_NoIntersection(rtb_Merge_eq, rtb_Merge1_io,
                                           rtb_Merge1_pne, &rtb_Merge_pe,
                                           &rtb_Merge1_dj, &rtb_Merge_kc);

                    /* End of Outputs for SubSystem: '<S4674>/NoIntersection' */
                }
                else
                {
                    /* Outputs for IfAction SubSystem: '<S4674>/Intersection' incorporates:
                     *  ActionPort: '<S4720>/Action Port'
                     */
                    VDDR_ac_Intersection(rtb_Merge_k0, rtb_Merge1_mn,
                                         &rtb_Merge_pe, &rtb_Merge1_dj,
                                         &rtb_Merge_kc);

                    /* End of Outputs for SubSystem: '<S4674>/Intersection' */
                }

                /* End of If: '<S4674>/If1' */

                /* Selector: '<S4437>/Selector' incorporates:
                 *  Constant: '<S4437>/Constant Value'
                 */
                VDDR_ac_B.Merge5_ev[0] = rtb_TmpSignalConversionAtVaTS_e[0];

                /* Switch: '<S4437>/Switch' incorporates:
                 *  Constant: '<S4437>/Constant Value1'
                 *  Constant: '<S4437>/FALSE Constant'
                 *  Logic: '<S4437>/Logical1'
                 *  Selector: '<S4437>/Selector1'
                 */
                if (rtb_Comparison2_eh || rtb_Logical13_c)
                {
                    VDDR_ac_B.Merge5_ev[1] = false;
                }
                else
                {
                    VDDR_ac_B.Merge5_ev[1] = rtb_TmpSignalConversionAtVaTS_e[1];
                }

                /* End of Switch: '<S4437>/Switch' */

                /* Switch: '<S4437>/Switch1' incorporates:
                 *  Constant: '<S4437>/Constant Value2'
                 *  Constant: '<S4437>/FALSE Constant1'
                 *  Logic: '<S4437>/Logical1'
                 *  Selector: '<S4437>/Selector2'
                 */
                if (rtb_Comparison2_pur || rtb_Merge_og)
                {
                    VDDR_ac_B.Merge5_ev[2] = false;
                }
                else
                {
                    VDDR_ac_B.Merge5_ev[2] = rtb_TmpSignalConversionAtVaTS_e[2];
                }

                /* End of Switch: '<S4437>/Switch1' */

                /* Switch: '<S4437>/Switch2' incorporates:
                 *  Constant: '<S4437>/Constant Value3'
                 *  Constant: '<S4437>/FALSE Constant2'
                 *  Logic: '<S4437>/Logical1'
                 *  Selector: '<S4437>/Selector3'
                 */
                if (rtb_NotEqual1_el || rtb_Merge_bp)
                {
                    VDDR_ac_B.Merge5_ev[3] = false;
                }
                else
                {
                    VDDR_ac_B.Merge5_ev[3] = rtb_TmpSignalConversionAtVaTS_e[3];
                }

                /* End of Switch: '<S4437>/Switch2' */

                /* Switch: '<S4437>/Switch3' incorporates:
                 *  Constant: '<S4437>/Constant Value4'
                 *  Constant: '<S4437>/FALSE Constant3'
                 *  Logic: '<S4437>/Logical1'
                 *  Selector: '<S4437>/Selector4'
                 */
                if (rtb_NotEqual_cs || rtb_Merge_ly)
                {
                    VDDR_ac_B.Merge5_ev[4] = false;
                }
                else
                {
                    VDDR_ac_B.Merge5_ev[4] = rtb_TmpSignalConversionAtVaTS_e[4];
                }

                /* End of Switch: '<S4437>/Switch3' */

                /* Switch: '<S4437>/Switch4' incorporates:
                 *  Constant: '<S4437>/Constant Value5'
                 *  Constant: '<S4437>/FALSE Constant4'
                 *  Logic: '<S4437>/Logical1'
                 *  Selector: '<S4437>/Selector5'
                 */
                if (rtb_Logical11_g || rtb_Merge_bk)
                {
                    VDDR_ac_B.Merge5_ev[5] = false;
                }
                else
                {
                    VDDR_ac_B.Merge5_ev[5] = rtb_TmpSignalConversionAtVaTS_e[5];
                }

                /* End of Switch: '<S4437>/Switch4' */
                /* End of Outputs for SubSystem: '<S4430>/NoPreDetMN' */
            }
            else
            {
                /* Outputs for IfAction SubSystem: '<S4430>/ELSE' incorporates:
                 *  ActionPort: '<S4432>/Action Port'
                 */
                /* Merge: '<S4430>/Merge' incorporates:
                 *  Constant: '<S4432>/Constant Value'
                 *  SignalConversion generated from: '<S4432>/Mtr1LimMinCnst'
                 */
                rtb_Merge1_hy = 0.0F;

                /* Merge: '<S4430>/Merge1' incorporates:
                 *  Constant: '<S4432>/Constant Value1'
                 *  SignalConversion generated from: '<S4432>/Mtr1LimMaxCnst'
                 */
                rtb_Merge_jo = 0.0F;

                /* Merge: '<S4430>/Merge2' incorporates:
                 *  Constant: '<S4432>/Constant Value2'
                 *  SignalConversion generated from: '<S4432>/Mtr2LimMinCnst'
                 */
                rtb_Merge1_dj = 0.0F;

                /* Merge: '<S4430>/Merge3' incorporates:
                 *  Constant: '<S4432>/Constant Value3'
                 *  SignalConversion generated from: '<S4432>/Mtr2LimMaxCnst'
                 */
                rtb_Merge_kc = 0.0F;

                /* Switch: '<S4431>/Switch' incorporates:
                 *  Constant: '<S4432>/Constant Value4'
                 *  SignalConversion generated from: '<S4432>/Case'
                 */
                rtb_Switch_is = 33U;
                for (i = 0; i < 6; i++)
                {
                    /* Merge: '<S4430>/Merge5' incorporates:
                     *  SignalConversion: '<S4432>/SignalConversion'
                     */
                    VDDR_ac_B.Merge5_ev[i] = rtb_TmpSignalConversionAtVaTS_e[i];
                }

                /* End of Outputs for SubSystem: '<S4430>/ELSE' */
            }

            /* End of If: '<S4430>/If' */
            for (i = 0; i < 6; i++)
            {
                rtb_Comparison2_eh = rtb_TmpSignalConversionAtVaTS_e[i];

                /* Switch: '<S3950>/Switch6' incorporates:
                 *  Constant: '<S4428>/Calib'
                 */
                if (Rte_Prm_HeHSCR_b_EnblCnstChkBool_HeHSCR_b_EnblCnstChkBool())
                {
                    /* Switch: '<S3950>/Switch6' */
                    rtb_Comparison2_eh = VDDR_ac_B.Merge5_ev[i];
                }

                rtb_TmpSignalConversionAtVaTS_e[i] = rtb_Comparison2_eh;
            }

            /* Switch: '<S4431>/Switch' incorporates:
             *  Constant: '<S3949>/Calib'
             *  Switch: '<S3950>/Switch6'
             */
            if (Rte_Prm_HeHSCR_b_MNCnstCalcOvrd_HeHSCR_b_MNCnstCalcOvrd())
            {
                /* Switch: '<S4431>/Switch' incorporates:
                 *  Constant: '<S4431>/Constant Value'
                 */
                rtb_Switch_is = 99U;
            }

            /* End of Switch: '<S4431>/Switch' */

            /* SwitchCase: '<S4431>/Switch_Case' */
            switch (rtb_Switch_is)
            {
              case 1:
                /* Outputs for IfAction SubSystem: '<S4431>/CombAB_BA' incorporates:
                 *  ActionPort: '<S4774>/Action Port'
                 */
                /* Merge: '<S4431>/Merge' incorporates:
                 *  Inport: '<S4774>/Mtr1LimMinCnst'
                 */
                rtb_Merge1_pne = rtb_Merge1_hy;

                /* Merge: '<S4431>/Merge1' incorporates:
                 *  Inport: '<S4774>/Mtr1LimMaxCnst'
                 */
                rtb_Merge_eq = rtb_Merge_jo;

                /* Merge: '<S4431>/Merge2' incorporates:
                 *  Inport: '<S4774>/Mtr2LimMinCnst'
                 */
                rtb_Merge1_hy = rtb_Merge1_dj;

                /* Merge: '<S4431>/Merge3' incorporates:
                 *  Inport: '<S4774>/Mtr2LimMaxCnst'
                 */
                rtb_Merge_jo = rtb_Merge_kc;

                /* Merge: '<S4431>/Merge4' incorporates:
                 *  Inport: '<S4774>/TcMin'
                 */
                rtb_Merge1_dj = rtb_VM_Conditional_Signal_VeMTQ;

                /* Merge: '<S4431>/Merge5' incorporates:
                 *  Inport: '<S4774>/TcMax'
                 */
                rtb_Merge_kc = rtb_VM_Conditional_Signal_VeM_l;

                /* End of Outputs for SubSystem: '<S4431>/CombAB_BA' */
                break;

              case 2:
                /* Outputs for IfAction SubSystem: '<S4431>/CombAC_CA' incorporates:
                 *  ActionPort: '<S4775>/Action Port'
                 */
                /* Merge: '<S4431>/Merge' incorporates:
                 *  Inport: '<S4775>/Mtr1LimMinCnst'
                 */
                rtb_Merge1_pne = rtb_Merge1_hy;

                /* Merge: '<S4431>/Merge1' incorporates:
                 *  Inport: '<S4775>/Mtr1LimMaxCnst'
                 */
                rtb_Merge_eq = rtb_Merge_jo;

                /* Merge: '<S4431>/Merge2' incorporates:
                 *  Inport: '<S4775>/TbMin'
                 */
                rtb_Merge1_hy = rtb_TmpSignalConversionAtVeOI_i;

                /* Merge: '<S4431>/Merge3' incorporates:
                 *  Inport: '<S4775>/TbMax'
                 */
                rtb_Merge_jo = rtb_TmpSignalConversionAtVeOI_m;

                /* End of Outputs for SubSystem: '<S4431>/CombAC_CA' */
                break;

              case 3:
                /* Outputs for IfAction SubSystem: '<S4431>/CombBC_CB' incorporates:
                 *  ActionPort: '<S4776>/Action Port'
                 */
                /* Merge: '<S4431>/Merge' incorporates:
                 *  Inport: '<S4776>/TaMin'
                 */
                rtb_Merge1_pne = rtb_TmpSignalConversionAtVeOITR;

                /* Merge: '<S4431>/Merge1' incorporates:
                 *  Inport: '<S4776>/TaMax'
                 */
                rtb_Merge_eq = rtb_TmpSignalConversionAtVeOI_p;

                /* End of Outputs for SubSystem: '<S4431>/CombBC_CB' */
                break;

              default:
                /* Outputs for IfAction SubSystem: '<S4431>/ELSE' incorporates:
                 *  ActionPort: '<S4777>/Action Port'
                 */
                /* Merge: '<S4431>/Merge' incorporates:
                 *  Inport: '<S4777>/TaMin'
                 */
                rtb_Merge1_pne = rtb_TmpSignalConversionAtVeOITR;

                /* Merge: '<S4431>/Merge1' incorporates:
                 *  Inport: '<S4777>/TaMax'
                 */
                rtb_Merge_eq = rtb_TmpSignalConversionAtVeOI_p;

                /* Merge: '<S4431>/Merge2' incorporates:
                 *  Inport: '<S4777>/TbMin'
                 */
                rtb_Merge1_hy = rtb_TmpSignalConversionAtVeOI_i;

                /* Merge: '<S4431>/Merge3' incorporates:
                 *  Inport: '<S4777>/TbMax'
                 */
                rtb_Merge_jo = rtb_TmpSignalConversionAtVeOI_m;

                /* Merge: '<S4431>/Merge4' incorporates:
                 *  Inport: '<S4777>/TcMin'
                 */
                rtb_Merge1_dj = rtb_VM_Conditional_Signal_VeMTQ;

                /* Merge: '<S4431>/Merge5' incorporates:
                 *  Inport: '<S4777>/TcMax'
                 */
                rtb_Merge_kc = rtb_VM_Conditional_Signal_VeM_l;

                /* End of Outputs for SubSystem: '<S4431>/ELSE' */
                break;
            }

            /* End of SwitchCase: '<S4431>/Switch_Case' */

            /* If: '<S3945>/If' incorporates:
             *  Gain: '<S3961>/Gain'
             */
            if (rtb_Merge_hts)
            {
                /* Outputs for IfAction SubSystem: '<S3945>/PreDetMN' incorporates:
                 *  ActionPort: '<S3977>/Action Port'
                 */
                /* Merge: '<S3945>/Merge' incorporates:
                 *  Inport: '<S3977>/MPre'
                 */
                VDDR_ac_B.Merge_d = rtb_Merge_mn;

                /* Merge: '<S3945>/Merge1' incorporates:
                 *  Inport: '<S3977>/NPre'
                 */
                VDDR_ac_B.Merge1_m = VDDR_ac_B.Merge_cp;

                /* Merge: '<S3945>/Merge2' incorporates:
                 *  Inport: '<S3977>/CombMode'
                 *  Merge: '<S3946>/Merge2'
                 */
                VDDR_ac_B.Merge2_ff = rtb_Selector_h;

                /* VariantMerge generated from: '<S3571>/CombMthd' incorporates:
                 *  Inport: '<S3977>/CombMthdPre'
                 */
                VeVDDC_r_CombMthd_3MotLdr = rtb_Merge_ex;

                /* End of Outputs for SubSystem: '<S3945>/PreDetMN' */
            }
            else
            {
                /* Outputs for IfAction SubSystem: '<S3945>/ManufMN' incorporates:
                 *  ActionPort: '<S3976>/Action Port'
                 */

                /* If: '<S3982>/If' incorporates:
                 *  Constant: '<S3982>/Constant Value'
                 *  Constant: '<S3982>/Constant Value1'
                 *  Constant: '<S3982>/Constant Value2'
                 *  Constant: '<S3982>/Constant Value3'
                 *  Constant: '<S3982>/Constant Value4'
                 *  Constant: '<S3982>/Constant Value5'
                 *  Constant: '<S4060>/Constant'
                 *  Constant: '<S4061>/Constant'
                 *  Constant: '<S4062>/Constant'
                 *  Constant: '<S4063>/Constant'
                 *  Constant: '<S4064>/Constant'
                 *  Constant: '<S4065>/Constant'
                 *  Logic: '<S3982>/Logical'
                 *  Logic: '<S3982>/Logical1'
                 *  Logic: '<S3982>/Logical2'
                 *  Logic: '<S3982>/Logical3'
                 *  Logic: '<S3982>/Logical4'
                 *  Logic: '<S3982>/Logical5'
                 *  RelationalOperator: '<S3982>/Comparison10'
                 *  RelationalOperator: '<S3982>/Comparison11'
                 *  RelationalOperator: '<S3982>/Comparison4'
                 *  RelationalOperator: '<S3982>/Comparison7'
                 *  RelationalOperator: '<S3982>/Comparison8'
                 *  RelationalOperator: '<S3982>/Comparison9'
                 *  Selector: '<S3982>/Selector3'
                 *  Selector: '<S3982>/Selector4'
                 *  Selector: '<S3982>/Selector5'
                 *  Selector: '<S3982>/Selector6'
                 *  Selector: '<S3982>/Selector7'
                 *  Selector: '<S3982>/Selector8'
                 *  VariantMerge generated from: '<S18>/VeTSXR_e_OITRTacToConstrnCombEqn'
                 */
                if ((((uint32)rtb_VM_Conditional_Signal_VeTSX) == CeTSXR_e_First)
                    && (rtb_TmpSignalConversionAtVaTS_e[0]))
                {
                    /* Outputs for IfAction SubSystem: '<S3982>/UseTm1' incorporates:
                     *  ActionPort: '<S4066>/Action Port'
                     */
                    /* Merge: '<S3981>/Merge1' incorporates:
                     *  Constant: '<S4066>/Constant Value'
                     *  SignalConversion generated from: '<S4066>/Index'
                     */
                    rtb_Merge_ex = 0U;

                    /* Logic: '<S3976>/Logical' incorporates:
                     *  Constant: '<S4066>/TRUE Constant'
                     *  SignalConversion generated from: '<S4066>/OptAvailable'
                     */
                    rtb_Comparison2_eh = true;

                    /* End of Outputs for SubSystem: '<S3982>/UseTm1' */
                }
                else if ((((uint32)rtb_VM_Conditional_Signal_VeTSX) ==
                          CeTSXR_e_Second) && (rtb_TmpSignalConversionAtVaTS_e[1]))
                {
                    /* Outputs for IfAction SubSystem: '<S3982>/UseTm2' incorporates:
                     *  ActionPort: '<S4067>/Action Port'
                     */
                    /* Merge: '<S3981>/Merge1' incorporates:
                     *  Constant: '<S4067>/Constant Value'
                     *  SignalConversion generated from: '<S4067>/Index'
                     */
                    rtb_Merge_ex = 1U;

                    /* Logic: '<S3976>/Logical' incorporates:
                     *  Constant: '<S4067>/TRUE Constant'
                     *  SignalConversion generated from: '<S4067>/OptAvailable'
                     */
                    rtb_Comparison2_eh = true;

                    /* End of Outputs for SubSystem: '<S3982>/UseTm2' */
                }
                else if ((((uint32)rtb_VM_Conditional_Signal_VeTSX) ==
                          CeTSXR_e_Third) && (rtb_TmpSignalConversionAtVaTS_e[2]))
                {
                    /* Outputs for IfAction SubSystem: '<S3982>/UseTm3' incorporates:
                     *  ActionPort: '<S4068>/Action Port'
                     */
                    /* Merge: '<S3981>/Merge1' incorporates:
                     *  Constant: '<S4068>/Constant Value'
                     *  SignalConversion generated from: '<S4068>/Index'
                     */
                    rtb_Merge_ex = 2U;

                    /* Logic: '<S3976>/Logical' incorporates:
                     *  Constant: '<S4068>/TRUE Constant'
                     *  SignalConversion generated from: '<S4068>/OptAvailable'
                     */
                    rtb_Comparison2_eh = true;

                    /* End of Outputs for SubSystem: '<S3982>/UseTm3' */
                }
                else if ((((uint32)rtb_VM_Conditional_Signal_VeTSX) ==
                          CeTSXR_e_Fourth) && (rtb_TmpSignalConversionAtVaTS_e[3]))
                {
                    /* Outputs for IfAction SubSystem: '<S3982>/UseTm4' incorporates:
                     *  ActionPort: '<S4069>/Action Port'
                     */
                    /* Merge: '<S3981>/Merge1' incorporates:
                     *  Constant: '<S4069>/Constant Value'
                     *  SignalConversion generated from: '<S4069>/Index'
                     */
                    rtb_Merge_ex = 3U;

                    /* Logic: '<S3976>/Logical' incorporates:
                     *  Constant: '<S4069>/TRUE Constant'
                     *  SignalConversion generated from: '<S4069>/OptAvailable'
                     */
                    rtb_Comparison2_eh = true;

                    /* End of Outputs for SubSystem: '<S3982>/UseTm4' */
                }
                else if ((((uint32)rtb_VM_Conditional_Signal_VeTSX) ==
                          CeTSXR_e_Fifth) && (rtb_TmpSignalConversionAtVaTS_e[4]))
                {
                    /* Outputs for IfAction SubSystem: '<S3982>/UseTm5' incorporates:
                     *  ActionPort: '<S4070>/Action Port'
                     */
                    /* Merge: '<S3981>/Merge1' incorporates:
                     *  Constant: '<S4070>/Constant Value'
                     *  SignalConversion generated from: '<S4070>/Index'
                     */
                    rtb_Merge_ex = 4U;

                    /* Logic: '<S3976>/Logical' incorporates:
                     *  Constant: '<S4070>/TRUE Constant'
                     *  SignalConversion generated from: '<S4070>/OptAvailable'
                     */
                    rtb_Comparison2_eh = true;

                    /* End of Outputs for SubSystem: '<S3982>/UseTm5' */
                }
                else if ((((uint32)rtb_VM_Conditional_Signal_VeTSX) ==
                          CeTSXR_e_Sixth) && (rtb_TmpSignalConversionAtVaTS_e[5]))
                {
                    /* Outputs for IfAction SubSystem: '<S3982>/UseTm6' incorporates:
                     *  ActionPort: '<S4071>/Action Port'
                     */
                    /* Merge: '<S3981>/Merge1' incorporates:
                     *  Constant: '<S4071>/Constant Value'
                     *  SignalConversion generated from: '<S4071>/Index'
                     */
                    rtb_Merge_ex = 5U;

                    /* Logic: '<S3976>/Logical' incorporates:
                     *  Constant: '<S4071>/TRUE Constant'
                     *  SignalConversion generated from: '<S4071>/OptAvailable'
                     */
                    rtb_Comparison2_eh = true;

                    /* End of Outputs for SubSystem: '<S3982>/UseTm6' */
                }
                else
                {
                    /* Outputs for IfAction SubSystem: '<S3982>/ELSE' incorporates:
                     *  ActionPort: '<S4059>/Action Port'
                     */
                    /* Merge: '<S3981>/Merge1' incorporates:
                     *  Constant: '<S4059>/Constant Value'
                     *  SignalConversion generated from: '<S4059>/Index'
                     */
                    rtb_Merge_ex = 0U;

                    /* Logic: '<S3976>/Logical' incorporates:
                     *  Constant: '<S4059>/FALSE Constant'
                     *  SignalConversion generated from: '<S4059>/OptAvailable'
                     */
                    rtb_Comparison2_eh = false;

                    /* End of Outputs for SubSystem: '<S3982>/ELSE' */
                }

                /* End of If: '<S3982>/If' */

                /* SignalConversion generated from: '<S3982>/Selector' */
                rtb_TmpSignalConversionAtSele_0[0] = rtb_Selector;
                rtb_TmpSignalConversionAtSele_0[1] = rtb_Selector1;
                rtb_TmpSignalConversionAtSele_0[2] = rtb_Selector2;
                rtb_TmpSignalConversionAtSele_0[3] = rtb_Selector3;
                rtb_TmpSignalConversionAtSele_0[4] = rtb_Selector4;
                rtb_TmpSignalConversionAtSele_0[5] = rtb_Selector5;

                /* Selector: '<S3982>/Selector' */
                rtb_Selector3 = rtb_TmpSignalConversionAtSele_0[rtb_Merge_ex];

                /* SignalConversion generated from: '<S3982>/Selector1' */
                rtb_TmpSignalConversionAtSele_0[0] = rtb_Selector6;
                rtb_TmpSignalConversionAtSele_0[1] = rtb_Selector7;
                rtb_TmpSignalConversionAtSele_0[2] = rtb_Selector8;
                rtb_TmpSignalConversionAtSele_0[3] = rtb_Selector9;
                rtb_TmpSignalConversionAtSele_0[4] = rtb_Selector10;
                rtb_TmpSignalConversionAtSele_0[5] = rtb_Selector11;

                /* Selector: '<S3982>/Selector1' */
                rtb_Selector5 = rtb_TmpSignalConversionAtSele_0[rtb_Merge_ex];

                /* SignalConversion generated from: '<S3982>/Selector2' */
                rtb_TmpSignalConversionAtSele_0[0] = rtb_Selector14;
                rtb_TmpSignalConversionAtSele_0[1] = rtb_Selector15;
                rtb_TmpSignalConversionAtSele_0[2] = rtb_Selector16;
                rtb_TmpSignalConversionAtSele_0[3] = rtb_Selector17;
                rtb_TmpSignalConversionAtSele_0[4] = rtb_Selector12;
                rtb_TmpSignalConversionAtSele_0[5] = rtb_Selector13;

                /* Selector: '<S3982>/Selector2' */
                rtb_Selector4 = rtb_TmpSignalConversionAtSele_0[rtb_Merge_ex];

                /* Abs: '<S4043>/Abs' incorporates:
                 *  Abs: '<S4044>/Abs'
                 */
                rtb_Selector2 = fabsf(rtb_Selector3);

                /* SignalConversion generated from: '<S3982>/Selector1' */
                rtb_TmpSignalConversionAtSele_0[0] = rtb_Selector6;
                rtb_TmpSignalConversionAtSele_0[1] = rtb_Selector7;
                rtb_TmpSignalConversionAtSele_0[2] = rtb_Selector8;
                rtb_TmpSignalConversionAtSele_0[3] = rtb_Selector9;
                rtb_TmpSignalConversionAtSele_0[4] = rtb_Selector10;
                rtb_TmpSignalConversionAtSele_0[5] = rtb_Selector11;

                /* Abs: '<S4047>/Abs' incorporates:
                 *  Abs: '<S4046>/Abs'
                 *  Selector: '<S3982>/Selector1'
                 */
                rtb_Selector11 = fabsf
                    (rtb_TmpSignalConversionAtSele_0[rtb_Merge_ex]);

                /* SignalConversion generated from: '<S3982>/Selector2' */
                rtb_TmpSignalConversionAtSele_0[0] = rtb_Selector14;
                rtb_TmpSignalConversionAtSele_0[1] = rtb_Selector15;
                rtb_TmpSignalConversionAtSele_0[2] = rtb_Selector16;
                rtb_TmpSignalConversionAtSele_0[3] = rtb_Selector17;
                rtb_TmpSignalConversionAtSele_0[4] = rtb_Selector12;
                rtb_TmpSignalConversionAtSele_0[5] = rtb_Selector13;

                /* Abs: '<S4048>/Abs' incorporates:
                 *  Abs: '<S4045>/Abs'
                 *  Selector: '<S3982>/Selector2'
                 */
                rtb_Selector13 = fabsf
                    (rtb_TmpSignalConversionAtSele_0[rtb_Merge_ex]);

                /* If: '<S3981>/If' incorporates:
                 *  Abs: '<S4043>/Abs'
                 *  Abs: '<S4047>/Abs'
                 *  Abs: '<S4048>/Abs'
                 *  Constant: '<S4043>/Constant Value'
                 *  Constant: '<S4044>/Constant Value'
                 *  Constant: '<S4045>/Constant Value'
                 *  Constant: '<S4046>/Constant Value'
                 *  Constant: '<S4047>/Constant Value'
                 *  Constant: '<S4048>/Constant Value'
                 *  Constant: '<S4052>/Constant'
                 *  Constant: '<S4053>/Constant'
                 *  Constant: '<S4057>/Constant'
                 *  Constant: '<S4058>/Constant'
                 *  If: '<S4051>/If'
                 *  Logic: '<S3981>/Logical'
                 *  Logic: '<S3981>/Logical1'
                 *  Logic: '<S4045>/Logical2'
                 *  Logic: '<S4046>/Logical2'
                 *  Logic: '<S4047>/Logical2'
                 *  Logic: '<S4048>/Logical2'
                 *  RelationalOperator: '<S3981>/Comparison19'
                 *  RelationalOperator: '<S3981>/Comparison4'
                 *  RelationalOperator: '<S4043>/Comparison2'
                 *  RelationalOperator: '<S4044>/Comparison2'
                 *  RelationalOperator: '<S4045>/Comparison2'
                 *  RelationalOperator: '<S4046>/Comparison2'
                 *  RelationalOperator: '<S4047>/Comparison2'
                 *  RelationalOperator: '<S4048>/Comparison2'
                 *  RelationalOperator: '<S4051>/Comparison1'
                 *  RelationalOperator: '<S4051>/Comparison19'
                 *  Selector: '<S3942>/Selector'
                 */
                if (((((((uint32)rtb_Selector1_da) == CeTSXR_e_TctoTb) &&
                        (rtb_Selector2 < 1.0E-5F)) && (rtb_Selector11 >= 1.0E-5F))
                     && (rtb_Selector13 >= 1.0E-5F)) && rtb_Comparison2_eh)
                {
                    /* Outputs for IfAction SubSystem: '<S3981>/CombTcToTb' incorporates:
                     *  ActionPort: '<S4050>/Action Port'
                     */
                    /* Merge: '<S3981>/Merge1' incorporates:
                     *  Constant: '<S4050>/Constant Value'
                     *  SignalConversion generated from: '<S4050>/Case'
                     */
                    rtb_Merge_ex = 1U;

                    /* RelationalOperator: '<S3979>/Comparison' incorporates:
                     *  Constant: '<S4050>/TRUE Constant'
                     *  SignalConversion generated from: '<S4050>/OptAvail'
                     */
                    rtb_Comparison2_pur = true;

                    /* End of Outputs for SubSystem: '<S3981>/CombTcToTb' */
                }
                else if (((((((uint32)rtb_Selector1_da) == CeTSXR_e_TbtoTc) &&
                            (rtb_Selector2 < 1.0E-5F)) && (rtb_Selector11 >=
                            1.0E-5F)) && (rtb_Selector13 >= 1.0E-5F)) &&
                         rtb_Comparison2_eh)
                {
                    /* Outputs for IfAction SubSystem: '<S3981>/CombTbToTc' incorporates:
                     *  ActionPort: '<S4049>/Action Port'
                     */
                    /* Merge: '<S3981>/Merge1' incorporates:
                     *  Constant: '<S4049>/Constant Value'
                     *  SignalConversion generated from: '<S4049>/Case'
                     */
                    rtb_Merge_ex = 2U;

                    /* RelationalOperator: '<S3979>/Comparison' incorporates:
                     *  Constant: '<S4049>/TRUE Constant'
                     *  SignalConversion generated from: '<S4049>/OptAvail'
                     */
                    rtb_Comparison2_pur = true;

                    /* End of Outputs for SubSystem: '<S3981>/CombTbToTc' */
                }
                else
                {
                    /* Outputs for IfAction SubSystem: '<S3981>/ELSE' incorporates:
                     *  ActionPort: '<S4051>/Action Port'
                     */
                    if (((uint32)rtb_Selector1_da) == CeTSXR_e_TctoTb)
                    {
                        /* Outputs for IfAction SubSystem: '<S4051>/Case1' incorporates:
                         *  ActionPort: '<S4054>/Action Port'
                         */
                        /* If: '<S4051>/If' incorporates:
                         *  Constant: '<S4054>/Constant Value'
                         *  Merge: '<S3981>/Merge1'
                         *  SignalConversion generated from: '<S4054>/CaseOut'
                         */
                        rtb_Merge_ex = 1U;

                        /* End of Outputs for SubSystem: '<S4051>/Case1' */
                    }
                    else if (((uint32)rtb_Selector1_da) == CeTSXR_e_TbtoTc)
                    {
                        /* Outputs for IfAction SubSystem: '<S4051>/Case2' incorporates:
                         *  ActionPort: '<S4055>/Action Port'
                         */
                        /* If: '<S4051>/If' incorporates:
                         *  Constant: '<S4055>/Constant Value'
                         *  Merge: '<S3981>/Merge1'
                         *  SignalConversion generated from: '<S4055>/CaseOut'
                         */
                        rtb_Merge_ex = 2U;

                        /* End of Outputs for SubSystem: '<S4051>/Case2' */
                    }
                    else
                    {
                        /* Outputs for IfAction SubSystem: '<S4051>/ELSE' incorporates:
                         *  ActionPort: '<S4056>/Action Port'
                         */
                        /* If: '<S4051>/If' incorporates:
                         *  Constant: '<S4056>/Constant Value'
                         *  Merge: '<S3981>/Merge1'
                         *  SignalConversion generated from: '<S4056>/CaseOut'
                         */
                        rtb_Merge_ex = 99U;

                        /* End of Outputs for SubSystem: '<S4051>/ELSE' */
                    }

                    /* RelationalOperator: '<S3979>/Comparison' incorporates:
                     *  Constant: '<S4051>/FALSE Constant'
                     *  Constant: '<S4057>/Constant'
                     *  If: '<S4051>/If'
                     *  RelationalOperator: '<S4051>/Comparison1'
                     *  SignalConversion generated from: '<S4051>/OptAvail'
                     */
                    rtb_Comparison2_pur = false;

                    /* End of Outputs for SubSystem: '<S3981>/ELSE' */
                }

                /* End of If: '<S3981>/If' */

                /* Merge: '<S3987>/Merge3' incorporates:
                 *  Sum: '<S3979>/Sum'
                 */
                rtb_Selector16 = ((rtb_TmpSignalConversionAtVeHS_m +
                                   rtb_TmpSignalConversionAtVeHS_i) +
                                  rtb_VM_Conditional_Signal_VeH_g) +
                    rtb_TmpSignalConversionAtDCLoad;

                /* Switch: '<S4038>/Switch' incorporates:
                 *  Constant: '<S3991>/Constant Value'
                 *  MinMax: '<S3991>/Maximum'
                 *  Sqrt: '<S4038>/Sqrt'
                 *  Sum: '<S3991>/Subtraction'
                 */
                rtb_Selector12 = sqrtf(fmaxf(rtb_VM_Conditional_Signal_PBatM -
                                        rtb_Selector16, 0.0F));

                /* RelationalOperator: '<S3988>/Comparison' incorporates:
                 *  Abs: '<S3988>/Abs'
                 *  Constant: '<S3988>/Constant Value'
                 */
                rtb_Merge_hts = (rtb_Selector12 < 0.0001F);

                /* Outputs for Atomic SubSystem: '<S3979>/Protected Division' */
                /* Switch: '<S3995>/Switch1' incorporates:
                 *  Constant: '<S3995>/Constant Value'
                 *  Constant: '<S3995>/Constant Value1'
                 *  Constant: '<S3995>/Constant Value2'
                 *  Constant: '<S3995>/Constant Value3'
                 *  Logic: '<S3995>/AND'
                 *  RelationalOperator: '<S3995>/Greater Than or Equal '
                 *  RelationalOperator: '<S3995>/Greater Than or Equal 1'
                 *  RelationalOperator: '<S3995>/Not Equal'
                 *  RelationalOperator: '<S3995>/Not Equal1'
                 *  Switch: '<S3995>/Switch2'
                 *  Switch: '<S3995>/Switch3'
                 */
                if ((rtb_Selector3 != 0.0F) && (rtb_TmpSignalConversionAtVeHSCR
                        != 0.0F))
                {
                    /* Switch: '<S3995>/Switch1' incorporates:
                     *  Product: '<S3995>/Division'
                     */
                    rtb_Selector17 = rtb_Selector3 /
                        rtb_TmpSignalConversionAtVeHSCR;
                }
                else if (rtb_Selector3 > 0.0F)
                {
                    /* Switch: '<S3995>/Switch2' incorporates:
                     *  Constant: '<S3995>/MAXFLOAT'
                     *  Switch: '<S3995>/Switch1'
                     */
                    rtb_Selector17 = 3.402823466E+38F;
                }
                else if (rtb_Selector3 < 0.0F)
                {
                    /* Switch: '<S3995>/Switch3' incorporates:
                     *  Constant: '<S3995>/MINFLOAT'
                     *  Switch: '<S3995>/Switch1'
                     *  Switch: '<S3995>/Switch2'
                     */
                    rtb_Selector17 = -3.402823466E+38F;
                }
                else
                {
                    /* Switch: '<S3995>/Switch1' incorporates:
                     *  Constant: '<S3995>/Constant Value4'
                     *  Switch: '<S3995>/Switch2'
                     *  Switch: '<S3995>/Switch3'
                     */
                    rtb_Selector17 = 0.0F;
                }

                /* End of Switch: '<S3995>/Switch1' */
                /* End of Outputs for SubSystem: '<S3979>/Protected Division' */

                /* Outputs for Atomic SubSystem: '<S3979>/Protected Division1' */
                /* Switch: '<S3996>/Switch1' incorporates:
                 *  Constant: '<S3996>/Constant Value'
                 *  Constant: '<S3996>/Constant Value1'
                 *  Constant: '<S3996>/Constant Value2'
                 *  Constant: '<S3996>/Constant Value3'
                 *  Logic: '<S3996>/AND'
                 *  RelationalOperator: '<S3996>/Greater Than or Equal '
                 *  RelationalOperator: '<S3996>/Greater Than or Equal 1'
                 *  RelationalOperator: '<S3996>/Not Equal'
                 *  RelationalOperator: '<S3996>/Not Equal1'
                 *  Switch: '<S3996>/Switch2'
                 *  Switch: '<S3996>/Switch3'
                 */
                if ((rtb_Selector5 != 0.0F) && (rtb_TmpSignalConversionAtVeHS_f
                        != 0.0F))
                {
                    /* Switch: '<S3996>/Switch1' incorporates:
                     *  Product: '<S3996>/Division'
                     */
                    rtb_Selector15 = rtb_Selector5 /
                        rtb_TmpSignalConversionAtVeHS_f;
                }
                else if (rtb_Selector5 > 0.0F)
                {
                    /* Switch: '<S3996>/Switch2' incorporates:
                     *  Constant: '<S3996>/MAXFLOAT'
                     *  Switch: '<S3996>/Switch1'
                     */
                    rtb_Selector15 = 3.402823466E+38F;
                }
                else if (rtb_Selector5 < 0.0F)
                {
                    /* Switch: '<S3996>/Switch3' incorporates:
                     *  Constant: '<S3996>/MINFLOAT'
                     *  Switch: '<S3996>/Switch1'
                     *  Switch: '<S3996>/Switch2'
                     */
                    rtb_Selector15 = -3.402823466E+38F;
                }
                else
                {
                    /* Switch: '<S3996>/Switch1' incorporates:
                     *  Constant: '<S3996>/Constant Value4'
                     *  Switch: '<S3996>/Switch2'
                     *  Switch: '<S3996>/Switch3'
                     */
                    rtb_Selector15 = 0.0F;
                }

                /* End of Switch: '<S3996>/Switch1' */
                /* End of Outputs for SubSystem: '<S3979>/Protected Division1' */

                /* Outputs for Atomic SubSystem: '<S3979>/Protected Division2' */
                /* Switch: '<S3997>/Switch1' incorporates:
                 *  Constant: '<S3997>/Constant Value'
                 *  Constant: '<S3997>/Constant Value1'
                 *  Constant: '<S3997>/Constant Value2'
                 *  Constant: '<S3997>/Constant Value3'
                 *  Logic: '<S3997>/AND'
                 *  RelationalOperator: '<S3997>/Greater Than or Equal '
                 *  RelationalOperator: '<S3997>/Greater Than or Equal 1'
                 *  RelationalOperator: '<S3997>/Not Equal'
                 *  RelationalOperator: '<S3997>/Not Equal1'
                 *  Switch: '<S3997>/Switch2'
                 *  Switch: '<S3997>/Switch3'
                 */
                if ((rtb_Selector4 != 0.0F) && (rtb_VM_Conditional_Signal_VeHSC
                        != 0.0F))
                {
                    /* Switch: '<S3997>/Switch1' incorporates:
                     *  Product: '<S3997>/Division'
                     */
                    rtb_Selector13 = rtb_Selector4 /
                        rtb_VM_Conditional_Signal_VeHSC;
                }
                else if (rtb_Selector4 > 0.0F)
                {
                    /* Switch: '<S3997>/Switch2' incorporates:
                     *  Constant: '<S3997>/MAXFLOAT'
                     *  Switch: '<S3997>/Switch1'
                     */
                    rtb_Selector13 = 3.402823466E+38F;
                }
                else if (rtb_Selector4 < 0.0F)
                {
                    /* Switch: '<S3997>/Switch3' incorporates:
                     *  Constant: '<S3997>/MINFLOAT'
                     *  Switch: '<S3997>/Switch1'
                     *  Switch: '<S3997>/Switch2'
                     */
                    rtb_Selector13 = -3.402823466E+38F;
                }
                else
                {
                    /* Switch: '<S3997>/Switch1' incorporates:
                     *  Constant: '<S3997>/Constant Value4'
                     *  Switch: '<S3997>/Switch2'
                     *  Switch: '<S3997>/Switch3'
                     */
                    rtb_Selector13 = 0.0F;
                }

                /* End of Switch: '<S3997>/Switch1' */
                /* End of Outputs for SubSystem: '<S3979>/Protected Division2' */

                /* Sum: '<S3987>/Sum' incorporates:
                 *  Product: '<S4029>/Prod'
                 *  Product: '<S4030>/Prod'
                 *  Product: '<S4031>/Prod'
                 */
                rtb_Selector11 = ((rtb_Selector17 * rtb_Selector17) +
                                  (rtb_Selector15 * rtb_Selector15)) +
                    (rtb_Selector13 * rtb_Selector13);

                /* RelationalOperator: '<S3979>/Comparison5' incorporates:
                 *  Constant: '<S4026>/Constant Value'
                 *  RelationalOperator: '<S4026>/Comparison'
                 */
                rtb_NotEqual1_el = (rtb_Selector11 > 0.0001F);

                /* Logic: '<S3976>/Logical' */
                rtb_Comparison2_eh = (rtb_Comparison2_eh && rtb_Comparison2_pur);

                /* If: '<S3987>/If' incorporates:
                 *  Constant: '<S4027>/Constant Value'
                 *  Logic: '<S3987>/Logical'
                 *  RelationalOperator: '<S4027>/Comparison'
                 */
                if ((rtb_NotEqual1_el && (rtb_Selector12 > 0.0001F)) &&
                        rtb_Comparison2_eh)
                {
                    /* Outputs for IfAction SubSystem: '<S3987>/CalcLambdaRMin' incorporates:
                     *  ActionPort: '<S4022>/Action Port'
                     */
                    /* Switch: '<S4034>/Switch' incorporates:
                     *  Constant: '<S4022>/Constant Value'
                     *  MinMax: '<S4022>/MinMax1'
                     *  Sqrt: '<S4034>/Sqrt'
                     */
                    rtb_Selector17 = sqrtf(fmaxf(rtb_Selector11, 0.0F));

                    /* Outputs for Atomic SubSystem: '<S4022>/Protected Division' */
                    /* Switch: '<S4032>/Switch1' incorporates:
                     *  Constant: '<S4032>/Constant Value1'
                     *  RelationalOperator: '<S4032>/Not Equal1'
                     */
                    if (rtb_Selector17 != 0.0F)
                    {
                        /* Switch: '<S4032>/Switch1' incorporates:
                         *  Product: '<S4032>/Division'
                         */
                        rtb_Selector12 /= rtb_Selector17;
                    }
                    else
                    {
                        /* Switch: '<S4032>/Switch1' incorporates:
                         *  Constant: '<S4032>/MAXFLOAT'
                         *  Switch: '<S4032>/Switch2'
                         */
                        rtb_Selector12 = 3.402823466E+38F;
                    }

                    /* End of Switch: '<S4032>/Switch1' */
                    /* End of Outputs for SubSystem: '<S4022>/Protected Division' */

                    /* Merge: '<S3987>/Merge1' incorporates:
                     *  Gain: '<S4022>/Gain'
                     */
                    rtb_Selector14 = -rtb_Selector12;

                    /* Merge: '<S3987>/Merge' incorporates:
                     *  Gain: '<S4033>/Gain'
                     */
                    rtb_Selector10 = rtb_Selector12;

                    /* End of Outputs for SubSystem: '<S3987>/CalcLambdaRMin' */
                }
                else
                {
                    /* Outputs for IfAction SubSystem: '<S3987>/ELSE' incorporates:
                     *  ActionPort: '<S4024>/Action Port'
                     */
                    /* Merge: '<S3987>/Merge' incorporates:
                     *  Constant: '<S4024>/Constant Value'
                     *  SignalConversion generated from: '<S4024>/RMinLambdaPos'
                     */
                    rtb_Selector10 = 999.0F;

                    /* Merge: '<S3987>/Merge1' incorporates:
                     *  Constant: '<S4024>/Constant Value1'
                     *  SignalConversion generated from: '<S4024>/RMinLambdaNeg'
                     */
                    rtb_Selector14 = -999.0F;

                    /* End of Outputs for SubSystem: '<S3987>/ELSE' */
                }

                /* End of If: '<S3987>/If' */

                /* Switch: '<S3979>/Switch1' incorporates:
                 *  Switch: '<S3979>/Switch3'
                 */
                if (rtb_Merge_hts)
                {
                    /* Switch: '<S3979>/Switch1' incorporates:
                     *  Constant: '<S3979>/Constant Value1'
                     */
                    rtb_Selector12 = 999.0F;

                    /* Switch: '<S3979>/Switch3' incorporates:
                     *  Constant: '<S3979>/Constant Value4'
                     */
                    rtb_Selector17 = 999.0F;
                }
                else
                {
                    /* Switch: '<S3979>/Switch1' incorporates:
                     *  Product: '<S3979>/Product7'
                     */
                    rtb_Selector12 = rtb_Selector10 * rtb_Selector15;

                    /* Switch: '<S3979>/Switch3' incorporates:
                     *  Product: '<S3979>/Product10'
                     */
                    rtb_Selector17 = rtb_Selector14 * rtb_Selector15;
                }

                /* End of Switch: '<S3979>/Switch1' */

                /* Merge: '<S3987>/Merge3' incorporates:
                 *  Sum: '<S3992>/Subtraction'
                 */
                rtb_Selector16 = rtb_VM_Conditional_Signal_PbatM -
                    rtb_Selector16;

                /* MinMax: '<S3992>/Maximum' incorporates:
                 *  Constant: '<S3992>/Constant Value'
                 */
                rtb_Selector16 = fmaxf(rtb_Selector16, 0.0F);

                /* Switch: '<S4039>/Switch' incorporates:
                 *  Sqrt: '<S4039>/Sqrt'
                 */
                rtb_Selector16 = sqrtf(rtb_Selector16);

                /* If: '<S3987>/If1' incorporates:
                 *  Constant: '<S4028>/Constant Value'
                 *  Logic: '<S3987>/Logical1'
                 *  RelationalOperator: '<S4028>/Comparison'
                 */
                if ((rtb_Comparison2_eh && rtb_NotEqual1_el) && (rtb_Selector16 >
                     0.0001F))
                {
                    /* Outputs for IfAction SubSystem: '<S3987>/CalcLambdaRMin1' incorporates:
                     *  ActionPort: '<S4023>/Action Port'
                     */
                    /* MinMax: '<S4023>/MinMax1' incorporates:
                     *  Constant: '<S4023>/Constant Value'
                     */
                    rtb_Selector11 = fmaxf(rtb_Selector11, 0.0F);

                    /* Switch: '<S4037>/Switch' incorporates:
                     *  Sqrt: '<S4037>/Sqrt'
                     */
                    rtb_Selector11 = sqrtf(rtb_Selector11);

                    /* Outputs for Atomic SubSystem: '<S4023>/Protected Division' */
                    /* Switch: '<S4035>/Switch1' incorporates:
                     *  Constant: '<S4035>/Constant Value1'
                     *  RelationalOperator: '<S4035>/Not Equal1'
                     */
                    if (rtb_Selector11 != 0.0F)
                    {
                        /* Switch: '<S4035>/Switch1' incorporates:
                         *  Product: '<S4035>/Division'
                         */
                        rtb_Selector11 = rtb_Selector16 / rtb_Selector11;
                    }
                    else
                    {
                        /* Switch: '<S4035>/Switch1' incorporates:
                         *  Constant: '<S4035>/MAXFLOAT'
                         *  Switch: '<S4035>/Switch2'
                         */
                        rtb_Selector11 = 3.402823466E+38F;
                    }

                    /* End of Switch: '<S4035>/Switch1' */
                    /* End of Outputs for SubSystem: '<S4023>/Protected Division' */

                    /* Merge: '<S3987>/Merge3' incorporates:
                     *  Gain: '<S4023>/Gain'
                     */
                    rtb_Selector16 = -rtb_Selector11;

                    /* Merge: '<S3987>/Merge2' incorporates:
                     *  Gain: '<S4036>/Gain'
                     */
                    rtb_Selector9 = rtb_Selector11;

                    /* End of Outputs for SubSystem: '<S3987>/CalcLambdaRMin1' */
                }
                else
                {
                    /* Outputs for IfAction SubSystem: '<S3987>/ELSE1' incorporates:
                     *  ActionPort: '<S4025>/Action Port'
                     */
                    /* Merge: '<S3987>/Merge2' incorporates:
                     *  Constant: '<S4025>/Constant Value'
                     *  SignalConversion generated from: '<S4025>/RMaxLambdaPos'
                     */
                    rtb_Selector9 = 999.0F;

                    /* Merge: '<S3987>/Merge3' incorporates:
                     *  Constant: '<S4025>/Constant Value1'
                     *  SignalConversion generated from: '<S4025>/RMaxLambdaNeg'
                     */
                    rtb_Selector16 = -999.0F;

                    /* End of Outputs for SubSystem: '<S3987>/ELSE1' */
                }

                /* End of If: '<S3987>/If1' */

                /* Product: '<S3979>/Product1' */
                rtb_Selector11 = rtb_Selector9 * rtb_Selector15;

                /* Product: '<S3979>/Product4' */
                rtb_Selector15 *= rtb_Selector16;

                /* Sum: '<S3979>/Sum1' */
                rtb_Sum1_dy[0] = rtb_Selector12 -
                    rtb_TmpSignalConversionAtVeHS_b;
                rtb_Sum1_dy[1] = rtb_Selector17 -
                    rtb_TmpSignalConversionAtVeHS_b;
                rtb_Sum1_dy[2] = rtb_Selector11 -
                    rtb_TmpSignalConversionAtVeHS_b;
                rtb_Sum1_dy[3] = rtb_Selector15 -
                    rtb_TmpSignalConversionAtVeHS_b;

                /* Outputs for Atomic SubSystem: '<S3979>/Protected Division3' */
                /* RelationalOperator: '<S3998>/Not Equal1' incorporates:
                 *  Constant: '<S3998>/Constant Value1'
                 */
                rtb_Comparison2_eh = (rtb_TmpSignalConversionAtVeHS_f != 0.0F);
                for (i = 0; i < 4; i++)
                {
                    rtb_Selector3 = rtb_Sum1_dy[i];

                    /* Switch: '<S3998>/Switch1' incorporates:
                     *  Constant: '<S3998>/Constant Value'
                     *  Constant: '<S3998>/Constant Value2'
                     *  Constant: '<S3998>/Constant Value3'
                     *  Logic: '<S3998>/AND'
                     *  RelationalOperator: '<S3998>/Greater Than or Equal '
                     *  RelationalOperator: '<S3998>/Greater Than or Equal 1'
                     *  RelationalOperator: '<S3998>/Not Equal'
                     *  Switch: '<S3998>/Switch2'
                     *  Switch: '<S3998>/Switch3'
                     */
                    if ((rtb_Selector3 != 0.0F) && rtb_Comparison2_eh)
                    {
                        /* Switch: '<S3998>/Switch1' incorporates:
                         *  Product: '<S3998>/Division'
                         */
                        rtb_Selector3 /= rtb_TmpSignalConversionAtVeHS_f;
                    }
                    else if (rtb_Selector3 > 0.0F)
                    {
                        /* Switch: '<S3998>/Switch1' incorporates:
                         *  Constant: '<S3998>/MAXFLOAT'
                         *  Switch: '<S3998>/Switch2'
                         */
                        rtb_Selector3 = 3.402823466E+38F;
                    }
                    else if (rtb_Selector3 < 0.0F)
                    {
                        /* Switch: '<S3998>/Switch1' incorporates:
                         *  Constant: '<S3998>/MINFLOAT'
                         *  Switch: '<S3998>/Switch3'
                         */
                        rtb_Selector3 = -3.402823466E+38F;
                    }
                    else
                    {
                        /* Switch: '<S3998>/Switch1' incorporates:
                         *  Constant: '<S3998>/Constant Value4'
                         *  Switch: '<S3998>/Switch3'
                         */
                        rtb_Selector3 = 0.0F;
                    }

                    /* End of Switch: '<S3998>/Switch1' */
                    rtb_Sum1_dy[i] = rtb_Selector3;
                }

                /* End of Outputs for SubSystem: '<S3979>/Protected Division3' */

                /* Switch: '<S3979>/Switch2' incorporates:
                 *  RelationalOperator: '<S3998>/Not Equal'
                 *  Switch: '<S3979>/Switch4'
                 *  Switch: '<S3998>/Switch1'
                 */
                if (rtb_Merge_hts)
                {
                    /* Switch: '<S3979>/Switch2' incorporates:
                     *  Constant: '<S3979>/Constant Value2'
                     */
                    rtb_Selector10 = 999.0F;

                    /* Switch: '<S3979>/Switch4' incorporates:
                     *  Constant: '<S3979>/Constant Value5'
                     */
                    rtb_Selector14 = 999.0F;
                }
                else
                {
                    /* Switch: '<S3979>/Switch2' incorporates:
                     *  Product: '<S3979>/Product8'
                     */
                    rtb_Selector10 *= rtb_Selector13;

                    /* Switch: '<S3979>/Switch4' incorporates:
                     *  Product: '<S3979>/Product11'
                     */
                    rtb_Selector14 *= rtb_Selector13;
                }

                /* End of Switch: '<S3979>/Switch2' */

                /* Product: '<S3979>/Product2' */
                rtb_Selector9 *= rtb_Selector13;

                /* Product: '<S3979>/Product5' */
                rtb_Selector13 *= rtb_Selector16;

                /* Sum: '<S3979>/Sum2' */
                rtb_Sum2_e[0] = rtb_Selector10 - rtb_VM_Conditional_Signal_VeH_b;
                rtb_Sum2_e[1] = rtb_Selector14 - rtb_VM_Conditional_Signal_VeH_b;
                rtb_Sum2_e[2] = rtb_Selector9 - rtb_VM_Conditional_Signal_VeH_b;
                rtb_Sum2_e[3] = rtb_Selector13 - rtb_VM_Conditional_Signal_VeH_b;

                /* Outputs for Atomic SubSystem: '<S3979>/Protected Division4' */
                /* RelationalOperator: '<S3999>/Not Equal1' incorporates:
                 *  Constant: '<S3999>/Constant Value1'
                 */
                rtb_Merge_hts = (rtb_VM_Conditional_Signal_VeHSC != 0.0F);
                for (i = 0; i < 4; i++)
                {
                    rtb_Selector16 = rtb_Sum2_e[i];

                    /* Switch: '<S3999>/Switch1' incorporates:
                     *  Constant: '<S3999>/Constant Value'
                     *  Constant: '<S3999>/Constant Value2'
                     *  Constant: '<S3999>/Constant Value3'
                     *  Logic: '<S3999>/AND'
                     *  RelationalOperator: '<S3999>/Greater Than or Equal '
                     *  RelationalOperator: '<S3999>/Greater Than or Equal 1'
                     *  RelationalOperator: '<S3999>/Not Equal'
                     *  Switch: '<S3999>/Switch2'
                     *  Switch: '<S3999>/Switch3'
                     */
                    if ((rtb_Selector16 != 0.0F) && rtb_Merge_hts)
                    {
                        /* Switch: '<S3999>/Switch1' incorporates:
                         *  Product: '<S3999>/Division'
                         */
                        rtb_Selector16 /= rtb_VM_Conditional_Signal_VeHSC;
                    }
                    else if (rtb_Selector16 > 0.0F)
                    {
                        /* Switch: '<S3999>/Switch1' incorporates:
                         *  Constant: '<S3999>/MAXFLOAT'
                         *  Switch: '<S3999>/Switch2'
                         */
                        rtb_Selector16 = 3.402823466E+38F;
                    }
                    else if (rtb_Selector16 < 0.0F)
                    {
                        /* Switch: '<S3999>/Switch1' incorporates:
                         *  Constant: '<S3999>/MINFLOAT'
                         *  Switch: '<S3999>/Switch3'
                         */
                        rtb_Selector16 = -3.402823466E+38F;
                    }
                    else
                    {
                        /* Switch: '<S3999>/Switch1' incorporates:
                         *  Constant: '<S3999>/Constant Value4'
                         *  Switch: '<S3999>/Switch3'
                         */
                        rtb_Selector16 = 0.0F;
                    }

                    /* End of Switch: '<S3999>/Switch1' */
                    rtb_Sum2_e[i] = rtb_Selector16;
                }

                /* End of Outputs for SubSystem: '<S3979>/Protected Division4' */

                /* RelationalOperator: '<S3979>/Comparison' incorporates:
                 *  Constant: '<S3994>/Calib'
                 *  RelationalOperator: '<S3999>/Not Equal'
                 *  Switch: '<S3999>/Switch1'
                 */
                rtb_Comparison2_pur = (rtb_TmpSignalConversionAtNoOutp >
                                       ((float32)
                                        Rte_Prm_KeOPTR_n_PosLrgNoThrsh_KeOPTR_n_PosLrgNoThrsh
                                        ()));

                /* RelationalOperator: '<S3979>/Comparison5' incorporates:
                 *  Constant: '<S3993>/Calib'
                 */
                rtb_NotEqual1_el = (rtb_TmpSignalConversionAtNoOutp < ((float32)
                                     Rte_Prm_KeOPTR_n_NegLrgNoThrsh_KeOPTR_n_NegLrgNoThrsh
                                     ()));

                /* Sum: '<S3989>/Summation' incorporates:
                 *  Product: '<S3989>/Multiplication'
                 */
                rtb_Selector16 = (rtb_Merge1_hy *
                                  rtb_TmpSignalConversionAtVeHS_f) +
                    rtb_TmpSignalConversionAtVeHS_b;

                /* Sum: '<S3989>/Summation1' incorporates:
                 *  Product: '<S3989>/Multiplication1'
                 */
                rtb_Selector8 = (rtb_TmpSignalConversionAtVeHS_f * rtb_Merge_jo)
                    + rtb_TmpSignalConversionAtVeHS_b;

                /* Sum: '<S3990>/Summation' incorporates:
                 *  Product: '<S3990>/Multiplication'
                 */
                rtb_Selector7 = (rtb_Merge1_dj * rtb_VM_Conditional_Signal_VeHSC)
                    + rtb_VM_Conditional_Signal_VeH_b;

                /* Sum: '<S3990>/Summation1' incorporates:
                 *  Product: '<S3990>/Multiplication1'
                 */
                rtb_Selector6 = (rtb_VM_Conditional_Signal_VeHSC * rtb_Merge_kc)
                    + rtb_VM_Conditional_Signal_VeH_b;

                /* Logic: '<S3986>/Logical2' incorporates:
                 *  Logic: '<S3986>/Logical6'
                 */
                rtb_NotEqual_cs = !rtb_NotEqual1_el;

                /* If: '<S3986>/If' incorporates:
                 *  Logic: '<S3986>/Logical'
                 *  Logic: '<S3986>/Logical1'
                 *  Logic: '<S3986>/Logical2'
                 *  Logic: '<S3986>/Logical3'
                 *  Logic: '<S3986>/Logical4'
                 */
                if (rtb_Comparison2_pur && rtb_NotEqual_cs)
                {
                    /* Outputs for IfAction SubSystem: '<S3986>/PosSw' incorporates:
                     *  ActionPort: '<S4003>/Action Port'
                     */
                    /* Logic: '<S4003>/Logical' incorporates:
                     *  Abs: '<S4017>/Abs'
                     *  Abs: '<S4017>/Abs1'
                     *  Abs: '<S4018>/Abs'
                     *  Abs: '<S4018>/Abs1'
                     *  Constant: '<S3948>/Calib'
                     *  Constant: '<S4017>/Constant Value'
                     *  Constant: '<S4017>/Constant Value1'
                     *  Constant: '<S4018>/Constant Value'
                     *  Constant: '<S4018>/Constant Value1'
                     *  Logic: '<S4017>/Logical Operator'
                     *  Logic: '<S4017>/Logical Operator1'
                     *  Logic: '<S4017>/Logical Operator2'
                     *  Logic: '<S4018>/Logical Operator'
                     *  Logic: '<S4018>/Logical Operator1'
                     *  Logic: '<S4018>/Logical Operator2'
                     *  RelationalOperator: '<S4017>/Comparison'
                     *  RelationalOperator: '<S4017>/Comparison1'
                     *  RelationalOperator: '<S4017>/Comparison2'
                     *  RelationalOperator: '<S4017>/Comparison3'
                     *  RelationalOperator: '<S4018>/Comparison'
                     *  RelationalOperator: '<S4018>/Comparison1'
                     *  RelationalOperator: '<S4018>/Comparison2'
                     *  RelationalOperator: '<S4018>/Comparison3'
                     *  Sum: '<S4017>/Sum1'
                     *  Sum: '<S4017>/Sum2'
                     *  Sum: '<S4018>/Sum1'
                     *  Sum: '<S4018>/Sum2'
                     */
                    rtb_Merge_hts = (((((fabsf(rtb_Selector12 - rtb_Selector16) <
                                         0.0001F) || (rtb_Selector12 >
                                         rtb_Selector16)) && ((rtb_Selector12 <
                                         rtb_Selector8) || (fabsf(rtb_Selector12
                                          - rtb_Selector8) < 0.0001F))) &&
                                      (((fabsf(rtb_Selector10 - rtb_Selector7) <
                                         0.0001F) || (rtb_Selector10 >
                                         rtb_Selector7)) && ((rtb_Selector10 <
                                         rtb_Selector6) || (fabsf(rtb_Selector10
                                          - rtb_Selector6) < 0.0001F)))) &&
                                     Rte_Prm_HeHSCR_b_EnblOptBsdCalc_HeHSCR_b_EnblOptBsdCalc
                                     ());

                    /* Logic: '<S4003>/Logical1' incorporates:
                     *  Abs: '<S4019>/Abs'
                     *  Abs: '<S4019>/Abs1'
                     *  Abs: '<S4020>/Abs'
                     *  Abs: '<S4020>/Abs1'
                     *  Constant: '<S4019>/Constant Value'
                     *  Constant: '<S4019>/Constant Value1'
                     *  Constant: '<S4020>/Constant Value'
                     *  Constant: '<S4020>/Constant Value1'
                     *  Logic: '<S4019>/Logical Operator'
                     *  Logic: '<S4019>/Logical Operator1'
                     *  Logic: '<S4019>/Logical Operator2'
                     *  Logic: '<S4020>/Logical Operator'
                     *  Logic: '<S4020>/Logical Operator1'
                     *  Logic: '<S4020>/Logical Operator2'
                     *  RelationalOperator: '<S4019>/Comparison'
                     *  RelationalOperator: '<S4019>/Comparison1'
                     *  RelationalOperator: '<S4019>/Comparison2'
                     *  RelationalOperator: '<S4019>/Comparison3'
                     *  RelationalOperator: '<S4020>/Comparison'
                     *  RelationalOperator: '<S4020>/Comparison1'
                     *  RelationalOperator: '<S4020>/Comparison2'
                     *  RelationalOperator: '<S4020>/Comparison3'
                     *  Sum: '<S4019>/Sum1'
                     *  Sum: '<S4019>/Sum2'
                     *  Sum: '<S4020>/Sum1'
                     *  Sum: '<S4020>/Sum2'
                     */
                    rtb_Comparison2_eh = ((((fabsf(rtb_Selector11 -
                        rtb_Selector16) < 0.0001F) || (rtb_Selector11 >
                        rtb_Selector16)) && ((rtb_Selector11 < rtb_Selector8) ||
                        (fabsf(rtb_Selector11 - rtb_Selector8) < 0.0001F))) &&
                                          (((fabsf(rtb_Selector9 - rtb_Selector7)
                        < 0.0001F) || (rtb_Selector9 > rtb_Selector7)) &&
                                           ((rtb_Selector9 < rtb_Selector6) ||
                                            (fabsf(rtb_Selector9 - rtb_Selector6)
                        < 0.0001F))));

                    /* If: '<S4003>/If' incorporates:
                     *  Logic: '<S4003>/Logical2'
                     *  Logic: '<S4003>/Logical3'
                     *  Logic: '<S4003>/Logical4'
                     *  Logic: '<S4003>/Logical5'
                     *  Logic: '<S4003>/Logical6'
                     *  Logic: '<S4003>/Logical7'
                     */
                    if (rtb_Merge_hts && rtb_Comparison2_eh)
                    {
                        /* Outputs for IfAction SubSystem: '<S4003>/UseOpt' incorporates:
                         *  ActionPort: '<S4021>/Action Port'
                         */
                        VDDR_ac_UseOpt(&rtb_Switch_is);

                        /* End of Outputs for SubSystem: '<S4003>/UseOpt' */
                    }
                    else
                    {
                        /* Logic: '<S4003>/Logical4' incorporates:
                         *  Logic: '<S4003>/Logical9'
                         */
                        rtb_NotEqual_cs = !rtb_Comparison2_eh;
                        if (rtb_Merge_hts && rtb_NotEqual_cs)
                        {
                            /* Outputs for IfAction SubSystem: '<S4003>/MinPosMaxCorn' incorporates:
                             *  ActionPort: '<S4016>/Action Port'
                             */
                            /* Merge: '<S3986>/Merge' incorporates:
                             *  Constant: '<S4016>/Constant Value'
                             *  SignalConversion generated from: '<S4016>/Mode'
                             */
                            rtb_Switch_is = 3U;

                            /* End of Outputs for SubSystem: '<S4003>/MinPosMaxCorn' */
                        }
                        else
                        {
                            /* Logic: '<S4003>/Logical7' incorporates:
                             *  Logic: '<S4003>/Logical8'
                             */
                            rtb_Merge_hts = !rtb_Merge_hts;
                            if (rtb_Merge_hts && rtb_Comparison2_eh)
                            {
                                /* Outputs for IfAction SubSystem: '<S4003>/CornerMaxPos' incorporates:
                                 *  ActionPort: '<S4013>/Action Port'
                                 */
                                /* Merge: '<S3986>/Merge' incorporates:
                                 *  Constant: '<S4013>/Constant Value'
                                 *  SignalConversion generated from: '<S4013>/Mode'
                                 */
                                rtb_Switch_is = 4U;

                                /* End of Outputs for SubSystem: '<S4003>/CornerMaxPos' */
                            }
                            else if (rtb_Merge_hts && rtb_NotEqual_cs)
                            {
                                /* Outputs for IfAction SubSystem: '<S4003>/Corners' incorporates:
                                 *  ActionPort: '<S4014>/Action Port'
                                 */
                                VDDR_ac_Corners(&rtb_Switch_is);

                                /* End of Outputs for SubSystem: '<S4003>/Corners' */
                            }
                            else
                            {
                                /* Outputs for IfAction SubSystem: '<S4003>/ELSE' incorporates:
                                 *  ActionPort: '<S4015>/Action Port'
                                 */
                                VDDR_ac_Corners(&rtb_Switch_is);

                                /* End of Outputs for SubSystem: '<S4003>/ELSE' */
                            }
                        }
                    }

                    /* End of If: '<S4003>/If' */
                    /* End of Outputs for SubSystem: '<S3986>/PosSw' */
                }
                else
                {
                    /* Logic: '<S3986>/Logical3' incorporates:
                     *  Logic: '<S3986>/Logical5'
                     */
                    rtb_Merge_hts = !rtb_Comparison2_pur;
                    if (rtb_Merge_hts && rtb_NotEqual1_el)
                    {
                        /* Outputs for IfAction SubSystem: '<S3986>/NegSw' incorporates:
                         *  ActionPort: '<S4001>/Action Port'
                         */
                        /* Logic: '<S4001>/Logical' incorporates:
                         *  Abs: '<S4008>/Abs'
                         *  Abs: '<S4008>/Abs1'
                         *  Abs: '<S4009>/Abs'
                         *  Abs: '<S4009>/Abs1'
                         *  Constant: '<S3948>/Calib'
                         *  Constant: '<S4008>/Constant Value'
                         *  Constant: '<S4008>/Constant Value1'
                         *  Constant: '<S4009>/Constant Value'
                         *  Constant: '<S4009>/Constant Value1'
                         *  Logic: '<S4008>/Logical Operator'
                         *  Logic: '<S4008>/Logical Operator1'
                         *  Logic: '<S4008>/Logical Operator2'
                         *  Logic: '<S4009>/Logical Operator'
                         *  Logic: '<S4009>/Logical Operator1'
                         *  Logic: '<S4009>/Logical Operator2'
                         *  RelationalOperator: '<S4008>/Comparison'
                         *  RelationalOperator: '<S4008>/Comparison1'
                         *  RelationalOperator: '<S4008>/Comparison2'
                         *  RelationalOperator: '<S4008>/Comparison3'
                         *  RelationalOperator: '<S4009>/Comparison'
                         *  RelationalOperator: '<S4009>/Comparison1'
                         *  RelationalOperator: '<S4009>/Comparison2'
                         *  RelationalOperator: '<S4009>/Comparison3'
                         *  Sum: '<S4008>/Sum1'
                         *  Sum: '<S4008>/Sum2'
                         *  Sum: '<S4009>/Sum1'
                         *  Sum: '<S4009>/Sum2'
                         */
                        rtb_Merge_hts = (((((fabsf(rtb_Selector17 -
                                              rtb_Selector16) < 0.0001F) ||
                                            (rtb_Selector17 > rtb_Selector16)) &&
                                           ((rtb_Selector17 < rtb_Selector8) ||
                                            (fabsf(rtb_Selector17 -
                                              rtb_Selector8) < 0.0001F))) &&
                                          (((fabsf(rtb_Selector14 -
                                              rtb_Selector7) < 0.0001F) ||
                                            (rtb_Selector14 > rtb_Selector7)) &&
                                           ((rtb_Selector14 < rtb_Selector6) ||
                                            (fabsf(rtb_Selector14 -
                                              rtb_Selector6) < 0.0001F)))) &&
                                         Rte_Prm_HeHSCR_b_EnblOptBsdCalc_HeHSCR_b_EnblOptBsdCalc
                                         ());

                        /* Logic: '<S4001>/Logical1' incorporates:
                         *  Abs: '<S4010>/Abs'
                         *  Abs: '<S4010>/Abs1'
                         *  Abs: '<S4011>/Abs'
                         *  Abs: '<S4011>/Abs1'
                         *  Constant: '<S4010>/Constant Value'
                         *  Constant: '<S4010>/Constant Value1'
                         *  Constant: '<S4011>/Constant Value'
                         *  Constant: '<S4011>/Constant Value1'
                         *  Logic: '<S4010>/Logical Operator'
                         *  Logic: '<S4010>/Logical Operator1'
                         *  Logic: '<S4010>/Logical Operator2'
                         *  Logic: '<S4011>/Logical Operator'
                         *  Logic: '<S4011>/Logical Operator1'
                         *  Logic: '<S4011>/Logical Operator2'
                         *  RelationalOperator: '<S4010>/Comparison'
                         *  RelationalOperator: '<S4010>/Comparison1'
                         *  RelationalOperator: '<S4010>/Comparison2'
                         *  RelationalOperator: '<S4010>/Comparison3'
                         *  RelationalOperator: '<S4011>/Comparison'
                         *  RelationalOperator: '<S4011>/Comparison1'
                         *  RelationalOperator: '<S4011>/Comparison2'
                         *  RelationalOperator: '<S4011>/Comparison3'
                         *  Sum: '<S4010>/Sum1'
                         *  Sum: '<S4010>/Sum2'
                         *  Sum: '<S4011>/Sum1'
                         *  Sum: '<S4011>/Sum2'
                         */
                        rtb_Comparison2_eh = ((((fabsf(rtb_Selector15 -
                            rtb_Selector16) < 0.0001F) || (rtb_Selector15 >
                            rtb_Selector16)) && ((rtb_Selector15 < rtb_Selector8)
                                                || (fabsf(rtb_Selector15 -
                            rtb_Selector8) < 0.0001F))) && (((fabsf
                            (rtb_Selector13 - rtb_Selector7) < 0.0001F) ||
                                                (rtb_Selector13 > rtb_Selector7))
                                               && ((rtb_Selector13 <
                            rtb_Selector6) || (fabsf(rtb_Selector13 -
                            rtb_Selector6) < 0.0001F))));

                        /* If: '<S4001>/If' incorporates:
                         *  Logic: '<S4001>/Logical2'
                         *  Logic: '<S4001>/Logical3'
                         *  Logic: '<S4001>/Logical4'
                         *  Logic: '<S4001>/Logical5'
                         *  Logic: '<S4001>/Logical6'
                         *  Logic: '<S4001>/Logical7'
                         */
                        if (rtb_Merge_hts && rtb_Comparison2_eh)
                        {
                            /* Outputs for IfAction SubSystem: '<S4001>/UseOpt' incorporates:
                             *  ActionPort: '<S4012>/Action Port'
                             */
                            VDDR_ac_UseOpt(&rtb_Switch_is);

                            /* End of Outputs for SubSystem: '<S4001>/UseOpt' */
                        }
                        else
                        {
                            /* Logic: '<S4001>/Logical4' incorporates:
                             *  Logic: '<S4001>/Logical9'
                             */
                            rtb_NotEqual_cs = !rtb_Comparison2_eh;
                            if (rtb_Merge_hts && rtb_NotEqual_cs)
                            {
                                /* Outputs for IfAction SubSystem: '<S4001>/NinNegMinCorn' incorporates:
                                 *  ActionPort: '<S4007>/Action Port'
                                 */
                                /* Merge: '<S3986>/Merge' incorporates:
                                 *  Constant: '<S4007>/Constant Value'
                                 *  SignalConversion generated from: '<S4007>/Mode'
                                 */
                                rtb_Switch_is = 5U;

                                /* End of Outputs for SubSystem: '<S4001>/NinNegMinCorn' */
                            }
                            else
                            {
                                /* Logic: '<S4001>/Logical7' incorporates:
                                 *  Logic: '<S4001>/Logical8'
                                 */
                                rtb_Merge_hts = !rtb_Merge_hts;
                                if (rtb_Merge_hts && rtb_Comparison2_eh)
                                {
                                    /* Outputs for IfAction SubSystem: '<S4001>/MaxNegMaxCorn' incorporates:
                                     *  ActionPort: '<S4006>/Action Port'
                                     */
                                    /* Merge: '<S3986>/Merge' incorporates:
                                     *  Constant: '<S4006>/Constant Value'
                                     *  SignalConversion generated from: '<S4006>/Mode'
                                     */
                                    rtb_Switch_is = 6U;

                                    /* End of Outputs for SubSystem: '<S4001>/MaxNegMaxCorn' */
                                }
                                else if (rtb_Merge_hts && rtb_NotEqual_cs)
                                {
                                    /* Outputs for IfAction SubSystem: '<S4001>/Corners' incorporates:
                                     *  ActionPort: '<S4004>/Action Port'
                                     */
                                    VDDR_ac_Corners(&rtb_Switch_is);

                                    /* End of Outputs for SubSystem: '<S4001>/Corners' */
                                }
                                else
                                {
                                    /* Outputs for IfAction SubSystem: '<S4001>/ELSE' incorporates:
                                     *  ActionPort: '<S4005>/Action Port'
                                     */
                                    VDDR_ac_Corners(&rtb_Switch_is);

                                    /* End of Outputs for SubSystem: '<S4001>/ELSE' */
                                }
                            }
                        }

                        /* End of If: '<S4001>/If' */
                        /* End of Outputs for SubSystem: '<S3986>/NegSw' */
                    }
                    else if (rtb_Merge_hts && rtb_NotEqual_cs)
                    {
                        /* Outputs for IfAction SubSystem: '<S3986>/NoPosNegSw' incorporates:
                         *  ActionPort: '<S4002>/Action Port'
                         */
                        VDDR_ac_Corners(&rtb_Switch_is);

                        /* End of Outputs for SubSystem: '<S3986>/NoPosNegSw' */
                    }
                    else
                    {
                        /* Outputs for IfAction SubSystem: '<S3986>/ELSE' incorporates:
                         *  ActionPort: '<S4000>/Action Port'
                         */
                        VDDR_ac_Corners(&rtb_Switch_is);

                        /* End of Outputs for SubSystem: '<S3986>/ELSE' */
                    }
                }

                /* End of If: '<S3986>/If' */

                /* SwitchCase: '<S3980>/Switch_Case' incorporates:
                 *  Constant: '<S3947>/Calib'
                 */
                switch (Rte_Prm_HeHSCR_M_CombMdOvrd_HeHSCR_M_CombMdOvrd())
                {
                  case 1:
                    /* Outputs for IfAction SubSystem: '<S3980>/OvrdToOpt' incorporates:
                     *  ActionPort: '<S4041>/Action Port'
                     */
                    VDDR_ac_OvrdToOpt(&rtb_Switch_is);

                    /* End of Outputs for SubSystem: '<S3980>/OvrdToOpt' */
                    break;

                  case 2:
                    /* Outputs for IfAction SubSystem: '<S3980>/OvrdToCorners' incorporates:
                     *  ActionPort: '<S4040>/Action Port'
                     */
                    VDDR_ac_OvrdToOpt(&rtb_Switch_is);

                    /* End of Outputs for SubSystem: '<S3980>/OvrdToCorners' */
                    break;

                  default:
                    /* no actions */
                    break;
                }

                /* End of SwitchCase: '<S3980>/Switch_Case' */

                /* SwitchCase: '<S3976>/Switch_Case' */
                switch (rtb_Merge_ex)
                {
                  case 1:
                    /* Outputs for IfAction SubSystem: '<S3976>/TcToTb' incorporates:
                     *  ActionPort: '<S3984>/Action Port'
                     */
                    /* SwitchCase: '<S3984>/Switch_Case' */
                    switch (rtb_Switch_is)
                    {
                      case 1:
                        /* Outputs for IfAction SubSystem: '<S3984>/TcToTb_Opt' incorporates:
                         *  ActionPort: '<S4129>/Action Port'
                         */
                        /* Outputs for Atomic SubSystem: '<S4129>/Protected Division1' */
                        /* Switch: '<S4171>/Switch1' incorporates:
                         *  Constant: '<S4171>/Constant Value'
                         *  Constant: '<S4171>/Constant Value1'
                         *  Constant: '<S4171>/Constant Value2'
                         *  Constant: '<S4171>/Constant Value3'
                         *  Logic: '<S4171>/AND'
                         *  RelationalOperator: '<S4171>/Greater Than or Equal '
                         *  RelationalOperator: '<S4171>/Greater Than or Equal 1'
                         *  RelationalOperator: '<S4171>/Not Equal'
                         *  RelationalOperator: '<S4171>/Not Equal1'
                         *  Switch: '<S4171>/Switch2'
                         *  Switch: '<S4171>/Switch3'
                         */
                        if ((rtb_Selector4 != 0.0F) &&
                                (rtb_VM_Conditional_Signal_VeHSC != 0.0F))
                        {
                            /* Switch: '<S4171>/Switch1' incorporates:
                             *  Product: '<S4171>/Division'
                             */
                            rtb_Selector13 = rtb_Selector4 /
                                rtb_VM_Conditional_Signal_VeHSC;
                        }
                        else if (rtb_Selector4 > 0.0F)
                        {
                            /* Switch: '<S4171>/Switch2' incorporates:
                             *  Constant: '<S4171>/MAXFLOAT'
                             *  Switch: '<S4171>/Switch1'
                             */
                            rtb_Selector13 = 3.402823466E+38F;
                        }
                        else if (rtb_Selector4 < 0.0F)
                        {
                            /* Switch: '<S4171>/Switch3' incorporates:
                             *  Constant: '<S4171>/MINFLOAT'
                             *  Switch: '<S4171>/Switch1'
                             *  Switch: '<S4171>/Switch2'
                             */
                            rtb_Selector13 = -3.402823466E+38F;
                        }
                        else
                        {
                            /* Switch: '<S4171>/Switch1' incorporates:
                             *  Constant: '<S4171>/Constant Value4'
                             *  Switch: '<S4171>/Switch2'
                             *  Switch: '<S4171>/Switch3'
                             */
                            rtb_Selector13 = 0.0F;
                        }

                        /* End of Switch: '<S4171>/Switch1' */
                        /* End of Outputs for SubSystem: '<S4129>/Protected Division1' */

                        /* Outputs for Atomic SubSystem: '<S4129>/Protected Division' */
                        /* Switch: '<S4170>/Switch1' incorporates:
                         *  Constant: '<S4170>/Constant Value'
                         *  Constant: '<S4170>/Constant Value1'
                         *  Constant: '<S4170>/Constant Value2'
                         *  Constant: '<S4170>/Constant Value3'
                         *  Logic: '<S4170>/AND'
                         *  RelationalOperator: '<S4170>/Greater Than or Equal '
                         *  RelationalOperator: '<S4170>/Greater Than or Equal 1'
                         *  RelationalOperator: '<S4170>/Not Equal'
                         *  RelationalOperator: '<S4170>/Not Equal1'
                         *  Switch: '<S4170>/Switch2'
                         *  Switch: '<S4170>/Switch3'
                         */
                        if ((rtb_Selector5 != 0.0F) &&
                                (rtb_TmpSignalConversionAtVeHS_f != 0.0F))
                        {
                            /* Switch: '<S4170>/Switch1' incorporates:
                             *  Product: '<S4170>/Division'
                             */
                            rtb_Selector12 = rtb_Selector5 /
                                rtb_TmpSignalConversionAtVeHS_f;
                        }
                        else if (rtb_Selector5 > 0.0F)
                        {
                            /* Switch: '<S4170>/Switch2' incorporates:
                             *  Constant: '<S4170>/MAXFLOAT'
                             *  Switch: '<S4170>/Switch1'
                             */
                            rtb_Selector12 = 3.402823466E+38F;
                        }
                        else if (rtb_Selector5 < 0.0F)
                        {
                            /* Switch: '<S4170>/Switch3' incorporates:
                             *  Constant: '<S4170>/MINFLOAT'
                             *  Switch: '<S4170>/Switch1'
                             *  Switch: '<S4170>/Switch2'
                             */
                            rtb_Selector12 = -3.402823466E+38F;
                        }
                        else
                        {
                            /* Switch: '<S4170>/Switch1' incorporates:
                             *  Constant: '<S4170>/Constant Value4'
                             *  Switch: '<S4170>/Switch2'
                             *  Switch: '<S4170>/Switch3'
                             */
                            rtb_Selector12 = 0.0F;
                        }

                        /* End of Switch: '<S4170>/Switch1' */
                        /* End of Outputs for SubSystem: '<S4129>/Protected Division' */

                        /* Outputs for Atomic SubSystem: '<S4129>/Protected Division2' */
                        /* Switch: '<S4172>/Switch1' incorporates:
                         *  Constant: '<S4172>/Constant Value'
                         *  Constant: '<S4172>/Constant Value1'
                         *  Constant: '<S4172>/Constant Value2'
                         *  Constant: '<S4172>/Constant Value3'
                         *  Logic: '<S4172>/AND'
                         *  RelationalOperator: '<S4172>/Greater Than or Equal '
                         *  RelationalOperator: '<S4172>/Greater Than or Equal 1'
                         *  RelationalOperator: '<S4172>/Not Equal'
                         *  RelationalOperator: '<S4172>/Not Equal1'
                         *  Switch: '<S4172>/Switch2'
                         *  Switch: '<S4172>/Switch3'
                         */
                        if ((rtb_Selector13 != 0.0F) && (rtb_Selector12 != 0.0F))
                        {
                            /* Switch: '<S4172>/Switch1' incorporates:
                             *  Product: '<S4172>/Division'
                             */
                            rtb_Selector13 /= rtb_Selector12;
                        }
                        else if (rtb_Selector13 > 0.0F)
                        {
                            /* Switch: '<S4172>/Switch2' incorporates:
                             *  Constant: '<S4172>/MAXFLOAT'
                             *  Switch: '<S4172>/Switch1'
                             */
                            rtb_Selector13 = 3.402823466E+38F;
                        }
                        else if (rtb_Selector13 < 0.0F)
                        {
                            /* Switch: '<S4172>/Switch3' incorporates:
                             *  Constant: '<S4172>/MINFLOAT'
                             *  Switch: '<S4172>/Switch1'
                             *  Switch: '<S4172>/Switch2'
                             */
                            rtb_Selector13 = -3.402823466E+38F;
                        }
                        else
                        {
                            /* Switch: '<S4172>/Switch1' incorporates:
                             *  Constant: '<S4172>/Constant Value4'
                             *  Switch: '<S4172>/Switch2'
                             *  Switch: '<S4172>/Switch3'
                             */
                            rtb_Selector13 = 0.0F;
                        }

                        /* End of Switch: '<S4172>/Switch1' */
                        /* End of Outputs for SubSystem: '<S4129>/Protected Division2' */

                        /* Outputs for Atomic SubSystem: '<S4129>/Protected Division3' */
                        /* Switch: '<S4173>/Switch1' incorporates:
                         *  Constant: '<S4173>/Constant Value'
                         *  Constant: '<S4173>/Constant Value1'
                         *  Constant: '<S4173>/Constant Value2'
                         *  Constant: '<S4173>/Constant Value3'
                         *  Logic: '<S4173>/AND'
                         *  RelationalOperator: '<S4173>/Greater Than or Equal '
                         *  RelationalOperator: '<S4173>/Greater Than or Equal 1'
                         *  RelationalOperator: '<S4173>/Not Equal'
                         *  RelationalOperator: '<S4173>/Not Equal1'
                         *  Switch: '<S4173>/Switch2'
                         *  Switch: '<S4173>/Switch3'
                         */
                        if ((rtb_TmpSignalConversionAtVeHS_f != 0.0F) &&
                                (rtb_VM_Conditional_Signal_VeHSC != 0.0F))
                        {
                            /* Switch: '<S4173>/Switch1' incorporates:
                             *  Product: '<S4173>/Division'
                             */
                            rtb_Selector12 = rtb_TmpSignalConversionAtVeHS_f /
                                rtb_VM_Conditional_Signal_VeHSC;
                        }
                        else if (rtb_TmpSignalConversionAtVeHS_f > 0.0F)
                        {
                            /* Switch: '<S4173>/Switch2' incorporates:
                             *  Constant: '<S4173>/MAXFLOAT'
                             *  Switch: '<S4173>/Switch1'
                             */
                            rtb_Selector12 = 3.402823466E+38F;
                        }
                        else if (rtb_TmpSignalConversionAtVeHS_f < 0.0F)
                        {
                            /* Switch: '<S4173>/Switch3' incorporates:
                             *  Constant: '<S4173>/MINFLOAT'
                             *  Switch: '<S4173>/Switch1'
                             *  Switch: '<S4173>/Switch2'
                             */
                            rtb_Selector12 = -3.402823466E+38F;
                        }
                        else
                        {
                            /* Switch: '<S4173>/Switch1' incorporates:
                             *  Constant: '<S4173>/Constant Value4'
                             *  Switch: '<S4173>/Switch2'
                             *  Switch: '<S4173>/Switch3'
                             */
                            rtb_Selector12 = 0.0F;
                        }

                        /* End of Switch: '<S4173>/Switch1' */
                        /* End of Outputs for SubSystem: '<S4129>/Protected Division3' */

                        /* Merge: '<S3945>/Merge' incorporates:
                         *  Product: '<S4129>/Product'
                         */
                        VDDR_ac_B.Merge_d = rtb_Selector13 * rtb_Selector12;

                        /* Outputs for Atomic SubSystem: '<S4129>/Protected Division4' */
                        /* Switch: '<S4174>/Switch1' incorporates:
                         *  Constant: '<S4174>/Constant Value'
                         *  Constant: '<S4174>/Constant Value1'
                         *  Constant: '<S4174>/Constant Value2'
                         *  Constant: '<S4174>/Constant Value3'
                         *  Logic: '<S4174>/AND'
                         *  RelationalOperator: '<S4174>/Greater Than or Equal '
                         *  RelationalOperator: '<S4174>/Greater Than or Equal 1'
                         *  RelationalOperator: '<S4174>/Not Equal'
                         *  RelationalOperator: '<S4174>/Not Equal1'
                         *  Switch: '<S4174>/Switch2'
                         *  Switch: '<S4174>/Switch3'
                         */
                        if ((rtb_TmpSignalConversionAtVeHS_b != 0.0F) &&
                                (rtb_VM_Conditional_Signal_VeHSC != 0.0F))
                        {
                            /* Switch: '<S4174>/Switch1' incorporates:
                             *  Product: '<S4174>/Division'
                             */
                            rtb_Selector12 = rtb_TmpSignalConversionAtVeHS_b /
                                rtb_VM_Conditional_Signal_VeHSC;
                        }
                        else if (rtb_TmpSignalConversionAtVeHS_b > 0.0F)
                        {
                            /* Switch: '<S4174>/Switch2' incorporates:
                             *  Constant: '<S4174>/MAXFLOAT'
                             *  Switch: '<S4174>/Switch1'
                             */
                            rtb_Selector12 = 3.402823466E+38F;
                        }
                        else if (rtb_TmpSignalConversionAtVeHS_b < 0.0F)
                        {
                            /* Switch: '<S4174>/Switch3' incorporates:
                             *  Constant: '<S4174>/MINFLOAT'
                             *  Switch: '<S4174>/Switch1'
                             *  Switch: '<S4174>/Switch2'
                             */
                            rtb_Selector12 = -3.402823466E+38F;
                        }
                        else
                        {
                            /* Switch: '<S4174>/Switch1' incorporates:
                             *  Constant: '<S4174>/Constant Value4'
                             *  Switch: '<S4174>/Switch2'
                             *  Switch: '<S4174>/Switch3'
                             */
                            rtb_Selector12 = 0.0F;
                        }

                        /* End of Switch: '<S4174>/Switch1' */
                        /* End of Outputs for SubSystem: '<S4129>/Protected Division4' */

                        /* Outputs for Atomic SubSystem: '<S4129>/Protected Division5' */
                        /* Switch: '<S4175>/Switch1' incorporates:
                         *  Constant: '<S4175>/Constant Value'
                         *  Constant: '<S4175>/Constant Value1'
                         *  Constant: '<S4175>/Constant Value2'
                         *  Constant: '<S4175>/Constant Value3'
                         *  Logic: '<S4175>/AND'
                         *  RelationalOperator: '<S4175>/Greater Than or Equal '
                         *  RelationalOperator: '<S4175>/Greater Than or Equal 1'
                         *  RelationalOperator: '<S4175>/Not Equal'
                         *  RelationalOperator: '<S4175>/Not Equal1'
                         *  Switch: '<S4175>/Switch2'
                         *  Switch: '<S4175>/Switch3'
                         */
                        if ((rtb_VM_Conditional_Signal_VeH_b != 0.0F) &&
                                (rtb_VM_Conditional_Signal_VeHSC != 0.0F))
                        {
                            /* Switch: '<S4175>/Switch1' incorporates:
                             *  Product: '<S4175>/Division'
                             */
                            rtb_Selector17 = rtb_VM_Conditional_Signal_VeH_b /
                                rtb_VM_Conditional_Signal_VeHSC;
                        }
                        else if (rtb_VM_Conditional_Signal_VeH_b > 0.0F)
                        {
                            /* Switch: '<S4175>/Switch2' incorporates:
                             *  Constant: '<S4175>/MAXFLOAT'
                             *  Switch: '<S4175>/Switch1'
                             */
                            rtb_Selector17 = 3.402823466E+38F;
                        }
                        else if (rtb_VM_Conditional_Signal_VeH_b < 0.0F)
                        {
                            /* Switch: '<S4175>/Switch3' incorporates:
                             *  Constant: '<S4175>/MINFLOAT'
                             *  Switch: '<S4175>/Switch1'
                             *  Switch: '<S4175>/Switch2'
                             */
                            rtb_Selector17 = -3.402823466E+38F;
                        }
                        else
                        {
                            /* Switch: '<S4175>/Switch1' incorporates:
                             *  Constant: '<S4175>/Constant Value4'
                             *  Switch: '<S4175>/Switch2'
                             *  Switch: '<S4175>/Switch3'
                             */
                            rtb_Selector17 = 0.0F;
                        }

                        /* End of Switch: '<S4175>/Switch1' */
                        /* End of Outputs for SubSystem: '<S4129>/Protected Division5' */

                        /* Merge: '<S3945>/Merge1' incorporates:
                         *  Product: '<S4129>/Product1'
                         *  Sum: '<S4129>/Sum1'
                         */
                        VDDR_ac_B.Merge1_m = (rtb_Selector13 * rtb_Selector12) -
                            rtb_Selector17;

                        /* Merge: '<S3945>/Merge2' incorporates:
                         *  Inport: '<S4129>/DesiredComb'
                         *  Selector: '<S3942>/Selector'
                         */
                        VDDR_ac_B.Merge2_ff = rtb_Selector1_da;

                        /* VariantMerge generated from: '<S3571>/CombMthd' incorporates:
                         *  Constant: '<S4129>/Constant Value'
                         *  SignalConversion generated from: '<S4129>/CombMthd'
                         */
                        VeVDDC_r_CombMthd_3MotLdr = 3U;

                        /* End of Outputs for SubSystem: '<S3984>/TcToTb_Opt' */
                        break;

                      case 2:
                        /* Outputs for IfAction SubSystem: '<S3984>/MNCuboid' incorporates:
                         *  ActionPort: '<S4124>/Action Port'
                         */
                        VDDR_ac_MNCuboid(rtb_Merge1_hy, rtb_Merge1_dj,
                                         rtb_Merge_jo, rtb_Merge_kc,
                                         rtb_Selector1_da, &VDDR_ac_B.Merge_d,
                                         &VDDR_ac_B.Merge1_m,
                                         &VDDR_ac_B.Merge2_ff,
                                         (&(VeVDDC_r_CombMthd_3MotLdr)));

                        /* End of Outputs for SubSystem: '<S3984>/MNCuboid' */
                        break;

                      case 3:
                        /* Outputs for IfAction SubSystem: '<S3984>/MinPosMaxCorn' incorporates:
                         *  ActionPort: '<S4127>/Action Port'
                         */
                        VDDR_ac_MNCuboid(rtb_Sum1_dy[0], rtb_Sum2_e[0],
                                         rtb_Merge_jo, rtb_Merge_kc,
                                         rtb_Selector1_da, &VDDR_ac_B.Merge_d,
                                         &VDDR_ac_B.Merge1_m,
                                         &VDDR_ac_B.Merge2_ff,
                                         (&(VeVDDC_r_CombMthd_3MotLdr)));

                        /* End of Outputs for SubSystem: '<S3984>/MinPosMaxCorn' */
                        break;

                      case 4:
                        /* Outputs for IfAction SubSystem: '<S3984>/MinCornMaxPos' incorporates:
                         *  ActionPort: '<S4126>/Action Port'
                         */
                        VDDR_ac_MNCuboid(rtb_Merge1_hy, rtb_Merge1_dj,
                                         rtb_Sum1_dy[2], rtb_Sum2_e[2],
                                         rtb_Selector1_da, &VDDR_ac_B.Merge_d,
                                         &VDDR_ac_B.Merge1_m,
                                         &VDDR_ac_B.Merge2_ff,
                                         (&(VeVDDC_r_CombMthd_3MotLdr)));

                        /* End of Outputs for SubSystem: '<S3984>/MinCornMaxPos' */
                        break;

                      case 5:
                        /* Outputs for IfAction SubSystem: '<S3984>/NegMinMinCorn' incorporates:
                         *  ActionPort: '<S4128>/Action Port'
                         */
                        VDDR_ac_MNCuboid(rtb_Merge1_hy, rtb_Merge1_dj,
                                         rtb_Sum1_dy[1], rtb_Sum2_e[1],
                                         rtb_Selector1_da, &VDDR_ac_B.Merge_d,
                                         &VDDR_ac_B.Merge1_m,
                                         &VDDR_ac_B.Merge2_ff,
                                         (&(VeVDDC_r_CombMthd_3MotLdr)));

                        /* End of Outputs for SubSystem: '<S3984>/NegMinMinCorn' */
                        break;

                      case 6:
                        /* Outputs for IfAction SubSystem: '<S3984>/MaxNegMaxCorn' incorporates:
                         *  ActionPort: '<S4125>/Action Port'
                         */
                        VDDR_ac_MNCuboid(rtb_Sum1_dy[3], rtb_Sum2_e[3],
                                         rtb_Merge_jo, rtb_Merge_kc,
                                         rtb_Selector1_da, &VDDR_ac_B.Merge_d,
                                         &VDDR_ac_B.Merge1_m,
                                         &VDDR_ac_B.Merge2_ff,
                                         (&(VeVDDC_r_CombMthd_3MotLdr)));

                        /* End of Outputs for SubSystem: '<S3984>/MaxNegMaxCorn' */
                        break;

                      default:
                        /* no actions */
                        break;
                    }

                    /* End of SwitchCase: '<S3984>/Switch_Case' */
                    /* End of Outputs for SubSystem: '<S3976>/TcToTb' */
                    break;

                  case 2:
                    /* Outputs for IfAction SubSystem: '<S3976>/TbToTc' incorporates:
                     *  ActionPort: '<S3983>/Action Port'
                     */
                    /* SwitchCase: '<S3983>/Switch_Case' */
                    switch (rtb_Switch_is)
                    {
                      case 1:
                        /* Outputs for IfAction SubSystem: '<S3983>/TbToTc_Opt' incorporates:
                         *  ActionPort: '<S4077>/Action Port'
                         */
                        /* Outputs for Atomic SubSystem: '<S4077>/Protected Division' */
                        /* Switch: '<S4118>/Switch1' incorporates:
                         *  Constant: '<S4118>/Constant Value'
                         *  Constant: '<S4118>/Constant Value1'
                         *  Constant: '<S4118>/Constant Value2'
                         *  Constant: '<S4118>/Constant Value3'
                         *  Logic: '<S4118>/AND'
                         *  RelationalOperator: '<S4118>/Greater Than or Equal '
                         *  RelationalOperator: '<S4118>/Greater Than or Equal 1'
                         *  RelationalOperator: '<S4118>/Not Equal'
                         *  RelationalOperator: '<S4118>/Not Equal1'
                         *  Switch: '<S4118>/Switch2'
                         *  Switch: '<S4118>/Switch3'
                         */
                        if ((rtb_Selector5 != 0.0F) &&
                                (rtb_TmpSignalConversionAtVeHS_f != 0.0F))
                        {
                            /* Switch: '<S4118>/Switch1' incorporates:
                             *  Product: '<S4118>/Division'
                             */
                            rtb_Selector13 = rtb_Selector5 /
                                rtb_TmpSignalConversionAtVeHS_f;
                        }
                        else if (rtb_Selector5 > 0.0F)
                        {
                            /* Switch: '<S4118>/Switch2' incorporates:
                             *  Constant: '<S4118>/MAXFLOAT'
                             *  Switch: '<S4118>/Switch1'
                             */
                            rtb_Selector13 = 3.402823466E+38F;
                        }
                        else if (rtb_Selector5 < 0.0F)
                        {
                            /* Switch: '<S4118>/Switch3' incorporates:
                             *  Constant: '<S4118>/MINFLOAT'
                             *  Switch: '<S4118>/Switch1'
                             *  Switch: '<S4118>/Switch2'
                             */
                            rtb_Selector13 = -3.402823466E+38F;
                        }
                        else
                        {
                            /* Switch: '<S4118>/Switch1' incorporates:
                             *  Constant: '<S4118>/Constant Value4'
                             *  Switch: '<S4118>/Switch2'
                             *  Switch: '<S4118>/Switch3'
                             */
                            rtb_Selector13 = 0.0F;
                        }

                        /* End of Switch: '<S4118>/Switch1' */
                        /* End of Outputs for SubSystem: '<S4077>/Protected Division' */

                        /* Outputs for Atomic SubSystem: '<S4077>/Protected Division1' */
                        /* Switch: '<S4119>/Switch1' incorporates:
                         *  Constant: '<S4119>/Constant Value'
                         *  Constant: '<S4119>/Constant Value1'
                         *  Constant: '<S4119>/Constant Value2'
                         *  Constant: '<S4119>/Constant Value3'
                         *  Logic: '<S4119>/AND'
                         *  RelationalOperator: '<S4119>/Greater Than or Equal '
                         *  RelationalOperator: '<S4119>/Greater Than or Equal 1'
                         *  RelationalOperator: '<S4119>/Not Equal'
                         *  RelationalOperator: '<S4119>/Not Equal1'
                         *  Switch: '<S4119>/Switch2'
                         *  Switch: '<S4119>/Switch3'
                         */
                        if ((rtb_Selector4 != 0.0F) &&
                                (rtb_VM_Conditional_Signal_VeHSC != 0.0F))
                        {
                            /* Switch: '<S4119>/Switch1' incorporates:
                             *  Product: '<S4119>/Division'
                             */
                            rtb_Selector12 = rtb_Selector4 /
                                rtb_VM_Conditional_Signal_VeHSC;
                        }
                        else if (rtb_Selector4 > 0.0F)
                        {
                            /* Switch: '<S4119>/Switch2' incorporates:
                             *  Constant: '<S4119>/MAXFLOAT'
                             *  Switch: '<S4119>/Switch1'
                             */
                            rtb_Selector12 = 3.402823466E+38F;
                        }
                        else if (rtb_Selector4 < 0.0F)
                        {
                            /* Switch: '<S4119>/Switch3' incorporates:
                             *  Constant: '<S4119>/MINFLOAT'
                             *  Switch: '<S4119>/Switch1'
                             *  Switch: '<S4119>/Switch2'
                             */
                            rtb_Selector12 = -3.402823466E+38F;
                        }
                        else
                        {
                            /* Switch: '<S4119>/Switch1' incorporates:
                             *  Constant: '<S4119>/Constant Value4'
                             *  Switch: '<S4119>/Switch2'
                             *  Switch: '<S4119>/Switch3'
                             */
                            rtb_Selector12 = 0.0F;
                        }

                        /* End of Switch: '<S4119>/Switch1' */
                        /* End of Outputs for SubSystem: '<S4077>/Protected Division1' */

                        /* Outputs for Atomic SubSystem: '<S4077>/Protected Division2' */
                        /* Switch: '<S4120>/Switch1' incorporates:
                         *  Constant: '<S4120>/Constant Value'
                         *  Constant: '<S4120>/Constant Value1'
                         *  Constant: '<S4120>/Constant Value2'
                         *  Constant: '<S4120>/Constant Value3'
                         *  Logic: '<S4120>/AND'
                         *  RelationalOperator: '<S4120>/Greater Than or Equal '
                         *  RelationalOperator: '<S4120>/Greater Than or Equal 1'
                         *  RelationalOperator: '<S4120>/Not Equal'
                         *  RelationalOperator: '<S4120>/Not Equal1'
                         *  Switch: '<S4120>/Switch2'
                         *  Switch: '<S4120>/Switch3'
                         */
                        if ((rtb_Selector13 != 0.0F) && (rtb_Selector12 != 0.0F))
                        {
                            /* Switch: '<S4120>/Switch1' incorporates:
                             *  Product: '<S4120>/Division'
                             */
                            rtb_Selector13 /= rtb_Selector12;
                        }
                        else if (rtb_Selector13 > 0.0F)
                        {
                            /* Switch: '<S4120>/Switch2' incorporates:
                             *  Constant: '<S4120>/MAXFLOAT'
                             *  Switch: '<S4120>/Switch1'
                             */
                            rtb_Selector13 = 3.402823466E+38F;
                        }
                        else if (rtb_Selector13 < 0.0F)
                        {
                            /* Switch: '<S4120>/Switch3' incorporates:
                             *  Constant: '<S4120>/MINFLOAT'
                             *  Switch: '<S4120>/Switch1'
                             *  Switch: '<S4120>/Switch2'
                             */
                            rtb_Selector13 = -3.402823466E+38F;
                        }
                        else
                        {
                            /* Switch: '<S4120>/Switch1' incorporates:
                             *  Constant: '<S4120>/Constant Value4'
                             *  Switch: '<S4120>/Switch2'
                             *  Switch: '<S4120>/Switch3'
                             */
                            rtb_Selector13 = 0.0F;
                        }

                        /* End of Switch: '<S4120>/Switch1' */
                        /* End of Outputs for SubSystem: '<S4077>/Protected Division2' */

                        /* Outputs for Atomic SubSystem: '<S4077>/Protected Division3' */
                        /* Switch: '<S4121>/Switch1' incorporates:
                         *  Constant: '<S4121>/Constant Value'
                         *  Constant: '<S4121>/Constant Value1'
                         *  Constant: '<S4121>/Constant Value2'
                         *  Constant: '<S4121>/Constant Value3'
                         *  Logic: '<S4121>/AND'
                         *  RelationalOperator: '<S4121>/Greater Than or Equal '
                         *  RelationalOperator: '<S4121>/Greater Than or Equal 1'
                         *  RelationalOperator: '<S4121>/Not Equal'
                         *  RelationalOperator: '<S4121>/Not Equal1'
                         *  Switch: '<S4121>/Switch2'
                         *  Switch: '<S4121>/Switch3'
                         */
                        if ((rtb_VM_Conditional_Signal_VeHSC != 0.0F) &&
                                (rtb_TmpSignalConversionAtVeHS_f != 0.0F))
                        {
                            /* Switch: '<S4121>/Switch1' incorporates:
                             *  Product: '<S4121>/Division'
                             */
                            rtb_Selector12 = rtb_VM_Conditional_Signal_VeHSC /
                                rtb_TmpSignalConversionAtVeHS_f;
                        }
                        else if (rtb_VM_Conditional_Signal_VeHSC > 0.0F)
                        {
                            /* Switch: '<S4121>/Switch2' incorporates:
                             *  Constant: '<S4121>/MAXFLOAT'
                             *  Switch: '<S4121>/Switch1'
                             */
                            rtb_Selector12 = 3.402823466E+38F;
                        }
                        else if (rtb_VM_Conditional_Signal_VeHSC < 0.0F)
                        {
                            /* Switch: '<S4121>/Switch3' incorporates:
                             *  Constant: '<S4121>/MINFLOAT'
                             *  Switch: '<S4121>/Switch1'
                             *  Switch: '<S4121>/Switch2'
                             */
                            rtb_Selector12 = -3.402823466E+38F;
                        }
                        else
                        {
                            /* Switch: '<S4121>/Switch1' incorporates:
                             *  Constant: '<S4121>/Constant Value4'
                             *  Switch: '<S4121>/Switch2'
                             *  Switch: '<S4121>/Switch3'
                             */
                            rtb_Selector12 = 0.0F;
                        }

                        /* End of Switch: '<S4121>/Switch1' */
                        /* End of Outputs for SubSystem: '<S4077>/Protected Division3' */

                        /* Merge: '<S3945>/Merge' incorporates:
                         *  Product: '<S4077>/Product'
                         */
                        VDDR_ac_B.Merge_d = rtb_Selector13 * rtb_Selector12;

                        /* Outputs for Atomic SubSystem: '<S4077>/Protected Division4' */
                        /* Switch: '<S4122>/Switch1' incorporates:
                         *  Constant: '<S4122>/Constant Value'
                         *  Constant: '<S4122>/Constant Value1'
                         *  Constant: '<S4122>/Constant Value2'
                         *  Constant: '<S4122>/Constant Value3'
                         *  Logic: '<S4122>/AND'
                         *  RelationalOperator: '<S4122>/Greater Than or Equal '
                         *  RelationalOperator: '<S4122>/Greater Than or Equal 1'
                         *  RelationalOperator: '<S4122>/Not Equal'
                         *  RelationalOperator: '<S4122>/Not Equal1'
                         *  Switch: '<S4122>/Switch2'
                         *  Switch: '<S4122>/Switch3'
                         */
                        if ((rtb_VM_Conditional_Signal_VeH_b != 0.0F) &&
                                (rtb_TmpSignalConversionAtVeHS_f != 0.0F))
                        {
                            /* Switch: '<S4122>/Switch1' incorporates:
                             *  Product: '<S4122>/Division'
                             */
                            rtb_Selector12 = rtb_VM_Conditional_Signal_VeH_b /
                                rtb_TmpSignalConversionAtVeHS_f;
                        }
                        else if (rtb_VM_Conditional_Signal_VeH_b > 0.0F)
                        {
                            /* Switch: '<S4122>/Switch2' incorporates:
                             *  Constant: '<S4122>/MAXFLOAT'
                             *  Switch: '<S4122>/Switch1'
                             */
                            rtb_Selector12 = 3.402823466E+38F;
                        }
                        else if (rtb_VM_Conditional_Signal_VeH_b < 0.0F)
                        {
                            /* Switch: '<S4122>/Switch3' incorporates:
                             *  Constant: '<S4122>/MINFLOAT'
                             *  Switch: '<S4122>/Switch1'
                             *  Switch: '<S4122>/Switch2'
                             */
                            rtb_Selector12 = -3.402823466E+38F;
                        }
                        else
                        {
                            /* Switch: '<S4122>/Switch1' incorporates:
                             *  Constant: '<S4122>/Constant Value4'
                             *  Switch: '<S4122>/Switch2'
                             *  Switch: '<S4122>/Switch3'
                             */
                            rtb_Selector12 = 0.0F;
                        }

                        /* End of Switch: '<S4122>/Switch1' */
                        /* End of Outputs for SubSystem: '<S4077>/Protected Division4' */

                        /* Outputs for Atomic SubSystem: '<S4077>/Protected Division5' */
                        /* Switch: '<S4123>/Switch1' incorporates:
                         *  Constant: '<S4123>/Constant Value'
                         *  Constant: '<S4123>/Constant Value1'
                         *  Constant: '<S4123>/Constant Value2'
                         *  Constant: '<S4123>/Constant Value3'
                         *  Logic: '<S4123>/AND'
                         *  RelationalOperator: '<S4123>/Greater Than or Equal '
                         *  RelationalOperator: '<S4123>/Greater Than or Equal 1'
                         *  RelationalOperator: '<S4123>/Not Equal'
                         *  RelationalOperator: '<S4123>/Not Equal1'
                         *  Switch: '<S4123>/Switch2'
                         *  Switch: '<S4123>/Switch3'
                         */
                        if ((rtb_TmpSignalConversionAtVeHS_b != 0.0F) &&
                                (rtb_TmpSignalConversionAtVeHS_f != 0.0F))
                        {
                            /* Switch: '<S4123>/Switch1' incorporates:
                             *  Product: '<S4123>/Division'
                             */
                            rtb_Selector17 = rtb_TmpSignalConversionAtVeHS_b /
                                rtb_TmpSignalConversionAtVeHS_f;
                        }
                        else if (rtb_TmpSignalConversionAtVeHS_b > 0.0F)
                        {
                            /* Switch: '<S4123>/Switch2' incorporates:
                             *  Constant: '<S4123>/MAXFLOAT'
                             *  Switch: '<S4123>/Switch1'
                             */
                            rtb_Selector17 = 3.402823466E+38F;
                        }
                        else if (rtb_TmpSignalConversionAtVeHS_b < 0.0F)
                        {
                            /* Switch: '<S4123>/Switch3' incorporates:
                             *  Constant: '<S4123>/MINFLOAT'
                             *  Switch: '<S4123>/Switch1'
                             *  Switch: '<S4123>/Switch2'
                             */
                            rtb_Selector17 = -3.402823466E+38F;
                        }
                        else
                        {
                            /* Switch: '<S4123>/Switch1' incorporates:
                             *  Constant: '<S4123>/Constant Value4'
                             *  Switch: '<S4123>/Switch2'
                             *  Switch: '<S4123>/Switch3'
                             */
                            rtb_Selector17 = 0.0F;
                        }

                        /* End of Switch: '<S4123>/Switch1' */
                        /* End of Outputs for SubSystem: '<S4077>/Protected Division5' */

                        /* Merge: '<S3945>/Merge1' incorporates:
                         *  Product: '<S4077>/Product1'
                         *  Sum: '<S4077>/Sum1'
                         */
                        VDDR_ac_B.Merge1_m = (rtb_Selector13 * rtb_Selector12) -
                            rtb_Selector17;

                        /* Merge: '<S3945>/Merge2' incorporates:
                         *  Inport: '<S4077>/DesiredComb'
                         *  Selector: '<S3942>/Selector'
                         */
                        VDDR_ac_B.Merge2_ff = rtb_Selector1_da;

                        /* VariantMerge generated from: '<S3571>/CombMthd' incorporates:
                         *  Constant: '<S4077>/Constant Value'
                         *  SignalConversion generated from: '<S4077>/CombMthd'
                         */
                        VeVDDC_r_CombMthd_3MotLdr = 3U;

                        /* End of Outputs for SubSystem: '<S3983>/TbToTc_Opt' */
                        break;

                      case 2:
                        /* Outputs for IfAction SubSystem: '<S3983>/MNCuboid' incorporates:
                         *  ActionPort: '<S4072>/Action Port'
                         */
                        VDDR_ac_MNCuboid_l(rtb_Merge1_hy, rtb_Merge1_dj,
                                           rtb_Merge_jo, rtb_Merge_kc,
                                           rtb_Selector1_da, &VDDR_ac_B.Merge_d,
                                           &VDDR_ac_B.Merge1_m,
                                           &VDDR_ac_B.Merge2_ff,
                                           (&(VeVDDC_r_CombMthd_3MotLdr)));

                        /* End of Outputs for SubSystem: '<S3983>/MNCuboid' */
                        break;

                      case 3:
                        /* Outputs for IfAction SubSystem: '<S3983>/MinPosMaxCorn' incorporates:
                         *  ActionPort: '<S4074>/Action Port'
                         */
                        VDDR_ac_MNCuboid_l(rtb_Sum1_dy[0], rtb_Sum2_e[0],
                                           rtb_Merge_jo, rtb_Merge_kc,
                                           rtb_Selector1_da, &VDDR_ac_B.Merge_d,
                                           &VDDR_ac_B.Merge1_m,
                                           &VDDR_ac_B.Merge2_ff,
                                           (&(VeVDDC_r_CombMthd_3MotLdr)));

                        /* End of Outputs for SubSystem: '<S3983>/MinPosMaxCorn' */
                        break;

                      case 4:
                        /* Outputs for IfAction SubSystem: '<S3983>/MinCornerMaxPos' incorporates:
                         *  ActionPort: '<S4073>/Action Port'
                         */
                        VDDR_ac_MNCuboid_l(rtb_Merge1_hy, rtb_Merge1_dj,
                                           rtb_Sum1_dy[2], rtb_Sum2_e[2],
                                           rtb_Selector1_da, &VDDR_ac_B.Merge_d,
                                           &VDDR_ac_B.Merge1_m,
                                           &VDDR_ac_B.Merge2_ff,
                                           (&(VeVDDC_r_CombMthd_3MotLdr)));

                        /* End of Outputs for SubSystem: '<S3983>/MinCornerMaxPos' */
                        break;

                      case 5:
                        /* Outputs for IfAction SubSystem: '<S3983>/NegMinMinCorn' incorporates:
                         *  ActionPort: '<S4075>/Action Port'
                         */
                        VDDR_ac_MNCuboid_l(rtb_Merge1_hy, rtb_Merge1_dj,
                                           rtb_Sum1_dy[1], rtb_Sum2_e[1],
                                           rtb_Selector1_da, &VDDR_ac_B.Merge_d,
                                           &VDDR_ac_B.Merge1_m,
                                           &VDDR_ac_B.Merge2_ff,
                                           (&(VeVDDC_r_CombMthd_3MotLdr)));

                        /* End of Outputs for SubSystem: '<S3983>/NegMinMinCorn' */
                        break;

                      case 6:
                        /* Outputs for IfAction SubSystem: '<S3983>/NegMinMinCorn1' incorporates:
                         *  ActionPort: '<S4076>/Action Port'
                         */
                        VDDR_ac_MNCuboid_l(rtb_Sum1_dy[3], rtb_Sum2_e[3],
                                           rtb_Merge_jo, rtb_Merge_kc,
                                           rtb_Selector1_da, &VDDR_ac_B.Merge_d,
                                           &VDDR_ac_B.Merge1_m,
                                           &VDDR_ac_B.Merge2_ff,
                                           (&(VeVDDC_r_CombMthd_3MotLdr)));

                        /* End of Outputs for SubSystem: '<S3983>/NegMinMinCorn1' */
                        break;

                      default:
                        /* no actions */
                        break;
                    }

                    /* End of SwitchCase: '<S3983>/Switch_Case' */
                    /* End of Outputs for SubSystem: '<S3976>/TbToTc' */
                    break;

                  default:
                    /* Outputs for IfAction SubSystem: '<S3976>/ELSE' incorporates:
                     *  ActionPort: '<S3978>/Action Port'
                     */
                    /* Merge: '<S3945>/Merge' incorporates:
                     *  Constant: '<S3978>/Constant Value'
                     *  SignalConversion generated from: '<S3978>/MOut'
                     */
                    VDDR_ac_B.Merge_d = 0.0F;

                    /* Merge: '<S3945>/Merge1' incorporates:
                     *  Constant: '<S3978>/Constant Value1'
                     *  SignalConversion generated from: '<S3978>/NOut'
                     */
                    VDDR_ac_B.Merge1_m = 0.0F;

                    /* Merge: '<S3945>/Merge2' incorporates:
                     *  Constant: '<S3985>/Constant'
                     *  SignalConversion generated from: '<S3978>/CombModeOut'
                     */
                    VDDR_ac_B.Merge2_ff = CeTSXR_e_NoComb;

                    /* VariantMerge generated from: '<S3571>/CombMthd' incorporates:
                     *  Constant: '<S3978>/Constant Value2'
                     *  SignalConversion generated from: '<S3978>/CombMthd'
                     */
                    VeVDDC_r_CombMthd_3MotLdr = 88U;

                    /* End of Outputs for SubSystem: '<S3976>/ELSE' */
                    break;
                }

                /* End of SwitchCase: '<S3976>/Switch_Case' */

                /* End of Outputs for SubSystem: '<S3945>/ManufMN' */
            }

            /* End of If: '<S3945>/If' */
            for (i = 0; i < 6; i++)
            {
                /* VariantMerge generated from: '<S3571>/TSXRIntBoolOut' incorporates:
                 *  SignalConversion: '<S3945>/SignalConversion'
                 */
                VaVDDC_b_TSXRIntBool_3MotLdr[(i)] =
                    rtb_TmpSignalConversionAtVaTS_e[i];
            }

            /* Switch: '<S3950>/Switch' incorporates:
             *  Constant: '<S4429>/Calib'
             *  Switch: '<S3950>/Switch1'
             *  Switch: '<S3950>/Switch2'
             *  Switch: '<S3950>/Switch3'
             *  Switch: '<S3950>/Switch4'
             *  Switch: '<S3950>/Switch5'
             */
            if (Rte_Prm_HeHSCR_b_EnblCnstMtrLims_HeHSCR_b_EnblCnstMtrLims())
            {
                /* Switch: '<S3950>/Switch' */
                rtb_Selector13 = rtb_Merge1_pne;

                /* Switch: '<S3950>/Switch1' */
                rtb_Selector12 = rtb_Merge_eq;

                /* Switch: '<S3950>/Switch4' */
                rtb_Selector17 = rtb_Merge1_dj;

                /* Switch: '<S3950>/Switch5' */
                rtb_Selector16 = rtb_Merge_kc;
            }
            else
            {
                /* Switch: '<S3950>/Switch' */
                rtb_Selector13 = rtb_TmpSignalConversionAtVeOITR;

                /* Switch: '<S3950>/Switch1' */
                rtb_Selector12 = rtb_TmpSignalConversionAtVeOI_p;

                /* Switch: '<S3950>/Switch2' */
                rtb_Merge1_hy = rtb_TmpSignalConversionAtVeOI_i;

                /* Switch: '<S3950>/Switch3' */
                rtb_Merge_jo = rtb_TmpSignalConversionAtVeOI_m;

                /* Switch: '<S3950>/Switch4' */
                rtb_Selector17 = rtb_VM_Conditional_Signal_VeMTQ;

                /* Switch: '<S3950>/Switch5' */
                rtb_Selector16 = rtb_VM_Conditional_Signal_VeM_l;
            }

            /* End of Switch: '<S3950>/Switch' */
            /* End of Outputs for SubSystem: '<S3584>/HSCL_SelMN_Tact' */

            /* VariantMerge generated from: '<S3571>/VeHSCL_y_CombinationMode' incorporates:
             *  DataTypeConversion: '<S3589>/DataTypeConversion'
             *  Merge: '<S3945>/Merge2'
             */
            VDDR_ac_B.VariantMergeForOutportVeHSCL_y_ = VDDR_ac_B.Merge2_ff;

            /* Outputs for Atomic SubSystem: '<S3603>/HSCL_3MotTlimtComb_Var' */
            /* Outputs for Atomic SubSystem: '<S3871>/2Motors_Combined' */
            /* Outputs for IfAction SubSystem: '<S3872>/No_need_to_combine_2' incorporates:
             *  ActionPort: '<S3874>/Action Port'
             */
            /* Outputs for IfAction SubSystem: '<S3872>/Two_motors_combined' incorporates:
             *  ActionPort: '<S3875>/Action Port'
             */
            /* Outputs for Atomic SubSystem: '<S3602>/HSCL_3MotDonutCoef_Var' */
            /* Outputs for Atomic SubSystem: '<S3789>/Two_motors_combined_Notcombined' */
            /* Outputs for IfAction SubSystem: '<S3790>/Two_motors_combined' incorporates:
             *  ActionPort: '<S3793>/Action Port'
             */
            /* Outputs for Atomic SubSystem: '<S3601>/HSCL_3M_MatrCombin_Var' */
            /* Outputs for Atomic SubSystem: '<S3763>/TwoMotors_Combined_NotCombined' */
            /* Outputs for IfAction SubSystem: '<S3764>/Two_motors_combined' incorporates:
             *  ActionPort: '<S3767>/Action Port'
             */
            /* Outputs for Atomic SubSystem: '<S3600>/HSCL_3M_MatrCombin_Var' */
            /* Outputs for Atomic SubSystem: '<S3737>/TwoMotors_Combined_NotCombined' */
            /* Outputs for IfAction SubSystem: '<S3738>/Two_motors_combined' incorporates:
             *  ActionPort: '<S3741>/Action Port'
             */
            /* Outputs for Atomic SubSystem: '<S3599>/HSCL_3M_MatrCombin_Var' */
            /* Outputs for Atomic SubSystem: '<S3711>/TwoMotors_Combined_NotCombined' */
            /* Outputs for IfAction SubSystem: '<S3712>/Two_motors_combined' incorporates:
             *  ActionPort: '<S3715>/Action Port'
             */
            /* Outputs for Atomic SubSystem: '<S3598>/HSCL_3M_MatrCombin_Var' */
            /* Outputs for Atomic SubSystem: '<S3685>/TwoMotors_Combined_NotCombined' */
            /* Outputs for IfAction SubSystem: '<S3686>/Two_motors_combined' incorporates:
             *  ActionPort: '<S3689>/Action Port'
             */
            /* Outputs for Atomic SubSystem: '<S3597>/HSCL_3M_MatrCombin_Var' */
            /* Outputs for Atomic SubSystem: '<S3659>/TwoMotors_Combined_NotCombined' */
            /* Outputs for IfAction SubSystem: '<S3660>/Two_motors_combined' incorporates:
             *  ActionPort: '<S3663>/Action Port'
             */
            /* Outputs for Atomic SubSystem: '<S3596>/HSCL_3M_MatrCombin_Var' */
            /* Outputs for Atomic SubSystem: '<S3633>/TwoMotors_Combined_NotCombined' */
            /* Outputs for IfAction SubSystem: '<S3634>/Two_motors_combined' incorporates:
             *  ActionPort: '<S3637>/Action Port'
             */
            /* If: '<S3634>/If1' incorporates:
             *  Constant: '<S3635>/Constant'
             *  Constant: '<S3647>/Constant'
             *  Constant: '<S3648>/Constant'
             *  Constant: '<S3649>/Constant'
             *  Constant: '<S3650>/Constant'
             *  Constant: '<S3651>/Constant'
             *  Constant: '<S3652>/Constant'
             *  If: '<S3637>/If1'
             *  If: '<S3660>/If1'
             *  If: '<S3686>/If1'
             *  If: '<S3712>/If1'
             *  If: '<S3738>/If1'
             *  If: '<S3764>/If1'
             *  If: '<S3790>/If1'
             *  If: '<S3872>/If1'
             *  Merge: '<S3945>/Merge2'
             *  RelationalOperator: '<S3634>/Comparison4'
             *  RelationalOperator: '<S3637>/Comparison1'
             *  RelationalOperator: '<S3637>/Comparison2'
             *  RelationalOperator: '<S3637>/Comparison3'
             *  RelationalOperator: '<S3637>/Comparison4'
             *  RelationalOperator: '<S3637>/Comparison5'
             *  RelationalOperator: '<S3637>/Comparison6'
             *  RelationalOperator: '<S3660>/Comparison4'
             *  RelationalOperator: '<S3663>/Comparison1'
             *  RelationalOperator: '<S3663>/Comparison2'
             *  RelationalOperator: '<S3663>/Comparison3'
             *  RelationalOperator: '<S3663>/Comparison4'
             *  RelationalOperator: '<S3663>/Comparison5'
             *  RelationalOperator: '<S3663>/Comparison6'
             *  RelationalOperator: '<S3686>/Comparison4'
             *  RelationalOperator: '<S3689>/Comparison1'
             *  RelationalOperator: '<S3689>/Comparison2'
             *  RelationalOperator: '<S3689>/Comparison3'
             *  RelationalOperator: '<S3689>/Comparison4'
             *  RelationalOperator: '<S3689>/Comparison5'
             *  RelationalOperator: '<S3689>/Comparison6'
             *  RelationalOperator: '<S3712>/Comparison4'
             *  RelationalOperator: '<S3715>/Comparison1'
             *  RelationalOperator: '<S3715>/Comparison2'
             *  RelationalOperator: '<S3715>/Comparison3'
             *  RelationalOperator: '<S3715>/Comparison4'
             *  RelationalOperator: '<S3715>/Comparison5'
             *  RelationalOperator: '<S3715>/Comparison6'
             *  RelationalOperator: '<S3738>/Comparison4'
             *  RelationalOperator: '<S3741>/Comparison1'
             *  RelationalOperator: '<S3741>/Comparison2'
             *  RelationalOperator: '<S3741>/Comparison3'
             *  RelationalOperator: '<S3741>/Comparison4'
             *  RelationalOperator: '<S3741>/Comparison5'
             *  RelationalOperator: '<S3741>/Comparison6'
             *  RelationalOperator: '<S3764>/Comparison4'
             *  RelationalOperator: '<S3767>/Comparison1'
             *  RelationalOperator: '<S3767>/Comparison2'
             *  RelationalOperator: '<S3767>/Comparison3'
             *  RelationalOperator: '<S3767>/Comparison4'
             *  RelationalOperator: '<S3767>/Comparison5'
             *  RelationalOperator: '<S3767>/Comparison6'
             *  RelationalOperator: '<S3790>/Comparison4'
             *  RelationalOperator: '<S3793>/Comparison1'
             *  RelationalOperator: '<S3793>/Comparison2'
             *  RelationalOperator: '<S3793>/Comparison3'
             *  RelationalOperator: '<S3793>/Comparison4'
             *  RelationalOperator: '<S3793>/Comparison5'
             *  RelationalOperator: '<S3793>/Comparison6'
             *  RelationalOperator: '<S3872>/Comparison4'
             *  RelationalOperator: '<S3874>/Comparison1'
             *  RelationalOperator: '<S3874>/Comparison2'
             *  RelationalOperator: '<S3874>/Comparison3'
             *  RelationalOperator: '<S3874>/Comparison4'
             *  RelationalOperator: '<S3874>/Comparison5'
             *  RelationalOperator: '<S3874>/Comparison6'
             *  RelationalOperator: '<S3874>/Comparison7'
             *  RelationalOperator: '<S3875>/Comparison1'
             *  RelationalOperator: '<S3875>/Comparison2'
             *  RelationalOperator: '<S3875>/Comparison3'
             *  RelationalOperator: '<S3875>/Comparison4'
             *  RelationalOperator: '<S3875>/Comparison5'
             *  RelationalOperator: '<S3875>/Comparison6'
             */
            rtb_Selector2_co = VDDR_ac_B.Merge2_ff;

            /* End of Outputs for SubSystem: '<S3634>/Two_motors_combined' */
            /* End of Outputs for SubSystem: '<S3660>/Two_motors_combined' */
            /* End of Outputs for SubSystem: '<S3686>/Two_motors_combined' */
            /* End of Outputs for SubSystem: '<S3712>/Two_motors_combined' */
            /* End of Outputs for SubSystem: '<S3738>/Two_motors_combined' */
            /* End of Outputs for SubSystem: '<S3764>/Two_motors_combined' */
            /* End of Outputs for SubSystem: '<S3790>/Two_motors_combined' */
            /* End of Outputs for SubSystem: '<S3872>/Two_motors_combined' */
            /* End of Outputs for SubSystem: '<S3872>/No_need_to_combine_2' */
            /* End of Outputs for SubSystem: '<S3871>/2Motors_Combined' */
            /* End of Outputs for SubSystem: '<S3603>/HSCL_3MotTlimtComb_Var' */
            if (((uint32)rtb_Selector2_co) == CeTSXR_e_NoComb)
            {
                /* Outputs for IfAction SubSystem: '<S3634>/No_need_to_combine' incorporates:
                 *  ActionPort: '<S3636>/Action Port'
                 */
                /* Gain: '<S3639>/Gain' */
                VDDR_ac_B.VariantMergeForOutportMUX_of_Tm[0] = rtb_Merge23;

                /* Gain: '<S3638>/Gain' */
                VDDR_ac_B.VariantMergeForOutportMUX_of_Tm[1] = rtb_Merge24;

                /* VariantMerge generated from: '<S3571>/Tm1_misc_comb' incorporates:
                 *  Gain: '<S3640>/Gain'
                 */
                VDDR_ac_B.VariantMergeForOutportTm1_misc_ =
                    rtb_TmpSignalConversionAtVeMSPR;

                /* End of Outputs for SubSystem: '<S3634>/No_need_to_combine' */

                /* Outputs for IfAction SubSystem: '<S3660>/No_need_to_combine' incorporates:
                 *  ActionPort: '<S3662>/Action Port'
                 */
                /* Gain: '<S3665>/Gain' */
                VDDR_ac_B.VariantMergeForOutportMUX_of__p[0] = rtb_Merge2_hv;

                /* Gain: '<S3664>/Gain' */
                VDDR_ac_B.VariantMergeForOutportMUX_of__p[1] = rtb_Merge6_k;

                /* VariantMerge generated from: '<S3571>/Tm2_misc_comb' incorporates:
                 *  Gain: '<S3666>/Gain'
                 */
                VDDR_ac_B.VariantMergeForOutportTm2_misc_ =
                    rtb_TmpSignalConversionAtVeTITR;

                /* End of Outputs for SubSystem: '<S3660>/No_need_to_combine' */

                /* Outputs for IfAction SubSystem: '<S3686>/No_need_to_combine' incorporates:
                 *  ActionPort: '<S3688>/Action Port'
                 */
                /* Gain: '<S3691>/Gain' */
                VDDR_ac_B.VariantMergeForOutportMUX_of__g[0] = rtb_Merge10;

                /* Gain: '<S3690>/Gain' */
                VDDR_ac_B.VariantMergeForOutportMUX_of__g[1] =
                    rtb_VM_Conditional_Signal_VeM_m;

                /* VariantMerge generated from: '<S3571>/Tm3_misc_comb' incorporates:
                 *  Gain: '<S3692>/Gain'
                 */
                VDDR_ac_B.VariantMergeForOutportTm3_misc_ =
                    rtb_TmpSignalConversionAtVeSC_j;

                /* End of Outputs for SubSystem: '<S3686>/No_need_to_combine' */

                /* Outputs for IfAction SubSystem: '<S3712>/No_need_to_combine' incorporates:
                 *  ActionPort: '<S3714>/Action Port'
                 */
                /* Gain: '<S3717>/Gain' */
                VDDR_ac_B.VariantMergeForOutportMUX_of__n[0] =
                    rtb_VM_Conditional_Signal_VeH_h;

                /* Gain: '<S3716>/Gain' */
                VDDR_ac_B.VariantMergeForOutportMUX_of__n[1] =
                    rtb_VM_Conditional_Signal_Ve_hr;

                /* VariantMerge generated from: '<S3571>/Tm4_misc_comb' incorporates:
                 *  Gain: '<S3718>/Gain'
                 */
                VDDR_ac_B.VariantMergeForOutportTm4_misc_ =
                    rtb_TmpSignalConversionAtVeS_cf;

                /* End of Outputs for SubSystem: '<S3712>/No_need_to_combine' */

                /* Outputs for IfAction SubSystem: '<S3738>/No_need_to_combine' incorporates:
                 *  ActionPort: '<S3740>/Action Port'
                 */
                /* Gain: '<S3743>/Gain' */
                VDDR_ac_B.VariantMergeForOutportMUX_of__i[0] = rtb_Ta2Tmx_i;

                /* Gain: '<S3742>/Gain' */
                VDDR_ac_B.VariantMergeForOutportMUX_of__i[1] = rtb_Tb2Tmx_o5;

                /* VariantMerge generated from: '<S3571>/Tm5_misc_comb' incorporates:
                 *  Gain: '<S3744>/Gain'
                 */
                VDDR_ac_B.VariantMergeForOutportTm5_misc_ =
                    rtb_TmpSignalConversionAtVeSC_c;

                /* End of Outputs for SubSystem: '<S3738>/No_need_to_combine' */

                /* Outputs for IfAction SubSystem: '<S3764>/No_need_to_combine' incorporates:
                 *  ActionPort: '<S3766>/Action Port'
                 */
                /* Gain: '<S3769>/Gain' */
                VDDR_ac_B.VariantMergeForOutportMUX_of__j[0] = rtb_Ta2Tmx_pd;

                /* Gain: '<S3768>/Gain' */
                VDDR_ac_B.VariantMergeForOutportMUX_of__j[1] = rtb_MinMax2_m;

                /* VariantMerge generated from: '<S3571>/Tm6_misc_comb' incorporates:
                 *  Gain: '<S3770>/Gain'
                 */
                VDDR_ac_B.VariantMergeForOutportTm6_misc_ =
                    rtb_TmpSignalConversionAtVeSC_l;

                /* End of Outputs for SubSystem: '<S3764>/No_need_to_combine' */

                /* Outputs for IfAction SubSystem: '<S3790>/No_need_to_combine' incorporates:
                 *  ActionPort: '<S3792>/Action Port'
                 */
                /* VariantMerge generated from: '<S3571>/A1_out' incorporates:
                 *  Gain: '<S3798>/Gain'
                 */
                VDDR_ac_B.VariantMergeForOutportA1_out =
                    rtb_TmpSignalConversionAtVeHSCR;

                /* VariantMerge generated from: '<S3571>/A2_out' incorporates:
                 *  Gain: '<S3794>/Gain'
                 */
                VDDR_ac_B.VariantMergeForOutportA2_out =
                    rtb_TmpSignalConversionAtVeHS_h;

                /* VariantMerge generated from: '<S3571>/Ca_out' incorporates:
                 *  Gain: '<S3797>/Gain'
                 */
                VDDR_ac_B.VariantMergeForOutportCa_out =
                    rtb_TmpSignalConversionAtVeHS_m;

                /* VariantMerge generated from: '<S3571>/Cb_out' incorporates:
                 *  Gain: '<S3799>/Gain'
                 */
                VDDR_ac_B.VariantMergeForOutportCb_out =
                    rtb_TmpSignalConversionAtVeHS_i;

                /* VariantMerge generated from: '<S3571>/C_out' incorporates:
                 *  Sum: '<S3792>/Sum'
                 */
                VeVDDC_r_C_3MotLdr = rtb_TmpSignalConversionAtVeHS_i +
                    rtb_TmpSignalConversionAtVeHS_m;

                /* VariantMerge generated from: '<S3571>/B1_out' incorporates:
                 *  Gain: '<S3795>/Gain'
                 */
                VDDR_ac_B.VariantMergeForOutportB1_out =
                    rtb_TmpSignalConversionAtVeHS_f;

                /* VariantMerge generated from: '<S3571>/B2_out' incorporates:
                 *  Gain: '<S3796>/Gain'
                 */
                VDDR_ac_B.VariantMergeForOutportB2_out =
                    rtb_TmpSignalConversionAtVeHS_b;

                /* End of Outputs for SubSystem: '<S3790>/No_need_to_combine' */
            }
            else
            {
                /* Outputs for IfAction SubSystem: '<S3634>/Two_motors_combined' incorporates:
                 *  ActionPort: '<S3637>/Action Port'
                 */
                if (((uint32)rtb_Selector2_co) == CeTSXR_e_TctoTb)
                {
                    /* Outputs for IfAction SubSystem: '<S3637>/Case_1__Tc_equals_M_Tb_plus_N' incorporates:
                     *  ActionPort: '<S3641>/Action Port'
                     */
                    /* If: '<S3637>/If1' incorporates:
                     *  Gain: '<S3653>/Gain'
                     *  Product: '<S3641>/Product'
                     *  Product: '<S3641>/Product1'
                     *  Sum: '<S3641>/Sum'
                     *  Sum: '<S3641>/Sum1'
                     *  VariantMerge generated from: '<S3571>/Tm1_misc_comb'
                     */
                    VDDR_ac_B.VariantMergeForOutportMUX_of_Tm[0] = rtb_Merge23;
                    VDDR_ac_B.VariantMergeForOutportTm1_misc_ = (rtb_Merge1_dln *
                        VDDR_ac_B.Merge1_m) + rtb_TmpSignalConversionAtVeMSPR;
                    VDDR_ac_B.VariantMergeForOutportMUX_of_Tm[1] =
                        (rtb_Merge1_dln * VDDR_ac_B.Merge_d) + rtb_Merge24;

                    /* End of Outputs for SubSystem: '<S3637>/Case_1__Tc_equals_M_Tb_plus_N' */
                }
                else if (((uint32)rtb_Selector2_co) == CeTSXR_e_TctoTa)
                {
                    /* Outputs for IfAction SubSystem: '<S3637>/Case_2__Tc_equals_M_Ta_plus_N' incorporates:
                     *  ActionPort: '<S3642>/Action Port'
                     */
                    /* If: '<S3637>/If1' incorporates:
                     *  Gain: '<S3654>/Gain'
                     *  Product: '<S3642>/Product'
                     *  Product: '<S3642>/Product1'
                     *  Sum: '<S3642>/Sum'
                     *  Sum: '<S3642>/Sum1'
                     *  VariantMerge generated from: '<S3571>/Tm1_misc_comb'
                     */
                    VDDR_ac_B.VariantMergeForOutportMUX_of_Tm[0] = rtb_Merge24;
                    VDDR_ac_B.VariantMergeForOutportTm1_misc_ = (rtb_Merge1_dln *
                        VDDR_ac_B.Merge1_m) + rtb_TmpSignalConversionAtVeMSPR;
                    VDDR_ac_B.VariantMergeForOutportMUX_of_Tm[1] =
                        (rtb_Merge1_dln * VDDR_ac_B.Merge_d) + rtb_Merge23;

                    /* End of Outputs for SubSystem: '<S3637>/Case_2__Tc_equals_M_Ta_plus_N' */
                }
                else if (((uint32)rtb_Selector2_co) == CeTSXR_e_TatoTb)
                {
                    /* Outputs for IfAction SubSystem: '<S3637>/Case_3__Ta_equals_M_Tb_plus_N' incorporates:
                     *  ActionPort: '<S3643>/Action Port'
                     */
                    /* If: '<S3637>/If1' incorporates:
                     *  Gain: '<S3655>/Gain'
                     *  Product: '<S3643>/Product'
                     *  Product: '<S3643>/Product1'
                     *  Sum: '<S3643>/Sum'
                     *  Sum: '<S3643>/Sum1'
                     *  VariantMerge generated from: '<S3571>/Tm1_misc_comb'
                     */
                    VDDR_ac_B.VariantMergeForOutportMUX_of_Tm[0] =
                        rtb_Merge1_dln;
                    VDDR_ac_B.VariantMergeForOutportTm1_misc_ = (rtb_Merge23 *
                        VDDR_ac_B.Merge1_m) + rtb_TmpSignalConversionAtVeMSPR;
                    VDDR_ac_B.VariantMergeForOutportMUX_of_Tm[1] = (rtb_Merge23 *
                        VDDR_ac_B.Merge_d) + rtb_Merge24;

                    /* End of Outputs for SubSystem: '<S3637>/Case_3__Ta_equals_M_Tb_plus_N' */
                }
                else if (((uint32)rtb_Selector2_co) == CeTSXR_e_TbtoTa)
                {
                    /* Outputs for IfAction SubSystem: '<S3637>/Case_4__Tb_equals_M_Ta_plus_N' incorporates:
                     *  ActionPort: '<S3644>/Action Port'
                     */
                    /* If: '<S3637>/If1' incorporates:
                     *  Gain: '<S3656>/Gain'
                     *  Product: '<S3644>/Product'
                     *  Product: '<S3644>/Product1'
                     *  Sum: '<S3644>/Sum'
                     *  Sum: '<S3644>/Sum1'
                     *  VariantMerge generated from: '<S3571>/Tm1_misc_comb'
                     */
                    VDDR_ac_B.VariantMergeForOutportMUX_of_Tm[0] =
                        rtb_Merge1_dln;
                    VDDR_ac_B.VariantMergeForOutportTm1_misc_ = (rtb_Merge24 *
                        VDDR_ac_B.Merge1_m) + rtb_TmpSignalConversionAtVeMSPR;
                    VDDR_ac_B.VariantMergeForOutportMUX_of_Tm[1] = (rtb_Merge24 *
                        VDDR_ac_B.Merge_d) + rtb_Merge23;

                    /* End of Outputs for SubSystem: '<S3637>/Case_4__Tb_equals_M_Ta_plus_N' */
                }
                else if (((uint32)rtb_Selector2_co) == CeTSXR_e_TatoTc)
                {
                    /* Outputs for IfAction SubSystem: '<S3637>/Case_5__Ta_equals_M_Tc_plus_N' incorporates:
                     *  ActionPort: '<S3645>/Action Port'
                     */
                    /* If: '<S3637>/If1' incorporates:
                     *  Gain: '<S3657>/Gain'
                     *  Product: '<S3645>/Product'
                     *  Product: '<S3645>/Product1'
                     *  Sum: '<S3645>/Sum'
                     *  Sum: '<S3645>/Sum1'
                     *  VariantMerge generated from: '<S3571>/Tm1_misc_comb'
                     */
                    VDDR_ac_B.VariantMergeForOutportMUX_of_Tm[0] = rtb_Merge24;
                    VDDR_ac_B.VariantMergeForOutportTm1_misc_ = (rtb_Merge23 *
                        VDDR_ac_B.Merge1_m) + rtb_TmpSignalConversionAtVeMSPR;
                    VDDR_ac_B.VariantMergeForOutportMUX_of_Tm[1] = (rtb_Merge23 *
                        VDDR_ac_B.Merge_d) + rtb_Merge1_dln;

                    /* End of Outputs for SubSystem: '<S3637>/Case_5__Ta_equals_M_Tc_plus_N' */
                }
                else
                {
                    if (((uint32)rtb_Selector2_co) == CeTSXR_e_TbtoTc)
                    {
                        /* Outputs for IfAction SubSystem: '<S3637>/Case_6__Tb_equals_M_Tc_plus_N' incorporates:
                         *  ActionPort: '<S3646>/Action Port'
                         */
                        /* If: '<S3637>/If1' incorporates:
                         *  Gain: '<S3658>/Gain'
                         *  Product: '<S3646>/Product'
                         *  Product: '<S3646>/Product1'
                         *  Sum: '<S3646>/Sum'
                         *  Sum: '<S3646>/Sum1'
                         *  VariantMerge generated from: '<S3571>/Tm1_misc_comb'
                         */
                        VDDR_ac_B.VariantMergeForOutportMUX_of_Tm[0] =
                            rtb_Merge23;
                        VDDR_ac_B.VariantMergeForOutportTm1_misc_ = (rtb_Merge24
                            * VDDR_ac_B.Merge1_m) +
                            rtb_TmpSignalConversionAtVeMSPR;
                        VDDR_ac_B.VariantMergeForOutportMUX_of_Tm[1] =
                            (rtb_Merge24 * VDDR_ac_B.Merge_d) + rtb_Merge1_dln;

                        /* End of Outputs for SubSystem: '<S3637>/Case_6__Tb_equals_M_Tc_plus_N' */
                    }
                }

                /* End of Outputs for SubSystem: '<S3634>/Two_motors_combined' */

                /* Outputs for IfAction SubSystem: '<S3660>/Two_motors_combined' incorporates:
                 *  ActionPort: '<S3663>/Action Port'
                 */
                /* If: '<S3663>/If1' incorporates:
                 *  Constant: '<S3648>/Constant'
                 *  Constant: '<S3649>/Constant'
                 *  Constant: '<S3650>/Constant'
                 *  Constant: '<S3651>/Constant'
                 *  Constant: '<S3652>/Constant'
                 *  Constant: '<S3673>/Constant'
                 *  Constant: '<S3674>/Constant'
                 *  Constant: '<S3675>/Constant'
                 *  Constant: '<S3676>/Constant'
                 *  Constant: '<S3677>/Constant'
                 *  Constant: '<S3678>/Constant'
                 *  If: '<S3637>/If1'
                 */
                if (((uint32)rtb_Selector2_co) == CeTSXR_e_TctoTb)
                {
                    /* Outputs for IfAction SubSystem: '<S3663>/Case_1__Tc_equals_M_Tb_plus_N' incorporates:
                     *  ActionPort: '<S3667>/Action Port'
                     */
                    /* Gain: '<S3679>/Gain' */
                    VDDR_ac_B.VariantMergeForOutportMUX_of__p[0] = rtb_Merge2_hv;

                    /* VariantMerge generated from: '<S3571>/Tm2_misc_comb' incorporates:
                     *  Product: '<S3667>/Product'
                     *  Sum: '<S3667>/Sum'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm2_misc_ = (rtb_Merge7_b *
                        VDDR_ac_B.Merge1_m) + rtb_TmpSignalConversionAtVeTITR;

                    /* Sum: '<S3667>/Sum1' incorporates:
                     *  Product: '<S3667>/Product1'
                     */
                    VDDR_ac_B.VariantMergeForOutportMUX_of__p[1] = (rtb_Merge7_b
                        * VDDR_ac_B.Merge_d) + rtb_Merge6_k;

                    /* End of Outputs for SubSystem: '<S3663>/Case_1__Tc_equals_M_Tb_plus_N' */
                }
                else if (((uint32)rtb_Selector2_co) == CeTSXR_e_TctoTa)
                {
                    /* Outputs for IfAction SubSystem: '<S3663>/Case_2__Tc_equals_M_Ta_plus_N' incorporates:
                     *  ActionPort: '<S3668>/Action Port'
                     */
                    /* Gain: '<S3680>/Gain' */
                    VDDR_ac_B.VariantMergeForOutportMUX_of__p[0] = rtb_Merge6_k;

                    /* VariantMerge generated from: '<S3571>/Tm2_misc_comb' incorporates:
                     *  Product: '<S3668>/Product'
                     *  Sum: '<S3668>/Sum'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm2_misc_ = (rtb_Merge7_b *
                        VDDR_ac_B.Merge1_m) + rtb_TmpSignalConversionAtVeTITR;

                    /* Sum: '<S3668>/Sum1' incorporates:
                     *  Product: '<S3668>/Product1'
                     */
                    VDDR_ac_B.VariantMergeForOutportMUX_of__p[1] = (rtb_Merge7_b
                        * VDDR_ac_B.Merge_d) + rtb_Merge2_hv;

                    /* End of Outputs for SubSystem: '<S3663>/Case_2__Tc_equals_M_Ta_plus_N' */
                }
                else if (((uint32)rtb_Selector2_co) == CeTSXR_e_TatoTb)
                {
                    /* Outputs for IfAction SubSystem: '<S3663>/Case_3__Ta_equals_M_Tb_plus_N' incorporates:
                     *  ActionPort: '<S3669>/Action Port'
                     */
                    /* Gain: '<S3681>/Gain' */
                    VDDR_ac_B.VariantMergeForOutportMUX_of__p[0] = rtb_Merge7_b;

                    /* VariantMerge generated from: '<S3571>/Tm2_misc_comb' incorporates:
                     *  Product: '<S3669>/Product'
                     *  Sum: '<S3669>/Sum'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm2_misc_ = (rtb_Merge2_hv *
                        VDDR_ac_B.Merge1_m) + rtb_TmpSignalConversionAtVeTITR;

                    /* Sum: '<S3669>/Sum1' incorporates:
                     *  Product: '<S3669>/Product1'
                     */
                    VDDR_ac_B.VariantMergeForOutportMUX_of__p[1] =
                        (rtb_Merge2_hv * VDDR_ac_B.Merge_d) + rtb_Merge6_k;

                    /* End of Outputs for SubSystem: '<S3663>/Case_3__Ta_equals_M_Tb_plus_N' */
                }
                else if (((uint32)rtb_Selector2_co) == CeTSXR_e_TbtoTa)
                {
                    /* Outputs for IfAction SubSystem: '<S3663>/Case_4__Tb_equals_M_Ta_plus_N' incorporates:
                     *  ActionPort: '<S3670>/Action Port'
                     */
                    /* Gain: '<S3682>/Gain' */
                    VDDR_ac_B.VariantMergeForOutportMUX_of__p[0] = rtb_Merge7_b;

                    /* VariantMerge generated from: '<S3571>/Tm2_misc_comb' incorporates:
                     *  Product: '<S3670>/Product'
                     *  Sum: '<S3670>/Sum'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm2_misc_ = (rtb_Merge6_k *
                        VDDR_ac_B.Merge1_m) + rtb_TmpSignalConversionAtVeTITR;

                    /* Sum: '<S3670>/Sum1' incorporates:
                     *  Product: '<S3670>/Product1'
                     */
                    VDDR_ac_B.VariantMergeForOutportMUX_of__p[1] = (rtb_Merge6_k
                        * VDDR_ac_B.Merge_d) + rtb_Merge2_hv;

                    /* End of Outputs for SubSystem: '<S3663>/Case_4__Tb_equals_M_Ta_plus_N' */
                }
                else if (((uint32)rtb_Selector2_co) == CeTSXR_e_TatoTc)
                {
                    /* Outputs for IfAction SubSystem: '<S3663>/Case_5__Ta_equals_M_Tc_plus_N' incorporates:
                     *  ActionPort: '<S3671>/Action Port'
                     */
                    /* Gain: '<S3683>/Gain' */
                    VDDR_ac_B.VariantMergeForOutportMUX_of__p[0] = rtb_Merge6_k;

                    /* VariantMerge generated from: '<S3571>/Tm2_misc_comb' incorporates:
                     *  Product: '<S3671>/Product'
                     *  Sum: '<S3671>/Sum'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm2_misc_ = (rtb_Merge2_hv *
                        VDDR_ac_B.Merge1_m) + rtb_TmpSignalConversionAtVeTITR;

                    /* Sum: '<S3671>/Sum1' incorporates:
                     *  Product: '<S3671>/Product1'
                     */
                    VDDR_ac_B.VariantMergeForOutportMUX_of__p[1] =
                        (rtb_Merge2_hv * VDDR_ac_B.Merge_d) + rtb_Merge7_b;

                    /* End of Outputs for SubSystem: '<S3663>/Case_5__Ta_equals_M_Tc_plus_N' */
                }
                else
                {
                    if (((uint32)rtb_Selector2_co) == CeTSXR_e_TbtoTc)
                    {
                        /* Outputs for IfAction SubSystem: '<S3663>/Case_6__Tb_equals_M_Tc_plus_N' incorporates:
                         *  ActionPort: '<S3672>/Action Port'
                         */
                        /* Gain: '<S3684>/Gain' */
                        VDDR_ac_B.VariantMergeForOutportMUX_of__p[0] =
                            rtb_Merge2_hv;

                        /* VariantMerge generated from: '<S3571>/Tm2_misc_comb' incorporates:
                         *  Product: '<S3672>/Product'
                         *  Sum: '<S3672>/Sum'
                         */
                        VDDR_ac_B.VariantMergeForOutportTm2_misc_ =
                            (rtb_Merge6_k * VDDR_ac_B.Merge1_m) +
                            rtb_TmpSignalConversionAtVeTITR;

                        /* Sum: '<S3672>/Sum1' incorporates:
                         *  Product: '<S3672>/Product1'
                         */
                        VDDR_ac_B.VariantMergeForOutportMUX_of__p[1] =
                            (rtb_Merge6_k * VDDR_ac_B.Merge_d) + rtb_Merge7_b;

                        /* End of Outputs for SubSystem: '<S3663>/Case_6__Tb_equals_M_Tc_plus_N' */
                    }
                }

                /* End of If: '<S3663>/If1' */
                /* End of Outputs for SubSystem: '<S3660>/Two_motors_combined' */

                /* Outputs for IfAction SubSystem: '<S3686>/Two_motors_combined' incorporates:
                 *  ActionPort: '<S3689>/Action Port'
                 */
                /* If: '<S3689>/If1' incorporates:
                 *  Constant: '<S3699>/Constant'
                 *  Constant: '<S3700>/Constant'
                 *  Constant: '<S3701>/Constant'
                 *  Constant: '<S3702>/Constant'
                 *  Constant: '<S3703>/Constant'
                 *  Constant: '<S3704>/Constant'
                 */
                if (((uint32)rtb_Selector2_co) == CeTSXR_e_TctoTb)
                {
                    /* Outputs for IfAction SubSystem: '<S3689>/Case_1__Tc_equals_M_Tb_plus_N' incorporates:
                     *  ActionPort: '<S3693>/Action Port'
                     */
                    /* Gain: '<S3705>/Gain' */
                    VDDR_ac_B.VariantMergeForOutportMUX_of__g[0] = rtb_Merge10;

                    /* VariantMerge generated from: '<S3571>/Tm3_misc_comb' incorporates:
                     *  Product: '<S3693>/Product'
                     *  Sum: '<S3693>/Sum'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm3_misc_ =
                        (rtb_VM_Conditional_Signal_VeM_d * VDDR_ac_B.Merge1_m) +
                        rtb_TmpSignalConversionAtVeSC_j;

                    /* Sum: '<S3693>/Sum1' incorporates:
                     *  Product: '<S3693>/Product1'
                     */
                    VDDR_ac_B.VariantMergeForOutportMUX_of__g[1] =
                        (rtb_VM_Conditional_Signal_VeM_d * VDDR_ac_B.Merge_d) +
                        rtb_VM_Conditional_Signal_VeM_m;

                    /* End of Outputs for SubSystem: '<S3689>/Case_1__Tc_equals_M_Tb_plus_N' */
                }
                else if (((uint32)rtb_Selector2_co) == CeTSXR_e_TctoTa)
                {
                    /* Outputs for IfAction SubSystem: '<S3689>/Case_2__Tc_equals_M_Ta_plus_N' incorporates:
                     *  ActionPort: '<S3694>/Action Port'
                     */
                    /* Gain: '<S3706>/Gain' */
                    VDDR_ac_B.VariantMergeForOutportMUX_of__g[0] =
                        rtb_VM_Conditional_Signal_VeM_m;

                    /* VariantMerge generated from: '<S3571>/Tm3_misc_comb' incorporates:
                     *  Product: '<S3694>/Product'
                     *  Sum: '<S3694>/Sum'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm3_misc_ =
                        (rtb_VM_Conditional_Signal_VeM_d * VDDR_ac_B.Merge1_m) +
                        rtb_TmpSignalConversionAtVeSC_j;

                    /* Sum: '<S3694>/Sum1' incorporates:
                     *  Product: '<S3694>/Product1'
                     */
                    VDDR_ac_B.VariantMergeForOutportMUX_of__g[1] =
                        (rtb_VM_Conditional_Signal_VeM_d * VDDR_ac_B.Merge_d) +
                        rtb_Merge10;

                    /* End of Outputs for SubSystem: '<S3689>/Case_2__Tc_equals_M_Ta_plus_N' */
                }
                else if (((uint32)rtb_Selector2_co) == CeTSXR_e_TatoTb)
                {
                    /* Outputs for IfAction SubSystem: '<S3689>/Case_3__Ta_equals_M_Tb_plus_N' incorporates:
                     *  ActionPort: '<S3695>/Action Port'
                     */
                    /* Gain: '<S3707>/Gain' */
                    VDDR_ac_B.VariantMergeForOutportMUX_of__g[0] =
                        rtb_VM_Conditional_Signal_VeM_d;

                    /* VariantMerge generated from: '<S3571>/Tm3_misc_comb' incorporates:
                     *  Product: '<S3695>/Product'
                     *  Sum: '<S3695>/Sum'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm3_misc_ = (rtb_Merge10 *
                        VDDR_ac_B.Merge1_m) + rtb_TmpSignalConversionAtVeSC_j;

                    /* Sum: '<S3695>/Sum1' incorporates:
                     *  Product: '<S3695>/Product1'
                     */
                    VDDR_ac_B.VariantMergeForOutportMUX_of__g[1] = (rtb_Merge10 *
                        VDDR_ac_B.Merge_d) + rtb_VM_Conditional_Signal_VeM_m;

                    /* End of Outputs for SubSystem: '<S3689>/Case_3__Ta_equals_M_Tb_plus_N' */
                }
                else if (((uint32)rtb_Selector2_co) == CeTSXR_e_TbtoTa)
                {
                    /* Outputs for IfAction SubSystem: '<S3689>/Case_4__Tb_equals_M_Ta_plus_N' incorporates:
                     *  ActionPort: '<S3696>/Action Port'
                     */
                    /* Gain: '<S3708>/Gain' */
                    VDDR_ac_B.VariantMergeForOutportMUX_of__g[0] =
                        rtb_VM_Conditional_Signal_VeM_d;

                    /* VariantMerge generated from: '<S3571>/Tm3_misc_comb' incorporates:
                     *  Product: '<S3696>/Product'
                     *  Sum: '<S3696>/Sum'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm3_misc_ =
                        (rtb_VM_Conditional_Signal_VeM_m * VDDR_ac_B.Merge1_m) +
                        rtb_TmpSignalConversionAtVeSC_j;

                    /* Sum: '<S3696>/Sum1' incorporates:
                     *  Product: '<S3696>/Product1'
                     */
                    VDDR_ac_B.VariantMergeForOutportMUX_of__g[1] =
                        (rtb_VM_Conditional_Signal_VeM_m * VDDR_ac_B.Merge_d) +
                        rtb_Merge10;

                    /* End of Outputs for SubSystem: '<S3689>/Case_4__Tb_equals_M_Ta_plus_N' */
                }
                else if (((uint32)rtb_Selector2_co) == CeTSXR_e_TatoTc)
                {
                    /* Outputs for IfAction SubSystem: '<S3689>/Case_5__Ta_equals_M_Tc_plus_N' incorporates:
                     *  ActionPort: '<S3697>/Action Port'
                     */
                    /* Gain: '<S3709>/Gain' */
                    VDDR_ac_B.VariantMergeForOutportMUX_of__g[0] =
                        rtb_VM_Conditional_Signal_VeM_m;

                    /* VariantMerge generated from: '<S3571>/Tm3_misc_comb' incorporates:
                     *  Product: '<S3697>/Product'
                     *  Sum: '<S3697>/Sum'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm3_misc_ = (rtb_Merge10 *
                        VDDR_ac_B.Merge1_m) + rtb_TmpSignalConversionAtVeSC_j;

                    /* Sum: '<S3697>/Sum1' incorporates:
                     *  Product: '<S3697>/Product1'
                     */
                    VDDR_ac_B.VariantMergeForOutportMUX_of__g[1] = (rtb_Merge10 *
                        VDDR_ac_B.Merge_d) + rtb_VM_Conditional_Signal_VeM_d;

                    /* End of Outputs for SubSystem: '<S3689>/Case_5__Ta_equals_M_Tc_plus_N' */
                }
                else
                {
                    if (((uint32)rtb_Selector2_co) == CeTSXR_e_TbtoTc)
                    {
                        /* Outputs for IfAction SubSystem: '<S3689>/Case_6__Tb_equals_M_Tc_plus_N' incorporates:
                         *  ActionPort: '<S3698>/Action Port'
                         */
                        /* Gain: '<S3710>/Gain' */
                        VDDR_ac_B.VariantMergeForOutportMUX_of__g[0] =
                            rtb_Merge10;

                        /* VariantMerge generated from: '<S3571>/Tm3_misc_comb' incorporates:
                         *  Product: '<S3698>/Product'
                         *  Sum: '<S3698>/Sum'
                         */
                        VDDR_ac_B.VariantMergeForOutportTm3_misc_ =
                            (rtb_VM_Conditional_Signal_VeM_m *
                             VDDR_ac_B.Merge1_m) +
                            rtb_TmpSignalConversionAtVeSC_j;

                        /* Sum: '<S3698>/Sum1' incorporates:
                         *  Product: '<S3698>/Product1'
                         */
                        VDDR_ac_B.VariantMergeForOutportMUX_of__g[1] =
                            (rtb_VM_Conditional_Signal_VeM_m * VDDR_ac_B.Merge_d)
                            + rtb_VM_Conditional_Signal_VeM_d;

                        /* End of Outputs for SubSystem: '<S3689>/Case_6__Tb_equals_M_Tc_plus_N' */
                    }
                }

                /* End of If: '<S3689>/If1' */
                /* End of Outputs for SubSystem: '<S3686>/Two_motors_combined' */

                /* Outputs for IfAction SubSystem: '<S3712>/Two_motors_combined' incorporates:
                 *  ActionPort: '<S3715>/Action Port'
                 */
                /* If: '<S3715>/If1' incorporates:
                 *  Constant: '<S3725>/Constant'
                 *  Constant: '<S3726>/Constant'
                 *  Constant: '<S3727>/Constant'
                 *  Constant: '<S3728>/Constant'
                 *  Constant: '<S3729>/Constant'
                 *  Constant: '<S3730>/Constant'
                 */
                if (((uint32)rtb_Selector2_co) == CeTSXR_e_TctoTb)
                {
                    /* Outputs for IfAction SubSystem: '<S3715>/Case_1__Tc_equals_M_Tb_plus_N' incorporates:
                     *  ActionPort: '<S3719>/Action Port'
                     */
                    /* Gain: '<S3731>/Gain' */
                    VDDR_ac_B.VariantMergeForOutportMUX_of__n[0] =
                        rtb_VM_Conditional_Signal_VeH_h;

                    /* VariantMerge generated from: '<S3571>/Tm4_misc_comb' incorporates:
                     *  Product: '<S3719>/Product'
                     *  Sum: '<S3719>/Sum'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm4_misc_ =
                        (rtb_VM_Conditional_Signal_VeH_m * VDDR_ac_B.Merge1_m) +
                        rtb_TmpSignalConversionAtVeS_cf;

                    /* Sum: '<S3719>/Sum1' incorporates:
                     *  Product: '<S3719>/Product1'
                     */
                    VDDR_ac_B.VariantMergeForOutportMUX_of__n[1] =
                        (rtb_VM_Conditional_Signal_VeH_m * VDDR_ac_B.Merge_d) +
                        rtb_VM_Conditional_Signal_Ve_hr;

                    /* End of Outputs for SubSystem: '<S3715>/Case_1__Tc_equals_M_Tb_plus_N' */
                }
                else if (((uint32)rtb_Selector2_co) == CeTSXR_e_TctoTa)
                {
                    /* Outputs for IfAction SubSystem: '<S3715>/Case_2__Tc_equals_M_Ta_plus_N' incorporates:
                     *  ActionPort: '<S3720>/Action Port'
                     */
                    /* Gain: '<S3732>/Gain' */
                    VDDR_ac_B.VariantMergeForOutportMUX_of__n[0] =
                        rtb_VM_Conditional_Signal_Ve_hr;

                    /* VariantMerge generated from: '<S3571>/Tm4_misc_comb' incorporates:
                     *  Product: '<S3720>/Product'
                     *  Sum: '<S3720>/Sum'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm4_misc_ =
                        (rtb_VM_Conditional_Signal_VeH_m * VDDR_ac_B.Merge1_m) +
                        rtb_TmpSignalConversionAtVeS_cf;

                    /* Sum: '<S3720>/Sum1' incorporates:
                     *  Product: '<S3720>/Product1'
                     */
                    VDDR_ac_B.VariantMergeForOutportMUX_of__n[1] =
                        (rtb_VM_Conditional_Signal_VeH_m * VDDR_ac_B.Merge_d) +
                        rtb_VM_Conditional_Signal_VeH_h;

                    /* End of Outputs for SubSystem: '<S3715>/Case_2__Tc_equals_M_Ta_plus_N' */
                }
                else if (((uint32)rtb_Selector2_co) == CeTSXR_e_TatoTb)
                {
                    /* Outputs for IfAction SubSystem: '<S3715>/Case_3__Ta_equals_M_Tb_plus_N' incorporates:
                     *  ActionPort: '<S3721>/Action Port'
                     */
                    /* Gain: '<S3733>/Gain' */
                    VDDR_ac_B.VariantMergeForOutportMUX_of__n[0] =
                        rtb_VM_Conditional_Signal_VeH_m;

                    /* VariantMerge generated from: '<S3571>/Tm4_misc_comb' incorporates:
                     *  Product: '<S3721>/Product'
                     *  Sum: '<S3721>/Sum'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm4_misc_ =
                        (rtb_VM_Conditional_Signal_VeH_h * VDDR_ac_B.Merge1_m) +
                        rtb_TmpSignalConversionAtVeS_cf;

                    /* Sum: '<S3721>/Sum1' incorporates:
                     *  Product: '<S3721>/Product1'
                     */
                    VDDR_ac_B.VariantMergeForOutportMUX_of__n[1] =
                        (rtb_VM_Conditional_Signal_VeH_h * VDDR_ac_B.Merge_d) +
                        rtb_VM_Conditional_Signal_Ve_hr;

                    /* End of Outputs for SubSystem: '<S3715>/Case_3__Ta_equals_M_Tb_plus_N' */
                }
                else if (((uint32)rtb_Selector2_co) == CeTSXR_e_TbtoTa)
                {
                    /* Outputs for IfAction SubSystem: '<S3715>/Case_4__Tb_equals_M_Ta_plus_N' incorporates:
                     *  ActionPort: '<S3722>/Action Port'
                     */
                    /* Gain: '<S3734>/Gain' */
                    VDDR_ac_B.VariantMergeForOutportMUX_of__n[0] =
                        rtb_VM_Conditional_Signal_VeH_m;

                    /* VariantMerge generated from: '<S3571>/Tm4_misc_comb' incorporates:
                     *  Product: '<S3722>/Product'
                     *  Sum: '<S3722>/Sum'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm4_misc_ =
                        (rtb_VM_Conditional_Signal_Ve_hr * VDDR_ac_B.Merge1_m) +
                        rtb_TmpSignalConversionAtVeS_cf;

                    /* Sum: '<S3722>/Sum1' incorporates:
                     *  Product: '<S3722>/Product1'
                     */
                    VDDR_ac_B.VariantMergeForOutportMUX_of__n[1] =
                        (rtb_VM_Conditional_Signal_Ve_hr * VDDR_ac_B.Merge_d) +
                        rtb_VM_Conditional_Signal_VeH_h;

                    /* End of Outputs for SubSystem: '<S3715>/Case_4__Tb_equals_M_Ta_plus_N' */
                }
                else if (((uint32)rtb_Selector2_co) == CeTSXR_e_TatoTc)
                {
                    /* Outputs for IfAction SubSystem: '<S3715>/Case_5__Ta_equals_M_Tc_plus_N' incorporates:
                     *  ActionPort: '<S3723>/Action Port'
                     */
                    /* Gain: '<S3735>/Gain' */
                    VDDR_ac_B.VariantMergeForOutportMUX_of__n[0] =
                        rtb_VM_Conditional_Signal_Ve_hr;

                    /* VariantMerge generated from: '<S3571>/Tm4_misc_comb' incorporates:
                     *  Product: '<S3723>/Product'
                     *  Sum: '<S3723>/Sum'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm4_misc_ =
                        (rtb_VM_Conditional_Signal_VeH_h * VDDR_ac_B.Merge1_m) +
                        rtb_TmpSignalConversionAtVeS_cf;

                    /* Sum: '<S3723>/Sum1' incorporates:
                     *  Product: '<S3723>/Product1'
                     */
                    VDDR_ac_B.VariantMergeForOutportMUX_of__n[1] =
                        (rtb_VM_Conditional_Signal_VeH_h * VDDR_ac_B.Merge_d) +
                        rtb_VM_Conditional_Signal_VeH_m;

                    /* End of Outputs for SubSystem: '<S3715>/Case_5__Ta_equals_M_Tc_plus_N' */
                }
                else
                {
                    if (((uint32)rtb_Selector2_co) == CeTSXR_e_TbtoTc)
                    {
                        /* Outputs for IfAction SubSystem: '<S3715>/Case_6__Tb_equals_M_Tc_plus_N' incorporates:
                         *  ActionPort: '<S3724>/Action Port'
                         */
                        /* Gain: '<S3736>/Gain' */
                        VDDR_ac_B.VariantMergeForOutportMUX_of__n[0] =
                            rtb_VM_Conditional_Signal_VeH_h;

                        /* VariantMerge generated from: '<S3571>/Tm4_misc_comb' incorporates:
                         *  Product: '<S3724>/Product'
                         *  Sum: '<S3724>/Sum'
                         */
                        VDDR_ac_B.VariantMergeForOutportTm4_misc_ =
                            (rtb_VM_Conditional_Signal_Ve_hr *
                             VDDR_ac_B.Merge1_m) +
                            rtb_TmpSignalConversionAtVeS_cf;

                        /* Sum: '<S3724>/Sum1' incorporates:
                         *  Product: '<S3724>/Product1'
                         */
                        VDDR_ac_B.VariantMergeForOutportMUX_of__n[1] =
                            (rtb_VM_Conditional_Signal_Ve_hr * VDDR_ac_B.Merge_d)
                            + rtb_VM_Conditional_Signal_VeH_m;

                        /* End of Outputs for SubSystem: '<S3715>/Case_6__Tb_equals_M_Tc_plus_N' */
                    }
                }

                /* End of If: '<S3715>/If1' */
                /* End of Outputs for SubSystem: '<S3712>/Two_motors_combined' */

                /* Outputs for IfAction SubSystem: '<S3738>/Two_motors_combined' incorporates:
                 *  ActionPort: '<S3741>/Action Port'
                 */
                /* If: '<S3741>/If1' incorporates:
                 *  Constant: '<S3751>/Constant'
                 *  Constant: '<S3752>/Constant'
                 *  Constant: '<S3753>/Constant'
                 *  Constant: '<S3754>/Constant'
                 *  Constant: '<S3755>/Constant'
                 *  Constant: '<S3756>/Constant'
                 */
                if (((uint32)rtb_Selector2_co) == CeTSXR_e_TctoTb)
                {
                    /* Outputs for IfAction SubSystem: '<S3741>/Case_1__Tc_equals_M_Tb_plus_N' incorporates:
                     *  ActionPort: '<S3745>/Action Port'
                     */
                    /* Gain: '<S3757>/Gain' */
                    VDDR_ac_B.VariantMergeForOutportMUX_of__i[0] = rtb_Ta2Tmx_i;

                    /* VariantMerge generated from: '<S3571>/Tm5_misc_comb' incorporates:
                     *  Product: '<S3745>/Product'
                     *  Sum: '<S3745>/Sum'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm5_misc_ = (rtb_MinMax3 *
                        VDDR_ac_B.Merge1_m) + rtb_TmpSignalConversionAtVeSC_c;

                    /* Sum: '<S3745>/Sum1' incorporates:
                     *  Product: '<S3745>/Product1'
                     */
                    VDDR_ac_B.VariantMergeForOutportMUX_of__i[1] = (rtb_MinMax3 *
                        VDDR_ac_B.Merge_d) + rtb_Tb2Tmx_o5;

                    /* End of Outputs for SubSystem: '<S3741>/Case_1__Tc_equals_M_Tb_plus_N' */
                }
                else if (((uint32)rtb_Selector2_co) == CeTSXR_e_TctoTa)
                {
                    /* Outputs for IfAction SubSystem: '<S3741>/Case_2__Tc_equals_M_Ta_plus_N' incorporates:
                     *  ActionPort: '<S3746>/Action Port'
                     */
                    /* Gain: '<S3758>/Gain' */
                    VDDR_ac_B.VariantMergeForOutportMUX_of__i[0] = rtb_Tb2Tmx_o5;

                    /* VariantMerge generated from: '<S3571>/Tm5_misc_comb' incorporates:
                     *  Product: '<S3746>/Product'
                     *  Sum: '<S3746>/Sum'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm5_misc_ = (rtb_MinMax3 *
                        VDDR_ac_B.Merge1_m) + rtb_TmpSignalConversionAtVeSC_c;

                    /* Sum: '<S3746>/Sum1' incorporates:
                     *  Product: '<S3746>/Product1'
                     */
                    VDDR_ac_B.VariantMergeForOutportMUX_of__i[1] = (rtb_MinMax3 *
                        VDDR_ac_B.Merge_d) + rtb_Ta2Tmx_i;

                    /* End of Outputs for SubSystem: '<S3741>/Case_2__Tc_equals_M_Ta_plus_N' */
                }
                else if (((uint32)rtb_Selector2_co) == CeTSXR_e_TatoTb)
                {
                    /* Outputs for IfAction SubSystem: '<S3741>/Case_3__Ta_equals_M_Tb_plus_N' incorporates:
                     *  ActionPort: '<S3747>/Action Port'
                     */
                    /* Gain: '<S3759>/Gain' */
                    VDDR_ac_B.VariantMergeForOutportMUX_of__i[0] = rtb_MinMax3;

                    /* VariantMerge generated from: '<S3571>/Tm5_misc_comb' incorporates:
                     *  Product: '<S3747>/Product'
                     *  Sum: '<S3747>/Sum'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm5_misc_ = (rtb_Ta2Tmx_i *
                        VDDR_ac_B.Merge1_m) + rtb_TmpSignalConversionAtVeSC_c;

                    /* Sum: '<S3747>/Sum1' incorporates:
                     *  Product: '<S3747>/Product1'
                     */
                    VDDR_ac_B.VariantMergeForOutportMUX_of__i[1] = (rtb_Ta2Tmx_i
                        * VDDR_ac_B.Merge_d) + rtb_Tb2Tmx_o5;

                    /* End of Outputs for SubSystem: '<S3741>/Case_3__Ta_equals_M_Tb_plus_N' */
                }
                else if (((uint32)rtb_Selector2_co) == CeTSXR_e_TbtoTa)
                {
                    /* Outputs for IfAction SubSystem: '<S3741>/Case_4__Tb_equals_M_Ta_plus_N' incorporates:
                     *  ActionPort: '<S3748>/Action Port'
                     */
                    /* Gain: '<S3760>/Gain' */
                    VDDR_ac_B.VariantMergeForOutportMUX_of__i[0] = rtb_MinMax3;

                    /* VariantMerge generated from: '<S3571>/Tm5_misc_comb' incorporates:
                     *  Product: '<S3748>/Product'
                     *  Sum: '<S3748>/Sum'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm5_misc_ = (rtb_Tb2Tmx_o5 *
                        VDDR_ac_B.Merge1_m) + rtb_TmpSignalConversionAtVeSC_c;

                    /* Sum: '<S3748>/Sum1' incorporates:
                     *  Product: '<S3748>/Product1'
                     */
                    VDDR_ac_B.VariantMergeForOutportMUX_of__i[1] =
                        (rtb_Tb2Tmx_o5 * VDDR_ac_B.Merge_d) + rtb_Ta2Tmx_i;

                    /* End of Outputs for SubSystem: '<S3741>/Case_4__Tb_equals_M_Ta_plus_N' */
                }
                else if (((uint32)rtb_Selector2_co) == CeTSXR_e_TatoTc)
                {
                    /* Outputs for IfAction SubSystem: '<S3741>/Case_5__Ta_equals_M_Tc_plus_N' incorporates:
                     *  ActionPort: '<S3749>/Action Port'
                     */
                    /* Gain: '<S3761>/Gain' */
                    VDDR_ac_B.VariantMergeForOutportMUX_of__i[0] = rtb_Tb2Tmx_o5;

                    /* VariantMerge generated from: '<S3571>/Tm5_misc_comb' incorporates:
                     *  Product: '<S3749>/Product'
                     *  Sum: '<S3749>/Sum'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm5_misc_ = (rtb_Ta2Tmx_i *
                        VDDR_ac_B.Merge1_m) + rtb_TmpSignalConversionAtVeSC_c;

                    /* Sum: '<S3749>/Sum1' incorporates:
                     *  Product: '<S3749>/Product1'
                     */
                    VDDR_ac_B.VariantMergeForOutportMUX_of__i[1] = (rtb_Ta2Tmx_i
                        * VDDR_ac_B.Merge_d) + rtb_MinMax3;

                    /* End of Outputs for SubSystem: '<S3741>/Case_5__Ta_equals_M_Tc_plus_N' */
                }
                else
                {
                    if (((uint32)rtb_Selector2_co) == CeTSXR_e_TbtoTc)
                    {
                        /* Outputs for IfAction SubSystem: '<S3741>/Case_6__Tb_equals_M_Tc_plus_N' incorporates:
                         *  ActionPort: '<S3750>/Action Port'
                         */
                        /* Gain: '<S3762>/Gain' */
                        VDDR_ac_B.VariantMergeForOutportMUX_of__i[0] =
                            rtb_Ta2Tmx_i;

                        /* VariantMerge generated from: '<S3571>/Tm5_misc_comb' incorporates:
                         *  Product: '<S3750>/Product'
                         *  Sum: '<S3750>/Sum'
                         */
                        VDDR_ac_B.VariantMergeForOutportTm5_misc_ =
                            (rtb_Tb2Tmx_o5 * VDDR_ac_B.Merge1_m) +
                            rtb_TmpSignalConversionAtVeSC_c;

                        /* Sum: '<S3750>/Sum1' incorporates:
                         *  Product: '<S3750>/Product1'
                         */
                        VDDR_ac_B.VariantMergeForOutportMUX_of__i[1] =
                            (rtb_Tb2Tmx_o5 * VDDR_ac_B.Merge_d) + rtb_MinMax3;

                        /* End of Outputs for SubSystem: '<S3741>/Case_6__Tb_equals_M_Tc_plus_N' */
                    }
                }

                /* End of If: '<S3741>/If1' */
                /* End of Outputs for SubSystem: '<S3738>/Two_motors_combined' */

                /* Outputs for IfAction SubSystem: '<S3764>/Two_motors_combined' incorporates:
                 *  ActionPort: '<S3767>/Action Port'
                 */
                /* If: '<S3767>/If1' incorporates:
                 *  Constant: '<S3777>/Constant'
                 *  Constant: '<S3778>/Constant'
                 *  Constant: '<S3779>/Constant'
                 *  Constant: '<S3780>/Constant'
                 *  Constant: '<S3781>/Constant'
                 *  Constant: '<S3782>/Constant'
                 */
                if (((uint32)rtb_Selector2_co) == CeTSXR_e_TctoTb)
                {
                    /* Outputs for IfAction SubSystem: '<S3767>/Case_1__Tc_equals_M_Tb_plus_N' incorporates:
                     *  ActionPort: '<S3771>/Action Port'
                     */
                    /* Gain: '<S3783>/Gain' */
                    VDDR_ac_B.VariantMergeForOutportMUX_of__j[0] = rtb_Ta2Tmx_pd;

                    /* VariantMerge generated from: '<S3571>/Tm6_misc_comb' incorporates:
                     *  Product: '<S3771>/Product'
                     *  Sum: '<S3771>/Sum'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm6_misc_ = (rtb_Tc2Tmx_e *
                        VDDR_ac_B.Merge1_m) + rtb_TmpSignalConversionAtVeSC_l;

                    /* Sum: '<S3771>/Sum1' incorporates:
                     *  Product: '<S3771>/Product1'
                     */
                    VDDR_ac_B.VariantMergeForOutportMUX_of__j[1] = (rtb_Tc2Tmx_e
                        * VDDR_ac_B.Merge_d) + rtb_MinMax2_m;

                    /* End of Outputs for SubSystem: '<S3767>/Case_1__Tc_equals_M_Tb_plus_N' */
                }
                else if (((uint32)rtb_Selector2_co) == CeTSXR_e_TctoTa)
                {
                    /* Outputs for IfAction SubSystem: '<S3767>/Case_2__Tc_equals_M_Ta_plus_N' incorporates:
                     *  ActionPort: '<S3772>/Action Port'
                     */
                    /* Gain: '<S3784>/Gain' */
                    VDDR_ac_B.VariantMergeForOutportMUX_of__j[0] = rtb_MinMax2_m;

                    /* VariantMerge generated from: '<S3571>/Tm6_misc_comb' incorporates:
                     *  Product: '<S3772>/Product'
                     *  Sum: '<S3772>/Sum'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm6_misc_ = (rtb_Tc2Tmx_e *
                        VDDR_ac_B.Merge1_m) + rtb_TmpSignalConversionAtVeSC_l;

                    /* Sum: '<S3772>/Sum1' incorporates:
                     *  Product: '<S3772>/Product1'
                     */
                    VDDR_ac_B.VariantMergeForOutportMUX_of__j[1] = (rtb_Tc2Tmx_e
                        * VDDR_ac_B.Merge_d) + rtb_Ta2Tmx_pd;

                    /* End of Outputs for SubSystem: '<S3767>/Case_2__Tc_equals_M_Ta_plus_N' */
                }
                else if (((uint32)rtb_Selector2_co) == CeTSXR_e_TatoTb)
                {
                    /* Outputs for IfAction SubSystem: '<S3767>/Case_3__Ta_equals_M_Tb_plus_N' incorporates:
                     *  ActionPort: '<S3773>/Action Port'
                     */
                    /* Gain: '<S3785>/Gain' */
                    VDDR_ac_B.VariantMergeForOutportMUX_of__j[0] = rtb_Tc2Tmx_e;

                    /* VariantMerge generated from: '<S3571>/Tm6_misc_comb' incorporates:
                     *  Product: '<S3773>/Product'
                     *  Sum: '<S3773>/Sum'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm6_misc_ = (rtb_Ta2Tmx_pd *
                        VDDR_ac_B.Merge1_m) + rtb_TmpSignalConversionAtVeSC_l;

                    /* Sum: '<S3773>/Sum1' incorporates:
                     *  Product: '<S3773>/Product1'
                     */
                    VDDR_ac_B.VariantMergeForOutportMUX_of__j[1] =
                        (rtb_Ta2Tmx_pd * VDDR_ac_B.Merge_d) + rtb_MinMax2_m;

                    /* End of Outputs for SubSystem: '<S3767>/Case_3__Ta_equals_M_Tb_plus_N' */
                }
                else if (((uint32)rtb_Selector2_co) == CeTSXR_e_TbtoTa)
                {
                    /* Outputs for IfAction SubSystem: '<S3767>/Case_4__Tb_equals_M_Ta_plus_N' incorporates:
                     *  ActionPort: '<S3774>/Action Port'
                     */
                    /* Gain: '<S3786>/Gain' */
                    VDDR_ac_B.VariantMergeForOutportMUX_of__j[0] = rtb_Tc2Tmx_e;

                    /* VariantMerge generated from: '<S3571>/Tm6_misc_comb' incorporates:
                     *  Product: '<S3774>/Product'
                     *  Sum: '<S3774>/Sum'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm6_misc_ = (rtb_MinMax2_m *
                        VDDR_ac_B.Merge1_m) + rtb_TmpSignalConversionAtVeSC_l;

                    /* Sum: '<S3774>/Sum1' incorporates:
                     *  Product: '<S3774>/Product1'
                     */
                    VDDR_ac_B.VariantMergeForOutportMUX_of__j[1] =
                        (rtb_MinMax2_m * VDDR_ac_B.Merge_d) + rtb_Ta2Tmx_pd;

                    /* End of Outputs for SubSystem: '<S3767>/Case_4__Tb_equals_M_Ta_plus_N' */
                }
                else if (((uint32)rtb_Selector2_co) == CeTSXR_e_TatoTc)
                {
                    /* Outputs for IfAction SubSystem: '<S3767>/Case_5__Ta_equals_M_Tc_plus_N' incorporates:
                     *  ActionPort: '<S3775>/Action Port'
                     */
                    /* Gain: '<S3787>/Gain' */
                    VDDR_ac_B.VariantMergeForOutportMUX_of__j[0] = rtb_MinMax2_m;

                    /* VariantMerge generated from: '<S3571>/Tm6_misc_comb' incorporates:
                     *  Product: '<S3775>/Product'
                     *  Sum: '<S3775>/Sum'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm6_misc_ = (rtb_Ta2Tmx_pd *
                        VDDR_ac_B.Merge1_m) + rtb_TmpSignalConversionAtVeSC_l;

                    /* Sum: '<S3775>/Sum1' incorporates:
                     *  Product: '<S3775>/Product1'
                     */
                    VDDR_ac_B.VariantMergeForOutportMUX_of__j[1] =
                        (rtb_Ta2Tmx_pd * VDDR_ac_B.Merge_d) + rtb_Tc2Tmx_e;

                    /* End of Outputs for SubSystem: '<S3767>/Case_5__Ta_equals_M_Tc_plus_N' */
                }
                else
                {
                    if (((uint32)rtb_Selector2_co) == CeTSXR_e_TbtoTc)
                    {
                        /* Outputs for IfAction SubSystem: '<S3767>/Case_6__Tb_equals_M_Tc_plus_N' incorporates:
                         *  ActionPort: '<S3776>/Action Port'
                         */
                        /* Gain: '<S3788>/Gain' */
                        VDDR_ac_B.VariantMergeForOutportMUX_of__j[0] =
                            rtb_Ta2Tmx_pd;

                        /* VariantMerge generated from: '<S3571>/Tm6_misc_comb' incorporates:
                         *  Product: '<S3776>/Product'
                         *  Sum: '<S3776>/Sum'
                         */
                        VDDR_ac_B.VariantMergeForOutportTm6_misc_ =
                            (rtb_MinMax2_m * VDDR_ac_B.Merge1_m) +
                            rtb_TmpSignalConversionAtVeSC_l;

                        /* Sum: '<S3776>/Sum1' incorporates:
                         *  Product: '<S3776>/Product1'
                         */
                        VDDR_ac_B.VariantMergeForOutportMUX_of__j[1] =
                            (rtb_MinMax2_m * VDDR_ac_B.Merge_d) + rtb_Tc2Tmx_e;

                        /* End of Outputs for SubSystem: '<S3767>/Case_6__Tb_equals_M_Tc_plus_N' */
                    }
                }

                /* End of If: '<S3767>/If1' */
                /* End of Outputs for SubSystem: '<S3764>/Two_motors_combined' */

                /* Outputs for IfAction SubSystem: '<S3790>/Two_motors_combined' incorporates:
                 *  ActionPort: '<S3793>/Action Port'
                 */
                /* If: '<S3793>/If1' incorporates:
                 *  Constant: '<S3801>/Constant'
                 *  Constant: '<S3802>/Constant'
                 *  Constant: '<S3803>/Constant'
                 *  Constant: '<S3804>/Constant'
                 *  Constant: '<S3805>/Constant'
                 *  Constant: '<S3806>/Constant'
                 */
                if (((uint32)rtb_Selector2_co) == CeTSXR_e_TctoTb)
                {
                    /* Outputs for IfAction SubSystem: '<S3793>/Tc_equals_TbM_plus_N' incorporates:
                     *  ActionPort: '<S3814>/Action Port'
                     */
                    /* Merge: '<S3793>/Merge' incorporates:
                     *  Gain: '<S3862>/Gain'
                     */
                    VDDR_ac_B.Merge_b = rtb_VM_Conditional_Signal_VeHSC;

                    /* Merge: '<S3793>/Merge1' incorporates:
                     *  Gain: '<S3863>/Gain'
                     */
                    VDDR_ac_B.Merge1_c = rtb_VM_Conditional_Signal_VeH_b;

                    /* Merge: '<S3793>/Merge2' incorporates:
                     *  Gain: '<S3864>/Gain'
                     */
                    VDDR_ac_B.Merge2_c = rtb_VM_Conditional_Signal_VeH_g;

                    /* Merge: '<S3793>/Merge3' incorporates:
                     *  Gain: '<S3865>/Gain'
                     */
                    VDDR_ac_B.Merge3_p = rtb_TmpSignalConversionAtVeHS_f;

                    /* Merge: '<S3793>/Merge4' incorporates:
                     *  Gain: '<S3866>/Gain'
                     */
                    VDDR_ac_B.Merge4_p = rtb_TmpSignalConversionAtVeHS_b;

                    /* Merge: '<S3793>/Merge5' incorporates:
                     *  Gain: '<S3867>/Gain'
                     */
                    VDDR_ac_B.Merge5_h = rtb_TmpSignalConversionAtVeHS_i;

                    /* Merge: '<S3793>/Merge7' incorporates:
                     *  Gain: '<S3869>/Gain'
                     */
                    VDDR_ac_B.Merge7_e = rtb_TmpSignalConversionAtVeHSCR;

                    /* Merge: '<S3793>/Merge8' incorporates:
                     *  Gain: '<S3870>/Gain'
                     */
                    VDDR_ac_B.Merge8_i = rtb_TmpSignalConversionAtVeHS_h;

                    /* Merge: '<S3793>/Merge6' incorporates:
                     *  Gain: '<S3868>/Gain'
                     */
                    VDDR_ac_B.Merge6_m = rtb_TmpSignalConversionAtVeHS_m;

                    /* End of Outputs for SubSystem: '<S3793>/Tc_equals_TbM_plus_N' */
                }
                else if (((uint32)rtb_Selector2_co) == CeTSXR_e_TctoTa)
                {
                    /* Outputs for IfAction SubSystem: '<S3793>/Tc_equals_TaM_plus_N' incorporates:
                     *  ActionPort: '<S3813>/Action Port'
                     */
                    /* Merge: '<S3793>/Merge' incorporates:
                     *  Gain: '<S3853>/Gain'
                     */
                    VDDR_ac_B.Merge_b = rtb_VM_Conditional_Signal_VeHSC;

                    /* Merge: '<S3793>/Merge1' incorporates:
                     *  Gain: '<S3854>/Gain'
                     */
                    VDDR_ac_B.Merge1_c = rtb_VM_Conditional_Signal_VeH_b;

                    /* Merge: '<S3793>/Merge2' incorporates:
                     *  Gain: '<S3855>/Gain'
                     */
                    VDDR_ac_B.Merge2_c = rtb_VM_Conditional_Signal_VeH_g;

                    /* Merge: '<S3793>/Merge3' incorporates:
                     *  Gain: '<S3856>/Gain'
                     */
                    VDDR_ac_B.Merge3_p = rtb_TmpSignalConversionAtVeHSCR;

                    /* Merge: '<S3793>/Merge4' incorporates:
                     *  Gain: '<S3857>/Gain'
                     */
                    VDDR_ac_B.Merge4_p = rtb_TmpSignalConversionAtVeHS_h;

                    /* Merge: '<S3793>/Merge5' incorporates:
                     *  Gain: '<S3858>/Gain'
                     */
                    VDDR_ac_B.Merge5_h = rtb_TmpSignalConversionAtVeHS_m;

                    /* Merge: '<S3793>/Merge7' incorporates:
                     *  Gain: '<S3861>/Gain'
                     */
                    VDDR_ac_B.Merge7_e = rtb_TmpSignalConversionAtVeHS_f;

                    /* Merge: '<S3793>/Merge8' incorporates:
                     *  Gain: '<S3860>/Gain'
                     */
                    VDDR_ac_B.Merge8_i = rtb_TmpSignalConversionAtVeHS_b;

                    /* Merge: '<S3793>/Merge6' incorporates:
                     *  Gain: '<S3859>/Gain'
                     */
                    VDDR_ac_B.Merge6_m = rtb_TmpSignalConversionAtVeHS_i;

                    /* End of Outputs for SubSystem: '<S3793>/Tc_equals_TaM_plus_N' */
                }
                else if (((uint32)rtb_Selector2_co) == CeTSXR_e_TatoTb)
                {
                    /* Outputs for IfAction SubSystem: '<S3793>/Ta_equals_TbM_plus_N' incorporates:
                     *  ActionPort: '<S3809>/Action Port'
                     */
                    /* Merge: '<S3793>/Merge' incorporates:
                     *  Gain: '<S3817>/Gain'
                     */
                    VDDR_ac_B.Merge_b = rtb_TmpSignalConversionAtVeHSCR;

                    /* Merge: '<S3793>/Merge1' incorporates:
                     *  Gain: '<S3818>/Gain'
                     */
                    VDDR_ac_B.Merge1_c = rtb_TmpSignalConversionAtVeHS_h;

                    /* Merge: '<S3793>/Merge2' incorporates:
                     *  Gain: '<S3819>/Gain'
                     */
                    VDDR_ac_B.Merge2_c = rtb_TmpSignalConversionAtVeHS_m;

                    /* Merge: '<S3793>/Merge3' incorporates:
                     *  Gain: '<S3820>/Gain'
                     */
                    VDDR_ac_B.Merge3_p = rtb_TmpSignalConversionAtVeHS_f;

                    /* Merge: '<S3793>/Merge4' incorporates:
                     *  Gain: '<S3821>/Gain'
                     */
                    VDDR_ac_B.Merge4_p = rtb_TmpSignalConversionAtVeHS_b;

                    /* Merge: '<S3793>/Merge5' incorporates:
                     *  Gain: '<S3822>/Gain'
                     */
                    VDDR_ac_B.Merge5_h = rtb_TmpSignalConversionAtVeHS_i;

                    /* Merge: '<S3793>/Merge7' incorporates:
                     *  Gain: '<S3825>/Gain'
                     */
                    VDDR_ac_B.Merge7_e = rtb_VM_Conditional_Signal_VeHSC;

                    /* Merge: '<S3793>/Merge8' incorporates:
                     *  Gain: '<S3824>/Gain'
                     */
                    VDDR_ac_B.Merge8_i = rtb_VM_Conditional_Signal_VeH_b;

                    /* Merge: '<S3793>/Merge6' incorporates:
                     *  Gain: '<S3823>/Gain'
                     */
                    VDDR_ac_B.Merge6_m = rtb_VM_Conditional_Signal_VeH_g;

                    /* End of Outputs for SubSystem: '<S3793>/Ta_equals_TbM_plus_N' */
                }
                else if (((uint32)rtb_Selector2_co) == CeTSXR_e_TbtoTa)
                {
                    /* Outputs for IfAction SubSystem: '<S3793>/Tb_equals_TaM_plus_N' incorporates:
                     *  ActionPort: '<S3811>/Action Port'
                     */
                    /* Merge: '<S3793>/Merge' incorporates:
                     *  Gain: '<S3835>/Gain'
                     */
                    VDDR_ac_B.Merge_b = rtb_TmpSignalConversionAtVeHS_f;

                    /* Merge: '<S3793>/Merge1' incorporates:
                     *  Gain: '<S3836>/Gain'
                     */
                    VDDR_ac_B.Merge1_c = rtb_TmpSignalConversionAtVeHS_b;

                    /* Merge: '<S3793>/Merge2' incorporates:
                     *  Gain: '<S3837>/Gain'
                     */
                    VDDR_ac_B.Merge2_c = rtb_TmpSignalConversionAtVeHS_i;

                    /* Merge: '<S3793>/Merge3' incorporates:
                     *  Gain: '<S3838>/Gain'
                     */
                    VDDR_ac_B.Merge3_p = rtb_TmpSignalConversionAtVeHSCR;

                    /* Merge: '<S3793>/Merge4' incorporates:
                     *  Gain: '<S3839>/Gain'
                     */
                    VDDR_ac_B.Merge4_p = rtb_TmpSignalConversionAtVeHS_h;

                    /* Merge: '<S3793>/Merge5' incorporates:
                     *  Gain: '<S3840>/Gain'
                     */
                    VDDR_ac_B.Merge5_h = rtb_TmpSignalConversionAtVeHS_m;

                    /* Merge: '<S3793>/Merge7' incorporates:
                     *  Gain: '<S3843>/Gain'
                     */
                    VDDR_ac_B.Merge7_e = rtb_VM_Conditional_Signal_VeHSC;

                    /* Merge: '<S3793>/Merge8' incorporates:
                     *  Gain: '<S3842>/Gain'
                     */
                    VDDR_ac_B.Merge8_i = rtb_VM_Conditional_Signal_VeH_b;

                    /* Merge: '<S3793>/Merge6' incorporates:
                     *  Gain: '<S3841>/Gain'
                     */
                    VDDR_ac_B.Merge6_m = rtb_VM_Conditional_Signal_VeH_g;

                    /* End of Outputs for SubSystem: '<S3793>/Tb_equals_TaM_plus_N' */
                }
                else if (((uint32)rtb_Selector2_co) == CeTSXR_e_TatoTc)
                {
                    /* Outputs for IfAction SubSystem: '<S3793>/Ta_equals_TcM_plus_N' incorporates:
                     *  ActionPort: '<S3810>/Action Port'
                     */
                    /* Merge: '<S3793>/Merge' incorporates:
                     *  Gain: '<S3826>/Gain'
                     */
                    VDDR_ac_B.Merge_b = rtb_TmpSignalConversionAtVeHSCR;

                    /* Merge: '<S3793>/Merge1' incorporates:
                     *  Gain: '<S3827>/Gain'
                     */
                    VDDR_ac_B.Merge1_c = rtb_TmpSignalConversionAtVeHS_h;

                    /* Merge: '<S3793>/Merge2' incorporates:
                     *  Gain: '<S3828>/Gain'
                     */
                    VDDR_ac_B.Merge2_c = rtb_TmpSignalConversionAtVeHS_m;

                    /* Merge: '<S3793>/Merge3' incorporates:
                     *  Gain: '<S3829>/Gain'
                     */
                    VDDR_ac_B.Merge3_p = rtb_VM_Conditional_Signal_VeHSC;

                    /* Merge: '<S3793>/Merge4' incorporates:
                     *  Gain: '<S3830>/Gain'
                     */
                    VDDR_ac_B.Merge4_p = rtb_VM_Conditional_Signal_VeH_b;

                    /* Merge: '<S3793>/Merge5' incorporates:
                     *  Gain: '<S3831>/Gain'
                     */
                    VDDR_ac_B.Merge5_h = rtb_VM_Conditional_Signal_VeH_g;

                    /* Merge: '<S3793>/Merge7' incorporates:
                     *  Gain: '<S3833>/Gain'
                     */
                    VDDR_ac_B.Merge7_e = rtb_TmpSignalConversionAtVeHS_f;

                    /* Merge: '<S3793>/Merge8' incorporates:
                     *  Gain: '<S3834>/Gain'
                     */
                    VDDR_ac_B.Merge8_i = rtb_TmpSignalConversionAtVeHS_b;

                    /* Merge: '<S3793>/Merge6' incorporates:
                     *  Gain: '<S3832>/Gain'
                     */
                    VDDR_ac_B.Merge6_m = rtb_TmpSignalConversionAtVeHS_i;

                    /* End of Outputs for SubSystem: '<S3793>/Ta_equals_TcM_plus_N' */
                }
                else
                {
                    if (((uint32)rtb_Selector2_co) == CeTSXR_e_TbtoTc)
                    {
                        /* Outputs for IfAction SubSystem: '<S3793>/Tb_equals_TcM_plus_N' incorporates:
                         *  ActionPort: '<S3812>/Action Port'
                         */
                        /* Merge: '<S3793>/Merge' incorporates:
                         *  Gain: '<S3844>/Gain'
                         */
                        VDDR_ac_B.Merge_b = rtb_TmpSignalConversionAtVeHS_f;

                        /* Merge: '<S3793>/Merge1' incorporates:
                         *  Gain: '<S3845>/Gain'
                         */
                        VDDR_ac_B.Merge1_c = rtb_TmpSignalConversionAtVeHS_b;

                        /* Merge: '<S3793>/Merge2' incorporates:
                         *  Gain: '<S3846>/Gain'
                         */
                        VDDR_ac_B.Merge2_c = rtb_TmpSignalConversionAtVeHS_i;

                        /* Merge: '<S3793>/Merge3' incorporates:
                         *  Gain: '<S3847>/Gain'
                         */
                        VDDR_ac_B.Merge3_p = rtb_VM_Conditional_Signal_VeHSC;

                        /* Merge: '<S3793>/Merge4' incorporates:
                         *  Gain: '<S3848>/Gain'
                         */
                        VDDR_ac_B.Merge4_p = rtb_VM_Conditional_Signal_VeH_b;

                        /* Merge: '<S3793>/Merge5' incorporates:
                         *  Gain: '<S3849>/Gain'
                         */
                        VDDR_ac_B.Merge5_h = rtb_VM_Conditional_Signal_VeH_g;

                        /* Merge: '<S3793>/Merge7' incorporates:
                         *  Gain: '<S3851>/Gain'
                         */
                        VDDR_ac_B.Merge7_e = rtb_TmpSignalConversionAtVeHSCR;

                        /* Merge: '<S3793>/Merge8' incorporates:
                         *  Gain: '<S3852>/Gain'
                         */
                        VDDR_ac_B.Merge8_i = rtb_TmpSignalConversionAtVeHS_h;

                        /* Merge: '<S3793>/Merge6' incorporates:
                         *  Gain: '<S3850>/Gain'
                         */
                        VDDR_ac_B.Merge6_m = rtb_TmpSignalConversionAtVeHS_m;

                        /* End of Outputs for SubSystem: '<S3793>/Tb_equals_TcM_plus_N' */
                    }
                }

                /* End of If: '<S3793>/If1' */

                /* Outputs for Atomic SubSystem: '<S3793>/DonutCoeffCombiner' */
                /* VariantMerge generated from: '<S3571>/A1_out' incorporates:
                 *  Inport: '<S3800>/M3_donut_coeff_1'
                 */
                VDDR_ac_B.VariantMergeForOutportA1_out = VDDR_ac_B.Merge7_e;

                /* VariantMerge generated from: '<S3571>/A2_out' incorporates:
                 *  Inport: '<S3800>/M3_donut_coeff_2'
                 */
                VDDR_ac_B.VariantMergeForOutportA2_out = VDDR_ac_B.Merge8_i;

                /* MinMax: '<S3800>/MinMax' incorporates:
                 *  Constant: '<S3800>/Constant1'
                 *  Product: '<S3800>/Product2'
                 *  Product: '<S3800>/Product3'
                 *  Product: '<S3800>/Product4'
                 *  Sqrt: '<S3800>/Sqrt1'
                 *  Sum: '<S3800>/Sum1'
                 */
                rtb_Merge23 = VDDR_ac_B.Merge_d * VDDR_ac_B.Merge_b;
                rtb_Merge23 = fmaxf(sqrtf((rtb_Merge23 * rtb_Merge23) +
                                     (VDDR_ac_B.Merge3_p * VDDR_ac_B.Merge3_p)),
                                    1.0E-6F);

                /* Product: '<S3800>/Product6' incorporates:
                 *  Product: '<S3800>/Product12'
                 */
                rtb_Merge2_hv = VDDR_ac_B.Merge_b * VDDR_ac_B.Merge1_c;

                /* Product: '<S3800>/Product1' incorporates:
                 *  Product: '<S3800>/Product'
                 *  Product: '<S3800>/Product5'
                 *  Product: '<S3800>/Product6'
                 *  Product: '<S3800>/Product7'
                 *  Sum: '<S3800>/Sum2'
                 */
                rtb_Merge24 = ((((VDDR_ac_B.Merge_d * VDDR_ac_B.Merge1_m) *
                                 (VDDR_ac_B.Merge_b * VDDR_ac_B.Merge_b)) +
                                (VDDR_ac_B.Merge3_p * VDDR_ac_B.Merge4_p)) +
                               (rtb_Merge2_hv * VDDR_ac_B.Merge_d)) /
                    rtb_Merge23;

                /* Product: '<S3800>/Product10' */
                rtb_Merge1_dln = VDDR_ac_B.Merge_b * VDDR_ac_B.Merge1_m;

                /* VariantMerge generated from: '<S3571>/B1_out' incorporates:
                 *  Gain: '<S3815>/Gain'
                 */
                VDDR_ac_B.VariantMergeForOutportB1_out = rtb_Merge23;

                /* VariantMerge generated from: '<S3571>/B2_out' incorporates:
                 *  Gain: '<S3816>/Gain'
                 */
                VDDR_ac_B.VariantMergeForOutportB2_out = rtb_Merge24;

                /* Sum: '<S3800>/Sum5' incorporates:
                 *  Constant: '<S3800>/Constant'
                 *  Product: '<S3800>/Product11'
                 *  Product: '<S3800>/Product12'
                 *  Product: '<S3800>/Product13'
                 *  Product: '<S3800>/Product8'
                 *  Product: '<S3800>/Product9'
                 */
                rtb_Merge23 = ((((((VDDR_ac_B.Merge4_p * VDDR_ac_B.Merge4_p) +
                                   VDDR_ac_B.Merge5_h) + (rtb_Merge1_dln *
                                   rtb_Merge1_dln)) + (VDDR_ac_B.Merge1_c *
                                  VDDR_ac_B.Merge1_c)) + VDDR_ac_B.Merge2_c) +
                               ((rtb_Merge2_hv * 2.0F) * VDDR_ac_B.Merge1_m)) -
                    (rtb_Merge24 * rtb_Merge24);

                /* VariantMerge generated from: '<S3571>/Ca_out' incorporates:
                 *  Gain: '<S3807>/Gain'
                 *  Inport: '<S3800>/M3_donut_coeff_c'
                 */
                VDDR_ac_B.VariantMergeForOutportCa_out = VDDR_ac_B.Merge6_m;

                /* End of Outputs for SubSystem: '<S3793>/DonutCoeffCombiner' */

                /* VariantMerge generated from: '<S3571>/Cb_out' incorporates:
                 *  Gain: '<S3808>/Gain'
                 */
                VDDR_ac_B.VariantMergeForOutportCb_out = rtb_Merge23;

                /* Outputs for Atomic SubSystem: '<S3793>/DonutCoeffCombiner' */
                /* VariantMerge generated from: '<S3571>/C_out' incorporates:
                 *  Inport: '<S3800>/M3_donut_coeff_c'
                 *  Sum: '<S3793>/Sum'
                 */
                VeVDDC_r_C_3MotLdr = rtb_Merge23 + VDDR_ac_B.Merge6_m;

                /* End of Outputs for SubSystem: '<S3793>/DonutCoeffCombiner' */
                /* End of Outputs for SubSystem: '<S3790>/Two_motors_combined' */
            }

            /* End of If: '<S3634>/If1' */
            /* End of Outputs for SubSystem: '<S3633>/TwoMotors_Combined_NotCombined' */
            /* End of Outputs for SubSystem: '<S3596>/HSCL_3M_MatrCombin_Var' */
            /* End of Outputs for SubSystem: '<S3659>/TwoMotors_Combined_NotCombined' */
            /* End of Outputs for SubSystem: '<S3597>/HSCL_3M_MatrCombin_Var' */
            /* End of Outputs for SubSystem: '<S3685>/TwoMotors_Combined_NotCombined' */
            /* End of Outputs for SubSystem: '<S3598>/HSCL_3M_MatrCombin_Var' */
            /* End of Outputs for SubSystem: '<S3711>/TwoMotors_Combined_NotCombined' */
            /* End of Outputs for SubSystem: '<S3599>/HSCL_3M_MatrCombin_Var' */
            /* End of Outputs for SubSystem: '<S3737>/TwoMotors_Combined_NotCombined' */
            /* End of Outputs for SubSystem: '<S3600>/HSCL_3M_MatrCombin_Var' */
            /* End of Outputs for SubSystem: '<S3763>/TwoMotors_Combined_NotCombined' */
            /* End of Outputs for SubSystem: '<S3601>/HSCL_3M_MatrCombin_Var' */
            /* End of Outputs for SubSystem: '<S3789>/Two_motors_combined_Notcombined' */
            /* End of Outputs for SubSystem: '<S3602>/HSCL_3MotDonutCoef_Var' */

            /* Outputs for Atomic SubSystem: '<S3603>/HSCL_3MotTlimtComb_Var' */
            /* Outputs for Atomic SubSystem: '<S3871>/2Motors_Combined' */
            /* If: '<S3872>/If1' incorporates:
             *  Abs: '<S3872>/Abs'
             *  Constant: '<S3872>/Constant'
             *  Constant: '<S3873>/Constant'
             *  Constant: '<S3924>/Constant'
             *  Constant: '<S3925>/Constant'
             *  Constant: '<S3926>/Constant'
             *  Constant: '<S3927>/Constant'
             *  Constant: '<S3928>/Constant'
             *  Constant: '<S3929>/Constant'
             *  If: '<S3875>/If1'
             *  Logic: '<S3872>/Logical'
             *  RelationalOperator: '<S3872>/Comparison2'
             *  RelationalOperator: '<S3872>/Comparison4'
             *  RelationalOperator: '<S3875>/Comparison1'
             *  RelationalOperator: '<S3875>/Comparison2'
             *  RelationalOperator: '<S3875>/Comparison3'
             *  RelationalOperator: '<S3875>/Comparison4'
             *  RelationalOperator: '<S3875>/Comparison5'
             *  RelationalOperator: '<S3875>/Comparison6'
             */
            if ((((uint32)rtb_Selector2_co) == CeTSXR_e_NoComb) || (fabsf
                    (VDDR_ac_B.Merge_d) < 1.0E-6F))
            {
                /* Outputs for IfAction SubSystem: '<S3872>/No_need_to_combine_2' incorporates:
                 *  ActionPort: '<S3874>/Action Port'
                 */
                /* If: '<S3874>/If1' incorporates:
                 *  Constant: '<S3876>/Constant'
                 *  Constant: '<S3877>/Constant'
                 *  Constant: '<S3878>/Constant'
                 *  Constant: '<S3879>/Constant'
                 *  Constant: '<S3880>/Constant'
                 *  Constant: '<S3881>/Constant'
                 *  Constant: '<S3882>/Constant'
                 *  RelationalOperator: '<S3874>/Comparison1'
                 *  RelationalOperator: '<S3874>/Comparison2'
                 *  RelationalOperator: '<S3874>/Comparison3'
                 *  RelationalOperator: '<S3874>/Comparison4'
                 *  RelationalOperator: '<S3874>/Comparison5'
                 *  RelationalOperator: '<S3874>/Comparison6'
                 *  RelationalOperator: '<S3874>/Comparison7'
                 */
                if (((uint32)rtb_Selector2_co) == CeTSXR_e_NoComb)
                {
                    /* Outputs for IfAction SubSystem: '<S3874>/No_need_to_combine' incorporates:
                     *  ActionPort: '<S3883>/Action Port'
                     */
                    /* VariantMerge generated from: '<S3571>/TaMin_comb' incorporates:
                     *  Gain: '<S3892>/Gain'
                     */
                    VDDR_ac_B.VariantMergeForOutportTaMin_com = rtb_Selector13;

                    /* VariantMerge generated from: '<S3571>/TaMax_comb' incorporates:
                     *  Gain: '<S3890>/Gain'
                     */
                    VDDR_ac_B.VariantMergeForOutportTaMax_com = rtb_Selector12;

                    /* VariantMerge generated from: '<S3571>/TbMin_comb' incorporates:
                     *  Gain: '<S3893>/Gain'
                     */
                    VDDR_ac_B.VariantMergeForOutportTbMin_com = rtb_Merge1_hy;

                    /* VariantMerge generated from: '<S3571>/TbMax_comb' incorporates:
                     *  Gain: '<S3891>/Gain'
                     */
                    VDDR_ac_B.VariantMergeForOutportTbMax_com = rtb_Merge_jo;

                    /* End of Outputs for SubSystem: '<S3874>/No_need_to_combine' */
                }
                else if (((uint32)rtb_Selector2_co) == CeTSXR_e_TctoTb)
                {
                    /* Outputs for IfAction SubSystem: '<S3874>/Tc_to_Tb' incorporates:
                     *  ActionPort: '<S3889>/Action Port'
                     */
                    /* VariantMerge generated from: '<S3571>/TaMin_comb' incorporates:
                     *  Gain: '<S3916>/Gain'
                     */
                    VDDR_ac_B.VariantMergeForOutportTaMin_com = rtb_Selector13;

                    /* VariantMerge generated from: '<S3571>/TaMax_comb' incorporates:
                     *  Gain: '<S3914>/Gain'
                     */
                    VDDR_ac_B.VariantMergeForOutportTaMax_com = rtb_Selector12;

                    /* VariantMerge generated from: '<S3571>/TbMin_comb' incorporates:
                     *  Gain: '<S3917>/Gain'
                     */
                    VDDR_ac_B.VariantMergeForOutportTbMin_com = rtb_Merge1_hy;

                    /* VariantMerge generated from: '<S3571>/TbMax_comb' incorporates:
                     *  Gain: '<S3915>/Gain'
                     */
                    VDDR_ac_B.VariantMergeForOutportTbMax_com = rtb_Merge_jo;

                    /* End of Outputs for SubSystem: '<S3874>/Tc_to_Tb' */
                }
                else if (((uint32)rtb_Selector2_co) == CeTSXR_e_TctoTa)
                {
                    /* Outputs for IfAction SubSystem: '<S3874>/Tc_to_Ta' incorporates:
                     *  ActionPort: '<S3888>/Action Port'
                     */
                    /* VariantMerge generated from: '<S3571>/TaMin_comb' incorporates:
                     *  Gain: '<S3913>/Gain'
                     */
                    VDDR_ac_B.VariantMergeForOutportTaMin_com = rtb_Merge1_hy;

                    /* VariantMerge generated from: '<S3571>/TaMax_comb' incorporates:
                     *  Gain: '<S3911>/Gain'
                     */
                    VDDR_ac_B.VariantMergeForOutportTaMax_com = rtb_Merge_jo;

                    /* VariantMerge generated from: '<S3571>/TbMin_comb' incorporates:
                     *  Gain: '<S3912>/Gain'
                     */
                    VDDR_ac_B.VariantMergeForOutportTbMin_com = rtb_Selector13;

                    /* VariantMerge generated from: '<S3571>/TbMax_comb' incorporates:
                     *  Gain: '<S3910>/Gain'
                     */
                    VDDR_ac_B.VariantMergeForOutportTbMax_com = rtb_Selector12;

                    /* End of Outputs for SubSystem: '<S3874>/Tc_to_Ta' */
                }
                else if (((uint32)rtb_Selector2_co) == CeTSXR_e_TatoTb)
                {
                    /* Outputs for IfAction SubSystem: '<S3874>/Ta_to_Tb' incorporates:
                     *  ActionPort: '<S3884>/Action Port'
                     */
                    /* VariantMerge generated from: '<S3571>/TaMin_comb' incorporates:
                     *  Gain: '<S3896>/Gain'
                     */
                    VDDR_ac_B.VariantMergeForOutportTaMin_com = rtb_Selector17;

                    /* VariantMerge generated from: '<S3571>/TaMax_comb' incorporates:
                     *  Gain: '<S3894>/Gain'
                     */
                    VDDR_ac_B.VariantMergeForOutportTaMax_com = rtb_Selector16;

                    /* VariantMerge generated from: '<S3571>/TbMin_comb' incorporates:
                     *  Gain: '<S3897>/Gain'
                     */
                    VDDR_ac_B.VariantMergeForOutportTbMin_com = rtb_Merge1_hy;

                    /* VariantMerge generated from: '<S3571>/TbMax_comb' incorporates:
                     *  Gain: '<S3895>/Gain'
                     */
                    VDDR_ac_B.VariantMergeForOutportTbMax_com = rtb_Merge_jo;

                    /* End of Outputs for SubSystem: '<S3874>/Ta_to_Tb' */
                }
                else if (((uint32)rtb_Selector2_co) == CeTSXR_e_TbtoTa)
                {
                    /* Outputs for IfAction SubSystem: '<S3874>/Tb_to_Ta' incorporates:
                     *  ActionPort: '<S3886>/Action Port'
                     */
                    /* VariantMerge generated from: '<S3571>/TaMin_comb' incorporates:
                     *  Gain: '<S3905>/Gain'
                     */
                    VDDR_ac_B.VariantMergeForOutportTaMin_com = rtb_Selector17;

                    /* VariantMerge generated from: '<S3571>/TaMax_comb' incorporates:
                     *  Gain: '<S3903>/Gain'
                     */
                    VDDR_ac_B.VariantMergeForOutportTaMax_com = rtb_Selector16;

                    /* VariantMerge generated from: '<S3571>/TbMin_comb' incorporates:
                     *  Gain: '<S3904>/Gain'
                     */
                    VDDR_ac_B.VariantMergeForOutportTbMin_com = rtb_Selector13;

                    /* VariantMerge generated from: '<S3571>/TbMax_comb' incorporates:
                     *  Gain: '<S3902>/Gain'
                     */
                    VDDR_ac_B.VariantMergeForOutportTbMax_com = rtb_Selector12;

                    /* End of Outputs for SubSystem: '<S3874>/Tb_to_Ta' */
                }
                else if (((uint32)rtb_Selector2_co) == CeTSXR_e_TatoTc)
                {
                    /* Outputs for IfAction SubSystem: '<S3874>/Ta_to_Tc' incorporates:
                     *  ActionPort: '<S3885>/Action Port'
                     */
                    /* VariantMerge generated from: '<S3571>/TaMin_comb' incorporates:
                     *  Gain: '<S3900>/Gain'
                     */
                    VDDR_ac_B.VariantMergeForOutportTaMin_com = rtb_Merge1_hy;

                    /* VariantMerge generated from: '<S3571>/TaMax_comb' incorporates:
                     *  Gain: '<S3898>/Gain'
                     */
                    VDDR_ac_B.VariantMergeForOutportTaMax_com = rtb_Merge_jo;

                    /* VariantMerge generated from: '<S3571>/TbMin_comb' incorporates:
                     *  Gain: '<S3901>/Gain'
                     */
                    VDDR_ac_B.VariantMergeForOutportTbMin_com = rtb_Selector17;

                    /* VariantMerge generated from: '<S3571>/TbMax_comb' incorporates:
                     *  Gain: '<S3899>/Gain'
                     */
                    VDDR_ac_B.VariantMergeForOutportTbMax_com = rtb_Selector16;

                    /* End of Outputs for SubSystem: '<S3874>/Ta_to_Tc' */
                }
                else
                {
                    if (((uint32)rtb_Selector2_co) == CeTSXR_e_TbtoTc)
                    {
                        /* Outputs for IfAction SubSystem: '<S3874>/Tb_to_Tc' incorporates:
                         *  ActionPort: '<S3887>/Action Port'
                         */
                        /* VariantMerge generated from: '<S3571>/TaMin_comb' incorporates:
                         *  Gain: '<S3908>/Gain'
                         */
                        VDDR_ac_B.VariantMergeForOutportTaMin_com =
                            rtb_Selector13;

                        /* VariantMerge generated from: '<S3571>/TaMax_comb' incorporates:
                         *  Gain: '<S3906>/Gain'
                         */
                        VDDR_ac_B.VariantMergeForOutportTaMax_com =
                            rtb_Selector12;

                        /* VariantMerge generated from: '<S3571>/TbMin_comb' incorporates:
                         *  Gain: '<S3909>/Gain'
                         */
                        VDDR_ac_B.VariantMergeForOutportTbMin_com =
                            rtb_Selector17;

                        /* VariantMerge generated from: '<S3571>/TbMax_comb' incorporates:
                         *  Gain: '<S3907>/Gain'
                         */
                        VDDR_ac_B.VariantMergeForOutportTbMax_com =
                            rtb_Selector16;

                        /* End of Outputs for SubSystem: '<S3874>/Tb_to_Tc' */
                    }
                }

                /* End of If: '<S3874>/If1' */
                /* End of Outputs for SubSystem: '<S3872>/No_need_to_combine_2' */
            }
            else
            {
                /* Outputs for IfAction SubSystem: '<S3872>/Two_motors_combined' incorporates:
                 *  ActionPort: '<S3875>/Action Port'
                 */
                if (((uint32)rtb_Selector2_co) == CeTSXR_e_TctoTb)
                {
                    /* Outputs for IfAction SubSystem: '<S3875>/Case_1__Tc_equals_M_Tb_plus_N' incorporates:
                     *  ActionPort: '<S3918>/Action Port'
                     */
                    /* If: '<S3875>/If1' incorporates:
                     *  Gain: '<S3930>/Gain'
                     *  Gain: '<S3931>/Gain'
                     *  MinMax: '<S3918>/MinMax'
                     *  MinMax: '<S3918>/MinMax1'
                     *  MinMax: '<S3918>/MinMax2'
                     *  MinMax: '<S3918>/MinMax3'
                     *  MinMax: '<S3918>/MinMax4'
                     *  MinMax: '<S3918>/MinMax5'
                     *  Product: '<S3918>/Product1'
                     *  Product: '<S3918>/Product2'
                     *  Sum: '<S3918>/Sum1'
                     *  Sum: '<S3918>/Sum2'
                     *  VariantMerge generated from: '<S3571>/TaMin_comb'
                     */
                    VDDR_ac_B.VariantMergeForOutportTaMin_com = rtb_Selector13;
                    VDDR_ac_B.VariantMergeForOutportTaMax_com = rtb_Selector12;
                    rtb_Merge23 = (rtb_Selector17 - VDDR_ac_B.Merge1_m) /
                        VDDR_ac_B.Merge_d;
                    rtb_Merge24 = (rtb_Selector16 - VDDR_ac_B.Merge1_m) /
                        VDDR_ac_B.Merge_d;
                    rtb_Merge1_dln = fminf(rtb_Merge_jo, fmaxf(rtb_Merge23,
                                            rtb_Merge24));
                    rtb_Merge23 = fminf(rtb_Merge23, rtb_Merge24);
                    rtb_Merge23 = fmaxf(rtb_Merge23, rtb_Merge1_hy);
                    VDDR_ac_B.VariantMergeForOutportTbMax_com = fmaxf
                        (rtb_Merge23, rtb_Merge1_dln);
                    VDDR_ac_B.VariantMergeForOutportTbMin_com = fminf
                        (rtb_Merge23, rtb_Merge1_dln);

                    /* End of Outputs for SubSystem: '<S3875>/Case_1__Tc_equals_M_Tb_plus_N' */
                }
                else if (((uint32)rtb_Selector2_co) == CeTSXR_e_TctoTa)
                {
                    /* Outputs for IfAction SubSystem: '<S3875>/Case_2__Tc_equals_M_Ta_plus_N' incorporates:
                     *  ActionPort: '<S3919>/Action Port'
                     */
                    /* If: '<S3875>/If1' incorporates:
                     *  Gain: '<S3932>/Gain'
                     *  Gain: '<S3933>/Gain'
                     *  MinMax: '<S3919>/MinMax'
                     *  MinMax: '<S3919>/MinMax1'
                     *  MinMax: '<S3919>/MinMax2'
                     *  MinMax: '<S3919>/MinMax3'
                     *  MinMax: '<S3919>/MinMax4'
                     *  MinMax: '<S3919>/MinMax5'
                     *  Product: '<S3919>/Product1'
                     *  Product: '<S3919>/Product2'
                     *  Sum: '<S3919>/Sum1'
                     *  Sum: '<S3919>/Sum2'
                     *  VariantMerge generated from: '<S3571>/TaMin_comb'
                     */
                    VDDR_ac_B.VariantMergeForOutportTaMin_com = rtb_Merge1_hy;
                    VDDR_ac_B.VariantMergeForOutportTaMax_com = rtb_Merge_jo;
                    rtb_Merge23 = (rtb_Selector17 - VDDR_ac_B.Merge1_m) /
                        VDDR_ac_B.Merge_d;
                    rtb_Merge24 = (rtb_Selector16 - VDDR_ac_B.Merge1_m) /
                        VDDR_ac_B.Merge_d;
                    rtb_Merge1_dln = fminf(rtb_Selector12, fmaxf(rtb_Merge23,
                                            rtb_Merge24));
                    rtb_Merge23 = fminf(rtb_Merge23, rtb_Merge24);
                    rtb_Merge23 = fmaxf(rtb_Merge23, rtb_Selector13);
                    VDDR_ac_B.VariantMergeForOutportTbMax_com = fmaxf
                        (rtb_Merge23, rtb_Merge1_dln);
                    VDDR_ac_B.VariantMergeForOutportTbMin_com = fminf
                        (rtb_Merge23, rtb_Merge1_dln);

                    /* End of Outputs for SubSystem: '<S3875>/Case_2__Tc_equals_M_Ta_plus_N' */
                }
                else if (((uint32)rtb_Selector2_co) == CeTSXR_e_TatoTb)
                {
                    /* Outputs for IfAction SubSystem: '<S3875>/Case_3__Ta_equals_M_Tb_plus_N' incorporates:
                     *  ActionPort: '<S3920>/Action Port'
                     */
                    /* If: '<S3875>/If1' incorporates:
                     *  Gain: '<S3934>/Gain'
                     *  Gain: '<S3935>/Gain'
                     *  MinMax: '<S3920>/MinMax'
                     *  MinMax: '<S3920>/MinMax1'
                     *  MinMax: '<S3920>/MinMax2'
                     *  MinMax: '<S3920>/MinMax3'
                     *  MinMax: '<S3920>/MinMax4'
                     *  MinMax: '<S3920>/MinMax5'
                     *  Product: '<S3920>/Product1'
                     *  Product: '<S3920>/Product2'
                     *  Sum: '<S3920>/Sum1'
                     *  Sum: '<S3920>/Sum2'
                     *  VariantMerge generated from: '<S3571>/TaMin_comb'
                     */
                    VDDR_ac_B.VariantMergeForOutportTaMin_com = rtb_Selector17;
                    VDDR_ac_B.VariantMergeForOutportTaMax_com = rtb_Selector16;
                    rtb_Merge23 = (rtb_Selector13 - VDDR_ac_B.Merge1_m) /
                        VDDR_ac_B.Merge_d;
                    rtb_Merge24 = (rtb_Selector12 - VDDR_ac_B.Merge1_m) /
                        VDDR_ac_B.Merge_d;
                    rtb_Merge1_dln = fminf(rtb_Merge_jo, fmaxf(rtb_Merge23,
                                            rtb_Merge24));
                    rtb_Merge23 = fminf(rtb_Merge23, rtb_Merge24);
                    rtb_Merge23 = fmaxf(rtb_Merge23, rtb_Merge1_hy);
                    VDDR_ac_B.VariantMergeForOutportTbMax_com = fmaxf
                        (rtb_Merge23, rtb_Merge1_dln);
                    VDDR_ac_B.VariantMergeForOutportTbMin_com = fminf
                        (rtb_Merge23, rtb_Merge1_dln);

                    /* End of Outputs for SubSystem: '<S3875>/Case_3__Ta_equals_M_Tb_plus_N' */
                }
                else if (((uint32)rtb_Selector2_co) == CeTSXR_e_TbtoTa)
                {
                    /* Outputs for IfAction SubSystem: '<S3875>/Case_4__Tb_equals_M_Ta_plus_N' incorporates:
                     *  ActionPort: '<S3921>/Action Port'
                     */
                    /* If: '<S3875>/If1' incorporates:
                     *  Gain: '<S3936>/Gain'
                     *  Gain: '<S3937>/Gain'
                     *  MinMax: '<S3921>/MinMax'
                     *  MinMax: '<S3921>/MinMax1'
                     *  MinMax: '<S3921>/MinMax2'
                     *  MinMax: '<S3921>/MinMax3'
                     *  MinMax: '<S3921>/MinMax4'
                     *  MinMax: '<S3921>/MinMax5'
                     *  Product: '<S3921>/Product1'
                     *  Product: '<S3921>/Product2'
                     *  Sum: '<S3921>/Sum1'
                     *  Sum: '<S3921>/Sum2'
                     *  VariantMerge generated from: '<S3571>/TaMin_comb'
                     */
                    VDDR_ac_B.VariantMergeForOutportTaMin_com = rtb_Selector17;
                    VDDR_ac_B.VariantMergeForOutportTaMax_com = rtb_Selector16;
                    rtb_Merge23 = (rtb_Merge1_hy - VDDR_ac_B.Merge1_m) /
                        VDDR_ac_B.Merge_d;
                    rtb_Merge24 = (rtb_Merge_jo - VDDR_ac_B.Merge1_m) /
                        VDDR_ac_B.Merge_d;
                    rtb_Merge1_dln = fminf(rtb_Selector12, fmaxf(rtb_Merge23,
                                            rtb_Merge24));
                    rtb_Merge23 = fminf(rtb_Merge23, rtb_Merge24);
                    rtb_Merge23 = fmaxf(rtb_Merge23, rtb_Selector13);
                    VDDR_ac_B.VariantMergeForOutportTbMax_com = fmaxf
                        (rtb_Merge23, rtb_Merge1_dln);
                    VDDR_ac_B.VariantMergeForOutportTbMin_com = fminf
                        (rtb_Merge23, rtb_Merge1_dln);

                    /* End of Outputs for SubSystem: '<S3875>/Case_4__Tb_equals_M_Ta_plus_N' */
                }
                else if (((uint32)rtb_Selector2_co) == CeTSXR_e_TatoTc)
                {
                    /* Outputs for IfAction SubSystem: '<S3875>/Case_5__Ta_equals_M_Tc_plus_N' incorporates:
                     *  ActionPort: '<S3922>/Action Port'
                     */
                    /* If: '<S3875>/If1' incorporates:
                     *  Gain: '<S3938>/Gain'
                     *  Gain: '<S3939>/Gain'
                     *  MinMax: '<S3922>/MinMax'
                     *  MinMax: '<S3922>/MinMax1'
                     *  MinMax: '<S3922>/MinMax2'
                     *  MinMax: '<S3922>/MinMax3'
                     *  MinMax: '<S3922>/MinMax4'
                     *  MinMax: '<S3922>/MinMax5'
                     *  Product: '<S3922>/Product1'
                     *  Product: '<S3922>/Product2'
                     *  Sum: '<S3922>/Sum1'
                     *  Sum: '<S3922>/Sum2'
                     *  VariantMerge generated from: '<S3571>/TaMin_comb'
                     */
                    VDDR_ac_B.VariantMergeForOutportTaMin_com = rtb_Merge1_hy;
                    VDDR_ac_B.VariantMergeForOutportTaMax_com = rtb_Merge_jo;
                    rtb_Merge23 = (rtb_Selector13 - VDDR_ac_B.Merge1_m) /
                        VDDR_ac_B.Merge_d;
                    rtb_Merge24 = (rtb_Selector12 - VDDR_ac_B.Merge1_m) /
                        VDDR_ac_B.Merge_d;
                    rtb_Merge1_dln = fminf(rtb_Selector16, fmaxf(rtb_Merge23,
                                            rtb_Merge24));
                    rtb_Merge23 = fminf(rtb_Merge23, rtb_Merge24);
                    rtb_Merge23 = fmaxf(rtb_Merge23, rtb_Selector17);
                    VDDR_ac_B.VariantMergeForOutportTbMax_com = fmaxf
                        (rtb_Merge23, rtb_Merge1_dln);
                    VDDR_ac_B.VariantMergeForOutportTbMin_com = fminf
                        (rtb_Merge23, rtb_Merge1_dln);

                    /* End of Outputs for SubSystem: '<S3875>/Case_5__Ta_equals_M_Tc_plus_N' */
                }
                else
                {
                    if (((uint32)rtb_Selector2_co) == CeTSXR_e_TbtoTc)
                    {
                        /* Outputs for IfAction SubSystem: '<S3875>/Case_6__Tb_equals_M_Tc_plus_N' incorporates:
                         *  ActionPort: '<S3923>/Action Port'
                         */
                        /* If: '<S3875>/If1' incorporates:
                         *  Gain: '<S3940>/Gain'
                         *  Gain: '<S3941>/Gain'
                         *  MinMax: '<S3923>/MinMax'
                         *  MinMax: '<S3923>/MinMax1'
                         *  MinMax: '<S3923>/MinMax2'
                         *  MinMax: '<S3923>/MinMax3'
                         *  MinMax: '<S3923>/MinMax4'
                         *  MinMax: '<S3923>/MinMax5'
                         *  Product: '<S3923>/Product1'
                         *  Product: '<S3923>/Product2'
                         *  Sum: '<S3923>/Sum1'
                         *  Sum: '<S3923>/Sum2'
                         *  VariantMerge generated from: '<S3571>/TaMin_comb'
                         */
                        VDDR_ac_B.VariantMergeForOutportTaMin_com =
                            rtb_Selector13;
                        VDDR_ac_B.VariantMergeForOutportTaMax_com =
                            rtb_Selector12;
                        rtb_Merge23 = (rtb_Merge1_hy - VDDR_ac_B.Merge1_m) /
                            VDDR_ac_B.Merge_d;
                        rtb_Merge24 = (rtb_Merge_jo - VDDR_ac_B.Merge1_m) /
                            VDDR_ac_B.Merge_d;
                        rtb_Merge1_dln = fminf(rtb_Selector16, fmaxf(rtb_Merge23,
                                                rtb_Merge24));
                        rtb_Merge23 = fminf(rtb_Merge23, rtb_Merge24);
                        rtb_Merge23 = fmaxf(rtb_Merge23, rtb_Selector17);
                        VDDR_ac_B.VariantMergeForOutportTbMax_com = fmaxf
                            (rtb_Merge23, rtb_Merge1_dln);
                        VDDR_ac_B.VariantMergeForOutportTbMin_com = fminf
                            (rtb_Merge23, rtb_Merge1_dln);

                        /* End of Outputs for SubSystem: '<S3875>/Case_6__Tb_equals_M_Tc_plus_N' */
                    }
                }

                /* End of Outputs for SubSystem: '<S3872>/Two_motors_combined' */
            }

            /* End of Outputs for SubSystem: '<S3871>/2Motors_Combined' */
            /* End of Outputs for SubSystem: '<S3603>/HSCL_3MotTlimtComb_Var' */

            /* VariantMerge generated from: '<S3571>/M' incorporates:
             *  Gain: '<S3605>/Gain'
             */
            VeVDDC_r_M_3MotLdr = VDDR_ac_B.Merge_d;

            /* VariantMerge generated from: '<S3571>/N' incorporates:
             *  Gain: '<S3606>/Gain'
             */
            VeVDDC_r_N_3MotLdr = VDDR_ac_B.Merge1_m;

            /* Gain: '<S3607>/Gain' */
            VDDR_ac_B.VariantMergeForOutportMUX_of_Tm[5] =
                rtb_VM_Conditional_Signal_MUX_o[2];

            /* Gain: '<S3608>/Gain' */
            VDDR_ac_B.VariantMergeForOutportMUX_of__j[3] =
                rtb_VM_Conditional_Signal_MU_eu[0];

            /* Gain: '<S3609>/Gain' */
            VDDR_ac_B.VariantMergeForOutportMUX_of__j[4] =
                rtb_VM_Conditional_Signal_MU_eu[1];

            /* Gain: '<S3610>/Gain' */
            VDDR_ac_B.VariantMergeForOutportMUX_of__j[5] =
                rtb_VM_Conditional_Signal_MU_eu[2];

            /* Gain: '<S3611>/Gain' */
            VDDR_ac_B.VariantMergeForOutportMUX_of__i[3] =
                rtb_VM_Conditional_Signal_MUX_m[0];

            /* Gain: '<S3612>/Gain' */
            VDDR_ac_B.VariantMergeForOutportMUX_of__i[4] =
                rtb_VM_Conditional_Signal_MUX_m[1];

            /* Gain: '<S3613>/Gain' */
            VDDR_ac_B.VariantMergeForOutportMUX_of__i[5] =
                rtb_VM_Conditional_Signal_MUX_m[2];

            /* Gain: '<S3614>/Gain' */
            VDDR_ac_B.VariantMergeForOutportMUX_of__n[3] =
                rtb_VM_Conditional_Signal_MUX_k[0];

            /* Gain: '<S3615>/Gain' */
            VDDR_ac_B.VariantMergeForOutportMUX_of__n[4] =
                rtb_VM_Conditional_Signal_MUX_k[1];

            /* Gain: '<S3616>/Gain' */
            VDDR_ac_B.VariantMergeForOutportMUX_of__n[5] =
                rtb_VM_Conditional_Signal_MUX_k[2];

            /* Gain: '<S3617>/Gain' */
            VDDR_ac_B.VariantMergeForOutportMUX_of_Tm[2] =
                rtb_VM_Conditional_Signal_TiCL_;

            /* Gain: '<S3618>/Gain' */
            VDDR_ac_B.VariantMergeForOutportMUX_of__g[3] =
                rtb_VM_Conditional_Signal_MUX_e[0];

            /* Gain: '<S3619>/Gain' */
            VDDR_ac_B.VariantMergeForOutportMUX_of__g[4] =
                rtb_VM_Conditional_Signal_MUX_e[1];

            /* Gain: '<S3620>/Gain' */
            VDDR_ac_B.VariantMergeForOutportMUX_of__g[5] =
                rtb_VM_Conditional_Signal_MUX_e[2];

            /* Gain: '<S3621>/Gain' */
            VDDR_ac_B.VariantMergeForOutportMUX_of__p[3] =
                rtb_VM_Conditional_Signal_MUX_j[0];

            /* Gain: '<S3622>/Gain' */
            VDDR_ac_B.VariantMergeForOutportMUX_of__p[4] =
                rtb_VM_Conditional_Signal_MUX_j[1];

            /* Gain: '<S3623>/Gain' */
            VDDR_ac_B.VariantMergeForOutportMUX_of__p[5] =
                rtb_VM_Conditional_Signal_MUX_j[2];

            /* VariantMerge generated from: '<S3571>/PBattMinOut' incorporates:
             *  Gain: '<S3624>/Gain'
             */
            VeVDDC_P_PBatMin_3MotLdr = rtb_VM_Conditional_Signal_PBatM;

            /* VariantMerge generated from: '<S3571>/PBattMaxOut' incorporates:
             *  Gain: '<S3625>/Gain'
             */
            VeVDDC_P_PBatMax_3MotLdr = rtb_VM_Conditional_Signal_PbatM;

            /* Gain: '<S3626>/Gain' */
            VDDR_ac_B.VariantMergeForOutportMUX_of__p[2] =
                rtb_TmpSignalConversionAtVeH_b2;

            /* Gain: '<S3627>/Gain' */
            VDDR_ac_B.VariantMergeForOutportMUX_of__g[2] =
                rtb_TmpSignalConversionAtVeHS_l;

            /* Gain: '<S3628>/Gain' */
            VDDR_ac_B.VariantMergeForOutportMUX_of__n[2] =
                rtb_TmpSignalConversionAtVeHS_a;

            /* Gain: '<S3629>/Gain' */
            VDDR_ac_B.VariantMergeForOutportMUX_of__i[2] = rtb_Merge21;

            /* Gain: '<S3630>/Gain' */
            VDDR_ac_B.VariantMergeForOutportMUX_of__j[2] = rtb_Merge22;

            /* Gain: '<S3631>/Gain' */
            VDDR_ac_B.VariantMergeForOutportMUX_of_Tm[3] =
                rtb_VM_Conditional_Signal_MUX_o[0];

            /* Gain: '<S3632>/Gain' */
            VDDR_ac_B.VariantMergeForOutportMUX_of_Tm[4] =
                rtb_VM_Conditional_Signal_MUX_o[1];

            /* VariantMerge generated from: '<S3571>/TGen4BattMax' incorporates:
             *  Constant: '<S3584>/Constant Value4'
             *  SignalConversion generated from: '<S3584>/TGenMin'
             */
            VeVDDC_M_TGen4BatMax_3MotLdr = 0.0F;

            /* VariantMerge generated from: '<S3571>/TGen4BattMin' incorporates:
             *  Constant: '<S3584>/Constant Value3'
             *  SignalConversion generated from: '<S3584>/TGenMax'
             */
            VeVDDC_M_TGen4BatMin_3MotLdr = 0.0F;

            /* VariantMerge generated from: '<S3571>/PBattGen4Min' incorporates:
             *  Constant: '<S3584>/Constant Value2'
             *  SignalConversion generated from: '<S3584>/PBattGen4Min'
             */
            VeVDDC_P_PBatGen4Min_3MotLdr = 0.0F;

            /* VariantMerge generated from: '<S3571>/PBattGen4Max' incorporates:
             *  Constant: '<S3584>/Constant Value5'
             *  SignalConversion generated from: '<S3584>/PBattGen4Max'
             */
            VeVDDC_P_PBatGen4Max_3MotLdr = 0.0F;

            /* End of Outputs for SubSystem: '<S3573>/HSCL_3Motor_loader' */
        }
        else
        {
            if (rtb_Merge_hts &&
                    Rte_Prm_HeTSXR_b_OITRTacToRadModActiv_HeTSXR_b_OITRTacToRadModActiv
                    ())
            {
                /* Outputs for IfAction SubSystem: '<S3573>/HSCL_PBatt_Modification' incorporates:
                 *  ActionPort: '<S3585>/Action Port'
                 */
                /* If: '<S4898>/If' incorporates:
                 *  Constant: '<S4905>/Constant'
                 *  Constant: '<S4906>/Constant'
                 *  Constant: '<S4907>/Constant'
                 *  Constant: '<S4908>/Constant'
                 *  Constant: '<S4909>/Constant'
                 *  RelationalOperator: '<S4898>/Comparison1'
                 *  RelationalOperator: '<S4898>/Comparison2'
                 *  RelationalOperator: '<S4898>/Comparison3'
                 *  RelationalOperator: '<S4898>/Comparison4'
                 *  RelationalOperator: '<S4898>/Comparison5'
                 *  VariantMerge generated from: '<S18>/VeTSXR_e_OITRTacToConstrnCombEqn'
                 */
                if (((uint32)rtb_VM_Conditional_Signal_VeTSX) == CeTSXR_e_Second)
                {
                    /* Outputs for IfAction SubSystem: '<S4898>/Tm2' incorporates:
                     *  ActionPort: '<S4910>/Action Port'
                     */
                    VDDR_ac_Index1(&rtb_Merge_ex);

                    /* End of Outputs for SubSystem: '<S4898>/Tm2' */
                }
                else if (((uint32)rtb_VM_Conditional_Signal_VeTSX) ==
                         CeTSXR_e_Third)
                {
                    /* Outputs for IfAction SubSystem: '<S4898>/Tm3' incorporates:
                     *  ActionPort: '<S4911>/Action Port'
                     */
                    VDDR_ac_Index2(&rtb_Merge_ex);

                    /* End of Outputs for SubSystem: '<S4898>/Tm3' */
                }
                else if (((uint32)rtb_VM_Conditional_Signal_VeTSX) ==
                         CeTSXR_e_Fourth)
                {
                    /* Outputs for IfAction SubSystem: '<S4898>/Tm4' incorporates:
                     *  ActionPort: '<S4912>/Action Port'
                     */
                    VDDR_ac_Index3(&rtb_Merge_ex);

                    /* End of Outputs for SubSystem: '<S4898>/Tm4' */
                }
                else if (((uint32)rtb_VM_Conditional_Signal_VeTSX) ==
                         CeTSXR_e_Fifth)
                {
                    /* Outputs for IfAction SubSystem: '<S4898>/Tm5' incorporates:
                     *  ActionPort: '<S4913>/Action Port'
                     */
                    VDDR_ac_Index4(&rtb_Merge_ex);

                    /* End of Outputs for SubSystem: '<S4898>/Tm5' */
                }
                else if (((uint32)rtb_VM_Conditional_Signal_VeTSX) ==
                         CeTSXR_e_Sixth)
                {
                    /* Outputs for IfAction SubSystem: '<S4898>/Tm6' incorporates:
                     *  ActionPort: '<S4914>/Action Port'
                     */
                    VDDR_ac_Index5(&rtb_Merge_ex);

                    /* End of Outputs for SubSystem: '<S4898>/Tm6' */
                }
                else
                {
                    /* Outputs for IfAction SubSystem: '<S4898>/ELSE' incorporates:
                     *  ActionPort: '<S4904>/Action Port'
                     */
                    /* Merge: '<S4898>/Merge' incorporates:
                     *  Constant: '<S4904>/Constant Value'
                     *  SignalConversion generated from: '<S4904>/Index'
                     */
                    rtb_Merge_ex = 99U;

                    /* End of Outputs for SubSystem: '<S4898>/ELSE' */
                }

                /* End of If: '<S4898>/If' */

                /* SwitchCase: '<S4787>/Switch_Case' incorporates:
                 *  Selector: '<S4780>/Ta2Tmx'
                 *  Selector: '<S4780>/Tb2Tmx'
                 *  Selector: '<S4780>/Tc2Tmx'
                 *  Selector: '<S4780>/Tmx'
                 *  Selector: '<S4781>/Ta2Tmx'
                 *  Selector: '<S4781>/Tb2Tmx'
                 *  Selector: '<S4781>/Tc2Tmx'
                 *  Selector: '<S4781>/Tmx'
                 *  Selector: '<S4782>/Ta2Tmx'
                 *  Selector: '<S4782>/Tb2Tmx'
                 *  Selector: '<S4782>/Tc2Tmx'
                 *  Selector: '<S4782>/Tmx'
                 *  Selector: '<S4783>/Ta2Tmx'
                 *  Selector: '<S4783>/Tb2Tmx'
                 *  Selector: '<S4783>/Tc2Tmx'
                 *  Selector: '<S4783>/Tmx'
                 *  Selector: '<S4784>/Ta2Tmx'
                 *  Selector: '<S4784>/Tb2Tmx'
                 *  Selector: '<S4784>/Tc2Tmx'
                 *  Selector: '<S4784>/Tmx'
                 *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
                 */
                switch (rtb_Merge_ex)
                {
                  case 1:
                    /* Outputs for IfAction SubSystem: '<S4787>/Tm2IsTi' incorporates:
                     *  ActionPort: '<S4899>/Action Port'
                     */
                    VDDR_ac_Tm2IsTi(rtb_VM_Conditional_Signal_VaTSX[1],
                                    rtb_VM_Conditional_Signal_VaTSX[7],
                                    rtb_VM_Conditional_Signal_VaTSX[13],
                                    rtb_TmpSignalConversionAtVeHSCR,
                                    rtb_TmpSignalConversionAtVeHS_h,
                                    rtb_TmpSignalConversionAtVeHS_m,
                                    rtb_TmpSignalConversionAtVeHS_f,
                                    rtb_TmpSignalConversionAtVeHS_b,
                                    rtb_TmpSignalConversionAtVeHS_i,
                                    rtb_VM_Conditional_Signal_VeHSC,
                                    rtb_VM_Conditional_Signal_VeH_b,
                                    rtb_VM_Conditional_Signal_VeH_g,
                                    rtb_VM_Conditional_Signal_MUX_j[0],
                                    rtb_VM_Conditional_Signal_MUX_j[1],
                                    rtb_VM_Conditional_Signal_Colum[1],
                                    rtb_TmpSignalConversionAtVeOITR,
                                    rtb_TmpSignalConversionAtVeOI_p,
                                    rtb_TmpSignalConversionAtVeOI_i,
                                    rtb_TmpSignalConversionAtVeOI_m,
                                    rtb_VM_Conditional_Signal_VeMTQ,
                                    rtb_VM_Conditional_Signal_VeM_l,
                                    &VDDR_ac_B.Merge_o, &VDDR_ac_B.Merge1_f,
                                    &VDDR_ac_B.Merge2_e, &VDDR_ac_B.Merge3_b,
                                    &VDDR_ac_B.Merge4_m, &VDDR_ac_B.Merge5_g,
                                    &VDDR_ac_B.Merge6_g, &VDDR_ac_B.Merge7_k,
                                    &VDDR_ac_B.Merge8, &VDDR_ac_B.Merge9_c);

                    /* End of Outputs for SubSystem: '<S4787>/Tm2IsTi' */
                    break;

                  case 2:
                    /* Outputs for IfAction SubSystem: '<S4787>/Tm3IsTi' incorporates:
                     *  ActionPort: '<S4900>/Action Port'
                     */
                    VDDR_ac_Tm2IsTi(rtb_VM_Conditional_Signal_VaTSX[2],
                                    rtb_VM_Conditional_Signal_VaTSX[8],
                                    rtb_VM_Conditional_Signal_VaTSX[14],
                                    rtb_TmpSignalConversionAtVeHSCR,
                                    rtb_TmpSignalConversionAtVeHS_h,
                                    rtb_TmpSignalConversionAtVeHS_m,
                                    rtb_TmpSignalConversionAtVeHS_f,
                                    rtb_TmpSignalConversionAtVeHS_b,
                                    rtb_TmpSignalConversionAtVeHS_i,
                                    rtb_VM_Conditional_Signal_VeHSC,
                                    rtb_VM_Conditional_Signal_VeH_b,
                                    rtb_VM_Conditional_Signal_VeH_g,
                                    rtb_VM_Conditional_Signal_MUX_e[0],
                                    rtb_VM_Conditional_Signal_MUX_e[1],
                                    rtb_VM_Conditional_Signal_Colum[2],
                                    rtb_TmpSignalConversionAtVeOITR,
                                    rtb_TmpSignalConversionAtVeOI_p,
                                    rtb_TmpSignalConversionAtVeOI_i,
                                    rtb_TmpSignalConversionAtVeOI_m,
                                    rtb_VM_Conditional_Signal_VeMTQ,
                                    rtb_VM_Conditional_Signal_VeM_l,
                                    &VDDR_ac_B.Merge_o, &VDDR_ac_B.Merge1_f,
                                    &VDDR_ac_B.Merge2_e, &VDDR_ac_B.Merge3_b,
                                    &VDDR_ac_B.Merge4_m, &VDDR_ac_B.Merge5_g,
                                    &VDDR_ac_B.Merge6_g, &VDDR_ac_B.Merge7_k,
                                    &VDDR_ac_B.Merge8, &VDDR_ac_B.Merge9_c);

                    /* End of Outputs for SubSystem: '<S4787>/Tm3IsTi' */
                    break;

                  case 3:
                    /* Outputs for IfAction SubSystem: '<S4787>/Tm4IsTi' incorporates:
                     *  ActionPort: '<S4901>/Action Port'
                     */
                    VDDR_ac_Tm2IsTi(rtb_VM_Conditional_Signal_VaTSX[3],
                                    rtb_VM_Conditional_Signal_VaTSX[9],
                                    rtb_VM_Conditional_Signal_VaTSX[15],
                                    rtb_TmpSignalConversionAtVeHSCR,
                                    rtb_TmpSignalConversionAtVeHS_h,
                                    rtb_TmpSignalConversionAtVeHS_m,
                                    rtb_TmpSignalConversionAtVeHS_f,
                                    rtb_TmpSignalConversionAtVeHS_b,
                                    rtb_TmpSignalConversionAtVeHS_i,
                                    rtb_VM_Conditional_Signal_VeHSC,
                                    rtb_VM_Conditional_Signal_VeH_b,
                                    rtb_VM_Conditional_Signal_VeH_g,
                                    rtb_VM_Conditional_Signal_MUX_k[0],
                                    rtb_VM_Conditional_Signal_MUX_k[1],
                                    rtb_VM_Conditional_Signal_Colum[3],
                                    rtb_TmpSignalConversionAtVeOITR,
                                    rtb_TmpSignalConversionAtVeOI_p,
                                    rtb_TmpSignalConversionAtVeOI_i,
                                    rtb_TmpSignalConversionAtVeOI_m,
                                    rtb_VM_Conditional_Signal_VeMTQ,
                                    rtb_VM_Conditional_Signal_VeM_l,
                                    &VDDR_ac_B.Merge_o, &VDDR_ac_B.Merge1_f,
                                    &VDDR_ac_B.Merge2_e, &VDDR_ac_B.Merge3_b,
                                    &VDDR_ac_B.Merge4_m, &VDDR_ac_B.Merge5_g,
                                    &VDDR_ac_B.Merge6_g, &VDDR_ac_B.Merge7_k,
                                    &VDDR_ac_B.Merge8, &VDDR_ac_B.Merge9_c);

                    /* End of Outputs for SubSystem: '<S4787>/Tm4IsTi' */
                    break;

                  case 4:
                    /* Outputs for IfAction SubSystem: '<S4787>/Tm5IsTi' incorporates:
                     *  ActionPort: '<S4902>/Action Port'
                     */
                    VDDR_ac_Tm2IsTi(rtb_VM_Conditional_Signal_VaTSX[4],
                                    rtb_VM_Conditional_Signal_VaTSX[10],
                                    rtb_VM_Conditional_Signal_VaTSX[16],
                                    rtb_TmpSignalConversionAtVeHSCR,
                                    rtb_TmpSignalConversionAtVeHS_h,
                                    rtb_TmpSignalConversionAtVeHS_m,
                                    rtb_TmpSignalConversionAtVeHS_f,
                                    rtb_TmpSignalConversionAtVeHS_b,
                                    rtb_TmpSignalConversionAtVeHS_i,
                                    rtb_VM_Conditional_Signal_VeHSC,
                                    rtb_VM_Conditional_Signal_VeH_b,
                                    rtb_VM_Conditional_Signal_VeH_g,
                                    rtb_VM_Conditional_Signal_MUX_m[0],
                                    rtb_VM_Conditional_Signal_MUX_m[1],
                                    rtb_VM_Conditional_Signal_Colum[4],
                                    rtb_TmpSignalConversionAtVeOITR,
                                    rtb_TmpSignalConversionAtVeOI_p,
                                    rtb_TmpSignalConversionAtVeOI_i,
                                    rtb_TmpSignalConversionAtVeOI_m,
                                    rtb_VM_Conditional_Signal_VeMTQ,
                                    rtb_VM_Conditional_Signal_VeM_l,
                                    &VDDR_ac_B.Merge_o, &VDDR_ac_B.Merge1_f,
                                    &VDDR_ac_B.Merge2_e, &VDDR_ac_B.Merge3_b,
                                    &VDDR_ac_B.Merge4_m, &VDDR_ac_B.Merge5_g,
                                    &VDDR_ac_B.Merge6_g, &VDDR_ac_B.Merge7_k,
                                    &VDDR_ac_B.Merge8, &VDDR_ac_B.Merge9_c);

                    /* End of Outputs for SubSystem: '<S4787>/Tm5IsTi' */
                    break;

                  case 5:
                    /* Outputs for IfAction SubSystem: '<S4787>/Tm6IsTi' incorporates:
                     *  ActionPort: '<S4903>/Action Port'
                     */
                    VDDR_ac_Tm2IsTi(rtb_VM_Conditional_Signal_VaTSX[5],
                                    rtb_VM_Conditional_Signal_VaTSX[11],
                                    rtb_VM_Conditional_Signal_VaTSX[17],
                                    rtb_TmpSignalConversionAtVeHSCR,
                                    rtb_TmpSignalConversionAtVeHS_h,
                                    rtb_TmpSignalConversionAtVeHS_m,
                                    rtb_TmpSignalConversionAtVeHS_f,
                                    rtb_TmpSignalConversionAtVeHS_b,
                                    rtb_TmpSignalConversionAtVeHS_i,
                                    rtb_VM_Conditional_Signal_VeHSC,
                                    rtb_VM_Conditional_Signal_VeH_b,
                                    rtb_VM_Conditional_Signal_VeH_g,
                                    rtb_VM_Conditional_Signal_MU_eu[0],
                                    rtb_VM_Conditional_Signal_MU_eu[1],
                                    rtb_VM_Conditional_Signal_Colum[5],
                                    rtb_TmpSignalConversionAtVeOITR,
                                    rtb_TmpSignalConversionAtVeOI_p,
                                    rtb_TmpSignalConversionAtVeOI_i,
                                    rtb_TmpSignalConversionAtVeOI_m,
                                    rtb_VM_Conditional_Signal_VeMTQ,
                                    rtb_VM_Conditional_Signal_VeM_l,
                                    &VDDR_ac_B.Merge_o, &VDDR_ac_B.Merge1_f,
                                    &VDDR_ac_B.Merge2_e, &VDDR_ac_B.Merge3_b,
                                    &VDDR_ac_B.Merge4_m, &VDDR_ac_B.Merge5_g,
                                    &VDDR_ac_B.Merge6_g, &VDDR_ac_B.Merge7_k,
                                    &VDDR_ac_B.Merge8, &VDDR_ac_B.Merge9_c);

                    /* End of Outputs for SubSystem: '<S4787>/Tm6IsTi' */
                    break;

                  default:
                    /* no actions */
                    break;
                }

                /* End of SwitchCase: '<S4787>/Switch_Case' */

                /* VariantMerge generated from: '<S3571>/VeHSCL_y_CombinationMode' incorporates:
                 *  DataTypeConversion: '<S4778>/DataTypeConversion'
                 *  Merge: '<S4787>/Merge9'
                 */
                VDDR_ac_B.VariantMergeForOutportVeHSCL_y_ = VDDR_ac_B.Merge9_c;

                /* RelationalOperator: '<S4785>/Comparison4' incorporates:
                 *  Merge: '<S4787>/Merge9'
                 *  RelationalOperator: '<S4785>/Comparison1'
                 *  RelationalOperator: '<S4785>/Comparison2'
                 */
                rtb_Selector2_co = VDDR_ac_B.Merge9_c;

                /* If: '<S4785>/If' incorporates:
                 *  Constant: '<S4795>/Constant'
                 *  Constant: '<S4796>/Constant'
                 *  Constant: '<S4797>/Constant'
                 *  RelationalOperator: '<S4785>/Comparison1'
                 *  RelationalOperator: '<S4785>/Comparison2'
                 *  RelationalOperator: '<S4785>/Comparison4'
                 */
                if (((uint32)rtb_Selector2_co) == CeTSXR_e_RadiusMod_MtrA)
                {
                    /* Outputs for IfAction SubSystem: '<S4785>/A _is_Gen' incorporates:
                     *  ActionPort: '<S4791>/Action Port'
                     */
                    /* VariantMerge generated from: '<S3571>/Tm1_misc_comb' incorporates:
                     *  Constant: '<S3585>/Constant Value14'
                     *  Inport: '<S4791>/Tm1_misc'
                     *  Selector: '<S4779>/Tmx'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm1_misc_ =
                        rtb_VM_Conditional_Signal_Colum[0];

                    /* VariantMerge generated from: '<S3571>/Tm2_misc_comb' incorporates:
                     *  Inport: '<S4791>/Tm2_misc'
                     *  Selector: '<S4780>/Tmx'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm2_misc_ =
                        rtb_VM_Conditional_Signal_Colum[1];

                    /* VariantMerge generated from: '<S3571>/Tm3_misc_comb' incorporates:
                     *  Inport: '<S4791>/Tm3_misc'
                     *  Selector: '<S4781>/Tmx'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm3_misc_ =
                        rtb_VM_Conditional_Signal_Colum[2];

                    /* VariantMerge generated from: '<S3571>/Tm4_misc_comb' incorporates:
                     *  Inport: '<S4791>/Tm4_misc'
                     *  Selector: '<S4782>/Tmx'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm4_misc_ =
                        rtb_VM_Conditional_Signal_Colum[3];

                    /* VariantMerge generated from: '<S3571>/Tm5_misc_comb' incorporates:
                     *  Inport: '<S4791>/Tm5_misc'
                     *  Selector: '<S4783>/Tmx'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm5_misc_ =
                        rtb_VM_Conditional_Signal_Colum[4];

                    /* VariantMerge generated from: '<S3571>/Tm6_misc_comb' incorporates:
                     *  Inport: '<S4791>/Tm6_misc'
                     *  Selector: '<S4784>/Tmx'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm6_misc_ =
                        rtb_VM_Conditional_Signal_Colum[5];

                    /* VariantMerge generated from: '<S3571>/A1_out' incorporates:
                     *  Gain: '<S4829>/Gain'
                     */
                    VDDR_ac_B.VariantMergeForOutportA1_out =
                        rtb_VM_Conditional_Signal_VeHSC;

                    /* VariantMerge generated from: '<S3571>/A2_out' incorporates:
                     *  Gain: '<S4830>/Gain'
                     */
                    VDDR_ac_B.VariantMergeForOutportA2_out =
                        rtb_VM_Conditional_Signal_VeH_b;

                    /* VariantMerge generated from: '<S3571>/Cb_out' incorporates:
                     *  Gain: '<S4825>/Gain'
                     */
                    VDDR_ac_B.VariantMergeForOutportCb_out =
                        rtb_TmpSignalConversionAtVeHS_i;

                    /* VariantMerge generated from: '<S3571>/Ca_out' incorporates:
                     *  Gain: '<S4826>/Gain'
                     */
                    VDDR_ac_B.VariantMergeForOutportCa_out =
                        rtb_VM_Conditional_Signal_VeH_g;

                    /* VariantMerge generated from: '<S3571>/C_out' incorporates:
                     *  Sum: '<S4791>/Sum'
                     */
                    VeVDDC_r_C_3MotLdr = rtb_TmpSignalConversionAtVeHS_i +
                        rtb_VM_Conditional_Signal_VeH_g;

                    /* VariantMerge generated from: '<S3571>/B1_out' incorporates:
                     *  Gain: '<S4827>/Gain'
                     */
                    VDDR_ac_B.VariantMergeForOutportB1_out =
                        rtb_TmpSignalConversionAtVeHS_f;

                    /* VariantMerge generated from: '<S3571>/B2_out' incorporates:
                     *  Gain: '<S4828>/Gain'
                     */
                    VDDR_ac_B.VariantMergeForOutportB2_out =
                        rtb_TmpSignalConversionAtVeHS_b;

                    /* VariantMerge generated from: '<S3571>/TaMin_comb' incorporates:
                     *  Inport: '<S4791>/TcMin'
                     */
                    VDDR_ac_B.VariantMergeForOutportTaMin_com =
                        rtb_VM_Conditional_Signal_VeMTQ;

                    /* VariantMerge generated from: '<S3571>/TaMax_comb' incorporates:
                     *  Inport: '<S4791>/TcMax'
                     */
                    VDDR_ac_B.VariantMergeForOutportTaMax_com =
                        rtb_VM_Conditional_Signal_VeM_l;

                    /* VariantMerge generated from: '<S3571>/TbMin_comb' incorporates:
                     *  Inport: '<S4791>/TbMin'
                     */
                    VDDR_ac_B.VariantMergeForOutportTbMin_com =
                        rtb_TmpSignalConversionAtVeOI_i;

                    /* VariantMerge generated from: '<S3571>/TbMax_comb' incorporates:
                     *  Inport: '<S4791>/TbMax'
                     */
                    VDDR_ac_B.VariantMergeForOutportTbMax_com =
                        rtb_TmpSignalConversionAtVeOI_m;

                    /* Gain: '<S4831>/Gain' incorporates:
                     *  Selector: '<S4779>/Tc2Tmx'
                     *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportMUX_of_Tm[1] =
                        rtb_VM_Conditional_Signal_VaTSX[12];

                    /* Gain: '<S4836>/Gain' incorporates:
                     *  Selector: '<S4779>/Tb2Tmx'
                     *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportMUX_of_Tm[0] =
                        rtb_VM_Conditional_Signal_VaTSX[6];

                    /* Gain: '<S4837>/Gain' incorporates:
                     *  Selector: '<S4780>/Tc2Tmx'
                     *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportMUX_of__p[1] =
                        rtb_VM_Conditional_Signal_VaTSX[13];

                    /* Gain: '<S4838>/Gain' incorporates:
                     *  Selector: '<S4780>/Tb2Tmx'
                     *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportMUX_of__p[0] =
                        rtb_VM_Conditional_Signal_VaTSX[7];

                    /* Gain: '<S4824>/Gain' incorporates:
                     *  Selector: '<S4781>/Tb2Tmx'
                     *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportMUX_of__g[0] =
                        rtb_VM_Conditional_Signal_VaTSX[8];

                    /* Gain: '<S4833>/Gain' incorporates:
                     *  Selector: '<S4781>/Tc2Tmx'
                     *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportMUX_of__g[1] =
                        rtb_VM_Conditional_Signal_VaTSX[14];

                    /* Gain: '<S4822>/Gain' incorporates:
                     *  Selector: '<S4782>/Tb2Tmx'
                     *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportMUX_of__n[0] =
                        rtb_VM_Conditional_Signal_VaTSX[9];

                    /* Gain: '<S4823>/Gain' incorporates:
                     *  Selector: '<S4782>/Tc2Tmx'
                     *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportMUX_of__n[1] =
                        rtb_VM_Conditional_Signal_VaTSX[15];

                    /* Gain: '<S4832>/Gain' incorporates:
                     *  Selector: '<S4783>/Tb2Tmx'
                     *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportMUX_of__i[0] =
                        rtb_VM_Conditional_Signal_VaTSX[10];

                    /* Gain: '<S4835>/Gain' incorporates:
                     *  Selector: '<S4783>/Tc2Tmx'
                     *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportMUX_of__i[1] =
                        rtb_VM_Conditional_Signal_VaTSX[16];

                    /* Gain: '<S4834>/Gain' incorporates:
                     *  Selector: '<S4784>/Tb2Tmx'
                     *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportMUX_of__j[0] =
                        rtb_VM_Conditional_Signal_VaTSX[11];

                    /* Gain: '<S4839>/Gain' incorporates:
                     *  Selector: '<S4784>/Tc2Tmx'
                     *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportMUX_of__j[1] =
                        rtb_VM_Conditional_Signal_VaTSX[17];

                    /* End of Outputs for SubSystem: '<S4785>/A _is_Gen' */
                }
                else if (((uint32)rtb_Selector2_co) == CeTSXR_e_RadiusMod_MtrB)
                {
                    /* Outputs for IfAction SubSystem: '<S4785>/B _is_Gen' incorporates:
                     *  ActionPort: '<S4792>/Action Port'
                     */
                    /* VariantMerge generated from: '<S3571>/Tm1_misc_comb' incorporates:
                     *  Constant: '<S3585>/Constant Value14'
                     *  Inport: '<S4792>/Tm1_misc'
                     *  Selector: '<S4779>/Tmx'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm1_misc_ =
                        rtb_VM_Conditional_Signal_Colum[0];

                    /* VariantMerge generated from: '<S3571>/Tm2_misc_comb' incorporates:
                     *  Inport: '<S4792>/Tm2_misc'
                     *  Selector: '<S4780>/Tmx'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm2_misc_ =
                        rtb_VM_Conditional_Signal_Colum[1];

                    /* VariantMerge generated from: '<S3571>/Tm3_misc_comb' incorporates:
                     *  Inport: '<S4792>/Tm3_misc'
                     *  Selector: '<S4781>/Tmx'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm3_misc_ =
                        rtb_VM_Conditional_Signal_Colum[2];

                    /* VariantMerge generated from: '<S3571>/Tm4_misc_comb' incorporates:
                     *  Inport: '<S4792>/Tm4_misc'
                     *  Selector: '<S4782>/Tmx'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm4_misc_ =
                        rtb_VM_Conditional_Signal_Colum[3];

                    /* VariantMerge generated from: '<S3571>/Tm5_misc_comb' incorporates:
                     *  Inport: '<S4792>/Tm5_misc'
                     *  Selector: '<S4783>/Tmx'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm5_misc_ =
                        rtb_VM_Conditional_Signal_Colum[4];

                    /* VariantMerge generated from: '<S3571>/Tm6_misc_comb' incorporates:
                     *  Inport: '<S4792>/Tm6_misc'
                     *  Selector: '<S4784>/Tmx'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm6_misc_ =
                        rtb_VM_Conditional_Signal_Colum[5];

                    /* VariantMerge generated from: '<S3571>/A1_out' incorporates:
                     *  Gain: '<S4849>/Gain'
                     */
                    VDDR_ac_B.VariantMergeForOutportA1_out =
                        rtb_TmpSignalConversionAtVeHSCR;

                    /* VariantMerge generated from: '<S3571>/A2_out' incorporates:
                     *  Gain: '<S4848>/Gain'
                     */
                    VDDR_ac_B.VariantMergeForOutportA2_out =
                        rtb_TmpSignalConversionAtVeHS_h;

                    /* VariantMerge generated from: '<S3571>/Ca_out' incorporates:
                     *  Gain: '<S4844>/Gain'
                     */
                    VDDR_ac_B.VariantMergeForOutportCa_out =
                        rtb_TmpSignalConversionAtVeHS_m;

                    /* VariantMerge generated from: '<S3571>/Cb_out' incorporates:
                     *  Gain: '<S4845>/Gain'
                     */
                    VDDR_ac_B.VariantMergeForOutportCb_out =
                        rtb_VM_Conditional_Signal_VeH_g;

                    /* VariantMerge generated from: '<S3571>/C_out' incorporates:
                     *  Sum: '<S4792>/Sum'
                     */
                    VeVDDC_r_C_3MotLdr = rtb_TmpSignalConversionAtVeHS_m +
                        rtb_VM_Conditional_Signal_VeH_g;

                    /* VariantMerge generated from: '<S3571>/B1_out' incorporates:
                     *  Gain: '<S4846>/Gain'
                     */
                    VDDR_ac_B.VariantMergeForOutportB1_out =
                        rtb_VM_Conditional_Signal_VeHSC;

                    /* VariantMerge generated from: '<S3571>/B2_out' incorporates:
                     *  Gain: '<S4847>/Gain'
                     */
                    VDDR_ac_B.VariantMergeForOutportB2_out =
                        rtb_VM_Conditional_Signal_VeH_b;

                    /* VariantMerge generated from: '<S3571>/TaMin_comb' incorporates:
                     *  Inport: '<S4792>/TaMin'
                     */
                    VDDR_ac_B.VariantMergeForOutportTaMin_com =
                        rtb_TmpSignalConversionAtVeOITR;

                    /* VariantMerge generated from: '<S3571>/TaMax_comb' incorporates:
                     *  Inport: '<S4792>/TaMax'
                     */
                    VDDR_ac_B.VariantMergeForOutportTaMax_com =
                        rtb_TmpSignalConversionAtVeOI_p;

                    /* VariantMerge generated from: '<S3571>/TbMin_comb' incorporates:
                     *  Inport: '<S4792>/TcMin'
                     */
                    VDDR_ac_B.VariantMergeForOutportTbMin_com =
                        rtb_VM_Conditional_Signal_VeMTQ;

                    /* VariantMerge generated from: '<S3571>/TbMax_comb' incorporates:
                     *  Inport: '<S4792>/TcMax'
                     */
                    VDDR_ac_B.VariantMergeForOutportTbMax_com =
                        rtb_VM_Conditional_Signal_VeM_l;

                    /* Gain: '<S4840>/Gain' incorporates:
                     *  Selector: '<S4779>/Ta2Tmx'
                     *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportMUX_of_Tm[0] =
                        rtb_VM_Conditional_Signal_VaTSX[0];

                    /* Gain: '<S4841>/Gain' incorporates:
                     *  Selector: '<S4779>/Tc2Tmx'
                     *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportMUX_of_Tm[1] =
                        rtb_VM_Conditional_Signal_VaTSX[12];

                    /* Gain: '<S4850>/Gain' incorporates:
                     *  Selector: '<S4780>/Ta2Tmx'
                     *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportMUX_of__p[0] =
                        rtb_VM_Conditional_Signal_VaTSX[1];

                    /* Gain: '<S4851>/Gain' incorporates:
                     *  Selector: '<S4780>/Tc2Tmx'
                     *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportMUX_of__p[1] =
                        rtb_VM_Conditional_Signal_VaTSX[13];

                    /* Gain: '<S4852>/Gain' incorporates:
                     *  Selector: '<S4781>/Ta2Tmx'
                     *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportMUX_of__g[0] =
                        rtb_VM_Conditional_Signal_VaTSX[2];

                    /* Gain: '<S4853>/Gain' incorporates:
                     *  Selector: '<S4781>/Tc2Tmx'
                     *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportMUX_of__g[1] =
                        rtb_VM_Conditional_Signal_VaTSX[14];

                    /* Gain: '<S4854>/Gain' incorporates:
                     *  Selector: '<S4782>/Ta2Tmx'
                     *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportMUX_of__n[0] =
                        rtb_VM_Conditional_Signal_VaTSX[3];

                    /* Gain: '<S4855>/Gain' incorporates:
                     *  Selector: '<S4782>/Tc2Tmx'
                     *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportMUX_of__n[1] =
                        rtb_VM_Conditional_Signal_VaTSX[15];

                    /* Gain: '<S4856>/Gain' incorporates:
                     *  Selector: '<S4783>/Ta2Tmx'
                     *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportMUX_of__i[0] =
                        rtb_VM_Conditional_Signal_VaTSX[4];

                    /* Gain: '<S4857>/Gain' incorporates:
                     *  Selector: '<S4783>/Tc2Tmx'
                     *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportMUX_of__i[1] =
                        rtb_VM_Conditional_Signal_VaTSX[16];

                    /* Gain: '<S4842>/Gain' incorporates:
                     *  Selector: '<S4784>/Ta2Tmx'
                     *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportMUX_of__j[0] =
                        rtb_VM_Conditional_Signal_VaTSX[5];

                    /* Gain: '<S4843>/Gain' incorporates:
                     *  Selector: '<S4784>/Tc2Tmx'
                     *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportMUX_of__j[1] =
                        rtb_VM_Conditional_Signal_VaTSX[17];

                    /* End of Outputs for SubSystem: '<S4785>/B _is_Gen' */
                }
                else if (((uint32)rtb_Selector2_co) == CeTSXR_e_RadiusMod_MtrC)
                {
                    /* Outputs for IfAction SubSystem: '<S4785>/C_is_Gen' incorporates:
                     *  ActionPort: '<S4793>/Action Port'
                     */
                    /* VariantMerge generated from: '<S3571>/Tm1_misc_comb' incorporates:
                     *  Constant: '<S3585>/Constant Value14'
                     *  Inport: '<S4793>/Tm1_misc'
                     *  Selector: '<S4779>/Tmx'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm1_misc_ =
                        rtb_VM_Conditional_Signal_Colum[0];

                    /* VariantMerge generated from: '<S3571>/Tm2_misc_comb' incorporates:
                     *  Inport: '<S4793>/Tm2_misc'
                     *  Selector: '<S4780>/Tmx'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm2_misc_ =
                        rtb_VM_Conditional_Signal_Colum[1];

                    /* VariantMerge generated from: '<S3571>/Tm3_misc_comb' incorporates:
                     *  Inport: '<S4793>/Tm3_misc'
                     *  Selector: '<S4781>/Tmx'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm3_misc_ =
                        rtb_VM_Conditional_Signal_Colum[2];

                    /* VariantMerge generated from: '<S3571>/Tm4_misc_comb' incorporates:
                     *  Inport: '<S4793>/Tm4_misc'
                     *  Selector: '<S4782>/Tmx'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm4_misc_ =
                        rtb_VM_Conditional_Signal_Colum[3];

                    /* VariantMerge generated from: '<S3571>/Tm5_misc_comb' incorporates:
                     *  Inport: '<S4793>/Tm5_misc'
                     *  Selector: '<S4783>/Tmx'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm5_misc_ =
                        rtb_VM_Conditional_Signal_Colum[4];

                    /* VariantMerge generated from: '<S3571>/Tm6_misc_comb' incorporates:
                     *  Inport: '<S4793>/Tm6_misc'
                     *  Selector: '<S4784>/Tmx'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm6_misc_ =
                        rtb_VM_Conditional_Signal_Colum[5];

                    /* VariantMerge generated from: '<S3571>/A1_out' incorporates:
                     *  Gain: '<S4864>/Gain'
                     */
                    VDDR_ac_B.VariantMergeForOutportA1_out =
                        rtb_TmpSignalConversionAtVeHSCR;

                    /* VariantMerge generated from: '<S3571>/A2_out' incorporates:
                     *  Gain: '<S4865>/Gain'
                     */
                    VDDR_ac_B.VariantMergeForOutportA2_out =
                        rtb_TmpSignalConversionAtVeHS_h;

                    /* VariantMerge generated from: '<S3571>/Ca_out' incorporates:
                     *  Gain: '<S4862>/Gain'
                     */
                    VDDR_ac_B.VariantMergeForOutportCa_out =
                        rtb_TmpSignalConversionAtVeHS_m;

                    /* VariantMerge generated from: '<S3571>/Cb_out' incorporates:
                     *  Gain: '<S4863>/Gain'
                     */
                    VDDR_ac_B.VariantMergeForOutportCb_out =
                        rtb_TmpSignalConversionAtVeHS_i;

                    /* VariantMerge generated from: '<S3571>/C_out' incorporates:
                     *  Sum: '<S4793>/Sum'
                     */
                    VeVDDC_r_C_3MotLdr = rtb_TmpSignalConversionAtVeHS_i +
                        rtb_TmpSignalConversionAtVeHS_m;

                    /* VariantMerge generated from: '<S3571>/B1_out' incorporates:
                     *  Gain: '<S4866>/Gain'
                     */
                    VDDR_ac_B.VariantMergeForOutportB1_out =
                        rtb_TmpSignalConversionAtVeHS_f;

                    /* VariantMerge generated from: '<S3571>/B2_out' incorporates:
                     *  Gain: '<S4867>/Gain'
                     */
                    VDDR_ac_B.VariantMergeForOutportB2_out =
                        rtb_TmpSignalConversionAtVeHS_b;

                    /* VariantMerge generated from: '<S3571>/TaMin_comb' incorporates:
                     *  Inport: '<S4793>/TaMin'
                     */
                    VDDR_ac_B.VariantMergeForOutportTaMin_com =
                        rtb_TmpSignalConversionAtVeOITR;

                    /* VariantMerge generated from: '<S3571>/TaMax_comb' incorporates:
                     *  Inport: '<S4793>/TaMax'
                     */
                    VDDR_ac_B.VariantMergeForOutportTaMax_com =
                        rtb_TmpSignalConversionAtVeOI_p;

                    /* VariantMerge generated from: '<S3571>/TbMin_comb' incorporates:
                     *  Inport: '<S4793>/TbMin'
                     */
                    VDDR_ac_B.VariantMergeForOutportTbMin_com =
                        rtb_TmpSignalConversionAtVeOI_i;

                    /* VariantMerge generated from: '<S3571>/TbMax_comb' incorporates:
                     *  Inport: '<S4793>/TbMax'
                     */
                    VDDR_ac_B.VariantMergeForOutportTbMax_com =
                        rtb_TmpSignalConversionAtVeOI_m;

                    /* Gain: '<S4858>/Gain' incorporates:
                     *  Selector: '<S4779>/Ta2Tmx'
                     *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportMUX_of_Tm[0] =
                        rtb_VM_Conditional_Signal_VaTSX[0];

                    /* Gain: '<S4859>/Gain' incorporates:
                     *  Selector: '<S4779>/Tb2Tmx'
                     *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportMUX_of_Tm[1] =
                        rtb_VM_Conditional_Signal_VaTSX[6];

                    /* Gain: '<S4868>/Gain' incorporates:
                     *  Selector: '<S4780>/Ta2Tmx'
                     *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportMUX_of__p[0] =
                        rtb_VM_Conditional_Signal_VaTSX[1];

                    /* Gain: '<S4869>/Gain' incorporates:
                     *  Selector: '<S4780>/Tb2Tmx'
                     *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportMUX_of__p[1] =
                        rtb_VM_Conditional_Signal_VaTSX[7];

                    /* Gain: '<S4870>/Gain' incorporates:
                     *  Selector: '<S4781>/Ta2Tmx'
                     *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportMUX_of__g[0] =
                        rtb_VM_Conditional_Signal_VaTSX[2];

                    /* Gain: '<S4871>/Gain' incorporates:
                     *  Selector: '<S4781>/Tb2Tmx'
                     *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportMUX_of__g[1] =
                        rtb_VM_Conditional_Signal_VaTSX[8];

                    /* Gain: '<S4872>/Gain' incorporates:
                     *  Selector: '<S4782>/Ta2Tmx'
                     *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportMUX_of__n[0] =
                        rtb_VM_Conditional_Signal_VaTSX[3];

                    /* Gain: '<S4873>/Gain' incorporates:
                     *  Selector: '<S4782>/Tb2Tmx'
                     *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportMUX_of__n[1] =
                        rtb_VM_Conditional_Signal_VaTSX[9];

                    /* Gain: '<S4874>/Gain' incorporates:
                     *  Selector: '<S4783>/Ta2Tmx'
                     *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportMUX_of__i[0] =
                        rtb_VM_Conditional_Signal_VaTSX[4];

                    /* Gain: '<S4875>/Gain' incorporates:
                     *  Selector: '<S4783>/Tb2Tmx'
                     *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportMUX_of__i[1] =
                        rtb_VM_Conditional_Signal_VaTSX[10];

                    /* Gain: '<S4860>/Gain' incorporates:
                     *  Selector: '<S4784>/Ta2Tmx'
                     *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportMUX_of__j[0] =
                        rtb_VM_Conditional_Signal_VaTSX[5];

                    /* Gain: '<S4861>/Gain' incorporates:
                     *  Selector: '<S4784>/Tb2Tmx'
                     *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportMUX_of__j[1] =
                        rtb_VM_Conditional_Signal_VaTSX[11];

                    /* End of Outputs for SubSystem: '<S4785>/C_is_Gen' */
                }
                else
                {
                    /* Outputs for IfAction SubSystem: '<S4785>/Default' incorporates:
                     *  ActionPort: '<S4794>/Action Port'
                     */
                    /* VariantMerge generated from: '<S3571>/Tm1_misc_comb' incorporates:
                     *  Constant: '<S3585>/Constant Value14'
                     *  Inport: '<S4794>/Tm1_misc'
                     *  Selector: '<S4779>/Tmx'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm1_misc_ =
                        rtb_VM_Conditional_Signal_Colum[0];

                    /* VariantMerge generated from: '<S3571>/Tm2_misc_comb' incorporates:
                     *  Inport: '<S4794>/Tm2_misc'
                     *  Selector: '<S4780>/Tmx'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm2_misc_ =
                        rtb_VM_Conditional_Signal_Colum[1];

                    /* VariantMerge generated from: '<S3571>/Tm3_misc_comb' incorporates:
                     *  Inport: '<S4794>/Tm3_misc'
                     *  Selector: '<S4781>/Tmx'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm3_misc_ =
                        rtb_VM_Conditional_Signal_Colum[2];

                    /* VariantMerge generated from: '<S3571>/Tm4_misc_comb' incorporates:
                     *  Inport: '<S4794>/Tm4_misc'
                     *  Selector: '<S4782>/Tmx'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm4_misc_ =
                        rtb_VM_Conditional_Signal_Colum[3];

                    /* VariantMerge generated from: '<S3571>/Tm5_misc_comb' incorporates:
                     *  Inport: '<S4794>/Tm5_misc'
                     *  Selector: '<S4783>/Tmx'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm5_misc_ =
                        rtb_VM_Conditional_Signal_Colum[4];

                    /* VariantMerge generated from: '<S3571>/Tm6_misc_comb' incorporates:
                     *  Inport: '<S4794>/Tm6_misc'
                     *  Selector: '<S4784>/Tmx'
                     */
                    VDDR_ac_B.VariantMergeForOutportTm6_misc_ =
                        rtb_VM_Conditional_Signal_Colum[5];

                    /* VariantMerge generated from: '<S3571>/A1_out' incorporates:
                     *  Gain: '<S4882>/Gain'
                     */
                    VDDR_ac_B.VariantMergeForOutportA1_out =
                        rtb_TmpSignalConversionAtVeHSCR;

                    /* VariantMerge generated from: '<S3571>/A2_out' incorporates:
                     *  Gain: '<S4883>/Gain'
                     */
                    VDDR_ac_B.VariantMergeForOutportA2_out =
                        rtb_TmpSignalConversionAtVeHS_h;

                    /* VariantMerge generated from: '<S3571>/Cb_out' incorporates:
                     *  Gain: '<S4880>/Gain'
                     */
                    VDDR_ac_B.VariantMergeForOutportCb_out =
                        rtb_TmpSignalConversionAtVeHS_i;

                    /* VariantMerge generated from: '<S3571>/Ca_out' incorporates:
                     *  Gain: '<S4881>/Gain'
                     */
                    VDDR_ac_B.VariantMergeForOutportCa_out =
                        rtb_TmpSignalConversionAtVeHS_m;

                    /* VariantMerge generated from: '<S3571>/C_out' incorporates:
                     *  Sum: '<S4794>/Sum'
                     */
                    VeVDDC_r_C_3MotLdr = rtb_TmpSignalConversionAtVeHS_i +
                        rtb_TmpSignalConversionAtVeHS_m;

                    /* VariantMerge generated from: '<S3571>/B1_out' incorporates:
                     *  Gain: '<S4884>/Gain'
                     */
                    VDDR_ac_B.VariantMergeForOutportB1_out =
                        rtb_TmpSignalConversionAtVeHS_f;

                    /* VariantMerge generated from: '<S3571>/B2_out' incorporates:
                     *  Gain: '<S4885>/Gain'
                     */
                    VDDR_ac_B.VariantMergeForOutportB2_out =
                        rtb_TmpSignalConversionAtVeHS_b;

                    /* VariantMerge generated from: '<S3571>/TaMin_comb' incorporates:
                     *  Inport: '<S4794>/TaMin'
                     */
                    VDDR_ac_B.VariantMergeForOutportTaMin_com =
                        rtb_TmpSignalConversionAtVeOITR;

                    /* VariantMerge generated from: '<S3571>/TaMax_comb' incorporates:
                     *  Inport: '<S4794>/TaMax'
                     */
                    VDDR_ac_B.VariantMergeForOutportTaMax_com =
                        rtb_TmpSignalConversionAtVeOI_p;

                    /* VariantMerge generated from: '<S3571>/TbMin_comb' incorporates:
                     *  Inport: '<S4794>/TbMin'
                     */
                    VDDR_ac_B.VariantMergeForOutportTbMin_com =
                        rtb_TmpSignalConversionAtVeOI_i;

                    /* VariantMerge generated from: '<S3571>/TbMax_comb' incorporates:
                     *  Inport: '<S4794>/TbMax'
                     */
                    VDDR_ac_B.VariantMergeForOutportTbMax_com =
                        rtb_TmpSignalConversionAtVeOI_m;

                    /* Gain: '<S4876>/Gain' incorporates:
                     *  Selector: '<S4779>/Ta2Tmx'
                     *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportMUX_of_Tm[0] =
                        rtb_VM_Conditional_Signal_VaTSX[0];

                    /* Gain: '<S4877>/Gain' incorporates:
                     *  Selector: '<S4779>/Tb2Tmx'
                     *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportMUX_of_Tm[1] =
                        rtb_VM_Conditional_Signal_VaTSX[6];

                    /* Gain: '<S4886>/Gain' incorporates:
                     *  Selector: '<S4780>/Ta2Tmx'
                     *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportMUX_of__p[0] =
                        rtb_VM_Conditional_Signal_VaTSX[1];

                    /* Gain: '<S4887>/Gain' incorporates:
                     *  Selector: '<S4780>/Tb2Tmx'
                     *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportMUX_of__p[1] =
                        rtb_VM_Conditional_Signal_VaTSX[7];

                    /* Gain: '<S4888>/Gain' incorporates:
                     *  Selector: '<S4781>/Ta2Tmx'
                     *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportMUX_of__g[0] =
                        rtb_VM_Conditional_Signal_VaTSX[2];

                    /* Gain: '<S4889>/Gain' incorporates:
                     *  Selector: '<S4781>/Tb2Tmx'
                     *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportMUX_of__g[1] =
                        rtb_VM_Conditional_Signal_VaTSX[8];

                    /* Gain: '<S4890>/Gain' incorporates:
                     *  Selector: '<S4782>/Ta2Tmx'
                     *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportMUX_of__n[0] =
                        rtb_VM_Conditional_Signal_VaTSX[3];

                    /* Gain: '<S4891>/Gain' incorporates:
                     *  Selector: '<S4782>/Tb2Tmx'
                     *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportMUX_of__n[1] =
                        rtb_VM_Conditional_Signal_VaTSX[9];

                    /* Gain: '<S4892>/Gain' incorporates:
                     *  Selector: '<S4783>/Ta2Tmx'
                     *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportMUX_of__i[0] =
                        rtb_VM_Conditional_Signal_VaTSX[4];

                    /* Gain: '<S4893>/Gain' incorporates:
                     *  Selector: '<S4783>/Tb2Tmx'
                     *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportMUX_of__i[1] =
                        rtb_VM_Conditional_Signal_VaTSX[10];

                    /* Gain: '<S4878>/Gain' incorporates:
                     *  Selector: '<S4784>/Ta2Tmx'
                     *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportMUX_of__j[0] =
                        rtb_VM_Conditional_Signal_VaTSX[5];

                    /* Gain: '<S4879>/Gain' incorporates:
                     *  Selector: '<S4784>/Tb2Tmx'
                     *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
                     */
                    VDDR_ac_B.VariantMergeForOutportMUX_of__j[1] =
                        rtb_VM_Conditional_Signal_VaTSX[11];

                    /* End of Outputs for SubSystem: '<S4785>/Default' */
                }

                /* End of If: '<S4785>/If' */

                /* Gain: '<S4798>/Gain' */
                VDDR_ac_B.VariantMergeForOutportMUX_of_Tm[5] =
                    rtb_VM_Conditional_Signal_MUX_o[2];

                /* Gain: '<S4799>/Gain' */
                VDDR_ac_B.VariantMergeForOutportMUX_of_Tm[4] =
                    rtb_VM_Conditional_Signal_MUX_o[1];

                /* Gain: '<S4800>/Gain' */
                VDDR_ac_B.VariantMergeForOutportMUX_of__g[4] =
                    rtb_VM_Conditional_Signal_MUX_e[1];

                /* Gain: '<S4801>/Gain' */
                VDDR_ac_B.VariantMergeForOutportMUX_of__g[5] =
                    rtb_VM_Conditional_Signal_MUX_e[2];

                /* Gain: '<S4802>/Gain' incorporates:
                 *  Selector: '<S4782>/Ti2Tmx'
                 *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
                 */
                VDDR_ac_B.VariantMergeForOutportMUX_of__n[2] =
                    rtb_VM_Conditional_Signal_VaTSX[21];

                /* Gain: '<S4803>/Gain' */
                VDDR_ac_B.VariantMergeForOutportMUX_of__n[3] =
                    rtb_VM_Conditional_Signal_MUX_k[0];

                /* Gain: '<S4804>/Gain' */
                VDDR_ac_B.VariantMergeForOutportMUX_of__n[4] =
                    rtb_VM_Conditional_Signal_MUX_k[1];

                /* Gain: '<S4805>/Gain' */
                VDDR_ac_B.VariantMergeForOutportMUX_of__n[5] =
                    rtb_VM_Conditional_Signal_MUX_k[2];

                /* Gain: '<S4806>/Gain' incorporates:
                 *  Selector: '<S4783>/Ti2Tmx'
                 *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
                 */
                VDDR_ac_B.VariantMergeForOutportMUX_of__i[2] =
                    rtb_VM_Conditional_Signal_VaTSX[22];

                /* Gain: '<S4807>/Gain' */
                VDDR_ac_B.VariantMergeForOutportMUX_of__i[5] =
                    rtb_VM_Conditional_Signal_MUX_m[2];

                /* Gain: '<S4808>/Gain' */
                VDDR_ac_B.VariantMergeForOutportMUX_of__i[4] =
                    rtb_VM_Conditional_Signal_MUX_m[1];

                /* Gain: '<S4809>/Gain' */
                VDDR_ac_B.VariantMergeForOutportMUX_of__i[3] =
                    rtb_VM_Conditional_Signal_MUX_m[0];

                /* Gain: '<S4810>/Gain' */
                VDDR_ac_B.VariantMergeForOutportMUX_of_Tm[3] =
                    rtb_VM_Conditional_Signal_MUX_o[0];

                /* Gain: '<S4811>/Gain' incorporates:
                 *  Selector: '<S4784>/Ti2Tmx'
                 *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
                 */
                VDDR_ac_B.VariantMergeForOutportMUX_of__j[2] =
                    rtb_VM_Conditional_Signal_VaTSX[23];

                /* Gain: '<S4812>/Gain' */
                VDDR_ac_B.VariantMergeForOutportMUX_of__j[5] =
                    rtb_VM_Conditional_Signal_MU_eu[2];

                /* Gain: '<S4813>/Gain' */
                VDDR_ac_B.VariantMergeForOutportMUX_of__j[4] =
                    rtb_VM_Conditional_Signal_MU_eu[1];

                /* Gain: '<S4814>/Gain' */
                VDDR_ac_B.VariantMergeForOutportMUX_of__j[3] =
                    rtb_VM_Conditional_Signal_MU_eu[0];

                /* Gain: '<S4815>/Gain' incorporates:
                 *  Selector: '<S4779>/Ti2Tmx'
                 *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
                 */
                VDDR_ac_B.VariantMergeForOutportMUX_of_Tm[2] =
                    rtb_VM_Conditional_Signal_VaTSX[18];

                /* Gain: '<S4816>/Gain' */
                VDDR_ac_B.VariantMergeForOutportMUX_of__p[5] =
                    rtb_VM_Conditional_Signal_MUX_j[2];

                /* Gain: '<S4817>/Gain' incorporates:
                 *  Selector: '<S4780>/Ti2Tmx'
                 *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
                 */
                VDDR_ac_B.VariantMergeForOutportMUX_of__p[2] =
                    rtb_VM_Conditional_Signal_VaTSX[19];

                /* Gain: '<S4818>/Gain' */
                VDDR_ac_B.VariantMergeForOutportMUX_of__p[3] =
                    rtb_VM_Conditional_Signal_MUX_j[0];

                /* Gain: '<S4819>/Gain' */
                VDDR_ac_B.VariantMergeForOutportMUX_of__p[4] =
                    rtb_VM_Conditional_Signal_MUX_j[1];

                /* Gain: '<S4820>/Gain' incorporates:
                 *  Selector: '<S4781>/Ti2Tmx'
                 *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
                 */
                VDDR_ac_B.VariantMergeForOutportMUX_of__g[2] =
                    rtb_VM_Conditional_Signal_VaTSX[20];

                /* Gain: '<S4821>/Gain' */
                VDDR_ac_B.VariantMergeForOutportMUX_of__g[3] =
                    rtb_VM_Conditional_Signal_MUX_e[0];

                /* MinMax: '<S4790>/MinMax' */
                rtb_TmpSignalConversionAtVeHS_l = fminf(VDDR_ac_B.Merge7_k,
                    VDDR_ac_B.Merge8);

                /* Merge: '<S5000>/Merge2' incorporates:
                 *  Product: '<S4790>/Product1'
                 *  Sum: '<S4790>/Sum'
                 *  Sum: '<S4790>/Sum1'
                 */
                rtb_TmpSignalConversionAtVeH_b2 = ((VDDR_ac_B.Merge5_g +
                    rtb_VM_Conditional_Signal_TiCL_) - VDDR_ac_B.Merge1_f) /
                    VDDR_ac_B.Merge_o;

                /* Merge: '<S5000>/Merge1' incorporates:
                 *  Product: '<S4790>/Product2'
                 *  Sum: '<S4790>/Sum2'
                 *  Sum: '<S4790>/Sum3'
                 */
                rtb_VM_Conditional_Signal_TiCL_ =
                    ((rtb_VM_Conditional_Signal_TiCL_ + VDDR_ac_B.Merge6_g) -
                     VDDR_ac_B.Merge1_f) / VDDR_ac_B.Merge_o;

                /* MinMax: '<S4790>/MinMax2' */
                rtb_TmpSignalConversionAtVeHS_a = fminf
                    (rtb_TmpSignalConversionAtVeH_b2,
                     rtb_VM_Conditional_Signal_TiCL_);

                /* MinMax: '<S5000>/MinMax4' */
                rtb_Merge21 = fmaxf(rtb_TmpSignalConversionAtVeHS_l,
                                    rtb_TmpSignalConversionAtVeHS_a);

                /* MinMax: '<S4790>/MinMax4' */
                rtb_Merge22 = fmaxf(VDDR_ac_B.Merge7_k, VDDR_ac_B.Merge8);

                /* Merge: '<S5000>/Merge2' incorporates:
                 *  MinMax: '<S4790>/MinMax3'
                 */
                rtb_TmpSignalConversionAtVeH_b2 = fmaxf
                    (rtb_TmpSignalConversionAtVeH_b2,
                     rtb_VM_Conditional_Signal_TiCL_);

                /* MinMax: '<S5000>/MinMax5' */
                rtb_Merge23 = fminf(rtb_Merge22, rtb_TmpSignalConversionAtVeH_b2);

                /* If: '<S5000>/If1' */
                if (rtb_Merge21 > rtb_Merge23)
                {
                    /* Outputs for IfAction SubSystem: '<S5000>/NoIntersection' incorporates:
                     *  ActionPort: '<S5002>/Action Port'
                     */
                    VDDR_ac_NoIntersection(rtb_TmpSignalConversionAtVeHS_l,
                                           rtb_Merge22,
                                           rtb_TmpSignalConversionAtVeHS_a,
                                           &rtb_Merge_hts,
                                           &rtb_VM_Conditional_Signal_TiCL_,
                                           &rtb_TmpSignalConversionAtVeH_b2);

                    /* End of Outputs for SubSystem: '<S5000>/NoIntersection' */
                }
                else
                {
                    /* Outputs for IfAction SubSystem: '<S5000>/Intersection' incorporates:
                     *  ActionPort: '<S5001>/Action Port'
                     */
                    VDDR_ac_Intersection(rtb_Merge21, rtb_Merge23,
                                         &rtb_Merge_hts,
                                         &rtb_VM_Conditional_Signal_TiCL_,
                                         &rtb_TmpSignalConversionAtVeH_b2);

                    /* End of Outputs for SubSystem: '<S5000>/Intersection' */
                }

                /* End of If: '<S5000>/If1' */

                /* Sum: '<S4786>/Sum1' incorporates:
                 *  Product: '<S4786>/Product'
                 *  Product: '<S4896>/Prod'
                 *  Sum: '<S4786>/Sum'
                 */
                rtb_TmpSignalConversionAtVeHS_l = (VDDR_ac_B.Merge2_e *
                    rtb_VM_Conditional_Signal_TiCL_) + VDDR_ac_B.Merge3_b;
                rtb_TmpSignalConversionAtVeHS_l =
                    (rtb_TmpSignalConversionAtVeHS_l *
                     rtb_TmpSignalConversionAtVeHS_l) + VDDR_ac_B.Merge4_m;

                /* VariantMerge generated from: '<S3571>/PBattGen4Max' incorporates:
                 *  Gain: '<S4894>/Gain'
                 */
                VeVDDC_P_PBatGen4Max_3MotLdr = rtb_TmpSignalConversionAtVeHS_l;

                /* Sum: '<S4786>/Sum3' incorporates:
                 *  Product: '<S4786>/Product1'
                 *  Product: '<S4897>/Prod'
                 *  Sum: '<S4786>/Sum2'
                 */
                rtb_TmpSignalConversionAtVeHS_a = (VDDR_ac_B.Merge2_e *
                    rtb_TmpSignalConversionAtVeH_b2) + VDDR_ac_B.Merge3_b;
                rtb_TmpSignalConversionAtVeHS_a =
                    (rtb_TmpSignalConversionAtVeHS_a *
                     rtb_TmpSignalConversionAtVeHS_a) + VDDR_ac_B.Merge4_m;

                /* VariantMerge generated from: '<S3571>/PBattGen4Min' incorporates:
                 *  Gain: '<S4895>/Gain'
                 */
                VeVDDC_P_PBatGen4Min_3MotLdr = rtb_TmpSignalConversionAtVeHS_a;

                /* VariantMerge generated from: '<S3571>/PBattMinOut' incorporates:
                 *  Sum: '<S4786>/Sum4'
                 */
                VeVDDC_P_PBatMin_3MotLdr = rtb_VM_Conditional_Signal_PBatM -
                    rtb_TmpSignalConversionAtVeHS_a;

                /* VariantMerge generated from: '<S3571>/PBattMaxOut' incorporates:
                 *  Sum: '<S4786>/Sum5'
                 */
                VeVDDC_P_PBatMax_3MotLdr = rtb_VM_Conditional_Signal_PbatM -
                    rtb_TmpSignalConversionAtVeHS_l;

                /* Switch: '<S4898>/Switch' incorporates:
                 *  Constant: '<S4898>/Constant Value'
                 *  RelationalOperator: '<S4898>/Comparison6'
                 */
                if (((sint32)rtb_Merge_ex) == 99)
                {
                    /* VariantMerge generated from: '<S3571>/TSXRIntBoolOut' */
                    for (i = 0; i < 6; i++)
                    {
                        VaVDDC_b_TSXRIntBool_3MotLdr[(i)] =
                            rtb_TmpSignalConversionAtVaTS_k[i];
                    }
                }
                else
                {
                    for (i = 0; i < 6; i++)
                    {
                        /* VariantMerge generated from: '<S3571>/TSXRIntBoolOut' incorporates:
                         *  Assignment: '<S4898>/Array Assignment'
                         *  SignalConversion generated from: '<S4898>/Array Assignment'
                         */
                        VaVDDC_b_TSXRIntBool_3MotLdr[(i)] =
                            rtb_TmpSignalConversionAtVaTS_k[i];
                    }

                    /* Assignment: '<S4898>/Array Assignment' incorporates:
                     *  Constant: '<S4898>/FALSE Constant'
                     *  VariantMerge generated from: '<S3571>/TSXRIntBoolOut'
                     */
                    VaVDDC_b_TSXRIntBool_3MotLdr[(rtb_Merge_ex)] = false;
                }

                /* End of Switch: '<S4898>/Switch' */

                /* VariantMerge generated from: '<S3571>/TGen4BattMax' incorporates:
                 *  Gain: '<S4788>/Gain'
                 */
                VeVDDC_M_TGen4BatMax_3MotLdr = rtb_VM_Conditional_Signal_TiCL_;

                /* VariantMerge generated from: '<S3571>/TGen4BattMin' incorporates:
                 *  Gain: '<S4789>/Gain'
                 */
                VeVDDC_M_TGen4BatMin_3MotLdr = rtb_TmpSignalConversionAtVeH_b2;

                /* VariantMerge generated from: '<S3571>/M' incorporates:
                 *  Constant: '<S3585>/Constant Value'
                 *  SignalConversion generated from: '<S3585>/M'
                 */
                VeVDDC_r_M_3MotLdr = 1.0F;

                /* VariantMerge generated from: '<S3571>/N' incorporates:
                 *  Constant: '<S3585>/Constant Value1'
                 *  SignalConversion generated from: '<S3585>/N'
                 */
                VeVDDC_r_N_3MotLdr = 0.0F;

                /* VariantMerge generated from: '<S3571>/CombMthd' incorporates:
                 *  Constant: '<S3585>/Constant Value2'
                 *  SignalConversion generated from: '<S3585>/CombMthd'
                 */
                VeVDDC_r_CombMthd_3MotLdr = MAX_uint8_T;

                /* End of Outputs for SubSystem: '<S3573>/HSCL_PBatt_Modification' */
            }
        }

        /* End of If: '<S3583>/If' */
        /* End of Outputs for SubSystem: '<S3571>/HSCl_3Motor' */
#else

        /* Outputs for Atomic SubSystem: '<S3571>/HSCL_2Motor' */
        /* VariantMerge generated from: '<S3571>/TaMin_comb' incorporates:
         *  Inport: '<S3572>/TaMin'
         */
        VDDR_ac_B.VariantMergeForOutportTaMin_com =
            rtb_TmpSignalConversionAtVeOITR;

        /* VariantMerge generated from: '<S3571>/TaMax_comb' incorporates:
         *  Inport: '<S3572>/TaMax'
         */
        VDDR_ac_B.VariantMergeForOutportTaMax_com =
            rtb_TmpSignalConversionAtVeOI_p;

        /* VariantMerge generated from: '<S3571>/TbMin_comb' incorporates:
         *  Inport: '<S3572>/TbMin'
         */
        VDDR_ac_B.VariantMergeForOutportTbMin_com =
            rtb_TmpSignalConversionAtVeOI_i;

        /* VariantMerge generated from: '<S3571>/TbMax_comb' incorporates:
         *  Inport: '<S3572>/TbMax'
         */
        VDDR_ac_B.VariantMergeForOutportTbMax_com =
            rtb_TmpSignalConversionAtVeOI_m;

        /* VariantMerge generated from: '<S3571>/A1_out' incorporates:
         *  Inport: '<S3572>/A1'
         */
        VDDR_ac_B.VariantMergeForOutportA1_out = rtb_TmpSignalConversionAtVeHSCR;

        /* VariantMerge generated from: '<S3571>/A2_out' incorporates:
         *  Inport: '<S3572>/A2'
         */
        VDDR_ac_B.VariantMergeForOutportA2_out = rtb_TmpSignalConversionAtVeHS_h;

        /* VariantMerge generated from: '<S3571>/Ca_out' incorporates:
         *  Gain: '<S3581>/Gain'
         */
        VDDR_ac_B.VariantMergeForOutportCa_out = rtb_TmpSignalConversionAtVeHS_m;

        /* VariantMerge generated from: '<S3571>/Cb_out' incorporates:
         *  Gain: '<S3582>/Gain'
         */
        VDDR_ac_B.VariantMergeForOutportCb_out = rtb_TmpSignalConversionAtVeHS_i;

        /* VariantMerge generated from: '<S3571>/C_out' incorporates:
         *  Sum: '<S3572>/Sum'
         */
        VeVDDC_r_C_3MotLdr = rtb_TmpSignalConversionAtVeHS_m +
            rtb_TmpSignalConversionAtVeHS_i;

        /* VariantMerge generated from: '<S3571>/B1_out' incorporates:
         *  Inport: '<S3572>/B1'
         */
        VDDR_ac_B.VariantMergeForOutportB1_out = rtb_TmpSignalConversionAtVeHS_f;

        /* VariantMerge generated from: '<S3571>/B2_out' incorporates:
         *  Inport: '<S3572>/B2'
         */
        VDDR_ac_B.VariantMergeForOutportB2_out = rtb_TmpSignalConversionAtVeHS_b;

        /* VariantMerge generated from: '<S3571>/M' incorporates:
         *  Constant: '<S3572>/Constant Value'
         */
        VeVDDC_r_M_3MotLdr = 1.0F;

        /* VariantMerge generated from: '<S3571>/N' incorporates:
         *  Constant: '<S3572>/Constant Value1'
         */
        VeVDDC_r_N_3MotLdr = 0.0F;

        /* VariantMerge generated from: '<S3571>/VeHSCL_y_CombinationMode' incorporates:
         *  Constant: '<S3574>/Constant'
         */
        VDDR_ac_B.VariantMergeForOutportVeHSCL_y_ = CeTSXR_e_NoComb;

        /* Selector: '<S3575>/Ta2Tmx' incorporates:
         *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
         */
        VDDR_ac_B.VariantMergeForOutportMUX_of_Tm[0] =
            rtb_VM_Conditional_Signal_VaTSX[0];

        /* Selector: '<S3575>/Tb2Tmx' incorporates:
         *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
         */
        VDDR_ac_B.VariantMergeForOutportMUX_of_Tm[1] =
            rtb_VM_Conditional_Signal_VaTSX[6];

        /* Selector: '<S3575>/Ti2Tmx' incorporates:
         *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
         */
        VDDR_ac_B.VariantMergeForOutportMUX_of_Tm[2] =
            rtb_VM_Conditional_Signal_VaTSX[18];

        /* VariantMerge generated from: '<S3571>/Tm1_misc_comb' incorporates:
         *  Constant: '<S3572>/Constant Value14'
         *  Selector: '<S3575>/Tmx'
         */
        VDDR_ac_B.VariantMergeForOutportTm1_misc_ =
            rtb_VM_Conditional_Signal_Colum[0];

        /* Selector: '<S3576>/Ta2Tmx' incorporates:
         *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
         */
        VDDR_ac_B.VariantMergeForOutportMUX_of__p[0] =
            rtb_VM_Conditional_Signal_VaTSX[1];

        /* Selector: '<S3576>/Tb2Tmx' incorporates:
         *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
         */
        VDDR_ac_B.VariantMergeForOutportMUX_of__p[1] =
            rtb_VM_Conditional_Signal_VaTSX[7];

        /* Selector: '<S3576>/Ti2Tmx' incorporates:
         *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
         */
        VDDR_ac_B.VariantMergeForOutportMUX_of__p[2] =
            rtb_VM_Conditional_Signal_VaTSX[19];

        /* VariantMerge generated from: '<S3571>/Tm2_misc_comb' incorporates:
         *  Selector: '<S3576>/Tmx'
         */
        VDDR_ac_B.VariantMergeForOutportTm2_misc_ =
            rtb_VM_Conditional_Signal_Colum[1];

        /* Selector: '<S3577>/Ta2Tmx' incorporates:
         *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
         */
        VDDR_ac_B.VariantMergeForOutportMUX_of__g[0] =
            rtb_VM_Conditional_Signal_VaTSX[2];

        /* Selector: '<S3577>/Tb2Tmx' incorporates:
         *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
         */
        VDDR_ac_B.VariantMergeForOutportMUX_of__g[1] =
            rtb_VM_Conditional_Signal_VaTSX[8];

        /* Selector: '<S3577>/Ti2Tmx' incorporates:
         *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
         */
        VDDR_ac_B.VariantMergeForOutportMUX_of__g[2] =
            rtb_VM_Conditional_Signal_VaTSX[20];

        /* VariantMerge generated from: '<S3571>/Tm3_misc_comb' incorporates:
         *  Selector: '<S3577>/Tmx'
         */
        VDDR_ac_B.VariantMergeForOutportTm3_misc_ =
            rtb_VM_Conditional_Signal_Colum[2];

        /* Selector: '<S3578>/Ta2Tmx' incorporates:
         *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
         */
        VDDR_ac_B.VariantMergeForOutportMUX_of__n[0] =
            rtb_VM_Conditional_Signal_VaTSX[3];

        /* Selector: '<S3578>/Tb2Tmx' incorporates:
         *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
         */
        VDDR_ac_B.VariantMergeForOutportMUX_of__n[1] =
            rtb_VM_Conditional_Signal_VaTSX[9];

        /* Selector: '<S3578>/Ti2Tmx' incorporates:
         *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
         */
        VDDR_ac_B.VariantMergeForOutportMUX_of__n[2] =
            rtb_VM_Conditional_Signal_VaTSX[21];

        /* VariantMerge generated from: '<S3571>/Tm4_misc_comb' incorporates:
         *  Selector: '<S3578>/Tmx'
         */
        VDDR_ac_B.VariantMergeForOutportTm4_misc_ =
            rtb_VM_Conditional_Signal_Colum[3];

        /* Selector: '<S3579>/Ta2Tmx' incorporates:
         *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
         */
        VDDR_ac_B.VariantMergeForOutportMUX_of__i[0] =
            rtb_VM_Conditional_Signal_VaTSX[4];

        /* Selector: '<S3579>/Tb2Tmx' incorporates:
         *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
         */
        VDDR_ac_B.VariantMergeForOutportMUX_of__i[1] =
            rtb_VM_Conditional_Signal_VaTSX[10];

        /* Selector: '<S3579>/Ti2Tmx' incorporates:
         *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
         */
        VDDR_ac_B.VariantMergeForOutportMUX_of__i[2] =
            rtb_VM_Conditional_Signal_VaTSX[22];

        /* VariantMerge generated from: '<S3571>/Tm5_misc_comb' incorporates:
         *  Selector: '<S3579>/Tmx'
         */
        VDDR_ac_B.VariantMergeForOutportTm5_misc_ =
            rtb_VM_Conditional_Signal_Colum[4];

        /* Selector: '<S3580>/Ta2Tmx' incorporates:
         *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
         */
        VDDR_ac_B.VariantMergeForOutportMUX_of__j[0] =
            rtb_VM_Conditional_Signal_VaTSX[5];

        /* Selector: '<S3580>/Tb2Tmx' incorporates:
         *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
         */
        VDDR_ac_B.VariantMergeForOutportMUX_of__j[1] =
            rtb_VM_Conditional_Signal_VaTSX[11];

        /* Selector: '<S3580>/Ti2Tmx' incorporates:
         *  VariantMerge generated from: '<S18>/VaTSXR_r_VTVRTacToConstrn'
         */
        VDDR_ac_B.VariantMergeForOutportMUX_of__j[2] =
            rtb_VM_Conditional_Signal_VaTSX[23];

        /* VariantMerge generated from: '<S3571>/Tm6_misc_comb' incorporates:
         *  Selector: '<S3580>/Tmx'
         */
        VDDR_ac_B.VariantMergeForOutportTm6_misc_ =
            rtb_VM_Conditional_Signal_Colum[5];
        for (i = 0; i < 3; i++)
        {
            VDDR_ac_B.VariantMergeForOutportMUX_of_Tm[i + 3] =
                rtb_VM_Conditional_Signal_MUX_o[i];
            VDDR_ac_B.VariantMergeForOutportMUX_of__p[i + 3] =
                rtb_VM_Conditional_Signal_MUX_j[i];
            VDDR_ac_B.VariantMergeForOutportMUX_of__g[i + 3] =
                rtb_VM_Conditional_Signal_MUX_e[i];
            VDDR_ac_B.VariantMergeForOutportMUX_of__n[i + 3] =
                rtb_VM_Conditional_Signal_MUX_k[i];
            VDDR_ac_B.VariantMergeForOutportMUX_of__i[i + 3] =
                rtb_VM_Conditional_Signal_MUX_m[i];
            VDDR_ac_B.VariantMergeForOutportMUX_of__j[i + 3] =
                rtb_VM_Conditional_Signal_MU_eu[i];
        }

        /* VariantMerge generated from: '<S3571>/CombMthd' incorporates:
         *  Constant: '<S3572>/Constant Value2'
         *  Inport: '<S3572>/MUX_of_Tm1Min_Tm1Max_Tm1CL'
         *  Inport: '<S3572>/MUX_of_Tm2Min_Tm2Max_Tm2CL'
         *  Inport: '<S3572>/MUX_of_Tm3Min_Tm3Max_Tm3CL'
         *  Inport: '<S3572>/MUX_of_Tm4Min_Tm4Max_Tm4CL'
         *  Inport: '<S3572>/MUX_of_Tm5Min_Tm5Max_Tm5CL'
         *  Inport: '<S3572>/MUX_of_Tm6Min_Tm6Max_Tm6CL'
         */
        VeVDDC_r_CombMthd_3MotLdr = MAX_uint8_T;
        for (i = 0; i < 6; i++)
        {
            /* VariantMerge generated from: '<S3571>/TSXRIntBoolOut' incorporates:
             *  Inport: '<S3572>/TSXRIntBool'
             */
            VaVDDC_b_TSXRIntBool_3MotLdr[(i)] =
                rtb_TmpSignalConversionAtVaTS_k[i];
        }

        /* VariantMerge generated from: '<S3571>/PBattMinOut' incorporates:
         *  Inport: '<S3572>/PBatMin'
         */
        VeVDDC_P_PBatMin_3MotLdr = rtb_VM_Conditional_Signal_PBatM;

        /* VariantMerge generated from: '<S3571>/PBattMaxOut' incorporates:
         *  Inport: '<S3572>/PBatMax'
         */
        VeVDDC_P_PBatMax_3MotLdr = rtb_VM_Conditional_Signal_PbatM;

        /* VariantMerge generated from: '<S3571>/TGen4BattMin' incorporates:
         *  Constant: '<S3572>/Constant Value4'
         */
        VeVDDC_M_TGen4BatMin_3MotLdr = 0.0F;

        /* VariantMerge generated from: '<S3571>/TGen4BattMax' incorporates:
         *  Constant: '<S3572>/Constant Value3'
         */
        VeVDDC_M_TGen4BatMax_3MotLdr = 0.0F;

        /* VariantMerge generated from: '<S3571>/PBattGen4Min' incorporates:
         *  Constant: '<S3572>/Constant Value5'
         */
        VeVDDC_P_PBatGen4Min_3MotLdr = 0.0F;

        /* VariantMerge generated from: '<S3571>/PBattGen4Max' incorporates:
         *  Constant: '<S3572>/Constant Value6'
         */
        VeVDDC_P_PBatGen4Max_3MotLdr = 0.0F;

        /* End of Outputs for SubSystem: '<S3571>/HSCL_2Motor' */
#endif

        /* End of Outputs for SubSystem: '<S3560>/HSCL_3Motor_loader_Var' */

        /* Gain: '<S3561>/Gain' */
        VeVDDC_M_TaMinComb = VDDR_ac_B.VariantMergeForOutportTaMin_com;

        /* Gain: '<S3562>/Gain' */
        VeVDDC_M_TaMaxComb = VDDR_ac_B.VariantMergeForOutportTaMax_com;

        /* Gain: '<S3563>/Gain' */
        VeVDDC_M_TbMinComb = VDDR_ac_B.VariantMergeForOutportTbMin_com;

        /* Gain: '<S3564>/Gain' */
        VeVDDC_M_TbMaxComb = VDDR_ac_B.VariantMergeForOutportTbMax_com;

        /* Gain: '<S3565>/Gain' */
        VeVDDC_r_A1_3MotLdr = VDDR_ac_B.VariantMergeForOutportA1_out;

        /* Gain: '<S3566>/Gain' */
        VeVDDC_r_A2_3MotLdr = VDDR_ac_B.VariantMergeForOutportA2_out;

        /* Gain: '<S3567>/Gain' */
        VeVDDC_r_Ca_3MotLdr = VDDR_ac_B.VariantMergeForOutportCa_out;

        /* Gain: '<S3568>/Gain' */
        VeVDDC_r_B1_3MotLdr = VDDR_ac_B.VariantMergeForOutportB1_out;

        /* Gain: '<S3569>/Gain' */
        VeVDDC_r_B2_3MotLdr = VDDR_ac_B.VariantMergeForOutportB2_out;

        /* Gain: '<S3570>/Gain' */
        VeVDDC_r_Cb_3MotLdr = VDDR_ac_B.VariantMergeForOutportCb_out;

        /* S-Function (fcgen): '<S3550>/FcnCallGen' incorporates:
         *  SubSystem: '<S3550>/DemuxTmCoeffs'
         */
        for (i = 0; i < 6; i++)
        {
            VDDR_ac_B.MUX_of_Tm2_coefs_Tm2Min_Tm2Max_[i] =
                VDDR_ac_B.VariantMergeForOutportMUX_of__p[i];
            VDDR_ac_B.MUX_of_Tm3_coefs_Tm3Min_Tm3Max_[i] =
                VDDR_ac_B.VariantMergeForOutportMUX_of__g[i];
            VDDR_ac_B.MUX_of_Tm4_coefs_Tm4Min_Tm4Max_[i] =
                VDDR_ac_B.VariantMergeForOutportMUX_of__n[i];
            VDDR_ac_B.MUX_of_Tm5_coefs_Tm5Min_Tm5Max_[i] =
                VDDR_ac_B.VariantMergeForOutportMUX_of__i[i];
            VDDR_ac_B.MUX_of_Tm6_coefs_Tm6Min_Tm6Max_[i] =
                VDDR_ac_B.VariantMergeForOutportMUX_of__j[i];
        }

        /* SignalConversion generated from: '<S3552>/K_Tb2Tcr0_ToTcrsDep' incorporates:
         *  Inport: '<S3552>/MUX_of_Tm2_coefs_Tm2Min_Tm2Max_and_Tm2CL'
         *  Inport: '<S3552>/MUX_of_Tm3_coefs_Tm3Min_Tm3Max_and_Tm3CL'
         *  Inport: '<S3552>/MUX_of_Tm4_coefs_Tm4Min_Tm4Max_and_Tm4CL'
         *  Inport: '<S3552>/MUX_of_Tm5_coefs_Tm5Min_Tm5Max_and_Tm5CL'
         *  Inport: '<S3552>/MUX_of_Tm6_coefs_Tm6Min_Tm6Max_and_Tm6CL'
         */
        VDDR_ac_B.OutportBufferForK_Tb2Tcr0_ToTcr =
            VDDR_ac_B.MUX_of_Tm2_coefs_Tm2Min_Tm2Max_[1];

        /* SignalConversion generated from: '<S3552>/Tcr0Max' */
        VDDR_ac_B.OutportBufferForTcr0Max =
            VDDR_ac_B.MUX_of_Tm2_coefs_Tm2Min_Tm2Max_[4];

        /* SignalConversion generated from: '<S3552>/Tcr0Min' */
        VDDR_ac_B.OutportBufferForTcr0Min =
            VDDR_ac_B.MUX_of_Tm2_coefs_Tm2Min_Tm2Max_[3];

        /* SignalConversion generated from: '<S3552>/K_Tb2Tcr1_ToTcrsDep' */
        VDDR_ac_B.OutportBufferForK_Tb2Tcr1_ToTcr =
            VDDR_ac_B.MUX_of_Tm3_coefs_Tm3Min_Tm3Max_[1];

        /* SignalConversion generated from: '<S3552>/Tcr1Max' */
        VDDR_ac_B.OutportBufferForTcr1Max =
            VDDR_ac_B.MUX_of_Tm3_coefs_Tm3Min_Tm3Max_[4];

        /* SignalConversion generated from: '<S3552>/Tcr1Min' */
        VDDR_ac_B.OutportBufferForTcr1Min =
            VDDR_ac_B.MUX_of_Tm3_coefs_Tm3Min_Tm3Max_[3];

        /* SignalConversion generated from: '<S3552>/K_Tb2Tcr2_ToTcrsDep' */
        VDDR_ac_B.OutportBufferForK_Tb2Tcr2_ToTcr =
            VDDR_ac_B.MUX_of_Tm4_coefs_Tm4Min_Tm4Max_[1];

        /* SignalConversion generated from: '<S3552>/Tcr2Max' */
        VDDR_ac_B.OutportBufferForTcr2Max =
            VDDR_ac_B.MUX_of_Tm4_coefs_Tm4Min_Tm4Max_[4];

        /* SignalConversion generated from: '<S3552>/Tcr2Min' */
        VDDR_ac_B.OutportBufferForTcr2Min =
            VDDR_ac_B.MUX_of_Tm4_coefs_Tm4Min_Tm4Max_[3];

        /* SignalConversion generated from: '<S3552>/K_Tb2Tcr3_ToTcrsDep' */
        VDDR_ac_B.OutportBufferForK_Tb2Tcr3_ToTcr =
            VDDR_ac_B.MUX_of_Tm5_coefs_Tm5Min_Tm5Max_[1];

        /* SignalConversion generated from: '<S3552>/Tcr3Max' */
        VDDR_ac_B.OutportBufferForTcr3Max =
            VDDR_ac_B.MUX_of_Tm5_coefs_Tm5Min_Tm5Max_[4];

        /* SignalConversion generated from: '<S3552>/Tcr3Min' */
        VDDR_ac_B.OutportBufferForTcr3Min =
            VDDR_ac_B.MUX_of_Tm5_coefs_Tm5Min_Tm5Max_[3];

        /* SignalConversion generated from: '<S3552>/K_Tb2Tcr4_ToTcrsDep' */
        VDDR_ac_B.OutportBufferForK_Tb2Tcr4_ToTcr =
            VDDR_ac_B.MUX_of_Tm6_coefs_Tm6Min_Tm6Max_[1];

        /* SignalConversion generated from: '<S3552>/Tcr4Max' */
        VDDR_ac_B.OutportBufferForTcr4Max =
            VDDR_ac_B.MUX_of_Tm6_coefs_Tm6Min_Tm6Max_[4];

        /* SignalConversion generated from: '<S3552>/Tcr4Min' */
        VDDR_ac_B.OutportBufferForTcr4Min =
            VDDR_ac_B.MUX_of_Tm6_coefs_Tm6Min_Tm6Max_[3];

        /* S-Function (fcgen): '<S3550>/FcnCallGen' incorporates:
         *  SubSystem: '<S3550>/TaTbLinearLimits'
         */

        /* MinMax: '<S7392>/Maximum' incorporates:
         *  Constant: '<S7394>/Calib'
         */
        rtb_Merge21 = fmaxf(VeVDDC_M_TaMaxComb, (float32)
                            Rte_Prm_KeOPTR_k_NonZeroCoeffThrshld_Pos_KeOPTR_k_NonZeroCoeffThrshld_Pos
                            ());

        /* MinMax: '<S7392>/Maximum1' incorporates:
         *  Constant: '<S7394>/Calib'
         */
        rtb_VM_Conditional_Signal_PbatM = fmaxf((float32)
            Rte_Prm_KeOPTR_k_NonZeroCoeffThrshld_Pos_KeOPTR_k_NonZeroCoeffThrshld_Pos
            (), VeVDDC_M_TbMaxComb);

        /* MinMax: '<S7392>/Minimum' incorporates:
         *  Constant: '<S7393>/Calib'
         */
        rtb_Merge22 = fminf(VeVDDC_M_TaMinComb, (float32)
                            Rte_Prm_KeOPTR_k_NonZeroCoeffThrshld_Neg_KeOPTR_k_NonZeroCoeffThrshld_Neg
                            ());

        /* MinMax: '<S7392>/Minimum1' incorporates:
         *  Constant: '<S7393>/Calib'
         */
        rtb_VM_Conditional_Signal_TiCL_ = fminf((float32)
            Rte_Prm_KeOPTR_k_NonZeroCoeffThrshld_Neg_KeOPTR_k_NonZeroCoeffThrshld_Neg
            (), VeVDDC_M_TbMinComb);

        /* Abs: '<S7413>/Abs1' incorporates:
         *  Abs: '<S7411>/Abs1'
         */
        rtb_TmpSignalConversionAtVeH_b2 = fabsf
            (VDDR_ac_B.MUX_of_Tm5_coefs_Tm5Min_Tm5Max_[0]);

        /* Merge: '<S7533>/Merge1' incorporates:
         *  Abs: '<S7413>/Abs1'
         */
        rtb_VM_Conditional_Signal_PBatM = rtb_TmpSignalConversionAtVeH_b2;

        /* If: '<S7413>/If' incorporates:
         *  Abs: '<S7413>/Abs1'
         *  Constant: '<S7401>/Calib'
         *  Constant: '<S7516>/Calib'
         *  Logic: '<S7413>/Logical'
         *  RelationalOperator: '<S7413>/Greater Than or Equal '
         */
        if (Rte_Prm_HeOPTR_b_EnblSWALims_HeOPTR_b_EnblSWALims() &&
                (rtb_TmpSignalConversionAtVeH_b2 >= ((float32)
                Rte_Prm_KeOPTR_k_NonZeroCoeffThrshld_Pos_KeOPTR_k_NonZeroCoeffThrshld_Pos
                ())))
        {
            /* Outputs for IfAction SubSystem: '<S7413>/KNEQ0' incorporates:
             *  ActionPort: '<S7515>/Action Port'
             */
            VDDR_ac_KNEQ0(VDDR_ac_B.MUX_of_Tm5_coefs_Tm5Min_Tm5Max_[0],
                          VDDR_ac_B.VariantMergeForOutportTm5_misc_,
                          rtb_TmpSignalConversionAtVeSC_n,
                          rtb_TmpSignalConversionAtVeSC_p, &rtb_Merge23,
                          &rtb_VM_Conditional_Signal_PBatM);

            /* End of Outputs for SubSystem: '<S7413>/KNEQ0' */
        }
        else
        {
            /* Outputs for IfAction SubSystem: '<S7413>/KEQ0' incorporates:
             *  ActionPort: '<S7514>/Action Port'
             */
            VDDR_ac_KEQ0(&rtb_Merge23, &rtb_VM_Conditional_Signal_PBatM);

            /* End of Outputs for SubSystem: '<S7413>/KEQ0' */
        }

        /* End of If: '<S7413>/If' */

        /* MinMax: '<S7402>/MinMax4' */
        rtb_Merge24 = fmaxf(rtb_Merge22, rtb_Merge23);

        /* MinMax: '<S7402>/MinMax5' */
        rtb_VM_Conditional_Signal_PBatM = fminf(rtb_Merge21,
            rtb_VM_Conditional_Signal_PBatM);

        /* If: '<S7402>/If1' */
        if (rtb_Merge24 > rtb_VM_Conditional_Signal_PBatM)
        {
            /* Outputs for IfAction SubSystem: '<S7402>/NoIntersection' incorporates:
             *  ActionPort: '<S7415>/Action Port'
             */
            VDDR_ac_NoIntersection(rtb_Merge22, rtb_Merge21, rtb_Merge23,
                                   &rtb_Merge_hts,
                                   &rtb_TmpSignalConversionAtVeHS_l,
                                   &rtb_TmpSignalConversionAtVeHS_a);

            /* End of Outputs for SubSystem: '<S7402>/NoIntersection' */
        }
        else
        {
            /* Outputs for IfAction SubSystem: '<S7402>/Intersection' incorporates:
             *  ActionPort: '<S7414>/Action Port'
             */
            VDDR_ac_Intersection(rtb_Merge24, rtb_VM_Conditional_Signal_PBatM,
                                 &rtb_Merge_hts,
                                 &rtb_TmpSignalConversionAtVeHS_l,
                                 &rtb_TmpSignalConversionAtVeHS_a);

            /* End of Outputs for SubSystem: '<S7402>/Intersection' */
        }

        /* End of If: '<S7402>/If1' */

        /* Merge: '<S7533>/Merge1' incorporates:
         *  Abs: '<S7408>/Abs1'
         */
        rtb_VM_Conditional_Signal_PBatM = fabsf
            (VDDR_ac_B.MUX_of_Tm2_coefs_Tm2Min_Tm2Max_[0]);

        /* If: '<S7408>/If' incorporates:
         *  Constant: '<S7476>/Calib'
         *  Logic: '<S7408>/Logical'
         *  RelationalOperator: '<S7408>/Greater Than or Equal '
         */
        if ((VaVDDC_b_TSXRIntBool_3MotLdr[1]) &&
                (rtb_VM_Conditional_Signal_PBatM >= ((float32)
                Rte_Prm_KeOPTR_k_NonZeroCoeffThrshld_Pos_KeOPTR_k_NonZeroCoeffThrshld_Pos
                ())))
        {
            /* Outputs for IfAction SubSystem: '<S7408>/KNEQ0' incorporates:
             *  ActionPort: '<S7475>/Action Port'
             */
            VDDR_ac_KNEQ0(VDDR_ac_B.MUX_of_Tm2_coefs_Tm2Min_Tm2Max_[0],
                          VDDR_ac_B.VariantMergeForOutportTm2_misc_,
                          VDDR_ac_B.OutportBufferForTcr0Min,
                          VDDR_ac_B.OutportBufferForTcr0Max, &rtb_Merge23,
                          &rtb_VM_Conditional_Signal_PBatM);

            /* End of Outputs for SubSystem: '<S7408>/KNEQ0' */
        }
        else
        {
            /* Outputs for IfAction SubSystem: '<S7408>/KEQ0' incorporates:
             *  ActionPort: '<S7474>/Action Port'
             */
            VDDR_ac_KEQ0(&rtb_Merge23, &rtb_VM_Conditional_Signal_PBatM);

            /* End of Outputs for SubSystem: '<S7408>/KEQ0' */
        }

        /* End of If: '<S7408>/If' */

        /* MinMax: '<S7403>/MinMax4' */
        rtb_Merge24 = fmaxf(rtb_TmpSignalConversionAtVeHS_l, rtb_Merge23);

        /* MinMax: '<S7403>/MinMax5' */
        rtb_VM_Conditional_Signal_PBatM = fminf(rtb_TmpSignalConversionAtVeHS_a,
            rtb_VM_Conditional_Signal_PBatM);

        /* If: '<S7403>/If1' */
        if (rtb_Merge24 > rtb_VM_Conditional_Signal_PBatM)
        {
            /* Outputs for IfAction SubSystem: '<S7403>/NoIntersection' incorporates:
             *  ActionPort: '<S7425>/Action Port'
             */
            VDDR_ac_NoIntersection(rtb_TmpSignalConversionAtVeHS_l,
                                   rtb_TmpSignalConversionAtVeHS_a, rtb_Merge23,
                                   &rtb_Merge_hts, &rtb_Merge21, &rtb_Merge22);

            /* End of Outputs for SubSystem: '<S7403>/NoIntersection' */
        }
        else
        {
            /* Outputs for IfAction SubSystem: '<S7403>/Intersection' incorporates:
             *  ActionPort: '<S7424>/Action Port'
             */
            VDDR_ac_Intersection(rtb_Merge24, rtb_VM_Conditional_Signal_PBatM,
                                 &rtb_Merge_hts, &rtb_Merge21, &rtb_Merge22);

            /* End of Outputs for SubSystem: '<S7403>/Intersection' */
        }

        /* End of If: '<S7403>/If1' */

        /* Merge: '<S7533>/Merge1' incorporates:
         *  Abs: '<S7409>/Abs1'
         */
        rtb_VM_Conditional_Signal_PBatM = fabsf
            (VDDR_ac_B.MUX_of_Tm3_coefs_Tm3Min_Tm3Max_[0]);

        /* If: '<S7409>/If' incorporates:
         *  Constant: '<S7484>/Calib'
         *  Logic: '<S7409>/Logical'
         *  RelationalOperator: '<S7409>/Greater Than or Equal '
         */
        if ((VaVDDC_b_TSXRIntBool_3MotLdr[2]) &&
                (rtb_VM_Conditional_Signal_PBatM >= ((float32)
                Rte_Prm_KeOPTR_k_NonZeroCoeffThrshld_Pos_KeOPTR_k_NonZeroCoeffThrshld_Pos
                ())))
        {
            /* Outputs for IfAction SubSystem: '<S7409>/KNEQ0' incorporates:
             *  ActionPort: '<S7483>/Action Port'
             */
            VDDR_ac_KNEQ0(VDDR_ac_B.MUX_of_Tm3_coefs_Tm3Min_Tm3Max_[0],
                          VDDR_ac_B.VariantMergeForOutportTm3_misc_,
                          VDDR_ac_B.OutportBufferForTcr1Min,
                          VDDR_ac_B.OutportBufferForTcr1Max, &rtb_Merge23,
                          &rtb_VM_Conditional_Signal_PBatM);

            /* End of Outputs for SubSystem: '<S7409>/KNEQ0' */
        }
        else
        {
            /* Outputs for IfAction SubSystem: '<S7409>/KEQ0' incorporates:
             *  ActionPort: '<S7482>/Action Port'
             */
            VDDR_ac_KEQ0(&rtb_Merge23, &rtb_VM_Conditional_Signal_PBatM);

            /* End of Outputs for SubSystem: '<S7409>/KEQ0' */
        }

        /* End of If: '<S7409>/If' */

        /* MinMax: '<S7404>/MinMax4' */
        rtb_Merge24 = fmaxf(rtb_Merge21, rtb_Merge23);

        /* MinMax: '<S7404>/MinMax5' */
        rtb_VM_Conditional_Signal_PBatM = fminf(rtb_Merge22,
            rtb_VM_Conditional_Signal_PBatM);

        /* If: '<S7404>/If1' */
        if (rtb_Merge24 > rtb_VM_Conditional_Signal_PBatM)
        {
            /* Outputs for IfAction SubSystem: '<S7404>/NoIntersection' incorporates:
             *  ActionPort: '<S7435>/Action Port'
             */
            VDDR_ac_NoIntersection(rtb_Merge21, rtb_Merge22, rtb_Merge23,
                                   &rtb_Merge_hts,
                                   &rtb_TmpSignalConversionAtVeHS_l,
                                   &rtb_TmpSignalConversionAtVeHS_a);

            /* End of Outputs for SubSystem: '<S7404>/NoIntersection' */
        }
        else
        {
            /* Outputs for IfAction SubSystem: '<S7404>/Intersection' incorporates:
             *  ActionPort: '<S7434>/Action Port'
             */
            VDDR_ac_Intersection(rtb_Merge24, rtb_VM_Conditional_Signal_PBatM,
                                 &rtb_Merge_hts,
                                 &rtb_TmpSignalConversionAtVeHS_l,
                                 &rtb_TmpSignalConversionAtVeHS_a);

            /* End of Outputs for SubSystem: '<S7404>/Intersection' */
        }

        /* End of If: '<S7404>/If1' */

        /* Merge: '<S7533>/Merge1' incorporates:
         *  Abs: '<S7410>/Abs1'
         */
        rtb_VM_Conditional_Signal_PBatM = fabsf
            (VDDR_ac_B.MUX_of_Tm4_coefs_Tm4Min_Tm4Max_[0]);

        /* If: '<S7410>/If' incorporates:
         *  Constant: '<S7492>/Calib'
         *  Logic: '<S7410>/Logical'
         *  RelationalOperator: '<S7410>/Greater Than or Equal '
         */
        if ((VaVDDC_b_TSXRIntBool_3MotLdr[3]) &&
                (rtb_VM_Conditional_Signal_PBatM >= ((float32)
                Rte_Prm_KeOPTR_k_NonZeroCoeffThrshld_Pos_KeOPTR_k_NonZeroCoeffThrshld_Pos
                ())))
        {
            /* Outputs for IfAction SubSystem: '<S7410>/KNEQ0' incorporates:
             *  ActionPort: '<S7491>/Action Port'
             */
            VDDR_ac_KNEQ0(VDDR_ac_B.MUX_of_Tm4_coefs_Tm4Min_Tm4Max_[0],
                          VDDR_ac_B.VariantMergeForOutportTm4_misc_,
                          VDDR_ac_B.OutportBufferForTcr2Min,
                          VDDR_ac_B.OutportBufferForTcr2Max, &rtb_Merge23,
                          &rtb_VM_Conditional_Signal_PBatM);

            /* End of Outputs for SubSystem: '<S7410>/KNEQ0' */
        }
        else
        {
            /* Outputs for IfAction SubSystem: '<S7410>/KEQ0' incorporates:
             *  ActionPort: '<S7490>/Action Port'
             */
            VDDR_ac_KEQ0(&rtb_Merge23, &rtb_VM_Conditional_Signal_PBatM);

            /* End of Outputs for SubSystem: '<S7410>/KEQ0' */
        }

        /* End of If: '<S7410>/If' */

        /* MinMax: '<S7405>/MinMax4' */
        rtb_Merge24 = fmaxf(rtb_TmpSignalConversionAtVeHS_l, rtb_Merge23);

        /* MinMax: '<S7405>/MinMax5' */
        rtb_VM_Conditional_Signal_PBatM = fminf(rtb_TmpSignalConversionAtVeHS_a,
            rtb_VM_Conditional_Signal_PBatM);

        /* If: '<S7405>/If1' */
        if (rtb_Merge24 > rtb_VM_Conditional_Signal_PBatM)
        {
            /* Outputs for IfAction SubSystem: '<S7405>/NoIntersection' incorporates:
             *  ActionPort: '<S7445>/Action Port'
             */
            VDDR_ac_NoIntersection(rtb_TmpSignalConversionAtVeHS_l,
                                   rtb_TmpSignalConversionAtVeHS_a, rtb_Merge23,
                                   &rtb_Merge_hts, &rtb_Merge21, &rtb_Merge22);

            /* End of Outputs for SubSystem: '<S7405>/NoIntersection' */
        }
        else
        {
            /* Outputs for IfAction SubSystem: '<S7405>/Intersection' incorporates:
             *  ActionPort: '<S7444>/Action Port'
             */
            VDDR_ac_Intersection(rtb_Merge24, rtb_VM_Conditional_Signal_PBatM,
                                 &rtb_Merge_hts, &rtb_Merge21, &rtb_Merge22);

            /* End of Outputs for SubSystem: '<S7405>/Intersection' */
        }

        /* End of If: '<S7405>/If1' */

        /* Merge: '<S7533>/Merge1' incorporates:
         *  Abs: '<S7411>/Abs1'
         */
        rtb_VM_Conditional_Signal_PBatM = rtb_TmpSignalConversionAtVeH_b2;

        /* If: '<S7411>/If' incorporates:
         *  Constant: '<S7500>/Calib'
         *  Logic: '<S7411>/Logical'
         *  RelationalOperator: '<S7411>/Greater Than or Equal '
         */
        if ((VaVDDC_b_TSXRIntBool_3MotLdr[4]) &&
                (rtb_TmpSignalConversionAtVeH_b2 >= ((float32)
                Rte_Prm_KeOPTR_k_NonZeroCoeffThrshld_Pos_KeOPTR_k_NonZeroCoeffThrshld_Pos
                ())))
        {
            /* Outputs for IfAction SubSystem: '<S7411>/KNEQ0' incorporates:
             *  ActionPort: '<S7499>/Action Port'
             */
            VDDR_ac_KNEQ0(VDDR_ac_B.MUX_of_Tm5_coefs_Tm5Min_Tm5Max_[0],
                          VDDR_ac_B.VariantMergeForOutportTm5_misc_,
                          VDDR_ac_B.OutportBufferForTcr3Min,
                          VDDR_ac_B.OutportBufferForTcr3Max,
                          &rtb_TmpSignalConversionAtVeHS_a,
                          &rtb_VM_Conditional_Signal_PBatM);

            /* End of Outputs for SubSystem: '<S7411>/KNEQ0' */
        }
        else
        {
            /* Outputs for IfAction SubSystem: '<S7411>/KEQ0' incorporates:
             *  ActionPort: '<S7498>/Action Port'
             */
            VDDR_ac_KEQ0(&rtb_TmpSignalConversionAtVeHS_a,
                         &rtb_VM_Conditional_Signal_PBatM);

            /* End of Outputs for SubSystem: '<S7411>/KEQ0' */
        }

        /* End of If: '<S7411>/If' */

        /* MinMax: '<S7406>/MinMax4' */
        rtb_Merge23 = fmaxf(rtb_Merge21, rtb_TmpSignalConversionAtVeHS_a);

        /* MinMax: '<S7406>/MinMax5' */
        rtb_VM_Conditional_Signal_PBatM = fminf(rtb_Merge22,
            rtb_VM_Conditional_Signal_PBatM);

        /* If: '<S7406>/If1' */
        if (rtb_Merge23 > rtb_VM_Conditional_Signal_PBatM)
        {
            /* Outputs for IfAction SubSystem: '<S7406>/NoIntersection' incorporates:
             *  ActionPort: '<S7455>/Action Port'
             */
            VDDR_ac_NoIntersection(rtb_Merge21, rtb_Merge22,
                                   rtb_TmpSignalConversionAtVeHS_a,
                                   &rtb_Merge_hts,
                                   &rtb_TmpSignalConversionAtVeH_b2,
                                   &rtb_TmpSignalConversionAtVeHS_l);

            /* End of Outputs for SubSystem: '<S7406>/NoIntersection' */
        }
        else
        {
            /* Outputs for IfAction SubSystem: '<S7406>/Intersection' incorporates:
             *  ActionPort: '<S7454>/Action Port'
             */
            VDDR_ac_Intersection(rtb_Merge23, rtb_VM_Conditional_Signal_PBatM,
                                 &rtb_Merge_hts,
                                 &rtb_TmpSignalConversionAtVeH_b2,
                                 &rtb_TmpSignalConversionAtVeHS_l);

            /* End of Outputs for SubSystem: '<S7406>/Intersection' */
        }

        /* End of If: '<S7406>/If1' */

        /* Merge: '<S7533>/Merge1' incorporates:
         *  Abs: '<S7412>/Abs1'
         */
        rtb_VM_Conditional_Signal_PBatM = fabsf
            (VDDR_ac_B.MUX_of_Tm6_coefs_Tm6Min_Tm6Max_[0]);

        /* If: '<S7412>/If' incorporates:
         *  Constant: '<S7508>/Calib'
         *  Logic: '<S7412>/Logical'
         *  RelationalOperator: '<S7412>/Greater Than or Equal '
         */
        if ((VaVDDC_b_TSXRIntBool_3MotLdr[5]) &&
                (rtb_VM_Conditional_Signal_PBatM >= ((float32)
                Rte_Prm_KeOPTR_k_NonZeroCoeffThrshld_Pos_KeOPTR_k_NonZeroCoeffThrshld_Pos
                ())))
        {
            /* Outputs for IfAction SubSystem: '<S7412>/KNEQ0' incorporates:
             *  ActionPort: '<S7507>/Action Port'
             */
            VDDR_ac_KNEQ0(VDDR_ac_B.MUX_of_Tm6_coefs_Tm6Min_Tm6Max_[0],
                          VDDR_ac_B.VariantMergeForOutportTm6_misc_,
                          VDDR_ac_B.OutportBufferForTcr4Min,
                          VDDR_ac_B.OutportBufferForTcr4Max,
                          &rtb_TmpSignalConversionAtVeHS_a,
                          &rtb_VM_Conditional_Signal_PBatM);

            /* End of Outputs for SubSystem: '<S7412>/KNEQ0' */
        }
        else
        {
            /* Outputs for IfAction SubSystem: '<S7412>/KEQ0' incorporates:
             *  ActionPort: '<S7506>/Action Port'
             */
            VDDR_ac_KEQ0(&rtb_TmpSignalConversionAtVeHS_a,
                         &rtb_VM_Conditional_Signal_PBatM);

            /* End of Outputs for SubSystem: '<S7412>/KEQ0' */
        }

        /* End of If: '<S7412>/If' */

        /* MinMax: '<S7407>/MinMax4' */
        rtb_Merge21 = fmaxf(rtb_TmpSignalConversionAtVeH_b2,
                            rtb_TmpSignalConversionAtVeHS_a);

        /* MinMax: '<S7407>/MinMax5' */
        rtb_VM_Conditional_Signal_PBatM = fminf(rtb_TmpSignalConversionAtVeHS_l,
            rtb_VM_Conditional_Signal_PBatM);

        /* If: '<S7407>/If1' */
        if (rtb_Merge21 > rtb_VM_Conditional_Signal_PBatM)
        {
            /* Outputs for IfAction SubSystem: '<S7407>/NoIntersection' incorporates:
             *  ActionPort: '<S7465>/Action Port'
             */
            VDDR_ac_NoIntersection(rtb_TmpSignalConversionAtVeH_b2,
                                   rtb_TmpSignalConversionAtVeHS_l,
                                   rtb_TmpSignalConversionAtVeHS_a,
                                   &rtb_Merge_hts, (&(VeVDDC_M_TaMinHpt_EngTorq)),
                                   (&(VeVDDC_M_TaMaxHpt_EngTorq)));

            /* End of Outputs for SubSystem: '<S7407>/NoIntersection' */
        }
        else
        {
            /* Outputs for IfAction SubSystem: '<S7407>/Intersection' incorporates:
             *  ActionPort: '<S7464>/Action Port'
             */
            VDDR_ac_Intersection(rtb_Merge21, rtb_VM_Conditional_Signal_PBatM,
                                 &rtb_Merge_hts, (&(VeVDDC_M_TaMinHpt_EngTorq)),
                                 (&(VeVDDC_M_TaMaxHpt_EngTorq)));

            /* End of Outputs for SubSystem: '<S7407>/Intersection' */
        }

        /* End of If: '<S7407>/If1' */

        /* Sum: '<S7400>/Summation' incorporates:
         *  Product: '<S7400>/Multiplication'
         */
        VeVDDC_M_TxMin_EngTorq = (VeVDDC_M_TaMinHpt_EngTorq *
            VeVDDC_r_A1_3MotLdr) + VeVDDC_r_A2_3MotLdr;

        /* Sum: '<S7400>/Summation1' incorporates:
         *  Product: '<S7400>/Multiplication1'
         */
        VeVDDC_M_TxMax_EngTorq = (VeVDDC_r_A1_3MotLdr *
            VeVDDC_M_TaMaxHpt_EngTorq) + VeVDDC_r_A2_3MotLdr;

        /* Merge: '<S7533>/Merge1' incorporates:
         *  Abs: '<S7529>/Abs1'
         */
        rtb_VM_Conditional_Signal_PBatM = fabsf
            (VDDR_ac_B.OutportBufferForK_Tb2Tcr0_ToTcr);

        /* If: '<S7529>/If' incorporates:
         *  Constant: '<S7586>/Calib'
         *  Logic: '<S7529>/Logical'
         *  RelationalOperator: '<S7529>/Greater Than or Equal '
         */
        if ((VaVDDC_b_TSXRIntBool_3MotLdr[1]) &&
                (rtb_VM_Conditional_Signal_PBatM >= ((float32)
                Rte_Prm_KeOPTR_k_NonZeroCoeffThrshld_Pos_KeOPTR_k_NonZeroCoeffThrshld_Pos
                ())))
        {
            /* Outputs for IfAction SubSystem: '<S7529>/KNEQ0' incorporates:
             *  ActionPort: '<S7585>/Action Port'
             */
            VDDR_ac_KNEQ0(VDDR_ac_B.OutportBufferForK_Tb2Tcr0_ToTcr,
                          VDDR_ac_B.VariantMergeForOutportTm2_misc_,
                          VDDR_ac_B.OutportBufferForTcr0Min,
                          VDDR_ac_B.OutportBufferForTcr0Max,
                          &rtb_TmpSignalConversionAtVeHS_a,
                          &rtb_VM_Conditional_Signal_PBatM);

            /* End of Outputs for SubSystem: '<S7529>/KNEQ0' */
        }
        else
        {
            /* Outputs for IfAction SubSystem: '<S7529>/KEQ0' incorporates:
             *  ActionPort: '<S7584>/Action Port'
             */
            VDDR_ac_KEQ0(&rtb_TmpSignalConversionAtVeHS_a,
                         &rtb_VM_Conditional_Signal_PBatM);

            /* End of Outputs for SubSystem: '<S7529>/KEQ0' */
        }

        /* End of If: '<S7529>/If' */

        /* MinMax: '<S7524>/MinMax4' */
        rtb_Merge21 = fmaxf(rtb_VM_Conditional_Signal_TiCL_,
                            rtb_TmpSignalConversionAtVeHS_a);

        /* MinMax: '<S7524>/MinMax5' */
        rtb_VM_Conditional_Signal_PBatM = fminf(rtb_VM_Conditional_Signal_PbatM,
            rtb_VM_Conditional_Signal_PBatM);

        /* If: '<S7524>/If1' */
        if (rtb_Merge21 > rtb_VM_Conditional_Signal_PBatM)
        {
            /* Outputs for IfAction SubSystem: '<S7524>/NoIntersection' incorporates:
             *  ActionPort: '<S7535>/Action Port'
             */
            VDDR_ac_NoIntersection(rtb_VM_Conditional_Signal_TiCL_,
                                   rtb_VM_Conditional_Signal_PbatM,
                                   rtb_TmpSignalConversionAtVeHS_a,
                                   &rtb_Merge_hts,
                                   &rtb_TmpSignalConversionAtVeH_b2,
                                   &rtb_TmpSignalConversionAtVeHS_l);

            /* End of Outputs for SubSystem: '<S7524>/NoIntersection' */
        }
        else
        {
            /* Outputs for IfAction SubSystem: '<S7524>/Intersection' incorporates:
             *  ActionPort: '<S7534>/Action Port'
             */
            VDDR_ac_Intersection(rtb_Merge21, rtb_VM_Conditional_Signal_PBatM,
                                 &rtb_Merge_hts,
                                 &rtb_TmpSignalConversionAtVeH_b2,
                                 &rtb_TmpSignalConversionAtVeHS_l);

            /* End of Outputs for SubSystem: '<S7524>/Intersection' */
        }

        /* End of If: '<S7524>/If1' */

        /* Merge: '<S7533>/Merge1' incorporates:
         *  Abs: '<S7530>/Abs1'
         */
        rtb_VM_Conditional_Signal_PBatM = fabsf
            (VDDR_ac_B.OutportBufferForK_Tb2Tcr1_ToTcr);

        /* If: '<S7530>/If' incorporates:
         *  Constant: '<S7594>/Calib'
         *  Logic: '<S7530>/Logical'
         *  RelationalOperator: '<S7530>/Greater Than or Equal '
         */
        if ((VaVDDC_b_TSXRIntBool_3MotLdr[2]) &&
                (rtb_VM_Conditional_Signal_PBatM >= ((float32)
                Rte_Prm_KeOPTR_k_NonZeroCoeffThrshld_Pos_KeOPTR_k_NonZeroCoeffThrshld_Pos
                ())))
        {
            /* Outputs for IfAction SubSystem: '<S7530>/KNEQ0' incorporates:
             *  ActionPort: '<S7593>/Action Port'
             */
            VDDR_ac_KNEQ0(VDDR_ac_B.OutportBufferForK_Tb2Tcr1_ToTcr,
                          VDDR_ac_B.VariantMergeForOutportTm3_misc_,
                          VDDR_ac_B.OutportBufferForTcr1Min,
                          VDDR_ac_B.OutportBufferForTcr1Max,
                          &rtb_TmpSignalConversionAtVeHS_a,
                          &rtb_VM_Conditional_Signal_PBatM);

            /* End of Outputs for SubSystem: '<S7530>/KNEQ0' */
        }
        else
        {
            /* Outputs for IfAction SubSystem: '<S7530>/KEQ0' incorporates:
             *  ActionPort: '<S7592>/Action Port'
             */
            VDDR_ac_KEQ0(&rtb_TmpSignalConversionAtVeHS_a,
                         &rtb_VM_Conditional_Signal_PBatM);

            /* End of Outputs for SubSystem: '<S7530>/KEQ0' */
        }

        /* End of If: '<S7530>/If' */

        /* MinMax: '<S7525>/MinMax4' */
        rtb_Merge21 = fmaxf(rtb_TmpSignalConversionAtVeH_b2,
                            rtb_TmpSignalConversionAtVeHS_a);

        /* MinMax: '<S7525>/MinMax5' */
        rtb_VM_Conditional_Signal_PBatM = fminf(rtb_TmpSignalConversionAtVeHS_l,
            rtb_VM_Conditional_Signal_PBatM);

        /* If: '<S7525>/If1' */
        if (rtb_Merge21 > rtb_VM_Conditional_Signal_PBatM)
        {
            /* Outputs for IfAction SubSystem: '<S7525>/NoIntersection' incorporates:
             *  ActionPort: '<S7545>/Action Port'
             */
            VDDR_ac_NoIntersection(rtb_TmpSignalConversionAtVeH_b2,
                                   rtb_TmpSignalConversionAtVeHS_l,
                                   rtb_TmpSignalConversionAtVeHS_a,
                                   &rtb_Merge_hts,
                                   &rtb_VM_Conditional_Signal_PbatM,
                                   &rtb_VM_Conditional_Signal_TiCL_);

            /* End of Outputs for SubSystem: '<S7525>/NoIntersection' */
        }
        else
        {
            /* Outputs for IfAction SubSystem: '<S7525>/Intersection' incorporates:
             *  ActionPort: '<S7544>/Action Port'
             */
            VDDR_ac_Intersection(rtb_Merge21, rtb_VM_Conditional_Signal_PBatM,
                                 &rtb_Merge_hts,
                                 &rtb_VM_Conditional_Signal_PbatM,
                                 &rtb_VM_Conditional_Signal_TiCL_);

            /* End of Outputs for SubSystem: '<S7525>/Intersection' */
        }

        /* End of If: '<S7525>/If1' */

        /* Merge: '<S7533>/Merge1' incorporates:
         *  Abs: '<S7531>/Abs1'
         */
        rtb_VM_Conditional_Signal_PBatM = fabsf
            (VDDR_ac_B.OutportBufferForK_Tb2Tcr2_ToTcr);

        /* If: '<S7531>/If' incorporates:
         *  Constant: '<S7602>/Calib'
         *  Logic: '<S7531>/Logical'
         *  RelationalOperator: '<S7531>/Greater Than or Equal '
         */
        if ((VaVDDC_b_TSXRIntBool_3MotLdr[3]) &&
                (rtb_VM_Conditional_Signal_PBatM >= ((float32)
                Rte_Prm_KeOPTR_k_NonZeroCoeffThrshld_Pos_KeOPTR_k_NonZeroCoeffThrshld_Pos
                ())))
        {
            /* Outputs for IfAction SubSystem: '<S7531>/KNEQ0' incorporates:
             *  ActionPort: '<S7601>/Action Port'
             */
            VDDR_ac_KNEQ0(VDDR_ac_B.OutportBufferForK_Tb2Tcr2_ToTcr,
                          VDDR_ac_B.VariantMergeForOutportTm4_misc_,
                          VDDR_ac_B.OutportBufferForTcr2Min,
                          VDDR_ac_B.OutportBufferForTcr2Max,
                          &rtb_TmpSignalConversionAtVeHS_a,
                          &rtb_VM_Conditional_Signal_PBatM);

            /* End of Outputs for SubSystem: '<S7531>/KNEQ0' */
        }
        else
        {
            /* Outputs for IfAction SubSystem: '<S7531>/KEQ0' incorporates:
             *  ActionPort: '<S7600>/Action Port'
             */
            VDDR_ac_KEQ0(&rtb_TmpSignalConversionAtVeHS_a,
                         &rtb_VM_Conditional_Signal_PBatM);

            /* End of Outputs for SubSystem: '<S7531>/KEQ0' */
        }

        /* End of If: '<S7531>/If' */

        /* MinMax: '<S7526>/MinMax4' */
        rtb_Merge21 = fmaxf(rtb_VM_Conditional_Signal_PbatM,
                            rtb_TmpSignalConversionAtVeHS_a);

        /* MinMax: '<S7526>/MinMax5' */
        rtb_VM_Conditional_Signal_PBatM = fminf(rtb_VM_Conditional_Signal_TiCL_,
            rtb_VM_Conditional_Signal_PBatM);

        /* If: '<S7526>/If1' */
        if (rtb_Merge21 > rtb_VM_Conditional_Signal_PBatM)
        {
            /* Outputs for IfAction SubSystem: '<S7526>/NoIntersection' incorporates:
             *  ActionPort: '<S7555>/Action Port'
             */
            VDDR_ac_NoIntersection(rtb_VM_Conditional_Signal_PbatM,
                                   rtb_VM_Conditional_Signal_TiCL_,
                                   rtb_TmpSignalConversionAtVeHS_a,
                                   &rtb_Merge_hts,
                                   &rtb_TmpSignalConversionAtVeH_b2,
                                   &rtb_TmpSignalConversionAtVeHS_l);

            /* End of Outputs for SubSystem: '<S7526>/NoIntersection' */
        }
        else
        {
            /* Outputs for IfAction SubSystem: '<S7526>/Intersection' incorporates:
             *  ActionPort: '<S7554>/Action Port'
             */
            VDDR_ac_Intersection(rtb_Merge21, rtb_VM_Conditional_Signal_PBatM,
                                 &rtb_Merge_hts,
                                 &rtb_TmpSignalConversionAtVeH_b2,
                                 &rtb_TmpSignalConversionAtVeHS_l);

            /* End of Outputs for SubSystem: '<S7526>/Intersection' */
        }

        /* End of If: '<S7526>/If1' */

        /* Merge: '<S7533>/Merge1' incorporates:
         *  Abs: '<S7532>/Abs1'
         */
        rtb_VM_Conditional_Signal_PBatM = fabsf
            (VDDR_ac_B.OutportBufferForK_Tb2Tcr3_ToTcr);

        /* If: '<S7532>/If' incorporates:
         *  Constant: '<S7610>/Calib'
         *  Logic: '<S7532>/Logical'
         *  RelationalOperator: '<S7532>/Greater Than or Equal '
         */
        if ((VaVDDC_b_TSXRIntBool_3MotLdr[4]) &&
                (rtb_VM_Conditional_Signal_PBatM >= ((float32)
                Rte_Prm_KeOPTR_k_NonZeroCoeffThrshld_Pos_KeOPTR_k_NonZeroCoeffThrshld_Pos
                ())))
        {
            /* Outputs for IfAction SubSystem: '<S7532>/KNEQ0' incorporates:
             *  ActionPort: '<S7609>/Action Port'
             */
            VDDR_ac_KNEQ0(VDDR_ac_B.OutportBufferForK_Tb2Tcr3_ToTcr,
                          VDDR_ac_B.VariantMergeForOutportTm5_misc_,
                          VDDR_ac_B.OutportBufferForTcr3Min,
                          VDDR_ac_B.OutportBufferForTcr3Max,
                          &rtb_TmpSignalConversionAtVeHS_a,
                          &rtb_VM_Conditional_Signal_PBatM);

            /* End of Outputs for SubSystem: '<S7532>/KNEQ0' */
        }
        else
        {
            /* Outputs for IfAction SubSystem: '<S7532>/KEQ0' incorporates:
             *  ActionPort: '<S7608>/Action Port'
             */
            VDDR_ac_KEQ0(&rtb_TmpSignalConversionAtVeHS_a,
                         &rtb_VM_Conditional_Signal_PBatM);

            /* End of Outputs for SubSystem: '<S7532>/KEQ0' */
        }

        /* End of If: '<S7532>/If' */

        /* MinMax: '<S7527>/MinMax4' */
        rtb_Merge21 = fmaxf(rtb_TmpSignalConversionAtVeH_b2,
                            rtb_TmpSignalConversionAtVeHS_a);

        /* MinMax: '<S7527>/MinMax5' */
        rtb_VM_Conditional_Signal_PBatM = fminf(rtb_TmpSignalConversionAtVeHS_l,
            rtb_VM_Conditional_Signal_PBatM);

        /* If: '<S7527>/If1' */
        if (rtb_Merge21 > rtb_VM_Conditional_Signal_PBatM)
        {
            /* Outputs for IfAction SubSystem: '<S7527>/NoIntersection' incorporates:
             *  ActionPort: '<S7565>/Action Port'
             */
            VDDR_ac_NoIntersection(rtb_TmpSignalConversionAtVeH_b2,
                                   rtb_TmpSignalConversionAtVeHS_l,
                                   rtb_TmpSignalConversionAtVeHS_a,
                                   &rtb_Merge_hts,
                                   &rtb_VM_Conditional_Signal_PbatM,
                                   &rtb_VM_Conditional_Signal_TiCL_);

            /* End of Outputs for SubSystem: '<S7527>/NoIntersection' */
        }
        else
        {
            /* Outputs for IfAction SubSystem: '<S7527>/Intersection' incorporates:
             *  ActionPort: '<S7564>/Action Port'
             */
            VDDR_ac_Intersection(rtb_Merge21, rtb_VM_Conditional_Signal_PBatM,
                                 &rtb_Merge_hts,
                                 &rtb_VM_Conditional_Signal_PbatM,
                                 &rtb_VM_Conditional_Signal_TiCL_);

            /* End of Outputs for SubSystem: '<S7527>/Intersection' */
        }

        /* End of If: '<S7527>/If1' */

        /* Merge: '<S7533>/Merge1' incorporates:
         *  Abs: '<S7533>/Abs1'
         */
        rtb_VM_Conditional_Signal_PBatM = fabsf
            (VDDR_ac_B.OutportBufferForK_Tb2Tcr4_ToTcr);

        /* If: '<S7533>/If' incorporates:
         *  Constant: '<S7618>/Calib'
         *  Logic: '<S7533>/Logical'
         *  RelationalOperator: '<S7533>/Greater Than or Equal '
         */
        if ((VaVDDC_b_TSXRIntBool_3MotLdr[5]) &&
                (rtb_VM_Conditional_Signal_PBatM >= ((float32)
                Rte_Prm_KeOPTR_k_NonZeroCoeffThrshld_Pos_KeOPTR_k_NonZeroCoeffThrshld_Pos
                ())))
        {
            /* Outputs for IfAction SubSystem: '<S7533>/KNEQ0' incorporates:
             *  ActionPort: '<S7617>/Action Port'
             */
            VDDR_ac_KNEQ0(VDDR_ac_B.OutportBufferForK_Tb2Tcr4_ToTcr,
                          VDDR_ac_B.VariantMergeForOutportTm6_misc_,
                          VDDR_ac_B.OutportBufferForTcr4Min,
                          VDDR_ac_B.OutportBufferForTcr4Max,
                          &rtb_TmpSignalConversionAtVeH_b2,
                          &rtb_VM_Conditional_Signal_PBatM);

            /* End of Outputs for SubSystem: '<S7533>/KNEQ0' */
        }
        else
        {
            /* Outputs for IfAction SubSystem: '<S7533>/KEQ0' incorporates:
             *  ActionPort: '<S7616>/Action Port'
             */
            VDDR_ac_KEQ0(&rtb_TmpSignalConversionAtVeH_b2,
                         &rtb_VM_Conditional_Signal_PBatM);

            /* End of Outputs for SubSystem: '<S7533>/KEQ0' */
        }

        /* End of If: '<S7533>/If' */

        /* MinMax: '<S7528>/MinMax4' */
        rtb_TmpSignalConversionAtVeHS_l = fmaxf(rtb_VM_Conditional_Signal_PbatM,
            rtb_TmpSignalConversionAtVeH_b2);

        /* MinMax: '<S7528>/MinMax5' */
        rtb_VM_Conditional_Signal_PBatM = fminf(rtb_VM_Conditional_Signal_TiCL_,
            rtb_VM_Conditional_Signal_PBatM);

        /* If: '<S7528>/If1' */
        if (rtb_TmpSignalConversionAtVeHS_l > rtb_VM_Conditional_Signal_PBatM)
        {
            /* Outputs for IfAction SubSystem: '<S7528>/NoIntersection' incorporates:
             *  ActionPort: '<S7575>/Action Port'
             */
            VDDR_ac_NoIntersection(rtb_VM_Conditional_Signal_PbatM,
                                   rtb_VM_Conditional_Signal_TiCL_,
                                   rtb_TmpSignalConversionAtVeH_b2,
                                   &rtb_Merge_hts, (&(VeVDDC_M_TbMinHpt_EngTorq)),
                                   (&(VeVDDC_M_TbMaxHpt_EngTorq)));

            /* End of Outputs for SubSystem: '<S7528>/NoIntersection' */
        }
        else
        {
            /* Outputs for IfAction SubSystem: '<S7528>/Intersection' incorporates:
             *  ActionPort: '<S7574>/Action Port'
             */
            VDDR_ac_Intersection(rtb_TmpSignalConversionAtVeHS_l,
                                 rtb_VM_Conditional_Signal_PBatM, &rtb_Merge_hts,
                                 (&(VeVDDC_M_TbMinHpt_EngTorq)),
                                 (&(VeVDDC_M_TbMaxHpt_EngTorq)));

            /* End of Outputs for SubSystem: '<S7528>/Intersection' */
        }

        /* End of If: '<S7528>/If1' */

        /* Sum: '<S7523>/Summation' incorporates:
         *  Product: '<S7523>/Multiplication'
         */
        VeVDDC_M_TyMin_EngTorq = (VeVDDC_M_TbMinHpt_EngTorq *
            VeVDDC_r_B1_3MotLdr) + VeVDDC_r_B2_3MotLdr;

        /* Sum: '<S7523>/Summation1' incorporates:
         *  Product: '<S7523>/Multiplication1'
         */
        VeVDDC_M_TyMax_EngTorq = (VeVDDC_r_B1_3MotLdr *
            VeVDDC_M_TbMaxHpt_EngTorq) + VeVDDC_r_B2_3MotLdr;

        /* S-Function (fcgen): '<S3550>/FcnCallGen' incorporates:
         *  SubSystem: '<S3550>/OPL_HPtCalc'
         */

        /* Abs: '<S5034>/Abs' incorporates:
         *  Abs: '<S5179>/Abs'
         *  Sum: '<S5034>/Sum1'
         */
        rtb_TmpSignalConversionAtVeHS_l = fabsf(rtb_TmpSignalConversionAtVeSCCR);

        /* RelationalOperator: '<S5034>/Comparison2' incorporates:
         *  Abs: '<S5034>/Abs'
         *  Constant: '<S5034>/Constant Value'
         */
        rtb_Merge_hts = (rtb_TmpSignalConversionAtVeHS_l < 0.01F);

        /* Abs: '<S5035>/Abs' incorporates:
         *  Abs: '<S5069>/Abs'
         *  Sum: '<S5035>/Sum1'
         */
        rtb_VM_Conditional_Signal_PBatM = fabsf(rtb_TmpSignalConversionAtVeS_jx);

        /* RelationalOperator: '<S5035>/Comparison2' incorporates:
         *  Abs: '<S5035>/Abs'
         *  Constant: '<S5035>/Constant Value'
         */
        rtb_Comparison2_eh = (rtb_VM_Conditional_Signal_PBatM < 0.01F);

        /* Abs: '<S5040>/Abs' incorporates:
         *  Abs: '<S5180>/Abs'
         *  Constant: '<S5016>/Constant Value2'
         *  Sum: '<S5040>/Sum1'
         */
        rtb_TmpSignalConversionAtVeHS_a = fabsf(rtb_TmpSignalConversionAtVeSCCR
            - 1.0F);

        /* RelationalOperator: '<S5040>/Comparison2' incorporates:
         *  Abs: '<S5040>/Abs'
         *  Constant: '<S5040>/Constant Value'
         */
        rtb_Comparison2_pur = (rtb_TmpSignalConversionAtVeHS_a < 0.01F);

        /* Abs: '<S5041>/Abs' incorporates:
         *  Abs: '<S5070>/Abs'
         *  Constant: '<S5016>/Constant Value3'
         *  Sum: '<S5041>/Sum1'
         */
        rtb_VM_Conditional_Signal_PbatM = fabsf(rtb_TmpSignalConversionAtVeS_jx
            - 1.0F);

        /* RelationalOperator: '<S5041>/Comparison2' incorporates:
         *  Abs: '<S5041>/Abs'
         *  Constant: '<S5041>/Constant Value'
         */
        rtb_NotEqual1_el = (rtb_VM_Conditional_Signal_PbatM < 0.01F);

        /* Logic: '<S5016>/Logical5' incorporates:
         *  Logic: '<S5016>/Logical2'
         */
        rtb_Merge_og = !rtb_Merge_hts;

        /* Logic: '<S5016>/Logical6' incorporates:
         *  Logic: '<S5016>/Logical3'
         */
        rtb_Merge_bp = !rtb_Comparison2_pur;

        /* RelationalOperator: '<S5066>/Not Equal1' incorporates:
         *  Logic: '<S5016>/Logical5'
         *  Logic: '<S5016>/Logical6'
         *  Logic: '<S5016>/Logical7'
         */
        rtb_NotEqual_cs = (rtb_Merge_og && rtb_Merge_bp);

        /* Logic: '<S5016>/Logical11' */
        rtb_Logical11_g = (rtb_Comparison2_eh && rtb_NotEqual_cs);

        /* Logic: '<S5016>/Logical13' */
        rtb_Logical13_c = (rtb_NotEqual1_el && rtb_NotEqual_cs);

        /* Logic: '<S5016>/Logical8' incorporates:
         *  Logic: '<S5016>/Logical1'
         */
        rtb_Merge_ly = !rtb_Comparison2_eh;

        /* Logic: '<S5016>/Logical9' incorporates:
         *  Logic: '<S5016>/Logical4'
         */
        rtb_Merge_bk = !rtb_NotEqual1_el;

        /* RelationalOperator: '<S5066>/Not Equal1' incorporates:
         *  Logic: '<S5016>/Logical10'
         *  Logic: '<S5016>/Logical8'
         *  Logic: '<S5016>/Logical9'
         */
        rtb_NotEqual_cs = (rtb_Merge_ly && rtb_Merge_bk);

        /* If: '<S5016>/If' incorporates:
         *  Logic: '<S5016>/Logical'
         *  Logic: '<S5016>/Logical12'
         *  Logic: '<S5016>/Logical14'
         *  Logic: '<S5016>/Logical15'
         *  Logic: '<S5016>/Logical16'
         *  Logic: '<S5016>/Logical17'
         *  Logic: '<S5016>/Logical18'
         */
        if (((rtb_Merge_og && rtb_Merge_ly) && rtb_Merge_bp) && rtb_Merge_bk)
        {
            /* Outputs for IfAction SubSystem: '<S5016>/Subsystem4' incorporates:
             *  ActionPort: '<S5042>/Action Port'
             */
            VDDR_ac_Subsystem4(&rtb_DataTypeConversion_g);

            /* End of Outputs for SubSystem: '<S5016>/Subsystem4' */
        }
        else if (rtb_Comparison2_eh && rtb_Merge_hts)
        {
            /* Outputs for IfAction SubSystem: '<S5016>/Subsystem5' incorporates:
             *  ActionPort: '<S5043>/Action Port'
             */
            VDDR_ac_Subsystem5(&rtb_DataTypeConversion_g);

            /* End of Outputs for SubSystem: '<S5016>/Subsystem5' */
        }
        else if (rtb_Comparison2_eh && rtb_Comparison2_pur)
        {
            /* Outputs for IfAction SubSystem: '<S5016>/Subsystem6' incorporates:
             *  ActionPort: '<S5044>/Action Port'
             */
            VDDR_ac_Subsystem6(&rtb_DataTypeConversion_g);

            /* End of Outputs for SubSystem: '<S5016>/Subsystem6' */
        }
        else if (rtb_NotEqual1_el && rtb_Merge_hts)
        {
            /* Outputs for IfAction SubSystem: '<S5016>/Subsystem7' incorporates:
             *  ActionPort: '<S5045>/Action Port'
             */
            VDDR_ac_Subsystem7(&rtb_DataTypeConversion_g);

            /* End of Outputs for SubSystem: '<S5016>/Subsystem7' */
        }
        else if (rtb_NotEqual1_el && rtb_Comparison2_pur)
        {
            /* Outputs for IfAction SubSystem: '<S5016>/Subsystem8' incorporates:
             *  ActionPort: '<S5046>/Action Port'
             */
            VDDR_ac_Subsystem8(&rtb_DataTypeConversion_g);

            /* End of Outputs for SubSystem: '<S5016>/Subsystem8' */
        }
        else if (rtb_Logical11_g)
        {
            /* Outputs for IfAction SubSystem: '<S5016>/Subsystem9' incorporates:
             *  ActionPort: '<S5047>/Action Port'
             */
            VDDR_ac_Subsystem9(&rtb_DataTypeConversion_g);

            /* End of Outputs for SubSystem: '<S5016>/Subsystem9' */
        }
        else if (rtb_Logical13_c)
        {
            /* Outputs for IfAction SubSystem: '<S5016>/Subsystem10' incorporates:
             *  ActionPort: '<S5036>/Action Port'
             */
            VDDR_ac_Subsystem10(&rtb_DataTypeConversion_g);

            /* End of Outputs for SubSystem: '<S5016>/Subsystem10' */
        }
        else if (rtb_NotEqual_cs && rtb_Merge_hts)
        {
            /* Outputs for IfAction SubSystem: '<S5016>/Subsystem11' incorporates:
             *  ActionPort: '<S5037>/Action Port'
             */
            VDDR_ac_Subsystem11(&rtb_DataTypeConversion_g);

            /* End of Outputs for SubSystem: '<S5016>/Subsystem11' */
        }
        else if (rtb_NotEqual_cs && rtb_Comparison2_pur)
        {
            /* Outputs for IfAction SubSystem: '<S5016>/Subsystem12' incorporates:
             *  ActionPort: '<S5038>/Action Port'
             */
            VDDR_ac_Subsystem12(&rtb_DataTypeConversion_g);

            /* End of Outputs for SubSystem: '<S5016>/Subsystem12' */
        }
        else
        {
            /* Outputs for IfAction SubSystem: '<S5016>/Subsystem13' incorporates:
             *  ActionPort: '<S5039>/Action Port'
             */
            VDDR_ac_Subsystem13(&rtb_DataTypeConversion_g);

            /* End of Outputs for SubSystem: '<S5016>/Subsystem13' */
        }

        /* End of If: '<S5016>/If' */

        /* Outputs for Atomic SubSystem: '<S5021>/Protected Division' */
        /* Switch: '<S7389>/Switch1' incorporates:
         *  Constant: '<S7389>/Constant Value'
         *  Constant: '<S7389>/Constant Value1'
         *  Constant: '<S7389>/Constant Value2'
         *  Constant: '<S7389>/Constant Value3'
         *  Logic: '<S7389>/AND'
         *  RelationalOperator: '<S7389>/Greater Than or Equal '
         *  RelationalOperator: '<S7389>/Greater Than or Equal 1'
         *  RelationalOperator: '<S7389>/Not Equal'
         *  RelationalOperator: '<S7389>/Not Equal1'
         *  Switch: '<S7389>/Switch2'
         *  Switch: '<S7389>/Switch3'
         */
        if ((VDDR_ac_B.VariantMergeForOutportMUX_of_Tm[0] != 0.0F) &&
                (VeVDDC_r_A1_3MotLdr != 0.0F))
        {
            /* Switch: '<S7389>/Switch1' incorporates:
             *  Product: '<S7389>/Division'
             */
            rtb_VM_Conditional_Signal_TiCL_ =
                VDDR_ac_B.VariantMergeForOutportMUX_of_Tm[0] /
                VeVDDC_r_A1_3MotLdr;
        }
        else if (VDDR_ac_B.VariantMergeForOutportMUX_of_Tm[0] > 0.0F)
        {
            /* Switch: '<S7389>/Switch2' incorporates:
             *  Constant: '<S7389>/MAXFLOAT'
             *  Switch: '<S7389>/Switch1'
             */
            rtb_VM_Conditional_Signal_TiCL_ = 3.402823466E+38F;
        }
        else if (VDDR_ac_B.VariantMergeForOutportMUX_of_Tm[0] < 0.0F)
        {
            /* Switch: '<S7389>/Switch3' incorporates:
             *  Constant: '<S7389>/MINFLOAT'
             *  Switch: '<S7389>/Switch1'
             *  Switch: '<S7389>/Switch2'
             */
            rtb_VM_Conditional_Signal_TiCL_ = -3.402823466E+38F;
        }
        else
        {
            /* Switch: '<S7389>/Switch1' incorporates:
             *  Constant: '<S7389>/Constant Value4'
             *  Switch: '<S7389>/Switch2'
             *  Switch: '<S7389>/Switch3'
             */
            rtb_VM_Conditional_Signal_TiCL_ = 0.0F;
        }

        /* End of Switch: '<S7389>/Switch1' */
        /* End of Outputs for SubSystem: '<S5021>/Protected Division' */

        /* Outputs for Atomic SubSystem: '<S5021>/Protected Division1' */
        /* Switch: '<S7390>/Switch1' incorporates:
         *  Constant: '<S7390>/Constant Value'
         *  Constant: '<S7390>/Constant Value1'
         *  Constant: '<S7390>/Constant Value2'
         *  Constant: '<S7390>/Constant Value3'
         *  Logic: '<S7390>/AND'
         *  RelationalOperator: '<S7390>/Greater Than or Equal '
         *  RelationalOperator: '<S7390>/Greater Than or Equal 1'
         *  RelationalOperator: '<S7390>/Not Equal'
         *  RelationalOperator: '<S7390>/Not Equal1'
         *  Switch: '<S7390>/Switch2'
         *  Switch: '<S7390>/Switch3'
         */
        if ((VDDR_ac_B.VariantMergeForOutportMUX_of_Tm[1] != 0.0F) &&
                (VeVDDC_r_B1_3MotLdr != 0.0F))
        {
            /* Switch: '<S7390>/Switch1' incorporates:
             *  Product: '<S7390>/Division'
             */
            rtb_TmpSignalConversionAtVeH_b2 =
                VDDR_ac_B.VariantMergeForOutportMUX_of_Tm[1] /
                VeVDDC_r_B1_3MotLdr;
        }
        else if (VDDR_ac_B.VariantMergeForOutportMUX_of_Tm[1] > 0.0F)
        {
            /* Switch: '<S7390>/Switch2' incorporates:
             *  Constant: '<S7390>/MAXFLOAT'
             *  Switch: '<S7390>/Switch1'
             */
            rtb_TmpSignalConversionAtVeH_b2 = 3.402823466E+38F;
        }
        else if (VDDR_ac_B.VariantMergeForOutportMUX_of_Tm[1] < 0.0F)
        {
            /* Switch: '<S7390>/Switch3' incorporates:
             *  Constant: '<S7390>/MINFLOAT'
             *  Switch: '<S7390>/Switch1'
             *  Switch: '<S7390>/Switch2'
             */
            rtb_TmpSignalConversionAtVeH_b2 = -3.402823466E+38F;
        }
        else
        {
            /* Switch: '<S7390>/Switch1' incorporates:
             *  Constant: '<S7390>/Constant Value4'
             *  Switch: '<S7390>/Switch2'
             *  Switch: '<S7390>/Switch3'
             */
            rtb_TmpSignalConversionAtVeH_b2 = 0.0F;
        }

        /* End of Switch: '<S7390>/Switch1' */
        /* End of Outputs for SubSystem: '<S5021>/Protected Division1' */

        /* Sum: '<S5051>/Sum3' */
        VDDR_ac_B.Sum3 = (VeVDDC_r_Ca_3MotLdr + VeVDDC_r_Cb_3MotLdr) +
            rtb_TmpSignalConversionAtDCLoad;

        /* Switch: '<S5060>/Switch' incorporates:
         *  Constant: '<S5058>/Constant Value'
         *  MinMax: '<S5058>/Maximum'
         *  Sqrt: '<S5060>/Sqrt'
         *  Sum: '<S5058>/Subtraction'
         */
        VDDR_ac_B.Switch = sqrtf(fmaxf(VeVDDC_P_PBatMin_3MotLdr - VDDR_ac_B.Sum3,
            0.0F));

        /* Switch: '<S5059>/Switch' incorporates:
         *  Constant: '<S5057>/Constant Value'
         *  MinMax: '<S5057>/Maximum'
         *  Sqrt: '<S5059>/Sqrt'
         *  Sum: '<S5057>/Subtraction'
         */
        VDDR_ac_B.Switch_a = sqrtf(fmaxf(VeVDDC_P_PBatMax_3MotLdr -
            VDDR_ac_B.Sum3, 0.0F));

        /* Outputs for Atomic SubSystem: '<S5017>/Protected Division' */
        /* Switch: '<S5052>/Switch1' incorporates:
         *  Constant: '<S5052>/Constant Value1'
         *  RelationalOperator: '<S5052>/Not Equal1'
         */
        if (VeVDDC_r_A1_3MotLdr != 0.0F)
        {
            /* Switch: '<S5052>/Switch1' incorporates:
             *  Constant: '<S5017>/Constant'
             *  Product: '<S5052>/Division'
             */
            rtb_TmpSignalConversionAtDCLoad = 1.0F / VeVDDC_r_A1_3MotLdr;
        }
        else
        {
            /* Switch: '<S5052>/Switch1' */
            rtb_TmpSignalConversionAtDCLoad = 3.402823466E+38F;
        }

        /* End of Switch: '<S5052>/Switch1' */
        /* End of Outputs for SubSystem: '<S5017>/Protected Division' */

        /* Sum: '<S5049>/Sum1' incorporates:
         *  Product: '<S5049>/Product'
         */
        rtb_Merge21 = VDDR_ac_B.VariantMergeForOutportMUX_of_Tm[0] -
            (VDDR_ac_B.VariantMergeForOutportMUX_of_Tm[0] *
             rtb_TmpSignalConversionAtVeSCCR);

        /* Product: '<S5049>/Product1' incorporates:
         *  Product: '<S5049>/Product2'
         */
        rtb_TmpSignalConversionAtVeSCCR *=
            VDDR_ac_B.VariantMergeForOutportMUX_of_Tm[1];

        /* Outputs for Atomic SubSystem: '<S5049>/Protected Division' */
        /* Switch: '<S5061>/Switch1' incorporates:
         *  Constant: '<S5061>/Constant Value'
         *  Constant: '<S5061>/Constant Value1'
         *  Constant: '<S5061>/Constant Value2'
         *  Constant: '<S5061>/Constant Value3'
         *  Logic: '<S5061>/AND'
         *  Product: '<S5049>/Product1'
         *  RelationalOperator: '<S5061>/Greater Than or Equal '
         *  RelationalOperator: '<S5061>/Greater Than or Equal 1'
         *  RelationalOperator: '<S5061>/Not Equal'
         *  RelationalOperator: '<S5061>/Not Equal1'
         *  Switch: '<S5061>/Switch2'
         *  Switch: '<S5061>/Switch3'
         */
        if ((rtb_Merge21 != 0.0F) && (rtb_TmpSignalConversionAtVeSCCR != 0.0F))
        {
            /* Switch: '<S5061>/Switch1' incorporates:
             *  Product: '<S5061>/Division'
             */
            rtb_Merge21 /= rtb_TmpSignalConversionAtVeSCCR;
        }
        else if (rtb_Merge21 > 0.0F)
        {
            /* Switch: '<S5061>/Switch2' incorporates:
             *  Constant: '<S5061>/MAXFLOAT'
             *  Switch: '<S5061>/Switch1'
             */
            rtb_Merge21 = 3.402823466E+38F;
        }
        else if (rtb_Merge21 < 0.0F)
        {
            /* Switch: '<S5061>/Switch3' incorporates:
             *  Constant: '<S5061>/MINFLOAT'
             *  Switch: '<S5061>/Switch1'
             *  Switch: '<S5061>/Switch2'
             */
            rtb_Merge21 = -3.402823466E+38F;
        }
        else
        {
            /* Switch: '<S5061>/Switch1' incorporates:
             *  Constant: '<S5061>/Constant Value4'
             *  Switch: '<S5061>/Switch2'
             *  Switch: '<S5061>/Switch3'
             */
            rtb_Merge21 = 0.0F;
        }

        /* End of Switch: '<S5061>/Switch1' */
        /* End of Outputs for SubSystem: '<S5049>/Protected Division' */

        /* Product: '<S5049>/Product3' incorporates:
         *  Product: '<S5049>/Product4'
         *  Product: '<S5050>/Product3'
         */
        rtb_TmpSignalConversionAtDCLoad *= VeVDDC_r_B1_3MotLdr;
        rtb_Merge23 = rtb_TmpSignalConversionAtDCLoad * rtb_Merge21;

        /* Product: '<S5049>/Product3' */
        VDDR_ac_B.Product3 = rtb_Merge23;

        /* Outputs for Atomic SubSystem: '<S5049>/Protected Division1' */
        /* Switch: '<S5062>/Switch1' incorporates:
         *  Constant: '<S5062>/Constant Value'
         *  Constant: '<S5062>/Constant Value1'
         *  Constant: '<S5062>/Constant Value2'
         *  Constant: '<S5062>/Constant Value3'
         *  Logic: '<S5062>/AND'
         *  RelationalOperator: '<S5062>/Greater Than or Equal '
         *  RelationalOperator: '<S5062>/Greater Than or Equal 1'
         *  RelationalOperator: '<S5062>/Not Equal'
         *  RelationalOperator: '<S5062>/Not Equal1'
         *  Switch: '<S5062>/Switch2'
         *  Switch: '<S5062>/Switch3'
         */
        if ((VDDR_ac_B.VariantMergeForOutportTm6_misc_ != 0.0F) &&
                (rtb_TmpSignalConversionAtVeSCCR != 0.0F))
        {
            /* Switch: '<S5062>/Switch1' incorporates:
             *  Product: '<S5062>/Division'
             */
            rtb_TmpSignalConversionAtVeSCCR =
                VDDR_ac_B.VariantMergeForOutportTm6_misc_ /
                rtb_TmpSignalConversionAtVeSCCR;
        }
        else if (VDDR_ac_B.VariantMergeForOutportTm6_misc_ > 0.0F)
        {
            /* Switch: '<S5062>/Switch2' incorporates:
             *  Constant: '<S5062>/MAXFLOAT'
             *  Switch: '<S5062>/Switch1'
             */
            rtb_TmpSignalConversionAtVeSCCR = 3.402823466E+38F;
        }
        else if (VDDR_ac_B.VariantMergeForOutportTm6_misc_ < 0.0F)
        {
            /* Switch: '<S5062>/Switch3' incorporates:
             *  Constant: '<S5062>/MINFLOAT'
             *  Switch: '<S5062>/Switch1'
             *  Switch: '<S5062>/Switch2'
             */
            rtb_TmpSignalConversionAtVeSCCR = -3.402823466E+38F;
        }
        else
        {
            /* Switch: '<S5062>/Switch1' incorporates:
             *  Constant: '<S5062>/Constant Value4'
             *  Switch: '<S5062>/Switch2'
             *  Switch: '<S5062>/Switch3'
             */
            rtb_TmpSignalConversionAtVeSCCR = 0.0F;
        }

        /* End of Switch: '<S5062>/Switch1' */
        /* End of Outputs for SubSystem: '<S5049>/Protected Division1' */

        /* Outputs for Atomic SubSystem: '<S5049>/Protected Division2' */
        /* Switch: '<S5063>/Switch1' incorporates:
         *  Constant: '<S5063>/Constant Value'
         *  Constant: '<S5063>/Constant Value1'
         *  Constant: '<S5063>/Constant Value2'
         *  Constant: '<S5063>/Constant Value3'
         *  Logic: '<S5063>/AND'
         *  RelationalOperator: '<S5063>/Greater Than or Equal '
         *  RelationalOperator: '<S5063>/Greater Than or Equal 1'
         *  RelationalOperator: '<S5063>/Not Equal'
         *  RelationalOperator: '<S5063>/Not Equal1'
         *  Switch: '<S5063>/Switch2'
         *  Switch: '<S5063>/Switch3'
         */
        if ((VDDR_ac_B.VariantMergeForOutportTm1_misc_ != 0.0F) &&
                (VDDR_ac_B.VariantMergeForOutportMUX_of_Tm[1] != 0.0F))
        {
            /* Switch: '<S5063>/Switch1' incorporates:
             *  Product: '<S5063>/Division'
             */
            rtb_Merge22 = VDDR_ac_B.VariantMergeForOutportTm1_misc_ /
                VDDR_ac_B.VariantMergeForOutportMUX_of_Tm[1];
        }
        else if (VDDR_ac_B.VariantMergeForOutportTm1_misc_ > 0.0F)
        {
            /* Switch: '<S5063>/Switch2' incorporates:
             *  Constant: '<S5063>/MAXFLOAT'
             *  Switch: '<S5063>/Switch1'
             */
            rtb_Merge22 = 3.402823466E+38F;
        }
        else if (VDDR_ac_B.VariantMergeForOutportTm1_misc_ < 0.0F)
        {
            /* Switch: '<S5063>/Switch3' incorporates:
             *  Constant: '<S5063>/MINFLOAT'
             *  Switch: '<S5063>/Switch1'
             *  Switch: '<S5063>/Switch2'
             */
            rtb_Merge22 = -3.402823466E+38F;
        }
        else
        {
            /* Switch: '<S5063>/Switch1' incorporates:
             *  Constant: '<S5063>/Constant Value4'
             *  Switch: '<S5063>/Switch2'
             *  Switch: '<S5063>/Switch3'
             */
            rtb_Merge22 = 0.0F;
        }

        /* End of Switch: '<S5063>/Switch1' */
        /* End of Outputs for SubSystem: '<S5049>/Protected Division2' */

        /* Sum: '<S5049>/Sum2' */
        rtb_TmpSignalConversionAtVeSCCR -= rtb_Merge22;

        /* Sum: '<S5049>/Sum' incorporates:
         *  Gain: '<S5049>/Gain'
         *  Product: '<S5049>/Product4'
         *  Product: '<S5049>/Product5'
         */
        VDDR_ac_B.Sum = ((-(rtb_Merge23 * VeVDDC_r_A2_3MotLdr)) +
                         (rtb_TmpSignalConversionAtVeSCCR * VeVDDC_r_B1_3MotLdr))
            + VeVDDC_r_B2_3MotLdr;

        /* Logic: '<S5051>/Logical' incorporates:
         *  Constant: '<S5051>/Constant Value'
         *  Constant: '<S5051>/Constant Value1'
         *  RelationalOperator: '<S5051>/Comparison'
         *  RelationalOperator: '<S5051>/Comparison6'
         */
        VDDR_ac_B.Logical = ((VDDR_ac_B.Switch > 0.0F) &&
                             (rtb_TmpSignalConversionAtNoOutp > 0.0F));

        /* Logic: '<S5051>/Logical3' incorporates:
         *  Constant: '<S5051>/Constant Value2'
         *  Constant: '<S5051>/Constant Value3'
         *  RelationalOperator: '<S5051>/Comparison7'
         *  RelationalOperator: '<S5051>/Comparison8'
         */
        VDDR_ac_B.Logical3 = ((VDDR_ac_B.Switch > 0.0F) &&
                              (rtb_TmpSignalConversionAtNoOutp < 0.0F));

        /* If: '<S5054>/If' incorporates:
         *  Constant: '<S5179>/Constant Value'
         *  Constant: '<S5180>/Constant Value'
         *  Logic: '<S5054>/Logical'
         *  Logic: '<S5054>/Logical1'
         *  Logic: '<S5054>/Logical2'
         *  RelationalOperator: '<S5179>/Comparison2'
         *  RelationalOperator: '<S5180>/Comparison2'
         */
        if ((rtb_TmpSignalConversionAtVeHS_l >= 0.01F) &&
                (rtb_TmpSignalConversionAtVeHS_a >= 0.01F))
        {
            /* Outputs for IfAction SubSystem: '<S5054>/CalcValid' incorporates:
             *  ActionPort: '<S5177>/Action Port'
             */
            VDDR_ac_CalcValid_e(VDDR_ac_B.VariantMergeForOutportMUX_of_Tm[0],
                                VDDR_ac_B.VariantMergeForOutportMUX_of_Tm[1],
                                VDDR_ac_B.VariantMergeForOutportTm1_misc_,
                                VDDR_ac_B.Product3, VDDR_ac_B.Sum,
                                VeVDDC_r_A1_3MotLdr, VeVDDC_r_A2_3MotLdr,
                                VeVDDC_r_B1_3MotLdr, VeVDDC_r_B2_3MotLdr,
                                VDDR_ac_B.Sum3, VeVDDC_P_PBatMin_3MotLdr,
                                VeVDDC_P_PBatMax_3MotLdr, VDDR_ac_B.Logical,
                                VDDR_ac_B.Logical3, rtb_Merge21,
                                rtb_TmpSignalConversionAtVeSCCR,
                                &VDDR_ac_B.Merge_c, &VDDR_ac_B.Merge1_o,
                                &VDDR_ac_B.Merge2_m);

            /* End of Outputs for SubSystem: '<S5054>/CalcValid' */
        }
        else
        {
            /* Outputs for IfAction SubSystem: '<S5054>/ELSE' incorporates:
             *  ActionPort: '<S5178>/Action Port'
             */
            VDDR_ac_ELSE_f(&VDDR_ac_B.Merge_c, &VDDR_ac_B.Merge1_o,
                           &VDDR_ac_B.Merge2_m);

            /* End of Outputs for SubSystem: '<S5054>/ELSE' */
        }

        /* End of If: '<S5054>/If' */

        /* Sum: '<S5050>/Sum1' incorporates:
         *  Product: '<S5050>/Product'
         */
        rtb_TmpSignalConversionAtNoOutp =
            VDDR_ac_B.VariantMergeForOutportMUX_of_Tm[0] -
            (VDDR_ac_B.VariantMergeForOutportMUX_of_Tm[0] *
             rtb_TmpSignalConversionAtVeS_jx);

        /* Product: '<S5050>/Product1' */
        rtb_TmpSignalConversionAtVeSCCR = rtb_TmpSignalConversionAtVeS_jx *
            VDDR_ac_B.VariantMergeForOutportMUX_of_Tm[1];

        /* Outputs for Atomic SubSystem: '<S5050>/Protected Division' */
        /* Switch: '<S5064>/Switch1' incorporates:
         *  Constant: '<S5064>/Constant Value'
         *  Constant: '<S5064>/Constant Value1'
         *  Constant: '<S5064>/Constant Value2'
         *  Constant: '<S5064>/Constant Value3'
         *  Logic: '<S5064>/AND'
         *  RelationalOperator: '<S5064>/Greater Than or Equal '
         *  RelationalOperator: '<S5064>/Greater Than or Equal 1'
         *  RelationalOperator: '<S5064>/Not Equal'
         *  RelationalOperator: '<S5064>/Not Equal1'
         *  Switch: '<S5064>/Switch2'
         *  Switch: '<S5064>/Switch3'
         */
        if ((rtb_TmpSignalConversionAtNoOutp != 0.0F) &&
                (rtb_TmpSignalConversionAtVeSCCR != 0.0F))
        {
            /* Switch: '<S5064>/Switch1' incorporates:
             *  Product: '<S5064>/Division'
             */
            rtb_TmpSignalConversionAtNoOutp /= rtb_TmpSignalConversionAtVeSCCR;
        }
        else if (rtb_TmpSignalConversionAtNoOutp > 0.0F)
        {
            /* Switch: '<S5064>/Switch2' incorporates:
             *  Constant: '<S5064>/MAXFLOAT'
             *  Switch: '<S5064>/Switch1'
             */
            rtb_TmpSignalConversionAtNoOutp = 3.402823466E+38F;
        }
        else if (rtb_TmpSignalConversionAtNoOutp < 0.0F)
        {
            /* Switch: '<S5064>/Switch3' incorporates:
             *  Constant: '<S5064>/MINFLOAT'
             *  Switch: '<S5064>/Switch1'
             *  Switch: '<S5064>/Switch2'
             */
            rtb_TmpSignalConversionAtNoOutp = -3.402823466E+38F;
        }
        else
        {
            /* Switch: '<S5064>/Switch1' incorporates:
             *  Constant: '<S5064>/Constant Value4'
             *  Switch: '<S5064>/Switch2'
             *  Switch: '<S5064>/Switch3'
             */
            rtb_TmpSignalConversionAtNoOutp = 0.0F;
        }

        /* End of Switch: '<S5064>/Switch1' */
        /* End of Outputs for SubSystem: '<S5050>/Protected Division' */

        /* Product: '<S5050>/Product3' incorporates:
         *  Product: '<S5050>/Product4'
         */
        rtb_TmpSignalConversionAtVeHS_l = rtb_TmpSignalConversionAtDCLoad *
            rtb_TmpSignalConversionAtNoOutp;

        /* Product: '<S5050>/Product3' */
        VDDR_ac_B.Product3_g = rtb_TmpSignalConversionAtVeHS_l;

        /* Product: '<S5050>/Product2' */
        rtb_TmpSignalConversionAtVeS_jx *=
            VDDR_ac_B.VariantMergeForOutportMUX_of_Tm[1];

        /* Outputs for Atomic SubSystem: '<S5050>/Protected Division1' */
        /* Switch: '<S5065>/Switch1' incorporates:
         *  Constant: '<S5065>/Constant Value'
         *  Constant: '<S5065>/Constant Value1'
         *  Constant: '<S5065>/Constant Value2'
         *  Constant: '<S5065>/Constant Value3'
         *  Logic: '<S5065>/AND'
         *  RelationalOperator: '<S5065>/Greater Than or Equal '
         *  RelationalOperator: '<S5065>/Greater Than or Equal 1'
         *  RelationalOperator: '<S5065>/Not Equal'
         *  RelationalOperator: '<S5065>/Not Equal1'
         *  Switch: '<S5065>/Switch2'
         *  Switch: '<S5065>/Switch3'
         */
        if ((VDDR_ac_B.VariantMergeForOutportTm6_misc_ != 0.0F) &&
                (rtb_TmpSignalConversionAtVeS_jx != 0.0F))
        {
            /* Switch: '<S5065>/Switch1' incorporates:
             *  Product: '<S5065>/Division'
             */
            rtb_TmpSignalConversionAtVeS_jx =
                VDDR_ac_B.VariantMergeForOutportTm6_misc_ /
                rtb_TmpSignalConversionAtVeS_jx;
        }
        else if (VDDR_ac_B.VariantMergeForOutportTm6_misc_ > 0.0F)
        {
            /* Switch: '<S5065>/Switch2' incorporates:
             *  Constant: '<S5065>/MAXFLOAT'
             *  Switch: '<S5065>/Switch1'
             */
            rtb_TmpSignalConversionAtVeS_jx = 3.402823466E+38F;
        }
        else if (VDDR_ac_B.VariantMergeForOutportTm6_misc_ < 0.0F)
        {
            /* Switch: '<S5065>/Switch3' incorporates:
             *  Constant: '<S5065>/MINFLOAT'
             *  Switch: '<S5065>/Switch1'
             *  Switch: '<S5065>/Switch2'
             */
            rtb_TmpSignalConversionAtVeS_jx = -3.402823466E+38F;
        }
        else
        {
            /* Switch: '<S5065>/Switch1' incorporates:
             *  Constant: '<S5065>/Constant Value4'
             *  Switch: '<S5065>/Switch2'
             *  Switch: '<S5065>/Switch3'
             */
            rtb_TmpSignalConversionAtVeS_jx = 0.0F;
        }

        /* End of Switch: '<S5065>/Switch1' */
        /* End of Outputs for SubSystem: '<S5050>/Protected Division1' */

        /* Outputs for Atomic SubSystem: '<S5050>/Protected Division2' */
        /* Switch: '<S5066>/Switch1' incorporates:
         *  Constant: '<S5066>/Constant Value'
         *  Constant: '<S5066>/Constant Value1'
         *  Constant: '<S5066>/Constant Value2'
         *  Constant: '<S5066>/Constant Value3'
         *  Logic: '<S5066>/AND'
         *  RelationalOperator: '<S5066>/Greater Than or Equal '
         *  RelationalOperator: '<S5066>/Greater Than or Equal 1'
         *  RelationalOperator: '<S5066>/Not Equal'
         *  RelationalOperator: '<S5066>/Not Equal1'
         *  Switch: '<S5066>/Switch2'
         *  Switch: '<S5066>/Switch3'
         */
        if ((VDDR_ac_B.VariantMergeForOutportTm1_misc_ != 0.0F) &&
                (VDDR_ac_B.VariantMergeForOutportMUX_of_Tm[1] != 0.0F))
        {
            /* Switch: '<S5066>/Switch1' incorporates:
             *  Product: '<S5066>/Division'
             */
            rtb_TmpSignalConversionAtVeSCCR =
                VDDR_ac_B.VariantMergeForOutportTm1_misc_ /
                VDDR_ac_B.VariantMergeForOutportMUX_of_Tm[1];
        }
        else if (VDDR_ac_B.VariantMergeForOutportTm1_misc_ > 0.0F)
        {
            /* Switch: '<S5066>/Switch2' incorporates:
             *  Constant: '<S5066>/MAXFLOAT'
             *  Switch: '<S5066>/Switch1'
             */
            rtb_TmpSignalConversionAtVeSCCR = 3.402823466E+38F;
        }
        else if (VDDR_ac_B.VariantMergeForOutportTm1_misc_ < 0.0F)
        {
            /* Switch: '<S5066>/Switch3' incorporates:
             *  Constant: '<S5066>/MINFLOAT'
             *  Switch: '<S5066>/Switch1'
             *  Switch: '<S5066>/Switch2'
             */
            rtb_TmpSignalConversionAtVeSCCR = -3.402823466E+38F;
        }
        else
        {
            /* Switch: '<S5066>/Switch1' incorporates:
             *  Constant: '<S5066>/Constant Value4'
             *  Switch: '<S5066>/Switch2'
             *  Switch: '<S5066>/Switch3'
             */
            rtb_TmpSignalConversionAtVeSCCR = 0.0F;
        }

        /* End of Switch: '<S5066>/Switch1' */
        /* End of Outputs for SubSystem: '<S5050>/Protected Division2' */

        /* Sum: '<S5050>/Sum2' */
        rtb_TmpSignalConversionAtVeS_jx -= rtb_TmpSignalConversionAtVeSCCR;

        /* Sum: '<S5050>/Sum' incorporates:
         *  Gain: '<S5050>/Gain'
         *  Product: '<S5050>/Product4'
         *  Product: '<S5050>/Product5'
         */
        VDDR_ac_B.Sum_e = ((-(rtb_TmpSignalConversionAtVeHS_l *
                              VeVDDC_r_A2_3MotLdr)) +
                           (rtb_TmpSignalConversionAtVeS_jx *
                            VeVDDC_r_B1_3MotLdr)) + VeVDDC_r_B2_3MotLdr;

        /* If: '<S5053>/If1' incorporates:
         *  Constant: '<S5069>/Constant Value'
         *  Constant: '<S5070>/Constant Value'
         *  Logic: '<S5053>/Logical'
         *  Logic: '<S5053>/Logical3'
         *  Logic: '<S5053>/Logical5'
         *  RelationalOperator: '<S5069>/Comparison2'
         *  RelationalOperator: '<S5070>/Comparison2'
         */
        if ((rtb_VM_Conditional_Signal_PBatM >= 0.01F) &&
                (rtb_VM_Conditional_Signal_PbatM >= 0.01F))
        {
            /* Outputs for IfAction SubSystem: '<S5053>/CalcValid' incorporates:
             *  ActionPort: '<S5067>/Action Port'
             */
            VDDR_ac_CalcValid(VDDR_ac_B.VariantMergeForOutportMUX_of_Tm[0],
                              VDDR_ac_B.VariantMergeForOutportMUX_of_Tm[1],
                              VDDR_ac_B.VariantMergeForOutportTm1_misc_,
                              VDDR_ac_B.Product3_g, VDDR_ac_B.Sum_e,
                              VeVDDC_r_A1_3MotLdr, VeVDDC_r_A2_3MotLdr,
                              VeVDDC_r_B1_3MotLdr, VeVDDC_r_B2_3MotLdr,
                              VDDR_ac_B.Sum3, VeVDDC_P_PBatMin_3MotLdr,
                              VeVDDC_P_PBatMax_3MotLdr, VDDR_ac_B.Logical,
                              VDDR_ac_B.Logical3,
                              rtb_TmpSignalConversionAtNoOutp,
                              rtb_TmpSignalConversionAtVeS_jx, &VDDR_ac_B.Merge3,
                              &VDDR_ac_B.Merge4, &VDDR_ac_B.Merge5_ee);

            /* End of Outputs for SubSystem: '<S5053>/CalcValid' */
        }
        else
        {
            /* Outputs for IfAction SubSystem: '<S5053>/ELSE1' incorporates:
             *  ActionPort: '<S5068>/Action Port'
             */
            VDDR_ac_ELSE_f(&VDDR_ac_B.Merge3, &VDDR_ac_B.Merge4,
                           &VDDR_ac_B.Merge5_ee);

            /* End of Outputs for SubSystem: '<S5053>/ELSE1' */
        }

        /* End of If: '<S5053>/If1' */

        /* Chart: '<S5021>/Stateflow Chart' incorporates:
         *  Product: '<S5055>/Multiplication'
         *  Product: '<S5055>/Multiplication1'
         *  Product: '<S5056>/Multiplication'
         *  Product: '<S5056>/Multiplication1'
         *  Sum: '<S5055>/Summation'
         *  Sum: '<S5055>/Summation1'
         *  Sum: '<S5056>/Summation'
         *  Sum: '<S5056>/Summation1'
         */
        VDDR_ac_StateflowChart(rtb_DataTypeConversion_g,
                               (VeVDDC_M_TaMinHpt_EngTorq * VeVDDC_r_A1_3MotLdr)
                               + VeVDDC_r_A2_3MotLdr, VeVDDC_r_A2_3MotLdr +
                               (VeVDDC_r_A1_3MotLdr * VeVDDC_M_TaMaxHpt_EngTorq),
                               (VeVDDC_M_TbMinHpt_EngTorq * VeVDDC_r_B1_3MotLdr)
                               + VeVDDC_r_B2_3MotLdr, VeVDDC_r_B2_3MotLdr +
                               (VeVDDC_r_B1_3MotLdr * VeVDDC_M_TbMaxHpt_EngTorq),
                               VeVDDC_r_A2_3MotLdr, VeVDDC_r_B2_3MotLdr,
                               rtb_VM_Conditional_Signal_TiCL_,
                               rtb_TmpSignalConversionAtVeH_b2, VDDR_ac_B.Switch,
                               VDDR_ac_B.Switch_a, VDDR_ac_B.Product3,
                               VDDR_ac_B.Sum, VDDR_ac_B.Logical,
                               VDDR_ac_B.Logical3, VDDR_ac_B.Merge_c,
                               VDDR_ac_B.Merge1_o, VDDR_ac_B.Merge2_m,
                               VDDR_ac_B.Product3_g, VDDR_ac_B.Sum_e,
                               VDDR_ac_B.Merge3, VDDR_ac_B.Merge4,
                               VDDR_ac_B.Merge5_ee, VeVDDC_P_PBatMin_3MotLdr,
                               VeVDDC_P_PBatMax_3MotLdr, VDDR_ac_B.Sum3,
                               &VDDR_ac_B.sf_StateflowChart_k);

        /* Sum: '<S5015>/Sum1' */
        rtb_TmpSignalConversionAtVeS_jx =
            VDDR_ac_B.sf_StateflowChart_k.TxOfHMinusFnl - VeVDDC_r_A2_3MotLdr;

        /* Outputs for Atomic SubSystem: '<S5015>/Protected Division' */
        /* Switch: '<S5022>/Switch1' incorporates:
         *  Constant: '<S5022>/Constant Value'
         *  Constant: '<S5022>/Constant Value1'
         *  Constant: '<S5022>/Constant Value2'
         *  Constant: '<S5022>/Constant Value3'
         *  Logic: '<S5022>/AND'
         *  RelationalOperator: '<S5022>/Greater Than or Equal '
         *  RelationalOperator: '<S5022>/Greater Than or Equal 1'
         *  RelationalOperator: '<S5022>/Not Equal'
         *  RelationalOperator: '<S5022>/Not Equal1'
         *  Switch: '<S5022>/Switch2'
         *  Switch: '<S5022>/Switch3'
         */
        if ((rtb_TmpSignalConversionAtVeS_jx != 0.0F) && (VeVDDC_r_A1_3MotLdr !=
             0.0F))
        {
            /* Switch: '<S5022>/Switch1' incorporates:
             *  Product: '<S5022>/Division'
             */
            rtb_VM_Conditional_Signal_PBatM = rtb_TmpSignalConversionAtVeS_jx /
                VeVDDC_r_A1_3MotLdr;
        }
        else if (rtb_TmpSignalConversionAtVeS_jx > 0.0F)
        {
            /* Switch: '<S5022>/Switch2' incorporates:
             *  Constant: '<S5022>/MAXFLOAT'
             *  Switch: '<S5022>/Switch1'
             */
            rtb_VM_Conditional_Signal_PBatM = 3.402823466E+38F;
        }
        else if (rtb_TmpSignalConversionAtVeS_jx < 0.0F)
        {
            /* Switch: '<S5022>/Switch3' incorporates:
             *  Constant: '<S5022>/MINFLOAT'
             *  Switch: '<S5022>/Switch1'
             *  Switch: '<S5022>/Switch2'
             */
            rtb_VM_Conditional_Signal_PBatM = -3.402823466E+38F;
        }
        else
        {
            /* Switch: '<S5022>/Switch1' incorporates:
             *  Constant: '<S5022>/Constant Value4'
             *  Switch: '<S5022>/Switch2'
             *  Switch: '<S5022>/Switch3'
             */
            rtb_VM_Conditional_Signal_PBatM = 0.0F;
        }

        /* End of Switch: '<S5022>/Switch1' */
        /* End of Outputs for SubSystem: '<S5015>/Protected Division' */

        /* Sum: '<S5015>/Sum2' */
        rtb_TmpSignalConversionAtVeS_jx =
            VDDR_ac_B.sf_StateflowChart_k.TyOfHMinusFnl - VeVDDC_r_B2_3MotLdr;

        /* Outputs for Atomic SubSystem: '<S5015>/Protected Division1' */
        /* Switch: '<S5023>/Switch1' incorporates:
         *  Constant: '<S5023>/Constant Value'
         *  Constant: '<S5023>/Constant Value1'
         *  Constant: '<S5023>/Constant Value2'
         *  Constant: '<S5023>/Constant Value3'
         *  Logic: '<S5023>/AND'
         *  RelationalOperator: '<S5023>/Greater Than or Equal '
         *  RelationalOperator: '<S5023>/Greater Than or Equal 1'
         *  RelationalOperator: '<S5023>/Not Equal'
         *  RelationalOperator: '<S5023>/Not Equal1'
         *  Switch: '<S5023>/Switch2'
         *  Switch: '<S5023>/Switch3'
         */
        if ((rtb_TmpSignalConversionAtVeS_jx != 0.0F) && (VeVDDC_r_B1_3MotLdr !=
             0.0F))
        {
            /* Switch: '<S5023>/Switch1' incorporates:
             *  Product: '<S5023>/Division'
             */
            rtb_VM_Conditional_Signal_PbatM = rtb_TmpSignalConversionAtVeS_jx /
                VeVDDC_r_B1_3MotLdr;
        }
        else if (rtb_TmpSignalConversionAtVeS_jx > 0.0F)
        {
            /* Switch: '<S5023>/Switch2' incorporates:
             *  Constant: '<S5023>/MAXFLOAT'
             *  Switch: '<S5023>/Switch1'
             */
            rtb_VM_Conditional_Signal_PbatM = 3.402823466E+38F;
        }
        else if (rtb_TmpSignalConversionAtVeS_jx < 0.0F)
        {
            /* Switch: '<S5023>/Switch3' incorporates:
             *  Constant: '<S5023>/MINFLOAT'
             *  Switch: '<S5023>/Switch1'
             *  Switch: '<S5023>/Switch2'
             */
            rtb_VM_Conditional_Signal_PbatM = -3.402823466E+38F;
        }
        else
        {
            /* Switch: '<S5023>/Switch1' incorporates:
             *  Constant: '<S5023>/Constant Value4'
             *  Switch: '<S5023>/Switch2'
             *  Switch: '<S5023>/Switch3'
             */
            rtb_VM_Conditional_Signal_PbatM = 0.0F;
        }

        /* End of Switch: '<S5023>/Switch1' */
        /* End of Outputs for SubSystem: '<S5015>/Protected Division1' */

        /* Sum: '<S5015>/Sum3' */
        rtb_TmpSignalConversionAtVeS_jx =
            VDDR_ac_B.sf_StateflowChart_k.TxOfHPlusFnl - VeVDDC_r_A2_3MotLdr;

        /* Outputs for Atomic SubSystem: '<S5015>/Protected Division2' */
        /* Switch: '<S5024>/Switch1' incorporates:
         *  Constant: '<S5024>/Constant Value'
         *  Constant: '<S5024>/Constant Value1'
         *  Constant: '<S5024>/Constant Value2'
         *  Constant: '<S5024>/Constant Value3'
         *  Logic: '<S5024>/AND'
         *  RelationalOperator: '<S5024>/Greater Than or Equal '
         *  RelationalOperator: '<S5024>/Greater Than or Equal 1'
         *  RelationalOperator: '<S5024>/Not Equal'
         *  RelationalOperator: '<S5024>/Not Equal1'
         *  Switch: '<S5024>/Switch2'
         *  Switch: '<S5024>/Switch3'
         */
        if ((rtb_TmpSignalConversionAtVeS_jx != 0.0F) && (VeVDDC_r_A1_3MotLdr !=
             0.0F))
        {
            /* Switch: '<S5024>/Switch1' incorporates:
             *  Product: '<S5024>/Division'
             */
            rtb_VM_Conditional_Signal_TiCL_ = rtb_TmpSignalConversionAtVeS_jx /
                VeVDDC_r_A1_3MotLdr;
        }
        else if (rtb_TmpSignalConversionAtVeS_jx > 0.0F)
        {
            /* Switch: '<S5024>/Switch2' incorporates:
             *  Constant: '<S5024>/MAXFLOAT'
             *  Switch: '<S5024>/Switch1'
             */
            rtb_VM_Conditional_Signal_TiCL_ = 3.402823466E+38F;
        }
        else if (rtb_TmpSignalConversionAtVeS_jx < 0.0F)
        {
            /* Switch: '<S5024>/Switch3' incorporates:
             *  Constant: '<S5024>/MINFLOAT'
             *  Switch: '<S5024>/Switch1'
             *  Switch: '<S5024>/Switch2'
             */
            rtb_VM_Conditional_Signal_TiCL_ = -3.402823466E+38F;
        }
        else
        {
            /* Switch: '<S5024>/Switch1' incorporates:
             *  Constant: '<S5024>/Constant Value4'
             *  Switch: '<S5024>/Switch2'
             *  Switch: '<S5024>/Switch3'
             */
            rtb_VM_Conditional_Signal_TiCL_ = 0.0F;
        }

        /* End of Switch: '<S5024>/Switch1' */
        /* End of Outputs for SubSystem: '<S5015>/Protected Division2' */

        /* Sum: '<S5015>/Sum4' */
        rtb_TmpSignalConversionAtVeS_jx =
            VDDR_ac_B.sf_StateflowChart_k.TyOfHPlusFnl - VeVDDC_r_B2_3MotLdr;

        /* Outputs for Atomic SubSystem: '<S5015>/Protected Division3' */
        /* Switch: '<S5025>/Switch1' incorporates:
         *  Constant: '<S5025>/Constant Value'
         *  Constant: '<S5025>/Constant Value1'
         *  Constant: '<S5025>/Constant Value2'
         *  Constant: '<S5025>/Constant Value3'
         *  Logic: '<S5025>/AND'
         *  RelationalOperator: '<S5025>/Greater Than or Equal '
         *  RelationalOperator: '<S5025>/Greater Than or Equal 1'
         *  RelationalOperator: '<S5025>/Not Equal'
         *  RelationalOperator: '<S5025>/Not Equal1'
         *  Switch: '<S5025>/Switch2'
         *  Switch: '<S5025>/Switch3'
         */
        if ((rtb_TmpSignalConversionAtVeS_jx != 0.0F) && (VeVDDC_r_B1_3MotLdr !=
             0.0F))
        {
            /* Switch: '<S5025>/Switch1' incorporates:
             *  Product: '<S5025>/Division'
             */
            rtb_Merge22 = rtb_TmpSignalConversionAtVeS_jx / VeVDDC_r_B1_3MotLdr;
        }
        else if (rtb_TmpSignalConversionAtVeS_jx > 0.0F)
        {
            /* Switch: '<S5025>/Switch2' incorporates:
             *  Constant: '<S5025>/MAXFLOAT'
             *  Switch: '<S5025>/Switch1'
             */
            rtb_Merge22 = 3.402823466E+38F;
        }
        else if (rtb_TmpSignalConversionAtVeS_jx < 0.0F)
        {
            /* Switch: '<S5025>/Switch3' incorporates:
             *  Constant: '<S5025>/MINFLOAT'
             *  Switch: '<S5025>/Switch1'
             *  Switch: '<S5025>/Switch2'
             */
            rtb_Merge22 = -3.402823466E+38F;
        }
        else
        {
            /* Switch: '<S5025>/Switch1' incorporates:
             *  Constant: '<S5025>/Constant Value4'
             *  Switch: '<S5025>/Switch2'
             *  Switch: '<S5025>/Switch3'
             */
            rtb_Merge22 = 0.0F;
        }

        /* End of Switch: '<S5025>/Switch1' */
        /* End of Outputs for SubSystem: '<S5015>/Protected Division3' */

        /* Gain: '<S5026>/Gain' */
        rtb_TmpSignalConversionAtVeH_b2 = rtb_VM_Conditional_Signal_PBatM;

        /* Gain: '<S5027>/Gain' */
        rtb_TmpSignalConversionAtVeHS_l = rtb_VM_Conditional_Signal_PbatM;

        /* Gain: '<S5028>/Gain' */
        rtb_TmpSignalConversionAtVeS_jx =
            VDDR_ac_B.sf_StateflowChart_k.TxOfHMinusFnl;

        /* Gain: '<S5029>/Gain' */
        rtb_TmpSignalConversionAtNoOutp =
            VDDR_ac_B.sf_StateflowChart_k.TyOfHMinusFnl;

        /* Gain: '<S5030>/Gain' */
        rtb_TmpSignalConversionAtVeHS_a = rtb_VM_Conditional_Signal_TiCL_;

        /* Gain: '<S5031>/Gain' */
        rtb_Merge21 = rtb_Merge22;

        /* Gain: '<S5032>/Gain' */
        rtb_TmpSignalConversionAtVeSCCR =
            VDDR_ac_B.sf_StateflowChart_k.TxOfHPlusFnl;

        /* Gain: '<S5033>/Gain' */
        rtb_TmpSignalConversionAtDCLoad =
            VDDR_ac_B.sf_StateflowChart_k.TyOfHPlusFnl;

        /* Sum: '<S5015>/Sum' incorporates:
         *  Product: '<S5015>/Product'
         *  Product: '<S5015>/Product1'
         */
        rtb_VM_Conditional_Signal_PBatM =
            ((VDDR_ac_B.VariantMergeForOutportMUX_of_Tm[0] *
              rtb_VM_Conditional_Signal_PBatM) +
             (VDDR_ac_B.VariantMergeForOutportMUX_of_Tm[1] *
              rtb_VM_Conditional_Signal_PbatM)) +
            VDDR_ac_B.VariantMergeForOutportTm1_misc_;

        /* Sum: '<S5015>/Sum5' incorporates:
         *  Product: '<S5015>/Product2'
         *  Product: '<S5015>/Product3'
         */
        rtb_VM_Conditional_Signal_PbatM =
            ((VDDR_ac_B.VariantMergeForOutportMUX_of_Tm[0] *
              rtb_VM_Conditional_Signal_TiCL_) +
             (VDDR_ac_B.VariantMergeForOutportMUX_of_Tm[1] * rtb_Merge22)) +
            VDDR_ac_B.VariantMergeForOutportTm1_misc_;

        /* S-Function (fcgen): '<S3550>/FcnCallGen' incorporates:
         *  SubSystem: '<S3550>/VDDC_TiLmts_MtrDecoder'
         */
        /* Outputs for Atomic SubSystem: '<S3559>/VDDC_TiLmts_MtrDecoder_Var' */
#if Rte_SysCon_Variant_HSCL_3Mot_Enbl

        /* Outputs for Atomic SubSystem: '<S7624>/3MotorSys' */
        /* RelationalOperator: '<S7627>/Comparison1' incorporates:
         *  RelationalOperator: '<S7627>/Comparison19'
         *  RelationalOperator: '<S7627>/Comparison2'
         *  RelationalOperator: '<S7627>/Comparison20'
         *  RelationalOperator: '<S7627>/Comparison21'
         *  RelationalOperator: '<S7627>/Comparison22'
         *  RelationalOperator: '<S7627>/Comparison23'
         *  RelationalOperator: '<S7627>/Comparison24'
         *  RelationalOperator: '<S7627>/Comparison3'
         *  RelationalOperator: '<S7627>/Comparison4'
         *  VariantMerge generated from: '<S3571>/VeHSCL_y_CombinationMode'
         */
        rtb_Selector2_co = VDDR_ac_B.VariantMergeForOutportVeHSCL_y_;

        /* If: '<S7627>/If1' incorporates:
         *  Constant: '<S7631>/Constant'
         *  Constant: '<S7632>/Constant'
         *  Constant: '<S7633>/Constant'
         *  Constant: '<S7634>/Constant'
         *  Constant: '<S7635>/Constant'
         *  Constant: '<S7636>/Constant'
         *  Constant: '<S7637>/Constant'
         *  Constant: '<S7638>/Constant'
         *  Constant: '<S7639>/Constant'
         *  Constant: '<S7640>/Constant'
         *  RelationalOperator: '<S7627>/Comparison1'
         *  RelationalOperator: '<S7627>/Comparison19'
         *  RelationalOperator: '<S7627>/Comparison2'
         *  RelationalOperator: '<S7627>/Comparison20'
         *  RelationalOperator: '<S7627>/Comparison21'
         *  RelationalOperator: '<S7627>/Comparison22'
         *  RelationalOperator: '<S7627>/Comparison23'
         *  RelationalOperator: '<S7627>/Comparison24'
         *  RelationalOperator: '<S7627>/Comparison3'
         *  RelationalOperator: '<S7627>/Comparison4'
         */
        if (((uint32)rtb_Selector2_co) == CeTSXR_e_NoComb)
        {
            /* Outputs for IfAction SubSystem: '<S7627>/NoComb' incorporates:
             *  ActionPort: '<S7641>/Action Port'
             */
            /* VariantMerge generated from: '<S7624>/TaOfToMinOut' incorporates:
             *  Inport: '<S7641>/TaOfToMin'
             */
            VDDR_ac_B.VariantMergeForOutportTaOfToMin =
                rtb_TmpSignalConversionAtVeH_b2;

            /* VariantMerge generated from: '<S7624>/TbOfToMinOut' incorporates:
             *  Inport: '<S7641>/TbOfToMin'
             */
            VDDR_ac_B.VariantMergeForOutportTbOfToMin =
                rtb_TmpSignalConversionAtVeHS_l;

            /* VariantMerge generated from: '<S7624>/TcOfToMinOut' incorporates:
             *  Constant: '<S7641>/Constant Value'
             *  SignalConversion generated from: '<S7641>/TcOfToMinOut'
             */
            VDDR_ac_B.VariantMergeForOutportTcOfToMin = 0.0F;

            /* VariantMerge generated from: '<S7624>/TaOfToMaxOut' incorporates:
             *  Inport: '<S7641>/TaOfToMax'
             */
            VDDR_ac_B.VariantMergeForOutportTaOfToMax =
                rtb_TmpSignalConversionAtVeHS_a;

            /* VariantMerge generated from: '<S7624>/TbOfToMaxOut' incorporates:
             *  Inport: '<S7641>/TbOfToMax'
             */
            VDDR_ac_B.VariantMergeForOutportTbOfToMax = rtb_Merge21;

            /* VariantMerge generated from: '<S7624>/TcOfToMaxOut' incorporates:
             *  Constant: '<S7641>/Constant Value1'
             *  SignalConversion generated from: '<S7641>/TcOfToMaxOut'
             */
            VDDR_ac_B.VariantMergeForOutportTcOfToMax = 0.0F;

            /* End of Outputs for SubSystem: '<S7627>/NoComb' */
        }
        else if (((uint32)rtb_Selector2_co) == CeTSXR_e_TctoTb)
        {
            /* Outputs for IfAction SubSystem: '<S7627>/TcCombTb' incorporates:
             *  ActionPort: '<S7647>/Action Port'
             */
            /* VariantMerge generated from: '<S7624>/TaOfToMinOut' incorporates:
             *  Gain: '<S7669>/Gain'
             */
            VDDR_ac_B.VariantMergeForOutportTaOfToMin =
                rtb_TmpSignalConversionAtVeH_b2;

            /* VariantMerge generated from: '<S7624>/TbOfToMinOut' incorporates:
             *  Gain: '<S7668>/Gain'
             */
            VDDR_ac_B.VariantMergeForOutportTbOfToMin =
                rtb_TmpSignalConversionAtVeHS_l;

            /* VariantMerge generated from: '<S7624>/TbOfToMaxOut' incorporates:
             *  Gain: '<S7670>/Gain'
             */
            VDDR_ac_B.VariantMergeForOutportTbOfToMax = rtb_Merge21;

            /* VariantMerge generated from: '<S7624>/TcOfToMinOut' incorporates:
             *  Product: '<S7647>/Product'
             *  Sum: '<S7647>/Sum'
             */
            VDDR_ac_B.VariantMergeForOutportTcOfToMin =
                (rtb_TmpSignalConversionAtVeHS_l * VeVDDC_r_M_3MotLdr) +
                VeVDDC_r_N_3MotLdr;

            /* VariantMerge generated from: '<S7624>/TcOfToMaxOut' incorporates:
             *  Product: '<S7647>/Product1'
             *  Sum: '<S7647>/Sum1'
             */
            VDDR_ac_B.VariantMergeForOutportTcOfToMax = (rtb_Merge21 *
                VeVDDC_r_M_3MotLdr) + VeVDDC_r_N_3MotLdr;

            /* VariantMerge generated from: '<S7624>/TaOfToMaxOut' incorporates:
             *  Gain: '<S7671>/Gain'
             */
            VDDR_ac_B.VariantMergeForOutportTaOfToMax =
                rtb_TmpSignalConversionAtVeHS_a;

            /* End of Outputs for SubSystem: '<S7627>/TcCombTb' */
        }
        else if (((uint32)rtb_Selector2_co) == CeTSXR_e_TctoTa)
        {
            /* Outputs for IfAction SubSystem: '<S7627>/TcCombTa' incorporates:
             *  ActionPort: '<S7646>/Action Port'
             */
            /* VariantMerge generated from: '<S7624>/TaOfToMinOut' incorporates:
             *  Gain: '<S7665>/Gain'
             */
            VDDR_ac_B.VariantMergeForOutportTaOfToMin =
                rtb_TmpSignalConversionAtVeHS_l;

            /* VariantMerge generated from: '<S7624>/TaOfToMaxOut' incorporates:
             *  Gain: '<S7667>/Gain'
             */
            VDDR_ac_B.VariantMergeForOutportTaOfToMax = rtb_Merge21;

            /* VariantMerge generated from: '<S7624>/TcOfToMinOut' incorporates:
             *  Product: '<S7646>/Product'
             *  Sum: '<S7646>/Sum'
             */
            VDDR_ac_B.VariantMergeForOutportTcOfToMin =
                (rtb_TmpSignalConversionAtVeHS_l * VeVDDC_r_M_3MotLdr) +
                VeVDDC_r_N_3MotLdr;

            /* VariantMerge generated from: '<S7624>/TcOfToMaxOut' incorporates:
             *  Product: '<S7646>/Product1'
             *  Sum: '<S7646>/Sum1'
             */
            VDDR_ac_B.VariantMergeForOutportTcOfToMax = (rtb_Merge21 *
                VeVDDC_r_M_3MotLdr) + VeVDDC_r_N_3MotLdr;

            /* VariantMerge generated from: '<S7624>/TbOfToMinOut' incorporates:
             *  Gain: '<S7664>/Gain'
             */
            VDDR_ac_B.VariantMergeForOutportTbOfToMin =
                rtb_TmpSignalConversionAtVeH_b2;

            /* VariantMerge generated from: '<S7624>/TbOfToMaxOut' incorporates:
             *  Gain: '<S7666>/Gain'
             */
            VDDR_ac_B.VariantMergeForOutportTbOfToMax =
                rtb_TmpSignalConversionAtVeHS_a;

            /* End of Outputs for SubSystem: '<S7627>/TcCombTa' */
        }
        else if (((uint32)rtb_Selector2_co) == CeTSXR_e_TatoTb)
        {
            /* Outputs for IfAction SubSystem: '<S7627>/TaCombTb' incorporates:
             *  ActionPort: '<S7642>/Action Port'
             */
            /* VariantMerge generated from: '<S7624>/TbOfToMinOut' incorporates:
             *  Gain: '<S7648>/Gain'
             */
            VDDR_ac_B.VariantMergeForOutportTbOfToMin =
                rtb_TmpSignalConversionAtVeHS_l;

            /* VariantMerge generated from: '<S7624>/TbOfToMaxOut' incorporates:
             *  Gain: '<S7650>/Gain'
             */
            VDDR_ac_B.VariantMergeForOutportTbOfToMax = rtb_Merge21;

            /* VariantMerge generated from: '<S7624>/TaOfToMinOut' incorporates:
             *  Product: '<S7642>/Product'
             *  Sum: '<S7642>/Sum'
             */
            VDDR_ac_B.VariantMergeForOutportTaOfToMin =
                (rtb_TmpSignalConversionAtVeHS_l * VeVDDC_r_M_3MotLdr) +
                VeVDDC_r_N_3MotLdr;

            /* VariantMerge generated from: '<S7624>/TaOfToMaxOut' incorporates:
             *  Product: '<S7642>/Product1'
             *  Sum: '<S7642>/Sum1'
             */
            VDDR_ac_B.VariantMergeForOutportTaOfToMax = (rtb_Merge21 *
                VeVDDC_r_M_3MotLdr) + VeVDDC_r_N_3MotLdr;

            /* VariantMerge generated from: '<S7624>/TcOfToMinOut' incorporates:
             *  Gain: '<S7649>/Gain'
             */
            VDDR_ac_B.VariantMergeForOutportTcOfToMin =
                rtb_TmpSignalConversionAtVeH_b2;

            /* VariantMerge generated from: '<S7624>/TcOfToMaxOut' incorporates:
             *  Gain: '<S7651>/Gain'
             */
            VDDR_ac_B.VariantMergeForOutportTcOfToMax =
                rtb_TmpSignalConversionAtVeHS_a;

            /* End of Outputs for SubSystem: '<S7627>/TaCombTb' */
        }
        else if (((uint32)rtb_Selector2_co) == CeTSXR_e_TbtoTa)
        {
            /* Outputs for IfAction SubSystem: '<S7627>/TbCombTa' incorporates:
             *  ActionPort: '<S7644>/Action Port'
             */
            /* VariantMerge generated from: '<S7624>/TaOfToMinOut' incorporates:
             *  Gain: '<S7656>/Gain'
             */
            VDDR_ac_B.VariantMergeForOutportTaOfToMin =
                rtb_TmpSignalConversionAtVeHS_l;

            /* VariantMerge generated from: '<S7624>/TaOfToMaxOut' incorporates:
             *  Gain: '<S7657>/Gain'
             */
            VDDR_ac_B.VariantMergeForOutportTaOfToMax = rtb_Merge21;

            /* VariantMerge generated from: '<S7624>/TbOfToMinOut' incorporates:
             *  Product: '<S7644>/Product'
             *  Sum: '<S7644>/Sum'
             */
            VDDR_ac_B.VariantMergeForOutportTbOfToMin =
                (rtb_TmpSignalConversionAtVeHS_l * VeVDDC_r_M_3MotLdr) +
                VeVDDC_r_N_3MotLdr;

            /* VariantMerge generated from: '<S7624>/TbOfToMaxOut' incorporates:
             *  Product: '<S7644>/Product1'
             *  Sum: '<S7644>/Sum1'
             */
            VDDR_ac_B.VariantMergeForOutportTbOfToMax = (rtb_Merge21 *
                VeVDDC_r_M_3MotLdr) + VeVDDC_r_N_3MotLdr;

            /* VariantMerge generated from: '<S7624>/TcOfToMinOut' incorporates:
             *  Gain: '<S7658>/Gain'
             */
            VDDR_ac_B.VariantMergeForOutportTcOfToMin =
                rtb_TmpSignalConversionAtVeH_b2;

            /* VariantMerge generated from: '<S7624>/TcOfToMaxOut' incorporates:
             *  Gain: '<S7659>/Gain'
             */
            VDDR_ac_B.VariantMergeForOutportTcOfToMax =
                rtb_TmpSignalConversionAtVeHS_a;

            /* End of Outputs for SubSystem: '<S7627>/TbCombTa' */
        }
        else if (((uint32)rtb_Selector2_co) == CeTSXR_e_TatoTc)
        {
            /* Outputs for IfAction SubSystem: '<S7627>/TaCombTc' incorporates:
             *  ActionPort: '<S7643>/Action Port'
             */
            /* VariantMerge generated from: '<S7624>/TcOfToMaxOut' incorporates:
             *  Gain: '<S7652>/Gain'
             */
            VDDR_ac_B.VariantMergeForOutportTcOfToMax = rtb_Merge21;

            /* VariantMerge generated from: '<S7624>/TcOfToMinOut' incorporates:
             *  Gain: '<S7653>/Gain'
             */
            VDDR_ac_B.VariantMergeForOutportTcOfToMin =
                rtb_TmpSignalConversionAtVeHS_l;

            /* VariantMerge generated from: '<S7624>/TaOfToMaxOut' incorporates:
             *  Product: '<S7643>/Product'
             *  Sum: '<S7643>/Sum'
             */
            VDDR_ac_B.VariantMergeForOutportTaOfToMax = (rtb_Merge21 *
                VeVDDC_r_M_3MotLdr) + VeVDDC_r_N_3MotLdr;

            /* VariantMerge generated from: '<S7624>/TaOfToMinOut' incorporates:
             *  Product: '<S7643>/Product1'
             *  Sum: '<S7643>/Sum1'
             */
            VDDR_ac_B.VariantMergeForOutportTaOfToMin =
                (rtb_TmpSignalConversionAtVeHS_l * VeVDDC_r_M_3MotLdr) +
                VeVDDC_r_N_3MotLdr;

            /* VariantMerge generated from: '<S7624>/TbOfToMinOut' incorporates:
             *  Gain: '<S7654>/Gain'
             */
            VDDR_ac_B.VariantMergeForOutportTbOfToMin =
                rtb_TmpSignalConversionAtVeH_b2;

            /* VariantMerge generated from: '<S7624>/TbOfToMaxOut' incorporates:
             *  Gain: '<S7655>/Gain'
             */
            VDDR_ac_B.VariantMergeForOutportTbOfToMax =
                rtb_TmpSignalConversionAtVeHS_a;

            /* End of Outputs for SubSystem: '<S7627>/TaCombTc' */
        }
        else if (((uint32)rtb_Selector2_co) == CeTSXR_e_TbtoTc)
        {
            /* Outputs for IfAction SubSystem: '<S7627>/TbCombTc' incorporates:
             *  ActionPort: '<S7645>/Action Port'
             */
            /* VariantMerge generated from: '<S7624>/TaOfToMinOut' incorporates:
             *  Gain: '<S7662>/Gain'
             */
            VDDR_ac_B.VariantMergeForOutportTaOfToMin =
                rtb_TmpSignalConversionAtVeH_b2;

            /* VariantMerge generated from: '<S7624>/TcOfToMinOut' incorporates:
             *  Gain: '<S7660>/Gain'
             */
            VDDR_ac_B.VariantMergeForOutportTcOfToMin =
                rtb_TmpSignalConversionAtVeHS_l;

            /* VariantMerge generated from: '<S7624>/TcOfToMaxOut' incorporates:
             *  Gain: '<S7661>/Gain'
             */
            VDDR_ac_B.VariantMergeForOutportTcOfToMax = rtb_Merge21;

            /* VariantMerge generated from: '<S7624>/TbOfToMinOut' incorporates:
             *  Product: '<S7645>/Product'
             *  Sum: '<S7645>/Sum'
             */
            VDDR_ac_B.VariantMergeForOutportTbOfToMin =
                (rtb_TmpSignalConversionAtVeHS_l * VeVDDC_r_M_3MotLdr) +
                VeVDDC_r_N_3MotLdr;

            /* VariantMerge generated from: '<S7624>/TbOfToMaxOut' incorporates:
             *  Product: '<S7645>/Product1'
             *  Sum: '<S7645>/Sum1'
             */
            VDDR_ac_B.VariantMergeForOutportTbOfToMax = (rtb_Merge21 *
                VeVDDC_r_M_3MotLdr) + VeVDDC_r_N_3MotLdr;

            /* VariantMerge generated from: '<S7624>/TaOfToMaxOut' incorporates:
             *  Gain: '<S7663>/Gain'
             */
            VDDR_ac_B.VariantMergeForOutportTaOfToMax =
                rtb_TmpSignalConversionAtVeHS_a;

            /* End of Outputs for SubSystem: '<S7627>/TbCombTc' */
        }
        else if (((uint32)rtb_Selector2_co) == CeTSXR_e_RadiusMod_MtrA)
        {
            /* Outputs for IfAction SubSystem: '<S7627>/A_is_Gen' incorporates:
             *  ActionPort: '<S7628>/Action Port'
             */
            /* VariantMerge generated from: '<S7624>/TaOfToMinOut' incorporates:
             *  Inport: '<S7628>/TGen4PBattMin'
             */
            VDDR_ac_B.VariantMergeForOutportTaOfToMin =
                VeVDDC_M_TGen4BatMin_3MotLdr;

            /* VariantMerge generated from: '<S7624>/TbOfToMinOut' incorporates:
             *  Inport: '<S7628>/TbOfToMin'
             */
            VDDR_ac_B.VariantMergeForOutportTbOfToMin =
                rtb_TmpSignalConversionAtVeHS_l;

            /* VariantMerge generated from: '<S7624>/TcOfToMinOut' incorporates:
             *  Inport: '<S7628>/TaOfToMin'
             */
            VDDR_ac_B.VariantMergeForOutportTcOfToMin =
                rtb_TmpSignalConversionAtVeH_b2;

            /* VariantMerge generated from: '<S7624>/TaOfToMaxOut' incorporates:
             *  Inport: '<S7628>/TGen4PBattMax'
             */
            VDDR_ac_B.VariantMergeForOutportTaOfToMax =
                VeVDDC_M_TGen4BatMax_3MotLdr;

            /* VariantMerge generated from: '<S7624>/TbOfToMaxOut' incorporates:
             *  Inport: '<S7628>/TbOfToMax'
             */
            VDDR_ac_B.VariantMergeForOutportTbOfToMax = rtb_Merge21;

            /* VariantMerge generated from: '<S7624>/TcOfToMaxOut' incorporates:
             *  Inport: '<S7628>/TaOfToMax'
             */
            VDDR_ac_B.VariantMergeForOutportTcOfToMax =
                rtb_TmpSignalConversionAtVeHS_a;

            /* End of Outputs for SubSystem: '<S7627>/A_is_Gen' */
        }
        else if (((uint32)rtb_Selector2_co) == CeTSXR_e_RadiusMod_MtrB)
        {
            /* Outputs for IfAction SubSystem: '<S7627>/B_is_Gen' incorporates:
             *  ActionPort: '<S7629>/Action Port'
             */
            /* VariantMerge generated from: '<S7624>/TaOfToMinOut' incorporates:
             *  Inport: '<S7629>/TaOfToMin'
             */
            VDDR_ac_B.VariantMergeForOutportTaOfToMin =
                rtb_TmpSignalConversionAtVeH_b2;

            /* VariantMerge generated from: '<S7624>/TbOfToMinOut' incorporates:
             *  Inport: '<S7629>/TGen4PBattMin'
             */
            VDDR_ac_B.VariantMergeForOutportTbOfToMin =
                VeVDDC_M_TGen4BatMin_3MotLdr;

            /* VariantMerge generated from: '<S7624>/TcOfToMinOut' incorporates:
             *  Inport: '<S7629>/TbOfToMin'
             */
            VDDR_ac_B.VariantMergeForOutportTcOfToMin =
                rtb_TmpSignalConversionAtVeHS_l;

            /* VariantMerge generated from: '<S7624>/TaOfToMaxOut' incorporates:
             *  Inport: '<S7629>/TaOfToMax'
             */
            VDDR_ac_B.VariantMergeForOutportTaOfToMax =
                rtb_TmpSignalConversionAtVeHS_a;

            /* VariantMerge generated from: '<S7624>/TbOfToMaxOut' incorporates:
             *  Inport: '<S7629>/TGen4PBattMax'
             */
            VDDR_ac_B.VariantMergeForOutportTbOfToMax =
                VeVDDC_M_TGen4BatMax_3MotLdr;

            /* VariantMerge generated from: '<S7624>/TcOfToMaxOut' incorporates:
             *  Inport: '<S7629>/TbOfToMax'
             */
            VDDR_ac_B.VariantMergeForOutportTcOfToMax = rtb_Merge21;

            /* End of Outputs for SubSystem: '<S7627>/B_is_Gen' */
        }
        else
        {
            if (((uint32)rtb_Selector2_co) == CeTSXR_e_RadiusMod_MtrC)
            {
                /* Outputs for IfAction SubSystem: '<S7627>/C_is_Gen' incorporates:
                 *  ActionPort: '<S7630>/Action Port'
                 */
                /* VariantMerge generated from: '<S7624>/TaOfToMinOut' incorporates:
                 *  Inport: '<S7630>/TaOfToMin'
                 */
                VDDR_ac_B.VariantMergeForOutportTaOfToMin =
                    rtb_TmpSignalConversionAtVeH_b2;

                /* VariantMerge generated from: '<S7624>/TbOfToMinOut' incorporates:
                 *  Inport: '<S7630>/TbOfToMin'
                 */
                VDDR_ac_B.VariantMergeForOutportTbOfToMin =
                    rtb_TmpSignalConversionAtVeHS_l;

                /* VariantMerge generated from: '<S7624>/TcOfToMinOut' incorporates:
                 *  Inport: '<S7630>/TGen4PBattMin'
                 */
                VDDR_ac_B.VariantMergeForOutportTcOfToMin =
                    VeVDDC_M_TGen4BatMin_3MotLdr;

                /* VariantMerge generated from: '<S7624>/TaOfToMaxOut' incorporates:
                 *  Inport: '<S7630>/TaOfToMax'
                 */
                VDDR_ac_B.VariantMergeForOutportTaOfToMax =
                    rtb_TmpSignalConversionAtVeHS_a;

                /* VariantMerge generated from: '<S7624>/TbOfToMaxOut' incorporates:
                 *  Inport: '<S7630>/TbOfToMax'
                 */
                VDDR_ac_B.VariantMergeForOutportTbOfToMax = rtb_Merge21;

                /* VariantMerge generated from: '<S7624>/TcOfToMaxOut' incorporates:
                 *  Inport: '<S7630>/TGen4PBattMax'
                 */
                VDDR_ac_B.VariantMergeForOutportTcOfToMax =
                    VeVDDC_M_TGen4BatMax_3MotLdr;

                /* End of Outputs for SubSystem: '<S7627>/C_is_Gen' */
            }
        }

        /* End of If: '<S7627>/If1' */
        /* End of Outputs for SubSystem: '<S7624>/3MotorSys' */
        /* End of Outputs for SubSystem: '<S3559>/VDDC_TiLmts_MtrDecoder_Var' */
#else

        /* Outputs for Atomic SubSystem: '<S7624>/Default' */
        /* VariantMerge generated from: '<S7624>/TaOfToMinOut' incorporates:
         *  Inport: '<S7626>/TaOfToMin'
         */
        VDDR_ac_B.VariantMergeForOutportTaOfToMin =
            rtb_TmpSignalConversionAtVeH_b2;

        /* VariantMerge generated from: '<S7624>/TaOfToMaxOut' incorporates:
         *  Inport: '<S7626>/TaOfToMax'
         */
        VDDR_ac_B.VariantMergeForOutportTaOfToMax =
            rtb_TmpSignalConversionAtVeHS_a;

        /* VariantMerge generated from: '<S7624>/TbOfToMinOut' incorporates:
         *  Inport: '<S7626>/TbOfToMin'
         */
        VDDR_ac_B.VariantMergeForOutportTbOfToMin =
            rtb_TmpSignalConversionAtVeHS_l;

        /* VariantMerge generated from: '<S7624>/TbOfToMaxOut' incorporates:
         *  Inport: '<S7626>/TbOfToMax'
         */
        VDDR_ac_B.VariantMergeForOutportTbOfToMax = rtb_Merge21;

        /* VariantMerge generated from: '<S7624>/TcOfToMinOut' incorporates:
         *  Constant: '<S7626>/Constant Value6'
         */
        VDDR_ac_B.VariantMergeForOutportTcOfToMin = 0.0F;

        /* VariantMerge generated from: '<S7624>/TcOfToMaxOut' incorporates:
         *  Constant: '<S7626>/Constant Value3'
         */
        VDDR_ac_B.VariantMergeForOutportTcOfToMax = 0.0F;

        /* End of Outputs for SubSystem: '<S7624>/Default' */
#endif

        /* S-Function (fcgen): '<S3550>/FcnCallGen' incorporates:
         *  SubSystem: '<S3550>/MtrTrqs2AxlTrqs'
         */
        VDDR_ac_MtrTrqs2AxlTrqs(rtb_VM_Conditional_Signal_VaTSX,
                                rtb_VM_Conditional_Signal_Colum,
                                VDDR_ac_B.VariantMergeForOutportTaOfToMin,
                                VDDR_ac_B.VariantMergeForOutportTbOfToMin,
                                VDDR_ac_B.VariantMergeForOutportTcOfToMin,
                                VDDR_ac_B.VariantMergeForOutportTaOfToMax,
                                VDDR_ac_B.VariantMergeForOutportTbOfToMax,
                                VDDR_ac_B.VariantMergeForOutportTcOfToMax,
                                &VDDR_ac_B.MtrTrqs2AxlTrqs_m);

        /* End of Outputs for S-Function (fcgen): '<S3550>/FcnCallGen' */

        /* Merge: '<S3549>/Merge' incorporates:
         *  SignalConversion generated from: '<S3550>/VeVDDR_M_HMinus'
         */
        VDDR_ac_B.Merge_f = rtb_VM_Conditional_Signal_PBatM;

        /* Merge: '<S3549>/Merge5' incorporates:
         *  SignalConversion generated from: '<S3550>/VeVDDR_M_HPlus'
         */
        VDDR_ac_B.Merge5_f = rtb_VM_Conditional_Signal_PbatM;

        /* Merge: '<S3549>/Merge6' incorporates:
         *  SignalConversion generated from: '<S3550>/VeVDDR_M_TaOfToMaxOut'
         */
        rtb_VM_Conditional_Signal_TiCL_ =
            VDDR_ac_B.VariantMergeForOutportTaOfToMax;

        /* Merge: '<S3549>/Merge1' incorporates:
         *  SignalConversion generated from: '<S3550>/VeVDDR_M_TaOfToMinOut'
         */
        rtb_VM_Conditional_Signal_PBatM =
            VDDR_ac_B.VariantMergeForOutportTaOfToMin;

        /* Merge: '<S3549>/Merge7' incorporates:
         *  SignalConversion generated from: '<S3550>/VeVDDR_M_TbOfToMaxOut'
         */
        rtb_TmpSignalConversionAtVeH_b2 =
            VDDR_ac_B.VariantMergeForOutportTbOfToMax;

        /* Merge: '<S3549>/Merge2' incorporates:
         *  SignalConversion generated from: '<S3550>/VeVDDR_M_TbOfToMinOut'
         */
        rtb_VM_Conditional_Signal_PbatM =
            VDDR_ac_B.VariantMergeForOutportTbOfToMin;

        /* Merge: '<S3549>/Merge13' incorporates:
         *  SignalConversion generated from: '<S3550>/VeVDDR_M_TcOfToMaxOut'
         */
        rtb_TmpSignalConversionAtVeHS_a =
            VDDR_ac_B.VariantMergeForOutportTcOfToMax;

        /* Merge: '<S3549>/Merge12' incorporates:
         *  SignalConversion generated from: '<S3550>/VeVDDR_M_TcOfToMinOut'
         */
        rtb_TmpSignalConversionAtVeHS_l =
            VDDR_ac_B.VariantMergeForOutportTcOfToMin;

        /* Merge: '<S3549>/Merge10' incorporates:
         *  SignalConversion generated from: '<S3550>/VeVDDR_M_ToMaxFrntAtRipAWD'
         */
        VDDR_ac_B.Merge10 = VDDR_ac_B.MtrTrqs2AxlTrqs_m.Sum2;

        /* Merge: '<S3549>/Merge11' incorporates:
         *  SignalConversion generated from: '<S3550>/VeVDDR_M_ToMaxRrAtRipAWD'
         */
        VDDR_ac_B.Merge11 = VDDR_ac_B.MtrTrqs2AxlTrqs_m.Sum3;

        /* Merge: '<S3549>/Merge14' incorporates:
         *  SignalConversion generated from: '<S3550>/VeVDDR_M_ToMinFrntAtRipRgn'
         */
        VDDR_ac_B.Merge14 = VDDR_ac_B.MtrTrqs2AxlTrqs_m.Sum;

        /* Merge: '<S3549>/Merge15' incorporates:
         *  SignalConversion generated from: '<S3550>/VeVDDR_M_ToMinRrAtRipRgn'
         */
        VDDR_ac_B.Merge15 = VDDR_ac_B.MtrTrqs2AxlTrqs_m.Sum1;

        /* End of Outputs for SubSystem: '<S3549>/VDDC_TiLmts_DualAxleBEV' */
    }
    else
    {
        /* Outputs for IfAction SubSystem: '<S3549>/VDDC_WEDOpnOp' incorporates:
         *  ActionPort: '<S3551>/Action Port'
         */
        VDDR_ac_VDDC_WEDOpnOp(&VDDR_ac_B.Merge_f,
                              &rtb_VM_Conditional_Signal_PBatM,
                              &rtb_VM_Conditional_Signal_PbatM,
                              &rtb_TmpSignalConversionAtNoOutp,
                              &rtb_TmpSignalConversionAtVeS_jx,
                              &VDDR_ac_B.Merge5_f,
                              &rtb_VM_Conditional_Signal_TiCL_,
                              &rtb_TmpSignalConversionAtVeH_b2,
                              &rtb_TmpSignalConversionAtDCLoad,
                              &rtb_TmpSignalConversionAtVeSCCR,
                              &rtb_TmpSignalConversionAtVeHS_l,
                              &rtb_TmpSignalConversionAtVeHS_a,
                              &VDDR_ac_B.Merge14, &VDDR_ac_B.Merge15,
                              &VDDR_ac_B.Merge10, &VDDR_ac_B.Merge11);

        /* End of Outputs for SubSystem: '<S3549>/VDDC_WEDOpnOp' */
    }

    /* End of If: '<S3549>/If' */

    /* Gain: '<S3539>/Gain' */
    VeVDDC_M_TaOfToMin_EngTorq = rtb_VM_Conditional_Signal_PBatM;

    /* Gain: '<S3540>/Gain' */
    VeVDDC_M_TbOfToMin_EngTorq = rtb_VM_Conditional_Signal_PbatM;

    /* Gain: '<S3541>/Gain' */
    VeVDDC_M_TxOfHMinus_EngTorq = rtb_TmpSignalConversionAtNoOutp;

    /* Gain: '<S3542>/Gain' */
    VeVDDC_M_TyOfHMinus_EngTorq = rtb_TmpSignalConversionAtVeS_jx;

    /* Gain: '<S3543>/Gain' */
    VeVDDC_M_TaOfToMax_EngTorq = rtb_VM_Conditional_Signal_TiCL_;

    /* Gain: '<S3544>/Gain' */
    VeVDDC_M_TbOfToMax_EngTorq = rtb_TmpSignalConversionAtVeH_b2;

    /* Gain: '<S3545>/Gain' */
    VeVDDC_M_TxOfHPlus_EngTorq = rtb_TmpSignalConversionAtDCLoad;

    /* Gain: '<S3546>/Gain' */
    VeVDDC_M_TyOfHPlus_EngTorq = rtb_TmpSignalConversionAtVeSCCR;

    /* Gain: '<S3547>/Gain' */
    VeVDDC_M_TcOfToMin_EngTorq = rtb_TmpSignalConversionAtVeHS_l;

    /* Gain: '<S3548>/Gain' */
    VeVDDC_M_TcOfToMax_EngTorq = rtb_TmpSignalConversionAtVeHS_a;

    /* End of Outputs for SubSystem: '<S2>/VDDC_OITR_TiMinMax' */
#endif

    /* End of Outputs for S-Function (fcgen): '<S2>/FcnCallGen' */
#endif

    /* SignalConversion generated from: '<S2>/VeVDCR_M_HMinus_MtrCmnd' incorporates:
     *  SignalConversion generated from: '<S2>/VeVDCR_M_HPlus_MtrCmnd'
     */
#if Rte_SysCon_Variant_VDDR_1

    /* Outport: '<Root>/VeVDDR_M_HMinus_MtrCmnd' */
    (void)Rte_Write_VeVDDR_M_HMinus_MtrCmnd_Value(VDDR_ac_B.Merge_i);

    /* Outport: '<Root>/VeVDDR_M_HPlus_MtrCmnd' */
    (void)Rte_Write_VeVDDR_M_HPlus_MtrCmnd_Value(VDDR_ac_B.Merge5_a);

#endif

    /* End of SignalConversion generated from: '<S2>/VeVDCR_M_HMinus_MtrCmnd' */

    /* SignalConversion generated from: '<S2>/VeVDDR_M_HMinus_EngTorq' incorporates:
     *  SignalConversion generated from: '<S2>/VeVDDR_M_HPlus_EngTorq'
     *  SignalConversion generated from: '<S2>/VeVDDR_M_ToMaxFrntAtRipAWD_EngTorq'
     */
#if Rte_SysCon_Variant_VDDR_3

    /* Outport: '<Root>/VeVDDR_M_HMinus_EngTrq' */
    (void)Rte_Write_VeVDDR_M_HMinus_EngTrq_Value(VDDR_ac_B.Merge_f);

    /* Outport: '<Root>/VeVDDR_M_HPlus_EngTrq' */
    (void)Rte_Write_VeVDDR_M_HPlus_EngTrq_Value(VDDR_ac_B.Merge5_f);

    /* Outport: '<Root>/VeVDDR_M_ToMaxFrntAtRipAWD_EngTorq' */
    (void)Rte_Write_VeVDDR_M_ToMaxFrntAtRipAWD_EngTorq_Value(VDDR_ac_B.Merge10);

#endif

    /* End of SignalConversion generated from: '<S2>/VeVDDR_M_HMinus_EngTorq' */

    /* SignalConversion generated from: '<S2>/VeVDDR_M_ToMaxFrntAtRipAWD_MtrCmnd' */
#if Rte_SysCon_Variant_VDDR_1

    /* Outport: '<Root>/VeVDDR_M_ToMaxFrntAtRipAWD_MtrCmnd' */
    (void)Rte_Write_VeVDDR_M_ToMaxFrntAtRipAWD_MtrCmnd_Value(VDDR_ac_B.Merge14_j);

#endif

    /* End of SignalConversion generated from: '<S2>/VeVDDR_M_ToMaxFrntAtRipAWD_MtrCmnd' */

    /* SignalConversion generated from: '<S2>/VeVDDR_M_ToMaxRrAtRipAWD_EngTorq' */
#if Rte_SysCon_Variant_VDDR_3

    /* Outport: '<Root>/VeVDDR_M_ToMaxRrAtRipAWD_EngTorq' */
    (void)Rte_Write_VeVDDR_M_ToMaxRrAtRipAWD_EngTorq_Value(VDDR_ac_B.Merge11);

#endif

    /* End of SignalConversion generated from: '<S2>/VeVDDR_M_ToMaxRrAtRipAWD_EngTorq' */

    /* SignalConversion generated from: '<S2>/VeVDDR_M_ToMaxRrAtRipAWD_MtrCmnd' */
#if Rte_SysCon_Variant_VDDR_1

    /* Outport: '<Root>/VeVDDR_M_ToMaxRrAtRipAWD_MtrCmnd' */
    (void)Rte_Write_VeVDDR_M_ToMaxRrAtRipAWD_MtrCmnd_Value(VDDR_ac_B.Merge15_d);

#endif

    /* End of SignalConversion generated from: '<S2>/VeVDDR_M_ToMaxRrAtRipAWD_MtrCmnd' */

    /* SignalConversion generated from: '<S2>/VeVDDR_M_ToMinFrntAtRipRgn_EngTorq' */
#if Rte_SysCon_Variant_VDDR_3

    /* Outport: '<Root>/VeVDDR_M_ToMinFrntAtRipRgn_EngTorq' */
    (void)Rte_Write_VeVDDR_M_ToMinFrntAtRipRgn_EngTorq_Value(VDDR_ac_B.Merge14);

#endif

    /* End of SignalConversion generated from: '<S2>/VeVDDR_M_ToMinFrntAtRipRgn_EngTorq' */

    /* SignalConversion generated from: '<S2>/VeVDDR_M_ToMinFrntAtRipRgn_MtrCmnd' */
#if Rte_SysCon_Variant_VDDR_1

    /* Outport: '<Root>/VeVDDR_M_ToMinFrntAtRipRgn_MtrCmnd' */
    (void)Rte_Write_VeVDDR_M_ToMinFrntAtRipRgn_MtrCmnd_Value(VDDR_ac_B.Merge12);

#endif

    /* End of SignalConversion generated from: '<S2>/VeVDDR_M_ToMinFrntAtRipRgn_MtrCmnd' */

    /* SignalConversion generated from: '<S2>/VeVDDR_M_ToMinRrAtRipRgn_EngTorq' */
#if Rte_SysCon_Variant_VDDR_3

    /* Outport: '<Root>/VeVDDR_M_ToMinRrAtRipRgn_EngTorq' */
    (void)Rte_Write_VeVDDR_M_ToMinRrAtRipRgn_EngTorq_Value(VDDR_ac_B.Merge15);

#endif

    /* End of SignalConversion generated from: '<S2>/VeVDDR_M_ToMinRrAtRipRgn_EngTorq' */

    /* SignalConversion generated from: '<S2>/VeVDDR_M_ToMinRrAtRipRgn_MtrCmnd' */
#if Rte_SysCon_Variant_VDDR_1

    /* Outport: '<Root>/VeVDDR_M_ToMinRrAtRipRgn_MtrCmnd' */
    (void)Rte_Write_VeVDDR_M_ToMinRrAtRipRgn_MtrCmnd_Value(VDDR_ac_B.Merge13);

#endif

    /* End of SignalConversion generated from: '<S2>/VeVDDR_M_ToMinRrAtRipRgn_MtrCmnd' */
    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/MedTEB' */
}

/* Model initialize function */
FUNC(void, VDDR_CODE) VDDR_ac_Init(void)
{
    /* Registration code */

    /* block I/O */
    {

#if Rte_SysCon_Variant_OPTL_3MtrEnbl && Rte_SysCon_Variant_VDDR_1

        VDDR_ac_B.Merge34 = CeTSXR_e_Second;

#endif

    }

    /* SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/MedTEB' incorporates:
     *  SubSystem: '<Root>/VDDC_DataManager_And_HPtCalc'
     */
#if Rte_SysCon_Variant_VDDR_1 || Rte_SysCon_Variant_VDDR_3

    /* SystemInitialize for S-Function (fcgen): '<S2>/FcnCallGen' */
#if Rte_SysCon_Variant_VDDR_1

    /* SystemInitialize for Function Call SubSystem: '<S2>/VDDC_CurTi' */
    /* SystemInitialize for IfAction SubSystem: '<S545>/VDDC_CurTi_ModeGearContrTyp' */
    /* SystemInitialize for S-Function (fcgen): '<S550>/FcnCallGen' incorporates:
     *  SubSystem: '<S550>/VDDC_CurTi_MapEleMtrs'
     */
    /* SystemInitialize for Atomic SubSystem: '<S3171>/OPTL_MapEleMtrs_Var' */
#if Rte_SysCon_Variant_OPTL_3MtrEnbl

    /* SystemInitialize for Atomic SubSystem: '<S3173>/OPTL_MapEleMtrs_3MtrSys' */
    /* SystemInitialize for VariantMerge generated from: '<S3173>/EqualityCase' incorporates:
     *  Merge: '<S3177>/Merge33'
     */
    VDDR_ac_B.VariantMergeForOutportEqualityC = 0U;

    /* SystemInitialize for Merge: '<S3177>/Merge34' */
    VDDR_ac_B.Merge34 = CeTSXR_e_Second;

    /* End of SystemInitialize for SubSystem: '<S3173>/OPTL_MapEleMtrs_3MtrSys' */
#else

    /* SystemInitialize for Atomic SubSystem: '<S3173>/OPTL_MapEleMtrs_2MtrSys' */
    /* Start for VariantMerge generated from: '<S3173>/EqualityCase' incorporates:
     *  Constant: '<S3178>/Constant Value12'
     */
    VDDR_ac_B.VariantMergeForOutportEqualityC = 99U;

    /* End of SystemInitialize for SubSystem: '<S3173>/OPTL_MapEleMtrs_2MtrSys' */
#endif

    /* End of SystemInitialize for SubSystem: '<S3171>/OPTL_MapEleMtrs_Var' */

    /* SystemInitialize for S-Function (fcgen): '<S550>/FcnCallGen' incorporates:
     *  SubSystem: '<S550>/DetTaTbLnrLmts'
     */

    /* SystemInitialize for S-Function (fcgen): '<S550>/FcnCallGen' incorporates:
     *  SubSystem: '<S550>/OPL_HPtCalc'
     */

    /* SystemInitialize for Chart: '<S800>/Stateflow Chart' */
    VDDR_ac_StateflowChart_Init();

    /* End of SystemInitialize for S-Function (fcgen): '<S550>/FcnCallGen' */
    /* End of SystemInitialize for SubSystem: '<S545>/VDDC_CurTi_ModeGearContrTyp' */
    /* End of SystemInitialize for SubSystem: '<S2>/VDDC_CurTi' */
#endif

#if Rte_SysCon_Variant_VDDR_3

    /* SystemInitialize for Function Call SubSystem: '<S2>/VDDC_OITR_TiMinMax' */
    /* SystemInitialize for IfAction SubSystem: '<S3549>/VDDC_TiLmts_DualAxleBEV' */
    /* SystemInitialize for S-Function (fcgen): '<S3550>/FcnCallGen' incorporates:
     *  SubSystem: '<S3550>/HSCL_3Motor_loader'
     */
    /* SystemInitialize for Atomic SubSystem: '<S3560>/HSCL_3Motor_loader_Var' */
#if Rte_SysCon_Variant_HSCL_3Mot_Enbl
#endif

    /* End of SystemInitialize for SubSystem: '<S3560>/HSCL_3Motor_loader_Var' */

    /* SystemInitialize for S-Function (fcgen): '<S3550>/FcnCallGen' incorporates:
     *  SubSystem: '<S3550>/TaTbLinearLimits'
     */

    /* SystemInitialize for S-Function (fcgen): '<S3550>/FcnCallGen' incorporates:
     *  SubSystem: '<S3550>/OPL_HPtCalc'
     */

    /* SystemInitialize for Chart: '<S5021>/Stateflow Chart' */
    VDDR_ac_StateflowChart_Init();

    /* End of SystemInitialize for S-Function (fcgen): '<S3550>/FcnCallGen' */
    /* End of SystemInitialize for SubSystem: '<S3549>/VDDC_TiLmts_DualAxleBEV' */
    /* End of SystemInitialize for SubSystem: '<S2>/VDDC_OITR_TiMinMax' */
#endif

    /* End of SystemInitialize for S-Function (fcgen): '<S2>/FcnCallGen' */
#endif

    /* End of SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/MedTEB' */

    /* Outputs for Atomic SubSystem: '<Root>/Init' */
    /* Outport: '<Root>/VeVDDR_M_HMinus_MtrCmnd' incorporates:
     *  Constant: '<S15>/Constant Value'
     *  Gain: '<S3>/Gain'
     */
    (void)Rte_Write_VeVDDR_M_HMinus_MtrCmnd_Value(-9999.0F);

    /* Outport: '<Root>/VeVDDR_M_ToMinFrntAtRipRgn_MtrCmnd' incorporates:
     *  Constant: '<S15>/Constant Value12'
     *  Gain: '<S4>/Gain'
     */
    (void)Rte_Write_VeVDDR_M_ToMinFrntAtRipRgn_MtrCmnd_Value(-9999.0F);

    /* Outport: '<Root>/VeVDDR_M_ToMaxFrntAtRipAWD_EngTorq' incorporates:
     *  Constant: '<S15>/Constant Value16'
     *  Gain: '<S5>/Gain'
     */
    (void)Rte_Write_VeVDDR_M_ToMaxFrntAtRipAWD_EngTorq_Value(9999.0F);

    /* Outport: '<Root>/VeVDDR_M_ToMaxRrAtRipAWD_EngTorq' incorporates:
     *  Constant: '<S15>/Constant Value15'
     *  Gain: '<S6>/Gain'
     */
    (void)Rte_Write_VeVDDR_M_ToMaxRrAtRipAWD_EngTorq_Value(9999.0F);

    /* Outport: '<Root>/VeVDDR_M_ToMinRrAtRipRgn_MtrCmnd' incorporates:
     *  Constant: '<S15>/Constant Value14'
     *  Gain: '<S7>/Gain'
     */
    (void)Rte_Write_VeVDDR_M_ToMinRrAtRipRgn_MtrCmnd_Value(-9999.0F);

    /* Outport: '<Root>/VeVDDR_M_ToMaxFrntAtRipAWD_MtrCmnd' incorporates:
     *  Constant: '<S15>/Constant Value16'
     *  Gain: '<S8>/Gain'
     */
    (void)Rte_Write_VeVDDR_M_ToMaxFrntAtRipAWD_MtrCmnd_Value(9999.0F);

    /* Outport: '<Root>/VeVDDR_M_ToMaxRrAtRipAWD_MtrCmnd' incorporates:
     *  Constant: '<S15>/Constant Value15'
     *  Gain: '<S9>/Gain'
     */
    (void)Rte_Write_VeVDDR_M_ToMaxRrAtRipAWD_MtrCmnd_Value(9999.0F);

    /* Outport: '<Root>/VeVDDR_M_HMinus_EngTrq' incorporates:
     *  Constant: '<S15>/Constant Value'
     *  Gain: '<S10>/Gain'
     */
    (void)Rte_Write_VeVDDR_M_HMinus_EngTrq_Value(-9999.0F);

    /* Outport: '<Root>/VeVDDR_M_HPlus_MtrCmnd' incorporates:
     *  Constant: '<S15>/Constant Value5'
     *  Gain: '<S11>/Gain'
     */
    (void)Rte_Write_VeVDDR_M_HPlus_MtrCmnd_Value(9999.0F);

    /* Outport: '<Root>/VeVDDR_M_HPlus_EngTrq' incorporates:
     *  Constant: '<S15>/Constant Value5'
     *  Gain: '<S12>/Gain'
     */
    (void)Rte_Write_VeVDDR_M_HPlus_EngTrq_Value(9999.0F);

    /* Outport: '<Root>/VeVDDR_M_ToMinFrntAtRipRgn_EngTorq' incorporates:
     *  Constant: '<S15>/Constant Value12'
     *  Gain: '<S13>/Gain'
     */
    (void)Rte_Write_VeVDDR_M_ToMinFrntAtRipRgn_EngTorq_Value(-9999.0F);

    /* Outport: '<Root>/VeVDDR_M_ToMinRrAtRipRgn_EngTorq' incorporates:
     *  Constant: '<S15>/Constant Value14'
     *  Gain: '<S14>/Gain'
     */
    (void)Rte_Write_VeVDDR_M_ToMinRrAtRipRgn_EngTorq_Value(-9999.0F);

    /* End of Outputs for SubSystem: '<Root>/Init' */
}

/*
 * File trailer for generated code.
 *
 * [EOF]
 */
