#include <stdlib.h>
#include <stdio.h>
#include <string.h>
#include <unistd.h>
#include <sys/types.h>
#include <sys/socket.h>
#include <netinet/in.h>

#include "llsim.h"

#define sp_printf(a...)                        \
    do {                            \
        llsim_printf("sp: clock %d: ", llsim->clock);    \
        llsim_printf(a);                \
    } while (0)

int nr_simulated_instructions = 0;
FILE *inst_trace_fp = NULL, *cycle_trace_fp = NULL;

//DMA globals
int dma_init = 0; // 1 if a CPY operation was given
int mem_free = 0; //  1 if the memory avaiable for the dma

typedef struct sp_registers_s {
    // 6 32 bit registers (r[0], r[1] don't exist)
    int r[8];

    // 16 bit program counter
    int pc;

    // 32 bit instruction
    int inst;

    // 5 bit opcode
    int opcode;

    // 3 bit destination register index
    int dst;

    // 3 bit source #0 register index
    int src0;

    // 3 bit source #1 register index
    int src1;

    // 32 bit alu #0 operand
    int alu0;

    // 32 bit alu #1 operand
    int alu1;

    // 32 bit alu output
    int aluout;

    // 32 bit immediate field (original 16 bit sign extended)
    int immediate;

    // 32 bit cycle counter
    int cycle_counter;

    // 3 bit control state machine state register
    int ctl_state;

    // control states
#define CTL_STATE_IDLE        0
#define CTL_STATE_FETCH0    1
#define CTL_STATE_FETCH1    2
#define CTL_STATE_DEC0        3
#define CTL_STATE_DEC1        4
#define CTL_STATE_EXEC0        5
#define CTL_STATE_EXEC1        6

    // dma states
#define DMA_STATE_IDLE 0
#define DMA_STATE_READ 1
#define DMA_STATE_WRITE 2
#define DMA_STATE_WAIT 3

} sp_registers_t;

typedef struct dma {
    int source_address;
    int dest_address;
    int length;
    int completed; //counts how many words were copied already
    int state;
} dma_struct;


/*
 * Master structure
 */
typedef struct sp_s {
    // local sram
#define SP_SRAM_HEIGHT    64 * 1024
    llsim_memory_t *sram;

    unsigned int memory_image[SP_SRAM_HEIGHT];
    int memory_image_size;

    dma_struct *dma;

    sp_registers_t *spro, *sprn;

    int start;
} sp_t;

void dma_run(sp_t *sp, dma_struct *dma); //function declaration


static void sp_reset(sp_t *sp) {
    sp_registers_t *sprn = sp->sprn;

    memset(sprn, 0, sizeof(*sprn));
}

/*
 * opcodes
 */
#define ADD 0
#define SUB 1
#define LSF 2
#define RSF 3
#define AND 4
#define OR  5
#define XOR 6
#define LHI 7
#define LD 8
#define ST 9
#define CPY 10  //opcode for copying
#define DMS 11  // opcode for getting the dma status -dms
#define JLT 16
#define JLE 17
#define JEQ 18
#define JNE 19
#define JIN 20
#define HLT 24

static char opcode_name[32][4] = {"ADD", "SUB", "LSF", "RSF", "AND", "OR", "XOR", "LHI",
                                  "LD", "ST", "CPY", "DMS", "U", "U", "U", "U",
                                  "JLT", "JLE", "JEQ", "JNE", "JIN", "U", "U", "U",
                                  "HLT", "U", "U", "U", "U", "U", "U", "U"};

static void dump_sram(sp_t *sp) {
    FILE *fp;
    int i;

    fp = fopen("sram_out.txt", "w");
    if (fp == NULL) {
        printf("couldn't open file sram_out.txt\n");
        exit(1);
    }
    for (i = 0; i < SP_SRAM_HEIGHT; i++)
        fprintf(fp, "%08x\n", llsim_mem_extract(sp->sram, i, 31, 0));
    fclose(fp);
}

//function that updates trace file for generic functions
static void update_trace(FILE *trace_fp, sp_registers_t *spro) {
    fprintf(trace_fp,
            "--- instruction %i (%04x) @ PC %i (%04x) -----------------------------------------------------------\n",
            (spro->cycle_counter) / 6 - 1, (spro->cycle_counter) / 6 - 1, spro->pc, spro->pc);
    fprintf(trace_fp, "pc = %04d, inst = %08x, opcode = %i (%s), dst = %i, src0 = %i, src1 = %i, immediate = %08x\n",
            spro->pc, spro->inst, spro->opcode, opcode_name[spro->opcode], spro->dst, spro->src0, spro->src1, spro->immediate);
    fprintf(trace_fp, "r[0] = 00000000 r[1] = %08x r[2] = %08x r[3] = %08x \n",
            (spro->immediate == 0) ? 0 : spro->immediate, spro->r[2], spro->r[3]);
    fprintf(trace_fp, "r[4] = %08x r[5] = %08x r[6] = %08x r[7] = %08x \n\n", spro->r[4], spro->r[5], spro->r[6],
            spro->r[7]);
}


static void sp_ctl(sp_t *sp) {
    int extracted;
    sp_registers_t *spro = sp->spro;
    sp_registers_t *sprn = sp->sprn;
    int i, length, diff;

    // sp_ctl

    fprintf(cycle_trace_fp, "cycle %d\n", spro->cycle_counter);
    for (i = 2; i <= 7; i++)
        fprintf(cycle_trace_fp, "r%d %08x\n", i, spro->r[i]);
    fprintf(cycle_trace_fp, "pc %08x\n", spro->pc);
    fprintf(cycle_trace_fp, "inst %08x\n", spro->inst);
    fprintf(cycle_trace_fp, "opcode %08x\n", spro->opcode);
    fprintf(cycle_trace_fp, "dst %08x\n", spro->dst);
    fprintf(cycle_trace_fp, "src0 %08x\n", spro->src0);
    fprintf(cycle_trace_fp, "src1 %08x\n", spro->src1);
    fprintf(cycle_trace_fp, "immediate %08x\n", spro->immediate);
    fprintf(cycle_trace_fp, "alu0 %08x\n", spro->alu0);
    fprintf(cycle_trace_fp, "alu1 %08x\n", spro->alu1);
    fprintf(cycle_trace_fp, "aluout %08x\n", spro->aluout);
    fprintf(cycle_trace_fp, "cycle_counter %08x\n", spro->cycle_counter);
    fprintf(cycle_trace_fp, "ctl_state %08x\n\n", spro->ctl_state);

    sprn->cycle_counter = spro->cycle_counter + 1;

    switch (spro->ctl_state) {
        case CTL_STATE_IDLE:
            sprn->pc = 0;
            if (sp->start)
                sprn->ctl_state = CTL_STATE_FETCH0;
            break;

        case CTL_STATE_FETCH0:
            mem_free = 0;
            printf("before first call\n");
            dma_run(sp, sp->dma);
            llsim_mem_read(sp->sram, spro->pc); //read old PC from SRAM
            sprn->ctl_state = CTL_STATE_FETCH1; //Setting the next state
            break;

        case CTL_STATE_FETCH1:
            mem_free = 1;
            dma_run(sp, sp->dma);
            sprn->inst = llsim_mem_extract_dataout(sp->sram, 31, 0);//get instruction from SRAM
            sprn->ctl_state = CTL_STATE_DEC0; //Setting the next state
            break;

        case CTL_STATE_DEC0:
            mem_free = 1;
            dma_run(sp, sp->dma);

            sprn->opcode = (spro->inst >> 25) & 31; //get opcode - bits[31:26]
            sprn->dst = (spro->inst >> 22) & 7; //get dst - bits[25:23]
            sprn->src0 = (spro->inst >> 19) & 7; //get src0 bits[22:20]
            sprn->src1 = (spro->inst >> 16) & 7; //get src1 - bits[19:17]
            sprn->immediate = spro->inst & 65535; //get immediate - first 16 bits
            //sign extension for immediate in cae of neg
            if ((spro->inst & 32768) != 0) {
                sprn->immediate = sprn->immediate + (65535 << 16);
            }
            sprn->ctl_state = CTL_STATE_DEC1; //Setting the next state
            break;

        case CTL_STATE_DEC1:
            if (spro->opcode == LD) {
                mem_free = 0;
            } else {
                mem_free = 1;
            }
            if (spro->opcode == CPY && dma_init == 0) {
                diff = spro->r[spro->src0] - spro->r[spro->src1];
                diff = abs(diff);
                if (diff < spro->immediate) {
                    length = diff;
                } else {
                    length = spro->immediate;
                }
                dma_init = 1;
                sp->dma->dest_address = spro->r[spro->src1];
                sp->dma->source_address = spro->r[spro->src0];
                sp->dma->length = length;
                sp->dma->completed = 0;
            }
            dma_run(sp, sp->dma);

            if (spro->opcode == LHI) //LHI order
            {
                sprn->alu0 = (spro->r[spro->dst]) && 65535;
                sprn->alu1 = spro->immediate;
            } else {
                if (spro->src0 == 0)
                    sprn->alu0 = 0;
                else if (spro->src0 == 1)
                    sprn->alu0 = spro->immediate;
                else
                    sprn->alu0 = spro->r[spro->src0];
                if (spro->src1 == 0)
                    sprn->alu1 = 0;
                else if (spro->src1 == 1)
                    sprn->alu1 = spro->immediate;
                else
                    sprn->alu1 = spro->r[spro->src1];
            }
            sprn->ctl_state = CTL_STATE_EXEC0; //Setting the next state
            break;

        case CTL_STATE_EXEC0:
            if (spro->opcode == LD || spro->opcode == ST) {
                mem_free = 0;
            } else {
                mem_free = 1;
            }
            dma_run(sp, sp->dma);


            switch (spro->opcode) {
                case ADD:
                    sprn->aluout = spro->alu0 + spro->alu1;
                    break;
                case SUB:
                    sprn->aluout = spro->alu0 - spro->alu1;
                    break;
                case RSF:
                    sprn->aluout = spro->alu0 >> spro->alu1;
                    break;
                case LSF:
                    sprn->aluout = spro->alu0 << spro->alu1;
                    break;
                case OR:
                    sprn->aluout = spro->alu0 | spro->alu1;
                    break;
                case XOR:
                    sprn->aluout = spro->alu0 ^ spro->alu1;
                    break;
                case AND:
                    sprn->aluout = spro->alu0 & spro->alu1;
                    break;
                case LHI:
                    sprn->aluout = (spro->alu0 & 65535) + (spro->alu1 << 16);
                    break;
                case LD:
                    llsim_mem_read(sp->sram, spro->alu1);
                    break;
                case JLT:
                    if (spro->alu0 < spro->alu1)
                        sprn->aluout = 1;
                    else
                        sprn->aluout = 0;
                    break;
                case ST:
                    //sprn->aluout = 0;
                    break;
                case JLE:
                    if (spro->alu0 <= spro->alu1)
                        sprn->aluout = 1;
                    else
                        sprn->aluout = 0;
                    break;
                case JNE:
                    if (spro->alu0 != spro->alu1)
                        sprn->aluout = 1;
                    else
                        sprn->aluout = 0;
                    break;
                case JEQ:
                    if (spro->alu0 == spro->alu1)
                        sprn->aluout = 1;
                    else
                        sprn->aluout = 0;
                    break;
                case JIN:
                    sprn->aluout = 1;
                    break;
                case HLT:
                    //sprn->aluout = 0;
                    break;
                case DMS:
                    sprn->aluout = dma_init;
                default:
                    break;
            }
            sprn->ctl_state = CTL_STATE_EXEC1; //Setting the next state
            break;


        case CTL_STATE_EXEC1:
            mem_free = 0;
            dma_run(sp, sp->dma);

            update_trace(inst_trace_fp, spro);
            sprn->ctl_state = CTL_STATE_FETCH0; //Setting the next state
            switch (spro->opcode) {
                case DMS:
                    sprn->r[7] = spro->aluout;
                    fprintf(inst_trace_fp, ">>>> EXEC: DMS result saved to register %d <<<<\n\n", 7);
                    sprn->pc = spro->pc + 1;//increment PC
                    break;

                case CPY:
                    fprintf(inst_trace_fp,
                            ">>>> EXEC: CPY from address %04x to address %04x with length of %d words <<<\n\n",
                            sp->dma->source_address, sp->dma->dest_address, sp->dma->length);
                    sprn->pc = spro->pc + 1;//increment PC
                    break;

                case HLT: //need to do all the program ending functions
                    fprintf(inst_trace_fp, ">>>> EXEC: HALT at PC %04x<<<<\n\n", spro->pc);
                    fprintf(inst_trace_fp, "sim finished at pc %i, %i instructions", spro->pc,
                            (spro->cycle_counter) / 6);
                    dump_sram(sp);
                    sp->start = 0;
                    sprn->ctl_state = CTL_STATE_IDLE; //Setting the next state to the correct one
                    llsim_stop();
                    break;

                case LD:
                    extracted = llsim_mem_extract_dataout(sp->sram, 31, 0);//fetch data from mem
                    fprintf(inst_trace_fp, ">>>> EXEC: R[%i] = MEM[%i] = %08x <<<<\n\n", spro->dst, spro->alu1,
                            extracted);//update trace
                    sprn->r[spro->dst] = extracted;//update reg
                    sprn->pc = spro->pc + 1;//increment PC
                    break;

                case ST:
                    fprintf(inst_trace_fp, ">>>> EXEC: MEM[%i] = R[%i] = %08x <<<<\n\n",
                            (spro->src1 != 1) ? spro->r[spro->src1] : spro->immediate, spro->src0,
                            spro->r[spro->src0]); //update trace
                    //write operation as stated in the instructions page
                    llsim_mem_write(sp->sram, spro->alu1);
                    llsim_mem_set_datain(sp->sram, spro->alu0, 31, 0);
                    sprn->pc = spro->pc + 1;//increment PC
                    break;

                case JLT:
                case JLE:
                case JEQ:
                case JNE:
                case JIN: //handle branch instructions
                    if (spro->aluout != 1) { //branch not taken
                        fprintf(inst_trace_fp, ">>>> EXEC: %s %i, %i, %i <<<<\n\n", opcode_name[spro->opcode],
                                spro->r[spro->src0], spro->r[spro->src1], spro->pc + 1);
                        sprn->pc = spro->pc + 1;
                    } else { //branch is taken
                        fprintf(inst_trace_fp, ">>>> EXEC: %s %i, %i, %i <<<<\n\n", opcode_name[spro->opcode],
                                spro->r[spro->src0], spro->r[spro->src1], spro->immediate); //update trace
                        sprn->r[7] = spro->pc; //update r[7] with the pc of the jump taken
                        sprn->pc = spro->immediate; //update pc according to jump
                    }
                    break;

                default: //handle simple arithmetic opcode
                    fprintf(inst_trace_fp, ">>>> EXEC: R[%i] = %i %s %i <<<<\n\n", spro->dst, spro->alu0,
                            opcode_name[spro->opcode], spro->alu1);//update trace
                    sprn->r[spro->dst] = spro->aluout; //update register
                    sprn->pc = spro->pc + 1; //increment PC
                    break;
            }
    }
}

static void sp_run(llsim_unit_t *unit) {
    sp_t *sp = (sp_t *) unit->private;

    if (llsim->reset) {
        sp_reset(sp);
        return;
    }

    sp->sram->read = 0;
    sp->sram->write = 0;

    sp_ctl(sp);
}

static void sp_generate_sram_memory_image(sp_t *sp, char *program_name) {
    FILE *fp;
    int addr, i;

    fp = fopen(program_name, "r");
    if (fp == NULL) {
        printf("couldn't open file %s\n", program_name);
        exit(1);
    }
    addr = 0;
    while (addr < SP_SRAM_HEIGHT) {
        fscanf(fp, "%08x\n", &sp->memory_image[addr]);
        addr++;
        if (feof(fp))
            break;
    }
    sp->memory_image_size = addr;

    fprintf(inst_trace_fp, "program %s loaded, %d lines\n\n", program_name, addr);

    for (i = 0; i < sp->memory_image_size; i++)
        llsim_mem_inject(sp->sram, i, sp->memory_image[i], 31, 0);
}

static void sp_register_all_registers(sp_t *sp) {
    sp_registers_t *spro = sp->spro, *sprn = sp->sprn;

    // registers
    llsim_register_register("sp", "r_0", 32, 0, &spro->r[0], &sprn->r[0]);
    llsim_register_register("sp", "r_1", 32, 0, &spro->r[1], &sprn->r[1]);
    llsim_register_register("sp", "r_2", 32, 0, &spro->r[2], &sprn->r[2]);
    llsim_register_register("sp", "r_3", 32, 0, &spro->r[3], &sprn->r[3]);
    llsim_register_register("sp", "r_4", 32, 0, &spro->r[4], &sprn->r[4]);
    llsim_register_register("sp", "r_5", 32, 0, &spro->r[5], &sprn->r[5]);
    llsim_register_register("sp", "r_6", 32, 0, &spro->r[6], &sprn->r[6]);
    llsim_register_register("sp", "r_7", 32, 0, &spro->r[7], &sprn->r[7]);

    llsim_register_register("sp", "pc", 16, 0, &spro->pc, &sprn->pc);
    llsim_register_register("sp", "inst", 32, 0, &spro->inst, &sprn->inst);
    llsim_register_register("sp", "opcode", 5, 0, &spro->opcode, &sprn->opcode);
    llsim_register_register("sp", "dst", 3, 0, &spro->dst, &sprn->dst);
    llsim_register_register("sp", "src0", 3, 0, &spro->src0, &sprn->src0);
    llsim_register_register("sp", "src1", 3, 0, &spro->src1, &sprn->src1);
    llsim_register_register("sp", "alu0", 32, 0, &spro->alu0, &sprn->alu0);
    llsim_register_register("sp", "alu1", 32, 0, &spro->alu1, &sprn->alu1);
    llsim_register_register("sp", "aluout", 32, 0, &spro->aluout, &sprn->aluout);
    llsim_register_register("sp", "immediate", 32, 0, &spro->immediate, &sprn->immediate);
    llsim_register_register("sp", "cycle_counter", 32, 0, &spro->cycle_counter, &sprn->cycle_counter);
    llsim_register_register("sp", "ctl_state", 3, 0, &spro->ctl_state, &sprn->ctl_state);
}

void sp_init(char *program_name) {
    llsim_unit_t *llsim_sp_unit;
    llsim_unit_registers_t *llsim_ur;
    sp_t *sp;

    llsim_printf("initializing sp unit\n");

    inst_trace_fp = fopen("inst_trace.txt", "w");
    if (inst_trace_fp == NULL) {
        printf("couldn't open file inst_trace.txt\n");
        exit(1);
    }

    cycle_trace_fp = fopen("cycle_trace.txt", "w");
    if (cycle_trace_fp == NULL) {
        printf("couldn't open file cycle_trace.txt\n");
        exit(1);
    }

    llsim_sp_unit = llsim_register_unit("sp", sp_run);
    llsim_ur = llsim_allocate_registers(llsim_sp_unit, "sp_registers", sizeof(sp_registers_t));
    sp = llsim_malloc(sizeof(sp_t));
    llsim_sp_unit->private = sp;
    sp->spro = llsim_ur->old;
    sp->sprn = llsim_ur->new;

    sp->sram = llsim_allocate_memory(llsim_sp_unit, "sram", 32, SP_SRAM_HEIGHT, 0);
    sp_generate_sram_memory_image(sp, program_name);

    sp->start = 1;

    sp_register_all_registers(sp);

    sp->dma = (dma_struct*) calloc(sizeof(dma_struct),sizeof(char ));
}

void dma_run(sp_t *sp, dma_struct *dma) {
    printf("enter dma_run\n");
    int copied;
    switch (dma->state) {
        case DMA_STATE_IDLE:
            if (dma_init == 1)   // copy request was init
            {
                dma->state = DMA_STATE_READ;
            }
            break;

        case DMA_STATE_READ:
            if (mem_free) {
                llsim_mem_read(sp->sram, dma->source_address);
                dma->state = DMA_STATE_WRITE;
            } else {
                dma->state = DMA_STATE_WAIT;
            }
            break;

        case DMA_STATE_WRITE:
            copied = llsim_mem_extract_dataout(sp->sram, 31, 0);
            llsim_mem_set_datain(sp->sram, copied, 31, 0);
            llsim_mem_write(sp->sram, dma->dest_address);

            dma->completed++;
            if (dma->completed == dma->length) { //all the data was copied
                dma->state = DMA_STATE_IDLE;
                dma_init = 0;
            } else {
                if (mem_free) {
                    dma->state = DMA_STATE_READ;
                } else {
                    dma->state = DMA_STATE_WAIT;
                }
                dma->dest_address++;
                dma->source_address++;
            }
            break;

        case DMA_STATE_WAIT:
            if (mem_free) {
                dma->state = DMA_STATE_READ;
            }
            break;
    }
}
