{
  "module_name": "mt8186-pm-domains.h",
  "hash_id": "c775742c6808321d6a65a9b19a987b6614f0ebcdda8d27c30c64ef8554e62308",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pmdomain/mediatek/mt8186-pm-domains.h",
  "human_readable_source": " \n \n\n#ifndef __SOC_MEDIATEK_MT8186_PM_DOMAINS_H\n#define __SOC_MEDIATEK_MT8186_PM_DOMAINS_H\n\n#include \"mtk-pm-domains.h\"\n#include <dt-bindings/power/mt8186-power.h>\n\n \n\nstatic const struct scpsys_domain_data scpsys_domain_data_mt8186[] = {\n\t[MT8186_POWER_DOMAIN_MFG0] = {\n\t\t.name = \"mfg0\",\n\t\t.sta_mask = BIT(2),\n\t\t.ctl_offs = 0x308,\n\t\t.pwr_sta_offs = 0x16C,\n\t\t.pwr_sta2nd_offs = 0x170,\n\t\t.sram_pdn_bits = BIT(8),\n\t\t.sram_pdn_ack_bits = BIT(12),\n\t\t.caps = MTK_SCPD_KEEP_DEFAULT_OFF | MTK_SCPD_DOMAIN_SUPPLY,\n\t},\n\t[MT8186_POWER_DOMAIN_MFG1] = {\n\t\t.name = \"mfg1\",\n\t\t.sta_mask = BIT(3),\n\t\t.ctl_offs = 0x30c,\n\t\t.pwr_sta_offs = 0x16C,\n\t\t.pwr_sta2nd_offs = 0x170,\n\t\t.sram_pdn_bits = BIT(8),\n\t\t.sram_pdn_ack_bits = BIT(12),\n\t\t.bp_infracfg = {\n\t\t\tBUS_PROT_WR_IGN(MT8186_TOP_AXI_PROT_EN_1_MFG1_STEP1,\n\t\t\t\tMT8186_TOP_AXI_PROT_EN_1_SET,\n\t\t\t\tMT8186_TOP_AXI_PROT_EN_1_CLR,\n\t\t\t\tMT8186_TOP_AXI_PROT_EN_1_STA),\n\t\t\tBUS_PROT_WR_IGN(MT8186_TOP_AXI_PROT_EN_MFG1_STEP2,\n\t\t\t\tMT8186_TOP_AXI_PROT_EN_SET,\n\t\t\t\tMT8186_TOP_AXI_PROT_EN_CLR,\n\t\t\t\tMT8186_TOP_AXI_PROT_EN_STA),\n\t\t\tBUS_PROT_WR_IGN(MT8186_TOP_AXI_PROT_EN_MFG1_STEP3,\n\t\t\t\tMT8186_TOP_AXI_PROT_EN_SET,\n\t\t\t\tMT8186_TOP_AXI_PROT_EN_CLR,\n\t\t\t\tMT8186_TOP_AXI_PROT_EN_STA),\n\t\t\tBUS_PROT_WR_IGN(MT8186_TOP_AXI_PROT_EN_1_MFG1_STEP4,\n\t\t\t\tMT8186_TOP_AXI_PROT_EN_1_SET,\n\t\t\t\tMT8186_TOP_AXI_PROT_EN_1_CLR,\n\t\t\t\tMT8186_TOP_AXI_PROT_EN_1_STA),\n\t\t},\n\t\t.caps = MTK_SCPD_KEEP_DEFAULT_OFF | MTK_SCPD_DOMAIN_SUPPLY,\n\t},\n\t[MT8186_POWER_DOMAIN_MFG2] = {\n\t\t.name = \"mfg2\",\n\t\t.sta_mask = BIT(4),\n\t\t.ctl_offs = 0x310,\n\t\t.pwr_sta_offs = 0x16C,\n\t\t.pwr_sta2nd_offs = 0x170,\n\t\t.sram_pdn_bits = BIT(8),\n\t\t.sram_pdn_ack_bits = BIT(12),\n\t\t.caps = MTK_SCPD_KEEP_DEFAULT_OFF,\n\t},\n\t[MT8186_POWER_DOMAIN_MFG3] = {\n\t\t.name = \"mfg3\",\n\t\t.sta_mask = BIT(5),\n\t\t.ctl_offs = 0x314,\n\t\t.pwr_sta_offs = 0x16C,\n\t\t.pwr_sta2nd_offs = 0x170,\n\t\t.sram_pdn_bits = BIT(8),\n\t\t.sram_pdn_ack_bits = BIT(12),\n\t\t.caps = MTK_SCPD_KEEP_DEFAULT_OFF,\n\t},\n\t[MT8186_POWER_DOMAIN_SSUSB] = {\n\t\t.name = \"ssusb\",\n\t\t.sta_mask = BIT(20),\n\t\t.ctl_offs = 0x9F0,\n\t\t.pwr_sta_offs = 0x16C,\n\t\t.pwr_sta2nd_offs = 0x170,\n\t\t.sram_pdn_bits = BIT(8),\n\t\t.sram_pdn_ack_bits = BIT(12),\n\t\t.caps = MTK_SCPD_ACTIVE_WAKEUP,\n\t},\n\t[MT8186_POWER_DOMAIN_SSUSB_P1] = {\n\t\t.name = \"ssusb_p1\",\n\t\t.sta_mask = BIT(19),\n\t\t.ctl_offs = 0x9F4,\n\t\t.pwr_sta_offs = 0x16C,\n\t\t.pwr_sta2nd_offs = 0x170,\n\t\t.sram_pdn_bits = BIT(8),\n\t\t.sram_pdn_ack_bits = BIT(12),\n\t\t.caps = MTK_SCPD_ACTIVE_WAKEUP,\n\t},\n\t[MT8186_POWER_DOMAIN_DIS] = {\n\t\t.name = \"dis\",\n\t\t.sta_mask = BIT(21),\n\t\t.ctl_offs = 0x354,\n\t\t.pwr_sta_offs = 0x16C,\n\t\t.pwr_sta2nd_offs = 0x170,\n\t\t.sram_pdn_bits = BIT(8),\n\t\t.sram_pdn_ack_bits = BIT(12),\n\t\t.bp_infracfg = {\n\t\t\tBUS_PROT_WR_IGN(MT8186_TOP_AXI_PROT_EN_1_DIS_STEP1,\n\t\t\t\tMT8186_TOP_AXI_PROT_EN_1_SET,\n\t\t\t\tMT8186_TOP_AXI_PROT_EN_1_CLR,\n\t\t\t\tMT8186_TOP_AXI_PROT_EN_1_STA),\n\t\t\tBUS_PROT_WR_IGN(MT8186_TOP_AXI_PROT_EN_DIS_STEP2,\n\t\t\t\tMT8186_TOP_AXI_PROT_EN_SET,\n\t\t\t\tMT8186_TOP_AXI_PROT_EN_CLR,\n\t\t\t\tMT8186_TOP_AXI_PROT_EN_STA),\n\t\t},\n\t},\n\t[MT8186_POWER_DOMAIN_IMG] = {\n\t\t.name = \"img\",\n\t\t.sta_mask = BIT(13),\n\t\t.ctl_offs = 0x334,\n\t\t.pwr_sta_offs = 0x16C,\n\t\t.pwr_sta2nd_offs = 0x170,\n\t\t.sram_pdn_bits = BIT(8),\n\t\t.sram_pdn_ack_bits = BIT(12),\n\t\t.bp_infracfg = {\n\t\t\tBUS_PROT_WR_IGN(MT8186_TOP_AXI_PROT_EN_1_IMG_STEP1,\n\t\t\t\tMT8186_TOP_AXI_PROT_EN_1_SET,\n\t\t\t\tMT8186_TOP_AXI_PROT_EN_1_CLR,\n\t\t\t\tMT8186_TOP_AXI_PROT_EN_1_STA),\n\t\t\tBUS_PROT_WR_IGN(MT8186_TOP_AXI_PROT_EN_1_IMG_STEP2,\n\t\t\t\tMT8186_TOP_AXI_PROT_EN_1_SET,\n\t\t\t\tMT8186_TOP_AXI_PROT_EN_1_CLR,\n\t\t\t\tMT8186_TOP_AXI_PROT_EN_1_STA),\n\t\t},\n\t\t.caps = MTK_SCPD_KEEP_DEFAULT_OFF,\n\t},\n\t[MT8186_POWER_DOMAIN_IMG2] = {\n\t\t.name = \"img2\",\n\t\t.sta_mask = BIT(14),\n\t\t.ctl_offs = 0x338,\n\t\t.pwr_sta_offs = 0x16C,\n\t\t.pwr_sta2nd_offs = 0x170,\n\t\t.sram_pdn_bits = BIT(8),\n\t\t.sram_pdn_ack_bits = BIT(12),\n\t\t.caps = MTK_SCPD_KEEP_DEFAULT_OFF,\n\t},\n\t[MT8186_POWER_DOMAIN_IPE] = {\n\t\t.name = \"ipe\",\n\t\t.sta_mask = BIT(15),\n\t\t.ctl_offs = 0x33C,\n\t\t.pwr_sta_offs = 0x16C,\n\t\t.pwr_sta2nd_offs = 0x170,\n\t\t.sram_pdn_bits = BIT(8),\n\t\t.sram_pdn_ack_bits = BIT(12),\n\t\t.bp_infracfg = {\n\t\t\tBUS_PROT_WR_IGN(MT8186_TOP_AXI_PROT_EN_1_IPE_STEP1,\n\t\t\t\tMT8186_TOP_AXI_PROT_EN_1_SET,\n\t\t\t\tMT8186_TOP_AXI_PROT_EN_1_CLR,\n\t\t\t\tMT8186_TOP_AXI_PROT_EN_1_STA),\n\t\t\tBUS_PROT_WR_IGN(MT8186_TOP_AXI_PROT_EN_1_IPE_STEP2,\n\t\t\t\tMT8186_TOP_AXI_PROT_EN_1_SET,\n\t\t\t\tMT8186_TOP_AXI_PROT_EN_1_CLR,\n\t\t\t\tMT8186_TOP_AXI_PROT_EN_1_STA),\n\t\t},\n\t\t.caps = MTK_SCPD_KEEP_DEFAULT_OFF,\n\t},\n\t[MT8186_POWER_DOMAIN_CAM] = {\n\t\t.name = \"cam\",\n\t\t.sta_mask = BIT(23),\n\t\t.ctl_offs = 0x35C,\n\t\t.pwr_sta_offs = 0x16C,\n\t\t.pwr_sta2nd_offs = 0x170,\n\t\t.sram_pdn_bits = BIT(8),\n\t\t.sram_pdn_ack_bits = BIT(12),\n\t\t.bp_infracfg = {\n\t\t\tBUS_PROT_WR_IGN(MT8186_TOP_AXI_PROT_EN_1_CAM_STEP1,\n\t\t\t\tMT8186_TOP_AXI_PROT_EN_1_SET,\n\t\t\t\tMT8186_TOP_AXI_PROT_EN_1_CLR,\n\t\t\t\tMT8186_TOP_AXI_PROT_EN_1_STA),\n\t\t\tBUS_PROT_WR_IGN(MT8186_TOP_AXI_PROT_EN_1_CAM_STEP2,\n\t\t\t\tMT8186_TOP_AXI_PROT_EN_1_SET,\n\t\t\t\tMT8186_TOP_AXI_PROT_EN_1_CLR,\n\t\t\t\tMT8186_TOP_AXI_PROT_EN_1_STA),\n\t\t},\n\t\t.caps = MTK_SCPD_KEEP_DEFAULT_OFF,\n\t},\n\t[MT8186_POWER_DOMAIN_CAM_RAWA] = {\n\t\t.name = \"cam_rawa\",\n\t\t.sta_mask = BIT(24),\n\t\t.ctl_offs = 0x360,\n\t\t.pwr_sta_offs = 0x16C,\n\t\t.pwr_sta2nd_offs = 0x170,\n\t\t.sram_pdn_bits = BIT(8),\n\t\t.sram_pdn_ack_bits = BIT(12),\n\t\t.caps = MTK_SCPD_KEEP_DEFAULT_OFF,\n\t},\n\t[MT8186_POWER_DOMAIN_CAM_RAWB] = {\n\t\t.name = \"cam_rawb\",\n\t\t.sta_mask = BIT(25),\n\t\t.ctl_offs = 0x364,\n\t\t.pwr_sta_offs = 0x16C,\n\t\t.pwr_sta2nd_offs = 0x170,\n\t\t.sram_pdn_bits = BIT(8),\n\t\t.sram_pdn_ack_bits = BIT(12),\n\t\t.caps = MTK_SCPD_KEEP_DEFAULT_OFF,\n\t},\n\t[MT8186_POWER_DOMAIN_VENC] = {\n\t\t.name = \"venc\",\n\t\t.sta_mask = BIT(18),\n\t\t.ctl_offs = 0x348,\n\t\t.pwr_sta_offs = 0x16C,\n\t\t.pwr_sta2nd_offs = 0x170,\n\t\t.sram_pdn_bits = BIT(8),\n\t\t.sram_pdn_ack_bits = BIT(12),\n\t\t.bp_infracfg = {\n\t\t\tBUS_PROT_WR_IGN(MT8186_TOP_AXI_PROT_EN_1_VENC_STEP1,\n\t\t\t\tMT8186_TOP_AXI_PROT_EN_1_SET,\n\t\t\t\tMT8186_TOP_AXI_PROT_EN_1_CLR,\n\t\t\t\tMT8186_TOP_AXI_PROT_EN_1_STA),\n\t\t\tBUS_PROT_WR_IGN(MT8186_TOP_AXI_PROT_EN_1_VENC_STEP2,\n\t\t\t\tMT8186_TOP_AXI_PROT_EN_1_SET,\n\t\t\t\tMT8186_TOP_AXI_PROT_EN_1_CLR,\n\t\t\t\tMT8186_TOP_AXI_PROT_EN_1_STA),\n\t\t},\n\t\t.caps = MTK_SCPD_KEEP_DEFAULT_OFF,\n\t},\n\t[MT8186_POWER_DOMAIN_VDEC] = {\n\t\t.name = \"vdec\",\n\t\t.sta_mask = BIT(16),\n\t\t.ctl_offs = 0x340,\n\t\t.pwr_sta_offs = 0x16C,\n\t\t.pwr_sta2nd_offs = 0x170,\n\t\t.sram_pdn_bits = BIT(8),\n\t\t.sram_pdn_ack_bits = BIT(12),\n\t\t.bp_infracfg = {\n\t\t\tBUS_PROT_WR_IGN(MT8186_TOP_AXI_PROT_EN_1_VDEC_STEP1,\n\t\t\t\tMT8186_TOP_AXI_PROT_EN_1_SET,\n\t\t\t\tMT8186_TOP_AXI_PROT_EN_1_CLR,\n\t\t\t\tMT8186_TOP_AXI_PROT_EN_1_STA),\n\t\t\tBUS_PROT_WR_IGN(MT8186_TOP_AXI_PROT_EN_1_VDEC_STEP2,\n\t\t\t\tMT8186_TOP_AXI_PROT_EN_1_SET,\n\t\t\t\tMT8186_TOP_AXI_PROT_EN_1_CLR,\n\t\t\t\tMT8186_TOP_AXI_PROT_EN_1_STA),\n\t\t},\n\t\t.caps = MTK_SCPD_KEEP_DEFAULT_OFF,\n\t},\n\t[MT8186_POWER_DOMAIN_WPE] = {\n\t\t.name = \"wpe\",\n\t\t.sta_mask = BIT(0),\n\t\t.ctl_offs = 0x3F8,\n\t\t.pwr_sta_offs = 0x16C,\n\t\t.pwr_sta2nd_offs = 0x170,\n\t\t.sram_pdn_bits = BIT(8),\n\t\t.sram_pdn_ack_bits = BIT(12),\n\t\t.bp_infracfg = {\n\t\t\tBUS_PROT_WR_IGN(MT8186_TOP_AXI_PROT_EN_2_WPE_STEP1,\n\t\t\t\tMT8186_TOP_AXI_PROT_EN_2_SET,\n\t\t\t\tMT8186_TOP_AXI_PROT_EN_2_CLR,\n\t\t\t\tMT8186_TOP_AXI_PROT_EN_2_STA),\n\t\t\tBUS_PROT_WR_IGN(MT8186_TOP_AXI_PROT_EN_2_WPE_STEP2,\n\t\t\t\tMT8186_TOP_AXI_PROT_EN_2_SET,\n\t\t\t\tMT8186_TOP_AXI_PROT_EN_2_CLR,\n\t\t\t\tMT8186_TOP_AXI_PROT_EN_2_STA),\n\t\t},\n\t\t.caps = MTK_SCPD_KEEP_DEFAULT_OFF,\n\t},\n\t[MT8186_POWER_DOMAIN_CONN_ON] = {\n\t\t.name = \"conn_on\",\n\t\t.sta_mask = BIT(1),\n\t\t.ctl_offs = 0x304,\n\t\t.pwr_sta_offs = 0x16C,\n\t\t.pwr_sta2nd_offs = 0x170,\n\t\t.bp_infracfg = {\n\t\t\tBUS_PROT_WR_IGN(MT8186_TOP_AXI_PROT_EN_1_CONN_ON_STEP1,\n\t\t\t\tMT8186_TOP_AXI_PROT_EN_1_SET,\n\t\t\t\tMT8186_TOP_AXI_PROT_EN_1_CLR,\n\t\t\t\tMT8186_TOP_AXI_PROT_EN_1_STA),\n\t\t\tBUS_PROT_WR_IGN(MT8186_TOP_AXI_PROT_EN_CONN_ON_STEP2,\n\t\t\t\tMT8186_TOP_AXI_PROT_EN_SET,\n\t\t\t\tMT8186_TOP_AXI_PROT_EN_CLR,\n\t\t\t\tMT8186_TOP_AXI_PROT_EN_STA),\n\t\t\tBUS_PROT_WR_IGN(MT8186_TOP_AXI_PROT_EN_CONN_ON_STEP3,\n\t\t\t\tMT8186_TOP_AXI_PROT_EN_SET,\n\t\t\t\tMT8186_TOP_AXI_PROT_EN_CLR,\n\t\t\t\tMT8186_TOP_AXI_PROT_EN_STA),\n\t\t\tBUS_PROT_WR_IGN(MT8186_TOP_AXI_PROT_EN_CONN_ON_STEP4,\n\t\t\t\tMT8186_TOP_AXI_PROT_EN_SET,\n\t\t\t\tMT8186_TOP_AXI_PROT_EN_CLR,\n\t\t\t\tMT8186_TOP_AXI_PROT_EN_STA),\n\t\t},\n\t\t.caps = MTK_SCPD_KEEP_DEFAULT_OFF | MTK_SCPD_ACTIVE_WAKEUP,\n\t},\n\t[MT8186_POWER_DOMAIN_CSIRX_TOP] = {\n\t\t.name = \"csirx_top\",\n\t\t.sta_mask = BIT(6),\n\t\t.ctl_offs = 0x318,\n\t\t.pwr_sta_offs = 0x16C,\n\t\t.pwr_sta2nd_offs = 0x170,\n\t\t.sram_pdn_bits = BIT(8),\n\t\t.sram_pdn_ack_bits = BIT(12),\n\t\t.caps = MTK_SCPD_KEEP_DEFAULT_OFF,\n\t},\n\t[MT8186_POWER_DOMAIN_ADSP_AO] = {\n\t\t.name = \"adsp_ao\",\n\t\t.sta_mask = BIT(17),\n\t\t.ctl_offs = 0x9FC,\n\t\t.pwr_sta_offs = 0x16C,\n\t\t.pwr_sta2nd_offs = 0x170,\n\t},\n\t[MT8186_POWER_DOMAIN_ADSP_INFRA] = {\n\t\t.name = \"adsp_infra\",\n\t\t.sta_mask = BIT(10),\n\t\t.ctl_offs = 0x9F8,\n\t\t.pwr_sta_offs = 0x16C,\n\t\t.pwr_sta2nd_offs = 0x170,\n\t},\n\t[MT8186_POWER_DOMAIN_ADSP_TOP] = {\n\t\t.name = \"adsp_top\",\n\t\t.sta_mask = BIT(31),\n\t\t.ctl_offs = 0x3E4,\n\t\t.pwr_sta_offs = 0x16C,\n\t\t.pwr_sta2nd_offs = 0x170,\n\t\t.sram_pdn_bits = BIT(8),\n\t\t.sram_pdn_ack_bits = BIT(12),\n\t\t.bp_infracfg = {\n\t\t\tBUS_PROT_WR_IGN(MT8186_TOP_AXI_PROT_EN_3_ADSP_TOP_STEP1,\n\t\t\t\tMT8186_TOP_AXI_PROT_EN_3_SET,\n\t\t\t\tMT8186_TOP_AXI_PROT_EN_3_CLR,\n\t\t\t\tMT8186_TOP_AXI_PROT_EN_3_STA),\n\t\t\tBUS_PROT_WR_IGN(MT8186_TOP_AXI_PROT_EN_3_ADSP_TOP_STEP2,\n\t\t\t\tMT8186_TOP_AXI_PROT_EN_3_SET,\n\t\t\t\tMT8186_TOP_AXI_PROT_EN_3_CLR,\n\t\t\t\tMT8186_TOP_AXI_PROT_EN_3_STA),\n\t\t},\n\t\t.caps = MTK_SCPD_SRAM_ISO | MTK_SCPD_ACTIVE_WAKEUP,\n\t},\n};\n\nstatic const struct scpsys_soc_data mt8186_scpsys_data = {\n\t.domains_data = scpsys_domain_data_mt8186,\n\t.num_domains = ARRAY_SIZE(scpsys_domain_data_mt8186),\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}