Test Report: IMP-8-0-0-12
================================================================================

[Test 1/6] Type 1 (requirements.value=N/A, waivers.value=N/A)
--------------------------------------------------------------------------------
Test ID: type1_na
Status: PASS

Checker Report Output:
PASS:IMP-8-0-0-12:Confirm no inputs are tied directly to the power rails (VDD/VSS) by using Tiehigh/Tielow cells(check the Note)
Info Occurrence: 1
1: Info: CDN_1ACH_cdn_hs_phy_acm_slice_EW: No tie cell violations found - all inputs use proper Tiehigh/Tielow cells

================================================================================

[Test 2/6] Type 1 (requirements.value=N/A, waivers.value=0)
--------------------------------------------------------------------------------
Test ID: type1_0
Status: PASS

Checker Report Output:
PASS:IMP-8-0-0-12:Confirm no inputs are tied directly to the power rails (VDD/VSS) by using Tiehigh/Tielow cells(check the Note)
Info Occurrence: 2
1: Info: Explanation: Tie cell violations are informational only for this design phase: Explanation: Tie cell violations are informational only for this design phase[WAIVED_INFO]
2: Info: CDN_1ACH_cdn_hs_phy_acm_slice_EW: No tie cell violations found - all inputs use proper Tiehigh/Tielow cells

================================================================================

[Test 3/6] Type 2 (requirements.value>0, waivers.value=N/A)
--------------------------------------------------------------------------------
Test ID: type2_na
Status: PASS

Checker Report Output:
PASS:IMP-8-0-0-12:Confirm no inputs are tied directly to the power rails (VDD/VSS) by using Tiehigh/Tielow cells(check the Note)
Info Occurrence: 2
1: Info: inst_data_path_top/inst_data_byte_macro/cdn_hs_phy_data_asic_pads/data_pad_6/PAD1_HV_IN_XTC: All monitored instance pins validated - no tie cell violations matched
2: Info: inst_data_path_top/inst_data_byte_macro/cdn_hs_phy_data_asic_pads/data_pad_7/PAD1_HV_IN_XTC: All monitored instance pins validated - no tie cell violations matched

================================================================================

[Test 4/6] Type 2 (requirements.value>0, waivers.value=0)
--------------------------------------------------------------------------------
Test ID: type2_0
Status: PASS

Checker Report Output:
PASS:IMP-8-0-0-12:Confirm no inputs are tied directly to the power rails (VDD/VSS) by using Tiehigh/Tielow cells(check the Note)
Info Occurrence: 3
1: Info: Explanation: Monitored pins are informational only - violations expected for PAD cells: Explanation: Monitored pins are informational only - violations expected for PAD cells[WAIVED_INFO]
2: Info: inst_data_path_top/inst_data_byte_macro/cdn_hs_phy_data_asic_pads/data_pad_6/PAD1_HV_IN_XTC: All monitored instance pins validated - no tie cell violations matched
3: Info: inst_data_path_top/inst_data_byte_macro/cdn_hs_phy_data_asic_pads/data_pad_7/PAD1_HV_IN_XTC: All monitored instance pins validated - no tie cell violations matched

================================================================================

[Test 5/6] Type 3
--------------------------------------------------------------------------------
Test ID: type3
Status: PASS

Checker Report Output:
PASS:IMP-8-0-0-12:Confirm no inputs are tied directly to the power rails (VDD/VSS) by using Tiehigh/Tielow cells(check the Note)
Warn Occurrence: 2
1: Warn: inst_data_path_top/inst_data_byte_macro/cdn_hs_phy_data_asic_pads/data_pad_6/PAD1_HV_IN_XTC: Waiver entry not matched - corresponding tie cell violation not found in report: Waived - Approved exception for HV input pad in this design[WAIVER]
2: Warn: inst_data_path_top/inst_data_byte_macro/cdn_hs_phy_data_asic_pads/data_pad_7/PAD1_HV_IN_XTC: Waiver entry not matched - corresponding tie cell violation not found in report: Waived - PAD cell design allows direct power rail connection per technology spec[WAIVER]
Info Occurrence: 2
1: Info: inst_data_path_top/inst_data_byte_macro/cdn_hs_phy_data_asic_pads/data_pad_6/PAD1_HV_IN_XTC: All monitored instance pins validated - no tie cell violations matched
2: Info: inst_data_path_top/inst_data_byte_macro/cdn_hs_phy_data_asic_pads/data_pad_7/PAD1_HV_IN_XTC: All monitored instance pins validated - no tie cell violations matched

================================================================================

[Test 6/6] Type 4
--------------------------------------------------------------------------------
Test ID: type4
Status: PASS

Checker Report Output:
PASS:IMP-8-0-0-12:Confirm no inputs are tied directly to the power rails (VDD/VSS) by using Tiehigh/Tielow cells(check the Note)
Warn Occurrence: 2
1: Warn: inst_data_path_top/inst_data_byte_macro/cdn_hs_phy_data_asic_pads/data_pad_6/PAD1_HV_IN_XTC: Waiver entry not matched - corresponding tie cell violation not found in report: Waived - Approved exception for HV input pad in this design[WAIVER]
2: Warn: inst_data_path_top/inst_data_byte_macro/cdn_hs_phy_data_asic_pads/data_pad_7/PAD1_HV_IN_XTC: Waiver entry not matched - corresponding tie cell violation not found in report: Waived - PAD cell design allows direct power rail connection per technology spec[WAIVER]
Info Occurrence: 1
1: Info: CDN_1ACH_cdn_hs_phy_acm_slice_EW: No tie cell violations found - all inputs use proper Tiehigh/Tielow cells

================================================================================

