

================================================================
== Vivado HLS Report for 'iosc_iosThread'
================================================================
* Date:           Fri May 15 11:10:04 2015

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        SC_IO
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      1.88|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    4|    4|    4|    4|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    2|    2|         2|          -|          -|  inf |    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|Expression       |        -|      -|      -|      -|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|      -|
|Register         |        -|      -|      -|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|      0|      0|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|      0|      0|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 0
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	3  / true
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: stg_5 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:0  call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk), !map !72

ST_1: stg_6 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset), !map !76

ST_1: stg_7 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:2  call void (...)* @_ssdm_op_SpecBitsMap(i4* %ctrl), !map !80

ST_1: stg_8 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:3  call void (...)* @_ssdm_op_SpecBitsMap(i4* %inSwitch), !map !84

ST_1: stg_9 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:4  call void (...)* @_ssdm_op_SpecBitsMap(i4* %outLeds), !map !88

ST_1: stg_10 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:5  call void (...)* @_ssdm_op_SpecBitsMap(i4* %iosc_switchs_V), !map !92

ST_1: stg_11 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:6  call void (...)* @_ssdm_op_SpecBitsMap(i4* %iosc_switchs_in_V), !map !96

ST_1: stg_12 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:7  call void (...)* @_ssdm_op_SpecBitsMap(i4* %iosc_ctrl_in_V), !map !100

ST_1: stg_13 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:8  call void (...)* @_ssdm_op_SpecBitsMap(i4* %iosc_second_count_V), !map !104

ST_1: stg_14 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:9  call void (...)* @_ssdm_op_SpecBitsMap(i1* %iosc_second), !map !108

ST_1: stg_15 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:10  call void (...)* @_ssdm_op_SpecBitsMap(i32* %iosc_timerCount_V), !map !112

ST_1: stg_16 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:11  call void (...)* @_ssdm_op_SpecPort([5 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [4 x i8]* @p_str2, i32 0, i32 0, i1* %clk) nounwind

ST_1: stg_17 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:12  call void (...)* @_ssdm_op_SpecPort([5 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [6 x i8]* @p_str3, i32 0, i32 0, i1* %reset) nounwind

ST_1: stg_18 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:13  call void (...)* @_ssdm_op_SpecPort([5 x i8]* @p_str, i32 0, [13 x i8]* @p_str4, [5 x i8]* @p_str5, i32 0, i32 0, i4* %ctrl) nounwind

ST_1: stg_19 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:14  call void (...)* @_ssdm_op_SpecPort([5 x i8]* @p_str, i32 0, [13 x i8]* @p_str4, [9 x i8]* @p_str6, i32 0, i32 0, i4* %inSwitch) nounwind

ST_1: stg_20 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:15  call void (...)* @_ssdm_op_SpecPort([5 x i8]* @p_str, i32 1, [13 x i8]* @p_str4, [8 x i8]* @p_str7, i32 0, i32 0, i4* %outLeds) nounwind

ST_1: stg_21 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:16  call void (...)* @_ssdm_op_SpecProcessDef([5 x i8]* @p_str, i32 2, [10 x i8]* @p_str8) nounwind

ST_1: tmp_2 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:17  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str9)

ST_1: stg_23 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:18  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str10) nounwind

ST_1: p_ssdm_reset_v [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:19  %p_ssdm_reset_v = call i32 (...)* @_ssdm_op_SpecStateBegin(i32 0, i32 0, i32 1) nounwind

ST_1: stg_25 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:20  call void (...)* @_ssdm_op_SpecIFCore(i4* %ctrl, [1 x i8]* @p_str10, [10 x i8]* @p_str18, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [17 x i8]* @p_str19)

ST_1: empty [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:21  %empty = call i32 (...)* @_ssdm_op_SpecStateEnd(i32 %p_ssdm_reset_v) nounwind

ST_1: empty_2 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:22  %empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str9, i32 %tmp_2)


 <State 2>: 0.00ns
ST_2: stg_28 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:23  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_2: stg_29 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:24  br label %_ZN7_ap_sc_7sc_core4waitEi.exit2


 <State 3>: 1.88ns
ST_3: stg_30 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit2:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_3: val_V [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit2:1  %val_V = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %inSwitch)

ST_3: stg_32 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit2:2  call void @_ssdm_op_Write.ap_auto.i4P(i4* %iosc_switchs_in_V, i4 %val_V)

ST_3: val_V_2 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit2:3  %val_V_2 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %ctrl)

ST_3: stg_34 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit2:4  call void @_ssdm_op_Write.ap_auto.i4P(i4* %iosc_ctrl_in_V, i4 %val_V_2)

ST_3: tmp [1/1] 1.88ns
_ZN7_ap_sc_7sc_core4waitEi.exit2:5  %tmp = icmp eq i4 %val_V_2, 0

ST_3: stg_36 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit2:6  br i1 %tmp, label %0, label %3

ST_3: r_V [1/1] 1.37ns
:0  %r_V = and i4 %val_V_2, %val_V

ST_3: stg_38 [1/1] 0.00ns
:1  call void @_ssdm_op_Write.ap_auto.i4P(i4* %iosc_switchs_V, i4 %r_V)

ST_3: stg_39 [1/1] 0.00ns
:2  call void @_ssdm_op_Write.ap_auto.volatile.i4P(i4* %outLeds, i4 %r_V)

ST_3: stg_40 [1/1] 0.00ns
:3  br label %4

ST_3: tmp_1 [1/1] 1.88ns
:0  %tmp_1 = icmp eq i4 %val_V, -8

ST_3: stg_42 [1/1] 0.00ns
:1  br i1 %tmp_1, label %1, label %._crit_edge

ST_3: stg_43 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_auto.volatile.i4P(i4* %outLeds, i4 0)

ST_3: stg_44 [1/1] 0.00ns
:1  br label %._crit_edge

ST_3: iosc_second_read [1/1] 0.00ns
._crit_edge:0  %iosc_second_read = call i1 @_ssdm_op_Read.ap_auto.i1P(i1* %iosc_second)

ST_3: stg_46 [1/1] 0.00ns
._crit_edge:1  br i1 %iosc_second_read, label %2, label %._crit_edge124


 <State 4>: 0.80ns
ST_4: t_V [1/1] 0.00ns
:0  %t_V = call i4 @_ssdm_op_Read.ap_auto.i4P(i4* %iosc_second_count_V)

ST_4: tmp_3 [1/1] 0.80ns
:1  %tmp_3 = add i4 %t_V, 1

ST_4: stg_49 [1/1] 0.00ns
:2  call void @_ssdm_op_Write.ap_auto.i4P(i4* %iosc_second_count_V, i4 %tmp_3)

ST_4: stg_50 [1/1] 0.00ns
:3  call void @_ssdm_op_Write.ap_auto.volatile.i4P(i4* %outLeds, i4 %t_V)

ST_4: stg_51 [1/1] 0.00ns
:4  br label %._crit_edge124

ST_4: stg_52 [1/1] 0.00ns
._crit_edge124:0  br label %4

ST_4: stg_53 [1/1] 0.00ns
:0  br label %_ZN7_ap_sc_7sc_core4waitEi.exit2



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ clk]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x756172eb0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reset]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x756172fd0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ctrl]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x756173060; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inSwitch]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x756173570; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outLeds]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x756173ba0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ iosc_switchs_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x756175070; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ iosc_switchs_in_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x7561745c0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ iosc_ctrl_in_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x756174da0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ iosc_second_count_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; mode=0x756175df0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ iosc_second]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x756174c80; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ iosc_timerCount_V]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x756174890; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_5            (specbitsmap    ) [ 00000]
stg_6            (specbitsmap    ) [ 00000]
stg_7            (specbitsmap    ) [ 00000]
stg_8            (specbitsmap    ) [ 00000]
stg_9            (specbitsmap    ) [ 00000]
stg_10           (specbitsmap    ) [ 00000]
stg_11           (specbitsmap    ) [ 00000]
stg_12           (specbitsmap    ) [ 00000]
stg_13           (specbitsmap    ) [ 00000]
stg_14           (specbitsmap    ) [ 00000]
stg_15           (specbitsmap    ) [ 00000]
stg_16           (specport       ) [ 00000]
stg_17           (specport       ) [ 00000]
stg_18           (specport       ) [ 00000]
stg_19           (specport       ) [ 00000]
stg_20           (specport       ) [ 00000]
stg_21           (specprocessdef ) [ 00000]
tmp_2            (specregionbegin) [ 00000]
stg_23           (specprotocol   ) [ 00000]
p_ssdm_reset_v   (specstatebegin ) [ 00000]
stg_25           (specifcore     ) [ 00000]
empty            (specstateend   ) [ 00000]
empty_2          (specregionend  ) [ 00000]
stg_28           (wait           ) [ 00000]
stg_29           (br             ) [ 00000]
stg_30           (wait           ) [ 00000]
val_V            (read           ) [ 00000]
stg_32           (write          ) [ 00000]
val_V_2          (read           ) [ 00000]
stg_34           (write          ) [ 00000]
tmp              (icmp           ) [ 00011]
stg_36           (br             ) [ 00000]
r_V              (and            ) [ 00000]
stg_38           (write          ) [ 00000]
stg_39           (write          ) [ 00000]
stg_40           (br             ) [ 00000]
tmp_1            (icmp           ) [ 00011]
stg_42           (br             ) [ 00000]
stg_43           (write          ) [ 00000]
stg_44           (br             ) [ 00000]
iosc_second_read (read           ) [ 00001]
stg_46           (br             ) [ 00000]
t_V              (read           ) [ 00000]
tmp_3            (add            ) [ 00000]
stg_49           (write          ) [ 00000]
stg_50           (write          ) [ 00000]
stg_51           (br             ) [ 00000]
stg_52           (br             ) [ 00000]
stg_53           (br             ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="clk">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="clk"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="reset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ctrl">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctrl"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inSwitch">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inSwitch"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="outLeds">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outLeds"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="iosc_switchs_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="iosc_switchs_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="iosc_switchs_in_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="iosc_switchs_in_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="iosc_ctrl_in_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="iosc_ctrl_in_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="iosc_second_count_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="iosc_second_count_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="iosc_second">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="iosc_second"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="iosc_timerCount_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="iosc_timerCount_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPort"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProcessDef"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStateBegin"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStateEnd"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.volatile.i4P"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i4P"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.volatile.i4P"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1P"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4P"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="val_V_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="4" slack="0"/>
<pin id="94" dir="0" index="1" bw="4" slack="0"/>
<pin id="95" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val_V/3 "/>
</bind>
</comp>

<comp id="98" class="1004" name="stg_32_write_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="4" slack="0"/>
<pin id="101" dir="0" index="2" bw="4" slack="0"/>
<pin id="102" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_32/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="val_V_2_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="4" slack="0"/>
<pin id="108" dir="0" index="1" bw="4" slack="0"/>
<pin id="109" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val_V_2/3 "/>
</bind>
</comp>

<comp id="112" class="1004" name="stg_34_write_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="4" slack="0"/>
<pin id="115" dir="0" index="2" bw="4" slack="0"/>
<pin id="116" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_34/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="stg_38_write_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="0" slack="0"/>
<pin id="122" dir="0" index="1" bw="4" slack="0"/>
<pin id="123" dir="0" index="2" bw="4" slack="0"/>
<pin id="124" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_38/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_write_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="0" slack="0"/>
<pin id="129" dir="0" index="1" bw="4" slack="0"/>
<pin id="130" dir="0" index="2" bw="4" slack="0"/>
<pin id="131" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_39/3 stg_43/3 stg_50/4 "/>
</bind>
</comp>

<comp id="135" class="1004" name="iosc_second_read_read_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="iosc_second_read/3 "/>
</bind>
</comp>

<comp id="141" class="1004" name="t_V_read_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="4" slack="0"/>
<pin id="143" dir="0" index="1" bw="4" slack="0"/>
<pin id="144" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="t_V/4 "/>
</bind>
</comp>

<comp id="147" class="1004" name="stg_49_write_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="0" slack="0"/>
<pin id="149" dir="0" index="1" bw="4" slack="0"/>
<pin id="150" dir="0" index="2" bw="4" slack="0"/>
<pin id="151" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_49/4 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="4" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="r_V_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="4" slack="0"/>
<pin id="164" dir="0" index="1" bw="4" slack="0"/>
<pin id="165" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="r_V/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp_1_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="4" slack="0"/>
<pin id="172" dir="0" index="1" bw="4" slack="0"/>
<pin id="173" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp_3_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="4" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="183" class="1005" name="tmp_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="1"/>
<pin id="185" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="190" class="1005" name="iosc_second_read_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="1"/>
<pin id="192" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="iosc_second_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="96"><net_src comp="76" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="78" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="12" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="105"><net_src comp="92" pin="2"/><net_sink comp="98" pin=2"/></net>

<net id="110"><net_src comp="76" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="117"><net_src comp="78" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="14" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="106" pin="2"/><net_sink comp="112" pin=2"/></net>

<net id="125"><net_src comp="78" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="10" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="82" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="134"><net_src comp="80" pin="0"/><net_sink comp="127" pin=2"/></net>

<net id="139"><net_src comp="86" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="18" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="145"><net_src comp="88" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="16" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="152"><net_src comp="78" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="16" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="154"><net_src comp="141" pin="2"/><net_sink comp="127" pin=2"/></net>

<net id="160"><net_src comp="106" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="80" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="106" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="92" pin="2"/><net_sink comp="162" pin=1"/></net>

<net id="168"><net_src comp="162" pin="2"/><net_sink comp="120" pin=2"/></net>

<net id="169"><net_src comp="162" pin="2"/><net_sink comp="127" pin=2"/></net>

<net id="174"><net_src comp="92" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="84" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="141" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="90" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="182"><net_src comp="176" pin="2"/><net_sink comp="147" pin=2"/></net>

<net id="186"><net_src comp="156" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="135" pin="2"/><net_sink comp="190" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outLeds | {3 4 }
	Port: iosc_switchs_V | {3 }
	Port: iosc_switchs_in_V | {3 }
	Port: iosc_ctrl_in_V | {3 }
	Port: iosc_second_count_V | {4 }
  - Chain level:
	State 1
		empty : 1
		empty_2 : 1
	State 2
	State 3
		stg_36 : 1
		stg_42 : 1
	State 4
		stg_49 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|   icmp   |          tmp_fu_156          |    0    |    4    |
|          |         tmp_1_fu_170         |    0    |    4    |
|----------|------------------------------|---------|---------|
|    and   |          r_V_fu_162          |    0    |    7    |
|----------|------------------------------|---------|---------|
|    add   |         tmp_3_fu_176         |    0    |    4    |
|----------|------------------------------|---------|---------|
|          |       val_V_read_fu_92       |    0    |    0    |
|   read   |      val_V_2_read_fu_106     |    0    |    0    |
|          | iosc_second_read_read_fu_135 |    0    |    0    |
|          |        t_V_read_fu_141       |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |      stg_32_write_fu_98      |    0    |    0    |
|          |      stg_34_write_fu_112     |    0    |    0    |
|   write  |      stg_38_write_fu_120     |    0    |    0    |
|          |       grp_write_fu_127       |    0    |    0    |
|          |      stg_49_write_fu_147     |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |    19   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|iosc_second_read_reg_190|    1   |
|       tmp_reg_183      |    1   |
+------------------------+--------+
|          Total         |    2   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_127 |  p2  |   3  |   4  |   12   ||    4    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   12   ||  1.571  ||    4    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   19   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    4   |
|  Register |    -   |    2   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |    2   |   23   |
+-----------+--------+--------+--------+
