{"rf":{"properties":{"iterations":{"edit":"yes","type":"string","value":"1","label":"Iterations"}},"schematic":[["text",[-67,-42,0],{"text":"Simple 3-port register file for Beta","font":"8pt sans-serif"}],["port",[-16,-24,0],{"signal":"RA1[4:0]"}],["port",[-16,16,0],{"signal":"WE"}],["port",[-16,32,0],{"signal":"WD[31:0]"}],["port",[16,-24,2],{"signal":"RD1[31:0]","direction":"out"}],["port",[16,-8,2],{"signal":"RD2[31:0]","direction":"out"}],["port",[-16,56,0],{"signal":"CLK"}],["port",[-16,-8,0],{"signal":"RA2[4:0]"}],["myrf:reg",[184,152,0]]],"icon":[["terminal",[64,-8,2],{"name":"WE"}],["terminal",[64,8,2],{"name":"WD[31:0]"}],["line",[-48,16,0,24,8]],["line",[-24,24,0,-24,8]],["terminal",[-56,24,0],{"name":"CLK"}],["text",[6,-4,0],{"text":"RF","font":"24pt sans-serif","align":"center"}],["text",[53,-8,0],{"text":"WE","align":"center-right"}],["text",[53,8,0],{"text":"WD","align":"center-right"}],["line",[-48,-48,0,104,0]],["line",[56,-48,0,0,88]],["line",[56,40,0,-104,0]],["text",[-24,-45,0],{"text":"RA1","align":"top-center"}],["text",[32,38,0],{"text":"RD2","align":"bottom-center"}],["line",[-48,-48,0,0,88]],["text",[-24,38,0],{"text":"RD1","align":"bottom-center"}],["terminal",[-24,48,3],{"name":"RD1[31:0]"}],["terminal",[32,48,3],{"name":"RD2[31:0]"}],["text",[40,-45,0],{"text":"RA2","align":"top-center"}],["terminal",[-24,-56,1],{"name":"RA1[4:0]"}],["terminal",[40,-56,1],{"name":"RA2[4:0]"}],["text",[-45,-8,0],{"text":"WA"}],["terminal",[-56,-8,0],{"name":"WA[4:0]"}]],"test":[["test","// Test for single 32-bit register cell for register file\n\n// set up Vdd, establish signaling voltages\n.power Vdd=1\n\n// Vol, Voh set voltages generated for input signals\n// Vil, Vih set voltage thresholds for determining logic values\n.thresholds Vol=0 Vil=0.1 Vih=0.9 Voh=1\n\n// test actions are applied to named groups of signals.\n// A signal can appear in more than one group.  Order\n// of groups and signals within each group determine \n// order of values on each line of test values\n.group inputs RD1OE RD2OE WE WD[31:0]\n.group outputs RD1[31:0] RD2[31:0]\n\n// set type of simulation to be performed\n//  device -- transient simulation; components must be from from analog library\n//  gate -- gate-level simulation; components must be from gates library\n.mode gate\n\n/*\nTests are sequences of lines supplying test values; .cycle specifies\nthe sequence of actions that will be performed for each test.  Available\nactions are\n   assert group -- set values for signals in group with H,L test values\n   deassert group -- stop setting values for signals in group with H,L test values\n   sample group -- check values of signals in group with 0,1 test values\n   tran time -- run simulation for specified time interval\n   signal=val -- set signal to specified value\n*/\n\n\n.cycle CLK=0 tran 0.5n CLK=1 assert inputs tran 50n CLK=0 tran 49n sample outputs tran 0.5n\n\n// the tests themselves -- one test per line\n//   to assert signal this cycle use 0,1; use Z or - if not to be asserted\n//   to sample signal this cycle use L,H; use - if not to be sampled\n// whitespace can be used to improve readability, non-blank characters\n// are associated, in order, with signals listed in .group above.\n\n// R R\n// D D\n// 1 2\n// O O W\n// E E E ........... WD[31:0] ........... ...........RD1[31:0] ........... ...........RD2[31:0] ...........\n\n// First, write zeros:\n   0 0 1 00000000000000000000000000000000 -------------------------------- --------------------------------\n\n// Then try reading, both ports:\n   1 1 0 00000000000000000000000000000000 LLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLL LLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLL\n\n// single/no port reads:\n   1 0 0 00000000000000000000000000000000 LLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLL ZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZ\n   0 1 0 00000000000000000000000000000000 ZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZ LLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLL\n   0 0 0 00000000000000000000000000000000 ZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZ ZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZ\n\n// Repeat, writing 1s:\n   0 0 1 11111111111111111111111111111111 -------------------------------- --------------------------------\n\n// Then try reading, both ports:\n   1 1 0 00000000000000000000000000000000 HHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHH HHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHH\n\n// single/no port reads:\n   1 0 0 00000000000000000000000000000000 HHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHH ZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZ\n   0 1 0 00000000000000000000000000000000 ZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZ HHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHH\n   0 0 0 00000000000000000000000000000000 ZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZ ZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZ\n\n\n// (optional) produce plots showing the test inputs and/or outputs\n.plot CLK\n\n.plot X(RD1OE)\n.plot X(RD2OE)\n.plot X(WE)\n.plot X(WD[31:0])\n.plot X(RD1[31:0])\n.plot X(RD2[31:0])\n\n\n"]]}}