INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Eric/Documents/Xilinx/SImulation_Edge_Detection/SImulation_Edge_Detection.srcs/sources_1/new/top_level_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_level_test
