<profile>

<section name = "Vitis HLS Report for 'relu_stage_0_1'" level="0">
<item name = "Date">Tue Jan 13 14:16:02 2026
</item>
<item name = "Version">2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)</item>
<item name = "Project">ls_project</item>
<item name = "Solution">solution2 (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu11p-flga2577-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 3.526 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">8200, 8200, 82.000 us, 82.000 us, 8200, 8200, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_57_2_fu_24">relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_57_2, 4098, 4098, 40.980 us, 40.980 us, 4098, 4098, no</column>
<column name="grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_l_S_i_0_i1_fu_32">relu_stage_0_1_Pipeline_l_S_j_0_j1_l_S_i_0_i1, 4099, 4099, 40.990 us, 40.990 us, 4099, 4099, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 118, 412, -</column>
<column name="Memory">8, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 81, -</column>
<column name="Register">-, -, 7, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">~0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9216, 2592000, 1296000, 960</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_57_2_fu_24">relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_57_2, 0, 0, 30, 171, 0</column>
<column name="grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_l_S_i_0_i1_fu_32">relu_stage_0_1_Pipeline_l_S_j_0_j1_l_S_i_0_i1, 0, 0, 88, 241, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="v16_U">relu_stage_0_1_v16, 8, 0, 0, 0, 4096, 32, 1, 131072</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">26, 5, 1, 5</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="v16_address0">14, 3, 12, 36</column>
<column name="v16_ce0">14, 3, 1, 3</column>
<column name="v16_we0">9, 2, 1, 2</column>
<column name="v431_read">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="grp_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_57_2_fu_24_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_l_S_i_0_i1_fu_32_ap_start_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, relu_stage_0.1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, relu_stage_0.1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, relu_stage_0.1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, relu_stage_0.1, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, relu_stage_0.1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, relu_stage_0.1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, relu_stage_0.1, return value</column>
<column name="v14_address0">out, 12, ap_memory, v14, array</column>
<column name="v14_ce0">out, 1, ap_memory, v14, array</column>
<column name="v14_we0">out, 1, ap_memory, v14, array</column>
<column name="v14_d0">out, 32, ap_memory, v14, array</column>
<column name="v431_dout">in, 32, ap_fifo, v431, pointer</column>
<column name="v431_empty_n">in, 1, ap_fifo, v431, pointer</column>
<column name="v431_read">out, 1, ap_fifo, v431, pointer</column>
</table>
</item>
</section>
</profile>
