{"vcs1":{"timestamp_begin":1751075433.229231638, "rt":0.34, "ut":0.22, "st":0.06}}
{"vcselab":{"timestamp_begin":1751075433.635924413, "rt":0.21, "ut":0.12, "st":0.06}}
{"link":{"timestamp_begin":1751075433.896089104, "rt":0.09, "ut":0.05, "st":0.04}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1751075432.907794209}
{"VCS_COMP_START_TIME": 1751075432.907794209}
{"VCS_COMP_END_TIME": 1751075434.245161843}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_all -f filelist.f -l compile.log -timescale=1ns/10ps"}
{"vcs1": {"peak_mem": 2891617}}
{"stitch_vcselab": {"peak_mem": 2891665}}
