
*** Running vivado
    with args -log hfrisc_soc.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source hfrisc_soc.tcl -notrace


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Nov  6 21:31:55 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source hfrisc_soc.tcl -notrace
Command: link_design -top hfrisc_soc -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1492.594 ; gain = 0.000 ; free physical = 2965 ; free virtual = 12262
INFO: [Netlist 29-17] Analyzing 1278 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/lucas/Desktop/facul/a2025_2/CSD_contrucao_sistemas_digitais/hf-risc/T3/artix7_nexysa7_basic_soc_vga.xdc]
Finished Parsing XDC File [/home/lucas/Desktop/facul/a2025_2/CSD_contrucao_sistemas_digitais/hf-risc/T3/artix7_nexysa7_basic_soc_vga.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1725.090 ; gain = 0.000 ; free physical = 2844 ; free virtual = 12141
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1069 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 31 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 1024 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1725.090 ; gain = 341.973 ; free physical = 2844 ; free virtual = 12141
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net processor/core/register_bank/UNCONN_OUT has multiple drivers: processor/core/register_bank/data_read[14]_i_1/O, and processor/core/register_bank/data_read[14]_i_2/O.
INFO: [Project 1-461] DRC finished with 1 Errors, 1 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado_Tcl 4-78] Error(s) found during DRC. Opt_design not run.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 1831.043 ; gain = 105.953 ; free physical = 2774 ; free virtual = 12072
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
opt_design failed
ERROR: [Common 17-39] 'opt_design' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Thu Nov  6 21:32:08 2025...
