// Seed: 3500152588
module module_0 (
    input supply0 id_0,
    output uwire id_1,
    input supply0 module_0,
    output tri id_3,
    output tri1 id_4,
    output supply1 id_5,
    output supply1 id_6,
    input wor id_7
    , id_10,
    output tri0 id_8
);
  id_11(
      .id_0(id_0),
      .id_1(id_4),
      .id_2(1),
      .id_3(1),
      .id_4(1'b0),
      .id_5(id_3),
      .id_6(id_2),
      .id_7(1),
      .id_8(),
      .id_9(id_4)
  );
  initial id_8 = id_0;
  assign id_10 = id_2;
endmodule
module module_1 (
    input  wire id_0,
    output wand id_1
);
  reg id_3;
  initial begin : LABEL_0
    id_3 <= id_3;
    $display;
    $display(1);
  end
  module_0 modCall_1 (
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1
  );
  assign modCall_1.type_4 = 0;
endmodule
