# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../chronometer.srcs/sources_1/new/chronometer.vhd" \
"../../../../chronometer.srcs/sources_1/new/counter.vhd" \
"../../../../chronometer.srcs/sources_1/new/delay.vhd" \
"../../../../chronometer.srcs/sources_1/new/display7seg.vhd" \
"../../../../chronometer.srcs/sim_1/new/tb_chronometer.vhd" \

# Do not sort compile order
nosort
