#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001badab51740 .scope module, "tb" "tb" 2 2;
 .timescale 0 0;
P_000001badaab0620 .param/l "AWIDTH" 0 2 7, +C4<00000000000000000000000000000101>;
P_000001badaab0658 .param/l "AWIDTH_INSTR" 0 2 5, +C4<00000000000000000000000000100000>;
P_000001badaab0690 .param/l "DEPTH" 0 2 4, +C4<00000000000000000000000000100100>;
P_000001badaab06c8 .param/l "DWIDTH" 0 2 9, +C4<00000000000000000000000000100000>;
P_000001badaab0700 .param/l "FUNCT_WIDTH" 0 2 8, +C4<00000000000000000000000000000011>;
P_000001badaab0738 .param/l "IWIDTH" 0 2 3, +C4<00000000000000000000000000100000>;
P_000001badaab0770 .param/l "PC_WIDTH" 0 2 6, +C4<00000000000000000000000000100000>;
v000001badabbb1e0_0 .var "c_clk", 0 0;
v000001badabbb960_0 .var "c_rst", 0 0;
v000001badabbbc80_0 .var "ds_data_in_rd", 31 0;
v000001badabbb500_0 .net "ds_data_out_rs1", 31 0, v000001badabae290_0;  1 drivers
v000001badabbbb40_0 .net "ds_data_out_rs2", 31 0, v000001badabae330_0;  1 drivers
v000001badabbaec0_0 .net "ds_o_addr_rd_p", 4 0, v000001badabaf730_0;  1 drivers
v000001badabbb820_0 .net "ds_o_addr_rs1_p", 4 0, v000001badabafc30_0;  1 drivers
v000001badabbb780_0 .net "ds_o_addr_rs2_p", 4 0, v000001badabafaf0_0;  1 drivers
v000001badabba740_0 .net "ds_o_alu", 13 0, v000001badabae970_0;  1 drivers
v000001badabbb460_0 .net "ds_o_funct3", 2 0, v000001badabae150_0;  1 drivers
v000001badabbbbe0_0 .net "ds_o_imm", 31 0, v000001badabae790_0;  1 drivers
v000001badabbbdc0_0 .net "ds_o_opcode", 10 0, v000001badabafb90_0;  1 drivers
v000001badabbbe60_0 .var "ds_read_reg", 0 0;
v000001badabba9c0_0 .var "ds_we", 0 0;
v000001badabbb000_0 .var "fi_i_ce", 0 0;
v000001badabbbf00_0 .var "fi_i_flush", 0 0;
v000001badabbb280_0 .var "fi_i_stall", 0 0;
v000001badabbaa60_0 .net "fi_o_instr_fetch", 31 0, v000001badabb0a20_0;  1 drivers
v000001badabbb640_0 .var/i "i", 31 0;
S_000001badaab07b0 .scope module, "cn" "connect" 2 32, 3 6 0, S_000001badab51740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "c_clk";
    .port_info 1 /INPUT 1 "c_rst";
    .port_info 2 /INPUT 1 "fi_i_stall";
    .port_info 3 /INPUT 1 "fi_i_flush";
    .port_info 4 /INPUT 1 "fi_i_ce";
    .port_info 5 /OUTPUT 32 "fi_o_instr_fetch";
    .port_info 6 /OUTPUT 32 "ds_data_out_rs2";
    .port_info 7 /OUTPUT 32 "ds_data_out_rs1";
    .port_info 8 /INPUT 32 "ds_data_in_rd";
    .port_info 9 /OUTPUT 11 "ds_o_opcode";
    .port_info 10 /OUTPUT 14 "ds_o_alu";
    .port_info 11 /OUTPUT 32 "ds_o_imm";
    .port_info 12 /OUTPUT 3 "ds_o_funct3";
    .port_info 13 /OUTPUT 5 "ds_o_addr_rd_p";
    .port_info 14 /OUTPUT 5 "ds_o_addr_rs1_p";
    .port_info 15 /OUTPUT 5 "ds_o_addr_rs2_p";
    .port_info 16 /INPUT 1 "ds_we";
    .port_info 17 /INPUT 1 "ds_read_reg";
P_000001badab0d6c0 .param/l "AWIDTH" 0 3 11, +C4<00000000000000000000000000000101>;
P_000001badab0d6f8 .param/l "AWIDTH_INSTR" 0 3 9, +C4<00000000000000000000000000100000>;
P_000001badab0d730 .param/l "DEPTH" 0 3 8, +C4<00000000000000000000000000100100>;
P_000001badab0d768 .param/l "DWIDTH" 0 3 13, +C4<00000000000000000000000000100000>;
P_000001badab0d7a0 .param/l "FUNCT_WIDTH" 0 3 12, +C4<00000000000000000000000000000011>;
P_000001badab0d7d8 .param/l "IWIDTH" 0 3 7, +C4<00000000000000000000000000100000>;
P_000001badab0d810 .param/l "PC_WIDTH" 0 3 10, +C4<00000000000000000000000000100000>;
v000001badabb3250_0 .net "c_clk", 0 0, v000001badabbb1e0_0;  1 drivers
v000001badabb32f0_0 .net "c_rst", 0 0, v000001badabbb960_0;  1 drivers
v000001badabb3390_0 .net "ds_data_in_rd", 31 0, v000001badabbbc80_0;  1 drivers
v000001badabb3bb0_0 .net "ds_data_out_rs1", 31 0, v000001badabae290_0;  alias, 1 drivers
v000001badabb2170_0 .net "ds_data_out_rs2", 31 0, v000001badabae330_0;  alias, 1 drivers
v000001badabb22b0_0 .net "ds_o_addr_rd_p", 4 0, v000001badabaf730_0;  alias, 1 drivers
v000001badabb3c50_0 .net "ds_o_addr_rs1_p", 4 0, v000001badabafc30_0;  alias, 1 drivers
v000001badabb39d0_0 .net "ds_o_addr_rs2_p", 4 0, v000001badabafaf0_0;  alias, 1 drivers
v000001badabb3430_0 .net "ds_o_alu", 13 0, v000001badabae970_0;  alias, 1 drivers
v000001badabb3750_0 .net "ds_o_ce", 0 0, v000001badabaf190_0;  1 drivers
v000001badabb34d0_0 .net "ds_o_exception", 3 0, v000001badabaea10_0;  1 drivers
v000001badabb3570_0 .net "ds_o_flush", 0 0, v000001badabaf4b0_0;  1 drivers
v000001badabb3610_0 .net "ds_o_funct3", 2 0, v000001badabae150_0;  alias, 1 drivers
v000001badabb36b0_0 .net "ds_o_imm", 31 0, v000001badabae790_0;  alias, 1 drivers
v000001badabb37f0_0 .net "ds_o_opcode", 10 0, v000001badabafb90_0;  alias, 1 drivers
v000001badabb3f70_0 .net "ds_o_pc", 31 0, v000001badabaf910_0;  1 drivers
v000001badabb3890_0 .net "ds_o_stall", 0 0, v000001badabaf5f0_0;  1 drivers
v000001badabb3a70_0 .net "ds_read_reg", 0 0, v000001badabbbe60_0;  1 drivers
v000001badabb3e30_0 .net "ds_we", 0 0, v000001badabba9c0_0;  1 drivers
o000001badab618b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001badabb2350_0 .net "fi_alu_pc_value", 31 0, o000001badab618b8;  0 drivers
o000001badab618e8 .functor BUFZ 1, C4<z>; HiZ drive
v000001badabb4010_0 .net "fi_change_pc", 0 0, o000001badab618e8;  0 drivers
v000001badabb23f0_0 .net "fi_i_ce", 0 0, v000001badabbb000_0;  1 drivers
v000001badabbba00_0 .net "fi_i_flush", 0 0, v000001badabbbf00_0;  1 drivers
v000001badabbab00_0 .net "fi_i_stall", 0 0, v000001badabbb280_0;  1 drivers
v000001badabbb8c0_0 .net "fi_o_addr_instr", 31 0, v000001badabb0660_0;  1 drivers
v000001badabbb0a0_0 .net "fi_o_ce", 0 0, v000001badabb07a0_0;  1 drivers
v000001badabbbd20_0 .net "fi_o_flush", 0 0, v000001badabb0840_0;  1 drivers
v000001badabba6a0_0 .net "fi_o_instr_fetch", 31 0, v000001badabb0a20_0;  alias, 1 drivers
v000001badabba240_0 .net "fi_o_stall", 0 0, v000001badabb1420_0;  1 drivers
v000001badabba4c0_0 .net "fi_pc", 31 0, v000001badabb1600_0;  1 drivers
S_000001badab0d850 .scope module, "ds" "decoder_stage" 3 76, 4 7 0, S_000001badaab07b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ds_clk";
    .port_info 1 /INPUT 1 "ds_rst";
    .port_info 2 /INPUT 32 "ds_i_instr";
    .port_info 3 /INPUT 32 "ds_i_pc";
    .port_info 4 /OUTPUT 32 "ds_o_pc";
    .port_info 5 /OUTPUT 5 "ds_o_addr_rs1_p";
    .port_info 6 /OUTPUT 5 "ds_o_addr_rs2_p";
    .port_info 7 /OUTPUT 5 "ds_o_addr_rd_p";
    .port_info 8 /OUTPUT 3 "ds_o_funct3";
    .port_info 9 /OUTPUT 32 "ds_o_imm";
    .port_info 10 /OUTPUT 14 "ds_o_alu";
    .port_info 11 /OUTPUT 11 "ds_o_opcode";
    .port_info 12 /OUTPUT 4 "ds_o_exception";
    .port_info 13 /INPUT 1 "ds_i_ce";
    .port_info 14 /OUTPUT 1 "ds_o_ce";
    .port_info 15 /INPUT 1 "ds_i_stall";
    .port_info 16 /OUTPUT 1 "ds_o_stall";
    .port_info 17 /INPUT 1 "ds_i_flush";
    .port_info 18 /OUTPUT 1 "ds_o_flush";
    .port_info 19 /INPUT 32 "ds_data_in_rd";
    .port_info 20 /OUTPUT 32 "ds_data_out_rs1";
    .port_info 21 /OUTPUT 32 "ds_data_out_rs2";
    .port_info 22 /INPUT 1 "ds_we";
    .port_info 23 /INPUT 1 "ds_read_reg";
P_000001badab2a940 .param/l "AWIDTH" 0 4 9, +C4<00000000000000000000000000000101>;
P_000001badab2a978 .param/l "DWIDTH" 0 4 8, +C4<00000000000000000000000000100000>;
P_000001badab2a9b0 .param/l "FUNCT_WIDTH" 0 4 12, +C4<00000000000000000000000000000011>;
P_000001badab2a9e8 .param/l "IWIDTH" 0 4 11, +C4<00000000000000000000000000100000>;
P_000001badab2aa20 .param/l "PC_WIDTH" 0 4 10, +C4<00000000000000000000000000100000>;
v000001badabb0520_0 .net "ds_clk", 0 0, v000001badabbb1e0_0;  alias, 1 drivers
v000001badabb05c0_0 .net "ds_data_in_rd", 31 0, v000001badabbbc80_0;  alias, 1 drivers
v000001badabb1ec0_0 .net "ds_data_out_rs1", 31 0, v000001badabae290_0;  alias, 1 drivers
v000001badabb0e80_0 .net "ds_data_out_rs2", 31 0, v000001badabae330_0;  alias, 1 drivers
v000001badabb1f60_0 .net "ds_i_ce", 0 0, v000001badabb07a0_0;  alias, 1 drivers
v000001badabb0d40_0 .net "ds_i_flush", 0 0, v000001badabb0840_0;  alias, 1 drivers
v000001badabb0700_0 .net "ds_i_instr", 31 0, v000001badabb0a20_0;  alias, 1 drivers
v000001badabb0ac0_0 .net "ds_i_pc", 31 0, v000001badabb1600_0;  alias, 1 drivers
v000001badabb1ce0_0 .net "ds_i_stall", 0 0, v000001badabb1420_0;  alias, 1 drivers
v000001badabb03e0_0 .net "ds_o_addr_rd", 4 0, L_000001badab14390;  1 drivers
v000001badabb1880_0 .net "ds_o_addr_rd_p", 4 0, v000001badabaf730_0;  alias, 1 drivers
v000001badabb0c00_0 .net "ds_o_addr_rs1", 4 0, L_000001badab142b0;  1 drivers
v000001badabb02a0_0 .net "ds_o_addr_rs1_p", 4 0, v000001badabafc30_0;  alias, 1 drivers
v000001badabb1060_0 .net "ds_o_addr_rs2", 4 0, L_000001badab14160;  1 drivers
v000001badabb0f20_0 .net "ds_o_addr_rs2_p", 4 0, v000001badabafaf0_0;  alias, 1 drivers
v000001badabb1100_0 .net "ds_o_alu", 13 0, v000001badabae970_0;  alias, 1 drivers
v000001badabb1a60_0 .net "ds_o_ce", 0 0, v000001badabaf190_0;  alias, 1 drivers
v000001badabb0fc0_0 .net "ds_o_exception", 3 0, v000001badabaea10_0;  alias, 1 drivers
v000001badabb17e0_0 .net "ds_o_flush", 0 0, v000001badabaf4b0_0;  alias, 1 drivers
v000001badabb0de0_0 .net "ds_o_funct3", 2 0, v000001badabae150_0;  alias, 1 drivers
v000001badabb0480_0 .net "ds_o_imm", 31 0, v000001badabae790_0;  alias, 1 drivers
v000001badabb1b00_0 .net "ds_o_opcode", 10 0, v000001badabafb90_0;  alias, 1 drivers
v000001badabb1920_0 .net "ds_o_pc", 31 0, v000001badabaf910_0;  alias, 1 drivers
v000001badabb11a0_0 .net "ds_o_stall", 0 0, v000001badabaf5f0_0;  alias, 1 drivers
v000001badabb0980_0 .net "ds_read_reg", 0 0, v000001badabbbe60_0;  alias, 1 drivers
v000001badabb1c40_0 .net "ds_rst", 0 0, v000001badabbb960_0;  alias, 1 drivers
v000001badabb1ba0_0 .net "ds_we", 0 0, v000001badabba9c0_0;  alias, 1 drivers
S_000001badaaefb30 .scope module, "d" "decoder" 4 52, 5 5 0, S_000001badab0d850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d_clk";
    .port_info 1 /INPUT 1 "d_rst";
    .port_info 2 /INPUT 32 "d_i_instr";
    .port_info 3 /INPUT 32 "d_i_pc";
    .port_info 4 /OUTPUT 32 "d_o_pc";
    .port_info 5 /OUTPUT 5 "d_o_addr_rs1";
    .port_info 6 /OUTPUT 5 "d_o_addr_rs1_p";
    .port_info 7 /OUTPUT 5 "d_o_addr_rs2";
    .port_info 8 /OUTPUT 5 "d_o_addr_rs2_p";
    .port_info 9 /OUTPUT 5 "d_o_addr_rd";
    .port_info 10 /OUTPUT 5 "d_o_addr_rd_p";
    .port_info 11 /OUTPUT 32 "d_o_imm";
    .port_info 12 /OUTPUT 3 "d_o_funct3";
    .port_info 13 /OUTPUT 14 "d_o_alu";
    .port_info 14 /OUTPUT 11 "d_o_opcode";
    .port_info 15 /OUTPUT 4 "d_o_exception";
    .port_info 16 /INPUT 1 "d_i_ce";
    .port_info 17 /OUTPUT 1 "d_o_ce";
    .port_info 18 /INPUT 1 "d_i_stall";
    .port_info 19 /OUTPUT 1 "d_o_stall";
    .port_info 20 /INPUT 1 "d_i_flush";
    .port_info 21 /OUTPUT 1 "d_o_flush";
P_000001badab2a820 .param/l "AWIDTH" 0 5 8, +C4<00000000000000000000000000000101>;
P_000001badab2a858 .param/l "DWIDTH" 0 5 6, +C4<00000000000000000000000000100000>;
P_000001badab2a890 .param/l "FUNCT_WIDTH" 0 5 10, +C4<00000000000000000000000000000011>;
P_000001badab2a8c8 .param/l "IWIDTH" 0 5 7, +C4<00000000000000000000000000100000>;
P_000001badab2a900 .param/l "PC_WIDTH" 0 5 9, +C4<00000000000000000000000000100000>;
L_000001badab14160 .functor BUFZ 5, v000001badabae470_0, C4<00000>, C4<00000>, C4<00000>;
L_000001badab142b0 .functor BUFZ 5, v000001badabaf0f0_0, C4<00000>, C4<00000>, C4<00000>;
L_000001badab14390 .functor BUFZ 5, v000001badabaf050_0, C4<00000>, C4<00000>, C4<00000>;
L_000001badab14400 .functor OR 1, v000001badabaf5f0_0, v000001badabb1420_0, C4<0>, C4<0>;
v000001badab4b3f0_0 .var "alu_add_d", 0 0;
v000001badab4b530_0 .var "alu_and_d", 0 0;
v000001badab4bcb0_0 .var "alu_eq_d", 0 0;
v000001badab4b2b0_0 .var "alu_ge_d", 0 0;
v000001badab4b490_0 .var "alu_geu_d", 0 0;
v000001badab4bf30_0 .var "alu_lt_d", 0 0;
v000001badab4bad0_0 .var "alu_ltu_d", 0 0;
v000001badab4b670_0 .var "alu_neq_d", 0 0;
v000001badab4b990_0 .var "alu_or_d", 0 0;
v000001badab4ba30_0 .var "alu_sll_d", 0 0;
v000001badab4b710_0 .var "alu_slt_d", 0 0;
v000001badab4c070_0 .var "alu_sltu_d", 0 0;
v000001badab4bdf0_0 .var "alu_sra_d", 0 0;
v000001badab4be90_0 .var "alu_srl_d", 0 0;
v000001badab4b350_0 .var "alu_sub_d", 0 0;
v000001badab4b8f0_0 .var "alu_xor_d", 0 0;
v000001badab4b210_0 .net "d_clk", 0 0, v000001badabbb1e0_0;  alias, 1 drivers
v000001badab4bb70_0 .net "d_i_ce", 0 0, v000001badabb07a0_0;  alias, 1 drivers
v000001badab4bfd0_0 .net "d_i_flush", 0 0, v000001badabb0840_0;  alias, 1 drivers
v000001badab4b170_0 .net "d_i_instr", 31 0, v000001badabb0a20_0;  alias, 1 drivers
v000001badab4b7b0_0 .net "d_i_pc", 31 0, v000001badabb1600_0;  alias, 1 drivers
v000001badab4bc10_0 .net "d_i_stall", 0 0, v000001badabb1420_0;  alias, 1 drivers
v000001badabae650_0 .net "d_o_addr_rd", 4 0, L_000001badab14390;  alias, 1 drivers
v000001badabaf730_0 .var "d_o_addr_rd_p", 4 0;
v000001badabaed30_0 .net "d_o_addr_rs1", 4 0, L_000001badab142b0;  alias, 1 drivers
v000001badabafc30_0 .var "d_o_addr_rs1_p", 4 0;
v000001badabae6f0_0 .net "d_o_addr_rs2", 4 0, L_000001badab14160;  alias, 1 drivers
v000001badabafaf0_0 .var "d_o_addr_rs2_p", 4 0;
v000001badabae970_0 .var "d_o_alu", 13 0;
v000001badabaf190_0 .var "d_o_ce", 0 0;
v000001badabaea10_0 .var "d_o_exception", 3 0;
v000001badabaf4b0_0 .var "d_o_flush", 0 0;
v000001badabae150_0 .var "d_o_funct3", 2 0;
v000001badabae790_0 .var "d_o_imm", 31 0;
v000001badabafb90_0 .var "d_o_opcode", 10 0;
v000001badabaf910_0 .var "d_o_pc", 31 0;
v000001badabaf5f0_0 .var "d_o_stall", 0 0;
v000001badabaf2d0_0 .net "d_rst", 0 0, v000001badabbb960_0;  alias, 1 drivers
v000001badabae5b0_0 .var "funct3", 2 0;
v000001badabaeb50_0 .var "illegal_check", 0 0;
v000001badabafcd0_0 .var "imm_d", 31 0;
v000001badabaf370_0 .var "opcode", 6 0;
v000001badabaedd0_0 .var "opcode_auipc_d", 0 0;
v000001badabaef10_0 .var "opcode_branch_d", 0 0;
v000001badabaebf0_0 .var "opcode_fence_d", 0 0;
v000001badabafff0_0 .var "opcode_itype_d", 0 0;
v000001badabae1f0_0 .var "opcode_jal_d", 0 0;
v000001badabaefb0_0 .var "opcode_jalr_d", 0 0;
v000001badabae510_0 .var "opcode_load_word_d", 0 0;
v000001badabaf870_0 .var "opcode_lui_d", 0 0;
v000001badabaf230_0 .var "opcode_rtype_d", 0 0;
v000001badabae3d0_0 .var "opcode_store_word_d", 0 0;
v000001badabaf410_0 .var "opcode_system_d", 0 0;
v000001badabaec90_0 .net "stall_bit", 0 0, L_000001badab14400;  1 drivers
v000001badabaee70_0 .var "system_exeption", 0 0;
v000001badabaf050_0 .var "temp_addr_rd", 4 0;
v000001badabaf0f0_0 .var "temp_addr_rs1", 4 0;
v000001badabae470_0 .var "temp_addr_rs2", 4 0;
v000001badabaf7d0_0 .var "valid_opcode", 0 0;
E_000001badab45e40 .event anyedge, v000001badabaf370_0, v000001badab4b170_0;
E_000001badab44e80/0 .event anyedge, v000001badab4bc10_0, v000001badab4bfd0_0, v000001badabaf370_0, v000001badabae5b0_0;
E_000001badab44e80/1 .event anyedge, v000001badab4b170_0;
E_000001badab44e80 .event/or E_000001badab44e80/0, E_000001badab44e80/1;
E_000001badab46a00/0 .event anyedge, v000001badab4b170_0, v000001badabaf370_0, v000001badabae5b0_0, v000001badabaf230_0;
E_000001badab46a00/1 .event anyedge, v000001badabafff0_0, v000001badabae510_0, v000001badabae3d0_0, v000001badabaef10_0;
E_000001badab46a00/2 .event anyedge, v000001badabae1f0_0, v000001badabaefb0_0, v000001badabaf870_0, v000001badabaedd0_0;
E_000001badab46a00/3 .event anyedge, v000001badabaf410_0, v000001badabaebf0_0, v000001badab4ba30_0, v000001badab4be90_0;
E_000001badab46a00/4 .event anyedge, v000001badab4bdf0_0;
E_000001badab46a00 .event/or E_000001badab46a00/0, E_000001badab46a00/1, E_000001badab46a00/2, E_000001badab46a00/3, E_000001badab46a00/4;
E_000001badab46a40/0 .event negedge, v000001badabaf2d0_0;
E_000001badab46a40/1 .event posedge, v000001badab4b210_0;
E_000001badab46a40 .event/or E_000001badab46a40/0, E_000001badab46a40/1;
S_000001badaafb9d0 .scope module, "re" "register" 4 80, 6 4 0, S_000001badab0d850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "r_rst";
    .port_info 2 /INPUT 5 "r_addr_rs_1";
    .port_info 3 /INPUT 5 "r_addr_rs_2";
    .port_info 4 /INPUT 5 "r_addr_rd";
    .port_info 5 /INPUT 32 "r_data_rd";
    .port_info 6 /OUTPUT 32 "r_data_out_rs1";
    .port_info 7 /OUTPUT 32 "r_data_out_rs2";
    .port_info 8 /INPUT 1 "r_we";
    .port_info 9 /INPUT 1 "r_read_reg";
P_000001badaa5b0b0 .param/l "AWIDTH" 0 6 6, +C4<00000000000000000000000000000101>;
P_000001badaa5b0e8 .param/l "DWIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
L_000001badab145c0 .functor AND 1, v000001badabba9c0_0, L_000001badabbbfa0, C4<1>, C4<1>;
L_000001badabbc168 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001badabaf550_0 .net/2u *"_ivl_0", 4 0, L_000001badabbc168;  1 drivers
v000001badabaf690_0 .net *"_ivl_2", 0 0, L_000001badabbbfa0;  1 drivers
v000001badabaf9b0 .array "data", 0 31, 31 0;
v000001badabafd70_0 .var/i "i", 31 0;
v000001badabafa50_0 .net "r_addr_rd", 4 0, v000001badabaf730_0;  alias, 1 drivers
v000001badabafe10_0 .net "r_addr_rs_1", 4 0, v000001badabafc30_0;  alias, 1 drivers
v000001badabafeb0_0 .net "r_addr_rs_2", 4 0, v000001badabafaf0_0;  alias, 1 drivers
v000001badabaff50_0 .net "r_clk", 0 0, v000001badabbb1e0_0;  alias, 1 drivers
v000001badabae290_0 .var "r_data_out_rs1", 31 0;
v000001badabae330_0 .var "r_data_out_rs2", 31 0;
v000001badabae830_0 .net "r_data_rd", 31 0, v000001badabbbc80_0;  alias, 1 drivers
v000001badabae8d0_0 .net "r_read_reg", 0 0, v000001badabbbe60_0;  alias, 1 drivers
v000001badabaeab0_0 .net "r_rst", 0 0, v000001badabbb960_0;  alias, 1 drivers
v000001badabb19c0_0 .net "r_wb", 0 0, L_000001badab145c0;  1 drivers
v000001badabb16a0_0 .net "r_we", 0 0, v000001badabba9c0_0;  alias, 1 drivers
L_000001badabbbfa0 .cmp/ne 5, v000001badabaf730_0, L_000001badabbc168;
S_000001badaac1210 .scope module, "fi" "fetch_i" 3 54, 7 6 0, S_000001badaab07b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "fi_clk";
    .port_info 1 /INPUT 1 "fi_rst";
    .port_info 2 /OUTPUT 32 "fi_o_instr_fetch";
    .port_info 3 /OUTPUT 32 "fi_o_addr_instr";
    .port_info 4 /INPUT 1 "fi_change_pc";
    .port_info 5 /INPUT 32 "fi_alu_pc_value";
    .port_info 6 /OUTPUT 32 "fi_pc";
    .port_info 7 /INPUT 1 "fi_i_stall";
    .port_info 8 /OUTPUT 1 "fi_o_stall";
    .port_info 9 /OUTPUT 1 "fi_o_ce";
    .port_info 10 /INPUT 1 "fi_i_flush";
    .port_info 11 /OUTPUT 1 "fi_o_flush";
    .port_info 12 /INPUT 1 "fi_i_ce";
P_000001badab2de20 .param/l "AWIDTH_INSTR" 0 7 9, +C4<00000000000000000000000000100000>;
P_000001badab2de58 .param/l "DEPTH" 0 7 8, +C4<00000000000000000000000000100100>;
P_000001badab2de90 .param/l "IWIDTH" 0 7 7, +C4<00000000000000000000000000100000>;
P_000001badab2dec8 .param/l "PC_WIDTH" 0 7 10, +C4<00000000000000000000000000100000>;
v000001badabb31b0_0 .net "fi_alu_pc_value", 31 0, o000001badab618b8;  alias, 0 drivers
v000001badabb3930_0 .net "fi_change_pc", 0 0, o000001badab618e8;  alias, 0 drivers
v000001badabb3070_0 .net "fi_clk", 0 0, v000001badabbb1e0_0;  alias, 1 drivers
v000001badabb3cf0_0 .net "fi_i_ce", 0 0, v000001badabbb000_0;  alias, 1 drivers
v000001badabb2710_0 .net "fi_i_flush", 0 0, v000001badabbbf00_0;  alias, 1 drivers
v000001badabb2210_0 .net "fi_i_stall", 0 0, v000001badabbb280_0;  alias, 1 drivers
v000001badabb2490_0 .net "fi_i_syn", 0 0, v000001badabb14c0_0;  1 drivers
v000001badabb27b0_0 .net "fi_o_ack", 0 0, v000001badabb25d0_0;  1 drivers
v000001badabb3d90_0 .net "fi_o_addr_instr", 31 0, v000001badabb0660_0;  alias, 1 drivers
v000001badabb3ed0_0 .net "fi_o_ce", 0 0, v000001badabb07a0_0;  alias, 1 drivers
v000001badabb28f0_0 .net "fi_o_flush", 0 0, v000001badabb0840_0;  alias, 1 drivers
v000001badabb2990_0 .net "fi_o_instr_fetch", 31 0, v000001badabb0a20_0;  alias, 1 drivers
v000001badabb2e90_0 .net "fi_o_instr_mem", 31 0, v000001badabb2df0_0;  1 drivers
v000001badabb2f30_0 .net "fi_o_stall", 0 0, v000001badabb1420_0;  alias, 1 drivers
v000001badabb3b10_0 .net "fi_pc", 31 0, v000001badabb1600_0;  alias, 1 drivers
v000001badabb2fd0_0 .net "fi_rst", 0 0, v000001badabbb960_0;  alias, 1 drivers
S_000001badaac13a0 .scope module, "f" "instruction_fetch" 7 47, 8 4 0, S_000001badaac1210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "f_clk";
    .port_info 1 /INPUT 1 "f_rst";
    .port_info 2 /INPUT 32 "f_i_instr";
    .port_info 3 /OUTPUT 32 "f_o_instr";
    .port_info 4 /OUTPUT 32 "f_o_addr_instr";
    .port_info 5 /INPUT 1 "f_change_pc";
    .port_info 6 /INPUT 32 "f_alu_pc_value";
    .port_info 7 /OUTPUT 32 "f_pc";
    .port_info 8 /OUTPUT 1 "f_o_syn";
    .port_info 9 /INPUT 1 "f_i_ack";
    .port_info 10 /INPUT 1 "f_i_stall";
    .port_info 11 /OUTPUT 1 "f_o_ce";
    .port_info 12 /OUTPUT 1 "f_o_stall";
    .port_info 13 /INPUT 1 "f_i_flush";
    .port_info 14 /OUTPUT 1 "f_o_flush";
    .port_info 15 /INPUT 1 "f_i_ce";
P_000001badaa73350 .param/l "AWIDTH_INSTR" 0 8 6, +C4<00000000000000000000000000100000>;
P_000001badaa73388 .param/l "IWIDTH" 0 8 5, +C4<00000000000000000000000000100000>;
P_000001badaa733c0 .param/l "PC_WIDTH" 0 8 7, +C4<00000000000000000000000000100000>;
L_000001badab13c90 .functor OR 1, v000001badabb1420_0, v000001badabbb280_0, C4<0>, C4<0>;
L_000001badab148d0 .functor AND 1, v000001badabb1560_0, L_000001badabba600, C4<1>, C4<1>;
L_000001badab14080 .functor OR 1, L_000001badab13c90, L_000001badab148d0, C4<0>, C4<0>;
v000001badabb1d80_0 .net *"_ivl_1", 0 0, L_000001badab13c90;  1 drivers
v000001badabb1240_0 .net *"_ivl_3", 0 0, L_000001badabba600;  1 drivers
v000001badabb0ca0_0 .net *"_ivl_5", 0 0, L_000001badab148d0;  1 drivers
v000001badabb0340_0 .var "ce", 0 0;
v000001badabb0160_0 .var "ce_d", 0 0;
v000001badabb12e0_0 .net "f_alu_pc_value", 31 0, o000001badab618b8;  alias, 0 drivers
v000001badabb1380_0 .net "f_change_pc", 0 0, o000001badab618e8;  alias, 0 drivers
v000001badabb1e20_0 .net "f_clk", 0 0, v000001badabbb1e0_0;  alias, 1 drivers
v000001badabb0200_0 .net "f_i_ack", 0 0, v000001badabb25d0_0;  alias, 1 drivers
v000001badabb1740_0 .net "f_i_ce", 0 0, v000001badabbb000_0;  alias, 1 drivers
v000001badabb08e0_0 .net "f_i_flush", 0 0, v000001badabbbf00_0;  alias, 1 drivers
v000001badabb2000_0 .net "f_i_instr", 31 0, v000001badabb2df0_0;  alias, 1 drivers
v000001badabb0b60_0 .net "f_i_stall", 0 0, v000001badabbb280_0;  alias, 1 drivers
v000001badabb0660_0 .var "f_o_addr_instr", 31 0;
v000001badabb07a0_0 .var "f_o_ce", 0 0;
v000001badabb0840_0 .var "f_o_flush", 0 0;
v000001badabb0a20_0 .var "f_o_instr", 31 0;
v000001badabb1420_0 .var "f_o_stall", 0 0;
v000001badabb14c0_0 .var "f_o_syn", 0 0;
v000001badabb1560_0 .var "f_o_syn_r", 0 0;
v000001badabb1600_0 .var "f_pc", 31 0;
v000001badabb2c10_0 .net "f_rst", 0 0, v000001badabbb960_0;  alias, 1 drivers
v000001badabb2a30_0 .var "i_addr_instr", 31 0;
v000001badabb2cb0_0 .var "prev_pc", 31 0;
v000001badabb3110_0 .net "stall", 0 0, L_000001badab14080;  1 drivers
L_000001badabba600 .reduce/nor v000001badabb25d0_0;
S_000001badab065b0 .scope module, "t" "transmit" 7 35, 9 4 0, S_000001badaac1210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "t_clk";
    .port_info 1 /INPUT 1 "t_rst";
    .port_info 2 /INPUT 1 "t_i_syn";
    .port_info 3 /OUTPUT 32 "t_o_instr";
    .port_info 4 /OUTPUT 1 "t_o_ack";
P_000001badaa5b230 .param/l "DEPTH" 0 9 6, +C4<00000000000000000000000000100100>;
P_000001badaa5b268 .param/l "IWIDTH" 0 9 5, +C4<00000000000000000000000000100000>;
v000001badabb2ad0_0 .var "accept", 0 0;
v000001badabb2b70_0 .var/i "counter", 31 0;
v000001badabb2850 .array "mem_instr", 35 0, 31 0;
v000001badabb2d50_0 .net "t_clk", 0 0, v000001badabbb1e0_0;  alias, 1 drivers
v000001badabb2530_0 .net "t_i_syn", 0 0, v000001badabb14c0_0;  alias, 1 drivers
v000001badabb25d0_0 .var "t_o_ack", 0 0;
v000001badabb2df0_0 .var "t_o_instr", 31 0;
v000001badabb2670_0 .net "t_rst", 0 0, v000001badabbb960_0;  alias, 1 drivers
S_000001badab06740 .scope task, "reset" "reset" 2 70, 2 70 0, S_000001badab51740;
 .timescale 0 0;
v000001badabbb140_0 .var/i "counter", 31 0;
E_000001badab45fc0 .event posedge, v000001badab4b210_0;
TD_tb.reset ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001badabbb960_0, 0, 1;
    %load/vec4 v000001badabbb140_0;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001badab45fc0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001badabbb960_0, 0, 1;
    %end;
    .scope S_000001badab065b0;
T_1 ;
    %vpi_call 9 22 "$readmemh", "./source/instr.txt", v000001badabb2850, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000100011 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001badabb2b70_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_000001badab065b0;
T_2 ;
    %wait E_000001badab46a40;
    %load/vec4 v000001badabb2670_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001badabb2b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001badabb25d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001badabb2ad0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001badabb2df0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001badabb2530_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000001badabb2ad0_0;
    %nor/r;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %ix/getv/s 4, v000001badabb2b70_0;
    %load/vec4a v000001badabb2850, 4;
    %assign/vec4 v000001badabb2df0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001badabb25d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001badabb2ad0_0, 0;
    %load/vec4 v000001badabb2b70_0;
    %cmpi/s 35, 0, 32;
    %jmp/0xz  T_2.5, 5;
    %load/vec4 v000001badabb2b70_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001badabb2b70_0, 0;
    %jmp T_2.6;
T_2.5 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001badabb2b70_0, 0;
T_2.6 ;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001badabb2530_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001badabb2ad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001badabb25d0_0, 0;
    %jmp T_2.8;
T_2.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001badabb25d0_0, 0;
T_2.8 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001badaac13a0;
T_3 ;
    %wait E_000001badab46a40;
    %load/vec4 v000001badabb2c10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001badabb1420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001badabb0340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001badabb0160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001badabb07a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001badabb0840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001badabb1420_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001badabb0a20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001badabb1600_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001badabb2cb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001badabb2a30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001badabb0660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001badabb1560_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001badabb0340_0;
    %assign/vec4 v000001badabb14c0_0, 0;
    %load/vec4 v000001badabb14c0_0;
    %assign/vec4 v000001badabb1560_0, 0;
    %load/vec4 v000001badabb08e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001badabb0340_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001badabb1420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001badabb0840_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v000001badabb1380_0;
    %flag_set/vec4 9;
    %jmp/1 T_3.7, 9;
    %load/vec4 v000001badabb0200_0;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_3.7;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v000001badabb0b60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_3.8, 9;
    %load/vec4 v000001badabb1420_0;
    %or;
T_3.8;
    %nor/r;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001badabb0340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001badabb1420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001badabb0840_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v000001badabb1740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.9, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001badabb0340_0, 0;
T_3.9 ;
T_3.5 ;
T_3.3 ;
    %load/vec4 v000001badabb0340_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_3.15, 10;
    %load/vec4 v000001badabb0200_0;
    %and;
T_3.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.14, 9;
    %load/vec4 v000001badabb3110_0;
    %nor/r;
    %and;
T_3.14;
    %flag_set/vec4 8;
    %jmp/1 T_3.13, 8;
    %load/vec4 v000001badabb3110_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_3.17, 11;
    %load/vec4 v000001badabb07a0_0;
    %nor/r;
    %and;
T_3.17;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_3.16, 10;
    %load/vec4 v000001badabb0340_0;
    %and;
T_3.16;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_3.13;
    %jmp/0xz  T_3.11, 8;
    %load/vec4 v000001badabb2cb0_0;
    %assign/vec4 v000001badabb2a30_0, 0;
    %load/vec4 v000001badabb2a30_0;
    %assign/vec4 v000001badabb0660_0, 0;
    %load/vec4 v000001badabb2000_0;
    %assign/vec4 v000001badabb0a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001badabb0840_0, 0;
T_3.11 ;
    %load/vec4 v000001badabb3110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.18, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001badabb07a0_0, 0;
    %jmp T_3.19;
T_3.18 ;
    %load/vec4 v000001badabb0160_0;
    %assign/vec4 v000001badabb07a0_0, 0;
T_3.19 ;
    %load/vec4 v000001badabb0200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.20, 8;
    %load/vec4 v000001badabb1600_0;
    %assign/vec4 v000001badabb2cb0_0, 0;
    %load/vec4 v000001badabb1380_0;
    %flag_set/vec4 8;
    %jmp/1 T_3.24, 8;
    %load/vec4 v000001badabb08e0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_3.24;
    %jmp/0xz  T_3.22, 8;
    %load/vec4 v000001badabb12e0_0;
    %assign/vec4 v000001badabb1600_0, 0;
    %jmp T_3.23;
T_3.22 ;
    %load/vec4 v000001badabb1600_0;
    %addi 4, 0, 32;
    %assign/vec4 v000001badabb1600_0, 0;
    %load/vec4 v000001badabb0340_0;
    %assign/vec4 v000001badabb0160_0, 0;
T_3.23 ;
T_3.20 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001badaaefb30;
T_4 ;
    %wait E_000001badab46a40;
    %load/vec4 v000001badabaf2d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001badabaf190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001badabaf7d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001badabaeb50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001badabaee70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001badabae470_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001badabafc30_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001badabafaf0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001badabaf730_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001badabae470_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001badabaf0f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001badabaf050_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001badabaf190_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.4, 9;
    %load/vec4 v000001badabaec90_0;
    %nor/r;
    %and;
T_4.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000001badab4b7b0_0;
    %assign/vec4 v000001badabaf910_0, 0;
    %load/vec4 v000001badabaf0f0_0;
    %assign/vec4 v000001badabafc30_0, 0;
    %load/vec4 v000001badabae470_0;
    %assign/vec4 v000001badabafaf0_0, 0;
    %load/vec4 v000001badabaf050_0;
    %assign/vec4 v000001badabaf730_0, 0;
    %load/vec4 v000001badabae5b0_0;
    %assign/vec4 v000001badabae150_0, 0;
    %load/vec4 v000001badabaf370_0;
    %pad/u 11;
    %assign/vec4 v000001badabafb90_0, 0;
    %load/vec4 v000001badabafcd0_0;
    %assign/vec4 v000001badabae790_0, 0;
    %load/vec4 v000001badab4b3f0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001badabae970_0, 4, 5;
    %load/vec4 v000001badab4b350_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001badabae970_0, 4, 5;
    %load/vec4 v000001badab4b710_0;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001badabae970_0, 4, 5;
    %load/vec4 v000001badab4c070_0;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001badabae970_0, 4, 5;
    %load/vec4 v000001badab4b8f0_0;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001badabae970_0, 4, 5;
    %load/vec4 v000001badab4b990_0;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001badabae970_0, 4, 5;
    %load/vec4 v000001badab4b530_0;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001badabae970_0, 4, 5;
    %load/vec4 v000001badab4ba30_0;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001badabae970_0, 4, 5;
    %load/vec4 v000001badab4be90_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001badabae970_0, 4, 5;
    %load/vec4 v000001badab4bdf0_0;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001badabae970_0, 4, 5;
    %load/vec4 v000001badab4bcb0_0;
    %ix/load 4, 10, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001badabae970_0, 4, 5;
    %load/vec4 v000001badab4b670_0;
    %ix/load 4, 11, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001badabae970_0, 4, 5;
    %load/vec4 v000001badab4b2b0_0;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001badabae970_0, 4, 5;
    %load/vec4 v000001badab4b490_0;
    %ix/load 4, 13, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001badabae970_0, 4, 5;
    %load/vec4 v000001badabaf230_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001badabafb90_0, 4, 5;
    %load/vec4 v000001badabafff0_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001badabafb90_0, 4, 5;
    %load/vec4 v000001badabae510_0;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001badabafb90_0, 4, 5;
    %load/vec4 v000001badabae3d0_0;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001badabafb90_0, 4, 5;
    %load/vec4 v000001badabaef10_0;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001badabafb90_0, 4, 5;
    %load/vec4 v000001badabae1f0_0;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001badabafb90_0, 4, 5;
    %load/vec4 v000001badabaefb0_0;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001badabafb90_0, 4, 5;
    %load/vec4 v000001badabaf870_0;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001badabafb90_0, 4, 5;
    %load/vec4 v000001badabaedd0_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001badabafb90_0, 4, 5;
    %load/vec4 v000001badabaf410_0;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001badabafb90_0, 4, 5;
    %load/vec4 v000001badabaebf0_0;
    %ix/load 4, 10, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001badabafb90_0, 4, 5;
T_4.2 ;
    %load/vec4 v000001badabaf370_0;
    %pad/u 11;
    %assign/vec4 v000001badabafb90_0, 0;
    %load/vec4 v000001badabaf7d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_4.5, 8;
    %load/vec4 v000001badabaeb50_0;
    %or;
T_4.5;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001badabaea10_0, 4, 5;
    %load/vec4 v000001badabaee70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.8, 9;
    %load/vec4 v000001badab4b170_0;
    %parti/s 2, 20, 6;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.8;
    %flag_set/vec4 8;
    %jmp/0 T_4.6, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_4.7, 8;
T_4.6 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_4.7, 8;
 ; End of false expr.
    %blend;
T_4.7;
    %pad/s 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001badabaea10_0, 4, 5;
    %load/vec4 v000001badabaee70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.11, 9;
    %load/vec4 v000001badab4b170_0;
    %parti/s 2, 20, 6;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.11;
    %flag_set/vec4 8;
    %jmp/0 T_4.9, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_4.10, 8;
T_4.9 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_4.10, 8;
 ; End of false expr.
    %blend;
T_4.10;
    %pad/s 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001badabaea10_0, 4, 5;
    %load/vec4 v000001badabaee70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.14, 9;
    %load/vec4 v000001badab4b170_0;
    %parti/s 2, 20, 6;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.14;
    %flag_set/vec4 8;
    %jmp/0 T_4.12, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_4.13, 8;
T_4.12 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_4.13, 8;
 ; End of false expr.
    %blend;
T_4.13;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001badabaea10_0, 4, 5;
    %load/vec4 v000001badab4bfd0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.17, 9;
    %load/vec4 v000001badabaec90_0;
    %nor/r;
    %and;
T_4.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.15, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001badabaf190_0, 0;
    %jmp T_4.16;
T_4.15 ;
    %load/vec4 v000001badabaec90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.18, 8;
    %load/vec4 v000001badab4bb70_0;
    %assign/vec4 v000001badabaf190_0, 0;
    %jmp T_4.19;
T_4.18 ;
    %load/vec4 v000001badabaec90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.22, 9;
    %load/vec4 v000001badab4bc10_0;
    %nor/r;
    %and;
T_4.22;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.20, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001badabaf190_0, 0;
T_4.20 ;
T_4.19 ;
T_4.16 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001badaaefb30;
T_5 ;
    %wait E_000001badab46a00;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001badabaf0f0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001badabae470_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001badabaf050_0, 0, 5;
    %load/vec4 v000001badab4b170_0;
    %parti/s 7, 0, 2;
    %store/vec4 v000001badabaf370_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001badabae5b0_0, 0, 3;
    %load/vec4 v000001badabaf370_0;
    %pushi/vec4 51, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001badabaf230_0, 0, 1;
    %load/vec4 v000001badabaf370_0;
    %pushi/vec4 19, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001badabafff0_0, 0, 1;
    %load/vec4 v000001badabaf370_0;
    %pushi/vec4 3, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001badabae510_0, 0, 1;
    %load/vec4 v000001badabaf370_0;
    %pushi/vec4 35, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001badabae3d0_0, 0, 1;
    %load/vec4 v000001badabaf370_0;
    %pushi/vec4 99, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001badabaef10_0, 0, 1;
    %load/vec4 v000001badabaf370_0;
    %pushi/vec4 111, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001badabae1f0_0, 0, 1;
    %load/vec4 v000001badabaf370_0;
    %pushi/vec4 103, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001badabaefb0_0, 0, 1;
    %load/vec4 v000001badabaf370_0;
    %pushi/vec4 55, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001badabaf870_0, 0, 1;
    %load/vec4 v000001badabaf370_0;
    %pushi/vec4 23, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001badabaedd0_0, 0, 1;
    %load/vec4 v000001badabaf370_0;
    %pushi/vec4 115, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001badabaf410_0, 0, 1;
    %load/vec4 v000001badabaf370_0;
    %pushi/vec4 15, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001badabaebf0_0, 0, 1;
    %load/vec4 v000001badabaf370_0;
    %cmpi/e 115, 0, 7;
    %flag_get/vec4 4;
    %jmp/0 T_5.0, 4;
    %load/vec4 v000001badabae5b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.0;
    %store/vec4 v000001badabaee70_0, 0, 1;
    %load/vec4 v000001badabaf230_0;
    %flag_set/vec4 8;
    %jmp/1 T_5.10, 8;
    %load/vec4 v000001badabafff0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_5.10;
    %jmp/1 T_5.9, 8;
    %load/vec4 v000001badabae510_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_5.9;
    %jmp/1 T_5.8, 8;
    %load/vec4 v000001badabae3d0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_5.8;
    %jmp/1 T_5.7, 8;
    %load/vec4 v000001badabaef10_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_5.7;
    %jmp/1 T_5.6, 8;
    %load/vec4 v000001badabae1f0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_5.6;
    %jmp/1 T_5.5, 8;
    %load/vec4 v000001badabaefb0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_5.5;
    %jmp/1 T_5.4, 8;
    %load/vec4 v000001badabaf870_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_5.4;
    %jmp/1 T_5.3, 8;
    %load/vec4 v000001badabaedd0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_5.3;
    %jmp/1 T_5.2, 8;
    %load/vec4 v000001badabaf410_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_5.2;
    %flag_get/vec4 8;
    %jmp/1 T_5.1, 8;
    %load/vec4 v000001badabaebf0_0;
    %or;
T_5.1;
    %store/vec4 v000001badabaf7d0_0, 0, 1;
    %load/vec4 v000001badabafff0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.12, 9;
    %load/vec4 v000001badab4ba30_0;
    %flag_set/vec4 9;
    %jmp/1 T_5.14, 9;
    %load/vec4 v000001badab4be90_0;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_5.14;
    %flag_get/vec4 9;
    %jmp/1 T_5.13, 9;
    %load/vec4 v000001badab4bdf0_0;
    %or;
T_5.13;
    %and;
T_5.12;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_5.11, 8;
    %load/vec4 v000001badab4b170_0;
    %parti/s 1, 25, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.11;
    %store/vec4 v000001badabaeb50_0, 0, 1;
    %load/vec4 v000001badabaf230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v000001badab4b170_0;
    %parti/s 5, 20, 6;
    %store/vec4 v000001badabae470_0, 0, 5;
    %load/vec4 v000001badab4b170_0;
    %parti/s 5, 15, 5;
    %store/vec4 v000001badabaf0f0_0, 0, 5;
    %load/vec4 v000001badab4b170_0;
    %parti/s 5, 7, 4;
    %store/vec4 v000001badabaf050_0, 0, 5;
    %load/vec4 v000001badab4b170_0;
    %parti/s 3, 12, 5;
    %store/vec4 v000001badabae5b0_0, 0, 3;
    %jmp T_5.16;
T_5.15 ;
    %load/vec4 v000001badabafff0_0;
    %flag_set/vec4 8;
    %jmp/1 T_5.22, 8;
    %load/vec4 v000001badabae510_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_5.22;
    %jmp/1 T_5.21, 8;
    %load/vec4 v000001badabaefb0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_5.21;
    %jmp/1 T_5.20, 8;
    %load/vec4 v000001badabaf410_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_5.20;
    %jmp/1 T_5.19, 8;
    %load/vec4 v000001badabaebf0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_5.19;
    %jmp/0xz  T_5.17, 8;
    %pushi/vec4 31, 31, 5;
    %store/vec4 v000001badabae470_0, 0, 5;
    %load/vec4 v000001badab4b170_0;
    %parti/s 5, 15, 5;
    %store/vec4 v000001badabaf0f0_0, 0, 5;
    %load/vec4 v000001badab4b170_0;
    %parti/s 5, 7, 4;
    %store/vec4 v000001badabaf050_0, 0, 5;
    %load/vec4 v000001badab4b170_0;
    %parti/s 3, 12, 5;
    %store/vec4 v000001badabae5b0_0, 0, 3;
    %jmp T_5.18;
T_5.17 ;
    %load/vec4 v000001badabae3d0_0;
    %flag_set/vec4 8;
    %jmp/1 T_5.25, 8;
    %load/vec4 v000001badabaef10_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_5.25;
    %jmp/0xz  T_5.23, 8;
    %load/vec4 v000001badab4b170_0;
    %parti/s 5, 20, 6;
    %store/vec4 v000001badabae470_0, 0, 5;
    %load/vec4 v000001badab4b170_0;
    %parti/s 5, 15, 5;
    %store/vec4 v000001badabaf0f0_0, 0, 5;
    %pushi/vec4 31, 31, 5;
    %store/vec4 v000001badabaf050_0, 0, 5;
    %load/vec4 v000001badab4b170_0;
    %parti/s 3, 12, 5;
    %store/vec4 v000001badabae5b0_0, 0, 3;
    %jmp T_5.24;
T_5.23 ;
    %load/vec4 v000001badabaf870_0;
    %flag_set/vec4 8;
    %jmp/1 T_5.29, 8;
    %load/vec4 v000001badabaedd0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_5.29;
    %jmp/1 T_5.28, 8;
    %load/vec4 v000001badabae1f0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_5.28;
    %jmp/0xz  T_5.26, 8;
    %pushi/vec4 31, 31, 5;
    %store/vec4 v000001badabae470_0, 0, 5;
    %pushi/vec4 31, 31, 5;
    %store/vec4 v000001badabaf0f0_0, 0, 5;
    %load/vec4 v000001badab4b170_0;
    %parti/s 5, 7, 4;
    %store/vec4 v000001badabaf050_0, 0, 5;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v000001badabae5b0_0, 0, 3;
    %jmp T_5.27;
T_5.26 ;
    %pushi/vec4 31, 31, 5;
    %store/vec4 v000001badabae470_0, 0, 5;
    %pushi/vec4 31, 31, 5;
    %store/vec4 v000001badabaf0f0_0, 0, 5;
    %pushi/vec4 31, 31, 5;
    %store/vec4 v000001badabaf050_0, 0, 5;
    %pushi/vec4 127, 127, 7;
    %store/vec4 v000001badabaf370_0, 0, 7;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v000001badabae5b0_0, 0, 3;
T_5.27 ;
T_5.24 ;
T_5.18 ;
T_5.16 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001badaaefb30;
T_6 ;
    %wait E_000001badab44e80;
    %load/vec4 v000001badab4bc10_0;
    %store/vec4 v000001badabaf5f0_0, 0, 1;
    %load/vec4 v000001badab4bfd0_0;
    %store/vec4 v000001badabaf4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001badab4b3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001badab4b350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001badab4b710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001badab4c070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001badab4b8f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001badab4b990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001badab4b530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001badab4ba30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001badab4be90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001badab4bdf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001badab4bcb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001badab4b670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001badab4bf30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001badab4bad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001badab4b2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001badab4b490_0, 0, 1;
    %load/vec4 v000001badabaf370_0;
    %cmpi/e 51, 0, 7;
    %jmp/1 T_6.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001badabaf370_0;
    %cmpi/e 19, 0, 7;
    %flag_or 4, 8;
T_6.2;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v000001badabaf370_0;
    %cmpi/e 51, 0, 7;
    %jmp/0xz  T_6.3, 4;
    %load/vec4 v000001badabae5b0_0;
    %cmpi/e 0, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_6.7, 4;
    %load/vec4 v000001badab4b170_0;
    %parti/s 1, 30, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.5, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001badab4b3f0_0, 0, 1;
    %jmp T_6.6;
T_6.5 ;
    %load/vec4 v000001badabae5b0_0;
    %cmpi/e 0, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_6.10, 4;
    %load/vec4 v000001badab4b170_0;
    %parti/s 1, 30, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001badab4b350_0, 0, 1;
T_6.8 ;
T_6.6 ;
    %jmp T_6.4;
T_6.3 ;
    %load/vec4 v000001badabae5b0_0;
    %cmpi/e 0, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_6.11, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_6.12, 8;
T_6.11 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_6.12, 8;
 ; End of false expr.
    %blend;
T_6.12;
    %pad/s 1;
    %store/vec4 v000001badab4b3f0_0, 0, 1;
T_6.4 ;
    %load/vec4 v000001badabae5b0_0;
    %cmpi/e 2, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_6.13, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_6.14, 8;
T_6.13 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_6.14, 8;
 ; End of false expr.
    %blend;
T_6.14;
    %pad/s 1;
    %store/vec4 v000001badab4b710_0, 0, 1;
    %load/vec4 v000001badabae5b0_0;
    %cmpi/e 3, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_6.15, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_6.16, 8;
T_6.15 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_6.16, 8;
 ; End of false expr.
    %blend;
T_6.16;
    %pad/s 1;
    %store/vec4 v000001badab4c070_0, 0, 1;
    %load/vec4 v000001badabae5b0_0;
    %cmpi/e 4, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_6.17, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_6.18, 8;
T_6.17 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_6.18, 8;
 ; End of false expr.
    %blend;
T_6.18;
    %pad/s 1;
    %store/vec4 v000001badab4b8f0_0, 0, 1;
    %load/vec4 v000001badabae5b0_0;
    %cmpi/e 6, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_6.19, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_6.20, 8;
T_6.19 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_6.20, 8;
 ; End of false expr.
    %blend;
T_6.20;
    %pad/s 1;
    %store/vec4 v000001badab4b990_0, 0, 1;
    %load/vec4 v000001badabae5b0_0;
    %cmpi/e 7, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_6.21, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_6.22, 8;
T_6.21 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_6.22, 8;
 ; End of false expr.
    %blend;
T_6.22;
    %pad/s 1;
    %store/vec4 v000001badab4b530_0, 0, 1;
    %load/vec4 v000001badabae5b0_0;
    %cmpi/e 1, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_6.23, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_6.24, 8;
T_6.23 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_6.24, 8;
 ; End of false expr.
    %blend;
T_6.24;
    %pad/s 1;
    %store/vec4 v000001badab4ba30_0, 0, 1;
    %load/vec4 v000001badabae5b0_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_6.25, 4;
    %load/vec4 v000001badab4b170_0;
    %parti/s 1, 30, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.27, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001badab4be90_0, 0, 1;
    %jmp T_6.28;
T_6.27 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001badab4bdf0_0, 0, 1;
T_6.28 ;
T_6.25 ;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001badabaf370_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_6.29, 4;
    %load/vec4 v000001badabae5b0_0;
    %cmpi/e 0, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_6.31, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_6.32, 8;
T_6.31 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_6.32, 8;
 ; End of false expr.
    %blend;
T_6.32;
    %pad/s 1;
    %store/vec4 v000001badab4bcb0_0, 0, 1;
    %load/vec4 v000001badabae5b0_0;
    %cmpi/e 1, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_6.33, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_6.34, 8;
T_6.33 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_6.34, 8;
 ; End of false expr.
    %blend;
T_6.34;
    %pad/s 1;
    %store/vec4 v000001badab4b670_0, 0, 1;
    %load/vec4 v000001badabae5b0_0;
    %cmpi/e 4, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_6.35, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_6.36, 8;
T_6.35 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_6.36, 8;
 ; End of false expr.
    %blend;
T_6.36;
    %pad/s 1;
    %store/vec4 v000001badab4bf30_0, 0, 1;
    %load/vec4 v000001badabae5b0_0;
    %cmpi/e 5, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_6.37, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_6.38, 8;
T_6.37 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_6.38, 8;
 ; End of false expr.
    %blend;
T_6.38;
    %pad/s 1;
    %store/vec4 v000001badab4b2b0_0, 0, 1;
    %load/vec4 v000001badabae5b0_0;
    %cmpi/e 6, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_6.39, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_6.40, 8;
T_6.39 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_6.40, 8;
 ; End of false expr.
    %blend;
T_6.40;
    %pad/s 1;
    %store/vec4 v000001badab4bad0_0, 0, 1;
    %load/vec4 v000001badabae5b0_0;
    %cmpi/e 7, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_6.41, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_6.42, 8;
T_6.41 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_6.42, 8;
 ; End of false expr.
    %blend;
T_6.42;
    %pad/s 1;
    %store/vec4 v000001badab4b490_0, 0, 1;
    %jmp T_6.30;
T_6.29 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001badab4b3f0_0, 0, 1;
T_6.30 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001badaaefb30;
T_7 ;
    %wait E_000001badab45e40;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001badabafcd0_0, 0, 32;
    %load/vec4 v000001badabaf370_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 115, 0, 7;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 7;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001badabafcd0_0, 0, 32;
    %jmp T_7.12;
T_7.0 ;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000001badabafcd0_0, 0, 32;
    %jmp T_7.12;
T_7.1 ;
    %load/vec4 v000001badab4b170_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001badab4b170_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001badabafcd0_0, 0, 32;
    %jmp T_7.12;
T_7.2 ;
    %load/vec4 v000001badab4b170_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001badab4b170_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001badabafcd0_0, 0, 32;
    %jmp T_7.12;
T_7.3 ;
    %load/vec4 v000001badab4b170_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001badab4b170_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001badabafcd0_0, 0, 32;
    %jmp T_7.12;
T_7.4 ;
    %load/vec4 v000001badab4b170_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001badab4b170_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001badab4b170_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001badabafcd0_0, 0, 32;
    %jmp T_7.12;
T_7.5 ;
    %load/vec4 v000001badab4b170_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001badab4b170_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001badab4b170_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001badab4b170_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001badabafcd0_0, 0, 32;
    %jmp T_7.12;
T_7.6 ;
    %load/vec4 v000001badab4b170_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v000001badab4b170_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001badab4b170_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001badab4b170_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001badabafcd0_0, 0, 32;
    %jmp T_7.12;
T_7.7 ;
    %load/vec4 v000001badab4b170_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v000001badabafcd0_0, 0, 32;
    %jmp T_7.12;
T_7.8 ;
    %load/vec4 v000001badab4b170_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v000001badabafcd0_0, 0, 32;
    %jmp T_7.12;
T_7.9 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v000001badab4b170_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001badabafcd0_0, 0, 32;
    %jmp T_7.12;
T_7.10 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v000001badab4b170_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001badabafcd0_0, 0, 32;
    %jmp T_7.12;
T_7.12 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001badaafb9d0;
T_8 ;
    %wait E_000001badab46a40;
    %load/vec4 v000001badabaeab0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001badabafd70_0, 0, 32;
T_8.2 ;
    %load/vec4 v000001badabafd70_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_8.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001badabafd70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001badabaf9b0, 0, 4;
    %load/vec4 v000001badabafd70_0;
    %addi 1, 0, 32;
    %store/vec4 v000001badabafd70_0, 0, 32;
    %jmp T_8.2;
T_8.3 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001badabae290_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001badabae330_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001badabb19c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v000001badabae830_0;
    %load/vec4 v000001badabafa50_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001badabaf9b0, 0, 4;
T_8.4 ;
    %load/vec4 v000001badabae8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v000001badabafe10_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001badabaf9b0, 4;
    %assign/vec4 v000001badabae290_0, 0;
    %load/vec4 v000001badabafeb0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001badabaf9b0, 4;
    %assign/vec4 v000001badabae330_0, 0;
T_8.6 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001badab51740;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001badabbb1e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001badabbb280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001badabbbf00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001badabbb000_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001badabbbc80_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001badabbbe60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001badabba9c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001badabbb640_0, 0, 32;
    %end;
    .thread T_9;
    .scope S_000001badab51740;
T_10 ;
    %delay 5, 0;
    %load/vec4 v000001badabbb1e0_0;
    %inv;
    %store/vec4 v000001badabbb1e0_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_000001badab51740;
T_11 ;
    %vpi_call 2 66 "$dumpfile", "./waveform/connect.vcd" {0 0 0};
    %vpi_call 2 67 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001badab51740 {0 0 0};
    %end;
    .thread T_11;
    .scope S_000001badab51740;
T_12 ;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000001badabbb140_0, 0, 32;
    %fork TD_tb.reset, S_000001badab06740;
    %join;
    %wait E_000001badab45fc0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001badabbb000_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001badabbb640_0, 0, 32;
T_12.0 ;
    %load/vec4 v000001badabbb640_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_12.1, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001badabba9c0_0, 0, 1;
    %load/vec4 v000001badabbb640_0;
    %store/vec4 v000001badabbbc80_0, 0, 32;
    %wait E_000001badab45fc0;
    %load/vec4 v000001badabbb640_0;
    %addi 1, 0, 32;
    %store/vec4 v000001badabbb640_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001badabba9c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001badabbb640_0, 0, 32;
T_12.2 ;
    %load/vec4 v000001badabbb640_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_12.3, 5;
    %wait E_000001badab45fc0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001badabbbe60_0, 0, 1;
    %load/vec4 v000001badabbb640_0;
    %addi 1, 0, 32;
    %store/vec4 v000001badabbb640_0, 0, 32;
    %jmp T_12.2;
T_12.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001badabbbe60_0, 0, 1;
    %pushi/vec4 36, 0, 32;
T_12.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.5, 5;
    %jmp/1 T_12.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001badab45fc0;
    %jmp T_12.4;
T_12.5 ;
    %pop/vec4 1;
    %delay 200, 0;
    %vpi_call 2 97 "$finish" {0 0 0};
    %end;
    .thread T_12;
    .scope S_000001badab51740;
T_13 ;
    %vpi_call 2 101 "$monitor", "%0t fi_o_instr_fetch = %h, ds_data_out_rs1 = %0d, ds_data_out_rs2 = %0d, ds_o_opcode = %b, ds_o_alu = %b, ds_o_imm = %b, ds_o_funct3 = %b, ds_o_addr_rd_p = %0d, ds_o_addr_rs2_p = %0d, ds_o_addr_rs1_p = %0d", $time, v000001badabbaa60_0, v000001badabbb500_0, v000001badabbbb40_0, v000001badabbbdc0_0, v000001badabba740_0, v000001badabbbbe0_0, v000001badabbb460_0, v000001badabbaec0_0, v000001badabbb780_0, v000001badabbb820_0 {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    ".\test\tb_connect.v";
    "././source/connect_fet_de.v";
    "././source/decoder_stage.v";
    "././source/decoder.v";
    "././source/register_file.v";
    "././source/fetch_stage.v";
    "././source/fetch_instruction.v";
    "././source/transmit_instruction.v";
