# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab9.srcs/sources_1/new/AddSub_4bit.vhd" \
"../../../../Lab9.srcs/sources_1/new/Instruction_Decoder.vhd" \
"../../../../Lab9.srcs/sources_1/new/Processor_4bit.vhd" \
"../../../../Lab9.srcs/sources_1/new/ProgramROM.vhd" \
"../../../../Lab9.srcs/sources_1/new/Program_counter.vhd" \
"../../../../Lab9.srcs/sources_1/new/Register_Bank.vhd" \
"../../../../Lab9.srcs/sim_1/new/Processor_4bit_tb.vhd" \

# Do not sort compile order
nosort
