#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Jul 17 10:49:34 2025
# Process ID         : 60225
# Current directory  : /home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.runs/impl_1
# Command line       : vivado -log system_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace
# Log file           : /home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.runs/impl_1/system_wrapper.vdi
# Journal file       : /home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.runs/impl_1/vivado.jou
# Running On         : nehaal-raj-Inspiron-15-5518
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.2 LTS
# Processor Detail   : 11th Gen Intel(R) Core(TM) i5-11320H @ 3.20GHz
# CPU Frequency      : 400.000 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 16500 MB
# Swap memory        : 4294 MB
# Total Virtual      : 20795 MB
# Available Virtual  : 13104 MB
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/nehaal-raj/vivado_projects/Vivado+Vitis/redpitaya_guide/tmp/cores'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/nehaal-raj/Xilinx/Vivado/2024.2/data/ip'.
Command: link_design -top system_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.dcp' for cell 'system_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_util_ds_buf_1_0/system_util_ds_buf_1_0.dcp' for cell 'system_i/util_ds_buf_1'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_util_ds_buf_2_0/system_util_ds_buf_2_0.dcp' for cell 'system_i/util_ds_buf_2'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_Counter_control_acc_0_0/system_Counter_control_acc_0_0.dcp' for cell 'system_i/Acc_to_PS/Counter_control_acc_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_axi_bram_ctrl_0_1/system_axi_bram_ctrl_0_1.dcp' for cell 'system_i/Acc_to_PS/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_blk_mem_gen_1_1/system_blk_mem_gen_1_1.dcp' for cell 'system_i/Acc_to_PS/blk_mem_gen_1'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ACC_0_0/system_ACC_0_0.dcp' for cell 'system_i/Accumalator/ACC_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_CE_delay_0_0/system_CE_delay_0_0.dcp' for cell 'system_i/Accumalator/CE_delay_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_MUX_0_0/system_MUX_0_0.dcp' for cell 'system_i/Accumalator/MUX_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_Mag_delay_0_0/system_Mag_delay_0_0.dcp' for cell 'system_i/Accumalator/Mag_delay_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_blk_mem_gen_0_2/system_blk_mem_gen_0_2.dcp' for cell 'system_i/Accumalator/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_c_addsub_0_1/system_c_addsub_0_1.dcp' for cell 'system_i/Accumalator/c_addsub_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_c_counter_binary_0_2/system_c_counter_binary_0_2.dcp' for cell 'system_i/Accumalator/c_counter_binary_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_c_counter_binary_1_1/system_c_counter_binary_1_1.dcp' for cell 'system_i/Accumalator/c_counter_binary_1'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_c_counter_binary_2_0/system_c_counter_binary_2_0.dcp' for cell 'system_i/Accumalator/c_counter_binary_2'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_Counter_control_1_0/system_Counter_control_1_0.dcp' for cell 'system_i/BRAM_Control/Counter_control_1'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_blk_mem_gen_0_1/system_blk_mem_gen_0_1.dcp' for cell 'system_i/BRAM_Control/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_c_counter_binary_0_0/system_c_counter_binary_0_0.dcp' for cell 'system_i/BRAM_Control/c_counter_binary_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/sources_1/bd/system/ip/system_axis_red_pitaya_adc_0_0/system_axis_red_pitaya_adc_0_0.dcp' for cell 'system_i/DataAcquisition/axis_red_pitaya_adc_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_sign_extension_0_0/system_sign_extension_0_0.dcp' for cell 'system_i/DataAcquisition/sign_extension_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_Mag_valid_0_0/system_Mag_valid_0_0.dcp' for cell 'system_i/FFT/Mag_valid_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_c_addsub_0_0/system_c_addsub_0_0.dcp' for cell 'system_i/FFT/c_addsub_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_mult_gen_0_1/system_mult_gen_0_1.dcp' for cell 'system_i/FFT/mult_gen_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_mult_gen_0_2/system_mult_gen_0_2.dcp' for cell 'system_i/FFT/mult_gen_1'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_xfft_0_0/system_xfft_0_0.dcp' for cell 'system_i/FFT/xfft_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_i/PS7/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_rst_ps7_0_125M_0/system_rst_ps7_0_125M_0.dcp' for cell 'system_i/PS7/rst_ps7_0_125M'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_rst_ps7_0_125M_1/system_rst_ps7_0_125M_1.dcp' for cell 'system_i/PS7/rst_ps7_0_125M1'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_xbar_0/system_ps7_0_axi_periph_imp_xbar_0.dcp' for cell 'system_i/PS7/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_ds_0/system_ps7_0_axi_periph_imp_auto_ds_0.dcp' for cell 'system_i/PS7/ps7_0_axi_periph/m00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_pc_0/system_ps7_0_axi_periph_imp_auto_pc_0.dcp' for cell 'system_i/PS7/ps7_0_axi_periph/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_pc_1/system_ps7_0_axi_periph_imp_auto_pc_1.dcp' for cell 'system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_us_0/system_ps7_0_axi_periph_imp_auto_us_0.dcp' for cell 'system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_Counter_enable_fft_0_0/system_Counter_enable_fft_0_0.dcp' for cell 'system_i/T_last_CE_gen/Counter_enable_fft_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_c_counter_binary_1_0/system_c_counter_binary_1_0.dcp' for cell 'system_i/T_last_CE_gen/c_counter_binary_1'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_counter_buffer_fft_0_0/system_counter_buffer_fft_0_0.dcp' for cell 'system_i/T_last_CE_gen/counter_buffer_fft_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.24 . Memory (MB): peak = 1550.977 ; gain = 0.000 ; free physical = 1033 ; free virtual = 12002
INFO: [Netlist 29-17] Analyzing 529 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-1115] Found multi-term driver net: system_i/util_ds_buf_2/U0/<const0>.
WARNING: [Netlist 29-1115] Found multi-term driver net: system_i/util_ds_buf_1/U0/<const0>.
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[0]' is not directly connected to top level port. 'DIFF_TERM' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[0]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[1]' is not directly connected to top level port. 'DIFF_TERM' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[1]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_i/util_ds_buf_2/OBUF_IN[0]' is not directly connected to top level port. 'SLEW' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_i/util_ds_buf_2/OBUF_IN[1]' is not directly connected to top level port. 'SLEW' is ignored for synthesis but preserved for implementation.
Parsing XDC File [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_util_ds_buf_1_0/system_util_ds_buf_1_0_board.xdc] for cell 'system_i/util_ds_buf_1/U0'
Finished Parsing XDC File [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_util_ds_buf_1_0/system_util_ds_buf_1_0_board.xdc] for cell 'system_i/util_ds_buf_1/U0'
Parsing XDC File [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_util_ds_buf_2_0/system_util_ds_buf_2_0_board.xdc] for cell 'system_i/util_ds_buf_2/U0'
Finished Parsing XDC File [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_util_ds_buf_2_0/system_util_ds_buf_2_0_board.xdc] for cell 'system_i/util_ds_buf_2/U0'
Parsing XDC File [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/PS7/processing_system7_0/inst'
Finished Parsing XDC File [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/PS7/processing_system7_0/inst'
Parsing XDC File [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_rst_ps7_0_125M_0/system_rst_ps7_0_125M_0_board.xdc] for cell 'system_i/PS7/rst_ps7_0_125M/U0'
Finished Parsing XDC File [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_rst_ps7_0_125M_0/system_rst_ps7_0_125M_0_board.xdc] for cell 'system_i/PS7/rst_ps7_0_125M/U0'
Parsing XDC File [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_rst_ps7_0_125M_0/system_rst_ps7_0_125M_0.xdc] for cell 'system_i/PS7/rst_ps7_0_125M/U0'
Finished Parsing XDC File [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_rst_ps7_0_125M_0/system_rst_ps7_0_125M_0.xdc] for cell 'system_i/PS7/rst_ps7_0_125M/U0'
Parsing XDC File [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_rst_ps7_0_125M_1/system_rst_ps7_0_125M_1_board.xdc] for cell 'system_i/PS7/rst_ps7_0_125M1/U0'
Finished Parsing XDC File [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_rst_ps7_0_125M_1/system_rst_ps7_0_125M_1_board.xdc] for cell 'system_i/PS7/rst_ps7_0_125M1/U0'
Parsing XDC File [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_rst_ps7_0_125M_1/system_rst_ps7_0_125M_1.xdc] for cell 'system_i/PS7/rst_ps7_0_125M1/U0'
Finished Parsing XDC File [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_rst_ps7_0_125M_1/system_rst_ps7_0_125M_1.xdc] for cell 'system_i/PS7/rst_ps7_0_125M1/U0'
Parsing XDC File [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/clocks.xdc]
Finished Parsing XDC File [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/clocks.xdc]
Parsing XDC File [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc]
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_p'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:123]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:123]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_n'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:124]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:124]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_p'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:125]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:125]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_n'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_p'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:127]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_n'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:128]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:128]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_p'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:129]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:129]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_n'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:130]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:130]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_p'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:131]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:131]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_n'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:132]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:132]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_p'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:134]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:134]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_n'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:135]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:135]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_p'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:136]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:136]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_n'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:137]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:137]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_p'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:138]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:138]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_n'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:139]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:139]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_p'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:140]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:140]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_n'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:141]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:141]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_p'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:142]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:142]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_n'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:143]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:143]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_p_trg'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:173]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:173]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_p_trg'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:174]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:174]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_p_trg'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:175]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:175]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_p_trg'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:177]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:177]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[*]'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:179]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:179]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[*]'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:180]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:180]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[*]'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:181]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:181]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[0]'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:183]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:183]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[1]'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:184]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:184]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[2]'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:185]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:185]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[3]'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:186]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:186]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc]
Parsing XDC File [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_us_0/system_ps7_0_axi_periph_imp_auto_us_0_clocks.xdc] for cell 'system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_us_0/system_ps7_0_axi_periph_imp_auto_us_0_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_us_0/system_ps7_0_axi_periph_imp_auto_us_0_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_us_0/system_ps7_0_axi_periph_imp_auto_us_0_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_us_0/system_ps7_0_axi_periph_imp_auto_us_0_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_us_0/system_ps7_0_axi_periph_imp_auto_us_0_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_us_0/system_ps7_0_axi_periph_imp_auto_us_0_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_us_0/system_ps7_0_axi_periph_imp_auto_us_0_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_us_0/system_ps7_0_axi_periph_imp_auto_us_0_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_us_0/system_ps7_0_axi_periph_imp_auto_us_0_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_us_0/system_ps7_0_axi_periph_imp_auto_us_0_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_us_0/system_ps7_0_axi_periph_imp_auto_us_0_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_us_0/system_ps7_0_axi_periph_imp_auto_us_0_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_us_0/system_ps7_0_axi_periph_imp_auto_us_0_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_us_0/system_ps7_0_axi_periph_imp_auto_us_0_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_us_0/system_ps7_0_axi_periph_imp_auto_us_0_clocks.xdc:54]
Finished Parsing XDC File [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_us_0/system_ps7_0_axi_periph_imp_auto_us_0_clocks.xdc] for cell 'system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst'
Parsing XDC File [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_ds_0/system_ps7_0_axi_periph_imp_auto_ds_0_clocks.xdc] for cell 'system_i/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_ds_0/system_ps7_0_axi_periph_imp_auto_ds_0_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_ds_0/system_ps7_0_axi_periph_imp_auto_ds_0_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_ds_0/system_ps7_0_axi_periph_imp_auto_ds_0_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_ds_0/system_ps7_0_axi_periph_imp_auto_ds_0_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_ds_0/system_ps7_0_axi_periph_imp_auto_ds_0_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_ds_0/system_ps7_0_axi_periph_imp_auto_ds_0_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_ds_0/system_ps7_0_axi_periph_imp_auto_ds_0_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_ds_0/system_ps7_0_axi_periph_imp_auto_ds_0_clocks.xdc:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_ds_0/system_ps7_0_axi_periph_imp_auto_ds_0_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_ds_0/system_ps7_0_axi_periph_imp_auto_ds_0_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_ds_0/system_ps7_0_axi_periph_imp_auto_ds_0_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_ds_0/system_ps7_0_axi_periph_imp_auto_ds_0_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_ds_0/system_ps7_0_axi_periph_imp_auto_ds_0_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_ds_0/system_ps7_0_axi_periph_imp_auto_ds_0_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_ds_0/system_ps7_0_axi_periph_imp_auto_ds_0_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_ds_0/system_ps7_0_axi_periph_imp_auto_ds_0_clocks.xdc:54]
Finished Parsing XDC File [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_ds_0/system_ps7_0_axi_periph_imp_auto_ds_0_clocks.xdc] for cell 'system_i/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst'
INFO: [Project 1-1714] 3 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'system_wrapper'...
INFO: [Project 1-1687] 31 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1800.441 ; gain = 0.000 ; free physical = 882 ; free virtual = 11873
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 46 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 9 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances
  RAM64X1S => RAM64X1S (RAMS64E): 31 instances

47 Infos, 71 Warnings, 31 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1800.441 ; gain = 321.809 ; free physical = 882 ; free virtual = 11873
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors, 16 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 1883.613 ; gain = 83.172 ; free physical = 812 ; free virtual = 11808

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2097f664f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2318.441 ; gain = 434.828 ; free physical = 404 ; free virtual = 11372

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 2097f664f

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2664.246 ; gain = 0.000 ; free physical = 195 ; free virtual = 11055

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2097f664f

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2664.246 ; gain = 0.000 ; free physical = 195 ; free virtual = 11055
Phase 1 Initialization | Checksum: 2097f664f

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2664.246 ; gain = 0.000 ; free physical = 195 ; free virtual = 11055

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 2097f664f

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2664.246 ; gain = 0.000 ; free physical = 195 ; free virtual = 11055

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2097f664f

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2664.246 ; gain = 0.000 ; free physical = 187 ; free virtual = 11047
Phase 2 Timer Update And Timing Data Collection | Checksum: 2097f664f

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2664.246 ; gain = 0.000 ; free physical = 187 ; free virtual = 11047

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 5 inverters resulting in an inversion of 27 pins
INFO: [Opt 31-138] Pushed 3 inverter(s) to 5 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1915b4a43

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2664.246 ; gain = 0.000 ; free physical = 188 ; free virtual = 11048
Retarget | Checksum: 1915b4a43
INFO: [Opt 31-389] Phase Retarget created 153 cells and removed 190 cells
INFO: [Opt 31-1021] In phase Retarget, 27 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 4 inverter(s) to 9 load pin(s).
Phase 4 Constant propagation | Checksum: 161ca9910

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2664.246 ; gain = 0.000 ; free physical = 188 ; free virtual = 11048
Constant propagation | Checksum: 161ca9910
INFO: [Opt 31-389] Phase Constant propagation created 218 cells and removed 633 cells
INFO: [Opt 31-1021] In phase Constant propagation, 27 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2664.246 ; gain = 0.000 ; free physical = 188 ; free virtual = 11048
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2664.246 ; gain = 0.000 ; free physical = 188 ; free virtual = 11048
Phase 5 Sweep | Checksum: 1d18ce227

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2664.246 ; gain = 0.000 ; free physical = 188 ; free virtual = 11048
Sweep | Checksum: 1d18ce227
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 648 cells
INFO: [Opt 31-1021] In phase Sweep, 96 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1d18ce227

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2696.262 ; gain = 32.016 ; free physical = 188 ; free virtual = 11048
BUFG optimization | Checksum: 1d18ce227
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1de2a5b3d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2696.262 ; gain = 32.016 ; free physical = 189 ; free virtual = 11049
Shift Register Optimization | Checksum: 1de2a5b3d
INFO: [Opt 31-389] Phase Shift Register Optimization created 2 cells and removed 6 cells

Phase 8 Post Processing Netlist
INFO: [Opt 31-1566] Pulled 2 inverters resulting in an inversion of 4 pins
Phase 8 Post Processing Netlist | Checksum: 2468a7af2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2696.262 ; gain = 32.016 ; free physical = 189 ; free virtual = 11049
Post Processing Netlist | Checksum: 2468a7af2
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 2 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 33 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2eed46ada

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2696.262 ; gain = 32.016 ; free physical = 191 ; free virtual = 11052

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2696.262 ; gain = 0.000 ; free physical = 191 ; free virtual = 11052
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2eed46ada

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2696.262 ; gain = 32.016 ; free physical = 191 ; free virtual = 11052
Phase 9 Finalization | Checksum: 2eed46ada

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2696.262 ; gain = 32.016 ; free physical = 191 ; free virtual = 11052
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             153  |             190  |                                             27  |
|  Constant propagation         |             218  |             633  |                                             27  |
|  Sweep                        |               0  |             648  |                                             96  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               2  |               6  |                                              0  |
|  Post Processing Netlist      |               0  |               2  |                                             33  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2eed46ada

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2696.262 ; gain = 32.016 ; free physical = 191 ; free virtual = 11052

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 8 BRAM(s) out of a total of 15 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 9 newly gated: 3 Total Ports: 30
Number of Flops added for Enable Generation: 3

Ending PowerOpt Patch Enables Task | Checksum: 250e95a91

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 250 ; free virtual = 10901
Ending Power Optimization Task | Checksum: 250e95a91

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3031.262 ; gain = 335.000 ; free physical = 250 ; free virtual = 10901

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1cb882216

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 233 ; free virtual = 10886
Ending Final Cleanup Task | Checksum: 1cb882216

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 233 ; free virtual = 10886

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 233 ; free virtual = 10886
Ending Netlist Obfuscation Task | Checksum: 1cb882216

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 233 ; free virtual = 10886
INFO: [Common 17-83] Releasing license: Implementation
80 Infos, 71 Warnings, 31 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 3031.262 ; gain = 1230.820 ; free physical = 233 ; free virtual = 10886
INFO: [Vivado 12-24828] Executing command : report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
Command: report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.runs/impl_1/system_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 220 ; free virtual = 10874
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 220 ; free virtual = 10874
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 219 ; free virtual = 10875
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 219 ; free virtual = 10875
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 219 ; free virtual = 10875
Wrote Device Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 219 ; free virtual = 10876
Write Physdb Complete: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 219 ; free virtual = 10876
INFO: [Common 17-1381] The checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.runs/impl_1/system_wrapper_opt.dcp' has been generated.
Command: place_design -directive ExtraNetDelay_high
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Vivado_Tcl 4-2302] The placer was invoked with the 'ExtraNetDelay_high' directive.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 37 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 198 ; free virtual = 10854
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1945a3f8c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 198 ; free virtual = 10854
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 198 ; free virtual = 10854

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1d661c0dc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 192 ; free virtual = 10850

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2329a3744

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 194 ; free virtual = 10850

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2329a3744

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 194 ; free virtual = 10850
Phase 1 Placer Initialization | Checksum: 2329a3744

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 194 ; free virtual = 10850

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1ce4b7a29

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 193 ; free virtual = 10849

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 25511932d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 192 ; free virtual = 10848

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1a41484d9

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 192 ; free virtual = 10848

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 18f9bf3f0

Time (s): cpu = 00:00:36 ; elapsed = 00:00:10 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 222 ; free virtual = 10878

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 16cc28296

Time (s): cpu = 00:00:38 ; elapsed = 00:00:10 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 222 ; free virtual = 10878

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 9 LUTNM shape to break, 208 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 4, two critical 5, total 9, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 102 nets or LUTs. Breaked 9 LUTs, combined 93 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1402] Pass 1: Identified 54 candidate cells for Shift Register optimization.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 219 ; free virtual = 10875

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            9  |             93  |                   102  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            9  |             93  |                   102  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 208ee49a5

Time (s): cpu = 00:00:40 ; elapsed = 00:00:11 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 215 ; free virtual = 10873
Phase 2.5 Global Place Phase2 | Checksum: 23f979e0b

Time (s): cpu = 00:00:42 ; elapsed = 00:00:11 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 214 ; free virtual = 10872
Phase 2 Global Placement | Checksum: 23f979e0b

Time (s): cpu = 00:00:42 ; elapsed = 00:00:12 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 214 ; free virtual = 10872

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1f2e920da

Time (s): cpu = 00:00:44 ; elapsed = 00:00:12 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 214 ; free virtual = 10872

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2ebbbc52a

Time (s): cpu = 00:00:47 ; elapsed = 00:00:13 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 214 ; free virtual = 10872

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2bb4c70dc

Time (s): cpu = 00:00:48 ; elapsed = 00:00:13 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 214 ; free virtual = 10872

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2dd032be9

Time (s): cpu = 00:00:48 ; elapsed = 00:00:13 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 214 ; free virtual = 10872

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 27473f46d

Time (s): cpu = 00:00:53 ; elapsed = 00:00:15 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 224 ; free virtual = 10880

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 2970d8ecd

Time (s): cpu = 00:00:56 ; elapsed = 00:00:16 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 221 ; free virtual = 10879

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 2798819e6

Time (s): cpu = 00:00:56 ; elapsed = 00:00:17 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 224 ; free virtual = 10882

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 2bd3375b6

Time (s): cpu = 00:00:57 ; elapsed = 00:00:17 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 224 ; free virtual = 10882

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 299339aed

Time (s): cpu = 00:01:03 ; elapsed = 00:00:18 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 227 ; free virtual = 10883
Phase 3 Detail Placement | Checksum: 299339aed

Time (s): cpu = 00:01:03 ; elapsed = 00:00:18 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 227 ; free virtual = 10883

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Place 46-20] Placer is running with the ExtraNetDelay_high directive. Post Placement Optimization may take longer to complete with ExtraNetDelay_high compared to other directives.
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1ac8c64bc

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.083 | TNS=-238.277 |
Phase 1 Physical Synthesis Initialization | Checksum: 10413084b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.59 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 228 ; free virtual = 10886
INFO: [Place 46-33] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/ce_w2c, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1323140e0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.88 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 228 ; free virtual = 10886
Phase 4.1.1.1 BUFG Insertion | Checksum: 1ac8c64bc

Time (s): cpu = 00:01:12 ; elapsed = 00:00:21 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 228 ; free virtual = 10886

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.022. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1ef96263c

Time (s): cpu = 00:02:33 ; elapsed = 00:01:38 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 218 ; free virtual = 10869

Time (s): cpu = 00:02:33 ; elapsed = 00:01:38 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 218 ; free virtual = 10869
Phase 4.1 Post Commit Optimization | Checksum: 1ef96263c

Time (s): cpu = 00:02:34 ; elapsed = 00:01:38 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 220 ; free virtual = 10869

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1ef96263c

Time (s): cpu = 00:02:34 ; elapsed = 00:01:38 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 220 ; free virtual = 10869

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1ef96263c

Time (s): cpu = 00:02:34 ; elapsed = 00:01:38 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 220 ; free virtual = 10869
Phase 4.3 Placer Reporting | Checksum: 1ef96263c

Time (s): cpu = 00:02:34 ; elapsed = 00:01:38 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 220 ; free virtual = 10869

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 220 ; free virtual = 10869

Time (s): cpu = 00:02:34 ; elapsed = 00:01:38 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 220 ; free virtual = 10869
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ef370ab2

Time (s): cpu = 00:02:35 ; elapsed = 00:01:38 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 220 ; free virtual = 10869
Ending Placer Task | Checksum: 16ef99388

Time (s): cpu = 00:02:35 ; elapsed = 00:01:38 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 220 ; free virtual = 10869
125 Infos, 71 Warnings, 31 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:42 ; elapsed = 00:01:39 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 220 ; free virtual = 10869
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 205 ; free virtual = 10854
INFO: [Vivado 12-24828] Executing command : report_io -file system_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 186 ; free virtual = 10836
INFO: [Vivado 12-24828] Executing command : report_utilization -file system_wrapper_utilization_placed.rpt -pb system_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 175 ; free virtual = 10830
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.58 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 286 ; free virtual = 10830
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 286 ; free virtual = 10830
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 282 ; free virtual = 10829
Wrote Netlist Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 278 ; free virtual = 10825
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 276 ; free virtual = 10824
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 276 ; free virtual = 10824
INFO: [Common 17-1381] The checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.runs/impl_1/system_wrapper_placed.dcp' has been generated.
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore

Starting Initial Update Timing Task

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 275 ; free virtual = 10813
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 4.86s |  WALL: 1.16s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 275 ; free virtual = 10813

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.022 | TNS=-230.779 |
Phase 1 Physical Synthesis Initialization | Checksum: 177453888

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 279 ; free virtual = 10815

Phase 2 SLR Crossing Optimization
Phase 2 SLR Crossing Optimization | Checksum: 177453888

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 279 ; free virtual = 10815
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.022 | TNS=-230.779 |

Phase 3 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 3 Fanout Optimization | Checksum: 177453888

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 279 ; free virtual = 10815

Phase 4 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 34 candidate nets for placement-based optimization.
INFO: [Physopt 32-663] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[12].  Re-placed instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[12]
INFO: [Physopt 32-663] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[38].  Re-placed instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[38]
INFO: [Physopt 32-663] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[4].  Re-placed instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[4]
INFO: [Physopt 32-663] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[30].  Re-placed instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[30]
INFO: [Physopt 32-663] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[14].  Re-placed instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[14]
INFO: [Physopt 32-663] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[6].  Re-placed instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[6]
INFO: [Physopt 32-663] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[40].  Re-placed instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[40]
INFO: [Physopt 32-663] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[42].  Re-placed instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[42]
INFO: [Physopt 32-663] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[16].  Re-placed instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[16]
INFO: [Physopt 32-663] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[31].  Re-placed instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[31]
INFO: [Physopt 32-663] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[44].  Re-placed instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[44]
INFO: [Physopt 32-663] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[36].  Re-placed instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[36]
INFO: [Physopt 32-663] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[28].  Re-placed instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[28]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[29].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[29]
INFO: [Physopt 32-663] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[35].  Re-placed instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[35]
INFO: [Physopt 32-663] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[43].  Re-placed instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[43]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[33].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[33]
INFO: [Physopt 32-663] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[34].  Re-placed instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[34]
INFO: [Physopt 32-663] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[8].  Re-placed instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[8]
INFO: [Physopt 32-663] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[32].  Re-placed instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[32]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[10].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[10]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[11].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[11]
INFO: [Physopt 32-663] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[2].  Re-placed instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[2]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[39].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[39]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[17].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[17]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[9].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[9]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[37].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[37]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[41].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[41]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[13].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[13]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[15].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[15]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[5].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[5]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[7].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[7]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[1].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[1]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[3].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[3]
INFO: [Physopt 32-661] Optimized 19 nets.  Re-placed 19 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 19 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 19 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.875 | TNS=-203.470 |
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 283 ; free virtual = 10819
Phase 4 Single Cell Placement Optimization | Checksum: 1a63bb0e1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:03 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 283 ; free virtual = 10819

Phase 5 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 34 candidate nets for placement-based optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 5 Multi Cell Placement Optimization | Checksum: 1a63bb0e1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:03 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 283 ; free virtual = 10819

Phase 6 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 283 ; free virtual = 10819
Phase 6 Rewire | Checksum: 1a63bb0e1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:03 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 283 ; free virtual = 10819

Phase 7 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[31] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[30] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[28] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[29] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[42] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[38] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[35] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[33] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[14] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[36] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[6] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[39] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[17] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[40] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[43] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[9] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[37] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[41] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[10] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[11] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[13] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[16] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[15] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[8] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[12] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[44] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[32] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[34] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[2] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[4] was not replicated.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 283 ; free virtual = 10819
Phase 7 Critical Cell Optimization | Checksum: 1a63bb0e1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:03 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 283 ; free virtual = 10819

Phase 8 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 Fanout Optimization | Checksum: 1a63bb0e1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 283 ; free virtual = 10819

Phase 9 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 34 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[31].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[31]
INFO: [Physopt 32-663] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[30].  Re-placed instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[30]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[28].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[28]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[29].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[29]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[42].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[42]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[38].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[38]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[35].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[35]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[33].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[33]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[14].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[14]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[36].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[36]
INFO: [Physopt 32-663] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[6].  Re-placed instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[6]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[39].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[39]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[17].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[17]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[40].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[40]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[43].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[43]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[9].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[9]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[37].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[37]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[41].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[41]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[10].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[10]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[11].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[11]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[13].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[13]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[16].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[16]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[15].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[15]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[8].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[8]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[12].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[12]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[44].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[44]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[32].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[32]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[34].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[34]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[2].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[2]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[4].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[4]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[5].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[5]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[7].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[7]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[1].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[1]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[3].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[3]
INFO: [Physopt 32-661] Optimized 2 nets.  Re-placed 2 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 2 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.875 | TNS=-203.470 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 282 ; free virtual = 10821
Phase 9 Single Cell Placement Optimization | Checksum: 16fb460be

Time (s): cpu = 00:00:26 ; elapsed = 00:00:05 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 282 ; free virtual = 10821

Phase 10 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 34 candidate nets for placement-based optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 10 Multi Cell Placement Optimization | Checksum: 16fb460be

Time (s): cpu = 00:00:26 ; elapsed = 00:00:05 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 282 ; free virtual = 10820

Phase 11 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 282 ; free virtual = 10820
Phase 11 Rewire | Checksum: 16fb460be

Time (s): cpu = 00:00:26 ; elapsed = 00:00:05 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 282 ; free virtual = 10820

Phase 12 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 6 candidate nets for critical-cell optimization.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[30] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[6] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[5] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[7] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[1] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[3] was not replicated.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 282 ; free virtual = 10820
Phase 12 Critical Cell Optimization | Checksum: 16fb460be

Time (s): cpu = 00:00:26 ; elapsed = 00:00:05 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 282 ; free virtual = 10820

Phase 13 SLR Crossing Optimization
Phase 13 SLR Crossing Optimization | Checksum: 16fb460be

Time (s): cpu = 00:00:26 ; elapsed = 00:00:05 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 282 ; free virtual = 10820

Phase 14 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 14 Fanout Optimization | Checksum: 16fb460be

Time (s): cpu = 00:00:26 ; elapsed = 00:00:06 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 282 ; free virtual = 10820

Phase 15 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 34 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[31].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[31]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[28].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[28]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[29].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[29]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[30].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[30]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[42].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[42]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[38].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[38]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[35].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[35]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[33].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[33]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[14].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[14]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[36].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[36]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[39].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[39]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[17].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[17]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[40].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[40]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[43].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[43]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[9].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[9]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[37].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[37]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[41].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[41]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[10].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[10]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[11].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[11]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[13].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[13]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[16].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[16]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[15].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[15]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[6].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[6]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[8].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[8]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[12].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[12]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[44].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[44]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[32].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[32]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[34].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[34]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[2].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[2]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[4].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[4]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[5].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[5]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[7].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[7]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[1].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[1]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[3].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[3]
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 285 ; free virtual = 10821
Phase 15 Single Cell Placement Optimization | Checksum: 1a4452073

Time (s): cpu = 00:00:36 ; elapsed = 00:00:07 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 285 ; free virtual = 10821

Phase 16 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 34 candidate nets for placement-based optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 16 Multi Cell Placement Optimization | Checksum: 1a4452073

Time (s): cpu = 00:00:36 ; elapsed = 00:00:07 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 285 ; free virtual = 10821

Phase 17 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 285 ; free virtual = 10821
Phase 17 Rewire | Checksum: 1a4452073

Time (s): cpu = 00:00:36 ; elapsed = 00:00:07 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 285 ; free virtual = 10821

Phase 18 Critical Cell Optimization
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 18 Critical Cell Optimization | Checksum: 1a4452073

Time (s): cpu = 00:00:36 ; elapsed = 00:00:07 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 285 ; free virtual = 10821

Phase 19 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 19 DSP Register Optimization | Checksum: 1a4452073

Time (s): cpu = 00:00:36 ; elapsed = 00:00:07 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 285 ; free virtual = 10821

Phase 20 BRAM Register Optimization
INFO: [Physopt 32-614] Property 'READ_WIDTH_A' on BRAM cell 'system_i/FFT/xfft_0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024' Port 'A' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_A' on BRAM cell 'system_i/FFT/xfft_0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_10.ram_loop[1].use_RAMB18.SDP_RAMB18_18x1024' Port 'A' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_A' on BRAM cell 'system_i/FFT/xfft_0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_10.ram_loop[2].use_RAMB18.SDP_RAMB18_18x1024' Port 'A' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 20 BRAM Register Optimization | Checksum: 1a4452073

Time (s): cpu = 00:00:36 ; elapsed = 00:00:07 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 285 ; free virtual = 10821

Phase 21 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 21 URAM Register Optimization | Checksum: 1a4452073

Time (s): cpu = 00:00:36 ; elapsed = 00:00:07 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 285 ; free virtual = 10821

Phase 22 Shift Register Optimization
INFO: [Physopt 32-1402] Pass 1: Identified 34 candidate cells for Shift Register optimization.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 22 Shift Register Optimization | Checksum: 1a4452073

Time (s): cpu = 00:00:36 ; elapsed = 00:00:07 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 285 ; free virtual = 10821

Phase 23 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 23 DSP Register Optimization | Checksum: 1a4452073

Time (s): cpu = 00:00:37 ; elapsed = 00:00:07 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 285 ; free virtual = 10821

Phase 24 BRAM Register Optimization
INFO: [Physopt 32-614] Property 'READ_WIDTH_A' on BRAM cell 'system_i/FFT/xfft_0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024' Port 'A' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_A' on BRAM cell 'system_i/FFT/xfft_0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_10.ram_loop[1].use_RAMB18.SDP_RAMB18_18x1024' Port 'A' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_A' on BRAM cell 'system_i/FFT/xfft_0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_10.ram_loop[2].use_RAMB18.SDP_RAMB18_18x1024' Port 'A' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 24 BRAM Register Optimization | Checksum: 1a4452073

Time (s): cpu = 00:00:37 ; elapsed = 00:00:07 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 285 ; free virtual = 10821

Phase 25 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 25 URAM Register Optimization | Checksum: 1a4452073

Time (s): cpu = 00:00:37 ; elapsed = 00:00:07 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 285 ; free virtual = 10821

Phase 26 Shift Register Optimization
INFO: [Physopt 32-1402] Pass 1: Identified 34 candidate cells for Shift Register optimization.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 26 Shift Register Optimization | Checksum: 1a4452073

Time (s): cpu = 00:00:37 ; elapsed = 00:00:07 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 285 ; free virtual = 10821

Phase 27 Critical Pin Optimization
INFO: [Physopt 32-607] No candidate nets found for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 0 net.  Swapped 0 pin.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 27 Critical Pin Optimization | Checksum: 1a4452073

Time (s): cpu = 00:00:37 ; elapsed = 00:00:07 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 285 ; free virtual = 10821

Phase 28 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 28 Very High Fanout Optimization | Checksum: 1a4452073

Time (s): cpu = 00:00:37 ; elapsed = 00:00:08 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 285 ; free virtual = 10821

Phase 29 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 34 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[31].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[31]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[28].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[28]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[29].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[29]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[30].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[30]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[42].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[42]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[38].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[38]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[35].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[35]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[33].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[33]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[14].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[14]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[36].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[36]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[39].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[39]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[17].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[17]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[40].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[40]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[43].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[43]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[9].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[9]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[37].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[37]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[41].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[41]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[10].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[10]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[11].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[11]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[13].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[13]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[16].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[16]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[15].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[15]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[6].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[6]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[8].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[8]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[12].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[12]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[44].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[44]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[32].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[32]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[34].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[34]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[2].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[2]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[4].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[4]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[5].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[5]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[7].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[7]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[1].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[1]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[3].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[3]
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 288 ; free virtual = 10824
Phase 29 Single Cell Placement Optimization | Checksum: 1a4452073

Time (s): cpu = 00:00:47 ; elapsed = 00:00:09 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 288 ; free virtual = 10824

Phase 30 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 34 candidate nets for placement-based optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 30 Multi Cell Placement Optimization | Checksum: 1a4452073

Time (s): cpu = 00:00:47 ; elapsed = 00:00:09 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 288 ; free virtual = 10824

Phase 31 SLR Crossing Optimization
Phase 31 SLR Crossing Optimization | Checksum: 1a4452073

Time (s): cpu = 00:00:47 ; elapsed = 00:00:09 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 288 ; free virtual = 10824

Phase 32 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.875 | TNS=-203.470 |
INFO: [Physopt 32-702] Processed net system_i/FFT/mult_gen_0/U0/i_mult/gDSP.gDSP_only.iDSP/P[34]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[31] was not replicated.
INFO: [Physopt 32-702] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/FFT/mult_gen_0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,0][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/FFT/mult_gen_0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,1][47]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/FFT/mult_gen_0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,0][47]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/FFT/mult_gen_0/U0/i_mult/gDSP.gDSP_only.iDSP/P[34]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.875 | TNS=-203.470 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 290 ; free virtual = 10826
Phase 32 Critical Path Optimization | Checksum: 1a4452073

Time (s): cpu = 00:01:01 ; elapsed = 00:00:12 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 290 ; free virtual = 10826

Phase 33 BRAM Enable Optimization
Phase 33 BRAM Enable Optimization | Checksum: 1a4452073

Time (s): cpu = 00:01:01 ; elapsed = 00:00:12 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 290 ; free virtual = 10826
INFO: [Physopt 32-960] Skip hold-fix as initial WHS does not violate hold threshold 250 ps
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 290 ; free virtual = 10826
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-1.875 | TNS=-203.470 |

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization            |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout                  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  Single Cell Placement   |          0.147  |         27.309  |            0  |              0  |                    21  |           0  |           4  |  00:00:06  |
|  Multi Cell Placement    |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           4  |  00:00:00  |
|  Rewire                  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  Critical Cell           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  SLR Crossing            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  DSP Register            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  BRAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  URAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Shift Register          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Critical Pin            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:02  |
|  Total                   |          0.147  |         27.309  |            0  |              0  |                    21  |           0  |          32  |  00:00:10  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 290 ; free virtual = 10826
Ending Physical Synthesis Task | Checksum: 204433830

Time (s): cpu = 00:01:02 ; elapsed = 00:00:12 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 290 ; free virtual = 10826
INFO: [Common 17-83] Releasing license: Implementation
412 Infos, 71 Warnings, 31 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:06 ; elapsed = 00:00:13 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 290 ; free virtual = 10826
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 290 ; free virtual = 10830
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.56 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 278 ; free virtual = 10830
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 278 ; free virtual = 10830
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 278 ; free virtual = 10830
Wrote Netlist Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 278 ; free virtual = 10831
Wrote Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 271 ; free virtual = 10824
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.64 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 271 ; free virtual = 10824
INFO: [Common 17-1381] The checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.runs/impl_1/system_wrapper_physopt.dcp' has been generated.
Command: route_design -directive NoTimingRelaxation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'NoTimingRelaxation'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 8ad60cc7 ConstDB: 0 ShapeSum: d8a6f1b4 RouteDB: 6998572b
Post Restoration Checksum: NetGraph: cecc046b | NumContArr: 75818645 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2c99f7fea

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 313 ; free virtual = 10854

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2c99f7fea

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 313 ; free virtual = 10854

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2c99f7fea

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 313 ; free virtual = 10854
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1d70f3723

Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 298 ; free virtual = 10840
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.971 | TNS=-217.693| WHS=-0.355 | THS=-261.303|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000281532 %
  Global Horizontal Routing Utilization  = 0.0011489 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 10693
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 10693
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 191eed188

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 296 ; free virtual = 10837

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 191eed188

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 296 ; free virtual = 10837

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2611fa6cb

Time (s): cpu = 00:00:32 ; elapsed = 00:00:14 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 296 ; free virtual = 10836
Phase 4 Initial Routing | Checksum: 2611fa6cb

Time (s): cpu = 00:00:33 ; elapsed = 00:00:14 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 296 ; free virtual = 10836

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 687
 Number of Nodes with overlaps = 132
 Number of Nodes with overlaps = 47
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.008 | TNS=-269.935| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 1e96338a3

Time (s): cpu = 00:00:45 ; elapsed = 00:00:19 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 285 ; free virtual = 10826

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.008 | TNS=-269.935| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 25e6b59a3

Time (s): cpu = 00:00:46 ; elapsed = 00:00:20 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 285 ; free virtual = 10826
Phase 5 Rip-up And Reroute | Checksum: 25e6b59a3

Time (s): cpu = 00:00:46 ; elapsed = 00:00:20 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 285 ; free virtual = 10826

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2f8063420

Time (s): cpu = 00:00:48 ; elapsed = 00:00:20 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 285 ; free virtual = 10826
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.893 | TNS=-251.241| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 2d996068c

Time (s): cpu = 00:00:48 ; elapsed = 00:00:20 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 285 ; free virtual = 10826

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2d996068c

Time (s): cpu = 00:00:48 ; elapsed = 00:00:20 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 285 ; free virtual = 10826
Phase 6 Delay and Skew Optimization | Checksum: 2d996068c

Time (s): cpu = 00:00:48 ; elapsed = 00:00:20 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 285 ; free virtual = 10826

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.893 | TNS=-251.241| WHS=0.022  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 267d00387

Time (s): cpu = 00:00:51 ; elapsed = 00:00:21 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 281 ; free virtual = 10832
Phase 7 Post Hold Fix | Checksum: 267d00387

Time (s): cpu = 00:00:51 ; elapsed = 00:00:21 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 281 ; free virtual = 10832

Phase 8 Timing Verification

Phase 8.1 Update Timing
Phase 8.1 Update Timing | Checksum: 267d00387

Time (s): cpu = 00:00:54 ; elapsed = 00:00:22 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 298 ; free virtual = 10849
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.893 | TNS=-251.241| WHS=0.022  | THS=0.000  |

Phase 8 Timing Verification | Checksum: 267d00387

Time (s): cpu = 00:00:54 ; elapsed = 00:00:22 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 306 ; free virtual = 10857

Phase 9 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.09938 %
  Global Horizontal Routing Utilization  = 5.84972 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 45.9459%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 51.3514%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 57.3529%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 51.4706%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 9 Route finalize | Checksum: 267d00387

Time (s): cpu = 00:00:54 ; elapsed = 00:00:22 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 310 ; free virtual = 10861

Phase 10 Verifying routed nets

 Verification completed successfully
Phase 10 Verifying routed nets | Checksum: 267d00387

Time (s): cpu = 00:00:54 ; elapsed = 00:00:22 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 310 ; free virtual = 10861

Phase 11 Depositing Routes
Phase 11 Depositing Routes | Checksum: 2762ebe85

Time (s): cpu = 00:00:55 ; elapsed = 00:00:22 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 310 ; free virtual = 10861

Phase 12 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 311 ; free virtual = 10861
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.860. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: 1af8d0a01

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 324 ; free virtual = 10875
Phase 12 Incr Placement Change | Checksum: 1af8d0a01

Time (s): cpu = 00:01:29 ; elapsed = 00:00:46 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 324 ; free virtual = 10875

Phase 13 Build RT Design
Checksum: PlaceDB: 9db2802e ConstDB: 0 ShapeSum: cce797cb RouteDB: 44f2f208
Post Restoration Checksum: NetGraph: 96cc5396 | NumContArr: 147d57df | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 13 Build RT Design | Checksum: 2309ba0af

Time (s): cpu = 00:01:35 ; elapsed = 00:00:48 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 318 ; free virtual = 10861

Phase 14 Router Initialization

Phase 14.1 Fix Topology Constraints
Phase 14.1 Fix Topology Constraints | Checksum: 2309ba0af

Time (s): cpu = 00:01:35 ; elapsed = 00:00:48 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 318 ; free virtual = 10861

Phase 14.2 Pre Route Cleanup
Phase 14.2 Pre Route Cleanup | Checksum: 2832a6984

Time (s): cpu = 00:01:35 ; elapsed = 00:00:48 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 318 ; free virtual = 10861
 Number of Nodes with overlaps = 0

Phase 14.3 Update Timing
Phase 14.3 Update Timing | Checksum: 24c4c0bf8

Time (s): cpu = 00:01:45 ; elapsed = 00:00:50 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 318 ; free virtual = 10861
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.975 | TNS=-264.198| WHS=-0.355 | THS=-260.266|


Router Utilization Summary
  Global Vertical Routing Utilization    = 4.08502 %
  Global Horizontal Routing Utilization  = 5.82652 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 85
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 50
  Number of Partially Routed Nets     = 35
  Number of Node Overlaps             = 0

Phase 14 Router Initialization | Checksum: 26050db59

Time (s): cpu = 00:01:48 ; elapsed = 00:00:51 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 314 ; free virtual = 10859

Phase 15 Global Routing
Phase 15 Global Routing | Checksum: 26050db59

Time (s): cpu = 00:01:48 ; elapsed = 00:00:51 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 314 ; free virtual = 10859

Phase 16 Initial Routing

Phase 16.1 Initial Net Routing Pass
Phase 16.1 Initial Net Routing Pass | Checksum: 36d507d38

Time (s): cpu = 00:01:49 ; elapsed = 00:00:51 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 314 ; free virtual = 10859
Phase 16 Initial Routing | Checksum: 36d507d38

Time (s): cpu = 00:01:49 ; elapsed = 00:00:51 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 314 ; free virtual = 10859

Phase 17 Rip-up And Reroute

Phase 17.1 Global Iteration 0
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.026 | TNS=-222.826| WHS=N/A    | THS=N/A    |

Phase 17.1 Global Iteration 0 | Checksum: 2a1e498a0

Time (s): cpu = 00:01:55 ; elapsed = 00:00:54 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 235 ; free virtual = 10786

Phase 17.2 Global Iteration 1
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.026 | TNS=-222.761| WHS=N/A    | THS=N/A    |

Phase 17.2 Global Iteration 1 | Checksum: 1da162ea8

Time (s): cpu = 00:01:57 ; elapsed = 00:00:55 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 235 ; free virtual = 10785
Phase 17 Rip-up And Reroute | Checksum: 1da162ea8

Time (s): cpu = 00:01:57 ; elapsed = 00:00:55 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 235 ; free virtual = 10785

Phase 18 Delay and Skew Optimization

Phase 18.1 Delay CleanUp

Phase 18.1.1 Update Timing
Phase 18.1.1 Update Timing | Checksum: 29151cb65

Time (s): cpu = 00:01:59 ; elapsed = 00:00:56 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 234 ; free virtual = 10785
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.877 | TNS=-204.257| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 18.1 Delay CleanUp | Checksum: 1f183805c

Time (s): cpu = 00:02:00 ; elapsed = 00:00:56 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 234 ; free virtual = 10785

Phase 18.2 Clock Skew Optimization
Phase 18.2 Clock Skew Optimization | Checksum: 1f183805c

Time (s): cpu = 00:02:00 ; elapsed = 00:00:56 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 234 ; free virtual = 10785
Phase 18 Delay and Skew Optimization | Checksum: 1f183805c

Time (s): cpu = 00:02:00 ; elapsed = 00:00:56 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 234 ; free virtual = 10785

Phase 19 Post Hold Fix

Phase 19.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.876 | TNS=-204.192| WHS=0.022  | THS=0.000  |

Phase 19.1 Hold Fix Iter | Checksum: 1bfd899e1

Time (s): cpu = 00:02:03 ; elapsed = 00:00:57 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 234 ; free virtual = 10787
Phase 19 Post Hold Fix | Checksum: 1bfd899e1

Time (s): cpu = 00:02:03 ; elapsed = 00:00:57 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 234 ; free virtual = 10787

Phase 20 Timing Verification

Phase 20.1 Update Timing
Phase 20.1 Update Timing | Checksum: 1bfd899e1

Time (s): cpu = 00:02:06 ; elapsed = 00:00:57 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 242 ; free virtual = 10795
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.876 | TNS=-204.192| WHS=0.022  | THS=0.000  |

Phase 20 Timing Verification | Checksum: 1bfd899e1

Time (s): cpu = 00:02:06 ; elapsed = 00:00:57 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 242 ; free virtual = 10795

Phase 21 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.14414 %
  Global Horizontal Routing Utilization  = 5.88672 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 46.8468%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 51.3514%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 57.3529%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 51.4706%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 21 Route finalize | Checksum: 1bfd899e1

Time (s): cpu = 00:02:06 ; elapsed = 00:00:57 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 242 ; free virtual = 10795

Phase 22 Verifying routed nets

 Verification completed successfully
Phase 22 Verifying routed nets | Checksum: 1bfd899e1

Time (s): cpu = 00:02:06 ; elapsed = 00:00:57 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 242 ; free virtual = 10795

Phase 23 Depositing Routes
Phase 23 Depositing Routes | Checksum: 1e4d522f7

Time (s): cpu = 00:02:07 ; elapsed = 00:00:58 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 244 ; free virtual = 10795

Phase 24 Post Process Routing
Phase 24 Post Process Routing | Checksum: 1e4d522f7

Time (s): cpu = 00:02:07 ; elapsed = 00:00:58 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 244 ; free virtual = 10795

Phase 25 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-1.878 | TNS=-204.282| WHS=0.022  | THS=0.000  |

Phase 25 Post Router Timing | Checksum: 29da7d901

Time (s): cpu = 00:02:14 ; elapsed = 00:00:59 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 249 ; free virtual = 10800
CRITICAL WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Total Elapsed time in route_design: 59.25 secs

Phase 26 Post-Route Event Processing
Phase 26 Post-Route Event Processing | Checksum: 206ea0397

Time (s): cpu = 00:02:14 ; elapsed = 00:00:59 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 249 ; free virtual = 10800
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 206ea0397

Time (s): cpu = 00:02:15 ; elapsed = 00:00:59 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 249 ; free virtual = 10800

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
434 Infos, 71 Warnings, 32 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:15 ; elapsed = 00:01:00 . Memory (MB): peak = 3031.262 ; gain = 0.000 ; free physical = 249 ; free virtual = 10800
INFO: [Vivado 12-24828] Executing command : report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
Command: report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.runs/impl_1/system_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.runs/impl_1/system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file system_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file system_wrapper_bus_skew_routed.rpt -pb system_wrapper_bus_skew_routed.pb -rpx system_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_route_status -file system_wrapper_route_status.rpt -pb system_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
Command: report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
454 Infos, 71 Warnings, 33 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file system_wrapper_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:50 ; elapsed = 00:00:13 . Memory (MB): peak = 3031.824 ; gain = 0.562 ; free physical = 184 ; free virtual = 10749
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3031.824 ; gain = 0.000 ; free physical = 178 ; free virtual = 10747
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.58 . Memory (MB): peak = 3031.824 ; gain = 0.000 ; free physical = 163 ; free virtual = 10742
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3031.824 ; gain = 0.000 ; free physical = 163 ; free virtual = 10742
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3031.824 ; gain = 0.000 ; free physical = 162 ; free virtual = 10743
Wrote Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3031.824 ; gain = 0.000 ; free physical = 162 ; free virtual = 10744
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3031.824 ; gain = 0.000 ; free physical = 155 ; free virtual = 10737
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 3031.824 ; gain = 0.000 ; free physical = 155 ; free virtual = 10737
INFO: [Common 17-1381] The checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.runs/impl_1/system_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Thu Jul 17 10:53:22 2025...
