{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 17 11:22:23 2019 " "Info: Processing started: Fri May 17 11:22:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off cpu -c cpu --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cpu -c cpu --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.DECODE_2694 " "Warning: Node \"control:ctrl\|nextState.DECODE_2694\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.RTE_2362 " "Warning: Node \"control:ctrl\|nextState.RTE_2362\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.J_2174 " "Warning: Node \"control:ctrl\|nextState.J_2174\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.JAL_2210 " "Warning: Node \"control:ctrl\|nextState.JAL_2210\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.JR_2382 " "Warning: Node \"control:ctrl\|nextState.JR_2382\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.BLE_1974 " "Warning: Node \"control:ctrl\|nextState.BLE_1974\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.BEQ_2010 " "Warning: Node \"control:ctrl\|nextState.BEQ_2010\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.BNE_1992 " "Warning: Node \"control:ctrl\|nextState.BNE_1992\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.BGT_1956 " "Warning: Node \"control:ctrl\|nextState.BGT_1956\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.EXP_WRITE_1674 " "Warning: Node \"control:ctrl\|nextState.EXP_WRITE_1674\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.BREAK_2342 " "Warning: Node \"control:ctrl\|nextState.BREAK_2342\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.FETCH_2730 " "Warning: Node \"control:ctrl\|nextState.FETCH_2730\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.WAIT_2_1656 " "Warning: Node \"control:ctrl\|nextState.WAIT_2_1656\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.DEC_OP_2120 " "Warning: Node \"control:ctrl\|nextState.DEC_OP_2120\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.INC_OP_2101 " "Warning: Node \"control:ctrl\|nextState.INC_OP_2101\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.AND_2656 " "Warning: Node \"control:ctrl\|nextState.AND_2656\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.SUB_2636 " "Warning: Node \"control:ctrl\|nextState.SUB_2636\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.ADDIU_2064 " "Warning: Node \"control:ctrl\|nextState.ADDIU_2064\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.ADDI_2046 " "Warning: Node \"control:ctrl\|nextState.ADDI_2046\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.LS_CALC_1902 " "Warning: Node \"control:ctrl\|nextState.LS_CALC_1902\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.ADD_2676 " "Warning: Node \"control:ctrl\|nextState.ADD_2676\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.INCDEC_WAIT_2_1638 " "Warning: Node \"control:ctrl\|nextState.INCDEC_WAIT_2_1638\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.LS_WAIT_2_1620 " "Warning: Node \"control:ctrl\|nextState.LS_WAIT_2_1620\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.EXP_WAIT_2_1602 " "Warning: Node \"control:ctrl\|nextState.EXP_WAIT_2_1602\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.OVERFLOW_1728 " "Warning: Node \"control:ctrl\|nextState.OVERFLOW_1728\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.NOPCODE_1710 " "Warning: Node \"control:ctrl\|nextState.NOPCODE_1710\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.SLTI_1920 " "Warning: Node \"control:ctrl\|nextState.SLTI_1920\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.SLT_2402 " "Warning: Node \"control:ctrl\|nextState.SLT_2402\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.SH_END_1828 " "Warning: Node \"control:ctrl\|nextState.SH_END_1828\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.INCDEC_ST_2082 " "Warning: Node \"control:ctrl\|nextState.INCDEC_ST_2082\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.SW_END_1808 " "Warning: Node \"control:ctrl\|nextState.SW_END_1808\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.SB_END_1848 " "Warning: Node \"control:ctrl\|nextState.SB_END_1848\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.WAIT_2712 " "Warning: Node \"control:ctrl\|nextState.WAIT_2712\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.LS_WAIT_1866 " "Warning: Node \"control:ctrl\|nextState.LS_WAIT_1866\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.LS_START_1884 " "Warning: Node \"control:ctrl\|nextState.LS_START_1884\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.INCDEC_2156 " "Warning: Node \"control:ctrl\|nextState.INCDEC_2156\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.LH_END_1768 " "Warning: Node \"control:ctrl\|nextState.LH_END_1768\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.LW_END_1748 " "Warning: Node \"control:ctrl\|nextState.LW_END_1748\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.LB_END_1788 " "Warning: Node \"control:ctrl\|nextState.LB_END_1788\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.INCDEC_WAIT_2138 " "Warning: Node \"control:ctrl\|nextState.INCDEC_WAIT_2138\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.EXP_WAIT_1692 " "Warning: Node \"control:ctrl\|nextState.EXP_WAIT_1692\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.MFLO_2422 " "Warning: Node \"control:ctrl\|nextState.MFLO_2422\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.LUI_1938 " "Warning: Node \"control:ctrl\|nextState.LUI_1938\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.SHIFT_SHAMT_2598 " "Warning: Node \"control:ctrl\|nextState.SHIFT_SHAMT_2598\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.REG_WRITE_2028 " "Warning: Node \"control:ctrl\|nextState.REG_WRITE_2028\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.RETURN_ADDRESS_2192 " "Warning: Node \"control:ctrl\|nextState.RETURN_ADDRESS_2192\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.WRITERD_ARIT_2616 " "Warning: Node \"control:ctrl\|nextState.WRITERD_ARIT_2616\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.MULT_RESULT_2284 " "Warning: Node \"control:ctrl\|nextState.MULT_RESULT_2284\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.WRITERD_SHIFT_2460 " "Warning: Node \"control:ctrl\|nextState.WRITERD_SHIFT_2460\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.DIV_RESULT_2228 " "Warning: Node \"control:ctrl\|nextState.DIV_RESULT_2228\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.MFHI_2442 " "Warning: Node \"control:ctrl\|nextState.MFHI_2442\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.SHIFT_REG_2518 " "Warning: Node \"control:ctrl\|nextState.SHIFT_REG_2518\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.MULT_CALC_2302 " "Warning: Node \"control:ctrl\|nextState.MULT_CALC_2302\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.DIV_CALC_2246 " "Warning: Node \"control:ctrl\|nextState.DIV_CALC_2246\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.DIV_LOAD_2266 " "Warning: Node \"control:ctrl\|nextState.DIV_LOAD_2266\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.MULT_LOAD_2322 " "Warning: Node \"control:ctrl\|nextState.MULT_LOAD_2322\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.SRL_2538 " "Warning: Node \"control:ctrl\|nextState.SRL_2538\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.SLLV_2498 " "Warning: Node \"control:ctrl\|nextState.SLLV_2498\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.SLL_2578 " "Warning: Node \"control:ctrl\|nextState.SLL_2578\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.SRAV_2479 " "Warning: Node \"control:ctrl\|nextState.SRAV_2479\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.SRA_2558 " "Warning: Node \"control:ctrl\|nextState.SRA_2558\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "cpu.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/cpu.v" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "62 " "Warning: Found 62 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "control:ctrl\|Decoder0~21 " "Info: Detected gated clock \"control:ctrl\|Decoder0~21\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 346 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Decoder0~21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Decoder0~14 " "Info: Detected gated clock \"control:ctrl\|Decoder0~14\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 346 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Decoder0~14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Decoder0~12 " "Info: Detected gated clock \"control:ctrl\|Decoder0~12\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 346 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Decoder0~12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Decoder0~18 " "Info: Detected gated clock \"control:ctrl\|Decoder0~18\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 346 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Decoder0~18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Decoder0~17 " "Info: Detected gated clock \"control:ctrl\|Decoder0~17\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 346 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Decoder0~17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Decoder0~16 " "Info: Detected gated clock \"control:ctrl\|Decoder0~16\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 346 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Decoder0~16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Decoder0~19 " "Info: Detected gated clock \"control:ctrl\|Decoder0~19\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 346 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Decoder0~19" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Decoder0~15 " "Info: Detected gated clock \"control:ctrl\|Decoder0~15\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 346 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Decoder0~15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Decoder0~11 " "Info: Detected gated clock \"control:ctrl\|Decoder0~11\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 346 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Decoder0~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Selector179~1 " "Info: Detected gated clock \"control:ctrl\|Selector179~1\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Selector179~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Decoder0~9 " "Info: Detected gated clock \"control:ctrl\|Decoder0~9\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 346 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Decoder0~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Decoder0~10 " "Info: Detected gated clock \"control:ctrl\|Decoder0~10\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 346 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Decoder0~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Selector179~6 " "Info: Detected gated clock \"control:ctrl\|Selector179~6\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Selector179~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Selector179~7 " "Info: Detected gated clock \"control:ctrl\|Selector179~7\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Selector179~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Selector179~4 " "Info: Detected gated clock \"control:ctrl\|Selector179~4\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Selector179~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Selector179~5 " "Info: Detected gated clock \"control:ctrl\|Selector179~5\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Selector179~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Decoder0~20 " "Info: Detected gated clock \"control:ctrl\|Decoder0~20\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 346 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Decoder0~20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Decoder0~13 " "Info: Detected gated clock \"control:ctrl\|Decoder0~13\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 346 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Decoder0~13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Decoder0~6 " "Info: Detected gated clock \"control:ctrl\|Decoder0~6\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 346 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Decoder0~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Decoder0~7 " "Info: Detected gated clock \"control:ctrl\|Decoder0~7\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 346 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Decoder0~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Selector47~1 " "Info: Detected gated clock \"control:ctrl\|Selector47~1\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Selector47~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Decoder1~13 " "Info: Detected gated clock \"control:ctrl\|Decoder1~13\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 344 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Decoder1~13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Decoder1~11 " "Info: Detected gated clock \"control:ctrl\|Decoder1~11\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 344 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Decoder1~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Decoder1~12 " "Info: Detected gated clock \"control:ctrl\|Decoder1~12\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 344 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Decoder1~12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Selector90~0 " "Info: Detected gated clock \"control:ctrl\|Selector90~0\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Selector90~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Selector47~0 " "Info: Detected gated clock \"control:ctrl\|Selector47~0\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Selector47~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Decoder1~5 " "Info: Detected gated clock \"control:ctrl\|Decoder1~5\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 344 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Decoder1~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Equal0~0 " "Info: Detected gated clock \"control:ctrl\|Equal0~0\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 730 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:ctrl\|state.SHIFT_REG " "Info: Detected ripple clock \"control:ctrl\|state.SHIFT_REG\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 149 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|state.SHIFT_REG" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Decoder0~2 " "Info: Detected gated clock \"control:ctrl\|Decoder0~2\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 346 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Decoder0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Decoder1~7 " "Info: Detected gated clock \"control:ctrl\|Decoder1~7\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 344 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Decoder1~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Decoder1~6 " "Info: Detected gated clock \"control:ctrl\|Decoder1~6\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 344 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Decoder1~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Decoder0~5 " "Info: Detected gated clock \"control:ctrl\|Decoder0~5\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 346 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Decoder0~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|WideOr30~0 " "Info: Detected gated clock \"control:ctrl\|WideOr30~0\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 577 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|WideOr30~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:ctrl\|state.SHIFT_SHAMT " "Info: Detected ripple clock \"control:ctrl\|state.SHIFT_SHAMT\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 149 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|state.SHIFT_SHAMT" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|WideOr14~0 " "Info: Detected gated clock \"control:ctrl\|WideOr14~0\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 346 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|WideOr14~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Selector43~1 " "Info: Detected gated clock \"control:ctrl\|Selector43~1\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Selector43~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Equal3~0 " "Info: Detected gated clock \"control:ctrl\|Equal3~0\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 1517 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Equal3~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr31_26\[1\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr31_26\[1\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr31_26\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr31_26\[0\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr31_26\[0\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr31_26\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr31_26\[3\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr31_26\[3\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr31_26\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr31_26\[5\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr31_26\[5\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr31_26\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr31_26\[4\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr31_26\[4\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr31_26\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Selector43~0 " "Info: Detected gated clock \"control:ctrl\|Selector43~0\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Selector43~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr31_26\[2\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr31_26\[2\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr31_26\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Selector43~2 " "Info: Detected gated clock \"control:ctrl\|Selector43~2\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Selector43~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|WideOr31~0 " "Info: Detected gated clock \"control:ctrl\|WideOr31~0\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 2119 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|WideOr31~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr15_0\[5\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr15_0\[5\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr15_0\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr15_0\[4\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr15_0\[4\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr15_0\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr15_0\[3\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr15_0\[3\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr15_0\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr15_0\[1\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr15_0\[1\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr15_0\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr15_0\[2\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr15_0\[2\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr15_0\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Decoder0~0 " "Info: Detected gated clock \"control:ctrl\|Decoder0~0\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 346 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Decoder0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Decoder1~8 " "Info: Detected gated clock \"control:ctrl\|Decoder1~8\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 344 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Decoder1~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Decoder1~10 " "Info: Detected gated clock \"control:ctrl\|Decoder1~10\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 344 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Decoder1~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Decoder1~9 " "Info: Detected gated clock \"control:ctrl\|Decoder1~9\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 344 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Decoder1~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Decoder0~1 " "Info: Detected gated clock \"control:ctrl\|Decoder0~1\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 346 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Decoder0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Selector43~3 " "Info: Detected gated clock \"control:ctrl\|Selector43~3\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Selector43~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:ctrl\|state.LS_WAIT_2 " "Info: Detected ripple clock \"control:ctrl\|state.LS_WAIT_2\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 149 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|state.LS_WAIT_2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:ctrl\|state.INCDEC_WAIT_2 " "Info: Detected ripple clock \"control:ctrl\|state.INCDEC_WAIT_2\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 149 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|state.INCDEC_WAIT_2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr15_0\[0\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr15_0\[0\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr15_0\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:ctrl\|state.DECODE " "Info: Detected ripple clock \"control:ctrl\|state.DECODE\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 149 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|state.DECODE" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register control:ctrl\|nextState.SRL_2538 register control:ctrl\|state.SRL 68.6 MHz 14.578 ns Internal " "Info: Clock \"clk\" has Internal fmax of 68.6 MHz between source register \"control:ctrl\|nextState.SRL_2538\" and destination register \"control:ctrl\|state.SRL\" (period= 14.578 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.155 ns + Longest register register " "Info: + Longest register to register delay is 0.155 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control:ctrl\|nextState.SRL_2538 1 REG LCCOMB_X3_Y13_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X3_Y13_N20; Fanout = 1; REG Node = 'control:ctrl\|nextState.SRL_2538'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:ctrl|nextState.SRL_2538 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.155 ns control:ctrl\|state.SRL 2 REG LCFF_X3_Y13_N21 2 " "Info: 2: + IC(0.000 ns) + CELL(0.155 ns) = 0.155 ns; Loc. = LCFF_X3_Y13_N21; Fanout = 2; REG Node = 'control:ctrl\|state.SRL'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { control:ctrl|nextState.SRL_2538 control:ctrl|state.SRL } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 149 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.155 ns ( 100.00 % ) " "Info: Total cell delay = 0.155 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { control:ctrl|nextState.SRL_2538 control:ctrl|state.SRL } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "0.155 ns" { control:ctrl|nextState.SRL_2538 {} control:ctrl|state.SRL {} } { 0.000ns 0.000ns } { 0.000ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-7.044 ns - Smallest " "Info: - Smallest clock skew is -7.044 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.479 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 18 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 18; CLK Node = 'clk'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/cpu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 2000 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 2000; COMB Node = 'clk~clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/cpu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.618 ns) 2.479 ns control:ctrl\|state.SRL 3 REG LCFF_X3_Y13_N21 2 " "Info: 3: + IC(0.664 ns) + CELL(0.618 ns) = 2.479 ns; Loc. = LCFF_X3_Y13_N21; Fanout = 2; REG Node = 'control:ctrl\|state.SRL'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { clk~clkctrl control:ctrl|state.SRL } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 149 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.38 % ) " "Info: Total cell delay = 1.472 ns ( 59.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 40.62 % ) " "Info: Total interconnect delay = 1.007 ns ( 40.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { clk clk~clkctrl control:ctrl|state.SRL } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clk {} clk~combout {} clk~clkctrl {} control:ctrl|state.SRL {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 9.523 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 9.523 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 18 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 18; CLK Node = 'clk'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/cpu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.132 ns) + CELL(0.712 ns) 2.698 ns Instr_Reg:ir\|Instr15_0\[5\] 2 REG LCFF_X6_Y11_N5 40 " "Info: 2: + IC(1.132 ns) + CELL(0.712 ns) = 2.698 ns; Loc. = LCFF_X6_Y11_N5; Fanout = 40; REG Node = 'Instr_Reg:ir\|Instr15_0\[5\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.844 ns" { clk Instr_Reg:ir|Instr15_0[5] } "NODE_NAME" } } { "Instr_Reg.vhd" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.054 ns) + CELL(0.357 ns) 4.109 ns control:ctrl\|Decoder0~16 3 COMB LCCOMB_X5_Y13_N6 1 " "Info: 3: + IC(1.054 ns) + CELL(0.357 ns) = 4.109 ns; Loc. = LCCOMB_X5_Y13_N6; Fanout = 1; COMB Node = 'control:ctrl\|Decoder0~16'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.411 ns" { Instr_Reg:ir|Instr15_0[5] control:ctrl|Decoder0~16 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 346 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.581 ns) + CELL(0.346 ns) 5.036 ns control:ctrl\|Selector179~1 4 COMB LCCOMB_X6_Y13_N6 1 " "Info: 4: + IC(0.581 ns) + CELL(0.346 ns) = 5.036 ns; Loc. = LCCOMB_X6_Y13_N6; Fanout = 1; COMB Node = 'control:ctrl\|Selector179~1'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.927 ns" { control:ctrl|Decoder0~16 control:ctrl|Selector179~1 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.378 ns) 5.683 ns control:ctrl\|Selector179~3 5 COMB LCCOMB_X6_Y13_N20 1 " "Info: 5: + IC(0.269 ns) + CELL(0.378 ns) = 5.683 ns; Loc. = LCCOMB_X6_Y13_N20; Fanout = 1; COMB Node = 'control:ctrl\|Selector179~3'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.647 ns" { control:ctrl|Selector179~1 control:ctrl|Selector179~3 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.272 ns) 6.201 ns control:ctrl\|Selector179~4 6 COMB LCCOMB_X6_Y13_N8 1 " "Info: 6: + IC(0.246 ns) + CELL(0.272 ns) = 6.201 ns; Loc. = LCCOMB_X6_Y13_N8; Fanout = 1; COMB Node = 'control:ctrl\|Selector179~4'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.518 ns" { control:ctrl|Selector179~3 control:ctrl|Selector179~4 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.639 ns) + CELL(0.228 ns) 7.068 ns control:ctrl\|Selector179~5 7 COMB LCCOMB_X6_Y10_N22 1 " "Info: 7: + IC(0.639 ns) + CELL(0.228 ns) = 7.068 ns; Loc. = LCCOMB_X6_Y10_N22; Fanout = 1; COMB Node = 'control:ctrl\|Selector179~5'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.867 ns" { control:ctrl|Selector179~4 control:ctrl|Selector179~5 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.493 ns) + CELL(0.000 ns) 8.561 ns control:ctrl\|Selector179~5clkctrl 8 COMB CLKCTRL_G0 3 " "Info: 8: + IC(1.493 ns) + CELL(0.000 ns) = 8.561 ns; Loc. = CLKCTRL_G0; Fanout = 3; COMB Node = 'control:ctrl\|Selector179~5clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { control:ctrl|Selector179~5 control:ctrl|Selector179~5clkctrl } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.909 ns) + CELL(0.053 ns) 9.523 ns control:ctrl\|nextState.SRL_2538 9 REG LCCOMB_X3_Y13_N20 1 " "Info: 9: + IC(0.909 ns) + CELL(0.053 ns) = 9.523 ns; Loc. = LCCOMB_X3_Y13_N20; Fanout = 1; REG Node = 'control:ctrl\|nextState.SRL_2538'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.962 ns" { control:ctrl|Selector179~5clkctrl control:ctrl|nextState.SRL_2538 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.200 ns ( 33.60 % ) " "Info: Total cell delay = 3.200 ns ( 33.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.323 ns ( 66.40 % ) " "Info: Total interconnect delay = 6.323 ns ( 66.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "9.523 ns" { clk Instr_Reg:ir|Instr15_0[5] control:ctrl|Decoder0~16 control:ctrl|Selector179~1 control:ctrl|Selector179~3 control:ctrl|Selector179~4 control:ctrl|Selector179~5 control:ctrl|Selector179~5clkctrl control:ctrl|nextState.SRL_2538 } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "9.523 ns" { clk {} clk~combout {} Instr_Reg:ir|Instr15_0[5] {} control:ctrl|Decoder0~16 {} control:ctrl|Selector179~1 {} control:ctrl|Selector179~3 {} control:ctrl|Selector179~4 {} control:ctrl|Selector179~5 {} control:ctrl|Selector179~5clkctrl {} control:ctrl|nextState.SRL_2538 {} } { 0.000ns 0.000ns 1.132ns 1.054ns 0.581ns 0.269ns 0.246ns 0.639ns 1.493ns 0.909ns } { 0.000ns 0.854ns 0.712ns 0.357ns 0.346ns 0.378ns 0.272ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { clk clk~clkctrl control:ctrl|state.SRL } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clk {} clk~combout {} clk~clkctrl {} control:ctrl|state.SRL {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "9.523 ns" { clk Instr_Reg:ir|Instr15_0[5] control:ctrl|Decoder0~16 control:ctrl|Selector179~1 control:ctrl|Selector179~3 control:ctrl|Selector179~4 control:ctrl|Selector179~5 control:ctrl|Selector179~5clkctrl control:ctrl|nextState.SRL_2538 } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "9.523 ns" { clk {} clk~combout {} Instr_Reg:ir|Instr15_0[5] {} control:ctrl|Decoder0~16 {} control:ctrl|Selector179~1 {} control:ctrl|Selector179~3 {} control:ctrl|Selector179~4 {} control:ctrl|Selector179~5 {} control:ctrl|Selector179~5clkctrl {} control:ctrl|nextState.SRL_2538 {} } { 0.000ns 0.000ns 1.132ns 1.054ns 0.581ns 0.269ns 0.246ns 0.639ns 1.493ns 0.909ns } { 0.000ns 0.854ns 0.712ns 0.357ns 0.346ns 0.378ns 0.272ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 149 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 0 0 } } { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 149 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { control:ctrl|nextState.SRL_2538 control:ctrl|state.SRL } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "0.155 ns" { control:ctrl|nextState.SRL_2538 {} control:ctrl|state.SRL {} } { 0.000ns 0.000ns } { 0.000ns 0.155ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { clk clk~clkctrl control:ctrl|state.SRL } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clk {} clk~combout {} clk~clkctrl {} control:ctrl|state.SRL {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "9.523 ns" { clk Instr_Reg:ir|Instr15_0[5] control:ctrl|Decoder0~16 control:ctrl|Selector179~1 control:ctrl|Selector179~3 control:ctrl|Selector179~4 control:ctrl|Selector179~5 control:ctrl|Selector179~5clkctrl control:ctrl|nextState.SRL_2538 } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "9.523 ns" { clk {} clk~combout {} Instr_Reg:ir|Instr15_0[5] {} control:ctrl|Decoder0~16 {} control:ctrl|Selector179~1 {} control:ctrl|Selector179~3 {} control:ctrl|Selector179~4 {} control:ctrl|Selector179~5 {} control:ctrl|Selector179~5clkctrl {} control:ctrl|nextState.SRL_2538 {} } { 0.000ns 0.000ns 1.132ns 1.054ns 0.581ns 0.269ns 0.246ns 0.639ns 1.493ns 0.909ns } { 0.000ns 0.854ns 0.712ns 0.357ns 0.346ns 0.378ns 0.272ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "control:ctrl\|state.SHIFT_SHAMT control:ctrl\|nextState.SLL_2578 clk 5.853 ns " "Info: Found hold time violation between source  pin or register \"control:ctrl\|state.SHIFT_SHAMT\" and destination pin or register \"control:ctrl\|nextState.SLL_2578\" for clock \"clk\" (Hold time is 5.853 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.947 ns + Largest " "Info: + Largest clock skew is 6.947 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 9.522 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 9.522 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 18 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 18; CLK Node = 'clk'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/cpu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.132 ns) + CELL(0.712 ns) 2.698 ns Instr_Reg:ir\|Instr15_0\[5\] 2 REG LCFF_X6_Y11_N5 40 " "Info: 2: + IC(1.132 ns) + CELL(0.712 ns) = 2.698 ns; Loc. = LCFF_X6_Y11_N5; Fanout = 40; REG Node = 'Instr_Reg:ir\|Instr15_0\[5\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.844 ns" { clk Instr_Reg:ir|Instr15_0[5] } "NODE_NAME" } } { "Instr_Reg.vhd" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.054 ns) + CELL(0.357 ns) 4.109 ns control:ctrl\|Decoder0~16 3 COMB LCCOMB_X5_Y13_N6 1 " "Info: 3: + IC(1.054 ns) + CELL(0.357 ns) = 4.109 ns; Loc. = LCCOMB_X5_Y13_N6; Fanout = 1; COMB Node = 'control:ctrl\|Decoder0~16'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.411 ns" { Instr_Reg:ir|Instr15_0[5] control:ctrl|Decoder0~16 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 346 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.581 ns) + CELL(0.346 ns) 5.036 ns control:ctrl\|Selector179~1 4 COMB LCCOMB_X6_Y13_N6 1 " "Info: 4: + IC(0.581 ns) + CELL(0.346 ns) = 5.036 ns; Loc. = LCCOMB_X6_Y13_N6; Fanout = 1; COMB Node = 'control:ctrl\|Selector179~1'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.927 ns" { control:ctrl|Decoder0~16 control:ctrl|Selector179~1 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.378 ns) 5.683 ns control:ctrl\|Selector179~3 5 COMB LCCOMB_X6_Y13_N20 1 " "Info: 5: + IC(0.269 ns) + CELL(0.378 ns) = 5.683 ns; Loc. = LCCOMB_X6_Y13_N20; Fanout = 1; COMB Node = 'control:ctrl\|Selector179~3'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.647 ns" { control:ctrl|Selector179~1 control:ctrl|Selector179~3 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.272 ns) 6.201 ns control:ctrl\|Selector179~4 6 COMB LCCOMB_X6_Y13_N8 1 " "Info: 6: + IC(0.246 ns) + CELL(0.272 ns) = 6.201 ns; Loc. = LCCOMB_X6_Y13_N8; Fanout = 1; COMB Node = 'control:ctrl\|Selector179~4'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.518 ns" { control:ctrl|Selector179~3 control:ctrl|Selector179~4 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.639 ns) + CELL(0.228 ns) 7.068 ns control:ctrl\|Selector179~5 7 COMB LCCOMB_X6_Y10_N22 1 " "Info: 7: + IC(0.639 ns) + CELL(0.228 ns) = 7.068 ns; Loc. = LCCOMB_X6_Y10_N22; Fanout = 1; COMB Node = 'control:ctrl\|Selector179~5'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.867 ns" { control:ctrl|Selector179~4 control:ctrl|Selector179~5 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.493 ns) + CELL(0.000 ns) 8.561 ns control:ctrl\|Selector179~5clkctrl 8 COMB CLKCTRL_G0 3 " "Info: 8: + IC(1.493 ns) + CELL(0.000 ns) = 8.561 ns; Loc. = CLKCTRL_G0; Fanout = 3; COMB Node = 'control:ctrl\|Selector179~5clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { control:ctrl|Selector179~5 control:ctrl|Selector179~5clkctrl } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.053 ns) 9.522 ns control:ctrl\|nextState.SLL_2578 9 REG LCCOMB_X3_Y13_N26 1 " "Info: 9: + IC(0.908 ns) + CELL(0.053 ns) = 9.522 ns; Loc. = LCCOMB_X3_Y13_N26; Fanout = 1; REG Node = 'control:ctrl\|nextState.SLL_2578'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.961 ns" { control:ctrl|Selector179~5clkctrl control:ctrl|nextState.SLL_2578 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.200 ns ( 33.61 % ) " "Info: Total cell delay = 3.200 ns ( 33.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.322 ns ( 66.39 % ) " "Info: Total interconnect delay = 6.322 ns ( 66.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "9.522 ns" { clk Instr_Reg:ir|Instr15_0[5] control:ctrl|Decoder0~16 control:ctrl|Selector179~1 control:ctrl|Selector179~3 control:ctrl|Selector179~4 control:ctrl|Selector179~5 control:ctrl|Selector179~5clkctrl control:ctrl|nextState.SLL_2578 } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "9.522 ns" { clk {} clk~combout {} Instr_Reg:ir|Instr15_0[5] {} control:ctrl|Decoder0~16 {} control:ctrl|Selector179~1 {} control:ctrl|Selector179~3 {} control:ctrl|Selector179~4 {} control:ctrl|Selector179~5 {} control:ctrl|Selector179~5clkctrl {} control:ctrl|nextState.SLL_2578 {} } { 0.000ns 0.000ns 1.132ns 1.054ns 0.581ns 0.269ns 0.246ns 0.639ns 1.493ns 0.908ns } { 0.000ns 0.854ns 0.712ns 0.357ns 0.346ns 0.378ns 0.272ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.575 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.575 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 18 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 18; CLK Node = 'clk'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/cpu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.103 ns) + CELL(0.618 ns) 2.575 ns control:ctrl\|state.SHIFT_SHAMT 2 REG LCFF_X5_Y13_N25 6 " "Info: 2: + IC(1.103 ns) + CELL(0.618 ns) = 2.575 ns; Loc. = LCFF_X5_Y13_N25; Fanout = 6; REG Node = 'control:ctrl\|state.SHIFT_SHAMT'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.721 ns" { clk control:ctrl|state.SHIFT_SHAMT } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 149 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 57.17 % ) " "Info: Total cell delay = 1.472 ns ( 57.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.103 ns ( 42.83 % ) " "Info: Total interconnect delay = 1.103 ns ( 42.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.575 ns" { clk control:ctrl|state.SHIFT_SHAMT } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.575 ns" { clk {} clk~combout {} control:ctrl|state.SHIFT_SHAMT {} } { 0.000ns 0.000ns 1.103ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "9.522 ns" { clk Instr_Reg:ir|Instr15_0[5] control:ctrl|Decoder0~16 control:ctrl|Selector179~1 control:ctrl|Selector179~3 control:ctrl|Selector179~4 control:ctrl|Selector179~5 control:ctrl|Selector179~5clkctrl control:ctrl|nextState.SLL_2578 } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "9.522 ns" { clk {} clk~combout {} Instr_Reg:ir|Instr15_0[5] {} control:ctrl|Decoder0~16 {} control:ctrl|Selector179~1 {} control:ctrl|Selector179~3 {} control:ctrl|Selector179~4 {} control:ctrl|Selector179~5 {} control:ctrl|Selector179~5clkctrl {} control:ctrl|nextState.SLL_2578 {} } { 0.000ns 0.000ns 1.132ns 1.054ns 0.581ns 0.269ns 0.246ns 0.639ns 1.493ns 0.908ns } { 0.000ns 0.854ns 0.712ns 0.357ns 0.346ns 0.378ns 0.272ns 0.228ns 0.000ns 0.053ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.575 ns" { clk control:ctrl|state.SHIFT_SHAMT } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.575 ns" { clk {} clk~combout {} control:ctrl|state.SHIFT_SHAMT {} } { 0.000ns 0.000ns 1.103ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 149 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.000 ns - Shortest register register " "Info: - Shortest register to register delay is 1.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control:ctrl\|state.SHIFT_SHAMT 1 REG LCFF_X5_Y13_N25 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X5_Y13_N25; Fanout = 6; REG Node = 'control:ctrl\|state.SHIFT_SHAMT'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:ctrl|state.SHIFT_SHAMT } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 149 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.487 ns) + CELL(0.053 ns) 0.540 ns control:ctrl\|Selector176~0 2 COMB LCCOMB_X3_Y13_N24 1 " "Info: 2: + IC(0.487 ns) + CELL(0.053 ns) = 0.540 ns; Loc. = LCCOMB_X3_Y13_N24; Fanout = 1; COMB Node = 'control:ctrl\|Selector176~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.540 ns" { control:ctrl|state.SHIFT_SHAMT control:ctrl|Selector176~0 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.228 ns) 1.000 ns control:ctrl\|nextState.SLL_2578 3 REG LCCOMB_X3_Y13_N26 1 " "Info: 3: + IC(0.232 ns) + CELL(0.228 ns) = 1.000 ns; Loc. = LCCOMB_X3_Y13_N26; Fanout = 1; REG Node = 'control:ctrl\|nextState.SLL_2578'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.460 ns" { control:ctrl|Selector176~0 control:ctrl|nextState.SLL_2578 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.281 ns ( 28.10 % ) " "Info: Total cell delay = 0.281 ns ( 28.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.719 ns ( 71.90 % ) " "Info: Total interconnect delay = 0.719 ns ( 71.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { control:ctrl|state.SHIFT_SHAMT control:ctrl|Selector176~0 control:ctrl|nextState.SLL_2578 } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "1.000 ns" { control:ctrl|state.SHIFT_SHAMT {} control:ctrl|Selector176~0 {} control:ctrl|nextState.SLL_2578 {} } { 0.000ns 0.487ns 0.232ns } { 0.000ns 0.053ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 149 -1 0 } } { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "9.522 ns" { clk Instr_Reg:ir|Instr15_0[5] control:ctrl|Decoder0~16 control:ctrl|Selector179~1 control:ctrl|Selector179~3 control:ctrl|Selector179~4 control:ctrl|Selector179~5 control:ctrl|Selector179~5clkctrl control:ctrl|nextState.SLL_2578 } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "9.522 ns" { clk {} clk~combout {} Instr_Reg:ir|Instr15_0[5] {} control:ctrl|Decoder0~16 {} control:ctrl|Selector179~1 {} control:ctrl|Selector179~3 {} control:ctrl|Selector179~4 {} control:ctrl|Selector179~5 {} control:ctrl|Selector179~5clkctrl {} control:ctrl|nextState.SLL_2578 {} } { 0.000ns 0.000ns 1.132ns 1.054ns 0.581ns 0.269ns 0.246ns 0.639ns 1.493ns 0.908ns } { 0.000ns 0.854ns 0.712ns 0.357ns 0.346ns 0.378ns 0.272ns 0.228ns 0.000ns 0.053ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.575 ns" { clk control:ctrl|state.SHIFT_SHAMT } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.575 ns" { clk {} clk~combout {} control:ctrl|state.SHIFT_SHAMT {} } { 0.000ns 0.000ns 1.103ns } { 0.000ns 0.854ns 0.618ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { control:ctrl|state.SHIFT_SHAMT control:ctrl|Selector176~0 control:ctrl|nextState.SLL_2578 } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "1.000 ns" { control:ctrl|state.SHIFT_SHAMT {} control:ctrl|Selector176~0 {} control:ctrl|nextState.SLL_2578 {} } { 0.000ns 0.487ns 0.232ns } { 0.000ns 0.053ns 0.228ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "div:DIV\|high\[31\] reset clk 11.128 ns register " "Info: tsu for register \"div:DIV\|high\[31\]\" (data pin = \"reset\", clock pin = \"clk\") is 11.128 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.525 ns + Longest pin register " "Info: + Longest pin to register delay is 13.525 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_M21 446 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 446; PIN Node = 'reset'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/cpu.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.039 ns) + CELL(0.516 ns) 6.419 ns div:DIV\|Add2~10 2 COMB LCCOMB_X26_Y12_N20 2 " "Info: 2: + IC(5.039 ns) + CELL(0.516 ns) = 6.419 ns; Loc. = LCCOMB_X26_Y12_N20; Fanout = 2; COMB Node = 'div:DIV\|Add2~10'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "5.555 ns" { reset div:DIV|Add2~10 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.454 ns div:DIV\|Add2~14 3 COMB LCCOMB_X26_Y12_N22 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 6.454 ns; Loc. = LCCOMB_X26_Y12_N22; Fanout = 2; COMB Node = 'div:DIV\|Add2~14'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~10 div:DIV|Add2~14 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.489 ns div:DIV\|Add2~18 4 COMB LCCOMB_X26_Y12_N24 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 6.489 ns; Loc. = LCCOMB_X26_Y12_N24; Fanout = 2; COMB Node = 'div:DIV\|Add2~18'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~14 div:DIV|Add2~18 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.524 ns div:DIV\|Add2~22 5 COMB LCCOMB_X26_Y12_N26 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 6.524 ns; Loc. = LCCOMB_X26_Y12_N26; Fanout = 2; COMB Node = 'div:DIV\|Add2~22'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~18 div:DIV|Add2~22 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.559 ns div:DIV\|Add2~26 6 COMB LCCOMB_X26_Y12_N28 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 6.559 ns; Loc. = LCCOMB_X26_Y12_N28; Fanout = 2; COMB Node = 'div:DIV\|Add2~26'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~22 div:DIV|Add2~26 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.168 ns) 6.727 ns div:DIV\|Add2~30 7 COMB LCCOMB_X26_Y12_N30 2 " "Info: 7: + IC(0.000 ns) + CELL(0.168 ns) = 6.727 ns; Loc. = LCCOMB_X26_Y12_N30; Fanout = 2; COMB Node = 'div:DIV\|Add2~30'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.168 ns" { div:DIV|Add2~26 div:DIV|Add2~30 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.762 ns div:DIV\|Add2~34 8 COMB LCCOMB_X26_Y11_N0 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 6.762 ns; Loc. = LCCOMB_X26_Y11_N0; Fanout = 2; COMB Node = 'div:DIV\|Add2~34'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~30 div:DIV|Add2~34 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.797 ns div:DIV\|Add2~38 9 COMB LCCOMB_X26_Y11_N2 2 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 6.797 ns; Loc. = LCCOMB_X26_Y11_N2; Fanout = 2; COMB Node = 'div:DIV\|Add2~38'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~34 div:DIV|Add2~38 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.832 ns div:DIV\|Add2~42 10 COMB LCCOMB_X26_Y11_N4 2 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 6.832 ns; Loc. = LCCOMB_X26_Y11_N4; Fanout = 2; COMB Node = 'div:DIV\|Add2~42'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~38 div:DIV|Add2~42 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.867 ns div:DIV\|Add2~46 11 COMB LCCOMB_X26_Y11_N6 2 " "Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 6.867 ns; Loc. = LCCOMB_X26_Y11_N6; Fanout = 2; COMB Node = 'div:DIV\|Add2~46'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~42 div:DIV|Add2~46 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.902 ns div:DIV\|Add2~50 12 COMB LCCOMB_X26_Y11_N8 2 " "Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 6.902 ns; Loc. = LCCOMB_X26_Y11_N8; Fanout = 2; COMB Node = 'div:DIV\|Add2~50'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~46 div:DIV|Add2~50 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.937 ns div:DIV\|Add2~54 13 COMB LCCOMB_X26_Y11_N10 2 " "Info: 13: + IC(0.000 ns) + CELL(0.035 ns) = 6.937 ns; Loc. = LCCOMB_X26_Y11_N10; Fanout = 2; COMB Node = 'div:DIV\|Add2~54'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~50 div:DIV|Add2~54 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.972 ns div:DIV\|Add2~58 14 COMB LCCOMB_X26_Y11_N12 2 " "Info: 14: + IC(0.000 ns) + CELL(0.035 ns) = 6.972 ns; Loc. = LCCOMB_X26_Y11_N12; Fanout = 2; COMB Node = 'div:DIV\|Add2~58'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~54 div:DIV|Add2~58 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 7.096 ns div:DIV\|Add2~62 15 COMB LCCOMB_X26_Y11_N14 2 " "Info: 15: + IC(0.000 ns) + CELL(0.124 ns) = 7.096 ns; Loc. = LCCOMB_X26_Y11_N14; Fanout = 2; COMB Node = 'div:DIV\|Add2~62'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { div:DIV|Add2~58 div:DIV|Add2~62 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.131 ns div:DIV\|Add2~66 16 COMB LCCOMB_X26_Y11_N16 2 " "Info: 16: + IC(0.000 ns) + CELL(0.035 ns) = 7.131 ns; Loc. = LCCOMB_X26_Y11_N16; Fanout = 2; COMB Node = 'div:DIV\|Add2~66'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~62 div:DIV|Add2~66 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.166 ns div:DIV\|Add2~70 17 COMB LCCOMB_X26_Y11_N18 2 " "Info: 17: + IC(0.000 ns) + CELL(0.035 ns) = 7.166 ns; Loc. = LCCOMB_X26_Y11_N18; Fanout = 2; COMB Node = 'div:DIV\|Add2~70'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~66 div:DIV|Add2~70 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.201 ns div:DIV\|Add2~74 18 COMB LCCOMB_X26_Y11_N20 2 " "Info: 18: + IC(0.000 ns) + CELL(0.035 ns) = 7.201 ns; Loc. = LCCOMB_X26_Y11_N20; Fanout = 2; COMB Node = 'div:DIV\|Add2~74'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~70 div:DIV|Add2~74 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.236 ns div:DIV\|Add2~78 19 COMB LCCOMB_X26_Y11_N22 2 " "Info: 19: + IC(0.000 ns) + CELL(0.035 ns) = 7.236 ns; Loc. = LCCOMB_X26_Y11_N22; Fanout = 2; COMB Node = 'div:DIV\|Add2~78'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~74 div:DIV|Add2~78 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.271 ns div:DIV\|Add2~82 20 COMB LCCOMB_X26_Y11_N24 2 " "Info: 20: + IC(0.000 ns) + CELL(0.035 ns) = 7.271 ns; Loc. = LCCOMB_X26_Y11_N24; Fanout = 2; COMB Node = 'div:DIV\|Add2~82'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~78 div:DIV|Add2~82 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.306 ns div:DIV\|Add2~86 21 COMB LCCOMB_X26_Y11_N26 2 " "Info: 21: + IC(0.000 ns) + CELL(0.035 ns) = 7.306 ns; Loc. = LCCOMB_X26_Y11_N26; Fanout = 2; COMB Node = 'div:DIV\|Add2~86'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~82 div:DIV|Add2~86 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.341 ns div:DIV\|Add2~90 22 COMB LCCOMB_X26_Y11_N28 2 " "Info: 22: + IC(0.000 ns) + CELL(0.035 ns) = 7.341 ns; Loc. = LCCOMB_X26_Y11_N28; Fanout = 2; COMB Node = 'div:DIV\|Add2~90'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~86 div:DIV|Add2~90 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.168 ns) 7.509 ns div:DIV\|Add2~94 23 COMB LCCOMB_X26_Y11_N30 2 " "Info: 23: + IC(0.000 ns) + CELL(0.168 ns) = 7.509 ns; Loc. = LCCOMB_X26_Y11_N30; Fanout = 2; COMB Node = 'div:DIV\|Add2~94'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.168 ns" { div:DIV|Add2~90 div:DIV|Add2~94 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.544 ns div:DIV\|Add2~98 24 COMB LCCOMB_X26_Y10_N0 2 " "Info: 24: + IC(0.000 ns) + CELL(0.035 ns) = 7.544 ns; Loc. = LCCOMB_X26_Y10_N0; Fanout = 2; COMB Node = 'div:DIV\|Add2~98'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~94 div:DIV|Add2~98 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.579 ns div:DIV\|Add2~102 25 COMB LCCOMB_X26_Y10_N2 2 " "Info: 25: + IC(0.000 ns) + CELL(0.035 ns) = 7.579 ns; Loc. = LCCOMB_X26_Y10_N2; Fanout = 2; COMB Node = 'div:DIV\|Add2~102'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~98 div:DIV|Add2~102 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.614 ns div:DIV\|Add2~106 26 COMB LCCOMB_X26_Y10_N4 2 " "Info: 26: + IC(0.000 ns) + CELL(0.035 ns) = 7.614 ns; Loc. = LCCOMB_X26_Y10_N4; Fanout = 2; COMB Node = 'div:DIV\|Add2~106'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~102 div:DIV|Add2~106 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.649 ns div:DIV\|Add2~110 27 COMB LCCOMB_X26_Y10_N6 2 " "Info: 27: + IC(0.000 ns) + CELL(0.035 ns) = 7.649 ns; Loc. = LCCOMB_X26_Y10_N6; Fanout = 2; COMB Node = 'div:DIV\|Add2~110'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~106 div:DIV|Add2~110 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.684 ns div:DIV\|Add2~114 28 COMB LCCOMB_X26_Y10_N8 2 " "Info: 28: + IC(0.000 ns) + CELL(0.035 ns) = 7.684 ns; Loc. = LCCOMB_X26_Y10_N8; Fanout = 2; COMB Node = 'div:DIV\|Add2~114'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~110 div:DIV|Add2~114 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.719 ns div:DIV\|Add2~118 29 COMB LCCOMB_X26_Y10_N10 2 " "Info: 29: + IC(0.000 ns) + CELL(0.035 ns) = 7.719 ns; Loc. = LCCOMB_X26_Y10_N10; Fanout = 2; COMB Node = 'div:DIV\|Add2~118'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~114 div:DIV|Add2~118 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.754 ns div:DIV\|Add2~122 30 COMB LCCOMB_X26_Y10_N12 2 " "Info: 30: + IC(0.000 ns) + CELL(0.035 ns) = 7.754 ns; Loc. = LCCOMB_X26_Y10_N12; Fanout = 2; COMB Node = 'div:DIV\|Add2~122'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~118 div:DIV|Add2~122 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 7.878 ns div:DIV\|Add2~126 31 COMB LCCOMB_X26_Y10_N14 2 " "Info: 31: + IC(0.000 ns) + CELL(0.124 ns) = 7.878 ns; Loc. = LCCOMB_X26_Y10_N14; Fanout = 2; COMB Node = 'div:DIV\|Add2~126'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { div:DIV|Add2~122 div:DIV|Add2~126 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.913 ns div:DIV\|Add2~130 32 COMB LCCOMB_X26_Y10_N16 2 " "Info: 32: + IC(0.000 ns) + CELL(0.035 ns) = 7.913 ns; Loc. = LCCOMB_X26_Y10_N16; Fanout = 2; COMB Node = 'div:DIV\|Add2~130'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~126 div:DIV|Add2~130 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.948 ns div:DIV\|Add2~134 33 COMB LCCOMB_X26_Y10_N18 2 " "Info: 33: + IC(0.000 ns) + CELL(0.035 ns) = 7.948 ns; Loc. = LCCOMB_X26_Y10_N18; Fanout = 2; COMB Node = 'div:DIV\|Add2~134'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~130 div:DIV|Add2~134 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.983 ns div:DIV\|Add2~138 34 COMB LCCOMB_X26_Y10_N20 2 " "Info: 34: + IC(0.000 ns) + CELL(0.035 ns) = 7.983 ns; Loc. = LCCOMB_X26_Y10_N20; Fanout = 2; COMB Node = 'div:DIV\|Add2~138'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~134 div:DIV|Add2~138 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.018 ns div:DIV\|Add2~142 35 COMB LCCOMB_X26_Y10_N22 2 " "Info: 35: + IC(0.000 ns) + CELL(0.035 ns) = 8.018 ns; Loc. = LCCOMB_X26_Y10_N22; Fanout = 2; COMB Node = 'div:DIV\|Add2~142'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~138 div:DIV|Add2~142 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.053 ns div:DIV\|Add2~146 36 COMB LCCOMB_X26_Y10_N24 2 " "Info: 36: + IC(0.000 ns) + CELL(0.035 ns) = 8.053 ns; Loc. = LCCOMB_X26_Y10_N24; Fanout = 2; COMB Node = 'div:DIV\|Add2~146'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~142 div:DIV|Add2~146 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.088 ns div:DIV\|Add2~150 37 COMB LCCOMB_X26_Y10_N26 2 " "Info: 37: + IC(0.000 ns) + CELL(0.035 ns) = 8.088 ns; Loc. = LCCOMB_X26_Y10_N26; Fanout = 2; COMB Node = 'div:DIV\|Add2~150'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~146 div:DIV|Add2~150 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.123 ns div:DIV\|Add2~154 38 COMB LCCOMB_X26_Y10_N28 2 " "Info: 38: + IC(0.000 ns) + CELL(0.035 ns) = 8.123 ns; Loc. = LCCOMB_X26_Y10_N28; Fanout = 2; COMB Node = 'div:DIV\|Add2~154'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~150 div:DIV|Add2~154 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.168 ns) 8.291 ns div:DIV\|Add2~158 39 COMB LCCOMB_X26_Y10_N30 2 " "Info: 39: + IC(0.000 ns) + CELL(0.168 ns) = 8.291 ns; Loc. = LCCOMB_X26_Y10_N30; Fanout = 2; COMB Node = 'div:DIV\|Add2~158'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.168 ns" { div:DIV|Add2~154 div:DIV|Add2~158 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.326 ns div:DIV\|Add2~162 40 COMB LCCOMB_X26_Y9_N0 2 " "Info: 40: + IC(0.000 ns) + CELL(0.035 ns) = 8.326 ns; Loc. = LCCOMB_X26_Y9_N0; Fanout = 2; COMB Node = 'div:DIV\|Add2~162'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~158 div:DIV|Add2~162 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.361 ns div:DIV\|Add2~166 41 COMB LCCOMB_X26_Y9_N2 2 " "Info: 41: + IC(0.000 ns) + CELL(0.035 ns) = 8.361 ns; Loc. = LCCOMB_X26_Y9_N2; Fanout = 2; COMB Node = 'div:DIV\|Add2~166'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~162 div:DIV|Add2~166 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.396 ns div:DIV\|Add2~170 42 COMB LCCOMB_X26_Y9_N4 2 " "Info: 42: + IC(0.000 ns) + CELL(0.035 ns) = 8.396 ns; Loc. = LCCOMB_X26_Y9_N4; Fanout = 2; COMB Node = 'div:DIV\|Add2~170'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~166 div:DIV|Add2~170 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.431 ns div:DIV\|Add2~174 43 COMB LCCOMB_X26_Y9_N6 2 " "Info: 43: + IC(0.000 ns) + CELL(0.035 ns) = 8.431 ns; Loc. = LCCOMB_X26_Y9_N6; Fanout = 2; COMB Node = 'div:DIV\|Add2~174'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~170 div:DIV|Add2~174 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.466 ns div:DIV\|Add2~178 44 COMB LCCOMB_X26_Y9_N8 2 " "Info: 44: + IC(0.000 ns) + CELL(0.035 ns) = 8.466 ns; Loc. = LCCOMB_X26_Y9_N8; Fanout = 2; COMB Node = 'div:DIV\|Add2~178'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~174 div:DIV|Add2~178 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.501 ns div:DIV\|Add2~182 45 COMB LCCOMB_X26_Y9_N10 2 " "Info: 45: + IC(0.000 ns) + CELL(0.035 ns) = 8.501 ns; Loc. = LCCOMB_X26_Y9_N10; Fanout = 2; COMB Node = 'div:DIV\|Add2~182'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~178 div:DIV|Add2~182 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.536 ns div:DIV\|Add2~186 46 COMB LCCOMB_X26_Y9_N12 2 " "Info: 46: + IC(0.000 ns) + CELL(0.035 ns) = 8.536 ns; Loc. = LCCOMB_X26_Y9_N12; Fanout = 2; COMB Node = 'div:DIV\|Add2~186'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~182 div:DIV|Add2~186 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 8.660 ns div:DIV\|Add2~190 47 COMB LCCOMB_X26_Y9_N14 2 " "Info: 47: + IC(0.000 ns) + CELL(0.124 ns) = 8.660 ns; Loc. = LCCOMB_X26_Y9_N14; Fanout = 2; COMB Node = 'div:DIV\|Add2~190'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { div:DIV|Add2~186 div:DIV|Add2~190 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.695 ns div:DIV\|Add2~194 48 COMB LCCOMB_X26_Y9_N16 2 " "Info: 48: + IC(0.000 ns) + CELL(0.035 ns) = 8.695 ns; Loc. = LCCOMB_X26_Y9_N16; Fanout = 2; COMB Node = 'div:DIV\|Add2~194'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~190 div:DIV|Add2~194 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.730 ns div:DIV\|Add2~198 49 COMB LCCOMB_X26_Y9_N18 2 " "Info: 49: + IC(0.000 ns) + CELL(0.035 ns) = 8.730 ns; Loc. = LCCOMB_X26_Y9_N18; Fanout = 2; COMB Node = 'div:DIV\|Add2~198'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~194 div:DIV|Add2~198 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.765 ns div:DIV\|Add2~202 50 COMB LCCOMB_X26_Y9_N20 2 " "Info: 50: + IC(0.000 ns) + CELL(0.035 ns) = 8.765 ns; Loc. = LCCOMB_X26_Y9_N20; Fanout = 2; COMB Node = 'div:DIV\|Add2~202'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~198 div:DIV|Add2~202 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.800 ns div:DIV\|Add2~206 51 COMB LCCOMB_X26_Y9_N22 2 " "Info: 51: + IC(0.000 ns) + CELL(0.035 ns) = 8.800 ns; Loc. = LCCOMB_X26_Y9_N22; Fanout = 2; COMB Node = 'div:DIV\|Add2~206'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~202 div:DIV|Add2~206 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.835 ns div:DIV\|Add2~210 52 COMB LCCOMB_X26_Y9_N24 2 " "Info: 52: + IC(0.000 ns) + CELL(0.035 ns) = 8.835 ns; Loc. = LCCOMB_X26_Y9_N24; Fanout = 2; COMB Node = 'div:DIV\|Add2~210'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~206 div:DIV|Add2~210 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.870 ns div:DIV\|Add2~214 53 COMB LCCOMB_X26_Y9_N26 2 " "Info: 53: + IC(0.000 ns) + CELL(0.035 ns) = 8.870 ns; Loc. = LCCOMB_X26_Y9_N26; Fanout = 2; COMB Node = 'div:DIV\|Add2~214'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~210 div:DIV|Add2~214 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.905 ns div:DIV\|Add2~218 54 COMB LCCOMB_X26_Y9_N28 2 " "Info: 54: + IC(0.000 ns) + CELL(0.035 ns) = 8.905 ns; Loc. = LCCOMB_X26_Y9_N28; Fanout = 2; COMB Node = 'div:DIV\|Add2~218'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~214 div:DIV|Add2~218 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.168 ns) 9.073 ns div:DIV\|Add2~222 55 COMB LCCOMB_X26_Y9_N30 2 " "Info: 55: + IC(0.000 ns) + CELL(0.168 ns) = 9.073 ns; Loc. = LCCOMB_X26_Y9_N30; Fanout = 2; COMB Node = 'div:DIV\|Add2~222'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.168 ns" { div:DIV|Add2~218 div:DIV|Add2~222 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 9.108 ns div:DIV\|Add2~226 56 COMB LCCOMB_X26_Y8_N0 2 " "Info: 56: + IC(0.000 ns) + CELL(0.035 ns) = 9.108 ns; Loc. = LCCOMB_X26_Y8_N0; Fanout = 2; COMB Node = 'div:DIV\|Add2~226'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~222 div:DIV|Add2~226 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 9.143 ns div:DIV\|Add2~230 57 COMB LCCOMB_X26_Y8_N2 2 " "Info: 57: + IC(0.000 ns) + CELL(0.035 ns) = 9.143 ns; Loc. = LCCOMB_X26_Y8_N2; Fanout = 2; COMB Node = 'div:DIV\|Add2~230'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~226 div:DIV|Add2~230 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 9.178 ns div:DIV\|Add2~234 58 COMB LCCOMB_X26_Y8_N4 2 " "Info: 58: + IC(0.000 ns) + CELL(0.035 ns) = 9.178 ns; Loc. = LCCOMB_X26_Y8_N4; Fanout = 2; COMB Node = 'div:DIV\|Add2~234'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~230 div:DIV|Add2~234 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 9.213 ns div:DIV\|Add2~238 59 COMB LCCOMB_X26_Y8_N6 2 " "Info: 59: + IC(0.000 ns) + CELL(0.035 ns) = 9.213 ns; Loc. = LCCOMB_X26_Y8_N6; Fanout = 2; COMB Node = 'div:DIV\|Add2~238'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~234 div:DIV|Add2~238 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 9.248 ns div:DIV\|Add2~242 60 COMB LCCOMB_X26_Y8_N8 2 " "Info: 60: + IC(0.000 ns) + CELL(0.035 ns) = 9.248 ns; Loc. = LCCOMB_X26_Y8_N8; Fanout = 2; COMB Node = 'div:DIV\|Add2~242'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~238 div:DIV|Add2~242 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 9.283 ns div:DIV\|Add2~246 61 COMB LCCOMB_X26_Y8_N10 2 " "Info: 61: + IC(0.000 ns) + CELL(0.035 ns) = 9.283 ns; Loc. = LCCOMB_X26_Y8_N10; Fanout = 2; COMB Node = 'div:DIV\|Add2~246'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~242 div:DIV|Add2~246 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 9.318 ns div:DIV\|Add2~250 62 COMB LCCOMB_X26_Y8_N12 2 " "Info: 62: + IC(0.000 ns) + CELL(0.035 ns) = 9.318 ns; Loc. = LCCOMB_X26_Y8_N12; Fanout = 2; COMB Node = 'div:DIV\|Add2~250'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~246 div:DIV|Add2~250 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 9.442 ns div:DIV\|Add2~254 63 COMB LCCOMB_X26_Y8_N14 1 " "Info: 63: + IC(0.000 ns) + CELL(0.124 ns) = 9.442 ns; Loc. = LCCOMB_X26_Y8_N14; Fanout = 1; COMB Node = 'div:DIV\|Add2~254'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { div:DIV|Add2~250 div:DIV|Add2~254 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 9.567 ns div:DIV\|Add2~257 64 COMB LCCOMB_X26_Y8_N16 161 " "Info: 64: + IC(0.000 ns) + CELL(0.125 ns) = 9.567 ns; Loc. = LCCOMB_X26_Y8_N16; Fanout = 161; COMB Node = 'div:DIV\|Add2~257'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { div:DIV|Add2~254 div:DIV|Add2~257 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.011 ns) + CELL(0.516 ns) 11.094 ns div:DIV\|Add5~2 65 COMB LCCOMB_X23_Y11_N0 2 " "Info: 65: + IC(1.011 ns) + CELL(0.516 ns) = 11.094 ns; Loc. = LCCOMB_X23_Y11_N0; Fanout = 2; COMB Node = 'div:DIV\|Add5~2'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { div:DIV|Add2~257 div:DIV|Add5~2 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.129 ns div:DIV\|Add5~6 66 COMB LCCOMB_X23_Y11_N2 2 " "Info: 66: + IC(0.000 ns) + CELL(0.035 ns) = 11.129 ns; Loc. = LCCOMB_X23_Y11_N2; Fanout = 2; COMB Node = 'div:DIV\|Add5~6'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~2 div:DIV|Add5~6 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.164 ns div:DIV\|Add5~10 67 COMB LCCOMB_X23_Y11_N4 2 " "Info: 67: + IC(0.000 ns) + CELL(0.035 ns) = 11.164 ns; Loc. = LCCOMB_X23_Y11_N4; Fanout = 2; COMB Node = 'div:DIV\|Add5~10'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~6 div:DIV|Add5~10 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.199 ns div:DIV\|Add5~14 68 COMB LCCOMB_X23_Y11_N6 2 " "Info: 68: + IC(0.000 ns) + CELL(0.035 ns) = 11.199 ns; Loc. = LCCOMB_X23_Y11_N6; Fanout = 2; COMB Node = 'div:DIV\|Add5~14'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~10 div:DIV|Add5~14 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.234 ns div:DIV\|Add5~18 69 COMB LCCOMB_X23_Y11_N8 2 " "Info: 69: + IC(0.000 ns) + CELL(0.035 ns) = 11.234 ns; Loc. = LCCOMB_X23_Y11_N8; Fanout = 2; COMB Node = 'div:DIV\|Add5~18'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~14 div:DIV|Add5~18 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.269 ns div:DIV\|Add5~22 70 COMB LCCOMB_X23_Y11_N10 2 " "Info: 70: + IC(0.000 ns) + CELL(0.035 ns) = 11.269 ns; Loc. = LCCOMB_X23_Y11_N10; Fanout = 2; COMB Node = 'div:DIV\|Add5~22'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~18 div:DIV|Add5~22 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.304 ns div:DIV\|Add5~26 71 COMB LCCOMB_X23_Y11_N12 2 " "Info: 71: + IC(0.000 ns) + CELL(0.035 ns) = 11.304 ns; Loc. = LCCOMB_X23_Y11_N12; Fanout = 2; COMB Node = 'div:DIV\|Add5~26'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~22 div:DIV|Add5~26 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 11.428 ns div:DIV\|Add5~30 72 COMB LCCOMB_X23_Y11_N14 2 " "Info: 72: + IC(0.000 ns) + CELL(0.124 ns) = 11.428 ns; Loc. = LCCOMB_X23_Y11_N14; Fanout = 2; COMB Node = 'div:DIV\|Add5~30'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { div:DIV|Add5~26 div:DIV|Add5~30 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.463 ns div:DIV\|Add5~34 73 COMB LCCOMB_X23_Y11_N16 2 " "Info: 73: + IC(0.000 ns) + CELL(0.035 ns) = 11.463 ns; Loc. = LCCOMB_X23_Y11_N16; Fanout = 2; COMB Node = 'div:DIV\|Add5~34'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~30 div:DIV|Add5~34 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.498 ns div:DIV\|Add5~38 74 COMB LCCOMB_X23_Y11_N18 2 " "Info: 74: + IC(0.000 ns) + CELL(0.035 ns) = 11.498 ns; Loc. = LCCOMB_X23_Y11_N18; Fanout = 2; COMB Node = 'div:DIV\|Add5~38'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~34 div:DIV|Add5~38 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.533 ns div:DIV\|Add5~42 75 COMB LCCOMB_X23_Y11_N20 2 " "Info: 75: + IC(0.000 ns) + CELL(0.035 ns) = 11.533 ns; Loc. = LCCOMB_X23_Y11_N20; Fanout = 2; COMB Node = 'div:DIV\|Add5~42'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~38 div:DIV|Add5~42 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.568 ns div:DIV\|Add5~46 76 COMB LCCOMB_X23_Y11_N22 2 " "Info: 76: + IC(0.000 ns) + CELL(0.035 ns) = 11.568 ns; Loc. = LCCOMB_X23_Y11_N22; Fanout = 2; COMB Node = 'div:DIV\|Add5~46'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~42 div:DIV|Add5~46 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.603 ns div:DIV\|Add5~50 77 COMB LCCOMB_X23_Y11_N24 2 " "Info: 77: + IC(0.000 ns) + CELL(0.035 ns) = 11.603 ns; Loc. = LCCOMB_X23_Y11_N24; Fanout = 2; COMB Node = 'div:DIV\|Add5~50'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~46 div:DIV|Add5~50 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.638 ns div:DIV\|Add5~54 78 COMB LCCOMB_X23_Y11_N26 2 " "Info: 78: + IC(0.000 ns) + CELL(0.035 ns) = 11.638 ns; Loc. = LCCOMB_X23_Y11_N26; Fanout = 2; COMB Node = 'div:DIV\|Add5~54'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~50 div:DIV|Add5~54 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.673 ns div:DIV\|Add5~58 79 COMB LCCOMB_X23_Y11_N28 2 " "Info: 79: + IC(0.000 ns) + CELL(0.035 ns) = 11.673 ns; Loc. = LCCOMB_X23_Y11_N28; Fanout = 2; COMB Node = 'div:DIV\|Add5~58'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~54 div:DIV|Add5~58 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.168 ns) 11.841 ns div:DIV\|Add5~62 80 COMB LCCOMB_X23_Y11_N30 2 " "Info: 80: + IC(0.000 ns) + CELL(0.168 ns) = 11.841 ns; Loc. = LCCOMB_X23_Y11_N30; Fanout = 2; COMB Node = 'div:DIV\|Add5~62'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.168 ns" { div:DIV|Add5~58 div:DIV|Add5~62 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.876 ns div:DIV\|Add5~66 81 COMB LCCOMB_X23_Y10_N0 2 " "Info: 81: + IC(0.000 ns) + CELL(0.035 ns) = 11.876 ns; Loc. = LCCOMB_X23_Y10_N0; Fanout = 2; COMB Node = 'div:DIV\|Add5~66'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~62 div:DIV|Add5~66 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.911 ns div:DIV\|Add5~70 82 COMB LCCOMB_X23_Y10_N2 2 " "Info: 82: + IC(0.000 ns) + CELL(0.035 ns) = 11.911 ns; Loc. = LCCOMB_X23_Y10_N2; Fanout = 2; COMB Node = 'div:DIV\|Add5~70'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~66 div:DIV|Add5~70 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.946 ns div:DIV\|Add5~74 83 COMB LCCOMB_X23_Y10_N4 2 " "Info: 83: + IC(0.000 ns) + CELL(0.035 ns) = 11.946 ns; Loc. = LCCOMB_X23_Y10_N4; Fanout = 2; COMB Node = 'div:DIV\|Add5~74'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~70 div:DIV|Add5~74 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.981 ns div:DIV\|Add5~78 84 COMB LCCOMB_X23_Y10_N6 2 " "Info: 84: + IC(0.000 ns) + CELL(0.035 ns) = 11.981 ns; Loc. = LCCOMB_X23_Y10_N6; Fanout = 2; COMB Node = 'div:DIV\|Add5~78'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~74 div:DIV|Add5~78 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.016 ns div:DIV\|Add5~82 85 COMB LCCOMB_X23_Y10_N8 2 " "Info: 85: + IC(0.000 ns) + CELL(0.035 ns) = 12.016 ns; Loc. = LCCOMB_X23_Y10_N8; Fanout = 2; COMB Node = 'div:DIV\|Add5~82'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~78 div:DIV|Add5~82 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.051 ns div:DIV\|Add5~86 86 COMB LCCOMB_X23_Y10_N10 2 " "Info: 86: + IC(0.000 ns) + CELL(0.035 ns) = 12.051 ns; Loc. = LCCOMB_X23_Y10_N10; Fanout = 2; COMB Node = 'div:DIV\|Add5~86'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~82 div:DIV|Add5~86 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.086 ns div:DIV\|Add5~90 87 COMB LCCOMB_X23_Y10_N12 2 " "Info: 87: + IC(0.000 ns) + CELL(0.035 ns) = 12.086 ns; Loc. = LCCOMB_X23_Y10_N12; Fanout = 2; COMB Node = 'div:DIV\|Add5~90'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~86 div:DIV|Add5~90 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 12.210 ns div:DIV\|Add5~94 88 COMB LCCOMB_X23_Y10_N14 2 " "Info: 88: + IC(0.000 ns) + CELL(0.124 ns) = 12.210 ns; Loc. = LCCOMB_X23_Y10_N14; Fanout = 2; COMB Node = 'div:DIV\|Add5~94'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { div:DIV|Add5~90 div:DIV|Add5~94 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.245 ns div:DIV\|Add5~98 89 COMB LCCOMB_X23_Y10_N16 2 " "Info: 89: + IC(0.000 ns) + CELL(0.035 ns) = 12.245 ns; Loc. = LCCOMB_X23_Y10_N16; Fanout = 2; COMB Node = 'div:DIV\|Add5~98'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~94 div:DIV|Add5~98 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.280 ns div:DIV\|Add5~102 90 COMB LCCOMB_X23_Y10_N18 2 " "Info: 90: + IC(0.000 ns) + CELL(0.035 ns) = 12.280 ns; Loc. = LCCOMB_X23_Y10_N18; Fanout = 2; COMB Node = 'div:DIV\|Add5~102'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~98 div:DIV|Add5~102 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.315 ns div:DIV\|Add5~106 91 COMB LCCOMB_X23_Y10_N20 2 " "Info: 91: + IC(0.000 ns) + CELL(0.035 ns) = 12.315 ns; Loc. = LCCOMB_X23_Y10_N20; Fanout = 2; COMB Node = 'div:DIV\|Add5~106'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~102 div:DIV|Add5~106 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.350 ns div:DIV\|Add5~110 92 COMB LCCOMB_X23_Y10_N22 2 " "Info: 92: + IC(0.000 ns) + CELL(0.035 ns) = 12.350 ns; Loc. = LCCOMB_X23_Y10_N22; Fanout = 2; COMB Node = 'div:DIV\|Add5~110'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~106 div:DIV|Add5~110 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.385 ns div:DIV\|Add5~114 93 COMB LCCOMB_X23_Y10_N24 2 " "Info: 93: + IC(0.000 ns) + CELL(0.035 ns) = 12.385 ns; Loc. = LCCOMB_X23_Y10_N24; Fanout = 2; COMB Node = 'div:DIV\|Add5~114'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~110 div:DIV|Add5~114 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.420 ns div:DIV\|Add5~118 94 COMB LCCOMB_X23_Y10_N26 2 " "Info: 94: + IC(0.000 ns) + CELL(0.035 ns) = 12.420 ns; Loc. = LCCOMB_X23_Y10_N26; Fanout = 2; COMB Node = 'div:DIV\|Add5~118'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~114 div:DIV|Add5~118 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.455 ns div:DIV\|Add5~122 95 COMB LCCOMB_X23_Y10_N28 1 " "Info: 95: + IC(0.000 ns) + CELL(0.035 ns) = 12.455 ns; Loc. = LCCOMB_X23_Y10_N28; Fanout = 1; COMB Node = 'div:DIV\|Add5~122'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~118 div:DIV|Add5~122 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 12.580 ns div:DIV\|Add5~125 96 COMB LCCOMB_X23_Y10_N30 1 " "Info: 96: + IC(0.000 ns) + CELL(0.125 ns) = 12.580 ns; Loc. = LCCOMB_X23_Y10_N30; Fanout = 1; COMB Node = 'div:DIV\|Add5~125'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { div:DIV|Add5~122 div:DIV|Add5~125 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.737 ns) + CELL(0.053 ns) 13.370 ns div:DIV\|high\[31\]~feeder 97 COMB LCCOMB_X25_Y11_N16 1 " "Info: 97: + IC(0.737 ns) + CELL(0.053 ns) = 13.370 ns; Loc. = LCCOMB_X25_Y11_N16; Fanout = 1; COMB Node = 'div:DIV\|high\[31\]~feeder'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.790 ns" { div:DIV|Add5~125 div:DIV|high[31]~feeder } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 13.525 ns div:DIV\|high\[31\] 98 REG LCFF_X25_Y11_N17 1 " "Info: 98: + IC(0.000 ns) + CELL(0.155 ns) = 13.525 ns; Loc. = LCFF_X25_Y11_N17; Fanout = 1; REG Node = 'div:DIV\|high\[31\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { div:DIV|high[31]~feeder div:DIV|high[31] } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.738 ns ( 49.82 % ) " "Info: Total cell delay = 6.738 ns ( 49.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.787 ns ( 50.18 % ) " "Info: Total interconnect delay = 6.787 ns ( 50.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "13.525 ns" { reset div:DIV|Add2~10 div:DIV|Add2~14 div:DIV|Add2~18 div:DIV|Add2~22 div:DIV|Add2~26 div:DIV|Add2~30 div:DIV|Add2~34 div:DIV|Add2~38 div:DIV|Add2~42 div:DIV|Add2~46 div:DIV|Add2~50 div:DIV|Add2~54 div:DIV|Add2~58 div:DIV|Add2~62 div:DIV|Add2~66 div:DIV|Add2~70 div:DIV|Add2~74 div:DIV|Add2~78 div:DIV|Add2~82 div:DIV|Add2~86 div:DIV|Add2~90 div:DIV|Add2~94 div:DIV|Add2~98 div:DIV|Add2~102 div:DIV|Add2~106 div:DIV|Add2~110 div:DIV|Add2~114 div:DIV|Add2~118 div:DIV|Add2~122 div:DIV|Add2~126 div:DIV|Add2~130 div:DIV|Add2~134 div:DIV|Add2~138 div:DIV|Add2~142 div:DIV|Add2~146 div:DIV|Add2~150 div:DIV|Add2~154 div:DIV|Add2~158 div:DIV|Add2~162 div:DIV|Add2~166 div:DIV|Add2~170 div:DIV|Add2~174 div:DIV|Add2~178 div:DIV|Add2~182 div:DIV|Add2~186 div:DIV|Add2~190 div:DIV|Add2~194 div:DIV|Add2~198 div:DIV|Add2~202 div:DIV|Add2~206 div:DIV|Add2~210 div:DIV|Add2~214 div:DIV|Add2~218 div:DIV|Add2~222 div:DIV|Add2~226 div:DIV|Add2~230 div:DIV|Add2~234 div:DIV|Add2~238 div:DIV|Add2~242 div:DIV|Add2~246 div:DIV|Add2~250 div:DIV|Add2~254 div:DIV|Add2~257 div:DIV|Add5~2 div:DIV|Add5~6 div:DIV|Add5~10 div:DIV|Add5~14 div:DIV|Add5~18 div:DIV|Add5~22 div:DIV|Add5~26 div:DIV|Add5~30 div:DIV|Add5~34 div:DIV|Add5~38 div:DIV|Add5~42 div:DIV|Add5~46 div:DIV|Add5~50 div:DIV|Add5~54 div:DIV|Add5~58 div:DIV|Add5~62 div:DIV|Add5~66 div:DIV|Add5~70 div:DIV|Add5~74 div:DIV|Add5~78 div:DIV|Add5~82 div:DIV|Add5~86 div:DIV|Add5~90 div:DIV|Add5~94 div:DIV|Add5~98 div:DIV|Add5~102 div:DIV|Add5~106 div:DIV|Add5~110 div:DIV|Add5~114 div:DIV|Add5~118 div:DIV|Add5~122 div:DIV|Add5~125 div:DIV|high[31]~feeder div:DIV|high[31] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "13.525 ns" { reset {} reset~combout {} div:DIV|Add2~10 {} div:DIV|Add2~14 {} div:DIV|Add2~18 {} div:DIV|Add2~22 {} div:DIV|Add2~26 {} div:DIV|Add2~30 {} div:DIV|Add2~34 {} div:DIV|Add2~38 {} div:DIV|Add2~42 {} div:DIV|Add2~46 {} div:DIV|Add2~50 {} div:DIV|Add2~54 {} div:DIV|Add2~58 {} div:DIV|Add2~62 {} div:DIV|Add2~66 {} div:DIV|Add2~70 {} div:DIV|Add2~74 {} div:DIV|Add2~78 {} div:DIV|Add2~82 {} div:DIV|Add2~86 {} div:DIV|Add2~90 {} div:DIV|Add2~94 {} div:DIV|Add2~98 {} div:DIV|Add2~102 {} div:DIV|Add2~106 {} div:DIV|Add2~110 {} div:DIV|Add2~114 {} div:DIV|Add2~118 {} div:DIV|Add2~122 {} div:DIV|Add2~126 {} div:DIV|Add2~130 {} div:DIV|Add2~134 {} div:DIV|Add2~138 {} div:DIV|Add2~142 {} div:DIV|Add2~146 {} div:DIV|Add2~150 {} div:DIV|Add2~154 {} div:DIV|Add2~158 {} div:DIV|Add2~162 {} div:DIV|Add2~166 {} div:DIV|Add2~170 {} div:DIV|Add2~174 {} div:DIV|Add2~178 {} div:DIV|Add2~182 {} div:DIV|Add2~186 {} div:DIV|Add2~190 {} div:DIV|Add2~194 {} div:DIV|Add2~198 {} div:DIV|Add2~202 {} div:DIV|Add2~206 {} div:DIV|Add2~210 {} div:DIV|Add2~214 {} div:DIV|Add2~218 {} div:DIV|Add2~222 {} div:DIV|Add2~226 {} div:DIV|Add2~230 {} div:DIV|Add2~234 {} div:DIV|Add2~238 {} div:DIV|Add2~242 {} div:DIV|Add2~246 {} div:DIV|Add2~250 {} div:DIV|Add2~254 {} div:DIV|Add2~257 {} div:DIV|Add5~2 {} div:DIV|Add5~6 {} div:DIV|Add5~10 {} div:DIV|Add5~14 {} div:DIV|Add5~18 {} div:DIV|Add5~22 {} div:DIV|Add5~26 {} div:DIV|Add5~30 {} div:DIV|Add5~34 {} div:DIV|Add5~38 {} div:DIV|Add5~42 {} div:DIV|Add5~46 {} div:DIV|Add5~50 {} div:DIV|Add5~54 {} div:DIV|Add5~58 {} div:DIV|Add5~62 {} div:DIV|Add5~66 {} div:DIV|Add5~70 {} div:DIV|Add5~74 {} div:DIV|Add5~78 {} div:DIV|Add5~82 {} div:DIV|Add5~86 {} div:DIV|Add5~90 {} div:DIV|Add5~94 {} div:DIV|Add5~98 {} div:DIV|Add5~102 {} div:DIV|Add5~106 {} div:DIV|Add5~110 {} div:DIV|Add5~114 {} div:DIV|Add5~118 {} div:DIV|Add5~122 {} div:DIV|Add5~125 {} div:DIV|high[31]~feeder {} div:DIV|high[31] {} } { 0.000ns 0.000ns 5.039ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.011ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.737ns 0.000ns } { 0.000ns 0.864ns 0.516ns 0.035ns 0.035ns 0.035ns 0.035ns 0.168ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.168ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.168ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.168ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.125ns 0.516ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.168ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 23 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.487 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.487 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 18 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 18; CLK Node = 'clk'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/cpu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 2000 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 2000; COMB Node = 'clk~clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/cpu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.618 ns) 2.487 ns div:DIV\|high\[31\] 3 REG LCFF_X25_Y11_N17 1 " "Info: 3: + IC(0.672 ns) + CELL(0.618 ns) = 2.487 ns; Loc. = LCFF_X25_Y11_N17; Fanout = 1; REG Node = 'div:DIV\|high\[31\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { clk~clkctrl div:DIV|high[31] } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.19 % ) " "Info: Total cell delay = 1.472 ns ( 59.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.015 ns ( 40.81 % ) " "Info: Total interconnect delay = 1.015 ns ( 40.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { clk clk~clkctrl div:DIV|high[31] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.487 ns" { clk {} clk~combout {} clk~clkctrl {} div:DIV|high[31] {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "13.525 ns" { reset div:DIV|Add2~10 div:DIV|Add2~14 div:DIV|Add2~18 div:DIV|Add2~22 div:DIV|Add2~26 div:DIV|Add2~30 div:DIV|Add2~34 div:DIV|Add2~38 div:DIV|Add2~42 div:DIV|Add2~46 div:DIV|Add2~50 div:DIV|Add2~54 div:DIV|Add2~58 div:DIV|Add2~62 div:DIV|Add2~66 div:DIV|Add2~70 div:DIV|Add2~74 div:DIV|Add2~78 div:DIV|Add2~82 div:DIV|Add2~86 div:DIV|Add2~90 div:DIV|Add2~94 div:DIV|Add2~98 div:DIV|Add2~102 div:DIV|Add2~106 div:DIV|Add2~110 div:DIV|Add2~114 div:DIV|Add2~118 div:DIV|Add2~122 div:DIV|Add2~126 div:DIV|Add2~130 div:DIV|Add2~134 div:DIV|Add2~138 div:DIV|Add2~142 div:DIV|Add2~146 div:DIV|Add2~150 div:DIV|Add2~154 div:DIV|Add2~158 div:DIV|Add2~162 div:DIV|Add2~166 div:DIV|Add2~170 div:DIV|Add2~174 div:DIV|Add2~178 div:DIV|Add2~182 div:DIV|Add2~186 div:DIV|Add2~190 div:DIV|Add2~194 div:DIV|Add2~198 div:DIV|Add2~202 div:DIV|Add2~206 div:DIV|Add2~210 div:DIV|Add2~214 div:DIV|Add2~218 div:DIV|Add2~222 div:DIV|Add2~226 div:DIV|Add2~230 div:DIV|Add2~234 div:DIV|Add2~238 div:DIV|Add2~242 div:DIV|Add2~246 div:DIV|Add2~250 div:DIV|Add2~254 div:DIV|Add2~257 div:DIV|Add5~2 div:DIV|Add5~6 div:DIV|Add5~10 div:DIV|Add5~14 div:DIV|Add5~18 div:DIV|Add5~22 div:DIV|Add5~26 div:DIV|Add5~30 div:DIV|Add5~34 div:DIV|Add5~38 div:DIV|Add5~42 div:DIV|Add5~46 div:DIV|Add5~50 div:DIV|Add5~54 div:DIV|Add5~58 div:DIV|Add5~62 div:DIV|Add5~66 div:DIV|Add5~70 div:DIV|Add5~74 div:DIV|Add5~78 div:DIV|Add5~82 div:DIV|Add5~86 div:DIV|Add5~90 div:DIV|Add5~94 div:DIV|Add5~98 div:DIV|Add5~102 div:DIV|Add5~106 div:DIV|Add5~110 div:DIV|Add5~114 div:DIV|Add5~118 div:DIV|Add5~122 div:DIV|Add5~125 div:DIV|high[31]~feeder div:DIV|high[31] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "13.525 ns" { reset {} reset~combout {} div:DIV|Add2~10 {} div:DIV|Add2~14 {} div:DIV|Add2~18 {} div:DIV|Add2~22 {} div:DIV|Add2~26 {} div:DIV|Add2~30 {} div:DIV|Add2~34 {} div:DIV|Add2~38 {} div:DIV|Add2~42 {} div:DIV|Add2~46 {} div:DIV|Add2~50 {} div:DIV|Add2~54 {} div:DIV|Add2~58 {} div:DIV|Add2~62 {} div:DIV|Add2~66 {} div:DIV|Add2~70 {} div:DIV|Add2~74 {} div:DIV|Add2~78 {} div:DIV|Add2~82 {} div:DIV|Add2~86 {} div:DIV|Add2~90 {} div:DIV|Add2~94 {} div:DIV|Add2~98 {} div:DIV|Add2~102 {} div:DIV|Add2~106 {} div:DIV|Add2~110 {} div:DIV|Add2~114 {} div:DIV|Add2~118 {} div:DIV|Add2~122 {} div:DIV|Add2~126 {} div:DIV|Add2~130 {} div:DIV|Add2~134 {} div:DIV|Add2~138 {} div:DIV|Add2~142 {} div:DIV|Add2~146 {} div:DIV|Add2~150 {} div:DIV|Add2~154 {} div:DIV|Add2~158 {} div:DIV|Add2~162 {} div:DIV|Add2~166 {} div:DIV|Add2~170 {} div:DIV|Add2~174 {} div:DIV|Add2~178 {} div:DIV|Add2~182 {} div:DIV|Add2~186 {} div:DIV|Add2~190 {} div:DIV|Add2~194 {} div:DIV|Add2~198 {} div:DIV|Add2~202 {} div:DIV|Add2~206 {} div:DIV|Add2~210 {} div:DIV|Add2~214 {} div:DIV|Add2~218 {} div:DIV|Add2~222 {} div:DIV|Add2~226 {} div:DIV|Add2~230 {} div:DIV|Add2~234 {} div:DIV|Add2~238 {} div:DIV|Add2~242 {} div:DIV|Add2~246 {} div:DIV|Add2~250 {} div:DIV|Add2~254 {} div:DIV|Add2~257 {} div:DIV|Add5~2 {} div:DIV|Add5~6 {} div:DIV|Add5~10 {} div:DIV|Add5~14 {} div:DIV|Add5~18 {} div:DIV|Add5~22 {} div:DIV|Add5~26 {} div:DIV|Add5~30 {} div:DIV|Add5~34 {} div:DIV|Add5~38 {} div:DIV|Add5~42 {} div:DIV|Add5~46 {} div:DIV|Add5~50 {} div:DIV|Add5~54 {} div:DIV|Add5~58 {} div:DIV|Add5~62 {} div:DIV|Add5~66 {} div:DIV|Add5~70 {} div:DIV|Add5~74 {} div:DIV|Add5~78 {} div:DIV|Add5~82 {} div:DIV|Add5~86 {} div:DIV|Add5~90 {} div:DIV|Add5~94 {} div:DIV|Add5~98 {} div:DIV|Add5~102 {} div:DIV|Add5~106 {} div:DIV|Add5~110 {} div:DIV|Add5~114 {} div:DIV|Add5~118 {} div:DIV|Add5~122 {} div:DIV|Add5~125 {} div:DIV|high[31]~feeder {} div:DIV|high[31] {} } { 0.000ns 0.000ns 5.039ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.011ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.737ns 0.000ns } { 0.000ns 0.864ns 0.516ns 0.035ns 0.035ns 0.035ns 0.035ns 0.168ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.168ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.168ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.168ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.125ns 0.516ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.168ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.155ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { clk clk~clkctrl div:DIV|high[31] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.487 ns" { clk {} clk~combout {} clk~clkctrl {} div:DIV|high[31] {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk mem_adress_in\[16\] control:ctrl\|state.SB_END 11.189 ns register " "Info: tco from clock \"clk\" to destination pin \"mem_adress_in\[16\]\" through register \"control:ctrl\|state.SB_END\" is 11.189 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.472 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 18 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 18; CLK Node = 'clk'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/cpu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 2000 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 2000; COMB Node = 'clk~clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/cpu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.657 ns) + CELL(0.618 ns) 2.472 ns control:ctrl\|state.SB_END 3 REG LCFF_X2_Y10_N23 3 " "Info: 3: + IC(0.657 ns) + CELL(0.618 ns) = 2.472 ns; Loc. = LCFF_X2_Y10_N23; Fanout = 3; REG Node = 'control:ctrl\|state.SB_END'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.275 ns" { clk~clkctrl control:ctrl|state.SB_END } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 149 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.55 % ) " "Info: Total cell delay = 1.472 ns ( 59.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 40.45 % ) " "Info: Total interconnect delay = 1.000 ns ( 40.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { clk clk~clkctrl control:ctrl|state.SB_END } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { clk {} clk~combout {} clk~clkctrl {} control:ctrl|state.SB_END {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 149 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.623 ns + Longest register pin " "Info: + Longest register to pin delay is 8.623 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control:ctrl\|state.SB_END 1 REG LCFF_X2_Y10_N23 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y10_N23; Fanout = 3; REG Node = 'control:ctrl\|state.SB_END'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:ctrl|state.SB_END } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 149 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.366 ns) 0.741 ns control:ctrl\|WideOr39~0 2 COMB LCCOMB_X2_Y10_N30 17 " "Info: 2: + IC(0.375 ns) + CELL(0.366 ns) = 0.741 ns; Loc. = LCCOMB_X2_Y10_N30; Fanout = 17; COMB Node = 'control:ctrl\|WideOr39~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.741 ns" { control:ctrl|state.SB_END control:ctrl|WideOr39~0 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.560 ns) + CELL(0.272 ns) 1.573 ns control:ctrl\|WideOr39 3 COMB LCCOMB_X3_Y10_N28 32 " "Info: 3: + IC(0.560 ns) + CELL(0.272 ns) = 1.573 ns; Loc. = LCCOMB_X3_Y10_N28; Fanout = 32; COMB Node = 'control:ctrl\|WideOr39'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.832 ns" { control:ctrl|WideOr39~0 control:ctrl|WideOr39 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.039 ns) + CELL(0.378 ns) 3.990 ns mux32_8x1:mux_iord\|out\[16\]~17 4 COMB LCCOMB_X11_Y13_N26 1 " "Info: 4: + IC(2.039 ns) + CELL(0.378 ns) = 3.990 ns; Loc. = LCCOMB_X11_Y13_N26; Fanout = 1; COMB Node = 'mux32_8x1:mux_iord\|out\[16\]~17'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.417 ns" { control:ctrl|WideOr39 mux32_8x1:mux_iord|out[16]~17 } "NODE_NAME" } } { "mux32_8x1.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/mux32_8x1.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.489 ns) + CELL(2.144 ns) 8.623 ns mem_adress_in\[16\] 5 PIN PIN_L2 0 " "Info: 5: + IC(2.489 ns) + CELL(2.144 ns) = 8.623 ns; Loc. = PIN_L2; Fanout = 0; PIN Node = 'mem_adress_in\[16\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "4.633 ns" { mux32_8x1:mux_iord|out[16]~17 mem_adress_in[16] } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/cpu.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.160 ns ( 36.65 % ) " "Info: Total cell delay = 3.160 ns ( 36.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.463 ns ( 63.35 % ) " "Info: Total interconnect delay = 5.463 ns ( 63.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "8.623 ns" { control:ctrl|state.SB_END control:ctrl|WideOr39~0 control:ctrl|WideOr39 mux32_8x1:mux_iord|out[16]~17 mem_adress_in[16] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "8.623 ns" { control:ctrl|state.SB_END {} control:ctrl|WideOr39~0 {} control:ctrl|WideOr39 {} mux32_8x1:mux_iord|out[16]~17 {} mem_adress_in[16] {} } { 0.000ns 0.375ns 0.560ns 2.039ns 2.489ns } { 0.000ns 0.366ns 0.272ns 0.378ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { clk clk~clkctrl control:ctrl|state.SB_END } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { clk {} clk~combout {} clk~clkctrl {} control:ctrl|state.SB_END {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "8.623 ns" { control:ctrl|state.SB_END control:ctrl|WideOr39~0 control:ctrl|WideOr39 mux32_8x1:mux_iord|out[16]~17 mem_adress_in[16] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "8.623 ns" { control:ctrl|state.SB_END {} control:ctrl|WideOr39~0 {} control:ctrl|WideOr39 {} mux32_8x1:mux_iord|out[16]~17 {} mem_adress_in[16] {} } { 0.000ns 0.375ns 0.560ns 2.039ns 2.489ns } { 0.000ns 0.366ns 0.272ns 0.378ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "mult:MULT\|mult_end reset clk -2.835 ns register " "Info: th for register \"mult:MULT\|mult_end\" (data pin = \"reset\", clock pin = \"clk\") is -2.835 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.481 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 18 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 18; CLK Node = 'clk'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/cpu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 2000 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 2000; COMB Node = 'clk~clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/cpu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.666 ns) + CELL(0.618 ns) 2.481 ns mult:MULT\|mult_end 3 REG LCFF_X22_Y14_N17 3 " "Info: 3: + IC(0.666 ns) + CELL(0.618 ns) = 2.481 ns; Loc. = LCFF_X22_Y14_N17; Fanout = 3; REG Node = 'mult:MULT\|mult_end'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { clk~clkctrl mult:MULT|mult_end } "NODE_NAME" } } { "mult.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/mult.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.33 % ) " "Info: Total cell delay = 1.472 ns ( 59.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.009 ns ( 40.67 % ) " "Info: Total interconnect delay = 1.009 ns ( 40.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { clk clk~clkctrl mult:MULT|mult_end } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { clk {} clk~combout {} clk~clkctrl {} mult:MULT|mult_end {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "mult.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/mult.v" 9 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.465 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.465 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_M21 446 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 446; PIN Node = 'reset'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/cpu.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.218 ns) + CELL(0.228 ns) 5.310 ns mult:MULT\|mult_end~0 2 COMB LCCOMB_X22_Y14_N16 1 " "Info: 2: + IC(4.218 ns) + CELL(0.228 ns) = 5.310 ns; Loc. = LCCOMB_X22_Y14_N16; Fanout = 1; COMB Node = 'mult:MULT\|mult_end~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "4.446 ns" { reset mult:MULT|mult_end~0 } "NODE_NAME" } } { "mult.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/mult.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.465 ns mult:MULT\|mult_end 3 REG LCFF_X22_Y14_N17 3 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.465 ns; Loc. = LCFF_X22_Y14_N17; Fanout = 3; REG Node = 'mult:MULT\|mult_end'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { mult:MULT|mult_end~0 mult:MULT|mult_end } "NODE_NAME" } } { "mult.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/mult.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.247 ns ( 22.82 % ) " "Info: Total cell delay = 1.247 ns ( 22.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.218 ns ( 77.18 % ) " "Info: Total interconnect delay = 4.218 ns ( 77.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "5.465 ns" { reset mult:MULT|mult_end~0 mult:MULT|mult_end } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "5.465 ns" { reset {} reset~combout {} mult:MULT|mult_end~0 {} mult:MULT|mult_end {} } { 0.000ns 0.000ns 4.218ns 0.000ns } { 0.000ns 0.864ns 0.228ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { clk clk~clkctrl mult:MULT|mult_end } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { clk {} clk~combout {} clk~clkctrl {} mult:MULT|mult_end {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "5.465 ns" { reset mult:MULT|mult_end~0 mult:MULT|mult_end } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "5.465 ns" { reset {} reset~combout {} mult:MULT|mult_end~0 {} mult:MULT|mult_end {} } { 0.000ns 0.000ns 4.218ns 0.000ns } { 0.000ns 0.864ns 0.228ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 65 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "264 " "Info: Peak virtual memory: 264 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 17 11:22:26 2019 " "Info: Processing ended: Fri May 17 11:22:26 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
