
---------- Begin Simulation Statistics ----------
final_tick                                 2655806000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 777906                       # Simulator instruction rate (inst/s)
host_mem_usage                                 735748                       # Number of bytes of host memory used
host_op_rate                                  1319520                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.78                       # Real time elapsed on the host
host_tick_rate                             1491792743                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1384799                       # Number of instructions simulated
sim_ops                                       2349088                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002656                       # Number of seconds simulated
sim_ticks                                  2655806000                       # Number of ticks simulated
system.cpu.Branches                            168007                       # Number of branches fetched
system.cpu.committedInsts                     1384799                       # Number of instructions committed
system.cpu.committedOps                       2349088                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                      282207                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           167                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      145379                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            41                       # TLB misses on write requests
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     1898619                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           207                       # TLB misses on write requests
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                          5311612                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               5311611.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads              1042247                       # number of times the CC registers were read
system.cpu.num_cc_register_writes              836997                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts       137955                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 750253                       # Number of float alu accesses
system.cpu.num_fp_insts                        750253                       # number of float instructions
system.cpu.num_fp_register_reads              1061277                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              650735                       # number of times the floating registers were written
system.cpu.num_func_calls                       19085                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses               1832233                       # Number of integer alu accesses
system.cpu.num_int_insts                      1832233                       # number of integer instructions
system.cpu.num_int_register_reads             3592092                       # number of times the integer registers were read
system.cpu.num_int_register_writes            1385318                       # number of times the integer registers were written
system.cpu.num_load_insts                      282181                       # Number of load instructions
system.cpu.num_mem_refs                        427547                       # number of memory refs
system.cpu.num_store_insts                     145366                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 11557      0.49%      0.49% # Class of executed instruction
system.cpu.op_class::IntAlu                   1542716     65.67%     66.16% # Class of executed instruction
system.cpu.op_class::IntMult                     2283      0.10%     66.26% # Class of executed instruction
system.cpu.op_class::IntDiv                      7055      0.30%     66.56% # Class of executed instruction
system.cpu.op_class::FloatAdd                  118599      5.05%     71.61% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     71.61% # Class of executed instruction
system.cpu.op_class::FloatCvt                      96      0.00%     71.62% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     71.62% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     71.62% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     71.62% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     71.62% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     71.62% # Class of executed instruction
system.cpu.op_class::SimdAdd                     2008      0.09%     71.70% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdAlu                    28703      1.22%     72.92% # Class of executed instruction
system.cpu.op_class::SimdCmp                       20      0.00%     72.92% # Class of executed instruction
system.cpu.op_class::SimdCvt                     3888      0.17%     73.09% # Class of executed instruction
system.cpu.op_class::SimdMisc                    6970      0.30%     73.39% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     73.39% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     73.39% # Class of executed instruction
system.cpu.op_class::SimdShift                    781      0.03%     73.42% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     73.42% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     73.42% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     73.42% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd              106181      4.52%     77.94% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     77.94% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     77.94% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                5943      0.25%     78.19% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                3106      0.13%     78.32% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     78.32% # Class of executed instruction
system.cpu.op_class::SimdFloatMult              81635      3.48%     81.80% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     81.80% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     81.80% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     81.80% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     81.80% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     81.80% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     81.80% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     81.80% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     81.80% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     81.80% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     81.80% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     81.80% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     81.80% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     81.80% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     81.80% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     81.80% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     81.80% # Class of executed instruction
system.cpu.op_class::MemRead                   130856      5.57%     87.37% # Class of executed instruction
system.cpu.op_class::MemWrite                   55711      2.37%     89.74% # Class of executed instruction
system.cpu.op_class::FloatMemRead              151325      6.44%     96.18% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              89655      3.82%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    2349088                       # Class of executed instruction
system.cpu.workload.numSyscalls                    95                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           24                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          5607                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   2655806000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4124                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            5                       # Transaction distribution
system.membus.trans_dist::CleanEvict               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1463                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1463                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1678                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2446                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         3356                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3356                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         7838                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         7838                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  11194                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       107392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       107392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       250496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       250496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  357888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5587                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000716                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.026750                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5583     99.93%     99.93% # Request fanout histogram
system.membus.snoop_fanout::1                       4      0.07%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                5587                       # Request fanout histogram
system.membus.reqLayer2.occupancy             5633000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8921750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer2.occupancy           20759250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   2655806000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         107392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         250176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             357568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       107392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        107392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks          320                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             320                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1678                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3909                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5587                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks            5                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  5                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          40436689                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          94199652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             134636340                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     40436689                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         40436689                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         120491                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               120491                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         120491                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         40436689                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         94199652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            134756831                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples         5.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1678.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3909.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000575500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               11861                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5587                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          5                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5587                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        5                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       2.74                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     43718750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   27935000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               148475000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7825.09                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26575.09                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     4387                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.52                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5587                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    5                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5587                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1198                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    298.203673                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   187.279637                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   304.054790                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          382     31.89%     31.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          321     26.79%     58.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          176     14.69%     73.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           95      7.93%     81.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           39      3.26%     84.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           29      2.42%     86.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           21      1.75%     88.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           17      1.42%     90.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          118      9.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1198                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 357568                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  357568                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  320                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       134.64                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    134.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.05                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2655749000                       # Total gap between requests
system.mem_ctrls.avgGap                     474919.35                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       107392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       250176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 40436688.523182787001                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 94199651.631180882454                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1678                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3909                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks            5                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     41980250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    106494750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25018.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27243.48                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    78.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              4512480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2394645                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            19535040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     209592240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        438811650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        650304000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1325150055                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        498.963424                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1686569750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     88660000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    880576250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              4055520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2151765                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            20356140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     209592240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        562481700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        546160800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1344798165                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        506.361596                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1414502250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     88660000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1152643750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON      2655806000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2655806000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1896941                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1896941                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1896941                       # number of overall hits
system.cpu.icache.overall_hits::total         1896941                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1678                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1678                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1678                       # number of overall misses
system.cpu.icache.overall_misses::total          1678                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     96216000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     96216000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     96216000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     96216000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1898619                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1898619                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1898619                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1898619                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000884                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000884                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000884                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000884                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 57339.690107                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57339.690107                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 57339.690107                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57339.690107                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         1678                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1678                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1678                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1678                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     94538000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     94538000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     94538000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     94538000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000884                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000884                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000884                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000884                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 56339.690107                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56339.690107                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 56339.690107                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56339.690107                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1896941                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1896941                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1678                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1678                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     96216000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     96216000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1898619                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1898619                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000884                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000884                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 57339.690107                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57339.690107                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1678                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1678                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     94538000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     94538000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000884                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000884                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 56339.690107                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56339.690107                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2655806000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          1146.815777                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1898619                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1678                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1131.477354                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  1146.815777                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.034998                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.034998                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1678                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           81                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          196                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3         1337                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.051208                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3798916                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3798916                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2655806000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   2655806000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   2655806000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   2655806000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2655806000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   2655806000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   2655806000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2655806000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       423677                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           423677                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       423677                       # number of overall hits
system.cpu.dcache.overall_hits::total          423677                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         3909                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           3909                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         3909                       # number of overall misses
system.cpu.dcache.overall_misses::total          3909                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    232799000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    232799000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    232799000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    232799000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       427586                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       427586                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       427586                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       427586                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009142                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009142                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009142                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009142                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 59554.617549                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59554.617549                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 59554.617549                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59554.617549                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            5                       # number of writebacks
system.cpu.dcache.writebacks::total                 5                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data         3909                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3909                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3909                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3909                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    228890000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    228890000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    228890000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    228890000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009142                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009142                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009142                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009142                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 58554.617549                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58554.617549                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 58554.617549                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58554.617549                       # average overall mshr miss latency
system.cpu.dcache.replacements                     20                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       279761                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          279761                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2446                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2446                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    142775000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    142775000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       282207                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       282207                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008667                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008667                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 58370.809485                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58370.809485                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2446                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2446                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    140329000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    140329000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008667                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008667                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 57370.809485                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57370.809485                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       143916                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         143916                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1463                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1463                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     90024000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     90024000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       145379                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       145379                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.010063                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010063                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61533.834586                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61533.834586                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1463                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1463                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     88561000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     88561000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.010063                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010063                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60533.834586                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60533.834586                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2655806000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          3189.127682                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              427586                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3909                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            109.385009                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            147000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  3189.127682                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.097324                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.097324                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         3889                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         3856                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.118683                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            859081                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           859081                       # Number of data accesses

---------- End Simulation Statistics   ----------
