Analysis & Synthesis report for genetic_algorithm
Mon Sep 25 14:47:05 2023
Quartus Prime Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |genetic_algorithm|state
 10. State Machine - |genetic_algorithm|Print_data:print_data_instance|state
 11. State Machine - |genetic_algorithm|Init_Population:init_population_instance|state
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Registers Packed Into Inferred Megafunctions
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for sync_ram:ram_instance|altsyncram:ram_rtl_0|altsyncram_hi41:auto_generated
 18. Parameter Settings for User Entity Instance: Print_data:print_data_instance|bin_to_bcd:bin_to_bcd_instance
 19. Parameter Settings for Inferred Entity Instance: sync_ram:ram_instance|altsyncram:ram_rtl_0
 20. Parameter Settings for Inferred Entity Instance: Init_Population:init_population_instance|lpm_mult:Mult0
 21. Parameter Settings for Inferred Entity Instance: Print_data:print_data_instance|bin_to_bcd:bin_to_bcd_instance|lpm_divide:Mod1
 22. Parameter Settings for Inferred Entity Instance: Print_data:print_data_instance|bin_to_bcd:bin_to_bcd_instance|lpm_divide:Div2
 23. Parameter Settings for Inferred Entity Instance: Print_data:print_data_instance|lpm_divide:Mod0
 24. altsyncram Parameter Settings by Entity Instance
 25. lpm_mult Parameter Settings by Entity Instance
 26. Port Connectivity Checks: "Print_data:print_data_instance|bin_to_bcd:bin_to_bcd_instance"
 27. Post-Synthesis Netlist Statistics for Top Partition
 28. Elapsed Time Per Partition
 29. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Sep 25 14:47:05 2023          ;
; Quartus Prime Version              ; 22.1std.1 Build 917 02/14/2023 SC Lite Edition ;
; Revision Name                      ; genetic_algorithm                              ;
; Top-level Entity Name              ; genetic_algorithm                              ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 1,461                                          ;
;     Total combinational functions  ; 1,423                                          ;
;     Dedicated logic registers      ; 286                                            ;
; Total registers                    ; 286                                            ;
; Total pins                         ; 38                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 131,072                                        ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; genetic_algorithm  ; genetic_algorithm  ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                          ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                      ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------+---------+
; genetic_algorithm.vhd            ; yes             ; User VHDL File               ; D:/Mestrado-ITA/VHDL/Genetic_Algorithms-ROUTES-VHDL/genetic_algorithm.vhd         ;         ;
; bcd_seven_seg.vhd                ; yes             ; User VHDL File               ; D:/Mestrado-ITA/VHDL/Genetic_Algorithms-ROUTES-VHDL/bcd_seven_seg.vhd             ;         ;
; Init_Population.vhd              ; yes             ; User VHDL File               ; D:/Mestrado-ITA/VHDL/Genetic_Algorithms-ROUTES-VHDL/Init_Population.vhd           ;         ;
; Print_data.vhd                   ; yes             ; User VHDL File               ; D:/Mestrado-ITA/VHDL/Genetic_Algorithms-ROUTES-VHDL/Print_data.vhd                ;         ;
; sync_ram.vhd                     ; yes             ; User VHDL File               ; D:/Mestrado-ITA/VHDL/Genetic_Algorithms-ROUTES-VHDL/sync_ram.vhd                  ;         ;
; bin_to_bcd.vhd                   ; yes             ; User VHDL File               ; D:/Mestrado-ITA/VHDL/Genetic_Algorithms-ROUTES-VHDL/bin_to_bcd.vhd                ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; aglobal221.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc          ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altram.inc              ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; db/altsyncram_hi41.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/Mestrado-ITA/VHDL/Genetic_Algorithms-ROUTES-VHDL/db/altsyncram_hi41.tdf        ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf            ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.inc            ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altshift.inc            ;         ;
; multcore.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf            ;         ;
; csa_add.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/csa_add.inc             ;         ;
; mpar_add.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/mpar_add.inc            ;         ;
; muleabz.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/muleabz.inc             ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/mul_lfrg.inc            ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/mul_boothc.inc          ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_ded_mult.inc        ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_ded_mult_y.inc      ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/dffpipe.inc             ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/mpar_add.tdf            ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/look_add.inc            ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_bkh.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Mestrado-ITA/VHDL/Genetic_Algorithms-ROUTES-VHDL/db/add_sub_bkh.tdf            ;         ;
; db/add_sub_h9h.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Mestrado-ITA/VHDL/Genetic_Algorithms-ROUTES-VHDL/db/add_sub_h9h.tdf            ;         ;
; db/add_sub_fkh.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Mestrado-ITA/VHDL/Genetic_Algorithms-ROUTES-VHDL/db/add_sub_fkh.tdf            ;         ;
; altshift.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altshift.tdf            ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_divide.tdf          ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/abs_divider.inc         ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sign_div_unsign.inc     ;         ;
; db/lpm_divide_q9m.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/Mestrado-ITA/VHDL/Genetic_Algorithms-ROUTES-VHDL/db/lpm_divide_q9m.tdf         ;         ;
; db/sign_div_unsign_fkh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/Mestrado-ITA/VHDL/Genetic_Algorithms-ROUTES-VHDL/db/sign_div_unsign_fkh.tdf    ;         ;
; db/alt_u_div_i4f.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/Mestrado-ITA/VHDL/Genetic_Algorithms-ROUTES-VHDL/db/alt_u_div_i4f.tdf          ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Mestrado-ITA/VHDL/Genetic_Algorithms-ROUTES-VHDL/db/add_sub_7pc.tdf            ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Mestrado-ITA/VHDL/Genetic_Algorithms-ROUTES-VHDL/db/add_sub_8pc.tdf            ;         ;
; db/lpm_divide_jhm.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/Mestrado-ITA/VHDL/Genetic_Algorithms-ROUTES-VHDL/db/lpm_divide_jhm.tdf         ;         ;
; db/sign_div_unsign_bkh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/Mestrado-ITA/VHDL/Genetic_Algorithms-ROUTES-VHDL/db/sign_div_unsign_bkh.tdf    ;         ;
; db/alt_u_div_a4f.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/Mestrado-ITA/VHDL/Genetic_Algorithms-ROUTES-VHDL/db/alt_u_div_a4f.tdf          ;         ;
; db/lpm_divide_cqo.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/Mestrado-ITA/VHDL/Genetic_Algorithms-ROUTES-VHDL/db/lpm_divide_cqo.tdf         ;         ;
; db/abs_divider_4dg.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/Mestrado-ITA/VHDL/Genetic_Algorithms-ROUTES-VHDL/db/abs_divider_4dg.tdf        ;         ;
; db/alt_u_div_6af.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/Mestrado-ITA/VHDL/Genetic_Algorithms-ROUTES-VHDL/db/alt_u_div_6af.tdf          ;         ;
; db/lpm_abs_i0a.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Mestrado-ITA/VHDL/Genetic_Algorithms-ROUTES-VHDL/db/lpm_abs_i0a.tdf            ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 1,461       ;
;                                             ;             ;
; Total combinational functions               ; 1423        ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 432         ;
;     -- 3 input functions                    ; 363         ;
;     -- <=2 input functions                  ; 628         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 881         ;
;     -- arithmetic mode                      ; 542         ;
;                                             ;             ;
; Total registers                             ; 286         ;
;     -- Dedicated logic registers            ; 286         ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 38          ;
; Total memory bits                           ; 131072      ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; clock~input ;
; Maximum fan-out                             ; 302         ;
; Total fan-out                               ; 5272        ;
; Average fan-out                             ; 2.93        ;
+---------------------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                        ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                ; Entity Name         ; Library Name ;
+---------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |genetic_algorithm                                ; 1423 (17)           ; 286 (5)                   ; 131072      ; 0            ; 0       ; 0         ; 38   ; 0            ; |genetic_algorithm                                                                                                                                                                 ; genetic_algorithm   ; work         ;
;    |Init_Population:init_population_instance|     ; 226 (202)           ; 133 (133)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |genetic_algorithm|Init_Population:init_population_instance                                                                                                                        ; Init_Population     ; work         ;
;       |lpm_mult:Mult0|                            ; 24 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |genetic_algorithm|Init_Population:init_population_instance|lpm_mult:Mult0                                                                                                         ; lpm_mult            ; work         ;
;          |multcore:mult_core|                     ; 24 (9)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |genetic_algorithm|Init_Population:init_population_instance|lpm_mult:Mult0|multcore:mult_core                                                                                      ; multcore            ; work         ;
;             |mpar_add:padder|                     ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |genetic_algorithm|Init_Population:init_population_instance|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                      ; mpar_add            ; work         ;
;                |lpm_add_sub:adder[0]|             ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |genetic_algorithm|Init_Population:init_population_instance|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; lpm_add_sub         ; work         ;
;                   |add_sub_h9h:auto_generated|    ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |genetic_algorithm|Init_Population:init_population_instance|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h9h:auto_generated                      ; add_sub_h9h         ; work         ;
;                |lpm_add_sub:adder[1]|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |genetic_algorithm|Init_Population:init_population_instance|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                 ; lpm_add_sub         ; work         ;
;                   |add_sub_bkh:auto_generated|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |genetic_algorithm|Init_Population:init_population_instance|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_bkh:auto_generated                      ; add_sub_bkh         ; work         ;
;                |mpar_add:sub_par_add|             ; 5 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |genetic_algorithm|Init_Population:init_population_instance|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; mpar_add            ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 5 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |genetic_algorithm|Init_Population:init_population_instance|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; lpm_add_sub         ; work         ;
;                      |add_sub_fkh:auto_generated| ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |genetic_algorithm|Init_Population:init_population_instance|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated ; add_sub_fkh         ; work         ;
;    |Print_data:print_data_instance|               ; 1180 (238)          ; 148 (112)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |genetic_algorithm|Print_data:print_data_instance                                                                                                                                  ; Print_data          ; work         ;
;       |bcd_seven_seg:bcd_seven_instance_1|        ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |genetic_algorithm|Print_data:print_data_instance|bcd_seven_seg:bcd_seven_instance_1                                                                                               ; bcd_seven_seg       ; work         ;
;       |bcd_seven_seg:bcd_seven_instance_2|        ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |genetic_algorithm|Print_data:print_data_instance|bcd_seven_seg:bcd_seven_instance_2                                                                                               ; bcd_seven_seg       ; work         ;
;       |bcd_seven_seg:bcd_seven_instance_3|        ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |genetic_algorithm|Print_data:print_data_instance|bcd_seven_seg:bcd_seven_instance_3                                                                                               ; bcd_seven_seg       ; work         ;
;       |bcd_seven_seg:bcd_seven_instance|          ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |genetic_algorithm|Print_data:print_data_instance|bcd_seven_seg:bcd_seven_instance                                                                                                 ; bcd_seven_seg       ; work         ;
;       |bin_to_bcd:bin_to_bcd_instance|            ; 136 (8)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |genetic_algorithm|Print_data:print_data_instance|bin_to_bcd:bin_to_bcd_instance                                                                                                   ; bin_to_bcd          ; work         ;
;          |lpm_divide:Div2|                        ; 51 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |genetic_algorithm|Print_data:print_data_instance|bin_to_bcd:bin_to_bcd_instance|lpm_divide:Div2                                                                                   ; lpm_divide          ; work         ;
;             |lpm_divide_jhm:auto_generated|       ; 51 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |genetic_algorithm|Print_data:print_data_instance|bin_to_bcd:bin_to_bcd_instance|lpm_divide:Div2|lpm_divide_jhm:auto_generated                                                     ; lpm_divide_jhm      ; work         ;
;                |sign_div_unsign_bkh:divider|      ; 51 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |genetic_algorithm|Print_data:print_data_instance|bin_to_bcd:bin_to_bcd_instance|lpm_divide:Div2|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider                         ; sign_div_unsign_bkh ; work         ;
;                   |alt_u_div_a4f:divider|         ; 51 (51)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |genetic_algorithm|Print_data:print_data_instance|bin_to_bcd:bin_to_bcd_instance|lpm_divide:Div2|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider   ; alt_u_div_a4f       ; work         ;
;          |lpm_divide:Mod1|                        ; 77 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |genetic_algorithm|Print_data:print_data_instance|bin_to_bcd:bin_to_bcd_instance|lpm_divide:Mod1                                                                                   ; lpm_divide          ; work         ;
;             |lpm_divide_q9m:auto_generated|       ; 77 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |genetic_algorithm|Print_data:print_data_instance|bin_to_bcd:bin_to_bcd_instance|lpm_divide:Mod1|lpm_divide_q9m:auto_generated                                                     ; lpm_divide_q9m      ; work         ;
;                |sign_div_unsign_fkh:divider|      ; 77 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |genetic_algorithm|Print_data:print_data_instance|bin_to_bcd:bin_to_bcd_instance|lpm_divide:Mod1|lpm_divide_q9m:auto_generated|sign_div_unsign_fkh:divider                         ; sign_div_unsign_fkh ; work         ;
;                   |alt_u_div_i4f:divider|         ; 77 (77)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |genetic_algorithm|Print_data:print_data_instance|bin_to_bcd:bin_to_bcd_instance|lpm_divide:Mod1|lpm_divide_q9m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider   ; alt_u_div_i4f       ; work         ;
;       |lpm_divide:Mod0|                           ; 778 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |genetic_algorithm|Print_data:print_data_instance|lpm_divide:Mod0                                                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_cqo:auto_generated|          ; 778 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |genetic_algorithm|Print_data:print_data_instance|lpm_divide:Mod0|lpm_divide_cqo:auto_generated                                                                                    ; lpm_divide_cqo      ; work         ;
;             |abs_divider_4dg:divider|             ; 778 (58)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |genetic_algorithm|Print_data:print_data_instance|lpm_divide:Mod0|lpm_divide_cqo:auto_generated|abs_divider_4dg:divider                                                            ; abs_divider_4dg     ; work         ;
;                |alt_u_div_6af:divider|            ; 665 (665)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |genetic_algorithm|Print_data:print_data_instance|lpm_divide:Mod0|lpm_divide_cqo:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider                                      ; alt_u_div_6af       ; work         ;
;                |lpm_abs_i0a:my_abs_num|           ; 55 (55)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |genetic_algorithm|Print_data:print_data_instance|lpm_divide:Mod0|lpm_divide_cqo:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num                                     ; lpm_abs_i0a         ; work         ;
;    |sync_ram:ram_instance|                        ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |genetic_algorithm|sync_ram:ram_instance                                                                                                                                           ; sync_ram            ; work         ;
;       |altsyncram:ram_rtl_0|                      ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |genetic_algorithm|sync_ram:ram_instance|altsyncram:ram_rtl_0                                                                                                                      ; altsyncram          ; work         ;
;          |altsyncram_hi41:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |genetic_algorithm|sync_ram:ram_instance|altsyncram:ram_rtl_0|altsyncram_hi41:auto_generated                                                                                       ; altsyncram_hi41     ; work         ;
+---------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                      ;
+--------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                 ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+--------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+------+
; sync_ram:ram_instance|altsyncram:ram_rtl_0|altsyncram_hi41:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 8192         ; 16           ; --           ; --           ; 131072 ; None ;
+--------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------+
; State Machine - |genetic_algorithm|state                           ;
+------------------+------------------+---------------+--------------+
; Name             ; state.s_evaluate ; state.s_print ; state.s_init ;
+------------------+------------------+---------------+--------------+
; state.s_init     ; 0                ; 0             ; 0            ;
; state.s_print    ; 0                ; 1             ; 1            ;
; state.s_evaluate ; 1                ; 0             ; 1            ;
+------------------+------------------+---------------+--------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------+
; State Machine - |genetic_algorithm|Print_data:print_data_instance|state ;
+-----------------+---------------+-----------------+---------------------+
; Name            ; state.s_write ; state.s_address ; state.s_idle        ;
+-----------------+---------------+-----------------+---------------------+
; state.s_idle    ; 0             ; 0               ; 0                   ;
; state.s_address ; 0             ; 1               ; 1                   ;
; state.s_write   ; 1             ; 0               ; 1                   ;
+-----------------+---------------+-----------------+---------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------+
; State Machine - |genetic_algorithm|Init_Population:init_population_instance|state                                         ;
+--------------------+--------------------+---------------+----------------+----------------+----------------+--------------+
; Name               ; state.s_write_done ; state.s_write ; state.s_j_loop ; state.s_i_loop ; state.s_p_loop ; state.s_idle ;
+--------------------+--------------------+---------------+----------------+----------------+----------------+--------------+
; state.s_idle       ; 0                  ; 0             ; 0              ; 0              ; 0              ; 0            ;
; state.s_p_loop     ; 0                  ; 0             ; 0              ; 0              ; 1              ; 1            ;
; state.s_i_loop     ; 0                  ; 0             ; 0              ; 1              ; 0              ; 1            ;
; state.s_j_loop     ; 0                  ; 0             ; 1              ; 0              ; 0              ; 1            ;
; state.s_write      ; 0                  ; 1             ; 0              ; 0              ; 0              ; 1            ;
; state.s_write_done ; 1                  ; 0             ; 0              ; 0              ; 0              ; 1            ;
+--------------------+--------------------+---------------+----------------+----------------+----------------+--------------+


+-------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                    ;
+--------------------------------------------------------------+----------------------------------------+
; Register name                                                ; Reason for Removal                     ;
+--------------------------------------------------------------+----------------------------------------+
; Init_Population:init_population_instance|datain[4..7,12..15] ; Lost fanout                            ;
; state.s_evaluate                                             ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 9                        ;                                        ;
+--------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 286   ;
; Number of registers using Synchronous Clear  ; 96    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 95    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 171   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------+
; Inverted Register Statistics                          ;
+---------------------------------------------+---------+
; Inverted Register                           ; Fan out ;
+---------------------------------------------+---------+
; Print_data:print_data_instance|bcd_i_col[1] ; 7       ;
; Print_data:print_data_instance|bcd_i_col[2] ; 7       ;
; Print_data:print_data_instance|bcd_i_col[3] ; 7       ;
; Print_data:print_data_instance|bcd_i_row[1] ; 7       ;
; Print_data:print_data_instance|bcd_i_row[2] ; 7       ;
; Print_data:print_data_instance|bcd_i_row[3] ; 7       ;
; Total number of inverted registers = 6      ;         ;
+---------------------------------------------+---------+


+------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                       ;
+-------------------------------------------+---------------------------------+------+
; Register Name                             ; Megafunction                    ; Type ;
+-------------------------------------------+---------------------------------+------+
; sync_ram:ram_instance|read_address[0..12] ; sync_ram:ram_instance|ram_rtl_0 ; RAM  ;
+-------------------------------------------+---------------------------------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |genetic_algorithm|Print_data:print_data_instance|count_address[13]     ;
; 5:1                ; 19 bits   ; 57 LEs        ; 19 LEs               ; 38 LEs                 ; Yes        ; |genetic_algorithm|Init_Population:init_population_instance|p[31]       ;
; 7:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |genetic_algorithm|Init_Population:init_population_instance|i[21]       ;
; 7:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |genetic_algorithm|Init_Population:init_population_instance|j[10]       ;
; 5:1                ; 13 bits   ; 39 LEs        ; 13 LEs               ; 26 LEs                 ; Yes        ; |genetic_algorithm|Init_Population:init_population_instance|p[3]        ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |genetic_algorithm|Init_Population:init_population_instance|Selector100 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for sync_ram:ram_instance|altsyncram:ram_rtl_0|altsyncram_hi41:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Print_data:print_data_instance|bin_to_bcd:bin_to_bcd_instance ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; num_bin_size   ; 8     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sync_ram:ram_instance|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                         ;
; WIDTH_A                            ; 16                   ; Untyped                         ;
; WIDTHAD_A                          ; 13                   ; Untyped                         ;
; NUMWORDS_A                         ; 8192                 ; Untyped                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 1                    ; Untyped                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_hi41      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Init_Population:init_population_instance|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                     ;
+------------------------------------------------+--------------+------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                           ;
; LPM_WIDTHA                                     ; 13           ; Untyped                                  ;
; LPM_WIDTHB                                     ; 7            ; Untyped                                  ;
; LPM_WIDTHP                                     ; 20           ; Untyped                                  ;
; LPM_WIDTHR                                     ; 20           ; Untyped                                  ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                  ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                  ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                  ;
; LATENCY                                        ; 0            ; Untyped                                  ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                  ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                  ;
; USE_EAB                                        ; OFF          ; Untyped                                  ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                  ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                  ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                  ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                  ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                  ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                  ;
+------------------------------------------------+--------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Print_data:print_data_instance|bin_to_bcd:bin_to_bcd_instance|lpm_divide:Mod1 ;
+------------------------+----------------+--------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                 ;
+------------------------+----------------+--------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                                              ;
; LPM_WIDTHD             ; 8              ; Untyped                                                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                              ;
; CBXI_PARAMETER         ; lpm_divide_q9m ; Untyped                                                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                       ;
+------------------------+----------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Print_data:print_data_instance|bin_to_bcd:bin_to_bcd_instance|lpm_divide:Div2 ;
+------------------------+----------------+--------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                 ;
+------------------------+----------------+--------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                                              ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                              ;
; CBXI_PARAMETER         ; lpm_divide_jhm ; Untyped                                                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                       ;
+------------------------+----------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Print_data:print_data_instance|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                  ;
+------------------------+----------------+-------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                               ;
; LPM_WIDTHD             ; 32             ; Untyped                                               ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                               ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                               ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                               ;
; CBXI_PARAMETER         ; lpm_divide_cqo ; Untyped                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                        ;
+------------------------+----------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                       ;
+-------------------------------------------+--------------------------------------------+
; Name                                      ; Value                                      ;
+-------------------------------------------+--------------------------------------------+
; Number of entity instances                ; 1                                          ;
; Entity Instance                           ; sync_ram:ram_instance|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                ;
;     -- WIDTH_A                            ; 16                                         ;
;     -- NUMWORDS_A                         ; 8192                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                               ;
;     -- WIDTH_B                            ; 1                                          ;
;     -- NUMWORDS_B                         ; 1                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ;
+-------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                  ;
+---------------------------------------+---------------------------------------------------------+
; Name                                  ; Value                                                   ;
+---------------------------------------+---------------------------------------------------------+
; Number of entity instances            ; 1                                                       ;
; Entity Instance                       ; Init_Population:init_population_instance|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 13                                                      ;
;     -- LPM_WIDTHB                     ; 7                                                       ;
;     -- LPM_WIDTHP                     ; 20                                                      ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                     ;
;     -- USE_EAB                        ; OFF                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                      ;
+---------------------------------------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Print_data:print_data_instance|bin_to_bcd:bin_to_bcd_instance"                               ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; bcd_thousands ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bcd_hundreds  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 38                          ;
; cycloneiii_ff         ; 286                         ;
;     CLR               ; 87                          ;
;     ENA               ; 67                          ;
;     ENA CLR           ; 8                           ;
;     ENA SCLR          ; 96                          ;
;     plain             ; 28                          ;
; cycloneiii_lcell_comb ; 1423                        ;
;     arith             ; 542                         ;
;         2 data inputs ; 219                         ;
;         3 data inputs ; 323                         ;
;     normal            ; 881                         ;
;         0 data inputs ; 19                          ;
;         1 data inputs ; 19                          ;
;         2 data inputs ; 371                         ;
;         3 data inputs ; 40                          ;
;         4 data inputs ; 432                         ;
; cycloneiii_ram_block  ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 53.20                       ;
; Average LUT depth     ; 28.01                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition
    Info: Processing started: Mon Sep 25 14:46:49 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off genetic_algorithm -c genetic_algorithm
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 3 design units, including 1 entities, in source file genetic_algorithm.vhd
    Info (12022): Found design unit 1: my_types File: D:/Mestrado-ITA/VHDL/Genetic_Algorithms-ROUTES-VHDL/genetic_algorithm.vhd Line: 6
    Info (12022): Found design unit 2: genetic_algorithm-RTL File: D:/Mestrado-ITA/VHDL/Genetic_Algorithms-ROUTES-VHDL/genetic_algorithm.vhd Line: 31
    Info (12023): Found entity 1: genetic_algorithm File: D:/Mestrado-ITA/VHDL/Genetic_Algorithms-ROUTES-VHDL/genetic_algorithm.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file bcd_seven_seg.vhd
    Info (12022): Found design unit 1: bcd_seven_seg-rtl File: D:/Mestrado-ITA/VHDL/Genetic_Algorithms-ROUTES-VHDL/bcd_seven_seg.vhd Line: 13
    Info (12023): Found entity 1: bcd_seven_seg File: D:/Mestrado-ITA/VHDL/Genetic_Algorithms-ROUTES-VHDL/bcd_seven_seg.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file init_population.vhd
    Info (12022): Found design unit 1: Init_Population-Behavioral File: D:/Mestrado-ITA/VHDL/Genetic_Algorithms-ROUTES-VHDL/Init_Population.vhd Line: 18
    Info (12023): Found entity 1: Init_Population File: D:/Mestrado-ITA/VHDL/Genetic_Algorithms-ROUTES-VHDL/Init_Population.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file print_data.vhd
    Info (12022): Found design unit 1: Print_data-RTL File: D:/Mestrado-ITA/VHDL/Genetic_Algorithms-ROUTES-VHDL/Print_data.vhd Line: 17
    Info (12023): Found entity 1: Print_data File: D:/Mestrado-ITA/VHDL/Genetic_Algorithms-ROUTES-VHDL/Print_data.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file sync_ram.vhd
    Info (12022): Found design unit 1: sync_ram-RTL File: D:/Mestrado-ITA/VHDL/Genetic_Algorithms-ROUTES-VHDL/sync_ram.vhd Line: 16
    Info (12023): Found entity 1: sync_ram File: D:/Mestrado-ITA/VHDL/Genetic_Algorithms-ROUTES-VHDL/sync_ram.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file bin_to_bcd.vhd
    Info (12022): Found design unit 1: bin_to_bcd-RTL File: D:/Mestrado-ITA/VHDL/Genetic_Algorithms-ROUTES-VHDL/bin_to_bcd.vhd Line: 21
    Info (12023): Found entity 1: bin_to_bcd File: D:/Mestrado-ITA/VHDL/Genetic_Algorithms-ROUTES-VHDL/bin_to_bcd.vhd Line: 7
Info (12127): Elaborating entity "genetic_algorithm" for the top level hierarchy
Warning (10540): VHDL Signal Declaration warning at genetic_algorithm.vhd(36): used explicit default value for signal "done_print" because signal was never assigned a value File: D:/Mestrado-ITA/VHDL/Genetic_Algorithms-ROUTES-VHDL/genetic_algorithm.vhd Line: 36
Info (12128): Elaborating entity "sync_ram" for hierarchy "sync_ram:ram_instance" File: D:/Mestrado-ITA/VHDL/Genetic_Algorithms-ROUTES-VHDL/genetic_algorithm.vhd Line: 83
Info (12128): Elaborating entity "Init_Population" for hierarchy "Init_Population:init_population_instance" File: D:/Mestrado-ITA/VHDL/Genetic_Algorithms-ROUTES-VHDL/genetic_algorithm.vhd Line: 92
Warning (10036): Verilog HDL or VHDL warning at Init_Population.vhd(23): object "start" assigned a value but never read File: D:/Mestrado-ITA/VHDL/Genetic_Algorithms-ROUTES-VHDL/Init_Population.vhd Line: 23
Info (12128): Elaborating entity "Print_data" for hierarchy "Print_data:print_data_instance" File: D:/Mestrado-ITA/VHDL/Genetic_Algorithms-ROUTES-VHDL/genetic_algorithm.vhd Line: 103
Warning (10036): Verilog HDL or VHDL warning at Print_data.vhd(20): object "bcd_i_thousands" assigned a value but never read File: D:/Mestrado-ITA/VHDL/Genetic_Algorithms-ROUTES-VHDL/Print_data.vhd Line: 20
Warning (10036): Verilog HDL or VHDL warning at Print_data.vhd(20): object "bcd_i_hundreds" assigned a value but never read File: D:/Mestrado-ITA/VHDL/Genetic_Algorithms-ROUTES-VHDL/Print_data.vhd Line: 20
Warning (10036): Verilog HDL or VHDL warning at Print_data.vhd(22): object "input_data_route_old" assigned a value but never read File: D:/Mestrado-ITA/VHDL/Genetic_Algorithms-ROUTES-VHDL/Print_data.vhd Line: 22
Warning (10492): VHDL Process Statement warning at Print_data.vhd(130): signal "input_data_route" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Mestrado-ITA/VHDL/Genetic_Algorithms-ROUTES-VHDL/Print_data.vhd Line: 130
Info (12128): Elaborating entity "bin_to_bcd" for hierarchy "Print_data:print_data_instance|bin_to_bcd:bin_to_bcd_instance" File: D:/Mestrado-ITA/VHDL/Genetic_Algorithms-ROUTES-VHDL/Print_data.vhd Line: 54
Info (12128): Elaborating entity "bcd_seven_seg" for hierarchy "Print_data:print_data_instance|bcd_seven_seg:bcd_seven_instance" File: D:/Mestrado-ITA/VHDL/Genetic_Algorithms-ROUTES-VHDL/Print_data.vhd Line: 68
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "sync_ram:ram_instance|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (278001): Inferred 4 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Init_Population:init_population_instance|Mult0" File: D:/Mestrado-ITA/VHDL/Genetic_Algorithms-ROUTES-VHDL/Init_Population.vhd Line: 69
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Print_data:print_data_instance|bin_to_bcd:bin_to_bcd_instance|Mod1" File: D:/Mestrado-ITA/VHDL/Genetic_Algorithms-ROUTES-VHDL/bin_to_bcd.vhd Line: 37
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Print_data:print_data_instance|bin_to_bcd:bin_to_bcd_instance|Div2" File: D:/Mestrado-ITA/VHDL/Genetic_Algorithms-ROUTES-VHDL/bin_to_bcd.vhd Line: 36
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Print_data:print_data_instance|Mod0" File: D:/Mestrado-ITA/VHDL/Genetic_Algorithms-ROUTES-VHDL/Print_data.vhd Line: 142
Info (12130): Elaborated megafunction instantiation "sync_ram:ram_instance|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "sync_ram:ram_instance|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "8192"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hi41.tdf
    Info (12023): Found entity 1: altsyncram_hi41 File: D:/Mestrado-ITA/VHDL/Genetic_Algorithms-ROUTES-VHDL/db/altsyncram_hi41.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "Init_Population:init_population_instance|lpm_mult:Mult0" File: D:/Mestrado-ITA/VHDL/Genetic_Algorithms-ROUTES-VHDL/Init_Population.vhd Line: 69
Info (12133): Instantiated megafunction "Init_Population:init_population_instance|lpm_mult:Mult0" with the following parameter: File: D:/Mestrado-ITA/VHDL/Genetic_Algorithms-ROUTES-VHDL/Init_Population.vhd Line: 69
    Info (12134): Parameter "LPM_WIDTHA" = "13"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "20"
    Info (12134): Parameter "LPM_WIDTHR" = "20"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "Init_Population:init_population_instance|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "Init_Population:init_population_instance|lpm_mult:Mult0" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "Init_Population:init_population_instance|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "Init_Population:init_population_instance|lpm_mult:Mult0" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "Init_Population:init_population_instance|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "Init_Population:init_population_instance|lpm_mult:Mult0" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_bkh.tdf
    Info (12023): Found entity 1: add_sub_bkh File: D:/Mestrado-ITA/VHDL/Genetic_Algorithms-ROUTES-VHDL/db/add_sub_bkh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "Init_Population:init_population_instance|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "Init_Population:init_population_instance|lpm_mult:Mult0" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_h9h.tdf
    Info (12023): Found entity 1: add_sub_h9h File: D:/Mestrado-ITA/VHDL/Genetic_Algorithms-ROUTES-VHDL/db/add_sub_h9h.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "Init_Population:init_population_instance|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "Init_Population:init_population_instance|lpm_mult:Mult0" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "Init_Population:init_population_instance|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "Init_Population:init_population_instance|lpm_mult:Mult0" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_fkh.tdf
    Info (12023): Found entity 1: add_sub_fkh File: D:/Mestrado-ITA/VHDL/Genetic_Algorithms-ROUTES-VHDL/db/add_sub_fkh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "Init_Population:init_population_instance|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "Init_Population:init_population_instance|lpm_mult:Mult0" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "Print_data:print_data_instance|bin_to_bcd:bin_to_bcd_instance|lpm_divide:Mod1" File: D:/Mestrado-ITA/VHDL/Genetic_Algorithms-ROUTES-VHDL/bin_to_bcd.vhd Line: 37
Info (12133): Instantiated megafunction "Print_data:print_data_instance|bin_to_bcd:bin_to_bcd_instance|lpm_divide:Mod1" with the following parameter: File: D:/Mestrado-ITA/VHDL/Genetic_Algorithms-ROUTES-VHDL/bin_to_bcd.vhd Line: 37
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_q9m.tdf
    Info (12023): Found entity 1: lpm_divide_q9m File: D:/Mestrado-ITA/VHDL/Genetic_Algorithms-ROUTES-VHDL/db/lpm_divide_q9m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_fkh File: D:/Mestrado-ITA/VHDL/Genetic_Algorithms-ROUTES-VHDL/db/sign_div_unsign_fkh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_i4f.tdf
    Info (12023): Found entity 1: alt_u_div_i4f File: D:/Mestrado-ITA/VHDL/Genetic_Algorithms-ROUTES-VHDL/db/alt_u_div_i4f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: D:/Mestrado-ITA/VHDL/Genetic_Algorithms-ROUTES-VHDL/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: D:/Mestrado-ITA/VHDL/Genetic_Algorithms-ROUTES-VHDL/db/add_sub_8pc.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "Print_data:print_data_instance|bin_to_bcd:bin_to_bcd_instance|lpm_divide:Div2" File: D:/Mestrado-ITA/VHDL/Genetic_Algorithms-ROUTES-VHDL/bin_to_bcd.vhd Line: 36
Info (12133): Instantiated megafunction "Print_data:print_data_instance|bin_to_bcd:bin_to_bcd_instance|lpm_divide:Div2" with the following parameter: File: D:/Mestrado-ITA/VHDL/Genetic_Algorithms-ROUTES-VHDL/bin_to_bcd.vhd Line: 36
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf
    Info (12023): Found entity 1: lpm_divide_jhm File: D:/Mestrado-ITA/VHDL/Genetic_Algorithms-ROUTES-VHDL/db/lpm_divide_jhm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bkh File: D:/Mestrado-ITA/VHDL/Genetic_Algorithms-ROUTES-VHDL/db/sign_div_unsign_bkh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf
    Info (12023): Found entity 1: alt_u_div_a4f File: D:/Mestrado-ITA/VHDL/Genetic_Algorithms-ROUTES-VHDL/db/alt_u_div_a4f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "Print_data:print_data_instance|lpm_divide:Mod0" File: D:/Mestrado-ITA/VHDL/Genetic_Algorithms-ROUTES-VHDL/Print_data.vhd Line: 142
Info (12133): Instantiated megafunction "Print_data:print_data_instance|lpm_divide:Mod0" with the following parameter: File: D:/Mestrado-ITA/VHDL/Genetic_Algorithms-ROUTES-VHDL/Print_data.vhd Line: 142
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_cqo.tdf
    Info (12023): Found entity 1: lpm_divide_cqo File: D:/Mestrado-ITA/VHDL/Genetic_Algorithms-ROUTES-VHDL/db/lpm_divide_cqo.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf
    Info (12023): Found entity 1: abs_divider_4dg File: D:/Mestrado-ITA/VHDL/Genetic_Algorithms-ROUTES-VHDL/db/abs_divider_4dg.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf
    Info (12023): Found entity 1: alt_u_div_6af File: D:/Mestrado-ITA/VHDL/Genetic_Algorithms-ROUTES-VHDL/db/alt_u_div_6af.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf
    Info (12023): Found entity 1: lpm_abs_i0a File: D:/Mestrado-ITA/VHDL/Genetic_Algorithms-ROUTES-VHDL/db/lpm_abs_i0a.tdf Line: 25
Info (13014): Ignored 31 buffer(s)
    Info (13016): Ignored 31 CARRY_SUM buffer(s)
Info (13000): Registers with preset signals will power-up high File: D:/Mestrado-ITA/VHDL/Genetic_Algorithms-ROUTES-VHDL/Print_data.vhd Line: 153
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 8 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1516 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 28 output pins
    Info (21061): Implemented 1462 logic cells
    Info (21064): Implemented 16 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 4850 megabytes
    Info: Processing ended: Mon Sep 25 14:47:05 2023
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:25


