Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date             : Thu Jul 25 12:52:19 2019
| Host             : DESKTOP-AHC6U0K running 64-bit major release  (build 9200)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7vx485tffg1761-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 2.300 |
| Dynamic (W)              | 2.019 |
| Device Static (W)        | 0.281 |
| Total Off-Chip Power (W) | 0.440 |
| Effective TJA (C/W)      | 1.1   |
| Max Ambient (C)          | 82.4  |
| Junction Temperature (C) | 27.6  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.155 |       51 |       --- |             --- |
| Slice Logic              |     0.045 |    63570 |       --- |             --- |
|   LUT as Logic           |     0.040 |    22415 |    303600 |            7.38 |
|   Register               |     0.002 |    25682 |    607200 |            4.23 |
|   LUT as Distributed RAM |     0.001 |     1892 |    130800 |            1.45 |
|   CARRY4                 |     0.001 |      703 |     75900 |            0.93 |
|   F7/F8 Muxes            |    <0.001 |     1286 |    303600 |            0.42 |
|   LUT as Shift Register  |    <0.001 |     1200 |    130800 |            0.92 |
|   Others                 |    <0.001 |     2672 |       --- |             --- |
| Signals                  |     0.082 |    50292 |       --- |             --- |
| Block RAM                |     0.091 |      360 |      1030 |           34.95 |
| MMCM                     |     0.106 |        1 |        14 |            7.14 |
| PLL                      |     0.102 |        1 |        14 |            7.14 |
| DSPs                     |     0.003 |        4 |      2800 |            0.14 |
| I/O                      |     1.013 |      131 |       700 |           18.71 |
| PHASER                   |     0.420 |       44 |       --- |             --- |
| XADC                     |     0.002 |        1 |       --- |             --- |
| Static Power             |     0.281 |          |           |                 |
| Total                    |     2.300 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.670 |       0.513 |      0.158 |
| Vccaux    |       1.800 |     0.529 |       0.491 |      0.038 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.704 |       0.703 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.023 |       0.007 |      0.016 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| MGTZVccl  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZAVcc  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZVcch  |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.021 |       0.001 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.1                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                     | Domain                                                                                                                                                                                                                                               | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| clk_pll_i                                                                                                                                                 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i                                                                                                                                                              |             8.0 |
| dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                                                   | dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs                                                                                                                                                                                                    |            33.0 |
| design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                                                                                  | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/drck_i                                                                                                                                                                                                            |            33.3 |
| design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                                                                                | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                                                                                                                                                                                     |            33.3 |
| freq_refclk                                                                                                                                               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/freq_refclk                                                                                                                                                            |             2.0 |
| iserdes_clkdiv                                                                                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv                                 |             4.0 |
| iserdes_clkdiv_1                                                                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv                                 |             4.0 |
| iserdes_clkdiv_2                                                                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv                                 |             4.0 |
| iserdes_clkdiv_3                                                                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv                                 |             4.0 |
| iserdes_clkdiv_4                                                                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv                                 |             4.0 |
| iserdes_clkdiv_5                                                                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv                                 |             4.0 |
| iserdes_clkdiv_6                                                                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv                                 |             4.0 |
| iserdes_clkdiv_7                                                                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv                                 |             4.0 |
| mem_refclk                                                                                                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/mem_refclk                                                                                                                                                             |             2.0 |
| mmcm_ps_clk_bufg_in                                                                                                                                       | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_ps_clk_bufg_in                                                                                                                                                    |            16.0 |
| oserdes_clk                                                                                                                                               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk                                    |             2.0 |
| oserdes_clk_1                                                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |             2.0 |
| oserdes_clk_10                                                                                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk                                    |             2.0 |
| oserdes_clk_2                                                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |             2.0 |
| oserdes_clk_3                                                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk                                    |             2.0 |
| oserdes_clk_4                                                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |             2.0 |
| oserdes_clk_5                                                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |             2.0 |
| oserdes_clk_6                                                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk                                    |             2.0 |
| oserdes_clk_7                                                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk                                    |             2.0 |
| oserdes_clk_8                                                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |             2.0 |
| oserdes_clk_9                                                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |             2.0 |
| oserdes_clkdiv                                                                                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv                                 |             4.0 |
| oserdes_clkdiv_1                                                                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv                                 |             4.0 |
| oserdes_clkdiv_10                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv                                 |             4.0 |
| oserdes_clkdiv_2                                                                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                 |             4.0 |
| oserdes_clkdiv_3                                                                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv                                 |             4.0 |
| oserdes_clkdiv_4                                                                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv                                 |             8.0 |
| oserdes_clkdiv_5                                                                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                 |             8.0 |
| oserdes_clkdiv_6                                                                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv                                 |             8.0 |
| oserdes_clkdiv_7                                                                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv                                 |             4.0 |
| oserdes_clkdiv_8                                                                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv                                 |             4.0 |
| oserdes_clkdiv_9                                                                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                 |             4.0 |
| pll_clk3_out                                                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out                                                                                                                                                           |             8.0 |
| pll_clkfbout                                                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clkfbout                                                                                                                                                           |             5.0 |
| sync_pulse                                                                                                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/sync_pulse                                                                                                                                                             |            32.0 |
| sys_diff_clock_clk_p                                                                                                                                      | sys_diff_clock_clk_p                                                                                                                                                                                                                                 |             5.0 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             2.0 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             2.0 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             2.0 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             2.0 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             2.0 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             2.0 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             2.0 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             2.0 |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                              | Power (W) |
+---------------------------------------------------------------------------------------------------+-----------+
| design_1_wrapper                                                                                  |     2.019 |
|   dbg_hub                                                                                         |     0.003 |
|     inst                                                                                          |     0.003 |
|       CORE_XSDB.UUT_MASTER                                                                        |     0.003 |
|         U_ICON_INTERFACE                                                                          |     0.002 |
|           U_CMD1                                                                                  |    <0.001 |
|           U_CMD2                                                                                  |    <0.001 |
|           U_CMD3                                                                                  |    <0.001 |
|           U_CMD4                                                                                  |    <0.001 |
|           U_CMD5                                                                                  |    <0.001 |
|           U_CMD6_RD                                                                               |    <0.001 |
|             U_RD_FIFO                                                                             |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst                                               |    <0.001 |
|                 inst_fifo_gen                                                                     |    <0.001 |
|                   gconvfifo.rf                                                                    |    <0.001 |
|                     grf.rf                                                                        |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                                  |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].rd_stg_inst                                      |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].wr_stg_inst                                      |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].rd_stg_inst                                      |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].wr_stg_inst                                      |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                    |    <0.001 |
|                         gr1.gr1_int.rfwft                                                         |    <0.001 |
|                         gras.rsts                                                                 |    <0.001 |
|                         rpntr                                                                     |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                    |    <0.001 |
|                         gwas.wsts                                                                 |    <0.001 |
|                         wpntr                                                                     |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                       |    <0.001 |
|                         gdm.dm_gen.dm                                                             |    <0.001 |
|                           RAM_reg_0_15_0_5                                                        |    <0.001 |
|                           RAM_reg_0_15_12_15                                                      |    <0.001 |
|                           RAM_reg_0_15_6_11                                                       |    <0.001 |
|                       rstblk                                                                      |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                  |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                  |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                  |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                  |    <0.001 |
|           U_CMD6_WR                                                                               |    <0.001 |
|             U_WR_FIFO                                                                             |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst                                               |    <0.001 |
|                 inst_fifo_gen                                                                     |    <0.001 |
|                   gconvfifo.rf                                                                    |    <0.001 |
|                     grf.rf                                                                        |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                                  |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].rd_stg_inst                                      |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].wr_stg_inst                                      |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].rd_stg_inst                                      |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].wr_stg_inst                                      |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                    |    <0.001 |
|                         gras.rsts                                                                 |    <0.001 |
|                         rpntr                                                                     |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                    |    <0.001 |
|                         gwas.wsts                                                                 |    <0.001 |
|                         wpntr                                                                     |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                       |    <0.001 |
|                         gdm.dm_gen.dm                                                             |    <0.001 |
|                           RAM_reg_0_15_0_5                                                        |    <0.001 |
|                           RAM_reg_0_15_12_15                                                      |    <0.001 |
|                           RAM_reg_0_15_6_11                                                       |    <0.001 |
|                       rstblk                                                                      |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                  |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                  |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                  |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                  |    <0.001 |
|           U_CMD7_CTL                                                                              |    <0.001 |
|           U_CMD7_STAT                                                                             |    <0.001 |
|           U_STATIC_STATUS                                                                         |    <0.001 |
|         U_XSDB_ADDRESS_CONTROLLER                                                                 |    <0.001 |
|         U_XSDB_BURST_WD_LEN_CONTROLLER                                                            |    <0.001 |
|         U_XSDB_BUS_CONTROLLER                                                                     |    <0.001 |
|           U_RD_ABORT_FLAG                                                                         |    <0.001 |
|           U_RD_REQ_FLAG                                                                           |    <0.001 |
|           U_TIMER                                                                                 |    <0.001 |
|         U_XSDB_BUS_MSTR2SL_PORT_IFACE                                                             |    <0.001 |
|           U_RD_DIN_BUS_MUX                                                                        |    <0.001 |
|       CORE_XSDB.U_ICON                                                                            |    <0.001 |
|         U_CMD                                                                                     |    <0.001 |
|         U_STAT                                                                                    |    <0.001 |
|         U_SYNC                                                                                    |    <0.001 |
|       SWITCH_N_EXT_BSCAN.bscan_inst                                                               |    <0.001 |
|       SWITCH_N_EXT_BSCAN.bscan_switch                                                             |    <0.001 |
|   design_1_i                                                                                      |     2.015 |
|     axi_bus_driver_0                                                                              |     0.001 |
|       U0                                                                                          |     0.001 |
|         axi_bus_driver_v1_0_S_AXI_inst                                                            |     0.001 |
|     axi_mem_intercon                                                                              |     0.045 |
|       s00_couplers                                                                                |     0.018 |
|         auto_us                                                                                   |     0.018 |
|           inst                                                                                    |     0.018 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                         |     0.018 |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                              |     0.007 |
|                 r_pipe                                                                            |     0.007 |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst                                      |     0.003 |
|               USE_READ.read_addr_inst                                                             |     0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                           |     0.001 |
|               USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                                    |     0.005 |
|               USE_WRITE.write_addr_inst                                                           |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                           |    <0.001 |
|               si_register_slice_inst                                                              |    <0.001 |
|                 ar_pipe                                                                           |    <0.001 |
|                 aw_pipe                                                                           |    <0.001 |
|       s01_couplers                                                                                |     0.009 |
|         auto_us                                                                                   |     0.009 |
|           inst                                                                                    |     0.009 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                         |     0.009 |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                              |     0.005 |
|                 r_pipe                                                                            |     0.005 |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst                                      |     0.003 |
|               USE_READ.read_addr_inst                                                             |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                           |    <0.001 |
|               si_register_slice_inst                                                              |    <0.001 |
|                 ar_pipe                                                                           |    <0.001 |
|       s02_couplers                                                                                |     0.008 |
|         auto_us                                                                                   |     0.008 |
|           inst                                                                                    |     0.008 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                         |     0.008 |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                              |     0.005 |
|                 r_pipe                                                                            |     0.005 |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst                                      |     0.002 |
|               USE_READ.read_addr_inst                                                             |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                           |    <0.001 |
|               si_register_slice_inst                                                              |    <0.001 |
|                 ar_pipe                                                                           |    <0.001 |
|       xbar                                                                                        |     0.011 |
|         inst                                                                                      |     0.011 |
|           gen_samd.crossbar_samd                                                                  |     0.011 |
|             addr_arbiter_ar                                                                       |    <0.001 |
|             addr_arbiter_aw                                                                       |    <0.001 |
|             gen_decerr_slave.decerr_slave_inst                                                    |    <0.001 |
|             gen_master_slots[0].gen_mi_write.wdata_mux_w                                          |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                               |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                    |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                                    |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                                                      |     0.008 |
|               b_pipe                                                                              |    <0.001 |
|               r_pipe                                                                              |     0.008 |
|             gen_master_slots[1].gen_mi_write.wdata_mux_w                                          |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                               |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                    |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                                    |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                                                      |    <0.001 |
|               b_pipe                                                                              |    <0.001 |
|               r_pipe                                                                              |    <0.001 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar                                       |    <0.001 |
|             gen_slave_slots[0].gen_si_write.si_transactor_aw                                      |    <0.001 |
|             gen_slave_slots[0].gen_si_write.splitter_aw_si                                        |    <0.001 |
|             gen_slave_slots[0].gen_si_write.wdata_router_w                                        |    <0.001 |
|               wrouter_aw_fifo                                                                     |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                    |    <0.001 |
|             gen_slave_slots[1].gen_si_read.si_transactor_ar                                       |    <0.001 |
|             gen_slave_slots[2].gen_si_read.si_transactor_ar                                       |    <0.001 |
|             splitter_aw_mi                                                                        |    <0.001 |
|     axi_pwm_dma_0                                                                                 |     0.006 |
|       U0                                                                                          |     0.006 |
|         INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR                                            |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM                                 |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS                                                      |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR                                                    |    <0.001 |
|         I_AXI_DMA_REG_MODULE                                                                      |    <0.001 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                           |    <0.001 |
|           GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER                                                  |    <0.001 |
|         I_PRMRY_DATAMOVER                                                                         |     0.004 |
|           GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                       |     0.004 |
|             ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                                                      |    <0.001 |
|             GEN_INCLUDE_MM2S_SF.I_RD_SF                                                           |     0.002 |
|               I_DATA_FIFO                                                                         |     0.002 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                       |     0.002 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                               |     0.002 |
|                     inst_fifo_gen                                                                 |     0.002 |
|                       gconvfifo.rf                                                                |     0.002 |
|                         grf.rf                                                                    |     0.002 |
|                           gntv_or_sync_fifo.gl0.rd                                                |    <0.001 |
|                             gr1.gr1_int.rfwft                                                     |    <0.001 |
|                             grss.gdc.dc                                                           |    <0.001 |
|                               gsym_dc.dc                                                          |    <0.001 |
|                             grss.rsts                                                             |    <0.001 |
|                               c1                                                                  |    <0.001 |
|                               c2                                                                  |    <0.001 |
|                             rpntr                                                                 |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                |    <0.001 |
|                             gwss.wsts                                                             |    <0.001 |
|                               c0                                                                  |    <0.001 |
|                               c1                                                                  |    <0.001 |
|                             wpntr                                                                 |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                   |     0.001 |
|                             gbm.gbmg.gbmgb.ngecc.bmg                                              |     0.001 |
|                               inst_blk_mem_gen                                                    |     0.001 |
|                                 gnbram.gnativebmg.native_blk_mem_gen                              |     0.001 |
|                                   valid.cstr                                                      |     0.001 |
|                                     ramloop[0].ram.r                                              |     0.001 |
|                                       prim_noinit.ram                                             |     0.001 |
|                                     ramloop[1].ram.r                                              |    <0.001 |
|                                       prim_noinit.ram                                             |    <0.001 |
|                                     ramloop[2].ram.r                                              |    <0.001 |
|                                       prim_noinit.ram                                             |    <0.001 |
|               OMIT_DRE_CNTL.I_DRE_CNTL_FIFO                                                       |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|             I_ADDR_CNTL                                                                           |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                      |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                     DYNSHREG_F_I                                                                  |    <0.001 |
|             I_CMD_STATUS                                                                          |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                  |    <0.001 |
|               I_CMD_FIFO                                                                          |    <0.001 |
|             I_MSTR_PCC                                                                            |     0.001 |
|               I_STRT_STRB_GEN                                                                     |    <0.001 |
|             I_RD_DATA_CNTL                                                                        |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                 |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                     DYNSHREG_F_I                                                                  |    <0.001 |
|             I_RD_STATUS_CNTLR                                                                     |    <0.001 |
|             I_RESET                                                                               |    <0.001 |
|         I_RST_MODULE                                                                              |    <0.001 |
|           GEN_RESET_FOR_MM2S.RESET_I                                                              |    <0.001 |
|           REG_HRD_RST                                                                             |    <0.001 |
|           REG_HRD_RST_OUT                                                                         |    <0.001 |
|     axi_timer_0                                                                                   |     0.004 |
|       U0                                                                                          |     0.004 |
|         AXI4_LITE_I                                                                               |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                      |    <0.001 |
|             I_DECODER                                                                             |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|         TC_CORE_I                                                                                 |     0.003 |
|           COUNTER_0_I                                                                             |     0.001 |
|             COUNTER_I                                                                             |     0.001 |
|           GEN_SECOND_TIMER.COUNTER_1_I                                                            |     0.001 |
|             COUNTER_I                                                                             |     0.001 |
|           READ_MUX_I                                                                              |    <0.001 |
|           TIMER_CONTROL_I                                                                         |    <0.001 |
|             INPUT_DOUBLE_REGS3                                                                    |    <0.001 |
|     axi_uartlite_0                                                                                |    <0.001 |
|       U0                                                                                          |    <0.001 |
|         AXI_LITE_IPIF_I                                                                           |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                      |    <0.001 |
|             I_DECODER                                                                             |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|         UARTLITE_CORE_I                                                                           |    <0.001 |
|           BAUD_RATE_I                                                                             |    <0.001 |
|           UARTLITE_RX_I                                                                           |    <0.001 |
|             DELAY_16_I                                                                            |    <0.001 |
|             INPUT_DOUBLE_REGS3                                                                    |    <0.001 |
|             SRL_FIFO_I                                                                            |    <0.001 |
|               I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                 DYNSHREG_F_I                                                                      |    <0.001 |
|           UARTLITE_TX_I                                                                           |    <0.001 |
|             MID_START_BIT_SRL16_I                                                                 |    <0.001 |
|             SRL_FIFO_I                                                                            |    <0.001 |
|               I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                 DYNSHREG_F_I                                                                      |    <0.001 |
|     axis_pwm_data_fifo_0                                                                          |     0.002 |
|       inst                                                                                        |     0.002 |
|         gen_fifo_generator.fifo_generator_inst                                                    |     0.002 |
|           inst_fifo_gen                                                                           |     0.002 |
|             gaxis_fifo.gaxisf.axisf                                                               |     0.002 |
|               grf.rf                                                                              |     0.002 |
|                 gntv_or_sync_fifo.gl0.rd                                                          |    <0.001 |
|                   gr1.gr1_int.rfwft                                                               |    <0.001 |
|                   grss.rsts                                                                       |    <0.001 |
|                     c1                                                                            |    <0.001 |
|                     c2                                                                            |    <0.001 |
|                   rpntr                                                                           |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                                          |    <0.001 |
|                   gwss.wsts                                                                       |    <0.001 |
|                     c0                                                                            |    <0.001 |
|                     c1                                                                            |    <0.001 |
|                     gaf.c2                                                                        |    <0.001 |
|                   wpntr                                                                           |    <0.001 |
|                 gntv_or_sync_fifo.mem                                                             |     0.002 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                                        |     0.001 |
|                     inst_blk_mem_gen                                                              |     0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                                        |     0.001 |
|                         valid.cstr                                                                |     0.001 |
|                           ramloop[0].ram.r                                                        |    <0.001 |
|                             prim_noinit.ram                                                       |    <0.001 |
|                           ramloop[1].ram.r                                                        |    <0.001 |
|                             prim_noinit.ram                                                       |    <0.001 |
|                 rstblk                                                                            |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst                  |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst                  |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[3].arst_sync_inst                  |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.garst_sync_cc[1].rd_rst_wr_inst       |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.garst_sync_cc[2].rd_rst_wr_inst       |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                        |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                        |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                        |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                        |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst                        |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst                        |    <0.001 |
|             reset_gen_cc.rstblk_cc                                                                |    <0.001 |
|               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                            |    <0.001 |
|               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                            |    <0.001 |
|               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                            |    <0.001 |
|               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                            |    <0.001 |
|     axis_pwm_generator_0                                                                          |     0.001 |
|       U0                                                                                          |     0.001 |
|         axis_pwm_generator_v1_0_S_AXIS_inst                                                       |    <0.001 |
|         axis_pwm_generator_v1_0_S_AXI_LITE_inst                                                   |    <0.001 |
|     ila_0                                                                                         |     0.030 |
|       U0                                                                                          |     0.030 |
|         ila_core_inst                                                                             |     0.030 |
|           ila_trace_memory_inst                                                                   |     0.017 |
|             SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                              |     0.017 |
|               inst_blk_mem_gen                                                                    |     0.017 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                              |     0.017 |
|                   valid.cstr                                                                      |     0.017 |
|                     has_mux_b.B                                                                   |    <0.001 |
|                     ramloop[0].ram.r                                                              |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[100].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[101].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[102].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[103].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[104].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[105].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[106].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[107].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[108].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[109].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[10].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[110].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[111].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[112].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[113].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[114].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[115].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[116].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[117].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[118].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[119].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[11].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[120].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[121].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[122].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[123].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[124].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[125].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[126].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[127].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[128].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[129].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[12].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[130].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[131].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[132].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[133].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[134].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[135].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[136].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[137].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[138].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[139].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[13].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[140].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[141].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[142].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[143].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[14].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[15].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[16].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[17].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[18].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[19].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[1].ram.r                                                              |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[20].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[21].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[22].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[23].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[24].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[25].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[26].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[27].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[28].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[29].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[2].ram.r                                                              |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[30].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[31].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[32].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[33].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[34].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[35].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[36].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[37].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[38].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[39].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[3].ram.r                                                              |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[40].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[41].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[42].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[43].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[44].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[45].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[46].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[47].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[48].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[49].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[4].ram.r                                                              |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[50].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[51].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[52].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[53].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[54].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[55].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[56].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[57].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[58].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[59].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[5].ram.r                                                              |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[60].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[61].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[62].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[63].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[64].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[65].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[66].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[67].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[68].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[69].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[6].ram.r                                                              |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[70].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[71].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[72].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[73].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[74].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[75].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[76].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[77].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[78].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[79].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[7].ram.r                                                              |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[80].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[81].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[82].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[83].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[84].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[85].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[86].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[87].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[88].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[89].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[8].ram.r                                                              |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[90].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[91].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[92].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[93].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[94].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[95].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[96].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[97].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[98].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[99].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[9].ram.r                                                              |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|           u_ila_cap_ctrl                                                                          |     0.005 |
|             U_CDONE                                                                               |    <0.001 |
|             U_NS0                                                                                 |    <0.001 |
|             U_NS1                                                                                 |    <0.001 |
|             u_cap_addrgen                                                                         |     0.005 |
|               U_CMPRESET                                                                          |    <0.001 |
|               u_cap_sample_counter                                                                |    <0.001 |
|                 U_SCE                                                                             |    <0.001 |
|                 U_SCMPCE                                                                          |    <0.001 |
|                 U_SCRST                                                                           |    <0.001 |
|                 u_scnt_cmp                                                                        |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                     DUT                                                                           |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                         u_srlA                                                                    |    <0.001 |
|                         u_srlB                                                                    |    <0.001 |
|                         u_srlC                                                                    |    <0.001 |
|                         u_srlD                                                                    |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                |    <0.001 |
|                         u_srlA                                                                    |    <0.001 |
|                         u_srlB                                                                    |    <0.001 |
|                         u_srlC                                                                    |    <0.001 |
|                         u_srlD                                                                    |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                |    <0.001 |
|                         u_srlA                                                                    |    <0.001 |
|                         u_srlB                                                                    |    <0.001 |
|                         u_srlC                                                                    |    <0.001 |
|                         u_srlD                                                                    |    <0.001 |
|               u_cap_window_counter                                                                |    <0.001 |
|                 U_WCE                                                                             |    <0.001 |
|                 U_WHCMPCE                                                                         |    <0.001 |
|                 U_WLCMPCE                                                                         |    <0.001 |
|                 u_wcnt_hcmp                                                                       |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                     DUT                                                                           |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                         u_srlA                                                                    |    <0.001 |
|                         u_srlB                                                                    |    <0.001 |
|                         u_srlC                                                                    |    <0.001 |
|                         u_srlD                                                                    |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                |    <0.001 |
|                         u_srlA                                                                    |    <0.001 |
|                         u_srlB                                                                    |    <0.001 |
|                         u_srlC                                                                    |    <0.001 |
|                         u_srlD                                                                    |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                |    <0.001 |
|                         u_srlA                                                                    |    <0.001 |
|                         u_srlB                                                                    |    <0.001 |
|                         u_srlC                                                                    |    <0.001 |
|                         u_srlD                                                                    |    <0.001 |
|                 u_wcnt_lcmp                                                                       |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                     DUT                                                                           |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                         u_srlA                                                                    |    <0.001 |
|                         u_srlB                                                                    |    <0.001 |
|                         u_srlC                                                                    |    <0.001 |
|                         u_srlD                                                                    |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                |    <0.001 |
|                         u_srlA                                                                    |    <0.001 |
|                         u_srlB                                                                    |    <0.001 |
|                         u_srlC                                                                    |    <0.001 |
|                         u_srlD                                                                    |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                |    <0.001 |
|                         u_srlA                                                                    |    <0.001 |
|                         u_srlB                                                                    |    <0.001 |
|                         u_srlC                                                                    |    <0.001 |
|                         u_srlD                                                                    |    <0.001 |
|           u_ila_regs                                                                              |     0.005 |
|             MU_SRL[0].mu_srl_reg                                                                  |    <0.001 |
|             MU_SRL[1].mu_srl_reg                                                                  |    <0.001 |
|             MU_SRL[2].mu_srl_reg                                                                  |    <0.001 |
|             MU_SRL[3].mu_srl_reg                                                                  |    <0.001 |
|             MU_SRL[4].mu_srl_reg                                                                  |    <0.001 |
|             MU_SRL[5].mu_srl_reg                                                                  |    <0.001 |
|             MU_SRL[6].mu_srl_reg                                                                  |    <0.001 |
|             MU_SRL[7].mu_srl_reg                                                                  |    <0.001 |
|             TC_SRL[0].tc_srl_reg                                                                  |    <0.001 |
|             U_XSDB_SLAVE                                                                          |    <0.001 |
|             reg_15                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_16                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_17                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_18                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_19                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_1a                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_6                                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_7                                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_8                                                                                 |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                |    <0.001 |
|             reg_80                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_81                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_82                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_83                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_84                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_85                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_887                                                                               |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                |    <0.001 |
|             reg_88d                                                                               |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                |    <0.001 |
|             reg_890                                                                               |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                |    <0.001 |
|             reg_9                                                                                 |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                |    <0.001 |
|             reg_a                                                                                 |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                |    <0.001 |
|             reg_srl_fff                                                                           |    <0.001 |
|             reg_stream_ffd                                                                        |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_stream_ffe                                                                        |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                |    <0.001 |
|           u_ila_reset_ctrl                                                                        |    <0.001 |
|             arm_detection_inst                                                                    |    <0.001 |
|             asyncrounous_transfer.arm_in_transfer_inst                                            |    <0.001 |
|             asyncrounous_transfer.arm_out_transfer_inst                                           |    <0.001 |
|             asyncrounous_transfer.halt_in_transfer_inst                                           |    <0.001 |
|             asyncrounous_transfer.halt_out_transfer_inst                                          |    <0.001 |
|             halt_detection_inst                                                                   |    <0.001 |
|           u_trig                                                                                  |     0.001 |
|             N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                        |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                 DUT                                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|             U_TM                                                                                  |    <0.001 |
|               N_DDR_MODE.G_NMU[0].U_M                                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[1].U_M                                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[2].U_M                                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[3].U_M                                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[4].U_M                                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[5].U_M                                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[6].U_M                                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[7].U_M                                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|           xsdb_memory_read_inst                                                                   |    <0.001 |
|     ila_1                                                                                         |     0.023 |
|       U0                                                                                          |     0.023 |
|         ila_core_inst                                                                             |     0.023 |
|           ila_trace_memory_inst                                                                   |     0.010 |
|             SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                              |     0.010 |
|               inst_blk_mem_gen                                                                    |     0.010 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                              |     0.010 |
|                   valid.cstr                                                                      |     0.010 |
|                     has_mux_b.B                                                                   |    <0.001 |
|                     ramloop[0].ram.r                                                              |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[100].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[101].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[102].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[103].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[104].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[105].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[106].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[107].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[108].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[109].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[10].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[110].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[111].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[112].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[113].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[114].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[115].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[116].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[117].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[118].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[119].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[11].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[120].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[121].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[122].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[123].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[124].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[125].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[126].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[127].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[128].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[129].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[12].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[130].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[131].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[132].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[133].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[134].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[135].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[136].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[137].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[138].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[139].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[13].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[140].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[141].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[142].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[143].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[144].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[145].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[146].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[147].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[148].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[149].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[14].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[150].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[151].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[152].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[153].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[154].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[155].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[156].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[157].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[158].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[159].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[15].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[160].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[161].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[162].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[163].ram.r                                                            |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[16].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[17].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[18].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[19].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[1].ram.r                                                              |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[20].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[21].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[22].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[23].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[24].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[25].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[26].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[27].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[28].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[29].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[2].ram.r                                                              |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[30].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[31].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[32].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[33].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[34].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[35].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[36].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[37].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[38].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[39].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[3].ram.r                                                              |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[40].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[41].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[42].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[43].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[44].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[45].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[46].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[47].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[48].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[49].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[4].ram.r                                                              |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[50].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[51].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[52].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[53].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[54].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[55].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[56].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[57].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[58].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[59].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[5].ram.r                                                              |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[60].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[61].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[62].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[63].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[64].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[65].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[66].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[67].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[68].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[69].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[6].ram.r                                                              |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[70].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[71].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[72].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[73].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[74].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[75].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[76].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[77].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[78].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[79].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[7].ram.r                                                              |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[80].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[81].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[82].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[83].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[84].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[85].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[86].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[87].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[88].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[89].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[8].ram.r                                                              |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[90].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[91].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[92].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[93].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[94].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[95].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[96].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[97].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[98].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[99].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[9].ram.r                                                              |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|           u_ila_cap_ctrl                                                                          |     0.005 |
|             U_CDONE                                                                               |    <0.001 |
|             U_NS0                                                                                 |    <0.001 |
|             U_NS1                                                                                 |    <0.001 |
|             u_cap_addrgen                                                                         |     0.005 |
|               U_CMPRESET                                                                          |    <0.001 |
|               u_cap_sample_counter                                                                |    <0.001 |
|                 U_SCE                                                                             |    <0.001 |
|                 U_SCMPCE                                                                          |    <0.001 |
|                 U_SCRST                                                                           |    <0.001 |
|                 u_scnt_cmp                                                                        |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                     DUT                                                                           |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                         u_srlA                                                                    |    <0.001 |
|                         u_srlB                                                                    |    <0.001 |
|                         u_srlC                                                                    |    <0.001 |
|                         u_srlD                                                                    |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                |    <0.001 |
|                         u_srlA                                                                    |    <0.001 |
|                         u_srlB                                                                    |    <0.001 |
|                         u_srlC                                                                    |    <0.001 |
|                         u_srlD                                                                    |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                |    <0.001 |
|                         u_srlA                                                                    |    <0.001 |
|                         u_srlB                                                                    |    <0.001 |
|                         u_srlC                                                                    |    <0.001 |
|                         u_srlD                                                                    |    <0.001 |
|               u_cap_window_counter                                                                |    <0.001 |
|                 U_WCE                                                                             |    <0.001 |
|                 U_WHCMPCE                                                                         |    <0.001 |
|                 U_WLCMPCE                                                                         |    <0.001 |
|                 u_wcnt_hcmp                                                                       |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                     DUT                                                                           |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                         u_srlA                                                                    |    <0.001 |
|                         u_srlB                                                                    |    <0.001 |
|                         u_srlC                                                                    |    <0.001 |
|                         u_srlD                                                                    |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                |    <0.001 |
|                         u_srlA                                                                    |    <0.001 |
|                         u_srlB                                                                    |    <0.001 |
|                         u_srlC                                                                    |    <0.001 |
|                         u_srlD                                                                    |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                |    <0.001 |
|                         u_srlA                                                                    |    <0.001 |
|                         u_srlB                                                                    |    <0.001 |
|                         u_srlC                                                                    |    <0.001 |
|                         u_srlD                                                                    |    <0.001 |
|                 u_wcnt_lcmp                                                                       |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                     DUT                                                                           |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                         u_srlA                                                                    |    <0.001 |
|                         u_srlB                                                                    |    <0.001 |
|                         u_srlC                                                                    |    <0.001 |
|                         u_srlD                                                                    |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                |    <0.001 |
|                         u_srlA                                                                    |    <0.001 |
|                         u_srlB                                                                    |    <0.001 |
|                         u_srlC                                                                    |    <0.001 |
|                         u_srlD                                                                    |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                |    <0.001 |
|                         u_srlA                                                                    |    <0.001 |
|                         u_srlB                                                                    |    <0.001 |
|                         u_srlC                                                                    |    <0.001 |
|                         u_srlD                                                                    |    <0.001 |
|           u_ila_regs                                                                              |     0.005 |
|             MU_SRL[0].mu_srl_reg                                                                  |    <0.001 |
|             MU_SRL[1].mu_srl_reg                                                                  |    <0.001 |
|             MU_SRL[2].mu_srl_reg                                                                  |    <0.001 |
|             MU_SRL[3].mu_srl_reg                                                                  |    <0.001 |
|             MU_SRL[4].mu_srl_reg                                                                  |    <0.001 |
|             MU_SRL[5].mu_srl_reg                                                                  |    <0.001 |
|             MU_SRL[6].mu_srl_reg                                                                  |    <0.001 |
|             MU_SRL[7].mu_srl_reg                                                                  |    <0.001 |
|             MU_SRL[8].mu_srl_reg                                                                  |    <0.001 |
|             TC_SRL[0].tc_srl_reg                                                                  |    <0.001 |
|             U_XSDB_SLAVE                                                                          |    <0.001 |
|             reg_15                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_16                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_17                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_18                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_19                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_1a                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_6                                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_7                                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_8                                                                                 |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                |    <0.001 |
|             reg_80                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_81                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_82                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_83                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_84                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_85                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_887                                                                               |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                |    <0.001 |
|             reg_88d                                                                               |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                |    <0.001 |
|             reg_890                                                                               |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                |    <0.001 |
|             reg_9                                                                                 |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                |    <0.001 |
|             reg_a                                                                                 |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                |    <0.001 |
|             reg_srl_fff                                                                           |    <0.001 |
|             reg_stream_ffd                                                                        |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_stream_ffe                                                                        |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                |    <0.001 |
|           u_ila_reset_ctrl                                                                        |    <0.001 |
|             arm_detection_inst                                                                    |    <0.001 |
|             asyncrounous_transfer.arm_in_transfer_inst                                            |    <0.001 |
|             asyncrounous_transfer.arm_out_transfer_inst                                           |    <0.001 |
|             asyncrounous_transfer.halt_in_transfer_inst                                           |    <0.001 |
|             asyncrounous_transfer.halt_out_transfer_inst                                          |    <0.001 |
|             halt_detection_inst                                                                   |    <0.001 |
|           u_trig                                                                                  |     0.001 |
|             N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                        |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                 DUT                                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|             U_TM                                                                                  |    <0.001 |
|               N_DDR_MODE.G_NMU[0].U_M                                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[1].U_M                                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[2].U_M                                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[3].U_M                                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[4].U_M                                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[5].U_M                                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[6].U_M                                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[7].U_M                                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[8].U_M                                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|           xsdb_memory_read_inst                                                                   |     0.001 |
|     mdm_1                                                                                         |    <0.001 |
|       U0                                                                                          |    <0.001 |
|         MDM_Core_I1                                                                               |    <0.001 |
|           JTAG_CONTROL_I                                                                          |    <0.001 |
|             FDC_I                                                                                 |    <0.001 |
|             SYNC_FDRE                                                                             |    <0.001 |
|             Use_Config_SRL16E.SRL16E_1                                                            |    <0.001 |
|             Use_Config_SRL16E.SRL16E_2                                                            |    <0.001 |
|             Use_ID_SRL16E.SRL16E_ID_1                                                             |    <0.001 |
|             Use_ID_SRL16E.SRL16E_ID_2                                                             |    <0.001 |
|         No_Dbg_Reg_Access.BUFG_DRCK                                                               |    <0.001 |
|         Use_E2.BSCAN_I                                                                            |    <0.001 |
|     microblaze_0                                                                                  |     0.109 |
|       U0                                                                                          |     0.109 |
|         MicroBlaze_Core_I                                                                         |     0.108 |
|           Performance.Core                                                                        |     0.108 |
|             Data_Flow_I                                                                           |     0.019 |
|               ALU_I                                                                               |     0.004 |
|                 Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                                 |    <0.001 |
|                   Last_Bit.I_ALU_LUT_2                                                            |    <0.001 |
|                   Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                   Last_Bit.MULT_AND_I                                                             |    <0.001 |
|                   Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                 Using_FPGA.ALL_Bits[10].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |    <0.001 |
|                 Using_FPGA.ALL_Bits[11].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |    <0.001 |
|                 Using_FPGA.ALL_Bits[12].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |    <0.001 |
|                 Using_FPGA.ALL_Bits[13].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |    <0.001 |
|                 Using_FPGA.ALL_Bits[14].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |    <0.001 |
|                 Using_FPGA.ALL_Bits[15].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |    <0.001 |
|                 Using_FPGA.ALL_Bits[16].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |    <0.001 |
|                 Using_FPGA.ALL_Bits[17].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |    <0.001 |
|                 Using_FPGA.ALL_Bits[18].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |    <0.001 |
|                 Using_FPGA.ALL_Bits[19].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |    <0.001 |
|                 Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.ALL_Bits[20].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |    <0.001 |
|                 Using_FPGA.ALL_Bits[21].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |    <0.001 |
|                 Using_FPGA.ALL_Bits[22].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |    <0.001 |
|                 Using_FPGA.ALL_Bits[23].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |    <0.001 |
|                 Using_FPGA.ALL_Bits[24].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |    <0.001 |
|                 Using_FPGA.ALL_Bits[25].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |    <0.001 |
|                 Using_FPGA.ALL_Bits[26].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |    <0.001 |
|                 Using_FPGA.ALL_Bits[27].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |    <0.001 |
|                 Using_FPGA.ALL_Bits[28].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |    <0.001 |
|                 Using_FPGA.ALL_Bits[29].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |    <0.001 |
|                 Using_FPGA.ALL_Bits[30].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |    <0.001 |
|                 Using_FPGA.ALL_Bits[31].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |    <0.001 |
|                 Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |    <0.001 |
|                 Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |    <0.001 |
|                 Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |    <0.001 |
|               Barrel_Shifter_I                                                                    |     0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[0].MEM_Res_LUT6                                 |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[10].MEM_Res_LUT6                                |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[11].MEM_Res_LUT6                                |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[12].MEM_Res_LUT6                                |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[13].MEM_Res_LUT6                                |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[14].MEM_Res_LUT6                                |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[15].MEM_Res_LUT6                                |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[16].MEM_Res_LUT6                                |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[17].MEM_Res_LUT6                                |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[18].MEM_Res_LUT6                                |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[19].MEM_Res_LUT6                                |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[1].MEM_Res_LUT6                                 |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[20].MEM_Res_LUT6                                |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[21].MEM_Res_LUT6                                |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[22].MEM_Res_LUT6                                |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[23].MEM_Res_LUT6                                |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[24].MEM_Res_LUT6                                |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[25].MEM_Res_LUT6                                |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[26].MEM_Res_LUT6                                |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[27].MEM_Res_LUT6                                |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[28].MEM_Res_LUT6                                |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[29].MEM_Res_LUT6                                |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[2].MEM_Res_LUT6                                 |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[30].MEM_Res_LUT6                                |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[31].MEM_Res_LUT6                                |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[3].MEM_Res_LUT6                                 |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[4].MEM_Res_LUT6                                 |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[5].MEM_Res_LUT6                                 |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[6].MEM_Res_LUT6                                 |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[7].MEM_Res_LUT6                                 |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[8].MEM_Res_LUT6                                 |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[9].MEM_Res_LUT6                                 |    <0.001 |
|               Byte_Doublet_Handle_gti_I                                                           |    <0.001 |
|               Data_Flow_Logic_I                                                                   |    <0.001 |
|                 Gen_Bits[0].MEM_EX_Result_Inst                                                    |    <0.001 |
|                 Gen_Bits[10].MEM_EX_Result_Inst                                                   |    <0.001 |
|                 Gen_Bits[11].MEM_EX_Result_Inst                                                   |    <0.001 |
|                 Gen_Bits[12].MEM_EX_Result_Inst                                                   |    <0.001 |
|                 Gen_Bits[13].MEM_EX_Result_Inst                                                   |    <0.001 |
|                 Gen_Bits[14].MEM_EX_Result_Inst                                                   |    <0.001 |
|                 Gen_Bits[15].MEM_EX_Result_Inst                                                   |    <0.001 |
|                 Gen_Bits[16].MEM_EX_Result_Inst                                                   |    <0.001 |
|                 Gen_Bits[17].MEM_EX_Result_Inst                                                   |    <0.001 |
|                 Gen_Bits[18].MEM_EX_Result_Inst                                                   |    <0.001 |
|                 Gen_Bits[19].MEM_EX_Result_Inst                                                   |    <0.001 |
|                 Gen_Bits[1].MEM_EX_Result_Inst                                                    |    <0.001 |
|                 Gen_Bits[20].MEM_EX_Result_Inst                                                   |    <0.001 |
|                 Gen_Bits[21].MEM_EX_Result_Inst                                                   |    <0.001 |
|                 Gen_Bits[22].MEM_EX_Result_Inst                                                   |    <0.001 |
|                 Gen_Bits[23].MEM_EX_Result_Inst                                                   |    <0.001 |
|                 Gen_Bits[24].MEM_EX_Result_Inst                                                   |    <0.001 |
|                 Gen_Bits[25].MEM_EX_Result_Inst                                                   |    <0.001 |
|                 Gen_Bits[26].MEM_EX_Result_Inst                                                   |    <0.001 |
|                 Gen_Bits[27].MEM_EX_Result_Inst                                                   |    <0.001 |
|                 Gen_Bits[28].MEM_EX_Result_Inst                                                   |    <0.001 |
|                 Gen_Bits[29].MEM_EX_Result_Inst                                                   |    <0.001 |
|                 Gen_Bits[2].MEM_EX_Result_Inst                                                    |    <0.001 |
|                 Gen_Bits[30].MEM_EX_Result_Inst                                                   |    <0.001 |
|                 Gen_Bits[31].MEM_EX_Result_Inst                                                   |    <0.001 |
|                 Gen_Bits[3].MEM_EX_Result_Inst                                                    |    <0.001 |
|                 Gen_Bits[4].MEM_EX_Result_Inst                                                    |    <0.001 |
|                 Gen_Bits[5].MEM_EX_Result_Inst                                                    |    <0.001 |
|                 Gen_Bits[6].MEM_EX_Result_Inst                                                    |    <0.001 |
|                 Gen_Bits[7].MEM_EX_Result_Inst                                                    |    <0.001 |
|                 Gen_Bits[8].MEM_EX_Result_Inst                                                    |    <0.001 |
|                 Gen_Bits[9].MEM_EX_Result_Inst                                                    |    <0.001 |
|               MUL_Unit_I                                                                          |     0.003 |
|                 Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2       |    <0.001 |
|                   Using_DSP48E1.DSP48E1_I1                                                        |    <0.001 |
|                 Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3       |     0.001 |
|                   Using_DSP48E1.DSP48E1_I1                                                        |     0.001 |
|                 Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4       |    <0.001 |
|                   Using_DSP48E1.DSP48E1_I1                                                        |    <0.001 |
|                 Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1                                |     0.001 |
|                   Using_DSP48E1.DSP48E1_I1                                                        |     0.001 |
|               Operand_Select_I                                                                    |     0.003 |
|                 Gen_Bit[0].MUXF7_I1                                                               |    <0.001 |
|                 Gen_Bit[10].MUXF7_I1                                                              |    <0.001 |
|                 Gen_Bit[11].MUXF7_I1                                                              |    <0.001 |
|                 Gen_Bit[12].MUXF7_I1                                                              |    <0.001 |
|                 Gen_Bit[13].MUXF7_I1                                                              |    <0.001 |
|                 Gen_Bit[14].MUXF7_I1                                                              |    <0.001 |
|                 Gen_Bit[15].MUXF7_I1                                                              |    <0.001 |
|                 Gen_Bit[16].MUXF7_I1                                                              |    <0.001 |
|                 Gen_Bit[17].MUXF7_I1                                                              |    <0.001 |
|                 Gen_Bit[18].MUXF7_I1                                                              |    <0.001 |
|                 Gen_Bit[19].MUXF7_I1                                                              |    <0.001 |
|                 Gen_Bit[1].MUXF7_I1                                                               |    <0.001 |
|                 Gen_Bit[20].MUXF7_I1                                                              |    <0.001 |
|                 Gen_Bit[21].MUXF7_I1                                                              |    <0.001 |
|                 Gen_Bit[22].MUXF7_I1                                                              |    <0.001 |
|                 Gen_Bit[23].MUXF7_I1                                                              |    <0.001 |
|                 Gen_Bit[24].MUXF7_I1                                                              |    <0.001 |
|                 Gen_Bit[25].MUXF7_I1                                                              |    <0.001 |
|                 Gen_Bit[26].MUXF7_I1                                                              |    <0.001 |
|                 Gen_Bit[27].MUXF7_I1                                                              |    <0.001 |
|                 Gen_Bit[28].MUXF7_I1                                                              |    <0.001 |
|                 Gen_Bit[29].MUXF7_I1                                                              |    <0.001 |
|                 Gen_Bit[2].MUXF7_I1                                                               |    <0.001 |
|                 Gen_Bit[30].MUXF7_I1                                                              |    <0.001 |
|                 Gen_Bit[31].MUXF7_I1                                                              |    <0.001 |
|                 Gen_Bit[3].MUXF7_I1                                                               |    <0.001 |
|                 Gen_Bit[4].MUXF7_I1                                                               |    <0.001 |
|                 Gen_Bit[5].MUXF7_I1                                                               |    <0.001 |
|                 Gen_Bit[6].MUXF7_I1                                                               |    <0.001 |
|                 Gen_Bit[7].MUXF7_I1                                                               |    <0.001 |
|                 Gen_Bit[8].MUXF7_I1                                                               |    <0.001 |
|                 Gen_Bit[9].MUXF7_I1                                                               |    <0.001 |
|               PVR_I                                                                               |    <0.001 |
|               Register_File_I                                                                     |    <0.001 |
|                 Using_LUT6.All_RAM32M[0].ram32m_i                                                 |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_LUT6.All_RAM32M[10].ram32m_i                                                |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_LUT6.All_RAM32M[11].ram32m_i                                                |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_LUT6.All_RAM32M[12].ram32m_i                                                |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_LUT6.All_RAM32M[13].ram32m_i                                                |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_LUT6.All_RAM32M[14].ram32m_i                                                |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_LUT6.All_RAM32M[15].ram32m_i                                                |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_LUT6.All_RAM32M[1].ram32m_i                                                 |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_LUT6.All_RAM32M[2].ram32m_i                                                 |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_LUT6.All_RAM32M[3].ram32m_i                                                 |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_LUT6.All_RAM32M[4].ram32m_i                                                 |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_LUT6.All_RAM32M[5].ram32m_i                                                 |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_LUT6.All_RAM32M[6].ram32m_i                                                 |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_LUT6.All_RAM32M[7].ram32m_i                                                 |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_LUT6.All_RAM32M[8].ram32m_i                                                 |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_LUT6.All_RAM32M[9].ram32m_i                                                 |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Shift_Logic_Module_I                                                                |     0.000 |
|               Using_DAXI_ALU_Carry.Direct_MUXCY_I                                                 |    <0.001 |
|               Using_DAXI_ALU_Carry.Post_MUXCY_I                                                   |     0.000 |
|               Using_DAXI_ALU_Carry.direct_lut_INST                                                |     0.000 |
|               Using_Div_Unit.Div_unit_I1                                                          |    <0.001 |
|                 D_Handle[0].MUXCY_XOR_I                                                           |     0.000 |
|                 D_Handle[10].MUXCY_XOR_I                                                          |     0.000 |
|                 D_Handle[11].MUXCY_XOR_I                                                          |    <0.001 |
|                 D_Handle[12].MUXCY_XOR_I                                                          |     0.000 |
|                 D_Handle[13].MUXCY_XOR_I                                                          |     0.000 |
|                 D_Handle[14].MUXCY_XOR_I                                                          |     0.000 |
|                 D_Handle[15].MUXCY_XOR_I                                                          |    <0.001 |
|                 D_Handle[16].MUXCY_XOR_I                                                          |     0.000 |
|                 D_Handle[17].MUXCY_XOR_I                                                          |     0.000 |
|                 D_Handle[18].MUXCY_XOR_I                                                          |     0.000 |
|                 D_Handle[19].MUXCY_XOR_I                                                          |    <0.001 |
|                 D_Handle[1].MUXCY_XOR_I                                                           |     0.000 |
|                 D_Handle[20].MUXCY_XOR_I                                                          |     0.000 |
|                 D_Handle[21].MUXCY_XOR_I                                                          |     0.000 |
|                 D_Handle[22].MUXCY_XOR_I                                                          |     0.000 |
|                 D_Handle[23].MUXCY_XOR_I                                                          |    <0.001 |
|                 D_Handle[24].MUXCY_XOR_I                                                          |     0.000 |
|                 D_Handle[25].MUXCY_XOR_I                                                          |     0.000 |
|                 D_Handle[26].MUXCY_XOR_I                                                          |     0.000 |
|                 D_Handle[27].MUXCY_XOR_I                                                          |    <0.001 |
|                 D_Handle[28].MUXCY_XOR_I                                                          |     0.000 |
|                 D_Handle[29].MUXCY_XOR_I                                                          |     0.000 |
|                 D_Handle[2].MUXCY_XOR_I                                                           |     0.000 |
|                 D_Handle[30].MUXCY_XOR_I                                                          |     0.000 |
|                 D_Handle[31].MUXCY_XOR_I                                                          |    <0.001 |
|                 D_Handle[3].MUXCY_XOR_I                                                           |    <0.001 |
|                 D_Handle[4].MUXCY_XOR_I                                                           |     0.000 |
|                 D_Handle[5].MUXCY_XOR_I                                                           |     0.000 |
|                 D_Handle[6].MUXCY_XOR_I                                                           |     0.000 |
|                 D_Handle[7].MUXCY_XOR_I                                                           |    <0.001 |
|                 D_Handle[8].MUXCY_XOR_I                                                           |     0.000 |
|                 D_Handle[9].MUXCY_XOR_I                                                           |     0.000 |
|                 New_Q_Handle[0].MUXCY_XOR_I                                                       |    <0.001 |
|                 New_Q_Handle[0].New_Q_LUT4                                                        |    <0.001 |
|                 New_Q_Handle[10].MUXCY_XOR_I                                                      |     0.000 |
|                 New_Q_Handle[10].New_Q_LUT4                                                       |    <0.001 |
|                 New_Q_Handle[11].MUXCY_XOR_I                                                      |    <0.001 |
|                 New_Q_Handle[11].New_Q_LUT4                                                       |    <0.001 |
|                 New_Q_Handle[12].MUXCY_XOR_I                                                      |     0.000 |
|                 New_Q_Handle[12].New_Q_LUT4                                                       |    <0.001 |
|                 New_Q_Handle[13].MUXCY_XOR_I                                                      |     0.000 |
|                 New_Q_Handle[13].New_Q_LUT4                                                       |    <0.001 |
|                 New_Q_Handle[14].MUXCY_XOR_I                                                      |     0.000 |
|                 New_Q_Handle[14].New_Q_LUT4                                                       |    <0.001 |
|                 New_Q_Handle[15].MUXCY_XOR_I                                                      |    <0.001 |
|                 New_Q_Handle[15].New_Q_LUT4                                                       |    <0.001 |
|                 New_Q_Handle[16].MUXCY_XOR_I                                                      |     0.000 |
|                 New_Q_Handle[16].New_Q_LUT4                                                       |    <0.001 |
|                 New_Q_Handle[17].MUXCY_XOR_I                                                      |     0.000 |
|                 New_Q_Handle[17].New_Q_LUT4                                                       |    <0.001 |
|                 New_Q_Handle[18].MUXCY_XOR_I                                                      |     0.000 |
|                 New_Q_Handle[18].New_Q_LUT4                                                       |    <0.001 |
|                 New_Q_Handle[19].MUXCY_XOR_I                                                      |    <0.001 |
|                 New_Q_Handle[19].New_Q_LUT4                                                       |    <0.001 |
|                 New_Q_Handle[1].MUXCY_XOR_I                                                       |     0.000 |
|                 New_Q_Handle[1].New_Q_LUT4                                                        |    <0.001 |
|                 New_Q_Handle[20].MUXCY_XOR_I                                                      |     0.000 |
|                 New_Q_Handle[20].New_Q_LUT4                                                       |    <0.001 |
|                 New_Q_Handle[21].MUXCY_XOR_I                                                      |     0.000 |
|                 New_Q_Handle[21].New_Q_LUT4                                                       |    <0.001 |
|                 New_Q_Handle[22].MUXCY_XOR_I                                                      |     0.000 |
|                 New_Q_Handle[22].New_Q_LUT4                                                       |    <0.001 |
|                 New_Q_Handle[23].MUXCY_XOR_I                                                      |    <0.001 |
|                 New_Q_Handle[23].New_Q_LUT4                                                       |    <0.001 |
|                 New_Q_Handle[24].MUXCY_XOR_I                                                      |     0.000 |
|                 New_Q_Handle[24].New_Q_LUT4                                                       |    <0.001 |
|                 New_Q_Handle[25].MUXCY_XOR_I                                                      |     0.000 |
|                 New_Q_Handle[25].New_Q_LUT4                                                       |    <0.001 |
|                 New_Q_Handle[26].MUXCY_XOR_I                                                      |     0.000 |
|                 New_Q_Handle[26].New_Q_LUT4                                                       |    <0.001 |
|                 New_Q_Handle[27].MUXCY_XOR_I                                                      |    <0.001 |
|                 New_Q_Handle[27].New_Q_LUT4                                                       |    <0.001 |
|                 New_Q_Handle[28].MUXCY_XOR_I                                                      |     0.000 |
|                 New_Q_Handle[28].New_Q_LUT4                                                       |    <0.001 |
|                 New_Q_Handle[29].MUXCY_XOR_I                                                      |     0.000 |
|                 New_Q_Handle[29].New_Q_LUT4                                                       |    <0.001 |
|                 New_Q_Handle[2].MUXCY_XOR_I                                                       |     0.000 |
|                 New_Q_Handle[2].New_Q_LUT4                                                        |    <0.001 |
|                 New_Q_Handle[30].MUXCY_XOR_I                                                      |     0.000 |
|                 New_Q_Handle[30].New_Q_LUT4                                                       |    <0.001 |
|                 New_Q_Handle[31].MUXCY_XOR_I                                                      |    <0.001 |
|                 New_Q_Handle[31].New_Q_LUT4                                                       |    <0.001 |
|                 New_Q_Handle[3].MUXCY_XOR_I                                                       |    <0.001 |
|                 New_Q_Handle[3].New_Q_LUT4                                                        |    <0.001 |
|                 New_Q_Handle[4].MUXCY_XOR_I                                                       |     0.000 |
|                 New_Q_Handle[4].New_Q_LUT4                                                        |    <0.001 |
|                 New_Q_Handle[5].MUXCY_XOR_I                                                       |     0.000 |
|                 New_Q_Handle[5].New_Q_LUT4                                                        |    <0.001 |
|                 New_Q_Handle[6].MUXCY_XOR_I                                                       |     0.000 |
|                 New_Q_Handle[6].New_Q_LUT4                                                        |    <0.001 |
|                 New_Q_Handle[7].MUXCY_XOR_I                                                       |    <0.001 |
|                 New_Q_Handle[7].New_Q_LUT4                                                        |    <0.001 |
|                 New_Q_Handle[8].MUXCY_XOR_I                                                       |     0.000 |
|                 New_Q_Handle[8].New_Q_LUT4                                                        |    <0.001 |
|                 New_Q_Handle[9].MUXCY_XOR_I                                                       |     0.000 |
|                 New_Q_Handle[9].New_Q_LUT4                                                        |    <0.001 |
|               Zero_Detect_I                                                                       |    <0.001 |
|                 Part_Of_Zero_Carry_Start                                                          |    <0.001 |
|                 Zero_Detecting[2].I_Part_Of_Zero_Detect                                           |     0.000 |
|                 Zero_Detecting[3].I_Part_Of_Zero_Detect                                           |    <0.001 |
|                 Zero_Detecting[5].I_Part_Of_Zero_Detect                                           |    <0.001 |
|               exception_registers_I1                                                              |     0.003 |
|                 CarryIn_MUXCY                                                                     |    <0.001 |
|                 Use_LUT6.Mux_Inxt                                                                 |    <0.001 |
|                   Mux_Loop[0].I_MUX_LUT6                                                          |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Mux_Loop[10].I_MUX_LUT6                                                         |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Mux_Loop[11].I_MUX_LUT6                                                         |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Mux_Loop[12].I_MUX_LUT6                                                         |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Mux_Loop[13].I_MUX_LUT6                                                         |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Mux_Loop[14].I_MUX_LUT6                                                         |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Mux_Loop[15].I_MUX_LUT6                                                         |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Mux_Loop[1].I_MUX_LUT6                                                          |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Mux_Loop[2].I_MUX_LUT6                                                          |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Mux_Loop[3].I_MUX_LUT6                                                          |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Mux_Loop[4].I_MUX_LUT6                                                          |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Mux_Loop[5].I_MUX_LUT6                                                          |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Mux_Loop[6].I_MUX_LUT6                                                          |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Mux_Loop[7].I_MUX_LUT6                                                          |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Mux_Loop[8].I_MUX_LUT6                                                          |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Mux_Loop[9].I_MUX_LUT6                                                          |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[0].I_RET_ADDR_WB                                     |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[0].MUXCY_XOR_I                                       |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[0].WB_PC_FDE                                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[10].I_RET_ADDR_WB                                    |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[10].MUXCY_XOR_I                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[10].WB_PC_FDE                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[11].I_RET_ADDR_WB                                    |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[11].MUXCY_XOR_I                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[11].WB_PC_FDE                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[12].I_RET_ADDR_WB                                    |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_XOR_I                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDE                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[13].I_RET_ADDR_WB                                    |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[13].MUXCY_XOR_I                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDE                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[14].I_RET_ADDR_WB                                    |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[14].MUXCY_XOR_I                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[14].WB_PC_FDE                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[15].I_RET_ADDR_WB                                    |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[15].MUXCY_XOR_I                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[15].WB_PC_FDE                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[16].I_RET_ADDR_WB                                    |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_XOR_I                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDE                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[17].I_RET_ADDR_WB                                    |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[17].MUXCY_XOR_I                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDE                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[18].I_RET_ADDR_WB                                    |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[18].MUXCY_XOR_I                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[18].WB_PC_FDE                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[19].I_RET_ADDR_WB                                    |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[19].MUXCY_XOR_I                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[19].WB_PC_FDE                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[1].I_RET_ADDR_WB                                     |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[1].MUXCY_XOR_I                                       |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[1].WB_PC_FDE                                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[20].I_RET_ADDR_WB                                    |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_XOR_I                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDE                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[21].I_RET_ADDR_WB                                    |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[21].MUXCY_XOR_I                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[21].WB_PC_FDE                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[22].I_RET_ADDR_WB                                    |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[22].MUXCY_XOR_I                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[22].WB_PC_FDE                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[23].I_RET_ADDR_WB                                    |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[23].MUXCY_XOR_I                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[23].WB_PC_FDE                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[24].I_RET_ADDR_WB                                    |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_XOR_I                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDE                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[25].I_RET_ADDR_WB                                    |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[25].MUXCY_XOR_I                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDE                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[26].I_RET_ADDR_WB                                    |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[26].MUXCY_XOR_I                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[26].WB_PC_FDE                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[27].I_RET_ADDR_WB                                    |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[27].MUXCY_XOR_I                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[27].WB_PC_FDE                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[28].I_RET_ADDR_WB                                    |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_XOR_I                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[28].WB_PC_FDE                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB                                    |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[29].MUXCY_XOR_I                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[29].WB_PC_FDE                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[2].I_RET_ADDR_WB                                     |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[2].MUXCY_XOR_I                                       |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDE                                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[30].I_RET_ADDR_WB                                    |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[30].MUXCY_XOR_I                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[30].WB_PC_FDE                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB                                    |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[31].MUXCY_XOR_I                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[31].WB_PC_FDE                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[3].I_RET_ADDR_WB                                     |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[3].MUXCY_XOR_I                                       |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[3].WB_PC_FDE                                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[4].I_RET_ADDR_WB                                     |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[4].MUXCY_XOR_I                                       |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[4].WB_PC_FDE                                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[5].I_RET_ADDR_WB                                     |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[5].MUXCY_XOR_I                                       |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[5].WB_PC_FDE                                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[6].I_RET_ADDR_WB                                     |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[6].MUXCY_XOR_I                                       |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[6].WB_PC_FDE                                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[7].I_RET_ADDR_WB                                     |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[7].MUXCY_XOR_I                                       |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[7].WB_PC_FDE                                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[8].I_RET_ADDR_WB                                     |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[8].MUXCY_XOR_I                                       |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[8].WB_PC_FDE                                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[9].I_RET_ADDR_WB                                     |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[9].MUXCY_XOR_I                                       |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDE                                         |    <0.001 |
|               msr_reg_i                                                                           |    <0.001 |
|                 MEM_MSR_Bits[17].Using_FDR.MSR_I                                                  |    <0.001 |
|                 MEM_MSR_Bits[18].Using_FDR.MSR_I                                                  |    <0.001 |
|                 MEM_MSR_Bits[19].Using_FDR.MSR_I                                                  |    <0.001 |
|                 MEM_MSR_Bits[20].Using_FDR.MSR_I                                                  |    <0.001 |
|                 MEM_MSR_Bits[22].Using_FDR.MSR_I                                                  |    <0.001 |
|                 MEM_MSR_Bits[23].Using_FDR.MSR_I                                                  |    <0.001 |
|                 MEM_MSR_Bits[24].Using_FDR.MSR_I                                                  |    <0.001 |
|                 MEM_MSR_Bits[25].Using_FDR.MSR_I                                                  |    <0.001 |
|                 MEM_MSR_Bits[26].Using_FDR.MSR_I                                                  |    <0.001 |
|                 MEM_MSR_Bits[28].Using_FDR.MSR_I                                                  |    <0.001 |
|                 MEM_MSR_Bits[29].Using_FDR.MSR_I                                                  |    <0.001 |
|                 MEM_MSR_Bits[30].Using_FDR.MSR_I                                                  |    <0.001 |
|                 OF_EX_MSR_Bits[17].Using_FDR.MSR_ex_I                                             |    <0.001 |
|                 OF_EX_MSR_Bits[18].Using_FDR.MSR_ex_I                                             |    <0.001 |
|                 OF_EX_MSR_Bits[19].Using_FDR.MSR_ex_I                                             |    <0.001 |
|                 OF_EX_MSR_Bits[20].Using_FDR.MSR_ex_I                                             |    <0.001 |
|                 OF_EX_MSR_Bits[22].Using_FDR.MSR_ex_I                                             |    <0.001 |
|                 OF_EX_MSR_Bits[22].Using_FDR.MSR_of_I                                             |    <0.001 |
|                 OF_EX_MSR_Bits[23].Using_FDR.MSR_ex_I                                             |    <0.001 |
|                 OF_EX_MSR_Bits[24].Using_FDR.MSR_ex_I                                             |    <0.001 |
|                 OF_EX_MSR_Bits[25].Using_FDR.MSR_ex_I                                             |    <0.001 |
|                 OF_EX_MSR_Bits[26].Using_FDR.MSR_ex_I                                             |    <0.001 |
|                 OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I                                             |    <0.001 |
|                 OF_EX_MSR_Bits[28].Using_FDR.MSR_of_I                                             |    <0.001 |
|                 OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I                                             |    <0.001 |
|                 OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I                                             |    <0.001 |
|                 OF_EX_MSR_Bits[30].Using_FDR.MSR_of_I                                             |    <0.001 |
|             Decode_I                                                                              |     0.009 |
|               PC_Module_I                                                                         |     0.002 |
|                 Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[0].PC_Mux_MUXF7                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[10].PC_Mux_MUXF7                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[11].PC_Mux_MUXF7                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[12].PC_Mux_MUXF7                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[13].PC_Mux_MUXF7                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[14].PC_Mux_MUXF7                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[15].PC_Mux_MUXF7                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[16].PC_Mux_MUXF7                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[17].PC_Mux_MUXF7                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[18].PC_Mux_MUXF7                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[19].PC_Mux_MUXF7                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[1].PC_Mux_MUXF7                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[20].PC_Mux_MUXF7                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[21].PC_Mux_MUXF7                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[22].PC_Mux_MUXF7                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[23].PC_Mux_MUXF7                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[24].PC_Mux_MUXF7                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[25].PC_Mux_MUXF7                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[26].PC_Mux_MUXF7                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[27].PC_Mux_MUXF7                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[28].PC_Mux_MUXF7                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[29].PC_Mux_MUXF7                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[2].PC_Mux_MUXF7                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[30].PC_Mux_MUXF7                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[31].PC_Mux_MUXF7                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[3].PC_Mux_MUXF7                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[4].PC_Mux_MUXF7                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[5].PC_Mux_MUXF7                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[6].PC_Mux_MUXF7                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[7].PC_Mux_MUXF7                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[8].PC_Mux_MUXF7                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[9].PC_Mux_MUXF7                                          |    <0.001 |
|                 Using_FPGA.Incr_PC[0].MUXCY_XOR_I                                                 |    <0.001 |
|                 Using_FPGA.Incr_PC[10].MUXCY_XOR_I                                                |     0.000 |
|                 Using_FPGA.Incr_PC[11].MUXCY_XOR_I                                                |     0.000 |
|                 Using_FPGA.Incr_PC[12].MUXCY_XOR_I                                                |     0.000 |
|                 Using_FPGA.Incr_PC[13].MUXCY_XOR_I                                                |    <0.001 |
|                 Using_FPGA.Incr_PC[14].MUXCY_XOR_I                                                |     0.000 |
|                 Using_FPGA.Incr_PC[15].MUXCY_XOR_I                                                |     0.000 |
|                 Using_FPGA.Incr_PC[16].MUXCY_XOR_I                                                |    <0.001 |
|                 Using_FPGA.Incr_PC[17].MUXCY_XOR_I                                                |    <0.001 |
|                 Using_FPGA.Incr_PC[18].MUXCY_XOR_I                                                |     0.000 |
|                 Using_FPGA.Incr_PC[19].MUXCY_XOR_I                                                |     0.000 |
|                 Using_FPGA.Incr_PC[1].MUXCY_XOR_I                                                 |    <0.001 |
|                 Using_FPGA.Incr_PC[20].MUXCY_XOR_I                                                |     0.000 |
|                 Using_FPGA.Incr_PC[21].MUXCY_XOR_I                                                |    <0.001 |
|                 Using_FPGA.Incr_PC[22].MUXCY_XOR_I                                                |     0.000 |
|                 Using_FPGA.Incr_PC[23].MUXCY_XOR_I                                                |     0.000 |
|                 Using_FPGA.Incr_PC[24].MUXCY_XOR_I                                                |     0.000 |
|                 Using_FPGA.Incr_PC[25].MUXCY_XOR_I                                                |    <0.001 |
|                 Using_FPGA.Incr_PC[26].MUXCY_XOR_I                                                |     0.000 |
|                 Using_FPGA.Incr_PC[27].MUXCY_XOR_I                                                |     0.000 |
|                 Using_FPGA.Incr_PC[28].MUXCY_XOR_I                                                |     0.000 |
|                 Using_FPGA.Incr_PC[29].MUXCY_XOR_I                                                |    <0.001 |
|                 Using_FPGA.Incr_PC[2].MUXCY_XOR_I                                                 |     0.000 |
|                 Using_FPGA.Incr_PC[3].MUXCY_XOR_I                                                 |     0.000 |
|                 Using_FPGA.Incr_PC[4].MUXCY_XOR_I                                                 |     0.000 |
|                 Using_FPGA.Incr_PC[5].MUXCY_XOR_I                                                 |    <0.001 |
|                 Using_FPGA.Incr_PC[6].MUXCY_XOR_I                                                 |     0.000 |
|                 Using_FPGA.Incr_PC[7].MUXCY_XOR_I                                                 |     0.000 |
|                 Using_FPGA.Incr_PC[8].MUXCY_XOR_I                                                 |    <0.001 |
|                 Using_FPGA.Incr_PC[9].MUXCY_XOR_I                                                 |    <0.001 |
|               PreFetch_Buffer_I1                                                                  |     0.003 |
|                 Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                                                |    <0.001 |
|                 Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                                            |    <0.001 |
|                 Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                                                |    <0.001 |
|                 Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                                            |    <0.001 |
|                 Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                                                |    <0.001 |
|                 Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                                            |    <0.001 |
|                 Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                                                |    <0.001 |
|                 Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                                            |    <0.001 |
|                 Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6                   |    <0.001 |
|                 Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7                               |    <0.001 |
|                 Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[32].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[33].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[34].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[35].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[36].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[37].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[38].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[39].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[40].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[41].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[42].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[43].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[43].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[44].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[44].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[45].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[45].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[46].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[46].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7                                       |    <0.001 |
|                 Last_Sel_DFF                                                                      |    <0.001 |
|                 Mux_Select_Empty_LUT6                                                             |    <0.001 |
|                 Mux_Select_OF_Valid_LUT6                                                          |    <0.001 |
|                 OF_Valid_DFF                                                                      |    <0.001 |
|               Use_MuxCy[10].OF_Piperun_Stage                                                      |     0.000 |
|                 MUXCY_I                                                                           |     0.000 |
|               Use_MuxCy[11].OF_Piperun_Stage                                                      |    <0.001 |
|                 MUXCY_I                                                                           |    <0.001 |
|               Use_MuxCy[1].OF_Piperun_Stage                                                       |    <0.001 |
|                 MUXCY_I                                                                           |    <0.001 |
|               Use_MuxCy[2].OF_Piperun_Stage                                                       |    <0.001 |
|                 MUXCY_I                                                                           |    <0.001 |
|               Use_MuxCy[3].OF_Piperun_Stage                                                       |    <0.001 |
|                 MUXCY_I                                                                           |    <0.001 |
|               Use_MuxCy[4].OF_Piperun_Stage                                                       |     0.000 |
|                 MUXCY_I                                                                           |     0.000 |
|               Use_MuxCy[5].OF_Piperun_Stage                                                       |    <0.001 |
|                 MUXCY_I                                                                           |    <0.001 |
|               Use_MuxCy[6].OF_Piperun_Stage                                                       |     0.000 |
|                 MUXCY_I                                                                           |     0.000 |
|               Use_MuxCy[7].OF_Piperun_Stage                                                       |     0.000 |
|                 MUXCY_I                                                                           |     0.000 |
|               Use_MuxCy[8].OF_Piperun_Stage                                                       |     0.000 |
|                 MUXCY_I                                                                           |     0.000 |
|               Use_MuxCy[9].OF_Piperun_Stage                                                       |    <0.001 |
|                 MUXCY_I                                                                           |    <0.001 |
|               Using_FPGA.Gen_Bits[27].MEM_EX_Result_Inst                                          |    <0.001 |
|               Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst                                          |    <0.001 |
|               Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst                                          |    <0.001 |
|               Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst                                          |    <0.001 |
|               Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst                                          |    <0.001 |
|               Using_FPGA_2.ex_byte_access_i_Inst                                                  |    <0.001 |
|               Using_FPGA_2.ex_doublet_access_i_Inst                                               |    <0.001 |
|               Using_FPGA_2.ex_is_load_instr_Inst                                                  |    <0.001 |
|               Using_FPGA_2.ex_is_lwx_instr_Inst                                                   |    <0.001 |
|               Using_FPGA_2.ex_is_swx_instr_Inst                                                   |    <0.001 |
|               Using_FPGA_2.ex_load_store_instr_Inst                                               |    <0.001 |
|               Using_FPGA_2.ex_reverse_mem_access_inst                                             |    <0.001 |
|               Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst                                            |    <0.001 |
|               Using_FPGA_3.of_clear_MSR_BIP_hold_Inst                                             |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op1_conflict_INST1                                    |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op1_conflict_INST2                                    |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op2_conflict_INST1                                    |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op2_conflict_INST2                                    |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op3_conflict_INST1                                    |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op3_conflict_INST2                                    |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op1_conflict_INST1                                   |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op1_conflict_INST2                                   |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op2_conflict_INST1                                   |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op2_conflict_INST2                                   |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op3_conflict_INST1                                   |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op3_conflict_INST2                                   |    <0.001 |
|               Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1                            |    <0.001 |
|               Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and                                 |    <0.001 |
|                 MUXCY_I                                                                           |    <0.001 |
|               Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_or                                  |     0.000 |
|                 MUXCY_I                                                                           |     0.000 |
|               Using_ICache_Carry_Chain.ib_addr_strobe_ii_carry_and                                |     0.000 |
|                 MUXCY_I                                                                           |     0.000 |
|               Using_ICache_Carry_Chain.ib_ready_MMU_carry_or                                      |    <0.001 |
|                 MUXCY_I                                                                           |    <0.001 |
|               Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1                                    |    <0.001 |
|                 MUXCY_I                                                                           |    <0.001 |
|               Using_PC_Incr_Prot.if_pc_incr_carry_and_2                                           |    <0.001 |
|                 MUXCY_I                                                                           |    <0.001 |
|               if_pc_incr_carry_and_0                                                              |    <0.001 |
|                 MUXCY_I                                                                           |    <0.001 |
|               if_pc_incr_carry_and_3                                                              |     0.000 |
|                 MUXCY_I                                                                           |     0.000 |
|               jump_logic_I1                                                                       |     0.002 |
|                 MUXCY_JUMP_CARRY                                                                  |    <0.001 |
|                 MUXCY_JUMP_CARRY2                                                                 |    <0.001 |
|                 MUXCY_JUMP_CARRY3                                                                 |    <0.001 |
|                 MUXCY_JUMP_CARRY4                                                                 |    <0.001 |
|                 MUXCY_JUMP_CARRY5                                                                 |    <0.001 |
|                 MUXCY_JUMP_CARRY6                                                                 |     0.002 |
|               mem_PipeRun_carry_and                                                               |    <0.001 |
|                 MUXCY_I                                                                           |    <0.001 |
|               mem_wait_on_ready_N_carry_or                                                        |    <0.001 |
|                 MUXCY_I                                                                           |    <0.001 |
|             MMU_I                                                                                 |     0.013 |
|               Using_TLBS.DTLB_I                                                                   |     0.001 |
|                 Lookup_Shadow_Reg[0].No_C_STORE_TID.Mask_bits_compare                             |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                     |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[10].carry_and_I1                                                    |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[11].carry_and_I1                                                    |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[12].carry_and_I1                                                    |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[13].carry_and_I1                                                    |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                     |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[2].carry_and_I1                                                     |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[3].carry_and_I1                                                     |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[4].carry_and_I1                                                     |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[5].carry_and_I1                                                     |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[6].carry_and_I1                                                     |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[7].carry_and_I1                                                     |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[8].carry_and_I1                                                     |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[9].carry_and_I1                                                     |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                 Lookup_Shadow_Reg[0].No_C_STORE_TID.direct_compare                                |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                     |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                     |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[2].carry_and_I1                                                     |     0.000 |
|                     MUXCY_I                                                                       |     0.000 |
|                 Lookup_Shadow_Reg[0].No_C_STORE_TID.direct_en_carry                               |    <0.001 |
|                   MUXCY_I                                                                         |    <0.001 |
|                 Lookup_Shadow_Reg[0].Using_Extra_Carry.MUXCY_EXTRA_I                              |    <0.001 |
|                 Lookup_Shadow_Reg[1].No_C_STORE_TID.Mask_bits_compare                             |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                     |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[10].carry_and_I1                                                    |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[11].carry_and_I1                                                    |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[12].carry_and_I1                                                    |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[13].carry_and_I1                                                    |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                     |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[2].carry_and_I1                                                     |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[3].carry_and_I1                                                     |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[4].carry_and_I1                                                     |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[5].carry_and_I1                                                     |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[6].carry_and_I1                                                     |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[7].carry_and_I1                                                     |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[8].carry_and_I1                                                     |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[9].carry_and_I1                                                     |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                 Lookup_Shadow_Reg[1].No_C_STORE_TID.direct_compare                                |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                     |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                     |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[2].carry_and_I1                                                     |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                 Lookup_Shadow_Reg[1].No_C_STORE_TID.direct_en_carry                               |     0.000 |
|                   MUXCY_I                                                                         |     0.000 |
|                 Lookup_Shadow_Reg[1].Using_Extra_Carry.MUXCY_EXTRA_I                              |    <0.001 |
|                 Lookup_Shadow_Reg[2].No_C_STORE_TID.Mask_bits_compare                             |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                     |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[10].carry_and_I1                                                    |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[11].carry_and_I1                                                    |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[12].carry_and_I1                                                    |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[13].carry_and_I1                                                    |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                     |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[2].carry_and_I1                                                     |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[3].carry_and_I1                                                     |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[4].carry_and_I1                                                     |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[5].carry_and_I1                                                     |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[6].carry_and_I1                                                     |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[7].carry_and_I1                                                     |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[8].carry_and_I1                                                     |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[9].carry_and_I1                                                     |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                 Lookup_Shadow_Reg[2].No_C_STORE_TID.direct_compare                                |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                     |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                     |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[2].carry_and_I1                                                     |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                 Lookup_Shadow_Reg[2].No_C_STORE_TID.direct_en_carry                               |    <0.001 |
|                   MUXCY_I                                                                         |    <0.001 |
|                 Lookup_Shadow_Reg[2].Using_Extra_Carry.MUXCY_EXTRA_I                              |    <0.001 |
|                 Lookup_Shadow_Reg[3].No_C_STORE_TID.Mask_bits_compare                             |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                     |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[10].carry_and_I1                                                    |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[11].carry_and_I1                                                    |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[12].carry_and_I1                                                    |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[13].carry_and_I1                                                    |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                     |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[2].carry_and_I1                                                     |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[3].carry_and_I1                                                     |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[4].carry_and_I1                                                     |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[5].carry_and_I1                                                     |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[6].carry_and_I1                                                     |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[7].carry_and_I1                                                     |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[8].carry_and_I1                                                     |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[9].carry_and_I1                                                     |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                 Lookup_Shadow_Reg[3].No_C_STORE_TID.direct_compare                                |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                     |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                     |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[2].carry_and_I1                                                     |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                 Lookup_Shadow_Reg[3].No_C_STORE_TID.direct_en_carry                               |    <0.001 |
|                   MUXCY_I                                                                         |    <0.001 |
|                 Lookup_Shadow_Reg[3].Using_Extra_Carry.MUXCY_EXTRA_I                              |    <0.001 |
|                 Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[0].TLBLO_Mux_MUXF7                          |    <0.001 |
|                 Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[10].TLBLO_Mux_MUXF7                         |    <0.001 |
|                 Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[11].TLBLO_Mux_MUXF7                         |    <0.001 |
|                 Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[12].TLBLO_Mux_MUXF7                         |    <0.001 |
|                 Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[13].TLBLO_Mux_MUXF7                         |    <0.001 |
|                 Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[14].TLBLO_Mux_MUXF7                         |    <0.001 |
|                 Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[15].TLBLO_Mux_MUXF7                         |    <0.001 |
|                 Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[16].TLBLO_Mux_MUXF7                         |    <0.001 |
|                 Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[17].TLBLO_Mux_MUXF7                         |    <0.001 |
|                 Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[18].TLBLO_Mux_MUXF7                         |    <0.001 |
|                 Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[19].TLBLO_Mux_MUXF7                         |    <0.001 |
|                 Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[1].TLBLO_Mux_MUXF7                          |    <0.001 |
|                 Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[20].TLBLO_Mux_MUXF7                         |    <0.001 |
|                 Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[21].TLBLO_Mux_MUXF7                         |    <0.001 |
|                 Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[22].TLBLO_Mux_MUXF7                         |    <0.001 |
|                 Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[23].TLBLO_Mux_MUXF7                         |    <0.001 |
|                 Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[24].TLBLO_Mux_MUXF7                         |    <0.001 |
|                 Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[2].TLBLO_Mux_MUXF7                          |    <0.001 |
|                 Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[3].TLBLO_Mux_MUXF7                          |    <0.001 |
|                 Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[4].TLBLO_Mux_MUXF7                          |    <0.001 |
|                 Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[5].TLBLO_Mux_MUXF7                          |    <0.001 |
|                 Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[6].TLBLO_Mux_MUXF7                          |    <0.001 |
|                 Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[7].TLBLO_Mux_MUXF7                          |    <0.001 |
|                 Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[8].TLBLO_Mux_MUXF7                          |    <0.001 |
|                 Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[9].TLBLO_Mux_MUXF7                          |    <0.001 |
|               Using_TLBS.ITLB_I                                                                   |    <0.001 |
|                 Lookup_Shadow_Reg[0].No_C_STORE_TID.Mask_bits_compare                             |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                     |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[10].carry_and_I1                                                    |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[11].carry_and_I1                                                    |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[12].carry_and_I1                                                    |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[13].carry_and_I1                                                    |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                     |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[2].carry_and_I1                                                     |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[3].carry_and_I1                                                     |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[4].carry_and_I1                                                     |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[5].carry_and_I1                                                     |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[6].carry_and_I1                                                     |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[7].carry_and_I1                                                     |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[8].carry_and_I1                                                     |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[9].carry_and_I1                                                     |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                 Lookup_Shadow_Reg[0].No_C_STORE_TID.direct_compare                                |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                     |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                     |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[2].carry_and_I1                                                     |     0.000 |
|                     MUXCY_I                                                                       |     0.000 |
|                 Lookup_Shadow_Reg[0].No_C_STORE_TID.direct_en_carry                               |    <0.001 |
|                   MUXCY_I                                                                         |    <0.001 |
|                 Lookup_Shadow_Reg[0].Using_Extra_Carry.MUXCY_EXTRA_I                              |    <0.001 |
|                 Lookup_Shadow_Reg[1].No_C_STORE_TID.Mask_bits_compare                             |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                     |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[10].carry_and_I1                                                    |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[11].carry_and_I1                                                    |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[12].carry_and_I1                                                    |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[13].carry_and_I1                                                    |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                     |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[2].carry_and_I1                                                     |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[3].carry_and_I1                                                     |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[4].carry_and_I1                                                     |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[5].carry_and_I1                                                     |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[6].carry_and_I1                                                     |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[7].carry_and_I1                                                     |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[8].carry_and_I1                                                     |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[9].carry_and_I1                                                     |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                 Lookup_Shadow_Reg[1].No_C_STORE_TID.direct_compare                                |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                     |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                     |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[2].carry_and_I1                                                     |     0.000 |
|                     MUXCY_I                                                                       |     0.000 |
|                 Lookup_Shadow_Reg[1].No_C_STORE_TID.direct_en_carry                               |    <0.001 |
|                   MUXCY_I                                                                         |    <0.001 |
|                 Lookup_Shadow_Reg[1].Using_Extra_Carry.MUXCY_EXTRA_I                              |    <0.001 |
|               Using_TLBS.UTLB_I                                                                   |     0.008 |
|                 Hit_DirectA_carry                                                                 |    <0.001 |
|                   MUXCY_I                                                                         |    <0.001 |
|                 Hit_DirectB_carry                                                                 |    <0.001 |
|                   MUXCY_I                                                                         |    <0.001 |
|                 MMU_UTLB_RAM_I                                                                    |     0.008 |
|                 eqa1_carry_compare                                                                |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                     |     0.000 |
|                     MUXCY_I                                                                       |     0.000 |
|                   The_Compare[1].carry_and_I1                                                     |     0.000 |
|                     MUXCY_I                                                                       |     0.000 |
|                   The_Compare[2].carry_and_I1                                                     |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                 eqa1_carry_compare_mask                                                           |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                     |     0.000 |
|                     MUXCY_I                                                                       |     0.000 |
|                   The_Compare[1].carry_and_I1                                                     |     0.000 |
|                     MUXCY_I                                                                       |     0.000 |
|                   The_Compare[2].carry_and_I1                                                     |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[3].carry_and_I1                                                     |     0.000 |
|                     MUXCY_I                                                                       |     0.000 |
|                 eqa2_carry_compare_mask_I1                                                        |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                     |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                     |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[2].carry_and_I1                                                     |     0.000 |
|                     MUXCY_I                                                                       |     0.000 |
|                   The_Compare[3].carry_and_I1                                                     |     0.000 |
|                     MUXCY_I                                                                       |     0.000 |
|                   The_Compare[4].carry_and_I1                                                     |     0.000 |
|                     MUXCY_I                                                                       |     0.000 |
|                   The_Compare[5].carry_and_I1                                                     |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[6].carry_and_I1                                                     |     0.000 |
|                     MUXCY_I                                                                       |     0.000 |
|                   The_Compare[7].carry_and_I1                                                     |     0.000 |
|                     MUXCY_I                                                                       |     0.000 |
|                 eqa3_carry_compare_mask_I1                                                        |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                     |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                     |     0.000 |
|                     MUXCY_I                                                                       |     0.000 |
|                 eqapid_carry_compare_mask_I1                                                      |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                     |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                     |     0.000 |
|                     MUXCY_I                                                                       |     0.000 |
|                   The_Compare[2].carry_and_I1                                                     |     0.000 |
|                     MUXCY_I                                                                       |     0.000 |
|                   The_Compare[3].carry_and_I1                                                     |     0.000 |
|                     MUXCY_I                                                                       |     0.000 |
|                   The_Compare[4].carry_and_I1                                                     |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[5].carry_and_I1                                                     |     0.000 |
|                     MUXCY_I                                                                       |     0.000 |
|                   The_Compare[6].carry_and_I1                                                     |     0.000 |
|                     MUXCY_I                                                                       |     0.000 |
|                   The_Compare[7].carry_and_I1                                                     |     0.000 |
|                     MUXCY_I                                                                       |     0.000 |
|                 eqb1_carry_compare                                                                |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                     |     0.000 |
|                     MUXCY_I                                                                       |     0.000 |
|                   The_Compare[1].carry_and_I1                                                     |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                 eqb2_carry_compare                                                                |     0.000 |
|                   The_Compare[0].carry_and_I1                                                     |     0.000 |
|                     MUXCY_I                                                                       |     0.000 |
|                 eqb2_carry_compare_mask                                                           |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                     |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                     |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[2].carry_and_I1                                                     |     0.000 |
|                     MUXCY_I                                                                       |     0.000 |
|                   The_Compare[3].carry_and_I1                                                     |     0.000 |
|                     MUXCY_I                                                                       |     0.000 |
|                 eqb3_carry_compare_mask_I1                                                        |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                     |     0.000 |
|                     MUXCY_I                                                                       |     0.000 |
|                   The_Compare[1].carry_and_I1                                                     |     0.000 |
|                     MUXCY_I                                                                       |     0.000 |
|                   The_Compare[2].carry_and_I1                                                     |     0.000 |
|                     MUXCY_I                                                                       |     0.000 |
|                   The_Compare[3].carry_and_I1                                                     |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[4].carry_and_I1                                                     |     0.000 |
|                     MUXCY_I                                                                       |     0.000 |
|                   The_Compare[5].carry_and_I1                                                     |     0.000 |
|                     MUXCY_I                                                                       |     0.000 |
|                   The_Compare[6].carry_and_I1                                                     |     0.000 |
|                     MUXCY_I                                                                       |     0.000 |
|                   The_Compare[7].carry_and_I1                                                     |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[8].carry_and_I1                                                     |     0.000 |
|                     MUXCY_I                                                                       |     0.000 |
|                   The_Compare[9].carry_and_I1                                                     |     0.000 |
|                     MUXCY_I                                                                       |     0.000 |
|                 eqbpid_carry_compare_mask_I1                                                      |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                     |     0.000 |
|                     MUXCY_I                                                                       |     0.000 |
|                   The_Compare[1].carry_and_I1                                                     |     0.000 |
|                     MUXCY_I                                                                       |     0.000 |
|                   The_Compare[2].carry_and_I1                                                     |     0.000 |
|                     MUXCY_I                                                                       |     0.000 |
|                   The_Compare[3].carry_and_I1                                                     |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|                   The_Compare[4].carry_and_I1                                                     |     0.000 |
|                     MUXCY_I                                                                       |     0.000 |
|                   The_Compare[5].carry_and_I1                                                     |     0.000 |
|                     MUXCY_I                                                                       |     0.000 |
|                   The_Compare[6].carry_and_I1                                                     |     0.000 |
|                     MUXCY_I                                                                       |     0.000 |
|                   The_Compare[7].carry_and_I1                                                     |    <0.001 |
|                     MUXCY_I                                                                       |    <0.001 |
|             Use_DBUS.DAXI_Interface_I1                                                            |    <0.001 |
|             Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1                                              |    <0.001 |
|             Use_Debug_Logic.Master_Core.Debug_Perf                                                |     0.002 |
|               Serial_Dbg_Intf.SRL16E_1                                                            |    <0.001 |
|               Serial_Dbg_Intf.SRL16E_2                                                            |    <0.001 |
|               Serial_Dbg_Intf.SRL16E_3                                                            |    <0.001 |
|               Serial_Dbg_Intf.SRL16E_4                                                            |    <0.001 |
|               Serial_Dbg_Intf.SRL16E_7                                                            |    <0.001 |
|               Serial_Dbg_Intf.SRL16E_8                                                            |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I                               |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I                               |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[3].SRL16E_Cache_I                               |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I                               |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I                               |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I                               |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[7].SRL16E_Cache_I                               |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[8].SRL16E_Cache_I                               |    <0.001 |
|               Serial_Dbg_Intf.Use_PVR_Full.SRL16E_5                                               |    <0.001 |
|               Serial_Dbg_Intf.Use_PVR_Full.SRL16E_6                                               |    <0.001 |
|               Serial_Dbg_Intf.sync_dbg_brk_hit                                                    |    <0.001 |
|               Serial_Dbg_Intf.sync_dbg_hit                                                        |    <0.001 |
|                 sync_bits[0].sync_bit                                                             |    <0.001 |
|               Serial_Dbg_Intf.sync_pause                                                          |     0.000 |
|               Serial_Dbg_Intf.sync_running_clock                                                  |    <0.001 |
|               Serial_Dbg_Intf.sync_sample                                                         |    <0.001 |
|                 sync_bits[0].sync_bit                                                             |    <0.001 |
|                 sync_bits[1].sync_bit                                                             |    <0.001 |
|                 sync_bits[2].sync_bit                                                             |    <0.001 |
|                 sync_bits[3].sync_bit                                                             |    <0.001 |
|                 sync_bits[4].sync_bit                                                             |    <0.001 |
|                 sync_bits[5].sync_bit                                                             |    <0.001 |
|                 sync_bits[6].sync_bit                                                             |    <0.001 |
|                 sync_bits[9].sync_bit                                                             |    <0.001 |
|               Serial_Dbg_Intf.sync_sleep                                                          |    <0.001 |
|               Serial_Dbg_Intf.sync_stop_CPU                                                       |    <0.001 |
|               Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I                |    <0.001 |
|                 Compare[0].MUXCY_I                                                                |    <0.001 |
|                 Compare[0].SRLC16E_I                                                              |    <0.001 |
|                 Compare[1].MUXCY_I                                                                |     0.000 |
|                 Compare[1].SRLC16E_I                                                              |    <0.001 |
|                 Compare[2].MUXCY_I                                                                |     0.000 |
|                 Compare[2].SRLC16E_I                                                              |    <0.001 |
|                 Compare[3].MUXCY_I                                                                |     0.000 |
|                 Compare[3].SRLC16E_I                                                              |    <0.001 |
|                 Compare[4].MUXCY_I                                                                |    <0.001 |
|                 Compare[4].SRLC16E_I                                                              |    <0.001 |
|                 Compare[5].MUXCY_I                                                                |     0.000 |
|                 Compare[5].SRLC16E_I                                                              |    <0.001 |
|                 Compare[6].MUXCY_I                                                                |     0.000 |
|                 Compare[6].SRLC16E_I                                                              |    <0.001 |
|                 Compare[7].MUXCY_I                                                                |     0.000 |
|                 Compare[7].SRLC16E_I                                                              |    <0.001 |
|                 The_First_BreakPoints.MUXCY_Post                                                  |    <0.001 |
|               sync_trig_out_0                                                                     |    <0.001 |
|             Using_DCache.Using_WriteThrough.DCache_I1                                             |     0.028 |
|               DATA_RAM_Module                                                                     |     0.020 |
|                 Using_B36_S4.The_BRAMs[0].RAMB36_I1                                               |     0.002 |
|                 Using_B36_S4.The_BRAMs[1].RAMB36_I1                                               |     0.003 |
|                 Using_B36_S4.The_BRAMs[2].RAMB36_I1                                               |     0.002 |
|                 Using_B36_S4.The_BRAMs[3].RAMB36_I1                                               |     0.002 |
|                 Using_B36_S4.The_BRAMs[4].RAMB36_I1                                               |     0.002 |
|                 Using_B36_S4.The_BRAMs[5].RAMB36_I1                                               |     0.002 |
|                 Using_B36_S4.The_BRAMs[6].RAMB36_I1                                               |     0.002 |
|                 Using_B36_S4.The_BRAMs[7].RAMB36_I1                                               |     0.002 |
|               Gen_WE[0].SUM_I                                                                     |    <0.001 |
|               Gen_WE[1].SUM_I                                                                     |    <0.001 |
|               Gen_WE[2].SUM_I                                                                     |    <0.001 |
|               Gen_WE[3].SUM_I                                                                     |    <0.001 |
|               TAG_RAM_Module                                                                      |     0.005 |
|                 Using_B36_S18.The_BRAMs[0].RAMB36_I1                                              |     0.003 |
|                 Using_B36_S18.The_BRAMs[1].RAMB36_I1                                              |     0.002 |
|               Use_XX_Accesses3.xx_access_read_miss                                                |    <0.001 |
|                 MUXCY_I                                                                           |    <0.001 |
|               Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or                                |    <0.001 |
|                 MUXCY_I                                                                           |    <0.001 |
|               Using_Latch_AS_Logic_1.AND2B1L_I1                                                   |    <0.001 |
|               Using_Latch_AS_Logic_3.AND2B1L_I1                                                   |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Cache_Interface_I1                                 |     0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[0].Addr_bit_FDSE                                 |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[0].Addr_bit_LUT                                  |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_FDSE                                 |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_LUT                                  |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_FDSE                                 |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_LUT                                  |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE                                 |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_LUT                                  |    <0.001 |
|                 Using_AXI.Use_AXI_Write.exist_bit_FDRE                                            |    <0.001 |
|                 Using_AXI.Use_AXI_Write.exist_bit_LUT                                             |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[0].Copy_Mem                           |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[10].Copy_Mem                          |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[11].Copy_Mem                          |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[12].Copy_Mem                          |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[13].Copy_Mem                          |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[14].Copy_Mem                          |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[15].Copy_Mem                          |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[16].Copy_Mem                          |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[17].Copy_Mem                          |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[18].Copy_Mem                          |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[19].Copy_Mem                          |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[1].Copy_Mem                           |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[20].Copy_Mem                          |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[21].Copy_Mem                          |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[22].Copy_Mem                          |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[23].Copy_Mem                          |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[24].Copy_Mem                          |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[25].Copy_Mem                          |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[26].Copy_Mem                          |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[27].Copy_Mem                          |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[28].Copy_Mem                          |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[29].Copy_Mem                          |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[2].Copy_Mem                           |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[30].Copy_Mem                          |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[31].Copy_Mem                          |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[3].Copy_Mem                           |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[4].Copy_Mem                           |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[5].Copy_Mem                           |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[6].Copy_Mem                           |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[7].Copy_Mem                           |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[8].Copy_Mem                           |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[9].Copy_Mem                           |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[0].Gen_Instr_DFF                                      |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[0].Mux_Select_LUT5                                    |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[10].Gen_Instr_DFF                                     |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[10].Mux_Select_LUT5                                   |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[11].Gen_Instr_DFF                                     |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[11].Mux_Select_LUT5                                   |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[12].Gen_Instr_DFF                                     |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[12].Mux_Select_LUT5                                   |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[13].Gen_Instr_DFF                                     |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[13].Mux_Select_LUT5                                   |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[14].Gen_Instr_DFF                                     |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[14].Mux_Select_LUT5                                   |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[15].Gen_Instr_DFF                                     |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[15].Mux_Select_LUT5                                   |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[16].Gen_Instr_DFF                                     |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[16].Mux_Select_LUT5                                   |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[17].Gen_Instr_DFF                                     |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[17].Mux_Select_LUT5                                   |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[18].Gen_Instr_DFF                                     |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[18].Mux_Select_LUT5                                   |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[19].Gen_Instr_DFF                                     |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[19].Mux_Select_LUT5                                   |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[1].Gen_Instr_DFF                                      |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[1].Mux_Select_LUT5                                    |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[20].Gen_Instr_DFF                                     |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[20].Mux_Select_LUT5                                   |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[21].Gen_Instr_DFF                                     |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[21].Mux_Select_LUT5                                   |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[22].Gen_Instr_DFF                                     |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[22].Mux_Select_LUT5                                   |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[23].Gen_Instr_DFF                                     |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[23].Mux_Select_LUT5                                   |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[24].Gen_Instr_DFF                                     |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[24].Mux_Select_LUT5                                   |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[25].Gen_Instr_DFF                                     |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[25].Mux_Select_LUT5                                   |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[26].Gen_Instr_DFF                                     |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[26].Mux_Select_LUT5                                   |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[27].Gen_Instr_DFF                                     |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[27].Mux_Select_LUT5                                   |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[28].Gen_Instr_DFF                                     |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[28].Mux_Select_LUT5                                   |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[29].Gen_Instr_DFF                                     |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[29].Mux_Select_LUT5                                   |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[2].Gen_Instr_DFF                                      |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[2].Mux_Select_LUT5                                    |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[30].Gen_Instr_DFF                                     |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[30].Mux_Select_LUT5                                   |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[31].Gen_Instr_DFF                                     |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[31].Mux_Select_LUT5                                   |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[3].Gen_Instr_DFF                                      |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[3].Mux_Select_LUT5                                    |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[4].Gen_Instr_DFF                                      |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[4].Mux_Select_LUT5                                    |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[5].Gen_Instr_DFF                                      |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[5].Mux_Select_LUT5                                    |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[6].Gen_Instr_DFF                                      |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[6].Mux_Select_LUT5                                    |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[7].Gen_Instr_DFF                                      |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[7].Mux_Select_LUT5                                    |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[8].Gen_Instr_DFF                                      |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[8].Mux_Select_LUT5                                    |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[9].Gen_Instr_DFF                                      |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[9].Mux_Select_LUT5                                    |    <0.001 |
|               cache_valid_bit_detect_I1                                                           |     0.000 |
|                 Valid_Check_With_4word_Cacheline.lut6_valid_check_carry_and                       |     0.000 |
|                   MUXCY_I                                                                         |     0.000 |
|               dcache_data_strobe_sel_carry_or_0                                                   |     0.000 |
|                 MUXCY_I                                                                           |     0.000 |
|               dcache_data_strobe_sel_carry_or_1                                                   |     0.000 |
|                 MUXCY_I                                                                           |     0.000 |
|               dcache_data_strobe_sel_carry_or_2                                                   |    <0.001 |
|                 MUXCY_I                                                                           |    <0.001 |
|               mem_read_cache_hit_carry_or                                                         |    <0.001 |
|                 MUXCY_I                                                                           |    <0.001 |
|               mem_read_cache_hit_direct_carry_and                                                 |     0.000 |
|                 MUXCY_I                                                                           |     0.000 |
|               mem_read_cache_miss_sel_carry_and                                                   |    <0.001 |
|                 MUXCY_I                                                                           |    <0.001 |
|               mem_tag_hit_comparator                                                              |    <0.001 |
|                 Comp_Carry_Chain[0].MUXCY_I                                                       |    <0.001 |
|                 Comp_Carry_Chain[1].MUXCY_I                                                       |     0.000 |
|                 Comp_Carry_Chain[2].MUXCY_I                                                       |     0.000 |
|                 Comp_Carry_Chain[3].MUXCY_I                                                       |     0.000 |
|                 Comp_Carry_Chain[4].MUXCY_I                                                       |    <0.001 |
|                 Comp_Carry_Chain[5].MUXCY_I                                                       |     0.000 |
|               mem_tag_miss_comparator                                                             |    <0.001 |
|                 Comp_Carry_Chain[0].MUXCY_I                                                       |    <0.001 |
|                 Comp_Carry_Chain[3].MUXCY_I                                                       |     0.000 |
|                 Comp_Carry_Chain[4].MUXCY_I                                                       |    <0.001 |
|                 Comp_Carry_Chain[5].MUXCY_I                                                       |    <0.001 |
|             Using_Debug.Using_ICache.combined_carry_and_I2                                        |     0.000 |
|               MUXCY_I                                                                             |     0.000 |
|             Using_Debug.Using_ICache.combined_carry_or_I                                          |     0.000 |
|               MUXCY_I                                                                             |     0.000 |
|             Using_Debug.Using_ICache.debug_combinded_carry_or_I                                   |    <0.001 |
|               MUXCY_I                                                                             |    <0.001 |
|             Using_ICache.ICache_I1                                                                |     0.037 |
|               Cache_Interface_I1                                                                  |    <0.001 |
|               Data_RAM_Module                                                                     |     0.028 |
|                 Using_B36_S4.The_BRAMs[0].RAMB36_I1                                               |     0.003 |
|                 Using_B36_S4.The_BRAMs[1].RAMB36_I1                                               |     0.004 |
|                 Using_B36_S4.The_BRAMs[2].RAMB36_I1                                               |     0.003 |
|                 Using_B36_S4.The_BRAMs[3].RAMB36_I1                                               |     0.004 |
|                 Using_B36_S4.The_BRAMs[4].RAMB36_I1                                               |     0.004 |
|                 Using_B36_S4.The_BRAMs[5].RAMB36_I1                                               |     0.004 |
|                 Using_B36_S4.The_BRAMs[6].RAMB36_I1                                               |     0.003 |
|                 Using_B36_S4.The_BRAMs[7].RAMB36_I1                                               |     0.004 |
|               Tag_RAM_Module                                                                      |     0.004 |
|                 Using_B36_S36.The_BRAMs[0].RAMB36_I1                                              |     0.004 |
|               Using_FPGA_FSL_1.tag_hit_comparator                                                 |    <0.001 |
|                 Comp_Carry_Chain[0].MUXCY_I                                                       |     0.000 |
|                 Comp_Carry_Chain[1].MUXCY_I                                                       |     0.000 |
|                 Comp_Carry_Chain[2].MUXCY_I                                                       |     0.000 |
|                 Comp_Carry_Chain[3].MUXCY_I                                                       |    <0.001 |
|                 Comp_Carry_Chain[4].MUXCY_I                                                       |     0.000 |
|                 Comp_Carry_Chain[5].MUXCY_I                                                       |     0.000 |
|                 Comp_Carry_Chain[6].MUXCY_I                                                       |     0.000 |
|                 Comp_Carry_Chain[7].MUXCY_I                                                       |    <0.001 |
|                 Comp_Carry_Chain[8].MUXCY_I                                                       |    <0.001 |
|                 Using_Extra_Carry.MUXCY_EXTRA_I                                                   |    <0.001 |
|               Using_Stream.stream_cache_I1                                                        |    <0.001 |
|                 Addr_Handler[0].MUXCY_XOR_I                                                       |    <0.001 |
|                 Addr_Handler[10].MUXCY_XOR_I                                                      |    <0.001 |
|                 Addr_Handler[11].MUXCY_XOR_I                                                      |    <0.001 |
|                 Addr_Handler[12].MUXCY_XOR_I                                                      |    <0.001 |
|                 Addr_Handler[13].MUXCY_XOR_I                                                      |    <0.001 |
|                 Addr_Handler[14].MUXCY_XOR_I                                                      |    <0.001 |
|                 Addr_Handler[15].MUXCY_XOR_I                                                      |    <0.001 |
|                 Addr_Handler[16].MUXCY_XOR_I                                                      |    <0.001 |
|                 Addr_Handler[17].MUXCY_XOR_I                                                      |    <0.001 |
|                 Addr_Handler[18].MUXCY_XOR_I                                                      |    <0.001 |
|                 Addr_Handler[19].MUXCY_XOR_I                                                      |    <0.001 |
|                 Addr_Handler[1].MUXCY_XOR_I                                                       |    <0.001 |
|                 Addr_Handler[20].MUXCY_XOR_I                                                      |    <0.001 |
|                 Addr_Handler[21].MUXCY_XOR_I                                                      |    <0.001 |
|                 Addr_Handler[22].MUXCY_XOR_I                                                      |    <0.001 |
|                 Addr_Handler[23].MUXCY_XOR_I                                                      |    <0.001 |
|                 Addr_Handler[24].MUXCY_XOR_I                                                      |    <0.001 |
|                 Addr_Handler[25].MUXCY_XOR_I                                                      |    <0.001 |
|                 Addr_Handler[26].MUXCY_XOR_I                                                      |    <0.001 |
|                 Addr_Handler[2].MUXCY_XOR_I                                                       |    <0.001 |
|                 Addr_Handler[3].MUXCY_XOR_I                                                       |    <0.001 |
|                 Addr_Handler[4].MUXCY_XOR_I                                                       |    <0.001 |
|                 Addr_Handler[5].MUXCY_XOR_I                                                       |    <0.001 |
|                 Addr_Handler[6].MUXCY_XOR_I                                                       |    <0.001 |
|                 Addr_Handler[7].MUXCY_XOR_I                                                       |    <0.001 |
|                 Addr_Handler[8].MUXCY_XOR_I                                                       |    <0.001 |
|                 Addr_Handler[9].MUXCY_XOR_I                                                       |    <0.001 |
|                 Next_Addr_Handler[0].MUXCY_XOR_I                                                  |    <0.001 |
|                 Next_Addr_Handler[10].MUXCY_XOR_I                                                 |    <0.001 |
|                 Next_Addr_Handler[11].MUXCY_XOR_I                                                 |    <0.001 |
|                 Next_Addr_Handler[12].MUXCY_XOR_I                                                 |    <0.001 |
|                 Next_Addr_Handler[13].MUXCY_XOR_I                                                 |    <0.001 |
|                 Next_Addr_Handler[14].MUXCY_XOR_I                                                 |    <0.001 |
|                 Next_Addr_Handler[15].MUXCY_XOR_I                                                 |    <0.001 |
|                 Next_Addr_Handler[16].MUXCY_XOR_I                                                 |    <0.001 |
|                 Next_Addr_Handler[17].MUXCY_XOR_I                                                 |    <0.001 |
|                 Next_Addr_Handler[18].MUXCY_XOR_I                                                 |    <0.001 |
|                 Next_Addr_Handler[19].MUXCY_XOR_I                                                 |    <0.001 |
|                 Next_Addr_Handler[1].MUXCY_XOR_I                                                  |    <0.001 |
|                 Next_Addr_Handler[20].MUXCY_XOR_I                                                 |    <0.001 |
|                 Next_Addr_Handler[21].MUXCY_XOR_I                                                 |    <0.001 |
|                 Next_Addr_Handler[22].MUXCY_XOR_I                                                 |    <0.001 |
|                 Next_Addr_Handler[23].MUXCY_XOR_I                                                 |    <0.001 |
|                 Next_Addr_Handler[24].MUXCY_XOR_I                                                 |    <0.001 |
|                 Next_Addr_Handler[2].MUXCY_XOR_I                                                  |    <0.001 |
|                 Next_Addr_Handler[3].MUXCY_XOR_I                                                  |    <0.001 |
|                 Next_Addr_Handler[4].MUXCY_XOR_I                                                  |    <0.001 |
|                 Next_Addr_Handler[5].MUXCY_XOR_I                                                  |    <0.001 |
|                 Next_Addr_Handler[6].MUXCY_XOR_I                                                  |    <0.001 |
|                 Next_Addr_Handler[7].MUXCY_XOR_I                                                  |    <0.001 |
|                 Next_Addr_Handler[8].MUXCY_XOR_I                                                  |    <0.001 |
|                 Next_Addr_Handler[9].MUXCY_XOR_I                                                  |    <0.001 |
|                 Read_Addr_Counter[0].FDRE_I                                                       |    <0.001 |
|                 Read_Addr_Counter[0].MUXCY_XOR_I                                                  |    <0.001 |
|                 Read_Addr_Counter[1].FDRE_I                                                       |    <0.001 |
|                 Read_Addr_Counter[1].MUXCY_XOR_I                                                  |     0.000 |
|                 Read_Addr_Counter[2].FDRE_I                                                       |    <0.001 |
|                 Read_Addr_Counter[2].MUXCY_XOR_I                                                  |     0.000 |
|                 Read_Addr_Counter[3].FDRE_I                                                       |    <0.001 |
|                 Read_Addr_Counter[3].MUXCY_XOR_I                                                  |     0.000 |
|                 Read_Addr_Counter[4].FDRE_I                                                       |    <0.001 |
|                 Read_Addr_Counter[4].MUXCY_XOR_I                                                  |    <0.001 |
|               Using_Victim_Cache.victim_cache_I1                                                  |     0.002 |
|                 LRU_Module_I1                                                                     |    <0.001 |
|               Using_XX_Access_Part2.carry_or_I1                                                   |    <0.001 |
|                 MUXCY_I                                                                           |    <0.001 |
|               cache_valid_bit_detect_I1                                                           |    <0.001 |
|                 Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I |    <0.001 |
|                   MUXCY_I                                                                         |    <0.001 |
|                 Valid_check_with_8word_cacheline.valid_check_cacheline[1].valid_check_carry_and_I |     0.000 |
|                   MUXCY_I                                                                         |     0.000 |
|                 Valid_check_with_8word_cacheline.valid_check_cacheline[2].valid_check_carry_and_I |     0.000 |
|                   MUXCY_I                                                                         |     0.000 |
|             instr_mux_I                                                                           |     0.001 |
|             mem_databus_ready_sel_carry_or                                                        |     0.000 |
|               MUXCY_I                                                                             |     0.000 |
|             read_data_mux_I                                                                       |    <0.001 |
|           Reset_DFF                                                                               |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_63_0_2                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_63_12_14                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_63_15_17                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_63_18_20                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_63_21_23                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_63_24_26                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_63_27_29                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_63_30_31                                     |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_63_3_5                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_63_6_8                                       |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_63_9_11                                      |    <0.001 |
|     microblaze_0_axi_intc                                                                         |     0.001 |
|       U0                                                                                          |     0.001 |
|         AXI_LITE_IPIF_I                                                                           |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                      |    <0.001 |
|             I_DECODER                                                                             |    <0.001 |
|         INTC_CORE_I                                                                               |    <0.001 |
|           IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I                              |    <0.001 |
|             ram_reg_0_15_0_0                                                                      |    <0.001 |
|             ram_reg_0_15_10_10                                                                    |    <0.001 |
|             ram_reg_0_15_11_11                                                                    |    <0.001 |
|             ram_reg_0_15_12_12                                                                    |    <0.001 |
|             ram_reg_0_15_13_13                                                                    |    <0.001 |
|             ram_reg_0_15_14_14                                                                    |    <0.001 |
|             ram_reg_0_15_15_15                                                                    |    <0.001 |
|             ram_reg_0_15_16_16                                                                    |    <0.001 |
|             ram_reg_0_15_17_17                                                                    |    <0.001 |
|             ram_reg_0_15_18_18                                                                    |    <0.001 |
|             ram_reg_0_15_19_19                                                                    |    <0.001 |
|             ram_reg_0_15_1_1                                                                      |    <0.001 |
|             ram_reg_0_15_20_20                                                                    |    <0.001 |
|             ram_reg_0_15_21_21                                                                    |    <0.001 |
|             ram_reg_0_15_22_22                                                                    |    <0.001 |
|             ram_reg_0_15_23_23                                                                    |    <0.001 |
|             ram_reg_0_15_24_24                                                                    |    <0.001 |
|             ram_reg_0_15_25_25                                                                    |    <0.001 |
|             ram_reg_0_15_26_26                                                                    |    <0.001 |
|             ram_reg_0_15_27_27                                                                    |    <0.001 |
|             ram_reg_0_15_28_28                                                                    |    <0.001 |
|             ram_reg_0_15_29_29                                                                    |    <0.001 |
|             ram_reg_0_15_2_2                                                                      |    <0.001 |
|             ram_reg_0_15_30_30                                                                    |    <0.001 |
|             ram_reg_0_15_31_31                                                                    |    <0.001 |
|             ram_reg_0_15_3_3                                                                      |    <0.001 |
|             ram_reg_0_15_4_4                                                                      |    <0.001 |
|             ram_reg_0_15_5_5                                                                      |    <0.001 |
|             ram_reg_0_15_6_6                                                                      |    <0.001 |
|             ram_reg_0_15_7_7                                                                      |    <0.001 |
|             ram_reg_0_15_8_8                                                                      |    <0.001 |
|             ram_reg_0_15_9_9                                                                      |    <0.001 |
|     microblaze_0_axi_periph                                                                       |     0.002 |
|       xbar                                                                                        |     0.002 |
|         inst                                                                                      |     0.002 |
|           gen_sasd.crossbar_sasd_0                                                                |     0.002 |
|             addr_arbiter_inst                                                                     |     0.001 |
|             gen_decerr.decerr_slave_inst                                                          |    <0.001 |
|             reg_slice_r                                                                           |    <0.001 |
|             splitter_ar                                                                           |    <0.001 |
|             splitter_aw                                                                           |    <0.001 |
|     microblaze_0_local_memory                                                                     |     0.005 |
|       dlmb_bram_if_cntlr                                                                          |    <0.001 |
|         U0                                                                                        |    <0.001 |
|       dlmb_v10                                                                                    |     0.000 |
|         U0                                                                                        |     0.000 |
|       ilmb_bram_if_cntlr                                                                          |    <0.001 |
|         U0                                                                                        |    <0.001 |
|       ilmb_v10                                                                                    |     0.000 |
|         U0                                                                                        |     0.000 |
|       lmb_bram                                                                                    |     0.005 |
|         U0                                                                                        |     0.005 |
|           inst_blk_mem_gen                                                                        |     0.005 |
|             gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                 |     0.005 |
|               valid.cstr                                                                          |     0.005 |
|                 ramloop[0].ram.r                                                                  |    <0.001 |
|                   prim_noinit.ram                                                                 |    <0.001 |
|                 ramloop[1].ram.r                                                                  |    <0.001 |
|                   prim_noinit.ram                                                                 |    <0.001 |
|                 ramloop[2].ram.r                                                                  |    <0.001 |
|                   prim_noinit.ram                                                                 |    <0.001 |
|                 ramloop[3].ram.r                                                                  |    <0.001 |
|                   prim_noinit.ram                                                                 |    <0.001 |
|                 ramloop[4].ram.r                                                                  |    <0.001 |
|                   prim_noinit.ram                                                                 |    <0.001 |
|                 ramloop[5].ram.r                                                                  |    <0.001 |
|                   prim_noinit.ram                                                                 |    <0.001 |
|                 ramloop[6].ram.r                                                                  |    <0.001 |
|                   prim_noinit.ram                                                                 |    <0.001 |
|                 ramloop[7].ram.r                                                                  |    <0.001 |
|                   prim_noinit.ram                                                                 |    <0.001 |
|     microblaze_0_xlconcat                                                                         |     0.000 |
|     mig_7series_0                                                                                 |     1.777 |
|       u_design_1_mig_7series_0_0_mig                                                              |     1.777 |
|         temp_mon_enabled.u_tempmon                                                                |    <0.001 |
|         u_ddr3_clk_ibuf                                                                           |     0.007 |
|         u_ddr3_infrastructure                                                                     |     0.210 |
|         u_iodelay_ctrl                                                                            |     0.004 |
|         u_memc_ui_top_axi                                                                         |     1.556 |
|           mem_intfc0                                                                              |     1.524 |
|             ddr_phy_top0                                                                          |     1.515 |
|               u_ddr_calib_top                                                                     |     0.059 |
|                 ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl                                       |     0.006 |
|                 ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl                                                 |     0.008 |
|                 ddr_phy_tempmon_0                                                                 |     0.002 |
|                 dqsfind_calib_right.u_ddr_phy_dqs_found_cal                                       |     0.002 |
|                 mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay                                         |    <0.001 |
|                 mb_wrlvl_inst.u_ddr_phy_wrlvl                                                     |     0.007 |
|                 oclk_calib.u_ddr_phy_oclkdelay_cal                                                |     0.010 |
|                   u_ocd_cntlr                                                                     |    <0.001 |
|                   u_ocd_data                                                                      |    <0.001 |
|                   u_ocd_edge                                                                      |    <0.001 |
|                   u_ocd_lim                                                                       |     0.002 |
|                   u_ocd_mux                                                                       |    <0.001 |
|                   u_ocd_po_cntlr                                                                  |     0.001 |
|                   u_ocd_samp                                                                      |    <0.001 |
|                   u_poc                                                                           |     0.005 |
|                     u_edge_center                                                                 |    <0.001 |
|                     u_edge_left                                                                   |    <0.001 |
|                     u_edge_right                                                                  |    <0.001 |
|                     u_poc_meta                                                                    |     0.002 |
|                     u_poc_tap_base                                                                |     0.001 |
|                 u_ddr_phy_init                                                                    |     0.019 |
|                 u_ddr_phy_wrcal                                                                   |     0.002 |
|                 u_ddr_prbs_gen                                                                    |     0.001 |
|               u_ddr_mc_phy_wrapper                                                                |     1.456 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[0].u_iobuf_dq                                        |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[10].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[11].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[12].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[13].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[14].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[15].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[16].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[17].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[18].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[19].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[1].u_iobuf_dq                                        |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[20].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[21].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[22].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[23].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[24].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[25].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[26].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[27].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[28].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[29].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[2].u_iobuf_dq                                        |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[30].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[31].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[32].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[33].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[34].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[35].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[36].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[37].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[38].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[39].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[3].u_iobuf_dq                                        |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[40].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[41].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[42].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[43].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[44].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[45].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[46].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[47].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[48].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[49].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[4].u_iobuf_dq                                        |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[50].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[51].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[52].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[53].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[54].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[55].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[56].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[57].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[58].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[59].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[5].u_iobuf_dq                                        |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[60].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[61].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[62].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[63].u_iobuf_dq                                       |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[6].u_iobuf_dq                                        |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[7].u_iobuf_dq                                        |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[8].u_iobuf_dq                                        |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[9].u_iobuf_dq                                        |     0.009 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[0].gen_dqs_diff.u_iddr_edge_det                    |    <0.001 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[0].gen_dqs_diff.u_iobuf_dqs                        |     0.016 |
|                   OBUFTDS                                                                         |     0.003 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[1].gen_dqs_diff.u_iddr_edge_det                    |    <0.001 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[1].gen_dqs_diff.u_iobuf_dqs                        |     0.016 |
|                   OBUFTDS                                                                         |     0.003 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[2].gen_dqs_diff.u_iddr_edge_det                    |    <0.001 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[2].gen_dqs_diff.u_iobuf_dqs                        |     0.016 |
|                   OBUFTDS                                                                         |     0.003 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[3].gen_dqs_diff.u_iddr_edge_det                    |    <0.001 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[3].gen_dqs_diff.u_iobuf_dqs                        |     0.016 |
|                   OBUFTDS                                                                         |     0.003 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[4].gen_dqs_diff.u_iddr_edge_det                    |    <0.001 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[4].gen_dqs_diff.u_iobuf_dqs                        |     0.016 |
|                   OBUFTDS                                                                         |     0.003 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[5].gen_dqs_diff.u_iddr_edge_det                    |    <0.001 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[5].gen_dqs_diff.u_iobuf_dqs                        |     0.016 |
|                   OBUFTDS                                                                         |     0.003 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[6].gen_dqs_diff.u_iddr_edge_det                    |    <0.001 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[6].gen_dqs_diff.u_iobuf_dqs                        |     0.016 |
|                   OBUFTDS                                                                         |     0.003 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[7].gen_dqs_diff.u_iddr_edge_det                    |    <0.001 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[7].gen_dqs_diff.u_iobuf_dqs                        |     0.016 |
|                   OBUFTDS                                                                         |     0.003 |
|                 u_ddr_mc_phy                                                                      |     0.706 |
|                   ddr_phy_4lanes_0.u_ddr_phy_4lanes                                               |     0.289 |
|                     ddr_byte_lane_A.ddr_byte_lane_A                                               |     0.062 |
|                       ddr_byte_group_io                                                           |     0.031 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                               |    <0.001 |
|                         mem_reg_0_3_0_5                                                           |    <0.001 |
|                         mem_reg_0_3_12_17                                                         |    <0.001 |
|                         mem_reg_0_3_18_23                                                         |    <0.001 |
|                         mem_reg_0_3_24_29                                                         |    <0.001 |
|                         mem_reg_0_3_30_35                                                         |    <0.001 |
|                         mem_reg_0_3_36_41                                                         |    <0.001 |
|                         mem_reg_0_3_42_47                                                         |    <0.001 |
|                         mem_reg_0_3_48_53                                                         |    <0.001 |
|                         mem_reg_0_3_54_59                                                         |    <0.001 |
|                         mem_reg_0_3_60_65                                                         |    <0.001 |
|                         mem_reg_0_3_6_11                                                          |    <0.001 |
|                         mem_reg_0_3_72_77                                                         |    <0.001 |
|                         mem_reg_0_3_78_79                                                         |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                           |    <0.001 |
|                         mem_reg_0_15_0_5                                                          |    <0.001 |
|                         mem_reg_0_15_12_17                                                        |    <0.001 |
|                         mem_reg_0_15_18_23                                                        |    <0.001 |
|                         mem_reg_0_15_24_29                                                        |    <0.001 |
|                         mem_reg_0_15_30_35                                                        |    <0.001 |
|                         mem_reg_0_15_36_41                                                        |    <0.001 |
|                         mem_reg_0_15_42_47                                                        |    <0.001 |
|                         mem_reg_0_15_48_53                                                        |    <0.001 |
|                         mem_reg_0_15_54_59                                                        |    <0.001 |
|                         mem_reg_0_15_60_65                                                        |    <0.001 |
|                         mem_reg_0_15_66_71                                                        |    <0.001 |
|                         mem_reg_0_15_6_11                                                         |    <0.001 |
|                         mem_reg_0_15_72_77                                                        |    <0.001 |
|                         mem_reg_0_15_78_79                                                        |    <0.001 |
|                     ddr_byte_lane_B.ddr_byte_lane_B                                               |     0.062 |
|                       ddr_byte_group_io                                                           |     0.031 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                               |    <0.001 |
|                         mem_reg_0_3_0_5                                                           |    <0.001 |
|                         mem_reg_0_3_12_17                                                         |    <0.001 |
|                         mem_reg_0_3_18_23                                                         |    <0.001 |
|                         mem_reg_0_3_24_29                                                         |    <0.001 |
|                         mem_reg_0_3_30_35                                                         |    <0.001 |
|                         mem_reg_0_3_36_41                                                         |    <0.001 |
|                         mem_reg_0_3_48_53                                                         |    <0.001 |
|                         mem_reg_0_3_54_59                                                         |    <0.001 |
|                         mem_reg_0_3_60_65                                                         |    <0.001 |
|                         mem_reg_0_3_66_71                                                         |    <0.001 |
|                         mem_reg_0_3_6_11                                                          |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                           |    <0.001 |
|                         mem_reg_0_15_0_5                                                          |    <0.001 |
|                         mem_reg_0_15_12_17                                                        |    <0.001 |
|                         mem_reg_0_15_18_23                                                        |    <0.001 |
|                         mem_reg_0_15_24_29                                                        |    <0.001 |
|                         mem_reg_0_15_30_35                                                        |    <0.001 |
|                         mem_reg_0_15_36_41                                                        |    <0.001 |
|                         mem_reg_0_15_42_47                                                        |    <0.001 |
|                         mem_reg_0_15_48_53                                                        |    <0.001 |
|                         mem_reg_0_15_54_59                                                        |    <0.001 |
|                         mem_reg_0_15_60_65                                                        |    <0.001 |
|                         mem_reg_0_15_66_71                                                        |    <0.001 |
|                         mem_reg_0_15_6_11                                                         |    <0.001 |
|                         mem_reg_0_15_78_79                                                        |    <0.001 |
|                     ddr_byte_lane_C.ddr_byte_lane_C                                               |     0.062 |
|                       ddr_byte_group_io                                                           |     0.031 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                               |    <0.001 |
|                         mem_reg_0_3_0_5                                                           |    <0.001 |
|                         mem_reg_0_3_12_17                                                         |    <0.001 |
|                         mem_reg_0_3_18_23                                                         |    <0.001 |
|                         mem_reg_0_3_24_29                                                         |    <0.001 |
|                         mem_reg_0_3_30_35                                                         |    <0.001 |
|                         mem_reg_0_3_36_41                                                         |    <0.001 |
|                         mem_reg_0_3_42_47                                                         |    <0.001 |
|                         mem_reg_0_3_48_53                                                         |    <0.001 |
|                         mem_reg_0_3_54_59                                                         |    <0.001 |
|                         mem_reg_0_3_60_65                                                         |    <0.001 |
|                         mem_reg_0_3_66_71                                                         |    <0.001 |
|                         mem_reg_0_3_6_11                                                          |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                           |    <0.001 |
|                         mem_reg_0_15_0_5                                                          |    <0.001 |
|                         mem_reg_0_15_12_17                                                        |    <0.001 |
|                         mem_reg_0_15_18_23                                                        |    <0.001 |
|                         mem_reg_0_15_24_29                                                        |    <0.001 |
|                         mem_reg_0_15_30_35                                                        |    <0.001 |
|                         mem_reg_0_15_36_41                                                        |    <0.001 |
|                         mem_reg_0_15_42_47                                                        |    <0.001 |
|                         mem_reg_0_15_48_53                                                        |    <0.001 |
|                         mem_reg_0_15_54_59                                                        |    <0.001 |
|                         mem_reg_0_15_60_65                                                        |    <0.001 |
|                         mem_reg_0_15_66_71                                                        |    <0.001 |
|                         mem_reg_0_15_6_11                                                         |    <0.001 |
|                         mem_reg_0_15_78_79                                                        |    <0.001 |
|                     ddr_byte_lane_D.ddr_byte_lane_D                                               |     0.062 |
|                       ddr_byte_group_io                                                           |     0.031 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                               |    <0.001 |
|                         mem_reg_0_3_12_17                                                         |    <0.001 |
|                         mem_reg_0_3_18_23                                                         |    <0.001 |
|                         mem_reg_0_3_24_29                                                         |    <0.001 |
|                         mem_reg_0_3_30_35                                                         |    <0.001 |
|                         mem_reg_0_3_36_41                                                         |    <0.001 |
|                         mem_reg_0_3_42_47                                                         |    <0.001 |
|                         mem_reg_0_3_54_59                                                         |    <0.001 |
|                         mem_reg_0_3_60_65                                                         |    <0.001 |
|                         mem_reg_0_3_66_71                                                         |    <0.001 |
|                         mem_reg_0_3_6_11                                                          |    <0.001 |
|                         mem_reg_0_3_72_77                                                         |    <0.001 |
|                         mem_reg_0_3_78_79                                                         |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                           |    <0.001 |
|                         mem_reg_0_15_0_5                                                          |    <0.001 |
|                         mem_reg_0_15_12_17                                                        |    <0.001 |
|                         mem_reg_0_15_18_23                                                        |    <0.001 |
|                         mem_reg_0_15_24_29                                                        |    <0.001 |
|                         mem_reg_0_15_30_35                                                        |    <0.001 |
|                         mem_reg_0_15_36_41                                                        |    <0.001 |
|                         mem_reg_0_15_42_47                                                        |    <0.001 |
|                         mem_reg_0_15_48_53                                                        |    <0.001 |
|                         mem_reg_0_15_54_59                                                        |    <0.001 |
|                         mem_reg_0_15_60_65                                                        |    <0.001 |
|                         mem_reg_0_15_66_71                                                        |    <0.001 |
|                         mem_reg_0_15_6_11                                                         |    <0.001 |
|                         mem_reg_0_15_72_77                                                        |    <0.001 |
|                         mem_reg_0_15_78_79                                                        |    <0.001 |
|                   ddr_phy_4lanes_1.u_ddr_phy_4lanes                                               |     0.127 |
|                     ddr_byte_lane_B.ddr_byte_lane_B                                               |     0.035 |
|                       ddr_byte_group_io                                                           |    <0.001 |
|                       ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf                                   |     0.010 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                           |    <0.001 |
|                         mem_reg_0_15_12_17                                                        |    <0.001 |
|                         mem_reg_0_15_18_23                                                        |    <0.001 |
|                         mem_reg_0_15_30_35                                                        |    <0.001 |
|                         mem_reg_0_15_36_41                                                        |    <0.001 |
|                         mem_reg_0_15_42_47                                                        |    <0.001 |
|                         mem_reg_0_15_48_53                                                        |    <0.001 |
|                         mem_reg_0_15_54_59                                                        |    <0.001 |
|                         mem_reg_0_15_6_11                                                         |    <0.001 |
|                     ddr_byte_lane_C.ddr_byte_lane_C                                               |     0.025 |
|                       ddr_byte_group_io                                                           |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                           |    <0.001 |
|                         mem_reg_0_15_30_35                                                        |    <0.001 |
|                         mem_reg_0_15_36_41                                                        |    <0.001 |
|                         mem_reg_0_15_42_47                                                        |    <0.001 |
|                         mem_reg_0_15_48_53                                                        |    <0.001 |
|                         mem_reg_0_15_54_59                                                        |    <0.001 |
|                         mem_reg_0_15_60_65                                                        |    <0.001 |
|                         mem_reg_0_15_66_71                                                        |    <0.001 |
|                         mem_reg_0_15_6_11                                                         |    <0.001 |
|                         mem_reg_0_15_72_77                                                        |    <0.001 |
|                     ddr_byte_lane_D.ddr_byte_lane_D                                               |     0.025 |
|                       ddr_byte_group_io                                                           |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                           |     0.001 |
|                         mem_reg_0_15_0_5                                                          |    <0.001 |
|                         mem_reg_0_15_12_17                                                        |    <0.001 |
|                         mem_reg_0_15_18_23                                                        |    <0.001 |
|                         mem_reg_0_15_24_29                                                        |    <0.001 |
|                         mem_reg_0_15_30_35                                                        |    <0.001 |
|                         mem_reg_0_15_36_41                                                        |    <0.001 |
|                         mem_reg_0_15_42_47                                                        |    <0.001 |
|                         mem_reg_0_15_48_53                                                        |    <0.001 |
|                         mem_reg_0_15_54_59                                                        |    <0.001 |
|                         mem_reg_0_15_60_65                                                        |    <0.001 |
|                         mem_reg_0_15_66_71                                                        |    <0.001 |
|                         mem_reg_0_15_6_11                                                         |    <0.001 |
|                         mem_reg_0_15_72_77                                                        |    <0.001 |
|                   ddr_phy_4lanes_2.u_ddr_phy_4lanes                                               |     0.290 |
|                     ddr_byte_lane_A.ddr_byte_lane_A                                               |     0.062 |
|                       ddr_byte_group_io                                                           |     0.031 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                               |     0.001 |
|                         mem_reg_0_3_12_17                                                         |    <0.001 |
|                         mem_reg_0_3_18_23                                                         |    <0.001 |
|                         mem_reg_0_3_24_29                                                         |    <0.001 |
|                         mem_reg_0_3_30_35                                                         |    <0.001 |
|                         mem_reg_0_3_36_41                                                         |    <0.001 |
|                         mem_reg_0_3_42_47                                                         |    <0.001 |
|                         mem_reg_0_3_48_53                                                         |    <0.001 |
|                         mem_reg_0_3_54_59                                                         |    <0.001 |
|                         mem_reg_0_3_60_65                                                         |    <0.001 |
|                         mem_reg_0_3_6_11                                                          |    <0.001 |
|                         mem_reg_0_3_72_77                                                         |    <0.001 |
|                         mem_reg_0_3_78_79                                                         |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                           |    <0.001 |
|                         mem_reg_0_15_0_5                                                          |    <0.001 |
|                         mem_reg_0_15_12_17                                                        |    <0.001 |
|                         mem_reg_0_15_18_23                                                        |    <0.001 |
|                         mem_reg_0_15_24_29                                                        |    <0.001 |
|                         mem_reg_0_15_30_35                                                        |    <0.001 |
|                         mem_reg_0_15_36_41                                                        |    <0.001 |
|                         mem_reg_0_15_42_47                                                        |    <0.001 |
|                         mem_reg_0_15_48_53                                                        |    <0.001 |
|                         mem_reg_0_15_54_59                                                        |    <0.001 |
|                         mem_reg_0_15_60_65                                                        |    <0.001 |
|                         mem_reg_0_15_66_71                                                        |    <0.001 |
|                         mem_reg_0_15_6_11                                                         |    <0.001 |
|                         mem_reg_0_15_72_77                                                        |    <0.001 |
|                         mem_reg_0_15_78_79                                                        |    <0.001 |
|                     ddr_byte_lane_B.ddr_byte_lane_B                                               |     0.062 |
|                       ddr_byte_group_io                                                           |     0.031 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                               |     0.001 |
|                         mem_reg_0_3_0_5                                                           |    <0.001 |
|                         mem_reg_0_3_12_17                                                         |    <0.001 |
|                         mem_reg_0_3_18_23                                                         |    <0.001 |
|                         mem_reg_0_3_24_29                                                         |    <0.001 |
|                         mem_reg_0_3_30_35                                                         |    <0.001 |
|                         mem_reg_0_3_36_41                                                         |    <0.001 |
|                         mem_reg_0_3_42_47                                                         |    <0.001 |
|                         mem_reg_0_3_54_59                                                         |    <0.001 |
|                         mem_reg_0_3_60_65                                                         |    <0.001 |
|                         mem_reg_0_3_66_71                                                         |    <0.001 |
|                         mem_reg_0_3_6_11                                                          |    <0.001 |
|                         mem_reg_0_3_72_77                                                         |    <0.001 |
|                         mem_reg_0_3_78_79                                                         |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                           |    <0.001 |
|                         mem_reg_0_15_0_5                                                          |    <0.001 |
|                         mem_reg_0_15_12_17                                                        |    <0.001 |
|                         mem_reg_0_15_18_23                                                        |    <0.001 |
|                         mem_reg_0_15_24_29                                                        |    <0.001 |
|                         mem_reg_0_15_30_35                                                        |    <0.001 |
|                         mem_reg_0_15_36_41                                                        |    <0.001 |
|                         mem_reg_0_15_42_47                                                        |    <0.001 |
|                         mem_reg_0_15_48_53                                                        |    <0.001 |
|                         mem_reg_0_15_54_59                                                        |    <0.001 |
|                         mem_reg_0_15_60_65                                                        |    <0.001 |
|                         mem_reg_0_15_66_71                                                        |    <0.001 |
|                         mem_reg_0_15_6_11                                                         |    <0.001 |
|                         mem_reg_0_15_72_77                                                        |    <0.001 |
|                         mem_reg_0_15_78_79                                                        |    <0.001 |
|                     ddr_byte_lane_C.ddr_byte_lane_C                                               |     0.062 |
|                       ddr_byte_group_io                                                           |     0.031 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                               |    <0.001 |
|                         mem_reg_0_3_12_17                                                         |    <0.001 |
|                         mem_reg_0_3_18_23                                                         |    <0.001 |
|                         mem_reg_0_3_30_35                                                         |    <0.001 |
|                         mem_reg_0_3_36_41                                                         |    <0.001 |
|                         mem_reg_0_3_42_47                                                         |    <0.001 |
|                         mem_reg_0_3_48_53                                                         |    <0.001 |
|                         mem_reg_0_3_54_59                                                         |    <0.001 |
|                         mem_reg_0_3_60_65                                                         |    <0.001 |
|                         mem_reg_0_3_66_71                                                         |    <0.001 |
|                         mem_reg_0_3_6_11                                                          |    <0.001 |
|                         mem_reg_0_3_72_77                                                         |    <0.001 |
|                         mem_reg_0_3_78_79                                                         |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                           |    <0.001 |
|                         mem_reg_0_15_0_5                                                          |    <0.001 |
|                         mem_reg_0_15_12_17                                                        |    <0.001 |
|                         mem_reg_0_15_18_23                                                        |    <0.001 |
|                         mem_reg_0_15_24_29                                                        |    <0.001 |
|                         mem_reg_0_15_30_35                                                        |    <0.001 |
|                         mem_reg_0_15_36_41                                                        |    <0.001 |
|                         mem_reg_0_15_42_47                                                        |    <0.001 |
|                         mem_reg_0_15_48_53                                                        |    <0.001 |
|                         mem_reg_0_15_54_59                                                        |    <0.001 |
|                         mem_reg_0_15_60_65                                                        |    <0.001 |
|                         mem_reg_0_15_66_71                                                        |    <0.001 |
|                         mem_reg_0_15_6_11                                                         |    <0.001 |
|                         mem_reg_0_15_72_77                                                        |    <0.001 |
|                         mem_reg_0_15_78_79                                                        |    <0.001 |
|                     ddr_byte_lane_D.ddr_byte_lane_D                                               |     0.062 |
|                       ddr_byte_group_io                                                           |     0.031 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                               |    <0.001 |
|                         mem_reg_0_3_12_17                                                         |    <0.001 |
|                         mem_reg_0_3_18_23                                                         |    <0.001 |
|                         mem_reg_0_3_24_29                                                         |    <0.001 |
|                         mem_reg_0_3_30_35                                                         |    <0.001 |
|                         mem_reg_0_3_36_41                                                         |    <0.001 |
|                         mem_reg_0_3_48_53                                                         |    <0.001 |
|                         mem_reg_0_3_54_59                                                         |    <0.001 |
|                         mem_reg_0_3_60_65                                                         |    <0.001 |
|                         mem_reg_0_3_66_71                                                         |    <0.001 |
|                         mem_reg_0_3_6_11                                                          |    <0.001 |
|                         mem_reg_0_3_72_77                                                         |    <0.001 |
|                         mem_reg_0_3_78_79                                                         |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                           |    <0.001 |
|                         mem_reg_0_15_0_5                                                          |    <0.001 |
|                         mem_reg_0_15_12_17                                                        |    <0.001 |
|                         mem_reg_0_15_18_23                                                        |    <0.001 |
|                         mem_reg_0_15_24_29                                                        |    <0.001 |
|                         mem_reg_0_15_30_35                                                        |    <0.001 |
|                         mem_reg_0_15_36_41                                                        |    <0.001 |
|                         mem_reg_0_15_42_47                                                        |    <0.001 |
|                         mem_reg_0_15_48_53                                                        |    <0.001 |
|                         mem_reg_0_15_54_59                                                        |    <0.001 |
|                         mem_reg_0_15_60_65                                                        |    <0.001 |
|                         mem_reg_0_15_66_71                                                        |    <0.001 |
|                         mem_reg_0_15_6_11                                                         |    <0.001 |
|                         mem_reg_0_15_72_77                                                        |    <0.001 |
|                         mem_reg_0_15_78_79                                                        |    <0.001 |
|             mc0                                                                                   |     0.009 |
|               bank_mach0                                                                          |     0.005 |
|                 arb_mux0                                                                          |     0.001 |
|                   arb_row_col0                                                                    |     0.001 |
|                     col_arb0                                                                      |    <0.001 |
|                     pre_4_1_1T_arb.pre_arb0                                                       |    <0.001 |
|                     row_arb0                                                                      |    <0.001 |
|                   arb_select0                                                                     |    <0.001 |
|                 bank_cntrl[0].bank0                                                               |    <0.001 |
|                   bank_compare0                                                                   |    <0.001 |
|                   bank_queue0                                                                     |    <0.001 |
|                   bank_state0                                                                     |    <0.001 |
|                 bank_cntrl[1].bank0                                                               |    <0.001 |
|                   bank_compare0                                                                   |    <0.001 |
|                   bank_queue0                                                                     |    <0.001 |
|                   bank_state0                                                                     |    <0.001 |
|                 bank_cntrl[2].bank0                                                               |    <0.001 |
|                   bank_compare0                                                                   |    <0.001 |
|                   bank_queue0                                                                     |    <0.001 |
|                   bank_state0                                                                     |    <0.001 |
|                 bank_cntrl[3].bank0                                                               |    <0.001 |
|                   bank_compare0                                                                   |    <0.001 |
|                   bank_queue0                                                                     |    <0.001 |
|                   bank_state0                                                                     |    <0.001 |
|                 bank_common0                                                                      |    <0.001 |
|               col_mach0                                                                           |     0.001 |
|                 read_fifo.fifo_ram[0].RAM32M0                                                     |    <0.001 |
|                 read_fifo.fifo_ram[1].RAM32M0                                                     |    <0.001 |
|               rank_mach0                                                                          |    <0.001 |
|                 rank_cntrl[0].rank_cntrl0                                                         |    <0.001 |
|                 rank_common0                                                                      |    <0.001 |
|                   maintenance_request.maint_arb0                                                  |    <0.001 |
|           u_axi_mc                                                                                |     0.012 |
|             axi_mc_ar_channel_0                                                                   |     0.002 |
|               ar_cmd_fsm_0                                                                        |    <0.001 |
|               axi_mc_cmd_translator_0                                                             |    <0.001 |
|                 axi_mc_incr_cmd_0                                                                 |    <0.001 |
|                 axi_mc_wrap_cmd_0                                                                 |    <0.001 |
|             axi_mc_aw_channel_0                                                                   |    <0.001 |
|               aw_cmd_fsm_0                                                                        |    <0.001 |
|               axi_mc_cmd_translator_0                                                             |    <0.001 |
|                 axi_mc_incr_cmd_0                                                                 |    <0.001 |
|             axi_mc_b_channel_0                                                                    |    <0.001 |
|               bid_fifo_0                                                                          |    <0.001 |
|             axi_mc_cmd_arbiter_0                                                                  |    <0.001 |
|             axi_mc_r_channel_0                                                                    |     0.005 |
|               rd_data_fifo_0                                                                      |     0.004 |
|               transaction_fifo_0                                                                  |    <0.001 |
|             axi_mc_w_channel_0                                                                    |     0.006 |
|           u_ui_top                                                                                |     0.019 |
|             ui_cmd0                                                                               |    <0.001 |
|             ui_rd_data0                                                                           |     0.009 |
|               not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0                                     |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[11].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[12].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[13].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[14].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[15].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[16].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[17].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[18].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[19].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0                                     |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[20].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[21].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[22].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[23].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[24].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[25].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[26].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[27].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[28].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[29].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0                                     |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[30].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[31].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[32].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[33].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[34].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[35].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[36].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[37].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[38].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[39].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0                                     |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[40].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[41].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[42].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[43].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[44].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[45].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[46].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[47].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[48].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[49].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0                                     |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[50].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[51].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[52].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[53].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[54].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[55].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[56].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[57].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[58].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[59].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0                                     |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[60].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[61].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[62].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[63].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[64].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[65].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[66].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[67].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[68].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[69].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0                                     |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[70].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[71].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[72].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[73].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[74].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[75].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[76].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[77].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[78].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[79].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0                                     |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[80].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[81].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[82].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[83].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[84].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[85].RAM32M0                                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0                                     |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0                                     |    <0.001 |
|               not_strict_mode.status_ram.RAM32M0                                                  |    <0.001 |
|             ui_wr_data0                                                                           |     0.010 |
|               pointer_ram.rams[0].RAM32M0                                                         |    <0.001 |
|               pointer_ram.rams[1].RAM32M0                                                         |    <0.001 |
|               write_buffer.wr_buffer_ram[0].RAM32M0                                               |    <0.001 |
|               write_buffer.wr_buffer_ram[10].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[11].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[12].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[13].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[14].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[15].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[16].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[17].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[18].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[19].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[1].RAM32M0                                               |    <0.001 |
|               write_buffer.wr_buffer_ram[20].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[21].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[22].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[23].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[24].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[25].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[26].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[27].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[28].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[29].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[2].RAM32M0                                               |    <0.001 |
|               write_buffer.wr_buffer_ram[30].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[31].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[32].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[33].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[34].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[35].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[36].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[37].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[38].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[39].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[3].RAM32M0                                               |    <0.001 |
|               write_buffer.wr_buffer_ram[40].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[41].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[42].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[43].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[44].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[45].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[46].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[47].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[48].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[49].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[4].RAM32M0                                               |    <0.001 |
|               write_buffer.wr_buffer_ram[50].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[51].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[52].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[53].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[54].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[55].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[56].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[57].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[58].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[59].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[5].RAM32M0                                               |    <0.001 |
|               write_buffer.wr_buffer_ram[60].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[61].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[62].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[63].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[64].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[65].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[66].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[67].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[68].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[69].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[6].RAM32M0                                               |    <0.001 |
|               write_buffer.wr_buffer_ram[70].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[71].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[72].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[73].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[74].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[75].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[76].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[77].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[78].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[79].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[7].RAM32M0                                               |    <0.001 |
|               write_buffer.wr_buffer_ram[80].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[81].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[82].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[83].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[84].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[85].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[86].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[87].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[88].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[89].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[8].RAM32M0                                               |    <0.001 |
|               write_buffer.wr_buffer_ram[90].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[91].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[92].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[93].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[94].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[95].RAM32M0                                              |    <0.001 |
|               write_buffer.wr_buffer_ram[9].RAM32M0                                               |    <0.001 |
|     rst_mig_7series_0_125M                                                                        |    <0.001 |
|       U0                                                                                          |    <0.001 |
|         EXT_LPF                                                                                   |    <0.001 |
|           ACTIVE_HIGH_EXT.ACT_HI_EXT                                                              |    <0.001 |
|         SEQ                                                                                       |    <0.001 |
|           SEQ_COUNTER                                                                             |    <0.001 |
|     xadc_wiz_0                                                                                    |     0.007 |
|       U0                                                                                          |     0.007 |
|         AXI_LITE_IPIF_I                                                                           |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                      |    <0.001 |
|             I_DECODER                                                                             |    <0.001 |
|         AXI_XADC_CORE_I                                                                           |     0.005 |
|           Inst_drp_arbiter                                                                        |    <0.001 |
|           temperature_update_inst                                                                 |     0.001 |
|         INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I                                                      |    <0.001 |
|         SOFT_RESET_I                                                                              |    <0.001 |
+---------------------------------------------------------------------------------------------------+-----------+


