

================================================================
== Vitis HLS Report for 'cpu'
================================================================
* Date:           Tue Jan 20 09:42:57 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        riscv_hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.667 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                        |                              |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                Instance                |            Module            |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_cpu_Pipeline_VITIS_LOOP_22_1_fu_32  |cpu_Pipeline_VITIS_LOOP_22_1  |       34|       34|  0.340 us|  0.340 us|   33|   33|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_cpu_Pipeline_PROGRAM_LOOP_fu_38     |cpu_Pipeline_PROGRAM_LOOP     |        ?|        ?|         ?|         ?|    ?|    ?|                                              no|
        +----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     671|   1559|    -|
|Memory           |        2|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       0|     99|    -|
|Register         |        -|    -|      10|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    0|     681|   1658|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|      ~0|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+------------------------------+---------+----+-----+------+-----+
    |                Instance                |            Module            | BRAM_18K| DSP|  FF |  LUT | URAM|
    +----------------------------------------+------------------------------+---------+----+-----+------+-----+
    |grp_cpu_Pipeline_PROGRAM_LOOP_fu_38     |cpu_Pipeline_PROGRAM_LOOP     |        0|   0|  663|  1504|    0|
    |grp_cpu_Pipeline_VITIS_LOOP_22_1_fu_32  |cpu_Pipeline_VITIS_LOOP_22_1  |        0|   0|    8|    55|    0|
    +----------------------------------------+------------------------------+---------+----+-----+------+-----+
    |Total                                   |                              |        0|   0|  671|  1559|    0|
    +----------------------------------------+------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------+-----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory   |            Module           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+-----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |reg_file_U  |reg_file_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|    32|   32|     1|         1024|
    +------------+-----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total       |                             |        2|  0|   0|    0|    32|   32|     1|         1024|
    +------------+-----------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  25|          5|    1|          5|
    |pstrb              |   9|          2|    4|          8|
    |reg_file_address0  |  14|          3|    5|         15|
    |reg_file_ce0       |  14|          3|    1|          3|
    |reg_file_ce1       |   9|          2|    1|          2|
    |reg_file_d0        |  14|          3|   32|         96|
    |reg_file_we0       |  14|          3|    1|          3|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  99|         21|   45|        132|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+---+----+-----+-----------+
    |                         Name                        | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                            |  4|   0|    4|          0|
    |grp_cpu_Pipeline_PROGRAM_LOOP_fu_38_ap_start_reg     |  1|   0|    1|          0|
    |grp_cpu_Pipeline_VITIS_LOOP_22_1_fu_32_ap_start_reg  |  1|   0|    1|          0|
    |pstrb_reg                                            |  4|   0|    4|          0|
    +-----------------------------------------------------+---+----+-----+-----------+
    |Total                                                | 10|   0|   10|          0|
    +-----------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|           cpu|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|           cpu|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|           cpu|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|           cpu|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|           cpu|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|           cpu|  return value|
|mem_address0  |  out|   10|   ap_memory|           mem|         array|
|mem_ce0       |  out|    1|   ap_memory|           mem|         array|
|mem_we0       |  out|    1|   ap_memory|           mem|         array|
|mem_d0        |  out|   32|   ap_memory|           mem|         array|
|mem_q0        |   in|   32|   ap_memory|           mem|         array|
|pstrb         |  out|    4|     ap_none|         pstrb|       pointer|
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 5 [1/1] (3.25ns)   --->   "%reg_file = alloca i64 1" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:19]   --->   Operation 5 'alloca' 'reg_file' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 6 [2/2] (0.00ns)   --->   "%call_ln0 = call void @cpu_Pipeline_VITIS_LOOP_22_1, i32 %reg_file"   --->   Operation 6 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 5.00>
ST_2 : Operation 7 [1/2] (5.00ns)   --->   "%call_ln0 = call void @cpu_Pipeline_VITIS_LOOP_22_1, i32 %reg_file"   --->   Operation 7 'call' 'call_ln0' <Predicate = true> <Delay = 5.00> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 8 [2/2] (0.00ns)   --->   "%call_ln0 = call void @cpu_Pipeline_PROGRAM_LOOP, i32 %mem, i32 %reg_file, i4 %pstrb"   --->   Operation 8 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 1.65>
ST_4 : Operation 9 [1/1] (0.00ns)   --->   "%spectopmodule_ln13 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:13]   --->   Operation 9 'spectopmodule' 'spectopmodule_ln13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mem"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %pstrb"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %pstrb, void @empty_1, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 14 [1/2] (1.65ns)   --->   "%call_ln0 = call void @cpu_Pipeline_PROGRAM_LOOP, i32 %mem, i32 %reg_file, i4 %pstrb"   --->   Operation 14 'call' 'call_ln0' <Predicate = true> <Delay = 1.65> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%ret_ln273 = ret" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:273]   --->   Operation 15 'ret' 'ret_ln273' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ pstrb]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
reg_file           (alloca       ) [ 00111]
call_ln0           (call         ) [ 00000]
spectopmodule_ln13 (spectopmodule) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
call_ln0           (call         ) [ 00000]
ret_ln273          (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pstrb">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pstrb"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cpu_Pipeline_VITIS_LOOP_22_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cpu_Pipeline_PROGRAM_LOOP"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1004" name="reg_file_alloca_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="1" slack="0"/>
<pin id="30" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_file/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="grp_cpu_Pipeline_VITIS_LOOP_22_1_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="0" slack="0"/>
<pin id="34" dir="0" index="1" bw="32" slack="0"/>
<pin id="35" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="grp_cpu_Pipeline_PROGRAM_LOOP_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="0" slack="0"/>
<pin id="40" dir="0" index="1" bw="32" slack="0"/>
<pin id="41" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="42" dir="0" index="3" bw="4" slack="0"/>
<pin id="43" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="31"><net_src comp="4" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="36"><net_src comp="6" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="28" pin="1"/><net_sink comp="32" pin=1"/></net>

<net id="44"><net_src comp="8" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="45"><net_src comp="0" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="46"><net_src comp="2" pin="0"/><net_sink comp="38" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mem | {3 4 }
	Port: pstrb | {3 4 }
 - Input state : 
	Port: cpu : mem | {3 4 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|---------|
| Operation|             Functional Unit            |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|---------|
|   call   | grp_cpu_Pipeline_VITIS_LOOP_22_1_fu_32 |    0    |    6    |    28   |
|          |   grp_cpu_Pipeline_PROGRAM_LOOP_fu_38  |  6.9485 |   1307  |   1186  |
|----------|----------------------------------------|---------|---------|---------|
|   Total  |                                        |  6.9485 |   1313  |   1214  |
|----------|----------------------------------------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |  URAM  |
+--------+--------+--------+--------+--------+
|reg_file|    2   |    0   |    0   |    0   |
+--------+--------+--------+--------+--------+
|  Total |    2   |    0   |    0   |    0   |
+--------+--------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    6   |  1313  |  1214  |    -   |
|   Memory  |    2   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |    6   |  1313  |  1214  |    0   |
+-----------+--------+--------+--------+--------+--------+
