(* use_dsp48="no" *) (* use_dsp="no" *) module top  (y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h3e):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'hb):(1'h0)] wire3;
  input wire signed [(4'h8):(1'h0)] wire2;
  input wire [(4'h8):(1'h0)] wire1;
  input wire [(4'ha):(1'h0)] wire0;
  wire signed [(4'ha):(1'h0)] wire10;
  wire [(3'h6):(1'h0)] wire9;
  wire [(4'ha):(1'h0)] wire8;
  wire [(4'h8):(1'h0)] wire7;
  wire signed [(4'ha):(1'h0)] wire6;
  wire signed [(4'h9):(1'h0)] wire5;
  wire [(4'h8):(1'h0)] wire4;
  assign y = {wire10, wire9, wire8, wire7, wire6, wire5, wire4, (1'h0)};
  assign wire4 = $signed($signed((~{wire3})));
  assign wire5 = ((wire2[(1'h0):(1'h0)] >>> $signed((-wire0))) ^ $signed(wire1[(2'h2):(1'h1)]));
  assign wire6 = $signed(($unsigned((wire2 | wire5)) <<< $signed((wire3 < wire0))));
  assign wire7 = {wire6};
  assign wire8 = (wire6[(4'ha):(1'h1)] - (($signed(wire7) || (wire4 <<< wire0)) << $signed($signed(wire7))));
  assign wire9 = wire7;
  assign wire10 = wire2[(2'h2):(2'h2)];
endmodule