// Seed: 2445119618
module module_0 (
    input  wand id_0,
    output tri  id_1
);
endmodule
module module_1 #(
    parameter id_6 = 32'd56
) (
    output wand id_0,
    output wire id_1
    , id_11,
    input supply0 id_2,
    output supply1 id_3,
    output supply0 id_4,
    output supply1 id_5[id_6 : -1],
    input uwire _id_6,
    input wire id_7,
    output supply1 id_8,
    output wand id_9
);
  wire id_12 = id_2;
  module_0 modCall_1 (
      id_2,
      id_5
  );
  logic id_13;
  ;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  assign module_3.id_4 = 0;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
endmodule
module module_3 (
    input tri0 id_0,
    input tri1 id_1,
    input tri0 id_2,
    input tri0 id_3,
    input tri id_4,
    input tri id_5,
    input supply1 id_6,
    input supply0 id_7,
    output logic id_8,
    input supply1 id_9
);
  id_11 :
  assert property (@* id_1(id_9 - id_2) - id_0) id_8 <= 1'h0;
  module_2 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11
  );
  wire id_12;
endmodule
