---
layout: page
title: Research
permalink: /research/
---

<span class="headHi">Presentations and Invited Talks</span>

+ "LaTeX Workshop", supported by <em>NTU Library,</em> November, 2018.
+ <i> Invited talk on </i> "General purpose <em>logic-in-memory</em> architecture using Resistive RAM (ReRAM)" at <em>Advanced Computing & Microelectronics Unit, Indian Statistical Institute, Kolkata, India</em> in October, 2018.
+ "LaTeX Workshop", supported by <em>NTU GSA Career Committee,</em> August, 2018.
+ "LaTeX Workshop", supported by <em>NTU GSC Academic Events Committee,</em> March, 2018.<a href="https://blogs.ntu.edu.sg/debjyoti001/files/2018/03/LaTeX_Workshop_NTU-1etfxde.pdf" target="_blank" rel="noopener noreferrer"><input class="button5" type="button" value="Slides" /></a>
+ "Technology-aware Logic Synthesis For ReRAM Based In-memory Computing" in <em>DATE 2018, Dresden, Germany.</em><a href="https://blogs.ntu.edu.sg/debjyoti001/files/2018/04/2018_DATE_synthesis_new_upload-1gm7d43.pdf" target="_blank" rel="noopener noreferrer"><input class="button5" type="button" value="Slides" /></a>
+ "Enabling <em>Logic-in-Memory</em> using Resistive RAM (ReRAM)" at <em>Department of Computer Science & Engineering, IIT Kharagpur, India</em> in February, 2018.</em>
+ "Delay-Optimal Technology Mapping for In-Memory Computing using ReRAM Devices." in <em>The {IEEE/ACM} International Conference on Computer-Aided Design (ICCAD), 2016.</em><a href="https://blogs.ntu.edu.sg/debjyoti001/files/2018/04/iccad_2016_techmapping-1st08q2.pdf" target="_blank" rel="noopener noreferrer"><input class="button5" type="button" value="Slides" /></a>
+ "Efficient Hardware Accelerator for AEGIS-128 Authenticated Encryption"  in <em>Final Year Project Presentation, Live Demo and Graduate Students Workshop</em>, IEEE Circuits and Systems Society events, 2015.
+ "Efficient Hardware Accelerator for AEGIS-128 Authenticated Encryption" in<em> DIAC 2015</em>. <a href="https://www1.spms.ntu.edu.sg/~diac2015/slides/diac2015_07_aegis_accelerator.pdf" target="_blank" rel="noopener noreferrer"><input class="button5" type="button" value="Slides" /></a>

<span class="headHi">Activities</span> 
+ TPC member of ASP足DAC 2020, 2021.
+ Reviewer of IEEE Transactions on Nanotechnology
+ Reviewer of IEEE Transactions on Computer足Aided Design of Integrated Circuits and
Systems
+ Reviewer of IEEE Design & Test
+ Reviewer of IEEE Transactions on Very Large Scale Integration Systems
+ Reviewer of Integration, the VLSI Journal
+ Reviewer of ACM Journal on Emerging Technologies in Computing Systems (JETC)

<span class="headHi">Teaching</span>

<b>Post足graduate courses</b>
+ Algorithms to Architecture [Tutorials + Labs] [2017, 2018, 2019] 
    + Conducted labs and tutorials to teach optimization of algorithms for hardware implementation.
    + Tools used: Xilinx ISE, Vivado HLS.
+ Electronic Design Automation [Tutorials + Labs] [2016, 2017]
    + Conducted labs and tutorials for teaching design automation principles, such as HLS,
logic synthesis, etc.
    + Tools used: Vivado HLS, Synopsis DC.

<b>Undergraduate courses</b>
+ Advanced Computer Architecture [Labs] [Jan足June, 2017]
    + Guided students of FPGA implementation of MIPS architecture.
    + Tools used: Xilinx ISE, ISim


<span class="headHi">Participation</span>

+ Participated in the Lean Launchpad Program, NUS, 2018
+ Finalist in NTU Hackathon on Digital Economy and Services, 2015.
+ Finalist in Intel Singapore Invent 50 Competition, 2015.

<span class="headHi">Volunteering Experience</span>

+ Sub-committee member of NTU GSA - Career Committee, 2018-19
+ Sub-committee member of NTU GSC - Academic Events Committee, 2017-18
+ Sub-committee member of NTU GSC - Welfare and Feedback Committee, 2016-17





