/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [6:0] _01_;
  reg [10:0] _02_;
  reg [2:0] _03_;
  wire [2:0] _04_;
  wire celloutsig_0_0z;
  wire [19:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [19:0] celloutsig_0_12z;
  wire [6:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [21:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [11:0] celloutsig_0_21z;
  wire [5:0] celloutsig_0_2z;
  wire celloutsig_0_4z;
  wire [9:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [5:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = ~(in_data[128] & in_data[177]);
  assign celloutsig_0_0z = !(in_data[35] ? in_data[50] : in_data[73]);
  assign celloutsig_0_15z = !(celloutsig_0_12z[12] ? celloutsig_0_6z : celloutsig_0_4z);
  assign celloutsig_1_7z = !(celloutsig_1_5z ? in_data[127] : _00_);
  assign celloutsig_1_15z = ~(celloutsig_1_9z[2] ^ celloutsig_1_13z[1]);
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _01_ <= 7'h00;
    else _01_ <= { in_data[60:56], celloutsig_0_1z, celloutsig_0_0z };
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _02_ <= 11'h000;
    else _02_ <= { in_data[13:4], celloutsig_0_0z };
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[64])
    if (clkin_data[64]) _03_ <= 3'h0;
    else _03_ <= celloutsig_0_19z[11:9];
  reg [10:0] _13_;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _13_ <= 11'h000;
    else _13_ <= { celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_9z };
  assign out_data[10:0] = _13_;
  reg [2:0] _14_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _14_ <= 3'h0;
    else _14_ <= { in_data[161:160], celloutsig_1_4z };
  assign { _00_, _04_[1:0] } = _14_;
  assign celloutsig_0_13z = { celloutsig_0_10z[16:11], celloutsig_0_1z } / { 1'h1, celloutsig_0_2z[4:0], celloutsig_0_0z };
  assign celloutsig_0_9z = _01_[6:3] >= { celloutsig_0_5z[3:2], celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_1_4z = { in_data[140:138], celloutsig_1_0z, celloutsig_1_1z } >= in_data[134:130];
  assign celloutsig_0_16z = { celloutsig_0_12z[18:0], celloutsig_0_0z } <= { celloutsig_0_10z[18:14], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_4z };
  assign celloutsig_1_5z = { celloutsig_1_3z[3:1], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z } <= { in_data[186:173], celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_1z = in_data[86:77] || in_data[60:51];
  assign celloutsig_1_8z = { in_data[166:161], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z } < { in_data[121:115], celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_7z, _00_, _04_[1:0], celloutsig_1_7z };
  assign celloutsig_0_7z = { in_data[67:63], _01_ } < { in_data[22:18], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_13z = celloutsig_1_9z[5:3] % { 1'h1, celloutsig_1_2z[5:4] };
  assign celloutsig_0_2z = { in_data[71:69], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z } * { in_data[88:85], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_19z = celloutsig_1_15z ? in_data[161:158] : { celloutsig_1_2z[3:1], 1'h0 };
  assign celloutsig_0_4z = { celloutsig_0_2z[4:2], _01_, celloutsig_0_2z } !== { in_data[76:63], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_11z = { celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_9z } !== { in_data[9:7], celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_0_17z = celloutsig_0_12z[16:3] !== { celloutsig_0_14z, celloutsig_0_14z, _01_, celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_0z };
  assign celloutsig_1_1z = { in_data[132], celloutsig_1_0z, celloutsig_1_0z } !== in_data[111:109];
  assign celloutsig_0_8z = ~ { celloutsig_0_2z[2:0], celloutsig_0_4z };
  assign celloutsig_0_12z = ~ { in_data[65:57], celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_0_5z = { in_data[42:34], celloutsig_0_4z } | { celloutsig_0_2z[2:0], celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_10z = { celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_1z, _01_ } | { in_data[26:10], celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_0z };
  assign celloutsig_1_18z = | celloutsig_1_3z[3:1];
  assign celloutsig_0_6z = | celloutsig_0_2z[5:1];
  assign celloutsig_0_14z = | in_data[9:3];
  assign celloutsig_0_21z = { in_data[72:69], celloutsig_0_17z, celloutsig_0_0z, celloutsig_0_9z, _03_, celloutsig_0_1z, celloutsig_0_16z } <<< { celloutsig_0_4z, _01_, celloutsig_0_8z };
  assign celloutsig_1_2z = { in_data[147:142], celloutsig_1_0z } <<< in_data[128:122];
  assign celloutsig_0_19z = { celloutsig_0_8z[0], celloutsig_0_17z, celloutsig_0_12z } - { celloutsig_0_13z[4:1], celloutsig_0_2z, celloutsig_0_4z, _02_ };
  assign celloutsig_1_3z = { celloutsig_1_2z[2:0], celloutsig_1_0z, celloutsig_1_1z } ~^ celloutsig_1_2z[5:1];
  assign { celloutsig_1_9z[2], celloutsig_1_9z[5:3], celloutsig_1_9z[1] } = ~ { celloutsig_1_8z, _00_, _04_[1:0], celloutsig_1_4z };
  assign _04_[2] = _00_;
  assign celloutsig_1_9z[0] = celloutsig_1_9z[2];
  assign { out_data[128], out_data[99:96], out_data[43:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_21z };
endmodule
