# source run_sim.tcl
# Loading project top_tb_sim
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with  -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Qsys base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# SILENCE                                           -- Set to true to suppress all informational and/or warning messages in the generated simulation script. 
# 
# FORCE_MODELSIM_AE_SELECTION                       -- Set to true to force to select Modelsim AE always.
# [exec] dev_com
# [exec] com
# Questa Intel FPGA Edition-64 qrun 2023.4 Utility 2023.10 Oct  9 2023
# Start time: 09:55:08 on Jan 31,2025
# qrun -compile -noautoorder -parallel -outdir ./libraries -vlog.options -end -vcom.options -end -vlog.ext=+.vo -vlog.ext=+.vt -vcom.ext=+.vho -sv -suppress 13338 -f modelsim_com.f 
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:08 on Jan 31,2025
# vlog -sv -suppress 13338 ../ip/my_sys/my_sys_clock_in/sim/my_sys_clock_in.v -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=0 
# -- Compiling module my_sys_clock_in
# 
# Top level modules:
# 	my_sys_clock_in
# End time: 09:55:08 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:09 on Jan 31,2025
# vlog -sv -suppress 13338 ../ip/my_sys/my_sys_reset_in/sim/my_sys_reset_in.v -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=1 
# -- Compiling module my_sys_reset_in
# 
# Top level modules:
# 	my_sys_reset_in
# End time: 09:55:09 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:09 on Jan 31,2025
# vlog -sv -suppress 13338 ../ip/my_sys/my_sys_stratix10_hps_0/altera_stratix10_interface_generator_191/sim/verbosity_pkg.sv -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=2 
# -- Compiling package verbosity_pkg
# 
# Top level modules:
# 	--none--
# End time: 09:55:09 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:10 on Jan 31,2025
# vlog -sv -suppress 13338 ../ip/my_sys/my_sys_stratix10_hps_0/altera_stratix10_interface_generator_191/sim/avalon_utilities_pkg.sv -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=3 
# -- Compiling package avalon_utilities_pkg
# 
# Top level modules:
# 	--none--
# End time: 09:55:10 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:10 on Jan 31,2025
# vlog -sv -suppress 13338 ../ip/my_sys/my_sys_stratix10_hps_0/altera_stratix10_interface_generator_191/sim/avalon_mm_pkg.sv -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=4 
# -- Compiling package avalon_mm_pkg
# -- Importing package verbosity_pkg
# 
# Top level modules:
# 	--none--
# End time: 09:55:10 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:10 on Jan 31,2025
# vlog -sv -suppress 13338 ../ip/my_sys/my_sys_stratix10_hps_0/altera_stratix10_interface_generator_191/sim/altera_avalon_mm_slave_bfm.sv -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=5 
# -- Compiling module altera_avalon_mm_slave_bfm
# -- Importing package verbosity_pkg
# -- Importing package avalon_mm_pkg
# -- Importing package avalon_utilities_pkg
# 
# Top level modules:
# 	altera_avalon_mm_slave_bfm
# End time: 09:55:11 on Jan 31,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:11 on Jan 31,2025
# vlog -sv -suppress 13338 ../ip/my_sys/my_sys_stratix10_hps_0/altera_stratix10_interface_generator_191/sim/questa_mvc_svapi.svh -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=6 
# -- Compiling package QUESTA_MVC
# 
# Top level modules:
# 	--none--
# End time: 09:55:11 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:11 on Jan 31,2025
# vlog -sv -suppress 13338 ../ip/my_sys/my_sys_stratix10_hps_0/altera_stratix10_interface_generator_191/sim/mgc_common_axi.sv -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=7 
# -- Compiling package mgc_axi4_pkg
# -- Importing package QUESTA_MVC
# -- Compiling package mgc_common_axi_sv_unit
# -- Importing package mgc_axi4_pkg
# -- Compiling interface mgc_common_axi4
# 
# Top level modules:
# 	--none--
# End time: 09:55:12 on Jan 31,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:12 on Jan 31,2025
# vlog -sv -suppress 13338 ../ip/my_sys/my_sys_stratix10_hps_0/altera_stratix10_interface_generator_191/sim/mgc_axi4_master.sv -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=8 
# -- Compiling package mgc_axi4_master_sv_unit
# -- Importing package mgc_axi4_pkg
# -- Importing package QUESTA_MVC
# -- Compiling interface mgc_axi4_master
# 
# Top level modules:
# 	--none--
# End time: 09:55:13 on Jan 31,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:13 on Jan 31,2025
# vlog -sv -suppress 13338 ../ip/my_sys/my_sys_stratix10_hps_0/altera_stratix10_interface_generator_191/sim/mgc_axi4_slave.sv -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=9 
# -- Compiling package mgc_axi4_slave_sv_unit
# -- Importing package mgc_axi4_pkg
# -- Importing package QUESTA_MVC
# -- Compiling interface mgc_axi4_slave
# 
# Top level modules:
# 	--none--
# End time: 09:55:13 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:13 on Jan 31,2025
# vlog -sv -suppress 13338 ../ip/my_sys/my_sys_stratix10_hps_0/altera_stratix10_interface_generator_191/sim/altera_avalon_interrupt_sink.sv -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=10 
# -- Compiling module altera_avalon_interrupt_sink
# -- Importing package verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_interrupt_sink
# End time: 09:55:13 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:14 on Jan 31,2025
# vlog -sv -suppress 13338 ../ip/my_sys/my_sys_stratix10_hps_0/altera_stratix10_interface_generator_191/sim/altera_avalon_clock_source.sv -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=11 
# -- Compiling module altera_avalon_clock_source
# -- Importing package verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_clock_source
# End time: 09:55:14 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:14 on Jan 31,2025
# vlog -sv -suppress 13338 ../ip/my_sys/my_sys_stratix10_hps_0/altera_stratix10_interface_generator_191/sim/altera_avalon_reset_source.sv -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=12 
# -- Compiling module altera_avalon_reset_source
# -- Importing package verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_reset_source
# End time: 09:55:14 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:14 on Jan 31,2025
# vlog -sv -suppress 13338 ../ip/my_sys/my_sys_stratix10_hps_0/altera_stratix10_interface_generator_191/sim/my_sys_stratix10_hps_0_altera_stratix10_interface_generator_191_fjvbgai_h2f_mpu_events.sv -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=13 
# -- Compiling module my_sys_stratix10_hps_0_altera_stratix10_interface_generator_191_fjvbgai_h2f_mpu_events
# -- Importing package verbosity_pkg
# 
# Top level modules:
# 	my_sys_stratix10_hps_0_altera_stratix10_interface_generator_191_fjvbgai_h2f_mpu_events
# End time: 09:55:15 on Jan 31,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:15 on Jan 31,2025
# vlog -sv -suppress 13338 ../ip/my_sys/my_sys_stratix10_hps_0/altera_stratix10_interface_generator_191/sim/my_sys_stratix10_hps_0_altera_stratix10_interface_generator_191_fjvbgai_hps_emif.sv -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=14 
# -- Compiling module my_sys_stratix10_hps_0_altera_stratix10_interface_generator_191_fjvbgai_hps_emif
# -- Importing package verbosity_pkg
# 
# Top level modules:
# 	my_sys_stratix10_hps_0_altera_stratix10_interface_generator_191_fjvbgai_hps_emif
# End time: 09:55:15 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:15 on Jan 31,2025
# vlog -sv -suppress 13338 ../ip/my_sys/my_sys_stratix10_hps_0/altera_stratix10_interface_generator_191/sim/my_sys_stratix10_hps_0_altera_stratix10_interface_generator_191_fjvbgai_f2h_axi_reset.sv -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=15 
# -- Compiling module my_sys_stratix10_hps_0_altera_stratix10_interface_generator_191_fjvbgai_f2h_axi_reset
# -- Importing package verbosity_pkg
# 
# Top level modules:
# 	my_sys_stratix10_hps_0_altera_stratix10_interface_generator_191_fjvbgai_f2h_axi_reset
# End time: 09:55:16 on Jan 31,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:16 on Jan 31,2025
# vlog -sv -suppress 13338 ../ip/my_sys/my_sys_stratix10_hps_0/altera_stratix10_interface_generator_191/sim/my_sys_stratix10_hps_0_altera_stratix10_interface_generator_191_fjvbgai_h2f_lw_axi_reset.sv -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=16 
# -- Compiling module my_sys_stratix10_hps_0_altera_stratix10_interface_generator_191_fjvbgai_h2f_lw_axi_reset
# -- Importing package verbosity_pkg
# 
# Top level modules:
# 	my_sys_stratix10_hps_0_altera_stratix10_interface_generator_191_fjvbgai_h2f_lw_axi_reset
# End time: 09:55:16 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:16 on Jan 31,2025
# vlog -sv -suppress 13338 ../ip/my_sys/my_sys_stratix10_hps_0/altera_stratix10_interface_generator_191/sim/my_sys_stratix10_hps_0_altera_stratix10_interface_generator_191_fjvbgai_h2f_axi_reset.sv -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=17 
# -- Compiling module my_sys_stratix10_hps_0_altera_stratix10_interface_generator_191_fjvbgai_h2f_axi_reset
# -- Importing package verbosity_pkg
# 
# Top level modules:
# 	my_sys_stratix10_hps_0_altera_stratix10_interface_generator_191_fjvbgai_h2f_axi_reset
# End time: 09:55:16 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:17 on Jan 31,2025
# vlog -sv -suppress 13338 ../ip/my_sys/my_sys_stratix10_hps_0/altera_stratix10_interface_generator_191/sim/my_sys_stratix10_hps_0_altera_stratix10_interface_generator_191_fjvbgai.sv -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=18 
# -- Compiling package my_sys_stratix10_hps_0_altera_stratix10_interface_generator_191_fjvbgai_sv_unit
# -- Importing package verbosity_pkg
# -- Importing package avalon_mm_pkg
# -- Importing package mgc_axi4_pkg
# -- Importing package QUESTA_MVC
# -- Compiling module my_sys_stratix10_hps_0_altera_stratix10_interface_generator_191_fjvbgai
# 
# Top level modules:
# 	my_sys_stratix10_hps_0_altera_stratix10_interface_generator_191_fjvbgai
# End time: 09:55:17 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# -- Skipping 'vlog -sv -suppress 13338 ../ip/my_sys/my_sys_stratix10_hps_0...'
# -- Skipping 'vlog -sv -suppress 13338 ../ip/my_sys/my_sys_stratix10_hps_0...'
# -- Skipping 'vlog -sv -suppress 13338 ../ip/my_sys/my_sys_stratix10_hps_0...'
# -- Skipping 'vlog -sv -suppress 13338 ../ip/my_sys/my_sys_stratix10_hps_0...'
# -- Skipping 'vlog -sv -suppress 13338 ../ip/my_sys/my_sys_stratix10_hps_0...'
# -- Skipping 'vlog -sv -suppress 13338 ../ip/my_sys/my_sys_stratix10_hps_0...'
# -- Skipping 'vlog -sv -suppress 13338 ../ip/my_sys/my_sys_stratix10_hps_0...'
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:17 on Jan 31,2025
# vlog -sv -suppress 13338 ../ip/my_sys/my_sys_stratix10_hps_0/altera_stratix10_interface_generator_191/sim/my_sys_stratix10_hps_0_altera_stratix10_interface_generator_191_46vvatq.sv -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=19 
# -- Compiling package my_sys_stratix10_hps_0_altera_stratix10_interface_generator_191_46vvatq_sv_unit
# -- Importing package verbosity_pkg
# -- Importing package avalon_mm_pkg
# -- Compiling module my_sys_stratix10_hps_0_altera_stratix10_interface_generator_191_46vvatq
# 
# Top level modules:
# 	my_sys_stratix10_hps_0_altera_stratix10_interface_generator_191_46vvatq
# End time: 09:55:17 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:18 on Jan 31,2025
# vlog -sv -suppress 13338 ../ip/my_sys/my_sys_stratix10_hps_0/altera_stratix10_hps_io_191/sim/my_sys_stratix10_hps_0_altera_stratix10_hps_io_191_elqzdxa.v -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=20 
# -- Compiling module my_sys_stratix10_hps_0_altera_stratix10_hps_io_191_elqzdxa
# 
# Top level modules:
# 	my_sys_stratix10_hps_0_altera_stratix10_hps_io_191_elqzdxa
# End time: 09:55:18 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:18 on Jan 31,2025
# vlog -sv -suppress 13338 ../ip/my_sys/my_sys_stratix10_hps_0/altera_stratix10_hps_2010/sim/my_sys_stratix10_hps_0_altera_stratix10_hps_2010_bwrec4q.v -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=21 
# -- Compiling module my_sys_stratix10_hps_0_altera_stratix10_hps_2010_bwrec4q
# 
# Top level modules:
# 	my_sys_stratix10_hps_0_altera_stratix10_hps_2010_bwrec4q
# End time: 09:55:18 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:18 on Jan 31,2025
# vlog -sv -suppress 13338 ../ip/my_sys/my_sys_stratix10_hps_0/sim/my_sys_stratix10_hps_0.v -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=22 
# -- Compiling module my_sys_stratix10_hps_0
# 
# Top level modules:
# 	my_sys_stratix10_hps_0
# End time: 09:55:19 on Jan 31,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:19 on Jan 31,2025
# vlog -sv -suppress 13338 ../ip/my_sys/my_sys_onchip_memory2_0/altera_avalon_onchip_memory2_1939/sim/my_sys_onchip_memory2_0_altera_avalon_onchip_memory2_1939_a4r54py.v -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=23 
# -- Compiling module my_sys_onchip_memory2_0_altera_avalon_onchip_memory2_1939_a4r54py
# 
# Top level modules:
# 	my_sys_onchip_memory2_0_altera_avalon_onchip_memory2_1939_a4r54py
# End time: 09:55:19 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:19 on Jan 31,2025
# vlog -sv -suppress 13338 ../ip/my_sys/my_sys_onchip_memory2_0/sim/my_sys_onchip_memory2_0.v -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=24 
# -- Compiling module my_sys_onchip_memory2_0
# 
# Top level modules:
# 	my_sys_onchip_memory2_0
# End time: 09:55:20 on Jan 31,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:20 on Jan 31,2025
# vlog -sv -suppress 13338 ../ip/my_sys/my_sys_master_0/altera_jtag_dc_streaming_191/sim/altera_avalon_st_jtag_interface.v -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=25 
# -- Compiling module altera_avalon_st_jtag_interface
# 
# Top level modules:
# 	altera_avalon_st_jtag_interface
# End time: 09:55:20 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:20 on Jan 31,2025
# vlog -sv -suppress 13338 ../ip/my_sys/my_sys_master_0/altera_jtag_dc_streaming_191/sim/altera_jtag_dc_streaming.v -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=26 
# -- Compiling module altera_jtag_control_signal_crosser
# -- Compiling module altera_jtag_src_crosser
# -- Compiling module altera_jtag_dc_streaming
# 
# Top level modules:
# 	altera_jtag_dc_streaming
# End time: 09:55:20 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:21 on Jan 31,2025
# vlog -sv -suppress 13338 ../ip/my_sys/my_sys_master_0/altera_jtag_dc_streaming_191/sim/altera_jtag_sld_node.v -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=27 
# -- Compiling module altera_jtag_sld_node
# 
# Top level modules:
# 	altera_jtag_sld_node
# End time: 09:55:21 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:21 on Jan 31,2025
# vlog -sv -suppress 13338 ../ip/my_sys/my_sys_master_0/altera_jtag_dc_streaming_191/sim/altera_jtag_streaming.v -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=28 
# -- Compiling module altera_jtag_streaming
# 
# Top level modules:
# 	altera_jtag_streaming
# End time: 09:55:21 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:22 on Jan 31,2025
# vlog -sv -suppress 13338 ../ip/my_sys/my_sys_master_0/altera_jtag_dc_streaming_191/sim/altera_avalon_st_clock_crosser.v -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=29 
# -- Compiling module altera_avalon_st_clock_crosser
# 
# Top level modules:
# 	altera_avalon_st_clock_crosser
# End time: 09:55:22 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:22 on Jan 31,2025
# vlog -sv -suppress 13338 ../ip/my_sys/my_sys_master_0/altera_jtag_dc_streaming_191/sim/altera_reset_synchronizer.v -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=30 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 09:55:22 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:22 on Jan 31,2025
# vlog -sv -suppress 13338 ../ip/my_sys/my_sys_master_0/altera_jtag_dc_streaming_191/sim/altera_std_synchronizer_nocut.v -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=31 
# -- Compiling module altera_std_synchronizer_nocut
# 
# Top level modules:
# 	altera_std_synchronizer_nocut
# End time: 09:55:23 on Jan 31,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:23 on Jan 31,2025
# vlog -sv -suppress 13338 ../ip/my_sys/my_sys_master_0/altera_jtag_dc_streaming_191/sim/altera_avalon_st_pipeline_base.v -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=32 
# -- Compiling module altera_avalon_st_pipeline_base
# 
# Top level modules:
# 	altera_avalon_st_pipeline_base
# End time: 09:55:23 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:23 on Jan 31,2025
# vlog -sv -suppress 13338 ../ip/my_sys/my_sys_master_0/altera_jtag_dc_streaming_191/sim/altera_avalon_st_idle_remover.v -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=33 
# -- Compiling module altera_avalon_st_idle_remover
# 
# Top level modules:
# 	altera_avalon_st_idle_remover
# End time: 09:55:24 on Jan 31,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:24 on Jan 31,2025
# vlog -sv -suppress 13338 ../ip/my_sys/my_sys_master_0/altera_jtag_dc_streaming_191/sim/altera_avalon_st_idle_inserter.v -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=34 
# -- Compiling module altera_avalon_st_idle_inserter
# 
# Top level modules:
# 	altera_avalon_st_idle_inserter
# End time: 09:55:24 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:24 on Jan 31,2025
# vlog -sv -suppress 13338 ../ip/my_sys/my_sys_master_0/altera_jtag_dc_streaming_191/sim/altera_avalon_st_pipeline_stage.sv -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=35 
# -- Compiling module altera_avalon_st_pipeline_stage
# 
# Top level modules:
# 	altera_avalon_st_pipeline_stage
# End time: 09:55:24 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:25 on Jan 31,2025
# vlog -sv -suppress 13338 ../ip/my_sys/my_sys_master_0/timing_adapter_1940/sim/my_sys_master_0_timing_adapter_1940_5ju4ddy.sv -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=36 
# -- Compiling module my_sys_master_0_timing_adapter_1940_5ju4ddy
# 
# Top level modules:
# 	my_sys_master_0_timing_adapter_1940_5ju4ddy
# End time: 09:55:25 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:25 on Jan 31,2025
# vlog -sv -suppress 13338 ../ip/my_sys/my_sys_master_0/altera_avalon_sc_fifo_1932/sim/my_sys_master_0_altera_avalon_sc_fifo_1932_5j7ufsq.v -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=37 
# -- Compiling module my_sys_master_0_altera_avalon_sc_fifo_1932_5j7ufsq
# 
# Top level modules:
# 	my_sys_master_0_altera_avalon_sc_fifo_1932_5j7ufsq
# End time: 09:55:25 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:26 on Jan 31,2025
# vlog -sv -suppress 13338 ../ip/my_sys/my_sys_master_0/altera_avalon_st_bytes_to_packets_1922/sim/altera_avalon_st_bytes_to_packets.v -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=38 
# -- Compiling module altera_avalon_st_bytes_to_packets
# 
# Top level modules:
# 	altera_avalon_st_bytes_to_packets
# End time: 09:55:26 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:26 on Jan 31,2025
# vlog -sv -suppress 13338 ../ip/my_sys/my_sys_master_0/altera_avalon_st_packets_to_bytes_1922/sim/altera_avalon_st_packets_to_bytes.v -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=39 
# -- Compiling module altera_avalon_st_packets_to_bytes
# 
# Top level modules:
# 	altera_avalon_st_packets_to_bytes
# End time: 09:55:26 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:26 on Jan 31,2025
# vlog -sv -suppress 13338 ../ip/my_sys/my_sys_master_0/altera_avalon_packets_to_master_1922/sim/altera_avalon_packets_to_master.v -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=40 
# -- Compiling module altera_avalon_packets_to_master
# -- Compiling module packets_to_fifo
# -- Compiling module fifo_buffer_single_clock_fifo
# -- Compiling module fifo_buffer_scfifo_with_controls
# -- Compiling module fifo_buffer
# -- Compiling module fifo_to_packet
# -- Compiling module packets_to_master
# 
# Top level modules:
# 	altera_avalon_packets_to_master
# End time: 09:55:27 on Jan 31,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:27 on Jan 31,2025
# vlog -sv -suppress 13338 ../ip/my_sys/my_sys_master_0/channel_adapter_1921/sim/my_sys_master_0_channel_adapter_1921_5wnzrci.sv -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=41 
# -- Compiling module my_sys_master_0_channel_adapter_1921_5wnzrci
# 
# Top level modules:
# 	my_sys_master_0_channel_adapter_1921_5wnzrci
# End time: 09:55:27 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:27 on Jan 31,2025
# vlog -sv -suppress 13338 ../ip/my_sys/my_sys_master_0/channel_adapter_1921/sim/my_sys_master_0_channel_adapter_1921_fkajlia.sv -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=42 
# -- Compiling module my_sys_master_0_channel_adapter_1921_fkajlia
# 
# Top level modules:
# 	my_sys_master_0_channel_adapter_1921_fkajlia
# End time: 09:55:27 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:28 on Jan 31,2025
# vlog -sv -suppress 13338 ../ip/my_sys/my_sys_master_0/altera_reset_controller_1922/sim/altera_reset_controller.v -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=43 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 09:55:28 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:28 on Jan 31,2025
# vlog -sv -suppress 13338 ../ip/my_sys/my_sys_master_0/altera_reset_controller_1922/sim/altera_reset_synchronizer.v -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=44 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 09:55:28 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:29 on Jan 31,2025
# vlog -sv -suppress 13338 ../ip/my_sys/my_sys_master_0/altera_jtag_avalon_master_191/sim/my_sys_master_0_altera_jtag_avalon_master_191_3zppvky.v -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=45 
# -- Compiling module my_sys_master_0_altera_jtag_avalon_master_191_3zppvky
# 
# Top level modules:
# 	my_sys_master_0_altera_jtag_avalon_master_191_3zppvky
# End time: 09:55:29 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:29 on Jan 31,2025
# vlog -sv -suppress 13338 ../ip/my_sys/my_sys_master_0/sim/my_sys_master_0.v -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=46 
# -- Compiling module my_sys_master_0
# 
# Top level modules:
# 	my_sys_master_0
# End time: 09:55:29 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:29 on Jan 31,2025
# vlog -sv -suppress 13338 ../my_sys/altera_merlin_axi_translator_1950/sim/my_sys_altera_merlin_axi_translator_1950_sjnedva.sv -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=47 
# -- Compiling module my_sys_altera_merlin_axi_translator_1950_sjnedva
# 
# Top level modules:
# 	my_sys_altera_merlin_axi_translator_1950_sjnedva
# End time: 09:55:30 on Jan 31,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:30 on Jan 31,2025
# vlog -sv -suppress 13338 ../my_sys/altera_merlin_slave_translator_191/sim/my_sys_altera_merlin_slave_translator_191_x56fcki.sv -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=48 
# -- Compiling module my_sys_altera_merlin_slave_translator_191_x56fcki
# 
# Top level modules:
# 	my_sys_altera_merlin_slave_translator_191_x56fcki
# End time: 09:55:30 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:30 on Jan 31,2025
# vlog -sv -suppress 13338 ../my_sys/altera_merlin_axi_master_ni_1980/sim/altera_merlin_address_alignment.sv -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=49 
# -- Compiling module altera_merlin_address_alignment
# 
# Top level modules:
# 	altera_merlin_address_alignment
# End time: 09:55:31 on Jan 31,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:31 on Jan 31,2025
# vlog -sv -suppress 13338 ../my_sys/altera_merlin_axi_master_ni_1980/sim/my_sys_altera_merlin_axi_master_ni_1980_4qd7sla.sv -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=50 
# -- Compiling module my_sys_altera_merlin_axi_master_ni_1980_4qd7sla
# 
# Top level modules:
# 	my_sys_altera_merlin_axi_master_ni_1980_4qd7sla
# End time: 09:55:31 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:31 on Jan 31,2025
# vlog -sv -suppress 13338 ../my_sys/altera_merlin_slave_agent_1921/sim/my_sys_altera_merlin_slave_agent_1921_b6r3djy.sv -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=51 
# -- Compiling module my_sys_altera_merlin_slave_agent_1921_b6r3djy
# 
# Top level modules:
# 	my_sys_altera_merlin_slave_agent_1921_b6r3djy
# End time: 09:55:31 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:32 on Jan 31,2025
# vlog -sv -suppress 13338 ../my_sys/altera_merlin_slave_agent_1921/sim/altera_merlin_burst_uncompressor.sv -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=52 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 09:55:32 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:32 on Jan 31,2025
# vlog -sv -suppress 13338 ../my_sys/altera_avalon_sc_fifo_1932/sim/my_sys_altera_avalon_sc_fifo_1932_w27kryi.v -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=53 
# -- Compiling module my_sys_altera_avalon_sc_fifo_1932_w27kryi
# 
# Top level modules:
# 	my_sys_altera_avalon_sc_fifo_1932_w27kryi
# End time: 09:55:32 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:33 on Jan 31,2025
# vlog -sv -suppress 13338 ../my_sys/altera_merlin_router_1921/sim/my_sys_altera_merlin_router_1921_6nnxoni.sv -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=54 
# -- Compiling module my_sys_altera_merlin_router_1921_6nnxoni_default_decode
# -- Compiling module my_sys_altera_merlin_router_1921_6nnxoni
# 
# Top level modules:
# 	my_sys_altera_merlin_router_1921_6nnxoni
# End time: 09:55:33 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:33 on Jan 31,2025
# vlog -sv -suppress 13338 ../my_sys/altera_merlin_router_1921/sim/my_sys_altera_merlin_router_1921_ss6xsra.sv -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=55 
# -- Compiling module my_sys_altera_merlin_router_1921_ss6xsra_default_decode
# -- Compiling module my_sys_altera_merlin_router_1921_ss6xsra
# 
# Top level modules:
# 	my_sys_altera_merlin_router_1921_ss6xsra
# End time: 09:55:33 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:33 on Jan 31,2025
# vlog -sv -suppress 13338 ../my_sys/altera_merlin_router_1921/sim/my_sys_altera_merlin_router_1921_ooavm7a.sv -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=56 
# -- Compiling module my_sys_altera_merlin_router_1921_ooavm7a_default_decode
# -- Compiling module my_sys_altera_merlin_router_1921_ooavm7a
# 
# Top level modules:
# 	my_sys_altera_merlin_router_1921_ooavm7a
# End time: 09:55:34 on Jan 31,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:34 on Jan 31,2025
# vlog -sv -suppress 13338 ../my_sys/altera_avalon_st_pipeline_stage_1930/sim/my_sys_altera_avalon_st_pipeline_stage_1930_bv2ucky.sv -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=57 
# -- Compiling module my_sys_altera_avalon_st_pipeline_stage_1930_bv2ucky
# 
# Top level modules:
# 	my_sys_altera_avalon_st_pipeline_stage_1930_bv2ucky
# End time: 09:55:34 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:34 on Jan 31,2025
# vlog -sv -suppress 13338 ../my_sys/altera_avalon_st_pipeline_stage_1930/sim/altera_avalon_st_pipeline_base.v -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=58 
# -- Compiling module altera_avalon_st_pipeline_base
# 
# Top level modules:
# 	altera_avalon_st_pipeline_base
# End time: 09:55:35 on Jan 31,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:35 on Jan 31,2025
# vlog -sv -suppress 13338 ../my_sys/altera_merlin_burst_adapter_1932/sim/my_sys_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_hmglufa.v -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=59 
# -- Compiling module my_sys_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_hmglufa
# 
# Top level modules:
# 	my_sys_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_hmglufa
# End time: 09:55:35 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:35 on Jan 31,2025
# vlog -sv -suppress 13338 ../my_sys/altera_merlin_burst_adapter_1932/sim/my_sys_altera_merlin_burst_adapter_1932_dzg6gai.sv -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=60 
# -- Compiling module my_sys_altera_merlin_burst_adapter_1932_dzg6gai
# 
# Top level modules:
# 	my_sys_altera_merlin_burst_adapter_1932_dzg6gai
# End time: 09:55:35 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:36 on Jan 31,2025
# vlog -sv -suppress 13338 ../my_sys/altera_merlin_burst_adapter_1932/sim/altera_merlin_burst_adapter_uncmpr.sv -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=61 
# -- Compiling module altera_merlin_burst_adapter_uncompressed_only
# 
# Top level modules:
# 	altera_merlin_burst_adapter_uncompressed_only
# End time: 09:55:36 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:36 on Jan 31,2025
# vlog -sv -suppress 13338 ../my_sys/altera_merlin_burst_adapter_1932/sim/altera_merlin_burst_adapter_13_1.sv -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=62 
# -- Compiling module altera_merlin_burst_adapter_burstwrap_increment
# -- Compiling module altera_merlin_burst_adapter_adder
# -- Compiling module altera_merlin_burst_adapter_subtractor
# -- Compiling module altera_merlin_burst_adapter_min
# -- Compiling module altera_merlin_burst_adapter_13_1
# 
# Top level modules:
# 	altera_merlin_burst_adapter_13_1
# End time: 09:55:36 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:37 on Jan 31,2025
# vlog -sv -suppress 13338 ../my_sys/altera_merlin_burst_adapter_1932/sim/altera_merlin_burst_adapter_new.sv -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=63 
# -- Compiling module altera_merlin_burst_adapter_new
# 
# Top level modules:
# 	altera_merlin_burst_adapter_new
# End time: 09:55:37 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:37 on Jan 31,2025
# vlog -sv -suppress 13338 ../my_sys/altera_merlin_burst_adapter_1932/sim/altera_incr_burst_converter.sv -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=64 
# -- Compiling module altera_incr_burst_converter
# 
# Top level modules:
# 	altera_incr_burst_converter
# End time: 09:55:37 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:37 on Jan 31,2025
# vlog -sv -suppress 13338 ../my_sys/altera_merlin_burst_adapter_1932/sim/altera_wrap_burst_converter.sv -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=65 
# -- Compiling module altera_wrap_burst_converter
# 
# Top level modules:
# 	altera_wrap_burst_converter
# End time: 09:55:38 on Jan 31,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:38 on Jan 31,2025
# vlog -sv -suppress 13338 ../my_sys/altera_merlin_burst_adapter_1932/sim/altera_default_burst_converter.sv -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=66 
# -- Compiling module altera_default_burst_converter
# 
# Top level modules:
# 	altera_default_burst_converter
# End time: 09:55:38 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:38 on Jan 31,2025
# vlog -sv -suppress 13338 ../my_sys/altera_merlin_burst_adapter_1932/sim/altera_merlin_address_alignment.sv -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=67 
# -- Compiling module altera_merlin_address_alignment
# 
# Top level modules:
# 	altera_merlin_address_alignment
# End time: 09:55:39 on Jan 31,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:39 on Jan 31,2025
# vlog -sv -suppress 13338 ../my_sys/altera_merlin_demultiplexer_1921/sim/my_sys_altera_merlin_demultiplexer_1921_qmz44sa.sv -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=68 
# -- Compiling module my_sys_altera_merlin_demultiplexer_1921_qmz44sa
# 
# Top level modules:
# 	my_sys_altera_merlin_demultiplexer_1921_qmz44sa
# End time: 09:55:39 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:39 on Jan 31,2025
# vlog -sv -suppress 13338 ../my_sys/altera_merlin_multiplexer_1922/sim/my_sys_altera_merlin_multiplexer_1922_ng7c6cy.sv -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=69 
# -- Compiling module my_sys_altera_merlin_multiplexer_1922_ng7c6cy
# 
# Top level modules:
# 	my_sys_altera_merlin_multiplexer_1922_ng7c6cy
# End time: 09:55:39 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:40 on Jan 31,2025
# vlog -sv -suppress 13338 ../my_sys/altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=70 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 09:55:40 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:40 on Jan 31,2025
# vlog -sv -suppress 13338 ../my_sys/altera_merlin_demultiplexer_1921/sim/my_sys_altera_merlin_demultiplexer_1921_mx37x4i.sv -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=71 
# -- Compiling module my_sys_altera_merlin_demultiplexer_1921_mx37x4i
# 
# Top level modules:
# 	my_sys_altera_merlin_demultiplexer_1921_mx37x4i
# End time: 09:55:40 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:41 on Jan 31,2025
# vlog -sv -suppress 13338 ../my_sys/altera_merlin_multiplexer_1922/sim/my_sys_altera_merlin_multiplexer_1922_bmp6syi.sv -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=72 
# -- Compiling module my_sys_altera_merlin_multiplexer_1922_bmp6syi
# 
# Top level modules:
# 	my_sys_altera_merlin_multiplexer_1922_bmp6syi
# End time: 09:55:41 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# -- Skipping 'vlog -sv -suppress 13338 ../my_sys/altera_merlin_multiplexer...'
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:41 on Jan 31,2025
# vlog -sv -suppress 13338 ../my_sys/altera_merlin_width_adapter_1940/sim/my_sys_altera_merlin_width_adapter_1940_q6da5oi.sv -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=73 
# -- Compiling module my_sys_altera_merlin_width_adapter_1940_q6da5oi
# 
# Top level modules:
# 	my_sys_altera_merlin_width_adapter_1940_q6da5oi
# End time: 09:55:41 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:41 on Jan 31,2025
# vlog -sv -suppress 13338 ../my_sys/altera_merlin_width_adapter_1940/sim/altera_merlin_address_alignment.sv -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=74 
# -- Compiling module altera_merlin_address_alignment
# 
# Top level modules:
# 	altera_merlin_address_alignment
# End time: 09:55:42 on Jan 31,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:42 on Jan 31,2025
# vlog -sv -suppress 13338 ../my_sys/altera_merlin_width_adapter_1940/sim/altera_merlin_burst_uncompressor.sv -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=75 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 09:55:42 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:42 on Jan 31,2025
# vlog -sv -suppress 13338 ../my_sys/altera_merlin_width_adapter_1940/sim/my_sys_altera_merlin_width_adapter_1940_oln42cy.sv -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=76 
# -- Compiling module my_sys_altera_merlin_width_adapter_1940_oln42cy
# 
# Top level modules:
# 	my_sys_altera_merlin_width_adapter_1940_oln42cy
# End time: 09:55:43 on Jan 31,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# -- Skipping 'vlog -sv -suppress 13338 ../my_sys/altera_merlin_width_adapt...'
# -- Skipping 'vlog -sv -suppress 13338 ../my_sys/altera_merlin_width_adapt...'
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:43 on Jan 31,2025
# vlog -sv -suppress 13338 ../my_sys/altera_mm_interconnect_1920/sim/my_sys_altera_mm_interconnect_1920_rpfljvi.v -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=77 
# -- Compiling module my_sys_altera_mm_interconnect_1920_rpfljvi
# 
# Top level modules:
# 	my_sys_altera_mm_interconnect_1920_rpfljvi
# End time: 09:55:43 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:43 on Jan 31,2025
# vlog -sv -suppress 13338 ../my_sys/altera_merlin_master_translator_192/sim/my_sys_altera_merlin_master_translator_192_lykd4la.sv -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=78 
# -- Compiling module my_sys_altera_merlin_master_translator_192_lykd4la
# 
# Top level modules:
# 	my_sys_altera_merlin_master_translator_192_lykd4la
# End time: 09:55:43 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:44 on Jan 31,2025
# vlog -sv -suppress 13338 ../my_sys/altera_merlin_master_agent_1922/sim/my_sys_altera_merlin_master_agent_1922_fy3n5ti.sv -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=79 
# -- Compiling module my_sys_altera_merlin_master_agent_1922_fy3n5ti
# 
# Top level modules:
# 	my_sys_altera_merlin_master_agent_1922_fy3n5ti
# End time: 09:55:44 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:44 on Jan 31,2025
# vlog -sv -suppress 13338 ../my_sys/altera_merlin_axi_slave_ni_1990/sim/my_sys_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1990_4p4vh2i.v -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=80 
# -- Compiling module my_sys_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1990_4p4vh2i
# 
# Top level modules:
# 	my_sys_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1990_4p4vh2i
# End time: 09:55:44 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:45 on Jan 31,2025
# vlog -sv -suppress 13338 ../my_sys/altera_merlin_axi_slave_ni_1990/sim/my_sys_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_rwssl5i.v -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=81 
# -- Compiling module my_sys_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_rwssl5i
# 
# Top level modules:
# 	my_sys_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_rwssl5i
# End time: 09:55:45 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:45 on Jan 31,2025
# vlog -sv -suppress 13338 ../my_sys/altera_merlin_axi_slave_ni_1990/sim/my_sys_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_mywkkii.v -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=82 
# -- Compiling module my_sys_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_mywkkii
# 
# Top level modules:
# 	my_sys_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_mywkkii
# End time: 09:55:45 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:45 on Jan 31,2025
# vlog -sv -suppress 13338 ../my_sys/altera_merlin_axi_slave_ni_1990/sim/my_sys_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_64alhua.v -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=83 
# -- Compiling module my_sys_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_64alhua
# 
# Top level modules:
# 	my_sys_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_64alhua
# End time: 09:55:46 on Jan 31,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:46 on Jan 31,2025
# vlog -sv -suppress 13338 ../my_sys/altera_merlin_axi_slave_ni_1990/sim/altera_merlin_burst_uncompressor.sv -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=84 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 09:55:46 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:46 on Jan 31,2025
# vlog -sv -suppress 13338 ../my_sys/altera_merlin_axi_slave_ni_1990/sim/altera_merlin_address_alignment.sv -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=85 
# -- Compiling module altera_merlin_address_alignment
# 
# Top level modules:
# 	altera_merlin_address_alignment
# End time: 09:55:47 on Jan 31,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:47 on Jan 31,2025
# vlog -sv -suppress 13338 ../my_sys/altera_merlin_axi_slave_ni_1990/sim/compare_eq.sv -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=86 
# -- Compiling module compare_eq
# 
# Top level modules:
# 	compare_eq
# End time: 09:55:47 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:47 on Jan 31,2025
# vlog -sv -suppress 13338 ../my_sys/altera_merlin_axi_slave_ni_1990/sim/rd_response_mem_jpwnsry.sv -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=87 
# -- Compiling module rd_response_mem_jpwnsry
# -- Compiling module rd_demux_jpwnsry
# -- Compiling module rd_mux_jpwnsry
# 
# Top level modules:
# 	rd_response_mem_jpwnsry
# End time: 09:55:47 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:48 on Jan 31,2025
# vlog -sv -suppress 13338 ../my_sys/altera_merlin_axi_slave_ni_1990/sim/rd_comp_sel_jpwnsry.sv -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=88 
# -- Compiling module rd_comp_sel_jpwnsry
# 
# Top level modules:
# 	rd_comp_sel_jpwnsry
# End time: 09:55:48 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:48 on Jan 31,2025
# vlog -sv -suppress 13338 ../my_sys/altera_merlin_axi_slave_ni_1990/sim/rd_pri_mux_jpwnsry.sv -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=89 
# -- Compiling module rd_pri_mux_jpwnsry
# 
# Top level modules:
# 	rd_pri_mux_jpwnsry
# End time: 09:55:48 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:49 on Jan 31,2025
# vlog -sv -suppress 13338 ../my_sys/altera_merlin_axi_slave_ni_1990/sim/rd_sipo_plus_jpwnsry.sv -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=90 
# -- Compiling module rd_sipo_plus_jpwnsry
# 
# Top level modules:
# 	rd_sipo_plus_jpwnsry
# End time: 09:55:49 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:49 on Jan 31,2025
# vlog -sv -suppress 13338 ../my_sys/altera_merlin_axi_slave_ni_1990/sim/wr_response_mem_jpwnsry.sv -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=91 
# -- Compiling module wr_response_mem_jpwnsry
# -- Compiling module wr_demux_jpwnsry
# -- Compiling module wr_mux_jpwnsry
# 
# Top level modules:
# 	wr_response_mem_jpwnsry
# End time: 09:55:49 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:49 on Jan 31,2025
# vlog -sv -suppress 13338 ../my_sys/altera_merlin_axi_slave_ni_1990/sim/wr_comp_sel_jpwnsry.sv -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=92 
# -- Compiling module wr_comp_sel_jpwnsry
# 
# Top level modules:
# 	wr_comp_sel_jpwnsry
# End time: 09:55:50 on Jan 31,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:50 on Jan 31,2025
# vlog -sv -suppress 13338 ../my_sys/altera_merlin_axi_slave_ni_1990/sim/wr_pri_mux_jpwnsry.sv -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=93 
# -- Compiling module wr_pri_mux_jpwnsry
# 
# Top level modules:
# 	wr_pri_mux_jpwnsry
# End time: 09:55:50 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:50 on Jan 31,2025
# vlog -sv -suppress 13338 ../my_sys/altera_merlin_axi_slave_ni_1990/sim/wr_sipo_plus_jpwnsry.sv -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=94 
# -- Compiling module wr_sipo_plus_jpwnsry
# 
# Top level modules:
# 	wr_sipo_plus_jpwnsry
# End time: 09:55:51 on Jan 31,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:51 on Jan 31,2025
# vlog -sv -suppress 13338 ../my_sys/altera_merlin_axi_slave_ni_1990/sim/my_sys_altera_merlin_axi_slave_ni_1990_jpwnsry.sv -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=95 
# -- Compiling module my_sys_altera_merlin_axi_slave_ni_1990_jpwnsry
# 
# Top level modules:
# 	my_sys_altera_merlin_axi_slave_ni_1990_jpwnsry
# End time: 09:55:51 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:51 on Jan 31,2025
# vlog -sv -suppress 13338 ../my_sys/altera_merlin_router_1921/sim/my_sys_altera_merlin_router_1921_5f4xyni.sv -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=96 
# -- Compiling module my_sys_altera_merlin_router_1921_5f4xyni_default_decode
# -- Compiling module my_sys_altera_merlin_router_1921_5f4xyni
# 
# Top level modules:
# 	my_sys_altera_merlin_router_1921_5f4xyni
# End time: 09:55:51 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:52 on Jan 31,2025
# vlog -sv -suppress 13338 ../my_sys/altera_merlin_router_1921/sim/my_sys_altera_merlin_router_1921_tq6hnfi.sv -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=97 
# -- Compiling module my_sys_altera_merlin_router_1921_tq6hnfi_default_decode
# -- Compiling module my_sys_altera_merlin_router_1921_tq6hnfi
# 
# Top level modules:
# 	my_sys_altera_merlin_router_1921_tq6hnfi
# End time: 09:55:52 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:52 on Jan 31,2025
# vlog -sv -suppress 13338 ../my_sys/altera_merlin_traffic_limiter_1921/sim/my_sys_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_zucrtzy.v -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=98 
# -- Compiling module my_sys_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_zucrtzy
# 
# Top level modules:
# 	my_sys_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_zucrtzy
# End time: 09:55:52 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:53 on Jan 31,2025
# vlog -sv -suppress 13338 ../my_sys/altera_merlin_traffic_limiter_1921/sim/altera_merlin_reorder_memory.sv -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=99 
# -- Compiling module altera_merlin_reorder_memory
# -- Compiling module memory_pointer_controller
# 
# Top level modules:
# 	altera_merlin_reorder_memory
# End time: 09:55:53 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:53 on Jan 31,2025
# vlog -sv -suppress 13338 ../my_sys/altera_merlin_traffic_limiter_1921/sim/altera_avalon_st_pipeline_base.v -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=100 
# -- Compiling module altera_avalon_st_pipeline_base
# 
# Top level modules:
# 	altera_avalon_st_pipeline_base
# End time: 09:55:53 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:53 on Jan 31,2025
# vlog -sv -suppress 13338 ../my_sys/altera_merlin_traffic_limiter_1921/sim/my_sys_altera_merlin_traffic_limiter_1921_bdzuu2i.sv -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=101 
# -- Compiling module my_sys_altera_merlin_traffic_limiter_1921_bdzuu2i
# 
# Top level modules:
# 	my_sys_altera_merlin_traffic_limiter_1921_bdzuu2i
# End time: 09:55:54 on Jan 31,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:54 on Jan 31,2025
# vlog -sv -suppress 13338 ../my_sys/altera_merlin_demultiplexer_1921/sim/my_sys_altera_merlin_demultiplexer_1921_fmltbdy.sv -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=102 
# -- Compiling module my_sys_altera_merlin_demultiplexer_1921_fmltbdy
# 
# Top level modules:
# 	my_sys_altera_merlin_demultiplexer_1921_fmltbdy
# End time: 09:55:54 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:54 on Jan 31,2025
# vlog -sv -suppress 13338 ../my_sys/altera_merlin_multiplexer_1922/sim/my_sys_altera_merlin_multiplexer_1922_qlfdcna.sv -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=103 
# -- Compiling module my_sys_altera_merlin_multiplexer_1922_qlfdcna
# 
# Top level modules:
# 	my_sys_altera_merlin_multiplexer_1922_qlfdcna
# End time: 09:55:55 on Jan 31,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# -- Skipping 'vlog -sv -suppress 13338 ../my_sys/altera_merlin_multiplexer...'
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:55 on Jan 31,2025
# vlog -sv -suppress 13338 ../my_sys/altera_merlin_demultiplexer_1921/sim/my_sys_altera_merlin_demultiplexer_1921_vny7yki.sv -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=104 
# -- Compiling module my_sys_altera_merlin_demultiplexer_1921_vny7yki
# 
# Top level modules:
# 	my_sys_altera_merlin_demultiplexer_1921_vny7yki
# End time: 09:55:55 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:55 on Jan 31,2025
# vlog -sv -suppress 13338 ../my_sys/altera_merlin_multiplexer_1922/sim/my_sys_altera_merlin_multiplexer_1922_o5m4xoy.sv -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=105 
# -- Compiling module my_sys_altera_merlin_multiplexer_1922_o5m4xoy
# 
# Top level modules:
# 	my_sys_altera_merlin_multiplexer_1922_o5m4xoy
# End time: 09:55:55 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# -- Skipping 'vlog -sv -suppress 13338 ../my_sys/altera_merlin_multiplexer...'
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:56 on Jan 31,2025
# vlog -sv -suppress 13338 ../my_sys/altera_merlin_width_adapter_1940/sim/my_sys_altera_merlin_width_adapter_1940_rjquttq.sv -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=106 
# -- Compiling module my_sys_altera_merlin_width_adapter_1940_rjquttq
# 
# Top level modules:
# 	my_sys_altera_merlin_width_adapter_1940_rjquttq
# End time: 09:55:56 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:56 on Jan 31,2025
# vlog -sv -suppress 13338 ../my_sys/altera_merlin_width_adapter_1940/sim/altera_merlin_address_alignment.sv -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=74 
# -- Compiling module altera_merlin_address_alignment
# 
# Top level modules:
# 	altera_merlin_address_alignment
# End time: 09:55:56 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:57 on Jan 31,2025
# vlog -sv -suppress 13338 ../my_sys/altera_merlin_width_adapter_1940/sim/altera_merlin_burst_uncompressor.sv -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=75 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 09:55:57 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:57 on Jan 31,2025
# vlog -sv -suppress 13338 ../my_sys/altera_merlin_width_adapter_1940/sim/my_sys_altera_merlin_width_adapter_1940_pkbpiqi.sv -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=107 
# -- Compiling module my_sys_altera_merlin_width_adapter_1940_pkbpiqi
# 
# Top level modules:
# 	my_sys_altera_merlin_width_adapter_1940_pkbpiqi
# End time: 09:55:57 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# -- Skipping 'vlog -sv -suppress 13338 ../my_sys/altera_merlin_width_adapt...'
# -- Skipping 'vlog -sv -suppress 13338 ../my_sys/altera_merlin_width_adapt...'
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:57 on Jan 31,2025
# vlog -sv -suppress 13338 ../my_sys/altera_mm_interconnect_1920/sim/my_sys_altera_mm_interconnect_1920_wnzu6ia.v -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=108 
# -- Compiling module my_sys_altera_mm_interconnect_1920_wnzu6ia
# 
# Top level modules:
# 	my_sys_altera_mm_interconnect_1920_wnzu6ia
# End time: 09:55:58 on Jan 31,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:58 on Jan 31,2025
# vlog -sv -suppress 13338 ../my_sys/altera_reset_controller_1922/sim/altera_reset_controller.v -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=109 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 09:55:58 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:58 on Jan 31,2025
# vlog -sv -suppress 13338 ../my_sys/altera_reset_controller_1922/sim/altera_reset_synchronizer.v -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=110 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 09:55:59 on Jan 31,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:59 on Jan 31,2025
# vlog -sv -suppress 13338 ../my_sys/sim/my_sys.v -work ./libraries/work -statslog ./libraries/stats_log -writesessionid "+./libraries/top_dus" -csession=incr -csessiondir ./libraries/sessions -csessionid=111 
# -- Compiling module my_sys
# 
# Top level modules:
# 	my_sys
# End time: 09:55:59 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:55:59 on Jan 31,2025, Elapsed time: 0:00:51
# *** Summary *********************************************
#     qrun: Errors:   0, Warnings:   0
#     vlog: Errors:   0, Warnings:   0
#   Totals: Errors:   0, Warnings:   0
# Questa Intel FPGA Edition-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:55:59 on Jan 31,2025
# vlog -incr -sv ./top_tb.sv -L altera_common_sv_packages 
# -- Compiling module top_tb
# 
# Top level modules:
# 	top_tb
# End time: 09:55:59 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] elab_debug
# vsim -voptargs="+acc" -L work -L work_lib -L lpm_ver -L sgate_ver -L altera_ver -L altera_mf_ver -L altera_lnsim_ver -L fourteennm_ver -L fourteennm_hssi_ver -L fourteennm_hssi_e0_ver top_tb 
# Start time: 09:55:59 on Jan 31,2025
# Loading /tmp/kweldon@asccc04103701_dpi_11861/linux_x86_64_gcc-10.3.0/export_tramp.so
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: (vopt-10016) Option '-L altera_common_sv_packages' was detected by vlog for design-unit 'top_tb', but was not detected by vopt. The vlog option will be ignored.
# ** Warning: ../ip/my_sys/my_sys_onchip_memory2_0/altera_avalon_onchip_memory2_1939/sim/my_sys_onchip_memory2_0_altera_avalon_onchip_memory2_1939_a4r54py.v(64): (vopt-2685) [TFMPC] - Too few port connections for 'the_altsyncram'.  Expected 23, found 7.
# ** Warning: ../ip/my_sys/my_sys_onchip_memory2_0/altera_avalon_onchip_memory2_1939/sim/my_sys_onchip_memory2_0_altera_avalon_onchip_memory2_1939_a4r54py.v(64): (vopt-2718) [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: ../ip/my_sys/my_sys_onchip_memory2_0/altera_avalon_onchip_memory2_1939/sim/my_sys_onchip_memory2_0_altera_avalon_onchip_memory2_1939_a4r54py.v(64): (vopt-2718) [TFMPC] - Missing connection for port 'q_b'.
# ** Warning: ../ip/my_sys/my_sys_onchip_memory2_0/altera_avalon_onchip_memory2_1939/sim/my_sys_onchip_memory2_0_altera_avalon_onchip_memory2_1939_a4r54py.v(64): (vopt-2718) [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: ../ip/my_sys/my_sys_onchip_memory2_0/altera_avalon_onchip_memory2_1939/sim/my_sys_onchip_memory2_0_altera_avalon_onchip_memory2_1939_a4r54py.v(64): (vopt-2718) [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: ../ip/my_sys/my_sys_onchip_memory2_0/altera_avalon_onchip_memory2_1939/sim/my_sys_onchip_memory2_0_altera_avalon_onchip_memory2_1939_a4r54py.v(64): (vopt-2718) [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: ../ip/my_sys/my_sys_onchip_memory2_0/altera_avalon_onchip_memory2_1939/sim/my_sys_onchip_memory2_0_altera_avalon_onchip_memory2_1939_a4r54py.v(64): (vopt-2718) [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: ../ip/my_sys/my_sys_onchip_memory2_0/altera_avalon_onchip_memory2_1939/sim/my_sys_onchip_memory2_0_altera_avalon_onchip_memory2_1939_a4r54py.v(64): (vopt-2718) [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: ../ip/my_sys/my_sys_onchip_memory2_0/altera_avalon_onchip_memory2_1939/sim/my_sys_onchip_memory2_0_altera_avalon_onchip_memory2_1939_a4r54py.v(64): (vopt-2718) [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: ../ip/my_sys/my_sys_onchip_memory2_0/altera_avalon_onchip_memory2_1939/sim/my_sys_onchip_memory2_0_altera_avalon_onchip_memory2_1939_a4r54py.v(64): (vopt-2718) [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: ../ip/my_sys/my_sys_onchip_memory2_0/altera_avalon_onchip_memory2_1939/sim/my_sys_onchip_memory2_0_altera_avalon_onchip_memory2_1939_a4r54py.v(64): (vopt-2718) [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: ../ip/my_sys/my_sys_onchip_memory2_0/altera_avalon_onchip_memory2_1939/sim/my_sys_onchip_memory2_0_altera_avalon_onchip_memory2_1939_a4r54py.v(64): (vopt-2718) [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: ../ip/my_sys/my_sys_onchip_memory2_0/altera_avalon_onchip_memory2_1939/sim/my_sys_onchip_memory2_0_altera_avalon_onchip_memory2_1939_a4r54py.v(64): (vopt-2718) [TFMPC] - Missing connection for port 'address_b'.
# ** Warning: ../ip/my_sys/my_sys_onchip_memory2_0/altera_avalon_onchip_memory2_1939/sim/my_sys_onchip_memory2_0_altera_avalon_onchip_memory2_1939_a4r54py.v(64): (vopt-2718) [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: ../ip/my_sys/my_sys_onchip_memory2_0/altera_avalon_onchip_memory2_1939/sim/my_sys_onchip_memory2_0_altera_avalon_onchip_memory2_1939_a4r54py.v(64): (vopt-2718) [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: ../ip/my_sys/my_sys_onchip_memory2_0/altera_avalon_onchip_memory2_1939/sim/my_sys_onchip_memory2_0_altera_avalon_onchip_memory2_1939_a4r54py.v(64): (vopt-2718) [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: ../ip/my_sys/my_sys_onchip_memory2_0/altera_avalon_onchip_memory2_1939/sim/my_sys_onchip_memory2_0_altera_avalon_onchip_memory2_1939_a4r54py.v(64): (vopt-2718) [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: ../ip/my_sys/my_sys_stratix10_hps_0/altera_stratix10_interface_generator_191/sim/my_sys_stratix10_hps_0_altera_stratix10_interface_generator_191_fjvbgai.sv(156): (vopt-2685) [TFMPC] - Too few port connections for 'f2h_axi_reset_inst'.  Expected 4, found 2.
# ** Warning: ../ip/my_sys/my_sys_stratix10_hps_0/altera_stratix10_interface_generator_191/sim/my_sys_stratix10_hps_0_altera_stratix10_interface_generator_191_fjvbgai.sv(156): (vopt-2718) [TFMPC] - Missing connection for port 'reset_n'.
# ** Warning: ../ip/my_sys/my_sys_stratix10_hps_0/altera_stratix10_interface_generator_191/sim/my_sys_stratix10_hps_0_altera_stratix10_interface_generator_191_fjvbgai.sv(156): (vopt-2718) [TFMPC] - Missing connection for port 'reset'.
# ** Warning: ../ip/my_sys/my_sys_stratix10_hps_0/altera_stratix10_interface_generator_191/sim/my_sys_stratix10_hps_0_altera_stratix10_interface_generator_191_fjvbgai.sv(161): (vopt-2685) [TFMPC] - Too few port connections for 'h2f_axi_reset_inst'.  Expected 4, found 2.
# ** Warning: ../ip/my_sys/my_sys_stratix10_hps_0/altera_stratix10_interface_generator_191/sim/my_sys_stratix10_hps_0_altera_stratix10_interface_generator_191_fjvbgai.sv(161): (vopt-2718) [TFMPC] - Missing connection for port 'reset_n'.
# ** Warning: ../ip/my_sys/my_sys_stratix10_hps_0/altera_stratix10_interface_generator_191/sim/my_sys_stratix10_hps_0_altera_stratix10_interface_generator_191_fjvbgai.sv(161): (vopt-2718) [TFMPC] - Missing connection for port 'reset'.
# ** Warning: ../ip/my_sys/my_sys_stratix10_hps_0/altera_stratix10_interface_generator_191/sim/my_sys_stratix10_hps_0_altera_stratix10_interface_generator_191_fjvbgai.sv(171): (vopt-2685) [TFMPC] - Too few port connections for 'h2f_axi_master_inst'.  Expected 46, found 37.
# ** Warning: ../ip/my_sys/my_sys_stratix10_hps_0/altera_stratix10_interface_generator_191/sim/my_sys_stratix10_hps_0_altera_stratix10_interface_generator_191_fjvbgai.sv(171): (vopt-2718) [TFMPC] - Missing connection for port 'BUSER'.
# ** Warning: ../ip/my_sys/my_sys_stratix10_hps_0/altera_stratix10_interface_generator_191/sim/my_sys_stratix10_hps_0_altera_stratix10_interface_generator_191_fjvbgai.sv(171): (vopt-2718) [TFMPC] - Missing connection for port 'WUSER'.
# ** Warning: ../ip/my_sys/my_sys_stratix10_hps_0/altera_stratix10_interface_generator_191/sim/my_sys_stratix10_hps_0_altera_stratix10_interface_generator_191_fjvbgai.sv(171): (vopt-2718) [TFMPC] - Missing connection for port 'RUSER'.
# ** Warning: ../ip/my_sys/my_sys_stratix10_hps_0/altera_stratix10_interface_generator_191/sim/my_sys_stratix10_hps_0_altera_stratix10_interface_generator_191_fjvbgai.sv(171): (vopt-2718) [TFMPC] - Missing connection for port 'ARUSER'.
# ** Warning: ../ip/my_sys/my_sys_stratix10_hps_0/altera_stratix10_interface_generator_191/sim/my_sys_stratix10_hps_0_altera_stratix10_interface_generator_191_fjvbgai.sv(171): (vopt-2718) [TFMPC] - Missing connection for port 'ARQOS'.
# ** Warning: ../ip/my_sys/my_sys_stratix10_hps_0/altera_stratix10_interface_generator_191/sim/my_sys_stratix10_hps_0_altera_stratix10_interface_generator_191_fjvbgai.sv(171): (vopt-2718) [TFMPC] - Missing connection for port 'ARREGION'.
# ** Warning: ../ip/my_sys/my_sys_stratix10_hps_0/altera_stratix10_interface_generator_191/sim/my_sys_stratix10_hps_0_altera_stratix10_interface_generator_191_fjvbgai.sv(171): (vopt-2718) [TFMPC] - Missing connection for port 'AWUSER'.
# ** Warning: ../ip/my_sys/my_sys_stratix10_hps_0/altera_stratix10_interface_generator_191/sim/my_sys_stratix10_hps_0_altera_stratix10_interface_generator_191_fjvbgai.sv(171): (vopt-2718) [TFMPC] - Missing connection for port 'AWQOS'.
# ** Warning: ../ip/my_sys/my_sys_stratix10_hps_0/altera_stratix10_interface_generator_191/sim/my_sys_stratix10_hps_0_altera_stratix10_interface_generator_191_fjvbgai.sv(171): (vopt-2718) [TFMPC] - Missing connection for port 'AWREGION'.
# ** Warning: ../ip/my_sys/my_sys_stratix10_hps_0/altera_stratix10_interface_generator_191/sim/my_sys_stratix10_hps_0_altera_stratix10_interface_generator_191_fjvbgai.sv(218): (vopt-2685) [TFMPC] - Too few port connections for 'h2f_lw_axi_reset_inst'.  Expected 4, found 2.
# ** Warning: ../ip/my_sys/my_sys_stratix10_hps_0/altera_stratix10_interface_generator_191/sim/my_sys_stratix10_hps_0_altera_stratix10_interface_generator_191_fjvbgai.sv(218): (vopt-2718) [TFMPC] - Missing connection for port 'reset_n'.
# ** Warning: ../ip/my_sys/my_sys_stratix10_hps_0/altera_stratix10_interface_generator_191/sim/my_sys_stratix10_hps_0_altera_stratix10_interface_generator_191_fjvbgai.sv(218): (vopt-2718) [TFMPC] - Missing connection for port 'reset'.
# ** Warning: ../ip/my_sys/my_sys_stratix10_hps_0/altera_stratix10_interface_generator_191/sim/my_sys_stratix10_hps_0_altera_stratix10_interface_generator_191_fjvbgai.sv(228): (vopt-2685) [TFMPC] - Too few port connections for 'h2f_lw_axi_master_inst'.  Expected 46, found 37.
# ** Warning: ../ip/my_sys/my_sys_stratix10_hps_0/altera_stratix10_interface_generator_191/sim/my_sys_stratix10_hps_0_altera_stratix10_interface_generator_191_fjvbgai.sv(228): (vopt-2718) [TFMPC] - Missing connection for port 'BUSER'.
# ** Warning: ../ip/my_sys/my_sys_stratix10_hps_0/altera_stratix10_interface_generator_191/sim/my_sys_stratix10_hps_0_altera_stratix10_interface_generator_191_fjvbgai.sv(228): (vopt-2718) [TFMPC] - Missing connection for port 'WUSER'.
# ** Warning: ../ip/my_sys/my_sys_stratix10_hps_0/altera_stratix10_interface_generator_191/sim/my_sys_stratix10_hps_0_altera_stratix10_interface_generator_191_fjvbgai.sv(228): (vopt-2718) [TFMPC] - Missing connection for port 'RUSER'.
# ** Warning: ../ip/my_sys/my_sys_stratix10_hps_0/altera_stratix10_interface_generator_191/sim/my_sys_stratix10_hps_0_altera_stratix10_interface_generator_191_fjvbgai.sv(228): (vopt-2718) [TFMPC] - Missing connection for port 'ARUSER'.
# ** Warning: ../ip/my_sys/my_sys_stratix10_hps_0/altera_stratix10_interface_generator_191/sim/my_sys_stratix10_hps_0_altera_stratix10_interface_generator_191_fjvbgai.sv(228): (vopt-2718) [TFMPC] - Missing connection for port 'ARQOS'.
# ** Warning: ../ip/my_sys/my_sys_stratix10_hps_0/altera_stratix10_interface_generator_191/sim/my_sys_stratix10_hps_0_altera_stratix10_interface_generator_191_fjvbgai.sv(228): (vopt-2718) [TFMPC] - Missing connection for port 'ARREGION'.
# ** Warning: ../ip/my_sys/my_sys_stratix10_hps_0/altera_stratix10_interface_generator_191/sim/my_sys_stratix10_hps_0_altera_stratix10_interface_generator_191_fjvbgai.sv(228): (vopt-2718) [TFMPC] - Missing connection for port 'AWUSER'.
# ** Warning: ../ip/my_sys/my_sys_stratix10_hps_0/altera_stratix10_interface_generator_191/sim/my_sys_stratix10_hps_0_altera_stratix10_interface_generator_191_fjvbgai.sv(228): (vopt-2718) [TFMPC] - Missing connection for port 'AWQOS'.
# ** Warning: ../ip/my_sys/my_sys_stratix10_hps_0/altera_stratix10_interface_generator_191/sim/my_sys_stratix10_hps_0_altera_stratix10_interface_generator_191_fjvbgai.sv(228): (vopt-2718) [TFMPC] - Missing connection for port 'AWREGION'.
# ** Warning: ../ip/my_sys/my_sys_stratix10_hps_0/altera_stratix10_interface_generator_191/sim/my_sys_stratix10_hps_0_altera_stratix10_interface_generator_191_fjvbgai.sv(281): (vopt-2685) [TFMPC] - Too few port connections for 'f2h_axi_slave_inst'.  Expected 46, found 39.
# ** Warning: ../ip/my_sys/my_sys_stratix10_hps_0/altera_stratix10_interface_generator_191/sim/my_sys_stratix10_hps_0_altera_stratix10_interface_generator_191_fjvbgai.sv(281): (vopt-2718) [TFMPC] - Missing connection for port 'BUSER'.
# ** Warning: ../ip/my_sys/my_sys_stratix10_hps_0/altera_stratix10_interface_generator_191/sim/my_sys_stratix10_hps_0_altera_stratix10_interface_generator_191_fjvbgai.sv(281): (vopt-2718) [TFMPC] - Missing connection for port 'WUSER'.
# ** Warning: ../ip/my_sys/my_sys_stratix10_hps_0/altera_stratix10_interface_generator_191/sim/my_sys_stratix10_hps_0_altera_stratix10_interface_generator_191_fjvbgai.sv(281): (vopt-2718) [TFMPC] - Missing connection for port 'RUSER'.
# ** Warning: ../ip/my_sys/my_sys_stratix10_hps_0/altera_stratix10_interface_generator_191/sim/my_sys_stratix10_hps_0_altera_stratix10_interface_generator_191_fjvbgai.sv(281): (vopt-2718) [TFMPC] - Missing connection for port 'ARUSER'.
# ** Warning: ../ip/my_sys/my_sys_stratix10_hps_0/altera_stratix10_interface_generator_191/sim/my_sys_stratix10_hps_0_altera_stratix10_interface_generator_191_fjvbgai.sv(281): (vopt-2718) [TFMPC] - Missing connection for port 'ARREGION'.
# ** Warning: ../ip/my_sys/my_sys_stratix10_hps_0/altera_stratix10_interface_generator_191/sim/my_sys_stratix10_hps_0_altera_stratix10_interface_generator_191_fjvbgai.sv(281): (vopt-2718) [TFMPC] - Missing connection for port 'AWUSER'.
# ** Warning: ../ip/my_sys/my_sys_stratix10_hps_0/altera_stratix10_interface_generator_191/sim/my_sys_stratix10_hps_0_altera_stratix10_interface_generator_191_fjvbgai.sv(281): (vopt-2718) [TFMPC] - Missing connection for port 'AWREGION'.
# ** Note: (vopt-143) Recognized 2 FSMs in module "altera_jtag_streaming(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "packets_to_master(fast)".
# ** Warning: ../ip/my_sys/my_sys_master_0/altera_jtag_avalon_master_191/sim/my_sys_master_0_altera_jtag_avalon_master_191_3zppvky.v(111): (vopt-2685) [TFMPC] - Too few port connections for 'jtag_phy_embedded_in_jtag_master'.  Expected 40, found 39.
# ** Warning: ../ip/my_sys/my_sys_master_0/altera_jtag_avalon_master_191/sim/my_sys_master_0_altera_jtag_avalon_master_191_3zppvky.v(111): (vopt-2718) [TFMPC] - Missing connection for port 'debug_reset'.
# ** Warning: ../my_sys/altera_merlin_axi_slave_ni_1990/sim/my_sys_altera_merlin_axi_slave_ni_1990_jpwnsry.sv(323): (vopt-2697) LSB 1 of part-select into 'addrcalcParity' is out of bounds.
# ** Note: (vopt-143) Recognized 1 FSM in module "altera_merlin_burst_adapter_13_1(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=59.
# //  Questa Intel FPGA Edition-64
# //  Version 2023.4 linux_x86_64 Oct  9 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.top_tb(fast)
# Loading work.my_sys(fast)
# Loading work.my_sys_clock_in(fast)
# Loading work.my_sys_master_0(fast)
# Loading work.my_sys_master_0_altera_jtag_avalon_master_191_3zppvky(fast)
# Loading work.altera_avalon_st_jtag_interface(fast)
# Loading work.altera_jtag_sld_node(fast)
# Loading work.altera_jtag_dc_streaming(fast)
# Loading altera_mf_ver.altera_std_synchronizer(fast)
# Loading work.altera_jtag_streaming(fast)
# Loading altera_mf_ver.altera_std_synchronizer(fast__1)
# Loading work.altera_avalon_st_idle_remover(fast)
# Loading work.altera_avalon_st_idle_inserter(fast)
# Loading work.altera_avalon_st_clock_crosser(fast)
# Loading work.altera_avalon_st_pipeline_base(fast)
# Loading work.altera_reset_synchronizer(fast)
# Loading work.altera_reset_synchronizer(fast__1)
# Loading work.altera_std_synchronizer_nocut(fast)
# Loading work.altera_std_synchronizer_nocut(fast__1)
# Loading work.altera_jtag_src_crosser(fast)
# Loading work.altera_jtag_control_signal_crosser(fast)
# Loading work.my_sys_master_0_timing_adapter_1940_5ju4ddy(fast)
# Loading work.my_sys_master_0_altera_avalon_sc_fifo_1932_5j7ufsq(fast)
# Loading altera_lnsim_ver.altera_syncram(fast)
# Loading altera_lnsim_ver.ALTERA_LNSIM_MEMORY_INITIALIZATION(fast)
# Loading work.altera_avalon_st_bytes_to_packets(fast)
# Loading work.altera_avalon_st_packets_to_bytes(fast)
# Loading work.altera_avalon_packets_to_master(fast)
# Loading work.packets_to_master(fast)
# Loading work.my_sys_master_0_channel_adapter_1921_5wnzrci(fast)
# Loading work.my_sys_master_0_channel_adapter_1921_fkajlia(fast)
# Loading work.altera_reset_controller(fast)
# Loading work.altera_reset_synchronizer(fast__2)
# Loading work.my_sys_onchip_memory2_0(fast)
# Loading work.my_sys_onchip_memory2_0_altera_avalon_onchip_memory2_1939_a4r54py(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.altera_syncram_derived(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.my_sys_reset_in(fast)
# Loading work.my_sys_stratix10_hps_0(fast)
# Loading work.my_sys_stratix10_hps_0_altera_stratix10_hps_2010_bwrec4q(fast)
# Loading work.QUESTA_MVC(fast)
# Loading work.mgc_axi4_pkg(fast)
# Loading work.verbosity_pkg(fast)
# Loading work.avalon_mm_pkg(fast)
# Loading work.my_sys_stratix10_hps_0_altera_stratix10_interface_generator_191_fjvbgai_sv_unit(fast)
# Loading work.my_sys_stratix10_hps_0_altera_stratix10_interface_generator_191_fjvbgai(fast)
# Loading work.my_sys_stratix10_hps_0_altera_stratix10_interface_generator_191_fjvbgai_hps_emif(fast)
# Loading work.my_sys_stratix10_hps_0_altera_stratix10_interface_generator_191_fjvbgai_f2h_axi_reset(fast)
# Loading work.my_sys_stratix10_hps_0_altera_stratix10_interface_generator_191_fjvbgai_h2f_axi_reset(fast)
# Loading work.mgc_axi4_master_sv_unit(fast)
# Loading work.mgc_axi4_master(fast__1)
# Loading work.mgc_common_axi_sv_unit(fast)
# Loading work.mgc_common_axi4(fast__1)
# Loading work.my_sys_stratix10_hps_0_altera_stratix10_interface_generator_191_fjvbgai_h2f_mpu_events(fast)
# Loading work.my_sys_stratix10_hps_0_altera_stratix10_interface_generator_191_fjvbgai_h2f_lw_axi_reset(fast)
# Loading work.mgc_axi4_master(fast__2)
# Loading work.mgc_common_axi4(fast__2)
# Loading work.altera_avalon_reset_source(fast)
# Loading work.mgc_axi4_slave_sv_unit(fast)
# Loading work.mgc_axi4_slave(fast__1)
# Loading work.mgc_common_axi4(fast__3)
# Loading work.my_sys_stratix10_hps_0_altera_stratix10_hps_io_191_elqzdxa(fast)
# Loading work.my_sys_stratix10_hps_0_altera_stratix10_interface_generator_191_46vvatq_sv_unit(fast)
# Loading work.my_sys_stratix10_hps_0_altera_stratix10_interface_generator_191_46vvatq(fast)
# Loading work.my_sys_altera_mm_interconnect_1920_rpfljvi(fast)
# Loading work.my_sys_altera_merlin_axi_translator_1950_sjnedva(fast)
# Loading work.my_sys_altera_merlin_axi_translator_1950_sjnedva(fast__1)
# Loading work.my_sys_altera_merlin_slave_translator_191_x56fcki(fast)
# Loading work.my_sys_altera_merlin_axi_master_ni_1980_4qd7sla(fast)
# Loading work.altera_merlin_address_alignment(fast)
# Loading work.my_sys_altera_merlin_axi_master_ni_1980_4qd7sla(fast__1)
# Loading work.altera_merlin_address_alignment(fast__1)
# Loading work.my_sys_altera_merlin_slave_agent_1921_b6r3djy(fast)
# Loading work.altera_merlin_burst_uncompressor(fast)
# Loading work.my_sys_altera_avalon_sc_fifo_1932_w27kryi(fast)
# Loading work.my_sys_altera_avalon_sc_fifo_1932_w27kryi(fast__1)
# Loading work.my_sys_altera_merlin_router_1921_6nnxoni(fast)
# Loading work.my_sys_altera_merlin_router_1921_6nnxoni_default_decode(fast)
# Loading work.my_sys_altera_merlin_router_1921_ss6xsra(fast)
# Loading work.my_sys_altera_merlin_router_1921_ss6xsra_default_decode(fast)
# Loading work.my_sys_altera_merlin_router_1921_ooavm7a(fast)
# Loading work.my_sys_altera_merlin_router_1921_ooavm7a_default_decode(fast)
# Loading work.my_sys_altera_merlin_burst_adapter_1932_dzg6gai(fast)
# Loading work.altera_merlin_burst_adapter_13_1(fast)
# Loading work.altera_merlin_address_alignment(fast__2)
# Loading work.altera_merlin_burst_adapter_burstwrap_increment(fast)
# Loading work.altera_merlin_burst_adapter_min(fast)
# Loading work.altera_merlin_burst_adapter_subtractor(fast)
# Loading work.altera_merlin_burst_adapter_adder(fast)
# Loading work.my_sys_altera_merlin_demultiplexer_1921_qmz44sa(fast)
# Loading work.my_sys_altera_merlin_multiplexer_1922_ng7c6cy(fast)
# Loading work.altera_merlin_arbitrator(fast)
# Loading work.altera_merlin_arb_adder(fast)
# Loading work.my_sys_altera_merlin_demultiplexer_1921_mx37x4i(fast)
# Loading work.my_sys_altera_merlin_multiplexer_1922_bmp6syi(fast)
# Loading work.my_sys_altera_merlin_width_adapter_1940_q6da5oi(fast)
# Loading work.my_sys_altera_merlin_width_adapter_1940_oln42cy(fast)
# Loading work.altera_merlin_address_alignment(fast__3)
# Loading work.my_sys_altera_mm_interconnect_1920_wnzu6ia(fast)
# Loading work.my_sys_altera_merlin_master_translator_192_lykd4la(fast)
# Loading work.my_sys_altera_merlin_axi_translator_1950_sjnedva(fast__2)
# Loading work.my_sys_altera_merlin_master_agent_1922_fy3n5ti(fast)
# Loading work.my_sys_altera_merlin_axi_slave_ni_1990_jpwnsry(fast)
# Loading work.my_sys_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1990_4p4vh2i(fast)
# Loading work.my_sys_altera_avalon_sc_fifo_1932_w27kryi(fast__2)
# Loading work.altera_merlin_address_alignment(fast__4)
# Loading work.altera_merlin_burst_uncompressor(fast__1)
# Loading work.my_sys_altera_merlin_router_1921_5f4xyni(fast)
# Loading work.my_sys_altera_merlin_router_1921_5f4xyni_default_decode(fast)
# Loading work.my_sys_altera_merlin_router_1921_tq6hnfi(fast)
# Loading work.my_sys_altera_merlin_router_1921_tq6hnfi_default_decode(fast)
# Loading work.my_sys_altera_merlin_traffic_limiter_1921_bdzuu2i(fast)
# Loading work.my_sys_altera_merlin_demultiplexer_1921_fmltbdy(fast)
# Loading work.my_sys_altera_merlin_multiplexer_1922_qlfdcna(fast)
# Loading work.my_sys_altera_merlin_demultiplexer_1921_vny7yki(fast)
# Loading work.my_sys_altera_merlin_multiplexer_1922_o5m4xoy(fast)
# Loading work.altera_merlin_arbitrator(fast__1)
# Loading work.altera_merlin_arb_adder(fast__1)
# Loading work.my_sys_altera_merlin_width_adapter_1940_rjquttq(fast)
# Loading work.altera_merlin_burst_uncompressor(fast__2)
# Loading work.my_sys_altera_merlin_width_adapter_1940_pkbpiqi(fast)
# Loading work.altera_reset_controller(fast__1)
# Loading work.altera_reset_controller(fast__2)
# Loading work.altera_reset_synchronizer(fast__3)
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'ir_out'. The port definition is at: ../ip/my_sys/my_sys_master_0/altera_jtag_dc_streaming_191/sim/altera_jtag_sld_node.v(18).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/dut/master_0/master_0/jtag_phy_embedded_in_jtag_master/genblk1/node File: ../ip/my_sys/my_sys_master_0/altera_jtag_dc_streaming_191/sim/altera_avalon_st_jtag_interface.v Line: 89
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'AWADDR'. The port definition is at: ../ip/my_sys/my_sys_stratix10_hps_0/altera_stratix10_interface_generator_191/sim/mgc_axi4_slave.sv(57).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/dut/stratix10_hps_0/stratix10_hps_0/fpga_interfaces/f2h_axi_slave_inst File: ../ip/my_sys/my_sys_stratix10_hps_0/altera_stratix10_interface_generator_191/sim/my_sys_stratix10_hps_0_altera_stratix10_interface_generator_191_fjvbgai.sv Line: 281
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'ARADDR'. The port definition is at: ../ip/my_sys/my_sys_stratix10_hps_0/altera_stratix10_interface_generator_191/sim/mgc_axi4_slave.sv(70).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/dut/stratix10_hps_0/stratix10_hps_0/fpga_interfaces/f2h_axi_slave_inst File: ../ip/my_sys/my_sys_stratix10_hps_0/altera_stratix10_interface_generator_191/sim/my_sys_stratix10_hps_0_altera_stratix10_interface_generator_191_fjvbgai.sv Line: 281
# Compiling /tmp/kweldon@asccc04103701_dpi_11861/linux_x86_64_gcc-10.3.0/exportwrapper.c
# Loading /tmp/kweldon@asccc04103701_dpi_11861/linux_x86_64_gcc-10.3.0/vsim_auto_compile.so
# Loading /p/psg/swip/releases5/acds/24.1/115/linux64/quartus//../ip/altera/mentor_vip_ae/common/questa_mvc_core/linux_x86_64_gcc-10.3.0/libaxi4_IN_SystemVerilog_MTI_full_DVC.so
# 
# //  Siemens Verification IP - Intel FPGA Edition
# // Version  : (axi4) 20240212 linux_x86_64 
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# 
# ----------------------------------------------------
# Siemens Verification IP - Intel FPGA Edition instances summary: Siemens Verification IP - Intel FPGA Editions 3, ends 12
#     AXI4 /top_tb/dut/stratix10_hps_0/stratix10_hps_0/fpga_interfaces/h2f_axi_master_inst/axi4 ( AXI4_ADDRESS_WIDTH = 32, AXI4_RDATA_WIDTH = 64, AXI4_WDATA_WIDTH = 64, AXI4_ID_WIDTH = 4, AXI4_USER_WIDTH = 8, AXI4_REGION_MAP_SIZE = 16 ) { master:1 slave:1 clock_source:1 reset_source:1 }
#     AXI4 /top_tb/dut/stratix10_hps_0/stratix10_hps_0/fpga_interfaces/h2f_lw_axi_master_inst/axi4 ( AXI4_ADDRESS_WIDTH = 21, AXI4_RDATA_WIDTH = 32, AXI4_WDATA_WIDTH = 32, AXI4_ID_WIDTH = 4, AXI4_USER_WIDTH = 8, AXI4_REGION_MAP_SIZE = 16 ) { master:1 slave:1 clock_source:1 reset_source:1 }
#     AXI4 /top_tb/dut/stratix10_hps_0/stratix10_hps_0/fpga_interfaces/f2h_axi_slave_inst/axi4 ( AXI4_ADDRESS_WIDTH = 16, AXI4_RDATA_WIDTH = 128, AXI4_WDATA_WIDTH = 128, AXI4_ID_WIDTH = 4, AXI4_USER_WIDTH = 8, AXI4_REGION_MAP_SIZE = 16 ) { master:1 slave:1 clock_source:1 reset_source:1 }
# 
# Siemens Verification IP - Intel FPGA Edition License(s) checked out: mgcvipaeaxi4
# ----------------------------------------------------
# 
# Initializing memory contents for top_tb.dut.onchip_memory2_0.onchip_memory2_0.the_altsyncram.altera_syncram_inst.initialize_mem_contents with                                                                                                                                                                                                                     my_sys_onchip_memory2_0_onchip_memory2_0.ver
# 0.00ns: INFO: top_tb.dut.stratix10_hps_0.stratix10_hps_0.fpga_interfaces.h2f_reset_inst.__hello: - Hello from altera_reset_source
# 0.00ns: INFO: top_tb.dut.stratix10_hps_0.stratix10_hps_0.fpga_interfaces.h2f_reset_inst.__hello: -   $Revision: #1 $
# 0.00ns: INFO: top_tb.dut.stratix10_hps_0.stratix10_hps_0.fpga_interfaces.h2f_reset_inst.__hello: -   $Date: 2024/02/01 $
# 0.00ns: INFO: top_tb.dut.stratix10_hps_0.stratix10_hps_0.fpga_interfaces.h2f_reset_inst.__hello: -   ASSERT_HIGH_RESET = 1
# 0.00ns: INFO: top_tb.dut.stratix10_hps_0.stratix10_hps_0.fpga_interfaces.h2f_reset_inst.__hello: -   INITIAL_RESET_CYCLES = 0
# 0.00ns: INFO: ------------------------------------------------------------
# Simulation stopped at 3000.00ns
# ** Note: $finish    : ./top_tb.sv(25)
#    Time: 3 us  Iteration: 0  Instance: /top_tb
# End time: 09:56:09 on Jan 31,2025, Elapsed time: 0:00:10
# Errors: 0, Warnings: 62
