module Sequencer(input wire CLK, input wire RST, output reg SEL);

    reg [31:0] counter = 0;

    always @(posedge CLK or posedge RST) begin
        if (RST) begin
            counter <= 0;
        end else begin
            counter <= counter + 1;
        end

        if (counter == 0) begin
            SEL <= 0;
        end else begin
            SEL <= 1;
        end
    end

endmodule