<module name="DSS0_COMMON" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="DSS0_COMMON_DSS_REVISION" acronym="DSS0_COMMON_DSS_REVISION" offset="0x4" width="32" description="This register contains the K3_DSS revision number">
    <bitfield id="MODID" width="16" begin="31" end="16" resetval="0x6404" description="Module ID Field" range="" rwaccess="R"/>
    <bitfield id="REVRTL" width="5" begin="15" end="11" resetval="0xD" description="RTL Revision" range="" rwaccess="R"/>
    <bitfield id="REVMAJOR" width="3" begin="10" end="8" resetval="0x1" description="Major Revision" range="" rwaccess="R"/>
    <bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Custom" range="" rwaccess="R"/>
    <bitfield id="REVMIN" width="6" begin="5" end="0" resetval="0x0" description="Minor Revision" range="" rwaccess="R"/>
  </register>
  <register id="DSS0_COMMON_DSS_SYSCONFIG" acronym="DSS0_COMMON_DSS_SYSCONFIG" offset="0x8" width="32" description="This register controls various parameters related to software reset and IP idle">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Write 0's for future compatibility. Read returns 0" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="13" end="8" resetval="0x0" description="Write 0's for future compatibility. Read returns 0" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Write 0's for future compatibility. Read returns 0" range="" rwaccess="R"/>
    <bitfield id="WARMRESET" width="1" begin="5" end="5" resetval="0x0" description="Warm reset. Setting this bit to 1 triggers a module warm reset. The bit is automatically reset by the hardware. During read, it always returns 0. The warm reset keeps the configuration registers unchanged" range="" rwaccess="RW"/>
    <bitfield id="IDLEMODE" width="2" begin="4" end="3" resetval="0x2" description="Deprecated" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="Write 0's for future compatibility. Read returns 0" range="" rwaccess="R"/>
    <bitfield id="SOFTRESET" width="1" begin="1" end="1" resetval="0x0" description="Software reset. Setting this bit to 1 triggers a module reset. The bit is automatically reset by the hardware. During read, it always returns 0" range="" rwaccess="RW"/>
    <bitfield id="AUTOCLKGATING" width="1" begin="0" end="0" resetval="0x1" description="Internal clock gating strategy 0h = Clocks are free-running 1h = Automatic clock gating strategy is applied, clocks are gated based on module activity" range="" rwaccess="RW"/>
  </register>
  <register id="DSS0_COMMON_DSS_SYSSTATUS" acronym="DSS0_COMMON_DSS_SYSSTATUS" offset="0x20" width="32" description="This register provides status information about the module, excluding the interrupt status information">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DISPC_IDLE_STATUS" width="1" begin="9" end="9" resetval="0x1" description="Idle status of DISPC 0h = DISPC is not in Idle 1h = DISPC is in Idle" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="8" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="OLDI_RESETDONE" width="1" begin="5" end="5" resetval="0x0" description="Reset status of OLDI 0h = Internal module reset is on-going 1h = Reset completed" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="DISPC_VP_RESETDONE" width="2" begin="2" end="1" resetval="0x3" description="Reset status of VP pixel clock domain But [2] is for VP2. Bit [1] is for VP1 0h = Internal module reset is on-going 1h = Reset completed" range="" rwaccess="R"/>
    <bitfield id="DISPC_FUNC_RESETDONE" width="1" begin="0" end="0" resetval="0x1" description="Reset status of DISPC Functional clock domain 0h = Internal module reset is on-going 1h = Reset completed" range="" rwaccess="R"/>
  </register>
  <register id="DSS0_COMMON_DISPC_IRQ_EOI" acronym="DSS0_COMMON_DISPC_IRQ_EOI" offset="0x24" width="32" description="End-Of-Interrupt register, to be used if pulse interrupts are used The EOI register is used to re-trigger the pulse interrupt signal to ensure that any nested interrupt events are serviced. The software interrupt handler must write to the EOI register at the end of the current interrupt processing routine, so that new events can re-trigger the pulse interrupt signal again. For level interrupt signals the EOI register is not functional and must not be used.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EOI" width="1" begin="0" end="0" resetval="0x0" description="Write 1 to acknowledge a pulse IRQ 0h = Write-0 : No action 1h = Write-1 : End-of-Interrupt" range="" rwaccess="W"/>
  </register>
  <register id="DSS0_COMMON_DISPC_IRQSTATUS_RAW" acronym="DSS0_COMMON_DISPC_IRQSTATUS_RAW" offset="0x28" width="32" description="RAW Interrupt status. Raw status is set even if interrupt is not enabled. Write 1 to set the RAW status">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="14" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="VID_IRQ" width="2" begin="5" end="4" resetval="0x0" description="VID IRQ STATUS. Register indicates the VIDEO pipeline[s] interrupt events. Bit [5] is for VIDL1 pipeline. Bit [4] is for VID pipeline. 0h = Write-0 : No action, Read-0 : No event pending 1h = Write-1 : Set event, Read-1 : IRQ event pending" range="" rwaccess="RW1S"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="VP_IRQ" width="2" begin="1" end="0" resetval="0x0" description="VP IRQ STATUS. Register indicates the Video Port[s] interrupt events. Bit [1] is for VP2. Bit [0] is for VP1. 0h = Write-0 : No action, Read-0 : No event pending 1h = Write-1 : Set event, Read-1 : IRQ event pending" range="" rwaccess="RW1S"/>
  </register>
  <register id="DSS0_COMMON_DISPC_IRQSTATUS" acronym="DSS0_COMMON_DISPC_IRQSTATUS" offset="0x2C" width="32" description="Interrupt status. Enabled status, isn't set unless event is enabled. Write 1 to clear the status after interrupt has been serviced. RAW status also gets cleared, i.e. even if not enabled">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="14" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="VID_IRQ" width="2" begin="5" end="4" resetval="0x0" description="VID IRQ STATUS. Register indicates the VIDEO pipeline[s] interrupt events. Bit [5] is for VIDL1 pipeline. Bit [4] is for VID pipeline. 0h = Write-0 : No action, Read-0 : No event pending 1h = Write-1 : Clear pending event, if any, Read-1 : IRQ event pending" range="" rwaccess="RW1C"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="VP_IRQ" width="2" begin="1" end="0" resetval="0x0" description="VP IRQ STATUS. Register indicates the Video Port[s] interrupt events. Bit [1] is for VP2. Bit [0] is for VP1. 0h = Write-0 : No action, Read-0 : No event pending 1h = Write-1 : Clear pending event, if any, Read-1 : IRQ event pending" range="" rwaccess="RW1C"/>
  </register>
  <register id="DSS0_COMMON_DISPC_IRQENABLE_SET" acronym="DSS0_COMMON_DISPC_IRQENABLE_SET" offset="0x30" width="32" description="SET Interrupt enable. Write 1 to set interrupt enable. Readout equal to corresponding _CLR register">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="14" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SET_VID_IRQ" width="2" begin="5" end="4" resetval="0x0" description="VID IRQ Bit [5] is for VIDL1 pipeline. Bit [4] is for VID pipeline. 0h = Write-0 : No action, Read-0 : Interrupt Disabled 1h = Write-1 : Enable interrupt, Read-1 : Interrupt Enabled" range="" rwaccess="RW1S"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SET_VP_IRQ" width="2" begin="1" end="0" resetval="0x0" description="VP IRQ Bit [1] is for VP2. Bit [0] is for VP1. 0h = Write-0 : No action, Read-0 : Interrupt Disabled 1h = Write-1 : Enable interrupt, Read-1 : Interrupt Enabled" range="" rwaccess="RW1S"/>
  </register>
  <register id="DSS0_COMMON_DISPC_IRQENABLE_CLR" acronym="DSS0_COMMON_DISPC_IRQENABLE_CLR" offset="0x40" width="32" description="CLR Interrupt enable. Write 1 to clear interrupt enable">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="14" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CLR_VID_IRQ" width="2" begin="5" end="4" resetval="0x0" description="VID IRQ Bit [5] is for VIDL1 pipeline. Bit [4] is for VID pipeline. 0h = Write-0 : No action, Read-0 : Interrupt Disabled 1h = Write-1 : Clear interrupt, Read-1 : Interrupt Enabled" range="" rwaccess="RW1C"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CLR_VP_IRQ" width="2" begin="1" end="0" resetval="0x0" description="VP IRQ Bit [1] is for VP2. Bit [0] is for VP1. 0h = Write-0 : No action, Read-0 : Interrupt Disabled 1h = Write-1 : Clear interrupt, Read-1 : Interrupt Enabled" range="" rwaccess="RW1C"/>
  </register>
  <register id="DSS0_COMMON_VID_IRQENABLE_0" acronym="DSS0_COMMON_VID_IRQENABLE_0" offset="0x44" width="32" description="This register allows to mask/unmask the VID_0 internal sources of interrupt, on an event-by-event basis">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SAFETYREGION_EN" width="1" begin="2" end="2" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region 0h = Event is masked 1h = Event generates an interrupt when it occurs" range="" rwaccess="RW"/>
    <bitfield id="VIDENDWINDOW_EN" width="1" begin="1" end="1" resetval="0x0" description="Video End Window. This is raised by the DMA engine when the full video data has been sent to the pipeline 0h = Event is masked 1h = Event generates an interrupt when it occurs" range="" rwaccess="RW"/>
    <bitfield id="VIDBUFFERUNDERFLOW_EN" width="1" begin="0" end="0" resetval="0x0" description="Video DMA Buffer Underflow. This is raised when the DMA buffer does not have the data requested by the Video pipeline 0h = Event is masked 1h = Event generates an interrupt when it occurs" range="" rwaccess="RW"/>
  </register>
  <register id="DSS0_COMMON_VID_IRQENABLE_1" acronym="DSS0_COMMON_VID_IRQENABLE_1" offset="0x48" width="32" description="This register allows to mask/unmask the VIDL_0 internal sources of interrupt, on an event-by-event basis">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SAFETYREGION_EN" width="1" begin="2" end="2" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region 0h = Event is masked 1h = Event generates an interrupt when it occurs" range="" rwaccess="RW"/>
    <bitfield id="VIDENDWINDOW_EN" width="1" begin="1" end="1" resetval="0x0" description="Video End Window. This is raised by the DMA engine when the full video data has been sent to the pipeline 0h = Event is masked 1h = Event generates an interrupt when it occurs" range="" rwaccess="RW"/>
    <bitfield id="VIDBUFFERUNDERFLOW_EN" width="1" begin="0" end="0" resetval="0x0" description="Video DMA Buffer Underflow. This is raised when the DMA buffer does not have the data requested by the Video pipeline 0h = Event is masked 1h = Event generates an interrupt when it occurs" range="" rwaccess="RW"/>
  </register>
  <register id="DSS0_COMMON_VID_IRQSTATUS_0" acronym="DSS0_COMMON_VID_IRQSTATUS_0" offset="0x58" width="32" description="This register groups all the status of the VID_0 internal events that generate an interrupt. Write 1 to a clear a bit field">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SAFETYREGION_IRQ" width="1" begin="2" end="2" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region 0h = Write: Status is unchanged, Read: Event is not pending 1h = Write: Status is reset, Read: Event is Pending" range="" rwaccess="RW1C"/>
    <bitfield id="VIDENDWINDOW_IRQ" width="1" begin="1" end="1" resetval="0x0" description="Video End Window. This is raised by the DMA engine when the full video data has been sent to the pipeline 0h = Write: Status is unchanged, Read: Event is not pending 1h = Write: Status is reset, Read: Event is Pending" range="" rwaccess="RW1C"/>
    <bitfield id="VIDBUFFERUNDERFLOW_IRQ" width="1" begin="0" end="0" resetval="0x0" description="Video DMA Buffer Underflow. This is raised when the DMA buffer does not have the data requested by the Video pipeline 0h = Write: Status is unchanged, Read: Event is not pending 1h = Write: Status is reset, Read: Event is Pending" range="" rwaccess="RW1C"/>
  </register>
  <register id="DSS0_COMMON_VID_IRQSTATUS_1" acronym="DSS0_COMMON_VID_IRQSTATUS_1" offset="0x5C" width="32" description="This register groups all the status of the VIDL_0 internal events that generate an interrupt. Write 1 to a clear a bit field">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SAFETYREGION_IRQ" width="1" begin="2" end="2" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region 0h = Write: Status is unchanged, Read: Event is not pending 1h = Write: Status is reset, Read: Event is Pending" range="" rwaccess="RW1C"/>
    <bitfield id="VIDENDWINDOW_IRQ" width="1" begin="1" end="1" resetval="0x0" description="Video End Window. This is raised by the DMA engine when the full video data has been sent to the pipeline 0h = Write: Status is unchanged, Read: Event is not pending 1h = Write: Status is reset, Read: Event is Pending" range="" rwaccess="RW1C"/>
    <bitfield id="VIDBUFFERUNDERFLOW_IRQ" width="1" begin="0" end="0" resetval="0x0" description="Video DMA Buffer Underflow. This is raised when the DMA buffer does not have the data requested by the Video pipeline 0h = Write: Status is unchanged, Read: Event is not pending 1h = Write: Status is reset, Read: Event is Pending" range="" rwaccess="RW1C"/>
  </register>
  <register id="DSS0_COMMON_VP_IRQENABLE_0" acronym="DSS0_COMMON_VP_IRQENABLE_0" offset="0x70" width="32" description="This register allows to mask/unmask the VP_0 internal sources of interrupt, on an event-by-event basis">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DUMMY_EN" width="1" begin="12" end="12" resetval="0x0" description="Dummy IRQ for future use 0h = Event is masked 1h = Event generates an interrupt when it occurs" range="" rwaccess="RW"/>
    <bitfield id="VPSYNC_EN" width="1" begin="11" end="11" resetval="0x0" description="Go bit clear event 0h = Event is masked 1h = Event generates an interrupt when it occurs" range="" rwaccess="RW"/>
    <bitfield id="SECURITYVIOLATION_EN" width="1" begin="10" end="10" resetval="0x0" description="Security Violation interrupt for OVR/VP. Non-secure OVR/VP connected to secure VID 0h = Event is masked 1h = Event generates an interrupt when it occurs" range="" rwaccess="RW"/>
    <bitfield id="SAFETYREGION_EN" width="4" begin="9" end="6" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region. Bit [9] is for safety region 3. Bit [8] is for safety region 2. Bit [7] is for safety region 1. Bit [6] is for safety region 0. 0h = Event is masked 1h = Event generates an interrupt when it occurs" range="" rwaccess="RW"/>
    <bitfield id="ACBIASCOUNTSTATUS_EN" width="1" begin="5" end="5" resetval="0x0" description="AC BIAS transition counter has decremented to zero 0h = Event is masked 1h = Event generates an interrupt when it occurs" range="" rwaccess="RW"/>
    <bitfield id="VPSYNCLOST_EN" width="1" begin="4" end="4" resetval="0x0" description="Synchronization Lost for Video Port 0h = Event is masked 1h = Event generates an interrupt when it occurs" range="" rwaccess="RW"/>
    <bitfield id="VPPROGRAMMEDLINENUMBER_EN" width="1" begin="3" end="3" resetval="0x0" description="Programmed Line Number. It indicates that the scan of the display has reached the programmed user line number 0h = Event is masked 1h = Event generates an interrupt when it occurs" range="" rwaccess="RW"/>
    <bitfield id="VPVSYNC_ODD_EN" width="1" begin="2" end="2" resetval="0x0" description="VSYNC for odd field from interlace mode only 0h = Event is masked 1h = Event generates an interrupt when it occurs" range="" rwaccess="RW"/>
    <bitfield id="VPVSYNC_EN" width="1" begin="1" end="1" resetval="0x0" description="Vertical Synchronization for VP 0h = Event is masked 1h = Event generates an interrupt when it occurs" range="" rwaccess="RW"/>
    <bitfield id="VPFRAMEDONE_EN" width="1" begin="0" end="0" resetval="0x0" description="Frame Done for Video Port. VP output has been disabled by user. All the data have been sent 0h = Event is masked 1h = Event generates an interrupt when it occurs" range="" rwaccess="RW"/>
  </register>
  <register id="DSS0_COMMON_VP_IRQENABLE_1" acronym="DSS0_COMMON_VP_IRQENABLE_1" offset="0x74" width="32" description="This register allows to mask/unmask the VP_1 internal sources of interrupt, on an event-by-event basis">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DUMMY_EN" width="1" begin="12" end="12" resetval="0x0" description="Dummy IRQ for future use 0h = Event is masked 1h = Event generates an interrupt when it occurs" range="" rwaccess="RW"/>
    <bitfield id="VPSYNC_EN" width="1" begin="11" end="11" resetval="0x0" description="Go bit clear event 0h = Event is masked 1h = Event generates an interrupt when it occurs" range="" rwaccess="RW"/>
    <bitfield id="SECURITYVIOLATION_EN" width="1" begin="10" end="10" resetval="0x0" description="Security Violation interrupt for OVR/VP. Non-secure OVR/VP connected to secure VID 0h = Event is masked 1h = Event generates an interrupt when it occurs" range="" rwaccess="RW"/>
    <bitfield id="SAFETYREGION_EN" width="4" begin="9" end="6" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region. Bit [9] is for safety region 3. Bit [8] is for safety region 2. Bit [7] is for safety region 1. Bit [6] is for safety region 0. 0h = Event is masked 1h = Event generates an interrupt when it occurs" range="" rwaccess="RW"/>
    <bitfield id="ACBIASCOUNTSTATUS_EN" width="1" begin="5" end="5" resetval="0x0" description="AC BIAS transition counter has decremented to zero 0h = Event is masked 1h = Event generates an interrupt when it occurs" range="" rwaccess="RW"/>
    <bitfield id="VPSYNCLOST_EN" width="1" begin="4" end="4" resetval="0x0" description="Synchronization Lost for Video Port 0h = Event is masked 1h = Event generates an interrupt when it occurs" range="" rwaccess="RW"/>
    <bitfield id="VPPROGRAMMEDLINENUMBER_EN" width="1" begin="3" end="3" resetval="0x0" description="Programmed Line Number. It indicates that the scan of the display has reached the programmed user line number 0h = Event is masked 1h = Event generates an interrupt when it occurs" range="" rwaccess="RW"/>
    <bitfield id="VPVSYNC_ODD_EN" width="1" begin="2" end="2" resetval="0x0" description="VSYNC for odd field from interlace mode only 0h = Event is masked 1h = Event generates an interrupt when it occurs" range="" rwaccess="RW"/>
    <bitfield id="VPVSYNC_EN" width="1" begin="1" end="1" resetval="0x0" description="Vertical Synchronization for VP 0h = Event is masked 1h = Event generates an interrupt when it occurs" range="" rwaccess="RW"/>
    <bitfield id="VPFRAMEDONE_EN" width="1" begin="0" end="0" resetval="0x0" description="Frame Done for Video Port. VP output has been disabled by user. All the data have been sent 0h = Event is masked 1h = Event generates an interrupt when it occurs" range="" rwaccess="RW"/>
  </register>
  <register id="DSS0_COMMON_VP_IRQSTATUS_0" acronym="DSS0_COMMON_VP_IRQSTATUS_0" offset="0x7C" width="32" description="This register groups all the status of the VP_0 internal events that generate an interrupt. Write 1 to a given bit resets this bit">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DUMMY_IRQ" width="1" begin="12" end="12" resetval="0x0" description="Dummy IRQ for future use 0h = Write: Status is unchanged, Read: Event is not pending 1h = Write: Status is reset, Read: Event is Pending" range="" rwaccess="RW1C"/>
    <bitfield id="VPSYNC_IRQ" width="1" begin="11" end="11" resetval="0x0" description="Go bit clear event 0h = Write: Status is unchanged, Read: Event is not pending 1h = Write: Status is reset, Read: Event is Pending" range="" rwaccess="RW1C"/>
    <bitfield id="SECURITYVIOLATION_IRQ" width="1" begin="10" end="10" resetval="0x0" description="Security Violation IRQ. Non-secure OVR/VP connected to secure VID 0h = Write: Status is unchanged, Read: Event is not pending 1h = Write: Status is reset, Read: Event is Pending" range="" rwaccess="RW1C"/>
    <bitfield id="SAFETYREGION_IRQ" width="4" begin="9" end="6" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region. Bit [9] is for safety region 3. Bit [8] is for safety region 2. Bit [7] is for safety region 1. Bit [6] is for safety region 0. 0h = Write: Status is unchanged, Read: Event is not pending 1h = Write: Status is reset, Read: Event is Pending" range="" rwaccess="RW1C"/>
    <bitfield id="ACBIASCOUNTSTATUS_IRQ" width="1" begin="5" end="5" resetval="0x0" description="AC BIAS transition counter has decremented to zero 0h = Write: Status is unchanged, Read: Event is not pending 1h = Write: Status is reset, Read: Event is Pending" range="" rwaccess="RW1C"/>
    <bitfield id="VPSYNCLOST_IRQ" width="1" begin="4" end="4" resetval="0x0" description="Synchronization Lost on VP output. The required data are not output at the correct time due to too short blanking periods or stall of at least one pipelines associated with VP output 0h = Write: Status is unchanged, Read: Event is not pending 1h = Write: Status is reset, Read: Event is Pending" range="" rwaccess="RW1C"/>
    <bitfield id="VPPROGRAMMEDLINENUMBER_IRQ" width="1" begin="3" end="3" resetval="0x0" description="Programmed Line Number. It indicates that the scan of the display has reached the programmed user line number 0h = Write: Status is unchanged, Read: Event is not pending 1h = Write: Status is reset, Read: Event is Pending" range="" rwaccess="RW1C"/>
    <bitfield id="VPVSYNC_ODD_IRQ" width="1" begin="2" end="2" resetval="0x0" description="VSYNC for odd field. For interlace mode only 0h = Write: Status is unchanged, Read: Event is not pending 1h = Write: Status is reset, Read: Event is Pending" range="" rwaccess="RW1C"/>
    <bitfield id="VPVSYNC_IRQ" width="1" begin="1" end="1" resetval="0x0" description="Vertical Synchronization for VP output. It is used as VSYNC_EVEN in case of interlace mode 0h = Write: Status is unchanged, Read: Event is not pending 1h = Write: Status is reset, Read: Event is Pending" range="" rwaccess="RW1C"/>
    <bitfield id="VPFRAMEDONE_IRQ" width="1" begin="0" end="0" resetval="0x0" description="Frame Done for VP. VP output has been disabled by user All the data have been sent 0h = Write: Status is unchanged, Read: Event is not pending 1h = Write: Status is reset, Read: Event is Pending" range="" rwaccess="RW1C"/>
  </register>
  <register id="DSS0_COMMON_VP_IRQSTATUS_1" acronym="DSS0_COMMON_VP_IRQSTATUS_1" offset="0x80" width="32" description="This register groups all the status of the VP_1 internal events that generate an interrupt. Write 1 to a given bit resets this bit">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DUMMY_IRQ" width="1" begin="12" end="12" resetval="0x0" description="Dummy IRQ for future use 0h = Write: Status is unchanged, Read: Event is not pending 1h = Write: Status is reset, Read: Event is Pending" range="" rwaccess="RW1C"/>
    <bitfield id="VPSYNC_IRQ" width="1" begin="11" end="11" resetval="0x0" description="Go bit clear event 0h = Write: Status is unchanged, Read: Event is not pending 1h = Write: Status is reset, Read: Event is Pending" range="" rwaccess="RW1C"/>
    <bitfield id="SECURITYVIOLATION_IRQ" width="1" begin="10" end="10" resetval="0x0" description="Security Violation IRQ. Non-secure OVR/VP connected to secure VID 0h = Write: Status is unchanged, Read: Event is not pending 1h = Write: Status is reset, Read: Event is Pending" range="" rwaccess="RW1C"/>
    <bitfield id="SAFETYREGION_IRQ" width="4" begin="9" end="6" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region. Bit [9] is for safety region 3. Bit [8] is for safety region 2. Bit [7] is for safety region 1. Bit [6] is for safety region 0. 0h = Write: Status is unchanged, Read: Event is not pending 1h = Write: Status is reset, Read: Event is Pending" range="" rwaccess="RW1C"/>
    <bitfield id="ACBIASCOUNTSTATUS_IRQ" width="1" begin="5" end="5" resetval="0x0" description="AC BIAS transition counter has decremented to zero 0h = Write: Status is unchanged, Read: Event is not pending 1h = Write: Status is reset, Read: Event is Pending" range="" rwaccess="RW1C"/>
    <bitfield id="VPSYNCLOST_IRQ" width="1" begin="4" end="4" resetval="0x0" description="Synchronization Lost on VP output. The required data are not output at the correct time due to too short blanking periods or stall of at least one pipelines associated with VP output 0h = Write: Status is unchanged, Read: Event is not pending 1h = Write: Status is reset, Read: Event is Pending" range="" rwaccess="RW1C"/>
    <bitfield id="VPPROGRAMMEDLINENUMBER_IRQ" width="1" begin="3" end="3" resetval="0x0" description="Programmed Line Number. It indicates that the scan of the display has reached the programmed user line number 0h = Write: Status is unchanged, Read: Event is not pending 1h = Write: Status is reset, Read: Event is Pending" range="" rwaccess="RW1C"/>
    <bitfield id="VPVSYNC_ODD_IRQ" width="1" begin="2" end="2" resetval="0x0" description="VSYNC for odd field. For interlace mode only 0h = Write: Status is unchanged, Read: Event is not pending 1h = Write: Status is reset, Read: Event is Pending" range="" rwaccess="RW1C"/>
    <bitfield id="VPVSYNC_IRQ" width="1" begin="1" end="1" resetval="0x0" description="Vertical Synchronization for VP output. It is used as VSYNC_EVEN in case of interlace mode 0h = Write: Status is unchanged, Read: Event is not pending 1h = Write: Status is reset, Read: Event is Pending" range="" rwaccess="RW1C"/>
    <bitfield id="VPFRAMEDONE_IRQ" width="1" begin="0" end="0" resetval="0x0" description="Frame Done for VP. VP output has been disabled by user All the data have been sent 0h = Write: Status is unchanged, Read: Event is not pending 1h = Write: Status is reset, Read: Event is Pending" range="" rwaccess="RW1C"/>
  </register>
  <register id="DSS0_COMMON_DISPC_GLOBAL_MFLAG_ATTRIBUTE" acronym="DSS0_COMMON_DISPC_GLOBAL_MFLAG_ATTRIBUTE" offset="0x90" width="32" description="MFLAG control register">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="8" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MFLAG_START" width="1" begin="6" end="6" resetval="0x0" description="MFLAG_START for DMA master port 0h = When the DMA buffer is empty at the beginning of the frame, the MFLAG of each pipe is kept at 0 until PRELOAD is reached, then based on MFLAG_CTRL, MFLAG is generated and internal logic is arbitrating between pipeline requests 1h = Even at the beginning of the frame when the DMA buffer is empty, MFLAG_CTRL is used to determine how MFLAG dedicated to each pipe signal shall be driven" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="5" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MFLAG_CTRL" width="2" begin="1" end="0" resetval="0x0" description="MFLAG_CTRL for DMA master port 0h = MFLAG mechanism is disabled: MFLAG out band signal is set to 0 1h = MFLAG mechanism is enabled: MFLAG out band signal is always set to 1 2h = MFLAG mechanism is enabled and MFLAG out band signal is dynamically set to 0 or 1 depending on the MFLAG rules" range="" rwaccess="RW"/>
  </register>
  <register id="DSS0_COMMON_DISPC_GLOBAL_OUTPUT_ENABLE" acronym="DSS0_COMMON_DISPC_GLOBAL_OUTPUT_ENABLE" offset="0x94" width="32" description="DISPC global output enable register. The ENABLE or GO bit for a particular output port is set when either the corresponding bit in this register is set or the corresponding bit within the sub-module is set. This register allows enabling multiple outputs synchronously [simultaneously], which is not possible if the ENABLE/GO bits are present only within the sub-module">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="19" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VP_GO" width="2" begin="17" end="16" resetval="0x0" description="Global GO Command for the VP output(s). It is used to synchronize the pipelines associated with the VP output. wr: immediate Bit [17] is for VP2. Bit [16] is for VP1. 0h = The hardware has finished updating the internal shadow registers of the pipeline(s) connected to the VP output using the user values. The hardware resets the bit when the update is completed 1h = The user has finished to program the shadow registers of the pipeline(s) associated with the VP output and the hardware can update the internal registers at the VFP start period" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VP_ENABLE" width="2" begin="1" end="0" resetval="0x0" description="Global VP Enable. Bit [1] is for VP2. Bit [0] is for VP1. 0h = VP port is disabled 1h = VP port is enabled" range="" rwaccess="RW"/>
  </register>
  <register id="DSS0_COMMON_DISPC_GLOBAL_BUFFER" acronym="DSS0_COMMON_DISPC_GLOBAL_BUFFER" offset="0x98" width="32" description="The register configures the DMA buffers allocations to the pipelines for DMA">
    <bitfield id="BUFFERFILLING" width="1" begin="31" end="31" resetval="0x0" description="Controls if the DMA buffers are re-filled only when the LOW threshold is reached or if all DMA buffers are re-filled when at least one of them reaches the LOW threshold. 0h = Each DMA buffer is re-filled when it reaches LOW threshold. 1h = All DMA buffers are re-filled up to high threshold when at least one of them reaches the LOW threshold. Only active DMA buffers shall be considered and when reaching the end of the frame the DMA buffer goes to empty condition so no need to fill it again." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="16" begin="30" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="14" end="12" resetval="0x4" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0x3" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="8" end="6" resetval="0x2" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="VIDL1_BUFFER" width="3" begin="5" end="3" resetval="0x1" description="VIDL1 DMA buffer allocation to one of the pipelines. 0h = DMA buffer allocated to the VID pipeline. 1h = DMA buffer allocated to the VIDL1 pipeline." range="" rwaccess="RW"/>
    <bitfield id="VID_BUFFER" width="3" begin="2" end="0" resetval="0x0" description="VID DMA buffer allocation to one of the pipelines 0h = DMA buffer allocated to the VID pipeline. 1h = DMA buffer allocated to the VIDL1 pipeline." range="" rwaccess="RW"/>
  </register>
  <register id="DSS0_COMMON_DSS_CBA_CFG" acronym="DSS0_COMMON_DSS_CBA_CFG" offset="0x9C" width="32" description="This register contains CBA specific config bits in DSS">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="8" end="6" resetval="0x0" description="Reserved : TI internal" range="" rwaccess="RW"/>
    <bitfield id="PRI_HI" width="3" begin="5" end="3" resetval="0x1" description="The value sent out on the PRI_HI bus from DSS to CBA Indicates the priority level for high-priority [MFLAG] transactions. Value of 0x0 indicates highest priority Value of 0x7 indicates lowest priority" range="" rwaccess="RW"/>
    <bitfield id="PRI_LO" width="3" begin="2" end="0" resetval="0x4" description="The value sent out on the PRI_LO bus from DSS to CBA Indicates the priority level for normal [non-MFLAG] transactions. Value of 0x0 indicates highest priority Value of 0x7 indicates lowest priority" range="" rwaccess="RW"/>
  </register>
  <register id="DSS0_COMMON_DISPC_DBG_CONTROL" acronym="DSS0_COMMON_DISPC_DBG_CONTROL" offset="0xA0" width="32" description="DISPC debug status control register">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DBGMUXSEL" width="8" begin="8" end="1" resetval="0x0" description="Mux select for the debug status 00h = 8 values to select any 4bytes, order from LSB 4bytes to MSB 4bytes, at a time from the 32byte VID debug bus 08h = 8 values to select any 4bytes, order from LSB 4bytes to MSB 4bytes, at a time from the 32byte VIDL1 debug bus 11h = Select OVR1 debug bus, 4bytes 12h = Select OVR2 debug bus, 4bytes 13h = Select VP1 debug bus, 8bytes 15h = Select VP2 debug bus, 8bytes 17h = Select MISC debug bus, 4bytes" range="" rwaccess="RW"/>
    <bitfield id="DBGEN" width="1" begin="0" end="0" resetval="0x0" description="Enable debug ports 0h = Disable 1h = Enable" range="" rwaccess="RW"/>
  </register>
  <register id="DSS0_COMMON_DISPC_DBG_STATUS" acronym="DSS0_COMMON_DISPC_DBG_STATUS" offset="0xA4" width="32" description="DISPC debug status register">
    <bitfield id="DBGOUT" width="32" begin="31" end="0" resetval="0x0" description="Debug status" range="" rwaccess="R"/>
  </register>
  <register id="DSS0_COMMON_DISPC_CLKGATING_DISABLE" acronym="DSS0_COMMON_DISPC_CLKGATING_DISABLE" offset="0xA8" width="32" description="Register to control clock gating at DISPC sub-module level">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="20" end="20" resetval="0xX" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="VP" width="2" begin="19" end="18" resetval="0x0" description="Clock gating control for VP. Bit [19] is for VP2. Bit [18] is for VP1. 0h = Clock-Gating is enabled 1h = Clock-gating is disabled. Clocks are free running" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="17" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="16" end="16" resetval="0xX" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="OVR" width="2" begin="15" end="14" resetval="0x0" description="Clock gating control for OVR. Bit [15] is for OVR2. Bit [14] is for OVR1. 0h = Clock-Gating is enabled 1h = Clock-gating is disabled. Clocks are free running" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="0xX" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="12" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="11" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0xX" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="VID" width="2" begin="4" end="3" resetval="0x0" description="Clock gating control for VID. Bit [4] is for VIDL1. Bit [3] is for VID. 0h = Clock-Gating is enabled 1h = Clock-gating is disabled. Clocks are free running" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="2" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DMA" width="1" begin="0" end="0" resetval="0x0" description="Clock gating control for DMA. 0h = Clock-Gating is enabled 1h = Clock-gating is disabled. Clocks are free running" range="" rwaccess="RW"/>
  </register>
  <register id="DSS0_COMMON_DISPC_SECURE_DISABLE" acronym="DSS0_COMMON_DISPC_SECURE_DISABLE" offset="0xAC" width="32" description="Disable security settings throughout DSS IP. COMMON_1.DISPC_SECURE bits are honoured only if COMMON. =0">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SECURE_DISABLE" width="1" begin="0" end="0" resetval="0x0" description="Secure disable bit 0h = Secure bits, in COMMON1_DISPC_SECURE register, are active. 1h = Secure bits, in COMMON1_DISPC_SECURE register, are not active and IP will behave as non-secure." range="" rwaccess="RW"/>
  </register>
</module>
