irun(64): 15.20-s051: (c) Copyright 1995-2018 Cadence Design Systems, Inc.
TOOL:	irun(64)	15.20-s051: Started on Feb 25, 2019 at 03:56:45 IST
irun
	-access +rwc
	counter_32.sv
file: counter_32.sv
	module worklib.updown_counter_32bit:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		updown_counter_32bit
ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.updown_counter_32bit:sv <0x38215095>
			streams:   2, words:   939
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		         Instances  Unique
		Modules:         1       1
		Registers:       1       1
		Scalar wires:    4       -
		Vectored wires:  1       -
		Always blocks:   1       1
	Writing initial simulation snapshot: worklib.updown_counter_32bit:sv
Loading snapshot worklib.updown_counter_32bit:sv .................... Done
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
ncsim> source /tools/cadence/INCISIVE152/tools/inca/files/ncsimrc
ncsim> run
ncsim: *W,RNQUIE: Simulation is complete.
ncsim> exit
TOOL:	irun(64)	15.20-s051: Exiting on Feb 25, 2019 at 03:56:46 IST  (total: 00:00:01)
