INFO-FLOW: Workspace C:/Digilent19/Hls/BlackFilter/solution1 opened at Wed Jan 23 20:17:07 +0200 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg400-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.186 sec.
Execute   set_part xc7z020clg400-1 -tool vivado 
Execute     add_library xilinx/zynq/zynq:xc7z020:clg400:-1 
Execute       get_default_platform 
Execute       license_isbetapart xc7z020 
Command       license_isbetapart done; error code: 1; 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute     get_default_platform 
Execute   create_clock -period 10 -name default 
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -lm 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'BlackFilter/main.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling BlackFilter/main.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted BlackFilter/main.cpp 
Execute       get_default_platform 
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2018.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "BlackFilter/main.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/main.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2018.2/msys -hls -fno-exceptions -D__llvm__ -E BlackFilter/main.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2018.2/common/technology/autopilot -I C:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/main.pp.0.cpp
Command       clang done; 1.301 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2018.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/main.pp.0.cpp"  -o "C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2018.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2018.2/common/technology/autopilot -I C:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/main.pp.0.cpp -o C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/useless.bc
Command       clang done; 2.123 sec.
INFO-FLOW: GCC PP time: 3 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/main.pp.0.cpp std=gnu++98 -directive=C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.779 sec.
INFO-FLOW: CDT Preprocessing with tidy-3.1...
Execute       tidy_31 xilinx-directive2pragma C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/main.pp.0.cpp std=gnu++98 -directive=C:/Digilent19/Hls/BlackFilter/solution1/solution1.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Digilent19/Hls/BlackFilter/solution1/solution1.json -quiet -fix-errors C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.634 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.diag.yml C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.out.log 2> C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.err.log 
Command       ap_eval done; 0.72 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/main.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer -quiet -fix-errors C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: exec C:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.45 sec.
INFO-FLOW: tidy-3.1 time 2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/main.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/main.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.834 sec.
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2018.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/main.pragma.1.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/main.pragma.2.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2018.2/msys -hls -fno-exceptions -D__llvm__ -E C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/main.pragma.1.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2018.2/common/technology/autopilot -I C:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/main.pragma.2.cpp
Command       clang done; 0.66 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/main.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2018.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/main.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/main.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2018.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/main.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2018.2/common/technology/autopilot -I C:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/main.bc
Command       clang done; 2.248 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/main.g.bc -hls-opt -except-internalize black -LC:/Xilinx/Vivado/2018.2/win64/lib -lhlsm -lhlsmc++ -o C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 1.336 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.398 ; gain = 45.965
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.398 ; gain = 45.965
Execute       ::config_rtl 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/a.pp.bc -o C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LC:/Xilinx/Vivado/2018.2/win64/lib -lfloatconversion -o C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.47 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top black -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/a.g.0.bc -o C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:622) in function 'hls::Mat<2000, 2000, 0>::read()' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:646) in function 'hls::Mat<2000, 2000, 0>::write(hls::Scalar<1, unsigned char>)' completely.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<2000, 2000, 4096>::init' into 'hls::Mat<2000, 2000, 4096>::Mat.1' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<2000, 2000, 0>::init' into 'hls::Mat<2000, 2000, 0>::Mat.1' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>.1' into 'hls::AXIGetBitFields<24, unsigned char>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>' into 'hls::AXIvideo2Mat<24, 2000, 2000, 4096>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<2000, 2000, 4096>::write' into 'hls::Mat<2000, 2000, 4096>::operator<<' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<2000, 2000, 4096>::operator<<' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 2000, 2000>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1953).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<2000, 2000, 4096>::operator<<' into 'hls::AXIvideo2Mat<24, 2000, 2000, 4096>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<2000, 2000, 4096>::read' into 'hls::Mat<2000, 2000, 4096>::operator>>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<2000, 2000, 4096>::operator>>' into 'hls::Mat2AXIvideo<24, 2000, 2000, 4096>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<2000, 2000, 4096>::operator>>' into 'hls::CvtColor<HLS_BGR2GRAY, 4096, 0, 2000, 2000>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1951).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust' into 'ap_fixed_base<8, 8, false, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<35, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<8, 8, false, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<35, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_BGR2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1514).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<2000, 2000, 0>::write' into 'hls::Mat<2000, 2000, 0>::operator<<' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<2000, 2000, 0>::operator<<' into 'hls::CvtColor<HLS_BGR2GRAY, 4096, 0, 2000, 2000>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1953).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<2000, 2000, 0>::read' into 'hls::Mat<2000, 2000, 0>::operator>>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<2000, 2000, 0>::operator>>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 2000, 2000>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1951).
INFO: [XFORM 203-603] Inlining function 'hls::kernel_CvtColor<HLS_GRAY2RGB, unsigned char, unsigned char>::apply<1, 3>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 2000, 2000>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1952).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>.1' into 'hls::AXISetBitFields<24, unsigned char>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>' into 'hls::Mat2AXIvideo<24, 2000, 2000, 4096>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:143).
Command         transform done; 0.346 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 141.238 ; gain = 83.805
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/a.g.1.bc -o C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_BGR2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_BGR2GRAY, 4096, 0, 2000, 2000>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1952) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<8>' into 'hls::sr_cast_class<ap_uint<8> >::operator()' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:432) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()' into 'hls::sr_cast<unsigned char, unsigned char>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, unsigned char>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 2000, 2000>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1534->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1952) automatically.
Command         transform done; 0.293 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:78: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command         transform done; 0.109 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 164.539 ; gain = 107.105
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/a.g.1.bc to C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/a.o.1.bc -o C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_2.data_stream.V' (BlackFilter/main.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_1.data_stream.V' (BlackFilter/main.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_0.data_stream.V' (BlackFilter/main.cpp:6).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:126) in function 'hls::Mat2AXIvideo<24, 2000, 2000, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1948) in function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 2000, 2000>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1948) in function 'hls::CvtColor<HLS_BGR2GRAY, 4096, 0, 2000, 2000>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<24, 2000, 2000, 4096>' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:622) in function 'hls::Mat2AXIvideo<24, 2000, 2000, 4096>' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<24, 2000, 2000, 4096>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:646) in function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 2000, 2000>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:622) in function 'hls::CvtColor<HLS_BGR2GRAY, 4096, 0, 2000, 2000>' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<24, 2000, 2000, 4096>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.2' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:646) in function 'hls::AXIvideo2Mat<24, 2000, 2000, 4096>' completely.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:563) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:563) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_2.data_stream.V' (BlackFilter/main.cpp:8) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_1.data_stream.V' (BlackFilter/main.cpp:7) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_0.data_stream.V' (BlackFilter/main.cpp:6) .
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1945) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1946) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1940) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1945) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1946) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_2.data_stream.V' (BlackFilter/main.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_1.data_stream.V' (BlackFilter/main.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_0.data_stream.V' (BlackFilter/main.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_BGR2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1478->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1514) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_BGR2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_BGR2GRAY, 4096, 0, 2000, 2000>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1952) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<8>' into 'hls::sr_cast_class<ap_uint<8> >::operator()' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:432) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()' into 'hls::sr_cast<unsigned char, unsigned char>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, unsigned char>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 2000, 2000>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1534->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1952) automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 2000 for loop 'loop_width' in function 'hls::Mat2AXIvideo<24, 2000, 2000, 4096>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 2000 for loop 'loop_height' in function 'hls::Mat2AXIvideo<24, 2000, 2000, 4096>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 2000 for loop 'loop_width' in function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 2000, 2000>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 2000 for loop 'loop_height' in function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 2000, 2000>'.
INFO: [XFORM 203-712] Applying dataflow to function 'black', detected/extracted 5 process function(s): 
	 'Block__proc'
	 'hls::AXIvideo2Mat<24, 2000, 2000, 4096>'
	 'hls::CvtColor<HLS_BGR2GRAY, 4096, 0, 2000, 2000>'
	 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 2000, 2000>'
	 'hls::Mat2AXIvideo<24, 2000, 2000, 4096>'.
Command         transform done; 0.903 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1948:48) to (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1948:42) in function 'hls::CvtColor<HLS_BGR2GRAY, 4096, 0, 2000, 2000>'... converting 7 basic blocks.
Command         transform done; 0.442 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 209.395 ; gain = 151.961
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -dead-allocation-elimination -cdfg-build C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/a.o.2.bc -o C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<24, 2000, 2000, 4096>' to 'Mat2AXIvideo' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:78:50)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 2000, 2000>' to 'CvtColor' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:617:42)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_BGR2GRAY, 4096, 0, 2000, 2000>' to 'CvtColor.1' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<24, 2000, 2000, 4096>' to 'AXIvideo2Mat' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:49:9)
Command         transform done; 0.69 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 259.934 ; gain = 202.500
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 3.389 sec.
Command     elaborate done; 16.271 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'black' ...
Execute       ap_set_top_model black 
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
WARNING: [SYN 201-103] Legalizing function name 'CvtColor.1' to 'CvtColor_1'.
Execute       get_model_list black -filter all-wo-channel -topdown 
Execute       preproc_iomode -model black 
Execute       preproc_iomode -model Mat2AXIvideo 
Execute       preproc_iomode -model CvtColor 
Execute       preproc_iomode -model CvtColor.1 
Execute       preproc_iomode -model AXIvideo2Mat 
Execute       preproc_iomode -model Block__proc 
Execute       get_model_list black -filter all-wo-channel 
INFO-FLOW: Model list for configure: Block__proc AXIvideo2Mat CvtColor.1 CvtColor Mat2AXIvideo black
INFO-FLOW: Configuring Module : Block__proc ...
Execute       set_default_model Block__proc 
Execute       apply_spec_resource_limit Block__proc 
INFO-FLOW: Configuring Module : AXIvideo2Mat ...
Execute       set_default_model AXIvideo2Mat 
Execute       apply_spec_resource_limit AXIvideo2Mat 
INFO-FLOW: Configuring Module : CvtColor.1 ...
Execute       set_default_model CvtColor.1 
Execute       apply_spec_resource_limit CvtColor.1 
INFO-FLOW: Configuring Module : CvtColor ...
Execute       set_default_model CvtColor 
Execute       apply_spec_resource_limit CvtColor 
INFO-FLOW: Configuring Module : Mat2AXIvideo ...
Execute       set_default_model Mat2AXIvideo 
Execute       apply_spec_resource_limit Mat2AXIvideo 
INFO-FLOW: Configuring Module : black ...
Execute       set_default_model black 
Execute       apply_spec_resource_limit black 
INFO-FLOW: Model list for preprocess: Block__proc AXIvideo2Mat CvtColor.1 CvtColor Mat2AXIvideo black
INFO-FLOW: Preprocessing Module: Block__proc ...
Execute       set_default_model Block__proc 
Execute       cdfg_preprocess -model Block__proc 
Execute       rtl_gen_preprocess Block__proc 
INFO-FLOW: Preprocessing Module: AXIvideo2Mat ...
Execute       set_default_model AXIvideo2Mat 
Execute       cdfg_preprocess -model AXIvideo2Mat 
Execute       rtl_gen_preprocess AXIvideo2Mat 
INFO-FLOW: Preprocessing Module: CvtColor.1 ...
Execute       set_default_model CvtColor.1 
Execute       cdfg_preprocess -model CvtColor.1 
Execute       rtl_gen_preprocess CvtColor.1 
INFO-FLOW: Preprocessing Module: CvtColor ...
Execute       set_default_model CvtColor 
Execute       cdfg_preprocess -model CvtColor 
Execute       rtl_gen_preprocess CvtColor 
INFO-FLOW: Preprocessing Module: Mat2AXIvideo ...
Execute       set_default_model Mat2AXIvideo 
Execute       cdfg_preprocess -model Mat2AXIvideo 
Execute       rtl_gen_preprocess Mat2AXIvideo 
INFO-FLOW: Preprocessing Module: black ...
Execute       set_default_model black 
Execute       cdfg_preprocess -model black 
Execute       rtl_gen_preprocess black 
INFO-FLOW: Model list for synthesis: Block__proc AXIvideo2Mat CvtColor.1 CvtColor Mat2AXIvideo black
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Block__proc 
Execute       schedule -model Block__proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.142 seconds; current allocated memory: 207.560 MB.
Execute       report -o C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/Block_proc.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/Block_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Block__proc.
Execute       set_default_model Block__proc 
Execute       bind -model Block__proc 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Block__proc
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.056 seconds; current allocated memory: 207.613 MB.
Execute       report -o C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/Block_proc.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/Block_proc.bind.adb -f 
INFO-FLOW: Finish binding Block__proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AXIvideo2Mat 
Execute       schedule -model AXIvideo2Mat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.22 sec.
INFO: [HLS 200-111]  Elapsed time: 0.264 seconds; current allocated memory: 207.910 MB.
Execute       report -o C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/AXIvideo2Mat.verbose.sched.rpt -verbose -f 
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
Execute       db_write -o C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/AXIvideo2Mat.sched.adb -f 
INFO-FLOW: Finish scheduling AXIvideo2Mat.
Execute       set_default_model AXIvideo2Mat 
Execute       bind -model AXIvideo2Mat 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=AXIvideo2Mat
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 208.334 MB.
Execute       report -o C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/AXIvideo2Mat.verbose.bind.rpt -verbose -f 
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Execute       db_write -o C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/AXIvideo2Mat.bind.adb -f 
INFO-FLOW: Finish binding AXIvideo2Mat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CvtColor.1 
Execute       schedule -model CvtColor.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('r.V', C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1473->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1514->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1952) (3.36 ns)
	'add' operation ('__Val2__', C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1477->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1514->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1952) (3.02 ns)
	'add' operation ('r.V', C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1477->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1514->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1952) (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.187 sec.
INFO: [HLS 200-111]  Elapsed time: 0.262 seconds; current allocated memory: 208.624 MB.
Execute       report -o C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/CvtColor_1.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/CvtColor_1.sched.adb -f 
INFO-FLOW: Finish scheduling CvtColor.1.
Execute       set_default_model CvtColor.1 
Execute       bind -model CvtColor.1 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=CvtColor.1
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.083 seconds; current allocated memory: 208.848 MB.
Execute       report -o C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/CvtColor_1.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/CvtColor_1.bind.adb -f 
INFO-FLOW: Finish binding CvtColor.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CvtColor 
Execute       schedule -model CvtColor 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.119 sec.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 208.978 MB.
Execute       report -o C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/CvtColor.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/CvtColor.sched.adb -f 
INFO-FLOW: Finish scheduling CvtColor.
Execute       set_default_model CvtColor 
Execute       bind -model CvtColor 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=CvtColor
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 209.142 MB.
Execute       report -o C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/CvtColor.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/CvtColor.bind.adb -f 
INFO-FLOW: Finish binding CvtColor.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Mat2AXIvideo 
Execute       schedule -model Mat2AXIvideo 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.101 sec.
INFO: [HLS 200-111]  Elapsed time: 0.159 seconds; current allocated memory: 209.271 MB.
Execute       report -o C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/Mat2AXIvideo.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/Mat2AXIvideo.sched.adb -f 
INFO-FLOW: Finish scheduling Mat2AXIvideo.
Execute       set_default_model Mat2AXIvideo 
Execute       bind -model Mat2AXIvideo 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Mat2AXIvideo
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 209.435 MB.
Execute       report -o C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/Mat2AXIvideo.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/Mat2AXIvideo.bind.adb -f 
INFO-FLOW: Finish binding Mat2AXIvideo.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'black' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model black 
Execute       schedule -model black 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 209.561 MB.
Execute       report -o C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/black.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/black.sched.adb -f 
INFO-FLOW: Finish scheduling black.
Execute       set_default_model black 
Execute       bind -model black 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=black
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 209.915 MB.
Execute       report -o C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/black.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/black.bind.adb -f 
INFO-FLOW: Finish binding black.
Execute       get_model_list black -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess Block__proc 
Execute       rtl_gen_preprocess AXIvideo2Mat 
Execute       rtl_gen_preprocess CvtColor.1 
Execute       rtl_gen_preprocess CvtColor 
Execute       rtl_gen_preprocess Mat2AXIvideo 
Execute       rtl_gen_preprocess black 
INFO-FLOW: Model list for RTL generation: Block__proc AXIvideo2Mat CvtColor.1 CvtColor Mat2AXIvideo black
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Block__proc -vendor xilinx -mg_file C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/Block_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.092 seconds; current allocated memory: 210.029 MB.
Execute       source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/black.rtl_wrap.cfg.tcl 
Execute       gen_rtl Block__proc -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Digilent19/Hls/BlackFilter/solution1/syn/systemc/Block_proc -synmodules Block__proc AXIvideo2Mat CvtColor.1 CvtColor Mat2AXIvideo black 
Execute       gen_rtl Block__proc -style xilinx -f -lang vhdl -o C:/Digilent19/Hls/BlackFilter/solution1/syn/vhdl/Block_proc 
Execute       gen_rtl Block__proc -style xilinx -f -lang vlog -o C:/Digilent19/Hls/BlackFilter/solution1/syn/verilog/Block_proc 
Execute       gen_tb_info Block__proc -o C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/Block_proc -p C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db 
Execute       report -model Block__proc -o C:/Digilent19/Hls/BlackFilter/solution1/syn/report/Block_proc_csynth.rpt -f 
Execute       report -model Block__proc -o C:/Digilent19/Hls/BlackFilter/solution1/syn/report/Block_proc_csynth.xml -f -x 
Execute       report -model Block__proc -o C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/Block_proc.verbose.rpt -verbose -f 
Execute       db_write -model Block__proc -o C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/Block_proc.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model AXIvideo2Mat -vendor xilinx -mg_file C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 211.108 MB.
Execute       source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/black.rtl_wrap.cfg.tcl 
Execute       gen_rtl AXIvideo2Mat -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Digilent19/Hls/BlackFilter/solution1/syn/systemc/AXIvideo2Mat -synmodules Block__proc AXIvideo2Mat CvtColor.1 CvtColor Mat2AXIvideo black 
Execute       gen_rtl AXIvideo2Mat -style xilinx -f -lang vhdl -o C:/Digilent19/Hls/BlackFilter/solution1/syn/vhdl/AXIvideo2Mat 
Execute       gen_rtl AXIvideo2Mat -style xilinx -f -lang vlog -o C:/Digilent19/Hls/BlackFilter/solution1/syn/verilog/AXIvideo2Mat 
Execute       gen_tb_info AXIvideo2Mat -o C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/AXIvideo2Mat -p C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db 
Execute       report -model AXIvideo2Mat -o C:/Digilent19/Hls/BlackFilter/solution1/syn/report/AXIvideo2Mat_csynth.rpt -f 
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Execute       report -model AXIvideo2Mat -o C:/Digilent19/Hls/BlackFilter/solution1/syn/report/AXIvideo2Mat_csynth.xml -f -x 
Execute       report -model AXIvideo2Mat -o C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/AXIvideo2Mat.verbose.rpt -verbose -f 
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Execute       db_write -model AXIvideo2Mat -o C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/AXIvideo2Mat.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model CvtColor.1 -vendor xilinx -mg_file C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/CvtColor_1.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'black_mul_mul_8ns_22ns_29_1_1' to 'black_mul_mul_8nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'black_mac_muladd_8ns_20ns_29ns_29_1_1' to 'black_mac_muladd_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'black_mac_muladd_8ns_23ns_29ns_30_1_1' to 'black_mac_muladd_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'black_mac_muladd_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'black_mac_muladd_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'black_mul_mul_8nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor_1'.
INFO: [HLS 200-111]  Elapsed time: 0.259 seconds; current allocated memory: 211.592 MB.
Execute       source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/black.rtl_wrap.cfg.tcl 
Execute       gen_rtl CvtColor.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Digilent19/Hls/BlackFilter/solution1/syn/systemc/CvtColor_1 -synmodules Block__proc AXIvideo2Mat CvtColor.1 CvtColor Mat2AXIvideo black 
Execute       gen_rtl CvtColor.1 -style xilinx -f -lang vhdl -o C:/Digilent19/Hls/BlackFilter/solution1/syn/vhdl/CvtColor_1 
Execute       gen_rtl CvtColor.1 -style xilinx -f -lang vlog -o C:/Digilent19/Hls/BlackFilter/solution1/syn/verilog/CvtColor_1 
Execute       gen_tb_info CvtColor.1 -o C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/CvtColor_1 -p C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db 
Execute       report -model CvtColor.1 -o C:/Digilent19/Hls/BlackFilter/solution1/syn/report/CvtColor_1_csynth.rpt -f 
Execute       report -model CvtColor.1 -o C:/Digilent19/Hls/BlackFilter/solution1/syn/report/CvtColor_1_csynth.xml -f -x 
Execute       report -model CvtColor.1 -o C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/CvtColor_1.verbose.rpt -verbose -f 
Execute       db_write -model CvtColor.1 -o C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/CvtColor_1.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model CvtColor -vendor xilinx -mg_file C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/CvtColor.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 211.923 MB.
Execute       source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/black.rtl_wrap.cfg.tcl 
Execute       gen_rtl CvtColor -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Digilent19/Hls/BlackFilter/solution1/syn/systemc/CvtColor -synmodules Block__proc AXIvideo2Mat CvtColor.1 CvtColor Mat2AXIvideo black 
Execute       gen_rtl CvtColor -style xilinx -f -lang vhdl -o C:/Digilent19/Hls/BlackFilter/solution1/syn/vhdl/CvtColor 
Execute       gen_rtl CvtColor -style xilinx -f -lang vlog -o C:/Digilent19/Hls/BlackFilter/solution1/syn/verilog/CvtColor 
Execute       gen_tb_info CvtColor -o C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/CvtColor -p C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db 
Execute       report -model CvtColor -o C:/Digilent19/Hls/BlackFilter/solution1/syn/report/CvtColor_csynth.rpt -f 
Execute       report -model CvtColor -o C:/Digilent19/Hls/BlackFilter/solution1/syn/report/CvtColor_csynth.xml -f -x 
Execute       report -model CvtColor -o C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/CvtColor.verbose.rpt -verbose -f 
Execute       db_write -model CvtColor -o C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/CvtColor.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Mat2AXIvideo -vendor xilinx -mg_file C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.156 seconds; current allocated memory: 212.699 MB.
Execute       source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/black.rtl_wrap.cfg.tcl 
Execute       gen_rtl Mat2AXIvideo -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Digilent19/Hls/BlackFilter/solution1/syn/systemc/Mat2AXIvideo -synmodules Block__proc AXIvideo2Mat CvtColor.1 CvtColor Mat2AXIvideo black 
Execute       gen_rtl Mat2AXIvideo -style xilinx -f -lang vhdl -o C:/Digilent19/Hls/BlackFilter/solution1/syn/vhdl/Mat2AXIvideo 
Execute       gen_rtl Mat2AXIvideo -style xilinx -f -lang vlog -o C:/Digilent19/Hls/BlackFilter/solution1/syn/verilog/Mat2AXIvideo 
Execute       gen_tb_info Mat2AXIvideo -o C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/Mat2AXIvideo -p C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db 
Execute       report -model Mat2AXIvideo -o C:/Digilent19/Hls/BlackFilter/solution1/syn/report/Mat2AXIvideo_csynth.rpt -f 
Execute       report -model Mat2AXIvideo -o C:/Digilent19/Hls/BlackFilter/solution1/syn/report/Mat2AXIvideo_csynth.xml -f -x 
Execute       report -model Mat2AXIvideo -o C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/Mat2AXIvideo.verbose.rpt -verbose -f 
Execute       db_write -model Mat2AXIvideo -o C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/Mat2AXIvideo.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'black' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model black -vendor xilinx -mg_file C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/black.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'black/INPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'black/INPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'black/INPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'black/INPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'black/INPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'black/INPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'black/INPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'black/OUTPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'black/OUTPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'black/OUTPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'black/OUTPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'black/OUTPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'black/OUTPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'black/OUTPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'black' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_1_U0' to 'start_for_CvtColoeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColofYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'black'.
Command       create_rtl_model done; 0.115 sec.
INFO: [HLS 200-111]  Elapsed time: 0.284 seconds; current allocated memory: 213.434 MB.
Execute       source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/black.rtl_wrap.cfg.tcl 
Execute       gen_rtl black -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Digilent19/Hls/BlackFilter/solution1/syn/systemc/black -synmodules Block__proc AXIvideo2Mat CvtColor.1 CvtColor Mat2AXIvideo black 
Execute       gen_rtl black -istop -style xilinx -f -lang vhdl -o C:/Digilent19/Hls/BlackFilter/solution1/syn/vhdl/black 
Execute       gen_rtl black -istop -style xilinx -f -lang vlog -o C:/Digilent19/Hls/BlackFilter/solution1/syn/verilog/black 
Execute       export_constraint_db -o C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/black.constraint.tcl -f -tool general 
Execute       report -model black -o C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/black.design.xml -verbose -f -dv 
Execute       report -model black -o C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/black.sdaccel.xml -verbose -f -sdaccel 
Execute       gen_tb_info black -o C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/black -p C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db 
Execute       report -model black -o C:/Digilent19/Hls/BlackFilter/solution1/syn/report/black_csynth.rpt -f 
Execute       report -model black -o C:/Digilent19/Hls/BlackFilter/solution1/syn/report/black_csynth.xml -f -x 
Execute       report -model black -o C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/black.verbose.rpt -verbose -f 
Execute       db_write -model black -o C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/black.adb -f 
Execute       sc_get_clocks black 
Execute       sc_get_portdomain black 
INFO-FLOW: Model list for RTL component generation: Block__proc AXIvideo2Mat CvtColor.1 CvtColor Mat2AXIvideo black
INFO-FLOW: Handling components in module [Block_proc] ... 
Execute       source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/Block_proc.compgen.tcl 
INFO-FLOW: Handling components in module [AXIvideo2Mat] ... 
Execute       source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
INFO-FLOW: Handling components in module [CvtColor_1] ... 
Execute       source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/CvtColor_1.compgen.tcl 
INFO-FLOW: Found component black_mul_mul_8nsbkb.
INFO-FLOW: Append model black_mul_mul_8nsbkb
INFO-FLOW: Found component black_mac_muladd_cud.
INFO-FLOW: Append model black_mac_muladd_cud
INFO-FLOW: Found component black_mac_muladd_dEe.
INFO-FLOW: Append model black_mac_muladd_dEe
INFO-FLOW: Handling components in module [CvtColor] ... 
Execute       source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/CvtColor.compgen.tcl 
INFO-FLOW: Handling components in module [Mat2AXIvideo] ... 
Execute       source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
INFO-FLOW: Handling components in module [black] ... 
Execute       source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/black.compgen.tcl 
INFO-FLOW: Found component fifo_w12_d2_A.
INFO-FLOW: Append model fifo_w12_d2_A
INFO-FLOW: Found component fifo_w12_d2_A.
INFO-FLOW: Append model fifo_w12_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w12_d2_A.
INFO-FLOW: Append model fifo_w12_d2_A
INFO-FLOW: Found component fifo_w12_d2_A.
INFO-FLOW: Append model fifo_w12_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component start_for_CvtColoeOg.
INFO-FLOW: Append model start_for_CvtColoeOg
INFO-FLOW: Found component start_for_CvtColofYi.
INFO-FLOW: Append model start_for_CvtColofYi
INFO-FLOW: Found component start_for_Mat2AXIg8j.
INFO-FLOW: Append model start_for_Mat2AXIg8j
INFO-FLOW: Append model Block_proc
INFO-FLOW: Append model AXIvideo2Mat
INFO-FLOW: Append model CvtColor_1
INFO-FLOW: Append model CvtColor
INFO-FLOW: Append model Mat2AXIvideo
INFO-FLOW: Append model black
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: black_mul_mul_8nsbkb black_mac_muladd_cud black_mac_muladd_dEe fifo_w12_d2_A fifo_w12_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w12_d2_A fifo_w12_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A start_for_CvtColoeOg start_for_CvtColofYi start_for_Mat2AXIg8j Block_proc AXIvideo2Mat CvtColor_1 CvtColor Mat2AXIvideo black
INFO-FLOW: To file: write model black_mul_mul_8nsbkb
INFO-FLOW: To file: write model black_mac_muladd_cud
INFO-FLOW: To file: write model black_mac_muladd_dEe
INFO-FLOW: To file: write model fifo_w12_d2_A
INFO-FLOW: To file: write model fifo_w12_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w12_d2_A
INFO-FLOW: To file: write model fifo_w12_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model start_for_CvtColoeOg
INFO-FLOW: To file: write model start_for_CvtColofYi
INFO-FLOW: To file: write model start_for_Mat2AXIg8j
INFO-FLOW: To file: write model Block_proc
INFO-FLOW: To file: write model AXIvideo2Mat
INFO-FLOW: To file: write model CvtColor_1
INFO-FLOW: To file: write model CvtColor
INFO-FLOW: To file: write model Mat2AXIvideo
INFO-FLOW: To file: write model black
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_config_sdx -target 
Execute       source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute       source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/CvtColor_1.compgen.tcl 
Execute       source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/CvtColor.compgen.tcl 
Execute       source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute       source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/black.compgen.tcl 
INFO: [RTMG 210-285] Implementing FIFO 'img_0_rows_V_c_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_cols_V_c_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_rows_V_c8_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_cols_V_c9_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_2_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_2_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_2_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColoeOg_U(start_for_CvtColoeOg)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColofYi_U(start_for_CvtColofYi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIg8j_U(start_for_Mat2AXIg8j)' using Shift Registers.
Command       ap_source done; 0.228 sec.
Execute       get_config_sdx -target 
Execute       source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/black.rtl_wrap.cfg.tcl 
Execute       source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/black.rtl_wrap.cfg.tcl 
Execute       source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/black.rtl_wrap.cfg.tcl 
Execute       source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/black.tbgen.tcl 
Execute       source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/black.tbgen.tcl 
Execute       source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute       source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/CvtColor_1.compgen.tcl 
Execute       source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/CvtColor.compgen.tcl 
Execute       source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute       source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/black.compgen.tcl 
Execute       source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute       source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/CvtColor_1.compgen.tcl 
Execute       source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/CvtColor.compgen.tcl 
Execute       source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute       source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/black.compgen.tcl 
Execute       source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute       source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/CvtColor_1.compgen.tcl 
Execute       source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/CvtColor.compgen.tcl 
Execute       source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute       source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/black.compgen.tcl 
Execute       source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/black.constraint.tcl 
Execute       source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/black.tbgen.tcl 
Execute       source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/black.tbgen.tcl 
Execute       source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/black.tbgen.tcl 
Execute       source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/black.tbgen.tcl 
Execute       source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/black.tbgen.tcl 
Execute       source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/black.tbgen.tcl 
Execute       source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/black.tbgen.tcl 
Execute       source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/black.tbgen.tcl 
Execute       source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/black.tbgen.tcl 
Execute       source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/black.constraint.tcl 
Execute       sc_get_clocks black 
Execute       source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       ::config_rtl 
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 273.238 ; gain = 215.805
INFO: [SYSC 207-301] Generating SystemC RTL for black.
INFO: [VHDL 208-304] Generating VHDL RTL for black.
INFO: [VLOG 209-307] Generating Verilog RTL for black.
Command     autosyn done; 4.449 sec.
Command   csynth_design done; 20.725 sec.
Command ap_source done; 20.971 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Digilent19/Hls/BlackFilter/solution1 opened at Wed Jan 23 20:17:55 +0200 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg400-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.187 sec.
Execute   export_design -rtl verilog -format ip_catalog 
Execute     source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute     source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute     source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/black.rtl_wrap.cfg.tcl 
Execute     source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/black.rtl_wrap.cfg.tcl 
Execute     source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/black.rtl_wrap.cfg.tcl 
Execute     source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/black.tbgen.tcl 
Execute     source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/black.tbgen.tcl 
Execute     source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute     source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute     source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/CvtColor_1.compgen.tcl 
Execute     source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/CvtColor.compgen.tcl 
Execute     source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute     source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/black.compgen.tcl 
Execute     source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute     source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute     source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/CvtColor_1.compgen.tcl 
Execute     source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/CvtColor.compgen.tcl 
Execute     source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute     source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/black.compgen.tcl 
Execute     source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute     source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute     source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/CvtColor_1.compgen.tcl 
Execute     source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/CvtColor.compgen.tcl 
Execute     source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute     source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/black.compgen.tcl 
Execute     source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/black.constraint.tcl 
Execute     source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/black.tbgen.tcl 
Execute     source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/black.tbgen.tcl 
Execute     source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/black.tbgen.tcl 
Execute     source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/black.tbgen.tcl 
Execute     source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/black.tbgen.tcl 
Execute     source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/black.tbgen.tcl 
Execute     source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/black.tbgen.tcl 
Execute     source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/black.tbgen.tcl 
Execute     source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/black.tbgen.tcl 
Execute     source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/black.rtl_wrap.cfg.tcl 
Execute     source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/black.rtl_wrap.cfg.tcl 
Execute     source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/black.rtl_wrap.cfg.tcl 
Execute     source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/black.tbgen.tcl 
Execute     source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/black.tbgen.tcl 
Execute     source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/black.tbgen.tcl 
Execute     source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/black.rtl_wrap.cfg.tcl 
Execute     source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/black.rtl_wrap.cfg.tcl 
Execute     source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/black.rtl_wrap.cfg.tcl 
Execute     source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/black.tbgen.tcl 
Execute     source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/black.tbgen.tcl 
Execute     source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/black.tbgen.tcl 
Execute     source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/black.constraint.tcl 
Execute     source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/black.constraint.tcl 
Execute     source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/black.tbgen.tcl 
Execute     source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/black.constraint.tcl 
Execute     source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/black.tbgen.tcl 
Execute     source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Digilent19/Hls/BlackFilter/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute     source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Command   export_design done; 6.679 sec.
Command ap_source done; 6.873 sec.
Execute cleanup_all 
