// Generated by CIRCT firtool-1.62.0
module BitNetComputeUnit(
  input  [15:0] io_activation,
  input  [1:0]  io_weight,
  input  [31:0] io_accumulator,
  output [31:0] io_result
);

  wire [31:0] _GEN = {{16{io_activation[15]}}, io_activation};
  assign io_result =
    io_weight == 2'h1
      ? io_accumulator + _GEN
      : io_weight == 2'h2 ? io_accumulator - _GEN : io_accumulator;
endmodule

// VCS coverage exclude_file
module activationMem_256x16(
  input  [7:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [15:0] R0_data,
  input  [7:0]  R1_addr,
  input         R1_en,
                R1_clk,
  output [15:0] R1_data,
  input  [7:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [15:0] W0_data
);

  reg [15:0] Memory[0:255];
  always @(posedge W0_clk) begin
    if (W0_en & 1'h1)
      Memory[W0_addr] <= W0_data;
  end // always @(posedge)
  assign R0_data = R0_en ? Memory[R0_addr] : 16'bx;
  assign R1_data = R1_en ? Memory[R1_addr] : 16'bx;
endmodule

// VCS coverage exclude_file
module weightMem_256x2(
  input  [7:0] R0_addr,
  input        R0_en,
               R0_clk,
  output [1:0] R0_data,
  input  [7:0] R1_addr,
  input        R1_en,
               R1_clk,
  output [1:0] R1_data,
  input  [7:0] W0_addr,
  input        W0_en,
               W0_clk,
  input  [1:0] W0_data
);

  reg [1:0] Memory[0:255];
  always @(posedge W0_clk) begin
    if (W0_en & 1'h1)
      Memory[W0_addr] <= W0_data;
  end // always @(posedge)
  assign R0_data = R0_en ? Memory[R0_addr] : 2'bx;
  assign R1_data = R1_en ? Memory[R1_addr] : 2'bx;
endmodule

// VCS coverage exclude_file
module resultMem_256x32(
  input  [7:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [31:0] R0_data,
  input  [7:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [31:0] W0_data,
  input  [7:0]  W1_addr,
  input         W1_en,
                W1_clk,
  input  [31:0] W1_data,
  input  [7:0]  W2_addr,
  input         W2_en,
                W2_clk,
  input  [31:0] W2_data,
  input  [7:0]  W3_addr,
  input         W3_en,
                W3_clk,
  input  [31:0] W3_data,
  input  [7:0]  W4_addr,
  input         W4_en,
                W4_clk,
  input  [31:0] W4_data,
  input  [7:0]  W5_addr,
  input         W5_en,
                W5_clk,
  input  [31:0] W5_data,
  input  [7:0]  W6_addr,
  input         W6_en,
                W6_clk,
  input  [31:0] W6_data,
  input  [7:0]  W7_addr,
  input         W7_en,
                W7_clk,
  input  [31:0] W7_data,
  input  [7:0]  W8_addr,
  input         W8_en,
                W8_clk,
  input  [31:0] W8_data,
  input  [7:0]  W9_addr,
  input         W9_en,
                W9_clk,
  input  [31:0] W9_data,
  input  [7:0]  W10_addr,
  input         W10_en,
                W10_clk,
  input  [31:0] W10_data,
  input  [7:0]  W11_addr,
  input         W11_en,
                W11_clk,
  input  [31:0] W11_data,
  input  [7:0]  W12_addr,
  input         W12_en,
                W12_clk,
  input  [31:0] W12_data,
  input  [7:0]  W13_addr,
  input         W13_en,
                W13_clk,
  input  [31:0] W13_data,
  input  [7:0]  W14_addr,
  input         W14_en,
                W14_clk,
  input  [31:0] W14_data,
  input  [7:0]  W15_addr,
  input         W15_en,
                W15_clk,
  input  [31:0] W15_data,
  input  [7:0]  W16_addr,
  input         W16_en,
                W16_clk,
  input  [31:0] W16_data,
  input  [7:0]  W17_addr,
  input         W17_en,
                W17_clk,
  input  [31:0] W17_data,
  input  [7:0]  W18_addr,
  input         W18_en,
                W18_clk,
  input  [31:0] W18_data,
  input  [7:0]  W19_addr,
  input         W19_en,
                W19_clk,
  input  [31:0] W19_data,
  input  [7:0]  W20_addr,
  input         W20_en,
                W20_clk,
  input  [31:0] W20_data,
  input  [7:0]  W21_addr,
  input         W21_en,
                W21_clk,
  input  [31:0] W21_data,
  input  [7:0]  W22_addr,
  input         W22_en,
                W22_clk,
  input  [31:0] W22_data,
  input  [7:0]  W23_addr,
  input         W23_en,
                W23_clk,
  input  [31:0] W23_data,
  input  [7:0]  W24_addr,
  input         W24_en,
                W24_clk,
  input  [31:0] W24_data,
  input  [7:0]  W25_addr,
  input         W25_en,
                W25_clk,
  input  [31:0] W25_data,
  input  [7:0]  W26_addr,
  input         W26_en,
                W26_clk,
  input  [31:0] W26_data,
  input  [7:0]  W27_addr,
  input         W27_en,
                W27_clk,
  input  [31:0] W27_data,
  input  [7:0]  W28_addr,
  input         W28_en,
                W28_clk,
  input  [31:0] W28_data,
  input  [7:0]  W29_addr,
  input         W29_en,
                W29_clk,
  input  [31:0] W29_data,
  input  [7:0]  W30_addr,
  input         W30_en,
                W30_clk,
  input  [31:0] W30_data,
  input  [7:0]  W31_addr,
  input         W31_en,
                W31_clk,
  input  [31:0] W31_data,
  input  [7:0]  W32_addr,
  input         W32_en,
                W32_clk,
  input  [31:0] W32_data,
  input  [7:0]  W33_addr,
  input         W33_en,
                W33_clk,
  input  [31:0] W33_data,
  input  [7:0]  W34_addr,
  input         W34_en,
                W34_clk,
  input  [31:0] W34_data,
  input  [7:0]  W35_addr,
  input         W35_en,
                W35_clk,
  input  [31:0] W35_data,
  input  [7:0]  W36_addr,
  input         W36_en,
                W36_clk,
  input  [31:0] W36_data,
  input  [7:0]  W37_addr,
  input         W37_en,
                W37_clk,
  input  [31:0] W37_data,
  input  [7:0]  W38_addr,
  input         W38_en,
                W38_clk,
  input  [31:0] W38_data,
  input  [7:0]  W39_addr,
  input         W39_en,
                W39_clk,
  input  [31:0] W39_data,
  input  [7:0]  W40_addr,
  input         W40_en,
                W40_clk,
  input  [31:0] W40_data,
  input  [7:0]  W41_addr,
  input         W41_en,
                W41_clk,
  input  [31:0] W41_data,
  input  [7:0]  W42_addr,
  input         W42_en,
                W42_clk,
  input  [31:0] W42_data,
  input  [7:0]  W43_addr,
  input         W43_en,
                W43_clk,
  input  [31:0] W43_data,
  input  [7:0]  W44_addr,
  input         W44_en,
                W44_clk,
  input  [31:0] W44_data,
  input  [7:0]  W45_addr,
  input         W45_en,
                W45_clk,
  input  [31:0] W45_data,
  input  [7:0]  W46_addr,
  input         W46_en,
                W46_clk,
  input  [31:0] W46_data,
  input  [7:0]  W47_addr,
  input         W47_en,
                W47_clk,
  input  [31:0] W47_data,
  input  [7:0]  W48_addr,
  input         W48_en,
                W48_clk,
  input  [31:0] W48_data,
  input  [7:0]  W49_addr,
  input         W49_en,
                W49_clk,
  input  [31:0] W49_data,
  input  [7:0]  W50_addr,
  input         W50_en,
                W50_clk,
  input  [31:0] W50_data,
  input  [7:0]  W51_addr,
  input         W51_en,
                W51_clk,
  input  [31:0] W51_data,
  input  [7:0]  W52_addr,
  input         W52_en,
                W52_clk,
  input  [31:0] W52_data,
  input  [7:0]  W53_addr,
  input         W53_en,
                W53_clk,
  input  [31:0] W53_data,
  input  [7:0]  W54_addr,
  input         W54_en,
                W54_clk,
  input  [31:0] W54_data,
  input  [7:0]  W55_addr,
  input         W55_en,
                W55_clk,
  input  [31:0] W55_data,
  input  [7:0]  W56_addr,
  input         W56_en,
                W56_clk,
  input  [31:0] W56_data,
  input  [7:0]  W57_addr,
  input         W57_en,
                W57_clk,
  input  [31:0] W57_data,
  input  [7:0]  W58_addr,
  input         W58_en,
                W58_clk,
  input  [31:0] W58_data,
  input  [7:0]  W59_addr,
  input         W59_en,
                W59_clk,
  input  [31:0] W59_data,
  input  [7:0]  W60_addr,
  input         W60_en,
                W60_clk,
  input  [31:0] W60_data,
  input  [7:0]  W61_addr,
  input         W61_en,
                W61_clk,
  input  [31:0] W61_data,
  input  [7:0]  W62_addr,
  input         W62_en,
                W62_clk,
  input  [31:0] W62_data,
  input  [7:0]  W63_addr,
  input         W63_en,
                W63_clk,
  input  [31:0] W63_data,
  input  [7:0]  W64_addr,
  input         W64_en,
                W64_clk,
  input  [31:0] W64_data,
  input  [7:0]  W65_addr,
  input         W65_en,
                W65_clk,
  input  [31:0] W65_data,
  input  [7:0]  W66_addr,
  input         W66_en,
                W66_clk,
  input  [31:0] W66_data,
  input  [7:0]  W67_addr,
  input         W67_en,
                W67_clk,
  input  [31:0] W67_data,
  input  [7:0]  W68_addr,
  input         W68_en,
                W68_clk,
  input  [31:0] W68_data,
  input  [7:0]  W69_addr,
  input         W69_en,
                W69_clk,
  input  [31:0] W69_data,
  input  [7:0]  W70_addr,
  input         W70_en,
                W70_clk,
  input  [31:0] W70_data,
  input  [7:0]  W71_addr,
  input         W71_en,
                W71_clk,
  input  [31:0] W71_data,
  input  [7:0]  W72_addr,
  input         W72_en,
                W72_clk,
  input  [31:0] W72_data,
  input  [7:0]  W73_addr,
  input         W73_en,
                W73_clk,
  input  [31:0] W73_data,
  input  [7:0]  W74_addr,
  input         W74_en,
                W74_clk,
  input  [31:0] W74_data,
  input  [7:0]  W75_addr,
  input         W75_en,
                W75_clk,
  input  [31:0] W75_data,
  input  [7:0]  W76_addr,
  input         W76_en,
                W76_clk,
  input  [31:0] W76_data,
  input  [7:0]  W77_addr,
  input         W77_en,
                W77_clk,
  input  [31:0] W77_data,
  input  [7:0]  W78_addr,
  input         W78_en,
                W78_clk,
  input  [31:0] W78_data,
  input  [7:0]  W79_addr,
  input         W79_en,
                W79_clk,
  input  [31:0] W79_data,
  input  [7:0]  W80_addr,
  input         W80_en,
                W80_clk,
  input  [31:0] W80_data,
  input  [7:0]  W81_addr,
  input         W81_en,
                W81_clk,
  input  [31:0] W81_data,
  input  [7:0]  W82_addr,
  input         W82_en,
                W82_clk,
  input  [31:0] W82_data,
  input  [7:0]  W83_addr,
  input         W83_en,
                W83_clk,
  input  [31:0] W83_data,
  input  [7:0]  W84_addr,
  input         W84_en,
                W84_clk,
  input  [31:0] W84_data,
  input  [7:0]  W85_addr,
  input         W85_en,
                W85_clk,
  input  [31:0] W85_data,
  input  [7:0]  W86_addr,
  input         W86_en,
                W86_clk,
  input  [31:0] W86_data,
  input  [7:0]  W87_addr,
  input         W87_en,
                W87_clk,
  input  [31:0] W87_data,
  input  [7:0]  W88_addr,
  input         W88_en,
                W88_clk,
  input  [31:0] W88_data,
  input  [7:0]  W89_addr,
  input         W89_en,
                W89_clk,
  input  [31:0] W89_data,
  input  [7:0]  W90_addr,
  input         W90_en,
                W90_clk,
  input  [31:0] W90_data,
  input  [7:0]  W91_addr,
  input         W91_en,
                W91_clk,
  input  [31:0] W91_data,
  input  [7:0]  W92_addr,
  input         W92_en,
                W92_clk,
  input  [31:0] W92_data,
  input  [7:0]  W93_addr,
  input         W93_en,
                W93_clk,
  input  [31:0] W93_data,
  input  [7:0]  W94_addr,
  input         W94_en,
                W94_clk,
  input  [31:0] W94_data,
  input  [7:0]  W95_addr,
  input         W95_en,
                W95_clk,
  input  [31:0] W95_data,
  input  [7:0]  W96_addr,
  input         W96_en,
                W96_clk,
  input  [31:0] W96_data,
  input  [7:0]  W97_addr,
  input         W97_en,
                W97_clk,
  input  [31:0] W97_data,
  input  [7:0]  W98_addr,
  input         W98_en,
                W98_clk,
  input  [31:0] W98_data,
  input  [7:0]  W99_addr,
  input         W99_en,
                W99_clk,
  input  [31:0] W99_data,
  input  [7:0]  W100_addr,
  input         W100_en,
                W100_clk,
  input  [31:0] W100_data,
  input  [7:0]  W101_addr,
  input         W101_en,
                W101_clk,
  input  [31:0] W101_data,
  input  [7:0]  W102_addr,
  input         W102_en,
                W102_clk,
  input  [31:0] W102_data,
  input  [7:0]  W103_addr,
  input         W103_en,
                W103_clk,
  input  [31:0] W103_data,
  input  [7:0]  W104_addr,
  input         W104_en,
                W104_clk,
  input  [31:0] W104_data,
  input  [7:0]  W105_addr,
  input         W105_en,
                W105_clk,
  input  [31:0] W105_data,
  input  [7:0]  W106_addr,
  input         W106_en,
                W106_clk,
  input  [31:0] W106_data,
  input  [7:0]  W107_addr,
  input         W107_en,
                W107_clk,
  input  [31:0] W107_data,
  input  [7:0]  W108_addr,
  input         W108_en,
                W108_clk,
  input  [31:0] W108_data,
  input  [7:0]  W109_addr,
  input         W109_en,
                W109_clk,
  input  [31:0] W109_data,
  input  [7:0]  W110_addr,
  input         W110_en,
                W110_clk,
  input  [31:0] W110_data,
  input  [7:0]  W111_addr,
  input         W111_en,
                W111_clk,
  input  [31:0] W111_data,
  input  [7:0]  W112_addr,
  input         W112_en,
                W112_clk,
  input  [31:0] W112_data,
  input  [7:0]  W113_addr,
  input         W113_en,
                W113_clk,
  input  [31:0] W113_data,
  input  [7:0]  W114_addr,
  input         W114_en,
                W114_clk,
  input  [31:0] W114_data,
  input  [7:0]  W115_addr,
  input         W115_en,
                W115_clk,
  input  [31:0] W115_data,
  input  [7:0]  W116_addr,
  input         W116_en,
                W116_clk,
  input  [31:0] W116_data,
  input  [7:0]  W117_addr,
  input         W117_en,
                W117_clk,
  input  [31:0] W117_data,
  input  [7:0]  W118_addr,
  input         W118_en,
                W118_clk,
  input  [31:0] W118_data,
  input  [7:0]  W119_addr,
  input         W119_en,
                W119_clk,
  input  [31:0] W119_data,
  input  [7:0]  W120_addr,
  input         W120_en,
                W120_clk,
  input  [31:0] W120_data,
  input  [7:0]  W121_addr,
  input         W121_en,
                W121_clk,
  input  [31:0] W121_data,
  input  [7:0]  W122_addr,
  input         W122_en,
                W122_clk,
  input  [31:0] W122_data,
  input  [7:0]  W123_addr,
  input         W123_en,
                W123_clk,
  input  [31:0] W123_data,
  input  [7:0]  W124_addr,
  input         W124_en,
                W124_clk,
  input  [31:0] W124_data,
  input  [7:0]  W125_addr,
  input         W125_en,
                W125_clk,
  input  [31:0] W125_data,
  input  [7:0]  W126_addr,
  input         W126_en,
                W126_clk,
  input  [31:0] W126_data,
  input  [7:0]  W127_addr,
  input         W127_en,
                W127_clk,
  input  [31:0] W127_data,
  input  [7:0]  W128_addr,
  input         W128_en,
                W128_clk,
  input  [31:0] W128_data,
  input  [7:0]  W129_addr,
  input         W129_en,
                W129_clk,
  input  [31:0] W129_data,
  input  [7:0]  W130_addr,
  input         W130_en,
                W130_clk,
  input  [31:0] W130_data,
  input  [7:0]  W131_addr,
  input         W131_en,
                W131_clk,
  input  [31:0] W131_data,
  input  [7:0]  W132_addr,
  input         W132_en,
                W132_clk,
  input  [31:0] W132_data,
  input  [7:0]  W133_addr,
  input         W133_en,
                W133_clk,
  input  [31:0] W133_data,
  input  [7:0]  W134_addr,
  input         W134_en,
                W134_clk,
  input  [31:0] W134_data,
  input  [7:0]  W135_addr,
  input         W135_en,
                W135_clk,
  input  [31:0] W135_data,
  input  [7:0]  W136_addr,
  input         W136_en,
                W136_clk,
  input  [31:0] W136_data,
  input  [7:0]  W137_addr,
  input         W137_en,
                W137_clk,
  input  [31:0] W137_data,
  input  [7:0]  W138_addr,
  input         W138_en,
                W138_clk,
  input  [31:0] W138_data,
  input  [7:0]  W139_addr,
  input         W139_en,
                W139_clk,
  input  [31:0] W139_data,
  input  [7:0]  W140_addr,
  input         W140_en,
                W140_clk,
  input  [31:0] W140_data,
  input  [7:0]  W141_addr,
  input         W141_en,
                W141_clk,
  input  [31:0] W141_data,
  input  [7:0]  W142_addr,
  input         W142_en,
                W142_clk,
  input  [31:0] W142_data,
  input  [7:0]  W143_addr,
  input         W143_en,
                W143_clk,
  input  [31:0] W143_data,
  input  [7:0]  W144_addr,
  input         W144_en,
                W144_clk,
  input  [31:0] W144_data,
  input  [7:0]  W145_addr,
  input         W145_en,
                W145_clk,
  input  [31:0] W145_data,
  input  [7:0]  W146_addr,
  input         W146_en,
                W146_clk,
  input  [31:0] W146_data,
  input  [7:0]  W147_addr,
  input         W147_en,
                W147_clk,
  input  [31:0] W147_data,
  input  [7:0]  W148_addr,
  input         W148_en,
                W148_clk,
  input  [31:0] W148_data,
  input  [7:0]  W149_addr,
  input         W149_en,
                W149_clk,
  input  [31:0] W149_data,
  input  [7:0]  W150_addr,
  input         W150_en,
                W150_clk,
  input  [31:0] W150_data,
  input  [7:0]  W151_addr,
  input         W151_en,
                W151_clk,
  input  [31:0] W151_data,
  input  [7:0]  W152_addr,
  input         W152_en,
                W152_clk,
  input  [31:0] W152_data,
  input  [7:0]  W153_addr,
  input         W153_en,
                W153_clk,
  input  [31:0] W153_data,
  input  [7:0]  W154_addr,
  input         W154_en,
                W154_clk,
  input  [31:0] W154_data,
  input  [7:0]  W155_addr,
  input         W155_en,
                W155_clk,
  input  [31:0] W155_data,
  input  [7:0]  W156_addr,
  input         W156_en,
                W156_clk,
  input  [31:0] W156_data,
  input  [7:0]  W157_addr,
  input         W157_en,
                W157_clk,
  input  [31:0] W157_data,
  input  [7:0]  W158_addr,
  input         W158_en,
                W158_clk,
  input  [31:0] W158_data,
  input  [7:0]  W159_addr,
  input         W159_en,
                W159_clk,
  input  [31:0] W159_data,
  input  [7:0]  W160_addr,
  input         W160_en,
                W160_clk,
  input  [31:0] W160_data,
  input  [7:0]  W161_addr,
  input         W161_en,
                W161_clk,
  input  [31:0] W161_data,
  input  [7:0]  W162_addr,
  input         W162_en,
                W162_clk,
  input  [31:0] W162_data,
  input  [7:0]  W163_addr,
  input         W163_en,
                W163_clk,
  input  [31:0] W163_data,
  input  [7:0]  W164_addr,
  input         W164_en,
                W164_clk,
  input  [31:0] W164_data,
  input  [7:0]  W165_addr,
  input         W165_en,
                W165_clk,
  input  [31:0] W165_data,
  input  [7:0]  W166_addr,
  input         W166_en,
                W166_clk,
  input  [31:0] W166_data,
  input  [7:0]  W167_addr,
  input         W167_en,
                W167_clk,
  input  [31:0] W167_data,
  input  [7:0]  W168_addr,
  input         W168_en,
                W168_clk,
  input  [31:0] W168_data,
  input  [7:0]  W169_addr,
  input         W169_en,
                W169_clk,
  input  [31:0] W169_data,
  input  [7:0]  W170_addr,
  input         W170_en,
                W170_clk,
  input  [31:0] W170_data,
  input  [7:0]  W171_addr,
  input         W171_en,
                W171_clk,
  input  [31:0] W171_data,
  input  [7:0]  W172_addr,
  input         W172_en,
                W172_clk,
  input  [31:0] W172_data,
  input  [7:0]  W173_addr,
  input         W173_en,
                W173_clk,
  input  [31:0] W173_data,
  input  [7:0]  W174_addr,
  input         W174_en,
                W174_clk,
  input  [31:0] W174_data,
  input  [7:0]  W175_addr,
  input         W175_en,
                W175_clk,
  input  [31:0] W175_data,
  input  [7:0]  W176_addr,
  input         W176_en,
                W176_clk,
  input  [31:0] W176_data,
  input  [7:0]  W177_addr,
  input         W177_en,
                W177_clk,
  input  [31:0] W177_data,
  input  [7:0]  W178_addr,
  input         W178_en,
                W178_clk,
  input  [31:0] W178_data,
  input  [7:0]  W179_addr,
  input         W179_en,
                W179_clk,
  input  [31:0] W179_data,
  input  [7:0]  W180_addr,
  input         W180_en,
                W180_clk,
  input  [31:0] W180_data,
  input  [7:0]  W181_addr,
  input         W181_en,
                W181_clk,
  input  [31:0] W181_data,
  input  [7:0]  W182_addr,
  input         W182_en,
                W182_clk,
  input  [31:0] W182_data,
  input  [7:0]  W183_addr,
  input         W183_en,
                W183_clk,
  input  [31:0] W183_data,
  input  [7:0]  W184_addr,
  input         W184_en,
                W184_clk,
  input  [31:0] W184_data,
  input  [7:0]  W185_addr,
  input         W185_en,
                W185_clk,
  input  [31:0] W185_data,
  input  [7:0]  W186_addr,
  input         W186_en,
                W186_clk,
  input  [31:0] W186_data,
  input  [7:0]  W187_addr,
  input         W187_en,
                W187_clk,
  input  [31:0] W187_data,
  input  [7:0]  W188_addr,
  input         W188_en,
                W188_clk,
  input  [31:0] W188_data,
  input  [7:0]  W189_addr,
  input         W189_en,
                W189_clk,
  input  [31:0] W189_data,
  input  [7:0]  W190_addr,
  input         W190_en,
                W190_clk,
  input  [31:0] W190_data,
  input  [7:0]  W191_addr,
  input         W191_en,
                W191_clk,
  input  [31:0] W191_data,
  input  [7:0]  W192_addr,
  input         W192_en,
                W192_clk,
  input  [31:0] W192_data,
  input  [7:0]  W193_addr,
  input         W193_en,
                W193_clk,
  input  [31:0] W193_data,
  input  [7:0]  W194_addr,
  input         W194_en,
                W194_clk,
  input  [31:0] W194_data,
  input  [7:0]  W195_addr,
  input         W195_en,
                W195_clk,
  input  [31:0] W195_data,
  input  [7:0]  W196_addr,
  input         W196_en,
                W196_clk,
  input  [31:0] W196_data,
  input  [7:0]  W197_addr,
  input         W197_en,
                W197_clk,
  input  [31:0] W197_data,
  input  [7:0]  W198_addr,
  input         W198_en,
                W198_clk,
  input  [31:0] W198_data,
  input  [7:0]  W199_addr,
  input         W199_en,
                W199_clk,
  input  [31:0] W199_data,
  input  [7:0]  W200_addr,
  input         W200_en,
                W200_clk,
  input  [31:0] W200_data,
  input  [7:0]  W201_addr,
  input         W201_en,
                W201_clk,
  input  [31:0] W201_data,
  input  [7:0]  W202_addr,
  input         W202_en,
                W202_clk,
  input  [31:0] W202_data,
  input  [7:0]  W203_addr,
  input         W203_en,
                W203_clk,
  input  [31:0] W203_data,
  input  [7:0]  W204_addr,
  input         W204_en,
                W204_clk,
  input  [31:0] W204_data,
  input  [7:0]  W205_addr,
  input         W205_en,
                W205_clk,
  input  [31:0] W205_data,
  input  [7:0]  W206_addr,
  input         W206_en,
                W206_clk,
  input  [31:0] W206_data,
  input  [7:0]  W207_addr,
  input         W207_en,
                W207_clk,
  input  [31:0] W207_data,
  input  [7:0]  W208_addr,
  input         W208_en,
                W208_clk,
  input  [31:0] W208_data,
  input  [7:0]  W209_addr,
  input         W209_en,
                W209_clk,
  input  [31:0] W209_data,
  input  [7:0]  W210_addr,
  input         W210_en,
                W210_clk,
  input  [31:0] W210_data,
  input  [7:0]  W211_addr,
  input         W211_en,
                W211_clk,
  input  [31:0] W211_data,
  input  [7:0]  W212_addr,
  input         W212_en,
                W212_clk,
  input  [31:0] W212_data,
  input  [7:0]  W213_addr,
  input         W213_en,
                W213_clk,
  input  [31:0] W213_data,
  input  [7:0]  W214_addr,
  input         W214_en,
                W214_clk,
  input  [31:0] W214_data,
  input  [7:0]  W215_addr,
  input         W215_en,
                W215_clk,
  input  [31:0] W215_data,
  input  [7:0]  W216_addr,
  input         W216_en,
                W216_clk,
  input  [31:0] W216_data,
  input  [7:0]  W217_addr,
  input         W217_en,
                W217_clk,
  input  [31:0] W217_data,
  input  [7:0]  W218_addr,
  input         W218_en,
                W218_clk,
  input  [31:0] W218_data,
  input  [7:0]  W219_addr,
  input         W219_en,
                W219_clk,
  input  [31:0] W219_data,
  input  [7:0]  W220_addr,
  input         W220_en,
                W220_clk,
  input  [31:0] W220_data,
  input  [7:0]  W221_addr,
  input         W221_en,
                W221_clk,
  input  [31:0] W221_data,
  input  [7:0]  W222_addr,
  input         W222_en,
                W222_clk,
  input  [31:0] W222_data,
  input  [7:0]  W223_addr,
  input         W223_en,
                W223_clk,
  input  [31:0] W223_data,
  input  [7:0]  W224_addr,
  input         W224_en,
                W224_clk,
  input  [31:0] W224_data,
  input  [7:0]  W225_addr,
  input         W225_en,
                W225_clk,
  input  [31:0] W225_data,
  input  [7:0]  W226_addr,
  input         W226_en,
                W226_clk,
  input  [31:0] W226_data,
  input  [7:0]  W227_addr,
  input         W227_en,
                W227_clk,
  input  [31:0] W227_data,
  input  [7:0]  W228_addr,
  input         W228_en,
                W228_clk,
  input  [31:0] W228_data,
  input  [7:0]  W229_addr,
  input         W229_en,
                W229_clk,
  input  [31:0] W229_data,
  input  [7:0]  W230_addr,
  input         W230_en,
                W230_clk,
  input  [31:0] W230_data,
  input  [7:0]  W231_addr,
  input         W231_en,
                W231_clk,
  input  [31:0] W231_data,
  input  [7:0]  W232_addr,
  input         W232_en,
                W232_clk,
  input  [31:0] W232_data,
  input  [7:0]  W233_addr,
  input         W233_en,
                W233_clk,
  input  [31:0] W233_data,
  input  [7:0]  W234_addr,
  input         W234_en,
                W234_clk,
  input  [31:0] W234_data,
  input  [7:0]  W235_addr,
  input         W235_en,
                W235_clk,
  input  [31:0] W235_data,
  input  [7:0]  W236_addr,
  input         W236_en,
                W236_clk,
  input  [31:0] W236_data,
  input  [7:0]  W237_addr,
  input         W237_en,
                W237_clk,
  input  [31:0] W237_data,
  input  [7:0]  W238_addr,
  input         W238_en,
                W238_clk,
  input  [31:0] W238_data,
  input  [7:0]  W239_addr,
  input         W239_en,
                W239_clk,
  input  [31:0] W239_data,
  input  [7:0]  W240_addr,
  input         W240_en,
                W240_clk,
  input  [31:0] W240_data,
  input  [7:0]  W241_addr,
  input         W241_en,
                W241_clk,
  input  [31:0] W241_data,
  input  [7:0]  W242_addr,
  input         W242_en,
                W242_clk,
  input  [31:0] W242_data,
  input  [7:0]  W243_addr,
  input         W243_en,
                W243_clk,
  input  [31:0] W243_data,
  input  [7:0]  W244_addr,
  input         W244_en,
                W244_clk,
  input  [31:0] W244_data,
  input  [7:0]  W245_addr,
  input         W245_en,
                W245_clk,
  input  [31:0] W245_data,
  input  [7:0]  W246_addr,
  input         W246_en,
                W246_clk,
  input  [31:0] W246_data,
  input  [7:0]  W247_addr,
  input         W247_en,
                W247_clk,
  input  [31:0] W247_data,
  input  [7:0]  W248_addr,
  input         W248_en,
                W248_clk,
  input  [31:0] W248_data,
  input  [7:0]  W249_addr,
  input         W249_en,
                W249_clk,
  input  [31:0] W249_data,
  input  [7:0]  W250_addr,
  input         W250_en,
                W250_clk,
  input  [31:0] W250_data,
  input  [7:0]  W251_addr,
  input         W251_en,
                W251_clk,
  input  [31:0] W251_data,
  input  [7:0]  W252_addr,
  input         W252_en,
                W252_clk,
  input  [31:0] W252_data,
  input  [7:0]  W253_addr,
  input         W253_en,
                W253_clk,
  input  [31:0] W253_data,
  input  [7:0]  W254_addr,
  input         W254_en,
                W254_clk,
  input  [31:0] W254_data,
  input  [7:0]  W255_addr,
  input         W255_en,
                W255_clk,
  input  [31:0] W255_data,
  input  [7:0]  W256_addr,
  input         W256_en,
                W256_clk,
  input  [31:0] W256_data,
  input  [7:0]  W257_addr,
  input         W257_en,
                W257_clk,
  input  [31:0] W257_data
);

  reg [31:0] Memory[0:255];
  always @(posedge W0_clk) begin
    if (W0_en & 1'h1)
      Memory[W0_addr] <= W0_data;
    if (W1_en & 1'h1)
      Memory[W1_addr] <= W1_data;
    if (W2_en & 1'h1)
      Memory[W2_addr] <= W2_data;
    if (W3_en & 1'h1)
      Memory[W3_addr] <= W3_data;
    if (W4_en & 1'h1)
      Memory[W4_addr] <= W4_data;
    if (W5_en & 1'h1)
      Memory[W5_addr] <= W5_data;
    if (W6_en & 1'h1)
      Memory[W6_addr] <= W6_data;
    if (W7_en & 1'h1)
      Memory[W7_addr] <= W7_data;
    if (W8_en & 1'h1)
      Memory[W8_addr] <= W8_data;
    if (W9_en & 1'h1)
      Memory[W9_addr] <= W9_data;
    if (W10_en & 1'h1)
      Memory[W10_addr] <= W10_data;
    if (W11_en & 1'h1)
      Memory[W11_addr] <= W11_data;
    if (W12_en & 1'h1)
      Memory[W12_addr] <= W12_data;
    if (W13_en & 1'h1)
      Memory[W13_addr] <= W13_data;
    if (W14_en & 1'h1)
      Memory[W14_addr] <= W14_data;
    if (W15_en & 1'h1)
      Memory[W15_addr] <= W15_data;
    if (W16_en & 1'h1)
      Memory[W16_addr] <= W16_data;
    if (W17_en & 1'h1)
      Memory[W17_addr] <= W17_data;
    if (W18_en & 1'h1)
      Memory[W18_addr] <= W18_data;
    if (W19_en & 1'h1)
      Memory[W19_addr] <= W19_data;
    if (W20_en & 1'h1)
      Memory[W20_addr] <= W20_data;
    if (W21_en & 1'h1)
      Memory[W21_addr] <= W21_data;
    if (W22_en & 1'h1)
      Memory[W22_addr] <= W22_data;
    if (W23_en & 1'h1)
      Memory[W23_addr] <= W23_data;
    if (W24_en & 1'h1)
      Memory[W24_addr] <= W24_data;
    if (W25_en & 1'h1)
      Memory[W25_addr] <= W25_data;
    if (W26_en & 1'h1)
      Memory[W26_addr] <= W26_data;
    if (W27_en & 1'h1)
      Memory[W27_addr] <= W27_data;
    if (W28_en & 1'h1)
      Memory[W28_addr] <= W28_data;
    if (W29_en & 1'h1)
      Memory[W29_addr] <= W29_data;
    if (W30_en & 1'h1)
      Memory[W30_addr] <= W30_data;
    if (W31_en & 1'h1)
      Memory[W31_addr] <= W31_data;
    if (W32_en & 1'h1)
      Memory[W32_addr] <= W32_data;
    if (W33_en & 1'h1)
      Memory[W33_addr] <= W33_data;
    if (W34_en & 1'h1)
      Memory[W34_addr] <= W34_data;
    if (W35_en & 1'h1)
      Memory[W35_addr] <= W35_data;
    if (W36_en & 1'h1)
      Memory[W36_addr] <= W36_data;
    if (W37_en & 1'h1)
      Memory[W37_addr] <= W37_data;
    if (W38_en & 1'h1)
      Memory[W38_addr] <= W38_data;
    if (W39_en & 1'h1)
      Memory[W39_addr] <= W39_data;
    if (W40_en & 1'h1)
      Memory[W40_addr] <= W40_data;
    if (W41_en & 1'h1)
      Memory[W41_addr] <= W41_data;
    if (W42_en & 1'h1)
      Memory[W42_addr] <= W42_data;
    if (W43_en & 1'h1)
      Memory[W43_addr] <= W43_data;
    if (W44_en & 1'h1)
      Memory[W44_addr] <= W44_data;
    if (W45_en & 1'h1)
      Memory[W45_addr] <= W45_data;
    if (W46_en & 1'h1)
      Memory[W46_addr] <= W46_data;
    if (W47_en & 1'h1)
      Memory[W47_addr] <= W47_data;
    if (W48_en & 1'h1)
      Memory[W48_addr] <= W48_data;
    if (W49_en & 1'h1)
      Memory[W49_addr] <= W49_data;
    if (W50_en & 1'h1)
      Memory[W50_addr] <= W50_data;
    if (W51_en & 1'h1)
      Memory[W51_addr] <= W51_data;
    if (W52_en & 1'h1)
      Memory[W52_addr] <= W52_data;
    if (W53_en & 1'h1)
      Memory[W53_addr] <= W53_data;
    if (W54_en & 1'h1)
      Memory[W54_addr] <= W54_data;
    if (W55_en & 1'h1)
      Memory[W55_addr] <= W55_data;
    if (W56_en & 1'h1)
      Memory[W56_addr] <= W56_data;
    if (W57_en & 1'h1)
      Memory[W57_addr] <= W57_data;
    if (W58_en & 1'h1)
      Memory[W58_addr] <= W58_data;
    if (W59_en & 1'h1)
      Memory[W59_addr] <= W59_data;
    if (W60_en & 1'h1)
      Memory[W60_addr] <= W60_data;
    if (W61_en & 1'h1)
      Memory[W61_addr] <= W61_data;
    if (W62_en & 1'h1)
      Memory[W62_addr] <= W62_data;
    if (W63_en & 1'h1)
      Memory[W63_addr] <= W63_data;
    if (W64_en & 1'h1)
      Memory[W64_addr] <= W64_data;
    if (W65_en & 1'h1)
      Memory[W65_addr] <= W65_data;
    if (W66_en & 1'h1)
      Memory[W66_addr] <= W66_data;
    if (W67_en & 1'h1)
      Memory[W67_addr] <= W67_data;
    if (W68_en & 1'h1)
      Memory[W68_addr] <= W68_data;
    if (W69_en & 1'h1)
      Memory[W69_addr] <= W69_data;
    if (W70_en & 1'h1)
      Memory[W70_addr] <= W70_data;
    if (W71_en & 1'h1)
      Memory[W71_addr] <= W71_data;
    if (W72_en & 1'h1)
      Memory[W72_addr] <= W72_data;
    if (W73_en & 1'h1)
      Memory[W73_addr] <= W73_data;
    if (W74_en & 1'h1)
      Memory[W74_addr] <= W74_data;
    if (W75_en & 1'h1)
      Memory[W75_addr] <= W75_data;
    if (W76_en & 1'h1)
      Memory[W76_addr] <= W76_data;
    if (W77_en & 1'h1)
      Memory[W77_addr] <= W77_data;
    if (W78_en & 1'h1)
      Memory[W78_addr] <= W78_data;
    if (W79_en & 1'h1)
      Memory[W79_addr] <= W79_data;
    if (W80_en & 1'h1)
      Memory[W80_addr] <= W80_data;
    if (W81_en & 1'h1)
      Memory[W81_addr] <= W81_data;
    if (W82_en & 1'h1)
      Memory[W82_addr] <= W82_data;
    if (W83_en & 1'h1)
      Memory[W83_addr] <= W83_data;
    if (W84_en & 1'h1)
      Memory[W84_addr] <= W84_data;
    if (W85_en & 1'h1)
      Memory[W85_addr] <= W85_data;
    if (W86_en & 1'h1)
      Memory[W86_addr] <= W86_data;
    if (W87_en & 1'h1)
      Memory[W87_addr] <= W87_data;
    if (W88_en & 1'h1)
      Memory[W88_addr] <= W88_data;
    if (W89_en & 1'h1)
      Memory[W89_addr] <= W89_data;
    if (W90_en & 1'h1)
      Memory[W90_addr] <= W90_data;
    if (W91_en & 1'h1)
      Memory[W91_addr] <= W91_data;
    if (W92_en & 1'h1)
      Memory[W92_addr] <= W92_data;
    if (W93_en & 1'h1)
      Memory[W93_addr] <= W93_data;
    if (W94_en & 1'h1)
      Memory[W94_addr] <= W94_data;
    if (W95_en & 1'h1)
      Memory[W95_addr] <= W95_data;
    if (W96_en & 1'h1)
      Memory[W96_addr] <= W96_data;
    if (W97_en & 1'h1)
      Memory[W97_addr] <= W97_data;
    if (W98_en & 1'h1)
      Memory[W98_addr] <= W98_data;
    if (W99_en & 1'h1)
      Memory[W99_addr] <= W99_data;
    if (W100_en & 1'h1)
      Memory[W100_addr] <= W100_data;
    if (W101_en & 1'h1)
      Memory[W101_addr] <= W101_data;
    if (W102_en & 1'h1)
      Memory[W102_addr] <= W102_data;
    if (W103_en & 1'h1)
      Memory[W103_addr] <= W103_data;
    if (W104_en & 1'h1)
      Memory[W104_addr] <= W104_data;
    if (W105_en & 1'h1)
      Memory[W105_addr] <= W105_data;
    if (W106_en & 1'h1)
      Memory[W106_addr] <= W106_data;
    if (W107_en & 1'h1)
      Memory[W107_addr] <= W107_data;
    if (W108_en & 1'h1)
      Memory[W108_addr] <= W108_data;
    if (W109_en & 1'h1)
      Memory[W109_addr] <= W109_data;
    if (W110_en & 1'h1)
      Memory[W110_addr] <= W110_data;
    if (W111_en & 1'h1)
      Memory[W111_addr] <= W111_data;
    if (W112_en & 1'h1)
      Memory[W112_addr] <= W112_data;
    if (W113_en & 1'h1)
      Memory[W113_addr] <= W113_data;
    if (W114_en & 1'h1)
      Memory[W114_addr] <= W114_data;
    if (W115_en & 1'h1)
      Memory[W115_addr] <= W115_data;
    if (W116_en & 1'h1)
      Memory[W116_addr] <= W116_data;
    if (W117_en & 1'h1)
      Memory[W117_addr] <= W117_data;
    if (W118_en & 1'h1)
      Memory[W118_addr] <= W118_data;
    if (W119_en & 1'h1)
      Memory[W119_addr] <= W119_data;
    if (W120_en & 1'h1)
      Memory[W120_addr] <= W120_data;
    if (W121_en & 1'h1)
      Memory[W121_addr] <= W121_data;
    if (W122_en & 1'h1)
      Memory[W122_addr] <= W122_data;
    if (W123_en & 1'h1)
      Memory[W123_addr] <= W123_data;
    if (W124_en & 1'h1)
      Memory[W124_addr] <= W124_data;
    if (W125_en & 1'h1)
      Memory[W125_addr] <= W125_data;
    if (W126_en & 1'h1)
      Memory[W126_addr] <= W126_data;
    if (W127_en & 1'h1)
      Memory[W127_addr] <= W127_data;
    if (W128_en & 1'h1)
      Memory[W128_addr] <= W128_data;
    if (W129_en & 1'h1)
      Memory[W129_addr] <= W129_data;
    if (W130_en & 1'h1)
      Memory[W130_addr] <= W130_data;
    if (W131_en & 1'h1)
      Memory[W131_addr] <= W131_data;
    if (W132_en & 1'h1)
      Memory[W132_addr] <= W132_data;
    if (W133_en & 1'h1)
      Memory[W133_addr] <= W133_data;
    if (W134_en & 1'h1)
      Memory[W134_addr] <= W134_data;
    if (W135_en & 1'h1)
      Memory[W135_addr] <= W135_data;
    if (W136_en & 1'h1)
      Memory[W136_addr] <= W136_data;
    if (W137_en & 1'h1)
      Memory[W137_addr] <= W137_data;
    if (W138_en & 1'h1)
      Memory[W138_addr] <= W138_data;
    if (W139_en & 1'h1)
      Memory[W139_addr] <= W139_data;
    if (W140_en & 1'h1)
      Memory[W140_addr] <= W140_data;
    if (W141_en & 1'h1)
      Memory[W141_addr] <= W141_data;
    if (W142_en & 1'h1)
      Memory[W142_addr] <= W142_data;
    if (W143_en & 1'h1)
      Memory[W143_addr] <= W143_data;
    if (W144_en & 1'h1)
      Memory[W144_addr] <= W144_data;
    if (W145_en & 1'h1)
      Memory[W145_addr] <= W145_data;
    if (W146_en & 1'h1)
      Memory[W146_addr] <= W146_data;
    if (W147_en & 1'h1)
      Memory[W147_addr] <= W147_data;
    if (W148_en & 1'h1)
      Memory[W148_addr] <= W148_data;
    if (W149_en & 1'h1)
      Memory[W149_addr] <= W149_data;
    if (W150_en & 1'h1)
      Memory[W150_addr] <= W150_data;
    if (W151_en & 1'h1)
      Memory[W151_addr] <= W151_data;
    if (W152_en & 1'h1)
      Memory[W152_addr] <= W152_data;
    if (W153_en & 1'h1)
      Memory[W153_addr] <= W153_data;
    if (W154_en & 1'h1)
      Memory[W154_addr] <= W154_data;
    if (W155_en & 1'h1)
      Memory[W155_addr] <= W155_data;
    if (W156_en & 1'h1)
      Memory[W156_addr] <= W156_data;
    if (W157_en & 1'h1)
      Memory[W157_addr] <= W157_data;
    if (W158_en & 1'h1)
      Memory[W158_addr] <= W158_data;
    if (W159_en & 1'h1)
      Memory[W159_addr] <= W159_data;
    if (W160_en & 1'h1)
      Memory[W160_addr] <= W160_data;
    if (W161_en & 1'h1)
      Memory[W161_addr] <= W161_data;
    if (W162_en & 1'h1)
      Memory[W162_addr] <= W162_data;
    if (W163_en & 1'h1)
      Memory[W163_addr] <= W163_data;
    if (W164_en & 1'h1)
      Memory[W164_addr] <= W164_data;
    if (W165_en & 1'h1)
      Memory[W165_addr] <= W165_data;
    if (W166_en & 1'h1)
      Memory[W166_addr] <= W166_data;
    if (W167_en & 1'h1)
      Memory[W167_addr] <= W167_data;
    if (W168_en & 1'h1)
      Memory[W168_addr] <= W168_data;
    if (W169_en & 1'h1)
      Memory[W169_addr] <= W169_data;
    if (W170_en & 1'h1)
      Memory[W170_addr] <= W170_data;
    if (W171_en & 1'h1)
      Memory[W171_addr] <= W171_data;
    if (W172_en & 1'h1)
      Memory[W172_addr] <= W172_data;
    if (W173_en & 1'h1)
      Memory[W173_addr] <= W173_data;
    if (W174_en & 1'h1)
      Memory[W174_addr] <= W174_data;
    if (W175_en & 1'h1)
      Memory[W175_addr] <= W175_data;
    if (W176_en & 1'h1)
      Memory[W176_addr] <= W176_data;
    if (W177_en & 1'h1)
      Memory[W177_addr] <= W177_data;
    if (W178_en & 1'h1)
      Memory[W178_addr] <= W178_data;
    if (W179_en & 1'h1)
      Memory[W179_addr] <= W179_data;
    if (W180_en & 1'h1)
      Memory[W180_addr] <= W180_data;
    if (W181_en & 1'h1)
      Memory[W181_addr] <= W181_data;
    if (W182_en & 1'h1)
      Memory[W182_addr] <= W182_data;
    if (W183_en & 1'h1)
      Memory[W183_addr] <= W183_data;
    if (W184_en & 1'h1)
      Memory[W184_addr] <= W184_data;
    if (W185_en & 1'h1)
      Memory[W185_addr] <= W185_data;
    if (W186_en & 1'h1)
      Memory[W186_addr] <= W186_data;
    if (W187_en & 1'h1)
      Memory[W187_addr] <= W187_data;
    if (W188_en & 1'h1)
      Memory[W188_addr] <= W188_data;
    if (W189_en & 1'h1)
      Memory[W189_addr] <= W189_data;
    if (W190_en & 1'h1)
      Memory[W190_addr] <= W190_data;
    if (W191_en & 1'h1)
      Memory[W191_addr] <= W191_data;
    if (W192_en & 1'h1)
      Memory[W192_addr] <= W192_data;
    if (W193_en & 1'h1)
      Memory[W193_addr] <= W193_data;
    if (W194_en & 1'h1)
      Memory[W194_addr] <= W194_data;
    if (W195_en & 1'h1)
      Memory[W195_addr] <= W195_data;
    if (W196_en & 1'h1)
      Memory[W196_addr] <= W196_data;
    if (W197_en & 1'h1)
      Memory[W197_addr] <= W197_data;
    if (W198_en & 1'h1)
      Memory[W198_addr] <= W198_data;
    if (W199_en & 1'h1)
      Memory[W199_addr] <= W199_data;
    if (W200_en & 1'h1)
      Memory[W200_addr] <= W200_data;
    if (W201_en & 1'h1)
      Memory[W201_addr] <= W201_data;
    if (W202_en & 1'h1)
      Memory[W202_addr] <= W202_data;
    if (W203_en & 1'h1)
      Memory[W203_addr] <= W203_data;
    if (W204_en & 1'h1)
      Memory[W204_addr] <= W204_data;
    if (W205_en & 1'h1)
      Memory[W205_addr] <= W205_data;
    if (W206_en & 1'h1)
      Memory[W206_addr] <= W206_data;
    if (W207_en & 1'h1)
      Memory[W207_addr] <= W207_data;
    if (W208_en & 1'h1)
      Memory[W208_addr] <= W208_data;
    if (W209_en & 1'h1)
      Memory[W209_addr] <= W209_data;
    if (W210_en & 1'h1)
      Memory[W210_addr] <= W210_data;
    if (W211_en & 1'h1)
      Memory[W211_addr] <= W211_data;
    if (W212_en & 1'h1)
      Memory[W212_addr] <= W212_data;
    if (W213_en & 1'h1)
      Memory[W213_addr] <= W213_data;
    if (W214_en & 1'h1)
      Memory[W214_addr] <= W214_data;
    if (W215_en & 1'h1)
      Memory[W215_addr] <= W215_data;
    if (W216_en & 1'h1)
      Memory[W216_addr] <= W216_data;
    if (W217_en & 1'h1)
      Memory[W217_addr] <= W217_data;
    if (W218_en & 1'h1)
      Memory[W218_addr] <= W218_data;
    if (W219_en & 1'h1)
      Memory[W219_addr] <= W219_data;
    if (W220_en & 1'h1)
      Memory[W220_addr] <= W220_data;
    if (W221_en & 1'h1)
      Memory[W221_addr] <= W221_data;
    if (W222_en & 1'h1)
      Memory[W222_addr] <= W222_data;
    if (W223_en & 1'h1)
      Memory[W223_addr] <= W223_data;
    if (W224_en & 1'h1)
      Memory[W224_addr] <= W224_data;
    if (W225_en & 1'h1)
      Memory[W225_addr] <= W225_data;
    if (W226_en & 1'h1)
      Memory[W226_addr] <= W226_data;
    if (W227_en & 1'h1)
      Memory[W227_addr] <= W227_data;
    if (W228_en & 1'h1)
      Memory[W228_addr] <= W228_data;
    if (W229_en & 1'h1)
      Memory[W229_addr] <= W229_data;
    if (W230_en & 1'h1)
      Memory[W230_addr] <= W230_data;
    if (W231_en & 1'h1)
      Memory[W231_addr] <= W231_data;
    if (W232_en & 1'h1)
      Memory[W232_addr] <= W232_data;
    if (W233_en & 1'h1)
      Memory[W233_addr] <= W233_data;
    if (W234_en & 1'h1)
      Memory[W234_addr] <= W234_data;
    if (W235_en & 1'h1)
      Memory[W235_addr] <= W235_data;
    if (W236_en & 1'h1)
      Memory[W236_addr] <= W236_data;
    if (W237_en & 1'h1)
      Memory[W237_addr] <= W237_data;
    if (W238_en & 1'h1)
      Memory[W238_addr] <= W238_data;
    if (W239_en & 1'h1)
      Memory[W239_addr] <= W239_data;
    if (W240_en & 1'h1)
      Memory[W240_addr] <= W240_data;
    if (W241_en & 1'h1)
      Memory[W241_addr] <= W241_data;
    if (W242_en & 1'h1)
      Memory[W242_addr] <= W242_data;
    if (W243_en & 1'h1)
      Memory[W243_addr] <= W243_data;
    if (W244_en & 1'h1)
      Memory[W244_addr] <= W244_data;
    if (W245_en & 1'h1)
      Memory[W245_addr] <= W245_data;
    if (W246_en & 1'h1)
      Memory[W246_addr] <= W246_data;
    if (W247_en & 1'h1)
      Memory[W247_addr] <= W247_data;
    if (W248_en & 1'h1)
      Memory[W248_addr] <= W248_data;
    if (W249_en & 1'h1)
      Memory[W249_addr] <= W249_data;
    if (W250_en & 1'h1)
      Memory[W250_addr] <= W250_data;
    if (W251_en & 1'h1)
      Memory[W251_addr] <= W251_data;
    if (W252_en & 1'h1)
      Memory[W252_addr] <= W252_data;
    if (W253_en & 1'h1)
      Memory[W253_addr] <= W253_data;
    if (W254_en & 1'h1)
      Memory[W254_addr] <= W254_data;
    if (W255_en & 1'h1)
      Memory[W255_addr] <= W255_data;
    if (W256_en & 1'h1)
      Memory[W256_addr] <= W256_data;
    if (W257_en & 1'h1)
      Memory[W257_addr] <= W257_data;
  end // always @(posedge)
  assign R0_data = R0_en ? Memory[R0_addr] : 32'bx;
endmodule

module BitNetMatrixMultiplier(
  input         clock,
                reset,
                io_start,
  output        io_done,
                io_busy,
  input         io_activation_writeEn,
                io_activation_readEn,
  input  [7:0]  io_activation_addr,
  input  [15:0] io_activation_writeData,
  output [15:0] io_activation_readData,
  input         io_weight_writeEn,
                io_weight_readEn,
  input  [7:0]  io_weight_addr,
  input  [1:0]  io_weight_writeData,
  output [1:0]  io_weight_readData,
  input         io_result_writeEn,
                io_result_readEn,
  input  [7:0]  io_result_addr,
  input  [31:0] io_result_writeData,
  output [31:0] io_result_readData
);

  wire [31:0] _computeUnit_io_result;
  wire [31:0] _resultMem_ext_R0_data;
  wire [1:0]  _weightMem_ext_R0_data;
  wire [1:0]  _weightMem_ext_R1_data;
  wire [15:0] _activationMem_ext_R0_data;
  wire [15:0] _activationMem_ext_R1_data;
  reg  [1:0]  state;
  reg  [12:0] cycleCounter;
  wire [12:0] k = cycleCounter % 13'h10;
  wire [12:0] temp = cycleCounter / 13'h10;
  wire [12:0] j = temp % 13'h10;
  wire [12:0] i = temp / 13'h10;
  wire        _GEN = state == 2'h0;
  wire        _GEN_0 = _GEN & io_start;
  wire        _GEN_1 = state == 2'h1;
  reg  [31:0] lastResult;
  reg  [17:0] prevResultAddr;
  reg  [4:0]  prevK;
  reg  [1:0]  prevState;
  always @(posedge clock) begin
    if (reset) begin
      state <= 2'h0;
      cycleCounter <= 13'h0;
      lastResult <= 32'h0;
      prevResultAddr <= 18'h0;
      prevK <= 5'h0;
      prevState <= 2'h0;
    end
    else begin
      if (_GEN) begin
        if (io_start) begin
          state <= 2'h1;
          cycleCounter <= 13'h0;
        end
      end
      else if (_GEN_1) begin
        if (cycleCounter == 13'hFFF)
          state <= 2'h2;
        cycleCounter <= cycleCounter + 13'h1;
      end
      else if (state == 2'h2 & ~io_start)
        state <= 2'h0;
      lastResult <= _computeUnit_io_result;
      prevResultAddr <= {1'h0, i, 4'h0} + {13'h0, j[4:0]};
      prevK <= k[4:0];
      prevState <= state;
    end
  end // always @(posedge)
  activationMem_256x16 activationMem_ext (
    .R0_addr (io_activation_addr),
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_activationMem_ext_R0_data),
    .R1_addr ({i[3:0], 4'h0} + {3'h0, k[4:0]}),
    .R1_en   (1'h1),
    .R1_clk  (clock),
    .R1_data (_activationMem_ext_R1_data),
    .W0_addr (io_activation_addr),
    .W0_en   (io_activation_writeEn),
    .W0_clk  (clock),
    .W0_data (io_activation_writeData)
  );
  weightMem_256x2 weightMem_ext (
    .R0_addr (io_weight_addr),
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_weightMem_ext_R0_data),
    .R1_addr ({k[3:0], 4'h0} + {3'h0, j[4:0]}),
    .R1_en   (1'h1),
    .R1_clk  (clock),
    .R1_data (_weightMem_ext_R1_data),
    .W0_addr (io_weight_addr),
    .W0_en   (io_weight_writeEn),
    .W0_clk  (clock),
    .W0_data (io_weight_writeData)
  );
  resultMem_256x32 resultMem_ext (
    .R0_addr   (io_result_addr),
    .R0_en     (1'h1),
    .R0_clk    (clock),
    .R0_data   (_resultMem_ext_R0_data),
    .W0_addr   (8'h60),
    .W0_en     (_GEN_0),
    .W0_clk    (clock),
    .W0_data   (32'h0),
    .W1_addr   (8'h5F),
    .W1_en     (_GEN_0),
    .W1_clk    (clock),
    .W1_data   (32'h0),
    .W2_addr   (8'h5E),
    .W2_en     (_GEN_0),
    .W2_clk    (clock),
    .W2_data   (32'h0),
    .W3_addr   (8'h5D),
    .W3_en     (_GEN_0),
    .W3_clk    (clock),
    .W3_data   (32'h0),
    .W4_addr   (8'h5C),
    .W4_en     (_GEN_0),
    .W4_clk    (clock),
    .W4_data   (32'h0),
    .W5_addr   (8'h5B),
    .W5_en     (_GEN_0),
    .W5_clk    (clock),
    .W5_data   (32'h0),
    .W6_addr   (8'h5A),
    .W6_en     (_GEN_0),
    .W6_clk    (clock),
    .W6_data   (32'h0),
    .W7_addr   (8'h59),
    .W7_en     (_GEN_0),
    .W7_clk    (clock),
    .W7_data   (32'h0),
    .W8_addr   (8'h58),
    .W8_en     (_GEN_0),
    .W8_clk    (clock),
    .W8_data   (32'h0),
    .W9_addr   (8'h57),
    .W9_en     (_GEN_0),
    .W9_clk    (clock),
    .W9_data   (32'h0),
    .W10_addr  (8'h6),
    .W10_en    (_GEN_0),
    .W10_clk   (clock),
    .W10_data  (32'h0),
    .W11_addr  (8'h56),
    .W11_en    (_GEN_0),
    .W11_clk   (clock),
    .W11_data  (32'h0),
    .W12_addr  (8'h55),
    .W12_en    (_GEN_0),
    .W12_clk   (clock),
    .W12_data  (32'h0),
    .W13_addr  (8'h54),
    .W13_en    (_GEN_0),
    .W13_clk   (clock),
    .W13_data  (32'h0),
    .W14_addr  (8'h53),
    .W14_en    (_GEN_0),
    .W14_clk   (clock),
    .W14_data  (32'h0),
    .W15_addr  (8'h52),
    .W15_en    (_GEN_0),
    .W15_clk   (clock),
    .W15_data  (32'h0),
    .W16_addr  (8'h51),
    .W16_en    (_GEN_0),
    .W16_clk   (clock),
    .W16_data  (32'h0),
    .W17_addr  (8'h50),
    .W17_en    (_GEN_0),
    .W17_clk   (clock),
    .W17_data  (32'h0),
    .W18_addr  (8'h4F),
    .W18_en    (_GEN_0),
    .W18_clk   (clock),
    .W18_data  (32'h0),
    .W19_addr  (8'h4E),
    .W19_en    (_GEN_0),
    .W19_clk   (clock),
    .W19_data  (32'h0),
    .W20_addr  (8'h4D),
    .W20_en    (_GEN_0),
    .W20_clk   (clock),
    .W20_data  (32'h0),
    .W21_addr  (8'h5),
    .W21_en    (_GEN_0),
    .W21_clk   (clock),
    .W21_data  (32'h0),
    .W22_addr  (8'h4C),
    .W22_en    (_GEN_0),
    .W22_clk   (clock),
    .W22_data  (32'h0),
    .W23_addr  (8'h4B),
    .W23_en    (_GEN_0),
    .W23_clk   (clock),
    .W23_data  (32'h0),
    .W24_addr  (8'h4A),
    .W24_en    (_GEN_0),
    .W24_clk   (clock),
    .W24_data  (32'h0),
    .W25_addr  (8'h49),
    .W25_en    (_GEN_0),
    .W25_clk   (clock),
    .W25_data  (32'h0),
    .W26_addr  (8'h48),
    .W26_en    (_GEN_0),
    .W26_clk   (clock),
    .W26_data  (32'h0),
    .W27_addr  (8'h47),
    .W27_en    (_GEN_0),
    .W27_clk   (clock),
    .W27_data  (32'h0),
    .W28_addr  (8'h46),
    .W28_en    (_GEN_0),
    .W28_clk   (clock),
    .W28_data  (32'h0),
    .W29_addr  (8'h45),
    .W29_en    (_GEN_0),
    .W29_clk   (clock),
    .W29_data  (32'h0),
    .W30_addr  (8'h44),
    .W30_en    (_GEN_0),
    .W30_clk   (clock),
    .W30_data  (32'h0),
    .W31_addr  (8'h43),
    .W31_en    (_GEN_0),
    .W31_clk   (clock),
    .W31_data  (32'h0),
    .W32_addr  (8'h4),
    .W32_en    (_GEN_0),
    .W32_clk   (clock),
    .W32_data  (32'h0),
    .W33_addr  (8'h42),
    .W33_en    (_GEN_0),
    .W33_clk   (clock),
    .W33_data  (32'h0),
    .W34_addr  (8'h41),
    .W34_en    (_GEN_0),
    .W34_clk   (clock),
    .W34_data  (32'h0),
    .W35_addr  (8'h40),
    .W35_en    (_GEN_0),
    .W35_clk   (clock),
    .W35_data  (32'h0),
    .W36_addr  (8'h3F),
    .W36_en    (_GEN_0),
    .W36_clk   (clock),
    .W36_data  (32'h0),
    .W37_addr  (8'h3E),
    .W37_en    (_GEN_0),
    .W37_clk   (clock),
    .W37_data  (32'h0),
    .W38_addr  (8'h3D),
    .W38_en    (_GEN_0),
    .W38_clk   (clock),
    .W38_data  (32'h0),
    .W39_addr  (8'h3C),
    .W39_en    (_GEN_0),
    .W39_clk   (clock),
    .W39_data  (32'h0),
    .W40_addr  (8'h3B),
    .W40_en    (_GEN_0),
    .W40_clk   (clock),
    .W40_data  (32'h0),
    .W41_addr  (8'h3A),
    .W41_en    (_GEN_0),
    .W41_clk   (clock),
    .W41_data  (32'h0),
    .W42_addr  (8'h39),
    .W42_en    (_GEN_0),
    .W42_clk   (clock),
    .W42_data  (32'h0),
    .W43_addr  (8'h3),
    .W43_en    (_GEN_0),
    .W43_clk   (clock),
    .W43_data  (32'h0),
    .W44_addr  (8'h38),
    .W44_en    (_GEN_0),
    .W44_clk   (clock),
    .W44_data  (32'h0),
    .W45_addr  (8'h37),
    .W45_en    (_GEN_0),
    .W45_clk   (clock),
    .W45_data  (32'h0),
    .W46_addr  (8'h36),
    .W46_en    (_GEN_0),
    .W46_clk   (clock),
    .W46_data  (32'h0),
    .W47_addr  (8'h35),
    .W47_en    (_GEN_0),
    .W47_clk   (clock),
    .W47_data  (32'h0),
    .W48_addr  (8'h34),
    .W48_en    (_GEN_0),
    .W48_clk   (clock),
    .W48_data  (32'h0),
    .W49_addr  (8'h33),
    .W49_en    (_GEN_0),
    .W49_clk   (clock),
    .W49_data  (32'h0),
    .W50_addr  (8'h32),
    .W50_en    (_GEN_0),
    .W50_clk   (clock),
    .W50_data  (32'h0),
    .W51_addr  (8'h31),
    .W51_en    (_GEN_0),
    .W51_clk   (clock),
    .W51_data  (32'h0),
    .W52_addr  (8'h30),
    .W52_en    (_GEN_0),
    .W52_clk   (clock),
    .W52_data  (32'h0),
    .W53_addr  (8'h2F),
    .W53_en    (_GEN_0),
    .W53_clk   (clock),
    .W53_data  (32'h0),
    .W54_addr  (8'h2),
    .W54_en    (_GEN_0),
    .W54_clk   (clock),
    .W54_data  (32'h0),
    .W55_addr  (8'h2E),
    .W55_en    (_GEN_0),
    .W55_clk   (clock),
    .W55_data  (32'h0),
    .W56_addr  (8'h2D),
    .W56_en    (_GEN_0),
    .W56_clk   (clock),
    .W56_data  (32'h0),
    .W57_addr  (8'h2C),
    .W57_en    (_GEN_0),
    .W57_clk   (clock),
    .W57_data  (32'h0),
    .W58_addr  (8'h2B),
    .W58_en    (_GEN_0),
    .W58_clk   (clock),
    .W58_data  (32'h0),
    .W59_addr  (8'h2A),
    .W59_en    (_GEN_0),
    .W59_clk   (clock),
    .W59_data  (32'h0),
    .W60_addr  (8'h29),
    .W60_en    (_GEN_0),
    .W60_clk   (clock),
    .W60_data  (32'h0),
    .W61_addr  (8'h28),
    .W61_en    (_GEN_0),
    .W61_clk   (clock),
    .W61_data  (32'h0),
    .W62_addr  (8'h27),
    .W62_en    (_GEN_0),
    .W62_clk   (clock),
    .W62_data  (32'h0),
    .W63_addr  (8'h26),
    .W63_en    (_GEN_0),
    .W63_clk   (clock),
    .W63_data  (32'h0),
    .W64_addr  (8'h25),
    .W64_en    (_GEN_0),
    .W64_clk   (clock),
    .W64_data  (32'h0),
    .W65_addr  (8'h1),
    .W65_en    (_GEN_0),
    .W65_clk   (clock),
    .W65_data  (32'h0),
    .W66_addr  (8'h24),
    .W66_en    (_GEN_0),
    .W66_clk   (clock),
    .W66_data  (32'h0),
    .W67_addr  (8'h23),
    .W67_en    (_GEN_0),
    .W67_clk   (clock),
    .W67_data  (32'h0),
    .W68_addr  (8'h22),
    .W68_en    (_GEN_0),
    .W68_clk   (clock),
    .W68_data  (32'h0),
    .W69_addr  (8'h21),
    .W69_en    (_GEN_0),
    .W69_clk   (clock),
    .W69_data  (32'h0),
    .W70_addr  (8'h20),
    .W70_en    (_GEN_0),
    .W70_clk   (clock),
    .W70_data  (32'h0),
    .W71_addr  (8'h1F),
    .W71_en    (_GEN_0),
    .W71_clk   (clock),
    .W71_data  (32'h0),
    .W72_addr  (8'h1E),
    .W72_en    (_GEN_0),
    .W72_clk   (clock),
    .W72_data  (32'h0),
    .W73_addr  (8'h1D),
    .W73_en    (_GEN_0),
    .W73_clk   (clock),
    .W73_data  (32'h0),
    .W74_addr  (8'h1C),
    .W74_en    (_GEN_0),
    .W74_clk   (clock),
    .W74_data  (32'h0),
    .W75_addr  (8'h1B),
    .W75_en    (_GEN_0),
    .W75_clk   (clock),
    .W75_data  (32'h0),
    .W76_addr  (8'h0),
    .W76_en    (_GEN_0),
    .W76_clk   (clock),
    .W76_data  (32'h0),
    .W77_addr  (8'h1A),
    .W77_en    (_GEN_0),
    .W77_clk   (clock),
    .W77_data  (32'h0),
    .W78_addr  (8'h19),
    .W78_en    (_GEN_0),
    .W78_clk   (clock),
    .W78_data  (32'h0),
    .W79_addr  (8'h18),
    .W79_en    (_GEN_0),
    .W79_clk   (clock),
    .W79_data  (32'h0),
    .W80_addr  (8'h17),
    .W80_en    (_GEN_0),
    .W80_clk   (clock),
    .W80_data  (32'h0),
    .W81_addr  (prevResultAddr[7:0]),
    .W81_en    (prevState == 2'h1 & prevK == 5'hF),
    .W81_clk   (clock),
    .W81_data  (lastResult),
    .W82_addr  (8'hFF),
    .W82_en    (_GEN_0),
    .W82_clk   (clock),
    .W82_data  (32'h0),
    .W83_addr  (8'hFE),
    .W83_en    (_GEN_0),
    .W83_clk   (clock),
    .W83_data  (32'h0),
    .W84_addr  (8'hFD),
    .W84_en    (_GEN_0),
    .W84_clk   (clock),
    .W84_data  (32'h0),
    .W85_addr  (8'hFC),
    .W85_en    (_GEN_0),
    .W85_clk   (clock),
    .W85_data  (32'h0),
    .W86_addr  (8'hFB),
    .W86_en    (_GEN_0),
    .W86_clk   (clock),
    .W86_data  (32'h0),
    .W87_addr  (8'hFA),
    .W87_en    (_GEN_0),
    .W87_clk   (clock),
    .W87_data  (32'h0),
    .W88_addr  (8'hF9),
    .W88_en    (_GEN_0),
    .W88_clk   (clock),
    .W88_data  (32'h0),
    .W89_addr  (8'hF8),
    .W89_en    (_GEN_0),
    .W89_clk   (clock),
    .W89_data  (32'h0),
    .W90_addr  (8'hF7),
    .W90_en    (_GEN_0),
    .W90_clk   (clock),
    .W90_data  (32'h0),
    .W91_addr  (8'h16),
    .W91_en    (_GEN_0),
    .W91_clk   (clock),
    .W91_data  (32'h0),
    .W92_addr  (8'hF6),
    .W92_en    (_GEN_0),
    .W92_clk   (clock),
    .W92_data  (32'h0),
    .W93_addr  (8'hF5),
    .W93_en    (_GEN_0),
    .W93_clk   (clock),
    .W93_data  (32'h0),
    .W94_addr  (8'hF4),
    .W94_en    (_GEN_0),
    .W94_clk   (clock),
    .W94_data  (32'h0),
    .W95_addr  (8'hF3),
    .W95_en    (_GEN_0),
    .W95_clk   (clock),
    .W95_data  (32'h0),
    .W96_addr  (8'hF2),
    .W96_en    (_GEN_0),
    .W96_clk   (clock),
    .W96_data  (32'h0),
    .W97_addr  (8'hF1),
    .W97_en    (_GEN_0),
    .W97_clk   (clock),
    .W97_data  (32'h0),
    .W98_addr  (8'hF0),
    .W98_en    (_GEN_0),
    .W98_clk   (clock),
    .W98_data  (32'h0),
    .W99_addr  (8'hEF),
    .W99_en    (_GEN_0),
    .W99_clk   (clock),
    .W99_data  (32'h0),
    .W100_addr (8'hEE),
    .W100_en   (_GEN_0),
    .W100_clk  (clock),
    .W100_data (32'h0),
    .W101_addr (8'hED),
    .W101_en   (_GEN_0),
    .W101_clk  (clock),
    .W101_data (32'h0),
    .W102_addr (8'h15),
    .W102_en   (_GEN_0),
    .W102_clk  (clock),
    .W102_data (32'h0),
    .W103_addr (8'hEC),
    .W103_en   (_GEN_0),
    .W103_clk  (clock),
    .W103_data (32'h0),
    .W104_addr (8'hEB),
    .W104_en   (_GEN_0),
    .W104_clk  (clock),
    .W104_data (32'h0),
    .W105_addr (8'hEA),
    .W105_en   (_GEN_0),
    .W105_clk  (clock),
    .W105_data (32'h0),
    .W106_addr (8'hE9),
    .W106_en   (_GEN_0),
    .W106_clk  (clock),
    .W106_data (32'h0),
    .W107_addr (8'hE8),
    .W107_en   (_GEN_0),
    .W107_clk  (clock),
    .W107_data (32'h0),
    .W108_addr (8'hE7),
    .W108_en   (_GEN_0),
    .W108_clk  (clock),
    .W108_data (32'h0),
    .W109_addr (8'hE6),
    .W109_en   (_GEN_0),
    .W109_clk  (clock),
    .W109_data (32'h0),
    .W110_addr (8'hE5),
    .W110_en   (_GEN_0),
    .W110_clk  (clock),
    .W110_data (32'h0),
    .W111_addr (8'hE4),
    .W111_en   (_GEN_0),
    .W111_clk  (clock),
    .W111_data (32'h0),
    .W112_addr (8'hE3),
    .W112_en   (_GEN_0),
    .W112_clk  (clock),
    .W112_data (32'h0),
    .W113_addr (8'h14),
    .W113_en   (_GEN_0),
    .W113_clk  (clock),
    .W113_data (32'h0),
    .W114_addr (8'hE2),
    .W114_en   (_GEN_0),
    .W114_clk  (clock),
    .W114_data (32'h0),
    .W115_addr (8'hE1),
    .W115_en   (_GEN_0),
    .W115_clk  (clock),
    .W115_data (32'h0),
    .W116_addr (8'hE0),
    .W116_en   (_GEN_0),
    .W116_clk  (clock),
    .W116_data (32'h0),
    .W117_addr (8'hDF),
    .W117_en   (_GEN_0),
    .W117_clk  (clock),
    .W117_data (32'h0),
    .W118_addr (8'hDE),
    .W118_en   (_GEN_0),
    .W118_clk  (clock),
    .W118_data (32'h0),
    .W119_addr (8'hDD),
    .W119_en   (_GEN_0),
    .W119_clk  (clock),
    .W119_data (32'h0),
    .W120_addr (8'hDC),
    .W120_en   (_GEN_0),
    .W120_clk  (clock),
    .W120_data (32'h0),
    .W121_addr (8'hDB),
    .W121_en   (_GEN_0),
    .W121_clk  (clock),
    .W121_data (32'h0),
    .W122_addr (8'hDA),
    .W122_en   (_GEN_0),
    .W122_clk  (clock),
    .W122_data (32'h0),
    .W123_addr (8'hD9),
    .W123_en   (_GEN_0),
    .W123_clk  (clock),
    .W123_data (32'h0),
    .W124_addr (8'h13),
    .W124_en   (_GEN_0),
    .W124_clk  (clock),
    .W124_data (32'h0),
    .W125_addr (8'hD8),
    .W125_en   (_GEN_0),
    .W125_clk  (clock),
    .W125_data (32'h0),
    .W126_addr (8'hD7),
    .W126_en   (_GEN_0),
    .W126_clk  (clock),
    .W126_data (32'h0),
    .W127_addr (8'hD6),
    .W127_en   (_GEN_0),
    .W127_clk  (clock),
    .W127_data (32'h0),
    .W128_addr (8'hD5),
    .W128_en   (_GEN_0),
    .W128_clk  (clock),
    .W128_data (32'h0),
    .W129_addr (8'hD4),
    .W129_en   (_GEN_0),
    .W129_clk  (clock),
    .W129_data (32'h0),
    .W130_addr (8'hD3),
    .W130_en   (_GEN_0),
    .W130_clk  (clock),
    .W130_data (32'h0),
    .W131_addr (8'hD2),
    .W131_en   (_GEN_0),
    .W131_clk  (clock),
    .W131_data (32'h0),
    .W132_addr (8'hD1),
    .W132_en   (_GEN_0),
    .W132_clk  (clock),
    .W132_data (32'h0),
    .W133_addr (8'hD0),
    .W133_en   (_GEN_0),
    .W133_clk  (clock),
    .W133_data (32'h0),
    .W134_addr (8'hCF),
    .W134_en   (_GEN_0),
    .W134_clk  (clock),
    .W134_data (32'h0),
    .W135_addr (8'h12),
    .W135_en   (_GEN_0),
    .W135_clk  (clock),
    .W135_data (32'h0),
    .W136_addr (8'hCE),
    .W136_en   (_GEN_0),
    .W136_clk  (clock),
    .W136_data (32'h0),
    .W137_addr (8'hCD),
    .W137_en   (_GEN_0),
    .W137_clk  (clock),
    .W137_data (32'h0),
    .W138_addr (8'hCC),
    .W138_en   (_GEN_0),
    .W138_clk  (clock),
    .W138_data (32'h0),
    .W139_addr (8'hCB),
    .W139_en   (_GEN_0),
    .W139_clk  (clock),
    .W139_data (32'h0),
    .W140_addr (8'hCA),
    .W140_en   (_GEN_0),
    .W140_clk  (clock),
    .W140_data (32'h0),
    .W141_addr (8'hC9),
    .W141_en   (_GEN_0),
    .W141_clk  (clock),
    .W141_data (32'h0),
    .W142_addr (8'hC8),
    .W142_en   (_GEN_0),
    .W142_clk  (clock),
    .W142_data (32'h0),
    .W143_addr (8'hC7),
    .W143_en   (_GEN_0),
    .W143_clk  (clock),
    .W143_data (32'h0),
    .W144_addr (8'hC6),
    .W144_en   (_GEN_0),
    .W144_clk  (clock),
    .W144_data (32'h0),
    .W145_addr (8'hC5),
    .W145_en   (_GEN_0),
    .W145_clk  (clock),
    .W145_data (32'h0),
    .W146_addr (8'h11),
    .W146_en   (_GEN_0),
    .W146_clk  (clock),
    .W146_data (32'h0),
    .W147_addr (io_result_addr),
    .W147_en   (io_result_writeEn),
    .W147_clk  (clock),
    .W147_data (io_result_writeData),
    .W148_addr (8'hC4),
    .W148_en   (_GEN_0),
    .W148_clk  (clock),
    .W148_data (32'h0),
    .W149_addr (8'hC3),
    .W149_en   (_GEN_0),
    .W149_clk  (clock),
    .W149_data (32'h0),
    .W150_addr (8'hC2),
    .W150_en   (_GEN_0),
    .W150_clk  (clock),
    .W150_data (32'h0),
    .W151_addr (8'hC1),
    .W151_en   (_GEN_0),
    .W151_clk  (clock),
    .W151_data (32'h0),
    .W152_addr (8'hC0),
    .W152_en   (_GEN_0),
    .W152_clk  (clock),
    .W152_data (32'h0),
    .W153_addr (8'hBF),
    .W153_en   (_GEN_0),
    .W153_clk  (clock),
    .W153_data (32'h0),
    .W154_addr (8'hBE),
    .W154_en   (_GEN_0),
    .W154_clk  (clock),
    .W154_data (32'h0),
    .W155_addr (8'hBD),
    .W155_en   (_GEN_0),
    .W155_clk  (clock),
    .W155_data (32'h0),
    .W156_addr (8'hBC),
    .W156_en   (_GEN_0),
    .W156_clk  (clock),
    .W156_data (32'h0),
    .W157_addr (8'hBB),
    .W157_en   (_GEN_0),
    .W157_clk  (clock),
    .W157_data (32'h0),
    .W158_addr (8'h10),
    .W158_en   (_GEN_0),
    .W158_clk  (clock),
    .W158_data (32'h0),
    .W159_addr (8'hBA),
    .W159_en   (_GEN_0),
    .W159_clk  (clock),
    .W159_data (32'h0),
    .W160_addr (8'hB9),
    .W160_en   (_GEN_0),
    .W160_clk  (clock),
    .W160_data (32'h0),
    .W161_addr (8'hB8),
    .W161_en   (_GEN_0),
    .W161_clk  (clock),
    .W161_data (32'h0),
    .W162_addr (8'hB7),
    .W162_en   (_GEN_0),
    .W162_clk  (clock),
    .W162_data (32'h0),
    .W163_addr (8'hB6),
    .W163_en   (_GEN_0),
    .W163_clk  (clock),
    .W163_data (32'h0),
    .W164_addr (8'hB5),
    .W164_en   (_GEN_0),
    .W164_clk  (clock),
    .W164_data (32'h0),
    .W165_addr (8'hB4),
    .W165_en   (_GEN_0),
    .W165_clk  (clock),
    .W165_data (32'h0),
    .W166_addr (8'hB3),
    .W166_en   (_GEN_0),
    .W166_clk  (clock),
    .W166_data (32'h0),
    .W167_addr (8'hB2),
    .W167_en   (_GEN_0),
    .W167_clk  (clock),
    .W167_data (32'h0),
    .W168_addr (8'hB1),
    .W168_en   (_GEN_0),
    .W168_clk  (clock),
    .W168_data (32'h0),
    .W169_addr (8'hF),
    .W169_en   (_GEN_0),
    .W169_clk  (clock),
    .W169_data (32'h0),
    .W170_addr (8'hB0),
    .W170_en   (_GEN_0),
    .W170_clk  (clock),
    .W170_data (32'h0),
    .W171_addr (8'hAF),
    .W171_en   (_GEN_0),
    .W171_clk  (clock),
    .W171_data (32'h0),
    .W172_addr (8'hAE),
    .W172_en   (_GEN_0),
    .W172_clk  (clock),
    .W172_data (32'h0),
    .W173_addr (8'hAD),
    .W173_en   (_GEN_0),
    .W173_clk  (clock),
    .W173_data (32'h0),
    .W174_addr (8'hAC),
    .W174_en   (_GEN_0),
    .W174_clk  (clock),
    .W174_data (32'h0),
    .W175_addr (8'hAB),
    .W175_en   (_GEN_0),
    .W175_clk  (clock),
    .W175_data (32'h0),
    .W176_addr (8'hAA),
    .W176_en   (_GEN_0),
    .W176_clk  (clock),
    .W176_data (32'h0),
    .W177_addr (8'hA9),
    .W177_en   (_GEN_0),
    .W177_clk  (clock),
    .W177_data (32'h0),
    .W178_addr (8'hA8),
    .W178_en   (_GEN_0),
    .W178_clk  (clock),
    .W178_data (32'h0),
    .W179_addr (8'hA7),
    .W179_en   (_GEN_0),
    .W179_clk  (clock),
    .W179_data (32'h0),
    .W180_addr (8'hE),
    .W180_en   (_GEN_0),
    .W180_clk  (clock),
    .W180_data (32'h0),
    .W181_addr (8'hA6),
    .W181_en   (_GEN_0),
    .W181_clk  (clock),
    .W181_data (32'h0),
    .W182_addr (8'hA5),
    .W182_en   (_GEN_0),
    .W182_clk  (clock),
    .W182_data (32'h0),
    .W183_addr (8'hA4),
    .W183_en   (_GEN_0),
    .W183_clk  (clock),
    .W183_data (32'h0),
    .W184_addr (8'hA3),
    .W184_en   (_GEN_0),
    .W184_clk  (clock),
    .W184_data (32'h0),
    .W185_addr (8'hA2),
    .W185_en   (_GEN_0),
    .W185_clk  (clock),
    .W185_data (32'h0),
    .W186_addr (8'hA1),
    .W186_en   (_GEN_0),
    .W186_clk  (clock),
    .W186_data (32'h0),
    .W187_addr (8'hA0),
    .W187_en   (_GEN_0),
    .W187_clk  (clock),
    .W187_data (32'h0),
    .W188_addr (8'h9F),
    .W188_en   (_GEN_0),
    .W188_clk  (clock),
    .W188_data (32'h0),
    .W189_addr (8'h9E),
    .W189_en   (_GEN_0),
    .W189_clk  (clock),
    .W189_data (32'h0),
    .W190_addr (8'h9D),
    .W190_en   (_GEN_0),
    .W190_clk  (clock),
    .W190_data (32'h0),
    .W191_addr (8'hD),
    .W191_en   (_GEN_0),
    .W191_clk  (clock),
    .W191_data (32'h0),
    .W192_addr (8'h9C),
    .W192_en   (_GEN_0),
    .W192_clk  (clock),
    .W192_data (32'h0),
    .W193_addr (8'h9B),
    .W193_en   (_GEN_0),
    .W193_clk  (clock),
    .W193_data (32'h0),
    .W194_addr (8'h9A),
    .W194_en   (_GEN_0),
    .W194_clk  (clock),
    .W194_data (32'h0),
    .W195_addr (8'h99),
    .W195_en   (_GEN_0),
    .W195_clk  (clock),
    .W195_data (32'h0),
    .W196_addr (8'h98),
    .W196_en   (_GEN_0),
    .W196_clk  (clock),
    .W196_data (32'h0),
    .W197_addr (8'h97),
    .W197_en   (_GEN_0),
    .W197_clk  (clock),
    .W197_data (32'h0),
    .W198_addr (8'h96),
    .W198_en   (_GEN_0),
    .W198_clk  (clock),
    .W198_data (32'h0),
    .W199_addr (8'h95),
    .W199_en   (_GEN_0),
    .W199_clk  (clock),
    .W199_data (32'h0),
    .W200_addr (8'h94),
    .W200_en   (_GEN_0),
    .W200_clk  (clock),
    .W200_data (32'h0),
    .W201_addr (8'h93),
    .W201_en   (_GEN_0),
    .W201_clk  (clock),
    .W201_data (32'h0),
    .W202_addr (8'hC),
    .W202_en   (_GEN_0),
    .W202_clk  (clock),
    .W202_data (32'h0),
    .W203_addr (8'h92),
    .W203_en   (_GEN_0),
    .W203_clk  (clock),
    .W203_data (32'h0),
    .W204_addr (8'h91),
    .W204_en   (_GEN_0),
    .W204_clk  (clock),
    .W204_data (32'h0),
    .W205_addr (8'h90),
    .W205_en   (_GEN_0),
    .W205_clk  (clock),
    .W205_data (32'h0),
    .W206_addr (8'h8F),
    .W206_en   (_GEN_0),
    .W206_clk  (clock),
    .W206_data (32'h0),
    .W207_addr (8'h8E),
    .W207_en   (_GEN_0),
    .W207_clk  (clock),
    .W207_data (32'h0),
    .W208_addr (8'h8D),
    .W208_en   (_GEN_0),
    .W208_clk  (clock),
    .W208_data (32'h0),
    .W209_addr (8'h8C),
    .W209_en   (_GEN_0),
    .W209_clk  (clock),
    .W209_data (32'h0),
    .W210_addr (8'h8B),
    .W210_en   (_GEN_0),
    .W210_clk  (clock),
    .W210_data (32'h0),
    .W211_addr (8'h8A),
    .W211_en   (_GEN_0),
    .W211_clk  (clock),
    .W211_data (32'h0),
    .W212_addr (8'h89),
    .W212_en   (_GEN_0),
    .W212_clk  (clock),
    .W212_data (32'h0),
    .W213_addr (8'hB),
    .W213_en   (_GEN_0),
    .W213_clk  (clock),
    .W213_data (32'h0),
    .W214_addr (8'h88),
    .W214_en   (_GEN_0),
    .W214_clk  (clock),
    .W214_data (32'h0),
    .W215_addr (8'h87),
    .W215_en   (_GEN_0),
    .W215_clk  (clock),
    .W215_data (32'h0),
    .W216_addr (8'h86),
    .W216_en   (_GEN_0),
    .W216_clk  (clock),
    .W216_data (32'h0),
    .W217_addr (8'h85),
    .W217_en   (_GEN_0),
    .W217_clk  (clock),
    .W217_data (32'h0),
    .W218_addr (8'h84),
    .W218_en   (_GEN_0),
    .W218_clk  (clock),
    .W218_data (32'h0),
    .W219_addr (8'h83),
    .W219_en   (_GEN_0),
    .W219_clk  (clock),
    .W219_data (32'h0),
    .W220_addr (8'h82),
    .W220_en   (_GEN_0),
    .W220_clk  (clock),
    .W220_data (32'h0),
    .W221_addr (8'h81),
    .W221_en   (_GEN_0),
    .W221_clk  (clock),
    .W221_data (32'h0),
    .W222_addr (8'h80),
    .W222_en   (_GEN_0),
    .W222_clk  (clock),
    .W222_data (32'h0),
    .W223_addr (8'h7F),
    .W223_en   (_GEN_0),
    .W223_clk  (clock),
    .W223_data (32'h0),
    .W224_addr (8'hA),
    .W224_en   (_GEN_0),
    .W224_clk  (clock),
    .W224_data (32'h0),
    .W225_addr (8'h7E),
    .W225_en   (_GEN_0),
    .W225_clk  (clock),
    .W225_data (32'h0),
    .W226_addr (8'h7D),
    .W226_en   (_GEN_0),
    .W226_clk  (clock),
    .W226_data (32'h0),
    .W227_addr (8'h7C),
    .W227_en   (_GEN_0),
    .W227_clk  (clock),
    .W227_data (32'h0),
    .W228_addr (8'h7B),
    .W228_en   (_GEN_0),
    .W228_clk  (clock),
    .W228_data (32'h0),
    .W229_addr (8'h7A),
    .W229_en   (_GEN_0),
    .W229_clk  (clock),
    .W229_data (32'h0),
    .W230_addr (8'h79),
    .W230_en   (_GEN_0),
    .W230_clk  (clock),
    .W230_data (32'h0),
    .W231_addr (8'h78),
    .W231_en   (_GEN_0),
    .W231_clk  (clock),
    .W231_data (32'h0),
    .W232_addr (8'h77),
    .W232_en   (_GEN_0),
    .W232_clk  (clock),
    .W232_data (32'h0),
    .W233_addr (8'h76),
    .W233_en   (_GEN_0),
    .W233_clk  (clock),
    .W233_data (32'h0),
    .W234_addr (8'h75),
    .W234_en   (_GEN_0),
    .W234_clk  (clock),
    .W234_data (32'h0),
    .W235_addr (8'h9),
    .W235_en   (_GEN_0),
    .W235_clk  (clock),
    .W235_data (32'h0),
    .W236_addr (8'h74),
    .W236_en   (_GEN_0),
    .W236_clk  (clock),
    .W236_data (32'h0),
    .W237_addr (8'h73),
    .W237_en   (_GEN_0),
    .W237_clk  (clock),
    .W237_data (32'h0),
    .W238_addr (8'h72),
    .W238_en   (_GEN_0),
    .W238_clk  (clock),
    .W238_data (32'h0),
    .W239_addr (8'h71),
    .W239_en   (_GEN_0),
    .W239_clk  (clock),
    .W239_data (32'h0),
    .W240_addr (8'h70),
    .W240_en   (_GEN_0),
    .W240_clk  (clock),
    .W240_data (32'h0),
    .W241_addr (8'h6F),
    .W241_en   (_GEN_0),
    .W241_clk  (clock),
    .W241_data (32'h0),
    .W242_addr (8'h6E),
    .W242_en   (_GEN_0),
    .W242_clk  (clock),
    .W242_data (32'h0),
    .W243_addr (8'h6D),
    .W243_en   (_GEN_0),
    .W243_clk  (clock),
    .W243_data (32'h0),
    .W244_addr (8'h6C),
    .W244_en   (_GEN_0),
    .W244_clk  (clock),
    .W244_data (32'h0),
    .W245_addr (8'h6B),
    .W245_en   (_GEN_0),
    .W245_clk  (clock),
    .W245_data (32'h0),
    .W246_addr (8'h8),
    .W246_en   (_GEN_0),
    .W246_clk  (clock),
    .W246_data (32'h0),
    .W247_addr (8'h6A),
    .W247_en   (_GEN_0),
    .W247_clk  (clock),
    .W247_data (32'h0),
    .W248_addr (8'h69),
    .W248_en   (_GEN_0),
    .W248_clk  (clock),
    .W248_data (32'h0),
    .W249_addr (8'h68),
    .W249_en   (_GEN_0),
    .W249_clk  (clock),
    .W249_data (32'h0),
    .W250_addr (8'h67),
    .W250_en   (_GEN_0),
    .W250_clk  (clock),
    .W250_data (32'h0),
    .W251_addr (8'h66),
    .W251_en   (_GEN_0),
    .W251_clk  (clock),
    .W251_data (32'h0),
    .W252_addr (8'h65),
    .W252_en   (_GEN_0),
    .W252_clk  (clock),
    .W252_data (32'h0),
    .W253_addr (8'h64),
    .W253_en   (_GEN_0),
    .W253_clk  (clock),
    .W253_data (32'h0),
    .W254_addr (8'h63),
    .W254_en   (_GEN_0),
    .W254_clk  (clock),
    .W254_data (32'h0),
    .W255_addr (8'h62),
    .W255_en   (_GEN_0),
    .W255_clk  (clock),
    .W255_data (32'h0),
    .W256_addr (8'h61),
    .W256_en   (_GEN_0),
    .W256_clk  (clock),
    .W256_data (32'h0),
    .W257_addr (8'h7),
    .W257_en   (_GEN_0),
    .W257_clk  (clock),
    .W257_data (32'h0)
  );
  BitNetComputeUnit computeUnit (
    .io_activation  (_activationMem_ext_R1_data),
    .io_weight      (_weightMem_ext_R1_data),
    .io_accumulator (~_GEN_1 | k[4:0] == 5'h0 ? 32'h0 : lastResult),
    .io_result      (_computeUnit_io_result)
  );
  assign io_done = state == 2'h2;
  assign io_busy = |state;
  assign io_activation_readData =
    io_activation_readEn ? _activationMem_ext_R0_data : 16'h0;
  assign io_weight_readData = io_weight_readEn ? _weightMem_ext_R0_data : 2'h0;
  assign io_result_readData = io_result_readEn ? _resultMem_ext_R0_data : 32'h0;
endmodule

module BitNetScaleAiChip(
  input         clock,
                reset,
  input  [9:0]  io_axi_awaddr,
  input         io_axi_awvalid,
  output        io_axi_awready,
  input  [31:0] io_axi_wdata,
  input         io_axi_wvalid,
  output        io_axi_wready,
  output [1:0]  io_axi_bresp,
  output        io_axi_bvalid,
  input         io_axi_bready,
  input  [9:0]  io_axi_araddr,
  input         io_axi_arvalid,
  output        io_axi_arready,
  output [31:0] io_axi_rdata,
  output        io_axi_rvalid,
  input         io_axi_rready,
  output        io_status_busy,
                io_status_done,
  output [31:0] io_perf_counters_0,
                io_perf_counters_1,
                io_perf_counters_2,
                io_perf_counters_3,
  input         io_config_sparsity_enable,
  input  [3:0]  io_config_activation_bits
);

  wire        _matrixUnits_1_io_done;
  wire        _matrixUnits_1_io_busy;
  wire        _matrixUnits_0_io_done;
  wire        _matrixUnits_0_io_busy;
  wire [15:0] _matrixUnits_0_io_activation_readData;
  wire [1:0]  _matrixUnits_0_io_weight_readData;
  wire [31:0] _matrixUnits_0_io_result_readData;
  reg  [31:0] perfCounters_0;
  reg  [31:0] perfCounters_1;
  reg  [31:0] perfCounters_2;
  reg  [31:0] perfCounters_3;
  reg  [31:0] ctrlReg;
  reg  [31:0] statusReg;
  reg         axi_state;
  reg  [31:0] data_reg;
  reg  [15:0] workCounter;
  wire        _isResultWrite_T_4 = io_axi_awvalid & io_axi_wvalid;
  wire        _data_reg_T_2 = io_axi_araddr < 10'h100;
  wire        _isActWrite_T_7 = io_axi_awaddr[9:8] != 2'h3;
  wire        _data_reg_T_8 = io_axi_araddr[9:8] != 2'h3;
  reg         io_axi_bvalid_REG;
  reg         io_axi_rvalid_REG;
  wire        io_status_done_0 = _matrixUnits_0_io_done | _matrixUnits_1_io_done;
  always @(posedge clock) begin
    if (reset) begin
      perfCounters_0 <= 32'h0;
      perfCounters_1 <= 32'h0;
      perfCounters_2 <= 32'h0;
      perfCounters_3 <= 32'h0;
      ctrlReg <= 32'h0;
      statusReg <= 32'h0;
      axi_state <= 1'h0;
      data_reg <= 32'h0;
      workCounter <= 16'h0;
    end
    else begin
      automatic logic _GEN = io_axi_awvalid | io_axi_arvalid;
      perfCounters_0 <= perfCounters_0 + 32'h1;
      if (io_status_done_0)
        perfCounters_1 <= perfCounters_1 + 32'h1;
      perfCounters_2 <= 32'h10;
      perfCounters_3 <= {16'h0, workCounter};
      if (~axi_state & _GEN & _isResultWrite_T_4 & io_axi_awaddr == 10'h300)
        ctrlReg <= io_axi_wdata;
      statusReg <=
        {29'h1,
         io_status_done_0,
         _matrixUnits_0_io_busy | _matrixUnits_1_io_busy,
         ctrlReg[0]};
      axi_state <= ~axi_state & (_GEN | axi_state);
      if (~axi_state & _GEN)
        data_reg <=
          _isResultWrite_T_4
            ? io_axi_wdata
            : io_axi_araddr == 10'h300
                ? ctrlReg
                : io_axi_araddr == 10'h304
                    ? statusReg
                    : _data_reg_T_2
                        ? {16'h0, _matrixUnits_0_io_activation_readData}
                        : (|(io_axi_araddr[9:8])) & ~(io_axi_araddr[9])
                            ? {30'h0, _matrixUnits_0_io_weight_readData}
                            : io_axi_araddr[9] & _data_reg_T_8
                                ? _matrixUnits_0_io_result_readData
                                : 32'h0;
      workCounter <= workCounter + 16'h1;
    end
    io_axi_bvalid_REG <= io_axi_awvalid;
    io_axi_rvalid_REG <= io_axi_arvalid;
  end // always @(posedge)
  BitNetMatrixMultiplier matrixUnits_0 (
    .clock                   (clock),
    .reset                   (reset),
    .io_start                (ctrlReg[0]),
    .io_done                 (_matrixUnits_0_io_done),
    .io_busy                 (_matrixUnits_0_io_busy),
    .io_activation_writeEn   (_isResultWrite_T_4 & io_axi_awaddr < 10'h100),
    .io_activation_readEn    (io_axi_arvalid & _data_reg_T_2),
    .io_activation_addr      (io_axi_awvalid ? io_axi_awaddr[7:0] : io_axi_araddr[7:0]),
    .io_activation_writeData (io_axi_wdata[15:0]),
    .io_activation_readData  (_matrixUnits_0_io_activation_readData),
    .io_weight_writeEn
      (_isResultWrite_T_4 & (|(io_axi_awaddr[9:8])) & ~(io_axi_awaddr[9])),
    .io_weight_readEn
      (io_axi_arvalid & (|(io_axi_araddr[9:8])) & ~(io_axi_araddr[9])),
    .io_weight_addr          (io_axi_awvalid ? io_axi_awaddr[7:0] : io_axi_araddr[7:0]),
    .io_weight_writeData     (io_axi_wdata[1:0]),
    .io_weight_readData      (_matrixUnits_0_io_weight_readData),
    .io_result_writeEn       (_isResultWrite_T_4 & io_axi_awaddr[9] & _isActWrite_T_7),
    .io_result_readEn        (io_axi_arvalid & io_axi_araddr[9] & _data_reg_T_8),
    .io_result_addr          (io_axi_awvalid ? io_axi_awaddr[7:0] : io_axi_araddr[7:0]),
    .io_result_writeData     (io_axi_wdata),
    .io_result_readData      (_matrixUnits_0_io_result_readData)
  );
  BitNetMatrixMultiplier matrixUnits_1 (
    .clock                   (clock),
    .reset                   (reset),
    .io_start                (ctrlReg[1]),
    .io_done                 (_matrixUnits_1_io_done),
    .io_busy                 (_matrixUnits_1_io_busy),
    .io_activation_writeEn   (_isResultWrite_T_4 & io_axi_awaddr[9] & _isActWrite_T_7),
    .io_activation_readEn    (io_axi_arvalid & io_axi_araddr[9] & _data_reg_T_8),
    .io_activation_addr      (io_axi_awvalid ? io_axi_awaddr[7:0] : io_axi_araddr[7:0]),
    .io_activation_writeData (io_axi_wdata[15:0]),
    .io_activation_readData  (/* unused */),
    .io_weight_writeEn       (_isResultWrite_T_4 & io_axi_awaddr > 10'h2FF),
    .io_weight_readEn        (io_axi_arvalid & io_axi_araddr > 10'h2FF),
    .io_weight_addr          (io_axi_awvalid ? io_axi_awaddr[7:0] : io_axi_araddr[7:0]),
    .io_weight_writeData     (io_axi_wdata[1:0]),
    .io_weight_readData      (/* unused */),
    .io_result_writeEn       (1'h0),
    .io_result_readEn        (1'h0),
    .io_result_addr          (io_axi_awvalid ? io_axi_awaddr[7:0] : io_axi_araddr[7:0]),
    .io_result_writeData     (io_axi_wdata),
    .io_result_readData      (/* unused */)
  );
  assign io_axi_awready = ~axi_state;
  assign io_axi_wready = ~axi_state;
  assign io_axi_bresp = 2'h0;
  assign io_axi_bvalid = axi_state & io_axi_bvalid_REG;
  assign io_axi_arready = ~axi_state;
  assign io_axi_rdata = data_reg;
  assign io_axi_rvalid = axi_state & io_axi_rvalid_REG;
  assign io_status_busy = 1'h1;
  assign io_status_done = io_status_done_0;
  assign io_perf_counters_0 = perfCounters_0;
  assign io_perf_counters_1 = perfCounters_1;
  assign io_perf_counters_2 = perfCounters_2;
  assign io_perf_counters_3 = perfCounters_3;
endmodule

