--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml
CNC2_FC.twx CNC2_FC.ncd -o CNC2_FC.twr CNC2_FC.pcf -ucf CNC2_FC.ucf

Design file:              CNC2_FC.ncd
Physical constraint file: CNC2_FC.pcf
Device,package,speed:     xc6slx25,ftg256,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 321133312 paths analyzed, 23713 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  22.622ns.
--------------------------------------------------------------------------------

Paths for end point CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram27_RAMC (SLICE_X2Y71.CX), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram27_RAMC (RAM)
  Requirement:          12.500ns
  Data Path Delay:      12.815ns (Levels of Logic = 2)
  Clock Path Skew:      1.914ns (1.411 - -0.503)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram27_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y32.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X39Y32.D3      net (fanout=3)        3.591   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X39Y32.D       Tilo                  0.259   CNC2_FC/LocalBusBridge_1/m_ibus_RD
                                                       CNC2_FC/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_12_o1
    SLICE_X35Y39.A4      net (fanout=16)       1.189   CNC2_FC/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_12_o
    SLICE_X35Y39.A       Tilo                  0.259   CNC2_FC/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<13>
                                                       CNC2_FC/ibus_DataIn<11>LogicTrst1
    SLICE_X2Y71.CX       net (fanout=114)      6.922   CNC2_FC/ibus_DataIn<11>
    SLICE_X2Y71.CLK      Tds                   0.204   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram27_RAMD_O
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram27_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     12.815ns (1.113ns logic, 11.702ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.899ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram27_RAMC (RAM)
  Requirement:          12.500ns
  Data Path Delay:      12.129ns (Levels of Logic = 3)
  Clock Path Skew:      1.938ns (1.411 - -0.527)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram27_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y47.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X44Y35.B5      net (fanout=19)       1.993   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X44Y35.B       Tilo                  0.205   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_FbkBuffer<11>
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X39Y32.D4      net (fanout=10)       0.707   AddressDecoderCS0n
    SLICE_X39Y32.D       Tilo                  0.259   CNC2_FC/LocalBusBridge_1/m_ibus_RD
                                                       CNC2_FC/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_12_o1
    SLICE_X35Y39.A4      net (fanout=16)       1.189   CNC2_FC/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_12_o
    SLICE_X35Y39.A       Tilo                  0.259   CNC2_FC/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<13>
                                                       CNC2_FC/ibus_DataIn<11>LogicTrst1
    SLICE_X2Y71.CX       net (fanout=114)      6.922   CNC2_FC/ibus_DataIn<11>
    SLICE_X2Y71.CLK      Tds                   0.204   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram27_RAMD_O
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram27_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     12.129ns (1.318ns logic, 10.811ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.949ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram27_RAMC (RAM)
  Requirement:          12.500ns
  Data Path Delay:      12.079ns (Levels of Logic = 3)
  Clock Path Skew:      1.938ns (1.411 - -0.527)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram27_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y47.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X21Y37.B3      net (fanout=19)       1.825   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X21Y37.B       Tilo                  0.259   SRIPartition_1/Com_Select<0>
                                                       AddressDecoder_inst/oADDRDEC_CS2n
    SLICE_X33Y33.A5      net (fanout=22)       1.201   AddressDecoderCS2n
    SLICE_X33Y33.A       Tilo                  0.259   SRIPartition_1/LocalBusBridgeSRI_1/m_ibus_RD
                                                       SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_374_o1
    SLICE_X35Y39.A6      net (fanout=16)       0.759   SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_374_o
    SLICE_X35Y39.A       Tilo                  0.259   CNC2_FC/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<13>
                                                       CNC2_FC/ibus_DataIn<11>LogicTrst1
    SLICE_X2Y71.CX       net (fanout=114)      6.922   CNC2_FC/ibus_DataIn<11>
    SLICE_X2Y71.CLK      Tds                   0.204   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram27_RAMD_O
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram27_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     12.079ns (1.372ns logic, 10.707ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23_RAMA (SLICE_X22Y58.CE), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23_RAMA (RAM)
  Requirement:          12.500ns
  Data Path Delay:      12.638ns (Levels of Logic = 5)
  Clock Path Skew:      1.792ns (1.265 - -0.527)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y47.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X44Y35.B5      net (fanout=19)       1.993   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X44Y35.B       Tilo                  0.205   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_FbkBuffer<11>
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X43Y30.B5      net (fanout=10)       0.651   AddressDecoderCS0n
    SLICE_X43Y30.B       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl7
                                                       CNC2_FC/SCANHEAD_Partition_1/Mmux_XY2_Select1
    SLICE_X41Y40.A5      net (fanout=26)       1.471   CNC2_FC/SCANHEAD_Partition_1/XY2_Select
    SLICE_X41Y40.A       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/m_TotalCount<1>
                                                       CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/Mmux_m_DDACmdLoad31
    SLICE_X24Y46.A1      net (fanout=4)        2.032   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/m_DDACmdLoad<2>
    SLICE_X24Y46.A       Tilo                  0.205   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/Mmux_m_Next_ByteCount81
                                                       CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X7Y47.A4       net (fanout=7)        1.468   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X7Y47.A        Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_A<0>
                                                       CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
    SLICE_X22Y58.CE      net (fanout=6)        3.141   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
    SLICE_X22Y58.CLK     Tceck                 0.304   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23_RAMD_O
                                                       CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     12.638ns (1.882ns logic, 10.756ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.864ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_0 (FF)
  Destination:          CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23_RAMA (RAM)
  Requirement:          25.000ns
  Data Path Delay:      11.035ns (Levels of Logic = 4)
  Clock Path Skew:      -0.066ns (0.461 - 0.527)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_0 to CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y37.AQ      Tcko                  0.447   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter<3>
                                                       CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_0
    SLICE_X47Y37.A2      net (fanout=4)        0.828   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter<0>
    SLICE_X47Y37.A       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FS
                                                       CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_fall11
    SLICE_X47Y37.B5      net (fanout=21)       0.847   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_fall1
    SLICE_X47Y37.B       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FS
                                                       CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_rise<7>1
    SLICE_X24Y46.A3      net (fanout=86)       3.018   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_CLK_rise
    SLICE_X24Y46.A       Tilo                  0.205   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/Mmux_m_Next_ByteCount81
                                                       CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X7Y47.A4       net (fanout=7)        1.468   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X7Y47.A        Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_A<0>
                                                       CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
    SLICE_X22Y58.CE      net (fanout=6)        3.141   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
    SLICE_X22Y58.CLK     Tceck                 0.304   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23_RAMD_O
                                                       CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     11.035ns (1.733ns logic, 9.302ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_5 (FF)
  Destination:          CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23_RAMA (RAM)
  Requirement:          25.000ns
  Data Path Delay:      10.665ns (Levels of Logic = 4)
  Clock Path Skew:      -0.063ns (0.461 - 0.524)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_5 to CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y38.BQ      Tcko                  0.447   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter<7>
                                                       CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_5
    SLICE_X47Y37.A3      net (fanout=2)        0.458   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter<5>
    SLICE_X47Y37.A       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FS
                                                       CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_fall11
    SLICE_X47Y37.B5      net (fanout=21)       0.847   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_fall1
    SLICE_X47Y37.B       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FS
                                                       CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_rise<7>1
    SLICE_X24Y46.A3      net (fanout=86)       3.018   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_CLK_rise
    SLICE_X24Y46.A       Tilo                  0.205   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/Mmux_m_Next_ByteCount81
                                                       CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X7Y47.A4       net (fanout=7)        1.468   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X7Y47.A        Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_A<0>
                                                       CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
    SLICE_X22Y58.CE      net (fanout=6)        3.141   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
    SLICE_X22Y58.CLK     Tceck                 0.304   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23_RAMD_O
                                                       CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     10.665ns (1.733ns logic, 8.932ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23_RAMB (SLICE_X22Y58.CE), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23_RAMB (RAM)
  Requirement:          12.500ns
  Data Path Delay:      12.638ns (Levels of Logic = 5)
  Clock Path Skew:      1.792ns (1.265 - -0.527)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y47.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X44Y35.B5      net (fanout=19)       1.993   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X44Y35.B       Tilo                  0.205   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_FbkBuffer<11>
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X43Y30.B5      net (fanout=10)       0.651   AddressDecoderCS0n
    SLICE_X43Y30.B       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl7
                                                       CNC2_FC/SCANHEAD_Partition_1/Mmux_XY2_Select1
    SLICE_X41Y40.A5      net (fanout=26)       1.471   CNC2_FC/SCANHEAD_Partition_1/XY2_Select
    SLICE_X41Y40.A       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/m_TotalCount<1>
                                                       CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/Mmux_m_DDACmdLoad31
    SLICE_X24Y46.A1      net (fanout=4)        2.032   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/m_DDACmdLoad<2>
    SLICE_X24Y46.A       Tilo                  0.205   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/Mmux_m_Next_ByteCount81
                                                       CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X7Y47.A4       net (fanout=7)        1.468   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X7Y47.A        Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_A<0>
                                                       CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
    SLICE_X22Y58.CE      net (fanout=6)        3.141   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
    SLICE_X22Y58.CLK     Tceck                 0.304   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23_RAMD_O
                                                       CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     12.638ns (1.882ns logic, 10.756ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.864ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_0 (FF)
  Destination:          CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23_RAMB (RAM)
  Requirement:          25.000ns
  Data Path Delay:      11.035ns (Levels of Logic = 4)
  Clock Path Skew:      -0.066ns (0.461 - 0.527)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_0 to CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y37.AQ      Tcko                  0.447   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter<3>
                                                       CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_0
    SLICE_X47Y37.A2      net (fanout=4)        0.828   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter<0>
    SLICE_X47Y37.A       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FS
                                                       CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_fall11
    SLICE_X47Y37.B5      net (fanout=21)       0.847   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_fall1
    SLICE_X47Y37.B       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FS
                                                       CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_rise<7>1
    SLICE_X24Y46.A3      net (fanout=86)       3.018   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_CLK_rise
    SLICE_X24Y46.A       Tilo                  0.205   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/Mmux_m_Next_ByteCount81
                                                       CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X7Y47.A4       net (fanout=7)        1.468   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X7Y47.A        Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_A<0>
                                                       CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
    SLICE_X22Y58.CE      net (fanout=6)        3.141   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
    SLICE_X22Y58.CLK     Tceck                 0.304   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23_RAMD_O
                                                       CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     11.035ns (1.733ns logic, 9.302ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_5 (FF)
  Destination:          CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23_RAMB (RAM)
  Requirement:          25.000ns
  Data Path Delay:      10.665ns (Levels of Logic = 4)
  Clock Path Skew:      -0.063ns (0.461 - 0.524)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_5 to CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y38.BQ      Tcko                  0.447   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter<7>
                                                       CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_5
    SLICE_X47Y37.A3      net (fanout=2)        0.458   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter<5>
    SLICE_X47Y37.A       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FS
                                                       CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_fall11
    SLICE_X47Y37.B5      net (fanout=21)       0.847   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_fall1
    SLICE_X47Y37.B       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FS
                                                       CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_rise<7>1
    SLICE_X24Y46.A3      net (fanout=86)       3.018   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_CLK_rise
    SLICE_X24Y46.A       Tilo                  0.205   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/Mmux_m_Next_ByteCount81
                                                       CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X7Y47.A4       net (fanout=7)        1.468   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X7Y47.A        Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_A<0>
                                                       CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
    SLICE_X22Y58.CE      net (fanout=6)        3.141   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
    SLICE_X22Y58.CLK     Tceck                 0.304   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23_RAMD_O
                                                       CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     10.665ns (1.733ns logic, 8.932ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CNC2_FC/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram48/SP (SLICE_X22Y37.DX), 8 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.034ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_15 (FF)
  Destination:          CNC2_FC/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram48/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.771ns (Levels of Logic = 1)
  Clock Path Skew:      1.327ns (1.110 - -0.217)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_15 to CNC2_FC/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram48/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.CQ      Tcko                  0.198   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<15>
                                                       SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_15
    SLICE_X29Y37.C1      net (fanout=1)        1.106   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<15>
    SLICE_X29Y37.C       Tilo                  0.156   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_DIA2<15>
                                                       CNC2_FC/ibus_DataIn<15>LogicTrst1
    SLICE_X22Y37.DX      net (fanout=121)      0.392   CNC2_FC/ibus_DataIn<15>
    SLICE_X22Y37.CLK     Tdh         (-Th)     0.081   CNC2_FC/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N265
                                                       CNC2_FC/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram48/SP
    -------------------------------------------------  ---------------------------
    Total                                      1.771ns (0.273ns logic, 1.498ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.280ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          CNC2_FC/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram48/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      3.094ns (Levels of Logic = 2)
  Clock Path Skew:      1.404ns (1.110 - -0.294)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to CNC2_FC/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram48/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y32.AQ      Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X33Y33.A3      net (fanout=3)        1.641   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X33Y33.A       Tilo                  0.156   SRIPartition_1/LocalBusBridgeSRI_1/m_ibus_RD
                                                       SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_374_o1
    SLICE_X29Y37.C6      net (fanout=16)       0.632   SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_374_o
    SLICE_X29Y37.C       Tilo                  0.156   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_DIA2<15>
                                                       CNC2_FC/ibus_DataIn<15>LogicTrst1
    SLICE_X22Y37.DX      net (fanout=121)      0.392   CNC2_FC/ibus_DataIn<15>
    SLICE_X22Y37.CLK     Tdh         (-Th)     0.081   CNC2_FC/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N265
                                                       CNC2_FC/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram48/SP
    -------------------------------------------------  ---------------------------
    Total                                      3.094ns (0.429ns logic, 2.665ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.323ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CNC2_FC/LocalBusBridge_1/m_BusDataOut_15 (FF)
  Destination:          CNC2_FC/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram48/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.333ns (Levels of Logic = 1)
  Clock Path Skew:      0.010ns (0.158 - 0.148)
  Source Clock:         BUFG_CLK_40MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CNC2_FC/LocalBusBridge_1/m_BusDataOut_15 to CNC2_FC/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram48/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y37.BQ      Tcko                  0.200   CNC2_FC/LocalBusBridge_1/m_BusDataOut<15>
                                                       CNC2_FC/LocalBusBridge_1/m_BusDataOut_15
    SLICE_X29Y37.C4      net (fanout=1)        0.666   CNC2_FC/LocalBusBridge_1/m_BusDataOut<15>
    SLICE_X29Y37.C       Tilo                  0.156   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_DIA2<15>
                                                       CNC2_FC/ibus_DataIn<15>LogicTrst1
    SLICE_X22Y37.DX      net (fanout=121)      0.392   CNC2_FC/ibus_DataIn<15>
    SLICE_X22Y37.CLK     Tdh         (-Th)     0.081   CNC2_FC/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N265
                                                       CNC2_FC/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram48/SP
    -------------------------------------------------  ---------------------------
    Total                                      1.333ns (0.275ns logic, 1.058ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram48/DP (SLICE_X22Y37.DX), 8 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.043ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_15 (FF)
  Destination:          CNC2_FC/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram48/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.780ns (Levels of Logic = 1)
  Clock Path Skew:      1.327ns (1.110 - -0.217)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_15 to CNC2_FC/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram48/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.CQ      Tcko                  0.198   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<15>
                                                       SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_15
    SLICE_X29Y37.C1      net (fanout=1)        1.106   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<15>
    SLICE_X29Y37.C       Tilo                  0.156   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_DIA2<15>
                                                       CNC2_FC/ibus_DataIn<15>LogicTrst1
    SLICE_X22Y37.DX      net (fanout=121)      0.392   CNC2_FC/ibus_DataIn<15>
    SLICE_X22Y37.CLK     Tdh         (-Th)     0.072   CNC2_FC/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N265
                                                       CNC2_FC/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram48/DP
    -------------------------------------------------  ---------------------------
    Total                                      1.780ns (0.282ns logic, 1.498ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.289ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          CNC2_FC/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram48/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      3.103ns (Levels of Logic = 2)
  Clock Path Skew:      1.404ns (1.110 - -0.294)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to CNC2_FC/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram48/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y32.AQ      Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X33Y33.A3      net (fanout=3)        1.641   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X33Y33.A       Tilo                  0.156   SRIPartition_1/LocalBusBridgeSRI_1/m_ibus_RD
                                                       SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_374_o1
    SLICE_X29Y37.C6      net (fanout=16)       0.632   SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_374_o
    SLICE_X29Y37.C       Tilo                  0.156   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_DIA2<15>
                                                       CNC2_FC/ibus_DataIn<15>LogicTrst1
    SLICE_X22Y37.DX      net (fanout=121)      0.392   CNC2_FC/ibus_DataIn<15>
    SLICE_X22Y37.CLK     Tdh         (-Th)     0.072   CNC2_FC/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N265
                                                       CNC2_FC/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram48/DP
    -------------------------------------------------  ---------------------------
    Total                                      3.103ns (0.438ns logic, 2.665ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.332ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CNC2_FC/LocalBusBridge_1/m_BusDataOut_15 (FF)
  Destination:          CNC2_FC/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram48/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.342ns (Levels of Logic = 1)
  Clock Path Skew:      0.010ns (0.158 - 0.148)
  Source Clock:         BUFG_CLK_40MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CNC2_FC/LocalBusBridge_1/m_BusDataOut_15 to CNC2_FC/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram48/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y37.BQ      Tcko                  0.200   CNC2_FC/LocalBusBridge_1/m_BusDataOut<15>
                                                       CNC2_FC/LocalBusBridge_1/m_BusDataOut_15
    SLICE_X29Y37.C4      net (fanout=1)        0.666   CNC2_FC/LocalBusBridge_1/m_BusDataOut<15>
    SLICE_X29Y37.C       Tilo                  0.156   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_DIA2<15>
                                                       CNC2_FC/ibus_DataIn<15>LogicTrst1
    SLICE_X22Y37.DX      net (fanout=121)      0.392   CNC2_FC/ibus_DataIn<15>
    SLICE_X22Y37.CLK     Tdh         (-Th)     0.072   CNC2_FC/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N265
                                                       CNC2_FC/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram48/DP
    -------------------------------------------------  ---------------------------
    Total                                      1.342ns (0.284ns logic, 1.058ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram47/SP (SLICE_X34Y35.DX), 8 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.194ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_15 (FF)
  Destination:          CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram47/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.906ns (Levels of Logic = 1)
  Clock Path Skew:      1.302ns (1.085 - -0.217)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_15 to CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram47/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.CQ      Tcko                  0.198   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<15>
                                                       SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_15
    SLICE_X29Y37.C1      net (fanout=1)        1.106   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<15>
    SLICE_X29Y37.C       Tilo                  0.156   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_DIA2<15>
                                                       CNC2_FC/ibus_DataIn<15>LogicTrst1
    SLICE_X34Y35.DX      net (fanout=121)      0.527   CNC2_FC/ibus_DataIn<15>
    SLICE_X34Y35.CLK     Tdh         (-Th)     0.081   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N263
                                                       CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram47/SP
    -------------------------------------------------  ---------------------------
    Total                                      1.906ns (0.273ns logic, 1.633ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram47/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      3.229ns (Levels of Logic = 2)
  Clock Path Skew:      1.379ns (1.085 - -0.294)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram47/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y32.AQ      Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X33Y33.A3      net (fanout=3)        1.641   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X33Y33.A       Tilo                  0.156   SRIPartition_1/LocalBusBridgeSRI_1/m_ibus_RD
                                                       SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_374_o1
    SLICE_X29Y37.C6      net (fanout=16)       0.632   SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_374_o
    SLICE_X29Y37.C       Tilo                  0.156   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_DIA2<15>
                                                       CNC2_FC/ibus_DataIn<15>LogicTrst1
    SLICE_X34Y35.DX      net (fanout=121)      0.527   CNC2_FC/ibus_DataIn<15>
    SLICE_X34Y35.CLK     Tdh         (-Th)     0.081   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N263
                                                       CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram47/SP
    -------------------------------------------------  ---------------------------
    Total                                      3.229ns (0.429ns logic, 2.800ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.485ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CNC2_FC/LocalBusBridge_1/m_BusDataOut_15 (FF)
  Destination:          CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram47/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.468ns (Levels of Logic = 1)
  Clock Path Skew:      -0.017ns (0.092 - 0.109)
  Source Clock:         BUFG_CLK_40MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CNC2_FC/LocalBusBridge_1/m_BusDataOut_15 to CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram47/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y37.BQ      Tcko                  0.200   CNC2_FC/LocalBusBridge_1/m_BusDataOut<15>
                                                       CNC2_FC/LocalBusBridge_1/m_BusDataOut_15
    SLICE_X29Y37.C4      net (fanout=1)        0.666   CNC2_FC/LocalBusBridge_1/m_BusDataOut<15>
    SLICE_X29Y37.C       Tilo                  0.156   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_DIA2<15>
                                                       CNC2_FC/ibus_DataIn<15>LogicTrst1
    SLICE_X34Y35.DX      net (fanout=121)      0.527   CNC2_FC/ibus_DataIn<15>
    SLICE_X34Y35.CLK     Tdh         (-Th)     0.081   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N263
                                                       CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram47/SP
    -------------------------------------------------  ---------------------------
    Total                                      1.468ns (0.275ns logic, 1.193ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.830ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_40MHz/CLK2X
  Logical resource: DCM_SP_inst_40MHz/CLK2X
  Location pin: DCM_X0Y2.CLK2X
  Clock network: CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 874319 paths analyzed, 20272 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.201ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount_3 (SLICE_X27Y60.C6), 2851 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.299ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.735ns (Levels of Logic = 7)
  Clock Path Skew:      -0.206ns (0.444 - 0.650)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y20.DOB17   Trcko_DOB_REG         1.600   SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    SLICE_X5Y58.A5       net (fanout=10)       3.158   SRIPartition_1/G1.Channel[2].SRIComPartition_1/DOB2<17>
    SLICE_X5Y58.A        Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_SlaveADDR<2>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_A21
    SLICE_X6Y58.B1       net (fanout=2)        0.763   SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_A<1>
    SLICE_X6Y58.COUT     Topcyb                0.380   SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_lut<1>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
    SLICE_X6Y59.CIN      net (fanout=1)        0.003   SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
    SLICE_X6Y59.AMUX     Tcina                 0.202   SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<7>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<7>
    SLICE_X7Y59.B5       net (fanout=1)        0.639   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT<4>
    SLICE_X7Y59.BMUX     Tilo                  0.313   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionTotalSize<5>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_NextRegionTotalSize51
    SLICE_X7Y59.A3       net (fanout=4)        0.323   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_NextRegionTotalSize<4>
    SLICE_X7Y59.A        Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionTotalSize<5>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/_n1412_inv5_SW0
    SLICE_X11Y59.B5      net (fanout=1)        0.652   N1703
    SLICE_X11Y59.B       Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionDataADDR<0>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/_n1412_inv5_rstpot
    SLICE_X27Y60.C6      net (fanout=14)       2.603   SRIPartition_1/G1.Channel[2].SRIComPartition_1/_n1412_inv5_rstpot
    SLICE_X27Y60.CLK     Tas                   0.322   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount<3>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount_3_dpot
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount_3
    -------------------------------------------------  ---------------------------
    Total                                     11.735ns (3.594ns logic, 8.141ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.346ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.688ns (Levels of Logic = 6)
  Clock Path Skew:      -0.206ns (0.444 - 0.650)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y20.DOB17   Trcko_DOB_REG         1.600   SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    SLICE_X5Y58.A5       net (fanout=10)       3.158   SRIPartition_1/G1.Channel[2].SRIComPartition_1/DOB2<17>
    SLICE_X5Y58.A        Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_SlaveADDR<2>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_A21
    SLICE_X6Y58.B1       net (fanout=2)        0.763   SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_A<1>
    SLICE_X6Y58.BMUX     Topbb                 0.376   SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_lut<1>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
    SLICE_X7Y60.B4       net (fanout=2)        0.550   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT<1>
    SLICE_X7Y60.B        Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionTotalSize<3>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_NextRegionTotalSize21
    SLICE_X8Y60.D1       net (fanout=1)        0.686   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_NextRegionTotalSize<1>
    SLICE_X8Y60.D        Tilo                  0.205   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/m_CRCEN
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/_n1412_inv3
    SLICE_X11Y59.B2      net (fanout=1)        0.648   SRIPartition_1/G1.Channel[2].SRIComPartition_1/_n1412_inv3
    SLICE_X11Y59.B       Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionDataADDR<0>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/_n1412_inv5_rstpot
    SLICE_X27Y60.C6      net (fanout=14)       2.603   SRIPartition_1/G1.Channel[2].SRIComPartition_1/_n1412_inv5_rstpot
    SLICE_X27Y60.CLK     Tas                   0.322   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount<3>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount_3_dpot
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount_3
    -------------------------------------------------  ---------------------------
    Total                                     11.688ns (3.280ns logic, 8.408ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.444ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.590ns (Levels of Logic = 6)
  Clock Path Skew:      -0.206ns (0.444 - 0.650)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y20.DOB17   Trcko_DOB_REG         1.600   SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    SLICE_X5Y58.A5       net (fanout=10)       3.158   SRIPartition_1/G1.Channel[2].SRIComPartition_1/DOB2<17>
    SLICE_X5Y58.A        Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_SlaveADDR<2>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_A21
    SLICE_X6Y58.B1       net (fanout=2)        0.763   SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_A<1>
    SLICE_X6Y58.COUT     Topcyb                0.380   SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_lut<1>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
    SLICE_X6Y59.CIN      net (fanout=1)        0.003   SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
    SLICE_X6Y59.CMUX     Tcinc                 0.261   SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<7>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<7>
    SLICE_X7Y59.A1       net (fanout=3)        1.071   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT<6>
    SLICE_X7Y59.A        Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionTotalSize<5>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/_n1412_inv5_SW0
    SLICE_X11Y59.B5      net (fanout=1)        0.652   N1703
    SLICE_X11Y59.B       Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionDataADDR<0>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/_n1412_inv5_rstpot
    SLICE_X27Y60.C6      net (fanout=14)       2.603   SRIPartition_1/G1.Channel[2].SRIComPartition_1/_n1412_inv5_rstpot
    SLICE_X27Y60.CLK     Tas                   0.322   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount<3>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount_3_dpot
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount_3
    -------------------------------------------------  ---------------------------
    Total                                     11.590ns (3.340ns logic, 8.250ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAMB16_X0Y14.DIA15), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.330ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      12.031ns (Levels of Logic = 3)
  Clock Path Skew:      0.121ns (0.539 - 0.418)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y32.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X39Y32.D3      net (fanout=3)        3.591   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X39Y32.D       Tilo                  0.259   CNC2_FC/LocalBusBridge_1/m_ibus_RD
                                                       CNC2_FC/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_12_o1
    SLICE_X29Y37.C2      net (fanout=16)       1.677   CNC2_FC/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_12_o
    SLICE_X29Y37.C       Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_DIA2<15>
                                                       CNC2_FC/ibus_DataIn<15>LogicTrst1
    SLICE_X3Y22.C6       net (fanout=121)      4.394   CNC2_FC/ibus_DataIn<15>
    SLICE_X3Y22.C        Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA2<15>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA2<15>LogicTrst1
    RAMB16_X0Y14.DIA15   net (fanout=1)        0.901   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA2<15>
    RAMB16_X0Y14.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     12.031ns (1.468ns logic, 10.563ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.345ns (Levels of Logic = 4)
  Clock Path Skew:      0.145ns (0.539 - 0.394)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y47.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X44Y35.B5      net (fanout=19)       1.993   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X44Y35.B       Tilo                  0.205   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_FbkBuffer<11>
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X39Y32.D4      net (fanout=10)       0.707   AddressDecoderCS0n
    SLICE_X39Y32.D       Tilo                  0.259   CNC2_FC/LocalBusBridge_1/m_ibus_RD
                                                       CNC2_FC/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_12_o1
    SLICE_X29Y37.C2      net (fanout=16)       1.677   CNC2_FC/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_12_o
    SLICE_X29Y37.C       Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_DIA2<15>
                                                       CNC2_FC/ibus_DataIn<15>LogicTrst1
    SLICE_X3Y22.C6       net (fanout=121)      4.394   CNC2_FC/ibus_DataIn<15>
    SLICE_X3Y22.C        Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA2<15>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA2<15>LogicTrst1
    RAMB16_X0Y14.DIA15   net (fanout=1)        0.901   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA2<15>
    RAMB16_X0Y14.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.345ns (1.673ns logic, 9.672ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.169ns (Levels of Logic = 3)
  Clock Path Skew:      0.145ns (0.539 - 0.394)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y47.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X41Y37.B5      net (fanout=19)       2.970   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X41Y37.B       Tilo                  0.259   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv1
    SLICE_X29Y37.C5      net (fanout=16)       1.436   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
    SLICE_X29Y37.C       Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_DIA2<15>
                                                       CNC2_FC/ibus_DataIn<15>LogicTrst1
    SLICE_X3Y22.C6       net (fanout=121)      4.394   CNC2_FC/ibus_DataIn<15>
    SLICE_X3Y22.C        Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA2<15>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA2<15>LogicTrst1
    RAMB16_X0Y14.DIA15   net (fanout=1)        0.901   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA2<15>
    RAMB16_X0Y14.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.169ns (1.468ns logic, 9.701ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount_1 (SLICE_X25Y56.B5), 2851 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.668ns (Levels of Logic = 7)
  Clock Path Skew:      -0.205ns (0.445 - 0.650)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y20.DOB17   Trcko_DOB_REG         1.600   SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    SLICE_X5Y58.A5       net (fanout=10)       3.158   SRIPartition_1/G1.Channel[2].SRIComPartition_1/DOB2<17>
    SLICE_X5Y58.A        Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_SlaveADDR<2>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_A21
    SLICE_X6Y58.B1       net (fanout=2)        0.763   SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_A<1>
    SLICE_X6Y58.COUT     Topcyb                0.380   SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_lut<1>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
    SLICE_X6Y59.CIN      net (fanout=1)        0.003   SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
    SLICE_X6Y59.AMUX     Tcina                 0.202   SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<7>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<7>
    SLICE_X7Y59.B5       net (fanout=1)        0.639   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT<4>
    SLICE_X7Y59.BMUX     Tilo                  0.313   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionTotalSize<5>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_NextRegionTotalSize51
    SLICE_X7Y59.A3       net (fanout=4)        0.323   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_NextRegionTotalSize<4>
    SLICE_X7Y59.A        Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionTotalSize<5>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/_n1412_inv5_SW0
    SLICE_X11Y59.B5      net (fanout=1)        0.652   N1703
    SLICE_X11Y59.B       Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionDataADDR<0>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/_n1412_inv5_rstpot
    SLICE_X25Y56.B5      net (fanout=14)       2.536   SRIPartition_1/G1.Channel[2].SRIComPartition_1/_n1412_inv5_rstpot
    SLICE_X25Y56.CLK     Tas                   0.322   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount<1>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount_1_dpot
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount_1
    -------------------------------------------------  ---------------------------
    Total                                     11.668ns (3.594ns logic, 8.074ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.414ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.621ns (Levels of Logic = 6)
  Clock Path Skew:      -0.205ns (0.445 - 0.650)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y20.DOB17   Trcko_DOB_REG         1.600   SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    SLICE_X5Y58.A5       net (fanout=10)       3.158   SRIPartition_1/G1.Channel[2].SRIComPartition_1/DOB2<17>
    SLICE_X5Y58.A        Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_SlaveADDR<2>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_A21
    SLICE_X6Y58.B1       net (fanout=2)        0.763   SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_A<1>
    SLICE_X6Y58.BMUX     Topbb                 0.376   SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_lut<1>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
    SLICE_X7Y60.B4       net (fanout=2)        0.550   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT<1>
    SLICE_X7Y60.B        Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionTotalSize<3>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_NextRegionTotalSize21
    SLICE_X8Y60.D1       net (fanout=1)        0.686   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_NextRegionTotalSize<1>
    SLICE_X8Y60.D        Tilo                  0.205   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/m_CRCEN
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/_n1412_inv3
    SLICE_X11Y59.B2      net (fanout=1)        0.648   SRIPartition_1/G1.Channel[2].SRIComPartition_1/_n1412_inv3
    SLICE_X11Y59.B       Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionDataADDR<0>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/_n1412_inv5_rstpot
    SLICE_X25Y56.B5      net (fanout=14)       2.536   SRIPartition_1/G1.Channel[2].SRIComPartition_1/_n1412_inv5_rstpot
    SLICE_X25Y56.CLK     Tas                   0.322   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount<1>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount_1_dpot
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount_1
    -------------------------------------------------  ---------------------------
    Total                                     11.621ns (3.280ns logic, 8.341ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.523ns (Levels of Logic = 6)
  Clock Path Skew:      -0.205ns (0.445 - 0.650)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y20.DOB17   Trcko_DOB_REG         1.600   SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    SLICE_X5Y58.A5       net (fanout=10)       3.158   SRIPartition_1/G1.Channel[2].SRIComPartition_1/DOB2<17>
    SLICE_X5Y58.A        Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_SlaveADDR<2>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_A21
    SLICE_X6Y58.B1       net (fanout=2)        0.763   SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_A<1>
    SLICE_X6Y58.COUT     Topcyb                0.380   SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_lut<1>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
    SLICE_X6Y59.CIN      net (fanout=1)        0.003   SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
    SLICE_X6Y59.CMUX     Tcinc                 0.261   SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<7>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<7>
    SLICE_X7Y59.A1       net (fanout=3)        1.071   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT<6>
    SLICE_X7Y59.A        Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionTotalSize<5>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/_n1412_inv5_SW0
    SLICE_X11Y59.B5      net (fanout=1)        0.652   N1703
    SLICE_X11Y59.B       Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionDataADDR<0>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/_n1412_inv5_rstpot
    SLICE_X25Y56.B5      net (fanout=14)       2.536   SRIPartition_1/G1.Channel[2].SRIComPartition_1/_n1412_inv5_rstpot
    SLICE_X25Y56.CLK     Tas                   0.322   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount<1>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount_1_dpot
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount_1
    -------------------------------------------------  ---------------------------
    Total                                     11.523ns (3.340ns logic, 8.183ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_3 (SLICE_X8Y54.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.388ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_2 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.388ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_2 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y54.CQ       Tcko                  0.200   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<3>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_2
    SLICE_X8Y54.DX       net (fanout=3)        0.140   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<2>
    SLICE_X8Y54.CLK      Tckdi       (-Th)    -0.048   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<3>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_3
    -------------------------------------------------  ---------------------------
    Total                                      0.388ns (0.248ns logic, 0.140ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_2 (SLICE_X36Y50.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.396ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_34 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.396ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_34 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y50.BQ      Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag<35>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_34
    SLICE_X36Y50.B5      net (fanout=2)        0.075   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag<34>
    SLICE_X36Y50.CLK     Tah         (-Th)    -0.121   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag<35>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux__n1263232
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_2
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.321ns logic, 0.075ns route)
                                                       (81.1% logic, 18.9% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_14 (SLICE_X36Y54.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.396ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_46 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.396ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_46 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y54.BQ      Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag<47>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_46
    SLICE_X36Y54.B5      net (fanout=2)        0.075   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag<46>
    SLICE_X36Y54.CLK     Tah         (-Th)    -0.121   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag<47>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux__n126362
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_14
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.321ns logic, 0.075ns route)
                                                       (81.1% logic, 18.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X0Y10.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Logical resource: SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Location pin: RAMB16_X0Y10.CLKB
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X0Y8.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel2SRIComPartition_1m_WEB1_0_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel2SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.251ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X9Y32.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    7.249ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      5.251ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y31.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X10Y32.A4      net (fanout=1204)     3.857   startup_reset
    SLICE_X10Y32.A       Tilo                  0.203   CNC2_FC/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N259
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o1
    SLICE_X9Y32.SR       net (fanout=2)        0.520   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o
    SLICE_X9Y32.CLK      Trck                  0.280   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.251ns (0.874ns logic, 4.377ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.419ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.081ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y49.DQ       Tcko                  0.408   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X10Y32.A3      net (fanout=2)        1.670   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X10Y32.A       Tilo                  0.203   CNC2_FC/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N259
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o1
    SLICE_X9Y32.SR       net (fanout=2)        0.520   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o
    SLICE_X9Y32.CLK      Trck                  0.280   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.081ns (0.891ns logic, 2.190ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X9Y32.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  7.470ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      5.030ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y31.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X10Y32.A4      net (fanout=1204)     3.857   startup_reset
    SLICE_X10Y32.AMUX    Tilo                  0.261   CNC2_FC/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N259
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X9Y32.CLK      net (fanout=2)        0.521   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    -------------------------------------------------  ---------------------------
    Total                                      5.030ns (0.652ns logic, 4.378ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  9.640ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.860ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y49.DQ       Tcko                  0.408   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X10Y32.A3      net (fanout=2)        1.670   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X10Y32.AMUX    Tilo                  0.261   CNC2_FC/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N259
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X9Y32.CLK      net (fanout=2)        0.521   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    -------------------------------------------------  ---------------------------
    Total                                      2.860ns (0.669ns logic, 2.191ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel2SRIComPartition_1m_WEB1_0_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel2SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X9Y32.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.803ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.803ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y49.DQ       Tcko                  0.200   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X10Y32.A3      net (fanout=2)        0.993   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X10Y32.A       Tilo                  0.156   CNC2_FC/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N259
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o1
    SLICE_X9Y32.SR       net (fanout=2)        0.299   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o
    SLICE_X9Y32.CLK      Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.803ns (0.511ns logic, 1.292ns route)
                                                       (28.3% logic, 71.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.229ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.229ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y31.AQ      Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X10Y32.A4      net (fanout=1204)     2.421   startup_reset
    SLICE_X10Y32.A       Tilo                  0.156   CNC2_FC/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N259
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o1
    SLICE_X9Y32.SR       net (fanout=2)        0.299   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o
    SLICE_X9Y32.CLK      Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.229ns (0.509ns logic, 2.720ns route)
                                                       (15.8% logic, 84.2% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X9Y32.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.663ns (data path)
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      1.663ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y49.DQ       Tcko                  0.200   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X10Y32.A3      net (fanout=2)        0.993   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X10Y32.AMUX    Tilo                  0.191   CNC2_FC/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N259
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X9Y32.CLK      net (fanout=2)        0.279   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    -------------------------------------------------  ---------------------------
    Total                                      1.663ns (0.391ns logic, 1.272ns route)
                                                       (23.5% logic, 76.5% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X9Y32.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.089ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      3.089ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y31.AQ      Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X10Y32.A4      net (fanout=1204)     2.421   startup_reset
    SLICE_X10Y32.AMUX    Tilo                  0.191   CNC2_FC/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N259
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X9Y32.CLK      net (fanout=2)        0.279   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    -------------------------------------------------  ---------------------------
    Total                                      3.089ns (0.389ns logic, 2.700ns route)
                                                       (12.6% logic, 87.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel2SRIComPartition_1m_WEB1_1_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel2SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.131ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X18Y37.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    6.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      6.131ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y31.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X13Y41.A3      net (fanout=1204)     4.180   startup_reset
    SLICE_X13Y41.A       Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o1
    SLICE_X18Y37.SR      net (fanout=2)        1.086   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
    SLICE_X18Y37.CLK     Trck                  0.215   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.131ns (0.865ns logic, 5.266ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.249ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y49.DMUX     Tshcko                0.455   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X13Y41.A4      net (fanout=2)        1.234   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X13Y41.A       Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o1
    SLICE_X18Y37.SR      net (fanout=2)        1.086   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
    SLICE_X18Y37.CLK     Trck                  0.215   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.249ns (0.929ns logic, 2.320ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X18Y37.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  6.440ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      6.060ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y31.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X13Y41.A3      net (fanout=1204)     4.180   startup_reset
    SLICE_X13Y41.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X18Y37.CLK     net (fanout=2)        1.176   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    -------------------------------------------------  ---------------------------
    Total                                      6.060ns (0.704ns logic, 5.356ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  9.322ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.178ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y49.DMUX     Tshcko                0.455   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X13Y41.A4      net (fanout=2)        1.234   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X13Y41.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X18Y37.CLK     net (fanout=2)        1.176   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    -------------------------------------------------  ---------------------------
    Total                                      3.178ns (0.768ns logic, 2.410ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel2SRIComPartition_1m_WEB1_1_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel2SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X18Y37.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.798ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.798ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y49.DMUX     Tshcko                0.238   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X13Y41.A4      net (fanout=2)        0.659   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X13Y41.A       Tilo                  0.156   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o1
    SLICE_X18Y37.SR      net (fanout=2)        0.660   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
    SLICE_X18Y37.CLK     Tremck      (-Th)    -0.085   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.798ns (0.479ns logic, 1.319ns route)
                                                       (26.6% logic, 73.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.798ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.798ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y31.AQ      Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X13Y41.A3      net (fanout=1204)     2.699   startup_reset
    SLICE_X13Y41.A       Tilo                  0.156   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o1
    SLICE_X18Y37.SR      net (fanout=2)        0.660   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
    SLICE_X18Y37.CLK     Tremck      (-Th)    -0.085   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.798ns (0.439ns logic, 3.359ns route)
                                                       (11.6% logic, 88.4% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X18Y37.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.834ns (data path)
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      1.834ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y49.DMUX     Tshcko                0.238   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X13Y41.A4      net (fanout=2)        0.659   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X13Y41.AMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X18Y37.CLK     net (fanout=2)        0.734   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    -------------------------------------------------  ---------------------------
    Total                                      1.834ns (0.441ns logic, 1.393ns route)
                                                       (24.0% logic, 76.0% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X18Y37.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.834ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      3.834ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y31.AQ      Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X13Y41.A3      net (fanout=1204)     2.699   startup_reset
    SLICE_X13Y41.AMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X18Y37.CLK     net (fanout=2)        0.734   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    -------------------------------------------------  ---------------------------
    Total                                      3.834ns (0.401ns logic, 3.433ns route)
                                                       (10.5% logic, 89.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.292ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X15Y12.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  6.208ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      6.292ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y31.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X15Y12.D4      net (fanout=1204)     4.859   startup_reset
    SLICE_X15Y12.DMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X15Y12.CLK     net (fanout=2)        0.729   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    -------------------------------------------------  ---------------------------
    Total                                      6.292ns (0.704ns logic, 5.588ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.422ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.078ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y7.DQ       Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X15Y12.D5      net (fanout=2)        0.645   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X15Y12.DMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X15Y12.CLK     net (fanout=2)        0.729   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    -------------------------------------------------  ---------------------------
    Total                                      2.078ns (0.704ns logic, 1.374ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X15Y12.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    6.404ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      6.096ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y31.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X15Y12.D4      net (fanout=1204)     4.859   startup_reset
    SLICE_X15Y12.D       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o1
    SLICE_X15Y12.SR      net (fanout=2)        0.307   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o
    SLICE_X15Y12.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.096ns (0.930ns logic, 5.166ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      1.882ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y7.DQ       Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X15Y12.D5      net (fanout=2)        0.645   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X15Y12.D       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o1
    SLICE_X15Y12.SR      net (fanout=2)        0.307   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o
    SLICE_X15Y12.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.882ns (0.930ns logic, 0.952ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X15Y12.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.991ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.991ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y7.DQ       Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X15Y12.D5      net (fanout=2)        0.320   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X15Y12.D       Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o1
    SLICE_X15Y12.SR      net (fanout=2)        0.162   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o
    SLICE_X15Y12.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.991ns (0.509ns logic, 0.482ns route)
                                                       (51.4% logic, 48.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.780ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.780ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y31.AQ      Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X15Y12.D4      net (fanout=1204)     3.109   startup_reset
    SLICE_X15Y12.D       Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o1
    SLICE_X15Y12.SR      net (fanout=2)        0.162   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o
    SLICE_X15Y12.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.780ns (0.509ns logic, 3.271ns route)
                                                       (13.5% logic, 86.5% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X15Y12.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.092ns (data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      1.092ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y7.DQ       Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X15Y12.D5      net (fanout=2)        0.320   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X15Y12.DMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X15Y12.CLK     net (fanout=2)        0.371   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    -------------------------------------------------  ---------------------------
    Total                                      1.092ns (0.401ns logic, 0.691ns route)
                                                       (36.7% logic, 63.3% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X15Y12.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.881ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      3.881ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y31.AQ      Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X15Y12.D4      net (fanout=1204)     3.109   startup_reset
    SLICE_X15Y12.DMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X15Y12.CLK     net (fanout=2)        0.371   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    -------------------------------------------------  ---------------------------
    Total                                      3.881ns (0.401ns logic, 3.480ns route)
                                                       (10.3% logic, 89.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.115ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X13Y15.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    6.385ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      6.115ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y31.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X13Y14.A4      net (fanout=1204)     4.723   startup_reset
    SLICE_X13Y14.A       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o1
    SLICE_X13Y15.SR      net (fanout=2)        0.462   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
    SLICE_X13Y15.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.115ns (0.930ns logic, 5.185ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.287ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y7.DMUX     Tshcko                0.461   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X13Y14.A5      net (fanout=2)        0.825   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X13Y14.A       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o1
    SLICE_X13Y15.SR      net (fanout=2)        0.462   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
    SLICE_X13Y15.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.287ns (1.000ns logic, 1.287ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X13Y15.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  6.784ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      5.716ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y31.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X13Y14.A4      net (fanout=1204)     4.723   startup_reset
    SLICE_X13Y14.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X13Y15.CLK     net (fanout=2)        0.289   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    -------------------------------------------------  ---------------------------
    Total                                      5.716ns (0.704ns logic, 5.012ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.612ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      1.888ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y7.DMUX     Tshcko                0.461   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X13Y14.A5      net (fanout=2)        0.825   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X13Y14.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X13Y15.CLK     net (fanout=2)        0.289   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    -------------------------------------------------  ---------------------------
    Total                                      1.888ns (0.774ns logic, 1.114ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X13Y15.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.258ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.258ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y7.DMUX     Tshcko                0.244   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X13Y14.A5      net (fanout=2)        0.450   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X13Y14.A       Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o1
    SLICE_X13Y15.SR      net (fanout=2)        0.253   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
    SLICE_X13Y15.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.258ns (0.555ns logic, 0.703ns route)
                                                       (44.1% logic, 55.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.757ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.757ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y31.AQ      Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X13Y14.A4      net (fanout=1204)     2.995   startup_reset
    SLICE_X13Y14.A       Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o1
    SLICE_X13Y15.SR      net (fanout=2)        0.253   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
    SLICE_X13Y15.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.757ns (0.509ns logic, 3.248ns route)
                                                       (13.5% logic, 86.5% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X13Y15.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.016ns (data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      1.016ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y7.DMUX     Tshcko                0.244   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X13Y14.A5      net (fanout=2)        0.450   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X13Y14.AMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X13Y15.CLK     net (fanout=2)        0.119   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    -------------------------------------------------  ---------------------------
    Total                                      1.016ns (0.447ns logic, 0.569ns route)
                                                       (44.0% logic, 56.0% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X13Y15.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.515ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      3.515ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y31.AQ      Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X13Y14.A4      net (fanout=1204)     2.995   startup_reset
    SLICE_X13Y14.AMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X13Y15.CLK     net (fanout=2)        0.119   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    -------------------------------------------------  ---------------------------
    Total                                      3.515ns (0.401ns logic, 3.114ns route)
                                                       (11.4% logic, 88.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.259ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X15Y25.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  7.241ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      5.259ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y31.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X15Y25.B5      net (fanout=1204)     3.705   startup_reset
    SLICE_X15Y25.BMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X15Y25.CLK     net (fanout=2)        0.850   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    -------------------------------------------------  ---------------------------
    Total                                      5.259ns (0.704ns logic, 4.555ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.403ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.097ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.DQ      Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X15Y25.B4      net (fanout=2)        0.543   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X15Y25.BMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X15Y25.CLK     net (fanout=2)        0.850   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    -------------------------------------------------  ---------------------------
    Total                                      2.097ns (0.704ns logic, 1.393ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X15Y25.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    7.398ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      5.102ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y31.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X15Y25.B5      net (fanout=1204)     3.705   startup_reset
    SLICE_X15Y25.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o1
    SLICE_X15Y25.SR      net (fanout=2)        0.467   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o
    SLICE_X15Y25.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.102ns (0.930ns logic, 4.172ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      1.940ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.DQ      Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X15Y25.B4      net (fanout=2)        0.543   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X15Y25.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o1
    SLICE_X15Y25.SR      net (fanout=2)        0.467   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o
    SLICE_X15Y25.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.940ns (0.930ns logic, 1.010ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X15Y25.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.011ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.011ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.DQ      Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X15Y25.B4      net (fanout=2)        0.244   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X15Y25.B       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o1
    SLICE_X15Y25.SR      net (fanout=2)        0.258   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o
    SLICE_X15Y25.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.011ns (0.509ns logic, 0.502ns route)
                                                       (50.3% logic, 49.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.106ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.106ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y31.AQ      Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X15Y25.B5      net (fanout=1204)     2.339   startup_reset
    SLICE_X15Y25.B       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o1
    SLICE_X15Y25.SR      net (fanout=2)        0.258   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o
    SLICE_X15Y25.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.106ns (0.509ns logic, 2.597ns route)
                                                       (16.4% logic, 83.6% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X15Y25.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.091ns (data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      1.091ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.DQ      Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X15Y25.B4      net (fanout=2)        0.244   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X15Y25.BMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X15Y25.CLK     net (fanout=2)        0.446   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    -------------------------------------------------  ---------------------------
    Total                                      1.091ns (0.401ns logic, 0.690ns route)
                                                       (36.8% logic, 63.2% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X15Y25.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.186ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      3.186ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y31.AQ      Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X15Y25.B5      net (fanout=1204)     2.339   startup_reset
    SLICE_X15Y25.BMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X15Y25.CLK     net (fanout=2)        0.446   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    -------------------------------------------------  ---------------------------
    Total                                      3.186ns (0.401ns logic, 2.785ns route)
                                                       (12.6% logic, 87.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.103ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X10Y26.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  7.397ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      5.103ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y31.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X13Y26.B5      net (fanout=1204)     3.899   startup_reset
    SLICE_X13Y26.BMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X10Y26.CLK     net (fanout=2)        0.500   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    -------------------------------------------------  ---------------------------
    Total                                      5.103ns (0.704ns logic, 4.399ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.569ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      1.931ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.DMUX    Tshcko                0.461   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X13Y26.B3      net (fanout=2)        0.657   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X13Y26.BMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X10Y26.CLK     net (fanout=2)        0.500   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    -------------------------------------------------  ---------------------------
    Total                                      1.931ns (0.774ns logic, 1.157ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X10Y26.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    7.408ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      5.092ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y31.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X13Y26.B5      net (fanout=1204)     3.899   startup_reset
    SLICE_X13Y26.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o1
    SLICE_X10Y26.SR      net (fanout=2)        0.314   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
    SLICE_X10Y26.CLK     Trck                  0.229   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.092ns (0.879ns logic, 4.213ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      1.920ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.DMUX    Tshcko                0.461   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X13Y26.B3      net (fanout=2)        0.657   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X13Y26.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o1
    SLICE_X10Y26.SR      net (fanout=2)        0.314   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
    SLICE_X10Y26.CLK     Trck                  0.229   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.920ns (0.949ns logic, 0.971ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X10Y26.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.989ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.989ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.DMUX    Tshcko                0.244   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X13Y26.B3      net (fanout=2)        0.368   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X13Y26.B       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o1
    SLICE_X10Y26.SR      net (fanout=2)        0.127   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
    SLICE_X10Y26.CLK     Tremck      (-Th)    -0.094   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.989ns (0.494ns logic, 0.495ns route)
                                                       (49.9% logic, 50.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.046ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.046ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y31.AQ      Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X13Y26.B5      net (fanout=1204)     2.471   startup_reset
    SLICE_X13Y26.B       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o1
    SLICE_X10Y26.SR      net (fanout=2)        0.127   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
    SLICE_X10Y26.CLK     Tremck      (-Th)    -0.094   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.046ns (0.448ns logic, 2.598ns route)
                                                       (14.7% logic, 85.3% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X10Y26.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.093ns (data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      1.093ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.DMUX    Tshcko                0.244   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X13Y26.B3      net (fanout=2)        0.368   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X13Y26.BMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X10Y26.CLK     net (fanout=2)        0.278   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    -------------------------------------------------  ---------------------------
    Total                                      1.093ns (0.447ns logic, 0.646ns route)
                                                       (40.9% logic, 59.1% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X10Y26.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.150ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      3.150ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y31.AQ      Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X13Y26.B5      net (fanout=1204)     2.471   startup_reset
    SLICE_X13Y26.BMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X10Y26.CLK     net (fanout=2)        0.278   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    -------------------------------------------------  ---------------------------
    Total                                      3.150ns (0.401ns logic, 2.749ns route)
                                                       (12.7% logic, 87.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 27 paths analyzed, 27 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   6.711ns.
--------------------------------------------------------------------------------

Paths for end point CNC2_FC/LocalBusBridge_1/m_BusDataOut_15 (SLICE_X40Y37.B4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     18.289ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               iE_stop (PAD)
  Destination:          CNC2_FC/LocalBusBridge_1/m_BusDataOut_15 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      9.074ns (Levels of Logic = 4)
  Clock Path Delay:     2.388ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: iE_stop to CNC2_FC/LocalBusBridge_1/m_BusDataOut_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A4.I                 Tiopi                 1.310   iE_stop
                                                       iE_stop
                                                       iE_stop_IBUF
                                                       ProtoComp503.IMUX.7
    SLICE_X43Y40.A6      net (fanout=1)        5.761   iE_stop_IBUF
    SLICE_X43Y40.A       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_PosFbk_15
                                                       CNC2_FC/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT717
    SLICE_X43Y40.C2      net (fanout=1)        0.427   CNC2_FC/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT716
    SLICE_X43Y40.C       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_PosFbk_15
                                                       CNC2_FC/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT718
    SLICE_X40Y37.B4      net (fanout=1)        0.717   CNC2_FC/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT717
    SLICE_X40Y37.CLK     Tas                   0.341   CNC2_FC/LocalBusBridge_1/m_BusDataOut<15>
                                                       CNC2_FC/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT719
                                                       CNC2_FC/LocalBusBridge_1/m_BusDataOut_15
    -------------------------------------------------  ---------------------------
    Total                                      9.074ns (2.169ns logic, 6.905ns route)
                                                       (23.9% logic, 76.1% route)

  Minimum Clock Path at Slow Process Corner: g_clk to CNC2_FC/LocalBusBridge_1/m_BusDataOut_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp503.IMUX.24
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.256   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.197   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X40Y37.CLK     net (fanout=1007)     0.809   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.388ns (1.323ns logic, 1.065ns route)
                                                       (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_0 (SLICE_X19Y29.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.641ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               SRI_RX<1> (PAD)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      5.803ns (Levels of Logic = 1)
  Clock Path Delay:     0.844ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: SRI_RX<1> to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D1.I                 Tiopi                 1.310   SRI_RX<1>
                                                       SRI_RX<1>
                                                       SRI_RX_1_IBUF
                                                       ProtoComp503.IMUX.5
    SLICE_X19Y29.AX      net (fanout=1)        4.430   SRI_RX_1_IBUF
    SLICE_X19Y29.CLK     Tdick                 0.063   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      5.803ns (1.373ns logic, 4.430ns route)
                                                       (23.7% logic, 76.3% route)

  Minimum Clock Path at Slow Process Corner: g_clk to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp503.IMUX.24
    BUFIO2_X2Y27.I       net (fanout=2)        1.600   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -4.126   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.542   CLK_80MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X19Y29.CLK     net (fanout=1160)     0.838   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.844ns (-2.698ns logic, 3.542ns route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_0 (SLICE_X8Y54.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     20.848ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               SRI_RX<2> (PAD)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      4.672ns (Levels of Logic = 1)
  Clock Path Delay:     0.920ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: SRI_RX<2> to SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K3.I                 Tiopi                 1.310   SRI_RX<2>
                                                       SRI_RX<2>
                                                       SRI_RX_2_IBUF
                                                       ProtoComp503.IMUX.6
    SLICE_X8Y54.AX       net (fanout=1)        3.226   SRI_RX_2_IBUF
    SLICE_X8Y54.CLK      Tdick                 0.136   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<3>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      4.672ns (1.446ns logic, 3.226ns route)
                                                       (31.0% logic, 69.0% route)

  Minimum Clock Path at Slow Process Corner: g_clk to SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp503.IMUX.24
    BUFIO2_X2Y27.I       net (fanout=2)        1.600   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -4.126   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.542   CLK_80MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X8Y54.CLK      net (fanout=1160)     0.914   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.920ns (-2.698ns logic, 3.618ns route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
--------------------------------------------------------------------------------

Paths for end point CNC2_FC/Encoder_Partition_1/G1.Channel[2].Receiver/FilterQA/m_stack_0 (SLICE_X44Y5.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.047ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               svo_enc_a<2> (PAD)
  Destination:          CNC2_FC/Encoder_Partition_1/G1.Channel[2].Receiver/FilterQA/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.354ns (Levels of Logic = 1)
  Clock Path Delay:     3.282ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: svo_enc_a<2> to CNC2_FC/Encoder_Partition_1/G1.Channel[2].Receiver/FilterQA/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.126   svo_enc_a<2>
                                                       svo_enc_a<2>
                                                       svo_enc_a_2_IBUF
                                                       ProtoComp503.IMUX.17
    SLICE_X44Y5.AX       net (fanout=1)        2.121   svo_enc_a_2_IBUF
    SLICE_X44Y5.CLK      Tckdi       (-Th)    -0.107   CNC2_FC/Encoder_Partition_1/G1.Channel[2].Receiver/FilterQA/m_stack<3>
                                                       CNC2_FC/Encoder_Partition_1/G1.Channel[2].Receiver/FilterQA/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.354ns (1.233ns logic, 2.121ns route)
                                                       (36.8% logic, 63.2% route)

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC/Encoder_Partition_1/G1.Channel[2].Receiver/FilterQA/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp503.IMUX.24
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X44Y5.CLK      net (fanout=1007)     1.114   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.282ns (1.519ns logic, 1.763ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC/Encoder_Partition_1/G1.Channel[3].IndexTriggerFilter/m_stack_0 (SLICE_X48Y6.A2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.169ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               svo_enc_index<3> (PAD)
  Destination:          CNC2_FC/Encoder_Partition_1/G1.Channel[3].IndexTriggerFilter/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.502ns (Levels of Logic = 2)
  Clock Path Delay:     3.308ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: svo_enc_index<3> to CNC2_FC/Encoder_Partition_1/G1.Channel[3].IndexTriggerFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P11.I                Tiopi                 1.126   svo_enc_index<3>
                                                       svo_enc_index<3>
                                                       svo_enc_index_3_IBUF
                                                       ProtoComp503.IMUX.42
    SLICE_X48Y6.A2       net (fanout=1)        2.096   svo_enc_index_3_IBUF
    SLICE_X48Y6.CLK      Tah         (-Th)    -0.280   CNC2_FC/Encoder_Partition_1/G1.Channel[3].IndexTriggerFilter/m_stack<3>
                                                       svo_enc_index_3_IBUF_rt
                                                       CNC2_FC/Encoder_Partition_1/G1.Channel[3].IndexTriggerFilter/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.502ns (1.406ns logic, 2.096ns route)
                                                       (40.1% logic, 59.9% route)

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC/Encoder_Partition_1/G1.Channel[3].IndexTriggerFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp503.IMUX.24
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X48Y6.CLK      net (fanout=1007)     1.140   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.308ns (1.519ns logic, 1.789ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC/DDA_Partition_1/G1.Channel[2].SvoAlarmdFilter/m_stack_0 (SLICE_X17Y9.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.310ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               svo_alarm<2> (PAD)
  Destination:          CNC2_FC/DDA_Partition_1/G1.Channel[2].SvoAlarmdFilter/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.669ns (Levels of Logic = 1)
  Clock Path Delay:     3.334ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: svo_alarm<2> to CNC2_FC/DDA_Partition_1/G1.Channel[2].SvoAlarmdFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P4.I                 Tiopi                 1.126   svo_alarm<2>
                                                       svo_alarm<2>
                                                       svo_alarm_2_IBUF
                                                       ProtoComp503.IMUX.13
    SLICE_X17Y9.AX       net (fanout=1)        2.495   svo_alarm_2_IBUF
    SLICE_X17Y9.CLK      Tckdi       (-Th)    -0.048   CNC2_FC/DDA_Partition_1/G1.Channel[2].SvoAlarmdFilter/m_stack<3>
                                                       CNC2_FC/DDA_Partition_1/G1.Channel[2].SvoAlarmdFilter/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.669ns (1.174ns logic, 2.495ns route)
                                                       (32.0% logic, 68.0% route)

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC/DDA_Partition_1/G1.Channel[2].SvoAlarmdFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp503.IMUX.24
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X17Y9.CLK      net (fanout=1007)     1.166   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.334ns (1.519ns logic, 1.815ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 25 ns AFTER COMP "g_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 581 paths analyzed, 29 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  14.469ns.
--------------------------------------------------------------------------------

Paths for end point oLaser2 (L13.PAD), 258 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.531ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0 (FF)
  Destination:          oLaser2 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.204ns (Levels of Logic = 7)
  Clock Path Delay:     3.240ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp503.IMUX.24
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X36Y38.CLK     net (fanout=1007)     1.072   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.240ns (1.519ns logic, 1.721ns route)
                                                       (46.9% logic, 53.1% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0 to oLaser2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y38.AQ      Tcko                  0.408   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0
    SLICE_X37Y39.C3      net (fanout=2)        0.920   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q<0>
    SLICE_X37Y39.C       Tilo                  0.259   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X37Y39.A2      net (fanout=1)        0.437   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X37Y39.A       Tilo                  0.259   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X37Y39.B5      net (fanout=42)       0.371   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X37Y39.B       Tilo                  0.259   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X49Y36.A5      net (fanout=33)       1.401   CNC2_FC/WD_TimeOut
    SLICE_X49Y36.A       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X49Y36.D5      net (fanout=39)       0.398   oLaserOn_OBUF
    SLICE_X49Y36.D       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser212
    SLICE_X49Y36.C6      net (fanout=1)        0.118   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
    SLICE_X49Y36.C       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    L13.O                net (fanout=1)        3.216   oLaser2_OBUF
    L13.PAD              Tioop                 2.381   oLaser2
                                                       oLaser2_OBUF
                                                       oLaser2
    -------------------------------------------------  ---------------------------
    Total                                     11.204ns (4.343ns logic, 6.861ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.581ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_ActiveCycleCount_90_5 (FF)
  Destination:          oLaser2 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.078ns (Levels of Logic = 6)
  Clock Path Delay:     3.316ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_ActiveCycleCount_90_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp503.IMUX.24
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X51Y55.CLK     net (fanout=1007)     1.148   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.316ns (1.519ns logic, 1.797ns route)
                                                       (45.8% logic, 54.2% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_ActiveCycleCount_90_5 to oLaser2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y55.CMUX    Tshcko                0.461   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_ActiveCycleCount_90<6>
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_ActiveCycleCount_90_5
    SLICE_X52Y60.C1      net (fanout=2)        1.086   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_ActiveCycleCount_90<5>
    SLICE_X52Y60.COUT    Topcyc                0.295   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<3>
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_lut<2>
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<3>
    SLICE_X52Y61.CIN     net (fanout=1)        0.003   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<3>
    SLICE_X52Y61.CMUX    Tcinc                 0.279   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<6>
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<6>
    SLICE_X53Y57.A6      net (fanout=1)        0.525   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<6>
    SLICE_X53Y57.A       Tilo                  0.259   CNC2_FC/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/_n0214_inv
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<7>
    SLICE_X49Y36.D3      net (fanout=1)        1.937   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<7>
    SLICE_X49Y36.D       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser212
    SLICE_X49Y36.C6      net (fanout=1)        0.118   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
    SLICE_X49Y36.C       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    L13.O                net (fanout=1)        3.216   oLaser2_OBUF
    L13.PAD              Tioop                 2.381   oLaser2
                                                       oLaser2_OBUF
                                                       oLaser2
    -------------------------------------------------  ---------------------------
    Total                                     11.078ns (4.193ns logic, 6.885ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.585ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_ActiveCycleCount_90_5 (FF)
  Destination:          oLaser2 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.074ns (Levels of Logic = 6)
  Clock Path Delay:     3.316ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_ActiveCycleCount_90_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp503.IMUX.24
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X51Y55.CLK     net (fanout=1007)     1.148   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.316ns (1.519ns logic, 1.797ns route)
                                                       (45.8% logic, 54.2% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_ActiveCycleCount_90_5 to oLaser2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y55.CMUX    Tshcko                0.461   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_ActiveCycleCount_90<6>
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_ActiveCycleCount_90_5
    SLICE_X52Y60.C1      net (fanout=2)        1.086   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_ActiveCycleCount_90<5>
    SLICE_X52Y60.COUT    Topcyc                0.291   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<3>
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_lutdi2
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<3>
    SLICE_X52Y61.CIN     net (fanout=1)        0.003   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<3>
    SLICE_X52Y61.CMUX    Tcinc                 0.279   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<6>
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<6>
    SLICE_X53Y57.A6      net (fanout=1)        0.525   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<6>
    SLICE_X53Y57.A       Tilo                  0.259   CNC2_FC/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/_n0214_inv
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<7>
    SLICE_X49Y36.D3      net (fanout=1)        1.937   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<7>
    SLICE_X49Y36.D       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser212
    SLICE_X49Y36.C6      net (fanout=1)        0.118   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
    SLICE_X49Y36.C       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    L13.O                net (fanout=1)        3.216   oLaser2_OBUF
    L13.PAD              Tioop                 2.381   oLaser2
                                                       oLaser2_OBUF
                                                       oLaser2
    -------------------------------------------------  ---------------------------
    Total                                     11.074ns (4.189ns logic, 6.885ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Paths for end point oLaser1 (K12.PAD), 181 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.119ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0 (FF)
  Destination:          oLaser1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      10.616ns (Levels of Logic = 6)
  Clock Path Delay:     3.240ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp503.IMUX.24
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X36Y38.CLK     net (fanout=1007)     1.072   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.240ns (1.519ns logic, 1.721ns route)
                                                       (46.9% logic, 53.1% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0 to oLaser1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y38.AQ      Tcko                  0.408   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0
    SLICE_X37Y39.C3      net (fanout=2)        0.920   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q<0>
    SLICE_X37Y39.C       Tilo                  0.259   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X37Y39.A2      net (fanout=1)        0.437   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X37Y39.A       Tilo                  0.259   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X37Y39.B5      net (fanout=42)       0.371   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X37Y39.B       Tilo                  0.259   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X49Y36.A5      net (fanout=33)       1.401   CNC2_FC/WD_TimeOut
    SLICE_X49Y36.A       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X52Y46.CX      net (fanout=39)       1.434   oLaserOn_OBUF
    SLICE_X52Y46.CMUX    Tcxc                  0.163   oLaser1_OBUF
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    K12.O                net (fanout=1)        2.065   oLaser1_OBUF
    K12.PAD              Tioop                 2.381   oLaser1
                                                       oLaser1_OBUF
                                                       oLaser1
    -------------------------------------------------  ---------------------------
    Total                                     10.616ns (3.988ns logic, 6.628ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  11.205ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_3 (FF)
  Destination:          oLaser1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      10.480ns (Levels of Logic = 5)
  Clock Path Delay:     3.290ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp503.IMUX.24
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X45Y42.CLK     net (fanout=1007)     1.122   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.290ns (1.519ns logic, 1.771ns route)
                                                       (46.2% logic, 53.8% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_3 to oLaser1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y42.AMUX    Tshcko                0.461   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData<12>
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_3
    SLICE_X46Y42.B1      net (fanout=3)        1.095   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData<3>
    SLICE_X46Y42.B       Tilo                  0.203   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOn_inv
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>1
    SLICE_X46Y42.A5      net (fanout=1)        0.222   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>
    SLICE_X46Y42.A       Tilo                  0.203   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOn_inv
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>3
    SLICE_X49Y36.A3      net (fanout=36)       1.994   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208
    SLICE_X49Y36.A       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X52Y46.CX      net (fanout=39)       1.434   oLaserOn_OBUF
    SLICE_X52Y46.CMUX    Tcxc                  0.163   oLaser1_OBUF
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    K12.O                net (fanout=1)        2.065   oLaser1_OBUF
    K12.PAD              Tioop                 2.381   oLaser1
                                                       oLaser1_OBUF
                                                       oLaser1
    -------------------------------------------------  ---------------------------
    Total                                     10.480ns (3.670ns logic, 6.810ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  11.251ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_7 (FF)
  Destination:          oLaser1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      10.407ns (Levels of Logic = 5)
  Clock Path Delay:     3.317ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp503.IMUX.24
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X46Y45.CLK     net (fanout=1007)     1.149   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.317ns (1.519ns logic, 1.798ns route)
                                                       (45.8% logic, 54.2% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_7 to oLaser1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y45.DQ      Tcko                  0.447   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData<7>
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_7
    SLICE_X46Y42.C2      net (fanout=3)        0.783   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData<7>
    SLICE_X46Y42.C       Tilo                  0.204   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOn_inv
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>2
    SLICE_X46Y42.A1      net (fanout=1)        0.474   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>1
    SLICE_X46Y42.A       Tilo                  0.203   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOn_inv
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>3
    SLICE_X49Y36.A3      net (fanout=36)       1.994   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208
    SLICE_X49Y36.A       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X52Y46.CX      net (fanout=39)       1.434   oLaserOn_OBUF
    SLICE_X52Y46.CMUX    Tcxc                  0.163   oLaser1_OBUF
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    K12.O                net (fanout=1)        2.065   oLaser1_OBUF
    K12.PAD              Tioop                 2.381   oLaser1
                                                       oLaser1_OBUF
                                                       oLaser1
    -------------------------------------------------  ---------------------------
    Total                                     10.407ns (3.657ns logic, 6.750ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Paths for end point svo_on (P12.PAD), 18 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.556ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0 (FF)
  Destination:          svo_on (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      10.179ns (Levels of Logic = 4)
  Clock Path Delay:     3.240ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp503.IMUX.24
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X36Y38.CLK     net (fanout=1007)     1.072   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.240ns (1.519ns logic, 1.721ns route)
                                                       (46.9% logic, 53.1% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0 to svo_on
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y38.AQ      Tcko                  0.408   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0
    SLICE_X37Y39.C3      net (fanout=2)        0.920   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q<0>
    SLICE_X37Y39.C       Tilo                  0.259   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X37Y39.A2      net (fanout=1)        0.437   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X37Y39.A       Tilo                  0.259   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X47Y40.B1      net (fanout=42)       1.165   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X47Y40.B       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].XY2_Shift1/m_PosFbk_15
                                                       CNC2_FC/DDA_Partition_1/DDA_ServoOn1
    P12.O                net (fanout=1)        4.091   svo_on_OBUF
    P12.PAD              Tioop                 2.381   svo_on
                                                       svo_on_OBUF
                                                       svo_on
    -------------------------------------------------  ---------------------------
    Total                                     10.179ns (3.566ns logic, 6.613ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  11.765ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8 (FF)
  Destination:          svo_on (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      9.967ns (Levels of Logic = 4)
  Clock Path Delay:     3.243ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp503.IMUX.24
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X36Y40.CLK     net (fanout=1007)     1.075   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.243ns (1.519ns logic, 1.724ns route)
                                                       (46.8% logic, 53.2% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8 to svo_on
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y40.AQ      Tcko                  0.408   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q<11>
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8
    SLICE_X37Y39.D1      net (fanout=2)        0.854   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q<8>
    SLICE_X37Y39.D       Tilo                  0.259   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>2
    SLICE_X37Y39.A3      net (fanout=1)        0.291   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X37Y39.A       Tilo                  0.259   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X47Y40.B1      net (fanout=42)       1.165   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X47Y40.B       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].XY2_Shift1/m_PosFbk_15
                                                       CNC2_FC/DDA_Partition_1/DDA_ServoOn1
    P12.O                net (fanout=1)        4.091   svo_on_OBUF
    P12.PAD              Tioop                 2.381   svo_on
                                                       svo_on_OBUF
                                                       svo_on
    -------------------------------------------------  ---------------------------
    Total                                      9.967ns (3.566ns logic, 6.401ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  11.890ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_3 (FF)
  Destination:          svo_on (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      9.845ns (Levels of Logic = 4)
  Clock Path Delay:     3.240ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp503.IMUX.24
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X36Y38.CLK     net (fanout=1007)     1.072   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.240ns (1.519ns logic, 1.721ns route)
                                                       (46.9% logic, 53.1% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_3 to svo_on
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y38.DQ      Tcko                  0.408   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_3
    SLICE_X37Y39.C1      net (fanout=2)        0.586   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
    SLICE_X37Y39.C       Tilo                  0.259   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X37Y39.A2      net (fanout=1)        0.437   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X37Y39.A       Tilo                  0.259   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X47Y40.B1      net (fanout=42)       1.165   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X47Y40.B       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].XY2_Shift1/m_PosFbk_15
                                                       CNC2_FC/DDA_Partition_1/DDA_ServoOn1
    P12.O                net (fanout=1)        4.091   svo_on_OBUF
    P12.PAD              Tioop                 2.381   svo_on
                                                       svo_on_OBUF
                                                       svo_on
    -------------------------------------------------  ---------------------------
    Total                                      9.845ns (3.566ns logic, 6.279ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 25 ns AFTER COMP "g_clk";
--------------------------------------------------------------------------------

Paths for end point SRI_TX<2> (K1.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.242ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData (FF)
  Destination:          SRI_TX<2> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      3.080ns (Levels of Logic = 1)
  Clock Path Delay:     0.562ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp503.IMUX.24
    BUFIO2_X2Y27.I       net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.783   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.265   CLK_80MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X10Y34.CLK     net (fanout=1160)     0.643   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.562ns (-1.839ns logic, 2.401ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData to SRI_TX<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y34.AQ      Tcko                  0.234   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    K1.O                 net (fanout=1)        1.450   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    K1.PAD               Tioop                 1.396   SRI_TX<2>
                                                       SRI_TX_2_OBUF
                                                       SRI_TX<2>
    -------------------------------------------------  ---------------------------
    Total                                      3.080ns (1.630ns logic, 1.450ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------

Paths for end point SRI_TX<0> (E1.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.609ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData (FF)
  Destination:          SRI_TX<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      3.401ns (Levels of Logic = 1)
  Clock Path Delay:     0.608ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp503.IMUX.24
    BUFIO2_X2Y27.I       net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.783   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.265   CLK_80MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X1Y25.CLK      net (fanout=1160)     0.689   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.608ns (-1.839ns logic, 2.447ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData to SRI_TX<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y25.AQ       Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    E1.O                 net (fanout=1)        1.807   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    E1.PAD               Tioop                 1.396   SRI_TX<0>
                                                       SRI_TX_0_OBUF
                                                       SRI_TX<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.401ns (1.594ns logic, 1.807ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------

Paths for end point SRI_RTS<0> (F1.PAD), 4 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  4.053ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd1 (FF)
  Destination:          SRI_RTS<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      3.929ns (Levels of Logic = 2)
  Clock Path Delay:     0.524ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp503.IMUX.24
    BUFIO2_X2Y27.I       net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.783   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.265   CLK_80MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X16Y30.CLK     net (fanout=1160)     0.605   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.524ns (-1.839ns logic, 2.363ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd1 to SRI_RTS<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y30.CQ      Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd1
    SLICE_X1Y36.A4       net (fanout=97)       1.170   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd1
    SLICE_X1Y36.A        Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_A38
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    F1.O                 net (fanout=1)        1.007   SRI_RTS_0_OBUF
    F1.PAD               Tioop                 1.396   SRI_RTS<0>
                                                       SRI_RTS_0_OBUF
                                                       SRI_RTS<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.929ns (1.752ns logic, 2.177ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  4.026ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 (FF)
  Destination:          SRI_RTS<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      3.903ns (Levels of Logic = 2)
  Clock Path Delay:     0.523ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp503.IMUX.24
    BUFIO2_X2Y27.I       net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.783   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.265   CLK_80MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X16Y29.CLK     net (fanout=1160)     0.604   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.523ns (-1.839ns logic, 2.362ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 to SRI_RTS<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y29.AQ      Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X1Y36.A5       net (fanout=124)      1.144   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X1Y36.A        Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_A38
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    F1.O                 net (fanout=1)        1.007   SRI_RTS_0_OBUF
    F1.PAD               Tioop                 1.396   SRI_RTS<0>
                                                       SRI_RTS_0_OBUF
                                                       SRI_RTS<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.903ns (1.752ns logic, 2.151ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  3.972ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State (FF)
  Destination:          SRI_RTS<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      3.834ns (Levels of Logic = 2)
  Clock Path Delay:     0.538ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp503.IMUX.24
    BUFIO2_X2Y27.I       net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.783   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.265   CLK_80MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X15Y34.CLK     net (fanout=1160)     0.619   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.538ns (-1.839ns logic, 2.377ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State to SRI_RTS<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y34.AQ      Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X1Y36.A1       net (fanout=57)       1.077   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X1Y36.A        Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_A38
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    F1.O                 net (fanout=1)        1.007   SRI_RTS_0_OBUF
    F1.PAD               Tioop                 1.396   SRI_RTS<0>
                                                       SRI_RTS_0_OBUF
                                                       SRI_RTS<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.834ns (1.750ns logic, 2.084ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_g_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_g_clk                       |     25.000ns|     22.622ns|     24.402ns|            0|            0|    321133312|       874343|
| TS_CLK_80MHz                  |     12.500ns|     12.201ns|      6.292ns|            0|            0|       874319|           24|
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      5.251ns|          N/A|            0|            0|            4|            0|
|  2SRIComPartition_1m_WEB1_0_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      6.131ns|          N/A|            0|            0|            4|            0|
|  2SRIComPartition_1m_WEB1_1_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      6.292ns|          N/A|            0|            0|            4|            0|
|  1SRIComPartition_1m_WEB1_0_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      6.115ns|          N/A|            0|            0|            4|            0|
|  1SRIComPartition_1m_WEB1_1_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      5.259ns|          N/A|            0|            0|            4|            0|
|  0SRIComPartition_1m_WEB1_0_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      5.103ns|          N/A|            0|            0|            4|            0|
|  0SRIComPartition_1m_WEB1_1_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock g_clk
----------------+------------+------------+------------+------------+------------------+--------+
                |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source          | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
----------------+------------+------------+------------+------------+------------------+--------+
SRI_RX<0>       |    3.532(R)|      SLOW  |   -1.017(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RX<1>       |    5.359(R)|      SLOW  |   -2.202(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RX<2>       |    4.152(R)|      SLOW  |   -1.332(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
iE_stop         |    6.711(R)|      SLOW  |   -3.547(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iHHB_MPG_A      |    1.650(R)|      SLOW  |   -0.359(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
iHHB_MPG_B      |    3.546(R)|      SLOW  |   -1.510(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iLIO_DI         |    3.187(R)|      SLOW  |   -1.286(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iXY2_STS        |    1.958(R)|      SLOW  |   -0.615(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
lb_cs_n         |    3.585(R)|      SLOW  |   -1.050(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_rd_n         |    3.954(R)|      SLOW  |   -1.256(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_wr_n         |    4.092(R)|      SLOW  |   -1.376(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
svo_alarm<0>    |    2.424(R)|      SLOW  |   -1.008(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_alarm<1>    |    2.611(R)|      SLOW  |   -1.121(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_alarm<2>    |    1.565(R)|      SLOW  |   -0.310(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_alarm<3>    |    1.733(R)|      SLOW  |   -0.470(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_a<0>    |    1.713(R)|      SLOW  |   -0.469(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_a<1>    |    1.889(R)|      SLOW  |   -0.599(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_a<2>    |    1.301(R)|      SLOW  |   -0.047(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_a<3>    |    1.657(R)|      SLOW  |   -0.381(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_b<0>    |    2.159(R)|      SLOW  |   -0.837(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_enc_b<1>    |    1.678(R)|      SLOW  |   -0.405(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_b<2>    |    1.991(R)|      SLOW  |   -0.657(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_enc_b<3>    |    1.678(R)|      SLOW  |   -0.409(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_index<0>|    1.953(R)|      SLOW  |   -0.683(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_index<1>|    2.031(R)|      SLOW  |   -0.763(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_index<2>|    2.126(R)|      SLOW  |   -0.707(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_enc_index<3>|    1.438(R)|      SLOW  |   -0.169(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
----------------+------------+------------+------------+------------+------------------+--------+

Clock g_clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
SRI_RTS<0>  |         8.184(R)|      SLOW  |         3.972(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RTS<1>  |        10.377(R)|      SLOW  |         5.332(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RTS<2>  |         8.921(R)|      SLOW  |         4.364(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<0>   |         7.005(R)|      SLOW  |         3.609(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<1>   |         8.062(R)|      SLOW  |         4.254(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<2>   |         6.353(R)|      SLOW  |         3.242(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_int      |         9.849(R)|      SLOW  |         5.464(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
led_1       |        12.325(R)|      SLOW  |         5.665(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLIO_DO     |         9.397(R)|      SLOW  |         4.460(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLaser1     |        13.881(R)|      SLOW  |         4.998(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLaser2     |        14.469(R)|      SLOW  |         5.633(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLaserOn    |        12.366(R)|      SLOW  |         5.461(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oSPIDAC_CLK |         9.566(R)|      SLOW  |         5.316(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oSPIDAC_CSn |        10.028(R)|      SLOW  |         5.638(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oSPIDAC_DO  |         9.900(R)|      SLOW  |         5.513(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_CLK    |         7.941(R)|      SLOW  |         4.296(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_DAT<0> |         8.836(R)|      SLOW  |         4.820(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_DAT<1> |         8.300(R)|      SLOW  |         4.541(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_DAT<2> |         8.579(R)|      SLOW  |         4.720(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_FS     |         9.116(R)|      SLOW  |         5.057(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_ccw<0>  |         8.599(R)|      SLOW  |         4.738(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_ccw<1>  |         8.027(R)|      SLOW  |         4.410(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_ccw<2>  |         8.293(R)|      SLOW  |         4.511(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_ccw<3>  |         9.267(R)|      SLOW  |         5.133(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_cw<0>   |         8.364(R)|      SLOW  |         4.610(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_cw<1>   |         8.170(R)|      SLOW  |         4.538(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_cw<2>   |         9.587(R)|      SLOW  |         5.371(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_cw<3>   |         8.992(R)|      SLOW  |         4.911(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_on      |        13.444(R)|      SLOW  |         6.068(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock g_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
g_clk          |   19.806|         |         |         |
---------------+---------+---------+---------+---------+

OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
Worst Case Data Window 6.664; Ideal Clock Offset To Actual Clock -9.121; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
SRI_RX<0>         |    3.532(R)|      SLOW  |   -1.017(R)|      FAST  |   21.468|    1.017|       10.226|
SRI_RX<1>         |    5.359(R)|      SLOW  |   -2.202(R)|      FAST  |   19.641|    2.202|        8.720|
SRI_RX<2>         |    4.152(R)|      SLOW  |   -1.332(R)|      FAST  |   20.848|    1.332|        9.758|
iE_stop           |    6.711(R)|      SLOW  |   -3.547(R)|      FAST  |   18.289|    3.547|        7.371|
iHHB_MPG_A        |    1.650(R)|      SLOW  |   -0.359(R)|      SLOW  |   23.350|    0.359|       11.496|
iHHB_MPG_B        |    3.546(R)|      SLOW  |   -1.510(R)|      FAST  |   21.454|    1.510|        9.972|
iLIO_DI           |    3.187(R)|      SLOW  |   -1.286(R)|      FAST  |   21.813|    1.286|       10.263|
iXY2_STS          |    1.958(R)|      SLOW  |   -0.615(R)|      FAST  |   23.042|    0.615|       11.214|
lb_cs_n           |    3.585(R)|      SLOW  |   -1.050(R)|      FAST  |   21.415|    1.050|       10.182|
lb_rd_n           |    3.954(R)|      SLOW  |   -1.256(R)|      FAST  |   21.046|    1.256|        9.895|
lb_wr_n           |    4.092(R)|      SLOW  |   -1.376(R)|      FAST  |   20.908|    1.376|        9.766|
svo_alarm<0>      |    2.424(R)|      SLOW  |   -1.008(R)|      FAST  |   22.576|    1.008|       10.784|
svo_alarm<1>      |    2.611(R)|      SLOW  |   -1.121(R)|      FAST  |   22.389|    1.121|       10.634|
svo_alarm<2>      |    1.565(R)|      SLOW  |   -0.310(R)|      SLOW  |   23.435|    0.310|       11.563|
svo_alarm<3>      |    1.733(R)|      SLOW  |   -0.470(R)|      SLOW  |   23.267|    0.470|       11.399|
svo_enc_a<0>      |    1.713(R)|      SLOW  |   -0.469(R)|      SLOW  |   23.287|    0.469|       11.409|
svo_enc_a<1>      |    1.889(R)|      SLOW  |   -0.599(R)|      SLOW  |   23.111|    0.599|       11.256|
svo_enc_a<2>      |    1.301(R)|      SLOW  |   -0.047(R)|      SLOW  |   23.699|    0.047|       11.826|
svo_enc_a<3>      |    1.657(R)|      SLOW  |   -0.381(R)|      SLOW  |   23.343|    0.381|       11.481|
svo_enc_b<0>      |    2.159(R)|      SLOW  |   -0.837(R)|      FAST  |   22.841|    0.837|       11.002|
svo_enc_b<1>      |    1.678(R)|      SLOW  |   -0.405(R)|      SLOW  |   23.322|    0.405|       11.458|
svo_enc_b<2>      |    1.991(R)|      SLOW  |   -0.657(R)|      FAST  |   23.009|    0.657|       11.176|
svo_enc_b<3>      |    1.678(R)|      SLOW  |   -0.409(R)|      SLOW  |   23.322|    0.409|       11.457|
svo_enc_index<0>  |    1.953(R)|      SLOW  |   -0.683(R)|      SLOW  |   23.047|    0.683|       11.182|
svo_enc_index<1>  |    2.031(R)|      SLOW  |   -0.763(R)|      SLOW  |   22.969|    0.763|       11.103|
svo_enc_index<2>  |    2.126(R)|      SLOW  |   -0.707(R)|      FAST  |   22.874|    0.707|       11.083|
svo_enc_index<3>  |    1.438(R)|      SLOW  |   -0.169(R)|      SLOW  |   23.562|    0.169|       11.697|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       6.711|         -  |      -0.047|         -  |   18.289|    0.047|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = OUT 25 ns AFTER COMP "g_clk";
Bus Skew: 8.116 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
SRI_RTS<0>                                     |        8.184|      SLOW  |        3.972|      FAST  |         1.831|
SRI_RTS<1>                                     |       10.377|      SLOW  |        5.332|      FAST  |         4.024|
SRI_RTS<2>                                     |        8.921|      SLOW  |        4.364|      FAST  |         2.568|
SRI_TX<0>                                      |        7.005|      SLOW  |        3.609|      FAST  |         0.652|
SRI_TX<1>                                      |        8.062|      SLOW  |        4.254|      FAST  |         1.709|
SRI_TX<2>                                      |        6.353|      SLOW  |        3.242|      FAST  |         0.000|
lb_int                                         |        9.849|      SLOW  |        5.464|      FAST  |         3.496|
led_1                                          |       12.325|      SLOW  |        5.665|      FAST  |         5.972|
oLIO_DO                                        |        9.397|      SLOW  |        4.460|      FAST  |         3.044|
oLaser1                                        |       13.881|      SLOW  |        4.998|      FAST  |         7.528|
oLaser2                                        |       14.469|      SLOW  |        5.633|      FAST  |         8.116|
oLaserOn                                       |       12.366|      SLOW  |        5.461|      FAST  |         6.013|
oSPIDAC_CLK                                    |        9.566|      SLOW  |        5.316|      FAST  |         3.213|
oSPIDAC_CSn                                    |       10.028|      SLOW  |        5.638|      FAST  |         3.675|
oSPIDAC_DO                                     |        9.900|      SLOW  |        5.513|      FAST  |         3.547|
oXY2_CLK                                       |        7.941|      SLOW  |        4.296|      FAST  |         1.588|
oXY2_DAT<0>                                    |        8.836|      SLOW  |        4.820|      FAST  |         2.483|
oXY2_DAT<1>                                    |        8.300|      SLOW  |        4.541|      FAST  |         1.947|
oXY2_DAT<2>                                    |        8.579|      SLOW  |        4.720|      FAST  |         2.226|
oXY2_FS                                        |        9.116|      SLOW  |        5.057|      FAST  |         2.763|
svo_ccw<0>                                     |        8.599|      SLOW  |        4.738|      FAST  |         2.246|
svo_ccw<1>                                     |        8.027|      SLOW  |        4.410|      FAST  |         1.674|
svo_ccw<2>                                     |        8.293|      SLOW  |        4.511|      FAST  |         1.940|
svo_ccw<3>                                     |        9.267|      SLOW  |        5.133|      FAST  |         2.914|
svo_cw<0>                                      |        8.364|      SLOW  |        4.610|      FAST  |         2.011|
svo_cw<1>                                      |        8.170|      SLOW  |        4.538|      FAST  |         1.817|
svo_cw<2>                                      |        9.587|      SLOW  |        5.371|      FAST  |         3.234|
svo_cw<3>                                      |        8.992|      SLOW  |        4.911|      FAST  |         2.639|
svo_on                                         |       13.444|      SLOW  |        6.068|      FAST  |         7.091|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 322008263 paths, 0 nets, and 57584 connections

Design statistics:
   Minimum period:  22.622ns{1}   (Maximum frequency:  44.205MHz)
   Maximum path delay from/to any node:   6.292ns
   Minimum input required time before clock:   6.711ns
   Minimum output required time after clock:  14.469ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu May 16 14:14:11 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 319 MB



