
*** Running vivado
    with args -log design_1_mdm_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_mdm_1_0.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source design_1_mdm_1_0.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2936.906 ; gain = 25.984 ; free physical = 15549 ; free virtual = 39401
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sources_1/imports/Project'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.2/data/ip'.
Command: synth_design -top design_1_mdm_1_0 -part xcku040-ffva1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-1540] The version limit for your license is '2022.07' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 104837
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2951.047 ; gain = 0.000 ; free physical = 3990 ; free virtual = 27827
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_mdm_1_0' [/home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/synth/design_1_mdm_1_0.vhd:74]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_REVISION bound to: (null) - type: string 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_BSCANID bound to: 76547328 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_ADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'MDM' declared at '/home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3865/hdl/mdm_v3_2_vh_rfs.vhd:12619' bound to instance 'U0' of component 'MDM' [/home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/synth/design_1_mdm_1_0.vhd:1656]
INFO: [Synth 8-638] synthesizing module 'MDM' [/home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3865/hdl/mdm_v3_2_vh_rfs.vhd:14302]
	Parameter C_TARGET bound to: 5 - type: integer 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'MB_BSCANE2' declared at '/home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3865/hdl/mdm_v3_2_vh_rfs.vhd:324' bound to instance 'BSCAN_I' of component 'MB_BSCANE2' [/home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3865/hdl/mdm_v3_2_vh_rfs.vhd:15908]
INFO: [Synth 8-638] synthesizing module 'MB_BSCANE2' [/home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3865/hdl/mdm_v3_2_vh_rfs.vhd:348]
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-113] binding component instance 'BSCANE2_I' to cell 'BSCANE2' [/home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3865/hdl/mdm_v3_2_vh_rfs.vhd:358]
INFO: [Synth 8-256] done synthesizing module 'MB_BSCANE2' (1#1) [/home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3865/hdl/mdm_v3_2_vh_rfs.vhd:348]
	Parameter C_TARGET bound to: 5 - type: integer 
	Parameter INIT bound to: 2'b10 
INFO: [Synth 8-3491] module 'MB_LUT1' declared at '/home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3865/hdl/mdm_v3_2_vh_rfs.vhd:1472' bound to instance 'LUT1_I' of component 'MB_LUT1' [/home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3865/hdl/mdm_v3_2_vh_rfs.vhd:15926]
INFO: [Synth 8-638] synthesizing module 'MB_LUT1' [/home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3865/hdl/mdm_v3_2_vh_rfs.vhd:1486]
	Parameter INIT bound to: 2'b10 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'LUT1' [/home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3865/hdl/mdm_v3_2_vh_rfs.vhd:1508]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT1' (2#1) [/home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3865/hdl/mdm_v3_2_vh_rfs.vhd:1486]
	Parameter C_TARGET bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'MB_BUFG' declared at '/home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3865/hdl/mdm_v3_2_vh_rfs.vhd:386' bound to instance 'BUFG_DRCK' of component 'MB_BUFG' [/home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3865/hdl/mdm_v3_2_vh_rfs.vhd:16394]
INFO: [Synth 8-638] synthesizing module 'MB_BUFG' [/home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3865/hdl/mdm_v3_2_vh_rfs.vhd:399]
INFO: [Synth 8-113] binding component instance 'Native' to cell 'BUFG' [/home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3865/hdl/mdm_v3_2_vh_rfs.vhd:409]
INFO: [Synth 8-256] done synthesizing module 'MB_BUFG' (3#1) [/home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3865/hdl/mdm_v3_2_vh_rfs.vhd:399]
	Parameter C_TARGET bound to: 5 - type: integer 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_REG_NUM_CE bound to: 4 - type: integer 
	Parameter C_REG_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'MDM_Core' declared at '/home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3865/hdl/mdm_v3_2_vh_rfs.vhd:5737' bound to instance 'MDM_Core_I1' of component 'MDM_Core' [/home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3865/hdl/mdm_v3_2_vh_rfs.vhd:16492]
INFO: [Synth 8-638] synthesizing module 'MDM_Core' [/home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3865/hdl/mdm_v3_2_vh_rfs.vhd:6974]
INFO: [Synth 8-3491] module 'xil_scan_reset_control' declared at '/home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3865/hdl/mdm_v3_2_vh_rfs.vhd:300' bound to instance 'config_scan_reset_i' of component 'xil_scan_reset_control' [/home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3865/hdl/mdm_v3_2_vh_rfs.vhd:7657]
INFO: [Synth 8-638] synthesizing module 'xil_scan_reset_control' [/home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3865/hdl/mdm_v3_2_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xil_scan_reset_control' (4#1) [/home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3865/hdl/mdm_v3_2_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xil_scan_reset_control' declared at '/home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3865/hdl/mdm_v3_2_vh_rfs.vhd:300' bound to instance 'sel_n_reset_i' of component 'xil_scan_reset_control' [/home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3865/hdl/mdm_v3_2_vh_rfs.vhd:7667]
INFO: [Synth 8-3491] module 'xil_scan_reset_control' declared at '/home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3865/hdl/mdm_v3_2_vh_rfs.vhd:300' bound to instance 'shift_n_reset_i' of component 'xil_scan_reset_control' [/home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3865/hdl/mdm_v3_2_vh_rfs.vhd:7677]
	Parameter C_TARGET bound to: 5 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'JTAG_CONTROL' declared at '/home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3865/hdl/mdm_v3_2_vh_rfs.vhd:3020' bound to instance 'JTAG_CONTROL_I' of component 'JTAG_CONTROL' [/home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3865/hdl/mdm_v3_2_vh_rfs.vhd:10368]
INFO: [Synth 8-638] synthesizing module 'JTAG_CONTROL' [/home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3865/hdl/mdm_v3_2_vh_rfs.vhd:3293]
INFO: [Synth 8-3491] module 'xil_scan_reset_control' declared at '/home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3865/hdl/mdm_v3_2_vh_rfs.vhd:300' bound to instance 'config_with_scan_reset_i' of component 'xil_scan_reset_control' [/home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3865/hdl/mdm_v3_2_vh_rfs.vhd:3602]
INFO: [Synth 8-3491] module 'xil_scan_reset_control' declared at '/home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3865/hdl/mdm_v3_2_vh_rfs.vhd:300' bound to instance 'sel_with_scan_reset_i' of component 'xil_scan_reset_control' [/home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3865/hdl/mdm_v3_2_vh_rfs.vhd:3610]
	Parameter C_TARGET bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'MB_FDC_1' declared at '/home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3865/hdl/mdm_v3_2_vh_rfs.vhd:685' bound to instance 'FDC_I' of component 'MB_FDC_1' [/home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3865/hdl/mdm_v3_2_vh_rfs.vhd:3667]
INFO: [Synth 8-638] synthesizing module 'MB_FDC_1' [/home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3865/hdl/mdm_v3_2_vh_rfs.vhd:701]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDC_1' [/home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3865/hdl/mdm_v3_2_vh_rfs.vhd:722]
INFO: [Synth 8-256] done synthesizing module 'MB_FDC_1' (5#1) [/home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3865/hdl/mdm_v3_2_vh_rfs.vhd:701]
	Parameter C_TARGET bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'MB_FDRE_1' declared at '/home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3865/hdl/mdm_v3_2_vh_rfs.vhd:744' bound to instance 'SYNC_FDRE' of component 'MB_FDRE_1' [/home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3865/hdl/mdm_v3_2_vh_rfs.vhd:3677]
INFO: [Synth 8-638] synthesizing module 'MB_FDRE_1' [/home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3865/hdl/mdm_v3_2_vh_rfs.vhd:761]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDRE_1' [/home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3865/hdl/mdm_v3_2_vh_rfs.vhd:784]
INFO: [Synth 8-256] done synthesizing module 'MB_FDRE_1' (6#1) [/home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3865/hdl/mdm_v3_2_vh_rfs.vhd:761]
	Parameter C_TARGET bound to: 5 - type: integer 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000101100111 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at '/home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3865/hdl/mdm_v3_2_vh_rfs.vhd:807' bound to instance 'SRL16E_1' of component 'MB_SRL16E' [/home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3865/hdl/mdm_v3_2_vh_rfs.vhd:3871]
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E' [/home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3865/hdl/mdm_v3_2_vh_rfs.vhd:831]
	Parameter INIT bound to: 16'b0000000101100111 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [/home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3865/hdl/mdm_v3_2_vh_rfs.vhd:835]
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E' (7#1) [/home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3865/hdl/mdm_v3_2_vh_rfs.vhd:831]
	Parameter C_TARGET bound to: 5 - type: integer 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100001010000111 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at '/home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3865/hdl/mdm_v3_2_vh_rfs.vhd:807' bound to instance 'SRL16E_2' of component 'MB_SRL16E' [/home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3865/hdl/mdm_v3_2_vh_rfs.vhd:3889]
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E__parameterized1' [/home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3865/hdl/mdm_v3_2_vh_rfs.vhd:831]
	Parameter INIT bound to: 16'b0100001010000111 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [/home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3865/hdl/mdm_v3_2_vh_rfs.vhd:835]
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E__parameterized1' (7#1) [/home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3865/hdl/mdm_v3_2_vh_rfs.vhd:831]
	Parameter C_TARGET bound to: 5 - type: integer 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100010001000011 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at '/home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3865/hdl/mdm_v3_2_vh_rfs.vhd:807' bound to instance 'SRL16E_ID_1' of component 'MB_SRL16E' [/home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3865/hdl/mdm_v3_2_vh_rfs.vhd:3960]
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E__parameterized3' [/home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3865/hdl/mdm_v3_2_vh_rfs.vhd:831]
	Parameter INIT bound to: 16'b0100010001000011 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [/home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3865/hdl/mdm_v3_2_vh_rfs.vhd:835]
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E__parameterized3' (7#1) [/home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3865/hdl/mdm_v3_2_vh_rfs.vhd:831]
	Parameter C_TARGET bound to: 5 - type: integer 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0101100001001101 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at '/home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3865/hdl/mdm_v3_2_vh_rfs.vhd:807' bound to instance 'SRL16E_ID_2' of component 'MB_SRL16E' [/home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3865/hdl/mdm_v3_2_vh_rfs.vhd:3978]
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E__parameterized5' [/home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3865/hdl/mdm_v3_2_vh_rfs.vhd:831]
	Parameter INIT bound to: 16'b0101100001001101 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [/home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3865/hdl/mdm_v3_2_vh_rfs.vhd:835]
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E__parameterized5' (7#1) [/home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3865/hdl/mdm_v3_2_vh_rfs.vhd:831]
WARNING: [Synth 8-6014] Unused sequential element set_Ext_BRK_reg was removed.  [/home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3865/hdl/mdm_v3_2_vh_rfs.vhd:4066]
INFO: [Synth 8-256] done synthesizing module 'JTAG_CONTROL' (8#1) [/home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3865/hdl/mdm_v3_2_vh_rfs.vhd:3293]
INFO: [Synth 8-256] done synthesizing module 'MDM_Core' (9#1) [/home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3865/hdl/mdm_v3_2_vh_rfs.vhd:6974]
INFO: [Synth 8-256] done synthesizing module 'MDM' (10#1) [/home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3865/hdl/mdm_v3_2_vh_rfs.vhd:14302]
INFO: [Synth 8-256] done synthesizing module 'design_1_mdm_1_0' (11#1) [/home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/synth/design_1_mdm_1_0.vhd:74]
WARNING: [Synth 8-7129] Port Config_Reset in module MB_SRL16E__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Config_Reset in module MB_SRL16E__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Config_Reset in module MB_SRL16E__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Config_Reset in module MB_SRL16E is either unconnected or has no load
WARNING: [Synth 8-7129] Port Clk in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Rst in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Clear_Ext_BRK in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Read_RX_FIFO in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reset_RX_FIFO in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Write_TX_FIFO in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reset_TX_FIFO in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data[0] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data[1] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data[2] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data[3] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data[4] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data[5] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data[6] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_Data[7] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port DbgReg_DRCK in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port DbgReg_UPDATE in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port DbgReg_Access_Lock in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port DbgReg_Force_Lock in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port DbgReg_Unlocked in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_Transaction in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_Instr_Overrun in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_Data_Overrun in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port RESET in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_ACLK in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_ARESETn in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Master_rd_idle in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Master_rd_resp[1] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Master_rd_resp[0] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Master_wr_idle in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Master_wr_resp[1] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Master_wr_resp[0] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Master_data_out[31] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Master_data_out[30] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Master_data_out[29] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Master_data_out[28] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Master_data_out[27] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Master_data_out[26] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Master_data_out[25] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Master_data_out[24] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Master_data_out[23] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Master_data_out[22] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Master_data_out[21] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Master_data_out[20] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Master_data_out[19] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Master_data_out[18] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Master_data_out[17] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Master_data_out[16] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Master_data_out[15] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Master_data_out[14] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Master_data_out[13] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Master_data_out[12] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Master_data_out[11] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Master_data_out[10] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Master_data_out[9] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Master_data_out[8] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Master_data_out[7] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Master_data_out[6] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Master_data_out[5] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Master_data_out[4] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Master_data_out[3] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Master_data_out[2] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Master_data_out[1] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Master_data_out[0] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Master_data_exists in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Master_data_empty in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Master_dwr_done in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Master_dwr_resp[1] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Master_dwr_resp[0] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dbg_Trig_In_0[0] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dbg_Trig_In_0[1] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dbg_Trig_In_0[2] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dbg_Trig_In_0[3] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dbg_Trig_In_0[4] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dbg_Trig_In_0[5] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dbg_Trig_In_0[6] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dbg_Trig_In_0[7] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dbg_Trig_In_1[0] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dbg_Trig_In_1[1] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dbg_Trig_In_1[2] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dbg_Trig_In_1[3] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dbg_Trig_In_1[4] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dbg_Trig_In_1[5] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dbg_Trig_In_1[6] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dbg_Trig_In_1[7] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dbg_Trig_In_2[0] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dbg_Trig_In_2[1] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dbg_Trig_In_2[2] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dbg_Trig_In_2[3] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dbg_Trig_In_2[4] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dbg_Trig_In_2[5] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dbg_Trig_In_2[6] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dbg_Trig_In_2[7] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dbg_Trig_In_3[0] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dbg_Trig_In_3[1] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dbg_Trig_In_3[2] in module JTAG_CONTROL is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3011.047 ; gain = 60.000 ; free physical = 8174 ; free virtual = 32019
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3028.859 ; gain = 77.812 ; free physical = 8049 ; free virtual = 31894
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3028.859 ; gain = 77.812 ; free physical = 8049 ; free virtual = 31894
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3034.797 ; gain = 0.000 ; free physical = 8017 ; free virtual = 31862
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0_ooc_trace.xdc] for cell 'U0'
Finished Parsing XDC File [/home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0_ooc_trace.xdc] for cell 'U0'
Parsing XDC File [/home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'U0'
Finished Parsing XDC File [/home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_mdm_1_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_mdm_1_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/dimitriosa/Downloads/Project/project_1/project_1.runs/design_1_mdm_1_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/dimitriosa/Downloads/Project/project_1/project_1.runs/design_1_mdm_1_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3194.578 ; gain = 0.000 ; free physical = 7922 ; free virtual = 31767
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  FDC_1 => FDCE (inverted pins: C): 1 instance 
  FDRE_1 => FDRE (inverted pins: C): 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3194.578 ; gain = 0.000 ; free physical = 7919 ; free virtual = 31765
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 3194.578 ; gain = 243.531 ; free physical = 9163 ; free virtual = 33025
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku040-ffva1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 3194.578 ; gain = 243.531 ; free physical = 9160 ; free virtual = 33022
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/dimitriosa/Downloads/Project/project_1/project_1.runs/design_1_mdm_1_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 3194.578 ; gain = 243.531 ; free physical = 9151 ; free virtual = 33014
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 3194.578 ; gain = 243.531 ; free physical = 9031 ; free virtual = 32897
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input   16 Bit        Muxes := 4     
	   2 Input   10 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 3     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 23    
	  12 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1920 (col length:120)
BRAMs: 1200 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 3194.578 ; gain = 243.531 ; free physical = 8835 ; free virtual = 32704
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 3194.578 ; gain = 243.531 ; free physical = 8035 ; free virtual = 31929
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 3198.531 ; gain = 247.484 ; free physical = 8063 ; free virtual = 31959
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 3206.539 ; gain = 255.492 ; free physical = 8049 ; free virtual = 31948
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 3209.508 ; gain = 258.461 ; free physical = 9397 ; free virtual = 33275
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 3209.508 ; gain = 258.461 ; free physical = 9400 ; free virtual = 33278
---------------------------------------------------------------------------------
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 3209.508 ; gain = 258.461 ; free physical = 9422 ; free virtual = 33299
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 3209.508 ; gain = 258.461 ; free physical = 9419 ; free virtual = 33297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 3209.508 ; gain = 258.461 ; free physical = 9417 ; free virtual = 33295
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 3209.508 ; gain = 258.461 ; free physical = 9417 ; free virtual = 33295
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|MDM         | MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26] | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|MDM         | MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10] | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|MDM         | MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]  | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BSCANE2 |     1|
|2     |BUFG    |     1|
|3     |LUT1    |     5|
|4     |LUT2    |    14|
|5     |LUT3    |    24|
|6     |LUT4    |    13|
|7     |LUT5    |    18|
|8     |LUT6    |    32|
|9     |SRL16E  |     7|
|14    |FDCE    |    30|
|15    |FDC     |     1|
|16    |FDPE    |     6|
|17    |FDRE    |    74|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 3209.508 ; gain = 258.461 ; free physical = 9424 ; free virtual = 33301
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4349 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 3209.508 ; gain = 92.742 ; free physical = 9447 ; free virtual = 33325
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 3209.516 ; gain = 258.461 ; free physical = 9447 ; free virtual = 33325
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3209.516 ; gain = 0.000 ; free physical = 9483 ; free virtual = 33361
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3278.148 ; gain = 0.000 ; free physical = 9446 ; free virtual = 33305
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  FDC_1 => FDCE (inverted pins: C): 1 instance 
  FDRE_1 => FDRE (inverted pins: C): 1 instance 

Synth Design complete, checksum: 1b3a6e20
INFO: [Common 17-83] Releasing license: Synthesis
77 Infos, 139 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:46 . Memory (MB): peak = 3278.148 ; gain = 341.242 ; free physical = 9643 ; free virtual = 33502
INFO: [Common 17-1381] The checkpoint '/home/dimitriosa/Downloads/Project/project_1/project_1.runs/design_1_mdm_1_0_synth_1/design_1_mdm_1_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_mdm_1_0, cache-ID = 786397a3cdf1d21f
INFO: [Coretcl 2-1174] Renamed 12 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/dimitriosa/Downloads/Project/project_1/project_1.runs/design_1_mdm_1_0_synth_1/design_1_mdm_1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_mdm_1_0_utilization_synth.rpt -pb design_1_mdm_1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Sep 16 13:28:08 2022...
