{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 14 20:53:22 2022 " "Info: Processing started: Mon Feb 14 20:53:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off converter_regstr -c converter_regstr " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off converter_regstr -c converter_regstr" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "converter_regstr.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file converter_regstr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 converter_regstr-arch " "Info: Found design unit 1: converter_regstr-arch" {  } { { "converter_regstr.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/converter_regstr.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 converter_regstr " "Info: Found entity 1: converter_regstr" {  } { { "converter_regstr.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/converter_regstr.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "converter_regstr " "Info: Elaborating entity \"converter_regstr\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ct1 converter_regstr.vhd(19) " "Warning (10036): Verilog HDL or VHDL warning at converter_regstr.vhd(19): object \"ct1\" assigned a value but never read" {  } { { "converter_regstr.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/converter_regstr.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "68 " "Info: Implemented 68 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Info: Implemented 34 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Info: Implemented 1 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "33 " "Info: Implemented 33 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "234 " "Info: Peak virtual memory: 234 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 14 20:53:23 2022 " "Info: Processing ended: Mon Feb 14 20:53:23 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 14 20:53:24 2022 " "Info: Processing started: Mon Feb 14 20:53:24 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off converter_regstr -c converter_regstr " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off converter_regstr -c converter_regstr" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "converter_regstr EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design converter_regstr" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "d:/programs/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/" 0 { } { { 0 { 0 ""} 0 75 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "35 35 " "Critical Warning: No exact pin location assignment(s) for 35 pins of 35 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "signal_hex " "Info: Pin signal_hex not assigned to an exact location on the device" {  } { { "d:/programs/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin/pin_planner.ppl" { signal_hex } } } { "converter_regstr.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/converter_regstr.vhd" 12 -1 0 } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { signal_hex } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/" 0 { } { { 0 { 0 ""} 0 69 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "d:/programs/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin/pin_planner.ppl" { clk } } } { "converter_regstr.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/converter_regstr.vhd" 9 -1 0 } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/" 0 { } { { 0 { 0 ""} 0 71 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stb " "Info: Pin stb not assigned to an exact location on the device" {  } { { "d:/programs/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin/pin_planner.ppl" { stb } } } { "converter_regstr.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/converter_regstr.vhd" 10 -1 0 } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { stb } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/" 0 { } { { 0 { 0 ""} 0 72 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "discharge_arr\[0\] " "Info: Pin discharge_arr\[0\] not assigned to an exact location on the device" {  } { { "d:/programs/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin/pin_planner.ppl" { discharge_arr[0] } } } { "converter_regstr.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/converter_regstr.vhd" 11 -1 0 } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { discharge_arr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/" 0 { } { { 0 { 0 ""} 0 37 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "discharge_arr\[1\] " "Info: Pin discharge_arr\[1\] not assigned to an exact location on the device" {  } { { "d:/programs/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin/pin_planner.ppl" { discharge_arr[1] } } } { "converter_regstr.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/converter_regstr.vhd" 11 -1 0 } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { discharge_arr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/" 0 { } { { 0 { 0 ""} 0 38 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "discharge_arr\[2\] " "Info: Pin discharge_arr\[2\] not assigned to an exact location on the device" {  } { { "d:/programs/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin/pin_planner.ppl" { discharge_arr[2] } } } { "converter_regstr.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/converter_regstr.vhd" 11 -1 0 } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { discharge_arr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/" 0 { } { { 0 { 0 ""} 0 39 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "discharge_arr\[3\] " "Info: Pin discharge_arr\[3\] not assigned to an exact location on the device" {  } { { "d:/programs/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin/pin_planner.ppl" { discharge_arr[3] } } } { "converter_regstr.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/converter_regstr.vhd" 11 -1 0 } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { discharge_arr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/" 0 { } { { 0 { 0 ""} 0 40 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "discharge_arr\[4\] " "Info: Pin discharge_arr\[4\] not assigned to an exact location on the device" {  } { { "d:/programs/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin/pin_planner.ppl" { discharge_arr[4] } } } { "converter_regstr.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/converter_regstr.vhd" 11 -1 0 } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { discharge_arr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/" 0 { } { { 0 { 0 ""} 0 41 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "discharge_arr\[5\] " "Info: Pin discharge_arr\[5\] not assigned to an exact location on the device" {  } { { "d:/programs/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin/pin_planner.ppl" { discharge_arr[5] } } } { "converter_regstr.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/converter_regstr.vhd" 11 -1 0 } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { discharge_arr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/" 0 { } { { 0 { 0 ""} 0 42 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "discharge_arr\[6\] " "Info: Pin discharge_arr\[6\] not assigned to an exact location on the device" {  } { { "d:/programs/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin/pin_planner.ppl" { discharge_arr[6] } } } { "converter_regstr.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/converter_regstr.vhd" 11 -1 0 } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { discharge_arr[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/" 0 { } { { 0 { 0 ""} 0 43 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "discharge_arr\[7\] " "Info: Pin discharge_arr\[7\] not assigned to an exact location on the device" {  } { { "d:/programs/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin/pin_planner.ppl" { discharge_arr[7] } } } { "converter_regstr.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/converter_regstr.vhd" 11 -1 0 } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { discharge_arr[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/" 0 { } { { 0 { 0 ""} 0 44 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "discharge_arr\[8\] " "Info: Pin discharge_arr\[8\] not assigned to an exact location on the device" {  } { { "d:/programs/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin/pin_planner.ppl" { discharge_arr[8] } } } { "converter_regstr.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/converter_regstr.vhd" 11 -1 0 } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { discharge_arr[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/" 0 { } { { 0 { 0 ""} 0 45 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "discharge_arr\[9\] " "Info: Pin discharge_arr\[9\] not assigned to an exact location on the device" {  } { { "d:/programs/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin/pin_planner.ppl" { discharge_arr[9] } } } { "converter_regstr.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/converter_regstr.vhd" 11 -1 0 } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { discharge_arr[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/" 0 { } { { 0 { 0 ""} 0 46 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "discharge_arr\[10\] " "Info: Pin discharge_arr\[10\] not assigned to an exact location on the device" {  } { { "d:/programs/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin/pin_planner.ppl" { discharge_arr[10] } } } { "converter_regstr.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/converter_regstr.vhd" 11 -1 0 } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { discharge_arr[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/" 0 { } { { 0 { 0 ""} 0 47 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "discharge_arr\[11\] " "Info: Pin discharge_arr\[11\] not assigned to an exact location on the device" {  } { { "d:/programs/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin/pin_planner.ppl" { discharge_arr[11] } } } { "converter_regstr.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/converter_regstr.vhd" 11 -1 0 } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { discharge_arr[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/" 0 { } { { 0 { 0 ""} 0 48 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "discharge_arr\[12\] " "Info: Pin discharge_arr\[12\] not assigned to an exact location on the device" {  } { { "d:/programs/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin/pin_planner.ppl" { discharge_arr[12] } } } { "converter_regstr.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/converter_regstr.vhd" 11 -1 0 } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { discharge_arr[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/" 0 { } { { 0 { 0 ""} 0 49 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "discharge_arr\[13\] " "Info: Pin discharge_arr\[13\] not assigned to an exact location on the device" {  } { { "d:/programs/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin/pin_planner.ppl" { discharge_arr[13] } } } { "converter_regstr.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/converter_regstr.vhd" 11 -1 0 } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { discharge_arr[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/" 0 { } { { 0 { 0 ""} 0 50 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "discharge_arr\[14\] " "Info: Pin discharge_arr\[14\] not assigned to an exact location on the device" {  } { { "d:/programs/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin/pin_planner.ppl" { discharge_arr[14] } } } { "converter_regstr.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/converter_regstr.vhd" 11 -1 0 } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { discharge_arr[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/" 0 { } { { 0 { 0 ""} 0 51 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "discharge_arr\[15\] " "Info: Pin discharge_arr\[15\] not assigned to an exact location on the device" {  } { { "d:/programs/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin/pin_planner.ppl" { discharge_arr[15] } } } { "converter_regstr.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/converter_regstr.vhd" 11 -1 0 } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { discharge_arr[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/" 0 { } { { 0 { 0 ""} 0 52 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "discharge_arr\[16\] " "Info: Pin discharge_arr\[16\] not assigned to an exact location on the device" {  } { { "d:/programs/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin/pin_planner.ppl" { discharge_arr[16] } } } { "converter_regstr.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/converter_regstr.vhd" 11 -1 0 } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { discharge_arr[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/" 0 { } { { 0 { 0 ""} 0 53 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "discharge_arr\[17\] " "Info: Pin discharge_arr\[17\] not assigned to an exact location on the device" {  } { { "d:/programs/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin/pin_planner.ppl" { discharge_arr[17] } } } { "converter_regstr.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/converter_regstr.vhd" 11 -1 0 } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { discharge_arr[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/" 0 { } { { 0 { 0 ""} 0 54 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "discharge_arr\[18\] " "Info: Pin discharge_arr\[18\] not assigned to an exact location on the device" {  } { { "d:/programs/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin/pin_planner.ppl" { discharge_arr[18] } } } { "converter_regstr.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/converter_regstr.vhd" 11 -1 0 } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { discharge_arr[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/" 0 { } { { 0 { 0 ""} 0 55 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "discharge_arr\[19\] " "Info: Pin discharge_arr\[19\] not assigned to an exact location on the device" {  } { { "d:/programs/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin/pin_planner.ppl" { discharge_arr[19] } } } { "converter_regstr.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/converter_regstr.vhd" 11 -1 0 } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { discharge_arr[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/" 0 { } { { 0 { 0 ""} 0 56 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "discharge_arr\[20\] " "Info: Pin discharge_arr\[20\] not assigned to an exact location on the device" {  } { { "d:/programs/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin/pin_planner.ppl" { discharge_arr[20] } } } { "converter_regstr.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/converter_regstr.vhd" 11 -1 0 } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { discharge_arr[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/" 0 { } { { 0 { 0 ""} 0 57 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "discharge_arr\[21\] " "Info: Pin discharge_arr\[21\] not assigned to an exact location on the device" {  } { { "d:/programs/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin/pin_planner.ppl" { discharge_arr[21] } } } { "converter_regstr.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/converter_regstr.vhd" 11 -1 0 } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { discharge_arr[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/" 0 { } { { 0 { 0 ""} 0 58 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "discharge_arr\[22\] " "Info: Pin discharge_arr\[22\] not assigned to an exact location on the device" {  } { { "d:/programs/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin/pin_planner.ppl" { discharge_arr[22] } } } { "converter_regstr.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/converter_regstr.vhd" 11 -1 0 } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { discharge_arr[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/" 0 { } { { 0 { 0 ""} 0 59 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "discharge_arr\[23\] " "Info: Pin discharge_arr\[23\] not assigned to an exact location on the device" {  } { { "d:/programs/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin/pin_planner.ppl" { discharge_arr[23] } } } { "converter_regstr.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/converter_regstr.vhd" 11 -1 0 } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { discharge_arr[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/" 0 { } { { 0 { 0 ""} 0 60 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "discharge_arr\[24\] " "Info: Pin discharge_arr\[24\] not assigned to an exact location on the device" {  } { { "d:/programs/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin/pin_planner.ppl" { discharge_arr[24] } } } { "converter_regstr.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/converter_regstr.vhd" 11 -1 0 } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { discharge_arr[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/" 0 { } { { 0 { 0 ""} 0 61 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "discharge_arr\[25\] " "Info: Pin discharge_arr\[25\] not assigned to an exact location on the device" {  } { { "d:/programs/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin/pin_planner.ppl" { discharge_arr[25] } } } { "converter_regstr.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/converter_regstr.vhd" 11 -1 0 } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { discharge_arr[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/" 0 { } { { 0 { 0 ""} 0 62 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "discharge_arr\[26\] " "Info: Pin discharge_arr\[26\] not assigned to an exact location on the device" {  } { { "d:/programs/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin/pin_planner.ppl" { discharge_arr[26] } } } { "converter_regstr.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/converter_regstr.vhd" 11 -1 0 } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { discharge_arr[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/" 0 { } { { 0 { 0 ""} 0 63 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "discharge_arr\[27\] " "Info: Pin discharge_arr\[27\] not assigned to an exact location on the device" {  } { { "d:/programs/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin/pin_planner.ppl" { discharge_arr[27] } } } { "converter_regstr.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/converter_regstr.vhd" 11 -1 0 } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { discharge_arr[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/" 0 { } { { 0 { 0 ""} 0 64 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "discharge_arr\[28\] " "Info: Pin discharge_arr\[28\] not assigned to an exact location on the device" {  } { { "d:/programs/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin/pin_planner.ppl" { discharge_arr[28] } } } { "converter_regstr.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/converter_regstr.vhd" 11 -1 0 } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { discharge_arr[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/" 0 { } { { 0 { 0 ""} 0 65 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "discharge_arr\[29\] " "Info: Pin discharge_arr\[29\] not assigned to an exact location on the device" {  } { { "d:/programs/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin/pin_planner.ppl" { discharge_arr[29] } } } { "converter_regstr.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/converter_regstr.vhd" 11 -1 0 } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { discharge_arr[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/" 0 { } { { 0 { 0 ""} 0 66 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "discharge_arr\[30\] " "Info: Pin discharge_arr\[30\] not assigned to an exact location on the device" {  } { { "d:/programs/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin/pin_planner.ppl" { discharge_arr[30] } } } { "converter_regstr.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/converter_regstr.vhd" 11 -1 0 } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { discharge_arr[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/" 0 { } { { 0 { 0 ""} 0 67 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "discharge_arr\[31\] " "Info: Pin discharge_arr\[31\] not assigned to an exact location on the device" {  } { { "d:/programs/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin/pin_planner.ppl" { discharge_arr[31] } } } { "converter_regstr.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/converter_regstr.vhd" 11 -1 0 } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { discharge_arr[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/" 0 { } { { 0 { 0 ""} 0 68 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clk (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin/pin_planner.ppl" { clk } } } { "converter_regstr.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/converter_regstr.vhd" 9 -1 0 } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/" 0 { } { { 0 { 0 ""} 0 71 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "stb (placed in PIN M21 (CLK1p, Input)) " "Info: Automatically promoted node stb (placed in PIN M21 (CLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin/pin_planner.ppl" { stb } } } { "converter_regstr.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/converter_regstr.vhd" 10 -1 0 } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { stb } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/" 0 { } { { 0 { 0 ""} 0 72 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "33 unused 3.3V 32 1 0 " "Info: Number of I/O pins in group: 33 (unused VREF, 3.3V VCCIO, 32 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 43 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "1.438 ns register register " "Info: Estimated most critical path is register to register delay of 1.438 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns w1\[15\] 1 REG LAB_X29_Y5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X29_Y5; Fanout = 1; REG Node = 'w1\[15\]'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { w1[15] } "NODE_NAME" } } { "converter_regstr.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/converter_regstr.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.283 ns) + CELL(0.155 ns) 1.438 ns w1\[14\] 2 REG LAB_X18_Y4 1 " "Info: 2: + IC(1.283 ns) + CELL(0.155 ns) = 1.438 ns; Loc. = LAB_X18_Y4; Fanout = 1; REG Node = 'w1\[14\]'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.438 ns" { w1[15] w1[14] } "NODE_NAME" } } { "converter_regstr.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/converter_regstr.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.155 ns ( 10.78 % ) " "Info: Total cell delay = 0.155 ns ( 10.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.283 ns ( 89.22 % ) " "Info: Total interconnect delay = 1.283 ns ( 89.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.438 ns" { w1[15] w1[14] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X27_Y0 X40_Y13 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X27_Y0 to location X40_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "1 " "Warning: Found 1 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_hex 0 " "Info: Pin \"signal_hex\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "262 " "Info: Peak virtual memory: 262 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 14 20:53:28 2022 " "Info: Processing ended: Mon Feb 14 20:53:28 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 14 20:53:28 2022 " "Info: Processing started: Mon Feb 14 20:53:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off converter_regstr -c converter_regstr " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off converter_regstr -c converter_regstr" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "230 " "Info: Peak virtual memory: 230 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 14 20:53:30 2022 " "Info: Processing ended: Mon Feb 14 20:53:30 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 14 20:53:31 2022 " "Info: Processing started: Mon Feb 14 20:53:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off converter_regstr -c converter_regstr --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off converter_regstr -c converter_regstr --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "converter_regstr.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/converter_regstr.vhd" 9 -1 0 } } { "d:/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register w1\[15\] w1\[14\] 500.0 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 500.0 MHz between source register \"w1\[15\]\" and destination register \"w1\[14\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.377 ns + Longest register register " "Info: + Longest register to register delay is 1.377 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns w1\[15\] 1 REG LCFF_X29_Y5_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y5_N17; Fanout = 1; REG Node = 'w1\[15\]'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { w1[15] } "NODE_NAME" } } { "converter_regstr.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/converter_regstr.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.169 ns) + CELL(0.053 ns) 1.222 ns w1\[14\]~feeder 2 COMB LCCOMB_X18_Y4_N12 1 " "Info: 2: + IC(1.169 ns) + CELL(0.053 ns) = 1.222 ns; Loc. = LCCOMB_X18_Y4_N12; Fanout = 1; COMB Node = 'w1\[14\]~feeder'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.222 ns" { w1[15] w1[14]~feeder } "NODE_NAME" } } { "converter_regstr.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/converter_regstr.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.377 ns w1\[14\] 3 REG LCFF_X18_Y4_N13 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 1.377 ns; Loc. = LCFF_X18_Y4_N13; Fanout = 1; REG Node = 'w1\[14\]'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { w1[14]~feeder w1[14] } "NODE_NAME" } } { "converter_regstr.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/converter_regstr.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.208 ns ( 15.11 % ) " "Info: Total cell delay = 0.208 ns ( 15.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.169 ns ( 84.89 % ) " "Info: Total interconnect delay = 1.169 ns ( 84.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.377 ns" { w1[15] w1[14]~feeder w1[14] } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "1.377 ns" { w1[15] {} w1[14]~feeder {} w1[14] {} } { 0.000ns 1.169ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.007 ns - Smallest " "Info: - Smallest clock skew is -0.007 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.467 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.467 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "converter_regstr.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/converter_regstr.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 33 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 33; COMB Node = 'clk~clkctrl'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "converter_regstr.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/converter_regstr.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.652 ns) + CELL(0.618 ns) 2.467 ns w1\[14\] 3 REG LCFF_X18_Y4_N13 1 " "Info: 3: + IC(0.652 ns) + CELL(0.618 ns) = 2.467 ns; Loc. = LCFF_X18_Y4_N13; Fanout = 1; REG Node = 'w1\[14\]'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { clk~clkctrl w1[14] } "NODE_NAME" } } { "converter_regstr.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/converter_regstr.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.67 % ) " "Info: Total cell delay = 1.472 ns ( 59.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.995 ns ( 40.33 % ) " "Info: Total interconnect delay = 0.995 ns ( 40.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { clk clk~clkctrl w1[14] } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { clk {} clk~combout {} clk~clkctrl {} w1[14] {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.474 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.474 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "converter_regstr.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/converter_regstr.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 33 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 33; COMB Node = 'clk~clkctrl'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "converter_regstr.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/converter_regstr.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.618 ns) 2.474 ns w1\[15\] 3 REG LCFF_X29_Y5_N17 1 " "Info: 3: + IC(0.659 ns) + CELL(0.618 ns) = 2.474 ns; Loc. = LCFF_X29_Y5_N17; Fanout = 1; REG Node = 'w1\[15\]'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { clk~clkctrl w1[15] } "NODE_NAME" } } { "converter_regstr.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/converter_regstr.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.50 % ) " "Info: Total cell delay = 1.472 ns ( 59.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.002 ns ( 40.50 % ) " "Info: Total interconnect delay = 1.002 ns ( 40.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { clk clk~clkctrl w1[15] } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { clk {} clk~combout {} clk~clkctrl {} w1[15] {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { clk clk~clkctrl w1[14] } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { clk {} clk~combout {} clk~clkctrl {} w1[14] {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { clk clk~clkctrl w1[15] } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { clk {} clk~combout {} clk~clkctrl {} w1[15] {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "converter_regstr.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/converter_regstr.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "converter_regstr.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/converter_regstr.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.377 ns" { w1[15] w1[14]~feeder w1[14] } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "1.377 ns" { w1[15] {} w1[14]~feeder {} w1[14] {} } { 0.000ns 1.169ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { clk clk~clkctrl w1[14] } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { clk {} clk~combout {} clk~clkctrl {} w1[14] {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { clk clk~clkctrl w1[15] } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { clk {} clk~combout {} clk~clkctrl {} w1[15] {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { w1[14] } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { w1[14] {} } {  } {  } "" } } { "converter_regstr.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/converter_regstr.vhd" 26 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk signal_hex signal_hex~reg0 6.851 ns register " "Info: tco from clock \"clk\" to destination pin \"signal_hex\" through register \"signal_hex~reg0\" is 6.851 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.467 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.467 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "converter_regstr.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/converter_regstr.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 33 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 33; COMB Node = 'clk~clkctrl'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "converter_regstr.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/converter_regstr.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.652 ns) + CELL(0.618 ns) 2.467 ns signal_hex~reg0 3 REG LCFF_X18_Y4_N1 1 " "Info: 3: + IC(0.652 ns) + CELL(0.618 ns) = 2.467 ns; Loc. = LCFF_X18_Y4_N1; Fanout = 1; REG Node = 'signal_hex~reg0'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { clk~clkctrl signal_hex~reg0 } "NODE_NAME" } } { "converter_regstr.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/converter_regstr.vhd" 26 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.67 % ) " "Info: Total cell delay = 1.472 ns ( 59.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.995 ns ( 40.33 % ) " "Info: Total interconnect delay = 0.995 ns ( 40.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { clk clk~clkctrl signal_hex~reg0 } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { clk {} clk~combout {} clk~clkctrl {} signal_hex~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "converter_regstr.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/converter_regstr.vhd" 26 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.290 ns + Longest register pin " "Info: + Longest register to pin delay is 4.290 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns signal_hex~reg0 1 REG LCFF_X18_Y4_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y4_N1; Fanout = 1; REG Node = 'signal_hex~reg0'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { signal_hex~reg0 } "NODE_NAME" } } { "converter_regstr.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/converter_regstr.vhd" 26 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.318 ns) + CELL(1.972 ns) 4.290 ns signal_hex 2 PIN PIN_B15 0 " "Info: 2: + IC(2.318 ns) + CELL(1.972 ns) = 4.290 ns; Loc. = PIN_B15; Fanout = 0; PIN Node = 'signal_hex'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.290 ns" { signal_hex~reg0 signal_hex } "NODE_NAME" } } { "converter_regstr.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/converter_regstr/converter_regstr.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.972 ns ( 45.97 % ) " "Info: Total cell delay = 1.972 ns ( 45.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.318 ns ( 54.03 % ) " "Info: Total interconnect delay = 2.318 ns ( 54.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.290 ns" { signal_hex~reg0 signal_hex } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "4.290 ns" { signal_hex~reg0 {} signal_hex {} } { 0.000ns 2.318ns } { 0.000ns 1.972ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { clk clk~clkctrl signal_hex~reg0 } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { clk {} clk~combout {} clk~clkctrl {} signal_hex~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.290 ns" { signal_hex~reg0 signal_hex } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "4.290 ns" { signal_hex~reg0 {} signal_hex {} } { 0.000ns 2.318ns } { 0.000ns 1.972ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "175 " "Info: Peak virtual memory: 175 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 14 20:53:31 2022 " "Info: Processing ended: Mon Feb 14 20:53:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 7 s " "Info: Quartus II Full Compilation was successful. 0 errors, 7 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
