// Verilog netlist produced by program LSE :  version Radiant Software (64-bit) 2023.2.1.288.0
// Netlist written on Tue Apr 29 12:54:57 2025
// Source file index table: 
// Object locations will have the form @<file_index>(<first_ line>[<left_column>],<last_line>[<right_column>])
// file 0 "c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/fifo_mem/rtl/fifo_mem.v"
// file 1 "c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/controller_rhd64_config.vhd"
// file 2 "c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/controller_rhd64_fifo.vhd"
// file 3 "c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/controller_rhd64_sampling.vhd"
// file 4 "c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/spi_master.vhd"
// file 5 "c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/spi_master_cs.vhd"
// file 6 "c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/top_level.vhd"
// file 7 "c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/top_level_tb.vhd"
// file 8 "c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.v"
// file 9 "c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.vhd"
// file 10 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/ccu2_b.v"
// file 11 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/fd1p3bz.v"
// file 12 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/fd1p3dz.v"
// file 13 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/fd1p3iz.v"
// file 14 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/fd1p3jz.v"
// file 15 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/hsosc.v"
// file 16 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/hsosc1p8v.v"
// file 17 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/ib.v"
// file 18 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/ifd1p3az.v"
// file 19 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/lsosc.v"
// file 20 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/lsosc1p8v.v"
// file 21 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/ob.v"
// file 22 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/obz_b.v"
// file 23 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/ofd1p3az.v"
// file 24 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/pdp4k.v"
// file 25 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/rgb.v"
// file 26 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/rgb1p8v.v"
// file 27 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/sp256k.v"
// file 28 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/legacy.v"
// file 29 "c:/lscc/radiant/2023.2/ip/avant/fifo/rtl/lscc_fifo.v"
// file 30 "c:/lscc/radiant/2023.2/ip/avant/fifo_dc/rtl/lscc_fifo_dc.v"
// file 31 "c:/lscc/radiant/2023.2/ip/avant/ram_dp/rtl/lscc_ram_dp.v"
// file 32 "c:/lscc/radiant/2023.2/ip/avant/ram_dq/rtl/lscc_ram_dq.v"
// file 33 "c:/lscc/radiant/2023.2/ip/avant/rom/rtl/lscc_rom.v"
// file 34 "c:/lscc/radiant/2023.2/ip/common/adder/rtl/lscc_adder.v"
// file 35 "c:/lscc/radiant/2023.2/ip/common/adder_subtractor/rtl/lscc_add_sub.v"
// file 36 "c:/lscc/radiant/2023.2/ip/common/complex_mult/rtl/lscc_complex_mult.v"
// file 37 "c:/lscc/radiant/2023.2/ip/common/counter/rtl/lscc_cntr.v"
// file 38 "c:/lscc/radiant/2023.2/ip/common/mult_accumulate/rtl/lscc_mult_accumulate.v"
// file 39 "c:/lscc/radiant/2023.2/ip/common/mult_add_sub/rtl/lscc_mult_add_sub.v"
// file 40 "c:/lscc/radiant/2023.2/ip/common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v"
// file 41 "c:/lscc/radiant/2023.2/ip/common/multiplier/rtl/lscc_multiplier.v"
// file 42 "c:/lscc/radiant/2023.2/ip/common/subtractor/rtl/lscc_subtractor.v"
// file 43 "c:/lscc/radiant/2023.2/ip/pmi/pmi_add.v"
// file 44 "c:/lscc/radiant/2023.2/ip/pmi/pmi_addsub.v"
// file 45 "c:/lscc/radiant/2023.2/ip/pmi/pmi_complex_mult.v"
// file 46 "c:/lscc/radiant/2023.2/ip/pmi/pmi_counter.v"
// file 47 "c:/lscc/radiant/2023.2/ip/pmi/pmi_dsp.v"
// file 48 "c:/lscc/radiant/2023.2/ip/pmi/pmi_fifo.v"
// file 49 "c:/lscc/radiant/2023.2/ip/pmi/pmi_fifo_dc.v"
// file 50 "c:/lscc/radiant/2023.2/ip/pmi/pmi_mac.v"
// file 51 "c:/lscc/radiant/2023.2/ip/pmi/pmi_mult.v"
// file 52 "c:/lscc/radiant/2023.2/ip/pmi/pmi_multaddsub.v"
// file 53 "c:/lscc/radiant/2023.2/ip/pmi/pmi_multaddsubsum.v"
// file 54 "c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dp.v"
// file 55 "c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dp_be.v"
// file 56 "c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dq.v"
// file 57 "c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dq_be.v"
// file 58 "c:/lscc/radiant/2023.2/ip/pmi/pmi_rom.v"
// file 59 "c:/lscc/radiant/2023.2/ip/pmi/pmi_sub.v"

//
// Verilog Description of module top_level
//

module top_level (input i_Clk, output o_STM32_SPI_Clk, input i_STM32_SPI_MISO, 
            output o_STM32_SPI_MOSI, output o_STM32_SPI_CS_n, output o_RHD64_SPI_Clk, 
            input i_RHD64_SPI_MISO, output o_RHD64_SPI_MOSI, output o_RHD64_SPI_CS_n);
    
    (* is_clock=1, lineinfo="@6(16[9],16[14])" *) wire i_Clk_c;
    
    wire GND_net, VCC_net, o_STM32_SPI_Clk_c, o_STM32_SPI_MOSI_c, o_STM32_SPI_CS_n_c, 
        o_RHD64_SPI_Clk_c, i_RHD64_SPI_MISO_c, o_RHD64_SPI_MOSI_c, o_RHD64_SPI_CS_n_c, 
        w_reset;
    (* lineinfo="@6(38[9],38[22])" *) wire [3:0]reset_counter;
    
    wire int_RHD64_TX_DV, maxfan_replicated_net_1999, n17, maxfan_replicated_net_0, 
        n12340;
    wire [3:0]reset_counter_3__N_6;
    
    wire n4, n8977;
    (* lineinfo="@3(313[18],313[23])" *) wire [31:0]state;
    (* lineinfo="@3(321[18],321[23])" *) wire [31:0]index;
    
    wire n8759, n70, maxfan_replicated_net_999, n10049, n43, n9245, 
        n2286, n8990, n11903, maxfan_replicated_net_2504, n12179;
    
    VHI i2 (.Z(VCC_net));
    (* lineinfo="@6(55[23],55[60])" *) \Controller_RHD64_Sampling(stm32_clks_per_half_bit=4,stm32_cs_inactive_clks=8,rhd64_clks_per_half_bit=8,rhd64_cs_inactive_clks=256) Controller_inst (i_Clk_c, 
            maxfan_replicated_net_999, w_reset, maxfan_replicated_net_1999, 
            state[0], state[1], maxfan_replicated_net_2504, GND_net, 
            n12340, VCC_net, n9245, n8977, int_RHD64_TX_DV, index[2], 
            n43, o_RHD64_SPI_CS_n_c, n8990, n11903, maxfan_replicated_net_0, 
            o_STM32_SPI_CS_n_c, o_STM32_SPI_Clk_c, o_STM32_SPI_MOSI_c, 
            n2286, n70, n8759, i_RHD64_SPI_MISO_c, o_RHD64_SPI_Clk_c, 
            o_RHD64_SPI_MOSI_c);
    (* lineinfo="@6(16[9],16[14])" *) IB i_Clk_pad (.I(i_Clk), .O(i_Clk_c));
    (* lineinfo="@6(96[3],103[10])" *) FD1P3XZ w_reset_c (.D(n10049), .SP(VCC_net), 
            .CK(i_Clk_c), .SR(GND_net), .Q(w_reset));
    defparam w_reset_c.REGSET = "RESET";
    defparam w_reset_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C))+!A !(B (C))))", lineinfo="@6(98[22],98[35])" *) LUT4 i6029_3_lut (.A(reset_counter[1]), 
            .B(n10049), .C(n4), .Z(reset_counter_3__N_6[1]));
    defparam i6029_3_lut.INIT = "0x6a6a";
    (* lineinfo="@6(98[22],98[35])" *) FD1P3XZ reset_counter_603__i2 (.D(reset_counter_3__N_6[1]), 
            .SP(VCC_net), .CK(i_Clk_c), .SR(GND_net), .Q(reset_counter[1]));
    defparam reset_counter_603__i2.REGSET = "RESET";
    defparam reset_counter_603__i2.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@6(28[9],28[25])" *) OB o_RHD64_SPI_CS_n_pad (.I(o_RHD64_SPI_CS_n_c), 
            .O(o_RHD64_SPI_CS_n));
    (* lineinfo="@6(27[9],27[25])" *) OB o_RHD64_SPI_MOSI_pad (.I(o_RHD64_SPI_MOSI_c), 
            .O(o_RHD64_SPI_MOSI));
    (* lineinfo="@6(25[9],25[24])" *) OB o_RHD64_SPI_Clk_pad (.I(o_RHD64_SPI_Clk_c), 
            .O(o_RHD64_SPI_Clk));
    (* lineinfo="@6(22[9],22[25])" *) OB o_STM32_SPI_CS_n_pad (.I(o_STM32_SPI_CS_n_c), 
            .O(o_STM32_SPI_CS_n));
    (* lineinfo="@6(21[9],21[25])" *) OB o_STM32_SPI_MOSI_pad (.I(o_STM32_SPI_MOSI_c), 
            .O(o_STM32_SPI_MOSI));
    (* lineinfo="@6(19[9],19[24])" *) OB o_STM32_SPI_Clk_pad (.I(o_STM32_SPI_Clk_c), 
            .O(o_STM32_SPI_Clk));
    (* lineinfo="@6(26[9],26[25])" *) IB i_RHD64_SPI_MISO_pad (.I(i_RHD64_SPI_MISO), 
            .O(i_RHD64_SPI_MISO_c));
    VLO i1 (.Z(GND_net));
    (* lineinfo="@6(98[22],98[35])" *) FD1P3XZ reset_counter_603__i3 (.D(reset_counter_3__N_6[2]), 
            .SP(VCC_net), .CK(i_Clk_c), .SR(GND_net), .Q(reset_counter[2]));
    defparam reset_counter_603__i3.REGSET = "RESET";
    defparam reset_counter_603__i3.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@6(98[22],98[35])" *) FD1P3XZ reset_counter_603__i4 (.D(reset_counter_3__N_6[3]), 
            .SP(VCC_net), .CK(i_Clk_c), .SR(GND_net), .Q(reset_counter[3]));
    defparam reset_counter_603__i4.REGSET = "RESET";
    defparam reset_counter_603__i4.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B))", lineinfo="@6(96[3],103[10])" *) LUT4 i1_2_lut (.A(state[1]), 
            .B(maxfan_replicated_net_2504), .Z(n43));
    defparam i1_2_lut.INIT = "0xeeee";
    (* lut_function="(!(A+!(B+(C (D)))))" *) LUT4 i1_4_lut (.A(int_RHD64_TX_DV), 
            .B(n2286), .C(n70), .D(n8759), .Z(n17));
    defparam i1_4_lut.INIT = "0x5444";
    (* lut_function="(A (B)+!A !(B+!((D)+!C)))" *) LUT4 i27_4_lut (.A(state[0]), 
            .B(maxfan_replicated_net_2504), .C(state[1]), .D(n17), .Z(n12340));
    defparam i27_4_lut.INIT = "0x9989";
    (* lut_function="(!(A (B)+!A (B (C))))" *) LUT4 i7895_3_lut (.A(reset_counter[1]), 
            .B(reset_counter[3]), .C(reset_counter[2]), .Z(n10049));
    defparam i7895_3_lut.INIT = "0x3737";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i1_2_lut_adj_3597 (.A(n10049), 
            .B(n4), .Z(n12179));
    defparam i1_2_lut_adj_3597.INIT = "0x6666";
    (* lut_function="(!((B)+!A))" *) LUT4 i7937_2_lut (.A(n9245), .B(index[2]), 
            .Z(n11903));
    defparam i7937_2_lut.INIT = "0x2222";
    (* maxfan_replicated_inst=1, lineinfo="@6(96[3],103[10])" *) FD1P3XZ w_reset_rep_141 (.D(n10049), 
            .SP(VCC_net), .CK(i_Clk_c), .SR(GND_net), .Q(maxfan_replicated_net_0));
    defparam w_reset_rep_141.REGSET = "RESET";
    defparam w_reset_rep_141.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+(C+!(D)))))" *) LUT4 i1_2_lut_3_lut_4_lut (.A(state[0]), 
            .B(state[1]), .C(maxfan_replicated_net_2504), .D(index[2]), 
            .Z(n8977));
    defparam i1_2_lut_3_lut_4_lut.INIT = "0x0100";
    (* lut_function="(A (C+(D))+!A (B (C+(D))+!B (C)))" *) LUT4 i1_3_lut_4_lut (.A(state[1]), 
            .B(maxfan_replicated_net_1999), .C(n9245), .D(int_RHD64_TX_DV), 
            .Z(n8990));
    defparam i1_3_lut_4_lut.INIT = "0xfef0";
    (* lut_function="(!(A+(B+(C))))" *) LUT4 i7935_2_lut_3_lut (.A(state[0]), 
            .B(state[1]), .C(w_reset), .Z(n9245));
    defparam i7935_2_lut_3_lut.INIT = "0x0101";
    (* maxfan_replicated_inst=1, lineinfo="@6(96[3],103[10])" *) FD1P3XZ w_reset_rep_138 (.D(n10049), 
            .SP(VCC_net), .CK(i_Clk_c), .SR(GND_net), .Q(maxfan_replicated_net_2504));
    defparam w_reset_rep_138.REGSET = "RESET";
    defparam w_reset_rep_138.SRMODE = "CE_OVER_LSR";
    (* maxfan_replicated_inst=1, lineinfo="@6(96[3],103[10])" *) FD1P3XZ w_reset_rep_137 (.D(n10049), 
            .SP(VCC_net), .CK(i_Clk_c), .SR(GND_net), .Q(maxfan_replicated_net_1999));
    defparam w_reset_rep_137.REGSET = "RESET";
    defparam w_reset_rep_137.SRMODE = "CE_OVER_LSR";
    (* maxfan_replicated_inst=1, lineinfo="@6(96[3],103[10])" *) FD1P3XZ w_reset_rep_136 (.D(n10049), 
            .SP(VCC_net), .CK(i_Clk_c), .SR(GND_net), .Q(maxfan_replicated_net_999));
    defparam w_reset_rep_136.REGSET = "RESET";
    defparam w_reset_rep_136.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B (C (D))))", lineinfo="@6(98[22],98[35])" *) LUT4 i6043_3_lut_4_lut (.A(reset_counter[3]), 
            .B(reset_counter[1]), .C(n4), .D(reset_counter[2]), .Z(reset_counter_3__N_6[3]));
    defparam i6043_3_lut_4_lut.INIT = "0xeaaa";
    (* lut_function="(A (D)+!A !(B (C (D)+!C !(D))+!B !(D)))", lineinfo="@6(98[22],98[35])" *) LUT4 i6036_2_lut_4_lut (.A(reset_counter[3]), 
            .B(reset_counter[1]), .C(n4), .D(reset_counter[2]), .Z(reset_counter_3__N_6[2]));
    defparam i6036_2_lut_4_lut.INIT = "0xbf40";
    (* lineinfo="@6(98[22],98[35])" *) FD1P3XZ reset_counter_603__i1 (.D(n12179), 
            .SP(VCC_net), .CK(i_Clk_c), .SR(GND_net), .Q(n4));
    defparam reset_counter_603__i1.REGSET = "RESET";
    defparam reset_counter_603__i1.SRMODE = "CE_OVER_LSR";
    
endmodule

//
// Verilog Description of module \Controller_RHD64_Sampling(stm32_clks_per_half_bit=4,stm32_cs_inactive_clks=8,rhd64_clks_per_half_bit=8,rhd64_cs_inactive_clks=256) 
//

module \Controller_RHD64_Sampling(stm32_clks_per_half_bit=4,stm32_cs_inactive_clks=8,rhd64_clks_per_half_bit=8,rhd64_cs_inactive_clks=256) (input i_Clk_c, 
            input maxfan_replicated_net_999, input w_reset, input maxfan_replicated_net_1999, 
            output \state[0] , output \state[1] , input maxfan_replicated_net_2504, 
            input GND_net, input n12340, input VCC_net, input n9245, 
            input n8977, output int_RHD64_TX_DV, output \index[2] , input n43, 
            output o_RHD64_SPI_CS_n_c, input n8990, input n11903, input maxfan_replicated_net_0, 
            output o_STM32_SPI_CS_n_c, output o_STM32_SPI_Clk_c, output o_STM32_SPI_MOSI_c, 
            output n2286, output n70, output n8759, input i_RHD64_SPI_MISO_c, 
            output o_RHD64_SPI_Clk_c, output o_RHD64_SPI_MOSI_c);
    
    (* is_clock=1, lineinfo="@6(16[9],16[14])" *) wire i_Clk_c;
    wire [31:0]n133;
    (* lineinfo="@3(186[9],186[20])" *) wire [31:0]stm32_state;
    wire [31:0]n167;
    (* lineinfo="@3(148[10],148[20])" *) wire [31:0]int_FIFO_Q;
    
    wire n6261;
    (* lineinfo="@3(254[12],254[23])" *) wire [1023:0]temp_buffer;
    
    wire n10029, n12419, int_FIFO_RE;
    (* lineinfo="@3(175[10],175[23])" *) wire [31:0]stm32_counter;
    
    wire n9, n8, n6015, n6835, n8_adj_3561, n6899, n8992, n6323, 
        n6387, n6451, n6515, int_STM32_TX_DV, n12159, n27, n9_adj_3562, 
        n7859, n6629;
    (* lineinfo="@3(145[10],145[24])" *) wire [10:0]int_FIFO_COUNT;
    
    wire n12778, n12780, n6643, int_STM32_TX_Ready_N_3517, n12420, 
        n8_adj_3563, n9501, n12160, n7347, n6707, n11534, n16486, 
        n11536, n6771, n5063;
    wire [31:0]n167_adj_3640;
    
    wire n8835;
    (* lineinfo="@3(321[18],321[23])" *) wire [31:0]index;
    
    wire n8243, n8179, n12364;
    (* lineinfo="@3(158[10],158[27])" *) wire [15:0]int_RHD64_TX_Byte;
    
    wire n8115, n11532, n16483, n8051, n7987, n7923, maxfan_replicated_net_24, 
        n63, n7795, n7731, n8849;
    (* lineinfo="@3(169[10],169[27])" *) wire [1023:0]int_STM32_TX_Byte;
    
    wire n7667, n7603, n7539, n6, n7475, n7411, n7283, n7219, 
        n7155, n7091, n7027, n6963, n11102, n31, n50, n11518, 
        n16462, n11520, n4, n11575, n16546;
    wire [31:0]n133_adj_3641;
    
    wire n11573, n16543, n6007, n11516, n16459, n59, n11545, n16501, 
        n11547, n16414, n32, n46, n11530, n16480, n50_adj_3567, 
        n11528, n16477, n48, n49, n47, n30, n52, n56, n51, 
        n11571, n16540, n12866, n11569, n16537, n11567, n16534, 
        n5989, n11526, n16474, n11565, n16531, n11563, n16528, 
        n11561, n16525, n11514, n16456, n8_adj_3577, n10037, n12436, 
        n8_adj_3578, n8_adj_3579, n8_adj_3580, n40, n44, n42, n43_adj_3581, 
        n41, n46_adj_3582, n50_adj_3583, n45, n17, n27_adj_3584;
    wire [5:0]n37;
    
    wire n8978, n8981, n8983, n8985, n5, n8989, n8987, n11559, 
        n16522, n11557, n16519, n11555, n16516, n11553, n16513, 
        n11551, n16510, n11549, n16507, n16504, n11538, n16492, 
        n11540, n12432, n11542, n16498, n12473, n16495, n2510, 
        n11092, n6_adj_3636;
    (* lineinfo="@4(43[10],43[25])" *) wire [3:0]r_SPI_Clk_Count;
    
    wire r_Trailing_Edge_N_3524;
    (* lineinfo="@4(43[10],43[25])" *) wire [2:0]r_SPI_Clk_Count_adj_3642;
    
    wire n9588, n36_adj_3637, n11512, n16453, n11524, n16471, n16489, 
        n11522, n16468, n16411, n16465, maxfan_replicated_net_47, 
        GND_net_2, VCC_net_2;
    
    (* lut_function="(A (B))", lineinfo="@3(281[23],281[36])" *) LUT4 i4886_2_lut (.A(n133[14]), 
            .B(stm32_state[0]), .Z(n167[14]));
    defparam i4886_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_FIFO_RE_c (.D(n10029), 
            .SP(n12419), .CK(i_Clk_c), .SR(w_reset), .Q(int_FIFO_RE));
    defparam int_FIFO_RE_c.REGSET = "RESET";
    defparam int_FIFO_RE_c.SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@3(281[23],281[36])" *) LUT4 i4885_2_lut (.A(n133[13]), 
            .B(stm32_state[0]), .Z(n167[13]));
    defparam i4885_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i0 (.D(int_FIFO_Q[0]), 
            .SP(n6261), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(temp_buffer[0]));
    defparam temp_buffer_i0_i0.REGSET = "SET";
    defparam temp_buffer_i0_i0.SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@3(281[23],281[36])" *) LUT4 i4884_2_lut (.A(n133[12]), 
            .B(stm32_state[0]), .Z(n167[12]));
    defparam i4884_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(281[23],281[36])" *) LUT4 i4883_2_lut (.A(n133[11]), 
            .B(stm32_state[0]), .Z(n167[11]));
    defparam i4883_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(281[23],281[36])" *) LUT4 i4882_2_lut (.A(n133[10]), 
            .B(stm32_state[0]), .Z(n167[10]));
    defparam i4882_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(281[23],281[36])" *) LUT4 i4881_2_lut (.A(n133[9]), 
            .B(stm32_state[0]), .Z(n167[9]));
    defparam i4881_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(281[23],281[36])" *) LUT4 i4880_2_lut (.A(n133[8]), 
            .B(stm32_state[0]), .Z(n167[8]));
    defparam i4880_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(281[23],281[36])" *) LUT4 i4879_2_lut (.A(n133[7]), 
            .B(stm32_state[0]), .Z(n167[7]));
    defparam i4879_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(281[23],281[36])" *) LUT4 i4878_2_lut (.A(n133[6]), 
            .B(stm32_state[0]), .Z(n167[6]));
    defparam i4878_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(281[23],281[36])" *) LUT4 i4877_2_lut (.A(n133[5]), 
            .B(stm32_state[0]), .Z(n167[5]));
    defparam i4877_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(281[23],281[36])" *) LUT4 i4876_2_lut (.A(n133[4]), 
            .B(stm32_state[0]), .Z(n167[4]));
    defparam i4876_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(281[23],281[36])" *) LUT4 i4875_2_lut (.A(n133[3]), 
            .B(stm32_state[0]), .Z(n167[3]));
    defparam i4875_2_lut.INIT = "0x8888";
    (* lut_function="(!((B+(C+!(D)))+!A))", lineinfo="@6(55[23],55[60])" *) LUT4 i1_2_lut_3_lut_4_lut (.A(stm32_counter[3]), 
            .B(n9), .C(n8), .D(n6015), .Z(n6835));
    defparam i1_2_lut_3_lut_4_lut.INIT = "0x0200";
    (* lut_function="(A (B))", lineinfo="@3(281[23],281[36])" *) LUT4 i4874_2_lut (.A(n133[2]), 
            .B(stm32_state[0]), .Z(n167[2]));
    defparam i4874_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(281[23],281[36])" *) LUT4 i4873_2_lut (.A(n133[1]), 
            .B(stm32_state[0]), .Z(n167[1]));
    defparam i4873_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i12 (.D(int_FIFO_Q[12]), 
            .SP(n6261), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[12]));
    defparam temp_buffer_i0_i12.REGSET = "SET";
    defparam temp_buffer_i0_i12.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i13 (.D(int_FIFO_Q[13]), 
            .SP(n6261), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(temp_buffer[13]));
    defparam temp_buffer_i0_i13.REGSET = "SET";
    defparam temp_buffer_i0_i13.SRMODE = "ASYNC";
    (* lut_function="(!((B+(C+!(D)))+!A))", lineinfo="@6(55[23],55[60])" *) LUT4 i1_2_lut_3_lut_4_lut_adj_3546 (.A(stm32_counter[3]), 
            .B(n9), .C(n8_adj_3561), .D(n6015), .Z(n6899));
    defparam i1_2_lut_3_lut_4_lut_adj_3546.INIT = "0x0200";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i8 (.D(int_FIFO_Q[8]), 
            .SP(n6261), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(temp_buffer[8]));
    defparam temp_buffer_i0_i8.REGSET = "SET";
    defparam temp_buffer_i0_i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i10 (.D(int_FIFO_Q[10]), 
            .SP(n6261), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(temp_buffer[10]));
    defparam temp_buffer_i0_i10.REGSET = "SET";
    defparam temp_buffer_i0_i10.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i14 (.D(int_FIFO_Q[14]), 
            .SP(n6261), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[14]));
    defparam temp_buffer_i0_i14.REGSET = "SET";
    defparam temp_buffer_i0_i14.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i15 (.D(int_FIFO_Q[15]), 
            .SP(n6261), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(temp_buffer[15]));
    defparam temp_buffer_i0_i15.REGSET = "SET";
    defparam temp_buffer_i0_i15.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i16 (.D(int_FIFO_Q[16]), 
            .SP(n6261), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[16]));
    defparam temp_buffer_i0_i16.REGSET = "SET";
    defparam temp_buffer_i0_i16.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i17 (.D(int_FIFO_Q[17]), 
            .SP(n6261), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[17]));
    defparam temp_buffer_i0_i17.REGSET = "SET";
    defparam temp_buffer_i0_i17.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i18 (.D(int_FIFO_Q[18]), 
            .SP(n6261), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[18]));
    defparam temp_buffer_i0_i18.REGSET = "SET";
    defparam temp_buffer_i0_i18.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i19 (.D(int_FIFO_Q[19]), 
            .SP(n6261), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[19]));
    defparam temp_buffer_i0_i19.REGSET = "SET";
    defparam temp_buffer_i0_i19.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i20 (.D(int_FIFO_Q[20]), 
            .SP(n6261), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[20]));
    defparam temp_buffer_i0_i20.REGSET = "SET";
    defparam temp_buffer_i0_i20.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i21 (.D(int_FIFO_Q[21]), 
            .SP(n6261), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[21]));
    defparam temp_buffer_i0_i21.REGSET = "SET";
    defparam temp_buffer_i0_i21.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i22 (.D(int_FIFO_Q[22]), 
            .SP(n6261), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[22]));
    defparam temp_buffer_i0_i22.REGSET = "SET";
    defparam temp_buffer_i0_i22.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i23 (.D(int_FIFO_Q[23]), 
            .SP(n6261), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[23]));
    defparam temp_buffer_i0_i23.REGSET = "SET";
    defparam temp_buffer_i0_i23.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i24 (.D(int_FIFO_Q[24]), 
            .SP(n6261), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[24]));
    defparam temp_buffer_i0_i24.REGSET = "SET";
    defparam temp_buffer_i0_i24.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i25 (.D(int_FIFO_Q[25]), 
            .SP(n6261), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[25]));
    defparam temp_buffer_i0_i25.REGSET = "SET";
    defparam temp_buffer_i0_i25.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i26 (.D(int_FIFO_Q[26]), 
            .SP(n6261), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[26]));
    defparam temp_buffer_i0_i26.REGSET = "SET";
    defparam temp_buffer_i0_i26.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i27 (.D(int_FIFO_Q[27]), 
            .SP(n6261), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[27]));
    defparam temp_buffer_i0_i27.REGSET = "SET";
    defparam temp_buffer_i0_i27.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i28 (.D(int_FIFO_Q[28]), 
            .SP(n6261), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[28]));
    defparam temp_buffer_i0_i28.REGSET = "SET";
    defparam temp_buffer_i0_i28.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i29 (.D(int_FIFO_Q[29]), 
            .SP(n6261), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[29]));
    defparam temp_buffer_i0_i29.REGSET = "SET";
    defparam temp_buffer_i0_i29.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i30 (.D(int_FIFO_Q[30]), 
            .SP(n6261), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[30]));
    defparam temp_buffer_i0_i30.REGSET = "SET";
    defparam temp_buffer_i0_i30.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i31 (.D(int_FIFO_Q[31]), 
            .SP(n6261), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[31]));
    defparam temp_buffer_i0_i31.REGSET = "SET";
    defparam temp_buffer_i0_i31.SRMODE = "ASYNC";
    (* lut_function="(A (B (C)+!B !(C))+!A (B))", lineinfo="@6(37[9],37[16])" *) LUT4 i6001_3_lut (.A(\state[0] ), 
            .B(\state[1] ), .C(maxfan_replicated_net_2504), .Z(n8992));
    defparam i6001_3_lut.INIT = "0xc6c6";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i32 (.D(int_FIFO_Q[0]), 
            .SP(n6323), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[32]));
    defparam temp_buffer_i0_i32.REGSET = "SET";
    defparam temp_buffer_i0_i32.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i33 (.D(int_FIFO_Q[1]), 
            .SP(n6323), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[33]));
    defparam temp_buffer_i0_i33.REGSET = "SET";
    defparam temp_buffer_i0_i33.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i34 (.D(int_FIFO_Q[2]), 
            .SP(n6323), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[34]));
    defparam temp_buffer_i0_i34.REGSET = "SET";
    defparam temp_buffer_i0_i34.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i35 (.D(int_FIFO_Q[3]), 
            .SP(n6323), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[35]));
    defparam temp_buffer_i0_i35.REGSET = "SET";
    defparam temp_buffer_i0_i35.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i36 (.D(int_FIFO_Q[4]), 
            .SP(n6323), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[36]));
    defparam temp_buffer_i0_i36.REGSET = "SET";
    defparam temp_buffer_i0_i36.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i37 (.D(int_FIFO_Q[5]), 
            .SP(n6323), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[37]));
    defparam temp_buffer_i0_i37.REGSET = "SET";
    defparam temp_buffer_i0_i37.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i38 (.D(int_FIFO_Q[6]), 
            .SP(n6323), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[38]));
    defparam temp_buffer_i0_i38.REGSET = "SET";
    defparam temp_buffer_i0_i38.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i39 (.D(int_FIFO_Q[7]), 
            .SP(n6323), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[39]));
    defparam temp_buffer_i0_i39.REGSET = "SET";
    defparam temp_buffer_i0_i39.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i40 (.D(int_FIFO_Q[8]), 
            .SP(n6323), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[40]));
    defparam temp_buffer_i0_i40.REGSET = "SET";
    defparam temp_buffer_i0_i40.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i41 (.D(int_FIFO_Q[9]), 
            .SP(n6323), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[41]));
    defparam temp_buffer_i0_i41.REGSET = "SET";
    defparam temp_buffer_i0_i41.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i42 (.D(int_FIFO_Q[10]), 
            .SP(n6323), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[42]));
    defparam temp_buffer_i0_i42.REGSET = "SET";
    defparam temp_buffer_i0_i42.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i43 (.D(int_FIFO_Q[11]), 
            .SP(n6323), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[43]));
    defparam temp_buffer_i0_i43.REGSET = "SET";
    defparam temp_buffer_i0_i43.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i44 (.D(int_FIFO_Q[12]), 
            .SP(n6323), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[44]));
    defparam temp_buffer_i0_i44.REGSET = "SET";
    defparam temp_buffer_i0_i44.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i45 (.D(int_FIFO_Q[13]), 
            .SP(n6323), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[45]));
    defparam temp_buffer_i0_i45.REGSET = "SET";
    defparam temp_buffer_i0_i45.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i46 (.D(int_FIFO_Q[14]), 
            .SP(n6323), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[46]));
    defparam temp_buffer_i0_i46.REGSET = "SET";
    defparam temp_buffer_i0_i46.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i47 (.D(int_FIFO_Q[15]), 
            .SP(n6323), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[47]));
    defparam temp_buffer_i0_i47.REGSET = "SET";
    defparam temp_buffer_i0_i47.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i48 (.D(int_FIFO_Q[16]), 
            .SP(n6323), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[48]));
    defparam temp_buffer_i0_i48.REGSET = "SET";
    defparam temp_buffer_i0_i48.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i49 (.D(int_FIFO_Q[17]), 
            .SP(n6323), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[49]));
    defparam temp_buffer_i0_i49.REGSET = "SET";
    defparam temp_buffer_i0_i49.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i50 (.D(int_FIFO_Q[18]), 
            .SP(n6323), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[50]));
    defparam temp_buffer_i0_i50.REGSET = "SET";
    defparam temp_buffer_i0_i50.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i51 (.D(int_FIFO_Q[19]), 
            .SP(n6323), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[51]));
    defparam temp_buffer_i0_i51.REGSET = "SET";
    defparam temp_buffer_i0_i51.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i52 (.D(int_FIFO_Q[20]), 
            .SP(n6323), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[52]));
    defparam temp_buffer_i0_i52.REGSET = "SET";
    defparam temp_buffer_i0_i52.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i53 (.D(int_FIFO_Q[21]), 
            .SP(n6323), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[53]));
    defparam temp_buffer_i0_i53.REGSET = "SET";
    defparam temp_buffer_i0_i53.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i54 (.D(int_FIFO_Q[22]), 
            .SP(n6323), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[54]));
    defparam temp_buffer_i0_i54.REGSET = "SET";
    defparam temp_buffer_i0_i54.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i55 (.D(int_FIFO_Q[23]), 
            .SP(n6323), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[55]));
    defparam temp_buffer_i0_i55.REGSET = "SET";
    defparam temp_buffer_i0_i55.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i56 (.D(int_FIFO_Q[24]), 
            .SP(n6323), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[56]));
    defparam temp_buffer_i0_i56.REGSET = "SET";
    defparam temp_buffer_i0_i56.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i57 (.D(int_FIFO_Q[25]), 
            .SP(n6323), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[57]));
    defparam temp_buffer_i0_i57.REGSET = "SET";
    defparam temp_buffer_i0_i57.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i58 (.D(int_FIFO_Q[26]), 
            .SP(n6323), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[58]));
    defparam temp_buffer_i0_i58.REGSET = "SET";
    defparam temp_buffer_i0_i58.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i59 (.D(int_FIFO_Q[27]), 
            .SP(n6323), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[59]));
    defparam temp_buffer_i0_i59.REGSET = "SET";
    defparam temp_buffer_i0_i59.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i60 (.D(int_FIFO_Q[28]), 
            .SP(n6323), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[60]));
    defparam temp_buffer_i0_i60.REGSET = "SET";
    defparam temp_buffer_i0_i60.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i61 (.D(int_FIFO_Q[29]), 
            .SP(n6323), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[61]));
    defparam temp_buffer_i0_i61.REGSET = "SET";
    defparam temp_buffer_i0_i61.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i62 (.D(int_FIFO_Q[30]), 
            .SP(n6323), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[62]));
    defparam temp_buffer_i0_i62.REGSET = "SET";
    defparam temp_buffer_i0_i62.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i63 (.D(int_FIFO_Q[31]), 
            .SP(n6323), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[63]));
    defparam temp_buffer_i0_i63.REGSET = "SET";
    defparam temp_buffer_i0_i63.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i64 (.D(int_FIFO_Q[0]), 
            .SP(n6387), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[64]));
    defparam temp_buffer_i0_i64.REGSET = "SET";
    defparam temp_buffer_i0_i64.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i65 (.D(int_FIFO_Q[1]), 
            .SP(n6387), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[65]));
    defparam temp_buffer_i0_i65.REGSET = "SET";
    defparam temp_buffer_i0_i65.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i66 (.D(int_FIFO_Q[2]), 
            .SP(n6387), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[66]));
    defparam temp_buffer_i0_i66.REGSET = "SET";
    defparam temp_buffer_i0_i66.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i67 (.D(int_FIFO_Q[3]), 
            .SP(n6387), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[67]));
    defparam temp_buffer_i0_i67.REGSET = "SET";
    defparam temp_buffer_i0_i67.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i68 (.D(int_FIFO_Q[4]), 
            .SP(n6387), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[68]));
    defparam temp_buffer_i0_i68.REGSET = "SET";
    defparam temp_buffer_i0_i68.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i69 (.D(int_FIFO_Q[5]), 
            .SP(n6387), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[69]));
    defparam temp_buffer_i0_i69.REGSET = "SET";
    defparam temp_buffer_i0_i69.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i70 (.D(int_FIFO_Q[6]), 
            .SP(n6387), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[70]));
    defparam temp_buffer_i0_i70.REGSET = "SET";
    defparam temp_buffer_i0_i70.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i71 (.D(int_FIFO_Q[7]), 
            .SP(n6387), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[71]));
    defparam temp_buffer_i0_i71.REGSET = "SET";
    defparam temp_buffer_i0_i71.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i72 (.D(int_FIFO_Q[8]), 
            .SP(n6387), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[72]));
    defparam temp_buffer_i0_i72.REGSET = "SET";
    defparam temp_buffer_i0_i72.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i73 (.D(int_FIFO_Q[9]), 
            .SP(n6387), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[73]));
    defparam temp_buffer_i0_i73.REGSET = "SET";
    defparam temp_buffer_i0_i73.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i74 (.D(int_FIFO_Q[10]), 
            .SP(n6387), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[74]));
    defparam temp_buffer_i0_i74.REGSET = "SET";
    defparam temp_buffer_i0_i74.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i75 (.D(int_FIFO_Q[11]), 
            .SP(n6387), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[75]));
    defparam temp_buffer_i0_i75.REGSET = "SET";
    defparam temp_buffer_i0_i75.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i76 (.D(int_FIFO_Q[12]), 
            .SP(n6387), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[76]));
    defparam temp_buffer_i0_i76.REGSET = "SET";
    defparam temp_buffer_i0_i76.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i77 (.D(int_FIFO_Q[13]), 
            .SP(n6387), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[77]));
    defparam temp_buffer_i0_i77.REGSET = "SET";
    defparam temp_buffer_i0_i77.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i78 (.D(int_FIFO_Q[14]), 
            .SP(n6387), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[78]));
    defparam temp_buffer_i0_i78.REGSET = "SET";
    defparam temp_buffer_i0_i78.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i79 (.D(int_FIFO_Q[15]), 
            .SP(n6387), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[79]));
    defparam temp_buffer_i0_i79.REGSET = "SET";
    defparam temp_buffer_i0_i79.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i80 (.D(int_FIFO_Q[16]), 
            .SP(n6387), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[80]));
    defparam temp_buffer_i0_i80.REGSET = "SET";
    defparam temp_buffer_i0_i80.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i81 (.D(int_FIFO_Q[17]), 
            .SP(n6387), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[81]));
    defparam temp_buffer_i0_i81.REGSET = "SET";
    defparam temp_buffer_i0_i81.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i82 (.D(int_FIFO_Q[18]), 
            .SP(n6387), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[82]));
    defparam temp_buffer_i0_i82.REGSET = "SET";
    defparam temp_buffer_i0_i82.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i83 (.D(int_FIFO_Q[19]), 
            .SP(n6387), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[83]));
    defparam temp_buffer_i0_i83.REGSET = "SET";
    defparam temp_buffer_i0_i83.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i84 (.D(int_FIFO_Q[20]), 
            .SP(n6387), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[84]));
    defparam temp_buffer_i0_i84.REGSET = "SET";
    defparam temp_buffer_i0_i84.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i85 (.D(int_FIFO_Q[21]), 
            .SP(n6387), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[85]));
    defparam temp_buffer_i0_i85.REGSET = "SET";
    defparam temp_buffer_i0_i85.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i86 (.D(int_FIFO_Q[22]), 
            .SP(n6387), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[86]));
    defparam temp_buffer_i0_i86.REGSET = "SET";
    defparam temp_buffer_i0_i86.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i87 (.D(int_FIFO_Q[23]), 
            .SP(n6387), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[87]));
    defparam temp_buffer_i0_i87.REGSET = "SET";
    defparam temp_buffer_i0_i87.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i88 (.D(int_FIFO_Q[24]), 
            .SP(n6387), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[88]));
    defparam temp_buffer_i0_i88.REGSET = "SET";
    defparam temp_buffer_i0_i88.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i89 (.D(int_FIFO_Q[25]), 
            .SP(n6387), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[89]));
    defparam temp_buffer_i0_i89.REGSET = "SET";
    defparam temp_buffer_i0_i89.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i90 (.D(int_FIFO_Q[26]), 
            .SP(n6387), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[90]));
    defparam temp_buffer_i0_i90.REGSET = "SET";
    defparam temp_buffer_i0_i90.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i91 (.D(int_FIFO_Q[27]), 
            .SP(n6387), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[91]));
    defparam temp_buffer_i0_i91.REGSET = "SET";
    defparam temp_buffer_i0_i91.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i92 (.D(int_FIFO_Q[28]), 
            .SP(n6387), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[92]));
    defparam temp_buffer_i0_i92.REGSET = "SET";
    defparam temp_buffer_i0_i92.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i93 (.D(int_FIFO_Q[29]), 
            .SP(n6387), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[93]));
    defparam temp_buffer_i0_i93.REGSET = "SET";
    defparam temp_buffer_i0_i93.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i94 (.D(int_FIFO_Q[30]), 
            .SP(n6387), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[94]));
    defparam temp_buffer_i0_i94.REGSET = "SET";
    defparam temp_buffer_i0_i94.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i95 (.D(int_FIFO_Q[31]), 
            .SP(n6387), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[95]));
    defparam temp_buffer_i0_i95.REGSET = "SET";
    defparam temp_buffer_i0_i95.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i96 (.D(int_FIFO_Q[0]), 
            .SP(n6451), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[96]));
    defparam temp_buffer_i0_i96.REGSET = "SET";
    defparam temp_buffer_i0_i96.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i97 (.D(int_FIFO_Q[1]), 
            .SP(n6451), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[97]));
    defparam temp_buffer_i0_i97.REGSET = "SET";
    defparam temp_buffer_i0_i97.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i98 (.D(int_FIFO_Q[2]), 
            .SP(n6451), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[98]));
    defparam temp_buffer_i0_i98.REGSET = "SET";
    defparam temp_buffer_i0_i98.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i99 (.D(int_FIFO_Q[3]), 
            .SP(n6451), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[99]));
    defparam temp_buffer_i0_i99.REGSET = "SET";
    defparam temp_buffer_i0_i99.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i100 (.D(int_FIFO_Q[4]), 
            .SP(n6451), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[100]));
    defparam temp_buffer_i0_i100.REGSET = "SET";
    defparam temp_buffer_i0_i100.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i101 (.D(int_FIFO_Q[5]), 
            .SP(n6451), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[101]));
    defparam temp_buffer_i0_i101.REGSET = "SET";
    defparam temp_buffer_i0_i101.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i102 (.D(int_FIFO_Q[6]), 
            .SP(n6451), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[102]));
    defparam temp_buffer_i0_i102.REGSET = "SET";
    defparam temp_buffer_i0_i102.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i103 (.D(int_FIFO_Q[7]), 
            .SP(n6451), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[103]));
    defparam temp_buffer_i0_i103.REGSET = "SET";
    defparam temp_buffer_i0_i103.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i104 (.D(int_FIFO_Q[8]), 
            .SP(n6451), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[104]));
    defparam temp_buffer_i0_i104.REGSET = "SET";
    defparam temp_buffer_i0_i104.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i105 (.D(int_FIFO_Q[9]), 
            .SP(n6451), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[105]));
    defparam temp_buffer_i0_i105.REGSET = "SET";
    defparam temp_buffer_i0_i105.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i106 (.D(int_FIFO_Q[10]), 
            .SP(n6451), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[106]));
    defparam temp_buffer_i0_i106.REGSET = "SET";
    defparam temp_buffer_i0_i106.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i107 (.D(int_FIFO_Q[11]), 
            .SP(n6451), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[107]));
    defparam temp_buffer_i0_i107.REGSET = "SET";
    defparam temp_buffer_i0_i107.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i108 (.D(int_FIFO_Q[12]), 
            .SP(n6451), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[108]));
    defparam temp_buffer_i0_i108.REGSET = "SET";
    defparam temp_buffer_i0_i108.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i109 (.D(int_FIFO_Q[13]), 
            .SP(n6451), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[109]));
    defparam temp_buffer_i0_i109.REGSET = "SET";
    defparam temp_buffer_i0_i109.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i110 (.D(int_FIFO_Q[14]), 
            .SP(n6451), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[110]));
    defparam temp_buffer_i0_i110.REGSET = "SET";
    defparam temp_buffer_i0_i110.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i111 (.D(int_FIFO_Q[15]), 
            .SP(n6451), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[111]));
    defparam temp_buffer_i0_i111.REGSET = "SET";
    defparam temp_buffer_i0_i111.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i112 (.D(int_FIFO_Q[16]), 
            .SP(n6451), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[112]));
    defparam temp_buffer_i0_i112.REGSET = "SET";
    defparam temp_buffer_i0_i112.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i113 (.D(int_FIFO_Q[17]), 
            .SP(n6451), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[113]));
    defparam temp_buffer_i0_i113.REGSET = "SET";
    defparam temp_buffer_i0_i113.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i114 (.D(int_FIFO_Q[18]), 
            .SP(n6451), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[114]));
    defparam temp_buffer_i0_i114.REGSET = "SET";
    defparam temp_buffer_i0_i114.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i115 (.D(int_FIFO_Q[19]), 
            .SP(n6451), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[115]));
    defparam temp_buffer_i0_i115.REGSET = "SET";
    defparam temp_buffer_i0_i115.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i116 (.D(int_FIFO_Q[20]), 
            .SP(n6451), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[116]));
    defparam temp_buffer_i0_i116.REGSET = "SET";
    defparam temp_buffer_i0_i116.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i117 (.D(int_FIFO_Q[21]), 
            .SP(n6451), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[117]));
    defparam temp_buffer_i0_i117.REGSET = "SET";
    defparam temp_buffer_i0_i117.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i118 (.D(int_FIFO_Q[22]), 
            .SP(n6451), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[118]));
    defparam temp_buffer_i0_i118.REGSET = "SET";
    defparam temp_buffer_i0_i118.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i119 (.D(int_FIFO_Q[23]), 
            .SP(n6451), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[119]));
    defparam temp_buffer_i0_i119.REGSET = "SET";
    defparam temp_buffer_i0_i119.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i120 (.D(int_FIFO_Q[24]), 
            .SP(n6451), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[120]));
    defparam temp_buffer_i0_i120.REGSET = "SET";
    defparam temp_buffer_i0_i120.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i121 (.D(int_FIFO_Q[25]), 
            .SP(n6451), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(temp_buffer[121]));
    defparam temp_buffer_i0_i121.REGSET = "SET";
    defparam temp_buffer_i0_i121.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i122 (.D(int_FIFO_Q[26]), 
            .SP(n6451), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[122]));
    defparam temp_buffer_i0_i122.REGSET = "SET";
    defparam temp_buffer_i0_i122.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i123 (.D(int_FIFO_Q[27]), 
            .SP(n6451), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[123]));
    defparam temp_buffer_i0_i123.REGSET = "SET";
    defparam temp_buffer_i0_i123.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i124 (.D(int_FIFO_Q[28]), 
            .SP(n6451), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[124]));
    defparam temp_buffer_i0_i124.REGSET = "SET";
    defparam temp_buffer_i0_i124.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i125 (.D(int_FIFO_Q[29]), 
            .SP(n6451), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[125]));
    defparam temp_buffer_i0_i125.REGSET = "SET";
    defparam temp_buffer_i0_i125.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i126 (.D(int_FIFO_Q[30]), 
            .SP(n6451), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[126]));
    defparam temp_buffer_i0_i126.REGSET = "SET";
    defparam temp_buffer_i0_i126.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i127 (.D(int_FIFO_Q[31]), 
            .SP(n6451), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[127]));
    defparam temp_buffer_i0_i127.REGSET = "SET";
    defparam temp_buffer_i0_i127.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i128 (.D(int_FIFO_Q[0]), 
            .SP(n6515), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[128]));
    defparam temp_buffer_i0_i128.REGSET = "SET";
    defparam temp_buffer_i0_i128.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i129 (.D(int_FIFO_Q[1]), 
            .SP(n6515), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[129]));
    defparam temp_buffer_i0_i129.REGSET = "SET";
    defparam temp_buffer_i0_i129.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i130 (.D(int_FIFO_Q[2]), 
            .SP(n6515), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[130]));
    defparam temp_buffer_i0_i130.REGSET = "SET";
    defparam temp_buffer_i0_i130.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i131 (.D(int_FIFO_Q[3]), 
            .SP(n6515), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[131]));
    defparam temp_buffer_i0_i131.REGSET = "SET";
    defparam temp_buffer_i0_i131.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i132 (.D(int_FIFO_Q[4]), 
            .SP(n6515), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[132]));
    defparam temp_buffer_i0_i132.REGSET = "SET";
    defparam temp_buffer_i0_i132.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i133 (.D(int_FIFO_Q[5]), 
            .SP(n6515), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[133]));
    defparam temp_buffer_i0_i133.REGSET = "SET";
    defparam temp_buffer_i0_i133.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i134 (.D(int_FIFO_Q[6]), 
            .SP(n6515), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[134]));
    defparam temp_buffer_i0_i134.REGSET = "SET";
    defparam temp_buffer_i0_i134.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i135 (.D(int_FIFO_Q[7]), 
            .SP(n6515), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[135]));
    defparam temp_buffer_i0_i135.REGSET = "SET";
    defparam temp_buffer_i0_i135.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i136 (.D(int_FIFO_Q[8]), 
            .SP(n6515), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[136]));
    defparam temp_buffer_i0_i136.REGSET = "SET";
    defparam temp_buffer_i0_i136.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i137 (.D(int_FIFO_Q[9]), 
            .SP(n6515), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[137]));
    defparam temp_buffer_i0_i137.REGSET = "SET";
    defparam temp_buffer_i0_i137.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i138 (.D(int_FIFO_Q[10]), 
            .SP(n6515), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[138]));
    defparam temp_buffer_i0_i138.REGSET = "SET";
    defparam temp_buffer_i0_i138.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i139 (.D(int_FIFO_Q[11]), 
            .SP(n6515), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[139]));
    defparam temp_buffer_i0_i139.REGSET = "SET";
    defparam temp_buffer_i0_i139.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i140 (.D(int_FIFO_Q[12]), 
            .SP(n6515), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[140]));
    defparam temp_buffer_i0_i140.REGSET = "SET";
    defparam temp_buffer_i0_i140.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i141 (.D(int_FIFO_Q[13]), 
            .SP(n6515), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[141]));
    defparam temp_buffer_i0_i141.REGSET = "SET";
    defparam temp_buffer_i0_i141.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i142 (.D(int_FIFO_Q[14]), 
            .SP(n6515), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[142]));
    defparam temp_buffer_i0_i142.REGSET = "SET";
    defparam temp_buffer_i0_i142.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i143 (.D(int_FIFO_Q[15]), 
            .SP(n6515), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[143]));
    defparam temp_buffer_i0_i143.REGSET = "SET";
    defparam temp_buffer_i0_i143.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i144 (.D(int_FIFO_Q[16]), 
            .SP(n6515), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[144]));
    defparam temp_buffer_i0_i144.REGSET = "SET";
    defparam temp_buffer_i0_i144.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i145 (.D(int_FIFO_Q[17]), 
            .SP(n6515), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[145]));
    defparam temp_buffer_i0_i145.REGSET = "SET";
    defparam temp_buffer_i0_i145.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i146 (.D(int_FIFO_Q[18]), 
            .SP(n6515), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[146]));
    defparam temp_buffer_i0_i146.REGSET = "SET";
    defparam temp_buffer_i0_i146.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i147 (.D(int_FIFO_Q[19]), 
            .SP(n6515), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[147]));
    defparam temp_buffer_i0_i147.REGSET = "SET";
    defparam temp_buffer_i0_i147.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))" *) LUT4 i7930_2_lut (.A(int_STM32_TX_DV), 
            .B(n12159), .Z(n27));
    defparam i7930_2_lut.INIT = "0x1111";
    (* lut_function="(!((B+(C+!(D)))+!A))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_3547 (.A(n6015), 
            .B(n8), .C(n9_adj_3562), .D(stm32_counter[3]), .Z(n7859));
    defparam i1_2_lut_3_lut_4_lut_adj_3547.INIT = "0x0200";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i148 (.D(int_FIFO_Q[20]), 
            .SP(n6515), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[148]));
    defparam temp_buffer_i0_i148.REGSET = "SET";
    defparam temp_buffer_i0_i148.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i149 (.D(int_FIFO_Q[21]), 
            .SP(n6515), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[149]));
    defparam temp_buffer_i0_i149.REGSET = "SET";
    defparam temp_buffer_i0_i149.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i150 (.D(int_FIFO_Q[22]), 
            .SP(n6515), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[150]));
    defparam temp_buffer_i0_i150.REGSET = "SET";
    defparam temp_buffer_i0_i150.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i151 (.D(int_FIFO_Q[23]), 
            .SP(n6515), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[151]));
    defparam temp_buffer_i0_i151.REGSET = "SET";
    defparam temp_buffer_i0_i151.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i152 (.D(int_FIFO_Q[24]), 
            .SP(n6515), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[152]));
    defparam temp_buffer_i0_i152.REGSET = "SET";
    defparam temp_buffer_i0_i152.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i153 (.D(int_FIFO_Q[25]), 
            .SP(n6515), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[153]));
    defparam temp_buffer_i0_i153.REGSET = "SET";
    defparam temp_buffer_i0_i153.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i154 (.D(int_FIFO_Q[26]), 
            .SP(n6515), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[154]));
    defparam temp_buffer_i0_i154.REGSET = "SET";
    defparam temp_buffer_i0_i154.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i155 (.D(int_FIFO_Q[27]), 
            .SP(n6515), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[155]));
    defparam temp_buffer_i0_i155.REGSET = "SET";
    defparam temp_buffer_i0_i155.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i156 (.D(int_FIFO_Q[28]), 
            .SP(n6515), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[156]));
    defparam temp_buffer_i0_i156.REGSET = "SET";
    defparam temp_buffer_i0_i156.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i157 (.D(int_FIFO_Q[29]), 
            .SP(n6515), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[157]));
    defparam temp_buffer_i0_i157.REGSET = "SET";
    defparam temp_buffer_i0_i157.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i158 (.D(int_FIFO_Q[30]), 
            .SP(n6515), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[158]));
    defparam temp_buffer_i0_i158.REGSET = "SET";
    defparam temp_buffer_i0_i158.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i159 (.D(int_FIFO_Q[31]), 
            .SP(n6515), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[159]));
    defparam temp_buffer_i0_i159.REGSET = "SET";
    defparam temp_buffer_i0_i159.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i160 (.D(int_FIFO_Q[0]), 
            .SP(n6629), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[160]));
    defparam temp_buffer_i0_i160.REGSET = "SET";
    defparam temp_buffer_i0_i160.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i161 (.D(int_FIFO_Q[1]), 
            .SP(n6629), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[161]));
    defparam temp_buffer_i0_i161.REGSET = "SET";
    defparam temp_buffer_i0_i161.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i162 (.D(int_FIFO_Q[2]), 
            .SP(n6629), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[162]));
    defparam temp_buffer_i0_i162.REGSET = "SET";
    defparam temp_buffer_i0_i162.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i163 (.D(int_FIFO_Q[3]), 
            .SP(n6629), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[163]));
    defparam temp_buffer_i0_i163.REGSET = "SET";
    defparam temp_buffer_i0_i163.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i164 (.D(int_FIFO_Q[4]), 
            .SP(n6629), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[164]));
    defparam temp_buffer_i0_i164.REGSET = "SET";
    defparam temp_buffer_i0_i164.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i165 (.D(int_FIFO_Q[5]), 
            .SP(n6629), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[165]));
    defparam temp_buffer_i0_i165.REGSET = "SET";
    defparam temp_buffer_i0_i165.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i166 (.D(int_FIFO_Q[6]), 
            .SP(n6629), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[166]));
    defparam temp_buffer_i0_i166.REGSET = "SET";
    defparam temp_buffer_i0_i166.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i167 (.D(int_FIFO_Q[7]), 
            .SP(n6629), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[167]));
    defparam temp_buffer_i0_i167.REGSET = "SET";
    defparam temp_buffer_i0_i167.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i168 (.D(int_FIFO_Q[8]), 
            .SP(n6629), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[168]));
    defparam temp_buffer_i0_i168.REGSET = "SET";
    defparam temp_buffer_i0_i168.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i169 (.D(int_FIFO_Q[9]), 
            .SP(n6629), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[169]));
    defparam temp_buffer_i0_i169.REGSET = "SET";
    defparam temp_buffer_i0_i169.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i170 (.D(int_FIFO_Q[10]), 
            .SP(n6629), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[170]));
    defparam temp_buffer_i0_i170.REGSET = "SET";
    defparam temp_buffer_i0_i170.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i171 (.D(int_FIFO_Q[11]), 
            .SP(n6629), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[171]));
    defparam temp_buffer_i0_i171.REGSET = "SET";
    defparam temp_buffer_i0_i171.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i172 (.D(int_FIFO_Q[12]), 
            .SP(n6629), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[172]));
    defparam temp_buffer_i0_i172.REGSET = "SET";
    defparam temp_buffer_i0_i172.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i173 (.D(int_FIFO_Q[13]), 
            .SP(n6629), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[173]));
    defparam temp_buffer_i0_i173.REGSET = "SET";
    defparam temp_buffer_i0_i173.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i174 (.D(int_FIFO_Q[14]), 
            .SP(n6629), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[174]));
    defparam temp_buffer_i0_i174.REGSET = "SET";
    defparam temp_buffer_i0_i174.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i175 (.D(int_FIFO_Q[15]), 
            .SP(n6629), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[175]));
    defparam temp_buffer_i0_i175.REGSET = "SET";
    defparam temp_buffer_i0_i175.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i176 (.D(int_FIFO_Q[16]), 
            .SP(n6629), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[176]));
    defparam temp_buffer_i0_i176.REGSET = "SET";
    defparam temp_buffer_i0_i176.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i177 (.D(int_FIFO_Q[17]), 
            .SP(n6629), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[177]));
    defparam temp_buffer_i0_i177.REGSET = "SET";
    defparam temp_buffer_i0_i177.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i178 (.D(int_FIFO_Q[18]), 
            .SP(n6629), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[178]));
    defparam temp_buffer_i0_i178.REGSET = "SET";
    defparam temp_buffer_i0_i178.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i179 (.D(int_FIFO_Q[19]), 
            .SP(n6629), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[179]));
    defparam temp_buffer_i0_i179.REGSET = "SET";
    defparam temp_buffer_i0_i179.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i180 (.D(int_FIFO_Q[20]), 
            .SP(n6629), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[180]));
    defparam temp_buffer_i0_i180.REGSET = "SET";
    defparam temp_buffer_i0_i180.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i181 (.D(int_FIFO_Q[21]), 
            .SP(n6629), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[181]));
    defparam temp_buffer_i0_i181.REGSET = "SET";
    defparam temp_buffer_i0_i181.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i182 (.D(int_FIFO_Q[22]), 
            .SP(n6629), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[182]));
    defparam temp_buffer_i0_i182.REGSET = "SET";
    defparam temp_buffer_i0_i182.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i183 (.D(int_FIFO_Q[23]), 
            .SP(n6629), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[183]));
    defparam temp_buffer_i0_i183.REGSET = "SET";
    defparam temp_buffer_i0_i183.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i184 (.D(int_FIFO_Q[24]), 
            .SP(n6629), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[184]));
    defparam temp_buffer_i0_i184.REGSET = "SET";
    defparam temp_buffer_i0_i184.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i185 (.D(int_FIFO_Q[25]), 
            .SP(n6629), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[185]));
    defparam temp_buffer_i0_i185.REGSET = "SET";
    defparam temp_buffer_i0_i185.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i186 (.D(int_FIFO_Q[26]), 
            .SP(n6629), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[186]));
    defparam temp_buffer_i0_i186.REGSET = "SET";
    defparam temp_buffer_i0_i186.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i187 (.D(int_FIFO_Q[27]), 
            .SP(n6629), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[187]));
    defparam temp_buffer_i0_i187.REGSET = "SET";
    defparam temp_buffer_i0_i187.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i188 (.D(int_FIFO_Q[28]), 
            .SP(n6629), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[188]));
    defparam temp_buffer_i0_i188.REGSET = "SET";
    defparam temp_buffer_i0_i188.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i189 (.D(int_FIFO_Q[29]), 
            .SP(n6629), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[189]));
    defparam temp_buffer_i0_i189.REGSET = "SET";
    defparam temp_buffer_i0_i189.SRMODE = "ASYNC";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i7012_4_lut (.A(int_FIFO_COUNT[7]), 
            .B(int_FIFO_COUNT[6]), .C(int_FIFO_COUNT[5]), .D(int_FIFO_COUNT[9]), 
            .Z(n12778));
    defparam i7012_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C)))" *) LUT4 i7014_3_lut (.A(int_FIFO_COUNT[10]), 
            .B(n12778), .C(int_FIFO_COUNT[8]), .Z(n12780));
    defparam i7014_3_lut.INIT = "0xfefe";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i190 (.D(int_FIFO_Q[30]), 
            .SP(n6629), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[190]));
    defparam temp_buffer_i0_i190.REGSET = "SET";
    defparam temp_buffer_i0_i190.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i191 (.D(int_FIFO_Q[31]), 
            .SP(n6629), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[191]));
    defparam temp_buffer_i0_i191.REGSET = "SET";
    defparam temp_buffer_i0_i191.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i192 (.D(int_FIFO_Q[0]), 
            .SP(n6643), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[192]));
    defparam temp_buffer_i0_i192.REGSET = "SET";
    defparam temp_buffer_i0_i192.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i193 (.D(int_FIFO_Q[1]), 
            .SP(n6643), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[193]));
    defparam temp_buffer_i0_i193.REGSET = "SET";
    defparam temp_buffer_i0_i193.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i194 (.D(int_FIFO_Q[2]), 
            .SP(n6643), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[194]));
    defparam temp_buffer_i0_i194.REGSET = "SET";
    defparam temp_buffer_i0_i194.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i195 (.D(int_FIFO_Q[3]), 
            .SP(n6643), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[195]));
    defparam temp_buffer_i0_i195.REGSET = "SET";
    defparam temp_buffer_i0_i195.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i196 (.D(int_FIFO_Q[4]), 
            .SP(n6643), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[196]));
    defparam temp_buffer_i0_i196.REGSET = "SET";
    defparam temp_buffer_i0_i196.SRMODE = "ASYNC";
    (* lut_function="(!((B+!(C (D)))+!A))" *) LUT4 i1_4_lut (.A(int_STM32_TX_Ready_N_3517), 
            .B(stm32_state[0]), .C(stm32_state[1]), .D(stm32_state[2]), 
            .Z(n12420));
    defparam i1_4_lut.INIT = "0x2000";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i197 (.D(int_FIFO_Q[5]), 
            .SP(n6643), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[197]));
    defparam temp_buffer_i0_i197.REGSET = "SET";
    defparam temp_buffer_i0_i197.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i198 (.D(int_FIFO_Q[6]), 
            .SP(n6643), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[198]));
    defparam temp_buffer_i0_i198.REGSET = "SET";
    defparam temp_buffer_i0_i198.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i199 (.D(int_FIFO_Q[7]), 
            .SP(n6643), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[199]));
    defparam temp_buffer_i0_i199.REGSET = "SET";
    defparam temp_buffer_i0_i199.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i200 (.D(int_FIFO_Q[8]), 
            .SP(n6643), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[200]));
    defparam temp_buffer_i0_i200.REGSET = "SET";
    defparam temp_buffer_i0_i200.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i201 (.D(int_FIFO_Q[9]), 
            .SP(n6643), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[201]));
    defparam temp_buffer_i0_i201.REGSET = "SET";
    defparam temp_buffer_i0_i201.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i202 (.D(int_FIFO_Q[10]), 
            .SP(n6643), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[202]));
    defparam temp_buffer_i0_i202.REGSET = "SET";
    defparam temp_buffer_i0_i202.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i203 (.D(int_FIFO_Q[11]), 
            .SP(n6643), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[203]));
    defparam temp_buffer_i0_i203.REGSET = "SET";
    defparam temp_buffer_i0_i203.SRMODE = "ASYNC";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i1_4_lut_adj_3548 (.A(n12780), 
            .B(stm32_state[2]), .C(stm32_state[0]), .D(stm32_state[1]), 
            .Z(n8_adj_3563));
    defparam i1_4_lut_adj_3548.INIT = "0x0002";
    (* lut_function="(A+(B (C)+!B (C+(D))))", lineinfo="@3(186[9],186[20])" *) LUT4 i2_4_lut (.A(n8_adj_3563), 
            .B(int_STM32_TX_DV), .C(n9501), .D(n12420), .Z(n12160));
    defparam i2_4_lut.INIT = "0xfbfa";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i204 (.D(int_FIFO_Q[12]), 
            .SP(n6643), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[204]));
    defparam temp_buffer_i0_i204.REGSET = "SET";
    defparam temp_buffer_i0_i204.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i205 (.D(int_FIFO_Q[13]), 
            .SP(n6643), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[205]));
    defparam temp_buffer_i0_i205.REGSET = "SET";
    defparam temp_buffer_i0_i205.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i206 (.D(int_FIFO_Q[14]), 
            .SP(n6643), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[206]));
    defparam temp_buffer_i0_i206.REGSET = "SET";
    defparam temp_buffer_i0_i206.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i207 (.D(int_FIFO_Q[15]), 
            .SP(n6643), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[207]));
    defparam temp_buffer_i0_i207.REGSET = "SET";
    defparam temp_buffer_i0_i207.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i208 (.D(int_FIFO_Q[16]), 
            .SP(n6643), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[208]));
    defparam temp_buffer_i0_i208.REGSET = "SET";
    defparam temp_buffer_i0_i208.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i209 (.D(int_FIFO_Q[17]), 
            .SP(n6643), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[209]));
    defparam temp_buffer_i0_i209.REGSET = "SET";
    defparam temp_buffer_i0_i209.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i210 (.D(int_FIFO_Q[18]), 
            .SP(n6643), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[210]));
    defparam temp_buffer_i0_i210.REGSET = "SET";
    defparam temp_buffer_i0_i210.SRMODE = "ASYNC";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_3549 (.A(n6015), 
            .B(n8), .C(n9_adj_3562), .D(stm32_counter[3]), .Z(n7347));
    defparam i1_2_lut_3_lut_4_lut_adj_3549.INIT = "0x0002";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i211 (.D(int_FIFO_Q[19]), 
            .SP(n6643), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[211]));
    defparam temp_buffer_i0_i211.REGSET = "SET";
    defparam temp_buffer_i0_i211.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i212 (.D(int_FIFO_Q[20]), 
            .SP(n6643), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[212]));
    defparam temp_buffer_i0_i212.REGSET = "SET";
    defparam temp_buffer_i0_i212.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i213 (.D(int_FIFO_Q[21]), 
            .SP(n6643), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[213]));
    defparam temp_buffer_i0_i213.REGSET = "SET";
    defparam temp_buffer_i0_i213.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i214 (.D(int_FIFO_Q[22]), 
            .SP(n6643), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[214]));
    defparam temp_buffer_i0_i214.REGSET = "SET";
    defparam temp_buffer_i0_i214.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i215 (.D(int_FIFO_Q[23]), 
            .SP(n6643), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[215]));
    defparam temp_buffer_i0_i215.REGSET = "SET";
    defparam temp_buffer_i0_i215.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i216 (.D(int_FIFO_Q[24]), 
            .SP(n6643), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[216]));
    defparam temp_buffer_i0_i216.REGSET = "SET";
    defparam temp_buffer_i0_i216.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i217 (.D(int_FIFO_Q[25]), 
            .SP(n6643), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[217]));
    defparam temp_buffer_i0_i217.REGSET = "SET";
    defparam temp_buffer_i0_i217.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i218 (.D(int_FIFO_Q[26]), 
            .SP(n6643), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[218]));
    defparam temp_buffer_i0_i218.REGSET = "SET";
    defparam temp_buffer_i0_i218.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i219 (.D(int_FIFO_Q[27]), 
            .SP(n6643), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[219]));
    defparam temp_buffer_i0_i219.REGSET = "SET";
    defparam temp_buffer_i0_i219.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i220 (.D(int_FIFO_Q[28]), 
            .SP(n6643), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[220]));
    defparam temp_buffer_i0_i220.REGSET = "SET";
    defparam temp_buffer_i0_i220.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i221 (.D(int_FIFO_Q[29]), 
            .SP(n6643), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[221]));
    defparam temp_buffer_i0_i221.REGSET = "SET";
    defparam temp_buffer_i0_i221.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i222 (.D(int_FIFO_Q[30]), 
            .SP(n6643), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[222]));
    defparam temp_buffer_i0_i222.REGSET = "SET";
    defparam temp_buffer_i0_i222.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i223 (.D(int_FIFO_Q[31]), 
            .SP(n6643), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[223]));
    defparam temp_buffer_i0_i223.REGSET = "SET";
    defparam temp_buffer_i0_i223.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i224 (.D(int_FIFO_Q[0]), 
            .SP(n6707), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[224]));
    defparam temp_buffer_i0_i224.REGSET = "SET";
    defparam temp_buffer_i0_i224.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i225 (.D(int_FIFO_Q[1]), 
            .SP(n6707), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[225]));
    defparam temp_buffer_i0_i225.REGSET = "SET";
    defparam temp_buffer_i0_i225.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i226 (.D(int_FIFO_Q[2]), 
            .SP(n6707), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[226]));
    defparam temp_buffer_i0_i226.REGSET = "SET";
    defparam temp_buffer_i0_i226.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i227 (.D(int_FIFO_Q[3]), 
            .SP(n6707), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[227]));
    defparam temp_buffer_i0_i227.REGSET = "SET";
    defparam temp_buffer_i0_i227.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i228 (.D(int_FIFO_Q[4]), 
            .SP(n6707), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[228]));
    defparam temp_buffer_i0_i228.REGSET = "SET";
    defparam temp_buffer_i0_i228.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i229 (.D(int_FIFO_Q[5]), 
            .SP(n6707), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[229]));
    defparam temp_buffer_i0_i229.REGSET = "SET";
    defparam temp_buffer_i0_i229.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i230 (.D(int_FIFO_Q[6]), 
            .SP(n6707), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[230]));
    defparam temp_buffer_i0_i230.REGSET = "SET";
    defparam temp_buffer_i0_i230.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i231 (.D(int_FIFO_Q[7]), 
            .SP(n6707), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[231]));
    defparam temp_buffer_i0_i231.REGSET = "SET";
    defparam temp_buffer_i0_i231.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i232 (.D(int_FIFO_Q[8]), 
            .SP(n6707), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[232]));
    defparam temp_buffer_i0_i232.REGSET = "SET";
    defparam temp_buffer_i0_i232.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i233 (.D(int_FIFO_Q[9]), 
            .SP(n6707), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[233]));
    defparam temp_buffer_i0_i233.REGSET = "SET";
    defparam temp_buffer_i0_i233.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i234 (.D(int_FIFO_Q[10]), 
            .SP(n6707), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[234]));
    defparam temp_buffer_i0_i234.REGSET = "SET";
    defparam temp_buffer_i0_i234.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i235 (.D(int_FIFO_Q[11]), 
            .SP(n6707), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[235]));
    defparam temp_buffer_i0_i235.REGSET = "SET";
    defparam temp_buffer_i0_i235.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i236 (.D(int_FIFO_Q[12]), 
            .SP(n6707), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[236]));
    defparam temp_buffer_i0_i236.REGSET = "SET";
    defparam temp_buffer_i0_i236.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i237 (.D(int_FIFO_Q[13]), 
            .SP(n6707), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[237]));
    defparam temp_buffer_i0_i237.REGSET = "SET";
    defparam temp_buffer_i0_i237.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i238 (.D(int_FIFO_Q[14]), 
            .SP(n6707), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[238]));
    defparam temp_buffer_i0_i238.REGSET = "SET";
    defparam temp_buffer_i0_i238.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i239 (.D(int_FIFO_Q[15]), 
            .SP(n6707), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[239]));
    defparam temp_buffer_i0_i239.REGSET = "SET";
    defparam temp_buffer_i0_i239.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i240 (.D(int_FIFO_Q[16]), 
            .SP(n6707), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[240]));
    defparam temp_buffer_i0_i240.REGSET = "SET";
    defparam temp_buffer_i0_i240.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i241 (.D(int_FIFO_Q[17]), 
            .SP(n6707), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[241]));
    defparam temp_buffer_i0_i241.REGSET = "SET";
    defparam temp_buffer_i0_i241.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i242 (.D(int_FIFO_Q[18]), 
            .SP(n6707), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[242]));
    defparam temp_buffer_i0_i242.REGSET = "SET";
    defparam temp_buffer_i0_i242.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i243 (.D(int_FIFO_Q[19]), 
            .SP(n6707), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[243]));
    defparam temp_buffer_i0_i243.REGSET = "SET";
    defparam temp_buffer_i0_i243.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i244 (.D(int_FIFO_Q[20]), 
            .SP(n6707), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[244]));
    defparam temp_buffer_i0_i244.REGSET = "SET";
    defparam temp_buffer_i0_i244.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i245 (.D(int_FIFO_Q[21]), 
            .SP(n6707), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[245]));
    defparam temp_buffer_i0_i245.REGSET = "SET";
    defparam temp_buffer_i0_i245.SRMODE = "ASYNC";
    (* lineinfo="@3(281[23],281[36])" *) FA2 stm32_counter_604_add_4_25 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[23]), .D0(n11534), .CI0(n11534), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[24]), .D1(n16486), 
            .CI1(n16486), .CO0(n16486), .CO1(n11536), .S0(n133[23]), 
            .S1(n133[24]));
    defparam stm32_counter_604_add_4_25.INIT0 = "0xc33c";
    defparam stm32_counter_604_add_4_25.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i246 (.D(int_FIFO_Q[22]), 
            .SP(n6707), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[246]));
    defparam temp_buffer_i0_i246.REGSET = "SET";
    defparam temp_buffer_i0_i246.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i247 (.D(int_FIFO_Q[23]), 
            .SP(n6707), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[247]));
    defparam temp_buffer_i0_i247.REGSET = "SET";
    defparam temp_buffer_i0_i247.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i248 (.D(int_FIFO_Q[24]), 
            .SP(n6707), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[248]));
    defparam temp_buffer_i0_i248.REGSET = "SET";
    defparam temp_buffer_i0_i248.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i249 (.D(int_FIFO_Q[25]), 
            .SP(n6707), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[249]));
    defparam temp_buffer_i0_i249.REGSET = "SET";
    defparam temp_buffer_i0_i249.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i250 (.D(int_FIFO_Q[26]), 
            .SP(n6707), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[250]));
    defparam temp_buffer_i0_i250.REGSET = "SET";
    defparam temp_buffer_i0_i250.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i251 (.D(int_FIFO_Q[27]), 
            .SP(n6707), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(temp_buffer[251]));
    defparam temp_buffer_i0_i251.REGSET = "SET";
    defparam temp_buffer_i0_i251.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i252 (.D(int_FIFO_Q[28]), 
            .SP(n6707), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(temp_buffer[252]));
    defparam temp_buffer_i0_i252.REGSET = "SET";
    defparam temp_buffer_i0_i252.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i253 (.D(int_FIFO_Q[29]), 
            .SP(n6707), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[253]));
    defparam temp_buffer_i0_i253.REGSET = "SET";
    defparam temp_buffer_i0_i253.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i254 (.D(int_FIFO_Q[30]), 
            .SP(n6707), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[254]));
    defparam temp_buffer_i0_i254.REGSET = "SET";
    defparam temp_buffer_i0_i254.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i255 (.D(int_FIFO_Q[31]), 
            .SP(n6707), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(temp_buffer[255]));
    defparam temp_buffer_i0_i255.REGSET = "SET";
    defparam temp_buffer_i0_i255.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i256 (.D(int_FIFO_Q[0]), 
            .SP(n6771), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(temp_buffer[256]));
    defparam temp_buffer_i0_i256.REGSET = "SET";
    defparam temp_buffer_i0_i256.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i257 (.D(int_FIFO_Q[1]), 
            .SP(n6771), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[257]));
    defparam temp_buffer_i0_i257.REGSET = "SET";
    defparam temp_buffer_i0_i257.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i258 (.D(int_FIFO_Q[2]), 
            .SP(n6771), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[258]));
    defparam temp_buffer_i0_i258.REGSET = "SET";
    defparam temp_buffer_i0_i258.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i259 (.D(int_FIFO_Q[3]), 
            .SP(n6771), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[259]));
    defparam temp_buffer_i0_i259.REGSET = "SET";
    defparam temp_buffer_i0_i259.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i260 (.D(int_FIFO_Q[4]), 
            .SP(n6771), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(temp_buffer[260]));
    defparam temp_buffer_i0_i260.REGSET = "SET";
    defparam temp_buffer_i0_i260.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i261 (.D(int_FIFO_Q[5]), 
            .SP(n6771), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[261]));
    defparam temp_buffer_i0_i261.REGSET = "SET";
    defparam temp_buffer_i0_i261.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i262 (.D(int_FIFO_Q[6]), 
            .SP(n6771), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[262]));
    defparam temp_buffer_i0_i262.REGSET = "SET";
    defparam temp_buffer_i0_i262.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i263 (.D(int_FIFO_Q[7]), 
            .SP(n6771), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[263]));
    defparam temp_buffer_i0_i263.REGSET = "SET";
    defparam temp_buffer_i0_i263.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i264 (.D(int_FIFO_Q[8]), 
            .SP(n6771), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(temp_buffer[264]));
    defparam temp_buffer_i0_i264.REGSET = "SET";
    defparam temp_buffer_i0_i264.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i265 (.D(int_FIFO_Q[9]), 
            .SP(n6771), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[265]));
    defparam temp_buffer_i0_i265.REGSET = "SET";
    defparam temp_buffer_i0_i265.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i266 (.D(int_FIFO_Q[10]), 
            .SP(n6771), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[266]));
    defparam temp_buffer_i0_i266.REGSET = "SET";
    defparam temp_buffer_i0_i266.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i267 (.D(int_FIFO_Q[11]), 
            .SP(n6771), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[267]));
    defparam temp_buffer_i0_i267.REGSET = "SET";
    defparam temp_buffer_i0_i267.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i268 (.D(int_FIFO_Q[12]), 
            .SP(n6771), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[268]));
    defparam temp_buffer_i0_i268.REGSET = "SET";
    defparam temp_buffer_i0_i268.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i269 (.D(int_FIFO_Q[13]), 
            .SP(n6771), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[269]));
    defparam temp_buffer_i0_i269.REGSET = "SET";
    defparam temp_buffer_i0_i269.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i270 (.D(int_FIFO_Q[14]), 
            .SP(n6771), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[270]));
    defparam temp_buffer_i0_i270.REGSET = "SET";
    defparam temp_buffer_i0_i270.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i271 (.D(int_FIFO_Q[15]), 
            .SP(n6771), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[271]));
    defparam temp_buffer_i0_i271.REGSET = "SET";
    defparam temp_buffer_i0_i271.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i272 (.D(int_FIFO_Q[16]), 
            .SP(n6771), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[272]));
    defparam temp_buffer_i0_i272.REGSET = "SET";
    defparam temp_buffer_i0_i272.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i273 (.D(int_FIFO_Q[17]), 
            .SP(n6771), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[273]));
    defparam temp_buffer_i0_i273.REGSET = "SET";
    defparam temp_buffer_i0_i273.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i274 (.D(int_FIFO_Q[18]), 
            .SP(n6771), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[274]));
    defparam temp_buffer_i0_i274.REGSET = "SET";
    defparam temp_buffer_i0_i274.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i275 (.D(int_FIFO_Q[19]), 
            .SP(n6771), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[275]));
    defparam temp_buffer_i0_i275.REGSET = "SET";
    defparam temp_buffer_i0_i275.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i276 (.D(int_FIFO_Q[20]), 
            .SP(n6771), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(temp_buffer[276]));
    defparam temp_buffer_i0_i276.REGSET = "SET";
    defparam temp_buffer_i0_i276.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i277 (.D(int_FIFO_Q[21]), 
            .SP(n6771), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[277]));
    defparam temp_buffer_i0_i277.REGSET = "SET";
    defparam temp_buffer_i0_i277.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i278 (.D(int_FIFO_Q[22]), 
            .SP(n6771), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[278]));
    defparam temp_buffer_i0_i278.REGSET = "SET";
    defparam temp_buffer_i0_i278.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i279 (.D(int_FIFO_Q[23]), 
            .SP(n6771), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[279]));
    defparam temp_buffer_i0_i279.REGSET = "SET";
    defparam temp_buffer_i0_i279.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i280 (.D(int_FIFO_Q[24]), 
            .SP(n6771), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[280]));
    defparam temp_buffer_i0_i280.REGSET = "SET";
    defparam temp_buffer_i0_i280.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i281 (.D(int_FIFO_Q[25]), 
            .SP(n6771), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[281]));
    defparam temp_buffer_i0_i281.REGSET = "SET";
    defparam temp_buffer_i0_i281.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i282 (.D(int_FIFO_Q[26]), 
            .SP(n6771), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[282]));
    defparam temp_buffer_i0_i282.REGSET = "SET";
    defparam temp_buffer_i0_i282.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i283 (.D(int_FIFO_Q[27]), 
            .SP(n6771), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[283]));
    defparam temp_buffer_i0_i283.REGSET = "SET";
    defparam temp_buffer_i0_i283.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i284 (.D(int_FIFO_Q[28]), 
            .SP(n6771), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[284]));
    defparam temp_buffer_i0_i284.REGSET = "SET";
    defparam temp_buffer_i0_i284.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i285 (.D(int_FIFO_Q[29]), 
            .SP(n6771), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[285]));
    defparam temp_buffer_i0_i285.REGSET = "SET";
    defparam temp_buffer_i0_i285.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i286 (.D(int_FIFO_Q[30]), 
            .SP(n6771), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[286]));
    defparam temp_buffer_i0_i286.REGSET = "SET";
    defparam temp_buffer_i0_i286.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i287 (.D(int_FIFO_Q[31]), 
            .SP(n6771), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[287]));
    defparam temp_buffer_i0_i287.REGSET = "SET";
    defparam temp_buffer_i0_i287.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(323[9],357[16])" *) FD1P3XZ state_i0_i0 (.D(n12340), 
            .SP(VCC_net), .CK(i_Clk_c), .SR(GND_net_2), .Q(\state[0] ));
    defparam state_i0_i0.REGSET = "RESET";
    defparam state_i0_i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i288 (.D(int_FIFO_Q[0]), 
            .SP(n6835), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[288]));
    defparam temp_buffer_i0_i288.REGSET = "SET";
    defparam temp_buffer_i0_i288.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i289 (.D(int_FIFO_Q[1]), 
            .SP(n6835), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[289]));
    defparam temp_buffer_i0_i289.REGSET = "SET";
    defparam temp_buffer_i0_i289.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i290 (.D(int_FIFO_Q[2]), 
            .SP(n6835), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[290]));
    defparam temp_buffer_i0_i290.REGSET = "SET";
    defparam temp_buffer_i0_i290.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i291 (.D(int_FIFO_Q[3]), 
            .SP(n6835), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[291]));
    defparam temp_buffer_i0_i291.REGSET = "SET";
    defparam temp_buffer_i0_i291.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i292 (.D(int_FIFO_Q[4]), 
            .SP(n6835), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[292]));
    defparam temp_buffer_i0_i292.REGSET = "SET";
    defparam temp_buffer_i0_i292.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i293 (.D(int_FIFO_Q[5]), 
            .SP(n6835), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[293]));
    defparam temp_buffer_i0_i293.REGSET = "SET";
    defparam temp_buffer_i0_i293.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i294 (.D(int_FIFO_Q[6]), 
            .SP(n6835), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[294]));
    defparam temp_buffer_i0_i294.REGSET = "SET";
    defparam temp_buffer_i0_i294.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i295 (.D(int_FIFO_Q[7]), 
            .SP(n6835), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[295]));
    defparam temp_buffer_i0_i295.REGSET = "SET";
    defparam temp_buffer_i0_i295.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i296 (.D(int_FIFO_Q[8]), 
            .SP(n6835), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[296]));
    defparam temp_buffer_i0_i296.REGSET = "SET";
    defparam temp_buffer_i0_i296.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i297 (.D(int_FIFO_Q[9]), 
            .SP(n6835), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[297]));
    defparam temp_buffer_i0_i297.REGSET = "SET";
    defparam temp_buffer_i0_i297.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i298 (.D(int_FIFO_Q[10]), 
            .SP(n6835), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[298]));
    defparam temp_buffer_i0_i298.REGSET = "SET";
    defparam temp_buffer_i0_i298.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i299 (.D(int_FIFO_Q[11]), 
            .SP(n6835), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(temp_buffer[299]));
    defparam temp_buffer_i0_i299.REGSET = "SET";
    defparam temp_buffer_i0_i299.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i300 (.D(int_FIFO_Q[12]), 
            .SP(n6835), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(temp_buffer[300]));
    defparam temp_buffer_i0_i300.REGSET = "SET";
    defparam temp_buffer_i0_i300.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i301 (.D(int_FIFO_Q[13]), 
            .SP(n6835), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[301]));
    defparam temp_buffer_i0_i301.REGSET = "SET";
    defparam temp_buffer_i0_i301.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i302 (.D(int_FIFO_Q[14]), 
            .SP(n6835), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[302]));
    defparam temp_buffer_i0_i302.REGSET = "SET";
    defparam temp_buffer_i0_i302.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i303 (.D(int_FIFO_Q[15]), 
            .SP(n6835), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(temp_buffer[303]));
    defparam temp_buffer_i0_i303.REGSET = "SET";
    defparam temp_buffer_i0_i303.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i304 (.D(int_FIFO_Q[16]), 
            .SP(n6835), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(temp_buffer[304]));
    defparam temp_buffer_i0_i304.REGSET = "SET";
    defparam temp_buffer_i0_i304.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i305 (.D(int_FIFO_Q[17]), 
            .SP(n6835), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[305]));
    defparam temp_buffer_i0_i305.REGSET = "SET";
    defparam temp_buffer_i0_i305.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i306 (.D(int_FIFO_Q[18]), 
            .SP(n6835), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[306]));
    defparam temp_buffer_i0_i306.REGSET = "SET";
    defparam temp_buffer_i0_i306.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i307 (.D(int_FIFO_Q[19]), 
            .SP(n6835), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[307]));
    defparam temp_buffer_i0_i307.REGSET = "SET";
    defparam temp_buffer_i0_i307.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i308 (.D(int_FIFO_Q[20]), 
            .SP(n6835), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[308]));
    defparam temp_buffer_i0_i308.REGSET = "SET";
    defparam temp_buffer_i0_i308.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i309 (.D(int_FIFO_Q[21]), 
            .SP(n6835), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[309]));
    defparam temp_buffer_i0_i309.REGSET = "SET";
    defparam temp_buffer_i0_i309.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i310 (.D(int_FIFO_Q[22]), 
            .SP(n6835), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[310]));
    defparam temp_buffer_i0_i310.REGSET = "SET";
    defparam temp_buffer_i0_i310.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i311 (.D(int_FIFO_Q[23]), 
            .SP(n6835), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[311]));
    defparam temp_buffer_i0_i311.REGSET = "SET";
    defparam temp_buffer_i0_i311.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i312 (.D(int_FIFO_Q[24]), 
            .SP(n6835), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(temp_buffer[312]));
    defparam temp_buffer_i0_i312.REGSET = "SET";
    defparam temp_buffer_i0_i312.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i313 (.D(int_FIFO_Q[25]), 
            .SP(n6835), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[313]));
    defparam temp_buffer_i0_i313.REGSET = "SET";
    defparam temp_buffer_i0_i313.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i314 (.D(int_FIFO_Q[26]), 
            .SP(n6835), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[314]));
    defparam temp_buffer_i0_i314.REGSET = "SET";
    defparam temp_buffer_i0_i314.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(281[23],281[36])" *) FD1P3XZ stm32_counter_604__i0 (.D(n167[0]), 
            .SP(n5063), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(stm32_counter[0]));
    defparam stm32_counter_604__i0.REGSET = "RESET";
    defparam stm32_counter_604__i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i7 (.D(int_FIFO_Q[7]), 
            .SP(n6261), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[7]));
    defparam temp_buffer_i0_i7.REGSET = "SET";
    defparam temp_buffer_i0_i7.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(347[38],347[43])" *) FD1P3XZ index_606__i0 (.D(n167_adj_3640[0]), 
            .SP(n8835), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(index[0]));
    defparam index_606__i0.REGSET = "RESET";
    defparam index_606__i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i6 (.D(int_FIFO_Q[6]), 
            .SP(n6261), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[6]));
    defparam temp_buffer_i0_i6.REGSET = "SET";
    defparam temp_buffer_i0_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i5 (.D(int_FIFO_Q[5]), 
            .SP(n6261), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(temp_buffer[5]));
    defparam temp_buffer_i0_i5.REGSET = "SET";
    defparam temp_buffer_i0_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i4 (.D(int_FIFO_Q[4]), 
            .SP(n6261), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(temp_buffer[4]));
    defparam temp_buffer_i0_i4.REGSET = "SET";
    defparam temp_buffer_i0_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i315 (.D(int_FIFO_Q[27]), 
            .SP(n6835), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(temp_buffer[315]));
    defparam temp_buffer_i0_i315.REGSET = "SET";
    defparam temp_buffer_i0_i315.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i316 (.D(int_FIFO_Q[28]), 
            .SP(n6835), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(temp_buffer[316]));
    defparam temp_buffer_i0_i316.REGSET = "SET";
    defparam temp_buffer_i0_i316.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i317 (.D(int_FIFO_Q[29]), 
            .SP(n6835), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[317]));
    defparam temp_buffer_i0_i317.REGSET = "SET";
    defparam temp_buffer_i0_i317.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i318 (.D(int_FIFO_Q[30]), 
            .SP(n6835), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[318]));
    defparam temp_buffer_i0_i318.REGSET = "SET";
    defparam temp_buffer_i0_i318.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i319 (.D(int_FIFO_Q[31]), 
            .SP(n6835), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[319]));
    defparam temp_buffer_i0_i319.REGSET = "SET";
    defparam temp_buffer_i0_i319.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i320 (.D(int_FIFO_Q[0]), 
            .SP(n6899), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[320]));
    defparam temp_buffer_i0_i320.REGSET = "SET";
    defparam temp_buffer_i0_i320.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i1023 (.D(int_FIFO_Q[31]), 
            .SP(n8243), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(temp_buffer[1023]));
    defparam temp_buffer_i0_i1023.REGSET = "SET";
    defparam temp_buffer_i0_i1023.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i1022 (.D(int_FIFO_Q[30]), 
            .SP(n8243), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(temp_buffer[1022]));
    defparam temp_buffer_i0_i1022.REGSET = "SET";
    defparam temp_buffer_i0_i1022.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i1021 (.D(int_FIFO_Q[29]), 
            .SP(n8243), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[1021]));
    defparam temp_buffer_i0_i1021.REGSET = "SET";
    defparam temp_buffer_i0_i1021.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i321 (.D(int_FIFO_Q[1]), 
            .SP(n6899), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[321]));
    defparam temp_buffer_i0_i321.REGSET = "SET";
    defparam temp_buffer_i0_i321.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i322 (.D(int_FIFO_Q[2]), 
            .SP(n6899), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[322]));
    defparam temp_buffer_i0_i322.REGSET = "SET";
    defparam temp_buffer_i0_i322.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i323 (.D(int_FIFO_Q[3]), 
            .SP(n6899), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[323]));
    defparam temp_buffer_i0_i323.REGSET = "SET";
    defparam temp_buffer_i0_i323.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i1020 (.D(int_FIFO_Q[28]), 
            .SP(n8243), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[1020]));
    defparam temp_buffer_i0_i1020.REGSET = "SET";
    defparam temp_buffer_i0_i1020.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i1019 (.D(int_FIFO_Q[27]), 
            .SP(n8243), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[1019]));
    defparam temp_buffer_i0_i1019.REGSET = "SET";
    defparam temp_buffer_i0_i1019.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i1018 (.D(int_FIFO_Q[26]), 
            .SP(n8243), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[1018]));
    defparam temp_buffer_i0_i1018.REGSET = "SET";
    defparam temp_buffer_i0_i1018.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i1017 (.D(int_FIFO_Q[25]), 
            .SP(n8243), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[1017]));
    defparam temp_buffer_i0_i1017.REGSET = "SET";
    defparam temp_buffer_i0_i1017.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i1016 (.D(int_FIFO_Q[24]), 
            .SP(n8243), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[1016]));
    defparam temp_buffer_i0_i1016.REGSET = "SET";
    defparam temp_buffer_i0_i1016.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i324 (.D(int_FIFO_Q[4]), 
            .SP(n6899), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[324]));
    defparam temp_buffer_i0_i324.REGSET = "SET";
    defparam temp_buffer_i0_i324.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i325 (.D(int_FIFO_Q[5]), 
            .SP(n6899), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[325]));
    defparam temp_buffer_i0_i325.REGSET = "SET";
    defparam temp_buffer_i0_i325.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i1015 (.D(int_FIFO_Q[23]), 
            .SP(n8243), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[1015]));
    defparam temp_buffer_i0_i1015.REGSET = "SET";
    defparam temp_buffer_i0_i1015.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i1014 (.D(int_FIFO_Q[22]), 
            .SP(n8243), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[1014]));
    defparam temp_buffer_i0_i1014.REGSET = "SET";
    defparam temp_buffer_i0_i1014.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i1013 (.D(int_FIFO_Q[21]), 
            .SP(n8243), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[1013]));
    defparam temp_buffer_i0_i1013.REGSET = "SET";
    defparam temp_buffer_i0_i1013.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i1012 (.D(int_FIFO_Q[20]), 
            .SP(n8243), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[1012]));
    defparam temp_buffer_i0_i1012.REGSET = "SET";
    defparam temp_buffer_i0_i1012.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i1011 (.D(int_FIFO_Q[19]), 
            .SP(n8243), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[1011]));
    defparam temp_buffer_i0_i1011.REGSET = "SET";
    defparam temp_buffer_i0_i1011.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i1010 (.D(int_FIFO_Q[18]), 
            .SP(n8243), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[1010]));
    defparam temp_buffer_i0_i1010.REGSET = "SET";
    defparam temp_buffer_i0_i1010.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i1009 (.D(int_FIFO_Q[17]), 
            .SP(n8243), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[1009]));
    defparam temp_buffer_i0_i1009.REGSET = "SET";
    defparam temp_buffer_i0_i1009.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i326 (.D(int_FIFO_Q[6]), 
            .SP(n6899), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[326]));
    defparam temp_buffer_i0_i326.REGSET = "SET";
    defparam temp_buffer_i0_i326.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i327 (.D(int_FIFO_Q[7]), 
            .SP(n6899), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[327]));
    defparam temp_buffer_i0_i327.REGSET = "SET";
    defparam temp_buffer_i0_i327.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i328 (.D(int_FIFO_Q[8]), 
            .SP(n6899), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[328]));
    defparam temp_buffer_i0_i328.REGSET = "SET";
    defparam temp_buffer_i0_i328.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i1008 (.D(int_FIFO_Q[16]), 
            .SP(n8243), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[1008]));
    defparam temp_buffer_i0_i1008.REGSET = "SET";
    defparam temp_buffer_i0_i1008.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i1007 (.D(int_FIFO_Q[15]), 
            .SP(n8243), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[1007]));
    defparam temp_buffer_i0_i1007.REGSET = "SET";
    defparam temp_buffer_i0_i1007.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i1006 (.D(int_FIFO_Q[14]), 
            .SP(n8243), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[1006]));
    defparam temp_buffer_i0_i1006.REGSET = "SET";
    defparam temp_buffer_i0_i1006.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i1005 (.D(int_FIFO_Q[13]), 
            .SP(n8243), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[1005]));
    defparam temp_buffer_i0_i1005.REGSET = "SET";
    defparam temp_buffer_i0_i1005.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i1004 (.D(int_FIFO_Q[12]), 
            .SP(n8243), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[1004]));
    defparam temp_buffer_i0_i1004.REGSET = "SET";
    defparam temp_buffer_i0_i1004.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i329 (.D(int_FIFO_Q[9]), 
            .SP(n6899), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[329]));
    defparam temp_buffer_i0_i329.REGSET = "SET";
    defparam temp_buffer_i0_i329.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i330 (.D(int_FIFO_Q[10]), 
            .SP(n6899), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[330]));
    defparam temp_buffer_i0_i330.REGSET = "SET";
    defparam temp_buffer_i0_i330.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i331 (.D(int_FIFO_Q[11]), 
            .SP(n6899), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[331]));
    defparam temp_buffer_i0_i331.REGSET = "SET";
    defparam temp_buffer_i0_i331.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i1003 (.D(int_FIFO_Q[11]), 
            .SP(n8243), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[1003]));
    defparam temp_buffer_i0_i1003.REGSET = "SET";
    defparam temp_buffer_i0_i1003.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i1002 (.D(int_FIFO_Q[10]), 
            .SP(n8243), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[1002]));
    defparam temp_buffer_i0_i1002.REGSET = "SET";
    defparam temp_buffer_i0_i1002.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i1001 (.D(int_FIFO_Q[9]), 
            .SP(n8243), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[1001]));
    defparam temp_buffer_i0_i1001.REGSET = "SET";
    defparam temp_buffer_i0_i1001.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i1000 (.D(int_FIFO_Q[8]), 
            .SP(n8243), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[1000]));
    defparam temp_buffer_i0_i1000.REGSET = "SET";
    defparam temp_buffer_i0_i1000.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i999 (.D(int_FIFO_Q[7]), 
            .SP(n8243), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[999]));
    defparam temp_buffer_i0_i999.REGSET = "SET";
    defparam temp_buffer_i0_i999.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i332 (.D(int_FIFO_Q[12]), 
            .SP(n6899), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[332]));
    defparam temp_buffer_i0_i332.REGSET = "SET";
    defparam temp_buffer_i0_i332.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i333 (.D(int_FIFO_Q[13]), 
            .SP(n6899), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[333]));
    defparam temp_buffer_i0_i333.REGSET = "SET";
    defparam temp_buffer_i0_i333.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i334 (.D(int_FIFO_Q[14]), 
            .SP(n6899), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[334]));
    defparam temp_buffer_i0_i334.REGSET = "SET";
    defparam temp_buffer_i0_i334.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i335 (.D(int_FIFO_Q[15]), 
            .SP(n6899), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[335]));
    defparam temp_buffer_i0_i335.REGSET = "SET";
    defparam temp_buffer_i0_i335.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i336 (.D(int_FIFO_Q[16]), 
            .SP(n6899), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[336]));
    defparam temp_buffer_i0_i336.REGSET = "SET";
    defparam temp_buffer_i0_i336.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i337 (.D(int_FIFO_Q[17]), 
            .SP(n6899), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[337]));
    defparam temp_buffer_i0_i337.REGSET = "SET";
    defparam temp_buffer_i0_i337.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i998 (.D(int_FIFO_Q[6]), 
            .SP(n8243), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[998]));
    defparam temp_buffer_i0_i998.REGSET = "SET";
    defparam temp_buffer_i0_i998.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i997 (.D(int_FIFO_Q[5]), 
            .SP(n8243), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[997]));
    defparam temp_buffer_i0_i997.REGSET = "SET";
    defparam temp_buffer_i0_i997.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i996 (.D(int_FIFO_Q[4]), 
            .SP(n8243), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[996]));
    defparam temp_buffer_i0_i996.REGSET = "SET";
    defparam temp_buffer_i0_i996.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i995 (.D(int_FIFO_Q[3]), 
            .SP(n8243), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[995]));
    defparam temp_buffer_i0_i995.REGSET = "SET";
    defparam temp_buffer_i0_i995.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i994 (.D(int_FIFO_Q[2]), 
            .SP(n8243), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[994]));
    defparam temp_buffer_i0_i994.REGSET = "SET";
    defparam temp_buffer_i0_i994.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i993 (.D(int_FIFO_Q[1]), 
            .SP(n8243), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[993]));
    defparam temp_buffer_i0_i993.REGSET = "SET";
    defparam temp_buffer_i0_i993.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i992 (.D(int_FIFO_Q[0]), 
            .SP(n8243), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[992]));
    defparam temp_buffer_i0_i992.REGSET = "SET";
    defparam temp_buffer_i0_i992.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i991 (.D(int_FIFO_Q[31]), 
            .SP(n8179), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[991]));
    defparam temp_buffer_i0_i991.REGSET = "SET";
    defparam temp_buffer_i0_i991.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i338 (.D(int_FIFO_Q[18]), 
            .SP(n6899), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[338]));
    defparam temp_buffer_i0_i338.REGSET = "SET";
    defparam temp_buffer_i0_i338.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i339 (.D(int_FIFO_Q[19]), 
            .SP(n6899), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[339]));
    defparam temp_buffer_i0_i339.REGSET = "SET";
    defparam temp_buffer_i0_i339.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i340 (.D(int_FIFO_Q[20]), 
            .SP(n6899), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[340]));
    defparam temp_buffer_i0_i340.REGSET = "SET";
    defparam temp_buffer_i0_i340.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i990 (.D(int_FIFO_Q[30]), 
            .SP(n8179), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[990]));
    defparam temp_buffer_i0_i990.REGSET = "SET";
    defparam temp_buffer_i0_i990.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i989 (.D(int_FIFO_Q[29]), 
            .SP(n8179), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[989]));
    defparam temp_buffer_i0_i989.REGSET = "SET";
    defparam temp_buffer_i0_i989.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i988 (.D(int_FIFO_Q[28]), 
            .SP(n8179), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[988]));
    defparam temp_buffer_i0_i988.REGSET = "SET";
    defparam temp_buffer_i0_i988.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i987 (.D(int_FIFO_Q[27]), 
            .SP(n8179), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[987]));
    defparam temp_buffer_i0_i987.REGSET = "SET";
    defparam temp_buffer_i0_i987.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i986 (.D(int_FIFO_Q[26]), 
            .SP(n8179), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[986]));
    defparam temp_buffer_i0_i986.REGSET = "SET";
    defparam temp_buffer_i0_i986.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i341 (.D(int_FIFO_Q[21]), 
            .SP(n6899), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[341]));
    defparam temp_buffer_i0_i341.REGSET = "SET";
    defparam temp_buffer_i0_i341.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i342 (.D(int_FIFO_Q[22]), 
            .SP(n6899), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[342]));
    defparam temp_buffer_i0_i342.REGSET = "SET";
    defparam temp_buffer_i0_i342.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i985 (.D(int_FIFO_Q[25]), 
            .SP(n8179), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[985]));
    defparam temp_buffer_i0_i985.REGSET = "SET";
    defparam temp_buffer_i0_i985.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i984 (.D(int_FIFO_Q[24]), 
            .SP(n8179), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[984]));
    defparam temp_buffer_i0_i984.REGSET = "SET";
    defparam temp_buffer_i0_i984.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i983 (.D(int_FIFO_Q[23]), 
            .SP(n8179), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[983]));
    defparam temp_buffer_i0_i983.REGSET = "SET";
    defparam temp_buffer_i0_i983.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i982 (.D(int_FIFO_Q[22]), 
            .SP(n8179), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[982]));
    defparam temp_buffer_i0_i982.REGSET = "SET";
    defparam temp_buffer_i0_i982.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i981 (.D(int_FIFO_Q[21]), 
            .SP(n8179), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[981]));
    defparam temp_buffer_i0_i981.REGSET = "SET";
    defparam temp_buffer_i0_i981.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i980 (.D(int_FIFO_Q[20]), 
            .SP(n8179), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[980]));
    defparam temp_buffer_i0_i980.REGSET = "SET";
    defparam temp_buffer_i0_i980.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(323[9],357[16])" *) FD1P3XZ int_RHD64_TX_Byte__i3 (.D(n12364), 
            .SP(VCC_net), .CK(i_Clk_c), .SR(GND_net_2), .Q(int_RHD64_TX_Byte[10]));
    defparam int_RHD64_TX_Byte__i3.REGSET = "RESET";
    defparam int_RHD64_TX_Byte__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i979 (.D(int_FIFO_Q[19]), 
            .SP(n8179), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[979]));
    defparam temp_buffer_i0_i979.REGSET = "SET";
    defparam temp_buffer_i0_i979.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i978 (.D(int_FIFO_Q[18]), 
            .SP(n8179), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[978]));
    defparam temp_buffer_i0_i978.REGSET = "SET";
    defparam temp_buffer_i0_i978.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i977 (.D(int_FIFO_Q[17]), 
            .SP(n8179), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[977]));
    defparam temp_buffer_i0_i977.REGSET = "SET";
    defparam temp_buffer_i0_i977.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i976 (.D(int_FIFO_Q[16]), 
            .SP(n8179), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[976]));
    defparam temp_buffer_i0_i976.REGSET = "SET";
    defparam temp_buffer_i0_i976.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i975 (.D(int_FIFO_Q[15]), 
            .SP(n8179), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[975]));
    defparam temp_buffer_i0_i975.REGSET = "SET";
    defparam temp_buffer_i0_i975.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i974 (.D(int_FIFO_Q[14]), 
            .SP(n8179), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[974]));
    defparam temp_buffer_i0_i974.REGSET = "SET";
    defparam temp_buffer_i0_i974.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i973 (.D(int_FIFO_Q[13]), 
            .SP(n8179), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[973]));
    defparam temp_buffer_i0_i973.REGSET = "SET";
    defparam temp_buffer_i0_i973.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i972 (.D(int_FIFO_Q[12]), 
            .SP(n8179), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[972]));
    defparam temp_buffer_i0_i972.REGSET = "SET";
    defparam temp_buffer_i0_i972.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i971 (.D(int_FIFO_Q[11]), 
            .SP(n8179), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[971]));
    defparam temp_buffer_i0_i971.REGSET = "SET";
    defparam temp_buffer_i0_i971.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i970 (.D(int_FIFO_Q[10]), 
            .SP(n8179), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[970]));
    defparam temp_buffer_i0_i970.REGSET = "SET";
    defparam temp_buffer_i0_i970.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i969 (.D(int_FIFO_Q[9]), 
            .SP(n8179), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[969]));
    defparam temp_buffer_i0_i969.REGSET = "SET";
    defparam temp_buffer_i0_i969.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i968 (.D(int_FIFO_Q[8]), 
            .SP(n8179), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[968]));
    defparam temp_buffer_i0_i968.REGSET = "SET";
    defparam temp_buffer_i0_i968.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i967 (.D(int_FIFO_Q[7]), 
            .SP(n8179), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[967]));
    defparam temp_buffer_i0_i967.REGSET = "SET";
    defparam temp_buffer_i0_i967.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i966 (.D(int_FIFO_Q[6]), 
            .SP(n8179), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[966]));
    defparam temp_buffer_i0_i966.REGSET = "SET";
    defparam temp_buffer_i0_i966.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i965 (.D(int_FIFO_Q[5]), 
            .SP(n8179), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[965]));
    defparam temp_buffer_i0_i965.REGSET = "SET";
    defparam temp_buffer_i0_i965.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i964 (.D(int_FIFO_Q[4]), 
            .SP(n8179), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[964]));
    defparam temp_buffer_i0_i964.REGSET = "SET";
    defparam temp_buffer_i0_i964.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i963 (.D(int_FIFO_Q[3]), 
            .SP(n8179), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[963]));
    defparam temp_buffer_i0_i963.REGSET = "SET";
    defparam temp_buffer_i0_i963.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i962 (.D(int_FIFO_Q[2]), 
            .SP(n8179), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[962]));
    defparam temp_buffer_i0_i962.REGSET = "SET";
    defparam temp_buffer_i0_i962.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i961 (.D(int_FIFO_Q[1]), 
            .SP(n8179), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[961]));
    defparam temp_buffer_i0_i961.REGSET = "SET";
    defparam temp_buffer_i0_i961.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i960 (.D(int_FIFO_Q[0]), 
            .SP(n8179), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[960]));
    defparam temp_buffer_i0_i960.REGSET = "SET";
    defparam temp_buffer_i0_i960.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i959 (.D(int_FIFO_Q[31]), 
            .SP(n8115), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[959]));
    defparam temp_buffer_i0_i959.REGSET = "SET";
    defparam temp_buffer_i0_i959.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i958 (.D(int_FIFO_Q[30]), 
            .SP(n8115), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[958]));
    defparam temp_buffer_i0_i958.REGSET = "SET";
    defparam temp_buffer_i0_i958.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i957 (.D(int_FIFO_Q[29]), 
            .SP(n8115), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[957]));
    defparam temp_buffer_i0_i957.REGSET = "SET";
    defparam temp_buffer_i0_i957.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i956 (.D(int_FIFO_Q[28]), 
            .SP(n8115), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[956]));
    defparam temp_buffer_i0_i956.REGSET = "SET";
    defparam temp_buffer_i0_i956.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i955 (.D(int_FIFO_Q[27]), 
            .SP(n8115), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[955]));
    defparam temp_buffer_i0_i955.REGSET = "SET";
    defparam temp_buffer_i0_i955.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i954 (.D(int_FIFO_Q[26]), 
            .SP(n8115), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[954]));
    defparam temp_buffer_i0_i954.REGSET = "SET";
    defparam temp_buffer_i0_i954.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i953 (.D(int_FIFO_Q[25]), 
            .SP(n8115), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[953]));
    defparam temp_buffer_i0_i953.REGSET = "SET";
    defparam temp_buffer_i0_i953.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i952 (.D(int_FIFO_Q[24]), 
            .SP(n8115), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[952]));
    defparam temp_buffer_i0_i952.REGSET = "SET";
    defparam temp_buffer_i0_i952.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i951 (.D(int_FIFO_Q[23]), 
            .SP(n8115), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[951]));
    defparam temp_buffer_i0_i951.REGSET = "SET";
    defparam temp_buffer_i0_i951.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(323[9],357[16])" *) FD1P3XZ int_RHD64_TX_Byte__i1 (.D(index[0]), 
            .SP(n9245), .CK(i_Clk_c), .SR(n8977), .Q(int_RHD64_TX_Byte[8]));
    defparam int_RHD64_TX_Byte__i1.REGSET = "RESET";
    defparam int_RHD64_TX_Byte__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i950 (.D(int_FIFO_Q[22]), 
            .SP(n8115), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(temp_buffer[950]));
    defparam temp_buffer_i0_i950.REGSET = "SET";
    defparam temp_buffer_i0_i950.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i949 (.D(int_FIFO_Q[21]), 
            .SP(n8115), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[949]));
    defparam temp_buffer_i0_i949.REGSET = "SET";
    defparam temp_buffer_i0_i949.SRMODE = "ASYNC";
    (* lineinfo="@3(281[23],281[36])" *) FA2 stm32_counter_604_add_4_23 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[21]), .D0(n11532), .CI0(n11532), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[22]), .D1(n16483), 
            .CI1(n16483), .CO0(n16483), .CO1(n11534), .S0(n133[21]), 
            .S1(n133[22]));
    defparam stm32_counter_604_add_4_23.INIT0 = "0xc33c";
    defparam stm32_counter_604_add_4_23.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i948 (.D(int_FIFO_Q[20]), 
            .SP(n8115), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[948]));
    defparam temp_buffer_i0_i948.REGSET = "SET";
    defparam temp_buffer_i0_i948.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i947 (.D(int_FIFO_Q[19]), 
            .SP(n8115), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[947]));
    defparam temp_buffer_i0_i947.REGSET = "SET";
    defparam temp_buffer_i0_i947.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i946 (.D(int_FIFO_Q[18]), 
            .SP(n8115), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[946]));
    defparam temp_buffer_i0_i946.REGSET = "SET";
    defparam temp_buffer_i0_i946.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i945 (.D(int_FIFO_Q[17]), 
            .SP(n8115), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[945]));
    defparam temp_buffer_i0_i945.REGSET = "SET";
    defparam temp_buffer_i0_i945.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i944 (.D(int_FIFO_Q[16]), 
            .SP(n8115), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[944]));
    defparam temp_buffer_i0_i944.REGSET = "SET";
    defparam temp_buffer_i0_i944.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i943 (.D(int_FIFO_Q[15]), 
            .SP(n8115), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[943]));
    defparam temp_buffer_i0_i943.REGSET = "SET";
    defparam temp_buffer_i0_i943.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i942 (.D(int_FIFO_Q[14]), 
            .SP(n8115), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[942]));
    defparam temp_buffer_i0_i942.REGSET = "SET";
    defparam temp_buffer_i0_i942.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i941 (.D(int_FIFO_Q[13]), 
            .SP(n8115), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[941]));
    defparam temp_buffer_i0_i941.REGSET = "SET";
    defparam temp_buffer_i0_i941.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i940 (.D(int_FIFO_Q[12]), 
            .SP(n8115), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[940]));
    defparam temp_buffer_i0_i940.REGSET = "SET";
    defparam temp_buffer_i0_i940.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i939 (.D(int_FIFO_Q[11]), 
            .SP(n8115), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[939]));
    defparam temp_buffer_i0_i939.REGSET = "SET";
    defparam temp_buffer_i0_i939.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i938 (.D(int_FIFO_Q[10]), 
            .SP(n8115), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[938]));
    defparam temp_buffer_i0_i938.REGSET = "SET";
    defparam temp_buffer_i0_i938.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i937 (.D(int_FIFO_Q[9]), 
            .SP(n8115), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[937]));
    defparam temp_buffer_i0_i937.REGSET = "SET";
    defparam temp_buffer_i0_i937.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i936 (.D(int_FIFO_Q[8]), 
            .SP(n8115), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[936]));
    defparam temp_buffer_i0_i936.REGSET = "SET";
    defparam temp_buffer_i0_i936.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i935 (.D(int_FIFO_Q[7]), 
            .SP(n8115), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[935]));
    defparam temp_buffer_i0_i935.REGSET = "SET";
    defparam temp_buffer_i0_i935.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i934 (.D(int_FIFO_Q[6]), 
            .SP(n8115), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[934]));
    defparam temp_buffer_i0_i934.REGSET = "SET";
    defparam temp_buffer_i0_i934.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i933 (.D(int_FIFO_Q[5]), 
            .SP(n8115), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[933]));
    defparam temp_buffer_i0_i933.REGSET = "SET";
    defparam temp_buffer_i0_i933.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i932 (.D(int_FIFO_Q[4]), 
            .SP(n8115), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[932]));
    defparam temp_buffer_i0_i932.REGSET = "SET";
    defparam temp_buffer_i0_i932.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i931 (.D(int_FIFO_Q[3]), 
            .SP(n8115), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[931]));
    defparam temp_buffer_i0_i931.REGSET = "SET";
    defparam temp_buffer_i0_i931.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i930 (.D(int_FIFO_Q[2]), 
            .SP(n8115), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[930]));
    defparam temp_buffer_i0_i930.REGSET = "SET";
    defparam temp_buffer_i0_i930.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i929 (.D(int_FIFO_Q[1]), 
            .SP(n8115), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[929]));
    defparam temp_buffer_i0_i929.REGSET = "SET";
    defparam temp_buffer_i0_i929.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i928 (.D(int_FIFO_Q[0]), 
            .SP(n8115), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[928]));
    defparam temp_buffer_i0_i928.REGSET = "SET";
    defparam temp_buffer_i0_i928.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i927 (.D(int_FIFO_Q[31]), 
            .SP(n8051), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[927]));
    defparam temp_buffer_i0_i927.REGSET = "SET";
    defparam temp_buffer_i0_i927.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i926 (.D(int_FIFO_Q[30]), 
            .SP(n8051), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[926]));
    defparam temp_buffer_i0_i926.REGSET = "SET";
    defparam temp_buffer_i0_i926.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i925 (.D(int_FIFO_Q[29]), 
            .SP(n8051), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[925]));
    defparam temp_buffer_i0_i925.REGSET = "SET";
    defparam temp_buffer_i0_i925.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i924 (.D(int_FIFO_Q[28]), 
            .SP(n8051), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[924]));
    defparam temp_buffer_i0_i924.REGSET = "SET";
    defparam temp_buffer_i0_i924.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i923 (.D(int_FIFO_Q[27]), 
            .SP(n8051), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[923]));
    defparam temp_buffer_i0_i923.REGSET = "SET";
    defparam temp_buffer_i0_i923.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i922 (.D(int_FIFO_Q[26]), 
            .SP(n8051), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[922]));
    defparam temp_buffer_i0_i922.REGSET = "SET";
    defparam temp_buffer_i0_i922.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i921 (.D(int_FIFO_Q[25]), 
            .SP(n8051), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[921]));
    defparam temp_buffer_i0_i921.REGSET = "SET";
    defparam temp_buffer_i0_i921.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i920 (.D(int_FIFO_Q[24]), 
            .SP(n8051), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[920]));
    defparam temp_buffer_i0_i920.REGSET = "SET";
    defparam temp_buffer_i0_i920.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i919 (.D(int_FIFO_Q[23]), 
            .SP(n8051), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[919]));
    defparam temp_buffer_i0_i919.REGSET = "SET";
    defparam temp_buffer_i0_i919.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i918 (.D(int_FIFO_Q[22]), 
            .SP(n8051), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[918]));
    defparam temp_buffer_i0_i918.REGSET = "SET";
    defparam temp_buffer_i0_i918.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i917 (.D(int_FIFO_Q[21]), 
            .SP(n8051), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[917]));
    defparam temp_buffer_i0_i917.REGSET = "SET";
    defparam temp_buffer_i0_i917.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i916 (.D(int_FIFO_Q[20]), 
            .SP(n8051), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[916]));
    defparam temp_buffer_i0_i916.REGSET = "SET";
    defparam temp_buffer_i0_i916.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i915 (.D(int_FIFO_Q[19]), 
            .SP(n8051), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[915]));
    defparam temp_buffer_i0_i915.REGSET = "SET";
    defparam temp_buffer_i0_i915.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i914 (.D(int_FIFO_Q[18]), 
            .SP(n8051), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[914]));
    defparam temp_buffer_i0_i914.REGSET = "SET";
    defparam temp_buffer_i0_i914.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i913 (.D(int_FIFO_Q[17]), 
            .SP(n8051), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[913]));
    defparam temp_buffer_i0_i913.REGSET = "SET";
    defparam temp_buffer_i0_i913.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i912 (.D(int_FIFO_Q[16]), 
            .SP(n8051), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[912]));
    defparam temp_buffer_i0_i912.REGSET = "SET";
    defparam temp_buffer_i0_i912.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i911 (.D(int_FIFO_Q[15]), 
            .SP(n8051), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[911]));
    defparam temp_buffer_i0_i911.REGSET = "SET";
    defparam temp_buffer_i0_i911.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i910 (.D(int_FIFO_Q[14]), 
            .SP(n8051), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[910]));
    defparam temp_buffer_i0_i910.REGSET = "SET";
    defparam temp_buffer_i0_i910.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i909 (.D(int_FIFO_Q[13]), 
            .SP(n8051), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[909]));
    defparam temp_buffer_i0_i909.REGSET = "SET";
    defparam temp_buffer_i0_i909.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i908 (.D(int_FIFO_Q[12]), 
            .SP(n8051), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[908]));
    defparam temp_buffer_i0_i908.REGSET = "SET";
    defparam temp_buffer_i0_i908.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i907 (.D(int_FIFO_Q[11]), 
            .SP(n8051), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[907]));
    defparam temp_buffer_i0_i907.REGSET = "SET";
    defparam temp_buffer_i0_i907.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i906 (.D(int_FIFO_Q[10]), 
            .SP(n8051), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[906]));
    defparam temp_buffer_i0_i906.REGSET = "SET";
    defparam temp_buffer_i0_i906.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i905 (.D(int_FIFO_Q[9]), 
            .SP(n8051), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[905]));
    defparam temp_buffer_i0_i905.REGSET = "SET";
    defparam temp_buffer_i0_i905.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i904 (.D(int_FIFO_Q[8]), 
            .SP(n8051), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[904]));
    defparam temp_buffer_i0_i904.REGSET = "SET";
    defparam temp_buffer_i0_i904.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i903 (.D(int_FIFO_Q[7]), 
            .SP(n8051), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[903]));
    defparam temp_buffer_i0_i903.REGSET = "SET";
    defparam temp_buffer_i0_i903.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i902 (.D(int_FIFO_Q[6]), 
            .SP(n8051), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[902]));
    defparam temp_buffer_i0_i902.REGSET = "SET";
    defparam temp_buffer_i0_i902.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i901 (.D(int_FIFO_Q[5]), 
            .SP(n8051), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[901]));
    defparam temp_buffer_i0_i901.REGSET = "SET";
    defparam temp_buffer_i0_i901.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i900 (.D(int_FIFO_Q[4]), 
            .SP(n8051), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[900]));
    defparam temp_buffer_i0_i900.REGSET = "SET";
    defparam temp_buffer_i0_i900.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i899 (.D(int_FIFO_Q[3]), 
            .SP(n8051), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[899]));
    defparam temp_buffer_i0_i899.REGSET = "SET";
    defparam temp_buffer_i0_i899.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i898 (.D(int_FIFO_Q[2]), 
            .SP(n8051), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[898]));
    defparam temp_buffer_i0_i898.REGSET = "SET";
    defparam temp_buffer_i0_i898.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i897 (.D(int_FIFO_Q[1]), 
            .SP(n8051), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[897]));
    defparam temp_buffer_i0_i897.REGSET = "SET";
    defparam temp_buffer_i0_i897.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i896 (.D(int_FIFO_Q[0]), 
            .SP(n8051), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[896]));
    defparam temp_buffer_i0_i896.REGSET = "SET";
    defparam temp_buffer_i0_i896.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i895 (.D(int_FIFO_Q[31]), 
            .SP(n7987), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[895]));
    defparam temp_buffer_i0_i895.REGSET = "SET";
    defparam temp_buffer_i0_i895.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i894 (.D(int_FIFO_Q[30]), 
            .SP(n7987), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[894]));
    defparam temp_buffer_i0_i894.REGSET = "SET";
    defparam temp_buffer_i0_i894.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i893 (.D(int_FIFO_Q[29]), 
            .SP(n7987), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[893]));
    defparam temp_buffer_i0_i893.REGSET = "SET";
    defparam temp_buffer_i0_i893.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i892 (.D(int_FIFO_Q[28]), 
            .SP(n7987), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[892]));
    defparam temp_buffer_i0_i892.REGSET = "SET";
    defparam temp_buffer_i0_i892.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i891 (.D(int_FIFO_Q[27]), 
            .SP(n7987), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[891]));
    defparam temp_buffer_i0_i891.REGSET = "SET";
    defparam temp_buffer_i0_i891.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i890 (.D(int_FIFO_Q[26]), 
            .SP(n7987), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[890]));
    defparam temp_buffer_i0_i890.REGSET = "SET";
    defparam temp_buffer_i0_i890.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i889 (.D(int_FIFO_Q[25]), 
            .SP(n7987), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[889]));
    defparam temp_buffer_i0_i889.REGSET = "SET";
    defparam temp_buffer_i0_i889.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i888 (.D(int_FIFO_Q[24]), 
            .SP(n7987), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[888]));
    defparam temp_buffer_i0_i888.REGSET = "SET";
    defparam temp_buffer_i0_i888.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i887 (.D(int_FIFO_Q[23]), 
            .SP(n7987), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[887]));
    defparam temp_buffer_i0_i887.REGSET = "SET";
    defparam temp_buffer_i0_i887.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i886 (.D(int_FIFO_Q[22]), 
            .SP(n7987), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[886]));
    defparam temp_buffer_i0_i886.REGSET = "SET";
    defparam temp_buffer_i0_i886.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i885 (.D(int_FIFO_Q[21]), 
            .SP(n7987), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[885]));
    defparam temp_buffer_i0_i885.REGSET = "SET";
    defparam temp_buffer_i0_i885.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i884 (.D(int_FIFO_Q[20]), 
            .SP(n7987), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[884]));
    defparam temp_buffer_i0_i884.REGSET = "SET";
    defparam temp_buffer_i0_i884.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i883 (.D(int_FIFO_Q[19]), 
            .SP(n7987), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[883]));
    defparam temp_buffer_i0_i883.REGSET = "SET";
    defparam temp_buffer_i0_i883.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i882 (.D(int_FIFO_Q[18]), 
            .SP(n7987), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[882]));
    defparam temp_buffer_i0_i882.REGSET = "SET";
    defparam temp_buffer_i0_i882.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i881 (.D(int_FIFO_Q[17]), 
            .SP(n7987), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[881]));
    defparam temp_buffer_i0_i881.REGSET = "SET";
    defparam temp_buffer_i0_i881.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i880 (.D(int_FIFO_Q[16]), 
            .SP(n7987), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[880]));
    defparam temp_buffer_i0_i880.REGSET = "SET";
    defparam temp_buffer_i0_i880.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i879 (.D(int_FIFO_Q[15]), 
            .SP(n7987), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[879]));
    defparam temp_buffer_i0_i879.REGSET = "SET";
    defparam temp_buffer_i0_i879.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i878 (.D(int_FIFO_Q[14]), 
            .SP(n7987), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[878]));
    defparam temp_buffer_i0_i878.REGSET = "SET";
    defparam temp_buffer_i0_i878.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i877 (.D(int_FIFO_Q[13]), 
            .SP(n7987), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[877]));
    defparam temp_buffer_i0_i877.REGSET = "SET";
    defparam temp_buffer_i0_i877.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i876 (.D(int_FIFO_Q[12]), 
            .SP(n7987), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[876]));
    defparam temp_buffer_i0_i876.REGSET = "SET";
    defparam temp_buffer_i0_i876.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i875 (.D(int_FIFO_Q[11]), 
            .SP(n7987), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[875]));
    defparam temp_buffer_i0_i875.REGSET = "SET";
    defparam temp_buffer_i0_i875.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i874 (.D(int_FIFO_Q[10]), 
            .SP(n7987), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[874]));
    defparam temp_buffer_i0_i874.REGSET = "SET";
    defparam temp_buffer_i0_i874.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i873 (.D(int_FIFO_Q[9]), 
            .SP(n7987), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[873]));
    defparam temp_buffer_i0_i873.REGSET = "SET";
    defparam temp_buffer_i0_i873.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i872 (.D(int_FIFO_Q[8]), 
            .SP(n7987), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[872]));
    defparam temp_buffer_i0_i872.REGSET = "SET";
    defparam temp_buffer_i0_i872.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i871 (.D(int_FIFO_Q[7]), 
            .SP(n7987), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[871]));
    defparam temp_buffer_i0_i871.REGSET = "SET";
    defparam temp_buffer_i0_i871.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i870 (.D(int_FIFO_Q[6]), 
            .SP(n7987), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[870]));
    defparam temp_buffer_i0_i870.REGSET = "SET";
    defparam temp_buffer_i0_i870.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i869 (.D(int_FIFO_Q[5]), 
            .SP(n7987), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[869]));
    defparam temp_buffer_i0_i869.REGSET = "SET";
    defparam temp_buffer_i0_i869.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i868 (.D(int_FIFO_Q[4]), 
            .SP(n7987), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[868]));
    defparam temp_buffer_i0_i868.REGSET = "SET";
    defparam temp_buffer_i0_i868.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i867 (.D(int_FIFO_Q[3]), 
            .SP(n7987), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[867]));
    defparam temp_buffer_i0_i867.REGSET = "SET";
    defparam temp_buffer_i0_i867.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i866 (.D(int_FIFO_Q[2]), 
            .SP(n7987), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[866]));
    defparam temp_buffer_i0_i866.REGSET = "SET";
    defparam temp_buffer_i0_i866.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i865 (.D(int_FIFO_Q[1]), 
            .SP(n7987), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[865]));
    defparam temp_buffer_i0_i865.REGSET = "SET";
    defparam temp_buffer_i0_i865.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i864 (.D(int_FIFO_Q[0]), 
            .SP(n7987), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[864]));
    defparam temp_buffer_i0_i864.REGSET = "SET";
    defparam temp_buffer_i0_i864.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i863 (.D(int_FIFO_Q[31]), 
            .SP(n7923), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[863]));
    defparam temp_buffer_i0_i863.REGSET = "SET";
    defparam temp_buffer_i0_i863.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i862 (.D(int_FIFO_Q[30]), 
            .SP(n7923), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[862]));
    defparam temp_buffer_i0_i862.REGSET = "SET";
    defparam temp_buffer_i0_i862.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i861 (.D(int_FIFO_Q[29]), 
            .SP(n7923), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[861]));
    defparam temp_buffer_i0_i861.REGSET = "SET";
    defparam temp_buffer_i0_i861.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i860 (.D(int_FIFO_Q[28]), 
            .SP(n7923), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[860]));
    defparam temp_buffer_i0_i860.REGSET = "SET";
    defparam temp_buffer_i0_i860.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i859 (.D(int_FIFO_Q[27]), 
            .SP(n7923), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[859]));
    defparam temp_buffer_i0_i859.REGSET = "SET";
    defparam temp_buffer_i0_i859.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i858 (.D(int_FIFO_Q[26]), 
            .SP(n7923), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[858]));
    defparam temp_buffer_i0_i858.REGSET = "SET";
    defparam temp_buffer_i0_i858.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i857 (.D(int_FIFO_Q[25]), 
            .SP(n7923), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(temp_buffer[857]));
    defparam temp_buffer_i0_i857.REGSET = "SET";
    defparam temp_buffer_i0_i857.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i856 (.D(int_FIFO_Q[24]), 
            .SP(n7923), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(temp_buffer[856]));
    defparam temp_buffer_i0_i856.REGSET = "SET";
    defparam temp_buffer_i0_i856.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i855 (.D(int_FIFO_Q[23]), 
            .SP(n7923), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[855]));
    defparam temp_buffer_i0_i855.REGSET = "SET";
    defparam temp_buffer_i0_i855.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i854 (.D(int_FIFO_Q[22]), 
            .SP(n7923), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[854]));
    defparam temp_buffer_i0_i854.REGSET = "SET";
    defparam temp_buffer_i0_i854.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i853 (.D(int_FIFO_Q[21]), 
            .SP(n7923), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[853]));
    defparam temp_buffer_i0_i853.REGSET = "SET";
    defparam temp_buffer_i0_i853.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i852 (.D(int_FIFO_Q[20]), 
            .SP(n7923), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[852]));
    defparam temp_buffer_i0_i852.REGSET = "SET";
    defparam temp_buffer_i0_i852.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i851 (.D(int_FIFO_Q[19]), 
            .SP(n7923), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[851]));
    defparam temp_buffer_i0_i851.REGSET = "SET";
    defparam temp_buffer_i0_i851.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i850 (.D(int_FIFO_Q[18]), 
            .SP(n7923), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[850]));
    defparam temp_buffer_i0_i850.REGSET = "SET";
    defparam temp_buffer_i0_i850.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i849 (.D(int_FIFO_Q[17]), 
            .SP(n7923), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[849]));
    defparam temp_buffer_i0_i849.REGSET = "SET";
    defparam temp_buffer_i0_i849.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i848 (.D(int_FIFO_Q[16]), 
            .SP(n7923), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[848]));
    defparam temp_buffer_i0_i848.REGSET = "SET";
    defparam temp_buffer_i0_i848.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i847 (.D(int_FIFO_Q[15]), 
            .SP(n7923), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[847]));
    defparam temp_buffer_i0_i847.REGSET = "SET";
    defparam temp_buffer_i0_i847.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i846 (.D(int_FIFO_Q[14]), 
            .SP(n7923), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[846]));
    defparam temp_buffer_i0_i846.REGSET = "SET";
    defparam temp_buffer_i0_i846.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i845 (.D(int_FIFO_Q[13]), 
            .SP(n7923), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[845]));
    defparam temp_buffer_i0_i845.REGSET = "SET";
    defparam temp_buffer_i0_i845.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i844 (.D(int_FIFO_Q[12]), 
            .SP(n7923), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[844]));
    defparam temp_buffer_i0_i844.REGSET = "SET";
    defparam temp_buffer_i0_i844.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i843 (.D(int_FIFO_Q[11]), 
            .SP(n7923), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[843]));
    defparam temp_buffer_i0_i843.REGSET = "SET";
    defparam temp_buffer_i0_i843.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i842 (.D(int_FIFO_Q[10]), 
            .SP(n7923), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[842]));
    defparam temp_buffer_i0_i842.REGSET = "SET";
    defparam temp_buffer_i0_i842.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i841 (.D(int_FIFO_Q[9]), 
            .SP(n7923), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[841]));
    defparam temp_buffer_i0_i841.REGSET = "SET";
    defparam temp_buffer_i0_i841.SRMODE = "ASYNC";
    (* lut_function="(A (C)+!A (B+(C)))", lineinfo="@3(256[3],307[11])" *) LUT4 i1_2_lut_3_lut (.A(stm32_state[0]), 
            .B(stm32_state[2]), .C(maxfan_replicated_net_24), .Z(n63));
    defparam i1_2_lut_3_lut.INIT = "0xf4f4";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i840 (.D(int_FIFO_Q[8]), 
            .SP(n7923), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[840]));
    defparam temp_buffer_i0_i840.REGSET = "SET";
    defparam temp_buffer_i0_i840.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i839 (.D(int_FIFO_Q[7]), 
            .SP(n7923), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[839]));
    defparam temp_buffer_i0_i839.REGSET = "SET";
    defparam temp_buffer_i0_i839.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i838 (.D(int_FIFO_Q[6]), 
            .SP(n7923), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[838]));
    defparam temp_buffer_i0_i838.REGSET = "SET";
    defparam temp_buffer_i0_i838.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i837 (.D(int_FIFO_Q[5]), 
            .SP(n7923), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[837]));
    defparam temp_buffer_i0_i837.REGSET = "SET";
    defparam temp_buffer_i0_i837.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i836 (.D(int_FIFO_Q[4]), 
            .SP(n7923), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[836]));
    defparam temp_buffer_i0_i836.REGSET = "SET";
    defparam temp_buffer_i0_i836.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i835 (.D(int_FIFO_Q[3]), 
            .SP(n7923), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[835]));
    defparam temp_buffer_i0_i835.REGSET = "SET";
    defparam temp_buffer_i0_i835.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i834 (.D(int_FIFO_Q[2]), 
            .SP(n7923), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[834]));
    defparam temp_buffer_i0_i834.REGSET = "SET";
    defparam temp_buffer_i0_i834.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i833 (.D(int_FIFO_Q[1]), 
            .SP(n7923), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[833]));
    defparam temp_buffer_i0_i833.REGSET = "SET";
    defparam temp_buffer_i0_i833.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i832 (.D(int_FIFO_Q[0]), 
            .SP(n7923), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[832]));
    defparam temp_buffer_i0_i832.REGSET = "SET";
    defparam temp_buffer_i0_i832.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i831 (.D(int_FIFO_Q[31]), 
            .SP(n7859), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[831]));
    defparam temp_buffer_i0_i831.REGSET = "SET";
    defparam temp_buffer_i0_i831.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i830 (.D(int_FIFO_Q[30]), 
            .SP(n7859), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[830]));
    defparam temp_buffer_i0_i830.REGSET = "SET";
    defparam temp_buffer_i0_i830.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i829 (.D(int_FIFO_Q[29]), 
            .SP(n7859), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[829]));
    defparam temp_buffer_i0_i829.REGSET = "SET";
    defparam temp_buffer_i0_i829.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i828 (.D(int_FIFO_Q[28]), 
            .SP(n7859), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[828]));
    defparam temp_buffer_i0_i828.REGSET = "SET";
    defparam temp_buffer_i0_i828.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i827 (.D(int_FIFO_Q[27]), 
            .SP(n7859), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[827]));
    defparam temp_buffer_i0_i827.REGSET = "SET";
    defparam temp_buffer_i0_i827.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i826 (.D(int_FIFO_Q[26]), 
            .SP(n7859), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[826]));
    defparam temp_buffer_i0_i826.REGSET = "SET";
    defparam temp_buffer_i0_i826.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i825 (.D(int_FIFO_Q[25]), 
            .SP(n7859), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[825]));
    defparam temp_buffer_i0_i825.REGSET = "SET";
    defparam temp_buffer_i0_i825.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i824 (.D(int_FIFO_Q[24]), 
            .SP(n7859), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[824]));
    defparam temp_buffer_i0_i824.REGSET = "SET";
    defparam temp_buffer_i0_i824.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i823 (.D(int_FIFO_Q[23]), 
            .SP(n7859), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[823]));
    defparam temp_buffer_i0_i823.REGSET = "SET";
    defparam temp_buffer_i0_i823.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i822 (.D(int_FIFO_Q[22]), 
            .SP(n7859), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[822]));
    defparam temp_buffer_i0_i822.REGSET = "SET";
    defparam temp_buffer_i0_i822.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i3 (.D(int_FIFO_Q[3]), 
            .SP(n6261), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[3]));
    defparam temp_buffer_i0_i3.REGSET = "SET";
    defparam temp_buffer_i0_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i821 (.D(int_FIFO_Q[21]), 
            .SP(n7859), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[821]));
    defparam temp_buffer_i0_i821.REGSET = "SET";
    defparam temp_buffer_i0_i821.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i820 (.D(int_FIFO_Q[20]), 
            .SP(n7859), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[820]));
    defparam temp_buffer_i0_i820.REGSET = "SET";
    defparam temp_buffer_i0_i820.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i819 (.D(int_FIFO_Q[19]), 
            .SP(n7859), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[819]));
    defparam temp_buffer_i0_i819.REGSET = "SET";
    defparam temp_buffer_i0_i819.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i818 (.D(int_FIFO_Q[18]), 
            .SP(n7859), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[818]));
    defparam temp_buffer_i0_i818.REGSET = "SET";
    defparam temp_buffer_i0_i818.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i817 (.D(int_FIFO_Q[17]), 
            .SP(n7859), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[817]));
    defparam temp_buffer_i0_i817.REGSET = "SET";
    defparam temp_buffer_i0_i817.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i816 (.D(int_FIFO_Q[16]), 
            .SP(n7859), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[816]));
    defparam temp_buffer_i0_i816.REGSET = "SET";
    defparam temp_buffer_i0_i816.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i815 (.D(int_FIFO_Q[15]), 
            .SP(n7859), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[815]));
    defparam temp_buffer_i0_i815.REGSET = "SET";
    defparam temp_buffer_i0_i815.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i814 (.D(int_FIFO_Q[14]), 
            .SP(n7859), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[814]));
    defparam temp_buffer_i0_i814.REGSET = "SET";
    defparam temp_buffer_i0_i814.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i813 (.D(int_FIFO_Q[13]), 
            .SP(n7859), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[813]));
    defparam temp_buffer_i0_i813.REGSET = "SET";
    defparam temp_buffer_i0_i813.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i812 (.D(int_FIFO_Q[12]), 
            .SP(n7859), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[812]));
    defparam temp_buffer_i0_i812.REGSET = "SET";
    defparam temp_buffer_i0_i812.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i811 (.D(int_FIFO_Q[11]), 
            .SP(n7859), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[811]));
    defparam temp_buffer_i0_i811.REGSET = "SET";
    defparam temp_buffer_i0_i811.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i810 (.D(int_FIFO_Q[10]), 
            .SP(n7859), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[810]));
    defparam temp_buffer_i0_i810.REGSET = "SET";
    defparam temp_buffer_i0_i810.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i809 (.D(int_FIFO_Q[9]), 
            .SP(n7859), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[809]));
    defparam temp_buffer_i0_i809.REGSET = "SET";
    defparam temp_buffer_i0_i809.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i808 (.D(int_FIFO_Q[8]), 
            .SP(n7859), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[808]));
    defparam temp_buffer_i0_i808.REGSET = "SET";
    defparam temp_buffer_i0_i808.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i807 (.D(int_FIFO_Q[7]), 
            .SP(n7859), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[807]));
    defparam temp_buffer_i0_i807.REGSET = "SET";
    defparam temp_buffer_i0_i807.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i806 (.D(int_FIFO_Q[6]), 
            .SP(n7859), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[806]));
    defparam temp_buffer_i0_i806.REGSET = "SET";
    defparam temp_buffer_i0_i806.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i805 (.D(int_FIFO_Q[5]), 
            .SP(n7859), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[805]));
    defparam temp_buffer_i0_i805.REGSET = "SET";
    defparam temp_buffer_i0_i805.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i804 (.D(int_FIFO_Q[4]), 
            .SP(n7859), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[804]));
    defparam temp_buffer_i0_i804.REGSET = "SET";
    defparam temp_buffer_i0_i804.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i803 (.D(int_FIFO_Q[3]), 
            .SP(n7859), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[803]));
    defparam temp_buffer_i0_i803.REGSET = "SET";
    defparam temp_buffer_i0_i803.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i802 (.D(int_FIFO_Q[2]), 
            .SP(n7859), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[802]));
    defparam temp_buffer_i0_i802.REGSET = "SET";
    defparam temp_buffer_i0_i802.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i801 (.D(int_FIFO_Q[1]), 
            .SP(n7859), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[801]));
    defparam temp_buffer_i0_i801.REGSET = "SET";
    defparam temp_buffer_i0_i801.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i800 (.D(int_FIFO_Q[0]), 
            .SP(n7859), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[800]));
    defparam temp_buffer_i0_i800.REGSET = "SET";
    defparam temp_buffer_i0_i800.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i799 (.D(int_FIFO_Q[31]), 
            .SP(n7795), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[799]));
    defparam temp_buffer_i0_i799.REGSET = "SET";
    defparam temp_buffer_i0_i799.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i798 (.D(int_FIFO_Q[30]), 
            .SP(n7795), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[798]));
    defparam temp_buffer_i0_i798.REGSET = "SET";
    defparam temp_buffer_i0_i798.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i797 (.D(int_FIFO_Q[29]), 
            .SP(n7795), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[797]));
    defparam temp_buffer_i0_i797.REGSET = "SET";
    defparam temp_buffer_i0_i797.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i796 (.D(int_FIFO_Q[28]), 
            .SP(n7795), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[796]));
    defparam temp_buffer_i0_i796.REGSET = "SET";
    defparam temp_buffer_i0_i796.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i795 (.D(int_FIFO_Q[27]), 
            .SP(n7795), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[795]));
    defparam temp_buffer_i0_i795.REGSET = "SET";
    defparam temp_buffer_i0_i795.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i794 (.D(int_FIFO_Q[26]), 
            .SP(n7795), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[794]));
    defparam temp_buffer_i0_i794.REGSET = "SET";
    defparam temp_buffer_i0_i794.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i793 (.D(int_FIFO_Q[25]), 
            .SP(n7795), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[793]));
    defparam temp_buffer_i0_i793.REGSET = "SET";
    defparam temp_buffer_i0_i793.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i792 (.D(int_FIFO_Q[24]), 
            .SP(n7795), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[792]));
    defparam temp_buffer_i0_i792.REGSET = "SET";
    defparam temp_buffer_i0_i792.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i791 (.D(int_FIFO_Q[23]), 
            .SP(n7795), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[791]));
    defparam temp_buffer_i0_i791.REGSET = "SET";
    defparam temp_buffer_i0_i791.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i790 (.D(int_FIFO_Q[22]), 
            .SP(n7795), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[790]));
    defparam temp_buffer_i0_i790.REGSET = "SET";
    defparam temp_buffer_i0_i790.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i789 (.D(int_FIFO_Q[21]), 
            .SP(n7795), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[789]));
    defparam temp_buffer_i0_i789.REGSET = "SET";
    defparam temp_buffer_i0_i789.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i788 (.D(int_FIFO_Q[20]), 
            .SP(n7795), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[788]));
    defparam temp_buffer_i0_i788.REGSET = "SET";
    defparam temp_buffer_i0_i788.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i787 (.D(int_FIFO_Q[19]), 
            .SP(n7795), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[787]));
    defparam temp_buffer_i0_i787.REGSET = "SET";
    defparam temp_buffer_i0_i787.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i786 (.D(int_FIFO_Q[18]), 
            .SP(n7795), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[786]));
    defparam temp_buffer_i0_i786.REGSET = "SET";
    defparam temp_buffer_i0_i786.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i785 (.D(int_FIFO_Q[17]), 
            .SP(n7795), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[785]));
    defparam temp_buffer_i0_i785.REGSET = "SET";
    defparam temp_buffer_i0_i785.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i784 (.D(int_FIFO_Q[16]), 
            .SP(n7795), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[784]));
    defparam temp_buffer_i0_i784.REGSET = "SET";
    defparam temp_buffer_i0_i784.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i783 (.D(int_FIFO_Q[15]), 
            .SP(n7795), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[783]));
    defparam temp_buffer_i0_i783.REGSET = "SET";
    defparam temp_buffer_i0_i783.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i782 (.D(int_FIFO_Q[14]), 
            .SP(n7795), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[782]));
    defparam temp_buffer_i0_i782.REGSET = "SET";
    defparam temp_buffer_i0_i782.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i781 (.D(int_FIFO_Q[13]), 
            .SP(n7795), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[781]));
    defparam temp_buffer_i0_i781.REGSET = "SET";
    defparam temp_buffer_i0_i781.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i780 (.D(int_FIFO_Q[12]), 
            .SP(n7795), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[780]));
    defparam temp_buffer_i0_i780.REGSET = "SET";
    defparam temp_buffer_i0_i780.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i779 (.D(int_FIFO_Q[11]), 
            .SP(n7795), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[779]));
    defparam temp_buffer_i0_i779.REGSET = "SET";
    defparam temp_buffer_i0_i779.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i778 (.D(int_FIFO_Q[10]), 
            .SP(n7795), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[778]));
    defparam temp_buffer_i0_i778.REGSET = "SET";
    defparam temp_buffer_i0_i778.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i777 (.D(int_FIFO_Q[9]), 
            .SP(n7795), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[777]));
    defparam temp_buffer_i0_i777.REGSET = "SET";
    defparam temp_buffer_i0_i777.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i776 (.D(int_FIFO_Q[8]), 
            .SP(n7795), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[776]));
    defparam temp_buffer_i0_i776.REGSET = "SET";
    defparam temp_buffer_i0_i776.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i775 (.D(int_FIFO_Q[7]), 
            .SP(n7795), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[775]));
    defparam temp_buffer_i0_i775.REGSET = "SET";
    defparam temp_buffer_i0_i775.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i774 (.D(int_FIFO_Q[6]), 
            .SP(n7795), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[774]));
    defparam temp_buffer_i0_i774.REGSET = "SET";
    defparam temp_buffer_i0_i774.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i773 (.D(int_FIFO_Q[5]), 
            .SP(n7795), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[773]));
    defparam temp_buffer_i0_i773.REGSET = "SET";
    defparam temp_buffer_i0_i773.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i772 (.D(int_FIFO_Q[4]), 
            .SP(n7795), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[772]));
    defparam temp_buffer_i0_i772.REGSET = "SET";
    defparam temp_buffer_i0_i772.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i771 (.D(int_FIFO_Q[3]), 
            .SP(n7795), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[771]));
    defparam temp_buffer_i0_i771.REGSET = "SET";
    defparam temp_buffer_i0_i771.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i770 (.D(int_FIFO_Q[2]), 
            .SP(n7795), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[770]));
    defparam temp_buffer_i0_i770.REGSET = "SET";
    defparam temp_buffer_i0_i770.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i769 (.D(int_FIFO_Q[1]), 
            .SP(n7795), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[769]));
    defparam temp_buffer_i0_i769.REGSET = "SET";
    defparam temp_buffer_i0_i769.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i768 (.D(int_FIFO_Q[0]), 
            .SP(n7795), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[768]));
    defparam temp_buffer_i0_i768.REGSET = "SET";
    defparam temp_buffer_i0_i768.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i767 (.D(int_FIFO_Q[31]), 
            .SP(n7731), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[767]));
    defparam temp_buffer_i0_i767.REGSET = "SET";
    defparam temp_buffer_i0_i767.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i766 (.D(int_FIFO_Q[30]), 
            .SP(n7731), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[766]));
    defparam temp_buffer_i0_i766.REGSET = "SET";
    defparam temp_buffer_i0_i766.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i765 (.D(int_FIFO_Q[29]), 
            .SP(n7731), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[765]));
    defparam temp_buffer_i0_i765.REGSET = "SET";
    defparam temp_buffer_i0_i765.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i764 (.D(int_FIFO_Q[28]), 
            .SP(n7731), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[764]));
    defparam temp_buffer_i0_i764.REGSET = "SET";
    defparam temp_buffer_i0_i764.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i763 (.D(int_FIFO_Q[27]), 
            .SP(n7731), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[763]));
    defparam temp_buffer_i0_i763.REGSET = "SET";
    defparam temp_buffer_i0_i763.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i762 (.D(int_FIFO_Q[26]), 
            .SP(n7731), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[762]));
    defparam temp_buffer_i0_i762.REGSET = "SET";
    defparam temp_buffer_i0_i762.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i761 (.D(int_FIFO_Q[25]), 
            .SP(n7731), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[761]));
    defparam temp_buffer_i0_i761.REGSET = "SET";
    defparam temp_buffer_i0_i761.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i760 (.D(int_FIFO_Q[24]), 
            .SP(n7731), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[760]));
    defparam temp_buffer_i0_i760.REGSET = "SET";
    defparam temp_buffer_i0_i760.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i759 (.D(int_FIFO_Q[23]), 
            .SP(n7731), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[759]));
    defparam temp_buffer_i0_i759.REGSET = "SET";
    defparam temp_buffer_i0_i759.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i758 (.D(int_FIFO_Q[22]), 
            .SP(n7731), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[758]));
    defparam temp_buffer_i0_i758.REGSET = "SET";
    defparam temp_buffer_i0_i758.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i757 (.D(int_FIFO_Q[21]), 
            .SP(n7731), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[757]));
    defparam temp_buffer_i0_i757.REGSET = "SET";
    defparam temp_buffer_i0_i757.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i756 (.D(int_FIFO_Q[20]), 
            .SP(n7731), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[756]));
    defparam temp_buffer_i0_i756.REGSET = "SET";
    defparam temp_buffer_i0_i756.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i755 (.D(int_FIFO_Q[19]), 
            .SP(n7731), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[755]));
    defparam temp_buffer_i0_i755.REGSET = "SET";
    defparam temp_buffer_i0_i755.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i754 (.D(int_FIFO_Q[18]), 
            .SP(n7731), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[754]));
    defparam temp_buffer_i0_i754.REGSET = "SET";
    defparam temp_buffer_i0_i754.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i753 (.D(int_FIFO_Q[17]), 
            .SP(n7731), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[753]));
    defparam temp_buffer_i0_i753.REGSET = "SET";
    defparam temp_buffer_i0_i753.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i752 (.D(int_FIFO_Q[16]), 
            .SP(n7731), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[752]));
    defparam temp_buffer_i0_i752.REGSET = "SET";
    defparam temp_buffer_i0_i752.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i751 (.D(int_FIFO_Q[15]), 
            .SP(n7731), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[751]));
    defparam temp_buffer_i0_i751.REGSET = "SET";
    defparam temp_buffer_i0_i751.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i750 (.D(int_FIFO_Q[14]), 
            .SP(n7731), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[750]));
    defparam temp_buffer_i0_i750.REGSET = "SET";
    defparam temp_buffer_i0_i750.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i749 (.D(int_FIFO_Q[13]), 
            .SP(n7731), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[749]));
    defparam temp_buffer_i0_i749.REGSET = "SET";
    defparam temp_buffer_i0_i749.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i748 (.D(int_FIFO_Q[12]), 
            .SP(n7731), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(temp_buffer[748]));
    defparam temp_buffer_i0_i748.REGSET = "SET";
    defparam temp_buffer_i0_i748.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i747 (.D(int_FIFO_Q[11]), 
            .SP(n7731), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[747]));
    defparam temp_buffer_i0_i747.REGSET = "SET";
    defparam temp_buffer_i0_i747.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i746 (.D(int_FIFO_Q[10]), 
            .SP(n7731), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(temp_buffer[746]));
    defparam temp_buffer_i0_i746.REGSET = "SET";
    defparam temp_buffer_i0_i746.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i745 (.D(int_FIFO_Q[9]), 
            .SP(n7731), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(temp_buffer[745]));
    defparam temp_buffer_i0_i745.REGSET = "SET";
    defparam temp_buffer_i0_i745.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i744 (.D(int_FIFO_Q[8]), 
            .SP(n7731), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[744]));
    defparam temp_buffer_i0_i744.REGSET = "SET";
    defparam temp_buffer_i0_i744.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i743 (.D(int_FIFO_Q[7]), 
            .SP(n7731), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[743]));
    defparam temp_buffer_i0_i743.REGSET = "SET";
    defparam temp_buffer_i0_i743.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i742 (.D(int_FIFO_Q[6]), 
            .SP(n7731), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[742]));
    defparam temp_buffer_i0_i742.REGSET = "SET";
    defparam temp_buffer_i0_i742.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i0 (.D(temp_buffer[0]), 
            .SP(n8849), .CK(i_Clk_c), .SR(w_reset), .Q(int_STM32_TX_Byte[0]));
    defparam int_STM32_TX_Byte_i0_i0.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i741 (.D(int_FIFO_Q[5]), 
            .SP(n7731), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[741]));
    defparam temp_buffer_i0_i741.REGSET = "SET";
    defparam temp_buffer_i0_i741.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i740 (.D(int_FIFO_Q[4]), 
            .SP(n7731), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[740]));
    defparam temp_buffer_i0_i740.REGSET = "SET";
    defparam temp_buffer_i0_i740.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i739 (.D(int_FIFO_Q[3]), 
            .SP(n7731), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(temp_buffer[739]));
    defparam temp_buffer_i0_i739.REGSET = "SET";
    defparam temp_buffer_i0_i739.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i738 (.D(int_FIFO_Q[2]), 
            .SP(n7731), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[738]));
    defparam temp_buffer_i0_i738.REGSET = "SET";
    defparam temp_buffer_i0_i738.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i737 (.D(int_FIFO_Q[1]), 
            .SP(n7731), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[737]));
    defparam temp_buffer_i0_i737.REGSET = "SET";
    defparam temp_buffer_i0_i737.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i736 (.D(int_FIFO_Q[0]), 
            .SP(n7731), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[736]));
    defparam temp_buffer_i0_i736.REGSET = "SET";
    defparam temp_buffer_i0_i736.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i735 (.D(int_FIFO_Q[31]), 
            .SP(n7667), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[735]));
    defparam temp_buffer_i0_i735.REGSET = "SET";
    defparam temp_buffer_i0_i735.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i734 (.D(int_FIFO_Q[30]), 
            .SP(n7667), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[734]));
    defparam temp_buffer_i0_i734.REGSET = "SET";
    defparam temp_buffer_i0_i734.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i733 (.D(int_FIFO_Q[29]), 
            .SP(n7667), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[733]));
    defparam temp_buffer_i0_i733.REGSET = "SET";
    defparam temp_buffer_i0_i733.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i732 (.D(int_FIFO_Q[28]), 
            .SP(n7667), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[732]));
    defparam temp_buffer_i0_i732.REGSET = "SET";
    defparam temp_buffer_i0_i732.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i731 (.D(int_FIFO_Q[27]), 
            .SP(n7667), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[731]));
    defparam temp_buffer_i0_i731.REGSET = "SET";
    defparam temp_buffer_i0_i731.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i730 (.D(int_FIFO_Q[26]), 
            .SP(n7667), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[730]));
    defparam temp_buffer_i0_i730.REGSET = "SET";
    defparam temp_buffer_i0_i730.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i729 (.D(int_FIFO_Q[25]), 
            .SP(n7667), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[729]));
    defparam temp_buffer_i0_i729.REGSET = "SET";
    defparam temp_buffer_i0_i729.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i728 (.D(int_FIFO_Q[24]), 
            .SP(n7667), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[728]));
    defparam temp_buffer_i0_i728.REGSET = "SET";
    defparam temp_buffer_i0_i728.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i727 (.D(int_FIFO_Q[23]), 
            .SP(n7667), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[727]));
    defparam temp_buffer_i0_i727.REGSET = "SET";
    defparam temp_buffer_i0_i727.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i726 (.D(int_FIFO_Q[22]), 
            .SP(n7667), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[726]));
    defparam temp_buffer_i0_i726.REGSET = "SET";
    defparam temp_buffer_i0_i726.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i725 (.D(int_FIFO_Q[21]), 
            .SP(n7667), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[725]));
    defparam temp_buffer_i0_i725.REGSET = "SET";
    defparam temp_buffer_i0_i725.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i724 (.D(int_FIFO_Q[20]), 
            .SP(n7667), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[724]));
    defparam temp_buffer_i0_i724.REGSET = "SET";
    defparam temp_buffer_i0_i724.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i723 (.D(int_FIFO_Q[19]), 
            .SP(n7667), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[723]));
    defparam temp_buffer_i0_i723.REGSET = "SET";
    defparam temp_buffer_i0_i723.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i722 (.D(int_FIFO_Q[18]), 
            .SP(n7667), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[722]));
    defparam temp_buffer_i0_i722.REGSET = "SET";
    defparam temp_buffer_i0_i722.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i721 (.D(int_FIFO_Q[17]), 
            .SP(n7667), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[721]));
    defparam temp_buffer_i0_i721.REGSET = "SET";
    defparam temp_buffer_i0_i721.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i720 (.D(int_FIFO_Q[16]), 
            .SP(n7667), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[720]));
    defparam temp_buffer_i0_i720.REGSET = "SET";
    defparam temp_buffer_i0_i720.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i719 (.D(int_FIFO_Q[15]), 
            .SP(n7667), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[719]));
    defparam temp_buffer_i0_i719.REGSET = "SET";
    defparam temp_buffer_i0_i719.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i718 (.D(int_FIFO_Q[14]), 
            .SP(n7667), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[718]));
    defparam temp_buffer_i0_i718.REGSET = "SET";
    defparam temp_buffer_i0_i718.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i717 (.D(int_FIFO_Q[13]), 
            .SP(n7667), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[717]));
    defparam temp_buffer_i0_i717.REGSET = "SET";
    defparam temp_buffer_i0_i717.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i716 (.D(int_FIFO_Q[12]), 
            .SP(n7667), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[716]));
    defparam temp_buffer_i0_i716.REGSET = "SET";
    defparam temp_buffer_i0_i716.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i715 (.D(int_FIFO_Q[11]), 
            .SP(n7667), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[715]));
    defparam temp_buffer_i0_i715.REGSET = "SET";
    defparam temp_buffer_i0_i715.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i714 (.D(int_FIFO_Q[10]), 
            .SP(n7667), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[714]));
    defparam temp_buffer_i0_i714.REGSET = "SET";
    defparam temp_buffer_i0_i714.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i713 (.D(int_FIFO_Q[9]), 
            .SP(n7667), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[713]));
    defparam temp_buffer_i0_i713.REGSET = "SET";
    defparam temp_buffer_i0_i713.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i712 (.D(int_FIFO_Q[8]), 
            .SP(n7667), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[712]));
    defparam temp_buffer_i0_i712.REGSET = "SET";
    defparam temp_buffer_i0_i712.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i711 (.D(int_FIFO_Q[7]), 
            .SP(n7667), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[711]));
    defparam temp_buffer_i0_i711.REGSET = "SET";
    defparam temp_buffer_i0_i711.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i710 (.D(int_FIFO_Q[6]), 
            .SP(n7667), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[710]));
    defparam temp_buffer_i0_i710.REGSET = "SET";
    defparam temp_buffer_i0_i710.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i709 (.D(int_FIFO_Q[5]), 
            .SP(n7667), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[709]));
    defparam temp_buffer_i0_i709.REGSET = "SET";
    defparam temp_buffer_i0_i709.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i2 (.D(int_FIFO_Q[2]), 
            .SP(n6261), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[2]));
    defparam temp_buffer_i0_i2.REGSET = "SET";
    defparam temp_buffer_i0_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i1 (.D(int_FIFO_Q[1]), 
            .SP(n6261), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[1]));
    defparam temp_buffer_i0_i1.REGSET = "SET";
    defparam temp_buffer_i0_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i708 (.D(int_FIFO_Q[4]), 
            .SP(n7667), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[708]));
    defparam temp_buffer_i0_i708.REGSET = "SET";
    defparam temp_buffer_i0_i708.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i707 (.D(int_FIFO_Q[3]), 
            .SP(n7667), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[707]));
    defparam temp_buffer_i0_i707.REGSET = "SET";
    defparam temp_buffer_i0_i707.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i706 (.D(int_FIFO_Q[2]), 
            .SP(n7667), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[706]));
    defparam temp_buffer_i0_i706.REGSET = "SET";
    defparam temp_buffer_i0_i706.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i705 (.D(int_FIFO_Q[1]), 
            .SP(n7667), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[705]));
    defparam temp_buffer_i0_i705.REGSET = "SET";
    defparam temp_buffer_i0_i705.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i704 (.D(int_FIFO_Q[0]), 
            .SP(n7667), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[704]));
    defparam temp_buffer_i0_i704.REGSET = "SET";
    defparam temp_buffer_i0_i704.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i703 (.D(int_FIFO_Q[31]), 
            .SP(n7603), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[703]));
    defparam temp_buffer_i0_i703.REGSET = "SET";
    defparam temp_buffer_i0_i703.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i702 (.D(int_FIFO_Q[30]), 
            .SP(n7603), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[702]));
    defparam temp_buffer_i0_i702.REGSET = "SET";
    defparam temp_buffer_i0_i702.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i701 (.D(int_FIFO_Q[29]), 
            .SP(n7603), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[701]));
    defparam temp_buffer_i0_i701.REGSET = "SET";
    defparam temp_buffer_i0_i701.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i700 (.D(int_FIFO_Q[28]), 
            .SP(n7603), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[700]));
    defparam temp_buffer_i0_i700.REGSET = "SET";
    defparam temp_buffer_i0_i700.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i699 (.D(int_FIFO_Q[27]), 
            .SP(n7603), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[699]));
    defparam temp_buffer_i0_i699.REGSET = "SET";
    defparam temp_buffer_i0_i699.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i698 (.D(int_FIFO_Q[26]), 
            .SP(n7603), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[698]));
    defparam temp_buffer_i0_i698.REGSET = "SET";
    defparam temp_buffer_i0_i698.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i697 (.D(int_FIFO_Q[25]), 
            .SP(n7603), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[697]));
    defparam temp_buffer_i0_i697.REGSET = "SET";
    defparam temp_buffer_i0_i697.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i696 (.D(int_FIFO_Q[24]), 
            .SP(n7603), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[696]));
    defparam temp_buffer_i0_i696.REGSET = "SET";
    defparam temp_buffer_i0_i696.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i695 (.D(int_FIFO_Q[23]), 
            .SP(n7603), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[695]));
    defparam temp_buffer_i0_i695.REGSET = "SET";
    defparam temp_buffer_i0_i695.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i694 (.D(int_FIFO_Q[22]), 
            .SP(n7603), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[694]));
    defparam temp_buffer_i0_i694.REGSET = "SET";
    defparam temp_buffer_i0_i694.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i693 (.D(int_FIFO_Q[21]), 
            .SP(n7603), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[693]));
    defparam temp_buffer_i0_i693.REGSET = "SET";
    defparam temp_buffer_i0_i693.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i692 (.D(int_FIFO_Q[20]), 
            .SP(n7603), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[692]));
    defparam temp_buffer_i0_i692.REGSET = "SET";
    defparam temp_buffer_i0_i692.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i691 (.D(int_FIFO_Q[19]), 
            .SP(n7603), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[691]));
    defparam temp_buffer_i0_i691.REGSET = "SET";
    defparam temp_buffer_i0_i691.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i690 (.D(int_FIFO_Q[18]), 
            .SP(n7603), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[690]));
    defparam temp_buffer_i0_i690.REGSET = "SET";
    defparam temp_buffer_i0_i690.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i689 (.D(int_FIFO_Q[17]), 
            .SP(n7603), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[689]));
    defparam temp_buffer_i0_i689.REGSET = "SET";
    defparam temp_buffer_i0_i689.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i688 (.D(int_FIFO_Q[16]), 
            .SP(n7603), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[688]));
    defparam temp_buffer_i0_i688.REGSET = "SET";
    defparam temp_buffer_i0_i688.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i687 (.D(int_FIFO_Q[15]), 
            .SP(n7603), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[687]));
    defparam temp_buffer_i0_i687.REGSET = "SET";
    defparam temp_buffer_i0_i687.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i686 (.D(int_FIFO_Q[14]), 
            .SP(n7603), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[686]));
    defparam temp_buffer_i0_i686.REGSET = "SET";
    defparam temp_buffer_i0_i686.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i685 (.D(int_FIFO_Q[13]), 
            .SP(n7603), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[685]));
    defparam temp_buffer_i0_i685.REGSET = "SET";
    defparam temp_buffer_i0_i685.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i684 (.D(int_FIFO_Q[12]), 
            .SP(n7603), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[684]));
    defparam temp_buffer_i0_i684.REGSET = "SET";
    defparam temp_buffer_i0_i684.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i683 (.D(int_FIFO_Q[11]), 
            .SP(n7603), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[683]));
    defparam temp_buffer_i0_i683.REGSET = "SET";
    defparam temp_buffer_i0_i683.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i682 (.D(int_FIFO_Q[10]), 
            .SP(n7603), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[682]));
    defparam temp_buffer_i0_i682.REGSET = "SET";
    defparam temp_buffer_i0_i682.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i681 (.D(int_FIFO_Q[9]), 
            .SP(n7603), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[681]));
    defparam temp_buffer_i0_i681.REGSET = "SET";
    defparam temp_buffer_i0_i681.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i680 (.D(int_FIFO_Q[8]), 
            .SP(n7603), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[680]));
    defparam temp_buffer_i0_i680.REGSET = "SET";
    defparam temp_buffer_i0_i680.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i679 (.D(int_FIFO_Q[7]), 
            .SP(n7603), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[679]));
    defparam temp_buffer_i0_i679.REGSET = "SET";
    defparam temp_buffer_i0_i679.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i678 (.D(int_FIFO_Q[6]), 
            .SP(n7603), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[678]));
    defparam temp_buffer_i0_i678.REGSET = "SET";
    defparam temp_buffer_i0_i678.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i677 (.D(int_FIFO_Q[5]), 
            .SP(n7603), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[677]));
    defparam temp_buffer_i0_i677.REGSET = "SET";
    defparam temp_buffer_i0_i677.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i676 (.D(int_FIFO_Q[4]), 
            .SP(n7603), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[676]));
    defparam temp_buffer_i0_i676.REGSET = "SET";
    defparam temp_buffer_i0_i676.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i675 (.D(int_FIFO_Q[3]), 
            .SP(n7603), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[675]));
    defparam temp_buffer_i0_i675.REGSET = "SET";
    defparam temp_buffer_i0_i675.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i674 (.D(int_FIFO_Q[2]), 
            .SP(n7603), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[674]));
    defparam temp_buffer_i0_i674.REGSET = "SET";
    defparam temp_buffer_i0_i674.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i673 (.D(int_FIFO_Q[1]), 
            .SP(n7603), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[673]));
    defparam temp_buffer_i0_i673.REGSET = "SET";
    defparam temp_buffer_i0_i673.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i672 (.D(int_FIFO_Q[0]), 
            .SP(n7603), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[672]));
    defparam temp_buffer_i0_i672.REGSET = "SET";
    defparam temp_buffer_i0_i672.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i671 (.D(int_FIFO_Q[31]), 
            .SP(n7539), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[671]));
    defparam temp_buffer_i0_i671.REGSET = "SET";
    defparam temp_buffer_i0_i671.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i670 (.D(int_FIFO_Q[30]), 
            .SP(n7539), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[670]));
    defparam temp_buffer_i0_i670.REGSET = "SET";
    defparam temp_buffer_i0_i670.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i669 (.D(int_FIFO_Q[29]), 
            .SP(n7539), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[669]));
    defparam temp_buffer_i0_i669.REGSET = "SET";
    defparam temp_buffer_i0_i669.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i668 (.D(int_FIFO_Q[28]), 
            .SP(n7539), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[668]));
    defparam temp_buffer_i0_i668.REGSET = "SET";
    defparam temp_buffer_i0_i668.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i667 (.D(int_FIFO_Q[27]), 
            .SP(n7539), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[667]));
    defparam temp_buffer_i0_i667.REGSET = "SET";
    defparam temp_buffer_i0_i667.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i666 (.D(int_FIFO_Q[26]), 
            .SP(n7539), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[666]));
    defparam temp_buffer_i0_i666.REGSET = "SET";
    defparam temp_buffer_i0_i666.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i665 (.D(int_FIFO_Q[25]), 
            .SP(n7539), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[665]));
    defparam temp_buffer_i0_i665.REGSET = "SET";
    defparam temp_buffer_i0_i665.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i664 (.D(int_FIFO_Q[24]), 
            .SP(n7539), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[664]));
    defparam temp_buffer_i0_i664.REGSET = "SET";
    defparam temp_buffer_i0_i664.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i663 (.D(int_FIFO_Q[23]), 
            .SP(n7539), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[663]));
    defparam temp_buffer_i0_i663.REGSET = "SET";
    defparam temp_buffer_i0_i663.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i662 (.D(int_FIFO_Q[22]), 
            .SP(n7539), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[662]));
    defparam temp_buffer_i0_i662.REGSET = "SET";
    defparam temp_buffer_i0_i662.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i661 (.D(int_FIFO_Q[21]), 
            .SP(n7539), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[661]));
    defparam temp_buffer_i0_i661.REGSET = "SET";
    defparam temp_buffer_i0_i661.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i660 (.D(int_FIFO_Q[20]), 
            .SP(n7539), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[660]));
    defparam temp_buffer_i0_i660.REGSET = "SET";
    defparam temp_buffer_i0_i660.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i659 (.D(int_FIFO_Q[19]), 
            .SP(n7539), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[659]));
    defparam temp_buffer_i0_i659.REGSET = "SET";
    defparam temp_buffer_i0_i659.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i658 (.D(int_FIFO_Q[18]), 
            .SP(n7539), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[658]));
    defparam temp_buffer_i0_i658.REGSET = "SET";
    defparam temp_buffer_i0_i658.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i657 (.D(int_FIFO_Q[17]), 
            .SP(n7539), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[657]));
    defparam temp_buffer_i0_i657.REGSET = "SET";
    defparam temp_buffer_i0_i657.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i656 (.D(int_FIFO_Q[16]), 
            .SP(n7539), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[656]));
    defparam temp_buffer_i0_i656.REGSET = "SET";
    defparam temp_buffer_i0_i656.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i655 (.D(int_FIFO_Q[15]), 
            .SP(n7539), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[655]));
    defparam temp_buffer_i0_i655.REGSET = "SET";
    defparam temp_buffer_i0_i655.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i654 (.D(int_FIFO_Q[14]), 
            .SP(n7539), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[654]));
    defparam temp_buffer_i0_i654.REGSET = "SET";
    defparam temp_buffer_i0_i654.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i653 (.D(int_FIFO_Q[13]), 
            .SP(n7539), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[653]));
    defparam temp_buffer_i0_i653.REGSET = "SET";
    defparam temp_buffer_i0_i653.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i652 (.D(int_FIFO_Q[12]), 
            .SP(n7539), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[652]));
    defparam temp_buffer_i0_i652.REGSET = "SET";
    defparam temp_buffer_i0_i652.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i651 (.D(int_FIFO_Q[11]), 
            .SP(n7539), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[651]));
    defparam temp_buffer_i0_i651.REGSET = "SET";
    defparam temp_buffer_i0_i651.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i650 (.D(int_FIFO_Q[10]), 
            .SP(n7539), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[650]));
    defparam temp_buffer_i0_i650.REGSET = "SET";
    defparam temp_buffer_i0_i650.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i649 (.D(int_FIFO_Q[9]), 
            .SP(n7539), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[649]));
    defparam temp_buffer_i0_i649.REGSET = "SET";
    defparam temp_buffer_i0_i649.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i648 (.D(int_FIFO_Q[8]), 
            .SP(n7539), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(temp_buffer[648]));
    defparam temp_buffer_i0_i648.REGSET = "SET";
    defparam temp_buffer_i0_i648.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i647 (.D(int_FIFO_Q[7]), 
            .SP(n7539), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[647]));
    defparam temp_buffer_i0_i647.REGSET = "SET";
    defparam temp_buffer_i0_i647.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i646 (.D(int_FIFO_Q[6]), 
            .SP(n7539), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(temp_buffer[646]));
    defparam temp_buffer_i0_i646.REGSET = "SET";
    defparam temp_buffer_i0_i646.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i645 (.D(int_FIFO_Q[5]), 
            .SP(n7539), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[645]));
    defparam temp_buffer_i0_i645.REGSET = "SET";
    defparam temp_buffer_i0_i645.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ stm32_state_i0_i0 (.D(n12160), 
            .SP(n6), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), .Q(stm32_state[0]));
    defparam stm32_state_i0_i0.REGSET = "RESET";
    defparam stm32_state_i0_i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i343 (.D(int_FIFO_Q[23]), 
            .SP(n6899), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[343]));
    defparam temp_buffer_i0_i343.REGSET = "SET";
    defparam temp_buffer_i0_i343.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i644 (.D(int_FIFO_Q[4]), 
            .SP(n7539), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[644]));
    defparam temp_buffer_i0_i644.REGSET = "SET";
    defparam temp_buffer_i0_i644.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i643 (.D(int_FIFO_Q[3]), 
            .SP(n7539), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[643]));
    defparam temp_buffer_i0_i643.REGSET = "SET";
    defparam temp_buffer_i0_i643.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i642 (.D(int_FIFO_Q[2]), 
            .SP(n7539), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[642]));
    defparam temp_buffer_i0_i642.REGSET = "SET";
    defparam temp_buffer_i0_i642.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i641 (.D(int_FIFO_Q[1]), 
            .SP(n7539), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[641]));
    defparam temp_buffer_i0_i641.REGSET = "SET";
    defparam temp_buffer_i0_i641.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i640 (.D(int_FIFO_Q[0]), 
            .SP(n7539), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[640]));
    defparam temp_buffer_i0_i640.REGSET = "SET";
    defparam temp_buffer_i0_i640.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i639 (.D(int_FIFO_Q[31]), 
            .SP(n7475), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(temp_buffer[639]));
    defparam temp_buffer_i0_i639.REGSET = "SET";
    defparam temp_buffer_i0_i639.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i638 (.D(int_FIFO_Q[30]), 
            .SP(n7475), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[638]));
    defparam temp_buffer_i0_i638.REGSET = "SET";
    defparam temp_buffer_i0_i638.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i637 (.D(int_FIFO_Q[29]), 
            .SP(n7475), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(temp_buffer[637]));
    defparam temp_buffer_i0_i637.REGSET = "SET";
    defparam temp_buffer_i0_i637.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i636 (.D(int_FIFO_Q[28]), 
            .SP(n7475), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(temp_buffer[636]));
    defparam temp_buffer_i0_i636.REGSET = "SET";
    defparam temp_buffer_i0_i636.SRMODE = "ASYNC";
    (* lut_function="(!((B+(C+!(D)))+!A))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_3550 (.A(n6015), 
            .B(n8_adj_3561), .C(n9_adj_3562), .D(stm32_counter[3]), .Z(n7923));
    defparam i1_2_lut_3_lut_4_lut_adj_3550.INIT = "0x0200";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i635 (.D(int_FIFO_Q[27]), 
            .SP(n7475), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[635]));
    defparam temp_buffer_i0_i635.REGSET = "SET";
    defparam temp_buffer_i0_i635.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i634 (.D(int_FIFO_Q[26]), 
            .SP(n7475), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(temp_buffer[634]));
    defparam temp_buffer_i0_i634.REGSET = "SET";
    defparam temp_buffer_i0_i634.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i344 (.D(int_FIFO_Q[24]), 
            .SP(n6899), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(temp_buffer[344]));
    defparam temp_buffer_i0_i344.REGSET = "SET";
    defparam temp_buffer_i0_i344.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i633 (.D(int_FIFO_Q[25]), 
            .SP(n7475), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[633]));
    defparam temp_buffer_i0_i633.REGSET = "SET";
    defparam temp_buffer_i0_i633.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i632 (.D(int_FIFO_Q[24]), 
            .SP(n7475), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[632]));
    defparam temp_buffer_i0_i632.REGSET = "SET";
    defparam temp_buffer_i0_i632.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i631 (.D(int_FIFO_Q[23]), 
            .SP(n7475), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[631]));
    defparam temp_buffer_i0_i631.REGSET = "SET";
    defparam temp_buffer_i0_i631.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i630 (.D(int_FIFO_Q[22]), 
            .SP(n7475), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[630]));
    defparam temp_buffer_i0_i630.REGSET = "SET";
    defparam temp_buffer_i0_i630.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i629 (.D(int_FIFO_Q[21]), 
            .SP(n7475), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[629]));
    defparam temp_buffer_i0_i629.REGSET = "SET";
    defparam temp_buffer_i0_i629.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i628 (.D(int_FIFO_Q[20]), 
            .SP(n7475), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[628]));
    defparam temp_buffer_i0_i628.REGSET = "SET";
    defparam temp_buffer_i0_i628.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i627 (.D(int_FIFO_Q[19]), 
            .SP(n7475), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(temp_buffer[627]));
    defparam temp_buffer_i0_i627.REGSET = "SET";
    defparam temp_buffer_i0_i627.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i626 (.D(int_FIFO_Q[18]), 
            .SP(n7475), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(temp_buffer[626]));
    defparam temp_buffer_i0_i626.REGSET = "SET";
    defparam temp_buffer_i0_i626.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i625 (.D(int_FIFO_Q[17]), 
            .SP(n7475), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(temp_buffer[625]));
    defparam temp_buffer_i0_i625.REGSET = "SET";
    defparam temp_buffer_i0_i625.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i624 (.D(int_FIFO_Q[16]), 
            .SP(n7475), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[624]));
    defparam temp_buffer_i0_i624.REGSET = "SET";
    defparam temp_buffer_i0_i624.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i623 (.D(int_FIFO_Q[15]), 
            .SP(n7475), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[623]));
    defparam temp_buffer_i0_i623.REGSET = "SET";
    defparam temp_buffer_i0_i623.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i622 (.D(int_FIFO_Q[14]), 
            .SP(n7475), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(temp_buffer[622]));
    defparam temp_buffer_i0_i622.REGSET = "SET";
    defparam temp_buffer_i0_i622.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i621 (.D(int_FIFO_Q[13]), 
            .SP(n7475), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[621]));
    defparam temp_buffer_i0_i621.REGSET = "SET";
    defparam temp_buffer_i0_i621.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i620 (.D(int_FIFO_Q[12]), 
            .SP(n7475), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[620]));
    defparam temp_buffer_i0_i620.REGSET = "SET";
    defparam temp_buffer_i0_i620.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i619 (.D(int_FIFO_Q[11]), 
            .SP(n7475), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[619]));
    defparam temp_buffer_i0_i619.REGSET = "SET";
    defparam temp_buffer_i0_i619.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i618 (.D(int_FIFO_Q[10]), 
            .SP(n7475), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[618]));
    defparam temp_buffer_i0_i618.REGSET = "SET";
    defparam temp_buffer_i0_i618.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i617 (.D(int_FIFO_Q[9]), 
            .SP(n7475), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[617]));
    defparam temp_buffer_i0_i617.REGSET = "SET";
    defparam temp_buffer_i0_i617.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i616 (.D(int_FIFO_Q[8]), 
            .SP(n7475), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[616]));
    defparam temp_buffer_i0_i616.REGSET = "SET";
    defparam temp_buffer_i0_i616.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i615 (.D(int_FIFO_Q[7]), 
            .SP(n7475), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[615]));
    defparam temp_buffer_i0_i615.REGSET = "SET";
    defparam temp_buffer_i0_i615.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i614 (.D(int_FIFO_Q[6]), 
            .SP(n7475), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[614]));
    defparam temp_buffer_i0_i614.REGSET = "SET";
    defparam temp_buffer_i0_i614.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i613 (.D(int_FIFO_Q[5]), 
            .SP(n7475), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[613]));
    defparam temp_buffer_i0_i613.REGSET = "SET";
    defparam temp_buffer_i0_i613.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i612 (.D(int_FIFO_Q[4]), 
            .SP(n7475), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[612]));
    defparam temp_buffer_i0_i612.REGSET = "SET";
    defparam temp_buffer_i0_i612.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i611 (.D(int_FIFO_Q[3]), 
            .SP(n7475), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[611]));
    defparam temp_buffer_i0_i611.REGSET = "SET";
    defparam temp_buffer_i0_i611.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i610 (.D(int_FIFO_Q[2]), 
            .SP(n7475), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[610]));
    defparam temp_buffer_i0_i610.REGSET = "SET";
    defparam temp_buffer_i0_i610.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i609 (.D(int_FIFO_Q[1]), 
            .SP(n7475), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[609]));
    defparam temp_buffer_i0_i609.REGSET = "SET";
    defparam temp_buffer_i0_i609.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i608 (.D(int_FIFO_Q[0]), 
            .SP(n7475), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[608]));
    defparam temp_buffer_i0_i608.REGSET = "SET";
    defparam temp_buffer_i0_i608.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i607 (.D(int_FIFO_Q[31]), 
            .SP(n7411), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[607]));
    defparam temp_buffer_i0_i607.REGSET = "SET";
    defparam temp_buffer_i0_i607.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i606 (.D(int_FIFO_Q[30]), 
            .SP(n7411), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[606]));
    defparam temp_buffer_i0_i606.REGSET = "SET";
    defparam temp_buffer_i0_i606.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i605 (.D(int_FIFO_Q[29]), 
            .SP(n7411), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[605]));
    defparam temp_buffer_i0_i605.REGSET = "SET";
    defparam temp_buffer_i0_i605.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i604 (.D(int_FIFO_Q[28]), 
            .SP(n7411), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[604]));
    defparam temp_buffer_i0_i604.REGSET = "SET";
    defparam temp_buffer_i0_i604.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i603 (.D(int_FIFO_Q[27]), 
            .SP(n7411), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[603]));
    defparam temp_buffer_i0_i603.REGSET = "SET";
    defparam temp_buffer_i0_i603.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i602 (.D(int_FIFO_Q[26]), 
            .SP(n7411), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[602]));
    defparam temp_buffer_i0_i602.REGSET = "SET";
    defparam temp_buffer_i0_i602.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i601 (.D(int_FIFO_Q[25]), 
            .SP(n7411), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[601]));
    defparam temp_buffer_i0_i601.REGSET = "SET";
    defparam temp_buffer_i0_i601.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i600 (.D(int_FIFO_Q[24]), 
            .SP(n7411), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[600]));
    defparam temp_buffer_i0_i600.REGSET = "SET";
    defparam temp_buffer_i0_i600.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i599 (.D(int_FIFO_Q[23]), 
            .SP(n7411), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[599]));
    defparam temp_buffer_i0_i599.REGSET = "SET";
    defparam temp_buffer_i0_i599.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i598 (.D(int_FIFO_Q[22]), 
            .SP(n7411), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[598]));
    defparam temp_buffer_i0_i598.REGSET = "SET";
    defparam temp_buffer_i0_i598.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i597 (.D(int_FIFO_Q[21]), 
            .SP(n7411), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[597]));
    defparam temp_buffer_i0_i597.REGSET = "SET";
    defparam temp_buffer_i0_i597.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i596 (.D(int_FIFO_Q[20]), 
            .SP(n7411), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[596]));
    defparam temp_buffer_i0_i596.REGSET = "SET";
    defparam temp_buffer_i0_i596.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i595 (.D(int_FIFO_Q[19]), 
            .SP(n7411), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[595]));
    defparam temp_buffer_i0_i595.REGSET = "SET";
    defparam temp_buffer_i0_i595.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i594 (.D(int_FIFO_Q[18]), 
            .SP(n7411), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[594]));
    defparam temp_buffer_i0_i594.REGSET = "SET";
    defparam temp_buffer_i0_i594.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i593 (.D(int_FIFO_Q[17]), 
            .SP(n7411), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[593]));
    defparam temp_buffer_i0_i593.REGSET = "SET";
    defparam temp_buffer_i0_i593.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i592 (.D(int_FIFO_Q[16]), 
            .SP(n7411), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[592]));
    defparam temp_buffer_i0_i592.REGSET = "SET";
    defparam temp_buffer_i0_i592.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i591 (.D(int_FIFO_Q[15]), 
            .SP(n7411), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[591]));
    defparam temp_buffer_i0_i591.REGSET = "SET";
    defparam temp_buffer_i0_i591.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i590 (.D(int_FIFO_Q[14]), 
            .SP(n7411), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[590]));
    defparam temp_buffer_i0_i590.REGSET = "SET";
    defparam temp_buffer_i0_i590.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i589 (.D(int_FIFO_Q[13]), 
            .SP(n7411), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[589]));
    defparam temp_buffer_i0_i589.REGSET = "SET";
    defparam temp_buffer_i0_i589.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i588 (.D(int_FIFO_Q[12]), 
            .SP(n7411), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[588]));
    defparam temp_buffer_i0_i588.REGSET = "SET";
    defparam temp_buffer_i0_i588.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i587 (.D(int_FIFO_Q[11]), 
            .SP(n7411), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[587]));
    defparam temp_buffer_i0_i587.REGSET = "SET";
    defparam temp_buffer_i0_i587.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i586 (.D(int_FIFO_Q[10]), 
            .SP(n7411), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[586]));
    defparam temp_buffer_i0_i586.REGSET = "SET";
    defparam temp_buffer_i0_i586.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i585 (.D(int_FIFO_Q[9]), 
            .SP(n7411), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[585]));
    defparam temp_buffer_i0_i585.REGSET = "SET";
    defparam temp_buffer_i0_i585.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i584 (.D(int_FIFO_Q[8]), 
            .SP(n7411), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[584]));
    defparam temp_buffer_i0_i584.REGSET = "SET";
    defparam temp_buffer_i0_i584.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i583 (.D(int_FIFO_Q[7]), 
            .SP(n7411), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[583]));
    defparam temp_buffer_i0_i583.REGSET = "SET";
    defparam temp_buffer_i0_i583.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i582 (.D(int_FIFO_Q[6]), 
            .SP(n7411), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[582]));
    defparam temp_buffer_i0_i582.REGSET = "SET";
    defparam temp_buffer_i0_i582.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i581 (.D(int_FIFO_Q[5]), 
            .SP(n7411), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[581]));
    defparam temp_buffer_i0_i581.REGSET = "SET";
    defparam temp_buffer_i0_i581.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i580 (.D(int_FIFO_Q[4]), 
            .SP(n7411), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[580]));
    defparam temp_buffer_i0_i580.REGSET = "SET";
    defparam temp_buffer_i0_i580.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i579 (.D(int_FIFO_Q[3]), 
            .SP(n7411), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[579]));
    defparam temp_buffer_i0_i579.REGSET = "SET";
    defparam temp_buffer_i0_i579.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i578 (.D(int_FIFO_Q[2]), 
            .SP(n7411), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[578]));
    defparam temp_buffer_i0_i578.REGSET = "SET";
    defparam temp_buffer_i0_i578.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i577 (.D(int_FIFO_Q[1]), 
            .SP(n7411), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[577]));
    defparam temp_buffer_i0_i577.REGSET = "SET";
    defparam temp_buffer_i0_i577.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i576 (.D(int_FIFO_Q[0]), 
            .SP(n7411), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[576]));
    defparam temp_buffer_i0_i576.REGSET = "SET";
    defparam temp_buffer_i0_i576.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i575 (.D(int_FIFO_Q[31]), 
            .SP(n7347), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[575]));
    defparam temp_buffer_i0_i575.REGSET = "SET";
    defparam temp_buffer_i0_i575.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i574 (.D(int_FIFO_Q[30]), 
            .SP(n7347), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[574]));
    defparam temp_buffer_i0_i574.REGSET = "SET";
    defparam temp_buffer_i0_i574.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i573 (.D(int_FIFO_Q[29]), 
            .SP(n7347), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[573]));
    defparam temp_buffer_i0_i573.REGSET = "SET";
    defparam temp_buffer_i0_i573.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i572 (.D(int_FIFO_Q[28]), 
            .SP(n7347), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[572]));
    defparam temp_buffer_i0_i572.REGSET = "SET";
    defparam temp_buffer_i0_i572.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i571 (.D(int_FIFO_Q[27]), 
            .SP(n7347), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[571]));
    defparam temp_buffer_i0_i571.REGSET = "SET";
    defparam temp_buffer_i0_i571.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i570 (.D(int_FIFO_Q[26]), 
            .SP(n7347), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[570]));
    defparam temp_buffer_i0_i570.REGSET = "SET";
    defparam temp_buffer_i0_i570.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i569 (.D(int_FIFO_Q[25]), 
            .SP(n7347), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[569]));
    defparam temp_buffer_i0_i569.REGSET = "SET";
    defparam temp_buffer_i0_i569.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i568 (.D(int_FIFO_Q[24]), 
            .SP(n7347), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[568]));
    defparam temp_buffer_i0_i568.REGSET = "SET";
    defparam temp_buffer_i0_i568.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i567 (.D(int_FIFO_Q[23]), 
            .SP(n7347), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[567]));
    defparam temp_buffer_i0_i567.REGSET = "SET";
    defparam temp_buffer_i0_i567.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i566 (.D(int_FIFO_Q[22]), 
            .SP(n7347), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[566]));
    defparam temp_buffer_i0_i566.REGSET = "SET";
    defparam temp_buffer_i0_i566.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i565 (.D(int_FIFO_Q[21]), 
            .SP(n7347), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[565]));
    defparam temp_buffer_i0_i565.REGSET = "SET";
    defparam temp_buffer_i0_i565.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i564 (.D(int_FIFO_Q[20]), 
            .SP(n7347), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[564]));
    defparam temp_buffer_i0_i564.REGSET = "SET";
    defparam temp_buffer_i0_i564.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i563 (.D(int_FIFO_Q[19]), 
            .SP(n7347), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[563]));
    defparam temp_buffer_i0_i563.REGSET = "SET";
    defparam temp_buffer_i0_i563.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i562 (.D(int_FIFO_Q[18]), 
            .SP(n7347), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[562]));
    defparam temp_buffer_i0_i562.REGSET = "SET";
    defparam temp_buffer_i0_i562.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i561 (.D(int_FIFO_Q[17]), 
            .SP(n7347), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[561]));
    defparam temp_buffer_i0_i561.REGSET = "SET";
    defparam temp_buffer_i0_i561.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i560 (.D(int_FIFO_Q[16]), 
            .SP(n7347), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[560]));
    defparam temp_buffer_i0_i560.REGSET = "SET";
    defparam temp_buffer_i0_i560.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i559 (.D(int_FIFO_Q[15]), 
            .SP(n7347), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[559]));
    defparam temp_buffer_i0_i559.REGSET = "SET";
    defparam temp_buffer_i0_i559.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i558 (.D(int_FIFO_Q[14]), 
            .SP(n7347), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[558]));
    defparam temp_buffer_i0_i558.REGSET = "SET";
    defparam temp_buffer_i0_i558.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i557 (.D(int_FIFO_Q[13]), 
            .SP(n7347), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[557]));
    defparam temp_buffer_i0_i557.REGSET = "SET";
    defparam temp_buffer_i0_i557.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i556 (.D(int_FIFO_Q[12]), 
            .SP(n7347), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[556]));
    defparam temp_buffer_i0_i556.REGSET = "SET";
    defparam temp_buffer_i0_i556.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i555 (.D(int_FIFO_Q[11]), 
            .SP(n7347), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[555]));
    defparam temp_buffer_i0_i555.REGSET = "SET";
    defparam temp_buffer_i0_i555.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i554 (.D(int_FIFO_Q[10]), 
            .SP(n7347), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[554]));
    defparam temp_buffer_i0_i554.REGSET = "SET";
    defparam temp_buffer_i0_i554.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i553 (.D(int_FIFO_Q[9]), 
            .SP(n7347), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[553]));
    defparam temp_buffer_i0_i553.REGSET = "SET";
    defparam temp_buffer_i0_i553.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i552 (.D(int_FIFO_Q[8]), 
            .SP(n7347), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[552]));
    defparam temp_buffer_i0_i552.REGSET = "SET";
    defparam temp_buffer_i0_i552.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i551 (.D(int_FIFO_Q[7]), 
            .SP(n7347), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[551]));
    defparam temp_buffer_i0_i551.REGSET = "SET";
    defparam temp_buffer_i0_i551.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i550 (.D(int_FIFO_Q[6]), 
            .SP(n7347), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[550]));
    defparam temp_buffer_i0_i550.REGSET = "SET";
    defparam temp_buffer_i0_i550.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i549 (.D(int_FIFO_Q[5]), 
            .SP(n7347), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[549]));
    defparam temp_buffer_i0_i549.REGSET = "SET";
    defparam temp_buffer_i0_i549.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i548 (.D(int_FIFO_Q[4]), 
            .SP(n7347), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[548]));
    defparam temp_buffer_i0_i548.REGSET = "SET";
    defparam temp_buffer_i0_i548.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i547 (.D(int_FIFO_Q[3]), 
            .SP(n7347), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[547]));
    defparam temp_buffer_i0_i547.REGSET = "SET";
    defparam temp_buffer_i0_i547.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i546 (.D(int_FIFO_Q[2]), 
            .SP(n7347), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[546]));
    defparam temp_buffer_i0_i546.REGSET = "SET";
    defparam temp_buffer_i0_i546.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i545 (.D(int_FIFO_Q[1]), 
            .SP(n7347), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[545]));
    defparam temp_buffer_i0_i545.REGSET = "SET";
    defparam temp_buffer_i0_i545.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i544 (.D(int_FIFO_Q[0]), 
            .SP(n7347), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[544]));
    defparam temp_buffer_i0_i544.REGSET = "SET";
    defparam temp_buffer_i0_i544.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i543 (.D(int_FIFO_Q[31]), 
            .SP(n7283), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[543]));
    defparam temp_buffer_i0_i543.REGSET = "SET";
    defparam temp_buffer_i0_i543.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i542 (.D(int_FIFO_Q[30]), 
            .SP(n7283), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[542]));
    defparam temp_buffer_i0_i542.REGSET = "SET";
    defparam temp_buffer_i0_i542.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i541 (.D(int_FIFO_Q[29]), 
            .SP(n7283), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[541]));
    defparam temp_buffer_i0_i541.REGSET = "SET";
    defparam temp_buffer_i0_i541.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i540 (.D(int_FIFO_Q[28]), 
            .SP(n7283), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[540]));
    defparam temp_buffer_i0_i540.REGSET = "SET";
    defparam temp_buffer_i0_i540.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i539 (.D(int_FIFO_Q[27]), 
            .SP(n7283), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[539]));
    defparam temp_buffer_i0_i539.REGSET = "SET";
    defparam temp_buffer_i0_i539.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i538 (.D(int_FIFO_Q[26]), 
            .SP(n7283), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[538]));
    defparam temp_buffer_i0_i538.REGSET = "SET";
    defparam temp_buffer_i0_i538.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i537 (.D(int_FIFO_Q[25]), 
            .SP(n7283), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[537]));
    defparam temp_buffer_i0_i537.REGSET = "SET";
    defparam temp_buffer_i0_i537.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i536 (.D(int_FIFO_Q[24]), 
            .SP(n7283), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[536]));
    defparam temp_buffer_i0_i536.REGSET = "SET";
    defparam temp_buffer_i0_i536.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i535 (.D(int_FIFO_Q[23]), 
            .SP(n7283), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[535]));
    defparam temp_buffer_i0_i535.REGSET = "SET";
    defparam temp_buffer_i0_i535.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i534 (.D(int_FIFO_Q[22]), 
            .SP(n7283), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[534]));
    defparam temp_buffer_i0_i534.REGSET = "SET";
    defparam temp_buffer_i0_i534.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i533 (.D(int_FIFO_Q[21]), 
            .SP(n7283), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[533]));
    defparam temp_buffer_i0_i533.REGSET = "SET";
    defparam temp_buffer_i0_i533.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i532 (.D(int_FIFO_Q[20]), 
            .SP(n7283), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[532]));
    defparam temp_buffer_i0_i532.REGSET = "SET";
    defparam temp_buffer_i0_i532.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i531 (.D(int_FIFO_Q[19]), 
            .SP(n7283), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[531]));
    defparam temp_buffer_i0_i531.REGSET = "SET";
    defparam temp_buffer_i0_i531.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i530 (.D(int_FIFO_Q[18]), 
            .SP(n7283), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[530]));
    defparam temp_buffer_i0_i530.REGSET = "SET";
    defparam temp_buffer_i0_i530.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i529 (.D(int_FIFO_Q[17]), 
            .SP(n7283), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[529]));
    defparam temp_buffer_i0_i529.REGSET = "SET";
    defparam temp_buffer_i0_i529.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i528 (.D(int_FIFO_Q[16]), 
            .SP(n7283), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[528]));
    defparam temp_buffer_i0_i528.REGSET = "SET";
    defparam temp_buffer_i0_i528.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i527 (.D(int_FIFO_Q[15]), 
            .SP(n7283), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[527]));
    defparam temp_buffer_i0_i527.REGSET = "SET";
    defparam temp_buffer_i0_i527.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i526 (.D(int_FIFO_Q[14]), 
            .SP(n7283), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[526]));
    defparam temp_buffer_i0_i526.REGSET = "SET";
    defparam temp_buffer_i0_i526.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i525 (.D(int_FIFO_Q[13]), 
            .SP(n7283), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[525]));
    defparam temp_buffer_i0_i525.REGSET = "SET";
    defparam temp_buffer_i0_i525.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i524 (.D(int_FIFO_Q[12]), 
            .SP(n7283), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[524]));
    defparam temp_buffer_i0_i524.REGSET = "SET";
    defparam temp_buffer_i0_i524.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i523 (.D(int_FIFO_Q[11]), 
            .SP(n7283), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[523]));
    defparam temp_buffer_i0_i523.REGSET = "SET";
    defparam temp_buffer_i0_i523.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i522 (.D(int_FIFO_Q[10]), 
            .SP(n7283), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[522]));
    defparam temp_buffer_i0_i522.REGSET = "SET";
    defparam temp_buffer_i0_i522.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i521 (.D(int_FIFO_Q[9]), 
            .SP(n7283), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[521]));
    defparam temp_buffer_i0_i521.REGSET = "SET";
    defparam temp_buffer_i0_i521.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i520 (.D(int_FIFO_Q[8]), 
            .SP(n7283), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[520]));
    defparam temp_buffer_i0_i520.REGSET = "SET";
    defparam temp_buffer_i0_i520.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i519 (.D(int_FIFO_Q[7]), 
            .SP(n7283), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[519]));
    defparam temp_buffer_i0_i519.REGSET = "SET";
    defparam temp_buffer_i0_i519.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i518 (.D(int_FIFO_Q[6]), 
            .SP(n7283), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[518]));
    defparam temp_buffer_i0_i518.REGSET = "SET";
    defparam temp_buffer_i0_i518.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i517 (.D(int_FIFO_Q[5]), 
            .SP(n7283), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[517]));
    defparam temp_buffer_i0_i517.REGSET = "SET";
    defparam temp_buffer_i0_i517.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i516 (.D(int_FIFO_Q[4]), 
            .SP(n7283), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[516]));
    defparam temp_buffer_i0_i516.REGSET = "SET";
    defparam temp_buffer_i0_i516.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i515 (.D(int_FIFO_Q[3]), 
            .SP(n7283), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[515]));
    defparam temp_buffer_i0_i515.REGSET = "SET";
    defparam temp_buffer_i0_i515.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i514 (.D(int_FIFO_Q[2]), 
            .SP(n7283), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[514]));
    defparam temp_buffer_i0_i514.REGSET = "SET";
    defparam temp_buffer_i0_i514.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i513 (.D(int_FIFO_Q[1]), 
            .SP(n7283), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[513]));
    defparam temp_buffer_i0_i513.REGSET = "SET";
    defparam temp_buffer_i0_i513.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i512 (.D(int_FIFO_Q[0]), 
            .SP(n7283), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[512]));
    defparam temp_buffer_i0_i512.REGSET = "SET";
    defparam temp_buffer_i0_i512.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i511 (.D(int_FIFO_Q[31]), 
            .SP(n7219), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[511]));
    defparam temp_buffer_i0_i511.REGSET = "SET";
    defparam temp_buffer_i0_i511.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i510 (.D(int_FIFO_Q[30]), 
            .SP(n7219), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[510]));
    defparam temp_buffer_i0_i510.REGSET = "SET";
    defparam temp_buffer_i0_i510.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i509 (.D(int_FIFO_Q[29]), 
            .SP(n7219), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[509]));
    defparam temp_buffer_i0_i509.REGSET = "SET";
    defparam temp_buffer_i0_i509.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i508 (.D(int_FIFO_Q[28]), 
            .SP(n7219), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[508]));
    defparam temp_buffer_i0_i508.REGSET = "SET";
    defparam temp_buffer_i0_i508.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i507 (.D(int_FIFO_Q[27]), 
            .SP(n7219), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[507]));
    defparam temp_buffer_i0_i507.REGSET = "SET";
    defparam temp_buffer_i0_i507.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i506 (.D(int_FIFO_Q[26]), 
            .SP(n7219), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[506]));
    defparam temp_buffer_i0_i506.REGSET = "SET";
    defparam temp_buffer_i0_i506.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i505 (.D(int_FIFO_Q[25]), 
            .SP(n7219), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[505]));
    defparam temp_buffer_i0_i505.REGSET = "SET";
    defparam temp_buffer_i0_i505.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i504 (.D(int_FIFO_Q[24]), 
            .SP(n7219), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[504]));
    defparam temp_buffer_i0_i504.REGSET = "SET";
    defparam temp_buffer_i0_i504.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i503 (.D(int_FIFO_Q[23]), 
            .SP(n7219), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[503]));
    defparam temp_buffer_i0_i503.REGSET = "SET";
    defparam temp_buffer_i0_i503.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i502 (.D(int_FIFO_Q[22]), 
            .SP(n7219), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[502]));
    defparam temp_buffer_i0_i502.REGSET = "SET";
    defparam temp_buffer_i0_i502.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i501 (.D(int_FIFO_Q[21]), 
            .SP(n7219), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[501]));
    defparam temp_buffer_i0_i501.REGSET = "SET";
    defparam temp_buffer_i0_i501.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i500 (.D(int_FIFO_Q[20]), 
            .SP(n7219), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[500]));
    defparam temp_buffer_i0_i500.REGSET = "SET";
    defparam temp_buffer_i0_i500.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i499 (.D(int_FIFO_Q[19]), 
            .SP(n7219), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[499]));
    defparam temp_buffer_i0_i499.REGSET = "SET";
    defparam temp_buffer_i0_i499.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i498 (.D(int_FIFO_Q[18]), 
            .SP(n7219), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[498]));
    defparam temp_buffer_i0_i498.REGSET = "SET";
    defparam temp_buffer_i0_i498.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i497 (.D(int_FIFO_Q[17]), 
            .SP(n7219), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[497]));
    defparam temp_buffer_i0_i497.REGSET = "SET";
    defparam temp_buffer_i0_i497.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i496 (.D(int_FIFO_Q[16]), 
            .SP(n7219), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[496]));
    defparam temp_buffer_i0_i496.REGSET = "SET";
    defparam temp_buffer_i0_i496.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i495 (.D(int_FIFO_Q[15]), 
            .SP(n7219), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[495]));
    defparam temp_buffer_i0_i495.REGSET = "SET";
    defparam temp_buffer_i0_i495.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i494 (.D(int_FIFO_Q[14]), 
            .SP(n7219), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[494]));
    defparam temp_buffer_i0_i494.REGSET = "SET";
    defparam temp_buffer_i0_i494.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i493 (.D(int_FIFO_Q[13]), 
            .SP(n7219), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[493]));
    defparam temp_buffer_i0_i493.REGSET = "SET";
    defparam temp_buffer_i0_i493.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i492 (.D(int_FIFO_Q[12]), 
            .SP(n7219), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[492]));
    defparam temp_buffer_i0_i492.REGSET = "SET";
    defparam temp_buffer_i0_i492.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i491 (.D(int_FIFO_Q[11]), 
            .SP(n7219), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[491]));
    defparam temp_buffer_i0_i491.REGSET = "SET";
    defparam temp_buffer_i0_i491.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i490 (.D(int_FIFO_Q[10]), 
            .SP(n7219), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[490]));
    defparam temp_buffer_i0_i490.REGSET = "SET";
    defparam temp_buffer_i0_i490.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i489 (.D(int_FIFO_Q[9]), 
            .SP(n7219), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[489]));
    defparam temp_buffer_i0_i489.REGSET = "SET";
    defparam temp_buffer_i0_i489.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i488 (.D(int_FIFO_Q[8]), 
            .SP(n7219), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[488]));
    defparam temp_buffer_i0_i488.REGSET = "SET";
    defparam temp_buffer_i0_i488.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i487 (.D(int_FIFO_Q[7]), 
            .SP(n7219), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[487]));
    defparam temp_buffer_i0_i487.REGSET = "SET";
    defparam temp_buffer_i0_i487.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i486 (.D(int_FIFO_Q[6]), 
            .SP(n7219), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[486]));
    defparam temp_buffer_i0_i486.REGSET = "SET";
    defparam temp_buffer_i0_i486.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i485 (.D(int_FIFO_Q[5]), 
            .SP(n7219), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[485]));
    defparam temp_buffer_i0_i485.REGSET = "SET";
    defparam temp_buffer_i0_i485.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i484 (.D(int_FIFO_Q[4]), 
            .SP(n7219), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[484]));
    defparam temp_buffer_i0_i484.REGSET = "SET";
    defparam temp_buffer_i0_i484.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i483 (.D(int_FIFO_Q[3]), 
            .SP(n7219), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[483]));
    defparam temp_buffer_i0_i483.REGSET = "SET";
    defparam temp_buffer_i0_i483.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i482 (.D(int_FIFO_Q[2]), 
            .SP(n7219), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[482]));
    defparam temp_buffer_i0_i482.REGSET = "SET";
    defparam temp_buffer_i0_i482.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i481 (.D(int_FIFO_Q[1]), 
            .SP(n7219), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[481]));
    defparam temp_buffer_i0_i481.REGSET = "SET";
    defparam temp_buffer_i0_i481.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i480 (.D(int_FIFO_Q[0]), 
            .SP(n7219), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[480]));
    defparam temp_buffer_i0_i480.REGSET = "SET";
    defparam temp_buffer_i0_i480.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i479 (.D(int_FIFO_Q[31]), 
            .SP(n7155), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[479]));
    defparam temp_buffer_i0_i479.REGSET = "SET";
    defparam temp_buffer_i0_i479.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i478 (.D(int_FIFO_Q[30]), 
            .SP(n7155), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[478]));
    defparam temp_buffer_i0_i478.REGSET = "SET";
    defparam temp_buffer_i0_i478.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i477 (.D(int_FIFO_Q[29]), 
            .SP(n7155), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[477]));
    defparam temp_buffer_i0_i477.REGSET = "SET";
    defparam temp_buffer_i0_i477.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i476 (.D(int_FIFO_Q[28]), 
            .SP(n7155), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[476]));
    defparam temp_buffer_i0_i476.REGSET = "SET";
    defparam temp_buffer_i0_i476.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i475 (.D(int_FIFO_Q[27]), 
            .SP(n7155), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[475]));
    defparam temp_buffer_i0_i475.REGSET = "SET";
    defparam temp_buffer_i0_i475.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i474 (.D(int_FIFO_Q[26]), 
            .SP(n7155), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[474]));
    defparam temp_buffer_i0_i474.REGSET = "SET";
    defparam temp_buffer_i0_i474.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i473 (.D(int_FIFO_Q[25]), 
            .SP(n7155), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[473]));
    defparam temp_buffer_i0_i473.REGSET = "SET";
    defparam temp_buffer_i0_i473.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i472 (.D(int_FIFO_Q[24]), 
            .SP(n7155), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[472]));
    defparam temp_buffer_i0_i472.REGSET = "SET";
    defparam temp_buffer_i0_i472.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i471 (.D(int_FIFO_Q[23]), 
            .SP(n7155), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[471]));
    defparam temp_buffer_i0_i471.REGSET = "SET";
    defparam temp_buffer_i0_i471.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i470 (.D(int_FIFO_Q[22]), 
            .SP(n7155), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[470]));
    defparam temp_buffer_i0_i470.REGSET = "SET";
    defparam temp_buffer_i0_i470.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i469 (.D(int_FIFO_Q[21]), 
            .SP(n7155), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[469]));
    defparam temp_buffer_i0_i469.REGSET = "SET";
    defparam temp_buffer_i0_i469.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i468 (.D(int_FIFO_Q[20]), 
            .SP(n7155), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[468]));
    defparam temp_buffer_i0_i468.REGSET = "SET";
    defparam temp_buffer_i0_i468.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i467 (.D(int_FIFO_Q[19]), 
            .SP(n7155), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[467]));
    defparam temp_buffer_i0_i467.REGSET = "SET";
    defparam temp_buffer_i0_i467.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i466 (.D(int_FIFO_Q[18]), 
            .SP(n7155), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[466]));
    defparam temp_buffer_i0_i466.REGSET = "SET";
    defparam temp_buffer_i0_i466.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i465 (.D(int_FIFO_Q[17]), 
            .SP(n7155), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[465]));
    defparam temp_buffer_i0_i465.REGSET = "SET";
    defparam temp_buffer_i0_i465.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i464 (.D(int_FIFO_Q[16]), 
            .SP(n7155), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[464]));
    defparam temp_buffer_i0_i464.REGSET = "SET";
    defparam temp_buffer_i0_i464.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i463 (.D(int_FIFO_Q[15]), 
            .SP(n7155), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[463]));
    defparam temp_buffer_i0_i463.REGSET = "SET";
    defparam temp_buffer_i0_i463.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i462 (.D(int_FIFO_Q[14]), 
            .SP(n7155), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[462]));
    defparam temp_buffer_i0_i462.REGSET = "SET";
    defparam temp_buffer_i0_i462.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i461 (.D(int_FIFO_Q[13]), 
            .SP(n7155), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[461]));
    defparam temp_buffer_i0_i461.REGSET = "SET";
    defparam temp_buffer_i0_i461.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i460 (.D(int_FIFO_Q[12]), 
            .SP(n7155), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[460]));
    defparam temp_buffer_i0_i460.REGSET = "SET";
    defparam temp_buffer_i0_i460.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i459 (.D(int_FIFO_Q[11]), 
            .SP(n7155), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[459]));
    defparam temp_buffer_i0_i459.REGSET = "SET";
    defparam temp_buffer_i0_i459.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i458 (.D(int_FIFO_Q[10]), 
            .SP(n7155), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[458]));
    defparam temp_buffer_i0_i458.REGSET = "SET";
    defparam temp_buffer_i0_i458.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i457 (.D(int_FIFO_Q[9]), 
            .SP(n7155), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[457]));
    defparam temp_buffer_i0_i457.REGSET = "SET";
    defparam temp_buffer_i0_i457.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i456 (.D(int_FIFO_Q[8]), 
            .SP(n7155), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[456]));
    defparam temp_buffer_i0_i456.REGSET = "SET";
    defparam temp_buffer_i0_i456.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i455 (.D(int_FIFO_Q[7]), 
            .SP(n7155), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[455]));
    defparam temp_buffer_i0_i455.REGSET = "SET";
    defparam temp_buffer_i0_i455.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i454 (.D(int_FIFO_Q[6]), 
            .SP(n7155), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[454]));
    defparam temp_buffer_i0_i454.REGSET = "SET";
    defparam temp_buffer_i0_i454.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i453 (.D(int_FIFO_Q[5]), 
            .SP(n7155), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[453]));
    defparam temp_buffer_i0_i453.REGSET = "SET";
    defparam temp_buffer_i0_i453.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i452 (.D(int_FIFO_Q[4]), 
            .SP(n7155), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[452]));
    defparam temp_buffer_i0_i452.REGSET = "SET";
    defparam temp_buffer_i0_i452.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i451 (.D(int_FIFO_Q[3]), 
            .SP(n7155), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[451]));
    defparam temp_buffer_i0_i451.REGSET = "SET";
    defparam temp_buffer_i0_i451.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i450 (.D(int_FIFO_Q[2]), 
            .SP(n7155), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[450]));
    defparam temp_buffer_i0_i450.REGSET = "SET";
    defparam temp_buffer_i0_i450.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i449 (.D(int_FIFO_Q[1]), 
            .SP(n7155), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[449]));
    defparam temp_buffer_i0_i449.REGSET = "SET";
    defparam temp_buffer_i0_i449.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i448 (.D(int_FIFO_Q[0]), 
            .SP(n7155), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[448]));
    defparam temp_buffer_i0_i448.REGSET = "SET";
    defparam temp_buffer_i0_i448.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i447 (.D(int_FIFO_Q[31]), 
            .SP(n7091), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[447]));
    defparam temp_buffer_i0_i447.REGSET = "SET";
    defparam temp_buffer_i0_i447.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i446 (.D(int_FIFO_Q[30]), 
            .SP(n7091), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[446]));
    defparam temp_buffer_i0_i446.REGSET = "SET";
    defparam temp_buffer_i0_i446.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i445 (.D(int_FIFO_Q[29]), 
            .SP(n7091), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[445]));
    defparam temp_buffer_i0_i445.REGSET = "SET";
    defparam temp_buffer_i0_i445.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i444 (.D(int_FIFO_Q[28]), 
            .SP(n7091), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[444]));
    defparam temp_buffer_i0_i444.REGSET = "SET";
    defparam temp_buffer_i0_i444.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i443 (.D(int_FIFO_Q[27]), 
            .SP(n7091), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[443]));
    defparam temp_buffer_i0_i443.REGSET = "SET";
    defparam temp_buffer_i0_i443.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i442 (.D(int_FIFO_Q[26]), 
            .SP(n7091), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[442]));
    defparam temp_buffer_i0_i442.REGSET = "SET";
    defparam temp_buffer_i0_i442.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i441 (.D(int_FIFO_Q[25]), 
            .SP(n7091), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[441]));
    defparam temp_buffer_i0_i441.REGSET = "SET";
    defparam temp_buffer_i0_i441.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i440 (.D(int_FIFO_Q[24]), 
            .SP(n7091), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[440]));
    defparam temp_buffer_i0_i440.REGSET = "SET";
    defparam temp_buffer_i0_i440.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i439 (.D(int_FIFO_Q[23]), 
            .SP(n7091), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[439]));
    defparam temp_buffer_i0_i439.REGSET = "SET";
    defparam temp_buffer_i0_i439.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i438 (.D(int_FIFO_Q[22]), 
            .SP(n7091), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[438]));
    defparam temp_buffer_i0_i438.REGSET = "SET";
    defparam temp_buffer_i0_i438.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i437 (.D(int_FIFO_Q[21]), 
            .SP(n7091), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[437]));
    defparam temp_buffer_i0_i437.REGSET = "SET";
    defparam temp_buffer_i0_i437.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i436 (.D(int_FIFO_Q[20]), 
            .SP(n7091), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[436]));
    defparam temp_buffer_i0_i436.REGSET = "SET";
    defparam temp_buffer_i0_i436.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i435 (.D(int_FIFO_Q[19]), 
            .SP(n7091), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[435]));
    defparam temp_buffer_i0_i435.REGSET = "SET";
    defparam temp_buffer_i0_i435.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i434 (.D(int_FIFO_Q[18]), 
            .SP(n7091), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[434]));
    defparam temp_buffer_i0_i434.REGSET = "SET";
    defparam temp_buffer_i0_i434.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i433 (.D(int_FIFO_Q[17]), 
            .SP(n7091), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[433]));
    defparam temp_buffer_i0_i433.REGSET = "SET";
    defparam temp_buffer_i0_i433.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i432 (.D(int_FIFO_Q[16]), 
            .SP(n7091), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[432]));
    defparam temp_buffer_i0_i432.REGSET = "SET";
    defparam temp_buffer_i0_i432.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i431 (.D(int_FIFO_Q[15]), 
            .SP(n7091), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[431]));
    defparam temp_buffer_i0_i431.REGSET = "SET";
    defparam temp_buffer_i0_i431.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i430 (.D(int_FIFO_Q[14]), 
            .SP(n7091), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[430]));
    defparam temp_buffer_i0_i430.REGSET = "SET";
    defparam temp_buffer_i0_i430.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i429 (.D(int_FIFO_Q[13]), 
            .SP(n7091), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[429]));
    defparam temp_buffer_i0_i429.REGSET = "SET";
    defparam temp_buffer_i0_i429.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i428 (.D(int_FIFO_Q[12]), 
            .SP(n7091), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[428]));
    defparam temp_buffer_i0_i428.REGSET = "SET";
    defparam temp_buffer_i0_i428.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i427 (.D(int_FIFO_Q[11]), 
            .SP(n7091), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[427]));
    defparam temp_buffer_i0_i427.REGSET = "SET";
    defparam temp_buffer_i0_i427.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i426 (.D(int_FIFO_Q[10]), 
            .SP(n7091), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[426]));
    defparam temp_buffer_i0_i426.REGSET = "SET";
    defparam temp_buffer_i0_i426.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i425 (.D(int_FIFO_Q[9]), 
            .SP(n7091), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[425]));
    defparam temp_buffer_i0_i425.REGSET = "SET";
    defparam temp_buffer_i0_i425.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i424 (.D(int_FIFO_Q[8]), 
            .SP(n7091), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[424]));
    defparam temp_buffer_i0_i424.REGSET = "SET";
    defparam temp_buffer_i0_i424.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i423 (.D(int_FIFO_Q[7]), 
            .SP(n7091), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[423]));
    defparam temp_buffer_i0_i423.REGSET = "SET";
    defparam temp_buffer_i0_i423.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i422 (.D(int_FIFO_Q[6]), 
            .SP(n7091), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[422]));
    defparam temp_buffer_i0_i422.REGSET = "SET";
    defparam temp_buffer_i0_i422.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i421 (.D(int_FIFO_Q[5]), 
            .SP(n7091), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[421]));
    defparam temp_buffer_i0_i421.REGSET = "SET";
    defparam temp_buffer_i0_i421.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i420 (.D(int_FIFO_Q[4]), 
            .SP(n7091), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[420]));
    defparam temp_buffer_i0_i420.REGSET = "SET";
    defparam temp_buffer_i0_i420.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i419 (.D(int_FIFO_Q[3]), 
            .SP(n7091), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[419]));
    defparam temp_buffer_i0_i419.REGSET = "SET";
    defparam temp_buffer_i0_i419.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i418 (.D(int_FIFO_Q[2]), 
            .SP(n7091), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[418]));
    defparam temp_buffer_i0_i418.REGSET = "SET";
    defparam temp_buffer_i0_i418.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i417 (.D(int_FIFO_Q[1]), 
            .SP(n7091), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[417]));
    defparam temp_buffer_i0_i417.REGSET = "SET";
    defparam temp_buffer_i0_i417.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i416 (.D(int_FIFO_Q[0]), 
            .SP(n7091), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[416]));
    defparam temp_buffer_i0_i416.REGSET = "SET";
    defparam temp_buffer_i0_i416.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i415 (.D(int_FIFO_Q[31]), 
            .SP(n7027), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[415]));
    defparam temp_buffer_i0_i415.REGSET = "SET";
    defparam temp_buffer_i0_i415.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i414 (.D(int_FIFO_Q[30]), 
            .SP(n7027), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[414]));
    defparam temp_buffer_i0_i414.REGSET = "SET";
    defparam temp_buffer_i0_i414.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i413 (.D(int_FIFO_Q[29]), 
            .SP(n7027), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[413]));
    defparam temp_buffer_i0_i413.REGSET = "SET";
    defparam temp_buffer_i0_i413.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i412 (.D(int_FIFO_Q[28]), 
            .SP(n7027), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[412]));
    defparam temp_buffer_i0_i412.REGSET = "SET";
    defparam temp_buffer_i0_i412.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i411 (.D(int_FIFO_Q[27]), 
            .SP(n7027), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[411]));
    defparam temp_buffer_i0_i411.REGSET = "SET";
    defparam temp_buffer_i0_i411.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i410 (.D(int_FIFO_Q[26]), 
            .SP(n7027), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[410]));
    defparam temp_buffer_i0_i410.REGSET = "SET";
    defparam temp_buffer_i0_i410.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i409 (.D(int_FIFO_Q[25]), 
            .SP(n7027), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[409]));
    defparam temp_buffer_i0_i409.REGSET = "SET";
    defparam temp_buffer_i0_i409.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i408 (.D(int_FIFO_Q[24]), 
            .SP(n7027), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[408]));
    defparam temp_buffer_i0_i408.REGSET = "SET";
    defparam temp_buffer_i0_i408.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i407 (.D(int_FIFO_Q[23]), 
            .SP(n7027), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[407]));
    defparam temp_buffer_i0_i407.REGSET = "SET";
    defparam temp_buffer_i0_i407.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i406 (.D(int_FIFO_Q[22]), 
            .SP(n7027), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[406]));
    defparam temp_buffer_i0_i406.REGSET = "SET";
    defparam temp_buffer_i0_i406.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i405 (.D(int_FIFO_Q[21]), 
            .SP(n7027), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[405]));
    defparam temp_buffer_i0_i405.REGSET = "SET";
    defparam temp_buffer_i0_i405.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i404 (.D(int_FIFO_Q[20]), 
            .SP(n7027), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[404]));
    defparam temp_buffer_i0_i404.REGSET = "SET";
    defparam temp_buffer_i0_i404.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i403 (.D(int_FIFO_Q[19]), 
            .SP(n7027), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[403]));
    defparam temp_buffer_i0_i403.REGSET = "SET";
    defparam temp_buffer_i0_i403.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i402 (.D(int_FIFO_Q[18]), 
            .SP(n7027), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[402]));
    defparam temp_buffer_i0_i402.REGSET = "SET";
    defparam temp_buffer_i0_i402.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i401 (.D(int_FIFO_Q[17]), 
            .SP(n7027), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[401]));
    defparam temp_buffer_i0_i401.REGSET = "SET";
    defparam temp_buffer_i0_i401.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i400 (.D(int_FIFO_Q[16]), 
            .SP(n7027), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[400]));
    defparam temp_buffer_i0_i400.REGSET = "SET";
    defparam temp_buffer_i0_i400.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i399 (.D(int_FIFO_Q[15]), 
            .SP(n7027), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[399]));
    defparam temp_buffer_i0_i399.REGSET = "SET";
    defparam temp_buffer_i0_i399.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i398 (.D(int_FIFO_Q[14]), 
            .SP(n7027), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[398]));
    defparam temp_buffer_i0_i398.REGSET = "SET";
    defparam temp_buffer_i0_i398.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i397 (.D(int_FIFO_Q[13]), 
            .SP(n7027), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[397]));
    defparam temp_buffer_i0_i397.REGSET = "SET";
    defparam temp_buffer_i0_i397.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i396 (.D(int_FIFO_Q[12]), 
            .SP(n7027), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[396]));
    defparam temp_buffer_i0_i396.REGSET = "SET";
    defparam temp_buffer_i0_i396.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i395 (.D(int_FIFO_Q[11]), 
            .SP(n7027), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[395]));
    defparam temp_buffer_i0_i395.REGSET = "SET";
    defparam temp_buffer_i0_i395.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i394 (.D(int_FIFO_Q[10]), 
            .SP(n7027), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[394]));
    defparam temp_buffer_i0_i394.REGSET = "SET";
    defparam temp_buffer_i0_i394.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i393 (.D(int_FIFO_Q[9]), 
            .SP(n7027), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[393]));
    defparam temp_buffer_i0_i393.REGSET = "SET";
    defparam temp_buffer_i0_i393.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i392 (.D(int_FIFO_Q[8]), 
            .SP(n7027), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[392]));
    defparam temp_buffer_i0_i392.REGSET = "SET";
    defparam temp_buffer_i0_i392.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i391 (.D(int_FIFO_Q[7]), 
            .SP(n7027), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[391]));
    defparam temp_buffer_i0_i391.REGSET = "SET";
    defparam temp_buffer_i0_i391.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i390 (.D(int_FIFO_Q[6]), 
            .SP(n7027), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[390]));
    defparam temp_buffer_i0_i390.REGSET = "SET";
    defparam temp_buffer_i0_i390.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i389 (.D(int_FIFO_Q[5]), 
            .SP(n7027), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[389]));
    defparam temp_buffer_i0_i389.REGSET = "SET";
    defparam temp_buffer_i0_i389.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i388 (.D(int_FIFO_Q[4]), 
            .SP(n7027), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[388]));
    defparam temp_buffer_i0_i388.REGSET = "SET";
    defparam temp_buffer_i0_i388.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i387 (.D(int_FIFO_Q[3]), 
            .SP(n7027), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[387]));
    defparam temp_buffer_i0_i387.REGSET = "SET";
    defparam temp_buffer_i0_i387.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i386 (.D(int_FIFO_Q[2]), 
            .SP(n7027), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[386]));
    defparam temp_buffer_i0_i386.REGSET = "SET";
    defparam temp_buffer_i0_i386.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i385 (.D(int_FIFO_Q[1]), 
            .SP(n7027), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[385]));
    defparam temp_buffer_i0_i385.REGSET = "SET";
    defparam temp_buffer_i0_i385.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i384 (.D(int_FIFO_Q[0]), 
            .SP(n7027), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[384]));
    defparam temp_buffer_i0_i384.REGSET = "SET";
    defparam temp_buffer_i0_i384.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i383 (.D(int_FIFO_Q[31]), 
            .SP(n6963), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[383]));
    defparam temp_buffer_i0_i383.REGSET = "SET";
    defparam temp_buffer_i0_i383.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i382 (.D(int_FIFO_Q[30]), 
            .SP(n6963), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[382]));
    defparam temp_buffer_i0_i382.REGSET = "SET";
    defparam temp_buffer_i0_i382.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i381 (.D(int_FIFO_Q[29]), 
            .SP(n6963), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[381]));
    defparam temp_buffer_i0_i381.REGSET = "SET";
    defparam temp_buffer_i0_i381.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i380 (.D(int_FIFO_Q[28]), 
            .SP(n6963), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[380]));
    defparam temp_buffer_i0_i380.REGSET = "SET";
    defparam temp_buffer_i0_i380.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i379 (.D(int_FIFO_Q[27]), 
            .SP(n6963), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[379]));
    defparam temp_buffer_i0_i379.REGSET = "SET";
    defparam temp_buffer_i0_i379.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i378 (.D(int_FIFO_Q[26]), 
            .SP(n6963), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[378]));
    defparam temp_buffer_i0_i378.REGSET = "SET";
    defparam temp_buffer_i0_i378.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i377 (.D(int_FIFO_Q[25]), 
            .SP(n6963), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[377]));
    defparam temp_buffer_i0_i377.REGSET = "SET";
    defparam temp_buffer_i0_i377.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i376 (.D(int_FIFO_Q[24]), 
            .SP(n6963), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[376]));
    defparam temp_buffer_i0_i376.REGSET = "SET";
    defparam temp_buffer_i0_i376.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i375 (.D(int_FIFO_Q[23]), 
            .SP(n6963), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[375]));
    defparam temp_buffer_i0_i375.REGSET = "SET";
    defparam temp_buffer_i0_i375.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i374 (.D(int_FIFO_Q[22]), 
            .SP(n6963), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[374]));
    defparam temp_buffer_i0_i374.REGSET = "SET";
    defparam temp_buffer_i0_i374.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i373 (.D(int_FIFO_Q[21]), 
            .SP(n6963), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[373]));
    defparam temp_buffer_i0_i373.REGSET = "SET";
    defparam temp_buffer_i0_i373.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i372 (.D(int_FIFO_Q[20]), 
            .SP(n6963), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[372]));
    defparam temp_buffer_i0_i372.REGSET = "SET";
    defparam temp_buffer_i0_i372.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i371 (.D(int_FIFO_Q[19]), 
            .SP(n6963), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[371]));
    defparam temp_buffer_i0_i371.REGSET = "SET";
    defparam temp_buffer_i0_i371.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i370 (.D(int_FIFO_Q[18]), 
            .SP(n6963), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[370]));
    defparam temp_buffer_i0_i370.REGSET = "SET";
    defparam temp_buffer_i0_i370.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i369 (.D(int_FIFO_Q[17]), 
            .SP(n6963), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[369]));
    defparam temp_buffer_i0_i369.REGSET = "SET";
    defparam temp_buffer_i0_i369.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i368 (.D(int_FIFO_Q[16]), 
            .SP(n6963), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[368]));
    defparam temp_buffer_i0_i368.REGSET = "SET";
    defparam temp_buffer_i0_i368.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i367 (.D(int_FIFO_Q[15]), 
            .SP(n6963), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[367]));
    defparam temp_buffer_i0_i367.REGSET = "SET";
    defparam temp_buffer_i0_i367.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i366 (.D(int_FIFO_Q[14]), 
            .SP(n6963), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[366]));
    defparam temp_buffer_i0_i366.REGSET = "SET";
    defparam temp_buffer_i0_i366.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i365 (.D(int_FIFO_Q[13]), 
            .SP(n6963), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[365]));
    defparam temp_buffer_i0_i365.REGSET = "SET";
    defparam temp_buffer_i0_i365.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i364 (.D(int_FIFO_Q[12]), 
            .SP(n6963), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[364]));
    defparam temp_buffer_i0_i364.REGSET = "SET";
    defparam temp_buffer_i0_i364.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i363 (.D(int_FIFO_Q[11]), 
            .SP(n6963), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[363]));
    defparam temp_buffer_i0_i363.REGSET = "SET";
    defparam temp_buffer_i0_i363.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i362 (.D(int_FIFO_Q[10]), 
            .SP(n6963), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[362]));
    defparam temp_buffer_i0_i362.REGSET = "SET";
    defparam temp_buffer_i0_i362.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i361 (.D(int_FIFO_Q[9]), 
            .SP(n6963), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[361]));
    defparam temp_buffer_i0_i361.REGSET = "SET";
    defparam temp_buffer_i0_i361.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i360 (.D(int_FIFO_Q[8]), 
            .SP(n6963), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[360]));
    defparam temp_buffer_i0_i360.REGSET = "SET";
    defparam temp_buffer_i0_i360.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i359 (.D(int_FIFO_Q[7]), 
            .SP(n6963), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[359]));
    defparam temp_buffer_i0_i359.REGSET = "SET";
    defparam temp_buffer_i0_i359.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i358 (.D(int_FIFO_Q[6]), 
            .SP(n6963), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[358]));
    defparam temp_buffer_i0_i358.REGSET = "SET";
    defparam temp_buffer_i0_i358.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i357 (.D(int_FIFO_Q[5]), 
            .SP(n6963), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[357]));
    defparam temp_buffer_i0_i357.REGSET = "SET";
    defparam temp_buffer_i0_i357.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i356 (.D(int_FIFO_Q[4]), 
            .SP(n6963), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[356]));
    defparam temp_buffer_i0_i356.REGSET = "SET";
    defparam temp_buffer_i0_i356.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i355 (.D(int_FIFO_Q[3]), 
            .SP(n6963), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[355]));
    defparam temp_buffer_i0_i355.REGSET = "SET";
    defparam temp_buffer_i0_i355.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i354 (.D(int_FIFO_Q[2]), 
            .SP(n6963), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[354]));
    defparam temp_buffer_i0_i354.REGSET = "SET";
    defparam temp_buffer_i0_i354.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i353 (.D(int_FIFO_Q[1]), 
            .SP(n6963), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[353]));
    defparam temp_buffer_i0_i353.REGSET = "SET";
    defparam temp_buffer_i0_i353.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i352 (.D(int_FIFO_Q[0]), 
            .SP(n6963), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[352]));
    defparam temp_buffer_i0_i352.REGSET = "SET";
    defparam temp_buffer_i0_i352.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i351 (.D(int_FIFO_Q[31]), 
            .SP(n6899), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[351]));
    defparam temp_buffer_i0_i351.REGSET = "SET";
    defparam temp_buffer_i0_i351.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i350 (.D(int_FIFO_Q[30]), 
            .SP(n6899), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[350]));
    defparam temp_buffer_i0_i350.REGSET = "SET";
    defparam temp_buffer_i0_i350.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i349 (.D(int_FIFO_Q[29]), 
            .SP(n6899), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[349]));
    defparam temp_buffer_i0_i349.REGSET = "SET";
    defparam temp_buffer_i0_i349.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i348 (.D(int_FIFO_Q[28]), 
            .SP(n6899), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[348]));
    defparam temp_buffer_i0_i348.REGSET = "SET";
    defparam temp_buffer_i0_i348.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i347 (.D(int_FIFO_Q[27]), 
            .SP(n6899), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[347]));
    defparam temp_buffer_i0_i347.REGSET = "SET";
    defparam temp_buffer_i0_i347.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i346 (.D(int_FIFO_Q[26]), 
            .SP(n6899), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[346]));
    defparam temp_buffer_i0_i346.REGSET = "SET";
    defparam temp_buffer_i0_i346.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i345 (.D(int_FIFO_Q[25]), 
            .SP(n6899), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[345]));
    defparam temp_buffer_i0_i345.REGSET = "SET";
    defparam temp_buffer_i0_i345.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(323[9],357[16])" *) FD1P3XZ state_i0_i1 (.D(n8992), 
            .SP(VCC_net), .CK(i_Clk_c), .SR(GND_net_2), .Q(\state[1] ));
    defparam state_i0_i1.REGSET = "RESET";
    defparam state_i0_i1.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@3(281[23],281[36])" *) FD1P3XZ stm32_counter_604__i1 (.D(n167[1]), 
            .SP(n5063), .CK(i_Clk_c), .SR(w_reset), .Q(stm32_counter[1]));
    defparam stm32_counter_604__i1.REGSET = "RESET";
    defparam stm32_counter_604__i1.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))" *) LUT4 i7882_2_lut (.A(int_RHD64_TX_DV), 
            .B(n11102), .Z(n31));
    defparam i7882_2_lut.INIT = "0x1111";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_3551 (.A(n6015), 
            .B(n8_adj_3561), .C(n9_adj_3562), .D(stm32_counter[3]), .Z(n7411));
    defparam i1_2_lut_3_lut_4_lut_adj_3551.INIT = "0x0002";
    (* lut_function="(!(A+(B)))", lineinfo="@6(37[9],37[16])" *) LUT4 i7899_2_lut (.A(index[1]), 
            .B(index[0]), .Z(n50));
    defparam i7899_2_lut.INIT = "0x1111";
    (* lineinfo="@3(281[23],281[36])" *) FA2 stm32_counter_604_add_4_9 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[7]), .D0(n11518), .CI0(n11518), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[8]), .D1(n16462), 
            .CI1(n16462), .CO0(n16462), .CO1(n11520), .S0(n133[7]), 
            .S1(n133[8]));
    defparam stm32_counter_604_add_4_9.INIT0 = "0xc33c";
    defparam stm32_counter_604_add_4_9.INIT1 = "0xc33c";
    (* lut_function="(!((B+(C+!(D)))+!A))", lineinfo="@6(37[9],37[16])" *) LUT4 i3_4_lut (.A(\index[2] ), 
            .B(\state[0] ), .C(n43), .D(n50), .Z(n4));
    defparam i3_4_lut.INIT = "0x0200";
    (* lut_function="(A+!((C)+!B))", lineinfo="@6(37[9],37[16])" *) LUT4 i1_3_lut (.A(n4), 
            .B(int_RHD64_TX_Byte[10]), .C(n9245), .Z(n12364));
    defparam i1_3_lut.INIT = "0xaeae";
    (* lut_function="((B)+!A)", lineinfo="@6(55[23],55[60])" *) LUT4 equal_2196_i9_2_lut (.A(stm32_counter[4]), 
            .B(stm32_counter[5]), .Z(n9_adj_3562));
    defparam equal_2196_i9_2_lut.INIT = "0xdddd";
    (* lineinfo="@3(347[38],347[43])" *) FA2 index_606_add_4_33 (.A0(GND_net), 
            .B0(GND_net), .C0(index[31]), .D0(n11575), .CI0(n11575), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n16546), .CI1(n16546), 
            .CO0(n16546), .S0(n133_adj_3641[31]));
    defparam index_606_add_4_33.INIT0 = "0xc33c";
    defparam index_606_add_4_33.INIT1 = "0xc33c";
    (* lineinfo="@3(347[38],347[43])" *) FA2 index_606_add_4_31 (.A0(GND_net), 
            .B0(GND_net), .C0(index[29]), .D0(n11573), .CI0(n11573), 
            .A1(GND_net), .B1(GND_net), .C1(index[30]), .D1(n16543), 
            .CI1(n16543), .CO0(n16543), .CO1(n11575), .S0(n133_adj_3641[29]), 
            .S1(n133_adj_3641[30]));
    defparam index_606_add_4_31.INIT0 = "0xc33c";
    defparam index_606_add_4_31.INIT1 = "0xc33c";
    (* lut_function="(!(A+!(B)))", lineinfo="@3(323[9],357[16])" *) LUT4 i1_2_lut (.A(int_RHD64_TX_DV), 
            .B(n11102), .Z(n6007));
    defparam i1_2_lut.INIT = "0x4444";
    (* lineinfo="@3(281[23],281[36])" *) FA2 stm32_counter_604_add_4_7 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[5]), .D0(n11516), .CI0(n11516), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[6]), .D1(n16459), 
            .CI1(n16459), .CO0(n16459), .CO1(n11518), .S0(n133[5]), 
            .S1(n133[6]));
    defparam stm32_counter_604_add_4_7.INIT0 = "0xc33c";
    defparam stm32_counter_604_add_4_7.INIT1 = "0xc33c";
    (* lut_function="(A (B))", lineinfo="@3(323[9],357[16])" *) LUT4 i1_2_lut_adj_3552 (.A(int_RHD64_TX_DV), 
            .B(o_RHD64_SPI_CS_n_c), .Z(n59));
    defparam i1_2_lut_adj_3552.INIT = "0x8888";
    (* lineinfo="@3(347[38],347[43])" *) FA2 index_606_add_4_3 (.A0(GND_net), 
            .B0(GND_net), .C0(index[1]), .D0(n11545), .CI0(n11545), 
            .A1(GND_net), .B1(GND_net), .C1(\index[2] ), .D1(n16501), 
            .CI1(n16501), .CO0(n16501), .CO1(n11547), .S0(n133_adj_3641[1]), 
            .S1(n133_adj_3641[2]));
    defparam index_606_add_4_3.INIT0 = "0xc33c";
    defparam index_606_add_4_3.INIT1 = "0xc33c";
    (* lineinfo="@3(347[38],347[43])" *) FA2 index_606_add_4_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(VCC_net), 
            .C1(index[0]), .D1(n16414), .CI1(n16414), .CO0(n16414), 
            .CO1(n11545), .S1(n133_adj_3641[0]));
    defparam index_606_add_4_1.INIT0 = "0xc33c";
    defparam index_606_add_4_1.INIT1 = "0xc33c";
    (* lut_function="(A+(B))" *) LUT4 i3_2_lut (.A(index[10]), .B(index[21]), 
            .Z(n32));
    defparam i3_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i17_4_lut (.A(index[29]), .B(index[9]), 
            .C(index[8]), .D(index[30]), .Z(n46));
    defparam i17_4_lut.INIT = "0xfffe";
    (* lineinfo="@3(281[23],281[36])" *) FA2 stm32_counter_604_add_4_21 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[19]), .D0(n11530), .CI0(n11530), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[20]), .D1(n16480), 
            .CI1(n16480), .CO0(n16480), .CO1(n11532), .S0(n133[19]), 
            .S1(n133[20]));
    defparam stm32_counter_604_add_4_21.INIT0 = "0xc33c";
    defparam stm32_counter_604_add_4_21.INIT1 = "0xc33c";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i21_4_lut (.A(index[13]), .B(index[16]), 
            .C(index[4]), .D(index[23]), .Z(n50_adj_3567));
    defparam i21_4_lut.INIT = "0xfffe";
    (* lineinfo="@3(281[23],281[36])" *) FA2 stm32_counter_604_add_4_19 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[17]), .D0(n11528), .CI0(n11528), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[18]), .D1(n16477), 
            .CI1(n16477), .CO0(n16477), .CO1(n11530), .S0(n133[17]), 
            .S1(n133[18]));
    defparam stm32_counter_604_add_4_19.INIT0 = "0xc33c";
    defparam stm32_counter_604_add_4_19.INIT1 = "0xc33c";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i19_4_lut (.A(index[15]), .B(index[19]), 
            .C(index[17]), .D(index[25]), .Z(n48));
    defparam i19_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i20_4_lut (.A(index[28]), .B(index[24]), 
            .C(index[6]), .D(index[14]), .Z(n49));
    defparam i20_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i18_4_lut (.A(index[20]), .B(index[5]), 
            .C(index[27]), .D(index[7]), .Z(n47));
    defparam i18_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_3553 (.A(\index[2] ), .B(index[12]), 
            .Z(n30));
    defparam i1_2_lut_adj_3553.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i23_4_lut (.A(index[26]), .B(n46), 
            .C(n32), .D(index[18]), .Z(n52));
    defparam i23_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i27_4_lut (.A(n47), .B(n49), 
            .C(n48), .D(n50_adj_3567), .Z(n56));
    defparam i27_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i22_4_lut (.A(index[3]), .B(index[11]), 
            .C(index[22]), .D(n30), .Z(n51));
    defparam i22_4_lut.INIT = "0xfffe";
    (* lineinfo="@3(347[38],347[43])" *) FA2 index_606_add_4_29 (.A0(GND_net), 
            .B0(GND_net), .C0(index[27]), .D0(n11571), .CI0(n11571), 
            .A1(GND_net), .B1(GND_net), .C1(index[28]), .D1(n16540), 
            .CI1(n16540), .CO0(n16540), .CO1(n11573), .S0(n133_adj_3641[27]), 
            .S1(n133_adj_3641[28]));
    defparam index_606_add_4_29.INIT0 = "0xc33c";
    defparam index_606_add_4_29.INIT1 = "0xc33c";
    (* lut_function="(A (B)+!A (B+!(C+(D))))" *) LUT4 i851_4_lut (.A(n51), 
            .B(index[31]), .C(n56), .D(n52), .Z(n12866));
    defparam i851_4_lut.INIT = "0xcccd";
    (* lineinfo="@3(347[38],347[43])" *) FA2 index_606_add_4_27 (.A0(GND_net), 
            .B0(GND_net), .C0(index[25]), .D0(n11569), .CI0(n11569), 
            .A1(GND_net), .B1(GND_net), .C1(index[26]), .D1(n16537), 
            .CI1(n16537), .CO0(n16537), .CO1(n11571), .S0(n133_adj_3641[25]), 
            .S1(n133_adj_3641[26]));
    defparam index_606_add_4_27.INIT0 = "0xc33c";
    defparam index_606_add_4_27.INIT1 = "0xc33c";
    (* lut_function="(A (B))", lineinfo="@3(323[9],357[16])" *) LUT4 i1_2_lut_adj_3554 (.A(\state[0] ), 
            .B(\state[1] ), .Z(n8835));
    defparam i1_2_lut_adj_3554.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(347[38],347[43])" *) LUT4 i4808_2_lut (.A(n133_adj_3641[0]), 
            .B(n12866), .Z(n167_adj_3640[0]));
    defparam i4808_2_lut.INIT = "0x8888";
    (* lineinfo="@3(347[38],347[43])" *) FA2 index_606_add_4_25 (.A0(GND_net), 
            .B0(GND_net), .C0(index[23]), .D0(n11567), .CI0(n11567), 
            .A1(GND_net), .B1(GND_net), .C1(index[24]), .D1(n16534), 
            .CI1(n16534), .CO0(n16534), .CO1(n11569), .S0(n133_adj_3641[23]), 
            .S1(n133_adj_3641[24]));
    defparam index_606_add_4_25.INIT0 = "0xc33c";
    defparam index_606_add_4_25.INIT1 = "0xc33c";
    (* lut_function="(!(((C)+!B)+!A))", lineinfo="@3(266[3],305[13])" *) LUT4 i964_3_lut (.A(stm32_state[0]), 
            .B(stm32_state[1]), .C(stm32_state[2]), .Z(n5989));
    defparam i964_3_lut.INIT = "0x0808";
    (* lut_function="(A (B))", lineinfo="@3(281[23],281[36])" *) LUT4 i4807_2_lut (.A(n133[0]), 
            .B(stm32_state[0]), .Z(n167[0]));
    defparam i4807_2_lut.INIT = "0x8888";
    (* lineinfo="@3(281[23],281[36])" *) FA2 stm32_counter_604_add_4_17 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[15]), .D0(n11526), .CI0(n11526), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[16]), .D1(n16474), 
            .CI1(n16474), .CO0(n16474), .CO1(n11528), .S0(n133[15]), 
            .S1(n133[16]));
    defparam stm32_counter_604_add_4_17.INIT0 = "0xc33c";
    defparam stm32_counter_604_add_4_17.INIT1 = "0xc33c";
    (* lineinfo="@3(347[38],347[43])" *) FA2 index_606_add_4_23 (.A0(GND_net), 
            .B0(GND_net), .C0(index[21]), .D0(n11565), .CI0(n11565), 
            .A1(GND_net), .B1(GND_net), .C1(index[22]), .D1(n16531), 
            .CI1(n16531), .CO0(n16531), .CO1(n11567), .S0(n133_adj_3641[21]), 
            .S1(n133_adj_3641[22]));
    defparam index_606_add_4_23.INIT0 = "0xc33c";
    defparam index_606_add_4_23.INIT1 = "0xc33c";
    (* lineinfo="@3(347[38],347[43])" *) FA2 index_606_add_4_21 (.A0(GND_net), 
            .B0(GND_net), .C0(index[19]), .D0(n11563), .CI0(n11563), 
            .A1(GND_net), .B1(GND_net), .C1(index[20]), .D1(n16528), 
            .CI1(n16528), .CO0(n16528), .CO1(n11565), .S0(n133_adj_3641[19]), 
            .S1(n133_adj_3641[20]));
    defparam index_606_add_4_21.INIT0 = "0xc33c";
    defparam index_606_add_4_21.INIT1 = "0xc33c";
    (* lineinfo="@3(347[38],347[43])" *) FA2 index_606_add_4_19 (.A0(GND_net), 
            .B0(GND_net), .C0(index[17]), .D0(n11561), .CI0(n11561), 
            .A1(GND_net), .B1(GND_net), .C1(index[18]), .D1(n16525), 
            .CI1(n16525), .CO0(n16525), .CO1(n11563), .S0(n133_adj_3641[17]), 
            .S1(n133_adj_3641[18]));
    defparam index_606_add_4_19.INIT0 = "0xc33c";
    defparam index_606_add_4_19.INIT1 = "0xc33c";
    (* lineinfo="@3(281[23],281[36])" *) FA2 stm32_counter_604_add_4_5 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[3]), .D0(n11514), .CI0(n11514), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[4]), .D1(n16456), 
            .CI1(n16456), .CO0(n16456), .CO1(n11516), .S0(n133[3]), 
            .S1(n133[4]));
    defparam stm32_counter_604_add_4_5.INIT0 = "0xc33c";
    defparam stm32_counter_604_add_4_5.INIT1 = "0xc33c";
    (* lut_function="(!((B+(C+!(D)))+!A))", lineinfo="@6(55[23],55[60])" *) LUT4 i1_2_lut_3_lut_4_lut_adj_3555 (.A(stm32_counter[3]), 
            .B(n9_adj_3562), .C(n8_adj_3577), .D(n6015), .Z(n8051));
    defparam i1_2_lut_3_lut_4_lut_adj_3555.INIT = "0x0200";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_3556 (.A(n10037), .B(n12436), 
            .Z(n6707));
    defparam i1_2_lut_adj_3556.INIT = "0x8888";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_3557 (.A(n8_adj_3578), 
            .B(n12436), .Z(n6643));
    defparam i1_2_lut_adj_3557.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_3558 (.A(n8_adj_3579), 
            .B(n12436), .Z(n6629));
    defparam i1_2_lut_adj_3558.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_3559 (.A(n8_adj_3577), 
            .B(n12436), .Z(n6515));
    defparam i1_2_lut_adj_3559.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_3560 (.A(n8_adj_3580), 
            .B(n12436), .Z(n6451));
    defparam i1_2_lut_adj_3560.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_3561 (.A(n8_adj_3561), 
            .B(n12436), .Z(n6387));
    defparam i1_2_lut_adj_3561.INIT = "0x4444";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i14_4_lut (.A(stm32_counter[5]), 
            .B(stm32_counter[20]), .C(stm32_counter[13]), .D(stm32_counter[26]), 
            .Z(n40));
    defparam i14_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i18_4_lut_adj_3562 (.A(stm32_counter[10]), 
            .B(stm32_counter[28]), .C(stm32_counter[12]), .D(stm32_counter[6]), 
            .Z(n44));
    defparam i18_4_lut_adj_3562.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i16_4_lut (.A(stm32_counter[29]), 
            .B(stm32_counter[30]), .C(stm32_counter[18]), .D(stm32_counter[22]), 
            .Z(n42));
    defparam i16_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i17_4_lut_adj_3563 (.A(stm32_counter[17]), 
            .B(stm32_counter[7]), .C(stm32_counter[19]), .D(stm32_counter[27]), 
            .Z(n43_adj_3581));
    defparam i17_4_lut_adj_3563.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i15_4_lut (.A(stm32_counter[23]), 
            .B(stm32_counter[11]), .C(stm32_counter[9]), .D(stm32_counter[14]), 
            .Z(n41));
    defparam i15_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C)))" *) LUT4 i20_3_lut (.A(stm32_counter[15]), 
            .B(n40), .C(stm32_counter[21]), .Z(n46_adj_3582));
    defparam i20_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i24_4_lut (.A(n41), .B(n43_adj_3581), 
            .C(n42), .D(n44), .Z(n50_adj_3583));
    defparam i24_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i19_4_lut_adj_3564 (.A(stm32_counter[16]), 
            .B(stm32_counter[25]), .C(stm32_counter[24]), .D(stm32_counter[8]), 
            .Z(n45));
    defparam i19_4_lut_adj_3564.INIT = "0xfffe";
    (* lut_function="(A (B)+!A (B+!(C+(D))))", lineinfo="@3(175[10],175[23])" *) LUT4 i1_4_lut_adj_3565 (.A(n45), 
            .B(stm32_counter[31]), .C(n50_adj_3583), .D(n46_adj_3582), 
            .Z(n17));
    defparam i1_4_lut_adj_3565.INIT = "0xcccd";
    (* lut_function="(A+(B))", lineinfo="@6(55[23],55[60])" *) LUT4 equal_2165_i9_2_lut (.A(stm32_counter[4]), 
            .B(stm32_counter[5]), .Z(n9));
    defparam equal_2165_i9_2_lut.INIT = "0xeeee";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_3566 (.A(n8), .B(n12436), 
            .Z(n6323));
    defparam i1_2_lut_adj_3566.INIT = "0x4444";
    (* lut_function="(A (B (C+(D))+!B !(C (D)+!C !(D)))+!A (B+!(C (D))))" *) LUT4 i33_4_lut (.A(n12780), 
            .B(n17), .C(stm32_state[0]), .D(stm32_state[1]), .Z(n27_adj_3584));
    defparam i33_4_lut.INIT = "0xcff5";
    (* lut_function="(!((B+(C+!(D)))+!A))", lineinfo="@6(55[23],55[60])" *) LUT4 i1_2_lut_3_lut_4_lut_adj_3567 (.A(stm32_counter[3]), 
            .B(n9_adj_3562), .C(n8_adj_3580), .D(n6015), .Z(n7987));
    defparam i1_2_lut_3_lut_4_lut_adj_3567.INIT = "0x0200";
    (* lut_function="(!(A+(B+(C))))" *) LUT4 i7904_3_lut (.A(stm32_state[2]), 
            .B(stm32_state[1]), .C(stm32_state[0]), .Z(n10029));
    defparam i7904_3_lut.INIT = "0x0101";
    (* lut_function="(!(A+!(B)))", lineinfo="@3(323[9],357[16])" *) LUT4 i1_2_lut_adj_3568 (.A(int_RHD64_TX_DV), 
            .B(n37[0]), .Z(n8978));
    defparam i1_2_lut_adj_3568.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))", lineinfo="@3(323[9],357[16])" *) LUT4 i1_2_lut_adj_3569 (.A(int_RHD64_TX_DV), 
            .B(n37[1]), .Z(n8981));
    defparam i1_2_lut_adj_3569.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))", lineinfo="@3(323[9],357[16])" *) LUT4 i1_2_lut_adj_3570 (.A(int_RHD64_TX_DV), 
            .B(n37[2]), .Z(n8983));
    defparam i1_2_lut_adj_3570.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))", lineinfo="@3(323[9],357[16])" *) LUT4 i1_2_lut_adj_3571 (.A(int_RHD64_TX_DV), 
            .B(n37[3]), .Z(n8985));
    defparam i1_2_lut_adj_3571.INIT = "0x4444";
    (* syn_use_carry_chain=1, lineinfo="@3(281[23],281[36])" *) FD1P3XZ stm32_counter_604__i2 (.D(n167[2]), 
            .SP(n5063), .CK(i_Clk_c), .SR(w_reset), .Q(stm32_counter[2]));
    defparam stm32_counter_604__i2.REGSET = "RESET";
    defparam stm32_counter_604__i2.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(281[23],281[36])" *) FD1P3XZ stm32_counter_604__i3 (.D(n167[3]), 
            .SP(n5063), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(stm32_counter[3]));
    defparam stm32_counter_604__i3.REGSET = "RESET";
    defparam stm32_counter_604__i3.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(281[23],281[36])" *) FD1P3XZ stm32_counter_604__i4 (.D(n167[4]), 
            .SP(n5063), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(stm32_counter[4]));
    defparam stm32_counter_604__i4.REGSET = "RESET";
    defparam stm32_counter_604__i4.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(281[23],281[36])" *) FD1P3XZ stm32_counter_604__i5 (.D(n167[5]), 
            .SP(n5063), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(stm32_counter[5]));
    defparam stm32_counter_604__i5.REGSET = "RESET";
    defparam stm32_counter_604__i5.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(281[23],281[36])" *) FD1P3XZ stm32_counter_604__i6 (.D(n167[6]), 
            .SP(n5063), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(stm32_counter[6]));
    defparam stm32_counter_604__i6.REGSET = "RESET";
    defparam stm32_counter_604__i6.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(281[23],281[36])" *) FD1P3XZ stm32_counter_604__i7 (.D(n167[7]), 
            .SP(n5063), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(stm32_counter[7]));
    defparam stm32_counter_604__i7.REGSET = "RESET";
    defparam stm32_counter_604__i7.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(281[23],281[36])" *) FD1P3XZ stm32_counter_604__i8 (.D(n167[8]), 
            .SP(n5063), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(stm32_counter[8]));
    defparam stm32_counter_604__i8.REGSET = "RESET";
    defparam stm32_counter_604__i8.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(281[23],281[36])" *) FD1P3XZ stm32_counter_604__i9 (.D(n167[9]), 
            .SP(n5063), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(stm32_counter[9]));
    defparam stm32_counter_604__i9.REGSET = "RESET";
    defparam stm32_counter_604__i9.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(281[23],281[36])" *) FD1P3XZ stm32_counter_604__i10 (.D(n167[10]), 
            .SP(n5063), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(stm32_counter[10]));
    defparam stm32_counter_604__i10.REGSET = "RESET";
    defparam stm32_counter_604__i10.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(281[23],281[36])" *) FD1P3XZ stm32_counter_604__i11 (.D(n167[11]), 
            .SP(n5063), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(stm32_counter[11]));
    defparam stm32_counter_604__i11.REGSET = "RESET";
    defparam stm32_counter_604__i11.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(281[23],281[36])" *) FD1P3XZ stm32_counter_604__i12 (.D(n167[12]), 
            .SP(n5063), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(stm32_counter[12]));
    defparam stm32_counter_604__i12.REGSET = "RESET";
    defparam stm32_counter_604__i12.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(281[23],281[36])" *) FD1P3XZ stm32_counter_604__i13 (.D(n167[13]), 
            .SP(n5063), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(stm32_counter[13]));
    defparam stm32_counter_604__i13.REGSET = "RESET";
    defparam stm32_counter_604__i13.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(281[23],281[36])" *) FD1P3XZ stm32_counter_604__i14 (.D(n167[14]), 
            .SP(n5063), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(stm32_counter[14]));
    defparam stm32_counter_604__i14.REGSET = "RESET";
    defparam stm32_counter_604__i14.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(281[23],281[36])" *) FD1P3XZ stm32_counter_604__i15 (.D(n167[15]), 
            .SP(n5063), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(stm32_counter[15]));
    defparam stm32_counter_604__i15.REGSET = "RESET";
    defparam stm32_counter_604__i15.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(281[23],281[36])" *) FD1P3XZ stm32_counter_604__i16 (.D(n167[16]), 
            .SP(n5063), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(stm32_counter[16]));
    defparam stm32_counter_604__i16.REGSET = "RESET";
    defparam stm32_counter_604__i16.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(281[23],281[36])" *) FD1P3XZ stm32_counter_604__i17 (.D(n167[17]), 
            .SP(n5063), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(stm32_counter[17]));
    defparam stm32_counter_604__i17.REGSET = "RESET";
    defparam stm32_counter_604__i17.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(281[23],281[36])" *) FD1P3XZ stm32_counter_604__i18 (.D(n167[18]), 
            .SP(n5063), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(stm32_counter[18]));
    defparam stm32_counter_604__i18.REGSET = "RESET";
    defparam stm32_counter_604__i18.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(281[23],281[36])" *) FD1P3XZ stm32_counter_604__i19 (.D(n167[19]), 
            .SP(n5063), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(stm32_counter[19]));
    defparam stm32_counter_604__i19.REGSET = "RESET";
    defparam stm32_counter_604__i19.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(281[23],281[36])" *) FD1P3XZ stm32_counter_604__i20 (.D(n167[20]), 
            .SP(n5063), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(stm32_counter[20]));
    defparam stm32_counter_604__i20.REGSET = "RESET";
    defparam stm32_counter_604__i20.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(281[23],281[36])" *) FD1P3XZ stm32_counter_604__i21 (.D(n167[21]), 
            .SP(n5063), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(stm32_counter[21]));
    defparam stm32_counter_604__i21.REGSET = "RESET";
    defparam stm32_counter_604__i21.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(281[23],281[36])" *) FD1P3XZ stm32_counter_604__i22 (.D(n167[22]), 
            .SP(n5063), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(stm32_counter[22]));
    defparam stm32_counter_604__i22.REGSET = "RESET";
    defparam stm32_counter_604__i22.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(281[23],281[36])" *) FD1P3XZ stm32_counter_604__i23 (.D(n167[23]), 
            .SP(n5063), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(stm32_counter[23]));
    defparam stm32_counter_604__i23.REGSET = "RESET";
    defparam stm32_counter_604__i23.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(281[23],281[36])" *) FD1P3XZ stm32_counter_604__i24 (.D(n167[24]), 
            .SP(n5063), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(stm32_counter[24]));
    defparam stm32_counter_604__i24.REGSET = "RESET";
    defparam stm32_counter_604__i24.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(281[23],281[36])" *) FD1P3XZ stm32_counter_604__i25 (.D(n167[25]), 
            .SP(n5063), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(stm32_counter[25]));
    defparam stm32_counter_604__i25.REGSET = "RESET";
    defparam stm32_counter_604__i25.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(281[23],281[36])" *) FD1P3XZ stm32_counter_604__i26 (.D(n167[26]), 
            .SP(n5063), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(stm32_counter[26]));
    defparam stm32_counter_604__i26.REGSET = "RESET";
    defparam stm32_counter_604__i26.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(281[23],281[36])" *) FD1P3XZ stm32_counter_604__i27 (.D(n167[27]), 
            .SP(n5063), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(stm32_counter[27]));
    defparam stm32_counter_604__i27.REGSET = "RESET";
    defparam stm32_counter_604__i27.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(281[23],281[36])" *) FD1P3XZ stm32_counter_604__i28 (.D(n167[28]), 
            .SP(n5063), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(stm32_counter[28]));
    defparam stm32_counter_604__i28.REGSET = "RESET";
    defparam stm32_counter_604__i28.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(281[23],281[36])" *) FD1P3XZ stm32_counter_604__i29 (.D(n167[29]), 
            .SP(n5063), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(stm32_counter[29]));
    defparam stm32_counter_604__i29.REGSET = "RESET";
    defparam stm32_counter_604__i29.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(281[23],281[36])" *) FD1P3XZ stm32_counter_604__i30 (.D(n167[30]), 
            .SP(n5063), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(stm32_counter[30]));
    defparam stm32_counter_604__i30.REGSET = "RESET";
    defparam stm32_counter_604__i30.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(281[23],281[36])" *) FD1P3XZ stm32_counter_604__i31 (.D(n167[31]), 
            .SP(n5063), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(stm32_counter[31]));
    defparam stm32_counter_604__i31.REGSET = "RESET";
    defparam stm32_counter_604__i31.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(347[38],347[43])" *) FD1P3XZ index_606__i1 (.D(n167_adj_3640[1]), 
            .SP(n8835), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(index[1]));
    defparam index_606__i1.REGSET = "RESET";
    defparam index_606__i1.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(347[38],347[43])" *) FD1P3XZ index_606__i2 (.D(n167_adj_3640[2]), 
            .SP(n8835), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(\index[2] ));
    defparam index_606__i2.REGSET = "RESET";
    defparam index_606__i2.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(347[38],347[43])" *) FD1P3XZ index_606__i3 (.D(n167_adj_3640[3]), 
            .SP(n8835), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(index[3]));
    defparam index_606__i3.REGSET = "RESET";
    defparam index_606__i3.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(347[38],347[43])" *) FD1P3XZ index_606__i4 (.D(n167_adj_3640[4]), 
            .SP(n8835), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(index[4]));
    defparam index_606__i4.REGSET = "RESET";
    defparam index_606__i4.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(347[38],347[43])" *) FD1P3XZ index_606__i5 (.D(n167_adj_3640[5]), 
            .SP(n8835), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(index[5]));
    defparam index_606__i5.REGSET = "RESET";
    defparam index_606__i5.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(347[38],347[43])" *) FD1P3XZ index_606__i6 (.D(n167_adj_3640[6]), 
            .SP(n8835), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(index[6]));
    defparam index_606__i6.REGSET = "RESET";
    defparam index_606__i6.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(347[38],347[43])" *) FD1P3XZ index_606__i7 (.D(n167_adj_3640[7]), 
            .SP(n8835), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(index[7]));
    defparam index_606__i7.REGSET = "RESET";
    defparam index_606__i7.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(347[38],347[43])" *) FD1P3XZ index_606__i8 (.D(n167_adj_3640[8]), 
            .SP(n8835), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(index[8]));
    defparam index_606__i8.REGSET = "RESET";
    defparam index_606__i8.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(347[38],347[43])" *) FD1P3XZ index_606__i9 (.D(n167_adj_3640[9]), 
            .SP(n8835), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(index[9]));
    defparam index_606__i9.REGSET = "RESET";
    defparam index_606__i9.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(347[38],347[43])" *) FD1P3XZ index_606__i10 (.D(n167_adj_3640[10]), 
            .SP(n8835), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(index[10]));
    defparam index_606__i10.REGSET = "RESET";
    defparam index_606__i10.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(347[38],347[43])" *) FD1P3XZ index_606__i11 (.D(n167_adj_3640[11]), 
            .SP(n8835), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(index[11]));
    defparam index_606__i11.REGSET = "RESET";
    defparam index_606__i11.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(347[38],347[43])" *) FD1P3XZ index_606__i12 (.D(n167_adj_3640[12]), 
            .SP(n8835), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(index[12]));
    defparam index_606__i12.REGSET = "RESET";
    defparam index_606__i12.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(347[38],347[43])" *) FD1P3XZ index_606__i13 (.D(n167_adj_3640[13]), 
            .SP(n8835), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(index[13]));
    defparam index_606__i13.REGSET = "RESET";
    defparam index_606__i13.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(347[38],347[43])" *) FD1P3XZ index_606__i14 (.D(n167_adj_3640[14]), 
            .SP(n8835), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(index[14]));
    defparam index_606__i14.REGSET = "RESET";
    defparam index_606__i14.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(347[38],347[43])" *) FD1P3XZ index_606__i15 (.D(n167_adj_3640[15]), 
            .SP(n8835), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(index[15]));
    defparam index_606__i15.REGSET = "RESET";
    defparam index_606__i15.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(347[38],347[43])" *) FD1P3XZ index_606__i16 (.D(n167_adj_3640[16]), 
            .SP(n8835), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(index[16]));
    defparam index_606__i16.REGSET = "RESET";
    defparam index_606__i16.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(347[38],347[43])" *) FD1P3XZ index_606__i17 (.D(n167_adj_3640[17]), 
            .SP(n8835), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(index[17]));
    defparam index_606__i17.REGSET = "RESET";
    defparam index_606__i17.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(347[38],347[43])" *) FD1P3XZ index_606__i18 (.D(n167_adj_3640[18]), 
            .SP(n8835), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(index[18]));
    defparam index_606__i18.REGSET = "RESET";
    defparam index_606__i18.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(347[38],347[43])" *) FD1P3XZ index_606__i19 (.D(n167_adj_3640[19]), 
            .SP(n8835), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(index[19]));
    defparam index_606__i19.REGSET = "RESET";
    defparam index_606__i19.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(347[38],347[43])" *) FD1P3XZ index_606__i20 (.D(n167_adj_3640[20]), 
            .SP(n8835), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(index[20]));
    defparam index_606__i20.REGSET = "RESET";
    defparam index_606__i20.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(347[38],347[43])" *) FD1P3XZ index_606__i21 (.D(n167_adj_3640[21]), 
            .SP(n8835), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(index[21]));
    defparam index_606__i21.REGSET = "RESET";
    defparam index_606__i21.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(347[38],347[43])" *) FD1P3XZ index_606__i22 (.D(n167_adj_3640[22]), 
            .SP(n8835), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(index[22]));
    defparam index_606__i22.REGSET = "RESET";
    defparam index_606__i22.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(347[38],347[43])" *) FD1P3XZ index_606__i23 (.D(n167_adj_3640[23]), 
            .SP(n8835), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(index[23]));
    defparam index_606__i23.REGSET = "RESET";
    defparam index_606__i23.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(347[38],347[43])" *) FD1P3XZ index_606__i24 (.D(n167_adj_3640[24]), 
            .SP(n8835), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(index[24]));
    defparam index_606__i24.REGSET = "RESET";
    defparam index_606__i24.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(347[38],347[43])" *) FD1P3XZ index_606__i25 (.D(n167_adj_3640[25]), 
            .SP(n8835), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(index[25]));
    defparam index_606__i25.REGSET = "RESET";
    defparam index_606__i25.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(347[38],347[43])" *) FD1P3XZ index_606__i26 (.D(n167_adj_3640[26]), 
            .SP(n8835), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(index[26]));
    defparam index_606__i26.REGSET = "RESET";
    defparam index_606__i26.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(347[38],347[43])" *) FD1P3XZ index_606__i27 (.D(n167_adj_3640[27]), 
            .SP(n8835), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(index[27]));
    defparam index_606__i27.REGSET = "RESET";
    defparam index_606__i27.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(347[38],347[43])" *) FD1P3XZ index_606__i28 (.D(n167_adj_3640[28]), 
            .SP(n8835), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(index[28]));
    defparam index_606__i28.REGSET = "RESET";
    defparam index_606__i28.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(347[38],347[43])" *) FD1P3XZ index_606__i29 (.D(n167_adj_3640[29]), 
            .SP(n8835), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(index[29]));
    defparam index_606__i29.REGSET = "RESET";
    defparam index_606__i29.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(347[38],347[43])" *) FD1P3XZ index_606__i30 (.D(n167_adj_3640[30]), 
            .SP(n8835), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(index[30]));
    defparam index_606__i30.REGSET = "RESET";
    defparam index_606__i30.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(347[38],347[43])" *) FD1P3XZ index_606__i31 (.D(n167_adj_3640[31]), 
            .SP(n8835), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(index[31]));
    defparam index_606__i31.REGSET = "RESET";
    defparam index_606__i31.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i1 (.D(temp_buffer[1]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[1]));
    defparam int_STM32_TX_Byte_i0_i1.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i2 (.D(temp_buffer[2]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[2]));
    defparam int_STM32_TX_Byte_i0_i2.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i3 (.D(temp_buffer[3]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[3]));
    defparam int_STM32_TX_Byte_i0_i3.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i4 (.D(temp_buffer[4]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[4]));
    defparam int_STM32_TX_Byte_i0_i4.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i5 (.D(temp_buffer[5]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[5]));
    defparam int_STM32_TX_Byte_i0_i5.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i6 (.D(temp_buffer[6]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[6]));
    defparam int_STM32_TX_Byte_i0_i6.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i7 (.D(temp_buffer[7]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[7]));
    defparam int_STM32_TX_Byte_i0_i7.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i8 (.D(temp_buffer[8]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[8]));
    defparam int_STM32_TX_Byte_i0_i8.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i9 (.D(temp_buffer[9]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[9]));
    defparam int_STM32_TX_Byte_i0_i9.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i10 (.D(temp_buffer[10]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[10]));
    defparam int_STM32_TX_Byte_i0_i10.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i10.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i11 (.D(temp_buffer[11]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[11]));
    defparam int_STM32_TX_Byte_i0_i11.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i11.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i12 (.D(temp_buffer[12]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[12]));
    defparam int_STM32_TX_Byte_i0_i12.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i12.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i13 (.D(temp_buffer[13]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[13]));
    defparam int_STM32_TX_Byte_i0_i13.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i13.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i14 (.D(temp_buffer[14]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[14]));
    defparam int_STM32_TX_Byte_i0_i14.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i14.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i15 (.D(temp_buffer[15]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[15]));
    defparam int_STM32_TX_Byte_i0_i15.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i15.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i16 (.D(temp_buffer[16]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[16]));
    defparam int_STM32_TX_Byte_i0_i16.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i16.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i17 (.D(temp_buffer[17]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[17]));
    defparam int_STM32_TX_Byte_i0_i17.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i17.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i18 (.D(temp_buffer[18]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[18]));
    defparam int_STM32_TX_Byte_i0_i18.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i18.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i19 (.D(temp_buffer[19]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[19]));
    defparam int_STM32_TX_Byte_i0_i19.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i19.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i20 (.D(temp_buffer[20]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[20]));
    defparam int_STM32_TX_Byte_i0_i20.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i20.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i21 (.D(temp_buffer[21]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[21]));
    defparam int_STM32_TX_Byte_i0_i21.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i21.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i22 (.D(temp_buffer[22]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[22]));
    defparam int_STM32_TX_Byte_i0_i22.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i22.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i23 (.D(temp_buffer[23]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[23]));
    defparam int_STM32_TX_Byte_i0_i23.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i23.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i24 (.D(temp_buffer[24]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[24]));
    defparam int_STM32_TX_Byte_i0_i24.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i24.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i25 (.D(temp_buffer[25]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[25]));
    defparam int_STM32_TX_Byte_i0_i25.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i25.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i26 (.D(temp_buffer[26]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[26]));
    defparam int_STM32_TX_Byte_i0_i26.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i26.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i27 (.D(temp_buffer[27]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[27]));
    defparam int_STM32_TX_Byte_i0_i27.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i27.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i28 (.D(temp_buffer[28]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[28]));
    defparam int_STM32_TX_Byte_i0_i28.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i28.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i29 (.D(temp_buffer[29]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[29]));
    defparam int_STM32_TX_Byte_i0_i29.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i29.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i30 (.D(temp_buffer[30]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[30]));
    defparam int_STM32_TX_Byte_i0_i30.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i30.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i31 (.D(temp_buffer[31]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[31]));
    defparam int_STM32_TX_Byte_i0_i31.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i31.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i32 (.D(temp_buffer[32]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[32]));
    defparam int_STM32_TX_Byte_i0_i32.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i32.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i33 (.D(temp_buffer[33]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[33]));
    defparam int_STM32_TX_Byte_i0_i33.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i33.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i34 (.D(temp_buffer[34]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[34]));
    defparam int_STM32_TX_Byte_i0_i34.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i34.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i35 (.D(temp_buffer[35]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[35]));
    defparam int_STM32_TX_Byte_i0_i35.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i35.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i36 (.D(temp_buffer[36]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[36]));
    defparam int_STM32_TX_Byte_i0_i36.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i36.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i37 (.D(temp_buffer[37]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[37]));
    defparam int_STM32_TX_Byte_i0_i37.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i37.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i38 (.D(temp_buffer[38]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[38]));
    defparam int_STM32_TX_Byte_i0_i38.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i38.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i39 (.D(temp_buffer[39]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[39]));
    defparam int_STM32_TX_Byte_i0_i39.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i39.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i40 (.D(temp_buffer[40]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[40]));
    defparam int_STM32_TX_Byte_i0_i40.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i40.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i41 (.D(temp_buffer[41]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[41]));
    defparam int_STM32_TX_Byte_i0_i41.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i41.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i42 (.D(temp_buffer[42]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[42]));
    defparam int_STM32_TX_Byte_i0_i42.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i42.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i43 (.D(temp_buffer[43]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[43]));
    defparam int_STM32_TX_Byte_i0_i43.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i43.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i44 (.D(temp_buffer[44]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[44]));
    defparam int_STM32_TX_Byte_i0_i44.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i44.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i45 (.D(temp_buffer[45]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[45]));
    defparam int_STM32_TX_Byte_i0_i45.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i45.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i46 (.D(temp_buffer[46]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[46]));
    defparam int_STM32_TX_Byte_i0_i46.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i46.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i47 (.D(temp_buffer[47]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[47]));
    defparam int_STM32_TX_Byte_i0_i47.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i47.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i48 (.D(temp_buffer[48]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[48]));
    defparam int_STM32_TX_Byte_i0_i48.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i48.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i49 (.D(temp_buffer[49]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[49]));
    defparam int_STM32_TX_Byte_i0_i49.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i49.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i50 (.D(temp_buffer[50]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[50]));
    defparam int_STM32_TX_Byte_i0_i50.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i50.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i51 (.D(temp_buffer[51]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[51]));
    defparam int_STM32_TX_Byte_i0_i51.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i51.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i52 (.D(temp_buffer[52]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[52]));
    defparam int_STM32_TX_Byte_i0_i52.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i52.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i53 (.D(temp_buffer[53]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[53]));
    defparam int_STM32_TX_Byte_i0_i53.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i53.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i54 (.D(temp_buffer[54]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[54]));
    defparam int_STM32_TX_Byte_i0_i54.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i54.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i55 (.D(temp_buffer[55]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[55]));
    defparam int_STM32_TX_Byte_i0_i55.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i55.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i56 (.D(temp_buffer[56]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[56]));
    defparam int_STM32_TX_Byte_i0_i56.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i56.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i57 (.D(temp_buffer[57]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[57]));
    defparam int_STM32_TX_Byte_i0_i57.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i57.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i58 (.D(temp_buffer[58]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[58]));
    defparam int_STM32_TX_Byte_i0_i58.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i58.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i59 (.D(temp_buffer[59]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[59]));
    defparam int_STM32_TX_Byte_i0_i59.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i59.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i60 (.D(temp_buffer[60]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[60]));
    defparam int_STM32_TX_Byte_i0_i60.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i60.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i61 (.D(temp_buffer[61]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[61]));
    defparam int_STM32_TX_Byte_i0_i61.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i61.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i62 (.D(temp_buffer[62]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[62]));
    defparam int_STM32_TX_Byte_i0_i62.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i62.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i63 (.D(temp_buffer[63]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[63]));
    defparam int_STM32_TX_Byte_i0_i63.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i63.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i64 (.D(temp_buffer[64]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[64]));
    defparam int_STM32_TX_Byte_i0_i64.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i64.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i65 (.D(temp_buffer[65]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[65]));
    defparam int_STM32_TX_Byte_i0_i65.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i65.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i66 (.D(temp_buffer[66]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[66]));
    defparam int_STM32_TX_Byte_i0_i66.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i66.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i67 (.D(temp_buffer[67]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[67]));
    defparam int_STM32_TX_Byte_i0_i67.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i67.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i68 (.D(temp_buffer[68]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[68]));
    defparam int_STM32_TX_Byte_i0_i68.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i68.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i69 (.D(temp_buffer[69]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[69]));
    defparam int_STM32_TX_Byte_i0_i69.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i69.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i70 (.D(temp_buffer[70]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[70]));
    defparam int_STM32_TX_Byte_i0_i70.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i70.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i71 (.D(temp_buffer[71]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[71]));
    defparam int_STM32_TX_Byte_i0_i71.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i71.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i72 (.D(temp_buffer[72]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[72]));
    defparam int_STM32_TX_Byte_i0_i72.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i72.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i73 (.D(temp_buffer[73]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[73]));
    defparam int_STM32_TX_Byte_i0_i73.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i73.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i74 (.D(temp_buffer[74]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[74]));
    defparam int_STM32_TX_Byte_i0_i74.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i74.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i75 (.D(temp_buffer[75]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[75]));
    defparam int_STM32_TX_Byte_i0_i75.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i75.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i76 (.D(temp_buffer[76]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[76]));
    defparam int_STM32_TX_Byte_i0_i76.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i76.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i77 (.D(temp_buffer[77]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[77]));
    defparam int_STM32_TX_Byte_i0_i77.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i77.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i78 (.D(temp_buffer[78]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[78]));
    defparam int_STM32_TX_Byte_i0_i78.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i78.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i79 (.D(temp_buffer[79]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[79]));
    defparam int_STM32_TX_Byte_i0_i79.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i79.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i80 (.D(temp_buffer[80]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[80]));
    defparam int_STM32_TX_Byte_i0_i80.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i80.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i81 (.D(temp_buffer[81]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[81]));
    defparam int_STM32_TX_Byte_i0_i81.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i81.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i82 (.D(temp_buffer[82]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[82]));
    defparam int_STM32_TX_Byte_i0_i82.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i82.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i83 (.D(temp_buffer[83]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[83]));
    defparam int_STM32_TX_Byte_i0_i83.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i83.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i84 (.D(temp_buffer[84]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[84]));
    defparam int_STM32_TX_Byte_i0_i84.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i84.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i85 (.D(temp_buffer[85]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[85]));
    defparam int_STM32_TX_Byte_i0_i85.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i85.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i86 (.D(temp_buffer[86]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[86]));
    defparam int_STM32_TX_Byte_i0_i86.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i86.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i87 (.D(temp_buffer[87]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[87]));
    defparam int_STM32_TX_Byte_i0_i87.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i87.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i88 (.D(temp_buffer[88]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[88]));
    defparam int_STM32_TX_Byte_i0_i88.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i88.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i89 (.D(temp_buffer[89]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[89]));
    defparam int_STM32_TX_Byte_i0_i89.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i89.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i90 (.D(temp_buffer[90]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[90]));
    defparam int_STM32_TX_Byte_i0_i90.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i90.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i91 (.D(temp_buffer[91]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[91]));
    defparam int_STM32_TX_Byte_i0_i91.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i91.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i92 (.D(temp_buffer[92]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[92]));
    defparam int_STM32_TX_Byte_i0_i92.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i92.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i93 (.D(temp_buffer[93]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[93]));
    defparam int_STM32_TX_Byte_i0_i93.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i93.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i94 (.D(temp_buffer[94]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[94]));
    defparam int_STM32_TX_Byte_i0_i94.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i94.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i95 (.D(temp_buffer[95]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[95]));
    defparam int_STM32_TX_Byte_i0_i95.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i95.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i96 (.D(temp_buffer[96]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[96]));
    defparam int_STM32_TX_Byte_i0_i96.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i96.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i97 (.D(temp_buffer[97]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[97]));
    defparam int_STM32_TX_Byte_i0_i97.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i97.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i98 (.D(temp_buffer[98]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[98]));
    defparam int_STM32_TX_Byte_i0_i98.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i98.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i99 (.D(temp_buffer[99]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[99]));
    defparam int_STM32_TX_Byte_i0_i99.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i99.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i100 (.D(temp_buffer[100]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[100]));
    defparam int_STM32_TX_Byte_i0_i100.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i100.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i101 (.D(temp_buffer[101]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[101]));
    defparam int_STM32_TX_Byte_i0_i101.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i101.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i102 (.D(temp_buffer[102]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[102]));
    defparam int_STM32_TX_Byte_i0_i102.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i102.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i103 (.D(temp_buffer[103]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[103]));
    defparam int_STM32_TX_Byte_i0_i103.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i103.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i104 (.D(temp_buffer[104]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[104]));
    defparam int_STM32_TX_Byte_i0_i104.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i104.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i105 (.D(temp_buffer[105]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[105]));
    defparam int_STM32_TX_Byte_i0_i105.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i105.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i106 (.D(temp_buffer[106]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[106]));
    defparam int_STM32_TX_Byte_i0_i106.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i106.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i107 (.D(temp_buffer[107]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[107]));
    defparam int_STM32_TX_Byte_i0_i107.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i107.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i108 (.D(temp_buffer[108]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[108]));
    defparam int_STM32_TX_Byte_i0_i108.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i108.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i109 (.D(temp_buffer[109]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[109]));
    defparam int_STM32_TX_Byte_i0_i109.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i109.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i110 (.D(temp_buffer[110]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[110]));
    defparam int_STM32_TX_Byte_i0_i110.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i110.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i111 (.D(temp_buffer[111]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[111]));
    defparam int_STM32_TX_Byte_i0_i111.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i111.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i112 (.D(temp_buffer[112]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[112]));
    defparam int_STM32_TX_Byte_i0_i112.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i112.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i113 (.D(temp_buffer[113]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[113]));
    defparam int_STM32_TX_Byte_i0_i113.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i113.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i114 (.D(temp_buffer[114]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[114]));
    defparam int_STM32_TX_Byte_i0_i114.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i114.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i115 (.D(temp_buffer[115]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[115]));
    defparam int_STM32_TX_Byte_i0_i115.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i115.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i116 (.D(temp_buffer[116]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[116]));
    defparam int_STM32_TX_Byte_i0_i116.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i116.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i117 (.D(temp_buffer[117]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[117]));
    defparam int_STM32_TX_Byte_i0_i117.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i117.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i118 (.D(temp_buffer[118]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[118]));
    defparam int_STM32_TX_Byte_i0_i118.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i118.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i119 (.D(temp_buffer[119]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[119]));
    defparam int_STM32_TX_Byte_i0_i119.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i119.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i120 (.D(temp_buffer[120]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[120]));
    defparam int_STM32_TX_Byte_i0_i120.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i120.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i121 (.D(temp_buffer[121]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[121]));
    defparam int_STM32_TX_Byte_i0_i121.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i121.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i122 (.D(temp_buffer[122]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[122]));
    defparam int_STM32_TX_Byte_i0_i122.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i122.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i123 (.D(temp_buffer[123]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[123]));
    defparam int_STM32_TX_Byte_i0_i123.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i123.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i124 (.D(temp_buffer[124]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[124]));
    defparam int_STM32_TX_Byte_i0_i124.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i124.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i125 (.D(temp_buffer[125]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[125]));
    defparam int_STM32_TX_Byte_i0_i125.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i125.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i126 (.D(temp_buffer[126]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[126]));
    defparam int_STM32_TX_Byte_i0_i126.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i126.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i127 (.D(temp_buffer[127]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[127]));
    defparam int_STM32_TX_Byte_i0_i127.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i127.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i128 (.D(temp_buffer[128]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[128]));
    defparam int_STM32_TX_Byte_i0_i128.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i128.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i129 (.D(temp_buffer[129]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[129]));
    defparam int_STM32_TX_Byte_i0_i129.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i129.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i130 (.D(temp_buffer[130]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[130]));
    defparam int_STM32_TX_Byte_i0_i130.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i130.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i131 (.D(temp_buffer[131]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[131]));
    defparam int_STM32_TX_Byte_i0_i131.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i131.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i132 (.D(temp_buffer[132]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[132]));
    defparam int_STM32_TX_Byte_i0_i132.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i132.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i133 (.D(temp_buffer[133]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[133]));
    defparam int_STM32_TX_Byte_i0_i133.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i133.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i134 (.D(temp_buffer[134]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[134]));
    defparam int_STM32_TX_Byte_i0_i134.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i134.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i135 (.D(temp_buffer[135]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[135]));
    defparam int_STM32_TX_Byte_i0_i135.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i135.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i136 (.D(temp_buffer[136]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[136]));
    defparam int_STM32_TX_Byte_i0_i136.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i136.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i137 (.D(temp_buffer[137]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[137]));
    defparam int_STM32_TX_Byte_i0_i137.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i137.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i138 (.D(temp_buffer[138]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[138]));
    defparam int_STM32_TX_Byte_i0_i138.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i138.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i139 (.D(temp_buffer[139]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[139]));
    defparam int_STM32_TX_Byte_i0_i139.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i139.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i140 (.D(temp_buffer[140]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[140]));
    defparam int_STM32_TX_Byte_i0_i140.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i140.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i141 (.D(temp_buffer[141]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[141]));
    defparam int_STM32_TX_Byte_i0_i141.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i141.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i142 (.D(temp_buffer[142]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[142]));
    defparam int_STM32_TX_Byte_i0_i142.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i142.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i143 (.D(temp_buffer[143]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[143]));
    defparam int_STM32_TX_Byte_i0_i143.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i143.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i144 (.D(temp_buffer[144]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[144]));
    defparam int_STM32_TX_Byte_i0_i144.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i144.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i145 (.D(temp_buffer[145]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[145]));
    defparam int_STM32_TX_Byte_i0_i145.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i145.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i146 (.D(temp_buffer[146]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[146]));
    defparam int_STM32_TX_Byte_i0_i146.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i146.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i147 (.D(temp_buffer[147]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[147]));
    defparam int_STM32_TX_Byte_i0_i147.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i147.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i148 (.D(temp_buffer[148]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[148]));
    defparam int_STM32_TX_Byte_i0_i148.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i148.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i149 (.D(temp_buffer[149]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[149]));
    defparam int_STM32_TX_Byte_i0_i149.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i149.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i150 (.D(temp_buffer[150]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[150]));
    defparam int_STM32_TX_Byte_i0_i150.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i150.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i151 (.D(temp_buffer[151]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[151]));
    defparam int_STM32_TX_Byte_i0_i151.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i151.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i152 (.D(temp_buffer[152]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[152]));
    defparam int_STM32_TX_Byte_i0_i152.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i152.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i153 (.D(temp_buffer[153]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[153]));
    defparam int_STM32_TX_Byte_i0_i153.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i153.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i154 (.D(temp_buffer[154]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[154]));
    defparam int_STM32_TX_Byte_i0_i154.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i154.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i155 (.D(temp_buffer[155]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[155]));
    defparam int_STM32_TX_Byte_i0_i155.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i155.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i156 (.D(temp_buffer[156]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[156]));
    defparam int_STM32_TX_Byte_i0_i156.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i156.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i157 (.D(temp_buffer[157]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[157]));
    defparam int_STM32_TX_Byte_i0_i157.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i157.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i158 (.D(temp_buffer[158]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[158]));
    defparam int_STM32_TX_Byte_i0_i158.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i158.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i159 (.D(temp_buffer[159]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[159]));
    defparam int_STM32_TX_Byte_i0_i159.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i159.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i160 (.D(temp_buffer[160]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[160]));
    defparam int_STM32_TX_Byte_i0_i160.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i160.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i161 (.D(temp_buffer[161]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[161]));
    defparam int_STM32_TX_Byte_i0_i161.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i161.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i162 (.D(temp_buffer[162]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[162]));
    defparam int_STM32_TX_Byte_i0_i162.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i162.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i163 (.D(temp_buffer[163]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[163]));
    defparam int_STM32_TX_Byte_i0_i163.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i163.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i164 (.D(temp_buffer[164]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[164]));
    defparam int_STM32_TX_Byte_i0_i164.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i164.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i165 (.D(temp_buffer[165]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[165]));
    defparam int_STM32_TX_Byte_i0_i165.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i165.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i166 (.D(temp_buffer[166]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[166]));
    defparam int_STM32_TX_Byte_i0_i166.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i166.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i167 (.D(temp_buffer[167]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[167]));
    defparam int_STM32_TX_Byte_i0_i167.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i167.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i168 (.D(temp_buffer[168]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[168]));
    defparam int_STM32_TX_Byte_i0_i168.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i168.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i169 (.D(temp_buffer[169]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[169]));
    defparam int_STM32_TX_Byte_i0_i169.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i169.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i170 (.D(temp_buffer[170]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[170]));
    defparam int_STM32_TX_Byte_i0_i170.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i170.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i171 (.D(temp_buffer[171]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[171]));
    defparam int_STM32_TX_Byte_i0_i171.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i171.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i172 (.D(temp_buffer[172]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[172]));
    defparam int_STM32_TX_Byte_i0_i172.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i172.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i173 (.D(temp_buffer[173]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[173]));
    defparam int_STM32_TX_Byte_i0_i173.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i173.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i174 (.D(temp_buffer[174]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[174]));
    defparam int_STM32_TX_Byte_i0_i174.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i174.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i175 (.D(temp_buffer[175]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[175]));
    defparam int_STM32_TX_Byte_i0_i175.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i175.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i176 (.D(temp_buffer[176]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[176]));
    defparam int_STM32_TX_Byte_i0_i176.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i176.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i177 (.D(temp_buffer[177]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[177]));
    defparam int_STM32_TX_Byte_i0_i177.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i177.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i178 (.D(temp_buffer[178]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[178]));
    defparam int_STM32_TX_Byte_i0_i178.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i178.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i179 (.D(temp_buffer[179]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[179]));
    defparam int_STM32_TX_Byte_i0_i179.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i179.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i180 (.D(temp_buffer[180]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[180]));
    defparam int_STM32_TX_Byte_i0_i180.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i180.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i181 (.D(temp_buffer[181]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[181]));
    defparam int_STM32_TX_Byte_i0_i181.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i181.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i182 (.D(temp_buffer[182]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[182]));
    defparam int_STM32_TX_Byte_i0_i182.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i182.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i183 (.D(temp_buffer[183]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[183]));
    defparam int_STM32_TX_Byte_i0_i183.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i183.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i184 (.D(temp_buffer[184]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[184]));
    defparam int_STM32_TX_Byte_i0_i184.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i184.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i185 (.D(temp_buffer[185]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[185]));
    defparam int_STM32_TX_Byte_i0_i185.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i185.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i186 (.D(temp_buffer[186]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[186]));
    defparam int_STM32_TX_Byte_i0_i186.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i186.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i187 (.D(temp_buffer[187]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[187]));
    defparam int_STM32_TX_Byte_i0_i187.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i187.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i188 (.D(temp_buffer[188]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[188]));
    defparam int_STM32_TX_Byte_i0_i188.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i188.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i189 (.D(temp_buffer[189]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[189]));
    defparam int_STM32_TX_Byte_i0_i189.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i189.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i190 (.D(temp_buffer[190]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[190]));
    defparam int_STM32_TX_Byte_i0_i190.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i190.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i191 (.D(temp_buffer[191]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[191]));
    defparam int_STM32_TX_Byte_i0_i191.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i191.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i192 (.D(temp_buffer[192]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[192]));
    defparam int_STM32_TX_Byte_i0_i192.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i192.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i193 (.D(temp_buffer[193]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[193]));
    defparam int_STM32_TX_Byte_i0_i193.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i193.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i194 (.D(temp_buffer[194]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[194]));
    defparam int_STM32_TX_Byte_i0_i194.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i194.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i195 (.D(temp_buffer[195]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[195]));
    defparam int_STM32_TX_Byte_i0_i195.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i195.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i196 (.D(temp_buffer[196]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[196]));
    defparam int_STM32_TX_Byte_i0_i196.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i196.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i197 (.D(temp_buffer[197]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[197]));
    defparam int_STM32_TX_Byte_i0_i197.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i197.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i198 (.D(temp_buffer[198]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[198]));
    defparam int_STM32_TX_Byte_i0_i198.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i198.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i199 (.D(temp_buffer[199]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[199]));
    defparam int_STM32_TX_Byte_i0_i199.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i199.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i200 (.D(temp_buffer[200]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[200]));
    defparam int_STM32_TX_Byte_i0_i200.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i200.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i201 (.D(temp_buffer[201]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[201]));
    defparam int_STM32_TX_Byte_i0_i201.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i201.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i202 (.D(temp_buffer[202]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[202]));
    defparam int_STM32_TX_Byte_i0_i202.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i202.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i203 (.D(temp_buffer[203]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[203]));
    defparam int_STM32_TX_Byte_i0_i203.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i203.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i204 (.D(temp_buffer[204]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[204]));
    defparam int_STM32_TX_Byte_i0_i204.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i204.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i205 (.D(temp_buffer[205]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[205]));
    defparam int_STM32_TX_Byte_i0_i205.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i205.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i206 (.D(temp_buffer[206]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[206]));
    defparam int_STM32_TX_Byte_i0_i206.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i206.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i207 (.D(temp_buffer[207]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[207]));
    defparam int_STM32_TX_Byte_i0_i207.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i207.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i208 (.D(temp_buffer[208]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[208]));
    defparam int_STM32_TX_Byte_i0_i208.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i208.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i209 (.D(temp_buffer[209]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[209]));
    defparam int_STM32_TX_Byte_i0_i209.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i209.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i210 (.D(temp_buffer[210]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[210]));
    defparam int_STM32_TX_Byte_i0_i210.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i210.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i211 (.D(temp_buffer[211]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[211]));
    defparam int_STM32_TX_Byte_i0_i211.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i211.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i212 (.D(temp_buffer[212]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[212]));
    defparam int_STM32_TX_Byte_i0_i212.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i212.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i213 (.D(temp_buffer[213]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[213]));
    defparam int_STM32_TX_Byte_i0_i213.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i213.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i214 (.D(temp_buffer[214]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[214]));
    defparam int_STM32_TX_Byte_i0_i214.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i214.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i215 (.D(temp_buffer[215]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[215]));
    defparam int_STM32_TX_Byte_i0_i215.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i215.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i216 (.D(temp_buffer[216]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[216]));
    defparam int_STM32_TX_Byte_i0_i216.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i216.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i217 (.D(temp_buffer[217]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[217]));
    defparam int_STM32_TX_Byte_i0_i217.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i217.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i218 (.D(temp_buffer[218]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[218]));
    defparam int_STM32_TX_Byte_i0_i218.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i218.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i219 (.D(temp_buffer[219]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[219]));
    defparam int_STM32_TX_Byte_i0_i219.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i219.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i220 (.D(temp_buffer[220]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[220]));
    defparam int_STM32_TX_Byte_i0_i220.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i220.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i221 (.D(temp_buffer[221]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[221]));
    defparam int_STM32_TX_Byte_i0_i221.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i221.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i222 (.D(temp_buffer[222]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[222]));
    defparam int_STM32_TX_Byte_i0_i222.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i222.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i223 (.D(temp_buffer[223]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[223]));
    defparam int_STM32_TX_Byte_i0_i223.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i223.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i224 (.D(temp_buffer[224]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[224]));
    defparam int_STM32_TX_Byte_i0_i224.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i224.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i225 (.D(temp_buffer[225]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[225]));
    defparam int_STM32_TX_Byte_i0_i225.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i225.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i226 (.D(temp_buffer[226]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[226]));
    defparam int_STM32_TX_Byte_i0_i226.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i226.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i227 (.D(temp_buffer[227]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[227]));
    defparam int_STM32_TX_Byte_i0_i227.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i227.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i228 (.D(temp_buffer[228]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[228]));
    defparam int_STM32_TX_Byte_i0_i228.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i228.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i229 (.D(temp_buffer[229]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[229]));
    defparam int_STM32_TX_Byte_i0_i229.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i229.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i230 (.D(temp_buffer[230]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[230]));
    defparam int_STM32_TX_Byte_i0_i230.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i230.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i231 (.D(temp_buffer[231]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[231]));
    defparam int_STM32_TX_Byte_i0_i231.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i231.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i232 (.D(temp_buffer[232]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[232]));
    defparam int_STM32_TX_Byte_i0_i232.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i232.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i233 (.D(temp_buffer[233]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[233]));
    defparam int_STM32_TX_Byte_i0_i233.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i233.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i234 (.D(temp_buffer[234]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[234]));
    defparam int_STM32_TX_Byte_i0_i234.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i234.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i235 (.D(temp_buffer[235]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[235]));
    defparam int_STM32_TX_Byte_i0_i235.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i235.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i236 (.D(temp_buffer[236]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[236]));
    defparam int_STM32_TX_Byte_i0_i236.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i236.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i237 (.D(temp_buffer[237]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[237]));
    defparam int_STM32_TX_Byte_i0_i237.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i237.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i238 (.D(temp_buffer[238]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[238]));
    defparam int_STM32_TX_Byte_i0_i238.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i238.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i239 (.D(temp_buffer[239]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[239]));
    defparam int_STM32_TX_Byte_i0_i239.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i239.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i240 (.D(temp_buffer[240]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[240]));
    defparam int_STM32_TX_Byte_i0_i240.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i240.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i241 (.D(temp_buffer[241]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[241]));
    defparam int_STM32_TX_Byte_i0_i241.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i241.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i242 (.D(temp_buffer[242]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[242]));
    defparam int_STM32_TX_Byte_i0_i242.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i242.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i243 (.D(temp_buffer[243]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[243]));
    defparam int_STM32_TX_Byte_i0_i243.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i243.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i244 (.D(temp_buffer[244]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[244]));
    defparam int_STM32_TX_Byte_i0_i244.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i244.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i245 (.D(temp_buffer[245]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[245]));
    defparam int_STM32_TX_Byte_i0_i245.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i245.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i246 (.D(temp_buffer[246]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[246]));
    defparam int_STM32_TX_Byte_i0_i246.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i246.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i247 (.D(temp_buffer[247]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[247]));
    defparam int_STM32_TX_Byte_i0_i247.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i247.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i248 (.D(temp_buffer[248]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[248]));
    defparam int_STM32_TX_Byte_i0_i248.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i248.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i249 (.D(temp_buffer[249]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[249]));
    defparam int_STM32_TX_Byte_i0_i249.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i249.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i250 (.D(temp_buffer[250]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[250]));
    defparam int_STM32_TX_Byte_i0_i250.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i250.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i251 (.D(temp_buffer[251]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[251]));
    defparam int_STM32_TX_Byte_i0_i251.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i251.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i252 (.D(temp_buffer[252]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[252]));
    defparam int_STM32_TX_Byte_i0_i252.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i252.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i253 (.D(temp_buffer[253]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[253]));
    defparam int_STM32_TX_Byte_i0_i253.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i253.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i254 (.D(temp_buffer[254]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[254]));
    defparam int_STM32_TX_Byte_i0_i254.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i254.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i255 (.D(temp_buffer[255]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[255]));
    defparam int_STM32_TX_Byte_i0_i255.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i255.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i256 (.D(temp_buffer[256]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[256]));
    defparam int_STM32_TX_Byte_i0_i256.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i256.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i257 (.D(temp_buffer[257]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[257]));
    defparam int_STM32_TX_Byte_i0_i257.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i257.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i258 (.D(temp_buffer[258]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[258]));
    defparam int_STM32_TX_Byte_i0_i258.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i258.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i259 (.D(temp_buffer[259]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[259]));
    defparam int_STM32_TX_Byte_i0_i259.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i259.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i260 (.D(temp_buffer[260]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[260]));
    defparam int_STM32_TX_Byte_i0_i260.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i260.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i261 (.D(temp_buffer[261]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[261]));
    defparam int_STM32_TX_Byte_i0_i261.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i261.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i262 (.D(temp_buffer[262]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[262]));
    defparam int_STM32_TX_Byte_i0_i262.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i262.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i263 (.D(temp_buffer[263]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[263]));
    defparam int_STM32_TX_Byte_i0_i263.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i263.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i264 (.D(temp_buffer[264]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[264]));
    defparam int_STM32_TX_Byte_i0_i264.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i264.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i265 (.D(temp_buffer[265]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[265]));
    defparam int_STM32_TX_Byte_i0_i265.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i265.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i266 (.D(temp_buffer[266]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[266]));
    defparam int_STM32_TX_Byte_i0_i266.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i266.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i267 (.D(temp_buffer[267]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[267]));
    defparam int_STM32_TX_Byte_i0_i267.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i267.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i268 (.D(temp_buffer[268]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[268]));
    defparam int_STM32_TX_Byte_i0_i268.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i268.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i269 (.D(temp_buffer[269]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[269]));
    defparam int_STM32_TX_Byte_i0_i269.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i269.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i270 (.D(temp_buffer[270]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[270]));
    defparam int_STM32_TX_Byte_i0_i270.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i270.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i271 (.D(temp_buffer[271]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[271]));
    defparam int_STM32_TX_Byte_i0_i271.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i271.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i272 (.D(temp_buffer[272]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[272]));
    defparam int_STM32_TX_Byte_i0_i272.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i272.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i273 (.D(temp_buffer[273]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[273]));
    defparam int_STM32_TX_Byte_i0_i273.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i273.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i274 (.D(temp_buffer[274]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[274]));
    defparam int_STM32_TX_Byte_i0_i274.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i274.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i275 (.D(temp_buffer[275]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[275]));
    defparam int_STM32_TX_Byte_i0_i275.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i275.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i276 (.D(temp_buffer[276]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[276]));
    defparam int_STM32_TX_Byte_i0_i276.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i276.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i277 (.D(temp_buffer[277]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[277]));
    defparam int_STM32_TX_Byte_i0_i277.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i277.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i278 (.D(temp_buffer[278]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[278]));
    defparam int_STM32_TX_Byte_i0_i278.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i278.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i279 (.D(temp_buffer[279]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[279]));
    defparam int_STM32_TX_Byte_i0_i279.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i279.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i280 (.D(temp_buffer[280]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[280]));
    defparam int_STM32_TX_Byte_i0_i280.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i280.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i281 (.D(temp_buffer[281]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[281]));
    defparam int_STM32_TX_Byte_i0_i281.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i281.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i282 (.D(temp_buffer[282]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[282]));
    defparam int_STM32_TX_Byte_i0_i282.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i282.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i283 (.D(temp_buffer[283]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[283]));
    defparam int_STM32_TX_Byte_i0_i283.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i283.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i284 (.D(temp_buffer[284]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[284]));
    defparam int_STM32_TX_Byte_i0_i284.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i284.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i285 (.D(temp_buffer[285]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[285]));
    defparam int_STM32_TX_Byte_i0_i285.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i285.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i286 (.D(temp_buffer[286]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[286]));
    defparam int_STM32_TX_Byte_i0_i286.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i286.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i287 (.D(temp_buffer[287]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[287]));
    defparam int_STM32_TX_Byte_i0_i287.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i287.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i288 (.D(temp_buffer[288]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[288]));
    defparam int_STM32_TX_Byte_i0_i288.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i288.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i289 (.D(temp_buffer[289]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[289]));
    defparam int_STM32_TX_Byte_i0_i289.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i289.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i290 (.D(temp_buffer[290]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[290]));
    defparam int_STM32_TX_Byte_i0_i290.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i290.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i291 (.D(temp_buffer[291]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[291]));
    defparam int_STM32_TX_Byte_i0_i291.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i291.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i292 (.D(temp_buffer[292]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[292]));
    defparam int_STM32_TX_Byte_i0_i292.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i292.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i293 (.D(temp_buffer[293]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[293]));
    defparam int_STM32_TX_Byte_i0_i293.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i293.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i294 (.D(temp_buffer[294]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[294]));
    defparam int_STM32_TX_Byte_i0_i294.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i294.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i295 (.D(temp_buffer[295]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[295]));
    defparam int_STM32_TX_Byte_i0_i295.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i295.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i296 (.D(temp_buffer[296]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[296]));
    defparam int_STM32_TX_Byte_i0_i296.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i296.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i297 (.D(temp_buffer[297]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[297]));
    defparam int_STM32_TX_Byte_i0_i297.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i297.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i298 (.D(temp_buffer[298]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[298]));
    defparam int_STM32_TX_Byte_i0_i298.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i298.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i299 (.D(temp_buffer[299]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[299]));
    defparam int_STM32_TX_Byte_i0_i299.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i299.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i300 (.D(temp_buffer[300]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[300]));
    defparam int_STM32_TX_Byte_i0_i300.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i300.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i301 (.D(temp_buffer[301]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[301]));
    defparam int_STM32_TX_Byte_i0_i301.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i301.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i302 (.D(temp_buffer[302]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[302]));
    defparam int_STM32_TX_Byte_i0_i302.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i302.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i303 (.D(temp_buffer[303]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[303]));
    defparam int_STM32_TX_Byte_i0_i303.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i303.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i304 (.D(temp_buffer[304]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[304]));
    defparam int_STM32_TX_Byte_i0_i304.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i304.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i305 (.D(temp_buffer[305]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[305]));
    defparam int_STM32_TX_Byte_i0_i305.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i305.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i306 (.D(temp_buffer[306]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[306]));
    defparam int_STM32_TX_Byte_i0_i306.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i306.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i307 (.D(temp_buffer[307]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[307]));
    defparam int_STM32_TX_Byte_i0_i307.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i307.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i308 (.D(temp_buffer[308]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[308]));
    defparam int_STM32_TX_Byte_i0_i308.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i308.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i309 (.D(temp_buffer[309]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[309]));
    defparam int_STM32_TX_Byte_i0_i309.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i309.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i310 (.D(temp_buffer[310]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[310]));
    defparam int_STM32_TX_Byte_i0_i310.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i310.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i311 (.D(temp_buffer[311]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[311]));
    defparam int_STM32_TX_Byte_i0_i311.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i311.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i312 (.D(temp_buffer[312]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[312]));
    defparam int_STM32_TX_Byte_i0_i312.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i312.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i313 (.D(temp_buffer[313]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[313]));
    defparam int_STM32_TX_Byte_i0_i313.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i313.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i314 (.D(temp_buffer[314]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[314]));
    defparam int_STM32_TX_Byte_i0_i314.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i314.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i315 (.D(temp_buffer[315]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[315]));
    defparam int_STM32_TX_Byte_i0_i315.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i315.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i316 (.D(temp_buffer[316]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[316]));
    defparam int_STM32_TX_Byte_i0_i316.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i316.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i317 (.D(temp_buffer[317]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[317]));
    defparam int_STM32_TX_Byte_i0_i317.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i317.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i318 (.D(temp_buffer[318]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[318]));
    defparam int_STM32_TX_Byte_i0_i318.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i318.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i319 (.D(temp_buffer[319]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[319]));
    defparam int_STM32_TX_Byte_i0_i319.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i319.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i320 (.D(temp_buffer[320]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[320]));
    defparam int_STM32_TX_Byte_i0_i320.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i320.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i321 (.D(temp_buffer[321]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[321]));
    defparam int_STM32_TX_Byte_i0_i321.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i321.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i322 (.D(temp_buffer[322]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[322]));
    defparam int_STM32_TX_Byte_i0_i322.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i322.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i323 (.D(temp_buffer[323]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[323]));
    defparam int_STM32_TX_Byte_i0_i323.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i323.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i324 (.D(temp_buffer[324]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[324]));
    defparam int_STM32_TX_Byte_i0_i324.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i324.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i325 (.D(temp_buffer[325]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[325]));
    defparam int_STM32_TX_Byte_i0_i325.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i325.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i326 (.D(temp_buffer[326]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[326]));
    defparam int_STM32_TX_Byte_i0_i326.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i326.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i327 (.D(temp_buffer[327]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[327]));
    defparam int_STM32_TX_Byte_i0_i327.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i327.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i328 (.D(temp_buffer[328]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[328]));
    defparam int_STM32_TX_Byte_i0_i328.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i328.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i329 (.D(temp_buffer[329]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[329]));
    defparam int_STM32_TX_Byte_i0_i329.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i329.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i330 (.D(temp_buffer[330]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[330]));
    defparam int_STM32_TX_Byte_i0_i330.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i330.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i331 (.D(temp_buffer[331]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[331]));
    defparam int_STM32_TX_Byte_i0_i331.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i331.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i332 (.D(temp_buffer[332]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[332]));
    defparam int_STM32_TX_Byte_i0_i332.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i332.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i333 (.D(temp_buffer[333]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[333]));
    defparam int_STM32_TX_Byte_i0_i333.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i333.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i334 (.D(temp_buffer[334]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[334]));
    defparam int_STM32_TX_Byte_i0_i334.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i334.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i335 (.D(temp_buffer[335]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[335]));
    defparam int_STM32_TX_Byte_i0_i335.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i335.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i336 (.D(temp_buffer[336]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[336]));
    defparam int_STM32_TX_Byte_i0_i336.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i336.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i337 (.D(temp_buffer[337]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[337]));
    defparam int_STM32_TX_Byte_i0_i337.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i337.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i338 (.D(temp_buffer[338]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[338]));
    defparam int_STM32_TX_Byte_i0_i338.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i338.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i339 (.D(temp_buffer[339]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[339]));
    defparam int_STM32_TX_Byte_i0_i339.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i339.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i340 (.D(temp_buffer[340]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[340]));
    defparam int_STM32_TX_Byte_i0_i340.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i340.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i341 (.D(temp_buffer[341]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[341]));
    defparam int_STM32_TX_Byte_i0_i341.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i341.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i342 (.D(temp_buffer[342]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[342]));
    defparam int_STM32_TX_Byte_i0_i342.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i342.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i343 (.D(temp_buffer[343]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[343]));
    defparam int_STM32_TX_Byte_i0_i343.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i343.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i344 (.D(temp_buffer[344]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[344]));
    defparam int_STM32_TX_Byte_i0_i344.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i344.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i345 (.D(temp_buffer[345]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[345]));
    defparam int_STM32_TX_Byte_i0_i345.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i345.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i346 (.D(temp_buffer[346]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[346]));
    defparam int_STM32_TX_Byte_i0_i346.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i346.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i347 (.D(temp_buffer[347]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[347]));
    defparam int_STM32_TX_Byte_i0_i347.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i347.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i348 (.D(temp_buffer[348]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[348]));
    defparam int_STM32_TX_Byte_i0_i348.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i348.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i349 (.D(temp_buffer[349]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[349]));
    defparam int_STM32_TX_Byte_i0_i349.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i349.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i350 (.D(temp_buffer[350]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[350]));
    defparam int_STM32_TX_Byte_i0_i350.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i350.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i351 (.D(temp_buffer[351]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[351]));
    defparam int_STM32_TX_Byte_i0_i351.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i351.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i352 (.D(temp_buffer[352]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[352]));
    defparam int_STM32_TX_Byte_i0_i352.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i352.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i353 (.D(temp_buffer[353]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[353]));
    defparam int_STM32_TX_Byte_i0_i353.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i353.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i354 (.D(temp_buffer[354]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[354]));
    defparam int_STM32_TX_Byte_i0_i354.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i354.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i355 (.D(temp_buffer[355]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[355]));
    defparam int_STM32_TX_Byte_i0_i355.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i355.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i356 (.D(temp_buffer[356]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[356]));
    defparam int_STM32_TX_Byte_i0_i356.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i356.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i357 (.D(temp_buffer[357]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[357]));
    defparam int_STM32_TX_Byte_i0_i357.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i357.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i358 (.D(temp_buffer[358]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[358]));
    defparam int_STM32_TX_Byte_i0_i358.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i358.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i359 (.D(temp_buffer[359]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[359]));
    defparam int_STM32_TX_Byte_i0_i359.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i359.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i360 (.D(temp_buffer[360]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[360]));
    defparam int_STM32_TX_Byte_i0_i360.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i360.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i361 (.D(temp_buffer[361]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[361]));
    defparam int_STM32_TX_Byte_i0_i361.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i361.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i362 (.D(temp_buffer[362]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[362]));
    defparam int_STM32_TX_Byte_i0_i362.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i362.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i363 (.D(temp_buffer[363]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[363]));
    defparam int_STM32_TX_Byte_i0_i363.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i363.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i364 (.D(temp_buffer[364]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[364]));
    defparam int_STM32_TX_Byte_i0_i364.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i364.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i365 (.D(temp_buffer[365]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[365]));
    defparam int_STM32_TX_Byte_i0_i365.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i365.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i366 (.D(temp_buffer[366]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[366]));
    defparam int_STM32_TX_Byte_i0_i366.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i366.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i367 (.D(temp_buffer[367]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[367]));
    defparam int_STM32_TX_Byte_i0_i367.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i367.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i368 (.D(temp_buffer[368]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[368]));
    defparam int_STM32_TX_Byte_i0_i368.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i368.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i369 (.D(temp_buffer[369]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[369]));
    defparam int_STM32_TX_Byte_i0_i369.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i369.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i370 (.D(temp_buffer[370]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[370]));
    defparam int_STM32_TX_Byte_i0_i370.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i370.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i371 (.D(temp_buffer[371]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[371]));
    defparam int_STM32_TX_Byte_i0_i371.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i371.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i372 (.D(temp_buffer[372]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[372]));
    defparam int_STM32_TX_Byte_i0_i372.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i372.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i373 (.D(temp_buffer[373]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[373]));
    defparam int_STM32_TX_Byte_i0_i373.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i373.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i374 (.D(temp_buffer[374]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[374]));
    defparam int_STM32_TX_Byte_i0_i374.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i374.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i375 (.D(temp_buffer[375]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[375]));
    defparam int_STM32_TX_Byte_i0_i375.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i375.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i376 (.D(temp_buffer[376]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[376]));
    defparam int_STM32_TX_Byte_i0_i376.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i376.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i377 (.D(temp_buffer[377]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[377]));
    defparam int_STM32_TX_Byte_i0_i377.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i377.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i378 (.D(temp_buffer[378]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[378]));
    defparam int_STM32_TX_Byte_i0_i378.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i378.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i379 (.D(temp_buffer[379]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[379]));
    defparam int_STM32_TX_Byte_i0_i379.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i379.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i380 (.D(temp_buffer[380]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[380]));
    defparam int_STM32_TX_Byte_i0_i380.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i380.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i381 (.D(temp_buffer[381]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[381]));
    defparam int_STM32_TX_Byte_i0_i381.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i381.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i382 (.D(temp_buffer[382]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[382]));
    defparam int_STM32_TX_Byte_i0_i382.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i382.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i383 (.D(temp_buffer[383]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[383]));
    defparam int_STM32_TX_Byte_i0_i383.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i383.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i384 (.D(temp_buffer[384]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[384]));
    defparam int_STM32_TX_Byte_i0_i384.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i384.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i385 (.D(temp_buffer[385]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[385]));
    defparam int_STM32_TX_Byte_i0_i385.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i385.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i386 (.D(temp_buffer[386]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[386]));
    defparam int_STM32_TX_Byte_i0_i386.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i386.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i387 (.D(temp_buffer[387]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[387]));
    defparam int_STM32_TX_Byte_i0_i387.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i387.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i388 (.D(temp_buffer[388]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[388]));
    defparam int_STM32_TX_Byte_i0_i388.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i388.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i389 (.D(temp_buffer[389]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[389]));
    defparam int_STM32_TX_Byte_i0_i389.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i389.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i390 (.D(temp_buffer[390]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[390]));
    defparam int_STM32_TX_Byte_i0_i390.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i390.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i391 (.D(temp_buffer[391]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[391]));
    defparam int_STM32_TX_Byte_i0_i391.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i391.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i392 (.D(temp_buffer[392]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[392]));
    defparam int_STM32_TX_Byte_i0_i392.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i392.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i393 (.D(temp_buffer[393]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[393]));
    defparam int_STM32_TX_Byte_i0_i393.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i393.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i394 (.D(temp_buffer[394]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[394]));
    defparam int_STM32_TX_Byte_i0_i394.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i394.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i395 (.D(temp_buffer[395]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[395]));
    defparam int_STM32_TX_Byte_i0_i395.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i395.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i396 (.D(temp_buffer[396]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[396]));
    defparam int_STM32_TX_Byte_i0_i396.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i396.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i397 (.D(temp_buffer[397]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[397]));
    defparam int_STM32_TX_Byte_i0_i397.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i397.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i398 (.D(temp_buffer[398]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[398]));
    defparam int_STM32_TX_Byte_i0_i398.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i398.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i399 (.D(temp_buffer[399]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[399]));
    defparam int_STM32_TX_Byte_i0_i399.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i399.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i400 (.D(temp_buffer[400]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[400]));
    defparam int_STM32_TX_Byte_i0_i400.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i400.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i401 (.D(temp_buffer[401]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[401]));
    defparam int_STM32_TX_Byte_i0_i401.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i401.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i402 (.D(temp_buffer[402]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[402]));
    defparam int_STM32_TX_Byte_i0_i402.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i402.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i403 (.D(temp_buffer[403]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[403]));
    defparam int_STM32_TX_Byte_i0_i403.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i403.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i404 (.D(temp_buffer[404]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[404]));
    defparam int_STM32_TX_Byte_i0_i404.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i404.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i405 (.D(temp_buffer[405]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[405]));
    defparam int_STM32_TX_Byte_i0_i405.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i405.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i406 (.D(temp_buffer[406]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[406]));
    defparam int_STM32_TX_Byte_i0_i406.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i406.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i407 (.D(temp_buffer[407]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[407]));
    defparam int_STM32_TX_Byte_i0_i407.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i407.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i408 (.D(temp_buffer[408]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[408]));
    defparam int_STM32_TX_Byte_i0_i408.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i408.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i409 (.D(temp_buffer[409]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[409]));
    defparam int_STM32_TX_Byte_i0_i409.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i409.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i410 (.D(temp_buffer[410]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[410]));
    defparam int_STM32_TX_Byte_i0_i410.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i410.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i411 (.D(temp_buffer[411]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[411]));
    defparam int_STM32_TX_Byte_i0_i411.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i411.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i412 (.D(temp_buffer[412]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[412]));
    defparam int_STM32_TX_Byte_i0_i412.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i412.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i413 (.D(temp_buffer[413]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[413]));
    defparam int_STM32_TX_Byte_i0_i413.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i413.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i414 (.D(temp_buffer[414]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[414]));
    defparam int_STM32_TX_Byte_i0_i414.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i414.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i415 (.D(temp_buffer[415]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[415]));
    defparam int_STM32_TX_Byte_i0_i415.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i415.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i416 (.D(temp_buffer[416]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[416]));
    defparam int_STM32_TX_Byte_i0_i416.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i416.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i417 (.D(temp_buffer[417]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[417]));
    defparam int_STM32_TX_Byte_i0_i417.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i417.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i418 (.D(temp_buffer[418]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[418]));
    defparam int_STM32_TX_Byte_i0_i418.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i418.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i419 (.D(temp_buffer[419]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[419]));
    defparam int_STM32_TX_Byte_i0_i419.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i419.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i420 (.D(temp_buffer[420]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[420]));
    defparam int_STM32_TX_Byte_i0_i420.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i420.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i421 (.D(temp_buffer[421]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[421]));
    defparam int_STM32_TX_Byte_i0_i421.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i421.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i422 (.D(temp_buffer[422]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[422]));
    defparam int_STM32_TX_Byte_i0_i422.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i422.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i423 (.D(temp_buffer[423]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[423]));
    defparam int_STM32_TX_Byte_i0_i423.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i423.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i424 (.D(temp_buffer[424]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[424]));
    defparam int_STM32_TX_Byte_i0_i424.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i424.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i425 (.D(temp_buffer[425]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[425]));
    defparam int_STM32_TX_Byte_i0_i425.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i425.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i426 (.D(temp_buffer[426]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[426]));
    defparam int_STM32_TX_Byte_i0_i426.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i426.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i427 (.D(temp_buffer[427]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[427]));
    defparam int_STM32_TX_Byte_i0_i427.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i427.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i428 (.D(temp_buffer[428]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[428]));
    defparam int_STM32_TX_Byte_i0_i428.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i428.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i429 (.D(temp_buffer[429]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[429]));
    defparam int_STM32_TX_Byte_i0_i429.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i429.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i430 (.D(temp_buffer[430]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[430]));
    defparam int_STM32_TX_Byte_i0_i430.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i430.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i431 (.D(temp_buffer[431]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[431]));
    defparam int_STM32_TX_Byte_i0_i431.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i431.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i432 (.D(temp_buffer[432]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[432]));
    defparam int_STM32_TX_Byte_i0_i432.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i432.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i433 (.D(temp_buffer[433]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[433]));
    defparam int_STM32_TX_Byte_i0_i433.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i433.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i434 (.D(temp_buffer[434]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[434]));
    defparam int_STM32_TX_Byte_i0_i434.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i434.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i435 (.D(temp_buffer[435]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[435]));
    defparam int_STM32_TX_Byte_i0_i435.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i435.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i436 (.D(temp_buffer[436]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[436]));
    defparam int_STM32_TX_Byte_i0_i436.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i436.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i437 (.D(temp_buffer[437]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[437]));
    defparam int_STM32_TX_Byte_i0_i437.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i437.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i438 (.D(temp_buffer[438]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[438]));
    defparam int_STM32_TX_Byte_i0_i438.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i438.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i439 (.D(temp_buffer[439]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[439]));
    defparam int_STM32_TX_Byte_i0_i439.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i439.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i440 (.D(temp_buffer[440]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[440]));
    defparam int_STM32_TX_Byte_i0_i440.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i440.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i441 (.D(temp_buffer[441]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[441]));
    defparam int_STM32_TX_Byte_i0_i441.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i441.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i442 (.D(temp_buffer[442]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[442]));
    defparam int_STM32_TX_Byte_i0_i442.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i442.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i443 (.D(temp_buffer[443]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[443]));
    defparam int_STM32_TX_Byte_i0_i443.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i443.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i444 (.D(temp_buffer[444]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[444]));
    defparam int_STM32_TX_Byte_i0_i444.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i444.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i445 (.D(temp_buffer[445]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[445]));
    defparam int_STM32_TX_Byte_i0_i445.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i445.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i446 (.D(temp_buffer[446]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[446]));
    defparam int_STM32_TX_Byte_i0_i446.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i446.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i447 (.D(temp_buffer[447]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[447]));
    defparam int_STM32_TX_Byte_i0_i447.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i447.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i448 (.D(temp_buffer[448]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[448]));
    defparam int_STM32_TX_Byte_i0_i448.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i448.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i449 (.D(temp_buffer[449]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[449]));
    defparam int_STM32_TX_Byte_i0_i449.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i449.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i450 (.D(temp_buffer[450]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[450]));
    defparam int_STM32_TX_Byte_i0_i450.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i450.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i451 (.D(temp_buffer[451]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[451]));
    defparam int_STM32_TX_Byte_i0_i451.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i451.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i452 (.D(temp_buffer[452]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[452]));
    defparam int_STM32_TX_Byte_i0_i452.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i452.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i453 (.D(temp_buffer[453]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[453]));
    defparam int_STM32_TX_Byte_i0_i453.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i453.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i454 (.D(temp_buffer[454]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[454]));
    defparam int_STM32_TX_Byte_i0_i454.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i454.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i455 (.D(temp_buffer[455]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[455]));
    defparam int_STM32_TX_Byte_i0_i455.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i455.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i456 (.D(temp_buffer[456]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[456]));
    defparam int_STM32_TX_Byte_i0_i456.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i456.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i457 (.D(temp_buffer[457]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[457]));
    defparam int_STM32_TX_Byte_i0_i457.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i457.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i458 (.D(temp_buffer[458]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[458]));
    defparam int_STM32_TX_Byte_i0_i458.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i458.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i459 (.D(temp_buffer[459]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[459]));
    defparam int_STM32_TX_Byte_i0_i459.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i459.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i460 (.D(temp_buffer[460]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[460]));
    defparam int_STM32_TX_Byte_i0_i460.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i460.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i461 (.D(temp_buffer[461]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[461]));
    defparam int_STM32_TX_Byte_i0_i461.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i461.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i462 (.D(temp_buffer[462]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[462]));
    defparam int_STM32_TX_Byte_i0_i462.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i462.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i463 (.D(temp_buffer[463]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[463]));
    defparam int_STM32_TX_Byte_i0_i463.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i463.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i464 (.D(temp_buffer[464]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[464]));
    defparam int_STM32_TX_Byte_i0_i464.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i464.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i465 (.D(temp_buffer[465]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[465]));
    defparam int_STM32_TX_Byte_i0_i465.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i465.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i466 (.D(temp_buffer[466]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[466]));
    defparam int_STM32_TX_Byte_i0_i466.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i466.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i467 (.D(temp_buffer[467]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[467]));
    defparam int_STM32_TX_Byte_i0_i467.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i467.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i468 (.D(temp_buffer[468]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[468]));
    defparam int_STM32_TX_Byte_i0_i468.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i468.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i469 (.D(temp_buffer[469]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[469]));
    defparam int_STM32_TX_Byte_i0_i469.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i469.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i470 (.D(temp_buffer[470]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[470]));
    defparam int_STM32_TX_Byte_i0_i470.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i470.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i471 (.D(temp_buffer[471]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[471]));
    defparam int_STM32_TX_Byte_i0_i471.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i471.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i472 (.D(temp_buffer[472]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[472]));
    defparam int_STM32_TX_Byte_i0_i472.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i472.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i473 (.D(temp_buffer[473]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[473]));
    defparam int_STM32_TX_Byte_i0_i473.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i473.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i474 (.D(temp_buffer[474]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[474]));
    defparam int_STM32_TX_Byte_i0_i474.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i474.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i475 (.D(temp_buffer[475]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[475]));
    defparam int_STM32_TX_Byte_i0_i475.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i475.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i476 (.D(temp_buffer[476]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[476]));
    defparam int_STM32_TX_Byte_i0_i476.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i476.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i477 (.D(temp_buffer[477]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[477]));
    defparam int_STM32_TX_Byte_i0_i477.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i477.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i478 (.D(temp_buffer[478]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[478]));
    defparam int_STM32_TX_Byte_i0_i478.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i478.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i479 (.D(temp_buffer[479]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[479]));
    defparam int_STM32_TX_Byte_i0_i479.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i479.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i480 (.D(temp_buffer[480]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[480]));
    defparam int_STM32_TX_Byte_i0_i480.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i480.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i481 (.D(temp_buffer[481]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[481]));
    defparam int_STM32_TX_Byte_i0_i481.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i481.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i482 (.D(temp_buffer[482]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[482]));
    defparam int_STM32_TX_Byte_i0_i482.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i482.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i483 (.D(temp_buffer[483]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[483]));
    defparam int_STM32_TX_Byte_i0_i483.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i483.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i484 (.D(temp_buffer[484]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[484]));
    defparam int_STM32_TX_Byte_i0_i484.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i484.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i485 (.D(temp_buffer[485]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[485]));
    defparam int_STM32_TX_Byte_i0_i485.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i485.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i486 (.D(temp_buffer[486]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[486]));
    defparam int_STM32_TX_Byte_i0_i486.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i486.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i487 (.D(temp_buffer[487]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[487]));
    defparam int_STM32_TX_Byte_i0_i487.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i487.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i488 (.D(temp_buffer[488]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[488]));
    defparam int_STM32_TX_Byte_i0_i488.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i488.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i489 (.D(temp_buffer[489]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[489]));
    defparam int_STM32_TX_Byte_i0_i489.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i489.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i490 (.D(temp_buffer[490]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[490]));
    defparam int_STM32_TX_Byte_i0_i490.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i490.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i491 (.D(temp_buffer[491]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[491]));
    defparam int_STM32_TX_Byte_i0_i491.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i491.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i492 (.D(temp_buffer[492]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[492]));
    defparam int_STM32_TX_Byte_i0_i492.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i492.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i493 (.D(temp_buffer[493]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[493]));
    defparam int_STM32_TX_Byte_i0_i493.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i493.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i494 (.D(temp_buffer[494]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[494]));
    defparam int_STM32_TX_Byte_i0_i494.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i494.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i495 (.D(temp_buffer[495]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[495]));
    defparam int_STM32_TX_Byte_i0_i495.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i495.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i496 (.D(temp_buffer[496]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[496]));
    defparam int_STM32_TX_Byte_i0_i496.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i496.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i497 (.D(temp_buffer[497]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[497]));
    defparam int_STM32_TX_Byte_i0_i497.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i497.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i498 (.D(temp_buffer[498]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[498]));
    defparam int_STM32_TX_Byte_i0_i498.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i498.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i499 (.D(temp_buffer[499]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[499]));
    defparam int_STM32_TX_Byte_i0_i499.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i499.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i500 (.D(temp_buffer[500]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[500]));
    defparam int_STM32_TX_Byte_i0_i500.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i500.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i501 (.D(temp_buffer[501]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[501]));
    defparam int_STM32_TX_Byte_i0_i501.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i501.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i502 (.D(temp_buffer[502]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[502]));
    defparam int_STM32_TX_Byte_i0_i502.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i502.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i503 (.D(temp_buffer[503]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[503]));
    defparam int_STM32_TX_Byte_i0_i503.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i503.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i504 (.D(temp_buffer[504]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[504]));
    defparam int_STM32_TX_Byte_i0_i504.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i504.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i505 (.D(temp_buffer[505]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[505]));
    defparam int_STM32_TX_Byte_i0_i505.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i505.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i506 (.D(temp_buffer[506]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[506]));
    defparam int_STM32_TX_Byte_i0_i506.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i506.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i507 (.D(temp_buffer[507]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[507]));
    defparam int_STM32_TX_Byte_i0_i507.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i507.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i508 (.D(temp_buffer[508]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[508]));
    defparam int_STM32_TX_Byte_i0_i508.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i508.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i509 (.D(temp_buffer[509]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[509]));
    defparam int_STM32_TX_Byte_i0_i509.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i509.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i510 (.D(temp_buffer[510]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[510]));
    defparam int_STM32_TX_Byte_i0_i510.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i510.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i511 (.D(temp_buffer[511]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[511]));
    defparam int_STM32_TX_Byte_i0_i511.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i511.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i512 (.D(temp_buffer[512]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[512]));
    defparam int_STM32_TX_Byte_i0_i512.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i512.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i513 (.D(temp_buffer[513]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[513]));
    defparam int_STM32_TX_Byte_i0_i513.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i513.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i514 (.D(temp_buffer[514]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[514]));
    defparam int_STM32_TX_Byte_i0_i514.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i514.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i515 (.D(temp_buffer[515]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[515]));
    defparam int_STM32_TX_Byte_i0_i515.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i515.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i516 (.D(temp_buffer[516]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[516]));
    defparam int_STM32_TX_Byte_i0_i516.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i516.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i517 (.D(temp_buffer[517]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[517]));
    defparam int_STM32_TX_Byte_i0_i517.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i517.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i518 (.D(temp_buffer[518]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[518]));
    defparam int_STM32_TX_Byte_i0_i518.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i518.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i519 (.D(temp_buffer[519]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[519]));
    defparam int_STM32_TX_Byte_i0_i519.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i519.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i520 (.D(temp_buffer[520]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[520]));
    defparam int_STM32_TX_Byte_i0_i520.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i520.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i521 (.D(temp_buffer[521]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[521]));
    defparam int_STM32_TX_Byte_i0_i521.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i521.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i522 (.D(temp_buffer[522]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[522]));
    defparam int_STM32_TX_Byte_i0_i522.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i522.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i523 (.D(temp_buffer[523]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[523]));
    defparam int_STM32_TX_Byte_i0_i523.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i523.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i524 (.D(temp_buffer[524]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[524]));
    defparam int_STM32_TX_Byte_i0_i524.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i524.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i525 (.D(temp_buffer[525]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[525]));
    defparam int_STM32_TX_Byte_i0_i525.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i525.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i526 (.D(temp_buffer[526]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[526]));
    defparam int_STM32_TX_Byte_i0_i526.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i526.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i527 (.D(temp_buffer[527]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[527]));
    defparam int_STM32_TX_Byte_i0_i527.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i527.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i528 (.D(temp_buffer[528]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[528]));
    defparam int_STM32_TX_Byte_i0_i528.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i528.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i529 (.D(temp_buffer[529]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[529]));
    defparam int_STM32_TX_Byte_i0_i529.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i529.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i530 (.D(temp_buffer[530]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[530]));
    defparam int_STM32_TX_Byte_i0_i530.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i530.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i531 (.D(temp_buffer[531]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[531]));
    defparam int_STM32_TX_Byte_i0_i531.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i531.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i532 (.D(temp_buffer[532]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[532]));
    defparam int_STM32_TX_Byte_i0_i532.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i532.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i533 (.D(temp_buffer[533]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[533]));
    defparam int_STM32_TX_Byte_i0_i533.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i533.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i534 (.D(temp_buffer[534]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[534]));
    defparam int_STM32_TX_Byte_i0_i534.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i534.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i535 (.D(temp_buffer[535]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[535]));
    defparam int_STM32_TX_Byte_i0_i535.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i535.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i536 (.D(temp_buffer[536]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[536]));
    defparam int_STM32_TX_Byte_i0_i536.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i536.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i537 (.D(temp_buffer[537]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[537]));
    defparam int_STM32_TX_Byte_i0_i537.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i537.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i538 (.D(temp_buffer[538]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[538]));
    defparam int_STM32_TX_Byte_i0_i538.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i538.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i539 (.D(temp_buffer[539]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[539]));
    defparam int_STM32_TX_Byte_i0_i539.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i539.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i540 (.D(temp_buffer[540]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[540]));
    defparam int_STM32_TX_Byte_i0_i540.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i540.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i541 (.D(temp_buffer[541]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[541]));
    defparam int_STM32_TX_Byte_i0_i541.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i541.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i542 (.D(temp_buffer[542]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[542]));
    defparam int_STM32_TX_Byte_i0_i542.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i542.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i543 (.D(temp_buffer[543]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[543]));
    defparam int_STM32_TX_Byte_i0_i543.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i543.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i544 (.D(temp_buffer[544]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[544]));
    defparam int_STM32_TX_Byte_i0_i544.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i544.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i545 (.D(temp_buffer[545]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[545]));
    defparam int_STM32_TX_Byte_i0_i545.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i545.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i546 (.D(temp_buffer[546]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[546]));
    defparam int_STM32_TX_Byte_i0_i546.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i546.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i547 (.D(temp_buffer[547]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[547]));
    defparam int_STM32_TX_Byte_i0_i547.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i547.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i548 (.D(temp_buffer[548]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[548]));
    defparam int_STM32_TX_Byte_i0_i548.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i548.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i549 (.D(temp_buffer[549]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[549]));
    defparam int_STM32_TX_Byte_i0_i549.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i549.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i550 (.D(temp_buffer[550]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[550]));
    defparam int_STM32_TX_Byte_i0_i550.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i550.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i551 (.D(temp_buffer[551]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[551]));
    defparam int_STM32_TX_Byte_i0_i551.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i551.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i552 (.D(temp_buffer[552]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[552]));
    defparam int_STM32_TX_Byte_i0_i552.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i552.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i553 (.D(temp_buffer[553]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[553]));
    defparam int_STM32_TX_Byte_i0_i553.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i553.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i554 (.D(temp_buffer[554]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[554]));
    defparam int_STM32_TX_Byte_i0_i554.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i554.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i555 (.D(temp_buffer[555]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[555]));
    defparam int_STM32_TX_Byte_i0_i555.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i555.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i556 (.D(temp_buffer[556]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[556]));
    defparam int_STM32_TX_Byte_i0_i556.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i556.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i557 (.D(temp_buffer[557]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[557]));
    defparam int_STM32_TX_Byte_i0_i557.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i557.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i558 (.D(temp_buffer[558]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[558]));
    defparam int_STM32_TX_Byte_i0_i558.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i558.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i559 (.D(temp_buffer[559]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[559]));
    defparam int_STM32_TX_Byte_i0_i559.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i559.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i560 (.D(temp_buffer[560]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[560]));
    defparam int_STM32_TX_Byte_i0_i560.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i560.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i561 (.D(temp_buffer[561]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[561]));
    defparam int_STM32_TX_Byte_i0_i561.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i561.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i562 (.D(temp_buffer[562]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[562]));
    defparam int_STM32_TX_Byte_i0_i562.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i562.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i563 (.D(temp_buffer[563]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[563]));
    defparam int_STM32_TX_Byte_i0_i563.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i563.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i564 (.D(temp_buffer[564]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[564]));
    defparam int_STM32_TX_Byte_i0_i564.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i564.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i565 (.D(temp_buffer[565]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[565]));
    defparam int_STM32_TX_Byte_i0_i565.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i565.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i566 (.D(temp_buffer[566]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[566]));
    defparam int_STM32_TX_Byte_i0_i566.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i566.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i567 (.D(temp_buffer[567]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[567]));
    defparam int_STM32_TX_Byte_i0_i567.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i567.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i568 (.D(temp_buffer[568]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[568]));
    defparam int_STM32_TX_Byte_i0_i568.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i568.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i569 (.D(temp_buffer[569]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[569]));
    defparam int_STM32_TX_Byte_i0_i569.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i569.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i570 (.D(temp_buffer[570]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[570]));
    defparam int_STM32_TX_Byte_i0_i570.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i570.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i571 (.D(temp_buffer[571]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[571]));
    defparam int_STM32_TX_Byte_i0_i571.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i571.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i572 (.D(temp_buffer[572]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[572]));
    defparam int_STM32_TX_Byte_i0_i572.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i572.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i573 (.D(temp_buffer[573]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[573]));
    defparam int_STM32_TX_Byte_i0_i573.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i573.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i574 (.D(temp_buffer[574]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[574]));
    defparam int_STM32_TX_Byte_i0_i574.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i574.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i575 (.D(temp_buffer[575]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[575]));
    defparam int_STM32_TX_Byte_i0_i575.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i575.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i576 (.D(temp_buffer[576]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[576]));
    defparam int_STM32_TX_Byte_i0_i576.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i576.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i577 (.D(temp_buffer[577]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[577]));
    defparam int_STM32_TX_Byte_i0_i577.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i577.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i578 (.D(temp_buffer[578]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[578]));
    defparam int_STM32_TX_Byte_i0_i578.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i578.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i579 (.D(temp_buffer[579]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[579]));
    defparam int_STM32_TX_Byte_i0_i579.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i579.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i580 (.D(temp_buffer[580]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[580]));
    defparam int_STM32_TX_Byte_i0_i580.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i580.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i581 (.D(temp_buffer[581]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[581]));
    defparam int_STM32_TX_Byte_i0_i581.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i581.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i582 (.D(temp_buffer[582]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[582]));
    defparam int_STM32_TX_Byte_i0_i582.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i582.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i583 (.D(temp_buffer[583]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[583]));
    defparam int_STM32_TX_Byte_i0_i583.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i583.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i584 (.D(temp_buffer[584]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[584]));
    defparam int_STM32_TX_Byte_i0_i584.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i584.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i585 (.D(temp_buffer[585]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[585]));
    defparam int_STM32_TX_Byte_i0_i585.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i585.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i586 (.D(temp_buffer[586]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[586]));
    defparam int_STM32_TX_Byte_i0_i586.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i586.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i587 (.D(temp_buffer[587]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[587]));
    defparam int_STM32_TX_Byte_i0_i587.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i587.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i588 (.D(temp_buffer[588]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[588]));
    defparam int_STM32_TX_Byte_i0_i588.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i588.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i589 (.D(temp_buffer[589]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[589]));
    defparam int_STM32_TX_Byte_i0_i589.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i589.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i590 (.D(temp_buffer[590]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[590]));
    defparam int_STM32_TX_Byte_i0_i590.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i590.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i591 (.D(temp_buffer[591]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[591]));
    defparam int_STM32_TX_Byte_i0_i591.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i591.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i592 (.D(temp_buffer[592]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[592]));
    defparam int_STM32_TX_Byte_i0_i592.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i592.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i593 (.D(temp_buffer[593]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[593]));
    defparam int_STM32_TX_Byte_i0_i593.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i593.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i594 (.D(temp_buffer[594]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[594]));
    defparam int_STM32_TX_Byte_i0_i594.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i594.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i595 (.D(temp_buffer[595]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[595]));
    defparam int_STM32_TX_Byte_i0_i595.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i595.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i596 (.D(temp_buffer[596]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[596]));
    defparam int_STM32_TX_Byte_i0_i596.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i596.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i597 (.D(temp_buffer[597]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[597]));
    defparam int_STM32_TX_Byte_i0_i597.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i597.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i598 (.D(temp_buffer[598]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[598]));
    defparam int_STM32_TX_Byte_i0_i598.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i598.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i599 (.D(temp_buffer[599]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[599]));
    defparam int_STM32_TX_Byte_i0_i599.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i599.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i600 (.D(temp_buffer[600]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[600]));
    defparam int_STM32_TX_Byte_i0_i600.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i600.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i601 (.D(temp_buffer[601]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[601]));
    defparam int_STM32_TX_Byte_i0_i601.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i601.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i602 (.D(temp_buffer[602]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[602]));
    defparam int_STM32_TX_Byte_i0_i602.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i602.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i603 (.D(temp_buffer[603]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[603]));
    defparam int_STM32_TX_Byte_i0_i603.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i603.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i604 (.D(temp_buffer[604]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[604]));
    defparam int_STM32_TX_Byte_i0_i604.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i604.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i605 (.D(temp_buffer[605]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[605]));
    defparam int_STM32_TX_Byte_i0_i605.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i605.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i606 (.D(temp_buffer[606]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[606]));
    defparam int_STM32_TX_Byte_i0_i606.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i606.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i607 (.D(temp_buffer[607]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[607]));
    defparam int_STM32_TX_Byte_i0_i607.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i607.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i608 (.D(temp_buffer[608]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[608]));
    defparam int_STM32_TX_Byte_i0_i608.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i608.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i609 (.D(temp_buffer[609]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[609]));
    defparam int_STM32_TX_Byte_i0_i609.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i609.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i610 (.D(temp_buffer[610]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[610]));
    defparam int_STM32_TX_Byte_i0_i610.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i610.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i611 (.D(temp_buffer[611]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[611]));
    defparam int_STM32_TX_Byte_i0_i611.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i611.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i612 (.D(temp_buffer[612]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[612]));
    defparam int_STM32_TX_Byte_i0_i612.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i612.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i613 (.D(temp_buffer[613]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[613]));
    defparam int_STM32_TX_Byte_i0_i613.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i613.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i614 (.D(temp_buffer[614]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[614]));
    defparam int_STM32_TX_Byte_i0_i614.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i614.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i615 (.D(temp_buffer[615]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[615]));
    defparam int_STM32_TX_Byte_i0_i615.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i615.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i616 (.D(temp_buffer[616]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[616]));
    defparam int_STM32_TX_Byte_i0_i616.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i616.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i617 (.D(temp_buffer[617]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[617]));
    defparam int_STM32_TX_Byte_i0_i617.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i617.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i618 (.D(temp_buffer[618]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[618]));
    defparam int_STM32_TX_Byte_i0_i618.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i618.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i619 (.D(temp_buffer[619]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[619]));
    defparam int_STM32_TX_Byte_i0_i619.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i619.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i620 (.D(temp_buffer[620]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[620]));
    defparam int_STM32_TX_Byte_i0_i620.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i620.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i621 (.D(temp_buffer[621]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[621]));
    defparam int_STM32_TX_Byte_i0_i621.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i621.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i622 (.D(temp_buffer[622]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[622]));
    defparam int_STM32_TX_Byte_i0_i622.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i622.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i623 (.D(temp_buffer[623]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[623]));
    defparam int_STM32_TX_Byte_i0_i623.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i623.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i624 (.D(temp_buffer[624]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[624]));
    defparam int_STM32_TX_Byte_i0_i624.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i624.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i625 (.D(temp_buffer[625]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[625]));
    defparam int_STM32_TX_Byte_i0_i625.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i625.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i626 (.D(temp_buffer[626]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[626]));
    defparam int_STM32_TX_Byte_i0_i626.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i626.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i627 (.D(temp_buffer[627]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[627]));
    defparam int_STM32_TX_Byte_i0_i627.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i627.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i628 (.D(temp_buffer[628]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[628]));
    defparam int_STM32_TX_Byte_i0_i628.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i628.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i629 (.D(temp_buffer[629]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[629]));
    defparam int_STM32_TX_Byte_i0_i629.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i629.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i630 (.D(temp_buffer[630]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[630]));
    defparam int_STM32_TX_Byte_i0_i630.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i630.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i631 (.D(temp_buffer[631]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[631]));
    defparam int_STM32_TX_Byte_i0_i631.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i631.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i632 (.D(temp_buffer[632]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[632]));
    defparam int_STM32_TX_Byte_i0_i632.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i632.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i633 (.D(temp_buffer[633]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[633]));
    defparam int_STM32_TX_Byte_i0_i633.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i633.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i634 (.D(temp_buffer[634]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[634]));
    defparam int_STM32_TX_Byte_i0_i634.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i634.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i635 (.D(temp_buffer[635]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[635]));
    defparam int_STM32_TX_Byte_i0_i635.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i635.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i636 (.D(temp_buffer[636]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[636]));
    defparam int_STM32_TX_Byte_i0_i636.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i636.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i637 (.D(temp_buffer[637]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[637]));
    defparam int_STM32_TX_Byte_i0_i637.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i637.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i638 (.D(temp_buffer[638]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[638]));
    defparam int_STM32_TX_Byte_i0_i638.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i638.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i639 (.D(temp_buffer[639]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[639]));
    defparam int_STM32_TX_Byte_i0_i639.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i639.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i640 (.D(temp_buffer[640]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[640]));
    defparam int_STM32_TX_Byte_i0_i640.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i640.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i641 (.D(temp_buffer[641]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[641]));
    defparam int_STM32_TX_Byte_i0_i641.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i641.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i642 (.D(temp_buffer[642]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[642]));
    defparam int_STM32_TX_Byte_i0_i642.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i642.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i643 (.D(temp_buffer[643]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[643]));
    defparam int_STM32_TX_Byte_i0_i643.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i643.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i644 (.D(temp_buffer[644]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[644]));
    defparam int_STM32_TX_Byte_i0_i644.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i644.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i645 (.D(temp_buffer[645]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[645]));
    defparam int_STM32_TX_Byte_i0_i645.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i645.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i646 (.D(temp_buffer[646]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[646]));
    defparam int_STM32_TX_Byte_i0_i646.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i646.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i647 (.D(temp_buffer[647]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[647]));
    defparam int_STM32_TX_Byte_i0_i647.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i647.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i648 (.D(temp_buffer[648]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[648]));
    defparam int_STM32_TX_Byte_i0_i648.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i648.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i649 (.D(temp_buffer[649]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[649]));
    defparam int_STM32_TX_Byte_i0_i649.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i649.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i650 (.D(temp_buffer[650]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[650]));
    defparam int_STM32_TX_Byte_i0_i650.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i650.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i651 (.D(temp_buffer[651]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[651]));
    defparam int_STM32_TX_Byte_i0_i651.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i651.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i652 (.D(temp_buffer[652]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[652]));
    defparam int_STM32_TX_Byte_i0_i652.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i652.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i653 (.D(temp_buffer[653]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[653]));
    defparam int_STM32_TX_Byte_i0_i653.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i653.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i654 (.D(temp_buffer[654]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[654]));
    defparam int_STM32_TX_Byte_i0_i654.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i654.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i655 (.D(temp_buffer[655]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[655]));
    defparam int_STM32_TX_Byte_i0_i655.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i655.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i656 (.D(temp_buffer[656]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[656]));
    defparam int_STM32_TX_Byte_i0_i656.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i656.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i657 (.D(temp_buffer[657]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[657]));
    defparam int_STM32_TX_Byte_i0_i657.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i657.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i658 (.D(temp_buffer[658]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[658]));
    defparam int_STM32_TX_Byte_i0_i658.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i658.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i659 (.D(temp_buffer[659]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[659]));
    defparam int_STM32_TX_Byte_i0_i659.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i659.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i660 (.D(temp_buffer[660]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[660]));
    defparam int_STM32_TX_Byte_i0_i660.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i660.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i661 (.D(temp_buffer[661]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[661]));
    defparam int_STM32_TX_Byte_i0_i661.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i661.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i662 (.D(temp_buffer[662]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[662]));
    defparam int_STM32_TX_Byte_i0_i662.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i662.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i663 (.D(temp_buffer[663]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[663]));
    defparam int_STM32_TX_Byte_i0_i663.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i663.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i664 (.D(temp_buffer[664]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[664]));
    defparam int_STM32_TX_Byte_i0_i664.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i664.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i665 (.D(temp_buffer[665]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[665]));
    defparam int_STM32_TX_Byte_i0_i665.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i665.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i666 (.D(temp_buffer[666]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[666]));
    defparam int_STM32_TX_Byte_i0_i666.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i666.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i667 (.D(temp_buffer[667]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[667]));
    defparam int_STM32_TX_Byte_i0_i667.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i667.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i668 (.D(temp_buffer[668]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[668]));
    defparam int_STM32_TX_Byte_i0_i668.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i668.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i669 (.D(temp_buffer[669]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[669]));
    defparam int_STM32_TX_Byte_i0_i669.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i669.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i670 (.D(temp_buffer[670]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[670]));
    defparam int_STM32_TX_Byte_i0_i670.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i670.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i671 (.D(temp_buffer[671]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[671]));
    defparam int_STM32_TX_Byte_i0_i671.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i671.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i672 (.D(temp_buffer[672]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[672]));
    defparam int_STM32_TX_Byte_i0_i672.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i672.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i673 (.D(temp_buffer[673]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[673]));
    defparam int_STM32_TX_Byte_i0_i673.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i673.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i674 (.D(temp_buffer[674]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[674]));
    defparam int_STM32_TX_Byte_i0_i674.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i674.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i675 (.D(temp_buffer[675]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[675]));
    defparam int_STM32_TX_Byte_i0_i675.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i675.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i676 (.D(temp_buffer[676]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[676]));
    defparam int_STM32_TX_Byte_i0_i676.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i676.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i677 (.D(temp_buffer[677]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[677]));
    defparam int_STM32_TX_Byte_i0_i677.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i677.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i678 (.D(temp_buffer[678]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[678]));
    defparam int_STM32_TX_Byte_i0_i678.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i678.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i679 (.D(temp_buffer[679]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[679]));
    defparam int_STM32_TX_Byte_i0_i679.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i679.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i680 (.D(temp_buffer[680]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[680]));
    defparam int_STM32_TX_Byte_i0_i680.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i680.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i681 (.D(temp_buffer[681]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[681]));
    defparam int_STM32_TX_Byte_i0_i681.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i681.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i682 (.D(temp_buffer[682]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[682]));
    defparam int_STM32_TX_Byte_i0_i682.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i682.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i683 (.D(temp_buffer[683]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[683]));
    defparam int_STM32_TX_Byte_i0_i683.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i683.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i684 (.D(temp_buffer[684]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[684]));
    defparam int_STM32_TX_Byte_i0_i684.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i684.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i685 (.D(temp_buffer[685]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[685]));
    defparam int_STM32_TX_Byte_i0_i685.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i685.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i686 (.D(temp_buffer[686]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[686]));
    defparam int_STM32_TX_Byte_i0_i686.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i686.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i687 (.D(temp_buffer[687]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[687]));
    defparam int_STM32_TX_Byte_i0_i687.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i687.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i688 (.D(temp_buffer[688]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[688]));
    defparam int_STM32_TX_Byte_i0_i688.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i688.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i689 (.D(temp_buffer[689]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[689]));
    defparam int_STM32_TX_Byte_i0_i689.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i689.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i690 (.D(temp_buffer[690]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[690]));
    defparam int_STM32_TX_Byte_i0_i690.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i690.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i691 (.D(temp_buffer[691]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[691]));
    defparam int_STM32_TX_Byte_i0_i691.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i691.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i692 (.D(temp_buffer[692]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[692]));
    defparam int_STM32_TX_Byte_i0_i692.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i692.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i693 (.D(temp_buffer[693]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[693]));
    defparam int_STM32_TX_Byte_i0_i693.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i693.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i694 (.D(temp_buffer[694]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[694]));
    defparam int_STM32_TX_Byte_i0_i694.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i694.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i695 (.D(temp_buffer[695]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[695]));
    defparam int_STM32_TX_Byte_i0_i695.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i695.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i696 (.D(temp_buffer[696]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[696]));
    defparam int_STM32_TX_Byte_i0_i696.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i696.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i697 (.D(temp_buffer[697]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[697]));
    defparam int_STM32_TX_Byte_i0_i697.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i697.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i698 (.D(temp_buffer[698]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[698]));
    defparam int_STM32_TX_Byte_i0_i698.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i698.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i699 (.D(temp_buffer[699]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[699]));
    defparam int_STM32_TX_Byte_i0_i699.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i699.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i700 (.D(temp_buffer[700]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[700]));
    defparam int_STM32_TX_Byte_i0_i700.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i700.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i701 (.D(temp_buffer[701]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[701]));
    defparam int_STM32_TX_Byte_i0_i701.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i701.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i702 (.D(temp_buffer[702]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[702]));
    defparam int_STM32_TX_Byte_i0_i702.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i702.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i703 (.D(temp_buffer[703]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[703]));
    defparam int_STM32_TX_Byte_i0_i703.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i703.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i704 (.D(temp_buffer[704]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[704]));
    defparam int_STM32_TX_Byte_i0_i704.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i704.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i705 (.D(temp_buffer[705]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[705]));
    defparam int_STM32_TX_Byte_i0_i705.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i705.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i706 (.D(temp_buffer[706]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[706]));
    defparam int_STM32_TX_Byte_i0_i706.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i706.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i707 (.D(temp_buffer[707]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[707]));
    defparam int_STM32_TX_Byte_i0_i707.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i707.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i708 (.D(temp_buffer[708]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[708]));
    defparam int_STM32_TX_Byte_i0_i708.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i708.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i709 (.D(temp_buffer[709]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[709]));
    defparam int_STM32_TX_Byte_i0_i709.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i709.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i710 (.D(temp_buffer[710]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[710]));
    defparam int_STM32_TX_Byte_i0_i710.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i710.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i711 (.D(temp_buffer[711]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[711]));
    defparam int_STM32_TX_Byte_i0_i711.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i711.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i712 (.D(temp_buffer[712]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[712]));
    defparam int_STM32_TX_Byte_i0_i712.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i712.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i713 (.D(temp_buffer[713]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[713]));
    defparam int_STM32_TX_Byte_i0_i713.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i713.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i714 (.D(temp_buffer[714]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[714]));
    defparam int_STM32_TX_Byte_i0_i714.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i714.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i715 (.D(temp_buffer[715]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[715]));
    defparam int_STM32_TX_Byte_i0_i715.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i715.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i716 (.D(temp_buffer[716]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[716]));
    defparam int_STM32_TX_Byte_i0_i716.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i716.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i717 (.D(temp_buffer[717]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[717]));
    defparam int_STM32_TX_Byte_i0_i717.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i717.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i718 (.D(temp_buffer[718]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[718]));
    defparam int_STM32_TX_Byte_i0_i718.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i718.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i719 (.D(temp_buffer[719]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[719]));
    defparam int_STM32_TX_Byte_i0_i719.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i719.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i720 (.D(temp_buffer[720]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[720]));
    defparam int_STM32_TX_Byte_i0_i720.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i720.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i721 (.D(temp_buffer[721]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[721]));
    defparam int_STM32_TX_Byte_i0_i721.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i721.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i722 (.D(temp_buffer[722]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[722]));
    defparam int_STM32_TX_Byte_i0_i722.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i722.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i723 (.D(temp_buffer[723]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[723]));
    defparam int_STM32_TX_Byte_i0_i723.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i723.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i724 (.D(temp_buffer[724]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[724]));
    defparam int_STM32_TX_Byte_i0_i724.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i724.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i725 (.D(temp_buffer[725]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(int_STM32_TX_Byte[725]));
    defparam int_STM32_TX_Byte_i0_i725.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i725.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i726 (.D(temp_buffer[726]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[726]));
    defparam int_STM32_TX_Byte_i0_i726.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i726.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i727 (.D(temp_buffer[727]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[727]));
    defparam int_STM32_TX_Byte_i0_i727.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i727.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i728 (.D(temp_buffer[728]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[728]));
    defparam int_STM32_TX_Byte_i0_i728.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i728.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i729 (.D(temp_buffer[729]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[729]));
    defparam int_STM32_TX_Byte_i0_i729.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i729.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i730 (.D(temp_buffer[730]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[730]));
    defparam int_STM32_TX_Byte_i0_i730.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i730.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i731 (.D(temp_buffer[731]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[731]));
    defparam int_STM32_TX_Byte_i0_i731.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i731.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i732 (.D(temp_buffer[732]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[732]));
    defparam int_STM32_TX_Byte_i0_i732.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i732.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i733 (.D(temp_buffer[733]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[733]));
    defparam int_STM32_TX_Byte_i0_i733.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i733.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i734 (.D(temp_buffer[734]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[734]));
    defparam int_STM32_TX_Byte_i0_i734.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i734.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i735 (.D(temp_buffer[735]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[735]));
    defparam int_STM32_TX_Byte_i0_i735.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i735.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i736 (.D(temp_buffer[736]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[736]));
    defparam int_STM32_TX_Byte_i0_i736.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i736.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i737 (.D(temp_buffer[737]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[737]));
    defparam int_STM32_TX_Byte_i0_i737.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i737.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i738 (.D(temp_buffer[738]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[738]));
    defparam int_STM32_TX_Byte_i0_i738.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i738.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i739 (.D(temp_buffer[739]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[739]));
    defparam int_STM32_TX_Byte_i0_i739.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i739.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i740 (.D(temp_buffer[740]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[740]));
    defparam int_STM32_TX_Byte_i0_i740.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i740.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i741 (.D(temp_buffer[741]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[741]));
    defparam int_STM32_TX_Byte_i0_i741.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i741.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i742 (.D(temp_buffer[742]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[742]));
    defparam int_STM32_TX_Byte_i0_i742.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i742.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i743 (.D(temp_buffer[743]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[743]));
    defparam int_STM32_TX_Byte_i0_i743.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i743.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i744 (.D(temp_buffer[744]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[744]));
    defparam int_STM32_TX_Byte_i0_i744.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i744.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i745 (.D(temp_buffer[745]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[745]));
    defparam int_STM32_TX_Byte_i0_i745.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i745.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i746 (.D(temp_buffer[746]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[746]));
    defparam int_STM32_TX_Byte_i0_i746.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i746.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i747 (.D(temp_buffer[747]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[747]));
    defparam int_STM32_TX_Byte_i0_i747.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i747.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i748 (.D(temp_buffer[748]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[748]));
    defparam int_STM32_TX_Byte_i0_i748.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i748.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i749 (.D(temp_buffer[749]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[749]));
    defparam int_STM32_TX_Byte_i0_i749.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i749.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i750 (.D(temp_buffer[750]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[750]));
    defparam int_STM32_TX_Byte_i0_i750.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i750.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i751 (.D(temp_buffer[751]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[751]));
    defparam int_STM32_TX_Byte_i0_i751.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i751.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i752 (.D(temp_buffer[752]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[752]));
    defparam int_STM32_TX_Byte_i0_i752.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i752.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i753 (.D(temp_buffer[753]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[753]));
    defparam int_STM32_TX_Byte_i0_i753.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i753.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i754 (.D(temp_buffer[754]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[754]));
    defparam int_STM32_TX_Byte_i0_i754.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i754.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i755 (.D(temp_buffer[755]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[755]));
    defparam int_STM32_TX_Byte_i0_i755.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i755.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i756 (.D(temp_buffer[756]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[756]));
    defparam int_STM32_TX_Byte_i0_i756.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i756.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i757 (.D(temp_buffer[757]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[757]));
    defparam int_STM32_TX_Byte_i0_i757.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i757.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i758 (.D(temp_buffer[758]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[758]));
    defparam int_STM32_TX_Byte_i0_i758.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i758.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i759 (.D(temp_buffer[759]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[759]));
    defparam int_STM32_TX_Byte_i0_i759.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i759.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i760 (.D(temp_buffer[760]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[760]));
    defparam int_STM32_TX_Byte_i0_i760.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i760.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i761 (.D(temp_buffer[761]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[761]));
    defparam int_STM32_TX_Byte_i0_i761.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i761.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i762 (.D(temp_buffer[762]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[762]));
    defparam int_STM32_TX_Byte_i0_i762.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i762.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i763 (.D(temp_buffer[763]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[763]));
    defparam int_STM32_TX_Byte_i0_i763.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i763.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i764 (.D(temp_buffer[764]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[764]));
    defparam int_STM32_TX_Byte_i0_i764.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i764.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i765 (.D(temp_buffer[765]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[765]));
    defparam int_STM32_TX_Byte_i0_i765.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i765.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i766 (.D(temp_buffer[766]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[766]));
    defparam int_STM32_TX_Byte_i0_i766.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i766.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i767 (.D(temp_buffer[767]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[767]));
    defparam int_STM32_TX_Byte_i0_i767.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i767.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i768 (.D(temp_buffer[768]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[768]));
    defparam int_STM32_TX_Byte_i0_i768.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i768.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i769 (.D(temp_buffer[769]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[769]));
    defparam int_STM32_TX_Byte_i0_i769.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i769.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i770 (.D(temp_buffer[770]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[770]));
    defparam int_STM32_TX_Byte_i0_i770.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i770.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i771 (.D(temp_buffer[771]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[771]));
    defparam int_STM32_TX_Byte_i0_i771.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i771.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i772 (.D(temp_buffer[772]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[772]));
    defparam int_STM32_TX_Byte_i0_i772.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i772.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i773 (.D(temp_buffer[773]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[773]));
    defparam int_STM32_TX_Byte_i0_i773.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i773.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i774 (.D(temp_buffer[774]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[774]));
    defparam int_STM32_TX_Byte_i0_i774.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i774.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i775 (.D(temp_buffer[775]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[775]));
    defparam int_STM32_TX_Byte_i0_i775.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i775.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i776 (.D(temp_buffer[776]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[776]));
    defparam int_STM32_TX_Byte_i0_i776.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i776.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i777 (.D(temp_buffer[777]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[777]));
    defparam int_STM32_TX_Byte_i0_i777.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i777.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i778 (.D(temp_buffer[778]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[778]));
    defparam int_STM32_TX_Byte_i0_i778.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i778.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i779 (.D(temp_buffer[779]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[779]));
    defparam int_STM32_TX_Byte_i0_i779.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i779.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i780 (.D(temp_buffer[780]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[780]));
    defparam int_STM32_TX_Byte_i0_i780.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i780.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i781 (.D(temp_buffer[781]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[781]));
    defparam int_STM32_TX_Byte_i0_i781.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i781.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i782 (.D(temp_buffer[782]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[782]));
    defparam int_STM32_TX_Byte_i0_i782.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i782.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i783 (.D(temp_buffer[783]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[783]));
    defparam int_STM32_TX_Byte_i0_i783.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i783.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i784 (.D(temp_buffer[784]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[784]));
    defparam int_STM32_TX_Byte_i0_i784.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i784.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i785 (.D(temp_buffer[785]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[785]));
    defparam int_STM32_TX_Byte_i0_i785.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i785.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i786 (.D(temp_buffer[786]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[786]));
    defparam int_STM32_TX_Byte_i0_i786.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i786.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i787 (.D(temp_buffer[787]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[787]));
    defparam int_STM32_TX_Byte_i0_i787.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i787.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i788 (.D(temp_buffer[788]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[788]));
    defparam int_STM32_TX_Byte_i0_i788.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i788.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i789 (.D(temp_buffer[789]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[789]));
    defparam int_STM32_TX_Byte_i0_i789.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i789.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i790 (.D(temp_buffer[790]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[790]));
    defparam int_STM32_TX_Byte_i0_i790.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i790.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i791 (.D(temp_buffer[791]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[791]));
    defparam int_STM32_TX_Byte_i0_i791.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i791.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i792 (.D(temp_buffer[792]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[792]));
    defparam int_STM32_TX_Byte_i0_i792.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i792.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i793 (.D(temp_buffer[793]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[793]));
    defparam int_STM32_TX_Byte_i0_i793.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i793.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i794 (.D(temp_buffer[794]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[794]));
    defparam int_STM32_TX_Byte_i0_i794.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i794.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i795 (.D(temp_buffer[795]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[795]));
    defparam int_STM32_TX_Byte_i0_i795.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i795.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i796 (.D(temp_buffer[796]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[796]));
    defparam int_STM32_TX_Byte_i0_i796.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i796.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i797 (.D(temp_buffer[797]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[797]));
    defparam int_STM32_TX_Byte_i0_i797.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i797.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i798 (.D(temp_buffer[798]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[798]));
    defparam int_STM32_TX_Byte_i0_i798.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i798.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i799 (.D(temp_buffer[799]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[799]));
    defparam int_STM32_TX_Byte_i0_i799.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i799.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i800 (.D(temp_buffer[800]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[800]));
    defparam int_STM32_TX_Byte_i0_i800.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i800.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i801 (.D(temp_buffer[801]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[801]));
    defparam int_STM32_TX_Byte_i0_i801.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i801.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i802 (.D(temp_buffer[802]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[802]));
    defparam int_STM32_TX_Byte_i0_i802.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i802.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i803 (.D(temp_buffer[803]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[803]));
    defparam int_STM32_TX_Byte_i0_i803.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i803.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i804 (.D(temp_buffer[804]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[804]));
    defparam int_STM32_TX_Byte_i0_i804.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i804.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i805 (.D(temp_buffer[805]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[805]));
    defparam int_STM32_TX_Byte_i0_i805.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i805.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i806 (.D(temp_buffer[806]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[806]));
    defparam int_STM32_TX_Byte_i0_i806.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i806.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i807 (.D(temp_buffer[807]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[807]));
    defparam int_STM32_TX_Byte_i0_i807.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i807.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i808 (.D(temp_buffer[808]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[808]));
    defparam int_STM32_TX_Byte_i0_i808.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i808.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i809 (.D(temp_buffer[809]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[809]));
    defparam int_STM32_TX_Byte_i0_i809.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i809.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i810 (.D(temp_buffer[810]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[810]));
    defparam int_STM32_TX_Byte_i0_i810.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i810.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i811 (.D(temp_buffer[811]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[811]));
    defparam int_STM32_TX_Byte_i0_i811.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i811.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i812 (.D(temp_buffer[812]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[812]));
    defparam int_STM32_TX_Byte_i0_i812.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i812.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i813 (.D(temp_buffer[813]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[813]));
    defparam int_STM32_TX_Byte_i0_i813.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i813.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i814 (.D(temp_buffer[814]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[814]));
    defparam int_STM32_TX_Byte_i0_i814.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i814.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i815 (.D(temp_buffer[815]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[815]));
    defparam int_STM32_TX_Byte_i0_i815.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i815.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i816 (.D(temp_buffer[816]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[816]));
    defparam int_STM32_TX_Byte_i0_i816.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i816.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i817 (.D(temp_buffer[817]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[817]));
    defparam int_STM32_TX_Byte_i0_i817.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i817.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i818 (.D(temp_buffer[818]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[818]));
    defparam int_STM32_TX_Byte_i0_i818.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i818.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i819 (.D(temp_buffer[819]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[819]));
    defparam int_STM32_TX_Byte_i0_i819.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i819.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i820 (.D(temp_buffer[820]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[820]));
    defparam int_STM32_TX_Byte_i0_i820.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i820.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i821 (.D(temp_buffer[821]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[821]));
    defparam int_STM32_TX_Byte_i0_i821.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i821.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i822 (.D(temp_buffer[822]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[822]));
    defparam int_STM32_TX_Byte_i0_i822.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i822.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i823 (.D(temp_buffer[823]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[823]));
    defparam int_STM32_TX_Byte_i0_i823.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i823.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i824 (.D(temp_buffer[824]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[824]));
    defparam int_STM32_TX_Byte_i0_i824.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i824.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i825 (.D(temp_buffer[825]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[825]));
    defparam int_STM32_TX_Byte_i0_i825.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i825.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i826 (.D(temp_buffer[826]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[826]));
    defparam int_STM32_TX_Byte_i0_i826.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i826.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i827 (.D(temp_buffer[827]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[827]));
    defparam int_STM32_TX_Byte_i0_i827.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i827.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i828 (.D(temp_buffer[828]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[828]));
    defparam int_STM32_TX_Byte_i0_i828.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i828.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i829 (.D(temp_buffer[829]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[829]));
    defparam int_STM32_TX_Byte_i0_i829.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i829.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i830 (.D(temp_buffer[830]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[830]));
    defparam int_STM32_TX_Byte_i0_i830.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i830.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i831 (.D(temp_buffer[831]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[831]));
    defparam int_STM32_TX_Byte_i0_i831.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i831.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i832 (.D(temp_buffer[832]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[832]));
    defparam int_STM32_TX_Byte_i0_i832.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i832.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i833 (.D(temp_buffer[833]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[833]));
    defparam int_STM32_TX_Byte_i0_i833.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i833.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i834 (.D(temp_buffer[834]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[834]));
    defparam int_STM32_TX_Byte_i0_i834.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i834.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i835 (.D(temp_buffer[835]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[835]));
    defparam int_STM32_TX_Byte_i0_i835.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i835.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i836 (.D(temp_buffer[836]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[836]));
    defparam int_STM32_TX_Byte_i0_i836.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i836.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i837 (.D(temp_buffer[837]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[837]));
    defparam int_STM32_TX_Byte_i0_i837.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i837.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i838 (.D(temp_buffer[838]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[838]));
    defparam int_STM32_TX_Byte_i0_i838.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i838.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i839 (.D(temp_buffer[839]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[839]));
    defparam int_STM32_TX_Byte_i0_i839.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i839.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i840 (.D(temp_buffer[840]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[840]));
    defparam int_STM32_TX_Byte_i0_i840.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i840.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i841 (.D(temp_buffer[841]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[841]));
    defparam int_STM32_TX_Byte_i0_i841.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i841.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i842 (.D(temp_buffer[842]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[842]));
    defparam int_STM32_TX_Byte_i0_i842.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i842.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i843 (.D(temp_buffer[843]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[843]));
    defparam int_STM32_TX_Byte_i0_i843.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i843.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i844 (.D(temp_buffer[844]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[844]));
    defparam int_STM32_TX_Byte_i0_i844.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i844.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i845 (.D(temp_buffer[845]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[845]));
    defparam int_STM32_TX_Byte_i0_i845.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i845.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i846 (.D(temp_buffer[846]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[846]));
    defparam int_STM32_TX_Byte_i0_i846.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i846.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i847 (.D(temp_buffer[847]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[847]));
    defparam int_STM32_TX_Byte_i0_i847.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i847.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i848 (.D(temp_buffer[848]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[848]));
    defparam int_STM32_TX_Byte_i0_i848.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i848.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i849 (.D(temp_buffer[849]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[849]));
    defparam int_STM32_TX_Byte_i0_i849.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i849.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i850 (.D(temp_buffer[850]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[850]));
    defparam int_STM32_TX_Byte_i0_i850.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i850.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i851 (.D(temp_buffer[851]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[851]));
    defparam int_STM32_TX_Byte_i0_i851.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i851.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i852 (.D(temp_buffer[852]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[852]));
    defparam int_STM32_TX_Byte_i0_i852.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i852.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i853 (.D(temp_buffer[853]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[853]));
    defparam int_STM32_TX_Byte_i0_i853.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i853.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i854 (.D(temp_buffer[854]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[854]));
    defparam int_STM32_TX_Byte_i0_i854.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i854.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i855 (.D(temp_buffer[855]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[855]));
    defparam int_STM32_TX_Byte_i0_i855.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i855.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i856 (.D(temp_buffer[856]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[856]));
    defparam int_STM32_TX_Byte_i0_i856.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i856.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i857 (.D(temp_buffer[857]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[857]));
    defparam int_STM32_TX_Byte_i0_i857.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i857.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i858 (.D(temp_buffer[858]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[858]));
    defparam int_STM32_TX_Byte_i0_i858.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i858.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i859 (.D(temp_buffer[859]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[859]));
    defparam int_STM32_TX_Byte_i0_i859.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i859.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i860 (.D(temp_buffer[860]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[860]));
    defparam int_STM32_TX_Byte_i0_i860.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i860.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i861 (.D(temp_buffer[861]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[861]));
    defparam int_STM32_TX_Byte_i0_i861.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i861.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i862 (.D(temp_buffer[862]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[862]));
    defparam int_STM32_TX_Byte_i0_i862.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i862.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i863 (.D(temp_buffer[863]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[863]));
    defparam int_STM32_TX_Byte_i0_i863.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i863.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i864 (.D(temp_buffer[864]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[864]));
    defparam int_STM32_TX_Byte_i0_i864.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i864.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i865 (.D(temp_buffer[865]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[865]));
    defparam int_STM32_TX_Byte_i0_i865.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i865.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i866 (.D(temp_buffer[866]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[866]));
    defparam int_STM32_TX_Byte_i0_i866.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i866.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i867 (.D(temp_buffer[867]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[867]));
    defparam int_STM32_TX_Byte_i0_i867.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i867.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i868 (.D(temp_buffer[868]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[868]));
    defparam int_STM32_TX_Byte_i0_i868.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i868.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i869 (.D(temp_buffer[869]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[869]));
    defparam int_STM32_TX_Byte_i0_i869.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i869.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i870 (.D(temp_buffer[870]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[870]));
    defparam int_STM32_TX_Byte_i0_i870.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i870.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i871 (.D(temp_buffer[871]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[871]));
    defparam int_STM32_TX_Byte_i0_i871.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i871.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i872 (.D(temp_buffer[872]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[872]));
    defparam int_STM32_TX_Byte_i0_i872.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i872.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i873 (.D(temp_buffer[873]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[873]));
    defparam int_STM32_TX_Byte_i0_i873.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i873.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i874 (.D(temp_buffer[874]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[874]));
    defparam int_STM32_TX_Byte_i0_i874.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i874.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i875 (.D(temp_buffer[875]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[875]));
    defparam int_STM32_TX_Byte_i0_i875.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i875.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i876 (.D(temp_buffer[876]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[876]));
    defparam int_STM32_TX_Byte_i0_i876.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i876.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i877 (.D(temp_buffer[877]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[877]));
    defparam int_STM32_TX_Byte_i0_i877.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i877.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i878 (.D(temp_buffer[878]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[878]));
    defparam int_STM32_TX_Byte_i0_i878.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i878.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i879 (.D(temp_buffer[879]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[879]));
    defparam int_STM32_TX_Byte_i0_i879.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i879.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i880 (.D(temp_buffer[880]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[880]));
    defparam int_STM32_TX_Byte_i0_i880.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i880.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i881 (.D(temp_buffer[881]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[881]));
    defparam int_STM32_TX_Byte_i0_i881.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i881.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i882 (.D(temp_buffer[882]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[882]));
    defparam int_STM32_TX_Byte_i0_i882.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i882.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i883 (.D(temp_buffer[883]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[883]));
    defparam int_STM32_TX_Byte_i0_i883.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i883.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i884 (.D(temp_buffer[884]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[884]));
    defparam int_STM32_TX_Byte_i0_i884.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i884.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i885 (.D(temp_buffer[885]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[885]));
    defparam int_STM32_TX_Byte_i0_i885.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i885.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i886 (.D(temp_buffer[886]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[886]));
    defparam int_STM32_TX_Byte_i0_i886.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i886.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i887 (.D(temp_buffer[887]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[887]));
    defparam int_STM32_TX_Byte_i0_i887.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i887.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i888 (.D(temp_buffer[888]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[888]));
    defparam int_STM32_TX_Byte_i0_i888.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i888.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i889 (.D(temp_buffer[889]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[889]));
    defparam int_STM32_TX_Byte_i0_i889.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i889.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i890 (.D(temp_buffer[890]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[890]));
    defparam int_STM32_TX_Byte_i0_i890.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i890.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i891 (.D(temp_buffer[891]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[891]));
    defparam int_STM32_TX_Byte_i0_i891.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i891.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i892 (.D(temp_buffer[892]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[892]));
    defparam int_STM32_TX_Byte_i0_i892.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i892.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i893 (.D(temp_buffer[893]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[893]));
    defparam int_STM32_TX_Byte_i0_i893.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i893.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i894 (.D(temp_buffer[894]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[894]));
    defparam int_STM32_TX_Byte_i0_i894.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i894.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i895 (.D(temp_buffer[895]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[895]));
    defparam int_STM32_TX_Byte_i0_i895.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i895.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i896 (.D(temp_buffer[896]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[896]));
    defparam int_STM32_TX_Byte_i0_i896.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i896.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i897 (.D(temp_buffer[897]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[897]));
    defparam int_STM32_TX_Byte_i0_i897.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i897.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i898 (.D(temp_buffer[898]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[898]));
    defparam int_STM32_TX_Byte_i0_i898.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i898.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i899 (.D(temp_buffer[899]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[899]));
    defparam int_STM32_TX_Byte_i0_i899.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i899.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i900 (.D(temp_buffer[900]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[900]));
    defparam int_STM32_TX_Byte_i0_i900.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i900.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i901 (.D(temp_buffer[901]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[901]));
    defparam int_STM32_TX_Byte_i0_i901.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i901.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i902 (.D(temp_buffer[902]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[902]));
    defparam int_STM32_TX_Byte_i0_i902.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i902.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i903 (.D(temp_buffer[903]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[903]));
    defparam int_STM32_TX_Byte_i0_i903.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i903.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i904 (.D(temp_buffer[904]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[904]));
    defparam int_STM32_TX_Byte_i0_i904.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i904.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i905 (.D(temp_buffer[905]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[905]));
    defparam int_STM32_TX_Byte_i0_i905.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i905.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i906 (.D(temp_buffer[906]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[906]));
    defparam int_STM32_TX_Byte_i0_i906.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i906.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i907 (.D(temp_buffer[907]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[907]));
    defparam int_STM32_TX_Byte_i0_i907.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i907.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i908 (.D(temp_buffer[908]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[908]));
    defparam int_STM32_TX_Byte_i0_i908.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i908.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i909 (.D(temp_buffer[909]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[909]));
    defparam int_STM32_TX_Byte_i0_i909.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i909.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i910 (.D(temp_buffer[910]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[910]));
    defparam int_STM32_TX_Byte_i0_i910.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i910.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i911 (.D(temp_buffer[911]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[911]));
    defparam int_STM32_TX_Byte_i0_i911.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i911.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i912 (.D(temp_buffer[912]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[912]));
    defparam int_STM32_TX_Byte_i0_i912.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i912.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i913 (.D(temp_buffer[913]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[913]));
    defparam int_STM32_TX_Byte_i0_i913.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i913.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i914 (.D(temp_buffer[914]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[914]));
    defparam int_STM32_TX_Byte_i0_i914.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i914.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i915 (.D(temp_buffer[915]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[915]));
    defparam int_STM32_TX_Byte_i0_i915.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i915.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i916 (.D(temp_buffer[916]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[916]));
    defparam int_STM32_TX_Byte_i0_i916.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i916.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i917 (.D(temp_buffer[917]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[917]));
    defparam int_STM32_TX_Byte_i0_i917.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i917.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i918 (.D(temp_buffer[918]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[918]));
    defparam int_STM32_TX_Byte_i0_i918.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i918.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i919 (.D(temp_buffer[919]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[919]));
    defparam int_STM32_TX_Byte_i0_i919.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i919.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i920 (.D(temp_buffer[920]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[920]));
    defparam int_STM32_TX_Byte_i0_i920.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i920.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i921 (.D(temp_buffer[921]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[921]));
    defparam int_STM32_TX_Byte_i0_i921.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i921.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i922 (.D(temp_buffer[922]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[922]));
    defparam int_STM32_TX_Byte_i0_i922.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i922.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i923 (.D(temp_buffer[923]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[923]));
    defparam int_STM32_TX_Byte_i0_i923.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i923.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i924 (.D(temp_buffer[924]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[924]));
    defparam int_STM32_TX_Byte_i0_i924.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i924.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i925 (.D(temp_buffer[925]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[925]));
    defparam int_STM32_TX_Byte_i0_i925.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i925.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i926 (.D(temp_buffer[926]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[926]));
    defparam int_STM32_TX_Byte_i0_i926.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i926.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i927 (.D(temp_buffer[927]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[927]));
    defparam int_STM32_TX_Byte_i0_i927.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i927.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i928 (.D(temp_buffer[928]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[928]));
    defparam int_STM32_TX_Byte_i0_i928.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i928.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i929 (.D(temp_buffer[929]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[929]));
    defparam int_STM32_TX_Byte_i0_i929.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i929.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i930 (.D(temp_buffer[930]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[930]));
    defparam int_STM32_TX_Byte_i0_i930.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i930.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i931 (.D(temp_buffer[931]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[931]));
    defparam int_STM32_TX_Byte_i0_i931.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i931.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i932 (.D(temp_buffer[932]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[932]));
    defparam int_STM32_TX_Byte_i0_i932.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i932.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i933 (.D(temp_buffer[933]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[933]));
    defparam int_STM32_TX_Byte_i0_i933.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i933.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i934 (.D(temp_buffer[934]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[934]));
    defparam int_STM32_TX_Byte_i0_i934.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i934.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i935 (.D(temp_buffer[935]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[935]));
    defparam int_STM32_TX_Byte_i0_i935.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i935.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i936 (.D(temp_buffer[936]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[936]));
    defparam int_STM32_TX_Byte_i0_i936.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i936.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i937 (.D(temp_buffer[937]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[937]));
    defparam int_STM32_TX_Byte_i0_i937.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i937.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i938 (.D(temp_buffer[938]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_STM32_TX_Byte[938]));
    defparam int_STM32_TX_Byte_i0_i938.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i938.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i939 (.D(temp_buffer[939]), 
            .SP(n8849), .CK(i_Clk_c), .SR(w_reset), .Q(int_STM32_TX_Byte[939]));
    defparam int_STM32_TX_Byte_i0_i939.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i939.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i940 (.D(temp_buffer[940]), 
            .SP(n8849), .CK(i_Clk_c), .SR(w_reset), .Q(int_STM32_TX_Byte[940]));
    defparam int_STM32_TX_Byte_i0_i940.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i940.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i941 (.D(temp_buffer[941]), 
            .SP(n8849), .CK(i_Clk_c), .SR(w_reset), .Q(int_STM32_TX_Byte[941]));
    defparam int_STM32_TX_Byte_i0_i941.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i941.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i942 (.D(temp_buffer[942]), 
            .SP(n8849), .CK(i_Clk_c), .SR(w_reset), .Q(int_STM32_TX_Byte[942]));
    defparam int_STM32_TX_Byte_i0_i942.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i942.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i943 (.D(temp_buffer[943]), 
            .SP(n8849), .CK(i_Clk_c), .SR(w_reset), .Q(int_STM32_TX_Byte[943]));
    defparam int_STM32_TX_Byte_i0_i943.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i943.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i944 (.D(temp_buffer[944]), 
            .SP(n8849), .CK(i_Clk_c), .SR(w_reset), .Q(int_STM32_TX_Byte[944]));
    defparam int_STM32_TX_Byte_i0_i944.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i944.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i945 (.D(temp_buffer[945]), 
            .SP(n8849), .CK(i_Clk_c), .SR(w_reset), .Q(int_STM32_TX_Byte[945]));
    defparam int_STM32_TX_Byte_i0_i945.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i945.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i946 (.D(temp_buffer[946]), 
            .SP(n8849), .CK(i_Clk_c), .SR(w_reset), .Q(int_STM32_TX_Byte[946]));
    defparam int_STM32_TX_Byte_i0_i946.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i946.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i947 (.D(temp_buffer[947]), 
            .SP(n8849), .CK(i_Clk_c), .SR(w_reset), .Q(int_STM32_TX_Byte[947]));
    defparam int_STM32_TX_Byte_i0_i947.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i947.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i948 (.D(temp_buffer[948]), 
            .SP(n8849), .CK(i_Clk_c), .SR(w_reset), .Q(int_STM32_TX_Byte[948]));
    defparam int_STM32_TX_Byte_i0_i948.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i948.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i949 (.D(temp_buffer[949]), 
            .SP(n8849), .CK(i_Clk_c), .SR(w_reset), .Q(int_STM32_TX_Byte[949]));
    defparam int_STM32_TX_Byte_i0_i949.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i949.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i950 (.D(temp_buffer[950]), 
            .SP(n8849), .CK(i_Clk_c), .SR(w_reset), .Q(int_STM32_TX_Byte[950]));
    defparam int_STM32_TX_Byte_i0_i950.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i950.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i951 (.D(temp_buffer[951]), 
            .SP(n8849), .CK(i_Clk_c), .SR(w_reset), .Q(int_STM32_TX_Byte[951]));
    defparam int_STM32_TX_Byte_i0_i951.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i951.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i952 (.D(temp_buffer[952]), 
            .SP(n8849), .CK(i_Clk_c), .SR(w_reset), .Q(int_STM32_TX_Byte[952]));
    defparam int_STM32_TX_Byte_i0_i952.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i952.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i953 (.D(temp_buffer[953]), 
            .SP(n8849), .CK(i_Clk_c), .SR(w_reset), .Q(int_STM32_TX_Byte[953]));
    defparam int_STM32_TX_Byte_i0_i953.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i953.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i954 (.D(temp_buffer[954]), 
            .SP(n8849), .CK(i_Clk_c), .SR(w_reset), .Q(int_STM32_TX_Byte[954]));
    defparam int_STM32_TX_Byte_i0_i954.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i954.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i955 (.D(temp_buffer[955]), 
            .SP(n8849), .CK(i_Clk_c), .SR(w_reset), .Q(int_STM32_TX_Byte[955]));
    defparam int_STM32_TX_Byte_i0_i955.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i955.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i956 (.D(temp_buffer[956]), 
            .SP(n8849), .CK(i_Clk_c), .SR(w_reset), .Q(int_STM32_TX_Byte[956]));
    defparam int_STM32_TX_Byte_i0_i956.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i956.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i957 (.D(temp_buffer[957]), 
            .SP(n8849), .CK(i_Clk_c), .SR(w_reset), .Q(int_STM32_TX_Byte[957]));
    defparam int_STM32_TX_Byte_i0_i957.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i957.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i958 (.D(temp_buffer[958]), 
            .SP(n8849), .CK(i_Clk_c), .SR(w_reset), .Q(int_STM32_TX_Byte[958]));
    defparam int_STM32_TX_Byte_i0_i958.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i958.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i959 (.D(temp_buffer[959]), 
            .SP(n8849), .CK(i_Clk_c), .SR(w_reset), .Q(int_STM32_TX_Byte[959]));
    defparam int_STM32_TX_Byte_i0_i959.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i959.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i960 (.D(temp_buffer[960]), 
            .SP(n8849), .CK(i_Clk_c), .SR(w_reset), .Q(int_STM32_TX_Byte[960]));
    defparam int_STM32_TX_Byte_i0_i960.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i960.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i961 (.D(temp_buffer[961]), 
            .SP(n8849), .CK(i_Clk_c), .SR(w_reset), .Q(int_STM32_TX_Byte[961]));
    defparam int_STM32_TX_Byte_i0_i961.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i961.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i962 (.D(temp_buffer[962]), 
            .SP(n8849), .CK(i_Clk_c), .SR(w_reset), .Q(int_STM32_TX_Byte[962]));
    defparam int_STM32_TX_Byte_i0_i962.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i962.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i963 (.D(temp_buffer[963]), 
            .SP(n8849), .CK(i_Clk_c), .SR(w_reset), .Q(int_STM32_TX_Byte[963]));
    defparam int_STM32_TX_Byte_i0_i963.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i963.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i964 (.D(temp_buffer[964]), 
            .SP(n8849), .CK(i_Clk_c), .SR(w_reset), .Q(int_STM32_TX_Byte[964]));
    defparam int_STM32_TX_Byte_i0_i964.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i964.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i965 (.D(temp_buffer[965]), 
            .SP(n8849), .CK(i_Clk_c), .SR(w_reset), .Q(int_STM32_TX_Byte[965]));
    defparam int_STM32_TX_Byte_i0_i965.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i965.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i966 (.D(temp_buffer[966]), 
            .SP(n8849), .CK(i_Clk_c), .SR(w_reset), .Q(int_STM32_TX_Byte[966]));
    defparam int_STM32_TX_Byte_i0_i966.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i966.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i967 (.D(temp_buffer[967]), 
            .SP(n8849), .CK(i_Clk_c), .SR(w_reset), .Q(int_STM32_TX_Byte[967]));
    defparam int_STM32_TX_Byte_i0_i967.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i967.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i968 (.D(temp_buffer[968]), 
            .SP(n8849), .CK(i_Clk_c), .SR(w_reset), .Q(int_STM32_TX_Byte[968]));
    defparam int_STM32_TX_Byte_i0_i968.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i968.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i969 (.D(temp_buffer[969]), 
            .SP(n8849), .CK(i_Clk_c), .SR(w_reset), .Q(int_STM32_TX_Byte[969]));
    defparam int_STM32_TX_Byte_i0_i969.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i969.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i970 (.D(temp_buffer[970]), 
            .SP(n8849), .CK(i_Clk_c), .SR(w_reset), .Q(int_STM32_TX_Byte[970]));
    defparam int_STM32_TX_Byte_i0_i970.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i970.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i971 (.D(temp_buffer[971]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[971]));
    defparam int_STM32_TX_Byte_i0_i971.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i971.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i972 (.D(temp_buffer[972]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[972]));
    defparam int_STM32_TX_Byte_i0_i972.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i972.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i973 (.D(temp_buffer[973]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[973]));
    defparam int_STM32_TX_Byte_i0_i973.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i973.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i974 (.D(temp_buffer[974]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[974]));
    defparam int_STM32_TX_Byte_i0_i974.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i974.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i975 (.D(temp_buffer[975]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[975]));
    defparam int_STM32_TX_Byte_i0_i975.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i975.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i976 (.D(temp_buffer[976]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[976]));
    defparam int_STM32_TX_Byte_i0_i976.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i976.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i977 (.D(temp_buffer[977]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[977]));
    defparam int_STM32_TX_Byte_i0_i977.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i977.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i978 (.D(temp_buffer[978]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[978]));
    defparam int_STM32_TX_Byte_i0_i978.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i978.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i979 (.D(temp_buffer[979]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[979]));
    defparam int_STM32_TX_Byte_i0_i979.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i979.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i980 (.D(temp_buffer[980]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[980]));
    defparam int_STM32_TX_Byte_i0_i980.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i980.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i981 (.D(temp_buffer[981]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[981]));
    defparam int_STM32_TX_Byte_i0_i981.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i981.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i982 (.D(temp_buffer[982]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[982]));
    defparam int_STM32_TX_Byte_i0_i982.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i982.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i983 (.D(temp_buffer[983]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[983]));
    defparam int_STM32_TX_Byte_i0_i983.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i983.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i984 (.D(temp_buffer[984]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[984]));
    defparam int_STM32_TX_Byte_i0_i984.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i984.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i985 (.D(temp_buffer[985]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[985]));
    defparam int_STM32_TX_Byte_i0_i985.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i985.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i986 (.D(temp_buffer[986]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[986]));
    defparam int_STM32_TX_Byte_i0_i986.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i986.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i987 (.D(temp_buffer[987]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[987]));
    defparam int_STM32_TX_Byte_i0_i987.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i987.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i988 (.D(temp_buffer[988]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[988]));
    defparam int_STM32_TX_Byte_i0_i988.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i988.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i989 (.D(temp_buffer[989]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[989]));
    defparam int_STM32_TX_Byte_i0_i989.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i989.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i990 (.D(temp_buffer[990]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[990]));
    defparam int_STM32_TX_Byte_i0_i990.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i990.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i991 (.D(temp_buffer[991]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[991]));
    defparam int_STM32_TX_Byte_i0_i991.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i991.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i992 (.D(temp_buffer[992]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[992]));
    defparam int_STM32_TX_Byte_i0_i992.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i992.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i993 (.D(temp_buffer[993]), 
            .SP(n8849), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[993]));
    defparam int_STM32_TX_Byte_i0_i993.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i993.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i994 (.D(temp_buffer[994]), 
            .SP(n8849), .CK(i_Clk_c), .SR(w_reset), .Q(int_STM32_TX_Byte[994]));
    defparam int_STM32_TX_Byte_i0_i994.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i994.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i995 (.D(temp_buffer[995]), 
            .SP(n8849), .CK(i_Clk_c), .SR(w_reset), .Q(int_STM32_TX_Byte[995]));
    defparam int_STM32_TX_Byte_i0_i995.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i995.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i996 (.D(temp_buffer[996]), 
            .SP(n8849), .CK(i_Clk_c), .SR(w_reset), .Q(int_STM32_TX_Byte[996]));
    defparam int_STM32_TX_Byte_i0_i996.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i996.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i997 (.D(temp_buffer[997]), 
            .SP(n8849), .CK(i_Clk_c), .SR(w_reset), .Q(int_STM32_TX_Byte[997]));
    defparam int_STM32_TX_Byte_i0_i997.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i997.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i998 (.D(temp_buffer[998]), 
            .SP(n8849), .CK(i_Clk_c), .SR(w_reset), .Q(int_STM32_TX_Byte[998]));
    defparam int_STM32_TX_Byte_i0_i998.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i998.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i999 (.D(temp_buffer[999]), 
            .SP(n8849), .CK(i_Clk_c), .SR(w_reset), .Q(int_STM32_TX_Byte[999]));
    defparam int_STM32_TX_Byte_i0_i999.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i999.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i1000 (.D(temp_buffer[1000]), 
            .SP(maxfan_replicated_net_24), .CK(i_Clk_c), .SR(w_reset), 
            .Q(int_STM32_TX_Byte[1000]));
    defparam int_STM32_TX_Byte_i0_i1000.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i1000.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i1001 (.D(temp_buffer[1001]), 
            .SP(maxfan_replicated_net_24), .CK(i_Clk_c), .SR(w_reset), 
            .Q(int_STM32_TX_Byte[1001]));
    defparam int_STM32_TX_Byte_i0_i1001.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i1001.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i1002 (.D(temp_buffer[1002]), 
            .SP(maxfan_replicated_net_24), .CK(i_Clk_c), .SR(w_reset), 
            .Q(int_STM32_TX_Byte[1002]));
    defparam int_STM32_TX_Byte_i0_i1002.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i1002.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i1003 (.D(temp_buffer[1003]), 
            .SP(maxfan_replicated_net_24), .CK(i_Clk_c), .SR(w_reset), 
            .Q(int_STM32_TX_Byte[1003]));
    defparam int_STM32_TX_Byte_i0_i1003.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i1003.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i1004 (.D(temp_buffer[1004]), 
            .SP(maxfan_replicated_net_24), .CK(i_Clk_c), .SR(w_reset), 
            .Q(int_STM32_TX_Byte[1004]));
    defparam int_STM32_TX_Byte_i0_i1004.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i1004.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i1005 (.D(temp_buffer[1005]), 
            .SP(maxfan_replicated_net_24), .CK(i_Clk_c), .SR(w_reset), 
            .Q(int_STM32_TX_Byte[1005]));
    defparam int_STM32_TX_Byte_i0_i1005.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i1005.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i1006 (.D(temp_buffer[1006]), 
            .SP(maxfan_replicated_net_24), .CK(i_Clk_c), .SR(w_reset), 
            .Q(int_STM32_TX_Byte[1006]));
    defparam int_STM32_TX_Byte_i0_i1006.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i1006.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i1007 (.D(temp_buffer[1007]), 
            .SP(maxfan_replicated_net_24), .CK(i_Clk_c), .SR(w_reset), 
            .Q(int_STM32_TX_Byte[1007]));
    defparam int_STM32_TX_Byte_i0_i1007.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i1007.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i1008 (.D(temp_buffer[1008]), 
            .SP(maxfan_replicated_net_24), .CK(i_Clk_c), .SR(w_reset), 
            .Q(int_STM32_TX_Byte[1008]));
    defparam int_STM32_TX_Byte_i0_i1008.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i1008.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i1009 (.D(temp_buffer[1009]), 
            .SP(maxfan_replicated_net_24), .CK(i_Clk_c), .SR(w_reset), 
            .Q(int_STM32_TX_Byte[1009]));
    defparam int_STM32_TX_Byte_i0_i1009.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i1009.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i1010 (.D(temp_buffer[1010]), 
            .SP(maxfan_replicated_net_24), .CK(i_Clk_c), .SR(w_reset), 
            .Q(int_STM32_TX_Byte[1010]));
    defparam int_STM32_TX_Byte_i0_i1010.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i1010.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i1011 (.D(temp_buffer[1011]), 
            .SP(maxfan_replicated_net_24), .CK(i_Clk_c), .SR(w_reset), 
            .Q(int_STM32_TX_Byte[1011]));
    defparam int_STM32_TX_Byte_i0_i1011.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i1011.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i1012 (.D(temp_buffer[1012]), 
            .SP(maxfan_replicated_net_24), .CK(i_Clk_c), .SR(w_reset), 
            .Q(int_STM32_TX_Byte[1012]));
    defparam int_STM32_TX_Byte_i0_i1012.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i1012.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i1013 (.D(temp_buffer[1013]), 
            .SP(maxfan_replicated_net_24), .CK(i_Clk_c), .SR(w_reset), 
            .Q(int_STM32_TX_Byte[1013]));
    defparam int_STM32_TX_Byte_i0_i1013.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i1013.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i1014 (.D(temp_buffer[1014]), 
            .SP(maxfan_replicated_net_24), .CK(i_Clk_c), .SR(w_reset), 
            .Q(int_STM32_TX_Byte[1014]));
    defparam int_STM32_TX_Byte_i0_i1014.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i1014.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i1015 (.D(temp_buffer[1015]), 
            .SP(maxfan_replicated_net_24), .CK(i_Clk_c), .SR(w_reset), 
            .Q(int_STM32_TX_Byte[1015]));
    defparam int_STM32_TX_Byte_i0_i1015.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i1015.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i1016 (.D(temp_buffer[1016]), 
            .SP(maxfan_replicated_net_24), .CK(i_Clk_c), .SR(w_reset), 
            .Q(int_STM32_TX_Byte[1016]));
    defparam int_STM32_TX_Byte_i0_i1016.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i1016.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i1017 (.D(temp_buffer[1017]), 
            .SP(maxfan_replicated_net_24), .CK(i_Clk_c), .SR(w_reset), 
            .Q(int_STM32_TX_Byte[1017]));
    defparam int_STM32_TX_Byte_i0_i1017.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i1017.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i1018 (.D(temp_buffer[1018]), 
            .SP(maxfan_replicated_net_24), .CK(i_Clk_c), .SR(w_reset), 
            .Q(int_STM32_TX_Byte[1018]));
    defparam int_STM32_TX_Byte_i0_i1018.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i1018.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i1019 (.D(temp_buffer[1019]), 
            .SP(maxfan_replicated_net_24), .CK(i_Clk_c), .SR(w_reset), 
            .Q(int_STM32_TX_Byte[1019]));
    defparam int_STM32_TX_Byte_i0_i1019.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i1019.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i1020 (.D(temp_buffer[1020]), 
            .SP(maxfan_replicated_net_24), .CK(i_Clk_c), .SR(w_reset), 
            .Q(int_STM32_TX_Byte[1020]));
    defparam int_STM32_TX_Byte_i0_i1020.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i1020.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i1021 (.D(temp_buffer[1021]), 
            .SP(maxfan_replicated_net_24), .CK(i_Clk_c), .SR(w_reset), 
            .Q(int_STM32_TX_Byte[1021]));
    defparam int_STM32_TX_Byte_i0_i1021.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i1021.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i1022 (.D(temp_buffer[1022]), 
            .SP(maxfan_replicated_net_24), .CK(i_Clk_c), .SR(w_reset), 
            .Q(int_STM32_TX_Byte[1022]));
    defparam int_STM32_TX_Byte_i0_i1022.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i1022.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i1023 (.D(temp_buffer[1023]), 
            .SP(maxfan_replicated_net_24), .CK(i_Clk_c), .SR(w_reset), 
            .Q(int_STM32_TX_Byte[1023]));
    defparam int_STM32_TX_Byte_i0_i1023.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i1023.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ stm32_state_i0_i1 (.D(n5), 
            .SP(n6), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), .Q(stm32_state[1]));
    defparam stm32_state_i0_i1.REGSET = "RESET";
    defparam stm32_state_i0_i1.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ stm32_state_i0_i2 (.D(n63), 
            .SP(n6), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), .Q(stm32_state[2]));
    defparam stm32_state_i0_i2.REGSET = "RESET";
    defparam stm32_state_i0_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(323[9],357[16])" *) FD1P3XZ int_RHD64_TX_DV_c (.D(n8990), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(GND_net_2), .Q(int_RHD64_TX_DV));
    defparam int_RHD64_TX_DV_c.REGSET = "RESET";
    defparam int_RHD64_TX_DV_c.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_DV_c (.D(n8989), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_DV));
    defparam int_STM32_TX_DV_c.REGSET = "RESET";
    defparam int_STM32_TX_DV_c.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(323[9],357[16])" *) FD1P3XZ int_RHD64_TX_Byte__i2 (.D(index[1]), 
            .SP(n9245), .CK(i_Clk_c), .SR(n8977), .Q(int_RHD64_TX_Byte[9]));
    defparam int_RHD64_TX_Byte__i2.REGSET = "RESET";
    defparam int_RHD64_TX_Byte__i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B+(C+!(D)))+!A))", lineinfo="@6(55[23],55[60])" *) LUT4 i1_2_lut_3_lut_4_lut_adj_3572 (.A(stm32_counter[3]), 
            .B(n9_adj_3562), .C(n8_adj_3578), .D(n6015), .Z(n8179));
    defparam i1_2_lut_3_lut_4_lut_adj_3572.INIT = "0x0200";
    (* lut_function="(!((B+!(C (D)))+!A))", lineinfo="@6(55[23],55[60])" *) LUT4 i1_2_lut_3_lut_4_lut_adj_3573 (.A(stm32_counter[3]), 
            .B(n9_adj_3562), .C(n10037), .D(n6015), .Z(n8243));
    defparam i1_2_lut_3_lut_4_lut_adj_3573.INIT = "0x2000";
    (* lut_function="(!((B+(C+!(D)))+!A))", lineinfo="@6(55[23],55[60])" *) LUT4 i1_2_lut_3_lut_4_lut_adj_3574 (.A(stm32_counter[3]), 
            .B(n9_adj_3562), .C(n8_adj_3579), .D(n6015), .Z(n8115));
    defparam i1_2_lut_3_lut_4_lut_adj_3574.INIT = "0x0200";
    (* lut_function="(!(A+!(B)))", lineinfo="@3(323[9],357[16])" *) LUT4 i1_2_lut_adj_3575 (.A(int_RHD64_TX_DV), 
            .B(n37[4]), .Z(n8987));
    defparam i1_2_lut_adj_3575.INIT = "0x4444";
    (* lineinfo="@3(347[38],347[43])" *) FA2 index_606_add_4_17 (.A0(GND_net), 
            .B0(GND_net), .C0(index[15]), .D0(n11559), .CI0(n11559), 
            .A1(GND_net), .B1(GND_net), .C1(index[16]), .D1(n16522), 
            .CI1(n16522), .CO0(n16522), .CO1(n11561), .S0(n133_adj_3641[15]), 
            .S1(n133_adj_3641[16]));
    defparam index_606_add_4_17.INIT0 = "0xc33c";
    defparam index_606_add_4_17.INIT1 = "0xc33c";
    (* lineinfo="@3(347[38],347[43])" *) FA2 index_606_add_4_15 (.A0(GND_net), 
            .B0(GND_net), .C0(index[13]), .D0(n11557), .CI0(n11557), 
            .A1(GND_net), .B1(GND_net), .C1(index[14]), .D1(n16519), 
            .CI1(n16519), .CO0(n16519), .CO1(n11559), .S0(n133_adj_3641[13]), 
            .S1(n133_adj_3641[14]));
    defparam index_606_add_4_15.INIT0 = "0xc33c";
    defparam index_606_add_4_15.INIT1 = "0xc33c";
    (* lineinfo="@3(347[38],347[43])" *) FA2 index_606_add_4_13 (.A0(GND_net), 
            .B0(GND_net), .C0(index[11]), .D0(n11555), .CI0(n11555), 
            .A1(GND_net), .B1(GND_net), .C1(index[12]), .D1(n16516), 
            .CI1(n16516), .CO0(n16516), .CO1(n11557), .S0(n133_adj_3641[11]), 
            .S1(n133_adj_3641[12]));
    defparam index_606_add_4_13.INIT0 = "0xc33c";
    defparam index_606_add_4_13.INIT1 = "0xc33c";
    (* lineinfo="@3(347[38],347[43])" *) FA2 index_606_add_4_11 (.A0(GND_net), 
            .B0(GND_net), .C0(index[9]), .D0(n11553), .CI0(n11553), 
            .A1(GND_net), .B1(GND_net), .C1(index[10]), .D1(n16513), 
            .CI1(n16513), .CO0(n16513), .CO1(n11555), .S0(n133_adj_3641[9]), 
            .S1(n133_adj_3641[10]));
    defparam index_606_add_4_11.INIT0 = "0xc33c";
    defparam index_606_add_4_11.INIT1 = "0xc33c";
    (* lineinfo="@3(347[38],347[43])" *) FA2 index_606_add_4_9 (.A0(GND_net), 
            .B0(GND_net), .C0(index[7]), .D0(n11551), .CI0(n11551), 
            .A1(GND_net), .B1(GND_net), .C1(index[8]), .D1(n16510), 
            .CI1(n16510), .CO0(n16510), .CO1(n11553), .S0(n133_adj_3641[7]), 
            .S1(n133_adj_3641[8]));
    defparam index_606_add_4_9.INIT0 = "0xc33c";
    defparam index_606_add_4_9.INIT1 = "0xc33c";
    (* lineinfo="@3(347[38],347[43])" *) FA2 index_606_add_4_7 (.A0(GND_net), 
            .B0(GND_net), .C0(index[5]), .D0(n11549), .CI0(n11549), 
            .A1(GND_net), .B1(GND_net), .C1(index[6]), .D1(n16507), 
            .CI1(n16507), .CO0(n16507), .CO1(n11551), .S0(n133_adj_3641[5]), 
            .S1(n133_adj_3641[6]));
    defparam index_606_add_4_7.INIT0 = "0xc33c";
    defparam index_606_add_4_7.INIT1 = "0xc33c";
    (* lineinfo="@3(347[38],347[43])" *) FA2 index_606_add_4_5 (.A0(GND_net), 
            .B0(GND_net), .C0(index[3]), .D0(n11547), .CI0(n11547), 
            .A1(GND_net), .B1(GND_net), .C1(index[4]), .D1(n16504), 
            .CI1(n16504), .CO0(n16504), .CO1(n11549), .S0(n133_adj_3641[3]), 
            .S1(n133_adj_3641[4]));
    defparam index_606_add_4_5.INIT0 = "0xc33c";
    defparam index_606_add_4_5.INIT1 = "0xc33c";
    (* lineinfo="@3(281[23],281[36])" *) FA2 stm32_counter_604_add_4_29 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[27]), .D0(n11538), .CI0(n11538), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[28]), .D1(n16492), 
            .CI1(n16492), .CO0(n16492), .CO1(n11540), .S0(n133[27]), 
            .S1(n133[28]));
    defparam stm32_counter_604_add_4_29.INIT0 = "0xc33c";
    defparam stm32_counter_604_add_4_29.INIT1 = "0xc33c";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_3576 (.A(n6015), 
            .B(n10037), .C(n9_adj_3562), .D(stm32_counter[3]), .Z(n7731));
    defparam i1_2_lut_3_lut_4_lut_adj_3576.INIT = "0x0008";
    (* lut_function="(!((B+!(C))+!A))" *) LUT4 i1_2_lut_3_lut_adj_3577 (.A(stm32_state[0]), 
            .B(stm32_state[1]), .C(stm32_state[2]), .Z(n12432));
    defparam i1_2_lut_3_lut_adj_3577.INIT = "0x2020";
    (* lut_function="((B+!(C))+!A)" *) LUT4 i7889_4_lut_3_lut (.A(stm32_state[0]), 
            .B(stm32_state[1]), .C(stm32_state[2]), .Z(n6));
    defparam i7889_4_lut_3_lut.INIT = "0xdfdf";
    (* lut_function="(!(A+!(B (C+!(D)))))", lineinfo="@3(278[9],278[10])" *) LUT4 i1_3_lut_4_lut (.A(stm32_state[2]), 
            .B(stm32_state[1]), .C(n17), .D(stm32_state[0]), .Z(n9501));
    defparam i1_3_lut_4_lut.INIT = "0x4044";
    (* lut_function="(!(A+!(B (C (D)))))", lineinfo="@3(278[9],278[10])" *) LUT4 i2_3_lut_4_lut (.A(stm32_state[2]), 
            .B(stm32_state[1]), .C(stm32_state[0]), .D(n17), .Z(n6015));
    defparam i2_3_lut_4_lut.INIT = "0x4000";
    (* lut_function="(!(A+(B+((D)+!C))))", lineinfo="@6(55[23],55[60])" *) LUT4 i1_2_lut_3_lut_4_lut_adj_3578 (.A(stm32_counter[1]), 
            .B(stm32_counter[2]), .C(n12436), .D(stm32_counter[0]), .Z(n6261));
    defparam i1_2_lut_3_lut_4_lut_adj_3578.INIT = "0x0010";
    (* lut_function="(A+(B+!(C)))", lineinfo="@6(55[23],55[60])" *) LUT4 equal_2190_i8_2_lut_3_lut (.A(stm32_counter[1]), 
            .B(stm32_counter[2]), .C(stm32_counter[0]), .Z(n8));
    defparam equal_2190_i8_2_lut_3_lut.INIT = "0xefef";
    (* lineinfo="@3(281[23],281[36])" *) FA2 stm32_counter_604_add_4_33 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[31]), .D0(n11542), .CI0(n11542), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n16498), .CI1(n16498), 
            .CO0(n16498), .S0(n133[31]));
    defparam stm32_counter_604_add_4_33.INIT0 = "0xc33c";
    defparam stm32_counter_604_add_4_33.INIT1 = "0xc33c";
    (* lut_function="(!(A+(B+((D)+!C))))", lineinfo="@6(55[23],55[60])" *) LUT4 i1_2_lut_3_lut_4_lut_adj_3579 (.A(stm32_counter[1]), 
            .B(stm32_counter[2]), .C(n6015), .D(stm32_counter[0]), .Z(n12473));
    defparam i1_2_lut_3_lut_4_lut_adj_3579.INIT = "0x0010";
    (* lut_function="((B+(C))+!A)", lineinfo="@6(55[23],55[60])" *) LUT4 equal_2191_i8_2_lut_3_lut (.A(stm32_counter[1]), 
            .B(stm32_counter[2]), .C(stm32_counter[0]), .Z(n8_adj_3561));
    defparam equal_2191_i8_2_lut_3_lut.INIT = "0xfdfd";
    (* lut_function="((B+!(C))+!A)", lineinfo="@6(55[23],55[60])" *) LUT4 equal_2192_i8_2_lut_3_lut (.A(stm32_counter[1]), 
            .B(stm32_counter[2]), .C(stm32_counter[0]), .Z(n8_adj_3580));
    defparam equal_2192_i8_2_lut_3_lut.INIT = "0xdfdf";
    (* lut_function="(A+((C)+!B))", lineinfo="@6(55[23],55[60])" *) LUT4 equal_2193_i8_2_lut_3_lut (.A(stm32_counter[1]), 
            .B(stm32_counter[2]), .C(stm32_counter[0]), .Z(n8_adj_3577));
    defparam equal_2193_i8_2_lut_3_lut.INIT = "0xfbfb";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_3580 (.A(n6015), 
            .B(n8_adj_3578), .C(n9_adj_3562), .D(stm32_counter[3]), .Z(n7667));
    defparam i1_2_lut_3_lut_4_lut_adj_3580.INIT = "0x0002";
    (* lut_function="(A+!(B (C)))", lineinfo="@6(55[23],55[60])" *) LUT4 equal_2194_i8_2_lut_3_lut (.A(stm32_counter[1]), 
            .B(stm32_counter[2]), .C(stm32_counter[0]), .Z(n8_adj_3579));
    defparam equal_2194_i8_2_lut_3_lut.INIT = "0xbfbf";
    (* lut_function="(A (B (C)))" *) LUT4 i5006_2_lut_3_lut (.A(stm32_counter[1]), 
            .B(stm32_counter[2]), .C(stm32_counter[0]), .Z(n10037));
    defparam i5006_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(((C)+!B)+!A)" *) LUT4 equal_2195_i8_2_lut_3_lut (.A(stm32_counter[1]), 
            .B(stm32_counter[2]), .C(stm32_counter[0]), .Z(n8_adj_3578));
    defparam equal_2195_i8_2_lut_3_lut.INIT = "0xf7f7";
    (* lut_function="(!((B+(C+!(D)))+!A))", lineinfo="@6(55[23],55[60])" *) LUT4 i1_2_lut_3_lut_4_lut_adj_3581 (.A(stm32_counter[3]), 
            .B(n9), .C(n8_adj_3577), .D(n6015), .Z(n7027));
    defparam i1_2_lut_3_lut_4_lut_adj_3581.INIT = "0x0200";
    (* lut_function="(!(A (B+!(C+!(D)))+!A !(B+(D))))", lineinfo="@3(256[3],307[11])" *) LUT4 i7891_3_lut_3_lut_4_lut_4_lut (.A(stm32_state[0]), 
            .B(stm32_state[2]), .C(n17), .D(stm32_state[1]), .Z(n5));
    defparam i7891_3_lut_3_lut_4_lut_4_lut.INIT = "0x7566";
    (* lut_function="(!((B+(C+!(D)))+!A))", lineinfo="@6(55[23],55[60])" *) LUT4 i1_2_lut_3_lut_4_lut_adj_3582 (.A(stm32_counter[3]), 
            .B(n9), .C(n8_adj_3579), .D(n6015), .Z(n7091));
    defparam i1_2_lut_3_lut_4_lut_adj_3582.INIT = "0x0200";
    (* lut_function="(!((B+(C+!(D)))+!A))", lineinfo="@6(55[23],55[60])" *) LUT4 i1_2_lut_3_lut_4_lut_adj_3583 (.A(stm32_counter[3]), 
            .B(n9), .C(n8_adj_3578), .D(n6015), .Z(n7155));
    defparam i1_2_lut_3_lut_4_lut_adj_3583.INIT = "0x0200";
    (* lut_function="(!((B+!(C (D)))+!A))", lineinfo="@6(55[23],55[60])" *) LUT4 i1_2_lut_3_lut_4_lut_adj_3584 (.A(stm32_counter[3]), 
            .B(n9), .C(n10037), .D(n6015), .Z(n7219));
    defparam i1_2_lut_3_lut_4_lut_adj_3584.INIT = "0x2000";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(323[9],357[16])" *) FD1P3XZ int_RHD64_TX_Byte__i5 (.D(n50), 
            .SP(n9245), .CK(i_Clk_c), .SR(n11903), .Q(int_RHD64_TX_Byte[15]));
    defparam int_RHD64_TX_Byte__i5.REGSET = "SET";
    defparam int_RHD64_TX_Byte__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i11 (.D(int_FIFO_Q[11]), 
            .SP(n6261), .CK(i_Clk_c), .SR(w_reset), .Q(temp_buffer[11]));
    defparam temp_buffer_i0_i11.REGSET = "SET";
    defparam temp_buffer_i0_i11.SRMODE = "ASYNC";
    (* lut_function="(!(A+((C+!(D))+!B)))", lineinfo="@6(55[23],55[60])" *) LUT4 i1_2_lut_3_lut_4_lut_adj_3585 (.A(stm32_counter[3]), 
            .B(stm32_counter[4]), .C(stm32_counter[5]), .D(n12473), .Z(n7283));
    defparam i1_2_lut_3_lut_4_lut_adj_3585.INIT = "0x0400";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, maxfan_replicated_inst=1, lineinfo="@3(256[3],307[11])" *) FD1P3XZ int_STM32_TX_DV_rep_139 (.D(n8989), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_0), 
            .Q(maxfan_replicated_net_47));
    defparam int_STM32_TX_DV_rep_139.REGSET = "RESET";
    defparam int_STM32_TX_DV_rep_139.SRMODE = "ASYNC";
    (* lut_function="(!((B+(C+!(D)))+!A))", lineinfo="@6(55[23],55[60])" *) LUT4 i1_2_lut_3_lut_4_lut_adj_3586 (.A(stm32_counter[3]), 
            .B(n9), .C(n8_adj_3580), .D(n6015), .Z(n6963));
    defparam i1_2_lut_3_lut_4_lut_adj_3586.INIT = "0x0200";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_3587 (.A(n6015), 
            .B(n8_adj_3579), .C(n9_adj_3562), .D(stm32_counter[3]), .Z(n7603));
    defparam i1_2_lut_3_lut_4_lut_adj_3587.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_3588 (.A(n6015), 
            .B(n8_adj_3577), .C(n9_adj_3562), .D(stm32_counter[3]), .Z(n7539));
    defparam i1_2_lut_3_lut_4_lut_adj_3588.INIT = "0x0002";
    (* lineinfo="@3(281[23],281[36])" *) FA2 stm32_counter_604_add_4_31 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[29]), .D0(n11540), .CI0(n11540), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[30]), .D1(n16495), 
            .CI1(n16495), .CO0(n16495), .CO1(n11542), .S0(n133[29]), 
            .S1(n133[30]));
    defparam stm32_counter_604_add_4_31.INIT0 = "0xc33c";
    defparam stm32_counter_604_add_4_31.INIT1 = "0xc33c";
    (* lut_function="(A+(B))", lineinfo="@3(323[9],357[16])" *) LUT4 i1_2_lut_adj_3589 (.A(int_RHD64_TX_DV), 
            .B(n2510), .Z(n11092));
    defparam i1_2_lut_adj_3589.INIT = "0xeeee";
    (* lut_function="(A (B+(C+!(D)))+!A !((C+!(D))+!B))", lineinfo="@3(256[3],307[11])" *) LUT4 i3953_4_lut (.A(int_STM32_TX_DV), 
            .B(n5989), .C(n12432), .D(n6_adj_3636), .Z(n8989));
    defparam i3953_4_lut.INIT = "0xacaa";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_3590 (.A(n6015), 
            .B(n8_adj_3580), .C(n9_adj_3562), .D(stm32_counter[3]), .Z(n7475));
    defparam i1_2_lut_3_lut_4_lut_adj_3590.INIT = "0x0002";
    (* lut_function="(!(A+!(B (C))))", lineinfo="@3(323[9],357[16])" *) LUT4 i1_2_lut_3_lut_adj_3591 (.A(int_RHD64_TX_DV), 
            .B(n2510), .C(r_SPI_Clk_Count[3]), .Z(r_Trailing_Edge_N_3524));
    defparam i1_2_lut_3_lut_adj_3591.INIT = "0x4040";
    (* lut_function="(!(A+(((D)+!C)+!B)))", lineinfo="@3(278[9],278[10])" *) LUT4 i1_2_lut_3_lut_4_lut_adj_3592 (.A(stm32_state[2]), 
            .B(stm32_state[1]), .C(stm32_state[0]), .D(n17), .Z(n8849));
    defparam i1_2_lut_3_lut_4_lut_adj_3592.INIT = "0x0040";
    (* lut_function="(!(A+(B)))" *) LUT4 i7950_3_lut_4_lut (.A(stm32_state[2]), 
            .B(n27_adj_3584), .Z(n12419));
    defparam i7950_3_lut_4_lut.INIT = "0x1111";
    (* lut_function="(A+(B (C (D))))", lineinfo="@3(256[3],307[11])" *) LUT4 i1_2_lut_4_lut (.A(int_STM32_TX_DV), 
            .B(r_SPI_Clk_Count_adj_3642[1]), .C(r_SPI_Clk_Count_adj_3642[0]), 
            .D(n12159), .Z(n9588));
    defparam i1_2_lut_4_lut.INIT = "0xeaaa";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i1_3_lut_4_lut_adj_3593 (.A(n6015), 
            .B(stm32_counter[3]), .C(stm32_counter[4]), .D(stm32_counter[5]), 
            .Z(n12436));
    defparam i1_3_lut_4_lut_adj_3593.INIT = "0x0002";
    (* lut_function="(!(((C+!(D))+!B)+!A))", lineinfo="@6(55[23],55[60])" *) LUT4 i1_2_lut_3_lut_4_lut_adj_3594 (.A(stm32_counter[3]), 
            .B(stm32_counter[4]), .C(stm32_counter[5]), .D(n12473), .Z(n7795));
    defparam i1_2_lut_3_lut_4_lut_adj_3594.INIT = "0x0800";
    (* lut_function="(!(A+((C)+!B)))", lineinfo="@3(323[9],357[16])" *) LUT4 i1_2_lut_3_lut_adj_3595 (.A(int_RHD64_TX_DV), 
            .B(n2510), .C(r_SPI_Clk_Count[3]), .Z(n36_adj_3637));
    defparam i1_2_lut_3_lut_adj_3595.INIT = "0x0404";
    (* lut_function="(A (B))", lineinfo="@3(347[38],347[43])" *) LUT4 i4934_2_lut (.A(n133_adj_3641[31]), 
            .B(n12866), .Z(n167_adj_3640[31]));
    defparam i4934_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(347[38],347[43])" *) LUT4 i4933_2_lut (.A(n133_adj_3641[30]), 
            .B(n12866), .Z(n167_adj_3640[30]));
    defparam i4933_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(347[38],347[43])" *) LUT4 i4932_2_lut (.A(n133_adj_3641[29]), 
            .B(n12866), .Z(n167_adj_3640[29]));
    defparam i4932_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(347[38],347[43])" *) LUT4 i4931_2_lut (.A(n133_adj_3641[28]), 
            .B(n12866), .Z(n167_adj_3640[28]));
    defparam i4931_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(347[38],347[43])" *) LUT4 i4930_2_lut (.A(n133_adj_3641[27]), 
            .B(n12866), .Z(n167_adj_3640[27]));
    defparam i4930_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(347[38],347[43])" *) LUT4 i4929_2_lut (.A(n133_adj_3641[26]), 
            .B(n12866), .Z(n167_adj_3640[26]));
    defparam i4929_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(347[38],347[43])" *) LUT4 i4928_2_lut (.A(n133_adj_3641[25]), 
            .B(n12866), .Z(n167_adj_3640[25]));
    defparam i4928_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(347[38],347[43])" *) LUT4 i4927_2_lut (.A(n133_adj_3641[24]), 
            .B(n12866), .Z(n167_adj_3640[24]));
    defparam i4927_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(347[38],347[43])" *) LUT4 i4926_2_lut (.A(n133_adj_3641[23]), 
            .B(n12866), .Z(n167_adj_3640[23]));
    defparam i4926_2_lut.INIT = "0x8888";
    (* lineinfo="@3(281[23],281[36])" *) FA2 stm32_counter_604_add_4_3 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[1]), .D0(n11512), .CI0(n11512), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[2]), .D1(n16453), 
            .CI1(n16453), .CO0(n16453), .CO1(n11514), .S0(n133[1]), 
            .S1(n133[2]));
    defparam stm32_counter_604_add_4_3.INIT0 = "0xc33c";
    defparam stm32_counter_604_add_4_3.INIT1 = "0xc33c";
    (* lut_function="(A (B))", lineinfo="@3(347[38],347[43])" *) LUT4 i4925_2_lut (.A(n133_adj_3641[22]), 
            .B(n12866), .Z(n167_adj_3640[22]));
    defparam i4925_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(347[38],347[43])" *) LUT4 i4924_2_lut (.A(n133_adj_3641[21]), 
            .B(n12866), .Z(n167_adj_3640[21]));
    defparam i4924_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(347[38],347[43])" *) LUT4 i4923_2_lut (.A(n133_adj_3641[20]), 
            .B(n12866), .Z(n167_adj_3640[20]));
    defparam i4923_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(347[38],347[43])" *) LUT4 i4922_2_lut (.A(n133_adj_3641[19]), 
            .B(n12866), .Z(n167_adj_3640[19]));
    defparam i4922_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(347[38],347[43])" *) LUT4 i4921_2_lut (.A(n133_adj_3641[18]), 
            .B(n12866), .Z(n167_adj_3640[18]));
    defparam i4921_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(347[38],347[43])" *) LUT4 i4920_2_lut (.A(n133_adj_3641[17]), 
            .B(n12866), .Z(n167_adj_3640[17]));
    defparam i4920_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(347[38],347[43])" *) LUT4 i4919_2_lut (.A(n133_adj_3641[16]), 
            .B(n12866), .Z(n167_adj_3640[16]));
    defparam i4919_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(347[38],347[43])" *) LUT4 i4918_2_lut (.A(n133_adj_3641[15]), 
            .B(n12866), .Z(n167_adj_3640[15]));
    defparam i4918_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(347[38],347[43])" *) LUT4 i4917_2_lut (.A(n133_adj_3641[14]), 
            .B(n12866), .Z(n167_adj_3640[14]));
    defparam i4917_2_lut.INIT = "0x8888";
    (* lineinfo="@3(281[23],281[36])" *) FA2 stm32_counter_604_add_4_15 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[13]), .D0(n11524), .CI0(n11524), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[14]), .D1(n16471), 
            .CI1(n16471), .CO0(n16471), .CO1(n11526), .S0(n133[13]), 
            .S1(n133[14]));
    defparam stm32_counter_604_add_4_15.INIT0 = "0xc33c";
    defparam stm32_counter_604_add_4_15.INIT1 = "0xc33c";
    (* lut_function="(A (B))", lineinfo="@3(347[38],347[43])" *) LUT4 i4916_2_lut (.A(n133_adj_3641[13]), 
            .B(n12866), .Z(n167_adj_3640[13]));
    defparam i4916_2_lut.INIT = "0x8888";
    (* lineinfo="@3(281[23],281[36])" *) FA2 stm32_counter_604_add_4_27 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[25]), .D0(n11536), .CI0(n11536), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[26]), .D1(n16489), 
            .CI1(n16489), .CO0(n16489), .CO1(n11538), .S0(n133[25]), 
            .S1(n133[26]));
    defparam stm32_counter_604_add_4_27.INIT0 = "0xc33c";
    defparam stm32_counter_604_add_4_27.INIT1 = "0xc33c";
    (* lut_function="(A (B))", lineinfo="@3(347[38],347[43])" *) LUT4 i4915_2_lut (.A(n133_adj_3641[12]), 
            .B(n12866), .Z(n167_adj_3640[12]));
    defparam i4915_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(347[38],347[43])" *) LUT4 i4914_2_lut (.A(n133_adj_3641[11]), 
            .B(n12866), .Z(n167_adj_3640[11]));
    defparam i4914_2_lut.INIT = "0x8888";
    (* lineinfo="@3(281[23],281[36])" *) FA2 stm32_counter_604_add_4_13 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[11]), .D0(n11522), .CI0(n11522), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[12]), .D1(n16468), 
            .CI1(n16468), .CO0(n16468), .CO1(n11524), .S0(n133[11]), 
            .S1(n133[12]));
    defparam stm32_counter_604_add_4_13.INIT0 = "0xc33c";
    defparam stm32_counter_604_add_4_13.INIT1 = "0xc33c";
    (* lut_function="(A (B))", lineinfo="@3(347[38],347[43])" *) LUT4 i4913_2_lut (.A(n133_adj_3641[10]), 
            .B(n12866), .Z(n167_adj_3640[10]));
    defparam i4913_2_lut.INIT = "0x8888";
    (* lineinfo="@3(281[23],281[36])" *) FA2 stm32_counter_604_add_4_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(n17), .C1(stm32_counter[0]), 
            .D1(n16411), .CI1(n16411), .CO0(n16411), .CO1(n11512), .S1(n133[0]));
    defparam stm32_counter_604_add_4_1.INIT0 = "0xc33c";
    defparam stm32_counter_604_add_4_1.INIT1 = "0xc33c";
    (* lut_function="(A (B))", lineinfo="@3(347[38],347[43])" *) LUT4 i4912_2_lut (.A(n133_adj_3641[9]), 
            .B(n12866), .Z(n167_adj_3640[9]));
    defparam i4912_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(347[38],347[43])" *) LUT4 i4911_2_lut (.A(n133_adj_3641[8]), 
            .B(n12866), .Z(n167_adj_3640[8]));
    defparam i4911_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(347[38],347[43])" *) LUT4 i4910_2_lut (.A(n133_adj_3641[7]), 
            .B(n12866), .Z(n167_adj_3640[7]));
    defparam i4910_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(347[38],347[43])" *) LUT4 i4909_2_lut (.A(n133_adj_3641[6]), 
            .B(n12866), .Z(n167_adj_3640[6]));
    defparam i4909_2_lut.INIT = "0x8888";
    (* lineinfo="@3(281[23],281[36])" *) FA2 stm32_counter_604_add_4_11 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[9]), .D0(n11520), .CI0(n11520), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[10]), .D1(n16465), 
            .CI1(n16465), .CO0(n16465), .CO1(n11522), .S0(n133[9]), 
            .S1(n133[10]));
    defparam stm32_counter_604_add_4_11.INIT0 = "0xc33c";
    defparam stm32_counter_604_add_4_11.INIT1 = "0xc33c";
    (* lut_function="(A (B))", lineinfo="@3(347[38],347[43])" *) LUT4 i4908_2_lut (.A(n133_adj_3641[5]), 
            .B(n12866), .Z(n167_adj_3640[5]));
    defparam i4908_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(347[38],347[43])" *) LUT4 i4907_2_lut (.A(n133_adj_3641[4]), 
            .B(n12866), .Z(n167_adj_3640[4]));
    defparam i4907_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(347[38],347[43])" *) LUT4 i4906_2_lut (.A(n133_adj_3641[3]), 
            .B(n12866), .Z(n167_adj_3640[3]));
    defparam i4906_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(347[38],347[43])" *) LUT4 i4905_2_lut (.A(n133_adj_3641[2]), 
            .B(n12866), .Z(n167_adj_3640[2]));
    defparam i4905_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(347[38],347[43])" *) LUT4 i4904_2_lut (.A(n133_adj_3641[1]), 
            .B(n12866), .Z(n167_adj_3640[1]));
    defparam i4904_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(281[23],281[36])" *) LUT4 i4903_2_lut (.A(n133[31]), 
            .B(stm32_state[0]), .Z(n167[31]));
    defparam i4903_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(281[23],281[36])" *) LUT4 i4902_2_lut (.A(n133[30]), 
            .B(stm32_state[0]), .Z(n167[30]));
    defparam i4902_2_lut.INIT = "0x8888";
    (* lut_function="(!(A (B+!(C))+!A ((C)+!B)))", lineinfo="@3(256[3],307[11])" *) LUT4 i1_3_lut_4_lut_3_lut (.A(stm32_state[0]), 
            .B(stm32_state[2]), .C(stm32_state[1]), .Z(n5063));
    defparam i1_3_lut_4_lut_3_lut.INIT = "0x2424";
    (* lut_function="(A (B))", lineinfo="@3(281[23],281[36])" *) LUT4 i4901_2_lut (.A(n133[29]), 
            .B(stm32_state[0]), .Z(n167[29]));
    defparam i4901_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(281[23],281[36])" *) LUT4 i4900_2_lut (.A(n133[28]), 
            .B(stm32_state[0]), .Z(n167[28]));
    defparam i4900_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(281[23],281[36])" *) LUT4 i4899_2_lut (.A(n133[27]), 
            .B(stm32_state[0]), .Z(n167[27]));
    defparam i4899_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(281[23],281[36])" *) LUT4 i4898_2_lut (.A(n133[26]), 
            .B(stm32_state[0]), .Z(n167[26]));
    defparam i4898_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(281[23],281[36])" *) LUT4 i4897_2_lut (.A(n133[25]), 
            .B(stm32_state[0]), .Z(n167[25]));
    defparam i4897_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(281[23],281[36])" *) LUT4 i4896_2_lut (.A(n133[24]), 
            .B(stm32_state[0]), .Z(n167[24]));
    defparam i4896_2_lut.INIT = "0x8888";
    (* lut_function="(!(A (B+(C+!(D)))+!A ((D)+!B)))", lineinfo="@3(256[3],307[11])" *) LUT4 i17_4_lut_4_lut_4_lut (.A(stm32_state[0]), 
            .B(stm32_state[2]), .C(n17), .D(stm32_state[1]), .Z(n6_adj_3636));
    defparam i17_4_lut_4_lut_4_lut.INIT = "0x0244";
    (* lut_function="(!(A+(((D)+!C)+!B)))", maxfan_replicated_inst=1, lineinfo="@3(278[9],278[10])" *) LUT4 i1_2_lut_3_lut_4_lut_rep_140 (.A(stm32_state[2]), 
            .B(stm32_state[1]), .C(stm32_state[0]), .D(n17), .Z(maxfan_replicated_net_24));
    defparam i1_2_lut_3_lut_4_lut_rep_140.INIT = "0x0040";
    (* lut_function="(A (B))", lineinfo="@3(281[23],281[36])" *) LUT4 i4895_2_lut (.A(n133[23]), 
            .B(stm32_state[0]), .Z(n167[23]));
    defparam i4895_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(281[23],281[36])" *) LUT4 i4894_2_lut (.A(n133[22]), 
            .B(stm32_state[0]), .Z(n167[22]));
    defparam i4894_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(281[23],281[36])" *) LUT4 i4893_2_lut (.A(n133[21]), 
            .B(stm32_state[0]), .Z(n167[21]));
    defparam i4893_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(281[23],281[36])" *) LUT4 i4892_2_lut (.A(n133[20]), 
            .B(stm32_state[0]), .Z(n167[20]));
    defparam i4892_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(281[23],281[36])" *) LUT4 i4891_2_lut (.A(n133[19]), 
            .B(stm32_state[0]), .Z(n167[19]));
    defparam i4891_2_lut.INIT = "0x8888";
    (* lut_function="(!((B+(C+!(D)))+!A))", lineinfo="@6(55[23],55[60])" *) LUT4 i1_2_lut_3_lut_4_lut_adj_3596 (.A(stm32_counter[3]), 
            .B(stm32_counter[4]), .C(stm32_counter[5]), .D(n12473), .Z(n6771));
    defparam i1_2_lut_3_lut_4_lut_adj_3596.INIT = "0x0200";
    (* lut_function="(A (B))", lineinfo="@3(281[23],281[36])" *) LUT4 i4890_2_lut (.A(n133[18]), 
            .B(stm32_state[0]), .Z(n167[18]));
    defparam i4890_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(281[23],281[36])" *) LUT4 i4889_2_lut (.A(n133[17]), 
            .B(stm32_state[0]), .Z(n167[17]));
    defparam i4889_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(281[23],281[36])" *) LUT4 i4888_2_lut (.A(n133[16]), 
            .B(stm32_state[0]), .Z(n167[16]));
    defparam i4888_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(281[23],281[36])" *) LUT4 i4887_2_lut (.A(n133[15]), 
            .B(stm32_state[0]), .Z(n167[15]));
    defparam i4887_2_lut.INIT = "0x8888";
    (* lineinfo="@3(226[25],226[50])" *) \SPI_Master_CS(clks_per_half_bit=4,cs_inactive_clks=8) SPI_Master_CS_STM32 (i_Clk_c, 
            w_reset, int_STM32_TX_DV, maxfan_replicated_net_1999, GND_net, 
            VCC_net, o_STM32_SPI_CS_n_c, n12159, maxfan_replicated_net_2504, 
            maxfan_replicated_net_999, int_STM32_TX_Ready_N_3517, n9588, 
            r_SPI_Clk_Count_adj_3642[0], {int_STM32_TX_Byte}, o_STM32_SPI_Clk_c, 
            r_SPI_Clk_Count_adj_3642[1], o_STM32_SPI_MOSI_c, n27, maxfan_replicated_net_47);
    (* lineinfo="@3(193[24],193[57])" *) \Controller_RHD64_FIFO(clks_per_half_bit=8,cs_inactive_clks=256) Controller_RHD64_1 (i_Clk_c, 
            maxfan_replicated_net_999, w_reset, maxfan_replicated_net_1999, 
            maxfan_replicated_net_2504, n59, n2286, n70, o_RHD64_SPI_CS_n_c, 
            int_RHD64_TX_DV, GND_net, VCC_net, n8759, int_RHD64_TX_Byte[8], 
            i_RHD64_SPI_MISO_c, int_RHD64_TX_Byte[15], int_RHD64_TX_Byte[10], 
            int_RHD64_TX_Byte[9], n37[3], n37[4], n37[1], n37[2], 
            n36_adj_3637, r_Trailing_Edge_N_3524, n31, n37[0], n6007, 
            o_RHD64_SPI_Clk_c, o_RHD64_SPI_MOSI_c, n11102, r_SPI_Clk_Count[3], 
            n11092, n8987, n8985, n8983, n8981, n8978, n2510, 
            int_FIFO_RE, int_FIFO_COUNT[5], {int_FIFO_Q}, int_FIFO_COUNT[6], 
            int_FIFO_COUNT[7], int_FIFO_COUNT[8], int_FIFO_COUNT[9], int_FIFO_COUNT[10]);
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=23, LSE_RCOL=60, LSE_LLINE=55, LSE_RLINE=55, lineinfo="@3(256[3],307[11])" *) FD1P3XZ temp_buffer_i0_i9 (.D(int_FIFO_Q[9]), 
            .SP(n6261), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[9]));
    defparam temp_buffer_i0_i9.REGSET = "SET";
    defparam temp_buffer_i0_i9.SRMODE = "ASYNC";
    VHI i2 (.Z(VCC_net_2));
    VLO i1 (.Z(GND_net_2));
    
endmodule

//
// Verilog Description of module \SPI_Master_CS(clks_per_half_bit=4,cs_inactive_clks=8) 
//

module \SPI_Master_CS(clks_per_half_bit=4,cs_inactive_clks=8) (input i_Clk_c, 
            input w_reset, input int_STM32_TX_DV, input maxfan_replicated_net_1999, 
            input GND_net, input VCC_net, output o_STM32_SPI_CS_n_c, output n12159, 
            input maxfan_replicated_net_2504, input maxfan_replicated_net_999, 
            output int_STM32_TX_Ready_N_3517, input n9588, output \r_SPI_Clk_Count[0] , 
            input [1023:0]int_STM32_TX_Byte, output o_STM32_SPI_Clk_c, output \r_SPI_Clk_Count[1] , 
            output o_STM32_SPI_MOSI_c, input n27, input maxfan_replicated_net_47);
    
    (* is_clock=1, lineinfo="@6(16[9],16[14])" *) wire i_Clk_c;
    wire [3:0]r_CS_Inactive_Count_3__N_2249;
    
    wire n8833;
    (* lineinfo="@5(80[10],80[29])" *) wire [3:0]r_CS_Inactive_Count;
    
    wire int_STM32_TX_Ready_N_3516;
    (* lineinfo="@4(43[10],43[25])" *) wire [2:0]r_SPI_Clk_Count;
    
    wire n2460, n12151;
    wire [3:0]n2170;
    
    wire w_Master_Ready, n8765, n3083, n3168, n6149, n10027;
    wire [10:0]n62;
    
    wire n8836;
    (* lineinfo="@5(81[10],81[20])" *) wire [10:0]r_TX_Count;
    
    wire n4, n11586, n16561;
    wire [10:0]n49;
    
    wire n2224, n12776, n11584, n16558, n11582, n16555, n11580, 
        n16552, n11578, n16549, n16417, n6005, n3100, n2448, n18, 
        n16, n20, n5995, n6147, n6145, VCC_net_2;
    
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=25, LSE_RCOL=50, LSE_LLINE=226, LSE_RLINE=226, lineinfo="@5(146[5],185[12])" *) FD1P3XZ r_CS_Inactive_Count_i3 (.D(n10027), 
            .SP(n8833), .CK(i_Clk_c), .SR(w_reset), .Q(r_CS_Inactive_Count[3]));
    defparam r_CS_Inactive_Count_i3.REGSET = "SET";
    defparam r_CS_Inactive_Count_i3.SRMODE = "ASYNC";
    (* lut_function="(!(A))", lineinfo="@5(207[5],207[19])" *) LUT4 i37_1_lut (.A(int_STM32_TX_DV), 
            .Z(int_STM32_TX_Ready_N_3516));
    defparam i37_1_lut.INIT = "0x5555";
    (* lut_function="(!(((C)+!B)+!A))", lineinfo="@5(207[5],207[19])" *) LUT4 i2_3_lut (.A(r_SPI_Clk_Count[2]), 
            .B(n2460), .C(int_STM32_TX_DV), .Z(n12151));
    defparam i2_3_lut.INIT = "0x0808";
    (* lut_function="(A (B))", lineinfo="@5(207[48],207[110])" *) LUT4 i1_2_lut (.A(n2170[1]), 
            .B(w_Master_Ready), .Z(n8765));
    defparam i1_2_lut.INIT = "0x8888";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A ((D)+!B)))", lineinfo="@5(153[7],184[16])" *) LUT4 i1120_4_lut (.A(n2170[0]), 
            .B(n2170[2]), .C(n3083), .D(n3168), .Z(n6149));
    defparam i1120_4_lut.INIT = "0x0ace";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=25, LSE_RCOL=50, LSE_LLINE=226, LSE_RLINE=226, lineinfo="@5(146[5],185[12])" *) FD1P3XZ r_CS_Inactive_Count_i2 (.D(r_CS_Inactive_Count_3__N_2249[2]), 
            .SP(n8833), .CK(i_Clk_c), .SR(w_reset), .Q(r_CS_Inactive_Count[2]));
    defparam r_CS_Inactive_Count_i2.REGSET = "RESET";
    defparam r_CS_Inactive_Count_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=25, LSE_RCOL=50, LSE_LLINE=226, LSE_RLINE=226, lineinfo="@5(146[5],185[12])" *) FD1P3XZ r_CS_Inactive_Count_i1 (.D(r_CS_Inactive_Count_3__N_2249[1]), 
            .SP(n8833), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_CS_Inactive_Count[1]));
    defparam r_CS_Inactive_Count_i1.REGSET = "RESET";
    defparam r_CS_Inactive_Count_i1.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@5(166[31],166[41])" *) FD1P3XZ r_TX_Count_608__i0 (.D(n62[0]), 
            .SP(n8836), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Count[0]));
    defparam r_TX_Count_608__i0.REGSET = "RESET";
    defparam r_TX_Count_608__i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=25, LSE_RCOL=50, LSE_LLINE=226, LSE_RLINE=226, lineinfo="@5(146[5],185[12])" *) FD1P3XZ r_CS_n (.D(n2224), 
            .SP(n12776), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(o_STM32_SPI_CS_n_c));
    defparam r_CS_n.REGSET = "SET";
    defparam r_CS_n.SRMODE = "ASYNC";
    (* lut_function="(A+((C)+!B))", lineinfo="@5(177[36],177[55])" *) LUT4 i693_2_lut_3_lut (.A(r_CS_Inactive_Count[0]), 
            .B(n3168), .C(r_CS_Inactive_Count[1]), .Z(n4));
    defparam i693_2_lut_3_lut.INIT = "0xfbfb";
    (* lut_function="(A (C (D))+!A !(B ((D)+!C)+!B !(C (D))))", lineinfo="@5(177[36],177[55])" *) LUT4 i4957_3_lut_4_lut (.A(r_CS_Inactive_Count[0]), 
            .B(n3168), .C(n2170[2]), .D(r_CS_Inactive_Count[1]), .Z(r_CS_Inactive_Count_3__N_2249[1]));
    defparam i4957_3_lut_4_lut.INIT = "0xb040";
    (* lineinfo="@5(166[31],166[41])" *) FA2 r_TX_Count_608_add_4_12 (.A0(GND_net), 
            .B0(VCC_net), .C0(r_TX_Count[10]), .D0(n11586), .CI0(n11586), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n16561), .CI1(n16561), 
            .CO0(n16561), .S0(n49[10]));
    defparam r_TX_Count_608_add_4_12.INIT0 = "0xc33c";
    defparam r_TX_Count_608_add_4_12.INIT1 = "0xc33c";
    (* lut_function="(A (B)+!A (B+(C)))", lineinfo="@5(153[7],184[16])" *) LUT4 i4861_3_lut (.A(int_STM32_TX_DV), 
            .B(n2170[1]), .C(o_STM32_SPI_CS_n_c), .Z(n2224));
    defparam i4861_3_lut.INIT = "0xdcdc";
    (* lineinfo="@5(153[7],184[16])" *) FD1P3XZ r_SM_CS_FSM_i1 (.D(n6149), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(w_reset), .Q(n2170[0]));
    defparam r_SM_CS_FSM_i1.REGSET = "SET";
    defparam r_SM_CS_FSM_i1.SRMODE = "ASYNC";
    (* lineinfo="@5(166[31],166[41])" *) FA2 r_TX_Count_608_add_4_10 (.A0(GND_net), 
            .B0(VCC_net), .C0(r_TX_Count[8]), .D0(n11584), .CI0(n11584), 
            .A1(GND_net), .B1(VCC_net), .C1(r_TX_Count[9]), .D1(n16558), 
            .CI1(n16558), .CO0(n16558), .CO1(n11586), .S0(n49[8]), .S1(n49[9]));
    defparam r_TX_Count_608_add_4_10.INIT0 = "0xc33c";
    defparam r_TX_Count_608_add_4_10.INIT1 = "0xc33c";
    (* lineinfo="@5(166[31],166[41])" *) FA2 r_TX_Count_608_add_4_8 (.A0(GND_net), 
            .B0(VCC_net), .C0(r_TX_Count[6]), .D0(n11582), .CI0(n11582), 
            .A1(GND_net), .B1(VCC_net), .C1(r_TX_Count[7]), .D1(n16555), 
            .CI1(n16555), .CO0(n16555), .CO1(n11584), .S0(n49[6]), .S1(n49[7]));
    defparam r_TX_Count_608_add_4_8.INIT0 = "0xc33c";
    defparam r_TX_Count_608_add_4_8.INIT1 = "0xc33c";
    (* lineinfo="@5(166[31],166[41])" *) FA2 r_TX_Count_608_add_4_6 (.A0(GND_net), 
            .B0(VCC_net), .C0(r_TX_Count[4]), .D0(n11580), .CI0(n11580), 
            .A1(GND_net), .B1(VCC_net), .C1(r_TX_Count[5]), .D1(n16552), 
            .CI1(n16552), .CO0(n16552), .CO1(n11582), .S0(n49[4]), .S1(n49[5]));
    defparam r_TX_Count_608_add_4_6.INIT0 = "0xc33c";
    defparam r_TX_Count_608_add_4_6.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1, lineinfo="@5(166[31],166[41])" *) FD1P3XZ r_TX_Count_608__i1 (.D(n62[1]), 
            .SP(n8836), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Count[1]));
    defparam r_TX_Count_608__i1.REGSET = "RESET";
    defparam r_TX_Count_608__i1.SRMODE = "ASYNC";
    (* lineinfo="@5(166[31],166[41])" *) FA2 r_TX_Count_608_add_4_4 (.A0(GND_net), 
            .B0(VCC_net), .C0(r_TX_Count[2]), .D0(n11578), .CI0(n11578), 
            .A1(GND_net), .B1(VCC_net), .C1(r_TX_Count[3]), .D1(n16549), 
            .CI1(n16549), .CO0(n16549), .CO1(n11580), .S0(n49[2]), .S1(n49[3]));
    defparam r_TX_Count_608_add_4_4.INIT0 = "0xc33c";
    defparam r_TX_Count_608_add_4_4.INIT1 = "0xc33c";
    (* lineinfo="@5(166[31],166[41])" *) FA2 r_TX_Count_608_add_4_2 (.A0(GND_net), 
            .B0(int_STM32_TX_Ready_N_3516), .C0(r_TX_Count[0]), .D0(VCC_net), 
            .A1(GND_net), .B1(VCC_net), .C1(r_TX_Count[1]), .D1(n16417), 
            .CI1(n16417), .CO0(n16417), .CO1(n11578), .S0(n49[0]), .S1(n49[1]));
    defparam r_TX_Count_608_add_4_2.INIT0 = "0xc33c";
    defparam r_TX_Count_608_add_4_2.INIT1 = "0xc33c";
    (* lut_function="(!(A+!(B)))", lineinfo="@5(207[5],207[19])" *) LUT4 i1_2_lut_adj_3544 (.A(int_STM32_TX_DV), 
            .B(n12159), .Z(n6005));
    defparam i1_2_lut_adj_3544.INIT = "0x4444";
    (* lut_function="(A (B))", lineinfo="@5(163[11],173[18])" *) LUT4 i195_2_lut (.A(n3100), 
            .B(w_Master_Ready), .Z(n2448));
    defparam i195_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@5(155[14],155[44])" *) LUT4 i5_2_lut (.A(o_STM32_SPI_CS_n_c), 
            .B(int_STM32_TX_DV), .Z(n3083));
    defparam i5_2_lut.INIT = "0x8888";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C (D)))))", lineinfo="@5(146[5],185[12])" *) LUT4 i7947_4_lut (.A(n3083), 
            .B(n2170[2]), .C(n2448), .D(n2170[1]), .Z(n8836));
    defparam i7947_4_lut.INIT = "0x3022";
    (* lut_function="(A (B (C))+!A !((C)+!B))", lineinfo="@5(153[7],184[16])" *) LUT4 i4958_3_lut (.A(r_CS_Inactive_Count[2]), 
            .B(n2170[2]), .C(n4), .Z(r_CS_Inactive_Count_3__N_2249[2]));
    defparam i4958_3_lut.INIT = "0x8484";
    (* lut_function="(A ((C+(D))+!B)+!A !(B (C+(D))))" *) LUT4 i7911_4_lut (.A(r_CS_Inactive_Count[3]), 
            .B(n2170[2]), .C(r_CS_Inactive_Count[2]), .D(n4), .Z(n10027));
    defparam i7911_4_lut.INIT = "0xbbb7";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i7_4_lut (.A(r_TX_Count[7]), 
            .B(r_TX_Count[2]), .C(r_TX_Count[9]), .D(r_TX_Count[0]), .Z(n18));
    defparam i7_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B))" *) LUT4 i5_2_lut_adj_3545 (.A(r_TX_Count[1]), 
            .B(r_TX_Count[5]), .Z(n16));
    defparam i5_2_lut_adj_3545.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i9_4_lut (.A(r_TX_Count[6]), 
            .B(n18), .C(r_TX_Count[3]), .D(r_TX_Count[10]), .Z(n20));
    defparam i9_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i10_4_lut (.A(r_TX_Count[4]), 
            .B(n20), .C(n16), .D(r_TX_Count[8]), .Z(n3100));
    defparam i10_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i3_4_lut (.A(r_CS_Inactive_Count[0]), 
            .B(r_CS_Inactive_Count[3]), .C(r_CS_Inactive_Count[2]), .D(r_CS_Inactive_Count[1]), 
            .Z(n3168));
    defparam i3_4_lut.INIT = "0xfffe";
    (* lut_function="(A+!(B))", lineinfo="@5(163[11],173[18])" *) LUT4 i969_2_lut (.A(n3100), 
            .B(w_Master_Ready), .Z(n5995));
    defparam i969_2_lut.INIT = "0xbbbb";
    (* lut_function="(!(A ((C)+!B)+!A !(B (C))))", lineinfo="@5(153[7],184[16])" *) LUT4 i4858_3_lut (.A(r_CS_Inactive_Count[0]), 
            .B(n2170[2]), .C(n3168), .Z(r_CS_Inactive_Count_3__N_2249[0]));
    defparam i4858_3_lut.INIT = "0x4848";
    (* syn_use_carry_chain=1, lineinfo="@5(166[31],166[41])" *) FD1P3XZ r_TX_Count_608__i2 (.D(n62[2]), 
            .SP(n8836), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Count[2]));
    defparam r_TX_Count_608__i2.REGSET = "RESET";
    defparam r_TX_Count_608__i2.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@5(166[31],166[41])" *) FD1P3XZ r_TX_Count_608__i3 (.D(n62[3]), 
            .SP(n8836), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(r_TX_Count[3]));
    defparam r_TX_Count_608__i3.REGSET = "RESET";
    defparam r_TX_Count_608__i3.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@5(166[31],166[41])" *) FD1P3XZ r_TX_Count_608__i4 (.D(n62[4]), 
            .SP(n8836), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(r_TX_Count[4]));
    defparam r_TX_Count_608__i4.REGSET = "RESET";
    defparam r_TX_Count_608__i4.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@5(166[31],166[41])" *) FD1P3XZ r_TX_Count_608__i5 (.D(n62[5]), 
            .SP(n8836), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(r_TX_Count[5]));
    defparam r_TX_Count_608__i5.REGSET = "RESET";
    defparam r_TX_Count_608__i5.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@5(166[31],166[41])" *) FD1P3XZ r_TX_Count_608__i6 (.D(n62[6]), 
            .SP(n8836), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Count[6]));
    defparam r_TX_Count_608__i6.REGSET = "RESET";
    defparam r_TX_Count_608__i6.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@5(166[31],166[41])" *) FD1P3XZ r_TX_Count_608__i7 (.D(n62[7]), 
            .SP(n8836), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Count[7]));
    defparam r_TX_Count_608__i7.REGSET = "RESET";
    defparam r_TX_Count_608__i7.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@5(166[31],166[41])" *) FD1P3XZ r_TX_Count_608__i8 (.D(n62[8]), 
            .SP(n8836), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Count[8]));
    defparam r_TX_Count_608__i8.REGSET = "RESET";
    defparam r_TX_Count_608__i8.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@5(166[31],166[41])" *) FD1P3XZ r_TX_Count_608__i9 (.D(n62[9]), 
            .SP(n8836), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Count[9]));
    defparam r_TX_Count_608__i9.REGSET = "RESET";
    defparam r_TX_Count_608__i9.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@5(166[31],166[41])" *) FD1P3XZ r_TX_Count_608__i10 (.D(n62[10]), 
            .SP(n8836), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(r_TX_Count[10]));
    defparam r_TX_Count_608__i10.REGSET = "RESET";
    defparam r_TX_Count_608__i10.SRMODE = "ASYNC";
    (* lineinfo="@5(153[7],184[16])" *) FD1P3XZ r_SM_CS_FSM_i2 (.D(n6147), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(n2170[1]));
    defparam r_SM_CS_FSM_i2.REGSET = "RESET";
    defparam r_SM_CS_FSM_i2.SRMODE = "ASYNC";
    (* lineinfo="@5(153[7],184[16])" *) FD1P3XZ r_SM_CS_FSM_i3 (.D(n6145), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(n2170[2]));
    defparam r_SM_CS_FSM_i3.REGSET = "RESET";
    defparam r_SM_CS_FSM_i3.SRMODE = "ASYNC";
    (* lut_function="(!(A (B+((D)+!C))+!A (D)))", lineinfo="@5(153[7],184[16])" *) LUT4 i7940_2_lut_3_lut_4_lut (.A(n2170[1]), 
            .B(n3100), .C(w_Master_Ready), .D(n2170[2]), .Z(n12776));
    defparam i7940_2_lut_3_lut_4_lut.INIT = "0x0075";
    (* lut_function="(A (B (C)+!B (C+(D)))+!A !(B+!(D)))", lineinfo="@5(153[7],184[16])" *) LUT4 i1116_4_lut (.A(n2170[2]), 
            .B(n3100), .C(n3168), .D(n8765), .Z(n6145));
    defparam i1116_4_lut.INIT = "0xb3a0";
    (* lut_function="(A (B+!(C+!(D)))+!A (B))" *) LUT4 i1_3_lut_4_lut (.A(n2170[1]), 
            .B(n2170[2]), .C(n3100), .D(w_Master_Ready), .Z(n8833));
    defparam i1_3_lut_4_lut.INIT = "0xcecc";
    (* lut_function="(A (B (C (D))))", lineinfo="@5(153[7],184[16])" *) LUT4 i4809_2_lut_3_lut_4_lut (.A(n2170[1]), 
            .B(n3100), .C(w_Master_Ready), .D(n49[0]), .Z(n62[0]));
    defparam i4809_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))", lineinfo="@5(153[7],184[16])" *) LUT4 i4935_2_lut_3_lut_4_lut (.A(n2170[1]), 
            .B(n3100), .C(w_Master_Ready), .D(n49[1]), .Z(n62[1]));
    defparam i4935_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))", lineinfo="@5(153[7],184[16])" *) LUT4 i4936_2_lut_3_lut_4_lut (.A(n2170[1]), 
            .B(n3100), .C(w_Master_Ready), .D(n49[2]), .Z(n62[2]));
    defparam i4936_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))", lineinfo="@5(153[7],184[16])" *) LUT4 i4937_2_lut_3_lut_4_lut (.A(n2170[1]), 
            .B(n3100), .C(w_Master_Ready), .D(n49[3]), .Z(n62[3]));
    defparam i4937_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))", lineinfo="@5(153[7],184[16])" *) LUT4 i4938_2_lut_3_lut_4_lut (.A(n2170[1]), 
            .B(n3100), .C(w_Master_Ready), .D(n49[4]), .Z(n62[4]));
    defparam i4938_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))", lineinfo="@5(153[7],184[16])" *) LUT4 i4939_2_lut_3_lut_4_lut (.A(n2170[1]), 
            .B(n3100), .C(w_Master_Ready), .D(n49[5]), .Z(n62[5]));
    defparam i4939_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))", lineinfo="@5(153[7],184[16])" *) LUT4 i4940_2_lut_3_lut_4_lut (.A(n2170[1]), 
            .B(n3100), .C(w_Master_Ready), .D(n49[6]), .Z(n62[6]));
    defparam i4940_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))", lineinfo="@5(153[7],184[16])" *) LUT4 i4941_2_lut_3_lut_4_lut (.A(n2170[1]), 
            .B(n3100), .C(w_Master_Ready), .D(n49[7]), .Z(n62[7]));
    defparam i4941_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))", lineinfo="@5(153[7],184[16])" *) LUT4 i4942_2_lut_3_lut_4_lut (.A(n2170[1]), 
            .B(n3100), .C(w_Master_Ready), .D(n49[8]), .Z(n62[8]));
    defparam i4942_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))", lineinfo="@5(153[7],184[16])" *) LUT4 i4943_2_lut_3_lut_4_lut (.A(n2170[1]), 
            .B(n3100), .C(w_Master_Ready), .D(n49[9]), .Z(n62[9]));
    defparam i4943_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))", lineinfo="@5(153[7],184[16])" *) LUT4 i4944_2_lut_3_lut_4_lut (.A(n2170[1]), 
            .B(n3100), .C(w_Master_Ready), .D(n49[10]), .Z(n62[10]));
    defparam i4944_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A+(B (C (D))))", lineinfo="@5(207[25],207[111])" *) LUT4 i43_3_lut_4_lut (.A(n2170[0]), 
            .B(n3100), .C(n2170[1]), .D(w_Master_Ready), .Z(int_STM32_TX_Ready_N_3517));
    defparam i43_3_lut_4_lut.INIT = "0xeaaa";
    (* lut_function="(A (B+(C (D)))+!A (C (D)))", lineinfo="@5(153[7],184[16])" *) LUT4 i1118_3_lut_4_lut (.A(n2170[1]), 
            .B(n5995), .C(n2170[0]), .D(n3083), .Z(n6147));
    defparam i1118_3_lut_4_lut.INIT = "0xf888";
    (* lineinfo="@5(119[18],119[40])" *) \SPI_Master(clks_per_half_bit=4,num_of_bits_per_packet=1024) SPI_Master_1 (n9588, 
            i_Clk_c, w_reset, GND_net, VCC_net, int_STM32_TX_DV, maxfan_replicated_net_1999, 
            w_Master_Ready, {r_SPI_Clk_Count[2], \r_SPI_Clk_Count[1] , 
            \r_SPI_Clk_Count[0] }, {int_STM32_TX_Byte}, o_STM32_SPI_Clk_c, 
            maxfan_replicated_net_999, n6005, maxfan_replicated_net_2504, 
            o_STM32_SPI_MOSI_c, n12151, n27, n12159, n2460, maxfan_replicated_net_47);
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=25, LSE_RCOL=50, LSE_LLINE=226, LSE_RLINE=226, lineinfo="@5(146[5],185[12])" *) FD1P3XZ r_CS_Inactive_Count_i0 (.D(r_CS_Inactive_Count_3__N_2249[0]), 
            .SP(n8833), .CK(i_Clk_c), .SR(w_reset), .Q(r_CS_Inactive_Count[0]));
    defparam r_CS_Inactive_Count_i0.REGSET = "RESET";
    defparam r_CS_Inactive_Count_i0.SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net_2));
    
endmodule

//
// Verilog Description of module \SPI_Master(clks_per_half_bit=4,num_of_bits_per_packet=1024) 
//

module \SPI_Master(clks_per_half_bit=4,num_of_bits_per_packet=1024) (input n9588, 
            input i_Clk_c, input w_reset, input GND_net, input VCC_net, 
            input int_STM32_TX_DV, input maxfan_replicated_net_1999, output w_Master_Ready, 
            output [2:0]r_SPI_Clk_Count, input [1023:0]int_STM32_TX_Byte, 
            output o_STM32_SPI_Clk_c, input maxfan_replicated_net_999, input n6005, 
            input maxfan_replicated_net_2504, output o_STM32_SPI_MOSI_c, 
            input n12151, input n27, output n12159, output n2460, input maxfan_replicated_net_47);
    
    (* is_clock=1, lineinfo="@6(16[9],16[14])" *) wire i_Clk_c;
    
    wire n15704;
    (* lineinfo="@4(49[10],49[19])" *) wire [1023:0]r_TX_Byte;
    (* lineinfo="@4(52[10],52[24])" *) wire [9:0]r_TX_Bit_Count;
    
    wire n13065, n15698, n14768, n14771, n14822, n14825, n13068, 
        n14171, n13047, n14198, n8970;
    (* lineinfo="@4(45[10],45[25])" *) wire [11:0]r_SPI_Clk_Edges;
    
    wire n15263, n15419, n13468, n14351, n13324, n14762, n13288, 
        n14495, n14765, n15185, n15461, n13447, n477, n478, n15692, 
        n14483, n13182, n14756, n13179, n14477, n14759, n481, 
        n11602, n16390, n11604;
    wire [11:0]n67;
    
    wire n480, n13071, n512, n513, n616, n617, n14750, n516, 
        n15686, n515, n614, n613, n13414, n15689, n11600, n16387, 
        n326, n14816, n327, r_TX_DV, n330, n329, n8, n8968, 
        n9, n8966, n15680, n15683, n12, n11, n628, n629, n632, 
        n631, n14744, n14747, n8964, n14819, n15674, n13332, n15215, 
        n15443, n13456, n11598, n16384, n14201, n15725, n13063, 
        n14738, n13149, n11596, n16378, n16, n16375, n17, n15533, 
        n14945, n13488, n15359, n13489, n12148, n15341, n2217, 
        n2252;
    wire [9:0]n57;
    wire [9:0]r_TX_Bit_Count_9__N_3317;
    
    wire n89, n90, n14732;
    wire [11:0]r_SPI_Clk_Edges_11__N_2281;
    
    wire n8962, n14327, n15545, n15668, n15605, n14285, n15671, 
        n15662, n15665, n15656, n15659, n8960, n15650, n8958, 
        n13083, n8956, n8954, n15644, n15647, n8952, n87, n86, 
        n14735;
    wire [2:0]r_SPI_Clk_Count_2__N_2278;
    
    wire n15638, r_SPI_Clk, n14726, n263, n14729, n264, n502, 
        n503, n14720, n267, n500, n499, n14723, n266, n624, 
        n625, n14714, n13384, n14705, n14810, n622, n621, n13417, 
        n13044, n14165, n14240, n13086, n14708, n15071, n15611, 
        n13354, n14711, n14681, n14702, n9603, n13402, n13312, 
        n14813, n15632, n14243, n13344, n14804, n14192, n15626, 
        n13347, n15620, n14798, n13089, n14696, n12478, n14699, 
        n8842, n15143, n15479, n13381, n13519, n14690, n13492, 
        n14693, r_Trailing_Edge, n14915, n13383, n14684, n14687, 
        n15149, n14678, n14801, n14672, n14675, n14666, n11661, 
        n16585, n11659, n16582, n14669, n14660, n14663, n14654, 
        n14657, n14648, n14651, n11657, n16579, n11655, n16576, 
        n11653, n16573, n16429, n14642, n14645, n14447, n13164, 
        n14636, n13161, n14441, n14639, n14630, n13429, n14624, 
        n14627, n14618, n14549, n14891, n13210, n14555, n14885, 
        n13213, n14591, n13228, n14585, n14831, n13225, n606, 
        n607, n14621, n484, n485, n610, n609, n309, n14612, 
        n310, n313, n312, n492, n14615, n493, n496, n495, n14606, 
        n14609, n597, n598, n601, n14600, n14603, n600, n14249, 
        n13081, n14411, n14795, n13147, n14594, n14597, n14573, 
        n14861, n13219, n15035, n13336, n15221, n15437, n13459, 
        n14588, n13258, n14582, n13538, n15233, n15227, n13539, 
        n15209, n15245, n13547, n14576, n13220, n14501, n14987, 
        n13189, n14507, n14969, n13192, n14531, n14921, n13204, 
        n13221, n14570, n13197, n14519, n14525, n14927, n13201, 
        n166, n167, n14564, n14567, n170, n169, n32, n14558, 
        n13214, n33, n36, n35, n14552, n23, n24, n27_adj_3556, 
        n14546, n26, n16_adj_3557, n17_adj_3558, n14540, n13408, 
        n14543, n20, n19, n39, n14399, n13143, n14534, n13140, 
        n14393, n14537, n40, n43, n42, n14528, n15047, n13342, 
        n14237, n13075, n71, n14522, n72, n75, n74, n14516, 
        n15323, n15395, n13480, n14303, n15575, n13102, n14177, 
        n15773, n13051, n198, n199, n202, n201, n13255, n717, 
        n718, n721, n720, n365, n15005, n15719, n366, n16_adj_3559, 
        n18, n369, n368, n17_adj_3560, n709, n710, n713, n712, 
        n488, n487, n15179, n15467, n13444, n15317, n15401, n13477, 
        n357, n358, n361, n360, n15251, n14225, n13329, n14459, 
        n15161, n13171, n15275, n13356, n14975, n15749, n13315, 
        n14405, n13167, n14453, n13168, n14993, n13355, n702, 
        n703, n706, n705, n692, n693, n696, n695, n15269, n15413, 
        n13471, n15293, n15407, n13474, n15335, n15383, n13486, 
        n13243, n14939, n15797, n13306, n271, n272, n275, n274, 
        n15125, n15509, n13375, n14873, n13365, n15095, n13366, 
        n102, n103, n106, n105, n15041, n13339, n143, n144, 
        n147, n146, n13078, n15329, n15389, n13483, n14510, n8870, 
        n15614, n14513, n174, n14489, n13185, n14792, n175, n14504, 
        n14498, n259, n260, n14492, n257, n256, n14486, n14480, 
        n14474, n14339, n13119, n14468, n13116, n14333, n14471, 
        n14462, n13172, n13173, n14456, n13125, n14357, n375, 
        n376, n15800, n373, n372, n13042, n13248, n15794, n15788, 
        n15782, n15785, n15776, n15770, n15764, n13053, n15758, 
        n13056, n178, n13318, n13321, n15752, n13309, n177, n15746, 
        n15740, n15743, n15734, n13059, n15728, n15731, n14195, 
        n15722, n14189, n319, n15716, n320, n15710, n13326, n323, 
        n13350, n322, n14267, n14435, n14234, n15077, n15587, 
        n15608, n14786, n14789, n15065, n14780, n14186, n14957, 
        n14999, n13215, n14450, n13122, n14345, n14981, n14444, 
        n1013, n14228, n15602, n14774, n14438, n14231, n14432, 
        n14777, n14426, n14429, n14180, n14420, n14423, n14414, 
        n13148, n14183, n14408, n14222, n13128, n14363, n14402, 
        n14396, n14390, n14174, n13435, n15596, n14384, n14297, 
        n13098, n14378, n13095, n14291, n14381, n14372, n14375, 
        n14366, n14369, n14360, n15590, n15584, n15578, n13362, 
        n15572, n14273, n15566, n14261, n13104, n14354, n15560, 
        n13107, n15554, n13368, n15548, n13110, n15542, n15536, 
        n15347, n15530, n15524, n15518, n14348, n14342, n15512, 
        n15506, n15500, n13377, n15494, n14216, n15488, n15482, 
        n15476, n15470, n13440, n14897, n15464, n15119, n15458, 
        n14336, n14219, n14168, n14210, n15452, n13449, n15446, 
        n13452, n15239, n15425, n15440, n15197, n15434, n14843, 
        n15428, n14279, n13462, n15422, n15416, n14330, n14213, 
        n14162, n15410, n15404, n15398, n15392, n15386, n15380, 
        n15371, n15374, n15368, n14324, n14318, n14321, n14312, 
        n15362, n13498, n8972, n15356, n15017, n15350, n13501, 
        n15305, n15344, n15338, n15332, n14315, n15326, n14204, 
        n14306, n15320, n15314, n14309, n14300, n15308, n13510, 
        n15302, n15296, n13516, n15290, n15284, n15278, n13522, 
        n15272, n15266, n14294, n15260, n15254, n13528, n15248, 
        n15242, n15236, n15230, n15224, n15218, n15191, n15212, 
        n15173, n15206, n15200, n15053, n13548, n15194, n15188, 
        n15182, n14963, n15176, n15170, n15164, n13131, n15158, 
        n14951, n15152, n15131, n15146, n15101, n14288, n15140, 
        n15134, n13387, n15128, n15122, n15113, n15116, n15110, 
        n15104, n14282, n15098, n15089, n15092, n15029, n15086, 
        n15080, n15074, n15059, n15068, n15011, n15062, n15056, 
        n15050, n14276, n15044, n15038, n15032, n15026, n15020, 
        n15014, n15008, n15002, n14996, n14270, n14990, n14984, 
        n14978, n14972, n14966, n14960, n14954, n14948, n14909, 
        n14942, n14264, n14936, n14930, n14924, n14918, n14912, 
        n14258, n14879, n14906, n14207, n14900, n14894, n14888, 
        n14252, n14882, n11606, n16396, n13082, n14876, n14870, 
        n14864, n14858, n14852, n16393, n14846, n14840, n14834, 
        n14246, n14828, VCC_net_2;
    
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15704_bdd_4_lut (.A(n15704), 
            .B(r_TX_Byte[773]), .C(r_TX_Byte[772]), .D(r_TX_Bit_Count[1]), 
            .Z(n13065));
    defparam n15704_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_173  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[782]), .C(r_TX_Byte[783]), .D(r_TX_Bit_Count[1]), 
            .Z(n15698));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_173 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14768_bdd_4_lut (.A(n14768), 
            .B(r_TX_Byte[253]), .C(r_TX_Byte[252]), .D(r_TX_Bit_Count[1]), 
            .Z(n14771));
    defparam n14768_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_75  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[990]), .C(r_TX_Byte[991]), .D(r_TX_Bit_Count[1]), 
            .Z(n14822));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_75 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14822_bdd_4_lut (.A(n14822), 
            .B(r_TX_Byte[989]), .C(r_TX_Byte[988]), .D(r_TX_Bit_Count[1]), 
            .Z(n14825));
    defparam n14822_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15698_bdd_4_lut (.A(n15698), 
            .B(r_TX_Byte[781]), .C(r_TX_Byte[780]), .D(r_TX_Bit_Count[1]), 
            .Z(n13068));
    defparam n15698_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_2  (.A(r_TX_Bit_Count[2]), 
            .B(n14171), .C(n13047), .D(r_TX_Bit_Count[3]), .Z(n14198));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_2 .INIT = "0xe4aa";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_DV_c (.D(int_STM32_TX_DV), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(w_reset), .Q(r_TX_DV));
    defparam r_TX_DV_c.REGSET = "RESET";
    defparam r_TX_DV_c.SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7622_3_lut (.A(n15263), 
            .B(n15419), .C(r_TX_Bit_Count[2]), .Z(n13468));
    defparam i7622_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[3]_bdd_4_lut_6  (.A(r_TX_Bit_Count[3]), 
            .B(n14351), .C(n13324), .D(r_TX_Bit_Count[4]), .Z(n14762));
    defparam \r_TX_Bit_Count[3]_bdd_4_lut_6 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14762_bdd_4_lut (.A(n14762), 
            .B(n13288), .C(n14495), .D(r_TX_Bit_Count[4]), .Z(n14765));
    defparam n14762_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7601_3_lut (.A(n15185), 
            .B(n15461), .C(r_TX_Bit_Count[2]), .Z(n13447));
    defparam i7601_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i477_3_lut (.A(r_TX_Byte[480]), 
            .B(r_TX_Byte[481]), .C(r_TX_Bit_Count[0]), .Z(n477));
    defparam Mux_50_i477_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i478_3_lut (.A(r_TX_Byte[482]), 
            .B(r_TX_Byte[483]), .C(r_TX_Bit_Count[0]), .Z(n478));
    defparam Mux_50_i478_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_172  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[62]), .C(r_TX_Byte[63]), .D(r_TX_Bit_Count[1]), 
            .Z(n15692));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_172 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_13  (.A(r_TX_Bit_Count[2]), 
            .B(n14483), .C(n13182), .D(r_TX_Bit_Count[3]), .Z(n14756));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_13 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14756_bdd_4_lut (.A(n14756), 
            .B(n13179), .C(n14477), .D(r_TX_Bit_Count[3]), .Z(n14759));
    defparam n14756_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i481_3_lut (.A(r_TX_Byte[486]), 
            .B(r_TX_Byte[487]), .C(r_TX_Bit_Count[0]), .Z(n481));
    defparam Mux_50_i481_3_lut.INIT = "0xcaca";
    (* lineinfo="@4(91[30],91[45])" *) FA2 sub_2147_add_2_add_5_9 (.A0(GND_net), 
            .B0(r_SPI_Clk_Edges[7]), .C0(VCC_net), .D0(n11602), .CI0(n11602), 
            .A1(GND_net), .B1(r_SPI_Clk_Edges[8]), .C1(VCC_net), .D1(n16390), 
            .CI1(n16390), .CO0(n16390), .CO1(n11604), .S0(n67[7]), .S1(n67[8]));
    defparam sub_2147_add_2_add_5_9.INIT0 = "0xc33c";
    defparam sub_2147_add_2_add_5_9.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i480_3_lut (.A(r_TX_Byte[484]), 
            .B(r_TX_Byte[485]), .C(r_TX_Bit_Count[0]), .Z(n480));
    defparam Mux_50_i480_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15692_bdd_4_lut (.A(n15692), 
            .B(r_TX_Byte[61]), .C(r_TX_Byte[60]), .D(r_TX_Bit_Count[1]), 
            .Z(n13071));
    defparam n15692_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i512_3_lut (.A(r_TX_Byte[512]), 
            .B(r_TX_Byte[513]), .C(r_TX_Bit_Count[0]), .Z(n512));
    defparam Mux_50_i512_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i513_3_lut (.A(r_TX_Byte[514]), 
            .B(r_TX_Byte[515]), .C(r_TX_Bit_Count[0]), .Z(n513));
    defparam Mux_50_i513_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_15  (.A(r_TX_Bit_Count[1]), 
            .B(n616), .C(n617), .D(r_TX_Bit_Count[2]), .Z(n14750));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_15 .INIT = "0xe4aa";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i516_3_lut (.A(r_TX_Byte[518]), 
            .B(r_TX_Byte[519]), .C(r_TX_Bit_Count[0]), .Z(n516));
    defparam Mux_50_i516_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_171  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[86]), .C(r_TX_Byte[87]), .D(r_TX_Bit_Count[1]), 
            .Z(n15686));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_171 .INIT = "0xe4aa";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i515_3_lut (.A(r_TX_Byte[516]), 
            .B(r_TX_Byte[517]), .C(r_TX_Bit_Count[0]), .Z(n515));
    defparam Mux_50_i515_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14750_bdd_4_lut (.A(n14750), 
            .B(n614), .C(n613), .D(r_TX_Bit_Count[2]), .Z(n13414));
    defparam n14750_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15686_bdd_4_lut (.A(n15686), 
            .B(r_TX_Byte[85]), .C(r_TX_Byte[84]), .D(r_TX_Bit_Count[1]), 
            .Z(n15689));
    defparam n15686_bdd_4_lut.INIT = "0xaad8";
    (* lineinfo="@4(91[30],91[45])" *) FA2 sub_2147_add_2_add_5_7 (.A0(GND_net), 
            .B0(r_SPI_Clk_Edges[5]), .C0(VCC_net), .D0(n11600), .CI0(n11600), 
            .A1(GND_net), .B1(r_SPI_Clk_Edges[6]), .C1(VCC_net), .D1(n16387), 
            .CI1(n16387), .CO0(n16387), .CO1(n11602), .S0(n67[5]), .S1(n67[6]));
    defparam sub_2147_add_2_add_5_7.INIT0 = "0xc33c";
    defparam sub_2147_add_2_add_5_7.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i326_3_lut (.A(r_TX_Byte[328]), 
            .B(r_TX_Byte[329]), .C(r_TX_Bit_Count[0]), .Z(n326));
    defparam Mux_50_i326_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_74  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[470]), .C(r_TX_Byte[471]), .D(r_TX_Bit_Count[1]), 
            .Z(n14816));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_74 .INIT = "0xe4aa";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i327_3_lut (.A(r_TX_Byte[330]), 
            .B(r_TX_Byte[331]), .C(r_TX_Bit_Count[0]), .Z(n327));
    defparam Mux_50_i327_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i3 (.D(n8968), 
            .SP(n9588), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_SPI_Clk_Edges[3]));
    defparam r_SPI_Clk_Edges_i3.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i3.SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i330_3_lut (.A(r_TX_Byte[334]), 
            .B(r_TX_Byte[335]), .C(r_TX_Bit_Count[0]), .Z(n330));
    defparam Mux_50_i330_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i329_3_lut (.A(r_TX_Byte[332]), 
            .B(r_TX_Byte[333]), .C(r_TX_Bit_Count[0]), .Z(n329));
    defparam Mux_50_i329_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i8_3_lut (.A(r_TX_Byte[8]), 
            .B(r_TX_Byte[9]), .C(r_TX_Bit_Count[0]), .Z(n8));
    defparam Mux_50_i8_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i4 (.D(n8966), 
            .SP(n9588), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_SPI_Clk_Edges[4]));
    defparam r_SPI_Clk_Edges_i4.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i4.SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i9_3_lut (.A(r_TX_Byte[10]), 
            .B(r_TX_Byte[11]), .C(r_TX_Bit_Count[0]), .Z(n9));
    defparam Mux_50_i9_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i5 (.D(n8964), 
            .SP(n9588), .CK(i_Clk_c), .SR(w_reset), .Q(r_SPI_Clk_Edges[5]));
    defparam r_SPI_Clk_Edges_i5.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i5.SRMODE = "ASYNC";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_170  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[126]), .C(r_TX_Byte[127]), .D(r_TX_Bit_Count[1]), 
            .Z(n15680));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_170 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15680_bdd_4_lut (.A(n15680), 
            .B(r_TX_Byte[125]), .C(r_TX_Byte[124]), .D(r_TX_Bit_Count[1]), 
            .Z(n15683));
    defparam n15680_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i12_3_lut (.A(r_TX_Byte[14]), 
            .B(r_TX_Byte[15]), .C(r_TX_Bit_Count[0]), .Z(n12));
    defparam Mux_50_i12_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i11_3_lut (.A(r_TX_Byte[12]), 
            .B(r_TX_Byte[13]), .C(r_TX_Bit_Count[0]), .Z(n11));
    defparam Mux_50_i11_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i628_3_lut (.A(r_TX_Byte[632]), 
            .B(r_TX_Byte[633]), .C(r_TX_Bit_Count[0]), .Z(n628));
    defparam Mux_50_i628_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i629_3_lut (.A(r_TX_Byte[634]), 
            .B(r_TX_Byte[635]), .C(r_TX_Bit_Count[0]), .Z(n629));
    defparam Mux_50_i629_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i632_3_lut (.A(r_TX_Byte[638]), 
            .B(r_TX_Byte[639]), .C(r_TX_Bit_Count[0]), .Z(n632));
    defparam Mux_50_i632_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i631_3_lut (.A(r_TX_Byte[636]), 
            .B(r_TX_Byte[637]), .C(r_TX_Bit_Count[0]), .Z(n631));
    defparam Mux_50_i631_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_70  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[1014]), .C(r_TX_Byte[1015]), .D(r_TX_Bit_Count[1]), 
            .Z(n14744));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_70 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14744_bdd_4_lut (.A(n14744), 
            .B(r_TX_Byte[1013]), .C(r_TX_Byte[1012]), .D(r_TX_Bit_Count[1]), 
            .Z(n14747));
    defparam n14744_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i11 (.D(r_SPI_Clk_Edges_11__N_2281[11]), 
            .SP(n9588), .CK(i_Clk_c), .SR(w_reset), .Q(r_SPI_Clk_Edges[11]));
    defparam r_SPI_Clk_Edges_i11.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i11.SRMODE = "ASYNC";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14816_bdd_4_lut (.A(n14816), 
            .B(r_TX_Byte[469]), .C(r_TX_Byte[468]), .D(r_TX_Bit_Count[1]), 
            .Z(n14819));
    defparam n14816_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_169  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[294]), .C(r_TX_Byte[295]), .D(r_TX_Bit_Count[1]), 
            .Z(n15674));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_169 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15674_bdd_4_lut (.A(n15674), 
            .B(r_TX_Byte[293]), .C(r_TX_Byte[292]), .D(r_TX_Bit_Count[1]), 
            .Z(n13332));
    defparam n15674_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7610_3_lut (.A(n15215), 
            .B(n15443), .C(r_TX_Bit_Count[4]), .Z(n13456));
    defparam i7610_3_lut.INIT = "0xcaca";
    (* lineinfo="@4(91[30],91[45])" *) FA2 sub_2147_add_2_add_5_5 (.A0(GND_net), 
            .B0(r_SPI_Clk_Edges[3]), .C0(VCC_net), .D0(n11598), .CI0(n11598), 
            .A1(GND_net), .B1(r_SPI_Clk_Edges[4]), .C1(VCC_net), .D1(n16384), 
            .CI1(n16384), .CO0(n16384), .CO1(n11600), .S0(n67[3]), .S1(n67[4]));
    defparam sub_2147_add_2_add_5_5.INIT0 = "0xc33c";
    defparam sub_2147_add_2_add_5_5.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7217_3_lut (.A(n14201), 
            .B(n15725), .C(r_TX_Bit_Count[4]), .Z(n13063));
    defparam i7217_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_69  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[430]), .C(r_TX_Byte[431]), .D(r_TX_Bit_Count[1]), 
            .Z(n14738));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_69 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14738_bdd_4_lut (.A(n14738), 
            .B(r_TX_Byte[429]), .C(r_TX_Byte[428]), .D(r_TX_Bit_Count[1]), 
            .Z(n13149));
    defparam n14738_bdd_4_lut.INIT = "0xaad8";
    (* lineinfo="@4(91[30],91[45])" *) FA2 sub_2147_add_2_add_5_3 (.A0(GND_net), 
            .B0(r_SPI_Clk_Edges[1]), .C0(VCC_net), .D0(n11596), .CI0(n11596), 
            .A1(GND_net), .B1(r_SPI_Clk_Edges[2]), .C1(VCC_net), .D1(n16378), 
            .CI1(n16378), .CO0(n16378), .CO1(n11598), .S0(n67[1]), .S1(n67[2]));
    defparam sub_2147_add_2_add_5_3.INIT0 = "0xc33c";
    defparam sub_2147_add_2_add_5_3.INIT1 = "0xc33c";
    (* lut_function="(A (B (C (D))))", lineinfo="@4(135[7],145[14])" *) LUT4 i6_4_lut (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Bit_Count[8]), .C(r_TX_Bit_Count[9]), .D(r_TX_Bit_Count[7]), 
            .Z(n16));
    defparam i6_4_lut.INIT = "0x8000";
    (* lineinfo="@4(91[30],91[45])" *) FA2 sub_2147_add_2_add_5_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(r_SPI_Clk_Edges[0]), 
            .C1(VCC_net), .D1(n16375), .CI1(n16375), .CO0(n16375), .CO1(n11596), 
            .S1(n67[0]));
    defparam sub_2147_add_2_add_5_1.INIT0 = "0xc33c";
    defparam sub_2147_add_2_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(A (B (C (D))))", lineinfo="@4(135[7],145[14])" *) LUT4 i7_4_lut (.A(r_TX_Bit_Count[6]), 
            .B(r_TX_Bit_Count[4]), .C(r_TX_Bit_Count[5]), .D(r_TX_Bit_Count[3]), 
            .Z(n17));
    defparam i7_4_lut.INIT = "0x8000";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7642_3_lut (.A(n15533), 
            .B(n14945), .C(r_TX_Bit_Count[7]), .Z(n13488));
    defparam i7642_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7643_3_lut (.A(n15359), 
            .B(n13488), .C(r_TX_Bit_Count[8]), .Z(n13489));
    defparam i7643_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C (D))))", lineinfo="@4(135[7],145[14])" *) LUT4 i9_4_lut (.A(n17), 
            .B(r_TX_Bit_Count[2]), .C(n16), .D(r_TX_Bit_Count[1]), .Z(n12148));
    defparam i9_4_lut.INIT = "0x8000";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i5373175_i1_3_lut (.A(n13489), 
            .B(n15341), .C(r_TX_Bit_Count[9]), .Z(n2217));
    defparam i5373175_i1_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@4(135[7],145[14])" *) LUT4 i56_4_lut (.A(n2217), 
            .B(r_TX_Byte[1023]), .C(n12148), .D(r_TX_DV), .Z(n2252));
    defparam i56_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C))+!A (B))", lineinfo="@4(135[7],145[14])" *) LUT4 i4793_3_lut (.A(n57[0]), 
            .B(w_Master_Ready), .C(r_TX_DV), .Z(r_TX_Bit_Count_9__N_3317[0]));
    defparam i4793_3_lut.INIT = "0xcece";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_14  (.A(r_TX_Bit_Count[1]), 
            .B(n89), .C(n90), .D(r_TX_Bit_Count[2]), .Z(n14732));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_14 .INIT = "0xe4aa";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i6 (.D(n8962), 
            .SP(n9588), .CK(i_Clk_c), .SR(w_reset), .Q(r_SPI_Clk_Edges[6]));
    defparam r_SPI_Clk_Edges_i6.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i7 (.D(n8960), 
            .SP(n9588), .CK(i_Clk_c), .SR(w_reset), .Q(r_SPI_Clk_Edges[7]));
    defparam r_SPI_Clk_Edges_i7.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i7.SRMODE = "ASYNC";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_29  (.A(r_TX_Bit_Count[2]), 
            .B(n14327), .C(n15545), .D(r_TX_Bit_Count[3]), .Z(n15668));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_29 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15668_bdd_4_lut (.A(n15668), 
            .B(n15605), .C(n14285), .D(r_TX_Bit_Count[3]), .Z(n15671));
    defparam n15668_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_168  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[166]), .C(r_TX_Byte[167]), .D(r_TX_Bit_Count[1]), 
            .Z(n15662));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_168 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15662_bdd_4_lut (.A(n15662), 
            .B(r_TX_Byte[165]), .C(r_TX_Byte[164]), .D(r_TX_Bit_Count[1]), 
            .Z(n15665));
    defparam n15662_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_167  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[102]), .C(r_TX_Byte[103]), .D(r_TX_Bit_Count[1]), 
            .Z(n15656));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_167 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15656_bdd_4_lut (.A(n15656), 
            .B(r_TX_Byte[101]), .C(r_TX_Byte[100]), .D(r_TX_Bit_Count[1]), 
            .Z(n15659));
    defparam n15656_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i8 (.D(n8958), 
            .SP(n9588), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_SPI_Clk_Edges[8]));
    defparam r_SPI_Clk_Edges_i8.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i8.SRMODE = "ASYNC";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_166  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[398]), .C(r_TX_Byte[399]), .D(r_TX_Bit_Count[1]), 
            .Z(n15650));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_166 .INIT = "0xe4aa";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i9 (.D(n8956), 
            .SP(n9588), .CK(i_Clk_c), .SR(w_reset), .Q(r_SPI_Clk_Edges[9]));
    defparam r_SPI_Clk_Edges_i9.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i9.SRMODE = "ASYNC";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15650_bdd_4_lut (.A(n15650), 
            .B(r_TX_Byte[397]), .C(r_TX_Byte[396]), .D(r_TX_Bit_Count[1]), 
            .Z(n13083));
    defparam n15650_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i10 (.D(n8954), 
            .SP(n9588), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_SPI_Clk_Edges[10]));
    defparam r_SPI_Clk_Edges_i10.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i10.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i0 (.D(n8952), 
            .SP(n9588), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_SPI_Clk_Edges[0]));
    defparam r_SPI_Clk_Edges_i0.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i0.SRMODE = "ASYNC";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_165  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[70]), .C(r_TX_Byte[71]), .D(r_TX_Bit_Count[1]), 
            .Z(n15644));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_165 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15644_bdd_4_lut (.A(n15644), 
            .B(r_TX_Byte[69]), .C(r_TX_Byte[68]), .D(r_TX_Bit_Count[1]), 
            .Z(n15647));
    defparam n15644_bdd_4_lut.INIT = "0xaad8";
    (* lineinfo="@4(98[30],98[45])" *) FD1P3XZ r_SPI_Clk_Count_611__i0 (.D(r_SPI_Clk_Count_2__N_2278[0]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_SPI_Clk_Count[0]));
    defparam r_SPI_Clk_Count_611__i0.REGSET = "RESET";
    defparam r_SPI_Clk_Count_611__i0.SRMODE = "ASYNC";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14732_bdd_4_lut (.A(n14732), 
            .B(n87), .C(n86), .D(r_TX_Bit_Count[2]), .Z(n14735));
    defparam n14732_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i0 (.D(int_STM32_TX_Byte[0]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[0]));
    defparam r_TX_Byte_i0_i0.REGSET = "RESET";
    defparam r_TX_Byte_i0_i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(184[5],188[12])" *) FD1P3XZ o_SPI_Clk (.D(r_SPI_Clk), 
            .SP(VCC_net), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(o_STM32_SPI_Clk_c));
    defparam o_SPI_Clk.REGSET = "RESET";
    defparam o_SPI_Clk.SRMODE = "ASYNC";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_164  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[790]), .C(r_TX_Byte[791]), .D(r_TX_Bit_Count[1]), 
            .Z(n15638));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_164 .INIT = "0xe4aa";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_c (.D(n9603), 
            .SP(n6005), .CK(i_Clk_c), .SR(w_reset), .Q(r_SPI_Clk));
    defparam r_SPI_Clk_c.REGSET = "RESET";
    defparam r_SPI_Clk_c.SRMODE = "ASYNC";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_68  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[478]), .C(r_TX_Byte[479]), .D(r_TX_Bit_Count[1]), 
            .Z(n14726));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_68 .INIT = "0xe4aa";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i263_3_lut (.A(r_TX_Byte[264]), 
            .B(r_TX_Byte[265]), .C(r_TX_Bit_Count[0]), .Z(n263));
    defparam Mux_50_i263_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14726_bdd_4_lut (.A(n14726), 
            .B(r_TX_Byte[477]), .C(r_TX_Byte[476]), .D(r_TX_Bit_Count[1]), 
            .Z(n14729));
    defparam n14726_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i264_3_lut (.A(r_TX_Byte[266]), 
            .B(r_TX_Byte[267]), .C(r_TX_Bit_Count[0]), .Z(n264));
    defparam Mux_50_i264_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_13  (.A(r_TX_Bit_Count[1]), 
            .B(n502), .C(n503), .D(r_TX_Bit_Count[2]), .Z(n14720));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_13 .INIT = "0xe4aa";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i267_3_lut (.A(r_TX_Byte[270]), 
            .B(r_TX_Byte[271]), .C(r_TX_Bit_Count[0]), .Z(n267));
    defparam Mux_50_i267_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14720_bdd_4_lut (.A(n14720), 
            .B(n500), .C(n499), .D(r_TX_Bit_Count[2]), .Z(n14723));
    defparam n14720_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i266_3_lut (.A(r_TX_Byte[268]), 
            .B(r_TX_Byte[269]), .C(r_TX_Bit_Count[0]), .Z(n266));
    defparam Mux_50_i266_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_12  (.A(r_TX_Bit_Count[1]), 
            .B(n624), .C(n625), .D(r_TX_Bit_Count[2]), .Z(n14714));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_12 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[5]_bdd_4_lut_3  (.A(r_TX_Bit_Count[5]), 
            .B(n13384), .C(n14705), .D(r_TX_Bit_Count[6]), .Z(n14810));
    defparam \r_TX_Bit_Count[5]_bdd_4_lut_3 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14714_bdd_4_lut (.A(n14714), 
            .B(n622), .C(n621), .D(r_TX_Bit_Count[2]), .Z(n13417));
    defparam n14714_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14198_bdd_4_lut (.A(n14198), 
            .B(n13044), .C(n14165), .D(r_TX_Bit_Count[3]), .Z(n14201));
    defparam n14198_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_12  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[122]), .C(r_TX_Byte[123]), .D(r_TX_Bit_Count[1]), 
            .Z(n14240));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_12 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15638_bdd_4_lut (.A(n15638), 
            .B(r_TX_Byte[789]), .C(r_TX_Byte[788]), .D(r_TX_Bit_Count[1]), 
            .Z(n13086));
    defparam n15638_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_67  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[734]), .C(r_TX_Byte[735]), .D(r_TX_Bit_Count[1]), 
            .Z(n14708));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_67 .INIT = "0xe4aa";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7508_3_lut (.A(n15071), 
            .B(n15611), .C(r_TX_Bit_Count[4]), .Z(n13354));
    defparam i7508_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14708_bdd_4_lut (.A(n14708), 
            .B(r_TX_Byte[733]), .C(r_TX_Byte[732]), .D(r_TX_Bit_Count[1]), 
            .Z(n14711));
    defparam n14708_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[3]_bdd_4_lut_5  (.A(r_TX_Bit_Count[3]), 
            .B(n13417), .C(n14681), .D(r_TX_Bit_Count[4]), .Z(n14702));
    defparam \r_TX_Bit_Count[3]_bdd_4_lut_5 .INIT = "0xe4aa";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i0 (.D(r_TX_Bit_Count_9__N_3317[0]), 
            .SP(n12478), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(r_TX_Bit_Count[0]));
    defparam r_TX_Bit_Count_i0.REGSET = "SET";
    defparam r_TX_Bit_Count_i0.SRMODE = "ASYNC";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14702_bdd_4_lut (.A(n14702), 
            .B(n13414), .C(n13402), .D(r_TX_Bit_Count[4]), .Z(n14705));
    defparam n14702_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A (B (C)+!B !(C))+!A !(B)))", lineinfo="@4(44[10],44[19])" *) LUT4 i16_3_lut (.A(r_SPI_Clk_Count[0]), 
            .B(r_SPI_Clk), .C(r_SPI_Clk_Count[1]), .Z(n9603));
    defparam i16_3_lut.INIT = "0x6c6c";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14810_bdd_4_lut (.A(n14810), 
            .B(n13354), .C(n13312), .D(r_TX_Bit_Count[6]), .Z(n14813));
    defparam n14810_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_163  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[54]), .C(r_TX_Byte[55]), .D(r_TX_Bit_Count[1]), 
            .Z(n15632));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_163 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14240_bdd_4_lut (.A(n14240), 
            .B(r_TX_Byte[121]), .C(r_TX_Byte[120]), .D(r_TX_Bit_Count[1]), 
            .Z(n14243));
    defparam n14240_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15632_bdd_4_lut (.A(n15632), 
            .B(r_TX_Byte[53]), .C(r_TX_Byte[52]), .D(r_TX_Bit_Count[1]), 
            .Z(n13344));
    defparam n15632_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_18  (.A(r_TX_Bit_Count[1]), 
            .B(n266), .C(n267), .D(r_TX_Bit_Count[2]), .Z(n14804));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_18 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_7  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[762]), .C(r_TX_Byte[763]), .D(r_TX_Bit_Count[1]), 
            .Z(n14192));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_7 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14804_bdd_4_lut (.A(n14804), 
            .B(n264), .C(n263), .D(r_TX_Bit_Count[2]), .Z(n13288));
    defparam n14804_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_162  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[558]), .C(r_TX_Byte[559]), .D(r_TX_Bit_Count[1]), 
            .Z(n15626));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_162 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15626_bdd_4_lut (.A(n15626), 
            .B(r_TX_Byte[557]), .C(r_TX_Byte[556]), .D(r_TX_Bit_Count[1]), 
            .Z(n13347));
    defparam n15626_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i621_3_lut (.A(r_TX_Byte[624]), 
            .B(r_TX_Byte[625]), .C(r_TX_Bit_Count[0]), .Z(n621));
    defparam Mux_50_i621_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_161  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[798]), .C(r_TX_Byte[799]), .D(r_TX_Bit_Count[1]), 
            .Z(n15620));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_161 .INIT = "0xe4aa";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i622_3_lut (.A(r_TX_Byte[626]), 
            .B(r_TX_Byte[627]), .C(r_TX_Bit_Count[0]), .Z(n622));
    defparam Mux_50_i622_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_73  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[998]), .C(r_TX_Byte[999]), .D(r_TX_Bit_Count[1]), 
            .Z(n14798));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_73 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15620_bdd_4_lut (.A(n15620), 
            .B(r_TX_Byte[797]), .C(r_TX_Byte[796]), .D(r_TX_Bit_Count[1]), 
            .Z(n13089));
    defparam n15620_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_66  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[886]), .C(r_TX_Byte[887]), .D(r_TX_Bit_Count[1]), 
            .Z(n14696));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_66 .INIT = "0xe4aa";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(130[5],146[12])" *) FD1P3XZ o_SPI_MOSI (.D(n2252), 
            .SP(n8842), .CK(i_Clk_c), .SR(w_reset), .Q(o_STM32_SPI_MOSI_c));
    defparam o_SPI_MOSI.REGSET = "RESET";
    defparam o_SPI_MOSI.SRMODE = "ASYNC";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14696_bdd_4_lut (.A(n14696), 
            .B(r_TX_Byte[885]), .C(r_TX_Byte[884]), .D(r_TX_Bit_Count[1]), 
            .Z(n14699));
    defparam n14696_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(71[5],106[12])" *) FD1P3XZ r_Trailing_Edge_c (.D(n12151), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(w_reset), .Q(r_Trailing_Edge));
    defparam r_Trailing_Edge_c.REGSET = "RESET";
    defparam r_Trailing_Edge_c.SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7535_3_lut (.A(n15143), 
            .B(n15479), .C(r_TX_Bit_Count[2]), .Z(n13381));
    defparam i7535_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[5]_bdd_4_lut_2  (.A(r_TX_Bit_Count[5]), 
            .B(n13519), .C(n13063), .D(r_TX_Bit_Count[6]), .Z(n14690));
    defparam \r_TX_Bit_Count[5]_bdd_4_lut_2 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14690_bdd_4_lut (.A(n14690), 
            .B(n13492), .C(n13456), .D(r_TX_Bit_Count[6]), .Z(n14693));
    defparam n14690_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(71[5],106[12])" *) FD1P3XZ o_TX_Ready (.D(n27), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(w_Master_Ready));
    defparam o_TX_Ready.REGSET = "RESET";
    defparam o_TX_Ready.SRMODE = "ASYNC";
    (* lineinfo="@4(98[30],98[45])" *) FD1P3XZ r_SPI_Clk_Count_611__i1 (.D(r_SPI_Clk_Count_2__N_2278[1]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(r_SPI_Clk_Count[1]));
    defparam r_SPI_Clk_Count_611__i1.REGSET = "RESET";
    defparam r_SPI_Clk_Count_611__i1.SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7537_3_lut (.A(n13381), 
            .B(n14915), .C(r_TX_Bit_Count[3]), .Z(n13383));
    defparam i7537_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_65  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[6]), .C(r_TX_Byte[7]), .D(r_TX_Bit_Count[1]), 
            .Z(n14684));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_65 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14684_bdd_4_lut (.A(n14684), 
            .B(r_TX_Byte[5]), .C(r_TX_Byte[4]), .D(r_TX_Bit_Count[1]), 
            .Z(n14687));
    defparam n14684_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7538_3_lut (.A(n15149), 
            .B(n13383), .C(r_TX_Bit_Count[4]), .Z(n13384));
    defparam i7538_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_11  (.A(r_TX_Bit_Count[1]), 
            .B(n631), .C(n632), .D(r_TX_Bit_Count[2]), .Z(n14678));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_11 .INIT = "0xe4aa";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i625_3_lut (.A(r_TX_Byte[630]), 
            .B(r_TX_Byte[631]), .C(r_TX_Bit_Count[0]), .Z(n625));
    defparam Mux_50_i625_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i624_3_lut (.A(r_TX_Byte[628]), 
            .B(r_TX_Byte[629]), .C(r_TX_Bit_Count[0]), .Z(n624));
    defparam Mux_50_i624_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14678_bdd_4_lut (.A(n14678), 
            .B(n629), .C(n628), .D(r_TX_Bit_Count[2]), .Z(n14681));
    defparam n14678_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14798_bdd_4_lut (.A(n14798), 
            .B(r_TX_Byte[997]), .C(r_TX_Byte[996]), .D(r_TX_Bit_Count[1]), 
            .Z(n14801));
    defparam n14798_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_64  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[2]), .C(r_TX_Byte[3]), .D(r_TX_Bit_Count[1]), 
            .Z(n14672));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_64 .INIT = "0xe4aa";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i499_3_lut (.A(r_TX_Byte[504]), 
            .B(r_TX_Byte[505]), .C(r_TX_Bit_Count[0]), .Z(n499));
    defparam Mux_50_i499_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i500_3_lut (.A(r_TX_Byte[506]), 
            .B(r_TX_Byte[507]), .C(r_TX_Bit_Count[0]), .Z(n500));
    defparam Mux_50_i500_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i503_3_lut (.A(r_TX_Byte[510]), 
            .B(r_TX_Byte[511]), .C(r_TX_Bit_Count[0]), .Z(n503));
    defparam Mux_50_i503_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i502_3_lut (.A(r_TX_Byte[508]), 
            .B(r_TX_Byte[509]), .C(r_TX_Bit_Count[0]), .Z(n502));
    defparam Mux_50_i502_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14672_bdd_4_lut (.A(n14672), 
            .B(r_TX_Byte[1]), .C(r_TX_Byte[0]), .D(r_TX_Bit_Count[1]), 
            .Z(n14675));
    defparam n14672_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_63  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[730]), .C(r_TX_Byte[731]), .D(r_TX_Bit_Count[1]), 
            .Z(n14666));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_63 .INIT = "0xe4aa";
    FA2 sub_2148_add_2_add_5_11 (.A0(GND_net), .B0(r_TX_Bit_Count[9]), .C0(VCC_net), 
        .D0(n11661), .CI0(n11661), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n16585), .CI1(n16585), .CO0(n16585), .S0(n57[9]));
    defparam sub_2148_add_2_add_5_11.INIT0 = "0xc33c";
    defparam sub_2148_add_2_add_5_11.INIT1 = "0xc33c";
    FA2 sub_2148_add_2_add_5_9 (.A0(GND_net), .B0(r_TX_Bit_Count[7]), .C0(VCC_net), 
        .D0(n11659), .CI0(n11659), .A1(GND_net), .B1(r_TX_Bit_Count[8]), 
        .C1(VCC_net), .D1(n16582), .CI1(n16582), .CO0(n16582), .CO1(n11661), 
        .S0(n57[7]), .S1(n57[8]));
    defparam sub_2148_add_2_add_5_9.INIT0 = "0xc33c";
    defparam sub_2148_add_2_add_5_9.INIT1 = "0xc33c";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14666_bdd_4_lut (.A(n14666), 
            .B(r_TX_Byte[729]), .C(r_TX_Byte[728]), .D(r_TX_Bit_Count[1]), 
            .Z(n14669));
    defparam n14666_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i86_3_lut (.A(r_TX_Byte[88]), 
            .B(r_TX_Byte[89]), .C(r_TX_Bit_Count[0]), .Z(n86));
    defparam Mux_50_i86_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_62  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[474]), .C(r_TX_Byte[475]), .D(r_TX_Bit_Count[1]), 
            .Z(n14660));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_62 .INIT = "0xe4aa";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i87_3_lut (.A(r_TX_Byte[90]), 
            .B(r_TX_Byte[91]), .C(r_TX_Bit_Count[0]), .Z(n87));
    defparam Mux_50_i87_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14660_bdd_4_lut (.A(n14660), 
            .B(r_TX_Byte[473]), .C(r_TX_Byte[472]), .D(r_TX_Bit_Count[1]), 
            .Z(n14663));
    defparam n14660_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_10  (.A(r_TX_Bit_Count[1]), 
            .B(n11), .C(n12), .D(r_TX_Bit_Count[2]), .Z(n14654));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_10 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14654_bdd_4_lut (.A(n14654), 
            .B(n9), .C(n8), .D(r_TX_Bit_Count[2]), .Z(n14657));
    defparam n14654_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_61  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[1018]), .C(r_TX_Byte[1019]), .D(r_TX_Bit_Count[1]), 
            .Z(n14648));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_61 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14648_bdd_4_lut (.A(n14648), 
            .B(r_TX_Byte[1017]), .C(r_TX_Byte[1016]), .D(r_TX_Bit_Count[1]), 
            .Z(n14651));
    defparam n14648_bdd_4_lut.INIT = "0xaad8";
    FA2 sub_2148_add_2_add_5_7 (.A0(GND_net), .B0(r_TX_Bit_Count[5]), .C0(VCC_net), 
        .D0(n11657), .CI0(n11657), .A1(GND_net), .B1(r_TX_Bit_Count[6]), 
        .C1(VCC_net), .D1(n16579), .CI1(n16579), .CO0(n16579), .CO1(n11659), 
        .S0(n57[5]), .S1(n57[6]));
    defparam sub_2148_add_2_add_5_7.INIT0 = "0xc33c";
    defparam sub_2148_add_2_add_5_7.INIT1 = "0xc33c";
    FA2 sub_2148_add_2_add_5_5 (.A0(GND_net), .B0(r_TX_Bit_Count[3]), .C0(VCC_net), 
        .D0(n11655), .CI0(n11655), .A1(GND_net), .B1(r_TX_Bit_Count[4]), 
        .C1(VCC_net), .D1(n16576), .CI1(n16576), .CO0(n16576), .CO1(n11657), 
        .S0(n57[3]), .S1(n57[4]));
    defparam sub_2148_add_2_add_5_5.INIT0 = "0xc33c";
    defparam sub_2148_add_2_add_5_5.INIT1 = "0xc33c";
    FA2 sub_2148_add_2_add_5_3 (.A0(GND_net), .B0(r_TX_Bit_Count[1]), .C0(VCC_net), 
        .D0(n11653), .CI0(n11653), .A1(GND_net), .B1(r_TX_Bit_Count[2]), 
        .C1(VCC_net), .D1(n16573), .CI1(n16573), .CO0(n16573), .CO1(n11655), 
        .S0(n57[1]), .S1(n57[2]));
    defparam sub_2148_add_2_add_5_3.INIT0 = "0xc33c";
    defparam sub_2148_add_2_add_5_3.INIT1 = "0xc33c";
    (* lut_function="(!((B)+!A))", lineinfo="@4(71[5],106[12])" *) LUT4 i4789_2_lut (.A(n67[0]), 
            .B(int_STM32_TX_DV), .Z(n8952));
    defparam i4789_2_lut.INIT = "0x2222";
    FA2 sub_2148_add_2_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), 
        .A1(GND_net), .B1(r_TX_Bit_Count[0]), .C1(VCC_net), .D1(n16429), 
        .CI1(n16429), .CO0(n16429), .CO1(n11653), .S1(n57[0]));
    defparam sub_2148_add_2_add_5_1.INIT0 = "0xc33c";
    defparam sub_2148_add_2_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_60  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[1010]), .C(r_TX_Byte[1011]), .D(r_TX_Bit_Count[1]), 
            .Z(n14642));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_60 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14642_bdd_4_lut (.A(n14642), 
            .B(r_TX_Byte[1009]), .C(r_TX_Byte[1008]), .D(r_TX_Bit_Count[1]), 
            .Z(n14645));
    defparam n14642_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_12  (.A(r_TX_Bit_Count[2]), 
            .B(n14447), .C(n13164), .D(r_TX_Bit_Count[3]), .Z(n14636));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_12 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14636_bdd_4_lut (.A(n14636), 
            .B(n13161), .C(n14441), .D(r_TX_Bit_Count[3]), .Z(n14639));
    defparam n14636_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_9  (.A(r_TX_Bit_Count[1]), 
            .B(n329), .C(n330), .D(r_TX_Bit_Count[2]), .Z(n14630));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_9 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14630_bdd_4_lut (.A(n14630), 
            .B(n327), .C(n326), .D(r_TX_Bit_Count[2]), .Z(n13429));
    defparam n14630_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_59  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[250]), .C(r_TX_Byte[251]), .D(r_TX_Bit_Count[1]), 
            .Z(n14624));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_59 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14624_bdd_4_lut (.A(n14624), 
            .B(r_TX_Byte[249]), .C(r_TX_Byte[248]), .D(r_TX_Bit_Count[1]), 
            .Z(n14627));
    defparam n14624_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_8  (.A(r_TX_Bit_Count[1]), 
            .B(n515), .C(n516), .D(r_TX_Bit_Count[2]), .Z(n14618));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_8 .INIT = "0xe4aa";
    (* lut_function="(!((B)+!A))", lineinfo="@4(71[5],106[12])" *) LUT4 i4796_2_lut (.A(n67[10]), 
            .B(int_STM32_TX_DV), .Z(n8954));
    defparam i4796_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@4(71[5],106[12])" *) LUT4 i4797_2_lut (.A(n67[9]), 
            .B(int_STM32_TX_DV), .Z(n8956));
    defparam i4797_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7364_3_lut (.A(n14549), 
            .B(n14891), .C(r_TX_Bit_Count[2]), .Z(n13210));
    defparam i7364_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))", lineinfo="@4(71[5],106[12])" *) LUT4 i4798_2_lut (.A(n67[8]), 
            .B(int_STM32_TX_DV), .Z(n8958));
    defparam i4798_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7367_3_lut (.A(n14555), 
            .B(n14885), .C(r_TX_Bit_Count[2]), .Z(n13213));
    defparam i7367_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))", lineinfo="@4(71[5],106[12])" *) LUT4 i4799_2_lut (.A(n67[7]), 
            .B(int_STM32_TX_DV), .Z(n8960));
    defparam i4799_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7382_3_lut (.A(n14591), 
            .B(n14825), .C(r_TX_Bit_Count[2]), .Z(n13228));
    defparam i7382_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7379_3_lut (.A(n14585), 
            .B(n14831), .C(r_TX_Bit_Count[2]), .Z(n13225));
    defparam i7379_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i606_3_lut (.A(r_TX_Byte[608]), 
            .B(r_TX_Byte[609]), .C(r_TX_Bit_Count[0]), .Z(n606));
    defparam Mux_50_i606_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i607_3_lut (.A(r_TX_Byte[610]), 
            .B(r_TX_Byte[611]), .C(r_TX_Bit_Count[0]), .Z(n607));
    defparam Mux_50_i607_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14618_bdd_4_lut (.A(n14618), 
            .B(n513), .C(n512), .D(r_TX_Bit_Count[2]), .Z(n14621));
    defparam n14618_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i484_3_lut (.A(r_TX_Byte[488]), 
            .B(r_TX_Byte[489]), .C(r_TX_Bit_Count[0]), .Z(n484));
    defparam Mux_50_i484_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i485_3_lut (.A(r_TX_Byte[490]), 
            .B(r_TX_Byte[491]), .C(r_TX_Bit_Count[0]), .Z(n485));
    defparam Mux_50_i485_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))", lineinfo="@4(71[5],106[12])" *) LUT4 i4800_2_lut (.A(n67[6]), 
            .B(int_STM32_TX_DV), .Z(n8962));
    defparam i4800_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i610_3_lut (.A(r_TX_Byte[614]), 
            .B(r_TX_Byte[615]), .C(r_TX_Bit_Count[0]), .Z(n610));
    defparam Mux_50_i610_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i609_3_lut (.A(r_TX_Byte[612]), 
            .B(r_TX_Byte[613]), .C(r_TX_Bit_Count[0]), .Z(n609));
    defparam Mux_50_i609_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i309_3_lut (.A(r_TX_Byte[312]), 
            .B(r_TX_Byte[313]), .C(r_TX_Bit_Count[0]), .Z(n309));
    defparam Mux_50_i309_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_58  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[1002]), .C(r_TX_Byte[1003]), .D(r_TX_Bit_Count[1]), 
            .Z(n14612));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_58 .INIT = "0xe4aa";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i310_3_lut (.A(r_TX_Byte[314]), 
            .B(r_TX_Byte[315]), .C(r_TX_Bit_Count[0]), .Z(n310));
    defparam Mux_50_i310_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i313_3_lut (.A(r_TX_Byte[318]), 
            .B(r_TX_Byte[319]), .C(r_TX_Bit_Count[0]), .Z(n313));
    defparam Mux_50_i313_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i312_3_lut (.A(r_TX_Byte[316]), 
            .B(r_TX_Byte[317]), .C(r_TX_Bit_Count[0]), .Z(n312));
    defparam Mux_50_i312_3_lut.INIT = "0xcaca";
    (* lut_function="(A+(B))", lineinfo="@4(84[7],105[14])" *) LUT4 i4806_2_lut (.A(n67[11]), 
            .B(int_STM32_TX_DV), .Z(r_SPI_Clk_Edges_11__N_2281[11]));
    defparam i4806_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i492_3_lut (.A(r_TX_Byte[496]), 
            .B(r_TX_Byte[497]), .C(r_TX_Bit_Count[0]), .Z(n492));
    defparam Mux_50_i492_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14612_bdd_4_lut (.A(n14612), 
            .B(r_TX_Byte[1001]), .C(r_TX_Byte[1000]), .D(r_TX_Bit_Count[1]), 
            .Z(n14615));
    defparam n14612_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i90_3_lut (.A(r_TX_Byte[94]), 
            .B(r_TX_Byte[95]), .C(r_TX_Bit_Count[0]), .Z(n90));
    defparam Mux_50_i90_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i493_3_lut (.A(r_TX_Byte[498]), 
            .B(r_TX_Byte[499]), .C(r_TX_Bit_Count[0]), .Z(n493));
    defparam Mux_50_i493_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i496_3_lut (.A(r_TX_Byte[502]), 
            .B(r_TX_Byte[503]), .C(r_TX_Bit_Count[0]), .Z(n496));
    defparam Mux_50_i496_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i89_3_lut (.A(r_TX_Byte[92]), 
            .B(r_TX_Byte[93]), .C(r_TX_Bit_Count[0]), .Z(n89));
    defparam Mux_50_i89_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i495_3_lut (.A(r_TX_Byte[500]), 
            .B(r_TX_Byte[501]), .C(r_TX_Bit_Count[0]), .Z(n495));
    defparam Mux_50_i495_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_57  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[994]), .C(r_TX_Byte[995]), .D(r_TX_Bit_Count[1]), 
            .Z(n14606));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_57 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14606_bdd_4_lut (.A(n14606), 
            .B(r_TX_Byte[993]), .C(r_TX_Byte[992]), .D(r_TX_Bit_Count[1]), 
            .Z(n14609));
    defparam n14606_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i597_3_lut (.A(r_TX_Byte[600]), 
            .B(r_TX_Byte[601]), .C(r_TX_Bit_Count[0]), .Z(n597));
    defparam Mux_50_i597_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i598_3_lut (.A(r_TX_Byte[602]), 
            .B(r_TX_Byte[603]), .C(r_TX_Bit_Count[0]), .Z(n598));
    defparam Mux_50_i598_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i601_3_lut (.A(r_TX_Byte[606]), 
            .B(r_TX_Byte[607]), .C(r_TX_Bit_Count[0]), .Z(n601));
    defparam Mux_50_i601_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_56  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[894]), .C(r_TX_Byte[895]), .D(r_TX_Bit_Count[1]), 
            .Z(n14600));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_56 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14600_bdd_4_lut (.A(n14600), 
            .B(r_TX_Byte[893]), .C(r_TX_Byte[892]), .D(r_TX_Bit_Count[1]), 
            .Z(n14603));
    defparam n14600_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i600_3_lut (.A(r_TX_Byte[604]), 
            .B(r_TX_Byte[605]), .C(r_TX_Bit_Count[0]), .Z(n600));
    defparam Mux_50_i600_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7235_3_lut (.A(n14249), 
            .B(n15671), .C(r_TX_Bit_Count[4]), .Z(n13081));
    defparam i7235_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7301_3_lut (.A(n14411), 
            .B(n14795), .C(r_TX_Bit_Count[4]), .Z(n13147));
    defparam i7301_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_55  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[466]), .C(r_TX_Byte[467]), .D(r_TX_Bit_Count[1]), 
            .Z(n14594));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_55 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14594_bdd_4_lut (.A(n14594), 
            .B(r_TX_Byte[465]), .C(r_TX_Byte[464]), .D(r_TX_Bit_Count[1]), 
            .Z(n14597));
    defparam n14594_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7373_3_lut (.A(n14573), 
            .B(n14861), .C(r_TX_Bit_Count[4]), .Z(n13219));
    defparam i7373_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7490_3_lut (.A(n15035), 
            .B(n15665), .C(r_TX_Bit_Count[2]), .Z(n13336));
    defparam i7490_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7613_3_lut (.A(n15221), 
            .B(n15437), .C(r_TX_Bit_Count[2]), .Z(n13459));
    defparam i7613_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_54  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[986]), .C(r_TX_Byte[987]), .D(r_TX_Bit_Count[1]), 
            .Z(n14588));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_54 .INIT = "0xe4aa";
    (* lut_function="(!((B)+!A))", lineinfo="@4(71[5],106[12])" *) LUT4 i4801_2_lut (.A(n67[5]), 
            .B(int_STM32_TX_DV), .Z(n8964));
    defparam i4801_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14588_bdd_4_lut (.A(n14588), 
            .B(r_TX_Byte[985]), .C(r_TX_Byte[984]), .D(r_TX_Bit_Count[1]), 
            .Z(n14591));
    defparam n14588_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7412_3_lut (.A(n14675), 
            .B(n14687), .C(r_TX_Bit_Count[2]), .Z(n13258));
    defparam i7412_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_53  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[978]), .C(r_TX_Byte[979]), .D(r_TX_Bit_Count[1]), 
            .Z(n14582));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_53 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14582_bdd_4_lut (.A(n14582), 
            .B(r_TX_Byte[977]), .C(r_TX_Byte[976]), .D(r_TX_Bit_Count[1]), 
            .Z(n14585));
    defparam n14582_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7692_3_lut (.A(n13258), 
            .B(n14657), .C(r_TX_Bit_Count[3]), .Z(n13538));
    defparam i7692_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7693_3_lut (.A(n15233), 
            .B(n15227), .C(r_TX_Bit_Count[3]), .Z(n13539));
    defparam i7693_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7701_3_lut (.A(n15209), 
            .B(n15245), .C(r_TX_Bit_Count[3]), .Z(n13547));
    defparam i7701_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_52  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[458]), .C(r_TX_Byte[459]), .D(r_TX_Bit_Count[1]), 
            .Z(n14576));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_52 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14576_bdd_4_lut (.A(n14576), 
            .B(r_TX_Byte[457]), .C(r_TX_Byte[456]), .D(r_TX_Bit_Count[1]), 
            .Z(n13220));
    defparam n14576_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7343_3_lut (.A(n14501), 
            .B(n14987), .C(r_TX_Bit_Count[2]), .Z(n13189));
    defparam i7343_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7346_3_lut (.A(n14507), 
            .B(n14969), .C(r_TX_Bit_Count[2]), .Z(n13192));
    defparam i7346_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7358_3_lut (.A(n14531), 
            .B(n14921), .C(r_TX_Bit_Count[2]), .Z(n13204));
    defparam i7358_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_11  (.A(r_TX_Bit_Count[2]), 
            .B(n13220), .C(n13221), .D(r_TX_Bit_Count[3]), .Z(n14570));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_11 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14570_bdd_4_lut (.A(n14570), 
            .B(n13197), .C(n14519), .D(r_TX_Bit_Count[3]), .Z(n14573));
    defparam n14570_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7355_3_lut (.A(n14525), 
            .B(n14927), .C(r_TX_Bit_Count[2]), .Z(n13201));
    defparam i7355_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i166_3_lut (.A(r_TX_Byte[168]), 
            .B(r_TX_Byte[169]), .C(r_TX_Bit_Count[0]), .Z(n166));
    defparam Mux_50_i166_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i167_3_lut (.A(r_TX_Byte[170]), 
            .B(r_TX_Byte[171]), .C(r_TX_Bit_Count[0]), .Z(n167));
    defparam Mux_50_i167_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_7  (.A(r_TX_Bit_Count[1]), 
            .B(n480), .C(n481), .D(r_TX_Bit_Count[2]), .Z(n14564));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_7 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14564_bdd_4_lut (.A(n14564), 
            .B(n478), .C(n477), .D(r_TX_Bit_Count[2]), .Z(n14567));
    defparam n14564_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i170_3_lut (.A(r_TX_Byte[174]), 
            .B(r_TX_Byte[175]), .C(r_TX_Bit_Count[0]), .Z(n170));
    defparam Mux_50_i170_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i169_3_lut (.A(r_TX_Byte[172]), 
            .B(r_TX_Byte[173]), .C(r_TX_Bit_Count[0]), .Z(n169));
    defparam Mux_50_i169_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i32_3_lut (.A(r_TX_Byte[32]), 
            .B(r_TX_Byte[33]), .C(r_TX_Bit_Count[0]), .Z(n32));
    defparam Mux_50_i32_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_51  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[138]), .C(r_TX_Byte[139]), .D(r_TX_Bit_Count[1]), 
            .Z(n14558));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_51 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14558_bdd_4_lut (.A(n14558), 
            .B(r_TX_Byte[137]), .C(r_TX_Byte[136]), .D(r_TX_Bit_Count[1]), 
            .Z(n13214));
    defparam n14558_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i33_3_lut (.A(r_TX_Byte[34]), 
            .B(r_TX_Byte[35]), .C(r_TX_Bit_Count[0]), .Z(n33));
    defparam Mux_50_i33_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i36_3_lut (.A(r_TX_Byte[38]), 
            .B(r_TX_Byte[39]), .C(r_TX_Bit_Count[0]), .Z(n36));
    defparam Mux_50_i36_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i35_3_lut (.A(r_TX_Byte[36]), 
            .B(r_TX_Byte[37]), .C(r_TX_Bit_Count[0]), .Z(n35));
    defparam Mux_50_i35_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_50  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[970]), .C(r_TX_Byte[971]), .D(r_TX_Bit_Count[1]), 
            .Z(n14552));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_50 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14552_bdd_4_lut (.A(n14552), 
            .B(r_TX_Byte[969]), .C(r_TX_Byte[968]), .D(r_TX_Bit_Count[1]), 
            .Z(n14555));
    defparam n14552_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i23_3_lut (.A(r_TX_Byte[24]), 
            .B(r_TX_Byte[25]), .C(r_TX_Bit_Count[0]), .Z(n23));
    defparam Mux_50_i23_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i24_3_lut (.A(r_TX_Byte[26]), 
            .B(r_TX_Byte[27]), .C(r_TX_Bit_Count[0]), .Z(n24));
    defparam Mux_50_i24_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i27_3_lut (.A(r_TX_Byte[30]), 
            .B(r_TX_Byte[31]), .C(r_TX_Bit_Count[0]), .Z(n27_adj_3556));
    defparam Mux_50_i27_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_49  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[962]), .C(r_TX_Byte[963]), .D(r_TX_Bit_Count[1]), 
            .Z(n14546));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_49 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14546_bdd_4_lut (.A(n14546), 
            .B(r_TX_Byte[961]), .C(r_TX_Byte[960]), .D(r_TX_Bit_Count[1]), 
            .Z(n14549));
    defparam n14546_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i26_3_lut (.A(r_TX_Byte[28]), 
            .B(r_TX_Byte[29]), .C(r_TX_Bit_Count[0]), .Z(n26));
    defparam Mux_50_i26_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i16_3_lut (.A(r_TX_Byte[16]), 
            .B(r_TX_Byte[17]), .C(r_TX_Bit_Count[0]), .Z(n16_adj_3557));
    defparam Mux_50_i16_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i17_3_lut (.A(r_TX_Byte[18]), 
            .B(r_TX_Byte[19]), .C(r_TX_Bit_Count[0]), .Z(n17_adj_3558));
    defparam Mux_50_i17_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[3]_bdd_4_lut_4  (.A(r_TX_Bit_Count[3]), 
            .B(n13447), .C(n13468), .D(r_TX_Bit_Count[4]), .Z(n14540));
    defparam \r_TX_Bit_Count[3]_bdd_4_lut_4 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14540_bdd_4_lut (.A(n14540), 
            .B(n13429), .C(n13408), .D(r_TX_Bit_Count[4]), .Z(n14543));
    defparam n14540_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i20_3_lut (.A(r_TX_Byte[22]), 
            .B(r_TX_Byte[23]), .C(r_TX_Bit_Count[0]), .Z(n20));
    defparam Mux_50_i20_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i19_3_lut (.A(r_TX_Byte[20]), 
            .B(r_TX_Byte[21]), .C(r_TX_Bit_Count[0]), .Z(n19));
    defparam Mux_50_i19_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i39_3_lut (.A(r_TX_Byte[40]), 
            .B(r_TX_Byte[41]), .C(r_TX_Bit_Count[0]), .Z(n39));
    defparam Mux_50_i39_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_10  (.A(r_TX_Bit_Count[2]), 
            .B(n14399), .C(n13143), .D(r_TX_Bit_Count[3]), .Z(n14534));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_10 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14534_bdd_4_lut (.A(n14534), 
            .B(n13140), .C(n14393), .D(r_TX_Bit_Count[3]), .Z(n14537));
    defparam n14534_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i40_3_lut (.A(r_TX_Byte[42]), 
            .B(r_TX_Byte[43]), .C(r_TX_Bit_Count[0]), .Z(n40));
    defparam Mux_50_i40_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i43_3_lut (.A(r_TX_Byte[46]), 
            .B(r_TX_Byte[47]), .C(r_TX_Bit_Count[0]), .Z(n43));
    defparam Mux_50_i43_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i42_3_lut (.A(r_TX_Byte[44]), 
            .B(r_TX_Byte[45]), .C(r_TX_Bit_Count[0]), .Z(n42));
    defparam Mux_50_i42_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_48  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[954]), .C(r_TX_Byte[955]), .D(r_TX_Bit_Count[1]), 
            .Z(n14528));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_48 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14528_bdd_4_lut (.A(n14528), 
            .B(r_TX_Byte[953]), .C(r_TX_Byte[952]), .D(r_TX_Bit_Count[1]), 
            .Z(n14531));
    defparam n14528_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B)+!A))", lineinfo="@4(71[5],106[12])" *) LUT4 i4802_2_lut (.A(n67[4]), 
            .B(int_STM32_TX_DV), .Z(n8966));
    defparam i4802_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@4(71[5],106[12])" *) LUT4 i4803_2_lut (.A(n67[3]), 
            .B(int_STM32_TX_DV), .Z(n8968));
    defparam i4803_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7496_3_lut (.A(n15047), 
            .B(n15647), .C(r_TX_Bit_Count[2]), .Z(n13342));
    defparam i7496_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7229_3_lut (.A(n14237), 
            .B(n15689), .C(r_TX_Bit_Count[2]), .Z(n13075));
    defparam i7229_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i71_3_lut (.A(r_TX_Byte[72]), 
            .B(r_TX_Byte[73]), .C(r_TX_Bit_Count[0]), .Z(n71));
    defparam Mux_50_i71_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_47  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[946]), .C(r_TX_Byte[947]), .D(r_TX_Bit_Count[1]), 
            .Z(n14522));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_47 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14522_bdd_4_lut (.A(n14522), 
            .B(r_TX_Byte[945]), .C(r_TX_Byte[944]), .D(r_TX_Bit_Count[1]), 
            .Z(n14525));
    defparam n14522_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i72_3_lut (.A(r_TX_Byte[74]), 
            .B(r_TX_Byte[75]), .C(r_TX_Bit_Count[0]), .Z(n72));
    defparam Mux_50_i72_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i75_3_lut (.A(r_TX_Byte[78]), 
            .B(r_TX_Byte[79]), .C(r_TX_Bit_Count[0]), .Z(n75));
    defparam Mux_50_i75_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i74_3_lut (.A(r_TX_Byte[76]), 
            .B(r_TX_Byte[77]), .C(r_TX_Bit_Count[0]), .Z(n74));
    defparam Mux_50_i74_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_46  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[450]), .C(r_TX_Byte[451]), .D(r_TX_Bit_Count[1]), 
            .Z(n14516));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_46 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14516_bdd_4_lut (.A(n14516), 
            .B(r_TX_Byte[449]), .C(r_TX_Byte[448]), .D(r_TX_Bit_Count[1]), 
            .Z(n14519));
    defparam n14516_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i613_3_lut (.A(r_TX_Byte[616]), 
            .B(r_TX_Byte[617]), .C(r_TX_Bit_Count[0]), .Z(n613));
    defparam Mux_50_i613_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i614_3_lut (.A(r_TX_Byte[618]), 
            .B(r_TX_Byte[619]), .C(r_TX_Bit_Count[0]), .Z(n614));
    defparam Mux_50_i614_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7634_3_lut (.A(n15323), 
            .B(n15395), .C(r_TX_Bit_Count[2]), .Z(n13480));
    defparam i7634_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7256_3_lut (.A(n14303), 
            .B(n15575), .C(r_TX_Bit_Count[2]), .Z(n13102));
    defparam i7256_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i617_3_lut (.A(r_TX_Byte[622]), 
            .B(r_TX_Byte[623]), .C(r_TX_Bit_Count[0]), .Z(n617));
    defparam Mux_50_i617_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7205_3_lut (.A(n14177), 
            .B(n15773), .C(r_TX_Bit_Count[2]), .Z(n13051));
    defparam i7205_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i198_3_lut (.A(r_TX_Byte[200]), 
            .B(r_TX_Byte[201]), .C(r_TX_Bit_Count[0]), .Z(n198));
    defparam Mux_50_i198_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i616_3_lut (.A(r_TX_Byte[620]), 
            .B(r_TX_Byte[621]), .C(r_TX_Bit_Count[0]), .Z(n616));
    defparam Mux_50_i616_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i199_3_lut (.A(r_TX_Byte[202]), 
            .B(r_TX_Byte[203]), .C(r_TX_Bit_Count[0]), .Z(n199));
    defparam Mux_50_i199_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i202_3_lut (.A(r_TX_Byte[206]), 
            .B(r_TX_Byte[207]), .C(r_TX_Bit_Count[0]), .Z(n202));
    defparam Mux_50_i202_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i201_3_lut (.A(r_TX_Byte[204]), 
            .B(r_TX_Byte[205]), .C(r_TX_Bit_Count[0]), .Z(n201));
    defparam Mux_50_i201_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7409_3_lut (.A(n14669), 
            .B(n14711), .C(r_TX_Bit_Count[2]), .Z(n13255));
    defparam i7409_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i717_3_lut (.A(r_TX_Byte[720]), 
            .B(r_TX_Byte[721]), .C(r_TX_Bit_Count[0]), .Z(n717));
    defparam Mux_50_i717_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i718_3_lut (.A(r_TX_Byte[722]), 
            .B(r_TX_Byte[723]), .C(r_TX_Bit_Count[0]), .Z(n718));
    defparam Mux_50_i718_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i721_3_lut (.A(r_TX_Byte[726]), 
            .B(r_TX_Byte[727]), .C(r_TX_Bit_Count[0]), .Z(n721));
    defparam Mux_50_i721_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i720_3_lut (.A(r_TX_Byte[724]), 
            .B(r_TX_Byte[725]), .C(r_TX_Bit_Count[0]), .Z(n720));
    defparam Mux_50_i720_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i365_3_lut (.A(r_TX_Byte[368]), 
            .B(r_TX_Byte[369]), .C(r_TX_Bit_Count[0]), .Z(n365));
    defparam Mux_50_i365_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7478_3_lut (.A(n15005), 
            .B(n15719), .C(r_TX_Bit_Count[2]), .Z(n13324));
    defparam i7478_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i366_3_lut (.A(r_TX_Byte[370]), 
            .B(r_TX_Byte[371]), .C(r_TX_Bit_Count[0]), .Z(n366));
    defparam Mux_50_i366_3_lut.INIT = "0xcaca";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@4(45[10],45[25])" *) LUT4 i6_4_lut_adj_3540 (.A(r_SPI_Clk_Edges[1]), 
            .B(r_SPI_Clk_Edges[9]), .C(r_SPI_Clk_Edges[10]), .D(r_SPI_Clk_Edges[6]), 
            .Z(n16_adj_3559));
    defparam i6_4_lut_adj_3540.INIT = "0xfffe";
    (* lut_function="(A+(B+(C)))", lineinfo="@4(45[10],45[25])" *) LUT4 i8_3_lut (.A(r_SPI_Clk_Edges[8]), 
            .B(n16_adj_3559), .C(r_SPI_Clk_Edges[0]), .Z(n18));
    defparam i8_3_lut.INIT = "0xfefe";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i369_3_lut (.A(r_TX_Byte[374]), 
            .B(r_TX_Byte[375]), .C(r_TX_Bit_Count[0]), .Z(n369));
    defparam Mux_50_i369_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i368_3_lut (.A(r_TX_Byte[372]), 
            .B(r_TX_Byte[373]), .C(r_TX_Bit_Count[0]), .Z(n368));
    defparam Mux_50_i368_3_lut.INIT = "0xcaca";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@4(45[10],45[25])" *) LUT4 i7_4_lut_adj_3541 (.A(r_SPI_Clk_Edges[5]), 
            .B(r_SPI_Clk_Edges[4]), .C(r_SPI_Clk_Edges[7]), .D(r_SPI_Clk_Edges[11]), 
            .Z(n17_adj_3560));
    defparam i7_4_lut_adj_3541.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@4(45[10],45[25])" *) LUT4 i2_4_lut (.A(n17_adj_3560), 
            .B(r_SPI_Clk_Edges[2]), .C(n18), .D(r_SPI_Clk_Edges[3]), .Z(n12159));
    defparam i2_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i709_3_lut (.A(r_TX_Byte[712]), 
            .B(r_TX_Byte[713]), .C(r_TX_Bit_Count[0]), .Z(n709));
    defparam Mux_50_i709_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i710_3_lut (.A(r_TX_Byte[714]), 
            .B(r_TX_Byte[715]), .C(r_TX_Bit_Count[0]), .Z(n710));
    defparam Mux_50_i710_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C)))", lineinfo="@4(45[10],45[25])" *) LUT4 i2_3_lut (.A(r_SPI_Clk_Count[1]), 
            .B(r_SPI_Clk_Count[0]), .C(n12159), .Z(n2460));
    defparam i2_3_lut.INIT = "0x8080";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i713_3_lut (.A(r_TX_Byte[718]), 
            .B(r_TX_Byte[719]), .C(r_TX_Bit_Count[0]), .Z(n713));
    defparam Mux_50_i713_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i712_3_lut (.A(r_TX_Byte[716]), 
            .B(r_TX_Byte[717]), .C(r_TX_Bit_Count[0]), .Z(n712));
    defparam Mux_50_i712_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))", lineinfo="@4(71[5],106[12])" *) LUT4 i4804_2_lut (.A(n67[2]), 
            .B(int_STM32_TX_DV), .Z(n8970));
    defparam i4804_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i488_3_lut (.A(r_TX_Byte[494]), 
            .B(r_TX_Byte[495]), .C(r_TX_Bit_Count[0]), .Z(n488));
    defparam Mux_50_i488_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i487_3_lut (.A(r_TX_Byte[492]), 
            .B(r_TX_Byte[493]), .C(r_TX_Bit_Count[0]), .Z(n487));
    defparam Mux_50_i487_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7598_3_lut (.A(n15179), 
            .B(n15467), .C(r_TX_Bit_Count[6]), .Z(n13444));
    defparam i7598_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7631_3_lut (.A(n15317), 
            .B(n15401), .C(r_TX_Bit_Count[2]), .Z(n13477));
    defparam i7631_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i357_3_lut (.A(r_TX_Byte[360]), 
            .B(r_TX_Byte[361]), .C(r_TX_Bit_Count[0]), .Z(n357));
    defparam Mux_50_i357_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i358_3_lut (.A(r_TX_Byte[362]), 
            .B(r_TX_Byte[363]), .C(r_TX_Bit_Count[0]), .Z(n358));
    defparam Mux_50_i358_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i361_3_lut (.A(r_TX_Byte[366]), 
            .B(r_TX_Byte[367]), .C(r_TX_Bit_Count[0]), .Z(n361));
    defparam Mux_50_i361_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i360_3_lut (.A(r_TX_Byte[364]), 
            .B(r_TX_Byte[365]), .C(r_TX_Bit_Count[0]), .Z(n360));
    defparam Mux_50_i360_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7483_3_lut (.A(n15251), 
            .B(n14225), .C(r_TX_Bit_Count[5]), .Z(n13329));
    defparam i7483_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7325_3_lut (.A(n14459), 
            .B(n15161), .C(r_TX_Bit_Count[4]), .Z(n13171));
    defparam i7325_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7510_3_lut (.A(n15275), 
            .B(n13171), .C(r_TX_Bit_Count[5]), .Z(n13356));
    defparam i7510_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7469_3_lut (.A(n14975), 
            .B(n15749), .C(r_TX_Bit_Count[2]), .Z(n13315));
    defparam i7469_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7321_3_lut (.A(n14405), 
            .B(n13315), .C(r_TX_Bit_Count[3]), .Z(n13167));
    defparam i7321_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7322_3_lut (.A(n14453), 
            .B(n13167), .C(r_TX_Bit_Count[4]), .Z(n13168));
    defparam i7322_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7509_3_lut (.A(n13168), 
            .B(n14993), .C(r_TX_Bit_Count[5]), .Z(n13355));
    defparam i7509_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i702_3_lut (.A(r_TX_Byte[704]), 
            .B(r_TX_Byte[705]), .C(r_TX_Bit_Count[0]), .Z(n702));
    defparam Mux_50_i702_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i703_3_lut (.A(r_TX_Byte[706]), 
            .B(r_TX_Byte[707]), .C(r_TX_Bit_Count[0]), .Z(n703));
    defparam Mux_50_i703_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i706_3_lut (.A(r_TX_Byte[710]), 
            .B(r_TX_Byte[711]), .C(r_TX_Bit_Count[0]), .Z(n706));
    defparam Mux_50_i706_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i705_3_lut (.A(r_TX_Byte[708]), 
            .B(r_TX_Byte[709]), .C(r_TX_Bit_Count[0]), .Z(n705));
    defparam Mux_50_i705_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i692_3_lut (.A(r_TX_Byte[696]), 
            .B(r_TX_Byte[697]), .C(r_TX_Bit_Count[0]), .Z(n692));
    defparam Mux_50_i692_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i693_3_lut (.A(r_TX_Byte[698]), 
            .B(r_TX_Byte[699]), .C(r_TX_Bit_Count[0]), .Z(n693));
    defparam Mux_50_i693_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i696_3_lut (.A(r_TX_Byte[702]), 
            .B(r_TX_Byte[703]), .C(r_TX_Bit_Count[0]), .Z(n696));
    defparam Mux_50_i696_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i695_3_lut (.A(r_TX_Byte[700]), 
            .B(r_TX_Byte[701]), .C(r_TX_Bit_Count[0]), .Z(n695));
    defparam Mux_50_i695_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7625_3_lut (.A(n15269), 
            .B(n15413), .C(r_TX_Bit_Count[2]), .Z(n13471));
    defparam i7625_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7628_3_lut (.A(n15293), 
            .B(n15407), .C(r_TX_Bit_Count[2]), .Z(n13474));
    defparam i7628_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7640_3_lut (.A(n15335), 
            .B(n15383), .C(r_TX_Bit_Count[2]), .Z(n13486));
    defparam i7640_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7397_3_lut (.A(n14639), 
            .B(n14759), .C(r_TX_Bit_Count[4]), .Z(n13243));
    defparam i7397_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7460_3_lut (.A(n14939), 
            .B(n15797), .C(r_TX_Bit_Count[4]), .Z(n13306));
    defparam i7460_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i271_3_lut (.A(r_TX_Byte[272]), 
            .B(r_TX_Byte[273]), .C(r_TX_Bit_Count[0]), .Z(n271));
    defparam Mux_50_i271_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i272_3_lut (.A(r_TX_Byte[274]), 
            .B(r_TX_Byte[275]), .C(r_TX_Bit_Count[0]), .Z(n272));
    defparam Mux_50_i272_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i275_3_lut (.A(r_TX_Byte[278]), 
            .B(r_TX_Byte[279]), .C(r_TX_Bit_Count[0]), .Z(n275));
    defparam Mux_50_i275_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i274_3_lut (.A(r_TX_Byte[276]), 
            .B(r_TX_Byte[277]), .C(r_TX_Bit_Count[0]), .Z(n274));
    defparam Mux_50_i274_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7529_3_lut (.A(n15125), 
            .B(n15509), .C(r_TX_Bit_Count[2]), .Z(n13375));
    defparam i7529_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7519_3_lut (.A(n13375), 
            .B(n14873), .C(r_TX_Bit_Count[3]), .Z(n13365));
    defparam i7519_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7520_3_lut (.A(n15095), 
            .B(n13365), .C(r_TX_Bit_Count[4]), .Z(n13366));
    defparam i7520_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i102_3_lut (.A(r_TX_Byte[104]), 
            .B(r_TX_Byte[105]), .C(r_TX_Bit_Count[0]), .Z(n102));
    defparam Mux_50_i102_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i103_3_lut (.A(r_TX_Byte[106]), 
            .B(r_TX_Byte[107]), .C(r_TX_Bit_Count[0]), .Z(n103));
    defparam Mux_50_i103_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i106_3_lut (.A(r_TX_Byte[110]), 
            .B(r_TX_Byte[111]), .C(r_TX_Bit_Count[0]), .Z(n106));
    defparam Mux_50_i106_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i105_3_lut (.A(r_TX_Byte[108]), 
            .B(r_TX_Byte[109]), .C(r_TX_Bit_Count[0]), .Z(n105));
    defparam Mux_50_i105_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7493_3_lut (.A(n15041), 
            .B(n15659), .C(r_TX_Bit_Count[2]), .Z(n13339));
    defparam i7493_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i143_3_lut (.A(r_TX_Byte[144]), 
            .B(r_TX_Byte[145]), .C(r_TX_Bit_Count[0]), .Z(n143));
    defparam Mux_50_i143_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i144_3_lut (.A(r_TX_Byte[146]), 
            .B(r_TX_Byte[147]), .C(r_TX_Bit_Count[0]), .Z(n144));
    defparam Mux_50_i144_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i147_3_lut (.A(r_TX_Byte[150]), 
            .B(r_TX_Byte[151]), .C(r_TX_Bit_Count[0]), .Z(n147));
    defparam Mux_50_i147_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i146_3_lut (.A(r_TX_Byte[148]), 
            .B(r_TX_Byte[149]), .C(r_TX_Bit_Count[0]), .Z(n146));
    defparam Mux_50_i146_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7232_3_lut (.A(n14243), 
            .B(n15683), .C(r_TX_Bit_Count[2]), .Z(n13078));
    defparam i7232_3_lut.INIT = "0xcaca";
    (* lineinfo="@4(98[30],98[45])" *) FD1P3XZ r_SPI_Clk_Count_611__i2 (.D(r_SPI_Clk_Count_2__N_2278[2]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(r_SPI_Clk_Count[2]));
    defparam r_SPI_Clk_Count_611__i2.REGSET = "RESET";
    defparam r_SPI_Clk_Count_611__i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i1 (.D(int_STM32_TX_Byte[1]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(r_TX_Byte[1]));
    defparam r_TX_Byte_i0_i1.REGSET = "RESET";
    defparam r_TX_Byte_i0_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i2 (.D(int_STM32_TX_Byte[2]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(r_TX_Byte[2]));
    defparam r_TX_Byte_i0_i2.REGSET = "RESET";
    defparam r_TX_Byte_i0_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i3 (.D(int_STM32_TX_Byte[3]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[3]));
    defparam r_TX_Byte_i0_i3.REGSET = "RESET";
    defparam r_TX_Byte_i0_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i4 (.D(int_STM32_TX_Byte[4]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[4]));
    defparam r_TX_Byte_i0_i4.REGSET = "RESET";
    defparam r_TX_Byte_i0_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i5 (.D(int_STM32_TX_Byte[5]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[5]));
    defparam r_TX_Byte_i0_i5.REGSET = "RESET";
    defparam r_TX_Byte_i0_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i6 (.D(int_STM32_TX_Byte[6]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[6]));
    defparam r_TX_Byte_i0_i6.REGSET = "RESET";
    defparam r_TX_Byte_i0_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i7 (.D(int_STM32_TX_Byte[7]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[7]));
    defparam r_TX_Byte_i0_i7.REGSET = "RESET";
    defparam r_TX_Byte_i0_i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i8 (.D(int_STM32_TX_Byte[8]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[8]));
    defparam r_TX_Byte_i0_i8.REGSET = "RESET";
    defparam r_TX_Byte_i0_i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i9 (.D(int_STM32_TX_Byte[9]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[9]));
    defparam r_TX_Byte_i0_i9.REGSET = "RESET";
    defparam r_TX_Byte_i0_i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i10 (.D(int_STM32_TX_Byte[10]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[10]));
    defparam r_TX_Byte_i0_i10.REGSET = "RESET";
    defparam r_TX_Byte_i0_i10.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i11 (.D(int_STM32_TX_Byte[11]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[11]));
    defparam r_TX_Byte_i0_i11.REGSET = "RESET";
    defparam r_TX_Byte_i0_i11.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i12 (.D(int_STM32_TX_Byte[12]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[12]));
    defparam r_TX_Byte_i0_i12.REGSET = "RESET";
    defparam r_TX_Byte_i0_i12.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i13 (.D(int_STM32_TX_Byte[13]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[13]));
    defparam r_TX_Byte_i0_i13.REGSET = "RESET";
    defparam r_TX_Byte_i0_i13.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i14 (.D(int_STM32_TX_Byte[14]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[14]));
    defparam r_TX_Byte_i0_i14.REGSET = "RESET";
    defparam r_TX_Byte_i0_i14.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i15 (.D(int_STM32_TX_Byte[15]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[15]));
    defparam r_TX_Byte_i0_i15.REGSET = "RESET";
    defparam r_TX_Byte_i0_i15.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i16 (.D(int_STM32_TX_Byte[16]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[16]));
    defparam r_TX_Byte_i0_i16.REGSET = "RESET";
    defparam r_TX_Byte_i0_i16.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i17 (.D(int_STM32_TX_Byte[17]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[17]));
    defparam r_TX_Byte_i0_i17.REGSET = "RESET";
    defparam r_TX_Byte_i0_i17.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i18 (.D(int_STM32_TX_Byte[18]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[18]));
    defparam r_TX_Byte_i0_i18.REGSET = "RESET";
    defparam r_TX_Byte_i0_i18.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i19 (.D(int_STM32_TX_Byte[19]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[19]));
    defparam r_TX_Byte_i0_i19.REGSET = "RESET";
    defparam r_TX_Byte_i0_i19.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i20 (.D(int_STM32_TX_Byte[20]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[20]));
    defparam r_TX_Byte_i0_i20.REGSET = "RESET";
    defparam r_TX_Byte_i0_i20.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i21 (.D(int_STM32_TX_Byte[21]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[21]));
    defparam r_TX_Byte_i0_i21.REGSET = "RESET";
    defparam r_TX_Byte_i0_i21.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i22 (.D(int_STM32_TX_Byte[22]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[22]));
    defparam r_TX_Byte_i0_i22.REGSET = "RESET";
    defparam r_TX_Byte_i0_i22.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i23 (.D(int_STM32_TX_Byte[23]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[23]));
    defparam r_TX_Byte_i0_i23.REGSET = "RESET";
    defparam r_TX_Byte_i0_i23.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i24 (.D(int_STM32_TX_Byte[24]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[24]));
    defparam r_TX_Byte_i0_i24.REGSET = "RESET";
    defparam r_TX_Byte_i0_i24.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i25 (.D(int_STM32_TX_Byte[25]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[25]));
    defparam r_TX_Byte_i0_i25.REGSET = "RESET";
    defparam r_TX_Byte_i0_i25.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i26 (.D(int_STM32_TX_Byte[26]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[26]));
    defparam r_TX_Byte_i0_i26.REGSET = "RESET";
    defparam r_TX_Byte_i0_i26.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i27 (.D(int_STM32_TX_Byte[27]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[27]));
    defparam r_TX_Byte_i0_i27.REGSET = "RESET";
    defparam r_TX_Byte_i0_i27.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i28 (.D(int_STM32_TX_Byte[28]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[28]));
    defparam r_TX_Byte_i0_i28.REGSET = "RESET";
    defparam r_TX_Byte_i0_i28.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i29 (.D(int_STM32_TX_Byte[29]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[29]));
    defparam r_TX_Byte_i0_i29.REGSET = "RESET";
    defparam r_TX_Byte_i0_i29.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i30 (.D(int_STM32_TX_Byte[30]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[30]));
    defparam r_TX_Byte_i0_i30.REGSET = "RESET";
    defparam r_TX_Byte_i0_i30.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i31 (.D(int_STM32_TX_Byte[31]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[31]));
    defparam r_TX_Byte_i0_i31.REGSET = "RESET";
    defparam r_TX_Byte_i0_i31.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i32 (.D(int_STM32_TX_Byte[32]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[32]));
    defparam r_TX_Byte_i0_i32.REGSET = "RESET";
    defparam r_TX_Byte_i0_i32.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i33 (.D(int_STM32_TX_Byte[33]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[33]));
    defparam r_TX_Byte_i0_i33.REGSET = "RESET";
    defparam r_TX_Byte_i0_i33.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i34 (.D(int_STM32_TX_Byte[34]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[34]));
    defparam r_TX_Byte_i0_i34.REGSET = "RESET";
    defparam r_TX_Byte_i0_i34.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i35 (.D(int_STM32_TX_Byte[35]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[35]));
    defparam r_TX_Byte_i0_i35.REGSET = "RESET";
    defparam r_TX_Byte_i0_i35.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i36 (.D(int_STM32_TX_Byte[36]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[36]));
    defparam r_TX_Byte_i0_i36.REGSET = "RESET";
    defparam r_TX_Byte_i0_i36.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i37 (.D(int_STM32_TX_Byte[37]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[37]));
    defparam r_TX_Byte_i0_i37.REGSET = "RESET";
    defparam r_TX_Byte_i0_i37.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i38 (.D(int_STM32_TX_Byte[38]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[38]));
    defparam r_TX_Byte_i0_i38.REGSET = "RESET";
    defparam r_TX_Byte_i0_i38.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i39 (.D(int_STM32_TX_Byte[39]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[39]));
    defparam r_TX_Byte_i0_i39.REGSET = "RESET";
    defparam r_TX_Byte_i0_i39.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i40 (.D(int_STM32_TX_Byte[40]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[40]));
    defparam r_TX_Byte_i0_i40.REGSET = "RESET";
    defparam r_TX_Byte_i0_i40.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i41 (.D(int_STM32_TX_Byte[41]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[41]));
    defparam r_TX_Byte_i0_i41.REGSET = "RESET";
    defparam r_TX_Byte_i0_i41.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i42 (.D(int_STM32_TX_Byte[42]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[42]));
    defparam r_TX_Byte_i0_i42.REGSET = "RESET";
    defparam r_TX_Byte_i0_i42.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i43 (.D(int_STM32_TX_Byte[43]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[43]));
    defparam r_TX_Byte_i0_i43.REGSET = "RESET";
    defparam r_TX_Byte_i0_i43.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i44 (.D(int_STM32_TX_Byte[44]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[44]));
    defparam r_TX_Byte_i0_i44.REGSET = "RESET";
    defparam r_TX_Byte_i0_i44.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i45 (.D(int_STM32_TX_Byte[45]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[45]));
    defparam r_TX_Byte_i0_i45.REGSET = "RESET";
    defparam r_TX_Byte_i0_i45.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i46 (.D(int_STM32_TX_Byte[46]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[46]));
    defparam r_TX_Byte_i0_i46.REGSET = "RESET";
    defparam r_TX_Byte_i0_i46.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i47 (.D(int_STM32_TX_Byte[47]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[47]));
    defparam r_TX_Byte_i0_i47.REGSET = "RESET";
    defparam r_TX_Byte_i0_i47.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i48 (.D(int_STM32_TX_Byte[48]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[48]));
    defparam r_TX_Byte_i0_i48.REGSET = "RESET";
    defparam r_TX_Byte_i0_i48.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i49 (.D(int_STM32_TX_Byte[49]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[49]));
    defparam r_TX_Byte_i0_i49.REGSET = "RESET";
    defparam r_TX_Byte_i0_i49.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i50 (.D(int_STM32_TX_Byte[50]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[50]));
    defparam r_TX_Byte_i0_i50.REGSET = "RESET";
    defparam r_TX_Byte_i0_i50.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i51 (.D(int_STM32_TX_Byte[51]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[51]));
    defparam r_TX_Byte_i0_i51.REGSET = "RESET";
    defparam r_TX_Byte_i0_i51.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i52 (.D(int_STM32_TX_Byte[52]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[52]));
    defparam r_TX_Byte_i0_i52.REGSET = "RESET";
    defparam r_TX_Byte_i0_i52.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i53 (.D(int_STM32_TX_Byte[53]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[53]));
    defparam r_TX_Byte_i0_i53.REGSET = "RESET";
    defparam r_TX_Byte_i0_i53.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i54 (.D(int_STM32_TX_Byte[54]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[54]));
    defparam r_TX_Byte_i0_i54.REGSET = "RESET";
    defparam r_TX_Byte_i0_i54.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i55 (.D(int_STM32_TX_Byte[55]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[55]));
    defparam r_TX_Byte_i0_i55.REGSET = "RESET";
    defparam r_TX_Byte_i0_i55.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i56 (.D(int_STM32_TX_Byte[56]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[56]));
    defparam r_TX_Byte_i0_i56.REGSET = "RESET";
    defparam r_TX_Byte_i0_i56.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i57 (.D(int_STM32_TX_Byte[57]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[57]));
    defparam r_TX_Byte_i0_i57.REGSET = "RESET";
    defparam r_TX_Byte_i0_i57.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i58 (.D(int_STM32_TX_Byte[58]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[58]));
    defparam r_TX_Byte_i0_i58.REGSET = "RESET";
    defparam r_TX_Byte_i0_i58.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i59 (.D(int_STM32_TX_Byte[59]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[59]));
    defparam r_TX_Byte_i0_i59.REGSET = "RESET";
    defparam r_TX_Byte_i0_i59.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i60 (.D(int_STM32_TX_Byte[60]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[60]));
    defparam r_TX_Byte_i0_i60.REGSET = "RESET";
    defparam r_TX_Byte_i0_i60.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i61 (.D(int_STM32_TX_Byte[61]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[61]));
    defparam r_TX_Byte_i0_i61.REGSET = "RESET";
    defparam r_TX_Byte_i0_i61.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i62 (.D(int_STM32_TX_Byte[62]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[62]));
    defparam r_TX_Byte_i0_i62.REGSET = "RESET";
    defparam r_TX_Byte_i0_i62.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i63 (.D(int_STM32_TX_Byte[63]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[63]));
    defparam r_TX_Byte_i0_i63.REGSET = "RESET";
    defparam r_TX_Byte_i0_i63.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i64 (.D(int_STM32_TX_Byte[64]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[64]));
    defparam r_TX_Byte_i0_i64.REGSET = "RESET";
    defparam r_TX_Byte_i0_i64.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i65 (.D(int_STM32_TX_Byte[65]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[65]));
    defparam r_TX_Byte_i0_i65.REGSET = "RESET";
    defparam r_TX_Byte_i0_i65.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i66 (.D(int_STM32_TX_Byte[66]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[66]));
    defparam r_TX_Byte_i0_i66.REGSET = "RESET";
    defparam r_TX_Byte_i0_i66.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i67 (.D(int_STM32_TX_Byte[67]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[67]));
    defparam r_TX_Byte_i0_i67.REGSET = "RESET";
    defparam r_TX_Byte_i0_i67.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i68 (.D(int_STM32_TX_Byte[68]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[68]));
    defparam r_TX_Byte_i0_i68.REGSET = "RESET";
    defparam r_TX_Byte_i0_i68.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i69 (.D(int_STM32_TX_Byte[69]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[69]));
    defparam r_TX_Byte_i0_i69.REGSET = "RESET";
    defparam r_TX_Byte_i0_i69.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i70 (.D(int_STM32_TX_Byte[70]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[70]));
    defparam r_TX_Byte_i0_i70.REGSET = "RESET";
    defparam r_TX_Byte_i0_i70.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i71 (.D(int_STM32_TX_Byte[71]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[71]));
    defparam r_TX_Byte_i0_i71.REGSET = "RESET";
    defparam r_TX_Byte_i0_i71.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i72 (.D(int_STM32_TX_Byte[72]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[72]));
    defparam r_TX_Byte_i0_i72.REGSET = "RESET";
    defparam r_TX_Byte_i0_i72.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i73 (.D(int_STM32_TX_Byte[73]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[73]));
    defparam r_TX_Byte_i0_i73.REGSET = "RESET";
    defparam r_TX_Byte_i0_i73.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i74 (.D(int_STM32_TX_Byte[74]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[74]));
    defparam r_TX_Byte_i0_i74.REGSET = "RESET";
    defparam r_TX_Byte_i0_i74.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i75 (.D(int_STM32_TX_Byte[75]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[75]));
    defparam r_TX_Byte_i0_i75.REGSET = "RESET";
    defparam r_TX_Byte_i0_i75.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i76 (.D(int_STM32_TX_Byte[76]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[76]));
    defparam r_TX_Byte_i0_i76.REGSET = "RESET";
    defparam r_TX_Byte_i0_i76.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i77 (.D(int_STM32_TX_Byte[77]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[77]));
    defparam r_TX_Byte_i0_i77.REGSET = "RESET";
    defparam r_TX_Byte_i0_i77.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i78 (.D(int_STM32_TX_Byte[78]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[78]));
    defparam r_TX_Byte_i0_i78.REGSET = "RESET";
    defparam r_TX_Byte_i0_i78.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i79 (.D(int_STM32_TX_Byte[79]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[79]));
    defparam r_TX_Byte_i0_i79.REGSET = "RESET";
    defparam r_TX_Byte_i0_i79.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i80 (.D(int_STM32_TX_Byte[80]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[80]));
    defparam r_TX_Byte_i0_i80.REGSET = "RESET";
    defparam r_TX_Byte_i0_i80.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i81 (.D(int_STM32_TX_Byte[81]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[81]));
    defparam r_TX_Byte_i0_i81.REGSET = "RESET";
    defparam r_TX_Byte_i0_i81.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i82 (.D(int_STM32_TX_Byte[82]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[82]));
    defparam r_TX_Byte_i0_i82.REGSET = "RESET";
    defparam r_TX_Byte_i0_i82.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i83 (.D(int_STM32_TX_Byte[83]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[83]));
    defparam r_TX_Byte_i0_i83.REGSET = "RESET";
    defparam r_TX_Byte_i0_i83.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i84 (.D(int_STM32_TX_Byte[84]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[84]));
    defparam r_TX_Byte_i0_i84.REGSET = "RESET";
    defparam r_TX_Byte_i0_i84.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i85 (.D(int_STM32_TX_Byte[85]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[85]));
    defparam r_TX_Byte_i0_i85.REGSET = "RESET";
    defparam r_TX_Byte_i0_i85.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i86 (.D(int_STM32_TX_Byte[86]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[86]));
    defparam r_TX_Byte_i0_i86.REGSET = "RESET";
    defparam r_TX_Byte_i0_i86.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i87 (.D(int_STM32_TX_Byte[87]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[87]));
    defparam r_TX_Byte_i0_i87.REGSET = "RESET";
    defparam r_TX_Byte_i0_i87.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i88 (.D(int_STM32_TX_Byte[88]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[88]));
    defparam r_TX_Byte_i0_i88.REGSET = "RESET";
    defparam r_TX_Byte_i0_i88.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i89 (.D(int_STM32_TX_Byte[89]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[89]));
    defparam r_TX_Byte_i0_i89.REGSET = "RESET";
    defparam r_TX_Byte_i0_i89.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i90 (.D(int_STM32_TX_Byte[90]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[90]));
    defparam r_TX_Byte_i0_i90.REGSET = "RESET";
    defparam r_TX_Byte_i0_i90.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i91 (.D(int_STM32_TX_Byte[91]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[91]));
    defparam r_TX_Byte_i0_i91.REGSET = "RESET";
    defparam r_TX_Byte_i0_i91.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i92 (.D(int_STM32_TX_Byte[92]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[92]));
    defparam r_TX_Byte_i0_i92.REGSET = "RESET";
    defparam r_TX_Byte_i0_i92.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i93 (.D(int_STM32_TX_Byte[93]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[93]));
    defparam r_TX_Byte_i0_i93.REGSET = "RESET";
    defparam r_TX_Byte_i0_i93.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i94 (.D(int_STM32_TX_Byte[94]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[94]));
    defparam r_TX_Byte_i0_i94.REGSET = "RESET";
    defparam r_TX_Byte_i0_i94.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i95 (.D(int_STM32_TX_Byte[95]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[95]));
    defparam r_TX_Byte_i0_i95.REGSET = "RESET";
    defparam r_TX_Byte_i0_i95.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i96 (.D(int_STM32_TX_Byte[96]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[96]));
    defparam r_TX_Byte_i0_i96.REGSET = "RESET";
    defparam r_TX_Byte_i0_i96.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i97 (.D(int_STM32_TX_Byte[97]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[97]));
    defparam r_TX_Byte_i0_i97.REGSET = "RESET";
    defparam r_TX_Byte_i0_i97.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i98 (.D(int_STM32_TX_Byte[98]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[98]));
    defparam r_TX_Byte_i0_i98.REGSET = "RESET";
    defparam r_TX_Byte_i0_i98.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i99 (.D(int_STM32_TX_Byte[99]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[99]));
    defparam r_TX_Byte_i0_i99.REGSET = "RESET";
    defparam r_TX_Byte_i0_i99.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i100 (.D(int_STM32_TX_Byte[100]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[100]));
    defparam r_TX_Byte_i0_i100.REGSET = "RESET";
    defparam r_TX_Byte_i0_i100.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i101 (.D(int_STM32_TX_Byte[101]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[101]));
    defparam r_TX_Byte_i0_i101.REGSET = "RESET";
    defparam r_TX_Byte_i0_i101.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i102 (.D(int_STM32_TX_Byte[102]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[102]));
    defparam r_TX_Byte_i0_i102.REGSET = "RESET";
    defparam r_TX_Byte_i0_i102.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i103 (.D(int_STM32_TX_Byte[103]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[103]));
    defparam r_TX_Byte_i0_i103.REGSET = "RESET";
    defparam r_TX_Byte_i0_i103.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i104 (.D(int_STM32_TX_Byte[104]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[104]));
    defparam r_TX_Byte_i0_i104.REGSET = "RESET";
    defparam r_TX_Byte_i0_i104.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i105 (.D(int_STM32_TX_Byte[105]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[105]));
    defparam r_TX_Byte_i0_i105.REGSET = "RESET";
    defparam r_TX_Byte_i0_i105.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i106 (.D(int_STM32_TX_Byte[106]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[106]));
    defparam r_TX_Byte_i0_i106.REGSET = "RESET";
    defparam r_TX_Byte_i0_i106.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i107 (.D(int_STM32_TX_Byte[107]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[107]));
    defparam r_TX_Byte_i0_i107.REGSET = "RESET";
    defparam r_TX_Byte_i0_i107.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i108 (.D(int_STM32_TX_Byte[108]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[108]));
    defparam r_TX_Byte_i0_i108.REGSET = "RESET";
    defparam r_TX_Byte_i0_i108.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i109 (.D(int_STM32_TX_Byte[109]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[109]));
    defparam r_TX_Byte_i0_i109.REGSET = "RESET";
    defparam r_TX_Byte_i0_i109.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i110 (.D(int_STM32_TX_Byte[110]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[110]));
    defparam r_TX_Byte_i0_i110.REGSET = "RESET";
    defparam r_TX_Byte_i0_i110.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i111 (.D(int_STM32_TX_Byte[111]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[111]));
    defparam r_TX_Byte_i0_i111.REGSET = "RESET";
    defparam r_TX_Byte_i0_i111.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i112 (.D(int_STM32_TX_Byte[112]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[112]));
    defparam r_TX_Byte_i0_i112.REGSET = "RESET";
    defparam r_TX_Byte_i0_i112.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i113 (.D(int_STM32_TX_Byte[113]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[113]));
    defparam r_TX_Byte_i0_i113.REGSET = "RESET";
    defparam r_TX_Byte_i0_i113.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i114 (.D(int_STM32_TX_Byte[114]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[114]));
    defparam r_TX_Byte_i0_i114.REGSET = "RESET";
    defparam r_TX_Byte_i0_i114.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i115 (.D(int_STM32_TX_Byte[115]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[115]));
    defparam r_TX_Byte_i0_i115.REGSET = "RESET";
    defparam r_TX_Byte_i0_i115.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i116 (.D(int_STM32_TX_Byte[116]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[116]));
    defparam r_TX_Byte_i0_i116.REGSET = "RESET";
    defparam r_TX_Byte_i0_i116.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i117 (.D(int_STM32_TX_Byte[117]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[117]));
    defparam r_TX_Byte_i0_i117.REGSET = "RESET";
    defparam r_TX_Byte_i0_i117.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i118 (.D(int_STM32_TX_Byte[118]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[118]));
    defparam r_TX_Byte_i0_i118.REGSET = "RESET";
    defparam r_TX_Byte_i0_i118.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i119 (.D(int_STM32_TX_Byte[119]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[119]));
    defparam r_TX_Byte_i0_i119.REGSET = "RESET";
    defparam r_TX_Byte_i0_i119.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i120 (.D(int_STM32_TX_Byte[120]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[120]));
    defparam r_TX_Byte_i0_i120.REGSET = "RESET";
    defparam r_TX_Byte_i0_i120.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i121 (.D(int_STM32_TX_Byte[121]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[121]));
    defparam r_TX_Byte_i0_i121.REGSET = "RESET";
    defparam r_TX_Byte_i0_i121.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i122 (.D(int_STM32_TX_Byte[122]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[122]));
    defparam r_TX_Byte_i0_i122.REGSET = "RESET";
    defparam r_TX_Byte_i0_i122.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i123 (.D(int_STM32_TX_Byte[123]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[123]));
    defparam r_TX_Byte_i0_i123.REGSET = "RESET";
    defparam r_TX_Byte_i0_i123.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i124 (.D(int_STM32_TX_Byte[124]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[124]));
    defparam r_TX_Byte_i0_i124.REGSET = "RESET";
    defparam r_TX_Byte_i0_i124.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i125 (.D(int_STM32_TX_Byte[125]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[125]));
    defparam r_TX_Byte_i0_i125.REGSET = "RESET";
    defparam r_TX_Byte_i0_i125.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i126 (.D(int_STM32_TX_Byte[126]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[126]));
    defparam r_TX_Byte_i0_i126.REGSET = "RESET";
    defparam r_TX_Byte_i0_i126.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i127 (.D(int_STM32_TX_Byte[127]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[127]));
    defparam r_TX_Byte_i0_i127.REGSET = "RESET";
    defparam r_TX_Byte_i0_i127.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i128 (.D(int_STM32_TX_Byte[128]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[128]));
    defparam r_TX_Byte_i0_i128.REGSET = "RESET";
    defparam r_TX_Byte_i0_i128.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i129 (.D(int_STM32_TX_Byte[129]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[129]));
    defparam r_TX_Byte_i0_i129.REGSET = "RESET";
    defparam r_TX_Byte_i0_i129.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i130 (.D(int_STM32_TX_Byte[130]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[130]));
    defparam r_TX_Byte_i0_i130.REGSET = "RESET";
    defparam r_TX_Byte_i0_i130.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i131 (.D(int_STM32_TX_Byte[131]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[131]));
    defparam r_TX_Byte_i0_i131.REGSET = "RESET";
    defparam r_TX_Byte_i0_i131.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i132 (.D(int_STM32_TX_Byte[132]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[132]));
    defparam r_TX_Byte_i0_i132.REGSET = "RESET";
    defparam r_TX_Byte_i0_i132.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i133 (.D(int_STM32_TX_Byte[133]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[133]));
    defparam r_TX_Byte_i0_i133.REGSET = "RESET";
    defparam r_TX_Byte_i0_i133.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i134 (.D(int_STM32_TX_Byte[134]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[134]));
    defparam r_TX_Byte_i0_i134.REGSET = "RESET";
    defparam r_TX_Byte_i0_i134.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i135 (.D(int_STM32_TX_Byte[135]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[135]));
    defparam r_TX_Byte_i0_i135.REGSET = "RESET";
    defparam r_TX_Byte_i0_i135.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i136 (.D(int_STM32_TX_Byte[136]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[136]));
    defparam r_TX_Byte_i0_i136.REGSET = "RESET";
    defparam r_TX_Byte_i0_i136.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i137 (.D(int_STM32_TX_Byte[137]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[137]));
    defparam r_TX_Byte_i0_i137.REGSET = "RESET";
    defparam r_TX_Byte_i0_i137.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i138 (.D(int_STM32_TX_Byte[138]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[138]));
    defparam r_TX_Byte_i0_i138.REGSET = "RESET";
    defparam r_TX_Byte_i0_i138.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i139 (.D(int_STM32_TX_Byte[139]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[139]));
    defparam r_TX_Byte_i0_i139.REGSET = "RESET";
    defparam r_TX_Byte_i0_i139.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i140 (.D(int_STM32_TX_Byte[140]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[140]));
    defparam r_TX_Byte_i0_i140.REGSET = "RESET";
    defparam r_TX_Byte_i0_i140.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i141 (.D(int_STM32_TX_Byte[141]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[141]));
    defparam r_TX_Byte_i0_i141.REGSET = "RESET";
    defparam r_TX_Byte_i0_i141.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i142 (.D(int_STM32_TX_Byte[142]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[142]));
    defparam r_TX_Byte_i0_i142.REGSET = "RESET";
    defparam r_TX_Byte_i0_i142.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i143 (.D(int_STM32_TX_Byte[143]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[143]));
    defparam r_TX_Byte_i0_i143.REGSET = "RESET";
    defparam r_TX_Byte_i0_i143.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i144 (.D(int_STM32_TX_Byte[144]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[144]));
    defparam r_TX_Byte_i0_i144.REGSET = "RESET";
    defparam r_TX_Byte_i0_i144.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i145 (.D(int_STM32_TX_Byte[145]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[145]));
    defparam r_TX_Byte_i0_i145.REGSET = "RESET";
    defparam r_TX_Byte_i0_i145.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i146 (.D(int_STM32_TX_Byte[146]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[146]));
    defparam r_TX_Byte_i0_i146.REGSET = "RESET";
    defparam r_TX_Byte_i0_i146.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i147 (.D(int_STM32_TX_Byte[147]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[147]));
    defparam r_TX_Byte_i0_i147.REGSET = "RESET";
    defparam r_TX_Byte_i0_i147.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i148 (.D(int_STM32_TX_Byte[148]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[148]));
    defparam r_TX_Byte_i0_i148.REGSET = "RESET";
    defparam r_TX_Byte_i0_i148.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i149 (.D(int_STM32_TX_Byte[149]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[149]));
    defparam r_TX_Byte_i0_i149.REGSET = "RESET";
    defparam r_TX_Byte_i0_i149.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i150 (.D(int_STM32_TX_Byte[150]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[150]));
    defparam r_TX_Byte_i0_i150.REGSET = "RESET";
    defparam r_TX_Byte_i0_i150.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i151 (.D(int_STM32_TX_Byte[151]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[151]));
    defparam r_TX_Byte_i0_i151.REGSET = "RESET";
    defparam r_TX_Byte_i0_i151.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i152 (.D(int_STM32_TX_Byte[152]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[152]));
    defparam r_TX_Byte_i0_i152.REGSET = "RESET";
    defparam r_TX_Byte_i0_i152.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i153 (.D(int_STM32_TX_Byte[153]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[153]));
    defparam r_TX_Byte_i0_i153.REGSET = "RESET";
    defparam r_TX_Byte_i0_i153.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i154 (.D(int_STM32_TX_Byte[154]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[154]));
    defparam r_TX_Byte_i0_i154.REGSET = "RESET";
    defparam r_TX_Byte_i0_i154.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i155 (.D(int_STM32_TX_Byte[155]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[155]));
    defparam r_TX_Byte_i0_i155.REGSET = "RESET";
    defparam r_TX_Byte_i0_i155.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i156 (.D(int_STM32_TX_Byte[156]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[156]));
    defparam r_TX_Byte_i0_i156.REGSET = "RESET";
    defparam r_TX_Byte_i0_i156.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i157 (.D(int_STM32_TX_Byte[157]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[157]));
    defparam r_TX_Byte_i0_i157.REGSET = "RESET";
    defparam r_TX_Byte_i0_i157.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i158 (.D(int_STM32_TX_Byte[158]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[158]));
    defparam r_TX_Byte_i0_i158.REGSET = "RESET";
    defparam r_TX_Byte_i0_i158.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i159 (.D(int_STM32_TX_Byte[159]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[159]));
    defparam r_TX_Byte_i0_i159.REGSET = "RESET";
    defparam r_TX_Byte_i0_i159.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i160 (.D(int_STM32_TX_Byte[160]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[160]));
    defparam r_TX_Byte_i0_i160.REGSET = "RESET";
    defparam r_TX_Byte_i0_i160.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i161 (.D(int_STM32_TX_Byte[161]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[161]));
    defparam r_TX_Byte_i0_i161.REGSET = "RESET";
    defparam r_TX_Byte_i0_i161.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i162 (.D(int_STM32_TX_Byte[162]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[162]));
    defparam r_TX_Byte_i0_i162.REGSET = "RESET";
    defparam r_TX_Byte_i0_i162.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i163 (.D(int_STM32_TX_Byte[163]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[163]));
    defparam r_TX_Byte_i0_i163.REGSET = "RESET";
    defparam r_TX_Byte_i0_i163.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i164 (.D(int_STM32_TX_Byte[164]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[164]));
    defparam r_TX_Byte_i0_i164.REGSET = "RESET";
    defparam r_TX_Byte_i0_i164.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i165 (.D(int_STM32_TX_Byte[165]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[165]));
    defparam r_TX_Byte_i0_i165.REGSET = "RESET";
    defparam r_TX_Byte_i0_i165.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i166 (.D(int_STM32_TX_Byte[166]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[166]));
    defparam r_TX_Byte_i0_i166.REGSET = "RESET";
    defparam r_TX_Byte_i0_i166.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i167 (.D(int_STM32_TX_Byte[167]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[167]));
    defparam r_TX_Byte_i0_i167.REGSET = "RESET";
    defparam r_TX_Byte_i0_i167.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i168 (.D(int_STM32_TX_Byte[168]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[168]));
    defparam r_TX_Byte_i0_i168.REGSET = "RESET";
    defparam r_TX_Byte_i0_i168.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i169 (.D(int_STM32_TX_Byte[169]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[169]));
    defparam r_TX_Byte_i0_i169.REGSET = "RESET";
    defparam r_TX_Byte_i0_i169.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i170 (.D(int_STM32_TX_Byte[170]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[170]));
    defparam r_TX_Byte_i0_i170.REGSET = "RESET";
    defparam r_TX_Byte_i0_i170.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i171 (.D(int_STM32_TX_Byte[171]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[171]));
    defparam r_TX_Byte_i0_i171.REGSET = "RESET";
    defparam r_TX_Byte_i0_i171.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i172 (.D(int_STM32_TX_Byte[172]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[172]));
    defparam r_TX_Byte_i0_i172.REGSET = "RESET";
    defparam r_TX_Byte_i0_i172.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i173 (.D(int_STM32_TX_Byte[173]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[173]));
    defparam r_TX_Byte_i0_i173.REGSET = "RESET";
    defparam r_TX_Byte_i0_i173.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i174 (.D(int_STM32_TX_Byte[174]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[174]));
    defparam r_TX_Byte_i0_i174.REGSET = "RESET";
    defparam r_TX_Byte_i0_i174.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i175 (.D(int_STM32_TX_Byte[175]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[175]));
    defparam r_TX_Byte_i0_i175.REGSET = "RESET";
    defparam r_TX_Byte_i0_i175.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i176 (.D(int_STM32_TX_Byte[176]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[176]));
    defparam r_TX_Byte_i0_i176.REGSET = "RESET";
    defparam r_TX_Byte_i0_i176.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i177 (.D(int_STM32_TX_Byte[177]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[177]));
    defparam r_TX_Byte_i0_i177.REGSET = "RESET";
    defparam r_TX_Byte_i0_i177.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i178 (.D(int_STM32_TX_Byte[178]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[178]));
    defparam r_TX_Byte_i0_i178.REGSET = "RESET";
    defparam r_TX_Byte_i0_i178.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i179 (.D(int_STM32_TX_Byte[179]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[179]));
    defparam r_TX_Byte_i0_i179.REGSET = "RESET";
    defparam r_TX_Byte_i0_i179.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i180 (.D(int_STM32_TX_Byte[180]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[180]));
    defparam r_TX_Byte_i0_i180.REGSET = "RESET";
    defparam r_TX_Byte_i0_i180.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i181 (.D(int_STM32_TX_Byte[181]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[181]));
    defparam r_TX_Byte_i0_i181.REGSET = "RESET";
    defparam r_TX_Byte_i0_i181.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i182 (.D(int_STM32_TX_Byte[182]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[182]));
    defparam r_TX_Byte_i0_i182.REGSET = "RESET";
    defparam r_TX_Byte_i0_i182.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i183 (.D(int_STM32_TX_Byte[183]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[183]));
    defparam r_TX_Byte_i0_i183.REGSET = "RESET";
    defparam r_TX_Byte_i0_i183.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i184 (.D(int_STM32_TX_Byte[184]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[184]));
    defparam r_TX_Byte_i0_i184.REGSET = "RESET";
    defparam r_TX_Byte_i0_i184.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i185 (.D(int_STM32_TX_Byte[185]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[185]));
    defparam r_TX_Byte_i0_i185.REGSET = "RESET";
    defparam r_TX_Byte_i0_i185.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i186 (.D(int_STM32_TX_Byte[186]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[186]));
    defparam r_TX_Byte_i0_i186.REGSET = "RESET";
    defparam r_TX_Byte_i0_i186.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i187 (.D(int_STM32_TX_Byte[187]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[187]));
    defparam r_TX_Byte_i0_i187.REGSET = "RESET";
    defparam r_TX_Byte_i0_i187.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i188 (.D(int_STM32_TX_Byte[188]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[188]));
    defparam r_TX_Byte_i0_i188.REGSET = "RESET";
    defparam r_TX_Byte_i0_i188.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i189 (.D(int_STM32_TX_Byte[189]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[189]));
    defparam r_TX_Byte_i0_i189.REGSET = "RESET";
    defparam r_TX_Byte_i0_i189.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i190 (.D(int_STM32_TX_Byte[190]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[190]));
    defparam r_TX_Byte_i0_i190.REGSET = "RESET";
    defparam r_TX_Byte_i0_i190.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i191 (.D(int_STM32_TX_Byte[191]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[191]));
    defparam r_TX_Byte_i0_i191.REGSET = "RESET";
    defparam r_TX_Byte_i0_i191.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i192 (.D(int_STM32_TX_Byte[192]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[192]));
    defparam r_TX_Byte_i0_i192.REGSET = "RESET";
    defparam r_TX_Byte_i0_i192.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i193 (.D(int_STM32_TX_Byte[193]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[193]));
    defparam r_TX_Byte_i0_i193.REGSET = "RESET";
    defparam r_TX_Byte_i0_i193.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i194 (.D(int_STM32_TX_Byte[194]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[194]));
    defparam r_TX_Byte_i0_i194.REGSET = "RESET";
    defparam r_TX_Byte_i0_i194.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i195 (.D(int_STM32_TX_Byte[195]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[195]));
    defparam r_TX_Byte_i0_i195.REGSET = "RESET";
    defparam r_TX_Byte_i0_i195.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i196 (.D(int_STM32_TX_Byte[196]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[196]));
    defparam r_TX_Byte_i0_i196.REGSET = "RESET";
    defparam r_TX_Byte_i0_i196.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i197 (.D(int_STM32_TX_Byte[197]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[197]));
    defparam r_TX_Byte_i0_i197.REGSET = "RESET";
    defparam r_TX_Byte_i0_i197.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i198 (.D(int_STM32_TX_Byte[198]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[198]));
    defparam r_TX_Byte_i0_i198.REGSET = "RESET";
    defparam r_TX_Byte_i0_i198.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i199 (.D(int_STM32_TX_Byte[199]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[199]));
    defparam r_TX_Byte_i0_i199.REGSET = "RESET";
    defparam r_TX_Byte_i0_i199.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i200 (.D(int_STM32_TX_Byte[200]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[200]));
    defparam r_TX_Byte_i0_i200.REGSET = "RESET";
    defparam r_TX_Byte_i0_i200.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i201 (.D(int_STM32_TX_Byte[201]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[201]));
    defparam r_TX_Byte_i0_i201.REGSET = "RESET";
    defparam r_TX_Byte_i0_i201.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i202 (.D(int_STM32_TX_Byte[202]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[202]));
    defparam r_TX_Byte_i0_i202.REGSET = "RESET";
    defparam r_TX_Byte_i0_i202.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i203 (.D(int_STM32_TX_Byte[203]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[203]));
    defparam r_TX_Byte_i0_i203.REGSET = "RESET";
    defparam r_TX_Byte_i0_i203.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i204 (.D(int_STM32_TX_Byte[204]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[204]));
    defparam r_TX_Byte_i0_i204.REGSET = "RESET";
    defparam r_TX_Byte_i0_i204.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i205 (.D(int_STM32_TX_Byte[205]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[205]));
    defparam r_TX_Byte_i0_i205.REGSET = "RESET";
    defparam r_TX_Byte_i0_i205.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i206 (.D(int_STM32_TX_Byte[206]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[206]));
    defparam r_TX_Byte_i0_i206.REGSET = "RESET";
    defparam r_TX_Byte_i0_i206.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i207 (.D(int_STM32_TX_Byte[207]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[207]));
    defparam r_TX_Byte_i0_i207.REGSET = "RESET";
    defparam r_TX_Byte_i0_i207.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i208 (.D(int_STM32_TX_Byte[208]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[208]));
    defparam r_TX_Byte_i0_i208.REGSET = "RESET";
    defparam r_TX_Byte_i0_i208.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i209 (.D(int_STM32_TX_Byte[209]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[209]));
    defparam r_TX_Byte_i0_i209.REGSET = "RESET";
    defparam r_TX_Byte_i0_i209.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i210 (.D(int_STM32_TX_Byte[210]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[210]));
    defparam r_TX_Byte_i0_i210.REGSET = "RESET";
    defparam r_TX_Byte_i0_i210.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i211 (.D(int_STM32_TX_Byte[211]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[211]));
    defparam r_TX_Byte_i0_i211.REGSET = "RESET";
    defparam r_TX_Byte_i0_i211.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i212 (.D(int_STM32_TX_Byte[212]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[212]));
    defparam r_TX_Byte_i0_i212.REGSET = "RESET";
    defparam r_TX_Byte_i0_i212.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i213 (.D(int_STM32_TX_Byte[213]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[213]));
    defparam r_TX_Byte_i0_i213.REGSET = "RESET";
    defparam r_TX_Byte_i0_i213.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i214 (.D(int_STM32_TX_Byte[214]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[214]));
    defparam r_TX_Byte_i0_i214.REGSET = "RESET";
    defparam r_TX_Byte_i0_i214.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i215 (.D(int_STM32_TX_Byte[215]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[215]));
    defparam r_TX_Byte_i0_i215.REGSET = "RESET";
    defparam r_TX_Byte_i0_i215.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i216 (.D(int_STM32_TX_Byte[216]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[216]));
    defparam r_TX_Byte_i0_i216.REGSET = "RESET";
    defparam r_TX_Byte_i0_i216.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i217 (.D(int_STM32_TX_Byte[217]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[217]));
    defparam r_TX_Byte_i0_i217.REGSET = "RESET";
    defparam r_TX_Byte_i0_i217.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i218 (.D(int_STM32_TX_Byte[218]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[218]));
    defparam r_TX_Byte_i0_i218.REGSET = "RESET";
    defparam r_TX_Byte_i0_i218.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i219 (.D(int_STM32_TX_Byte[219]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[219]));
    defparam r_TX_Byte_i0_i219.REGSET = "RESET";
    defparam r_TX_Byte_i0_i219.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i220 (.D(int_STM32_TX_Byte[220]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[220]));
    defparam r_TX_Byte_i0_i220.REGSET = "RESET";
    defparam r_TX_Byte_i0_i220.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i221 (.D(int_STM32_TX_Byte[221]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[221]));
    defparam r_TX_Byte_i0_i221.REGSET = "RESET";
    defparam r_TX_Byte_i0_i221.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i222 (.D(int_STM32_TX_Byte[222]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[222]));
    defparam r_TX_Byte_i0_i222.REGSET = "RESET";
    defparam r_TX_Byte_i0_i222.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i223 (.D(int_STM32_TX_Byte[223]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[223]));
    defparam r_TX_Byte_i0_i223.REGSET = "RESET";
    defparam r_TX_Byte_i0_i223.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i224 (.D(int_STM32_TX_Byte[224]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[224]));
    defparam r_TX_Byte_i0_i224.REGSET = "RESET";
    defparam r_TX_Byte_i0_i224.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i225 (.D(int_STM32_TX_Byte[225]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[225]));
    defparam r_TX_Byte_i0_i225.REGSET = "RESET";
    defparam r_TX_Byte_i0_i225.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i226 (.D(int_STM32_TX_Byte[226]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[226]));
    defparam r_TX_Byte_i0_i226.REGSET = "RESET";
    defparam r_TX_Byte_i0_i226.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i227 (.D(int_STM32_TX_Byte[227]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[227]));
    defparam r_TX_Byte_i0_i227.REGSET = "RESET";
    defparam r_TX_Byte_i0_i227.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i228 (.D(int_STM32_TX_Byte[228]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[228]));
    defparam r_TX_Byte_i0_i228.REGSET = "RESET";
    defparam r_TX_Byte_i0_i228.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i229 (.D(int_STM32_TX_Byte[229]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[229]));
    defparam r_TX_Byte_i0_i229.REGSET = "RESET";
    defparam r_TX_Byte_i0_i229.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i230 (.D(int_STM32_TX_Byte[230]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[230]));
    defparam r_TX_Byte_i0_i230.REGSET = "RESET";
    defparam r_TX_Byte_i0_i230.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i231 (.D(int_STM32_TX_Byte[231]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[231]));
    defparam r_TX_Byte_i0_i231.REGSET = "RESET";
    defparam r_TX_Byte_i0_i231.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i232 (.D(int_STM32_TX_Byte[232]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[232]));
    defparam r_TX_Byte_i0_i232.REGSET = "RESET";
    defparam r_TX_Byte_i0_i232.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i233 (.D(int_STM32_TX_Byte[233]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[233]));
    defparam r_TX_Byte_i0_i233.REGSET = "RESET";
    defparam r_TX_Byte_i0_i233.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i234 (.D(int_STM32_TX_Byte[234]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[234]));
    defparam r_TX_Byte_i0_i234.REGSET = "RESET";
    defparam r_TX_Byte_i0_i234.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i235 (.D(int_STM32_TX_Byte[235]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[235]));
    defparam r_TX_Byte_i0_i235.REGSET = "RESET";
    defparam r_TX_Byte_i0_i235.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i236 (.D(int_STM32_TX_Byte[236]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[236]));
    defparam r_TX_Byte_i0_i236.REGSET = "RESET";
    defparam r_TX_Byte_i0_i236.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i237 (.D(int_STM32_TX_Byte[237]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[237]));
    defparam r_TX_Byte_i0_i237.REGSET = "RESET";
    defparam r_TX_Byte_i0_i237.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i238 (.D(int_STM32_TX_Byte[238]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[238]));
    defparam r_TX_Byte_i0_i238.REGSET = "RESET";
    defparam r_TX_Byte_i0_i238.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i239 (.D(int_STM32_TX_Byte[239]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[239]));
    defparam r_TX_Byte_i0_i239.REGSET = "RESET";
    defparam r_TX_Byte_i0_i239.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i240 (.D(int_STM32_TX_Byte[240]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[240]));
    defparam r_TX_Byte_i0_i240.REGSET = "RESET";
    defparam r_TX_Byte_i0_i240.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i241 (.D(int_STM32_TX_Byte[241]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[241]));
    defparam r_TX_Byte_i0_i241.REGSET = "RESET";
    defparam r_TX_Byte_i0_i241.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i242 (.D(int_STM32_TX_Byte[242]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[242]));
    defparam r_TX_Byte_i0_i242.REGSET = "RESET";
    defparam r_TX_Byte_i0_i242.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i243 (.D(int_STM32_TX_Byte[243]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[243]));
    defparam r_TX_Byte_i0_i243.REGSET = "RESET";
    defparam r_TX_Byte_i0_i243.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i244 (.D(int_STM32_TX_Byte[244]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[244]));
    defparam r_TX_Byte_i0_i244.REGSET = "RESET";
    defparam r_TX_Byte_i0_i244.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i245 (.D(int_STM32_TX_Byte[245]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[245]));
    defparam r_TX_Byte_i0_i245.REGSET = "RESET";
    defparam r_TX_Byte_i0_i245.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i246 (.D(int_STM32_TX_Byte[246]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[246]));
    defparam r_TX_Byte_i0_i246.REGSET = "RESET";
    defparam r_TX_Byte_i0_i246.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i247 (.D(int_STM32_TX_Byte[247]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[247]));
    defparam r_TX_Byte_i0_i247.REGSET = "RESET";
    defparam r_TX_Byte_i0_i247.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i248 (.D(int_STM32_TX_Byte[248]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[248]));
    defparam r_TX_Byte_i0_i248.REGSET = "RESET";
    defparam r_TX_Byte_i0_i248.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i249 (.D(int_STM32_TX_Byte[249]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[249]));
    defparam r_TX_Byte_i0_i249.REGSET = "RESET";
    defparam r_TX_Byte_i0_i249.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i250 (.D(int_STM32_TX_Byte[250]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[250]));
    defparam r_TX_Byte_i0_i250.REGSET = "RESET";
    defparam r_TX_Byte_i0_i250.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i251 (.D(int_STM32_TX_Byte[251]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[251]));
    defparam r_TX_Byte_i0_i251.REGSET = "RESET";
    defparam r_TX_Byte_i0_i251.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i252 (.D(int_STM32_TX_Byte[252]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[252]));
    defparam r_TX_Byte_i0_i252.REGSET = "RESET";
    defparam r_TX_Byte_i0_i252.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i253 (.D(int_STM32_TX_Byte[253]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[253]));
    defparam r_TX_Byte_i0_i253.REGSET = "RESET";
    defparam r_TX_Byte_i0_i253.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i254 (.D(int_STM32_TX_Byte[254]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[254]));
    defparam r_TX_Byte_i0_i254.REGSET = "RESET";
    defparam r_TX_Byte_i0_i254.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i255 (.D(int_STM32_TX_Byte[255]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[255]));
    defparam r_TX_Byte_i0_i255.REGSET = "RESET";
    defparam r_TX_Byte_i0_i255.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i256 (.D(int_STM32_TX_Byte[256]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[256]));
    defparam r_TX_Byte_i0_i256.REGSET = "RESET";
    defparam r_TX_Byte_i0_i256.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i257 (.D(int_STM32_TX_Byte[257]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[257]));
    defparam r_TX_Byte_i0_i257.REGSET = "RESET";
    defparam r_TX_Byte_i0_i257.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i258 (.D(int_STM32_TX_Byte[258]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[258]));
    defparam r_TX_Byte_i0_i258.REGSET = "RESET";
    defparam r_TX_Byte_i0_i258.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i259 (.D(int_STM32_TX_Byte[259]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[259]));
    defparam r_TX_Byte_i0_i259.REGSET = "RESET";
    defparam r_TX_Byte_i0_i259.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i260 (.D(int_STM32_TX_Byte[260]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[260]));
    defparam r_TX_Byte_i0_i260.REGSET = "RESET";
    defparam r_TX_Byte_i0_i260.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i261 (.D(int_STM32_TX_Byte[261]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[261]));
    defparam r_TX_Byte_i0_i261.REGSET = "RESET";
    defparam r_TX_Byte_i0_i261.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i262 (.D(int_STM32_TX_Byte[262]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[262]));
    defparam r_TX_Byte_i0_i262.REGSET = "RESET";
    defparam r_TX_Byte_i0_i262.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i263 (.D(int_STM32_TX_Byte[263]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[263]));
    defparam r_TX_Byte_i0_i263.REGSET = "RESET";
    defparam r_TX_Byte_i0_i263.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i264 (.D(int_STM32_TX_Byte[264]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[264]));
    defparam r_TX_Byte_i0_i264.REGSET = "RESET";
    defparam r_TX_Byte_i0_i264.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i265 (.D(int_STM32_TX_Byte[265]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[265]));
    defparam r_TX_Byte_i0_i265.REGSET = "RESET";
    defparam r_TX_Byte_i0_i265.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i266 (.D(int_STM32_TX_Byte[266]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[266]));
    defparam r_TX_Byte_i0_i266.REGSET = "RESET";
    defparam r_TX_Byte_i0_i266.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i267 (.D(int_STM32_TX_Byte[267]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[267]));
    defparam r_TX_Byte_i0_i267.REGSET = "RESET";
    defparam r_TX_Byte_i0_i267.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i268 (.D(int_STM32_TX_Byte[268]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[268]));
    defparam r_TX_Byte_i0_i268.REGSET = "RESET";
    defparam r_TX_Byte_i0_i268.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i269 (.D(int_STM32_TX_Byte[269]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[269]));
    defparam r_TX_Byte_i0_i269.REGSET = "RESET";
    defparam r_TX_Byte_i0_i269.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i270 (.D(int_STM32_TX_Byte[270]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[270]));
    defparam r_TX_Byte_i0_i270.REGSET = "RESET";
    defparam r_TX_Byte_i0_i270.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i271 (.D(int_STM32_TX_Byte[271]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[271]));
    defparam r_TX_Byte_i0_i271.REGSET = "RESET";
    defparam r_TX_Byte_i0_i271.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i272 (.D(int_STM32_TX_Byte[272]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[272]));
    defparam r_TX_Byte_i0_i272.REGSET = "RESET";
    defparam r_TX_Byte_i0_i272.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i273 (.D(int_STM32_TX_Byte[273]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[273]));
    defparam r_TX_Byte_i0_i273.REGSET = "RESET";
    defparam r_TX_Byte_i0_i273.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i274 (.D(int_STM32_TX_Byte[274]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[274]));
    defparam r_TX_Byte_i0_i274.REGSET = "RESET";
    defparam r_TX_Byte_i0_i274.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i275 (.D(int_STM32_TX_Byte[275]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[275]));
    defparam r_TX_Byte_i0_i275.REGSET = "RESET";
    defparam r_TX_Byte_i0_i275.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i276 (.D(int_STM32_TX_Byte[276]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[276]));
    defparam r_TX_Byte_i0_i276.REGSET = "RESET";
    defparam r_TX_Byte_i0_i276.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i277 (.D(int_STM32_TX_Byte[277]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[277]));
    defparam r_TX_Byte_i0_i277.REGSET = "RESET";
    defparam r_TX_Byte_i0_i277.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i278 (.D(int_STM32_TX_Byte[278]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[278]));
    defparam r_TX_Byte_i0_i278.REGSET = "RESET";
    defparam r_TX_Byte_i0_i278.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i279 (.D(int_STM32_TX_Byte[279]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[279]));
    defparam r_TX_Byte_i0_i279.REGSET = "RESET";
    defparam r_TX_Byte_i0_i279.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i280 (.D(int_STM32_TX_Byte[280]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[280]));
    defparam r_TX_Byte_i0_i280.REGSET = "RESET";
    defparam r_TX_Byte_i0_i280.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i281 (.D(int_STM32_TX_Byte[281]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[281]));
    defparam r_TX_Byte_i0_i281.REGSET = "RESET";
    defparam r_TX_Byte_i0_i281.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i282 (.D(int_STM32_TX_Byte[282]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[282]));
    defparam r_TX_Byte_i0_i282.REGSET = "RESET";
    defparam r_TX_Byte_i0_i282.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i283 (.D(int_STM32_TX_Byte[283]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[283]));
    defparam r_TX_Byte_i0_i283.REGSET = "RESET";
    defparam r_TX_Byte_i0_i283.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i284 (.D(int_STM32_TX_Byte[284]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[284]));
    defparam r_TX_Byte_i0_i284.REGSET = "RESET";
    defparam r_TX_Byte_i0_i284.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i285 (.D(int_STM32_TX_Byte[285]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[285]));
    defparam r_TX_Byte_i0_i285.REGSET = "RESET";
    defparam r_TX_Byte_i0_i285.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i286 (.D(int_STM32_TX_Byte[286]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[286]));
    defparam r_TX_Byte_i0_i286.REGSET = "RESET";
    defparam r_TX_Byte_i0_i286.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i287 (.D(int_STM32_TX_Byte[287]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[287]));
    defparam r_TX_Byte_i0_i287.REGSET = "RESET";
    defparam r_TX_Byte_i0_i287.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i288 (.D(int_STM32_TX_Byte[288]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[288]));
    defparam r_TX_Byte_i0_i288.REGSET = "RESET";
    defparam r_TX_Byte_i0_i288.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i289 (.D(int_STM32_TX_Byte[289]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[289]));
    defparam r_TX_Byte_i0_i289.REGSET = "RESET";
    defparam r_TX_Byte_i0_i289.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i290 (.D(int_STM32_TX_Byte[290]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[290]));
    defparam r_TX_Byte_i0_i290.REGSET = "RESET";
    defparam r_TX_Byte_i0_i290.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i291 (.D(int_STM32_TX_Byte[291]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[291]));
    defparam r_TX_Byte_i0_i291.REGSET = "RESET";
    defparam r_TX_Byte_i0_i291.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i292 (.D(int_STM32_TX_Byte[292]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[292]));
    defparam r_TX_Byte_i0_i292.REGSET = "RESET";
    defparam r_TX_Byte_i0_i292.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i293 (.D(int_STM32_TX_Byte[293]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[293]));
    defparam r_TX_Byte_i0_i293.REGSET = "RESET";
    defparam r_TX_Byte_i0_i293.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i294 (.D(int_STM32_TX_Byte[294]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[294]));
    defparam r_TX_Byte_i0_i294.REGSET = "RESET";
    defparam r_TX_Byte_i0_i294.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i295 (.D(int_STM32_TX_Byte[295]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[295]));
    defparam r_TX_Byte_i0_i295.REGSET = "RESET";
    defparam r_TX_Byte_i0_i295.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i296 (.D(int_STM32_TX_Byte[296]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[296]));
    defparam r_TX_Byte_i0_i296.REGSET = "RESET";
    defparam r_TX_Byte_i0_i296.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i297 (.D(int_STM32_TX_Byte[297]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[297]));
    defparam r_TX_Byte_i0_i297.REGSET = "RESET";
    defparam r_TX_Byte_i0_i297.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i298 (.D(int_STM32_TX_Byte[298]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[298]));
    defparam r_TX_Byte_i0_i298.REGSET = "RESET";
    defparam r_TX_Byte_i0_i298.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i299 (.D(int_STM32_TX_Byte[299]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[299]));
    defparam r_TX_Byte_i0_i299.REGSET = "RESET";
    defparam r_TX_Byte_i0_i299.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i300 (.D(int_STM32_TX_Byte[300]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[300]));
    defparam r_TX_Byte_i0_i300.REGSET = "RESET";
    defparam r_TX_Byte_i0_i300.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i301 (.D(int_STM32_TX_Byte[301]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[301]));
    defparam r_TX_Byte_i0_i301.REGSET = "RESET";
    defparam r_TX_Byte_i0_i301.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i302 (.D(int_STM32_TX_Byte[302]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[302]));
    defparam r_TX_Byte_i0_i302.REGSET = "RESET";
    defparam r_TX_Byte_i0_i302.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i303 (.D(int_STM32_TX_Byte[303]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[303]));
    defparam r_TX_Byte_i0_i303.REGSET = "RESET";
    defparam r_TX_Byte_i0_i303.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i304 (.D(int_STM32_TX_Byte[304]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[304]));
    defparam r_TX_Byte_i0_i304.REGSET = "RESET";
    defparam r_TX_Byte_i0_i304.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i305 (.D(int_STM32_TX_Byte[305]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[305]));
    defparam r_TX_Byte_i0_i305.REGSET = "RESET";
    defparam r_TX_Byte_i0_i305.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i306 (.D(int_STM32_TX_Byte[306]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[306]));
    defparam r_TX_Byte_i0_i306.REGSET = "RESET";
    defparam r_TX_Byte_i0_i306.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i307 (.D(int_STM32_TX_Byte[307]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[307]));
    defparam r_TX_Byte_i0_i307.REGSET = "RESET";
    defparam r_TX_Byte_i0_i307.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i308 (.D(int_STM32_TX_Byte[308]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[308]));
    defparam r_TX_Byte_i0_i308.REGSET = "RESET";
    defparam r_TX_Byte_i0_i308.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i309 (.D(int_STM32_TX_Byte[309]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[309]));
    defparam r_TX_Byte_i0_i309.REGSET = "RESET";
    defparam r_TX_Byte_i0_i309.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i310 (.D(int_STM32_TX_Byte[310]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[310]));
    defparam r_TX_Byte_i0_i310.REGSET = "RESET";
    defparam r_TX_Byte_i0_i310.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i311 (.D(int_STM32_TX_Byte[311]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[311]));
    defparam r_TX_Byte_i0_i311.REGSET = "RESET";
    defparam r_TX_Byte_i0_i311.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i312 (.D(int_STM32_TX_Byte[312]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[312]));
    defparam r_TX_Byte_i0_i312.REGSET = "RESET";
    defparam r_TX_Byte_i0_i312.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i313 (.D(int_STM32_TX_Byte[313]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[313]));
    defparam r_TX_Byte_i0_i313.REGSET = "RESET";
    defparam r_TX_Byte_i0_i313.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i314 (.D(int_STM32_TX_Byte[314]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[314]));
    defparam r_TX_Byte_i0_i314.REGSET = "RESET";
    defparam r_TX_Byte_i0_i314.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i315 (.D(int_STM32_TX_Byte[315]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[315]));
    defparam r_TX_Byte_i0_i315.REGSET = "RESET";
    defparam r_TX_Byte_i0_i315.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i316 (.D(int_STM32_TX_Byte[316]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[316]));
    defparam r_TX_Byte_i0_i316.REGSET = "RESET";
    defparam r_TX_Byte_i0_i316.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i317 (.D(int_STM32_TX_Byte[317]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[317]));
    defparam r_TX_Byte_i0_i317.REGSET = "RESET";
    defparam r_TX_Byte_i0_i317.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i318 (.D(int_STM32_TX_Byte[318]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[318]));
    defparam r_TX_Byte_i0_i318.REGSET = "RESET";
    defparam r_TX_Byte_i0_i318.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i319 (.D(int_STM32_TX_Byte[319]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[319]));
    defparam r_TX_Byte_i0_i319.REGSET = "RESET";
    defparam r_TX_Byte_i0_i319.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i320 (.D(int_STM32_TX_Byte[320]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[320]));
    defparam r_TX_Byte_i0_i320.REGSET = "RESET";
    defparam r_TX_Byte_i0_i320.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i321 (.D(int_STM32_TX_Byte[321]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[321]));
    defparam r_TX_Byte_i0_i321.REGSET = "RESET";
    defparam r_TX_Byte_i0_i321.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i322 (.D(int_STM32_TX_Byte[322]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[322]));
    defparam r_TX_Byte_i0_i322.REGSET = "RESET";
    defparam r_TX_Byte_i0_i322.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i323 (.D(int_STM32_TX_Byte[323]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[323]));
    defparam r_TX_Byte_i0_i323.REGSET = "RESET";
    defparam r_TX_Byte_i0_i323.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i324 (.D(int_STM32_TX_Byte[324]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[324]));
    defparam r_TX_Byte_i0_i324.REGSET = "RESET";
    defparam r_TX_Byte_i0_i324.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i325 (.D(int_STM32_TX_Byte[325]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[325]));
    defparam r_TX_Byte_i0_i325.REGSET = "RESET";
    defparam r_TX_Byte_i0_i325.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i326 (.D(int_STM32_TX_Byte[326]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[326]));
    defparam r_TX_Byte_i0_i326.REGSET = "RESET";
    defparam r_TX_Byte_i0_i326.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i327 (.D(int_STM32_TX_Byte[327]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[327]));
    defparam r_TX_Byte_i0_i327.REGSET = "RESET";
    defparam r_TX_Byte_i0_i327.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i328 (.D(int_STM32_TX_Byte[328]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[328]));
    defparam r_TX_Byte_i0_i328.REGSET = "RESET";
    defparam r_TX_Byte_i0_i328.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i329 (.D(int_STM32_TX_Byte[329]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[329]));
    defparam r_TX_Byte_i0_i329.REGSET = "RESET";
    defparam r_TX_Byte_i0_i329.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i330 (.D(int_STM32_TX_Byte[330]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[330]));
    defparam r_TX_Byte_i0_i330.REGSET = "RESET";
    defparam r_TX_Byte_i0_i330.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i331 (.D(int_STM32_TX_Byte[331]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[331]));
    defparam r_TX_Byte_i0_i331.REGSET = "RESET";
    defparam r_TX_Byte_i0_i331.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i332 (.D(int_STM32_TX_Byte[332]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[332]));
    defparam r_TX_Byte_i0_i332.REGSET = "RESET";
    defparam r_TX_Byte_i0_i332.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i333 (.D(int_STM32_TX_Byte[333]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[333]));
    defparam r_TX_Byte_i0_i333.REGSET = "RESET";
    defparam r_TX_Byte_i0_i333.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i334 (.D(int_STM32_TX_Byte[334]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[334]));
    defparam r_TX_Byte_i0_i334.REGSET = "RESET";
    defparam r_TX_Byte_i0_i334.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i335 (.D(int_STM32_TX_Byte[335]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[335]));
    defparam r_TX_Byte_i0_i335.REGSET = "RESET";
    defparam r_TX_Byte_i0_i335.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i336 (.D(int_STM32_TX_Byte[336]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[336]));
    defparam r_TX_Byte_i0_i336.REGSET = "RESET";
    defparam r_TX_Byte_i0_i336.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i337 (.D(int_STM32_TX_Byte[337]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[337]));
    defparam r_TX_Byte_i0_i337.REGSET = "RESET";
    defparam r_TX_Byte_i0_i337.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i338 (.D(int_STM32_TX_Byte[338]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[338]));
    defparam r_TX_Byte_i0_i338.REGSET = "RESET";
    defparam r_TX_Byte_i0_i338.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i339 (.D(int_STM32_TX_Byte[339]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[339]));
    defparam r_TX_Byte_i0_i339.REGSET = "RESET";
    defparam r_TX_Byte_i0_i339.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i340 (.D(int_STM32_TX_Byte[340]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[340]));
    defparam r_TX_Byte_i0_i340.REGSET = "RESET";
    defparam r_TX_Byte_i0_i340.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i341 (.D(int_STM32_TX_Byte[341]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[341]));
    defparam r_TX_Byte_i0_i341.REGSET = "RESET";
    defparam r_TX_Byte_i0_i341.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i342 (.D(int_STM32_TX_Byte[342]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[342]));
    defparam r_TX_Byte_i0_i342.REGSET = "RESET";
    defparam r_TX_Byte_i0_i342.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i343 (.D(int_STM32_TX_Byte[343]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[343]));
    defparam r_TX_Byte_i0_i343.REGSET = "RESET";
    defparam r_TX_Byte_i0_i343.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i344 (.D(int_STM32_TX_Byte[344]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[344]));
    defparam r_TX_Byte_i0_i344.REGSET = "RESET";
    defparam r_TX_Byte_i0_i344.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i345 (.D(int_STM32_TX_Byte[345]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[345]));
    defparam r_TX_Byte_i0_i345.REGSET = "RESET";
    defparam r_TX_Byte_i0_i345.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i346 (.D(int_STM32_TX_Byte[346]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[346]));
    defparam r_TX_Byte_i0_i346.REGSET = "RESET";
    defparam r_TX_Byte_i0_i346.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i347 (.D(int_STM32_TX_Byte[347]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[347]));
    defparam r_TX_Byte_i0_i347.REGSET = "RESET";
    defparam r_TX_Byte_i0_i347.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i348 (.D(int_STM32_TX_Byte[348]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[348]));
    defparam r_TX_Byte_i0_i348.REGSET = "RESET";
    defparam r_TX_Byte_i0_i348.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i349 (.D(int_STM32_TX_Byte[349]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[349]));
    defparam r_TX_Byte_i0_i349.REGSET = "RESET";
    defparam r_TX_Byte_i0_i349.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i350 (.D(int_STM32_TX_Byte[350]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[350]));
    defparam r_TX_Byte_i0_i350.REGSET = "RESET";
    defparam r_TX_Byte_i0_i350.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i351 (.D(int_STM32_TX_Byte[351]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[351]));
    defparam r_TX_Byte_i0_i351.REGSET = "RESET";
    defparam r_TX_Byte_i0_i351.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i352 (.D(int_STM32_TX_Byte[352]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[352]));
    defparam r_TX_Byte_i0_i352.REGSET = "RESET";
    defparam r_TX_Byte_i0_i352.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i353 (.D(int_STM32_TX_Byte[353]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[353]));
    defparam r_TX_Byte_i0_i353.REGSET = "RESET";
    defparam r_TX_Byte_i0_i353.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i354 (.D(int_STM32_TX_Byte[354]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[354]));
    defparam r_TX_Byte_i0_i354.REGSET = "RESET";
    defparam r_TX_Byte_i0_i354.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i355 (.D(int_STM32_TX_Byte[355]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[355]));
    defparam r_TX_Byte_i0_i355.REGSET = "RESET";
    defparam r_TX_Byte_i0_i355.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i356 (.D(int_STM32_TX_Byte[356]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[356]));
    defparam r_TX_Byte_i0_i356.REGSET = "RESET";
    defparam r_TX_Byte_i0_i356.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i357 (.D(int_STM32_TX_Byte[357]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[357]));
    defparam r_TX_Byte_i0_i357.REGSET = "RESET";
    defparam r_TX_Byte_i0_i357.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i358 (.D(int_STM32_TX_Byte[358]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[358]));
    defparam r_TX_Byte_i0_i358.REGSET = "RESET";
    defparam r_TX_Byte_i0_i358.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i359 (.D(int_STM32_TX_Byte[359]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[359]));
    defparam r_TX_Byte_i0_i359.REGSET = "RESET";
    defparam r_TX_Byte_i0_i359.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i360 (.D(int_STM32_TX_Byte[360]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[360]));
    defparam r_TX_Byte_i0_i360.REGSET = "RESET";
    defparam r_TX_Byte_i0_i360.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i361 (.D(int_STM32_TX_Byte[361]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[361]));
    defparam r_TX_Byte_i0_i361.REGSET = "RESET";
    defparam r_TX_Byte_i0_i361.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i362 (.D(int_STM32_TX_Byte[362]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[362]));
    defparam r_TX_Byte_i0_i362.REGSET = "RESET";
    defparam r_TX_Byte_i0_i362.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i363 (.D(int_STM32_TX_Byte[363]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[363]));
    defparam r_TX_Byte_i0_i363.REGSET = "RESET";
    defparam r_TX_Byte_i0_i363.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i364 (.D(int_STM32_TX_Byte[364]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[364]));
    defparam r_TX_Byte_i0_i364.REGSET = "RESET";
    defparam r_TX_Byte_i0_i364.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i365 (.D(int_STM32_TX_Byte[365]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[365]));
    defparam r_TX_Byte_i0_i365.REGSET = "RESET";
    defparam r_TX_Byte_i0_i365.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i366 (.D(int_STM32_TX_Byte[366]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[366]));
    defparam r_TX_Byte_i0_i366.REGSET = "RESET";
    defparam r_TX_Byte_i0_i366.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i367 (.D(int_STM32_TX_Byte[367]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[367]));
    defparam r_TX_Byte_i0_i367.REGSET = "RESET";
    defparam r_TX_Byte_i0_i367.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i368 (.D(int_STM32_TX_Byte[368]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[368]));
    defparam r_TX_Byte_i0_i368.REGSET = "RESET";
    defparam r_TX_Byte_i0_i368.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i369 (.D(int_STM32_TX_Byte[369]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[369]));
    defparam r_TX_Byte_i0_i369.REGSET = "RESET";
    defparam r_TX_Byte_i0_i369.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i370 (.D(int_STM32_TX_Byte[370]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[370]));
    defparam r_TX_Byte_i0_i370.REGSET = "RESET";
    defparam r_TX_Byte_i0_i370.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i371 (.D(int_STM32_TX_Byte[371]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[371]));
    defparam r_TX_Byte_i0_i371.REGSET = "RESET";
    defparam r_TX_Byte_i0_i371.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i372 (.D(int_STM32_TX_Byte[372]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[372]));
    defparam r_TX_Byte_i0_i372.REGSET = "RESET";
    defparam r_TX_Byte_i0_i372.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i373 (.D(int_STM32_TX_Byte[373]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[373]));
    defparam r_TX_Byte_i0_i373.REGSET = "RESET";
    defparam r_TX_Byte_i0_i373.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i374 (.D(int_STM32_TX_Byte[374]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[374]));
    defparam r_TX_Byte_i0_i374.REGSET = "RESET";
    defparam r_TX_Byte_i0_i374.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i375 (.D(int_STM32_TX_Byte[375]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[375]));
    defparam r_TX_Byte_i0_i375.REGSET = "RESET";
    defparam r_TX_Byte_i0_i375.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i376 (.D(int_STM32_TX_Byte[376]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[376]));
    defparam r_TX_Byte_i0_i376.REGSET = "RESET";
    defparam r_TX_Byte_i0_i376.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i377 (.D(int_STM32_TX_Byte[377]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[377]));
    defparam r_TX_Byte_i0_i377.REGSET = "RESET";
    defparam r_TX_Byte_i0_i377.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i378 (.D(int_STM32_TX_Byte[378]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[378]));
    defparam r_TX_Byte_i0_i378.REGSET = "RESET";
    defparam r_TX_Byte_i0_i378.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i379 (.D(int_STM32_TX_Byte[379]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[379]));
    defparam r_TX_Byte_i0_i379.REGSET = "RESET";
    defparam r_TX_Byte_i0_i379.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i380 (.D(int_STM32_TX_Byte[380]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[380]));
    defparam r_TX_Byte_i0_i380.REGSET = "RESET";
    defparam r_TX_Byte_i0_i380.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i381 (.D(int_STM32_TX_Byte[381]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[381]));
    defparam r_TX_Byte_i0_i381.REGSET = "RESET";
    defparam r_TX_Byte_i0_i381.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i382 (.D(int_STM32_TX_Byte[382]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[382]));
    defparam r_TX_Byte_i0_i382.REGSET = "RESET";
    defparam r_TX_Byte_i0_i382.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i383 (.D(int_STM32_TX_Byte[383]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[383]));
    defparam r_TX_Byte_i0_i383.REGSET = "RESET";
    defparam r_TX_Byte_i0_i383.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i384 (.D(int_STM32_TX_Byte[384]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[384]));
    defparam r_TX_Byte_i0_i384.REGSET = "RESET";
    defparam r_TX_Byte_i0_i384.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i385 (.D(int_STM32_TX_Byte[385]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[385]));
    defparam r_TX_Byte_i0_i385.REGSET = "RESET";
    defparam r_TX_Byte_i0_i385.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i386 (.D(int_STM32_TX_Byte[386]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[386]));
    defparam r_TX_Byte_i0_i386.REGSET = "RESET";
    defparam r_TX_Byte_i0_i386.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i387 (.D(int_STM32_TX_Byte[387]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[387]));
    defparam r_TX_Byte_i0_i387.REGSET = "RESET";
    defparam r_TX_Byte_i0_i387.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i388 (.D(int_STM32_TX_Byte[388]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[388]));
    defparam r_TX_Byte_i0_i388.REGSET = "RESET";
    defparam r_TX_Byte_i0_i388.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i389 (.D(int_STM32_TX_Byte[389]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[389]));
    defparam r_TX_Byte_i0_i389.REGSET = "RESET";
    defparam r_TX_Byte_i0_i389.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i390 (.D(int_STM32_TX_Byte[390]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[390]));
    defparam r_TX_Byte_i0_i390.REGSET = "RESET";
    defparam r_TX_Byte_i0_i390.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i391 (.D(int_STM32_TX_Byte[391]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[391]));
    defparam r_TX_Byte_i0_i391.REGSET = "RESET";
    defparam r_TX_Byte_i0_i391.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i392 (.D(int_STM32_TX_Byte[392]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[392]));
    defparam r_TX_Byte_i0_i392.REGSET = "RESET";
    defparam r_TX_Byte_i0_i392.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i393 (.D(int_STM32_TX_Byte[393]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[393]));
    defparam r_TX_Byte_i0_i393.REGSET = "RESET";
    defparam r_TX_Byte_i0_i393.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i394 (.D(int_STM32_TX_Byte[394]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[394]));
    defparam r_TX_Byte_i0_i394.REGSET = "RESET";
    defparam r_TX_Byte_i0_i394.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i395 (.D(int_STM32_TX_Byte[395]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[395]));
    defparam r_TX_Byte_i0_i395.REGSET = "RESET";
    defparam r_TX_Byte_i0_i395.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i396 (.D(int_STM32_TX_Byte[396]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[396]));
    defparam r_TX_Byte_i0_i396.REGSET = "RESET";
    defparam r_TX_Byte_i0_i396.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i397 (.D(int_STM32_TX_Byte[397]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[397]));
    defparam r_TX_Byte_i0_i397.REGSET = "RESET";
    defparam r_TX_Byte_i0_i397.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i398 (.D(int_STM32_TX_Byte[398]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[398]));
    defparam r_TX_Byte_i0_i398.REGSET = "RESET";
    defparam r_TX_Byte_i0_i398.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i399 (.D(int_STM32_TX_Byte[399]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[399]));
    defparam r_TX_Byte_i0_i399.REGSET = "RESET";
    defparam r_TX_Byte_i0_i399.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i400 (.D(int_STM32_TX_Byte[400]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[400]));
    defparam r_TX_Byte_i0_i400.REGSET = "RESET";
    defparam r_TX_Byte_i0_i400.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i401 (.D(int_STM32_TX_Byte[401]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[401]));
    defparam r_TX_Byte_i0_i401.REGSET = "RESET";
    defparam r_TX_Byte_i0_i401.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i402 (.D(int_STM32_TX_Byte[402]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[402]));
    defparam r_TX_Byte_i0_i402.REGSET = "RESET";
    defparam r_TX_Byte_i0_i402.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i403 (.D(int_STM32_TX_Byte[403]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[403]));
    defparam r_TX_Byte_i0_i403.REGSET = "RESET";
    defparam r_TX_Byte_i0_i403.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i404 (.D(int_STM32_TX_Byte[404]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[404]));
    defparam r_TX_Byte_i0_i404.REGSET = "RESET";
    defparam r_TX_Byte_i0_i404.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i405 (.D(int_STM32_TX_Byte[405]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[405]));
    defparam r_TX_Byte_i0_i405.REGSET = "RESET";
    defparam r_TX_Byte_i0_i405.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i406 (.D(int_STM32_TX_Byte[406]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[406]));
    defparam r_TX_Byte_i0_i406.REGSET = "RESET";
    defparam r_TX_Byte_i0_i406.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i407 (.D(int_STM32_TX_Byte[407]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[407]));
    defparam r_TX_Byte_i0_i407.REGSET = "RESET";
    defparam r_TX_Byte_i0_i407.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i408 (.D(int_STM32_TX_Byte[408]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[408]));
    defparam r_TX_Byte_i0_i408.REGSET = "RESET";
    defparam r_TX_Byte_i0_i408.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i409 (.D(int_STM32_TX_Byte[409]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[409]));
    defparam r_TX_Byte_i0_i409.REGSET = "RESET";
    defparam r_TX_Byte_i0_i409.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i410 (.D(int_STM32_TX_Byte[410]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[410]));
    defparam r_TX_Byte_i0_i410.REGSET = "RESET";
    defparam r_TX_Byte_i0_i410.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i411 (.D(int_STM32_TX_Byte[411]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[411]));
    defparam r_TX_Byte_i0_i411.REGSET = "RESET";
    defparam r_TX_Byte_i0_i411.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i412 (.D(int_STM32_TX_Byte[412]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[412]));
    defparam r_TX_Byte_i0_i412.REGSET = "RESET";
    defparam r_TX_Byte_i0_i412.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i413 (.D(int_STM32_TX_Byte[413]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[413]));
    defparam r_TX_Byte_i0_i413.REGSET = "RESET";
    defparam r_TX_Byte_i0_i413.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i414 (.D(int_STM32_TX_Byte[414]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[414]));
    defparam r_TX_Byte_i0_i414.REGSET = "RESET";
    defparam r_TX_Byte_i0_i414.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i415 (.D(int_STM32_TX_Byte[415]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[415]));
    defparam r_TX_Byte_i0_i415.REGSET = "RESET";
    defparam r_TX_Byte_i0_i415.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i416 (.D(int_STM32_TX_Byte[416]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[416]));
    defparam r_TX_Byte_i0_i416.REGSET = "RESET";
    defparam r_TX_Byte_i0_i416.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i417 (.D(int_STM32_TX_Byte[417]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[417]));
    defparam r_TX_Byte_i0_i417.REGSET = "RESET";
    defparam r_TX_Byte_i0_i417.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i418 (.D(int_STM32_TX_Byte[418]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[418]));
    defparam r_TX_Byte_i0_i418.REGSET = "RESET";
    defparam r_TX_Byte_i0_i418.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i419 (.D(int_STM32_TX_Byte[419]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[419]));
    defparam r_TX_Byte_i0_i419.REGSET = "RESET";
    defparam r_TX_Byte_i0_i419.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i420 (.D(int_STM32_TX_Byte[420]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[420]));
    defparam r_TX_Byte_i0_i420.REGSET = "RESET";
    defparam r_TX_Byte_i0_i420.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i421 (.D(int_STM32_TX_Byte[421]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[421]));
    defparam r_TX_Byte_i0_i421.REGSET = "RESET";
    defparam r_TX_Byte_i0_i421.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i422 (.D(int_STM32_TX_Byte[422]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[422]));
    defparam r_TX_Byte_i0_i422.REGSET = "RESET";
    defparam r_TX_Byte_i0_i422.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i423 (.D(int_STM32_TX_Byte[423]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[423]));
    defparam r_TX_Byte_i0_i423.REGSET = "RESET";
    defparam r_TX_Byte_i0_i423.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i424 (.D(int_STM32_TX_Byte[424]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[424]));
    defparam r_TX_Byte_i0_i424.REGSET = "RESET";
    defparam r_TX_Byte_i0_i424.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i425 (.D(int_STM32_TX_Byte[425]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[425]));
    defparam r_TX_Byte_i0_i425.REGSET = "RESET";
    defparam r_TX_Byte_i0_i425.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i426 (.D(int_STM32_TX_Byte[426]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[426]));
    defparam r_TX_Byte_i0_i426.REGSET = "RESET";
    defparam r_TX_Byte_i0_i426.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i427 (.D(int_STM32_TX_Byte[427]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[427]));
    defparam r_TX_Byte_i0_i427.REGSET = "RESET";
    defparam r_TX_Byte_i0_i427.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i428 (.D(int_STM32_TX_Byte[428]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[428]));
    defparam r_TX_Byte_i0_i428.REGSET = "RESET";
    defparam r_TX_Byte_i0_i428.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i429 (.D(int_STM32_TX_Byte[429]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[429]));
    defparam r_TX_Byte_i0_i429.REGSET = "RESET";
    defparam r_TX_Byte_i0_i429.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i430 (.D(int_STM32_TX_Byte[430]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[430]));
    defparam r_TX_Byte_i0_i430.REGSET = "RESET";
    defparam r_TX_Byte_i0_i430.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i431 (.D(int_STM32_TX_Byte[431]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[431]));
    defparam r_TX_Byte_i0_i431.REGSET = "RESET";
    defparam r_TX_Byte_i0_i431.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i432 (.D(int_STM32_TX_Byte[432]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[432]));
    defparam r_TX_Byte_i0_i432.REGSET = "RESET";
    defparam r_TX_Byte_i0_i432.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i433 (.D(int_STM32_TX_Byte[433]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[433]));
    defparam r_TX_Byte_i0_i433.REGSET = "RESET";
    defparam r_TX_Byte_i0_i433.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i434 (.D(int_STM32_TX_Byte[434]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[434]));
    defparam r_TX_Byte_i0_i434.REGSET = "RESET";
    defparam r_TX_Byte_i0_i434.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i435 (.D(int_STM32_TX_Byte[435]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[435]));
    defparam r_TX_Byte_i0_i435.REGSET = "RESET";
    defparam r_TX_Byte_i0_i435.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i436 (.D(int_STM32_TX_Byte[436]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[436]));
    defparam r_TX_Byte_i0_i436.REGSET = "RESET";
    defparam r_TX_Byte_i0_i436.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i437 (.D(int_STM32_TX_Byte[437]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[437]));
    defparam r_TX_Byte_i0_i437.REGSET = "RESET";
    defparam r_TX_Byte_i0_i437.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i438 (.D(int_STM32_TX_Byte[438]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[438]));
    defparam r_TX_Byte_i0_i438.REGSET = "RESET";
    defparam r_TX_Byte_i0_i438.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i439 (.D(int_STM32_TX_Byte[439]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[439]));
    defparam r_TX_Byte_i0_i439.REGSET = "RESET";
    defparam r_TX_Byte_i0_i439.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i440 (.D(int_STM32_TX_Byte[440]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[440]));
    defparam r_TX_Byte_i0_i440.REGSET = "RESET";
    defparam r_TX_Byte_i0_i440.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i441 (.D(int_STM32_TX_Byte[441]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[441]));
    defparam r_TX_Byte_i0_i441.REGSET = "RESET";
    defparam r_TX_Byte_i0_i441.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i442 (.D(int_STM32_TX_Byte[442]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[442]));
    defparam r_TX_Byte_i0_i442.REGSET = "RESET";
    defparam r_TX_Byte_i0_i442.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i443 (.D(int_STM32_TX_Byte[443]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[443]));
    defparam r_TX_Byte_i0_i443.REGSET = "RESET";
    defparam r_TX_Byte_i0_i443.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i444 (.D(int_STM32_TX_Byte[444]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[444]));
    defparam r_TX_Byte_i0_i444.REGSET = "RESET";
    defparam r_TX_Byte_i0_i444.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i445 (.D(int_STM32_TX_Byte[445]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[445]));
    defparam r_TX_Byte_i0_i445.REGSET = "RESET";
    defparam r_TX_Byte_i0_i445.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i446 (.D(int_STM32_TX_Byte[446]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[446]));
    defparam r_TX_Byte_i0_i446.REGSET = "RESET";
    defparam r_TX_Byte_i0_i446.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i447 (.D(int_STM32_TX_Byte[447]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[447]));
    defparam r_TX_Byte_i0_i447.REGSET = "RESET";
    defparam r_TX_Byte_i0_i447.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i448 (.D(int_STM32_TX_Byte[448]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[448]));
    defparam r_TX_Byte_i0_i448.REGSET = "RESET";
    defparam r_TX_Byte_i0_i448.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i449 (.D(int_STM32_TX_Byte[449]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[449]));
    defparam r_TX_Byte_i0_i449.REGSET = "RESET";
    defparam r_TX_Byte_i0_i449.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i450 (.D(int_STM32_TX_Byte[450]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[450]));
    defparam r_TX_Byte_i0_i450.REGSET = "RESET";
    defparam r_TX_Byte_i0_i450.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i451 (.D(int_STM32_TX_Byte[451]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[451]));
    defparam r_TX_Byte_i0_i451.REGSET = "RESET";
    defparam r_TX_Byte_i0_i451.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i452 (.D(int_STM32_TX_Byte[452]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[452]));
    defparam r_TX_Byte_i0_i452.REGSET = "RESET";
    defparam r_TX_Byte_i0_i452.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i453 (.D(int_STM32_TX_Byte[453]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[453]));
    defparam r_TX_Byte_i0_i453.REGSET = "RESET";
    defparam r_TX_Byte_i0_i453.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i454 (.D(int_STM32_TX_Byte[454]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[454]));
    defparam r_TX_Byte_i0_i454.REGSET = "RESET";
    defparam r_TX_Byte_i0_i454.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i455 (.D(int_STM32_TX_Byte[455]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[455]));
    defparam r_TX_Byte_i0_i455.REGSET = "RESET";
    defparam r_TX_Byte_i0_i455.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i456 (.D(int_STM32_TX_Byte[456]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[456]));
    defparam r_TX_Byte_i0_i456.REGSET = "RESET";
    defparam r_TX_Byte_i0_i456.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i457 (.D(int_STM32_TX_Byte[457]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[457]));
    defparam r_TX_Byte_i0_i457.REGSET = "RESET";
    defparam r_TX_Byte_i0_i457.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i458 (.D(int_STM32_TX_Byte[458]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[458]));
    defparam r_TX_Byte_i0_i458.REGSET = "RESET";
    defparam r_TX_Byte_i0_i458.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i459 (.D(int_STM32_TX_Byte[459]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[459]));
    defparam r_TX_Byte_i0_i459.REGSET = "RESET";
    defparam r_TX_Byte_i0_i459.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i460 (.D(int_STM32_TX_Byte[460]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[460]));
    defparam r_TX_Byte_i0_i460.REGSET = "RESET";
    defparam r_TX_Byte_i0_i460.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i461 (.D(int_STM32_TX_Byte[461]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[461]));
    defparam r_TX_Byte_i0_i461.REGSET = "RESET";
    defparam r_TX_Byte_i0_i461.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i462 (.D(int_STM32_TX_Byte[462]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[462]));
    defparam r_TX_Byte_i0_i462.REGSET = "RESET";
    defparam r_TX_Byte_i0_i462.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i463 (.D(int_STM32_TX_Byte[463]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[463]));
    defparam r_TX_Byte_i0_i463.REGSET = "RESET";
    defparam r_TX_Byte_i0_i463.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i464 (.D(int_STM32_TX_Byte[464]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[464]));
    defparam r_TX_Byte_i0_i464.REGSET = "RESET";
    defparam r_TX_Byte_i0_i464.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i465 (.D(int_STM32_TX_Byte[465]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[465]));
    defparam r_TX_Byte_i0_i465.REGSET = "RESET";
    defparam r_TX_Byte_i0_i465.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i466 (.D(int_STM32_TX_Byte[466]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[466]));
    defparam r_TX_Byte_i0_i466.REGSET = "RESET";
    defparam r_TX_Byte_i0_i466.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i467 (.D(int_STM32_TX_Byte[467]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[467]));
    defparam r_TX_Byte_i0_i467.REGSET = "RESET";
    defparam r_TX_Byte_i0_i467.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i468 (.D(int_STM32_TX_Byte[468]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[468]));
    defparam r_TX_Byte_i0_i468.REGSET = "RESET";
    defparam r_TX_Byte_i0_i468.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i469 (.D(int_STM32_TX_Byte[469]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[469]));
    defparam r_TX_Byte_i0_i469.REGSET = "RESET";
    defparam r_TX_Byte_i0_i469.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i470 (.D(int_STM32_TX_Byte[470]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[470]));
    defparam r_TX_Byte_i0_i470.REGSET = "RESET";
    defparam r_TX_Byte_i0_i470.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i471 (.D(int_STM32_TX_Byte[471]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[471]));
    defparam r_TX_Byte_i0_i471.REGSET = "RESET";
    defparam r_TX_Byte_i0_i471.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i472 (.D(int_STM32_TX_Byte[472]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[472]));
    defparam r_TX_Byte_i0_i472.REGSET = "RESET";
    defparam r_TX_Byte_i0_i472.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i473 (.D(int_STM32_TX_Byte[473]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[473]));
    defparam r_TX_Byte_i0_i473.REGSET = "RESET";
    defparam r_TX_Byte_i0_i473.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i474 (.D(int_STM32_TX_Byte[474]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[474]));
    defparam r_TX_Byte_i0_i474.REGSET = "RESET";
    defparam r_TX_Byte_i0_i474.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i475 (.D(int_STM32_TX_Byte[475]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[475]));
    defparam r_TX_Byte_i0_i475.REGSET = "RESET";
    defparam r_TX_Byte_i0_i475.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i476 (.D(int_STM32_TX_Byte[476]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[476]));
    defparam r_TX_Byte_i0_i476.REGSET = "RESET";
    defparam r_TX_Byte_i0_i476.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i477 (.D(int_STM32_TX_Byte[477]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[477]));
    defparam r_TX_Byte_i0_i477.REGSET = "RESET";
    defparam r_TX_Byte_i0_i477.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i478 (.D(int_STM32_TX_Byte[478]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[478]));
    defparam r_TX_Byte_i0_i478.REGSET = "RESET";
    defparam r_TX_Byte_i0_i478.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i479 (.D(int_STM32_TX_Byte[479]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[479]));
    defparam r_TX_Byte_i0_i479.REGSET = "RESET";
    defparam r_TX_Byte_i0_i479.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i480 (.D(int_STM32_TX_Byte[480]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[480]));
    defparam r_TX_Byte_i0_i480.REGSET = "RESET";
    defparam r_TX_Byte_i0_i480.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i481 (.D(int_STM32_TX_Byte[481]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[481]));
    defparam r_TX_Byte_i0_i481.REGSET = "RESET";
    defparam r_TX_Byte_i0_i481.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i482 (.D(int_STM32_TX_Byte[482]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[482]));
    defparam r_TX_Byte_i0_i482.REGSET = "RESET";
    defparam r_TX_Byte_i0_i482.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i483 (.D(int_STM32_TX_Byte[483]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[483]));
    defparam r_TX_Byte_i0_i483.REGSET = "RESET";
    defparam r_TX_Byte_i0_i483.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i484 (.D(int_STM32_TX_Byte[484]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[484]));
    defparam r_TX_Byte_i0_i484.REGSET = "RESET";
    defparam r_TX_Byte_i0_i484.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i485 (.D(int_STM32_TX_Byte[485]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[485]));
    defparam r_TX_Byte_i0_i485.REGSET = "RESET";
    defparam r_TX_Byte_i0_i485.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i486 (.D(int_STM32_TX_Byte[486]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[486]));
    defparam r_TX_Byte_i0_i486.REGSET = "RESET";
    defparam r_TX_Byte_i0_i486.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i487 (.D(int_STM32_TX_Byte[487]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[487]));
    defparam r_TX_Byte_i0_i487.REGSET = "RESET";
    defparam r_TX_Byte_i0_i487.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i488 (.D(int_STM32_TX_Byte[488]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[488]));
    defparam r_TX_Byte_i0_i488.REGSET = "RESET";
    defparam r_TX_Byte_i0_i488.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i489 (.D(int_STM32_TX_Byte[489]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[489]));
    defparam r_TX_Byte_i0_i489.REGSET = "RESET";
    defparam r_TX_Byte_i0_i489.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i490 (.D(int_STM32_TX_Byte[490]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[490]));
    defparam r_TX_Byte_i0_i490.REGSET = "RESET";
    defparam r_TX_Byte_i0_i490.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i491 (.D(int_STM32_TX_Byte[491]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[491]));
    defparam r_TX_Byte_i0_i491.REGSET = "RESET";
    defparam r_TX_Byte_i0_i491.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i492 (.D(int_STM32_TX_Byte[492]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[492]));
    defparam r_TX_Byte_i0_i492.REGSET = "RESET";
    defparam r_TX_Byte_i0_i492.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i493 (.D(int_STM32_TX_Byte[493]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[493]));
    defparam r_TX_Byte_i0_i493.REGSET = "RESET";
    defparam r_TX_Byte_i0_i493.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i494 (.D(int_STM32_TX_Byte[494]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[494]));
    defparam r_TX_Byte_i0_i494.REGSET = "RESET";
    defparam r_TX_Byte_i0_i494.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i495 (.D(int_STM32_TX_Byte[495]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[495]));
    defparam r_TX_Byte_i0_i495.REGSET = "RESET";
    defparam r_TX_Byte_i0_i495.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i496 (.D(int_STM32_TX_Byte[496]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[496]));
    defparam r_TX_Byte_i0_i496.REGSET = "RESET";
    defparam r_TX_Byte_i0_i496.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i497 (.D(int_STM32_TX_Byte[497]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[497]));
    defparam r_TX_Byte_i0_i497.REGSET = "RESET";
    defparam r_TX_Byte_i0_i497.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i498 (.D(int_STM32_TX_Byte[498]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[498]));
    defparam r_TX_Byte_i0_i498.REGSET = "RESET";
    defparam r_TX_Byte_i0_i498.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i499 (.D(int_STM32_TX_Byte[499]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[499]));
    defparam r_TX_Byte_i0_i499.REGSET = "RESET";
    defparam r_TX_Byte_i0_i499.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i500 (.D(int_STM32_TX_Byte[500]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[500]));
    defparam r_TX_Byte_i0_i500.REGSET = "RESET";
    defparam r_TX_Byte_i0_i500.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i501 (.D(int_STM32_TX_Byte[501]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[501]));
    defparam r_TX_Byte_i0_i501.REGSET = "RESET";
    defparam r_TX_Byte_i0_i501.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i502 (.D(int_STM32_TX_Byte[502]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[502]));
    defparam r_TX_Byte_i0_i502.REGSET = "RESET";
    defparam r_TX_Byte_i0_i502.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i503 (.D(int_STM32_TX_Byte[503]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[503]));
    defparam r_TX_Byte_i0_i503.REGSET = "RESET";
    defparam r_TX_Byte_i0_i503.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i504 (.D(int_STM32_TX_Byte[504]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[504]));
    defparam r_TX_Byte_i0_i504.REGSET = "RESET";
    defparam r_TX_Byte_i0_i504.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i505 (.D(int_STM32_TX_Byte[505]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[505]));
    defparam r_TX_Byte_i0_i505.REGSET = "RESET";
    defparam r_TX_Byte_i0_i505.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i506 (.D(int_STM32_TX_Byte[506]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[506]));
    defparam r_TX_Byte_i0_i506.REGSET = "RESET";
    defparam r_TX_Byte_i0_i506.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i507 (.D(int_STM32_TX_Byte[507]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[507]));
    defparam r_TX_Byte_i0_i507.REGSET = "RESET";
    defparam r_TX_Byte_i0_i507.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i508 (.D(int_STM32_TX_Byte[508]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[508]));
    defparam r_TX_Byte_i0_i508.REGSET = "RESET";
    defparam r_TX_Byte_i0_i508.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i509 (.D(int_STM32_TX_Byte[509]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[509]));
    defparam r_TX_Byte_i0_i509.REGSET = "RESET";
    defparam r_TX_Byte_i0_i509.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i510 (.D(int_STM32_TX_Byte[510]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[510]));
    defparam r_TX_Byte_i0_i510.REGSET = "RESET";
    defparam r_TX_Byte_i0_i510.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i511 (.D(int_STM32_TX_Byte[511]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[511]));
    defparam r_TX_Byte_i0_i511.REGSET = "RESET";
    defparam r_TX_Byte_i0_i511.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i512 (.D(int_STM32_TX_Byte[512]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[512]));
    defparam r_TX_Byte_i0_i512.REGSET = "RESET";
    defparam r_TX_Byte_i0_i512.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i513 (.D(int_STM32_TX_Byte[513]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[513]));
    defparam r_TX_Byte_i0_i513.REGSET = "RESET";
    defparam r_TX_Byte_i0_i513.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i514 (.D(int_STM32_TX_Byte[514]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[514]));
    defparam r_TX_Byte_i0_i514.REGSET = "RESET";
    defparam r_TX_Byte_i0_i514.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i515 (.D(int_STM32_TX_Byte[515]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[515]));
    defparam r_TX_Byte_i0_i515.REGSET = "RESET";
    defparam r_TX_Byte_i0_i515.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i516 (.D(int_STM32_TX_Byte[516]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[516]));
    defparam r_TX_Byte_i0_i516.REGSET = "RESET";
    defparam r_TX_Byte_i0_i516.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i517 (.D(int_STM32_TX_Byte[517]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[517]));
    defparam r_TX_Byte_i0_i517.REGSET = "RESET";
    defparam r_TX_Byte_i0_i517.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i518 (.D(int_STM32_TX_Byte[518]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[518]));
    defparam r_TX_Byte_i0_i518.REGSET = "RESET";
    defparam r_TX_Byte_i0_i518.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i519 (.D(int_STM32_TX_Byte[519]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[519]));
    defparam r_TX_Byte_i0_i519.REGSET = "RESET";
    defparam r_TX_Byte_i0_i519.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i520 (.D(int_STM32_TX_Byte[520]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[520]));
    defparam r_TX_Byte_i0_i520.REGSET = "RESET";
    defparam r_TX_Byte_i0_i520.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i521 (.D(int_STM32_TX_Byte[521]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[521]));
    defparam r_TX_Byte_i0_i521.REGSET = "RESET";
    defparam r_TX_Byte_i0_i521.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i522 (.D(int_STM32_TX_Byte[522]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[522]));
    defparam r_TX_Byte_i0_i522.REGSET = "RESET";
    defparam r_TX_Byte_i0_i522.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i523 (.D(int_STM32_TX_Byte[523]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[523]));
    defparam r_TX_Byte_i0_i523.REGSET = "RESET";
    defparam r_TX_Byte_i0_i523.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i524 (.D(int_STM32_TX_Byte[524]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[524]));
    defparam r_TX_Byte_i0_i524.REGSET = "RESET";
    defparam r_TX_Byte_i0_i524.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i525 (.D(int_STM32_TX_Byte[525]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[525]));
    defparam r_TX_Byte_i0_i525.REGSET = "RESET";
    defparam r_TX_Byte_i0_i525.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i526 (.D(int_STM32_TX_Byte[526]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[526]));
    defparam r_TX_Byte_i0_i526.REGSET = "RESET";
    defparam r_TX_Byte_i0_i526.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i527 (.D(int_STM32_TX_Byte[527]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[527]));
    defparam r_TX_Byte_i0_i527.REGSET = "RESET";
    defparam r_TX_Byte_i0_i527.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i528 (.D(int_STM32_TX_Byte[528]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[528]));
    defparam r_TX_Byte_i0_i528.REGSET = "RESET";
    defparam r_TX_Byte_i0_i528.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i529 (.D(int_STM32_TX_Byte[529]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[529]));
    defparam r_TX_Byte_i0_i529.REGSET = "RESET";
    defparam r_TX_Byte_i0_i529.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i530 (.D(int_STM32_TX_Byte[530]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[530]));
    defparam r_TX_Byte_i0_i530.REGSET = "RESET";
    defparam r_TX_Byte_i0_i530.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i531 (.D(int_STM32_TX_Byte[531]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[531]));
    defparam r_TX_Byte_i0_i531.REGSET = "RESET";
    defparam r_TX_Byte_i0_i531.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i532 (.D(int_STM32_TX_Byte[532]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[532]));
    defparam r_TX_Byte_i0_i532.REGSET = "RESET";
    defparam r_TX_Byte_i0_i532.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i533 (.D(int_STM32_TX_Byte[533]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[533]));
    defparam r_TX_Byte_i0_i533.REGSET = "RESET";
    defparam r_TX_Byte_i0_i533.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i534 (.D(int_STM32_TX_Byte[534]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[534]));
    defparam r_TX_Byte_i0_i534.REGSET = "RESET";
    defparam r_TX_Byte_i0_i534.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i535 (.D(int_STM32_TX_Byte[535]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[535]));
    defparam r_TX_Byte_i0_i535.REGSET = "RESET";
    defparam r_TX_Byte_i0_i535.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i536 (.D(int_STM32_TX_Byte[536]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[536]));
    defparam r_TX_Byte_i0_i536.REGSET = "RESET";
    defparam r_TX_Byte_i0_i536.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i537 (.D(int_STM32_TX_Byte[537]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[537]));
    defparam r_TX_Byte_i0_i537.REGSET = "RESET";
    defparam r_TX_Byte_i0_i537.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i538 (.D(int_STM32_TX_Byte[538]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[538]));
    defparam r_TX_Byte_i0_i538.REGSET = "RESET";
    defparam r_TX_Byte_i0_i538.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i539 (.D(int_STM32_TX_Byte[539]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[539]));
    defparam r_TX_Byte_i0_i539.REGSET = "RESET";
    defparam r_TX_Byte_i0_i539.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i540 (.D(int_STM32_TX_Byte[540]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[540]));
    defparam r_TX_Byte_i0_i540.REGSET = "RESET";
    defparam r_TX_Byte_i0_i540.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i541 (.D(int_STM32_TX_Byte[541]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[541]));
    defparam r_TX_Byte_i0_i541.REGSET = "RESET";
    defparam r_TX_Byte_i0_i541.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i542 (.D(int_STM32_TX_Byte[542]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[542]));
    defparam r_TX_Byte_i0_i542.REGSET = "RESET";
    defparam r_TX_Byte_i0_i542.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i543 (.D(int_STM32_TX_Byte[543]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[543]));
    defparam r_TX_Byte_i0_i543.REGSET = "RESET";
    defparam r_TX_Byte_i0_i543.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i544 (.D(int_STM32_TX_Byte[544]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[544]));
    defparam r_TX_Byte_i0_i544.REGSET = "RESET";
    defparam r_TX_Byte_i0_i544.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i545 (.D(int_STM32_TX_Byte[545]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[545]));
    defparam r_TX_Byte_i0_i545.REGSET = "RESET";
    defparam r_TX_Byte_i0_i545.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i546 (.D(int_STM32_TX_Byte[546]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[546]));
    defparam r_TX_Byte_i0_i546.REGSET = "RESET";
    defparam r_TX_Byte_i0_i546.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i547 (.D(int_STM32_TX_Byte[547]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[547]));
    defparam r_TX_Byte_i0_i547.REGSET = "RESET";
    defparam r_TX_Byte_i0_i547.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i548 (.D(int_STM32_TX_Byte[548]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[548]));
    defparam r_TX_Byte_i0_i548.REGSET = "RESET";
    defparam r_TX_Byte_i0_i548.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i549 (.D(int_STM32_TX_Byte[549]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[549]));
    defparam r_TX_Byte_i0_i549.REGSET = "RESET";
    defparam r_TX_Byte_i0_i549.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i550 (.D(int_STM32_TX_Byte[550]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[550]));
    defparam r_TX_Byte_i0_i550.REGSET = "RESET";
    defparam r_TX_Byte_i0_i550.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i551 (.D(int_STM32_TX_Byte[551]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[551]));
    defparam r_TX_Byte_i0_i551.REGSET = "RESET";
    defparam r_TX_Byte_i0_i551.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i552 (.D(int_STM32_TX_Byte[552]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[552]));
    defparam r_TX_Byte_i0_i552.REGSET = "RESET";
    defparam r_TX_Byte_i0_i552.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i553 (.D(int_STM32_TX_Byte[553]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[553]));
    defparam r_TX_Byte_i0_i553.REGSET = "RESET";
    defparam r_TX_Byte_i0_i553.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i554 (.D(int_STM32_TX_Byte[554]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[554]));
    defparam r_TX_Byte_i0_i554.REGSET = "RESET";
    defparam r_TX_Byte_i0_i554.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i555 (.D(int_STM32_TX_Byte[555]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[555]));
    defparam r_TX_Byte_i0_i555.REGSET = "RESET";
    defparam r_TX_Byte_i0_i555.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i556 (.D(int_STM32_TX_Byte[556]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[556]));
    defparam r_TX_Byte_i0_i556.REGSET = "RESET";
    defparam r_TX_Byte_i0_i556.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i557 (.D(int_STM32_TX_Byte[557]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[557]));
    defparam r_TX_Byte_i0_i557.REGSET = "RESET";
    defparam r_TX_Byte_i0_i557.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i558 (.D(int_STM32_TX_Byte[558]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[558]));
    defparam r_TX_Byte_i0_i558.REGSET = "RESET";
    defparam r_TX_Byte_i0_i558.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i559 (.D(int_STM32_TX_Byte[559]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[559]));
    defparam r_TX_Byte_i0_i559.REGSET = "RESET";
    defparam r_TX_Byte_i0_i559.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i560 (.D(int_STM32_TX_Byte[560]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[560]));
    defparam r_TX_Byte_i0_i560.REGSET = "RESET";
    defparam r_TX_Byte_i0_i560.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i561 (.D(int_STM32_TX_Byte[561]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[561]));
    defparam r_TX_Byte_i0_i561.REGSET = "RESET";
    defparam r_TX_Byte_i0_i561.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i562 (.D(int_STM32_TX_Byte[562]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[562]));
    defparam r_TX_Byte_i0_i562.REGSET = "RESET";
    defparam r_TX_Byte_i0_i562.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i563 (.D(int_STM32_TX_Byte[563]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[563]));
    defparam r_TX_Byte_i0_i563.REGSET = "RESET";
    defparam r_TX_Byte_i0_i563.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i564 (.D(int_STM32_TX_Byte[564]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[564]));
    defparam r_TX_Byte_i0_i564.REGSET = "RESET";
    defparam r_TX_Byte_i0_i564.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i565 (.D(int_STM32_TX_Byte[565]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[565]));
    defparam r_TX_Byte_i0_i565.REGSET = "RESET";
    defparam r_TX_Byte_i0_i565.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i566 (.D(int_STM32_TX_Byte[566]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[566]));
    defparam r_TX_Byte_i0_i566.REGSET = "RESET";
    defparam r_TX_Byte_i0_i566.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i567 (.D(int_STM32_TX_Byte[567]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[567]));
    defparam r_TX_Byte_i0_i567.REGSET = "RESET";
    defparam r_TX_Byte_i0_i567.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i568 (.D(int_STM32_TX_Byte[568]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[568]));
    defparam r_TX_Byte_i0_i568.REGSET = "RESET";
    defparam r_TX_Byte_i0_i568.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i569 (.D(int_STM32_TX_Byte[569]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[569]));
    defparam r_TX_Byte_i0_i569.REGSET = "RESET";
    defparam r_TX_Byte_i0_i569.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i570 (.D(int_STM32_TX_Byte[570]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[570]));
    defparam r_TX_Byte_i0_i570.REGSET = "RESET";
    defparam r_TX_Byte_i0_i570.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i571 (.D(int_STM32_TX_Byte[571]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[571]));
    defparam r_TX_Byte_i0_i571.REGSET = "RESET";
    defparam r_TX_Byte_i0_i571.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i572 (.D(int_STM32_TX_Byte[572]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[572]));
    defparam r_TX_Byte_i0_i572.REGSET = "RESET";
    defparam r_TX_Byte_i0_i572.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i573 (.D(int_STM32_TX_Byte[573]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[573]));
    defparam r_TX_Byte_i0_i573.REGSET = "RESET";
    defparam r_TX_Byte_i0_i573.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i574 (.D(int_STM32_TX_Byte[574]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[574]));
    defparam r_TX_Byte_i0_i574.REGSET = "RESET";
    defparam r_TX_Byte_i0_i574.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i575 (.D(int_STM32_TX_Byte[575]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[575]));
    defparam r_TX_Byte_i0_i575.REGSET = "RESET";
    defparam r_TX_Byte_i0_i575.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i576 (.D(int_STM32_TX_Byte[576]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[576]));
    defparam r_TX_Byte_i0_i576.REGSET = "RESET";
    defparam r_TX_Byte_i0_i576.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i577 (.D(int_STM32_TX_Byte[577]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[577]));
    defparam r_TX_Byte_i0_i577.REGSET = "RESET";
    defparam r_TX_Byte_i0_i577.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i578 (.D(int_STM32_TX_Byte[578]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[578]));
    defparam r_TX_Byte_i0_i578.REGSET = "RESET";
    defparam r_TX_Byte_i0_i578.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i579 (.D(int_STM32_TX_Byte[579]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[579]));
    defparam r_TX_Byte_i0_i579.REGSET = "RESET";
    defparam r_TX_Byte_i0_i579.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i580 (.D(int_STM32_TX_Byte[580]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[580]));
    defparam r_TX_Byte_i0_i580.REGSET = "RESET";
    defparam r_TX_Byte_i0_i580.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i581 (.D(int_STM32_TX_Byte[581]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[581]));
    defparam r_TX_Byte_i0_i581.REGSET = "RESET";
    defparam r_TX_Byte_i0_i581.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i582 (.D(int_STM32_TX_Byte[582]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[582]));
    defparam r_TX_Byte_i0_i582.REGSET = "RESET";
    defparam r_TX_Byte_i0_i582.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i583 (.D(int_STM32_TX_Byte[583]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[583]));
    defparam r_TX_Byte_i0_i583.REGSET = "RESET";
    defparam r_TX_Byte_i0_i583.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i584 (.D(int_STM32_TX_Byte[584]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[584]));
    defparam r_TX_Byte_i0_i584.REGSET = "RESET";
    defparam r_TX_Byte_i0_i584.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i585 (.D(int_STM32_TX_Byte[585]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[585]));
    defparam r_TX_Byte_i0_i585.REGSET = "RESET";
    defparam r_TX_Byte_i0_i585.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i586 (.D(int_STM32_TX_Byte[586]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[586]));
    defparam r_TX_Byte_i0_i586.REGSET = "RESET";
    defparam r_TX_Byte_i0_i586.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i587 (.D(int_STM32_TX_Byte[587]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[587]));
    defparam r_TX_Byte_i0_i587.REGSET = "RESET";
    defparam r_TX_Byte_i0_i587.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i588 (.D(int_STM32_TX_Byte[588]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[588]));
    defparam r_TX_Byte_i0_i588.REGSET = "RESET";
    defparam r_TX_Byte_i0_i588.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i589 (.D(int_STM32_TX_Byte[589]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[589]));
    defparam r_TX_Byte_i0_i589.REGSET = "RESET";
    defparam r_TX_Byte_i0_i589.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i590 (.D(int_STM32_TX_Byte[590]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[590]));
    defparam r_TX_Byte_i0_i590.REGSET = "RESET";
    defparam r_TX_Byte_i0_i590.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i591 (.D(int_STM32_TX_Byte[591]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[591]));
    defparam r_TX_Byte_i0_i591.REGSET = "RESET";
    defparam r_TX_Byte_i0_i591.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i592 (.D(int_STM32_TX_Byte[592]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[592]));
    defparam r_TX_Byte_i0_i592.REGSET = "RESET";
    defparam r_TX_Byte_i0_i592.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i593 (.D(int_STM32_TX_Byte[593]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[593]));
    defparam r_TX_Byte_i0_i593.REGSET = "RESET";
    defparam r_TX_Byte_i0_i593.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i594 (.D(int_STM32_TX_Byte[594]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[594]));
    defparam r_TX_Byte_i0_i594.REGSET = "RESET";
    defparam r_TX_Byte_i0_i594.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i595 (.D(int_STM32_TX_Byte[595]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[595]));
    defparam r_TX_Byte_i0_i595.REGSET = "RESET";
    defparam r_TX_Byte_i0_i595.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i596 (.D(int_STM32_TX_Byte[596]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[596]));
    defparam r_TX_Byte_i0_i596.REGSET = "RESET";
    defparam r_TX_Byte_i0_i596.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i597 (.D(int_STM32_TX_Byte[597]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[597]));
    defparam r_TX_Byte_i0_i597.REGSET = "RESET";
    defparam r_TX_Byte_i0_i597.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i598 (.D(int_STM32_TX_Byte[598]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[598]));
    defparam r_TX_Byte_i0_i598.REGSET = "RESET";
    defparam r_TX_Byte_i0_i598.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i599 (.D(int_STM32_TX_Byte[599]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[599]));
    defparam r_TX_Byte_i0_i599.REGSET = "RESET";
    defparam r_TX_Byte_i0_i599.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i600 (.D(int_STM32_TX_Byte[600]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[600]));
    defparam r_TX_Byte_i0_i600.REGSET = "RESET";
    defparam r_TX_Byte_i0_i600.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i601 (.D(int_STM32_TX_Byte[601]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[601]));
    defparam r_TX_Byte_i0_i601.REGSET = "RESET";
    defparam r_TX_Byte_i0_i601.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i602 (.D(int_STM32_TX_Byte[602]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[602]));
    defparam r_TX_Byte_i0_i602.REGSET = "RESET";
    defparam r_TX_Byte_i0_i602.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i603 (.D(int_STM32_TX_Byte[603]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[603]));
    defparam r_TX_Byte_i0_i603.REGSET = "RESET";
    defparam r_TX_Byte_i0_i603.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i604 (.D(int_STM32_TX_Byte[604]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[604]));
    defparam r_TX_Byte_i0_i604.REGSET = "RESET";
    defparam r_TX_Byte_i0_i604.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i605 (.D(int_STM32_TX_Byte[605]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[605]));
    defparam r_TX_Byte_i0_i605.REGSET = "RESET";
    defparam r_TX_Byte_i0_i605.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i606 (.D(int_STM32_TX_Byte[606]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[606]));
    defparam r_TX_Byte_i0_i606.REGSET = "RESET";
    defparam r_TX_Byte_i0_i606.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i607 (.D(int_STM32_TX_Byte[607]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[607]));
    defparam r_TX_Byte_i0_i607.REGSET = "RESET";
    defparam r_TX_Byte_i0_i607.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i608 (.D(int_STM32_TX_Byte[608]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[608]));
    defparam r_TX_Byte_i0_i608.REGSET = "RESET";
    defparam r_TX_Byte_i0_i608.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i609 (.D(int_STM32_TX_Byte[609]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[609]));
    defparam r_TX_Byte_i0_i609.REGSET = "RESET";
    defparam r_TX_Byte_i0_i609.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i610 (.D(int_STM32_TX_Byte[610]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[610]));
    defparam r_TX_Byte_i0_i610.REGSET = "RESET";
    defparam r_TX_Byte_i0_i610.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i611 (.D(int_STM32_TX_Byte[611]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[611]));
    defparam r_TX_Byte_i0_i611.REGSET = "RESET";
    defparam r_TX_Byte_i0_i611.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i612 (.D(int_STM32_TX_Byte[612]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[612]));
    defparam r_TX_Byte_i0_i612.REGSET = "RESET";
    defparam r_TX_Byte_i0_i612.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i613 (.D(int_STM32_TX_Byte[613]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[613]));
    defparam r_TX_Byte_i0_i613.REGSET = "RESET";
    defparam r_TX_Byte_i0_i613.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i614 (.D(int_STM32_TX_Byte[614]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[614]));
    defparam r_TX_Byte_i0_i614.REGSET = "RESET";
    defparam r_TX_Byte_i0_i614.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i615 (.D(int_STM32_TX_Byte[615]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[615]));
    defparam r_TX_Byte_i0_i615.REGSET = "RESET";
    defparam r_TX_Byte_i0_i615.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i616 (.D(int_STM32_TX_Byte[616]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[616]));
    defparam r_TX_Byte_i0_i616.REGSET = "RESET";
    defparam r_TX_Byte_i0_i616.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i617 (.D(int_STM32_TX_Byte[617]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[617]));
    defparam r_TX_Byte_i0_i617.REGSET = "RESET";
    defparam r_TX_Byte_i0_i617.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i618 (.D(int_STM32_TX_Byte[618]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[618]));
    defparam r_TX_Byte_i0_i618.REGSET = "RESET";
    defparam r_TX_Byte_i0_i618.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i619 (.D(int_STM32_TX_Byte[619]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[619]));
    defparam r_TX_Byte_i0_i619.REGSET = "RESET";
    defparam r_TX_Byte_i0_i619.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i620 (.D(int_STM32_TX_Byte[620]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[620]));
    defparam r_TX_Byte_i0_i620.REGSET = "RESET";
    defparam r_TX_Byte_i0_i620.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i621 (.D(int_STM32_TX_Byte[621]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[621]));
    defparam r_TX_Byte_i0_i621.REGSET = "RESET";
    defparam r_TX_Byte_i0_i621.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i622 (.D(int_STM32_TX_Byte[622]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[622]));
    defparam r_TX_Byte_i0_i622.REGSET = "RESET";
    defparam r_TX_Byte_i0_i622.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i623 (.D(int_STM32_TX_Byte[623]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[623]));
    defparam r_TX_Byte_i0_i623.REGSET = "RESET";
    defparam r_TX_Byte_i0_i623.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i624 (.D(int_STM32_TX_Byte[624]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[624]));
    defparam r_TX_Byte_i0_i624.REGSET = "RESET";
    defparam r_TX_Byte_i0_i624.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i625 (.D(int_STM32_TX_Byte[625]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[625]));
    defparam r_TX_Byte_i0_i625.REGSET = "RESET";
    defparam r_TX_Byte_i0_i625.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i626 (.D(int_STM32_TX_Byte[626]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[626]));
    defparam r_TX_Byte_i0_i626.REGSET = "RESET";
    defparam r_TX_Byte_i0_i626.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i627 (.D(int_STM32_TX_Byte[627]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[627]));
    defparam r_TX_Byte_i0_i627.REGSET = "RESET";
    defparam r_TX_Byte_i0_i627.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i628 (.D(int_STM32_TX_Byte[628]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[628]));
    defparam r_TX_Byte_i0_i628.REGSET = "RESET";
    defparam r_TX_Byte_i0_i628.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i629 (.D(int_STM32_TX_Byte[629]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[629]));
    defparam r_TX_Byte_i0_i629.REGSET = "RESET";
    defparam r_TX_Byte_i0_i629.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i630 (.D(int_STM32_TX_Byte[630]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[630]));
    defparam r_TX_Byte_i0_i630.REGSET = "RESET";
    defparam r_TX_Byte_i0_i630.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i631 (.D(int_STM32_TX_Byte[631]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[631]));
    defparam r_TX_Byte_i0_i631.REGSET = "RESET";
    defparam r_TX_Byte_i0_i631.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i632 (.D(int_STM32_TX_Byte[632]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[632]));
    defparam r_TX_Byte_i0_i632.REGSET = "RESET";
    defparam r_TX_Byte_i0_i632.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i633 (.D(int_STM32_TX_Byte[633]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[633]));
    defparam r_TX_Byte_i0_i633.REGSET = "RESET";
    defparam r_TX_Byte_i0_i633.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i634 (.D(int_STM32_TX_Byte[634]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[634]));
    defparam r_TX_Byte_i0_i634.REGSET = "RESET";
    defparam r_TX_Byte_i0_i634.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i635 (.D(int_STM32_TX_Byte[635]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[635]));
    defparam r_TX_Byte_i0_i635.REGSET = "RESET";
    defparam r_TX_Byte_i0_i635.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i636 (.D(int_STM32_TX_Byte[636]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[636]));
    defparam r_TX_Byte_i0_i636.REGSET = "RESET";
    defparam r_TX_Byte_i0_i636.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i637 (.D(int_STM32_TX_Byte[637]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[637]));
    defparam r_TX_Byte_i0_i637.REGSET = "RESET";
    defparam r_TX_Byte_i0_i637.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i638 (.D(int_STM32_TX_Byte[638]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[638]));
    defparam r_TX_Byte_i0_i638.REGSET = "RESET";
    defparam r_TX_Byte_i0_i638.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i639 (.D(int_STM32_TX_Byte[639]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[639]));
    defparam r_TX_Byte_i0_i639.REGSET = "RESET";
    defparam r_TX_Byte_i0_i639.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i640 (.D(int_STM32_TX_Byte[640]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[640]));
    defparam r_TX_Byte_i0_i640.REGSET = "RESET";
    defparam r_TX_Byte_i0_i640.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i641 (.D(int_STM32_TX_Byte[641]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[641]));
    defparam r_TX_Byte_i0_i641.REGSET = "RESET";
    defparam r_TX_Byte_i0_i641.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i642 (.D(int_STM32_TX_Byte[642]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[642]));
    defparam r_TX_Byte_i0_i642.REGSET = "RESET";
    defparam r_TX_Byte_i0_i642.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i643 (.D(int_STM32_TX_Byte[643]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[643]));
    defparam r_TX_Byte_i0_i643.REGSET = "RESET";
    defparam r_TX_Byte_i0_i643.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i644 (.D(int_STM32_TX_Byte[644]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[644]));
    defparam r_TX_Byte_i0_i644.REGSET = "RESET";
    defparam r_TX_Byte_i0_i644.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i645 (.D(int_STM32_TX_Byte[645]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[645]));
    defparam r_TX_Byte_i0_i645.REGSET = "RESET";
    defparam r_TX_Byte_i0_i645.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i646 (.D(int_STM32_TX_Byte[646]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[646]));
    defparam r_TX_Byte_i0_i646.REGSET = "RESET";
    defparam r_TX_Byte_i0_i646.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i647 (.D(int_STM32_TX_Byte[647]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[647]));
    defparam r_TX_Byte_i0_i647.REGSET = "RESET";
    defparam r_TX_Byte_i0_i647.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i648 (.D(int_STM32_TX_Byte[648]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[648]));
    defparam r_TX_Byte_i0_i648.REGSET = "RESET";
    defparam r_TX_Byte_i0_i648.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i649 (.D(int_STM32_TX_Byte[649]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[649]));
    defparam r_TX_Byte_i0_i649.REGSET = "RESET";
    defparam r_TX_Byte_i0_i649.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i650 (.D(int_STM32_TX_Byte[650]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[650]));
    defparam r_TX_Byte_i0_i650.REGSET = "RESET";
    defparam r_TX_Byte_i0_i650.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i651 (.D(int_STM32_TX_Byte[651]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[651]));
    defparam r_TX_Byte_i0_i651.REGSET = "RESET";
    defparam r_TX_Byte_i0_i651.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i652 (.D(int_STM32_TX_Byte[652]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[652]));
    defparam r_TX_Byte_i0_i652.REGSET = "RESET";
    defparam r_TX_Byte_i0_i652.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i653 (.D(int_STM32_TX_Byte[653]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[653]));
    defparam r_TX_Byte_i0_i653.REGSET = "RESET";
    defparam r_TX_Byte_i0_i653.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i654 (.D(int_STM32_TX_Byte[654]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[654]));
    defparam r_TX_Byte_i0_i654.REGSET = "RESET";
    defparam r_TX_Byte_i0_i654.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i655 (.D(int_STM32_TX_Byte[655]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[655]));
    defparam r_TX_Byte_i0_i655.REGSET = "RESET";
    defparam r_TX_Byte_i0_i655.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i656 (.D(int_STM32_TX_Byte[656]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[656]));
    defparam r_TX_Byte_i0_i656.REGSET = "RESET";
    defparam r_TX_Byte_i0_i656.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i657 (.D(int_STM32_TX_Byte[657]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[657]));
    defparam r_TX_Byte_i0_i657.REGSET = "RESET";
    defparam r_TX_Byte_i0_i657.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i658 (.D(int_STM32_TX_Byte[658]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[658]));
    defparam r_TX_Byte_i0_i658.REGSET = "RESET";
    defparam r_TX_Byte_i0_i658.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i659 (.D(int_STM32_TX_Byte[659]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[659]));
    defparam r_TX_Byte_i0_i659.REGSET = "RESET";
    defparam r_TX_Byte_i0_i659.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i660 (.D(int_STM32_TX_Byte[660]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[660]));
    defparam r_TX_Byte_i0_i660.REGSET = "RESET";
    defparam r_TX_Byte_i0_i660.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i661 (.D(int_STM32_TX_Byte[661]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[661]));
    defparam r_TX_Byte_i0_i661.REGSET = "RESET";
    defparam r_TX_Byte_i0_i661.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i662 (.D(int_STM32_TX_Byte[662]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[662]));
    defparam r_TX_Byte_i0_i662.REGSET = "RESET";
    defparam r_TX_Byte_i0_i662.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i663 (.D(int_STM32_TX_Byte[663]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[663]));
    defparam r_TX_Byte_i0_i663.REGSET = "RESET";
    defparam r_TX_Byte_i0_i663.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i664 (.D(int_STM32_TX_Byte[664]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[664]));
    defparam r_TX_Byte_i0_i664.REGSET = "RESET";
    defparam r_TX_Byte_i0_i664.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i665 (.D(int_STM32_TX_Byte[665]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[665]));
    defparam r_TX_Byte_i0_i665.REGSET = "RESET";
    defparam r_TX_Byte_i0_i665.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i666 (.D(int_STM32_TX_Byte[666]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[666]));
    defparam r_TX_Byte_i0_i666.REGSET = "RESET";
    defparam r_TX_Byte_i0_i666.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i667 (.D(int_STM32_TX_Byte[667]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[667]));
    defparam r_TX_Byte_i0_i667.REGSET = "RESET";
    defparam r_TX_Byte_i0_i667.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i668 (.D(int_STM32_TX_Byte[668]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[668]));
    defparam r_TX_Byte_i0_i668.REGSET = "RESET";
    defparam r_TX_Byte_i0_i668.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i669 (.D(int_STM32_TX_Byte[669]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[669]));
    defparam r_TX_Byte_i0_i669.REGSET = "RESET";
    defparam r_TX_Byte_i0_i669.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i670 (.D(int_STM32_TX_Byte[670]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[670]));
    defparam r_TX_Byte_i0_i670.REGSET = "RESET";
    defparam r_TX_Byte_i0_i670.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i671 (.D(int_STM32_TX_Byte[671]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[671]));
    defparam r_TX_Byte_i0_i671.REGSET = "RESET";
    defparam r_TX_Byte_i0_i671.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i672 (.D(int_STM32_TX_Byte[672]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[672]));
    defparam r_TX_Byte_i0_i672.REGSET = "RESET";
    defparam r_TX_Byte_i0_i672.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i673 (.D(int_STM32_TX_Byte[673]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[673]));
    defparam r_TX_Byte_i0_i673.REGSET = "RESET";
    defparam r_TX_Byte_i0_i673.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i674 (.D(int_STM32_TX_Byte[674]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[674]));
    defparam r_TX_Byte_i0_i674.REGSET = "RESET";
    defparam r_TX_Byte_i0_i674.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i675 (.D(int_STM32_TX_Byte[675]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[675]));
    defparam r_TX_Byte_i0_i675.REGSET = "RESET";
    defparam r_TX_Byte_i0_i675.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i676 (.D(int_STM32_TX_Byte[676]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[676]));
    defparam r_TX_Byte_i0_i676.REGSET = "RESET";
    defparam r_TX_Byte_i0_i676.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i677 (.D(int_STM32_TX_Byte[677]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[677]));
    defparam r_TX_Byte_i0_i677.REGSET = "RESET";
    defparam r_TX_Byte_i0_i677.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i678 (.D(int_STM32_TX_Byte[678]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[678]));
    defparam r_TX_Byte_i0_i678.REGSET = "RESET";
    defparam r_TX_Byte_i0_i678.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i679 (.D(int_STM32_TX_Byte[679]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[679]));
    defparam r_TX_Byte_i0_i679.REGSET = "RESET";
    defparam r_TX_Byte_i0_i679.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i680 (.D(int_STM32_TX_Byte[680]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[680]));
    defparam r_TX_Byte_i0_i680.REGSET = "RESET";
    defparam r_TX_Byte_i0_i680.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i681 (.D(int_STM32_TX_Byte[681]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[681]));
    defparam r_TX_Byte_i0_i681.REGSET = "RESET";
    defparam r_TX_Byte_i0_i681.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i682 (.D(int_STM32_TX_Byte[682]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[682]));
    defparam r_TX_Byte_i0_i682.REGSET = "RESET";
    defparam r_TX_Byte_i0_i682.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i683 (.D(int_STM32_TX_Byte[683]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[683]));
    defparam r_TX_Byte_i0_i683.REGSET = "RESET";
    defparam r_TX_Byte_i0_i683.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i684 (.D(int_STM32_TX_Byte[684]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[684]));
    defparam r_TX_Byte_i0_i684.REGSET = "RESET";
    defparam r_TX_Byte_i0_i684.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i685 (.D(int_STM32_TX_Byte[685]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[685]));
    defparam r_TX_Byte_i0_i685.REGSET = "RESET";
    defparam r_TX_Byte_i0_i685.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i686 (.D(int_STM32_TX_Byte[686]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[686]));
    defparam r_TX_Byte_i0_i686.REGSET = "RESET";
    defparam r_TX_Byte_i0_i686.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i687 (.D(int_STM32_TX_Byte[687]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[687]));
    defparam r_TX_Byte_i0_i687.REGSET = "RESET";
    defparam r_TX_Byte_i0_i687.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i688 (.D(int_STM32_TX_Byte[688]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[688]));
    defparam r_TX_Byte_i0_i688.REGSET = "RESET";
    defparam r_TX_Byte_i0_i688.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i689 (.D(int_STM32_TX_Byte[689]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[689]));
    defparam r_TX_Byte_i0_i689.REGSET = "RESET";
    defparam r_TX_Byte_i0_i689.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i690 (.D(int_STM32_TX_Byte[690]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[690]));
    defparam r_TX_Byte_i0_i690.REGSET = "RESET";
    defparam r_TX_Byte_i0_i690.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i691 (.D(int_STM32_TX_Byte[691]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[691]));
    defparam r_TX_Byte_i0_i691.REGSET = "RESET";
    defparam r_TX_Byte_i0_i691.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i692 (.D(int_STM32_TX_Byte[692]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[692]));
    defparam r_TX_Byte_i0_i692.REGSET = "RESET";
    defparam r_TX_Byte_i0_i692.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i693 (.D(int_STM32_TX_Byte[693]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[693]));
    defparam r_TX_Byte_i0_i693.REGSET = "RESET";
    defparam r_TX_Byte_i0_i693.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i694 (.D(int_STM32_TX_Byte[694]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[694]));
    defparam r_TX_Byte_i0_i694.REGSET = "RESET";
    defparam r_TX_Byte_i0_i694.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i695 (.D(int_STM32_TX_Byte[695]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[695]));
    defparam r_TX_Byte_i0_i695.REGSET = "RESET";
    defparam r_TX_Byte_i0_i695.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i696 (.D(int_STM32_TX_Byte[696]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[696]));
    defparam r_TX_Byte_i0_i696.REGSET = "RESET";
    defparam r_TX_Byte_i0_i696.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i697 (.D(int_STM32_TX_Byte[697]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[697]));
    defparam r_TX_Byte_i0_i697.REGSET = "RESET";
    defparam r_TX_Byte_i0_i697.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i698 (.D(int_STM32_TX_Byte[698]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[698]));
    defparam r_TX_Byte_i0_i698.REGSET = "RESET";
    defparam r_TX_Byte_i0_i698.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i699 (.D(int_STM32_TX_Byte[699]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[699]));
    defparam r_TX_Byte_i0_i699.REGSET = "RESET";
    defparam r_TX_Byte_i0_i699.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i700 (.D(int_STM32_TX_Byte[700]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[700]));
    defparam r_TX_Byte_i0_i700.REGSET = "RESET";
    defparam r_TX_Byte_i0_i700.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i701 (.D(int_STM32_TX_Byte[701]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[701]));
    defparam r_TX_Byte_i0_i701.REGSET = "RESET";
    defparam r_TX_Byte_i0_i701.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i702 (.D(int_STM32_TX_Byte[702]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[702]));
    defparam r_TX_Byte_i0_i702.REGSET = "RESET";
    defparam r_TX_Byte_i0_i702.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i703 (.D(int_STM32_TX_Byte[703]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[703]));
    defparam r_TX_Byte_i0_i703.REGSET = "RESET";
    defparam r_TX_Byte_i0_i703.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i704 (.D(int_STM32_TX_Byte[704]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[704]));
    defparam r_TX_Byte_i0_i704.REGSET = "RESET";
    defparam r_TX_Byte_i0_i704.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i705 (.D(int_STM32_TX_Byte[705]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[705]));
    defparam r_TX_Byte_i0_i705.REGSET = "RESET";
    defparam r_TX_Byte_i0_i705.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i706 (.D(int_STM32_TX_Byte[706]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[706]));
    defparam r_TX_Byte_i0_i706.REGSET = "RESET";
    defparam r_TX_Byte_i0_i706.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i707 (.D(int_STM32_TX_Byte[707]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[707]));
    defparam r_TX_Byte_i0_i707.REGSET = "RESET";
    defparam r_TX_Byte_i0_i707.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i708 (.D(int_STM32_TX_Byte[708]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[708]));
    defparam r_TX_Byte_i0_i708.REGSET = "RESET";
    defparam r_TX_Byte_i0_i708.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i709 (.D(int_STM32_TX_Byte[709]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[709]));
    defparam r_TX_Byte_i0_i709.REGSET = "RESET";
    defparam r_TX_Byte_i0_i709.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i710 (.D(int_STM32_TX_Byte[710]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[710]));
    defparam r_TX_Byte_i0_i710.REGSET = "RESET";
    defparam r_TX_Byte_i0_i710.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i711 (.D(int_STM32_TX_Byte[711]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[711]));
    defparam r_TX_Byte_i0_i711.REGSET = "RESET";
    defparam r_TX_Byte_i0_i711.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i712 (.D(int_STM32_TX_Byte[712]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[712]));
    defparam r_TX_Byte_i0_i712.REGSET = "RESET";
    defparam r_TX_Byte_i0_i712.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i713 (.D(int_STM32_TX_Byte[713]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[713]));
    defparam r_TX_Byte_i0_i713.REGSET = "RESET";
    defparam r_TX_Byte_i0_i713.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i714 (.D(int_STM32_TX_Byte[714]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[714]));
    defparam r_TX_Byte_i0_i714.REGSET = "RESET";
    defparam r_TX_Byte_i0_i714.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i715 (.D(int_STM32_TX_Byte[715]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[715]));
    defparam r_TX_Byte_i0_i715.REGSET = "RESET";
    defparam r_TX_Byte_i0_i715.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i716 (.D(int_STM32_TX_Byte[716]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[716]));
    defparam r_TX_Byte_i0_i716.REGSET = "RESET";
    defparam r_TX_Byte_i0_i716.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i717 (.D(int_STM32_TX_Byte[717]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[717]));
    defparam r_TX_Byte_i0_i717.REGSET = "RESET";
    defparam r_TX_Byte_i0_i717.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i718 (.D(int_STM32_TX_Byte[718]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[718]));
    defparam r_TX_Byte_i0_i718.REGSET = "RESET";
    defparam r_TX_Byte_i0_i718.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i719 (.D(int_STM32_TX_Byte[719]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[719]));
    defparam r_TX_Byte_i0_i719.REGSET = "RESET";
    defparam r_TX_Byte_i0_i719.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i720 (.D(int_STM32_TX_Byte[720]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[720]));
    defparam r_TX_Byte_i0_i720.REGSET = "RESET";
    defparam r_TX_Byte_i0_i720.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i721 (.D(int_STM32_TX_Byte[721]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[721]));
    defparam r_TX_Byte_i0_i721.REGSET = "RESET";
    defparam r_TX_Byte_i0_i721.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i722 (.D(int_STM32_TX_Byte[722]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[722]));
    defparam r_TX_Byte_i0_i722.REGSET = "RESET";
    defparam r_TX_Byte_i0_i722.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i723 (.D(int_STM32_TX_Byte[723]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[723]));
    defparam r_TX_Byte_i0_i723.REGSET = "RESET";
    defparam r_TX_Byte_i0_i723.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i724 (.D(int_STM32_TX_Byte[724]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[724]));
    defparam r_TX_Byte_i0_i724.REGSET = "RESET";
    defparam r_TX_Byte_i0_i724.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i725 (.D(int_STM32_TX_Byte[725]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[725]));
    defparam r_TX_Byte_i0_i725.REGSET = "RESET";
    defparam r_TX_Byte_i0_i725.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i726 (.D(int_STM32_TX_Byte[726]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[726]));
    defparam r_TX_Byte_i0_i726.REGSET = "RESET";
    defparam r_TX_Byte_i0_i726.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i727 (.D(int_STM32_TX_Byte[727]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[727]));
    defparam r_TX_Byte_i0_i727.REGSET = "RESET";
    defparam r_TX_Byte_i0_i727.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i728 (.D(int_STM32_TX_Byte[728]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[728]));
    defparam r_TX_Byte_i0_i728.REGSET = "RESET";
    defparam r_TX_Byte_i0_i728.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i729 (.D(int_STM32_TX_Byte[729]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[729]));
    defparam r_TX_Byte_i0_i729.REGSET = "RESET";
    defparam r_TX_Byte_i0_i729.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i730 (.D(int_STM32_TX_Byte[730]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[730]));
    defparam r_TX_Byte_i0_i730.REGSET = "RESET";
    defparam r_TX_Byte_i0_i730.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i731 (.D(int_STM32_TX_Byte[731]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[731]));
    defparam r_TX_Byte_i0_i731.REGSET = "RESET";
    defparam r_TX_Byte_i0_i731.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i732 (.D(int_STM32_TX_Byte[732]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[732]));
    defparam r_TX_Byte_i0_i732.REGSET = "RESET";
    defparam r_TX_Byte_i0_i732.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i733 (.D(int_STM32_TX_Byte[733]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[733]));
    defparam r_TX_Byte_i0_i733.REGSET = "RESET";
    defparam r_TX_Byte_i0_i733.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i734 (.D(int_STM32_TX_Byte[734]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[734]));
    defparam r_TX_Byte_i0_i734.REGSET = "RESET";
    defparam r_TX_Byte_i0_i734.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i735 (.D(int_STM32_TX_Byte[735]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[735]));
    defparam r_TX_Byte_i0_i735.REGSET = "RESET";
    defparam r_TX_Byte_i0_i735.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i736 (.D(int_STM32_TX_Byte[736]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[736]));
    defparam r_TX_Byte_i0_i736.REGSET = "RESET";
    defparam r_TX_Byte_i0_i736.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i737 (.D(int_STM32_TX_Byte[737]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[737]));
    defparam r_TX_Byte_i0_i737.REGSET = "RESET";
    defparam r_TX_Byte_i0_i737.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i738 (.D(int_STM32_TX_Byte[738]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[738]));
    defparam r_TX_Byte_i0_i738.REGSET = "RESET";
    defparam r_TX_Byte_i0_i738.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i739 (.D(int_STM32_TX_Byte[739]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[739]));
    defparam r_TX_Byte_i0_i739.REGSET = "RESET";
    defparam r_TX_Byte_i0_i739.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i740 (.D(int_STM32_TX_Byte[740]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[740]));
    defparam r_TX_Byte_i0_i740.REGSET = "RESET";
    defparam r_TX_Byte_i0_i740.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i741 (.D(int_STM32_TX_Byte[741]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[741]));
    defparam r_TX_Byte_i0_i741.REGSET = "RESET";
    defparam r_TX_Byte_i0_i741.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i742 (.D(int_STM32_TX_Byte[742]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[742]));
    defparam r_TX_Byte_i0_i742.REGSET = "RESET";
    defparam r_TX_Byte_i0_i742.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i743 (.D(int_STM32_TX_Byte[743]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[743]));
    defparam r_TX_Byte_i0_i743.REGSET = "RESET";
    defparam r_TX_Byte_i0_i743.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i744 (.D(int_STM32_TX_Byte[744]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[744]));
    defparam r_TX_Byte_i0_i744.REGSET = "RESET";
    defparam r_TX_Byte_i0_i744.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i745 (.D(int_STM32_TX_Byte[745]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[745]));
    defparam r_TX_Byte_i0_i745.REGSET = "RESET";
    defparam r_TX_Byte_i0_i745.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i746 (.D(int_STM32_TX_Byte[746]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[746]));
    defparam r_TX_Byte_i0_i746.REGSET = "RESET";
    defparam r_TX_Byte_i0_i746.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i747 (.D(int_STM32_TX_Byte[747]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[747]));
    defparam r_TX_Byte_i0_i747.REGSET = "RESET";
    defparam r_TX_Byte_i0_i747.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i748 (.D(int_STM32_TX_Byte[748]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[748]));
    defparam r_TX_Byte_i0_i748.REGSET = "RESET";
    defparam r_TX_Byte_i0_i748.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i749 (.D(int_STM32_TX_Byte[749]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[749]));
    defparam r_TX_Byte_i0_i749.REGSET = "RESET";
    defparam r_TX_Byte_i0_i749.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i750 (.D(int_STM32_TX_Byte[750]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[750]));
    defparam r_TX_Byte_i0_i750.REGSET = "RESET";
    defparam r_TX_Byte_i0_i750.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i751 (.D(int_STM32_TX_Byte[751]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[751]));
    defparam r_TX_Byte_i0_i751.REGSET = "RESET";
    defparam r_TX_Byte_i0_i751.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i752 (.D(int_STM32_TX_Byte[752]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[752]));
    defparam r_TX_Byte_i0_i752.REGSET = "RESET";
    defparam r_TX_Byte_i0_i752.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i753 (.D(int_STM32_TX_Byte[753]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[753]));
    defparam r_TX_Byte_i0_i753.REGSET = "RESET";
    defparam r_TX_Byte_i0_i753.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i754 (.D(int_STM32_TX_Byte[754]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[754]));
    defparam r_TX_Byte_i0_i754.REGSET = "RESET";
    defparam r_TX_Byte_i0_i754.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i755 (.D(int_STM32_TX_Byte[755]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[755]));
    defparam r_TX_Byte_i0_i755.REGSET = "RESET";
    defparam r_TX_Byte_i0_i755.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i756 (.D(int_STM32_TX_Byte[756]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[756]));
    defparam r_TX_Byte_i0_i756.REGSET = "RESET";
    defparam r_TX_Byte_i0_i756.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i757 (.D(int_STM32_TX_Byte[757]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[757]));
    defparam r_TX_Byte_i0_i757.REGSET = "RESET";
    defparam r_TX_Byte_i0_i757.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i758 (.D(int_STM32_TX_Byte[758]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[758]));
    defparam r_TX_Byte_i0_i758.REGSET = "RESET";
    defparam r_TX_Byte_i0_i758.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i759 (.D(int_STM32_TX_Byte[759]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[759]));
    defparam r_TX_Byte_i0_i759.REGSET = "RESET";
    defparam r_TX_Byte_i0_i759.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i760 (.D(int_STM32_TX_Byte[760]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[760]));
    defparam r_TX_Byte_i0_i760.REGSET = "RESET";
    defparam r_TX_Byte_i0_i760.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i761 (.D(int_STM32_TX_Byte[761]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[761]));
    defparam r_TX_Byte_i0_i761.REGSET = "RESET";
    defparam r_TX_Byte_i0_i761.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i762 (.D(int_STM32_TX_Byte[762]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[762]));
    defparam r_TX_Byte_i0_i762.REGSET = "RESET";
    defparam r_TX_Byte_i0_i762.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i763 (.D(int_STM32_TX_Byte[763]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[763]));
    defparam r_TX_Byte_i0_i763.REGSET = "RESET";
    defparam r_TX_Byte_i0_i763.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i764 (.D(int_STM32_TX_Byte[764]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[764]));
    defparam r_TX_Byte_i0_i764.REGSET = "RESET";
    defparam r_TX_Byte_i0_i764.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i765 (.D(int_STM32_TX_Byte[765]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[765]));
    defparam r_TX_Byte_i0_i765.REGSET = "RESET";
    defparam r_TX_Byte_i0_i765.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i766 (.D(int_STM32_TX_Byte[766]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[766]));
    defparam r_TX_Byte_i0_i766.REGSET = "RESET";
    defparam r_TX_Byte_i0_i766.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i767 (.D(int_STM32_TX_Byte[767]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[767]));
    defparam r_TX_Byte_i0_i767.REGSET = "RESET";
    defparam r_TX_Byte_i0_i767.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i768 (.D(int_STM32_TX_Byte[768]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[768]));
    defparam r_TX_Byte_i0_i768.REGSET = "RESET";
    defparam r_TX_Byte_i0_i768.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i769 (.D(int_STM32_TX_Byte[769]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[769]));
    defparam r_TX_Byte_i0_i769.REGSET = "RESET";
    defparam r_TX_Byte_i0_i769.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i770 (.D(int_STM32_TX_Byte[770]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[770]));
    defparam r_TX_Byte_i0_i770.REGSET = "RESET";
    defparam r_TX_Byte_i0_i770.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i771 (.D(int_STM32_TX_Byte[771]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[771]));
    defparam r_TX_Byte_i0_i771.REGSET = "RESET";
    defparam r_TX_Byte_i0_i771.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i772 (.D(int_STM32_TX_Byte[772]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[772]));
    defparam r_TX_Byte_i0_i772.REGSET = "RESET";
    defparam r_TX_Byte_i0_i772.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i773 (.D(int_STM32_TX_Byte[773]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[773]));
    defparam r_TX_Byte_i0_i773.REGSET = "RESET";
    defparam r_TX_Byte_i0_i773.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i774 (.D(int_STM32_TX_Byte[774]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[774]));
    defparam r_TX_Byte_i0_i774.REGSET = "RESET";
    defparam r_TX_Byte_i0_i774.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i775 (.D(int_STM32_TX_Byte[775]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[775]));
    defparam r_TX_Byte_i0_i775.REGSET = "RESET";
    defparam r_TX_Byte_i0_i775.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i776 (.D(int_STM32_TX_Byte[776]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[776]));
    defparam r_TX_Byte_i0_i776.REGSET = "RESET";
    defparam r_TX_Byte_i0_i776.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i777 (.D(int_STM32_TX_Byte[777]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[777]));
    defparam r_TX_Byte_i0_i777.REGSET = "RESET";
    defparam r_TX_Byte_i0_i777.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i778 (.D(int_STM32_TX_Byte[778]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[778]));
    defparam r_TX_Byte_i0_i778.REGSET = "RESET";
    defparam r_TX_Byte_i0_i778.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i779 (.D(int_STM32_TX_Byte[779]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[779]));
    defparam r_TX_Byte_i0_i779.REGSET = "RESET";
    defparam r_TX_Byte_i0_i779.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i780 (.D(int_STM32_TX_Byte[780]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[780]));
    defparam r_TX_Byte_i0_i780.REGSET = "RESET";
    defparam r_TX_Byte_i0_i780.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i781 (.D(int_STM32_TX_Byte[781]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[781]));
    defparam r_TX_Byte_i0_i781.REGSET = "RESET";
    defparam r_TX_Byte_i0_i781.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i782 (.D(int_STM32_TX_Byte[782]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[782]));
    defparam r_TX_Byte_i0_i782.REGSET = "RESET";
    defparam r_TX_Byte_i0_i782.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i783 (.D(int_STM32_TX_Byte[783]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[783]));
    defparam r_TX_Byte_i0_i783.REGSET = "RESET";
    defparam r_TX_Byte_i0_i783.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i784 (.D(int_STM32_TX_Byte[784]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[784]));
    defparam r_TX_Byte_i0_i784.REGSET = "RESET";
    defparam r_TX_Byte_i0_i784.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i785 (.D(int_STM32_TX_Byte[785]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[785]));
    defparam r_TX_Byte_i0_i785.REGSET = "RESET";
    defparam r_TX_Byte_i0_i785.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i786 (.D(int_STM32_TX_Byte[786]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[786]));
    defparam r_TX_Byte_i0_i786.REGSET = "RESET";
    defparam r_TX_Byte_i0_i786.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i787 (.D(int_STM32_TX_Byte[787]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[787]));
    defparam r_TX_Byte_i0_i787.REGSET = "RESET";
    defparam r_TX_Byte_i0_i787.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i788 (.D(int_STM32_TX_Byte[788]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[788]));
    defparam r_TX_Byte_i0_i788.REGSET = "RESET";
    defparam r_TX_Byte_i0_i788.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i789 (.D(int_STM32_TX_Byte[789]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[789]));
    defparam r_TX_Byte_i0_i789.REGSET = "RESET";
    defparam r_TX_Byte_i0_i789.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i790 (.D(int_STM32_TX_Byte[790]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[790]));
    defparam r_TX_Byte_i0_i790.REGSET = "RESET";
    defparam r_TX_Byte_i0_i790.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i791 (.D(int_STM32_TX_Byte[791]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[791]));
    defparam r_TX_Byte_i0_i791.REGSET = "RESET";
    defparam r_TX_Byte_i0_i791.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i792 (.D(int_STM32_TX_Byte[792]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[792]));
    defparam r_TX_Byte_i0_i792.REGSET = "RESET";
    defparam r_TX_Byte_i0_i792.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i793 (.D(int_STM32_TX_Byte[793]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[793]));
    defparam r_TX_Byte_i0_i793.REGSET = "RESET";
    defparam r_TX_Byte_i0_i793.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i794 (.D(int_STM32_TX_Byte[794]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[794]));
    defparam r_TX_Byte_i0_i794.REGSET = "RESET";
    defparam r_TX_Byte_i0_i794.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i795 (.D(int_STM32_TX_Byte[795]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[795]));
    defparam r_TX_Byte_i0_i795.REGSET = "RESET";
    defparam r_TX_Byte_i0_i795.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i796 (.D(int_STM32_TX_Byte[796]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[796]));
    defparam r_TX_Byte_i0_i796.REGSET = "RESET";
    defparam r_TX_Byte_i0_i796.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i797 (.D(int_STM32_TX_Byte[797]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[797]));
    defparam r_TX_Byte_i0_i797.REGSET = "RESET";
    defparam r_TX_Byte_i0_i797.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i798 (.D(int_STM32_TX_Byte[798]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[798]));
    defparam r_TX_Byte_i0_i798.REGSET = "RESET";
    defparam r_TX_Byte_i0_i798.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i799 (.D(int_STM32_TX_Byte[799]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[799]));
    defparam r_TX_Byte_i0_i799.REGSET = "RESET";
    defparam r_TX_Byte_i0_i799.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i800 (.D(int_STM32_TX_Byte[800]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[800]));
    defparam r_TX_Byte_i0_i800.REGSET = "RESET";
    defparam r_TX_Byte_i0_i800.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i801 (.D(int_STM32_TX_Byte[801]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[801]));
    defparam r_TX_Byte_i0_i801.REGSET = "RESET";
    defparam r_TX_Byte_i0_i801.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i802 (.D(int_STM32_TX_Byte[802]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[802]));
    defparam r_TX_Byte_i0_i802.REGSET = "RESET";
    defparam r_TX_Byte_i0_i802.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i803 (.D(int_STM32_TX_Byte[803]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[803]));
    defparam r_TX_Byte_i0_i803.REGSET = "RESET";
    defparam r_TX_Byte_i0_i803.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i804 (.D(int_STM32_TX_Byte[804]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[804]));
    defparam r_TX_Byte_i0_i804.REGSET = "RESET";
    defparam r_TX_Byte_i0_i804.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i805 (.D(int_STM32_TX_Byte[805]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[805]));
    defparam r_TX_Byte_i0_i805.REGSET = "RESET";
    defparam r_TX_Byte_i0_i805.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i806 (.D(int_STM32_TX_Byte[806]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[806]));
    defparam r_TX_Byte_i0_i806.REGSET = "RESET";
    defparam r_TX_Byte_i0_i806.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i807 (.D(int_STM32_TX_Byte[807]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[807]));
    defparam r_TX_Byte_i0_i807.REGSET = "RESET";
    defparam r_TX_Byte_i0_i807.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i808 (.D(int_STM32_TX_Byte[808]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[808]));
    defparam r_TX_Byte_i0_i808.REGSET = "RESET";
    defparam r_TX_Byte_i0_i808.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i809 (.D(int_STM32_TX_Byte[809]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[809]));
    defparam r_TX_Byte_i0_i809.REGSET = "RESET";
    defparam r_TX_Byte_i0_i809.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i810 (.D(int_STM32_TX_Byte[810]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[810]));
    defparam r_TX_Byte_i0_i810.REGSET = "RESET";
    defparam r_TX_Byte_i0_i810.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i811 (.D(int_STM32_TX_Byte[811]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[811]));
    defparam r_TX_Byte_i0_i811.REGSET = "RESET";
    defparam r_TX_Byte_i0_i811.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i812 (.D(int_STM32_TX_Byte[812]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[812]));
    defparam r_TX_Byte_i0_i812.REGSET = "RESET";
    defparam r_TX_Byte_i0_i812.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i813 (.D(int_STM32_TX_Byte[813]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[813]));
    defparam r_TX_Byte_i0_i813.REGSET = "RESET";
    defparam r_TX_Byte_i0_i813.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i814 (.D(int_STM32_TX_Byte[814]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[814]));
    defparam r_TX_Byte_i0_i814.REGSET = "RESET";
    defparam r_TX_Byte_i0_i814.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i815 (.D(int_STM32_TX_Byte[815]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[815]));
    defparam r_TX_Byte_i0_i815.REGSET = "RESET";
    defparam r_TX_Byte_i0_i815.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i816 (.D(int_STM32_TX_Byte[816]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[816]));
    defparam r_TX_Byte_i0_i816.REGSET = "RESET";
    defparam r_TX_Byte_i0_i816.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i817 (.D(int_STM32_TX_Byte[817]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[817]));
    defparam r_TX_Byte_i0_i817.REGSET = "RESET";
    defparam r_TX_Byte_i0_i817.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i818 (.D(int_STM32_TX_Byte[818]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[818]));
    defparam r_TX_Byte_i0_i818.REGSET = "RESET";
    defparam r_TX_Byte_i0_i818.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i819 (.D(int_STM32_TX_Byte[819]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[819]));
    defparam r_TX_Byte_i0_i819.REGSET = "RESET";
    defparam r_TX_Byte_i0_i819.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i820 (.D(int_STM32_TX_Byte[820]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[820]));
    defparam r_TX_Byte_i0_i820.REGSET = "RESET";
    defparam r_TX_Byte_i0_i820.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i821 (.D(int_STM32_TX_Byte[821]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[821]));
    defparam r_TX_Byte_i0_i821.REGSET = "RESET";
    defparam r_TX_Byte_i0_i821.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i822 (.D(int_STM32_TX_Byte[822]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[822]));
    defparam r_TX_Byte_i0_i822.REGSET = "RESET";
    defparam r_TX_Byte_i0_i822.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i823 (.D(int_STM32_TX_Byte[823]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[823]));
    defparam r_TX_Byte_i0_i823.REGSET = "RESET";
    defparam r_TX_Byte_i0_i823.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i824 (.D(int_STM32_TX_Byte[824]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[824]));
    defparam r_TX_Byte_i0_i824.REGSET = "RESET";
    defparam r_TX_Byte_i0_i824.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i825 (.D(int_STM32_TX_Byte[825]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[825]));
    defparam r_TX_Byte_i0_i825.REGSET = "RESET";
    defparam r_TX_Byte_i0_i825.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i826 (.D(int_STM32_TX_Byte[826]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[826]));
    defparam r_TX_Byte_i0_i826.REGSET = "RESET";
    defparam r_TX_Byte_i0_i826.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i827 (.D(int_STM32_TX_Byte[827]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[827]));
    defparam r_TX_Byte_i0_i827.REGSET = "RESET";
    defparam r_TX_Byte_i0_i827.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i828 (.D(int_STM32_TX_Byte[828]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[828]));
    defparam r_TX_Byte_i0_i828.REGSET = "RESET";
    defparam r_TX_Byte_i0_i828.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i829 (.D(int_STM32_TX_Byte[829]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[829]));
    defparam r_TX_Byte_i0_i829.REGSET = "RESET";
    defparam r_TX_Byte_i0_i829.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i830 (.D(int_STM32_TX_Byte[830]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[830]));
    defparam r_TX_Byte_i0_i830.REGSET = "RESET";
    defparam r_TX_Byte_i0_i830.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i831 (.D(int_STM32_TX_Byte[831]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[831]));
    defparam r_TX_Byte_i0_i831.REGSET = "RESET";
    defparam r_TX_Byte_i0_i831.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i832 (.D(int_STM32_TX_Byte[832]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[832]));
    defparam r_TX_Byte_i0_i832.REGSET = "RESET";
    defparam r_TX_Byte_i0_i832.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i833 (.D(int_STM32_TX_Byte[833]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[833]));
    defparam r_TX_Byte_i0_i833.REGSET = "RESET";
    defparam r_TX_Byte_i0_i833.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i834 (.D(int_STM32_TX_Byte[834]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[834]));
    defparam r_TX_Byte_i0_i834.REGSET = "RESET";
    defparam r_TX_Byte_i0_i834.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i835 (.D(int_STM32_TX_Byte[835]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[835]));
    defparam r_TX_Byte_i0_i835.REGSET = "RESET";
    defparam r_TX_Byte_i0_i835.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i836 (.D(int_STM32_TX_Byte[836]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[836]));
    defparam r_TX_Byte_i0_i836.REGSET = "RESET";
    defparam r_TX_Byte_i0_i836.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i837 (.D(int_STM32_TX_Byte[837]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[837]));
    defparam r_TX_Byte_i0_i837.REGSET = "RESET";
    defparam r_TX_Byte_i0_i837.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i838 (.D(int_STM32_TX_Byte[838]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[838]));
    defparam r_TX_Byte_i0_i838.REGSET = "RESET";
    defparam r_TX_Byte_i0_i838.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i839 (.D(int_STM32_TX_Byte[839]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[839]));
    defparam r_TX_Byte_i0_i839.REGSET = "RESET";
    defparam r_TX_Byte_i0_i839.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i840 (.D(int_STM32_TX_Byte[840]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[840]));
    defparam r_TX_Byte_i0_i840.REGSET = "RESET";
    defparam r_TX_Byte_i0_i840.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i841 (.D(int_STM32_TX_Byte[841]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[841]));
    defparam r_TX_Byte_i0_i841.REGSET = "RESET";
    defparam r_TX_Byte_i0_i841.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i842 (.D(int_STM32_TX_Byte[842]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[842]));
    defparam r_TX_Byte_i0_i842.REGSET = "RESET";
    defparam r_TX_Byte_i0_i842.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i843 (.D(int_STM32_TX_Byte[843]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[843]));
    defparam r_TX_Byte_i0_i843.REGSET = "RESET";
    defparam r_TX_Byte_i0_i843.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i844 (.D(int_STM32_TX_Byte[844]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[844]));
    defparam r_TX_Byte_i0_i844.REGSET = "RESET";
    defparam r_TX_Byte_i0_i844.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i845 (.D(int_STM32_TX_Byte[845]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[845]));
    defparam r_TX_Byte_i0_i845.REGSET = "RESET";
    defparam r_TX_Byte_i0_i845.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i846 (.D(int_STM32_TX_Byte[846]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[846]));
    defparam r_TX_Byte_i0_i846.REGSET = "RESET";
    defparam r_TX_Byte_i0_i846.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i847 (.D(int_STM32_TX_Byte[847]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[847]));
    defparam r_TX_Byte_i0_i847.REGSET = "RESET";
    defparam r_TX_Byte_i0_i847.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i848 (.D(int_STM32_TX_Byte[848]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[848]));
    defparam r_TX_Byte_i0_i848.REGSET = "RESET";
    defparam r_TX_Byte_i0_i848.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i849 (.D(int_STM32_TX_Byte[849]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[849]));
    defparam r_TX_Byte_i0_i849.REGSET = "RESET";
    defparam r_TX_Byte_i0_i849.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i850 (.D(int_STM32_TX_Byte[850]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[850]));
    defparam r_TX_Byte_i0_i850.REGSET = "RESET";
    defparam r_TX_Byte_i0_i850.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i851 (.D(int_STM32_TX_Byte[851]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[851]));
    defparam r_TX_Byte_i0_i851.REGSET = "RESET";
    defparam r_TX_Byte_i0_i851.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i852 (.D(int_STM32_TX_Byte[852]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[852]));
    defparam r_TX_Byte_i0_i852.REGSET = "RESET";
    defparam r_TX_Byte_i0_i852.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i853 (.D(int_STM32_TX_Byte[853]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[853]));
    defparam r_TX_Byte_i0_i853.REGSET = "RESET";
    defparam r_TX_Byte_i0_i853.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i854 (.D(int_STM32_TX_Byte[854]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[854]));
    defparam r_TX_Byte_i0_i854.REGSET = "RESET";
    defparam r_TX_Byte_i0_i854.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i855 (.D(int_STM32_TX_Byte[855]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[855]));
    defparam r_TX_Byte_i0_i855.REGSET = "RESET";
    defparam r_TX_Byte_i0_i855.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i856 (.D(int_STM32_TX_Byte[856]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[856]));
    defparam r_TX_Byte_i0_i856.REGSET = "RESET";
    defparam r_TX_Byte_i0_i856.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i857 (.D(int_STM32_TX_Byte[857]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[857]));
    defparam r_TX_Byte_i0_i857.REGSET = "RESET";
    defparam r_TX_Byte_i0_i857.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i858 (.D(int_STM32_TX_Byte[858]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[858]));
    defparam r_TX_Byte_i0_i858.REGSET = "RESET";
    defparam r_TX_Byte_i0_i858.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i859 (.D(int_STM32_TX_Byte[859]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[859]));
    defparam r_TX_Byte_i0_i859.REGSET = "RESET";
    defparam r_TX_Byte_i0_i859.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i860 (.D(int_STM32_TX_Byte[860]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[860]));
    defparam r_TX_Byte_i0_i860.REGSET = "RESET";
    defparam r_TX_Byte_i0_i860.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i861 (.D(int_STM32_TX_Byte[861]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[861]));
    defparam r_TX_Byte_i0_i861.REGSET = "RESET";
    defparam r_TX_Byte_i0_i861.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i862 (.D(int_STM32_TX_Byte[862]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[862]));
    defparam r_TX_Byte_i0_i862.REGSET = "RESET";
    defparam r_TX_Byte_i0_i862.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i863 (.D(int_STM32_TX_Byte[863]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[863]));
    defparam r_TX_Byte_i0_i863.REGSET = "RESET";
    defparam r_TX_Byte_i0_i863.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i864 (.D(int_STM32_TX_Byte[864]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[864]));
    defparam r_TX_Byte_i0_i864.REGSET = "RESET";
    defparam r_TX_Byte_i0_i864.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i865 (.D(int_STM32_TX_Byte[865]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[865]));
    defparam r_TX_Byte_i0_i865.REGSET = "RESET";
    defparam r_TX_Byte_i0_i865.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i866 (.D(int_STM32_TX_Byte[866]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[866]));
    defparam r_TX_Byte_i0_i866.REGSET = "RESET";
    defparam r_TX_Byte_i0_i866.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i867 (.D(int_STM32_TX_Byte[867]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[867]));
    defparam r_TX_Byte_i0_i867.REGSET = "RESET";
    defparam r_TX_Byte_i0_i867.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i868 (.D(int_STM32_TX_Byte[868]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[868]));
    defparam r_TX_Byte_i0_i868.REGSET = "RESET";
    defparam r_TX_Byte_i0_i868.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i869 (.D(int_STM32_TX_Byte[869]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[869]));
    defparam r_TX_Byte_i0_i869.REGSET = "RESET";
    defparam r_TX_Byte_i0_i869.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i870 (.D(int_STM32_TX_Byte[870]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[870]));
    defparam r_TX_Byte_i0_i870.REGSET = "RESET";
    defparam r_TX_Byte_i0_i870.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i871 (.D(int_STM32_TX_Byte[871]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[871]));
    defparam r_TX_Byte_i0_i871.REGSET = "RESET";
    defparam r_TX_Byte_i0_i871.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i872 (.D(int_STM32_TX_Byte[872]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[872]));
    defparam r_TX_Byte_i0_i872.REGSET = "RESET";
    defparam r_TX_Byte_i0_i872.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i873 (.D(int_STM32_TX_Byte[873]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[873]));
    defparam r_TX_Byte_i0_i873.REGSET = "RESET";
    defparam r_TX_Byte_i0_i873.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i874 (.D(int_STM32_TX_Byte[874]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[874]));
    defparam r_TX_Byte_i0_i874.REGSET = "RESET";
    defparam r_TX_Byte_i0_i874.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i875 (.D(int_STM32_TX_Byte[875]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[875]));
    defparam r_TX_Byte_i0_i875.REGSET = "RESET";
    defparam r_TX_Byte_i0_i875.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i876 (.D(int_STM32_TX_Byte[876]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[876]));
    defparam r_TX_Byte_i0_i876.REGSET = "RESET";
    defparam r_TX_Byte_i0_i876.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i877 (.D(int_STM32_TX_Byte[877]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[877]));
    defparam r_TX_Byte_i0_i877.REGSET = "RESET";
    defparam r_TX_Byte_i0_i877.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i878 (.D(int_STM32_TX_Byte[878]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[878]));
    defparam r_TX_Byte_i0_i878.REGSET = "RESET";
    defparam r_TX_Byte_i0_i878.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i879 (.D(int_STM32_TX_Byte[879]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[879]));
    defparam r_TX_Byte_i0_i879.REGSET = "RESET";
    defparam r_TX_Byte_i0_i879.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i880 (.D(int_STM32_TX_Byte[880]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[880]));
    defparam r_TX_Byte_i0_i880.REGSET = "RESET";
    defparam r_TX_Byte_i0_i880.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i881 (.D(int_STM32_TX_Byte[881]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[881]));
    defparam r_TX_Byte_i0_i881.REGSET = "RESET";
    defparam r_TX_Byte_i0_i881.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i882 (.D(int_STM32_TX_Byte[882]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[882]));
    defparam r_TX_Byte_i0_i882.REGSET = "RESET";
    defparam r_TX_Byte_i0_i882.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i883 (.D(int_STM32_TX_Byte[883]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[883]));
    defparam r_TX_Byte_i0_i883.REGSET = "RESET";
    defparam r_TX_Byte_i0_i883.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i884 (.D(int_STM32_TX_Byte[884]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[884]));
    defparam r_TX_Byte_i0_i884.REGSET = "RESET";
    defparam r_TX_Byte_i0_i884.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i885 (.D(int_STM32_TX_Byte[885]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[885]));
    defparam r_TX_Byte_i0_i885.REGSET = "RESET";
    defparam r_TX_Byte_i0_i885.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i886 (.D(int_STM32_TX_Byte[886]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[886]));
    defparam r_TX_Byte_i0_i886.REGSET = "RESET";
    defparam r_TX_Byte_i0_i886.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i887 (.D(int_STM32_TX_Byte[887]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[887]));
    defparam r_TX_Byte_i0_i887.REGSET = "RESET";
    defparam r_TX_Byte_i0_i887.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i888 (.D(int_STM32_TX_Byte[888]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[888]));
    defparam r_TX_Byte_i0_i888.REGSET = "RESET";
    defparam r_TX_Byte_i0_i888.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i889 (.D(int_STM32_TX_Byte[889]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[889]));
    defparam r_TX_Byte_i0_i889.REGSET = "RESET";
    defparam r_TX_Byte_i0_i889.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i890 (.D(int_STM32_TX_Byte[890]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[890]));
    defparam r_TX_Byte_i0_i890.REGSET = "RESET";
    defparam r_TX_Byte_i0_i890.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i891 (.D(int_STM32_TX_Byte[891]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[891]));
    defparam r_TX_Byte_i0_i891.REGSET = "RESET";
    defparam r_TX_Byte_i0_i891.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i892 (.D(int_STM32_TX_Byte[892]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[892]));
    defparam r_TX_Byte_i0_i892.REGSET = "RESET";
    defparam r_TX_Byte_i0_i892.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i893 (.D(int_STM32_TX_Byte[893]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[893]));
    defparam r_TX_Byte_i0_i893.REGSET = "RESET";
    defparam r_TX_Byte_i0_i893.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i894 (.D(int_STM32_TX_Byte[894]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[894]));
    defparam r_TX_Byte_i0_i894.REGSET = "RESET";
    defparam r_TX_Byte_i0_i894.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i895 (.D(int_STM32_TX_Byte[895]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[895]));
    defparam r_TX_Byte_i0_i895.REGSET = "RESET";
    defparam r_TX_Byte_i0_i895.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i896 (.D(int_STM32_TX_Byte[896]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[896]));
    defparam r_TX_Byte_i0_i896.REGSET = "RESET";
    defparam r_TX_Byte_i0_i896.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i897 (.D(int_STM32_TX_Byte[897]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[897]));
    defparam r_TX_Byte_i0_i897.REGSET = "RESET";
    defparam r_TX_Byte_i0_i897.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i898 (.D(int_STM32_TX_Byte[898]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[898]));
    defparam r_TX_Byte_i0_i898.REGSET = "RESET";
    defparam r_TX_Byte_i0_i898.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i899 (.D(int_STM32_TX_Byte[899]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[899]));
    defparam r_TX_Byte_i0_i899.REGSET = "RESET";
    defparam r_TX_Byte_i0_i899.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i900 (.D(int_STM32_TX_Byte[900]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[900]));
    defparam r_TX_Byte_i0_i900.REGSET = "RESET";
    defparam r_TX_Byte_i0_i900.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i901 (.D(int_STM32_TX_Byte[901]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[901]));
    defparam r_TX_Byte_i0_i901.REGSET = "RESET";
    defparam r_TX_Byte_i0_i901.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i902 (.D(int_STM32_TX_Byte[902]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[902]));
    defparam r_TX_Byte_i0_i902.REGSET = "RESET";
    defparam r_TX_Byte_i0_i902.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i903 (.D(int_STM32_TX_Byte[903]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[903]));
    defparam r_TX_Byte_i0_i903.REGSET = "RESET";
    defparam r_TX_Byte_i0_i903.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i904 (.D(int_STM32_TX_Byte[904]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[904]));
    defparam r_TX_Byte_i0_i904.REGSET = "RESET";
    defparam r_TX_Byte_i0_i904.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i905 (.D(int_STM32_TX_Byte[905]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[905]));
    defparam r_TX_Byte_i0_i905.REGSET = "RESET";
    defparam r_TX_Byte_i0_i905.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i906 (.D(int_STM32_TX_Byte[906]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[906]));
    defparam r_TX_Byte_i0_i906.REGSET = "RESET";
    defparam r_TX_Byte_i0_i906.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i907 (.D(int_STM32_TX_Byte[907]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[907]));
    defparam r_TX_Byte_i0_i907.REGSET = "RESET";
    defparam r_TX_Byte_i0_i907.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i908 (.D(int_STM32_TX_Byte[908]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[908]));
    defparam r_TX_Byte_i0_i908.REGSET = "RESET";
    defparam r_TX_Byte_i0_i908.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i909 (.D(int_STM32_TX_Byte[909]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[909]));
    defparam r_TX_Byte_i0_i909.REGSET = "RESET";
    defparam r_TX_Byte_i0_i909.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i910 (.D(int_STM32_TX_Byte[910]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[910]));
    defparam r_TX_Byte_i0_i910.REGSET = "RESET";
    defparam r_TX_Byte_i0_i910.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i911 (.D(int_STM32_TX_Byte[911]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[911]));
    defparam r_TX_Byte_i0_i911.REGSET = "RESET";
    defparam r_TX_Byte_i0_i911.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i912 (.D(int_STM32_TX_Byte[912]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[912]));
    defparam r_TX_Byte_i0_i912.REGSET = "RESET";
    defparam r_TX_Byte_i0_i912.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i913 (.D(int_STM32_TX_Byte[913]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[913]));
    defparam r_TX_Byte_i0_i913.REGSET = "RESET";
    defparam r_TX_Byte_i0_i913.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i914 (.D(int_STM32_TX_Byte[914]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[914]));
    defparam r_TX_Byte_i0_i914.REGSET = "RESET";
    defparam r_TX_Byte_i0_i914.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i915 (.D(int_STM32_TX_Byte[915]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[915]));
    defparam r_TX_Byte_i0_i915.REGSET = "RESET";
    defparam r_TX_Byte_i0_i915.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i916 (.D(int_STM32_TX_Byte[916]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[916]));
    defparam r_TX_Byte_i0_i916.REGSET = "RESET";
    defparam r_TX_Byte_i0_i916.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i917 (.D(int_STM32_TX_Byte[917]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[917]));
    defparam r_TX_Byte_i0_i917.REGSET = "RESET";
    defparam r_TX_Byte_i0_i917.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i918 (.D(int_STM32_TX_Byte[918]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[918]));
    defparam r_TX_Byte_i0_i918.REGSET = "RESET";
    defparam r_TX_Byte_i0_i918.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i919 (.D(int_STM32_TX_Byte[919]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[919]));
    defparam r_TX_Byte_i0_i919.REGSET = "RESET";
    defparam r_TX_Byte_i0_i919.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i920 (.D(int_STM32_TX_Byte[920]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[920]));
    defparam r_TX_Byte_i0_i920.REGSET = "RESET";
    defparam r_TX_Byte_i0_i920.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i921 (.D(int_STM32_TX_Byte[921]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[921]));
    defparam r_TX_Byte_i0_i921.REGSET = "RESET";
    defparam r_TX_Byte_i0_i921.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i922 (.D(int_STM32_TX_Byte[922]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[922]));
    defparam r_TX_Byte_i0_i922.REGSET = "RESET";
    defparam r_TX_Byte_i0_i922.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i923 (.D(int_STM32_TX_Byte[923]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[923]));
    defparam r_TX_Byte_i0_i923.REGSET = "RESET";
    defparam r_TX_Byte_i0_i923.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i924 (.D(int_STM32_TX_Byte[924]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[924]));
    defparam r_TX_Byte_i0_i924.REGSET = "RESET";
    defparam r_TX_Byte_i0_i924.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i925 (.D(int_STM32_TX_Byte[925]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[925]));
    defparam r_TX_Byte_i0_i925.REGSET = "RESET";
    defparam r_TX_Byte_i0_i925.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i926 (.D(int_STM32_TX_Byte[926]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[926]));
    defparam r_TX_Byte_i0_i926.REGSET = "RESET";
    defparam r_TX_Byte_i0_i926.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i927 (.D(int_STM32_TX_Byte[927]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[927]));
    defparam r_TX_Byte_i0_i927.REGSET = "RESET";
    defparam r_TX_Byte_i0_i927.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i928 (.D(int_STM32_TX_Byte[928]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[928]));
    defparam r_TX_Byte_i0_i928.REGSET = "RESET";
    defparam r_TX_Byte_i0_i928.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i929 (.D(int_STM32_TX_Byte[929]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[929]));
    defparam r_TX_Byte_i0_i929.REGSET = "RESET";
    defparam r_TX_Byte_i0_i929.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i930 (.D(int_STM32_TX_Byte[930]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[930]));
    defparam r_TX_Byte_i0_i930.REGSET = "RESET";
    defparam r_TX_Byte_i0_i930.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i931 (.D(int_STM32_TX_Byte[931]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[931]));
    defparam r_TX_Byte_i0_i931.REGSET = "RESET";
    defparam r_TX_Byte_i0_i931.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i932 (.D(int_STM32_TX_Byte[932]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[932]));
    defparam r_TX_Byte_i0_i932.REGSET = "RESET";
    defparam r_TX_Byte_i0_i932.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i933 (.D(int_STM32_TX_Byte[933]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[933]));
    defparam r_TX_Byte_i0_i933.REGSET = "RESET";
    defparam r_TX_Byte_i0_i933.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i934 (.D(int_STM32_TX_Byte[934]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[934]));
    defparam r_TX_Byte_i0_i934.REGSET = "RESET";
    defparam r_TX_Byte_i0_i934.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i935 (.D(int_STM32_TX_Byte[935]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[935]));
    defparam r_TX_Byte_i0_i935.REGSET = "RESET";
    defparam r_TX_Byte_i0_i935.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i936 (.D(int_STM32_TX_Byte[936]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[936]));
    defparam r_TX_Byte_i0_i936.REGSET = "RESET";
    defparam r_TX_Byte_i0_i936.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i937 (.D(int_STM32_TX_Byte[937]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[937]));
    defparam r_TX_Byte_i0_i937.REGSET = "RESET";
    defparam r_TX_Byte_i0_i937.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i938 (.D(int_STM32_TX_Byte[938]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[938]));
    defparam r_TX_Byte_i0_i938.REGSET = "RESET";
    defparam r_TX_Byte_i0_i938.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i939 (.D(int_STM32_TX_Byte[939]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[939]));
    defparam r_TX_Byte_i0_i939.REGSET = "RESET";
    defparam r_TX_Byte_i0_i939.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i940 (.D(int_STM32_TX_Byte[940]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[940]));
    defparam r_TX_Byte_i0_i940.REGSET = "RESET";
    defparam r_TX_Byte_i0_i940.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i941 (.D(int_STM32_TX_Byte[941]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[941]));
    defparam r_TX_Byte_i0_i941.REGSET = "RESET";
    defparam r_TX_Byte_i0_i941.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i942 (.D(int_STM32_TX_Byte[942]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[942]));
    defparam r_TX_Byte_i0_i942.REGSET = "RESET";
    defparam r_TX_Byte_i0_i942.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i943 (.D(int_STM32_TX_Byte[943]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[943]));
    defparam r_TX_Byte_i0_i943.REGSET = "RESET";
    defparam r_TX_Byte_i0_i943.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i944 (.D(int_STM32_TX_Byte[944]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[944]));
    defparam r_TX_Byte_i0_i944.REGSET = "RESET";
    defparam r_TX_Byte_i0_i944.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i945 (.D(int_STM32_TX_Byte[945]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[945]));
    defparam r_TX_Byte_i0_i945.REGSET = "RESET";
    defparam r_TX_Byte_i0_i945.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i946 (.D(int_STM32_TX_Byte[946]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[946]));
    defparam r_TX_Byte_i0_i946.REGSET = "RESET";
    defparam r_TX_Byte_i0_i946.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i947 (.D(int_STM32_TX_Byte[947]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[947]));
    defparam r_TX_Byte_i0_i947.REGSET = "RESET";
    defparam r_TX_Byte_i0_i947.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i948 (.D(int_STM32_TX_Byte[948]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[948]));
    defparam r_TX_Byte_i0_i948.REGSET = "RESET";
    defparam r_TX_Byte_i0_i948.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i949 (.D(int_STM32_TX_Byte[949]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[949]));
    defparam r_TX_Byte_i0_i949.REGSET = "RESET";
    defparam r_TX_Byte_i0_i949.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i950 (.D(int_STM32_TX_Byte[950]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[950]));
    defparam r_TX_Byte_i0_i950.REGSET = "RESET";
    defparam r_TX_Byte_i0_i950.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i951 (.D(int_STM32_TX_Byte[951]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[951]));
    defparam r_TX_Byte_i0_i951.REGSET = "RESET";
    defparam r_TX_Byte_i0_i951.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i952 (.D(int_STM32_TX_Byte[952]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[952]));
    defparam r_TX_Byte_i0_i952.REGSET = "RESET";
    defparam r_TX_Byte_i0_i952.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i953 (.D(int_STM32_TX_Byte[953]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[953]));
    defparam r_TX_Byte_i0_i953.REGSET = "RESET";
    defparam r_TX_Byte_i0_i953.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i954 (.D(int_STM32_TX_Byte[954]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[954]));
    defparam r_TX_Byte_i0_i954.REGSET = "RESET";
    defparam r_TX_Byte_i0_i954.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i955 (.D(int_STM32_TX_Byte[955]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[955]));
    defparam r_TX_Byte_i0_i955.REGSET = "RESET";
    defparam r_TX_Byte_i0_i955.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i956 (.D(int_STM32_TX_Byte[956]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[956]));
    defparam r_TX_Byte_i0_i956.REGSET = "RESET";
    defparam r_TX_Byte_i0_i956.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i957 (.D(int_STM32_TX_Byte[957]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[957]));
    defparam r_TX_Byte_i0_i957.REGSET = "RESET";
    defparam r_TX_Byte_i0_i957.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i958 (.D(int_STM32_TX_Byte[958]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[958]));
    defparam r_TX_Byte_i0_i958.REGSET = "RESET";
    defparam r_TX_Byte_i0_i958.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i959 (.D(int_STM32_TX_Byte[959]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[959]));
    defparam r_TX_Byte_i0_i959.REGSET = "RESET";
    defparam r_TX_Byte_i0_i959.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i960 (.D(int_STM32_TX_Byte[960]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[960]));
    defparam r_TX_Byte_i0_i960.REGSET = "RESET";
    defparam r_TX_Byte_i0_i960.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i961 (.D(int_STM32_TX_Byte[961]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[961]));
    defparam r_TX_Byte_i0_i961.REGSET = "RESET";
    defparam r_TX_Byte_i0_i961.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i962 (.D(int_STM32_TX_Byte[962]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[962]));
    defparam r_TX_Byte_i0_i962.REGSET = "RESET";
    defparam r_TX_Byte_i0_i962.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i963 (.D(int_STM32_TX_Byte[963]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[963]));
    defparam r_TX_Byte_i0_i963.REGSET = "RESET";
    defparam r_TX_Byte_i0_i963.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i964 (.D(int_STM32_TX_Byte[964]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[964]));
    defparam r_TX_Byte_i0_i964.REGSET = "RESET";
    defparam r_TX_Byte_i0_i964.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i965 (.D(int_STM32_TX_Byte[965]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[965]));
    defparam r_TX_Byte_i0_i965.REGSET = "RESET";
    defparam r_TX_Byte_i0_i965.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i966 (.D(int_STM32_TX_Byte[966]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[966]));
    defparam r_TX_Byte_i0_i966.REGSET = "RESET";
    defparam r_TX_Byte_i0_i966.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i967 (.D(int_STM32_TX_Byte[967]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[967]));
    defparam r_TX_Byte_i0_i967.REGSET = "RESET";
    defparam r_TX_Byte_i0_i967.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i968 (.D(int_STM32_TX_Byte[968]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[968]));
    defparam r_TX_Byte_i0_i968.REGSET = "RESET";
    defparam r_TX_Byte_i0_i968.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i969 (.D(int_STM32_TX_Byte[969]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[969]));
    defparam r_TX_Byte_i0_i969.REGSET = "RESET";
    defparam r_TX_Byte_i0_i969.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i970 (.D(int_STM32_TX_Byte[970]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[970]));
    defparam r_TX_Byte_i0_i970.REGSET = "RESET";
    defparam r_TX_Byte_i0_i970.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i971 (.D(int_STM32_TX_Byte[971]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[971]));
    defparam r_TX_Byte_i0_i971.REGSET = "RESET";
    defparam r_TX_Byte_i0_i971.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i972 (.D(int_STM32_TX_Byte[972]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[972]));
    defparam r_TX_Byte_i0_i972.REGSET = "RESET";
    defparam r_TX_Byte_i0_i972.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i973 (.D(int_STM32_TX_Byte[973]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[973]));
    defparam r_TX_Byte_i0_i973.REGSET = "RESET";
    defparam r_TX_Byte_i0_i973.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i974 (.D(int_STM32_TX_Byte[974]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[974]));
    defparam r_TX_Byte_i0_i974.REGSET = "RESET";
    defparam r_TX_Byte_i0_i974.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i975 (.D(int_STM32_TX_Byte[975]), 
            .SP(int_STM32_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[975]));
    defparam r_TX_Byte_i0_i975.REGSET = "RESET";
    defparam r_TX_Byte_i0_i975.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i976 (.D(int_STM32_TX_Byte[976]), 
            .SP(maxfan_replicated_net_47), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[976]));
    defparam r_TX_Byte_i0_i976.REGSET = "RESET";
    defparam r_TX_Byte_i0_i976.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i977 (.D(int_STM32_TX_Byte[977]), 
            .SP(maxfan_replicated_net_47), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[977]));
    defparam r_TX_Byte_i0_i977.REGSET = "RESET";
    defparam r_TX_Byte_i0_i977.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i978 (.D(int_STM32_TX_Byte[978]), 
            .SP(maxfan_replicated_net_47), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[978]));
    defparam r_TX_Byte_i0_i978.REGSET = "RESET";
    defparam r_TX_Byte_i0_i978.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i979 (.D(int_STM32_TX_Byte[979]), 
            .SP(maxfan_replicated_net_47), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[979]));
    defparam r_TX_Byte_i0_i979.REGSET = "RESET";
    defparam r_TX_Byte_i0_i979.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i980 (.D(int_STM32_TX_Byte[980]), 
            .SP(maxfan_replicated_net_47), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[980]));
    defparam r_TX_Byte_i0_i980.REGSET = "RESET";
    defparam r_TX_Byte_i0_i980.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i981 (.D(int_STM32_TX_Byte[981]), 
            .SP(maxfan_replicated_net_47), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[981]));
    defparam r_TX_Byte_i0_i981.REGSET = "RESET";
    defparam r_TX_Byte_i0_i981.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i982 (.D(int_STM32_TX_Byte[982]), 
            .SP(maxfan_replicated_net_47), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[982]));
    defparam r_TX_Byte_i0_i982.REGSET = "RESET";
    defparam r_TX_Byte_i0_i982.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i983 (.D(int_STM32_TX_Byte[983]), 
            .SP(maxfan_replicated_net_47), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[983]));
    defparam r_TX_Byte_i0_i983.REGSET = "RESET";
    defparam r_TX_Byte_i0_i983.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i984 (.D(int_STM32_TX_Byte[984]), 
            .SP(maxfan_replicated_net_47), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[984]));
    defparam r_TX_Byte_i0_i984.REGSET = "RESET";
    defparam r_TX_Byte_i0_i984.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i985 (.D(int_STM32_TX_Byte[985]), 
            .SP(maxfan_replicated_net_47), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[985]));
    defparam r_TX_Byte_i0_i985.REGSET = "RESET";
    defparam r_TX_Byte_i0_i985.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i986 (.D(int_STM32_TX_Byte[986]), 
            .SP(maxfan_replicated_net_47), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[986]));
    defparam r_TX_Byte_i0_i986.REGSET = "RESET";
    defparam r_TX_Byte_i0_i986.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i987 (.D(int_STM32_TX_Byte[987]), 
            .SP(maxfan_replicated_net_47), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[987]));
    defparam r_TX_Byte_i0_i987.REGSET = "RESET";
    defparam r_TX_Byte_i0_i987.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i988 (.D(int_STM32_TX_Byte[988]), 
            .SP(maxfan_replicated_net_47), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[988]));
    defparam r_TX_Byte_i0_i988.REGSET = "RESET";
    defparam r_TX_Byte_i0_i988.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i989 (.D(int_STM32_TX_Byte[989]), 
            .SP(maxfan_replicated_net_47), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[989]));
    defparam r_TX_Byte_i0_i989.REGSET = "RESET";
    defparam r_TX_Byte_i0_i989.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i990 (.D(int_STM32_TX_Byte[990]), 
            .SP(maxfan_replicated_net_47), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[990]));
    defparam r_TX_Byte_i0_i990.REGSET = "RESET";
    defparam r_TX_Byte_i0_i990.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i991 (.D(int_STM32_TX_Byte[991]), 
            .SP(maxfan_replicated_net_47), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[991]));
    defparam r_TX_Byte_i0_i991.REGSET = "RESET";
    defparam r_TX_Byte_i0_i991.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i992 (.D(int_STM32_TX_Byte[992]), 
            .SP(maxfan_replicated_net_47), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[992]));
    defparam r_TX_Byte_i0_i992.REGSET = "RESET";
    defparam r_TX_Byte_i0_i992.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i993 (.D(int_STM32_TX_Byte[993]), 
            .SP(maxfan_replicated_net_47), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[993]));
    defparam r_TX_Byte_i0_i993.REGSET = "RESET";
    defparam r_TX_Byte_i0_i993.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i994 (.D(int_STM32_TX_Byte[994]), 
            .SP(maxfan_replicated_net_47), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[994]));
    defparam r_TX_Byte_i0_i994.REGSET = "RESET";
    defparam r_TX_Byte_i0_i994.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i995 (.D(int_STM32_TX_Byte[995]), 
            .SP(maxfan_replicated_net_47), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[995]));
    defparam r_TX_Byte_i0_i995.REGSET = "RESET";
    defparam r_TX_Byte_i0_i995.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i996 (.D(int_STM32_TX_Byte[996]), 
            .SP(maxfan_replicated_net_47), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[996]));
    defparam r_TX_Byte_i0_i996.REGSET = "RESET";
    defparam r_TX_Byte_i0_i996.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i997 (.D(int_STM32_TX_Byte[997]), 
            .SP(maxfan_replicated_net_47), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[997]));
    defparam r_TX_Byte_i0_i997.REGSET = "RESET";
    defparam r_TX_Byte_i0_i997.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i998 (.D(int_STM32_TX_Byte[998]), 
            .SP(maxfan_replicated_net_47), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[998]));
    defparam r_TX_Byte_i0_i998.REGSET = "RESET";
    defparam r_TX_Byte_i0_i998.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i999 (.D(int_STM32_TX_Byte[999]), 
            .SP(maxfan_replicated_net_47), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[999]));
    defparam r_TX_Byte_i0_i999.REGSET = "RESET";
    defparam r_TX_Byte_i0_i999.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i1000 (.D(int_STM32_TX_Byte[1000]), 
            .SP(maxfan_replicated_net_47), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[1000]));
    defparam r_TX_Byte_i0_i1000.REGSET = "RESET";
    defparam r_TX_Byte_i0_i1000.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i1001 (.D(int_STM32_TX_Byte[1001]), 
            .SP(maxfan_replicated_net_47), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[1001]));
    defparam r_TX_Byte_i0_i1001.REGSET = "RESET";
    defparam r_TX_Byte_i0_i1001.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i1002 (.D(int_STM32_TX_Byte[1002]), 
            .SP(maxfan_replicated_net_47), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[1002]));
    defparam r_TX_Byte_i0_i1002.REGSET = "RESET";
    defparam r_TX_Byte_i0_i1002.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i1003 (.D(int_STM32_TX_Byte[1003]), 
            .SP(maxfan_replicated_net_47), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[1003]));
    defparam r_TX_Byte_i0_i1003.REGSET = "RESET";
    defparam r_TX_Byte_i0_i1003.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i1004 (.D(int_STM32_TX_Byte[1004]), 
            .SP(maxfan_replicated_net_47), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[1004]));
    defparam r_TX_Byte_i0_i1004.REGSET = "RESET";
    defparam r_TX_Byte_i0_i1004.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i1005 (.D(int_STM32_TX_Byte[1005]), 
            .SP(maxfan_replicated_net_47), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[1005]));
    defparam r_TX_Byte_i0_i1005.REGSET = "RESET";
    defparam r_TX_Byte_i0_i1005.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i1006 (.D(int_STM32_TX_Byte[1006]), 
            .SP(maxfan_replicated_net_47), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[1006]));
    defparam r_TX_Byte_i0_i1006.REGSET = "RESET";
    defparam r_TX_Byte_i0_i1006.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i1007 (.D(int_STM32_TX_Byte[1007]), 
            .SP(maxfan_replicated_net_47), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[1007]));
    defparam r_TX_Byte_i0_i1007.REGSET = "RESET";
    defparam r_TX_Byte_i0_i1007.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i1008 (.D(int_STM32_TX_Byte[1008]), 
            .SP(maxfan_replicated_net_47), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[1008]));
    defparam r_TX_Byte_i0_i1008.REGSET = "RESET";
    defparam r_TX_Byte_i0_i1008.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i1009 (.D(int_STM32_TX_Byte[1009]), 
            .SP(maxfan_replicated_net_47), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[1009]));
    defparam r_TX_Byte_i0_i1009.REGSET = "RESET";
    defparam r_TX_Byte_i0_i1009.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i1010 (.D(int_STM32_TX_Byte[1010]), 
            .SP(maxfan_replicated_net_47), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[1010]));
    defparam r_TX_Byte_i0_i1010.REGSET = "RESET";
    defparam r_TX_Byte_i0_i1010.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i1011 (.D(int_STM32_TX_Byte[1011]), 
            .SP(maxfan_replicated_net_47), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[1011]));
    defparam r_TX_Byte_i0_i1011.REGSET = "RESET";
    defparam r_TX_Byte_i0_i1011.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i1012 (.D(int_STM32_TX_Byte[1012]), 
            .SP(maxfan_replicated_net_47), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[1012]));
    defparam r_TX_Byte_i0_i1012.REGSET = "RESET";
    defparam r_TX_Byte_i0_i1012.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i1013 (.D(int_STM32_TX_Byte[1013]), 
            .SP(maxfan_replicated_net_47), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[1013]));
    defparam r_TX_Byte_i0_i1013.REGSET = "RESET";
    defparam r_TX_Byte_i0_i1013.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i1014 (.D(int_STM32_TX_Byte[1014]), 
            .SP(maxfan_replicated_net_47), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[1014]));
    defparam r_TX_Byte_i0_i1014.REGSET = "RESET";
    defparam r_TX_Byte_i0_i1014.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i1015 (.D(int_STM32_TX_Byte[1015]), 
            .SP(maxfan_replicated_net_47), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[1015]));
    defparam r_TX_Byte_i0_i1015.REGSET = "RESET";
    defparam r_TX_Byte_i0_i1015.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i1016 (.D(int_STM32_TX_Byte[1016]), 
            .SP(maxfan_replicated_net_47), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[1016]));
    defparam r_TX_Byte_i0_i1016.REGSET = "RESET";
    defparam r_TX_Byte_i0_i1016.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i1017 (.D(int_STM32_TX_Byte[1017]), 
            .SP(maxfan_replicated_net_47), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[1017]));
    defparam r_TX_Byte_i0_i1017.REGSET = "RESET";
    defparam r_TX_Byte_i0_i1017.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i1018 (.D(int_STM32_TX_Byte[1018]), 
            .SP(maxfan_replicated_net_47), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[1018]));
    defparam r_TX_Byte_i0_i1018.REGSET = "RESET";
    defparam r_TX_Byte_i0_i1018.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i1019 (.D(int_STM32_TX_Byte[1019]), 
            .SP(maxfan_replicated_net_47), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[1019]));
    defparam r_TX_Byte_i0_i1019.REGSET = "RESET";
    defparam r_TX_Byte_i0_i1019.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i1020 (.D(int_STM32_TX_Byte[1020]), 
            .SP(maxfan_replicated_net_47), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[1020]));
    defparam r_TX_Byte_i0_i1020.REGSET = "RESET";
    defparam r_TX_Byte_i0_i1020.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i1021 (.D(int_STM32_TX_Byte[1021]), 
            .SP(maxfan_replicated_net_47), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[1021]));
    defparam r_TX_Byte_i0_i1021.REGSET = "RESET";
    defparam r_TX_Byte_i0_i1021.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i1022 (.D(int_STM32_TX_Byte[1022]), 
            .SP(maxfan_replicated_net_47), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[1022]));
    defparam r_TX_Byte_i0_i1022.REGSET = "RESET";
    defparam r_TX_Byte_i0_i1022.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i1023 (.D(int_STM32_TX_Byte[1023]), 
            .SP(maxfan_replicated_net_47), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[1023]));
    defparam r_TX_Byte_i0_i1023.REGSET = "RESET";
    defparam r_TX_Byte_i0_i1023.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i1 (.D(r_TX_Bit_Count_9__N_3317[1]), 
            .SP(n8870), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(r_TX_Bit_Count[1]));
    defparam r_TX_Bit_Count_i1.REGSET = "SET";
    defparam r_TX_Bit_Count_i1.SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7637_3_lut (.A(n15329), 
            .B(n15389), .C(r_TX_Bit_Count[2]), .Z(n13483));
    defparam i7637_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_45  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[242]), .C(r_TX_Byte[243]), .D(r_TX_Bit_Count[1]), 
            .Z(n14510));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_45 .INIT = "0xe4aa";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i2 (.D(r_TX_Bit_Count_9__N_3317[2]), 
            .SP(n8870), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(r_TX_Bit_Count[2]));
    defparam r_TX_Bit_Count_i2.REGSET = "SET";
    defparam r_TX_Bit_Count_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i3 (.D(r_TX_Bit_Count_9__N_3317[3]), 
            .SP(n8870), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(r_TX_Bit_Count[3]));
    defparam r_TX_Bit_Count_i3.REGSET = "SET";
    defparam r_TX_Bit_Count_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i4 (.D(r_TX_Bit_Count_9__N_3317[4]), 
            .SP(n8870), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(r_TX_Bit_Count[4]));
    defparam r_TX_Bit_Count_i4.REGSET = "SET";
    defparam r_TX_Bit_Count_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i5 (.D(r_TX_Bit_Count_9__N_3317[5]), 
            .SP(n8870), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(r_TX_Bit_Count[5]));
    defparam r_TX_Bit_Count_i5.REGSET = "SET";
    defparam r_TX_Bit_Count_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i6 (.D(r_TX_Bit_Count_9__N_3317[6]), 
            .SP(n8870), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(r_TX_Bit_Count[6]));
    defparam r_TX_Bit_Count_i6.REGSET = "SET";
    defparam r_TX_Bit_Count_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i7 (.D(r_TX_Bit_Count_9__N_3317[7]), 
            .SP(n8870), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(r_TX_Bit_Count[7]));
    defparam r_TX_Bit_Count_i7.REGSET = "SET";
    defparam r_TX_Bit_Count_i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i8 (.D(r_TX_Bit_Count_9__N_3317[8]), 
            .SP(n8870), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(r_TX_Bit_Count[8]));
    defparam r_TX_Bit_Count_i8.REGSET = "SET";
    defparam r_TX_Bit_Count_i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i9 (.D(r_TX_Bit_Count_9__N_3317[9]), 
            .SP(n8870), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(r_TX_Bit_Count[9]));
    defparam r_TX_Bit_Count_i9.REGSET = "SET";
    defparam r_TX_Bit_Count_i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i1 (.D(n8972), 
            .SP(n9588), .CK(i_Clk_c), .SR(w_reset), .Q(r_SPI_Clk_Edges[1]));
    defparam r_SPI_Clk_Edges_i1.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i1.SRMODE = "ASYNC";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_160  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[566]), .C(r_TX_Byte[567]), .D(r_TX_Bit_Count[1]), 
            .Z(n15614));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_160 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14510_bdd_4_lut (.A(n14510), 
            .B(r_TX_Byte[241]), .C(r_TX_Byte[240]), .D(r_TX_Bit_Count[1]), 
            .Z(n14513));
    defparam n14510_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i174_3_lut (.A(r_TX_Byte[176]), 
            .B(r_TX_Byte[177]), .C(r_TX_Bit_Count[0]), .Z(n174));
    defparam Mux_50_i174_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_14  (.A(r_TX_Bit_Count[2]), 
            .B(n14489), .C(n13185), .D(r_TX_Bit_Count[3]), .Z(n14792));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_14 .INIT = "0xe4aa";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i175_3_lut (.A(r_TX_Byte[178]), 
            .B(r_TX_Byte[179]), .C(r_TX_Bit_Count[0]), .Z(n175));
    defparam Mux_50_i175_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_44  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[938]), .C(r_TX_Byte[939]), .D(r_TX_Bit_Count[1]), 
            .Z(n14504));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_44 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14504_bdd_4_lut (.A(n14504), 
            .B(r_TX_Byte[937]), .C(r_TX_Byte[936]), .D(r_TX_Bit_Count[1]), 
            .Z(n14507));
    defparam n14504_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_43  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[930]), .C(r_TX_Byte[931]), .D(r_TX_Bit_Count[1]), 
            .Z(n14498));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_43 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14498_bdd_4_lut (.A(n14498), 
            .B(r_TX_Byte[929]), .C(r_TX_Byte[928]), .D(r_TX_Bit_Count[1]), 
            .Z(n14501));
    defparam n14498_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_6  (.A(r_TX_Bit_Count[1]), 
            .B(n259), .C(n260), .D(r_TX_Bit_Count[2]), .Z(n14492));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_6 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14492_bdd_4_lut (.A(n14492), 
            .B(n257), .C(n256), .D(r_TX_Bit_Count[2]), .Z(n14495));
    defparam n14492_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_42  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[442]), .C(r_TX_Byte[443]), .D(r_TX_Bit_Count[1]), 
            .Z(n14486));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_42 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14486_bdd_4_lut (.A(n14486), 
            .B(r_TX_Byte[441]), .C(r_TX_Byte[440]), .D(r_TX_Bit_Count[1]), 
            .Z(n14489));
    defparam n14486_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_41  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[922]), .C(r_TX_Byte[923]), .D(r_TX_Bit_Count[1]), 
            .Z(n14480));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_41 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14480_bdd_4_lut (.A(n14480), 
            .B(r_TX_Byte[921]), .C(r_TX_Byte[920]), .D(r_TX_Bit_Count[1]), 
            .Z(n14483));
    defparam n14480_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_40  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[914]), .C(r_TX_Byte[915]), .D(r_TX_Bit_Count[1]), 
            .Z(n14474));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_40 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14474_bdd_4_lut (.A(n14474), 
            .B(r_TX_Byte[913]), .C(r_TX_Byte[912]), .D(r_TX_Bit_Count[1]), 
            .Z(n14477));
    defparam n14474_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_9  (.A(r_TX_Bit_Count[2]), 
            .B(n14339), .C(n13119), .D(r_TX_Bit_Count[3]), .Z(n14468));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_9 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14468_bdd_4_lut (.A(n14468), 
            .B(n13116), .C(n14333), .D(r_TX_Bit_Count[3]), .Z(n14471));
    defparam n14468_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_39  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[234]), .C(r_TX_Byte[235]), .D(r_TX_Bit_Count[1]), 
            .Z(n14462));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_39 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14462_bdd_4_lut (.A(n14462), 
            .B(r_TX_Byte[233]), .C(r_TX_Byte[232]), .D(r_TX_Bit_Count[1]), 
            .Z(n13172));
    defparam n14462_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_8  (.A(r_TX_Bit_Count[2]), 
            .B(n13172), .C(n13173), .D(r_TX_Bit_Count[3]), .Z(n14456));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_8 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14456_bdd_4_lut (.A(n14456), 
            .B(n13125), .C(n14357), .D(r_TX_Bit_Count[3]), .Z(n14459));
    defparam n14456_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut  (.A(r_TX_Bit_Count[1]), 
            .B(n375), .C(n376), .D(r_TX_Bit_Count[2]), .Z(n15800));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15800_bdd_4_lut (.A(n15800), 
            .B(n373), .C(n372), .D(r_TX_Bit_Count[2]), .Z(n13042));
    defparam n15800_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut  (.A(r_TX_Bit_Count[2]), 
            .B(n14651), .C(n13248), .D(r_TX_Bit_Count[3]), .Z(n15794));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15794_bdd_4_lut (.A(n15794), 
            .B(n14747), .C(n14645), .D(r_TX_Bit_Count[3]), .Z(n15797));
    defparam n15794_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[742]), .C(r_TX_Byte[743]), .D(r_TX_Bit_Count[1]), 
            .Z(n15788));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15788_bdd_4_lut (.A(n15788), 
            .B(r_TX_Byte[741]), .C(r_TX_Byte[740]), .D(r_TX_Bit_Count[1]), 
            .Z(n13044));
    defparam n15788_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_185  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[526]), .C(r_TX_Byte[527]), .D(r_TX_Bit_Count[1]), 
            .Z(n15782));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_185 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15782_bdd_4_lut (.A(n15782), 
            .B(r_TX_Byte[525]), .C(r_TX_Byte[524]), .D(r_TX_Bit_Count[1]), 
            .Z(n15785));
    defparam n15782_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_184  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[750]), .C(r_TX_Byte[751]), .D(r_TX_Bit_Count[1]), 
            .Z(n15776));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_184 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15776_bdd_4_lut (.A(n15776), 
            .B(r_TX_Byte[749]), .C(r_TX_Byte[748]), .D(r_TX_Bit_Count[1]), 
            .Z(n13047));
    defparam n15776_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_183  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[214]), .C(r_TX_Byte[215]), .D(r_TX_Bit_Count[1]), 
            .Z(n15770));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_183 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15770_bdd_4_lut (.A(n15770), 
            .B(r_TX_Byte[213]), .C(r_TX_Byte[212]), .D(r_TX_Bit_Count[1]), 
            .Z(n15773));
    defparam n15770_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_182  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[390]), .C(r_TX_Byte[391]), .D(r_TX_Bit_Count[1]), 
            .Z(n15764));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_182 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15764_bdd_4_lut (.A(n15764), 
            .B(r_TX_Byte[389]), .C(r_TX_Byte[388]), .D(r_TX_Bit_Count[1]), 
            .Z(n13053));
    defparam n15764_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_181  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[758]), .C(r_TX_Byte[759]), .D(r_TX_Bit_Count[1]), 
            .Z(n15758));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_181 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15758_bdd_4_lut (.A(n15758), 
            .B(r_TX_Byte[757]), .C(r_TX_Byte[756]), .D(r_TX_Bit_Count[1]), 
            .Z(n13056));
    defparam n15758_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i178_3_lut (.A(r_TX_Byte[182]), 
            .B(r_TX_Byte[183]), .C(r_TX_Bit_Count[0]), .Z(n178));
    defparam Mux_50_i178_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[3]_bdd_4_lut  (.A(r_TX_Bit_Count[3]), 
            .B(n13318), .C(n13321), .D(r_TX_Bit_Count[4]), .Z(n15752));
    defparam \r_TX_Bit_Count[3]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15752_bdd_4_lut (.A(n15752), 
            .B(n13309), .C(n14621), .D(r_TX_Bit_Count[4]), .Z(n13312));
    defparam n15752_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i177_3_lut (.A(r_TX_Byte[180]), 
            .B(r_TX_Byte[181]), .C(r_TX_Bit_Count[0]), .Z(n177));
    defparam Mux_50_i177_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_180  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[158]), .C(r_TX_Byte[159]), .D(r_TX_Bit_Count[1]), 
            .Z(n15746));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_180 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15746_bdd_4_lut (.A(n15746), 
            .B(r_TX_Byte[157]), .C(r_TX_Byte[156]), .D(r_TX_Bit_Count[1]), 
            .Z(n15749));
    defparam n15746_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_179  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[534]), .C(r_TX_Byte[535]), .D(r_TX_Bit_Count[1]), 
            .Z(n15740));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_179 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15740_bdd_4_lut (.A(n15740), 
            .B(r_TX_Byte[533]), .C(r_TX_Byte[532]), .D(r_TX_Bit_Count[1]), 
            .Z(n15743));
    defparam n15740_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_178  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[766]), .C(r_TX_Byte[767]), .D(r_TX_Bit_Count[1]), 
            .Z(n15734));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_178 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15734_bdd_4_lut (.A(n15734), 
            .B(r_TX_Byte[765]), .C(r_TX_Byte[764]), .D(r_TX_Bit_Count[1]), 
            .Z(n13059));
    defparam n15734_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_177  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[542]), .C(r_TX_Byte[543]), .D(r_TX_Bit_Count[1]), 
            .Z(n15728));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_177 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15728_bdd_4_lut (.A(n15728), 
            .B(r_TX_Byte[541]), .C(r_TX_Byte[540]), .D(r_TX_Bit_Count[1]), 
            .Z(n15731));
    defparam n15728_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_30  (.A(r_TX_Bit_Count[2]), 
            .B(n14195), .C(n13059), .D(r_TX_Bit_Count[3]), .Z(n15722));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_30 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15722_bdd_4_lut (.A(n15722), 
            .B(n13056), .C(n14189), .D(r_TX_Bit_Count[3]), .Z(n15725));
    defparam n15722_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i319_3_lut (.A(r_TX_Byte[320]), 
            .B(r_TX_Byte[321]), .C(r_TX_Bit_Count[0]), .Z(n319));
    defparam Mux_50_i319_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_176  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[286]), .C(r_TX_Byte[287]), .D(r_TX_Bit_Count[1]), 
            .Z(n15716));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_176 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15716_bdd_4_lut (.A(n15716), 
            .B(r_TX_Byte[285]), .C(r_TX_Byte[284]), .D(r_TX_Bit_Count[1]), 
            .Z(n15719));
    defparam n15716_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i320_3_lut (.A(r_TX_Byte[322]), 
            .B(r_TX_Byte[323]), .C(r_TX_Bit_Count[0]), .Z(n320));
    defparam Mux_50_i320_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_175  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[550]), .C(r_TX_Byte[551]), .D(r_TX_Bit_Count[1]), 
            .Z(n15710));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_175 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15710_bdd_4_lut (.A(n15710), 
            .B(r_TX_Byte[549]), .C(r_TX_Byte[548]), .D(r_TX_Bit_Count[1]), 
            .Z(n13326));
    defparam n15710_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i323_3_lut (.A(r_TX_Byte[326]), 
            .B(r_TX_Byte[327]), .C(r_TX_Bit_Count[0]), .Z(n323));
    defparam Mux_50_i323_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_174  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[774]), .C(r_TX_Byte[775]), .D(r_TX_Bit_Count[1]), 
            .Z(n15704));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_174 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15614_bdd_4_lut (.A(n15614), 
            .B(r_TX_Byte[565]), .C(r_TX_Byte[564]), .D(r_TX_Bit_Count[1]), 
            .Z(n13350));
    defparam n15614_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i322_3_lut (.A(r_TX_Byte[324]), 
            .B(r_TX_Byte[325]), .C(r_TX_Bit_Count[0]), .Z(n322));
    defparam Mux_50_i322_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14792_bdd_4_lut (.A(n14792), 
            .B(n14267), .C(n14435), .D(r_TX_Bit_Count[3]), .Z(n14795));
    defparam n14792_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14192_bdd_4_lut (.A(n14192), 
            .B(r_TX_Byte[761]), .C(r_TX_Byte[760]), .D(r_TX_Bit_Count[1]), 
            .Z(n14195));
    defparam n14192_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_11  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[82]), .C(r_TX_Byte[83]), .D(r_TX_Bit_Count[1]), 
            .Z(n14234));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_11 .INIT = "0xe4aa";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(D))+!A !(D)))", lineinfo="@4(98[30],98[45])" *) LUT4 i6104_3_lut_4_lut (.A(n6005), 
            .B(r_SPI_Clk_Count[0]), .C(r_SPI_Clk_Count[1]), .D(r_SPI_Clk_Count[2]), 
            .Z(r_SPI_Clk_Count_2__N_2278[2]));
    defparam i6104_3_lut_4_lut.INIT = "0x7f80";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_28  (.A(r_TX_Bit_Count[2]), 
            .B(n15077), .C(n15587), .D(r_TX_Bit_Count[3]), .Z(n15608));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_28 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_72  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[1006]), .C(r_TX_Byte[1007]), .D(r_TX_Bit_Count[1]), 
            .Z(n14786));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_72 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14786_bdd_4_lut (.A(n14786), 
            .B(r_TX_Byte[1005]), .C(r_TX_Byte[1004]), .D(r_TX_Bit_Count[1]), 
            .Z(n14789));
    defparam n14786_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15608_bdd_4_lut (.A(n15608), 
            .B(n13350), .C(n15065), .D(r_TX_Bit_Count[3]), .Z(n15611));
    defparam n15608_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14234_bdd_4_lut (.A(n14234), 
            .B(r_TX_Byte[81]), .C(r_TX_Byte[80]), .D(r_TX_Bit_Count[1]), 
            .Z(n14237));
    defparam n14234_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_17  (.A(r_TX_Bit_Count[1]), 
            .B(n322), .C(n323), .D(r_TX_Bit_Count[2]), .Z(n14780));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_17 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_6  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[754]), .C(r_TX_Byte[755]), .D(r_TX_Bit_Count[1]), 
            .Z(n14186));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_6 .INIT = "0xe4aa";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7463_3_lut (.A(n14957), 
            .B(n15785), .C(r_TX_Bit_Count[2]), .Z(n13309));
    defparam i7463_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7475_3_lut (.A(n14999), 
            .B(n15731), .C(r_TX_Bit_Count[2]), .Z(n13321));
    defparam i7475_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14780_bdd_4_lut (.A(n14780), 
            .B(n320), .C(n319), .D(r_TX_Bit_Count[2]), .Z(n13408));
    defparam n14780_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_7  (.A(r_TX_Bit_Count[2]), 
            .B(n13214), .C(n13215), .D(r_TX_Bit_Count[3]), .Z(n14450));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_7 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14186_bdd_4_lut (.A(n14186), 
            .B(r_TX_Byte[753]), .C(r_TX_Byte[752]), .D(r_TX_Bit_Count[1]), 
            .Z(n14189));
    defparam n14186_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14450_bdd_4_lut (.A(n14450), 
            .B(n13122), .C(n14345), .D(r_TX_Bit_Count[3]), .Z(n14453));
    defparam n14450_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7472_3_lut (.A(n14981), 
            .B(n15743), .C(r_TX_Bit_Count[2]), .Z(n13318));
    defparam i7472_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_38  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[906]), .C(r_TX_Byte[907]), .D(r_TX_Bit_Count[1]), 
            .Z(n14444));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_38 .INIT = "0xe4aa";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i1013_3_lut (.A(r_TX_Byte[1020]), 
            .B(r_TX_Byte[1021]), .C(r_TX_Bit_Count[0]), .Z(n1013));
    defparam Mux_50_i1013_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_10  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[58]), .C(r_TX_Byte[59]), .D(r_TX_Bit_Count[1]), 
            .Z(n14228));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_10 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14444_bdd_4_lut (.A(n14444), 
            .B(r_TX_Byte[905]), .C(r_TX_Byte[904]), .D(r_TX_Bit_Count[1]), 
            .Z(n14447));
    defparam n14444_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7402_3_lut (.A(n1013), 
            .B(r_TX_Byte[1022]), .C(r_TX_Bit_Count[1]), .Z(n13248));
    defparam i7402_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_159  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[406]), .C(r_TX_Byte[407]), .D(r_TX_Bit_Count[1]), 
            .Z(n15602));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_159 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_16  (.A(r_TX_Bit_Count[1]), 
            .B(n177), .C(n178), .D(r_TX_Bit_Count[2]), .Z(n14774));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_16 .INIT = "0xe4aa";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i372_3_lut (.A(r_TX_Byte[376]), 
            .B(r_TX_Byte[377]), .C(r_TX_Bit_Count[0]), .Z(n372));
    defparam Mux_50_i372_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_37  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[898]), .C(r_TX_Byte[899]), .D(r_TX_Bit_Count[1]), 
            .Z(n14438));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_37 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14438_bdd_4_lut (.A(n14438), 
            .B(r_TX_Byte[897]), .C(r_TX_Byte[896]), .D(r_TX_Bit_Count[1]), 
            .Z(n14441));
    defparam n14438_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i373_3_lut (.A(r_TX_Byte[378]), 
            .B(r_TX_Byte[379]), .C(r_TX_Bit_Count[0]), .Z(n373));
    defparam Mux_50_i373_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14228_bdd_4_lut (.A(n14228), 
            .B(r_TX_Byte[57]), .C(r_TX_Byte[56]), .D(r_TX_Bit_Count[1]), 
            .Z(n14231));
    defparam n14228_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_36  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[434]), .C(r_TX_Byte[435]), .D(r_TX_Bit_Count[1]), 
            .Z(n14432));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_36 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14432_bdd_4_lut (.A(n14432), 
            .B(r_TX_Byte[433]), .C(r_TX_Byte[432]), .D(r_TX_Bit_Count[1]), 
            .Z(n14435));
    defparam n14432_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i376_3_lut (.A(r_TX_Byte[382]), 
            .B(r_TX_Byte[383]), .C(r_TX_Bit_Count[0]), .Z(n376));
    defparam Mux_50_i376_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14774_bdd_4_lut (.A(n14774), 
            .B(n175), .C(n174), .D(r_TX_Bit_Count[2]), .Z(n14777));
    defparam n14774_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_35  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[890]), .C(r_TX_Byte[891]), .D(r_TX_Bit_Count[1]), 
            .Z(n14426));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_35 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14426_bdd_4_lut (.A(n14426), 
            .B(r_TX_Byte[889]), .C(r_TX_Byte[888]), .D(r_TX_Bit_Count[1]), 
            .Z(n14429));
    defparam n14426_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i375_3_lut (.A(r_TX_Byte[380]), 
            .B(r_TX_Byte[381]), .C(r_TX_Bit_Count[0]), .Z(n375));
    defparam Mux_50_i375_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_5  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[386]), .C(r_TX_Byte[387]), .D(r_TX_Bit_Count[1]), 
            .Z(n14180));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_5 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15602_bdd_4_lut (.A(n15602), 
            .B(r_TX_Byte[405]), .C(r_TX_Byte[404]), .D(r_TX_Bit_Count[1]), 
            .Z(n15605));
    defparam n15602_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_34  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[882]), .C(r_TX_Byte[883]), .D(r_TX_Bit_Count[1]), 
            .Z(n14420));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_34 .INIT = "0xe4aa";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i256_3_lut (.A(r_TX_Byte[256]), 
            .B(r_TX_Byte[257]), .C(r_TX_Bit_Count[0]), .Z(n256));
    defparam Mux_50_i256_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14420_bdd_4_lut (.A(n14420), 
            .B(r_TX_Byte[881]), .C(r_TX_Byte[880]), .D(r_TX_Bit_Count[1]), 
            .Z(n14423));
    defparam n14420_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i257_3_lut (.A(r_TX_Byte[258]), 
            .B(r_TX_Byte[259]), .C(r_TX_Bit_Count[0]), .Z(n257));
    defparam Mux_50_i257_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_33  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[426]), .C(r_TX_Byte[427]), .D(r_TX_Bit_Count[1]), 
            .Z(n14414));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_33 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14414_bdd_4_lut (.A(n14414), 
            .B(r_TX_Byte[425]), .C(r_TX_Byte[424]), .D(r_TX_Bit_Count[1]), 
            .Z(n13148));
    defparam n14414_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_71  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[254]), .C(r_TX_Byte[255]), .D(r_TX_Bit_Count[1]), 
            .Z(n14768));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_71 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14180_bdd_4_lut (.A(n14180), 
            .B(r_TX_Byte[385]), .C(r_TX_Byte[384]), .D(r_TX_Bit_Count[1]), 
            .Z(n14183));
    defparam n14180_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i260_3_lut (.A(r_TX_Byte[262]), 
            .B(r_TX_Byte[263]), .C(r_TX_Bit_Count[0]), .Z(n260));
    defparam Mux_50_i260_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_6  (.A(r_TX_Bit_Count[2]), 
            .B(n13148), .C(n13149), .D(r_TX_Bit_Count[3]), .Z(n14408));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_6 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[3]_bdd_4_lut_2  (.A(r_TX_Bit_Count[3]), 
            .B(n13483), .C(n13078), .D(r_TX_Bit_Count[4]), .Z(n14222));
    defparam \r_TX_Bit_Count[3]_bdd_4_lut_2 .INIT = "0xe4aa";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i259_3_lut (.A(r_TX_Byte[260]), 
            .B(r_TX_Byte[261]), .C(r_TX_Bit_Count[0]), .Z(n259));
    defparam Mux_50_i259_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14408_bdd_4_lut (.A(n14408), 
            .B(n13128), .C(n14363), .D(r_TX_Bit_Count[3]), .Z(n14411));
    defparam n14408_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_5  (.A(r_TX_Bit_Count[1]), 
            .B(n146), .C(n147), .D(r_TX_Bit_Count[2]), .Z(n14402));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_5 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14402_bdd_4_lut (.A(n14402), 
            .B(n144), .C(n143), .D(r_TX_Bit_Count[2]), .Z(n14405));
    defparam n14402_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_32  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[874]), .C(r_TX_Byte[875]), .D(r_TX_Bit_Count[1]), 
            .Z(n14396));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_32 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14396_bdd_4_lut (.A(n14396), 
            .B(r_TX_Byte[873]), .C(r_TX_Byte[872]), .D(r_TX_Bit_Count[1]), 
            .Z(n14399));
    defparam n14396_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_31  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[866]), .C(r_TX_Byte[867]), .D(r_TX_Bit_Count[1]), 
            .Z(n14390));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_31 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_4  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[210]), .C(r_TX_Byte[211]), .D(r_TX_Bit_Count[1]), 
            .Z(n14174));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_4 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14222_bdd_4_lut (.A(n14222), 
            .B(n13435), .C(n13339), .D(r_TX_Bit_Count[4]), .Z(n14225));
    defparam n14222_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14390_bdd_4_lut (.A(n14390), 
            .B(r_TX_Byte[865]), .C(r_TX_Byte[864]), .D(r_TX_Bit_Count[1]), 
            .Z(n14393));
    defparam n14390_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_158  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[806]), .C(r_TX_Byte[807]), .D(r_TX_Bit_Count[1]), 
            .Z(n15596));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_158 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_4  (.A(r_TX_Bit_Count[1]), 
            .B(n105), .C(n106), .D(r_TX_Bit_Count[2]), .Z(n14384));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_4 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14384_bdd_4_lut (.A(n14384), 
            .B(n103), .C(n102), .D(r_TX_Bit_Count[2]), .Z(n13435));
    defparam n14384_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_5  (.A(r_TX_Bit_Count[2]), 
            .B(n14297), .C(n13098), .D(r_TX_Bit_Count[3]), .Z(n14378));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_5 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14378_bdd_4_lut (.A(n14378), 
            .B(n13095), .C(n14291), .D(r_TX_Bit_Count[3]), .Z(n14381));
    defparam n14378_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_30  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[858]), .C(r_TX_Byte[859]), .D(r_TX_Bit_Count[1]), 
            .Z(n14372));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_30 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14372_bdd_4_lut (.A(n14372), 
            .B(r_TX_Byte[857]), .C(r_TX_Byte[856]), .D(r_TX_Bit_Count[1]), 
            .Z(n14375));
    defparam n14372_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15596_bdd_4_lut (.A(n15596), 
            .B(r_TX_Byte[805]), .C(r_TX_Byte[804]), .D(r_TX_Bit_Count[1]), 
            .Z(n13095));
    defparam n15596_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14174_bdd_4_lut (.A(n14174), 
            .B(r_TX_Byte[209]), .C(r_TX_Byte[208]), .D(r_TX_Bit_Count[1]), 
            .Z(n14177));
    defparam n14174_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_29  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[850]), .C(r_TX_Byte[851]), .D(r_TX_Bit_Count[1]), 
            .Z(n14366));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_29 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14366_bdd_4_lut (.A(n14366), 
            .B(r_TX_Byte[849]), .C(r_TX_Byte[848]), .D(r_TX_Bit_Count[1]), 
            .Z(n14369));
    defparam n14366_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_28  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[418]), .C(r_TX_Byte[419]), .D(r_TX_Bit_Count[1]), 
            .Z(n14360));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_28 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14360_bdd_4_lut (.A(n14360), 
            .B(r_TX_Byte[417]), .C(r_TX_Byte[416]), .D(r_TX_Bit_Count[1]), 
            .Z(n14363));
    defparam n14360_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_157  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[814]), .C(r_TX_Byte[815]), .D(r_TX_Bit_Count[1]), 
            .Z(n15590));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_157 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15590_bdd_4_lut (.A(n15590), 
            .B(r_TX_Byte[813]), .C(r_TX_Byte[812]), .D(r_TX_Bit_Count[1]), 
            .Z(n13098));
    defparam n15590_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_156  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[574]), .C(r_TX_Byte[575]), .D(r_TX_Bit_Count[1]), 
            .Z(n15584));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_156 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15584_bdd_4_lut (.A(n15584), 
            .B(r_TX_Byte[573]), .C(r_TX_Byte[572]), .D(r_TX_Bit_Count[1]), 
            .Z(n15587));
    defparam n15584_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_155  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[302]), .C(r_TX_Byte[303]), .D(r_TX_Bit_Count[1]), 
            .Z(n15578));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_155 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15578_bdd_4_lut (.A(n15578), 
            .B(r_TX_Byte[301]), .C(r_TX_Byte[300]), .D(r_TX_Bit_Count[1]), 
            .Z(n13362));
    defparam n15578_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_154  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[222]), .C(r_TX_Byte[223]), .D(r_TX_Bit_Count[1]), 
            .Z(n15572));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_154 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15572_bdd_4_lut (.A(n15572), 
            .B(r_TX_Byte[221]), .C(r_TX_Byte[220]), .D(r_TX_Bit_Count[1]), 
            .Z(n15575));
    defparam n15572_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_27  (.A(r_TX_Bit_Count[2]), 
            .B(n14273), .C(n13089), .D(r_TX_Bit_Count[3]), .Z(n15566));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_27 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15566_bdd_4_lut (.A(n15566), 
            .B(n13086), .C(n14261), .D(r_TX_Bit_Count[3]), .Z(n13104));
    defparam n15566_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_27  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[226]), .C(r_TX_Byte[227]), .D(r_TX_Bit_Count[1]), 
            .Z(n14354));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_27 .INIT = "0xe4aa";
    (* lut_function="(A+(B+(C)))", lineinfo="@4(135[7],145[14])" *) LUT4 i4821_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(n57[9]), .Z(r_TX_Bit_Count_9__N_3317[9]));
    defparam i4821_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B+(C)))", lineinfo="@4(135[7],145[14])" *) LUT4 i4820_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(n57[8]), .Z(r_TX_Bit_Count_9__N_3317[8]));
    defparam i4820_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14354_bdd_4_lut (.A(n14354), 
            .B(r_TX_Byte[225]), .C(r_TX_Byte[224]), .D(r_TX_Bit_Count[1]), 
            .Z(n14357));
    defparam n14354_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A+(B+(C)))", lineinfo="@4(135[7],145[14])" *) LUT4 i4819_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(n57[7]), .Z(r_TX_Bit_Count_9__N_3317[7]));
    defparam i4819_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_153  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[822]), .C(r_TX_Byte[823]), .D(r_TX_Bit_Count[1]), 
            .Z(n15560));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_153 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15560_bdd_4_lut (.A(n15560), 
            .B(r_TX_Byte[821]), .C(r_TX_Byte[820]), .D(r_TX_Bit_Count[1]), 
            .Z(n13107));
    defparam n15560_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_152  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[582]), .C(r_TX_Byte[583]), .D(r_TX_Bit_Count[1]), 
            .Z(n15554));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_152 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15554_bdd_4_lut (.A(n15554), 
            .B(r_TX_Byte[581]), .C(r_TX_Byte[580]), .D(r_TX_Bit_Count[1]), 
            .Z(n13368));
    defparam n15554_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_151  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[830]), .C(r_TX_Byte[831]), .D(r_TX_Bit_Count[1]), 
            .Z(n15548));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_151 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15548_bdd_4_lut (.A(n15548), 
            .B(r_TX_Byte[829]), .C(r_TX_Byte[828]), .D(r_TX_Bit_Count[1]), 
            .Z(n13110));
    defparam n15548_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_150  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[414]), .C(r_TX_Byte[415]), .D(r_TX_Bit_Count[1]), 
            .Z(n15542));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_150 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15542_bdd_4_lut (.A(n15542), 
            .B(r_TX_Byte[413]), .C(r_TX_Byte[412]), .D(r_TX_Bit_Count[1]), 
            .Z(n15545));
    defparam n15542_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A+(B+(C)))", lineinfo="@4(135[7],145[14])" *) LUT4 i4818_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(n57[6]), .Z(r_TX_Bit_Count_9__N_3317[6]));
    defparam i4818_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_149  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[838]), .C(r_TX_Byte[839]), .D(r_TX_Bit_Count[1]), 
            .Z(n15536));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_149 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15536_bdd_4_lut (.A(n15536), 
            .B(r_TX_Byte[837]), .C(r_TX_Byte[836]), .D(r_TX_Bit_Count[1]), 
            .Z(n13116));
    defparam n15536_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[5]_bdd_4_lut  (.A(r_TX_Bit_Count[5]), 
            .B(n14543), .C(n15347), .D(r_TX_Bit_Count[6]), .Z(n15530));
    defparam \r_TX_Bit_Count[5]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15530_bdd_4_lut (.A(n15530), 
            .B(n13366), .C(n14765), .D(r_TX_Bit_Count[6]), .Z(n15533));
    defparam n15530_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_148  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[846]), .C(r_TX_Byte[847]), .D(r_TX_Bit_Count[1]), 
            .Z(n15524));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_148 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15524_bdd_4_lut (.A(n15524), 
            .B(r_TX_Byte[845]), .C(r_TX_Byte[844]), .D(r_TX_Bit_Count[1]), 
            .Z(n13119));
    defparam n15524_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_147  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[134]), .C(r_TX_Byte[135]), .D(r_TX_Bit_Count[1]), 
            .Z(n15518));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_147 .INIT = "0xe4aa";
    (* lut_function="(A+(B+(C)))", lineinfo="@4(135[7],145[14])" *) LUT4 i4817_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(n57[5]), .Z(r_TX_Bit_Count_9__N_3317[5]));
    defparam i4817_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B+(C)))", lineinfo="@4(135[7],145[14])" *) LUT4 i4816_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(n57[4]), .Z(r_TX_Bit_Count_9__N_3317[4]));
    defparam i4816_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_3  (.A(r_TX_Bit_Count[1]), 
            .B(n274), .C(n275), .D(r_TX_Bit_Count[2]), .Z(n14348));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_3 .INIT = "0xe4aa";
    (* lut_function="(A+(B+(C)))", lineinfo="@4(135[7],145[14])" *) LUT4 i4815_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(n57[3]), .Z(r_TX_Bit_Count_9__N_3317[3]));
    defparam i4815_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B+(C)))", lineinfo="@4(135[7],145[14])" *) LUT4 i4814_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(n57[2]), .Z(r_TX_Bit_Count_9__N_3317[2]));
    defparam i4814_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14348_bdd_4_lut (.A(n14348), 
            .B(n272), .C(n271), .D(r_TX_Bit_Count[2]), .Z(n14351));
    defparam n14348_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_26  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[130]), .C(r_TX_Byte[131]), .D(r_TX_Bit_Count[1]), 
            .Z(n14342));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_26 .INIT = "0xe4aa";
    (* lut_function="(A+(B+(C)))", lineinfo="@4(135[7],145[14])" *) LUT4 i1_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(r_Trailing_Edge), .Z(n8870));
    defparam i1_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15518_bdd_4_lut (.A(n15518), 
            .B(r_TX_Byte[133]), .C(r_TX_Byte[132]), .D(r_TX_Bit_Count[1]), 
            .Z(n13122));
    defparam n15518_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_146  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[230]), .C(r_TX_Byte[231]), .D(r_TX_Bit_Count[1]), 
            .Z(n15512));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_146 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15512_bdd_4_lut (.A(n15512), 
            .B(r_TX_Byte[229]), .C(r_TX_Byte[228]), .D(r_TX_Bit_Count[1]), 
            .Z(n13125));
    defparam n15512_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A+(B+(C)))", lineinfo="@4(135[7],145[14])" *) LUT4 i4813_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(n57[1]), .Z(r_TX_Bit_Count_9__N_3317[1]));
    defparam i4813_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_145  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[310]), .C(r_TX_Byte[311]), .D(r_TX_Bit_Count[1]), 
            .Z(n15506));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_145 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15506_bdd_4_lut (.A(n15506), 
            .B(r_TX_Byte[309]), .C(r_TX_Byte[308]), .D(r_TX_Bit_Count[1]), 
            .Z(n15509));
    defparam n15506_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_144  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[590]), .C(r_TX_Byte[591]), .D(r_TX_Bit_Count[1]), 
            .Z(n15500));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_144 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15500_bdd_4_lut (.A(n15500), 
            .B(r_TX_Byte[589]), .C(r_TX_Byte[588]), .D(r_TX_Bit_Count[1]), 
            .Z(n13377));
    defparam n15500_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_143  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[902]), .C(r_TX_Byte[903]), .D(r_TX_Bit_Count[1]), 
            .Z(n15494));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_143 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15494_bdd_4_lut (.A(n15494), 
            .B(r_TX_Byte[901]), .C(r_TX_Byte[900]), .D(r_TX_Bit_Count[1]), 
            .Z(n13161));
    defparam n15494_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14342_bdd_4_lut (.A(n14342), 
            .B(r_TX_Byte[129]), .C(r_TX_Byte[128]), .D(r_TX_Bit_Count[1]), 
            .Z(n14345));
    defparam n14342_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_9  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[778]), .C(r_TX_Byte[779]), .D(r_TX_Bit_Count[1]), 
            .Z(n14216));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_9 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_142  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[422]), .C(r_TX_Byte[423]), .D(r_TX_Bit_Count[1]), 
            .Z(n15488));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_142 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15488_bdd_4_lut (.A(n15488), 
            .B(r_TX_Byte[421]), .C(r_TX_Byte[420]), .D(r_TX_Bit_Count[1]), 
            .Z(n13128));
    defparam n15488_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_141  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[910]), .C(r_TX_Byte[911]), .D(r_TX_Bit_Count[1]), 
            .Z(n15482));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_141 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15482_bdd_4_lut (.A(n15482), 
            .B(r_TX_Byte[909]), .C(r_TX_Byte[908]), .D(r_TX_Bit_Count[1]), 
            .Z(n13164));
    defparam n15482_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_140  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[598]), .C(r_TX_Byte[599]), .D(r_TX_Bit_Count[1]), 
            .Z(n15476));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_140 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15476_bdd_4_lut (.A(n15476), 
            .B(r_TX_Byte[597]), .C(r_TX_Byte[596]), .D(r_TX_Bit_Count[1]), 
            .Z(n15479));
    defparam n15476_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_139  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[646]), .C(r_TX_Byte[647]), .D(r_TX_Bit_Count[1]), 
            .Z(n15470));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_139 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15470_bdd_4_lut (.A(n15470), 
            .B(r_TX_Byte[645]), .C(r_TX_Byte[644]), .D(r_TX_Bit_Count[1]), 
            .Z(n13440));
    defparam n15470_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[4]_bdd_4_lut  (.A(r_TX_Bit_Count[4]), 
            .B(n14537), .C(n14897), .D(r_TX_Bit_Count[5]), .Z(n15464));
    defparam \r_TX_Bit_Count[4]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15464_bdd_4_lut (.A(n15464), 
            .B(n15119), .C(n14471), .D(r_TX_Bit_Count[5]), .Z(n15467));
    defparam n15464_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_138  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[342]), .C(r_TX_Byte[343]), .D(r_TX_Bit_Count[1]), 
            .Z(n15458));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_138 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_25  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[842]), .C(r_TX_Byte[843]), .D(r_TX_Bit_Count[1]), 
            .Z(n14336));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_25 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14216_bdd_4_lut (.A(n14216), 
            .B(r_TX_Byte[777]), .C(r_TX_Byte[776]), .D(r_TX_Bit_Count[1]), 
            .Z(n14219));
    defparam n14216_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_3  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[746]), .C(r_TX_Byte[747]), .D(r_TX_Bit_Count[1]), 
            .Z(n14168));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_3 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14168_bdd_4_lut (.A(n14168), 
            .B(r_TX_Byte[745]), .C(r_TX_Byte[744]), .D(r_TX_Bit_Count[1]), 
            .Z(n14171));
    defparam n14168_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14336_bdd_4_lut (.A(n14336), 
            .B(r_TX_Byte[841]), .C(r_TX_Byte[840]), .D(r_TX_Bit_Count[1]), 
            .Z(n14339));
    defparam n14336_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_8  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[770]), .C(r_TX_Byte[771]), .D(r_TX_Bit_Count[1]), 
            .Z(n14210));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_8 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15458_bdd_4_lut (.A(n15458), 
            .B(r_TX_Byte[341]), .C(r_TX_Byte[340]), .D(r_TX_Bit_Count[1]), 
            .Z(n15461));
    defparam n15458_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_137  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[654]), .C(r_TX_Byte[655]), .D(r_TX_Bit_Count[1]), 
            .Z(n15452));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_137 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15452_bdd_4_lut (.A(n15452), 
            .B(r_TX_Byte[653]), .C(r_TX_Byte[652]), .D(r_TX_Bit_Count[1]), 
            .Z(n13449));
    defparam n15452_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_136  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[662]), .C(r_TX_Byte[663]), .D(r_TX_Bit_Count[1]), 
            .Z(n15446));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_136 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15446_bdd_4_lut (.A(n15446), 
            .B(r_TX_Byte[661]), .C(r_TX_Byte[660]), .D(r_TX_Bit_Count[1]), 
            .Z(n13452));
    defparam n15446_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_26  (.A(r_TX_Bit_Count[2]), 
            .B(n15239), .C(n15425), .D(r_TX_Bit_Count[3]), .Z(n15440));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_26 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15440_bdd_4_lut (.A(n15440), 
            .B(n13452), .C(n15197), .D(r_TX_Bit_Count[3]), .Z(n15443));
    defparam n15440_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_135  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[190]), .C(r_TX_Byte[191]), .D(r_TX_Bit_Count[1]), 
            .Z(n15434));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_135 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15434_bdd_4_lut (.A(n15434), 
            .B(r_TX_Byte[189]), .C(r_TX_Byte[188]), .D(r_TX_Bit_Count[1]), 
            .Z(n15437));
    defparam n15434_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[5]_bdd_4_lut_5  (.A(r_TX_Bit_Count[5]), 
            .B(n14843), .C(n13306), .D(r_TX_Bit_Count[6]), .Z(n15428));
    defparam \r_TX_Bit_Count[5]_bdd_4_lut_5 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15428_bdd_4_lut (.A(n15428), 
            .B(n14279), .C(n13243), .D(r_TX_Bit_Count[6]), .Z(n13462));
    defparam n15428_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_134  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[670]), .C(r_TX_Byte[671]), .D(r_TX_Bit_Count[1]), 
            .Z(n15422));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_134 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15422_bdd_4_lut (.A(n15422), 
            .B(r_TX_Byte[669]), .C(r_TX_Byte[668]), .D(r_TX_Bit_Count[1]), 
            .Z(n15425));
    defparam n15422_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_133  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[350]), .C(r_TX_Byte[351]), .D(r_TX_Bit_Count[1]), 
            .Z(n15416));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_133 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_24  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[834]), .C(r_TX_Byte[835]), .D(r_TX_Bit_Count[1]), 
            .Z(n14330));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_24 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14330_bdd_4_lut (.A(n14330), 
            .B(r_TX_Byte[833]), .C(r_TX_Byte[832]), .D(r_TX_Bit_Count[1]), 
            .Z(n14333));
    defparam n14330_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14210_bdd_4_lut (.A(n14210), 
            .B(r_TX_Byte[769]), .C(r_TX_Byte[768]), .D(r_TX_Bit_Count[1]), 
            .Z(n14213));
    defparam n14210_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_2  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[738]), .C(r_TX_Byte[739]), .D(r_TX_Bit_Count[1]), 
            .Z(n14162));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_2 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15416_bdd_4_lut (.A(n15416), 
            .B(r_TX_Byte[349]), .C(r_TX_Byte[348]), .D(r_TX_Bit_Count[1]), 
            .Z(n15419));
    defparam n15416_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_132  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[678]), .C(r_TX_Byte[679]), .D(r_TX_Bit_Count[1]), 
            .Z(n15410));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_132 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15410_bdd_4_lut (.A(n15410), 
            .B(r_TX_Byte[677]), .C(r_TX_Byte[676]), .D(r_TX_Bit_Count[1]), 
            .Z(n15413));
    defparam n15410_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_131  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[686]), .C(r_TX_Byte[687]), .D(r_TX_Bit_Count[1]), 
            .Z(n15404));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_131 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15404_bdd_4_lut (.A(n15404), 
            .B(r_TX_Byte[685]), .C(r_TX_Byte[684]), .D(r_TX_Bit_Count[1]), 
            .Z(n15407));
    defparam n15404_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_130  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[358]), .C(r_TX_Byte[359]), .D(r_TX_Bit_Count[1]), 
            .Z(n15398));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_130 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15398_bdd_4_lut (.A(n15398), 
            .B(r_TX_Byte[357]), .C(r_TX_Byte[356]), .D(r_TX_Bit_Count[1]), 
            .Z(n15401));
    defparam n15398_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_129  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[198]), .C(r_TX_Byte[199]), .D(r_TX_Bit_Count[1]), 
            .Z(n15392));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_129 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15392_bdd_4_lut (.A(n15392), 
            .B(r_TX_Byte[197]), .C(r_TX_Byte[196]), .D(r_TX_Bit_Count[1]), 
            .Z(n15395));
    defparam n15392_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_128  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[118]), .C(r_TX_Byte[119]), .D(r_TX_Bit_Count[1]), 
            .Z(n15386));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_128 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15386_bdd_4_lut (.A(n15386), 
            .B(r_TX_Byte[117]), .C(r_TX_Byte[116]), .D(r_TX_Bit_Count[1]), 
            .Z(n15389));
    defparam n15386_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_127  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[694]), .C(r_TX_Byte[695]), .D(r_TX_Bit_Count[1]), 
            .Z(n15380));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_127 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15380_bdd_4_lut (.A(n15380), 
            .B(r_TX_Byte[693]), .C(r_TX_Byte[692]), .D(r_TX_Bit_Count[1]), 
            .Z(n15383));
    defparam n15380_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[3]_bdd_4_lut_14  (.A(r_TX_Bit_Count[3]), 
            .B(n13486), .C(n15371), .D(r_TX_Bit_Count[4]), .Z(n15374));
    defparam \r_TX_Bit_Count[3]_bdd_4_lut_14 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15374_bdd_4_lut (.A(n15374), 
            .B(n13474), .C(n13471), .D(r_TX_Bit_Count[4]), .Z(n13492));
    defparam n15374_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_35  (.A(r_TX_Bit_Count[1]), 
            .B(n695), .C(n696), .D(r_TX_Bit_Count[2]), .Z(n15368));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_35 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_23  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[410]), .C(r_TX_Byte[411]), .D(r_TX_Bit_Count[1]), 
            .Z(n14324));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_23 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14324_bdd_4_lut (.A(n14324), 
            .B(r_TX_Byte[409]), .C(r_TX_Byte[408]), .D(r_TX_Bit_Count[1]), 
            .Z(n14327));
    defparam n14324_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_22  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[826]), .C(r_TX_Byte[827]), .D(r_TX_Bit_Count[1]), 
            .Z(n14318));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_22 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14318_bdd_4_lut (.A(n14318), 
            .B(r_TX_Byte[825]), .C(r_TX_Byte[824]), .D(r_TX_Bit_Count[1]), 
            .Z(n14321));
    defparam n14318_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_21  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[818]), .C(r_TX_Byte[819]), .D(r_TX_Bit_Count[1]), 
            .Z(n14312));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_21 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15368_bdd_4_lut (.A(n15368), 
            .B(n693), .C(n692), .D(r_TX_Bit_Count[2]), .Z(n15371));
    defparam n15368_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14162_bdd_4_lut (.A(n14162), 
            .B(r_TX_Byte[737]), .C(r_TX_Byte[736]), .D(r_TX_Bit_Count[1]), 
            .Z(n14165));
    defparam n14162_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_34  (.A(r_TX_Bit_Count[1]), 
            .B(n705), .C(n706), .D(r_TX_Bit_Count[2]), .Z(n15362));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_34 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15362_bdd_4_lut (.A(n15362), 
            .B(n703), .C(n702), .D(r_TX_Bit_Count[2]), .Z(n13498));
    defparam n15362_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[6]_bdd_4_lut  (.A(r_TX_Bit_Count[6]), 
            .B(n13355), .C(n13356), .D(r_TX_Bit_Count[7]), .Z(n15356));
    defparam \r_TX_Bit_Count[6]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15356_bdd_4_lut (.A(n15356), 
            .B(n13329), .C(n15017), .D(r_TX_Bit_Count[7]), .Z(n15359));
    defparam n15356_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_33  (.A(r_TX_Bit_Count[1]), 
            .B(n360), .C(n361), .D(r_TX_Bit_Count[2]), .Z(n15350));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_33 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15350_bdd_4_lut (.A(n15350), 
            .B(n358), .C(n357), .D(r_TX_Bit_Count[2]), .Z(n13501));
    defparam n15350_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[3]_bdd_4_lut_13  (.A(r_TX_Bit_Count[3]), 
            .B(n15305), .C(n13042), .D(r_TX_Bit_Count[4]), .Z(n15344));
    defparam \r_TX_Bit_Count[3]_bdd_4_lut_13 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15344_bdd_4_lut (.A(n15344), 
            .B(n13501), .C(n13477), .D(r_TX_Bit_Count[4]), .Z(n15347));
    defparam n15344_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[7]_bdd_4_lut  (.A(r_TX_Bit_Count[7]), 
            .B(n13444), .C(n13462), .D(r_TX_Bit_Count[8]), .Z(n15338));
    defparam \r_TX_Bit_Count[7]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15338_bdd_4_lut (.A(n15338), 
            .B(n14693), .C(n14813), .D(r_TX_Bit_Count[8]), .Z(n15341));
    defparam n15338_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_126  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[690]), .C(r_TX_Byte[691]), .D(r_TX_Bit_Count[1]), 
            .Z(n15332));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_126 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14312_bdd_4_lut (.A(n14312), 
            .B(r_TX_Byte[817]), .C(r_TX_Byte[816]), .D(r_TX_Bit_Count[1]), 
            .Z(n14315));
    defparam n14312_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15332_bdd_4_lut (.A(n15332), 
            .B(r_TX_Byte[689]), .C(r_TX_Byte[688]), .D(r_TX_Bit_Count[1]), 
            .Z(n15335));
    defparam n15332_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_125  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[114]), .C(r_TX_Byte[115]), .D(r_TX_Bit_Count[1]), 
            .Z(n15326));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_125 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_2  (.A(r_TX_Bit_Count[1]), 
            .B(n487), .C(n488), .D(r_TX_Bit_Count[2]), .Z(n14204));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_2 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_4  (.A(r_TX_Bit_Count[2]), 
            .B(n14219), .C(n13068), .D(r_TX_Bit_Count[3]), .Z(n14306));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_4 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15326_bdd_4_lut (.A(n15326), 
            .B(r_TX_Byte[113]), .C(r_TX_Byte[112]), .D(r_TX_Bit_Count[1]), 
            .Z(n15329));
    defparam n15326_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_124  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[194]), .C(r_TX_Byte[195]), .D(r_TX_Bit_Count[1]), 
            .Z(n15320));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_124 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15320_bdd_4_lut (.A(n15320), 
            .B(r_TX_Byte[193]), .C(r_TX_Byte[192]), .D(r_TX_Bit_Count[1]), 
            .Z(n15323));
    defparam n15320_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_123  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[354]), .C(r_TX_Byte[355]), .D(r_TX_Bit_Count[1]), 
            .Z(n15314));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_123 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15314_bdd_4_lut (.A(n15314), 
            .B(r_TX_Byte[353]), .C(r_TX_Byte[352]), .D(r_TX_Bit_Count[1]), 
            .Z(n15317));
    defparam n15314_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14306_bdd_4_lut (.A(n14306), 
            .B(n13065), .C(n14213), .D(r_TX_Bit_Count[3]), .Z(n14309));
    defparam n14306_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_20  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[218]), .C(r_TX_Byte[219]), .D(r_TX_Bit_Count[1]), 
            .Z(n14300));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_20 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_32  (.A(r_TX_Bit_Count[1]), 
            .B(n712), .C(n713), .D(r_TX_Bit_Count[2]), .Z(n15308));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_32 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15308_bdd_4_lut (.A(n15308), 
            .B(n710), .C(n709), .D(r_TX_Bit_Count[2]), .Z(n13510));
    defparam n15308_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_31  (.A(r_TX_Bit_Count[1]), 
            .B(n368), .C(n369), .D(r_TX_Bit_Count[2]), .Z(n15302));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_31 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15302_bdd_4_lut (.A(n15302), 
            .B(n366), .C(n365), .D(r_TX_Bit_Count[2]), .Z(n15305));
    defparam n15302_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_30  (.A(r_TX_Bit_Count[1]), 
            .B(n720), .C(n721), .D(r_TX_Bit_Count[2]), .Z(n15296));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_30 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15296_bdd_4_lut (.A(n15296), 
            .B(n718), .C(n717), .D(r_TX_Bit_Count[2]), .Z(n13516));
    defparam n15296_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_122  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[682]), .C(r_TX_Byte[683]), .D(r_TX_Bit_Count[1]), 
            .Z(n15290));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_122 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15290_bdd_4_lut (.A(n15290), 
            .B(r_TX_Byte[681]), .C(r_TX_Byte[680]), .D(r_TX_Bit_Count[1]), 
            .Z(n15293));
    defparam n15290_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[3]_bdd_4_lut_12  (.A(r_TX_Bit_Count[3]), 
            .B(n13516), .C(n13255), .D(r_TX_Bit_Count[4]), .Z(n15284));
    defparam \r_TX_Bit_Count[3]_bdd_4_lut_12 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15284_bdd_4_lut (.A(n15284), 
            .B(n13510), .C(n13498), .D(r_TX_Bit_Count[4]), .Z(n13519));
    defparam n15284_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_29  (.A(r_TX_Bit_Count[1]), 
            .B(n201), .C(n202), .D(r_TX_Bit_Count[2]), .Z(n15278));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_29 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15278_bdd_4_lut (.A(n15278), 
            .B(n199), .C(n198), .D(r_TX_Bit_Count[2]), .Z(n13522));
    defparam n15278_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[3]_bdd_4_lut_11  (.A(r_TX_Bit_Count[3]), 
            .B(n13051), .C(n13102), .D(r_TX_Bit_Count[4]), .Z(n15272));
    defparam \r_TX_Bit_Count[3]_bdd_4_lut_11 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14300_bdd_4_lut (.A(n14300), 
            .B(r_TX_Byte[217]), .C(r_TX_Byte[216]), .D(r_TX_Bit_Count[1]), 
            .Z(n14303));
    defparam n14300_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15272_bdd_4_lut (.A(n15272), 
            .B(n13522), .C(n13480), .D(r_TX_Bit_Count[4]), .Z(n15275));
    defparam n15272_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_121  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[674]), .C(r_TX_Byte[675]), .D(r_TX_Bit_Count[1]), 
            .Z(n15266));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_121 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15266_bdd_4_lut (.A(n15266), 
            .B(r_TX_Byte[673]), .C(r_TX_Byte[672]), .D(r_TX_Bit_Count[1]), 
            .Z(n15269));
    defparam n15266_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_19  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[810]), .C(r_TX_Byte[811]), .D(r_TX_Bit_Count[1]), 
            .Z(n14294));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_19 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_120  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[346]), .C(r_TX_Byte[347]), .D(r_TX_Bit_Count[1]), 
            .Z(n15260));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_120 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15260_bdd_4_lut (.A(n15260), 
            .B(r_TX_Byte[345]), .C(r_TX_Byte[344]), .D(r_TX_Bit_Count[1]), 
            .Z(n15263));
    defparam n15260_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_28  (.A(r_TX_Bit_Count[1]), 
            .B(n74), .C(n75), .D(r_TX_Bit_Count[2]), .Z(n15254));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_28 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15254_bdd_4_lut (.A(n15254), 
            .B(n72), .C(n71), .D(r_TX_Bit_Count[2]), .Z(n13528));
    defparam n15254_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14294_bdd_4_lut (.A(n14294), 
            .B(r_TX_Byte[809]), .C(r_TX_Byte[808]), .D(r_TX_Bit_Count[1]), 
            .Z(n14297));
    defparam n14294_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[3]_bdd_4_lut_10  (.A(r_TX_Bit_Count[3]), 
            .B(n13075), .C(n14735), .D(r_TX_Bit_Count[4]), .Z(n15248));
    defparam \r_TX_Bit_Count[3]_bdd_4_lut_10 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15248_bdd_4_lut (.A(n15248), 
            .B(n13528), .C(n13342), .D(r_TX_Bit_Count[4]), .Z(n15251));
    defparam n15248_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_27  (.A(r_TX_Bit_Count[1]), 
            .B(n42), .C(n43), .D(r_TX_Bit_Count[2]), .Z(n15242));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_27 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15242_bdd_4_lut (.A(n15242), 
            .B(n40), .C(n39), .D(r_TX_Bit_Count[2]), .Z(n15245));
    defparam n15242_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_119  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[666]), .C(r_TX_Byte[667]), .D(r_TX_Bit_Count[1]), 
            .Z(n15236));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_119 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15236_bdd_4_lut (.A(n15236), 
            .B(r_TX_Byte[665]), .C(r_TX_Byte[664]), .D(r_TX_Bit_Count[1]), 
            .Z(n15239));
    defparam n15236_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (D)+!A !(B (C (D)+!C !(D))+!B !(D)))", lineinfo="@4(98[30],98[45])" *) LUT4 i6097_2_lut_3_lut_4_lut (.A(int_STM32_TX_DV), 
            .B(n12159), .C(r_SPI_Clk_Count[0]), .D(r_SPI_Clk_Count[1]), 
            .Z(r_SPI_Clk_Count_2__N_2278[1]));
    defparam i6097_2_lut_3_lut_4_lut.INIT = "0xbf40";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_26  (.A(r_TX_Bit_Count[1]), 
            .B(n19), .C(n20), .D(r_TX_Bit_Count[2]), .Z(n15230));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_26 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15230_bdd_4_lut (.A(n15230), 
            .B(n17_adj_3558), .C(n16_adj_3557), .D(r_TX_Bit_Count[2]), 
            .Z(n15233));
    defparam n15230_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_25  (.A(r_TX_Bit_Count[1]), 
            .B(n26), .C(n27_adj_3556), .D(r_TX_Bit_Count[2]), .Z(n15224));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_25 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15224_bdd_4_lut (.A(n15224), 
            .B(n24), .C(n23), .D(r_TX_Bit_Count[2]), .Z(n15227));
    defparam n15224_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B)+!A))", lineinfo="@4(71[5],106[12])" *) LUT4 i4805_2_lut_2_lut (.A(n67[1]), 
            .B(int_STM32_TX_DV), .Z(n8972));
    defparam i4805_2_lut_2_lut.INIT = "0x2222";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_118  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[186]), .C(r_TX_Byte[187]), .D(r_TX_Bit_Count[1]), 
            .Z(n15218));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_118 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15218_bdd_4_lut (.A(n15218), 
            .B(r_TX_Byte[185]), .C(r_TX_Byte[184]), .D(r_TX_Bit_Count[1]), 
            .Z(n15221));
    defparam n15218_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_25  (.A(r_TX_Bit_Count[2]), 
            .B(n15191), .C(n13449), .D(r_TX_Bit_Count[3]), .Z(n15212));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_25 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15212_bdd_4_lut (.A(n15212), 
            .B(n13440), .C(n15173), .D(r_TX_Bit_Count[3]), .Z(n15215));
    defparam n15212_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_24  (.A(r_TX_Bit_Count[1]), 
            .B(n35), .C(n36), .D(r_TX_Bit_Count[2]), .Z(n15206));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_24 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15206_bdd_4_lut (.A(n15206), 
            .B(n33), .C(n32), .D(r_TX_Bit_Count[2]), .Z(n15209));
    defparam n15206_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_24  (.A(r_TX_Bit_Count[2]), 
            .B(n14231), .C(n13071), .D(r_TX_Bit_Count[3]), .Z(n15200));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_24 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15200_bdd_4_lut (.A(n15200), 
            .B(n13344), .C(n15053), .D(r_TX_Bit_Count[3]), .Z(n13548));
    defparam n15200_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_117  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[658]), .C(r_TX_Byte[659]), .D(r_TX_Bit_Count[1]), 
            .Z(n15194));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_117 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15194_bdd_4_lut (.A(n15194), 
            .B(r_TX_Byte[657]), .C(r_TX_Byte[656]), .D(r_TX_Bit_Count[1]), 
            .Z(n15197));
    defparam n15194_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_116  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[650]), .C(r_TX_Byte[651]), .D(r_TX_Bit_Count[1]), 
            .Z(n15188));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_116 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15188_bdd_4_lut (.A(n15188), 
            .B(r_TX_Byte[649]), .C(r_TX_Byte[648]), .D(r_TX_Bit_Count[1]), 
            .Z(n15191));
    defparam n15188_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_115  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[338]), .C(r_TX_Byte[339]), .D(r_TX_Bit_Count[1]), 
            .Z(n15182));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_115 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15182_bdd_4_lut (.A(n15182), 
            .B(r_TX_Byte[337]), .C(r_TX_Byte[336]), .D(r_TX_Bit_Count[1]), 
            .Z(n15185));
    defparam n15182_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[4]_bdd_4_lut_3  (.A(r_TX_Bit_Count[4]), 
            .B(n14381), .C(n14963), .D(r_TX_Bit_Count[5]), .Z(n15176));
    defparam \r_TX_Bit_Count[4]_bdd_4_lut_3 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15176_bdd_4_lut (.A(n15176), 
            .B(n13104), .C(n14309), .D(r_TX_Bit_Count[5]), .Z(n15179));
    defparam n15176_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_114  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[642]), .C(r_TX_Byte[643]), .D(r_TX_Bit_Count[1]), 
            .Z(n15170));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_114 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15170_bdd_4_lut (.A(n15170), 
            .B(r_TX_Byte[641]), .C(r_TX_Byte[640]), .D(r_TX_Bit_Count[1]), 
            .Z(n15173));
    defparam n15170_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_113  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[854]), .C(r_TX_Byte[855]), .D(r_TX_Bit_Count[1]), 
            .Z(n15164));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_113 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15164_bdd_4_lut (.A(n15164), 
            .B(r_TX_Byte[853]), .C(r_TX_Byte[852]), .D(r_TX_Bit_Count[1]), 
            .Z(n13131));
    defparam n15164_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_23  (.A(r_TX_Bit_Count[2]), 
            .B(n14627), .C(n14771), .D(r_TX_Bit_Count[3]), .Z(n15158));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_23 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15158_bdd_4_lut (.A(n15158), 
            .B(n14951), .C(n14513), .D(r_TX_Bit_Count[3]), .Z(n15161));
    defparam n15158_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C)+!A !(B (C)+!B !(C)))", lineinfo="@4(98[30],98[45])" *) LUT4 i6089_2_lut_3_lut (.A(int_STM32_TX_DV), 
            .B(n12159), .C(r_SPI_Clk_Count[0]), .Z(r_SPI_Clk_Count_2__N_2278[0]));
    defparam i6089_2_lut_3_lut.INIT = "0xb4b4";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_112  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[238]), .C(r_TX_Byte[239]), .D(r_TX_Bit_Count[1]), 
            .Z(n15152));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_112 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15152_bdd_4_lut (.A(n15152), 
            .B(r_TX_Byte[237]), .C(r_TX_Byte[236]), .D(r_TX_Bit_Count[1]), 
            .Z(n13173));
    defparam n15152_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_22  (.A(r_TX_Bit_Count[2]), 
            .B(n15131), .C(n13377), .D(r_TX_Bit_Count[3]), .Z(n15146));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_22 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15146_bdd_4_lut (.A(n15146), 
            .B(n13368), .C(n15101), .D(r_TX_Bit_Count[3]), .Z(n15149));
    defparam n15146_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_18  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[802]), .C(r_TX_Byte[803]), .D(r_TX_Bit_Count[1]), 
            .Z(n14288));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_18 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_111  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[594]), .C(r_TX_Byte[595]), .D(r_TX_Bit_Count[1]), 
            .Z(n15140));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_111 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15140_bdd_4_lut (.A(n15140), 
            .B(r_TX_Byte[593]), .C(r_TX_Byte[592]), .D(r_TX_Bit_Count[1]), 
            .Z(n15143));
    defparam n15140_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_23  (.A(r_TX_Bit_Count[1]), 
            .B(n169), .C(n170), .D(r_TX_Bit_Count[2]), .Z(n15134));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_23 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15134_bdd_4_lut (.A(n15134), 
            .B(n167), .C(n166), .D(r_TX_Bit_Count[2]), .Z(n13387));
    defparam n15134_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_110  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[586]), .C(r_TX_Byte[587]), .D(r_TX_Bit_Count[1]), 
            .Z(n15128));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_110 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15128_bdd_4_lut (.A(n15128), 
            .B(r_TX_Byte[585]), .C(r_TX_Byte[584]), .D(r_TX_Bit_Count[1]), 
            .Z(n15131));
    defparam n15128_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_109  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[306]), .C(r_TX_Byte[307]), .D(r_TX_Bit_Count[1]), 
            .Z(n15122));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_109 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15122_bdd_4_lut (.A(n15122), 
            .B(r_TX_Byte[305]), .C(r_TX_Byte[304]), .D(r_TX_Bit_Count[1]), 
            .Z(n15125));
    defparam n15122_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_21  (.A(r_TX_Bit_Count[2]), 
            .B(n14375), .C(n15113), .D(r_TX_Bit_Count[3]), .Z(n15116));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_21 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14288_bdd_4_lut (.A(n14288), 
            .B(r_TX_Byte[801]), .C(r_TX_Byte[800]), .D(r_TX_Bit_Count[1]), 
            .Z(n14291));
    defparam n14288_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15116_bdd_4_lut (.A(n15116), 
            .B(n13131), .C(n14369), .D(r_TX_Bit_Count[3]), .Z(n15119));
    defparam n15116_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_108  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[862]), .C(r_TX_Byte[863]), .D(r_TX_Bit_Count[1]), 
            .Z(n15110));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_108 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15110_bdd_4_lut (.A(n15110), 
            .B(r_TX_Byte[861]), .C(r_TX_Byte[860]), .D(r_TX_Bit_Count[1]), 
            .Z(n15113));
    defparam n15110_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_107  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[918]), .C(r_TX_Byte[919]), .D(r_TX_Bit_Count[1]), 
            .Z(n15104));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_107 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15104_bdd_4_lut (.A(n15104), 
            .B(r_TX_Byte[917]), .C(r_TX_Byte[916]), .D(r_TX_Bit_Count[1]), 
            .Z(n13179));
    defparam n15104_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_17  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[402]), .C(r_TX_Byte[403]), .D(r_TX_Bit_Count[1]), 
            .Z(n14282));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_17 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_106  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[578]), .C(r_TX_Byte[579]), .D(r_TX_Bit_Count[1]), 
            .Z(n15098));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_106 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15098_bdd_4_lut (.A(n15098), 
            .B(r_TX_Byte[577]), .C(r_TX_Byte[576]), .D(r_TX_Bit_Count[1]), 
            .Z(n15101));
    defparam n15098_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_20  (.A(r_TX_Bit_Count[2]), 
            .B(n15089), .C(n13362), .D(r_TX_Bit_Count[3]), .Z(n15092));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_20 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15092_bdd_4_lut (.A(n15092), 
            .B(n13332), .C(n15029), .D(r_TX_Bit_Count[3]), .Z(n15095));
    defparam n15092_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_105  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[298]), .C(r_TX_Byte[299]), .D(r_TX_Bit_Count[1]), 
            .Z(n15086));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_105 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15086_bdd_4_lut (.A(n15086), 
            .B(r_TX_Byte[297]), .C(r_TX_Byte[296]), .D(r_TX_Bit_Count[1]), 
            .Z(n15089));
    defparam n15086_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_104  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[926]), .C(r_TX_Byte[927]), .D(r_TX_Bit_Count[1]), 
            .Z(n15080));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_104 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15080_bdd_4_lut (.A(n15080), 
            .B(r_TX_Byte[925]), .C(r_TX_Byte[924]), .D(r_TX_Bit_Count[1]), 
            .Z(n13182));
    defparam n15080_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_103  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[570]), .C(r_TX_Byte[571]), .D(r_TX_Bit_Count[1]), 
            .Z(n15074));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_103 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15074_bdd_4_lut (.A(n15074), 
            .B(r_TX_Byte[569]), .C(r_TX_Byte[568]), .D(r_TX_Bit_Count[1]), 
            .Z(n15077));
    defparam n15074_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14282_bdd_4_lut (.A(n14282), 
            .B(r_TX_Byte[401]), .C(r_TX_Byte[400]), .D(r_TX_Bit_Count[1]), 
            .Z(n14285));
    defparam n14282_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_19  (.A(r_TX_Bit_Count[2]), 
            .B(n15059), .C(n13347), .D(r_TX_Bit_Count[3]), .Z(n15068));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_19 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15068_bdd_4_lut (.A(n15068), 
            .B(n13326), .C(n15011), .D(r_TX_Bit_Count[3]), .Z(n15071));
    defparam n15068_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_102  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[562]), .C(r_TX_Byte[563]), .D(r_TX_Bit_Count[1]), 
            .Z(n15062));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_102 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15062_bdd_4_lut (.A(n15062), 
            .B(r_TX_Byte[561]), .C(r_TX_Byte[560]), .D(r_TX_Bit_Count[1]), 
            .Z(n15065));
    defparam n15062_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_101  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[554]), .C(r_TX_Byte[555]), .D(r_TX_Bit_Count[1]), 
            .Z(n15056));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_101 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15056_bdd_4_lut (.A(n15056), 
            .B(r_TX_Byte[553]), .C(r_TX_Byte[552]), .D(r_TX_Bit_Count[1]), 
            .Z(n15059));
    defparam n15056_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_100  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[50]), .C(r_TX_Byte[51]), .D(r_TX_Bit_Count[1]), 
            .Z(n15050));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_100 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15050_bdd_4_lut (.A(n15050), 
            .B(r_TX_Byte[49]), .C(r_TX_Byte[48]), .D(r_TX_Bit_Count[1]), 
            .Z(n15053));
    defparam n15050_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[3]_bdd_4_lut_3  (.A(r_TX_Bit_Count[3]), 
            .B(n13201), .C(n13204), .D(r_TX_Bit_Count[4]), .Z(n14276));
    defparam \r_TX_Bit_Count[3]_bdd_4_lut_3 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_99  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[66]), .C(r_TX_Byte[67]), .D(r_TX_Bit_Count[1]), 
            .Z(n15044));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_99 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15044_bdd_4_lut (.A(n15044), 
            .B(r_TX_Byte[65]), .C(r_TX_Byte[64]), .D(r_TX_Bit_Count[1]), 
            .Z(n15047));
    defparam n15044_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_98  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[98]), .C(r_TX_Byte[99]), .D(r_TX_Bit_Count[1]), 
            .Z(n15038));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_98 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15038_bdd_4_lut (.A(n15038), 
            .B(r_TX_Byte[97]), .C(r_TX_Byte[96]), .D(r_TX_Bit_Count[1]), 
            .Z(n15041));
    defparam n15038_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14276_bdd_4_lut (.A(n14276), 
            .B(n13192), .C(n13189), .D(r_TX_Bit_Count[4]), .Z(n14279));
    defparam n14276_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_97  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[162]), .C(r_TX_Byte[163]), .D(r_TX_Bit_Count[1]), 
            .Z(n15032));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_97 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15032_bdd_4_lut (.A(n15032), 
            .B(r_TX_Byte[161]), .C(r_TX_Byte[160]), .D(r_TX_Bit_Count[1]), 
            .Z(n15035));
    defparam n15032_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_96  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[290]), .C(r_TX_Byte[291]), .D(r_TX_Bit_Count[1]), 
            .Z(n15026));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_96 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15026_bdd_4_lut (.A(n15026), 
            .B(r_TX_Byte[289]), .C(r_TX_Byte[288]), .D(r_TX_Bit_Count[1]), 
            .Z(n15029));
    defparam n15026_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_95  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[446]), .C(r_TX_Byte[447]), .D(r_TX_Bit_Count[1]), 
            .Z(n15020));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_95 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15020_bdd_4_lut (.A(n15020), 
            .B(r_TX_Byte[445]), .C(r_TX_Byte[444]), .D(r_TX_Bit_Count[1]), 
            .Z(n13185));
    defparam n15020_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[4]_bdd_4_lut_2  (.A(r_TX_Bit_Count[4]), 
            .B(n13547), .C(n13548), .D(r_TX_Bit_Count[5]), .Z(n15014));
    defparam \r_TX_Bit_Count[4]_bdd_4_lut_2 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15014_bdd_4_lut (.A(n15014), 
            .B(n13539), .C(n13538), .D(r_TX_Bit_Count[5]), .Z(n15017));
    defparam n15014_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_94  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[546]), .C(r_TX_Byte[547]), .D(r_TX_Bit_Count[1]), 
            .Z(n15008));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_94 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15008_bdd_4_lut (.A(n15008), 
            .B(r_TX_Byte[545]), .C(r_TX_Byte[544]), .D(r_TX_Bit_Count[1]), 
            .Z(n15011));
    defparam n15008_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_93  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[282]), .C(r_TX_Byte[283]), .D(r_TX_Bit_Count[1]), 
            .Z(n15002));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_93 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n15002_bdd_4_lut (.A(n15002), 
            .B(r_TX_Byte[281]), .C(r_TX_Byte[280]), .D(r_TX_Bit_Count[1]), 
            .Z(n15005));
    defparam n15002_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_92  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[538]), .C(r_TX_Byte[539]), .D(r_TX_Bit_Count[1]), 
            .Z(n14996));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_92 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_16  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[794]), .C(r_TX_Byte[795]), .D(r_TX_Bit_Count[1]), 
            .Z(n14270));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_16 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14996_bdd_4_lut (.A(n14996), 
            .B(r_TX_Byte[537]), .C(r_TX_Byte[536]), .D(r_TX_Bit_Count[1]), 
            .Z(n14999));
    defparam n14996_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[3]_bdd_4_lut_9  (.A(r_TX_Bit_Count[3]), 
            .B(n14777), .C(n13459), .D(r_TX_Bit_Count[4]), .Z(n14990));
    defparam \r_TX_Bit_Count[3]_bdd_4_lut_9 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14990_bdd_4_lut (.A(n14990), 
            .B(n13387), .C(n13336), .D(r_TX_Bit_Count[4]), .Z(n14993));
    defparam n14990_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_91  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[934]), .C(r_TX_Byte[935]), .D(r_TX_Bit_Count[1]), 
            .Z(n14984));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_91 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14270_bdd_4_lut (.A(n14270), 
            .B(r_TX_Byte[793]), .C(r_TX_Byte[792]), .D(r_TX_Bit_Count[1]), 
            .Z(n14273));
    defparam n14270_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14984_bdd_4_lut (.A(n14984), 
            .B(r_TX_Byte[933]), .C(r_TX_Byte[932]), .D(r_TX_Bit_Count[1]), 
            .Z(n14987));
    defparam n14984_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_90  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[530]), .C(r_TX_Byte[531]), .D(r_TX_Bit_Count[1]), 
            .Z(n14978));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_90 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14978_bdd_4_lut (.A(n14978), 
            .B(r_TX_Byte[529]), .C(r_TX_Byte[528]), .D(r_TX_Bit_Count[1]), 
            .Z(n14981));
    defparam n14978_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_89  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[154]), .C(r_TX_Byte[155]), .D(r_TX_Bit_Count[1]), 
            .Z(n14972));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_89 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14972_bdd_4_lut (.A(n14972), 
            .B(r_TX_Byte[153]), .C(r_TX_Byte[152]), .D(r_TX_Bit_Count[1]), 
            .Z(n14975));
    defparam n14972_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_88  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[942]), .C(r_TX_Byte[943]), .D(r_TX_Bit_Count[1]), 
            .Z(n14966));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_88 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14966_bdd_4_lut (.A(n14966), 
            .B(r_TX_Byte[941]), .C(r_TX_Byte[940]), .D(r_TX_Bit_Count[1]), 
            .Z(n14969));
    defparam n14966_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_18  (.A(r_TX_Bit_Count[2]), 
            .B(n14321), .C(n13110), .D(r_TX_Bit_Count[3]), .Z(n14960));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_18 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14960_bdd_4_lut (.A(n14960), 
            .B(n13107), .C(n14315), .D(r_TX_Bit_Count[3]), .Z(n14963));
    defparam n14960_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_87  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[522]), .C(r_TX_Byte[523]), .D(r_TX_Bit_Count[1]), 
            .Z(n14954));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_87 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14954_bdd_4_lut (.A(n14954), 
            .B(r_TX_Byte[521]), .C(r_TX_Byte[520]), .D(r_TX_Bit_Count[1]), 
            .Z(n14957));
    defparam n14954_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_86  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[246]), .C(r_TX_Byte[247]), .D(r_TX_Bit_Count[1]), 
            .Z(n14948));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_86 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14948_bdd_4_lut (.A(n14948), 
            .B(r_TX_Byte[245]), .C(r_TX_Byte[244]), .D(r_TX_Bit_Count[1]), 
            .Z(n14951));
    defparam n14948_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[5]_bdd_4_lut_4  (.A(r_TX_Bit_Count[5]), 
            .B(n13219), .C(n14909), .D(r_TX_Bit_Count[6]), .Z(n14942));
    defparam \r_TX_Bit_Count[5]_bdd_4_lut_4 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14942_bdd_4_lut (.A(n14942), 
            .B(n13147), .C(n13081), .D(r_TX_Bit_Count[6]), .Z(n14945));
    defparam n14942_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_15  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[438]), .C(r_TX_Byte[439]), .D(r_TX_Bit_Count[1]), 
            .Z(n14264));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_15 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_17  (.A(r_TX_Bit_Count[2]), 
            .B(n14615), .C(n14789), .D(r_TX_Bit_Count[3]), .Z(n14936));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_17 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14936_bdd_4_lut (.A(n14936), 
            .B(n14801), .C(n14609), .D(r_TX_Bit_Count[3]), .Z(n14939));
    defparam n14936_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14264_bdd_4_lut (.A(n14264), 
            .B(r_TX_Byte[437]), .C(r_TX_Byte[436]), .D(r_TX_Bit_Count[1]), 
            .Z(n14267));
    defparam n14264_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_85  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[454]), .C(r_TX_Byte[455]), .D(r_TX_Bit_Count[1]), 
            .Z(n14930));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_85 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14930_bdd_4_lut (.A(n14930), 
            .B(r_TX_Byte[453]), .C(r_TX_Byte[452]), .D(r_TX_Bit_Count[1]), 
            .Z(n13197));
    defparam n14930_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_84  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[950]), .C(r_TX_Byte[951]), .D(r_TX_Bit_Count[1]), 
            .Z(n14924));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_84 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14924_bdd_4_lut (.A(n14924), 
            .B(r_TX_Byte[949]), .C(r_TX_Byte[948]), .D(r_TX_Bit_Count[1]), 
            .Z(n14927));
    defparam n14924_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_83  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[958]), .C(r_TX_Byte[959]), .D(r_TX_Bit_Count[1]), 
            .Z(n14918));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_83 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14918_bdd_4_lut (.A(n14918), 
            .B(r_TX_Byte[957]), .C(r_TX_Byte[956]), .D(r_TX_Bit_Count[1]), 
            .Z(n14921));
    defparam n14918_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_22  (.A(r_TX_Bit_Count[1]), 
            .B(n600), .C(n601), .D(r_TX_Bit_Count[2]), .Z(n14912));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_22 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14912_bdd_4_lut (.A(n14912), 
            .B(n598), .C(n597), .D(r_TX_Bit_Count[2]), .Z(n14915));
    defparam n14912_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_14  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[786]), .C(r_TX_Byte[787]), .D(r_TX_Bit_Count[1]), 
            .Z(n14258));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_14 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[3]_bdd_4_lut_8  (.A(r_TX_Bit_Count[3]), 
            .B(n14879), .C(n14723), .D(r_TX_Bit_Count[4]), .Z(n14906));
    defparam \r_TX_Bit_Count[3]_bdd_4_lut_8 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14258_bdd_4_lut (.A(n14258), 
            .B(r_TX_Byte[785]), .C(r_TX_Byte[784]), .D(r_TX_Bit_Count[1]), 
            .Z(n14261));
    defparam n14258_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14906_bdd_4_lut (.A(n14906), 
            .B(n14207), .C(n14567), .D(r_TX_Bit_Count[4]), .Z(n14909));
    defparam n14906_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_82  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[870]), .C(r_TX_Byte[871]), .D(r_TX_Bit_Count[1]), 
            .Z(n14900));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_82 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14900_bdd_4_lut (.A(n14900), 
            .B(r_TX_Byte[869]), .C(r_TX_Byte[868]), .D(r_TX_Bit_Count[1]), 
            .Z(n13140));
    defparam n14900_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_16  (.A(r_TX_Bit_Count[2]), 
            .B(n14429), .C(n14603), .D(r_TX_Bit_Count[3]), .Z(n14894));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_16 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14894_bdd_4_lut (.A(n14894), 
            .B(n14699), .C(n14423), .D(r_TX_Bit_Count[3]), .Z(n14897));
    defparam n14894_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_81  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[966]), .C(r_TX_Byte[967]), .D(r_TX_Bit_Count[1]), 
            .Z(n14888));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_81 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_13  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[394]), .C(r_TX_Byte[395]), .D(r_TX_Bit_Count[1]), 
            .Z(n14252));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_13 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14888_bdd_4_lut (.A(n14888), 
            .B(r_TX_Byte[965]), .C(r_TX_Byte[964]), .D(r_TX_Bit_Count[1]), 
            .Z(n14891));
    defparam n14888_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_80  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[974]), .C(r_TX_Byte[975]), .D(r_TX_Bit_Count[1]), 
            .Z(n14882));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_80 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14882_bdd_4_lut (.A(n14882), 
            .B(r_TX_Byte[973]), .C(r_TX_Byte[972]), .D(r_TX_Bit_Count[1]), 
            .Z(n14885));
    defparam n14882_bdd_4_lut.INIT = "0xaad8";
    (* lineinfo="@4(91[30],91[45])" *) FA2 sub_2147_add_2_add_5_13 (.A0(GND_net), 
            .B0(r_SPI_Clk_Edges[11]), .C0(VCC_net), .D0(n11606), .CI0(n11606), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n16396), .CI1(n16396), 
            .CO0(n16396), .S0(n67[11]));
    defparam sub_2147_add_2_add_5_13.INIT0 = "0xc33c";
    defparam sub_2147_add_2_add_5_13.INIT1 = "0xc33c";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14252_bdd_4_lut (.A(n14252), 
            .B(r_TX_Byte[393]), .C(r_TX_Byte[392]), .D(r_TX_Bit_Count[1]), 
            .Z(n13082));
    defparam n14252_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_21  (.A(r_TX_Bit_Count[1]), 
            .B(n495), .C(n496), .D(r_TX_Bit_Count[2]), .Z(n14876));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_21 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14876_bdd_4_lut (.A(n14876), 
            .B(n493), .C(n492), .D(r_TX_Bit_Count[2]), .Z(n14879));
    defparam n14876_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_20  (.A(r_TX_Bit_Count[1]), 
            .B(n312), .C(n313), .D(r_TX_Bit_Count[2]), .Z(n14870));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_20 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14870_bdd_4_lut (.A(n14870), 
            .B(n310), .C(n309), .D(r_TX_Bit_Count[2]), .Z(n14873));
    defparam n14870_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_79  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[142]), .C(r_TX_Byte[143]), .D(r_TX_Bit_Count[1]), 
            .Z(n14864));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_79 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14864_bdd_4_lut (.A(n14864), 
            .B(r_TX_Byte[141]), .C(r_TX_Byte[140]), .D(r_TX_Bit_Count[1]), 
            .Z(n13215));
    defparam n14864_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_15  (.A(r_TX_Bit_Count[2]), 
            .B(n14663), .C(n14729), .D(r_TX_Bit_Count[3]), .Z(n14858));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_15 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14858_bdd_4_lut (.A(n14858), 
            .B(n14819), .C(n14597), .D(r_TX_Bit_Count[3]), .Z(n14861));
    defparam n14858_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_78  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[462]), .C(r_TX_Byte[463]), .D(r_TX_Bit_Count[1]), 
            .Z(n14852));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_78 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14852_bdd_4_lut (.A(n14852), 
            .B(r_TX_Byte[461]), .C(r_TX_Byte[460]), .D(r_TX_Bit_Count[1]), 
            .Z(n13221));
    defparam n14852_bdd_4_lut.INIT = "0xaad8";
    (* lineinfo="@4(91[30],91[45])" *) FA2 sub_2147_add_2_add_5_11 (.A0(GND_net), 
            .B0(r_SPI_Clk_Edges[9]), .C0(VCC_net), .D0(n11604), .CI0(n11604), 
            .A1(GND_net), .B1(r_SPI_Clk_Edges[10]), .C1(VCC_net), .D1(n16393), 
            .CI1(n16393), .CO0(n16393), .CO1(n11606), .S0(n67[9]), .S1(n67[10]));
    defparam sub_2147_add_2_add_5_11.INIT0 = "0xc33c";
    defparam sub_2147_add_2_add_5_11.INIT1 = "0xc33c";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_19  (.A(r_TX_Bit_Count[1]), 
            .B(n609), .C(n610), .D(r_TX_Bit_Count[2]), .Z(n14846));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_19 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14204_bdd_4_lut (.A(n14204), 
            .B(n485), .C(n484), .D(r_TX_Bit_Count[2]), .Z(n14207));
    defparam n14204_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14846_bdd_4_lut (.A(n14846), 
            .B(n607), .C(n606), .D(r_TX_Bit_Count[2]), .Z(n13402));
    defparam n14846_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[3]_bdd_4_lut_7  (.A(r_TX_Bit_Count[3]), 
            .B(n13225), .C(n13228), .D(r_TX_Bit_Count[4]), .Z(n14840));
    defparam \r_TX_Bit_Count[3]_bdd_4_lut_7 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14840_bdd_4_lut (.A(n14840), 
            .B(n13213), .C(n13210), .D(r_TX_Bit_Count[4]), .Z(n14843));
    defparam n14840_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_77  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[878]), .C(r_TX_Byte[879]), .D(r_TX_Bit_Count[1]), 
            .Z(n14834));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_77 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14834_bdd_4_lut (.A(n14834), 
            .B(r_TX_Byte[877]), .C(r_TX_Byte[876]), .D(r_TX_Bit_Count[1]), 
            .Z(n13143));
    defparam n14834_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_3  (.A(r_TX_Bit_Count[2]), 
            .B(n13082), .C(n13083), .D(r_TX_Bit_Count[3]), .Z(n14246));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_3 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_76  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[982]), .C(r_TX_Byte[983]), .D(r_TX_Bit_Count[1]), 
            .Z(n14828));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_76 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14246_bdd_4_lut (.A(n14246), 
            .B(n13053), .C(n14183), .D(r_TX_Bit_Count[3]), .Z(n14249));
    defparam n14246_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A (C)+!A ((C)+!B)))" *) LUT4 i1_2_lut_3_lut_adj_3542 (.A(r_TX_DV), 
            .B(r_Trailing_Edge), .C(w_Master_Ready), .Z(n8842));
    defparam i1_2_lut_3_lut_adj_3542.INIT = "0x0e0e";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_2_lut_3_lut_adj_3543 (.A(r_TX_DV), 
            .B(r_Trailing_Edge), .C(w_Master_Ready), .Z(n12478));
    defparam i1_2_lut_3_lut_adj_3543.INIT = "0xfefe";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n14828_bdd_4_lut (.A(n14828), 
            .B(r_TX_Byte[981]), .C(r_TX_Byte[980]), .D(r_TX_Bit_Count[1]), 
            .Z(n14831));
    defparam n14828_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i2 (.D(n8970), 
            .SP(n9588), .CK(i_Clk_c), .SR(w_reset), .Q(r_SPI_Clk_Edges[2]));
    defparam r_SPI_Clk_Edges_i2.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i2.SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net_2));
    
endmodule

//
// Verilog Description of module \Controller_RHD64_FIFO(clks_per_half_bit=8,cs_inactive_clks=256) 
//

module \Controller_RHD64_FIFO(clks_per_half_bit=8,cs_inactive_clks=256) (input i_Clk_c, 
            input maxfan_replicated_net_999, input w_reset, input maxfan_replicated_net_1999, 
            input maxfan_replicated_net_2504, input n59, output n2286, 
            output n70, output o_RHD64_SPI_CS_n_c, input int_RHD64_TX_DV, 
            input GND_net, input VCC_net, output n8759, input \int_RHD64_TX_Byte[8] , 
            input i_RHD64_SPI_MISO_c, input \int_RHD64_TX_Byte[15] , input \int_RHD64_TX_Byte[10] , 
            input \int_RHD64_TX_Byte[9] , output n33, output n32, output n35, 
            output n34, input n36, input r_Trailing_Edge_N_3524, input n31, 
            output n36_adj_3, input n6007, output o_RHD64_SPI_Clk_c, output o_RHD64_SPI_MOSI_c, 
            output n11102, output \r_SPI_Clk_Count[3] , input n11092, 
            input n8987, input n8985, input n8983, input n8981, input n8978, 
            output n2510, input int_FIFO_RE, output \int_FIFO_COUNT[5] , 
            output [31:0]int_FIFO_Q, output \int_FIFO_COUNT[6] , output \int_FIFO_COUNT[7] , 
            output \int_FIFO_COUNT[8] , output \int_FIFO_COUNT[9] , output \int_FIFO_COUNT[10] );
    
    (* is_clock=1, lineinfo="@6(16[9],16[14])" *) wire i_Clk_c;
    (* lineinfo="@3(65[5],65[28])" *) wire [15:0]o_RHD64_RX_Byte_Falling;
    
    wire o_RHD64_RX_DV;
    (* lineinfo="@3(41[5],41[16])" *) wire [31:0]o_FIFO_Data;
    
    wire o_FIFO_WE;
    (* lineinfo="@3(64[5],64[27])" *) wire [15:0]o_RHD64_RX_Byte_Rising;
    
    wire VCC_net_2;
    
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=24, LSE_RCOL=57, LSE_LLINE=193, LSE_RLINE=193, lineinfo="@2(164[5],176[9])" *) FD1P3XZ int_FIFO_WE (.D(o_RHD64_RX_DV), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(w_reset), .Q(o_FIFO_WE));
    defparam int_FIFO_WE.REGSET = "RESET";
    defparam int_FIFO_WE.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=24, LSE_RCOL=57, LSE_LLINE=193, LSE_RLINE=193, lineinfo="@2(164[5],176[9])" *) FD1P3XZ int_FIFO_DATA_i0_i31 (.D(o_RHD64_RX_Byte_Rising[15]), 
            .SP(o_RHD64_RX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(o_FIFO_Data[31]));
    defparam int_FIFO_DATA_i0_i31.REGSET = "RESET";
    defparam int_FIFO_DATA_i0_i31.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=24, LSE_RCOL=57, LSE_LLINE=193, LSE_RLINE=193, lineinfo="@2(164[5],176[9])" *) FD1P3XZ int_FIFO_DATA_i0_i30 (.D(o_RHD64_RX_Byte_Rising[14]), 
            .SP(o_RHD64_RX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(o_FIFO_Data[30]));
    defparam int_FIFO_DATA_i0_i30.REGSET = "RESET";
    defparam int_FIFO_DATA_i0_i30.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=24, LSE_RCOL=57, LSE_LLINE=193, LSE_RLINE=193, lineinfo="@2(164[5],176[9])" *) FD1P3XZ int_FIFO_DATA_i0_i29 (.D(o_RHD64_RX_Byte_Rising[13]), 
            .SP(o_RHD64_RX_DV), .CK(i_Clk_c), .SR(w_reset), .Q(o_FIFO_Data[29]));
    defparam int_FIFO_DATA_i0_i29.REGSET = "RESET";
    defparam int_FIFO_DATA_i0_i29.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=24, LSE_RCOL=57, LSE_LLINE=193, LSE_RLINE=193, lineinfo="@2(164[5],176[9])" *) FD1P3XZ int_FIFO_DATA_i0_i28 (.D(o_RHD64_RX_Byte_Rising[12]), 
            .SP(o_RHD64_RX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(o_FIFO_Data[28]));
    defparam int_FIFO_DATA_i0_i28.REGSET = "RESET";
    defparam int_FIFO_DATA_i0_i28.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=24, LSE_RCOL=57, LSE_LLINE=193, LSE_RLINE=193, lineinfo="@2(164[5],176[9])" *) FD1P3XZ int_FIFO_DATA_i0_i27 (.D(o_RHD64_RX_Byte_Rising[11]), 
            .SP(o_RHD64_RX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(o_FIFO_Data[27]));
    defparam int_FIFO_DATA_i0_i27.REGSET = "RESET";
    defparam int_FIFO_DATA_i0_i27.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=24, LSE_RCOL=57, LSE_LLINE=193, LSE_RLINE=193, lineinfo="@2(164[5],176[9])" *) FD1P3XZ int_FIFO_DATA_i0_i26 (.D(o_RHD64_RX_Byte_Rising[10]), 
            .SP(o_RHD64_RX_DV), .CK(i_Clk_c), .SR(w_reset), .Q(o_FIFO_Data[26]));
    defparam int_FIFO_DATA_i0_i26.REGSET = "RESET";
    defparam int_FIFO_DATA_i0_i26.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=24, LSE_RCOL=57, LSE_LLINE=193, LSE_RLINE=193, lineinfo="@2(164[5],176[9])" *) FD1P3XZ int_FIFO_DATA_i0_i25 (.D(o_RHD64_RX_Byte_Rising[9]), 
            .SP(o_RHD64_RX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(o_FIFO_Data[25]));
    defparam int_FIFO_DATA_i0_i25.REGSET = "RESET";
    defparam int_FIFO_DATA_i0_i25.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=24, LSE_RCOL=57, LSE_LLINE=193, LSE_RLINE=193, lineinfo="@2(164[5],176[9])" *) FD1P3XZ int_FIFO_DATA_i0_i24 (.D(o_RHD64_RX_Byte_Rising[8]), 
            .SP(o_RHD64_RX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(o_FIFO_Data[24]));
    defparam int_FIFO_DATA_i0_i24.REGSET = "RESET";
    defparam int_FIFO_DATA_i0_i24.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=24, LSE_RCOL=57, LSE_LLINE=193, LSE_RLINE=193, lineinfo="@2(164[5],176[9])" *) FD1P3XZ int_FIFO_DATA_i0_i23 (.D(o_RHD64_RX_Byte_Rising[7]), 
            .SP(o_RHD64_RX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(o_FIFO_Data[23]));
    defparam int_FIFO_DATA_i0_i23.REGSET = "RESET";
    defparam int_FIFO_DATA_i0_i23.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=24, LSE_RCOL=57, LSE_LLINE=193, LSE_RLINE=193, lineinfo="@2(164[5],176[9])" *) FD1P3XZ int_FIFO_DATA_i0_i22 (.D(o_RHD64_RX_Byte_Rising[6]), 
            .SP(o_RHD64_RX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(o_FIFO_Data[22]));
    defparam int_FIFO_DATA_i0_i22.REGSET = "RESET";
    defparam int_FIFO_DATA_i0_i22.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=24, LSE_RCOL=57, LSE_LLINE=193, LSE_RLINE=193, lineinfo="@2(164[5],176[9])" *) FD1P3XZ int_FIFO_DATA_i0_i21 (.D(o_RHD64_RX_Byte_Rising[5]), 
            .SP(o_RHD64_RX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(o_FIFO_Data[21]));
    defparam int_FIFO_DATA_i0_i21.REGSET = "RESET";
    defparam int_FIFO_DATA_i0_i21.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=24, LSE_RCOL=57, LSE_LLINE=193, LSE_RLINE=193, lineinfo="@2(164[5],176[9])" *) FD1P3XZ int_FIFO_DATA_i0_i20 (.D(o_RHD64_RX_Byte_Rising[4]), 
            .SP(o_RHD64_RX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(o_FIFO_Data[20]));
    defparam int_FIFO_DATA_i0_i20.REGSET = "RESET";
    defparam int_FIFO_DATA_i0_i20.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=24, LSE_RCOL=57, LSE_LLINE=193, LSE_RLINE=193, lineinfo="@2(164[5],176[9])" *) FD1P3XZ int_FIFO_DATA_i0_i19 (.D(o_RHD64_RX_Byte_Rising[3]), 
            .SP(o_RHD64_RX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(o_FIFO_Data[19]));
    defparam int_FIFO_DATA_i0_i19.REGSET = "RESET";
    defparam int_FIFO_DATA_i0_i19.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=24, LSE_RCOL=57, LSE_LLINE=193, LSE_RLINE=193, lineinfo="@2(164[5],176[9])" *) FD1P3XZ int_FIFO_DATA_i0_i18 (.D(o_RHD64_RX_Byte_Rising[2]), 
            .SP(o_RHD64_RX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(o_FIFO_Data[18]));
    defparam int_FIFO_DATA_i0_i18.REGSET = "RESET";
    defparam int_FIFO_DATA_i0_i18.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=24, LSE_RCOL=57, LSE_LLINE=193, LSE_RLINE=193, lineinfo="@2(164[5],176[9])" *) FD1P3XZ int_FIFO_DATA_i0_i17 (.D(o_RHD64_RX_Byte_Rising[1]), 
            .SP(o_RHD64_RX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(o_FIFO_Data[17]));
    defparam int_FIFO_DATA_i0_i17.REGSET = "RESET";
    defparam int_FIFO_DATA_i0_i17.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=24, LSE_RCOL=57, LSE_LLINE=193, LSE_RLINE=193, lineinfo="@2(164[5],176[9])" *) FD1P3XZ int_FIFO_DATA_i0_i16 (.D(o_RHD64_RX_Byte_Rising[0]), 
            .SP(o_RHD64_RX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(o_FIFO_Data[16]));
    defparam int_FIFO_DATA_i0_i16.REGSET = "RESET";
    defparam int_FIFO_DATA_i0_i16.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=24, LSE_RCOL=57, LSE_LLINE=193, LSE_RLINE=193, lineinfo="@2(164[5],176[9])" *) FD1P3XZ int_FIFO_DATA_i0_i15 (.D(o_RHD64_RX_Byte_Falling[15]), 
            .SP(o_RHD64_RX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(o_FIFO_Data[15]));
    defparam int_FIFO_DATA_i0_i15.REGSET = "RESET";
    defparam int_FIFO_DATA_i0_i15.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=24, LSE_RCOL=57, LSE_LLINE=193, LSE_RLINE=193, lineinfo="@2(164[5],176[9])" *) FD1P3XZ int_FIFO_DATA_i0_i14 (.D(o_RHD64_RX_Byte_Falling[14]), 
            .SP(o_RHD64_RX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(o_FIFO_Data[14]));
    defparam int_FIFO_DATA_i0_i14.REGSET = "RESET";
    defparam int_FIFO_DATA_i0_i14.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=24, LSE_RCOL=57, LSE_LLINE=193, LSE_RLINE=193, lineinfo="@2(164[5],176[9])" *) FD1P3XZ int_FIFO_DATA_i0_i13 (.D(o_RHD64_RX_Byte_Falling[13]), 
            .SP(o_RHD64_RX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(o_FIFO_Data[13]));
    defparam int_FIFO_DATA_i0_i13.REGSET = "RESET";
    defparam int_FIFO_DATA_i0_i13.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=24, LSE_RCOL=57, LSE_LLINE=193, LSE_RLINE=193, lineinfo="@2(164[5],176[9])" *) FD1P3XZ int_FIFO_DATA_i0_i12 (.D(o_RHD64_RX_Byte_Falling[12]), 
            .SP(o_RHD64_RX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(o_FIFO_Data[12]));
    defparam int_FIFO_DATA_i0_i12.REGSET = "RESET";
    defparam int_FIFO_DATA_i0_i12.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=24, LSE_RCOL=57, LSE_LLINE=193, LSE_RLINE=193, lineinfo="@2(164[5],176[9])" *) FD1P3XZ int_FIFO_DATA_i0_i11 (.D(o_RHD64_RX_Byte_Falling[11]), 
            .SP(o_RHD64_RX_DV), .CK(i_Clk_c), .SR(w_reset), .Q(o_FIFO_Data[11]));
    defparam int_FIFO_DATA_i0_i11.REGSET = "RESET";
    defparam int_FIFO_DATA_i0_i11.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=24, LSE_RCOL=57, LSE_LLINE=193, LSE_RLINE=193, lineinfo="@2(164[5],176[9])" *) FD1P3XZ int_FIFO_DATA_i0_i10 (.D(o_RHD64_RX_Byte_Falling[10]), 
            .SP(o_RHD64_RX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(o_FIFO_Data[10]));
    defparam int_FIFO_DATA_i0_i10.REGSET = "RESET";
    defparam int_FIFO_DATA_i0_i10.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=24, LSE_RCOL=57, LSE_LLINE=193, LSE_RLINE=193, lineinfo="@2(164[5],176[9])" *) FD1P3XZ int_FIFO_DATA_i0_i9 (.D(o_RHD64_RX_Byte_Falling[9]), 
            .SP(o_RHD64_RX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(o_FIFO_Data[9]));
    defparam int_FIFO_DATA_i0_i9.REGSET = "RESET";
    defparam int_FIFO_DATA_i0_i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=24, LSE_RCOL=57, LSE_LLINE=193, LSE_RLINE=193, lineinfo="@2(164[5],176[9])" *) FD1P3XZ int_FIFO_DATA_i0_i8 (.D(o_RHD64_RX_Byte_Falling[8]), 
            .SP(o_RHD64_RX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(o_FIFO_Data[8]));
    defparam int_FIFO_DATA_i0_i8.REGSET = "RESET";
    defparam int_FIFO_DATA_i0_i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=24, LSE_RCOL=57, LSE_LLINE=193, LSE_RLINE=193, lineinfo="@2(164[5],176[9])" *) FD1P3XZ int_FIFO_DATA_i0_i7 (.D(o_RHD64_RX_Byte_Falling[7]), 
            .SP(o_RHD64_RX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(o_FIFO_Data[7]));
    defparam int_FIFO_DATA_i0_i7.REGSET = "RESET";
    defparam int_FIFO_DATA_i0_i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=24, LSE_RCOL=57, LSE_LLINE=193, LSE_RLINE=193, lineinfo="@2(164[5],176[9])" *) FD1P3XZ int_FIFO_DATA_i0_i6 (.D(o_RHD64_RX_Byte_Falling[6]), 
            .SP(o_RHD64_RX_DV), .CK(i_Clk_c), .SR(w_reset), .Q(o_FIFO_Data[6]));
    defparam int_FIFO_DATA_i0_i6.REGSET = "RESET";
    defparam int_FIFO_DATA_i0_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=24, LSE_RCOL=57, LSE_LLINE=193, LSE_RLINE=193, lineinfo="@2(164[5],176[9])" *) FD1P3XZ int_FIFO_DATA_i0_i5 (.D(o_RHD64_RX_Byte_Falling[5]), 
            .SP(o_RHD64_RX_DV), .CK(i_Clk_c), .SR(w_reset), .Q(o_FIFO_Data[5]));
    defparam int_FIFO_DATA_i0_i5.REGSET = "RESET";
    defparam int_FIFO_DATA_i0_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=24, LSE_RCOL=57, LSE_LLINE=193, LSE_RLINE=193, lineinfo="@2(164[5],176[9])" *) FD1P3XZ int_FIFO_DATA_i0_i4 (.D(o_RHD64_RX_Byte_Falling[4]), 
            .SP(o_RHD64_RX_DV), .CK(i_Clk_c), .SR(w_reset), .Q(o_FIFO_Data[4]));
    defparam int_FIFO_DATA_i0_i4.REGSET = "RESET";
    defparam int_FIFO_DATA_i0_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=24, LSE_RCOL=57, LSE_LLINE=193, LSE_RLINE=193, lineinfo="@2(164[5],176[9])" *) FD1P3XZ int_FIFO_DATA_i0_i3 (.D(o_RHD64_RX_Byte_Falling[3]), 
            .SP(o_RHD64_RX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(o_FIFO_Data[3]));
    defparam int_FIFO_DATA_i0_i3.REGSET = "RESET";
    defparam int_FIFO_DATA_i0_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=24, LSE_RCOL=57, LSE_LLINE=193, LSE_RLINE=193, lineinfo="@2(164[5],176[9])" *) FD1P3XZ int_FIFO_DATA_i0_i2 (.D(o_RHD64_RX_Byte_Falling[2]), 
            .SP(o_RHD64_RX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(o_FIFO_Data[2]));
    defparam int_FIFO_DATA_i0_i2.REGSET = "RESET";
    defparam int_FIFO_DATA_i0_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=24, LSE_RCOL=57, LSE_LLINE=193, LSE_RLINE=193, lineinfo="@2(164[5],176[9])" *) FD1P3XZ int_FIFO_DATA_i0_i1 (.D(o_RHD64_RX_Byte_Falling[1]), 
            .SP(o_RHD64_RX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(o_FIFO_Data[1]));
    defparam int_FIFO_DATA_i0_i1.REGSET = "RESET";
    defparam int_FIFO_DATA_i0_i1.SRMODE = "ASYNC";
    (* lineinfo="@2(123[21],123[34])" *) \SPI_Master_CS(clks_per_half_bit=8,num_of_bits_per_packet=16,cs_inactive_clks=256) SPI_Master_CS_1 (i_Clk_c, 
            w_reset, maxfan_replicated_net_1999, n59, n2286, n70, 
            o_RHD64_SPI_CS_n_c, int_RHD64_TX_DV, GND_net, VCC_net, n8759, 
            maxfan_replicated_net_2504, \int_RHD64_TX_Byte[8] , {o_RHD64_RX_Byte_Falling}, 
            i_RHD64_SPI_MISO_c, {o_RHD64_RX_Byte_Rising}, \int_RHD64_TX_Byte[15] , 
            \int_RHD64_TX_Byte[10] , \int_RHD64_TX_Byte[9] , n33, n32, 
            n35, n34, n36, r_Trailing_Edge_N_3524, o_RHD64_RX_DV, 
            n31, n36_adj_3, n6007, o_RHD64_SPI_Clk_c, o_RHD64_SPI_MOSI_c, 
            n11102, \r_SPI_Clk_Count[3] , n11092, n8987, n8985, n8983, 
            n8981, n8978, maxfan_replicated_net_999, n2510);
    (* lineinfo="@2(146[12],146[32])" *) FIFO_MEM FIFO_1 (o_FIFO_WE, int_FIFO_RE, 
            \int_FIFO_COUNT[5] , i_Clk_c, maxfan_replicated_net_1999, 
            {o_FIFO_Data}, VCC_net, w_reset, maxfan_replicated_net_2504, 
            {int_FIFO_Q}, \int_FIFO_COUNT[6] , \int_FIFO_COUNT[7] , \int_FIFO_COUNT[8] , 
            \int_FIFO_COUNT[9] , \int_FIFO_COUNT[10] , GND_net);
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=24, LSE_RCOL=57, LSE_LLINE=193, LSE_RLINE=193, lineinfo="@2(164[5],176[9])" *) FD1P3XZ int_FIFO_DATA_i0_i0 (.D(o_RHD64_RX_Byte_Falling[0]), 
            .SP(o_RHD64_RX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(o_FIFO_Data[0]));
    defparam int_FIFO_DATA_i0_i0.REGSET = "RESET";
    defparam int_FIFO_DATA_i0_i0.SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net_2));
    
endmodule

//
// Verilog Description of module \SPI_Master_CS(clks_per_half_bit=8,num_of_bits_per_packet=16,cs_inactive_clks=256) 
//

module \SPI_Master_CS(clks_per_half_bit=8,num_of_bits_per_packet=16,cs_inactive_clks=256) (input i_Clk_c, 
            input w_reset, input maxfan_replicated_net_1999, input n59, 
            output n2286, output n70, output o_RHD64_SPI_CS_n_c, input int_RHD64_TX_DV, 
            input GND_net, input VCC_net, output n8759, input maxfan_replicated_net_2504, 
            input \int_RHD64_TX_Byte[8] , output [15:0]o_RHD64_RX_Byte_Falling, 
            input i_RHD64_SPI_MISO_c, output [15:0]o_RHD64_RX_Byte_Rising, 
            input \int_RHD64_TX_Byte[15] , input \int_RHD64_TX_Byte[10] , 
            input \int_RHD64_TX_Byte[9] , output n33, output n32, output n35, 
            output n34, input n36, input r_Trailing_Edge_N_3524, output o_RHD64_RX_DV, 
            input n31, output n36_adj_2, input n6007, output o_RHD64_SPI_Clk_c, 
            output o_RHD64_SPI_MOSI_c, output n11102, output \r_SPI_Clk_Count[3] , 
            input n11092, input n8987, input n8985, input n8983, input n8981, 
            input n8978, input maxfan_replicated_net_999, output n2510);
    
    (* is_clock=1, lineinfo="@6(16[9],16[14])" *) wire i_Clk_c;
    (* lineinfo="@5(80[10],80[29])" *) wire [8:0]r_CS_Inactive_Count;
    
    wire n14;
    wire [8:0]r_CS_Inactive_Count_8__N_2264;
    
    wire n8827, n15, n17, n12782, n12784;
    wire [4:0]n32_2;
    
    wire n8837;
    (* lineinfo="@5(81[10],81[20])" *) wire [4:0]r_TX_Count;
    
    wire n12788;
    wire [3:0]n2282;
    
    wire n6141, w_Master_Ready, n6138, n2350, n12774, n2452, n2469, 
        n11650, n16408;
    wire [9:0]n57;
    
    wire n11648, n16405, n11646, n16402, n11644, n16399, n16381, 
        n6, n6139, n6137, n2, n11443, VCC_net_2;
    
    (* lut_function="(A+(B+(C)))" *) LUT4 i5_3_lut (.A(r_CS_Inactive_Count[4]), 
            .B(r_CS_Inactive_Count[2]), .C(r_CS_Inactive_Count[3]), .Z(n14));
    defparam i5_3_lut.INIT = "0xfefe";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=21, LSE_RCOL=34, LSE_LLINE=123, LSE_RLINE=123, lineinfo="@5(146[5],185[12])" *) FD1P3XZ r_CS_Inactive_Count_i8 (.D(r_CS_Inactive_Count_8__N_2264[8]), 
            .SP(n8827), .CK(i_Clk_c), .SR(w_reset), .Q(r_CS_Inactive_Count[8]));
    defparam r_CS_Inactive_Count_i8.REGSET = "SET";
    defparam r_CS_Inactive_Count_i8.SRMODE = "ASYNC";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i6_4_lut (.A(r_CS_Inactive_Count[6]), 
            .B(r_CS_Inactive_Count[8]), .C(r_CS_Inactive_Count[1]), .D(r_CS_Inactive_Count[7]), 
            .Z(n15));
    defparam i6_4_lut.INIT = "0xfffe";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@5(177[36],177[55])" *) LUT4 i7886_4_lut (.A(n15), 
            .B(r_CS_Inactive_Count[5]), .C(n14), .D(r_CS_Inactive_Count[0]), 
            .Z(n17));
    defparam i7886_4_lut.INIT = "0x0001";
    (* lut_function="(A+(B+(C)))" *) LUT4 i7016_3_lut (.A(r_CS_Inactive_Count[1]), 
            .B(r_CS_Inactive_Count[3]), .C(r_CS_Inactive_Count[7]), .Z(n12782));
    defparam i7016_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i7018_4_lut (.A(r_CS_Inactive_Count[0]), 
            .B(r_CS_Inactive_Count[6]), .C(r_CS_Inactive_Count[4]), .D(r_CS_Inactive_Count[8]), 
            .Z(n12784));
    defparam i7018_4_lut.INIT = "0xfffe";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=21, LSE_RCOL=34, LSE_LLINE=123, LSE_RLINE=123, lineinfo="@5(146[5],185[12])" *) FD1P3XZ r_CS_Inactive_Count_i7 (.D(r_CS_Inactive_Count_8__N_2264[7]), 
            .SP(n8827), .CK(i_Clk_c), .SR(w_reset), .Q(r_CS_Inactive_Count[7]));
    defparam r_CS_Inactive_Count_i7.REGSET = "RESET";
    defparam r_CS_Inactive_Count_i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=21, LSE_RCOL=34, LSE_LLINE=123, LSE_RLINE=123, lineinfo="@5(146[5],185[12])" *) FD1P3XZ r_CS_Inactive_Count_i6 (.D(r_CS_Inactive_Count_8__N_2264[6]), 
            .SP(n8827), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_CS_Inactive_Count[6]));
    defparam r_CS_Inactive_Count_i6.REGSET = "RESET";
    defparam r_CS_Inactive_Count_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=21, LSE_RCOL=34, LSE_LLINE=123, LSE_RLINE=123, lineinfo="@5(146[5],185[12])" *) FD1P3XZ r_CS_Inactive_Count_i5 (.D(r_CS_Inactive_Count_8__N_2264[5]), 
            .SP(n8827), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_CS_Inactive_Count[5]));
    defparam r_CS_Inactive_Count_i5.REGSET = "RESET";
    defparam r_CS_Inactive_Count_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=21, LSE_RCOL=34, LSE_LLINE=123, LSE_RLINE=123, lineinfo="@5(146[5],185[12])" *) FD1P3XZ r_CS_Inactive_Count_i4 (.D(r_CS_Inactive_Count_8__N_2264[4]), 
            .SP(n8827), .CK(i_Clk_c), .SR(w_reset), .Q(r_CS_Inactive_Count[4]));
    defparam r_CS_Inactive_Count_i4.REGSET = "RESET";
    defparam r_CS_Inactive_Count_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=21, LSE_RCOL=34, LSE_LLINE=123, LSE_RLINE=123, lineinfo="@5(146[5],185[12])" *) FD1P3XZ r_CS_Inactive_Count_i3 (.D(r_CS_Inactive_Count_8__N_2264[3]), 
            .SP(n8827), .CK(i_Clk_c), .SR(w_reset), .Q(r_CS_Inactive_Count[3]));
    defparam r_CS_Inactive_Count_i3.REGSET = "RESET";
    defparam r_CS_Inactive_Count_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=21, LSE_RCOL=34, LSE_LLINE=123, LSE_RLINE=123, lineinfo="@5(146[5],185[12])" *) FD1P3XZ r_CS_Inactive_Count_i2 (.D(r_CS_Inactive_Count_8__N_2264[2]), 
            .SP(n8827), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_CS_Inactive_Count[2]));
    defparam r_CS_Inactive_Count_i2.REGSET = "RESET";
    defparam r_CS_Inactive_Count_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=21, LSE_RCOL=34, LSE_LLINE=123, LSE_RLINE=123, lineinfo="@5(146[5],185[12])" *) FD1P3XZ r_CS_Inactive_Count_i1 (.D(r_CS_Inactive_Count_8__N_2264[1]), 
            .SP(n8827), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_CS_Inactive_Count[1]));
    defparam r_CS_Inactive_Count_i1.REGSET = "RESET";
    defparam r_CS_Inactive_Count_i1.SRMODE = "ASYNC";
    (* lineinfo="@5(166[31],166[41])" *) FD1P3XZ r_TX_Count_610__i0 (.D(n32_2[0]), 
            .SP(n8837), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Count[0]));
    defparam r_TX_Count_610__i0.REGSET = "RESET";
    defparam r_TX_Count_610__i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=21, LSE_RCOL=34, LSE_LLINE=123, LSE_RLINE=123, lineinfo="@5(146[5],185[12])" *) FD1P3XZ r_CS_n (.D(n2350), 
            .SP(n12774), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(o_RHD64_SPI_CS_n_c));
    defparam r_CS_n.REGSET = "SET";
    defparam r_CS_n.SRMODE = "ASYNC";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i7022_4_lut (.A(n12784), .B(r_CS_Inactive_Count[2]), 
            .C(n12782), .D(r_CS_Inactive_Count[5]), .Z(n12788));
    defparam i7022_4_lut.INIT = "0xfffe";
    (* lut_function="(!(A ((D)+!B)+!A !(B (C+!(D))+!B (C))))", lineinfo="@5(153[7],184[16])" *) LUT4 i1112_4_lut (.A(n59), 
            .B(n2282[2]), .C(n2286), .D(n12788), .Z(n6141));
    defparam i1112_4_lut.INIT = "0x50dc";
    (* lut_function="(A (B+!(C)))", lineinfo="@5(153[7],184[16])" *) LUT4 i1109_3_lut (.A(n2282[1]), 
            .B(n70), .C(w_Master_Ready), .Z(n6138));
    defparam i1109_3_lut.INIT = "0x8a8a";
    (* lineinfo="@5(153[7],184[16])" *) FD1P3XZ r_SM_CS_FSM_i1 (.D(n6141), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(w_reset), .Q(n2286));
    defparam r_SM_CS_FSM_i1.REGSET = "SET";
    defparam r_SM_CS_FSM_i1.SRMODE = "ASYNC";
    (* lut_function="(A (B)+!A (B+(C)))", lineinfo="@3(159[10],159[25])" *) LUT4 i1_3_lut (.A(int_RHD64_TX_DV), 
            .B(n2282[1]), .C(o_RHD64_SPI_CS_n_c), .Z(n2350));
    defparam i1_3_lut.INIT = "0xdcdc";
    (* lineinfo="@5(166[31],166[41])" *) FD1P3XZ r_TX_Count_610__i1 (.D(n32_2[1]), 
            .SP(n8837), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(r_TX_Count[1]));
    defparam r_TX_Count_610__i1.REGSET = "RESET";
    defparam r_TX_Count_610__i1.SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@5(163[11],173[18])" *) LUT4 i199_2_lut (.A(n70), 
            .B(w_Master_Ready), .Z(n2452));
    defparam i199_2_lut.INIT = "0x8888";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C (D)))))", lineinfo="@5(146[5],185[12])" *) LUT4 i7945_4_lut (.A(n59), 
            .B(n2282[2]), .C(n2452), .D(n2282[1]), .Z(n8837));
    defparam i7945_4_lut.INIT = "0x3022";
    (* lut_function="(!(A ((C)+!B)+!A !(B (C))))", lineinfo="@5(166[31],166[41])" *) LUT4 i4812_3_lut (.A(int_RHD64_TX_DV), 
            .B(n2469), .C(r_TX_Count[0]), .Z(n32_2[0]));
    defparam i4812_3_lut.INIT = "0x4848";
    (* lineinfo="@5(177[36],177[55])" *) FA2 add_916_10 (.A0(GND_net), .B0(r_CS_Inactive_Count[8]), 
            .C0(VCC_net), .D0(n11650), .CI0(n11650), .A1(GND_net), .B1(GND_net), 
            .C1(GND_net), .D1(n16408), .CI1(n16408), .CO0(n16408), .S0(n57[9]));
    defparam add_916_10.INIT0 = "0xc33c";
    defparam add_916_10.INIT1 = "0xc33c";
    (* lut_function="(A (B))", lineinfo="@5(153[7],184[16])" *) LUT4 i4949_2_lut (.A(n57[2]), 
            .B(n2282[2]), .Z(r_CS_Inactive_Count_8__N_2264[1]));
    defparam i4949_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@5(153[7],184[16])" *) LUT4 i4950_2_lut (.A(n57[3]), 
            .B(n2282[2]), .Z(r_CS_Inactive_Count_8__N_2264[2]));
    defparam i4950_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@5(153[7],184[16])" *) LUT4 i4951_2_lut (.A(n57[4]), 
            .B(n2282[2]), .Z(r_CS_Inactive_Count_8__N_2264[3]));
    defparam i4951_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@5(153[7],184[16])" *) LUT4 i4952_2_lut (.A(n57[5]), 
            .B(n2282[2]), .Z(r_CS_Inactive_Count_8__N_2264[4]));
    defparam i4952_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@5(153[7],184[16])" *) LUT4 i4953_2_lut (.A(n57[6]), 
            .B(n2282[2]), .Z(r_CS_Inactive_Count_8__N_2264[5]));
    defparam i4953_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@5(153[7],184[16])" *) LUT4 i4954_2_lut (.A(n57[7]), 
            .B(n2282[2]), .Z(r_CS_Inactive_Count_8__N_2264[6]));
    defparam i4954_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@5(153[7],184[16])" *) LUT4 i4955_2_lut (.A(n57[8]), 
            .B(n2282[2]), .Z(r_CS_Inactive_Count_8__N_2264[7]));
    defparam i4955_2_lut.INIT = "0x8888";
    (* lut_function="(A+!(B))", lineinfo="@5(153[7],184[16])" *) LUT4 i4956_2_lut (.A(n57[9]), 
            .B(n2282[2]), .Z(r_CS_Inactive_Count_8__N_2264[8]));
    defparam i4956_2_lut.INIT = "0xbbbb";
    (* lineinfo="@5(177[36],177[55])" *) FA2 add_916_8 (.A0(GND_net), .B0(r_CS_Inactive_Count[6]), 
            .C0(VCC_net), .D0(n11648), .CI0(n11648), .A1(GND_net), .B1(r_CS_Inactive_Count[7]), 
            .C1(VCC_net), .D1(n16405), .CI1(n16405), .CO0(n16405), .CO1(n11650), 
            .S0(n57[7]), .S1(n57[8]));
    defparam add_916_8.INIT0 = "0xc33c";
    defparam add_916_8.INIT1 = "0xc33c";
    (* lut_function="(A (B))", lineinfo="@5(207[48],207[110])" *) LUT4 i1_2_lut (.A(w_Master_Ready), 
            .B(n2282[1]), .Z(n8759));
    defparam i1_2_lut.INIT = "0x8888";
    (* lineinfo="@5(177[36],177[55])" *) FA2 add_916_6 (.A0(GND_net), .B0(r_CS_Inactive_Count[4]), 
            .C0(VCC_net), .D0(n11646), .CI0(n11646), .A1(GND_net), .B1(r_CS_Inactive_Count[5]), 
            .C1(VCC_net), .D1(n16402), .CI1(n16402), .CO0(n16402), .CO1(n11648), 
            .S0(n57[5]), .S1(n57[6]));
    defparam add_916_6.INIT0 = "0xc33c";
    defparam add_916_6.INIT1 = "0xc33c";
    (* lineinfo="@5(177[36],177[55])" *) FA2 add_916_4 (.A0(GND_net), .B0(r_CS_Inactive_Count[2]), 
            .C0(VCC_net), .D0(n11644), .CI0(n11644), .A1(GND_net), .B1(r_CS_Inactive_Count[3]), 
            .C1(VCC_net), .D1(n16399), .CI1(n16399), .CO0(n16399), .CO1(n11646), 
            .S0(n57[3]), .S1(n57[4]));
    defparam add_916_4.INIT0 = "0xc33c";
    defparam add_916_4.INIT1 = "0xc33c";
    (* lineinfo="@5(177[36],177[55])" *) FA2 add_916_2 (.A0(GND_net), .B0(r_CS_Inactive_Count[0]), 
            .C0(n17), .D0(VCC_net), .A1(GND_net), .B1(r_CS_Inactive_Count[1]), 
            .C1(VCC_net), .D1(n16381), .CI1(n16381), .CO0(n16381), .CO1(n11644), 
            .S0(n57[1]), .S1(n57[2]));
    defparam add_916_2.INIT0 = "0xc33c";
    defparam add_916_2.INIT1 = "0xc33c";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_3539 (.A(r_TX_Count[3]), 
            .B(r_TX_Count[1]), .Z(n6));
    defparam i1_2_lut_adj_3539.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i4_4_lut (.A(r_TX_Count[2]), 
            .B(r_TX_Count[4]), .C(r_TX_Count[0]), .D(n6), .Z(n70));
    defparam i4_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B+!((D)+!C))+!A (B))" *) LUT4 i1_4_lut (.A(n2282[1]), 
            .B(n2282[2]), .C(w_Master_Ready), .D(n70), .Z(n8827));
    defparam i1_4_lut.INIT = "0xccec";
    (* lut_function="(A (B))", lineinfo="@5(153[7],184[16])" *) LUT4 i4857_2_lut (.A(n57[1]), 
            .B(n2282[2]), .Z(r_CS_Inactive_Count_8__N_2264[0]));
    defparam i4857_2_lut.INIT = "0x8888";
    (* lineinfo="@5(166[31],166[41])" *) FD1P3XZ r_TX_Count_610__i2 (.D(n32_2[2]), 
            .SP(n8837), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(r_TX_Count[2]));
    defparam r_TX_Count_610__i2.REGSET = "RESET";
    defparam r_TX_Count_610__i2.SRMODE = "ASYNC";
    (* lineinfo="@5(166[31],166[41])" *) FD1P3XZ r_TX_Count_610__i3 (.D(n32_2[3]), 
            .SP(n8837), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(r_TX_Count[3]));
    defparam r_TX_Count_610__i3.REGSET = "RESET";
    defparam r_TX_Count_610__i3.SRMODE = "ASYNC";
    (* lineinfo="@5(166[31],166[41])" *) FD1P3XZ r_TX_Count_610__i4 (.D(n32_2[4]), 
            .SP(n8837), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(r_TX_Count[4]));
    defparam r_TX_Count_610__i4.REGSET = "RESET";
    defparam r_TX_Count_610__i4.SRMODE = "ASYNC";
    (* lineinfo="@5(153[7],184[16])" *) FD1P3XZ r_SM_CS_FSM_i2 (.D(n6139), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(n2282[1]));
    defparam r_SM_CS_FSM_i2.REGSET = "RESET";
    defparam r_SM_CS_FSM_i2.SRMODE = "ASYNC";
    (* lineinfo="@5(153[7],184[16])" *) FD1P3XZ r_SM_CS_FSM_i3 (.D(n6137), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(n2282[2]));
    defparam r_SM_CS_FSM_i3.REGSET = "RESET";
    defparam r_SM_CS_FSM_i3.SRMODE = "ASYNC";
    (* lut_function="(A (C (D))+!A (B (C (D))+!B !((D)+!C)))", lineinfo="@5(166[31],166[41])" *) LUT4 i4946_3_lut_4_lut (.A(r_TX_Count[1]), 
            .B(n2), .C(n2469), .D(r_TX_Count[2]), .Z(n32_2[2]));
    defparam i4946_3_lut_4_lut.INIT = "0xe010";
    (* lut_function="(A (B ((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@5(166[31],166[41])" *) LUT4 i4945_3_lut_4_lut (.A(r_TX_Count[1]), 
            .B(n2469), .C(int_RHD64_TX_DV), .D(r_TX_Count[0]), .Z(n32_2[1]));
    defparam i4945_3_lut_4_lut.INIT = "0x8848";
    (* lut_function="(A+((C+(D))+!B))", lineinfo="@5(166[31],166[41])" *) LUT4 i6070_2_lut_3_lut_4_lut (.A(r_TX_Count[1]), 
            .B(int_RHD64_TX_DV), .C(r_TX_Count[0]), .D(r_TX_Count[2]), 
            .Z(n11443));
    defparam i6070_2_lut_3_lut_4_lut.INIT = "0xfffb";
    (* lut_function="(!(A (B (C)+!B !((D)+!C))+!A (B+!(D))))", lineinfo="@5(153[7],184[16])" *) LUT4 i1108_4_lut (.A(n2282[2]), 
            .B(n70), .C(n17), .D(n8759), .Z(n6137));
    defparam i1108_4_lut.INIT = "0x3b0a";
    (* lut_function="(A+(B (C)))", lineinfo="@5(153[7],184[16])" *) LUT4 i1110_3_lut (.A(n6138), 
            .B(n2286), .C(n59), .Z(n6139));
    defparam i1110_3_lut.INIT = "0xeaea";
    (* lut_function="(A (B (C)))", lineinfo="@5(153[7],184[16])" *) LUT4 i216_2_lut_3_lut (.A(n2282[1]), 
            .B(n70), .C(w_Master_Ready), .Z(n2469));
    defparam i216_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C+(D)))+!A !((C+(D))+!B))", lineinfo="@5(166[31],166[41])" *) LUT4 i4948_4_lut (.A(r_TX_Count[4]), 
            .B(n2469), .C(r_TX_Count[3]), .D(n11443), .Z(n32_2[4]));
    defparam i4948_4_lut.INIT = "0x8884";
    (* lut_function="(A (B (C))+!A !((C)+!B))", lineinfo="@5(166[31],166[41])" *) LUT4 i4947_3_lut (.A(r_TX_Count[3]), 
            .B(n2469), .C(n11443), .Z(n32_2[3]));
    defparam i4947_3_lut.INIT = "0x8484";
    (* lut_function="((B)+!A)", lineinfo="@5(166[31],166[41])" *) LUT4 i6055_2_lut (.A(int_RHD64_TX_DV), 
            .B(r_TX_Count[0]), .Z(n2));
    defparam i6055_2_lut.INIT = "0xdddd";
    (* lut_function="(!(A (B+((D)+!C))+!A (D)))" *) LUT4 i7943_2_lut_4_lut (.A(n2282[1]), 
            .B(n70), .C(w_Master_Ready), .D(n2282[2]), .Z(n12774));
    defparam i7943_2_lut_4_lut.INIT = "0x0075";
    (* lineinfo="@5(119[18],119[40])" *) \SPI_Master(clks_per_half_bit=8) SPI_Master_1 (\int_RHD64_TX_Byte[8] , 
            int_RHD64_TX_DV, i_Clk_c, maxfan_replicated_net_1999, w_Master_Ready, 
            {o_RHD64_RX_Byte_Falling}, i_RHD64_SPI_MISO_c, {o_RHD64_RX_Byte_Rising}, 
            \int_RHD64_TX_Byte[15] , w_reset, \int_RHD64_TX_Byte[10] , 
            \int_RHD64_TX_Byte[9] , GND_net, VCC_net, n33, n32, n35, 
            n34, n36, r_Trailing_Edge_N_3524, o_RHD64_RX_DV, n31, 
            n36_adj_2, n6007, o_RHD64_SPI_Clk_c, maxfan_replicated_net_2504, 
            o_RHD64_SPI_MOSI_c, n11102, \r_SPI_Clk_Count[3] , n11092, 
            n8987, n8985, n8983, n8981, n8978, maxfan_replicated_net_999, 
            n2510);
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=21, LSE_RCOL=34, LSE_LLINE=123, LSE_RLINE=123, lineinfo="@5(146[5],185[12])" *) FD1P3XZ r_CS_Inactive_Count_i0 (.D(r_CS_Inactive_Count_8__N_2264[0]), 
            .SP(n8827), .CK(i_Clk_c), .SR(w_reset), .Q(r_CS_Inactive_Count[0]));
    defparam r_CS_Inactive_Count_i0.REGSET = "RESET";
    defparam r_CS_Inactive_Count_i0.SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net_2));
    
endmodule

//
// Verilog Description of module \SPI_Master(clks_per_half_bit=8) 
//

module \SPI_Master(clks_per_half_bit=8) (input \int_RHD64_TX_Byte[8] , input int_RHD64_TX_DV, 
            input i_Clk_c, input maxfan_replicated_net_1999, output w_Master_Ready, 
            output [15:0]o_RHD64_RX_Byte_Falling, input i_RHD64_SPI_MISO_c, 
            output [15:0]o_RHD64_RX_Byte_Rising, input \int_RHD64_TX_Byte[15] , 
            input w_reset, input \int_RHD64_TX_Byte[10] , input \int_RHD64_TX_Byte[9] , 
            input GND_net, input VCC_net, output n33, output n32, output n35, 
            output n34, input n36, input r_Trailing_Edge_N_3524, output o_RHD64_RX_DV, 
            input n31, output n36_adj_1, input n6007, output o_RHD64_SPI_Clk_c, 
            input maxfan_replicated_net_2504, output o_RHD64_SPI_MOSI_c, 
            output n11102, output \r_SPI_Clk_Count[3] , input n11092, 
            input n8987, input n8985, input n8983, input n8981, input n8978, 
            input maxfan_replicated_net_999, output n2510);
    
    (* is_clock=1, lineinfo="@6(16[9],16[14])" *) wire i_Clk_c;
    (* lineinfo="@4(49[10],49[19])" *) wire [15:0]r_TX_Byte;
    
    wire r_Trailing_Edge, r_TX_DV, n8840;
    (* lineinfo="@4(52[10],52[24])" *) wire [3:0]r_TX_Bit_Count;
    
    wire n8, n8_adj_3535, n12408, n13552, n177;
    wire [3:0]r_TX_Bit_Count_3__N_3347;
    
    wire r_Leading_Edge, n2523, n7, n8935, n2519, n8919, n11593, 
        n16597;
    (* lineinfo="@4(45[10],45[25])" *) wire [5:0]r_SPI_Clk_Edges;
    wire [5:0]n37;
    wire [3:0]r_SPI_Clk_Count_3__N_3327;
    (* lineinfo="@4(43[10],43[25])" *) wire [3:0]r_SPI_Clk_Count;
    
    wire n11591, n16594, n11589, n16591, o_RHD64_RX_DV_N_3510, n16588, 
        n11108, r_SPI_Clk, n6010;
    (* lineinfo="@4(51[10],51[24])" *) wire [4:0]r_RX_Bit_Count;
    
    wire n6, n10;
    wire [5:0]r_SPI_Clk_Edges_5__N_3331;
    
    wire n8934, n8933, n8932, n8931, n8930, n8929, n8928, n8927, 
        n8926, n8925, n8924, n8923, n8922, n8921, n8920, n8950, 
        n8949, n8948, n8947, n8946, n8945, n8944, n8943, n8942, 
        n8941, n8940, n8939, n8938, n8937, n8936, n6194, n8880, 
        n6196, n6198, n6200, n8884, n11485, n8311, n4, n6_adj_3538, 
        n7_adj_3539, n7_adj_3540, n7_adj_3541, n7_adj_3542, n7_adj_3543, 
        n7_adj_3544, n5, n6_adj_3545, n5_adj_3546, n9861, n6_adj_3547, 
        n9859, VCC_net_2;
    
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte__i5 (.D(\int_RHD64_TX_Byte[15] ), 
            .SP(int_RHD64_TX_DV), .CK(i_Clk_c), .SR(w_reset), .Q(r_TX_Byte[15]));
    defparam r_TX_Byte__i5.REGSET = "RESET";
    defparam r_TX_Byte__i5.SRMODE = "ASYNC";
    (* lut_function="(!(A (B)+!A (B+!(C))))" *) LUT4 i1_3_lut (.A(r_Trailing_Edge), 
            .B(w_Master_Ready), .C(r_TX_DV), .Z(n8840));
    defparam i1_3_lut.INIT = "0x3232";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i1_3_lut_adj_3536 (.A(r_TX_Bit_Count[1]), 
            .B(r_TX_Bit_Count[0]), .C(r_TX_Bit_Count[2]), .Z(n8));
    defparam i1_3_lut_adj_3536.INIT = "0xe8e8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(144[37],144[73])" *) LUT4 Mux_50_i8_3_lut (.A(r_TX_Byte[8]), 
            .B(r_TX_Byte[9]), .C(r_TX_Bit_Count[0]), .Z(n8_adj_3535));
    defparam Mux_50_i8_3_lut.INIT = "0xcaca";
    (* lut_function="(A+(B (C)))" *) LUT4 i1_3_lut_adj_3537 (.A(r_TX_DV), 
            .B(r_TX_Bit_Count[3]), .C(n8), .Z(n12408));
    defparam i1_3_lut_adj_3537.INIT = "0xeaea";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C (D)))))", lineinfo="@4(135[7],145[14])" *) LUT4 i7718_4_lut (.A(n8_adj_3535), 
            .B(r_TX_Bit_Count[2]), .C(r_TX_Byte[10]), .D(r_TX_Bit_Count[1]), 
            .Z(n13552));
    defparam i7718_4_lut.INIT = "0x3022";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))", lineinfo="@4(135[7],145[14])" *) LUT4 i56_4_lut (.A(n13552), 
            .B(r_TX_Byte[15]), .C(n12408), .D(r_TX_Bit_Count[3]), .Z(n177));
    defparam i56_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B+!(C+(D)))+!A (B+!(C+!(D))))", lineinfo="@4(135[7],145[14])" *) LUT4 i4866_4_lut (.A(r_TX_Bit_Count[0]), 
            .B(w_Master_Ready), .C(r_TX_DV), .D(r_Trailing_Edge), .Z(r_TX_Bit_Count_3__N_3347[0]));
    defparam i4866_4_lut.INIT = "0xcdce";
    (* lut_function="(!(A+(B+!(C))))", lineinfo="@4(159[5],175[12])" *) LUT4 i2_3_lut (.A(w_Master_Ready), 
            .B(r_Leading_Edge), .C(r_Trailing_Edge), .Z(n2523));
    defparam i2_3_lut.INIT = "0x1010";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@4(153[3],176[10])" *) LUT4 i3899_3_lut (.A(o_RHD64_RX_Byte_Falling[0]), 
            .B(i_RHD64_SPI_MISO_c), .C(n7), .Z(n8935));
    defparam i3899_3_lut.INIT = "0xacac";
    (* lut_function="(!((B)+!A))", lineinfo="@4(159[5],175[12])" *) LUT4 i252_2_lut (.A(r_Leading_Edge), 
            .B(w_Master_Ready), .Z(n2519));
    defparam i252_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@4(153[3],176[10])" *) LUT4 i3883_3_lut (.A(o_RHD64_RX_Byte_Rising[0]), 
            .B(i_RHD64_SPI_MISO_c), .C(n7), .Z(n8919));
    defparam i3883_3_lut.INIT = "0xacac";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte__i3 (.D(\int_RHD64_TX_Byte[10] ), 
            .SP(int_RHD64_TX_DV), .CK(i_Clk_c), .SR(w_reset), .Q(r_TX_Byte[10]));
    defparam r_TX_Byte__i3.REGSET = "RESET";
    defparam r_TX_Byte__i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte__i2 (.D(\int_RHD64_TX_Byte[9] ), 
            .SP(int_RHD64_TX_DV), .CK(i_Clk_c), .SR(w_reset), .Q(r_TX_Byte[9]));
    defparam r_TX_Byte__i2.REGSET = "RESET";
    defparam r_TX_Byte__i2.SRMODE = "ASYNC";
    (* lineinfo="@4(98[30],98[45])" *) FD1P3XZ r_SPI_Clk_Count_612__i0 (.D(r_SPI_Clk_Count_3__N_3327[0]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_SPI_Clk_Count[0]));
    defparam r_SPI_Clk_Count_612__i0.REGSET = "RESET";
    defparam r_SPI_Clk_Count_612__i0.SRMODE = "ASYNC";
    (* lineinfo="@4(91[30],91[45])" *) FA2 sub_131_add_2_add_5_7 (.A0(GND_net), 
            .B0(r_SPI_Clk_Edges[5]), .C0(VCC_net), .D0(n11593), .CI0(n11593), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n16597), .CI1(n16597), 
            .CO0(n16597), .S0(n37[5]));
    defparam sub_131_add_2_add_5_7.INIT0 = "0xc33c";
    defparam sub_131_add_2_add_5_7.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(71[5],106[12])" *) FD1P3XZ r_Leading_Edge_c (.D(n36), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(w_reset), .Q(r_Leading_Edge));
    defparam r_Leading_Edge_c.REGSET = "RESET";
    defparam r_Leading_Edge_c.SRMODE = "ASYNC";
    (* lineinfo="@4(91[30],91[45])" *) FA2 sub_131_add_2_add_5_5 (.A0(GND_net), 
            .B0(r_SPI_Clk_Edges[3]), .C0(VCC_net), .D0(n11591), .CI0(n11591), 
            .A1(GND_net), .B1(r_SPI_Clk_Edges[4]), .C1(VCC_net), .D1(n16594), 
            .CI1(n16594), .CO0(n16594), .CO1(n11593), .S0(n33), .S1(n32));
    defparam sub_131_add_2_add_5_5.INIT0 = "0xc33c";
    defparam sub_131_add_2_add_5_5.INIT1 = "0xc33c";
    (* lineinfo="@4(91[30],91[45])" *) FA2 sub_131_add_2_add_5_3 (.A0(GND_net), 
            .B0(r_SPI_Clk_Edges[1]), .C0(VCC_net), .D0(n11589), .CI0(n11589), 
            .A1(GND_net), .B1(r_SPI_Clk_Edges[2]), .C1(VCC_net), .D1(n16591), 
            .CI1(n16591), .CO0(n16591), .CO1(n11591), .S0(n35), .S1(n34));
    defparam sub_131_add_2_add_5_3.INIT0 = "0xc33c";
    defparam sub_131_add_2_add_5_3.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(71[5],106[12])" *) FD1P3XZ r_Trailing_Edge_c (.D(r_Trailing_Edge_N_3524), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_Trailing_Edge));
    defparam r_Trailing_Edge_c.REGSET = "RESET";
    defparam r_Trailing_Edge_c.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(153[3],176[10])" *) FD1P3XZ o_RX_DV (.D(o_RHD64_RX_DV_N_3510), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(w_reset), .Q(o_RHD64_RX_DV));
    defparam o_RX_DV.REGSET = "RESET";
    defparam o_RX_DV.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(71[5],106[12])" *) FD1P3XZ o_TX_Ready (.D(n31), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(w_Master_Ready));
    defparam o_TX_Ready.REGSET = "RESET";
    defparam o_TX_Ready.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_c (.D(n11108), 
            .SP(n6007), .CK(i_Clk_c), .SR(w_reset), .Q(r_SPI_Clk));
    defparam r_SPI_Clk_c.REGSET = "RESET";
    defparam r_SPI_Clk_c.SRMODE = "ASYNC";
    (* lineinfo="@4(91[30],91[45])" *) FA2 sub_131_add_2_add_5_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(r_SPI_Clk_Edges[0]), 
            .C1(VCC_net), .D1(n16588), .CI1(n16588), .CO0(n16588), .CO1(n11589), 
            .S1(n36_adj_1));
    defparam sub_131_add_2_add_5_1.INIT0 = "0xc33c";
    defparam sub_131_add_2_add_5_1.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(184[5],188[12])" *) FD1P3XZ o_SPI_Clk (.D(r_SPI_Clk), 
            .SP(VCC_net), .CK(i_Clk_c), .SR(w_reset), .Q(o_RHD64_SPI_Clk_c));
    defparam o_SPI_Clk.REGSET = "RESET";
    defparam o_SPI_Clk.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i0 (.D(n8919), 
            .SP(n2519), .CK(i_Clk_c), .SR(w_reset), .Q(o_RHD64_RX_Byte_Rising[0]));
    defparam o_RX_Byte_Rising_i0_i0.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i0 (.D(n8935), 
            .SP(n2523), .CK(i_Clk_c), .SR(w_reset), .Q(o_RHD64_RX_Byte_Falling[0]));
    defparam o_RX_Byte_Falling_i0_i0.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_DV_c (.D(int_RHD64_TX_DV), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(r_TX_DV));
    defparam r_TX_DV_c.REGSET = "RESET";
    defparam r_TX_DV_c.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(153[3],176[10])" *) FD1P3XZ r_RX_Bit_Count_i0_i0 (.D(n6010), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(w_reset), .Q(r_RX_Bit_Count[0]));
    defparam r_RX_Bit_Count_i0_i0.REGSET = "SET";
    defparam r_RX_Bit_Count_i0_i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i0 (.D(r_TX_Bit_Count_3__N_3347[0]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(r_TX_Bit_Count[0]));
    defparam r_TX_Bit_Count_i0.REGSET = "SET";
    defparam r_TX_Bit_Count_i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(130[5],146[12])" *) FD1P3XZ o_SPI_MOSI (.D(n177), 
            .SP(n8840), .CK(i_Clk_c), .SR(w_reset), .Q(o_RHD64_SPI_MOSI_c));
    defparam o_SPI_MOSI.REGSET = "RESET";
    defparam o_SPI_MOSI.SRMODE = "ASYNC";
    (* lineinfo="@4(98[30],98[45])" *) FD1P3XZ r_SPI_Clk_Count_612__i1 (.D(r_SPI_Clk_Count_3__N_3327[1]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(r_SPI_Clk_Count[1]));
    defparam r_SPI_Clk_Count_612__i1.REGSET = "RESET";
    defparam r_SPI_Clk_Count_612__i1.SRMODE = "ASYNC";
    (* lut_function="(!(A (B)+!A (B+(C+(D)))))", lineinfo="@4(153[3],176[10])" *) LUT4 i4790_4_lut (.A(o_RHD64_RX_DV), 
            .B(w_Master_Ready), .C(n7), .D(n6), .Z(o_RHD64_RX_DV_N_3510));
    defparam i4790_4_lut.INIT = "0x2223";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@4(71[5],106[12])" *) LUT4 i4_4_lut (.A(r_SPI_Clk_Edges[5]), 
            .B(r_SPI_Clk_Edges[2]), .C(r_SPI_Clk_Edges[4]), .D(r_SPI_Clk_Edges[0]), 
            .Z(n10));
    defparam i4_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C)))", lineinfo="@4(71[5],106[12])" *) LUT4 i5_3_lut (.A(r_SPI_Clk_Edges[1]), 
            .B(n10), .C(r_SPI_Clk_Edges[3]), .Z(n11102));
    defparam i5_3_lut.INIT = "0xfefe";
    (* lineinfo="@4(98[30],98[45])" *) FD1P3XZ r_SPI_Clk_Count_612__i2 (.D(r_SPI_Clk_Count_3__N_3327[2]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(r_SPI_Clk_Count[2]));
    defparam r_SPI_Clk_Count_612__i2.REGSET = "RESET";
    defparam r_SPI_Clk_Count_612__i2.SRMODE = "ASYNC";
    (* lineinfo="@4(98[30],98[45])" *) FD1P3XZ r_SPI_Clk_Count_612__i3 (.D(r_SPI_Clk_Count_3__N_3327[3]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(\r_SPI_Clk_Count[3] ));
    defparam r_SPI_Clk_Count_612__i3.REGSET = "RESET";
    defparam r_SPI_Clk_Count_612__i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i5 (.D(r_SPI_Clk_Edges_5__N_3331[5]), 
            .SP(n11092), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(r_SPI_Clk_Edges[5]));
    defparam r_SPI_Clk_Edges_i5.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i1 (.D(n8934), 
            .SP(n2519), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(o_RHD64_RX_Byte_Rising[1]));
    defparam o_RX_Byte_Rising_i0_i1.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i2 (.D(n8933), 
            .SP(n2519), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(o_RHD64_RX_Byte_Rising[2]));
    defparam o_RX_Byte_Rising_i0_i2.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i3 (.D(n8932), 
            .SP(n2519), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(o_RHD64_RX_Byte_Rising[3]));
    defparam o_RX_Byte_Rising_i0_i3.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i4 (.D(n8931), 
            .SP(n2519), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(o_RHD64_RX_Byte_Rising[4]));
    defparam o_RX_Byte_Rising_i0_i4.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i5 (.D(n8930), 
            .SP(n2519), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(o_RHD64_RX_Byte_Rising[5]));
    defparam o_RX_Byte_Rising_i0_i5.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i6 (.D(n8929), 
            .SP(n2519), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(o_RHD64_RX_Byte_Rising[6]));
    defparam o_RX_Byte_Rising_i0_i6.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i7 (.D(n8928), 
            .SP(n2519), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(o_RHD64_RX_Byte_Rising[7]));
    defparam o_RX_Byte_Rising_i0_i7.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i8 (.D(n8927), 
            .SP(n2519), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(o_RHD64_RX_Byte_Rising[8]));
    defparam o_RX_Byte_Rising_i0_i8.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i9 (.D(n8926), 
            .SP(n2519), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(o_RHD64_RX_Byte_Rising[9]));
    defparam o_RX_Byte_Rising_i0_i9.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i10 (.D(n8925), 
            .SP(n2519), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(o_RHD64_RX_Byte_Rising[10]));
    defparam o_RX_Byte_Rising_i0_i10.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i10.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i11 (.D(n8924), 
            .SP(n2519), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(o_RHD64_RX_Byte_Rising[11]));
    defparam o_RX_Byte_Rising_i0_i11.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i11.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i12 (.D(n8923), 
            .SP(n2519), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(o_RHD64_RX_Byte_Rising[12]));
    defparam o_RX_Byte_Rising_i0_i12.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i12.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i13 (.D(n8922), 
            .SP(n2519), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(o_RHD64_RX_Byte_Rising[13]));
    defparam o_RX_Byte_Rising_i0_i13.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i13.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i14 (.D(n8921), 
            .SP(n2519), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(o_RHD64_RX_Byte_Rising[14]));
    defparam o_RX_Byte_Rising_i0_i14.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i14.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i15 (.D(n8920), 
            .SP(n2519), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(o_RHD64_RX_Byte_Rising[15]));
    defparam o_RX_Byte_Rising_i0_i15.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i15.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i1 (.D(n8950), 
            .SP(n2523), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(o_RHD64_RX_Byte_Falling[1]));
    defparam o_RX_Byte_Falling_i0_i1.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i2 (.D(n8949), 
            .SP(n2523), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(o_RHD64_RX_Byte_Falling[2]));
    defparam o_RX_Byte_Falling_i0_i2.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i3 (.D(n8948), 
            .SP(n2523), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(o_RHD64_RX_Byte_Falling[3]));
    defparam o_RX_Byte_Falling_i0_i3.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i4 (.D(n8947), 
            .SP(n2523), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(o_RHD64_RX_Byte_Falling[4]));
    defparam o_RX_Byte_Falling_i0_i4.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i5 (.D(n8946), 
            .SP(n2523), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(o_RHD64_RX_Byte_Falling[5]));
    defparam o_RX_Byte_Falling_i0_i5.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i6 (.D(n8945), 
            .SP(n2523), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(o_RHD64_RX_Byte_Falling[6]));
    defparam o_RX_Byte_Falling_i0_i6.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i7 (.D(n8944), 
            .SP(n2523), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(o_RHD64_RX_Byte_Falling[7]));
    defparam o_RX_Byte_Falling_i0_i7.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i8 (.D(n8943), 
            .SP(n2523), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(o_RHD64_RX_Byte_Falling[8]));
    defparam o_RX_Byte_Falling_i0_i8.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i9 (.D(n8942), 
            .SP(n2523), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(o_RHD64_RX_Byte_Falling[9]));
    defparam o_RX_Byte_Falling_i0_i9.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i10 (.D(n8941), 
            .SP(n2523), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(o_RHD64_RX_Byte_Falling[10]));
    defparam o_RX_Byte_Falling_i0_i10.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i10.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i11 (.D(n8940), 
            .SP(n2523), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(o_RHD64_RX_Byte_Falling[11]));
    defparam o_RX_Byte_Falling_i0_i11.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i11.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i12 (.D(n8939), 
            .SP(n2523), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(o_RHD64_RX_Byte_Falling[12]));
    defparam o_RX_Byte_Falling_i0_i12.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i12.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i13 (.D(n8938), 
            .SP(n2523), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(o_RHD64_RX_Byte_Falling[13]));
    defparam o_RX_Byte_Falling_i0_i13.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i13.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i14 (.D(n8937), 
            .SP(n2523), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(o_RHD64_RX_Byte_Falling[14]));
    defparam o_RX_Byte_Falling_i0_i14.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i14.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i15 (.D(n8936), 
            .SP(n2523), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(o_RHD64_RX_Byte_Falling[15]));
    defparam o_RX_Byte_Falling_i0_i15.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i15.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(153[3],176[10])" *) FD1P3XZ r_RX_Bit_Count_i0_i1 (.D(n6194), 
            .SP(n8880), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(r_RX_Bit_Count[1]));
    defparam r_RX_Bit_Count_i0_i1.REGSET = "SET";
    defparam r_RX_Bit_Count_i0_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(153[3],176[10])" *) FD1P3XZ r_RX_Bit_Count_i0_i2 (.D(n6196), 
            .SP(n8880), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(r_RX_Bit_Count[2]));
    defparam r_RX_Bit_Count_i0_i2.REGSET = "SET";
    defparam r_RX_Bit_Count_i0_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(153[3],176[10])" *) FD1P3XZ r_RX_Bit_Count_i0_i3 (.D(n6198), 
            .SP(n8880), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(r_RX_Bit_Count[3]));
    defparam r_RX_Bit_Count_i0_i3.REGSET = "SET";
    defparam r_RX_Bit_Count_i0_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(153[3],176[10])" *) FD1P3XZ r_RX_Bit_Count_i0_i4 (.D(n6200), 
            .SP(n8880), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(r_RX_Bit_Count[4]));
    defparam r_RX_Bit_Count_i0_i4.REGSET = "SET";
    defparam r_RX_Bit_Count_i0_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i1 (.D(r_TX_Bit_Count_3__N_3347[1]), 
            .SP(n8884), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(r_TX_Bit_Count[1]));
    defparam r_TX_Bit_Count_i1.REGSET = "SET";
    defparam r_TX_Bit_Count_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i2 (.D(r_TX_Bit_Count_3__N_3347[2]), 
            .SP(n8884), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(r_TX_Bit_Count[2]));
    defparam r_TX_Bit_Count_i2.REGSET = "SET";
    defparam r_TX_Bit_Count_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i3 (.D(r_TX_Bit_Count_3__N_3347[3]), 
            .SP(n8884), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(r_TX_Bit_Count[3]));
    defparam r_TX_Bit_Count_i3.REGSET = "SET";
    defparam r_TX_Bit_Count_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i4 (.D(n8987), 
            .SP(n11092), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(r_SPI_Clk_Edges[4]));
    defparam r_SPI_Clk_Edges_i4.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i3 (.D(n8985), 
            .SP(n11092), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(r_SPI_Clk_Edges[3]));
    defparam r_SPI_Clk_Edges_i3.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i3.SRMODE = "ASYNC";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(D))+!A !(D)))", lineinfo="@4(98[30],98[45])" *) LUT4 i6132_3_lut_4_lut (.A(r_SPI_Clk_Count[1]), 
            .B(n11485), .C(r_SPI_Clk_Count[2]), .D(\r_SPI_Clk_Count[3] ), 
            .Z(r_SPI_Clk_Count_3__N_3327[3]));
    defparam i6132_3_lut_4_lut.INIT = "0x7f80";
    (* lut_function="(A (B+(C+(D)))+!A (B+!(C+(D))))", lineinfo="@4(135[7],145[14])" *) LUT4 i4983_4_lut (.A(r_TX_Bit_Count[3]), 
            .B(n8311), .C(r_TX_Bit_Count[2]), .D(n4), .Z(r_TX_Bit_Count_3__N_3347[3]));
    defparam i4983_4_lut.INIT = "0xeeed";
    (* lut_function="(A+(B))" *) LUT4 i664_2_lut (.A(r_TX_Bit_Count[1]), .B(r_TX_Bit_Count[0]), 
            .Z(n4));
    defparam i664_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B))", lineinfo="@4(135[7],145[14])" *) LUT4 i3282_2_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .Z(n8311));
    defparam i3282_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B+(C+(D)))+!A (B+!(C+(D))))", lineinfo="@4(153[3],176[10])" *) LUT4 i4825_4_lut (.A(r_RX_Bit_Count[4]), 
            .B(w_Master_Ready), .C(r_RX_Bit_Count[3]), .D(n6_adj_3538), 
            .Z(n6200));
    defparam i4825_4_lut.INIT = "0xeeed";
    (* lut_function="(A (B+(C))+!A (B+!(C)))", lineinfo="@4(153[3],176[10])" *) LUT4 i4824_3_lut (.A(r_RX_Bit_Count[3]), 
            .B(w_Master_Ready), .C(n6_adj_3538), .Z(n6198));
    defparam i4824_3_lut.INIT = "0xeded";
    (* lut_function="(A (B+(C))+!A (B+!(C)))", lineinfo="@4(153[3],176[10])" *) LUT4 i4822_3_lut (.A(r_RX_Bit_Count[1]), 
            .B(w_Master_Ready), .C(r_RX_Bit_Count[0]), .Z(n6194));
    defparam i4822_3_lut.INIT = "0xeded";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@4(153[3],176[10])" *) LUT4 i3903_3_lut (.A(o_RHD64_RX_Byte_Falling[12]), 
            .B(i_RHD64_SPI_MISO_c), .C(n7_adj_3539), .Z(n8939));
    defparam i3903_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@4(153[3],176[10])" *) LUT4 i3907_3_lut (.A(o_RHD64_RX_Byte_Falling[8]), 
            .B(i_RHD64_SPI_MISO_c), .C(n7_adj_3540), .Z(n8943));
    defparam i3907_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@4(153[3],176[10])" *) LUT4 i3911_3_lut (.A(o_RHD64_RX_Byte_Falling[4]), 
            .B(i_RHD64_SPI_MISO_c), .C(n7_adj_3541), .Z(n8947));
    defparam i3911_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@4(153[3],176[10])" *) LUT4 i3912_3_lut (.A(o_RHD64_RX_Byte_Falling[3]), 
            .B(i_RHD64_SPI_MISO_c), .C(n7_adj_3542), .Z(n8948));
    defparam i3912_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@4(153[3],176[10])" *) LUT4 i3913_3_lut (.A(o_RHD64_RX_Byte_Falling[2]), 
            .B(i_RHD64_SPI_MISO_c), .C(n7_adj_3543), .Z(n8949));
    defparam i3913_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@4(153[3],176[10])" *) LUT4 i3914_3_lut (.A(o_RHD64_RX_Byte_Falling[1]), 
            .B(i_RHD64_SPI_MISO_c), .C(n7_adj_3544), .Z(n8950));
    defparam i3914_3_lut.INIT = "0xacac";
    (* lut_function="(A (D)+!A (B (D)+!B (C)))", lineinfo="@4(164[24],164[62])" *) LUT4 i3910_3_lut_4_lut (.A(n5), 
            .B(n6_adj_3545), .C(i_RHD64_SPI_MISO_c), .D(o_RHD64_RX_Byte_Falling[5]), 
            .Z(n8946));
    defparam i3910_3_lut_4_lut.INIT = "0xfe10";
    (* lut_function="(A (D)+!A (B (D)+!B (C)))", lineinfo="@4(164[24],164[62])" *) LUT4 i3894_3_lut_4_lut (.A(n5), 
            .B(n6_adj_3545), .C(i_RHD64_SPI_MISO_c), .D(o_RHD64_RX_Byte_Rising[5]), 
            .Z(n8930));
    defparam i3894_3_lut_4_lut.INIT = "0xfe10";
    (* lut_function="(A (D)+!A (B (D)+!B (C)))", lineinfo="@4(164[24],164[62])" *) LUT4 i3909_3_lut_4_lut (.A(n5_adj_3546), 
            .B(n6_adj_3545), .C(i_RHD64_SPI_MISO_c), .D(o_RHD64_RX_Byte_Falling[6]), 
            .Z(n8945));
    defparam i3909_3_lut_4_lut.INIT = "0xfe10";
    (* lut_function="(A (D)+!A (B (D)+!B (C)))", lineinfo="@4(164[24],164[62])" *) LUT4 i3893_3_lut_4_lut (.A(n5_adj_3546), 
            .B(n6_adj_3545), .C(i_RHD64_SPI_MISO_c), .D(o_RHD64_RX_Byte_Rising[6]), 
            .Z(n8929));
    defparam i3893_3_lut_4_lut.INIT = "0xfe10";
    (* lut_function="(A (B (D)+!B (C))+!A (D))", lineinfo="@4(164[24],164[62])" *) LUT4 i3908_3_lut_4_lut (.A(n9861), 
            .B(n6_adj_3545), .C(i_RHD64_SPI_MISO_c), .D(o_RHD64_RX_Byte_Falling[7]), 
            .Z(n8944));
    defparam i3908_3_lut_4_lut.INIT = "0xfd20";
    (* lut_function="(A (B (D)+!B (C))+!A (D))", lineinfo="@4(164[24],164[62])" *) LUT4 i3892_3_lut_4_lut (.A(n9861), 
            .B(n6_adj_3545), .C(i_RHD64_SPI_MISO_c), .D(o_RHD64_RX_Byte_Rising[7]), 
            .Z(n8928));
    defparam i3892_3_lut_4_lut.INIT = "0xfd20";
    (* lut_function="(A (D)+!A (B (D)+!B (C)))", lineinfo="@4(164[24],164[62])" *) LUT4 i3906_3_lut_4_lut (.A(n5), 
            .B(n6_adj_3547), .C(i_RHD64_SPI_MISO_c), .D(o_RHD64_RX_Byte_Falling[9]), 
            .Z(n8942));
    defparam i3906_3_lut_4_lut.INIT = "0xfe10";
    (* lut_function="(A (D)+!A (B (D)+!B (C)))", lineinfo="@4(164[24],164[62])" *) LUT4 i3890_3_lut_4_lut (.A(n5), 
            .B(n6_adj_3547), .C(i_RHD64_SPI_MISO_c), .D(o_RHD64_RX_Byte_Rising[9]), 
            .Z(n8926));
    defparam i3890_3_lut_4_lut.INIT = "0xfe10";
    (* lut_function="(A (B))" *) LUT4 i4828_2_lut (.A(r_RX_Bit_Count[3]), 
            .B(r_RX_Bit_Count[4]), .Z(n9859));
    defparam i4828_2_lut.INIT = "0x8888";
    (* lut_function="(A (D)+!A (B (D)+!B (C)))", lineinfo="@4(164[24],164[62])" *) LUT4 i3905_3_lut_4_lut (.A(n5_adj_3546), 
            .B(n6_adj_3547), .C(i_RHD64_SPI_MISO_c), .D(o_RHD64_RX_Byte_Falling[10]), 
            .Z(n8941));
    defparam i3905_3_lut_4_lut.INIT = "0xfe10";
    (* lut_function="(A (D)+!A (B (D)+!B (C)))", lineinfo="@4(164[24],164[62])" *) LUT4 i3889_3_lut_4_lut (.A(n5_adj_3546), 
            .B(n6_adj_3547), .C(i_RHD64_SPI_MISO_c), .D(o_RHD64_RX_Byte_Rising[10]), 
            .Z(n8925));
    defparam i3889_3_lut_4_lut.INIT = "0xfe10";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@4(153[3],176[10])" *) LUT4 i3887_3_lut (.A(o_RHD64_RX_Byte_Rising[12]), 
            .B(i_RHD64_SPI_MISO_c), .C(n7_adj_3539), .Z(n8923));
    defparam i3887_3_lut.INIT = "0xacac";
    (* lut_function="(A (B (D)+!B (C))+!A (D))", lineinfo="@4(164[24],164[62])" *) LUT4 i3904_3_lut_4_lut (.A(n9861), 
            .B(n6_adj_3547), .C(i_RHD64_SPI_MISO_c), .D(o_RHD64_RX_Byte_Falling[11]), 
            .Z(n8940));
    defparam i3904_3_lut_4_lut.INIT = "0xfd20";
    (* lut_function="(A (B (D)+!B (C))+!A (D))", lineinfo="@4(164[24],164[62])" *) LUT4 i3888_3_lut_4_lut (.A(n9861), 
            .B(n6_adj_3547), .C(i_RHD64_SPI_MISO_c), .D(o_RHD64_RX_Byte_Rising[11]), 
            .Z(n8924));
    defparam i3888_3_lut_4_lut.INIT = "0xfd20";
    (* lut_function="(A (D)+!A (B (C)+!B (D)))", lineinfo="@4(164[24],164[62])" *) LUT4 i3902_3_lut_4_lut (.A(n5), 
            .B(n9859), .C(i_RHD64_SPI_MISO_c), .D(o_RHD64_RX_Byte_Falling[13]), 
            .Z(n8938));
    defparam i3902_3_lut_4_lut.INIT = "0xfb40";
    (* lut_function="(A (D)+!A (B (C)+!B (D)))", lineinfo="@4(164[24],164[62])" *) LUT4 i3886_3_lut_4_lut (.A(n5), 
            .B(n9859), .C(i_RHD64_SPI_MISO_c), .D(o_RHD64_RX_Byte_Rising[13]), 
            .Z(n8922));
    defparam i3886_3_lut_4_lut.INIT = "0xfb40";
    (* lut_function="(A (D)+!A (B (C)+!B (D)))", lineinfo="@4(164[24],164[62])" *) LUT4 i3901_3_lut_4_lut (.A(n5_adj_3546), 
            .B(n9859), .C(i_RHD64_SPI_MISO_c), .D(o_RHD64_RX_Byte_Falling[14]), 
            .Z(n8937));
    defparam i3901_3_lut_4_lut.INIT = "0xfb40";
    (* lut_function="(A (D)+!A (B (C)+!B (D)))", lineinfo="@4(164[24],164[62])" *) LUT4 i3885_3_lut_4_lut (.A(n5_adj_3546), 
            .B(n9859), .C(i_RHD64_SPI_MISO_c), .D(o_RHD64_RX_Byte_Rising[14]), 
            .Z(n8921));
    defparam i3885_3_lut_4_lut.INIT = "0xfb40";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 i3900_3_lut_4_lut (.A(n9861), 
            .B(n9859), .C(i_RHD64_SPI_MISO_c), .D(o_RHD64_RX_Byte_Falling[15]), 
            .Z(n8936));
    defparam i3900_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 i3884_3_lut_4_lut (.A(n9861), 
            .B(n9859), .C(i_RHD64_SPI_MISO_c), .D(o_RHD64_RX_Byte_Rising[15]), 
            .Z(n8920));
    defparam i3884_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (C+(D))+!A (B (C+(D))+!B (C+!(D))))" *) LUT4 i4823_3_lut_4_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[0]), .C(w_Master_Ready), .D(r_RX_Bit_Count[2]), 
            .Z(n6196));
    defparam i4823_3_lut_4_lut.INIT = "0xfef1";
    (* lut_function="(A+(B+(C)))" *) LUT4 i730_2_lut_3_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[0]), .C(r_RX_Bit_Count[2]), .Z(n6_adj_3538));
    defparam i730_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A+!(B))", lineinfo="@4(164[24],164[62])" *) LUT4 equal_17_i6_2_lut (.A(r_RX_Bit_Count[3]), 
            .B(r_RX_Bit_Count[4]), .Z(n6_adj_3547));
    defparam equal_17_i6_2_lut.INIT = "0xbbbb";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@4(153[3],176[10])" *) LUT4 i3891_3_lut (.A(o_RHD64_RX_Byte_Rising[8]), 
            .B(i_RHD64_SPI_MISO_c), .C(n7_adj_3540), .Z(n8927));
    defparam i3891_3_lut.INIT = "0xacac";
    (* lut_function="((B)+!A)", lineinfo="@4(164[24],164[62])" *) LUT4 equal_21_i6_2_lut (.A(r_RX_Bit_Count[3]), 
            .B(r_RX_Bit_Count[4]), .Z(n6_adj_3545));
    defparam equal_21_i6_2_lut.INIT = "0xdddd";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@4(153[3],176[10])" *) LUT4 i3895_3_lut (.A(o_RHD64_RX_Byte_Rising[4]), 
            .B(i_RHD64_SPI_MISO_c), .C(n7_adj_3541), .Z(n8931));
    defparam i3895_3_lut.INIT = "0xacac";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i2 (.D(n8983), 
            .SP(n11092), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(r_SPI_Clk_Edges[2]));
    defparam r_SPI_Clk_Edges_i2.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i1 (.D(n8981), 
            .SP(n11092), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(r_SPI_Clk_Edges[1]));
    defparam r_SPI_Clk_Edges_i1.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i0 (.D(n8978), 
            .SP(n11092), .CK(i_Clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_SPI_Clk_Edges[0]));
    defparam r_SPI_Clk_Edges_i0.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i0.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i4830_2_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[2]), .Z(n9861));
    defparam i4830_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@4(153[3],176[10])" *) LUT4 i3896_3_lut (.A(o_RHD64_RX_Byte_Rising[3]), 
            .B(i_RHD64_SPI_MISO_c), .C(n7_adj_3542), .Z(n8932));
    defparam i3896_3_lut.INIT = "0xacac";
    (* lut_function="(A+!(B))", lineinfo="@4(164[24],164[62])" *) LUT4 equal_14_i5_2_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[2]), .Z(n5_adj_3546));
    defparam equal_14_i5_2_lut.INIT = "0xbbbb";
    (* lut_function="(A+(B+((D)+!C)))", lineinfo="@4(166[10],166[56])" *) LUT4 equal_27_i7_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[3]), 
            .B(r_RX_Bit_Count[4]), .C(r_RX_Bit_Count[1]), .D(r_RX_Bit_Count[2]), 
            .Z(n7_adj_3544));
    defparam equal_27_i7_2_lut_3_lut_4_lut.INIT = "0xffef";
    (* lut_function="(A+(B+(C+!(D))))", lineinfo="@4(166[10],166[56])" *) LUT4 equal_26_i7_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[3]), 
            .B(r_RX_Bit_Count[4]), .C(r_RX_Bit_Count[1]), .D(r_RX_Bit_Count[2]), 
            .Z(n7_adj_3543));
    defparam equal_26_i7_2_lut_3_lut_4_lut.INIT = "0xfeff";
    (* lut_function="(A+(B+!(C (D))))", lineinfo="@4(166[10],166[56])" *) LUT4 equal_25_i7_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[3]), 
            .B(r_RX_Bit_Count[4]), .C(r_RX_Bit_Count[1]), .D(r_RX_Bit_Count[2]), 
            .Z(n7_adj_3542));
    defparam equal_25_i7_2_lut_3_lut_4_lut.INIT = "0xefff";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@4(153[3],176[10])" *) LUT4 i3897_3_lut (.A(o_RHD64_RX_Byte_Rising[2]), 
            .B(i_RHD64_SPI_MISO_c), .C(n7_adj_3543), .Z(n8933));
    defparam i3897_3_lut.INIT = "0xacac";
    (* lut_function="(A+(B+((D)+!C)))", lineinfo="@4(164[24],164[62])" *) LUT4 equal_24_i7_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[2]), .C(r_RX_Bit_Count[3]), .D(r_RX_Bit_Count[4]), 
            .Z(n7_adj_3541));
    defparam equal_24_i7_2_lut_3_lut_4_lut.INIT = "0xffef";
    (* lut_function="((B)+!A)", lineinfo="@4(164[24],164[62])" *) LUT4 equal_15_i5_2_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[2]), .Z(n5));
    defparam equal_15_i5_2_lut.INIT = "0xdddd";
    (* lut_function="(A+(B+(C+!(D))))", lineinfo="@4(164[24],164[62])" *) LUT4 equal_20_i7_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[2]), .C(r_RX_Bit_Count[3]), .D(r_RX_Bit_Count[4]), 
            .Z(n7_adj_3540));
    defparam equal_20_i7_2_lut_3_lut_4_lut.INIT = "0xfeff";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@4(153[3],176[10])" *) LUT4 i3898_3_lut (.A(o_RHD64_RX_Byte_Rising[1]), 
            .B(i_RHD64_SPI_MISO_c), .C(n7_adj_3544), .Z(n8934));
    defparam i3898_3_lut.INIT = "0xacac";
    (* lut_function="(A+(B+!(C (D))))", lineinfo="@4(164[24],164[62])" *) LUT4 equal_16_i7_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[2]), .C(r_RX_Bit_Count[3]), .D(r_RX_Bit_Count[4]), 
            .Z(n7_adj_3539));
    defparam equal_16_i7_2_lut_3_lut_4_lut.INIT = "0xefff";
    (* lut_function="(A+(B))", lineinfo="@4(84[7],105[14])" *) LUT4 i4961_2_lut (.A(n37[5]), 
            .B(int_RHD64_TX_DV), .Z(r_SPI_Clk_Edges_5__N_3331[5]));
    defparam i4961_2_lut.INIT = "0xeeee";
    (* lut_function="(!(A+!(B (C))))", lineinfo="@4(98[30],98[45])" *) LUT4 i6112_2_lut_3_lut (.A(int_RHD64_TX_DV), 
            .B(n11102), .C(r_SPI_Clk_Count[0]), .Z(n11485));
    defparam i6112_2_lut_3_lut.INIT = "0x4040";
    (* lut_function="(A (B+!(C (D)))+!A !(B+!(C (D))))", lineinfo="@4(98[30],98[45])" *) LUT4 i6118_2_lut_4_lut (.A(r_SPI_Clk_Count[1]), 
            .B(int_RHD64_TX_DV), .C(n11102), .D(r_SPI_Clk_Count[0]), .Z(r_SPI_Clk_Count_3__N_3327[1]));
    defparam i6118_2_lut_4_lut.INIT = "0x9aaa";
    (* lut_function="(A (B+(C+(D)))+!A (B+(C+!(D))))", lineinfo="@4(135[7],145[14])" *) LUT4 i4981_3_lut_4_lut (.A(r_TX_Bit_Count[1]), 
            .B(r_TX_DV), .C(w_Master_Ready), .D(r_TX_Bit_Count[0]), .Z(r_TX_Bit_Count_3__N_3347[1]));
    defparam i4981_3_lut_4_lut.INIT = "0xfefd";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_2_lut_3_lut (.A(r_Trailing_Edge), 
            .B(r_TX_DV), .C(w_Master_Ready), .Z(n8884));
    defparam i1_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A (B+(C+(D)))+!A (B+(C+!(D))))", lineinfo="@4(135[7],145[14])" *) LUT4 i4982_3_lut_4_lut (.A(r_TX_Bit_Count[2]), 
            .B(r_TX_DV), .C(w_Master_Ready), .D(n4), .Z(r_TX_Bit_Count_3__N_3347[2]));
    defparam i4982_3_lut_4_lut.INIT = "0xfefd";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(D))+!A !(D)))", lineinfo="@4(98[30],98[45])" *) LUT4 i6125_2_lut_3_lut_4_lut (.A(r_SPI_Clk_Count[1]), 
            .B(n6007), .C(r_SPI_Clk_Count[0]), .D(r_SPI_Clk_Count[2]), 
            .Z(r_SPI_Clk_Count_3__N_3327[2]));
    defparam i6125_2_lut_3_lut_4_lut.INIT = "0x7f80";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(D))+!A !(D)))", lineinfo="@4(98[30],98[45])" *) LUT4 i9_2_lut_4_lut (.A(r_SPI_Clk_Count[1]), 
            .B(r_SPI_Clk_Count[0]), .C(r_SPI_Clk_Count[2]), .D(r_SPI_Clk), 
            .Z(n11108));
    defparam i9_2_lut_4_lut.INIT = "0x7f80";
    (* lut_function="(A (C)+!A !(B (C)+!B !(C)))", lineinfo="@4(98[30],98[45])" *) LUT4 i6110_2_lut_3_lut (.A(int_RHD64_TX_DV), 
            .B(n11102), .C(r_SPI_Clk_Count[0]), .Z(r_SPI_Clk_Count_3__N_3327[0]));
    defparam i6110_2_lut_3_lut.INIT = "0xb4b4";
    (* lut_function="(A (B (C (D))))", lineinfo="@4(98[30],98[45])" *) LUT4 i1_2_lut_4_lut (.A(r_SPI_Clk_Count[1]), 
            .B(r_SPI_Clk_Count[0]), .C(r_SPI_Clk_Count[2]), .D(n11102), 
            .Z(n2510));
    defparam i1_2_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (C+!(D))+!A (B (C+!(D))+!B (C+(D))))", lineinfo="@4(159[5],175[12])" *) LUT4 i4795_3_lut_4_lut (.A(r_Trailing_Edge), 
            .B(r_Leading_Edge), .C(w_Master_Ready), .D(r_RX_Bit_Count[0]), 
            .Z(n6010));
    defparam i4795_3_lut_4_lut.INIT = "0xf1fe";
    (* lut_function="(A (C)+!A ((C)+!B))", lineinfo="@4(159[5],175[12])" *) LUT4 i2_2_lut_3_lut (.A(r_Trailing_Edge), 
            .B(r_Leading_Edge), .C(r_RX_Bit_Count[0]), .Z(n6));
    defparam i2_2_lut_3_lut.INIT = "0xf1f1";
    (* lut_function="(A+(B+(C)))", lineinfo="@4(159[5],175[12])" *) LUT4 i1_2_lut_3_lut_adj_3538 (.A(r_Trailing_Edge), 
            .B(r_Leading_Edge), .C(w_Master_Ready), .Z(n8880));
    defparam i1_2_lut_3_lut_adj_3538.INIT = "0xfefe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@4(164[24],164[62])" *) LUT4 equal_28_i7_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[2]), .C(r_RX_Bit_Count[4]), .D(r_RX_Bit_Count[3]), 
            .Z(n7));
    defparam equal_28_i7_2_lut_3_lut_4_lut.INIT = "0xfffe";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@4(114[5],122[12])" *) FD1P3XZ r_TX_Byte__i1 (.D(\int_RHD64_TX_Byte[8] ), 
            .SP(int_RHD64_TX_DV), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(r_TX_Byte[8]));
    defparam r_TX_Byte__i1.REGSET = "RESET";
    defparam r_TX_Byte__i1.SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net_2));
    
endmodule

//
// Verilog Description of module FIFO_MEM
//

module FIFO_MEM (input o_FIFO_WE, input int_FIFO_RE, output \int_FIFO_COUNT[5] , 
            input i_Clk_c, input maxfan_replicated_net_1999, input [31:0]o_FIFO_Data, 
            input VCC_net, input w_reset, input maxfan_replicated_net_2504, 
            output [31:0]int_FIFO_Q, output \int_FIFO_COUNT[6] , output \int_FIFO_COUNT[7] , 
            output \int_FIFO_COUNT[8] , output \int_FIFO_COUNT[9] , output \int_FIFO_COUNT[10] , 
            input GND_net);
    
    (* is_clock=1, lineinfo="@6(16[9],16[14])" *) wire i_Clk_c;
    
    (* lineinfo="@0(50[41],64[45])" *) \FIFO_MEM_ipgen_lscc_fifo(ADDRESS_DEPTH=1024,ADDRESS_WIDTH=10,DATA_WIDTH=32,ALMOST_FULL_DEASSERT_LVL=1022,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") lscc_fifo_inst (o_FIFO_WE, 
            int_FIFO_RE, \int_FIFO_COUNT[5] , i_Clk_c, maxfan_replicated_net_1999, 
            {o_FIFO_Data}, VCC_net, w_reset, maxfan_replicated_net_2504, 
            {int_FIFO_Q}, \int_FIFO_COUNT[6] , \int_FIFO_COUNT[7] , \int_FIFO_COUNT[8] , 
            \int_FIFO_COUNT[9] , \int_FIFO_COUNT[10] , GND_net);
    
endmodule

//
// Verilog Description of module \FIFO_MEM_ipgen_lscc_fifo(ADDRESS_DEPTH=1024,ADDRESS_WIDTH=10,DATA_WIDTH=32,ALMOST_FULL_DEASSERT_LVL=1022,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") 
//

module \FIFO_MEM_ipgen_lscc_fifo(ADDRESS_DEPTH=1024,ADDRESS_WIDTH=10,DATA_WIDTH=32,ALMOST_FULL_DEASSERT_LVL=1022,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") (input o_FIFO_WE, 
            input int_FIFO_RE, output \int_FIFO_COUNT[5] , input i_Clk_c, 
            input maxfan_replicated_net_1999, input [31:0]o_FIFO_Data, input VCC_net, 
            input w_reset, input maxfan_replicated_net_2504, output [31:0]int_FIFO_Q, 
            output \int_FIFO_COUNT[6] , output \int_FIFO_COUNT[7] , output \int_FIFO_COUNT[8] , 
            output \int_FIFO_COUNT[9] , output \int_FIFO_COUNT[10] , input GND_net);
    
    (* is_clock=1, lineinfo="@6(16[9],16[14])" *) wire i_Clk_c;
    
    (* lineinfo="@0(181[60],204[41])" *) \FIFO_MEM_ipgen_lscc_fifo_main(ADDRESS_DEPTH=1024,ADDRESS_WIDTH=10,DATA_WIDTH=32,ALMOST_FULL_DEASSERT_LVL=1022,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") fifo0 (o_FIFO_WE, 
            int_FIFO_RE, \int_FIFO_COUNT[5] , i_Clk_c, maxfan_replicated_net_1999, 
            {o_FIFO_Data}, VCC_net, w_reset, maxfan_replicated_net_2504, 
            {int_FIFO_Q}, \int_FIFO_COUNT[6] , \int_FIFO_COUNT[7] , \int_FIFO_COUNT[8] , 
            \int_FIFO_COUNT[9] , \int_FIFO_COUNT[10] , GND_net);
    
endmodule

//
// Verilog Description of module \FIFO_MEM_ipgen_lscc_fifo_main(ADDRESS_DEPTH=1024,ADDRESS_WIDTH=10,DATA_WIDTH=32,ALMOST_FULL_DEASSERT_LVL=1022,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") 
//

module \FIFO_MEM_ipgen_lscc_fifo_main(ADDRESS_DEPTH=1024,ADDRESS_WIDTH=10,DATA_WIDTH=32,ALMOST_FULL_DEASSERT_LVL=1022,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") (input o_FIFO_WE, 
            input int_FIFO_RE, output \int_FIFO_COUNT[5] , input i_Clk_c, 
            input maxfan_replicated_net_1999, input [31:0]o_FIFO_Data, input VCC_net, 
            input w_reset, input maxfan_replicated_net_2504, output [31:0]int_FIFO_Q, 
            output \int_FIFO_COUNT[6] , output \int_FIFO_COUNT[7] , output \int_FIFO_COUNT[8] , 
            output \int_FIFO_COUNT[9] , output \int_FIFO_COUNT[10] , input GND_net);
    
    (* is_clock=1, lineinfo="@6(16[9],16[14])" *) wire i_Clk_c;
    
    (* lineinfo="@0(332[38],346[49])" *) \FIFO_MEM_ipgen_lscc_soft_fifo(ADDRESS_DEPTH=1024,ADDRESS_WIDTH=10,DATA_WIDTH=32,ALMOST_FULL_DEASSERT_LVL=1022,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") \_FABRIC.u_fifo  (o_FIFO_WE, 
            int_FIFO_RE, \int_FIFO_COUNT[5] , i_Clk_c, maxfan_replicated_net_1999, 
            {o_FIFO_Data}, VCC_net, w_reset, maxfan_replicated_net_2504, 
            {int_FIFO_Q}, \int_FIFO_COUNT[6] , \int_FIFO_COUNT[7] , \int_FIFO_COUNT[8] , 
            \int_FIFO_COUNT[9] , \int_FIFO_COUNT[10] , GND_net);
    
endmodule

//
// Verilog Description of module \FIFO_MEM_ipgen_lscc_soft_fifo(ADDRESS_DEPTH=1024,ADDRESS_WIDTH=10,DATA_WIDTH=32,ALMOST_FULL_DEASSERT_LVL=1022,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") 
//

module \FIFO_MEM_ipgen_lscc_soft_fifo(ADDRESS_DEPTH=1024,ADDRESS_WIDTH=10,DATA_WIDTH=32,ALMOST_FULL_DEASSERT_LVL=1022,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") (input o_FIFO_WE, 
            input int_FIFO_RE, output \int_FIFO_COUNT[5] , input i_Clk_c, 
            input maxfan_replicated_net_1999, input [31:0]o_FIFO_Data, input VCC_net, 
            input w_reset, input maxfan_replicated_net_2504, output [31:0]int_FIFO_Q, 
            output \int_FIFO_COUNT[6] , output \int_FIFO_COUNT[7] , output \int_FIFO_COUNT[8] , 
            output \int_FIFO_COUNT[9] , output \int_FIFO_COUNT[10] , input GND_net);
    
    (* is_clock=1, lineinfo="@6(16[9],16[14])" *) wire i_Clk_c;
    (* lineinfo="@0(2647[48],2647[63])" *) wire [10:0]rd_addr_p1cmp_r;
    (* lineinfo="@0(2639[48],2639[57])" *) wire [10:0]wr_addr_r;
    
    wire n12728, n12722, n12724, n12726, wr_addr_nxt_w_0__N_3361, 
        n12794, n14, n23, n12229, empty_r, n12178, empty_nxt_w;
    (* lineinfo="@0(2642[54],2642[66])" *) wire [9:0]wr_cmpaddr_r;
    (* lineinfo="@0(2648[54],2648[66])" *) wire [9:0]rd_cmpaddr_r;
    
    wire n5, n12, n16, n14_adj_3533, n15, n13, rd_addr_nxt_w_0__N_3372;
    (* lineinfo="@0(2641[48],2641[63])" *) wire [10:0]wr_addr_p1cmp_r;
    (* lineinfo="@0(2644[54],2644[69])" *) wire [9:0]wr_cmpaddr_p1_r;
    (* lineinfo="@0(2645[48],2645[57])" *) wire [10:0]rd_addr_r;
    
    wire n16_adj_3534, n12754, n12736, n12734, n12752, n22, n12740, 
        n12429, full_r, full_nxt_w;
    (* lineinfo="@0(2640[48],2640[60])" *) wire [10:0]wr_addr_p1_r;
    (* lineinfo="@0(2652[28],2652[41])" *) wire [10:0]wr_addr_nxt_w;
    
    wire empty_mem_r, rd_fifo_en_w, full_mem_r, wr_fifo_en_w;
    (* lineinfo="@0(2792[36],2792[42])" *) wire [10:0]\MISC.diff_w ;
    (* lineinfo="@0(2643[54],2643[61])" *) wire [9:0]waddr_r;
    (* lineinfo="@0(2649[54],2649[61])" *) wire [9:0]raddr_r;
    (* lineinfo="@0(3012[38],3012[48])" *) wire [31:0]\mem_EBR.data_raw_r ;
    (* lineinfo="@0(2653[28],2653[44])" *) wire [10:0]wr_addr_nxt_p1_w;
    (* lineinfo="@0(2646[48],2646[60])" *) wire [10:0]rd_addr_p1_r;
    (* lineinfo="@0(2656[28],2656[44])" *) wire [10:0]rd_addr_nxt_p1_w;
    (* lineinfo="@0(2655[28],2655[41])" *) wire [10:0]rd_addr_nxt_w;
    (* lineinfo="@0(2783[56],2783[70])" *) wire [10:0]\MISC.wr_flag_addr_r ;
    (* lineinfo="@0(2784[56],2784[73])" *) wire [10:0]\MISC.wr_flag_addr_p1_r ;
    (* lineinfo="@0(2785[56],2785[70])" *) wire [10:0]\MISC.rd_flag_addr_r ;
    (* lineinfo="@0(2786[56],2786[73])" *) wire [10:0]\MISC.rd_flag_addr_p1_r ;
    
    wire \MISC.full_flag_r , \MISC.empty_flag_r , n4794, n5965, n6165;
    wire [10:0]\MISC.diff_w_10__N_3373 ;
    
    wire n5962, n5969, n5967, n5973, n5971, n5977, n5975, n5981, 
        n5979, n5983, n11641, n16570, n11639, n16567, n11637, 
        n16564, n11635, n16426, n11633, n16423, n16420, n11629, 
        n16612, n11627, n16609, n11625, n16606, n11623, n16603, 
        n11621, n16600, n16450, n11617, n16447, n11615, n16444, 
        n11613, n16441, n11611, n16438, n11609, n16435, n16432, 
        VCC_net_2, GND_net_2;
    
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i6962_4_lut (.A(rd_addr_p1cmp_r[7]), 
            .B(rd_addr_p1cmp_r[1]), .C(wr_addr_r[7]), .D(wr_addr_r[1]), 
            .Z(n12728));
    defparam i6962_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i6956_4_lut (.A(rd_addr_p1cmp_r[8]), 
            .B(rd_addr_p1cmp_r[2]), .C(wr_addr_r[8]), .D(wr_addr_r[2]), 
            .Z(n12722));
    defparam i6956_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i6958_4_lut (.A(rd_addr_p1cmp_r[10]), 
            .B(rd_addr_p1cmp_r[6]), .C(wr_addr_r[10]), .D(wr_addr_r[6]), 
            .Z(n12724));
    defparam i6958_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i6960_4_lut (.A(rd_addr_p1cmp_r[5]), 
            .B(rd_addr_p1cmp_r[0]), .C(wr_addr_r[5]), .D(wr_addr_r[0]), 
            .Z(n12726));
    defparam i6960_4_lut.INIT = "0x7bde";
    (* lut_function="(A+(B+!(C (D)+!C !(D))))" *) LUT4 i7028_4_lut (.A(wr_addr_nxt_w_0__N_3361), 
            .B(n12728), .C(rd_addr_p1cmp_r[4]), .D(wr_addr_r[4]), .Z(n12794));
    defparam i7028_4_lut.INIT = "0xeffe";
    (* lut_function="(!(A+!(B (C (D))+!B !((D)+!C))))" *) LUT4 i10_4_lut (.A(n12722), 
            .B(rd_addr_p1cmp_r[3]), .C(n14), .D(wr_addr_r[3]), .Z(n23));
    defparam i10_4_lut.INIT = "0x4010";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i12_4_lut (.A(n23), .B(n12794), 
            .C(n12726), .D(n12724), .Z(n12229));
    defparam i12_4_lut.INIT = "0x0002";
    (* lut_function="(A+!((C+(D))+!B))", lineinfo="@0(2659[24],2659[174])" *) LUT4 empty_nxt_w_I_0_4_lut (.A(n12229), 
            .B(empty_r), .C(o_FIFO_WE), .D(n12178), .Z(empty_nxt_w));
    defparam empty_nxt_w_I_0_4_lut.INIT = "0xaaae";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@0(2658[186],2658[216])" *) LUT4 not_equal_21_i5_2_lut (.A(wr_cmpaddr_r[4]), 
            .B(rd_cmpaddr_r[4]), .Z(n5));
    defparam not_equal_21_i5_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))", lineinfo="@0(2658[186],2658[216])" *) LUT4 i2_4_lut (.A(wr_cmpaddr_r[3]), 
            .B(wr_cmpaddr_r[6]), .C(rd_cmpaddr_r[3]), .D(rd_cmpaddr_r[6]), 
            .Z(n12));
    defparam i2_4_lut.INIT = "0x7bde";
    (* lut_function="(A (B+(C+!(D)))+!A (B+(C+(D))))", lineinfo="@0(2658[186],2658[216])" *) LUT4 i6_4_lut (.A(wr_cmpaddr_r[7]), 
            .B(n12), .C(n5), .D(rd_cmpaddr_r[7]), .Z(n16));
    defparam i6_4_lut.INIT = "0xfdfe";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))", lineinfo="@0(2658[186],2658[216])" *) LUT4 i4_4_lut (.A(wr_cmpaddr_r[8]), 
            .B(wr_cmpaddr_r[2]), .C(rd_cmpaddr_r[8]), .D(rd_cmpaddr_r[2]), 
            .Z(n14_adj_3533));
    defparam i4_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))", lineinfo="@0(2658[186],2658[216])" *) LUT4 i5_4_lut (.A(wr_cmpaddr_r[5]), 
            .B(wr_cmpaddr_r[1]), .C(rd_cmpaddr_r[5]), .D(rd_cmpaddr_r[1]), 
            .Z(n15));
    defparam i5_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))", lineinfo="@0(2658[186],2658[216])" *) LUT4 i3_4_lut (.A(wr_cmpaddr_r[0]), 
            .B(wr_cmpaddr_r[9]), .C(rd_cmpaddr_r[0]), .D(rd_cmpaddr_r[9]), 
            .Z(n13));
    defparam i3_4_lut.INIT = "0x7bde";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@0(2658[186],2658[216])" *) LUT4 i9_4_lut (.A(n13), 
            .B(n15), .C(n14_adj_3533), .D(n16), .Z(n12178));
    defparam i9_4_lut.INIT = "0xfffe";
    (* lut_function="(!((B)+!A))", lineinfo="@0(2655[45],2655[67])" *) LUT4 i9_2_lut (.A(int_FIFO_RE), 
            .B(empty_r), .Z(rd_addr_nxt_w_0__N_3372));
    defparam i9_2_lut.INIT = "0x2222";
    (* lut_function="(!(A (B (C+!(D))+!B (C+(D)))+!A !(B (C (D))+!B !((D)+!C))))" *) LUT4 i4_4_lut_adj_3532 (.A(wr_addr_p1cmp_r[10]), 
            .B(wr_cmpaddr_p1_r[4]), .C(rd_addr_r[10]), .D(rd_cmpaddr_r[4]), 
            .Z(n16_adj_3534));
    defparam i4_4_lut_adj_3532.INIT = "0x4812";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i6988_4_lut (.A(wr_cmpaddr_p1_r[9]), 
            .B(wr_cmpaddr_p1_r[1]), .C(rd_cmpaddr_r[9]), .D(rd_cmpaddr_r[1]), 
            .Z(n12754));
    defparam i6988_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i6970_4_lut (.A(wr_cmpaddr_p1_r[8]), 
            .B(wr_cmpaddr_p1_r[0]), .C(rd_cmpaddr_r[8]), .D(rd_cmpaddr_r[0]), 
            .Z(n12736));
    defparam i6970_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i6968_4_lut (.A(wr_cmpaddr_p1_r[7]), 
            .B(wr_cmpaddr_p1_r[3]), .C(rd_cmpaddr_r[7]), .D(rd_cmpaddr_r[3]), 
            .Z(n12734));
    defparam i6968_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A+(B+(C+!(D)))))" *) LUT4 i10_4_lut_adj_3533 (.A(n12736), 
            .B(n12752), .C(n12754), .D(n16_adj_3534), .Z(n22));
    defparam i10_4_lut_adj_3533.INIT = "0x0100";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i6974_4_lut (.A(wr_cmpaddr_p1_r[2]), 
            .B(wr_cmpaddr_p1_r[6]), .C(rd_cmpaddr_r[2]), .D(rd_cmpaddr_r[6]), 
            .Z(n12740));
    defparam i6974_4_lut.INIT = "0x7bde";
    (* lut_function="(!((B+((D)+!C))+!A))" *) LUT4 i1_4_lut (.A(wr_addr_nxt_w_0__N_3361), 
            .B(n12740), .C(n22), .D(n12734), .Z(n12429));
    defparam i1_4_lut.INIT = "0x0020";
    (* lut_function="(A+!((C+(D))+!B))", lineinfo="@0(2658[23],2658[240])" *) LUT4 full_nxt_w_I_0_4_lut (.A(n12429), 
            .B(full_r), .C(int_FIFO_RE), .D(n12178), .Z(full_nxt_w));
    defparam full_nxt_w_I_0_4_lut.INIT = "0xaaae";
    (* lut_function="(!((B)+!A))", lineinfo="@0(2652[45],2652[66])" *) LUT4 i5_2_lut (.A(o_FIFO_WE), 
            .B(full_r), .Z(wr_addr_nxt_w_0__N_3361));
    defparam i5_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2652[44],2652[94])" *) LUT4 wr_addr_r_9__I_0_4_lut (.A(wr_addr_r[9]), 
            .B(wr_addr_p1_r[9]), .C(o_FIFO_WE), .D(full_r), .Z(wr_addr_nxt_w[9]));
    defparam wr_addr_r_9__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(!((B)+!A))", lineinfo="@0(3008[25],3008[51])" *) LUT4 int_FIFO_RE_I_3531_2_lut (.A(int_FIFO_RE), 
            .B(empty_mem_r), .Z(rd_fifo_en_w));
    defparam int_FIFO_RE_I_3531_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2652[44],2652[94])" *) LUT4 wr_addr_r_8__I_0_4_lut (.A(wr_addr_r[8]), 
            .B(wr_addr_p1_r[8]), .C(o_FIFO_WE), .D(full_r), .Z(wr_addr_nxt_w[8]));
    defparam wr_addr_r_8__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(!((B)+!A))", lineinfo="@0(3007[25],3007[50])" *) LUT4 o_FIFO_WE_I_0_2_lut (.A(o_FIFO_WE), 
            .B(full_mem_r), .Z(wr_fifo_en_w));
    defparam o_FIFO_WE_I_0_2_lut.INIT = "0x2222";
    (* ECO_MEM_TYPE="EBR", ECO_MEM_ID="\\Controller_inst/Controller_RHD64_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.mem", ECO_MEM_SIZE="[32, 1024]", ECO_MEM_BLOCK_SIZE="[4, 1024]", ECO_MEM_BLOCK_POS="[0, 0]" *) EBR_B waddr_r_0__I_0 (.RADDR10(GND_net_2), 
            .RADDR9(raddr_r[9]), .RADDR8(raddr_r[8]), .RADDR7(raddr_r[7]), 
            .RADDR6(raddr_r[6]), .RADDR5(raddr_r[5]), .RADDR4(raddr_r[4]), 
            .RADDR3(raddr_r[3]), .RADDR2(raddr_r[2]), .RADDR1(raddr_r[1]), 
            .RADDR0(raddr_r[0]), .WADDR10(GND_net_2), .WADDR9(waddr_r[9]), 
            .WADDR8(waddr_r[8]), .WADDR7(waddr_r[7]), .WADDR6(waddr_r[6]), 
            .WADDR5(waddr_r[5]), .WADDR4(waddr_r[4]), .WADDR3(waddr_r[3]), 
            .WADDR2(waddr_r[2]), .WADDR1(waddr_r[1]), .WADDR0(waddr_r[0]), 
            .MASK_N15(GND_net_2), .MASK_N14(GND_net_2), .MASK_N13(GND_net_2), 
            .MASK_N12(GND_net_2), .MASK_N11(GND_net_2), .MASK_N10(GND_net_2), 
            .MASK_N9(GND_net_2), .MASK_N8(GND_net_2), .MASK_N7(GND_net_2), 
            .MASK_N6(GND_net_2), .MASK_N5(GND_net_2), .MASK_N4(GND_net_2), 
            .MASK_N3(GND_net_2), .MASK_N2(GND_net_2), .MASK_N1(GND_net_2), 
            .MASK_N0(GND_net_2), .WDATA15(GND_net_2), .WDATA14(GND_net_2), 
            .WDATA13(o_FIFO_Data[3]), .WDATA12(GND_net_2), .WDATA11(GND_net_2), 
            .WDATA10(GND_net_2), .WDATA9(o_FIFO_Data[2]), .WDATA8(GND_net_2), 
            .WDATA7(GND_net_2), .WDATA6(GND_net_2), .WDATA5(o_FIFO_Data[1]), 
            .WDATA4(GND_net_2), .WDATA3(GND_net_2), .WDATA2(GND_net_2), 
            .WDATA1(o_FIFO_Data[0]), .WDATA0(GND_net_2), .RCLKE(VCC_net), 
            .RCLK(i_Clk_c), .RE(rd_fifo_en_w), .WCLKE(VCC_net), .WCLK(i_Clk_c), 
            .WE(wr_fifo_en_w), .RDATA13(\mem_EBR.data_raw_r [3]), .RDATA9(\mem_EBR.data_raw_r [2]), 
            .RDATA5(\mem_EBR.data_raw_r [1]), .RDATA1(\mem_EBR.data_raw_r [0]));
    defparam waddr_r_0__I_0.INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.DATA_WIDTH_W = "4";
    defparam waddr_r_0__I_0.DATA_WIDTH_R = "4";
    (* ECO_MEM_TYPE="EBR", ECO_MEM_ID="\\Controller_inst/Controller_RHD64_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.mem", ECO_MEM_SIZE="[32, 1024]", ECO_MEM_BLOCK_SIZE="[4, 1024]", ECO_MEM_BLOCK_POS="[28, 0]" *) EBR_B waddr_r_0__I_0_2 (.RADDR10(GND_net_2), 
            .RADDR9(raddr_r[9]), .RADDR8(raddr_r[8]), .RADDR7(raddr_r[7]), 
            .RADDR6(raddr_r[6]), .RADDR5(raddr_r[5]), .RADDR4(raddr_r[4]), 
            .RADDR3(raddr_r[3]), .RADDR2(raddr_r[2]), .RADDR1(raddr_r[1]), 
            .RADDR0(raddr_r[0]), .WADDR10(GND_net_2), .WADDR9(waddr_r[9]), 
            .WADDR8(waddr_r[8]), .WADDR7(waddr_r[7]), .WADDR6(waddr_r[6]), 
            .WADDR5(waddr_r[5]), .WADDR4(waddr_r[4]), .WADDR3(waddr_r[3]), 
            .WADDR2(waddr_r[2]), .WADDR1(waddr_r[1]), .WADDR0(waddr_r[0]), 
            .MASK_N15(GND_net_2), .MASK_N14(GND_net_2), .MASK_N13(GND_net_2), 
            .MASK_N12(GND_net_2), .MASK_N11(GND_net_2), .MASK_N10(GND_net_2), 
            .MASK_N9(GND_net_2), .MASK_N8(GND_net_2), .MASK_N7(GND_net_2), 
            .MASK_N6(GND_net_2), .MASK_N5(GND_net_2), .MASK_N4(GND_net_2), 
            .MASK_N3(GND_net_2), .MASK_N2(GND_net_2), .MASK_N1(GND_net_2), 
            .MASK_N0(GND_net_2), .WDATA15(GND_net_2), .WDATA14(GND_net_2), 
            .WDATA13(o_FIFO_Data[31]), .WDATA12(GND_net_2), .WDATA11(GND_net_2), 
            .WDATA10(GND_net_2), .WDATA9(o_FIFO_Data[30]), .WDATA8(GND_net_2), 
            .WDATA7(GND_net_2), .WDATA6(GND_net_2), .WDATA5(o_FIFO_Data[29]), 
            .WDATA4(GND_net_2), .WDATA3(GND_net_2), .WDATA2(GND_net_2), 
            .WDATA1(o_FIFO_Data[28]), .WDATA0(GND_net_2), .RCLKE(VCC_net), 
            .RCLK(i_Clk_c), .RE(rd_fifo_en_w), .WCLKE(VCC_net), .WCLK(i_Clk_c), 
            .WE(wr_fifo_en_w), .RDATA13(\mem_EBR.data_raw_r [31]), .RDATA9(\mem_EBR.data_raw_r [30]), 
            .RDATA5(\mem_EBR.data_raw_r [29]), .RDATA1(\mem_EBR.data_raw_r [28]));
    defparam waddr_r_0__I_0_2.INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_2.INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_2.INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_2.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_2.INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_2.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_2.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_2.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_2.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_2.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_2.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_2.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_2.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_2.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_2.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_2.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_2.DATA_WIDTH_W = "4";
    defparam waddr_r_0__I_0_2.DATA_WIDTH_R = "4";
    (* ECO_MEM_TYPE="EBR", ECO_MEM_ID="\\Controller_inst/Controller_RHD64_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.mem", ECO_MEM_SIZE="[32, 1024]", ECO_MEM_BLOCK_SIZE="[4, 1024]", ECO_MEM_BLOCK_POS="[24, 0]" *) EBR_B waddr_r_0__I_0_3 (.RADDR10(GND_net_2), 
            .RADDR9(raddr_r[9]), .RADDR8(raddr_r[8]), .RADDR7(raddr_r[7]), 
            .RADDR6(raddr_r[6]), .RADDR5(raddr_r[5]), .RADDR4(raddr_r[4]), 
            .RADDR3(raddr_r[3]), .RADDR2(raddr_r[2]), .RADDR1(raddr_r[1]), 
            .RADDR0(raddr_r[0]), .WADDR10(GND_net_2), .WADDR9(waddr_r[9]), 
            .WADDR8(waddr_r[8]), .WADDR7(waddr_r[7]), .WADDR6(waddr_r[6]), 
            .WADDR5(waddr_r[5]), .WADDR4(waddr_r[4]), .WADDR3(waddr_r[3]), 
            .WADDR2(waddr_r[2]), .WADDR1(waddr_r[1]), .WADDR0(waddr_r[0]), 
            .MASK_N15(GND_net_2), .MASK_N14(GND_net_2), .MASK_N13(GND_net_2), 
            .MASK_N12(GND_net_2), .MASK_N11(GND_net_2), .MASK_N10(GND_net_2), 
            .MASK_N9(GND_net_2), .MASK_N8(GND_net_2), .MASK_N7(GND_net_2), 
            .MASK_N6(GND_net_2), .MASK_N5(GND_net_2), .MASK_N4(GND_net_2), 
            .MASK_N3(GND_net_2), .MASK_N2(GND_net_2), .MASK_N1(GND_net_2), 
            .MASK_N0(GND_net_2), .WDATA15(GND_net_2), .WDATA14(GND_net_2), 
            .WDATA13(o_FIFO_Data[27]), .WDATA12(GND_net_2), .WDATA11(GND_net_2), 
            .WDATA10(GND_net_2), .WDATA9(o_FIFO_Data[26]), .WDATA8(GND_net_2), 
            .WDATA7(GND_net_2), .WDATA6(GND_net_2), .WDATA5(o_FIFO_Data[25]), 
            .WDATA4(GND_net_2), .WDATA3(GND_net_2), .WDATA2(GND_net_2), 
            .WDATA1(o_FIFO_Data[24]), .WDATA0(GND_net_2), .RCLKE(VCC_net), 
            .RCLK(i_Clk_c), .RE(rd_fifo_en_w), .WCLKE(VCC_net), .WCLK(i_Clk_c), 
            .WE(wr_fifo_en_w), .RDATA13(\mem_EBR.data_raw_r [27]), .RDATA9(\mem_EBR.data_raw_r [26]), 
            .RDATA5(\mem_EBR.data_raw_r [25]), .RDATA1(\mem_EBR.data_raw_r [24]));
    defparam waddr_r_0__I_0_3.INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_3.INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_3.INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_3.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_3.INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_3.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_3.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_3.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_3.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_3.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_3.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_3.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_3.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_3.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_3.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_3.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_3.DATA_WIDTH_W = "4";
    defparam waddr_r_0__I_0_3.DATA_WIDTH_R = "4";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2652[44],2652[94])" *) LUT4 wr_addr_r_7__I_0_4_lut (.A(wr_addr_r[7]), 
            .B(wr_addr_p1_r[7]), .C(o_FIFO_WE), .D(full_r), .Z(wr_addr_nxt_w[7]));
    defparam wr_addr_r_7__I_0_4_lut.INIT = "0xaaca";
    (* ECO_MEM_TYPE="EBR", ECO_MEM_ID="\\Controller_inst/Controller_RHD64_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.mem", ECO_MEM_SIZE="[32, 1024]", ECO_MEM_BLOCK_SIZE="[4, 1024]", ECO_MEM_BLOCK_POS="[20, 0]" *) EBR_B waddr_r_0__I_0_4 (.RADDR10(GND_net_2), 
            .RADDR9(raddr_r[9]), .RADDR8(raddr_r[8]), .RADDR7(raddr_r[7]), 
            .RADDR6(raddr_r[6]), .RADDR5(raddr_r[5]), .RADDR4(raddr_r[4]), 
            .RADDR3(raddr_r[3]), .RADDR2(raddr_r[2]), .RADDR1(raddr_r[1]), 
            .RADDR0(raddr_r[0]), .WADDR10(GND_net_2), .WADDR9(waddr_r[9]), 
            .WADDR8(waddr_r[8]), .WADDR7(waddr_r[7]), .WADDR6(waddr_r[6]), 
            .WADDR5(waddr_r[5]), .WADDR4(waddr_r[4]), .WADDR3(waddr_r[3]), 
            .WADDR2(waddr_r[2]), .WADDR1(waddr_r[1]), .WADDR0(waddr_r[0]), 
            .MASK_N15(GND_net_2), .MASK_N14(GND_net_2), .MASK_N13(GND_net_2), 
            .MASK_N12(GND_net_2), .MASK_N11(GND_net_2), .MASK_N10(GND_net_2), 
            .MASK_N9(GND_net_2), .MASK_N8(GND_net_2), .MASK_N7(GND_net_2), 
            .MASK_N6(GND_net_2), .MASK_N5(GND_net_2), .MASK_N4(GND_net_2), 
            .MASK_N3(GND_net_2), .MASK_N2(GND_net_2), .MASK_N1(GND_net_2), 
            .MASK_N0(GND_net_2), .WDATA15(GND_net_2), .WDATA14(GND_net_2), 
            .WDATA13(o_FIFO_Data[23]), .WDATA12(GND_net_2), .WDATA11(GND_net_2), 
            .WDATA10(GND_net_2), .WDATA9(o_FIFO_Data[22]), .WDATA8(GND_net_2), 
            .WDATA7(GND_net_2), .WDATA6(GND_net_2), .WDATA5(o_FIFO_Data[21]), 
            .WDATA4(GND_net_2), .WDATA3(GND_net_2), .WDATA2(GND_net_2), 
            .WDATA1(o_FIFO_Data[20]), .WDATA0(GND_net_2), .RCLKE(VCC_net), 
            .RCLK(i_Clk_c), .RE(rd_fifo_en_w), .WCLKE(VCC_net), .WCLK(i_Clk_c), 
            .WE(wr_fifo_en_w), .RDATA13(\mem_EBR.data_raw_r [23]), .RDATA9(\mem_EBR.data_raw_r [22]), 
            .RDATA5(\mem_EBR.data_raw_r [21]), .RDATA1(\mem_EBR.data_raw_r [20]));
    defparam waddr_r_0__I_0_4.INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_4.INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_4.INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_4.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_4.INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_4.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_4.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_4.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_4.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_4.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_4.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_4.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_4.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_4.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_4.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_4.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_4.DATA_WIDTH_W = "4";
    defparam waddr_r_0__I_0_4.DATA_WIDTH_R = "4";
    (* ECO_MEM_TYPE="EBR", ECO_MEM_ID="\\Controller_inst/Controller_RHD64_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.mem", ECO_MEM_SIZE="[32, 1024]", ECO_MEM_BLOCK_SIZE="[4, 1024]", ECO_MEM_BLOCK_POS="[16, 0]" *) EBR_B waddr_r_0__I_0_5 (.RADDR10(GND_net_2), 
            .RADDR9(raddr_r[9]), .RADDR8(raddr_r[8]), .RADDR7(raddr_r[7]), 
            .RADDR6(raddr_r[6]), .RADDR5(raddr_r[5]), .RADDR4(raddr_r[4]), 
            .RADDR3(raddr_r[3]), .RADDR2(raddr_r[2]), .RADDR1(raddr_r[1]), 
            .RADDR0(raddr_r[0]), .WADDR10(GND_net_2), .WADDR9(waddr_r[9]), 
            .WADDR8(waddr_r[8]), .WADDR7(waddr_r[7]), .WADDR6(waddr_r[6]), 
            .WADDR5(waddr_r[5]), .WADDR4(waddr_r[4]), .WADDR3(waddr_r[3]), 
            .WADDR2(waddr_r[2]), .WADDR1(waddr_r[1]), .WADDR0(waddr_r[0]), 
            .MASK_N15(GND_net_2), .MASK_N14(GND_net_2), .MASK_N13(GND_net_2), 
            .MASK_N12(GND_net_2), .MASK_N11(GND_net_2), .MASK_N10(GND_net_2), 
            .MASK_N9(GND_net_2), .MASK_N8(GND_net_2), .MASK_N7(GND_net_2), 
            .MASK_N6(GND_net_2), .MASK_N5(GND_net_2), .MASK_N4(GND_net_2), 
            .MASK_N3(GND_net_2), .MASK_N2(GND_net_2), .MASK_N1(GND_net_2), 
            .MASK_N0(GND_net_2), .WDATA15(GND_net_2), .WDATA14(GND_net_2), 
            .WDATA13(o_FIFO_Data[19]), .WDATA12(GND_net_2), .WDATA11(GND_net_2), 
            .WDATA10(GND_net_2), .WDATA9(o_FIFO_Data[18]), .WDATA8(GND_net_2), 
            .WDATA7(GND_net_2), .WDATA6(GND_net_2), .WDATA5(o_FIFO_Data[17]), 
            .WDATA4(GND_net_2), .WDATA3(GND_net_2), .WDATA2(GND_net_2), 
            .WDATA1(o_FIFO_Data[16]), .WDATA0(GND_net_2), .RCLKE(VCC_net), 
            .RCLK(i_Clk_c), .RE(rd_fifo_en_w), .WCLKE(VCC_net), .WCLK(i_Clk_c), 
            .WE(wr_fifo_en_w), .RDATA13(\mem_EBR.data_raw_r [19]), .RDATA9(\mem_EBR.data_raw_r [18]), 
            .RDATA5(\mem_EBR.data_raw_r [17]), .RDATA1(\mem_EBR.data_raw_r [16]));
    defparam waddr_r_0__I_0_5.INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_5.INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_5.INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_5.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_5.INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_5.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_5.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_5.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_5.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_5.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_5.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_5.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_5.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_5.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_5.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_5.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_5.DATA_WIDTH_W = "4";
    defparam waddr_r_0__I_0_5.DATA_WIDTH_R = "4";
    (* ECO_MEM_TYPE="EBR", ECO_MEM_ID="\\Controller_inst/Controller_RHD64_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.mem", ECO_MEM_SIZE="[32, 1024]", ECO_MEM_BLOCK_SIZE="[4, 1024]", ECO_MEM_BLOCK_POS="[12, 0]" *) EBR_B waddr_r_0__I_0_6 (.RADDR10(GND_net_2), 
            .RADDR9(raddr_r[9]), .RADDR8(raddr_r[8]), .RADDR7(raddr_r[7]), 
            .RADDR6(raddr_r[6]), .RADDR5(raddr_r[5]), .RADDR4(raddr_r[4]), 
            .RADDR3(raddr_r[3]), .RADDR2(raddr_r[2]), .RADDR1(raddr_r[1]), 
            .RADDR0(raddr_r[0]), .WADDR10(GND_net_2), .WADDR9(waddr_r[9]), 
            .WADDR8(waddr_r[8]), .WADDR7(waddr_r[7]), .WADDR6(waddr_r[6]), 
            .WADDR5(waddr_r[5]), .WADDR4(waddr_r[4]), .WADDR3(waddr_r[3]), 
            .WADDR2(waddr_r[2]), .WADDR1(waddr_r[1]), .WADDR0(waddr_r[0]), 
            .MASK_N15(GND_net_2), .MASK_N14(GND_net_2), .MASK_N13(GND_net_2), 
            .MASK_N12(GND_net_2), .MASK_N11(GND_net_2), .MASK_N10(GND_net_2), 
            .MASK_N9(GND_net_2), .MASK_N8(GND_net_2), .MASK_N7(GND_net_2), 
            .MASK_N6(GND_net_2), .MASK_N5(GND_net_2), .MASK_N4(GND_net_2), 
            .MASK_N3(GND_net_2), .MASK_N2(GND_net_2), .MASK_N1(GND_net_2), 
            .MASK_N0(GND_net_2), .WDATA15(GND_net_2), .WDATA14(GND_net_2), 
            .WDATA13(o_FIFO_Data[15]), .WDATA12(GND_net_2), .WDATA11(GND_net_2), 
            .WDATA10(GND_net_2), .WDATA9(o_FIFO_Data[14]), .WDATA8(GND_net_2), 
            .WDATA7(GND_net_2), .WDATA6(GND_net_2), .WDATA5(o_FIFO_Data[13]), 
            .WDATA4(GND_net_2), .WDATA3(GND_net_2), .WDATA2(GND_net_2), 
            .WDATA1(o_FIFO_Data[12]), .WDATA0(GND_net_2), .RCLKE(VCC_net), 
            .RCLK(i_Clk_c), .RE(rd_fifo_en_w), .WCLKE(VCC_net), .WCLK(i_Clk_c), 
            .WE(wr_fifo_en_w), .RDATA13(\mem_EBR.data_raw_r [15]), .RDATA9(\mem_EBR.data_raw_r [14]), 
            .RDATA5(\mem_EBR.data_raw_r [13]), .RDATA1(\mem_EBR.data_raw_r [12]));
    defparam waddr_r_0__I_0_6.INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_6.INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_6.INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_6.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_6.INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_6.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_6.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_6.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_6.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_6.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_6.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_6.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_6.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_6.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_6.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_6.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_6.DATA_WIDTH_W = "4";
    defparam waddr_r_0__I_0_6.DATA_WIDTH_R = "4";
    (* ECO_MEM_TYPE="EBR", ECO_MEM_ID="\\Controller_inst/Controller_RHD64_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.mem", ECO_MEM_SIZE="[32, 1024]", ECO_MEM_BLOCK_SIZE="[4, 1024]", ECO_MEM_BLOCK_POS="[8, 0]" *) EBR_B waddr_r_0__I_0_7 (.RADDR10(GND_net_2), 
            .RADDR9(raddr_r[9]), .RADDR8(raddr_r[8]), .RADDR7(raddr_r[7]), 
            .RADDR6(raddr_r[6]), .RADDR5(raddr_r[5]), .RADDR4(raddr_r[4]), 
            .RADDR3(raddr_r[3]), .RADDR2(raddr_r[2]), .RADDR1(raddr_r[1]), 
            .RADDR0(raddr_r[0]), .WADDR10(GND_net_2), .WADDR9(waddr_r[9]), 
            .WADDR8(waddr_r[8]), .WADDR7(waddr_r[7]), .WADDR6(waddr_r[6]), 
            .WADDR5(waddr_r[5]), .WADDR4(waddr_r[4]), .WADDR3(waddr_r[3]), 
            .WADDR2(waddr_r[2]), .WADDR1(waddr_r[1]), .WADDR0(waddr_r[0]), 
            .MASK_N15(GND_net_2), .MASK_N14(GND_net_2), .MASK_N13(GND_net_2), 
            .MASK_N12(GND_net_2), .MASK_N11(GND_net_2), .MASK_N10(GND_net_2), 
            .MASK_N9(GND_net_2), .MASK_N8(GND_net_2), .MASK_N7(GND_net_2), 
            .MASK_N6(GND_net_2), .MASK_N5(GND_net_2), .MASK_N4(GND_net_2), 
            .MASK_N3(GND_net_2), .MASK_N2(GND_net_2), .MASK_N1(GND_net_2), 
            .MASK_N0(GND_net_2), .WDATA15(GND_net_2), .WDATA14(GND_net_2), 
            .WDATA13(o_FIFO_Data[11]), .WDATA12(GND_net_2), .WDATA11(GND_net_2), 
            .WDATA10(GND_net_2), .WDATA9(o_FIFO_Data[10]), .WDATA8(GND_net_2), 
            .WDATA7(GND_net_2), .WDATA6(GND_net_2), .WDATA5(o_FIFO_Data[9]), 
            .WDATA4(GND_net_2), .WDATA3(GND_net_2), .WDATA2(GND_net_2), 
            .WDATA1(o_FIFO_Data[8]), .WDATA0(GND_net_2), .RCLKE(VCC_net), 
            .RCLK(i_Clk_c), .RE(rd_fifo_en_w), .WCLKE(VCC_net), .WCLK(i_Clk_c), 
            .WE(wr_fifo_en_w), .RDATA13(\mem_EBR.data_raw_r [11]), .RDATA9(\mem_EBR.data_raw_r [10]), 
            .RDATA5(\mem_EBR.data_raw_r [9]), .RDATA1(\mem_EBR.data_raw_r [8]));
    defparam waddr_r_0__I_0_7.INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_7.INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_7.INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_7.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_7.INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_7.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_7.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_7.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_7.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_7.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_7.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_7.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_7.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_7.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_7.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_7.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_7.DATA_WIDTH_W = "4";
    defparam waddr_r_0__I_0_7.DATA_WIDTH_R = "4";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2652[44],2652[94])" *) LUT4 wr_addr_r_6__I_0_4_lut (.A(wr_addr_r[6]), 
            .B(wr_addr_p1_r[6]), .C(o_FIFO_WE), .D(full_r), .Z(wr_addr_nxt_w[6]));
    defparam wr_addr_r_6__I_0_4_lut.INIT = "0xaaca";
    (* ECO_MEM_TYPE="EBR", ECO_MEM_ID="\\Controller_inst/Controller_RHD64_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.mem", ECO_MEM_SIZE="[32, 1024]", ECO_MEM_BLOCK_SIZE="[4, 1024]", ECO_MEM_BLOCK_POS="[4, 0]" *) EBR_B waddr_r_0__I_0_8 (.RADDR10(GND_net_2), 
            .RADDR9(raddr_r[9]), .RADDR8(raddr_r[8]), .RADDR7(raddr_r[7]), 
            .RADDR6(raddr_r[6]), .RADDR5(raddr_r[5]), .RADDR4(raddr_r[4]), 
            .RADDR3(raddr_r[3]), .RADDR2(raddr_r[2]), .RADDR1(raddr_r[1]), 
            .RADDR0(raddr_r[0]), .WADDR10(GND_net_2), .WADDR9(waddr_r[9]), 
            .WADDR8(waddr_r[8]), .WADDR7(waddr_r[7]), .WADDR6(waddr_r[6]), 
            .WADDR5(waddr_r[5]), .WADDR4(waddr_r[4]), .WADDR3(waddr_r[3]), 
            .WADDR2(waddr_r[2]), .WADDR1(waddr_r[1]), .WADDR0(waddr_r[0]), 
            .MASK_N15(GND_net_2), .MASK_N14(GND_net_2), .MASK_N13(GND_net_2), 
            .MASK_N12(GND_net_2), .MASK_N11(GND_net_2), .MASK_N10(GND_net_2), 
            .MASK_N9(GND_net_2), .MASK_N8(GND_net_2), .MASK_N7(GND_net_2), 
            .MASK_N6(GND_net_2), .MASK_N5(GND_net_2), .MASK_N4(GND_net_2), 
            .MASK_N3(GND_net_2), .MASK_N2(GND_net_2), .MASK_N1(GND_net_2), 
            .MASK_N0(GND_net_2), .WDATA15(GND_net_2), .WDATA14(GND_net_2), 
            .WDATA13(o_FIFO_Data[7]), .WDATA12(GND_net_2), .WDATA11(GND_net_2), 
            .WDATA10(GND_net_2), .WDATA9(o_FIFO_Data[6]), .WDATA8(GND_net_2), 
            .WDATA7(GND_net_2), .WDATA6(GND_net_2), .WDATA5(o_FIFO_Data[5]), 
            .WDATA4(GND_net_2), .WDATA3(GND_net_2), .WDATA2(GND_net_2), 
            .WDATA1(o_FIFO_Data[4]), .WDATA0(GND_net_2), .RCLKE(VCC_net), 
            .RCLK(i_Clk_c), .RE(rd_fifo_en_w), .WCLKE(VCC_net), .WCLK(i_Clk_c), 
            .WE(wr_fifo_en_w), .RDATA13(\mem_EBR.data_raw_r [7]), .RDATA9(\mem_EBR.data_raw_r [6]), 
            .RDATA5(\mem_EBR.data_raw_r [5]), .RDATA1(\mem_EBR.data_raw_r [4]));
    defparam waddr_r_0__I_0_8.INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_8.INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_8.INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_8.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_8.INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_8.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_8.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_8.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_8.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_8.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_8.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_8.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_8.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_8.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_8.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_8.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_8.DATA_WIDTH_W = "4";
    defparam waddr_r_0__I_0_8.DATA_WIDTH_R = "4";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i0 (.D(wr_addr_p1_r[0]), 
            .SP(wr_addr_nxt_w_0__N_3361), .CK(i_Clk_c), .SR(w_reset), 
            .Q(wr_addr_r[0]));
    defparam wr_addr_r_i0.REGSET = "RESET";
    defparam wr_addr_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ full_r_c (.D(full_nxt_w), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(full_r));
    defparam full_r_c.REGSET = "RESET";
    defparam full_r_c.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ full_mem_r_c (.D(full_nxt_w), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(w_reset), .Q(full_mem_r));
    defparam full_mem_r_c.REGSET = "RESET";
    defparam full_mem_r_c.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ empty_r_c (.D(empty_nxt_w), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(empty_r));
    defparam empty_r_c.REGSET = "SET";
    defparam empty_r_c.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ empty_mem_r_c (.D(empty_nxt_w), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(empty_mem_r));
    defparam empty_mem_r_c.REGSET = "SET";
    defparam empty_mem_r_c.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i0 (.D(wr_addr_nxt_p1_w[0]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(wr_addr_p1_r[0]));
    defparam wr_addr_p1_r_i0.REGSET = "SET";
    defparam wr_addr_p1_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_r_i0 (.D(wr_addr_nxt_w[0]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(wr_cmpaddr_r[0]));
    defparam wr_cmpaddr_r_i0.REGSET = "RESET";
    defparam wr_cmpaddr_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1cmp_r_i1 (.D(wr_addr_nxt_p1_w[10]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(wr_addr_p1cmp_r[10]));
    defparam wr_addr_p1cmp_r_i1.REGSET = "RESET";
    defparam wr_addr_p1cmp_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ waddr_r_i0 (.D(wr_addr_nxt_w[0]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(waddr_r[0]));
    defparam waddr_r_i0.REGSET = "RESET";
    defparam waddr_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_p1_r_i0 (.D(wr_addr_nxt_p1_w[0]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(wr_cmpaddr_p1_r[0]));
    defparam wr_cmpaddr_p1_r_i0.REGSET = "SET";
    defparam wr_cmpaddr_p1_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i0 (.D(rd_addr_p1_r[0]), 
            .SP(rd_addr_nxt_w_0__N_3372), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(rd_addr_r[0]));
    defparam rd_addr_r_i0.REGSET = "RESET";
    defparam rd_addr_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i0 (.D(rd_addr_nxt_p1_w[0]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(rd_addr_p1_r[0]));
    defparam rd_addr_p1_r_i0.REGSET = "SET";
    defparam rd_addr_p1_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i0 (.D(rd_addr_nxt_p1_w[0]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(rd_addr_p1cmp_r[0]));
    defparam rd_addr_p1cmp_r_i0.REGSET = "SET";
    defparam rd_addr_p1cmp_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_cmpaddr_r_i0 (.D(rd_addr_nxt_w[0]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(rd_cmpaddr_r[0]));
    defparam rd_cmpaddr_r_i0.REGSET = "RESET";
    defparam rd_cmpaddr_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ raddr_r_i0 (.D(rd_addr_nxt_w[0]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(raddr_r[0]));
    defparam raddr_r_i0.REGSET = "RESET";
    defparam raddr_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i0  (.D(wr_addr_nxt_w[0]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(\MISC.wr_flag_addr_r [0]));
    defparam \MISC.wr_flag_addr_r_i0 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i0 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i0  (.D(wr_addr_nxt_p1_w[0]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(\MISC.wr_flag_addr_p1_r [0]));
    defparam \MISC.wr_flag_addr_p1_r_i0 .REGSET = "SET";
    defparam \MISC.wr_flag_addr_p1_r_i0 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i0  (.D(rd_addr_nxt_w[0]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(\MISC.rd_flag_addr_r [0]));
    defparam \MISC.rd_flag_addr_r_i0 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i0 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i0  (.D(rd_addr_nxt_p1_w[0]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(w_reset), .Q(\MISC.rd_flag_addr_p1_r [0]));
    defparam \MISC.rd_flag_addr_p1_r_i0 .REGSET = "SET";
    defparam \MISC.rd_flag_addr_p1_r_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i0  (.D(\mem_EBR.data_raw_r [0]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_FIFO_Q[0]));
    defparam \mem_EBR.data_buff_r_i0 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i0 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.full_flag_r_c  (.D(full_nxt_w), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(\MISC.full_flag_r ));
    defparam \MISC.full_flag_r_c .REGSET = "RESET";
    defparam \MISC.full_flag_r_c .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.empty_flag_r_c  (.D(empty_nxt_w), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(\MISC.empty_flag_r ));
    defparam \MISC.empty_flag_r_c .REGSET = "SET";
    defparam \MISC.empty_flag_r_c .SRMODE = "ASYNC";
    (* lineinfo="@0(2988[37],2995[44])" *) FD1P3XZ \MISC.genblk4.data_cnt_r_res1_i2  (.D(\MISC.diff_w [6]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(w_reset), .Q(\int_FIFO_COUNT[6] ));
    defparam \MISC.genblk4.data_cnt_r_res1_i2 .REGSET = "RESET";
    defparam \MISC.genblk4.data_cnt_r_res1_i2 .SRMODE = "ASYNC";
    (* lineinfo="@0(2988[37],2995[44])" *) FD1P3XZ \MISC.genblk4.data_cnt_r_res1_i3  (.D(\MISC.diff_w [7]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(w_reset), .Q(\int_FIFO_COUNT[7] ));
    defparam \MISC.genblk4.data_cnt_r_res1_i3 .REGSET = "RESET";
    defparam \MISC.genblk4.data_cnt_r_res1_i3 .SRMODE = "ASYNC";
    (* lineinfo="@0(2988[37],2995[44])" *) FD1P3XZ \MISC.genblk4.data_cnt_r_res1_i4  (.D(\MISC.diff_w [8]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(\int_FIFO_COUNT[8] ));
    defparam \MISC.genblk4.data_cnt_r_res1_i4 .REGSET = "RESET";
    defparam \MISC.genblk4.data_cnt_r_res1_i4 .SRMODE = "ASYNC";
    (* lineinfo="@0(2988[37],2995[44])" *) FD1P3XZ \MISC.genblk4.data_cnt_r_res1_i5  (.D(\MISC.diff_w [9]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(\int_FIFO_COUNT[9] ));
    defparam \MISC.genblk4.data_cnt_r_res1_i5 .REGSET = "RESET";
    defparam \MISC.genblk4.data_cnt_r_res1_i5 .SRMODE = "ASYNC";
    (* lineinfo="@0(2988[37],2995[44])" *) FD1P3XZ \MISC.genblk4.data_cnt_r_res1_i6  (.D(\MISC.diff_w [10]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(\int_FIFO_COUNT[10] ));
    defparam \MISC.genblk4.data_cnt_r_res1_i6 .REGSET = "RESET";
    defparam \MISC.genblk4.data_cnt_r_res1_i6 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i1 (.D(wr_addr_p1_r[1]), 
            .SP(wr_addr_nxt_w_0__N_3361), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(wr_addr_r[1]));
    defparam wr_addr_r_i1.REGSET = "RESET";
    defparam wr_addr_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i2 (.D(wr_addr_p1_r[2]), 
            .SP(wr_addr_nxt_w_0__N_3361), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(wr_addr_r[2]));
    defparam wr_addr_r_i2.REGSET = "RESET";
    defparam wr_addr_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i3 (.D(wr_addr_p1_r[3]), 
            .SP(wr_addr_nxt_w_0__N_3361), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(wr_addr_r[3]));
    defparam wr_addr_r_i3.REGSET = "RESET";
    defparam wr_addr_r_i3.SRMODE = "ASYNC";
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@0(2792[45],2792[108])" *) LUT4 mux_598_i2_3_lut (.A(\MISC.rd_flag_addr_r [1]), 
            .B(\MISC.rd_flag_addr_p1_r [1]), .C(n4794), .Z(n5965));
    defparam mux_598_i2_3_lut.INIT = "0x3535";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(2792[45],2792[108])" *) LUT4 i3287_3_lut (.A(\MISC.wr_flag_addr_r [1]), 
            .B(\MISC.wr_flag_addr_p1_r [1]), .C(n6165), .Z(\MISC.diff_w_10__N_3373 [1]));
    defparam i3287_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@0(2792[45],2792[108])" *) LUT4 mux_598_i1_3_lut (.A(\MISC.rd_flag_addr_r [0]), 
            .B(\MISC.rd_flag_addr_p1_r [0]), .C(n4794), .Z(n5962));
    defparam mux_598_i1_3_lut.INIT = "0x3535";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(2792[45],2792[108])" *) LUT4 i1137_3_lut (.A(\MISC.wr_flag_addr_r [0]), 
            .B(\MISC.wr_flag_addr_p1_r [0]), .C(n6165), .Z(\MISC.diff_w_10__N_3373 [0]));
    defparam i1137_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@0(2792[45],2792[108])" *) LUT4 mux_598_i4_3_lut (.A(\MISC.rd_flag_addr_r [3]), 
            .B(\MISC.rd_flag_addr_p1_r [3]), .C(n4794), .Z(n5969));
    defparam mux_598_i4_3_lut.INIT = "0x3535";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(2792[45],2792[108])" *) LUT4 i3291_3_lut (.A(\MISC.wr_flag_addr_r [3]), 
            .B(\MISC.wr_flag_addr_p1_r [3]), .C(n6165), .Z(\MISC.diff_w_10__N_3373 [3]));
    defparam i3291_3_lut.INIT = "0xcaca";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i4 (.D(wr_addr_p1_r[4]), 
            .SP(wr_addr_nxt_w_0__N_3361), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(wr_addr_r[4]));
    defparam wr_addr_r_i4.REGSET = "RESET";
    defparam wr_addr_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i5 (.D(wr_addr_p1_r[5]), 
            .SP(wr_addr_nxt_w_0__N_3361), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(wr_addr_r[5]));
    defparam wr_addr_r_i5.REGSET = "RESET";
    defparam wr_addr_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i6 (.D(wr_addr_p1_r[6]), 
            .SP(wr_addr_nxt_w_0__N_3361), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(wr_addr_r[6]));
    defparam wr_addr_r_i6.REGSET = "RESET";
    defparam wr_addr_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i7 (.D(wr_addr_p1_r[7]), 
            .SP(wr_addr_nxt_w_0__N_3361), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(wr_addr_r[7]));
    defparam wr_addr_r_i7.REGSET = "RESET";
    defparam wr_addr_r_i7.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i8 (.D(wr_addr_p1_r[8]), 
            .SP(wr_addr_nxt_w_0__N_3361), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(wr_addr_r[8]));
    defparam wr_addr_r_i8.REGSET = "RESET";
    defparam wr_addr_r_i8.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i9 (.D(wr_addr_p1_r[9]), 
            .SP(wr_addr_nxt_w_0__N_3361), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(wr_addr_r[9]));
    defparam wr_addr_r_i9.REGSET = "RESET";
    defparam wr_addr_r_i9.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i10 (.D(wr_addr_p1_r[10]), 
            .SP(wr_addr_nxt_w_0__N_3361), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(wr_addr_r[10]));
    defparam wr_addr_r_i10.REGSET = "RESET";
    defparam wr_addr_r_i10.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i1 (.D(wr_addr_nxt_p1_w[1]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(wr_addr_p1_r[1]));
    defparam wr_addr_p1_r_i1.REGSET = "RESET";
    defparam wr_addr_p1_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i2 (.D(wr_addr_nxt_p1_w[2]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(wr_addr_p1_r[2]));
    defparam wr_addr_p1_r_i2.REGSET = "RESET";
    defparam wr_addr_p1_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i3 (.D(wr_addr_nxt_p1_w[3]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(wr_addr_p1_r[3]));
    defparam wr_addr_p1_r_i3.REGSET = "RESET";
    defparam wr_addr_p1_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i4 (.D(wr_addr_nxt_p1_w[4]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(wr_addr_p1_r[4]));
    defparam wr_addr_p1_r_i4.REGSET = "RESET";
    defparam wr_addr_p1_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i5 (.D(wr_addr_nxt_p1_w[5]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(wr_addr_p1_r[5]));
    defparam wr_addr_p1_r_i5.REGSET = "RESET";
    defparam wr_addr_p1_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i6 (.D(wr_addr_nxt_p1_w[6]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(wr_addr_p1_r[6]));
    defparam wr_addr_p1_r_i6.REGSET = "RESET";
    defparam wr_addr_p1_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i7 (.D(wr_addr_nxt_p1_w[7]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(wr_addr_p1_r[7]));
    defparam wr_addr_p1_r_i7.REGSET = "RESET";
    defparam wr_addr_p1_r_i7.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i8 (.D(wr_addr_nxt_p1_w[8]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(wr_addr_p1_r[8]));
    defparam wr_addr_p1_r_i8.REGSET = "RESET";
    defparam wr_addr_p1_r_i8.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i9 (.D(wr_addr_nxt_p1_w[9]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(wr_addr_p1_r[9]));
    defparam wr_addr_p1_r_i9.REGSET = "RESET";
    defparam wr_addr_p1_r_i9.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i10 (.D(wr_addr_nxt_p1_w[10]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(wr_addr_p1_r[10]));
    defparam wr_addr_p1_r_i10.REGSET = "RESET";
    defparam wr_addr_p1_r_i10.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_r_i1 (.D(wr_addr_nxt_w[1]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(wr_cmpaddr_r[1]));
    defparam wr_cmpaddr_r_i1.REGSET = "RESET";
    defparam wr_cmpaddr_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_r_i2 (.D(wr_addr_nxt_w[2]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(wr_cmpaddr_r[2]));
    defparam wr_cmpaddr_r_i2.REGSET = "RESET";
    defparam wr_cmpaddr_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_r_i3 (.D(wr_addr_nxt_w[3]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(wr_cmpaddr_r[3]));
    defparam wr_cmpaddr_r_i3.REGSET = "RESET";
    defparam wr_cmpaddr_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_r_i4 (.D(wr_addr_nxt_w[4]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(wr_cmpaddr_r[4]));
    defparam wr_cmpaddr_r_i4.REGSET = "RESET";
    defparam wr_cmpaddr_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_r_i5 (.D(wr_addr_nxt_w[5]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(wr_cmpaddr_r[5]));
    defparam wr_cmpaddr_r_i5.REGSET = "RESET";
    defparam wr_cmpaddr_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_r_i6 (.D(wr_addr_nxt_w[6]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(wr_cmpaddr_r[6]));
    defparam wr_cmpaddr_r_i6.REGSET = "RESET";
    defparam wr_cmpaddr_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_r_i7 (.D(wr_addr_nxt_w[7]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(wr_cmpaddr_r[7]));
    defparam wr_cmpaddr_r_i7.REGSET = "RESET";
    defparam wr_cmpaddr_r_i7.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_r_i8 (.D(wr_addr_nxt_w[8]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(wr_cmpaddr_r[8]));
    defparam wr_cmpaddr_r_i8.REGSET = "RESET";
    defparam wr_cmpaddr_r_i8.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_r_i9 (.D(wr_addr_nxt_w[9]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(wr_cmpaddr_r[9]));
    defparam wr_cmpaddr_r_i9.REGSET = "RESET";
    defparam wr_cmpaddr_r_i9.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ waddr_r_i1 (.D(wr_addr_nxt_w[1]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(waddr_r[1]));
    defparam waddr_r_i1.REGSET = "RESET";
    defparam waddr_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ waddr_r_i2 (.D(wr_addr_nxt_w[2]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(waddr_r[2]));
    defparam waddr_r_i2.REGSET = "RESET";
    defparam waddr_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ waddr_r_i3 (.D(wr_addr_nxt_w[3]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(waddr_r[3]));
    defparam waddr_r_i3.REGSET = "RESET";
    defparam waddr_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ waddr_r_i4 (.D(wr_addr_nxt_w[4]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(waddr_r[4]));
    defparam waddr_r_i4.REGSET = "RESET";
    defparam waddr_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ waddr_r_i5 (.D(wr_addr_nxt_w[5]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(waddr_r[5]));
    defparam waddr_r_i5.REGSET = "RESET";
    defparam waddr_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ waddr_r_i6 (.D(wr_addr_nxt_w[6]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(waddr_r[6]));
    defparam waddr_r_i6.REGSET = "RESET";
    defparam waddr_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ waddr_r_i7 (.D(wr_addr_nxt_w[7]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(waddr_r[7]));
    defparam waddr_r_i7.REGSET = "RESET";
    defparam waddr_r_i7.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ waddr_r_i8 (.D(wr_addr_nxt_w[8]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(waddr_r[8]));
    defparam waddr_r_i8.REGSET = "RESET";
    defparam waddr_r_i8.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ waddr_r_i9 (.D(wr_addr_nxt_w[9]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(waddr_r[9]));
    defparam waddr_r_i9.REGSET = "RESET";
    defparam waddr_r_i9.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_p1_r_i1 (.D(wr_addr_nxt_p1_w[1]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(wr_cmpaddr_p1_r[1]));
    defparam wr_cmpaddr_p1_r_i1.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_p1_r_i2 (.D(wr_addr_nxt_p1_w[2]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(wr_cmpaddr_p1_r[2]));
    defparam wr_cmpaddr_p1_r_i2.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_p1_r_i3 (.D(wr_addr_nxt_p1_w[3]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(wr_cmpaddr_p1_r[3]));
    defparam wr_cmpaddr_p1_r_i3.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_p1_r_i4 (.D(wr_addr_nxt_p1_w[4]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(wr_cmpaddr_p1_r[4]));
    defparam wr_cmpaddr_p1_r_i4.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_p1_r_i5 (.D(wr_addr_nxt_p1_w[5]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(wr_cmpaddr_p1_r[5]));
    defparam wr_cmpaddr_p1_r_i5.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_p1_r_i6 (.D(wr_addr_nxt_p1_w[6]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(wr_cmpaddr_p1_r[6]));
    defparam wr_cmpaddr_p1_r_i6.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_p1_r_i7 (.D(wr_addr_nxt_p1_w[7]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(wr_cmpaddr_p1_r[7]));
    defparam wr_cmpaddr_p1_r_i7.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i7.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_p1_r_i8 (.D(wr_addr_nxt_p1_w[8]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(wr_cmpaddr_p1_r[8]));
    defparam wr_cmpaddr_p1_r_i8.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i8.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_p1_r_i9 (.D(wr_addr_nxt_p1_w[9]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(wr_cmpaddr_p1_r[9]));
    defparam wr_cmpaddr_p1_r_i9.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i9.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i1 (.D(rd_addr_p1_r[1]), 
            .SP(rd_addr_nxt_w_0__N_3372), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(rd_addr_r[1]));
    defparam rd_addr_r_i1.REGSET = "RESET";
    defparam rd_addr_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i2 (.D(rd_addr_p1_r[2]), 
            .SP(rd_addr_nxt_w_0__N_3372), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(rd_addr_r[2]));
    defparam rd_addr_r_i2.REGSET = "RESET";
    defparam rd_addr_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i3 (.D(rd_addr_p1_r[3]), 
            .SP(rd_addr_nxt_w_0__N_3372), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(rd_addr_r[3]));
    defparam rd_addr_r_i3.REGSET = "RESET";
    defparam rd_addr_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i4 (.D(rd_addr_p1_r[4]), 
            .SP(rd_addr_nxt_w_0__N_3372), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(rd_addr_r[4]));
    defparam rd_addr_r_i4.REGSET = "RESET";
    defparam rd_addr_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i5 (.D(rd_addr_p1_r[5]), 
            .SP(rd_addr_nxt_w_0__N_3372), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(rd_addr_r[5]));
    defparam rd_addr_r_i5.REGSET = "RESET";
    defparam rd_addr_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i6 (.D(rd_addr_p1_r[6]), 
            .SP(rd_addr_nxt_w_0__N_3372), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(rd_addr_r[6]));
    defparam rd_addr_r_i6.REGSET = "RESET";
    defparam rd_addr_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i7 (.D(rd_addr_p1_r[7]), 
            .SP(rd_addr_nxt_w_0__N_3372), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(rd_addr_r[7]));
    defparam rd_addr_r_i7.REGSET = "RESET";
    defparam rd_addr_r_i7.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i8 (.D(rd_addr_p1_r[8]), 
            .SP(rd_addr_nxt_w_0__N_3372), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(rd_addr_r[8]));
    defparam rd_addr_r_i8.REGSET = "RESET";
    defparam rd_addr_r_i8.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i9 (.D(rd_addr_p1_r[9]), 
            .SP(rd_addr_nxt_w_0__N_3372), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(rd_addr_r[9]));
    defparam rd_addr_r_i9.REGSET = "RESET";
    defparam rd_addr_r_i9.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i10 (.D(rd_addr_p1_r[10]), 
            .SP(rd_addr_nxt_w_0__N_3372), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(rd_addr_r[10]));
    defparam rd_addr_r_i10.REGSET = "RESET";
    defparam rd_addr_r_i10.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i1 (.D(rd_addr_nxt_p1_w[1]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(rd_addr_p1_r[1]));
    defparam rd_addr_p1_r_i1.REGSET = "RESET";
    defparam rd_addr_p1_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i2 (.D(rd_addr_nxt_p1_w[2]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(rd_addr_p1_r[2]));
    defparam rd_addr_p1_r_i2.REGSET = "RESET";
    defparam rd_addr_p1_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i3 (.D(rd_addr_nxt_p1_w[3]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(rd_addr_p1_r[3]));
    defparam rd_addr_p1_r_i3.REGSET = "RESET";
    defparam rd_addr_p1_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i4 (.D(rd_addr_nxt_p1_w[4]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(rd_addr_p1_r[4]));
    defparam rd_addr_p1_r_i4.REGSET = "RESET";
    defparam rd_addr_p1_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i5 (.D(rd_addr_nxt_p1_w[5]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(rd_addr_p1_r[5]));
    defparam rd_addr_p1_r_i5.REGSET = "RESET";
    defparam rd_addr_p1_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i6 (.D(rd_addr_nxt_p1_w[6]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(rd_addr_p1_r[6]));
    defparam rd_addr_p1_r_i6.REGSET = "RESET";
    defparam rd_addr_p1_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i7 (.D(rd_addr_nxt_p1_w[7]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(rd_addr_p1_r[7]));
    defparam rd_addr_p1_r_i7.REGSET = "RESET";
    defparam rd_addr_p1_r_i7.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i8 (.D(rd_addr_nxt_p1_w[8]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(rd_addr_p1_r[8]));
    defparam rd_addr_p1_r_i8.REGSET = "RESET";
    defparam rd_addr_p1_r_i8.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i9 (.D(rd_addr_nxt_p1_w[9]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(rd_addr_p1_r[9]));
    defparam rd_addr_p1_r_i9.REGSET = "RESET";
    defparam rd_addr_p1_r_i9.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i10 (.D(rd_addr_nxt_p1_w[10]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(rd_addr_p1_r[10]));
    defparam rd_addr_p1_r_i10.REGSET = "RESET";
    defparam rd_addr_p1_r_i10.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i1 (.D(rd_addr_nxt_p1_w[1]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(rd_addr_p1cmp_r[1]));
    defparam rd_addr_p1cmp_r_i1.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i2 (.D(rd_addr_nxt_p1_w[2]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(rd_addr_p1cmp_r[2]));
    defparam rd_addr_p1cmp_r_i2.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i3 (.D(rd_addr_nxt_p1_w[3]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(rd_addr_p1cmp_r[3]));
    defparam rd_addr_p1cmp_r_i3.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i4 (.D(rd_addr_nxt_p1_w[4]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(rd_addr_p1cmp_r[4]));
    defparam rd_addr_p1cmp_r_i4.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i5 (.D(rd_addr_nxt_p1_w[5]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(rd_addr_p1cmp_r[5]));
    defparam rd_addr_p1cmp_r_i5.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i6 (.D(rd_addr_nxt_p1_w[6]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(rd_addr_p1cmp_r[6]));
    defparam rd_addr_p1cmp_r_i6.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i7 (.D(rd_addr_nxt_p1_w[7]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(rd_addr_p1cmp_r[7]));
    defparam rd_addr_p1cmp_r_i7.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i7.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i8 (.D(rd_addr_nxt_p1_w[8]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(rd_addr_p1cmp_r[8]));
    defparam rd_addr_p1cmp_r_i8.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i8.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i9 (.D(rd_addr_nxt_p1_w[9]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(rd_addr_p1cmp_r[9]));
    defparam rd_addr_p1cmp_r_i9.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i9.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i10 (.D(rd_addr_nxt_p1_w[10]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(rd_addr_p1cmp_r[10]));
    defparam rd_addr_p1cmp_r_i10.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i10.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_cmpaddr_r_i1 (.D(rd_addr_nxt_w[1]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(rd_cmpaddr_r[1]));
    defparam rd_cmpaddr_r_i1.REGSET = "RESET";
    defparam rd_cmpaddr_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_cmpaddr_r_i2 (.D(rd_addr_nxt_w[2]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(rd_cmpaddr_r[2]));
    defparam rd_cmpaddr_r_i2.REGSET = "RESET";
    defparam rd_cmpaddr_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_cmpaddr_r_i3 (.D(rd_addr_nxt_w[3]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(rd_cmpaddr_r[3]));
    defparam rd_cmpaddr_r_i3.REGSET = "RESET";
    defparam rd_cmpaddr_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_cmpaddr_r_i4 (.D(rd_addr_nxt_w[4]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(rd_cmpaddr_r[4]));
    defparam rd_cmpaddr_r_i4.REGSET = "RESET";
    defparam rd_cmpaddr_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_cmpaddr_r_i5 (.D(rd_addr_nxt_w[5]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(rd_cmpaddr_r[5]));
    defparam rd_cmpaddr_r_i5.REGSET = "RESET";
    defparam rd_cmpaddr_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_cmpaddr_r_i6 (.D(rd_addr_nxt_w[6]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(rd_cmpaddr_r[6]));
    defparam rd_cmpaddr_r_i6.REGSET = "RESET";
    defparam rd_cmpaddr_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_cmpaddr_r_i7 (.D(rd_addr_nxt_w[7]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(rd_cmpaddr_r[7]));
    defparam rd_cmpaddr_r_i7.REGSET = "RESET";
    defparam rd_cmpaddr_r_i7.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_cmpaddr_r_i8 (.D(rd_addr_nxt_w[8]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(rd_cmpaddr_r[8]));
    defparam rd_cmpaddr_r_i8.REGSET = "RESET";
    defparam rd_cmpaddr_r_i8.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_cmpaddr_r_i9 (.D(rd_addr_nxt_w[9]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(rd_cmpaddr_r[9]));
    defparam rd_cmpaddr_r_i9.REGSET = "RESET";
    defparam rd_cmpaddr_r_i9.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ raddr_r_i1 (.D(rd_addr_nxt_w[1]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(raddr_r[1]));
    defparam raddr_r_i1.REGSET = "RESET";
    defparam raddr_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ raddr_r_i2 (.D(rd_addr_nxt_w[2]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(raddr_r[2]));
    defparam raddr_r_i2.REGSET = "RESET";
    defparam raddr_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ raddr_r_i3 (.D(rd_addr_nxt_w[3]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(raddr_r[3]));
    defparam raddr_r_i3.REGSET = "RESET";
    defparam raddr_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ raddr_r_i4 (.D(rd_addr_nxt_w[4]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(raddr_r[4]));
    defparam raddr_r_i4.REGSET = "RESET";
    defparam raddr_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ raddr_r_i5 (.D(rd_addr_nxt_w[5]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(raddr_r[5]));
    defparam raddr_r_i5.REGSET = "RESET";
    defparam raddr_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ raddr_r_i6 (.D(rd_addr_nxt_w[6]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(raddr_r[6]));
    defparam raddr_r_i6.REGSET = "RESET";
    defparam raddr_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ raddr_r_i7 (.D(rd_addr_nxt_w[7]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(raddr_r[7]));
    defparam raddr_r_i7.REGSET = "RESET";
    defparam raddr_r_i7.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ raddr_r_i8 (.D(rd_addr_nxt_w[8]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(raddr_r[8]));
    defparam raddr_r_i8.REGSET = "RESET";
    defparam raddr_r_i8.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ raddr_r_i9 (.D(rd_addr_nxt_w[9]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(raddr_r[9]));
    defparam raddr_r_i9.REGSET = "RESET";
    defparam raddr_r_i9.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i1  (.D(wr_addr_nxt_w[1]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(\MISC.wr_flag_addr_r [1]));
    defparam \MISC.wr_flag_addr_r_i1 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i1 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i2  (.D(wr_addr_nxt_w[2]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(\MISC.wr_flag_addr_r [2]));
    defparam \MISC.wr_flag_addr_r_i2 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i2 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i3  (.D(wr_addr_nxt_w[3]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(\MISC.wr_flag_addr_r [3]));
    defparam \MISC.wr_flag_addr_r_i3 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i3 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i4  (.D(wr_addr_nxt_w[4]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(\MISC.wr_flag_addr_r [4]));
    defparam \MISC.wr_flag_addr_r_i4 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i4 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i5  (.D(wr_addr_nxt_w[5]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(\MISC.wr_flag_addr_r [5]));
    defparam \MISC.wr_flag_addr_r_i5 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i5 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i6  (.D(wr_addr_nxt_w[6]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(\MISC.wr_flag_addr_r [6]));
    defparam \MISC.wr_flag_addr_r_i6 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i6 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i7  (.D(wr_addr_nxt_w[7]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(\MISC.wr_flag_addr_r [7]));
    defparam \MISC.wr_flag_addr_r_i7 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i7 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i8  (.D(wr_addr_nxt_w[8]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(\MISC.wr_flag_addr_r [8]));
    defparam \MISC.wr_flag_addr_r_i8 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i8 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i9  (.D(wr_addr_nxt_w[9]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(\MISC.wr_flag_addr_r [9]));
    defparam \MISC.wr_flag_addr_r_i9 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i9 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i10  (.D(wr_addr_nxt_w[10]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(\MISC.wr_flag_addr_r [10]));
    defparam \MISC.wr_flag_addr_r_i10 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i10 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i1  (.D(wr_addr_nxt_p1_w[1]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(\MISC.wr_flag_addr_p1_r [1]));
    defparam \MISC.wr_flag_addr_p1_r_i1 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_i1 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i2  (.D(wr_addr_nxt_p1_w[2]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(\MISC.wr_flag_addr_p1_r [2]));
    defparam \MISC.wr_flag_addr_p1_r_i2 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_i2 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i3  (.D(wr_addr_nxt_p1_w[3]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(\MISC.wr_flag_addr_p1_r [3]));
    defparam \MISC.wr_flag_addr_p1_r_i3 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_i3 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i4  (.D(wr_addr_nxt_p1_w[4]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(\MISC.wr_flag_addr_p1_r [4]));
    defparam \MISC.wr_flag_addr_p1_r_i4 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_i4 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i5  (.D(wr_addr_nxt_p1_w[5]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(\MISC.wr_flag_addr_p1_r [5]));
    defparam \MISC.wr_flag_addr_p1_r_i5 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_i5 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i6  (.D(wr_addr_nxt_p1_w[6]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(\MISC.wr_flag_addr_p1_r [6]));
    defparam \MISC.wr_flag_addr_p1_r_i6 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_i6 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i7  (.D(wr_addr_nxt_p1_w[7]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(\MISC.wr_flag_addr_p1_r [7]));
    defparam \MISC.wr_flag_addr_p1_r_i7 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_i7 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i8  (.D(wr_addr_nxt_p1_w[8]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(\MISC.wr_flag_addr_p1_r [8]));
    defparam \MISC.wr_flag_addr_p1_r_i8 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_i8 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i9  (.D(wr_addr_nxt_p1_w[9]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(\MISC.wr_flag_addr_p1_r [9]));
    defparam \MISC.wr_flag_addr_p1_r_i9 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_i9 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i10  (.D(wr_addr_nxt_p1_w[10]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(\MISC.wr_flag_addr_p1_r [10]));
    defparam \MISC.wr_flag_addr_p1_r_i10 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_i10 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i1  (.D(rd_addr_nxt_w[1]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(\MISC.rd_flag_addr_r [1]));
    defparam \MISC.rd_flag_addr_r_i1 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i1 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i2  (.D(rd_addr_nxt_w[2]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(\MISC.rd_flag_addr_r [2]));
    defparam \MISC.rd_flag_addr_r_i2 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i2 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i3  (.D(rd_addr_nxt_w[3]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(\MISC.rd_flag_addr_r [3]));
    defparam \MISC.rd_flag_addr_r_i3 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i3 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i4  (.D(rd_addr_nxt_w[4]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(\MISC.rd_flag_addr_r [4]));
    defparam \MISC.rd_flag_addr_r_i4 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i4 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i5  (.D(rd_addr_nxt_w[5]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(\MISC.rd_flag_addr_r [5]));
    defparam \MISC.rd_flag_addr_r_i5 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i5 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i6  (.D(rd_addr_nxt_w[6]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(\MISC.rd_flag_addr_r [6]));
    defparam \MISC.rd_flag_addr_r_i6 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i6 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i7  (.D(rd_addr_nxt_w[7]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(\MISC.rd_flag_addr_r [7]));
    defparam \MISC.rd_flag_addr_r_i7 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i7 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i8  (.D(rd_addr_nxt_w[8]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(\MISC.rd_flag_addr_r [8]));
    defparam \MISC.rd_flag_addr_r_i8 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i8 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i9  (.D(rd_addr_nxt_w[9]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(\MISC.rd_flag_addr_r [9]));
    defparam \MISC.rd_flag_addr_r_i9 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i9 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i10  (.D(rd_addr_nxt_w[10]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(\MISC.rd_flag_addr_r [10]));
    defparam \MISC.rd_flag_addr_r_i10 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i10 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i1  (.D(rd_addr_nxt_p1_w[1]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(\MISC.rd_flag_addr_p1_r [1]));
    defparam \MISC.rd_flag_addr_p1_r_i1 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i1 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i2  (.D(rd_addr_nxt_p1_w[2]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(\MISC.rd_flag_addr_p1_r [2]));
    defparam \MISC.rd_flag_addr_p1_r_i2 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i2 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i3  (.D(rd_addr_nxt_p1_w[3]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(\MISC.rd_flag_addr_p1_r [3]));
    defparam \MISC.rd_flag_addr_p1_r_i3 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i3 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i4  (.D(rd_addr_nxt_p1_w[4]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(\MISC.rd_flag_addr_p1_r [4]));
    defparam \MISC.rd_flag_addr_p1_r_i4 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i4 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i5  (.D(rd_addr_nxt_p1_w[5]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(\MISC.rd_flag_addr_p1_r [5]));
    defparam \MISC.rd_flag_addr_p1_r_i5 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i5 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i6  (.D(rd_addr_nxt_p1_w[6]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(\MISC.rd_flag_addr_p1_r [6]));
    defparam \MISC.rd_flag_addr_p1_r_i6 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i6 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i7  (.D(rd_addr_nxt_p1_w[7]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(\MISC.rd_flag_addr_p1_r [7]));
    defparam \MISC.rd_flag_addr_p1_r_i7 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i7 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i8  (.D(rd_addr_nxt_p1_w[8]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(\MISC.rd_flag_addr_p1_r [8]));
    defparam \MISC.rd_flag_addr_p1_r_i8 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i8 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i9  (.D(rd_addr_nxt_p1_w[9]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(\MISC.rd_flag_addr_p1_r [9]));
    defparam \MISC.rd_flag_addr_p1_r_i9 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i9 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i10  (.D(rd_addr_nxt_p1_w[10]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(\MISC.rd_flag_addr_p1_r [10]));
    defparam \MISC.rd_flag_addr_p1_r_i10 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i1  (.D(\mem_EBR.data_raw_r [1]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_FIFO_Q[1]));
    defparam \mem_EBR.data_buff_r_i1 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i2  (.D(\mem_EBR.data_raw_r [2]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_FIFO_Q[2]));
    defparam \mem_EBR.data_buff_r_i2 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i3  (.D(\mem_EBR.data_raw_r [3]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_FIFO_Q[3]));
    defparam \mem_EBR.data_buff_r_i3 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i4  (.D(\mem_EBR.data_raw_r [4]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_FIFO_Q[4]));
    defparam \mem_EBR.data_buff_r_i4 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i5  (.D(\mem_EBR.data_raw_r [5]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_FIFO_Q[5]));
    defparam \mem_EBR.data_buff_r_i5 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i6  (.D(\mem_EBR.data_raw_r [6]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_FIFO_Q[6]));
    defparam \mem_EBR.data_buff_r_i6 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i7  (.D(\mem_EBR.data_raw_r [7]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_FIFO_Q[7]));
    defparam \mem_EBR.data_buff_r_i7 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i8  (.D(\mem_EBR.data_raw_r [8]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_FIFO_Q[8]));
    defparam \mem_EBR.data_buff_r_i8 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i9  (.D(\mem_EBR.data_raw_r [9]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_FIFO_Q[9]));
    defparam \mem_EBR.data_buff_r_i9 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i10  (.D(\mem_EBR.data_raw_r [10]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_FIFO_Q[10]));
    defparam \mem_EBR.data_buff_r_i10 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i11  (.D(\mem_EBR.data_raw_r [11]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_FIFO_Q[11]));
    defparam \mem_EBR.data_buff_r_i11 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i12  (.D(\mem_EBR.data_raw_r [12]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_FIFO_Q[12]));
    defparam \mem_EBR.data_buff_r_i12 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i13  (.D(\mem_EBR.data_raw_r [13]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_FIFO_Q[13]));
    defparam \mem_EBR.data_buff_r_i13 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i14  (.D(\mem_EBR.data_raw_r [14]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_FIFO_Q[14]));
    defparam \mem_EBR.data_buff_r_i14 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i15  (.D(\mem_EBR.data_raw_r [15]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_FIFO_Q[15]));
    defparam \mem_EBR.data_buff_r_i15 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i16  (.D(\mem_EBR.data_raw_r [16]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_FIFO_Q[16]));
    defparam \mem_EBR.data_buff_r_i16 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i16 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i17  (.D(\mem_EBR.data_raw_r [17]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_FIFO_Q[17]));
    defparam \mem_EBR.data_buff_r_i17 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i17 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i18  (.D(\mem_EBR.data_raw_r [18]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_FIFO_Q[18]));
    defparam \mem_EBR.data_buff_r_i18 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i18 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i19  (.D(\mem_EBR.data_raw_r [19]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_FIFO_Q[19]));
    defparam \mem_EBR.data_buff_r_i19 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i19 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i20  (.D(\mem_EBR.data_raw_r [20]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_FIFO_Q[20]));
    defparam \mem_EBR.data_buff_r_i20 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i20 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i21  (.D(\mem_EBR.data_raw_r [21]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_FIFO_Q[21]));
    defparam \mem_EBR.data_buff_r_i21 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i21 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i22  (.D(\mem_EBR.data_raw_r [22]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_FIFO_Q[22]));
    defparam \mem_EBR.data_buff_r_i22 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i22 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i23  (.D(\mem_EBR.data_raw_r [23]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_FIFO_Q[23]));
    defparam \mem_EBR.data_buff_r_i23 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i23 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i24  (.D(\mem_EBR.data_raw_r [24]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_FIFO_Q[24]));
    defparam \mem_EBR.data_buff_r_i24 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i24 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i25  (.D(\mem_EBR.data_raw_r [25]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_FIFO_Q[25]));
    defparam \mem_EBR.data_buff_r_i25 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i25 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i26  (.D(\mem_EBR.data_raw_r [26]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_FIFO_Q[26]));
    defparam \mem_EBR.data_buff_r_i26 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i26 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i27  (.D(\mem_EBR.data_raw_r [27]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_FIFO_Q[27]));
    defparam \mem_EBR.data_buff_r_i27 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i27 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i28  (.D(\mem_EBR.data_raw_r [28]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_FIFO_Q[28]));
    defparam \mem_EBR.data_buff_r_i28 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i28 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i29  (.D(\mem_EBR.data_raw_r [29]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_FIFO_Q[29]));
    defparam \mem_EBR.data_buff_r_i29 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i29 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i30  (.D(\mem_EBR.data_raw_r [30]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_FIFO_Q[30]));
    defparam \mem_EBR.data_buff_r_i30 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i30 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i31  (.D(\mem_EBR.data_raw_r [31]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_2504), 
            .Q(int_FIFO_Q[31]));
    defparam \mem_EBR.data_buff_r_i31 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i31 .SRMODE = "ASYNC";
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@0(2792[45],2792[108])" *) LUT4 mux_598_i3_3_lut (.A(\MISC.rd_flag_addr_r [2]), 
            .B(\MISC.rd_flag_addr_p1_r [2]), .C(n4794), .Z(n5967));
    defparam mux_598_i3_3_lut.INIT = "0x3535";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(2792[45],2792[108])" *) LUT4 i3289_3_lut (.A(\MISC.wr_flag_addr_r [2]), 
            .B(\MISC.wr_flag_addr_p1_r [2]), .C(n6165), .Z(\MISC.diff_w_10__N_3373 [2]));
    defparam i3289_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@0(2792[45],2792[108])" *) LUT4 mux_598_i6_3_lut (.A(\MISC.rd_flag_addr_r [5]), 
            .B(\MISC.rd_flag_addr_p1_r [5]), .C(n4794), .Z(n5973));
    defparam mux_598_i6_3_lut.INIT = "0x3535";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(2792[45],2792[108])" *) LUT4 i3295_3_lut (.A(\MISC.wr_flag_addr_r [5]), 
            .B(\MISC.wr_flag_addr_p1_r [5]), .C(n6165), .Z(\MISC.diff_w_10__N_3373 [5]));
    defparam i3295_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@0(2792[45],2792[108])" *) LUT4 mux_598_i5_3_lut (.A(\MISC.rd_flag_addr_r [4]), 
            .B(\MISC.rd_flag_addr_p1_r [4]), .C(n4794), .Z(n5971));
    defparam mux_598_i5_3_lut.INIT = "0x3535";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(2792[45],2792[108])" *) LUT4 i3293_3_lut (.A(\MISC.wr_flag_addr_r [4]), 
            .B(\MISC.wr_flag_addr_p1_r [4]), .C(n6165), .Z(\MISC.diff_w_10__N_3373 [4]));
    defparam i3293_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@0(2792[45],2792[108])" *) LUT4 mux_598_i8_3_lut (.A(\MISC.rd_flag_addr_r [7]), 
            .B(\MISC.rd_flag_addr_p1_r [7]), .C(n4794), .Z(n5977));
    defparam mux_598_i8_3_lut.INIT = "0x3535";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(2792[45],2792[108])" *) LUT4 i3299_3_lut (.A(\MISC.wr_flag_addr_r [7]), 
            .B(\MISC.wr_flag_addr_p1_r [7]), .C(n6165), .Z(\MISC.diff_w_10__N_3373 [7]));
    defparam i3299_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@0(2792[45],2792[108])" *) LUT4 mux_598_i7_3_lut (.A(\MISC.rd_flag_addr_r [6]), 
            .B(\MISC.rd_flag_addr_p1_r [6]), .C(n4794), .Z(n5975));
    defparam mux_598_i7_3_lut.INIT = "0x3535";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(2792[45],2792[108])" *) LUT4 i3297_3_lut (.A(\MISC.wr_flag_addr_r [6]), 
            .B(\MISC.wr_flag_addr_p1_r [6]), .C(n6165), .Z(\MISC.diff_w_10__N_3373 [6]));
    defparam i3297_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@0(2792[45],2792[108])" *) LUT4 mux_598_i10_3_lut (.A(\MISC.rd_flag_addr_r [9]), 
            .B(\MISC.rd_flag_addr_p1_r [9]), .C(n4794), .Z(n5981));
    defparam mux_598_i10_3_lut.INIT = "0x3535";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(2792[45],2792[108])" *) LUT4 i3303_3_lut (.A(\MISC.wr_flag_addr_r [9]), 
            .B(\MISC.wr_flag_addr_p1_r [9]), .C(n6165), .Z(\MISC.diff_w_10__N_3373 [9]));
    defparam i3303_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@0(2792[45],2792[108])" *) LUT4 mux_598_i9_3_lut (.A(\MISC.rd_flag_addr_r [8]), 
            .B(\MISC.rd_flag_addr_p1_r [8]), .C(n4794), .Z(n5979));
    defparam mux_598_i9_3_lut.INIT = "0x3535";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(2792[45],2792[108])" *) LUT4 i3301_3_lut (.A(\MISC.wr_flag_addr_r [8]), 
            .B(\MISC.wr_flag_addr_p1_r [8]), .C(n6165), .Z(\MISC.diff_w_10__N_3373 [8]));
    defparam i3301_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (((D)+!C)+!B)+!A ((D)+!B)))", lineinfo="@0(2792[45],2792[108])" *) LUT4 i2_4_lut_adj_3534 (.A(int_FIFO_RE), 
            .B(o_FIFO_WE), .C(\MISC.empty_flag_r ), .D(\MISC.full_flag_r ), 
            .Z(n6165));
    defparam i2_4_lut_adj_3534.INIT = "0x00c4";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2652[44],2652[94])" *) LUT4 wr_addr_r_5__I_0_4_lut (.A(wr_addr_r[5]), 
            .B(wr_addr_p1_r[5]), .C(o_FIFO_WE), .D(full_r), .Z(wr_addr_nxt_w[5]));
    defparam wr_addr_r_5__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(!(A (((D)+!C)+!B)+!A ((D)+!B)))", lineinfo="@0(2792[46],2792[60])" *) LUT4 i2_4_lut_adj_3535 (.A(o_FIFO_WE), 
            .B(int_FIFO_RE), .C(\MISC.full_flag_r ), .D(\MISC.empty_flag_r ), 
            .Z(n4794));
    defparam i2_4_lut_adj_3535.INIT = "0x00c4";
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@0(2792[45],2792[108])" *) LUT4 mux_598_i11_3_lut (.A(\MISC.rd_flag_addr_r [10]), 
            .B(\MISC.rd_flag_addr_p1_r [10]), .C(n4794), .Z(n5983));
    defparam mux_598_i11_3_lut.INIT = "0x3535";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(2792[45],2792[108])" *) LUT4 i3305_3_lut (.A(\MISC.wr_flag_addr_r [10]), 
            .B(\MISC.wr_flag_addr_p1_r [10]), .C(n6165), .Z(\MISC.diff_w_10__N_3373 [10]));
    defparam i3305_3_lut.INIT = "0xcaca";
    (* lineinfo="@0(2792[45],2792[108])" *) FA2 \MISC.diff_w_10__I_0_12  (.A0(GND_net), 
            .B0(\MISC.diff_w_10__N_3373 [10]), .C0(n5983), .D0(n11641), 
            .CI0(n11641), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
            .D1(n16570), .CI1(n16570), .CO0(n16570), .S0(\MISC.diff_w [10]));
    defparam \MISC.diff_w_10__I_0_12 .INIT0 = "0xc33c";
    defparam \MISC.diff_w_10__I_0_12 .INIT1 = "0xc33c";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2652[44],2652[94])" *) LUT4 wr_addr_r_4__I_0_4_lut (.A(wr_addr_r[4]), 
            .B(wr_addr_p1_r[4]), .C(o_FIFO_WE), .D(full_r), .Z(wr_addr_nxt_w[4]));
    defparam wr_addr_r_4__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2652[44],2652[94])" *) LUT4 wr_addr_r_3__I_0_4_lut (.A(wr_addr_r[3]), 
            .B(wr_addr_p1_r[3]), .C(o_FIFO_WE), .D(full_r), .Z(wr_addr_nxt_w[3]));
    defparam wr_addr_r_3__I_0_4_lut.INIT = "0xaaca";
    (* lineinfo="@0(2792[45],2792[108])" *) FA2 \MISC.diff_w_10__I_0_10  (.A0(GND_net), 
            .B0(\MISC.diff_w_10__N_3373 [8]), .C0(n5979), .D0(n11639), 
            .CI0(n11639), .A1(GND_net), .B1(\MISC.diff_w_10__N_3373 [9]), 
            .C1(n5981), .D1(n16567), .CI1(n16567), .CO0(n16567), .CO1(n11641), 
            .S0(\MISC.diff_w [8]), .S1(\MISC.diff_w [9]));
    defparam \MISC.diff_w_10__I_0_10 .INIT0 = "0xc33c";
    defparam \MISC.diff_w_10__I_0_10 .INIT1 = "0xc33c";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2652[44],2652[94])" *) LUT4 wr_addr_r_2__I_0_4_lut (.A(wr_addr_r[2]), 
            .B(wr_addr_p1_r[2]), .C(o_FIFO_WE), .D(full_r), .Z(wr_addr_nxt_w[2]));
    defparam wr_addr_r_2__I_0_4_lut.INIT = "0xaaca";
    (* lineinfo="@0(2792[45],2792[108])" *) FA2 \MISC.diff_w_10__I_0_8  (.A0(GND_net), 
            .B0(\MISC.diff_w_10__N_3373 [6]), .C0(n5975), .D0(n11637), 
            .CI0(n11637), .A1(GND_net), .B1(\MISC.diff_w_10__N_3373 [7]), 
            .C1(n5977), .D1(n16564), .CI1(n16564), .CO0(n16564), .CO1(n11639), 
            .S0(\MISC.diff_w [6]), .S1(\MISC.diff_w [7]));
    defparam \MISC.diff_w_10__I_0_8 .INIT0 = "0xc33c";
    defparam \MISC.diff_w_10__I_0_8 .INIT1 = "0xc33c";
    (* lineinfo="@0(2792[45],2792[108])" *) FA2 \MISC.diff_w_10__I_0_6  (.A0(GND_net), 
            .B0(\MISC.diff_w_10__N_3373 [4]), .C0(n5971), .D0(n11635), 
            .CI0(n11635), .A1(GND_net), .B1(\MISC.diff_w_10__N_3373 [5]), 
            .C1(n5973), .D1(n16426), .CI1(n16426), .CO0(n16426), .CO1(n11637), 
            .S1(\MISC.diff_w [5]));
    defparam \MISC.diff_w_10__I_0_6 .INIT0 = "0xc33c";
    defparam \MISC.diff_w_10__I_0_6 .INIT1 = "0xc33c";
    (* lineinfo="@0(2792[45],2792[108])" *) FA2 \MISC.diff_w_10__I_0_4  (.A0(GND_net), 
            .B0(\MISC.diff_w_10__N_3373 [2]), .C0(n5967), .D0(n11633), 
            .CI0(n11633), .A1(GND_net), .B1(\MISC.diff_w_10__N_3373 [3]), 
            .C1(n5969), .D1(n16423), .CI1(n16423), .CO0(n16423), .CO1(n11635));
    defparam \MISC.diff_w_10__I_0_4 .INIT0 = "0xc33c";
    defparam \MISC.diff_w_10__I_0_4 .INIT1 = "0xc33c";
    (* lineinfo="@0(2792[45],2792[108])" *) FA2 \MISC.diff_w_10__I_0_2  (.A0(GND_net), 
            .B0(\MISC.diff_w_10__N_3373 [0]), .C0(n5962), .D0(VCC_net), 
            .A1(GND_net), .B1(\MISC.diff_w_10__N_3373 [1]), .C1(n5965), 
            .D1(n16420), .CI1(n16420), .CO0(n16420), .CO1(n11633));
    defparam \MISC.diff_w_10__I_0_2 .INIT0 = "0xc33c";
    defparam \MISC.diff_w_10__I_0_2 .INIT1 = "0xc33c";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2652[44],2652[94])" *) LUT4 wr_addr_r_1__I_0_4_lut (.A(wr_addr_r[1]), 
            .B(wr_addr_p1_r[1]), .C(o_FIFO_WE), .D(full_r), .Z(wr_addr_nxt_w[1]));
    defparam wr_addr_r_1__I_0_4_lut.INIT = "0xaaca";
    (* lineinfo="@0(2656[47],2656[69])" *) FA2 rd_addr_nxt_w_10__I_0_11 (.A0(GND_net), 
            .B0(rd_addr_nxt_w[9]), .C0(GND_net), .D0(n11629), .CI0(n11629), 
            .A1(GND_net), .B1(rd_addr_nxt_w[10]), .C1(GND_net), .D1(n16612), 
            .CI1(n16612), .CO0(n16612), .S0(rd_addr_nxt_p1_w[9]), .S1(rd_addr_nxt_p1_w[10]));
    defparam rd_addr_nxt_w_10__I_0_11.INIT0 = "0xc33c";
    defparam rd_addr_nxt_w_10__I_0_11.INIT1 = "0xc33c";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2655[44],2655[95])" *) LUT4 rd_addr_r_0__I_0_4_lut (.A(rd_addr_r[0]), 
            .B(rd_addr_p1_r[0]), .C(int_FIFO_RE), .D(empty_r), .Z(rd_addr_nxt_w[0]));
    defparam rd_addr_r_0__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2655[44],2655[95])" *) LUT4 rd_addr_r_10__I_0_4_lut (.A(rd_addr_r[10]), 
            .B(rd_addr_p1_r[10]), .C(int_FIFO_RE), .D(empty_r), .Z(rd_addr_nxt_w[10]));
    defparam rd_addr_r_10__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2652[44],2652[94])" *) LUT4 wr_addr_r_0__I_0_4_lut (.A(wr_addr_r[0]), 
            .B(wr_addr_p1_r[0]), .C(o_FIFO_WE), .D(full_r), .Z(wr_addr_nxt_w[0]));
    defparam wr_addr_r_0__I_0_4_lut.INIT = "0xaaca";
    (* lineinfo="@0(2656[47],2656[69])" *) FA2 rd_addr_nxt_w_10__I_0_9 (.A0(GND_net), 
            .B0(rd_addr_nxt_w[7]), .C0(GND_net), .D0(n11627), .CI0(n11627), 
            .A1(GND_net), .B1(rd_addr_nxt_w[8]), .C1(GND_net), .D1(n16609), 
            .CI1(n16609), .CO0(n16609), .CO1(n11629), .S0(rd_addr_nxt_p1_w[7]), 
            .S1(rd_addr_nxt_p1_w[8]));
    defparam rd_addr_nxt_w_10__I_0_9.INIT0 = "0xc33c";
    defparam rd_addr_nxt_w_10__I_0_9.INIT1 = "0xc33c";
    (* lineinfo="@0(2656[47],2656[69])" *) FA2 rd_addr_nxt_w_10__I_0_7 (.A0(GND_net), 
            .B0(rd_addr_nxt_w[5]), .C0(GND_net), .D0(n11625), .CI0(n11625), 
            .A1(GND_net), .B1(rd_addr_nxt_w[6]), .C1(GND_net), .D1(n16606), 
            .CI1(n16606), .CO0(n16606), .CO1(n11627), .S0(rd_addr_nxt_p1_w[5]), 
            .S1(rd_addr_nxt_p1_w[6]));
    defparam rd_addr_nxt_w_10__I_0_7.INIT0 = "0xc33c";
    defparam rd_addr_nxt_w_10__I_0_7.INIT1 = "0xc33c";
    (* lineinfo="@0(2656[47],2656[69])" *) FA2 rd_addr_nxt_w_10__I_0_5 (.A0(GND_net), 
            .B0(rd_addr_nxt_w[3]), .C0(GND_net), .D0(n11623), .CI0(n11623), 
            .A1(GND_net), .B1(rd_addr_nxt_w[4]), .C1(GND_net), .D1(n16603), 
            .CI1(n16603), .CO0(n16603), .CO1(n11625), .S0(rd_addr_nxt_p1_w[3]), 
            .S1(rd_addr_nxt_p1_w[4]));
    defparam rd_addr_nxt_w_10__I_0_5.INIT0 = "0xc33c";
    defparam rd_addr_nxt_w_10__I_0_5.INIT1 = "0xc33c";
    (* lineinfo="@0(2656[47],2656[69])" *) FA2 rd_addr_nxt_w_10__I_0_3 (.A0(GND_net), 
            .B0(rd_addr_nxt_w[1]), .C0(GND_net), .D0(n11621), .CI0(n11621), 
            .A1(GND_net), .B1(rd_addr_nxt_w[2]), .C1(GND_net), .D1(n16600), 
            .CI1(n16600), .CO0(n16600), .CO1(n11623), .S0(rd_addr_nxt_p1_w[1]), 
            .S1(rd_addr_nxt_p1_w[2]));
    defparam rd_addr_nxt_w_10__I_0_3.INIT0 = "0xc33c";
    defparam rd_addr_nxt_w_10__I_0_3.INIT1 = "0xc33c";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2655[44],2655[95])" *) LUT4 rd_addr_r_9__I_0_4_lut (.A(rd_addr_r[9]), 
            .B(rd_addr_p1_r[9]), .C(int_FIFO_RE), .D(empty_r), .Z(rd_addr_nxt_w[9]));
    defparam rd_addr_r_9__I_0_4_lut.INIT = "0xaaca";
    (* lineinfo="@0(2656[47],2656[69])" *) FA2 rd_addr_nxt_w_10__I_0_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(rd_addr_nxt_w[0]), 
            .C1(VCC_net), .D1(n16450), .CI1(n16450), .CO0(n16450), .CO1(n11621), 
            .S1(rd_addr_nxt_p1_w[0]));
    defparam rd_addr_nxt_w_10__I_0_1.INIT0 = "0xc33c";
    defparam rd_addr_nxt_w_10__I_0_1.INIT1 = "0xc33c";
    (* lineinfo="@0(2653[47],2653[69])" *) FA2 wr_addr_nxt_w_10__I_0_11 (.A0(GND_net), 
            .B0(wr_addr_nxt_w[9]), .C0(GND_net), .D0(n11617), .CI0(n11617), 
            .A1(GND_net), .B1(wr_addr_nxt_w[10]), .C1(GND_net), .D1(n16447), 
            .CI1(n16447), .CO0(n16447), .S0(wr_addr_nxt_p1_w[9]), .S1(wr_addr_nxt_p1_w[10]));
    defparam wr_addr_nxt_w_10__I_0_11.INIT0 = "0xc33c";
    defparam wr_addr_nxt_w_10__I_0_11.INIT1 = "0xc33c";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2655[44],2655[95])" *) LUT4 rd_addr_r_8__I_0_4_lut (.A(rd_addr_r[8]), 
            .B(rd_addr_p1_r[8]), .C(int_FIFO_RE), .D(empty_r), .Z(rd_addr_nxt_w[8]));
    defparam rd_addr_r_8__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2655[44],2655[95])" *) LUT4 rd_addr_r_7__I_0_4_lut (.A(rd_addr_r[7]), 
            .B(rd_addr_p1_r[7]), .C(int_FIFO_RE), .D(empty_r), .Z(rd_addr_nxt_w[7]));
    defparam rd_addr_r_7__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2655[44],2655[95])" *) LUT4 rd_addr_r_6__I_0_4_lut (.A(rd_addr_r[6]), 
            .B(rd_addr_p1_r[6]), .C(int_FIFO_RE), .D(empty_r), .Z(rd_addr_nxt_w[6]));
    defparam rd_addr_r_6__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2655[44],2655[95])" *) LUT4 rd_addr_r_5__I_0_4_lut (.A(rd_addr_r[5]), 
            .B(rd_addr_p1_r[5]), .C(int_FIFO_RE), .D(empty_r), .Z(rd_addr_nxt_w[5]));
    defparam rd_addr_r_5__I_0_4_lut.INIT = "0xaaca";
    (* lineinfo="@0(2653[47],2653[69])" *) FA2 wr_addr_nxt_w_10__I_0_9 (.A0(GND_net), 
            .B0(wr_addr_nxt_w[7]), .C0(GND_net), .D0(n11615), .CI0(n11615), 
            .A1(GND_net), .B1(wr_addr_nxt_w[8]), .C1(GND_net), .D1(n16444), 
            .CI1(n16444), .CO0(n16444), .CO1(n11617), .S0(wr_addr_nxt_p1_w[7]), 
            .S1(wr_addr_nxt_p1_w[8]));
    defparam wr_addr_nxt_w_10__I_0_9.INIT0 = "0xc33c";
    defparam wr_addr_nxt_w_10__I_0_9.INIT1 = "0xc33c";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2655[44],2655[95])" *) LUT4 rd_addr_r_4__I_0_4_lut (.A(rd_addr_r[4]), 
            .B(rd_addr_p1_r[4]), .C(int_FIFO_RE), .D(empty_r), .Z(rd_addr_nxt_w[4]));
    defparam rd_addr_r_4__I_0_4_lut.INIT = "0xaaca";
    (* lineinfo="@0(2653[47],2653[69])" *) FA2 wr_addr_nxt_w_10__I_0_7 (.A0(GND_net), 
            .B0(wr_addr_nxt_w[5]), .C0(GND_net), .D0(n11613), .CI0(n11613), 
            .A1(GND_net), .B1(wr_addr_nxt_w[6]), .C1(GND_net), .D1(n16441), 
            .CI1(n16441), .CO0(n16441), .CO1(n11615), .S0(wr_addr_nxt_p1_w[5]), 
            .S1(wr_addr_nxt_p1_w[6]));
    defparam wr_addr_nxt_w_10__I_0_7.INIT0 = "0xc33c";
    defparam wr_addr_nxt_w_10__I_0_7.INIT1 = "0xc33c";
    (* lineinfo="@0(2653[47],2653[69])" *) FA2 wr_addr_nxt_w_10__I_0_5 (.A0(GND_net), 
            .B0(wr_addr_nxt_w[3]), .C0(GND_net), .D0(n11611), .CI0(n11611), 
            .A1(GND_net), .B1(wr_addr_nxt_w[4]), .C1(GND_net), .D1(n16438), 
            .CI1(n16438), .CO0(n16438), .CO1(n11613), .S0(wr_addr_nxt_p1_w[3]), 
            .S1(wr_addr_nxt_p1_w[4]));
    defparam wr_addr_nxt_w_10__I_0_5.INIT0 = "0xc33c";
    defparam wr_addr_nxt_w_10__I_0_5.INIT1 = "0xc33c";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2655[44],2655[95])" *) LUT4 rd_addr_r_3__I_0_4_lut (.A(rd_addr_r[3]), 
            .B(rd_addr_p1_r[3]), .C(int_FIFO_RE), .D(empty_r), .Z(rd_addr_nxt_w[3]));
    defparam rd_addr_r_3__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2655[44],2655[95])" *) LUT4 rd_addr_r_2__I_0_4_lut (.A(rd_addr_r[2]), 
            .B(rd_addr_p1_r[2]), .C(int_FIFO_RE), .D(empty_r), .Z(rd_addr_nxt_w[2]));
    defparam rd_addr_r_2__I_0_4_lut.INIT = "0xaaca";
    (* lineinfo="@0(2653[47],2653[69])" *) FA2 wr_addr_nxt_w_10__I_0_3 (.A0(GND_net), 
            .B0(wr_addr_nxt_w[1]), .C0(GND_net), .D0(n11609), .CI0(n11609), 
            .A1(GND_net), .B1(wr_addr_nxt_w[2]), .C1(GND_net), .D1(n16435), 
            .CI1(n16435), .CO0(n16435), .CO1(n11611), .S0(wr_addr_nxt_p1_w[1]), 
            .S1(wr_addr_nxt_p1_w[2]));
    defparam wr_addr_nxt_w_10__I_0_3.INIT0 = "0xc33c";
    defparam wr_addr_nxt_w_10__I_0_3.INIT1 = "0xc33c";
    (* lineinfo="@0(2653[47],2653[69])" *) FA2 wr_addr_nxt_w_10__I_0_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(wr_addr_nxt_w[0]), 
            .C1(VCC_net), .D1(n16432), .CI1(n16432), .CO0(n16432), .CO1(n11609), 
            .S1(wr_addr_nxt_p1_w[0]));
    defparam wr_addr_nxt_w_10__I_0_1.INIT0 = "0xc33c";
    defparam wr_addr_nxt_w_10__I_0_1.INIT1 = "0xc33c";
    (* lut_function="(!(A (B (C (D))+!B (D))+!A !(B ((D)+!C)+!B (D))))" *) LUT4 i6986_3_lut_4_lut (.A(wr_cmpaddr_p1_r[5]), 
            .B(int_FIFO_RE), .C(empty_r), .D(rd_cmpaddr_r[5]), .Z(n12752));
    defparam i6986_3_lut_4_lut.INIT = "0x5dae";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2655[44],2655[95])" *) LUT4 rd_addr_r_1__I_0_4_lut (.A(rd_addr_r[1]), 
            .B(rd_addr_p1_r[1]), .C(int_FIFO_RE), .D(empty_r), .Z(rd_addr_nxt_w[1]));
    defparam rd_addr_r_1__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(!((B+!(C (D)+!C !(D)))+!A))" *) LUT4 i1_3_lut_4_lut (.A(int_FIFO_RE), 
            .B(empty_r), .C(rd_addr_p1cmp_r[9]), .D(wr_addr_r[9]), .Z(n14));
    defparam i1_3_lut_4_lut.INIT = "0x2002";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2652[44],2652[94])" *) LUT4 wr_addr_r_10__I_0_4_lut (.A(wr_addr_r[10]), 
            .B(wr_addr_p1_r[10]), .C(o_FIFO_WE), .D(full_r), .Z(wr_addr_nxt_w[10]));
    defparam wr_addr_r_10__I_0_4_lut.INIT = "0xaaca";
    (* lineinfo="@0(2988[37],2995[44])" *) FD1P3XZ \MISC.genblk4.data_cnt_r_res1_i1  (.D(\MISC.diff_w [5]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(maxfan_replicated_net_1999), 
            .Q(\int_FIFO_COUNT[5] ));
    defparam \MISC.genblk4.data_cnt_r_res1_i1 .REGSET = "RESET";
    defparam \MISC.genblk4.data_cnt_r_res1_i1 .SRMODE = "ASYNC";
    VLO i2 (.Z(GND_net_2));
    VHI i1 (.Z(VCC_net_2));
    
endmodule
