{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.1 Build 176 10/26/2005 SJ Full Version " "Info: Version 5.1 Build 176 10/26/2005 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 11 11:13:56 2013 " "Info: Processing started: Thu Apr 11 11:13:56 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off counter_jin -c counter_jin " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off counter_jin -c counter_jin" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../counter/counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../counter/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-a " "Info: Found design unit 1: counter-a" {  } { { "../counter/counter.vhd" "" { Text "C:/altera/quartus51/counter/counter.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Info: Found entity 1: counter" {  } { { "../counter/counter.vhd" "" { Text "C:/altera/quartus51/counter/counter.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sel.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sel-a " "Info: Found design unit 1: sel-a" {  } { { "sel.vhd" "" { Text "C:/altera/quartus51/counter_jin/sel.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 sel " "Info: Found entity 1: sel" {  } { { "sel.vhd" "" { Text "C:/altera/quartus51/counter_jin/sel.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_jin.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file counter_jin.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 counter_jin " "Info: Found entity 1: counter_jin" {  } { { "counter_jin.bdf" "" { Schematic "C:/altera/quartus51/counter_jin/counter_jin.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "counter_jin " "Info: Elaborating entity \"counter_jin\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:inst2 " "Info: Elaborating entity \"counter\" for hierarchy \"counter:inst2\"" {  } { { "counter_jin.bdf" "inst2" { Schematic "C:/altera/quartus51/counter_jin/counter_jin.bdf" { { 56 320 440 152 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "IVRFX_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "counter.vhd(42) " "Info (10425): VHDL Case Statement information at counter.vhd(42): OTHERS choice is never selected" {  } { { "../counter/counter.vhd" "" { Text "C:/altera/quartus51/counter/counter.vhd" 42 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sel sel:inst3 " "Info: Elaborating entity \"sel\" for hierarchy \"sel:inst3\"" {  } { { "counter_jin.bdf" "inst3" { Schematic "C:/altera/quartus51/counter_jin/counter_jin.bdf" { { 160 488 648 288 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "counter:inst\|num\[3\] counter:inst\|n\[3\] " "Info: Duplicate register \"counter:inst\|num\[3\]\" merged to single register \"counter:inst\|n\[3\]\"" {  } { { "../counter/counter.vhd" "" { Text "C:/altera/quartus51/counter/counter.vhd" 19 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "counter:inst\|num\[2\] counter:inst\|n\[2\] " "Info: Duplicate register \"counter:inst\|num\[2\]\" merged to single register \"counter:inst\|n\[2\]\"" {  } { { "../counter/counter.vhd" "" { Text "C:/altera/quartus51/counter/counter.vhd" 19 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "counter:inst\|num\[1\] counter:inst\|n\[1\] " "Info: Duplicate register \"counter:inst\|num\[1\]\" merged to single register \"counter:inst\|n\[1\]\"" {  } { { "../counter/counter.vhd" "" { Text "C:/altera/quartus51/counter/counter.vhd" 19 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "counter:inst\|num\[0\] counter:inst\|n\[0\] " "Info: Duplicate register \"counter:inst\|num\[0\]\" merged to single register \"counter:inst\|n\[0\]\"" {  } { { "../counter/counter.vhd" "" { Text "C:/altera/quartus51/counter/counter.vhd" 19 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "counter:inst1\|num\[3\] counter:inst1\|n\[3\] " "Info: Duplicate register \"counter:inst1\|num\[3\]\" merged to single register \"counter:inst1\|n\[3\]\"" {  } { { "../counter/counter.vhd" "" { Text "C:/altera/quartus51/counter/counter.vhd" 19 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "counter:inst1\|num\[2\] counter:inst1\|n\[2\] " "Info: Duplicate register \"counter:inst1\|num\[2\]\" merged to single register \"counter:inst1\|n\[2\]\"" {  } { { "../counter/counter.vhd" "" { Text "C:/altera/quartus51/counter/counter.vhd" 19 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "counter:inst1\|num\[1\] counter:inst1\|n\[1\] " "Info: Duplicate register \"counter:inst1\|num\[1\]\" merged to single register \"counter:inst1\|n\[1\]\"" {  } { { "../counter/counter.vhd" "" { Text "C:/altera/quartus51/counter/counter.vhd" 19 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "counter:inst1\|num\[0\] counter:inst1\|n\[0\] " "Info: Duplicate register \"counter:inst1\|num\[0\]\" merged to single register \"counter:inst1\|n\[0\]\"" {  } { { "../counter/counter.vhd" "" { Text "C:/altera/quartus51/counter/counter.vhd" 19 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "counter:inst2\|num\[3\] counter:inst2\|n\[3\] " "Info: Duplicate register \"counter:inst2\|num\[3\]\" merged to single register \"counter:inst2\|n\[3\]\"" {  } { { "../counter/counter.vhd" "" { Text "C:/altera/quartus51/counter/counter.vhd" 19 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "counter:inst2\|num\[2\] counter:inst2\|n\[2\] " "Info: Duplicate register \"counter:inst2\|num\[2\]\" merged to single register \"counter:inst2\|n\[2\]\"" {  } { { "../counter/counter.vhd" "" { Text "C:/altera/quartus51/counter/counter.vhd" 19 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "counter:inst2\|num\[1\] counter:inst2\|n\[1\] " "Info: Duplicate register \"counter:inst2\|num\[1\]\" merged to single register \"counter:inst2\|n\[1\]\"" {  } { { "../counter/counter.vhd" "" { Text "C:/altera/quartus51/counter/counter.vhd" 19 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "counter:inst2\|num\[0\] counter:inst2\|n\[0\] " "Info: Duplicate register \"counter:inst2\|num\[0\]\" merged to single register \"counter:inst2\|n\[0\]\"" {  } { { "../counter/counter.vhd" "" { Text "C:/altera/quartus51/counter/counter.vhd" 19 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "sel:inst3\|n\[0\] sel:inst3\|s\[2\] " "Info: Duplicate register \"sel:inst3\|n\[0\]\" merged to single register \"sel:inst3\|s\[2\]\", power-up level changed" {  } { { "sel.vhd" "" { Text "C:/altera/quartus51/counter_jin/sel.vhd" 19 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\", power-up level changed" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "sel:inst3\|n\[1\] sel:inst3\|s\[1\] " "Info: Duplicate register \"sel:inst3\|n\[1\]\" merged to single register \"sel:inst3\|s\[1\]\", power-up level changed" {  } { { "sel.vhd" "" { Text "C:/altera/quartus51/counter_jin/sel.vhd" 19 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\", power-up level changed" 0 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "283 " "Info: Implemented 283 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0} { "Info" "ISCL_SCL_TM_OPINS" "12 " "Info: Implemented 12 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0} { "Info" "ISCL_SCL_TM_LCELLS" "269 " "Info: Implemented 269 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 11 11:13:57 2013 " "Info: Processing ended: Thu Apr 11 11:13:57 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
