time,event,event_type,process,device,ready_queue,wait_queue,cpus,ios
7,1 added to ready queue,enqueue,1,,['1'],[],"[None, None]",[None]
7,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', None]",[None]
12,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],[],"[None, None]",[None]
12,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', None]",[None]
17,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],[],"[None, None]",[None]
17,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', None]",[None]
18,2 added to ready queue,enqueue,2,,['2'],[],"['1', None]",[None]
18,1 finished CPU → wait queue,cpu_to_io,1,CPU0,['2'],['1'],"[None, None]",[None]
18,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],['1'],"['2', None]",[None]
18,1 dispatched to IO0,dispatch_io,1,IO0,[],[],"['2', None]",['1']
23,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],[],"[None, None]",['1']
23,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],[],"['2', None]",['1']
28,3 added to ready queue,enqueue,3,,['3'],[],"['2', None]",['1']
28,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['3', '2']",[],"[None, None]",['1']
28,3 dispatched to CPU0,dispatch_cpu,3,CPU0,['2'],[],"['3', None]",['1']
28,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],[],"['3', '2']",['1']
31,2 finished CPU → ready queue,cpu_to_ready,2,CPU1,['2'],[],"['3', None]",['1']
31,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],[],"['3', '2']",['1']
33,3 finished CPU → wait queue,cpu_to_io,3,CPU0,[],['3'],"[None, '2']",['1']
36,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,['2'],['3'],"[None, None]",['1']
36,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],['3'],"['2', None]",['1']
39,4 added to ready queue,enqueue,4,,['4'],['3'],"['2', None]",['1']
39,4 dispatched to CPU1,dispatch_cpu,4,CPU1,[],['3'],"['2', '4']",['1']
41,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],['3'],"[None, '4']",['1']
41,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],['3'],"['2', '4']",['1']
43,1 finished I/O → ready queue,io_to_ready,1,IO0,['1'],['3'],"['2', '4']",[None]
43,3 dispatched to IO0,dispatch_io,3,IO0,['1'],[],"['2', '4']",['3']
44,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['1', '4']",[],"['2', None]",['3']
44,1 dispatched to CPU1,dispatch_cpu,1,CPU1,['4'],[],"['2', '1']",['3']
45,5 added to ready queue,enqueue,5,,"['4', '5']",[],"['2', '1']",['3']
45,2 finished CPU → wait queue,cpu_to_io,2,CPU0,"['4', '5']",['2'],"[None, '1']",['3']
45,4 dispatched to CPU0,dispatch_cpu,4,CPU0,['5'],['2'],"['4', '1']",['3']
46,3 finished I/O → ready queue,io_to_ready,3,IO0,"['5', '3']",['2'],"['4', '1']",[None]
46,2 dispatched to IO0,dispatch_io,2,IO0,"['5', '3']",[],"['4', '1']",['2']
49,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['5', '3', '1']",[],"['4', None]",['2']
49,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['3', '1']",[],"['4', '5']",['2']
50,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['3', '1', '4']",[],"[None, '5']",['2']
50,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['1', '4']",[],"['3', '5']",['2']
52,6 added to ready queue,enqueue,6,,"['1', '4', '6']",[],"['3', '5']",['2']
54,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['1', '4', '6', '5']",[],"['3', None]",['2']
54,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['4', '6', '5']",[],"['3', '1']",['2']
55,3 finished CPU → wait queue,cpu_to_io,3,CPU0,"['4', '6', '5']",['3'],"[None, '1']",['2']
55,1 finished CPU → ready queue,cpu_to_ready,1,CPU1,"['4', '6', '5', '1']",['3'],"[None, None]",['2']
55,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['6', '5', '1']",['3'],"['4', None]",['2']
55,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['5', '1']",['3'],"['4', '6']",['2']
56,4 finished CPU → wait queue,cpu_to_io,4,CPU0,"['5', '1']","['3', '4']","[None, '6']",['2']
56,5 dispatched to CPU0,dispatch_cpu,5,CPU0,['1'],"['3', '4']","['5', '6']",['2']
58,7 added to ready queue,enqueue,7,,"['1', '7']","['3', '4']","['5', '6']",['2']
60,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['1', '7', '6']","['3', '4']","['5', None]",['2']
60,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['7', '6']","['3', '4']","['5', '1']",['2']
61,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['7', '6', '5']","['3', '4']","[None, '1']",['2']
61,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['6', '5']","['3', '4']","['7', '1']",['2']
65,7 finished CPU → wait queue,cpu_to_io,7,CPU0,"['6', '5']","['3', '4', '7']","[None, '1']",['2']
65,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['6', '5', '1']","['3', '4', '7']","[None, None]",['2']
65,2 finished I/O → ready queue,io_to_ready,2,IO0,"['6', '5', '1', '2']","['3', '4', '7']","[None, None]",[None]
65,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['5', '1', '2']","['3', '4', '7']","['6', None]",[None]
65,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['1', '2']","['3', '4', '7']","['6', '5']",[None]
65,3 dispatched to IO0,dispatch_io,3,IO0,"['1', '2']","['4', '7']","['6', '5']",['3']
67,8 added to ready queue,enqueue,8,,"['1', '2', '8']","['4', '7']","['6', '5']",['3']
70,6 finished CPU → wait queue,cpu_to_io,6,CPU0,"['1', '2', '8']","['4', '7', '6']","[None, '5']",['3']
70,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['1', '2', '8', '5']","['4', '7', '6']","[None, None]",['3']
70,3 finished I/O → ready queue,io_to_ready,3,IO0,"['1', '2', '8', '5', '3']","['4', '7', '6']","[None, None]",[None]
70,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['2', '8', '5', '3']","['4', '7', '6']","['1', None]",[None]
70,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['8', '5', '3']","['4', '7', '6']","['1', '2']",[None]
70,4 dispatched to IO0,dispatch_io,4,IO0,"['8', '5', '3']","['7', '6']","['1', '2']",['4']
71,1 finished CPU → wait queue,cpu_to_io,1,CPU0,"['8', '5', '3']","['7', '6', '1']","[None, '2']",['4']
71,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['5', '3']","['7', '6', '1']","['8', '2']",['4']
75,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['5', '3', '2']","['7', '6', '1']","['8', None]",['4']
75,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['3', '2']","['7', '6', '1']","['8', '5']",['4']
76,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['3', '2', '8']","['7', '6', '1']","[None, '5']",['4']
76,5 finished CPU → ready queue,cpu_to_ready,5,CPU1,"['3', '2', '8', '5']","['7', '6', '1']","[None, None]",['4']
76,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['2', '8', '5']","['7', '6', '1']","['3', None]",['4']
76,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['8', '5']","['7', '6', '1']","['3', '2']",['4']
78,9 added to ready queue,enqueue,9,,"['8', '5', '9']","['7', '6', '1']","['3', '2']",['4']
79,3 finished CPU → wait queue,cpu_to_io,3,CPU0,"['8', '5', '9']","['7', '6', '1', '3']","[None, '2']",['4']
79,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['5', '9']","['7', '6', '1', '3']","['8', '2']",['4']
81,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['5', '9', '2']","['7', '6', '1', '3']","['8', None]",['4']
81,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['9', '2']","['7', '6', '1', '3']","['8', '5']",['4']
84,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['9', '2', '8']","['7', '6', '1', '3']","[None, '5']",['4']
84,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['2', '8']","['7', '6', '1', '3']","['9', '5']",['4']
86,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['2', '8', '5']","['7', '6', '1', '3']","['9', None]",['4']
86,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['8', '5']","['7', '6', '1', '3']","['9', '2']",['4']
88,10 added to ready queue,enqueue,10,,"['8', '5', '10']","['7', '6', '1', '3']","['9', '2']",['4']
89,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['8', '5', '10', '9']","['7', '6', '1', '3']","[None, '2']",['4']
89,2 finished CPU → ready queue,cpu_to_ready,2,CPU1,"['8', '5', '10', '9', '2']","['7', '6', '1', '3']","[None, None]",['4']
89,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['5', '10', '9', '2']","['7', '6', '1', '3']","['8', None]",['4']
89,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['10', '9', '2']","['7', '6', '1', '3']","['8', '5']",['4']
91,5 finished CPU → ready queue,cpu_to_ready,5,CPU1,"['10', '9', '2', '5']","['7', '6', '1', '3']","['8', None]",['4']
91,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['9', '2', '5']","['7', '6', '1', '3']","['8', '10']",['4']
92,8 finished CPU → ready queue,cpu_to_ready,8,CPU0,"['9', '2', '5', '8']","['7', '6', '1', '3']","[None, '10']",['4']
92,4 finished I/O → ready queue,io_to_ready,4,IO0,"['9', '2', '5', '8', '4']","['7', '6', '1', '3']","[None, '10']",[None]
92,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['2', '5', '8', '4']","['7', '6', '1', '3']","['9', '10']",[None]
92,7 dispatched to IO0,dispatch_io,7,IO0,"['2', '5', '8', '4']","['6', '1', '3']","['9', '10']",['7']
94,9 finished CPU → ready queue,cpu_to_ready,9,CPU0,"['2', '5', '8', '4', '9']","['6', '1', '3']","[None, '10']",['7']
94,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['5', '8', '4', '9']","['6', '1', '3']","['2', '10']",['7']
96,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['5', '8', '4', '9', '10']","['6', '1', '3']","['2', None]",['7']
96,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['8', '4', '9', '10']","['6', '1', '3']","['2', '5']",['7']
97,7 finished I/O → ready queue,io_to_ready,7,IO0,"['8', '4', '9', '10', '7']","['6', '1', '3']","['2', '5']",[None]
97,6 dispatched to IO0,dispatch_io,6,IO0,"['8', '4', '9', '10', '7']","['1', '3']","['2', '5']",['6']
99,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['8', '4', '9', '10', '7', '2']","['1', '3']","[None, '5']",['6']
99,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['4', '9', '10', '7', '2']","['1', '3']","['8', '5']",['6']
101,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['4', '9', '10', '7', '2', '5']","['1', '3']","['8', None]",['6']
101,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['9', '10', '7', '2', '5']","['1', '3']","['8', '4']",['6']
104,8 finished CPU → ready queue,cpu_to_ready,8,CPU0,"['9', '10', '7', '2', '5', '8']","['1', '3']","[None, '4']",['6']
104,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['10', '7', '2', '5', '8']","['1', '3']","['9', '4']",['6']
106,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['10', '7', '2', '5', '8', '4']","['1', '3']","['9', None]",['6']
106,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['7', '2', '5', '8', '4']","['1', '3']","['9', '10']",['6']
108,9 finished CPU → wait queue,cpu_to_io,9,CPU0,"['7', '2', '5', '8', '4']","['1', '3', '9']","[None, '10']",['6']
108,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['2', '5', '8', '4']","['1', '3', '9']","['7', '10']",['6']
111,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['2', '5', '8', '4', '10']","['1', '3', '9']","['7', None]",['6']
111,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['5', '8', '4', '10']","['1', '3', '9']","['7', '2']",['6']
112,7 finished CPU → wait queue,cpu_to_io,7,CPU0,"['5', '8', '4', '10']","['1', '3', '9', '7']","[None, '2']",['6']
112,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['8', '4', '10']","['1', '3', '9', '7']","['5', '2']",['6']
114,5 finished CPU → wait queue,cpu_to_io,5,CPU0,"['8', '4', '10']","['1', '3', '9', '7', '5']","[None, '2']",['6']
114,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['4', '10']","['1', '3', '9', '7', '5']","['8', '2']",['6']
116,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['4', '10', '2']","['1', '3', '9', '7', '5']","['8', None]",['6']
116,6 finished I/O → ready queue,io_to_ready,6,IO0,"['4', '10', '2', '6']","['1', '3', '9', '7', '5']","['8', None]",[None]
116,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['10', '2', '6']","['1', '3', '9', '7', '5']","['8', '4']",[None]
116,1 dispatched to IO0,dispatch_io,1,IO0,"['10', '2', '6']","['3', '9', '7', '5']","['8', '4']",['1']
118,4 finished CPU → ready queue,cpu_to_ready,4,CPU1,"['10', '2', '6', '4']","['3', '9', '7', '5']","['8', None]",['1']
118,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['2', '6', '4']","['3', '9', '7', '5']","['8', '10']",['1']
119,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['2', '6', '4', '8']","['3', '9', '7', '5']","[None, '10']",['1']
119,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['6', '4', '8']","['3', '9', '7', '5']","['2', '10']",['1']
120,10 finished CPU → ready queue,cpu_to_ready,10,CPU1,"['6', '4', '8', '10']","['3', '9', '7', '5']","['2', None]",['1']
120,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['4', '8', '10']","['3', '9', '7', '5']","['2', '6']",['1']
122,2 finished CPU → ready queue,cpu_to_ready,2,CPU0,"['4', '8', '10', '2']","['3', '9', '7', '5']","[None, '6']",['1']
122,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['8', '10', '2']","['3', '9', '7', '5']","['4', '6']",['1']
125,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['8', '10', '2', '6']","['3', '9', '7', '5']","['4', None]",['1']
125,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['10', '2', '6']","['3', '9', '7', '5']","['4', '8']",['1']
127,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['10', '2', '6', '4']","['3', '9', '7', '5']","[None, '8']",['1']
127,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['2', '6', '4']","['3', '9', '7', '5']","['10', '8']",['1']
128,8 finished CPU → wait queue,cpu_to_io,8,CPU1,"['2', '6', '4']","['3', '9', '7', '5', '8']","['10', None]",['1']
128,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['6', '4']","['3', '9', '7', '5', '8']","['10', '2']",['1']
130,1 finished I/O → ready queue,io_to_ready,1,IO0,"['6', '4', '1']","['3', '9', '7', '5', '8']","['10', '2']",[None]
130,3 dispatched to IO0,dispatch_io,3,IO0,"['6', '4', '1']","['9', '7', '5', '8']","['10', '2']",['3']
132,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['6', '4', '1', '10']","['9', '7', '5', '8']","[None, '2']",['3']
132,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['4', '1', '10']","['9', '7', '5', '8']","['6', '2']",['3']
133,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['4', '1', '10', '2']","['9', '7', '5', '8']","['6', None]",['3']
133,3 finished I/O → ready queue,io_to_ready,3,IO0,"['4', '1', '10', '2', '3']","['9', '7', '5', '8']","['6', None]",[None]
133,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['1', '10', '2', '3']","['9', '7', '5', '8']","['6', '4']",[None]
133,9 dispatched to IO0,dispatch_io,9,IO0,"['1', '10', '2', '3']","['7', '5', '8']","['6', '4']",['9']
137,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['1', '10', '2', '3', '6']","['7', '5', '8']","[None, '4']",['9']
137,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['10', '2', '3', '6']","['7', '5', '8']","['1', '4']",['9']
138,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['10', '2', '3', '6', '4']","['7', '5', '8']","['1', None]",['9']
138,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['2', '3', '6', '4']","['7', '5', '8']","['1', '10']",['9']
142,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['2', '3', '6', '4', '1']","['7', '5', '8']","[None, '10']",['9']
142,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['3', '6', '4', '1']","['7', '5', '8']","['2', '10']",['9']
143,2 finished CPU → wait queue,cpu_to_io,2,CPU0,"['3', '6', '4', '1']","['7', '5', '8', '2']","[None, '10']",['9']
143,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['3', '6', '4', '1', '10']","['7', '5', '8', '2']","[None, None]",['9']
143,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['6', '4', '1', '10']","['7', '5', '8', '2']","['3', None]",['9']
143,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['4', '1', '10']","['7', '5', '8', '2']","['3', '6']",['9']
145,3 finished CPU → ready queue,cpu_to_ready,3,CPU0,"['4', '1', '10', '3']","['7', '5', '8', '2']","[None, '6']",['9']
145,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['1', '10', '3']","['7', '5', '8', '2']","['4', '6']",['9']
147,6 finished CPU → ready queue,cpu_to_ready,6,CPU1,"['1', '10', '3', '6']","['7', '5', '8', '2']","['4', None]",['9']
147,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['10', '3', '6']","['7', '5', '8', '2']","['4', '1']",['9']
150,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['10', '3', '6', '4']","['7', '5', '8', '2']","[None, '1']",['9']
150,9 finished I/O → ready queue,io_to_ready,9,IO0,"['10', '3', '6', '4', '9']","['7', '5', '8', '2']","[None, '1']",[None]
150,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['3', '6', '4', '9']","['7', '5', '8', '2']","['10', '1']",[None]
150,7 dispatched to IO0,dispatch_io,7,IO0,"['3', '6', '4', '9']","['5', '8', '2']","['10', '1']",['7']
152,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['3', '6', '4', '9', '1']","['5', '8', '2']","['10', None]",['7']
152,7 finished I/O → ready queue,io_to_ready,7,IO0,"['3', '6', '4', '9', '1', '7']","['5', '8', '2']","['10', None]",[None]
152,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['6', '4', '9', '1', '7']","['5', '8', '2']","['10', '3']",[None]
152,5 dispatched to IO0,dispatch_io,5,IO0,"['6', '4', '9', '1', '7']","['8', '2']","['10', '3']",['5']
153,10 finished CPU → ready queue,cpu_to_ready,10,CPU0,"['6', '4', '9', '1', '7', '10']","['8', '2']","[None, '3']",['5']
153,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['4', '9', '1', '7', '10']","['8', '2']","['6', '3']",['5']
154,3 finished CPU → ready queue,cpu_to_ready,3,CPU1,"['4', '9', '1', '7', '10', '3']","['8', '2']","['6', None]",['5']
154,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['9', '1', '7', '10', '3']","['8', '2']","['6', '4']",['5']
156,4 finished CPU → ready queue,cpu_to_ready,4,CPU1,"['9', '1', '7', '10', '3', '4']","['8', '2']","['6', None]",['5']
156,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['1', '7', '10', '3', '4']","['8', '2']","['6', '9']",['5']
158,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['1', '7', '10', '3', '4', '6']","['8', '2']","[None, '9']",['5']
158,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['7', '10', '3', '4', '6']","['8', '2']","['1', '9']",['5']
159,5 finished I/O → ready queue,io_to_ready,5,IO0,"['7', '10', '3', '4', '6', '5']","['8', '2']","['1', '9']",[None]
159,8 dispatched to IO0,dispatch_io,8,IO0,"['7', '10', '3', '4', '6', '5']",['2'],"['1', '9']",['8']
161,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['7', '10', '3', '4', '6', '5', '9']",['2'],"['1', None]",['8']
161,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['10', '3', '4', '6', '5', '9']",['2'],"['1', '7']",['8']
163,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['10', '3', '4', '6', '5', '9', '1']",['2'],"[None, '7']",['8']
163,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['3', '4', '6', '5', '9', '1']",['2'],"['10', '7']",['8']
164,7 finished CPU → wait queue,cpu_to_io,7,CPU1,"['3', '4', '6', '5', '9', '1']","['2', '7']","['10', None]",['8']
164,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['4', '6', '5', '9', '1']","['2', '7']","['10', '3']",['8']
167,3 finished all bursts,finished,3,CPU1,"['4', '6', '5', '9', '1']","['2', '7']","['10', None]",['8']
167,8 finished I/O → ready queue,io_to_ready,8,IO0,"['4', '6', '5', '9', '1', '8']","['2', '7']","['10', None]",[None]
167,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['6', '5', '9', '1', '8']","['2', '7']","['10', '4']",[None]
167,2 dispatched to IO0,dispatch_io,2,IO0,"['6', '5', '9', '1', '8']",['7'],"['10', '4']",['2']
168,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['6', '5', '9', '1', '8', '10']",['7'],"[None, '4']",['2']
168,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['5', '9', '1', '8', '10']",['7'],"['6', '4']",['2']
170,6 finished CPU → wait queue,cpu_to_io,6,CPU0,"['5', '9', '1', '8', '10']","['7', '6']","[None, '4']",['2']
170,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['9', '1', '8', '10']","['7', '6']","['5', '4']",['2']
171,5 finished CPU → ready queue,cpu_to_ready,5,CPU0,"['9', '1', '8', '10', '5']","['7', '6']","[None, '4']",['2']
171,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['1', '8', '10', '5']","['7', '6']","['9', '4']",['2']
172,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['1', '8', '10', '5', '4']","['7', '6']","['9', None]",['2']
172,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['8', '10', '5', '4']","['7', '6']","['9', '1']",['2']
173,1 finished CPU → ready queue,cpu_to_ready,1,CPU1,"['8', '10', '5', '4', '1']","['7', '6']","['9', None]",['2']
173,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['10', '5', '4', '1']","['7', '6']","['9', '8']",['2']
176,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['10', '5', '4', '1', '9']","['7', '6']","[None, '8']",['2']
176,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['5', '4', '1', '9']","['7', '6']","['10', '8']",['2']
178,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['5', '4', '1', '9', '8']","['7', '6']","['10', None]",['2']
178,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['4', '1', '9', '8']","['7', '6']","['10', '5']",['2']
181,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['4', '1', '9', '8', '10']","['7', '6']","[None, '5']",['2']
181,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['1', '9', '8', '10']","['7', '6']","['4', '5']",['2']
183,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['1', '9', '8', '10', '5']","['7', '6']","['4', None]",['2']
183,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['9', '8', '10', '5']","['7', '6']","['4', '1']",['2']
186,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['9', '8', '10', '5', '4']","['7', '6']","[None, '1']",['2']
186,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['8', '10', '5', '4']","['7', '6']","['9', '1']",['2']
188,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['8', '10', '5', '4', '1']","['7', '6']","['9', None]",['2']
188,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['10', '5', '4', '1']","['7', '6']","['9', '8']",['2']
189,9 finished CPU → wait queue,cpu_to_io,9,CPU0,"['10', '5', '4', '1']","['7', '6', '9']","[None, '8']",['2']
189,8 finished CPU → ready queue,cpu_to_ready,8,CPU1,"['10', '5', '4', '1', '8']","['7', '6', '9']","[None, None]",['2']
189,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['5', '4', '1', '8']","['7', '6', '9']","['10', None]",['2']
189,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['4', '1', '8']","['7', '6', '9']","['10', '5']",['2']
190,2 finished I/O → ready queue,io_to_ready,2,IO0,"['4', '1', '8', '2']","['7', '6', '9']","['10', '5']",[None]
190,7 dispatched to IO0,dispatch_io,7,IO0,"['4', '1', '8', '2']","['6', '9']","['10', '5']",['7']
192,10 finished CPU → wait queue,cpu_to_io,10,CPU0,"['4', '1', '8', '2']","['6', '9', '10']","[None, '5']",['7']
192,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['1', '8', '2']","['6', '9', '10']","['4', '5']",['7']
193,5 finished CPU → wait queue,cpu_to_io,5,CPU1,"['1', '8', '2']","['6', '9', '10', '5']","['4', None]",['7']
193,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['8', '2']","['6', '9', '10', '5']","['4', '1']",['7']
196,1 finished CPU → ready queue,cpu_to_ready,1,CPU1,"['8', '2', '1']","['6', '9', '10', '5']","['4', None]",['7']
196,7 finished I/O → ready queue,io_to_ready,7,IO0,"['8', '2', '1', '7']","['6', '9', '10', '5']","['4', None]",[None]
196,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['2', '1', '7']","['6', '9', '10', '5']","['4', '8']",[None]
196,6 dispatched to IO0,dispatch_io,6,IO0,"['2', '1', '7']","['9', '10', '5']","['4', '8']",['6']
197,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['2', '1', '7', '4']","['9', '10', '5']","[None, '8']",['6']
197,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['1', '7', '4']","['9', '10', '5']","['2', '8']",['6']
201,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['1', '7', '4', '8']","['9', '10', '5']","['2', None]",['6']
201,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['7', '4', '8']","['9', '10', '5']","['2', '1']",['6']
202,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['7', '4', '8', '2']","['9', '10', '5']","[None, '1']",['6']
202,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['4', '8', '2']","['9', '10', '5']","['7', '1']",['6']
205,7 finished CPU → wait queue,cpu_to_io,7,CPU0,"['4', '8', '2']","['9', '10', '5', '7']","[None, '1']",['6']
205,1 finished CPU → ready queue,cpu_to_ready,1,CPU1,"['4', '8', '2', '1']","['9', '10', '5', '7']","[None, None]",['6']
205,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['8', '2', '1']","['9', '10', '5', '7']","['4', None]",['6']
205,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['2', '1']","['9', '10', '5', '7']","['4', '8']",['6']
208,4 finished CPU → ready queue,cpu_to_ready,4,CPU0,"['2', '1', '4']","['9', '10', '5', '7']","[None, '8']",['6']
208,8 finished CPU → ready queue,cpu_to_ready,8,CPU1,"['2', '1', '4', '8']","['9', '10', '5', '7']","[None, None]",['6']
208,6 finished I/O → ready queue,io_to_ready,6,IO0,"['2', '1', '4', '8', '6']","['9', '10', '5', '7']","[None, None]",[None]
208,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['1', '4', '8', '6']","['9', '10', '5', '7']","['2', None]",[None]
208,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['4', '8', '6']","['9', '10', '5', '7']","['2', '1']",[None]
208,9 dispatched to IO0,dispatch_io,9,IO0,"['4', '8', '6']","['10', '5', '7']","['2', '1']",['9']
211,2 finished CPU → ready queue,cpu_to_ready,2,CPU0,"['4', '8', '6', '2']","['10', '5', '7']","[None, '1']",['9']
211,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['8', '6', '2']","['10', '5', '7']","['4', '1']",['9']
213,1 finished CPU → ready queue,cpu_to_ready,1,CPU1,"['8', '6', '2', '1']","['10', '5', '7']","['4', None]",['9']
213,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['6', '2', '1']","['10', '5', '7']","['4', '8']",['9']
216,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['6', '2', '1', '4']","['10', '5', '7']","[None, '8']",['9']
216,8 finished CPU → ready queue,cpu_to_ready,8,CPU1,"['6', '2', '1', '4', '8']","['10', '5', '7']","[None, None]",['9']
216,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['2', '1', '4', '8']","['10', '5', '7']","['6', None]",['9']
216,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['1', '4', '8']","['10', '5', '7']","['6', '2']",['9']
217,2 finished all bursts,finished,2,CPU1,"['1', '4', '8']","['10', '5', '7']","['6', None]",['9']
217,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['4', '8']","['10', '5', '7']","['6', '1']",['9']
221,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['4', '8', '6']","['10', '5', '7']","[None, '1']",['9']
221,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['8', '6']","['10', '5', '7']","['4', '1']",['9']
222,4 finished CPU → ready queue,cpu_to_ready,4,CPU0,"['8', '6', '4']","['10', '5', '7']","[None, '1']",['9']
222,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['8', '6', '4', '1']","['10', '5', '7']","[None, None]",['9']
222,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['6', '4', '1']","['10', '5', '7']","['8', None]",['9']
222,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['4', '1']","['10', '5', '7']","['8', '6']",['9']
226,8 finished CPU → ready queue,cpu_to_ready,8,CPU0,"['4', '1', '8']","['10', '5', '7']","[None, '6']",['9']
226,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['1', '8']","['10', '5', '7']","['4', '6']",['9']
227,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['1', '8', '6']","['10', '5', '7']","['4', None]",['9']
227,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['8', '6']","['10', '5', '7']","['4', '1']",['9']
231,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['8', '6', '4']","['10', '5', '7']","[None, '1']",['9']
231,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['6', '4']","['10', '5', '7']","['8', '1']",['9']
232,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['6', '4', '1']","['10', '5', '7']","['8', None]",['9']
232,9 finished I/O → ready queue,io_to_ready,9,IO0,"['6', '4', '1', '9']","['10', '5', '7']","['8', None]",[None]
232,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['4', '1', '9']","['10', '5', '7']","['8', '6']",[None]
232,10 dispatched to IO0,dispatch_io,10,IO0,"['4', '1', '9']","['5', '7']","['8', '6']",['10']
235,6 finished CPU → ready queue,cpu_to_ready,6,CPU1,"['4', '1', '9', '6']","['5', '7']","['8', None]",['10']
235,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['1', '9', '6']","['5', '7']","['8', '4']",['10']
236,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['1', '9', '6', '8']","['5', '7']","[None, '4']",['10']
236,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['9', '6', '8']","['5', '7']","['1', '4']",['10']
238,1 finished CPU → wait queue,cpu_to_io,1,CPU0,"['9', '6', '8']","['5', '7', '1']","[None, '4']",['10']
238,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['6', '8']","['5', '7', '1']","['9', '4']",['10']
240,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['6', '8', '4']","['5', '7', '1']","['9', None]",['10']
240,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['8', '4']","['5', '7', '1']","['9', '6']",['10']
243,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['8', '4', '9']","['5', '7', '1']","[None, '6']",['10']
243,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['4', '9']","['5', '7', '1']","['8', '6']",['10']
244,6 finished CPU → ready queue,cpu_to_ready,6,CPU1,"['4', '9', '6']","['5', '7', '1']","['8', None]",['10']
244,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['9', '6']","['5', '7', '1']","['8', '4']",['10']
247,8 finished CPU → ready queue,cpu_to_ready,8,CPU0,"['9', '6', '8']","['5', '7', '1']","[None, '4']",['10']
247,4 finished CPU → wait queue,cpu_to_io,4,CPU1,"['9', '6', '8']","['5', '7', '1', '4']","[None, None]",['10']
247,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['6', '8']","['5', '7', '1', '4']","['9', None]",['10']
247,6 dispatched to CPU1,dispatch_cpu,6,CPU1,['8'],"['5', '7', '1', '4']","['9', '6']",['10']
250,10 finished I/O → ready queue,io_to_ready,10,IO0,"['8', '10']","['5', '7', '1', '4']","['9', '6']",[None]
250,5 dispatched to IO0,dispatch_io,5,IO0,"['8', '10']","['7', '1', '4']","['9', '6']",['5']
252,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['8', '10', '9']","['7', '1', '4']","[None, '6']",['5']
252,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['8', '10', '9', '6']","['7', '1', '4']","[None, None]",['5']
252,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['10', '9', '6']","['7', '1', '4']","['8', None]",['5']
252,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['9', '6']","['7', '1', '4']","['8', '10']",['5']
255,8 finished CPU → ready queue,cpu_to_ready,8,CPU0,"['9', '6', '8']","['7', '1', '4']","[None, '10']",['5']
255,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['6', '8']","['7', '1', '4']","['9', '10']",['5']
257,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['6', '8', '10']","['7', '1', '4']","['9', None]",['5']
257,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['8', '10']","['7', '1', '4']","['9', '6']",['5']
258,9 finished CPU → ready queue,cpu_to_ready,9,CPU0,"['8', '10', '9']","['7', '1', '4']","[None, '6']",['5']
258,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['10', '9']","['7', '1', '4']","['8', '6']",['5']
262,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['10', '9', '6']","['7', '1', '4']","['8', None]",['5']
262,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['9', '6']","['7', '1', '4']","['8', '10']",['5']
263,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['9', '6', '8']","['7', '1', '4']","[None, '10']",['5']
263,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['6', '8']","['7', '1', '4']","['9', '10']",['5']
267,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['6', '8', '10']","['7', '1', '4']","['9', None]",['5']
267,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['8', '10']","['7', '1', '4']","['9', '6']",['5']
268,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['8', '10', '9']","['7', '1', '4']","[None, '6']",['5']
268,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['10', '9']","['7', '1', '4']","['8', '6']",['5']
269,5 finished I/O → ready queue,io_to_ready,5,IO0,"['10', '9', '5']","['7', '1', '4']","['8', '6']",[None]
269,7 dispatched to IO0,dispatch_io,7,IO0,"['10', '9', '5']","['1', '4']","['8', '6']",['7']
272,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['10', '9', '5', '6']","['1', '4']","['8', None]",['7']
272,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['9', '5', '6']","['1', '4']","['8', '10']",['7']
273,8 finished all bursts,finished,8,CPU0,"['9', '5', '6']","['1', '4']","[None, '10']",['7']
273,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['5', '6']","['1', '4']","['9', '10']",['7']
274,7 finished I/O → ready queue,io_to_ready,7,IO0,"['5', '6', '7']","['1', '4']","['9', '10']",[None]
274,1 dispatched to IO0,dispatch_io,1,IO0,"['5', '6', '7']",['4'],"['9', '10']",['1']
276,9 finished CPU → ready queue,cpu_to_ready,9,CPU0,"['5', '6', '7', '9']",['4'],"[None, '10']",['1']
276,10 finished CPU → wait queue,cpu_to_io,10,CPU1,"['5', '6', '7', '9']","['4', '10']","[None, None]",['1']
276,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['6', '7', '9']","['4', '10']","['5', None]",['1']
276,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['7', '9']","['4', '10']","['5', '6']",['1']
281,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['7', '9', '5']","['4', '10']","[None, '6']",['1']
281,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['7', '9', '5', '6']","['4', '10']","[None, None]",['1']
281,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['9', '5', '6']","['4', '10']","['7', None]",['1']
281,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['5', '6']","['4', '10']","['7', '9']",['1']
284,7 finished CPU → wait queue,cpu_to_io,7,CPU0,"['5', '6']","['4', '10', '7']","[None, '9']",['1']
284,5 dispatched to CPU0,dispatch_cpu,5,CPU0,['6'],"['4', '10', '7']","['5', '9']",['1']
286,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['6', '9']","['4', '10', '7']","['5', None]",['1']
286,6 dispatched to CPU1,dispatch_cpu,6,CPU1,['9'],"['4', '10', '7']","['5', '6']",['1']
287,6 finished CPU → ready queue,cpu_to_ready,6,CPU1,"['9', '6']","['4', '10', '7']","['5', None]",['1']
287,9 dispatched to CPU1,dispatch_cpu,9,CPU1,['6'],"['4', '10', '7']","['5', '9']",['1']
288,9 finished all bursts,finished,9,CPU1,['6'],"['4', '10', '7']","['5', None]",['1']
288,6 dispatched to CPU1,dispatch_cpu,6,CPU1,[],"['4', '10', '7']","['5', '6']",['1']
289,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],"['4', '10', '7']","[None, '6']",['1']
289,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['4', '10', '7']","['5', '6']",['1']
291,1 finished I/O → ready queue,io_to_ready,1,IO0,['1'],"['4', '10', '7']","['5', '6']",[None]
291,4 dispatched to IO0,dispatch_io,4,IO0,['1'],"['10', '7']","['5', '6']",['4']
292,5 finished CPU → ready queue,cpu_to_ready,5,CPU0,"['1', '5']","['10', '7']","[None, '6']",['4']
292,1 dispatched to CPU0,dispatch_cpu,1,CPU0,['5'],"['10', '7']","['1', '6']",['4']
293,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['5', '6']","['10', '7']","['1', None]",['4']
293,5 dispatched to CPU1,dispatch_cpu,5,CPU1,['6'],"['10', '7']","['1', '5']",['4']
297,1 finished CPU → ready queue,cpu_to_ready,1,CPU0,"['6', '1']","['10', '7']","[None, '5']",['4']
297,6 dispatched to CPU0,dispatch_cpu,6,CPU0,['1'],"['10', '7']","['6', '5']",['4']
298,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['1', '5']","['10', '7']","['6', None]",['4']
298,1 dispatched to CPU1,dispatch_cpu,1,CPU1,['5'],"['10', '7']","['6', '1']",['4']
299,6 finished CPU → ready queue,cpu_to_ready,6,CPU0,"['5', '6']","['10', '7']","[None, '1']",['4']
299,5 dispatched to CPU0,dispatch_cpu,5,CPU0,['6'],"['10', '7']","['5', '1']",['4']
303,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['6', '1']","['10', '7']","['5', None]",['4']
303,6 dispatched to CPU1,dispatch_cpu,6,CPU1,['1'],"['10', '7']","['5', '6']",['4']
304,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['1', '5']","['10', '7']","[None, '6']",['4']
304,1 dispatched to CPU0,dispatch_cpu,1,CPU0,['5'],"['10', '7']","['1', '6']",['4']
305,1 finished all bursts,finished,1,CPU0,['5'],"['10', '7']","[None, '6']",['4']
305,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['10', '7']","['5', '6']",['4']
307,5 finished CPU → wait queue,cpu_to_io,5,CPU0,[],"['10', '7', '5']","[None, '6']",['4']
308,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,['6'],"['10', '7', '5']","[None, None]",['4']
308,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['10', '7', '5']","['6', None]",['4']
313,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],"['10', '7', '5']","[None, None]",['4']
313,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['10', '7', '5']","['6', None]",['4']
317,6 finished CPU → wait queue,cpu_to_io,6,CPU0,[],"['10', '7', '5', '6']","[None, None]",['4']
317,4 finished I/O → ready queue,io_to_ready,4,IO0,['4'],"['10', '7', '5', '6']","[None, None]",[None]
317,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['10', '7', '5', '6']","['4', None]",[None]
317,10 dispatched to IO0,dispatch_io,10,IO0,[],"['7', '5', '6']","['4', None]",['10']
322,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],"['7', '5', '6']","[None, None]",['10']
322,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['7', '5', '6']","['4', None]",['10']
327,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],"['7', '5', '6']","[None, None]",['10']
327,10 finished I/O → ready queue,io_to_ready,10,IO0,"['4', '10']","['7', '5', '6']","[None, None]",[None]
327,4 dispatched to CPU0,dispatch_cpu,4,CPU0,['10'],"['7', '5', '6']","['4', None]",[None]
327,10 dispatched to CPU1,dispatch_cpu,10,CPU1,[],"['7', '5', '6']","['4', '10']",[None]
327,7 dispatched to IO0,dispatch_io,7,IO0,[],"['5', '6']","['4', '10']",['7']
332,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],"['5', '6']","[None, '10']",['7']
332,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['4', '10']","['5', '6']","[None, None]",['7']
332,4 dispatched to CPU0,dispatch_cpu,4,CPU0,['10'],"['5', '6']","['4', None]",['7']
332,10 dispatched to CPU1,dispatch_cpu,10,CPU1,[],"['5', '6']","['4', '10']",['7']
333,10 finished CPU → wait queue,cpu_to_io,10,CPU1,[],"['5', '6', '10']","['4', None]",['7']
333,7 finished I/O → ready queue,io_to_ready,7,IO0,['7'],"['5', '6', '10']","['4', None]",[None]
333,7 dispatched to CPU1,dispatch_cpu,7,CPU1,[],"['5', '6', '10']","['4', '7']",[None]
333,5 dispatched to IO0,dispatch_io,5,IO0,[],"['6', '10']","['4', '7']",['5']
337,4 finished CPU → ready queue,cpu_to_ready,4,CPU0,['4'],"['6', '10']","[None, '7']",['5']
337,7 finished all bursts,finished,7,CPU1,['4'],"['6', '10']","[None, None]",['5']
337,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['6', '10']","['4', None]",['5']
342,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],"['6', '10']","[None, None]",['5']
342,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['6', '10']","['4', None]",['5']
347,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],"['6', '10']","[None, None]",['5']
347,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['6', '10']","['4', None]",['5']
349,4 finished all bursts,finished,4,CPU0,[],"['6', '10']","[None, None]",['5']
358,5 finished I/O → ready queue,io_to_ready,5,IO0,['5'],"['6', '10']","[None, None]",[None]
358,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['6', '10']","['5', None]",[None]
358,6 dispatched to IO0,dispatch_io,6,IO0,[],['10'],"['5', None]",['6']
363,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],['10'],"[None, None]",['6']
363,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],['10'],"['5', None]",['6']
364,5 finished all bursts,finished,5,CPU0,[],['10'],"[None, None]",['6']
378,6 finished I/O → ready queue,io_to_ready,6,IO0,['6'],['10'],"[None, None]",[None]
378,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],['10'],"['6', None]",[None]
378,10 dispatched to IO0,dispatch_io,10,IO0,[],[],"['6', None]",['10']
383,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],[],"[None, None]",['10']
383,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],[],"['6', None]",['10']
385,6 finished all bursts,finished,6,CPU0,[],[],"[None, None]",['10']
397,10 finished I/O → ready queue,io_to_ready,10,IO0,['10'],[],"[None, None]",[None]
397,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],[],"['10', None]",[None]
402,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],[],"[None, None]",[None]
402,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],[],"['10', None]",[None]
407,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],[],"[None, None]",[None]
407,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],[],"['10', None]",[None]
410,10 finished CPU → ready queue,cpu_to_ready,10,CPU0,['10'],[],"[None, None]",[None]
410,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],[],"['10', None]",[None]
414,10 finished all bursts,finished,10,CPU0,[],[],"[None, None]",[None]
