Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Apr 24 02:53:12 2021
| Host         : DESKTOP-800E6G0 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file fpga_clock_control_sets_placed.rpt
| Design       : fpga_clock
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    51 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     6 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              92 |           25 |
| Yes          | No                    | No                     |              42 |           20 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               3 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------+--------------------------------+------------------+----------------+--------------+
|  Clock Signal  |        Enable Signal        |        Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------------+--------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | SETUP/MVTG/r_reg_0          |                                |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | SETUP/MVTG/r_reg_0          | SETUP/MVTG/r_reg_reg_2         |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG | SETUP/MVTG/E[0]             |                                |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | SETUP/MVTG/r_reg_reg_0[0]   |                                |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG | SETUP/MVTG/r_reg_reg[0]     |                                |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG | SETUP/SGTG/E[0]             |                                |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG | CLKCTR0/PLS0/r_reg_reg[0]   |                                |                4 |              6 |         1.50 |
|  clk_IBUF_BUFG | CLKCTR0/PLS0/r_reg_reg_0[0] |                                |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | CLKCTR0/PLS0/E[0]           |                                |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG |                             |                                |                9 |             12 |         1.33 |
|  clk_IBUF_BUFG |                             | DISPDVR/CTR0/r_reg[17]_i_1_n_0 |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG |                             | BLNKR/CLKDIV/max               |                6 |             23 |         3.83 |
|  clk_IBUF_BUFG |                             | SETUP/PLS1/r_reg_reg[12]_1     |                7 |             26 |         3.71 |
|  clk_IBUF_BUFG |                             | CLKCTR0/PLS0/r_reg_reg[5]_0    |                7 |             26 |         3.71 |
+----------------+-----------------------------+--------------------------------+------------------+----------------+--------------+


