$comment
	File created using the following command:
		vcd file EUBlockDiagram.msim.vcd -direction
$end
$date
	Sun Oct 31 00:35:04 2021
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module EUBlockDiagram_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 10 " command [9:0] $end
$var wire 1 # out [3] $end
$var wire 1 $ out [2] $end
$var wire 1 % out [1] $end
$var wire 1 & out [0] $end

$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 . command[9]~input_o $end
$var wire 1 / command[8]~input_o $end
$var wire 1 0 command[6]~input_o $end
$var wire 1 1 command[3]~input_o $end
$var wire 1 2 command[7]~input_o $end
$var wire 1 3 clk~input_o $end
$var wire 1 4 clk~inputCLKENA0_outclk $end
$var wire 1 5 command[4]~input_o $end
$var wire 1 6 command[5]~input_o $end
$var wire 1 7 inst|inst2|inst5~combout $end
$var wire 1 8 Breg|inst~q $end
$var wire 1 9 inst|inst2|inst6~combout $end
$var wire 1 : Creg|inst~q $end
$var wire 1 ; inst|inst2|inst4~combout $end
$var wire 1 < Areg|inst~q $end
$var wire 1 = inst|inst|inst|inst2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout $end
$var wire 1 > inst|inst|inst1|inst2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout $end
$var wire 1 ? command[1]~input_o $end
$var wire 1 @ command[0]~input_o $end
$var wire 1 A Areg|inst3~feeder_combout $end
$var wire 1 B Areg|inst3~q $end
$var wire 1 C Creg|inst3~q $end
$var wire 1 D inst|inst|inst|inst2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout $end
$var wire 1 E inst2|inst2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout $end
$var wire 1 F Breg|inst3~q $end
$var wire 1 G inst|inst|inst1|inst2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout $end
$var wire 1 H Breg|inst2~q $end
$var wire 1 I Areg|inst2~q $end
$var wire 1 J inst|inst|inst|inst2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout $end
$var wire 1 K inst2|inst2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout $end
$var wire 1 L Creg|inst2~q $end
$var wire 1 M inst|inst|inst1|inst2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout $end
$var wire 1 N command[2]~input_o $end
$var wire 1 O Creg|inst1~q $end
$var wire 1 P Areg|inst1~q $end
$var wire 1 Q inst|inst|inst|inst2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout $end
$var wire 1 R inst2|inst5|inst1|inst4~combout $end
$var wire 1 S inst2|inst2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout $end
$var wire 1 T Breg|inst1~q $end
$var wire 1 U inst|inst|inst1|inst2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout $end
$var wire 1 V inst2|inst2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout $end
$var wire 1 W inst2|inst2|$00000|auto_generated|l1_w3_n0_mux_dataout~1_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
b11000001 "
1&
0%
0$
0#
0'
1(
x)
1*
1+
1,
0-
0.
0/
10
01
12
13
14
05
06
07
08
09
0:
1;
0<
0=
0>
0?
1@
1A
0B
0C
1D
1E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
$end
#50000
0!
03
04
#100000
b11010001 "
b11010011 "
b11010010 "
1!
0@
1?
15
13
14
0;
17
1J
0D
1K
0E
0&
1%
0A
1B
#150000
0!
03
04
#200000
b11110010 "
b11110110 "
b11100110 "
b11100100 "
1!
0?
1N
05
16
13
14
19
07
1Q
0J
0K
1S
1$
0%
1H
#250000
0!
03
04
#300000
b1011100100 "
b1001100100 "
b1000100100 "
b1000000100 "
b1000000000 "
b1000010000 "
1!
0N
15
06
00
02
1.
13
14
0Q
1D
1M
09
17
1K
1E
0S
0$
1&
1%
1A
1O
#350000
0!
03
04
#400000
b1001010000 "
b1001110000 "
b1001100000 "
1!
05
16
10
13
14
1J
0D
1U
0M
19
07
1S
0E
0&
1$
0A
1F
1D
1E
1&
1A
#450000
0!
03
04
#500000
b1101100000 "
1!
1/
13
14
0S
0K
0E
0&
0%
0$
0A
1L
1C
1G
1M
1V
1R
1K
1E
1&
1%
1A
#550000
0!
03
04
#600000
b101100000 "
b100100000 "
b100000000 "
b0 "
1!
06
00
0/
0.
13
14
0J
0U
0M
1;
09
0V
0R
0K
0%
0O
#650000
0!
03
04
#700000
1!
13
14
#750000
0!
03
04
#800000
1!
13
14
#850000
0!
03
04
#900000
1!
13
14
#950000
0!
03
04
#1000000
