#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed May 28 13:29:39 2025
# Process ID: 20992
# Current directory: E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.runs/ram_r_50_synth_1
# Command line: vivado.exe -log ram_r_50.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ram_r_50.tcl
# Log file: E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.runs/ram_r_50_synth_1/ram_r_50.vds
# Journal file: E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.runs/ram_r_50_synth_1\vivado.jou
#-----------------------------------------------------------
source ram_r_50.tcl -notrace
