# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../adc_characterization_fin.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../adc_characterization_fin.gen/sources_1/bd/system/ipshared/86fe/hdl" --include "/home/nehaal-raj/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../adc_characterization_fin.srcs/sources_1/new/sign_extension.v" \
"../../../../adc_characterization_fin.srcs/sources_1/new/Counter_control.v" \
"../../../../adc_characterization_fin.srcs/sources_1/new/Mag_valid.v" \
"../../../../adc_characterization_fin.srcs/sources_1/new/Counter_enable_fft.v" \
"../../../../adc_characterization_fin.srcs/sources_1/new/Counter_buffer_fft.v" \
"../../../../adc_characterization_fin.srcs/sources_1/new/Mag_delay.v" \
"../../../../adc_characterization_fin.srcs/sources_1/new/CE_delay.v" \
"../../../../adc_characterization_fin.srcs/sources_1/new/ACC.v" \
"../../../../adc_characterization_fin.srcs/sources_1/new/MUX.v" \
"../../../../adc_characterization_fin.srcs/sources_1/new/Counter_control_acc.v" \
"../../../../adc_characterization_fin.ip_user_files/bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v" \
"../../../../adc_characterization_fin.ip_user_files/bd/system/ip/system_ps7_0_axi_periph_imp_xbar_0/sim/system_ps7_0_axi_periph_imp_xbar_0.v" \
"../../../../adc_characterization_fin.ip_user_files/bd/system/ipshared/a6af/src/axis_red_pitaya_adc.v" \
"../../../../adc_characterization_fin.ip_user_files/bd/system/ip/system_axis_red_pitaya_adc_0_0/sim/system_axis_red_pitaya_adc_0_0.v" \
"../../../../adc_characterization_fin.ip_user_files/bd/system/ip/system_xlslice_0_0/sim/system_xlslice_0_0.v" \
"../../../../adc_characterization_fin.ip_user_files/bd/system/ip/system_sign_extension_0_0/sim/system_sign_extension_0_0.v" \
"../../../../adc_characterization_fin.ip_user_files/bd/system/ip/system_blk_mem_gen_0_1/sim/system_blk_mem_gen_0_1.v" \
"../../../../adc_characterization_fin.ip_user_files/bd/system/ip/system_Counter_control_0_0/sim/system_Counter_control_0_0.v" \
"../../../../adc_characterization_fin.ip_user_files/bd/system/ip/system_xlconstant_0_0/sim/system_xlconstant_0_0.v" \
"../../../../adc_characterization_fin.ip_user_files/bd/system/ip/system_xlslice_0_1/sim/system_xlslice_0_1.v" \
"../../../../adc_characterization_fin.ip_user_files/bd/system/ip/system_xlconstant_1_1/sim/system_xlconstant_1_1.v" \
"../../../../adc_characterization_fin.ip_user_files/bd/system/ip/system_xlconcat_0_1/sim/system_xlconcat_0_1.v" \
"../../../../adc_characterization_fin.ip_user_files/bd/system/ip/system_xlconstant_0_1/sim/system_xlconstant_0_1.v" \
"../../../../adc_characterization_fin.ip_user_files/bd/system/ip/system_xlslice_1_0/sim/system_xlslice_1_0.v" \
"../../../../adc_characterization_fin.ip_user_files/bd/system/ip/system_xlslice_1_1/sim/system_xlslice_1_1.v" \
"../../../../adc_characterization_fin.ip_user_files/bd/system/ip/system_Mag_valid_0_0/sim/system_Mag_valid_0_0.v" \
"../../../../adc_characterization_fin.ip_user_files/bd/system/ip/system_Counter_enable_fft_0_0/sim/system_Counter_enable_fft_0_0.v" \
"../../../../adc_characterization_fin.ip_user_files/bd/system/ip/system_counter_buffer_fft_0_0/sim/system_counter_buffer_fft_0_0.v" \
"../../../../adc_characterization_fin.ip_user_files/bd/system/ip/system_Mag_delay_0_0/sim/system_Mag_delay_0_0.v" \
"../../../../adc_characterization_fin.ip_user_files/bd/system/ip/system_blk_mem_gen_0_2/sim/system_blk_mem_gen_0_2.v" \
"../../../../adc_characterization_fin.ip_user_files/bd/system/ip/system_CE_delay_0_0/sim/system_CE_delay_0_0.v" \
"../../../../adc_characterization_fin.ip_user_files/bd/system/ip/system_ACC_0_0/sim/system_ACC_0_0.v" \
"../../../../adc_characterization_fin.ip_user_files/bd/system/ip/system_MUX_0_0/sim/system_MUX_0_0.v" \
"../../../../adc_characterization_fin.ip_user_files/bd/system/ip/system_Counter_control_acc_0_0/sim/system_Counter_control_acc_0_0.v" \
"../../../../adc_characterization_fin.ip_user_files/bd/system/ip/system_blk_mem_gen_1_1/sim/system_blk_mem_gen_1_1.v" \
"../../../../adc_characterization_fin.ip_user_files/bd/system/sim/system.v" \
"../../../../adc_characterization_fin.ip_user_files/bd/system/ip/system_ps7_0_axi_periph_imp_auto_pc_1/sim/system_ps7_0_axi_periph_imp_auto_pc_1.v" \
"../../../../adc_characterization_fin.ip_user_files/bd/system/ip/system_ps7_0_axi_periph_imp_auto_us_0/sim/system_ps7_0_axi_periph_imp_auto_us_0.v" \
"../../../../adc_characterization_fin.ip_user_files/bd/system/ip/system_ps7_0_axi_periph_imp_auto_ds_0/sim/system_ps7_0_axi_periph_imp_auto_ds_0.v" \
"../../../../adc_characterization_fin.ip_user_files/bd/system/ip/system_ps7_0_axi_periph_imp_auto_pc_0/sim/system_ps7_0_axi_periph_imp_auto_pc_0.v" \
"../../../../adc_characterization_fin.gen/sources_1/bd/system/hdl/system_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
