#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Nov  8 20:42:19 2024
# Process ID: 2884
# Current directory: D:/VerlilogCode/ComputerStructure/exp4/IMem
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15216 D:\VerlilogCode\ComputerStructure\exp4\IMem\IMem.xpr
# Log file: D:/VerlilogCode/ComputerStructure/exp4/IMem/vivado.log
# Journal file: D:/VerlilogCode/ComputerStructure/exp4/IMem\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/VerlilogCode/ComputerStructure/exp4/IMem/IMem.xpr
update_compile_order -fileset sources_1
file mkdir D:/VerlilogCode/ComputerStructure/exp4/IMem/IMem.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/VerlilogCode/ComputerStructure/exp4/IMem/IMem.srcs/sim_1/new/sim_IMEM.v w ]
add_files -fileset sim_1 D:/VerlilogCode/ComputerStructure/exp4/IMem/IMem.srcs/sim_1/new/sim_IMEM.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source sim_IMem.tcl
close_sim
launch_simulation
source sim_IMem.tcl
close_sim
launch_simulation
source sim_IMem.tcl
close_sim
launch_simulation
source sim_IMem.tcl
close_sim
launch_simulation
source sim_IMem.tcl
close_sim
close_project
open_project D:/VerlilogCode/ComputerStructure/exp4/RAM/RAM.xpr
update_compile_order -fileset sources_1
close_project
open_project D:/VerlilogCode/ComputerStructure/exp4/IMem/IMem.xpr
update_compile_order -fileset sources_1
launch_simulation
source sim_IMem.tcl
close_sim
close_project
open_project D:/VerlilogCode/ComputerStructure/exp4/RegFile/RegFile.xpr
update_compile_order -fileset sources_1
file mkdir D:/VerlilogCode/ComputerStructure/exp4/RegFile/RegFile.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/VerlilogCode/ComputerStructure/exp4/RegFile/RegFile.srcs/sim_1/new/sim_RegFile.v w ]
add_files -fileset sim_1 D:/VerlilogCode/ComputerStructure/exp4/RegFile/RegFile.srcs/sim_1/new/sim_RegFile.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
source sim_RegFile.tcl
close_sim
