

================================================================
== Vivado HLS Report for 'FIR16BitA'
================================================================
* Date:           Wed Jul  1 00:51:29 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        FIR16BitA
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.742|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |  144|  144|  129|  129| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 129, depth = 145


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 145
* Pipeline : 1
  Pipeline-0 : II = 129, D = 145, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.41>
ST_1 : Operation 146 [2/2] (3.25ns)   --->   "%m_filterArray_load = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 127), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 146 'load' 'm_filterArray_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_1 : Operation 147 [2/2] (3.25ns)   --->   "%m_filterArray_load_1 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 126), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 147 'load' 'm_filterArray_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_1 : Operation 148 [1/1] (1.00ns)   --->   "%a_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %a) nounwind" [FIR16BitA/FIR16BitA.c:17]   --->   Operation 148 'read' 'a_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln17 = trunc i32 %a_read to i16" [FIR16BitA/FIR16BitA.c:17]   --->   Operation 149 'trunc' 'trunc_ln17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln22 = sext i16 %trunc_ln17 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 150 'sext' 'sext_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [6/6] (6.41ns)   --->   "%tmp = sitofp i32 %sext_ln22 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 151 'sitofp' 'tmp' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.41>
ST_2 : Operation 152 [1/2] (3.25ns)   --->   "%m_filterArray_load = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 127), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 152 'load' 'm_filterArray_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_2 : Operation 153 [1/2] (3.25ns)   --->   "%m_filterArray_load_1 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 126), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 153 'load' 'm_filterArray_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_2 : Operation 154 [2/2] (3.25ns)   --->   "%m_filterArray_load_2 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 125), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 154 'load' 'm_filterArray_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_2 : Operation 155 [2/2] (3.25ns)   --->   "%m_filterArray_load_3 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 124), align 8" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 155 'load' 'm_filterArray_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_2 : Operation 156 [5/6] (6.41ns)   --->   "%tmp = sitofp i32 %sext_ln22 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 156 'sitofp' 'tmp' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.41>
ST_3 : Operation 157 [1/2] (3.25ns)   --->   "%m_filterArray_load_2 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 125), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 157 'load' 'm_filterArray_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_3 : Operation 158 [1/2] (3.25ns)   --->   "%m_filterArray_load_3 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 124), align 8" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 158 'load' 'm_filterArray_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_3 : Operation 159 [2/2] (3.25ns)   --->   "%m_filterArray_load_4 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 123), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 159 'load' 'm_filterArray_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_3 : Operation 160 [2/2] (3.25ns)   --->   "%m_filterArray_load_5 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 122), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 160 'load' 'm_filterArray_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_3 : Operation 161 [4/6] (6.41ns)   --->   "%tmp = sitofp i32 %sext_ln22 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 161 'sitofp' 'tmp' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln22_127 = sext i16 %m_filterArray_load_1 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 162 'sext' 'sext_ln22_127' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 163 [6/6] (6.41ns)   --->   "%tmp_127 = sitofp i32 %sext_ln22_127 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 163 'sitofp' 'tmp_127' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.41>
ST_4 : Operation 164 [1/2] (3.25ns)   --->   "%m_filterArray_load_4 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 123), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 164 'load' 'm_filterArray_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_4 : Operation 165 [1/2] (3.25ns)   --->   "%m_filterArray_load_5 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 122), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 165 'load' 'm_filterArray_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_4 : Operation 166 [2/2] (3.25ns)   --->   "%m_filterArray_load_6 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 121), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 166 'load' 'm_filterArray_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_4 : Operation 167 [2/2] (3.25ns)   --->   "%m_filterArray_load_7 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 120), align 16" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 167 'load' 'm_filterArray_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_4 : Operation 168 [3/6] (6.41ns)   --->   "%tmp = sitofp i32 %sext_ln22 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 168 'sitofp' 'tmp' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln22_126 = sext i16 %m_filterArray_load_2 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 169 'sext' 'sext_ln22_126' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 170 [6/6] (6.41ns)   --->   "%tmp_126 = sitofp i32 %sext_ln22_126 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 170 'sitofp' 'tmp_126' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 171 [5/6] (6.41ns)   --->   "%tmp_127 = sitofp i32 %sext_ln22_127 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 171 'sitofp' 'tmp_127' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.41>
ST_5 : Operation 172 [1/2] (3.25ns)   --->   "%m_filterArray_load_6 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 121), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 172 'load' 'm_filterArray_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_5 : Operation 173 [1/2] (3.25ns)   --->   "%m_filterArray_load_7 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 120), align 16" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 173 'load' 'm_filterArray_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_5 : Operation 174 [2/2] (3.25ns)   --->   "%m_filterArray_load_8 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 119), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 174 'load' 'm_filterArray_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_5 : Operation 175 [2/2] (3.25ns)   --->   "%m_filterArray_load_9 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 118), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 175 'load' 'm_filterArray_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_5 : Operation 176 [2/6] (6.41ns)   --->   "%tmp = sitofp i32 %sext_ln22 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 176 'sitofp' 'tmp' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 177 [5/6] (6.41ns)   --->   "%tmp_126 = sitofp i32 %sext_ln22_126 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 177 'sitofp' 'tmp_126' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 178 [4/6] (6.41ns)   --->   "%tmp_127 = sitofp i32 %sext_ln22_127 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 178 'sitofp' 'tmp_127' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln22_128 = sext i16 %m_filterArray_load to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 179 'sext' 'sext_ln22_128' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 180 [6/6] (6.41ns)   --->   "%tmp_128 = sitofp i32 %sext_ln22_128 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 180 'sitofp' 'tmp_128' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.41>
ST_6 : Operation 181 [1/2] (3.25ns)   --->   "%m_filterArray_load_8 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 119), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 181 'load' 'm_filterArray_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_6 : Operation 182 [1/2] (3.25ns)   --->   "%m_filterArray_load_9 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 118), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 182 'load' 'm_filterArray_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_6 : Operation 183 [2/2] (3.25ns)   --->   "%m_filterArray_load_10 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 117), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 183 'load' 'm_filterArray_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_6 : Operation 184 [2/2] (3.25ns)   --->   "%m_filterArray_load_11 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 116), align 8" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 184 'load' 'm_filterArray_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_6 : Operation 185 [1/6] (6.41ns)   --->   "%tmp = sitofp i32 %sext_ln22 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 185 'sitofp' 'tmp' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln22_121 = sext i16 %m_filterArray_load_7 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 186 'sext' 'sext_ln22_121' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 187 [6/6] (6.41ns)   --->   "%tmp_121 = sitofp i32 %sext_ln22_121 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 187 'sitofp' 'tmp_121' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 188 [4/6] (6.41ns)   --->   "%tmp_126 = sitofp i32 %sext_ln22_126 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 188 'sitofp' 'tmp_126' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 189 [3/6] (6.41ns)   --->   "%tmp_127 = sitofp i32 %sext_ln22_127 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 189 'sitofp' 'tmp_127' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 190 [5/6] (6.41ns)   --->   "%tmp_128 = sitofp i32 %sext_ln22_128 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 190 'sitofp' 'tmp_128' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.41>
ST_7 : Operation 191 [1/2] (3.25ns)   --->   "%m_filterArray_load_10 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 117), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 191 'load' 'm_filterArray_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_7 : Operation 192 [1/2] (3.25ns)   --->   "%m_filterArray_load_11 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 116), align 8" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 192 'load' 'm_filterArray_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_7 : Operation 193 [2/2] (3.25ns)   --->   "%m_filterArray_load_12 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 115), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 193 'load' 'm_filterArray_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_7 : Operation 194 [2/2] (3.25ns)   --->   "%m_filterArray_load_13 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 114), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 194 'load' 'm_filterArray_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_7 : Operation 195 [4/4] (5.70ns)   --->   "%tmp_3 = fmul float %tmp, 0x3FA2446220000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 195 'fmul' 'tmp_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln22_119 = sext i16 %m_filterArray_load_9 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 196 'sext' 'sext_ln22_119' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 197 [6/6] (6.41ns)   --->   "%tmp_119 = sitofp i32 %sext_ln22_119 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 197 'sitofp' 'tmp_119' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 198 [5/6] (6.41ns)   --->   "%tmp_121 = sitofp i32 %sext_ln22_121 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 198 'sitofp' 'tmp_121' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 199 [3/6] (6.41ns)   --->   "%tmp_126 = sitofp i32 %sext_ln22_126 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 199 'sitofp' 'tmp_126' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 200 [2/6] (6.41ns)   --->   "%tmp_127 = sitofp i32 %sext_ln22_127 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 200 'sitofp' 'tmp_127' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 201 [4/6] (6.41ns)   --->   "%tmp_128 = sitofp i32 %sext_ln22_128 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 201 'sitofp' 'tmp_128' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.41>
ST_8 : Operation 202 [1/2] (3.25ns)   --->   "%m_filterArray_load_12 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 115), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 202 'load' 'm_filterArray_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_8 : Operation 203 [1/2] (3.25ns)   --->   "%m_filterArray_load_13 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 114), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 203 'load' 'm_filterArray_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_8 : Operation 204 [2/2] (3.25ns)   --->   "%m_filterArray_load_14 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 113), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 204 'load' 'm_filterArray_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_8 : Operation 205 [2/2] (3.25ns)   --->   "%m_filterArray_load_15 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 112), align 16" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 205 'load' 'm_filterArray_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_8 : Operation 206 [3/4] (5.70ns)   --->   "%tmp_3 = fmul float %tmp, 0x3FA2446220000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 206 'fmul' 'tmp_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln22_117 = sext i16 %m_filterArray_load_11 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 207 'sext' 'sext_ln22_117' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 208 [6/6] (6.41ns)   --->   "%tmp_117 = sitofp i32 %sext_ln22_117 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 208 'sitofp' 'tmp_117' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 209 [5/6] (6.41ns)   --->   "%tmp_119 = sitofp i32 %sext_ln22_119 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 209 'sitofp' 'tmp_119' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 210 [4/6] (6.41ns)   --->   "%tmp_121 = sitofp i32 %sext_ln22_121 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 210 'sitofp' 'tmp_121' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 211 [2/6] (6.41ns)   --->   "%tmp_126 = sitofp i32 %sext_ln22_126 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 211 'sitofp' 'tmp_126' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 212 [1/6] (6.41ns)   --->   "%tmp_127 = sitofp i32 %sext_ln22_127 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 212 'sitofp' 'tmp_127' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 213 [3/6] (6.41ns)   --->   "%tmp_128 = sitofp i32 %sext_ln22_128 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 213 'sitofp' 'tmp_128' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.41>
ST_9 : Operation 214 [1/2] (3.25ns)   --->   "%m_filterArray_load_14 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 113), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 214 'load' 'm_filterArray_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_9 : Operation 215 [1/2] (3.25ns)   --->   "%m_filterArray_load_15 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 112), align 16" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 215 'load' 'm_filterArray_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_9 : Operation 216 [2/2] (3.25ns)   --->   "%m_filterArray_load_16 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 111), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 216 'load' 'm_filterArray_load_16' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_9 : Operation 217 [2/2] (3.25ns)   --->   "%m_filterArray_load_17 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 110), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 217 'load' 'm_filterArray_load_17' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_9 : Operation 218 [2/4] (5.70ns)   --->   "%tmp_3 = fmul float %tmp, 0x3FA2446220000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 218 'fmul' 'tmp_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln22_115 = sext i16 %m_filterArray_load_13 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 219 'sext' 'sext_ln22_115' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 220 [6/6] (6.41ns)   --->   "%tmp_115 = sitofp i32 %sext_ln22_115 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 220 'sitofp' 'tmp_115' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 221 [5/6] (6.41ns)   --->   "%tmp_117 = sitofp i32 %sext_ln22_117 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 221 'sitofp' 'tmp_117' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 222 [4/6] (6.41ns)   --->   "%tmp_119 = sitofp i32 %sext_ln22_119 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 222 'sitofp' 'tmp_119' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 223 [3/6] (6.41ns)   --->   "%tmp_121 = sitofp i32 %sext_ln22_121 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 223 'sitofp' 'tmp_121' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 224 [1/6] (6.41ns)   --->   "%tmp_126 = sitofp i32 %sext_ln22_126 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 224 'sitofp' 'tmp_126' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 225 [4/4] (5.70ns)   --->   "%tmp_3_126 = fmul float %tmp_127, 0x3F90449020000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 225 'fmul' 'tmp_3_126' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 226 [2/6] (6.41ns)   --->   "%tmp_128 = sitofp i32 %sext_ln22_128 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 226 'sitofp' 'tmp_128' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.41>
ST_10 : Operation 227 [1/2] (3.25ns)   --->   "%m_filterArray_load_16 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 111), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 227 'load' 'm_filterArray_load_16' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_10 : Operation 228 [1/2] (3.25ns)   --->   "%m_filterArray_load_17 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 110), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 228 'load' 'm_filterArray_load_17' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_10 : Operation 229 [2/2] (3.25ns)   --->   "%m_filterArray_load_18 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 109), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 229 'load' 'm_filterArray_load_18' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_10 : Operation 230 [2/2] (3.25ns)   --->   "%m_filterArray_load_19 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 108), align 8" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 230 'load' 'm_filterArray_load_19' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_10 : Operation 231 [1/4] (5.70ns)   --->   "%tmp_3 = fmul float %tmp, 0x3FA2446220000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 231 'fmul' 'tmp_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 232 [1/1] (0.00ns)   --->   "%sext_ln22_113 = sext i16 %m_filterArray_load_15 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 232 'sext' 'sext_ln22_113' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 233 [6/6] (6.41ns)   --->   "%tmp_113 = sitofp i32 %sext_ln22_113 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 233 'sitofp' 'tmp_113' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 234 [5/6] (6.41ns)   --->   "%tmp_115 = sitofp i32 %sext_ln22_115 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 234 'sitofp' 'tmp_115' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 235 [4/6] (6.41ns)   --->   "%tmp_117 = sitofp i32 %sext_ln22_117 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 235 'sitofp' 'tmp_117' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 236 [3/6] (6.41ns)   --->   "%tmp_119 = sitofp i32 %sext_ln22_119 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 236 'sitofp' 'tmp_119' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 237 [2/6] (6.41ns)   --->   "%tmp_121 = sitofp i32 %sext_ln22_121 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 237 'sitofp' 'tmp_121' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 238 [4/4] (5.70ns)   --->   "%tmp_3_125 = fmul float %tmp_126, 0x3F88EBA380000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 238 'fmul' 'tmp_3_125' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 239 [3/4] (5.70ns)   --->   "%tmp_3_126 = fmul float %tmp_127, 0x3F90449020000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 239 'fmul' 'tmp_3_126' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 240 [1/6] (6.41ns)   --->   "%tmp_128 = sitofp i32 %sext_ln22_128 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 240 'sitofp' 'tmp_128' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 241 [1/2] (3.25ns)   --->   "%m_filterArray_load_18 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 109), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 241 'load' 'm_filterArray_load_18' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_11 : Operation 242 [1/2] (3.25ns)   --->   "%m_filterArray_load_19 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 108), align 8" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 242 'load' 'm_filterArray_load_19' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_11 : Operation 243 [2/2] (3.25ns)   --->   "%m_filterArray_load_20 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 107), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 243 'load' 'm_filterArray_load_20' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_11 : Operation 244 [2/2] (3.25ns)   --->   "%m_filterArray_load_21 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 106), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 244 'load' 'm_filterArray_load_21' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_11 : Operation 245 [2/2] (7.30ns)   --->   "%tmp_4 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 245 'call' 'tmp_4' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 246 [1/1] (0.00ns)   --->   "%sext_ln22_111 = sext i16 %m_filterArray_load_17 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 246 'sext' 'sext_ln22_111' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 247 [6/6] (6.41ns)   --->   "%tmp_111 = sitofp i32 %sext_ln22_111 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 247 'sitofp' 'tmp_111' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 248 [5/6] (6.41ns)   --->   "%tmp_113 = sitofp i32 %sext_ln22_113 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 248 'sitofp' 'tmp_113' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 249 [4/6] (6.41ns)   --->   "%tmp_115 = sitofp i32 %sext_ln22_115 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 249 'sitofp' 'tmp_115' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 250 [3/6] (6.41ns)   --->   "%tmp_117 = sitofp i32 %sext_ln22_117 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 250 'sitofp' 'tmp_117' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 251 [2/6] (6.41ns)   --->   "%tmp_119 = sitofp i32 %sext_ln22_119 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 251 'sitofp' 'tmp_119' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 252 [1/6] (6.41ns)   --->   "%tmp_121 = sitofp i32 %sext_ln22_121 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 252 'sitofp' 'tmp_121' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 253 [3/4] (5.70ns)   --->   "%tmp_3_125 = fmul float %tmp_126, 0x3F88EBA380000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 253 'fmul' 'tmp_3_125' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 254 [2/4] (5.70ns)   --->   "%tmp_3_126 = fmul float %tmp_127, 0x3F90449020000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 254 'fmul' 'tmp_3_126' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 255 [4/4] (5.70ns)   --->   "%tmp_3_127 = fmul float %tmp_128, 0x3FA2446220000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 255 'fmul' 'tmp_3_127' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.41>
ST_12 : Operation 256 [1/2] (3.25ns)   --->   "%m_filterArray_load_20 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 107), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 256 'load' 'm_filterArray_load_20' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_12 : Operation 257 [1/2] (3.25ns)   --->   "%m_filterArray_load_21 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 106), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 257 'load' 'm_filterArray_load_21' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_12 : Operation 258 [2/2] (3.25ns)   --->   "%m_filterArray_load_22 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 105), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 258 'load' 'm_filterArray_load_22' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_12 : Operation 259 [2/2] (3.25ns)   --->   "%m_filterArray_load_23 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 104), align 16" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 259 'load' 'm_filterArray_load_23' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_12 : Operation 260 [1/2] (3.25ns)   --->   "%tmp_4 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 260 'call' 'tmp_4' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 261 [1/1] (0.00ns)   --->   "%sext_ln22_109 = sext i16 %m_filterArray_load_19 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 261 'sext' 'sext_ln22_109' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 262 [6/6] (6.41ns)   --->   "%tmp_109 = sitofp i32 %sext_ln22_109 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 262 'sitofp' 'tmp_109' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 263 [5/6] (6.41ns)   --->   "%tmp_111 = sitofp i32 %sext_ln22_111 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 263 'sitofp' 'tmp_111' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 264 [4/6] (6.41ns)   --->   "%tmp_113 = sitofp i32 %sext_ln22_113 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 264 'sitofp' 'tmp_113' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 265 [3/6] (6.41ns)   --->   "%tmp_115 = sitofp i32 %sext_ln22_115 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 265 'sitofp' 'tmp_115' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 266 [2/6] (6.41ns)   --->   "%tmp_117 = sitofp i32 %sext_ln22_117 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 266 'sitofp' 'tmp_117' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 267 [1/6] (6.41ns)   --->   "%tmp_119 = sitofp i32 %sext_ln22_119 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 267 'sitofp' 'tmp_119' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 268 [4/4] (5.70ns)   --->   "%tmp_3_120 = fmul float %tmp_121, 0xBF97545FA0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 268 'fmul' 'tmp_3_120' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 269 [2/4] (5.70ns)   --->   "%tmp_3_125 = fmul float %tmp_126, 0x3F88EBA380000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 269 'fmul' 'tmp_3_125' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 270 [1/4] (5.70ns)   --->   "%tmp_3_126 = fmul float %tmp_127, 0x3F90449020000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 270 'fmul' 'tmp_3_126' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 271 [3/4] (5.70ns)   --->   "%tmp_3_127 = fmul float %tmp_128, 0x3FA2446220000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 271 'fmul' 'tmp_3_127' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 272 [1/2] (3.25ns)   --->   "%m_filterArray_load_22 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 105), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 272 'load' 'm_filterArray_load_22' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_13 : Operation 273 [1/2] (3.25ns)   --->   "%m_filterArray_load_23 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 104), align 16" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 273 'load' 'm_filterArray_load_23' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_13 : Operation 274 [2/2] (3.25ns)   --->   "%m_filterArray_load_24 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 103), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 274 'load' 'm_filterArray_load_24' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_13 : Operation 275 [2/2] (3.25ns)   --->   "%m_filterArray_load_25 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 102), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 275 'load' 'm_filterArray_load_25' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_13 : Operation 276 [1/1] (0.00ns)   --->   "%sext_ln22_107 = sext i16 %m_filterArray_load_21 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 276 'sext' 'sext_ln22_107' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 277 [6/6] (6.41ns)   --->   "%tmp_107 = sitofp i32 %sext_ln22_107 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 277 'sitofp' 'tmp_107' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 278 [5/6] (6.41ns)   --->   "%tmp_109 = sitofp i32 %sext_ln22_109 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 278 'sitofp' 'tmp_109' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 279 [4/6] (6.41ns)   --->   "%tmp_111 = sitofp i32 %sext_ln22_111 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 279 'sitofp' 'tmp_111' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 280 [3/6] (6.41ns)   --->   "%tmp_113 = sitofp i32 %sext_ln22_113 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 280 'sitofp' 'tmp_113' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 281 [2/6] (6.41ns)   --->   "%tmp_115 = sitofp i32 %sext_ln22_115 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 281 'sitofp' 'tmp_115' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 282 [1/6] (6.41ns)   --->   "%tmp_117 = sitofp i32 %sext_ln22_117 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 282 'sitofp' 'tmp_117' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 283 [4/4] (5.70ns)   --->   "%tmp_3_118 = fmul float %tmp_119, 0xBF767EF420000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 283 'fmul' 'tmp_3_118' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 284 [3/4] (5.70ns)   --->   "%tmp_3_120 = fmul float %tmp_121, 0xBF97545FA0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 284 'fmul' 'tmp_3_120' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 285 [1/4] (5.70ns)   --->   "%tmp_3_125 = fmul float %tmp_126, 0x3F88EBA380000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 285 'fmul' 'tmp_3_125' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 286 [2/2] (7.30ns)   --->   "%tmp_4_126 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_126)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 286 'call' 'tmp_4_126' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 287 [2/4] (5.70ns)   --->   "%tmp_3_127 = fmul float %tmp_128, 0x3FA2446220000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 287 'fmul' 'tmp_3_127' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 288 [1/2] (3.25ns)   --->   "%m_filterArray_load_24 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 103), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 288 'load' 'm_filterArray_load_24' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_14 : Operation 289 [1/2] (3.25ns)   --->   "%m_filterArray_load_25 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 102), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 289 'load' 'm_filterArray_load_25' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_14 : Operation 290 [2/2] (3.25ns)   --->   "%m_filterArray_load_26 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 101), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 290 'load' 'm_filterArray_load_26' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_14 : Operation 291 [2/2] (3.25ns)   --->   "%m_filterArray_load_27 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 100), align 8" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 291 'load' 'm_filterArray_load_27' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_14 : Operation 292 [1/1] (0.00ns)   --->   "%sext_ln22_105 = sext i16 %m_filterArray_load_23 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 292 'sext' 'sext_ln22_105' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 293 [6/6] (6.41ns)   --->   "%tmp_105 = sitofp i32 %sext_ln22_105 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 293 'sitofp' 'tmp_105' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 294 [5/6] (6.41ns)   --->   "%tmp_107 = sitofp i32 %sext_ln22_107 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 294 'sitofp' 'tmp_107' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 295 [4/6] (6.41ns)   --->   "%tmp_109 = sitofp i32 %sext_ln22_109 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 295 'sitofp' 'tmp_109' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 296 [3/6] (6.41ns)   --->   "%tmp_111 = sitofp i32 %sext_ln22_111 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 296 'sitofp' 'tmp_111' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 297 [2/6] (6.41ns)   --->   "%tmp_113 = sitofp i32 %sext_ln22_113 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 297 'sitofp' 'tmp_113' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 298 [1/6] (6.41ns)   --->   "%tmp_115 = sitofp i32 %sext_ln22_115 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 298 'sitofp' 'tmp_115' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 299 [4/4] (5.70ns)   --->   "%tmp_3_116 = fmul float %tmp_117, 0x3F8379D260000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 299 'fmul' 'tmp_3_116' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 300 [3/4] (5.70ns)   --->   "%tmp_3_118 = fmul float %tmp_119, 0xBF767EF420000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 300 'fmul' 'tmp_3_118' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 301 [2/4] (5.70ns)   --->   "%tmp_3_120 = fmul float %tmp_121, 0xBF97545FA0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 301 'fmul' 'tmp_3_120' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 302 [2/2] (7.30ns)   --->   "%tmp_4_125 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_125)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 302 'call' 'tmp_4_125' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 303 [1/2] (3.25ns)   --->   "%tmp_4_126 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_126)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 303 'call' 'tmp_4_126' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 304 [1/4] (5.70ns)   --->   "%tmp_3_127 = fmul float %tmp_128, 0x3FA2446220000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 304 'fmul' 'tmp_3_127' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 305 [1/2] (3.25ns)   --->   "%m_filterArray_load_26 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 101), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 305 'load' 'm_filterArray_load_26' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_15 : Operation 306 [1/2] (3.25ns)   --->   "%m_filterArray_load_27 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 100), align 8" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 306 'load' 'm_filterArray_load_27' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_15 : Operation 307 [2/2] (3.25ns)   --->   "%m_filterArray_load_28 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 99), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 307 'load' 'm_filterArray_load_28' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_15 : Operation 308 [2/2] (3.25ns)   --->   "%m_filterArray_load_29 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 98), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 308 'load' 'm_filterArray_load_29' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_15 : Operation 309 [1/1] (0.00ns)   --->   "%sext_ln22_103 = sext i16 %m_filterArray_load_25 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 309 'sext' 'sext_ln22_103' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 310 [6/6] (6.41ns)   --->   "%tmp_103 = sitofp i32 %sext_ln22_103 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 310 'sitofp' 'tmp_103' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 311 [5/6] (6.41ns)   --->   "%tmp_105 = sitofp i32 %sext_ln22_105 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 311 'sitofp' 'tmp_105' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 312 [4/6] (6.41ns)   --->   "%tmp_107 = sitofp i32 %sext_ln22_107 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 312 'sitofp' 'tmp_107' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 313 [3/6] (6.41ns)   --->   "%tmp_109 = sitofp i32 %sext_ln22_109 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 313 'sitofp' 'tmp_109' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 314 [2/6] (6.41ns)   --->   "%tmp_111 = sitofp i32 %sext_ln22_111 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 314 'sitofp' 'tmp_111' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 315 [1/6] (6.41ns)   --->   "%tmp_113 = sitofp i32 %sext_ln22_113 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 315 'sitofp' 'tmp_113' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 316 [4/4] (5.70ns)   --->   "%tmp_3_114 = fmul float %tmp_115, 0xBF4F3DB960000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 316 'fmul' 'tmp_3_114' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 317 [3/4] (5.70ns)   --->   "%tmp_3_116 = fmul float %tmp_117, 0x3F8379D260000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 317 'fmul' 'tmp_3_116' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 318 [2/4] (5.70ns)   --->   "%tmp_3_118 = fmul float %tmp_119, 0xBF767EF420000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 318 'fmul' 'tmp_3_118' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 319 [1/4] (5.70ns)   --->   "%tmp_3_120 = fmul float %tmp_121, 0xBF97545FA0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 319 'fmul' 'tmp_3_120' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 320 [1/2] (3.25ns)   --->   "%tmp_4_125 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_125)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 320 'call' 'tmp_4_125' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 321 [2/2] (7.30ns)   --->   "%tmp_4_127 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_127)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 321 'call' 'tmp_4_127' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 7.62>
ST_16 : Operation 322 [1/2] (3.25ns)   --->   "%m_filterArray_load_28 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 99), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 322 'load' 'm_filterArray_load_28' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_16 : Operation 323 [1/2] (3.25ns)   --->   "%m_filterArray_load_29 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 98), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 323 'load' 'm_filterArray_load_29' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_16 : Operation 324 [2/2] (3.25ns)   --->   "%m_filterArray_load_30 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 97), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 324 'load' 'm_filterArray_load_30' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_16 : Operation 325 [2/2] (3.25ns)   --->   "%m_filterArray_load_31 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 96), align 16" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 325 'load' 'm_filterArray_load_31' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_16 : Operation 326 [1/1] (0.00ns)   --->   "%sext_ln22_101 = sext i16 %m_filterArray_load_27 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 326 'sext' 'sext_ln22_101' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 327 [6/6] (6.41ns)   --->   "%tmp_101 = sitofp i32 %sext_ln22_101 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 327 'sitofp' 'tmp_101' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 328 [5/6] (6.41ns)   --->   "%tmp_103 = sitofp i32 %sext_ln22_103 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 328 'sitofp' 'tmp_103' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 329 [4/6] (6.41ns)   --->   "%tmp_105 = sitofp i32 %sext_ln22_105 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 329 'sitofp' 'tmp_105' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 330 [3/6] (6.41ns)   --->   "%tmp_107 = sitofp i32 %sext_ln22_107 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 330 'sitofp' 'tmp_107' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 331 [2/6] (6.41ns)   --->   "%tmp_109 = sitofp i32 %sext_ln22_109 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 331 'sitofp' 'tmp_109' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 332 [1/6] (6.41ns)   --->   "%tmp_111 = sitofp i32 %sext_ln22_111 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 332 'sitofp' 'tmp_111' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 333 [4/4] (5.70ns)   --->   "%tmp_3_112 = fmul float %tmp_113, 0xBF97ECBA40000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 333 'fmul' 'tmp_3_112' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 334 [3/4] (5.70ns)   --->   "%tmp_3_114 = fmul float %tmp_115, 0xBF4F3DB960000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 334 'fmul' 'tmp_3_114' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 335 [2/4] (5.70ns)   --->   "%tmp_3_116 = fmul float %tmp_117, 0x3F8379D260000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 335 'fmul' 'tmp_3_116' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 336 [1/4] (5.70ns)   --->   "%tmp_3_118 = fmul float %tmp_119, 0xBF767EF420000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 336 'fmul' 'tmp_3_118' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 337 [2/2] (7.30ns)   --->   "%tmp_4_120 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_120)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 337 'call' 'tmp_4_120' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 338 [1/2] (3.25ns)   --->   "%tmp_4_127 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_127)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 338 'call' 'tmp_4_127' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 339 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_120 = add i32 %tmp_4_126, %tmp_4_127" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 339 'add' 'add_ln22_120' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 340 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln22_121 = add i32 %add_ln22_120, %tmp_4_125" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 340 'add' 'add_ln22_121' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 341 [1/2] (3.25ns)   --->   "%m_filterArray_load_30 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 97), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 341 'load' 'm_filterArray_load_30' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_17 : Operation 342 [1/2] (3.25ns)   --->   "%m_filterArray_load_31 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 96), align 16" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 342 'load' 'm_filterArray_load_31' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_17 : Operation 343 [2/2] (3.25ns)   --->   "%m_filterArray_load_32 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 95), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 343 'load' 'm_filterArray_load_32' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_17 : Operation 344 [2/2] (3.25ns)   --->   "%m_filterArray_load_33 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 94), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 344 'load' 'm_filterArray_load_33' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_17 : Operation 345 [1/1] (0.00ns)   --->   "%sext_ln22_99 = sext i16 %m_filterArray_load_29 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 345 'sext' 'sext_ln22_99' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 346 [6/6] (6.41ns)   --->   "%tmp_99 = sitofp i32 %sext_ln22_99 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 346 'sitofp' 'tmp_99' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 347 [5/6] (6.41ns)   --->   "%tmp_101 = sitofp i32 %sext_ln22_101 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 347 'sitofp' 'tmp_101' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 348 [4/6] (6.41ns)   --->   "%tmp_103 = sitofp i32 %sext_ln22_103 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 348 'sitofp' 'tmp_103' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 349 [3/6] (6.41ns)   --->   "%tmp_105 = sitofp i32 %sext_ln22_105 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 349 'sitofp' 'tmp_105' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 350 [2/6] (6.41ns)   --->   "%tmp_107 = sitofp i32 %sext_ln22_107 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 350 'sitofp' 'tmp_107' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 351 [1/6] (6.41ns)   --->   "%tmp_109 = sitofp i32 %sext_ln22_109 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 351 'sitofp' 'tmp_109' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 352 [4/4] (5.70ns)   --->   "%tmp_3_110 = fmul float %tmp_111, 0xBF98C157A0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 352 'fmul' 'tmp_3_110' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 353 [3/4] (5.70ns)   --->   "%tmp_3_112 = fmul float %tmp_113, 0xBF97ECBA40000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 353 'fmul' 'tmp_3_112' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 354 [2/4] (5.70ns)   --->   "%tmp_3_114 = fmul float %tmp_115, 0xBF4F3DB960000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 354 'fmul' 'tmp_3_114' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 355 [1/4] (5.70ns)   --->   "%tmp_3_116 = fmul float %tmp_117, 0x3F8379D260000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 355 'fmul' 'tmp_3_116' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 356 [2/2] (7.30ns)   --->   "%tmp_4_118 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_118)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 356 'call' 'tmp_4_118' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 357 [1/2] (3.25ns)   --->   "%tmp_4_120 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_120)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 357 'call' 'tmp_4_120' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 358 [1/2] (3.25ns)   --->   "%m_filterArray_load_32 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 95), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 358 'load' 'm_filterArray_load_32' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_18 : Operation 359 [1/2] (3.25ns)   --->   "%m_filterArray_load_33 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 94), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 359 'load' 'm_filterArray_load_33' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_18 : Operation 360 [2/2] (3.25ns)   --->   "%m_filterArray_load_34 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 93), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 360 'load' 'm_filterArray_load_34' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_18 : Operation 361 [2/2] (3.25ns)   --->   "%m_filterArray_load_35 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 92), align 8" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 361 'load' 'm_filterArray_load_35' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_18 : Operation 362 [1/1] (0.00ns)   --->   "%sext_ln22_97 = sext i16 %m_filterArray_load_31 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 362 'sext' 'sext_ln22_97' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 363 [6/6] (6.41ns)   --->   "%tmp_97 = sitofp i32 %sext_ln22_97 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 363 'sitofp' 'tmp_97' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 364 [5/6] (6.41ns)   --->   "%tmp_99 = sitofp i32 %sext_ln22_99 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 364 'sitofp' 'tmp_99' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 365 [4/6] (6.41ns)   --->   "%tmp_101 = sitofp i32 %sext_ln22_101 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 365 'sitofp' 'tmp_101' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 366 [3/6] (6.41ns)   --->   "%tmp_103 = sitofp i32 %sext_ln22_103 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 366 'sitofp' 'tmp_103' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 367 [2/6] (6.41ns)   --->   "%tmp_105 = sitofp i32 %sext_ln22_105 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 367 'sitofp' 'tmp_105' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 368 [1/6] (6.41ns)   --->   "%tmp_107 = sitofp i32 %sext_ln22_107 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 368 'sitofp' 'tmp_107' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 369 [4/4] (5.70ns)   --->   "%tmp_3_108 = fmul float %tmp_109, 0x3F422145C0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 369 'fmul' 'tmp_3_108' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 370 [3/4] (5.70ns)   --->   "%tmp_3_110 = fmul float %tmp_111, 0xBF98C157A0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 370 'fmul' 'tmp_3_110' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 371 [2/4] (5.70ns)   --->   "%tmp_3_112 = fmul float %tmp_113, 0xBF97ECBA40000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 371 'fmul' 'tmp_3_112' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 372 [1/4] (5.70ns)   --->   "%tmp_3_114 = fmul float %tmp_115, 0xBF4F3DB960000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 372 'fmul' 'tmp_3_114' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 373 [2/2] (7.30ns)   --->   "%tmp_4_116 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_116)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 373 'call' 'tmp_4_116' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 374 [1/2] (3.25ns)   --->   "%tmp_4_118 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_118)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 374 'call' 'tmp_4_118' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 375 [1/2] (3.25ns)   --->   "%m_filterArray_load_34 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 93), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 375 'load' 'm_filterArray_load_34' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_19 : Operation 376 [1/2] (3.25ns)   --->   "%m_filterArray_load_35 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 92), align 8" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 376 'load' 'm_filterArray_load_35' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_19 : Operation 377 [2/2] (3.25ns)   --->   "%m_filterArray_load_36 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 91), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 377 'load' 'm_filterArray_load_36' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_19 : Operation 378 [2/2] (3.25ns)   --->   "%m_filterArray_load_37 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 90), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 378 'load' 'm_filterArray_load_37' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_19 : Operation 379 [1/1] (0.00ns)   --->   "%sext_ln22_95 = sext i16 %m_filterArray_load_33 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 379 'sext' 'sext_ln22_95' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 380 [6/6] (6.41ns)   --->   "%tmp_95 = sitofp i32 %sext_ln22_95 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 380 'sitofp' 'tmp_95' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 381 [5/6] (6.41ns)   --->   "%tmp_97 = sitofp i32 %sext_ln22_97 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 381 'sitofp' 'tmp_97' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 382 [4/6] (6.41ns)   --->   "%tmp_99 = sitofp i32 %sext_ln22_99 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 382 'sitofp' 'tmp_99' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 383 [3/6] (6.41ns)   --->   "%tmp_101 = sitofp i32 %sext_ln22_101 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 383 'sitofp' 'tmp_101' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 384 [2/6] (6.41ns)   --->   "%tmp_103 = sitofp i32 %sext_ln22_103 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 384 'sitofp' 'tmp_103' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 385 [1/6] (6.41ns)   --->   "%tmp_105 = sitofp i32 %sext_ln22_105 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 385 'sitofp' 'tmp_105' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 386 [4/4] (5.70ns)   --->   "%tmp_3_106 = fmul float %tmp_107, 0x3F8F9E6780000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 386 'fmul' 'tmp_3_106' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 387 [3/4] (5.70ns)   --->   "%tmp_3_108 = fmul float %tmp_109, 0x3F422145C0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 387 'fmul' 'tmp_3_108' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 388 [2/4] (5.70ns)   --->   "%tmp_3_110 = fmul float %tmp_111, 0xBF98C157A0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 388 'fmul' 'tmp_3_110' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 389 [1/4] (5.70ns)   --->   "%tmp_3_112 = fmul float %tmp_113, 0xBF97ECBA40000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 389 'fmul' 'tmp_3_112' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 390 [2/2] (7.30ns)   --->   "%tmp_4_114 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_114)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 390 'call' 'tmp_4_114' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 391 [1/2] (3.25ns)   --->   "%tmp_4_116 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_116)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 391 'call' 'tmp_4_116' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 392 [1/2] (3.25ns)   --->   "%m_filterArray_load_36 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 91), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 392 'load' 'm_filterArray_load_36' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_20 : Operation 393 [1/2] (3.25ns)   --->   "%m_filterArray_load_37 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 90), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 393 'load' 'm_filterArray_load_37' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_20 : Operation 394 [2/2] (3.25ns)   --->   "%m_filterArray_load_38 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 89), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 394 'load' 'm_filterArray_load_38' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_20 : Operation 395 [2/2] (3.25ns)   --->   "%m_filterArray_load_39 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 88), align 16" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 395 'load' 'm_filterArray_load_39' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_20 : Operation 396 [1/1] (0.00ns)   --->   "%sext_ln22_93 = sext i16 %m_filterArray_load_35 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 396 'sext' 'sext_ln22_93' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 397 [6/6] (6.41ns)   --->   "%tmp_93 = sitofp i32 %sext_ln22_93 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 397 'sitofp' 'tmp_93' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 398 [5/6] (6.41ns)   --->   "%tmp_95 = sitofp i32 %sext_ln22_95 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 398 'sitofp' 'tmp_95' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 399 [4/6] (6.41ns)   --->   "%tmp_97 = sitofp i32 %sext_ln22_97 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 399 'sitofp' 'tmp_97' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 400 [3/6] (6.41ns)   --->   "%tmp_99 = sitofp i32 %sext_ln22_99 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 400 'sitofp' 'tmp_99' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 401 [2/6] (6.41ns)   --->   "%tmp_101 = sitofp i32 %sext_ln22_101 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 401 'sitofp' 'tmp_101' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 402 [1/6] (6.41ns)   --->   "%tmp_103 = sitofp i32 %sext_ln22_103 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 402 'sitofp' 'tmp_103' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 403 [4/4] (5.70ns)   --->   "%tmp_3_104 = fmul float %tmp_105, 0xBF701D0C60000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 403 'fmul' 'tmp_3_104' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 404 [3/4] (5.70ns)   --->   "%tmp_3_106 = fmul float %tmp_107, 0x3F8F9E6780000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 404 'fmul' 'tmp_3_106' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 405 [2/4] (5.70ns)   --->   "%tmp_3_108 = fmul float %tmp_109, 0x3F422145C0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 405 'fmul' 'tmp_3_108' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 406 [1/4] (5.70ns)   --->   "%tmp_3_110 = fmul float %tmp_111, 0xBF98C157A0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 406 'fmul' 'tmp_3_110' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 407 [2/2] (7.30ns)   --->   "%tmp_4_112 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_112)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 407 'call' 'tmp_4_112' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 408 [1/2] (3.25ns)   --->   "%tmp_4_114 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_114)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 408 'call' 'tmp_4_114' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 409 [1/2] (3.25ns)   --->   "%m_filterArray_load_38 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 89), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 409 'load' 'm_filterArray_load_38' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_21 : Operation 410 [1/2] (3.25ns)   --->   "%m_filterArray_load_39 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 88), align 16" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 410 'load' 'm_filterArray_load_39' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_21 : Operation 411 [2/2] (3.25ns)   --->   "%m_filterArray_load_40 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 87), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 411 'load' 'm_filterArray_load_40' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_21 : Operation 412 [2/2] (3.25ns)   --->   "%m_filterArray_load_41 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 86), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 412 'load' 'm_filterArray_load_41' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_21 : Operation 413 [1/1] (0.00ns)   --->   "%sext_ln22_91 = sext i16 %m_filterArray_load_37 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 413 'sext' 'sext_ln22_91' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 414 [6/6] (6.41ns)   --->   "%tmp_91 = sitofp i32 %sext_ln22_91 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 414 'sitofp' 'tmp_91' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 415 [5/6] (6.41ns)   --->   "%tmp_93 = sitofp i32 %sext_ln22_93 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 415 'sitofp' 'tmp_93' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 416 [4/6] (6.41ns)   --->   "%tmp_95 = sitofp i32 %sext_ln22_95 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 416 'sitofp' 'tmp_95' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 417 [3/6] (6.41ns)   --->   "%tmp_97 = sitofp i32 %sext_ln22_97 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 417 'sitofp' 'tmp_97' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 418 [2/6] (6.41ns)   --->   "%tmp_99 = sitofp i32 %sext_ln22_99 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 418 'sitofp' 'tmp_99' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 419 [1/6] (6.41ns)   --->   "%tmp_101 = sitofp i32 %sext_ln22_101 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 419 'sitofp' 'tmp_101' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 420 [4/4] (5.70ns)   --->   "%tmp_3_102 = fmul float %tmp_103, 0xBFA0703CE0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 420 'fmul' 'tmp_3_102' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 421 [3/4] (5.70ns)   --->   "%tmp_3_104 = fmul float %tmp_105, 0xBF701D0C60000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 421 'fmul' 'tmp_3_104' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 422 [2/4] (5.70ns)   --->   "%tmp_3_106 = fmul float %tmp_107, 0x3F8F9E6780000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 422 'fmul' 'tmp_3_106' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 423 [1/4] (5.70ns)   --->   "%tmp_3_108 = fmul float %tmp_109, 0x3F422145C0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 423 'fmul' 'tmp_3_108' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 424 [2/2] (7.30ns)   --->   "%tmp_4_110 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_110)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 424 'call' 'tmp_4_110' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 425 [1/2] (3.25ns)   --->   "%tmp_4_112 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_112)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 425 'call' 'tmp_4_112' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 426 [1/2] (3.25ns)   --->   "%m_filterArray_load_40 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 87), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 426 'load' 'm_filterArray_load_40' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_22 : Operation 427 [1/2] (3.25ns)   --->   "%m_filterArray_load_41 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 86), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 427 'load' 'm_filterArray_load_41' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_22 : Operation 428 [2/2] (3.25ns)   --->   "%m_filterArray_load_42 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 85), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 428 'load' 'm_filterArray_load_42' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_22 : Operation 429 [2/2] (3.25ns)   --->   "%m_filterArray_load_45 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 82), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 429 'load' 'm_filterArray_load_45' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_22 : Operation 430 [1/1] (0.00ns)   --->   "%sext_ln22_89 = sext i16 %m_filterArray_load_39 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 430 'sext' 'sext_ln22_89' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 431 [6/6] (6.41ns)   --->   "%tmp_89 = sitofp i32 %sext_ln22_89 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 431 'sitofp' 'tmp_89' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 432 [5/6] (6.41ns)   --->   "%tmp_91 = sitofp i32 %sext_ln22_91 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 432 'sitofp' 'tmp_91' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 433 [4/6] (6.41ns)   --->   "%tmp_93 = sitofp i32 %sext_ln22_93 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 433 'sitofp' 'tmp_93' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 434 [3/6] (6.41ns)   --->   "%tmp_95 = sitofp i32 %sext_ln22_95 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 434 'sitofp' 'tmp_95' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 435 [2/6] (6.41ns)   --->   "%tmp_97 = sitofp i32 %sext_ln22_97 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 435 'sitofp' 'tmp_97' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 436 [1/6] (6.41ns)   --->   "%tmp_99 = sitofp i32 %sext_ln22_99 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 436 'sitofp' 'tmp_99' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 437 [4/4] (5.70ns)   --->   "%tmp_3_100 = fmul float %tmp_101, 0xBF9C166640000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 437 'fmul' 'tmp_3_100' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 438 [3/4] (5.70ns)   --->   "%tmp_3_102 = fmul float %tmp_103, 0xBFA0703CE0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 438 'fmul' 'tmp_3_102' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 439 [2/4] (5.70ns)   --->   "%tmp_3_104 = fmul float %tmp_105, 0xBF701D0C60000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 439 'fmul' 'tmp_3_104' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 440 [1/4] (5.70ns)   --->   "%tmp_3_106 = fmul float %tmp_107, 0x3F8F9E6780000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 440 'fmul' 'tmp_3_106' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 441 [2/2] (7.30ns)   --->   "%tmp_4_108 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_108)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 441 'call' 'tmp_4_108' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 442 [1/2] (3.25ns)   --->   "%tmp_4_110 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_110)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 442 'call' 'tmp_4_110' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 443 [1/2] (3.25ns)   --->   "%m_filterArray_load_42 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 85), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 443 'load' 'm_filterArray_load_42' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_23 : Operation 444 [1/2] (3.25ns)   --->   "%m_filterArray_load_45 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 82), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 444 'load' 'm_filterArray_load_45' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_23 : Operation 445 [2/2] (3.25ns)   --->   "%m_filterArray_load_46 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 81), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 445 'load' 'm_filterArray_load_46' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_23 : Operation 446 [2/2] (3.25ns)   --->   "%m_filterArray_load_49 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 78), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 446 'load' 'm_filterArray_load_49' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_23 : Operation 447 [1/1] (0.00ns)   --->   "%sext_ln22_87 = sext i16 %m_filterArray_load_41 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 447 'sext' 'sext_ln22_87' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 448 [6/6] (6.41ns)   --->   "%tmp_87 = sitofp i32 %sext_ln22_87 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 448 'sitofp' 'tmp_87' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 449 [5/6] (6.41ns)   --->   "%tmp_89 = sitofp i32 %sext_ln22_89 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 449 'sitofp' 'tmp_89' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 450 [4/6] (6.41ns)   --->   "%tmp_91 = sitofp i32 %sext_ln22_91 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 450 'sitofp' 'tmp_91' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 451 [3/6] (6.41ns)   --->   "%tmp_93 = sitofp i32 %sext_ln22_93 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 451 'sitofp' 'tmp_93' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 452 [2/6] (6.41ns)   --->   "%tmp_95 = sitofp i32 %sext_ln22_95 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 452 'sitofp' 'tmp_95' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 453 [1/6] (6.41ns)   --->   "%tmp_97 = sitofp i32 %sext_ln22_97 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 453 'sitofp' 'tmp_97' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 454 [4/4] (5.70ns)   --->   "%tmp_3_98 = fmul float %tmp_99, 0x3F775B9880000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 454 'fmul' 'tmp_3_98' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 455 [3/4] (5.70ns)   --->   "%tmp_3_100 = fmul float %tmp_101, 0xBF9C166640000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 455 'fmul' 'tmp_3_100' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 456 [2/4] (5.70ns)   --->   "%tmp_3_102 = fmul float %tmp_103, 0xBFA0703CE0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 456 'fmul' 'tmp_3_102' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 457 [1/4] (5.70ns)   --->   "%tmp_3_104 = fmul float %tmp_105, 0xBF701D0C60000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 457 'fmul' 'tmp_3_104' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 458 [2/2] (7.30ns)   --->   "%tmp_4_106 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_106)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 458 'call' 'tmp_4_106' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 459 [1/2] (3.25ns)   --->   "%tmp_4_108 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_108)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 459 'call' 'tmp_4_108' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 460 [1/2] (3.25ns)   --->   "%m_filterArray_load_46 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 81), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 460 'load' 'm_filterArray_load_46' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_24 : Operation 461 [1/2] (3.25ns)   --->   "%m_filterArray_load_49 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 78), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 461 'load' 'm_filterArray_load_49' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_24 : Operation 462 [2/2] (3.25ns)   --->   "%m_filterArray_load_50 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 77), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 462 'load' 'm_filterArray_load_50' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_24 : Operation 463 [2/2] (3.25ns)   --->   "%m_filterArray_load_51 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 76), align 8" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 463 'load' 'm_filterArray_load_51' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_24 : Operation 464 [1/1] (0.00ns)   --->   "%sext_ln22_83 = sext i16 %m_filterArray_load_45 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 464 'sext' 'sext_ln22_83' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 465 [6/6] (6.41ns)   --->   "%tmp_83 = sitofp i32 %sext_ln22_83 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 465 'sitofp' 'tmp_83' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 466 [5/6] (6.41ns)   --->   "%tmp_87 = sitofp i32 %sext_ln22_87 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 466 'sitofp' 'tmp_87' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 467 [4/6] (6.41ns)   --->   "%tmp_89 = sitofp i32 %sext_ln22_89 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 467 'sitofp' 'tmp_89' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 468 [3/6] (6.41ns)   --->   "%tmp_91 = sitofp i32 %sext_ln22_91 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 468 'sitofp' 'tmp_91' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 469 [2/6] (6.41ns)   --->   "%tmp_93 = sitofp i32 %sext_ln22_93 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 469 'sitofp' 'tmp_93' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 470 [1/6] (6.41ns)   --->   "%tmp_95 = sitofp i32 %sext_ln22_95 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 470 'sitofp' 'tmp_95' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 471 [4/4] (5.70ns)   --->   "%tmp_3_96 = fmul float %tmp_97, 0x3F93C24A40000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 471 'fmul' 'tmp_3_96' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 472 [3/4] (5.70ns)   --->   "%tmp_3_98 = fmul float %tmp_99, 0x3F775B9880000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 472 'fmul' 'tmp_3_98' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 473 [2/4] (5.70ns)   --->   "%tmp_3_100 = fmul float %tmp_101, 0xBF9C166640000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 473 'fmul' 'tmp_3_100' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 474 [1/4] (5.70ns)   --->   "%tmp_3_102 = fmul float %tmp_103, 0xBFA0703CE0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 474 'fmul' 'tmp_3_102' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 475 [2/2] (7.30ns)   --->   "%tmp_4_104 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_104)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 475 'call' 'tmp_4_104' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 476 [1/2] (3.25ns)   --->   "%tmp_4_106 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_106)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 476 'call' 'tmp_4_106' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 477 [1/2] (3.25ns)   --->   "%m_filterArray_load_50 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 77), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 477 'load' 'm_filterArray_load_50' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_25 : Operation 478 [1/2] (3.25ns)   --->   "%m_filterArray_load_51 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 76), align 8" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 478 'load' 'm_filterArray_load_51' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_25 : Operation 479 [2/2] (3.25ns)   --->   "%m_filterArray_load_52 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 75), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 479 'load' 'm_filterArray_load_52' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_25 : Operation 480 [2/2] (3.25ns)   --->   "%m_filterArray_load_53 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 74), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 480 'load' 'm_filterArray_load_53' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_25 : Operation 481 [1/1] (0.00ns)   --->   "%sext_ln22_79 = sext i16 %m_filterArray_load_49 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 481 'sext' 'sext_ln22_79' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 482 [6/6] (6.41ns)   --->   "%tmp_79 = sitofp i32 %sext_ln22_79 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 482 'sitofp' 'tmp_79' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 483 [5/6] (6.41ns)   --->   "%tmp_83 = sitofp i32 %sext_ln22_83 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 483 'sitofp' 'tmp_83' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 484 [4/6] (6.41ns)   --->   "%tmp_87 = sitofp i32 %sext_ln22_87 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 484 'sitofp' 'tmp_87' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 485 [3/6] (6.41ns)   --->   "%tmp_89 = sitofp i32 %sext_ln22_89 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 485 'sitofp' 'tmp_89' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 486 [2/6] (6.41ns)   --->   "%tmp_91 = sitofp i32 %sext_ln22_91 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 486 'sitofp' 'tmp_91' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 487 [1/6] (6.41ns)   --->   "%tmp_93 = sitofp i32 %sext_ln22_93 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 487 'sitofp' 'tmp_93' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 488 [4/4] (5.70ns)   --->   "%tmp_3_94 = fmul float %tmp_95, 0xBF8352EB80000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 488 'fmul' 'tmp_3_94' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 489 [3/4] (5.70ns)   --->   "%tmp_3_96 = fmul float %tmp_97, 0x3F93C24A40000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 489 'fmul' 'tmp_3_96' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 490 [2/4] (5.70ns)   --->   "%tmp_3_98 = fmul float %tmp_99, 0x3F775B9880000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 490 'fmul' 'tmp_3_98' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 491 [1/4] (5.70ns)   --->   "%tmp_3_100 = fmul float %tmp_101, 0xBF9C166640000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 491 'fmul' 'tmp_3_100' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 492 [2/2] (7.30ns)   --->   "%tmp_4_102 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_102)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 492 'call' 'tmp_4_102' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 493 [1/2] (3.25ns)   --->   "%tmp_4_104 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_104)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 493 'call' 'tmp_4_104' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 494 [1/2] (3.25ns)   --->   "%m_filterArray_load_52 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 75), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 494 'load' 'm_filterArray_load_52' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_26 : Operation 495 [1/2] (3.25ns)   --->   "%m_filterArray_load_53 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 74), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 495 'load' 'm_filterArray_load_53' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_26 : Operation 496 [2/2] (3.25ns)   --->   "%m_filterArray_load_54 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 73), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 496 'load' 'm_filterArray_load_54' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_26 : Operation 497 [2/2] (3.25ns)   --->   "%m_filterArray_load_55 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 72), align 16" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 497 'load' 'm_filterArray_load_55' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_26 : Operation 498 [1/1] (0.00ns)   --->   "%sext_ln22_77 = sext i16 %m_filterArray_load_51 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 498 'sext' 'sext_ln22_77' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 499 [6/6] (6.41ns)   --->   "%tmp_77 = sitofp i32 %sext_ln22_77 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 499 'sitofp' 'tmp_77' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 500 [5/6] (6.41ns)   --->   "%tmp_79 = sitofp i32 %sext_ln22_79 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 500 'sitofp' 'tmp_79' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 501 [4/6] (6.41ns)   --->   "%tmp_83 = sitofp i32 %sext_ln22_83 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 501 'sitofp' 'tmp_83' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 502 [3/6] (6.41ns)   --->   "%tmp_87 = sitofp i32 %sext_ln22_87 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 502 'sitofp' 'tmp_87' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 503 [2/6] (6.41ns)   --->   "%tmp_89 = sitofp i32 %sext_ln22_89 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 503 'sitofp' 'tmp_89' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 504 [1/6] (6.41ns)   --->   "%tmp_91 = sitofp i32 %sext_ln22_91 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 504 'sitofp' 'tmp_91' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 505 [4/4] (5.70ns)   --->   "%tmp_3_92 = fmul float %tmp_93, 0xBFA5378700000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 505 'fmul' 'tmp_3_92' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 506 [3/4] (5.70ns)   --->   "%tmp_3_94 = fmul float %tmp_95, 0xBF8352EB80000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 506 'fmul' 'tmp_3_94' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 507 [2/4] (5.70ns)   --->   "%tmp_3_96 = fmul float %tmp_97, 0x3F93C24A40000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 507 'fmul' 'tmp_3_96' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 508 [1/4] (5.70ns)   --->   "%tmp_3_98 = fmul float %tmp_99, 0x3F775B9880000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 508 'fmul' 'tmp_3_98' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 509 [2/2] (7.30ns)   --->   "%tmp_4_100 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_100)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 509 'call' 'tmp_4_100' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 510 [1/2] (3.25ns)   --->   "%tmp_4_102 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_102)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 510 'call' 'tmp_4_102' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 511 [1/2] (3.25ns)   --->   "%m_filterArray_load_54 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 73), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 511 'load' 'm_filterArray_load_54' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_27 : Operation 512 [1/2] (3.25ns)   --->   "%m_filterArray_load_55 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 72), align 16" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 512 'load' 'm_filterArray_load_55' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_27 : Operation 513 [2/2] (3.25ns)   --->   "%m_filterArray_load_56 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 71), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 513 'load' 'm_filterArray_load_56' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_27 : Operation 514 [2/2] (3.25ns)   --->   "%m_filterArray_load_57 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 70), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 514 'load' 'm_filterArray_load_57' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_27 : Operation 515 [1/1] (0.00ns)   --->   "%sext_ln22_75 = sext i16 %m_filterArray_load_53 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 515 'sext' 'sext_ln22_75' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 516 [6/6] (6.41ns)   --->   "%tmp_75 = sitofp i32 %sext_ln22_75 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 516 'sitofp' 'tmp_75' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 517 [5/6] (6.41ns)   --->   "%tmp_77 = sitofp i32 %sext_ln22_77 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 517 'sitofp' 'tmp_77' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 518 [4/6] (6.41ns)   --->   "%tmp_79 = sitofp i32 %sext_ln22_79 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 518 'sitofp' 'tmp_79' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 519 [3/6] (6.41ns)   --->   "%tmp_83 = sitofp i32 %sext_ln22_83 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 519 'sitofp' 'tmp_83' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 520 [2/6] (6.41ns)   --->   "%tmp_87 = sitofp i32 %sext_ln22_87 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 520 'sitofp' 'tmp_87' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 521 [1/6] (6.41ns)   --->   "%tmp_89 = sitofp i32 %sext_ln22_89 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 521 'sitofp' 'tmp_89' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 522 [4/4] (5.70ns)   --->   "%tmp_3_90 = fmul float %tmp_91, 0xBF9E7377E0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 522 'fmul' 'tmp_3_90' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 523 [3/4] (5.70ns)   --->   "%tmp_3_92 = fmul float %tmp_93, 0xBFA5378700000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 523 'fmul' 'tmp_3_92' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 524 [2/4] (5.70ns)   --->   "%tmp_3_94 = fmul float %tmp_95, 0xBF8352EB80000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 524 'fmul' 'tmp_3_94' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 525 [1/4] (5.70ns)   --->   "%tmp_3_96 = fmul float %tmp_97, 0x3F93C24A40000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 525 'fmul' 'tmp_3_96' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 526 [2/2] (7.30ns)   --->   "%tmp_4_98 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_98)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 526 'call' 'tmp_4_98' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 527 [1/2] (3.25ns)   --->   "%tmp_4_100 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_100)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 527 'call' 'tmp_4_100' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 528 [1/2] (3.25ns)   --->   "%m_filterArray_load_56 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 71), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 528 'load' 'm_filterArray_load_56' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_28 : Operation 529 [1/2] (3.25ns)   --->   "%m_filterArray_load_57 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 70), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 529 'load' 'm_filterArray_load_57' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_28 : Operation 530 [2/2] (3.25ns)   --->   "%m_filterArray_load_58 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 69), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 530 'load' 'm_filterArray_load_58' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_28 : Operation 531 [2/2] (3.25ns)   --->   "%m_filterArray_load_61 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 66), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 531 'load' 'm_filterArray_load_61' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_28 : Operation 532 [1/1] (0.00ns)   --->   "%sext_ln22_73 = sext i16 %m_filterArray_load_55 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 532 'sext' 'sext_ln22_73' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 533 [6/6] (6.41ns)   --->   "%tmp_73 = sitofp i32 %sext_ln22_73 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 533 'sitofp' 'tmp_73' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 534 [5/6] (6.41ns)   --->   "%tmp_75 = sitofp i32 %sext_ln22_75 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 534 'sitofp' 'tmp_75' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 535 [4/6] (6.41ns)   --->   "%tmp_77 = sitofp i32 %sext_ln22_77 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 535 'sitofp' 'tmp_77' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 536 [3/6] (6.41ns)   --->   "%tmp_79 = sitofp i32 %sext_ln22_79 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 536 'sitofp' 'tmp_79' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 537 [2/6] (6.41ns)   --->   "%tmp_83 = sitofp i32 %sext_ln22_83 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 537 'sitofp' 'tmp_83' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 538 [1/6] (6.41ns)   --->   "%tmp_87 = sitofp i32 %sext_ln22_87 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 538 'sitofp' 'tmp_87' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 539 [4/4] (5.70ns)   --->   "%tmp_3_88 = fmul float %tmp_89, 0x3F866758C0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 539 'fmul' 'tmp_3_88' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 540 [3/4] (5.70ns)   --->   "%tmp_3_90 = fmul float %tmp_91, 0xBF9E7377E0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 540 'fmul' 'tmp_3_90' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 541 [2/4] (5.70ns)   --->   "%tmp_3_92 = fmul float %tmp_93, 0xBFA5378700000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 541 'fmul' 'tmp_3_92' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 542 [1/4] (5.70ns)   --->   "%tmp_3_94 = fmul float %tmp_95, 0xBF8352EB80000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 542 'fmul' 'tmp_3_94' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 543 [2/2] (7.30ns)   --->   "%tmp_4_96 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_96)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 543 'call' 'tmp_4_96' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 544 [1/2] (3.25ns)   --->   "%tmp_4_98 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_98)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 544 'call' 'tmp_4_98' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 545 [1/2] (3.25ns)   --->   "%m_filterArray_load_58 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 69), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 545 'load' 'm_filterArray_load_58' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_29 : Operation 546 [1/2] (3.25ns)   --->   "%m_filterArray_load_61 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 66), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 546 'load' 'm_filterArray_load_61' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_29 : Operation 547 [2/2] (3.25ns)   --->   "%m_filterArray_load_62 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 65), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 547 'load' 'm_filterArray_load_62' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_29 : Operation 548 [2/2] (3.25ns)   --->   "%m_filterArray_load_65 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 62), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 548 'load' 'm_filterArray_load_65' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_29 : Operation 549 [1/1] (0.00ns)   --->   "%sext_ln22_71 = sext i16 %m_filterArray_load_57 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 549 'sext' 'sext_ln22_71' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 550 [6/6] (6.41ns)   --->   "%tmp_71 = sitofp i32 %sext_ln22_71 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 550 'sitofp' 'tmp_71' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 551 [5/6] (6.41ns)   --->   "%tmp_73 = sitofp i32 %sext_ln22_73 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 551 'sitofp' 'tmp_73' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 552 [4/6] (6.41ns)   --->   "%tmp_75 = sitofp i32 %sext_ln22_75 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 552 'sitofp' 'tmp_75' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 553 [3/6] (6.41ns)   --->   "%tmp_77 = sitofp i32 %sext_ln22_77 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 553 'sitofp' 'tmp_77' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 554 [2/6] (6.41ns)   --->   "%tmp_79 = sitofp i32 %sext_ln22_79 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 554 'sitofp' 'tmp_79' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 555 [1/6] (6.41ns)   --->   "%tmp_83 = sitofp i32 %sext_ln22_83 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 555 'sitofp' 'tmp_83' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 556 [4/4] (5.70ns)   --->   "%tmp_3_86 = fmul float %tmp_87, 0x3F968A2060000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 556 'fmul' 'tmp_3_86' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 557 [3/4] (5.70ns)   --->   "%tmp_3_88 = fmul float %tmp_89, 0x3F866758C0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 557 'fmul' 'tmp_3_88' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 558 [2/4] (5.70ns)   --->   "%tmp_3_90 = fmul float %tmp_91, 0xBF9E7377E0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 558 'fmul' 'tmp_3_90' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 559 [1/4] (5.70ns)   --->   "%tmp_3_92 = fmul float %tmp_93, 0xBFA5378700000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 559 'fmul' 'tmp_3_92' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 560 [2/2] (7.30ns)   --->   "%tmp_4_94 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_94)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 560 'call' 'tmp_4_94' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 561 [1/2] (3.25ns)   --->   "%tmp_4_96 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_96)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 561 'call' 'tmp_4_96' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 562 [1/2] (3.25ns)   --->   "%m_filterArray_load_62 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 65), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 562 'load' 'm_filterArray_load_62' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_30 : Operation 563 [1/2] (3.25ns)   --->   "%m_filterArray_load_65 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 62), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 563 'load' 'm_filterArray_load_65' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_30 : Operation 564 [2/2] (3.25ns)   --->   "%m_filterArray_load_66 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 61), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 564 'load' 'm_filterArray_load_66' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_30 : Operation 565 [2/2] (3.25ns)   --->   "%m_filterArray_load_67 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 60), align 8" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 565 'load' 'm_filterArray_load_67' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_30 : Operation 566 [1/1] (0.00ns)   --->   "%sext_ln22_67 = sext i16 %m_filterArray_load_61 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 566 'sext' 'sext_ln22_67' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 567 [6/6] (6.41ns)   --->   "%tmp_67 = sitofp i32 %sext_ln22_67 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 567 'sitofp' 'tmp_67' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 568 [5/6] (6.41ns)   --->   "%tmp_71 = sitofp i32 %sext_ln22_71 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 568 'sitofp' 'tmp_71' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 569 [4/6] (6.41ns)   --->   "%tmp_73 = sitofp i32 %sext_ln22_73 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 569 'sitofp' 'tmp_73' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 570 [3/6] (6.41ns)   --->   "%tmp_75 = sitofp i32 %sext_ln22_75 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 570 'sitofp' 'tmp_75' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 571 [2/6] (6.41ns)   --->   "%tmp_77 = sitofp i32 %sext_ln22_77 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 571 'sitofp' 'tmp_77' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 572 [1/6] (6.41ns)   --->   "%tmp_79 = sitofp i32 %sext_ln22_79 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 572 'sitofp' 'tmp_79' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 573 [4/4] (5.70ns)   --->   "%tmp_3_82 = fmul float %tmp_83, 0xBFA9B18A80000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 573 'fmul' 'tmp_3_82' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 574 [3/4] (5.70ns)   --->   "%tmp_3_86 = fmul float %tmp_87, 0x3F968A2060000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 574 'fmul' 'tmp_3_86' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 575 [2/4] (5.70ns)   --->   "%tmp_3_88 = fmul float %tmp_89, 0x3F866758C0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 575 'fmul' 'tmp_3_88' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 576 [1/4] (5.70ns)   --->   "%tmp_3_90 = fmul float %tmp_91, 0xBF9E7377E0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 576 'fmul' 'tmp_3_90' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 577 [2/2] (7.30ns)   --->   "%tmp_4_92 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_92)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 577 'call' 'tmp_4_92' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 578 [1/2] (3.25ns)   --->   "%tmp_4_94 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_94)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 578 'call' 'tmp_4_94' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 579 [1/2] (3.25ns)   --->   "%m_filterArray_load_66 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 61), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 579 'load' 'm_filterArray_load_66' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_31 : Operation 580 [1/2] (3.25ns)   --->   "%m_filterArray_load_67 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 60), align 8" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 580 'load' 'm_filterArray_load_67' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_31 : Operation 581 [2/2] (3.25ns)   --->   "%m_filterArray_load_68 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 59), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 581 'load' 'm_filterArray_load_68' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_31 : Operation 582 [2/2] (3.25ns)   --->   "%m_filterArray_load_69 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 58), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 582 'load' 'm_filterArray_load_69' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_31 : Operation 583 [1/1] (0.00ns)   --->   "%sext_ln22_63 = sext i16 %m_filterArray_load_65 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 583 'sext' 'sext_ln22_63' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 584 [6/6] (6.41ns)   --->   "%tmp_63 = sitofp i32 %sext_ln22_63 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 584 'sitofp' 'tmp_63' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 585 [5/6] (6.41ns)   --->   "%tmp_67 = sitofp i32 %sext_ln22_67 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 585 'sitofp' 'tmp_67' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 586 [4/6] (6.41ns)   --->   "%tmp_71 = sitofp i32 %sext_ln22_71 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 586 'sitofp' 'tmp_71' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 587 [3/6] (6.41ns)   --->   "%tmp_73 = sitofp i32 %sext_ln22_73 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 587 'sitofp' 'tmp_73' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 588 [2/6] (6.41ns)   --->   "%tmp_75 = sitofp i32 %sext_ln22_75 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 588 'sitofp' 'tmp_75' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 589 [1/6] (6.41ns)   --->   "%tmp_77 = sitofp i32 %sext_ln22_77 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 589 'sitofp' 'tmp_77' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 590 [4/4] (5.70ns)   --->   "%tmp_3_78 = fmul float %tmp_79, 0x3F8FA3A6A0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 590 'fmul' 'tmp_3_78' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 591 [3/4] (5.70ns)   --->   "%tmp_3_82 = fmul float %tmp_83, 0xBFA9B18A80000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 591 'fmul' 'tmp_3_82' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 592 [2/4] (5.70ns)   --->   "%tmp_3_86 = fmul float %tmp_87, 0x3F968A2060000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 592 'fmul' 'tmp_3_86' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 593 [1/4] (5.70ns)   --->   "%tmp_3_88 = fmul float %tmp_89, 0x3F866758C0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 593 'fmul' 'tmp_3_88' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 594 [2/2] (7.30ns)   --->   "%tmp_4_90 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_90)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 594 'call' 'tmp_4_90' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 595 [1/2] (3.25ns)   --->   "%tmp_4_92 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_92)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 595 'call' 'tmp_4_92' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 596 [1/2] (3.25ns)   --->   "%m_filterArray_load_68 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 59), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 596 'load' 'm_filterArray_load_68' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_32 : Operation 597 [1/2] (3.25ns)   --->   "%m_filterArray_load_69 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 58), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 597 'load' 'm_filterArray_load_69' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_32 : Operation 598 [2/2] (3.25ns)   --->   "%m_filterArray_load_70 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 57), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 598 'load' 'm_filterArray_load_70' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_32 : Operation 599 [2/2] (3.25ns)   --->   "%m_filterArray_load_71 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 56), align 16" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 599 'load' 'm_filterArray_load_71' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_32 : Operation 600 [1/1] (0.00ns)   --->   "%sext_ln22_61 = sext i16 %m_filterArray_load_67 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 600 'sext' 'sext_ln22_61' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 601 [6/6] (6.41ns)   --->   "%tmp_61 = sitofp i32 %sext_ln22_61 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 601 'sitofp' 'tmp_61' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 602 [5/6] (6.41ns)   --->   "%tmp_63 = sitofp i32 %sext_ln22_63 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 602 'sitofp' 'tmp_63' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 603 [4/6] (6.41ns)   --->   "%tmp_67 = sitofp i32 %sext_ln22_67 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 603 'sitofp' 'tmp_67' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 604 [3/6] (6.41ns)   --->   "%tmp_71 = sitofp i32 %sext_ln22_71 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 604 'sitofp' 'tmp_71' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 605 [2/6] (6.41ns)   --->   "%tmp_73 = sitofp i32 %sext_ln22_73 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 605 'sitofp' 'tmp_73' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 606 [1/6] (6.41ns)   --->   "%tmp_75 = sitofp i32 %sext_ln22_75 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 606 'sitofp' 'tmp_75' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 607 [4/4] (5.70ns)   --->   "%tmp_3_76 = fmul float %tmp_77, 0x3F9CA9CEC0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 607 'fmul' 'tmp_3_76' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 608 [3/4] (5.70ns)   --->   "%tmp_3_78 = fmul float %tmp_79, 0x3F8FA3A6A0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 608 'fmul' 'tmp_3_78' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 609 [2/4] (5.70ns)   --->   "%tmp_3_82 = fmul float %tmp_83, 0xBFA9B18A80000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 609 'fmul' 'tmp_3_82' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 610 [1/4] (5.70ns)   --->   "%tmp_3_86 = fmul float %tmp_87, 0x3F968A2060000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 610 'fmul' 'tmp_3_86' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 611 [2/2] (7.30ns)   --->   "%tmp_4_88 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_88)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 611 'call' 'tmp_4_88' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 612 [1/2] (3.25ns)   --->   "%tmp_4_90 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_90)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 612 'call' 'tmp_4_90' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 613 [1/2] (3.25ns)   --->   "%m_filterArray_load_70 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 57), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 613 'load' 'm_filterArray_load_70' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_33 : Operation 614 [1/2] (3.25ns)   --->   "%m_filterArray_load_71 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 56), align 16" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 614 'load' 'm_filterArray_load_71' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_33 : Operation 615 [2/2] (3.25ns)   --->   "%m_filterArray_load_72 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 55), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 615 'load' 'm_filterArray_load_72' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_33 : Operation 616 [2/2] (3.25ns)   --->   "%m_filterArray_load_73 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 54), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 616 'load' 'm_filterArray_load_73' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_33 : Operation 617 [1/1] (0.00ns)   --->   "%sext_ln22_59 = sext i16 %m_filterArray_load_69 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 617 'sext' 'sext_ln22_59' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 618 [6/6] (6.41ns)   --->   "%tmp_59 = sitofp i32 %sext_ln22_59 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 618 'sitofp' 'tmp_59' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 619 [5/6] (6.41ns)   --->   "%tmp_61 = sitofp i32 %sext_ln22_61 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 619 'sitofp' 'tmp_61' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 620 [4/6] (6.41ns)   --->   "%tmp_63 = sitofp i32 %sext_ln22_63 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 620 'sitofp' 'tmp_63' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 621 [3/6] (6.41ns)   --->   "%tmp_67 = sitofp i32 %sext_ln22_67 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 621 'sitofp' 'tmp_67' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 622 [2/6] (6.41ns)   --->   "%tmp_71 = sitofp i32 %sext_ln22_71 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 622 'sitofp' 'tmp_71' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 623 [1/6] (6.41ns)   --->   "%tmp_73 = sitofp i32 %sext_ln22_73 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 623 'sitofp' 'tmp_73' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 624 [4/4] (5.70ns)   --->   "%tmp_3_74 = fmul float %tmp_75, 0xBF900F96E0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 624 'fmul' 'tmp_3_74' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 625 [3/4] (5.70ns)   --->   "%tmp_3_76 = fmul float %tmp_77, 0x3F9CA9CEC0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 625 'fmul' 'tmp_3_76' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 626 [2/4] (5.70ns)   --->   "%tmp_3_78 = fmul float %tmp_79, 0x3F8FA3A6A0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 626 'fmul' 'tmp_3_78' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 627 [1/4] (5.70ns)   --->   "%tmp_3_82 = fmul float %tmp_83, 0xBFA9B18A80000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 627 'fmul' 'tmp_3_82' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 628 [2/2] (7.30ns)   --->   "%tmp_4_86 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_86)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 628 'call' 'tmp_4_86' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 629 [1/2] (3.25ns)   --->   "%tmp_4_88 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_88)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 629 'call' 'tmp_4_88' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 630 [1/2] (3.25ns)   --->   "%m_filterArray_load_72 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 55), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 630 'load' 'm_filterArray_load_72' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_34 : Operation 631 [1/2] (3.25ns)   --->   "%m_filterArray_load_73 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 54), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 631 'load' 'm_filterArray_load_73' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_34 : Operation 632 [2/2] (3.25ns)   --->   "%m_filterArray_load_74 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 53), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 632 'load' 'm_filterArray_load_74' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_34 : Operation 633 [2/2] (3.25ns)   --->   "%m_filterArray_load_77 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 50), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 633 'load' 'm_filterArray_load_77' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_34 : Operation 634 [1/1] (0.00ns)   --->   "%sext_ln22_57 = sext i16 %m_filterArray_load_71 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 634 'sext' 'sext_ln22_57' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 635 [6/6] (6.41ns)   --->   "%tmp_57 = sitofp i32 %sext_ln22_57 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 635 'sitofp' 'tmp_57' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 636 [5/6] (6.41ns)   --->   "%tmp_59 = sitofp i32 %sext_ln22_59 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 636 'sitofp' 'tmp_59' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 637 [4/6] (6.41ns)   --->   "%tmp_61 = sitofp i32 %sext_ln22_61 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 637 'sitofp' 'tmp_61' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 638 [3/6] (6.41ns)   --->   "%tmp_63 = sitofp i32 %sext_ln22_63 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 638 'sitofp' 'tmp_63' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 639 [2/6] (6.41ns)   --->   "%tmp_67 = sitofp i32 %sext_ln22_67 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 639 'sitofp' 'tmp_67' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 640 [1/6] (6.41ns)   --->   "%tmp_71 = sitofp i32 %sext_ln22_71 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 640 'sitofp' 'tmp_71' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 641 [4/4] (5.70ns)   --->   "%tmp_3_72 = fmul float %tmp_73, 0xBFB00AAE80000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 641 'fmul' 'tmp_3_72' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 642 [3/4] (5.70ns)   --->   "%tmp_3_74 = fmul float %tmp_75, 0xBF900F96E0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 642 'fmul' 'tmp_3_74' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 643 [2/4] (5.70ns)   --->   "%tmp_3_76 = fmul float %tmp_77, 0x3F9CA9CEC0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 643 'fmul' 'tmp_3_76' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 644 [1/4] (5.70ns)   --->   "%tmp_3_78 = fmul float %tmp_79, 0x3F8FA3A6A0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 644 'fmul' 'tmp_3_78' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 645 [2/2] (7.30ns)   --->   "%tmp_4_82 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_82)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 645 'call' 'tmp_4_82' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 646 [1/2] (3.25ns)   --->   "%tmp_4_86 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_86)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 646 'call' 'tmp_4_86' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 7.30>
ST_35 : Operation 647 [1/2] (3.25ns)   --->   "%m_filterArray_load_74 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 53), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 647 'load' 'm_filterArray_load_74' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_35 : Operation 648 [1/2] (3.25ns)   --->   "%m_filterArray_load_77 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 50), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 648 'load' 'm_filterArray_load_77' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_35 : Operation 649 [2/2] (3.25ns)   --->   "%m_filterArray_load_78 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 49), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 649 'load' 'm_filterArray_load_78' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_35 : Operation 650 [2/2] (3.25ns)   --->   "%m_filterArray_load_81 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 46), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 650 'load' 'm_filterArray_load_81' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_35 : Operation 651 [1/1] (0.00ns)   --->   "%sext_ln22_55 = sext i16 %m_filterArray_load_73 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 651 'sext' 'sext_ln22_55' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 652 [6/6] (6.41ns)   --->   "%tmp_55 = sitofp i32 %sext_ln22_55 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 652 'sitofp' 'tmp_55' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 653 [5/6] (6.41ns)   --->   "%tmp_57 = sitofp i32 %sext_ln22_57 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 653 'sitofp' 'tmp_57' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 654 [4/6] (6.41ns)   --->   "%tmp_59 = sitofp i32 %sext_ln22_59 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 654 'sitofp' 'tmp_59' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 655 [3/6] (6.41ns)   --->   "%tmp_61 = sitofp i32 %sext_ln22_61 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 655 'sitofp' 'tmp_61' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 656 [2/6] (6.41ns)   --->   "%tmp_63 = sitofp i32 %sext_ln22_63 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 656 'sitofp' 'tmp_63' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 657 [1/6] (6.41ns)   --->   "%tmp_67 = sitofp i32 %sext_ln22_67 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 657 'sitofp' 'tmp_67' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 658 [4/4] (5.70ns)   --->   "%tmp_3_70 = fmul float %tmp_71, 0xBFAA97ACA0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 658 'fmul' 'tmp_3_70' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 659 [3/4] (5.70ns)   --->   "%tmp_3_72 = fmul float %tmp_73, 0xBFB00AAE80000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 659 'fmul' 'tmp_3_72' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 660 [2/4] (5.70ns)   --->   "%tmp_3_74 = fmul float %tmp_75, 0xBF900F96E0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 660 'fmul' 'tmp_3_74' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 661 [1/4] (5.70ns)   --->   "%tmp_3_76 = fmul float %tmp_77, 0x3F9CA9CEC0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 661 'fmul' 'tmp_3_76' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 662 [2/2] (7.30ns)   --->   "%tmp_4_78 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_78)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 662 'call' 'tmp_4_78' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 663 [1/2] (3.25ns)   --->   "%tmp_4_82 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_82)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 663 'call' 'tmp_4_82' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 7.30>
ST_36 : Operation 664 [1/2] (3.25ns)   --->   "%m_filterArray_load_78 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 49), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 664 'load' 'm_filterArray_load_78' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_36 : Operation 665 [1/2] (3.25ns)   --->   "%m_filterArray_load_81 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 46), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 665 'load' 'm_filterArray_load_81' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_36 : Operation 666 [2/2] (3.25ns)   --->   "%m_filterArray_load_82 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 45), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 666 'load' 'm_filterArray_load_82' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_36 : Operation 667 [2/2] (3.25ns)   --->   "%m_filterArray_load_89 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 38), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 667 'load' 'm_filterArray_load_89' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_36 : Operation 668 [1/1] (0.00ns)   --->   "%sext_ln22_51 = sext i16 %m_filterArray_load_77 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 668 'sext' 'sext_ln22_51' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 669 [6/6] (6.41ns)   --->   "%tmp_51 = sitofp i32 %sext_ln22_51 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 669 'sitofp' 'tmp_51' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 670 [5/6] (6.41ns)   --->   "%tmp_55 = sitofp i32 %sext_ln22_55 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 670 'sitofp' 'tmp_55' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 671 [4/6] (6.41ns)   --->   "%tmp_57 = sitofp i32 %sext_ln22_57 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 671 'sitofp' 'tmp_57' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 672 [3/6] (6.41ns)   --->   "%tmp_59 = sitofp i32 %sext_ln22_59 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 672 'sitofp' 'tmp_59' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 673 [2/6] (6.41ns)   --->   "%tmp_61 = sitofp i32 %sext_ln22_61 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 673 'sitofp' 'tmp_61' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 674 [1/6] (6.41ns)   --->   "%tmp_63 = sitofp i32 %sext_ln22_63 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 674 'sitofp' 'tmp_63' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 675 [4/4] (5.70ns)   --->   "%tmp_3_66 = fmul float %tmp_67, 0x3FB96BEC60000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 675 'fmul' 'tmp_3_66' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 676 [3/4] (5.70ns)   --->   "%tmp_3_70 = fmul float %tmp_71, 0xBFAA97ACA0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 676 'fmul' 'tmp_3_70' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 677 [2/4] (5.70ns)   --->   "%tmp_3_72 = fmul float %tmp_73, 0xBFB00AAE80000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 677 'fmul' 'tmp_3_72' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 678 [1/4] (5.70ns)   --->   "%tmp_3_74 = fmul float %tmp_75, 0xBF900F96E0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 678 'fmul' 'tmp_3_74' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 679 [2/2] (7.30ns)   --->   "%tmp_4_76 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_76)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 679 'call' 'tmp_4_76' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 680 [1/2] (3.25ns)   --->   "%tmp_4_78 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_78)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 680 'call' 'tmp_4_78' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 7.30>
ST_37 : Operation 681 [1/2] (3.25ns)   --->   "%m_filterArray_load_82 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 45), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 681 'load' 'm_filterArray_load_82' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_37 : Operation 682 [1/2] (3.25ns)   --->   "%m_filterArray_load_89 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 38), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 682 'load' 'm_filterArray_load_89' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_37 : Operation 683 [2/2] (3.25ns)   --->   "%m_filterArray_load_90 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 37), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 683 'load' 'm_filterArray_load_90' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_37 : Operation 684 [2/2] (3.25ns)   --->   "%m_filterArray_load_97 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 30), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 684 'load' 'm_filterArray_load_97' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_37 : Operation 685 [1/1] (0.00ns)   --->   "%sext_ln22_47 = sext i16 %m_filterArray_load_81 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 685 'sext' 'sext_ln22_47' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 686 [6/6] (6.41ns)   --->   "%tmp_47 = sitofp i32 %sext_ln22_47 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 686 'sitofp' 'tmp_47' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 687 [5/6] (6.41ns)   --->   "%tmp_51 = sitofp i32 %sext_ln22_51 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 687 'sitofp' 'tmp_51' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 688 [4/6] (6.41ns)   --->   "%tmp_55 = sitofp i32 %sext_ln22_55 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 688 'sitofp' 'tmp_55' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 689 [3/6] (6.41ns)   --->   "%tmp_57 = sitofp i32 %sext_ln22_57 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 689 'sitofp' 'tmp_57' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 690 [2/6] (6.41ns)   --->   "%tmp_59 = sitofp i32 %sext_ln22_59 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 690 'sitofp' 'tmp_59' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 691 [1/6] (6.41ns)   --->   "%tmp_61 = sitofp i32 %sext_ln22_61 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 691 'sitofp' 'tmp_61' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 692 [4/4] (5.70ns)   --->   "%tmp_3_62 = fmul float %tmp_63, 0x3FC2F165C0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 692 'fmul' 'tmp_3_62' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 693 [3/4] (5.70ns)   --->   "%tmp_3_66 = fmul float %tmp_67, 0x3FB96BEC60000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 693 'fmul' 'tmp_3_66' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 694 [2/4] (5.70ns)   --->   "%tmp_3_70 = fmul float %tmp_71, 0xBFAA97ACA0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 694 'fmul' 'tmp_3_70' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 695 [1/4] (5.70ns)   --->   "%tmp_3_72 = fmul float %tmp_73, 0xBFB00AAE80000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 695 'fmul' 'tmp_3_72' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 696 [2/2] (7.30ns)   --->   "%tmp_4_74 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_74)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 696 'call' 'tmp_4_74' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 697 [1/2] (3.25ns)   --->   "%tmp_4_76 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_76)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 697 'call' 'tmp_4_76' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 37> <Delay = 7.30>
ST_38 : Operation 698 [1/2] (3.25ns)   --->   "%m_filterArray_load_90 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 37), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 698 'load' 'm_filterArray_load_90' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_38 : Operation 699 [1/2] (3.25ns)   --->   "%m_filterArray_load_97 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 30), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 699 'load' 'm_filterArray_load_97' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_38 : Operation 700 [2/2] (3.25ns)   --->   "%m_filterArray_load_98 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 29), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 700 'load' 'm_filterArray_load_98' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_38 : Operation 701 [2/2] (3.25ns)   --->   "%m_filterArray_load_99 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 28), align 8" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 701 'load' 'm_filterArray_load_99' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_38 : Operation 702 [1/1] (0.00ns)   --->   "%sext_ln22_39 = sext i16 %m_filterArray_load_89 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 702 'sext' 'sext_ln22_39' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 703 [6/6] (6.41ns)   --->   "%tmp_39 = sitofp i32 %sext_ln22_39 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 703 'sitofp' 'tmp_39' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 704 [5/6] (6.41ns)   --->   "%tmp_47 = sitofp i32 %sext_ln22_47 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 704 'sitofp' 'tmp_47' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 705 [4/6] (6.41ns)   --->   "%tmp_51 = sitofp i32 %sext_ln22_51 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 705 'sitofp' 'tmp_51' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 706 [3/6] (6.41ns)   --->   "%tmp_55 = sitofp i32 %sext_ln22_55 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 706 'sitofp' 'tmp_55' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 707 [2/6] (6.41ns)   --->   "%tmp_57 = sitofp i32 %sext_ln22_57 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 707 'sitofp' 'tmp_57' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 708 [1/6] (6.41ns)   --->   "%tmp_59 = sitofp i32 %sext_ln22_59 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 708 'sitofp' 'tmp_59' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 709 [4/4] (5.70ns)   --->   "%tmp_3_60 = fmul float %tmp_61, 0x3FB96BEC60000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 709 'fmul' 'tmp_3_60' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 710 [3/4] (5.70ns)   --->   "%tmp_3_62 = fmul float %tmp_63, 0x3FC2F165C0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 710 'fmul' 'tmp_3_62' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 711 [2/4] (5.70ns)   --->   "%tmp_3_66 = fmul float %tmp_67, 0x3FB96BEC60000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 711 'fmul' 'tmp_3_66' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 712 [1/4] (5.70ns)   --->   "%tmp_3_70 = fmul float %tmp_71, 0xBFAA97ACA0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 712 'fmul' 'tmp_3_70' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 713 [2/2] (7.30ns)   --->   "%tmp_4_72 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_72)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 713 'call' 'tmp_4_72' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 714 [1/2] (3.25ns)   --->   "%tmp_4_74 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_74)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 714 'call' 'tmp_4_74' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 38> <Delay = 7.30>
ST_39 : Operation 715 [1/2] (3.25ns)   --->   "%m_filterArray_load_98 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 29), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 715 'load' 'm_filterArray_load_98' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_39 : Operation 716 [1/2] (3.25ns)   --->   "%m_filterArray_load_99 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 28), align 8" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 716 'load' 'm_filterArray_load_99' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_39 : Operation 717 [2/2] (3.25ns)   --->   "%m_filterArray_load_100 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 27), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 717 'load' 'm_filterArray_load_100' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_39 : Operation 718 [2/2] (3.25ns)   --->   "%m_filterArray_load_101 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 26), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 718 'load' 'm_filterArray_load_101' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_39 : Operation 719 [1/1] (0.00ns)   --->   "%sext_ln22_31 = sext i16 %m_filterArray_load_97 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 719 'sext' 'sext_ln22_31' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 720 [6/6] (6.41ns)   --->   "%tmp_31 = sitofp i32 %sext_ln22_31 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 720 'sitofp' 'tmp_31' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 721 [5/6] (6.41ns)   --->   "%tmp_39 = sitofp i32 %sext_ln22_39 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 721 'sitofp' 'tmp_39' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 722 [4/6] (6.41ns)   --->   "%tmp_47 = sitofp i32 %sext_ln22_47 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 722 'sitofp' 'tmp_47' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 723 [3/6] (6.41ns)   --->   "%tmp_51 = sitofp i32 %sext_ln22_51 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 723 'sitofp' 'tmp_51' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 724 [2/6] (6.41ns)   --->   "%tmp_55 = sitofp i32 %sext_ln22_55 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 724 'sitofp' 'tmp_55' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 725 [1/6] (6.41ns)   --->   "%tmp_57 = sitofp i32 %sext_ln22_57 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 725 'sitofp' 'tmp_57' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 726 [4/4] (5.70ns)   --->   "%tmp_3_58 = fmul float %tmp_59, 0x3F927F9680000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 726 'fmul' 'tmp_3_58' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 727 [3/4] (5.70ns)   --->   "%tmp_3_60 = fmul float %tmp_61, 0x3FB96BEC60000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 727 'fmul' 'tmp_3_60' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 728 [2/4] (5.70ns)   --->   "%tmp_3_62 = fmul float %tmp_63, 0x3FC2F165C0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 728 'fmul' 'tmp_3_62' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 729 [1/4] (5.70ns)   --->   "%tmp_3_66 = fmul float %tmp_67, 0x3FB96BEC60000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 729 'fmul' 'tmp_3_66' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 730 [2/2] (7.30ns)   --->   "%tmp_4_70 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_70)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 730 'call' 'tmp_4_70' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 731 [1/2] (3.25ns)   --->   "%tmp_4_72 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_72)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 731 'call' 'tmp_4_72' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 39> <Delay = 7.30>
ST_40 : Operation 732 [1/2] (3.25ns)   --->   "%m_filterArray_load_100 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 27), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 732 'load' 'm_filterArray_load_100' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_40 : Operation 733 [1/2] (3.25ns)   --->   "%m_filterArray_load_101 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 26), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 733 'load' 'm_filterArray_load_101' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_40 : Operation 734 [2/2] (3.25ns)   --->   "%m_filterArray_load_102 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 25), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 734 'load' 'm_filterArray_load_102' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_40 : Operation 735 [2/2] (3.25ns)   --->   "%m_filterArray_load_103 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 24), align 16" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 735 'load' 'm_filterArray_load_103' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_40 : Operation 736 [1/1] (0.00ns)   --->   "%sext_ln22_29 = sext i16 %m_filterArray_load_99 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 736 'sext' 'sext_ln22_29' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 737 [6/6] (6.41ns)   --->   "%tmp_29 = sitofp i32 %sext_ln22_29 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 737 'sitofp' 'tmp_29' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 738 [5/6] (6.41ns)   --->   "%tmp_31 = sitofp i32 %sext_ln22_31 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 738 'sitofp' 'tmp_31' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 739 [4/6] (6.41ns)   --->   "%tmp_39 = sitofp i32 %sext_ln22_39 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 739 'sitofp' 'tmp_39' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 740 [3/6] (6.41ns)   --->   "%tmp_47 = sitofp i32 %sext_ln22_47 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 740 'sitofp' 'tmp_47' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 741 [2/6] (6.41ns)   --->   "%tmp_51 = sitofp i32 %sext_ln22_51 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 741 'sitofp' 'tmp_51' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 742 [1/6] (6.41ns)   --->   "%tmp_55 = sitofp i32 %sext_ln22_55 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 742 'sitofp' 'tmp_55' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 743 [4/4] (5.70ns)   --->   "%tmp_3_56 = fmul float %tmp_57, 0xBFAA97ACA0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 743 'fmul' 'tmp_3_56' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 744 [3/4] (5.70ns)   --->   "%tmp_3_58 = fmul float %tmp_59, 0x3F927F9680000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 744 'fmul' 'tmp_3_58' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 745 [2/4] (5.70ns)   --->   "%tmp_3_60 = fmul float %tmp_61, 0x3FB96BEC60000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 745 'fmul' 'tmp_3_60' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 746 [1/4] (5.70ns)   --->   "%tmp_3_62 = fmul float %tmp_63, 0x3FC2F165C0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 746 'fmul' 'tmp_3_62' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 747 [2/2] (7.30ns)   --->   "%tmp_4_66 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_66)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 747 'call' 'tmp_4_66' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 748 [1/2] (3.25ns)   --->   "%tmp_4_70 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_70)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 748 'call' 'tmp_4_70' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 40> <Delay = 7.30>
ST_41 : Operation 749 [1/2] (3.25ns)   --->   "%m_filterArray_load_102 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 25), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 749 'load' 'm_filterArray_load_102' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_41 : Operation 750 [1/2] (3.25ns)   --->   "%m_filterArray_load_103 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 24), align 16" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 750 'load' 'm_filterArray_load_103' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_41 : Operation 751 [2/2] (3.25ns)   --->   "%m_filterArray_load_104 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 23), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 751 'load' 'm_filterArray_load_104' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_41 : Operation 752 [2/2] (3.25ns)   --->   "%m_filterArray_load_105 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 22), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 752 'load' 'm_filterArray_load_105' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_41 : Operation 753 [1/1] (0.00ns)   --->   "%sext_ln22_27 = sext i16 %m_filterArray_load_101 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 753 'sext' 'sext_ln22_27' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 754 [6/6] (6.41ns)   --->   "%tmp_27 = sitofp i32 %sext_ln22_27 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 754 'sitofp' 'tmp_27' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 755 [5/6] (6.41ns)   --->   "%tmp_29 = sitofp i32 %sext_ln22_29 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 755 'sitofp' 'tmp_29' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 756 [4/6] (6.41ns)   --->   "%tmp_31 = sitofp i32 %sext_ln22_31 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 756 'sitofp' 'tmp_31' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 757 [3/6] (6.41ns)   --->   "%tmp_39 = sitofp i32 %sext_ln22_39 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 757 'sitofp' 'tmp_39' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 758 [2/6] (6.41ns)   --->   "%tmp_47 = sitofp i32 %sext_ln22_47 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 758 'sitofp' 'tmp_47' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 759 [1/6] (6.41ns)   --->   "%tmp_51 = sitofp i32 %sext_ln22_51 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 759 'sitofp' 'tmp_51' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 760 [4/4] (5.70ns)   --->   "%tmp_3_54 = fmul float %tmp_55, 0xBFB00AAE80000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 760 'fmul' 'tmp_3_54' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 761 [3/4] (5.70ns)   --->   "%tmp_3_56 = fmul float %tmp_57, 0xBFAA97ACA0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 761 'fmul' 'tmp_3_56' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 762 [2/4] (5.70ns)   --->   "%tmp_3_58 = fmul float %tmp_59, 0x3F927F9680000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 762 'fmul' 'tmp_3_58' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 763 [1/4] (5.70ns)   --->   "%tmp_3_60 = fmul float %tmp_61, 0x3FB96BEC60000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 763 'fmul' 'tmp_3_60' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 764 [2/2] (7.30ns)   --->   "%tmp_4_62 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_62)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 764 'call' 'tmp_4_62' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 765 [1/2] (3.25ns)   --->   "%tmp_4_66 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_66)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 765 'call' 'tmp_4_66' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 41> <Delay = 7.30>
ST_42 : Operation 766 [1/2] (3.25ns)   --->   "%m_filterArray_load_104 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 23), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 766 'load' 'm_filterArray_load_104' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_42 : Operation 767 [1/2] (3.25ns)   --->   "%m_filterArray_load_105 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 22), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 767 'load' 'm_filterArray_load_105' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_42 : Operation 768 [2/2] (3.25ns)   --->   "%m_filterArray_load_106 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 21), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 768 'load' 'm_filterArray_load_106' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_42 : Operation 769 [2/2] (3.25ns)   --->   "%m_filterArray_load_109 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 18), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 769 'load' 'm_filterArray_load_109' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_42 : Operation 770 [1/1] (0.00ns)   --->   "%sext_ln22_25 = sext i16 %m_filterArray_load_103 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 770 'sext' 'sext_ln22_25' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 771 [6/6] (6.41ns)   --->   "%tmp_25 = sitofp i32 %sext_ln22_25 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 771 'sitofp' 'tmp_25' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 772 [5/6] (6.41ns)   --->   "%tmp_27 = sitofp i32 %sext_ln22_27 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 772 'sitofp' 'tmp_27' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 773 [4/6] (6.41ns)   --->   "%tmp_29 = sitofp i32 %sext_ln22_29 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 773 'sitofp' 'tmp_29' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 774 [3/6] (6.41ns)   --->   "%tmp_31 = sitofp i32 %sext_ln22_31 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 774 'sitofp' 'tmp_31' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 775 [2/6] (6.41ns)   --->   "%tmp_39 = sitofp i32 %sext_ln22_39 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 775 'sitofp' 'tmp_39' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 776 [1/6] (6.41ns)   --->   "%tmp_47 = sitofp i32 %sext_ln22_47 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 776 'sitofp' 'tmp_47' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 777 [4/4] (5.70ns)   --->   "%tmp_3_50 = fmul float %tmp_51, 0x3F9CA9CEC0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 777 'fmul' 'tmp_3_50' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 778 [3/4] (5.70ns)   --->   "%tmp_3_54 = fmul float %tmp_55, 0xBFB00AAE80000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 778 'fmul' 'tmp_3_54' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 779 [2/4] (5.70ns)   --->   "%tmp_3_56 = fmul float %tmp_57, 0xBFAA97ACA0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 779 'fmul' 'tmp_3_56' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 780 [1/4] (5.70ns)   --->   "%tmp_3_58 = fmul float %tmp_59, 0x3F927F9680000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 780 'fmul' 'tmp_3_58' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 781 [2/2] (7.30ns)   --->   "%tmp_4_60 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_60)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 781 'call' 'tmp_4_60' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 782 [1/2] (3.25ns)   --->   "%tmp_4_62 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_62)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 782 'call' 'tmp_4_62' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 42> <Delay = 7.30>
ST_43 : Operation 783 [1/2] (3.25ns)   --->   "%m_filterArray_load_106 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 21), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 783 'load' 'm_filterArray_load_106' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_43 : Operation 784 [1/2] (3.25ns)   --->   "%m_filterArray_load_109 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 18), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 784 'load' 'm_filterArray_load_109' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_43 : Operation 785 [2/2] (3.25ns)   --->   "%m_filterArray_load_110 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 17), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 785 'load' 'm_filterArray_load_110' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_43 : Operation 786 [2/2] (3.25ns)   --->   "%m_filterArray_load_113 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 14), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 786 'load' 'm_filterArray_load_113' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_43 : Operation 787 [1/1] (0.00ns)   --->   "%sext_ln22_23 = sext i16 %m_filterArray_load_105 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 787 'sext' 'sext_ln22_23' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 788 [6/6] (6.41ns)   --->   "%tmp_23 = sitofp i32 %sext_ln22_23 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 788 'sitofp' 'tmp_23' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 789 [5/6] (6.41ns)   --->   "%tmp_25 = sitofp i32 %sext_ln22_25 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 789 'sitofp' 'tmp_25' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 790 [4/6] (6.41ns)   --->   "%tmp_27 = sitofp i32 %sext_ln22_27 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 790 'sitofp' 'tmp_27' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 791 [3/6] (6.41ns)   --->   "%tmp_29 = sitofp i32 %sext_ln22_29 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 791 'sitofp' 'tmp_29' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 792 [2/6] (6.41ns)   --->   "%tmp_31 = sitofp i32 %sext_ln22_31 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 792 'sitofp' 'tmp_31' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 793 [1/6] (6.41ns)   --->   "%tmp_39 = sitofp i32 %sext_ln22_39 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 793 'sitofp' 'tmp_39' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 794 [4/4] (5.70ns)   --->   "%tmp_3_46 = fmul float %tmp_47, 0xBFA0B050A0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 794 'fmul' 'tmp_3_46' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 795 [3/4] (5.70ns)   --->   "%tmp_3_50 = fmul float %tmp_51, 0x3F9CA9CEC0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 795 'fmul' 'tmp_3_50' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 796 [2/4] (5.70ns)   --->   "%tmp_3_54 = fmul float %tmp_55, 0xBFB00AAE80000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 796 'fmul' 'tmp_3_54' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 797 [1/4] (5.70ns)   --->   "%tmp_3_56 = fmul float %tmp_57, 0xBFAA97ACA0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 797 'fmul' 'tmp_3_56' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 798 [2/2] (7.30ns)   --->   "%tmp_4_58 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_58)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 798 'call' 'tmp_4_58' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 799 [1/2] (3.25ns)   --->   "%tmp_4_60 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_60)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 799 'call' 'tmp_4_60' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 43> <Delay = 7.30>
ST_44 : Operation 800 [1/2] (3.25ns)   --->   "%m_filterArray_load_110 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 17), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 800 'load' 'm_filterArray_load_110' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_44 : Operation 801 [1/2] (3.25ns)   --->   "%m_filterArray_load_113 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 14), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 801 'load' 'm_filterArray_load_113' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_44 : Operation 802 [2/2] (3.25ns)   --->   "%m_filterArray_load_114 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 13), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 802 'load' 'm_filterArray_load_114' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_44 : Operation 803 [2/2] (3.25ns)   --->   "%m_filterArray_load_121 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 6), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 803 'load' 'm_filterArray_load_121' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_44 : Operation 804 [1/1] (0.00ns)   --->   "%sext_ln22_19 = sext i16 %m_filterArray_load_109 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 804 'sext' 'sext_ln22_19' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 805 [6/6] (6.41ns)   --->   "%tmp_19 = sitofp i32 %sext_ln22_19 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 805 'sitofp' 'tmp_19' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 806 [5/6] (6.41ns)   --->   "%tmp_23 = sitofp i32 %sext_ln22_23 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 806 'sitofp' 'tmp_23' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 807 [4/6] (6.41ns)   --->   "%tmp_25 = sitofp i32 %sext_ln22_25 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 807 'sitofp' 'tmp_25' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 808 [3/6] (6.41ns)   --->   "%tmp_27 = sitofp i32 %sext_ln22_27 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 808 'sitofp' 'tmp_27' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 809 [2/6] (6.41ns)   --->   "%tmp_29 = sitofp i32 %sext_ln22_29 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 809 'sitofp' 'tmp_29' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 810 [1/6] (6.41ns)   --->   "%tmp_31 = sitofp i32 %sext_ln22_31 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 810 'sitofp' 'tmp_31' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 811 [4/4] (5.70ns)   --->   "%tmp_3_38 = fmul float %tmp_39, 0x3F866758C0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 811 'fmul' 'tmp_3_38' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 812 [3/4] (5.70ns)   --->   "%tmp_3_46 = fmul float %tmp_47, 0xBFA0B050A0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 812 'fmul' 'tmp_3_46' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 813 [2/4] (5.70ns)   --->   "%tmp_3_50 = fmul float %tmp_51, 0x3F9CA9CEC0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 813 'fmul' 'tmp_3_50' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 814 [1/4] (5.70ns)   --->   "%tmp_3_54 = fmul float %tmp_55, 0xBFB00AAE80000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 814 'fmul' 'tmp_3_54' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 815 [2/2] (7.30ns)   --->   "%tmp_4_56 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_56)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 815 'call' 'tmp_4_56' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 816 [1/2] (3.25ns)   --->   "%tmp_4_58 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_58)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 816 'call' 'tmp_4_58' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 44> <Delay = 7.30>
ST_45 : Operation 817 [2/2] (3.25ns)   --->   "%m_filterArray_load_43 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 84), align 8" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 817 'load' 'm_filterArray_load_43' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_45 : Operation 818 [1/2] (3.25ns)   --->   "%m_filterArray_load_114 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 13), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 818 'load' 'm_filterArray_load_114' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_45 : Operation 819 [1/2] (3.25ns)   --->   "%m_filterArray_load_121 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 6), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 819 'load' 'm_filterArray_load_121' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_45 : Operation 820 [2/2] (3.25ns)   --->   "%m_filterArray_load_122 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 5), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 820 'load' 'm_filterArray_load_122' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_45 : Operation 821 [1/1] (0.00ns)   --->   "%sext_ln22_15 = sext i16 %m_filterArray_load_113 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 821 'sext' 'sext_ln22_15' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 822 [6/6] (6.41ns)   --->   "%tmp_15 = sitofp i32 %sext_ln22_15 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 822 'sitofp' 'tmp_15' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 823 [5/6] (6.41ns)   --->   "%tmp_19 = sitofp i32 %sext_ln22_19 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 823 'sitofp' 'tmp_19' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 824 [4/6] (6.41ns)   --->   "%tmp_23 = sitofp i32 %sext_ln22_23 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 824 'sitofp' 'tmp_23' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 825 [3/6] (6.41ns)   --->   "%tmp_25 = sitofp i32 %sext_ln22_25 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 825 'sitofp' 'tmp_25' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 826 [2/6] (6.41ns)   --->   "%tmp_27 = sitofp i32 %sext_ln22_27 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 826 'sitofp' 'tmp_27' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 827 [1/6] (6.41ns)   --->   "%tmp_29 = sitofp i32 %sext_ln22_29 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 827 'sitofp' 'tmp_29' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 828 [4/4] (5.70ns)   --->   "%tmp_3_30 = fmul float %tmp_31, 0x3F93C24A40000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 828 'fmul' 'tmp_3_30' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 829 [3/4] (5.70ns)   --->   "%tmp_3_38 = fmul float %tmp_39, 0x3F866758C0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 829 'fmul' 'tmp_3_38' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 830 [2/4] (5.70ns)   --->   "%tmp_3_46 = fmul float %tmp_47, 0xBFA0B050A0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 830 'fmul' 'tmp_3_46' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 831 [1/4] (5.70ns)   --->   "%tmp_3_50 = fmul float %tmp_51, 0x3F9CA9CEC0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 831 'fmul' 'tmp_3_50' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 832 [2/2] (7.30ns)   --->   "%tmp_4_54 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_54)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 832 'call' 'tmp_4_54' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 833 [1/2] (3.25ns)   --->   "%tmp_4_56 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_56)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 833 'call' 'tmp_4_56' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 45> <Delay = 7.30>
ST_46 : Operation 834 [1/2] (3.25ns)   --->   "%m_filterArray_load_43 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 84), align 8" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 834 'load' 'm_filterArray_load_43' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_46 : Operation 835 [2/2] (3.25ns)   --->   "%m_filterArray_load_44 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 83), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 835 'load' 'm_filterArray_load_44' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_46 : Operation 836 [2/2] (3.25ns)   --->   "%m_filterArray_load_47 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 80), align 16" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 836 'load' 'm_filterArray_load_47' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_46 : Operation 837 [1/2] (3.25ns)   --->   "%m_filterArray_load_122 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 5), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 837 'load' 'm_filterArray_load_122' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_46 : Operation 838 [1/1] (0.00ns)   --->   "%sext_ln22_7 = sext i16 %m_filterArray_load_121 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 838 'sext' 'sext_ln22_7' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 839 [6/6] (6.41ns)   --->   "%tmp_7 = sitofp i32 %sext_ln22_7 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 839 'sitofp' 'tmp_7' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 840 [5/6] (6.41ns)   --->   "%tmp_15 = sitofp i32 %sext_ln22_15 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 840 'sitofp' 'tmp_15' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 841 [4/6] (6.41ns)   --->   "%tmp_19 = sitofp i32 %sext_ln22_19 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 841 'sitofp' 'tmp_19' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 842 [3/6] (6.41ns)   --->   "%tmp_23 = sitofp i32 %sext_ln22_23 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 842 'sitofp' 'tmp_23' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 843 [2/6] (6.41ns)   --->   "%tmp_25 = sitofp i32 %sext_ln22_25 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 843 'sitofp' 'tmp_25' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 844 [1/6] (6.41ns)   --->   "%tmp_27 = sitofp i32 %sext_ln22_27 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 844 'sitofp' 'tmp_27' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 845 [4/4] (5.70ns)   --->   "%tmp_3_28 = fmul float %tmp_29, 0x3F775B9880000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 845 'fmul' 'tmp_3_28' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 846 [3/4] (5.70ns)   --->   "%tmp_3_30 = fmul float %tmp_31, 0x3F93C24A40000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 846 'fmul' 'tmp_3_30' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 847 [2/4] (5.70ns)   --->   "%tmp_3_38 = fmul float %tmp_39, 0x3F866758C0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 847 'fmul' 'tmp_3_38' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 848 [1/4] (5.70ns)   --->   "%tmp_3_46 = fmul float %tmp_47, 0xBFA0B050A0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 848 'fmul' 'tmp_3_46' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 849 [2/2] (7.30ns)   --->   "%tmp_4_50 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_50)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 849 'call' 'tmp_4_50' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_46 : Operation 850 [1/2] (3.25ns)   --->   "%tmp_4_54 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_54)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 850 'call' 'tmp_4_54' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 46> <Delay = 7.30>
ST_47 : Operation 851 [1/2] (3.25ns)   --->   "%m_filterArray_load_44 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 83), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 851 'load' 'm_filterArray_load_44' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_47 : Operation 852 [1/2] (3.25ns)   --->   "%m_filterArray_load_47 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 80), align 16" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 852 'load' 'm_filterArray_load_47' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_47 : Operation 853 [2/2] (3.25ns)   --->   "%m_filterArray_load_48 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 79), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 853 'load' 'm_filterArray_load_48' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_47 : Operation 854 [2/2] (3.25ns)   --->   "%m_filterArray_load_59 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 68), align 8" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 854 'load' 'm_filterArray_load_59' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_47 : Operation 855 [1/1] (0.00ns)   --->   "%sext_ln22_6 = sext i16 %m_filterArray_load_122 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 855 'sext' 'sext_ln22_6' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 856 [6/6] (6.41ns)   --->   "%tmp_6 = sitofp i32 %sext_ln22_6 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 856 'sitofp' 'tmp_6' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 857 [5/6] (6.41ns)   --->   "%tmp_7 = sitofp i32 %sext_ln22_7 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 857 'sitofp' 'tmp_7' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 858 [4/6] (6.41ns)   --->   "%tmp_15 = sitofp i32 %sext_ln22_15 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 858 'sitofp' 'tmp_15' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 859 [3/6] (6.41ns)   --->   "%tmp_19 = sitofp i32 %sext_ln22_19 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 859 'sitofp' 'tmp_19' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 860 [2/6] (6.41ns)   --->   "%tmp_23 = sitofp i32 %sext_ln22_23 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 860 'sitofp' 'tmp_23' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 861 [1/6] (6.41ns)   --->   "%tmp_25 = sitofp i32 %sext_ln22_25 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 861 'sitofp' 'tmp_25' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 862 [4/4] (5.70ns)   --->   "%tmp_3_26 = fmul float %tmp_27, 0xBF9C166640000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 862 'fmul' 'tmp_3_26' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 863 [3/4] (5.70ns)   --->   "%tmp_3_28 = fmul float %tmp_29, 0x3F775B9880000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 863 'fmul' 'tmp_3_28' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 864 [2/4] (5.70ns)   --->   "%tmp_3_30 = fmul float %tmp_31, 0x3F93C24A40000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 864 'fmul' 'tmp_3_30' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 865 [1/4] (5.70ns)   --->   "%tmp_3_38 = fmul float %tmp_39, 0x3F866758C0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 865 'fmul' 'tmp_3_38' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 866 [2/2] (7.30ns)   --->   "%tmp_4_46 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_46)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 866 'call' 'tmp_4_46' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_47 : Operation 867 [1/2] (3.25ns)   --->   "%tmp_4_50 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_50)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 867 'call' 'tmp_4_50' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 47> <Delay = 7.30>
ST_48 : Operation 868 [1/2] (3.25ns)   --->   "%m_filterArray_load_48 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 79), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 868 'load' 'm_filterArray_load_48' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_48 : Operation 869 [1/2] (3.25ns)   --->   "%m_filterArray_load_59 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 68), align 8" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 869 'load' 'm_filterArray_load_59' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_48 : Operation 870 [2/2] (3.25ns)   --->   "%m_filterArray_load_60 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 67), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 870 'load' 'm_filterArray_load_60' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_48 : Operation 871 [2/2] (3.25ns)   --->   "%m_filterArray_load_63 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 64), align 16" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 871 'load' 'm_filterArray_load_63' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_48 : Operation 872 [5/6] (6.41ns)   --->   "%tmp_6 = sitofp i32 %sext_ln22_6 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 872 'sitofp' 'tmp_6' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 873 [4/6] (6.41ns)   --->   "%tmp_7 = sitofp i32 %sext_ln22_7 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 873 'sitofp' 'tmp_7' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 874 [1/1] (0.00ns)   --->   "%sext_ln22_14 = sext i16 %m_filterArray_load_114 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 874 'sext' 'sext_ln22_14' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 875 [6/6] (6.41ns)   --->   "%tmp_14 = sitofp i32 %sext_ln22_14 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 875 'sitofp' 'tmp_14' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 876 [3/6] (6.41ns)   --->   "%tmp_15 = sitofp i32 %sext_ln22_15 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 876 'sitofp' 'tmp_15' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 877 [2/6] (6.41ns)   --->   "%tmp_19 = sitofp i32 %sext_ln22_19 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 877 'sitofp' 'tmp_19' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 878 [1/6] (6.41ns)   --->   "%tmp_23 = sitofp i32 %sext_ln22_23 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 878 'sitofp' 'tmp_23' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 879 [4/4] (5.70ns)   --->   "%tmp_3_24 = fmul float %tmp_25, 0xBFA0703CE0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 879 'fmul' 'tmp_3_24' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 880 [3/4] (5.70ns)   --->   "%tmp_3_26 = fmul float %tmp_27, 0xBF9C166640000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 880 'fmul' 'tmp_3_26' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 881 [2/4] (5.70ns)   --->   "%tmp_3_28 = fmul float %tmp_29, 0x3F775B9880000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 881 'fmul' 'tmp_3_28' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 882 [1/4] (5.70ns)   --->   "%tmp_3_30 = fmul float %tmp_31, 0x3F93C24A40000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 882 'fmul' 'tmp_3_30' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 883 [2/2] (7.30ns)   --->   "%tmp_4_38 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_38)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 883 'call' 'tmp_4_38' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 884 [1/2] (3.25ns)   --->   "%tmp_4_46 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_46)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 884 'call' 'tmp_4_46' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 48> <Delay = 7.30>
ST_49 : Operation 885 [1/2] (3.25ns)   --->   "%m_filterArray_load_60 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 67), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 885 'load' 'm_filterArray_load_60' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_49 : Operation 886 [1/2] (3.25ns)   --->   "%m_filterArray_load_63 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 64), align 16" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 886 'load' 'm_filterArray_load_63' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_49 : Operation 887 [2/2] (3.25ns)   --->   "%m_filterArray_load_64 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 63), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 887 'load' 'm_filterArray_load_64' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_49 : Operation 888 [2/2] (3.25ns)   --->   "%m_filterArray_load_75 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 52), align 8" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 888 'load' 'm_filterArray_load_75' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_49 : Operation 889 [4/6] (6.41ns)   --->   "%tmp_6 = sitofp i32 %sext_ln22_6 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 889 'sitofp' 'tmp_6' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 890 [3/6] (6.41ns)   --->   "%tmp_7 = sitofp i32 %sext_ln22_7 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 890 'sitofp' 'tmp_7' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 891 [5/6] (6.41ns)   --->   "%tmp_14 = sitofp i32 %sext_ln22_14 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 891 'sitofp' 'tmp_14' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 892 [2/6] (6.41ns)   --->   "%tmp_15 = sitofp i32 %sext_ln22_15 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 892 'sitofp' 'tmp_15' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 893 [1/1] (0.00ns)   --->   "%sext_ln22_18 = sext i16 %m_filterArray_load_110 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 893 'sext' 'sext_ln22_18' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 894 [6/6] (6.41ns)   --->   "%tmp_18 = sitofp i32 %sext_ln22_18 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 894 'sitofp' 'tmp_18' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 895 [1/6] (6.41ns)   --->   "%tmp_19 = sitofp i32 %sext_ln22_19 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 895 'sitofp' 'tmp_19' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 896 [4/4] (5.70ns)   --->   "%tmp_3_22 = fmul float %tmp_23, 0xBF701D0C60000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 896 'fmul' 'tmp_3_22' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 897 [3/4] (5.70ns)   --->   "%tmp_3_24 = fmul float %tmp_25, 0xBFA0703CE0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 897 'fmul' 'tmp_3_24' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 898 [2/4] (5.70ns)   --->   "%tmp_3_26 = fmul float %tmp_27, 0xBF9C166640000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 898 'fmul' 'tmp_3_26' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 899 [1/4] (5.70ns)   --->   "%tmp_3_28 = fmul float %tmp_29, 0x3F775B9880000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 899 'fmul' 'tmp_3_28' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 900 [2/2] (7.30ns)   --->   "%tmp_4_30 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_30)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 900 'call' 'tmp_4_30' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 901 [1/2] (3.25ns)   --->   "%tmp_4_38 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_38)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 901 'call' 'tmp_4_38' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 50 <SV = 49> <Delay = 7.30>
ST_50 : Operation 902 [1/2] (3.25ns)   --->   "%m_filterArray_load_64 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 63), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 902 'load' 'm_filterArray_load_64' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_50 : Operation 903 [1/2] (3.25ns)   --->   "%m_filterArray_load_75 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 52), align 8" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 903 'load' 'm_filterArray_load_75' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_50 : Operation 904 [2/2] (3.25ns)   --->   "%m_filterArray_load_76 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 51), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 904 'load' 'm_filterArray_load_76' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_50 : Operation 905 [2/2] (3.25ns)   --->   "%m_filterArray_load_79 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 48), align 16" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 905 'load' 'm_filterArray_load_79' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_50 : Operation 906 [3/6] (6.41ns)   --->   "%tmp_6 = sitofp i32 %sext_ln22_6 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 906 'sitofp' 'tmp_6' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 907 [2/6] (6.41ns)   --->   "%tmp_7 = sitofp i32 %sext_ln22_7 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 907 'sitofp' 'tmp_7' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 908 [4/6] (6.41ns)   --->   "%tmp_14 = sitofp i32 %sext_ln22_14 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 908 'sitofp' 'tmp_14' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 909 [1/6] (6.41ns)   --->   "%tmp_15 = sitofp i32 %sext_ln22_15 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 909 'sitofp' 'tmp_15' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 910 [5/6] (6.41ns)   --->   "%tmp_18 = sitofp i32 %sext_ln22_18 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 910 'sitofp' 'tmp_18' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 911 [4/4] (5.70ns)   --->   "%tmp_3_18 = fmul float %tmp_19, 0x3F422145C0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 911 'fmul' 'tmp_3_18' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 912 [1/1] (0.00ns)   --->   "%sext_ln22_22 = sext i16 %m_filterArray_load_106 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 912 'sext' 'sext_ln22_22' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 913 [6/6] (6.41ns)   --->   "%tmp_22 = sitofp i32 %sext_ln22_22 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 913 'sitofp' 'tmp_22' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 914 [3/4] (5.70ns)   --->   "%tmp_3_22 = fmul float %tmp_23, 0xBF701D0C60000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 914 'fmul' 'tmp_3_22' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 915 [2/4] (5.70ns)   --->   "%tmp_3_24 = fmul float %tmp_25, 0xBFA0703CE0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 915 'fmul' 'tmp_3_24' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 916 [1/4] (5.70ns)   --->   "%tmp_3_26 = fmul float %tmp_27, 0xBF9C166640000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 916 'fmul' 'tmp_3_26' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 917 [2/2] (7.30ns)   --->   "%tmp_4_28 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_28)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 917 'call' 'tmp_4_28' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_50 : Operation 918 [1/2] (3.25ns)   --->   "%tmp_4_30 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_30)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 918 'call' 'tmp_4_30' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 51 <SV = 50> <Delay = 7.30>
ST_51 : Operation 919 [1/2] (3.25ns)   --->   "%m_filterArray_load_76 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 51), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 919 'load' 'm_filterArray_load_76' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_51 : Operation 920 [1/2] (3.25ns)   --->   "%m_filterArray_load_79 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 48), align 16" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 920 'load' 'm_filterArray_load_79' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_51 : Operation 921 [2/2] (3.25ns)   --->   "%m_filterArray_load_80 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 47), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 921 'load' 'm_filterArray_load_80' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_51 : Operation 922 [2/2] (3.25ns)   --->   "%m_filterArray_load_83 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 44), align 8" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 922 'load' 'm_filterArray_load_83' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_51 : Operation 923 [2/6] (6.41ns)   --->   "%tmp_6 = sitofp i32 %sext_ln22_6 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 923 'sitofp' 'tmp_6' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 924 [1/6] (6.41ns)   --->   "%tmp_7 = sitofp i32 %sext_ln22_7 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 924 'sitofp' 'tmp_7' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 925 [3/6] (6.41ns)   --->   "%tmp_14 = sitofp i32 %sext_ln22_14 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 925 'sitofp' 'tmp_14' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 926 [4/4] (5.70ns)   --->   "%tmp_3_14 = fmul float %tmp_15, 0xBF97ECBA40000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 926 'fmul' 'tmp_3_14' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 927 [4/6] (6.41ns)   --->   "%tmp_18 = sitofp i32 %sext_ln22_18 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 927 'sitofp' 'tmp_18' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 928 [3/4] (5.70ns)   --->   "%tmp_3_18 = fmul float %tmp_19, 0x3F422145C0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 928 'fmul' 'tmp_3_18' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 929 [5/6] (6.41ns)   --->   "%tmp_22 = sitofp i32 %sext_ln22_22 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 929 'sitofp' 'tmp_22' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 930 [2/4] (5.70ns)   --->   "%tmp_3_22 = fmul float %tmp_23, 0xBF701D0C60000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 930 'fmul' 'tmp_3_22' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 931 [1/1] (0.00ns)   --->   "%sext_ln22_24 = sext i16 %m_filterArray_load_104 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 931 'sext' 'sext_ln22_24' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 932 [6/6] (6.41ns)   --->   "%tmp_24 = sitofp i32 %sext_ln22_24 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 932 'sitofp' 'tmp_24' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 933 [1/4] (5.70ns)   --->   "%tmp_3_24 = fmul float %tmp_25, 0xBFA0703CE0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 933 'fmul' 'tmp_3_24' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 934 [2/2] (7.30ns)   --->   "%tmp_4_26 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_26)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 934 'call' 'tmp_4_26' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_51 : Operation 935 [1/2] (3.25ns)   --->   "%tmp_4_28 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_28)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 935 'call' 'tmp_4_28' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 52 <SV = 51> <Delay = 7.30>
ST_52 : Operation 936 [1/2] (3.25ns)   --->   "%m_filterArray_load_80 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 47), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 936 'load' 'm_filterArray_load_80' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_52 : Operation 937 [1/2] (3.25ns)   --->   "%m_filterArray_load_83 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 44), align 8" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 937 'load' 'm_filterArray_load_83' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_52 : Operation 938 [2/2] (3.25ns)   --->   "%m_filterArray_load_84 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 43), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 938 'load' 'm_filterArray_load_84' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_52 : Operation 939 [2/2] (3.25ns)   --->   "%m_filterArray_load_85 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 42), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 939 'load' 'm_filterArray_load_85' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_52 : Operation 940 [1/6] (6.41ns)   --->   "%tmp_6 = sitofp i32 %sext_ln22_6 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 940 'sitofp' 'tmp_6' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 941 [4/4] (5.70ns)   --->   "%tmp_3_7 = fmul float %tmp_7, 0xBF97545FA0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 941 'fmul' 'tmp_3_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 942 [2/6] (6.41ns)   --->   "%tmp_14 = sitofp i32 %sext_ln22_14 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 942 'sitofp' 'tmp_14' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 943 [3/4] (5.70ns)   --->   "%tmp_3_14 = fmul float %tmp_15, 0xBF97ECBA40000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 943 'fmul' 'tmp_3_14' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 944 [3/6] (6.41ns)   --->   "%tmp_18 = sitofp i32 %sext_ln22_18 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 944 'sitofp' 'tmp_18' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 945 [2/4] (5.70ns)   --->   "%tmp_3_18 = fmul float %tmp_19, 0x3F422145C0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 945 'fmul' 'tmp_3_18' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 946 [4/6] (6.41ns)   --->   "%tmp_22 = sitofp i32 %sext_ln22_22 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 946 'sitofp' 'tmp_22' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 947 [1/4] (5.70ns)   --->   "%tmp_3_22 = fmul float %tmp_23, 0xBF701D0C60000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 947 'fmul' 'tmp_3_22' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 948 [5/6] (6.41ns)   --->   "%tmp_24 = sitofp i32 %sext_ln22_24 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 948 'sitofp' 'tmp_24' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 949 [2/2] (7.30ns)   --->   "%tmp_4_24 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_24)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 949 'call' 'tmp_4_24' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_52 : Operation 950 [1/1] (0.00ns)   --->   "%sext_ln22_26 = sext i16 %m_filterArray_load_102 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 950 'sext' 'sext_ln22_26' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 951 [6/6] (6.41ns)   --->   "%tmp_26 = sitofp i32 %sext_ln22_26 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 951 'sitofp' 'tmp_26' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 952 [1/2] (3.25ns)   --->   "%tmp_4_26 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_26)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 952 'call' 'tmp_4_26' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 53 <SV = 52> <Delay = 7.30>
ST_53 : Operation 953 [1/2] (3.25ns)   --->   "%m_filterArray_load_84 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 43), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 953 'load' 'm_filterArray_load_84' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_53 : Operation 954 [1/2] (3.25ns)   --->   "%m_filterArray_load_85 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 42), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 954 'load' 'm_filterArray_load_85' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_53 : Operation 955 [2/2] (3.25ns)   --->   "%m_filterArray_load_86 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 41), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 955 'load' 'm_filterArray_load_86' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_53 : Operation 956 [2/2] (3.25ns)   --->   "%m_filterArray_load_87 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 40), align 16" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 956 'load' 'm_filterArray_load_87' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_53 : Operation 957 [4/4] (5.70ns)   --->   "%tmp_3_6 = fmul float %tmp_6, 0xBF97F66D00000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 957 'fmul' 'tmp_3_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 958 [3/4] (5.70ns)   --->   "%tmp_3_7 = fmul float %tmp_7, 0xBF97545FA0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 958 'fmul' 'tmp_3_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 959 [1/6] (6.41ns)   --->   "%tmp_14 = sitofp i32 %sext_ln22_14 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 959 'sitofp' 'tmp_14' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 960 [2/4] (5.70ns)   --->   "%tmp_3_14 = fmul float %tmp_15, 0xBF97ECBA40000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 960 'fmul' 'tmp_3_14' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 961 [2/6] (6.41ns)   --->   "%tmp_18 = sitofp i32 %sext_ln22_18 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 961 'sitofp' 'tmp_18' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 962 [1/4] (5.70ns)   --->   "%tmp_3_18 = fmul float %tmp_19, 0x3F422145C0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 962 'fmul' 'tmp_3_18' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 963 [3/6] (6.41ns)   --->   "%tmp_22 = sitofp i32 %sext_ln22_22 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 963 'sitofp' 'tmp_22' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 964 [2/2] (7.30ns)   --->   "%tmp_4_22 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_22)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 964 'call' 'tmp_4_22' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_53 : Operation 965 [4/6] (6.41ns)   --->   "%tmp_24 = sitofp i32 %sext_ln22_24 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 965 'sitofp' 'tmp_24' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 966 [1/2] (3.25ns)   --->   "%tmp_4_24 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_24)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 966 'call' 'tmp_4_24' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_53 : Operation 967 [5/6] (6.41ns)   --->   "%tmp_26 = sitofp i32 %sext_ln22_26 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 967 'sitofp' 'tmp_26' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 968 [1/1] (0.00ns)   --->   "%sext_ln22_28 = sext i16 %m_filterArray_load_100 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 968 'sext' 'sext_ln22_28' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 969 [6/6] (6.41ns)   --->   "%tmp_28 = sitofp i32 %sext_ln22_28 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 969 'sitofp' 'tmp_28' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 54 <SV = 53> <Delay = 7.30>
ST_54 : Operation 970 [1/2] (3.25ns)   --->   "%m_filterArray_load_86 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 41), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 970 'load' 'm_filterArray_load_86' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_54 : Operation 971 [1/2] (3.25ns)   --->   "%m_filterArray_load_87 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 40), align 16" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 971 'load' 'm_filterArray_load_87' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_54 : Operation 972 [2/2] (3.25ns)   --->   "%m_filterArray_load_88 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 39), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 972 'load' 'm_filterArray_load_88' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_54 : Operation 973 [2/2] (3.25ns)   --->   "%m_filterArray_load_91 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 36), align 8" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 973 'load' 'm_filterArray_load_91' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_54 : Operation 974 [3/4] (5.70ns)   --->   "%tmp_3_6 = fmul float %tmp_6, 0xBF97F66D00000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 974 'fmul' 'tmp_3_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 975 [2/4] (5.70ns)   --->   "%tmp_3_7 = fmul float %tmp_7, 0xBF97545FA0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 975 'fmul' 'tmp_3_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 976 [4/4] (5.70ns)   --->   "%tmp_3_13 = fmul float %tmp_14, 0xBF8A63D5A0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 976 'fmul' 'tmp_3_13' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 977 [1/4] (5.70ns)   --->   "%tmp_3_14 = fmul float %tmp_15, 0xBF97ECBA40000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 977 'fmul' 'tmp_3_14' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 978 [1/6] (6.41ns)   --->   "%tmp_18 = sitofp i32 %sext_ln22_18 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 978 'sitofp' 'tmp_18' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 979 [2/2] (7.30ns)   --->   "%tmp_4_18 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_18)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 979 'call' 'tmp_4_18' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_54 : Operation 980 [2/6] (6.41ns)   --->   "%tmp_22 = sitofp i32 %sext_ln22_22 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 980 'sitofp' 'tmp_22' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 981 [1/2] (3.25ns)   --->   "%tmp_4_22 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_22)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 981 'call' 'tmp_4_22' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_54 : Operation 982 [3/6] (6.41ns)   --->   "%tmp_24 = sitofp i32 %sext_ln22_24 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 982 'sitofp' 'tmp_24' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 983 [4/6] (6.41ns)   --->   "%tmp_26 = sitofp i32 %sext_ln22_26 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 983 'sitofp' 'tmp_26' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 984 [5/6] (6.41ns)   --->   "%tmp_28 = sitofp i32 %sext_ln22_28 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 984 'sitofp' 'tmp_28' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 985 [1/1] (0.00ns)   --->   "%sext_ln22_30 = sext i16 %m_filterArray_load_98 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 985 'sext' 'sext_ln22_30' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 986 [6/6] (6.41ns)   --->   "%tmp_30 = sitofp i32 %sext_ln22_30 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 986 'sitofp' 'tmp_30' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 55 <SV = 54> <Delay = 7.30>
ST_55 : Operation 987 [1/2] (3.25ns)   --->   "%m_filterArray_load_88 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 39), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 987 'load' 'm_filterArray_load_88' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_55 : Operation 988 [1/2] (3.25ns)   --->   "%m_filterArray_load_91 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 36), align 8" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 988 'load' 'm_filterArray_load_91' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_55 : Operation 989 [2/2] (3.25ns)   --->   "%m_filterArray_load_92 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 35), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 989 'load' 'm_filterArray_load_92' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_55 : Operation 990 [2/2] (3.25ns)   --->   "%m_filterArray_load_93 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 34), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 990 'load' 'm_filterArray_load_93' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_55 : Operation 991 [2/4] (5.70ns)   --->   "%tmp_3_6 = fmul float %tmp_6, 0xBF97F66D00000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 991 'fmul' 'tmp_3_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 992 [1/4] (5.70ns)   --->   "%tmp_3_7 = fmul float %tmp_7, 0xBF97545FA0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 992 'fmul' 'tmp_3_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 993 [3/4] (5.70ns)   --->   "%tmp_3_13 = fmul float %tmp_14, 0xBF8A63D5A0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 993 'fmul' 'tmp_3_13' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 994 [2/2] (7.30ns)   --->   "%tmp_4_14 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_14)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 994 'call' 'tmp_4_14' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_55 : Operation 995 [4/4] (5.70ns)   --->   "%tmp_3_17 = fmul float %tmp_18, 0xBF8B444880000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 995 'fmul' 'tmp_3_17' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 996 [1/2] (3.25ns)   --->   "%tmp_4_18 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_18)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 996 'call' 'tmp_4_18' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_55 : Operation 997 [1/6] (6.41ns)   --->   "%tmp_22 = sitofp i32 %sext_ln22_22 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 997 'sitofp' 'tmp_22' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 998 [2/6] (6.41ns)   --->   "%tmp_24 = sitofp i32 %sext_ln22_24 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 998 'sitofp' 'tmp_24' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 999 [3/6] (6.41ns)   --->   "%tmp_26 = sitofp i32 %sext_ln22_26 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 999 'sitofp' 'tmp_26' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 1000 [4/6] (6.41ns)   --->   "%tmp_28 = sitofp i32 %sext_ln22_28 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1000 'sitofp' 'tmp_28' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 1001 [5/6] (6.41ns)   --->   "%tmp_30 = sitofp i32 %sext_ln22_30 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1001 'sitofp' 'tmp_30' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 1002 [1/1] (0.00ns)   --->   "%sext_ln22_38 = sext i16 %m_filterArray_load_90 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1002 'sext' 'sext_ln22_38' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1003 [6/6] (6.41ns)   --->   "%tmp_38 = sitofp i32 %sext_ln22_38 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1003 'sitofp' 'tmp_38' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 56 <SV = 55> <Delay = 7.30>
ST_56 : Operation 1004 [1/2] (3.25ns)   --->   "%m_filterArray_load_92 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 35), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1004 'load' 'm_filterArray_load_92' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_56 : Operation 1005 [1/2] (3.25ns)   --->   "%m_filterArray_load_93 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 34), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1005 'load' 'm_filterArray_load_93' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_56 : Operation 1006 [2/2] (3.25ns)   --->   "%m_filterArray_load_94 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 33), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1006 'load' 'm_filterArray_load_94' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_56 : Operation 1007 [2/2] (3.25ns)   --->   "%m_filterArray_load_95 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 32), align 16" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1007 'load' 'm_filterArray_load_95' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_56 : Operation 1008 [1/4] (5.70ns)   --->   "%tmp_3_6 = fmul float %tmp_6, 0xBF97F66D00000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1008 'fmul' 'tmp_3_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1009 [2/2] (7.30ns)   --->   "%tmp_4_7 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_7)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1009 'call' 'tmp_4_7' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_56 : Operation 1010 [2/4] (5.70ns)   --->   "%tmp_3_13 = fmul float %tmp_14, 0xBF8A63D5A0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1010 'fmul' 'tmp_3_13' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1011 [1/2] (3.25ns)   --->   "%tmp_4_14 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_14)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1011 'call' 'tmp_4_14' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_56 : Operation 1012 [3/4] (5.70ns)   --->   "%tmp_3_17 = fmul float %tmp_18, 0xBF8B444880000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1012 'fmul' 'tmp_3_17' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1013 [4/4] (5.70ns)   --->   "%tmp_3_21 = fmul float %tmp_22, 0x3F83A16280000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1013 'fmul' 'tmp_3_21' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1014 [1/6] (6.41ns)   --->   "%tmp_24 = sitofp i32 %sext_ln22_24 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1014 'sitofp' 'tmp_24' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 1015 [2/6] (6.41ns)   --->   "%tmp_26 = sitofp i32 %sext_ln22_26 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1015 'sitofp' 'tmp_26' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 1016 [3/6] (6.41ns)   --->   "%tmp_28 = sitofp i32 %sext_ln22_28 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1016 'sitofp' 'tmp_28' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 1017 [4/6] (6.41ns)   --->   "%tmp_30 = sitofp i32 %sext_ln22_30 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1017 'sitofp' 'tmp_30' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 1018 [5/6] (6.41ns)   --->   "%tmp_38 = sitofp i32 %sext_ln22_38 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1018 'sitofp' 'tmp_38' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 1019 [1/1] (0.00ns)   --->   "%sext_ln22_46 = sext i16 %m_filterArray_load_82 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1019 'sext' 'sext_ln22_46' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1020 [6/6] (6.41ns)   --->   "%tmp_46 = sitofp i32 %sext_ln22_46 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1020 'sitofp' 'tmp_46' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 57 <SV = 56> <Delay = 7.30>
ST_57 : Operation 1021 [1/2] (3.25ns)   --->   "%m_filterArray_load_94 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 33), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1021 'load' 'm_filterArray_load_94' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_57 : Operation 1022 [1/2] (3.25ns)   --->   "%m_filterArray_load_95 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 32), align 16" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1022 'load' 'm_filterArray_load_95' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_57 : Operation 1023 [2/2] (3.25ns)   --->   "%m_filterArray_load_96 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 31), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1023 'load' 'm_filterArray_load_96' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_57 : Operation 1024 [2/2] (3.25ns)   --->   "%m_filterArray_load_107 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 20), align 8" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1024 'load' 'm_filterArray_load_107' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_57 : Operation 1025 [2/2] (7.30ns)   --->   "%tmp_4_6 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_6)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1025 'call' 'tmp_4_6' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_57 : Operation 1026 [1/2] (3.25ns)   --->   "%tmp_4_7 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_7)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1026 'call' 'tmp_4_7' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_57 : Operation 1027 [1/4] (5.70ns)   --->   "%tmp_3_13 = fmul float %tmp_14, 0xBF8A63D5A0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1027 'fmul' 'tmp_3_13' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1028 [2/4] (5.70ns)   --->   "%tmp_3_17 = fmul float %tmp_18, 0xBF8B444880000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1028 'fmul' 'tmp_3_17' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1029 [3/4] (5.70ns)   --->   "%tmp_3_21 = fmul float %tmp_22, 0x3F83A16280000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1029 'fmul' 'tmp_3_21' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1030 [4/4] (5.70ns)   --->   "%tmp_3_23 = fmul float %tmp_24, 0xBF94785540000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1030 'fmul' 'tmp_3_23' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1031 [1/6] (6.41ns)   --->   "%tmp_26 = sitofp i32 %sext_ln22_26 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1031 'sitofp' 'tmp_26' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 1032 [2/6] (6.41ns)   --->   "%tmp_28 = sitofp i32 %sext_ln22_28 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1032 'sitofp' 'tmp_28' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 1033 [3/6] (6.41ns)   --->   "%tmp_30 = sitofp i32 %sext_ln22_30 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1033 'sitofp' 'tmp_30' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 1034 [4/6] (6.41ns)   --->   "%tmp_38 = sitofp i32 %sext_ln22_38 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1034 'sitofp' 'tmp_38' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 1035 [5/6] (6.41ns)   --->   "%tmp_46 = sitofp i32 %sext_ln22_46 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1035 'sitofp' 'tmp_46' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 1036 [1/1] (0.00ns)   --->   "%sext_ln22_50 = sext i16 %m_filterArray_load_78 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1036 'sext' 'sext_ln22_50' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1037 [6/6] (6.41ns)   --->   "%tmp_50 = sitofp i32 %sext_ln22_50 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1037 'sitofp' 'tmp_50' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 58 <SV = 57> <Delay = 7.30>
ST_58 : Operation 1038 [1/2] (3.25ns)   --->   "%m_filterArray_load_96 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 31), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1038 'load' 'm_filterArray_load_96' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_58 : Operation 1039 [1/2] (3.25ns)   --->   "%m_filterArray_load_107 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 20), align 8" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1039 'load' 'm_filterArray_load_107' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_58 : Operation 1040 [2/2] (3.25ns)   --->   "%m_filterArray_load_108 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 19), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1040 'load' 'm_filterArray_load_108' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_58 : Operation 1041 [2/2] (3.25ns)   --->   "%m_filterArray_load_111 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 16), align 16" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1041 'load' 'm_filterArray_load_111' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_58 : Operation 1042 [1/2] (3.25ns)   --->   "%tmp_4_6 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_6)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1042 'call' 'tmp_4_6' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_58 : Operation 1043 [2/2] (7.30ns)   --->   "%tmp_4_13 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_13)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1043 'call' 'tmp_4_13' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_58 : Operation 1044 [1/4] (5.70ns)   --->   "%tmp_3_17 = fmul float %tmp_18, 0xBF8B444880000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1044 'fmul' 'tmp_3_17' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1045 [2/4] (5.70ns)   --->   "%tmp_3_21 = fmul float %tmp_22, 0x3F83A16280000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1045 'fmul' 'tmp_3_21' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1046 [3/4] (5.70ns)   --->   "%tmp_3_23 = fmul float %tmp_24, 0xBF94785540000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1046 'fmul' 'tmp_3_23' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1047 [4/4] (5.70ns)   --->   "%tmp_3_25 = fmul float %tmp_26, 0xBFA1FC8F60000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1047 'fmul' 'tmp_3_25' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1048 [1/6] (6.41ns)   --->   "%tmp_28 = sitofp i32 %sext_ln22_28 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1048 'sitofp' 'tmp_28' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 1049 [2/6] (6.41ns)   --->   "%tmp_30 = sitofp i32 %sext_ln22_30 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1049 'sitofp' 'tmp_30' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 1050 [3/6] (6.41ns)   --->   "%tmp_38 = sitofp i32 %sext_ln22_38 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1050 'sitofp' 'tmp_38' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 1051 [4/6] (6.41ns)   --->   "%tmp_46 = sitofp i32 %sext_ln22_46 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1051 'sitofp' 'tmp_46' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 1052 [5/6] (6.41ns)   --->   "%tmp_50 = sitofp i32 %sext_ln22_50 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1052 'sitofp' 'tmp_50' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 1053 [1/1] (0.00ns)   --->   "%sext_ln22_54 = sext i16 %m_filterArray_load_74 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1053 'sext' 'sext_ln22_54' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1054 [6/6] (6.41ns)   --->   "%tmp_54 = sitofp i32 %sext_ln22_54 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1054 'sitofp' 'tmp_54' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 1055 [1/1] (2.55ns)   --->   "%add_ln22_4 = add i32 %tmp_4_6, %tmp_4_7" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1055 'add' 'add_ln22_4' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 7.30>
ST_59 : Operation 1056 [1/2] (3.25ns)   --->   "%m_filterArray_load_108 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 19), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1056 'load' 'm_filterArray_load_108' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_59 : Operation 1057 [1/2] (3.25ns)   --->   "%m_filterArray_load_111 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 16), align 16" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1057 'load' 'm_filterArray_load_111' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_59 : Operation 1058 [2/2] (3.25ns)   --->   "%m_filterArray_load_112 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 15), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1058 'load' 'm_filterArray_load_112' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_59 : Operation 1059 [2/2] (3.25ns)   --->   "%m_filterArray_load_115 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 12), align 8" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1059 'load' 'm_filterArray_load_115' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_59 : Operation 1060 [1/2] (3.25ns)   --->   "%tmp_4_13 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_13)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1060 'call' 'tmp_4_13' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_59 : Operation 1061 [2/2] (7.30ns)   --->   "%tmp_4_17 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_17)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1061 'call' 'tmp_4_17' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_59 : Operation 1062 [1/4] (5.70ns)   --->   "%tmp_3_21 = fmul float %tmp_22, 0x3F83A16280000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1062 'fmul' 'tmp_3_21' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1063 [2/4] (5.70ns)   --->   "%tmp_3_23 = fmul float %tmp_24, 0xBF94785540000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1063 'fmul' 'tmp_3_23' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1064 [3/4] (5.70ns)   --->   "%tmp_3_25 = fmul float %tmp_26, 0xBFA1FC8F60000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1064 'fmul' 'tmp_3_25' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1065 [4/4] (5.70ns)   --->   "%tmp_3_27 = fmul float %tmp_28, 0xBF8819F980000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1065 'fmul' 'tmp_3_27' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1066 [1/6] (6.41ns)   --->   "%tmp_30 = sitofp i32 %sext_ln22_30 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1066 'sitofp' 'tmp_30' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 1067 [2/6] (6.41ns)   --->   "%tmp_38 = sitofp i32 %sext_ln22_38 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1067 'sitofp' 'tmp_38' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 1068 [3/6] (6.41ns)   --->   "%tmp_46 = sitofp i32 %sext_ln22_46 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1068 'sitofp' 'tmp_46' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 1069 [4/6] (6.41ns)   --->   "%tmp_50 = sitofp i32 %sext_ln22_50 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1069 'sitofp' 'tmp_50' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 1070 [5/6] (6.41ns)   --->   "%tmp_54 = sitofp i32 %sext_ln22_54 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1070 'sitofp' 'tmp_54' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 1071 [1/1] (0.00ns)   --->   "%sext_ln22_56 = sext i16 %m_filterArray_load_72 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1071 'sext' 'sext_ln22_56' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1072 [6/6] (6.41ns)   --->   "%tmp_56 = sitofp i32 %sext_ln22_56 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1072 'sitofp' 'tmp_56' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 1073 [1/1] (2.55ns)   --->   "%add_ln22_11 = add i32 %tmp_4_13, %tmp_4_14" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1073 'add' 'add_ln22_11' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 7.30>
ST_60 : Operation 1074 [1/2] (3.25ns)   --->   "%m_filterArray_load_112 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 15), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1074 'load' 'm_filterArray_load_112' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_60 : Operation 1075 [1/2] (3.25ns)   --->   "%m_filterArray_load_115 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 12), align 8" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1075 'load' 'm_filterArray_load_115' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_60 : Operation 1076 [2/2] (3.25ns)   --->   "%m_filterArray_load_116 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 11), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1076 'load' 'm_filterArray_load_116' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_60 : Operation 1077 [2/2] (3.25ns)   --->   "%m_filterArray_load_117 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 10), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1077 'load' 'm_filterArray_load_117' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_60 : Operation 1078 [1/2] (3.25ns)   --->   "%tmp_4_17 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_17)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1078 'call' 'tmp_4_17' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_60 : Operation 1079 [2/2] (7.30ns)   --->   "%tmp_4_21 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_21)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1079 'call' 'tmp_4_21' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_60 : Operation 1080 [1/4] (5.70ns)   --->   "%tmp_3_23 = fmul float %tmp_24, 0xBF94785540000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1080 'fmul' 'tmp_3_23' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1081 [2/4] (5.70ns)   --->   "%tmp_3_25 = fmul float %tmp_26, 0xBFA1FC8F60000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1081 'fmul' 'tmp_3_25' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1082 [3/4] (5.70ns)   --->   "%tmp_3_27 = fmul float %tmp_28, 0xBF8819F980000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1082 'fmul' 'tmp_3_27' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1083 [4/4] (5.70ns)   --->   "%tmp_3_29 = fmul float %tmp_30, 0x3F923F1C40000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1083 'fmul' 'tmp_3_29' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1084 [1/6] (6.41ns)   --->   "%tmp_38 = sitofp i32 %sext_ln22_38 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1084 'sitofp' 'tmp_38' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 1085 [2/6] (6.41ns)   --->   "%tmp_46 = sitofp i32 %sext_ln22_46 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1085 'sitofp' 'tmp_46' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 1086 [3/6] (6.41ns)   --->   "%tmp_50 = sitofp i32 %sext_ln22_50 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1086 'sitofp' 'tmp_50' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 1087 [4/6] (6.41ns)   --->   "%tmp_54 = sitofp i32 %sext_ln22_54 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1087 'sitofp' 'tmp_54' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 1088 [5/6] (6.41ns)   --->   "%tmp_56 = sitofp i32 %sext_ln22_56 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1088 'sitofp' 'tmp_56' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 1089 [1/1] (0.00ns)   --->   "%sext_ln22_58 = sext i16 %m_filterArray_load_70 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1089 'sext' 'sext_ln22_58' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1090 [6/6] (6.41ns)   --->   "%tmp_58 = sitofp i32 %sext_ln22_58 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1090 'sitofp' 'tmp_58' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 1091 [1/1] (2.55ns)   --->   "%add_ln22_16 = add i32 %tmp_4_17, %tmp_4_18" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1091 'add' 'add_ln22_16' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 7.30>
ST_61 : Operation 1092 [1/2] (3.25ns)   --->   "%m_filterArray_load_116 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 11), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1092 'load' 'm_filterArray_load_116' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_61 : Operation 1093 [1/2] (3.25ns)   --->   "%m_filterArray_load_117 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 10), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1093 'load' 'm_filterArray_load_117' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_61 : Operation 1094 [2/2] (3.25ns)   --->   "%m_filterArray_load_118 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 9), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1094 'load' 'm_filterArray_load_118' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_61 : Operation 1095 [2/2] (3.25ns)   --->   "%m_filterArray_load_119 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 8), align 16" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1095 'load' 'm_filterArray_load_119' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_61 : Operation 1096 [1/2] (3.25ns)   --->   "%tmp_4_21 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_21)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1096 'call' 'tmp_4_21' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_61 : Operation 1097 [2/2] (7.30ns)   --->   "%tmp_4_23 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_23)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1097 'call' 'tmp_4_23' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_61 : Operation 1098 [1/4] (5.70ns)   --->   "%tmp_3_25 = fmul float %tmp_26, 0xBFA1FC8F60000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1098 'fmul' 'tmp_3_25' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1099 [2/4] (5.70ns)   --->   "%tmp_3_27 = fmul float %tmp_28, 0xBF8819F980000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1099 'fmul' 'tmp_3_27' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1100 [3/4] (5.70ns)   --->   "%tmp_3_29 = fmul float %tmp_30, 0x3F923F1C40000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1100 'fmul' 'tmp_3_29' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1101 [4/4] (5.70ns)   --->   "%tmp_3_37 = fmul float %tmp_38, 0xBF835B4AA0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1101 'fmul' 'tmp_3_37' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1102 [1/6] (6.41ns)   --->   "%tmp_46 = sitofp i32 %sext_ln22_46 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1102 'sitofp' 'tmp_46' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 1103 [2/6] (6.41ns)   --->   "%tmp_50 = sitofp i32 %sext_ln22_50 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1103 'sitofp' 'tmp_50' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 1104 [3/6] (6.41ns)   --->   "%tmp_54 = sitofp i32 %sext_ln22_54 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1104 'sitofp' 'tmp_54' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 1105 [4/6] (6.41ns)   --->   "%tmp_56 = sitofp i32 %sext_ln22_56 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1105 'sitofp' 'tmp_56' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 1106 [5/6] (6.41ns)   --->   "%tmp_58 = sitofp i32 %sext_ln22_58 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1106 'sitofp' 'tmp_58' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 1107 [1/1] (0.00ns)   --->   "%sext_ln22_60 = sext i16 %m_filterArray_load_68 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1107 'sext' 'sext_ln22_60' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1108 [6/6] (6.41ns)   --->   "%tmp_60 = sitofp i32 %sext_ln22_60 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1108 'sitofp' 'tmp_60' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 1109 [1/1] (2.55ns)   --->   "%add_ln22_19 = add i32 %tmp_4_21, %tmp_4_22" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1109 'add' 'add_ln22_19' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 7.30>
ST_62 : Operation 1110 [1/2] (3.25ns)   --->   "%m_filterArray_load_118 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 9), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1110 'load' 'm_filterArray_load_118' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_62 : Operation 1111 [1/2] (3.25ns)   --->   "%m_filterArray_load_119 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 8), align 16" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1111 'load' 'm_filterArray_load_119' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_62 : Operation 1112 [2/2] (3.25ns)   --->   "%m_filterArray_load_120 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 7), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1112 'load' 'm_filterArray_load_120' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_62 : Operation 1113 [2/2] (3.25ns)   --->   "%m_filterArray_load_123 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 4), align 8" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1113 'load' 'm_filterArray_load_123' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_62 : Operation 1114 [1/2] (3.25ns)   --->   "%tmp_4_23 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_23)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1114 'call' 'tmp_4_23' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_62 : Operation 1115 [2/2] (7.30ns)   --->   "%tmp_4_25 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_25)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1115 'call' 'tmp_4_25' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_62 : Operation 1116 [1/4] (5.70ns)   --->   "%tmp_3_27 = fmul float %tmp_28, 0xBF8819F980000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1116 'fmul' 'tmp_3_27' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1117 [2/4] (5.70ns)   --->   "%tmp_3_29 = fmul float %tmp_30, 0x3F923F1C40000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1117 'fmul' 'tmp_3_29' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1118 [3/4] (5.70ns)   --->   "%tmp_3_37 = fmul float %tmp_38, 0xBF835B4AA0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1118 'fmul' 'tmp_3_37' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1119 [4/4] (5.70ns)   --->   "%tmp_3_45 = fmul float %tmp_46, 0xBFA8D53A60000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1119 'fmul' 'tmp_3_45' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1120 [1/6] (6.41ns)   --->   "%tmp_50 = sitofp i32 %sext_ln22_50 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1120 'sitofp' 'tmp_50' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 1121 [2/6] (6.41ns)   --->   "%tmp_54 = sitofp i32 %sext_ln22_54 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1121 'sitofp' 'tmp_54' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 1122 [3/6] (6.41ns)   --->   "%tmp_56 = sitofp i32 %sext_ln22_56 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1122 'sitofp' 'tmp_56' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 1123 [4/6] (6.41ns)   --->   "%tmp_58 = sitofp i32 %sext_ln22_58 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1123 'sitofp' 'tmp_58' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 1124 [5/6] (6.41ns)   --->   "%tmp_60 = sitofp i32 %sext_ln22_60 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1124 'sitofp' 'tmp_60' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 1125 [1/1] (0.00ns)   --->   "%sext_ln22_62 = sext i16 %m_filterArray_load_66 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1125 'sext' 'sext_ln22_62' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1126 [6/6] (6.41ns)   --->   "%tmp_62 = sitofp i32 %sext_ln22_62 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1126 'sitofp' 'tmp_62' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 1127 [1/1] (2.55ns)   --->   "%add_ln22_22 = add i32 %tmp_4_23, %tmp_4_24" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1127 'add' 'add_ln22_22' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 7.30>
ST_63 : Operation 1128 [1/2] (3.25ns)   --->   "%m_filterArray_load_120 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 7), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1128 'load' 'm_filterArray_load_120' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_63 : Operation 1129 [1/2] (3.25ns)   --->   "%m_filterArray_load_123 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 4), align 8" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1129 'load' 'm_filterArray_load_123' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_63 : Operation 1130 [2/2] (3.25ns)   --->   "%m_filterArray_load_124 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 3), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1130 'load' 'm_filterArray_load_124' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_63 : Operation 1131 [2/2] (3.25ns)   --->   "%m_filterArray_load_125 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 2), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1131 'load' 'm_filterArray_load_125' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_63 : Operation 1132 [1/2] (3.25ns)   --->   "%tmp_4_25 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_25)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1132 'call' 'tmp_4_25' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_63 : Operation 1133 [2/2] (7.30ns)   --->   "%tmp_4_27 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_27)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1133 'call' 'tmp_4_27' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_63 : Operation 1134 [1/4] (5.70ns)   --->   "%tmp_3_29 = fmul float %tmp_30, 0x3F923F1C40000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1134 'fmul' 'tmp_3_29' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1135 [2/4] (5.70ns)   --->   "%tmp_3_37 = fmul float %tmp_38, 0xBF835B4AA0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1135 'fmul' 'tmp_3_37' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1136 [3/4] (5.70ns)   --->   "%tmp_3_45 = fmul float %tmp_46, 0xBFA8D53A60000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1136 'fmul' 'tmp_3_45' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1137 [4/4] (5.70ns)   --->   "%tmp_3_49 = fmul float %tmp_50, 0x3F9E19ED00000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1137 'fmul' 'tmp_3_49' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1138 [1/6] (6.41ns)   --->   "%tmp_54 = sitofp i32 %sext_ln22_54 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1138 'sitofp' 'tmp_54' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_63 : Operation 1139 [2/6] (6.41ns)   --->   "%tmp_56 = sitofp i32 %sext_ln22_56 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1139 'sitofp' 'tmp_56' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_63 : Operation 1140 [3/6] (6.41ns)   --->   "%tmp_58 = sitofp i32 %sext_ln22_58 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1140 'sitofp' 'tmp_58' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_63 : Operation 1141 [4/6] (6.41ns)   --->   "%tmp_60 = sitofp i32 %sext_ln22_60 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1141 'sitofp' 'tmp_60' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_63 : Operation 1142 [5/6] (6.41ns)   --->   "%tmp_62 = sitofp i32 %sext_ln22_62 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1142 'sitofp' 'tmp_62' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_63 : Operation 1143 [1/1] (0.00ns)   --->   "%sext_ln22_66 = sext i16 %m_filterArray_load_62 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1143 'sext' 'sext_ln22_66' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1144 [6/6] (6.41ns)   --->   "%tmp_66 = sitofp i32 %sext_ln22_66 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1144 'sitofp' 'tmp_66' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_63 : Operation 1145 [1/1] (2.55ns)   --->   "%add_ln22_23 = add i32 %tmp_4_25, %tmp_4_26" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1145 'add' 'add_ln22_23' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 7.30>
ST_64 : Operation 1146 [1/2] (3.25ns)   --->   "%m_filterArray_load_124 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 3), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1146 'load' 'm_filterArray_load_124' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_64 : Operation 1147 [1/2] (3.25ns)   --->   "%m_filterArray_load_125 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 2), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1147 'load' 'm_filterArray_load_125' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_64 : Operation 1148 [2/2] (3.25ns)   --->   "%m_filterArray_load_126 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 1), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1148 'load' 'm_filterArray_load_126' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_64 : Operation 1149 [2/2] (3.25ns)   --->   "%m_filterArray_load_127 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 0), align 16" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1149 'load' 'm_filterArray_load_127' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_64 : Operation 1150 [1/2] (3.25ns)   --->   "%tmp_4_27 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_27)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1150 'call' 'tmp_4_27' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_64 : Operation 1151 [2/2] (7.30ns)   --->   "%tmp_4_29 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_29)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1151 'call' 'tmp_4_29' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_64 : Operation 1152 [1/4] (5.70ns)   --->   "%tmp_3_37 = fmul float %tmp_38, 0xBF835B4AA0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1152 'fmul' 'tmp_3_37' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1153 [2/4] (5.70ns)   --->   "%tmp_3_45 = fmul float %tmp_46, 0xBFA8D53A60000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1153 'fmul' 'tmp_3_45' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1154 [3/4] (5.70ns)   --->   "%tmp_3_49 = fmul float %tmp_50, 0x3F9E19ED00000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1154 'fmul' 'tmp_3_49' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1155 [4/4] (5.70ns)   --->   "%tmp_3_53 = fmul float %tmp_54, 0xBFA640D800000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1155 'fmul' 'tmp_3_53' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1156 [1/6] (6.41ns)   --->   "%tmp_56 = sitofp i32 %sext_ln22_56 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1156 'sitofp' 'tmp_56' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 1157 [2/6] (6.41ns)   --->   "%tmp_58 = sitofp i32 %sext_ln22_58 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1157 'sitofp' 'tmp_58' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 1158 [3/6] (6.41ns)   --->   "%tmp_60 = sitofp i32 %sext_ln22_60 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1158 'sitofp' 'tmp_60' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 1159 [4/6] (6.41ns)   --->   "%tmp_62 = sitofp i32 %sext_ln22_62 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1159 'sitofp' 'tmp_62' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 1160 [5/6] (6.41ns)   --->   "%tmp_66 = sitofp i32 %sext_ln22_66 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1160 'sitofp' 'tmp_66' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 1161 [1/1] (0.00ns)   --->   "%sext_ln22_70 = sext i16 %m_filterArray_load_58 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1161 'sext' 'sext_ln22_70' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1162 [6/6] (6.41ns)   --->   "%tmp_70 = sitofp i32 %sext_ln22_70 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1162 'sitofp' 'tmp_70' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 65 <SV = 64> <Delay = 7.30>
ST_65 : Operation 1163 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 128), align 16" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1163 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_65 : Operation 1164 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_1, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 127), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1164 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_65 : Operation 1165 [1/2] (3.25ns)   --->   "%m_filterArray_load_126 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 1), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1165 'load' 'm_filterArray_load_126' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_65 : Operation 1166 [1/2] (3.25ns)   --->   "%m_filterArray_load_127 = load i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 0), align 16" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1166 'load' 'm_filterArray_load_127' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_65 : Operation 1167 [1/2] (3.25ns)   --->   "%tmp_4_29 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_29)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1167 'call' 'tmp_4_29' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_65 : Operation 1168 [2/2] (7.30ns)   --->   "%tmp_4_37 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_37)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1168 'call' 'tmp_4_37' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_65 : Operation 1169 [1/4] (5.70ns)   --->   "%tmp_3_45 = fmul float %tmp_46, 0xBFA8D53A60000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1169 'fmul' 'tmp_3_45' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1170 [2/4] (5.70ns)   --->   "%tmp_3_49 = fmul float %tmp_50, 0x3F9E19ED00000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1170 'fmul' 'tmp_3_49' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1171 [3/4] (5.70ns)   --->   "%tmp_3_53 = fmul float %tmp_54, 0xBFA640D800000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1171 'fmul' 'tmp_3_53' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1172 [4/4] (5.70ns)   --->   "%tmp_3_55 = fmul float %tmp_56, 0xBFB0F991A0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1172 'fmul' 'tmp_3_55' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1173 [1/6] (6.41ns)   --->   "%tmp_58 = sitofp i32 %sext_ln22_58 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1173 'sitofp' 'tmp_58' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_65 : Operation 1174 [2/6] (6.41ns)   --->   "%tmp_60 = sitofp i32 %sext_ln22_60 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1174 'sitofp' 'tmp_60' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_65 : Operation 1175 [3/6] (6.41ns)   --->   "%tmp_62 = sitofp i32 %sext_ln22_62 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1175 'sitofp' 'tmp_62' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_65 : Operation 1176 [4/6] (6.41ns)   --->   "%tmp_66 = sitofp i32 %sext_ln22_66 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1176 'sitofp' 'tmp_66' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_65 : Operation 1177 [5/6] (6.41ns)   --->   "%tmp_70 = sitofp i32 %sext_ln22_70 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1177 'sitofp' 'tmp_70' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_65 : Operation 1178 [1/1] (0.00ns)   --->   "%sext_ln22_72 = sext i16 %m_filterArray_load_56 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1178 'sext' 'sext_ln22_72' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1179 [6/6] (6.41ns)   --->   "%tmp_72 = sitofp i32 %sext_ln22_72 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1179 'sitofp' 'tmp_72' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_65 : Operation 1180 [1/1] (2.55ns)   --->   "%add_ln22_26 = add i32 %tmp_4_29, %tmp_4_30" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1180 'add' 'add_ln22_26' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 8.74>
ST_66 : Operation 1181 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_2, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 126), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1181 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_66 : Operation 1182 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_3, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 125), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1182 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_66 : Operation 1183 [1/2] (3.25ns)   --->   "%tmp_4_37 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_37)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1183 'call' 'tmp_4_37' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_66 : Operation 1184 [2/2] (7.30ns)   --->   "%tmp_4_45 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_45)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1184 'call' 'tmp_4_45' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_66 : Operation 1185 [1/4] (5.70ns)   --->   "%tmp_3_49 = fmul float %tmp_50, 0x3F9E19ED00000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1185 'fmul' 'tmp_3_49' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1186 [2/4] (5.70ns)   --->   "%tmp_3_53 = fmul float %tmp_54, 0xBFA640D800000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1186 'fmul' 'tmp_3_53' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1187 [3/4] (5.70ns)   --->   "%tmp_3_55 = fmul float %tmp_56, 0xBFB0F991A0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1187 'fmul' 'tmp_3_55' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1188 [4/4] (5.70ns)   --->   "%tmp_3_57 = fmul float %tmp_58, 0xBF96661BC0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1188 'fmul' 'tmp_3_57' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1189 [1/6] (6.41ns)   --->   "%tmp_60 = sitofp i32 %sext_ln22_60 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1189 'sitofp' 'tmp_60' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_66 : Operation 1190 [2/6] (6.41ns)   --->   "%tmp_62 = sitofp i32 %sext_ln22_62 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1190 'sitofp' 'tmp_62' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_66 : Operation 1191 [3/6] (6.41ns)   --->   "%tmp_66 = sitofp i32 %sext_ln22_66 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1191 'sitofp' 'tmp_66' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_66 : Operation 1192 [4/6] (6.41ns)   --->   "%tmp_70 = sitofp i32 %sext_ln22_70 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1192 'sitofp' 'tmp_70' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_66 : Operation 1193 [5/6] (6.41ns)   --->   "%tmp_72 = sitofp i32 %sext_ln22_72 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1193 'sitofp' 'tmp_72' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_66 : Operation 1194 [1/1] (0.00ns)   --->   "%sext_ln22_74 = sext i16 %m_filterArray_load_54 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1194 'sext' 'sext_ln22_74' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1195 [6/6] (6.41ns)   --->   "%tmp_74 = sitofp i32 %sext_ln22_74 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1195 'sitofp' 'tmp_74' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_66 : Operation 1196 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_24 = add i32 %add_ln22_23, %add_ln22_22" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1196 'add' 'add_ln22_24' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_66 : Operation 1197 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_25 = add i32 %tmp_4_27, %tmp_4_28" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1197 'add' 'add_ln22_25' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_66 : Operation 1198 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln22_27 = add i32 %add_ln22_26, %add_ln22_25" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1198 'add' 'add_ln22_27' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_66 : Operation 1199 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln22_28 = add i32 %add_ln22_27, %add_ln22_24" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1199 'add' 'add_ln22_28' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_66 : Operation 1200 [1/1] (2.55ns)   --->   "%add_ln22_35 = add i32 %tmp_4_37, %tmp_4_38" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1200 'add' 'add_ln22_35' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 7.30>
ST_67 : Operation 1201 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_4, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 124), align 8" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1201 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_67 : Operation 1202 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_5, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 123), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1202 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_67 : Operation 1203 [1/2] (3.25ns)   --->   "%tmp_4_45 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_45)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1203 'call' 'tmp_4_45' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_67 : Operation 1204 [2/2] (7.30ns)   --->   "%tmp_4_49 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_49)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1204 'call' 'tmp_4_49' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_67 : Operation 1205 [1/4] (5.70ns)   --->   "%tmp_3_53 = fmul float %tmp_54, 0xBFA640D800000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1205 'fmul' 'tmp_3_53' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1206 [2/4] (5.70ns)   --->   "%tmp_3_55 = fmul float %tmp_56, 0xBFB0F991A0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1206 'fmul' 'tmp_3_55' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1207 [3/4] (5.70ns)   --->   "%tmp_3_57 = fmul float %tmp_58, 0xBF96661BC0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1207 'fmul' 'tmp_3_57' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1208 [4/4] (5.70ns)   --->   "%tmp_3_59 = fmul float %tmp_60, 0x3FAF0D7C20000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1208 'fmul' 'tmp_3_59' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1209 [1/6] (6.41ns)   --->   "%tmp_62 = sitofp i32 %sext_ln22_62 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1209 'sitofp' 'tmp_62' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_67 : Operation 1210 [2/6] (6.41ns)   --->   "%tmp_66 = sitofp i32 %sext_ln22_66 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1210 'sitofp' 'tmp_66' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_67 : Operation 1211 [3/6] (6.41ns)   --->   "%tmp_70 = sitofp i32 %sext_ln22_70 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1211 'sitofp' 'tmp_70' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_67 : Operation 1212 [4/6] (6.41ns)   --->   "%tmp_72 = sitofp i32 %sext_ln22_72 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1212 'sitofp' 'tmp_72' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_67 : Operation 1213 [5/6] (6.41ns)   --->   "%tmp_74 = sitofp i32 %sext_ln22_74 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1213 'sitofp' 'tmp_74' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_67 : Operation 1214 [1/1] (0.00ns)   --->   "%sext_ln22_76 = sext i16 %m_filterArray_load_52 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1214 'sext' 'sext_ln22_76' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1215 [6/6] (6.41ns)   --->   "%tmp_76 = sitofp i32 %sext_ln22_76 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1215 'sitofp' 'tmp_76' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_67 : Operation 1216 [1/1] (2.55ns)   --->   "%add_ln22_42 = add i32 %tmp_4_45, %tmp_4_46" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1216 'add' 'add_ln22_42' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 7.30>
ST_68 : Operation 1217 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_6, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 122), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1217 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_68 : Operation 1218 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_7, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 121), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1218 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_68 : Operation 1219 [1/2] (3.25ns)   --->   "%tmp_4_49 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_49)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1219 'call' 'tmp_4_49' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_68 : Operation 1220 [2/2] (7.30ns)   --->   "%tmp_4_53 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_53)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1220 'call' 'tmp_4_53' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_68 : Operation 1221 [1/4] (5.70ns)   --->   "%tmp_3_55 = fmul float %tmp_56, 0xBFB0F991A0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1221 'fmul' 'tmp_3_55' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1222 [2/4] (5.70ns)   --->   "%tmp_3_57 = fmul float %tmp_58, 0xBF96661BC0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1222 'fmul' 'tmp_3_57' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1223 [3/4] (5.70ns)   --->   "%tmp_3_59 = fmul float %tmp_60, 0x3FAF0D7C20000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1223 'fmul' 'tmp_3_59' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1224 [4/4] (5.70ns)   --->   "%tmp_3_61 = fmul float %tmp_62, 0x3FC08C9380000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1224 'fmul' 'tmp_3_61' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1225 [1/6] (6.41ns)   --->   "%tmp_66 = sitofp i32 %sext_ln22_66 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1225 'sitofp' 'tmp_66' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_68 : Operation 1226 [2/6] (6.41ns)   --->   "%tmp_70 = sitofp i32 %sext_ln22_70 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1226 'sitofp' 'tmp_70' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_68 : Operation 1227 [3/6] (6.41ns)   --->   "%tmp_72 = sitofp i32 %sext_ln22_72 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1227 'sitofp' 'tmp_72' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_68 : Operation 1228 [4/6] (6.41ns)   --->   "%tmp_74 = sitofp i32 %sext_ln22_74 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1228 'sitofp' 'tmp_74' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_68 : Operation 1229 [5/6] (6.41ns)   --->   "%tmp_76 = sitofp i32 %sext_ln22_76 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1229 'sitofp' 'tmp_76' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_68 : Operation 1230 [1/1] (0.00ns)   --->   "%sext_ln22_78 = sext i16 %m_filterArray_load_50 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1230 'sext' 'sext_ln22_78' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1231 [6/6] (6.41ns)   --->   "%tmp_78 = sitofp i32 %sext_ln22_78 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1231 'sitofp' 'tmp_78' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_68 : Operation 1232 [1/1] (2.55ns)   --->   "%add_ln22_47 = add i32 %tmp_4_49, %tmp_4_50" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1232 'add' 'add_ln22_47' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 7.30>
ST_69 : Operation 1233 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_8, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 120), align 16" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1233 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_69 : Operation 1234 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_9, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 119), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1234 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_69 : Operation 1235 [1/2] (3.25ns)   --->   "%tmp_4_53 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_53)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1235 'call' 'tmp_4_53' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_69 : Operation 1236 [2/2] (7.30ns)   --->   "%tmp_4_55 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_55)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1236 'call' 'tmp_4_55' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_69 : Operation 1237 [1/4] (5.70ns)   --->   "%tmp_3_57 = fmul float %tmp_58, 0xBF96661BC0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1237 'fmul' 'tmp_3_57' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1238 [2/4] (5.70ns)   --->   "%tmp_3_59 = fmul float %tmp_60, 0x3FAF0D7C20000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1238 'fmul' 'tmp_3_59' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1239 [3/4] (5.70ns)   --->   "%tmp_3_61 = fmul float %tmp_62, 0x3FC08C9380000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1239 'fmul' 'tmp_3_61' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1240 [4/4] (5.70ns)   --->   "%tmp_3_65 = fmul float %tmp_66, 0x3FC08C9380000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1240 'fmul' 'tmp_3_65' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1241 [1/6] (6.41ns)   --->   "%tmp_70 = sitofp i32 %sext_ln22_70 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1241 'sitofp' 'tmp_70' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_69 : Operation 1242 [2/6] (6.41ns)   --->   "%tmp_72 = sitofp i32 %sext_ln22_72 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1242 'sitofp' 'tmp_72' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_69 : Operation 1243 [3/6] (6.41ns)   --->   "%tmp_74 = sitofp i32 %sext_ln22_74 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1243 'sitofp' 'tmp_74' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_69 : Operation 1244 [4/6] (6.41ns)   --->   "%tmp_76 = sitofp i32 %sext_ln22_76 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1244 'sitofp' 'tmp_76' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_69 : Operation 1245 [5/6] (6.41ns)   --->   "%tmp_78 = sitofp i32 %sext_ln22_78 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1245 'sitofp' 'tmp_78' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_69 : Operation 1246 [1/1] (0.00ns)   --->   "%sext_ln22_82 = sext i16 %m_filterArray_load_46 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1246 'sext' 'sext_ln22_82' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1247 [6/6] (6.41ns)   --->   "%tmp_82 = sitofp i32 %sext_ln22_82 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1247 'sitofp' 'tmp_82' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_69 : Operation 1248 [1/1] (2.55ns)   --->   "%add_ln22_50 = add i32 %tmp_4_53, %tmp_4_54" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1248 'add' 'add_ln22_50' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 7.30>
ST_70 : Operation 1249 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_10, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 118), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1249 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_70 : Operation 1250 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_11, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 117), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1250 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_70 : Operation 1251 [1/2] (3.25ns)   --->   "%tmp_4_55 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_55)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1251 'call' 'tmp_4_55' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_70 : Operation 1252 [2/2] (7.30ns)   --->   "%tmp_4_57 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_57)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1252 'call' 'tmp_4_57' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_70 : Operation 1253 [1/4] (5.70ns)   --->   "%tmp_3_59 = fmul float %tmp_60, 0x3FAF0D7C20000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1253 'fmul' 'tmp_3_59' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1254 [2/4] (5.70ns)   --->   "%tmp_3_61 = fmul float %tmp_62, 0x3FC08C9380000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1254 'fmul' 'tmp_3_61' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1255 [3/4] (5.70ns)   --->   "%tmp_3_65 = fmul float %tmp_66, 0x3FC08C9380000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1255 'fmul' 'tmp_3_65' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1256 [4/4] (5.70ns)   --->   "%tmp_3_69 = fmul float %tmp_70, 0xBF96661BC0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1256 'fmul' 'tmp_3_69' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1257 [1/6] (6.41ns)   --->   "%tmp_72 = sitofp i32 %sext_ln22_72 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1257 'sitofp' 'tmp_72' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_70 : Operation 1258 [2/6] (6.41ns)   --->   "%tmp_74 = sitofp i32 %sext_ln22_74 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1258 'sitofp' 'tmp_74' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_70 : Operation 1259 [3/6] (6.41ns)   --->   "%tmp_76 = sitofp i32 %sext_ln22_76 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1259 'sitofp' 'tmp_76' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_70 : Operation 1260 [4/6] (6.41ns)   --->   "%tmp_78 = sitofp i32 %sext_ln22_78 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1260 'sitofp' 'tmp_78' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_70 : Operation 1261 [5/6] (6.41ns)   --->   "%tmp_82 = sitofp i32 %sext_ln22_82 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1261 'sitofp' 'tmp_82' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_70 : Operation 1262 [1/1] (0.00ns)   --->   "%sext_ln22_86 = sext i16 %m_filterArray_load_42 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1262 'sext' 'sext_ln22_86' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1263 [6/6] (6.41ns)   --->   "%tmp_86 = sitofp i32 %sext_ln22_86 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1263 'sitofp' 'tmp_86' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_70 : Operation 1264 [1/1] (2.55ns)   --->   "%add_ln22_53 = add i32 %tmp_4_55, %tmp_4_56" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1264 'add' 'add_ln22_53' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 7.30>
ST_71 : Operation 1265 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_12, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 116), align 8" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1265 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_71 : Operation 1266 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_13, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 115), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1266 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_71 : Operation 1267 [1/2] (3.25ns)   --->   "%tmp_4_57 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_57)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1267 'call' 'tmp_4_57' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_71 : Operation 1268 [2/2] (7.30ns)   --->   "%tmp_4_59 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_59)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1268 'call' 'tmp_4_59' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_71 : Operation 1269 [1/4] (5.70ns)   --->   "%tmp_3_61 = fmul float %tmp_62, 0x3FC08C9380000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1269 'fmul' 'tmp_3_61' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1270 [2/4] (5.70ns)   --->   "%tmp_3_65 = fmul float %tmp_66, 0x3FC08C9380000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1270 'fmul' 'tmp_3_65' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1271 [3/4] (5.70ns)   --->   "%tmp_3_69 = fmul float %tmp_70, 0xBF96661BC0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1271 'fmul' 'tmp_3_69' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1272 [4/4] (5.70ns)   --->   "%tmp_3_71 = fmul float %tmp_72, 0xBFB0F991A0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1272 'fmul' 'tmp_3_71' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1273 [1/6] (6.41ns)   --->   "%tmp_74 = sitofp i32 %sext_ln22_74 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1273 'sitofp' 'tmp_74' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_71 : Operation 1274 [2/6] (6.41ns)   --->   "%tmp_76 = sitofp i32 %sext_ln22_76 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1274 'sitofp' 'tmp_76' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_71 : Operation 1275 [3/6] (6.41ns)   --->   "%tmp_78 = sitofp i32 %sext_ln22_78 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1275 'sitofp' 'tmp_78' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_71 : Operation 1276 [4/6] (6.41ns)   --->   "%tmp_82 = sitofp i32 %sext_ln22_82 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1276 'sitofp' 'tmp_82' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_71 : Operation 1277 [5/6] (6.41ns)   --->   "%tmp_86 = sitofp i32 %sext_ln22_86 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1277 'sitofp' 'tmp_86' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_71 : Operation 1278 [1/1] (0.00ns)   --->   "%sext_ln22_88 = sext i16 %m_filterArray_load_40 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1278 'sext' 'sext_ln22_88' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1279 [6/6] (6.41ns)   --->   "%tmp_88 = sitofp i32 %sext_ln22_88 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1279 'sitofp' 'tmp_88' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_71 : Operation 1280 [1/1] (2.55ns)   --->   "%add_ln22_54 = add i32 %tmp_4_57, %tmp_4_58" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1280 'add' 'add_ln22_54' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 7.30>
ST_72 : Operation 1281 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_14, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 114), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1281 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_72 : Operation 1282 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_15, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 113), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1282 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_72 : Operation 1283 [1/2] (3.25ns)   --->   "%tmp_4_59 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_59)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1283 'call' 'tmp_4_59' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_72 : Operation 1284 [2/2] (7.30ns)   --->   "%tmp_4_61 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_61)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1284 'call' 'tmp_4_61' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_72 : Operation 1285 [1/4] (5.70ns)   --->   "%tmp_3_65 = fmul float %tmp_66, 0x3FC08C9380000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1285 'fmul' 'tmp_3_65' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1286 [2/4] (5.70ns)   --->   "%tmp_3_69 = fmul float %tmp_70, 0xBF96661BC0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1286 'fmul' 'tmp_3_69' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1287 [3/4] (5.70ns)   --->   "%tmp_3_71 = fmul float %tmp_72, 0xBFB0F991A0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1287 'fmul' 'tmp_3_71' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1288 [4/4] (5.70ns)   --->   "%tmp_3_73 = fmul float %tmp_74, 0xBFA640D800000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1288 'fmul' 'tmp_3_73' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1289 [1/6] (6.41ns)   --->   "%tmp_76 = sitofp i32 %sext_ln22_76 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1289 'sitofp' 'tmp_76' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_72 : Operation 1290 [2/6] (6.41ns)   --->   "%tmp_78 = sitofp i32 %sext_ln22_78 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1290 'sitofp' 'tmp_78' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_72 : Operation 1291 [3/6] (6.41ns)   --->   "%tmp_82 = sitofp i32 %sext_ln22_82 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1291 'sitofp' 'tmp_82' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_72 : Operation 1292 [4/6] (6.41ns)   --->   "%tmp_86 = sitofp i32 %sext_ln22_86 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1292 'sitofp' 'tmp_86' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_72 : Operation 1293 [5/6] (6.41ns)   --->   "%tmp_88 = sitofp i32 %sext_ln22_88 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1293 'sitofp' 'tmp_88' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_72 : Operation 1294 [1/1] (0.00ns)   --->   "%sext_ln22_90 = sext i16 %m_filterArray_load_38 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1294 'sext' 'sext_ln22_90' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1295 [6/6] (6.41ns)   --->   "%tmp_90 = sitofp i32 %sext_ln22_90 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1295 'sitofp' 'tmp_90' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 73 <SV = 72> <Delay = 7.30>
ST_73 : Operation 1296 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_16, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 112), align 16" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1296 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_73 : Operation 1297 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_17, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 111), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1297 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_73 : Operation 1298 [1/2] (3.25ns)   --->   "%tmp_4_61 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_61)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1298 'call' 'tmp_4_61' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_73 : Operation 1299 [2/2] (7.30ns)   --->   "%tmp_4_65 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_65)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1299 'call' 'tmp_4_65' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_73 : Operation 1300 [1/4] (5.70ns)   --->   "%tmp_3_69 = fmul float %tmp_70, 0xBF96661BC0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1300 'fmul' 'tmp_3_69' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1301 [2/4] (5.70ns)   --->   "%tmp_3_71 = fmul float %tmp_72, 0xBFB0F991A0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1301 'fmul' 'tmp_3_71' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1302 [3/4] (5.70ns)   --->   "%tmp_3_73 = fmul float %tmp_74, 0xBFA640D800000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1302 'fmul' 'tmp_3_73' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1303 [4/4] (5.70ns)   --->   "%tmp_3_75 = fmul float %tmp_76, 0x3F86D4BD80000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1303 'fmul' 'tmp_3_75' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1304 [1/6] (6.41ns)   --->   "%tmp_78 = sitofp i32 %sext_ln22_78 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1304 'sitofp' 'tmp_78' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_73 : Operation 1305 [2/6] (6.41ns)   --->   "%tmp_82 = sitofp i32 %sext_ln22_82 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1305 'sitofp' 'tmp_82' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_73 : Operation 1306 [3/6] (6.41ns)   --->   "%tmp_86 = sitofp i32 %sext_ln22_86 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1306 'sitofp' 'tmp_86' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_73 : Operation 1307 [4/6] (6.41ns)   --->   "%tmp_88 = sitofp i32 %sext_ln22_88 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1307 'sitofp' 'tmp_88' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_73 : Operation 1308 [5/6] (6.41ns)   --->   "%tmp_90 = sitofp i32 %sext_ln22_90 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1308 'sitofp' 'tmp_90' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_73 : Operation 1309 [1/1] (0.00ns)   --->   "%sext_ln22_92 = sext i16 %m_filterArray_load_36 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1309 'sext' 'sext_ln22_92' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1310 [6/6] (6.41ns)   --->   "%tmp_92 = sitofp i32 %sext_ln22_92 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1310 'sitofp' 'tmp_92' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_73 : Operation 1311 [1/1] (2.55ns)   --->   "%add_ln22_57 = add i32 %tmp_4_61, %tmp_4_62" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1311 'add' 'add_ln22_57' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 8.74>
ST_74 : Operation 1312 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_18, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 110), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1312 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_74 : Operation 1313 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_19, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 109), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1313 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_74 : Operation 1314 [1/2] (3.25ns)   --->   "%tmp_4_65 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_65)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1314 'call' 'tmp_4_65' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_74 : Operation 1315 [2/2] (7.30ns)   --->   "%tmp_4_69 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_69)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1315 'call' 'tmp_4_69' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_74 : Operation 1316 [1/4] (5.70ns)   --->   "%tmp_3_71 = fmul float %tmp_72, 0xBFB0F991A0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1316 'fmul' 'tmp_3_71' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1317 [2/4] (5.70ns)   --->   "%tmp_3_73 = fmul float %tmp_74, 0xBFA640D800000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1317 'fmul' 'tmp_3_73' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1318 [3/4] (5.70ns)   --->   "%tmp_3_75 = fmul float %tmp_76, 0x3F86D4BD80000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1318 'fmul' 'tmp_3_75' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1319 [4/4] (5.70ns)   --->   "%tmp_3_77 = fmul float %tmp_78, 0x3F9E19ED00000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1319 'fmul' 'tmp_3_77' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1320 [1/6] (6.41ns)   --->   "%tmp_82 = sitofp i32 %sext_ln22_82 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1320 'sitofp' 'tmp_82' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_74 : Operation 1321 [2/6] (6.41ns)   --->   "%tmp_86 = sitofp i32 %sext_ln22_86 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1321 'sitofp' 'tmp_86' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_74 : Operation 1322 [3/6] (6.41ns)   --->   "%tmp_88 = sitofp i32 %sext_ln22_88 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1322 'sitofp' 'tmp_88' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_74 : Operation 1323 [4/6] (6.41ns)   --->   "%tmp_90 = sitofp i32 %sext_ln22_90 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1323 'sitofp' 'tmp_90' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_74 : Operation 1324 [5/6] (6.41ns)   --->   "%tmp_92 = sitofp i32 %sext_ln22_92 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1324 'sitofp' 'tmp_92' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_74 : Operation 1325 [1/1] (0.00ns)   --->   "%sext_ln22_94 = sext i16 %m_filterArray_load_34 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1325 'sext' 'sext_ln22_94' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1326 [6/6] (6.41ns)   --->   "%tmp_94 = sitofp i32 %sext_ln22_94 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1326 'sitofp' 'tmp_94' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_74 : Operation 1327 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_55 = add i32 %add_ln22_54, %add_ln22_53" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1327 'add' 'add_ln22_55' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 1328 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_56 = add i32 %tmp_4_59, %tmp_4_60" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1328 'add' 'add_ln22_56' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 1329 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln22_58 = add i32 %add_ln22_57, %add_ln22_56" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1329 'add' 'add_ln22_58' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 1330 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln22_59 = add i32 %add_ln22_58, %add_ln22_55" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1330 'add' 'add_ln22_59' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 1331 [1/1] (2.55ns)   --->   "%add_ln22_64 = add i32 %tmp_4_65, %tmp_4_66" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1331 'add' 'add_ln22_64' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 7.30>
ST_75 : Operation 1332 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_20, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 108), align 8" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1332 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_75 : Operation 1333 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_21, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 107), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1333 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_75 : Operation 1334 [1/2] (3.25ns)   --->   "%tmp_4_69 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_69)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1334 'call' 'tmp_4_69' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_75 : Operation 1335 [2/2] (7.30ns)   --->   "%tmp_4_71 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_71)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1335 'call' 'tmp_4_71' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_75 : Operation 1336 [1/4] (5.70ns)   --->   "%tmp_3_73 = fmul float %tmp_74, 0xBFA640D800000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1336 'fmul' 'tmp_3_73' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1337 [2/4] (5.70ns)   --->   "%tmp_3_75 = fmul float %tmp_76, 0x3F86D4BD80000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1337 'fmul' 'tmp_3_75' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1338 [3/4] (5.70ns)   --->   "%tmp_3_77 = fmul float %tmp_78, 0x3F9E19ED00000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1338 'fmul' 'tmp_3_77' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1339 [4/4] (5.70ns)   --->   "%tmp_3_81 = fmul float %tmp_82, 0xBFA8D53A60000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1339 'fmul' 'tmp_3_81' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1340 [1/6] (6.41ns)   --->   "%tmp_86 = sitofp i32 %sext_ln22_86 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1340 'sitofp' 'tmp_86' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_75 : Operation 1341 [2/6] (6.41ns)   --->   "%tmp_88 = sitofp i32 %sext_ln22_88 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1341 'sitofp' 'tmp_88' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_75 : Operation 1342 [3/6] (6.41ns)   --->   "%tmp_90 = sitofp i32 %sext_ln22_90 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1342 'sitofp' 'tmp_90' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_75 : Operation 1343 [4/6] (6.41ns)   --->   "%tmp_92 = sitofp i32 %sext_ln22_92 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1343 'sitofp' 'tmp_92' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_75 : Operation 1344 [5/6] (6.41ns)   --->   "%tmp_94 = sitofp i32 %sext_ln22_94 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1344 'sitofp' 'tmp_94' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_75 : Operation 1345 [1/1] (0.00ns)   --->   "%sext_ln22_96 = sext i16 %m_filterArray_load_32 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1345 'sext' 'sext_ln22_96' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1346 [6/6] (6.41ns)   --->   "%tmp_96 = sitofp i32 %sext_ln22_96 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1346 'sitofp' 'tmp_96' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_75 : Operation 1347 [1/1] (2.55ns)   --->   "%add_ln22_67 = add i32 %tmp_4_69, %tmp_4_70" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1347 'add' 'add_ln22_67' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 7.30>
ST_76 : Operation 1348 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_22, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 106), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1348 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_76 : Operation 1349 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_23, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 105), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1349 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_76 : Operation 1350 [1/2] (3.25ns)   --->   "%tmp_4_71 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_71)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1350 'call' 'tmp_4_71' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_76 : Operation 1351 [2/2] (7.30ns)   --->   "%tmp_4_73 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_73)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1351 'call' 'tmp_4_73' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_76 : Operation 1352 [1/4] (5.70ns)   --->   "%tmp_3_75 = fmul float %tmp_76, 0x3F86D4BD80000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1352 'fmul' 'tmp_3_75' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1353 [2/4] (5.70ns)   --->   "%tmp_3_77 = fmul float %tmp_78, 0x3F9E19ED00000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1353 'fmul' 'tmp_3_77' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1354 [3/4] (5.70ns)   --->   "%tmp_3_81 = fmul float %tmp_82, 0xBFA8D53A60000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1354 'fmul' 'tmp_3_81' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1355 [4/4] (5.70ns)   --->   "%tmp_3_85 = fmul float %tmp_86, 0x3F7E66FFC0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1355 'fmul' 'tmp_3_85' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1356 [1/6] (6.41ns)   --->   "%tmp_88 = sitofp i32 %sext_ln22_88 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1356 'sitofp' 'tmp_88' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_76 : Operation 1357 [2/6] (6.41ns)   --->   "%tmp_90 = sitofp i32 %sext_ln22_90 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1357 'sitofp' 'tmp_90' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_76 : Operation 1358 [3/6] (6.41ns)   --->   "%tmp_92 = sitofp i32 %sext_ln22_92 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1358 'sitofp' 'tmp_92' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_76 : Operation 1359 [4/6] (6.41ns)   --->   "%tmp_94 = sitofp i32 %sext_ln22_94 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1359 'sitofp' 'tmp_94' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_76 : Operation 1360 [5/6] (6.41ns)   --->   "%tmp_96 = sitofp i32 %sext_ln22_96 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1360 'sitofp' 'tmp_96' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_76 : Operation 1361 [1/1] (0.00ns)   --->   "%sext_ln22_98 = sext i16 %m_filterArray_load_30 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1361 'sext' 'sext_ln22_98' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1362 [6/6] (6.41ns)   --->   "%tmp_98 = sitofp i32 %sext_ln22_98 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1362 'sitofp' 'tmp_98' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_76 : Operation 1363 [1/1] (2.55ns)   --->   "%add_ln22_70 = add i32 %tmp_4_71, %tmp_4_72" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1363 'add' 'add_ln22_70' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 7.30>
ST_77 : Operation 1364 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_24, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 104), align 16" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1364 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_77 : Operation 1365 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_25, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 103), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1365 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_77 : Operation 1366 [1/2] (3.25ns)   --->   "%tmp_4_73 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_73)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1366 'call' 'tmp_4_73' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_77 : Operation 1367 [2/2] (7.30ns)   --->   "%tmp_4_75 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_75)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1367 'call' 'tmp_4_75' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_77 : Operation 1368 [1/4] (5.70ns)   --->   "%tmp_3_77 = fmul float %tmp_78, 0x3F9E19ED00000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1368 'fmul' 'tmp_3_77' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1369 [2/4] (5.70ns)   --->   "%tmp_3_81 = fmul float %tmp_82, 0xBFA8D53A60000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1369 'fmul' 'tmp_3_81' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1370 [3/4] (5.70ns)   --->   "%tmp_3_85 = fmul float %tmp_86, 0x3F7E66FFC0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1370 'fmul' 'tmp_3_85' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1371 [4/4] (5.70ns)   --->   "%tmp_3_87 = fmul float %tmp_88, 0x3F97BC4820000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1371 'fmul' 'tmp_3_87' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1372 [1/6] (6.41ns)   --->   "%tmp_90 = sitofp i32 %sext_ln22_90 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1372 'sitofp' 'tmp_90' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_77 : Operation 1373 [2/6] (6.41ns)   --->   "%tmp_92 = sitofp i32 %sext_ln22_92 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1373 'sitofp' 'tmp_92' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_77 : Operation 1374 [3/6] (6.41ns)   --->   "%tmp_94 = sitofp i32 %sext_ln22_94 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1374 'sitofp' 'tmp_94' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_77 : Operation 1375 [4/6] (6.41ns)   --->   "%tmp_96 = sitofp i32 %sext_ln22_96 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1375 'sitofp' 'tmp_96' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_77 : Operation 1376 [5/6] (6.41ns)   --->   "%tmp_98 = sitofp i32 %sext_ln22_98 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1376 'sitofp' 'tmp_98' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_77 : Operation 1377 [1/1] (0.00ns)   --->   "%sext_ln22_100 = sext i16 %m_filterArray_load_28 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1377 'sext' 'sext_ln22_100' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1378 [6/6] (6.41ns)   --->   "%tmp_100 = sitofp i32 %sext_ln22_100 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1378 'sitofp' 'tmp_100' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_77 : Operation 1379 [1/1] (2.55ns)   --->   "%add_ln22_71 = add i32 %tmp_4_73, %tmp_4_74" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1379 'add' 'add_ln22_71' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 7.30>
ST_78 : Operation 1380 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_26, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 102), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1380 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_78 : Operation 1381 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_27, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 101), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1381 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_78 : Operation 1382 [1/2] (3.25ns)   --->   "%tmp_4_75 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_75)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1382 'call' 'tmp_4_75' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_78 : Operation 1383 [2/2] (7.30ns)   --->   "%tmp_4_77 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_77)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1383 'call' 'tmp_4_77' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_78 : Operation 1384 [1/4] (5.70ns)   --->   "%tmp_3_81 = fmul float %tmp_82, 0xBFA8D53A60000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1384 'fmul' 'tmp_3_81' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1385 [2/4] (5.70ns)   --->   "%tmp_3_85 = fmul float %tmp_86, 0x3F7E66FFC0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1385 'fmul' 'tmp_3_85' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1386 [3/4] (5.70ns)   --->   "%tmp_3_87 = fmul float %tmp_88, 0x3F97BC4820000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1386 'fmul' 'tmp_3_87' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1387 [4/4] (5.70ns)   --->   "%tmp_3_89 = fmul float %tmp_90, 0xBF835B4AA0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1387 'fmul' 'tmp_3_89' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1388 [1/6] (6.41ns)   --->   "%tmp_92 = sitofp i32 %sext_ln22_92 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1388 'sitofp' 'tmp_92' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_78 : Operation 1389 [2/6] (6.41ns)   --->   "%tmp_94 = sitofp i32 %sext_ln22_94 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1389 'sitofp' 'tmp_94' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_78 : Operation 1390 [3/6] (6.41ns)   --->   "%tmp_96 = sitofp i32 %sext_ln22_96 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1390 'sitofp' 'tmp_96' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_78 : Operation 1391 [4/6] (6.41ns)   --->   "%tmp_98 = sitofp i32 %sext_ln22_98 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1391 'sitofp' 'tmp_98' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_78 : Operation 1392 [5/6] (6.41ns)   --->   "%tmp_100 = sitofp i32 %sext_ln22_100 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1392 'sitofp' 'tmp_100' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_78 : Operation 1393 [1/1] (0.00ns)   --->   "%sext_ln22_102 = sext i16 %m_filterArray_load_26 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1393 'sext' 'sext_ln22_102' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1394 [6/6] (6.41ns)   --->   "%tmp_102 = sitofp i32 %sext_ln22_102 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1394 'sitofp' 'tmp_102' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 79 <SV = 78> <Delay = 7.30>
ST_79 : Operation 1395 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_28, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 100), align 8" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1395 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_79 : Operation 1396 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_29, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 99), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1396 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_79 : Operation 1397 [1/2] (3.25ns)   --->   "%tmp_4_77 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_77)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1397 'call' 'tmp_4_77' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_79 : Operation 1398 [2/2] (7.30ns)   --->   "%tmp_4_81 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_81)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1398 'call' 'tmp_4_81' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_79 : Operation 1399 [1/4] (5.70ns)   --->   "%tmp_3_85 = fmul float %tmp_86, 0x3F7E66FFC0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1399 'fmul' 'tmp_3_85' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1400 [2/4] (5.70ns)   --->   "%tmp_3_87 = fmul float %tmp_88, 0x3F97BC4820000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1400 'fmul' 'tmp_3_87' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1401 [3/4] (5.70ns)   --->   "%tmp_3_89 = fmul float %tmp_90, 0xBF835B4AA0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1401 'fmul' 'tmp_3_89' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1402 [4/4] (5.70ns)   --->   "%tmp_3_91 = fmul float %tmp_92, 0xBFA5752FC0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1402 'fmul' 'tmp_3_91' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1403 [1/6] (6.41ns)   --->   "%tmp_94 = sitofp i32 %sext_ln22_94 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1403 'sitofp' 'tmp_94' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_79 : Operation 1404 [2/6] (6.41ns)   --->   "%tmp_96 = sitofp i32 %sext_ln22_96 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1404 'sitofp' 'tmp_96' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_79 : Operation 1405 [3/6] (6.41ns)   --->   "%tmp_98 = sitofp i32 %sext_ln22_98 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1405 'sitofp' 'tmp_98' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_79 : Operation 1406 [4/6] (6.41ns)   --->   "%tmp_100 = sitofp i32 %sext_ln22_100 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1406 'sitofp' 'tmp_100' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_79 : Operation 1407 [5/6] (6.41ns)   --->   "%tmp_102 = sitofp i32 %sext_ln22_102 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1407 'sitofp' 'tmp_102' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_79 : Operation 1408 [1/1] (0.00ns)   --->   "%sext_ln22_104 = sext i16 %m_filterArray_load_24 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1408 'sext' 'sext_ln22_104' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1409 [6/6] (6.41ns)   --->   "%tmp_104 = sitofp i32 %sext_ln22_104 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1409 'sitofp' 'tmp_104' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_79 : Operation 1410 [1/1] (2.55ns)   --->   "%add_ln22_74 = add i32 %tmp_4_77, %tmp_4_78" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1410 'add' 'add_ln22_74' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 8.74>
ST_80 : Operation 1411 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_30, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 98), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1411 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_80 : Operation 1412 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_31, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 97), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1412 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_80 : Operation 1413 [1/2] (3.25ns)   --->   "%tmp_4_81 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_81)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1413 'call' 'tmp_4_81' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_80 : Operation 1414 [2/2] (7.30ns)   --->   "%tmp_4_85 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_85)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1414 'call' 'tmp_4_85' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_80 : Operation 1415 [1/4] (5.70ns)   --->   "%tmp_3_87 = fmul float %tmp_88, 0x3F97BC4820000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1415 'fmul' 'tmp_3_87' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1416 [2/4] (5.70ns)   --->   "%tmp_3_89 = fmul float %tmp_90, 0xBF835B4AA0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1416 'fmul' 'tmp_3_89' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1417 [3/4] (5.70ns)   --->   "%tmp_3_91 = fmul float %tmp_92, 0xBFA5752FC0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1417 'fmul' 'tmp_3_91' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1418 [4/4] (5.70ns)   --->   "%tmp_3_93 = fmul float %tmp_94, 0xBF9D889C60000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1418 'fmul' 'tmp_3_93' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1419 [1/6] (6.41ns)   --->   "%tmp_96 = sitofp i32 %sext_ln22_96 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1419 'sitofp' 'tmp_96' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_80 : Operation 1420 [2/6] (6.41ns)   --->   "%tmp_98 = sitofp i32 %sext_ln22_98 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1420 'sitofp' 'tmp_98' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_80 : Operation 1421 [3/6] (6.41ns)   --->   "%tmp_100 = sitofp i32 %sext_ln22_100 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1421 'sitofp' 'tmp_100' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_80 : Operation 1422 [4/6] (6.41ns)   --->   "%tmp_102 = sitofp i32 %sext_ln22_102 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1422 'sitofp' 'tmp_102' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_80 : Operation 1423 [5/6] (6.41ns)   --->   "%tmp_104 = sitofp i32 %sext_ln22_104 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1423 'sitofp' 'tmp_104' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_80 : Operation 1424 [1/1] (0.00ns)   --->   "%sext_ln22_106 = sext i16 %m_filterArray_load_22 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1424 'sext' 'sext_ln22_106' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1425 [6/6] (6.41ns)   --->   "%tmp_106 = sitofp i32 %sext_ln22_106 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1425 'sitofp' 'tmp_106' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_80 : Operation 1426 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_72 = add i32 %add_ln22_71, %add_ln22_70" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1426 'add' 'add_ln22_72' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 1427 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_73 = add i32 %tmp_4_75, %tmp_4_76" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1427 'add' 'add_ln22_73' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 1428 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln22_75 = add i32 %add_ln22_74, %add_ln22_73" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1428 'add' 'add_ln22_75' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 1429 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln22_76 = add i32 %add_ln22_75, %add_ln22_72" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1429 'add' 'add_ln22_76' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 1430 [1/1] (2.55ns)   --->   "%add_ln22_79 = add i32 %tmp_4_81, %tmp_4_82" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1430 'add' 'add_ln22_79' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 7.30>
ST_81 : Operation 1431 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_32, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 96), align 16" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1431 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_81 : Operation 1432 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_33, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 95), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1432 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_81 : Operation 1433 [1/2] (3.25ns)   --->   "%tmp_4_85 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_85)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1433 'call' 'tmp_4_85' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_81 : Operation 1434 [2/2] (7.30ns)   --->   "%tmp_4_87 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_87)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1434 'call' 'tmp_4_87' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_81 : Operation 1435 [1/4] (5.70ns)   --->   "%tmp_3_89 = fmul float %tmp_90, 0xBF835B4AA0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1435 'fmul' 'tmp_3_89' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1436 [2/4] (5.70ns)   --->   "%tmp_3_91 = fmul float %tmp_92, 0xBFA5752FC0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1436 'fmul' 'tmp_3_91' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1437 [3/4] (5.70ns)   --->   "%tmp_3_93 = fmul float %tmp_94, 0xBF9D889C60000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1437 'fmul' 'tmp_3_93' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1438 [4/4] (5.70ns)   --->   "%tmp_3_95 = fmul float %tmp_96, 0x3F825A6120000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1438 'fmul' 'tmp_3_95' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1439 [1/6] (6.41ns)   --->   "%tmp_98 = sitofp i32 %sext_ln22_98 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1439 'sitofp' 'tmp_98' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_81 : Operation 1440 [2/6] (6.41ns)   --->   "%tmp_100 = sitofp i32 %sext_ln22_100 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1440 'sitofp' 'tmp_100' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_81 : Operation 1441 [3/6] (6.41ns)   --->   "%tmp_102 = sitofp i32 %sext_ln22_102 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1441 'sitofp' 'tmp_102' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_81 : Operation 1442 [4/6] (6.41ns)   --->   "%tmp_104 = sitofp i32 %sext_ln22_104 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1442 'sitofp' 'tmp_104' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_81 : Operation 1443 [5/6] (6.41ns)   --->   "%tmp_106 = sitofp i32 %sext_ln22_106 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1443 'sitofp' 'tmp_106' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_81 : Operation 1444 [1/1] (0.00ns)   --->   "%sext_ln22_108 = sext i16 %m_filterArray_load_20 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1444 'sext' 'sext_ln22_108' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1445 [6/6] (6.41ns)   --->   "%tmp_108 = sitofp i32 %sext_ln22_108 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1445 'sitofp' 'tmp_108' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_81 : Operation 1446 [1/1] (2.55ns)   --->   "%add_ln22_82 = add i32 %tmp_4_85, %tmp_4_86" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1446 'add' 'add_ln22_82' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 7.30>
ST_82 : Operation 1447 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_34, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 94), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1447 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_82 : Operation 1448 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_35, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 93), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1448 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_82 : Operation 1449 [1/2] (3.25ns)   --->   "%tmp_4_87 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_87)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1449 'call' 'tmp_4_87' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_82 : Operation 1450 [2/2] (7.30ns)   --->   "%tmp_4_89 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_89)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1450 'call' 'tmp_4_89' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_82 : Operation 1451 [1/4] (5.70ns)   --->   "%tmp_3_91 = fmul float %tmp_92, 0xBFA5752FC0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1451 'fmul' 'tmp_3_91' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1452 [2/4] (5.70ns)   --->   "%tmp_3_93 = fmul float %tmp_94, 0xBF9D889C60000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1452 'fmul' 'tmp_3_93' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1453 [3/4] (5.70ns)   --->   "%tmp_3_95 = fmul float %tmp_96, 0x3F825A6120000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1453 'fmul' 'tmp_3_95' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1454 [4/4] (5.70ns)   --->   "%tmp_3_97 = fmul float %tmp_98, 0x3F923F1C40000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1454 'fmul' 'tmp_3_97' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1455 [1/6] (6.41ns)   --->   "%tmp_100 = sitofp i32 %sext_ln22_100 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1455 'sitofp' 'tmp_100' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_82 : Operation 1456 [2/6] (6.41ns)   --->   "%tmp_102 = sitofp i32 %sext_ln22_102 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1456 'sitofp' 'tmp_102' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_82 : Operation 1457 [3/6] (6.41ns)   --->   "%tmp_104 = sitofp i32 %sext_ln22_104 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1457 'sitofp' 'tmp_104' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_82 : Operation 1458 [4/6] (6.41ns)   --->   "%tmp_106 = sitofp i32 %sext_ln22_106 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1458 'sitofp' 'tmp_106' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_82 : Operation 1459 [5/6] (6.41ns)   --->   "%tmp_108 = sitofp i32 %sext_ln22_108 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1459 'sitofp' 'tmp_108' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_82 : Operation 1460 [1/1] (0.00ns)   --->   "%sext_ln22_110 = sext i16 %m_filterArray_load_18 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1460 'sext' 'sext_ln22_110' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1461 [6/6] (6.41ns)   --->   "%tmp_110 = sitofp i32 %sext_ln22_110 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1461 'sitofp' 'tmp_110' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_82 : Operation 1462 [1/1] (2.55ns)   --->   "%add_ln22_85 = add i32 %tmp_4_87, %tmp_4_88" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1462 'add' 'add_ln22_85' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 7.30>
ST_83 : Operation 1463 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_36, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 92), align 8" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1463 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_83 : Operation 1464 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_37, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 91), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1464 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_83 : Operation 1465 [1/2] (3.25ns)   --->   "%tmp_4_89 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_89)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1465 'call' 'tmp_4_89' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_83 : Operation 1466 [2/2] (7.30ns)   --->   "%tmp_4_91 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_91)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1466 'call' 'tmp_4_91' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_83 : Operation 1467 [1/4] (5.70ns)   --->   "%tmp_3_93 = fmul float %tmp_94, 0xBF9D889C60000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1467 'fmul' 'tmp_3_93' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1468 [2/4] (5.70ns)   --->   "%tmp_3_95 = fmul float %tmp_96, 0x3F825A6120000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1468 'fmul' 'tmp_3_95' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1469 [3/4] (5.70ns)   --->   "%tmp_3_97 = fmul float %tmp_98, 0x3F923F1C40000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1469 'fmul' 'tmp_3_97' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1470 [4/4] (5.70ns)   --->   "%tmp_3_99 = fmul float %tmp_100, 0xBF8819F980000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1470 'fmul' 'tmp_3_99' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1471 [1/6] (6.41ns)   --->   "%tmp_102 = sitofp i32 %sext_ln22_102 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1471 'sitofp' 'tmp_102' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_83 : Operation 1472 [2/6] (6.41ns)   --->   "%tmp_104 = sitofp i32 %sext_ln22_104 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1472 'sitofp' 'tmp_104' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_83 : Operation 1473 [3/6] (6.41ns)   --->   "%tmp_106 = sitofp i32 %sext_ln22_106 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1473 'sitofp' 'tmp_106' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_83 : Operation 1474 [4/6] (6.41ns)   --->   "%tmp_108 = sitofp i32 %sext_ln22_108 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1474 'sitofp' 'tmp_108' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_83 : Operation 1475 [5/6] (6.41ns)   --->   "%tmp_110 = sitofp i32 %sext_ln22_110 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1475 'sitofp' 'tmp_110' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_83 : Operation 1476 [1/1] (0.00ns)   --->   "%sext_ln22_112 = sext i16 %m_filterArray_load_16 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1476 'sext' 'sext_ln22_112' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1477 [6/6] (6.41ns)   --->   "%tmp_112 = sitofp i32 %sext_ln22_112 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1477 'sitofp' 'tmp_112' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_83 : Operation 1478 [1/1] (2.55ns)   --->   "%add_ln22_86 = add i32 %tmp_4_89, %tmp_4_90" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1478 'add' 'add_ln22_86' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 7.30>
ST_84 : Operation 1479 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_38, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 90), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1479 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_84 : Operation 1480 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_39, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 89), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1480 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_84 : Operation 1481 [1/2] (3.25ns)   --->   "%tmp_4_91 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_91)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1481 'call' 'tmp_4_91' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_84 : Operation 1482 [2/2] (7.30ns)   --->   "%tmp_4_93 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_93)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1482 'call' 'tmp_4_93' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_84 : Operation 1483 [1/4] (5.70ns)   --->   "%tmp_3_95 = fmul float %tmp_96, 0x3F825A6120000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1483 'fmul' 'tmp_3_95' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1484 [2/4] (5.70ns)   --->   "%tmp_3_97 = fmul float %tmp_98, 0x3F923F1C40000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1484 'fmul' 'tmp_3_97' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1485 [3/4] (5.70ns)   --->   "%tmp_3_99 = fmul float %tmp_100, 0xBF8819F980000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1485 'fmul' 'tmp_3_99' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1486 [4/4] (5.70ns)   --->   "%tmp_3_101 = fmul float %tmp_102, 0xBFA1FC8F60000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1486 'fmul' 'tmp_3_101' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1487 [1/6] (6.41ns)   --->   "%tmp_104 = sitofp i32 %sext_ln22_104 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1487 'sitofp' 'tmp_104' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_84 : Operation 1488 [2/6] (6.41ns)   --->   "%tmp_106 = sitofp i32 %sext_ln22_106 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1488 'sitofp' 'tmp_106' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_84 : Operation 1489 [3/6] (6.41ns)   --->   "%tmp_108 = sitofp i32 %sext_ln22_108 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1489 'sitofp' 'tmp_108' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_84 : Operation 1490 [4/6] (6.41ns)   --->   "%tmp_110 = sitofp i32 %sext_ln22_110 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1490 'sitofp' 'tmp_110' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_84 : Operation 1491 [5/6] (6.41ns)   --->   "%tmp_112 = sitofp i32 %sext_ln22_112 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1491 'sitofp' 'tmp_112' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_84 : Operation 1492 [1/1] (0.00ns)   --->   "%sext_ln22_114 = sext i16 %m_filterArray_load_14 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1492 'sext' 'sext_ln22_114' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1493 [6/6] (6.41ns)   --->   "%tmp_114 = sitofp i32 %sext_ln22_114 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1493 'sitofp' 'tmp_114' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 85 <SV = 84> <Delay = 7.30>
ST_85 : Operation 1494 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_40, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 88), align 16" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1494 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_85 : Operation 1495 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_41, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 87), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1495 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_85 : Operation 1496 [1/2] (3.25ns)   --->   "%tmp_4_93 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_93)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1496 'call' 'tmp_4_93' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_85 : Operation 1497 [2/2] (7.30ns)   --->   "%tmp_4_95 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_95)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1497 'call' 'tmp_4_95' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_85 : Operation 1498 [1/4] (5.70ns)   --->   "%tmp_3_97 = fmul float %tmp_98, 0x3F923F1C40000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1498 'fmul' 'tmp_3_97' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1499 [2/4] (5.70ns)   --->   "%tmp_3_99 = fmul float %tmp_100, 0xBF8819F980000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1499 'fmul' 'tmp_3_99' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1500 [3/4] (5.70ns)   --->   "%tmp_3_101 = fmul float %tmp_102, 0xBFA1FC8F60000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1500 'fmul' 'tmp_3_101' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1501 [4/4] (5.70ns)   --->   "%tmp_3_103 = fmul float %tmp_104, 0xBF94785540000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1501 'fmul' 'tmp_3_103' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1502 [1/6] (6.41ns)   --->   "%tmp_106 = sitofp i32 %sext_ln22_106 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1502 'sitofp' 'tmp_106' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_85 : Operation 1503 [2/6] (6.41ns)   --->   "%tmp_108 = sitofp i32 %sext_ln22_108 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1503 'sitofp' 'tmp_108' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_85 : Operation 1504 [3/6] (6.41ns)   --->   "%tmp_110 = sitofp i32 %sext_ln22_110 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1504 'sitofp' 'tmp_110' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_85 : Operation 1505 [4/6] (6.41ns)   --->   "%tmp_112 = sitofp i32 %sext_ln22_112 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1505 'sitofp' 'tmp_112' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_85 : Operation 1506 [5/6] (6.41ns)   --->   "%tmp_114 = sitofp i32 %sext_ln22_114 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1506 'sitofp' 'tmp_114' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_85 : Operation 1507 [1/1] (0.00ns)   --->   "%sext_ln22_116 = sext i16 %m_filterArray_load_12 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1507 'sext' 'sext_ln22_116' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1508 [6/6] (6.41ns)   --->   "%tmp_116 = sitofp i32 %sext_ln22_116 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1508 'sitofp' 'tmp_116' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_85 : Operation 1509 [1/1] (2.55ns)   --->   "%add_ln22_89 = add i32 %tmp_4_93, %tmp_4_94" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1509 'add' 'add_ln22_89' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 8.74>
ST_86 : Operation 1510 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_42, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 86), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1510 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_86 : Operation 1511 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_43, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 85), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1511 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_86 : Operation 1512 [1/2] (3.25ns)   --->   "%tmp_4_95 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_95)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1512 'call' 'tmp_4_95' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_86 : Operation 1513 [2/2] (7.30ns)   --->   "%tmp_4_97 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_97)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1513 'call' 'tmp_4_97' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_86 : Operation 1514 [1/4] (5.70ns)   --->   "%tmp_3_99 = fmul float %tmp_100, 0xBF8819F980000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1514 'fmul' 'tmp_3_99' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1515 [2/4] (5.70ns)   --->   "%tmp_3_101 = fmul float %tmp_102, 0xBFA1FC8F60000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1515 'fmul' 'tmp_3_101' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1516 [3/4] (5.70ns)   --->   "%tmp_3_103 = fmul float %tmp_104, 0xBF94785540000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1516 'fmul' 'tmp_3_103' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1517 [4/4] (5.70ns)   --->   "%tmp_3_105 = fmul float %tmp_106, 0x3F83A16280000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1517 'fmul' 'tmp_3_105' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1518 [1/6] (6.41ns)   --->   "%tmp_108 = sitofp i32 %sext_ln22_108 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1518 'sitofp' 'tmp_108' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_86 : Operation 1519 [2/6] (6.41ns)   --->   "%tmp_110 = sitofp i32 %sext_ln22_110 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1519 'sitofp' 'tmp_110' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_86 : Operation 1520 [3/6] (6.41ns)   --->   "%tmp_112 = sitofp i32 %sext_ln22_112 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1520 'sitofp' 'tmp_112' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_86 : Operation 1521 [4/6] (6.41ns)   --->   "%tmp_114 = sitofp i32 %sext_ln22_114 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1521 'sitofp' 'tmp_114' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_86 : Operation 1522 [5/6] (6.41ns)   --->   "%tmp_116 = sitofp i32 %sext_ln22_116 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1522 'sitofp' 'tmp_116' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_86 : Operation 1523 [1/1] (0.00ns)   --->   "%sext_ln22_118 = sext i16 %m_filterArray_load_10 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1523 'sext' 'sext_ln22_118' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1524 [6/6] (6.41ns)   --->   "%tmp_118 = sitofp i32 %sext_ln22_118 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1524 'sitofp' 'tmp_118' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_86 : Operation 1525 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_87 = add i32 %add_ln22_86, %add_ln22_85" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1525 'add' 'add_ln22_87' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 1526 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_88 = add i32 %tmp_4_91, %tmp_4_92" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1526 'add' 'add_ln22_88' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 1527 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln22_90 = add i32 %add_ln22_89, %add_ln22_88" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1527 'add' 'add_ln22_90' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 1528 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln22_91 = add i32 %add_ln22_90, %add_ln22_87" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1528 'add' 'add_ln22_91' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 1529 [1/1] (2.55ns)   --->   "%add_ln22_94 = add i32 %tmp_4_95, %tmp_4_96" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1529 'add' 'add_ln22_94' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 7.30>
ST_87 : Operation 1530 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_44, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 84), align 8" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1530 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_87 : Operation 1531 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_45, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 83), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1531 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_87 : Operation 1532 [1/2] (3.25ns)   --->   "%tmp_4_97 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_97)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1532 'call' 'tmp_4_97' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_87 : Operation 1533 [2/2] (7.30ns)   --->   "%tmp_4_99 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_99)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1533 'call' 'tmp_4_99' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_87 : Operation 1534 [1/4] (5.70ns)   --->   "%tmp_3_101 = fmul float %tmp_102, 0xBFA1FC8F60000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1534 'fmul' 'tmp_3_101' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1535 [2/4] (5.70ns)   --->   "%tmp_3_103 = fmul float %tmp_104, 0xBF94785540000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1535 'fmul' 'tmp_3_103' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1536 [3/4] (5.70ns)   --->   "%tmp_3_105 = fmul float %tmp_106, 0x3F83A16280000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1536 'fmul' 'tmp_3_105' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1537 [4/4] (5.70ns)   --->   "%tmp_3_107 = fmul float %tmp_108, 0x3F88151FE0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1537 'fmul' 'tmp_3_107' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1538 [1/6] (6.41ns)   --->   "%tmp_110 = sitofp i32 %sext_ln22_110 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1538 'sitofp' 'tmp_110' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_87 : Operation 1539 [2/6] (6.41ns)   --->   "%tmp_112 = sitofp i32 %sext_ln22_112 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1539 'sitofp' 'tmp_112' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_87 : Operation 1540 [3/6] (6.41ns)   --->   "%tmp_114 = sitofp i32 %sext_ln22_114 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1540 'sitofp' 'tmp_114' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_87 : Operation 1541 [4/6] (6.41ns)   --->   "%tmp_116 = sitofp i32 %sext_ln22_116 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1541 'sitofp' 'tmp_116' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_87 : Operation 1542 [5/6] (6.41ns)   --->   "%tmp_118 = sitofp i32 %sext_ln22_118 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1542 'sitofp' 'tmp_118' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_87 : Operation 1543 [1/1] (0.00ns)   --->   "%sext_ln22_120 = sext i16 %m_filterArray_load_8 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1543 'sext' 'sext_ln22_120' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1544 [6/6] (6.41ns)   --->   "%tmp_120 = sitofp i32 %sext_ln22_120 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1544 'sitofp' 'tmp_120' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_87 : Operation 1545 [1/1] (2.55ns)   --->   "%add_ln22_95 = add i32 %tmp_4_97, %tmp_4_98" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1545 'add' 'add_ln22_95' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 7.30>
ST_88 : Operation 1546 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_46, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 82), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1546 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_88 : Operation 1547 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_47, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 81), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1547 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_88 : Operation 1548 [1/2] (3.25ns)   --->   "%tmp_4_99 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_99)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1548 'call' 'tmp_4_99' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_88 : Operation 1549 [2/2] (7.30ns)   --->   "%tmp_4_101 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_101)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1549 'call' 'tmp_4_101' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_88 : Operation 1550 [1/4] (5.70ns)   --->   "%tmp_3_103 = fmul float %tmp_104, 0xBF94785540000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1550 'fmul' 'tmp_3_103' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1551 [2/4] (5.70ns)   --->   "%tmp_3_105 = fmul float %tmp_106, 0x3F83A16280000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1551 'fmul' 'tmp_3_105' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1552 [3/4] (5.70ns)   --->   "%tmp_3_107 = fmul float %tmp_108, 0x3F88151FE0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1552 'fmul' 'tmp_3_107' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1553 [4/4] (5.70ns)   --->   "%tmp_3_109 = fmul float %tmp_110, 0xBF8B444880000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1553 'fmul' 'tmp_3_109' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1554 [1/6] (6.41ns)   --->   "%tmp_112 = sitofp i32 %sext_ln22_112 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1554 'sitofp' 'tmp_112' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_88 : Operation 1555 [2/6] (6.41ns)   --->   "%tmp_114 = sitofp i32 %sext_ln22_114 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1555 'sitofp' 'tmp_114' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_88 : Operation 1556 [3/6] (6.41ns)   --->   "%tmp_116 = sitofp i32 %sext_ln22_116 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1556 'sitofp' 'tmp_116' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_88 : Operation 1557 [4/6] (6.41ns)   --->   "%tmp_118 = sitofp i32 %sext_ln22_118 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1557 'sitofp' 'tmp_118' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_88 : Operation 1558 [5/6] (6.41ns)   --->   "%tmp_120 = sitofp i32 %sext_ln22_120 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1558 'sitofp' 'tmp_120' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_88 : Operation 1559 [1/1] (0.00ns)   --->   "%sext_ln22_122 = sext i16 %m_filterArray_load_6 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1559 'sext' 'sext_ln22_122' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1560 [6/6] (6.41ns)   --->   "%tmp_122 = sitofp i32 %sext_ln22_122 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1560 'sitofp' 'tmp_122' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 89 <SV = 88> <Delay = 7.30>
ST_89 : Operation 1561 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_48, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 80), align 16" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1561 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_89 : Operation 1562 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_49, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 79), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1562 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_89 : Operation 1563 [1/2] (3.25ns)   --->   "%tmp_4_101 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_101)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1563 'call' 'tmp_4_101' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_89 : Operation 1564 [2/2] (7.30ns)   --->   "%tmp_4_103 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_103)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1564 'call' 'tmp_4_103' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_89 : Operation 1565 [1/4] (5.70ns)   --->   "%tmp_3_105 = fmul float %tmp_106, 0x3F83A16280000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1565 'fmul' 'tmp_3_105' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1566 [2/4] (5.70ns)   --->   "%tmp_3_107 = fmul float %tmp_108, 0x3F88151FE0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1566 'fmul' 'tmp_3_107' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1567 [3/4] (5.70ns)   --->   "%tmp_3_109 = fmul float %tmp_110, 0xBF8B444880000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1567 'fmul' 'tmp_3_109' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1568 [4/4] (5.70ns)   --->   "%tmp_3_111 = fmul float %tmp_112, 0xBF9C8DC340000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1568 'fmul' 'tmp_3_111' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1569 [1/6] (6.41ns)   --->   "%tmp_114 = sitofp i32 %sext_ln22_114 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1569 'sitofp' 'tmp_114' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_89 : Operation 1570 [2/6] (6.41ns)   --->   "%tmp_116 = sitofp i32 %sext_ln22_116 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1570 'sitofp' 'tmp_116' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_89 : Operation 1571 [3/6] (6.41ns)   --->   "%tmp_118 = sitofp i32 %sext_ln22_118 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1571 'sitofp' 'tmp_118' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_89 : Operation 1572 [4/6] (6.41ns)   --->   "%tmp_120 = sitofp i32 %sext_ln22_120 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1572 'sitofp' 'tmp_120' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_89 : Operation 1573 [5/6] (6.41ns)   --->   "%tmp_122 = sitofp i32 %sext_ln22_122 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1573 'sitofp' 'tmp_122' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_89 : Operation 1574 [1/1] (0.00ns)   --->   "%sext_ln22_123 = sext i16 %m_filterArray_load_5 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1574 'sext' 'sext_ln22_123' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1575 [6/6] (6.41ns)   --->   "%tmp_123 = sitofp i32 %sext_ln22_123 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1575 'sitofp' 'tmp_123' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_89 : Operation 1576 [1/1] (2.55ns)   --->   "%add_ln22_98 = add i32 %tmp_4_101, %tmp_4_102" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1576 'add' 'add_ln22_98' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 8.74>
ST_90 : Operation 1577 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_50, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 78), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1577 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_90 : Operation 1578 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_51, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 77), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1578 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_90 : Operation 1579 [1/2] (3.25ns)   --->   "%tmp_4_103 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_103)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1579 'call' 'tmp_4_103' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_90 : Operation 1580 [2/2] (7.30ns)   --->   "%tmp_4_105 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_105)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1580 'call' 'tmp_4_105' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_90 : Operation 1581 [1/4] (5.70ns)   --->   "%tmp_3_107 = fmul float %tmp_108, 0x3F88151FE0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1581 'fmul' 'tmp_3_107' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1582 [2/4] (5.70ns)   --->   "%tmp_3_109 = fmul float %tmp_110, 0xBF8B444880000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1582 'fmul' 'tmp_3_109' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1583 [3/4] (5.70ns)   --->   "%tmp_3_111 = fmul float %tmp_112, 0xBF9C8DC340000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1583 'fmul' 'tmp_3_111' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1584 [4/4] (5.70ns)   --->   "%tmp_3_113 = fmul float %tmp_114, 0xBF8A63D5A0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1584 'fmul' 'tmp_3_113' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1585 [1/6] (6.41ns)   --->   "%tmp_116 = sitofp i32 %sext_ln22_116 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1585 'sitofp' 'tmp_116' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_90 : Operation 1586 [2/6] (6.41ns)   --->   "%tmp_118 = sitofp i32 %sext_ln22_118 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1586 'sitofp' 'tmp_118' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_90 : Operation 1587 [3/6] (6.41ns)   --->   "%tmp_120 = sitofp i32 %sext_ln22_120 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1587 'sitofp' 'tmp_120' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_90 : Operation 1588 [4/6] (6.41ns)   --->   "%tmp_122 = sitofp i32 %sext_ln22_122 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1588 'sitofp' 'tmp_122' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_90 : Operation 1589 [5/6] (6.41ns)   --->   "%tmp_123 = sitofp i32 %sext_ln22_123 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1589 'sitofp' 'tmp_123' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_90 : Operation 1590 [1/1] (0.00ns)   --->   "%sext_ln22_124 = sext i16 %m_filterArray_load_4 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1590 'sext' 'sext_ln22_124' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1591 [6/6] (6.41ns)   --->   "%tmp_124 = sitofp i32 %sext_ln22_124 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1591 'sitofp' 'tmp_124' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_90 : Operation 1592 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_96 = add i32 %add_ln22_95, %add_ln22_94" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1592 'add' 'add_ln22_96' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_90 : Operation 1593 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_97 = add i32 %tmp_4_99, %tmp_4_100" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1593 'add' 'add_ln22_97' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_90 : Operation 1594 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln22_99 = add i32 %add_ln22_98, %add_ln22_97" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1594 'add' 'add_ln22_99' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_90 : Operation 1595 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln22_100 = add i32 %add_ln22_99, %add_ln22_96" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1595 'add' 'add_ln22_100' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_90 : Operation 1596 [1/1] (2.55ns)   --->   "%add_ln22_101 = add i32 %tmp_4_103, %tmp_4_104" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1596 'add' 'add_ln22_101' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 7.30>
ST_91 : Operation 1597 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_52, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 76), align 8" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1597 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_91 : Operation 1598 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_53, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 75), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1598 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_91 : Operation 1599 [1/2] (3.25ns)   --->   "%tmp_4_105 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_105)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1599 'call' 'tmp_4_105' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_91 : Operation 1600 [2/2] (7.30ns)   --->   "%tmp_4_107 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_107)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1600 'call' 'tmp_4_107' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_91 : Operation 1601 [1/4] (5.70ns)   --->   "%tmp_3_109 = fmul float %tmp_110, 0xBF8B444880000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1601 'fmul' 'tmp_3_109' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1602 [2/4] (5.70ns)   --->   "%tmp_3_111 = fmul float %tmp_112, 0xBF9C8DC340000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1602 'fmul' 'tmp_3_111' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1603 [3/4] (5.70ns)   --->   "%tmp_3_113 = fmul float %tmp_114, 0xBF8A63D5A0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1603 'fmul' 'tmp_3_113' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1604 [4/4] (5.70ns)   --->   "%tmp_3_115 = fmul float %tmp_116, 0x3F7F13F3E0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1604 'fmul' 'tmp_3_115' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1605 [1/6] (6.41ns)   --->   "%tmp_118 = sitofp i32 %sext_ln22_118 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1605 'sitofp' 'tmp_118' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_91 : Operation 1606 [2/6] (6.41ns)   --->   "%tmp_120 = sitofp i32 %sext_ln22_120 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1606 'sitofp' 'tmp_120' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_91 : Operation 1607 [3/6] (6.41ns)   --->   "%tmp_122 = sitofp i32 %sext_ln22_122 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1607 'sitofp' 'tmp_122' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_91 : Operation 1608 [4/6] (6.41ns)   --->   "%tmp_123 = sitofp i32 %sext_ln22_123 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1608 'sitofp' 'tmp_123' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_91 : Operation 1609 [5/6] (6.41ns)   --->   "%tmp_124 = sitofp i32 %sext_ln22_124 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1609 'sitofp' 'tmp_124' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_91 : Operation 1610 [1/1] (0.00ns)   --->   "%sext_ln22_125 = sext i16 %m_filterArray_load_3 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1610 'sext' 'sext_ln22_125' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1611 [6/6] (6.41ns)   --->   "%tmp_125 = sitofp i32 %sext_ln22_125 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1611 'sitofp' 'tmp_125' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_91 : Operation 1612 [1/1] (2.55ns)   --->   "%add_ln22_102 = add i32 %tmp_4_105, %tmp_4_106" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1612 'add' 'add_ln22_102' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 7.30>
ST_92 : Operation 1613 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_54, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 74), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1613 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_92 : Operation 1614 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_55, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 73), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1614 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_92 : Operation 1615 [1/1] (0.00ns)   --->   "%sext_ln22_1 = sext i16 %m_filterArray_load_127 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1615 'sext' 'sext_ln22_1' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1616 [6/6] (6.41ns)   --->   "%tmp_1 = sitofp i32 %sext_ln22_1 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1616 'sitofp' 'tmp_1' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_92 : Operation 1617 [1/2] (3.25ns)   --->   "%tmp_4_107 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_107)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1617 'call' 'tmp_4_107' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_92 : Operation 1618 [2/2] (7.30ns)   --->   "%tmp_4_109 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_109)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1618 'call' 'tmp_4_109' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_92 : Operation 1619 [1/4] (5.70ns)   --->   "%tmp_3_111 = fmul float %tmp_112, 0xBF9C8DC340000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1619 'fmul' 'tmp_3_111' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1620 [2/4] (5.70ns)   --->   "%tmp_3_113 = fmul float %tmp_114, 0xBF8A63D5A0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1620 'fmul' 'tmp_3_113' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1621 [3/4] (5.70ns)   --->   "%tmp_3_115 = fmul float %tmp_116, 0x3F7F13F3E0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1621 'fmul' 'tmp_3_115' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1622 [4/4] (5.70ns)   --->   "%tmp_3_117 = fmul float %tmp_118, 0x3F71DB4520000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1622 'fmul' 'tmp_3_117' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1623 [1/6] (6.41ns)   --->   "%tmp_120 = sitofp i32 %sext_ln22_120 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1623 'sitofp' 'tmp_120' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_92 : Operation 1624 [2/6] (6.41ns)   --->   "%tmp_122 = sitofp i32 %sext_ln22_122 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1624 'sitofp' 'tmp_122' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_92 : Operation 1625 [3/6] (6.41ns)   --->   "%tmp_123 = sitofp i32 %sext_ln22_123 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1625 'sitofp' 'tmp_123' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_92 : Operation 1626 [4/6] (6.41ns)   --->   "%tmp_124 = sitofp i32 %sext_ln22_124 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1626 'sitofp' 'tmp_124' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_92 : Operation 1627 [5/6] (6.41ns)   --->   "%tmp_125 = sitofp i32 %sext_ln22_125 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1627 'sitofp' 'tmp_125' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 93 <SV = 92> <Delay = 7.30>
ST_93 : Operation 1628 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_56, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 72), align 16" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1628 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_93 : Operation 1629 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_57, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 71), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1629 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_93 : Operation 1630 [5/6] (6.41ns)   --->   "%tmp_1 = sitofp i32 %sext_ln22_1 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1630 'sitofp' 'tmp_1' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_93 : Operation 1631 [1/1] (0.00ns)   --->   "%sext_ln22_2 = sext i16 %m_filterArray_load_126 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1631 'sext' 'sext_ln22_2' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1632 [6/6] (6.41ns)   --->   "%tmp_2 = sitofp i32 %sext_ln22_2 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1632 'sitofp' 'tmp_2' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_93 : Operation 1633 [1/2] (3.25ns)   --->   "%tmp_4_109 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_109)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1633 'call' 'tmp_4_109' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_93 : Operation 1634 [2/2] (7.30ns)   --->   "%tmp_4_111 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_111)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1634 'call' 'tmp_4_111' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_93 : Operation 1635 [1/4] (5.70ns)   --->   "%tmp_3_113 = fmul float %tmp_114, 0xBF8A63D5A0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1635 'fmul' 'tmp_3_113' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1636 [2/4] (5.70ns)   --->   "%tmp_3_115 = fmul float %tmp_116, 0x3F7F13F3E0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1636 'fmul' 'tmp_3_115' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1637 [3/4] (5.70ns)   --->   "%tmp_3_117 = fmul float %tmp_118, 0x3F71DB4520000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1637 'fmul' 'tmp_3_117' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1638 [4/4] (5.70ns)   --->   "%tmp_3_119 = fmul float %tmp_120, 0xBF9050CD40000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1638 'fmul' 'tmp_3_119' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1639 [1/6] (6.41ns)   --->   "%tmp_122 = sitofp i32 %sext_ln22_122 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1639 'sitofp' 'tmp_122' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_93 : Operation 1640 [2/6] (6.41ns)   --->   "%tmp_123 = sitofp i32 %sext_ln22_123 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1640 'sitofp' 'tmp_123' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_93 : Operation 1641 [3/6] (6.41ns)   --->   "%tmp_124 = sitofp i32 %sext_ln22_124 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1641 'sitofp' 'tmp_124' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_93 : Operation 1642 [4/6] (6.41ns)   --->   "%tmp_125 = sitofp i32 %sext_ln22_125 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1642 'sitofp' 'tmp_125' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_93 : Operation 1643 [1/1] (2.55ns)   --->   "%add_ln22_105 = add i32 %tmp_4_109, %tmp_4_110" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1643 'add' 'add_ln22_105' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 8.74>
ST_94 : Operation 1644 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_58, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 70), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1644 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_94 : Operation 1645 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_59, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 69), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1645 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_94 : Operation 1646 [4/6] (6.41ns)   --->   "%tmp_1 = sitofp i32 %sext_ln22_1 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1646 'sitofp' 'tmp_1' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_94 : Operation 1647 [5/6] (6.41ns)   --->   "%tmp_2 = sitofp i32 %sext_ln22_2 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1647 'sitofp' 'tmp_2' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_94 : Operation 1648 [1/1] (0.00ns)   --->   "%sext_ln22_3 = sext i16 %m_filterArray_load_125 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1648 'sext' 'sext_ln22_3' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1649 [6/6] (6.41ns)   --->   "%tmp_s = sitofp i32 %sext_ln22_3 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1649 'sitofp' 'tmp_s' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_94 : Operation 1650 [1/2] (3.25ns)   --->   "%tmp_4_111 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_111)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1650 'call' 'tmp_4_111' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_94 : Operation 1651 [2/2] (7.30ns)   --->   "%tmp_4_113 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_113)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1651 'call' 'tmp_4_113' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_94 : Operation 1652 [1/4] (5.70ns)   --->   "%tmp_3_115 = fmul float %tmp_116, 0x3F7F13F3E0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1652 'fmul' 'tmp_3_115' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1653 [2/4] (5.70ns)   --->   "%tmp_3_117 = fmul float %tmp_118, 0x3F71DB4520000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1653 'fmul' 'tmp_3_117' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1654 [3/4] (5.70ns)   --->   "%tmp_3_119 = fmul float %tmp_120, 0xBF9050CD40000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1654 'fmul' 'tmp_3_119' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1655 [4/4] (5.70ns)   --->   "%tmp_3_121 = fmul float %tmp_122, 0xBF97F66D00000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1655 'fmul' 'tmp_3_121' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1656 [1/6] (6.41ns)   --->   "%tmp_123 = sitofp i32 %sext_ln22_123 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1656 'sitofp' 'tmp_123' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_94 : Operation 1657 [2/6] (6.41ns)   --->   "%tmp_124 = sitofp i32 %sext_ln22_124 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1657 'sitofp' 'tmp_124' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_94 : Operation 1658 [3/6] (6.41ns)   --->   "%tmp_125 = sitofp i32 %sext_ln22_125 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1658 'sitofp' 'tmp_125' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_94 : Operation 1659 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_103 = add i32 %add_ln22_102, %add_ln22_101" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1659 'add' 'add_ln22_103' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_94 : Operation 1660 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_104 = add i32 %tmp_4_107, %tmp_4_108" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1660 'add' 'add_ln22_104' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_94 : Operation 1661 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln22_106 = add i32 %add_ln22_105, %add_ln22_104" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1661 'add' 'add_ln22_106' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_94 : Operation 1662 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln22_107 = add i32 %add_ln22_106, %add_ln22_103" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1662 'add' 'add_ln22_107' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 95 <SV = 94> <Delay = 7.30>
ST_95 : Operation 1663 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_60, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 68), align 8" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1663 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_95 : Operation 1664 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_61, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 67), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1664 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_95 : Operation 1665 [3/6] (6.41ns)   --->   "%tmp_1 = sitofp i32 %sext_ln22_1 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1665 'sitofp' 'tmp_1' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_95 : Operation 1666 [4/6] (6.41ns)   --->   "%tmp_2 = sitofp i32 %sext_ln22_2 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1666 'sitofp' 'tmp_2' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_95 : Operation 1667 [5/6] (6.41ns)   --->   "%tmp_s = sitofp i32 %sext_ln22_3 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1667 'sitofp' 'tmp_s' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_95 : Operation 1668 [1/1] (0.00ns)   --->   "%sext_ln22_4 = sext i16 %m_filterArray_load_124 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1668 'sext' 'sext_ln22_4' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1669 [6/6] (6.41ns)   --->   "%tmp_129 = sitofp i32 %sext_ln22_4 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1669 'sitofp' 'tmp_129' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_95 : Operation 1670 [1/2] (3.25ns)   --->   "%tmp_4_113 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_113)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1670 'call' 'tmp_4_113' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_95 : Operation 1671 [2/2] (7.30ns)   --->   "%tmp_4_115 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_115)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1671 'call' 'tmp_4_115' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_95 : Operation 1672 [1/4] (5.70ns)   --->   "%tmp_3_117 = fmul float %tmp_118, 0x3F71DB4520000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1672 'fmul' 'tmp_3_117' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1673 [2/4] (5.70ns)   --->   "%tmp_3_119 = fmul float %tmp_120, 0xBF9050CD40000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1673 'fmul' 'tmp_3_119' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1674 [3/4] (5.70ns)   --->   "%tmp_3_121 = fmul float %tmp_122, 0xBF97F66D00000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1674 'fmul' 'tmp_3_121' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1675 [4/4] (5.70ns)   --->   "%tmp_3_122 = fmul float %tmp_123, 0xBF91FBC160000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1675 'fmul' 'tmp_3_122' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1676 [1/6] (6.41ns)   --->   "%tmp_124 = sitofp i32 %sext_ln22_124 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1676 'sitofp' 'tmp_124' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_95 : Operation 1677 [2/6] (6.41ns)   --->   "%tmp_125 = sitofp i32 %sext_ln22_125 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1677 'sitofp' 'tmp_125' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_95 : Operation 1678 [1/1] (2.55ns)   --->   "%add_ln22_110 = add i32 %tmp_4_113, %tmp_4_114" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1678 'add' 'add_ln22_110' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 7.30>
ST_96 : Operation 1679 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_62, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 66), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1679 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_96 : Operation 1680 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_63, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 65), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1680 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_96 : Operation 1681 [2/6] (6.41ns)   --->   "%tmp_1 = sitofp i32 %sext_ln22_1 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1681 'sitofp' 'tmp_1' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_96 : Operation 1682 [3/6] (6.41ns)   --->   "%tmp_2 = sitofp i32 %sext_ln22_2 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1682 'sitofp' 'tmp_2' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_96 : Operation 1683 [4/6] (6.41ns)   --->   "%tmp_s = sitofp i32 %sext_ln22_3 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1683 'sitofp' 'tmp_s' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_96 : Operation 1684 [5/6] (6.41ns)   --->   "%tmp_129 = sitofp i32 %sext_ln22_4 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1684 'sitofp' 'tmp_129' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_96 : Operation 1685 [1/1] (0.00ns)   --->   "%sext_ln22_5 = sext i16 %m_filterArray_load_123 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1685 'sext' 'sext_ln22_5' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1686 [6/6] (6.41ns)   --->   "%tmp_5 = sitofp i32 %sext_ln22_5 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1686 'sitofp' 'tmp_5' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_96 : Operation 1687 [1/2] (3.25ns)   --->   "%tmp_4_115 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_115)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1687 'call' 'tmp_4_115' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_96 : Operation 1688 [2/2] (7.30ns)   --->   "%tmp_4_117 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_117)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1688 'call' 'tmp_4_117' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_96 : Operation 1689 [1/4] (5.70ns)   --->   "%tmp_3_119 = fmul float %tmp_120, 0xBF9050CD40000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1689 'fmul' 'tmp_3_119' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1690 [2/4] (5.70ns)   --->   "%tmp_3_121 = fmul float %tmp_122, 0xBF97F66D00000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1690 'fmul' 'tmp_3_121' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1691 [3/4] (5.70ns)   --->   "%tmp_3_122 = fmul float %tmp_123, 0xBF91FBC160000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1691 'fmul' 'tmp_3_122' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1692 [4/4] (5.70ns)   --->   "%tmp_3_123 = fmul float %tmp_124, 0xBF7E3AECC0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1692 'fmul' 'tmp_3_123' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1693 [1/6] (6.41ns)   --->   "%tmp_125 = sitofp i32 %sext_ln22_125 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1693 'sitofp' 'tmp_125' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_96 : Operation 1694 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_109 = add i32 %tmp_4_111, %tmp_4_112" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1694 'add' 'add_ln22_109' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_96 : Operation 1695 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln22_111 = add i32 %add_ln22_110, %add_ln22_109" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1695 'add' 'add_ln22_111' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 97 <SV = 96> <Delay = 7.30>
ST_97 : Operation 1696 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_64, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 64), align 16" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1696 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_97 : Operation 1697 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_65, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 63), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1697 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_97 : Operation 1698 [1/6] (6.41ns)   --->   "%tmp_1 = sitofp i32 %sext_ln22_1 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1698 'sitofp' 'tmp_1' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_97 : Operation 1699 [2/6] (6.41ns)   --->   "%tmp_2 = sitofp i32 %sext_ln22_2 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1699 'sitofp' 'tmp_2' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_97 : Operation 1700 [3/6] (6.41ns)   --->   "%tmp_s = sitofp i32 %sext_ln22_3 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1700 'sitofp' 'tmp_s' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_97 : Operation 1701 [4/6] (6.41ns)   --->   "%tmp_129 = sitofp i32 %sext_ln22_4 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1701 'sitofp' 'tmp_129' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_97 : Operation 1702 [5/6] (6.41ns)   --->   "%tmp_5 = sitofp i32 %sext_ln22_5 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1702 'sitofp' 'tmp_5' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_97 : Operation 1703 [1/1] (0.00ns)   --->   "%sext_ln22_8 = sext i16 %m_filterArray_load_120 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1703 'sext' 'sext_ln22_8' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1704 [6/6] (6.41ns)   --->   "%tmp_8 = sitofp i32 %sext_ln22_8 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1704 'sitofp' 'tmp_8' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_97 : Operation 1705 [1/2] (3.25ns)   --->   "%tmp_4_117 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_117)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1705 'call' 'tmp_4_117' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_97 : Operation 1706 [2/2] (7.30ns)   --->   "%tmp_4_119 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_119)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1706 'call' 'tmp_4_119' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_97 : Operation 1707 [1/4] (5.70ns)   --->   "%tmp_3_121 = fmul float %tmp_122, 0xBF97F66D00000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1707 'fmul' 'tmp_3_121' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1708 [2/4] (5.70ns)   --->   "%tmp_3_122 = fmul float %tmp_123, 0xBF91FBC160000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1708 'fmul' 'tmp_3_122' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1709 [3/4] (5.70ns)   --->   "%tmp_3_123 = fmul float %tmp_124, 0xBF7E3AECC0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1709 'fmul' 'tmp_3_123' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1710 [4/4] (5.70ns)   --->   "%tmp_3_124 = fmul float %tmp_125, 0x3F6E2B8CC0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1710 'fmul' 'tmp_3_124' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1711 [1/1] (2.55ns)   --->   "%add_ln22_113 = add i32 %tmp_4_117, %tmp_4_118" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1711 'add' 'add_ln22_113' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 7.30>
ST_98 : Operation 1712 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_66, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 62), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1712 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_98 : Operation 1713 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_67, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 61), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1713 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_98 : Operation 1714 [4/4] (5.70ns)   --->   "%tmp_3_1 = fmul float %tmp_1, 0x3F90449020000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1714 'fmul' 'tmp_3_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1715 [1/6] (6.41ns)   --->   "%tmp_2 = sitofp i32 %sext_ln22_2 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1715 'sitofp' 'tmp_2' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_98 : Operation 1716 [2/6] (6.41ns)   --->   "%tmp_s = sitofp i32 %sext_ln22_3 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1716 'sitofp' 'tmp_s' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_98 : Operation 1717 [3/6] (6.41ns)   --->   "%tmp_129 = sitofp i32 %sext_ln22_4 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1717 'sitofp' 'tmp_129' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_98 : Operation 1718 [4/6] (6.41ns)   --->   "%tmp_5 = sitofp i32 %sext_ln22_5 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1718 'sitofp' 'tmp_5' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_98 : Operation 1719 [5/6] (6.41ns)   --->   "%tmp_8 = sitofp i32 %sext_ln22_8 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1719 'sitofp' 'tmp_8' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_98 : Operation 1720 [1/1] (0.00ns)   --->   "%sext_ln22_9 = sext i16 %m_filterArray_load_119 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1720 'sext' 'sext_ln22_9' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1721 [6/6] (6.41ns)   --->   "%tmp_9 = sitofp i32 %sext_ln22_9 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1721 'sitofp' 'tmp_9' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_98 : Operation 1722 [1/2] (3.25ns)   --->   "%tmp_4_119 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_119)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1722 'call' 'tmp_4_119' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_98 : Operation 1723 [2/2] (7.30ns)   --->   "%tmp_4_121 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_121)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1723 'call' 'tmp_4_121' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_98 : Operation 1724 [1/4] (5.70ns)   --->   "%tmp_3_122 = fmul float %tmp_123, 0xBF91FBC160000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1724 'fmul' 'tmp_3_122' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1725 [2/4] (5.70ns)   --->   "%tmp_3_123 = fmul float %tmp_124, 0xBF7E3AECC0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1725 'fmul' 'tmp_3_123' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1726 [3/4] (5.70ns)   --->   "%tmp_3_124 = fmul float %tmp_125, 0x3F6E2B8CC0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1726 'fmul' 'tmp_3_124' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1727 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_112 = add i32 %tmp_4_115, %tmp_4_116" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1727 'add' 'add_ln22_112' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_98 : Operation 1728 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln22_114 = add i32 %add_ln22_113, %add_ln22_112" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1728 'add' 'add_ln22_114' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_98 : Operation 1729 [1/1] (2.55ns)   --->   "%add_ln22_116 = add i32 %tmp_4_119, %tmp_4_120" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1729 'add' 'add_ln22_116' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 7.30>
ST_99 : Operation 1730 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_68, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 60), align 8" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1730 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_99 : Operation 1731 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_69, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 59), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1731 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_99 : Operation 1732 [3/4] (5.70ns)   --->   "%tmp_3_1 = fmul float %tmp_1, 0x3F90449020000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1732 'fmul' 'tmp_3_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1733 [4/4] (5.70ns)   --->   "%tmp_3_2 = fmul float %tmp_2, 0x3F88EBA380000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1733 'fmul' 'tmp_3_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1734 [1/6] (6.41ns)   --->   "%tmp_s = sitofp i32 %sext_ln22_3 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1734 'sitofp' 'tmp_s' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_99 : Operation 1735 [2/6] (6.41ns)   --->   "%tmp_129 = sitofp i32 %sext_ln22_4 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1735 'sitofp' 'tmp_129' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_99 : Operation 1736 [3/6] (6.41ns)   --->   "%tmp_5 = sitofp i32 %sext_ln22_5 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1736 'sitofp' 'tmp_5' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_99 : Operation 1737 [4/6] (6.41ns)   --->   "%tmp_8 = sitofp i32 %sext_ln22_8 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1737 'sitofp' 'tmp_8' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_99 : Operation 1738 [5/6] (6.41ns)   --->   "%tmp_9 = sitofp i32 %sext_ln22_9 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1738 'sitofp' 'tmp_9' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_99 : Operation 1739 [1/1] (0.00ns)   --->   "%sext_ln22_10 = sext i16 %m_filterArray_load_118 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1739 'sext' 'sext_ln22_10' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1740 [6/6] (6.41ns)   --->   "%tmp_10 = sitofp i32 %sext_ln22_10 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1740 'sitofp' 'tmp_10' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_99 : Operation 1741 [1/2] (3.25ns)   --->   "%tmp_4_121 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_121)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1741 'call' 'tmp_4_121' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_99 : Operation 1742 [2/2] (7.30ns)   --->   "%tmp_4_122 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_122)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1742 'call' 'tmp_4_122' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_99 : Operation 1743 [1/4] (5.70ns)   --->   "%tmp_3_123 = fmul float %tmp_124, 0xBF7E3AECC0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1743 'fmul' 'tmp_3_123' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1744 [2/4] (5.70ns)   --->   "%tmp_3_124 = fmul float %tmp_125, 0x3F6E2B8CC0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1744 'fmul' 'tmp_3_124' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 7.30>
ST_100 : Operation 1745 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_70, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 58), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1745 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_100 : Operation 1746 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_71, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 57), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1746 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_100 : Operation 1747 [2/4] (5.70ns)   --->   "%tmp_3_1 = fmul float %tmp_1, 0x3F90449020000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1747 'fmul' 'tmp_3_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1748 [3/4] (5.70ns)   --->   "%tmp_3_2 = fmul float %tmp_2, 0x3F88EBA380000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1748 'fmul' 'tmp_3_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1749 [4/4] (5.70ns)   --->   "%tmp_3_3 = fmul float %tmp_s, 0x3F6E2B8CC0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1749 'fmul' 'tmp_3_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1750 [1/6] (6.41ns)   --->   "%tmp_129 = sitofp i32 %sext_ln22_4 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1750 'sitofp' 'tmp_129' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_100 : Operation 1751 [2/6] (6.41ns)   --->   "%tmp_5 = sitofp i32 %sext_ln22_5 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1751 'sitofp' 'tmp_5' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_100 : Operation 1752 [3/6] (6.41ns)   --->   "%tmp_8 = sitofp i32 %sext_ln22_8 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1752 'sitofp' 'tmp_8' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_100 : Operation 1753 [4/6] (6.41ns)   --->   "%tmp_9 = sitofp i32 %sext_ln22_9 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1753 'sitofp' 'tmp_9' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_100 : Operation 1754 [5/6] (6.41ns)   --->   "%tmp_10 = sitofp i32 %sext_ln22_10 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1754 'sitofp' 'tmp_10' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_100 : Operation 1755 [1/1] (0.00ns)   --->   "%sext_ln22_11 = sext i16 %m_filterArray_load_117 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1755 'sext' 'sext_ln22_11' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1756 [6/6] (6.41ns)   --->   "%tmp_11 = sitofp i32 %sext_ln22_11 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1756 'sitofp' 'tmp_11' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_100 : Operation 1757 [1/2] (3.25ns)   --->   "%tmp_4_122 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_122)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1757 'call' 'tmp_4_122' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_100 : Operation 1758 [2/2] (7.30ns)   --->   "%tmp_4_123 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_123)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1758 'call' 'tmp_4_123' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_100 : Operation 1759 [1/4] (5.70ns)   --->   "%tmp_3_124 = fmul float %tmp_125, 0x3F6E2B8CC0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1759 'fmul' 'tmp_3_124' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1760 [1/1] (2.55ns)   --->   "%add_ln22_117 = add i32 %tmp_4_121, %tmp_4_122" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1760 'add' 'add_ln22_117' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 7.30>
ST_101 : Operation 1761 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_72, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 56), align 16" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1761 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_101 : Operation 1762 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_73, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 55), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1762 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_101 : Operation 1763 [1/4] (5.70ns)   --->   "%tmp_3_1 = fmul float %tmp_1, 0x3F90449020000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1763 'fmul' 'tmp_3_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1764 [2/4] (5.70ns)   --->   "%tmp_3_2 = fmul float %tmp_2, 0x3F88EBA380000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1764 'fmul' 'tmp_3_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1765 [3/4] (5.70ns)   --->   "%tmp_3_3 = fmul float %tmp_s, 0x3F6E2B8CC0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1765 'fmul' 'tmp_3_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1766 [4/4] (5.70ns)   --->   "%tmp_3_4 = fmul float %tmp_129, 0xBF7E3AECC0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1766 'fmul' 'tmp_3_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1767 [1/6] (6.41ns)   --->   "%tmp_5 = sitofp i32 %sext_ln22_5 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1767 'sitofp' 'tmp_5' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_101 : Operation 1768 [2/6] (6.41ns)   --->   "%tmp_8 = sitofp i32 %sext_ln22_8 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1768 'sitofp' 'tmp_8' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_101 : Operation 1769 [3/6] (6.41ns)   --->   "%tmp_9 = sitofp i32 %sext_ln22_9 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1769 'sitofp' 'tmp_9' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_101 : Operation 1770 [4/6] (6.41ns)   --->   "%tmp_10 = sitofp i32 %sext_ln22_10 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1770 'sitofp' 'tmp_10' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_101 : Operation 1771 [5/6] (6.41ns)   --->   "%tmp_11 = sitofp i32 %sext_ln22_11 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1771 'sitofp' 'tmp_11' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_101 : Operation 1772 [1/1] (0.00ns)   --->   "%sext_ln22_12 = sext i16 %m_filterArray_load_116 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1772 'sext' 'sext_ln22_12' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1773 [6/6] (6.41ns)   --->   "%tmp_12 = sitofp i32 %sext_ln22_12 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1773 'sitofp' 'tmp_12' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_101 : Operation 1774 [1/2] (3.25ns)   --->   "%tmp_4_123 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_123)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1774 'call' 'tmp_4_123' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_101 : Operation 1775 [2/2] (7.30ns)   --->   "%tmp_4_124 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_124)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1775 'call' 'tmp_4_124' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 102 <SV = 101> <Delay = 7.62>
ST_102 : Operation 1776 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_74, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 54), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1776 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_102 : Operation 1777 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_75, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 53), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1777 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_102 : Operation 1778 [2/2] (7.30ns)   --->   "%tmp_4_1 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_1)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1778 'call' 'tmp_4_1' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_102 : Operation 1779 [1/4] (5.70ns)   --->   "%tmp_3_2 = fmul float %tmp_2, 0x3F88EBA380000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1779 'fmul' 'tmp_3_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1780 [2/4] (5.70ns)   --->   "%tmp_3_3 = fmul float %tmp_s, 0x3F6E2B8CC0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1780 'fmul' 'tmp_3_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1781 [3/4] (5.70ns)   --->   "%tmp_3_4 = fmul float %tmp_129, 0xBF7E3AECC0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1781 'fmul' 'tmp_3_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1782 [4/4] (5.70ns)   --->   "%tmp_3_5 = fmul float %tmp_5, 0xBF91FBC160000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1782 'fmul' 'tmp_3_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1783 [1/6] (6.41ns)   --->   "%tmp_8 = sitofp i32 %sext_ln22_8 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1783 'sitofp' 'tmp_8' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_102 : Operation 1784 [2/6] (6.41ns)   --->   "%tmp_9 = sitofp i32 %sext_ln22_9 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1784 'sitofp' 'tmp_9' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_102 : Operation 1785 [3/6] (6.41ns)   --->   "%tmp_10 = sitofp i32 %sext_ln22_10 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1785 'sitofp' 'tmp_10' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_102 : Operation 1786 [4/6] (6.41ns)   --->   "%tmp_11 = sitofp i32 %sext_ln22_11 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1786 'sitofp' 'tmp_11' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_102 : Operation 1787 [5/6] (6.41ns)   --->   "%tmp_12 = sitofp i32 %sext_ln22_12 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1787 'sitofp' 'tmp_12' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_102 : Operation 1788 [1/1] (0.00ns)   --->   "%sext_ln22_13 = sext i16 %m_filterArray_load_115 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1788 'sext' 'sext_ln22_13' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1789 [6/6] (6.41ns)   --->   "%tmp_13 = sitofp i32 %sext_ln22_13 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1789 'sitofp' 'tmp_13' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_102 : Operation 1790 [1/2] (3.25ns)   --->   "%tmp_4_124 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_124)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1790 'call' 'tmp_4_124' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_102 : Operation 1791 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_119 = add i32 %tmp_4_123, %tmp_4_124" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1791 'add' 'add_ln22_119' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 1792 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln22_122 = add i32 %add_ln22_121, %add_ln22_119" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1792 'add' 'add_ln22_122' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 103 <SV = 102> <Delay = 8.74>
ST_103 : Operation 1793 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_76, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 52), align 8" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1793 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_103 : Operation 1794 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_77, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 51), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1794 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_103 : Operation 1795 [1/2] (3.25ns)   --->   "%tmp_4_1 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_1)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1795 'call' 'tmp_4_1' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_103 : Operation 1796 [2/2] (7.30ns)   --->   "%tmp_4_2 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_2)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1796 'call' 'tmp_4_2' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_103 : Operation 1797 [1/4] (5.70ns)   --->   "%tmp_3_3 = fmul float %tmp_s, 0x3F6E2B8CC0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1797 'fmul' 'tmp_3_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1798 [2/4] (5.70ns)   --->   "%tmp_3_4 = fmul float %tmp_129, 0xBF7E3AECC0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1798 'fmul' 'tmp_3_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1799 [3/4] (5.70ns)   --->   "%tmp_3_5 = fmul float %tmp_5, 0xBF91FBC160000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1799 'fmul' 'tmp_3_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1800 [4/4] (5.70ns)   --->   "%tmp_3_8 = fmul float %tmp_8, 0xBF9050CD40000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1800 'fmul' 'tmp_3_8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1801 [1/6] (6.41ns)   --->   "%tmp_9 = sitofp i32 %sext_ln22_9 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1801 'sitofp' 'tmp_9' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_103 : Operation 1802 [2/6] (6.41ns)   --->   "%tmp_10 = sitofp i32 %sext_ln22_10 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1802 'sitofp' 'tmp_10' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_103 : Operation 1803 [3/6] (6.41ns)   --->   "%tmp_11 = sitofp i32 %sext_ln22_11 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1803 'sitofp' 'tmp_11' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_103 : Operation 1804 [4/6] (6.41ns)   --->   "%tmp_12 = sitofp i32 %sext_ln22_12 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1804 'sitofp' 'tmp_12' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_103 : Operation 1805 [5/6] (6.41ns)   --->   "%tmp_13 = sitofp i32 %sext_ln22_13 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1805 'sitofp' 'tmp_13' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_103 : Operation 1806 [1/1] (0.00ns)   --->   "%sext_ln22_16 = sext i16 %m_filterArray_load_112 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1806 'sext' 'sext_ln22_16' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1807 [6/6] (6.41ns)   --->   "%tmp_16 = sitofp i32 %sext_ln22_16 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1807 'sitofp' 'tmp_16' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_103 : Operation 1808 [1/1] (2.55ns)   --->   "%add_ln22 = add i32 %tmp_4_1, %tmp_4" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1808 'add' 'add_ln22' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1809 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_115 = add i32 %add_ln22_114, %add_ln22_111" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1809 'add' 'add_ln22_115' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 1810 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_118 = add i32 %add_ln22_117, %add_ln22_116" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1810 'add' 'add_ln22_118' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 1811 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln22_123 = add i32 %add_ln22_122, %add_ln22_118" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1811 'add' 'add_ln22_123' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 1812 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln22_124 = add i32 %add_ln22_123, %add_ln22_115" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1812 'add' 'add_ln22_124' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 104 <SV = 103> <Delay = 7.30>
ST_104 : Operation 1813 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_78, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 50), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1813 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_104 : Operation 1814 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_79, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 49), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1814 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_104 : Operation 1815 [1/2] (3.25ns)   --->   "%tmp_4_2 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_2)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1815 'call' 'tmp_4_2' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_104 : Operation 1816 [2/2] (7.30ns)   --->   "%tmp_4_3 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_3)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1816 'call' 'tmp_4_3' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_104 : Operation 1817 [1/4] (5.70ns)   --->   "%tmp_3_4 = fmul float %tmp_129, 0xBF7E3AECC0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1817 'fmul' 'tmp_3_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1818 [2/4] (5.70ns)   --->   "%tmp_3_5 = fmul float %tmp_5, 0xBF91FBC160000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1818 'fmul' 'tmp_3_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1819 [3/4] (5.70ns)   --->   "%tmp_3_8 = fmul float %tmp_8, 0xBF9050CD40000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1819 'fmul' 'tmp_3_8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1820 [4/4] (5.70ns)   --->   "%tmp_3_9 = fmul float %tmp_9, 0xBF767EF420000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1820 'fmul' 'tmp_3_9' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1821 [1/6] (6.41ns)   --->   "%tmp_10 = sitofp i32 %sext_ln22_10 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1821 'sitofp' 'tmp_10' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_104 : Operation 1822 [2/6] (6.41ns)   --->   "%tmp_11 = sitofp i32 %sext_ln22_11 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1822 'sitofp' 'tmp_11' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_104 : Operation 1823 [3/6] (6.41ns)   --->   "%tmp_12 = sitofp i32 %sext_ln22_12 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1823 'sitofp' 'tmp_12' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_104 : Operation 1824 [4/6] (6.41ns)   --->   "%tmp_13 = sitofp i32 %sext_ln22_13 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1824 'sitofp' 'tmp_13' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_104 : Operation 1825 [5/6] (6.41ns)   --->   "%tmp_16 = sitofp i32 %sext_ln22_16 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1825 'sitofp' 'tmp_16' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_104 : Operation 1826 [1/1] (0.00ns)   --->   "%sext_ln22_17 = sext i16 %m_filterArray_load_111 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1826 'sext' 'sext_ln22_17' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1827 [6/6] (6.41ns)   --->   "%tmp_17 = sitofp i32 %sext_ln22_17 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1827 'sitofp' 'tmp_17' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_104 : Operation 1828 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_108 = add i32 %add_ln22_107, %add_ln22_100" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1828 'add' 'add_ln22_108' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 1829 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln22_125 = add i32 %add_ln22_124, %add_ln22_108" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1829 'add' 'add_ln22_125' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 105 <SV = 104> <Delay = 7.30>
ST_105 : Operation 1830 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_80, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 48), align 16" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1830 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_105 : Operation 1831 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_81, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 47), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1831 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_105 : Operation 1832 [1/2] (3.25ns)   --->   "%tmp_4_3 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_3)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1832 'call' 'tmp_4_3' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_105 : Operation 1833 [2/2] (7.30ns)   --->   "%tmp_4_4 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_4)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1833 'call' 'tmp_4_4' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_105 : Operation 1834 [1/4] (5.70ns)   --->   "%tmp_3_5 = fmul float %tmp_5, 0xBF91FBC160000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1834 'fmul' 'tmp_3_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1835 [2/4] (5.70ns)   --->   "%tmp_3_8 = fmul float %tmp_8, 0xBF9050CD40000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1835 'fmul' 'tmp_3_8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1836 [3/4] (5.70ns)   --->   "%tmp_3_9 = fmul float %tmp_9, 0xBF767EF420000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1836 'fmul' 'tmp_3_9' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1837 [4/4] (5.70ns)   --->   "%tmp_3_s = fmul float %tmp_10, 0x3F71DB4520000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1837 'fmul' 'tmp_3_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1838 [1/6] (6.41ns)   --->   "%tmp_11 = sitofp i32 %sext_ln22_11 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1838 'sitofp' 'tmp_11' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_105 : Operation 1839 [2/6] (6.41ns)   --->   "%tmp_12 = sitofp i32 %sext_ln22_12 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1839 'sitofp' 'tmp_12' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_105 : Operation 1840 [3/6] (6.41ns)   --->   "%tmp_13 = sitofp i32 %sext_ln22_13 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1840 'sitofp' 'tmp_13' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_105 : Operation 1841 [4/6] (6.41ns)   --->   "%tmp_16 = sitofp i32 %sext_ln22_16 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1841 'sitofp' 'tmp_16' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_105 : Operation 1842 [5/6] (6.41ns)   --->   "%tmp_17 = sitofp i32 %sext_ln22_17 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1842 'sitofp' 'tmp_17' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_105 : Operation 1843 [1/1] (0.00ns)   --->   "%sext_ln22_20 = sext i16 %m_filterArray_load_108 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1843 'sext' 'sext_ln22_20' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1844 [6/6] (6.41ns)   --->   "%tmp_20 = sitofp i32 %sext_ln22_20 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1844 'sitofp' 'tmp_20' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_105 : Operation 1845 [1/1] (2.55ns)   --->   "%add_ln22_1 = add i32 %tmp_4_2, %tmp_4_3" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1845 'add' 'add_ln22_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 7.30>
ST_106 : Operation 1846 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_82, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 46), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1846 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_106 : Operation 1847 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_83, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 45), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1847 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_106 : Operation 1848 [1/2] (3.25ns)   --->   "%tmp_4_4 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_4)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1848 'call' 'tmp_4_4' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_106 : Operation 1849 [2/2] (7.30ns)   --->   "%tmp_4_5 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_5)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1849 'call' 'tmp_4_5' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_106 : Operation 1850 [1/4] (5.70ns)   --->   "%tmp_3_8 = fmul float %tmp_8, 0xBF9050CD40000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1850 'fmul' 'tmp_3_8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1851 [2/4] (5.70ns)   --->   "%tmp_3_9 = fmul float %tmp_9, 0xBF767EF420000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1851 'fmul' 'tmp_3_9' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1852 [3/4] (5.70ns)   --->   "%tmp_3_s = fmul float %tmp_10, 0x3F71DB4520000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1852 'fmul' 'tmp_3_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1853 [4/4] (5.70ns)   --->   "%tmp_3_10 = fmul float %tmp_11, 0x3F8379D260000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1853 'fmul' 'tmp_3_10' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1854 [1/6] (6.41ns)   --->   "%tmp_12 = sitofp i32 %sext_ln22_12 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1854 'sitofp' 'tmp_12' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_106 : Operation 1855 [2/6] (6.41ns)   --->   "%tmp_13 = sitofp i32 %sext_ln22_13 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1855 'sitofp' 'tmp_13' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_106 : Operation 1856 [3/6] (6.41ns)   --->   "%tmp_16 = sitofp i32 %sext_ln22_16 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1856 'sitofp' 'tmp_16' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_106 : Operation 1857 [4/6] (6.41ns)   --->   "%tmp_17 = sitofp i32 %sext_ln22_17 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1857 'sitofp' 'tmp_17' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_106 : Operation 1858 [5/6] (6.41ns)   --->   "%tmp_20 = sitofp i32 %sext_ln22_20 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1858 'sitofp' 'tmp_20' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_106 : Operation 1859 [1/1] (0.00ns)   --->   "%sext_ln22_21 = sext i16 %m_filterArray_load_107 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1859 'sext' 'sext_ln22_21' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1860 [6/6] (6.41ns)   --->   "%tmp_21 = sitofp i32 %sext_ln22_21 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1860 'sitofp' 'tmp_21' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 107 <SV = 106> <Delay = 7.62>
ST_107 : Operation 1861 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_84, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 44), align 8" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1861 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_107 : Operation 1862 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_85, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 43), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1862 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_107 : Operation 1863 [1/2] (3.25ns)   --->   "%tmp_4_5 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_5)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1863 'call' 'tmp_4_5' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_107 : Operation 1864 [2/2] (7.30ns)   --->   "%tmp_4_8 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_8)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1864 'call' 'tmp_4_8' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_107 : Operation 1865 [1/4] (5.70ns)   --->   "%tmp_3_9 = fmul float %tmp_9, 0xBF767EF420000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1865 'fmul' 'tmp_3_9' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1866 [2/4] (5.70ns)   --->   "%tmp_3_s = fmul float %tmp_10, 0x3F71DB4520000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1866 'fmul' 'tmp_3_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1867 [3/4] (5.70ns)   --->   "%tmp_3_10 = fmul float %tmp_11, 0x3F8379D260000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1867 'fmul' 'tmp_3_10' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1868 [4/4] (5.70ns)   --->   "%tmp_3_11 = fmul float %tmp_12, 0x3F7F13F3E0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1868 'fmul' 'tmp_3_11' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1869 [1/6] (6.41ns)   --->   "%tmp_13 = sitofp i32 %sext_ln22_13 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1869 'sitofp' 'tmp_13' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_107 : Operation 1870 [2/6] (6.41ns)   --->   "%tmp_16 = sitofp i32 %sext_ln22_16 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1870 'sitofp' 'tmp_16' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_107 : Operation 1871 [3/6] (6.41ns)   --->   "%tmp_17 = sitofp i32 %sext_ln22_17 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1871 'sitofp' 'tmp_17' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_107 : Operation 1872 [4/6] (6.41ns)   --->   "%tmp_20 = sitofp i32 %sext_ln22_20 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1872 'sitofp' 'tmp_20' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_107 : Operation 1873 [5/6] (6.41ns)   --->   "%tmp_21 = sitofp i32 %sext_ln22_21 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1873 'sitofp' 'tmp_21' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_107 : Operation 1874 [1/1] (0.00ns)   --->   "%sext_ln22_32 = sext i16 %m_filterArray_load_96 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1874 'sext' 'sext_ln22_32' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1875 [6/6] (6.41ns)   --->   "%tmp_32 = sitofp i32 %sext_ln22_32 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1875 'sitofp' 'tmp_32' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_107 : Operation 1876 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_3 = add i32 %tmp_4_4, %tmp_4_5" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1876 'add' 'add_ln22_3' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 1877 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln22_5 = add i32 %add_ln22_4, %add_ln22_3" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1877 'add' 'add_ln22_5' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 108 <SV = 107> <Delay = 7.30>
ST_108 : Operation 1878 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_86, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 42), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1878 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_108 : Operation 1879 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_87, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 41), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1879 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_108 : Operation 1880 [1/2] (3.25ns)   --->   "%tmp_4_8 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_8)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1880 'call' 'tmp_4_8' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_108 : Operation 1881 [2/2] (7.30ns)   --->   "%tmp_4_9 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_9)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1881 'call' 'tmp_4_9' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_108 : Operation 1882 [1/4] (5.70ns)   --->   "%tmp_3_s = fmul float %tmp_10, 0x3F71DB4520000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1882 'fmul' 'tmp_3_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1883 [2/4] (5.70ns)   --->   "%tmp_3_10 = fmul float %tmp_11, 0x3F8379D260000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1883 'fmul' 'tmp_3_10' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1884 [3/4] (5.70ns)   --->   "%tmp_3_11 = fmul float %tmp_12, 0x3F7F13F3E0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1884 'fmul' 'tmp_3_11' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1885 [4/4] (5.70ns)   --->   "%tmp_3_12 = fmul float %tmp_13, 0xBF4F3DB960000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1885 'fmul' 'tmp_3_12' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1886 [1/6] (6.41ns)   --->   "%tmp_16 = sitofp i32 %sext_ln22_16 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1886 'sitofp' 'tmp_16' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_108 : Operation 1887 [2/6] (6.41ns)   --->   "%tmp_17 = sitofp i32 %sext_ln22_17 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1887 'sitofp' 'tmp_17' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_108 : Operation 1888 [3/6] (6.41ns)   --->   "%tmp_20 = sitofp i32 %sext_ln22_20 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1888 'sitofp' 'tmp_20' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_108 : Operation 1889 [4/6] (6.41ns)   --->   "%tmp_21 = sitofp i32 %sext_ln22_21 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1889 'sitofp' 'tmp_21' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_108 : Operation 1890 [5/6] (6.41ns)   --->   "%tmp_32 = sitofp i32 %sext_ln22_32 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1890 'sitofp' 'tmp_32' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_108 : Operation 1891 [1/1] (0.00ns)   --->   "%sext_ln22_33 = sext i16 %m_filterArray_load_95 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1891 'sext' 'sext_ln22_33' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1892 [6/6] (6.41ns)   --->   "%tmp_33 = sitofp i32 %sext_ln22_33 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1892 'sitofp' 'tmp_33' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_108 : Operation 1893 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_2 = add i32 %add_ln22_1, %add_ln22" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1893 'add' 'add_ln22_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 1894 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln22_6 = add i32 %add_ln22_5, %add_ln22_2" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1894 'add' 'add_ln22_6' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 109 <SV = 108> <Delay = 7.30>
ST_109 : Operation 1895 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_88, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 40), align 16" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1895 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_109 : Operation 1896 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_89, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 39), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1896 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_109 : Operation 1897 [1/2] (3.25ns)   --->   "%tmp_4_9 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_9)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1897 'call' 'tmp_4_9' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_109 : Operation 1898 [2/2] (7.30ns)   --->   "%tmp_4_s = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_s)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1898 'call' 'tmp_4_s' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_109 : Operation 1899 [1/4] (5.70ns)   --->   "%tmp_3_10 = fmul float %tmp_11, 0x3F8379D260000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1899 'fmul' 'tmp_3_10' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1900 [2/4] (5.70ns)   --->   "%tmp_3_11 = fmul float %tmp_12, 0x3F7F13F3E0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1900 'fmul' 'tmp_3_11' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1901 [3/4] (5.70ns)   --->   "%tmp_3_12 = fmul float %tmp_13, 0xBF4F3DB960000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1901 'fmul' 'tmp_3_12' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1902 [4/4] (5.70ns)   --->   "%tmp_3_15 = fmul float %tmp_16, 0xBF9C8DC340000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1902 'fmul' 'tmp_3_15' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1903 [1/6] (6.41ns)   --->   "%tmp_17 = sitofp i32 %sext_ln22_17 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1903 'sitofp' 'tmp_17' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_109 : Operation 1904 [2/6] (6.41ns)   --->   "%tmp_20 = sitofp i32 %sext_ln22_20 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1904 'sitofp' 'tmp_20' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_109 : Operation 1905 [3/6] (6.41ns)   --->   "%tmp_21 = sitofp i32 %sext_ln22_21 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1905 'sitofp' 'tmp_21' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_109 : Operation 1906 [4/6] (6.41ns)   --->   "%tmp_32 = sitofp i32 %sext_ln22_32 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1906 'sitofp' 'tmp_32' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_109 : Operation 1907 [5/6] (6.41ns)   --->   "%tmp_33 = sitofp i32 %sext_ln22_33 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1907 'sitofp' 'tmp_33' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_109 : Operation 1908 [1/1] (0.00ns)   --->   "%sext_ln22_34 = sext i16 %m_filterArray_load_94 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1908 'sext' 'sext_ln22_34' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1909 [6/6] (6.41ns)   --->   "%tmp_34 = sitofp i32 %sext_ln22_34 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1909 'sitofp' 'tmp_34' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_109 : Operation 1910 [1/1] (2.55ns)   --->   "%add_ln22_7 = add i32 %tmp_4_8, %tmp_4_9" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1910 'add' 'add_ln22_7' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 7.30>
ST_110 : Operation 1911 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_90, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 38), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1911 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_110 : Operation 1912 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_91, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 37), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1912 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_110 : Operation 1913 [1/2] (3.25ns)   --->   "%tmp_4_s = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_s)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1913 'call' 'tmp_4_s' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_110 : Operation 1914 [2/2] (7.30ns)   --->   "%tmp_4_10 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_10)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1914 'call' 'tmp_4_10' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_110 : Operation 1915 [1/4] (5.70ns)   --->   "%tmp_3_11 = fmul float %tmp_12, 0x3F7F13F3E0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1915 'fmul' 'tmp_3_11' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1916 [2/4] (5.70ns)   --->   "%tmp_3_12 = fmul float %tmp_13, 0xBF4F3DB960000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1916 'fmul' 'tmp_3_12' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1917 [3/4] (5.70ns)   --->   "%tmp_3_15 = fmul float %tmp_16, 0xBF9C8DC340000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1917 'fmul' 'tmp_3_15' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1918 [4/4] (5.70ns)   --->   "%tmp_3_16 = fmul float %tmp_17, 0xBF98C157A0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1918 'fmul' 'tmp_3_16' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1919 [1/6] (6.41ns)   --->   "%tmp_20 = sitofp i32 %sext_ln22_20 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1919 'sitofp' 'tmp_20' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_110 : Operation 1920 [2/6] (6.41ns)   --->   "%tmp_21 = sitofp i32 %sext_ln22_21 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1920 'sitofp' 'tmp_21' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_110 : Operation 1921 [3/6] (6.41ns)   --->   "%tmp_32 = sitofp i32 %sext_ln22_32 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1921 'sitofp' 'tmp_32' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_110 : Operation 1922 [4/6] (6.41ns)   --->   "%tmp_33 = sitofp i32 %sext_ln22_33 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1922 'sitofp' 'tmp_33' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_110 : Operation 1923 [5/6] (6.41ns)   --->   "%tmp_34 = sitofp i32 %sext_ln22_34 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1923 'sitofp' 'tmp_34' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_110 : Operation 1924 [1/1] (0.00ns)   --->   "%sext_ln22_35 = sext i16 %m_filterArray_load_93 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1924 'sext' 'sext_ln22_35' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1925 [6/6] (6.41ns)   --->   "%tmp_35 = sitofp i32 %sext_ln22_35 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1925 'sitofp' 'tmp_35' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 111 <SV = 110> <Delay = 7.30>
ST_111 : Operation 1926 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_92, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 36), align 8" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1926 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_111 : Operation 1927 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_93, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 35), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1927 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_111 : Operation 1928 [1/2] (3.25ns)   --->   "%tmp_4_10 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_10)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1928 'call' 'tmp_4_10' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_111 : Operation 1929 [2/2] (7.30ns)   --->   "%tmp_4_11 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_11)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1929 'call' 'tmp_4_11' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_111 : Operation 1930 [1/4] (5.70ns)   --->   "%tmp_3_12 = fmul float %tmp_13, 0xBF4F3DB960000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1930 'fmul' 'tmp_3_12' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1931 [2/4] (5.70ns)   --->   "%tmp_3_15 = fmul float %tmp_16, 0xBF9C8DC340000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1931 'fmul' 'tmp_3_15' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1932 [3/4] (5.70ns)   --->   "%tmp_3_16 = fmul float %tmp_17, 0xBF98C157A0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1932 'fmul' 'tmp_3_16' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1933 [4/4] (5.70ns)   --->   "%tmp_3_19 = fmul float %tmp_20, 0x3F88151FE0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1933 'fmul' 'tmp_3_19' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1934 [1/6] (6.41ns)   --->   "%tmp_21 = sitofp i32 %sext_ln22_21 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1934 'sitofp' 'tmp_21' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_111 : Operation 1935 [2/6] (6.41ns)   --->   "%tmp_32 = sitofp i32 %sext_ln22_32 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1935 'sitofp' 'tmp_32' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_111 : Operation 1936 [3/6] (6.41ns)   --->   "%tmp_33 = sitofp i32 %sext_ln22_33 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1936 'sitofp' 'tmp_33' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_111 : Operation 1937 [4/6] (6.41ns)   --->   "%tmp_34 = sitofp i32 %sext_ln22_34 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1937 'sitofp' 'tmp_34' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_111 : Operation 1938 [5/6] (6.41ns)   --->   "%tmp_35 = sitofp i32 %sext_ln22_35 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1938 'sitofp' 'tmp_35' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_111 : Operation 1939 [1/1] (0.00ns)   --->   "%sext_ln22_36 = sext i16 %m_filterArray_load_92 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1939 'sext' 'sext_ln22_36' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 1940 [6/6] (6.41ns)   --->   "%tmp_36 = sitofp i32 %sext_ln22_36 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1940 'sitofp' 'tmp_36' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_111 : Operation 1941 [1/1] (2.55ns)   --->   "%add_ln22_8 = add i32 %tmp_4_s, %tmp_4_10" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1941 'add' 'add_ln22_8' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 7.30>
ST_112 : Operation 1942 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_94, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 34), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1942 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_112 : Operation 1943 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_95, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 33), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1943 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_112 : Operation 1944 [1/2] (3.25ns)   --->   "%tmp_4_11 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_11)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1944 'call' 'tmp_4_11' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_112 : Operation 1945 [2/2] (7.30ns)   --->   "%tmp_4_12 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_12)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1945 'call' 'tmp_4_12' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_112 : Operation 1946 [1/4] (5.70ns)   --->   "%tmp_3_15 = fmul float %tmp_16, 0xBF9C8DC340000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1946 'fmul' 'tmp_3_15' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1947 [2/4] (5.70ns)   --->   "%tmp_3_16 = fmul float %tmp_17, 0xBF98C157A0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1947 'fmul' 'tmp_3_16' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1948 [3/4] (5.70ns)   --->   "%tmp_3_19 = fmul float %tmp_20, 0x3F88151FE0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1948 'fmul' 'tmp_3_19' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1949 [4/4] (5.70ns)   --->   "%tmp_3_20 = fmul float %tmp_21, 0x3F8F9E6780000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1949 'fmul' 'tmp_3_20' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1950 [1/6] (6.41ns)   --->   "%tmp_32 = sitofp i32 %sext_ln22_32 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1950 'sitofp' 'tmp_32' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_112 : Operation 1951 [2/6] (6.41ns)   --->   "%tmp_33 = sitofp i32 %sext_ln22_33 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1951 'sitofp' 'tmp_33' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_112 : Operation 1952 [3/6] (6.41ns)   --->   "%tmp_34 = sitofp i32 %sext_ln22_34 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1952 'sitofp' 'tmp_34' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_112 : Operation 1953 [4/6] (6.41ns)   --->   "%tmp_35 = sitofp i32 %sext_ln22_35 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1953 'sitofp' 'tmp_35' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_112 : Operation 1954 [5/6] (6.41ns)   --->   "%tmp_36 = sitofp i32 %sext_ln22_36 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1954 'sitofp' 'tmp_36' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_112 : Operation 1955 [1/1] (0.00ns)   --->   "%sext_ln22_37 = sext i16 %m_filterArray_load_91 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1955 'sext' 'sext_ln22_37' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1956 [6/6] (6.41ns)   --->   "%tmp_37 = sitofp i32 %sext_ln22_37 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1956 'sitofp' 'tmp_37' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 113 <SV = 112> <Delay = 7.62>
ST_113 : Operation 1957 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_96, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 32), align 16" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1957 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_113 : Operation 1958 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_97, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 31), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1958 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_113 : Operation 1959 [1/2] (3.25ns)   --->   "%tmp_4_12 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_12)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1959 'call' 'tmp_4_12' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_113 : Operation 1960 [2/2] (7.30ns)   --->   "%tmp_4_15 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_15)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1960 'call' 'tmp_4_15' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_113 : Operation 1961 [1/4] (5.70ns)   --->   "%tmp_3_16 = fmul float %tmp_17, 0xBF98C157A0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1961 'fmul' 'tmp_3_16' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1962 [2/4] (5.70ns)   --->   "%tmp_3_19 = fmul float %tmp_20, 0x3F88151FE0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1962 'fmul' 'tmp_3_19' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1963 [3/4] (5.70ns)   --->   "%tmp_3_20 = fmul float %tmp_21, 0x3F8F9E6780000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1963 'fmul' 'tmp_3_20' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1964 [4/4] (5.70ns)   --->   "%tmp_3_31 = fmul float %tmp_32, 0x3F825A6120000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1964 'fmul' 'tmp_3_31' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1965 [1/6] (6.41ns)   --->   "%tmp_33 = sitofp i32 %sext_ln22_33 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1965 'sitofp' 'tmp_33' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_113 : Operation 1966 [2/6] (6.41ns)   --->   "%tmp_34 = sitofp i32 %sext_ln22_34 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1966 'sitofp' 'tmp_34' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_113 : Operation 1967 [3/6] (6.41ns)   --->   "%tmp_35 = sitofp i32 %sext_ln22_35 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1967 'sitofp' 'tmp_35' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_113 : Operation 1968 [4/6] (6.41ns)   --->   "%tmp_36 = sitofp i32 %sext_ln22_36 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1968 'sitofp' 'tmp_36' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_113 : Operation 1969 [5/6] (6.41ns)   --->   "%tmp_37 = sitofp i32 %sext_ln22_37 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1969 'sitofp' 'tmp_37' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_113 : Operation 1970 [1/1] (0.00ns)   --->   "%sext_ln22_40 = sext i16 %m_filterArray_load_88 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1970 'sext' 'sext_ln22_40' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1971 [6/6] (6.41ns)   --->   "%tmp_40 = sitofp i32 %sext_ln22_40 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1971 'sitofp' 'tmp_40' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_113 : Operation 1972 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_10 = add i32 %tmp_4_11, %tmp_4_12" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1972 'add' 'add_ln22_10' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_113 : Operation 1973 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln22_12 = add i32 %add_ln22_11, %add_ln22_10" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1973 'add' 'add_ln22_12' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 114 <SV = 113> <Delay = 7.30>
ST_114 : Operation 1974 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_98, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 30), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1974 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_114 : Operation 1975 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_99, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 29), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1975 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_114 : Operation 1976 [1/2] (3.25ns)   --->   "%tmp_4_15 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_15)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1976 'call' 'tmp_4_15' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_114 : Operation 1977 [2/2] (7.30ns)   --->   "%tmp_4_16 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_16)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1977 'call' 'tmp_4_16' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_114 : Operation 1978 [1/4] (5.70ns)   --->   "%tmp_3_19 = fmul float %tmp_20, 0x3F88151FE0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1978 'fmul' 'tmp_3_19' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1979 [2/4] (5.70ns)   --->   "%tmp_3_20 = fmul float %tmp_21, 0x3F8F9E6780000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1979 'fmul' 'tmp_3_20' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1980 [3/4] (5.70ns)   --->   "%tmp_3_31 = fmul float %tmp_32, 0x3F825A6120000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1980 'fmul' 'tmp_3_31' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1981 [4/4] (5.70ns)   --->   "%tmp_3_32 = fmul float %tmp_33, 0xBF8352EB80000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1981 'fmul' 'tmp_3_32' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1982 [1/6] (6.41ns)   --->   "%tmp_34 = sitofp i32 %sext_ln22_34 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1982 'sitofp' 'tmp_34' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_114 : Operation 1983 [2/6] (6.41ns)   --->   "%tmp_35 = sitofp i32 %sext_ln22_35 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1983 'sitofp' 'tmp_35' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_114 : Operation 1984 [3/6] (6.41ns)   --->   "%tmp_36 = sitofp i32 %sext_ln22_36 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1984 'sitofp' 'tmp_36' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_114 : Operation 1985 [4/6] (6.41ns)   --->   "%tmp_37 = sitofp i32 %sext_ln22_37 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1985 'sitofp' 'tmp_37' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_114 : Operation 1986 [5/6] (6.41ns)   --->   "%tmp_40 = sitofp i32 %sext_ln22_40 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1986 'sitofp' 'tmp_40' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_114 : Operation 1987 [1/1] (0.00ns)   --->   "%sext_ln22_41 = sext i16 %m_filterArray_load_87 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1987 'sext' 'sext_ln22_41' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1988 [6/6] (6.41ns)   --->   "%tmp_41 = sitofp i32 %sext_ln22_41 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1988 'sitofp' 'tmp_41' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_114 : Operation 1989 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_9 = add i32 %add_ln22_8, %add_ln22_7" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1989 'add' 'add_ln22_9' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_114 : Operation 1990 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln22_13 = add i32 %add_ln22_12, %add_ln22_9" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1990 'add' 'add_ln22_13' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 115 <SV = 114> <Delay = 7.62>
ST_115 : Operation 1991 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_100, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 28), align 8" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1991 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_115 : Operation 1992 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_101, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 27), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 1992 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_115 : Operation 1993 [1/2] (3.25ns)   --->   "%tmp_4_16 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_16)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1993 'call' 'tmp_4_16' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_115 : Operation 1994 [2/2] (7.30ns)   --->   "%tmp_4_19 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_19)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1994 'call' 'tmp_4_19' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_115 : Operation 1995 [1/4] (5.70ns)   --->   "%tmp_3_20 = fmul float %tmp_21, 0x3F8F9E6780000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1995 'fmul' 'tmp_3_20' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1996 [2/4] (5.70ns)   --->   "%tmp_3_31 = fmul float %tmp_32, 0x3F825A6120000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1996 'fmul' 'tmp_3_31' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1997 [3/4] (5.70ns)   --->   "%tmp_3_32 = fmul float %tmp_33, 0xBF8352EB80000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1997 'fmul' 'tmp_3_32' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1998 [4/4] (5.70ns)   --->   "%tmp_3_33 = fmul float %tmp_34, 0xBF9D889C60000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1998 'fmul' 'tmp_3_33' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1999 [1/6] (6.41ns)   --->   "%tmp_35 = sitofp i32 %sext_ln22_35 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 1999 'sitofp' 'tmp_35' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_115 : Operation 2000 [2/6] (6.41ns)   --->   "%tmp_36 = sitofp i32 %sext_ln22_36 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2000 'sitofp' 'tmp_36' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_115 : Operation 2001 [3/6] (6.41ns)   --->   "%tmp_37 = sitofp i32 %sext_ln22_37 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2001 'sitofp' 'tmp_37' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_115 : Operation 2002 [4/6] (6.41ns)   --->   "%tmp_40 = sitofp i32 %sext_ln22_40 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2002 'sitofp' 'tmp_40' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_115 : Operation 2003 [5/6] (6.41ns)   --->   "%tmp_41 = sitofp i32 %sext_ln22_41 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2003 'sitofp' 'tmp_41' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_115 : Operation 2004 [1/1] (0.00ns)   --->   "%sext_ln22_42 = sext i16 %m_filterArray_load_86 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2004 'sext' 'sext_ln22_42' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 2005 [6/6] (6.41ns)   --->   "%tmp_42 = sitofp i32 %sext_ln22_42 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2005 'sitofp' 'tmp_42' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_115 : Operation 2006 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_15 = add i32 %tmp_4_15, %tmp_4_16" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2006 'add' 'add_ln22_15' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_115 : Operation 2007 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln22_17 = add i32 %add_ln22_16, %add_ln22_15" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2007 'add' 'add_ln22_17' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 116 <SV = 115> <Delay = 7.30>
ST_116 : Operation 2008 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_102, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 26), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 2008 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_116 : Operation 2009 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_103, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 25), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 2009 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_116 : Operation 2010 [1/2] (3.25ns)   --->   "%tmp_4_19 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_19)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2010 'call' 'tmp_4_19' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_116 : Operation 2011 [2/2] (7.30ns)   --->   "%tmp_4_20 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_20)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2011 'call' 'tmp_4_20' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_116 : Operation 2012 [1/4] (5.70ns)   --->   "%tmp_3_31 = fmul float %tmp_32, 0x3F825A6120000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2012 'fmul' 'tmp_3_31' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 2013 [2/4] (5.70ns)   --->   "%tmp_3_32 = fmul float %tmp_33, 0xBF8352EB80000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2013 'fmul' 'tmp_3_32' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 2014 [3/4] (5.70ns)   --->   "%tmp_3_33 = fmul float %tmp_34, 0xBF9D889C60000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2014 'fmul' 'tmp_3_33' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 2015 [4/4] (5.70ns)   --->   "%tmp_3_34 = fmul float %tmp_35, 0xBFA5378700000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2015 'fmul' 'tmp_3_34' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 2016 [1/6] (6.41ns)   --->   "%tmp_36 = sitofp i32 %sext_ln22_36 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2016 'sitofp' 'tmp_36' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_116 : Operation 2017 [2/6] (6.41ns)   --->   "%tmp_37 = sitofp i32 %sext_ln22_37 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2017 'sitofp' 'tmp_37' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_116 : Operation 2018 [3/6] (6.41ns)   --->   "%tmp_40 = sitofp i32 %sext_ln22_40 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2018 'sitofp' 'tmp_40' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_116 : Operation 2019 [4/6] (6.41ns)   --->   "%tmp_41 = sitofp i32 %sext_ln22_41 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2019 'sitofp' 'tmp_41' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_116 : Operation 2020 [5/6] (6.41ns)   --->   "%tmp_42 = sitofp i32 %sext_ln22_42 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2020 'sitofp' 'tmp_42' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_116 : Operation 2021 [1/1] (0.00ns)   --->   "%sext_ln22_43 = sext i16 %m_filterArray_load_85 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2021 'sext' 'sext_ln22_43' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 2022 [6/6] (6.41ns)   --->   "%tmp_43 = sitofp i32 %sext_ln22_43 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2022 'sitofp' 'tmp_43' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 117 <SV = 116> <Delay = 7.62>
ST_117 : Operation 2023 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_104, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 24), align 16" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 2023 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_117 : Operation 2024 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_105, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 23), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 2024 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_117 : Operation 2025 [1/2] (3.25ns)   --->   "%tmp_4_20 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_20)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2025 'call' 'tmp_4_20' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_117 : Operation 2026 [2/2] (7.30ns)   --->   "%tmp_4_31 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_31)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2026 'call' 'tmp_4_31' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_117 : Operation 2027 [1/4] (5.70ns)   --->   "%tmp_3_32 = fmul float %tmp_33, 0xBF8352EB80000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2027 'fmul' 'tmp_3_32' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 2028 [2/4] (5.70ns)   --->   "%tmp_3_33 = fmul float %tmp_34, 0xBF9D889C60000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2028 'fmul' 'tmp_3_33' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 2029 [3/4] (5.70ns)   --->   "%tmp_3_34 = fmul float %tmp_35, 0xBFA5378700000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2029 'fmul' 'tmp_3_34' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 2030 [4/4] (5.70ns)   --->   "%tmp_3_35 = fmul float %tmp_36, 0xBFA5752FC0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2030 'fmul' 'tmp_3_35' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 2031 [1/6] (6.41ns)   --->   "%tmp_37 = sitofp i32 %sext_ln22_37 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2031 'sitofp' 'tmp_37' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_117 : Operation 2032 [2/6] (6.41ns)   --->   "%tmp_40 = sitofp i32 %sext_ln22_40 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2032 'sitofp' 'tmp_40' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_117 : Operation 2033 [3/6] (6.41ns)   --->   "%tmp_41 = sitofp i32 %sext_ln22_41 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2033 'sitofp' 'tmp_41' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_117 : Operation 2034 [4/6] (6.41ns)   --->   "%tmp_42 = sitofp i32 %sext_ln22_42 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2034 'sitofp' 'tmp_42' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_117 : Operation 2035 [5/6] (6.41ns)   --->   "%tmp_43 = sitofp i32 %sext_ln22_43 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2035 'sitofp' 'tmp_43' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_117 : Operation 2036 [1/1] (0.00ns)   --->   "%sext_ln22_44 = sext i16 %m_filterArray_load_84 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2036 'sext' 'sext_ln22_44' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 2037 [6/6] (6.41ns)   --->   "%tmp_44 = sitofp i32 %sext_ln22_44 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2037 'sitofp' 'tmp_44' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_117 : Operation 2038 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_18 = add i32 %tmp_4_19, %tmp_4_20" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2038 'add' 'add_ln22_18' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_117 : Operation 2039 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln22_20 = add i32 %add_ln22_19, %add_ln22_18" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2039 'add' 'add_ln22_20' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 118 <SV = 117> <Delay = 8.74>
ST_118 : Operation 2040 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_106, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 22), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 2040 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_118 : Operation 2041 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_107, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 21), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 2041 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_118 : Operation 2042 [1/2] (3.25ns)   --->   "%tmp_4_31 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_31)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2042 'call' 'tmp_4_31' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_118 : Operation 2043 [2/2] (7.30ns)   --->   "%tmp_4_32 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_32)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2043 'call' 'tmp_4_32' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_118 : Operation 2044 [1/4] (5.70ns)   --->   "%tmp_3_33 = fmul float %tmp_34, 0xBF9D889C60000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2044 'fmul' 'tmp_3_33' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 2045 [2/4] (5.70ns)   --->   "%tmp_3_34 = fmul float %tmp_35, 0xBFA5378700000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2045 'fmul' 'tmp_3_34' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 2046 [3/4] (5.70ns)   --->   "%tmp_3_35 = fmul float %tmp_36, 0xBFA5752FC0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2046 'fmul' 'tmp_3_35' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 2047 [4/4] (5.70ns)   --->   "%tmp_3_36 = fmul float %tmp_37, 0xBF9E7377E0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2047 'fmul' 'tmp_3_36' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 2048 [1/6] (6.41ns)   --->   "%tmp_40 = sitofp i32 %sext_ln22_40 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2048 'sitofp' 'tmp_40' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_118 : Operation 2049 [2/6] (6.41ns)   --->   "%tmp_41 = sitofp i32 %sext_ln22_41 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2049 'sitofp' 'tmp_41' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_118 : Operation 2050 [3/6] (6.41ns)   --->   "%tmp_42 = sitofp i32 %sext_ln22_42 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2050 'sitofp' 'tmp_42' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_118 : Operation 2051 [4/6] (6.41ns)   --->   "%tmp_43 = sitofp i32 %sext_ln22_43 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2051 'sitofp' 'tmp_43' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_118 : Operation 2052 [5/6] (6.41ns)   --->   "%tmp_44 = sitofp i32 %sext_ln22_44 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2052 'sitofp' 'tmp_44' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_118 : Operation 2053 [1/1] (0.00ns)   --->   "%sext_ln22_45 = sext i16 %m_filterArray_load_83 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2053 'sext' 'sext_ln22_45' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 2054 [6/6] (6.41ns)   --->   "%tmp_45 = sitofp i32 %sext_ln22_45 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2054 'sitofp' 'tmp_45' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_118 : Operation 2055 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_14 = add i32 %add_ln22_13, %add_ln22_6" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2055 'add' 'add_ln22_14' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_118 : Operation 2056 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_21 = add i32 %add_ln22_20, %add_ln22_17" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2056 'add' 'add_ln22_21' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_118 : Operation 2057 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln22_29 = add i32 %add_ln22_28, %add_ln22_21" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2057 'add' 'add_ln22_29' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_118 : Operation 2058 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln22_30 = add i32 %add_ln22_29, %add_ln22_14" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2058 'add' 'add_ln22_30' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 119 <SV = 118> <Delay = 7.30>
ST_119 : Operation 2059 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_108, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 20), align 8" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 2059 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_119 : Operation 2060 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_109, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 19), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 2060 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_119 : Operation 2061 [1/2] (3.25ns)   --->   "%tmp_4_32 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_32)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2061 'call' 'tmp_4_32' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_119 : Operation 2062 [2/2] (7.30ns)   --->   "%tmp_4_33 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_33)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2062 'call' 'tmp_4_33' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_119 : Operation 2063 [1/4] (5.70ns)   --->   "%tmp_3_34 = fmul float %tmp_35, 0xBFA5378700000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2063 'fmul' 'tmp_3_34' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 2064 [2/4] (5.70ns)   --->   "%tmp_3_35 = fmul float %tmp_36, 0xBFA5752FC0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2064 'fmul' 'tmp_3_35' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 2065 [3/4] (5.70ns)   --->   "%tmp_3_36 = fmul float %tmp_37, 0xBF9E7377E0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2065 'fmul' 'tmp_3_36' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 2066 [4/4] (5.70ns)   --->   "%tmp_3_39 = fmul float %tmp_40, 0x3F97BC4820000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2066 'fmul' 'tmp_3_39' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 2067 [1/6] (6.41ns)   --->   "%tmp_41 = sitofp i32 %sext_ln22_41 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2067 'sitofp' 'tmp_41' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_119 : Operation 2068 [2/6] (6.41ns)   --->   "%tmp_42 = sitofp i32 %sext_ln22_42 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2068 'sitofp' 'tmp_42' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_119 : Operation 2069 [3/6] (6.41ns)   --->   "%tmp_43 = sitofp i32 %sext_ln22_43 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2069 'sitofp' 'tmp_43' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_119 : Operation 2070 [4/6] (6.41ns)   --->   "%tmp_44 = sitofp i32 %sext_ln22_44 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2070 'sitofp' 'tmp_44' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_119 : Operation 2071 [5/6] (6.41ns)   --->   "%tmp_45 = sitofp i32 %sext_ln22_45 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2071 'sitofp' 'tmp_45' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_119 : Operation 2072 [1/1] (0.00ns)   --->   "%sext_ln22_48 = sext i16 %m_filterArray_load_80 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2072 'sext' 'sext_ln22_48' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 2073 [6/6] (6.41ns)   --->   "%tmp_48 = sitofp i32 %sext_ln22_48 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2073 'sitofp' 'tmp_48' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_119 : Operation 2074 [1/1] (2.55ns)   --->   "%add_ln22_31 = add i32 %tmp_4_31, %tmp_4_32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2074 'add' 'add_ln22_31' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 7.30>
ST_120 : Operation 2075 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_110, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 18), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 2075 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_120 : Operation 2076 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_111, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 17), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 2076 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_120 : Operation 2077 [1/2] (3.25ns)   --->   "%tmp_4_33 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_33)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2077 'call' 'tmp_4_33' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_120 : Operation 2078 [2/2] (7.30ns)   --->   "%tmp_4_34 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_34)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2078 'call' 'tmp_4_34' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_120 : Operation 2079 [1/4] (5.70ns)   --->   "%tmp_3_35 = fmul float %tmp_36, 0xBFA5752FC0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2079 'fmul' 'tmp_3_35' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 2080 [2/4] (5.70ns)   --->   "%tmp_3_36 = fmul float %tmp_37, 0xBF9E7377E0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2080 'fmul' 'tmp_3_36' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 2081 [3/4] (5.70ns)   --->   "%tmp_3_39 = fmul float %tmp_40, 0x3F97BC4820000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2081 'fmul' 'tmp_3_39' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 2082 [4/4] (5.70ns)   --->   "%tmp_3_40 = fmul float %tmp_41, 0x3F968A2060000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2082 'fmul' 'tmp_3_40' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 2083 [1/6] (6.41ns)   --->   "%tmp_42 = sitofp i32 %sext_ln22_42 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2083 'sitofp' 'tmp_42' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_120 : Operation 2084 [2/6] (6.41ns)   --->   "%tmp_43 = sitofp i32 %sext_ln22_43 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2084 'sitofp' 'tmp_43' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_120 : Operation 2085 [3/6] (6.41ns)   --->   "%tmp_44 = sitofp i32 %sext_ln22_44 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2085 'sitofp' 'tmp_44' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_120 : Operation 2086 [4/6] (6.41ns)   --->   "%tmp_45 = sitofp i32 %sext_ln22_45 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2086 'sitofp' 'tmp_45' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_120 : Operation 2087 [5/6] (6.41ns)   --->   "%tmp_48 = sitofp i32 %sext_ln22_48 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2087 'sitofp' 'tmp_48' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_120 : Operation 2088 [1/1] (0.00ns)   --->   "%sext_ln22_49 = sext i16 %m_filterArray_load_79 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2088 'sext' 'sext_ln22_49' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 2089 [6/6] (6.41ns)   --->   "%tmp_49 = sitofp i32 %sext_ln22_49 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2089 'sitofp' 'tmp_49' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 121 <SV = 120> <Delay = 7.30>
ST_121 : Operation 2090 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_112, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 16), align 16" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 2090 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_121 : Operation 2091 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_113, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 15), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 2091 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_121 : Operation 2092 [1/2] (3.25ns)   --->   "%tmp_4_34 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_34)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2092 'call' 'tmp_4_34' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_121 : Operation 2093 [2/2] (7.30ns)   --->   "%tmp_4_35 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_35)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2093 'call' 'tmp_4_35' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_121 : Operation 2094 [1/4] (5.70ns)   --->   "%tmp_3_36 = fmul float %tmp_37, 0xBF9E7377E0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2094 'fmul' 'tmp_3_36' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 2095 [2/4] (5.70ns)   --->   "%tmp_3_39 = fmul float %tmp_40, 0x3F97BC4820000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2095 'fmul' 'tmp_3_39' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 2096 [3/4] (5.70ns)   --->   "%tmp_3_40 = fmul float %tmp_41, 0x3F968A2060000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2096 'fmul' 'tmp_3_40' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 2097 [4/4] (5.70ns)   --->   "%tmp_3_41 = fmul float %tmp_42, 0x3F7E66FFC0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2097 'fmul' 'tmp_3_41' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 2098 [1/6] (6.41ns)   --->   "%tmp_43 = sitofp i32 %sext_ln22_43 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2098 'sitofp' 'tmp_43' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_121 : Operation 2099 [2/6] (6.41ns)   --->   "%tmp_44 = sitofp i32 %sext_ln22_44 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2099 'sitofp' 'tmp_44' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_121 : Operation 2100 [3/6] (6.41ns)   --->   "%tmp_45 = sitofp i32 %sext_ln22_45 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2100 'sitofp' 'tmp_45' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_121 : Operation 2101 [4/6] (6.41ns)   --->   "%tmp_48 = sitofp i32 %sext_ln22_48 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2101 'sitofp' 'tmp_48' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_121 : Operation 2102 [5/6] (6.41ns)   --->   "%tmp_49 = sitofp i32 %sext_ln22_49 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2102 'sitofp' 'tmp_49' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_121 : Operation 2103 [1/1] (0.00ns)   --->   "%sext_ln22_52 = sext i16 %m_filterArray_load_76 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2103 'sext' 'sext_ln22_52' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 2104 [6/6] (6.41ns)   --->   "%tmp_52 = sitofp i32 %sext_ln22_52 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2104 'sitofp' 'tmp_52' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_121 : Operation 2105 [1/1] (2.55ns)   --->   "%add_ln22_32 = add i32 %tmp_4_33, %tmp_4_34" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2105 'add' 'add_ln22_32' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 7.30>
ST_122 : Operation 2106 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_114, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 14), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 2106 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_122 : Operation 2107 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_115, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 13), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 2107 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_122 : Operation 2108 [1/2] (3.25ns)   --->   "%tmp_4_35 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_35)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2108 'call' 'tmp_4_35' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_122 : Operation 2109 [2/2] (7.30ns)   --->   "%tmp_4_36 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_36)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2109 'call' 'tmp_4_36' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_122 : Operation 2110 [1/4] (5.70ns)   --->   "%tmp_3_39 = fmul float %tmp_40, 0x3F97BC4820000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2110 'fmul' 'tmp_3_39' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 2111 [2/4] (5.70ns)   --->   "%tmp_3_40 = fmul float %tmp_41, 0x3F968A2060000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2111 'fmul' 'tmp_3_40' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 2112 [3/4] (5.70ns)   --->   "%tmp_3_41 = fmul float %tmp_42, 0x3F7E66FFC0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2112 'fmul' 'tmp_3_41' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 2113 [4/4] (5.70ns)   --->   "%tmp_3_42 = fmul float %tmp_43, 0xBF8F417260000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2113 'fmul' 'tmp_3_42' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 2114 [1/6] (6.41ns)   --->   "%tmp_44 = sitofp i32 %sext_ln22_44 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2114 'sitofp' 'tmp_44' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_122 : Operation 2115 [2/6] (6.41ns)   --->   "%tmp_45 = sitofp i32 %sext_ln22_45 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2115 'sitofp' 'tmp_45' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_122 : Operation 2116 [3/6] (6.41ns)   --->   "%tmp_48 = sitofp i32 %sext_ln22_48 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2116 'sitofp' 'tmp_48' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_122 : Operation 2117 [4/6] (6.41ns)   --->   "%tmp_49 = sitofp i32 %sext_ln22_49 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2117 'sitofp' 'tmp_49' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_122 : Operation 2118 [5/6] (6.41ns)   --->   "%tmp_52 = sitofp i32 %sext_ln22_52 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2118 'sitofp' 'tmp_52' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_122 : Operation 2119 [1/1] (0.00ns)   --->   "%sext_ln22_53 = sext i16 %m_filterArray_load_75 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2119 'sext' 'sext_ln22_53' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 2120 [6/6] (6.41ns)   --->   "%tmp_53 = sitofp i32 %sext_ln22_53 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2120 'sitofp' 'tmp_53' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 123 <SV = 122> <Delay = 7.62>
ST_123 : Operation 2121 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_116, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 12), align 8" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 2121 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_123 : Operation 2122 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_117, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 11), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 2122 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_123 : Operation 2123 [1/2] (3.25ns)   --->   "%tmp_4_36 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_36)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2123 'call' 'tmp_4_36' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_123 : Operation 2124 [2/2] (7.30ns)   --->   "%tmp_4_39 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_39)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2124 'call' 'tmp_4_39' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_123 : Operation 2125 [1/4] (5.70ns)   --->   "%tmp_3_40 = fmul float %tmp_41, 0x3F968A2060000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2125 'fmul' 'tmp_3_40' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 2126 [2/4] (5.70ns)   --->   "%tmp_3_41 = fmul float %tmp_42, 0x3F7E66FFC0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2126 'fmul' 'tmp_3_41' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 2127 [3/4] (5.70ns)   --->   "%tmp_3_42 = fmul float %tmp_43, 0xBF8F417260000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2127 'fmul' 'tmp_3_42' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 2128 [4/4] (5.70ns)   --->   "%tmp_3_43 = fmul float %tmp_44, 0xBFA31F9DE0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2128 'fmul' 'tmp_3_43' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 2129 [1/6] (6.41ns)   --->   "%tmp_45 = sitofp i32 %sext_ln22_45 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2129 'sitofp' 'tmp_45' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_123 : Operation 2130 [2/6] (6.41ns)   --->   "%tmp_48 = sitofp i32 %sext_ln22_48 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2130 'sitofp' 'tmp_48' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_123 : Operation 2131 [3/6] (6.41ns)   --->   "%tmp_49 = sitofp i32 %sext_ln22_49 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2131 'sitofp' 'tmp_49' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_123 : Operation 2132 [4/6] (6.41ns)   --->   "%tmp_52 = sitofp i32 %sext_ln22_52 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2132 'sitofp' 'tmp_52' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_123 : Operation 2133 [5/6] (6.41ns)   --->   "%tmp_53 = sitofp i32 %sext_ln22_53 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2133 'sitofp' 'tmp_53' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_123 : Operation 2134 [1/1] (0.00ns)   --->   "%sext_ln22_64 = sext i16 %m_filterArray_load_64 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2134 'sext' 'sext_ln22_64' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 2135 [6/6] (6.41ns)   --->   "%tmp_64 = sitofp i32 %sext_ln22_64 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2135 'sitofp' 'tmp_64' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_123 : Operation 2136 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_34 = add i32 %tmp_4_35, %tmp_4_36" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2136 'add' 'add_ln22_34' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_123 : Operation 2137 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln22_36 = add i32 %add_ln22_35, %add_ln22_34" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2137 'add' 'add_ln22_36' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 124 <SV = 123> <Delay = 7.30>
ST_124 : Operation 2138 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_118, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 10), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 2138 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_124 : Operation 2139 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_119, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 9), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 2139 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_124 : Operation 2140 [1/2] (3.25ns)   --->   "%tmp_4_39 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_39)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2140 'call' 'tmp_4_39' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_124 : Operation 2141 [2/2] (7.30ns)   --->   "%tmp_4_40 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_40)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2141 'call' 'tmp_4_40' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_124 : Operation 2142 [1/4] (5.70ns)   --->   "%tmp_3_41 = fmul float %tmp_42, 0x3F7E66FFC0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2142 'fmul' 'tmp_3_41' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 2143 [2/4] (5.70ns)   --->   "%tmp_3_42 = fmul float %tmp_43, 0xBF8F417260000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2143 'fmul' 'tmp_3_42' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 2144 [3/4] (5.70ns)   --->   "%tmp_3_43 = fmul float %tmp_44, 0xBFA31F9DE0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2144 'fmul' 'tmp_3_43' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 2145 [4/4] (5.70ns)   --->   "%tmp_3_44 = fmul float %tmp_45, 0xBFA9B18A80000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2145 'fmul' 'tmp_3_44' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 2146 [1/6] (6.41ns)   --->   "%tmp_48 = sitofp i32 %sext_ln22_48 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2146 'sitofp' 'tmp_48' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_124 : Operation 2147 [2/6] (6.41ns)   --->   "%tmp_49 = sitofp i32 %sext_ln22_49 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2147 'sitofp' 'tmp_49' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_124 : Operation 2148 [3/6] (6.41ns)   --->   "%tmp_52 = sitofp i32 %sext_ln22_52 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2148 'sitofp' 'tmp_52' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_124 : Operation 2149 [4/6] (6.41ns)   --->   "%tmp_53 = sitofp i32 %sext_ln22_53 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2149 'sitofp' 'tmp_53' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_124 : Operation 2150 [5/6] (6.41ns)   --->   "%tmp_64 = sitofp i32 %sext_ln22_64 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2150 'sitofp' 'tmp_64' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_124 : Operation 2151 [1/1] (0.00ns)   --->   "%sext_ln22_65 = sext i16 %m_filterArray_load_63 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2151 'sext' 'sext_ln22_65' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 2152 [6/6] (6.41ns)   --->   "%tmp_65 = sitofp i32 %sext_ln22_65 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2152 'sitofp' 'tmp_65' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_124 : Operation 2153 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_33 = add i32 %add_ln22_32, %add_ln22_31" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2153 'add' 'add_ln22_33' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_124 : Operation 2154 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln22_37 = add i32 %add_ln22_36, %add_ln22_33" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2154 'add' 'add_ln22_37' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 125 <SV = 124> <Delay = 7.30>
ST_125 : Operation 2155 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_120, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 8), align 16" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 2155 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_125 : Operation 2156 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_121, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 7), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 2156 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_125 : Operation 2157 [1/2] (3.25ns)   --->   "%tmp_4_40 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_40)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2157 'call' 'tmp_4_40' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_125 : Operation 2158 [2/2] (7.30ns)   --->   "%tmp_4_41 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_41)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2158 'call' 'tmp_4_41' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_125 : Operation 2159 [1/4] (5.70ns)   --->   "%tmp_3_42 = fmul float %tmp_43, 0xBF8F417260000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2159 'fmul' 'tmp_3_42' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 2160 [2/4] (5.70ns)   --->   "%tmp_3_43 = fmul float %tmp_44, 0xBFA31F9DE0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2160 'fmul' 'tmp_3_43' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 2161 [3/4] (5.70ns)   --->   "%tmp_3_44 = fmul float %tmp_45, 0xBFA9B18A80000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2161 'fmul' 'tmp_3_44' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 2162 [4/4] (5.70ns)   --->   "%tmp_3_47 = fmul float %tmp_48, 0xBF80DCE0C0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2162 'fmul' 'tmp_3_47' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 2163 [1/6] (6.41ns)   --->   "%tmp_49 = sitofp i32 %sext_ln22_49 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2163 'sitofp' 'tmp_49' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_125 : Operation 2164 [2/6] (6.41ns)   --->   "%tmp_52 = sitofp i32 %sext_ln22_52 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2164 'sitofp' 'tmp_52' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_125 : Operation 2165 [3/6] (6.41ns)   --->   "%tmp_53 = sitofp i32 %sext_ln22_53 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2165 'sitofp' 'tmp_53' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_125 : Operation 2166 [4/6] (6.41ns)   --->   "%tmp_64 = sitofp i32 %sext_ln22_64 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2166 'sitofp' 'tmp_64' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_125 : Operation 2167 [5/6] (6.41ns)   --->   "%tmp_65 = sitofp i32 %sext_ln22_65 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2167 'sitofp' 'tmp_65' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_125 : Operation 2168 [1/1] (0.00ns)   --->   "%sext_ln22_68 = sext i16 %m_filterArray_load_60 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2168 'sext' 'sext_ln22_68' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 2169 [6/6] (6.41ns)   --->   "%tmp_68 = sitofp i32 %sext_ln22_68 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2169 'sitofp' 'tmp_68' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_125 : Operation 2170 [1/1] (2.55ns)   --->   "%add_ln22_38 = add i32 %tmp_4_39, %tmp_4_40" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2170 'add' 'add_ln22_38' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 7.30>
ST_126 : Operation 2171 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_122, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 6), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 2171 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_126 : Operation 2172 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_123, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 5), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 2172 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_126 : Operation 2173 [1/2] (3.25ns)   --->   "%tmp_4_41 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_41)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2173 'call' 'tmp_4_41' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_126 : Operation 2174 [2/2] (7.30ns)   --->   "%tmp_4_42 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_42)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2174 'call' 'tmp_4_42' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_126 : Operation 2175 [1/4] (5.70ns)   --->   "%tmp_3_43 = fmul float %tmp_44, 0xBFA31F9DE0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2175 'fmul' 'tmp_3_43' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 2176 [2/4] (5.70ns)   --->   "%tmp_3_44 = fmul float %tmp_45, 0xBFA9B18A80000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2176 'fmul' 'tmp_3_44' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 2177 [3/4] (5.70ns)   --->   "%tmp_3_47 = fmul float %tmp_48, 0xBF80DCE0C0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2177 'fmul' 'tmp_3_47' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 2178 [4/4] (5.70ns)   --->   "%tmp_3_48 = fmul float %tmp_49, 0x3F8FA3A6A0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2178 'fmul' 'tmp_3_48' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 2179 [1/6] (6.41ns)   --->   "%tmp_52 = sitofp i32 %sext_ln22_52 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2179 'sitofp' 'tmp_52' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_126 : Operation 2180 [2/6] (6.41ns)   --->   "%tmp_53 = sitofp i32 %sext_ln22_53 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2180 'sitofp' 'tmp_53' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_126 : Operation 2181 [3/6] (6.41ns)   --->   "%tmp_64 = sitofp i32 %sext_ln22_64 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2181 'sitofp' 'tmp_64' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_126 : Operation 2182 [4/6] (6.41ns)   --->   "%tmp_65 = sitofp i32 %sext_ln22_65 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2182 'sitofp' 'tmp_65' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_126 : Operation 2183 [5/6] (6.41ns)   --->   "%tmp_68 = sitofp i32 %sext_ln22_68 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2183 'sitofp' 'tmp_68' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_126 : Operation 2184 [1/1] (0.00ns)   --->   "%sext_ln22_69 = sext i16 %m_filterArray_load_59 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2184 'sext' 'sext_ln22_69' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 2185 [6/6] (6.41ns)   --->   "%tmp_69 = sitofp i32 %sext_ln22_69 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2185 'sitofp' 'tmp_69' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 127 <SV = 126> <Delay = 7.30>
ST_127 : Operation 2186 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_124, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 4), align 8" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 2186 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_127 : Operation 2187 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_125, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 3), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 2187 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_127 : Operation 2188 [1/2] (3.25ns)   --->   "%tmp_4_42 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_42)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2188 'call' 'tmp_4_42' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_127 : Operation 2189 [2/2] (7.30ns)   --->   "%tmp_4_43 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_43)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2189 'call' 'tmp_4_43' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_127 : Operation 2190 [1/4] (5.70ns)   --->   "%tmp_3_44 = fmul float %tmp_45, 0xBFA9B18A80000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2190 'fmul' 'tmp_3_44' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 2191 [2/4] (5.70ns)   --->   "%tmp_3_47 = fmul float %tmp_48, 0xBF80DCE0C0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2191 'fmul' 'tmp_3_47' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 2192 [3/4] (5.70ns)   --->   "%tmp_3_48 = fmul float %tmp_49, 0x3F8FA3A6A0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2192 'fmul' 'tmp_3_48' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 2193 [4/4] (5.70ns)   --->   "%tmp_3_51 = fmul float %tmp_52, 0x3F86D4BD80000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2193 'fmul' 'tmp_3_51' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 2194 [1/6] (6.41ns)   --->   "%tmp_53 = sitofp i32 %sext_ln22_53 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2194 'sitofp' 'tmp_53' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_127 : Operation 2195 [2/6] (6.41ns)   --->   "%tmp_64 = sitofp i32 %sext_ln22_64 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2195 'sitofp' 'tmp_64' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_127 : Operation 2196 [3/6] (6.41ns)   --->   "%tmp_65 = sitofp i32 %sext_ln22_65 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2196 'sitofp' 'tmp_65' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_127 : Operation 2197 [4/6] (6.41ns)   --->   "%tmp_68 = sitofp i32 %sext_ln22_68 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2197 'sitofp' 'tmp_68' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_127 : Operation 2198 [5/6] (6.41ns)   --->   "%tmp_69 = sitofp i32 %sext_ln22_69 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2198 'sitofp' 'tmp_69' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_127 : Operation 2199 [1/1] (0.00ns)   --->   "%sext_ln22_80 = sext i16 %m_filterArray_load_48 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2199 'sext' 'sext_ln22_80' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 2200 [6/6] (6.41ns)   --->   "%tmp_80 = sitofp i32 %sext_ln22_80 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2200 'sitofp' 'tmp_80' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_127 : Operation 2201 [1/1] (2.55ns)   --->   "%add_ln22_39 = add i32 %tmp_4_41, %tmp_4_42" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2201 'add' 'add_ln22_39' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 7.30>
ST_128 : Operation 2202 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_126, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 2), align 4" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 2202 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_128 : Operation 2203 [1/1] (3.25ns)   --->   "store i16 %m_filterArray_load_127, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 1), align 2" [FIR16BitA/FIR16BitA.c:14]   --->   Operation 2203 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_128 : Operation 2204 [1/2] (3.25ns)   --->   "%tmp_4_43 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_43)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2204 'call' 'tmp_4_43' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_128 : Operation 2205 [2/2] (7.30ns)   --->   "%tmp_4_44 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_44)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2205 'call' 'tmp_4_44' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_128 : Operation 2206 [1/4] (5.70ns)   --->   "%tmp_3_47 = fmul float %tmp_48, 0xBF80DCE0C0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2206 'fmul' 'tmp_3_47' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 2207 [2/4] (5.70ns)   --->   "%tmp_3_48 = fmul float %tmp_49, 0x3F8FA3A6A0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2207 'fmul' 'tmp_3_48' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 2208 [3/4] (5.70ns)   --->   "%tmp_3_51 = fmul float %tmp_52, 0x3F86D4BD80000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2208 'fmul' 'tmp_3_51' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 2209 [4/4] (5.70ns)   --->   "%tmp_3_52 = fmul float %tmp_53, 0xBF900F96E0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2209 'fmul' 'tmp_3_52' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 2210 [1/6] (6.41ns)   --->   "%tmp_64 = sitofp i32 %sext_ln22_64 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2210 'sitofp' 'tmp_64' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_128 : Operation 2211 [2/6] (6.41ns)   --->   "%tmp_65 = sitofp i32 %sext_ln22_65 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2211 'sitofp' 'tmp_65' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_128 : Operation 2212 [3/6] (6.41ns)   --->   "%tmp_68 = sitofp i32 %sext_ln22_68 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2212 'sitofp' 'tmp_68' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_128 : Operation 2213 [4/6] (6.41ns)   --->   "%tmp_69 = sitofp i32 %sext_ln22_69 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2213 'sitofp' 'tmp_69' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_128 : Operation 2214 [5/6] (6.41ns)   --->   "%tmp_80 = sitofp i32 %sext_ln22_80 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2214 'sitofp' 'tmp_80' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_128 : Operation 2215 [1/1] (0.00ns)   --->   "%sext_ln22_81 = sext i16 %m_filterArray_load_47 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2215 'sext' 'sext_ln22_81' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 2216 [6/6] (6.41ns)   --->   "%tmp_81 = sitofp i32 %sext_ln22_81 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2216 'sitofp' 'tmp_81' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 129 <SV = 128> <Delay = 7.62>
ST_129 : Operation 2217 [1/1] (3.25ns)   --->   "store i16 %trunc_ln17, i16* getelementptr inbounds ([129 x i16]* @m_filterArray, i64 0, i64 0), align 16" [FIR16BitA/FIR16BitA.c:17]   --->   Operation 2217 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 129> <RAM>
ST_129 : Operation 2218 [1/2] (3.25ns)   --->   "%tmp_4_44 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_44)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2218 'call' 'tmp_4_44' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_129 : Operation 2219 [2/2] (7.30ns)   --->   "%tmp_4_47 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_47)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2219 'call' 'tmp_4_47' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_129 : Operation 2220 [1/4] (5.70ns)   --->   "%tmp_3_48 = fmul float %tmp_49, 0x3F8FA3A6A0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2220 'fmul' 'tmp_3_48' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2221 [2/4] (5.70ns)   --->   "%tmp_3_51 = fmul float %tmp_52, 0x3F86D4BD80000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2221 'fmul' 'tmp_3_51' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2222 [3/4] (5.70ns)   --->   "%tmp_3_52 = fmul float %tmp_53, 0xBF900F96E0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2222 'fmul' 'tmp_3_52' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2223 [4/4] (5.70ns)   --->   "%tmp_3_63 = fmul float %tmp_64, 0x3FC3C0D1C0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2223 'fmul' 'tmp_3_63' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2224 [1/6] (6.41ns)   --->   "%tmp_65 = sitofp i32 %sext_ln22_65 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2224 'sitofp' 'tmp_65' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_129 : Operation 2225 [2/6] (6.41ns)   --->   "%tmp_68 = sitofp i32 %sext_ln22_68 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2225 'sitofp' 'tmp_68' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_129 : Operation 2226 [3/6] (6.41ns)   --->   "%tmp_69 = sitofp i32 %sext_ln22_69 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2226 'sitofp' 'tmp_69' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_129 : Operation 2227 [4/6] (6.41ns)   --->   "%tmp_80 = sitofp i32 %sext_ln22_80 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2227 'sitofp' 'tmp_80' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_129 : Operation 2228 [5/6] (6.41ns)   --->   "%tmp_81 = sitofp i32 %sext_ln22_81 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2228 'sitofp' 'tmp_81' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_129 : Operation 2229 [1/1] (0.00ns)   --->   "%sext_ln22_84 = sext i16 %m_filterArray_load_44 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2229 'sext' 'sext_ln22_84' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 2230 [6/6] (6.41ns)   --->   "%tmp_84 = sitofp i32 %sext_ln22_84 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2230 'sitofp' 'tmp_84' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_129 : Operation 2231 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_41 = add i32 %tmp_4_43, %tmp_4_44" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2231 'add' 'add_ln22_41' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_129 : Operation 2232 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln22_43 = add i32 %add_ln22_42, %add_ln22_41" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2232 'add' 'add_ln22_43' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 130 <SV = 129> <Delay = 7.30>
ST_130 : Operation 2233 [1/2] (3.25ns)   --->   "%tmp_4_47 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_47)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2233 'call' 'tmp_4_47' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_130 : Operation 2234 [2/2] (7.30ns)   --->   "%tmp_4_48 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_48)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2234 'call' 'tmp_4_48' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_130 : Operation 2235 [1/4] (5.70ns)   --->   "%tmp_3_51 = fmul float %tmp_52, 0x3F86D4BD80000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2235 'fmul' 'tmp_3_51' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 2236 [2/4] (5.70ns)   --->   "%tmp_3_52 = fmul float %tmp_53, 0xBF900F96E0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2236 'fmul' 'tmp_3_52' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 2237 [3/4] (5.70ns)   --->   "%tmp_3_63 = fmul float %tmp_64, 0x3FC3C0D1C0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2237 'fmul' 'tmp_3_63' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 2238 [4/4] (5.70ns)   --->   "%tmp_3_64 = fmul float %tmp_65, 0x3FC2F165C0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2238 'fmul' 'tmp_3_64' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 2239 [1/6] (6.41ns)   --->   "%tmp_68 = sitofp i32 %sext_ln22_68 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2239 'sitofp' 'tmp_68' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_130 : Operation 2240 [2/6] (6.41ns)   --->   "%tmp_69 = sitofp i32 %sext_ln22_69 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2240 'sitofp' 'tmp_69' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_130 : Operation 2241 [3/6] (6.41ns)   --->   "%tmp_80 = sitofp i32 %sext_ln22_80 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2241 'sitofp' 'tmp_80' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_130 : Operation 2242 [4/6] (6.41ns)   --->   "%tmp_81 = sitofp i32 %sext_ln22_81 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2242 'sitofp' 'tmp_81' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_130 : Operation 2243 [5/6] (6.41ns)   --->   "%tmp_84 = sitofp i32 %sext_ln22_84 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2243 'sitofp' 'tmp_84' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_130 : Operation 2244 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_40 = add i32 %add_ln22_39, %add_ln22_38" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2244 'add' 'add_ln22_40' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_130 : Operation 2245 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln22_44 = add i32 %add_ln22_43, %add_ln22_40" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2245 'add' 'add_ln22_44' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 131 <SV = 130> <Delay = 7.62>
ST_131 : Operation 2246 [1/2] (3.25ns)   --->   "%tmp_4_48 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_48)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2246 'call' 'tmp_4_48' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_131 : Operation 2247 [2/2] (7.30ns)   --->   "%tmp_4_51 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_51)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2247 'call' 'tmp_4_51' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_131 : Operation 2248 [1/4] (5.70ns)   --->   "%tmp_3_52 = fmul float %tmp_53, 0xBF900F96E0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2248 'fmul' 'tmp_3_52' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 2249 [2/4] (5.70ns)   --->   "%tmp_3_63 = fmul float %tmp_64, 0x3FC3C0D1C0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2249 'fmul' 'tmp_3_63' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 2250 [3/4] (5.70ns)   --->   "%tmp_3_64 = fmul float %tmp_65, 0x3FC2F165C0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2250 'fmul' 'tmp_3_64' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 2251 [4/4] (5.70ns)   --->   "%tmp_3_67 = fmul float %tmp_68, 0x3FAF0D7C20000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2251 'fmul' 'tmp_3_67' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 2252 [1/6] (6.41ns)   --->   "%tmp_69 = sitofp i32 %sext_ln22_69 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2252 'sitofp' 'tmp_69' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_131 : Operation 2253 [2/6] (6.41ns)   --->   "%tmp_80 = sitofp i32 %sext_ln22_80 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2253 'sitofp' 'tmp_80' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_131 : Operation 2254 [3/6] (6.41ns)   --->   "%tmp_81 = sitofp i32 %sext_ln22_81 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2254 'sitofp' 'tmp_81' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_131 : Operation 2255 [4/6] (6.41ns)   --->   "%tmp_84 = sitofp i32 %sext_ln22_84 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2255 'sitofp' 'tmp_84' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_131 : Operation 2256 [1/1] (0.00ns)   --->   "%sext_ln22_85 = sext i16 %m_filterArray_load_43 to i32" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2256 'sext' 'sext_ln22_85' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 2257 [6/6] (6.41ns)   --->   "%tmp_85 = sitofp i32 %sext_ln22_85 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2257 'sitofp' 'tmp_85' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_131 : Operation 2258 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_46 = add i32 %tmp_4_47, %tmp_4_48" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2258 'add' 'add_ln22_46' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_131 : Operation 2259 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln22_48 = add i32 %add_ln22_47, %add_ln22_46" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2259 'add' 'add_ln22_48' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 132 <SV = 131> <Delay = 7.30>
ST_132 : Operation 2260 [1/2] (3.25ns)   --->   "%tmp_4_51 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_51)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2260 'call' 'tmp_4_51' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_132 : Operation 2261 [2/2] (7.30ns)   --->   "%tmp_4_52 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_52)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2261 'call' 'tmp_4_52' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_132 : Operation 2262 [1/4] (5.70ns)   --->   "%tmp_3_63 = fmul float %tmp_64, 0x3FC3C0D1C0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2262 'fmul' 'tmp_3_63' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 2263 [2/4] (5.70ns)   --->   "%tmp_3_64 = fmul float %tmp_65, 0x3FC2F165C0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2263 'fmul' 'tmp_3_64' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 2264 [3/4] (5.70ns)   --->   "%tmp_3_67 = fmul float %tmp_68, 0x3FAF0D7C20000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2264 'fmul' 'tmp_3_67' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 2265 [4/4] (5.70ns)   --->   "%tmp_3_68 = fmul float %tmp_69, 0x3F927F9680000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2265 'fmul' 'tmp_3_68' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 2266 [1/6] (6.41ns)   --->   "%tmp_80 = sitofp i32 %sext_ln22_80 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2266 'sitofp' 'tmp_80' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_132 : Operation 2267 [2/6] (6.41ns)   --->   "%tmp_81 = sitofp i32 %sext_ln22_81 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2267 'sitofp' 'tmp_81' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_132 : Operation 2268 [3/6] (6.41ns)   --->   "%tmp_84 = sitofp i32 %sext_ln22_84 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2268 'sitofp' 'tmp_84' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_132 : Operation 2269 [5/6] (6.41ns)   --->   "%tmp_85 = sitofp i32 %sext_ln22_85 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2269 'sitofp' 'tmp_85' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 133 <SV = 132> <Delay = 7.62>
ST_133 : Operation 2270 [1/2] (3.25ns)   --->   "%tmp_4_52 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_52)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2270 'call' 'tmp_4_52' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_133 : Operation 2271 [2/2] (7.30ns)   --->   "%tmp_4_63 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_63)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2271 'call' 'tmp_4_63' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_133 : Operation 2272 [1/4] (5.70ns)   --->   "%tmp_3_64 = fmul float %tmp_65, 0x3FC2F165C0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2272 'fmul' 'tmp_3_64' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 2273 [2/4] (5.70ns)   --->   "%tmp_3_67 = fmul float %tmp_68, 0x3FAF0D7C20000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2273 'fmul' 'tmp_3_67' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 2274 [3/4] (5.70ns)   --->   "%tmp_3_68 = fmul float %tmp_69, 0x3F927F9680000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2274 'fmul' 'tmp_3_68' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 2275 [4/4] (5.70ns)   --->   "%tmp_3_79 = fmul float %tmp_80, 0xBF80DCE0C0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2275 'fmul' 'tmp_3_79' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 2276 [1/6] (6.41ns)   --->   "%tmp_81 = sitofp i32 %sext_ln22_81 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2276 'sitofp' 'tmp_81' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_133 : Operation 2277 [2/6] (6.41ns)   --->   "%tmp_84 = sitofp i32 %sext_ln22_84 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2277 'sitofp' 'tmp_84' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_133 : Operation 2278 [4/6] (6.41ns)   --->   "%tmp_85 = sitofp i32 %sext_ln22_85 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2278 'sitofp' 'tmp_85' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_133 : Operation 2279 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_49 = add i32 %tmp_4_51, %tmp_4_52" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2279 'add' 'add_ln22_49' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_133 : Operation 2280 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln22_51 = add i32 %add_ln22_50, %add_ln22_49" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2280 'add' 'add_ln22_51' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 134 <SV = 133> <Delay = 8.74>
ST_134 : Operation 2281 [1/2] (3.25ns)   --->   "%tmp_4_63 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_63)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2281 'call' 'tmp_4_63' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_134 : Operation 2282 [2/2] (7.30ns)   --->   "%tmp_4_64 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_64)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2282 'call' 'tmp_4_64' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_134 : Operation 2283 [1/4] (5.70ns)   --->   "%tmp_3_67 = fmul float %tmp_68, 0x3FAF0D7C20000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2283 'fmul' 'tmp_3_67' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 2284 [2/4] (5.70ns)   --->   "%tmp_3_68 = fmul float %tmp_69, 0x3F927F9680000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2284 'fmul' 'tmp_3_68' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 2285 [3/4] (5.70ns)   --->   "%tmp_3_79 = fmul float %tmp_80, 0xBF80DCE0C0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2285 'fmul' 'tmp_3_79' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 2286 [4/4] (5.70ns)   --->   "%tmp_3_80 = fmul float %tmp_81, 0xBFA0B050A0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2286 'fmul' 'tmp_3_80' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 2287 [1/6] (6.41ns)   --->   "%tmp_84 = sitofp i32 %sext_ln22_84 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2287 'sitofp' 'tmp_84' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_134 : Operation 2288 [3/6] (6.41ns)   --->   "%tmp_85 = sitofp i32 %sext_ln22_85 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2288 'sitofp' 'tmp_85' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_134 : Operation 2289 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_45 = add i32 %add_ln22_44, %add_ln22_37" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2289 'add' 'add_ln22_45' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_134 : Operation 2290 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_52 = add i32 %add_ln22_51, %add_ln22_48" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2290 'add' 'add_ln22_52' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_134 : Operation 2291 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln22_60 = add i32 %add_ln22_59, %add_ln22_52" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2291 'add' 'add_ln22_60' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_134 : Operation 2292 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln22_61 = add i32 %add_ln22_60, %add_ln22_45" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2292 'add' 'add_ln22_61' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 135 <SV = 134> <Delay = 7.62>
ST_135 : Operation 2293 [1/2] (3.25ns)   --->   "%tmp_4_64 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_64)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2293 'call' 'tmp_4_64' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_135 : Operation 2294 [2/2] (7.30ns)   --->   "%tmp_4_67 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_67)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2294 'call' 'tmp_4_67' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_135 : Operation 2295 [1/4] (5.70ns)   --->   "%tmp_3_68 = fmul float %tmp_69, 0x3F927F9680000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2295 'fmul' 'tmp_3_68' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 2296 [2/4] (5.70ns)   --->   "%tmp_3_79 = fmul float %tmp_80, 0xBF80DCE0C0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2296 'fmul' 'tmp_3_79' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 2297 [3/4] (5.70ns)   --->   "%tmp_3_80 = fmul float %tmp_81, 0xBFA0B050A0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2297 'fmul' 'tmp_3_80' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 2298 [4/4] (5.70ns)   --->   "%tmp_3_83 = fmul float %tmp_84, 0xBFA31F9DE0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2298 'fmul' 'tmp_3_83' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 2299 [2/6] (6.41ns)   --->   "%tmp_85 = sitofp i32 %sext_ln22_85 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2299 'sitofp' 'tmp_85' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_135 : Operation 2300 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_63 = add i32 %tmp_4_63, %tmp_4_64" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2300 'add' 'add_ln22_63' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_135 : Operation 2301 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln22_65 = add i32 %add_ln22_64, %add_ln22_63" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2301 'add' 'add_ln22_65' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 136 <SV = 135> <Delay = 7.30>
ST_136 : Operation 2302 [1/2] (3.25ns)   --->   "%tmp_4_67 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_67)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2302 'call' 'tmp_4_67' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_136 : Operation 2303 [2/2] (7.30ns)   --->   "%tmp_4_68 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_68)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2303 'call' 'tmp_4_68' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_136 : Operation 2304 [1/4] (5.70ns)   --->   "%tmp_3_79 = fmul float %tmp_80, 0xBF80DCE0C0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2304 'fmul' 'tmp_3_79' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 2305 [2/4] (5.70ns)   --->   "%tmp_3_80 = fmul float %tmp_81, 0xBFA0B050A0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2305 'fmul' 'tmp_3_80' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 2306 [3/4] (5.70ns)   --->   "%tmp_3_83 = fmul float %tmp_84, 0xBFA31F9DE0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2306 'fmul' 'tmp_3_83' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 2307 [1/6] (6.41ns)   --->   "%tmp_85 = sitofp i32 %sext_ln22_85 to float" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2307 'sitofp' 'tmp_85' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 137 <SV = 136> <Delay = 7.62>
ST_137 : Operation 2308 [1/2] (3.25ns)   --->   "%tmp_4_68 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_68)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2308 'call' 'tmp_4_68' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_137 : Operation 2309 [2/2] (7.30ns)   --->   "%tmp_4_79 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_79)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2309 'call' 'tmp_4_79' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_137 : Operation 2310 [1/4] (5.70ns)   --->   "%tmp_3_80 = fmul float %tmp_81, 0xBFA0B050A0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2310 'fmul' 'tmp_3_80' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 2311 [2/4] (5.70ns)   --->   "%tmp_3_83 = fmul float %tmp_84, 0xBFA31F9DE0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2311 'fmul' 'tmp_3_83' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 2312 [4/4] (5.70ns)   --->   "%tmp_3_84 = fmul float %tmp_85, 0xBF8F417260000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2312 'fmul' 'tmp_3_84' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 2313 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_66 = add i32 %tmp_4_67, %tmp_4_68" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2313 'add' 'add_ln22_66' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_137 : Operation 2314 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln22_68 = add i32 %add_ln22_67, %add_ln22_66" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2314 'add' 'add_ln22_68' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 138 <SV = 137> <Delay = 7.30>
ST_138 : Operation 2315 [1/2] (3.25ns)   --->   "%tmp_4_79 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_79)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2315 'call' 'tmp_4_79' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_138 : Operation 2316 [2/2] (7.30ns)   --->   "%tmp_4_80 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_80)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2316 'call' 'tmp_4_80' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_138 : Operation 2317 [1/4] (5.70ns)   --->   "%tmp_3_83 = fmul float %tmp_84, 0xBFA31F9DE0000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2317 'fmul' 'tmp_3_83' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2318 [3/4] (5.70ns)   --->   "%tmp_3_84 = fmul float %tmp_85, 0xBF8F417260000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2318 'fmul' 'tmp_3_84' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2319 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_69 = add i32 %add_ln22_68, %add_ln22_65" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2319 'add' 'add_ln22_69' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_138 : Operation 2320 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln22_77 = add i32 %add_ln22_76, %add_ln22_69" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2320 'add' 'add_ln22_77' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 139 <SV = 138> <Delay = 7.62>
ST_139 : Operation 2321 [1/2] (3.25ns)   --->   "%tmp_4_80 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_80)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2321 'call' 'tmp_4_80' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_139 : Operation 2322 [2/2] (7.30ns)   --->   "%tmp_4_83 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_83)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2322 'call' 'tmp_4_83' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_139 : Operation 2323 [2/4] (5.70ns)   --->   "%tmp_3_84 = fmul float %tmp_85, 0xBF8F417260000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2323 'fmul' 'tmp_3_84' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 2324 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_78 = add i32 %tmp_4_79, %tmp_4_80" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2324 'add' 'add_ln22_78' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_139 : Operation 2325 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln22_80 = add i32 %add_ln22_79, %add_ln22_78" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2325 'add' 'add_ln22_80' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 140 <SV = 139> <Delay = 5.70>
ST_140 : Operation 2326 [1/2] (3.25ns)   --->   "%tmp_4_83 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_83)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2326 'call' 'tmp_4_83' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_140 : Operation 2327 [1/4] (5.70ns)   --->   "%tmp_3_84 = fmul float %tmp_85, 0xBF8F417260000000" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2327 'fmul' 'tmp_3_84' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 140> <Delay = 7.30>
ST_141 : Operation 2328 [2/2] (7.30ns)   --->   "%tmp_4_84 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_84)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2328 'call' 'tmp_4_84' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 142 <SV = 141> <Delay = 7.62>
ST_142 : Operation 2329 [1/2] (3.25ns)   --->   "%tmp_4_84 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_3_84)" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2329 'call' 'tmp_4_84' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_142 : Operation 2330 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_81 = add i32 %tmp_4_83, %tmp_4_84" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2330 'add' 'add_ln22_81' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_142 : Operation 2331 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln22_83 = add i32 %add_ln22_82, %add_ln22_81" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2331 'add' 'add_ln22_83' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 143 <SV = 142> <Delay = 8.74>
ST_143 : Operation 2332 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_84 = add i32 %add_ln22_83, %add_ln22_80" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2332 'add' 'add_ln22_84' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_143 : Operation 2333 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln22_92 = add i32 %add_ln22_91, %add_ln22_84" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2333 'add' 'add_ln22_92' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_143 : Operation 2334 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_93 = add i32 %add_ln22_92, %add_ln22_77" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2334 'add' 'add_ln22_93' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_143 : Operation 2335 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln22_126 = add i32 %add_ln22_125, %add_ln22_93" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2335 'add' 'add_ln22_126' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 144 <SV = 143> <Delay = 5.37>
ST_144 : Operation 2336 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_62 = add i32 %add_ln22_61, %add_ln22_30" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2336 'add' 'add_ln22_62' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_144 : Operation 2337 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln22_127 = add nsw i32 %add_ln22_126, %add_ln22_62" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2337 'add' 'add_ln22_127' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_144 : Operation 2338 [2/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %c, i32 %add_ln22_127) nounwind" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2338 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 145 <SV = 144> <Delay = 1.00>
ST_145 : Operation 2339 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %a) nounwind, !map !14"   --->   Operation 2339 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 2340 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %c) nounwind, !map !20"   --->   Operation 2340 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 2341 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @FIR16BitA_str) nounwind"   --->   Operation 2341 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 2342 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %a, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [FIR16BitA/FIR16BitA.c:7]   --->   Operation 2342 'specinterface' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 2343 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %c, [10 x i8]* @p_str, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [FIR16BitA/FIR16BitA.c:8]   --->   Operation 2343 'specinterface' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 2344 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [FIR16BitA/FIR16BitA.c:9]   --->   Operation 2344 'specinterface' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 2345 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [FIR16BitA/FIR16BitA.c:11]   --->   Operation 2345 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 2346 [1/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %c, i32 %add_ln22_127) nounwind" [FIR16BitA/FIR16BitA.c:22]   --->   Operation 2346 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_145 : Operation 2347 [1/1] (0.00ns)   --->   "ret void" [FIR16BitA/FIR16BitA.c:24]   --->   Operation 2347 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 7.41ns
The critical path consists of the following:
	s_axi read on port 'a' (FIR16BitA/FIR16BitA.c:17) [266]  (1 ns)
	'sitofp' operation ('tmp', FIR16BitA/FIR16BitA.c:22) [270]  (6.41 ns)

 <State 2>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp', FIR16BitA/FIR16BitA.c:22) [270]  (6.41 ns)

 <State 3>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp', FIR16BitA/FIR16BitA.c:22) [270]  (6.41 ns)

 <State 4>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp', FIR16BitA/FIR16BitA.c:22) [270]  (6.41 ns)

 <State 5>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp', FIR16BitA/FIR16BitA.c:22) [270]  (6.41 ns)

 <State 6>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp', FIR16BitA/FIR16BitA.c:22) [270]  (6.41 ns)

 <State 7>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp_119', FIR16BitA/FIR16BitA.c:22) [746]  (6.41 ns)

 <State 8>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp_117', FIR16BitA/FIR16BitA.c:22) [738]  (6.41 ns)

 <State 9>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp_115', FIR16BitA/FIR16BitA.c:22) [730]  (6.41 ns)

 <State 10>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp_113', FIR16BitA/FIR16BitA.c:22) [722]  (6.41 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [272]  (7.3 ns)

 <State 12>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp_109', FIR16BitA/FIR16BitA.c:22) [706]  (6.41 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_126', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [780]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_125', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [776]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_127', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [784]  (7.3 ns)

 <State 16>: 7.62ns
The critical path consists of the following:
	'call' operation ('tmp_4_127', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [784]  (3.25 ns)
	'add' operation ('add_ln22_120', FIR16BitA/FIR16BitA.c:22) [905]  (0 ns)
	'add' operation ('add_ln22_121', FIR16BitA/FIR16BitA.c:22) [906]  (4.37 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_118', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [748]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_116', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [740]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_114', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [732]  (7.3 ns)

 <State 20>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_112', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [724]  (7.3 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_110', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [716]  (7.3 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_108', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [708]  (7.3 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_106', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [700]  (7.3 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_104', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [692]  (7.3 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_102', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [684]  (7.3 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_100', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [676]  (7.3 ns)

 <State 27>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_98', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [668]  (7.3 ns)

 <State 28>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_96', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [660]  (7.3 ns)

 <State 29>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_94', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [652]  (7.3 ns)

 <State 30>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_92', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [644]  (7.3 ns)

 <State 31>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_90', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [636]  (7.3 ns)

 <State 32>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_88', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [628]  (7.3 ns)

 <State 33>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_86', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [620]  (7.3 ns)

 <State 34>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_82', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [604]  (7.3 ns)

 <State 35>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_78', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [588]  (7.3 ns)

 <State 36>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_76', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [580]  (7.3 ns)

 <State 37>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_74', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [572]  (7.3 ns)

 <State 38>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_72', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [564]  (7.3 ns)

 <State 39>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_70', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [556]  (7.3 ns)

 <State 40>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_66', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [540]  (7.3 ns)

 <State 41>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_62', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [524]  (7.3 ns)

 <State 42>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_60', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [516]  (7.3 ns)

 <State 43>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_58', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [508]  (7.3 ns)

 <State 44>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_56', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [500]  (7.3 ns)

 <State 45>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_54', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [492]  (7.3 ns)

 <State 46>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_50', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [476]  (7.3 ns)

 <State 47>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_46', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [460]  (7.3 ns)

 <State 48>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_38', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [428]  (7.3 ns)

 <State 49>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_30', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [396]  (7.3 ns)

 <State 50>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_28', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [388]  (7.3 ns)

 <State 51>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_26', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [380]  (7.3 ns)

 <State 52>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_24', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [372]  (7.3 ns)

 <State 53>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_22', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [364]  (7.3 ns)

 <State 54>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_18', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [348]  (7.3 ns)

 <State 55>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_14', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [332]  (7.3 ns)

 <State 56>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_7', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [300]  (7.3 ns)

 <State 57>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_6', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [296]  (7.3 ns)

 <State 58>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_13', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [328]  (7.3 ns)

 <State 59>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_17', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [344]  (7.3 ns)

 <State 60>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_21', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [360]  (7.3 ns)

 <State 61>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_23', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [368]  (7.3 ns)

 <State 62>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_25', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [376]  (7.3 ns)

 <State 63>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_27', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [384]  (7.3 ns)

 <State 64>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_29', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [392]  (7.3 ns)

 <State 65>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_37', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [424]  (7.3 ns)

 <State 66>: 8.74ns
The critical path consists of the following:
	'add' operation ('add_ln22_25', FIR16BitA/FIR16BitA.c:22) [810]  (0 ns)
	'add' operation ('add_ln22_27', FIR16BitA/FIR16BitA.c:22) [812]  (4.37 ns)
	'add' operation ('add_ln22_28', FIR16BitA/FIR16BitA.c:22) [813]  (4.37 ns)

 <State 67>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_49', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [472]  (7.3 ns)

 <State 68>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_53', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [488]  (7.3 ns)

 <State 69>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_55', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [496]  (7.3 ns)

 <State 70>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_57', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [504]  (7.3 ns)

 <State 71>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_59', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [512]  (7.3 ns)

 <State 72>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_61', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [520]  (7.3 ns)

 <State 73>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_65', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [536]  (7.3 ns)

 <State 74>: 8.74ns
The critical path consists of the following:
	'add' operation ('add_ln22_56', FIR16BitA/FIR16BitA.c:22) [841]  (0 ns)
	'add' operation ('add_ln22_58', FIR16BitA/FIR16BitA.c:22) [843]  (4.37 ns)
	'add' operation ('add_ln22_59', FIR16BitA/FIR16BitA.c:22) [844]  (4.37 ns)

 <State 75>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_71', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [560]  (7.3 ns)

 <State 76>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_73', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [568]  (7.3 ns)

 <State 77>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_75', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [576]  (7.3 ns)

 <State 78>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_77', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [584]  (7.3 ns)

 <State 79>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_81', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [600]  (7.3 ns)

 <State 80>: 8.74ns
The critical path consists of the following:
	'add' operation ('add_ln22_73', FIR16BitA/FIR16BitA.c:22) [858]  (0 ns)
	'add' operation ('add_ln22_75', FIR16BitA/FIR16BitA.c:22) [860]  (4.37 ns)
	'add' operation ('add_ln22_76', FIR16BitA/FIR16BitA.c:22) [861]  (4.37 ns)

 <State 81>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_87', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [624]  (7.3 ns)

 <State 82>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_89', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [632]  (7.3 ns)

 <State 83>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_91', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [640]  (7.3 ns)

 <State 84>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_93', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [648]  (7.3 ns)

 <State 85>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_95', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [656]  (7.3 ns)

 <State 86>: 8.74ns
The critical path consists of the following:
	'add' operation ('add_ln22_88', FIR16BitA/FIR16BitA.c:22) [873]  (0 ns)
	'add' operation ('add_ln22_90', FIR16BitA/FIR16BitA.c:22) [875]  (4.37 ns)
	'add' operation ('add_ln22_91', FIR16BitA/FIR16BitA.c:22) [876]  (4.37 ns)

 <State 87>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_99', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [672]  (7.3 ns)

 <State 88>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_101', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [680]  (7.3 ns)

 <State 89>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_103', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [688]  (7.3 ns)

 <State 90>: 8.74ns
The critical path consists of the following:
	'add' operation ('add_ln22_97', FIR16BitA/FIR16BitA.c:22) [882]  (0 ns)
	'add' operation ('add_ln22_99', FIR16BitA/FIR16BitA.c:22) [884]  (4.37 ns)
	'add' operation ('add_ln22_100', FIR16BitA/FIR16BitA.c:22) [885]  (4.37 ns)

 <State 91>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_107', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [704]  (7.3 ns)

 <State 92>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_109', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [712]  (7.3 ns)

 <State 93>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_111', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [720]  (7.3 ns)

 <State 94>: 8.74ns
The critical path consists of the following:
	'add' operation ('add_ln22_104', FIR16BitA/FIR16BitA.c:22) [889]  (0 ns)
	'add' operation ('add_ln22_106', FIR16BitA/FIR16BitA.c:22) [891]  (4.37 ns)
	'add' operation ('add_ln22_107', FIR16BitA/FIR16BitA.c:22) [892]  (4.37 ns)

 <State 95>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_115', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [736]  (7.3 ns)

 <State 96>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_117', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [744]  (7.3 ns)

 <State 97>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_119', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [752]  (7.3 ns)

 <State 98>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_121', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [760]  (7.3 ns)

 <State 99>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_122', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [764]  (7.3 ns)

 <State 100>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_123', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [768]  (7.3 ns)

 <State 101>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_124', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [772]  (7.3 ns)

 <State 102>: 7.62ns
The critical path consists of the following:
	'call' operation ('tmp_4_124', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [772]  (3.25 ns)
	'add' operation ('add_ln22_119', FIR16BitA/FIR16BitA.c:22) [904]  (0 ns)
	'add' operation ('add_ln22_122', FIR16BitA/FIR16BitA.c:22) [907]  (4.37 ns)

 <State 103>: 8.74ns
The critical path consists of the following:
	'add' operation ('add_ln22_118', FIR16BitA/FIR16BitA.c:22) [903]  (0 ns)
	'add' operation ('add_ln22_123', FIR16BitA/FIR16BitA.c:22) [908]  (4.37 ns)
	'add' operation ('add_ln22_124', FIR16BitA/FIR16BitA.c:22) [909]  (4.37 ns)

 <State 104>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_3', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [284]  (7.3 ns)

 <State 105>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_4', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [288]  (7.3 ns)

 <State 106>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_5', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [292]  (7.3 ns)

 <State 107>: 7.62ns
The critical path consists of the following:
	'call' operation ('tmp_4_5', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [292]  (3.25 ns)
	'add' operation ('add_ln22_3', FIR16BitA/FIR16BitA.c:22) [788]  (0 ns)
	'add' operation ('add_ln22_5', FIR16BitA/FIR16BitA.c:22) [790]  (4.37 ns)

 <State 108>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_9', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [308]  (7.3 ns)

 <State 109>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_s', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [312]  (7.3 ns)

 <State 110>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_10', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [316]  (7.3 ns)

 <State 111>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_11', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [320]  (7.3 ns)

 <State 112>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_12', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [324]  (7.3 ns)

 <State 113>: 7.62ns
The critical path consists of the following:
	'call' operation ('tmp_4_12', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [324]  (3.25 ns)
	'add' operation ('add_ln22_10', FIR16BitA/FIR16BitA.c:22) [795]  (0 ns)
	'add' operation ('add_ln22_12', FIR16BitA/FIR16BitA.c:22) [797]  (4.37 ns)

 <State 114>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_16', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [340]  (7.3 ns)

 <State 115>: 7.62ns
The critical path consists of the following:
	'call' operation ('tmp_4_16', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [340]  (3.25 ns)
	'add' operation ('add_ln22_15', FIR16BitA/FIR16BitA.c:22) [800]  (0 ns)
	'add' operation ('add_ln22_17', FIR16BitA/FIR16BitA.c:22) [802]  (4.37 ns)

 <State 116>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_20', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [356]  (7.3 ns)

 <State 117>: 7.62ns
The critical path consists of the following:
	'call' operation ('tmp_4_20', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [356]  (3.25 ns)
	'add' operation ('add_ln22_18', FIR16BitA/FIR16BitA.c:22) [803]  (0 ns)
	'add' operation ('add_ln22_20', FIR16BitA/FIR16BitA.c:22) [805]  (4.37 ns)

 <State 118>: 8.74ns
The critical path consists of the following:
	'add' operation ('add_ln22_21', FIR16BitA/FIR16BitA.c:22) [806]  (0 ns)
	'add' operation ('add_ln22_29', FIR16BitA/FIR16BitA.c:22) [814]  (4.37 ns)
	'add' operation ('add_ln22_30', FIR16BitA/FIR16BitA.c:22) [815]  (4.37 ns)

 <State 119>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_33', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [408]  (7.3 ns)

 <State 120>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_34', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [412]  (7.3 ns)

 <State 121>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_35', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [416]  (7.3 ns)

 <State 122>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_36', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [420]  (7.3 ns)

 <State 123>: 7.62ns
The critical path consists of the following:
	'call' operation ('tmp_4_36', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [420]  (3.25 ns)
	'add' operation ('add_ln22_34', FIR16BitA/FIR16BitA.c:22) [819]  (0 ns)
	'add' operation ('add_ln22_36', FIR16BitA/FIR16BitA.c:22) [821]  (4.37 ns)

 <State 124>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_40', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [436]  (7.3 ns)

 <State 125>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_41', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [440]  (7.3 ns)

 <State 126>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_42', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [444]  (7.3 ns)

 <State 127>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_43', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [448]  (7.3 ns)

 <State 128>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_44', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [452]  (7.3 ns)

 <State 129>: 7.62ns
The critical path consists of the following:
	'call' operation ('tmp_4_44', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [452]  (3.25 ns)
	'add' operation ('add_ln22_41', FIR16BitA/FIR16BitA.c:22) [826]  (0 ns)
	'add' operation ('add_ln22_43', FIR16BitA/FIR16BitA.c:22) [828]  (4.37 ns)

 <State 130>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_48', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [468]  (7.3 ns)

 <State 131>: 7.62ns
The critical path consists of the following:
	'call' operation ('tmp_4_48', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [468]  (3.25 ns)
	'add' operation ('add_ln22_46', FIR16BitA/FIR16BitA.c:22) [831]  (0 ns)
	'add' operation ('add_ln22_48', FIR16BitA/FIR16BitA.c:22) [833]  (4.37 ns)

 <State 132>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_52', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [484]  (7.3 ns)

 <State 133>: 7.62ns
The critical path consists of the following:
	'call' operation ('tmp_4_52', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [484]  (3.25 ns)
	'add' operation ('add_ln22_49', FIR16BitA/FIR16BitA.c:22) [834]  (0 ns)
	'add' operation ('add_ln22_51', FIR16BitA/FIR16BitA.c:22) [836]  (4.37 ns)

 <State 134>: 8.74ns
The critical path consists of the following:
	'add' operation ('add_ln22_52', FIR16BitA/FIR16BitA.c:22) [837]  (0 ns)
	'add' operation ('add_ln22_60', FIR16BitA/FIR16BitA.c:22) [845]  (4.37 ns)
	'add' operation ('add_ln22_61', FIR16BitA/FIR16BitA.c:22) [846]  (4.37 ns)

 <State 135>: 7.62ns
The critical path consists of the following:
	'call' operation ('tmp_4_64', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [532]  (3.25 ns)
	'add' operation ('add_ln22_63', FIR16BitA/FIR16BitA.c:22) [848]  (0 ns)
	'add' operation ('add_ln22_65', FIR16BitA/FIR16BitA.c:22) [850]  (4.37 ns)

 <State 136>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_68', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [548]  (7.3 ns)

 <State 137>: 7.62ns
The critical path consists of the following:
	'call' operation ('tmp_4_68', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [548]  (3.25 ns)
	'add' operation ('add_ln22_66', FIR16BitA/FIR16BitA.c:22) [851]  (0 ns)
	'add' operation ('add_ln22_68', FIR16BitA/FIR16BitA.c:22) [853]  (4.37 ns)

 <State 138>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_80', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [596]  (7.3 ns)

 <State 139>: 7.62ns
The critical path consists of the following:
	'call' operation ('tmp_4_80', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [596]  (3.25 ns)
	'add' operation ('add_ln22_78', FIR16BitA/FIR16BitA.c:22) [863]  (0 ns)
	'add' operation ('add_ln22_80', FIR16BitA/FIR16BitA.c:22) [865]  (4.37 ns)

 <State 140>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_3_84', FIR16BitA/FIR16BitA.c:22) [611]  (5.7 ns)

 <State 141>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4_84', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [612]  (7.3 ns)

 <State 142>: 7.62ns
The critical path consists of the following:
	'call' operation ('tmp_4_84', FIR16BitA/FIR16BitA.c:22) to '__hls_fptosi_float_i' [612]  (3.25 ns)
	'add' operation ('add_ln22_81', FIR16BitA/FIR16BitA.c:22) [866]  (0 ns)
	'add' operation ('add_ln22_83', FIR16BitA/FIR16BitA.c:22) [868]  (4.37 ns)

 <State 143>: 8.74ns
The critical path consists of the following:
	'add' operation ('add_ln22_84', FIR16BitA/FIR16BitA.c:22) [869]  (0 ns)
	'add' operation ('add_ln22_92', FIR16BitA/FIR16BitA.c:22) [877]  (4.37 ns)
	'add' operation ('add_ln22_93', FIR16BitA/FIR16BitA.c:22) [878]  (0 ns)
	'add' operation ('add_ln22_126', FIR16BitA/FIR16BitA.c:22) [911]  (4.37 ns)

 <State 144>: 5.37ns
The critical path consists of the following:
	'add' operation ('add_ln22_62', FIR16BitA/FIR16BitA.c:22) [847]  (0 ns)
	'add' operation ('add_ln22_127', FIR16BitA/FIR16BitA.c:22) [912]  (4.37 ns)
	s_axi write on port 'c' (FIR16BitA/FIR16BitA.c:22) [913]  (1 ns)

 <State 145>: 1ns
The critical path consists of the following:
	s_axi write on port 'c' (FIR16BitA/FIR16BitA.c:22) [913]  (1 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
