# CPUProject

Fun CPUProject based off a RISCV processor. Made in Verilog.

![image](https://github.com/AlexanderL3000/CPUProject/assets/27732141/abc70a6a-1ced-42a6-91b1-0b2b12967e47)
![image](https://github.com/AlexanderL3000/CPUProject/assets/27732141/295a8cf7-5d40-435e-95a2-4cefb359c25a)

